b	1000fc <_boot>													
b	1000a0 <Undefined>													
b	1000b0 <SVCHandler>													
b	1000e8 <PrefetchAbortHandler>													
b	1000d4 <DataAbortHandler>													
nop	{0}													
b	100020 <IRQHandler>													
b	100060 <FIQHandler>													
push	{r0	 r1	 r2	 r3	 ip	 lr}								
vpush	{d0-d7}													
vpush	{d16-d31}													
vmrs	r1	 fpscr												
push	{r1}		"; (str r1"	 [sp	 #-4]!)									
vmrs	r1	 fpexc												
push	{r1}		"; (str r1"	 [sp	 #-4]!)									
bl	102478 <IRQInterrupt>													
pop	{r1}		"; (ldr r1"	 [sp]	 #4)									
vmsr	fpexc	 r1												
pop	{r1}		"; (ldr r1"	 [sp]	 #4)									
vmsr	fpscr	 r1												
vpop	{d16-d31}													
vpop	{d0-d7}													
pop	{r0	 r1	 r2	 r3	 ip	 lr}								
subs	pc	 lr	 #4											
push	{r0	 r1	 r2	 r3	 ip	 lr}								
vpush	{d0-d7}													
vpush	{d16-d31}													
vmrs	r1	 fpscr												
push	{r1}		"; (str r1"	 [sp	 #-4]!)									
vmrs	r1	 fpexc												
push	{r1}		"; (str r1"	 [sp	 #-4]!)									
bl	10245c <FIQInterrupt>													
pop	{r1}		"; (ldr r1"	 [sp]	 #4)									
vmsr	fpexc	 r1												
pop	{r1}		"; (ldr r1"	 [sp]	 #4)									
vmsr	fpscr	 r1												
vpop	{d16-d31}													
vpop	{d0-d7}													
pop	{r0	 r1	 r2	 r3	 ip	 lr}								
subs	pc	 lr	 #4											
push	{r0	 r1	 r2	 r3	 ip	 lr}								
pop	{r0	 r1	 r2	 r3	 ip	 lr}								
b	1000fc <_boot>													
movs	pc	 lr												
push	{r0	 r1	 r2	 r3	 ip	 lr}								
tst	r0	 #32												
ldrhne	r0	 [lr	 #-2]											
bicne	r0	 r0	 #65280	"; 0xff00"										
ldreq	r0	 [lr	 #-4]											
biceq	r0	 r0	 #-16777216	"; 0xff000000"										
bl	102494 <SWInterrupt>													
pop	{r0	 r1	 r2	 r3	 ip	 lr}								
movs	pc	 lr												
dsb	sy													
push	{r0	 r1	 r2	 r3	 ip	 lr}								
bl	1024b0 <DataAbortInterrupt>													
pop	{r0	 r1	 r2	 r3	 ip	 lr}								
subs	pc	 lr	 #8											
dsb	sy													
push	{r0	 r1	 r2	 r3	 ip	 lr}								
bl	1024cc <PrefetchAbortInterrupt>													
pop	{r0	 r1	 r2	 r3	 ip	 lr}								
subs	pc	 lr	 #4											
mrc	15	0	 r1	 cr0	 cr0	 {5}								
and	r1	 r1	 #15											
cmp	r1	 #0												
beq	100114 <OKToRun>													
wfe														
b	10010c <EndlessLoop0>													
mrc	15	0	 r0	 cr0	 cr0	 {0}								
and	r5	 r0	 #15728640	"; 0xf00000"										
and	r6	 r0	 #15											
orr	r6	 r6	 r5	 lsr #16										
cmp	r6	 #34	"; 0x22"											
mrcle	15	0	 sl	 cr15	 cr0	 {1}								
orrle	sl	 sl	 #16											
mcrle	15	0	 sl	 cr15	 cr0	 {1}								
teq	r5	 #2097152	"; 0x200000"											
mrceq	15	0	 sl	 cr15	 cr0	 {1}								
orreq	sl	 sl	 #64	"; 0x40"										
mcreq	15	0	 sl	 cr15	 cr0	 {1}								
ldr	r0	 [pc	 #636]	"; 1003c8 <finished+0x14>"										
mcr	15	0	 r0	 cr12	 cr0	 {0}								
ldr	r7	 [pc	 #632]	"; 1003cc <finished+0x18>"										
ldr	r0	 [r7]												
orr	r0	 r0	 #1											
str	r0	 [r7]												
ldr	r7	 [pc	 #620]	"; 1003d0 <finished+0x1c>"										
ldr	r6	 [pc	 #620]	"; 1003d4 <finished+0x20>"										
str	r6	 [r7]												
mrc	15	0	 r0	 cr1	 cr0	 {1}								
orr	r0	 r0	 #64	"; 0x40"										
orr	r0	 r0	 #1											
mcr	15	0	 r0	 cr1	 cr0	 {1}								
mov	r0	 #0												
mcr	15	0	 r0	 cr8	 cr7	 {0}								
mcr	15	0	 r0	 cr7	 cr5	 {0}								
mcr	15	0	 r0	 cr7	 cr5	 {6}								
bl	100338 <invalidate_dcache>													
ldr	r0	 [pc	 #580]	"; 1003d8 <finished+0x24>"										
mov	r1	 #0												
str	r1	 [r0]												
ldr	r0	 [pc	 #572]	"; 1003dc <finished+0x28>"										
ldr	r1	 [r0]												
ldr	r2	 [pc	 #568]	"; 1003e0 <finished+0x2c>"										
orr	r1	 r1	 r2											
str	r1	 [r0]												
ldr	r0	 [pc	 #560]	"; 1003e4 <finished+0x30>"										
ldr	r1	 [pc	 #560]	"; 1003e8 <finished+0x34>"										
str	r1	 [r0]												
ldr	r0	 [pc	 #556]	"; 1003ec <finished+0x38>"										
ldr	r1	 [pc	 #556]	"; 1003f0 <finished+0x3c>"										
str	r1	 [r0]												
ldr	r0	 [pc	 #552]	"; 1003f4 <finished+0x40>"										
ldr	r2	 [pc	 #516]	"; 1003d4 <finished+0x20>"										
str	r2	 [r0]												
ldr	r0	 [pc	 #544]	"; 1003f8 <finished+0x44>"										
ldr	r1	 [r0]												
cmp	r1	 #0												
bne	1001d4 <Sync>													
ldr	r0	 [pc	 #532]	"; 1003fc <finished+0x48>"										
ldr	r1	 [r0]												
ldr	r0	 [pc	 #528]	"; 100400 <finished+0x4c>"										
str	r1	 [r0]												
mrc	15	0	 r0	 cr1	 cr0	 {0}								
bic	r0	 r0	 #1											
mcr	15	0	 r0	 cr1	 cr0	 {0}								
mrs	r0	 CPSR												
mvn	r1	 #31												
and	r2	 r1	 r0											
orr	r2	 r2	 #18											
msr	CPSR_fc	 r2												
ldr	sp	 [pc	 #492]	"; 100404 <finished+0x50>"										
mrs	r0	 CPSR												
mvn	r1	 #31												
and	r2	 r1	 r0											
orr	r2	 r2	 #19											
msr	CPSR_fc	 r2												
ldr	sp	 [pc	 #472]	"; 100408 <finished+0x54>"										
mrs	r0	 CPSR												
mvn	r1	 #31												
and	r2	 r1	 r0											
orr	r2	 r2	 #23											
msr	CPSR_fc	 r2												
ldr	sp	 [pc	 #452]	"; 10040c <finished+0x58>"										
mrs	r0	 CPSR												
mvn	r1	 #31												
and	r2	 r1	 r0											
orr	r2	 r2	 #17											
msr	CPSR_fc	 r2												
ldr	sp	 [pc	 #432]	"; 100410 <finished+0x5c>"										
mrs	r0	 CPSR												
mvn	r1	 #31												
and	r2	 r1	 r0											
orr	r2	 r2	 #27											
msr	CPSR_fc	 r2												
ldr	sp	 [pc	 #412]	"; 100414 <finished+0x60>"										
mrs	r0	 CPSR												
mvn	r1	 #31												
and	r2	 r1	 r0											
orr	r2	 r2	 #31											
msr	CPSR_fc	 r2												
ldr	sp	 [pc	 #392]	"; 100418 <finished+0x64>"										
ldr	r0	 [pc	 #392]	"; 10041c <finished+0x68>"										
orr	r0	 r0	 #91	"; 0x5b"										
mcr	15	0	 r0	 cr2	 cr0	 {0}								
mvn	r0	 #0												
mcr	15	0	 r0	 cr3	 cr0	 {0}								
ldr	r0	 [pc	 #376]	"; 100420 <finished+0x6c>"										
mcr	15	0	 r0	 cr1	 cr0	 {0}								
dsb	sy													
isb	sy													
ldr	r0	 [pc	 #364]	"; 100424 <finished+0x70>"										
ldr	r1	 [pc	 #364]	"; 100428 <finished+0x74>"										
str	r1	 [r0]												
ldr	r0	 [pc	 #360]	"; 10042c <finished+0x78>"										
ldr	r1	 [pc	 #360]	"; 100430 <finished+0x7c>"										
str	r1	 [r0]												
ldr	r0	 [pc	 #356]	"; 100434 <finished+0x80>"										
ldr	r1	 [pc	 #356]	"; 100438 <finished+0x84>"										
str	r1	 [r0]												
ldr	r0	 [pc	 #252]	"; 1003d8 <finished+0x24>"										
ldr	r1	 [r0]												
mov	r2	 #1												
orr	r1	 r1	 r2											
str	r1	 [r0]												
nop			"; (mov r0"	 r0)										
mrc	15	0	 r1	 cr1	 cr0	 {2}								
orr	r1	 r1	 #15728640	"; 0xf00000"										
mcr	15	0	 r1	 cr1	 cr0	 {2}								
vmrs	r1	 fpexc												
orr	r1	 r1	 #1073741824	"; 0x40000000"										
vmsr	fpexc	 r1												
mrc	15	0	 r0	 cr1	 cr0	 {0}								
orr	r0	 r0	 #2048	"; 0x800"										
mcr	15	0	 r0	 cr1	 cr0	 {0}								
mrc	15	0	 r0	 cr1	 cr0	 {1}								
orr	r0	 r0	 #4											
orr	r0	 r0	 #2											
mcr	15	0	 r0	 cr1	 cr0	 {1}								
mrs	r0	 CPSR												
bic	r0	 r0	 #256	"; 0x100"										
msr	CPSR_fsx	 r0												
b	1024fc <_start>													
and	r0	 r0	 r0											
b	100334 <Sync+0x160>													
mrc	15	1	 r0	 cr0	 cr0	 {1}								
ands	r3	 r0	 #117440512	"; 0x7000000"										
lsr	r3	 r3	 #23											
beq	1003b4 <finished>													
mov	sl	 #0												
add	r2	 sl	 sl	 lsr #1										
lsr	r1	 r0	 r2											
and	r1	 r1	 #7											
cmp	r1	 #2												
blt	1003a8 <skip>													
mcr	15	2	 sl	 cr0	 cr0	 {0}								
isb	sy													
mrc	15	1	 r1	 cr0	 cr0	 {0}								
and	r2	 r1	 #7											
add	r2	 r2	 #4											
ldr	r4	 [pc	 #192]	"; 10043c <finished+0x88>"										
ands	r4	 r4	 r1	 lsr #3										
clz	r5	 r4												
ldr	r7	 [pc	 #184]	"; 100440 <finished+0x8c>"										
ands	r7	 r7	 r1	 lsr #13										
mov	r9	 r4												
orr	fp	 sl	 r9	 lsl r5										
orr	fp	 fp	 r7	 lsl r2										
mcr	15	0	 fp	 cr7	 cr6	 {2}								
subs	r9	 r9	 #1											
bge	10038c <loop3>													
subs	r7	 r7	 #1											
bge	100388 <loop2>													
add	sl	 sl	 #2											
cmp	r3	 sl												
bgt	10034c <loop1>													
mov	sl	 #0												
mcr	15	2	 sl	 cr0	 cr0	 {0}								
dsb	sy													
isb	sy													
bx	lr													
andseq	r0	 r0	 r0											
		"; <UNDEFINED> instruction: 0xf8f00000"												
		"; <UNDEFINED> instruction: 0xf8f0000c"												
strdeq	pc	 [r0]	 -pc	"; <UNPREDICTABLE>"										
		"; <UNDEFINED> instruction: 0xf8f02100"												
		"; <UNDEFINED> instruction: 0xf8f02104"												
eorsvc	r0	 r6	 #0											
		"; <UNDEFINED> instruction: 0xf8f02108"												
andeq	r0	 r0	 r1	 lsl r1										
		"; <UNDEFINED> instruction: 0xf8f0210c"												
andeq	r0	 r0	 r1	 lsr #2										
		"; <UNDEFINED> instruction: 0xf8f0277c"												
		"; <UNDEFINED> instruction: 0xf8f02730"												
		"; <UNDEFINED> instruction: 0xf8f0221c"												
		"; <UNDEFINED> instruction: 0xf8f02220"												
andseq	r0	 r1	 r0	 asr #23										
andseq	r1	 r1	 r0	 asr #7										
andseq	r1	 r1	 r0	 asr #15										
andseq	r1	 r1	 r0	 asr #23										
andseq	r1	 r1	 r0	 asr #31										
andseq	r0	 r1	 r0	 asr #15										
andseq	r8	 r0	 r0											
andeq	r1	 r0	 r5											
		"; <UNDEFINED> instruction: 0xf8000008"												
andeq	sp	 r0	 sp	 lsl #30										
		"; <UNDEFINED> instruction: 0xf8000a1c"												
andeq	r0	 r2	 r2	 lsl #4										
		"; <UNDEFINED> instruction: 0xf8000004"												
andeq	r7	 r0	 fp	 ror r6										
strdeq	r0	 [r0]	 -pc	"; <UNPREDICTABLE>"										
strdeq	r7	 [r0]	 -pc	"; <UNPREDICTABLE>"										
push	{r3	 lr}												
movw	r0	 #18212	"; 0x4724"											
ldr	r3	 [pc	 #36]	"; 100478 <deregister_tm_clones+0x34>"										
movt	r0	 #16												
rsb	r3	 r0	 r3											
cmp	r3	 #6												
popls	{r3	 pc}												
movw	r3	 #0												
movt	r3	 #0												
cmp	r3	 #0												
popeq	{r3	 pc}												
blx	r3													
pop	{r3	 pc}												
andseq	r4	 r0	 r7	 lsr #14										
push	{r3	 lr}												
movw	r0	 #18212	"; 0x4724"											
movw	r3	 #18212	"; 0x4724"											
movt	r0	 #16												
movt	r3	 #16												
rsb	r3	 r0	 r3											
asr	r3	 r3	 #2											
add	r3	 r3	 r3	 lsr #31										
asrs	r1	 r3	 #1											
popeq	{r3	 pc}												
movw	r2	 #0												
movt	r2	 #0												
cmp	r2	 #0												
popeq	{r3	 pc}												
blx	r2													
pop	{r3	 pc}												
push	{r4	 lr}												
movw	r4	 #49164	"; 0xc00c"											
movt	r4	 #16												
ldrb	r3	 [r4]												
cmp	r3	 #0												
popne	{r4	 pc}												
bl	100444 <deregister_tm_clones>													
movw	r3	 #0												
movt	r3	 #0												
cmp	r3	 #0												
beq	1004f4 <__do_global_dtors_aux+0x38>													
movw	r0	 #18212	"; 0x4724"											
movt	r0	 #16												
nop	{0}													
mov	r3	 #1												
strb	r3	 [r4]												
pop	{r4	 pc}												
push	{r3	 lr}												
movw	r3	 #0												
movt	r3	 #0												
cmp	r3	 #0												
beq	100528 <frame_dummy+0x28>													
movw	r0	 #18212	"; 0x4724"											
movw	r1	 #49168	"; 0xc010"											
movt	r0	 #16												
movt	r1	 #16												
nop	{0}													
movw	r0	 #18208	"; 0x4720"											
movt	r0	 #16												
ldr	r3	 [r0]												
cmp	r3	 #0												
beq	100550 <frame_dummy+0x50>													
movw	r3	 #0												
movt	r3	 #0												
cmp	r3	 #0												
beq	100550 <frame_dummy+0x50>													
blx	r3													
pop	{r3	 lr}												
b	10047c <register_tm_clones>													
push	{r3	 r4	 r5	 r6	 r7	 lr}								
mov	r4	 r1												
mov	r5	 r0												
mov	r1	 r2												
mov	r7	 r2												
mov	r0	 r4												
movw	r2	 #62592	"; 0xf480"											
movt	r2	 #1												
bl	100964 <encrypt>													
add	r6	 r4	 #16											
add	r3	 r5	 #16											
cmp	r4	 r3												
cmpcc	r5	 r6												
bcc	100630 <aes_main+0xd8>													
vld1.32	{d16-d17}	 [r4]												
add	ip	 r4	 #32											
add	r0	 r5	 #32											
add	r1	 r4	 #48	"; 0x30"										
vst1.32	{d16-d17}	 [r5]												
add	r2	 r5	 #48	"; 0x30"										
vld1.32	{d16-d17}	 [r6]												
vst1.32	{d16-d17}	 [r3]												
vld1.32	{d16-d17}	 [ip]												
vst1.32	{d16-d17}	 [r0]												
vld1.32	{d16-d17}	 [r1]												
vst1.32	{d16-d17}	 [r2]												
mov	r1	 r7												
movw	r2	 #62592	"; 0xf480"											
mov	r0	 r4												
movt	r2	 #1												
bl	10073c <decrypt>													
add	r3	 r5	 #80	"; 0x50"										
cmp	r4	 r3												
add	r2	 r5	 #64	"; 0x40"										
movcc	r1	 #0												
movcs	r1	 #1												
cmp	r6	 r2												
orrls	r1	 r1	 #1											
cmp	r1	 #0												
beq	1006b4 <aes_main+0x15c>													
vld1.32	{d16-d17}	 [r4]												
add	r0	 r4	 #32											
add	r1	 r5	 #96	"; 0x60"										
add	r4	 r4	 #48	"; 0x30"										
vst1.32	{d16-d17}	 [r2]												
add	r5	 r5	 #112	"; 0x70"										
vld1.32	{d16-d17}	 [r6]												
vst1.32	{d16-d17}	 [r3]												
vld1.32	{d16-d17}	 [r0]												
mov	r0	 #0												
vst1.32	{d16-d17}	 [r1]												
vld1.32	{d16-d17}	 [r4]												
vst1.32	{d16-d17}	 [r5]												
pop	{r3	 r4	 r5	 r6	 r7	 pc}								
ldr	r3	 [r4]												
str	r3	 [r5]												
ldr	r3	 [r4	 #4]											
str	r3	 [r5	 #4]											
ldr	r3	 [r4	 #8]											
str	r3	 [r5	 #8]											
ldr	r3	 [r4	 #12]											
str	r3	 [r5	 #12]											
ldr	r3	 [r4	 #16]											
str	r3	 [r5	 #16]											
ldr	r3	 [r4	 #20]											
str	r3	 [r5	 #20]											
ldr	r3	 [r4	 #24]											
str	r3	 [r5	 #24]											
ldr	r3	 [r4	 #28]											
str	r3	 [r5	 #28]											
ldr	r3	 [r4	 #32]											
str	r3	 [r5	 #32]											
ldr	r3	 [r4	 #36]	"; 0x24"										
str	r3	 [r5	 #36]	"; 0x24"										
ldr	r3	 [r4	 #40]	"; 0x28"										
str	r3	 [r5	 #40]	"; 0x28"										
ldr	r3	 [r4	 #44]	"; 0x2c"										
str	r3	 [r5	 #44]	"; 0x2c"										
ldr	r3	 [r4	 #48]	"; 0x30"										
str	r3	 [r5	 #48]	"; 0x30"										
ldr	r3	 [r4	 #52]	"; 0x34"										
str	r3	 [r5	 #52]	"; 0x34"										
ldr	r3	 [r4	 #56]	"; 0x38"										
str	r3	 [r5	 #56]	"; 0x38"										
ldr	r3	 [r4	 #60]	"; 0x3c"										
str	r3	 [r5	 #60]	"; 0x3c"										
b	1005c0 <aes_main+0x68>													
ldr	r3	 [r4]												
mov	r0	 #0												
str	r3	 [r5	 #64]	"; 0x40"										
ldr	r3	 [r4	 #4]											
str	r3	 [r5	 #68]	"; 0x44"										
ldr	r3	 [r4	 #8]											
str	r3	 [r5	 #72]	"; 0x48"										
ldr	r3	 [r4	 #12]											
str	r3	 [r5	 #76]	"; 0x4c"										
ldr	r3	 [r4	 #16]											
str	r3	 [r5	 #80]	"; 0x50"										
ldr	r3	 [r4	 #20]											
str	r3	 [r5	 #84]	"; 0x54"										
ldr	r3	 [r4	 #24]											
str	r3	 [r5	 #88]	"; 0x58"										
ldr	r3	 [r4	 #28]											
str	r3	 [r5	 #92]	"; 0x5c"										
ldr	r3	 [r4	 #32]											
str	r3	 [r5	 #96]	"; 0x60"										
ldr	r3	 [r4	 #36]	"; 0x24"										
str	r3	 [r5	 #100]	"; 0x64"										
ldr	r3	 [r4	 #40]	"; 0x28"										
str	r3	 [r5	 #104]	"; 0x68"										
ldr	r3	 [r4	 #44]	"; 0x2c"										
str	r3	 [r5	 #108]	"; 0x6c"										
ldr	r3	 [r4	 #48]	"; 0x30"										
str	r3	 [r5	 #112]	"; 0x70"										
ldr	r3	 [r4	 #52]	"; 0x34"										
str	r3	 [r5	 #116]	"; 0x74"										
ldr	r3	 [r4	 #56]	"; 0x38"										
str	r3	 [r5	 #120]	"; 0x78"										
ldr	r3	 [r4	 #60]	"; 0x3c"										
str	r3	 [r5	 #124]	"; 0x7c"										
pop	{r3	 r4	 r5	 r6	 r7	 pc}								
push	{r3	 r4	 r5	 r6	 r7	 lr}								
mov	r6	 r0												
mov	r0	 r2												
mov	r7	 r2												
bl	101fc8 <KeySchedule>													
movw	r3	 #61120	"; 0xeec0"											
movt	r3	 #2												
cmp	r7	 r3												
beq	100940 <decrypt+0x204>													
ble	1007c0 <decrypt+0x84>													
movw	r3	 #59520	"; 0xe880"											
movt	r3	 #3												
cmp	r7	 r3												
beq	100878 <decrypt+0x13c>													
ble	1008c0 <decrypt+0x184>													
movw	r3	 #59584	"; 0xe8c0"											
movt	r3	 #3												
cmp	r7	 r3												
beq	10089c <decrypt+0x160>													
mov	r3	 #59648	"; 0xe900"											
movt	r3	 #3												
cmp	r7	 r3												
bne	100928 <decrypt+0x1ec>													
movw	r4	 #49196	"; 0xc02c"											
movw	r5	 #49200	"; 0xc030"											
movt	r4	 #16												
movt	r5	 #16												
mov	r3	 #14												
mov	r2	 r3												
str	r3	 [r4]												
mov	r3	 #8												
str	r3	 [r5]												
b	100814 <decrypt+0xd8>													
movw	r3	 #62656	"; 0xf4c0"											
movt	r3	 #1												
cmp	r7	 r3												
beq	100940 <decrypt+0x204>													
ble	1008f4 <decrypt+0x1b8>													
mov	r3	 #62720	"; 0xf500"											
movt	r3	 #1												
cmp	r7	 r3												
beq	1008d0 <decrypt+0x194>													
movw	r3	 #61056	"; 0xee80"											
movt	r3	 #2												
cmp	r7	 r3												
bne	100928 <decrypt+0x1ec>													
movw	r4	 #49196	"; 0xc02c"											
movw	r5	 #49200	"; 0xc030"											
movt	r4	 #16												
movt	r5	 #16												
mov	r2	 #12												
mov	r3	 #4												
str	r2	 [r4]												
str	r3	 [r5]												
mov	r1	 r7												
mov	r0	 r6												
bl	101c38 <AddRoundKey>													
mov	r0	 r6												
ldr	r1	 [r5]												
bl	100f4c <InversShiftRow_ByteSub>													
ldr	r4	 [r4]												
sub	r4	 r4	 #1											
cmp	r4	 #0												
ble	100860 <decrypt+0x124>													
mov	r2	 r4												
ldr	r1	 [r5]												
mov	r0	 r6												
bl	101668 <AddRoundKey_InversMixColumn>													
mov	r0	 r6												
ldr	r1	 [r5]												
bl	100f4c <InversShiftRow_ByteSub>													
subs	r4	 r4	 #1											
bne	10083c <decrypt+0x100>													
mov	r0	 r6												
mov	r1	 r7												
mov	r2	 #0												
bl	101c38 <AddRoundKey>													
mov	r0	 #0												
pop	{r3	 r4	 r5	 r6	 r7	 pc}								
movw	r4	 #49196	"; 0xc02c"											
movw	r5	 #49200	"; 0xc030"											
movt	r4	 #16												
movt	r5	 #16												
mov	r2	 #14												
mov	r3	 #4												
str	r2	 [r4]												
str	r3	 [r5]												
b	100814 <decrypt+0xd8>													
movw	r4	 #49196	"; 0xc02c"											
movw	r5	 #49200	"; 0xc030"											
movt	r4	 #16												
movt	r5	 #16												
mov	r2	 #14												
mov	r3	 #6												
str	r2	 [r4]												
str	r3	 [r5]												
b	100814 <decrypt+0xd8>													
mov	r3	 #61184	"; 0xef00"											
movt	r3	 #2												
cmp	r7	 r3												
bne	100928 <decrypt+0x1ec>													
movw	r4	 #49196	"; 0xc02c"											
movw	r5	 #49200	"; 0xc030"											
movt	r4	 #16												
movt	r5	 #16												
mov	r2	 #14												
mov	r3	 #8												
str	r2	 [r4]												
str	r3	 [r5]												
b	100814 <decrypt+0xd8>													
movw	r3	 #62592	"; 0xf480"											
movt	r3	 #1												
cmp	r7	 r3												
bne	100928 <decrypt+0x1ec>													
movw	r4	 #49196	"; 0xc02c"											
movw	r5	 #49200	"; 0xc030"											
movt	r4	 #16												
movt	r5	 #16												
mov	r2	 #10												
mov	r3	 #4												
str	r2	 [r4]												
str	r3	 [r5]												
b	100814 <decrypt+0xd8>													
movw	r4	 #49196	"; 0xc02c"											
movt	r4	 #16												
movw	r5	 #49200	"; 0xc030"											
movt	r5	 #16												
ldr	r2	 [r4]												
b	100814 <decrypt+0xd8>													
movw	r4	 #49196	"; 0xc02c"											
movw	r5	 #49200	"; 0xc030"											
movt	r4	 #16												
movt	r5	 #16												
mov	r2	 #12												
mov	r3	 #6												
str	r2	 [r4]												
str	r3	 [r5]												
b	100814 <decrypt+0xd8>													
push	{r4	 r5	 r6	 r7	 r8	 lr}								
mov	r6	 r0												
mov	r0	 r2												
mov	r8	 r2												
bl	101fc8 <KeySchedule>													
movw	r3	 #61120	"; 0xeec0"											
movt	r3	 #2												
cmp	r8	 r3												
beq	100b20 <encrypt+0x1bc>													
bgt	100a50 <encrypt+0xec>													
movw	r3	 #62656	"; 0xf4c0"											
movt	r3	 #1												
cmp	r8	 r3												
beq	100b20 <encrypt+0x1bc>													
ble	100af0 <encrypt+0x18c>													
mov	r3	 #62720	"; 0xf500"											
movt	r3	 #1												
cmp	r8	 r3												
beq	100aa8 <encrypt+0x144>													
movw	r3	 #61056	"; 0xee80"											
movt	r3	 #2												
cmp	r8	 r3												
movw	r7	 #49196	"; 0xc02c"											
movw	r5	 #49200	"; 0xc030"											
movt	r7	 #16												
movt	r5	 #16												
moveq	r2	 #2												
moveq	r3	 #4												
streq	r2	 [r7]												
streq	r3	 [r5]												
mov	r0	 r6												
mov	r1	 r8												
mov	r2	 #0												
mov	r4	 #1												
bl	101c38 <AddRoundKey>													
ldr	r3	 [r7]												
cmn	r3	 #8												
blt	100a2c <encrypt+0xc8>													
mov	r0	 r6												
ldr	r1	 [r5]												
bl	100b64 <ByteSub_ShiftRow>													
mov	r2	 r4												
mov	r0	 r6												
ldr	r1	 [r5]												
bl	101420 <MixColumn_AddRoundKey>													
ldr	r3	 [r7]												
add	r4	 r4	 #1											
add	r3	 r3	 #9											
cmp	r3	 r4												
bge	1009fc <encrypt+0x98>													
ldr	r1	 [r5]												
mov	r0	 r6												
bl	100b64 <ByteSub_ShiftRow>													
mov	r0	 r6												
mov	r1	 r8												
mov	r2	 r4												
bl	101c38 <AddRoundKey>													
mov	r0	 #0												
pop	{r4	 r5	 r6	 r7	 r8	 pc}								
movw	r3	 #59520	"; 0xe880"											
movt	r3	 #3												
cmp	r8	 r3												
beq	100b44 <encrypt+0x1e0>													
ble	100acc <encrypt+0x168>													
movw	r3	 #59584	"; 0xe8c0"											
movt	r3	 #3												
cmp	r8	 r3												
bne	100a98 <encrypt+0x134>													
movw	r7	 #49196	"; 0xc02c"											
movw	r5	 #49200	"; 0xc030"											
movt	r7	 #16												
movt	r5	 #16												
mov	r2	 #4												
mov	r3	 #6												
str	r2	 [r7]												
str	r3	 [r5]												
b	1009dc <encrypt+0x78>													
mov	r3	 #59648	"; 0xe900"											
movt	r3	 #3												
cmp	r8	 r3												
bne	100adc <encrypt+0x178>													
movw	r7	 #49196	"; 0xc02c"											
movw	r5	 #49200	"; 0xc030"											
movt	r7	 #16												
movt	r5	 #16												
mov	r2	 #4												
mov	r3	 #8												
str	r2	 [r7]												
str	r3	 [r5]												
b	1009dc <encrypt+0x78>													
mov	r3	 #61184	"; 0xef00"											
movt	r3	 #2												
cmp	r8	 r3												
beq	100aa8 <encrypt+0x144>													
movw	r7	 #49196	"; 0xc02c"											
movw	r5	 #49200	"; 0xc030"											
movt	r7	 #16												
movt	r5	 #16												
b	1009dc <encrypt+0x78>													
movw	r3	 #62592	"; 0xf480"											
movt	r3	 #1												
cmp	r8	 r3												
movw	r7	 #49196	"; 0xc02c"											
movw	r5	 #49200	"; 0xc030"											
movt	r7	 #16												
movt	r5	 #16												
moveq	r2	 #0												
moveq	r3	 #4												
streq	r2	 [r7]												
streq	r3	 [r5]												
b	1009dc <encrypt+0x78>													
movw	r7	 #49196	"; 0xc02c"											
movw	r5	 #49200	"; 0xc030"											
movt	r7	 #16												
movt	r5	 #16												
mov	r2	 #2												
mov	r3	 #6												
str	r2	 [r7]												
str	r3	 [r5]												
b	1009dc <encrypt+0x78>													
movw	r7	 #49196	"; 0xc02c"											
movw	r5	 #49200	"; 0xc030"											
movt	r7	 #16												
movt	r5	 #16												
mov	r3	 #4												
str	r3	 [r7]												
str	r3	 [r5]												
b	1009dc <encrypt+0x78>													
cmp	r1	 #6												
push	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp}						
beq	100de4 <ByteSub_ShiftRow+0x280>													
cmp	r1	 #8												
beq	100c58 <ByteSub_ShiftRow+0xf4>													
cmp	r1	 #4												
beq	100b88 <ByteSub_ShiftRow+0x24>													
pop	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp}						
bx	lr													
ldr	r1	 [r0	 #28]											
movw	r3	 #14896	"; 0x3a30"											
movt	r3	 #16												
ldr	fp	 [r0	 #4]											
ldr	sl	 [r0	 #52]	"; 0x34"										
ldr	r1	 [r3	 r1	 lsl #2]										
ldr	r9	 [r0	 #36]	"; 0x24"										
ldr	r8	 [r0	 #20]											
ldr	r7	 [r0	 #8]											
ldr	r6	 [r0	 #40]	"; 0x28"										
ldr	r5	 [r0	 #24]											
ldr	r4	 [r0	 #56]	"; 0x38"										
ldr	r2	 [r0	 #44]	"; 0x2c"										
ldr	ip	 [r0	 #60]	"; 0x3c"										
ldr	fp	 [r3	 fp	 lsl #2]										
ldr	sl	 [r3	 sl	 lsl #2]										
ldr	r9	 [r3	 r9	 lsl #2]										
ldr	r8	 [r3	 r8	 lsl #2]										
ldr	r7	 [r3	 r7	 lsl #2]										
ldr	r6	 [r3	 r6	 lsl #2]										
ldr	r5	 [r3	 r5	 lsl #2]										
ldr	r4	 [r3	 r4	 lsl #2]										
ldr	ip	 [r3	 ip	 lsl #2]										
ldr	r2	 [r3	 r2	 lsl #2]										
str	r1	 [r0	 #44]	"; 0x2c"										
ldr	r1	 [r0	 #12]											
str	fp	 [r0	 #52]	"; 0x34"										
str	sl	 [r0	 #36]	"; 0x24"										
str	r9	 [r0	 #20]											
str	r8	 [r0	 #4]											
str	r7	 [r0	 #40]	"; 0x28"										
str	r6	 [r0	 #8]											
str	r5	 [r0	 #56]	"; 0x38"										
str	r4	 [r0	 #24]											
str	ip	 [r0	 #12]											
ldr	r4	 [r3	 r1	 lsl #2]										
str	r2	 [r0	 #60]	"; 0x3c"										
ldr	r5	 [r0	 #48]	"; 0x30"										
ldr	ip	 [r0]												
ldr	r1	 [r0	 #16]											
ldr	r2	 [r0	 #32]											
ldr	ip	 [r3	 ip	 lsl #2]										
ldr	r1	 [r3	 r1	 lsl #2]										
ldr	r2	 [r3	 r2	 lsl #2]										
ldr	r3	 [r3	 r5	 lsl #2]										
str	r4	 [r0	 #28]											
str	ip	 [r0]												
str	r1	 [r0	 #16]											
str	r2	 [r0	 #32]											
str	r3	 [r0	 #48]	"; 0x30"										
pop	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp}						
bx	lr													
ldr	r1	 [r0	 #24]											
movw	r3	 #14896	"; 0x3a30"											
movt	r3	 #16												
ldr	fp	 [r0	 #4]											
ldr	sl	 [r0	 #116]	"; 0x74"										
ldr	r1	 [r3	 r1	 lsl #2]										
ldr	r9	 [r0	 #100]	"; 0x64"										
ldr	r8	 [r0	 #84]	"; 0x54"										
ldr	r7	 [r0	 #68]	"; 0x44"										
ldr	r6	 [r0	 #52]	"; 0x34"										
ldr	r5	 [r0	 #36]	"; 0x24"										
ldr	r4	 [r0	 #20]											
ldr	r2	 [r0	 #104]	"; 0x68"										
ldr	ip	 [r0	 #56]	"; 0x38"										
ldr	fp	 [r3	 fp	 lsl #2]										
ldr	sl	 [r3	 sl	 lsl #2]										
ldr	r9	 [r3	 r9	 lsl #2]										
ldr	r8	 [r3	 r8	 lsl #2]										
ldr	r7	 [r3	 r7	 lsl #2]										
ldr	r6	 [r3	 r6	 lsl #2]										
ldr	r5	 [r3	 r5	 lsl #2]										
ldr	r4	 [r3	 r4	 lsl #2]										
ldr	ip	 [r3	 ip	 lsl #2]										
ldr	r2	 [r3	 r2	 lsl #2]										
str	r1	 [r0	 #104]	"; 0x68"										
ldr	r1	 [r0	 #8]											
str	fp	 [r0	 #116]	"; 0x74"										
stmib	r0	 {r4	 ip}											
str	sl	 [r0	 #100]	"; 0x64"										
ldr	r4	 [r3	 r1	 lsl #2]										
str	r9	 [r0	 #84]	"; 0x54"										
str	r8	 [r0	 #68]	"; 0x44"										
str	r7	 [r0	 #52]	"; 0x34"										
str	r6	 [r0	 #36]	"; 0x24"										
str	r5	 [r0	 #20]											
str	r2	 [r0	 #56]	"; 0x38"										
ldr	fp	 [r0	 #72]	"; 0x48"										
ldr	r5	 [r0	 #108]	"; 0x6c"										
ldr	ip	 [r0	 #88]	"; 0x58"										
ldr	fp	 [r3	 fp	 lsl #2]										
ldr	r5	 [r3	 r5	 lsl #2]										
ldr	r1	 [r0	 #40]	"; 0x28"										
str	fp	 [r0	 #24]											
ldr	fp	 [r0	 #44]	"; 0x2c"										
ldr	r2	 [r0	 #120]	"; 0x78"										
ldr	sl	 [r0	 #12]											
ldr	r6	 [r3	 fp	 lsl #2]										
ldr	r9	 [r0	 #76]	"; 0x4c"										
ldr	r8	 [r0	 #28]											
ldr	r7	 [r0	 #92]	"; 0x5c"										
ldr	fp	 [r0	 #124]	"; 0x7c"										
ldr	ip	 [r3	 ip	 lsl #2]										
ldr	r1	 [r3	 r1	 lsl #2]										
ldr	r2	 [r3	 r2	 lsl #2]										
ldr	sl	 [r3	 sl	 lsl #2]										
ldr	r9	 [r3	 r9	 lsl #2]										
ldr	r8	 [r3	 r8	 lsl #2]										
ldr	r7	 [r3	 r7	 lsl #2]										
str	r5	 [r0	 #44]	"; 0x2c"										
str	r4	 [r0	 #88]	"; 0x58"										
ldr	r5	 [r3	 fp	 lsl #2]										
ldr	r4	 [r0	 #60]	"; 0x3c"										
str	ip	 [r0	 #40]	"; 0x28"										
str	r1	 [r0	 #120]	"; 0x78"										
str	r2	 [r0	 #72]	"; 0x48"										
str	sl	 [r0	 #76]	"; 0x4c"										
str	r9	 [r0	 #12]											
str	r8	 [r0	 #92]	"; 0x5c"										
str	r7	 [r0	 #28]											
str	r6	 [r0	 #108]	"; 0x6c"										
ldr	r8	 [r3	 r4	 lsl #2]										
ldr	r9	 [r0	 #112]	"; 0x70"										
ldr	r7	 [r0]												
ldr	r6	 [r0	 #16]											
ldr	r4	 [r0	 #48]	"; 0x30"										
ldr	ip	 [r0	 #64]	"; 0x40"										
ldr	r1	 [r0	 #80]	"; 0x50"										
ldr	r2	 [r0	 #96]	"; 0x60"										
str	r5	 [r0	 #60]	"; 0x3c"										
ldr	r5	 [r0	 #32]											
ldr	r7	 [r3	 r7	 lsl #2]										
ldr	r6	 [r3	 r6	 lsl #2]										
ldr	r5	 [r3	 r5	 lsl #2]										
ldr	r4	 [r3	 r4	 lsl #2]										
ldr	ip	 [r3	 ip	 lsl #2]										
ldr	r1	 [r3	 r1	 lsl #2]										
ldr	r2	 [r3	 r2	 lsl #2]										
ldr	r3	 [r3	 r9	 lsl #2]										
str	r8	 [r0	 #124]	"; 0x7c"										
str	r7	 [r0]												
str	r6	 [r0	 #16]											
str	r5	 [r0	 #32]											
str	r4	 [r0	 #48]	"; 0x30"										
str	ip	 [r0	 #64]	"; 0x40"										
str	r1	 [r0	 #80]	"; 0x50"										
str	r2	 [r0	 #96]	"; 0x60"										
str	r3	 [r0	 #112]	"; 0x70"										
pop	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp}						
bx	lr													
ldr	r2	 [r0	 #88]	"; 0x58"										
movw	r3	 #14896	"; 0x3a30"											
movt	r3	 #16												
ldr	fp	 [r0	 #4]											
ldr	sl	 [r0	 #84]	"; 0x54"										
ldr	r2	 [r3	 r2	 lsl #2]										
ldr	r9	 [r0	 #68]	"; 0x44"										
ldr	r8	 [r0	 #52]	"; 0x34"										
ldr	r7	 [r0	 #36]	"; 0x24"										
ldr	r6	 [r0	 #20]											
ldr	r5	 [r0	 #8]											
ldr	r4	 [r0	 #72]	"; 0x48"										
ldr	ip	 [r0	 #40]	"; 0x28"										
ldr	r1	 [r0	 #56]	"; 0x38"										
ldr	fp	 [r3	 fp	 lsl #2]										
ldr	sl	 [r3	 sl	 lsl #2]										
ldr	r9	 [r3	 r9	 lsl #2]										
ldr	r8	 [r3	 r8	 lsl #2]										
ldr	r7	 [r3	 r7	 lsl #2]										
ldr	r6	 [r3	 r6	 lsl #2]										
ldr	r5	 [r3	 r5	 lsl #2]										
ldr	r4	 [r3	 r4	 lsl #2]										
ldr	ip	 [r3	 ip	 lsl #2]										
ldr	r1	 [r3	 r1	 lsl #2]										
str	r2	 [r0	 #56]	"; 0x38"										
ldr	r2	 [r0	 #24]											
str	fp	 [r0	 #84]	"; 0x54"										
str	sl	 [r0	 #68]	"; 0x44"										
str	r9	 [r0	 #52]	"; 0x34"										
str	r8	 [r0	 #36]	"; 0x24"										
str	r7	 [r0	 #20]											
str	r6	 [r0	 #4]											
str	r5	 [r0	 #72]	"; 0x48"										
str	r4	 [r0	 #40]	"; 0x28"										
str	ip	 [r0	 #8]											
str	r1	 [r0	 #24]											
ldr	r2	 [r3	 r2	 lsl #2]										
ldr	fp	 [r0	 #60]	"; 0x3c"										
ldr	sl	 [r0	 #28]											
ldr	r9	 [r0	 #76]	"; 0x4c"										
ldr	r8	 [r0	 #44]	"; 0x2c"										
ldr	r7	 [r0	 #92]	"; 0x5c"										
ldr	r6	 [r0]												
ldr	r5	 [r0	 #16]											
ldr	r4	 [r0	 #32]											
str	r2	 [r0	 #88]	"; 0x58"										
ldr	ip	 [r0	 #48]	"; 0x30"										
ldr	r2	 [r0	 #12]											
ldr	fp	 [r3	 fp	 lsl #2]										
ldr	sl	 [r3	 sl	 lsl #2]										
ldr	r2	 [r3	 r2	 lsl #2]										
ldr	r9	 [r3	 r9	 lsl #2]										
ldr	r8	 [r3	 r8	 lsl #2]										
ldr	r7	 [r3	 r7	 lsl #2]										
ldr	r6	 [r3	 r6	 lsl #2]										
ldr	r5	 [r3	 r5	 lsl #2]										
ldr	r4	 [r3	 r4	 lsl #2]										
ldr	r1	 [r0	 #64]	"; 0x40"										
ldr	ip	 [r3	 ip	 lsl #2]										
str	fp	 [r0	 #12]											
ldr	r1	 [r3	 r1	 lsl #2]										
str	r2	 [r0	 #60]	"; 0x3c"										
str	sl	 [r0	 #76]	"; 0x4c"										
str	r9	 [r0	 #28]											
str	r8	 [r0	 #92]	"; 0x5c"										
str	r7	 [r0	 #44]	"; 0x2c"										
str	r6	 [r0]												
str	r5	 [r0	 #16]											
str	r4	 [r0	 #32]											
str	ip	 [r0	 #48]	"; 0x30"										
ldr	r2	 [r0	 #80]	"; 0x50"										
str	r1	 [r0	 #64]	"; 0x40"										
pop	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp}						
ldr	r3	 [r3	 r2	 lsl #2]										
str	r3	 [r0	 #80]	"; 0x50"										
bx	lr													
asr	r2	 r0	 #31											
cmp	r0	 #0												
add	r1	 r0	 #15											
movw	r3	 #14896	"; 0x3a30"											
lsr	r2	 r2	 #28											
movge	r1	 r0												
add	r0	 r0	 r2											
bic	r1	 r1	 #15											
and	r0	 r0	 #15											
movt	r3	 #16												
rsb	r2	 r2	 r0											
add	r2	 r1	 r2											
ldr	r0	 [r3	 r2	 lsl #2]										
bx	lr													
cmp	r1	 #6												
push	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp}						
beq	101290 <InversShiftRow_ByteSub+0x344>													
cmp	r1	 #8												
beq	101080 <InversShiftRow_ByteSub+0x134>													
cmp	r1	 #4												
beq	100f70 <InversShiftRow_ByteSub+0x24>													
pop	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp}						
bx	lr													
ldr	r8	 [r0	 #4]											
movw	r3	 #14896	"; 0x3a30"											
movt	r3	 #16												
ldr	r2	 [r0	 #52]	"; 0x34"										
ldr	fp	 [r0	 #20]											
add	r8	 r3	 r8	 lsl #2										
ldr	sl	 [r0	 #36]	"; 0x24"										
ldr	r9	 [r0	 #56]	"; 0x38"										
add	r2	 r3	 r2	 lsl #2										
ldr	r7	 [r0	 #24]											
add	fp	 r3	 fp	 lsl #2										
ldr	r6	 [r0	 #8]											
add	sl	 r3	 sl	 lsl #2										
ldr	r5	 [r0	 #40]	"; 0x28"										
add	r9	 r3	 r9	 lsl #2										
ldr	r8	 [r8	 #1024]	"; 0x400"										
add	r7	 r3	 r7	 lsl #2										
ldr	r4	 [r0	 #12]											
add	r6	 r3	 r6	 lsl #2										
ldr	ip	 [r0	 #28]											
add	r5	 r3	 r5	 lsl #2										
ldr	r1	 [r0	 #44]	"; 0x2c"										
add	r4	 r3	 r4	 lsl #2										
str	r8	 [r0	 #20]											
add	ip	 r3	 ip	 lsl #2										
ldr	r8	 [r0	 #60]	"; 0x3c"										
add	r1	 r3	 r1	 lsl #2										
ldr	r2	 [r2	 #1024]	"; 0x400"										
ldr	fp	 [fp	 #1024]	"; 0x400"										
ldr	sl	 [sl	 #1024]	"; 0x400"										
add	r8	 r3	 r8	 lsl #2										
ldr	r9	 [r9	 #1024]	"; 0x400"										
ldr	r7	 [r7	 #1024]	"; 0x400"										
ldr	r6	 [r6	 #1024]	"; 0x400"										
ldr	r5	 [r5	 #1024]	"; 0x400"										
ldr	r4	 [r4	 #1024]	"; 0x400"										
ldr	r1	 [r1	 #1024]	"; 0x400"										
ldr	ip	 [ip	 #1024]	"; 0x400"										
str	r2	 [r0	 #4]											
str	fp	 [r0	 #36]	"; 0x24"										
str	sl	 [r0	 #52]	"; 0x34"										
str	r9	 [r0	 #24]											
str	r7	 [r0	 #56]	"; 0x38"										
str	r6	 [r0	 #40]	"; 0x28"										
str	r5	 [r0	 #8]											
str	r4	 [r0	 #60]	"; 0x3c"										
ldr	r5	 [r8	 #1024]	"; 0x400"										
str	ip	 [r0	 #12]											
ldr	r4	 [r0	 #48]	"; 0x30"										
ldr	ip	 [r0]												
ldr	r2	 [r0	 #32]											
str	r1	 [r0	 #28]											
ldr	r1	 [r0	 #16]											
add	ip	 r3	 ip	 lsl #2										
add	r2	 r3	 r2	 lsl #2										
str	r5	 [r0	 #44]	"; 0x2c"										
ldr	ip	 [ip	 #1024]	"; 0x400"										
add	r1	 r3	 r1	 lsl #2										
add	r3	 r3	 r4	 lsl #2										
ldr	r2	 [r2	 #1024]	"; 0x400"										
ldr	r1	 [r1	 #1024]	"; 0x400"										
ldr	r3	 [r3	 #1024]	"; 0x400"										
str	ip	 [r0]												
str	r1	 [r0	 #16]											
str	r2	 [r0	 #32]											
str	r3	 [r0	 #48]	"; 0x30"										
pop	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp}						
bx	lr													
ldr	r8	 [r0	 #4]											
movw	r3	 #14896	"; 0x3a30"											
movt	r3	 #16												
ldr	r2	 [r0	 #116]	"; 0x74"										
ldr	fp	 [r0	 #20]											
add	r8	 r3	 r8	 lsl #2										
ldr	sl	 [r0	 #36]	"; 0x24"										
ldr	r9	 [r0	 #52]	"; 0x34"										
add	r2	 r3	 r2	 lsl #2										
ldr	r7	 [r0	 #68]	"; 0x44"										
add	fp	 r3	 fp	 lsl #2										
ldr	r6	 [r0	 #84]	"; 0x54"										
add	sl	 r3	 sl	 lsl #2										
ldr	r5	 [r0	 #100]	"; 0x64"										
add	r9	 r3	 r9	 lsl #2										
ldr	r8	 [r8	 #1024]	"; 0x400"										
add	r7	 r3	 r7	 lsl #2										
ldr	r4	 [r0	 #72]	"; 0x48"										
add	r6	 r3	 r6	 lsl #2										
ldr	ip	 [r0	 #24]											
add	r5	 r3	 r5	 lsl #2										
ldr	r1	 [r0	 #104]	"; 0x68"										
add	r4	 r3	 r4	 lsl #2										
str	r8	 [r0	 #20]											
add	ip	 r3	 ip	 lsl #2										
ldr	r8	 [r0	 #120]	"; 0x78"										
ldr	r2	 [r2	 #1024]	"; 0x400"										
add	r1	 r3	 r1	 lsl #2										
ldr	fp	 [fp	 #1024]	"; 0x400"										
ldr	sl	 [sl	 #1024]	"; 0x400"										
add	r8	 r3	 r8	 lsl #2										
ldr	r9	 [r9	 #1024]	"; 0x400"										
ldr	r7	 [r7	 #1024]	"; 0x400"										
ldr	r6	 [r6	 #1024]	"; 0x400"										
ldr	r5	 [r5	 #1024]	"; 0x400"										
ldr	r4	 [r4	 #1024]	"; 0x400"										
ldr	ip	 [ip	 #1024]	"; 0x400"										
ldr	r1	 [r1	 #1024]	"; 0x400"										
str	r2	 [r0	 #4]											
str	fp	 [r0	 #36]	"; 0x24"										
ldr	r2	 [r8	 #1024]	"; 0x400"										
str	sl	 [r0	 #52]	"; 0x34"										
str	r9	 [r0	 #68]	"; 0x44"										
str	r7	 [r0	 #84]	"; 0x54"										
str	r6	 [r0	 #100]	"; 0x64"										
str	r5	 [r0	 #116]	"; 0x74"										
str	r4	 [r0	 #120]	"; 0x78"										
str	ip	 [r0	 #72]	"; 0x48"										
ldr	fp	 [r0	 #40]	"; 0x28"										
ldr	r9	 [r0	 #88]	"; 0x58"										
str	r1	 [r0	 #24]											
add	fp	 r3	 fp	 lsl #2										
ldr	r1	 [r0	 #92]	"; 0x5c"										
add	r9	 r3	 r9	 lsl #2										
ldr	r8	 [r0	 #8]											
ldr	fp	 [fp	 #1024]	"; 0x400"										
ldr	r9	 [r9	 #1024]	"; 0x400"										
add	r1	 r3	 r1	 lsl #2										
ldr	r7	 [r0	 #56]	"; 0x38"										
add	r8	 r3	 r8	 lsl #2										
str	fp	 [r0	 #88]	"; 0x58"										
ldr	fp	 [r0	 #28]											
ldr	r6	 [r0	 #124]	"; 0x7c"										
add	r7	 r3	 r7	 lsl #2										
ldr	r5	 [r0	 #60]	"; 0x3c"										
add	sl	 r3	 fp	 lsl #2										
ldr	fp	 [r0	 #12]											
ldr	r4	 [r0	 #108]	"; 0x6c"										
add	r6	 r3	 r6	 lsl #2										
ldr	ip	 [r0	 #44]	"; 0x2c"										
add	r5	 r3	 r5	 lsl #2										
str	r9	 [r0	 #8]											
add	r9	 r3	 fp	 lsl #2										
add	r4	 r3	 r4	 lsl #2										
ldr	fp	 [r1	 #1024]	"; 0x400"										
add	ip	 r3	 ip	 lsl #2										
ldr	r1	 [r9	 #1024]	"; 0x400"										
ldr	r9	 [r0	 #76]	"; 0x4c"										
ldr	r8	 [r8	 #1024]	"; 0x400"										
ldr	r7	 [r7	 #1024]	"; 0x400"										
ldr	r6	 [r6	 #1024]	"; 0x400"										
add	r9	 r3	 r9	 lsl #2										
ldr	r5	 [r5	 #1024]	"; 0x400"										
ldr	r4	 [r4	 #1024]	"; 0x400"										
ldr	ip	 [ip	 #1024]	"; 0x400"										
ldr	sl	 [sl	 #1024]	"; 0x400"										
str	r2	 [r0	 #40]	"; 0x28"										
str	r8	 [r0	 #56]	"; 0x38"										
str	r7	 [r0	 #104]	"; 0x68"										
str	r6	 [r0	 #60]	"; 0x3c"										
str	r5	 [r0	 #124]	"; 0x7c"										
str	r4	 [r0	 #44]	"; 0x2c"										
str	ip	 [r0	 #108]	"; 0x6c"										
str	fp	 [r0	 #28]											
ldr	r8	 [r9	 #1024]	"; 0x400"										
ldr	r7	 [r0]												
ldr	r9	 [r0	 #112]	"; 0x70"										
ldr	r6	 [r0	 #16]											
ldr	r5	 [r0	 #32]											
add	r7	 r3	 r7	 lsl #2										
ldr	r4	 [r0	 #48]	"; 0x30"										
ldr	ip	 [r0	 #64]	"; 0x40"										
add	r6	 r3	 r6	 lsl #2										
ldr	r2	 [r0	 #96]	"; 0x60"										
add	r5	 r3	 r5	 lsl #2										
str	r1	 [r0	 #76]	"; 0x4c"										
add	r4	 r3	 r4	 lsl #2										
ldr	r1	 [r0	 #80]	"; 0x50"										
add	ip	 r3	 ip	 lsl #2										
add	r2	 r3	 r2	 lsl #2										
ldr	r7	 [r7	 #1024]	"; 0x400"										
ldr	r6	 [r6	 #1024]	"; 0x400"										
add	r1	 r3	 r1	 lsl #2										
add	r3	 r3	 r9	 lsl #2										
ldr	r5	 [r5	 #1024]	"; 0x400"										
ldr	r4	 [r4	 #1024]	"; 0x400"										
ldr	ip	 [ip	 #1024]	"; 0x400"										
ldr	r1	 [r1	 #1024]	"; 0x400"										
ldr	r2	 [r2	 #1024]	"; 0x400"										
ldr	r3	 [r3	 #1024]	"; 0x400"										
str	sl	 [r0	 #92]	"; 0x5c"										
str	r8	 [r0	 #12]											
str	r7	 [r0]												
str	r6	 [r0	 #16]											
str	r5	 [r0	 #32]											
str	r4	 [r0	 #48]	"; 0x30"										
str	ip	 [r0	 #64]	"; 0x40"										
str	r1	 [r0	 #80]	"; 0x50"										
str	r2	 [r0	 #96]	"; 0x60"										
str	r3	 [r0	 #112]	"; 0x70"										
pop	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp}						
bx	lr													
ldr	r8	 [r0	 #4]											
movw	r3	 #14896	"; 0x3a30"											
movt	r3	 #16												
ldr	r2	 [r0	 #84]	"; 0x54"										
ldr	fp	 [r0	 #20]											
add	r8	 r3	 r8	 lsl #2										
ldr	sl	 [r0	 #36]	"; 0x24"										
ldr	r9	 [r0	 #52]	"; 0x34"										
add	r2	 r3	 r2	 lsl #2										
ldr	r8	 [r8	 #1024]	"; 0x400"										
add	fp	 r3	 fp	 lsl #2										
ldr	r7	 [r0	 #68]	"; 0x44"										
add	sl	 r3	 sl	 lsl #2										
ldr	r6	 [r0	 #88]	"; 0x58"										
add	r9	 r3	 r9	 lsl #2										
ldr	r5	 [r0	 #24]											
ldr	r4	 [r0	 #56]	"; 0x38"										
add	r7	 r3	 r7	 lsl #2										
ldr	ip	 [r0	 #40]	"; 0x28"										
add	r6	 r3	 r6	 lsl #2										
ldr	r1	 [r0	 #8]											
add	r5	 r3	 r5	 lsl #2										
str	r8	 [r0	 #20]											
add	r4	 r3	 r4	 lsl #2										
ldr	r8	 [r0	 #72]	"; 0x48"										
add	ip	 r3	 ip	 lsl #2										
add	r1	 r3	 r1	 lsl #2										
ldr	r2	 [r2	 #1024]	"; 0x400"										
ldr	fp	 [fp	 #1024]	"; 0x400"										
add	r8	 r3	 r8	 lsl #2										
ldr	sl	 [sl	 #1024]	"; 0x400"										
ldr	r9	 [r9	 #1024]	"; 0x400"										
ldr	r7	 [r7	 #1024]	"; 0x400"										
ldr	r6	 [r6	 #1024]	"; 0x400"										
ldr	r5	 [r5	 #1024]	"; 0x400"										
ldr	r4	 [r4	 #1024]	"; 0x400"										
ldr	ip	 [ip	 #1024]	"; 0x400"										
ldr	r1	 [r1	 #1024]	"; 0x400"										
ldr	r8	 [r8	 #1024]	"; 0x400"										
str	r2	 [r0	 #4]											
str	fp	 [r0	 #36]	"; 0x24"										
str	sl	 [r0	 #52]	"; 0x34"										
str	r9	 [r0	 #68]	"; 0x44"										
str	r7	 [r0	 #84]	"; 0x54"										
str	r6	 [r0	 #24]											
str	r5	 [r0	 #56]	"; 0x38"										
str	r4	 [r0	 #88]	"; 0x58"										
str	ip	 [r0	 #72]	"; 0x48"										
str	r8	 [r0	 #8]											
ldr	fp	 [r0	 #60]	"; 0x3c"										
ldr	r9	 [r0	 #12]											
ldr	r7	 [r0	 #76]	"; 0x4c"										
ldr	r6	 [r0	 #28]											
add	fp	 r3	 fp	 lsl #2										
ldr	r5	 [r0	 #92]	"; 0x5c"										
add	r9	 r3	 r9	 lsl #2										
ldr	r4	 [r0	 #44]	"; 0x2c"										
add	r7	 r3	 r7	 lsl #2										
ldr	ip	 [r0]												
add	r6	 r3	 r6	 lsl #2										
ldr	r2	 [r0	 #32]											
add	r5	 r3	 r5	 lsl #2										
ldr	sl	 [r0	 #48]	"; 0x30"										
add	r4	 r3	 r4	 lsl #2										
str	r1	 [r0	 #40]	"; 0x28"										
add	ip	 r3	 ip	 lsl #2										
ldr	r1	 [r0	 #16]											
add	r2	 r3	 r2	 lsl #2										
ldr	r8	 [r0	 #64]	"; 0x40"										
add	sl	 r3	 sl	 lsl #2										
ldr	fp	 [fp	 #1024]	"; 0x400"										
add	r1	 r3	 r1	 lsl #2										
ldr	r9	 [r9	 #1024]	"; 0x400"										
add	r8	 r3	 r8	 lsl #2										
ldr	r7	 [r7	 #1024]	"; 0x400"										
ldr	r6	 [r6	 #1024]	"; 0x400"										
ldr	r5	 [r5	 #1024]	"; 0x400"										
ldr	r4	 [r4	 #1024]	"; 0x400"										
ldr	r2	 [r2	 #1024]	"; 0x400"										
ldr	sl	 [sl	 #1024]	"; 0x400"										
ldr	ip	 [ip	 #1024]	"; 0x400"										
ldr	r1	 [r1	 #1024]	"; 0x400"										
ldr	r8	 [r8	 #1024]	"; 0x400"										
str	fp	 [r0	 #12]											
str	r9	 [r0	 #60]	"; 0x3c"										
str	r7	 [r0	 #28]											
str	r6	 [r0	 #76]	"; 0x4c"										
str	r5	 [r0	 #44]	"; 0x2c"										
str	r4	 [r0	 #92]	"; 0x5c"										
str	r2	 [r0	 #32]											
str	sl	 [r0	 #48]	"; 0x30"										
str	ip	 [r0]												
str	r1	 [r0	 #16]											
str	r8	 [r0	 #64]	"; 0x40"										
ldr	r2	 [r0	 #80]	"; 0x50"										
pop	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp}						
add	r3	 r3	 r2	 lsl #2										
ldr	r3	 [r3	 #1024]	"; 0x400"										
str	r3	 [r0	 #80]	"; 0x50"										
bx	lr													
push	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp}						
cmp	r1	 #0												
sub	sp	 sp	 #144	"; 0x90"										
str	r1	 [sp	 #12]											
str	r0	 [sp	 #4]											
ble	101658 <MixColumn_AddRoundKey+0x238>													
mul	r2	 r2	 r1											
movw	r3	 #49204	"; 0xc034"											
movt	r3	 #16												
mov	r4	 r0												
lsl	r0	 r1	 #4											
add	r1	 sp	 #16											
mov	ip	 #0												
str	r0	 [sp	 #8]											
add	r2	 r3	 r2	 lsl #2										
ldr	r3	 [sp	 #4]											
add	r4	 r4	 #16											
ldr	r5	 [r4	 #-12]											
add	r2	 r2	 #4											
add	r1	 r1	 #16											
ldr	r7	 [r3	 ip]											
lsl	r9	 r7	 #1											
asr	r3	 r9	 #8											
cmp	r3	 #1												
lsl	r3	 r5	 #1											
eor	r6	 r3	 r5											
eoreq	r0	 r9	 #280	"; 0x118"										
eoreq	r0	 r0	 #3											
movne	r0	 r9												
asr	r8	 r6	 #8											
asr	sl	 r3	 #8											
cmp	r8	 #1												
ldr	r8	 [r4	 #-4]											
eoreq	r6	 r6	 #280	"; 0x118"										
eoreq	r6	 r6	 #3											
cmp	sl	 #1												
eor	r0	 r0	 r6											
ldr	r6	 [r4	 #-8]											
ldr	sl	 [r2	 #-4]											
eoreq	r3	 r3	 #280	"; 0x118"										
eor	fp	 r8	 r6											
eoreq	r3	 r3	 #3											
eor	sl	 fp	 sl											
eor	sl	 sl	 r0											
add	r0	 sp	 #16											
str	sl	 [r0	 ip]											
lsl	r0	 r6	 #1											
eor	sl	 r0	 r6											
str	r3	 [r1	 #-12]											
add	ip	 ip	 #16											
asr	fp	 sl	 #8											
cmp	fp	 #1												
asr	fp	 r0	 #8											
eoreq	sl	 sl	 #280	"; 0x118"										
eoreq	sl	 sl	 #3											
cmp	fp	 #1												
eor	r3	 r3	 sl											
ldr	sl	 [r2	 #476]	"; 0x1dc"										
eoreq	r0	 r0	 #280	"; 0x118"										
eor	sl	 r8	 sl											
eoreq	r0	 r0	 #3											
eor	sl	 sl	 r7											
eor	r3	 sl	 r3											
str	r3	 [r1	 #-12]											
lsl	r3	 r8	 #1											
eor	r8	 r3	 r8											
asr	sl	 r8	 #8											
cmp	sl	 #1												
asr	sl	 r3	 #8											
eoreq	r8	 r8	 #280	"; 0x118"										
eoreq	r8	 r8	 #3											
cmp	sl	 #1												
eor	r0	 r0	 r8											
ldr	r8	 [r2	 #956]	"; 0x3bc"										
eoreq	r3	 r3	 #280	"; 0x118"										
eor	r8	 r5	 r8											
eoreq	r3	 r3	 #3											
eor	r8	 r8	 r7											
eor	r7	 r9	 r7											
eor	r0	 r8	 r0											
str	r0	 [r1	 #-8]											
asr	r0	 r7	 #8											
cmp	r0	 #1												
ldr	r0	 [r2	 #1436]	"; 0x59c"										
eoreq	r7	 r7	 #280	"; 0x118"										
eoreq	r7	 r7	 #3											
eor	r3	 r3	 r7											
eor	r7	 r6	 r5											
ldr	r5	 [sp	 #8]											
eor	r7	 r7	 r0											
eor	r7	 r7	 r3											
str	r7	 [r1	 #-4]											
cmp	ip	 r5												
bne	10145c <MixColumn_AddRoundKey+0x3c>													
ldr	r1	 [sp	 #12]											
vldr	d16	 [sp	 #16]											
vldr	d17	 [sp	 #24]											
ldr	r3	 [sp	 #4]											
cmp	r1	 #1												
vst1.32	{d16-d17}	 [r3]												
bls	101658 <MixColumn_AddRoundKey+0x238>													
mov	r5	 r3												
cmp	r1	 #2												
add	r3	 r3	 #16											
vldr	d16	 [sp	 #32]											
vldr	d17	 [sp	 #40]	"; 0x28"										
vst1.32	{d16-d17}	 [r3]												
bls	101658 <MixColumn_AddRoundKey+0x238>													
add	r3	 r5	 #32											
cmp	r1	 #3												
vldr	d16	 [sp	 #48]	"; 0x30"										
vldr	d17	 [sp	 #56]	"; 0x38"										
vst1.32	{d16-d17}	 [r3]												
bls	101658 <MixColumn_AddRoundKey+0x238>													
add	r3	 r5	 #48	"; 0x30"										
cmp	r1	 #4												
vldr	d16	 [sp	 #64]	"; 0x40"										
vldr	d17	 [sp	 #72]	"; 0x48"										
vst1.32	{d16-d17}	 [r3]												
bls	101658 <MixColumn_AddRoundKey+0x238>													
add	r3	 r5	 #64	"; 0x40"										
cmp	r1	 #5												
vldr	d16	 [sp	 #80]	"; 0x50"										
vldr	d17	 [sp	 #88]	"; 0x58"										
vst1.32	{d16-d17}	 [r3]												
bls	101658 <MixColumn_AddRoundKey+0x238>													
add	r3	 r5	 #80	"; 0x50"										
cmp	r1	 #6												
vldr	d16	 [sp	 #96]	"; 0x60"										
vldr	d17	 [sp	 #104]	"; 0x68"										
vst1.32	{d16-d17}	 [r3]												
bls	101658 <MixColumn_AddRoundKey+0x238>													
add	r3	 r5	 #96	"; 0x60"										
cmp	r1	 #7												
vldr	d16	 [sp	 #112]	"; 0x70"										
vldr	d17	 [sp	 #120]	"; 0x78"										
vst1.32	{d16-d17}	 [r3]												
bls	101658 <MixColumn_AddRoundKey+0x238>													
add	r3	 r5	 #112	"; 0x70"										
vldr	d16	 [sp	 #128]	"; 0x80"										
vldr	d17	 [sp	 #136]	"; 0x88"										
vst1.32	{d16-d17}	 [r3]												
mov	r0	 #0												
add	sp	 sp	 #144	"; 0x90"										
pop	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp}						
bx	lr													
push	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp}						
cmp	r1	 #0												
sub	sp	 sp	 #168	"; 0xa8"										
mov	sl	 r0												
str	r1	 [sp	 #32]											
ble	101bc8 <AddRoundKey_InversMixColumn+0x560>													
mul	r8	 r2	 r1											
lsl	r0	 r1	 #2											
cmp	r1	 #3												
str	r0	 [sp	 #28]											
movw	r7	 #49204	"; 0xc034"											
movt	r7	 #16												
add	r5	 r8	 #360	"; 0x168"										
add	r3	 sl	 r1	 lsl #4										
ldr	r2	 [sp	 #28]											
movls	r1	 #0												
add	r0	 r7	 r8	 lsl #2										
ldr	r9	 [sp	 #28]											
movhi	r1	 #1												
add	r5	 r7	 r5	 lsl #2										
cmp	r3	 r0												
str	r1	 [sp	 #36]	"; 0x24"										
add	r6	 r5	 r9											
add	r1	 r0	 r2											
ldr	r9	 [sp	 #36]	"; 0x24"										
add	r4	 r8	 #240	"; 0xf0"										
movhi	r2	 #0												
movls	r2	 #1												
cmp	sl	 r1												
movcc	r1	 r2												
orrcs	r1	 r2	 #1											
cmp	r3	 r5												
add	r4	 r7	 r4	 lsl #2										
and	r1	 r9	 r1											
add	ip	 r8	 #120	"; 0x78"										
ldr	r9	 [sp	 #28]											
movhi	r2	 #0												
movls	r2	 #1												
cmp	sl	 r6												
orrcs	r2	 r2	 #1											
cmp	r3	 r4												
add	r6	 r4	 r9											
add	ip	 r7	 ip	 lsl #2										
and	r1	 r1	 r2											
movhi	r2	 #0												
movls	r2	 #1												
cmp	sl	 r6												
orrcs	r2	 r2	 #1											
cmp	r3	 ip												
add	r6	 ip	 r9											
and	r2	 r1	 r2											
movhi	r3	 #0												
movls	r3	 #1												
cmp	sl	 r6												
orrcs	r3	 r3	 #1											
ands	r2	 r2	 r3											
beq	101bd8 <AddRoundKey_InversMixColumn+0x570>													
ldr	r1	 [sp	 #32]											
mov	r2	 sl												
lsr	r6	 r1	 #2											
mov	r1	 #0												
lsl	r9	 r6	 #2											
mov	r3	 r2												
vld1.32	{d4-d5}	 [r0]!												
add	r1	 r1	 #1											
vld4.32	{d16	d18	d20	d22}	 [r3]!									
cmp	r6	 r1												
vld1.32	{d6-d7}	 [ip]!												
vld4.32	{d17	d19	d21	d23}	 [r3]									
veor	q12	 q2	 q8											
vld1.32	{d4-d5}	 [r4]!												
veor	q13	 q3	 q9											
vld1.32	{d6-d7}	 [r5]!												
veor	q14	 q2	 q10											
veor	q15	 q3	 q11											
vst4.32	{d24	d26	d28	d30}	 [r2]									
add	r2	 r2	 #64	"; 0x40"										
vst4.32	{d25	d27	d29	d31}	 [r3]									
bhi	101760 <AddRoundKey_InversMixColumn+0xf8>													
ldr	r3	 [sp	 #32]											
cmp	r3	 r9												
beq	101904 <AddRoundKey_InversMixColumn+0x29c>													
add	r3	 r9	 r8											
lsl	r2	 r9	 #2											
add	r2	 r2	 #1											
ldr	r4	 [sl	 r9	 lsl #4]										
ldr	r0	 [r7	 r3	 lsl #2]										
add	ip	 r3	 #120	"; 0x78"										
lsl	r1	 r2	 #2											
eor	r0	 r4	 r0											
str	r0	 [sl	 r9	 lsl #4]										
add	r0	 r1	 #4											
ldr	r5	 [sl	 r2	 lsl #2]										
ldr	r4	 [r7	 ip	 lsl #2]										
add	ip	 r3	 #240	"; 0xf0"										
add	r1	 r1	 #8											
add	r3	 r3	 #360	"; 0x168"										
eor	r4	 r5	 r4											
ldr	r5	 [sp	 #32]											
str	r4	 [sl	 r2	 lsl #2]										
add	r2	 r9	 #1											
ldr	r4	 [sl	 r0]											
cmp	r5	 r2												
ldr	ip	 [r7	 ip	 lsl #2]										
eor	ip	 r4	 ip											
str	ip	 [sl	 r0]											
ldr	r0	 [r7	 r3	 lsl #2]										
movw	r3	 #49204	"; 0xc034"											
ldr	ip	 [sl	 r1]											
movt	r3	 #16												
eor	r0	 ip	 r0											
str	r0	 [sl	 r1]											
ble	101904 <AddRoundKey_InversMixColumn+0x29c>													
add	r1	 r8	 r2											
lsl	r0	 r2	 #2											
ldr	r4	 [sl	 r2	 lsl #4]										
add	r0	 r0	 #1											
ldr	r6	 [r3	 r1	 lsl #2]										
add	ip	 r1	 #120	"; 0x78"										
lsl	r5	 r0	 #2											
add	r9	 r9	 #2											
eor	r4	 r4	 r6											
str	r4	 [sl	 r2	 lsl #4]										
ldr	r6	 [sl	 r0	 lsl #2]										
add	r2	 r5	 #4											
ldr	r4	 [r3	 ip	 lsl #2]										
add	ip	 r1	 #240	"; 0xf0"										
add	r5	 r5	 #8											
add	r1	 r1	 #360	"; 0x168"										
eor	r4	 r6	 r4											
str	r4	 [sl	 r0	 lsl #2]										
ldr	r0	 [sp	 #32]											
ldr	r4	 [sl	 r2]											
cmp	r0	 r9												
ldr	r0	 [r3	 ip	 lsl #2]										
eor	r0	 r4	 r0											
str	r0	 [sl	 r2]											
ldr	r2	 [r3	 r1	 lsl #2]										
ldr	r1	 [sl	 r5]											
eor	r2	 r1	 r2											
str	r2	 [sl	 r5]											
ble	101904 <AddRoundKey_InversMixColumn+0x29c>													
add	r8	 r8	 r9											
lsl	r2	 r9	 #2											
add	r2	 r2	 #1											
ldr	r5	 [sl	 r9	 lsl #4]										
ldr	r0	 [r3	 r8	 lsl #2]										
add	r4	 r8	 #120	"; 0x78"										
lsl	r1	 r2	 #2											
add	ip	 r8	 #240	"; 0xf0"										
eor	r0	 r5	 r0											
str	r0	 [sl	 r9	 lsl #4]										
add	r0	 r1	 #4											
ldr	r5	 [sl	 r2	 lsl #2]										
ldr	r4	 [r3	 r4	 lsl #2]										
add	r1	 r1	 #8											
add	r8	 r8	 #360	"; 0x168"										
eor	r4	 r5	 r4											
str	r4	 [sl	 r2	 lsl #2]										
ldr	r2	 [r3	 ip	 lsl #2]										
ldr	r4	 [sl	 r0]											
eor	r2	 r4	 r2											
str	r2	 [sl	 r0]											
ldr	r3	 [r3	 r8	 lsl #2]										
ldr	r2	 [sl	 r1]											
eor	r3	 r2	 r3											
str	r3	 [sl	 r1]											
mov	r9	 #0												
sub	r0	 sl	 #4											
add	r1	 sp	 #36	"; 0x24"										
str	r0	 [sp	 #20]											
str	r1	 [sp	 #24]											
str	sl	 [sp]												
ldr	r2	 [sp	 #24]											
mov	sl	 #1												
ldr	r3	 [sp	 #20]											
str	r2	 [sp	 #16]											
str	r3	 [sp	 #12]											
ldr	r1	 [sp	 #12]											
and	r3	 sl	 #3											
str	sl	 [sp	 #4]											
add	r4	 sl	 #2											
add	sl	 sl	 #1											
ldr	r5	 [sp]												
ldr	ip	 [r1	 #4]!											
and	r4	 r4	 #3											
add	r3	 r3	 r9											
add	r4	 r4	 r9											
str	r1	 [sp	 #12]											
and	r1	 sl	 #3											
lsl	r2	 ip	 #1											
add	r1	 r1	 r9											
ldr	r3	 [r5	 r3	 lsl #2]										
eor	r0	 r2	 #280	"; 0x118"										
ldr	r1	 [r5	 r1	 lsl #2]										
eor	r0	 r0	 #3											
ldr	r4	 [r5	 r4	 lsl #2]										
asr	r5	 r2	 #8											
cmp	r5	 #1												
lsl	r6	 r3	 #1											
moveq	r5	 r0												
movne	r5	 r2												
eor	r5	 r5	 ip											
lsl	r8	 r4	 #1											
eor	r2	 r8	 #280	"; 0x118"										
str	r4	 [sp	 #8]											
lsl	r5	 r5	 #1											
asr	fp	 r8	 #8											
eor	r0	 r5	 #280	"; 0x118"										
eor	r2	 r2	 #3											
asr	r7	 r5	 #8											
eor	r0	 r0	 #3											
cmp	r7	 #1												
eor	r7	 r6	 #280	"; 0x118"										
lsl	r4	 r1	 #1											
eor	r7	 r7	 #3											
movne	r0	 r5												
cmp	fp	 #1												
eor	r0	 r0	 ip											
eor	r5	 r4	 #280	"; 0x118"										
movne	r2	 r8												
asr	r8	 r6	 #8											
cmp	r8	 #1												
lsl	r0	 r0	 #1											
eor	r5	 r5	 #3											
eor	ip	 r0	 #280	"; 0x118"										
moveq	r6	 r7												
asr	r7	 r4	 #8											
cmp	r7	 #1												
asr	fp	 r0	 #8											
lsl	r2	 r2	 #1											
eor	ip	 ip	 #3											
moveq	r4	 r5												
cmp	fp	 #1												
eor	r4	 r4	 r1											
eor	r1	 r3	 r1											
lsl	r6	 r6	 #1											
moveq	r0	 ip												
eor	r8	 r2	 #280	"; 0x118"										
eor	r0	 r1	 r0											
asr	r1	 r2	 #8											
eor	r8	 r8	 #3											
cmp	r1	 #1												
asr	r7	 r6	 #8											
eor	r5	 r6	 #280	"; 0x118"										
lsl	r4	 r4	 #1											
moveq	r2	 r8												
eor	r5	 r5	 #3											
cmp	r7	 #1												
lsl	r2	 r2	 #1											
eor	ip	 r4	 #280	"; 0x118"										
ldr	r1	 [sp	 #8]											
moveq	r6	 r5												
asr	r5	 r4	 #8											
eor	r3	 r6	 r3											
eor	ip	 ip	 #3											
cmp	r5	 #1												
eor	r6	 r2	 #280	"; 0x118"										
lsl	r3	 r3	 #1											
asr	r8	 r2	 #8											
moveq	r4	 ip												
eor	r6	 r6	 #3											
cmp	r8	 #1												
lsl	r4	 r4	 #1											
eor	r7	 r3	 #280	"; 0x118"										
asr	fp	 r3	 #8											
moveq	r2	 r6												
eor	r7	 r7	 #3											
cmp	fp	 #1												
eor	r0	 r0	 r1											
eor	ip	 r4	 #280	"; 0x118"										
asr	r1	 r4	 #8											
moveq	r3	 r7												
eor	ip	 ip	 #3											
cmp	r1	 #1												
eor	r0	 r0	 r2											
ldr	r2	 [sp	 #4]											
moveq	r4	 ip												
eor	ip	 r0	 r3											
ldr	r3	 [sp	 #16]											
cmp	r2	 #4												
eor	ip	 ip	 r4											
str	ip	 [r3	 #4]!											
str	r3	 [sp	 #16]											
bne	101930 <AddRoundKey_InversMixColumn+0x2c8>													
ldr	r0	 [sp	 #28]											
add	r9	 r9	 #4											
ldr	r5	 [sp	 #20]											
ldr	r1	 [sp	 #24]											
cmp	r0	 r9												
add	r5	 r5	 #16											
str	r5	 [sp	 #20]											
add	r1	 r1	 #16											
str	r1	 [sp	 #24]											
bne	10191c <AddRoundKey_InversMixColumn+0x2b4>													
ldr	r3	 [sp	 #32]											
vldr	d16	 [sp	 #40]	"; 0x28"										
vldr	d17	 [sp	 #48]	"; 0x30"										
ldr	sl	 [sp]												
cmp	r3	 #1												
vst1.32	{d16-d17}	 [sl]												
bls	101bc8 <AddRoundKey_InversMixColumn+0x560>													
cmp	r3	 #2												
add	r3	 sl	 #16											
vldr	d16	 [sp	 #56]	"; 0x38"										
vldr	d17	 [sp	 #64]	"; 0x40"										
vst1.32	{d16-d17}	 [r3]												
bls	101bc8 <AddRoundKey_InversMixColumn+0x560>													
ldr	r5	 [sp	 #36]	"; 0x24"										
add	r3	 sl	 #32											
vldr	d16	 [sp	 #72]	"; 0x48"										
vldr	d17	 [sp	 #80]	"; 0x50"										
cmp	r5	 #0												
vst1.32	{d16-d17}	 [r3]												
beq	101bc8 <AddRoundKey_InversMixColumn+0x560>													
ldr	r9	 [sp	 #32]											
add	r3	 sl	 #48	"; 0x30"										
vldr	d16	 [sp	 #88]	"; 0x58"										
vldr	d17	 [sp	 #96]	"; 0x60"										
cmp	r9	 #4												
vst1.32	{d16-d17}	 [r3]												
bls	101bc8 <AddRoundKey_InversMixColumn+0x560>													
add	r3	 sl	 #64	"; 0x40"										
cmp	r9	 #5												
vldr	d16	 [sp	 #104]	"; 0x68"										
vldr	d17	 [sp	 #112]	"; 0x70"										
vst1.32	{d16-d17}	 [r3]												
bls	101bc8 <AddRoundKey_InversMixColumn+0x560>													
add	r3	 sl	 #80	"; 0x50"										
cmp	r9	 #6												
vldr	d16	 [sp	 #120]	"; 0x78"										
vldr	d17	 [sp	 #128]	"; 0x80"										
vst1.32	{d16-d17}	 [r3]												
bls	101bc8 <AddRoundKey_InversMixColumn+0x560>													
add	r3	 sl	 #96	"; 0x60"										
cmp	r9	 #7												
vldr	d16	 [sp	 #136]	"; 0x88"										
vldr	d17	 [sp	 #144]	"; 0x90"										
vst1.32	{d16-d17}	 [r3]												
bls	101bc8 <AddRoundKey_InversMixColumn+0x560>													
add	r3	 sl	 #112	"; 0x70"										
vldr	d16	 [sp	 #152]	"; 0x98"										
vldr	d17	 [sp	 #160]	"; 0xa0"										
vst1.32	{d16-d17}	 [r3]												
mov	r0	 #0												
add	sp	 sp	 #168	"; 0xa8"										
pop	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp}						
bx	lr													
ldr	r5	 [sp	 #32]											
mov	r3	 sl												
ldr	r1	 [r0]												
add	r2	 r2	 #1											
ldr	r4	 [r3]												
cmp	r2	 r5												
ldr	ip	 [r3	 #4]											
add	r0	 r0	 #4											
eor	r1	 r4	 r1											
str	r1	 [r3]												
ldr	r1	 [r0	 #476]	"; 0x1dc"										
add	r3	 r3	 #16											
ldr	r4	 [r3	 #-8]											
eor	r1	 ip	 r1											
str	r1	 [r3	 #-12]											
ldr	r1	 [r0	 #956]	"; 0x3bc"										
ldr	ip	 [r3	 #-4]											
eor	r1	 r4	 r1											
str	r1	 [r3	 #-8]											
ldr	r1	 [r0	 #1436]	"; 0x59c"										
eor	r1	 ip	 r1											
str	r1	 [r3	 #-4]											
bne	101be0 <AddRoundKey_InversMixColumn+0x578>													
b	101904 <AddRoundKey_InversMixColumn+0x29c>													
movw	r3	 #61120	"; 0xeec0"											
movt	r3	 #2												
cmp	r1	 r3												
push	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp}						
sub	sp	 sp	 #8											
beq	101ccc <AddRoundKey+0x94>													
ble	101c90 <AddRoundKey+0x58>													
movw	r3	 #59520	"; 0xe880"											
movt	r3	 #3												
cmp	r1	 r3												
beq	101cc4 <AddRoundKey+0x8c>													
ble	101fa0 <AddRoundKey+0x368>													
movw	r3	 #59584	"; 0xe8c0"											
movt	r3	 #3												
cmp	r1	 r3												
beq	101ccc <AddRoundKey+0x94>													
mov	r3	 #59648	"; 0xe900"											
movt	r3	 #3												
cmp	r1	 r3												
bne	101cd0 <AddRoundKey+0x98>													
mov	r7	 #8												
b	101cd0 <AddRoundKey+0x98>													
movw	r3	 #62656	"; 0xf4c0"											
movt	r3	 #1												
cmp	r1	 r3												
beq	101ccc <AddRoundKey+0x94>													
ble	101fb4 <AddRoundKey+0x37c>													
mov	r3	 #62720	"; 0xf500"											
movt	r3	 #1												
cmp	r1	 r3												
beq	101c88 <AddRoundKey+0x50>													
movw	r3	 #61056	"; 0xee80"											
movt	r3	 #2												
cmp	r1	 r3												
bne	101cd0 <AddRoundKey+0x98>													
mov	r7	 #4												
b	101cd0 <AddRoundKey+0x98>													
mov	r7	 #6												
mul	sl	 r2	 r7											
cmp	r7	 #1												
movge	r1	 r7												
movlt	r1	 #1												
movw	r9	 #49204	"; 0xc034"											
movt	r9	 #16												
add	r3	 r0	 r1	 lsl #4										
lsl	r2	 r1	 #2											
add	r5	 sl	 #120	"; 0x78"										
add	r4	 sl	 #240	"; 0xf0"										
str	r1	 [sp	 #4]											
add	ip	 sl	 #360	"; 0x168"										
add	r5	 r9	 r5	 lsl #2										
add	r6	 r9	 sl	 lsl #2										
cmp	r3	 r5												
add	r8	 r5	 r2											
add	fp	 r6	 r2											
add	r4	 r9	 r4	 lsl #2										
movhi	r1	 #0												
movls	r1	 #1												
cmp	r0	 r8												
movcc	r8	 r1												
orrcs	r8	 r1	 #1											
cmp	r3	 r6												
add	ip	 r9	 ip	 lsl #2										
movhi	r1	 #0												
movls	r1	 #1												
cmp	r0	 fp												
orrcs	r1	 r1	 #1											
cmp	r3	 r4												
add	fp	 r4	 r2											
and	r1	 r8	 r1											
movhi	r8	 #0												
movls	r8	 #1												
cmp	r0	 fp												
orrcs	r8	 r8	 #1											
cmp	r3	 ip												
add	r2	 ip	 r2											
and	r1	 r1	 r8											
movhi	r3	 #0												
movls	r3	 #1												
cmp	r0	 r2												
movcc	r2	 r3												
orrcs	r2	 r3	 #1											
ands	r3	 r1	 r2											
beq	101f48 <AddRoundKey+0x310>													
ldr	r3	 [sp	 #4]											
mov	r2	 r0												
mov	r1	 #0												
lsr	r8	 r3	 #2											
lsl	fp	 r8	 #2											
mov	r3	 r2												
vld1.32	{d4-d5}	 [r6]!												
add	r1	 r1	 #1											
vld4.32	{d16	d18	d20	d22}	 [r3]!									
cmp	r1	 r8												
vld1.32	{d6-d7}	 [r5]!												
vld4.32	{d17	d19	d21	d23}	 [r3]									
veor	q12	 q2	 q8											
vld1.32	{d4-d5}	 [r4]!												
veor	q13	 q3	 q9											
vld1.32	{d6-d7}	 [ip]!												
veor	q14	 q2	 q10											
veor	q15	 q3	 q11											
vst4.32	{d24	d26	d28	d30}	 [r2]									
add	r2	 r2	 #64	"; 0x40"										
vst4.32	{d25	d27	d29	d31}	 [r3]									
bcc	101d9c <AddRoundKey+0x164>													
ldr	r1	 [sp	 #4]											
cmp	r1	 fp												
beq	101f38 <AddRoundKey+0x300>													
add	r3	 sl	 fp											
lsl	r1	 fp	 #2											
add	r1	 r1	 #1											
ldr	r5	 [r0	 fp	 lsl #4]										
ldr	r4	 [r9	 r3	 lsl #2]										
add	r2	 r3	 #120	"; 0x78"										
lsl	ip	 r1	 #2											
add	r6	 r3	 #240	"; 0xf0"										
eor	r5	 r5	 r4											
add	r4	 ip	 #4											
str	r5	 [r0	 fp	 lsl #4]										
add	r5	 r3	 #360	"; 0x168"										
ldr	r8	 [r0	 r1	 lsl #2]										
add	ip	 ip	 #8											
ldr	r3	 [r9	 r2	 lsl #2]										
add	r2	 fp	 #1											
cmp	r7	 r2												
eor	r8	 r8	 r3											
str	r8	 [r0	 r1	 lsl #2]										
ldr	r8	 [r0	 r4]											
movw	r3	 #49204	"; 0xc034"											
ldr	r1	 [r9	 r6	 lsl #2]										
movt	r3	 #16												
eor	r1	 r8	 r1											
str	r1	 [r0	 r4]											
ldr	r1	 [r9	 r5	 lsl #2]										
ldr	r4	 [r0	 ip]											
eor	r1	 r4	 r1											
str	r1	 [r0	 ip]											
ble	101f38 <AddRoundKey+0x300>													
add	r1	 sl	 r2											
lsl	ip	 r2	 #2											
add	ip	 ip	 #1											
ldr	r8	 [r0	 r2	 lsl #4]										
ldr	r4	 [r3	 r1	 lsl #2]										
add	r6	 r1	 #120	"; 0x78"										
lsl	r9	 ip	 #2											
add	r5	 r1	 #240	"; 0xf0"										
eor	r4	 r8	 r4											
str	r4	 [r0	 r2	 lsl #4]										
add	r4	 r9	 #4											
ldr	r8	 [r0	 ip	 lsl #2]										
ldr	r6	 [r3	 r6	 lsl #2]										
add	r2	 r9	 #8											
add	r1	 r1	 #360	"; 0x168"										
add	fp	 fp	 #2											
eor	r6	 r8	 r6											
str	r6	 [r0	 ip	 lsl #2]										
ldr	r6	 [r0	 r4]											
cmp	r7	 fp												
ldr	ip	 [r3	 r5	 lsl #2]										
eor	ip	 r6	 ip											
str	ip	 [r0	 r4]											
ldr	r1	 [r3	 r1	 lsl #2]										
ldr	ip	 [r0	 r2]											
eor	r1	 ip	 r1											
str	r1	 [r0	 r2]											
ble	101f38 <AddRoundKey+0x300>													
add	sl	 sl	 fp											
lsl	r2	 fp	 #2											
add	r2	 r2	 #1											
ldr	r6	 [r0	 fp	 lsl #4]										
ldr	ip	 [r3	 sl	 lsl #2]										
add	r4	 sl	 #120	"; 0x78"										
lsl	r1	 r2	 #2											
add	r5	 sl	 #240	"; 0xf0"										
eor	r6	 r6	 ip											
add	ip	 r1	 #4											
str	r6	 [r0	 fp	 lsl #4]										
add	r1	 r1	 #8											
ldr	r6	 [r0	 r2	 lsl #2]										
add	sl	 sl	 #360	"; 0x168"										
ldr	r4	 [r3	 r4	 lsl #2]										
eor	r4	 r6	 r4											
str	r4	 [r0	 r2	 lsl #2]										
ldr	r2	 [r3	 r5	 lsl #2]										
ldr	r4	 [r0	 ip]											
eor	r2	 r4	 r2											
str	r2	 [r0	 ip]											
ldr	r3	 [r3	 sl	 lsl #2]										
ldr	r2	 [r0	 r1]											
eor	r3	 r2	 r3											
str	r3	 [r0	 r1]											
mov	r0	 #0												
add	sp	 sp	 #8											
pop	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp}						
bx	lr													
ldr	r2	 [r6]												
add	r3	 r3	 #1											
ldr	ip	 [r0]												
cmp	r7	 r3												
ldr	r1	 [r0	 #4]											
add	r6	 r6	 #4											
eor	r2	 ip	 r2											
str	r2	 [r0]												
ldr	r2	 [r6	 #476]	"; 0x1dc"										
add	r0	 r0	 #16											
ldr	ip	 [r0	 #-8]											
eor	r2	 r1	 r2											
str	r2	 [r0	 #-12]											
ldr	r2	 [r6	 #956]	"; 0x3bc"										
ldr	r1	 [r0	 #-4]											
eor	r2	 ip	 r2											
str	r2	 [r0	 #-8]											
ldr	r2	 [r6	 #1436]	"; 0x59c"										
eor	r2	 r1	 r2											
str	r2	 [r0	 #-4]											
bgt	101f48 <AddRoundKey+0x310>													
b	101f38 <AddRoundKey+0x300>													
mov	r3	 #61184	"; 0xef00"											
movt	r3	 #2												
cmp	r1	 r3												
beq	101c88 <AddRoundKey+0x50>													
b	101cd0 <AddRoundKey+0x98>													
movw	r3	 #62592	"; 0xf480"											
movt	r3	 #1												
cmp	r1	 r3												
beq	101cc4 <AddRoundKey+0x8c>													
b	101cd0 <AddRoundKey+0x98>													
movw	r3	 #61120	"; 0xeec0"											
movt	r3	 #2												
cmp	r0	 r3												
push	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp	 lr}					
sub	sp	 sp	 #28											
beq	102420 <KeySchedule+0x458>													
ble	1022f8 <KeySchedule+0x330>													
movw	r3	 #59520	"; 0xe880"											
movt	r3	 #3												
cmp	r0	 r3												
beq	102408 <KeySchedule+0x440>													
ble	1023d0 <KeySchedule+0x408>													
movw	r3	 #59584	"; 0xe8c0"											
movt	r3	 #3												
cmp	r0	 r3												
beq	102340 <KeySchedule+0x378>													
mov	r3	 #59648	"; 0xe900"											
movt	r3	 #3												
cmp	r0	 r3												
moveq	r5	 #120	"; 0x78"											
moveq	r4	 #8												
bne	102334 <KeySchedule+0x36c>													
cmp	r4	 #1												
movge	r0	 r4												
movlt	r0	 #1												
ldr	r3	 [pc	 #1016]	"; 10242c <KeySchedule+0x464>"										
lsl	ip	 r0	 #2											
add	r2	 r1	 r0	 lsl #4										
add	r7	 r3	 ip											
sub	lr	 r3	 #480	"; 0x1e0"										
cmp	r7	 r1												
cmphi	r2	 r3												
add	r6	 lr	 ip											
movhi	r7	 #0												
movls	r7	 #1												
cmp	r6	 r1												
cmphi	r2	 lr												
add	r6	 r3	 #480	"; 0x1e0"										
sub	r3	 r3	 #960	"; 0x3c0"										
movhi	lr	 #0												
movls	lr	 #1												
cmp	r2	 r6												
and	lr	 r7	 lr											
add	r7	 ip	 r6											
add	ip	 r3	 ip											
movhi	r6	 #0												
movls	r6	 #1												
cmp	r0	 #4												
movls	lr	 #0												
andhi	lr	 lr	 #1											
cmp	r1	 r7												
orrcs	r6	 r6	 #1											
cmp	ip	 r1												
cmphi	r2	 r3												
and	lr	 lr	 r6											
movhi	r2	 #0												
movls	r2	 #1												
ands	r2	 lr	 r2											
beq	102390 <KeySchedule+0x3c8>													
lsr	r2	 r0	 #2											
add	lr	 r3	 #496	"; 0x1f0"										
str	r2	 [sp	 #4]											
add	ip	 r3	 #1456	"; 0x5b0"										
lsl	r2	 r2	 #2											
mov	r8	 r1												
mov	r7	 #0												
mov	r6	 r8												
ldr	r9	 [sp	 #4]											
vld4.32	{d16	d18	d20	d22}	 [r6]!									
add	r7	 r7	 #1											
sub	fp	 lr	 #496	"; 0x1f0"										
sub	sl	 lr	 #16											
cmp	r7	 r9												
sub	r9	 ip	 #496	"; 0x1f0"										
add	r8	 r8	 #64	"; 0x40"										
add	lr	 lr	 #16											
vld4.32	{d17	d19	d21	d23}	 [r6]									
sub	r6	 ip	 #16											
add	ip	 ip	 #16											
vst1.32	{d16-d17}	 [fp]												
vst1.32	{d18-d19}	 [sl]												
vst1.32	{d20-d21}	 [r9]												
vst1.32	{d22-d23}	 [r6]												
bcc	1020d0 <KeySchedule+0x108>													
cmp	r0	 r2												
beq	1021e8 <KeySchedule+0x220>													
lsl	r0	 r2	 #2											
add	r8	 r2	 #120	"; 0x78"										
add	r6	 r0	 #1											
add	r9	 r2	 #240	"; 0xf0"										
ldr	sl	 [r1	 r0	 lsl #2]										
add	ip	 r2	 #1											
add	lr	 r1	 r6	 lsl #2										
add	r7	 r2	 #360	"; 0x168"										
cmp	r4	 ip												
movw	r0	 #49204	"; 0xc034"											
str	sl	 [r3	 r2	 lsl #2]										
movt	r0	 #16												
ldr	r6	 [r1	 r6	 lsl #2]										
str	r6	 [r3	 r8	 lsl #2]										
ldr	r8	 [lr	 #4]											
str	r8	 [r3	 r9	 lsl #2]										
ldr	lr	 [lr	 #8]											
str	lr	 [r3	 r7	 lsl #2]										
ble	1021e8 <KeySchedule+0x220>													
lsl	lr	 ip	 #2											
add	r8	 ip	 #360	"; 0x168"										
add	r7	 lr	 #1											
add	sl	 r2	 #121	"; 0x79"										
ldr	fp	 [r1	 lr	 lsl #2]										
add	r9	 r2	 #241	"; 0xf1"										
add	r6	 r1	 r7	 lsl #2										
add	lr	 r2	 #2											
cmp	r4	 lr												
str	fp	 [r0	 ip	 lsl #2]										
ldr	ip	 [r1	 r7	 lsl #2]										
str	ip	 [r0	 sl	 lsl #2]										
ldr	r7	 [r6	 #4]											
str	r7	 [r0	 r9	 lsl #2]										
ldr	ip	 [r6	 #8]											
str	ip	 [r0	 r8	 lsl #2]										
ble	1021e8 <KeySchedule+0x220>													
lsl	ip	 lr	 #2											
add	r8	 r2	 #122	"; 0x7a"										
add	r6	 ip	 #1											
add	r2	 r2	 #242	"; 0xf2"										
ldr	r9	 [r1	 ip	 lsl #2]										
add	r7	 lr	 #360	"; 0x168"										
add	ip	 r1	 r6	 lsl #2										
str	r9	 [r0	 lr	 lsl #2]										
ldr	r1	 [r1	 r6	 lsl #2]										
str	r1	 [r0	 r8	 lsl #2]										
ldr	r1	 [ip	 #4]											
str	r1	 [r0	 r2	 lsl #2]										
ldr	r2	 [ip	 #8]											
str	r2	 [r0	 r7	 lsl #2]										
movw	r7	 #49204	"; 0xc034"											
movw	r2	 #16944	"; 0x4230"											
add	r6	 r3	 r4	 lsl #2										
movt	r2	 #16												
movt	r7	 #16												
str	r2	 [sp	 #4]											
add	sl	 sp	 #20											
mov	r8	 r4												
b	102280 <KeySchedule+0x2b8>													
ldr	r9	 [r6	 #-4]											
cmp	r4	 #6												
ldr	fp	 [r6	 #476]	"; 0x1dc"										
ldr	r2	 [r6	 #956]	"; 0x3bc"										
ldr	r0	 [r6	 #1436]	"; 0x59c"										
str	r9	 [sp	 #8]											
str	fp	 [sp	 #12]											
str	r2	 [sp	 #16]											
str	r0	 [sp	 #20]											
ble	10223c <KeySchedule+0x274>													
cmp	r1	 #4												
beq	102358 <KeySchedule+0x390>													
ldr	r1	 [r7]												
add	r8	 r8	 #1											
cmp	r8	 r5												
add	r7	 r7	 #4											
eor	r9	 r9	 r1											
str	r9	 [r6]												
ldr	r1	 [r7	 #476]	"; 0x1dc"										
add	r6	 r6	 #4											
eor	r3	 fp	 r1											
str	r3	 [r6	 #476]	"; 0x1dc"										
ldr	r3	 [r7	 #956]	"; 0x3bc"										
eor	r2	 r2	 r3											
str	r2	 [r6	 #956]	"; 0x3bc"										
ldr	r3	 [r7	 #1436]	"; 0x59c"										
eor	r0	 r0	 r3											
str	r0	 [r6	 #1436]	"; 0x59c"										
beq	102384 <KeySchedule+0x3bc>													
mov	r0	 r8												
mov	r1	 r4												
bl	103534 <__aeabi_idivmod>													
cmp	r1	 #0												
bne	10220c <KeySchedule+0x244>													
ldr	r0	 [r6	 #476]	"; 0x1dc"										
bl	100f14 <SubByte>													
mov	r1	 r4												
mov	r9	 r0												
mov	r0	 r8												
bl	103314 <__aeabi_idiv>													
ldr	r2	 [sp	 #4]											
sub	r3	 r0	 #1											
ldr	r0	 [r6	 #956]	"; 0x3bc"										
ldr	r3	 [r2	 r3	 lsl #2]										
eor	r9	 r9	 r3											
str	r9	 [sp	 #8]											
bl	100f14 <SubByte>													
mov	fp	 r0												
ldr	r0	 [r6	 #1436]	"; 0x59c"										
str	fp	 [sp	 #12]											
bl	100f14 <SubByte>													
mov	r2	 r0												
ldr	r0	 [r6	 #-4]											
str	r2	 [sp	 #16]											
str	r2	 [sp]												
bl	100f14 <SubByte>													
ldr	r2	 [sp]												
str	r0	 [sp	 #20]											
b	10223c <KeySchedule+0x274>													
movw	r3	 #62656	"; 0xf4c0"											
movt	r3	 #1												
cmp	r0	 r3												
beq	102414 <KeySchedule+0x44c>													
ble	1023ec <KeySchedule+0x424>													
mov	r3	 #62720	"; 0xf500"											
movt	r3	 #1												
cmp	r0	 r3												
beq	10234c <KeySchedule+0x384>													
movw	r3	 #61056	"; 0xee80"											
movt	r3	 #2												
cmp	r0	 r3												
moveq	r5	 #52	"; 0x34"											
moveq	r4	 #6												
beq	102020 <KeySchedule+0x58>													
mvn	r0	 #0												
add	sp	 sp	 #28											
pop	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp	 pc}					
mov	r5	 #90	"; 0x5a"											
mov	r4	 #8												
b	102020 <KeySchedule+0x58>													
mov	r5	 #120	"; 0x78"											
mov	r4	 #4												
b	102020 <KeySchedule+0x58>													
add	r9	 sp	 #4											
ldr	r0	 [r9	 #4]											
bl	100f14 <SubByte>													
str	r0	 [r9	 #4]!											
cmp	r9	 sl												
bne	10235c <KeySchedule+0x394>													
ldr	r9	 [sp	 #8]											
ldr	fp	 [sp	 #12]											
ldr	r2	 [sp	 #16]											
ldr	r0	 [sp	 #20]											
b	10223c <KeySchedule+0x274>													
mov	r0	 #0												
add	sp	 sp	 #28											
pop	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp	 pc}					
mov	r0	 r2												
mov	r2	 r3												
ldr	ip	 [r1]												
add	r0	 r0	 #1											
cmp	r4	 r0												
add	r1	 r1	 #16											
add	r2	 r2	 #4											
str	ip	 [r2	 #-4]											
ldr	ip	 [r1	 #-12]											
str	ip	 [r2	 #476]	"; 0x1dc"										
ldr	ip	 [r1	 #-8]											
str	ip	 [r2	 #956]	"; 0x3bc"										
ldr	ip	 [r1	 #-4]											
str	ip	 [r2	 #1436]	"; 0x59c"										
bgt	102398 <KeySchedule+0x3d0>													
b	1021e8 <KeySchedule+0x220>													
mov	r3	 #61184	"; 0xef00"											
movt	r3	 #2												
cmp	r0	 r3												
moveq	r5	 #120	"; 0x78"											
moveq	r4	 #6												
beq	102020 <KeySchedule+0x58>													
b	102334 <KeySchedule+0x36c>													
movw	r3	 #62592	"; 0xf480"											
movt	r3	 #1												
cmp	r0	 r3												
moveq	r5	 #44	"; 0x2c"											
moveq	r4	 #4												
beq	102020 <KeySchedule+0x58>													
b	102334 <KeySchedule+0x36c>													
mov	r5	 #60	"; 0x3c"											
mov	r4	 #8												
b	102020 <KeySchedule+0x58>													
mov	r5	 #78	"; 0x4e"											
mov	r4	 #4												
b	102020 <KeySchedule+0x58>													
mov	r5	 #78	"; 0x4e"											
mov	r4	 #6												
b	102020 <KeySchedule+0x58>													
		"; <UNDEFINED> instruction: 0x0010c3f4"												
bx	lr													
push	{r3	 lr}												
bl	102c8c <Xil_DCacheDisable>													
pop	{r3	 lr}												
b	102ca8 <Xil_ICacheDisable>													
bx	lr													
bx	lr													
push	{r3	 lr}												
bl	102c8c <Xil_DCacheDisable>													
pop	{r3	 lr}												
b	102ca8 <Xil_ICacheDisable>													
push	{r3	 lr}												
movw	r3	 #17076	"; 0x42b4"											
movt	r3	 #16												
ldr	r2	 [r3	 #48]	"; 0x30"										
ldr	r0	 [r3	 #52]	"; 0x34"										
blx	r2													
pop	{r3	 pc}												
push	{r3	 lr}												
movw	r3	 #17076	"; 0x42b4"											
movt	r3	 #16												
ldr	r2	 [r3	 #40]	"; 0x28"										
ldr	r0	 [r3	 #44]	"; 0x2c"										
blx	r2													
pop	{r3	 pc}												
push	{r3	 lr}												
movw	r3	 #17076	"; 0x42b4"											
movt	r3	 #16												
ldr	r2	 [r3	 #16]											
ldr	r0	 [r3	 #20]											
blx	r2													
pop	{r3	 pc}												
push	{r3	 lr}												
movw	r3	 #17076	"; 0x42b4"											
movt	r3	 #16												
ldr	r2	 [r3	 #32]											
ldr	r0	 [r3	 #36]	"; 0x24"										
blx	r2													
pop	{r3	 pc}												
push	{r3	 lr}												
movw	r3	 #17076	"; 0x42b4"											
movt	r3	 #16												
ldr	r2	 [r3	 #24]											
ldr	r0	 [r3	 #28]											
blx	r2													
pop	{r3	 pc}												
andseq	ip	 r0	 ip											
andseq	ip	 r0	 ip											
andseq	ip	 r0	 ip											
		"; <UNDEFINED> instruction: 0x0010c7b4"												
andseq	r0	 r1	 r0	 asr #15										
bl	1030c8 <__cpu_init>													
mov	r0	 #0												
ldr	r1	 [pc	 #-36]	"; 1024e8 <PrefetchAbortInterrupt+0x1c>"										
ldr	r2	 [pc	 #-36]	"; 1024ec <PrefetchAbortInterrupt+0x20>"										
cmp	r1	 r2												
bge	10251c <_start+0x20>													
str	r0	 [r1]	 #4											
b	10250c <_start+0x10>													
ldr	r1	 [pc	 #-52]	"; 1024f0 <PrefetchAbortInterrupt+0x24>"										
ldr	r2	 [pc	 #-52]	"; 1024f4 <PrefetchAbortInterrupt+0x28>"										
cmp	r1	 r2												
bge	102534 <_start+0x38>													
str	r0	 [r1]	 #4											
b	102524 <_start+0x28>													
ldr	sp	 [pc	 #-68]	"; 1024f8 <PrefetchAbortInterrupt+0x2c>"										
mov	r0	 #0												
mov	r1	 #0												
bl	103028 <XTime_SetTime>													
bl	1035cc <__libc_init_array>													
mov	r0	 #0												
mov	r1	 #0												
bl	1038b8 <main>													
bl	10358c <__libc_fini_array>													
bl	103558 <exit>													
b	10255c <_start+0x60>													
push	{r3	 r4	 r5	 lr}										
mov	r5	 r0												
mrs	r4	 CPSR												
orr	r3	 r4	 #192	"; 0xc0"										
msr	CPSR_fc	 r3												
movw	r0	 #10096	"; 0x2770"											
mov	r1	 r5												
movt	r0	 #63728	"; 0xf8f0"											
bl	102f90 <Xil_Out32>													
dsb	sy													
mov	r3	 #0												
mcr	15	2	 r3	 cr0	 cr0	 {0}								
bic	r5	 r5	 #31											
mcr	15	0	 r5	 cr7	 cr6	 {1}								
dsb	sy													
msr	CPSR_fc	 r4												
pop	{r3	 r4	 r5	 pc}										
mrs	r2	 CPSR												
orr	r3	 r2	 #192	"; 0xc0"										
msr	CPSR_fc	 r3												
cmp	r1	 #0												
beq	1025e8 <Xil_DCacheFlushRange+0x44>													
add	r1	 r1	 r0											
bic	r0	 r0	 #31											
cmp	r1	 r0												
bls	1025e8 <Xil_DCacheFlushRange+0x44>													
mov	r3	 #8192	"; 0x2000"											
movt	r3	 #63728	"; 0xf8f0"											
mcr	15	0	 r0	 cr7	 cr14	 {1}								
str	r0	 [r3	 #2032]	"; 0x7f0"										
dsb	sy													
add	r0	 r0	 #32											
cmp	r1	 r0												
bhi	1025d0 <Xil_DCacheFlushRange+0x2c>													
dsb	sy													
msr	CPSR_fc	 r2												
bx	lr													
push	{r4	 lr}												
mov	r1	 r0												
mrs	r4	 CPSR												
orr	r3	 r4	 #192	"; 0xc0"										
msr	CPSR_fc	 r3												
mov	r3	 #0												
mcr	15	2	 r3	 cr0	 cr0	 {0}								
bic	r3	 r0	 #31											
mcr	15	0	 r3	 cr7	 cr10	 {1}								
dsb	sy													
movw	r0	 #10160	"; 0x27b0"											
movt	r0	 #63728	"; 0xf8f0"											
bl	102f90 <Xil_Out32>													
dsb	sy													
msr	CPSR_fc	 r4												
pop	{r4	 pc}												
push	{r3	 r4	 r5	 lr}										
mov	r5	 r0												
mrs	r4	 CPSR												
orr	r3	 r4	 #192	"; 0xc0"										
msr	CPSR_fc	 r3												
movw	r0	 #10096	"; 0x2770"											
mov	r1	 r5												
movt	r0	 #63728	"; 0xf8f0"											
bl	102f90 <Xil_Out32>													
dsb	sy													
mov	r3	 #1												
mcr	15	2	 r3	 cr0	 cr0	 {0}								
bic	r5	 r5	 #31											
mcr	15	0	 r5	 cr7	 cr5	 {1}								
dsb	sy													
msr	CPSR_fc	 r4												
pop	{r3	 r4	 r5	 pc}										
mrs	r2	 CPSR												
orr	r3	 r2	 #192	"; 0xc0"										
msr	CPSR_fc	 r3												
cmp	r1	 #0												
beq	1026c4 <Xil_ICacheInvalidateRange+0x4c>													
add	r1	 r1	 r0											
mov	r3	 #1												
bic	r0	 r0	 #31											
mcr	15	2	 r3	 cr0	 cr0	 {0}								
cmp	r1	 r0												
bls	1026c4 <Xil_ICacheInvalidateRange+0x4c>													
mov	r3	 #8192	"; 0x2000"											
movt	r3	 #63728	"; 0xf8f0"											
str	r0	 [r3	 #1904]	"; 0x770"										
dsb	sy													
mcr	15	0	 r0	 cr7	 cr5	 {1}								
add	r0	 r0	 #32											
cmp	r1	 r0												
bhi	1026ac <Xil_ICacheInvalidateRange+0x34>													
dsb	sy													
msr	CPSR_fc	 r2												
bx	lr													
push	{r4	 r5	 r6	 r7	 r8	 lr}								
mrs	r8	 CPSR												
orr	r3	 r8	 #192	"; 0xc0"										
msr	CPSR_fc	 r3												
movw	r0	 #59328	"; 0xe7c0"											
movw	r1	 #1984	"; 0x7c0"											
movt	r0	 #16												
movt	r1	 #17												
rsb	r1	 r0	 r1											
bl	1025a4 <Xil_DCacheFlushRange>													
mov	r3	 #0												
mcr	15	2	 r3	 cr0	 cr0	 {0}								
mrc	15	1	 r4	 cr0	 cr0	 {0}								
ubfx	r0	 r4	 #13	 #9										
ubfx	r7	 r4	 #3	 #7										
add	r0	 r0	 #1											
add	r7	 r7	 #1											
mov	r5	 #1												
mov	r6	 #0												
lsl	r0	 r0	 #7											
mov	r1	 r7												
bl	103108 <__aeabi_uidiv>													
and	r3	 r4	 #7											
add	r3	 r3	 #4											
lsl	r5	 r5	 r3											
lsr	r0	 r0	 r3											
cmp	r0	 #0												
lsl	r4	 r6	 #30											
beq	102764 <Xil_L1DCacheInvalidate+0x94>													
mov	r3	 #0												
mov	r2	 r3												
orr	ip	 r2	 r4											
mcr	15	0	 ip	 cr7	 cr6	 {2}								
add	r3	 r3	 #1											
add	r2	 r2	 r5											
cmp	r3	 r0												
bne	10274c <Xil_L1DCacheInvalidate+0x7c>													
add	r6	 r6	 #1											
cmp	r7	 r6												
bhi	102738 <Xil_L1DCacheInvalidate+0x68>													
dsb	sy													
msr	CPSR_fc	 r8												
pop	{r4	 r5	 r6	 r7	 r8	 pc}								
push	{r4	 lr}												
mrc	15	0	 r4	 cr1	 cr0	 {0}								
tst	r4	 #4												
popne	{r4	 pc}												
bl	1026d0 <Xil_L1DCacheInvalidate>													
orr	r4	 r4	 #4											
mcr	15	0	 r4	 cr1	 cr0	 {0}								
pop	{r4	 pc}												
mov	r3	 #0												
mcr	15	2	 r3	 cr0	 cr0	 {0}								
bic	r0	 r0	 #31											
mcr	15	0	 r0	 cr7	 cr6	 {1}								
dsb	sy													
bx	lr													
mrs	r3	 CPSR												
orr	r2	 r3	 #192	"; 0xc0"										
msr	CPSR_fc	 r2												
cmp	r1	 #0												
beq	1027f0 <Xil_L1DCacheInvalidateRange+0x3c>													
add	r1	 r1	 r0											
mov	r2	 #0												
bic	r0	 r0	 #31											
mcr	15	2	 r2	 cr0	 cr0	 {0}								
cmp	r1	 r0												
bls	1027f0 <Xil_L1DCacheInvalidateRange+0x3c>													
mcr	15	0	 r0	 cr7	 cr6	 {1}								
add	r0	 r0	 #32											
cmp	r1	 r0												
bhi	1027e0 <Xil_L1DCacheInvalidateRange+0x2c>													
dsb	sy													
msr	CPSR_fc	 r3												
bx	lr													
push	{r4	 r5	 r6	 r7	 r8	 lr}								
mrs	r8	 CPSR												
orr	r3	 r8	 #192	"; 0xc0"										
msr	CPSR_fc	 r3												
mov	r3	 #0												
mcr	15	2	 r3	 cr0	 cr0	 {0}								
mrc	15	1	 r4	 cr0	 cr0	 {0}								
ubfx	r0	 r4	 #13	 #9										
ubfx	r7	 r4	 #3	 #7										
add	r0	 r0	 #1											
add	r7	 r7	 #1											
mov	r5	 #1												
mov	r6	 #0												
lsl	r0	 r0	 #7											
mov	r1	 r7												
bl	103108 <__aeabi_uidiv>													
and	r3	 r4	 #7											
add	r3	 r3	 #4											
lsl	r5	 r5	 r3											
lsr	r0	 r0	 r3											
cmp	r0	 #0												
lsl	r4	 r6	 #30											
beq	102878 <Xil_L1DCacheFlush+0x7c>													
mov	r3	 #0												
mov	r2	 r3												
orr	ip	 r2	 r4											
mcr	15	0	 ip	 cr7	 cr14	 {2}								
add	r3	 r3	 #1											
add	r2	 r2	 r5											
cmp	r3	 r0												
bne	102860 <Xil_L1DCacheFlush+0x64>													
add	r6	 r6	 #1											
cmp	r7	 r6												
bhi	10284c <Xil_L1DCacheFlush+0x50>													
dsb	sy													
msr	CPSR_fc	 r8												
pop	{r4	 r5	 r6	 r7	 r8	 pc}								
push	{r3	 lr}												
bl	1027fc <Xil_L1DCacheFlush>													
mrc	15	0	 r3	 cr1	 cr0	 {0}								
bic	r3	 r3	 #4											
mcr	15	0	 r3	 cr1	 cr0	 {0}								
pop	{r3	 pc}												
mov	r3	 #0												
mcr	15	2	 r3	 cr0	 cr0	 {0}								
bic	r0	 r0	 #31											
mcr	15	0	 r0	 cr7	 cr14	 {1}								
dsb	sy													
bx	lr													
mrs	r3	 CPSR												
orr	r2	 r3	 #192	"; 0xc0"										
msr	CPSR_fc	 r2												
cmp	r1	 #0												
beq	1028fc <Xil_L1DCacheFlushRange+0x3c>													
add	r1	 r1	 r0											
mov	r2	 #0												
bic	r0	 r0	 #31											
mcr	15	2	 r2	 cr0	 cr0	 {0}								
cmp	r1	 r0												
bls	1028fc <Xil_L1DCacheFlushRange+0x3c>													
mcr	15	0	 r0	 cr7	 cr14	 {1}								
add	r0	 r0	 #32											
cmp	r1	 r0												
bhi	1028ec <Xil_L1DCacheFlushRange+0x2c>													
dsb	sy													
msr	CPSR_fc	 r3												
bx	lr													
mov	r3	 #0												
mcr	15	2	 r3	 cr0	 cr0	 {0}								
bic	r0	 r0	 #31											
mcr	15	0	 r0	 cr7	 cr10	 {1}								
dsb	sy													
bx	lr													
mrc	15	0	 r3	 cr1	 cr0	 {0}								
ands	r2	 r3	 #4096	"; 0x1000"										
bxne	lr													
mcr	15	0	 r2	 cr7	 cr5	 {0}								
orr	r3	 r3	 #4096	"; 0x1000"										
mcr	15	0	 r3	 cr1	 cr0	 {0}								
bx	lr													
dsb	sy													
mov	r3	 #0												
mcr	15	0	 r3	 cr7	 cr5	 {0}								
mrc	15	0	 r3	 cr1	 cr0	 {0}								
bic	r3	 r3	 #4096	"; 0x1000"										
mcr	15	0	 r3	 cr1	 cr0	 {0}								
bx	lr													
mov	r3	 #1												
mcr	15	2	 r3	 cr0	 cr0	 {0}								
mov	r3	 #0												
mcr	15	0	 r3	 cr7	 cr5	 {0}								
dsb	sy													
bx	lr													
mov	r3	 #1												
mcr	15	2	 r3	 cr0	 cr0	 {0}								
bic	r0	 r0	 #31											
mcr	15	0	 r0	 cr7	 cr5	 {1}								
dsb	sy													
bx	lr													
mrs	r3	 CPSR												
orr	r2	 r3	 #192	"; 0xc0"										
msr	CPSR_fc	 r2												
cmp	r1	 #0												
beq	1029c4 <Xil_L1ICacheInvalidateRange+0x3c>													
add	r1	 r1	 r0											
mov	r2	 #1												
bic	r0	 r0	 #31											
mcr	15	2	 r2	 cr0	 cr0	 {0}								
cmp	r1	 r0												
bls	1029c4 <Xil_L1ICacheInvalidateRange+0x3c>													
mcr	15	0	 r0	 cr7	 cr5	 {1}								
add	r0	 r0	 #32											
cmp	r1	 r0												
bhi	1029b4 <Xil_L1ICacheInvalidateRange+0x2c>													
dsb	sy													
msr	CPSR_fc	 r3												
bx	lr													
movw	r0	 #10108	"; 0x277c"											
movw	r1	 #65535	"; 0xffff"											
push	{r3	 lr}												
movt	r0	 #63728	"; 0xf8f0"											
bl	102f90 <Xil_Out32>													
movw	r0	 #10108	"; 0x277c"											
movt	r0	 #63728	"; 0xf8f0"											
bl	102f78 <Xil_In32>													
uxth	r1	 r0												
cmp	r1	 #0												
bne	1029e4 <Xil_L2CacheInvalidate+0x14>													
mov	r0	 #10048	"; 0x2740"											
movt	r0	 #63728	"; 0xf8f0"											
bl	102f90 <Xil_Out32>													
dsb	sy													
pop	{r3	 pc}												
push	{r4	 lr}												
mrs	r4	 CPSR												
orr	r3	 r4	 #192	"; 0xc0"										
msr	CPSR_fc	 r3												
bl	1029d0 <Xil_L2CacheInvalidate>													
bl	1026d0 <Xil_L1DCacheInvalidate>													
msr	CPSR_fc	 r4												
pop	{r4	 pc}												
push	{r4	 lr}												
mrs	r4	 CPSR												
orr	r3	 r4	 #192	"; 0xc0"										
msr	CPSR_fc	 r3												
bl	1029d0 <Xil_L2CacheInvalidate>													
mov	r3	 #1												
mcr	15	2	 r3	 cr0	 cr0	 {0}								
mov	r3	 #0												
mcr	15	0	 r3	 cr7	 cr5	 {0}								
dsb	sy													
msr	CPSR_fc	 r4												
pop	{r4	 pc}												
push	{r4	 lr}												
mov	r0	 #8448	"; 0x2100"											
movt	r0	 #63728	"; 0xf8f0"											
bl	102f78 <Xil_In32>													
ands	r4	 r0	 #1											
popne	{r4	 pc}												
movw	r0	 #8452	"; 0x2104"											
movt	r0	 #63728	"; 0xf8f0"											
bl	102f78 <Xil_In32>													
bic	r1	 r0	 #917504	"; 0xe0000"										
movw	r0	 #8452	"; 0x2104"											
orr	r1	 r1	 #1912602624	"; 0x72000000"										
movt	r0	 #63728	"; 0xf8f0"											
orr	r1	 r1	 #3538944	"; 0x360000"										
bl	102f90 <Xil_Out32>													
movw	r1	 #273	"; 0x111"											
movw	r0	 #8456	"; 0x2108"											
movt	r0	 #63728	"; 0xf8f0"											
bl	102f90 <Xil_Out32>													
movw	r1	 #289	"; 0x121"											
movw	r0	 #8460	"; 0x210c"											
movt	r0	 #63728	"; 0xf8f0"											
bl	102f90 <Xil_Out32>													
movw	r0	 #8732	"; 0x221c"											
movt	r0	 #63728	"; 0xf8f0"											
bl	102f78 <Xil_In32>													
mov	r1	 r0												
movw	r0	 #8736	"; 0x2220"											
movt	r0	 #63728	"; 0xf8f0"											
bl	102f90 <Xil_Out32>													
bl	1029d0 <Xil_L2CacheInvalidate>													
mov	r0	 #8448	"; 0x2100"											
movt	r0	 #63728	"; 0xf8f0"											
bl	102f78 <Xil_In32>													
orr	r1	 r0	 #1											
mov	r0	 #8448	"; 0x2100"											
movt	r0	 #63728	"; 0xf8f0"											
bl	102f90 <Xil_Out32>													
mov	r1	 r4												
mov	r0	 #10048	"; 0x2740"											
movt	r0	 #63728	"; 0xf8f0"											
bl	102f90 <Xil_Out32>													
dsb	sy													
pop	{r4	 pc}												
push	{r3	 lr}												
bl	10277c <Xil_L1DCacheEnable>													
pop	{r3	 lr}												
b	102a60 <Xil_L2CacheEnable>													
mrc	15	0	 r3	 cr1	 cr0	 {0}								
ands	r2	 r3	 #4096	"; 0x1000"										
bne	102b38 <Xil_ICacheEnable+0x18>													
mcr	15	0	 r2	 cr7	 cr5	 {0}								
orr	r3	 r3	 #4096	"; 0x1000"										
mcr	15	0	 r3	 cr1	 cr0	 {0}								
b	102a60 <Xil_L2CacheEnable>													
mov	r1	 r0												
movw	r0	 #10096	"; 0x2770"											
push	{r3	 lr}												
movt	r0	 #63728	"; 0xf8f0"											
bl	102f90 <Xil_Out32>													
dsb	sy													
pop	{r3	 pc}												
push	{r4	 r5	 r6	 lr}										
mrs	r6	 CPSR												
orr	r3	 r6	 #192	"; 0xc0"										
msr	CPSR_fc	 r3												
cmp	r1	 #0												
bne	102b7c <Xil_L2CacheInvalidateRange+0x24>													
dsb	sy													
msr	CPSR_fc	 r6												
pop	{r4	 r5	 r6	 pc}										
add	r5	 r1	 r0											
bic	r4	 r0	 #31											
mov	r1	 #3												
mov	r0	 #12096	"; 0x2f40"											
movt	r0	 #63728	"; 0xf8f0"											
bl	102f90 <Xil_Out32>													
cmp	r5	 r4												
movhi	r3	 #8192	"; 0x2000"											
movthi	r3	 #63728	"; 0xf8f0"											
bls	102bb4 <Xil_L2CacheInvalidateRange+0x5c>													
str	r4	 [r3	 #1904]	"; 0x770"										
add	r4	 r4	 #32											
cmp	r5	 r4												
bhi	102ba4 <Xil_L2CacheInvalidateRange+0x4c>													
mov	r0	 #12096	"; 0x2f40"											
mov	r1	 #0												
movt	r0	 #63728	"; 0xf8f0"											
bl	102f90 <Xil_Out32>													
b	102b70 <Xil_L2CacheInvalidateRange+0x18>													
mov	r1	 #3												
mov	r0	 #12096	"; 0x2f40"											
push	{r4	 lr}												
movt	r0	 #63728	"; 0xf8f0"											
bl	102f90 <Xil_Out32>													
movw	r0	 #10236	"; 0x27fc"											
movw	r1	 #65535	"; 0xffff"											
movt	r0	 #63728	"; 0xf8f0"											
bl	102f90 <Xil_Out32>													
movw	r0	 #10236	"; 0x27fc"											
movt	r0	 #63728	"; 0xf8f0"											
bl	102f78 <Xil_In32>													
uxth	r4	 r0												
cmp	r4	 #0												
bne	102bec <Xil_L2CacheFlush+0x24>													
mov	r1	 r4												
mov	r0	 #10048	"; 0x2740"											
movt	r0	 #63728	"; 0xf8f0"											
bl	102f90 <Xil_Out32>													
mov	r1	 r4												
mov	r0	 #12096	"; 0x2f40"											
movt	r0	 #63728	"; 0xf8f0"											
bl	102f90 <Xil_Out32>													
dsb	sy													
pop	{r4	 pc}												
push	{r4	 lr}												
mrs	r4	 CPSR												
orr	r3	 r4	 #192	"; 0xc0"										
msr	CPSR_fc	 r3												
bl	1027fc <Xil_L1DCacheFlush>													
bl	102bc8 <Xil_L2CacheFlush>													
msr	CPSR_fc	 r4												
pop	{r4	 pc}												
push	{r3	 lr}												
mov	r0	 #8448	"; 0x2100"											
movt	r0	 #63728	"; 0xf8f0"											
bl	102f78 <Xil_In32>													
tst	r0	 #1												
popeq	{r3	 pc}												
bl	102bc8 <Xil_L2CacheFlush>													
mov	r0	 #8448	"; 0x2100"											
movt	r0	 #63728	"; 0xf8f0"											
bl	102f78 <Xil_In32>													
bic	r1	 r0	 #1											
mov	r0	 #8448	"; 0x2100"											
movt	r0	 #63728	"; 0xf8f0"											
bl	102f90 <Xil_Out32>													
dsb	sy													
pop	{r3	 pc}												
push	{r3	 lr}												
bl	102c4c <Xil_L2CacheDisable>													
bl	1027fc <Xil_L1DCacheFlush>													
mrc	15	0	 r3	 cr1	 cr0	 {0}								
bic	r3	 r3	 #4											
mcr	15	0	 r3	 cr1	 cr0	 {0}								
pop	{r3	 pc}												
push	{r3	 lr}												
bl	102c4c <Xil_L2CacheDisable>													
dsb	sy													
mov	r3	 #0												
mcr	15	0	 r3	 cr7	 cr5	 {0}								
mrc	15	0	 r3	 cr1	 cr0	 {0}								
bic	r3	 r3	 #4096	"; 0x1000"										
mcr	15	0	 r3	 cr1	 cr0	 {0}								
pop	{r3	 pc}												
push	{r4	 lr}												
mov	r4	 r0												
mov	r1	 r4												
movw	r0	 #10160	"; 0x27b0"											
movt	r0	 #63728	"; 0xf8f0"											
bl	102f90 <Xil_Out32>													
mov	r1	 r4												
movw	r0	 #10096	"; 0x2770"											
movt	r0	 #63728	"; 0xf8f0"											
bl	102f90 <Xil_Out32>													
dsb	sy													
pop	{r4	 pc}												
push	{r3	 r4	 r5	 r6	 r7	 lr}								
mov	r4	 r0												
mrs	r6	 CPSR												
orr	r3	 r6	 #192	"; 0xc0"										
msr	CPSR_fc	 r3												
cmp	r1	 #0												
beq	102d5c <Xil_DCacheInvalidateRange+0x60>													
add	r5	 r0	 r1											
mov	r3	 #0												
mcr	15	2	 r3	 cr0	 cr0	 {0}								
tst	r0	 #31												
bne	102db8 <Xil_DCacheInvalidateRange+0xbc>													
tst	r5	 #31												
bne	102d68 <Xil_DCacheInvalidateRange+0x6c>													
cmp	r4	 r5												
bcs	102d5c <Xil_DCacheInvalidateRange+0x60>													
mov	r3	 #8192	"; 0x2000"											
movt	r3	 #63728	"; 0xf8f0"											
str	r4	 [r3	 #1904]	"; 0x770"										
dsb	sy													
mcr	15	0	 r4	 cr7	 cr6	 {1}								
add	r4	 r4	 #32											
cmp	r4	 r5												
bcc	102d44 <Xil_DCacheInvalidateRange+0x48>													
dsb	sy													
msr	CPSR_fc	 r6												
pop	{r3	 r4	 r5	 r6	 r7	 pc}								
bic	r5	 r5	 #31											
mov	r3	 #0												
mcr	15	2	 r3	 cr0	 cr0	 {0}								
mcr	15	0	 r5	 cr7	 cr14	 {1}								
dsb	sy													
mov	r1	 #3												
mov	r0	 #12096	"; 0x2f40"											
movt	r0	 #63728	"; 0xf8f0"											
bl	102f90 <Xil_Out32>													
mov	r0	 r5												
bl	102ccc <Xil_L2CacheFlushLine>													
mov	r1	 #0												
mov	r0	 #12096	"; 0x2f40"											
movt	r0	 #63728	"; 0xf8f0"											
bl	102f90 <Xil_Out32>													
mov	r0	 #10048	"; 0x2740"											
mov	r1	 #0												
movt	r0	 #63728	"; 0xf8f0"											
bl	102f90 <Xil_Out32>													
b	102d34 <Xil_DCacheInvalidateRange+0x38>													
bic	r7	 r0	 #31											
mcr	15	2	 r3	 cr0	 cr0	 {0}								
mcr	15	0	 r7	 cr7	 cr14	 {1}								
dsb	sy													
mov	r1	 #3												
mov	r0	 #12096	"; 0x2f40"											
movt	r0	 #63728	"; 0xf8f0"											
add	r4	 r7	 #32											
bl	102f90 <Xil_Out32>													
mov	r0	 r7												
bl	102ccc <Xil_L2CacheFlushLine>													
mov	r1	 #0												
mov	r0	 #12096	"; 0x2f40"											
movt	r0	 #63728	"; 0xf8f0"											
bl	102f90 <Xil_Out32>													
mov	r0	 #10048	"; 0x2740"											
mov	r1	 #0												
movt	r0	 #63728	"; 0xf8f0"											
bl	102f90 <Xil_Out32>													
tst	r5	 #31												
beq	102d34 <Xil_DCacheInvalidateRange+0x38>													
b	102d68 <Xil_DCacheInvalidateRange+0x6c>													
push	{r4	 r5	 r6	 lr}										
mov	r6	 r0												
mrs	r5	 CPSR												
orr	r3	 r5	 #192	"; 0xc0"										
msr	CPSR_fc	 r3												
mov	r3	 #0												
mcr	15	2	 r3	 cr0	 cr0	 {0}								
bic	r3	 r0	 #31											
mcr	15	0	 r3	 cr7	 cr14	 {1}								
dsb	sy													
mov	r4	 #12096	"; 0x2f40"											
movt	r4	 #63728	"; 0xf8f0"											
mov	r1	 #3												
mov	r0	 r4												
bl	102f90 <Xil_Out32>													
mov	r0	 r6												
bl	102ccc <Xil_L2CacheFlushLine>													
mov	r0	 r4												
mov	r1	 #0												
bl	102f90 <Xil_Out32>													
mov	r1	 #0												
mov	r0	 #10048	"; 0x2740"											
movt	r0	 #63728	"; 0xf8f0"											
bl	102f90 <Xil_Out32>													
msr	CPSR_fc	 r5												
pop	{r4	 r5	 r6	 pc}										
push	{r3	 r4	 r5	 r6	 r7	 lr}								
mrs	r7	 CPSR												
orr	r3	 r7	 #192	"; 0xc0"										
msr	CPSR_fc	 r3												
cmp	r1	 #0												
bne	102e9c <Xil_L2CacheFlushRange+0x24>													
dsb	sy													
msr	CPSR_fc	 r7												
pop	{r3	 r4	 r5	 r6	 r7	 pc}								
add	r5	 r1	 r0											
bic	r4	 r0	 #31											
mov	r1	 #3												
mov	r0	 #12096	"; 0x2f40"											
movt	r0	 #63728	"; 0xf8f0"											
bl	102f90 <Xil_Out32>													
cmp	r5	 r4												
movhi	r6	 #8192	"; 0x2000"											
movthi	r6	 #63728	"; 0xf8f0"											
bls	102ee4 <Xil_L2CacheFlushRange+0x6c>													
str	r4	 [r6	 #2032]	"; 0x7f0"										
mov	r0	 #10048	"; 0x2740"											
add	r4	 r4	 #32											
movt	r0	 #63728	"; 0xf8f0"											
mov	r1	 #0												
bl	102f90 <Xil_Out32>													
cmp	r5	 r4												
bhi	102ec4 <Xil_L2CacheFlushRange+0x4c>													
mov	r0	 #12096	"; 0x2f40"											
mov	r1	 #0												
movt	r0	 #63728	"; 0xf8f0"											
bl	102f90 <Xil_Out32>													
b	102e90 <Xil_L2CacheFlushRange+0x18>													
mov	r1	 r0												
movw	r0	 #10160	"; 0x27b0"											
push	{r3	 lr}												
movt	r0	 #63728	"; 0xf8f0"											
bl	102f90 <Xil_Out32>													
dsb	sy													
pop	{r3	 pc}												
b	102f14 <Xil_ExceptionNullHandler>													
mrc	15	0	 r3	 cr5	 cr0	 {0}								
b	102f1c <Xil_DataAbortHandler+0x4>													
mrc	15	0	 r3	 cr5	 cr0	 {1}								
b	102f24 <Xil_PrefetchAbortHandler+0x4>													
bx	lr													
movw	r3	 #17076	"; 0x42b4"											
movt	r3	 #16												
add	ip	 r3	 r0	 lsl #3										
str	r1	 [r3	 r0	 lsl #3]										
str	r2	 [ip	 #4]											
bx	lr													
movw	r3	 #17076	"; 0x42b4"											
movt	r3	 #16												
add	r1	 r3	 r0	 lsl #3										
movw	r2	 #12052	"; 0x2f14"											
mov	ip	 #0												
movt	r2	 #16												
str	r2	 [r3	 r0	 lsl #3]										
str	ip	 [r1	 #4]											
bx	lr													
ldrb	r0	 [r0]												
bx	lr													
ldrh	r0	 [r0]												
bx	lr													
ldr	r0	 [r0]												
bx	lr													
strb	r1	 [r0]												
bx	lr													
strh	r1	 [r0]												
bx	lr													
str	r1	 [r0]												
bx	lr													
ldrh	r0	 [r0]												
rev16	r0	 r0												
uxth	r0	 r0												
bx	lr													
ldr	r2	 [r0]												
uxth	r3	 r2												
lsr	r2	 r2	 #16											
rev16	r2	 r2												
lsr	r1	 r3	 #8											
orr	r3	 r1	 r3	 lsl #8										
uxth	r0	 r2												
orr	r0	 r0	 r3	 lsl #16										
bx	lr													
rev16	r1	 r1												
strh	r1	 [r0]												
bx	lr													
uxth	r3	 r1												
lsr	r1	 r1	 #16											
rev16	r1	 r1												
lsr	r2	 r3	 #8											
orr	r3	 r2	 r3	 lsl #8										
uxth	r1	 r1												
orr	r3	 r1	 r3	 lsl #16										
str	r3	 [r0]												
bx	lr													
rev16	r0	 r0												
uxth	r0	 r0												
bx	lr													
uxth	r3	 r0												
lsr	r0	 r0	 #16											
rev16	r0	 r0												
lsr	r2	 r3	 #8											
orr	r3	 r2	 r3	 lsl #8										
uxth	r0	 r0												
orr	r0	 r0	 r3	 lsl #16										
bx	lr													
push	{r4	 r5	 r6	 lr}										
mov	r4	 #520	"; 0x208"											
movt	r4	 #63728	"; 0xf8f0"											
mov	r6	 r0												
mov	r5	 r1												
mov	r1	 #0												
mov	r0	 r4												
bl	102f90 <Xil_Out32>													
mov	r1	 r6												
mov	r0	 #512	"; 0x200"											
movt	r0	 #63728	"; 0xf8f0"											
bl	102f90 <Xil_Out32>													
mov	r1	 r5												
mov	r0	 #516	"; 0x204"											
movt	r0	 #63728	"; 0xf8f0"											
bl	102f90 <Xil_Out32>													
mov	r0	 r4												
mov	r1	 #1												
pop	{r4	 r5	 r6	 lr}										
b	102f90 <Xil_Out32>													
push	{r4	 r5	 r6	 lr}										
mov	r6	 r0												
mov	r0	 #516	"; 0x204"											
movt	r0	 #63728	"; 0xf8f0"											
bl	102f78 <Xil_In32>													
mov	r4	 r0												
mov	r0	 #512	"; 0x200"											
movt	r0	 #63728	"; 0xf8f0"											
bl	102f78 <Xil_In32>													
mov	r5	 r0												
mov	r0	 #516	"; 0x204"											
movt	r0	 #63728	"; 0xf8f0"											
bl	102f78 <Xil_In32>													
cmp	r0	 r4												
bne	103080 <XTime_GetTime+0x8>													
mov	r2	 #0												
mov	r3	 r0												
orr	r2	 r2	 r5											
strd	r2	 [r6]												
pop	{r4	 r5	 r6	 pc}										
mov	r0	 #0												
mcr	15	0	 r0	 cr5	 cr0	 {0}								
mcr	15	0	 r0	 cr5	 cr0	 {1}								
mcr	15	0	 r0	 cr6	 cr0	 {0}								
mcr	15	0	 r0	 cr6	 cr0	 {2}								
mcr	15	0	 r0	 cr9	 cr13	 {2}								
mcr	15	0	 r0	 cr13	 cr0	 {2}								
mcr	15	0	 r0	 cr13	 cr0	 {3}								
mcr	15	5	 r0	 cr15	 cr5	 {2}								
mov	r2	 #-2147483648	"; 0x80000000"											
mcr	15	0	 r2	 cr9	 cr12	 {3}								
mov	r2	 #13												
mcr	15	0	 r2	 cr9	 cr12	 {0}								
mov	r2	 #-2147483648	"; 0x80000000"											
mcr	15	0	 r2	 cr9	 cr12	 {1}								
bx	lr													
subs	r2	 r1	 #1											
bxeq	lr													
bcc	1032e8 <__aeabi_uidiv+0x1e0>													
cmp	r0	 r1												
bls	1032cc <__aeabi_uidiv+0x1c4>													
tst	r1	 r2												
beq	1032d8 <__aeabi_uidiv+0x1d0>													
clz	r3	 r0												
clz	r2	 r1												
sub	r3	 r2	 r3											
rsbs	r3	 r3	 #31											
addne	r3	 r3	 r3	 lsl #1										
mov	r2	 #0												
addne	pc	 pc	 r3	 lsl #2										
nop	{0}													
cmp	r0	 r1	 lsl #31											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #31										
cmp	r0	 r1	 lsl #30											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #30										
cmp	r0	 r1	 lsl #29											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #29										
cmp	r0	 r1	 lsl #28											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #28										
cmp	r0	 r1	 lsl #27											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #27										
cmp	r0	 r1	 lsl #26											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #26										
cmp	r0	 r1	 lsl #25											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #25										
cmp	r0	 r1	 lsl #24											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #24										
cmp	r0	 r1	 lsl #23											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #23										
cmp	r0	 r1	 lsl #22											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #22										
cmp	r0	 r1	 lsl #21											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #21										
cmp	r0	 r1	 lsl #20											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #20										
cmp	r0	 r1	 lsl #19											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #19										
cmp	r0	 r1	 lsl #18											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #18										
cmp	r0	 r1	 lsl #17											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #17										
cmp	r0	 r1	 lsl #16											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #16										
cmp	r0	 r1	 lsl #15											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #15										
cmp	r0	 r1	 lsl #14											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #14										
cmp	r0	 r1	 lsl #13											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #13										
cmp	r0	 r1	 lsl #12											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #12										
cmp	r0	 r1	 lsl #11											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #11										
cmp	r0	 r1	 lsl #10											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #10										
cmp	r0	 r1	 lsl #9											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #9										
cmp	r0	 r1	 lsl #8											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #8										
cmp	r0	 r1	 lsl #7											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #7										
cmp	r0	 r1	 lsl #6											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #6										
cmp	r0	 r1	 lsl #5											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #5										
cmp	r0	 r1	 lsl #4											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #4										
cmp	r0	 r1	 lsl #3											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #3										
cmp	r0	 r1	 lsl #2											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #2										
cmp	r0	 r1	 lsl #1											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #1										
cmp	r0	 r1												
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1											
mov	r0	 r2												
bx	lr													
moveq	r0	 #1												
movne	r0	 #0												
bx	lr													
clz	r2	 r1												
rsb	r2	 r2	 #31											
lsr	r0	 r0	 r2											
bx	lr													
cmp	r0	 #0												
mvnne	r0	 #0												
b	103554 <__aeabi_idiv0>													
cmp	r1	 #0												
beq	1032e8 <__aeabi_uidiv+0x1e0>													
push	{r0	 r1	 lr}											
bl	103108 <__aeabi_uidiv>													
pop	{r1	 r2	 lr}											
mul	r3	 r2	 r0											
sub	r1	 r1	 r3											
bx	lr													
cmp	r1	 #0												
beq	103524 <.divsi3_skip_div0_test+0x208>													
eor	ip	 r0	 r1											
rsbmi	r1	 r1	 #0											
subs	r2	 r1	 #1											
beq	1034f0 <.divsi3_skip_div0_test+0x1d4>													
movs	r3	 r0												
rsbmi	r3	 r0	 #0											
cmp	r3	 r1												
bls	1034fc <.divsi3_skip_div0_test+0x1e0>													
tst	r1	 r2												
beq	10350c <.divsi3_skip_div0_test+0x1f0>													
clz	r2	 r3												
clz	r0	 r1												
sub	r2	 r0	 r2											
rsbs	r2	 r2	 #31											
addne	r2	 r2	 r2	 lsl #1										
mov	r0	 #0												
addne	pc	 pc	 r2	 lsl #2										
nop	{0}													
cmp	r3	 r1	 lsl #31											
adc	r0	 r0	 r0											
subcs	r3	 r3	 r1	 lsl #31										
cmp	r3	 r1	 lsl #30											
adc	r0	 r0	 r0											
subcs	r3	 r3	 r1	 lsl #30										
cmp	r3	 r1	 lsl #29											
adc	r0	 r0	 r0											
subcs	r3	 r3	 r1	 lsl #29										
cmp	r3	 r1	 lsl #28											
adc	r0	 r0	 r0											
subcs	r3	 r3	 r1	 lsl #28										
cmp	r3	 r1	 lsl #27											
adc	r0	 r0	 r0											
subcs	r3	 r3	 r1	 lsl #27										
cmp	r3	 r1	 lsl #26											
adc	r0	 r0	 r0											
subcs	r3	 r3	 r1	 lsl #26										
cmp	r3	 r1	 lsl #25											
adc	r0	 r0	 r0											
subcs	r3	 r3	 r1	 lsl #25										
cmp	r3	 r1	 lsl #24											
adc	r0	 r0	 r0											
subcs	r3	 r3	 r1	 lsl #24										
cmp	r3	 r1	 lsl #23											
adc	r0	 r0	 r0											
subcs	r3	 r3	 r1	 lsl #23										
cmp	r3	 r1	 lsl #22											
adc	r0	 r0	 r0											
subcs	r3	 r3	 r1	 lsl #22										
cmp	r3	 r1	 lsl #21											
adc	r0	 r0	 r0											
subcs	r3	 r3	 r1	 lsl #21										
cmp	r3	 r1	 lsl #20											
adc	r0	 r0	 r0											
subcs	r3	 r3	 r1	 lsl #20										
cmp	r3	 r1	 lsl #19											
adc	r0	 r0	 r0											
subcs	r3	 r3	 r1	 lsl #19										
cmp	r3	 r1	 lsl #18											
adc	r0	 r0	 r0											
subcs	r3	 r3	 r1	 lsl #18										
cmp	r3	 r1	 lsl #17											
adc	r0	 r0	 r0											
subcs	r3	 r3	 r1	 lsl #17										
cmp	r3	 r1	 lsl #16											
adc	r0	 r0	 r0											
subcs	r3	 r3	 r1	 lsl #16										
cmp	r3	 r1	 lsl #15											
adc	r0	 r0	 r0											
subcs	r3	 r3	 r1	 lsl #15										
cmp	r3	 r1	 lsl #14											
adc	r0	 r0	 r0											
subcs	r3	 r3	 r1	 lsl #14										
cmp	r3	 r1	 lsl #13											
adc	r0	 r0	 r0											
subcs	r3	 r3	 r1	 lsl #13										
cmp	r3	 r1	 lsl #12											
adc	r0	 r0	 r0											
subcs	r3	 r3	 r1	 lsl #12										
cmp	r3	 r1	 lsl #11											
adc	r0	 r0	 r0											
subcs	r3	 r3	 r1	 lsl #11										
cmp	r3	 r1	 lsl #10											
adc	r0	 r0	 r0											
subcs	r3	 r3	 r1	 lsl #10										
cmp	r3	 r1	 lsl #9											
adc	r0	 r0	 r0											
subcs	r3	 r3	 r1	 lsl #9										
cmp	r3	 r1	 lsl #8											
adc	r0	 r0	 r0											
subcs	r3	 r3	 r1	 lsl #8										
cmp	r3	 r1	 lsl #7											
adc	r0	 r0	 r0											
subcs	r3	 r3	 r1	 lsl #7										
cmp	r3	 r1	 lsl #6											
adc	r0	 r0	 r0											
subcs	r3	 r3	 r1	 lsl #6										
cmp	r3	 r1	 lsl #5											
adc	r0	 r0	 r0											
subcs	r3	 r3	 r1	 lsl #5										
cmp	r3	 r1	 lsl #4											
adc	r0	 r0	 r0											
subcs	r3	 r3	 r1	 lsl #4										
cmp	r3	 r1	 lsl #3											
adc	r0	 r0	 r0											
subcs	r3	 r3	 r1	 lsl #3										
cmp	r3	 r1	 lsl #2											
adc	r0	 r0	 r0											
subcs	r3	 r3	 r1	 lsl #2										
cmp	r3	 r1	 lsl #1											
adc	r0	 r0	 r0											
subcs	r3	 r3	 r1	 lsl #1										
cmp	r3	 r1												
adc	r0	 r0	 r0											
subcs	r3	 r3	 r1											
cmp	ip	 #0												
rsbmi	r0	 r0	 #0											
bx	lr													
teq	ip	 r0												
rsbmi	r0	 r0	 #0											
bx	lr													
movcc	r0	 #0												
asreq	r0	 ip	 #31											
orreq	r0	 r0	 #1											
bx	lr													
clz	r2	 r1												
rsb	r2	 r2	 #31											
cmp	ip	 #0												
lsr	r0	 r3	 r2											
rsbmi	r0	 r0	 #0											
bx	lr													
cmp	r0	 #0												
mvngt	r0	 #-2147483648	"; 0x80000000"											
movlt	r0	 #-2147483648	"; 0x80000000"											
b	103554 <__aeabi_idiv0>													
cmp	r1	 #0												
beq	103524 <.divsi3_skip_div0_test+0x208>													
push	{r0	 r1	 lr}											
bl	10331c <.divsi3_skip_div0_test>													
pop	{r1	 r2	 lr}											
mul	r3	 r2	 r0											
sub	r1	 r1	 r3											
bx	lr													
bx	lr													
push	{r3	 lr}												
mov	r1	 #0												
mov	r4	 r0												
bl	103648 <__call_exitprocs>													
movw	r3	 #17064	"; 0x42a8"											
movt	r3	 #16												
ldr	r0	 [r3]												
ldr	r3	 [r0	 #60]	"; 0x3c"										
cmp	r3	 #0												
beq	103584 <exit+0x2c>													
blx	r3													
mov	r0	 r4												
bl	1038b4 <_exit>													
push	{r3	 r4	 r5	 lr}										
movw	r4	 #49164	"; 0xc00c"											
movw	r5	 #49160	"; 0xc008"											
movt	r4	 #16												
movt	r5	 #16												
rsb	r4	 r5	 r4											
asrs	r4	 r4	 #2											
addne	r5	 r5	 r4	 lsl #2										
beq	1035c4 <__libc_fini_array+0x38>													
sub	r4	 r4	 #1											
ldr	r3	 [r5	 #-4]!											
blx	r3													
cmp	r4	 #0												
bne	1035b0 <__libc_fini_array+0x24>													
pop	{r3	 r4	 r5	 lr}										
b	103a14 <_fini>													
push	{r4	 r5	 r6	 lr}										
movw	r6	 #49152	"; 0xc000"											
movw	r5	 #49152	"; 0xc000"											
movt	r6	 #16												
movt	r5	 #16												
rsb	r6	 r5	 r6											
asrs	r6	 r6	 #2											
subne	r5	 r5	 #4											
movne	r4	 #0												
beq	103608 <__libc_init_array+0x3c>													
add	r4	 r4	 #1											
ldr	r3	 [r5	 #4]!											
blx	r3													
cmp	r6	 r4												
bne	1035f4 <__libc_init_array+0x28>													
movw	r6	 #49160	"; 0xc008"											
movw	r5	 #49152	"; 0xc000"											
movt	r6	 #16												
movt	r5	 #16												
rsb	r6	 r5	 r6											
bl	1039fc <_init>													
asrs	r6	 r6	 #2											
popeq	{r4	 r5	 r6	 pc}										
sub	r5	 r5	 #4											
mov	r4	 #0												
add	r4	 r4	 #1											
ldr	r3	 [r5	 #4]!											
blx	r3													
cmp	r6	 r4												
bne	103630 <__libc_init_array+0x64>													
pop	{r4	 r5	 r6	 pc}										
movw	r3	 #17064	"; 0x42a8"											
movt	r3	 #16												
push	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp	 lr}					
sub	sp	 sp	 #20											
ldr	r3	 [r3]												
mov	r7	 r1												
mov	r9	 #1												
movw	r2	 #0												
str	r0	 [sp	 #8]											
movt	r2	 #0												
str	r3	 [sp	 #4]											
add	r3	 r3	 #328	"; 0x148"										
str	r2	 [sp]												
str	r3	 [sp	 #12]											
ldr	r2	 [sp	 #4]											
ldr	r8	 [r2	 #328]	"; 0x148"										
cmp	r8	 #0												
beq	103768 <__call_exitprocs+0x120>													
ldr	fp	 [sp	 #12]											
ldr	r5	 [r8	 #4]											
subs	r4	 r5	 #1											
addpl	r6	 r5	 #2											
addpl	r5	 r8	 r5	 lsl #2										
addpl	r5	 r5	 #264	"; 0x108"										
addpl	r6	 r8	 r6	 lsl #2										
bpl	1036d4 <__call_exitprocs+0x8c>													
b	10375c <__call_exitprocs+0x114>													
ldr	r3	 [r5	 #-4]											
cmp	r3	 r7												
beq	1036dc <__call_exitprocs+0x94>													
sub	r4	 r4	 #1											
sub	r5	 r5	 #4											
cmn	r4	 #1												
sub	r6	 r6	 #4											
beq	10375c <__call_exitprocs+0x114>													
cmp	r7	 #0												
bne	1036b4 <__call_exitprocs+0x6c>													
ldr	r2	 [r8	 #4]											
ldr	r3	 [r6	 #-4]											
sub	r2	 r2	 #1											
cmp	r2	 r4												
streq	r4	 [r8	 #4]											
movne	r2	 #0												
strne	r2	 [r6	 #-4]											
cmp	r3	 #0												
beq	1036c0 <__call_exitprocs+0x78>													
ldr	r1	 [r8	 #392]	"; 0x188"										
lsl	r2	 r9	 r4											
ldr	sl	 [r8	 #4]											
tst	r2	 r1												
beq	103748 <__call_exitprocs+0x100>													
ldr	r1	 [r8	 #396]	"; 0x18c"										
tst	r2	 r1												
bne	103750 <__call_exitprocs+0x108>													
ldr	r0	 [sp	 #8]											
ldr	r1	 [r5	 #-132]	"; 0xffffff7c"										
blx	r3													
ldr	r3	 [r8	 #4]											
cmp	r3	 sl												
bne	103680 <__call_exitprocs+0x38>													
ldr	r3	 [fp]												
cmp	r3	 r8												
beq	1036c0 <__call_exitprocs+0x78>													
b	103680 <__call_exitprocs+0x38>													
blx	r3													
b	10372c <__call_exitprocs+0xe4>													
ldr	r0	 [r5	 #-132]	"; 0xffffff7c"										
blx	r3													
b	10372c <__call_exitprocs+0xe4>													
ldr	r3	 [sp]												
cmp	r3	 #0												
bne	103770 <__call_exitprocs+0x128>													
add	sp	 sp	 #20											
pop	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp	 pc}					
ldr	r3	 [r8	 #4]											
cmp	r3	 #0												
ldr	r3	 [r8]												
bne	1037a4 <__call_exitprocs+0x15c>													
cmp	r3	 #0												
beq	1037a4 <__call_exitprocs+0x15c>													
mov	r0	 r8												
str	r3	 [fp]												
nop	{0}													
ldr	r8	 [fp]												
cmp	r8	 #0												
bne	103694 <__call_exitprocs+0x4c>													
b	103768 <__call_exitprocs+0x120>													
mov	fp	 r8												
mov	r8	 r3												
b	103798 <__call_exitprocs+0x150>													
mov	r1	 r0												
mov	r0	 #0												
mov	r2	 r0												
mov	r3	 r0												
b	1037c4 <__register_exitproc>													
movw	ip	 #17064	"; 0x42a8"											
movt	ip	 #16												
push	{r4	 r5	 r6	 r7	 lr}									
mov	r6	 r0												
ldr	r5	 [ip]												
sub	sp	 sp	 #20											
ldr	ip	 [r5	 #328]	"; 0x148"										
cmp	ip	 #0												
addeq	ip	 r5	 #332	"; 0x14c"										
streq	ip	 [r5	 #328]	"; 0x148"										
ldr	r4	 [ip	 #4]											
cmp	r4	 #31												
ble	10385c <__register_exitproc+0x98>													
movw	ip	 #0												
movt	ip	 #0												
cmp	ip	 #0												
bne	103814 <__register_exitproc+0x50>													
mvn	r0	 #0												
add	sp	 sp	 #20											
pop	{r4	 r5	 r6	 r7	 pc}									
mov	r0	 #400	"; 0x190"											
str	r1	 [sp	 #12]											
str	r2	 [sp	 #8]											
str	r3	 [sp	 #4]											
nop	{0}													
ldr	r1	 [sp	 #12]											
ldr	r2	 [sp	 #8]											
ldr	r3	 [sp	 #4]											
subs	ip	 r0	 #0											
beq	103808 <__register_exitproc+0x44>													
ldr	r7	 [r5	 #328]	"; 0x148"										
mov	r0	 #0												
mov	r4	 r0												
str	r0	 [ip	 #4]											
str	r7	 [ip]												
str	ip	 [r5	 #328]	"; 0x148"										
str	r0	 [ip	 #392]	"; 0x188"										
str	r0	 [ip	 #396]	"; 0x18c"										
cmp	r6	 #0												
bne	103880 <__register_exitproc+0xbc>													
add	r3	 r4	 #2											
mov	r0	 #0												
add	r4	 r4	 #1											
str	r4	 [ip	 #4]											
str	r1	 [ip	 r3	 lsl #2]										
add	sp	 sp	 #20											
pop	{r4	 r5	 r6	 r7	 pc}									
add	r0	 ip	 r4	 lsl #2										
mov	r5	 #1												
cmp	r6	 #2												
str	r2	 [r0	 #136]	"; 0x88"										
lsl	r2	 r5	 r4											
ldr	r5	 [ip	 #392]	"; 0x188"										
orr	r5	 r5	 r2											
str	r5	 [ip	 #392]	"; 0x188"										
str	r3	 [r0	 #264]	"; 0x108"										
ldreq	r3	 [ip	 #396]	"; 0x18c"										
orreq	r2	 r3	 r2											
streq	r2	 [ip	 #396]	"; 0x18c"										
b	103864 <__register_exitproc+0xa0>													
b	1038b4 <_exit>													
push	{lr}		"; (str lr"	 [sp	 #-4]!)									
vldr	d18	 [pc	 #156]	"; 103960 <main+0xa8>"										
vldr	d19	 [pc	 #160]	"; 103968 <main+0xb0>"										
sub	sp	 sp	 #388	"; 0x184"										
vldr	d16	 [pc	 #160]	"; 103970 <main+0xb8>"										
vldr	d17	 [pc	 #164]	"; 103978 <main+0xc0>"										
add	r2	 sp	 #128	"; 0x80"										
add	r0	 sp	 #256	"; 0x100"										
mov	r1	 sp												
vst1.64	{d18-d19}	 [sp :64]												
vstr	d16	 [sp	 #16]											
vstr	d17	 [sp	 #24]											
vldr	d18	 [pc	 #144]	"; 103980 <main+0xc8>"										
vldr	d19	 [pc	 #148]	"; 103988 <main+0xd0>"										
vldr	d16	 [pc	 #152]	"; 103990 <main+0xd8>"										
vldr	d17	 [pc	 #156]	"; 103998 <main+0xe0>"										
vstr	d18	 [sp	 #32]											
vstr	d19	 [sp	 #40]	"; 0x28"										
vstr	d16	 [sp	 #48]	"; 0x30"										
vstr	d17	 [sp	 #56]	"; 0x38"										
vldr	d18	 [pc	 #144]	"; 1039a0 <main+0xe8>"										
vldr	d19	 [pc	 #148]	"; 1039a8 <main+0xf0>"										
vldr	d16	 [pc	 #152]	"; 1039b0 <main+0xf8>"										
vldr	d17	 [pc	 #156]	"; 1039b8 <main+0x100>"										
vstr	d18	 [sp	 #128]	"; 0x80"										
vstr	d19	 [sp	 #136]	"; 0x88"										
vstr	d16	 [sp	 #144]	"; 0x90"										
vstr	d17	 [sp	 #152]	"; 0x98"										
vldr	d18	 [pc	 #144]	"; 1039c0 <main+0x108>"										
vldr	d19	 [pc	 #148]	"; 1039c8 <main+0x110>"										
vldr	d16	 [pc	 #152]	"; 1039d0 <main+0x118>"										
vldr	d17	 [pc	 #156]	"; 1039d8 <main+0x120>"										
vstr	d18	 [sp	 #160]	"; 0xa0"										
vstr	d19	 [sp	 #168]	"; 0xa8"										
vstr	d16	 [sp	 #176]	"; 0xb0"										
vstr	d17	 [sp	 #184]	"; 0xb8"										
bl	100558 <aes_main>													
bl	10244c <cleanup_platform>													
mov	r0	 #0												
add	sp	 sp	 #388	"; 0x184"										
pop	{pc}		"; (ldr pc"	 [sp]	 #4)									
nop	{0}													
andeq	r0	 r0	 r2	 lsr r0										
andeq	r0	 r0	 r3	 asr #32										
strdeq	r0	 [r0]	 -r6											
andeq	r0	 r0	 r8	 lsr #1										
andeq	r0	 r0	 r8	 lsl #1										
andeq	r0	 r0	 sl	 asr r0										
andeq	r0	 r0	 r0	 lsr r0										
andeq	r0	 r0	 sp	 lsl #1										
andeq	r0	 r0	 r1	 lsr r0										
andeq	r0	 r0	 r1	 lsr r0										
muleq	r0	 r8	 r0											
andeq	r0	 r0	 r2	 lsr #1										
andeq	r0	 r0	 r0	 ror #1										
andeq	r0	 r0	 r7	 lsr r0										
andeq	r0	 r0	 r7											
andeq	r0	 r0	 r4	 lsr r0										
andeq	r0	 r0	 fp	 lsr #32										
andeq	r0	 r0	 lr	 ror r0										
andeq	r0	 r0	 r5	 lsl r0										
andeq	r0	 r0	 r6	 lsl r0										
andeq	r0	 r0	 r8	 lsr #32										
andeq	r0	 r0	 lr	 lsr #1										
ldrdeq	r0	 [r0]	 -r2											
andeq	r0	 r0	 r6	 lsr #1										
andeq	r0	 r0	 fp	 lsr #1										
strdeq	r0	 [r0]	 -r7											
andeq	r0	 r0	 r5	 lsl r0										
andeq	r0	 r0	 r8	 lsl #1										
andeq	r0	 r0	 r9											
andeq	r0	 r0	 pc	 asr #1										
andeq	r0	 r0	 pc	 asr #32										
andeq	r0	 r0	 ip	 lsr r0										
movw	r3	 #0												
movt	r3	 #0												
cmp	r3	 #0												
bxeq	lr													
movw	r0	 #13708	"; 0x358c"											
movt	r0	 #16												
b	1037b0 <atexit>													
mov	ip	 sp												
push	{r3	 r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp	 ip	 lr	 pc}		
sub	fp	 ip	 #4											
sub	sp	 fp	 #40	"; 0x28"										
ldm	sp	 {r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp	 sp	 lr}			
bx	lr													
mov	ip	 sp												
push	{r3	 r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp	 ip	 lr	 pc}		
sub	fp	 ip	 #4											
sub	sp	 fp	 #40	"; 0x28"										
ldm	sp	 {r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp	 sp	 lr}			
bx	lr													
andeq	r0	 r0	 r3	 rrx										
andeq	r0	 r0	 ip	 ror r0										
andeq	r0	 r0	 r7	 ror r0										
andeq	r0	 r0	 fp	 ror r0										
strdeq	r0	 [r0]	 -r2											
andeq	r0	 r0	 fp	 rrx										
andeq	r0	 r0	 pc	 rrx										
andeq	r0	 r0	 r5	 asr #1										
andeq	r0	 r0	 r0	 lsr r0										
andeq	r0	 r0	 r1											
andeq	r0	 r0	 r7	 rrx										
andeq	r0	 r0	 fp	 lsr #32										
strdeq	r0	 [r0]	 -lr											
ldrdeq	r0	 [r0]	 -r7											
andeq	r0	 r0	 fp	 lsr #1										
andeq	r0	 r0	 r6	 ror r0										
andeq	r0	 r0	 sl	 asr #1										
andeq	r0	 r0	 r2	 lsl #1										
andeq	r0	 r0	 r9	 asr #1										
andeq	r0	 r0	 sp	 ror r0										
strdeq	r0	 [r0]	 -sl											
andeq	r0	 r0	 r9	 asr r0										
andeq	r0	 r0	 r7	 asr #32										
strdeq	r0	 [r0]	 -r0	"; <UNPREDICTABLE>"										
andeq	r0	 r0	 sp	 lsr #1										
ldrdeq	r0	 [r0]	 -r4											
andeq	r0	 r0	 r2	 lsr #1										
andeq	r0	 r0	 pc	 lsr #1										
muleq	r0	 ip	 r0											
andeq	r0	 r0	 r4	 lsr #1										
andeq	r0	 r0	 r2	 ror r0										
andeq	r0	 r0	 r0	 asr #1										
strheq	r0	 [r0]	 -r7											
strdeq	r0	 [r0]	 -sp											
muleq	r0	 r3	 r0											
andeq	r0	 r0	 r6	 lsr #32										
andeq	r0	 r0	 r6	 lsr r0										
andeq	r0	 r0	 pc	 lsr r0										
strdeq	r0	 [r0]	 -r7											
andeq	r0	 r0	 ip	 asr #1										
andeq	r0	 r0	 r4	 lsr r0										
andeq	r0	 r0	 r5	 lsr #1										
andeq	r0	 r0	 r5	 ror #1										
strdeq	r0	 [r0]	 -r1											
andeq	r0	 r0	 r1	 ror r0										
ldrdeq	r0	 [r0]	 -r8											
andeq	r0	 r0	 r1	 lsr r0										
andeq	r0	 r0	 r5	 lsl r0										
andeq	r0	 r0	 r4											
andeq	r0	 r0	 r7	 asr #1										
andeq	r0	 r0	 r3	 lsr #32										
andeq	r0	 r0	 r3	 asr #1										
andeq	r0	 r0	 r8	 lsl r0										
muleq	r0	 r6	 r0											
andeq	r0	 r0	 r5											
muleq	r0	 sl	 r0											
andeq	r0	 r0	 r7											
andeq	r0	 r0	 r2	 lsl r0										
andeq	r0	 r0	 r0	 lsl #1										
andeq	r0	 r0	 r2	 ror #1										
andeq	r0	 r0	 fp	 ror #1										
andeq	r0	 r0	 r7	 lsr #32										
strheq	r0	 [r0]	 -r2											
andeq	r0	 r0	 r5	 ror r0										
andeq	r0	 r0	 r9											
andeq	r0	 r0	 r3	 lsl #1										
andeq	r0	 r0	 ip	 lsr #32										
andeq	r0	 r0	 sl	 lsl r0										
andeq	r0	 r0	 fp	 lsl r0										
andeq	r0	 r0	 lr	 rrx										
andeq	r0	 r0	 sl	 asr r0										
andeq	r0	 r0	 r0	 lsr #1										
andeq	r0	 r0	 r2	 asr r0										
andeq	r0	 r0	 fp	 lsr r0										
ldrdeq	r0	 [r0]	 -r6											
strheq	r0	 [r0]	 -r3											
andeq	r0	 r0	 r9	 lsr #32										
andeq	r0	 r0	 r3	 ror #1										
andeq	r0	 r0	 pc	 lsr #32										
andeq	r0	 r0	 r4	 lsl #1										
andeq	r0	 r0	 r3	 asr r0										
ldrdeq	r0	 [r0]	 -r1											
andeq	r0	 r0	 r0											
andeq	r0	 r0	 sp	 ror #1										
andeq	r0	 r0	 r0	 lsr #32										
strdeq	r0	 [r0]	 -ip											
strheq	r0	 [r0]	 -r1											
andeq	r0	 r0	 fp	 asr r0										
andeq	r0	 r0	 sl	 rrx										
andeq	r0	 r0	 fp	 asr #1										
strheq	r0	 [r0]	 -lr											
andeq	r0	 r0	 r9	 lsr r0										
andeq	r0	 r0	 sl	 asr #32										
andeq	r0	 r0	 ip	 asr #32										
andeq	r0	 r0	 r8	 asr r0										
andeq	r0	 r0	 pc	 asr #1										
ldrdeq	r0	 [r0]	 -r0	"; <UNPREDICTABLE>"										
andeq	r0	 r0	 pc	 ror #1										
andeq	r0	 r0	 sl	 lsr #1										
strdeq	r0	 [r0]	 -fp											
andeq	r0	 r0	 r3	 asr #32										
andeq	r0	 r0	 sp	 asr #32										
andeq	r0	 r0	 r3	 lsr r0										
andeq	r0	 r0	 r5	 lsl #1										
andeq	r0	 r0	 r5	 asr #32										
strdeq	r0	 [r0]	 -r9											
andeq	r0	 r0	 r2											
andeq	r0	 r0	 pc	 ror r0										
andeq	r0	 r0	 r0	 asr r0										
andeq	r0	 r0	 ip	 lsr r0										
muleq	r0	 pc	 r0	"; <UNPREDICTABLE>"										
andeq	r0	 r0	 r8	 lsr #1										
andeq	r0	 r0	 r1	 asr r0										
andeq	r0	 r0	 r3	 lsr #1										
andeq	r0	 r0	 r0	 asr #32										
andeq	r0	 r0	 pc	 lsl #1										
muleq	r0	 r2	 r0											
muleq	r0	 sp	 r0											
andeq	r0	 r0	 r8	 lsr r0										
strdeq	r0	 [r0]	 -r5											
strheq	r0	 [r0]	 -ip											
strheq	r0	 [r0]	 -r6											
ldrdeq	r0	 [r0]	 -sl											
andeq	r0	 r0	 r1	 lsr #32										
andeq	r0	 r0	 r0	 lsl r0										
strdeq	r0	 [r0]	 -pc	"; <UNPREDICTABLE>"										
strdeq	r0	 [r0]	 -r3											
ldrdeq	r0	 [r0]	 -r2											
andeq	r0	 r0	 sp	 asr #1										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r3	 lsl r0										
andeq	r0	 r0	 ip	 ror #1										
andeq	r0	 r0	 pc	 asr r0										
muleq	r0	 r7	 r0											
andeq	r0	 r0	 r4	 asr #32										
andeq	r0	 r0	 r7	 lsl r0										
andeq	r0	 r0	 r4	 asr #1										
andeq	r0	 r0	 r7	 lsr #1										
andeq	r0	 r0	 lr	 ror r0										
andeq	r0	 r0	 sp	 lsr r0										
andeq	r0	 r0	 r4	 rrx										
andeq	r0	 r0	 sp	 asr r0										
andeq	r0	 r0	 r9	 lsl r0										
andeq	r0	 r0	 r3	 ror r0										
andeq	r0	 r0	 r0	 rrx										
andeq	r0	 r0	 r1	 lsl #1										
andeq	r0	 r0	 pc	 asr #32										
ldrdeq	r0	 [r0]	 -ip											
andeq	r0	 r0	 r2	 lsr #32										
andeq	r0	 r0	 sl	 lsr #32										
muleq	r0	 r0	 r0											
andeq	r0	 r0	 r8	 lsl #1										
andeq	r0	 r0	 r6	 asr #32										
andeq	r0	 r0	 lr	 ror #1										
strheq	r0	 [r0]	 -r8											
andeq	r0	 r0	 r4	 lsl r0										
ldrdeq	r0	 [r0]	 -lr											
andeq	r0	 r0	 lr	 asr r0										
andeq	r0	 r0	 fp											
ldrdeq	r0	 [r0]	 -fp											
andeq	r0	 r0	 r0	 ror #1										
andeq	r0	 r0	 r2	 lsr r0										
andeq	r0	 r0	 sl	 lsr r0										
andeq	r0	 r0	 sl											
andeq	r0	 r0	 r9	 asr #32										
andeq	r0	 r0	 r6											
andeq	r0	 r0	 r4	 lsr #32										
andeq	r0	 r0	 ip	 asr r0										
andeq	r0	 r0	 r2	 asr #1										
ldrdeq	r0	 [r0]	 -r3											
andeq	r0	 r0	 ip	 lsr #1										
andeq	r0	 r0	 r2	 rrx										
muleq	r0	 r1	 r0											
muleq	r0	 r5	 r0											
andeq	r0	 r0	 r4	 ror #1										
andeq	r0	 r0	 r9	 ror r0										
andeq	r0	 r0	 r7	 ror #1										
andeq	r0	 r0	 r8	 asr #1										
andeq	r0	 r0	 r7	 lsr r0										
andeq	r0	 r0	 sp	 rrx										
andeq	r0	 r0	 sp	 lsl #1										
ldrdeq	r0	 [r0]	 -r5											
andeq	r0	 r0	 lr	 asr #32										
andeq	r0	 r0	 r9	 lsr #1										
andeq	r0	 r0	 ip	 rrx										
andeq	r0	 r0	 r6	 asr r0										
strdeq	r0	 [r0]	 -r4											
andeq	r0	 r0	 sl	 ror #1										
andeq	r0	 r0	 r5	 rrx										
andeq	r0	 r0	 sl	 ror r0										
andeq	r0	 r0	 lr	 lsr #1										
andeq	r0	 r0	 r8											
strheq	r0	 [r0]	 -sl											
andeq	r0	 r0	 r8	 ror r0										
andeq	r0	 r0	 r5	 lsr #32										
andeq	r0	 r0	 lr	 lsr #32										
andeq	r0	 r0	 ip	 lsl r0										
andeq	r0	 r0	 r6	 lsr #1										
strheq	r0	 [r0]	 -r4											
andeq	r0	 r0	 r6	 asr #1										
andeq	r0	 r0	 r8	 ror #1										
ldrdeq	r0	 [r0]	 -sp											
andeq	r0	 r0	 r4	 ror r0										
andeq	r0	 r0	 pc	 lsl r0										
andeq	r0	 r0	 fp	 asr #32										
strheq	r0	 [r0]	 -sp											
andeq	r0	 r0	 fp	 lsl #1										
andeq	r0	 r0	 sl	 lsl #1										
andeq	r0	 r0	 r0	 ror r0										
andeq	r0	 r0	 lr	 lsr r0										
strheq	r0	 [r0]	 -r5											
andeq	r0	 r0	 r6	 rrx										
andeq	r0	 r0	 r8	 asr #32										
andeq	r0	 r0	 r3											
strdeq	r0	 [r0]	 -r6											
andeq	r0	 r0	 lr											
andeq	r0	 r0	 r1	 rrx										
andeq	r0	 r0	 r5	 lsr r0										
andeq	r0	 r0	 r7	 asr r0										
strheq	r0	 [r0]	 -r9											
andeq	r0	 r0	 r6	 lsl #1										
andeq	r0	 r0	 r1	 asr #1										
andeq	r0	 r0	 sp	 lsl r0										
muleq	r0	 lr	 r0											
andeq	r0	 r0	 r1	 ror #1										
strdeq	r0	 [r0]	 -r8											
muleq	r0	 r8	 r0											
andeq	r0	 r0	 r1	 lsl r0										
andeq	r0	 r0	 r9	 rrx										
ldrdeq	r0	 [r0]	 -r9											
andeq	r0	 r0	 lr	 lsl #1										
muleq	r0	 r4	 r0											
muleq	r0	 fp	 r0											
andeq	r0	 r0	 lr	 lsl r0										
andeq	r0	 r0	 r7	 lsl #1										
andeq	r0	 r0	 r9	 ror #1										
andeq	r0	 r0	 lr	 asr #1										
andeq	r0	 r0	 r5	 asr r0										
andeq	r0	 r0	 r8	 lsr #32										
ldrdeq	r0	 [r0]	 -pc	"; <UNPREDICTABLE>"										
andeq	r0	 r0	 ip	 lsl #1										
andeq	r0	 r0	 r1	 lsr #1										
andeq	r0	 r0	 r9	 lsl #1										
andeq	r0	 r0	 sp											
strheq	r0	 [r0]	 -pc	"; <UNPREDICTABLE>"										
andeq	r0	 r0	 r6	 ror #1										
andeq	r0	 r0	 r2	 asr #32										
andeq	r0	 r0	 r8	 rrx										
andeq	r0	 r0	 r1	 asr #32										
muleq	r0	 r9	 r0											
andeq	r0	 r0	 sp	 lsr #32										
andeq	r0	 r0	 pc											
strheq	r0	 [r0]	 -r0	"; <UNPREDICTABLE>"										
andeq	r0	 r0	 r4	 asr r0										
strheq	r0	 [r0]	 -fp											
andeq	r0	 r0	 r6	 lsl r0										
andeq	r0	 r0	 r2	 asr r0										
andeq	r0	 r0	 r9											
andeq	r0	 r0	 sl	 rrx										
ldrdeq	r0	 [r0]	 -r5											
andeq	r0	 r0	 r0	 lsr r0										
andeq	r0	 r0	 r6	 lsr r0										
andeq	r0	 r0	 r5	 lsr #1										
andeq	r0	 r0	 r8	 lsr r0										
strheq	r0	 [r0]	 -pc	"; <UNPREDICTABLE>"										
andeq	r0	 r0	 r0	 asr #32										
andeq	r0	 r0	 r3	 lsr #1										
muleq	r0	 lr	 r0											
andeq	r0	 r0	 r1	 lsl #1										
strdeq	r0	 [r0]	 -r3											
ldrdeq	r0	 [r0]	 -r7											
strdeq	r0	 [r0]	 -fp											
andeq	r0	 r0	 ip	 ror r0										
andeq	r0	 r0	 r3	 ror #1										
andeq	r0	 r0	 r9	 lsr r0										
andeq	r0	 r0	 r2	 lsl #1										
muleq	r0	 fp	 r0											
andeq	r0	 r0	 pc	 lsr #32										
strdeq	r0	 [r0]	 -pc	"; <UNPREDICTABLE>"										
andeq	r0	 r0	 r7	 lsl #1										
andeq	r0	 r0	 r4	 lsr r0										
andeq	r0	 r0	 lr	 lsl #1										
andeq	r0	 r0	 r3	 asr #32										
andeq	r0	 r0	 r4	 asr #32										
andeq	r0	 r0	 r4	 asr #1										
ldrdeq	r0	 [r0]	 -lr											
andeq	r0	 r0	 r9	 ror #1										
andeq	r0	 r0	 fp	 asr #1										
andeq	r0	 r0	 r4	 asr r0										
andeq	r0	 r0	 fp	 ror r0										
muleq	r0	 r4	 r0											
andeq	r0	 r0	 r2	 lsr r0										
andeq	r0	 r0	 r6	 lsr #1										
andeq	r0	 r0	 r2	 asr #1										
andeq	r0	 r0	 r3	 lsr #32										
andeq	r0	 r0	 sp	 lsr r0										
andeq	r0	 r0	 lr	 ror #1										
andeq	r0	 r0	 ip	 asr #32										
muleq	r0	 r5	 r0											
andeq	r0	 r0	 fp											
andeq	r0	 r0	 r2	 asr #32										
strdeq	r0	 [r0]	 -sl											
andeq	r0	 r0	 r3	 asr #1										
andeq	r0	 r0	 lr	 asr #32										
andeq	r0	 r0	 r8											
andeq	r0	 r0	 lr	 lsr #32										
andeq	r0	 r0	 r1	 lsr #1										
andeq	r0	 r0	 r6	 rrx										
andeq	r0	 r0	 r8	 lsr #32										
ldrdeq	r0	 [r0]	 -r9											
andeq	r0	 r0	 r4	 lsr #32										
strheq	r0	 [r0]	 -r2											
andeq	r0	 r0	 r6	 ror r0										
andeq	r0	 r0	 fp	 asr r0										
andeq	r0	 r0	 r2	 lsr #1										
andeq	r0	 r0	 r9	 asr #32										
andeq	r0	 r0	 sp	 rrx										
andeq	r0	 r0	 fp	 lsl #1										
ldrdeq	r0	 [r0]	 -r1											
andeq	r0	 r0	 r5	 lsr #32										
andeq	r0	 r0	 r2	 ror r0										
strdeq	r0	 [r0]	 -r8											
strdeq	r0	 [r0]	 -r6											
andeq	r0	 r0	 r4	 rrx										
andeq	r0	 r0	 r6	 lsl #1										
andeq	r0	 r0	 r8	 rrx										
muleq	r0	 r8	 r0											
andeq	r0	 r0	 r6	 lsl r0										
ldrdeq	r0	 [r0]	 -r4											
andeq	r0	 r0	 r4	 lsr #1										
andeq	r0	 r0	 ip	 asr r0										
andeq	r0	 r0	 ip	 asr #1										
andeq	r0	 r0	 sp	 asr r0										
andeq	r0	 r0	 r5	 rrx										
strheq	r0	 [r0]	 -r6											
muleq	r0	 r2	 r0											
andeq	r0	 r0	 ip	 rrx										
andeq	r0	 r0	 r0	 ror r0										
andeq	r0	 r0	 r8	 asr #32										
andeq	r0	 r0	 r0	 asr r0										
strdeq	r0	 [r0]	 -sp											
andeq	r0	 r0	 sp	 ror #1										
strheq	r0	 [r0]	 -r9											
ldrdeq	r0	 [r0]	 -sl											
andeq	r0	 r0	 lr	 asr r0										
andeq	r0	 r0	 r5	 lsl r0										
andeq	r0	 r0	 r6	 asr #32										
andeq	r0	 r0	 r7	 asr r0										
andeq	r0	 r0	 r7	 lsr #1										
andeq	r0	 r0	 sp	 lsl #1										
muleq	r0	 sp	 r0											
andeq	r0	 r0	 r4	 lsl #1										
muleq	r0	 r0	 r0											
ldrdeq	r0	 [r0]	 -r8											
andeq	r0	 r0	 fp	 lsr #1										
andeq	r0	 r0	 r0											
andeq	r0	 r0	 ip	 lsl #1										
strheq	r0	 [r0]	 -ip											
ldrdeq	r0	 [r0]	 -r3											
andeq	r0	 r0	 sl											
strdeq	r0	 [r0]	 -r7											
andeq	r0	 r0	 r4	 ror #1										
andeq	r0	 r0	 r8	 asr r0										
andeq	r0	 r0	 r5											
strheq	r0	 [r0]	 -r8											
strheq	r0	 [r0]	 -r3											
andeq	r0	 r0	 r5	 asr #32										
andeq	r0	 r0	 r6											
ldrdeq	r0	 [r0]	 -r0	"; <UNPREDICTABLE>"										
andeq	r0	 r0	 ip	 lsr #32										
andeq	r0	 r0	 lr	 lsl r0										
andeq	r0	 r0	 pc	 lsl #1										
andeq	r0	 r0	 sl	 asr #1										
andeq	r0	 r0	 pc	 lsr r0										
andeq	r0	 r0	 pc											
andeq	r0	 r0	 r2											
andeq	r0	 r0	 r1	 asr #1										
andeq	r0	 r0	 pc	 lsr #1										
strheq	r0	 [r0]	 -sp											
andeq	r0	 r0	 r3											
andeq	r0	 r0	 r1											
andeq	r0	 r0	 r3	 lsl r0										
andeq	r0	 r0	 sl	 lsl #1										
andeq	r0	 r0	 fp	 rrx										
andeq	r0	 r0	 sl	 lsr r0										
muleq	r0	 r1	 r0											
andeq	r0	 r0	 r1	 lsl r0										
andeq	r0	 r0	 r1	 asr #32										
andeq	r0	 r0	 pc	 asr #32										
andeq	r0	 r0	 r7	 rrx										
ldrdeq	r0	 [r0]	 -ip											
andeq	r0	 r0	 sl	 ror #1										
muleq	r0	 r7	 r0											
strdeq	r0	 [r0]	 -r2											
andeq	r0	 r0	 pc	 asr #1										
andeq	r0	 r0	 lr	 asr #1										
strdeq	r0	 [r0]	 -r0	"; <UNPREDICTABLE>"										
strheq	r0	 [r0]	 -r4											
andeq	r0	 r0	 r6	 ror #1										
andeq	r0	 r0	 r3	 ror r0										
muleq	r0	 r6	 r0											
andeq	r0	 r0	 ip	 lsr #1										
andeq	r0	 r0	 r4	 ror r0										
andeq	r0	 r0	 r2	 lsr #32										
andeq	r0	 r0	 r7	 ror #1										
andeq	r0	 r0	 sp	 lsr #1										
andeq	r0	 r0	 r5	 lsr r0										
andeq	r0	 r0	 r5	 lsl #1										
andeq	r0	 r0	 r2	 ror #1										
strdeq	r0	 [r0]	 -r9											
andeq	r0	 r0	 r7	 lsr r0										
andeq	r0	 r0	 r8	 ror #1										
andeq	r0	 r0	 ip	 lsl r0										
andeq	r0	 r0	 r5	 ror r0										
ldrdeq	r0	 [r0]	 -pc	"; <UNPREDICTABLE>"										
andeq	r0	 r0	 lr	 rrx										
andeq	r0	 r0	 r7	 asr #32										
strdeq	r0	 [r0]	 -r1											
andeq	r0	 r0	 sl	 lsl r0										
andeq	r0	 r0	 r1	 ror r0										
andeq	r0	 r0	 sp	 lsl r0										
andeq	r0	 r0	 r9	 lsr #32										
andeq	r0	 r0	 r5	 asr #1										
andeq	r0	 r0	 r9	 lsl #1										
andeq	r0	 r0	 pc	 rrx										
strheq	r0	 [r0]	 -r7											
andeq	r0	 r0	 r2	 rrx										
andeq	r0	 r0	 lr											
andeq	r0	 r0	 sl	 lsr #1										
andeq	r0	 r0	 r8	 lsl r0										
strheq	r0	 [r0]	 -lr											
andeq	r0	 r0	 fp	 lsl r0										
strdeq	r0	 [r0]	 -ip											
andeq	r0	 r0	 r6	 asr r0										
andeq	r0	 r0	 lr	 lsr r0										
andeq	r0	 r0	 fp	 asr #32										
andeq	r0	 r0	 r6	 asr #1										
ldrdeq	r0	 [r0]	 -r2											
andeq	r0	 r0	 r9	 ror r0										
andeq	r0	 r0	 r0	 lsr #32										
muleq	r0	 sl	 r0											
ldrdeq	r0	 [r0]	 -fp											
andeq	r0	 r0	 r0	 asr #1										
strdeq	r0	 [r0]	 -lr											
andeq	r0	 r0	 r8	 ror r0										
andeq	r0	 r0	 sp	 asr #1										
andeq	r0	 r0	 sl	 asr r0										
strdeq	r0	 [r0]	 -r4											
andeq	r0	 r0	 pc	 lsl r0										
ldrdeq	r0	 [r0]	 -sp											
andeq	r0	 r0	 r8	 lsr #1										
andeq	r0	 r0	 r3	 lsr r0										
andeq	r0	 r0	 r8	 lsl #1										
andeq	r0	 r0	 r7											
andeq	r0	 r0	 r7	 asr #1										
andeq	r0	 r0	 r1	 lsr r0										
strheq	r0	 [r0]	 -r1											
andeq	r0	 r0	 r2	 lsl r0										
andeq	r0	 r0	 r0	 lsl r0										
andeq	r0	 r0	 r9	 asr r0										
andeq	r0	 r0	 r7	 lsr #32										
andeq	r0	 r0	 r0	 lsl #1										
andeq	r0	 r0	 ip	 ror #1										
andeq	r0	 r0	 pc	 asr r0										
andeq	r0	 r0	 r0	 rrx										
andeq	r0	 r0	 r1	 asr r0										
andeq	r0	 r0	 pc	 ror r0										
andeq	r0	 r0	 r9	 lsr #1										
andeq	r0	 r0	 r9	 lsl r0										
strheq	r0	 [r0]	 -r5											
andeq	r0	 r0	 sl	 asr #32										
andeq	r0	 r0	 sp											
andeq	r0	 r0	 sp	 lsr #32										
andeq	r0	 r0	 r5	 ror #1										
andeq	r0	 r0	 sl	 ror r0										
muleq	r0	 pc	 r0	"; <UNPREDICTABLE>"										
muleq	r0	 r3	 r0											
andeq	r0	 r0	 r9	 asr #1										
muleq	r0	 ip	 r0											
andeq	r0	 r0	 pc	 ror #1										
andeq	r0	 r0	 r0	 lsr #1										
andeq	r0	 r0	 r0	 ror #1										
andeq	r0	 r0	 fp	 lsr r0										
andeq	r0	 r0	 sp	 asr #32										
andeq	r0	 r0	 lr	 lsr #1										
andeq	r0	 r0	 sl	 lsr #32										
strdeq	r0	 [r0]	 -r5											
strheq	r0	 [r0]	 -r0	"; <UNPREDICTABLE>"										
andeq	r0	 r0	 r8	 asr #1										
andeq	r0	 r0	 fp	 ror #1										
strheq	r0	 [r0]	 -fp											
andeq	r0	 r0	 ip	 lsr r0										
andeq	r0	 r0	 r3	 lsl #1										
andeq	r0	 r0	 r3	 asr r0										
muleq	r0	 r9	 r0											
andeq	r0	 r0	 r1	 rrx										
andeq	r0	 r0	 r7	 lsl r0										
andeq	r0	 r0	 fp	 lsr #32										
andeq	r0	 r0	 r4											
andeq	r0	 r0	 lr	 ror r0										
strheq	r0	 [r0]	 -sl											
andeq	r0	 r0	 r7	 ror r0										
ldrdeq	r0	 [r0]	 -r6											
andeq	r0	 r0	 r6	 lsr #32										
andeq	r0	 r0	 r1	 ror #1										
andeq	r0	 r0	 r9	 rrx										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 r3	 rrx										
andeq	r0	 r0	 r5	 asr r0										
andeq	r0	 r0	 r1	 lsr #32										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 sp	 ror r0										
andeq	r0	 r0	 r1											
andeq	r0	 r0	 r2											
andeq	r0	 r0	 r4											
andeq	r0	 r0	 r8											
andeq	r0	 r0	 r0	 lsl r0										
andeq	r0	 r0	 r0	 lsr #32										
andeq	r0	 r0	 r0	 asr #32										
andeq	r0	 r0	 r0	 lsl #1										
andeq	r0	 r0	 fp	 lsl r0										
andeq	r0	 r0	 r6	 lsr r0										
andeq	r0	 r0	 ip	 rrx										
ldrdeq	r0	 [r0]	 -r8											
andeq	r0	 r0	 fp	 lsr #1										
andeq	r0	 r0	 sp	 asr #32										
muleq	r0	 sl	 r0											
andeq	r0	 r0	 pc	 lsr #32										
andeq	r0	 r0	 lr	 asr r0										
strheq	r0	 [r0]	 -ip											
andeq	r0	 r0	 r3	 rrx										
andeq	r0	 r0	 r6	 asr #1										
muleq	r0	 r7	 r0											
andeq	r0	 r0	 r5	 lsr r0										
andeq	r0	 r0	 sl	 rrx										
ldrdeq	r0	 [r0]	 -r4											
strheq	r0	 [r0]	 -r3											
andeq	r0	 r0	 sp	 ror r0										
strdeq	r0	 [r0]	 -sl											
andeq	r0	 r0	 pc	 ror #1										
andeq	r0	 r0	 r5	 asr #1										
muleq	r0	 r1	 r0											
		"; <UNDEFINED> instruction: 0x001042f8"												
andeq	r0	 r0	 r3	 asr #32										
andeq	r0	 r0	 r0											
andseq	r2	 r0	 r4	 lsl pc										
andeq	r0	 r0	 r0											
andseq	r2	 r0	 r4	 lsl pc										
andeq	r0	 r0	 r0											
andseq	r2	 r0	 r4	 lsl pc										
andeq	r0	 r0	 r0											
andseq	r2	 r0	 r0	 lsr #30										
andeq	r0	 r0	 r0											
andseq	r2	 r0	 r8	 lsl pc										
andeq	r0	 r0	 r0											
andseq	r2	 r0	 r4	 lsl pc										
andeq	r0	 r0	 r0											
andseq	r2	 r0	 r4	 lsl pc										
		"; <UNDEFINED> instruction: 0x001042f8"												
andeq	r0	 r0	 r0											
andeq	r0	 r0	 r0											
andseq	r4	 r0	 r4	 ror #11										
andseq	r4	 r0	 ip	 asr #12										
		"; <UNDEFINED> instruction: 0x001046b4"												
andseq	r4	 r0	 ip	 lsr #5										
andeq	r0	 r0	 r1											
andeq	r0	 r0	 r0											
blge	ff450fe8 <LRemap+0x1450fd9>													
		"; <UNDEFINED> instruction: 0xe66d1234"												
andeq	sp	 r5	 ip	 ror #29										
andeq	r0	 r0	 fp											
andeq	r0	 r0	 r0											
andeq	r0	 r0	 r0											
andeq	r5	 r1	 r6	 ror #27										
andseq	r5	 r1	 r6	 ror #27										
eoreq	r5	 r1	 r6	 ror #27										
eorseq	r5	 r1	 r6	 ror #27										
subeq	r5	 r1	 r6	 ror #27										
subseq	r5	 r1	 r6	 ror #27										
rsbeq	r5	 r1	 r6	 ror #27										
rsbseq	r5	 r1	 r6	 ror #27										
addeq	r5	 r1	 r6	 ror #27										
addseq	r5	 r1	 r6	 ror #27										
adceq	r5	 r1	 r6	 ror #27										
adcseq	r5	 r1	 r6	 ror #27										
sbceq	r5	 r1	 r6	 ror #27										
sbcseq	r5	 r1	 r6	 ror #27										
rsceq	r5	 r1	 r6	 ror #27										
rscseq	r5	 r1	 r6	 ror #27										
smlatteq	r1	 r6	 sp	 r5										
tsteq	r1	 r6	 ror #27											
teqeq	r1	 r6	 ror #27											
teqeq	r1	 r6	 ror #27											
smlaltteq	r5	 r1	 r6	 sp										
cmpeq	r1	 r6	 ror #27											
cmneq	r1	 r6	 ror #27											
cmneq	r1	 r6	 ror #27											
orreq	r5	 r1	 r6	 ror #27										
orrseq	r5	 r1	 r6	 ror #27										
		"; <UNDEFINED> instruction: 0x01a15de6"												
		"; <UNDEFINED> instruction: 0x01b15de6"												
biceq	r5	 r1	 r6	 ror #27										
bicseq	r5	 r1	 r6	 ror #27										
mvneq	r5	 r6	 ror #27											
mvnseq	r5	 r6	 ror #27											
andeq	r5	 r1	 #14720	"; 0x3980"										
andseq	r5	 r1	 #14720	"; 0x3980"										
eoreq	r5	 r1	 #14720	"; 0x3980"										
eorseq	r5	 r1	 #14720	"; 0x3980"										
subeq	r5	 r1	 #14720	"; 0x3980"										
subseq	r5	 r1	 #14720	"; 0x3980"										
rsbeq	r5	 r1	 #14720	"; 0x3980"										
rsbseq	r5	 r1	 #14720	"; 0x3980"										
addeq	r5	 r1	 #14720	"; 0x3980"										
addseq	r5	 r1	 #14720	"; 0x3980"										
adceq	r5	 r1	 #14720	"; 0x3980"										
adcseq	r5	 r1	 #14720	"; 0x3980"										
sbceq	r5	 r1	 #14720	"; 0x3980"										
sbcseq	r5	 r1	 #14720	"; 0x3980"										
rsceq	r5	 r1	 #14720	"; 0x3980"										
rscseq	r5	 r1	 #14720	"; 0x3980"										
movweq	r5	 #7654	"; 0x1de6"											
tsteq	r1	 #14720	"; 0x3980"											
teqeq	r1	 #14720	"; 0x3980"											
teqeq	r1	 #14720	"; 0x3980"											
movteq	r5	 #7654	"; 0x1de6"											
cmpeq	r1	 #14720	"; 0x3980"											
cmneq	r1	 #14720	"; 0x3980"											
cmneq	r1	 #14720	"; 0x3980"											
orreq	r5	 r1	 #14720	"; 0x3980"										
orrseq	r5	 r1	 #14720	"; 0x3980"										
		"; <UNDEFINED> instruction: 0x03a15de6"												
		"; <UNDEFINED> instruction: 0x03b15de6"												
biceq	r5	 r1	 #14720	"; 0x3980"										
bicseq	r5	 r1	 #14720	"; 0x3980"										
mvneq	r5	 #14720	"; 0x3980"											
mvnseq	r5	 #14720	"; 0x3980"											
streq	r5	 [r1]	 #-3558	"; 0xfffff21a"										
ldreq	r5	 [r1]	 #-3558	"; 0xfffff21a"										
strteq	r5	 [r1]	 #-3558	"; 0xfffff21a"										
ldrteq	r5	 [r1]	 #-3558	"; 0xfffff21a"										
strbeq	r5	 [r1]	 #-3558	"; 0xfffff21a"										
ldrbeq	r5	 [r1]	 #-3558	"; 0xfffff21a"										
strbteq	r5	 [r1]	 #-3558	"; 0xfffff21a"										
ldrbteq	r5	 [r1]	 #-3558	"; 0xfffff21a"										
streq	r5	 [r1]	 #3558	"; 0xde6"										
ldreq	r5	 [r1]	 #3558	"; 0xde6"										
strteq	r5	 [r1]	 #3558	"; 0xde6"										
ldrteq	r5	 [r1]	 #3558	"; 0xde6"										
strbeq	r5	 [r1]	 #3558	"; 0xde6"										
ldrbeq	r5	 [r1]	 #3558	"; 0xde6"										
strbteq	r5	 [r1]	 #3558	"; 0xde6"										
ldrbteq	r5	 [r1]	 #3558	"; 0xde6"										
streq	r5	 [r1	 #-3558]	"; 0xfffff21a"										
ldreq	r5	 [r1	 #-3558]	"; 0xfffff21a"										
streq	r5	 [r1	 #-3558]!	"; 0xfffff21a"										
ldreq	r5	 [r1	 #-3558]!	"; 0xfffff21a"										
strbeq	r5	 [r1	 #-3558]	"; 0xfffff21a"										
ldrbeq	r5	 [r1	 #-3558]	"; 0xfffff21a"										
strbeq	r5	 [r1	 #-3558]!	"; 0xfffff21a"										
ldrbeq	r5	 [r1	 #-3558]!	"; 0xfffff21a"										
streq	r5	 [r1	 #3558]	"; 0xde6"										
ldreq	r5	 [r1	 #3558]	"; 0xde6"										
streq	r5	 [r1	 #3558]!	"; 0xde6"										
ldreq	r5	 [r1	 #3558]!	"; 0xde6"										
strbeq	r5	 [r1	 #3558]	"; 0xde6"										
ldrbeq	r5	 [r1	 #3558]	"; 0xde6"										
strbeq	r5	 [r1	 #3558]!	"; 0xde6"										
ldrbeq	r5	 [r1	 #3558]!	"; 0xde6"										
streq	r5	 [r1]	 -r6	 ror #27										
ldreq	r5	 [r1]	 -r6	 ror #27										
strteq	r5	 [r1]	 -r6	 ror #27										
ldrteq	r5	 [r1]	 -r6	 ror #27										
strbeq	r5	 [r1]	 -r6	 ror #27										
ldrbeq	r5	 [r1]	 -r6	 ror #27										
strbteq	r5	 [r1]	 -r6	 ror #27										
ldrbteq	r5	 [r1]	 -r6	 ror #27										
streq	r5	 [r1]	 r6	 ror #27										
ldreq	r5	 [r1]	 r6	 ror #27										
strteq	r5	 [r1]	 r6	 ror #27										
ldrteq	r5	 [r1]	 r6	 ror #27										
strbeq	r5	 [r1]	 r6	 ror #27										
ldrbeq	r5	 [r1]	 r6	 ror #27										
strbteq	r5	 [r1]	 r6	 ror #27										
ldrbteq	r5	 [r1]	 r6	 ror #27										
streq	r5	 [r1	 -r6	 ror #27]										
ldreq	r5	 [r1	 -r6	 ror #27]										
streq	r5	 [r1	 -r6	 ror #27]!										
ldreq	r5	 [r1	 -r6	 ror #27]!										
strbeq	r5	 [r1	 -r6	 ror #27]										
ldrbeq	r5	 [r1	 -r6	 ror #27]										
strbeq	r5	 [r1	 -r6	 ror #27]!										
ldrbeq	r5	 [r1	 -r6	 ror #27]!										
streq	r5	 [r1	 r6	 ror #27]										
ldreq	r5	 [r1	 r6	 ror #27]										
streq	r5	 [r1	 r6	 ror #27]!										
ldreq	r5	 [r1	 r6	 ror #27]!										
strbeq	r5	 [r1	 r6	 ror #27]										
ldrbeq	r5	 [r1	 r6	 ror #27]										
strbeq	r5	 [r1	 r6	 ror #27]!										
ldrbeq	r5	 [r1	 r6	 ror #27]!										
stmdaeq	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmdaeq	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmdaeq	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmdaeq	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmdaeq	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmdaeq	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
stmdaeq	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmdaeq	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
stmeq	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmeq	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmiaeq	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmeq	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmiaeq	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmeq	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
stmiaeq	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmeq	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
stmdbeq	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmdbeq	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmdbeq	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmdbeq	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmdbeq	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmdbeq	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
stmdbeq	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmdbeq	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
stmibeq	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmibeq	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmibeq	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmibeq	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmibeq	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmibeq	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
stmibeq	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmibeq	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
beq	15fa20 <__undef_stack+0x4da60>													
beq	55fa24 <__undef_stack+0x44da64>													
beq	95fa28 <__undef_stack+0x84da68>													
beq	d5fa2c <__undef_stack+0xc4da6c>													
beq	115fa30 <__undef_stack+0x104da70>													
beq	155fa34 <__undef_stack+0x144da74>													
beq	195fa38 <__undef_stack+0x184da78>													
beq	1d5fa3c <__undef_stack+0x1c4da7c>													
beq	fe15fa40 <LRemap+0x15fa31>													
beq	fe55fa44 <LRemap+0x55fa35>													
beq	fe95fa48 <LRemap+0x95fa39>													
beq	fed5fa4c <LRemap+0xd5fa3d>													
beq	ff15fa50 <LRemap+0x115fa41>													
beq	ff55fa54 <LRemap+0x155fa45>													
beq	ff95fa58 <LRemap+0x195fa49>													
beq	ffd5fa5c <LRemap+0x1d5fa4d>													
bleq	15fa60 <__undef_stack+0x4daa0>													
bleq	55fa64 <__undef_stack+0x44daa4>													
bleq	95fa68 <__undef_stack+0x84daa8>													
bleq	d5fa6c <__undef_stack+0xc4daac>													
bleq	115fa70 <__undef_stack+0x104dab0>													
bleq	155fa74 <__undef_stack+0x144dab4>													
bleq	195fa78 <__undef_stack+0x184dab8>													
bleq	1d5fa7c <__undef_stack+0x1c4dabc>													
bleq	fe15fa80 <LRemap+0x15fa71>													
bleq	fe55fa84 <LRemap+0x55fa75>													
bleq	fe95fa88 <LRemap+0x95fa79>													
bleq	fed5fa8c <LRemap+0xd5fa7d>													
bleq	ff15fa90 <LRemap+0x115fa81>													
bleq	ff55fa94 <LRemap+0x155fa85>													
bleq	ff95fa98 <LRemap+0x195fa89>													
bleq	ffd5fa9c <LRemap+0x1d5fa8d>													
stceq	13	 cr5	 [r1]	 {230}	"; 0xe6"									
ldceq	13	 cr5	 [r1]	 {230}	"; 0xe6"									
stceq	13	 cr5	 [r1]	 #-920	"; 0xfffffc68"									
ldceq	13	 cr5	 [r1]	 #-920	"; 0xfffffc68"									
mcrreq	13	14	 r5	 r1	 cr6									
mrrceq	13	14	 r5	 r1	 cr6									
stcleq	13	 cr5	 [r1]	 #-920	"; 0xfffffc68"									
ldcleq	13	 cr5	 [r1]	 #-920	"; 0xfffffc68"									
stceq	13	 cr5	 [r1]	 {230}	"; 0xe6"									
ldceq	13	 cr5	 [r1]	 {230}	"; 0xe6"									
stceq	13	 cr5	 [r1]	 #920	"; 0x398"									
ldceq	13	 cr5	 [r1]	 #920	"; 0x398"									
stcleq	13	 cr5	 [r1]	 {230}	"; 0xe6"									
ldcleq	13	 cr5	 [r1]	 {230}	"; 0xe6"									
stcleq	13	 cr5	 [r1]	 #920	"; 0x398"									
ldcleq	13	 cr5	 [r1]	 #920	"; 0x398"									
stceq	13	 cr5	 [r1	 #-920]	"; 0xfffffc68"									
ldceq	13	 cr5	 [r1	 #-920]	"; 0xfffffc68"									
stceq	13	 cr5	 [r1	 #-920]!	"; 0xfffffc68"									
ldceq	13	 cr5	 [r1	 #-920]!	"; 0xfffffc68"									
stcleq	13	 cr5	 [r1	 #-920]	"; 0xfffffc68"									
ldcleq	13	 cr5	 [r1	 #-920]	"; 0xfffffc68"									
stcleq	13	 cr5	 [r1	 #-920]!	"; 0xfffffc68"									
ldcleq	13	 cr5	 [r1	 #-920]!	"; 0xfffffc68"									
stceq	13	 cr5	 [r1	 #920]	"; 0x398"									
ldceq	13	 cr5	 [r1	 #920]	"; 0x398"									
stceq	13	 cr5	 [r1	 #920]!	"; 0x398"									
ldceq	13	 cr5	 [r1	 #920]!	"; 0x398"									
stcleq	13	 cr5	 [r1	 #920]	"; 0x398"									
ldcleq	13	 cr5	 [r1	 #920]	"; 0x398"									
stcleq	13	 cr5	 [r1	 #920]!	"; 0x398"									
ldcleq	13	 cr5	 [r1	 #920]!	"; 0x398"									
cdpeq	13	0	 cr5	 cr1	 cr6	 {7}								
cdpeq	13	1	 cr5	 cr1	 cr6	 {7}								
cdpeq	13	2	 cr5	 cr1	 cr6	 {7}								
cdpeq	13	3	 cr5	 cr1	 cr6	 {7}								
cdpeq	13	4	 cr5	 cr1	 cr6	 {7}								
cdpeq	13	5	 cr5	 cr1	 cr6	 {7}								
cdpeq	13	6	 cr5	 cr1	 cr6	 {7}								
cdpeq	13	7	 cr5	 cr1	 cr6	 {7}								
cdpeq	13	8	 cr5	 cr1	 cr6	 {7}								
cdpeq	13	9	 cr5	 cr1	 cr6	 {7}								
cdpeq	13	10	 cr5	 cr1	 cr6	 {7}								
cdpeq	13	11	 cr5	 cr1	 cr6	 {7}								
cdpeq	13	12	 cr5	 cr1	 cr6	 {7}								
cdpeq	13	13	 cr5	 cr1	 cr6	 {7}								
cdpeq	13	14	 cr5	 cr1	 cr6	 {7}								
cdpeq	13	15	 cr5	 cr1	 cr6	 {7}								
svceq	0x00015de6													
svceq	0x00115de6													
svceq	0x00215de6													
svceq	0x00315de6													
svceq	0x00415de6													
svceq	0x00515de6													
svceq	0x00615de6													
svceq	0x00715de6													
svceq	0x00815de6													
svceq	0x00915de6													
svceq	0x00a15de6													
svceq	0x00b15de6													
svceq	0x00c15de6													
svceq	0x00d15de6													
svceq	0x00e15de6													
svceq	0x00f15de6													
andne	r5	 r1	 r6	 ror #27										
andsne	r5	 r1	 r6	 ror #27										
eorne	r5	 r1	 r6	 ror #27										
eorsne	r5	 r1	 r6	 ror #27										
subne	r5	 r1	 r6	 ror #27										
subsne	r5	 r1	 r6	 ror #27										
rsbne	r5	 r1	 r6	 ror #27										
rsbsne	r5	 r1	 r6	 ror #27										
addne	r5	 r1	 r6	 ror #27										
addsne	r5	 r1	 r6	 ror #27										
adcne	r5	 r1	 r6	 ror #27										
adcsne	r5	 r1	 r6	 ror #27										
sbcne	r5	 r1	 r6	 ror #27										
sbcsne	r5	 r1	 r6	 ror #27										
rscne	r5	 r1	 r6	 ror #27										
rscsne	r5	 r1	 r6	 ror #27										
smlattne	r1	 r6	 sp	 r5										
tstne	r1	 r6	 ror #27											
teqne	r1	 r6	 ror #27											
teqne	r1	 r6	 ror #27											
smlalttne	r5	 r1	 r6	 sp										
cmpne	r1	 r6	 ror #27											
cmnne	r1	 r6	 ror #27											
cmnne	r1	 r6	 ror #27											
orrne	r5	 r1	 r6	 ror #27										
orrsne	r5	 r1	 r6	 ror #27										
		"; <UNDEFINED> instruction: 0x11a15de6"												
		"; <UNDEFINED> instruction: 0x11b15de6"												
bicne	r5	 r1	 r6	 ror #27										
bicsne	r5	 r1	 r6	 ror #27										
mvnne	r5	 r6	 ror #27											
mvnsne	r5	 r6	 ror #27											
andne	r5	 r1	 #14720	"; 0x3980"										
andsne	r5	 r1	 #14720	"; 0x3980"										
eorne	r5	 r1	 #14720	"; 0x3980"										
eorsne	r5	 r1	 #14720	"; 0x3980"										
subne	r5	 r1	 #14720	"; 0x3980"										
subsne	r5	 r1	 #14720	"; 0x3980"										
rsbne	r5	 r1	 #14720	"; 0x3980"										
rsbsne	r5	 r1	 #14720	"; 0x3980"										
addne	r5	 r1	 #14720	"; 0x3980"										
addsne	r5	 r1	 #14720	"; 0x3980"										
adcne	r5	 r1	 #14720	"; 0x3980"										
adcsne	r5	 r1	 #14720	"; 0x3980"										
sbcne	r5	 r1	 #14720	"; 0x3980"										
sbcsne	r5	 r1	 #14720	"; 0x3980"										
rscne	r5	 r1	 #14720	"; 0x3980"										
rscsne	r5	 r1	 #14720	"; 0x3980"										
movwne	r5	 #7654	"; 0x1de6"											
tstne	r1	 #14720	"; 0x3980"											
teqne	r1	 #14720	"; 0x3980"											
teqne	r1	 #14720	"; 0x3980"											
movtne	r5	 #7654	"; 0x1de6"											
cmpne	r1	 #14720	"; 0x3980"											
cmnne	r1	 #14720	"; 0x3980"											
cmnne	r1	 #14720	"; 0x3980"											
orrne	r5	 r1	 #14720	"; 0x3980"										
orrsne	r5	 r1	 #14720	"; 0x3980"										
		"; <UNDEFINED> instruction: 0x13a15de6"												
		"; <UNDEFINED> instruction: 0x13b15de6"												
bicne	r5	 r1	 #14720	"; 0x3980"										
bicsne	r5	 r1	 #14720	"; 0x3980"										
mvnne	r5	 #14720	"; 0x3980"											
mvnsne	r5	 #14720	"; 0x3980"											
strne	r5	 [r1]	 #-3558	"; 0xfffff21a"										
ldrne	r5	 [r1]	 #-3558	"; 0xfffff21a"										
strtne	r5	 [r1]	 #-3558	"; 0xfffff21a"										
ldrtne	r5	 [r1]	 #-3558	"; 0xfffff21a"										
strbne	r5	 [r1]	 #-3558	"; 0xfffff21a"										
ldrbne	r5	 [r1]	 #-3558	"; 0xfffff21a"										
strbtne	r5	 [r1]	 #-3558	"; 0xfffff21a"										
ldrbtne	r5	 [r1]	 #-3558	"; 0xfffff21a"										
strne	r5	 [r1]	 #3558	"; 0xde6"										
ldrne	r5	 [r1]	 #3558	"; 0xde6"										
strtne	r5	 [r1]	 #3558	"; 0xde6"										
ldrtne	r5	 [r1]	 #3558	"; 0xde6"										
strbne	r5	 [r1]	 #3558	"; 0xde6"										
ldrbne	r5	 [r1]	 #3558	"; 0xde6"										
strbtne	r5	 [r1]	 #3558	"; 0xde6"										
ldrbtne	r5	 [r1]	 #3558	"; 0xde6"										
strne	r5	 [r1	 #-3558]	"; 0xfffff21a"										
ldrne	r5	 [r1	 #-3558]	"; 0xfffff21a"										
strne	r5	 [r1	 #-3558]!	"; 0xfffff21a"										
ldrne	r5	 [r1	 #-3558]!	"; 0xfffff21a"										
strbne	r5	 [r1	 #-3558]	"; 0xfffff21a"										
ldrbne	r5	 [r1	 #-3558]	"; 0xfffff21a"										
strbne	r5	 [r1	 #-3558]!	"; 0xfffff21a"										
ldrbne	r5	 [r1	 #-3558]!	"; 0xfffff21a"										
strne	r5	 [r1	 #3558]	"; 0xde6"										
ldrne	r5	 [r1	 #3558]	"; 0xde6"										
strne	r5	 [r1	 #3558]!	"; 0xde6"										
ldrne	r5	 [r1	 #3558]!	"; 0xde6"										
strbne	r5	 [r1	 #3558]	"; 0xde6"										
ldrbne	r5	 [r1	 #3558]	"; 0xde6"										
strbne	r5	 [r1	 #3558]!	"; 0xde6"										
ldrbne	r5	 [r1	 #3558]!	"; 0xde6"										
strne	r5	 [r1]	 -r6	 ror #27										
ldrne	r5	 [r1]	 -r6	 ror #27										
strtne	r5	 [r1]	 -r6	 ror #27										
ldrtne	r5	 [r1]	 -r6	 ror #27										
strbne	r5	 [r1]	 -r6	 ror #27										
ldrbne	r5	 [r1]	 -r6	 ror #27										
strbtne	r5	 [r1]	 -r6	 ror #27										
ldrbtne	r5	 [r1]	 -r6	 ror #27										
strne	r5	 [r1]	 r6	 ror #27										
ldrne	r5	 [r1]	 r6	 ror #27										
strtne	r5	 [r1]	 r6	 ror #27										
ldrtne	r5	 [r1]	 r6	 ror #27										
strbne	r5	 [r1]	 r6	 ror #27										
ldrbne	r5	 [r1]	 r6	 ror #27										
strbtne	r5	 [r1]	 r6	 ror #27										
ldrbtne	r5	 [r1]	 r6	 ror #27										
strne	r5	 [r1	 -r6	 ror #27]										
ldrne	r5	 [r1	 -r6	 ror #27]										
strne	r5	 [r1	 -r6	 ror #27]!										
ldrne	r5	 [r1	 -r6	 ror #27]!										
strbne	r5	 [r1	 -r6	 ror #27]										
ldrbne	r5	 [r1	 -r6	 ror #27]										
strbne	r5	 [r1	 -r6	 ror #27]!										
ldrbne	r5	 [r1	 -r6	 ror #27]!										
strne	r5	 [r1	 r6	 ror #27]										
ldrne	r5	 [r1	 r6	 ror #27]										
strne	r5	 [r1	 r6	 ror #27]!										
ldrne	r5	 [r1	 r6	 ror #27]!										
strbne	r5	 [r1	 r6	 ror #27]										
ldrbne	r5	 [r1	 r6	 ror #27]										
strbne	r5	 [r1	 r6	 ror #27]!										
ldrbne	r5	 [r1	 r6	 ror #27]!										
stmdane	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmdane	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmdane	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmdane	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmdane	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmdane	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
stmdane	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmdane	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
stmne	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmne	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmiane	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmne	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmiane	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmne	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
stmiane	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmne	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
stmdbne	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmdbne	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmdbne	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmdbne	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmdbne	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmdbne	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
stmdbne	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmdbne	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
stmibne	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmibne	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmibne	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmibne	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmibne	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmibne	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
stmibne	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmibne	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
bne	15fe20 <__undef_stack+0x4de60>													
bne	55fe24 <__undef_stack+0x44de64>													
bne	95fe28 <__undef_stack+0x84de68>													
bne	d5fe2c <__undef_stack+0xc4de6c>													
bne	115fe30 <__undef_stack+0x104de70>													
bne	155fe34 <__undef_stack+0x144de74>													
bne	195fe38 <__undef_stack+0x184de78>													
bne	1d5fe3c <__undef_stack+0x1c4de7c>													
bne	fe15fe40 <LRemap+0x15fe31>													
bne	fe55fe44 <LRemap+0x55fe35>													
bne	fe95fe48 <LRemap+0x95fe39>													
bne	fed5fe4c <LRemap+0xd5fe3d>													
bne	ff15fe50 <LRemap+0x115fe41>													
bne	ff55fe54 <LRemap+0x155fe45>													
bne	ff95fe58 <LRemap+0x195fe49>													
bne	ffd5fe5c <LRemap+0x1d5fe4d>													
blne	15fe60 <__undef_stack+0x4dea0>													
blne	55fe64 <__undef_stack+0x44dea4>													
blne	95fe68 <__undef_stack+0x84dea8>													
blne	d5fe6c <__undef_stack+0xc4deac>													
blne	115fe70 <__undef_stack+0x104deb0>													
blne	155fe74 <__undef_stack+0x144deb4>													
blne	195fe78 <__undef_stack+0x184deb8>													
blne	1d5fe7c <__undef_stack+0x1c4debc>													
blne	fe15fe80 <LRemap+0x15fe71>													
blne	fe55fe84 <LRemap+0x55fe75>													
blne	fe95fe88 <LRemap+0x95fe79>													
blne	fed5fe8c <LRemap+0xd5fe7d>													
blne	ff15fe90 <LRemap+0x115fe81>													
blne	ff55fe94 <LRemap+0x155fe85>													
blne	ff95fe98 <LRemap+0x195fe89>													
blne	ffd5fe9c <LRemap+0x1d5fe8d>													
stcne	13	 cr5	 [r1]	 {230}	"; 0xe6"									
ldcne	13	 cr5	 [r1]	 {230}	"; 0xe6"									
stcne	13	 cr5	 [r1]	 #-920	"; 0xfffffc68"									
ldcne	13	 cr5	 [r1]	 #-920	"; 0xfffffc68"									
mcrrne	13	14	 r5	 r1	 cr6									
mrrcne	13	14	 r5	 r1	 cr6									
stclne	13	 cr5	 [r1]	 #-920	"; 0xfffffc68"									
ldclne	13	 cr5	 [r1]	 #-920	"; 0xfffffc68"									
stcne	13	 cr5	 [r1]	 {230}	"; 0xe6"									
ldcne	13	 cr5	 [r1]	 {230}	"; 0xe6"									
stcne	13	 cr5	 [r1]	 #920	"; 0x398"									
ldcne	13	 cr5	 [r1]	 #920	"; 0x398"									
stclne	13	 cr5	 [r1]	 {230}	"; 0xe6"									
ldclne	13	 cr5	 [r1]	 {230}	"; 0xe6"									
stclne	13	 cr5	 [r1]	 #920	"; 0x398"									
ldclne	13	 cr5	 [r1]	 #920	"; 0x398"									
stcne	13	 cr5	 [r1	 #-920]	"; 0xfffffc68"									
ldcne	13	 cr5	 [r1	 #-920]	"; 0xfffffc68"									
stcne	13	 cr5	 [r1	 #-920]!	"; 0xfffffc68"									
ldcne	13	 cr5	 [r1	 #-920]!	"; 0xfffffc68"									
stclne	13	 cr5	 [r1	 #-920]	"; 0xfffffc68"									
ldclne	13	 cr5	 [r1	 #-920]	"; 0xfffffc68"									
stclne	13	 cr5	 [r1	 #-920]!	"; 0xfffffc68"									
ldclne	13	 cr5	 [r1	 #-920]!	"; 0xfffffc68"									
stcne	13	 cr5	 [r1	 #920]	"; 0x398"									
ldcne	13	 cr5	 [r1	 #920]	"; 0x398"									
stcne	13	 cr5	 [r1	 #920]!	"; 0x398"									
ldcne	13	 cr5	 [r1	 #920]!	"; 0x398"									
stclne	13	 cr5	 [r1	 #920]	"; 0x398"									
ldclne	13	 cr5	 [r1	 #920]	"; 0x398"									
stclne	13	 cr5	 [r1	 #920]!	"; 0x398"									
ldclne	13	 cr5	 [r1	 #920]!	"; 0x398"									
cdpne	13	0	 cr5	 cr1	 cr6	 {7}								
cdpne	13	1	 cr5	 cr1	 cr6	 {7}								
cdpne	13	2	 cr5	 cr1	 cr6	 {7}								
cdpne	13	3	 cr5	 cr1	 cr6	 {7}								
cdpne	13	4	 cr5	 cr1	 cr6	 {7}								
cdpne	13	5	 cr5	 cr1	 cr6	 {7}								
cdpne	13	6	 cr5	 cr1	 cr6	 {7}								
cdpne	13	7	 cr5	 cr1	 cr6	 {7}								
cdpne	13	8	 cr5	 cr1	 cr6	 {7}								
cdpne	13	9	 cr5	 cr1	 cr6	 {7}								
cdpne	13	10	 cr5	 cr1	 cr6	 {7}								
cdpne	13	11	 cr5	 cr1	 cr6	 {7}								
cdpne	13	12	 cr5	 cr1	 cr6	 {7}								
cdpne	13	13	 cr5	 cr1	 cr6	 {7}								
cdpne	13	14	 cr5	 cr1	 cr6	 {7}								
cdpne	13	15	 cr5	 cr1	 cr6	 {7}								
svcne	0x00015de6													
svcne	0x00115de6													
svcne	0x00215de6													
svcne	0x00315de6													
svcne	0x00415de6													
svcne	0x00515de6													
svcne	0x00615de6													
svcne	0x00715de6													
svcne	0x00815de6													
svcne	0x00915de6													
svcne	0x00a15de6													
svcne	0x00b15de6													
svcne	0x00c15de6													
svcne	0x00d15de6													
svcne	0x00e15de6													
svcne	0x00f15de6													
andcs	r5	 r1	 r6	 ror #27										
andscs	r5	 r1	 r6	 ror #27										
eorcs	r5	 r1	 r6	 ror #27										
eorscs	r5	 r1	 r6	 ror #27										
subcs	r5	 r1	 r6	 ror #27										
subscs	r5	 r1	 r6	 ror #27										
rsbcs	r5	 r1	 r6	 ror #27										
rsbscs	r5	 r1	 r6	 ror #27										
addcs	r5	 r1	 r6	 ror #27										
addscs	r5	 r1	 r6	 ror #27										
adccs	r5	 r1	 r6	 ror #27										
adcscs	r5	 r1	 r6	 ror #27										
sbccs	r5	 r1	 r6	 ror #27										
sbcscs	r5	 r1	 r6	 ror #27										
rsccs	r5	 r1	 r6	 ror #27										
rscscs	r5	 r1	 r6	 ror #27										
smlattcs	r1	 r6	 sp	 r5										
tstcs	r1	 r6	 ror #27											
teqcs	r1	 r6	 ror #27											
teqcs	r1	 r6	 ror #27											
smlalttcs	r5	 r1	 r6	 sp										
cmpcs	r1	 r6	 ror #27											
cmncs	r1	 r6	 ror #27											
cmncs	r1	 r6	 ror #27											
orrcs	r5	 r1	 r6	 ror #27										
orrscs	r5	 r1	 r6	 ror #27										
		"; <UNDEFINED> instruction: 0x21a15de6"												
		"; <UNDEFINED> instruction: 0x21b15de6"												
biccs	r5	 r1	 r6	 ror #27										
bicscs	r5	 r1	 r6	 ror #27										
mvncs	r5	 r6	 ror #27											
mvnscs	r5	 r6	 ror #27											
andcs	r5	 r1	 #14720	"; 0x3980"										
andscs	r5	 r1	 #14720	"; 0x3980"										
eorcs	r5	 r1	 #14720	"; 0x3980"										
eorscs	r5	 r1	 #14720	"; 0x3980"										
subcs	r5	 r1	 #14720	"; 0x3980"										
subscs	r5	 r1	 #14720	"; 0x3980"										
rsbcs	r5	 r1	 #14720	"; 0x3980"										
rsbscs	r5	 r1	 #14720	"; 0x3980"										
addcs	r5	 r1	 #14720	"; 0x3980"										
addscs	r5	 r1	 #14720	"; 0x3980"										
adccs	r5	 r1	 #14720	"; 0x3980"										
adcscs	r5	 r1	 #14720	"; 0x3980"										
sbccs	r5	 r1	 #14720	"; 0x3980"										
sbcscs	r5	 r1	 #14720	"; 0x3980"										
rsccs	r5	 r1	 #14720	"; 0x3980"										
rscscs	r5	 r1	 #14720	"; 0x3980"										
movwcs	r5	 #7654	"; 0x1de6"											
tstcs	r1	 #14720	"; 0x3980"											
teqcs	r1	 #14720	"; 0x3980"											
teqcs	r1	 #14720	"; 0x3980"											
movtcs	r5	 #7654	"; 0x1de6"											
cmpcs	r1	 #14720	"; 0x3980"											
cmncs	r1	 #14720	"; 0x3980"											
cmncs	r1	 #14720	"; 0x3980"											
orrcs	r5	 r1	 #14720	"; 0x3980"										
orrscs	r5	 r1	 #14720	"; 0x3980"										
		"; <UNDEFINED> instruction: 0x23a15de6"												
		"; <UNDEFINED> instruction: 0x23b15de6"												
biccs	r5	 r1	 #14720	"; 0x3980"										
bicscs	r5	 r1	 #14720	"; 0x3980"										
mvncs	r5	 #14720	"; 0x3980"											
mvnscs	r5	 #14720	"; 0x3980"											
strcs	r5	 [r1]	 #-3558	"; 0xfffff21a"										
ldrcs	r5	 [r1]	 #-3558	"; 0xfffff21a"										
strtcs	r5	 [r1]	 #-3558	"; 0xfffff21a"										
ldrtcs	r5	 [r1]	 #-3558	"; 0xfffff21a"										
strbcs	r5	 [r1]	 #-3558	"; 0xfffff21a"										
ldrbcs	r5	 [r1]	 #-3558	"; 0xfffff21a"										
strbtcs	r5	 [r1]	 #-3558	"; 0xfffff21a"										
ldrbtcs	r5	 [r1]	 #-3558	"; 0xfffff21a"										
strcs	r5	 [r1]	 #3558	"; 0xde6"										
ldrcs	r5	 [r1]	 #3558	"; 0xde6"										
strtcs	r5	 [r1]	 #3558	"; 0xde6"										
ldrtcs	r5	 [r1]	 #3558	"; 0xde6"										
strbcs	r5	 [r1]	 #3558	"; 0xde6"										
ldrbcs	r5	 [r1]	 #3558	"; 0xde6"										
strbtcs	r5	 [r1]	 #3558	"; 0xde6"										
ldrbtcs	r5	 [r1]	 #3558	"; 0xde6"										
strcs	r5	 [r1	 #-3558]	"; 0xfffff21a"										
ldrcs	r5	 [r1	 #-3558]	"; 0xfffff21a"										
strcs	r5	 [r1	 #-3558]!	"; 0xfffff21a"										
ldrcs	r5	 [r1	 #-3558]!	"; 0xfffff21a"										
strbcs	r5	 [r1	 #-3558]	"; 0xfffff21a"										
ldrbcs	r5	 [r1	 #-3558]	"; 0xfffff21a"										
strbcs	r5	 [r1	 #-3558]!	"; 0xfffff21a"										
ldrbcs	r5	 [r1	 #-3558]!	"; 0xfffff21a"										
strcs	r5	 [r1	 #3558]	"; 0xde6"										
ldrcs	r5	 [r1	 #3558]	"; 0xde6"										
strcs	r5	 [r1	 #3558]!	"; 0xde6"										
ldrcs	r5	 [r1	 #3558]!	"; 0xde6"										
strbcs	r5	 [r1	 #3558]	"; 0xde6"										
ldrbcs	r5	 [r1	 #3558]	"; 0xde6"										
strbcs	r5	 [r1	 #3558]!	"; 0xde6"										
ldrbcs	r5	 [r1	 #3558]!	"; 0xde6"										
strcs	r5	 [r1]	 -r6	 ror #27										
ldrcs	r5	 [r1]	 -r6	 ror #27										
strtcs	r5	 [r1]	 -r6	 ror #27										
ldrtcs	r5	 [r1]	 -r6	 ror #27										
strbcs	r5	 [r1]	 -r6	 ror #27										
ldrbcs	r5	 [r1]	 -r6	 ror #27										
strbtcs	r5	 [r1]	 -r6	 ror #27										
ldrbtcs	r5	 [r1]	 -r6	 ror #27										
strcs	r5	 [r1]	 r6	 ror #27										
ldrcs	r5	 [r1]	 r6	 ror #27										
strtcs	r5	 [r1]	 r6	 ror #27										
ldrtcs	r5	 [r1]	 r6	 ror #27										
strbcs	r5	 [r1]	 r6	 ror #27										
ldrbcs	r5	 [r1]	 r6	 ror #27										
strbtcs	r5	 [r1]	 r6	 ror #27										
ldrbtcs	r5	 [r1]	 r6	 ror #27										
strcs	r5	 [r1	 -r6	 ror #27]										
ldrcs	r5	 [r1	 -r6	 ror #27]										
strcs	r5	 [r1	 -r6	 ror #27]!										
ldrcs	r5	 [r1	 -r6	 ror #27]!										
strbcs	r5	 [r1	 -r6	 ror #27]										
ldrbcs	r5	 [r1	 -r6	 ror #27]										
strbcs	r5	 [r1	 -r6	 ror #27]!										
ldrbcs	r5	 [r1	 -r6	 ror #27]!										
strcs	r5	 [r1	 r6	 ror #27]										
ldrcs	r5	 [r1	 r6	 ror #27]										
strcs	r5	 [r1	 r6	 ror #27]!										
ldrcs	r5	 [r1	 r6	 ror #27]!										
strbcs	r5	 [r1	 r6	 ror #27]										
ldrbcs	r5	 [r1	 r6	 ror #27]										
strbcs	r5	 [r1	 r6	 ror #27]!										
ldrbcs	r5	 [r1	 r6	 ror #27]!										
stmdacs	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmdacs	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmdacs	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmdacs	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmdacs	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmdacs	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
stmdacs	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmdacs	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
stmcs	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmcs	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmiacs	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmcs	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmiacs	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmcs	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
stmiacs	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmcs	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
stmdbcs	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmdbcs	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmdbcs	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmdbcs	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmdbcs	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmdbcs	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
stmdbcs	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmdbcs	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
stmibcs	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmibcs	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmibcs	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmibcs	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmibcs	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmibcs	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
stmibcs	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmibcs	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
bcs	160220 <__undef_stack+0x4e260>													
bcs	560224 <__undef_stack+0x44e264>													
bcs	960228 <__undef_stack+0x84e268>													
bcs	d6022c <__undef_stack+0xc4e26c>													
bcs	1160230 <__undef_stack+0x104e270>													
bcs	1560234 <__undef_stack+0x144e274>													
bcs	1960238 <__undef_stack+0x184e278>													
bcs	1d6023c <__undef_stack+0x1c4e27c>													
bcs	fe160240 <LRemap+0x160231>													
bcs	fe560244 <LRemap+0x560235>													
bcs	fe960248 <LRemap+0x960239>													
bcs	fed6024c <LRemap+0xd6023d>													
bcs	ff160250 <LRemap+0x1160241>													
bcs	ff560254 <LRemap+0x1560245>													
bcs	ff960258 <LRemap+0x1960249>													
bcs	ffd6025c <LRemap+0x1d6024d>													
blcs	160260 <__undef_stack+0x4e2a0>													
blcs	560264 <__undef_stack+0x44e2a4>													
blcs	960268 <__undef_stack+0x84e2a8>													
blcs	d6026c <__undef_stack+0xc4e2ac>													
blcs	1160270 <__undef_stack+0x104e2b0>													
blcs	1560274 <__undef_stack+0x144e2b4>													
blcs	1960278 <__undef_stack+0x184e2b8>													
blcs	1d6027c <__undef_stack+0x1c4e2bc>													
blcs	fe160280 <LRemap+0x160271>													
blcs	fe560284 <LRemap+0x560275>													
blcs	fe960288 <LRemap+0x960279>													
blcs	fed6028c <LRemap+0xd6027d>													
blcs	ff160290 <LRemap+0x1160281>													
blcs	ff560294 <LRemap+0x1560285>													
blcs	ff960298 <LRemap+0x1960289>													
blcs	ffd6029c <LRemap+0x1d6028d>													
stccs	13	 cr5	 [r1]	 {230}	"; 0xe6"									
ldccs	13	 cr5	 [r1]	 {230}	"; 0xe6"									
stccs	13	 cr5	 [r1]	 #-920	"; 0xfffffc68"									
ldccs	13	 cr5	 [r1]	 #-920	"; 0xfffffc68"									
mcrrcs	13	14	 r5	 r1	 cr6									
mrrccs	13	14	 r5	 r1	 cr6									
stclcs	13	 cr5	 [r1]	 #-920	"; 0xfffffc68"									
ldclcs	13	 cr5	 [r1]	 #-920	"; 0xfffffc68"									
stccs	13	 cr5	 [r1]	 {230}	"; 0xe6"									
ldccs	13	 cr5	 [r1]	 {230}	"; 0xe6"									
stccs	13	 cr5	 [r1]	 #920	"; 0x398"									
ldccs	13	 cr5	 [r1]	 #920	"; 0x398"									
stclcs	13	 cr5	 [r1]	 {230}	"; 0xe6"									
ldclcs	13	 cr5	 [r1]	 {230}	"; 0xe6"									
stclcs	13	 cr5	 [r1]	 #920	"; 0x398"									
ldclcs	13	 cr5	 [r1]	 #920	"; 0x398"									
stccs	13	 cr5	 [r1	 #-920]	"; 0xfffffc68"									
ldccs	13	 cr5	 [r1	 #-920]	"; 0xfffffc68"									
stccs	13	 cr5	 [r1	 #-920]!	"; 0xfffffc68"									
ldccs	13	 cr5	 [r1	 #-920]!	"; 0xfffffc68"									
stclcs	13	 cr5	 [r1	 #-920]	"; 0xfffffc68"									
ldclcs	13	 cr5	 [r1	 #-920]	"; 0xfffffc68"									
stclcs	13	 cr5	 [r1	 #-920]!	"; 0xfffffc68"									
ldclcs	13	 cr5	 [r1	 #-920]!	"; 0xfffffc68"									
stccs	13	 cr5	 [r1	 #920]	"; 0x398"									
ldccs	13	 cr5	 [r1	 #920]	"; 0x398"									
stccs	13	 cr5	 [r1	 #920]!	"; 0x398"									
ldccs	13	 cr5	 [r1	 #920]!	"; 0x398"									
stclcs	13	 cr5	 [r1	 #920]	"; 0x398"									
ldclcs	13	 cr5	 [r1	 #920]	"; 0x398"									
stclcs	13	 cr5	 [r1	 #920]!	"; 0x398"									
ldclcs	13	 cr5	 [r1	 #920]!	"; 0x398"									
cdpcs	13	0	 cr5	 cr1	 cr6	 {7}								
cdpcs	13	1	 cr5	 cr1	 cr6	 {7}								
cdpcs	13	2	 cr5	 cr1	 cr6	 {7}								
cdpcs	13	3	 cr5	 cr1	 cr6	 {7}								
cdpcs	13	4	 cr5	 cr1	 cr6	 {7}								
cdpcs	13	5	 cr5	 cr1	 cr6	 {7}								
cdpcs	13	6	 cr5	 cr1	 cr6	 {7}								
cdpcs	13	7	 cr5	 cr1	 cr6	 {7}								
cdpcs	13	8	 cr5	 cr1	 cr6	 {7}								
cdpcs	13	9	 cr5	 cr1	 cr6	 {7}								
cdpcs	13	10	 cr5	 cr1	 cr6	 {7}								
cdpcs	13	11	 cr5	 cr1	 cr6	 {7}								
cdpcs	13	12	 cr5	 cr1	 cr6	 {7}								
cdpcs	13	13	 cr5	 cr1	 cr6	 {7}								
cdpcs	13	14	 cr5	 cr1	 cr6	 {7}								
cdpcs	13	15	 cr5	 cr1	 cr6	 {7}								
svccs	0x00015de6													
svccs	0x00115de6													
svccs	0x00215de6													
svccs	0x00315de6													
svccs	0x00415de6													
svccs	0x00515de6													
svccs	0x00615de6													
svccs	0x00715de6													
svccs	0x00815de6													
svccs	0x00915de6													
svccs	0x00a15de6													
svccs	0x00b15de6													
svccs	0x00c15de6													
svccs	0x00d15de6													
svccs	0x00e15de6													
svccs	0x00f15de6													
andcc	r5	 r1	 r6	 ror #27										
andscc	r5	 r1	 r6	 ror #27										
eorcc	r5	 r1	 r6	 ror #27										
eorscc	r5	 r1	 r6	 ror #27										
subcc	r5	 r1	 r6	 ror #27										
subscc	r5	 r1	 r6	 ror #27										
rsbcc	r5	 r1	 r6	 ror #27										
rsbscc	r5	 r1	 r6	 ror #27										
addcc	r5	 r1	 r6	 ror #27										
addscc	r5	 r1	 r6	 ror #27										
adccc	r5	 r1	 r6	 ror #27										
adcscc	r5	 r1	 r6	 ror #27										
sbccc	r5	 r1	 r6	 ror #27										
sbcscc	r5	 r1	 r6	 ror #27										
rsccc	r5	 r1	 r6	 ror #27										
rscscc	r5	 r1	 r6	 ror #27										
smlattcc	r1	 r6	 sp	 r5										
tstcc	r1	 r6	 ror #27											
teqcc	r1	 r6	 ror #27											
teqcc	r1	 r6	 ror #27											
smlalttcc	r5	 r1	 r6	 sp										
cmpcc	r1	 r6	 ror #27											
cmncc	r1	 r6	 ror #27											
cmncc	r1	 r6	 ror #27											
orrcc	r5	 r1	 r6	 ror #27										
orrscc	r5	 r1	 r6	 ror #27										
		"; <UNDEFINED> instruction: 0x31a15de6"												
		"; <UNDEFINED> instruction: 0x31b15de6"												
biccc	r5	 r1	 r6	 ror #27										
bicscc	r5	 r1	 r6	 ror #27										
mvncc	r5	 r6	 ror #27											
mvnscc	r5	 r6	 ror #27											
andcc	r5	 r1	 #14720	"; 0x3980"										
andscc	r5	 r1	 #14720	"; 0x3980"										
eorcc	r5	 r1	 #14720	"; 0x3980"										
eorscc	r5	 r1	 #14720	"; 0x3980"										
subcc	r5	 r1	 #14720	"; 0x3980"										
subscc	r5	 r1	 #14720	"; 0x3980"										
rsbcc	r5	 r1	 #14720	"; 0x3980"										
rsbscc	r5	 r1	 #14720	"; 0x3980"										
addcc	r5	 r1	 #14720	"; 0x3980"										
addscc	r5	 r1	 #14720	"; 0x3980"										
adccc	r5	 r1	 #14720	"; 0x3980"										
adcscc	r5	 r1	 #14720	"; 0x3980"										
sbccc	r5	 r1	 #14720	"; 0x3980"										
sbcscc	r5	 r1	 #14720	"; 0x3980"										
rsccc	r5	 r1	 #14720	"; 0x3980"										
rscscc	r5	 r1	 #14720	"; 0x3980"										
movwcc	r5	 #7654	"; 0x1de6"											
tstcc	r1	 #14720	"; 0x3980"											
teqcc	r1	 #14720	"; 0x3980"											
teqcc	r1	 #14720	"; 0x3980"											
movtcc	r5	 #7654	"; 0x1de6"											
cmpcc	r1	 #14720	"; 0x3980"											
cmncc	r1	 #14720	"; 0x3980"											
cmncc	r1	 #14720	"; 0x3980"											
orrcc	r5	 r1	 #14720	"; 0x3980"										
orrscc	r5	 r1	 #14720	"; 0x3980"										
		"; <UNDEFINED> instruction: 0x33a15de6"												
		"; <UNDEFINED> instruction: 0x33b15de6"												
biccc	r5	 r1	 #14720	"; 0x3980"										
bicscc	r5	 r1	 #14720	"; 0x3980"										
mvncc	r5	 #14720	"; 0x3980"											
mvnscc	r5	 #14720	"; 0x3980"											
strcc	r5	 [r1]	 #-3558	"; 0xfffff21a"										
ldrcc	r5	 [r1]	 #-3558	"; 0xfffff21a"										
strtcc	r5	 [r1]	 #-3558	"; 0xfffff21a"										
ldrtcc	r5	 [r1]	 #-3558	"; 0xfffff21a"										
strbcc	r5	 [r1]	 #-3558	"; 0xfffff21a"										
ldrbcc	r5	 [r1]	 #-3558	"; 0xfffff21a"										
strbtcc	r5	 [r1]	 #-3558	"; 0xfffff21a"										
ldrbtcc	r5	 [r1]	 #-3558	"; 0xfffff21a"										
strcc	r5	 [r1]	 #3558	"; 0xde6"										
ldrcc	r5	 [r1]	 #3558	"; 0xde6"										
strtcc	r5	 [r1]	 #3558	"; 0xde6"										
ldrtcc	r5	 [r1]	 #3558	"; 0xde6"										
strbcc	r5	 [r1]	 #3558	"; 0xde6"										
ldrbcc	r5	 [r1]	 #3558	"; 0xde6"										
strbtcc	r5	 [r1]	 #3558	"; 0xde6"										
ldrbtcc	r5	 [r1]	 #3558	"; 0xde6"										
strcc	r5	 [r1	 #-3558]	"; 0xfffff21a"										
ldrcc	r5	 [r1	 #-3558]	"; 0xfffff21a"										
strcc	r5	 [r1	 #-3558]!	"; 0xfffff21a"										
ldrcc	r5	 [r1	 #-3558]!	"; 0xfffff21a"										
strbcc	r5	 [r1	 #-3558]	"; 0xfffff21a"										
ldrbcc	r5	 [r1	 #-3558]	"; 0xfffff21a"										
strbcc	r5	 [r1	 #-3558]!	"; 0xfffff21a"										
ldrbcc	r5	 [r1	 #-3558]!	"; 0xfffff21a"										
strcc	r5	 [r1	 #3558]	"; 0xde6"										
ldrcc	r5	 [r1	 #3558]	"; 0xde6"										
strcc	r5	 [r1	 #3558]!	"; 0xde6"										
ldrcc	r5	 [r1	 #3558]!	"; 0xde6"										
strbcc	r5	 [r1	 #3558]	"; 0xde6"										
ldrbcc	r5	 [r1	 #3558]	"; 0xde6"										
strbcc	r5	 [r1	 #3558]!	"; 0xde6"										
ldrbcc	r5	 [r1	 #3558]!	"; 0xde6"										
strcc	r5	 [r1]	 -r6	 ror #27										
ldrcc	r5	 [r1]	 -r6	 ror #27										
strtcc	r5	 [r1]	 -r6	 ror #27										
ldrtcc	r5	 [r1]	 -r6	 ror #27										
strbcc	r5	 [r1]	 -r6	 ror #27										
ldrbcc	r5	 [r1]	 -r6	 ror #27										
strbtcc	r5	 [r1]	 -r6	 ror #27										
ldrbtcc	r5	 [r1]	 -r6	 ror #27										
strcc	r5	 [r1]	 r6	 ror #27										
ldrcc	r5	 [r1]	 r6	 ror #27										
strtcc	r5	 [r1]	 r6	 ror #27										
ldrtcc	r5	 [r1]	 r6	 ror #27										
strbcc	r5	 [r1]	 r6	 ror #27										
ldrbcc	r5	 [r1]	 r6	 ror #27										
strbtcc	r5	 [r1]	 r6	 ror #27										
ldrbtcc	r5	 [r1]	 r6	 ror #27										
strcc	r5	 [r1	 -r6	 ror #27]										
ldrcc	r5	 [r1	 -r6	 ror #27]										
strcc	r5	 [r1	 -r6	 ror #27]!										
ldrcc	r5	 [r1	 -r6	 ror #27]!										
strbcc	r5	 [r1	 -r6	 ror #27]										
ldrbcc	r5	 [r1	 -r6	 ror #27]										
strbcc	r5	 [r1	 -r6	 ror #27]!										
ldrbcc	r5	 [r1	 -r6	 ror #27]!										
strcc	r5	 [r1	 r6	 ror #27]										
ldrcc	r5	 [r1	 r6	 ror #27]										
strcc	r5	 [r1	 r6	 ror #27]!										
ldrcc	r5	 [r1	 r6	 ror #27]!										
strbcc	r5	 [r1	 r6	 ror #27]										
ldrbcc	r5	 [r1	 r6	 ror #27]										
strbcc	r5	 [r1	 r6	 ror #27]!										
ldrbcc	r5	 [r1	 r6	 ror #27]!										
stmdacc	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmdacc	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmdacc	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmdacc	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmdacc	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmdacc	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
stmdacc	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmdacc	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
stmcc	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmcc	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmiacc	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmcc	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmiacc	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmcc	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
stmiacc	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmcc	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
stmdbcc	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmdbcc	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmdbcc	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmdbcc	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmdbcc	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmdbcc	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
stmdbcc	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmdbcc	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
stmibcc	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmibcc	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmibcc	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmibcc	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmibcc	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmibcc	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
stmibcc	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmibcc	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
bcc	160620 <__undef_stack+0x4e660>													
bcc	560624 <__undef_stack+0x44e664>													
bcc	960628 <__undef_stack+0x84e668>													
bcc	d6062c <__undef_stack+0xc4e66c>													
bcc	1160630 <__undef_stack+0x104e670>													
bcc	1560634 <__undef_stack+0x144e674>													
bcc	1960638 <__undef_stack+0x184e678>													
bcc	1d6063c <__undef_stack+0x1c4e67c>													
bcc	fe160640 <LRemap+0x160631>													
bcc	fe560644 <LRemap+0x560635>													
bcc	fe960648 <LRemap+0x960639>													
bcc	fed6064c <LRemap+0xd6063d>													
bcc	ff160650 <LRemap+0x1160641>													
bcc	ff560654 <LRemap+0x1560645>													
bcc	ff960658 <LRemap+0x1960649>													
bcc	ffd6065c <LRemap+0x1d6064d>													
blcc	160660 <__undef_stack+0x4e6a0>													
blcc	560664 <__undef_stack+0x44e6a4>													
blcc	960668 <__undef_stack+0x84e6a8>													
blcc	d6066c <__undef_stack+0xc4e6ac>													
blcc	1160670 <__undef_stack+0x104e6b0>													
blcc	1560674 <__undef_stack+0x144e6b4>													
blcc	1960678 <__undef_stack+0x184e6b8>													
blcc	1d6067c <__undef_stack+0x1c4e6bc>													
blcc	fe160680 <LRemap+0x160671>													
blcc	fe560684 <LRemap+0x560675>													
blcc	fe960688 <LRemap+0x960679>													
blcc	fed6068c <LRemap+0xd6067d>													
blcc	ff160690 <LRemap+0x1160681>													
blcc	ff560694 <LRemap+0x1560685>													
blcc	ff960698 <LRemap+0x1960689>													
blcc	ffd6069c <LRemap+0x1d6068d>													
stccc	13	 cr5	 [r1]	 {230}	"; 0xe6"									
ldccc	13	 cr5	 [r1]	 {230}	"; 0xe6"									
stccc	13	 cr5	 [r1]	 #-920	"; 0xfffffc68"									
ldccc	13	 cr5	 [r1]	 #-920	"; 0xfffffc68"									
mcrrcc	13	14	 r5	 r1	 cr6									
mrrccc	13	14	 r5	 r1	 cr6									
stclcc	13	 cr5	 [r1]	 #-920	"; 0xfffffc68"									
ldclcc	13	 cr5	 [r1]	 #-920	"; 0xfffffc68"									
stccc	13	 cr5	 [r1]	 {230}	"; 0xe6"									
ldccc	13	 cr5	 [r1]	 {230}	"; 0xe6"									
stccc	13	 cr5	 [r1]	 #920	"; 0x398"									
ldccc	13	 cr5	 [r1]	 #920	"; 0x398"									
stclcc	13	 cr5	 [r1]	 {230}	"; 0xe6"									
ldclcc	13	 cr5	 [r1]	 {230}	"; 0xe6"									
stclcc	13	 cr5	 [r1]	 #920	"; 0x398"									
ldclcc	13	 cr5	 [r1]	 #920	"; 0x398"									
stccc	13	 cr5	 [r1	 #-920]	"; 0xfffffc68"									
ldccc	13	 cr5	 [r1	 #-920]	"; 0xfffffc68"									
stccc	13	 cr5	 [r1	 #-920]!	"; 0xfffffc68"									
ldccc	13	 cr5	 [r1	 #-920]!	"; 0xfffffc68"									
stclcc	13	 cr5	 [r1	 #-920]	"; 0xfffffc68"									
ldclcc	13	 cr5	 [r1	 #-920]	"; 0xfffffc68"									
stclcc	13	 cr5	 [r1	 #-920]!	"; 0xfffffc68"									
ldclcc	13	 cr5	 [r1	 #-920]!	"; 0xfffffc68"									
stccc	13	 cr5	 [r1	 #920]	"; 0x398"									
ldccc	13	 cr5	 [r1	 #920]	"; 0x398"									
stccc	13	 cr5	 [r1	 #920]!	"; 0x398"									
ldccc	13	 cr5	 [r1	 #920]!	"; 0x398"									
stclcc	13	 cr5	 [r1	 #920]	"; 0x398"									
ldclcc	13	 cr5	 [r1	 #920]	"; 0x398"									
stclcc	13	 cr5	 [r1	 #920]!	"; 0x398"									
ldclcc	13	 cr5	 [r1	 #920]!	"; 0x398"									
cdpcc	13	0	 cr5	 cr1	 cr6	 {7}								
cdpcc	13	1	 cr5	 cr1	 cr6	 {7}								
cdpcc	13	2	 cr5	 cr1	 cr6	 {7}								
cdpcc	13	3	 cr5	 cr1	 cr6	 {7}								
cdpcc	13	4	 cr5	 cr1	 cr6	 {7}								
cdpcc	13	5	 cr5	 cr1	 cr6	 {7}								
cdpcc	13	6	 cr5	 cr1	 cr6	 {7}								
cdpcc	13	7	 cr5	 cr1	 cr6	 {7}								
cdpcc	13	8	 cr5	 cr1	 cr6	 {7}								
cdpcc	13	9	 cr5	 cr1	 cr6	 {7}								
cdpcc	13	10	 cr5	 cr1	 cr6	 {7}								
cdpcc	13	11	 cr5	 cr1	 cr6	 {7}								
cdpcc	13	12	 cr5	 cr1	 cr6	 {7}								
cdpcc	13	13	 cr5	 cr1	 cr6	 {7}								
cdpcc	13	14	 cr5	 cr1	 cr6	 {7}								
cdpcc	13	15	 cr5	 cr1	 cr6	 {7}								
svccc	0x00015de6													
svccc	0x00115de6													
svccc	0x00215de6													
svccc	0x00315de6													
svccc	0x00415de6													
svccc	0x00515de6													
svccc	0x00615de6													
svccc	0x00715de6													
svccc	0x00815de6													
svccc	0x00915de6													
svccc	0x00a15de6													
svccc	0x00b15de6													
svccc	0x00c15de6													
svccc	0x00d15de6													
svccc	0x00e15de6													
svccc	0x00f15de6													
andmi	r0	 r0	 r2	 lsl #24										
andsmi	r0	 r0	 r2	 lsl #24										
eormi	r0	 r0	 r2	 lsl #24										
eorsmi	r0	 r0	 r2	 lsl #24										
submi	r0	 r0	 r2	 lsl #24										
subsmi	r0	 r0	 r2	 lsl #24										
rsbmi	r0	 r0	 r2	 lsl #24										
rsbsmi	r0	 r0	 r2	 lsl #24										
addmi	r0	 r0	 r2	 lsl #24										
addsmi	r0	 r0	 r2	 lsl #24										
adcmi	r0	 r0	 r2	 lsl #24										
adcsmi	r0	 r0	 r2	 lsl #24										
sbcmi	r0	 r0	 r2	 lsl #24										
sbcsmi	r0	 r0	 r2	 lsl #24										
rscmi	r0	 r0	 r2	 lsl #24										
rscsmi	r0	 r0	 r2	 lsl #24										
tstmi	r0	 r2	 lsl #24											
tstmi	r0	 r2	 lsl #24											
teqmi	r0	 r2	 lsl #24											
teqmi	r0	 r2	 lsl #24											
cmpmi	r0	 r2	 lsl #24											
cmpmi	r0	 r2	 lsl #24											
cmnmi	r0	 r2	 lsl #24											
cmnmi	r0	 r2	 lsl #24											
orrmi	r0	 r0	 r2	 lsl #24										
orrsmi	r0	 r0	 r2	 lsl #24										
lslmi	r0	 r2	 #24											
lslsmi	r0	 r2	 #24											
bicmi	r0	 r0	 r2	 lsl #24										
bicsmi	r0	 r0	 r2	 lsl #24										
mvnmi	r0	 r2	 lsl #24											
mvnsmi	r0	 r2	 lsl #24											
andmi	r0	 r0	 #512	"; 0x200"										
andsmi	r0	 r0	 #512	"; 0x200"										
eormi	r0	 r0	 #512	"; 0x200"										
eorsmi	r0	 r0	 #512	"; 0x200"										
submi	r0	 r0	 #512	"; 0x200"										
subsmi	r0	 r0	 #512	"; 0x200"										
rsbmi	r0	 r0	 #512	"; 0x200"										
rsbsmi	r0	 r0	 #512	"; 0x200"										
addmi	r0	 r0	 #512	"; 0x200"										
addsmi	r0	 r0	 #512	"; 0x200"										
adcmi	r0	 r0	 #512	"; 0x200"										
adcsmi	r0	 r0	 #512	"; 0x200"										
sbcmi	r0	 r0	 #512	"; 0x200"										
sbcsmi	r0	 r0	 #512	"; 0x200"										
rscmi	r0	 r0	 #512	"; 0x200"										
rscsmi	r0	 r0	 #512	"; 0x200"										
movwmi	r0	 #3074	"; 0xc02"											
tstmi	r0	 #512	"; 0x200"											
teqmi	r0	 #512	"; 0x200"											
teqmi	r0	 #512	"; 0x200"											
movtmi	r0	 #3074	"; 0xc02"											
cmpmi	r0	 #512	"; 0x200"											
cmnmi	r0	 #512	"; 0x200"											
cmnmi	r0	 #512	"; 0x200"											
orrmi	r0	 r0	 #512	"; 0x200"										
orrsmi	r0	 r0	 #512	"; 0x200"										
movmi	r0	 #512	"; 0x200"											
movsmi	r0	 #512	"; 0x200"											
bicmi	r0	 r0	 #512	"; 0x200"										
bicsmi	r0	 r0	 #512	"; 0x200"										
mvnmi	r0	 #512	"; 0x200"											
mvnsmi	r0	 #512	"; 0x200"											
strmi	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrmi	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strtmi	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrtmi	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strbmi	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrbmi	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strbtmi	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrbtmi	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strmi	r0	 [r0]	 #3074	"; 0xc02"										
ldrmi	r0	 [r0]	 #3074	"; 0xc02"										
strtmi	r0	 [r0]	 #3074	"; 0xc02"										
ldrtmi	r0	 [r0]	 #3074	"; 0xc02"										
strbmi	r0	 [r0]	 #3074	"; 0xc02"										
ldrbmi	r0	 [r0]	 #3074	"; 0xc02"										
strbtmi	r0	 [r0]	 #3074	"; 0xc02"										
ldrbtmi	r0	 [r0]	 #3074	"; 0xc02"										
strmi	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
ldrmi	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
strmi	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
ldrmi	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
strbmi	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
ldrbmi	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
strbmi	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
ldrbmi	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
strmi	r0	 [r0	 #3074]	"; 0xc02"										
ldrmi	r0	 [r0	 #3074]	"; 0xc02"										
strmi	r0	 [r0	 #3074]!	"; 0xc02"										
ldrmi	r0	 [r0	 #3074]!	"; 0xc02"										
strbmi	r0	 [r0	 #3074]	"; 0xc02"										
ldrbmi	r0	 [r0	 #3074]	"; 0xc02"										
strbmi	r0	 [r0	 #3074]!	"; 0xc02"										
ldrbmi	r0	 [r0	 #3074]!	"; 0xc02"										
strmi	r0	 [r0]	 -r2	 lsl #24										
ldrmi	r0	 [r0]	 -r2	 lsl #24										
strtmi	r0	 [r0]	 -r2	 lsl #24										
ldrtmi	r0	 [r0]	 -r2	 lsl #24										
strbmi	r0	 [r0]	 -r2	 lsl #24										
ldrbmi	r0	 [r0]	 -r2	 lsl #24										
strbtmi	r0	 [r0]	 -r2	 lsl #24										
ldrbtmi	r0	 [r0]	 -r2	 lsl #24										
strmi	r0	 [r0]	 r2	 lsl #24										
ldrmi	r0	 [r0]	 r2	 lsl #24										
strtmi	r0	 [r0]	 r2	 lsl #24										
ldrtmi	r0	 [r0]	 r2	 lsl #24										
strbmi	r0	 [r0]	 r2	 lsl #24										
ldrbmi	r0	 [r0]	 r2	 lsl #24										
strbtmi	r0	 [r0]	 r2	 lsl #24										
ldrbtmi	r0	 [r0]	 r2	 lsl #24										
strmi	r0	 [r0	 -r2	 lsl #24]										
ldrmi	r0	 [r0	 -r2	 lsl #24]										
strmi	r0	 [r0	 -r2	 lsl #24]!										
ldrmi	r0	 [r0	 -r2	 lsl #24]!										
strbmi	r0	 [r0	 -r2	 lsl #24]										
ldrbmi	r0	 [r0	 -r2	 lsl #24]										
strbmi	r0	 [r0	 -r2	 lsl #24]!										
ldrbmi	r0	 [r0	 -r2	 lsl #24]!										
strmi	r0	 [r0	 r2	 lsl #24]										
ldrmi	r0	 [r0	 r2	 lsl #24]										
strmi	r0	 [r0	 r2	 lsl #24]!										
ldrmi	r0	 [r0	 r2	 lsl #24]!										
strbmi	r0	 [r0	 r2	 lsl #24]										
ldrbmi	r0	 [r0	 r2	 lsl #24]										
strbmi	r0	 [r0	 r2	 lsl #24]!										
ldrbmi	r0	 [r0	 r2	 lsl #24]!										
stmdami	r0	 {r1	 sl	 fp}										
ldmdami	r0	 {r1	 sl	 fp}										
stmdami	r0!	 {r1	 sl	 fp}										
ldmdami	r0!	 {r1	 sl	 fp}										
stmdami	r0	 {r1	 sl	 fp}^										
ldmdami	r0	 {r1	 sl	 fp}^										
stmdami	r0!	 {r1	 sl	 fp}^										
ldmdami	r0!	 {r1	 sl	 fp}^										
stmmi	r0	 {r1	 sl	 fp}										
ldmmi	r0	 {r1	 sl	 fp}										
stmiami	r0!	 {r1	 sl	 fp}										
ldmmi	r0!	 {r1	 sl	 fp}										
stmiami	r0	 {r1	 sl	 fp}^										
ldmmi	r0	 {r1	 sl	 fp}^										
stmiami	r0!	 {r1	 sl	 fp}^										
ldmmi	r0!	 {r1	 sl	 fp}^										
stmdbmi	r0	 {r1	 sl	 fp}										
ldmdbmi	r0	 {r1	 sl	 fp}										
stmdbmi	r0!	 {r1	 sl	 fp}										
ldmdbmi	r0!	 {r1	 sl	 fp}										
stmdbmi	r0	 {r1	 sl	 fp}^										
ldmdbmi	r0	 {r1	 sl	 fp}^										
stmdbmi	r0!	 {r1	 sl	 fp}^										
ldmdbmi	r0!	 {r1	 sl	 fp}^										
stmibmi	r0	 {r1	 sl	 fp}										
ldmibmi	r0	 {r1	 sl	 fp}										
stmibmi	r0!	 {r1	 sl	 fp}										
ldmibmi	r0!	 {r1	 sl	 fp}										
stmibmi	r0	 {r1	 sl	 fp}^										
ldmibmi	r0	 {r1	 sl	 fp}^										
stmibmi	r0!	 {r1	 sl	 fp}^										
ldmibmi	r0!	 {r1	 sl	 fp}^										
bmi	10c290 <word+0x25c>													
bmi	50c294 <__undef_stack+0x3fa2d4>													
bmi	90c298 <__undef_stack+0x7fa2d8>													
bmi	d0c29c <__undef_stack+0xbfa2dc>													
bmi	110c2a0 <__undef_stack+0xffa2e0>													
bmi	150c2a4 <__undef_stack+0x13fa2e4>													
bmi	190c2a8 <__undef_stack+0x17fa2e8>													
bmi	1d0c2ac <__undef_stack+0x1bfa2ec>													
bmi	fe10c2b0 <LRemap+0x10c2a1>													
bmi	fe50c2b4 <LRemap+0x50c2a5>													
bmi	fe90c2b8 <LRemap+0x90c2a9>													
bmi	fed0c2bc <LRemap+0xd0c2ad>													
bmi	ff10c2c0 <LRemap+0x110c2b1>													
bmi	ff50c2c4 <LRemap+0x150c2b5>													
bmi	ff90c2c8 <LRemap+0x190c2b9>													
bmi	ffd0c2cc <LRemap+0x1d0c2bd>													
blmi	10c2d0 <word+0x29c>													
blmi	50c2d4 <__undef_stack+0x3fa314>													
blmi	90c2d8 <__undef_stack+0x7fa318>													
blmi	d0c2dc <__undef_stack+0xbfa31c>													
blmi	110c2e0 <__undef_stack+0xffa320>													
blmi	150c2e4 <__undef_stack+0x13fa324>													
blmi	190c2e8 <__undef_stack+0x17fa328>													
blmi	1d0c2ec <__undef_stack+0x1bfa32c>													
blmi	fe10c2f0 <LRemap+0x10c2e1>													
blmi	fe50c2f4 <LRemap+0x50c2e5>													
blmi	fe90c2f8 <LRemap+0x90c2e9>													
blmi	fed0c2fc <LRemap+0xd0c2ed>													
blmi	ff10c300 <LRemap+0x110c2f1>													
blmi	ff50c304 <LRemap+0x150c2f5>													
blmi	ff90c308 <LRemap+0x190c2f9>													
blmi	ffd0c30c <LRemap+0x1d0c2fd>													
stcmi	12	 cr0	 [r0]	 {2}										
ldcmi	12	 cr0	 [r0]	 {2}										
stcmi	12	 cr0	 [r0]	 #-8										
ldcmi	12	 cr0	 [r0]	 #-8										
mcrrmi	12	0	 r0	 r0	 cr2									
mrrcmi	12	0	 r0	 r0	 cr2	"; <UNPREDICTABLE>"								
stclmi	12	 cr0	 [r0]	 #-8										
ldclmi	12	 cr0	 [r0]	 #-8										
stcmi	12	 cr0	 [r0]	 {2}										
ldcmi	12	 cr0	 [r0]	 {2}										
stcmi	12	 cr0	 [r0]	 #8										
ldcmi	12	 cr0	 [r0]	 #8										
stclmi	12	 cr0	 [r0]	 {2}										
ldclmi	12	 cr0	 [r0]	 {2}										
stclmi	12	 cr0	 [r0]	 #8										
ldclmi	12	 cr0	 [r0]	 #8										
stcmi	12	 cr0	 [r0	 #-8]										
ldcmi	12	 cr0	 [r0	 #-8]										
stcmi	12	 cr0	 [r0	 #-8]!										
ldcmi	12	 cr0	 [r0	 #-8]!										
stclmi	12	 cr0	 [r0	 #-8]										
ldclmi	12	 cr0	 [r0	 #-8]										
stclmi	12	 cr0	 [r0	 #-8]!										
ldclmi	12	 cr0	 [r0	 #-8]!										
stcmi	12	 cr0	 [r0	 #8]										
ldcmi	12	 cr0	 [r0	 #8]										
stcmi	12	 cr0	 [r0	 #8]!										
ldcmi	12	 cr0	 [r0	 #8]!										
stclmi	12	 cr0	 [r0	 #8]										
ldclmi	12	 cr0	 [r0	 #8]										
stclmi	12	 cr0	 [r0	 #8]!										
ldclmi	12	 cr0	 [r0	 #8]!										
cdpmi	12	0	 cr0	 cr0	 cr2	 {0}								
cdpmi	12	1	 cr0	 cr0	 cr2	 {0}								
cdpmi	12	2	 cr0	 cr0	 cr2	 {0}								
cdpmi	12	3	 cr0	 cr0	 cr2	 {0}								
cdpmi	12	4	 cr0	 cr0	 cr2	 {0}								
cdpmi	12	5	 cr0	 cr0	 cr2	 {0}								
cdpmi	12	6	 cr0	 cr0	 cr2	 {0}								
cdpmi	12	7	 cr0	 cr0	 cr2	 {0}								
cdpmi	12	8	 cr0	 cr0	 cr2	 {0}								
cdpmi	12	9	 cr0	 cr0	 cr2	 {0}								
cdpmi	12	10	 cr0	 cr0	 cr2	 {0}								
cdpmi	12	11	 cr0	 cr0	 cr2	 {0}								
cdpmi	12	12	 cr0	 cr0	 cr2	 {0}								
cdpmi	12	13	 cr0	 cr0	 cr2	 {0}								
cdpmi	12	14	 cr0	 cr0	 cr2	 {0}								
cdpmi	12	15	 cr0	 cr0	 cr2	 {0}								
svcmi	0x00000c02													
svcmi	0x00100c02													
svcmi	0x00200c02													
svcmi	0x00300c02													
svcmi	0x00400c02													
svcmi	0x00500c02													
svcmi	0x00600c02													
svcmi	0x00700c02													
svcmi	0x00800c02													
svcmi	0x00900c02													
svcmi	0x00a00c02													
svcmi	0x00b00c02													
svcmi	0x00c00c02													
svcmi	0x00d00c02													
svcmi	0x00e00c02													
svcmi	0x00f00c02													
andpl	r0	 r0	 r2	 lsl #24										
andspl	r0	 r0	 r2	 lsl #24										
eorpl	r0	 r0	 r2	 lsl #24										
eorspl	r0	 r0	 r2	 lsl #24										
subpl	r0	 r0	 r2	 lsl #24										
subspl	r0	 r0	 r2	 lsl #24										
rsbpl	r0	 r0	 r2	 lsl #24										
rsbspl	r0	 r0	 r2	 lsl #24										
addpl	r0	 r0	 r2	 lsl #24										
addspl	r0	 r0	 r2	 lsl #24										
adcpl	r0	 r0	 r2	 lsl #24										
adcspl	r0	 r0	 r2	 lsl #24										
sbcpl	r0	 r0	 r2	 lsl #24										
sbcspl	r0	 r0	 r2	 lsl #24										
rscpl	r0	 r0	 r2	 lsl #24										
rscspl	r0	 r0	 r2	 lsl #24										
tstpl	r0	 r2	 lsl #24											
tstpl	r0	 r2	 lsl #24											
teqpl	r0	 r2	 lsl #24											
teqpl	r0	 r2	 lsl #24											
cmppl	r0	 r2	 lsl #24											
cmppl	r0	 r2	 lsl #24											
cmnpl	r0	 r2	 lsl #24											
cmnpl	r0	 r2	 lsl #24											
orrpl	r0	 r0	 r2	 lsl #24										
orrspl	r0	 r0	 r2	 lsl #24										
lslpl	r0	 r2	 #24											
lslspl	r0	 r2	 #24											
bicpl	r0	 r0	 r2	 lsl #24										
bicspl	r0	 r0	 r2	 lsl #24										
mvnpl	r0	 r2	 lsl #24											
mvnspl	r0	 r2	 lsl #24											
andpl	r0	 r0	 #512	"; 0x200"										
andspl	r0	 r0	 #512	"; 0x200"										
eorpl	r0	 r0	 #512	"; 0x200"										
eorspl	r0	 r0	 #512	"; 0x200"										
subpl	r0	 r0	 #512	"; 0x200"										
subspl	r0	 r0	 #512	"; 0x200"										
rsbpl	r0	 r0	 #512	"; 0x200"										
rsbspl	r0	 r0	 #512	"; 0x200"										
addpl	r0	 r0	 #512	"; 0x200"										
addspl	r0	 r0	 #512	"; 0x200"										
adcpl	r0	 r0	 #512	"; 0x200"										
adcspl	r0	 r0	 #512	"; 0x200"										
sbcpl	r0	 r0	 #512	"; 0x200"										
sbcspl	r0	 r0	 #512	"; 0x200"										
rscpl	r0	 r0	 #512	"; 0x200"										
rscspl	r0	 r0	 #512	"; 0x200"										
movwpl	r0	 #3074	"; 0xc02"											
tstpl	r0	 #512	"; 0x200"											
teqpl	r0	 #512	"; 0x200"											
teqpl	r0	 #512	"; 0x200"											
movtpl	r0	 #3074	"; 0xc02"											
cmppl	r0	 #512	"; 0x200"											
cmnpl	r0	 #512	"; 0x200"											
cmnpl	r0	 #512	"; 0x200"											
orrpl	r0	 r0	 #512	"; 0x200"										
orrspl	r0	 r0	 #512	"; 0x200"										
movpl	r0	 #512	"; 0x200"											
movspl	r0	 #512	"; 0x200"											
bicpl	r0	 r0	 #512	"; 0x200"										
bicspl	r0	 r0	 #512	"; 0x200"										
mvnpl	r0	 #512	"; 0x200"											
mvnspl	r0	 #512	"; 0x200"											
strpl	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrpl	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strtpl	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrtpl	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strbpl	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrbpl	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strbtpl	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrbtpl	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strpl	r0	 [r0]	 #3074	"; 0xc02"										
ldrpl	r0	 [r0]	 #3074	"; 0xc02"										
strtpl	r0	 [r0]	 #3074	"; 0xc02"										
ldrtpl	r0	 [r0]	 #3074	"; 0xc02"										
strbpl	r0	 [r0]	 #3074	"; 0xc02"										
ldrbpl	r0	 [r0]	 #3074	"; 0xc02"										
strbtpl	r0	 [r0]	 #3074	"; 0xc02"										
ldrbtpl	r0	 [r0]	 #3074	"; 0xc02"										
strpl	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
ldrpl	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
strpl	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
ldrpl	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
strbpl	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
ldrbpl	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
strbpl	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
ldrbpl	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
strpl	r0	 [r0	 #3074]	"; 0xc02"										
ldrpl	r0	 [r0	 #3074]	"; 0xc02"										
strpl	r0	 [r0	 #3074]!	"; 0xc02"										
ldrpl	r0	 [r0	 #3074]!	"; 0xc02"										
strbpl	r0	 [r0	 #3074]	"; 0xc02"										
ldrbpl	r0	 [r0	 #3074]	"; 0xc02"										
strbpl	r0	 [r0	 #3074]!	"; 0xc02"										
ldrbpl	r0	 [r0	 #3074]!	"; 0xc02"										
strpl	r0	 [r0]	 -r2	 lsl #24										
ldrpl	r0	 [r0]	 -r2	 lsl #24										
strtpl	r0	 [r0]	 -r2	 lsl #24										
ldrtpl	r0	 [r0]	 -r2	 lsl #24										
strbpl	r0	 [r0]	 -r2	 lsl #24										
ldrbpl	r0	 [r0]	 -r2	 lsl #24										
strbtpl	r0	 [r0]	 -r2	 lsl #24										
ldrbtpl	r0	 [r0]	 -r2	 lsl #24										
strpl	r0	 [r0]	 r2	 lsl #24										
ldrpl	r0	 [r0]	 r2	 lsl #24										
strtpl	r0	 [r0]	 r2	 lsl #24										
ldrtpl	r0	 [r0]	 r2	 lsl #24										
strbpl	r0	 [r0]	 r2	 lsl #24										
ldrbpl	r0	 [r0]	 r2	 lsl #24										
strbtpl	r0	 [r0]	 r2	 lsl #24										
ldrbtpl	r0	 [r0]	 r2	 lsl #24										
strpl	r0	 [r0	 -r2	 lsl #24]										
ldrpl	r0	 [r0	 -r2	 lsl #24]										
strpl	r0	 [r0	 -r2	 lsl #24]!										
ldrpl	r0	 [r0	 -r2	 lsl #24]!										
strbpl	r0	 [r0	 -r2	 lsl #24]										
ldrbpl	r0	 [r0	 -r2	 lsl #24]										
strbpl	r0	 [r0	 -r2	 lsl #24]!										
ldrbpl	r0	 [r0	 -r2	 lsl #24]!										
strpl	r0	 [r0	 r2	 lsl #24]										
ldrpl	r0	 [r0	 r2	 lsl #24]										
strpl	r0	 [r0	 r2	 lsl #24]!										
ldrpl	r0	 [r0	 r2	 lsl #24]!										
strbpl	r0	 [r0	 r2	 lsl #24]										
ldrbpl	r0	 [r0	 r2	 lsl #24]										
strbpl	r0	 [r0	 r2	 lsl #24]!										
ldrbpl	r0	 [r0	 r2	 lsl #24]!										
stmdapl	r0	 {r1	 sl	 fp}										
ldmdapl	r0	 {r1	 sl	 fp}										
stmdapl	r0!	 {r1	 sl	 fp}										
ldmdapl	r0!	 {r1	 sl	 fp}										
stmdapl	r0	 {r1	 sl	 fp}^										
ldmdapl	r0	 {r1	 sl	 fp}^										
stmdapl	r0!	 {r1	 sl	 fp}^										
ldmdapl	r0!	 {r1	 sl	 fp}^										
stmpl	r0	 {r1	 sl	 fp}										
ldmpl	r0	 {r1	 sl	 fp}										
stmiapl	r0!	 {r1	 sl	 fp}										
ldmpl	r0!	 {r1	 sl	 fp}										
stmiapl	r0	 {r1	 sl	 fp}^										
ldmpl	r0	 {r1	 sl	 fp}^										
stmiapl	r0!	 {r1	 sl	 fp}^										
ldmpl	r0!	 {r1	 sl	 fp}^										
stmdbpl	r0	 {r1	 sl	 fp}										
ldmdbpl	r0	 {r1	 sl	 fp}										
stmdbpl	r0!	 {r1	 sl	 fp}										
ldmdbpl	r0!	 {r1	 sl	 fp}										
stmdbpl	r0	 {r1	 sl	 fp}^										
ldmdbpl	r0	 {r1	 sl	 fp}^										
stmdbpl	r0!	 {r1	 sl	 fp}^										
ldmdbpl	r0!	 {r1	 sl	 fp}^										
stmibpl	r0	 {r1	 sl	 fp}										
ldmibpl	r0	 {r1	 sl	 fp}										
stmibpl	r0!	 {r1	 sl	 fp}										
ldmibpl	r0!	 {r1	 sl	 fp}										
stmibpl	r0	 {r1	 sl	 fp}^										
ldmibpl	r0	 {r1	 sl	 fp}^										
stmibpl	r0!	 {r1	 sl	 fp}^										
ldmibpl	r0!	 {r1	 sl	 fp}^										
bpl	10c690 <__ARM.attributes_end+0x9c>													
bpl	50c694 <__undef_stack+0x3fa6d4>													
bpl	90c698 <__undef_stack+0x7fa6d8>													
bpl	d0c69c <__undef_stack+0xbfa6dc>													
bpl	110c6a0 <__undef_stack+0xffa6e0>													
bpl	150c6a4 <__undef_stack+0x13fa6e4>													
bpl	190c6a8 <__undef_stack+0x17fa6e8>													
bpl	1d0c6ac <__undef_stack+0x1bfa6ec>													
bpl	fe10c6b0 <LRemap+0x10c6a1>													
bpl	fe50c6b4 <LRemap+0x50c6a5>													
bpl	fe90c6b8 <LRemap+0x90c6a9>													
bpl	fed0c6bc <LRemap+0xd0c6ad>													
bpl	ff10c6c0 <LRemap+0x110c6b1>													
bpl	ff50c6c4 <LRemap+0x150c6b5>													
bpl	ff90c6c8 <LRemap+0x190c6b9>													
bpl	ffd0c6cc <LRemap+0x1d0c6bd>													
blpl	10c6d0 <__ARM.attributes_end+0xdc>													
blpl	50c6d4 <__undef_stack+0x3fa714>													
blpl	90c6d8 <__undef_stack+0x7fa718>													
blpl	d0c6dc <__undef_stack+0xbfa71c>													
blpl	110c6e0 <__undef_stack+0xffa720>													
blpl	150c6e4 <__undef_stack+0x13fa724>													
blpl	190c6e8 <__undef_stack+0x17fa728>													
blpl	1d0c6ec <__undef_stack+0x1bfa72c>													
blpl	fe10c6f0 <LRemap+0x10c6e1>													
blpl	fe50c6f4 <LRemap+0x50c6e5>													
blpl	fe90c6f8 <LRemap+0x90c6e9>													
blpl	fed0c6fc <LRemap+0xd0c6ed>													
blpl	ff10c700 <LRemap+0x110c6f1>													
blpl	ff50c704 <LRemap+0x150c6f5>													
blpl	ff90c708 <LRemap+0x190c6f9>													
blpl	ffd0c70c <LRemap+0x1d0c6fd>													
stcpl	12	 cr0	 [r0]	 {2}										
ldcpl	12	 cr0	 [r0]	 {2}										
stcpl	12	 cr0	 [r0]	 #-8										
ldcpl	12	 cr0	 [r0]	 #-8										
mcrrpl	12	0	 r0	 r0	 cr2									
mrrcpl	12	0	 r0	 r0	 cr2	"; <UNPREDICTABLE>"								
stclpl	12	 cr0	 [r0]	 #-8										
ldclpl	12	 cr0	 [r0]	 #-8										
stcpl	12	 cr0	 [r0]	 {2}										
ldcpl	12	 cr0	 [r0]	 {2}										
stcpl	12	 cr0	 [r0]	 #8										
ldcpl	12	 cr0	 [r0]	 #8										
stclpl	12	 cr0	 [r0]	 {2}										
ldclpl	12	 cr0	 [r0]	 {2}										
stclpl	12	 cr0	 [r0]	 #8										
ldclpl	12	 cr0	 [r0]	 #8										
stcpl	12	 cr0	 [r0	 #-8]										
ldcpl	12	 cr0	 [r0	 #-8]										
stcpl	12	 cr0	 [r0	 #-8]!										
ldcpl	12	 cr0	 [r0	 #-8]!										
stclpl	12	 cr0	 [r0	 #-8]										
ldclpl	12	 cr0	 [r0	 #-8]										
stclpl	12	 cr0	 [r0	 #-8]!										
ldclpl	12	 cr0	 [r0	 #-8]!										
stcpl	12	 cr0	 [r0	 #8]										
ldcpl	12	 cr0	 [r0	 #8]										
stcpl	12	 cr0	 [r0	 #8]!										
ldcpl	12	 cr0	 [r0	 #8]!										
stclpl	12	 cr0	 [r0	 #8]										
ldclpl	12	 cr0	 [r0	 #8]										
stclpl	12	 cr0	 [r0	 #8]!										
ldclpl	12	 cr0	 [r0	 #8]!										
cdppl	12	0	 cr0	 cr0	 cr2	 {0}								
cdppl	12	1	 cr0	 cr0	 cr2	 {0}								
cdppl	12	2	 cr0	 cr0	 cr2	 {0}								
cdppl	12	3	 cr0	 cr0	 cr2	 {0}								
cdppl	12	4	 cr0	 cr0	 cr2	 {0}								
cdppl	12	5	 cr0	 cr0	 cr2	 {0}								
cdppl	12	6	 cr0	 cr0	 cr2	 {0}								
cdppl	12	7	 cr0	 cr0	 cr2	 {0}								
cdppl	12	8	 cr0	 cr0	 cr2	 {0}								
cdppl	12	9	 cr0	 cr0	 cr2	 {0}								
cdppl	12	10	 cr0	 cr0	 cr2	 {0}								
cdppl	12	11	 cr0	 cr0	 cr2	 {0}								
cdppl	12	12	 cr0	 cr0	 cr2	 {0}								
cdppl	12	13	 cr0	 cr0	 cr2	 {0}								
cdppl	12	14	 cr0	 cr0	 cr2	 {0}								
cdppl	12	15	 cr0	 cr0	 cr2	 {0}								
svcpl	0x00000c02													
svcpl	0x00100c02													
svcpl	0x00200c02													
svcpl	0x00300c02													
svcpl	0x00400c02													
svcpl	0x00500c02													
svcpl	0x00600c02													
svcpl	0x00700c02													
svcpl	0x00800c02													
svcpl	0x00900c02													
svcpl	0x00a00c02													
svcpl	0x00b00c02													
svcpl	0x00c00c02													
svcpl	0x00d00c02													
svcpl	0x00e00c02													
svcpl	0x00f00c02													
andvs	r0	 r0	 r2	 lsl #24										
andsvs	r0	 r0	 r2	 lsl #24										
eorvs	r0	 r0	 r2	 lsl #24										
eorsvs	r0	 r0	 r2	 lsl #24										
subvs	r0	 r0	 r2	 lsl #24										
subsvs	r0	 r0	 r2	 lsl #24										
rsbvs	r0	 r0	 r2	 lsl #24										
rsbsvs	r0	 r0	 r2	 lsl #24										
addvs	r0	 r0	 r2	 lsl #24										
addsvs	r0	 r0	 r2	 lsl #24										
adcvs	r0	 r0	 r2	 lsl #24										
adcsvs	r0	 r0	 r2	 lsl #24										
sbcvs	r0	 r0	 r2	 lsl #24										
sbcsvs	r0	 r0	 r2	 lsl #24										
rscvs	r0	 r0	 r2	 lsl #24										
rscsvs	r0	 r0	 r2	 lsl #24										
tstvs	r0	 r2	 lsl #24											
tstvs	r0	 r2	 lsl #24											
teqvs	r0	 r2	 lsl #24											
teqvs	r0	 r2	 lsl #24											
cmpvs	r0	 r2	 lsl #24											
cmpvs	r0	 r2	 lsl #24											
cmnvs	r0	 r2	 lsl #24											
cmnvs	r0	 r2	 lsl #24											
orrvs	r0	 r0	 r2	 lsl #24										
orrsvs	r0	 r0	 r2	 lsl #24										
lslvs	r0	 r2	 #24											
lslsvs	r0	 r2	 #24											
bicvs	r0	 r0	 r2	 lsl #24										
bicsvs	r0	 r0	 r2	 lsl #24										
mvnvs	r0	 r2	 lsl #24											
mvnsvs	r0	 r2	 lsl #24											
andvs	r0	 r0	 #512	"; 0x200"										
andsvs	r0	 r0	 #512	"; 0x200"										
eorvs	r0	 r0	 #512	"; 0x200"										
eorsvs	r0	 r0	 #512	"; 0x200"										
subvs	r0	 r0	 #512	"; 0x200"										
subsvs	r0	 r0	 #512	"; 0x200"										
rsbvs	r0	 r0	 #512	"; 0x200"										
rsbsvs	r0	 r0	 #512	"; 0x200"										
addvs	r0	 r0	 #512	"; 0x200"										
addsvs	r0	 r0	 #512	"; 0x200"										
adcvs	r0	 r0	 #512	"; 0x200"										
adcsvs	r0	 r0	 #512	"; 0x200"										
sbcvs	r0	 r0	 #512	"; 0x200"										
sbcsvs	r0	 r0	 #512	"; 0x200"										
rscvs	r0	 r0	 #512	"; 0x200"										
rscsvs	r0	 r0	 #512	"; 0x200"										
movwvs	r0	 #3074	"; 0xc02"											
tstvs	r0	 #512	"; 0x200"											
teqvs	r0	 #512	"; 0x200"											
teqvs	r0	 #512	"; 0x200"											
movtvs	r0	 #3074	"; 0xc02"											
cmpvs	r0	 #512	"; 0x200"											
cmnvs	r0	 #512	"; 0x200"											
cmnvs	r0	 #512	"; 0x200"											
orrvs	r0	 r0	 #512	"; 0x200"										
orrsvs	r0	 r0	 #512	"; 0x200"										
movvs	r0	 #512	"; 0x200"											
movsvs	r0	 #512	"; 0x200"											
bicvs	r0	 r0	 #512	"; 0x200"										
bicsvs	r0	 r0	 #512	"; 0x200"										
mvnvs	r0	 #512	"; 0x200"											
mvnsvs	r0	 #512	"; 0x200"											
strvs	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrvs	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strtvs	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrtvs	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strbvs	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrbvs	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strbtvs	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrbtvs	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strvs	r0	 [r0]	 #3074	"; 0xc02"										
ldrvs	r0	 [r0]	 #3074	"; 0xc02"										
strtvs	r0	 [r0]	 #3074	"; 0xc02"										
ldrtvs	r0	 [r0]	 #3074	"; 0xc02"										
strbvs	r0	 [r0]	 #3074	"; 0xc02"										
ldrbvs	r0	 [r0]	 #3074	"; 0xc02"										
strbtvs	r0	 [r0]	 #3074	"; 0xc02"										
ldrbtvs	r0	 [r0]	 #3074	"; 0xc02"										
strvs	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
ldrvs	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
strvs	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
ldrvs	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
strbvs	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
ldrbvs	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
strbvs	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
ldrbvs	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
strvs	r0	 [r0	 #3074]	"; 0xc02"										
ldrvs	r0	 [r0	 #3074]	"; 0xc02"										
strvs	r0	 [r0	 #3074]!	"; 0xc02"										
ldrvs	r0	 [r0	 #3074]!	"; 0xc02"										
strbvs	r0	 [r0	 #3074]	"; 0xc02"										
ldrbvs	r0	 [r0	 #3074]	"; 0xc02"										
strbvs	r0	 [r0	 #3074]!	"; 0xc02"										
ldrbvs	r0	 [r0	 #3074]!	"; 0xc02"										
strvs	r0	 [r0]	 -r2	 lsl #24										
ldrvs	r0	 [r0]	 -r2	 lsl #24										
strtvs	r0	 [r0]	 -r2	 lsl #24										
ldrtvs	r0	 [r0]	 -r2	 lsl #24										
strbvs	r0	 [r0]	 -r2	 lsl #24										
ldrbvs	r0	 [r0]	 -r2	 lsl #24										
strbtvs	r0	 [r0]	 -r2	 lsl #24										
ldrbtvs	r0	 [r0]	 -r2	 lsl #24										
strvs	r0	 [r0]	 r2	 lsl #24										
ldrvs	r0	 [r0]	 r2	 lsl #24										
strtvs	r0	 [r0]	 r2	 lsl #24										
ldrtvs	r0	 [r0]	 r2	 lsl #24										
strbvs	r0	 [r0]	 r2	 lsl #24										
ldrbvs	r0	 [r0]	 r2	 lsl #24										
strbtvs	r0	 [r0]	 r2	 lsl #24										
ldrbtvs	r0	 [r0]	 r2	 lsl #24										
strvs	r0	 [r0	 -r2	 lsl #24]										
ldrvs	r0	 [r0	 -r2	 lsl #24]										
strvs	r0	 [r0	 -r2	 lsl #24]!										
ldrvs	r0	 [r0	 -r2	 lsl #24]!										
strbvs	r0	 [r0	 -r2	 lsl #24]										
ldrbvs	r0	 [r0	 -r2	 lsl #24]										
strbvs	r0	 [r0	 -r2	 lsl #24]!										
ldrbvs	r0	 [r0	 -r2	 lsl #24]!										
strvs	r0	 [r0	 r2	 lsl #24]										
ldrvs	r0	 [r0	 r2	 lsl #24]										
strvs	r0	 [r0	 r2	 lsl #24]!										
ldrvs	r0	 [r0	 r2	 lsl #24]!										
strbvs	r0	 [r0	 r2	 lsl #24]										
ldrbvs	r0	 [r0	 r2	 lsl #24]										
strbvs	r0	 [r0	 r2	 lsl #24]!										
ldrbvs	r0	 [r0	 r2	 lsl #24]!										
stmdavs	r0	 {r1	 sl	 fp}										
ldmdavs	r0	 {r1	 sl	 fp}										
stmdavs	r0!	 {r1	 sl	 fp}										
ldmdavs	r0!	 {r1	 sl	 fp}										
stmdavs	r0	 {r1	 sl	 fp}^										
ldmdavs	r0	 {r1	 sl	 fp}^										
stmdavs	r0!	 {r1	 sl	 fp}^										
ldmdavs	r0!	 {r1	 sl	 fp}^										
stmvs	r0	 {r1	 sl	 fp}										
ldmvs	r0	 {r1	 sl	 fp}										
stmiavs	r0!	 {r1	 sl	 fp}										
ldmvs	r0!	 {r1	 sl	 fp}										
stmiavs	r0	 {r1	 sl	 fp}^										
ldmvs	r0	 {r1	 sl	 fp}^										
stmiavs	r0!	 {r1	 sl	 fp}^										
ldmvs	r0!	 {r1	 sl	 fp}^										
stmdbvs	r0	 {r1	 sl	 fp}										
ldmdbvs	r0	 {r1	 sl	 fp}										
stmdbvs	r0!	 {r1	 sl	 fp}										
ldmdbvs	r0!	 {r1	 sl	 fp}										
stmdbvs	r0	 {r1	 sl	 fp}^										
ldmdbvs	r0	 {r1	 sl	 fp}^										
stmdbvs	r0!	 {r1	 sl	 fp}^										
ldmdbvs	r0!	 {r1	 sl	 fp}^										
stmibvs	r0	 {r1	 sl	 fp}										
ldmibvs	r0	 {r1	 sl	 fp}										
stmibvs	r0!	 {r1	 sl	 fp}										
ldmibvs	r0!	 {r1	 sl	 fp}										
stmibvs	r0	 {r1	 sl	 fp}^										
ldmibvs	r0	 {r1	 sl	 fp}^										
stmibvs	r0!	 {r1	 sl	 fp}^										
ldmibvs	r0!	 {r1	 sl	 fp}^										
bvs	10ca90 <HeapBase+0x2d0>													
bvs	50ca94 <__undef_stack+0x3faad4>													
bvs	90ca98 <__undef_stack+0x7faad8>													
bvs	d0ca9c <__undef_stack+0xbfaadc>													
bvs	110caa0 <__undef_stack+0xffaae0>													
bvs	150caa4 <__undef_stack+0x13faae4>													
bvs	190caa8 <__undef_stack+0x17faae8>													
bvs	1d0caac <__undef_stack+0x1bfaaec>													
bvs	fe10cab0 <LRemap+0x10caa1>													
bvs	fe50cab4 <LRemap+0x50caa5>													
bvs	fe90cab8 <LRemap+0x90caa9>													
bvs	fed0cabc <LRemap+0xd0caad>													
bvs	ff10cac0 <LRemap+0x110cab1>													
bvs	ff50cac4 <LRemap+0x150cab5>													
bvs	ff90cac8 <LRemap+0x190cab9>													
bvs	ffd0cacc <LRemap+0x1d0cabd>													
blvs	10cad0 <HeapBase+0x310>													
blvs	50cad4 <__undef_stack+0x3fab14>													
blvs	90cad8 <__undef_stack+0x7fab18>													
blvs	d0cadc <__undef_stack+0xbfab1c>													
blvs	110cae0 <__undef_stack+0xffab20>													
blvs	150cae4 <__undef_stack+0x13fab24>													
blvs	190cae8 <__undef_stack+0x17fab28>													
blvs	1d0caec <__undef_stack+0x1bfab2c>													
blvs	fe10caf0 <LRemap+0x10cae1>													
blvs	fe50caf4 <LRemap+0x50cae5>													
blvs	fe90caf8 <LRemap+0x90cae9>													
blvs	fed0cafc <LRemap+0xd0caed>													
blvs	ff10cb00 <LRemap+0x110caf1>													
blvs	ff50cb04 <LRemap+0x150caf5>													
blvs	ff90cb08 <LRemap+0x190caf9>													
blvs	ffd0cb0c <LRemap+0x1d0cafd>													
stcvs	12	 cr0	 [r0]	 {2}										
ldcvs	12	 cr0	 [r0]	 {2}										
stcvs	12	 cr0	 [r0]	 #-8										
ldcvs	12	 cr0	 [r0]	 #-8										
mcrrvs	12	0	 r0	 r0	 cr2									
mrrcvs	12	0	 r0	 r0	 cr2	"; <UNPREDICTABLE>"								
stclvs	12	 cr0	 [r0]	 #-8										
ldclvs	12	 cr0	 [r0]	 #-8										
stcvs	12	 cr0	 [r0]	 {2}										
ldcvs	12	 cr0	 [r0]	 {2}										
stcvs	12	 cr0	 [r0]	 #8										
ldcvs	12	 cr0	 [r0]	 #8										
stclvs	12	 cr0	 [r0]	 {2}										
ldclvs	12	 cr0	 [r0]	 {2}										
stclvs	12	 cr0	 [r0]	 #8										
ldclvs	12	 cr0	 [r0]	 #8										
stcvs	12	 cr0	 [r0	 #-8]										
ldcvs	12	 cr0	 [r0	 #-8]										
stcvs	12	 cr0	 [r0	 #-8]!										
ldcvs	12	 cr0	 [r0	 #-8]!										
stclvs	12	 cr0	 [r0	 #-8]										
ldclvs	12	 cr0	 [r0	 #-8]										
stclvs	12	 cr0	 [r0	 #-8]!										
ldclvs	12	 cr0	 [r0	 #-8]!										
stcvs	12	 cr0	 [r0	 #8]										
ldcvs	12	 cr0	 [r0	 #8]										
stcvs	12	 cr0	 [r0	 #8]!										
ldcvs	12	 cr0	 [r0	 #8]!										
stclvs	12	 cr0	 [r0	 #8]										
ldclvs	12	 cr0	 [r0	 #8]										
stclvs	12	 cr0	 [r0	 #8]!										
ldclvs	12	 cr0	 [r0	 #8]!										
cdpvs	12	0	 cr0	 cr0	 cr2	 {0}								
cdpvs	12	1	 cr0	 cr0	 cr2	 {0}								
cdpvs	12	2	 cr0	 cr0	 cr2	 {0}								
cdpvs	12	3	 cr0	 cr0	 cr2	 {0}								
cdpvs	12	4	 cr0	 cr0	 cr2	 {0}								
cdpvs	12	5	 cr0	 cr0	 cr2	 {0}								
cdpvs	12	6	 cr0	 cr0	 cr2	 {0}								
cdpvs	12	7	 cr0	 cr0	 cr2	 {0}								
cdpvs	12	8	 cr0	 cr0	 cr2	 {0}								
cdpvs	12	9	 cr0	 cr0	 cr2	 {0}								
cdpvs	12	10	 cr0	 cr0	 cr2	 {0}								
cdpvs	12	11	 cr0	 cr0	 cr2	 {0}								
cdpvs	12	12	 cr0	 cr0	 cr2	 {0}								
cdpvs	12	13	 cr0	 cr0	 cr2	 {0}								
cdpvs	12	14	 cr0	 cr0	 cr2	 {0}								
cdpvs	12	15	 cr0	 cr0	 cr2	 {0}								
svcvs	0x00000c02													
svcvs	0x00100c02													
svcvs	0x00200c02													
svcvs	0x00300c02													
svcvs	0x00400c02													
svcvs	0x00500c02													
svcvs	0x00600c02													
svcvs	0x00700c02													
svcvs	0x00800c02													
svcvs	0x00900c02													
svcvs	0x00a00c02													
svcvs	0x00b00c02													
svcvs	0x00c00c02													
svcvs	0x00d00c02													
svcvs	0x00e00c02													
svcvs	0x00f00c02													
andvc	r0	 r0	 r2	 lsl #24										
andsvc	r0	 r0	 r2	 lsl #24										
eorvc	r0	 r0	 r2	 lsl #24										
eorsvc	r0	 r0	 r2	 lsl #24										
subvc	r0	 r0	 r2	 lsl #24										
subsvc	r0	 r0	 r2	 lsl #24										
rsbvc	r0	 r0	 r2	 lsl #24										
rsbsvc	r0	 r0	 r2	 lsl #24										
addvc	r0	 r0	 r2	 lsl #24										
addsvc	r0	 r0	 r2	 lsl #24										
adcvc	r0	 r0	 r2	 lsl #24										
adcsvc	r0	 r0	 r2	 lsl #24										
sbcvc	r0	 r0	 r2	 lsl #24										
sbcsvc	r0	 r0	 r2	 lsl #24										
rscvc	r0	 r0	 r2	 lsl #24										
rscsvc	r0	 r0	 r2	 lsl #24										
tstvc	r0	 r2	 lsl #24											
tstvc	r0	 r2	 lsl #24											
teqvc	r0	 r2	 lsl #24											
teqvc	r0	 r2	 lsl #24											
cmpvc	r0	 r2	 lsl #24											
cmpvc	r0	 r2	 lsl #24											
cmnvc	r0	 r2	 lsl #24											
cmnvc	r0	 r2	 lsl #24											
orrvc	r0	 r0	 r2	 lsl #24										
orrsvc	r0	 r0	 r2	 lsl #24										
lslvc	r0	 r2	 #24											
lslsvc	r0	 r2	 #24											
bicvc	r0	 r0	 r2	 lsl #24										
bicsvc	r0	 r0	 r2	 lsl #24										
mvnvc	r0	 r2	 lsl #24											
mvnsvc	r0	 r2	 lsl #24											
andvc	r0	 r0	 #512	"; 0x200"										
andsvc	r0	 r0	 #512	"; 0x200"										
eorvc	r0	 r0	 #512	"; 0x200"										
eorsvc	r0	 r0	 #512	"; 0x200"										
subvc	r0	 r0	 #512	"; 0x200"										
subsvc	r0	 r0	 #512	"; 0x200"										
rsbvc	r0	 r0	 #512	"; 0x200"										
rsbsvc	r0	 r0	 #512	"; 0x200"										
addvc	r0	 r0	 #512	"; 0x200"										
addsvc	r0	 r0	 #512	"; 0x200"										
adcvc	r0	 r0	 #512	"; 0x200"										
adcsvc	r0	 r0	 #512	"; 0x200"										
sbcvc	r0	 r0	 #512	"; 0x200"										
sbcsvc	r0	 r0	 #512	"; 0x200"										
rscvc	r0	 r0	 #512	"; 0x200"										
rscsvc	r0	 r0	 #512	"; 0x200"										
movwvc	r0	 #3074	"; 0xc02"											
tstvc	r0	 #512	"; 0x200"											
teqvc	r0	 #512	"; 0x200"											
teqvc	r0	 #512	"; 0x200"											
movtvc	r0	 #3074	"; 0xc02"											
cmpvc	r0	 #512	"; 0x200"											
cmnvc	r0	 #512	"; 0x200"											
cmnvc	r0	 #512	"; 0x200"											
orrvc	r0	 r0	 #512	"; 0x200"										
orrsvc	r0	 r0	 #512	"; 0x200"										
movvc	r0	 #512	"; 0x200"											
movsvc	r0	 #512	"; 0x200"											
bicvc	r0	 r0	 #512	"; 0x200"										
bicsvc	r0	 r0	 #512	"; 0x200"										
mvnvc	r0	 #512	"; 0x200"											
mvnsvc	r0	 #512	"; 0x200"											
strvc	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrvc	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strtvc	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrtvc	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strbvc	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrbvc	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strbtvc	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrbtvc	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strvc	r0	 [r0]	 #3074	"; 0xc02"										
ldrvc	r0	 [r0]	 #3074	"; 0xc02"										
strtvc	r0	 [r0]	 #3074	"; 0xc02"										
ldrtvc	r0	 [r0]	 #3074	"; 0xc02"										
strbvc	r0	 [r0]	 #3074	"; 0xc02"										
ldrbvc	r0	 [r0]	 #3074	"; 0xc02"										
strbtvc	r0	 [r0]	 #3074	"; 0xc02"										
ldrbtvc	r0	 [r0]	 #3074	"; 0xc02"										
strvc	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
ldrvc	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
strvc	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
ldrvc	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
strbvc	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
ldrbvc	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
strbvc	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
ldrbvc	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
strvc	r0	 [r0	 #3074]	"; 0xc02"										
ldrvc	r0	 [r0	 #3074]	"; 0xc02"										
strvc	r0	 [r0	 #3074]!	"; 0xc02"										
ldrvc	r0	 [r0	 #3074]!	"; 0xc02"										
strbvc	r0	 [r0	 #3074]	"; 0xc02"										
ldrbvc	r0	 [r0	 #3074]	"; 0xc02"										
strbvc	r0	 [r0	 #3074]!	"; 0xc02"										
ldrbvc	r0	 [r0	 #3074]!	"; 0xc02"										
strvc	r0	 [r0]	 -r2	 lsl #24										
ldrvc	r0	 [r0]	 -r2	 lsl #24										
strtvc	r0	 [r0]	 -r2	 lsl #24										
ldrtvc	r0	 [r0]	 -r2	 lsl #24										
strbvc	r0	 [r0]	 -r2	 lsl #24										
ldrbvc	r0	 [r0]	 -r2	 lsl #24										
strbtvc	r0	 [r0]	 -r2	 lsl #24										
ldrbtvc	r0	 [r0]	 -r2	 lsl #24										
strvc	r0	 [r0]	 r2	 lsl #24										
ldrvc	r0	 [r0]	 r2	 lsl #24										
strtvc	r0	 [r0]	 r2	 lsl #24										
ldrtvc	r0	 [r0]	 r2	 lsl #24										
strbvc	r0	 [r0]	 r2	 lsl #24										
ldrbvc	r0	 [r0]	 r2	 lsl #24										
strbtvc	r0	 [r0]	 r2	 lsl #24										
ldrbtvc	r0	 [r0]	 r2	 lsl #24										
strvc	r0	 [r0	 -r2	 lsl #24]										
ldrvc	r0	 [r0	 -r2	 lsl #24]										
strvc	r0	 [r0	 -r2	 lsl #24]!										
ldrvc	r0	 [r0	 -r2	 lsl #24]!										
strbvc	r0	 [r0	 -r2	 lsl #24]										
ldrbvc	r0	 [r0	 -r2	 lsl #24]										
strbvc	r0	 [r0	 -r2	 lsl #24]!										
ldrbvc	r0	 [r0	 -r2	 lsl #24]!										
strvc	r0	 [r0	 r2	 lsl #24]										
ldrvc	r0	 [r0	 r2	 lsl #24]										
strvc	r0	 [r0	 r2	 lsl #24]!										
ldrvc	r0	 [r0	 r2	 lsl #24]!										
strbvc	r0	 [r0	 r2	 lsl #24]										
ldrbvc	r0	 [r0	 r2	 lsl #24]										
strbvc	r0	 [r0	 r2	 lsl #24]!										
ldrbvc	r0	 [r0	 r2	 lsl #24]!										
stmdavc	r0	 {r1	 sl	 fp}										
ldmdavc	r0	 {r1	 sl	 fp}										
stmdavc	r0!	 {r1	 sl	 fp}										
ldmdavc	r0!	 {r1	 sl	 fp}										
stmdavc	r0	 {r1	 sl	 fp}^										
ldmdavc	r0	 {r1	 sl	 fp}^										
stmdavc	r0!	 {r1	 sl	 fp}^										
ldmdavc	r0!	 {r1	 sl	 fp}^										
stmvc	r0	 {r1	 sl	 fp}										
ldmvc	r0	 {r1	 sl	 fp}										
stmiavc	r0!	 {r1	 sl	 fp}										
ldmvc	r0!	 {r1	 sl	 fp}										
stmiavc	r0	 {r1	 sl	 fp}^										
ldmvc	r0	 {r1	 sl	 fp}^										
stmiavc	r0!	 {r1	 sl	 fp}^										
ldmvc	r0!	 {r1	 sl	 fp}^										
stmdbvc	r0	 {r1	 sl	 fp}										
ldmdbvc	r0	 {r1	 sl	 fp}										
stmdbvc	r0!	 {r1	 sl	 fp}										
ldmdbvc	r0!	 {r1	 sl	 fp}										
stmdbvc	r0	 {r1	 sl	 fp}^										
ldmdbvc	r0	 {r1	 sl	 fp}^										
stmdbvc	r0!	 {r1	 sl	 fp}^										
ldmdbvc	r0!	 {r1	 sl	 fp}^										
stmibvc	r0	 {r1	 sl	 fp}										
ldmibvc	r0	 {r1	 sl	 fp}										
stmibvc	r0!	 {r1	 sl	 fp}										
ldmibvc	r0!	 {r1	 sl	 fp}										
stmibvc	r0	 {r1	 sl	 fp}^										
ldmibvc	r0	 {r1	 sl	 fp}^										
stmibvc	r0!	 {r1	 sl	 fp}^										
ldmibvc	r0!	 {r1	 sl	 fp}^										
bvc	10ce90 <HeapBase+0x6d0>													
bvc	50ce94 <__undef_stack+0x3faed4>													
bvc	90ce98 <__undef_stack+0x7faed8>													
bvc	d0ce9c <__undef_stack+0xbfaedc>													
bvc	110cea0 <__undef_stack+0xffaee0>													
bvc	150cea4 <__undef_stack+0x13faee4>													
bvc	190cea8 <__undef_stack+0x17faee8>													
bvc	1d0ceac <__undef_stack+0x1bfaeec>													
bvc	fe10ceb0 <LRemap+0x10cea1>													
bvc	fe50ceb4 <LRemap+0x50cea5>													
bvc	fe90ceb8 <LRemap+0x90cea9>													
bvc	fed0cebc <LRemap+0xd0cead>													
bvc	ff10cec0 <LRemap+0x110ceb1>													
bvc	ff50cec4 <LRemap+0x150ceb5>													
bvc	ff90cec8 <LRemap+0x190ceb9>													
bvc	ffd0cecc <LRemap+0x1d0cebd>													
blvc	10ced0 <HeapBase+0x710>													
blvc	50ced4 <__undef_stack+0x3faf14>													
blvc	90ced8 <__undef_stack+0x7faf18>													
blvc	d0cedc <__undef_stack+0xbfaf1c>													
blvc	110cee0 <__undef_stack+0xffaf20>													
blvc	150cee4 <__undef_stack+0x13faf24>													
blvc	190cee8 <__undef_stack+0x17faf28>													
blvc	1d0ceec <__undef_stack+0x1bfaf2c>													
blvc	fe10cef0 <LRemap+0x10cee1>													
blvc	fe50cef4 <LRemap+0x50cee5>													
blvc	fe90cef8 <LRemap+0x90cee9>													
blvc	fed0cefc <LRemap+0xd0ceed>													
blvc	ff10cf00 <LRemap+0x110cef1>													
blvc	ff50cf04 <LRemap+0x150cef5>													
blvc	ff90cf08 <LRemap+0x190cef9>													
blvc	ffd0cf0c <LRemap+0x1d0cefd>													
stcvc	12	 cr0	 [r0]	 {2}										
ldcvc	12	 cr0	 [r0]	 {2}										
stcvc	12	 cr0	 [r0]	 #-8										
ldcvc	12	 cr0	 [r0]	 #-8										
mcrrvc	12	0	 r0	 r0	 cr2									
mrrcvc	12	0	 r0	 r0	 cr2	"; <UNPREDICTABLE>"								
stclvc	12	 cr0	 [r0]	 #-8										
ldclvc	12	 cr0	 [r0]	 #-8										
stcvc	12	 cr0	 [r0]	 {2}										
ldcvc	12	 cr0	 [r0]	 {2}										
stcvc	12	 cr0	 [r0]	 #8										
ldcvc	12	 cr0	 [r0]	 #8										
stclvc	12	 cr0	 [r0]	 {2}										
ldclvc	12	 cr0	 [r0]	 {2}										
stclvc	12	 cr0	 [r0]	 #8										
ldclvc	12	 cr0	 [r0]	 #8										
stcvc	12	 cr0	 [r0	 #-8]										
ldcvc	12	 cr0	 [r0	 #-8]										
stcvc	12	 cr0	 [r0	 #-8]!										
ldcvc	12	 cr0	 [r0	 #-8]!										
stclvc	12	 cr0	 [r0	 #-8]										
ldclvc	12	 cr0	 [r0	 #-8]										
stclvc	12	 cr0	 [r0	 #-8]!										
ldclvc	12	 cr0	 [r0	 #-8]!										
stcvc	12	 cr0	 [r0	 #8]										
ldcvc	12	 cr0	 [r0	 #8]										
stcvc	12	 cr0	 [r0	 #8]!										
ldcvc	12	 cr0	 [r0	 #8]!										
stclvc	12	 cr0	 [r0	 #8]										
ldclvc	12	 cr0	 [r0	 #8]										
stclvc	12	 cr0	 [r0	 #8]!										
ldclvc	12	 cr0	 [r0	 #8]!										
cdpvc	12	0	 cr0	 cr0	 cr2	 {0}								
cdpvc	12	1	 cr0	 cr0	 cr2	 {0}								
cdpvc	12	2	 cr0	 cr0	 cr2	 {0}								
cdpvc	12	3	 cr0	 cr0	 cr2	 {0}								
cdpvc	12	4	 cr0	 cr0	 cr2	 {0}								
cdpvc	12	5	 cr0	 cr0	 cr2	 {0}								
cdpvc	12	6	 cr0	 cr0	 cr2	 {0}								
cdpvc	12	7	 cr0	 cr0	 cr2	 {0}								
cdpvc	12	8	 cr0	 cr0	 cr2	 {0}								
cdpvc	12	9	 cr0	 cr0	 cr2	 {0}								
cdpvc	12	10	 cr0	 cr0	 cr2	 {0}								
cdpvc	12	11	 cr0	 cr0	 cr2	 {0}								
cdpvc	12	12	 cr0	 cr0	 cr2	 {0}								
cdpvc	12	13	 cr0	 cr0	 cr2	 {0}								
cdpvc	12	14	 cr0	 cr0	 cr2	 {0}								
cdpvc	12	15	 cr0	 cr0	 cr2	 {0}								
svcvc	0x00000c02													
svcvc	0x00100c02													
svcvc	0x00200c02													
svcvc	0x00300c02													
svcvc	0x00400c02													
svcvc	0x00500c02													
svcvc	0x00600c02													
svcvc	0x00700c02													
svcvc	0x00800c02													
svcvc	0x00900c02													
svcvc	0x00a00c02													
svcvc	0x00b00c02													
svcvc	0x00c00c02													
svcvc	0x00d00c02													
svcvc	0x00e00c02													
svcvc	0x00f00c02													
andhi	r0	 r0	 r2	 lsl #24										
andshi	r0	 r0	 r2	 lsl #24										
eorhi	r0	 r0	 r2	 lsl #24										
eorshi	r0	 r0	 r2	 lsl #24										
subhi	r0	 r0	 r2	 lsl #24										
subshi	r0	 r0	 r2	 lsl #24										
rsbhi	r0	 r0	 r2	 lsl #24										
rsbshi	r0	 r0	 r2	 lsl #24										
addhi	r0	 r0	 r2	 lsl #24										
addshi	r0	 r0	 r2	 lsl #24										
adchi	r0	 r0	 r2	 lsl #24										
adcshi	r0	 r0	 r2	 lsl #24										
sbchi	r0	 r0	 r2	 lsl #24										
sbcshi	r0	 r0	 r2	 lsl #24										
rschi	r0	 r0	 r2	 lsl #24										
rscshi	r0	 r0	 r2	 lsl #24										
tsthi	r0	 r2	 lsl #24											
tsthi	r0	 r2	 lsl #24											
teqhi	r0	 r2	 lsl #24											
teqhi	r0	 r2	 lsl #24											
cmphi	r0	 r2	 lsl #24											
cmphi	r0	 r2	 lsl #24											
cmnhi	r0	 r2	 lsl #24											
cmnhi	r0	 r2	 lsl #24											
orrhi	r0	 r0	 r2	 lsl #24										
orrshi	r0	 r0	 r2	 lsl #24										
lslhi	r0	 r2	 #24											
lslshi	r0	 r2	 #24											
bichi	r0	 r0	 r2	 lsl #24										
bicshi	r0	 r0	 r2	 lsl #24										
mvnhi	r0	 r2	 lsl #24											
mvnshi	r0	 r2	 lsl #24											
andhi	r0	 r0	 #512	"; 0x200"										
andshi	r0	 r0	 #512	"; 0x200"										
eorhi	r0	 r0	 #512	"; 0x200"										
eorshi	r0	 r0	 #512	"; 0x200"										
subhi	r0	 r0	 #512	"; 0x200"										
subshi	r0	 r0	 #512	"; 0x200"										
rsbhi	r0	 r0	 #512	"; 0x200"										
rsbshi	r0	 r0	 #512	"; 0x200"										
addhi	r0	 r0	 #512	"; 0x200"										
addshi	r0	 r0	 #512	"; 0x200"										
adchi	r0	 r0	 #512	"; 0x200"										
adcshi	r0	 r0	 #512	"; 0x200"										
sbchi	r0	 r0	 #512	"; 0x200"										
sbcshi	r0	 r0	 #512	"; 0x200"										
rschi	r0	 r0	 #512	"; 0x200"										
rscshi	r0	 r0	 #512	"; 0x200"										
movwhi	r0	 #3074	"; 0xc02"											
tsthi	r0	 #512	"; 0x200"											
teqhi	r0	 #512	"; 0x200"											
teqhi	r0	 #512	"; 0x200"											
movthi	r0	 #3074	"; 0xc02"											
cmphi	r0	 #512	"; 0x200"											
cmnhi	r0	 #512	"; 0x200"											
cmnhi	r0	 #512	"; 0x200"											
orrhi	r0	 r0	 #512	"; 0x200"										
orrshi	r0	 r0	 #512	"; 0x200"										
movhi	r0	 #512	"; 0x200"											
movshi	r0	 #512	"; 0x200"											
bichi	r0	 r0	 #512	"; 0x200"										
bicshi	r0	 r0	 #512	"; 0x200"										
mvnhi	r0	 #512	"; 0x200"											
mvnshi	r0	 #512	"; 0x200"											
strhi	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrhi	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strthi	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrthi	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strbhi	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrbhi	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strbthi	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrbthi	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strhi	r0	 [r0]	 #3074	"; 0xc02"										
ldrhi	r0	 [r0]	 #3074	"; 0xc02"										
strthi	r0	 [r0]	 #3074	"; 0xc02"										
ldrthi	r0	 [r0]	 #3074	"; 0xc02"										
strbhi	r0	 [r0]	 #3074	"; 0xc02"										
ldrbhi	r0	 [r0]	 #3074	"; 0xc02"										
strbthi	r0	 [r0]	 #3074	"; 0xc02"										
ldrbthi	r0	 [r0]	 #3074	"; 0xc02"										
strhi	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
ldrhi	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
strhi	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
ldrhi	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
strbhi	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
ldrbhi	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
strbhi	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
ldrbhi	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
strhi	r0	 [r0	 #3074]	"; 0xc02"										
ldrhi	r0	 [r0	 #3074]	"; 0xc02"										
strhi	r0	 [r0	 #3074]!	"; 0xc02"										
ldrhi	r0	 [r0	 #3074]!	"; 0xc02"										
strbhi	r0	 [r0	 #3074]	"; 0xc02"										
ldrbhi	r0	 [r0	 #3074]	"; 0xc02"										
strbhi	r0	 [r0	 #3074]!	"; 0xc02"										
ldrbhi	r0	 [r0	 #3074]!	"; 0xc02"										
strhi	r0	 [r0]	 -r2	 lsl #24										
ldrhi	r0	 [r0]	 -r2	 lsl #24										
strthi	r0	 [r0]	 -r2	 lsl #24										
ldrthi	r0	 [r0]	 -r2	 lsl #24										
strbhi	r0	 [r0]	 -r2	 lsl #24										
ldrbhi	r0	 [r0]	 -r2	 lsl #24										
strbthi	r0	 [r0]	 -r2	 lsl #24										
ldrbthi	r0	 [r0]	 -r2	 lsl #24										
strhi	r0	 [r0]	 r2	 lsl #24										
ldrhi	r0	 [r0]	 r2	 lsl #24										
strthi	r0	 [r0]	 r2	 lsl #24										
ldrthi	r0	 [r0]	 r2	 lsl #24										
strbhi	r0	 [r0]	 r2	 lsl #24										
ldrbhi	r0	 [r0]	 r2	 lsl #24										
strbthi	r0	 [r0]	 r2	 lsl #24										
ldrbthi	r0	 [r0]	 r2	 lsl #24										
strhi	r0	 [r0	 -r2	 lsl #24]										
ldrhi	r0	 [r0	 -r2	 lsl #24]										
strhi	r0	 [r0	 -r2	 lsl #24]!										
ldrhi	r0	 [r0	 -r2	 lsl #24]!										
strbhi	r0	 [r0	 -r2	 lsl #24]										
ldrbhi	r0	 [r0	 -r2	 lsl #24]										
strbhi	r0	 [r0	 -r2	 lsl #24]!										
ldrbhi	r0	 [r0	 -r2	 lsl #24]!										
strhi	r0	 [r0	 r2	 lsl #24]										
ldrhi	r0	 [r0	 r2	 lsl #24]										
strhi	r0	 [r0	 r2	 lsl #24]!										
ldrhi	r0	 [r0	 r2	 lsl #24]!										
strbhi	r0	 [r0	 r2	 lsl #24]										
ldrbhi	r0	 [r0	 r2	 lsl #24]										
strbhi	r0	 [r0	 r2	 lsl #24]!										
ldrbhi	r0	 [r0	 r2	 lsl #24]!										
stmdahi	r0	 {r1	 sl	 fp}										
ldmdahi	r0	 {r1	 sl	 fp}										
stmdahi	r0!	 {r1	 sl	 fp}										
ldmdahi	r0!	 {r1	 sl	 fp}										
stmdahi	r0	 {r1	 sl	 fp}^										
ldmdahi	r0	 {r1	 sl	 fp}^										
stmdahi	r0!	 {r1	 sl	 fp}^										
ldmdahi	r0!	 {r1	 sl	 fp}^										
stmhi	r0	 {r1	 sl	 fp}										
ldmhi	r0	 {r1	 sl	 fp}										
stmiahi	r0!	 {r1	 sl	 fp}										
ldmhi	r0!	 {r1	 sl	 fp}										
stmiahi	r0	 {r1	 sl	 fp}^										
ldmhi	r0	 {r1	 sl	 fp}^										
stmiahi	r0!	 {r1	 sl	 fp}^										
ldmhi	r0!	 {r1	 sl	 fp}^										
stmdbhi	r0	 {r1	 sl	 fp}										
ldmdbhi	r0	 {r1	 sl	 fp}										
stmdbhi	r0!	 {r1	 sl	 fp}										
ldmdbhi	r0!	 {r1	 sl	 fp}										
stmdbhi	r0	 {r1	 sl	 fp}^										
ldmdbhi	r0	 {r1	 sl	 fp}^										
stmdbhi	r0!	 {r1	 sl	 fp}^										
ldmdbhi	r0!	 {r1	 sl	 fp}^										
stmibhi	r0	 {r1	 sl	 fp}										
ldmibhi	r0	 {r1	 sl	 fp}										
stmibhi	r0!	 {r1	 sl	 fp}										
ldmibhi	r0!	 {r1	 sl	 fp}										
stmibhi	r0	 {r1	 sl	 fp}^										
ldmibhi	r0	 {r1	 sl	 fp}^										
stmibhi	r0!	 {r1	 sl	 fp}^										
ldmibhi	r0!	 {r1	 sl	 fp}^										
bhi	10d290 <HeapBase+0xad0>													
bhi	50d294 <__undef_stack+0x3fb2d4>													
bhi	90d298 <__undef_stack+0x7fb2d8>													
bhi	d0d29c <__undef_stack+0xbfb2dc>													
bhi	110d2a0 <__undef_stack+0xffb2e0>													
bhi	150d2a4 <__undef_stack+0x13fb2e4>													
bhi	190d2a8 <__undef_stack+0x17fb2e8>													
bhi	1d0d2ac <__undef_stack+0x1bfb2ec>													
bhi	fe10d2b0 <LRemap+0x10d2a1>													
bhi	fe50d2b4 <LRemap+0x50d2a5>													
bhi	fe90d2b8 <LRemap+0x90d2a9>													
bhi	fed0d2bc <LRemap+0xd0d2ad>													
bhi	ff10d2c0 <LRemap+0x110d2b1>													
bhi	ff50d2c4 <LRemap+0x150d2b5>													
bhi	ff90d2c8 <LRemap+0x190d2b9>													
bhi	ffd0d2cc <LRemap+0x1d0d2bd>													
blhi	10d2d0 <HeapBase+0xb10>													
blhi	50d2d4 <__undef_stack+0x3fb314>													
blhi	90d2d8 <__undef_stack+0x7fb318>													
blhi	d0d2dc <__undef_stack+0xbfb31c>													
blhi	110d2e0 <__undef_stack+0xffb320>													
blhi	150d2e4 <__undef_stack+0x13fb324>													
blhi	190d2e8 <__undef_stack+0x17fb328>													
blhi	1d0d2ec <__undef_stack+0x1bfb32c>													
blhi	fe10d2f0 <LRemap+0x10d2e1>													
blhi	fe50d2f4 <LRemap+0x50d2e5>													
blhi	fe90d2f8 <LRemap+0x90d2e9>													
blhi	fed0d2fc <LRemap+0xd0d2ed>													
blhi	ff10d300 <LRemap+0x110d2f1>													
blhi	ff50d304 <LRemap+0x150d2f5>													
blhi	ff90d308 <LRemap+0x190d2f9>													
blhi	ffd0d30c <LRemap+0x1d0d2fd>													
stchi	12	 cr0	 [r0]	 {2}										
ldchi	12	 cr0	 [r0]	 {2}										
stchi	12	 cr0	 [r0]	 #-8										
ldchi	12	 cr0	 [r0]	 #-8										
mcrrhi	12	0	 r0	 r0	 cr2									
mrrchi	12	0	 r0	 r0	 cr2	"; <UNPREDICTABLE>"								
stclhi	12	 cr0	 [r0]	 #-8										
ldclhi	12	 cr0	 [r0]	 #-8										
stchi	12	 cr0	 [r0]	 {2}										
ldchi	12	 cr0	 [r0]	 {2}										
stchi	12	 cr0	 [r0]	 #8										
ldchi	12	 cr0	 [r0]	 #8										
stclhi	12	 cr0	 [r0]	 {2}										
ldclhi	12	 cr0	 [r0]	 {2}										
stclhi	12	 cr0	 [r0]	 #8										
ldclhi	12	 cr0	 [r0]	 #8										
stchi	12	 cr0	 [r0	 #-8]										
ldchi	12	 cr0	 [r0	 #-8]										
stchi	12	 cr0	 [r0	 #-8]!										
ldchi	12	 cr0	 [r0	 #-8]!										
stclhi	12	 cr0	 [r0	 #-8]										
ldclhi	12	 cr0	 [r0	 #-8]										
stclhi	12	 cr0	 [r0	 #-8]!										
ldclhi	12	 cr0	 [r0	 #-8]!										
stchi	12	 cr0	 [r0	 #8]										
ldchi	12	 cr0	 [r0	 #8]										
stchi	12	 cr0	 [r0	 #8]!										
ldchi	12	 cr0	 [r0	 #8]!										
stclhi	12	 cr0	 [r0	 #8]										
ldclhi	12	 cr0	 [r0	 #8]										
stclhi	12	 cr0	 [r0	 #8]!										
ldclhi	12	 cr0	 [r0	 #8]!										
cdphi	12	0	 cr0	 cr0	 cr2	 {0}								
cdphi	12	1	 cr0	 cr0	 cr2	 {0}								
cdphi	12	2	 cr0	 cr0	 cr2	 {0}								
cdphi	12	3	 cr0	 cr0	 cr2	 {0}								
cdphi	12	4	 cr0	 cr0	 cr2	 {0}								
cdphi	12	5	 cr0	 cr0	 cr2	 {0}								
cdphi	12	6	 cr0	 cr0	 cr2	 {0}								
cdphi	12	7	 cr0	 cr0	 cr2	 {0}								
cdphi	12	8	 cr0	 cr0	 cr2	 {0}								
cdphi	12	9	 cr0	 cr0	 cr2	 {0}								
cdphi	12	10	 cr0	 cr0	 cr2	 {0}								
cdphi	12	11	 cr0	 cr0	 cr2	 {0}								
cdphi	12	12	 cr0	 cr0	 cr2	 {0}								
cdphi	12	13	 cr0	 cr0	 cr2	 {0}								
cdphi	12	14	 cr0	 cr0	 cr2	 {0}								
cdphi	12	15	 cr0	 cr0	 cr2	 {0}								
svchi	0x00000c02													
svchi	0x00100c02													
svchi	0x00200c02													
svchi	0x00300c02													
svchi	0x00400c02													
svchi	0x00500c02													
svchi	0x00600c02													
svchi	0x00700c02													
svchi	0x00800c02													
svchi	0x00900c02													
svchi	0x00a00c02													
svchi	0x00b00c02													
svchi	0x00c00c02													
svchi	0x00d00c02													
svchi	0x00e00c02													
svchi	0x00f00c02													
andls	r0	 r0	 r2	 lsl #24										
andsls	r0	 r0	 r2	 lsl #24										
eorls	r0	 r0	 r2	 lsl #24										
eorsls	r0	 r0	 r2	 lsl #24										
subls	r0	 r0	 r2	 lsl #24										
subsls	r0	 r0	 r2	 lsl #24										
rsbls	r0	 r0	 r2	 lsl #24										
rsbsls	r0	 r0	 r2	 lsl #24										
addls	r0	 r0	 r2	 lsl #24										
addsls	r0	 r0	 r2	 lsl #24										
adcls	r0	 r0	 r2	 lsl #24										
adcsls	r0	 r0	 r2	 lsl #24										
sbcls	r0	 r0	 r2	 lsl #24										
sbcsls	r0	 r0	 r2	 lsl #24										
rscls	r0	 r0	 r2	 lsl #24										
rscsls	r0	 r0	 r2	 lsl #24										
tstls	r0	 r2	 lsl #24											
tstls	r0	 r2	 lsl #24											
teqls	r0	 r2	 lsl #24											
teqls	r0	 r2	 lsl #24											
cmpls	r0	 r2	 lsl #24											
cmpls	r0	 r2	 lsl #24											
cmnls	r0	 r2	 lsl #24											
cmnls	r0	 r2	 lsl #24											
orrls	r0	 r0	 r2	 lsl #24										
orrsls	r0	 r0	 r2	 lsl #24										
lslls	r0	 r2	 #24											
lslsls	r0	 r2	 #24											
bicls	r0	 r0	 r2	 lsl #24										
bicsls	r0	 r0	 r2	 lsl #24										
mvnls	r0	 r2	 lsl #24											
mvnsls	r0	 r2	 lsl #24											
andls	r0	 r0	 #512	"; 0x200"										
andsls	r0	 r0	 #512	"; 0x200"										
eorls	r0	 r0	 #512	"; 0x200"										
eorsls	r0	 r0	 #512	"; 0x200"										
subls	r0	 r0	 #512	"; 0x200"										
subsls	r0	 r0	 #512	"; 0x200"										
rsbls	r0	 r0	 #512	"; 0x200"										
rsbsls	r0	 r0	 #512	"; 0x200"										
addls	r0	 r0	 #512	"; 0x200"										
addsls	r0	 r0	 #512	"; 0x200"										
adcls	r0	 r0	 #512	"; 0x200"										
adcsls	r0	 r0	 #512	"; 0x200"										
sbcls	r0	 r0	 #512	"; 0x200"										
sbcsls	r0	 r0	 #512	"; 0x200"										
rscls	r0	 r0	 #512	"; 0x200"										
rscsls	r0	 r0	 #512	"; 0x200"										
movwls	r0	 #3074	"; 0xc02"											
tstls	r0	 #512	"; 0x200"											
teqls	r0	 #512	"; 0x200"											
teqls	r0	 #512	"; 0x200"											
movtls	r0	 #3074	"; 0xc02"											
cmpls	r0	 #512	"; 0x200"											
cmnls	r0	 #512	"; 0x200"											
cmnls	r0	 #512	"; 0x200"											
orrls	r0	 r0	 #512	"; 0x200"										
orrsls	r0	 r0	 #512	"; 0x200"										
movls	r0	 #512	"; 0x200"											
movsls	r0	 #512	"; 0x200"											
bicls	r0	 r0	 #512	"; 0x200"										
bicsls	r0	 r0	 #512	"; 0x200"										
mvnls	r0	 #512	"; 0x200"											
mvnsls	r0	 #512	"; 0x200"											
strls	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrls	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strtls	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrtls	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strbls	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrbls	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strbtls	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrbtls	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strls	r0	 [r0]	 #3074	"; 0xc02"										
ldrls	r0	 [r0]	 #3074	"; 0xc02"										
strtls	r0	 [r0]	 #3074	"; 0xc02"										
ldrtls	r0	 [r0]	 #3074	"; 0xc02"										
strbls	r0	 [r0]	 #3074	"; 0xc02"										
ldrbls	r0	 [r0]	 #3074	"; 0xc02"										
strbtls	r0	 [r0]	 #3074	"; 0xc02"										
ldrbtls	r0	 [r0]	 #3074	"; 0xc02"										
strls	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
ldrls	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
strls	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
ldrls	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
strbls	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
ldrbls	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
strbls	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
ldrbls	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
strls	r0	 [r0	 #3074]	"; 0xc02"										
ldrls	r0	 [r0	 #3074]	"; 0xc02"										
strls	r0	 [r0	 #3074]!	"; 0xc02"										
ldrls	r0	 [r0	 #3074]!	"; 0xc02"										
strbls	r0	 [r0	 #3074]	"; 0xc02"										
ldrbls	r0	 [r0	 #3074]	"; 0xc02"										
strbls	r0	 [r0	 #3074]!	"; 0xc02"										
ldrbls	r0	 [r0	 #3074]!	"; 0xc02"										
strls	r0	 [r0]	 -r2	 lsl #24										
ldrls	r0	 [r0]	 -r2	 lsl #24										
strtls	r0	 [r0]	 -r2	 lsl #24										
ldrtls	r0	 [r0]	 -r2	 lsl #24										
strbls	r0	 [r0]	 -r2	 lsl #24										
ldrbls	r0	 [r0]	 -r2	 lsl #24										
strbtls	r0	 [r0]	 -r2	 lsl #24										
ldrbtls	r0	 [r0]	 -r2	 lsl #24										
strls	r0	 [r0]	 r2	 lsl #24										
ldrls	r0	 [r0]	 r2	 lsl #24										
strtls	r0	 [r0]	 r2	 lsl #24										
ldrtls	r0	 [r0]	 r2	 lsl #24										
strbls	r0	 [r0]	 r2	 lsl #24										
ldrbls	r0	 [r0]	 r2	 lsl #24										
strbtls	r0	 [r0]	 r2	 lsl #24										
ldrbtls	r0	 [r0]	 r2	 lsl #24										
strls	r0	 [r0	 -r2	 lsl #24]										
ldrls	r0	 [r0	 -r2	 lsl #24]										
strls	r0	 [r0	 -r2	 lsl #24]!										
ldrls	r0	 [r0	 -r2	 lsl #24]!										
strbls	r0	 [r0	 -r2	 lsl #24]										
ldrbls	r0	 [r0	 -r2	 lsl #24]										
strbls	r0	 [r0	 -r2	 lsl #24]!										
ldrbls	r0	 [r0	 -r2	 lsl #24]!										
strls	r0	 [r0	 r2	 lsl #24]										
ldrls	r0	 [r0	 r2	 lsl #24]										
strls	r0	 [r0	 r2	 lsl #24]!										
ldrls	r0	 [r0	 r2	 lsl #24]!										
strbls	r0	 [r0	 r2	 lsl #24]										
ldrbls	r0	 [r0	 r2	 lsl #24]										
strbls	r0	 [r0	 r2	 lsl #24]!										
ldrbls	r0	 [r0	 r2	 lsl #24]!										
stmdals	r0	 {r1	 sl	 fp}										
ldmdals	r0	 {r1	 sl	 fp}										
stmdals	r0!	 {r1	 sl	 fp}										
ldmdals	r0!	 {r1	 sl	 fp}										
stmdals	r0	 {r1	 sl	 fp}^										
ldmdals	r0	 {r1	 sl	 fp}^										
stmdals	r0!	 {r1	 sl	 fp}^										
ldmdals	r0!	 {r1	 sl	 fp}^										
stmls	r0	 {r1	 sl	 fp}										
ldmls	r0	 {r1	 sl	 fp}										
stmials	r0!	 {r1	 sl	 fp}										
ldmls	r0!	 {r1	 sl	 fp}										
stmials	r0	 {r1	 sl	 fp}^										
ldmls	r0	 {r1	 sl	 fp}^										
stmials	r0!	 {r1	 sl	 fp}^										
ldmls	r0!	 {r1	 sl	 fp}^										
stmdbls	r0	 {r1	 sl	 fp}										
ldmdbls	r0	 {r1	 sl	 fp}										
stmdbls	r0!	 {r1	 sl	 fp}										
ldmdbls	r0!	 {r1	 sl	 fp}										
stmdbls	r0	 {r1	 sl	 fp}^										
ldmdbls	r0	 {r1	 sl	 fp}^										
stmdbls	r0!	 {r1	 sl	 fp}^										
ldmdbls	r0!	 {r1	 sl	 fp}^										
stmibls	r0	 {r1	 sl	 fp}										
ldmibls	r0	 {r1	 sl	 fp}										
stmibls	r0!	 {r1	 sl	 fp}										
ldmibls	r0!	 {r1	 sl	 fp}										
stmibls	r0	 {r1	 sl	 fp}^										
ldmibls	r0	 {r1	 sl	 fp}^										
stmibls	r0!	 {r1	 sl	 fp}^										
ldmibls	r0!	 {r1	 sl	 fp}^										
bls	10d690 <HeapBase+0xed0>													
bls	50d694 <__undef_stack+0x3fb6d4>													
bls	90d698 <__undef_stack+0x7fb6d8>													
bls	d0d69c <__undef_stack+0xbfb6dc>													
bls	110d6a0 <__undef_stack+0xffb6e0>													
bls	150d6a4 <__undef_stack+0x13fb6e4>													
bls	190d6a8 <__undef_stack+0x17fb6e8>													
bls	1d0d6ac <__undef_stack+0x1bfb6ec>													
bls	fe10d6b0 <LRemap+0x10d6a1>													
bls	fe50d6b4 <LRemap+0x50d6a5>													
bls	fe90d6b8 <LRemap+0x90d6a9>													
bls	fed0d6bc <LRemap+0xd0d6ad>													
bls	ff10d6c0 <LRemap+0x110d6b1>													
bls	ff50d6c4 <LRemap+0x150d6b5>													
bls	ff90d6c8 <LRemap+0x190d6b9>													
bls	ffd0d6cc <LRemap+0x1d0d6bd>													
blls	10d6d0 <HeapBase+0xf10>													
blls	50d6d4 <__undef_stack+0x3fb714>													
blls	90d6d8 <__undef_stack+0x7fb718>													
blls	d0d6dc <__undef_stack+0xbfb71c>													
blls	110d6e0 <__undef_stack+0xffb720>													
blls	150d6e4 <__undef_stack+0x13fb724>													
blls	190d6e8 <__undef_stack+0x17fb728>													
blls	1d0d6ec <__undef_stack+0x1bfb72c>													
blls	fe10d6f0 <LRemap+0x10d6e1>													
blls	fe50d6f4 <LRemap+0x50d6e5>													
blls	fe90d6f8 <LRemap+0x90d6e9>													
blls	fed0d6fc <LRemap+0xd0d6ed>													
blls	ff10d700 <LRemap+0x110d6f1>													
blls	ff50d704 <LRemap+0x150d6f5>													
blls	ff90d708 <LRemap+0x190d6f9>													
blls	ffd0d70c <LRemap+0x1d0d6fd>													
stcls	12	 cr0	 [r0]	 {2}										
ldcls	12	 cr0	 [r0]	 {2}										
stcls	12	 cr0	 [r0]	 #-8										
ldcls	12	 cr0	 [r0]	 #-8										
mcrrls	12	0	 r0	 r0	 cr2									
mrrcls	12	0	 r0	 r0	 cr2	"; <UNPREDICTABLE>"								
stclls	12	 cr0	 [r0]	 #-8										
ldclls	12	 cr0	 [r0]	 #-8										
stcls	12	 cr0	 [r0]	 {2}										
ldcls	12	 cr0	 [r0]	 {2}										
stcls	12	 cr0	 [r0]	 #8										
ldcls	12	 cr0	 [r0]	 #8										
stclls	12	 cr0	 [r0]	 {2}										
ldclls	12	 cr0	 [r0]	 {2}										
stclls	12	 cr0	 [r0]	 #8										
ldclls	12	 cr0	 [r0]	 #8										
stcls	12	 cr0	 [r0	 #-8]										
ldcls	12	 cr0	 [r0	 #-8]										
stcls	12	 cr0	 [r0	 #-8]!										
ldcls	12	 cr0	 [r0	 #-8]!										
stclls	12	 cr0	 [r0	 #-8]										
ldclls	12	 cr0	 [r0	 #-8]										
stclls	12	 cr0	 [r0	 #-8]!										
ldclls	12	 cr0	 [r0	 #-8]!										
stcls	12	 cr0	 [r0	 #8]										
ldcls	12	 cr0	 [r0	 #8]										
stcls	12	 cr0	 [r0	 #8]!										
ldcls	12	 cr0	 [r0	 #8]!										
stclls	12	 cr0	 [r0	 #8]										
ldclls	12	 cr0	 [r0	 #8]										
stclls	12	 cr0	 [r0	 #8]!										
ldclls	12	 cr0	 [r0	 #8]!										
cdpls	12	0	 cr0	 cr0	 cr2	 {0}								
cdpls	12	1	 cr0	 cr0	 cr2	 {0}								
cdpls	12	2	 cr0	 cr0	 cr2	 {0}								
cdpls	12	3	 cr0	 cr0	 cr2	 {0}								
cdpls	12	4	 cr0	 cr0	 cr2	 {0}								
cdpls	12	5	 cr0	 cr0	 cr2	 {0}								
cdpls	12	6	 cr0	 cr0	 cr2	 {0}								
cdpls	12	7	 cr0	 cr0	 cr2	 {0}								
cdpls	12	8	 cr0	 cr0	 cr2	 {0}								
cdpls	12	9	 cr0	 cr0	 cr2	 {0}								
cdpls	12	10	 cr0	 cr0	 cr2	 {0}								
cdpls	12	11	 cr0	 cr0	 cr2	 {0}								
cdpls	12	12	 cr0	 cr0	 cr2	 {0}								
cdpls	12	13	 cr0	 cr0	 cr2	 {0}								
cdpls	12	14	 cr0	 cr0	 cr2	 {0}								
cdpls	12	15	 cr0	 cr0	 cr2	 {0}								
svcls	0x00000c02													
svcls	0x00100c02													
svcls	0x00200c02													
svcls	0x00300c02													
svcls	0x00400c02													
svcls	0x00500c02													
svcls	0x00600c02													
svcls	0x00700c02													
svcls	0x00800c02													
svcls	0x00900c02													
svcls	0x00a00c02													
svcls	0x00b00c02													
svcls	0x00c00c02													
svcls	0x00d00c02													
svcls	0x00e00c02													
svcls	0x00f00c02													
andge	r0	 r0	 r2	 lsl #24										
andsge	r0	 r0	 r2	 lsl #24										
eorge	r0	 r0	 r2	 lsl #24										
eorsge	r0	 r0	 r2	 lsl #24										
subge	r0	 r0	 r2	 lsl #24										
subsge	r0	 r0	 r2	 lsl #24										
rsbge	r0	 r0	 r2	 lsl #24										
rsbsge	r0	 r0	 r2	 lsl #24										
addge	r0	 r0	 r2	 lsl #24										
addsge	r0	 r0	 r2	 lsl #24										
adcge	r0	 r0	 r2	 lsl #24										
adcsge	r0	 r0	 r2	 lsl #24										
sbcge	r0	 r0	 r2	 lsl #24										
sbcsge	r0	 r0	 r2	 lsl #24										
rscge	r0	 r0	 r2	 lsl #24										
rscsge	r0	 r0	 r2	 lsl #24										
tstge	r0	 r2	 lsl #24											
tstge	r0	 r2	 lsl #24											
teqge	r0	 r2	 lsl #24											
teqge	r0	 r2	 lsl #24											
cmpge	r0	 r2	 lsl #24											
cmpge	r0	 r2	 lsl #24											
cmnge	r0	 r2	 lsl #24											
cmnge	r0	 r2	 lsl #24											
orrge	r0	 r0	 r2	 lsl #24										
orrsge	r0	 r0	 r2	 lsl #24										
lslge	r0	 r2	 #24											
lslsge	r0	 r2	 #24											
bicge	r0	 r0	 r2	 lsl #24										
bicsge	r0	 r0	 r2	 lsl #24										
mvnge	r0	 r2	 lsl #24											
mvnsge	r0	 r2	 lsl #24											
andge	r0	 r0	 #512	"; 0x200"										
andsge	r0	 r0	 #512	"; 0x200"										
eorge	r0	 r0	 #512	"; 0x200"										
eorsge	r0	 r0	 #512	"; 0x200"										
subge	r0	 r0	 #512	"; 0x200"										
subsge	r0	 r0	 #512	"; 0x200"										
rsbge	r0	 r0	 #512	"; 0x200"										
rsbsge	r0	 r0	 #512	"; 0x200"										
addge	r0	 r0	 #512	"; 0x200"										
addsge	r0	 r0	 #512	"; 0x200"										
adcge	r0	 r0	 #512	"; 0x200"										
adcsge	r0	 r0	 #512	"; 0x200"										
sbcge	r0	 r0	 #512	"; 0x200"										
sbcsge	r0	 r0	 #512	"; 0x200"										
rscge	r0	 r0	 #512	"; 0x200"										
rscsge	r0	 r0	 #512	"; 0x200"										
movwge	r0	 #3074	"; 0xc02"											
tstge	r0	 #512	"; 0x200"											
teqge	r0	 #512	"; 0x200"											
teqge	r0	 #512	"; 0x200"											
movtge	r0	 #3074	"; 0xc02"											
cmpge	r0	 #512	"; 0x200"											
cmnge	r0	 #512	"; 0x200"											
cmnge	r0	 #512	"; 0x200"											
orrge	r0	 r0	 #512	"; 0x200"										
orrsge	r0	 r0	 #512	"; 0x200"										
movge	r0	 #512	"; 0x200"											
movsge	r0	 #512	"; 0x200"											
bicge	r0	 r0	 #512	"; 0x200"										
bicsge	r0	 r0	 #512	"; 0x200"										
mvnge	r0	 #512	"; 0x200"											
mvnsge	r0	 #512	"; 0x200"											
strge	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrge	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strtge	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrtge	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strbge	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrbge	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strbtge	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrbtge	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strge	r0	 [r0]	 #3074	"; 0xc02"										
ldrge	r0	 [r0]	 #3074	"; 0xc02"										
strtge	r0	 [r0]	 #3074	"; 0xc02"										
ldrtge	r0	 [r0]	 #3074	"; 0xc02"										
strbge	r0	 [r0]	 #3074	"; 0xc02"										
ldrbge	r0	 [r0]	 #3074	"; 0xc02"										
strbtge	r0	 [r0]	 #3074	"; 0xc02"										
ldrbtge	r0	 [r0]	 #3074	"; 0xc02"										
strge	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
ldrge	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
strge	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
ldrge	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
strbge	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
ldrbge	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
strbge	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
ldrbge	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
strge	r0	 [r0	 #3074]	"; 0xc02"										
ldrge	r0	 [r0	 #3074]	"; 0xc02"										
strge	r0	 [r0	 #3074]!	"; 0xc02"										
ldrge	r0	 [r0	 #3074]!	"; 0xc02"										
strbge	r0	 [r0	 #3074]	"; 0xc02"										
ldrbge	r0	 [r0	 #3074]	"; 0xc02"										
strbge	r0	 [r0	 #3074]!	"; 0xc02"										
ldrbge	r0	 [r0	 #3074]!	"; 0xc02"										
strge	r0	 [r0]	 -r2	 lsl #24										
ldrge	r0	 [r0]	 -r2	 lsl #24										
strtge	r0	 [r0]	 -r2	 lsl #24										
ldrtge	r0	 [r0]	 -r2	 lsl #24										
strbge	r0	 [r0]	 -r2	 lsl #24										
ldrbge	r0	 [r0]	 -r2	 lsl #24										
strbtge	r0	 [r0]	 -r2	 lsl #24										
ldrbtge	r0	 [r0]	 -r2	 lsl #24										
strge	r0	 [r0]	 r2	 lsl #24										
ldrge	r0	 [r0]	 r2	 lsl #24										
strtge	r0	 [r0]	 r2	 lsl #24										
ldrtge	r0	 [r0]	 r2	 lsl #24										
strbge	r0	 [r0]	 r2	 lsl #24										
ldrbge	r0	 [r0]	 r2	 lsl #24										
strbtge	r0	 [r0]	 r2	 lsl #24										
ldrbtge	r0	 [r0]	 r2	 lsl #24										
strge	r0	 [r0	 -r2	 lsl #24]										
ldrge	r0	 [r0	 -r2	 lsl #24]										
strge	r0	 [r0	 -r2	 lsl #24]!										
ldrge	r0	 [r0	 -r2	 lsl #24]!										
strbge	r0	 [r0	 -r2	 lsl #24]										
ldrbge	r0	 [r0	 -r2	 lsl #24]										
strbge	r0	 [r0	 -r2	 lsl #24]!										
ldrbge	r0	 [r0	 -r2	 lsl #24]!										
strge	r0	 [r0	 r2	 lsl #24]										
ldrge	r0	 [r0	 r2	 lsl #24]										
strge	r0	 [r0	 r2	 lsl #24]!										
ldrge	r0	 [r0	 r2	 lsl #24]!										
strbge	r0	 [r0	 r2	 lsl #24]										
ldrbge	r0	 [r0	 r2	 lsl #24]										
strbge	r0	 [r0	 r2	 lsl #24]!										
ldrbge	r0	 [r0	 r2	 lsl #24]!										
stmdage	r0	 {r1	 sl	 fp}										
ldmdage	r0	 {r1	 sl	 fp}										
stmdage	r0!	 {r1	 sl	 fp}										
ldmdage	r0!	 {r1	 sl	 fp}										
stmdage	r0	 {r1	 sl	 fp}^										
ldmdage	r0	 {r1	 sl	 fp}^										
stmdage	r0!	 {r1	 sl	 fp}^										
ldmdage	r0!	 {r1	 sl	 fp}^										
stmge	r0	 {r1	 sl	 fp}										
ldmge	r0	 {r1	 sl	 fp}										
stmiage	r0!	 {r1	 sl	 fp}										
ldmge	r0!	 {r1	 sl	 fp}										
stmiage	r0	 {r1	 sl	 fp}^										
ldmge	r0	 {r1	 sl	 fp}^										
stmiage	r0!	 {r1	 sl	 fp}^										
ldmge	r0!	 {r1	 sl	 fp}^										
stmdbge	r0	 {r1	 sl	 fp}										
ldmdbge	r0	 {r1	 sl	 fp}										
stmdbge	r0!	 {r1	 sl	 fp}										
ldmdbge	r0!	 {r1	 sl	 fp}										
stmdbge	r0	 {r1	 sl	 fp}^										
ldmdbge	r0	 {r1	 sl	 fp}^										
stmdbge	r0!	 {r1	 sl	 fp}^										
ldmdbge	r0!	 {r1	 sl	 fp}^										
stmibge	r0	 {r1	 sl	 fp}										
ldmibge	r0	 {r1	 sl	 fp}										
stmibge	r0!	 {r1	 sl	 fp}										
ldmibge	r0!	 {r1	 sl	 fp}										
stmibge	r0	 {r1	 sl	 fp}^										
ldmibge	r0	 {r1	 sl	 fp}^										
stmibge	r0!	 {r1	 sl	 fp}^										
ldmibge	r0!	 {r1	 sl	 fp}^										
bge	10da90 <HeapBase+0x12d0>													
bge	50da94 <__undef_stack+0x3fbad4>													
bge	90da98 <__undef_stack+0x7fbad8>													
bge	d0da9c <__undef_stack+0xbfbadc>													
bge	110daa0 <__undef_stack+0xffbae0>													
bge	150daa4 <__undef_stack+0x13fbae4>													
bge	190daa8 <__undef_stack+0x17fbae8>													
bge	1d0daac <__undef_stack+0x1bfbaec>													
bge	fe10dab0 <LRemap+0x10daa1>													
bge	fe50dab4 <LRemap+0x50daa5>													
bge	fe90dab8 <LRemap+0x90daa9>													
bge	fed0dabc <LRemap+0xd0daad>													
bge	ff10dac0 <LRemap+0x110dab1>													
bge	ff50dac4 <LRemap+0x150dab5>													
bge	ff90dac8 <LRemap+0x190dab9>													
bge	ffd0dacc <LRemap+0x1d0dabd>													
blge	10dad0 <HeapBase+0x1310>													
blge	50dad4 <__undef_stack+0x3fbb14>													
blge	90dad8 <__undef_stack+0x7fbb18>													
blge	d0dadc <__undef_stack+0xbfbb1c>													
blge	110dae0 <__undef_stack+0xffbb20>													
blge	150dae4 <__undef_stack+0x13fbb24>													
blge	190dae8 <__undef_stack+0x17fbb28>													
blge	1d0daec <__undef_stack+0x1bfbb2c>													
blge	fe10daf0 <LRemap+0x10dae1>													
blge	fe50daf4 <LRemap+0x50dae5>													
blge	fe90daf8 <LRemap+0x90dae9>													
blge	fed0dafc <LRemap+0xd0daed>													
blge	ff10db00 <LRemap+0x110daf1>													
blge	ff50db04 <LRemap+0x150daf5>													
blge	ff90db08 <LRemap+0x190daf9>													
blge	ffd0db0c <LRemap+0x1d0dafd>													
stcge	12	 cr0	 [r0]	 {2}										
ldcge	12	 cr0	 [r0]	 {2}										
stcge	12	 cr0	 [r0]	 #-8										
ldcge	12	 cr0	 [r0]	 #-8										
mcrrge	12	0	 r0	 r0	 cr2									
mrrcge	12	0	 r0	 r0	 cr2	"; <UNPREDICTABLE>"								
stclge	12	 cr0	 [r0]	 #-8										
ldclge	12	 cr0	 [r0]	 #-8										
stcge	12	 cr0	 [r0]	 {2}										
ldcge	12	 cr0	 [r0]	 {2}										
stcge	12	 cr0	 [r0]	 #8										
ldcge	12	 cr0	 [r0]	 #8										
stclge	12	 cr0	 [r0]	 {2}										
ldclge	12	 cr0	 [r0]	 {2}										
stclge	12	 cr0	 [r0]	 #8										
ldclge	12	 cr0	 [r0]	 #8										
stcge	12	 cr0	 [r0	 #-8]										
ldcge	12	 cr0	 [r0	 #-8]										
stcge	12	 cr0	 [r0	 #-8]!										
ldcge	12	 cr0	 [r0	 #-8]!										
stclge	12	 cr0	 [r0	 #-8]										
ldclge	12	 cr0	 [r0	 #-8]										
stclge	12	 cr0	 [r0	 #-8]!										
ldclge	12	 cr0	 [r0	 #-8]!										
stcge	12	 cr0	 [r0	 #8]										
ldcge	12	 cr0	 [r0	 #8]										
stcge	12	 cr0	 [r0	 #8]!										
ldcge	12	 cr0	 [r0	 #8]!										
stclge	12	 cr0	 [r0	 #8]										
ldclge	12	 cr0	 [r0	 #8]										
stclge	12	 cr0	 [r0	 #8]!										
ldclge	12	 cr0	 [r0	 #8]!										
cdpge	12	0	 cr0	 cr0	 cr2	 {0}								
cdpge	12	1	 cr0	 cr0	 cr2	 {0}								
cdpge	12	2	 cr0	 cr0	 cr2	 {0}								
cdpge	12	3	 cr0	 cr0	 cr2	 {0}								
cdpge	12	4	 cr0	 cr0	 cr2	 {0}								
cdpge	12	5	 cr0	 cr0	 cr2	 {0}								
cdpge	12	6	 cr0	 cr0	 cr2	 {0}								
cdpge	12	7	 cr0	 cr0	 cr2	 {0}								
cdpge	12	8	 cr0	 cr0	 cr2	 {0}								
cdpge	12	9	 cr0	 cr0	 cr2	 {0}								
cdpge	12	10	 cr0	 cr0	 cr2	 {0}								
cdpge	12	11	 cr0	 cr0	 cr2	 {0}								
cdpge	12	12	 cr0	 cr0	 cr2	 {0}								
cdpge	12	13	 cr0	 cr0	 cr2	 {0}								
cdpge	12	14	 cr0	 cr0	 cr2	 {0}								
cdpge	12	15	 cr0	 cr0	 cr2	 {0}								
svcge	0x00000c02													
svcge	0x00100c02													
svcge	0x00200c02													
svcge	0x00300c02													
svcge	0x00400c02													
svcge	0x00500c02													
svcge	0x00600c02													
svcge	0x00700c02													
svcge	0x00800c02													
svcge	0x00900c02													
svcge	0x00a00c02													
svcge	0x00b00c02													
svcge	0x00c00c02													
svcge	0x00d00c02													
svcge	0x00e00c02													
svcge	0x00f00c02													
andlt	r0	 r0	 r2	 lsl #24										
andslt	r0	 r0	 r2	 lsl #24										
eorlt	r0	 r0	 r2	 lsl #24										
eorslt	r0	 r0	 r2	 lsl #24										
sublt	r0	 r0	 r2	 lsl #24										
subslt	r0	 r0	 r2	 lsl #24										
rsblt	r0	 r0	 r2	 lsl #24										
rsbslt	r0	 r0	 r2	 lsl #24										
addlt	r0	 r0	 r2	 lsl #24										
addslt	r0	 r0	 r2	 lsl #24										
adclt	r0	 r0	 r2	 lsl #24										
adcslt	r0	 r0	 r2	 lsl #24										
sbclt	r0	 r0	 r2	 lsl #24										
sbcslt	r0	 r0	 r2	 lsl #24										
rsclt	r0	 r0	 r2	 lsl #24										
rscslt	r0	 r0	 r2	 lsl #24										
tstlt	r0	 r2	 lsl #24											
tstlt	r0	 r2	 lsl #24											
teqlt	r0	 r2	 lsl #24											
teqlt	r0	 r2	 lsl #24											
cmplt	r0	 r2	 lsl #24											
cmplt	r0	 r2	 lsl #24											
cmnlt	r0	 r2	 lsl #24											
cmnlt	r0	 r2	 lsl #24											
orrlt	r0	 r0	 r2	 lsl #24										
orrslt	r0	 r0	 r2	 lsl #24										
lsllt	r0	 r2	 #24											
lslslt	r0	 r2	 #24											
biclt	r0	 r0	 r2	 lsl #24										
bicslt	r0	 r0	 r2	 lsl #24										
mvnlt	r0	 r2	 lsl #24											
mvnslt	r0	 r2	 lsl #24											
andlt	r0	 r0	 #512	"; 0x200"										
andslt	r0	 r0	 #512	"; 0x200"										
eorlt	r0	 r0	 #512	"; 0x200"										
eorslt	r0	 r0	 #512	"; 0x200"										
sublt	r0	 r0	 #512	"; 0x200"										
subslt	r0	 r0	 #512	"; 0x200"										
rsblt	r0	 r0	 #512	"; 0x200"										
rsbslt	r0	 r0	 #512	"; 0x200"										
addlt	r0	 r0	 #512	"; 0x200"										
addslt	r0	 r0	 #512	"; 0x200"										
adclt	r0	 r0	 #512	"; 0x200"										
adcslt	r0	 r0	 #512	"; 0x200"										
sbclt	r0	 r0	 #512	"; 0x200"										
sbcslt	r0	 r0	 #512	"; 0x200"										
rsclt	r0	 r0	 #512	"; 0x200"										
rscslt	r0	 r0	 #512	"; 0x200"										
movwlt	r0	 #3074	"; 0xc02"											
tstlt	r0	 #512	"; 0x200"											
teqlt	r0	 #512	"; 0x200"											
teqlt	r0	 #512	"; 0x200"											
movtlt	r0	 #3074	"; 0xc02"											
cmplt	r0	 #512	"; 0x200"											
cmnlt	r0	 #512	"; 0x200"											
cmnlt	r0	 #512	"; 0x200"											
orrlt	r0	 r0	 #512	"; 0x200"										
orrslt	r0	 r0	 #512	"; 0x200"										
movlt	r0	 #512	"; 0x200"											
movslt	r0	 #512	"; 0x200"											
biclt	r0	 r0	 #512	"; 0x200"										
bicslt	r0	 r0	 #512	"; 0x200"										
mvnlt	r0	 #512	"; 0x200"											
mvnslt	r0	 #512	"; 0x200"											
strlt	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrlt	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strtlt	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrtlt	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strblt	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrblt	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strbtlt	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrbtlt	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strlt	r0	 [r0]	 #3074	"; 0xc02"										
ldrlt	r0	 [r0]	 #3074	"; 0xc02"										
strtlt	r0	 [r0]	 #3074	"; 0xc02"										
ldrtlt	r0	 [r0]	 #3074	"; 0xc02"										
strblt	r0	 [r0]	 #3074	"; 0xc02"										
ldrblt	r0	 [r0]	 #3074	"; 0xc02"										
strbtlt	r0	 [r0]	 #3074	"; 0xc02"										
ldrbtlt	r0	 [r0]	 #3074	"; 0xc02"										
strlt	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
ldrlt	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
strlt	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
ldrlt	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
strblt	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
ldrblt	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
strblt	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
ldrblt	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
strlt	r0	 [r0	 #3074]	"; 0xc02"										
ldrlt	r0	 [r0	 #3074]	"; 0xc02"										
strlt	r0	 [r0	 #3074]!	"; 0xc02"										
ldrlt	r0	 [r0	 #3074]!	"; 0xc02"										
strblt	r0	 [r0	 #3074]	"; 0xc02"										
ldrblt	r0	 [r0	 #3074]	"; 0xc02"										
strblt	r0	 [r0	 #3074]!	"; 0xc02"										
ldrblt	r0	 [r0	 #3074]!	"; 0xc02"										
strlt	r0	 [r0]	 -r2	 lsl #24										
ldrlt	r0	 [r0]	 -r2	 lsl #24										
strtlt	r0	 [r0]	 -r2	 lsl #24										
ldrtlt	r0	 [r0]	 -r2	 lsl #24										
strblt	r0	 [r0]	 -r2	 lsl #24										
ldrblt	r0	 [r0]	 -r2	 lsl #24										
strbtlt	r0	 [r0]	 -r2	 lsl #24										
ldrbtlt	r0	 [r0]	 -r2	 lsl #24										
strlt	r0	 [r0]	 r2	 lsl #24										
ldrlt	r0	 [r0]	 r2	 lsl #24										
strtlt	r0	 [r0]	 r2	 lsl #24										
ldrtlt	r0	 [r0]	 r2	 lsl #24										
strblt	r0	 [r0]	 r2	 lsl #24										
ldrblt	r0	 [r0]	 r2	 lsl #24										
strbtlt	r0	 [r0]	 r2	 lsl #24										
ldrbtlt	r0	 [r0]	 r2	 lsl #24										
strlt	r0	 [r0	 -r2	 lsl #24]										
ldrlt	r0	 [r0	 -r2	 lsl #24]										
strlt	r0	 [r0	 -r2	 lsl #24]!										
ldrlt	r0	 [r0	 -r2	 lsl #24]!										
strblt	r0	 [r0	 -r2	 lsl #24]										
ldrblt	r0	 [r0	 -r2	 lsl #24]										
strblt	r0	 [r0	 -r2	 lsl #24]!										
ldrblt	r0	 [r0	 -r2	 lsl #24]!										
strlt	r0	 [r0	 r2	 lsl #24]										
ldrlt	r0	 [r0	 r2	 lsl #24]										
strlt	r0	 [r0	 r2	 lsl #24]!										
ldrlt	r0	 [r0	 r2	 lsl #24]!										
strblt	r0	 [r0	 r2	 lsl #24]										
ldrblt	r0	 [r0	 r2	 lsl #24]										
strblt	r0	 [r0	 r2	 lsl #24]!										
ldrblt	r0	 [r0	 r2	 lsl #24]!										
stmdalt	r0	 {r1	 sl	 fp}										
ldmdalt	r0	 {r1	 sl	 fp}										
stmdalt	r0!	 {r1	 sl	 fp}										
ldmdalt	r0!	 {r1	 sl	 fp}										
stmdalt	r0	 {r1	 sl	 fp}^										
ldmdalt	r0	 {r1	 sl	 fp}^										
stmdalt	r0!	 {r1	 sl	 fp}^										
ldmdalt	r0!	 {r1	 sl	 fp}^										
stmlt	r0	 {r1	 sl	 fp}										
ldmlt	r0	 {r1	 sl	 fp}										
stmialt	r0!	 {r1	 sl	 fp}										
ldmlt	r0!	 {r1	 sl	 fp}										
stmialt	r0	 {r1	 sl	 fp}^										
ldmlt	r0	 {r1	 sl	 fp}^										
stmialt	r0!	 {r1	 sl	 fp}^										
ldmlt	r0!	 {r1	 sl	 fp}^										
stmdblt	r0	 {r1	 sl	 fp}										
ldmdblt	r0	 {r1	 sl	 fp}										
stmdblt	r0!	 {r1	 sl	 fp}										
ldmdblt	r0!	 {r1	 sl	 fp}										
stmdblt	r0	 {r1	 sl	 fp}^										
ldmdblt	r0	 {r1	 sl	 fp}^										
stmdblt	r0!	 {r1	 sl	 fp}^										
ldmdblt	r0!	 {r1	 sl	 fp}^										
stmiblt	r0	 {r1	 sl	 fp}										
ldmiblt	r0	 {r1	 sl	 fp}										
stmiblt	r0!	 {r1	 sl	 fp}										
ldmiblt	r0!	 {r1	 sl	 fp}										
stmiblt	r0	 {r1	 sl	 fp}^										
ldmiblt	r0	 {r1	 sl	 fp}^										
stmiblt	r0!	 {r1	 sl	 fp}^										
ldmiblt	r0!	 {r1	 sl	 fp}^										
blt	10de90 <HeapBase+0x16d0>													
blt	50de94 <__undef_stack+0x3fbed4>													
blt	90de98 <__undef_stack+0x7fbed8>													
blt	d0de9c <__undef_stack+0xbfbedc>													
blt	110dea0 <__undef_stack+0xffbee0>													
blt	150dea4 <__undef_stack+0x13fbee4>													
blt	190dea8 <__undef_stack+0x17fbee8>													
blt	1d0deac <__undef_stack+0x1bfbeec>													
blt	fe10deb0 <LRemap+0x10dea1>													
blt	fe50deb4 <LRemap+0x50dea5>													
blt	fe90deb8 <LRemap+0x90dea9>													
blt	fed0debc <LRemap+0xd0dead>													
blt	ff10dec0 <LRemap+0x110deb1>													
blt	ff50dec4 <LRemap+0x150deb5>													
blt	ff90dec8 <LRemap+0x190deb9>													
blt	ffd0decc <LRemap+0x1d0debd>													
bllt	10ded0 <HeapBase+0x1710>													
bllt	50ded4 <__undef_stack+0x3fbf14>													
bllt	90ded8 <__undef_stack+0x7fbf18>													
bllt	d0dedc <__undef_stack+0xbfbf1c>													
bllt	110dee0 <__undef_stack+0xffbf20>													
bllt	150dee4 <__undef_stack+0x13fbf24>													
bllt	190dee8 <__undef_stack+0x17fbf28>													
bllt	1d0deec <__undef_stack+0x1bfbf2c>													
bllt	fe10def0 <LRemap+0x10dee1>													
bllt	fe50def4 <LRemap+0x50dee5>													
bllt	fe90def8 <LRemap+0x90dee9>													
bllt	fed0defc <LRemap+0xd0deed>													
bllt	ff10df00 <LRemap+0x110def1>													
bllt	ff50df04 <LRemap+0x150def5>													
bllt	ff90df08 <LRemap+0x190def9>													
bllt	ffd0df0c <LRemap+0x1d0defd>													
stclt	12	 cr0	 [r0]	 {2}										
ldclt	12	 cr0	 [r0]	 {2}										
stclt	12	 cr0	 [r0]	 #-8										
ldclt	12	 cr0	 [r0]	 #-8										
mcrrlt	12	0	 r0	 r0	 cr2									
mrrclt	12	0	 r0	 r0	 cr2	"; <UNPREDICTABLE>"								
stcllt	12	 cr0	 [r0]	 #-8										
ldcllt	12	 cr0	 [r0]	 #-8										
stclt	12	 cr0	 [r0]	 {2}										
ldclt	12	 cr0	 [r0]	 {2}										
stclt	12	 cr0	 [r0]	 #8										
ldclt	12	 cr0	 [r0]	 #8										
stcllt	12	 cr0	 [r0]	 {2}										
ldcllt	12	 cr0	 [r0]	 {2}										
stcllt	12	 cr0	 [r0]	 #8										
ldcllt	12	 cr0	 [r0]	 #8										
stclt	12	 cr0	 [r0	 #-8]										
ldclt	12	 cr0	 [r0	 #-8]										
stclt	12	 cr0	 [r0	 #-8]!										
ldclt	12	 cr0	 [r0	 #-8]!										
stcllt	12	 cr0	 [r0	 #-8]										
ldcllt	12	 cr0	 [r0	 #-8]										
stcllt	12	 cr0	 [r0	 #-8]!										
ldcllt	12	 cr0	 [r0	 #-8]!										
stclt	12	 cr0	 [r0	 #8]										
ldclt	12	 cr0	 [r0	 #8]										
stclt	12	 cr0	 [r0	 #8]!										
ldclt	12	 cr0	 [r0	 #8]!										
stcllt	12	 cr0	 [r0	 #8]										
ldcllt	12	 cr0	 [r0	 #8]										
stcllt	12	 cr0	 [r0	 #8]!										
ldcllt	12	 cr0	 [r0	 #8]!										
cdplt	12	0	 cr0	 cr0	 cr2	 {0}								
cdplt	12	1	 cr0	 cr0	 cr2	 {0}								
cdplt	12	2	 cr0	 cr0	 cr2	 {0}								
cdplt	12	3	 cr0	 cr0	 cr2	 {0}								
cdplt	12	4	 cr0	 cr0	 cr2	 {0}								
cdplt	12	5	 cr0	 cr0	 cr2	 {0}								
cdplt	12	6	 cr0	 cr0	 cr2	 {0}								
cdplt	12	7	 cr0	 cr0	 cr2	 {0}								
cdplt	12	8	 cr0	 cr0	 cr2	 {0}								
cdplt	12	9	 cr0	 cr0	 cr2	 {0}								
cdplt	12	10	 cr0	 cr0	 cr2	 {0}								
cdplt	12	11	 cr0	 cr0	 cr2	 {0}								
cdplt	12	12	 cr0	 cr0	 cr2	 {0}								
cdplt	12	13	 cr0	 cr0	 cr2	 {0}								
cdplt	12	14	 cr0	 cr0	 cr2	 {0}								
cdplt	12	15	 cr0	 cr0	 cr2	 {0}								
svclt	0x00000c02													
svclt	0x00100c02													
svclt	0x00200c02													
svclt	0x00300c02													
svclt	0x00400c02													
svclt	0x00500c02													
svclt	0x00600c02													
svclt	0x00700c02													
svclt	0x00800c02													
svclt	0x00900c02													
svclt	0x00a00c02													
svclt	0x00b00c02													
svclt	0x00c00c02													
svclt	0x00d00c02													
svclt	0x00e00c02													
svclt	0x00f00c02													
andgt	r0	 r0	 r0											
andsgt	r0	 r0	 r0											
eorgt	r0	 r0	 r0											
eorsgt	r0	 r0	 r0											
subgt	r0	 r0	 r0											
subsgt	r0	 r0	 r0											
rsbgt	r0	 r0	 r0											
rsbsgt	r0	 r0	 r0											
addgt	r0	 r0	 r0											
addsgt	r0	 r0	 r0											
adcgt	r0	 r0	 r0											
adcsgt	r0	 r0	 r0											
sbcgt	r0	 r0	 r0											
sbcsgt	r0	 r0	 r0											
rscgt	r0	 r0	 r0											
rscsgt	r0	 r0	 r0											
mrsgt	r0	 (UNDEF: 0)												
tstgt	r0	 r0												
teqgt	r0	 r0												
teqgt	r0	 r0												
mrsgt	r0	 (UNDEF: 64)												
cmpgt	r0	 r0												
cmngt	r0	 r0												
cmngt	r0	 r0												
orrgt	r0	 r0	 r0											
orrsgt	r0	 r0	 r0											
movgt	r0	 r0												
movsgt	r0	 r0												
bicgt	r0	 r0	 r0											
bicsgt	r0	 r0	 r0											
mvngt	r0	 r0												
mvnsgt	r0	 r0												
andgt	r0	 r0	 #0											
andsgt	r0	 r0	 #0											
eorgt	r0	 r0	 #0											
eorsgt	r0	 r0	 #0											
subgt	r0	 r0	 #0											
subsgt	r0	 r0	 #0											
rsbgt	r0	 r0	 #0											
rsbsgt	r0	 r0	 #0											
addgt	r0	 r0	 #0											
addsgt	r0	 r0	 #0											
adcgt	r0	 r0	 #0											
adcsgt	r0	 r0	 #0											
sbcgt	r0	 r0	 #0											
sbcsgt	r0	 r0	 #0											
rscgt	r0	 r0	 #0											
rscsgt	r0	 r0	 #0											
movwgt	r0	 #0												
tstgt	r0	 #0												
teqgt	r0	 #0												
teqgt	r0	 #0												
movtgt	r0	 #0												
cmpgt	r0	 #0												
cmngt	r0	 #0												
cmngt	r0	 #0												
orrgt	r0	 r0	 #0											
orrsgt	r0	 r0	 #0											
movgt	r0	 #0												
movsgt	r0	 #0												
bicgt	r0	 r0	 #0											
bicsgt	r0	 r0	 #0											
mvngt	r0	 #0												
mvnsgt	r0	 #0												
strgt	r0	 [r0]	 #-0											
ldrgt	r0	 [r0]	 #-0											
strtgt	r0	 [r0]	 #-0											
ldrtgt	r0	 [r0]	 #-0											
strbgt	r0	 [r0]	 #-0											
ldrbgt	r0	 [r0]	 #-0											
strbtgt	r0	 [r0]	 #-0											
ldrbtgt	r0	 [r0]	 #-0											
strgt	r0	 [r0]	 #0											
ldrgt	r0	 [r0]	 #0											
strtgt	r0	 [r0]	 #0											
ldrtgt	r0	 [r0]	 #0											
strbgt	r0	 [r0]	 #0											
ldrbgt	r0	 [r0]	 #0											
strbtgt	r0	 [r0]	 #0											
ldrbtgt	r0	 [r0]	 #0											
strgt	r0	 [r0	 #-0]											
ldrgt	r0	 [r0	 #-0]											
strgt	r0	 [r0	 #-0]!											
ldrgt	r0	 [r0	 #-0]!											
strbgt	r0	 [r0	 #-0]											
ldrbgt	r0	 [r0	 #-0]											
strbgt	r0	 [r0	 #-0]!											
ldrbgt	r0	 [r0	 #-0]!											
strgt	r0	 [r0]												
ldrgt	r0	 [r0]												
strgt	r0	 [r0	 #0]!											
ldrgt	r0	 [r0	 #0]!											
strbgt	r0	 [r0]												
ldrbgt	r0	 [r0]												
strbgt	r0	 [r0	 #0]!											
ldrbgt	r0	 [r0	 #0]!											
strgt	r0	 [r0]	 -r0											
ldrgt	r0	 [r0]	 -r0											
strtgt	r0	 [r0]	 -r0											
ldrtgt	r0	 [r0]	 -r0											
strbgt	r0	 [r0]	 -r0											
ldrbgt	r0	 [r0]	 -r0											
strbtgt	r0	 [r0]	 -r0											
ldrbtgt	r0	 [r0]	 -r0											
strgt	r0	 [r0]	 r0											
ldrgt	r0	 [r0]	 r0											
strtgt	r0	 [r0]	 r0											
ldrtgt	r0	 [r0]	 r0											
strbgt	r0	 [r0]	 r0											
ldrbgt	r0	 [r0]	 r0											
strbtgt	r0	 [r0]	 r0											
ldrbtgt	r0	 [r0]	 r0											
strgt	r0	 [r0	 -r0]											
ldrgt	r0	 [r0	 -r0]											
strgt	r0	 [r0	 -r0]!											
ldrgt	r0	 [r0	 -r0]!											
strbgt	r0	 [r0	 -r0]											
ldrbgt	r0	 [r0	 -r0]											
strbgt	r0	 [r0	 -r0]!											
ldrbgt	r0	 [r0	 -r0]!											
strgt	r0	 [r0	 r0]											
ldrgt	r0	 [r0	 r0]											
strgt	r0	 [r0	 r0]!											
ldrgt	r0	 [r0	 r0]!											
strbgt	r0	 [r0	 r0]											
ldrbgt	r0	 [r0	 r0]											
strbgt	r0	 [r0	 r0]!											
ldrbgt	r0	 [r0	 r0]!											
stmdagt	r0	 {}	"; <UNPREDICTABLE>"											
ldmdagt	r0	 {}	"; <UNPREDICTABLE>"											
stmdagt	r0!	 {}	"; <UNPREDICTABLE>"											
ldmdagt	r0!	 {}	"; <UNPREDICTABLE>"											
stmdagt	r0	 {}^	"; <UNPREDICTABLE>"											
ldmdagt	r0	 {}^	"; <UNPREDICTABLE>"											
stmdagt	r0!	 {}^	"; <UNPREDICTABLE>"											
ldmdagt	r0!	 {}^	"; <UNPREDICTABLE>"											
stmgt	r0	 {}	"; <UNPREDICTABLE>"											
ldmgt	r0	 {}	"; <UNPREDICTABLE>"											
stmiagt	r0!	 {}	"; <UNPREDICTABLE>"											
ldmgt	r0!	 {}	"; <UNPREDICTABLE>"											
stmiagt	r0	 {}^	"; <UNPREDICTABLE>"											
ldmgt	r0	 {}^	"; <UNPREDICTABLE>"											
stmiagt	r0!	 {}^	"; <UNPREDICTABLE>"											
ldmgt	r0!	 {}^	"; <UNPREDICTABLE>"											
stmdbgt	r0	 {}	"; <UNPREDICTABLE>"											
ldmdbgt	r0	 {}	"; <UNPREDICTABLE>"											
stmdbgt	r0!	 {}	"; <UNPREDICTABLE>"											
ldmdbgt	r0!	 {}	"; <UNPREDICTABLE>"											
stmdbgt	r0	 {}^	"; <UNPREDICTABLE>"											
ldmdbgt	r0	 {}^	"; <UNPREDICTABLE>"											
stmdbgt	r0!	 {}^	"; <UNPREDICTABLE>"											
ldmdbgt	r0!	 {}^	"; <UNPREDICTABLE>"											
stmibgt	r0	 {}	"; <UNPREDICTABLE>"											
ldmibgt	r0	 {}	"; <UNPREDICTABLE>"											
stmibgt	r0!	 {}	"; <UNPREDICTABLE>"											
ldmibgt	r0!	 {}	"; <UNPREDICTABLE>"											
stmibgt	r0	 {}^	"; <UNPREDICTABLE>"											
ldmibgt	r0	 {}^	"; <UNPREDICTABLE>"											
stmibgt	r0!	 {}^	"; <UNPREDICTABLE>"											
ldmibgt	r0!	 {}^	"; <UNPREDICTABLE>"											
bgt	10b288 <MMUTable+0x3288>													
bgt	50b28c <__undef_stack+0x3f92cc>													
bgt	90b290 <__undef_stack+0x7f92d0>													
bgt	d0b294 <__undef_stack+0xbf92d4>													
bgt	110b298 <__undef_stack+0xff92d8>													
bgt	150b29c <__undef_stack+0x13f92dc>													
bgt	190b2a0 <__undef_stack+0x17f92e0>													
bgt	1d0b2a4 <__undef_stack+0x1bf92e4>													
bgt	fe10b2a8 <LRemap+0x10b299>													
bgt	fe50b2ac <LRemap+0x50b29d>													
bgt	fe90b2b0 <LRemap+0x90b2a1>													
bgt	fed0b2b4 <LRemap+0xd0b2a5>													
bgt	ff10b2b8 <LRemap+0x110b2a9>													
bgt	ff50b2bc <LRemap+0x150b2ad>													
bgt	ff90b2c0 <LRemap+0x190b2b1>													
bgt	ffd0b2c4 <LRemap+0x1d0b2b5>													
blgt	10b2c8 <MMUTable+0x32c8>													
blgt	50b2cc <__undef_stack+0x3f930c>													
blgt	90b2d0 <__undef_stack+0x7f9310>													
blgt	d0b2d4 <__undef_stack+0xbf9314>													
blgt	110b2d8 <__undef_stack+0xff9318>													
blgt	150b2dc <__undef_stack+0x13f931c>													
blgt	190b2e0 <__undef_stack+0x17f9320>													
blgt	1d0b2e4 <__undef_stack+0x1bf9324>													
blgt	fe10b2e8 <LRemap+0x10b2d9>													
blgt	fe50b2ec <LRemap+0x50b2dd>													
blgt	fe90b2f0 <LRemap+0x90b2e1>													
blgt	fed0b2f4 <LRemap+0xd0b2e5>													
blgt	ff10b2f8 <LRemap+0x110b2e9>													
blgt	ff50b2fc <LRemap+0x150b2ed>													
blgt	ff90b300 <LRemap+0x190b2f1>													
blgt	ffd0b304 <LRemap+0x1d0b2f5>													
stcgt	0	 cr0	 [r0]	 {-0}										
ldcgt	0	 cr0	 [r0]	 {-0}										
stcgt	0	 cr0	 [r0]	 #-0										
ldcgt	0	 cr0	 [r0]	 #-0										
margt	acc0	 r0	 r0											
mragt	r0	 r0	 acc0											
stclgt	0	 cr0	 [r0]	 #-0										
ldclgt	0	 cr0	 [r0]	 #-0										
stcgt	0	 cr0	 [r0]	 {0}										
ldcgt	0	 cr0	 [r0]	 {0}										
stcgt	0	 cr0	 [r0]											
ldcgt	0	 cr0	 [r0]											
stclgt	0	 cr0	 [r0]	 {0}										
ldclgt	0	 cr0	 [r0]	 {0}										
stclgt	0	 cr0	 [r0]											
ldclgt	0	 cr0	 [r0]											
stcgt	0	 cr0	 [r0	 #-0]										
ldcgt	0	 cr0	 [r0	 #-0]										
stcgt	0	 cr0	 [r0	 #-0]										
ldcgt	0	 cr0	 [r0	 #-0]										
stclgt	0	 cr0	 [r0	 #-0]										
ldclgt	0	 cr0	 [r0	 #-0]										
stclgt	0	 cr0	 [r0	 #-0]										
ldclgt	0	 cr0	 [r0	 #-0]										
stcgt	0	 cr0	 [r0]											
ldcgt	0	 cr0	 [r0]											
stcgt	0	 cr0	 [r0]											
ldcgt	0	 cr0	 [r0]											
stclgt	0	 cr0	 [r0]											
ldclgt	0	 cr0	 [r0]											
stclgt	0	 cr0	 [r0]											
ldclgt	0	 cr0	 [r0]											
cdpgt	0	0	 cr0	 cr0	 cr0	 {0}								
cdpgt	0	1	 cr0	 cr0	 cr0	 {0}								
cdpgt	0	2	 cr0	 cr0	 cr0	 {0}								
cdpgt	0	3	 cr0	 cr0	 cr0	 {0}								
cdpgt	0	4	 cr0	 cr0	 cr0	 {0}								
cdpgt	0	5	 cr0	 cr0	 cr0	 {0}								
cdpgt	0	6	 cr0	 cr0	 cr0	 {0}								
cdpgt	0	7	 cr0	 cr0	 cr0	 {0}								
cdpgt	0	8	 cr0	 cr0	 cr0	 {0}								
cdpgt	0	9	 cr0	 cr0	 cr0	 {0}								
cdpgt	0	10	 cr0	 cr0	 cr0	 {0}								
cdpgt	0	11	 cr0	 cr0	 cr0	 {0}								
cdpgt	0	12	 cr0	 cr0	 cr0	 {0}								
cdpgt	0	13	 cr0	 cr0	 cr0	 {0}								
cdpgt	0	14	 cr0	 cr0	 cr0	 {0}								
cdpgt	0	15	 cr0	 cr0	 cr0	 {0}								
svcgt	0x00000000													
svcgt	0x00100000													
svcgt	0x00200000													
svcgt	0x00300000													
svcgt	0x00400000													
svcgt	0x00500000													
svcgt	0x00600000													
svcgt	0x00700000													
svcgt	0x00800000													
svcgt	0x00900000													
svcgt	0x00a00000													
svcgt	0x00b00000													
svcgt	0x00c00000													
svcgt	0x00d00000													
svcgt	0x00e00000													
svcgt	0x00f00000	"; IMB"												
andle	r0	 r0	 r0											
andsle	r0	 r0	 r0											
eorle	r0	 r0	 r0											
eorsle	r0	 r0	 r0											
suble	r0	 r0	 r0											
subsle	r0	 r0	 r0											
rsble	r0	 r0	 r0											
rsbsle	r0	 r0	 r0											
addle	r0	 r0	 r0											
addsle	r0	 r0	 r0											
adcle	r0	 r0	 r0											
adcsle	r0	 r0	 r0											
sbcle	r0	 r0	 r0											
sbcsle	r0	 r0	 r0											
rscle	r0	 r0	 r0											
rscsle	r0	 r0	 r0											
mrsle	r0	 (UNDEF: 0)												
tstle	r0	 r0												
teqle	r0	 r0												
teqle	r0	 r0												
mrsle	r0	 (UNDEF: 64)												
cmple	r0	 r0												
cmnle	r0	 r0												
cmnle	r0	 r0												
orrle	r0	 r0	 r0											
orrsle	r0	 r0	 r0											
movle	r0	 r0												
movsle	r0	 r0												
bicle	r0	 r0	 r0											
bicsle	r0	 r0	 r0											
mvnle	r0	 r0												
mvnsle	r0	 r0												
andle	r0	 r0	 #0											
andsle	r0	 r0	 #0											
eorle	r0	 r0	 #0											
eorsle	r0	 r0	 #0											
suble	r0	 r0	 #0											
subsle	r0	 r0	 #0											
rsble	r0	 r0	 #0											
rsbsle	r0	 r0	 #0											
addle	r0	 r0	 #0											
addsle	r0	 r0	 #0											
adcle	r0	 r0	 #0											
adcsle	r0	 r0	 #0											
sbcle	r0	 r0	 #0											
sbcsle	r0	 r0	 #0											
rscle	r0	 r0	 #0											
rscsle	r0	 r0	 #0											
movwle	r0	 #0												
tstle	r0	 #0												
teqle	r0	 #0												
teqle	r0	 #0												
movtle	r0	 #0												
cmple	r0	 #0												
cmnle	r0	 #0												
cmnle	r0	 #0												
orrle	r0	 r0	 #0											
orrsle	r0	 r0	 #0											
movle	r0	 #0												
movsle	r0	 #0												
bicle	r0	 r0	 #0											
bicsle	r0	 r0	 #0											
mvnle	r0	 #0												
mvnsle	r0	 #0												
strle	r0	 [r0]	 #-0											
ldrle	r0	 [r0]	 #-0											
strtle	r0	 [r0]	 #-0											
ldrtle	r0	 [r0]	 #-0											
strble	r0	 [r0]	 #-0											
ldrble	r0	 [r0]	 #-0											
strbtle	r0	 [r0]	 #-0											
ldrbtle	r0	 [r0]	 #-0											
strle	r0	 [r0]	 #0											
ldrle	r0	 [r0]	 #0											
strtle	r0	 [r0]	 #0											
ldrtle	r0	 [r0]	 #0											
strble	r0	 [r0]	 #0											
ldrble	r0	 [r0]	 #0											
strbtle	r0	 [r0]	 #0											
ldrbtle	r0	 [r0]	 #0											
strle	r0	 [r0	 #-0]											
ldrle	r0	 [r0	 #-0]											
strle	r0	 [r0	 #-0]!											
ldrle	r0	 [r0	 #-0]!											
strble	r0	 [r0	 #-0]											
ldrble	r0	 [r0	 #-0]											
strble	r0	 [r0	 #-0]!											
ldrble	r0	 [r0	 #-0]!											
strle	r0	 [r0]												
ldrle	r0	 [r0]												
strle	r0	 [r0	 #0]!											
ldrle	r0	 [r0	 #0]!											
strble	r0	 [r0]												
ldrble	r0	 [r0]												
strble	r0	 [r0	 #0]!											
ldrble	r0	 [r0	 #0]!											
strle	r0	 [r0]	 -r0											
ldrle	r0	 [r0]	 -r0											
strtle	r0	 [r0]	 -r0											
ldrtle	r0	 [r0]	 -r0											
strble	r0	 [r0]	 -r0											
ldrble	r0	 [r0]	 -r0											
strbtle	r0	 [r0]	 -r0											
ldrbtle	r0	 [r0]	 -r0											
strle	r0	 [r0]	 r0											
ldrle	r0	 [r0]	 r0											
strtle	r0	 [r0]	 r0											
ldrtle	r0	 [r0]	 r0											
strble	r0	 [r0]	 r0											
ldrble	r0	 [r0]	 r0											
strbtle	r0	 [r0]	 r0											
ldrbtle	r0	 [r0]	 r0											
strle	r0	 [r0	 -r0]											
ldrle	r0	 [r0	 -r0]											
strle	r0	 [r0	 -r0]!											
ldrle	r0	 [r0	 -r0]!											
strble	r0	 [r0	 -r0]											
ldrble	r0	 [r0	 -r0]											
strble	r0	 [r0	 -r0]!											
ldrble	r0	 [r0	 -r0]!											
strle	r0	 [r0	 r0]											
ldrle	r0	 [r0	 r0]											
strle	r0	 [r0	 r0]!											
ldrle	r0	 [r0	 r0]!											
strble	r0	 [r0	 r0]											
ldrble	r0	 [r0	 r0]											
strble	r0	 [r0	 r0]!											
ldrble	r0	 [r0	 r0]!											
stmdale	r0	 {}	"; <UNPREDICTABLE>"											
ldmdale	r0	 {}	"; <UNPREDICTABLE>"											
stmdale	r0!	 {}	"; <UNPREDICTABLE>"											
ldmdale	r0!	 {}	"; <UNPREDICTABLE>"											
stmdale	r0	 {}^	"; <UNPREDICTABLE>"											
ldmdale	r0	 {}^	"; <UNPREDICTABLE>"											
stmdale	r0!	 {}^	"; <UNPREDICTABLE>"											
ldmdale	r0!	 {}^	"; <UNPREDICTABLE>"											
stmle	r0	 {}	"; <UNPREDICTABLE>"											
ldmle	r0	 {}	"; <UNPREDICTABLE>"											
stmiale	r0!	 {}	"; <UNPREDICTABLE>"											
ldmle	r0!	 {}	"; <UNPREDICTABLE>"											
stmiale	r0	 {}^	"; <UNPREDICTABLE>"											
ldmle	r0	 {}^	"; <UNPREDICTABLE>"											
stmiale	r0!	 {}^	"; <UNPREDICTABLE>"											
ldmle	r0!	 {}^	"; <UNPREDICTABLE>"											
stmdble	r0	 {}	"; <UNPREDICTABLE>"											
ldmdble	r0	 {}	"; <UNPREDICTABLE>"											
stmdble	r0!	 {}	"; <UNPREDICTABLE>"											
ldmdble	r0!	 {}	"; <UNPREDICTABLE>"											
stmdble	r0	 {}^	"; <UNPREDICTABLE>"											
ldmdble	r0	 {}^	"; <UNPREDICTABLE>"											
stmdble	r0!	 {}^	"; <UNPREDICTABLE>"											
ldmdble	r0!	 {}^	"; <UNPREDICTABLE>"											
stmible	r0	 {}	"; <UNPREDICTABLE>"											
ldmible	r0	 {}	"; <UNPREDICTABLE>"											
stmible	r0!	 {}	"; <UNPREDICTABLE>"											
ldmible	r0!	 {}	"; <UNPREDICTABLE>"											
stmible	r0	 {}^	"; <UNPREDICTABLE>"											
ldmible	r0	 {}^	"; <UNPREDICTABLE>"											
stmible	r0!	 {}^	"; <UNPREDICTABLE>"											
ldmible	r0!	 {}^	"; <UNPREDICTABLE>"											
ble	10b688 <MMUTable+0x3688>													
ble	50b68c <__undef_stack+0x3f96cc>													
ble	90b690 <__undef_stack+0x7f96d0>													
ble	d0b694 <__undef_stack+0xbf96d4>													
ble	110b698 <__undef_stack+0xff96d8>													
ble	150b69c <__undef_stack+0x13f96dc>													
ble	190b6a0 <__undef_stack+0x17f96e0>													
ble	1d0b6a4 <__undef_stack+0x1bf96e4>													
ble	fe10b6a8 <LRemap+0x10b699>													
ble	fe50b6ac <LRemap+0x50b69d>													
ble	fe90b6b0 <LRemap+0x90b6a1>													
ble	fed0b6b4 <LRemap+0xd0b6a5>													
ble	ff10b6b8 <LRemap+0x110b6a9>													
ble	ff50b6bc <LRemap+0x150b6ad>													
ble	ff90b6c0 <LRemap+0x190b6b1>													
ble	ffd0b6c4 <LRemap+0x1d0b6b5>													
blle	10b6c8 <MMUTable+0x36c8>													
blle	50b6cc <__undef_stack+0x3f970c>													
blle	90b6d0 <__undef_stack+0x7f9710>													
blle	d0b6d4 <__undef_stack+0xbf9714>													
blle	110b6d8 <__undef_stack+0xff9718>													
blle	150b6dc <__undef_stack+0x13f971c>													
blle	190b6e0 <__undef_stack+0x17f9720>													
blle	1d0b6e4 <__undef_stack+0x1bf9724>													
blle	fe10b6e8 <LRemap+0x10b6d9>													
blle	fe50b6ec <LRemap+0x50b6dd>													
blle	fe90b6f0 <LRemap+0x90b6e1>													
blle	fed0b6f4 <LRemap+0xd0b6e5>													
blle	ff10b6f8 <LRemap+0x110b6e9>													
blle	ff50b6fc <LRemap+0x150b6ed>													
blle	ff90b700 <LRemap+0x190b6f1>													
blle	ffd0b704 <LRemap+0x1d0b6f5>													
stcle	0	 cr0	 [r0]	 {-0}										
ldcle	0	 cr0	 [r0]	 {-0}										
stcle	0	 cr0	 [r0]	 #-0										
ldcle	0	 cr0	 [r0]	 #-0										
marle	acc0	 r0	 r0											
mrale	r0	 r0	 acc0											
stclle	0	 cr0	 [r0]	 #-0										
ldclle	0	 cr0	 [r0]	 #-0										
stcle	0	 cr0	 [r0]	 {0}										
ldcle	0	 cr0	 [r0]	 {0}										
stcle	0	 cr0	 [r0]											
ldcle	0	 cr0	 [r0]											
stclle	0	 cr0	 [r0]	 {0}										
ldclle	0	 cr0	 [r0]	 {0}										
stclle	0	 cr0	 [r0]											
ldclle	0	 cr0	 [r0]											
stcle	0	 cr0	 [r0	 #-0]										
ldcle	0	 cr0	 [r0	 #-0]										
stcle	0	 cr0	 [r0	 #-0]										
ldcle	0	 cr0	 [r0	 #-0]										
stclle	0	 cr0	 [r0	 #-0]										
ldclle	0	 cr0	 [r0	 #-0]										
stclle	0	 cr0	 [r0	 #-0]										
ldclle	0	 cr0	 [r0	 #-0]										
stcle	0	 cr0	 [r0]											
ldcle	0	 cr0	 [r0]											
stcle	0	 cr0	 [r0]											
ldcle	0	 cr0	 [r0]											
stclle	0	 cr0	 [r0]											
ldclle	0	 cr0	 [r0]											
stclle	0	 cr0	 [r0]											
ldclle	0	 cr0	 [r0]											
cdple	0	0	 cr0	 cr0	 cr0	 {0}								
cdple	0	1	 cr0	 cr0	 cr0	 {0}								
cdple	0	2	 cr0	 cr0	 cr0	 {0}								
cdple	0	3	 cr0	 cr0	 cr0	 {0}								
cdple	0	4	 cr0	 cr0	 cr0	 {0}								
cdple	0	5	 cr0	 cr0	 cr0	 {0}								
cdple	0	6	 cr0	 cr0	 cr0	 {0}								
cdple	0	7	 cr0	 cr0	 cr0	 {0}								
cdple	0	8	 cr0	 cr0	 cr0	 {0}								
cdple	0	9	 cr0	 cr0	 cr0	 {0}								
cdple	0	10	 cr0	 cr0	 cr0	 {0}								
cdple	0	11	 cr0	 cr0	 cr0	 {0}								
cdple	0	12	 cr0	 cr0	 cr0	 {0}								
cdple	0	13	 cr0	 cr0	 cr0	 {0}								
cdple	0	14	 cr0	 cr0	 cr0	 {0}								
cdple	0	15	 cr0	 cr0	 cr0	 {0}								
svcle	0x00000000													
svcle	0x00100000													
svcle	0x00200000													
svcle	0x00300000													
svcle	0x00400000													
svcle	0x00500000													
svcle	0x00600000													
svcle	0x00700000													
svcle	0x00800000													
svcle	0x00900000													
svcle	0x00a00000													
svcle	0x00b00000													
svcle	0x00c00000													
svcle	0x00d00000													
svcle	0x00e00000													
svcle	0x00f00000	"; IMB"												
and	r0	 r0	 r6	 lsl #24										
ands	r0	 r0	 r6	 lsl #24										
eor	r0	 r0	 r6	 lsl #24										
eors	r0	 r0	 r0											
sub	r0	 r0	 r0											
subs	r0	 r0	 r0											
rsb	r0	 r0	 r0											
rsbs	r0	 r0	 r0											
add	r0	 r0	 r0											
adds	r0	 r0	 r0											
adc	r0	 r0	 r0											
adcs	r0	 r0	 r0											
sbc	r0	 r0	 r0											
sbcs	r0	 r0	 r0											
rsc	r0	 r0	 r0											
rscs	r0	 r0	 r0											
tst	r0	 r6	 lsl #24											
tst	r0	 r6	 lsl #24											
teq	r0	 r6	 lsl #24											
teq	r0	 r6	 lsl #24											
cmp	r0	 r6	 lsl #24											
cmp	r0	 r6	 lsl #24											
cmn	r0	 r6	 lsl #24											
cmn	r0	 r6	 lsl #24											
orr	r0	 r0	 r6	 lsl #24										
orrs	r0	 r0	 r6	 lsl #24										
lsl	r0	 r6	 #24											
lsls	r0	 r6	 #24											
bic	r0	 r0	 r6	 lsl #24										
bics	r0	 r0	 r6	 lsl #24										
mvn	r0	 r6	 lsl #24											
mvns	r0	 r6	 lsl #24											
and	r0	 r0	 #1536	"; 0x600"										
ands	r0	 r0	 #1536	"; 0x600"										
eor	r0	 r0	 #1536	"; 0x600"										
eors	r0	 r0	 #1536	"; 0x600"										
sub	r0	 r0	 #1536	"; 0x600"										
subs	r0	 r0	 #1536	"; 0x600"										
rsb	r0	 r0	 #1536	"; 0x600"										
rsbs	r0	 r0	 #1536	"; 0x600"										
add	r0	 r0	 #1536	"; 0x600"										
adds	r0	 r0	 #1536	"; 0x600"										
adc	r0	 r0	 #1536	"; 0x600"										
adcs	r0	 r0	 #1536	"; 0x600"										
sbc	r0	 r0	 #1536	"; 0x600"										
sbcs	r0	 r0	 #1536	"; 0x600"										
rsc	r0	 r0	 #1536	"; 0x600"										
rscs	r0	 r0	 #1536	"; 0x600"										
movw	r0	 #3078	"; 0xc06"											
tst	r0	 #1536	"; 0x600"											
teq	r0	 #1536	"; 0x600"											
teq	r0	 #1536	"; 0x600"											
movt	r0	 #3078	"; 0xc06"											
cmp	r0	 #1536	"; 0x600"											
cmn	r0	 #1536	"; 0x600"											
cmn	r0	 #1536	"; 0x600"											
orr	r0	 r0	 #1536	"; 0x600"										
orrs	r0	 r0	 #1536	"; 0x600"										
mov	r0	 #1536	"; 0x600"											
movs	r0	 #1536	"; 0x600"											
bic	r0	 r0	 #1536	"; 0x600"										
bics	r0	 r0	 #1536	"; 0x600"										
mvn	r0	 #1536	"; 0x600"											
mvns	r0	 #1536	"; 0x600"											
str	r0	 [r0]	 #-3086	"; 0xfffff3f2"										
ldr	r0	 [r0]	 #-3086	"; 0xfffff3f2"										
strt	r0	 [r0]	 #-3086	"; 0xfffff3f2"										
ldrt	r0	 [r0]	 #-3086	"; 0xfffff3f2"										
strb	r0	 [r0]	 #-3086	"; 0xfffff3f2"										
ldrb	r0	 [r0]	 #-3086	"; 0xfffff3f2"										
strbt	r0	 [r0]	 #-3086	"; 0xfffff3f2"										
ldrbt	r0	 [r0]	 #-3086	"; 0xfffff3f2"										
str	r0	 [r0]	 #3086	"; 0xc0e"										
ldr	r0	 [r0]	 #3086	"; 0xc0e"										
strt	r0	 [r0]	 #3086	"; 0xc0e"										
ldrt	r0	 [r0]	 #3086	"; 0xc0e"										
strb	r0	 [r0]	 #3086	"; 0xc0e"										
ldrb	r0	 [r0]	 #3086	"; 0xc0e"										
strbt	r0	 [r0]	 #3086	"; 0xc0e"										
ldrbt	r0	 [r0]	 #3086	"; 0xc0e"										
str	r0	 [r0	 #-3086]	"; 0xfffff3f2"										
ldr	r0	 [r0	 #-3086]	"; 0xfffff3f2"										
str	r0	 [r0	 #-3086]!	"; 0xfffff3f2"										
ldr	r0	 [r0	 #-3086]!	"; 0xfffff3f2"										
strb	r0	 [r0	 #-3086]	"; 0xfffff3f2"										
ldrb	r0	 [r0	 #-3086]	"; 0xfffff3f2"										
strb	r0	 [r0	 #-3086]!	"; 0xfffff3f2"										
ldrb	r0	 [r0	 #-3086]!	"; 0xfffff3f2"										
str	r0	 [r0	 #3086]	"; 0xc0e"										
ldr	r0	 [r0	 #3086]	"; 0xc0e"										
str	r0	 [r0	 #3086]!	"; 0xc0e"										
ldr	r0	 [r0	 #3086]!	"; 0xc0e"										
strb	r0	 [r0	 #3086]	"; 0xc0e"										
ldrb	r0	 [r0	 #3086]	"; 0xc0e"										
strb	r0	 [r0	 #3086]!	"; 0xc0e"										
ldrb	r0	 [r0	 #3086]!	"; 0xc0e"										
str	r0	 [r0]	 -r0											
ldr	r0	 [r0]	 -r0											
strt	r0	 [r0]	 -r0											
ldrt	r0	 [r0]	 -r0											
strb	r0	 [r0]	 -r0											
ldrb	r0	 [r0]	 -r0											
strbt	r0	 [r0]	 -r0											
ldrbt	r0	 [r0]	 -r0											
str	r0	 [r0]	 r0											
ldr	r0	 [r0]	 r0											
strt	r0	 [r0]	 r0											
ldrt	r0	 [r0]	 r0											
strb	r0	 [r0]	 r0											
ldrb	r0	 [r0]	 r0											
strbt	r0	 [r0]	 r0											
ldrbt	r0	 [r0]	 r0											
str	r0	 [r0	 -r0]											
ldr	r0	 [r0	 -r0]											
str	r0	 [r0	 -r0]!											
ldr	r0	 [r0	 -r0]!											
strb	r0	 [r0	 -r0]											
ldrb	r0	 [r0	 -r0]											
strb	r0	 [r0	 -r0]!											
ldrb	r0	 [r0	 -r0]!											
str	r0	 [r0	 r0]											
ldr	r0	 [r0	 r0]											
str	r0	 [r0	 r0]!											
ldr	r0	 [r0	 r0]!											
strb	r0	 [r0	 r0]											
ldrb	r0	 [r0	 r0]											
strb	r0	 [r0	 r0]!											
ldrb	r0	 [r0	 r0]!											
stmda	r0	 {}	"; <UNPREDICTABLE>"											
ldmda	r0	 {}	"; <UNPREDICTABLE>"											
stmda	r0!	 {}	"; <UNPREDICTABLE>"											
ldmda	r0!	 {}	"; <UNPREDICTABLE>"											
stmda	r0	 {}^	"; <UNPREDICTABLE>"											
ldmda	r0	 {}^	"; <UNPREDICTABLE>"											
stmda	r0!	 {}^	"; <UNPREDICTABLE>"											
ldmda	r0!	 {}^	"; <UNPREDICTABLE>"											
stm	r0	 {}	"; <UNPREDICTABLE>"											
ldm	r0	 {}	"; <UNPREDICTABLE>"											
stmia	r0!	 {}	"; <UNPREDICTABLE>"											
ldm	r0!	 {}	"; <UNPREDICTABLE>"											
stmia	r0	 {}^	"; <UNPREDICTABLE>"											
ldm	r0	 {}^	"; <UNPREDICTABLE>"											
stmia	r0!	 {}^	"; <UNPREDICTABLE>"											
ldm	r0!	 {}^	"; <UNPREDICTABLE>"											
stmdb	r0	 {}	"; <UNPREDICTABLE>"											
ldmdb	r0	 {}	"; <UNPREDICTABLE>"											
stmdb	r0!	 {}	"; <UNPREDICTABLE>"											
ldmdb	r0!	 {}	"; <UNPREDICTABLE>"											
stmdb	r0	 {}^	"; <UNPREDICTABLE>"											
ldmdb	r0	 {}^	"; <UNPREDICTABLE>"											
stmdb	r0!	 {}^	"; <UNPREDICTABLE>"											
ldmdb	r0!	 {}^	"; <UNPREDICTABLE>"											
stmib	r0	 {}	"; <UNPREDICTABLE>"											
ldmib	r0	 {}	"; <UNPREDICTABLE>"											
stmib	r0!	 {}	"; <UNPREDICTABLE>"											
ldmib	r0!	 {}	"; <UNPREDICTABLE>"											
stmib	r0	 {}^	"; <UNPREDICTABLE>"											
ldmib	r0	 {}^	"; <UNPREDICTABLE>"											
stmib	r0!	 {}^	"; <UNPREDICTABLE>"											
ldmib	r0!	 {}^	"; <UNPREDICTABLE>"											
b	10ba88 <MMUTable+0x3a88>													
b	50ba8c <__undef_stack+0x3f9acc>													
b	90ba90 <__undef_stack+0x7f9ad0>													
b	d0ba94 <__undef_stack+0xbf9ad4>													
b	110ba98 <__undef_stack+0xff9ad8>													
b	150ba9c <__undef_stack+0x13f9adc>													
b	190baa0 <__undef_stack+0x17f9ae0>													
b	1d0baa4 <__undef_stack+0x1bf9ae4>													
b	fe10baa8 <LRemap+0x10ba99>													
b	fe50baac <LRemap+0x50ba9d>													
b	fe90bab0 <LRemap+0x90baa1>													
b	fed0bab4 <LRemap+0xd0baa5>													
b	ff10bab8 <LRemap+0x110baa9>													
b	ff50babc <LRemap+0x150baad>													
b	ff90bac0 <LRemap+0x190bab1>													
b	ffd0bac4 <LRemap+0x1d0bab5>													
bl	10bac8 <MMUTable+0x3ac8>													
bl	50bacc <__undef_stack+0x3f9b0c>													
bl	90bad0 <__undef_stack+0x7f9b10>													
bl	d0bad4 <__undef_stack+0xbf9b14>													
bl	110bad8 <__undef_stack+0xff9b18>													
bl	150badc <__undef_stack+0x13f9b1c>													
bl	190bae0 <__undef_stack+0x17f9b20>													
bl	1d0bae4 <__undef_stack+0x1bf9b24>													
bl	fe10bae8 <LRemap+0x10bad9>													
bl	fe50baec <LRemap+0x50badd>													
bl	fe90baf0 <LRemap+0x90bae1>													
bl	fed0baf4 <LRemap+0xd0bae5>													
bl	ff10baf8 <LRemap+0x110bae9>													
bl	ff50bafc <LRemap+0x150baed>													
bl	ff90bb00 <LRemap+0x190baf1>													
bl	ffd0bb04 <LRemap+0x1d0baf5>													
stc	0	 cr0	 [r0]	 {-0}										
ldc	0	 cr0	 [r0]	 {-0}										
stc	0	 cr0	 [r0]	 #-0										
ldc	0	 cr0	 [r0]	 #-0										
mar	acc0	 r0	 r0											
mra	r0	 r0	 acc0											
stcl	0	 cr0	 [r0]	 #-0										
ldcl	0	 cr0	 [r0]	 #-0										
stc	0	 cr0	 [r0]	 {0}										
ldc	0	 cr0	 [r0]	 {0}										
stc	0	 cr0	 [r0]											
ldc	0	 cr0	 [r0]											
stcl	0	 cr0	 [r0]	 {0}										
ldcl	0	 cr0	 [r0]	 {0}										
stcl	0	 cr0	 [r0]											
ldcl	0	 cr0	 [r0]											
stc	0	 cr0	 [r0	 #-0]										
ldc	0	 cr0	 [r0	 #-0]										
stc	0	 cr0	 [r0	 #-0]										
ldc	0	 cr0	 [r0	 #-0]										
stcl	0	 cr0	 [r0	 #-0]										
ldcl	0	 cr0	 [r0	 #-0]										
stcl	0	 cr0	 [r0	 #-0]										
ldcl	0	 cr0	 [r0	 #-0]										
stc	0	 cr0	 [r0]											
ldc	0	 cr0	 [r0]											
stc	0	 cr0	 [r0]											
ldc	0	 cr0	 [r0]											
stcl	0	 cr0	 [r0]											
ldcl	0	 cr0	 [r0]											
stcl	0	 cr0	 [r0]											
ldcl	0	 cr0	 [r0]											
cdp	0	0	 cr0	 cr0	 cr0	 {0}								
cdp	0	1	 cr0	 cr0	 cr0	 {0}								
cdp	0	2	 cr0	 cr0	 cr0	 {0}								
cdp	0	3	 cr0	 cr0	 cr0	 {0}								
cdp	0	4	 cr0	 cr0	 cr0	 {0}								
cdp	0	5	 cr0	 cr0	 cr0	 {0}								
cdp	0	6	 cr0	 cr0	 cr0	 {0}								
cdp	0	7	 cr0	 cr0	 cr0	 {0}								
cdp	0	8	 cr0	 cr0	 cr0	 {0}								
cdp	0	9	 cr0	 cr0	 cr0	 {0}								
cdp	0	10	 cr0	 cr0	 cr0	 {0}								
cdp	0	11	 cr0	 cr0	 cr0	 {0}								
cdp	0	12	 cr0	 cr0	 cr0	 {0}								
cdp	0	13	 cr0	 cr0	 cr0	 {0}								
cdp	0	14	 cr0	 cr0	 cr0	 {0}								
cdp	0	15	 cr0	 cr0	 cr0	 {0}								
svc	0x00000000													
svc	0x00100000													
svc	0x00200000													
svc	0x00300000													
svc	0x00400000													
svc	0x00500000													
svc	0x00600000													
svc	0x00700000													
svc	0x00800000													
svc	0x00900000													
svc	0x00a00000													
svc	0x00b00000													
svc	0x00c00000													
svc	0x00d00000													
svc	0x00e00000													
svc	0x00f00000	"; IMB"												
		"; <UNDEFINED> instruction: 0xf0000000"												
		"; <UNDEFINED> instruction: 0xf0100000"												
		"; <UNDEFINED> instruction: 0xf0200000"												
		"; <UNDEFINED> instruction: 0xf0300000"												
		"; <UNDEFINED> instruction: 0xf0400000"												
		"; <UNDEFINED> instruction: 0xf0500000"												
		"; <UNDEFINED> instruction: 0xf0600000"												
		"; <UNDEFINED> instruction: 0xf0700000"												
		"; <UNDEFINED> instruction: 0xf0800000"												
		"; <UNDEFINED> instruction: 0xf0900000"												
		"; <UNDEFINED> instruction: 0xf0a00000"												
		"; <UNDEFINED> instruction: 0xf0b00000"												
		"; <UNDEFINED> instruction: 0xf0c00000"												
		"; <UNDEFINED> instruction: 0xf0d00000"												
		"; <UNDEFINED> instruction: 0xf0e00000"												
		"; <UNDEFINED> instruction: 0xf0f00000"												
cps	#0													
		"; <UNDEFINED> instruction: 0xf1100000"												
		"; <UNDEFINED> instruction: 0xf1200000"												
		"; <UNDEFINED> instruction: 0xf1300000"												
		"; <UNDEFINED> instruction: 0xf1400000"												
		"; <UNDEFINED> instruction: 0xf1500000"												
		"; <UNDEFINED> instruction: 0xf1600000"												
		"; <UNDEFINED> instruction: 0xf1700000"												
		"; <UNDEFINED> instruction: 0xf1800000"												
		"; <UNDEFINED> instruction: 0xf1900000"												
		"; <UNDEFINED> instruction: 0xf1a00000"												
		"; <UNDEFINED> instruction: 0xf1b00000"												
		"; <UNDEFINED> instruction: 0xf1c00000"												
		"; <UNDEFINED> instruction: 0xf1d00000"												
		"; <UNDEFINED> instruction: 0xf1e00000"												
		"; <UNDEFINED> instruction: 0xf1f00000"												
vhadd.s8	d0	 d0	 d0											
vhadd.s16	d0	 d0	 d0											
vhadd.s32	d0	 d0	 d0											
vhadd.s<illegal width 64>	d0	 d0	 d0											
vhadd.s8	d16	 d0	 d0											
vhadd.s16	d16	 d0	 d0											
vhadd.s32	d16	 d0	 d0											
vhadd.s<illegal width 64>	d16	 d0	 d0											
vaddl.s8	q0	 d0	 d0											
vaddl.s16	q0	 d0	 d0											
vaddl.s32	q0	 d0	 d0											
vext.8	d0	 d0	 d0	 #0										
vaddl.s8	q8	 d0	 d0											
vaddl.s16	q8	 d0	 d0											
vaddl.s32	q8	 d0	 d0											
vext.8	d16	 d0	 d0	 #0										
vhadd.u8	d0	 d0	 d0											
vhadd.u16	d0	 d0	 d0											
vhadd.u32	d0	 d0	 d0											
vhadd.u<illegal width 64>	d0	 d0	 d0											
vhadd.u8	d16	 d0	 d0											
vhadd.u16	d16	 d0	 d0											
vhadd.u32	d16	 d0	 d0											
vhadd.u<illegal width 64>	d16	 d0	 d0											
vaddl.u8	q0	 d0	 d0											
vaddl.u16	q0	 d0	 d0											
vaddl.u32	q0	 d0	 d0											
vrev64.8	d0	 d0												
vaddl.u8	q8	 d0	 d0											
vaddl.u16	q8	 d0	 d0											
vaddl.u32	q8	 d0	 d0											
vrev64.8	d16	 d0												
vst4.8	{d0-d3}	 [r0]	 r0											
		"; <UNDEFINED> instruction: 0xf4100000"												
vld4.8	{d0-d3}	 [r0]	 r0											
		"; <UNDEFINED> instruction: 0xf4300000"												
vst4.8	{d16-d19}	 [r0]	 r0											
		"; <UNDEFINED> instruction: 0xf4500000"												
vld4.8	{d16-d19}	 [r0]	 r0											
		"; <UNDEFINED> instruction: 0xf4700000"												
vst1.8	{d0[0]}	 [r0]	 r0											
		"; <UNDEFINED> instruction: 0xf4900000"												
vld1.8	{d0[0]}	 [r0]	 r0											
		"; <UNDEFINED> instruction: 0xf4b00000"												
vst1.8	{d16[0]}	 [r0]	 r0											
		"; <UNDEFINED> instruction: 0xf4d00000"												
vld1.8	{d16[0]}	 [r0]	 r0											
		"; <UNDEFINED> instruction: 0xf4f00000"												
		"; <UNDEFINED> instruction: 0xf5000000"												
		"; <UNDEFINED> instruction: 0xf5100000"												
		"; <UNDEFINED> instruction: 0xf5200000"												
		"; <UNDEFINED> instruction: 0xf5300000"												
		"; <UNDEFINED> instruction: 0xf5400000"												
		"; <UNDEFINED> instruction: 0xf5500000"												
		"; <UNDEFINED> instruction: 0xf5600000"												
		"; <UNDEFINED> instruction: 0xf5700000"												
		"; <UNDEFINED> instruction: 0xf5800000"												
		"; <UNDEFINED> instruction: 0xf5900000"												
		"; <UNDEFINED> instruction: 0xf5a00000"												
		"; <UNDEFINED> instruction: 0xf5b00000"												
		"; <UNDEFINED> instruction: 0xf5c00000"												
		"; <UNDEFINED> instruction: 0xf5d00000"												
		"; <UNDEFINED> instruction: 0xf5e00000"												
		"; <UNDEFINED> instruction: 0xf5f00000"												
		"; <UNDEFINED> instruction: 0xf6000000"												
		"; <UNDEFINED> instruction: 0xf6100000"												
		"; <UNDEFINED> instruction: 0xf6200000"												
		"; <UNDEFINED> instruction: 0xf6300000"												
		"; <UNDEFINED> instruction: 0xf6400000"												
		"; <UNDEFINED> instruction: 0xf6500000"												
		"; <UNDEFINED> instruction: 0xf6600000"												
		"; <UNDEFINED> instruction: 0xf6700000"												
		"; <UNDEFINED> instruction: 0xf6800000"												
		"; <UNDEFINED> instruction: 0xf6900000"												
		"; <UNDEFINED> instruction: 0xf6a00000"												
		"; <UNDEFINED> instruction: 0xf6b00000"												
		"; <UNDEFINED> instruction: 0xf6c00000"												
		"; <UNDEFINED> instruction: 0xf6d00000"												
		"; <UNDEFINED> instruction: 0xf6e00000"												
		"; <UNDEFINED> instruction: 0xf6f00000"												
		"; <UNDEFINED> instruction: 0xf7000000"												
		"; <UNDEFINED> instruction: 0xf7100000"												
		"; <UNDEFINED> instruction: 0xf7200000"												
		"; <UNDEFINED> instruction: 0xf7300000"												
		"; <UNDEFINED> instruction: 0xf7400000"												
		"; <UNDEFINED> instruction: 0xf7500000"												
		"; <UNDEFINED> instruction: 0xf7600000"												
		"; <UNDEFINED> instruction: 0xf7700000"												
		"; <UNDEFINED> instruction: 0xf7800000"												
		"; <UNDEFINED> instruction: 0xf7900000"												
		"; <UNDEFINED> instruction: 0xf7a00000"												
		"; <UNDEFINED> instruction: 0xf7b00000"												
		"; <UNDEFINED> instruction: 0xf7c00000"												
		"; <UNDEFINED> instruction: 0xf7d00000"												
		"; <UNDEFINED> instruction: 0xf7e00000"												
		"; <UNDEFINED> instruction: 0xf7f00000"												
		"; <UNDEFINED> instruction: 0xf8000c06"												
		"; <UNDEFINED> instruction: 0xf8100c06"												
		"; <UNDEFINED> instruction: 0xf8200c06"												
		"; <UNDEFINED> instruction: 0xf8300c06"												
		"; <UNDEFINED> instruction: 0xf8400c06"												
		"; <UNDEFINED> instruction: 0xf8500c06"												
		"; <UNDEFINED> instruction: 0xf8600c06"												
		"; <UNDEFINED> instruction: 0xf8700c06"												
		"; <UNDEFINED> instruction: 0xf8800c06"												
		"; <UNDEFINED> instruction: 0xf8900c06"												
		"; <UNDEFINED> instruction: 0xf8a00c06"												
		"; <UNDEFINED> instruction: 0xf8b00c06"												
		"; <UNDEFINED> instruction: 0xf8c00c06"												
		"; <UNDEFINED> instruction: 0xf8d00c06"												
		"; <UNDEFINED> instruction: 0xf8e00c06"												
		"; <UNDEFINED> instruction: 0xf8f00c06"												
		"; <UNDEFINED> instruction: 0xf9000000"												
		"; <UNDEFINED> instruction: 0xf9100000"												
		"; <UNDEFINED> instruction: 0xf9200000"												
		"; <UNDEFINED> instruction: 0xf9300000"												
		"; <UNDEFINED> instruction: 0xf9400000"												
		"; <UNDEFINED> instruction: 0xf9500000"												
		"; <UNDEFINED> instruction: 0xf9600000"												
		"; <UNDEFINED> instruction: 0xf9700000"												
		"; <UNDEFINED> instruction: 0xf9800000"												
		"; <UNDEFINED> instruction: 0xf9900000"												
		"; <UNDEFINED> instruction: 0xf9a00000"												
		"; <UNDEFINED> instruction: 0xf9b00000"												
		"; <UNDEFINED> instruction: 0xf9c00000"												
		"; <UNDEFINED> instruction: 0xf9d00000"												
		"; <UNDEFINED> instruction: 0xf9e00000"												
		"; <UNDEFINED> instruction: 0xf9f00000"												
blx	10be88 <MMUTable+0x3e88>													
blx	50be8c <__undef_stack+0x3f9ecc>													
blx	90be90 <__undef_stack+0x7f9ed0>													
blx	d0be94 <__undef_stack+0xbf9ed4>													
blx	110be98 <__undef_stack+0xff9ed8>													
blx	150be9c <__undef_stack+0x13f9edc>													
blx	190bea0 <__undef_stack+0x17f9ee0>													
blx	1d0bea4 <__undef_stack+0x1bf9ee4>													
blx	fe10bea8 <LRemap+0x10be99>													
blx	fe50beac <LRemap+0x50be9d>													
blx	fe90beb0 <LRemap+0x90bea1>													
blx	fed0beb4 <LRemap+0xd0bea5>													
blx	ff10beb8 <LRemap+0x110bea9>													
blx	ff50bebc <LRemap+0x150bead>													
blx	ff90bec0 <LRemap+0x190beb1>													
blx	ffd0bec4 <LRemap+0x1d0beb5>													
blx	10beca <MMUTable+0x3eca>													
blx	50bece <__undef_stack+0x3f9f0e>													
blx	90bed2 <__undef_stack+0x7f9f12>													
blx	d0bed6 <__undef_stack+0xbf9f16>													
blx	110beda <__undef_stack+0xff9f1a>													
blx	150bede <__undef_stack+0x13f9f1e>													
blx	190bee2 <__undef_stack+0x17f9f22>													
blx	1d0bee6 <__undef_stack+0x1bf9f26>													
blx	fe10beea <LRemap+0x10bedb>													
blx	fe50beee <LRemap+0x50bedf>													
blx	fe90bef2 <LRemap+0x90bee3>													
blx	fed0bef6 <LRemap+0xd0bee7>													
blx	ff10befa <LRemap+0x110beeb>													
blx	ff50befe <LRemap+0x150beef>													
blx	ff90bf02 <LRemap+0x190bef3>													
blx	ffd0bf06 <LRemap+0x1d0bef7>													
stc2	12	 cr0	 [r0]	 {10}										
ldc2	12	 cr0	 [r0]	 {10}										
stc2	12	 cr0	 [r0]	 #-40	"; 0xffffffd8"									
ldc2	12	 cr0	 [r0]	 #-40	"; 0xffffffd8"									
mcrr2	12	0	 r0	 r0	 cr10									
mrrc2	12	0	 r0	 r0	 cr10	"; <UNPREDICTABLE>"								
stc2l	12	 cr0	 [r0]	 #-40	"; 0xffffffd8"									
ldc2l	12	 cr0	 [r0]	 #-40	"; 0xffffffd8"									
stc2	12	 cr0	 [r0]	 {10}										
ldc2	12	 cr0	 [r0]	 {10}										
stc2	12	 cr0	 [r0]	 #40	"; 0x28"									
ldc2	12	 cr0	 [r0]	 #40	"; 0x28"									
stc2l	12	 cr0	 [r0]	 {10}										
ldc2l	12	 cr0	 [r0]	 {10}										
stc2l	12	 cr0	 [r0]	 #40	"; 0x28"									
ldc2l	12	 cr0	 [r0]	 #40	"; 0x28"									
stc2	12	 cr0	 [r0	 #-40]	"; 0xffffffd8"									
ldc2	12	 cr0	 [r0	 #-40]	"; 0xffffffd8"									
stc2	12	 cr0	 [r0	 #-40]!	"; 0xffffffd8"									
ldc2	12	 cr0	 [r0	 #-40]!	"; 0xffffffd8"									
stc2l	12	 cr0	 [r0	 #-40]	"; 0xffffffd8"									
ldc2l	12	 cr0	 [r0	 #-40]	"; 0xffffffd8"									
stc2l	12	 cr0	 [r0	 #-40]!	"; 0xffffffd8"									
ldc2l	12	 cr0	 [r0	 #-40]!	"; 0xffffffd8"									
stc2	12	 cr0	 [r0	 #40]	"; 0x28"									
ldc2	12	 cr0	 [r0	 #40]	"; 0x28"									
stc2	12	 cr0	 [r0	 #40]!	"; 0x28"									
ldc2	12	 cr0	 [r0	 #40]!	"; 0x28"									
stc2l	12	 cr0	 [r0	 #40]	"; 0x28"									
ldc2l	12	 cr0	 [r0	 #40]	"; 0x28"									
stc2l	12	 cr0	 [r0	 #40]!	"; 0x28"									
ldc2l	12	 cr0	 [r0	 #40]!	"; 0x28"									
cdp2	0	0	 cr0	 cr0	 cr0	 {0}								
cdp2	0	1	 cr0	 cr0	 cr0	 {0}								
cdp2	0	2	 cr0	 cr0	 cr0	 {0}								
cdp2	0	3	 cr0	 cr0	 cr0	 {0}								
cdp2	0	4	 cr0	 cr0	 cr0	 {0}								
cdp2	0	5	 cr0	 cr0	 cr0	 {0}								
cdp2	0	6	 cr0	 cr0	 cr0	 {0}								
cdp2	0	7	 cr0	 cr0	 cr0	 {0}								
cdp2	0	8	 cr0	 cr0	 cr0	 {0}								
cdp2	0	9	 cr0	 cr0	 cr0	 {0}								
cdp2	0	10	 cr0	 cr0	 cr0	 {0}								
cdp2	0	11	 cr0	 cr0	 cr0	 {0}								
cdp2	0	12	 cr0	 cr0	 cr0	 {0}								
cdp2	0	13	 cr0	 cr0	 cr0	 {0}								
cdp2	0	14	 cr0	 cr0	 cr0	 {0}								
cdp2	0	15	 cr0	 cr0	 cr0	 {0}								
		"; <UNDEFINED> instruction: 0xff000000"												
		"; <UNDEFINED> instruction: 0xff100000"												
		"; <UNDEFINED> instruction: 0xff200000"												
		"; <UNDEFINED> instruction: 0xff300000"												
		"; <UNDEFINED> instruction: 0xff400000"												
		"; <UNDEFINED> instruction: 0xff500000"												
		"; <UNDEFINED> instruction: 0xff600000"												
		"; <UNDEFINED> instruction: 0xff700000"												
		"; <UNDEFINED> instruction: 0xff800000"												
		"; <UNDEFINED> instruction: 0xff900000"												
		"; <UNDEFINED> instruction: 0xffa00000"												
		"; <UNDEFINED> instruction: 0xffb00000"												
		"; <UNDEFINED> instruction: 0xffc00000"												
		"; <UNDEFINED> instruction: 0xffd00000"												
		"; <UNDEFINED> instruction: 0xffe00000"												
		"; <UNDEFINED> instruction: 0xfff04c0e"												
andseq	r3	 r0	 r0	 ror #19										
andseq	r0	 r0	 r0	 lsl #10										
		"; <UNDEFINED> instruction: 0x001004bc"												
andeq	r3	 r0	 r1	 asr #4										
cmnvs	r5	 r0	 lsl #2											
tsteq	r0	 r2	 ror #18											
andeq	r0	 r0	 r8	 lsr #32										
teqmi	sp	 r5	 lsl #14											
streq	r0	 [sl	 -r0	 lsl #12]										
stmdbeq	r1	 {r0	 r6	 fp}										
stceq	10	 cr0	 [r3]	 {2}										
strne	r1	 [r4]	 #-513	"; 0xfffffdff"										
strne	r1	 [r1	 -r1	 lsl #10]										
bne	152048 <__undef_stack+0x40088>													
andcs	r1	 r3	 #1024	"; 0x400"										
andeq	r0	 r0	 r0											
andeq	r0	 r0	 r0											
andeq	r0	 r0	 r0											
andeq	r0	 r0	 r0											
andeq	r0	 r0	 r4	 asr #2										
andeq	r0	 r0	 r4											
mrseq	r0	 (UNDEF: 4)												
andeq	r0	 r0	 lr	 lsl #30										
eoreq	sp	 r8	 r1	 lsl #14										
subeq	fp	 r2	 r0	 lsl #2										
andne	r5	 r5	 r0	 lsl #16										
andeq	lr	 r1	 r0	 lsl #8										
streq	r0	 [r4	 -r0	 lsl #4]										
andeq	r3	 r0	 r5	 ror #20										
bcc	180440 <__undef_stack+0x6e480>													
andeq	r0	 r0	 #48	"; 0x30"										
adcscc	r0	 r4	 #65536	"; 0x10000"										
andeq	r0	 r2	 #0											
andeq	r8	 r8	 r5	 lsl #24										
streq	r0	 [r2	 -r0	 lsl #4]										
		"; <UNDEFINED> instruction: 0x000006b6"												
stmdbvs	r5	 {r0	 r1	 sl}										
andeq	r7	 r0	 #1845493760	"; 0x6e000000"										
bne	1e4147c <__undef_stack+0x1d2f4bc>													
stmdaeq	r2	 {}	"; <UNPREDICTABLE>"											
subeq	r3	 r0	 r7	 lsl #4										
streq	r0	 [r4	 #-512]	"; 0xfffffe00"										
andeq	r2	 r0	 r7	 ror lr										
cfstrseq	mvf0	 [r7]	 {2}											
andeq	r0	 r0	 #54	"; 0x36"										
bcs	ffec1c88 <LRemap+0x1ec1c79>													
mrseq	r0	 (UNDEF: 2)												
eorseq	r4	 r0	 r8	 lsl #2										
bcs	941084 <__undef_stack+0x82f0c4>													
andmi	r0	 r1	 #0											
andeq	r0	 r0	 ip	 asr #32										
andseq	r0	 r0	 r8	 asr r5										
andeq	r0	 r0	 r4	 ror #3										
teqeq	r3	 r1	 lsl #24											
stmdahi	r5	 {}	"; <UNPREDICTABLE>"											
tsteq	r0	 ip	 lsr r0											
andeq	r2	 r1	 r2	 asr #6										
andeq	r0	 r0	 r0											
ldmdane	r9	 {r8	 sl}											
andmi	r0	 r1	 #0											
andeq	r0	 r0	 r3	 lsr #2										
andeq	r0	 r0	 r7	 lsr r0										
stmdbvc	r5!	 {r1	 r2	 r8	 r9	 fp	 sp	 lr}^						
movtcs	r0	 #8448	"; 0x2100"											
stcvs	0	 cr0	 [r0	 #-4]										
streq	r0	 [r0	 -r0]											
strmi	r0	 [r1]	 #-105	"; 0xffffff97"										
andeq	r0	 r0	 ip	 asr #32										
muleq	r0	 r6	 r0											
andeq	r4	 r7	 r8	 lsl #2										
stfmie	f0	 [r6]	 {-0}											
mrs	r0	 (UNDEF: 0)												
stmdbeq	r0	 {}	"; <UNPREDICTABLE>"											
bcc	12020e8 <__undef_stack+0x10f0128>													
stcmi	0	 cr0	 [r1	 #-0]										
andeq	r0	 r0	 ip	 asr #32										
strdeq	r0	 [r0]	 -r2											
stcvc	0	 cr0	 [sl]	 {9}										
stmdbcs	r0	 {r0	 r2	 ip}										
stceq	0	 cr0	 [r0]	 {1}										
bleq	108 <L2CCControl+0x107>													
strvc	r5	 [r2	 -r1	 lsl #2]										
andpl	r0	 r1	 r0	 lsl #22										
andeq	r7	 r0	 r2	 lsl #8										
andne	sp	 r5	 ip	 lsl #8										
andeq	r3	 r1	 r0	 lsl #20										
tstpl	r1	 r0	 lsl #22											
bleq	1dd28 <SLCRUnlockKey+0xfe1b>													
strvc	r5	 [r2]	 #-1											
stceq	0	 cr0	 [r0	 #-0]										
andeq	r4	 r0	 r4	 lsl #24										
strbeq	r0	 [r1	 -r0	 lsl #16]										
strmi	r0	 [r1]	 -r0											
andeq	r0	 r0	 ip	 asr #32										
andeq	r0	 r0	 sl	 lsr r1										
stmdami	lr	 {r0	 r3}											
tsteq	r0	 sl	 lsr r0											
andeq	r4	 r0	 sp	 asr #24										
andeq	r0	 r0	 r0	 lsl #18										
andeq	r0	 r0	 r3	 ror #3										
sbceq	r0	 ip	 r4											
mrseq	r0	 (UNDEF: 4)												
andeq	r0	 r0	 lr	 lsl #30										
subeq	r8	 r5	 r1	 lsl #2										
subeq	fp	 r2	 r0	 lsl #2										
andne	r3	 r7	 r0	 lsl #24										
andeq	r2	 r2	 r0	 lsl #16										
andeq	r1	 r2	 r0	 lsl #4										
andseq	ip	 r0	 r0	 lsl #24										
bcc	1200978 <__undef_stack+0x10ee9b8>													
andmi	r0	 r1	 #0											
andeq	r0	 r0	 pc	 lsl #2										
andseq	r0	 r0	 ip	 lsr r7										
andeq	r0	 r0	 r8	 lsr #4										
tsteq	pc	 r1	 lsl #24											
stmdbne	r3	 {}	"; <UNPREDICTABLE>"											
tsteq	r0	 r8	 lsl r0											
andeq	r1	 r1	 r2	 asr #12										
andeq	r4	 r2	 r0	 lsl #28										
strbvs	r0	 [fp	 #-1024]!	"; 0xfffffc00"										
andmi	r0	 r1	 #121	"; 0x79"										
andeq	r0	 r0	 r6	 lsl r1										
andeq	r0	 r0	 ip	 ror #4										
eorseq	r1	 r6	 r3											
svceq	0x00420100													
stchi	0	 cr0	 [r0	 #-4]										
streq	r0	 [r0	 #-2]											
strmi	r0	 [r1]	 #-105	"; 0xffffff97"										
andeq	r0	 r0	 pc	 lsl #2										
andeq	r0	 r0	 fp	 lsr #5										
andne	r5	 r7	 r6											
andeq	r7	 r1	 r0	 lsl #24										
andeq	r9	 r0	 r0	 lsl #14										
tstpl	r1	 r0	 lsl #14											
tstpl	r1	 r3	 lsl #6											
subseq	r0	 r0	 #-1073741823	"; 0xc0000001"										
		"; <UNDEFINED> instruction: 0x06000077"												
andseq	r0	 r0	 r0	 lsr #16										
muleq	r0	 r6	 r1											
strheq	r0	 [r0]	 -r1											
subseq	r0	 r1	 #-1073741823	"; 0xc0000001"										
tsteq	r7	 r7	 ror r0											
rsbseq	r0	 r6	 r0	 asr r2										
stmdaeq	ip!	 {r9	 sl}											
		"; <UNDEFINED> instruction: 0x01b50010"												
sbceq	r0	 r5	 r0											
mrseq	r0	 (UNDEF: 7)												
rsbseq	r0	 r6	 r0	 asr r2										
stmdaeq	ip	 {r9	 sl}^											
biceq	r0	 fp	 r0	 lsl r0										
sbcseq	r0	 pc	 r0											
mrseq	r0	 (UNDEF: 7)												
rsbseq	r0	 r4	 r2	 asr r2										
subseq	r0	 r0	 #-1073741823	"; 0xc0000001"										
		"; <UNDEFINED> instruction: 0x06000076"												
andseq	r0	 r0	 r8	 asr r8										
		"; <UNDEFINED> instruction: 0x000001b5"												
strdeq	r0	 [r0]	 -r3											
subseq	r0	 r0	 #-1073741823	"; 0xc0000001"										
stmdaeq	r0	 {r1	 r2	 r4	 r5	 r6}								
andseq	r0	 r0	 r0	 ror r8										
muleq	r0	 r6	 r1											
cmpeq	r2	 r7	 lsl #2											
tstpl	r1	 r0	 lsr r7											
streq	r7	 [r0	 -r2	 lsl #14]										
strvc	r5	 [r2]	 -r1											
stmdbeq	r0	 {}	"; <UNPREDICTABLE>"											
cdpvs	5	6	 cr0	 cr9	 cr4	 {0}								
streq	r0	 [sl]	 #-116	"; 0xffffff8c"										
andeq	r0	 r0	 pc	 lsl #2										
eorseq	r1	 r6	 fp											
svceq	0x00450200													
streq	r0	 [r0	 #-1]											
sbcne	r2	 r0	 r3	 lsl #16										
rsbvs	r0	 lr	 #0	24										
svceq	0x00460200													
streq	r0	 [r0	 #-1]											
sbcne	r3	 r0	 r3											
ldrmi	r0	 [r5	 #2816]!	"; 0xb00"										
strmi	r0	 [r2	 -r0]											
andeq	r0	 r0	 pc	 lsl #2										
eorgt	r0	 ip	 r5	 lsl #6										
svceq	0x000d0010													
strvs	r0	 [r0]	 #-1											
cdpeq	0	0	 cr0	 cr0	 cr1	 {0}								
andeq	r0	 r0	 r4	 ror #2										
cmneq	r4	 r3	 lsl #28											
rsbseq	r0	 r7	 r0											
cfstrseq	mvf0	 [r7]	 {15}											
bleq	390 <L2CCDataLatency+0x26f>													
		"; <UNDEFINED> instruction: 0x000045b0"												
cmpeq	lr	 r2	 lsl #16											
movweq	r0	 #20480	"; 0x5000"											
andseq	ip	 r0	 r4	 lsr r0										
subeq	r7	 r5	 r0	 lsl r5										
svceq	0x004b0200													
strls	r0	 [r0]	 -r1											
tstne	r0	 r1												
andeq	r0	 r0	 pc	 lsl #2										
andeq	r1	 r1	 r1	 lsl r6										
		"; <UNDEFINED> instruction: 0xf6100000"												
andeq	r0	 r0	 #69	"; 0x45"										
andeq	r0	 r1	 r3	 asr pc										
andeq	fp	 r1	 r0	 lsl #10										
tsteq	r6	 r0	 lsl #2											
svceq	0x00110000													
tstne	r0	 r1												
andeq	r0	 r0	 pc	 lsl #2										
ldrmi	r1	 [r9	 #512]	"; 0x200"										
andpl	r0	 r2	 r0											
andeq	r0	 r0	 fp	 asr #3										
andeq	r1	 r1	 r1	 lsl r6										
mrseq	r1	 (UNDEF: 31)												
movwne	r0	 #0												
		"; <UNDEFINED> instruction: 0x000045bf"												
tsteq	pc	 r2	 lsl #4											
ldrne	r0	 [r1]	 -r0											
tstne	r0	 r1												
andeq	r0	 r0	 pc	 lsl #2										
andeq	r0	 r1	 r1	 lsl pc										
stmdb	r0	 {}	"; <UNPREDICTABLE>"											
streq	r0	 [r0]	 #-1											
andeq	lr	 r1	 r0	 lsl #10										
cfcpyseq	mvf0	 mvf1												
tsteq	r0	 pc												
andeq	r4	 r0	 r2	 lsl #12										
		"; <UNDEFINED> instruction: 0x000042b1"												
andseq	r0	 r0	 r4	 ror #18										
andeq	r0	 r0	 r0	 lsl #4										
andeq	r0	 r0	 r9	 asr #5										
andeq	r1	 r0	 r7	 ror #1										
andeq	r4	 r7	 r2	 lsl #2										
strbne	r0	 [r3	 #-256]	"; 0xffffff00"										
strvs	r0	 [r0]	 #-1											
andeq	r1	 r0	 r9											
tsteq	r0	 r2												
muleq	r1	 ip	 r5											
ldmdane	r9	 {r8	 r9}											
movwmi	r0	 #4096	"; 0x1000"											
andeq	r0	 r0	 ip	 lsl r1										
ldrdeq	r0	 [r0]	 -r6											
stmdbvc	r5!	 {r2	 r8	 r9	 fp	 sp	 lr}^							
stfnee	f0	 [r3]	 {-0}											
vst4.8	{d0-d3}	 [r0]	 r1											
movweq	r0	 #2												
andeq	r3	 r0	 r0	 lsl r6										
tsteq	r5	 r1	 lsl #6											
tsteq	r5	 #0												
stmdbvs	r5	 {}	"; <UNPREDICTABLE>"											
strbne	r0	 [r5	 #-256]	"; 0xffffff00"										
movwcc	r0	 #1												
streq	r0	 [r0]	 -r3											
andseq	r0	 r0	 r8	 ror r9										
andeq	r0	 r0	 r2	 lsl #3										
muleq	r0	 r7	 r0											
cmpeq	r1	 #-1073741823	"; 0xc0000001"											
smmlsreq	r1	 r3	 r1	 r0										
stmdavc	r2	 {r0	 ip	 lr}										
		"; <UNDEFINED> instruction: 0xf0060000"												
stcls	0	 cr1	 [r0]	 {9}										
strlt	r0	 [r0]	 -r1											
streq	r0	 [r0	 -r0]											
andcc	r5	 r1	 r1	 lsl #4										
subseq	r0	 r1	 #-1073741823	"; 0xc0000001"										
tsteq	r7	 r8	 ror r0											
rsbseq	r0	 r6	 r0	 asr r2										
beq	201bec <__undef_stack+0xefc2c>													
		"; <UNDEFINED> instruction: 0x01bb0010"												
sbceq	r0	 sl	 r0											
mrseq	r0	 (UNDEF: 7)												
rsbseq	r0	 r6	 r0	 asr r2										
beq	601c00 <__undef_stack+0x4efc40>													
bicseq	r0	 r1	 r0	 lsl r0										
rsceq	r0	 r4	 r0											
mrseq	r0	 (UNDEF: 7)												
rsbseq	r0	 r4	 r2	 asr r2										
subseq	r0	 r0	 #-1073741823	"; 0xc0000001"										
		"; <UNDEFINED> instruction: 0x06000076"												
andseq	r0	 r0	 r8	 lsr sl										
		"; <UNDEFINED> instruction: 0x000001bb"												
strdeq	r0	 [r0]	 -r8											
subseq	r0	 r0	 #-1073741823	"; 0xc0000001"										
stmdaeq	r0	 {r1	 r2	 r4	 r5	 r6}								
andseq	r0	 r0	 r8	 asr #20										
muleq	r0	 ip	 r1											
subseq	r0	 r2	 #-1073741823	"; 0xc0000001"										
tsteq	r7	 r4	 ror r0											
rsbseq	r0	 r8	 r1	 asr r2										
subseq	r0	 r0	 #-1073741823	"; 0xc0000001"										
andeq	r0	 r0	 r6	 ror r0										
stmdbvs	r5	 {r0	 r3	 sl}										
beq	1d608 <SLCRUnlockKey+0xf6fb>													
andeq	r1	 r1	 r4	 lsl #10										
ldrcc	r0	 [r0]	 -r0	 lsl #22										
strmi	r0	 [r2	 #-0]											
andeq	r0	 r0	 r5	 lsl r1										
eorgt	r0	 r8	 r5	 lsl #6										
mcrvs	0	0	 r0	 cr12	 cr0	 {0}								
strmi	r0	 [r2]	 -r2	 rrx										
andeq	r0	 r0	 r5	 lsl r1										
eorsgt	r0	 r0	 r5	 lsl #6										
strlt	r0	 [fp	 #-16]											
andeq	r0	 r0	 #69	"; 0x45"										
andeq	r1	 r1	 r7	 asr #10										
cfstr32cs	mvfx0	 [r3]	 {-0}											
stceq	0	 cr1	 [r0	 #-768]	"; 0xfffffd00"									
andeq	r0	 r0	 r5	 lsl r1										
andeq	r0	 r0	 sl	 ror #2										
andeq	r6	 r1	 lr	 lsl #20										
bvs	381098 <__undef_stack+0x26f0d8>													
strvc	r0	 [r0	 -r1]											
streq	r0	 [r4	 -r0	 lsl #30]										
andeq	r3	 r0	 ip	 lsl #12										
subeq	fp	 r5	 fp											
strbpl	r0	 [r8]	 #-512	"; 0xfffffe00"										
streq	r0	 [r0	 #-1]											
sbcne	r3	 r0	 r3	 lsl #8										
ldrbmi	r1	 [r5	 #-0]!											
blmi	804bc <SLCRL2cRamConfig+0x602ba>													
andeq	r0	 r0	 r5	 lsl r1										
muleq	r0	 ip	 r1											
andeq	r1	 r1	 r1	 lsl r5										
tsteq	ip	 r0	 lsl #2											
andne	r0	 r0	 r0											
strdeq	r4	 [r0]	 -r6											
tsteq	r5	 r2	 lsl #6											
		"; <UNDEFINED> instruction: 0x01bb0000"												
ldcne	0	 cr0	 [r1]	 {-0}										
tstne	r0	 r1												
andeq	r0	 r0	 r5	 lsl r1										
andeq	r1	 r1	 r1	 lsl r5										
blle	4804f0 <__undef_stack+0x36e530>													
andeq	r0	 r0	 #69	"; 0x45"										
andeq	sp	 r1	 pc	 asr #2										
tsteq	ip	 r0	 lsl #2											
ldrne	r0	 [r1	 #-0]											
andeq	r0	 r0	 r1											
subeq	lr	 r5	 r3	 lsl ip										
ldrbne	r0	 [r1	 #-512]	"; 0xfffffe00"										
tstne	r0	 r1												
andeq	r0	 r0	 ip	 lsl r1										
andeq	r1	 r1	 r1	 lsl r5										
tsteq	r5	 r0	 lsl #2											
andeq	r0	 r0	 r0											
andeq	r0	 r0	 sp	 ror #5										
rscseq	r0	 lr	 #4											
mrseq	r0	 (UNDEF: 4)												
andeq	r0	 r0	 lr	 lsl #30										
subeq	r1	 r6	 r1	 lsl #6										
subeq	fp	 r2	 r0	 lsl #2										
andne	r6	 fp	 r0	 lsl #8										
andseq	r6	 r4	 r0	 lsl #8										
andeq	r7	 r3	 r0	 lsl #24										
andseq	r0	 r1	 r0	 lsl #4										
ldrbmi	r0	 [fp	 #512]	"; 0x200"										
stmdahi	r1	 {}	"; <UNPREDICTABLE>"											
andseq	r0	 r0	 r4	 ror #22										
		"; <UNDEFINED> instruction: 0x000003b0"												
rsbeq	r9	 r9	 r1	 lsl #24										
stmdbne	r3	 {}	"; <UNPREDICTABLE>"											
tsteq	r0	 r8	 lsl r0											
andeq	r6	 r0	 r8	 lsl #19										
ldrbeq	r0	 [r0]	 #-256	"; 0xffffff00"										
tsteq	r0	 lr	 ror #4											
andeq	r6	 r0	 r8	 lsl #31										
andeq	r5	 r3	 r0	 lsl #4										
strtmi	r0	 [r5]	 -r0	 lsl #10										
bhi	40580 <SLCRL2cRamConfig+0x2037e>													
andeq	r0	 r0	 pc	 rrx										
andeq	r0	 r0	 r5	 lsr #7										
svcvs	0x00040600													
streq	r0	 [r0	 -r0]											
cdpvs	5	6	 cr0	 cr9	 cr4	 {0}								
bcs	200768 <__undef_stack+0xee7a8>													
tsteq	r0	 r6	 asr #32											
strdeq	r6	 [r0]	 -r9											
andne	r1	 pc	 r0	 lsl #8										
andeq	r3	 r0	 r0	 lsl #16										
fmllse	f0	 f4	 f0											
streq	r0	 [r0]	 #-0											
tsteq	r0	 r9	 ror #28											
strdeq	r6	 [r0]	 -r9											
andeq	r8	 r4	 r0	 lsl #14										
stmdbls	r9	 {}	"; <UNPREDICTABLE>"											
tsteq	r0	 r5	 asr #32											
svceq	0x004c0100													
ldrbeq	r0	 [r4]	 #16											
stcls	0	 cr0	 [r1]	 {-0}										
andeq	r0	 r0	 r2	 ror #1										
andseq	r1	 r8	 sl	 lsl #18										
mrseq	r0	 (UNDEF: 16)												
andeq	r0	 r0	 r9	 rrx										
cdpvs	0	0	 cr5	 cr11	 cr1	 {0}								
andeq	r0	 r1	 r2	 rrx										
andeq	r6	 r0	 r1	 lsl #30										
andeq	sl	 r4	 r0	 lsl #16										
strtmi	r0	 [r5]	 -r0	 lsl #24										
andeq	r0	 r1	 #0											
andeq	r6	 r0	 r1	 lsl #30										
andeq	pc	 r4	 r0	 lsl #22										
stc	0	 cr0	 [sp]	 {-0}										
tsteq	r0	 r5	 asr #32											
rsbeq	r0	 pc	 r2	 ror r1	"; <UNPREDICTABLE>"									
strtne	r0	 [r0]	 #-0											
subeq	r0	 r8	 #16											
stcls	0	 cr0	 [r1]	 {-0}										
andeq	r0	 r0	 r6	 asr r1										
andseq	r1	 r8	 lr	 lsl #18										
cmneq	r2	 r0	 lsl #2											
andeq	r0	 r0	 r9	 rrx										
		"; <UNDEFINED> instruction: 0x000005b7"												
rsbeq	r6	 r2	 fp	 lsl #28										
svcvs	0x00017201													
and	r0	 r0	 #0											
bleq	650 <_ABORT_STACK_SIZE+0x250>													
andvc	r0	 r1	 #110	"; 0x6e"										
andeq	r6	 r0	 r1	 lsl #30										
andeq	r0	 r6	 r0	 lsl #4										
ldrbvs	r0	 [r2	 #-3840]!	"; 0xfffff100"										
strvc	r0	 [r1]	 #-116	"; 0xffffff8c"										
andeq	r5	 r1	 r1	 lsl #12										
adds	r0	 r1	 r0	 lsl #6										
rsbeq	r1	 sl	 lr	 ror r0										
svcvs	0x00017401													
movwcs	r0	 #0												
andne	r0	 r0	 r6											
strvc	r0	 [r1	 #-120]	"; 0xffffff88"										
andeq	r6	 r0	 r1	 lsl #30										
andeq	r3	 r6	 r0	 lsl #14										
svcvs	0x00110000													
strvs	r0	 [r0]	 -r0											
andne	r0	 r0	 #1											
andeq	r0	 r0	 r6	 ror #2										
ldreq	r0	 [r3]	 #-31	"; 0xffffffe1"										
eorseq	r0	 r6	 r7	 lsl #24										
ldrmi	r0	 [pc	 #3328]!	"; 1390 <CRValMmuCac+0x38b>"										
strlt	r0	 [r1	 #-0]											
andeq	r6	 r0	 r1	 lsl #30										
andsne	r6	 r6	 r0	 lsl #16										
andeq	sp	 r5	 r0											
svc	0x009c0100													
cdpeq	0	0	 cr0	 cr0	 cr1	 {0}								
andeq	r1	 r0	 r9	 lsl r8										
stmdbvs	r1	 {r0	 r8	 sl	 ip	 sp	 pc}							
blt	6b4 <_ABORT_STACK_SIZE+0x2b4>													
bleq	6d0 <_ABORT_STACK_SIZE+0x2d0>													
tsteq	r0	 lr	 ror #4											
strhteq	r0	 [pc]	 #-21											
ldrbteq	r0	 [sp]	 r0											
cdpvs	0	0	 cr0	 cr11	 cr0	 {0}								
		"; <UNDEFINED> instruction: 0x01b50100"												
andeq	r0	 r0	 pc	 rrx										
andeq	r0	 r0	 sp	 lsl r7										
strbtvc	r7	 [r5]	 #-527	"; 0xfffffdf1"										
		"; <UNDEFINED> instruction: 0x01b70100"												
andeq	r0	 r0	 r6	 asr r1										
urdvcs	f1	 f3												
tsteq	r0	 r0	 lsl r9											
strhteq	r0	 [pc]	 #-23											
ldreq	r0	 [lr	 -r0]!											
bvs	4006f4 <__undef_stack+0x2ee734>													
		"; <UNDEFINED> instruction: 0x01b70100"												
andeq	r0	 r0	 pc	 rrx										
andeq	r0	 r0	 pc	 asr r7										
tsteq	r0	 r0	 lsl r8											
strhteq	r0	 [pc]	 #-24											
strbeq	r0	 [sl	 r0]											
stceq	0	 cr0	 [r0	 #-0]										
strdeq	r4	 [r0]	 -r6											
svcvs	0x00020301													
stmdacc	r0	 {}	"; <UNPREDICTABLE>"											
andls	r1	 r0	 ip	 lsl r0										
tsteq	r0	 r3												
muleq	r2	 ip	 r5											
ldmdane	r9	 {r9	 sl	 fp}										
movweq	r0	 #4096	"; 0x1000"											
andeq	r6	 r0	 r2	 lsl #18										
andeq	r5	 r8	 r0	 lsl #6										
ldrcc	r0	 [r0]	 -r0	 lsl #28										
movweq	r0	 #4096	"; 0x1000"											
andeq	r6	 r0	 r2	 lsl #30										
andeq	r7	 r8	 r0	 lsl #30										
rsbeq	r0	 lr	 r0	 lsl #22										
svcvs	0x00020301													
blge	754 <_ABORT_STACK_SIZE+0x354>													
andne	r0	 r0	 r8											
streq	r0	 [r1	 #-106]	"; 0xffffff96"										
andeq	r6	 r0	 r2	 lsl #30										
andeq	sp	 r8	 r0	 lsl #14										
rsbvs	r1	 lr	 #0											
andeq	r0	 r5	 #0	2										
andeq	r0	 r0	 pc	 rrx										
andeq	r0	 r0	 r1	 asr #18										
ldrcc	r1	 [r0]	 -r0	 lsl #8										
strmi	r0	 [r2	 #-0]											
andeq	r0	 r0	 pc	 rrx										
eorgt	r0	 r8	 r5	 lsl #6										
mrcvs	0	0	 r0	 cr5	 cr0	 {0}								
strmi	r0	 [r2]	 -r2	 rrx										
andeq	r0	 r0	 pc	 rrx										
eorsgt	r0	 r0	 r5	 lsl #6										
ldrlt	r0	 [r4	 #-16]											
andeq	r0	 r0	 #69	"; 0x45"										
andeq	r6	 r0	 r7	 asr #30										
cfstr32cs	mvfx0	 [r3]	 {-0}											
smlabtne	r0	 r0	 r0	 r1										
andeq	r0	 r0	 pc	 rrx										
muleq	r0	 sp	 r2											
andeq	r6	 r1	 r2	 lsl r6										
ldrvs	r0	 [r2]	 -r0	 lsl #6										
strvc	r0	 [r0	 -r1]											
ldrmi	r1	 [r0	 #1024]!	"; 0x400"										
stmdami	r2	 {}	"; <UNPREDICTABLE>"											
andeq	r0	 r0	 r7	 lsl #5										
eorsgt	r0	 r4	 r5	 lsl #6										
svcvs	0x00110010													
strgt	r0	 [r0]	 #-0											
andne	r0	 r0	 #2											
andeq	r0	 r0	 r6	 ror #2										
cmneq	r6	 pc	 lsl #4											
andeq	r0	 pc	 r0											
subeq	r3	 r6	 r4	 lsl r5										
strble	r0	 [r1	 #-256]	"; 0xffffff00"										
streq	r0	 [r0	 #-2]											
eorsne	r3	 sl	 r3											
adceq	r1	 lr	 #0	12										
andscc	r0	 r4	 #0											
tsteq	r0	 r6	 asr #32											
andeq	lr	 r2	 r3	 ror #22										
andcc	r0	 r3	 r0	 lsl #10										
		"; <UNDEFINED> instruction: 0x1600103e"												
andeq	r0	 r0	 lr	 lsr #5										
andeq	r9	 r1	 r0	 lsl #4										
andvs	r0	 r0	 #0	8										
streq	r0	 [r0]	 #-4											
andeq	r0	 pc	 r1	 lsl #28										
strbmi	r0	 [r0]	 -r0	 lsl #2										
adcsmi	r0	 r1	 #0											
svcne	0x00c80000													
strbteq	r0	 [r8]	 #-16											
stmiaeq	r7	 {}^	"; <UNPREDICTABLE>"											
tstne	sp	 r0												
strvc	r0	 [r2	 #-0]											
tsteq	r0	 r5	 asr #32											
andeq	lr	 r0	 pc	 asr #2										
andsne	ip	 pc	 r0	 lsl #16										
andeq	r6	 r4	 r0	 lsl #16										
orrs	r0	 ip	 r0	 lsl #2										
movweq	r0	 #0												
andeq	r3	 r0	 r0	 lsl r6										
rsceq	r4	 r1	 r1	 lsl #30										
ldmdbeq	r7!	 {}^	"; <UNPREDICTABLE>"											
blvs	100864 <decrypt+0x128>													
tsteq	r0	 r5	 ror #18											
andeq	lr	 r0	 pc	 asr #16										
andeq	sp	 r9	 r0	 lsl #10										
blvs	1b81c74 <__undef_stack+0x1a6fcb4>													
cmp	r1	 r0	 lsl #2											
movwcc	r0	 #0												
streq	r0	 [r0	 #-10]											
tsteq	r0	 lr	 ror #4											
andeq	lr	 r0	 r1	 asr r1										
andeq	r8	 sl	 r0	 lsl #2										
ldrmi	r0	 [r5	 #1536]!	"; 0x600"										
mrspl	r0	 (UNDEF: 1)												
andeq	r0	 r0	 r1	 ror #1										
		"; <UNDEFINED> instruction: 0x00000ab9"												
tsteq	r0	 r5	 lsl #18											
andeq	lr	 r0	 r2	 asr r1										
andeq	lr	 sl	 r0	 lsl #10										
rsbeq	r0	 sl	 r0	 lsl #10										
rsceq	r5	 r1	 r1	 lsl #4										
mraeq	r0	 r5	 acc0											
strcs	r0	 [r7	 #-0]											
tsteq	r0	 r6	 asr #32											
andeq	lr	 r0	 r2	 asr lr										
ldmmi	r1	 {r9}												
eorne	r9	 r2	 r8	 lsl #24										
andeq	r8	 r1	 r0	 lsl #8										
sbccs	r0	 r8	 #0	16										
orreq	r0	 r4	 r0	 lsl r0										
stmdale	r8	 {}	"; <UNPREDICTABLE>"											
strhi	r1	 [r0]	 #-34	"; 0xffffffde"										
stmdaeq	r0	 {r0}												
andseq	r2	 r0	 ip	 ror #5										
andeq	r0	 r0	 r4	 lsl #3										
eorne	r6	 r3	 r8	 lsl #8										
andeq	r8	 r1	 r0	 lsl #8										
streq	r0	 [r9]	 #-0											
strbtvc	r6	 [lr]	 #-2309	"; 0xfffff6fb"										
tst	r4	 r0	 lsl #20											
bleq	900 <_SUPERVISOR_STACK_SIZE+0x100>													
andeq	r0	 r0	 r1	 ror #1										
strdeq	r0	 [r0]	 -lr											
andeq	pc	 r0	 ip	 lsl #28										
stceq	3	 cr0	 [r0	 #-0]										
strcc	r0	 [ip]	 -r4	 lsl #14										
andne	r0	 lr	 r0											
andeq	r0	 r0	 #54	"; 0x36"										
andeq	lr	 r0	 r5	 asr #2										
stmdacs	r3	 {r8	 sl}											
svceq	0x000010c0													
andeq	r6	 r0	 #-536870906	"; 0xe0000006"										
andeq	lr	 r0	 r6	 asr #2										
andcc	r0	 r3	 r0	 lsl #10										
cdpeq	0	0	 cr1	 cr0	 cr0	 {6}								
		"; <UNDEFINED> instruction: 0x000045b5"												
rsceq	r4	 r1	 r2	 lsl #14										
movweq	r0	 #20480	"; 0x5000"											
andseq	ip	 r0	 ip	 lsr #32										
andeq	lr	 r0	 fp	 lsl #2										
andeq	r4	 r1	 r0	 lsl #26										
rscseq	r0	 lr	 r0	 lsl #24										
stceq	0	 cr0	 [r3]	 {-0}										
strdeq	r0	 [r0]	 -lr											
andlt	r0	 lr	 r7	 ror r0										
andeq	r0	 r0	 #69	"; 0x45"										
andeq	r3	 r1	 r8	 asr #14										
strcc	r0	 [r3]	 #-1280	"; 0xfffffb00"										
bleq	4c70 <_HEAP_SIZE+0x2c70>													
andeq	r0	 r0	 r1	 ror #1										
andeq	r0	 r0	 lr	 ror #2										
andeq	pc	 r0	 ip	 lsl #28										
cdpeq	13	0	 cr1	 cr0	 cr0	 {0}								
andeq	r4	 r0	 sl	 lsr r6										
cmneq	pc	 r1	 lsl #4											
movweq	r0	 #20480	"; 0x5000"											
andseq	r4	 r0	 r0	 lsr r2										
andeq	r5	 r1	 r0	 lsl lr										
strtmi	r1	 [sl]	 -r0	 lsl #2										
stcmi	0	 cr0	 [r2]	 {-0}										
andeq	r0	 r0	 r1	 ror #1										
andeq	lr	 r0	 r2	 lsl r1										
movwhi	r0	 #0												
streq	r0	 [r0]	 #-1											
andeq	r5	 r5	 r0	 lsl #30										
cfcpyseq	mvf0	 mvf1												
tsteq	r0	 pc												
andeq	sl	 r0	 r4	 lsr #15										
		"; <UNDEFINED> instruction: 0x000042b1"												
andeq	r0	 r0	 r4	 asr #19										
andeq	r1	 r0	 r8	 lsr r1										
strvs	r0	 [r7	 #-1026]	"; 0xfffffbfe"										
andeq	r0	 r0	 #58	"; 0x3a"										
eorscc	r0	 sl	 r1	 lsl #12										
mrseq	r0	 (UNDEF: 2)												
eorseq	fp	 r2	 r8	 lsl #8										
streq	r0	 [r2	 #-512]	"; 0xfffffe00"										
andeq	r0	 r0	 ip	 lsl #17										
strlt	r0	 [r7]	 -r2	 lsl #4										
movweq	r0	 #6												
cdpvs	5	6	 cr0	 cr9	 cr4	 {0}								
stmdaeq	r2	 {r2	 r4	 r5	 r6}									
andseq	r7	 sl	 r5	 lsl #18										
streq	r0	 [r8	 -r0	 lsl #4]										
andeq	r4	 r0	 r2	 lsr r0										
strvc	r0	 [r5	 -r2	 lsl #8]										
andeq	r0	 r0	 #46	"; 0x2e"										
strcc	r0	 [ip]	 -r4	 lsl #14										
streq	r0	 [r2]	 #-0											
eoreq	pc	 sl	 r7	 lsl #22										
stmdaeq	r1	 {r9}												
andeq	r3	 r0	 r1	 asr #32										
eoreq	r2	 sl	 r4	 lsl #18										
ldfmis	f0	 [pc]	 #-0	"; a2c <_SUPERVISOR_STACK_SIZE+0x22c>"										
stmdalt	r0	 {}	"; <UNPREDICTABLE>"											
stmdacs	r0	 {r3	 r4	 r5	 ip}									
tsteq	r0	 r1												
muleq	r0	 ip	 pc	"; <UNPREDICTABLE>"										
ldmdane	r9	 {r8	 sl}											
stmdbmi	r1	 {}	"; <UNPREDICTABLE>"											
andeq	r0	 r0	 pc	 ror #1										
ldfvcp	f1	 [r8]	 #12											
stmdbvc	r5!	 {r1	 r2	 r8	 r9	 fp	 sp	 lr}^						
svc	0x004a0100													
movweq	r0	 #0												
ldrbeq	pc	 [sp	 #-2193]!	"; 0xfffff76f"	"; <UNPREDICTABLE>"									
andeq	r3	 r0	 r8	 lsl #25										
rsceq	r6	 pc	 r1	 lsl #30										
mrsls	r0	 (UNDEF: 3)												
stcmi	14	 cr7	 [r7]	 {248}	"; 0xf8"									
stmdapl	r0	 {r0	 r3	 r4	 r5	 ip}								
str	r0	 [r0	 #-1]											
stmdaeq	r0	 {}	"; <UNPREDICTABLE>"											
tstls	r3	 r1	 lsl #4											
strdeq	r7	 [r8	 -r0]											
rsbseq	r0	 sp	 r1	 asr r2										
cmpeq	r0	 #8	2											
		"; <UNDEFINED> instruction: 0x007ef091"												
eorsne	r5	 r9	 r9											
andeq	r7	 r1	 r0	 lsl #26										
stcmi	0	 cr0	 [sl]	 {-0}										
		"; <UNDEFINED> instruction: 0xff000000"												
bleq	aa0 <_SUPERVISOR_STACK_SIZE+0x2a0>													
andeq	r0	 r0	 r8	 rrx										
andne	r0	 ip	 pc	 lsl r0										
andeq	r0	 r0	 #54	"; 0x36"										
andeq	r4	 r0	 r5	 asr #24										
stmdacs	r3	 {r8	 sl}											
stceq	0	 cr1	 [r0	 #-768]	"; 0xfffffd00"									
andeq	r6	 r0	 #-536870906	"; 0xe0000006"										
andeq	r4	 r0	 r6	 asr #24										
andcc	r0	 r3	 r0	 lsl #10										
stceq	0	 cr1	 [r0]	 {192}	"; 0xc0"									
		"; <UNDEFINED> instruction: 0x000045b5"												
subeq	r4	 ip	 r2	 lsl #14										
movweq	r0	 #20480	"; 0x5000"											
andseq	ip	 r0	 ip	 lsr #32										
andeq	r4	 r0	 sl	 lsl #24										
andeq	r4	 r1	 r0	 lsl #14										
rsbeq	r0	 r8	 r0	 lsl #22										
bleq	c0ae8 <SLCRL2cRamConfig+0xa08e6>													
andeq	r0	 r0	 r8	 rrx										
andlt	r0	 ip	 r7	 ror r0										
andeq	r0	 r0	 #69	"; 0x45"										
andeq	r3	 r1	 r8	 asr #2										
strcc	r0	 [r3]	 #-1280	"; 0xfffffb00"										
cdpeq	0	0	 cr1	 cr0	 cr0	 {6}								
andeq	r2	 r0	 r5	 lsr #20										
subeq	r5	 ip	 r2	 lsl #14										
cmneq	r7	 r0												
strvc	r0	 [pc	 -r0]											
svceq	0x00000001													
andeq	r0	 r0	 r7	 ror r1										
andeq	r7	 r1	 pc	 lsl #14										
ldreq	r0	 [r0]	 #-0											
andeq	r0	 r0	 ip	 asr #32										
rscseq	r6	 ip	 r1	 lsl r2										
eorne	r0	 r7	 #0	6										
tsteq	pc	 r0												
andeq	r0	 r4	 r0											
andeq	r0	 r0	 r5	 asr r6										
svceq	0x000e0104													
strvc	r0	 [r1	 #-0]											
tstlt	r0	 sl	 lsl #2											
andcc	r0	 r0	 r2	 asr #32										
stccs	0	 cr1	 [r0]	 {36}	"; 0x24"									
strcs	r0	 [r0]	 -r0											
andgt	r0	 r0	 lr											
andeq	r0	 r0	 #61	"; 0x3d"										
eorscc	r0	 sl	 r1	 lsl #12										
mrseq	r0	 (UNDEF: 2)												
eorseq	fp	 r2	 r8	 lsl #8										
streq	r0	 [r2	 #-512]	"; 0xfffffe00"										
andeq	r0	 r0	 ip	 lsl #17										
strlt	r0	 [r7]	 -r2	 lsl #4										
andeq	r0	 r0	 #6											
cdpcs	5	7	 cr0	 cr7	 cr4	 {0}								
streq	r0	 [r2]	 #-0											
eoreq	pc	 sl	 r7	 lsl #22										
streq	r0	 [r8	 #-512]	"; 0xfffffe00"										
andeq	r1	 r0	 r9	 ror sl										
andcc	r0	 r7	 #131072	"; 0x20000"										
movweq	r0	 #64	"; 0x40"											
cdpvs	5	6	 cr0	 cr9	 cr4	 {0}								
streq	r0	 [r2]	 #-116	"; 0xffffff8c"										
eorseq	r6	 sl	 r7	 lsl #10										
beq	fe501ba0 <LRemap+0x501b91>													
movwcc	r0	 #4097	"; 0x1001"											
beq	1701bac <__undef_stack+0x15efbec>													
bmi	40bb0 <SLCRL2cRamConfig+0x209ae>													
beq	1981bb4 <__undef_stack+0x186fbf4>													
movwmi	r0	 #4097	"; 0x1001"											
rsbeq	r0	 pc	 r1	 lsl #10										
ldrtcs	r0	 [r0]	 #-0											
andeq	r0	 r4	 r0	 lsl r0										
stcls	0	 cr0	 [r1]	 {-0}										
andeq	r7	 r0	 r6	 lsl #30										
eorne	r3	 r4	 r0	 lsl #8										
andeq	r1	 r0	 r0											
ldflts	f0	 [ip]	 {0}											
streq	r0	 [r0	 -r0]											
andseq	r2	 r0	 ip	 lsr r4										
andeq	r0	 r0	 r4	 lsl r1										
eorne	r4	 r4	 r8	 lsl #8										
andeq	r1	 r1	 r0	 lsl #22										
strvc	r0	 [r5	 -r0]											
strmi	r0	 [r0]	 #-0											
streq	r1	 [r0]	 #-36	"; 0xffffffdc"										
mrseq	r0	 (UNDEF: 0)												
beq	138326c <__undef_stack+0x12712ac>													
strpl	r0	 [r1]	 -r1											
andseq	r2	 r0	 r8	 asr #8										
andeq	r0	 r0	 r4											
andvs	r9	 sl	 #256	"; 0x100"										
strdeq	r0	 [r0	 -ip]											
eorne	r4	 r4	 r4	 ror #24										
andeq	r1	 r0	 r0											
ldrne	r0	 [ip]	 #256	"; 0x100"										
bleq	c24 <_SUPERVISOR_STACK_SIZE+0x424>													
andeq	r0	 r0	 pc	 ror r0										
andseq	r2	 r0	 r0	 asr r4										
andeq	r0	 r0	 r0	 lsl r0										
strpl	r6	 [r7]	 #-1537	"; 0xfffff9ff"										
strne	r1	 [r0]	 #-36	"; 0xffffffdc"										
stmdaeq	r0	 {r0}												
andseq	r2	 r0	 ip	 asr r4										
andeq	r0	 r0	 fp	 lsl r1										
stccc	0	 cr0	 [ip]	 {-0}										
andeq	r0	 r0	 #-2147483646	"; 0x80000002"										
beq	fe883d3c <LRemap+0x883d2d>													
movwmi	r0	 #8193	"; 0x2001"											
andeq	r9	 r0	 r0	 lsl #6										
bne	1458 <CRValMmuCac+0x453>													
streq	r0	 [r0]	 #-7											
andseq	r6	 r0	 r1	 lsl #4										
andne	r0	 r0	 r0											
andne	pc	 r0	 r0	 lsl #24										
ldfvse	f6	 [r3	 #-0]											
cmnvs	r5	 #99614720	"; 0x5f00000"											
cmnvc	r2	 #116	30	"; 0x1d0"										
movwmi	r5	 #814	"; 0x32e"											
strbvs	r5	 [r4	 #-3130]!	"; 0xfffff3c6"										
mcrvs	9	3	 r6	 cr7	 cr3	 {3}								
rsbsvc	r5	 r0	 #29440	"; 0x7300"										
cmnvs	r5	 #454656	"; 0x6f000"											
ldcpl	15	 cr5	 [r3]	 #-464	"; 0xfffffe30"									
bvs	1bdd650 <__undef_stack+0x1acb690>													
svcpl	0x00746365													
ldrbtvs	r2	 [r3]	 #-3635	"; 0xfffff1cd"										
strbvs	r5	 [r1	 #-3179]	"; 0xfffff395"										
svcvs	0x006c4373													
stmdbvc	r3	 {r0	 r1	 r5	 r6	 r8	 r9	 fp	 sp	 lr}^				
cmnvc	r5	 #25344	"; 0x6300"											
rsbsvc	r6	 r3	 pc	 asr r2										
		"; <UNDEFINED> instruction: 0x3773705c"												
rsbvc	r6	 pc	 #2080374785	"; 0x7c000001"										
cmnvs	r8	 r4	 ror r5											
ldcpl	15	 cr5	 [r0]	 #-228	"; 0xffffff1c"									
cmnvc	r2	 #108	18	"; 0x1b0000"										
cmpvc	ip	 #-939524095	"; 0xc8000001"											
strbtvs	r6	 [lr]	 #-372	"; 0xfffffe8c"										
cdpvs	12	6	 cr6	 cr15	 cr1	 {3}								
ldrbtcc	r5	 [r6]	 #-3941	"; 0xfffff09b"										
cmpvc	ip	 #-268435451	"; 0xf0000005"											
smlsdxmi	r0	 r2	 r3	 r6										
teqmi	r0	 lr	 asr #10											
mrccs	0	1	 r2	 cr2	 cr3	 {2}								
strcc	r3	 [lr	 #-1074]!	"; 0xfffffbce"										
andhi	r0	 r1	 r1	 lsr r0										
andeq	r0	 r0	 ip	 lsl #1										
streq	r0	 [lr	 -r2]!											
mrseq	r0	 (UNDEF: 4)												
andeq	r1	 r0	 r0	 ror #1										
ldrsheq	r0	 [r0]	 -ip											
andseq	r0	 r0	 r4	 asr #8										
strbtvc	r6	 [pc]	 #-3938	"; d04 <_SUPERVISOR_STACK_SIZE+0x504>"										
movwmi	r5	 #814	"; 0x32e"											
strbvs	r5	 [r4	 #-3130]!	"; 0xfffff3c6"										
mcrvs	9	3	 r6	 cr7	 cr3	 {3}								
rsbsvc	r5	 r0	 #29440	"; 0x7300"										
cmnvs	r5	 #454656	"; 0x6f000"											
ldcpl	15	 cr5	 [r3]	 #-464	"; 0xfffffe30"									
bvs	1bdd6e0 <__undef_stack+0x1acb720>													
svcpl	0x00746365													
ldrbtvs	r2	 [r3]	 #-3635	"; 0xfffff1cd"										
strbvs	r5	 [r1	 #-3179]	"; 0xfffff395"										
svcvs	0x006c4373													
stmdbvc	r3	 {r0	 r1	 r5	 r6	 r8	 r9	 fp	 sp	 lr}^				
cmnvc	r5	 #25344	"; 0x6300"											
rsbsvc	r6	 r3	 pc	 asr r2										
		"; <UNDEFINED> instruction: 0x3773705c"												
rsbvc	r6	 pc	 #2080374785	"; 0x7c000001"										
cmnvs	r8	 r4	 ror r5											
ldcpl	15	 cr5	 [r0]	 #-228	"; 0xffffff1c"									
cmnvc	r2	 #108	18	"; 0x1b0000"										
cmpvc	ip	 #-939524095	"; 0xc8000001"											
strbtvs	r6	 [lr]	 #-372	"; 0xfffffe8c"										
cdpvs	12	6	 cr6	 cr15	 cr1	 {3}								
ldrbtcc	r5	 [r6]	 #-3941	"; 0xfffff09b"										
cmpvc	ip	 #-268435451	"; 0xf0000005"											
smlsdxmi	r0	 r2	 r3	 r6										
teqmi	r0	 lr	 asr #10											
mrccs	0	1	 r2	 cr2	 cr3	 {2}								
strcc	r3	 [lr	 #-1074]!	"; 0xfffffbce"										
andhi	r0	 r1	 r1	 lsr r0										
andeq	r0	 r0	 r4	 lsr #2										
strbeq	r0	 [r2	 -r4]											
mrseq	r0	 (UNDEF: 4)												
andeq	r0	 r1	 r2	 lsl fp										
tsteq	fp	 r1	 lsl #18											
tsteq	fp	 r0	 lsl #18											
eorne	r5	 r4	 r0	 lsl #24										
andeq	r8	 r0	 r0	 lsl #24										
andseq	pc	 r1	 r0	 lsl #24										
streq	r0	 [r1]	 -r0	 lsl #4										
andeq	r3	 r0	 sl	 lsr r0										
strlt	r0	 [r8]	 #-258	"; 0xfffffefe"										
andeq	r0	 r0	 #50	"; 0x32"										
stmeq	ip	 {r1	 r8	 sl}										
andeq	r0	 r2	 #0											
andeq	fp	 r6	 r7	 lsl #12										
streq	r0	 [r4	 #-512]	"; 0xfffffe00"										
andeq	r2	 r0	 r7	 ror lr										
blx	1c1dce <__undef_stack+0xafe0e>													
andeq	r0	 r0	 #42	"; 0x2a"										
bne	1e421ec <__undef_stack+0x1d3022c>													
stmdaeq	r2	 {}	"; <UNPREDICTABLE>"											
subeq	r3	 r0	 r7	 lsl #4										
streq	r0	 [r4	 #-768]	"; 0xfffffd00"										
rsbseq	r6	 r4	 r9	 ror #28										
strvs	r0	 [r7	 #-1026]	"; 0xfffffbfe"										
streq	r0	 [r0]	 #-58	"; 0xffffffc6"										
andeq	r7	 r0	 r4	 lsl #2										
rsbseq	r0	 ip	 r0	 lsl #10										
stcvc	0,00E+00	 cr0	 [r6]	 {-0}										
andeq	r0	 r0	 r0											
stmdavc	r8	 {r0	 r1	 r2	 sl}									
andeq	r0	 r0	 #-1073741822	"; 0xc0000002"										
andeq	r6	 r0	 r9	 asr fp										
stmdaeq	r1	 {r9}												
andeq	r3	 r0	 r1	 asr #32										
stccc	8,00E+00	 cr0	 [r1]	 {9}										
strheq	r0	 [r0]	 -r1											
tsteq	r0	 sl	 lsl #26											
rsfvce	f0	 f5	 f0											
andeq	r0	 r0	 r0											
tsteq	fp	 sl	 lsl #12											
ldfvcs	f0	 [lr]	 #-0											
streq	r0	 [r0]	 #-0											
beq	fed02e2c <LRemap+0xd02e1d>													
svccc	0x00010001													
muleq	r0	 r0	 r0											
tsteq	fp	 fp	 lsl #22											
ldfple	f0	 [r8]	 {-0}											
stcne	0	 cr1	 [r0]	 {36}	"; 0x24"									
mrseq	r0	 (UNDEF: 0)												
beq	ffc83cb8 <LRemap+0x1c83ca9>													
blvs	40e50 <SLCRL2cRamConfig+0x20c4e>													
andseq	r2	 r0	 r8	 ror r4										
andeq	r0	 r0	 ip	 lsl r0										
stchi	12	 cr9	 [fp	 #-4]										
tsteq	r0	 fp	 lsl #2											
eorne	r9	 r4	 lr	 ror r4										
andeq	r1	 r0	 r0	 lsl #24										
bleq	fe701268 <LRemap+0x701259>													
strdeq	r0	 [r1]	 -pc	"; <UNPREDICTABLE>"										
ldrtcs	r9	 [r0]	 #257	"; 0x101"										
andseq	r0	 ip	 r0	 lsl r0										
stcls	0	 cr0	 [r1]	 {-0}										
tsteq	sl	 fp	 lsl #22											
stfgts	f0	 [r4]												
stcne	0	 cr1	 [r0]	 {36}	"; 0x24"									
mrseq	r0	 (UNDEF: 0)												
umlalseq	r0	 r1	 ip	 ip										
tsteq	ip	 r0												
andeq	r0	 sp	 r0											
tsteq	sl	 lr	 lsl #20											
mrsne	r0	 (UNDEF: 85)												
andeq	r0	 r0	 r1											
muleq	r0	 r0	 r0											
strbeq	r0	 [ip	 r2]!											
mrseq	r0	 (UNDEF: 4)												
andeq	r1	 r0	 sl	 asr r2										
andseq	r2	 r0	 r8	 ror #9										
andseq	r2	 r0	 r0	 ror #10										
stclcs	9	 cr6	 [ip	 #-480]!	"; 0xfffffe20"									
rsbscc	r7	 r4	 r3	 ror #4										
movwmi	r5	 #814	"; 0x32e"											
strbvs	r5	 [r4	 #-3130]!	"; 0xfffff3c6"										
mcrvs	9	3	 r6	 cr7	 cr3	 {3}								
rsbsvc	r5	 r0	 #29440	"; 0x7300"										
cmnvs	r5	 #454656	"; 0x6f000"											
ldcpl	15	 cr5	 [r3]	 #-464	"; 0xfffffe30"									
bvs	1bdd89c <__undef_stack+0x1acb8dc>													
svcpl	0x00746365													
ldrbtvs	r2	 [r3]	 #-3635	"; 0xfffff1cd"										
strbvs	r5	 [r1	 #-3179]	"; 0xfffff395"										
svcvs	0x006c4373													
stmdbvc	r3	 {r0	 r1	 r5	 r6	 r8	 r9	 fp	 sp	 lr}^				
cmnvc	r5	 #25344	"; 0x6300"											
rsbsvc	r6	 r3	 pc	 asr r2										
		"; <UNDEFINED> instruction: 0x3773705c"												
rsbvc	r6	 pc	 #2080374785	"; 0x7c000001"										
cmnvs	r8	 r4	 ror r5											
ldcpl	1,50E+01	 cr5	 [r0]	 #-228	"; 0xffffff1c"									
cmnvc	r2	 #108	18	"; 0x1b0000"										
cmpvc	ip	 #-939524095	"; 0xc8000001"											
strbtvs	r6	 [lr]	 #-372	"; 0xfffffe8c"										
cdpvs	12	6	 cr6	 cr15	 cr1	 {3}								
ldrbtcc	r5	 [r6]	 #-3941	"; 0xfffff09b"										
cmpvc	ip	 #-268435451	"; 0xf0000005"											
smlsdxmi	r0	 r2	 r3	 r6										
teqmi	r0	 lr	 asr #10											
mrccs	0	1	 r2	 cr2	 cr3	 {2}								
strcc	r3	 [lr	 #-1074]!	"; 0xfffffbce"										
andhi	r0	 r1	 r1	 lsr r0										
andeq	r1	 r0	 sp	 lsl #8										
stmdaeq	r0	 {r2}												
mrseq	r0	 (UNDEF: 4)												
andeq	r0	 r1	 r2	 lsl fp										
tsteq	sp	 r1	 lsl #18											
tsteq	fp	 r0	 lsl #18											
eorne	r6	 r5	 r0											
andeq	fp	 r9	 r0	 lsl #8										
andseq	sl	 r2	 r0	 lsl #26										
streq	r0	 [r1]	 -r0	 lsl #4										
andeq	r3	 r0	 sl	 lsr r0										
strlt	r0	 [r8]	 #-258	"; 0xfffffefe"										
andeq	r0	 r0	 #50	"; 0x32"										
stmeq	ip	 {r1	 r8	 sl}										
andeq	r0	 r2	 #0											
andeq	fp	 r6	 r7	 lsl #12										
streq	r0	 [r4	 #-512]	"; 0xfffffe00"										
andeq	r2	 r0	 r7	 ror lr										
tsteq	lr	 r3	 lsl #24											
cmppl	r0	 #0	6											
andeq	r0	 r0	 #0											
bcs	ffec2b9c <LRemap+0x1ec2b8d>													
stmdaeq	r2	 {}	"; <UNPREDICTABLE>"											
andseq	r7	 sl	 r5	 lsl #18										
streq	r0	 [r8	 -r0	 lsl #4]										
andeq	r4	 r0	 r2	 lsr r0										
stmdbvs	r5	 {r2	 sl}											
andeq	r7	 r0	 #1845493760	"; 0x6e000000"										
bcc	1942bb8 <__undef_stack+0x1830bf8>													
strvc	r0	 [r5	 #-0]											
streq	r3	 [r0]	 #-563	"; 0xfffffdcd"										
andeq	r4	 r0	 r6	 asr r8										
streq	r0	 [r4	 -r0	 lsl #4]										
andeq	r3	 r0	 ip	 lsl #12										
tstmi	r8	 r2	 lsl #2											
		"; <UNDEFINED> instruction: 0x06000030"												
strdeq	r0	 [r1]	 -r3											
streq	r9	 [r3	 -r1	 lsl #4]										
		"; <UNDEFINED> instruction: 0x00010db3"												
tsteq	r4	 r1	 lsl #24											
tsteq	lr	 r8	 lsl #20											
strbteq	r0	 [pc]	 #256	"; fdc <_SUPERVISOR_STACK_SIZE+0x7dc>"										
andeq	fp	 r0	 r1	 lsl #20										
cdpeq	9	3	 cr0	 cr9	 cr0	 {0}								
setend	le													
andeq	r6	 r0	 r4	 lsl #30										
strvs	r0	 [r8	 #-0]											
tsteq	r0	 lr	 lsl #2											
and	r0	 r1	 #1157627904	"; 0x45000000"										
stmdbeq	r0	 {}	"; <UNPREDICTABLE>"											
andeq	r0	 r1	 fp	 lsr sp										
svcvs	0x00044701													
beq	1008 <CRValMmuCac+0x3>													
tsteq	pc	 r9	 lsl #22											
strbeq	r0	 [fp]	 #-256	"; 0xffffff00"										
andeq	r0	 r0	 pc	 rrx										
mrs	r0	 (UNDEF: 8)												
tsteq	r0	 ip	 lsl #2											
stc2	5	 cr0	 [r1]	 {99}	"; 0x63"									
bleq	1024 <CRValMmuCac+0x1f>													
rsbseq	r6	 r2	 r1	 ror #8										
svcvs	0x00056301													
andeq	r0	 r0	 r0											
tsteq	pc	 r8	 lsl #20											
movteq	r0	 #8448	"; 0x2100"											
andeq	r1	 r1	 r1	 lsl #12										
strbtvs	r0	 [r1]	 #-2816	"; 0xfffff500"										
andmi	r0	 r1	 #114	"; 0x72"										
andeq	r6	 r0	 r3	 lsl #30										
stmdaeq	r8	 {}	"; <UNPREDICTABLE>"											
tsteq	r0	 lr	 lsl #2											
andcc	r0	 r1	 r3	 lsr #9										
bleq	105c <CRValMmuCac+0x57>													
rsbseq	r6	 r2	 r1	 ror #8										
svcvs	0x0004a301													
andeq	r0	 r0	 r0											
tsteq	pc	 ip	 lsl #28											
cmneq	sl	 #0	2											
andeq	r0	 r0	 r8	 asr #2										
tsteq	pc	 sp	 lsl #12											
ldrbtvc	r0	 [sl]	 -r0	 lsl #2										
andeq	r0	 r0	 r0											
tsteq	sp	 r8	 lsl #10											
streq	r0	 [r1	 #-256]!	"; 0xffffff00"										
andeq	r6	 r1	 r1	 lsl #4										
cdpeq	9	3	 cr0	 cr9	 cr0	 {0}								
movwcs	r0	 #4097	"; 0x1001"											
andeq	r6	 r0	 r5	 lsl #30										
stchi	0	 cr0	 [r8	 #-0]										
tsteq	r0	 ip	 lsl #2											
bhi	41ba0 <SLCRL2cRamConfig+0x2199e>													
stmdbeq	r0	 {r0}												
andeq	r0	 r1	 fp	 lsr sp										
svcvs	0x0002c201													
beq	10b0 <CRValMmuCac+0xab>													
tsteq	pc	 r9	 lsl #22											
sbceq	r0	 r9	 #0	2										
andeq	r0	 r0	 pc	 rrx										
stmdavc	r8	 {}	"; <UNPREDICTABLE>"											
tsteq	r0	 lr	 lsl #2											
andlt	r0	 r1	 #1778384896	"; 0x6a000000"										
stmdbeq	r0	 {r0}												
andeq	r0	 r1	 fp	 lsr sp										
svcvs	0x00046c01													
beq	10d8 <CRValMmuCac+0xd3>													
tsteq	pc	 r9	 lsl #22											
ldrbteq	r0	 [r5]	 #-256	"; 0xffffff00"										
andeq	r0	 r0	 pc	 rrx										
movwcs	r0	 #32768	"; 0x8000"											
tsteq	r0	 lr	 lsl #2											
stcgt	3	 cr0	 [r1]	 {226}	"; 0xe2"									
bleq	10f8 <CRValMmuCac+0xf3>													
rsbseq	r6	 r2	 r1	 ror #8										
svcvs	0x0003e201													
andeq	r0	 r0	 r0											
tsteq	pc	 r8												
ldrteq	r0	 [r1]	 #-256	"; 0xffffff00"										
andeq	lr	 r1	 r1	 lsl #12										
strbtvs	r0	 [r1]	 #-2816	"; 0xfffff500"										
tstcc	r1	 r2	 ror r0											
andeq	r6	 r0	 r4	 lsl #30										
stcle	0	 cr0	 [r8]	 {-0}										
tsteq	r0	 sp	 lsl #2											
andeq	r0	 r1	 pc	 lsl r6										
bleq	1130 <CRValMmuCac+0x12b>													
rsbseq	r6	 r2	 r1	 ror #8										
svcvs	0x00061f01													
andeq	r0	 r0	 r0											
tsteq	ip	 lr	 lsl #2											
rscvs	r0	 r7	 r0	 lsl #2										
strmi	r1	 [r0]	 #-37	"; 0xffffffdb"										
mrseq	r0	 (UNDEF: 0)												
muleq	r2	 ip	 r3											
strbtvs	r0	 [r1]	 #-3840	"; 0xfffff100"										
smlsdx	r1	 r2	 r0	 r0										
andeq	r0	 r0	 pc	 rrx										
andeq	r0	 r0	 r0	 lsl #26										
tsteq	ip	 r0	 lsl sp											
svcvs	0x00e90100													
mrseq	r0	 (UNDEF: 0)												
strbcs	r1	 [r8	 #-340]!	"; 0xfffffeac"										
andeq	r0	 r4	 r0	 lsl r0										
subeq	r0	 ip	 #0											
blls	401174 <__undef_stack+0x2ef1b4>													
tsteq	r0	 pc	 lsl #2											
andeq	r6	 r0	 fp	 ror #31										
subseq	r0	 r4	 r0	 lsl #2										
andeq	lr	 r0	 r2	 lsl r2										
eorne	r7	 r5	 r0	 lsl #8										
andeq	r1	 r0	 r0	 lsl #8										
stmibvc	lr!	 {r8}^												
movwne	r0	 #2												
andeq	r0	 r0	 pc	 ror #1										
andeq	r0	 r0	 ip	 lsr #26										
eorne	r8	 r5	 r4	 lsl r4										
andseq	lr	 r3	 r0	 lsl #18										
tstpl	r1	 r0	 lsl #10											
andeq	r7	 r0	 r2	 lsl #10										
rscseq	r1	 ip	 r0	 lsl #12										
strcs	r0	 [r8]												
andseq	r0	 r4	 r0	 lsl r0										
svc	0x00010000													
andeq	r0	 r1	 r3	 lsl r9										
andeq	r5	 sp	 r0	 lsl #16										
strne	r0	 [r0	 -r0]											
muleq	r1	 r5	 sp											
strge	fp	 [r1]	 #-3073	"; 0xfffff3ff"										
andpl	r1	 r0	 r5	 lsr #32										
mrseq	r0	 (UNDEF: 0)												
muleq	r3	 ip	 sp											
strbtvs	r1	 [r1]	 #-2048	"; 0xfffff800"										
stclt	0,00E+00	 cr0	 [r1]	 {114}	"; 0x72"									
andeq	r6	 r0	 r1	 lsl #30										
andeq	r7	 sp	 r0	 lsl #18										
strbvs	r1	 [ip	 #-2048]!	"; 0xfffff800"										
stclt	0	 cr0	 [r1]	 {110}	"; 0x6e"									
andeq	r6	 r0	 r1	 lsl #30										
andeq	r9	 sp	 r0	 lsl #14										
stceq	9	 cr1	 [r8	 #-0]										
cdplt	0	0	 cr0	 cr1	 cr1	 {0}								
andeq	r1	 r3	 r1	 lsl #26										
ldrvs	r2	 [sl	 #-0]											
tsteq	r0	 lr	 ror #8											
strhteq	r0	 [pc]	 #-31											
ldceq	0	 cr0	 [r8]											
ldccs	0	 cr0	 [fp	 #-0]										
tsteq	r0	 ip	 lsl #2											
rsbeq	r0	 pc	 r0	 asr #3										
andpl	r0	 r1	 #0											
tsteq	ip	 ip	 lsl r8											
biceq	r0	 r1	 r0	 lsl #2										
andeq	r0	 r0	 r2	 lsr #6										
		"; <UNDEFINED> instruction: 0x47c0cff0"												
eorne	sl	 r5	 sp	 lsl r4										
andeq	r0	 r0	 r0	 lsl #8										
svceq	0x009b1b00													
strgt	r0	 [r1]	 #-1											
andeq	r6	 r0	 r1	 lsl #30										
subseq	r0	 r2	 r0	 lsl #2										
rsbeq	r1	 pc	 r0	 lsl #28										
ldreq	r0	 [pc]	 #-0	"; 1258 <CRValMmuCac+0x253>"										
andeq	r0	 r0	 r8	 lsr #6										
andeq	r7	 r0	 r0	 lsr #12										
ldceq	7	 cr1	 [r4	 #-0]										
vhadd.u8	d0	 d1	 d1											
eorne	pc	 r5	 r1	 lsl #8										
andeq	r4	 r0	 r0											
ldrgt	r0	 [ip	 r0	 lsl #2]										
stmdane	r0	 {r0	 r1}											
rsbseq	r6	 r2	 r1	 ror #8										
svcvs	0x0001f301													
blgt	1284 <CRValMmuCac+0x27f>													
blne	12bc <CRValMmuCac+0x2b7>													
andeq	r0	 r1	 sp	 lsr #24										
svcvs	0x0001f501													
mrseq	r0	 (UNDEF: 0)												
ldrbcs	r1	 [ip	 #340]!	"; 0x154"										
andeq	r0	 r4	 r0	 lsl r0										
cmneq	sp	 #0												
blls	6c12a4 <__undef_stack+0x5af2e4>													
tsteq	r0	 pc	 lsl #2											
strdeq	r0	 [pc]	 #-23	"; <UNPREDICTABLE>"										
strpl	r0	 [r1]	 #-0											
biceq	r2	 ip	 r0	 lsl #2										
strcs	r0	 [r8]	 -r0											
andseq	r0	 r4	 r0	 lsl r0										
blx	412c0 <SLCRL2cRamConfig+0x210be>													
andeq	r9	 r3	 r1	 lsl #22										
bicseq	r1	 r9	 r0	 lsl #6										
ldcleq	0	 cr0	 [r7]											
andcs	r0	 r0	 #0											
andeq	r0	 r0	 r6	 ror #3										
andseq	r2	 r0	 ip	 lsl r6										
andeq	r0	 r0	 r0	 lsl r0										
movwne	pc	 #6913	"; 0x1b01"	"; <UNPREDICTABLE>"										
strdeq	r0	 [r0]	 -r3											
andeq	r0	 r0	 r3	 lsr #28										
eorne	r2	 r6	 r4	 lsl r8										
andseq	lr	 r3	 r0	 lsl #18										
tstpl	r1	 r0	 lsl #10											
andpl	pc	 r1	 r3	 lsl #6										
strne	r0	 [r0	 -r0]											
andeq	r0	 r1	 r5	 lsr #30										
strcc	r4	 [r2]	 #-1537	"; 0xfffff9ff"										
strmi	r1	 [r0]	 #-38	"; 0xffffffda"										
mrseq	r0	 (UNDEF: 0)												
muleq	r4	 ip	 r0											
strbtvs	r1	 [r1]	 #-2048	"; 0xfffff800"										
		"; <UNDEFINED> instruction: 0x46010072"												
andeq	r6	 r0	 r2	 lsl #30										
andeq	r4	 lr	 r0	 lsl #30										
stceq	1,10E+01	 cr1	 [sp]	 #-0										
stmdami	r1	 {r0}												
andeq	r6	 r0	 r2	 lsl #30										
cmpne	r4	 r0	 lsl #2											
andseq	r2	 r0	 ip	 lsr r6										
andeq	r0	 r0	 r4											
andeq	r0	 r0	 r7	 lsl r4										
tsteq	pc	 fp	 lsl fp	"; <UNPREDICTABLE>"										
subeq	r0	 sl	 #0	2										
andeq	r0	 r0	 pc	 rrx										
tstcs	r0	 r1	 lsl #8											
andeq	r0	 r0	 r2	 ror #1										
andseq	r2	 r0	 r8	 asr #12										
andeq	r0	 r0	 r4	 lsl r0										
strmi	r4	 [r2	 #-3073]	"; 0xfffff3ff"										
movwne	r0	 #4												
andeq	r0	 r0	 pc	 ror #1										
andeq	r0	 r0	 fp	 ror lr										
eorne	r5	 r6	 r4	 lsl r8										
andseq	lr	 r3	 r0	 lsl #18										
tstpl	r1	 r0	 lsl #10											
andeq	r7	 r0	 r2	 lsl #10										
tsteq	r6	 r0	 lsl #4											
ldrbcs	r0	 [ip]	 -r0											
andseq	r0	 r4	 r0	 lsl r0										
stcmi	0	 cr0	 [r1	 #-0]										
teqeq	r3	 r2	 lsl #6											
cdpeq	0	10	 cr0	 cr7	 cr0	 {0}								
andeq	r0	 r0	 r0											
tsteq	ip	 r7	 lsl r3											
rsbeq	r0	 r1	 #0	2										
andseq	r2	 r0	 r8	 ror r6										
andeq	r0	 r0	 r8	 asr r0										
strbteq	r9	 [sl]	 #3073	"; 0xc01"										
tstvs	r8	 r0												
tsteq	r0	 r4	 ror #4											
rsbeq	r0	 pc	 r1	 ror #4										
cdpeq	0	12	 cr0	 cr8	 cr0	 {0}								
ldcvs	0	 cr0	 [r8]	 {-0}										
tsteq	r0	 r5	 ror #28											
rsbeq	r0	 pc	 r1	 ror #4										
cdpeq	0	14	 cr0	 cr6	 cr0	 {0}								
ldmdacs	r9	 {}	"; <UNPREDICTABLE>"											
tsteq	r0	 sp	 lsl #2											
tsteq	sp	 #805306374	"; 0x30000006"											
bne	8013d8 <__undef_stack+0x6ef418>													
rsbeq	r6	 r4	 r5	 ror #28										
svcvs	0x00026401													
streq	r0	 [r0	 -r0]											
stcne	0	 cr0	 [r0]	 {15}										
andeq	r0	 r1	 r8	 ror #24										
andcs	r6	 r2	 #4194304	"; 0x400000"										
		"; <UNDEFINED> instruction: 0xf0000003"												
blne	11f1730 <__undef_stack+0x10df770>													
andeq	r0	 r1	 sp	 lsr #24										
svcvs	0x00026801													
mrseq	r0	 (UNDEF: 0)												
		"; <UNDEFINED> instruction: 0x26781d52"												
andeq	r0	 r4	 r0	 lsl r0										
blls	6c1410 <__undef_stack+0x5af450>													
tsteq	r0	 pc	 lsl #2											
rsbeq	r0	 pc	 sl	 ror #4										
andpl	r0	 r1	 #0											
		"; <UNDEFINED> instruction: 0xf1230000"												
tsteq	r0	 sp	 lsl #2											
ldrbcs	r0	 [r0]	 r3	 ror #5										
adceq	r0	 ip	 r0	 lsl r0										
stcls	0,00E+00	 cr0	 [r1]	 {-0}										
andeq	r0	 r0	 r2	 lsl r6										
tsteq	ip	 r4	 lsr #32											
rsceq	r0	 r5	 #0	2										
andeq	r0	 r0	 pc	 rrx										
andeq	r0	 r0	 sl	 lsl pc										
tsteq	ip	 r4	 lsr #10											
rsceq	r0	 r5	 #0	2										
andeq	r0	 r0	 pc	 rrx										
andeq	r0	 r0	 sp	 lsr #30										
tsteq	sp	 r4	 lsr #20											
rsceq	r0	 r6	 #0	2										
andeq	r0	 r0	 pc	 rrx										
andeq	r0	 r0	 r0	 asr pc										
tsteq	sp	 r4	 lsr #4											
rsceq	r0	 r6	 #0	2										
andeq	r0	 r0	 pc	 rrx										
muleq	r0	 r4	 pc	"; <UNPREDICTABLE>"										
tsteq	sp	 fp	 lsl r3											
rsceq	r0	 r6	 #0	2										
andeq	r0	 r0	 pc	 rrx										
ldrpl	r5	 [sl	 -r1	 lsl #14]										
tsteq	r0	 r1	 ror #18											
rsbeq	r0	 pc	 r7	 ror #5										
svceq	0x00b80000													
b	901494 <__undef_stack+0x7ef4d4>													
tsteq	r0	 pc	 lsl #2											
rsbeq	r0	 pc	 r7	 ror #5										
svceq	0x00e90000													
tstpl	sl	 #0												
tsteq	r0	 r5	 ror #8											
rsbeq	r0	 pc	 r7	 ror #5										
svceq	0x00fc0000													
strtcs	r0	 [r4]	 #-0											
tsteq	r0	 ip	 lsl #2											
rsbeq	r0	 pc	 r7	 ror #5										
eorne	r0	 r7	 r0											
blx	6c14c6 <__undef_stack+0x5af506>													
tsteq	r0	 ip	 lsl #2											
rsbeq	r0	 pc	 r7	 ror #5										
andpl	r0	 r1	 r0											
tsteq	ip	 fp	 lsl sp											
rsceq	r0	 r8	 #0	2										
andeq	r0	 r0	 pc	 rrx										
stmdane	r9	 {r0	 fp	 ip	 lr}									
tsteq	r0	 ip	 lsl #2											
rsbeq	r0	 pc	 fp	 ror #5										
bllt	2414ec <__undef_stack+0x12f52c>													
tsteq	r0	 ip	 lsl #2											
rsbeq	r0	 pc	 fp	 ror #5										
stclt	0	 cr0	 [r9]	 {-0}										
tsteq	r0	 pc	 lsl #2											
rsbeq	r0	 pc	 fp	 ror #5										
ldrle	r0	 [r1]	 #-0											
streq	r1	 [r0]	 #-38	"; 0xffffffda"										
b	150c <CRValMmuCac+0x507>													
blne	1524 <CRValMmuCac+0x51f>													
muleq	r1	 fp	 pc	"; <UNPREDICTABLE>"										
svcvs	0x0002ee01													
mrseq	r0	 (UNDEF: 0)												
andseq	r0	 r1	 r8	 asr r0										
streq	r1	 [r0]	 #-39	"; 0xffffffd9"										
stmdaeq	r0	 {}	"; <UNPREDICTABLE>"											
strcs	r0	 [r0]	 #-6											
muleq	r1	 fp	 pc	"; <UNPREDICTABLE>"										
svcvs	0x0002fe01													
bne	1538 <CRValMmuCac+0x533>													
andeq	r0	 r0	 pc											
eorne	pc	 r6	 r5	 lsr #16										
andeq	r9	 r2	 r0	 lsl #6										
ldrcc	r0	 [r7]	 -r0											
tsteq	r0	 ip	 lsl #2											
		"; <UNDEFINED> instruction: 0x277c029b"												
eoreq	r0	 r0	 r0	 lsl r0										
stcls	0	 cr0	 [r1]	 {-0}										
andeq	r0	 r0	 r0	 ror #12										
tsteq	sp	 r4	 lsr #22											
addseq	r0	 sp	 #0	2										
andeq	r0	 r0	 pc	 rrx										
andeq	r1	 r0	 lr	 asr r0										
eorne	r8	 r7	 r1	 lsl r0										
andeq	r0	 r0	 r0	 lsl #8										
andeq	r5	 r6	 r0	 lsl #12										
svceq	0x009b2400													
tstge	r1	 r1												
andeq	r6	 r0	 r2	 lsl #30										
andseq	r8	 r0	 r0	 lsl #22										
eorls	r0	 r5	 r0											
b	562c <_HEAP_SIZE+0x362c>													
andeq	r0	 r0	 r4											
andeq	pc	 r0	 r6	 lsr #24										
eorne	r9	 r7	 r0	 lsl #24										
andeq	r1	 r0	 r0	 lsl #16										
ldfvcs	f0	 [ip]												
movwne	r0	 #6												
andeq	r0	 r0	 r9	 lsl #2										
muleq	r0	 lr	 r0											
svceq	0x00641700													
blpl	415bc <SLCRL2cRamConfig+0x213ba>													
eorne	fp	 r7	 r3	 lsl #8										
andeq	r4	 r0	 r0	 lsl #16										
		"; <UNDEFINED> instruction: 0xf79c0100"												
stmdane	r0	 {r1	 r2}											
rsbseq	r6	 r2	 r1	 ror #8										
svcvs	0x00035b01													
svclt	0x00000000													
stmdane	r0	 {r4}												
rsbeq	r6	 lr	 ip	 ror #10										
svcvs	0x00035b01													
stcle	0	 cr0	 [r0	 #-0]										
stmdbne	r0	 {r4}												
andeq	r0	 r1	 r8	 lsr #26										
stcne	1,30E+01	 cr5	 [r3	 #-4]										
andcs	r0	 r0	 r3											
strbtvs	r6	 [lr]	 #-1306	"; 0xfffffae6"										
cmpeq	lr	 #0	2											
andeq	r0	 r0	 pc	 rrx										
strdeq	r1	 [r0]	 -lr											
tsteq	ip	 fp	 lsl sp											
cmpeq	pc	 #0	2											
andeq	r0	 r0	 pc	 rrx										
ldrlt	r5	 [sp]	 #-769	"; 0xfffffcff"										
streq	r1	 [r0]	 #-39	"; 0xffffffd9"										
blne	161c <CRValMmuCac+0x617>													
muleq	r1	 fp	 pc	"; <UNPREDICTABLE>"										
svcvs	0x00036101													
mrseq	r0	 (UNDEF: 0)												
movwcs	r0	 #83	"; 0x53"											
andeq	r0	 r1	 sl	 asr #27										
stc2	15	 cr8	 [r3]	 {1}										
strls	r1	 [r0]	 #-39	"; 0xffffffd9"										
mrseq	r0	 (UNDEF: 0)												
muleq	r7	 ip	 lr											
cfstrdeq	mvd2	 [r0]	 #-0											
tstls	r1	 r1												
andeq	r6	 r0	 r3	 lsl #30										
andseq	r1	 r1	 r0	 lsl #2										
cfstrdeq	mvd2	 [r5]	 {0}											
tstls	r1	 r1												
andeq	r6	 r0	 r3	 lsl #30										
andseq	r2	 r1	 r0	 lsl #8										
cfstrseq	mvf2	 [sl	 #-0]											
andls	r0	 r1	 #1											
andeq	r6	 r0	 r3	 lsl #30										
andseq	r4	 r1	 r0	 lsl #14										
cfldrseq	mvf2	 [r2	 #-0]											
andls	r0	 r1	 #1											
andeq	r6	 r0	 r3	 lsl #30										
andseq	r8	 r1	 r0	 lsl #22										
vstreq	d17	 [r3	 #-0]											
andls	r0	 r1	 #1											
andeq	r6	 r0	 r3	 lsl #30										
bne	15c1a90 <__undef_stack+0x14afad0>													
rsbseq	r6	 r9	 r7	 asr r1										
svcvs	0x00039301													
svcge	0x00000000													
strcs	r0	 [r0]	 #-17	"; 0xffffffef"										
andeq	r0	 r1	 sl	 ror #31										
svcvs	0x00039301													
and	r0	 r0	 r0											
bne	16f4 <CRValMmuCac+0x6ef>													
rsbseq	r6	 r4	 r3	 asr r5										
svcvs	0x00039301													
vhadd.u8	d0	 d0	 d0											
strcs	r0	 [r0]	 #-17	"; 0xffffffef"										
andeq	r0	 r1	 r4	 lsr #24										
svcvs	0x00039301													
cdpne	0	0	 cr0	 cr0	 cr0	 {0}								
blne	1718 <CRValMmuCac+0x713>													
strdeq	r0	 [r1]	 -fp											
svcvs	0x00039301													
mrseq	r0	 (UNDEF: 0)												
stceq	11	 cr1	 [sp]	 #-320	"; 0xfffffec0"									
strls	r0	 [r1]	 #-1											
andeq	r6	 r0	 r3	 lsl #30										
cmpne	r8	 r0	 lsl #2											
andseq	r2	 r0	 r0	 lsl #16										
andeq	r0	 r0	 r4											
ldrdeq	r0	 [r0]	 -r3											
tsteq	pc	 fp	 lsl fp	"; <UNPREDICTABLE>"										
orrseq	r0	 r6	 #0	2										
andeq	r0	 r0	 pc	 rrx										
stcne	8,00E+00	 cr5	 [r0	 #-4]										
andseq	r2	 r0	 r4	 lsl r8										
andeq	r0	 r0	 r4											
tsteq	pc	 r4	 lsr #22											
orrseq	r0	 sp	 #0	2										
andeq	r0	 r0	 pc	 rrx										
andeq	r1	 r0	 r1	 lsl r1										
eorvs	r0	 r6	 #0											
andls	r0	 r0	 r1											
stmdane	r0	 {r3	 r5	 ip}										
mrseq	r0	 (UNDEF: 0)												
muleq	r8	 ip	 fp											
cmneq	pc	 r0	 lsl #14											
subsne	r0	 r5	 #0											
ldmdals	r1	 {}	"; <UNPREDICTABLE>"											
streq	r1	 [r0]	 #-40	"; 0xffffffd8"										
mrscs	r0	 (UNDEF: 0)												
strcs	r0	 [r0	 -r8]											
andeq	r0	 r0	 ip	 ror r1										
andeq	r1	 r0	 r8	 ror r2										
ldmcs	r8	 {r8	 sl	 sp}										
usateq	r0	 #23	 r0											
strcs	r0	 [r0]	 -r0											
		"; <UNDEFINED> instruction: 0x000001b2"												
andseq	r2	 r0	 r8	 lsr #17										
andeq	r0	 r0	 r8	 lsl r0										
stmdaeq	r8	 {r0	 sl	 fp	 ip	 pc}^								
svclt	0x00130000													
blhi	177c <CRValMmuCac+0x777>													
andeq	r0	 r0	 r2	 lsl r0										
tsteq	ip	 r7	 lsl r9											
mvnseq	r0	 #0	2											
andseq	r2	 r0	 r0	 asr #17										
andeq	r0	 r0	 r8	 asr #32										
stmiaeq	r2	 {r0	 sl	 fp	 ip	 pc}^								
tstvs	r8	 r0												
tsteq	r0	 r4	 ror #4											
strdeq	r0	 [pc]	 #-58	"; <UNPREDICTABLE>"										
adcne	r0	 ip	 #0											
ldcvs	0	 cr0	 [r8]	 {-0}										
tsteq	r0	 r5	 ror #28											
strdeq	r0	 [pc]	 #-58	"; <UNPREDICTABLE>"										
sbcne	r0	 sl	 #0											
ldmdacs	r9	 {}	"; <UNPREDICTABLE>"											
tsteq	r0	 sp	 lsl #2											
tsteq	sp	 #252	6	"; 0xf0000003"										
bne	8017c0 <__undef_stack+0x6ef800>													
rsbeq	r6	 r4	 r5	 ror #28										
svcvs	0x0003fd01													
bl	17cc <CRValMmuCac+0x7c7>													
blne	1818 <CRValMmuCac+0x813>													
andeq	r0	 r1	 sp	 lsr #24										
svcvs	0x0003fe01													
mrseq	r0	 (UNDEF: 0)												
stmiacs	r0	 {r0	 r1	 r4	 r6	 r8	 sl	 fp	 ip}^					
andeq	r0	 r4	 r0	 lsl r0										
blls	6c17e8 <__undef_stack+0x5af828>													
tsteq	r0	 pc	 lsl #2											
rsbeq	r0	 pc	 r0	 lsl #8										
movwpl	r0	 #4096	"; 0x1000"											
stcgt	0	 cr0	 [r6]	 #-0										
stmdaeq	r0	 {r0}												
stmdane	r0	 {r0	 r3	 r5	 ip}									
mrseq	r0	 (UNDEF: 0)												
muleq	r8	 ip	 pc	"; <UNPREDICTABLE>"										
bicseq	r1	 r9	 r0	 lsl #6										
rscsne	r0	 lr	 #0											
strcs	r0	 [r0]	 -r0											
strheq	r0	 [r0]	 -sl											
andseq	r2	 r0	 r0	 lsr #18										
andeq	r0	 r0	 ip	 lsl r0										
stmdbeq	pc	 {r0	 sl	 fp	 ip	 pc}	"; <UNPREDICTABLE>"							
strgt	r0	 [r7	 -r0]!											
svcne	0x00000000													
stcne	0	 cr0	 [r0	 #-76]	"; 0xffffffb4"									
andseq	r2	 r0	 r0	 lsr #18										
andeq	r0	 r0	 r4											
andeq	sp	 r0	 r7	 lsr #8										
andseq	r4	 r3	 r0	 lsl #28										
strcs	r0	 [r0]	 -r0											
andeq	r0	 r0	 sl	 lsl #3										
andseq	r2	 r0	 ip	 lsr r9										
andeq	r0	 r0	 ip	 lsl r0										
ldmdbeq	pc!	 {r0	 sl	 fp	 ip	 pc}	"; <UNPREDICTABLE>"							
strls	r0	 [r7	 -r0]!											
tstvs	r0	 r1												
stcne	0	 cr0	 [r0	 #-76]	"; 0xffffffb4"									
andseq	r2	 r0	 r8	 asr #18										
andeq	r0	 r0	 r4											
andeq	sl	 r1	 r7	 lsr #8										
andseq	r8	 r3	 r0	 lsl #10										
stmdacs	r0	 {}	"; <UNPREDICTABLE>"											
muleq	r0	 r7	 r0											
andseq	r2	 r0	 r8	 asr r9										
andeq	r0	 r0	 r8	 lsl r0										
strtne	r9	 [r6]	 -r1	 lsl #24										
andvc	r0	 r0	 r1											
stmdane	r0	 {r0	 r3	 r5	 ip}									
mrseq	r0	 (UNDEF: 0)												
muleq	r9	 ip	 fp											
teqeq	r3	 r0	 lsl #6											
orrsne	r0	 r8	 #0											
strne	r0	 [r0	 -r0]											
andeq	r0	 r1	 r7	 asr #31										
stmdahi	r4	 {r0	 sl	 fp	 ip	 sp	 pc}							
stmdami	r0	 {r0	 r3	 r5	 ip}									
mrseq	r0	 (UNDEF: 0)												
muleq	r9	 ip	 r5											
strbtvs	r1	 [r1]	 #-2048	"; 0xfffff800"										
stclt	0	 cr0	 [r1]	 {114}	"; 0x72"									
andeq	r6	 r0	 r4	 lsl #30										
andseq	fp	 r3	 r0	 lsl #18										
strbvs	r1	 [ip	 #-2048]!	"; 0xfffff800"										
stclt	0	 cr0	 [r1]	 {110}	"; 0x6e"									
andeq	r6	 r0	 r4	 lsl #30										
andseq	sp	 r3	 r0	 lsl #14										
stceq	9	 cr1	 [r8	 #-0]										
cdplt	0	0	 cr0	 cr1	 cr1	 {0}								
andeq	r1	 r3	 r4	 lsl #26										
ldrvs	r2	 [sl	 #-0]											
tsteq	r0	 lr	 ror #8											
strhteq	r0	 [pc]	 #-79											
mvnsne	r0	 #0												
ldccs	0	 cr0	 [fp	 #-0]										
tsteq	r0	 ip	 lsl #2											
rsbeq	r0	 pc	 r0	 asr #9										
movwpl	r0	 #4096	"; 0x1000"											
eorne	r8	 r9	 sp	 lsl r8										
andeq	r0	 r0	 r0	 lsl #8										
svceq	0x009b1b00													
andgt	r0	 r1	 #1											
andeq	r6	 r0	 r4	 lsl #30										
subseq	r0	 r3	 r0	 lsl #2										
cdpeq	7	8	 cr1	 cr12	 cr0	 {0}								
strmi	r0	 [r1	 #-1]											
eorne	sp	 r9	 r5											
andeq	r4	 r0	 r0											
ldmcc	ip	 {r8}												
tstcs	r0	 sl												
andeq	r0	 r0	 pc	 lsl #1										
		"; <UNDEFINED> instruction: 0x001029fc"												
andeq	r0	 r0	 ip											
stmdbne	r5	 {r0	 r9	 sl	 fp	 lr}								
strcs	r0	 [r0	 #-10]											
andseq	r2	 r0	 r8	 lsl #20										
andeq	r1	 r0	 r9	 ror #7										
stmibcs	r4!	 {r8	 fp	 sp}^										
mvnne	r0	 #16												
beq	b81958 <__undef_stack+0xa6f998>													
tsteq	r5	 r0												
		"; <UNDEFINED> instruction: 0xff0a0351"												
		"; <UNDEFINED> instruction: 0xf02500ff"												
		"; <UNDEFINED> instruction: 0xff001029"												
andeq	r0	 r0	 r3	 lsl r0										
tsteq	lr	 lr	 lsl #10											
sbcne	r0	 fp	 r0	 lsl #2										
andcs	r1	 r0	 sl	 lsr #32										
mrseq	r0	 (UNDEF: 0)												
muleq	sl	 ip	 r8											
stceq	0	 cr1	 [sp]	 #-0										
stcgt	0	 cr0	 [r1	 #-4]										
andeq	r0	 r0	 pc	 rrx										
ldrne	r5	 [r1]	 #-1025	"; 0xfffffbff"										
streq	r1	 [r0]	 #-42	"; 0xffffffd6"										
strvc	r0	 [r0	 #-0]											
andne	r0	 r0	 sl											
muleq	r1	 fp	 pc	"; <UNPREDICTABLE>"										
rsbeq	ip	 pc	 r1	 lsl #30										
strpl	r0	 [r1]	 #-0											
bcs	90adac <__undef_stack+0x7f8dec>													
stmibeq	r5!	 {r4}^												
stmdacs	r5!	 {}	"; <UNPREDICTABLE>"											
b	5a60 <_HEAP_SIZE+0x3a60>													
andeq	r0	 r0	 r4											
tsteq	lr	 r7	 lsl r5											
eoreq	r0	 ip	 #0	2										
andseq	r2	 r0	 r0	 lsr sl										
andeq	r0	 r0	 r0	 lsr r0										
beq	ff8a89d4 <LRemap+0x18a89c5>													
ldccs	0	 cr0	 [fp	 #-0]										
tsteq	r0	 ip	 lsl #2											
rsbeq	r0	 pc	 lr	 lsr #4										
strpl	r0	 [r1]	 #-0											
eorne	r3	 sl	 r1	 lsl r4										
andeq	r0	 r0	 r0	 lsl #8										
andeq	ip	 sl	 r0	 lsl #16										
svceq	0x009b1b00													
andcc	r0	 r1	 r1											
andeq	r6	 r0	 r2	 lsl #30										
subseq	r0	 r4	 r0	 lsl #2										
andeq	r9	 r0	 sl	 lsr #14										
eorne	r4	 sl	 r0	 lsl #8										
andeq	r1	 r0	 r0	 lsl #8										
eorseq	r0	 r4	 #0	2										
eorne	r4	 sl	 r5	 lsr #8										
andeq	lr	 r9	 r0	 lsl #10										
eorge	r0	 r6	 r0											
andvs	r0	 r0	 r0											
andlt	r1	 r0	 sl	 lsr #32										
mrseq	r0	 (UNDEF: 0)												
muleq	fp	 ip	 sp											
adceq	r2	 sp	 r0	 lsl #14										
strne	r0	 [fp]	 #-0											
ldmdavc	r1	 {}	"; <UNPREDICTABLE>"											
stmdals	r0	 {r1	 r3	 r5	 ip}									
movwge	r0	 #0												
strcs	r0	 [r0	 -fp]											
andeq	r0	 r0	 sp	 lsr #1										
andeq	r1	 r0	 lr	 lsl r4										
andeq	r8	 r0	 r1	 lsr #30										
eorne	pc	 sl	 r0	 lsl #16										
andeq	r1	 r0	 r0											
streq	r0	 [pc	 #-256]	"; 1958 <CRValMmuCac+0x953>"										
andeq	r0	 r0	 r9	 lsr fp										
eorne	r0	 fp	 r4	 lsl r8										
andseq	lr	 r3	 r0	 lsl #18										
tstpl	r1	 r0	 lsl #10											
andeq	r7	 r0	 r2	 lsl #8										
bcs	fe10ae70 <LRemap+0x10ae61>													
mvnsne	r0	 #16												
stcls	0	 cr0	 [r5]	 #-0										
stmdb	r0	 {r1	 r3	 r5	 ip}									
stmdbcs	r0	 {r0	 r1	 r4}										
andseq	r2	 r0	 ip	 lsr #21										
andeq	r1	 r0	 r9	 ror #7										
andeq	r0	 r0	 r0	 ror #22										
cmpeq	r1	 #1073741829	"; 0x40000005"											
andeq	r1	 r1	 sl	 lsl #2										
eorne	fp	 sl	 r9	 lsr #24										
andseq	lr	 r3	 r0	 lsl #18										
andeq	r7	 fp	 r0	 lsl #10										
tstpl	r1	 r0	 lsl #10											
teqeq	r1	 r3	 lsl #20											
bcs	ff20aeac <LRemap+0x120ae9d>													
mvnsne	r0	 #16												
stmdale	r5!	 {}	"; <UNPREDICTABLE>"											
stmdb	r0	 {r1	 r3	 r5	 ip}									
strcs	r0	 [r0	 #-19]	"; 0xffffffed"										
		"; <UNDEFINED> instruction: 0x00102adc"												
andeq	r0	 r0	 r5	 ror #19										
eorne	lr	 sl	 r5	 lsr #16										
andseq	pc	 r3	 r0	 lsl #30										
bcs	ffe0aed0 <LRemap+0x1e0aec1>													
mvnne	r0	 #16												
strcs	r0	 [r0	 #-0]											
andseq	r2	 r0	 r0	 ror sl										
strdeq	r1	 [r0]	 -pc	"; <UNPREDICTABLE>"										
ldcleq	14	 cr0	 [r8	 #-0]										
stmdbge	r1	 {r0}												
andseq	r2	 r0	 r0	 lsl fp										
andeq	r0	 r0	 r0	 lsl r0										
bleq	ff568af8 <LRemap+0x1568ae9>													
stmdane	r5!	 {}	"; <UNPREDICTABLE>"											
andne	r1	 r0	 #43	"; 0x2b"										
blcs	1b18 <CRValMmuCac+0xb13>													
andseq	r2	 r0	 r0	 lsr #22										
andeq	r0	 r0	 r0	 lsr #1										
svceq	0x00801700													
beq	41b14 <SLCRL2cRamConfig+0x21912>													
eorne	r2	 fp	 r2											
andeq	r1	 r0	 r0	 lsl #24										
addscc	r0	 ip	 r0	 lsl #2										
tstcs	r0	 ip												
strheq	r0	 [r0]	 -sl											
andseq	r2	 r0	 r0	 lsr #22										
andeq	r0	 r0	 r8	 lsl r0										
strcs	r0	 [r2]	 -r1	 lsl #24										
stcne	0	 cr0	 [r0	 #-48]	"; 0xffffffd0"									
andseq	r2	 r0	 r0	 lsr #22										
andeq	r0	 r0	 r8	 lsl r0										
andeq	ip	 r0	 r7	 lsr #14										
andseq	r6	 r4	 r0	 lsl #10										
blcs	808f48 <__undef_stack+0x6f6f88>													
andeq	r0	 r4	 r0	 lsl r0										
strtle	r0	 [r7]	 #-0											
strls	r0	 [r0]	 #-0											
andeq	r0	 r0	 r4	 lsl r0										
stccc	0,00E+00	 cr0	 [fp]	 #-0										
andge	r1	 r0	 fp	 lsr #32										
andeq	r0	 r0	 r0											
andeq	lr	 r0	 r6	 lsr #4										
eorne	r3	 fp	 r0	 lsl #24										
andeq	r1	 r0	 r0	 lsl #24										
fmlple	f0	 f4	 f0											
movwne	r0	 #12												
andeq	r0	 r0	 pc	 ror #1										
andeq	r1	 r0	 r7	 lsr #9										
eorne	r5	 fp	 r4	 lsl r0										
andseq	lr	 r3	 r0	 lsl #18										
tstpl	r1	 r0	 lsl #10											
andpl	pc	 r1	 r3	 lsl #6										
bge	5c1b94 <__undef_stack+0x4afbd4>													
tsteq	r0	 lr	 lsl #2											
blcs	1603184 <__undef_stack+0x14f11c4>													
rsbseq	r0	 r0	 r0	 lsl r0										
stcls	0	 cr0	 [r1]	 {-0}										
andeq	r0	 r0	 sl	 lsr sp										
rsbvc	r6	 r4	 #24	2										
ldrbeq	r0	 [sl	 #-256]!	"; 0xffffff00"										
andeq	r0	 r0	 pc	 rrx										
ldrdeq	r1	 [r0]	 -r3											
mcrvs	12	3	 r6	 cr5	 cr8	 {0}								
ldrbeq	r0	 [sl	 #-256]!	"; 0xffffff00"										
andeq	r0	 r0	 pc	 rrx										
strdeq	r1	 [r0]	 -ip											
tsteq	sp	 r9	 lsl r8											
ldrbeq	r0	 [ip	 #-256]!	"; 0xffffff00"										
andeq	r0	 r0	 sp	 lsl r3										
cdpvs	12	6	 cr2	 cr5	 cr0	 {1}								
stcvc	0	 cr0	 [r1	 #-400]	"; 0xfffffe70"									
andeq	r6	 r0	 r5	 lsl #30										
ldfnee	f0	 [r5]	 {-0}											
andeq	r0	 r1	 r8	 ror #24										
andcs	r7	 r5	 #1	28										
		"; <UNDEFINED> instruction: 0xf0000003"												
blne	11f1f2c <__undef_stack+0x10dff6c>													
andeq	r0	 r1	 sp	 lsr #24										
svcvs	0x00058101													
mrseq	r0	 (UNDEF: 0)												
blcs	170615c <__undef_stack+0x15f419c>													
andeq	r0	 r4	 r0	 lsl r0										
stcleq	0	 cr0	 [r9]											
blls	6c1c10 <__undef_stack+0x5afc50>													
tsteq	r0	 pc	 lsl #2											
rsbeq	r0	 pc	 r3	 lsl #11										
strpl	r0	 [r1]	 -r0											
teqeq	r0	 r0	 lsl #2											
blcs	fe101c24 <LRemap+0x101c15>													
andseq	r0	 r0	 r0	 lsl r0										
cdphi	0	0	 cr0	 cr1	 cr0	 {0}								
andeq	r1	 sp	 r5	 lsl #6										
teqeq	ip	 r0	 lsl #26											
strne	r0	 [r3]	 #-0											
mulseq	r0	 r4	 fp											
andeq	r1	 r0	 r9	 ror #7										
cmpeq	r1	 r5	 lsl r1											
andcs	r0	 r0	 #51	"; 0x33"										
andeq	r0	 r0	 r0	 lsr r1										
		"; <UNDEFINED> instruction: 0x00102bb4"												
andeq	r0	 r0	 r4	 lsl r0										
stccs	6	 cr9	 [r5	 #-4]										
andeq	r0	 r0	 ip	 lsr r1										
blcs	ff106c60 <LRemap+0x1106c51>													
mvnne	r0	 #16												
tsteq	r5	 r0												
eorseq	r0	 r0	 r1	 asr r1										
tstpl	r7	 #0												
tsteq	r0	 pc	 lsl #2											
blcs	ff20332c <LRemap+0x120331d>													
rsbeq	r0	 r4	 r0	 lsl r0										
stcls	0	 cr0	 [r1]	 {-0}										
andeq	r0	 r0	 r9	 ror #27										
andeq	r3	 r1	 lr	 lsr #32										
eorne	ip	 fp	 r0	 lsl #16										
andeq	r2	 r0	 r0	 lsl #16										
ldreq	r0	 [r3	 #256]!	"; 0x100"										
andeq	r0	 r0	 sl	 ror sp										
andeq	r3	 r1	 sp	 lsr #24										
ldcle	3	 cr0	 [r4]	 {-0}										
stmdb	r0	 {r0	 r1	 r3	 r5	 ip}								
strne	r0	 [r0	 #-19]	"; 0xffffffed"										
movwcc	r5	 #4353	"; 0x1101"											
svchi	0x00210000													
streq	r0	 [r0]	 #-0											
andne	r1	 r0	 ip	 lsr #32										
mrseq	r0	 (UNDEF: 0)												
cfldr32eq	mvfx0	 [pc	 #748]	"; 1fac <CRValMmuCac+0xfa7>"										
ldrne	r0	 [r4]	 #-0											
stmdb	r0	 {r2	 r3	 r5	 ip}									
strne	r0	 [r0	 #-19]	"; 0xffffffed"										
strvc	r5	 [r2]	 #-257	"; 0xfffffeff"										
mrscs	r0	 (UNDEF: 0)												
andeq	r0	 r0	 r0	 lsr r1										
andseq	r2	 r0	 r4	 lsl ip										
andeq	r0	 r0	 r0	 lsl r0										
bgt	1710e8 <__undef_stack+0x5f128>													
stccs	0	 cr0	 [r0	 #-52]	"; 0xffffffcc"									
andeq	r0	 r0	 ip	 lsr r1										
cfstrscs	mvf1	 [r4]	 #-0											
mvnne	r0	 #16												
tsteq	r5	 r0												
rsbseq	r0	 r4	 r1	 asr r2										
stc	0	 cr0	 [r9]	 #-0										
stmdb	r0	 {r0	 r1	 r3	 r5	 ip}								
svcle	0x00000013													
strne	r0	 [r0	 #-13]											
beq	d6114 <SLCRL2cRamConfig+0xb5f12>													
strcs	pc	 [r0	 #-4095]	"; 0xfffff001"										
		"; <UNDEFINED> instruction: 0x00102bf8"												
strdeq	r1	 [r0]	 -pc	"; <UNPREDICTABLE>"										
cdpeq	7	4	 cr1	 cr1	 cr0	 {0}								
svcvc	0x00010001													
eorne	r2	 ip	 r1	 lsl #24										
andeq	r2	 r0	 r0											
ldfccs	f0	 [ip]	 {0}											
blne	1d6c <CRValMmuCac+0xd67>													
andeq	r0	 r1	 sp	 lsr #24										
svcvs	0x00018101													
mrseq	r0	 (UNDEF: 0)												
ldfcss	f1	 [r0]	 #-336	"; 0xfffffeb0"										
andeq	r0	 r4	 r0	 lsl r0										
cdpeq	0	2	 cr0	 cr9	 cr0	 {0}								
blls	6c1d50 <__undef_stack+0x5afd90>													
tsteq	r0	 pc	 lsl #2											
rsbeq	r0	 pc	 r3	 lsl #3										
strpl	r0	 [r1]	 #-0											
cfstr64cs	mvdx2	 [r0]	 {-0}											
usateq	r0	 #23	 r0											
strtmi	r0	 [r5]	 #-0											
bcc	5e1c <_HEAP_SIZE+0x3e1c>													
andeq	r0	 r0	 sp											
andeq	r4	 r1	 r6	 lsr #16										
eorne	r4	 ip	 r0	 lsl #24										
andeq	r4	 r0	 r0											
ldrls	r0	 [ip]	 #256	"; 0x100"										
strcs	r0	 [r0	 -lr]											
andeq	r0	 r0	 r5	 asr r1										
andeq	r1	 r0	 r6	 lsr r5										
eorne	r6	 ip	 r1	 lsl r4										
andeq	r2	 r0	 r0	 lsl #16										
andeq	r8	 lr	 r0	 lsl #20										
cmpeq	r5	 r0	 lsl #14											
strbne	r0	 [r9	 #-0]											
stmdavs	r5!	 {}	"; <UNPREDICTABLE>"											
bcc	5e58 <_HEAP_SIZE+0x3e58>													
strcs	r0	 [r0	 #-13]											
andseq	r2	 r0	 r4	 ror ip										
strdeq	r1	 [r0]	 -pc	"; <UNPREDICTABLE>"										
eorne	r8	 ip	 r5	 lsr #8										
andseq	lr	 r3	 r0	 lsl #18										
stcpl	0	 cr0	 [r5]	 #-0										
		"; <UNDEFINED> instruction: 0xff00102c"												
andeq	r0	 r0	 r3	 lsl r0										
tsteq	sl	 lr	 lsl #24											
ldfhis	f0	 [sl]												
stcne	0	 cr1	 [r0]	 {44}	"; 0x2c"									
mrseq	r0	 (UNDEF: 0)												
muleq	lr	 ip	 sl											
cmneq	r2	 r0	 lsl #4											
ldccs	0	 cr0	 [r4]	 {0}										
andseq	r0	 r4	 r0	 lsl r0										
stclt	0	 cr0	 [r1	 #-0]										
strdeq	r0	 [r0]	 -r0	"; <UNPREDICTABLE>"										
eorne	r9	 ip	 sp	 lsl r4										
andeq	r1	 r0	 r0	 lsl #8										
cmneq	pc	 r0	 lsl #14											
ldrbne	r0	 [ip	 #-0]											
ldmdals	r1	 {}	"; <UNPREDICTABLE>"											
streq	r1	 [r0]	 #-44	"; 0xffffffd4"										
str	r0	 [r0	 #-0]											
strcs	r0	 [r0	 -lr]											
andeq	r0	 r0	 ip	 ror r1										
andeq	r1	 r0	 pc	 ror r5										
cfldr32cs	mvfx2	 [r8]	 {0}											
usateq	r0	 #23	 r0											
andeq	r0	 r0	 r0											
eorne	r9	 ip	 r5	 lsr #8										
andeq	r4	 r1	 r0	 lsl #16										
andsge	r0	 r7	 #0											
tsteq	r0	 sl	 lsl #2											
sfmcs	f0	4	 [r8]	 #108	"; 0x6c"									
eoreq	r0	 r4	 r0	 lsl r0										
stcls	0	 cr0	 [r1]	 {-0}										
andeq	r0	 r0	 r5	 asr pc										
andeq	r8	 r1	 r1	 lsr #20										
eorne	fp	 ip	 r0											
andeq	r1	 r0	 r0	 lsl #24										
andseq	r0	 lr	 #0	2										
andeq	r0	 r0	 fp	 asr #30										
eorne	fp	 ip	 sp	 lsl r0										
andeq	r1	 r0	 r0	 lsl #24										
orrseq	r2	 r7	 r0	 lsl #14										
ldrne	r0	 [r2]												
ldclt	0	 cr0	 [sp]	 {-0}										
streq	r1	 [r0]	 #-44	"; 0xffffffd4"										
strcs	r0	 [r0	 -r0]											
andeq	r0	 r0	 r4	 lsr #3										
		"; <UNDEFINED> instruction: 0x000015b6"												
strcs	r0	 [r0	 #-0]											
		"; <UNDEFINED> instruction: 0x00102cb0"												
andeq	r0	 r0	 r8	 asr #2										
stceq	7	 cr1	 [r3]	 {-0}										
andle	r0	 r1	 #1											
eorne	ip	 ip	 r5	 lsl #24										
andeq	r3	 r0	 r0											
addsge	r0	 ip	 r0	 lsl #2										
stmdane	r0	 {r0	 r1	 r2	 r3}									
rsbseq	r6	 r2	 r1	 ror #8										
svcvs	0x0005d201													
stmdbgt	r0	 {}	"; <UNPREDICTABLE>"											
stmdbcs	r0	 {r0	 r2	 r4}										
andseq	r2	 r0	 r4	 ror #25										
andeq	r1	 r0	 r9	 ror #7										
andeq	r0	 r0	 pc	 lsl #31										
subseq	r0	 r1	 #1073741829	"; 0x40000005"										
strne	r0	 [r0]	 #-116	"; 0xffffff8c"										
		"; <UNDEFINED> instruction: 0x00102cf4"												
andeq	r1	 r0	 r9	 ror #7										
subseq	r0	 r1	 #1073741829	"; 0x40000005"										
andeq	r0	 r0	 r4	 ror r0										
tsteq	sp	 r7	 lsl fp											
teqeq	r1	 r0	 lsl #2											
		"; <UNDEFINED> instruction: 0x00102cfc"												
andeq	r0	 r0	 r4	 lsl r1										
		"; <UNDEFINED> instruction: 0x11a29c01"												
tstvs	r8	 r0												
tsteq	r0	 r4	 ror #4											
rsbeq	r0	 pc	 r1	 lsr r1	"; <UNPREDICTABLE>"									
ldrbne	r0	 [r2	 #0]!											
ldcvs	0	 cr0	 [r8]	 {-0}										
tsteq	r0	 r5	 ror #28											
rsbeq	r0	 pc	 r1	 lsr r1	"; <UNPREDICTABLE>"									
ldrtne	r0	 [r7]	 -r0											
ldmdacs	r9	 {}	"; <UNPREDICTABLE>"											
tsteq	r0	 sp	 lsl #2											
tsteq	sp	 #-1073741812	"; 0xc000000c"											
bne	801f18 <__undef_stack+0x6eff58>													
rsbeq	r6	 r4	 r5	 ror #28										
svcvs	0x00013401													
mrsvc	r0	 (UNDEF: 0)												
strcs	r0	 [r0]	 #-22	"; 0xffffffea"										
andeq	r0	 r1	 r2	 lsr #29										
svcvs	0x00013501													
cdplt	0	0	 cr0	 cr0	 cr0	 {0}								
strcs	r0	 [r0]	 #-22	"; 0xffffffea"										
andeq	r0	 r1	 r2	 lsl #26										
svcvs	0x00013601													
stc2	0	 cr0	 [r0	 #-0]										
blne	1fa0 <CRValMmuCac+0xf9b>													
andeq	r0	 r1	 sp	 lsr #24										
svcvs	0x00013701													
mrseq	r0	 (UNDEF: 0)												
stcleq	12	 cr1	 [r8]	 #-344	"; 0xfffffea8"									
stmdacc	r1	 {r0}												
andeq	r2	 r3	 r1	 lsl #4										
sbcgt	pc	 lr	 r0											
stfcss	f1	 [r4	 #-284]	"; 0xfffffee4"										
andeq	r0	 r4	 r0	 lsl r0										
subne	r0	 sp	 r0											
blls	6c1f74 <__undef_stack+0x5affb4>													
tsteq	r0	 pc	 lsl #2											
rsbeq	r0	 pc	 fp	 lsr r1	"; <UNPREDICTABLE>"									
strpl	r0	 [r1]	 -r0											
		"; <UNDEFINED> instruction: 0x01b22100"												
stclcs	0	 cr0	 [ip	 #-0]										
andseq	r0	 r0	 r0	 lsl r0										
movwpl	r0	 #4096	"; 0x1000"											
andseq	r6	 r0	 r1	 lsl #22										
		"; <UNDEFINED> instruction: 0x01bf1300"												
ldrne	r0	 [fp	 -r0]											
mrscs	r0	 (UNDEF: 0)												
andeq	r0	 r0	 r0	 lsr r1										
andseq	r2	 r0	 ip	 ror sp										
andeq	r0	 r0	 r0	 lsl r0										
stmdals	r1	 {r0	 r8	 sl	 ip	 lr}								
movwne	r0	 #16												
andeq	r0	 r0	 ip	 lsr r1										
andeq	r1	 r0	 lr	 lsr #14										
eorne	r8	 sp	 r4	 lsl ip										
andseq	lr	 r3	 r0	 lsl #18										
tstpl	r1	 r0	 lsl #10											
andeq	r3	 r0	 r1	 lsl #6										
andeq	r3	 r1	 r1	 lsr #32										
eorne	r9	 sp	 r0	 lsl #8										
andeq	r1	 r0	 r0											
cmpeq	r8	 r0	 lsl #2											
andeq	r1	 r0	 r5	 asr #1										
andeq	r3	 r1	 r3	 lsl ip										
andseq	r4	 r7	 r0	 lsl #4										
cfstrscs	mvf1	 [r4]												
mvnne	r0	 #16												
tsteq	r5	 r0												
eorseq	r0	 r0	 r1	 asr r1										
addeq	r2	 pc	 r0	 lsl #2										
stccs	0,00E+00	 cr0	 [r4]											
andseq	r0	 r4	 r0	 lsl r0										
stmdbpl	r1	 {}	"; <UNPREDICTABLE>"											
andseq	lr	 r0	 r1	 lsl #18										
cfldrscs	mvf1	 [r4]												
mvnne	r0	 #16												
tsteq	r5	 r0												
eorseq	r0	 r0	 r1	 asr r1										
		"; <UNDEFINED> instruction: 0x01b22100"												
ldccs	0	 cr0	 [ip]											
andeq	r0	 ip	 r0	 lsl r0										
strmi	r0	 [r1	 -r0]											
andseq	r0	 r1	 r1	 lsl #10										
		"; <UNDEFINED> instruction: 0x01bf2f00"												
strpl	r0	 [r1	 -r0]											
teqeq	r0	 r0	 lsl #28											
stclcs	0	 cr0	 [r8]											
subeq	r0	 r0	 r0	 lsl r0										
stmdbmi	r1	 {}	"; <UNPREDICTABLE>"											
andseq	r2	 r1	 r1	 lsl #30										
teqeq	ip	 r0	 lsl #26											
strne	r0	 [r3]	 #-0											
		"; <UNDEFINED> instruction: 0x00102ddc"												
andeq	r1	 r0	 r9	 ror #7										
cmpeq	r1	 r5	 lsl r1											
tstcs	r0	 r3	 lsr r0											
andeq	r0	 r0	 r0	 lsr r1										
andseq	r2	 r0	 r4	 ror #27										
andeq	r0	 r0	 r0	 lsl r0										
stmdbpl	r1	 {r0	 sl	 fp	 lr}									
stccs	0	 cr0	 [r0	 #-68]	"; 0xffffffbc"									
andeq	r0	 r0	 ip	 lsr r1										
cfldrdcs	mvd1	 [r4]												
mvnne	r0	 #16												
tsteq	r5	 r0												
eorseq	r0	 r0	 r1	 asr r1										
addeq	r2	 pc	 r0	 lsl #2										
ldclcs	0	 cr0	 [r4]											
andseq	r0	 r0	 r0	 lsl r0										
stcmi	0	 cr0	 [r1	 #-0]										
andseq	r7	 r1	 r1	 lsl #26										
cfcpyscs	mvf1	 mvf4												
mvnne	r0	 #16												
tsteq	r5	 r0												
eorseq	r0	 r0	 r1	 asr r1										
ldccs	9	 cr2	 [r4]											
svceq	0x00550010													
orrsne	r0	 r1	 r0											
tsteq	r5	 r0												
rsbseq	r0	 r5	 r0	 asr r2										
cfstrdcs	mvd1	 [r4]												
svceq	0x00550010													
tsteq	r5	 r0												
rsbseq	r0	 r7	 r0	 asr r2										
tstpl	r7	 r0												
tsteq	r0	 lr	 lsl #2											
mrccs	1	0	 r0	 cr0	 cr10	 {4}								
rsbeq	r0	 r8	 r0	 lsl r0										
stcls	0	 cr0	 [r1]	 {-0}										
andeq	r1	 r0	 r5	 lsr #5										
rsbvc	r6	 r4	 #24	2										
orrseq	r0	 sl	 r0	 lsl #2										
andeq	r0	 r0	 pc	 rrx										
andeq	r1	 r0	 r6	 asr r7										
tsteq	ip	 fp	 lsl sp											
orrseq	r0	 ip	 r0	 lsl #2										
andeq	r0	 r0	 pc	 rrx										
ldmdane	r1	 {r0	 r8	 sl	 ip	 lr}								
streq	r1	 [r0]	 #-46	"; 0xffffffd2"										
vhadd.s8	d0	 d0	 d0											
blne	215c <_HEAP_SIZE+0x15c>													
muleq	r1	 fp	 pc	"; <UNPREDICTABLE>"										
svcvs	0x00019e01													
mrseq	r0	 (UNDEF: 0)												
eorlt	r0	 r1	 #85	"; 0x55"										
strcs	r0	 [r0]	 #-1											
strne	r1	 [r0]	 #-46	"; 0xffffffd2"										
mrseq	r0	 (UNDEF: 0)												
andsne	r0	 r0	 #160	2	"; 0x28"									
svclt	0x00130000													
strvc	r0	 [r0]	 #-1											
andeq	r0	 r0	 r7	 lsl r0										
andeq	r3	 r1	 r1	 lsr #32										
eorne	r3	 lr	 r0	 lsl #16										
andeq	r1	 r0	 r0	 lsl #8										
		"; <UNDEFINED> instruction: 0x01a30100"												
andeq	r1	 r0	 r0	 asr #4										
andeq	r3	 r1	 sp	 lsr #24										
ldcmi	3	 cr0	 [r4]	 {-0}										
stmdb	r0	 {r1	 r2	 r3	 r5	 ip}								
strne	r0	 [r0	 #-19]	"; 0xffffffed"										
movwcc	r5	 #4353	"; 0x1101"											
subseq	r0	 r0	 #1073741829	"; 0x40000005"										
andeq	r0	 r0	 r4	 ror r0										
andeq	r3	 r1	 r1	 lsr #32										
eorne	r5	 lr	 r0	 lsl #8										
andeq	r0	 r0	 r0	 lsl #24										
		"; <UNDEFINED> instruction: 0x01a80100"												
andeq	r1	 r0	 r0	 ror r2										
andeq	r3	 r1	 sp	 lsr #24										
andsvs	r0	 r4	 r0											
stmdb	r0	 {r1	 r2	 r3	 r5	 ip}								
strne	r0	 [r0	 #-19]	"; 0xffffffed"										
andcc	r5	 r1	 r1	 lsl #2										
subseq	r0	 r0	 #1073741829	"; 0x40000005"										
andeq	r0	 r0	 r4	 ror r0										
andeq	r8	 r0	 r1	 lsr #30										
eorne	r6	 lr	 r0											
andeq	r1	 r0	 r0											
		"; <UNDEFINED> instruction: 0x01a90100"												
muleq	r0	 r4	 r2											
eorne	r7	 lr	 r4	 lsl r0										
andseq	lr	 r3	 r0	 lsl #18										
tstpl	r1	 r0	 lsl #10											
andeq	r3	 r0	 r1											
eorne	r5	 lr	 r4	 lsl r4										
andeq	r5	 pc	 r0	 lsl #10										
andpl	r1	 r1	 r0	 lsl #10										
andeq	r7	 r0	 r2	 lsl #12										
stcleq	7	 cr1	 [fp]	 {0}										
stc	0	 cr0	 [r1	 #-4]										
eorne	r7	 lr	 r5	 lsl #16										
andeq	r8	 r0	 r0											
ldrge	r0	 [ip	 #256]	"; 0x100"										
stmdane	r0	 {r0	 r1	 r4}										
rsbseq	r6	 r2	 r1	 ror #8										
svcvs	0x0005ed01													
andls	r0	 r0	 #0											
stmdane	r0	 {r0	 r1	 r2	 r4}									
rsbeq	r6	 lr	 ip	 ror #10										
svcvs	0x0005ed01													
and	r0	 r0	 r0											
stmdbne	r0	 {r0	 r1	 r2	 r4}									
andeq	r0	 r1	 r8	 lsr #26										
stcne	15	 cr14	 [r5	 #-4]										
andcs	r0	 r0	 r3											
strbtvs	r6	 [lr]	 #-1324	"; 0xfffffad4"										
ldrbeq	r0	 [r0	 #256]!	"; 0x100"										
andeq	r0	 r0	 pc	 rrx										
ldmdavs	ip	 {r0	 r8	 sl	 ip	 lr}								
tsteq	r0	 ip	 lsl #2											
teqeq	r2	 #1010827264	"; 0x3c400000"											
svcgt	0x00f00000	"; IMB"												
ldccs	7	 cr4	 [fp	 #-768]	"; 0xfffffd00"									
tsteq	r0	 ip	 lsl #2											
strdeq	r0	 [pc]	 #-84	"; <UNPREDICTABLE>"										
strpl	r0	 [r1	 -r0]											
eorne	r7	 lr	 r1	 lsl ip										
andeq	r0	 r0	 r0	 lsl #8										
andseq	r3	 r3	 r0											
svceq	0x009b1b00													
		"; <UNDEFINED> instruction: 0xf6010001"												
andeq	r6	 r0	 r5	 lsl #30										
subseq	r0	 r7	 r0	 lsl #2										
andeq	r3	 r1	 r1	 lsr #32										
eorne	sl	 lr	 r0	 lsl #8										
andeq	r1	 r0	 r0											
streq	r0	 [r0]	 -r0	 lsl #2										
andeq	r1	 r0	 sl	 asr r3										
andeq	r3	 r1	 sp	 lsr #24										
ldrlt	r0	 [r4]	 #-768	"; 0xfffffd00"										
stmdb	r0	 {r1	 r2	 r3	 r5	 ip}								
strne	r0	 [r0	 #-19]	"; 0xffffffed"										
movwcc	r5	 #4353	"; 0x1101"											
svchi	0x002e0000													
stmdagt	r0	 {}	"; <UNPREDICTABLE>"											
stmdapl	r0	 {r1	 r2	 r3	 r5	 ip}								
mrseq	r0	 (UNDEF: 0)												
cmnne	lr	 #4	12	"; 0x400000"										
ldcle	0	 cr0	 [r4]	 {-0}										
stmdb	r0	 {r1	 r2	 r3	 r5	 ip}								
strne	r0	 [r0	 #-19]	"; 0xffffffed"										
andcc	r5	 r1	 r1	 lsl #2										
eorcc	r0	 r2	 r0											
str	r0	 [r0]	 #-1											
strne	r1	 [r0]	 #-46	"; 0xffffffd2"										
mrseq	r0	 (UNDEF: 0)												
stccc	6	 cr0	 [sp]	 #-36	"; 0xffffffdc"									
andeq	r0	 r0	 r1											
eorne	pc	 lr	 r4	 lsl r4	"; <UNPREDICTABLE>"									
andseq	lr	 r3	 r0	 lsl #18										
tstpl	r1	 r0	 lsl #10											
andeq	r3	 r0	 r1											
mvneq	r2	 r0	 lsl #12											
cdpcs	0	15	 cr0	 cr8	 cr0	 {0}								
andseq	r0	 ip	 r0	 lsl r0										
stcls	0	 cr0	 [r1]	 {-0}										
ldrdeq	r1	 [r0]	 -r3											
andeq	pc	 r1	 r3	 lsl r3	"; <UNPREDICTABLE>"									
andseq	r1	 r8	 r0	 lsl #20										
svccs	0x000c1400													
mvnne	r0	 #16												
tsteq	r5	 r0												
mvnseq	r0	 r1	 asr r3											
andcc	r0	 r0	 r0	 asr r0										
		"; <UNDEFINED> instruction: 0x00010cba"												
rsbeq	r6	 r8	 r1	 lsl #20										
teq	r0	 #0												
tsteq	r0	 pc	 lsl #2											
andeq	r6	 r0	 fp	 ror #16										
svceq	0x00913100													
str	r0	 [r2	 -r1]											
strdeq	r1	 [r0]	 -pc	"; <UNPREDICTABLE>"										
andeq	r7	 r0	 r2	 lsr r6										
rsbseq	r3	 r6	 r0	 lsl #4										
movwcc	r0	 #0												
andeq	r0	 r1	 sl	 lsr #27										
rsbseq	lr	 r6	 r2	 lsl #6										
ldrtvc	r0	 [r2]	 -r0											
andeq	r0	 r0	 r0											
andeq	r5	 r2	 r0	 lsl #30										
strle	r0	 [r0	 #-1024]	"; 0xfffffc00"										
streq	r0	 [r0]	 #-10											
tsteq	fp	 r1	 lsl #4											
sbcne	r0	 r1	 r0	 lsl #2										
bleq	fe642360 <LRemap+0x642351>													
svccs	0x00140001													
subseq	r0	 r4	 r0	 lsl r0										
strbtne	r0	 [sl]	 -r0											
mrseq	r0	 (UNDEF: 2)												
eorseq	r3	 r0	 r6	 lsl #20										
stmdaeq	r1	 {r9}												
		"; <UNDEFINED> instruction: 0x000032b4"												
sfmhi	f0	4	 [r5]	 {2}										
andeq	r0	 r0	 #8											
ldrteq	r0	 [r6]	 r2	 lsl #14										
streq	r0	 [r2]	 #-0											
eoreq	r7	 lr	 r5	 lsl #14										
cdpeq	3	14	 cr0	 cr12	 cr0	 {0}								
andpl	r0	 r2	 r1											
andeq	r0	 r0	 r3	 asr r0										
blx	1c33a6 <__undef_stack+0xb13e6>													
andeq	r0	 r0	 #42	"; 0x2a"										
bne	1e437c4 <__undef_stack+0x1d31804>													
stmdaeq	r2	 {}	"; <UNPREDICTABLE>"											
subeq	r3	 r0	 r7	 lsl #4										
streq	r0	 [r4	 #-1024]	"; 0xfffffc00"										
rsbseq	r6	 r4	 r9	 ror #28										
strvs	r0	 [r7	 #-1026]	"; 0xfffffbfe"										
streq	r0	 [r0	 #-58]	"; 0xffffffc6"										
eorseq	r3	 r2	 r5	 ror r3										
subeq	r5	 r8	 r4	 lsl #12										
streq	r0	 [r6]	 #-0											
andeq	r0	 r0	 r7	 lsl #1										
andeq	r9	 r0	 r7	 lsl #4										
addseq	r0	 r2	 r0	 lsl #16										
stmdbeq	r0	 {}	"; <UNPREDICTABLE>"											
stmdaeq	r1	 {r2	 r9}											
andeq	r3	 r0	 r1	 asr #32										
tsteq	fp	 r3	 lsl #16											
cmphi	r9	 r0	 lsl #6											
beq	23ec <_HEAP_SIZE+0x3ec>													
strbgt	r0	 [r4	 -r8	 lsl #2]										
bleq	23f4 <_HEAP_SIZE+0x3f4>													
andeq	r1	 r1	 sp	 rrx										
addseq	r4	 fp	 r1	 lsl #10										
bleq	2400 <_HEAP_SIZE+0x400>													
andeq	r0	 r1	 r6	 ror #22										
addseq	r4	 r2	 r1	 lsl #12										
andeq	r0	 r4	 r0											
tsteq	sl	 r3	 lsl #8											
strbge	r0	 [r7]	 -r0	 lsl #2										
stceq	0	 cr0	 [r0]	 {-0}										
andeq	r1	 r1	 r3											
andeq	r9	 r1	 r1	 lsl #26										
stceq	0	 cr0	 [r0	 #-4]										
andeq	r1	 r1	 r8	 lsr #32										
rsbseq	r9	 r6	 r1	 lsl #26										
stcvs	0,00E+00	 cr0	 [sp	 #-0]										
tsteq	r0	 r0	 lsl r1											
muleq	r0	 lr	 fp											
bleq	198583c <__undef_stack+0x187387c>													
svcls	0x00010001													
muleq	r0	 r2	 r0											
addsne	r0	 r6	 r0	 lsl #28										
stcvs	0	 cr0	 [r1	 #-4]										
andseq	r2	 r0	 r4	 lsl pc										
andeq	r0	 r0	 r4											
teqeq	lr	 r1	 lsl #24											
strvs	r0	 [pc]	 -r0											
tsteq	r0	 fp	 lsl #2											
andeq	r9	 r0	 sp	 ror #4										
subsne	r0	 r0	 r0	 lsl #2										
andeq	r1	 r1	 r0	 lsr #32										
svccs	0x00147001													
tstne	r0	 r0	 lsl r0											
andeq	r1	 r1	 r1	 lsl #1										
svccs	0x0018ca01													
andeq	r0	 r8	 r0	 lsl r0										
stcls	0	 cr0	 [r1]	 {-0}										
andeq	r0	 r0	 r1	 ror r1										
tsteq	r0	 pc	 lsl #10											
sbcls	r0	 sl	 #0	2										
mrseq	r0	 (UNDEF: 0)												
subne	r1	 lr	 r0	 asr r2										
blgt	424a0 <SLCRL2cRamConfig+0x2229e>													
andeq	r0	 r0	 r6	 ror r0										
eorne	r1	 pc	 r3	 lsl r8	"; <UNPREDICTABLE>"									
andeq	r0	 r0	 r0	 lsl #16										
svceq	0x009b1200													
stcgt	0	 cr0	 [r1	 #-4]										
andeq	r0	 r0	 pc	 rrx										
ldrcc	r0	 [r1	 #-0]											
tsteq	r0	 r0	 lsl r1											
eorne	r2	 pc	 r5	 ror #1										
andeq	r0	 r0	 r0	 lsl #16										
ldrlt	r0	 [ip]	 #256	"; 0x100"										
svceq	0x00000001													
andeq	r1	 r1	 r5	 ror r0										
addseq	lr	 r2	 r1	 lsl #10										
andpl	r0	 r1	 r0											
tsteq	r0	 r2	 lsl lr											
strbtvc	r0	 [r6]	 r0	 lsl #2										
movwne	r0	 #0												
andseq	r2	 r0	 r0	 lsr #30										
andeq	r0	 r0	 r8											
tsteq	pc	 r2	 lsl fp	"; <UNPREDICTABLE>"										
svcvs	0x00e80100													
andeq	r0	 r0	 r0											
adcne	r1	 pc	 r0	 lsl #8										
strhi	r0	 [r1]	 #-1											
andseq	r2	 r0	 r8	 lsr #30										
andeq	r0	 r0	 r4											
andsle	r9	 r5	 #256	"; 0x100"										
stccs	0	 cr0	 [r0]	 {-0}										
stmdane	r0	 {r0	 r1	 r2	 r3	 r5	 ip}							
mrseq	r0	 (UNDEF: 0)												
muleq	r1	 ip	 lr											
sbcseq	r1	 lr	 r0	 lsl #12										
andpl	r0	 r1	 r0											
andeq	lr	 r0	 r6	 lsl r9										
ldrbne	r0	 [r1]	 -r0	 lsl #2										
strdeq	r0	 [r0]	 -r4											
tstne	r0	 r1	 lsl #4											
andeq	r1	 r1	 sl	 asr r0										
svccs	0x0044b401													
eoreq	r0	 r4	 r0	 lsl r0										
stcls	0	 cr0	 [r1]	 {-0}										
andeq	r0	 r0	 sl	 lsr r2										
tsteq	r0	 pc	 lsl #16											
ldrtvc	r0	 [r4]	 r0	 lsl #2										
mrseq	r0	 (UNDEF: 0)												
sbcseq	r1	 r2	 r0	 asr r7										
svccs	0x00440000													
eoreq	r0	 r4	 r0	 lsl r0										
strlt	r0	 [r1]	 -r0											
andeq	pc	 r0	 r8	 lsl r4	"; <UNPREDICTABLE>"									
ldmdb	r6	 {}	"; <UNPREDICTABLE>"											
streq	r0	 [r0]	 -r0											
eorne	r1	 pc	 r3	 lsl #8										
cdple	1,50E+01	1	 cr9	 cr6	 cr0	 {0}								
mrseq	r0	 (UNDEF: 0)												
stmdbne	r0	 {r4	 r6}											
andeq	r0	 r0	 r7	 asr #1										
andeq	r0	 r0	 sl	 asr #4										
andeq	r4	 r2	 sl	 lsl sl										
andeq	r0	 r0	 #0	12										
strcc	r0	 [ip]	 -r4	 lsl #14										
bgt	6c2598 <__undef_stack+0x5b05d8>													
tsteq	r0	 sl	 lsl #2											
andeq	r3	 r2	 r1	 asr sl										
strlt	r0	 [r3]	 #-1280	"; 0xfffffb00"										
andeq	r1	 r0	 r2	 asr #32										
andeq	r0	 r0	 fp	 lsl #9										
mcrreq	0	0	 r0	 r7	 cr4									
mrseq	r0	 (UNDEF: 4)												
andeq	r0	 r1	 r2	 lsl fp										
tsteq	r1	 r1	 lsl #6											
tsteq	fp	 r0	 lsl #18											
eorne	r6	 pc	 r0	 lsl #16										
andeq	ip	 r0	 r0											
andseq	r2	 r7	 r0	 lsl #30										
streq	r0	 [r1]	 -r0	 lsl #4										
andeq	r3	 r0	 sl	 lsr r0										
tsteq	r1	 r3	 lsl #24											
strcc	r0	 [sl	 -r0	 lsl #4]!										
andeq	r0	 r0	 #0											
adcscc	r0	 r4	 #65536	"; 0x10000"										
andeq	r0	 r2	 #0											
andeq	r8	 r8	 r5	 lsl #24										
cmnne	r4	 r0	 lsl #6											
strcc	r0	 [r2]	 -r1											
andeq	r0	 r0	 r0	 asr r0										
strlt	r0	 [r7]	 -r2	 lsl #4										
andeq	r0	 r0	 #6											
cdpcs	5	7	 cr0	 cr7	 cr4	 {0}								
stc	0,00E+00	 cr0	 [r3]	 {-0}										
andeq	r0	 r0	 #-2147483645	"; 0x80000003"										
andeq	r6	 r0	 r0	 asr r9										
streq	r0	 [r4	 -r0	 lsl #4]										
strdeq	r2	 [r0]	 -fp											
stmdbvc	r5	 {r1	 fp}											
andeq	r0	 r0	 #26											
eorsmi	r0	 r2	 r8	 lsl #14										
streq	r0	 [r4]	 #-0											
strbtvc	r6	 [lr]	 #-2309	"; 0xfffff6fb"										
streq	r0	 [r4	 -r0	 lsl #4]										
andeq	r3	 r0	 r5	 ror #20										
eorseq	r7	 r8	 r5	 lsl #10										
eoreq	r5	 ip	 r3	 lsl #8										
strvc	r0	 [r5	 #-0]											
movweq	r3	 #1585	"; 0x631"											
andeq	r4	 r0	 r5	 asr r5										
cmncc	r5	 #0	10											
		"; <UNDEFINED> instruction: 0x56030032"												
andeq	r0	 r0	 lr	 asr r0										
cfstrseq	mvf0	 [r7]	 {2}											
andeq	r0	 r0	 #54	"; 0x36"										
subcc	r0	 r1	 r1	 lsl #16										
stccc	0	 cr0	 [r6]	 {-0}										
tsteq	r0	 r1	 lsl r1											
andeq	r9	 r0	 sl	 ror #12										
sbcseq	r0	 r6	 r0	 lsl #2										
stmdale	r7	 {}	"; <UNPREDICTABLE>"											
tsteq	r0	 r0	 lsl r1											
andeq	sl	 r0	 sl	 ror #2										
blx	202682 <__undef_stack+0xf06c2>													
tsteq	r0	 r0	 lsl r1											
addseq	r0	 r6	 r2	 lsr r1										
vst4.8	{d0-d3}	 [r1]	 r0											
stmdbeq	r0	 {}	"; <UNPREDICTABLE>"											
andeq	r0	 r1	 r6	 ror #22										
strls	r3	 [r1]	 -r1	 lsl #4										
andeq	r0	 r0	 r0											
tsteq	r1	 sl	 lsl #18											
		"; <UNDEFINED> instruction: 0x01a50100"												
andeq	r0	 r0	 r7	 lsl r1										
tsteq	r1	 r7												
		"; <UNDEFINED> instruction: 0xa1a50100"												
streq	r0	 [r0	 -r0]											
		"; <UNDEFINED> instruction: 0x00010fb6"												
addseq	sl	 r6	 r1	 lsl #10										
streq	r0	 [r0]	 -r0											
andeq	r0	 r1	 sl	 lsr #27										
adceq	r7	 r1	 r1	 lsl #26										
movwcc	r0	 #4096	"; 0x1000"											
streq	r0	 [r0	 -r1]											
ldrdeq	r1	 [r1]	 -r8											
adceq	r7	 r1	 r1	 lsl #26										
stmdaeq	r0	 {}	"; <UNPREDICTABLE>"											
andeq	r1	 r1	 ip	 lsl #2										
tstge	r1	 r1	 lsl #6											
mrseq	r0	 (UNDEF: 0)												
andeq	r0	 r0	 r9	 ror #2										
tsteq	fp	 r9	 lsl #12											
mrseq	r0	 (UNDEF: 83)												
andeq	r0	 r0	 r1	 lsr #1										
tsteq	r0	 fp	 lsl #2											
mrseq	r0	 (UNDEF: 85)												
muleq	r0	 r6	 r0											
tsteq	r0	 fp	 lsl #16											
mrseq	r0	 (UNDEF: 86)												
muleq	r0	 r6	 r0											
svceq	0x00910a00													
stmdblt	r1	 {r0}												
andeq	r8	 r1	 r1	 lsl #24										
cmpne	r0	 r0	 lsl #14											
stmdblt	r1	 {r0}												
andeq	r0	 r0	 r1	 lsr #1										
tsteq	pc	 r7	 lsl #12											
		"; <UNDEFINED> instruction: 0xa1b90100"												
andeq	r0	 r0	 r0											
tsteq	r1	 ip	 lsl #8											
ldfhie	f0	 [r7]	 {-0}											
stmdavs	r0	 {}	"; <UNPREDICTABLE>"											
stmdaeq	r0	 {r0	 r1	 r2	 r3	 r5	 ip}							
mrseq	r0	 (UNDEF: 0)												
muleq	r1	 ip	 r5											
sbcsne	r0	 r8	 r0	 lsl #26										
strpl	r0	 [r1	 -r1]											
andeq	r0	 r0	 r1	 lsr #1										
andeq	r1	 r0	 r6	 asr #16										
adcseq	r0	 sl	 r0	 lsl #28										
svccs	0x00700000													
andeq	r0	 r8	 r0	 lsl r0										
stcls	0	 cr0	 [r1]	 {-0}										
ldrdeq	r0	 [r0]	 -r2											
andeq	ip	 r0	 pc	 lsl #20										
andseq	r6	 r8	 r0	 lsl #14										
strne	r0	 [lr	 -r0]											
stmdavc	r0	 {r0}												
stmdaeq	r0	 {r0	 r1	 r2	 r3	 r5	 ip}							
mrseq	r0	 (UNDEF: 0)												
muleq	r1	 ip	 pc	"; <UNPREDICTABLE>"										
teqeq	r7	 r0	 lsl #30											
stmne	r8	 {}	"; <UNPREDICTABLE>"											
andne	r0	 r0	 r0											
andeq	r1	 r1	 fp	 asr r1										
svccs	0x00809101													
andeq	r0	 r8	 r0	 lsl r0										
stcls	0	 cr0	 [r1]	 {-0}										
andeq	r0	 r0	 pc	 lsl r2										
tsteq	r1	 r1	 lsl r0											
orrsge	r0	 r1	 r0	 lsl #2										
mrseq	r0	 (UNDEF: 0)												
svceq	0x00b61150													
tstls	r1	 r1												
andeq	r0	 r0	 ip	 lsl #1										
adfeqs	f5	 f0	 f1											
strdeq	r0	 [r0]	 -r4											
andseq	r2	 r0	 r8	 lsl #31										
andeq	r0	 r0	 r8											
subeq	r9	 r1	 #256	"; 0x100"										
andseq	r0	 r2	 r0											
tsteq	r0	 r1												
tsteq	fp	 r0	 asr r2											
mrspl	r0	 (UNDEF: 1)												
cmneq	r9	 r0	 lsl #28											
svccs	0x00900000													
andeq	r0	 r8	 r0	 lsl r0										
stcls	0	 cr0	 [r1]	 {-0}										
andeq	r0	 r0	 r3	 ror #4										
andeq	r7	 r1	 r2	 lsl r5										
subsne	r0	 r0	 #0	2										
andeq	r0	 r0	 r0	 lsl #3										
stfeqs	f5	 [r0]	 {1}											
ldrdeq	r1	 [r1]	 -sp											
addseq	ip	 r6	 r1	 lsl #26										
svccs	0x00980000													
andseq	r0	 r0	 r0	 lsl r0										
stcls	0	 cr0	 [r1]	 {-0}										
		"; <UNDEFINED> instruction: 0x000002bb"												
tsteq	r0	 sp	 lsl #16											
bicge	r0	 sp	 r0	 lsl #2										
stmdbge	r0	 {}	"; <UNPREDICTABLE>"											
movwne	r0	 #24												
andeq	r4	 r0	 r5	 lsr #12										
addseq	ip	 r6	 r1	 lsl #30										
blhi	4c2840 <__undef_stack+0x3b0880>													
tsteq	r0	 ip	 lsr r0											
ldrdeq	r9	 [r0]	 -r0											
adcseq	r1	 sl	 r0	 lsl #8										
svccs	0x00980000													
andeq	r0	 r8	 r0	 lsl r0										
andle	r0	 r1	 #0											
andeq	ip	 r0	 pc	 lsl #20										
andseq	sl	 r8	 r0	 lsl #18										
stceq	0	 cr0	 [r0]	 {-0}										
andeq	r1	 r1	 r5	 asr #2										
adceq	lr	 r1	 r1	 lsl #16										
svccs	0x00a80000													
eoreq	r0	 r4	 r0	 lsl r0										
stcls	0	 cr0	 [r1]	 {-0}										
andeq	r0	 r0	 ip	 asr #6										
tsteq	r0	 sp	 lsl #16											
mvnge	r0	 r0	 lsl #2											
bgt	2888 <_HEAP_SIZE+0x888>													
movwne	r0	 #24												
andeq	r4	 r0	 r5	 lsr #12										
adceq	lr	 r1	 r1	 lsl #20										
blhi	4c2898 <__undef_stack+0x3b08d8>													
tsteq	r0	 ip	 lsr r0											
andeq	sl	 r0	 fp	 ror #3										
tsteq	r7	 r0	 lsl #10											
svccs	0x00a80000													
andeq	r0	 r8	 r0	 lsl r0										
stc	0	 cr0	 [r1	 #-0]										
andeq	r0	 r0	 r6	 lsl r3										
andeq	r2	 r1	 pc	 lsl #14										
andseq	ip	 r8	 r0	 lsl #20										
tstcc	r4	 #0												
andlt	r0	 r0	 r1											
strne	r1	 [r0]	 #-47	"; 0xffffffd1"										
mrseq	r0	 (UNDEF: 0)												
smlaltteq	r0	 r4	 pc	 pc	"; <UNPREDICTABLE>"									
stmiane	fp!	 {}^	"; <UNPREDICTABLE>"											
andslt	r0	 r6	 r0											
strne	r1	 [r0]	 #-47	"; 0xffffffd1"										
strne	r0	 [r0	 -r0]											
andeq	r0	 r0	 r0	 asr r1										
strdeq	r1	 [r0]	 -lr											
andeq	r5	 r1	 r7	 lsl ip										
andseq	r1	 r9	 r0	 lsl #24										
andeq	r0	 r0	 r0											
tsteq	r0	 r8	 lsl pc											
mrseq	r0	 (UNDEF: 20)												
andseq	r2	 r0	 ip	 asr #31										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0x03ac9c01"												
andspl	r0	 r9	 r0											
tsteq	r0	 r1	 lsl r1											
adceq	r0	 r1	 r4	 lsl #2										
andpl	r0	 r1	 r0											
tsteq	pc	 sl	 lsl r6	"; <UNPREDICTABLE>"										
mrseq	r0	 (UNDEF: 20)												
muleq	r0	 r6	 r0											
andeq	r1	 r0	 lr	 lsr r9										
subeq	r2	 r6	 fp	 lsl #10										
mrseq	r0	 (UNDEF: 22)												
muleq	r0	 r6	 r0											
andeq	pc	 r0	 fp	 lsl r4	"; <UNPREDICTABLE>"									
eorne	sp	 pc	 r0											
andeq	r0	 r0	 r0	 lsl #16										
mrseq	r0	 (UNDEF: 26)												
andeq	r0	 r1	 r2	 lsl fp										
subsne	r0	 r1	 #0	2										
andeq	r0	 r0	 r0	 lsl #2										
andeq	r5	 r0	 r1											
tsteq	r1	 r8	 lsl sp											
tsteq	sp	 r0	 lsl #2											
		"; <UNDEFINED> instruction: 0x00102fd8"												
andeq	r0	 r0	 r4	 lsr #32										
strbeq	r9	 [r6]	 #-3073	"; 0xfffff3ff"										
andspl	r0	 r9	 r0											
tsteq	r0	 r1	 lsl r1											
adceq	r0	 r1	 sp	 lsl r1										
andpl	r0	 r1	 r0											
tsteq	pc	 sl	 lsl r6	"; <UNPREDICTABLE>"										
tsteq	sp	 r0	 lsl #2											
andeq	r0	 r0	 r1	 lsr #1										
andeq	r1	 r0	 pc	 asr r9										
subeq	r2	 r6	 fp	 lsl #10										
tsteq	pc	 r0	 lsl #2											
andeq	r0	 r0	 r1	 lsr #1										
andeq	r3	 r1	 ip	 lsl r3										
eorne	sp	 pc	 r0	 lsl #24										
andeq	r1	 r0	 r0	 lsl #16										
teqeq	r1	 r0	 lsl #2											
andeq	r0	 r0	 r6	 lsr #8										
andeq	r4	 r1	 pc	 lsl #8										
andseq	r5	 r9	 r0	 lsl #30										
svccs	0x00dc1600													
andseq	r0	 r8	 r0	 lsl r0										
andspl	r0	 r7	 r0											
andhi	r0	 r0	 r1											
smladne	r0	 r9	 r0	 r0										
andeq	r0	 r0	 ip	 asr r1										
andeq	r1	 r0	 r3	 asr #19										
ldmdbvs	fp	 {}	"; <UNPREDICTABLE>"											
vst4.8	{d0-d3}	 [r0]	 r1											
stmdaeq	r0	 {r0	 r1	 r2	 r3	 r5	 ip}							
mrseq	r0	 (UNDEF: 0)												
andshi	r0	 r2	 r3	 lsr #2										
tsteq	r0	 r1												
cmneq	r5	 r3	 asr r2											
andpl	r0	 r1	 r0											
strle	r0	 [lr]	 -r0											
stc2	0	 cr0	 [r0]	 {-0}										
stceq	0	 cr1	 [r0]	 {47}	"; 0x2f"									
mrseq	r0	 (UNDEF: 0)												
muleq	r4	 ip	 r3											
rsceq	r0	 r7	 r0	 lsl #30										
ldmibne	r5!	 {}^	"; <UNPREDICTABLE>"											
stcne	0	 cr0	 [r0	 #-0]										
andeq	r0	 r0	 r3	 lsr r1										
andseq	r3	 r0	 r8											
andeq	r0	 r0	 r0	 lsr #32										
strmi	r9	 [pc]	 #-3073	"; 2a1c <_HEAP_SIZE+0xa1c>"										
strne	r0	 [r0]	 -r1											
smladne	r0	 sl	 r0	 r0										
andeq	r0	 r0	 r0	 asr r1										
andeq	r1	 r0	 r7	 lsr sl										
andeq	r5	 r1	 r7	 lsl ip										
andseq	r6	 sl	 r0	 lsl #6										
strls	r0	 [r0	 -r0]											
streq	r0	 [r0]	 #-1											
andeq	r0	 lr	 r0	 lsl #28										
andne	r0	 r1	 #0	8										
tsteq	r0	 fp	 lsl #2											
andeq	r1	 r1	 r3	 lsl #3										
muleq	r1	 r9	 fp											
andseq	r3	 r0	 r8	 lsr #32										
andeq	r0	 r0	 r0	 lsr #1										
andeq	r1	 r0	 sp	 lsl #16										
andcc	r0	 r7	 #131072	"; 0x20000"										
movweq	r0	 #64	"; 0x40"											
andeq	r1	 r1	 lr	 lsr #3										
eoreq	r4	 r5	 r2	 lsl #2										
mrseq	r0	 (UNDEF: 2)												
eorseq	r3	 r0	 r6	 lsl #20										
stmdaeq	r1	 {r9}												
		"; <UNDEFINED> instruction: 0x000032b4"												
sfmhi	f0	4	 [r5]	 {2}										
andeq	r0	 r0	 #8											
ldrteq	r0	 [r6]	 r2	 lsl #14										
streq	r0	 [r2]	 #-0											
eoreq	r7	 lr	 r5	 lsl #14										
cdpeq	3	14	 cr0	 cr12	 cr0	 {0}								
andpl	r0	 r3	 r1											
andeq	r0	 r0	 r5	 rrx										
blx	1c3aaa <__undef_stack+0xb1aea>													
andeq	r0	 r0	 #42	"; 0x2a"										
bne	1e43ec8 <__undef_stack+0x1d31f08>													
streq	r0	 [r4]	 #-0											
strbtvc	r6	 [lr]	 #-2309	"; 0xfffff6fb"										
streq	r0	 [r4	 -r0	 lsl #4]										
andeq	r3	 r0	 r5	 ror #20										
eorscc	r7	 r3	 #20971520	"; 0x1400000"										
bpl	1583ec0 <__undef_stack+0x1471f00>													
andeq	r0	 r0	 #0											
subcc	r0	 r1	 r1	 lsl #16										
streq	r0	 [r2]	 #-0											
eorseq	r0	 r6	 r7	 lsl #24										
lslne	r0	 r0	 #12											
tstpl	r1	 r1												
andseq	r3	 r0	 r8	 lsr #32										
andeq	r0	 r0	 r0	 asr r0										
tsteq	pc	 r1	 lsl #24											
stcvc	0	 cr0	 [r7	 #-0]										
tsteq	r0	 r1	 lsl r1											
andeq	r2	 r0	 r1	 asr ip										
andseq	r9	 sl	 r0	 lsl #10										
subcc	r0	 r8	 r0	 lsl #16										
cmneq	r3	 r0	 lsl r0											
sbcseq	r0	 r7	 r0											
mrseq	r0	 (UNDEF: 9)												
ldmdbeq	r0!	 {r0	 r4	 r6	 r8}									
strvc	r5	 [r2]	 #-1											
stmdapl	r8	 {}	"; <UNPREDICTABLE>"											
movwvc	r1	 #48	"; 0x30"											
bl	2b1c <_HEAP_SIZE+0xb1c>													
stmdbeq	r0	 {}	"; <UNPREDICTABLE>"											
strvc	r5	 [r2]	 -r1	 lsl #2										
stmdavs	r8	 {}	"; <UNPREDICTABLE>"											
movwvc	r1	 #48	"; 0x30"											
		"; <UNDEFINED> instruction: 0xff000001"												
stmdbeq	r0	 {}	"; <UNPREDICTABLE>"											
strvc	r5	 [r2	 #-257]	"; 0xfffffeff"										
stmdavc	sl	 {}	"; <UNPREDICTABLE>"											
movwvc	r1	 #48	"; 0x30"											
stmdbeq	r0	 {r0}												
tstcc	r1	 r1	 lsl #2											
stchi	0	 cr0	 [r6	 #-0]										
tsteq	r0	 r1	 lsl r1											
eorsne	r7	 r0	 sl	 ror #16										
andeq	r5	 r0	 r0											
ldfvss	f0	 [ip]												
streq	r0	 [r0	 -r1]											
andeq	r1	 r1	 sp	 ror r1										
cmneq	sp	 r1	 lsl #20											
bne	fef42b68 <LRemap+0xf42b59>													
stcvs	0	 cr0	 [fp]	 {-0}										
tsteq	r0	 pc	 ror #14											
andeq	r8	 r0	 ip	 ror #2										
andseq	sp	 sl	 r0	 lsl #22										
orrsne	r0	 fp	 r0	 lsl #24										
stcvs	0	 cr0	 [r1	 #-4]										
andeq	r0	 r0	 r1	 lsl #1										
strdeq	r1	 [r0]	 -r9											
eorsne	r8	 r0	 sp	 lsl #24										
andeq	r8	 r1	 r0	 lsl #18										
addscc	r0	 ip	 r0	 lsl #26										
orreq	r0	 r9	 r0	 lsl r0										
stcge	0	 cr0	 [sp]	 {-0}										
stmdbhi	r0	 {r4	 r5	 ip}										
andeq	r0	 r0	 r1											
eoreq	r0	 ip	 lr	 lsl #8										
mrsls	r0	 CPSR												
streq	r0	 [r0]	 #-271	"; 0xfffffef1"										
andeq	r8	 r1	 r7	 ror #19										
addeq	r1	 r1	 r0											
tsthi	r0	 r0												
andeq	r0	 r0	 r0											
tsteq	sp	 r1	 lsl sl											
mvnhi	r0	 r0	 lsl #8											
andne	r0	 r0	 r0											
andeq	r0	 r0	 r1	 lsl #1										
addseq	r0	 r0	 r0											
andeq	r0	 r2	 r0											
andeq	r0	 r0	 r1	 lsl #30										
stmiane	lr	 {r2	 r8}^											
sbccc	r0	 r8	 r0											
tstcc	r8	 r0	 lsl r0											
rsbvc	r0	 r3	 r0	 lsl r0										
mcrvs	15	3	 r5	 cr9	 cr5	 {3}								
teqpl	lr	 #1761607680	"; 0x69000000"											
ldcpl	3	 cr4	 [sl]	 #-0										
ldmdbvs	r3!	 {r2	 r5	 r6	 r8	 sl	 sp	 lr}^						
ldclpl	14	 cr6	 [r3]	 #-412	"; 0xfffffe64"									
bvs	1bdf5c4 <__undef_stack+0x1acd604>													
svcpl	0x00746365													
rsbsvc	r5	 r0	 #13056	"; 0x3300"										
cmnvs	r5	 #454656	"; 0x6f000"											
mrccs	15	1	 r5	 cr3	 cr4	 {3}								
cfstrdpl	mvd6	 [fp]	 #-460	"; 0xfffffe34"										
cmnmi	r3	 #272629760	"; 0x10400000"											
blvs	18de9d0 <__undef_stack+0x17cca10>													
stclvs	9	 cr7	 [r3]	 #-268	"; 0xfffffef4"									
subsvs	r7	 pc	 #-1811939327	"; 0x94000001"										
subsvc	r7	 ip	 r3	 ror r0										
cmpvs	pc	 #30146560	"; 0x1cc0000"											
ldrbvs	r7	 [r4	 #-623]!	"; 0xfffffd91"										
svcpl	0x00396178													
stmdbvs	ip!	 {r4	 r5	 sl	 fp	 ip	 lr}^							
cmnvs	r2	 #-2013265919	"; 0x88000001"											
cmnvs	r4	 ip	 asr r3											
cfstrdvs	mvd6	 [r1]	 #-440	"; 0xfffffe48"										
svcpl	0x00656e6f													
subscc	r3	 pc	 #1979711488	"; 0x76000000"										
cmnvs	r2	 #92	6	"; 0x70000001"										
strbpl	r4	 [lr	 #-1792]	"; 0xfffff900"										
subscs	r4	 r3	 r0	 lsr #2										
ldrtcc	r2	 [r2]	 #-3634	"; 0xfffff1ce"										
eorseq	r3	 r1	 lr	 lsr #10										
addseq	r8	 r5	 r1											
andeq	r0	 r4	 r0											
andeq	r0	 r0	 r5	 lsl pc										
bleq	483084 <__undef_stack+0x3710c4>													
bllt	42c7c <SLCRL2cRamConfig+0x22a7a>													
stmdbls	r0	 {r0	 r4	 r8}										
strlt	r0	 [r0]	 #-267	"; 0xfffffef5"										
streq	r1	 [r0]	 #-56	"; 0xffffffc8"										
strne	r0	 [r0	 -r0]											
andeq	r0	 r0	 #25											
eorscc	r0	 sl	 r1	 lsl #12										
mrseq	r0	 (UNDEF: 2)												
eorseq	fp	 r2	 r8	 lsl #8										
streq	r0	 [r2	 #-512]	"; 0xfffffe00"										
andeq	r0	 r0	 ip	 lsl #17										
strlt	r0	 [r7]	 -r2	 lsl #4										
movweq	r0	 #6												
cdpvs	5	6	 cr0	 cr9	 cr4	 {0}								
streq	r0	 [r2]	 #-116	"; 0xffffff8c"										
eorseq	r6	 sl	 r7	 lsl #10										
streq	r0	 [r8	 #-512]	"; 0xfffffe00"										
andeq	r1	 r0	 r9	 ror sl										
andcc	r0	 r7	 #131072	"; 0x20000"										
andeq	r0	 r0	 #64	"; 0x40"										
cdpcs	5	7	 cr0	 cr7	 cr4	 {0}								
streq	r0	 [r2]	 #-0											
eorseq	r0	 r6	 r7	 lsl #24										
streq	r0	 [r4	 -r0	 lsl #4]										
strdeq	r2	 [r0]	 -fp											
tstmi	r8	 r2	 lsl #2											
streq	r0	 [r0]	 #-48	"; 0xffffffd0"										
andeq	r1	 r1	 r3	 asr #3										
ldmcc	r4!	 {r1	 r8	 ip}										
andeq	r0	 r4	 r0	 lsl r0										
stcls	0	 cr0	 [r1]	 {-0}										
tsteq	r1	 r5	 lsl #8											
teqmi	r5	 r0	 lsl #2											
mrseq	r0	 (UNDEF: 0)												
strcs	r1	 [r1	 #-257]	"; 0xfffffeff"										
movweq	r1	 #45838	"; 0xb30e"											
tstne	lr	 lr	 lsl #22											
andne	r1	 r6	 r1	 lsl #4										
smlaldne	r9	 r2	 r7	 r9										
strcs	r0	 [r2]	 #-0											
vmlacc.f64	d0	 d11	 d0											
andeq	r0	 lr	 fp	 lsl #6										
eoreq	r0	 r4	 r0	 lsl #6										
bleq	f82c58 <__undef_stack+0xe70c98>													
andeq	r0	 r0	 r3	 lsl #16										
svccc	0x00012e04													
bcc	380c9c <__undef_stack+0x26ecdc>													
strcs	r3	 [fp	 -fp	 lsl #22]										
tstne	r3	 r9	 lsl r9											
andmi	r1	 r6	 r1	 lsl #4										
stmdbne	r2	 {r3	 r4	 r8	 r9	 sl	 ip	 pc}^						
andeq	r1	 r0	 r1	 lsl #6										
movweq	r0	 #1285	"; 0x505"											
blcc	2ce88c <__undef_stack+0x1bc8cc>													
andseq	r4	 r3	 #180224	"; 0x2c000"										
		"; <UNDEFINED> instruction: 0x06000017"												
stmdaeq	r3	 {r0	 r2}											
bleq	ec2d4c <__undef_stack+0xdb0d8c>													
strne	r1	 [r2	 -r9	 asr #6]										
strcc	r0	 [r7]	 #-0											
bcc	200c70 <__undef_stack+0xeecb0>													
stmdbmi	fp	 {r0	 r1	 r3	 r8	 r9	 fp	 ip	 sp}					
andseq	r0	 r7	 r3	 lsl r2										
teqeq	lr	 r0	 lsl #16											
mcreq	9	0	 r1	 cr3	 cr15	 {1}								
bleq	ec2d6c <__undef_stack+0xdb0dac>													
ldmdbne	ip!	 {r0	 r3	 r6	 r8	 r9	 ip}							
andeq	r1	 r0	 r1	 lsl #6										
andeq	r1	 r0	 r9	 lsl #16										
addhi	r0	 r9	 #0	20										
tsteq	r1	 r1	 lsl #2											
movwne	r1	 #4913	"; 0x1331"											
bhi	2c00a0 <__undef_stack+0x1ae0e0>													
andeq	r0	 r0	 #-2147483616	"; 0x80000020"										
stmdane	r2	 {r3	 r4	 r8	 ip	 pc}^								
stmdbhi	ip	 {}	"; <UNPREDICTABLE>"											
smlabbne	r1	 r2	 r1	 r0										
andseq	r3	 r3	 r1	 lsl #2										
andeq	r0	 pc	 r0	 lsl #26										
movtne	r0	 #39691	"; 0x9b0b"											
cdpcs	0	0	 cr0	 cr14	 cr0	 {0}								
tsteq	r9	 #1	30											
blcc	2ce900 <__undef_stack+0x1bc940>													
ldccc	9	 cr4	 [r3]	 {11}										
andeq	r0	 r0	 r9	 lsl r0										
strcs	r1	 [r1	 #-257]	"; 0xfffffeff"										
movweq	r1	 #45838	"; 0xb30e"											
tstne	lr	 lr	 lsl #22											
andne	r1	 r6	 r1	 lsl #4										
smlaldne	r9	 r2	 r7	 r9										
cdpcs	0	0	 cr0	 cr2	 cr0	 {0}								
tsteq	r9	 #1	30											
blcc	2ce928 <__undef_stack+0x1bc968>													
ldmdbmi	r9	 {r0	 r1	 r3	 r8	 r9	 sl	 sp}						
andne	r1	 r1	 #-1073741820	"; 0xc0000004"										
ldrls	r4	 [r8	 -r6]											
movwne	r1	 #6466	"; 0x1942"											
streq	r0	 [r3	 #-0]											
bcc	380d08 <__undef_stack+0x26ed48>													
stmdbmi	fp	 {r0	 r1	 r3	 r8	 r9	 fp	 ip	 sp}					
andseq	r0	 r7	 r3	 lsl r2										
andeq	r0	 r5	 r0	 lsl #8										
bleq	e82124 <__undef_stack+0xd70164>													
movtne	r0	 #39739	"; 0x9b3b"											
andeq	r1	 r0	 r2	 lsl #14										
movweq	r3	 #1029	"; 0x405"											
blcc	2ce948 <__undef_stack+0x1bc988>													
andseq	r4	 r3	 #180224	"; 0x2c000"										
		"; <UNDEFINED> instruction: 0x06000017"												
smlabbeq	r1	 r9	 r2	 r8										
teqne	r1	 #1073741828	"; 0x40000004"											
andeq	r1	 r0	 r1	 lsl #6										
orreq	r8	 r2	 r7	 lsl #20										
tstls	r8	 r0	 lsl #4											
andeq	r1	 r0	 r2	 asr #16										
orreq	r8	 r2	 r8	 lsl #18										
tstcc	r1	 r1	 lsl #2											
stmdbeq	r0	 {r0	 r1	 r4}										
bleq	2c01e8 <__undef_stack+0x1ae228>													
stmdaeq	r3	 {r1	 r2	 r3	 r4	 r5	 r8	 r9	 fp}					
svceq	0x000a0000													
stmdbmi	fp	 {r8	 r9	 fp}										
bleq	1b4 <L2CCDataLatency+0x93>													
mcreq	0	0	 r0	 cr3	 cr4	 {1}								
bleq	ec2e58 <__undef_stack+0xdb0e98>													
ldmdbne	pc!	 {r0	 r3	 r6	 r8	 r9	 ip}	"; <UNPREDICTABLE>"						
andeq	r1	 r0	 r2	 lsl #16										
movweq	r3	 #1036	"; 0x40c"											
blcc	2ce9a0 <__undef_stack+0x1bc9e0>													
svccc	0x0013490b													
andseq	r0	 r8	 r9	 lsl r2										
tsteq	r1	 r0	 lsl #26											
movwne	r1	 #4937	"; 0x1349"											
mrscs	r0	 (UNDEF: 14)												
svccs	0x00134900													
svceq	0x0000000b													
bleq	2c0230 <__undef_stack+0x1ae270>													
vmoveq.16	d3[0]	 r0												
cdpcs	0	1	 cr0	 cr0	 cr0	 {0}								
tsteq	r9	 #1	30											
blcc	2ce9e8 <__undef_stack+0x1bca28>													
ldmdbmi	r9	 {r0	 r1	 r3	 r8	 r9	 sl	 sp}						
tsteq	r9	 r3	 lsl ip											
tstne	r0	 r3	 lsl r0											
movtne	r0	 #36869	"; 0x9005"											
cdpcs	0	1	 cr0	 cr2	 cr0	 {0}								
tsteq	r9	 #1	30											
blcc	2cea04 <__undef_stack+0x1bca44>													
ldccc	7	 cr2	 [r9]	 {11}										
andseq	r0	 r3	 r9	 lsl r1										
teqeq	lr	 r0	 lsl #6											
mcreq	9	0	 r1	 cr3	 cr15	 {1}								
bleq	ec2ec8 <__undef_stack+0xdb0f08>													
movtne	r1	 #39207	"; 0x9927"											
andeq	r1	 r0	 ip	 lsr r9										
tsteq	r1	 r0	 lsl #2											
bleq	4c3a84 <__undef_stack+0x3b1ac4>													
cdpeq	14	1	 cr0	 cr11	 cr3	 {0}								
		"; <UNDEFINED> instruction: 0x06120111"												
addsmi	r1	 r9	 #16	14	"; 0x400000"									
andeq	r0	 r0	 #23											
ldmdbne	pc!	 {r1	 r2	 r3	 r5	 r8}	"; <UNPREDICTABLE>"							
bleq	e83a14 <__undef_stack+0xd71a54>													
stmdbne	r7!	 {r0	 r1	 r3	 r4	 r5	 r8	 r9	 fp}					
tsteq	r1	 r9	 asr #6											
stmdane	r0	 {r1	 r4	 r9	 sl}^									
		"; <UNDEFINED> instruction: 0x01194297"												
movweq	r0	 #19												
cdpeq	0	0	 cr0	 cr3	 cr5	 {0}								
bleq	ec2f0c <__undef_stack+0xdb0f4c>													
strne	r1	 [r2	 -r9	 asr #6]										
streq	r0	 [r4	 #-0]											
bcc	200e30 <__undef_stack+0xeee70>													
stmdbmi	fp	 {r0	 r1	 r3	 r8	 r9	 fp	 ip	 sp}					
andseq	r0	 r7	 r3	 lsl r2										
eorseq	r0	 r4	 r0	 lsl #10										
bleq	e8224c <__undef_stack+0xd7028c>													
movtne	r0	 #39739	"; 0x9b3b"											
andeq	r1	 r0	 r2	 lsl #14										
orreq	r8	 r2	 r6	 lsl #18										
tstcc	r1	 r1	 lsl #2											
andseq	r0	 r3	 r3	 lsl r1										
addhi	r0	 sl	 #0	14										
stmdane	r2	 {r0}												
mulseq	r8	 r1	 r2											
addhi	r0	 r9	 #0	16										
tsteq	r1	 r1	 lsl #2											
andeq	r1	 r0	 r1	 lsr r3										
bleq	9294 <SLCRlockKey+0x1c19>													
movweq	r3	 #48651	"; 0xbe0b"											
beq	298 <L2CCDataLatency+0x177>													
bleq	2c02b8 <__undef_stack+0x1ae2f8>													
andeq	r1	 r0	 r9	 asr #6										
movweq	r3	 #1035	"; 0x40b"											
blcc	2ceac0 <__undef_stack+0x1bcb00>													
svccc	0x0013490b													
andseq	r0	 r8	 r9	 lsl r2										
eorseq	r0	 r4	 r0	 lsl #24										
bleq	e822a4 <__undef_stack+0xd702e4>													
movtne	r0	 #39739	"; 0x9b3b"											
stmdane	r2	 {r0	 r1	 r2	 r3	 r4	 r5	 r8	 fp	 ip}				
mrseq	r0	 (UNDEF: 13)												
tsteq	r3	 r1	 lsl #18											
mcreq	0	0	 r0	 cr0	 cr3	 {0}								
movtne	r0	 #36897	"; 0x9021"											
andeq	r0	 r0	 pc	 lsr #22										
bleq	92f4 <SLCRlockKey+0x1c79>													
movweq	r3	 #48651	"; 0xbe0b"											
andne	r0	 r0	 lr											
ldmdbne	pc!	 {r1	 r2	 r3	 r5	 r8}	"; <UNPREDICTABLE>"							
bleq	e83ad4 <__undef_stack+0xd71b14>													
stmdbne	r7!	 {r0	 r1	 r3	 r4	 r5	 r8	 r9	 fp}					
ldmdbne	ip!	 {r0	 r3	 r6	 r8	 r9	 ip}							
andeq	r1	 r0	 r1	 lsl #6										
stmdbmi	r0	 {r0	 r4	 r8	 sl}									
andne	r0	 r0	 #19											
ldmdbne	pc!	 {r1	 r2	 r3	 r5	 r8}	"; <UNPREDICTABLE>"							
bleq	e83af0 <__undef_stack+0xd71b30>													
stmdbne	r7!	 {r0	 r1	 r3	 r4	 r5	 r8	 r9	 fp}					
movwne	r1	 #6460	"; 0x193c"											
cdpcs	0	1	 cr0	 cr3	 cr0	 {0}								
tsteq	r9	 #1	30											
blcc	2ceb30 <__undef_stack+0x1bcb70>													
ldmdbmi	r9	 {r0	 r1	 r3	 r8	 r9	 sl	 sp}						
andseq	r3	 r9	 r3	 lsl ip										
mrsne	r0	 (UNDEF: 1)												
movwne	r2	 #58625	"; 0xe501"											
blne	380f38 <__undef_stack+0x26ef78>													
andne	r1	 r1	 #-2147483645	"; 0x80000003"										
ldmdbls	r7	 {r1	 r2	 ip}										
andeq	r1	 r0	 r2	 asr #14										
svccc	0x00012e02													
bcc	380f84 <__undef_stack+0x26efc4>													
strcs	r3	 [fp	 -fp	 lsl #22]										
andne	r1	 r1	 #1073741830	"; 0x40000006"										
ldrls	r4	 [r8	 -r6]											
movwne	r1	 #6466	"; 0x1942"											
streq	r0	 [r3	 #-0]											
bcc	380f38 <__undef_stack+0x26ef78>													
stmdbmi	fp	 {r0	 r1	 r3	 r8	 r9	 fp	 ip	 sp}					
andseq	r0	 r8	 r3	 lsl r2										
andeq	r0	 r5	 r0	 lsl #8										
bleq	e82354 <__undef_stack+0xd70394>													
movtne	r0	 #39739	"; 0x9b3b"											
andeq	r1	 r0	 r2	 lsl #14										
movweq	r3	 #1029	"; 0x405"											
blcc	2ceb90 <__undef_stack+0x1bcbd0>													
andseq	r4	 r3	 #180224	"; 0x2c000"										
		"; <UNDEFINED> instruction: 0x06000017"												
bleq	2c03a0 <__undef_stack+0x1ae3e0>													
andeq	r1	 r0	 r9	 asr #6										
bleq	9388 <SLCRlockKey+0x1d0d>													
movweq	r3	 #48651	"; 0xbe0b"											
stmdaeq	r0	 {r3}												
ldmdbne	pc!	 {r1	 r2	 r3	 r5	 r8}	"; <UNPREDICTABLE>"							
bleq	e83b88 <__undef_stack+0xd71bc8>													
stmdbne	r7!	 {r0	 r1	 r3	 r4	 r5	 r8	 r9	 fp}					
tsteq	r1	 r9	 asr #6											
stmdane	r0	 {r1	 r4	 r9	 sl}^									
		"; <UNDEFINED> instruction: 0x01194297"												
stmdbeq	r0	 {r0	 r1	 r4}										
ldmdbne	pc!	 {r1	 r2	 r3	 r5	 r8}	"; <UNPREDICTABLE>"							
bleq	e83ba4 <__undef_stack+0xd71be4>													
stmdbne	r7!	 {r0	 r1	 r3	 r4	 r5	 r8	 sl}						
		"; <UNDEFINED> instruction: 0x06120111"												
addsmi	r1	 r7	 #64	16	"; 0x400000"									
andseq	r0	 r3	 r9	 lsl r1										
andeq	r0	 r5	 r0	 lsl #20										
bleq	e83bbc <__undef_stack+0xd71bfc>													
movtne	r0	 #38203	"; 0x953b"											
andeq	r1	 r0	 r2	 lsl #16										
movweq	r0	 #1291	"; 0x50b"											
blcc	2cebe0 <__undef_stack+0x1bcc20>													
andseq	r4	 r3	 #81920	"; 0x14000"										
stceq	0	 cr0	 [r0]	 {23}										
mcreq	0	0	 r0	 cr3	 cr4	 {1}								
ldreq	r0	 [fp	 #-2874]!	"; 0xfffff4c6"										
strne	r1	 [r2	 -r9	 asr #6]										
cdpcs	0	0	 cr0	 cr13	 cr0	 {0}								
tsteq	r9	 #1	30											
blcc	2cec18 <__undef_stack+0x1bcc58>													
ldmdbmi	r9	 {r0	 r2	 r8	 r9	 sl	 sp}							
andne	r1	 r1	 #-1073741820	"; 0xc0000004"										
ldrls	r4	 [r8	 -r6]											
movwne	r1	 #6466	"; 0x1942"											
streq	r0	 [lr	 #-0]											
bcc	380ff8 <__undef_stack+0x26f038>													
stmdbmi	r5	 {r0	 r1	 r3	 r8	 r9	 fp	 ip	 sp}					
andseq	r0	 r7	 r3	 lsl r2										
eorseq	r0	 r4	 r0	 lsl #30										
bleq	e82414 <__undef_stack+0xd70454>													
movtne	r0	 #38203	"; 0x953b"											
andeq	r1	 r0	 r2	 lsl #16										
movweq	r3	 #1040	"; 0x410"											
blcc	2cec38 <__undef_stack+0x1bcc78>													
andseq	r4	 r3	 #81920	"; 0x14000"										
tstne	r0	 r7	 lsl r0											
movtne	r0	 #37121	"; 0x9101"											
andeq	r1	 r0	 r1	 lsl #6										
stmdbmi	r0	 {r1	 r4	 r8	 sp}									
andeq	r2	 fp	 r3	 lsl pc										
eoreq	r1	 r4	 r0	 lsl #6										
bleq	f83064 <__undef_stack+0xe710a4>													
andeq	r0	 r0	 r3	 lsl #28										
movweq	r3	 #1044	"; 0x414"											
blcc	2cec7c <__undef_stack+0x1bccbc>													
svccc	0x0013490b													
andseq	r0	 r8	 r9	 lsl r2										
eorseq	r1	 r4	 r0	 lsl #10										
bleq	e82460 <__undef_stack+0xd704a0>													
movtne	r0	 #39739	"; 0x9b3b"											
stmdane	r2	 {r0	 r1	 r2	 r3	 r4	 r5	 r8	 fp	 ip}				
ldrcs	r0	 [r6]	 -r0											
andseq	r4	 r3	 r0	 lsl #18										
mrsne	r0	 (UNDEF: 1)												
movwne	r2	 #58625	"; 0xe501"											
blne	38109c <__undef_stack+0x26f0dc>													
andne	r1	 r1	 #-2147483645	"; 0x80000003"										
ldmdbls	r7	 {r1	 r2	 ip}										
andeq	r1	 r0	 r2	 asr #14										
svccc	0x00012e02													
bcc	3810e8 <__undef_stack+0x26f128>													
strcs	r3	 [fp	 -fp	 lsl #22]										
tstne	r3	 r9	 lsl r9											
andmi	r1	 r6	 r1	 lsl #4										
stmdbne	r2	 {r3	 r4	 r9	 sl	 ip	 pc}^							
andeq	r1	 r0	 r1	 lsl #6										
movweq	r0	 #1283	"; 0x503"											
blcc	2cecd8 <__undef_stack+0x1bcd18>													
andseq	r4	 r3	 #180224	"; 0x2c000"										
streq	r0	 [r0]	 #-23	"; 0xffffffe9"										
stmdaeq	r3	 {r0	 r2}											
bleq	ec3198 <__undef_stack+0xdb11d8>													
strne	r1	 [r2	 -r9	 asr #6]										
strcc	r0	 [r5]	 #-0											
bcc	2010bc <__undef_stack+0xef0fc>													
stmdbmi	fp	 {r0	 r1	 r3	 r8	 r9	 fp	 ip	 sp}					
andseq	r0	 r7	 r3	 lsl r2										
eorseq	r0	 r4	 r0	 lsl #12										
bleq	e83cd8 <__undef_stack+0xd71d18>													
movtne	r0	 #39739	"; 0x9b3b"											
andeq	r1	 r0	 r2	 lsl #14										
movweq	r3	 #1031	"; 0x407"											
blcc	2ced14 <__undef_stack+0x1bcd54>													
andseq	r4	 r3	 #180224	"; 0x2c000"										
stmdaeq	r0	 {r3	 r4}											
andeq	r8	 r1	 r9	 lsl #5										
teqne	r1	 #1073741828	"; 0x40000004"											
strcs	r0	 [r9]	 #-0											
vmlacc.f64	d0	 d11	 d0											
andeq	r0	 r8	 fp	 lsl #6										
andeq	r0	 pc	 r0	 lsl #20										
movtne	r0	 #39691	"; 0x9b0b"											
mrseq	r0	 (UNDEF: 11)												
tsteq	r3	 r1	 lsl #18											
stceq	0	 cr0	 [r0]	 {19}										
movtne	r0	 #36897	"; 0x9021"											
andeq	r0	 r0	 pc	 lsr #22										
bleq	954c <SLCRlockKey+0x1ed1>													
movweq	r3	 #48651	"; 0xbe0b"											
cdpeq	0	0	 cr0	 cr0	 cr14	 {0}								
mcreq	0	0	 r0	 cr3	 cr4	 {1}								
bleq	ec3210 <__undef_stack+0xdb1250>													
ldmdbne	pc!	 {r0	 r3	 r6	 r8	 r9	 ip}	"; <UNPREDICTABLE>"						
andeq	r1	 r0	 r2	 lsl #16										
movweq	r3	 #1039	"; 0x40f"											
blcc	2ced58 <__undef_stack+0x1bcd98>													
svccc	0x0013490b													
andseq	r0	 r8	 r9	 lsl r2										
eoreq	r1	 r6	 r0											
andeq	r1	 r0	 r9	 asr #6										
svccc	0x00012e11													
bcc	3811b4 <__undef_stack+0x26f1f4>													
strcs	r3	 [fp	 -fp	 lsl #22]										
ldccc	9	 cr4	 [r3]	 {25}										
andne	r0	 r0	 #25											
movtne	r0	 #36869	"; 0x9005"											
mrseq	r0	 (UNDEF: 0)												
mcreq	1	1	 r0	 cr5	 cr1	 {0}								
vmoveq.32	d3[0]	 r0												
smmlane	r5	 fp	 lr	 r0										
		"; <UNDEFINED> instruction: 0x17100111"												
mulseq	r7	 r9	 r2											
eoreq	r0	 r4	 r0	 lsl #4										
bleq	f831ac <__undef_stack+0xe711ec>													
andeq	r0	 r0	 r3	 lsl #28										
bleq	9594 <SLCRlockKey+0x1f19>													
movweq	r3	 #48651	"; 0xbe0b"											
streq	r0	 [r0]	 #-8											
ldmdbne	pc!	 {r1	 r2	 r3	 r5	 r8}	"; <UNPREDICTABLE>"							
bleq	e83da4 <__undef_stack+0xd71de4>													
movtne	r0	 #39739	"; 0x9b3b"											
		"; <UNDEFINED> instruction: 0x06120111"												
addsmi	r1	 r7	 #64	16	"; 0x400000"									
andseq	r0	 r3	 r9	 lsl r1										
eorseq	r0	 r4	 r0	 lsl #10										
bleq	e83dbc <__undef_stack+0xd71dfc>													
movtne	r0	 #39739	"; 0x9b3b"											
andeq	r1	 r0	 r2	 lsl #16										
movweq	r3	 #1030	"; 0x406"											
blcc	2cede0 <__undef_stack+0x1bce20>													
andseq	r4	 r3	 #180224	"; 0x2c000"										
smladeq	r0	 r8	 r0	 r0										
smlabbeq	r1	 r9	 r2	 r8										
teqne	r1	 #1073741828	"; 0x40000004"											
andeq	r1	 r0	 r1	 lsl #6										
orreq	r8	 r2	 r8	 lsl #20										
tstls	r8	 r0	 lsl #4											
andeq	r1	 r0	 r2	 asr #16										
orreq	r8	 r2	 r9	 lsl #18										
mrscc	r1	 (UNDEF: 17)												
beq	638 <_ABORT_STACK_SIZE+0x238>													
movtne	r0	 #37121	"; 0x9101"											
andeq	r1	 r0	 r1	 lsl #6										
stmdbmi	r0	 {r0	 r1	 r3	 r8	 sp}								
andeq	r2	 fp	 r3	 lsl pc										
eorseq	r0	 r4	 r0	 lsl #24										
bleq	e83e10 <__undef_stack+0xd71e50>													
movtne	r0	 #39739	"; 0x9b3b"											
stmdane	r2	 {r0	 r1	 r2	 r3	 r4	 r5	 r8	 fp	 ip}				
strcc	r0	 [sp]	 #-0											
bcc	201214 <__undef_stack+0xef254>													
stmdbmi	fp	 {r0	 r1	 r3	 r8	 r9	 fp	 ip	 sp}					
andseq	r3	 r9	 #19	30	"; 0x4c"									
mcreq	0	0	 r0	 cr0	 cr8	 {0}								
ldmdbne	pc!	 {r1	 r2	 r3	 r5	 r8}	"; <UNPREDICTABLE>"							
bleq	e83e34 <__undef_stack+0xd71e74>													
stmdbne	r7!	 {r0	 r1	 r3	 r4	 r5	 r8	 r9	 fp}					
ldmdbne	ip!	 {r0	 r3	 r6	 r8	 r9	 ip}							
andeq	r1	 r0	 r1	 lsl #6										
stmdbmi	r0	 {r0	 r1	 r2	 r3	 r8	 sl}							
andne	r0	 r0	 r3	 lsl r0										
bleq	2c067c <__undef_stack+0x1ae6bc>													
andeq	r1	 r0	 r9	 asr #6										
svccc	0x00012e11													
bcc	3812b0 <__undef_stack+0x26f2f0>													
stccc	11	 cr3	 [fp]	 {11}										
andne	r0	 r0	 #25											
andeq	r0	 r0	 r8	 lsl r0										
tsteq	r1	 r0	 lsl #2											
bleq	4c3ef4 <__undef_stack+0x3b1f34>													
cdpeq	1,40E+01	1	 cr0	 cr11	 cr3	 {0}								
		"; <UNDEFINED> instruction: 0x06120111"												
addsmi	r1	 r9	 #16	14	"; 0x400000"									
andeq	r0	 r0	 #23											
bleq	2c0704 <__undef_stack+0x1ae744>													
vmoveq.16	d3[0]	 r0												
strcs	r0	 [r3]	 #-0											
vmlacc.f64	d0	 d11	 d0											
andeq	r0	 r8	 fp	 lsl #6										
eoreq	r0	 lr	 r0	 lsl #8										
mcreq	9	0	 r1	 cr3	 cr15	 {1}								
bleq	ec3378 <__undef_stack+0xdb13b8>													
andeq	r0	 r0	 r0	 lsr #22										
tstcc	r0	 r5	 lsl #28											
andne	r1	 r1	 #-1073741820	"; 0xc0000004"										
ldrls	r4	 [r8	 -r6]											
andeq	r1	 r0	 r2	 asr #18										
tstcc	r1	 r6	 lsl #28											
andne	r1	 r1	 #-1073741820	"; 0xc0000004"										
ldrls	r4	 [r8	 -r6]											
movwne	r1	 #6466	"; 0x1942"											
stmdbhi	r7	 {}	"; <UNPREDICTABLE>"											
smlabbne	r0	 r2	 r1	 r0										
andseq	r3	 r3	 r1	 lsl #2										
addhi	r0	 r9	 #0	16										
tsteq	r1	 r1												
		"; <UNDEFINED> instruction: 0x31194295"												
stmdbeq	r0	 {r0	 r1	 r4}										
ldmdbne	pc!	 {r1	 r2	 r3	 r5}	"; <UNPREDICTABLE>"								
bleq	e83ee4 <__undef_stack+0xd71f24>													
tsteq	r1	 fp	 lsr fp											
stmdane	r0	 {r1	 r4	 r9	 sl}^									
mulseq	r9	 r7	 r2											
teqeq	lr	 r0	 lsl #20											
mcreq	9	0	 r1	 cr3	 cr15	 {1}								
bleq	ec33d8 <__undef_stack+0xdb1418>													
		"; <UNDEFINED> instruction: 0x06120111"												
addsmi	r1	 r7	 #64	16	"; 0x400000"									
andseq	r0	 r3	 r9	 lsl r1										
tsteq	sp	 r0	 lsl #22											
cmpeq	r2	 r1	 lsr r3											
bleq	160645c <__undef_stack+0x14f449c>													
andeq	r0	 r0	 r9	 asr fp										
svccc	0x00002e0c													
bcc	381378 <__undef_stack+0x26f3b8>													
strcs	r3	 [fp	 -fp	 lsl #22]										
andseq	r3	 r9	 r9	 lsl ip										
mrsne	r0	 (UNDEF: 1)												
mrsne	r1	 (UNDEF: 6)												
movweq	r1	 #4609	"; 0x1201"											
strcs	r1	 [r8	 #-2824]	"; 0xfffff4f8"										
andeq	r1	 r5	 r8	 lsl #6										
mrsne	r0	 (UNDEF: 1)												
mrsne	r1	 (UNDEF: 6)												
movweq	r1	 #4609	"; 0x1201"											
strcs	r1	 [r8	 #-2824]	"; 0xfffff4f8"										
andeq	r1	 r5	 r8	 lsl #6										
mrsne	r0	 (UNDEF: 1)												
movwne	r2	 #58625	"; 0xe501"											
blne	38137c <__undef_stack+0x26f3bc>													
andne	r1	 r1	 #-2147483645	"; 0x80000003"										
andseq	r1	 r7	 r6											
eoreq	r0	 r4	 r0	 lsl #4										
bleq	f8338c <__undef_stack+0xe713cc>													
andeq	r0	 r0	 r3	 lsl #28										
bleq	9774 <SLCRlockKey+0x20f9>													
movweq	r3	 #48651	"; 0xbe0b"											
streq	r0	 [r0]	 #-8											
bleq	2c07b0 <__undef_stack+0x1ae7f0>													
andeq	r1	 r0	 r9	 asr #6										
strcs	r1	 [r1	 -r5	 lsl #10]										
andseq	r0	 r3	 r9	 lsl r1										
andeq	r0	 r5	 r0	 lsl #12										
andeq	r1	 r0	 r9	 asr #6										
bleq	43a8 <_HEAP_SIZE+0x23a8>													
stmdaeq	r0	 {r0	 r1	 r3}										
mcreq	0	0	 r0	 cr3	 cr6	 {0}								
bleq	ec3480 <__undef_stack+0xdb14c0>													
andeq	r1	 r0	 r9	 asr #6										
bleq	453c4 <SLCRL2cRamConfig+0x251c2>													
blcc	2cefd0 <__undef_stack+0x1bd010>													
andseq	r0	 r3	 fp	 lsl #2										
andeq	r0	 sp	 r0	 lsl #20										
bleq	e83fbc <__undef_stack+0xd71ffc>													
movtne	r0	 #39739	"; 0x9b3b"											
andeq	r0	 r0	 r8	 lsr fp										
svccc	0x00002e0b													
bcc	381424 <__undef_stack+0x26f464>													
strcs	r3	 [fp	 -fp	 lsl #22]										
andne	r1	 r1	 #1073741830	"; 0x40000006"										
ldrls	r4	 [r8]	 -r6											
andeq	r1	 r0	 r2	 asr #18										
stmdbmi	r1	 {r2	 r3	 r8}										
andseq	r0	 r3	 r3	 lsl r1										
eoreq	r0	 r1	 r0	 lsl #26										
strcc	r0	 [lr]	 #-0											
bcc	3813e4 <__undef_stack+0x26f424>													
stmdbmi	fp	 {r0	 r1	 r3	 r8	 r9	 fp	 ip	 sp}					
ldccc	15	 cr3	 [r9]	 {19}										
andeq	r0	 r0	 r9	 lsl r0										
andne	r1	 r0	 r1	 lsl #2										
andne	r1	 r1	 #-2147483647	"; 0x80000001"										
blne	201400 <__undef_stack+0xef440>													
movwne	r2	 #34056	"; 0x8508"											
andeq	r0	 r0	 r5											
strcs	r1	 [r1	 #-257]	"; 0xfffffeff"										
movweq	r1	 #45838	"; 0xb30e"											
tstne	lr	 lr	 lsl #22											
andne	r1	 r6	 r1	 lsl #4										
andeq	r0	 r0	 #23											
bleq	2c08ac <__undef_stack+0x1ae8ec>													
vmoveq.16	d3[0]	 r0												
strne	r0	 [r3]	 -r0											
bcc	381428 <__undef_stack+0x26f468>													
stmdbmi	fp	 {r0	 r1	 r3	 r8	 r9	 fp	 ip	 sp}					
streq	r0	 [r0]	 #-19	"; 0xffffffed"										
bleq	2c08c4 <__undef_stack+0x1ae904>													
stmdaeq	r3	 {r1	 r2	 r3	 r4	 r5	 r8	 r9	 fp}					
strne	r0	 [r5]	 -r0											
bcc	201440 <__undef_stack+0xef480>													
stmdbmi	fp	 {r0	 r1	 r3	 r8	 r9	 fp	 ip	 sp}					
		"; <UNDEFINED> instruction: 0x06000013"												
cdpeq	0	0	 cr0	 cr3	 cr14	 {1}								
bleq	ec3538 <__undef_stack+0xdb1578>													
bleq	806cf0 <__undef_stack+0x6f4d30>													
cdpcs	0	0	 cr0	 cr7	 cr0	 {0}								
tsteq	r9	 #0	30											
blcc	2cf098 <__undef_stack+0x1bd0d8>													
andscs	r2	 r9	 r5	 lsl #14										
stmdaeq	r0	 {r0	 r1	 r3}										
ldmdbne	pc!	 {r1	 r2	 r3	 r5	 r8}	"; <UNPREDICTABLE>"							
bleq	e8407c <__undef_stack+0xd720bc>													
stmdbne	r7!	 {r0	 r1	 r3	 r4	 r5	 r8	 sl}						
movwne	r0	 #6944	"; 0x1b20"											
strcc	r0	 [r9]	 #-0											
bcc	381480 <__undef_stack+0x26f4c0>													
stmdbmi	r5	 {r0	 r1	 r3	 r8	 r9	 fp	 ip	 sp}					
beq	8d4 <_SUPERVISOR_STACK_SIZE+0xd4>													
andeq	r0	 r0	 fp	 lsl #2										
movweq	r0	 #1291	"; 0x50b"											
blcc	2cf0b4 <__undef_stack+0x1bd0f4>													
andseq	r4	 r3	 r5	 lsl #18										
teqeq	lr	 r0	 lsl #24											
bleq	e840ac <__undef_stack+0xd720ec>													
stmdbne	r7!	 {r0	 r1	 r3	 r4	 r5	 r8	 r9	 fp}					
movwne	r0	 #6944	"; 0x1b20"											
streq	r0	 [sp	 #-0]											
bcc	3814b0 <__undef_stack+0x26f4f0>													
stmdbmi	fp	 {r0	 r1	 r3	 r8	 r9	 fp	 ip	 sp}					
mcreq	0	0	 r0	 cr0	 cr3	 {0}								
ldmdbne	pc!	 {r1	 r2	 r3	 r5	 r8}	"; <UNPREDICTABLE>"							
bleq	e840cc <__undef_stack+0xd7210c>													
stmdbne	r7!	 {r0	 r1	 r3	 r4	 r5	 r8	 r9	 fp}					
		"; <UNDEFINED> instruction: 0x06120111"												
addsmi	r1	 r7	 #64	16	"; 0x400000"									
andseq	r0	 r3	 r9	 lsl r1										
andeq	r0	 r5	 r0	 lsl #30										
bleq	e828e4 <__undef_stack+0xd70924>													
movtne	r0	 #39739	"; 0x9b3b"											
andeq	r1	 r0	 r2	 lsl #14										
movweq	r3	 #1040	"; 0x410"											
blcc	2cf120 <__undef_stack+0x1bd160>													
andseq	r4	 r3	 #180224	"; 0x2c000"										
tstne	r0	 r8	 lsl r0											
tsteq	r1	 fp	 lsl #2											
movwne	r0	 #5650	"; 0x1612"											
ldcne	0	 cr0	 [r2	 #-0]										
tstne	r3	 r1	 lsl #2											
stmdapl	r6	 {r0	 r9	 ip}										
tsteq	fp	 fp	 lsl #18											
movwne	r0	 #19												
teqne	r1	 #5												
andeq	r1	 r0	 r2	 lsl #14										
orreq	r8	 r2	 r4	 lsl r9										
tstcc	r1	 r1	 lsl #2											
strne	r0	 [r0	 #-19]	"; 0xffffffed"										
andeq	r8	 r1	 sl	 lsl #5										
addsmi	r1	 r1	 #131072	"; 0x20000"										
		"; <UNDEFINED> instruction: 0x16000018"												
teqne	r1	 #1073741831	"; 0x40000007"											
		"; <UNDEFINED> instruction: 0x06120111"												
bleq	1643698 <__undef_stack+0x15316d8>													
cdpcs	0	1	 cr0	 cr7	 cr0	 {0}								
tsteq	r9	 #1	30											
blcc	2cf17c <__undef_stack+0x1bd1bc>													
tstne	r9	 r5	 lsl #14											
andmi	r1	 r6	 r1	 lsl #4										
stmdbne	r2	 {r3	 r4	 r8	 r9	 sl	 ip	 pc}^						
andeq	r1	 r0	 r1	 lsl #6										
movweq	r0	 #1304	"; 0x518"											
blcc	2cf17c <__undef_stack+0x1bd1bc>													
andseq	r4	 r3	 #81920	"; 0x14000"										
stmdbne	r0	 {r0	 r1	 r2	 r4}									
mcreq	0	0	 r0	 cr3	 cr4	 {1}								
ldreq	r0	 [fp	 #-2874]!	"; 0xfffff4c6"										
bleq	705694 <__undef_stack+0x5f36d4>													
ldrcc	r0	 [sl]	 #-0											
bcc	201578 <__undef_stack+0xef5b8>													
stmdbmi	r5	 {r0	 r1	 r3	 r8	 r9	 fp	 ip	 sp}					
andseq	r0	 r7	 r3	 lsl r2										
eorseq	r1	 r4	 r0	 lsl #22										
bleq	e84194 <__undef_stack+0xd721d4>													
movtne	r0	 #38203	"; 0x953b"											
andeq	r1	 r0	 r2	 lsl #16										
movweq	r3	 #1052	"; 0x41c"											
blcc	2cf1d0 <__undef_stack+0x1bd210>													
ldcne	9	 cr4	 [r3]	 {5}										
stcne	0	 cr0	 [r0	 #-52]	"; 0xffffffcc"									
tsteq	r1	 fp	 lsl #2											
andeq	r0	 r0	 r2	 lsl r6										
stmdbmi	r0	 {r1	 r2	 r3	 r4	 r9	 sl	 sp}						
svcne	0x00000013													
bleq	2c09f0 <__undef_stack+0x1aea30>													
andeq	r1	 r0	 r9	 asr #6										
stmdbmi	r0	 {r5	 r8	 sl	 ip	 sp}								
tstcs	r0	 r3	 lsl r0											
teqne	r1	 #1073741831	"; 0x40000007"											
		"; <UNDEFINED> instruction: 0x06120111"												
ldrbeq	r0	 [r9	 #-2904]	"; 0xfffff4a8"										
andeq	r1	 r0	 r1	 lsl #6										
tstcc	r1	 r2	 lsr #26											
andne	r1	 r1	 #-1073741820	"; 0xc0000004"										
stmdbpl	fp	 {r1	 r2	 fp	 ip	 lr}								
movwcs	r0	 #5												
ldmdbne	pc!	 {r1	 r2	 r3	 r5	 r8}	"; <UNPREDICTABLE>"							
bleq	e841f4 <__undef_stack+0xd72234>													
stmdbne	r7!	 {r0	 r1	 r3	 r4	 r5	 r8	 sl}						
		"; <UNDEFINED> instruction: 0x06120111"												
addsmi	r1	 r6	 #64	16	"; 0x400000"									
andseq	r0	 r3	 r9	 lsl r1										
eorseq	r2	 r4	 r0	 lsl #8										
bleq	e8420c <__undef_stack+0xd7224c>													
movtne	r0	 #38203	"; 0x953b"											
andeq	r1	 r0	 r2	 lsl #14										
orreq	r8	 r2	 r5	 lsr #18										
mrscc	r1	 (UNDEF: 17)												
		"; <UNDEFINED> instruction: 0x26000013"												
teqne	r1	 #-2147483637	"; 0x8000000b"											
		"; <UNDEFINED> instruction: 0x06120111"												
addsmi	r1	 r7	 #64	16	"; 0x400000"									
andseq	r0	 r3	 r9	 lsl r1										
eorseq	r2	 r4	 r0	 lsl #14										
smladxne	r2	 r1	 r3	 r1										
cdpcs	0	2	 cr0	 cr8	 cr0	 {0}								
tstne	r3	 r0	 lsl #2											
andmi	r1	 r6	 r1	 lsl #4										
stmdbne	r2	 {r3	 r4	 r8	 r9	 sl	 ip	 pc}^						
stmdbhi	r9!	 {}	"; <UNPREDICTABLE>"											
smlabbne	r1	 r2	 r1	 r0										
tsteq	r3	 r1	 lsl #2											
bcs	a98 <_SUPERVISOR_STACK_SIZE+0x298>													
teqne	r1	 #29												
		"; <UNDEFINED> instruction: 0x06120111"												
ldrbeq	r0	 [r9	 #-2904]	"; 0xfffff4a8"										
stmdbhi	fp!	 {}	"; <UNPREDICTABLE>"											
smlabbne	r0	 r2	 r1	 r0										
stmdbne	r2	 {r0	 r8	 sl	 ip	 pc}^								
andeq	r1	 r0	 r1	 lsr r3										
movweq	r3	 #1068	"; 0x42c"											
blcc	2cf290 <__undef_stack+0x1bd2d0>													
andseq	r4	 r3	 #81920	"; 0x14000"										
stccs	0	 cr0	 [r0	 #-96]	"; 0xffffffa0"									
teqne	r1	 #5												
andeq	r0	 r0	 ip	 lsl fp										
tstcc	r1	 lr	 lsr #26											
strpl	r5	 [r1	 #-531]	"; 0xfffffded"										
stmdbpl	fp	 {r0	 r1	 r2	 r4	 fp	 ip	 lr}						
andseq	r0	 r3	 r5	 lsl #2										
andeq	r2	 r5	 r0	 lsl #30										
stmdane	r2	 {r0	 r4	 r5	 r8	 r9	 ip}							
ldrtcc	r0	 [r0]	 #-0											
bcc	3816a0 <__undef_stack+0x26f6e0>													
stmdbmi	fp	 {r0	 r1	 r3	 r8	 r9	 fp	 ip	 sp}					
ldccc	15	 cr3	 [r9]	 {19}										
tstcc	r0	 r9	 lsl r0											
ldmdbne	pc!	 {r1	 r2	 r3	 r5	 r8}	"; <UNPREDICTABLE>"							
bleq	e842c0 <__undef_stack+0xd72300>													
stmdbne	r7!	 {r0	 r1	 r3	 r4	 r5	 r8	 r9	 fp}					
movwne	r1	 #6460	"; 0x193c"											
ldreq	r0	 [r2	 #-0]!											
andseq	r4	 r3	 r0	 lsl #18										
teqeq	lr	 r0	 lsl #6											
mcreq	9	0	 r1	 cr3	 cr15	 {1}								
bleq	ec37b8 <__undef_stack+0xdb17f8>													
movtne	r1	 #39207	"; 0x9927"											
andeq	r1	 r0	 ip	 lsr r9										
tsteq	r1	 r0	 lsl #2											
bleq	4c4374 <__undef_stack+0x3b23b4>													
cdpeq	1,40E+01	1	 cr0	 cr11	 cr3	 {0}								
		"; <UNDEFINED> instruction: 0x06120111"												
andeq	r1	 r0	 r0	 lsl r7										
bleq	9af8 <SLCRlockKey+0x247d>													
movweq	r3	 #48651	"; 0xbe0b"											
movweq	r0	 #14												
mcreq	0	0	 r0	 cr3	 cr6	 {0}								
bleq	ec37e8 <__undef_stack+0xdb1828>													
andeq	r1	 r0	 r9	 asr #6										
bleq	9b18 <SLCRlockKey+0x249d>													
movweq	r3	 #48651	"; 0xbe0b"											
streq	r0	 [r0	 #-8]											
stmdaeq	r3	 {r1	 r2	 r4}										
bleq	ec3800 <__undef_stack+0xdb1840>													
andeq	r1	 r0	 r9	 asr #6										
bleq	4738 <_HEAP_SIZE+0x2738>													
andseq	r4	 r3	 fp	 lsl #18										
tsteq	r5	 r0	 lsl #14											
movwne	r1	 #6439	"; 0x1927"											
streq	r0	 [r8	 #-0]											
andseq	r4	 r3	 r0	 lsl #18										
andeq	r0	 pc	 r0	 lsl #18										
andeq	r0	 r0	 fp	 lsl #22										
bleq	45768 <SLCRL2cRamConfig+0x25566>													
blcc	2cf370 <__undef_stack+0x1bd3b0>													
andseq	r0	 r3	 fp	 lsl #2										
andeq	r0	 sp	 r0	 lsl #22										
bleq	e8435c <__undef_stack+0xd7239c>													
movtne	r0	 #39739	"; 0x9b3b"											
andeq	r0	 r0	 r8	 lsr fp										
svccc	0x00012e0c													
bcc	3817c4 <__undef_stack+0x26f804>													
strcs	r3	 [fp	 -fp	 lsl #22]										
tsteq	fp	 r9	 lsl r0											
stceq	0	 cr0	 [r0	 #-76]	"; 0xffffffb4"									
cdpeq	0	0	 cr0	 cr3	 cr5	 {0}								
bleq	ec385c <__undef_stack+0xdb189c>													
andeq	r1	 r0	 r9	 asr #6										
movweq	r2	 #7694	"; 0x1e0e"											
blcc	2cf3b8 <__undef_stack+0x1bd3f8>													
tstne	r9	 fp	 lsl #14											
andmi	r1	 r6	 r1	 lsl #4										
stmdbne	r2	 {r3	 r4	 r8	 r9	 sl	 ip	 pc}^						
andeq	r1	 r0	 r1	 lsl #6										
movweq	r0	 #1295	"; 0x50f"											
blcc	2cf3d0 <__undef_stack+0x1bd410>													
andseq	r4	 r3	 #180224	"; 0x2c000"										
andne	r0	 r0	 r8	 lsl r0										
cdpeq	0	0	 cr0	 cr3	 cr10	 {0}								
bleq	ec3890 <__undef_stack+0xdb18d0>													
andeq	r0	 r0	 r1	 lsl r1										
svccc	0x00012e11													
bcc	381818 <__undef_stack+0x26f858>													
strcs	r3	 [fp	 -fp	 lsl #22]										
andne	r1	 r1	 #1073741830	"; 0x40000006"										
ldrls	r4	 [r8	 -r6]											
movwne	r1	 #6466	"; 0x1942"											
ldrcc	r0	 [r2]	 #-0											
bcc	3817cc <__undef_stack+0x26f80c>													
stmdbmi	fp	 {r0	 r1	 r3	 r8	 r9	 fp	 ip	 sp}					
movwne	r0	 #19												
tsteq	r1	 fp	 lsl #2											
andeq	r0	 r0	 r2	 lsl r6										
svccc	0x00002e14													
bcc	381848 <__undef_stack+0x26f888>													
strcs	r3	 [fp	 -fp	 lsl #22]										
andne	r1	 r1	 #1073741830	"; 0x40000006"										
ldrls	r4	 [r8	 -r6]											
andeq	r1	 r0	 r2	 asr #18										
tstcc	r1	 r5	 lsl lr											
andne	r1	 r1	 #-1073741820	"; 0xc0000004"										
ldrls	r4	 [r8	 -r6]											
movwne	r1	 #6466	"; 0x1942"											
ldreq	r0	 [r6	 #-0]											
andseq	r3	 r3	 #0	2										
smladne	r0	 r8	 r0	 r0										
teqne	r1	 #1073741831	"; 0x40000007"											
		"; <UNDEFINED> instruction: 0x06120111"												
bleq	164397c <__undef_stack+0x15319bc>													
ldreq	r0	 [r8	 #-0]											
ldfnes	f3	 [r3]	 {-0}											
stmdbne	r0	 {r0	 r1	 r3}										
movtne	r0	 #37121	"; 0x9101"											
andeq	r1	 r0	 r1	 lsl #6										
stmdbmi	r0	 {r1	 r3	 r4	 r8	 sp}								
andeq	r2	 fp	 r3	 lsl pc										
eorseq	r1	 r4	 r0	 lsl #22										
bleq	e8444c <__undef_stack+0xd7248c>													
movtne	r0	 #39739	"; 0x9b3b"											
stmdane	r2	 {r0	 r1	 r2	 r3	 r4	 r5	 r8	 fp	 ip}				
mrseq	r0	 (UNDEF: 0)												
mcreq	1	1	 r0	 cr5	 cr1	 {0}								
vmoveq.32	d3[0]	 r0												
tsteq	r1	 fp	 lsl lr											
		"; <UNDEFINED> instruction: 0x17100612"												
strcs	r0	 [r2]	 #-0											
vmlacc.f64	d0	 d11	 d0											
andeq	r0	 lr	 fp	 lsl #6										
andseq	r0	 r6	 r0	 lsl #6										
bleq	e8447c <__undef_stack+0xd724bc>													
movtne	r0	 #39739	"; 0x9b3b"											
strcs	r0	 [r4]	 #-0											
vmlacc.f64	d0	 d11	 d0											
andeq	r0	 r8	 fp	 lsl #6										
andseq	r0	 r6	 r0	 lsl #10										
bleq	e82c94 <__undef_stack+0xd70cd4>													
movtne	r0	 #39739	"; 0x9b3b"											
cdpcs	0	0	 cr0	 cr6	 cr0	 {0}								
tsteq	r9	 #1	30											
blcc	2cf4d0 <__undef_stack+0x1bd510>													
ldmdbmi	r9	 {r0	 r1	 r3	 r8	 r9	 sl	 sp}						
tsteq	fp	 r3	 lsl r0											
smladeq	r0	 r3	 r0	 r0										
cdpeq	0	0	 cr0	 cr3	 cr5	 {0}								
bleq	ec3994 <__undef_stack+0xdb19d4>													
andeq	r1	 r0	 r9	 asr #6										
svccc	0x00012e08													
bcc	38191c <__undef_stack+0x26f95c>													
strcs	r3	 [r5	 -fp	 lsl #22]										
andscs	r4	 r3	 r9	 lsl r9										
andseq	r0	 r3	 fp	 lsl #2										
andeq	r0	 r5	 r0	 lsl #18										
bleq	e844d8 <__undef_stack+0xd72518>													
movtne	r0	 #38203	"; 0x953b"											
cdpcs	0	0	 cr0	 cr10	 cr0	 {0}								
tsteq	r9	 #1	30											
blcc	2cf514 <__undef_stack+0x1bd554>													
andscs	r2	 r9	 fp	 lsl #14										
andseq	r0	 r3	 fp	 lsl #2										
eorseq	r0	 r4	 r0	 lsl #22										
bleq	e844f8 <__undef_stack+0xd72538>													
movtne	r0	 #38203	"; 0x953b"											
cdpcs	0	0	 cr0	 cr12	 cr0	 {0}								
tsteq	r9	 #1	30											
blcc	2cf534 <__undef_stack+0x1bd574>													
ldmdbmi	r9	 {r0	 r1	 r3	 r8	 r9	 sl	 sp}						
andne	r1	 r1	 #-1073741820	"; 0xc0000004"										
ldrls	r4	 [r8	 -r6]											
movwne	r1	 #6466	"; 0x1942"											
streq	r0	 [sp	 #-0]											
bcc	381914 <__undef_stack+0x26f954>													
stmdbmi	fp	 {r0	 r1	 r3	 r8	 r9	 fp	 ip	 sp}					
andseq	r0	 r7	 r3	 lsl r2										
teqeq	lr	 r0	 lsl #28											
tsteq	r1	 r1	 lsr r3											
stmdane	r0	 {r1	 r4	 r9	 sl}^									
		"; <UNDEFINED> instruction: 0x01194297"												
svceq	0x00000013													
teqne	r1	 #5												
andeq	r1	 r0	 r2	 lsl #14										
svccc	0x00012e10													
bcc	3819a4 <__undef_stack+0x26f9e4>													
strcs	r3	 [fp	 -fp	 lsl #22]										
andne	r1	 r1	 #1073741830	"; 0x40000006"										
ldrls	r4	 [r8	 -r6]											
movwne	r1	 #6466	"; 0x1942"											
ldreq	r0	 [r1	 #-0]											
bcc	381958 <__undef_stack+0x26f998>													
stmdbmi	fp	 {r0	 r1	 r3	 r8	 r9	 fp	 ip	 sp}					
andseq	r0	 r8	 r3	 lsl r2										
andeq	r1	 r5	 r0	 lsl #4										
stmdane	r2	 {r0	 r4	 r5	 r8	 r9	 ip}							
ldrcc	r0	 [r3]	 #-0											
bcc	381970 <__undef_stack+0x26f9b0>													
stmdbmi	fp	 {r0	 r1	 r3	 r8	 r9	 fp	 ip	 sp}					
strne	r0	 [r0]	 #-19	"; 0xffffffed"										
teqne	r1	 #1073741831	"; 0x40000007"											
		"; <UNDEFINED> instruction: 0x06120111"												
bleq	1643ae4 <__undef_stack+0x1531b24>													
ldcne	0	 cr0	 [r5	 #-0]										
tstne	r3	 r1	 lsl #2											
stmdapl	r6	 {r0	 r9	 ip}										
tsteq	fp	 fp	 lsl #18											
		"; <UNDEFINED> instruction: 0x16000013"												
tsteq	r1	 fp	 lsl #2											
andeq	r0	 r0	 r2	 lsl r6										
tstcc	r0	 r7	 lsl r4											
andseq	r0	 r7	 r3	 lsl r2										
teqeq	lr	 r0	 lsl #16											
mcreq	9	0	 r1	 cr3	 cr15	 {1}								
ldreq	r0	 [fp	 #-2874]!	"; 0xfffff4c6"										
tsteq	r1	 r7	 lsr #18											
stmdane	r0	 {r1	 r4	 r9	 sl}^									
		"; <UNDEFINED> instruction: 0x01194297"												
stmdbne	r0	 {r0	 r1	 r4}										
cdpeq	0,00E+00	0	 cr0	 cr3	 cr5	 {0}								
ldreq	r0	 [fp	 #-2874]!	"; 0xfffff4c6"										
stmdane	r2	 {r0	 r3	 r6	 r8	 r9	 ip}							
ldreq	r0	 [sl	 #-0]											
bcc	3819d8 <__undef_stack+0x26fa18>													
stmdbmi	r5	 {r0	 r1	 r3	 r8	 r9	 fp	 ip	 sp}					
andseq	r0	 r7	 r3	 lsl r2										
tsteq	sp	 r0	 lsl #22											
tsteq	r1	 r1	 lsr r3											
bleq	1602634 <__undef_stack+0x14f0674>													
andeq	r0	 r0	 r9	 asr r5										
tstcc	r1	 ip	 lsl sp											
andne	r1	 r1	 #-1073741820	"; 0xc0000004"										
stmdbpl	fp	 {r1	 r2	 fp	 ip	 lr}								
andseq	r0	 r3	 r5	 lsl #2										
teqeq	lr	 r0	 lsl #26											
tsteq	r1	 r1	 lsr r3											
stmdane	r0	 {r1	 r4	 r9	 sl}^									
mulseq	r9	 r7	 r2											
mrsne	r0	 (UNDEF: 1)												
movwne	r2	 #58625	"; 0xe501"											
blne	381a48 <__undef_stack+0x26fa88>													
andne	r1	 r1	 #-2147483645	"; 0x80000003"										
andseq	r1	 r7	 r6											
eoreq	r0	 r4	 r0	 lsl #4										
bleq	f83a58 <__undef_stack+0xe71a98>													
andeq	r0	 r0	 r3	 lsl #28										
movweq	r1	 #1539	"; 0x603"											
blcc	2cf670 <__undef_stack+0x1bd6b0>													
andseq	r4	 r3	 fp	 lsl #18										
eoreq	r0	 r4	 r0	 lsl #8										
bleq	f83a70 <__undef_stack+0xe71ab0>													
andeq	r0	 r0	 r3	 lsl #16										
movweq	r1	 #1541	"; 0x605"											
blcc	2cf670 <__undef_stack+0x1bd6b0>													
andseq	r4	 r3	 fp	 lsl #18										
teqeq	lr	 r0	 lsl #12											
mcreq	9	0	 r1	 cr3	 cr15	 {1}								
bleq	ec3b48 <__undef_stack+0xdb1b88>													
tsteq	r1	 r7	 lsr #18											
stmdane	r0	 {r1	 r4	 r9	 sl}^									
		"; <UNDEFINED> instruction: 0x01194297"												
smladeq	r0	 r3	 r0	 r0										
cdpeq	0	0	 cr0	 cr3	 cr5	 {0}								
bleq	ec3b60 <__undef_stack+0xdb1ba0>													
strne	r1	 [r2	 -r9	 asr #6]										
stmdbhi	r8	 {}	"; <UNPREDICTABLE>"											
smlabbne	r1	 r2	 r1	 r0										
tsteq	r3	 r1	 lsl #2											
stmdbeq	r0	 {r0	 r1	 r4}										
andeq	r8	 r1	 sl	 lsl #5										
addsmi	r1	 r1	 #131072	"; 0x20000"										
beq	ef8 <_SUPERVISOR_STACK_SIZE+0x6f8>													
smlabbeq	r1	 r9	 r2	 r8										
addsmi	r0	 r5	 #1073741828	"; 0x40000004"										
andseq	r3	 r3	 r9	 lsl r1										
eorseq	r0	 r4	 r0	 lsl #22										
bleq	e82eb8 <__undef_stack+0xd70ef8>													
movtne	r0	 #39739	"; 0x9b3b"											
andeq	r1	 r0	 r2	 lsl #14										
movweq	r3	 #1036	"; 0x40c"											
blcc	2cf6f4 <__undef_stack+0x1bd734>													
andseq	r4	 r3	 #180224	"; 0x2c000"										
stceq	0	 cr0	 [r0	 #-92]	"; 0xffffffa4"									
andeq	r8	 r1	 r9	 lsl #5										
teqne	r1	 #1073741828	"; 0x40000004"											
svceq	0x000e0000													
stmdbmi	fp	 {r8	 r9	 fp}										
svceq	0x00000013													
ldmdbne	pc!	 {r1	 r2	 r3	 r5	 r8}	"; <UNPREDICTABLE>"							
bleq	e846ec <__undef_stack+0xd7272c>													
stmdbne	r7!	 {r0	 r1	 r3	 r4	 r5	 r8	 r9	 fp}					
movwne	r1	 #6460	"; 0x193c"											
ldreq	r0	 [r0	 #-0]											
andseq	r4	 r3	 r0	 lsl #18										
teqeq	lr	 r0	 lsl #2											
mcreq	9	0	 r1	 cr3	 cr15	 {1}								
bleq	ec3be4 <__undef_stack+0xdb1c24>													
movtne	r1	 #39207	"; 0x9927"											
andeq	r1	 r0	 ip	 lsr r9										
andseq	r0	 r1	 r0	 lsl #2										
tsteq	r1	 r0	 lsl r6											
stmdaeq	r3	 {r1	 r4	 r8}										
stmdaeq	r5!	 {r0	 r1	 r3	 r4	 fp}								
andeq	r0	 r0	 r3	 lsl r5										
tsteq	r1	 r0	 lsl #2											
bleq	4c47b4 <__undef_stack+0x3b27f4>													
cdpeq	14	1	 cr0	 cr11	 cr3	 {0}								
		"; <UNDEFINED> instruction: 0x06120111"												
andeq	r1	 r0	 r0	 lsl r7										
bleq	9f38 <SLCRlockKey+0x28bd>													
movweq	r3	 #48651	"; 0xbe0b"											
movweq	r0	 #14												
bleq	2c0fcc <__undef_stack+0x1af00c>													
stmdaeq	r3	 {r1	 r2	 r3	 r4	 r5	 r8	 r9	 fp}					
cdpcs	0	0	 cr0	 cr4	 cr0	 {0}								
tsteq	r9	 #1	30											
blcc	2cf784 <__undef_stack+0x1bd7c4>													
tstne	r9	 fp	 lsl #14											
andmi	r1	 r6	 r1	 lsl #4										
stmdbne	r2	 {r3	 r4	 r8	 r9	 sl	 ip	 pc}^						
streq	r0	 [r5	 #-0]											
bcc	381b60 <__undef_stack+0x26fba0>													
stmdbmi	fp	 {r0	 r1	 r3	 r8	 r9	 fp	 ip	 sp}					
andseq	r0	 r8	 r3	 lsl r2										
andeq	r0	 r0	 r0											
andeq	r0	 r0	 r8	 lsl r0										
ldmdane	r0	 {r0}^												
stmdalt	r0	 {}	"; <UNPREDICTABLE>"											
mrseq	r0	 (UNDEF: 0)												
adcseq	r5	 r8	 r0	 lsl #10										
sbcseq	r0	 r8	 r0											
andeq	r0	 r4	 r0											
svcls	0x007f9075													
ldrdeq	r0	 [r0]	 -r8											
andeq	r0	 r0	 r4	 ror #3										
subseq	r0	 r5	 r1											
andne	r0	 r0	 r0											
mrseq	r0	 (UNDEF: 0)												
andseq	r5	 r0	 r0	 lsl #2										
adcseq	r0	 r0	 r0											
andeq	r0	 r1	 r0											
andeq	fp	 r0	 r4	 asr r0										
andeq	sp	 r0	 r0	 lsl #16										
strvc	r0	 [r0]	 #-768	"; 0xfffffd00"										
sbcseq	r9	 r8	 r0	 asr pc										
mvneq	r0	 r0												
andeq	r0	 r1	 r0											
andeq	r0	 r0	 r4	 asr r0										
andeq	r1	 r0	 r0	 lsl #24										
andpl	r0	 r0	 #0	2										
andeq	r0	 r0	 ip	 lsl r0										
andeq	r0	 r0	 r3	 lsr #32										
cmpcs	r1	 #1												
str	r0	 [r0]	 #-0											
tsteq	r0	 r1												
andeq	r5	 r0	 r0	 lsl #14										
andeq	r0	 r0	 r0											
eoreq	r0	 r4	 r0											
eorseq	r0	 r8	 r0											
andeq	r0	 r2	 r0											
rsbseq	r9	 ip	 r0	 lsr pc										
adceq	r0	 r0	 r0											
andeq	r0	 r2	 r0											
sbcseq	r9	 r8	 r0	 lsr pc										
rsceq	r0	 r0	 r0											
andeq	r0	 r2	 r0											
rsceq	r9	 r0	 r0	 lsr pc										
rsceq	r0	 r8	 r0											
andeq	r0	 r2	 r0											
rsceq	r9	 r8	 r1	 lsr pc										
rscseq	r0	 r0	 r0											
andeq	r0	 r2	 r0											
rscseq	r9	 r0	 r2	 lsr pc										
rscseq	r0	 r8	 r0											
andeq	r0	 r2	 r0											
rscseq	r9	 r8	 r3	 lsr pc										
mrseq	r0	 (UNDEF: 0)												
andeq	r0	 r2	 r0											
tsteq	r0	 r4	 lsr pc											
mrseq	r0	 (UNDEF: 8)												
andeq	r0	 r2	 r0											
tsteq	r8	 r5	 lsr pc											
tsteq	r0	 r0												
andeq	r0	 r2	 r0											
tsteq	r0	 r6	 lsr pc											
tsteq	r8	 r0												
andeq	r0	 r2	 r0											
tsteq	r8	 r7	 lsr pc											
teqeq	r0	 r0												
andeq	r0	 r2	 r0											
teqeq	r0	 r8	 lsr pc											
teqeq	r8	 r0												
andeq	r0	 r2	 r0											
teqeq	r8	 r9	 lsr pc											
teqeq	r0	 r0												
andeq	r0	 r2	 r0											
teqeq	r0	 sl	 lsr pc											
teqeq	r8	 r0												
andeq	r0	 r2	 r0											
teqeq	r8	 fp	 lsr pc											
mrseq	r0	 (UNDEF: 64)												
andeq	r0	 r2	 r0											
cmpeq	r0	 ip	 lsr pc											
mrseq	r0	 (UNDEF: 72)												
andeq	r0	 r2	 r0											
cmpeq	r8	 sp	 lsr pc											
cmpeq	r0	 r0												
andeq	r0	 r2	 r0											
cmpeq	r0	 lr	 lsr pc											
cmpeq	r8	 r0												
andeq	r0	 r2	 r0											
cmpeq	r8	 pc	 lsr pc											
cmpeq	ip	 r0												
andeq	r0	 r2	 r0											
cmpeq	ip	 r0	 asr #30											
cmneq	r8	 r0												
andeq	r0	 r2	 r0											
cmneq	r8	 r0	 lsr pc											
cmneq	r0	 r0												
andeq	r0	 r2	 r0											
cmneq	r0	 r1	 lsr pc											
cmneq	r8	 r0												
andeq	r0	 r2	 r0											
cmneq	r8	 r2	 lsr pc											
orreq	r0	 r0	 r0											
andeq	r0	 r2	 r0											
orreq	r9	 r0	 r3	 lsr pc										
orreq	r0	 r8	 r0											
andeq	r0	 r2	 r0											
orreq	r9	 r8	 r4	 lsr pc										
orrseq	r0	 r0	 r0											
andeq	r0	 r2	 r0											
orrseq	r9	 r0	 r5	 lsr pc										
orrseq	r0	 r8	 r0											
andeq	r0	 r2	 r0											
orrseq	r9	 r8	 r6	 lsr pc										
moveq	r0	 r0												
andeq	r0	 r2	 r0											
lsreq	r9	 r7	 pc											
		"; <UNDEFINED> instruction: 0x01a80000"												
andeq	r0	 r2	 r0											
		"; <UNDEFINED> instruction: 0x01a89f38"												
movseq	r0	 r0												
andeq	r0	 r2	 r0											
lsrseq	r9	 r9	 pc											
		"; <UNDEFINED> instruction: 0x01b80000"												
andeq	r0	 r2	 r0											
		"; <UNDEFINED> instruction: 0x01b89f3a"												
biceq	r0	 r0	 r0											
andeq	r0	 r2	 r0											
biceq	r9	 r0	 fp	 lsr pc										
biceq	r0	 r8	 r0											
andeq	r0	 r2	 r0											
biceq	r9	 r8	 ip	 lsr pc										
bicseq	r0	 r0	 r0											
andeq	r0	 r2	 r0											
bicseq	r9	 r0	 sp	 lsr pc										
bicseq	r0	 r8	 r0											
andeq	r0	 r2	 r0											
bicseq	r9	 r8	 lr	 lsr pc										
mvneq	r0	 r0												
andeq	r0	 r2	 r0											
mvneq	r9	 pc	 lsr pc											
mvneq	r0	 r0												
andeq	r0	 r2	 r0											
andeq	r9	 r0	 r0	 asr #30										
andeq	r0	 ip	 r0											
andeq	r0	 r1	 r0											
andeq	r0	 r0	 r0	 asr ip										
andeq	r2	 r2	 r0	 lsl #16										
strpl	r0	 [r0]	 -r0	 lsl #2										
andeq	r0	 r0	 r3	 lsl r0										
cmpne	r1	 #1												
stmdacs	r0	 {}	"; <UNPREDICTABLE>"											
streq	r0	 [r0]	 #-2											
mrspl	pc	 SP_irq	"; <UNPREDICTABLE>"											
muleq	r0	 pc	 r0	"; <UNPREDICTABLE>"										
andeq	r1	 r0	 r0	 lsl #6										
andpl	r0	 r0	 #0	2										
andeq	r0	 r0	 r3	 lsl r0										
andeq	r0	 r0	 r8	 lsr #4										
subseq	r0	 r7	 r1											
andeq	r0	 r0	 r0											
		"; <UNDEFINED> instruction: 0xf8000000"												
stcne	0	 cr0	 [r0]	 {-0}										
tsteq	r0	 r1												
tsteq	ip	 r0	 lsl #8											
teqeq	r0	 r0												
andeq	r0	 r3	 r0											
addscs	r7	 pc	 r4	 ror pc	"; <UNPREDICTABLE>"									
stccc	0	 cr0	 [r0]	 {1}										
tsteq	r0	 r1												
andeq	r5	 r0	 r0	 lsl #8										
andeq	r0	 ip	 r0											
andeq	r0	 r1	 r0											
andeq	r0	 r0	 r0	 asr ip										
andeq	r0	 r2	 r0											
strpl	r0	 [r0]	 -r0	 lsl #2										
andeq	r0	 r0	 r3	 lsl r0										
cmpne	r1	 #1												
andeq	r0	 r0	 r0											
streq	r0	 [r0]	 #-2											
mrspl	pc	 SP_irq	"; <UNPREDICTABLE>"											
muleq	r0	 pc	 r0	"; <UNPREDICTABLE>"										
andeq	r1	 r0	 r0	 lsl #6										
andpl	r0	 r0	 #0	2										
andeq	r0	 r0	 r3	 lsl r0										
andeq	r0	 r0	 r0	 lsl #4										
subseq	r0	 r8	 r1											
andeq	r0	 r0	 r0											
stchi	0	 cr0	 [r0]	 {-0}										
stmdals	r0	 {}	"; <UNPREDICTABLE>"											
andeq	r0	 r0	 #0											
ldmls	pc	 {r8	 ip	 sp}	"; <UNPREDICTABLE>"									
stmdagt	r0	 {}	"; <UNPREDICTABLE>"											
mrseq	r0	 (UNDEF: 0)												
andeq	r5	 r0	 r0	 lsl #8										
eoreq	r0	 r8	 r0											
andeq	r0	 r1	 r0											
andeq	r2	 r0	 r1	 asr r8										
andeq	pc	 r0	 r0	 lsl #8										
vshl.u8	d0	 d0	 d0											
		"; <UNDEFINED> instruction: 0xf49f5101"												
		"; <UNDEFINED> instruction: 0xf8000000"												
mrseq	r0	 (UNDEF: 0)												
rscseq	r5	 r8	 r0	 lsl #2										
addeq	r0	 r0	 #0											
andeq	r0	 r4	 r0											
svcls	0x005101f3													
andeq	r0	 r0	 r0	 lsl #5										
		"; <UNDEFINED> instruction: 0x000002b8"												
ldmdalt	r1	 {r0}^												
andlt	r0	 r0	 r2											
streq	r0	 [r0]	 #-3											
mrspl	pc	 SP_irq	"; <UNPREDICTABLE>"											
muleq	r0	 pc	 r0	"; <UNPREDICTABLE>"										
andeq	r0	 r0	 r0											
andeq	r6	 r0	 r0											
andeq	r7	 r0	 r0											
blpl	7b4 <_ABORT_STACK_SIZE+0x3b4>													
andeq	r0	 r0	 r0	 ror r0										
andeq	r0	 r0	 r8	 ror r0										
ldmdavc	r7	 {r0}^												
strlt	r0	 [r0]	 #-0											
mrseq	r0	 (UNDEF: 0)												
adcseq	r5	 r4	 r0	 lsl #10										
rscseq	r0	 r0	 r0											
andeq	r0	 r1	 r0											
andeq	pc	 r0	 r4	 asr r0	"; <UNPREDICTABLE>"									
andeq	pc	 r0	 r0	 lsl #8										
andvc	r0	 r0	 r0	 lsl #4										
andeq	r3	 r1	 ip	 lsl r0										
andeq	r6	 r1	 r0	 lsl #24										
blpl	7ec <_ABORT_STACK_SIZE+0x3ec>													
andeq	r0	 r0	 ip	 ror #2										
ldrdeq	r0	 [r0]	 -r0	"; <UNPREDICTABLE>"										
subsle	r0	 r4	 r1											
stmdale	r0	 {r0}												
tsteq	r0	 r1												
bicseq	r5	 r8	 r0	 lsl #20										
andseq	r0	 r0	 #0											
andeq	r0	 r1	 r0											
andeq	r1	 r2	 r6	 asr r0										
andeq	r7	 r2	 r0	 lsl #24										
stmdapl	r0	 {r8}												
andeq	r0	 r0	 ip	 ror r2										
andeq	r0	 r0	 r0	 lsl #5										
ldc2l	0	 cr0	 [r0]	 #-12										
andeq	fp	 r2	 r0	 lsl #24										
andeq	sp	 r2	 r0	 lsl #8										
blpl	830 <_SUPERVISOR_STACK_SIZE+0x30>													
ldrdeq	r0	 [r0]	 -r4											
andeq	r0	 r0	 r0	 lsr r3										
subscc	r0	 r5	 r1											
stmdacc	r0	 {r0	 r1}											
movweq	r0	 #3												
sbceq	r7	 r8	 r0											
andeq	r0	 r0	 r8	 lsr r3										
andeq	r0	 r0	 r0	 asr #6										
subsmi	r0	 r2	 r1											
stcmi	0	 cr0	 [r0]	 {3}										
movweq	r0	 #3												
sbcseq	r7	 r8	 r0											
andeq	r0	 r0	 ip	 asr #6										
andeq	r0	 r0	 r4	 asr r3										
ldrbpl	r0	 [sl]	 #-1											
strge	r0	 [r0]	 #-3											
tsteq	r0	 r3												
		"; <UNDEFINED> instruction: 0x03a45800"												
movseq	r0	 #0												
andeq	r0	 r3	 r0											
andeq	sp	 r0	 r0	 ror ip										
andeq	r0	 r0	 r0											
andlt	r0	 r0	 r0											
stcgt	0	 cr0	 [r0]	 {3}										
tsteq	r0	 r3												
biceq	r5	 ip	 #0											
mvneq	r0	 #0												
andeq	r0	 r4	 r0											
svcls	0x005001f3													
andeq	r0	 r0	 r8	 ror #7										
andeq	r0	 r0	 r4	 ror #8										
ldrbvs	r0	 [r1]	 #-1											
stcne	0	 cr0	 [r0]	 {4}										
streq	r0	 [r0]	 #-5											
mrspl	pc	 SP_irq	"; <UNPREDICTABLE>"											
muleq	r5	 pc	 ip	"; <UNPREDICTABLE>"										
andeq	r7	 r5	 r0	 lsl #8										
mrspl	r0	 (UNDEF: 16)												
andeq	r0	 r0	 r4	 ror r5										
andeq	r0	 r0	 ip	 lsr #14										
mvnseq	r0	 r4												
		"; <UNDEFINED> instruction: 0x072c9f51"												
streq	r0	 [r0	 r0]											
andeq	r0	 r1	 r0											
andeq	r8	 r7	 r1	 asr r0										
andeq	fp	 r8	 r0	 lsl #24										
vshl.u8	d0	 d0	 d0											
addseq	r5	 pc	 r1	 lsl #2										
andeq	r0	 r0	 r0											
stcvc	0	 cr0	 [r0]	 {-0}										
stchi	0	 cr0	 [r0]	 {4}										
tsteq	r0	 r4												
streq	r5	 [ip]	 #512	"; 0x200"										
ldreq	r0	 [r4]	 #0											
andeq	r0	 r1	 r0											
andeq	r9	 r4	 r9	 asr r4										
andeq	ip	 r4	 r0	 lsl #16										
strpl	r0	 [r0]	 -r0	 lsl #2										
andeq	r0	 r0	 r8	 asr #9										
andeq	r0	 r0	 r8	 lsl r5										
ldmdane	r5	 {r0}^												
stcne	0	 cr0	 [r0]	 {5}										
andeq	r0	 r0	 #5											
stmdahi	ip!	 {ip	 sp	 lr}										
andvs	r0	 r0	 r5											
tsteq	r0	 r6												
strbteq	r5	 [r0]	 -r0	 lsl #4										
strbteq	r0	 [ip]	 -r0											
andeq	r0	 r1	 r0											
andeq	r6	 r6	 r6	 asr ip										
andeq	r9	 r6	 r0	 lsl #16										
blpl	958 <_SUPERVISOR_STACK_SIZE+0x158>													
muleq	r0	 r8	 r6											
andeq	r0	 r0	 r8	 lsr #14										
ldmdacs	r8	 {r0}^												
stccs	0,00E+00	 cr0	 [r0]	 {7}										
andeq	r0	 r0	 #7											
stcls	0	 cr7	 [ip]	 {-0}										
strlt	r0	 [r0]	 #-7											
tsteq	r0	 r7												
ldreq	r5	 [r4	 r0	 lsl #4]!										
ldrbeq	r0	 [r0	 r0]!											
andeq	r0	 r1	 r0											
andeq	pc	 r7	 r6	 asr r0	"; <UNPREDICTABLE>"									
andeq	r4	 r8	 r0											
stmdapl	r0	 {r8}												
andeq	r0	 r0	 r0	 asr #16										
andeq	r0	 r0	 ip	 ror r8										
ldmdaeq	r0!	 {r1}^												
andeq	r0	 r0	 ip	 ror r8										
andeq	r0	 r0	 ip	 lsr #17										
mrrcge	0	0	 r0	 r5	 cr1									
stclt	0	 cr0	 [r0]	 {8}										
andeq	r0	 r0	 #8											
eoreq	r7	 ip	 r0											
andeq	r0	 r0	 r0											
stclt	0	 cr0	 [r0]	 {-0}										
stmda	r0	 {r3}												
tsteq	r0	 r8												
stmiaeq	r8!	 {ip	 lr}^											
ldmeq	r8!	 {}^	"; <UNPREDICTABLE>"											
andeq	r0	 r1	 r0											
andeq	pc	 r8	 r4	 asr r8	"; <UNPREDICTABLE>"									
andeq	r0	 fp	 r0	 lsl #8										
mrsls	r0	 LR_irq												
andeq	r7	 r0	 ip	 asr #29										
andeq	r0	 r0	 r0											
ldmeq	ip!	 {}	"; <UNPREDICTABLE>"											
stmiaeq	ip!	 {}^	"; <UNPREDICTABLE>"											
andeq	r0	 r1	 r0											
andeq	lr	 r8	 r1	 asr ip										
andeq	r0	 fp	 r0	 lsl #8										
mrsls	r0	 LR_irq												
ldrdeq	r7	 [r0]	 -r4											
andeq	r0	 r0	 r0											
ldmeq	ip!	 {}	"; <UNPREDICTABLE>"											
ldmeq	r8	 {}^	"; <UNPREDICTABLE>"											
andeq	r0	 r1	 r0											
andeq	sp	 r8	 r2	 asr r8										
andeq	r0	 fp	 r0	 lsl #8										
vshl.u8	d0	 d0	 d0											
addseq	r5	 pc	 r1	 lsl #4										
andeq	r0	 r0	 r0											
stclt	0	 cr0	 [r0]	 {-0}										
		"; <UNDEFINED> instruction: 0xf8000008"												
andeq	r0	 r0	 #8											
addseq	r3	 pc	 r0											
andeq	r0	 r0	 r0											
streq	r0	 [r0]	 #-0											
strcs	r0	 [r0]	 #-9											
tsteq	r0	 r9												
stmdbeq	r4!	 {r8	 sl	 ip	 lr}									
stmdbeq	r4	 {}^	"; <UNPREDICTABLE>"											
andeq	r0	 r1	 r0											
andeq	r4	 r9	 r6	 asr r4										
andeq	r5	 r9	 r0	 lsl #24										
movwvc	r0	 #1536	"; 0x600"											
strcs	r7	 [r0	 -r0	 lsl #10]										
muleq	r9	 pc	 ip	"; <UNPREDICTABLE>"										
andeq	r8	 r9	 r0											
strvc	r0	 [r0	 #-2048]	"; 0xfffff800"										
strvc	r3	 [r4	 #-256]!	"; 0xffffff00"										
addshi	r2	 pc	 r0	 lsl #14										
strls	r0	 [r0]	 #-9											
tsteq	r0	 r9												
ldmibeq	r4	 {r9	 fp	 ip	 lr}									
stmibeq	r8!	 {}	"; <UNPREDICTABLE>"											
andeq	r0	 r6	 r0											
rsbseq	r0	 r6	 r0	 ror r0										
stmibeq	r8!	 {r0	 r1	 r2	 r5	 r8	 r9	 sl	 fp	 ip	 pc}			
ldmibeq	r0!	 {}	"; <UNPREDICTABLE>"											
andeq	r0	 r8	 r0											
ldrtcs	r0	 [r1]	 #-118	"; 0xffffff8a"										
svcls	0x00270076													
		"; <UNDEFINED> instruction: 0x000009b0"												
ldrdeq	r0	 [r0]	 -r4											
		"; <UNDEFINED> instruction: 0xf0580001"												
andne	r0	 r0	 r9											
tsteq	r0	 sl												
andeq	r5	 r0	 r0	 lsl #14										
andeq	r0	 r0	 r0											
bleq	1006c0 <aes_main+0x168>													
bleq	9006c4 <__undef_stack+0x7ee704>													
andeq	r0	 r1	 r0											
andeq	r2	 fp	 r0	 asr r4										
andeq	fp	 sp	 r0	 lsl #16										
bpl	ad4 <_SUPERVISOR_STACK_SIZE+0x2d4>													
		"; <UNDEFINED> instruction: 0x00000db8"												
andeq	r1	 r0	 r4	 rrx										
rsbseq	r0	 sp	 r2											
andeq	r1	 r0	 r4	 rrx										
andeq	r1	 r0	 r4	 ror r0										
mvnseq	r0	 r4												
rsbsne	r9	 r4	 r0	 asr pc										
sbcsne	r0	 r4	 r0											
andeq	r0	 r1	 r0											
andeq	r0	 r0	 sl	 asr r0										
andeq	r0	 r0	 r0											
andeq	r0	 fp	 r0	 lsl #8										
andeq	r4	 fp	 r0	 lsl #8										
mrspl	r0	 (UNDEF: 16)												
andeq	r0	 r0	 r4	 asr #22										
ldrdeq	r1	 [r0]	 -r4											
addsle	r0	 r1	 r3											
andeq	r0	 r0	 lr	 ror r0										
andeq	r0	 r0	 r0											
andeq	r0	 fp	 r0	 lsl #8										
andeq	r4	 fp	 r0											
andpl	r0	 r0	 #0	2										
andeq	r0	 r0	 r0	 asr #22										
ldrdeq	r1	 [r0]	 -r4											
mvnseq	r0	 r4												
andeq	r9	 r0	 r2	 asr pc										
andeq	r0	 r0	 r0											
ldceq	0	 cr0	 [r8]											
stcleq	0	 cr0	 [ip]											
andeq	r0	 r2	 r0											
svceq	0x00749f30													
svceq	0x00b00000													
andeq	r0	 r3	 r0											
		"; <UNDEFINED> instruction: 0x007eb491"												
andeq	r0	 r0	 r0											
streq	r0	 [r0]	 #-0											
stc2	0	 cr0	 [r0]	 {11}										
andeq	r0	 r0	 #11											
ldcmi	0	 cr3	 [pc]	 {0}										
stmdals	r0	 {r2	 r3}											
tsteq	r0	 ip												
ldceq	9	 cr5	 [r8]	 {0}										
ldcleq	0	 cr0	 [r8]											
andeq	r0	 r1	 r0											
andeq	pc	 ip	 r2	 asr r8	"; <UNPREDICTABLE>"									
andeq	r3	 sp	 r0	 lsl #16										
tstls	r0	 r0	 lsl #22											
andcc	r7	 r6	 #208	28	"; 0xd00"									
teqcs	r4	 #1342177282	"; 0x50000002"											
ldceq	15	 cr9	 [r8	 #-4]!										
stceq	0	 cr0	 [r0]											
andeq	r0	 fp	 r0											
		"; <UNDEFINED> instruction: 0x067ed091"												
ldrtcs	r2	 [r2]	 #-1330	"; 0xffffface"										
ldrvc	r0	 [pc]	 #547	"; 7b0 <_ABORT_STACK_SIZE+0x3b0>"										
stcvc	0	 cr0	 [r0]	 {16}										
andeq	r0	 r0	 #16											
ldcvc	0	 cr3	 [pc]	 {0}										
strle	r0	 [r0]	 #-16											
tsteq	r0	 r0	 lsl r0											
andeq	r5	 r0	 r0	 lsl #4										
andeq	r0	 r0	 r0											
svceq	0x00480000													
svceq	0x00800000													
eoreq	r0	 r5	 r0											
rsbseq	r0	 r6	 r6	 ror r0										
strcs	r1	 [r1	 -sl	 lsl #22]										
ldmdbcs	r1!	 {r3	 r4	 r5	 r6}									
strne	r0	 [r0]	 -r8	 lsr #2										
mrcvc	1	5	 r9	 cr4	 cr3	 {0}								
movwcc	r2	 #8966	"; 0x2306"											
andcs	r7	 r0	 #425984	"; 0x68000"										
rsbseq	r2	 sp	 r2	 lsr r4										
strcs	r2	 [r6	 -r6	 lsl #4]										
muleq	pc	 pc	 r0	"; <UNPREDICTABLE>"										
andeq	fp	 pc	 r0	 lsl #16										
strvc	r2	 [r0]	 -r0	 lsl #14										
beq	1e00c <SLCRUnlockKey+0x100ff>													
stmdavc	r7!	 {r0	 r1	 r3	 r4	 r8}								
stmdacs	r9!	 {r8	 ip	 sp}										
tstne	r6	 #1												
		"; <UNDEFINED> instruction: 0x067eb491"												
bne	cc10ac <__undef_stack+0xbaf0ec>													
strtcc	r0	 [r2]	 #-121	"; 0xffffff87"										
sfmvc	f3	4	 [r4	 #-112]!	"; 0xffffff90"									
strteq	r0	 [r2]	 -r0	 lsl #12										
svceq	0x00b89f27													
rsbne	r0	 r4	 r0											
andseq	r0	 r7	 r0											
rsbseq	r0	 r6	 r6	 ror r0										
strcs	r1	 [r1	 -sl	 lsl #22]										
ldmdbcs	r1!	 {r3	 r4	 r5	 r6}									
strne	r0	 [r0]	 -r8	 lsr #2										
mrcvc	1	5	 r9	 cr8	 cr3	 {0}								
addseq	r2	 pc	 r6	 lsl #14										
andeq	r0	 r0	 r0											
strle	r0	 [r0]	 #-0											
strle	r0	 [r0]	 #-16											
tsteq	r0	 r3	 lsl r0											
bicsne	r5	 r4	 #0											
ldrtne	r0	 [ip]	 #-0											
andeq	r0	 r4	 r0											
svcls	0x005001f3													
andeq	r1	 r0	 ip	 lsr r4										
andeq	r1	 r0	 r4	 ror #8										
subseq	r0	 r0	 r1											
andeq	r0	 r0	 r0											
strle	r0	 [r0]	 #-0											
stcvc	0	 cr0	 [r0]	 {16}										
tsteq	r0	 r1	 lsl r0											
cmnne	ip	 r0	 lsl #2											
ldrtne	r0	 [ip]	 #-0											
andeq	r0	 r4	 r0											
svcls	0x005101f3													
andeq	r1	 r0	 ip	 lsr r4										
andeq	r1	 r0	 r4	 ror #8										
subseq	r0	 r1	 r1											
andeq	r0	 r0	 r0											
strle	r0	 [r0]	 #-0											
stchi	0	 cr0	 [r0]	 {16}										
tsteq	r0	 r1	 lsl r0											
orrne	r5	 ip	 r0	 lsl #4										
ldrtne	r0	 [ip]	 #-0											
andeq	r0	 r4	 r0											
svcls	0x005201f3													
andeq	r1	 r0	 ip	 lsr r4										
andeq	r1	 r0	 r4	 ror #8										
subseq	r0	 r2	 r1											
andeq	r0	 r0	 r0											
stcvs	0	 cr0	 [r0]	 {-0}										
stmdacc	r0	 {r0	 r4}											
andeq	r0	 r0	 #18											
ldmhi	pc	 {ip	 sp}	"; <UNPREDICTABLE>"										
stmdagt	r0	 {r1	 r4}											
tsteq	r0	 r2	 lsl r0											
sbcne	r5	 r8	 #0	22										
teqne	r8	 #0												
andeq	r0	 r1	 r0											
andseq	r3	 r3	 r2	 asr r8										
andseq	r4	 r3	 r0											
blvc	1508 <CRValMmuCac+0x503>													
movtne	r9	 #3841	"; 0xf01"											
cmnne	ip	 #0												
andeq	r0	 sl	 r0											
andcc	r5	 r6	 #-1862270976	"; 0x91000000"										
teqcs	r4	 #1342177282	"; 0x50000002"											
cmnne	ip	 #1	30											
bicsne	r0	 r4	 #0											
andeq	r0	 sl	 r0											
andcc	r5	 r6	 #-1862270976	"; 0x91000000"										
teqcs	r4	 #1342177282	"; 0x50000002"											
mvnne	r9	 #2	30											
ldrtne	r0	 [ip]	 #-0											
andeq	r0	 r1	 r0											
andeq	r0	 r0	 r3	 asr r0										
andeq	r0	 r0	 r0											
andseq	r2	 r1	 r0	 lsl #8										
andseq	r2	 r1	 r0	 lsl #24										
stmdacc	r0	 {r9}												
mulseq	r1	 pc	 r8	"; <UNPREDICTABLE>"										
andseq	r6	 r1	 r0	 lsl #24										
strcc	r0	 [r0]	 -r0	 lsl #4										
mulseq	r1	 pc	 ip	"; <UNPREDICTABLE>"										
andseq	lr	 r3	 r0											
strpl	r0	 [r0	 -r0	 lsl #2]										
andeq	r1	 r0	 r4	 ror #7										
andeq	r1	 r0	 ip	 lsr r4										
subseq	r0	 r7	 r1											
strvs	r0	 [r0]	 #-0											
mrseq	r0	 (UNDEF: 0)												
rsbeq	r5	 r4	 r0											
teqeq	r0	 #0												
andeq	r0	 r4	 r0											
svcls	0x005001f3													
andeq	r0	 r0	 r0	 lsr r3										
andeq	r0	 r0	 r0	 ror r3										
subsvc	r0	 r0	 r1											
stmdavc	r0	 {r0	 r1}											
streq	r0	 [r0]	 #-3											
andpl	pc	 r1	 r0	 lsl #6										
muleq	r3	 pc	 r8	"; <UNPREDICTABLE>"										
andeq	r9	 r3	 r0											
andpl	r0	 r0	 r0	 lsl #2										
muleq	r0	 r0	 r3											
andeq	r0	 r0	 r8	 lsl #8										
mvnseq	r0	 r4												
streq	r9	 [r8]	 #-3920	"; 0xfffff0b0"										
strbteq	r0	 [r8]	 #-0											
andeq	r0	 r1	 r0											
andeq	r0	 r0	 r0	 asr r0										
andeq	r0	 r2	 r0	 lsl #24										
mrspl	r0	 (UNDEF: 16)												
andeq	r0	 r0	 ip	 lsl #4										
andeq	r0	 r0	 r0	 lsr r3										
mvnseq	r0	 r4												
teqeq	r0	 #324	"; 0x144"											
orrseq	r0	 r0	 #0											
andeq	r0	 r1	 r0											
andeq	r9	 r3	 r1	 asr r0										
andeq	ip	 r3	 r0	 lsl #16										
vshl.u8	d0	 d0	 d0											
ldmgt	pc	 {r0	 r8	 ip	 lr}	"; <UNPREDICTABLE>"								
andle	r0	 r0	 r3											
tsteq	r0	 r3												
bicseq	r5	 r0	 #0	2										
streq	r0	 [r8]	 #-0											
andeq	r0	 r4	 r0											
svcls	0x005101f3													
andeq	r0	 r0	 r8	 lsl #8										
andeq	r0	 r0	 r8	 ror #8										
subseq	r0	 r1	 r1											
andeq	r0	 r0	 r0											
stmdapl	r0	 {}	"; <UNPREDICTABLE>"											
andcc	r0	 r0	 r0											
tsteq	r0	 r3												
cmneq	r8	 #0	8											
orreq	r0	 r4	 #0											
andeq	r0	 r2	 r0											
orreq	r9	 r4	 #56	30	"; 0xe0"									
orrseq	r0	 r0	 #0											
andeq	r0	 r2	 r0											
orrseq	r9	 r0	 #52	30	"; 0xd0"									
streq	r0	 [r8]	 #-0											
andeq	r0	 r1	 r0											
andeq	r4	 r4	 r4	 asr r0										
andeq	r4	 r4	 r0	 lsl #24										
stmdacc	r0	 {r9}												
muleq	r4	 pc	 r8	"; <UNPREDICTABLE>"										
andeq	r6	 r4	 r0	 lsl #16										
strcc	r0	 [r0]	 -r0	 lsl #4										
muleq	r0	 pc	 r0	"; <UNPREDICTABLE>"										
andeq	r0	 r0	 r0											
andeq	r7	 r3	 r0	 lsl #16										
andeq	r8	 r3	 r0	 lsl #8										
strcc	r0	 [r0]	 -r0	 lsl #4										
muleq	r3	 pc	 r4	"; <UNPREDICTABLE>"										
andeq	r9	 r3	 r0											
stmdacc	r0	 {r9}												
muleq	r4	 pc	 r0	"; <UNPREDICTABLE>"										
andeq	r4	 r4	 r0	 lsl #24										
strcc	r0	 [r0]	 #-512	"; 0xfffffe00"										
muleq	r4	 pc	 r8	"; <UNPREDICTABLE>"										
andeq	r6	 r4	 r0	 lsl #16										
strcc	r0	 [r0]	 -r0	 lsl #4										
muleq	r0	 pc	 r0	"; <UNPREDICTABLE>"										
andeq	r0	 r0	 r0											
andeq	r7	 r3	 r0	 lsl #16										
andeq	r9	 r3	 r0											
cdpcc	2	0	 cr0	 cr0	 cr0	 {0}								
muleq	r4	 pc	 r0	"; <UNPREDICTABLE>"										
andeq	r4	 r4	 r0	 lsl #24										
cdpcc	2	0	 cr0	 cr0	 cr0	 {0}								
muleq	r4	 pc	 r8	"; <UNPREDICTABLE>"										
andeq	r6	 r4	 r0	 lsl #16										
sfmcc	f0	4	 [r0]	 {-0}										
muleq	r0	 pc	 r0	"; <UNPREDICTABLE>"										
andeq	r0	 r0	 r0											
andeq	r0	 r1	 r0	 lsl #16										
andeq	r3	 r1	 r0											
mrscc	r0	 R8_usr												
muleq	r1	 pc	 r0	"; <UNPREDICTABLE>"										
andeq	r3	 r1	 r0	 lsl #24										
movwcc	r0	 #512	"; 0x200"											
muleq	r1	 pc	 ip	"; <UNPREDICTABLE>"										
andeq	r5	 r1	 r0	 lsl #16										
strcc	r0	 [r0]	 #-512	"; 0xfffffe00"										
muleq	r1	 pc	 r8	"; <UNPREDICTABLE>"										
andeq	r8	 r1	 r0	 lsl #8										
andcc	r0	 r0	 r0	 lsl #4										
muleq	r1	 pc	 r4	"; <UNPREDICTABLE>"										
andeq	r9	 r1	 r0											
mrscc	r0	 R8_usr												
muleq	r1	 pc	 r0	"; <UNPREDICTABLE>"										
andeq	r9	 r1	 r0	 lsl #16										
andcc	r0	 r0	 #0	4										
muleq	r1	 pc	 r8	"; <UNPREDICTABLE>"										
andeq	sl	 r1	 r0											
movwcc	r0	 #512	"; 0x200"											
muleq	r1	 pc	 r0	"; <UNPREDICTABLE>"										
andeq	sl	 r1	 r0	 lsl #8										
strcc	r0	 [r0]	 #-512	"; 0xfffffe00"										
muleq	r1	 pc	 r4	"; <UNPREDICTABLE>"										
andeq	ip	 r1	 r0	 lsl #24										
andcc	r0	 r0	 r0	 lsl #4										
muleq	r1	 pc	 ip	"; <UNPREDICTABLE>"										
andeq	sp	 r1	 r0	 lsl #8										
mrscc	r0	 R8_usr												
muleq	r1	 pc	 r4	"; <UNPREDICTABLE>"										
andeq	sp	 r1	 r0	 lsl #24										
andcc	r0	 r0	 #0	4										
muleq	r1	 pc	 ip	"; <UNPREDICTABLE>"										
andeq	lr	 r1	 r0	 lsl #8										
movwcc	r0	 #512	"; 0x200"											
muleq	r1	 pc	 r4	"; <UNPREDICTABLE>"										
andeq	lr	 r1	 r0	 lsl #16										
strcc	r0	 [r0]	 #-512	"; 0xfffffe00"										
muleq	r1	 pc	 r8	"; <UNPREDICTABLE>"										
andeq	r0	 r2	 r0	 lsl #16										
andcc	r0	 r0	 r0	 lsl #4										
muleq	r2	 pc	 r8	"; <UNPREDICTABLE>"										
andeq	r1	 r2	 r0											
mrscc	r0	 R8_usr												
muleq	r2	 pc	 r0	"; <UNPREDICTABLE>"										
andeq	r1	 r2	 r0	 lsl #16										
andcc	r0	 r0	 #0	4										
muleq	r2	 pc	 r8	"; <UNPREDICTABLE>"										
andeq	r2	 r2	 r0											
movwcc	r0	 #512	"; 0x200"											
muleq	r2	 pc	 r0	"; <UNPREDICTABLE>"										
andeq	r7	 r2	 r0	 lsl #8										
strcc	r0	 [r0]	 #-512	"; 0xfffffe00"										
muleq	r2	 pc	 r4	"; <UNPREDICTABLE>"										
andeq	r8	 r2	 r0	 lsl #24										
andcc	r0	 r0	 r0	 lsl #4										
muleq	r2	 pc	 ip	"; <UNPREDICTABLE>"										
andeq	r9	 r2	 r0	 lsl #24										
mrscc	r0	 R8_usr												
muleq	r2	 pc	 ip	"; <UNPREDICTABLE>"										
andeq	sl	 r2	 r0	 lsl #16										
andcc	r0	 r0	 #0	4										
muleq	r2	 pc	 r8	"; <UNPREDICTABLE>"										
andeq	fp	 r2	 r0	 lsl #8										
movwcc	r0	 #512	"; 0x200"											
muleq	r2	 pc	 r4	"; <UNPREDICTABLE>"										
andeq	r3	 r3	 r0											
strcc	r0	 [r0]	 #-512	"; 0xfffffe00"										
muleq	r3	 pc	 r0	"; <UNPREDICTABLE>"										
andeq	r9	 r3	 r0	 lsl #8										
strcc	r0	 [r0]	 #-512	"; 0xfffffe00"										
muleq	r3	 pc	 ip	"; <UNPREDICTABLE>"										
andeq	ip	 r3	 r0	 lsl #16										
strcc	r0	 [r0]	 #-512	"; 0xfffffe00"										
muleq	r3	 pc	 r0	"; <UNPREDICTABLE>"										
andeq	lr	 r3	 r0	 lsl #16										
andcc	r0	 r0	 r0	 lsl #4										
muleq	r3	 pc	 r8	"; <UNPREDICTABLE>"										
andeq	pc	 r3	 r0											
mrscc	r0	 R8_usr												
muleq	r3	 pc	 r0	"; <UNPREDICTABLE>"										
andeq	pc	 r3	 r0	 lsl #16										
andcc	r0	 r0	 #0	4										
muleq	r3	 pc	 r8	"; <UNPREDICTABLE>"										
andeq	r0	 r4	 r0											
movwcc	r0	 #512	"; 0x200"											
muleq	r4	 pc	 r0	"; <UNPREDICTABLE>"										
andeq	r0	 r4	 r0	 lsl #16										
strcc	r0	 [r0]	 #-512	"; 0xfffffe00"										
muleq	r0	 pc	 r0	"; <UNPREDICTABLE>"										
andeq	r0	 r0	 r0											
andeq	r5	 r0	 r0	 lsl #16										
andeq	r0	 r1	 r0	 lsl #16										
andcc	r0	 r0	 r0	 lsl #4										
muleq	r1	 pc	 r8	"; <UNPREDICTABLE>"										
andeq	sl	 r1	 r0											
andpl	r0	 r0	 #0	2										
andeq	r0	 r0	 r0	 lsr #3										
ldrdeq	r0	 [r0]	 -r0	"; <UNPREDICTABLE>"										
subsle	r0	 ip	 r1											
str	r0	 [r0]	 #-1											
streq	r0	 [r0]	 #-1											
ldcvc	8	 cr7	 [r8]											
muleq	r1	 pc	 r4	"; <UNPREDICTABLE>"										
andeq	r2	 r2	 r0											
adfpls	f0	 f0	 f0											
andeq	r0	 r0	 r0	 lsr #4										
andeq	r0	 r0	 r4	 asr #4										
ldrbmi	r0	 [r4]	 #-1											
stcvc	0	 cr0	 [r0]	 {2}										
tsteq	r0	 r2												
rsbseq	r5	 ip	 #0	16										
adcseq	r0	 r4	 #0											
andeq	r0	 r3	 r0											
ldrlt	r7	 [pc]	 #3960	"; cb8 <_SUPERVISOR_STACK_SIZE+0x4b8>"										
andcc	r0	 r0	 r2											
tsteq	r0	 r3												
orrseq	r5	 r0	 #0	16										
biceq	r0	 r8	 #0											
andeq	r0	 r1	 r0											
andeq	ip	 r3	 r8	 asr r8										
andeq	sp	 r3	 r0											
andcc	r0	 r0	 r0	 lsl #4										
muleq	r3	 pc	 r0	"; <UNPREDICTABLE>"										
andeq	sp	 r3	 r0	 lsl #16										
andpl	r0	 r0	 r0	 lsl #2										
ldrdeq	r0	 [r0]	 -r8											
andeq	r0	 r0	 r0	 lsl #8										
svcvc	0x00700003													
muleq	r4	 pc	 r0	"; <UNPREDICTABLE>"										
andeq	r0	 r4	 r0	 lsl #16										
andpl	r0	 r0	 r0	 lsl #2										
andeq	r0	 r0	 r8	 lsl r0										
ldmdane	r0	 {r0}^												
strcc	r0	 [r0]	 #-0											
mrseq	r0	 (UNDEF: 0)												
eorseq	r5	 r4	 r0	 lsl #10										
subeq	r0	 r4	 r0											
andeq	r0	 r4	 r0											
svcls	0x005001f3													
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 r8	 lsl r0										
ldmdane	r0	 {r0}^												
strcc	r0	 [r0]	 #-0											
mrseq	r0	 (UNDEF: 0)												
eorseq	r5	 r4	 r0	 lsl #10										
subeq	r0	 r4	 r0											
andeq	r0	 r4	 r0											
svcls	0x005001f3													
andeq	r0	 r0	 r8	 lsr #32										
andeq	r0	 r0	 r4	 lsr r0										
ldrbcc	r0	 [r5]	 #-1											
strmi	r0	 [r0]	 #-0											
streq	r0	 [r0]	 #-0											
andpl	pc	 r1	 r0	 lsl #6										
muleq	r0	 pc	 r0	"; <UNPREDICTABLE>"										
andeq	r0	 r0	 r0											
andeq	r4	 r0	 r0	 lsl #8										
andeq	r6	 r0	 r0											
andpl	r0	 r0	 r0	 lsl #2										
andeq	r0	 r0	 r0	 rrx										
muleq	r0	 r4	 r0											
subseq	r0	 r0	 r1											
andeq	r0	 r0	 r0											
strmi	r0	 [r0]	 #-0											
stcpl	0	 cr0	 [r0]	 {-0}										
mrseq	r0	 (UNDEF: 0)												
subseq	r5	 ip	 r0	 lsl #2										
addseq	r0	 r4	 r0											
andeq	r0	 r4	 r0											
svcls	0x005101f3													
andeq	r0	 r0	 ip	 asr r0										
andeq	r0	 r0	 r8	 lsl #1										
subseq	r0	 r1	 r1											
andeq	r0	 r0	 r0											
strls	r0	 [r0]	 #-0											
andgt	r0	 r0	 r0											
mrseq	r0	 (UNDEF: 0)												
sbceq	r5	 r0	 r0											
sbceq	r0	 r7	 r0											
andeq	r0	 r1	 r0											
andeq	ip	 r0	 r1	 asr r7										
andeq	sp	 r0	 r0	 lsl #8										
vshl.u8	d0	 d0	 d0											
addseq	r5	 pc	 r1											
andeq	r0	 r0	 r0											
stmdage	r0	 {}	"; <UNPREDICTABLE>"											
andgt	r0	 r0	 r0											
mrseq	r0	 (UNDEF: 0)												
sbceq	r5	 r0	 r0											
sbceq	r0	 r7	 r0											
andeq	r0	 r1	 r0											
andeq	ip	 r0	 r1	 asr r7										
andeq	sp	 r0	 r0	 lsl #8										
vshl.u8	d0	 d0	 d0											
addseq	r5	 pc	 r1											
andeq	r0	 r0	 r0											
stclt	0	 cr0	 [r0]	 {-0}										
andgt	r0	 r0	 r0											
mrseq	r0	 (UNDEF: 0)												
sbceq	r5	 r0	 r0											
sbceq	r0	 r7	 r0											
andeq	r0	 r1	 r0											
andeq	ip	 r0	 r1	 asr r7										
andeq	sp	 r0	 r0	 lsl #8										
vshl.u8	d0	 d0	 d0											
addseq	r5	 pc	 r1											
andeq	r0	 r0	 r0											
strle	r0	 [r0]	 #-0											
stc	0	 cr0	 [r0]	 {-0}										
mrseq	r0	 (UNDEF: 0)												
rsceq	r5	 ip	 r0											
mrseq	r0	 (UNDEF: 8)												
andeq	r0	 r1	 r0											
andeq	r0	 r1	 r5	 asr r8										
andeq	r1	 r1	 r0	 lsl #16										
vshl.u8	d0	 d0	 d0											
addseq	r5	 pc	 r1											
andeq	r0	 r0	 r0											
stmda	r0	 {}	"; <UNPREDICTABLE>"											
stc	0	 cr0	 [r0]	 {-0}										
mrseq	r0	 (UNDEF: 0)												
rsceq	r5	 ip	 r0											
mrseq	r0	 (UNDEF: 8)												
andeq	r0	 r1	 r0											
andeq	r0	 r1	 r5	 asr r8										
andeq	r1	 r1	 r0	 lsl #16										
vshl.u8	d0	 d0	 d0											
addseq	r5	 pc	 r1											
andeq	r0	 r0	 r0											
stc2	0	 cr0	 [r0]	 {-0}										
stmdaeq	r0	 {}	"; <UNPREDICTABLE>"											
tsteq	r0	 r1												
tsteq	r8	 r0	 lsl #10											
tsteq	r8	 r0												
andeq	r0	 r4	 r0											
svcls	0x005001f3													
andeq	r0	 r0	 r8	 lsl r1										
andeq	r0	 r0	 r8	 lsr r1										
ldmdacc	r0	 {r0}^												
andvc	r0	 r0	 r1											
tsteq	r0	 r1												
andeq	r5	 r0	 r0											
andeq	r0	 r0	 r0											
tsteq	r8	 r0												
teqeq	r0	 r0												
andeq	r0	 r1	 r0											
andeq	r3	 r1	 r1	 asr r0										
andeq	r7	 r1	 r0											
vshl.u8	d0	 d0	 d0											
addseq	r5	 pc	 r1	 lsl #2										
andeq	r0	 r0	 r0											
andcc	r0	 r0	 r0											
strvs	r0	 [r0]	 #-1											
tsteq	r0	 r1												
andeq	r5	 r0	 r0	 lsl #2										
andeq	r0	 r0	 r0											
		"; <UNDEFINED> instruction: 0x01a40000"												
bicseq	r0	 r8	 r0											
andeq	r0	 r1	 r0											
andeq	r0	 r0	 r4	 asr r0										
andeq	r0	 r0	 r0											
andeq	lr	 r1	 r0	 lsl #24										
andeq	pc	 r1	 r0											
andvc	r0	 r0	 #0	12										
tstcs	r0	 r0	 lsl #8											
muleq	r1	 pc	 r0	"; <UNPREDICTABLE>"										
andeq	r0	 r2	 r0	 lsl #8										
stfpls	f0	 [r0]	 {-0}											
andeq	r0	 r0	 r8	 lsr #3										
		"; <UNDEFINED> instruction: 0x000001b0"												
subslt	r0	 r0	 r1											
andgt	r0	 r0	 r1											
streq	r0	 [r0	 #-1]											
strcc	r7	 [r0	 -r0]											
biceq	r9	 r0	 r4	 lsr #30										
biceq	r0	 r7	 r0											
andeq	r0	 r1	 r0											
andeq	ip	 r1	 r0	 asr r7										
andeq	sp	 r1	 r0	 lsl #16										
strvc	r0	 [r0]	 #-3328	"; 0xfffff300"										
strbtcs	r0	 [lr]	 #2304	"; 0x900"										
msrcs	CPSR_sc	 #9216	"; 0x2400"											
svcls	0x00243701													
		"; <UNDEFINED> instruction: 0x000001b4"												
ldrdeq	r0	 [r0]	 -r0	"; <UNPREDICTABLE>"										
rsbseq	r0	 r4	 r7											
strteq	r1	 [r3]	 #-2615	"; 0xfffff5c9"										
muleq	r1	 pc	 r0	"; <UNPREDICTABLE>"										
andeq	sp	 r1	 r0	 lsl #16										
movwpl	r0	 #256	"; 0x100"											
andeq	r0	 r0	 r0	 ror #3										
andeq	r0	 r0	 r4	 lsl #4										
ldrbeq	r0	 [r4]	 #-1											
stmdaeq	r0	 {r1}												
streq	r0	 [r0	 #-2]											
cfmadd32mi	mvax0	 mvfx7	 mvfx1	 mvfx0										
andeq	r9	 r8	 #36	30	"; 0x90"									
andseq	r0	 ip	 #0											
andeq	r0	 r5	 r0											
strbcs	r0	 [lr]	 #-118	"; 0xffffff8a"										
muleq	r0	 pc	 r0	"; <UNPREDICTABLE>"										
andeq	r0	 r0	 r0											
andeq	lr	 r1	 r0											
andeq	r1	 r2	 r0	 lsl #24										
strpl	r0	 [r0]	 -r0	 lsl #2										
ldrdeq	r0	 [r0]	 -r8											
andeq	r0	 r0	 ip	 ror #3										
svcls	0x00300002													
andeq	r0	 r0	 ip	 ror #3										
andeq	r0	 r0	 r4	 lsl #4										
ldrbeq	r0	 [r2]	 #-1											
stcne	0	 cr0	 [r0]	 {2}										
andeq	r0	 r0	 #2											
addseq	r3	 pc	 r0											
andeq	r0	 r0	 r0											
and	r0	 r0	 r0											
stc	0	 cr0	 [r0]	 {1}										
andeq	r0	 r0	 #1											
ldc	0	 cr3	 [pc]	 {0}										
		"; <UNDEFINED> instruction: 0xf8000001"												
tsteq	r0	 r1												
mvnseq	r5	 r0	 lsl #6											
mvnseq	r0	 r0												
andeq	r0	 r3	 r0											
ldc2	15	 cr7	 [pc]	 {115}	"; 0x73"									
streq	r0	 [r0]	 #-1											
tsteq	r0	 r2												
andeq	r5	 r0	 r0	 lsl #6										
andeq	r0	 r0	 r0											
eoreq	r0	 r4	 #0											
eorseq	r0	 r0	 #0											
andeq	r0	 r1	 r0											
andeq	r3	 r2	 r4	 asr r0										
andeq	r3	 r2	 r0	 lsl #8										
strvc	r0	 [r0]	 #-1280	"; 0xfffffb00"										
svcls	0x00213400													
andeq	r0	 r0	 r4	 lsr r2										
andeq	r0	 r0	 ip	 lsr r2										
subseq	r0	 r4	 r1											
andeq	r0	 r0	 r0											
strcs	r0	 [r0]	 #-0											
strcc	r0	 [r0]	 #-2											
tsteq	r0	 r2												
andeq	r5	 r0	 r0	 lsl #8										
andeq	r0	 r0	 r0											
eorseq	r0	 ip	 #0											
subeq	r0	 r8	 #0											
andeq	r0	 r1	 r0											
andeq	r4	 r2	 r0	 asr r8										
andeq	r5	 r2	 r0	 lsl #8										
vshl.u8	d0	 d0	 d0											
addseq	r5	 pc	 r1											
andeq	r0	 r0	 r0											
strpl	r0	 [r0]	 #-0											
strvc	r0	 [r0]	 #-2											
tsteq	r0	 r2												
rsbseq	r5	 r4	 #0											
addseq	r0	 ip	 #0											
andeq	r0	 r1	 r0											
andeq	r0	 r0	 r0	 asr r0										
andeq	r0	 r0	 r0											
andeq	r5	 r2	 r0	 lsl #8										
andeq	r6	 r2	 r0	 lsl #24										
mrspl	r0	 (UNDEF: 16)												
andeq	r0	 r0	 ip	 ror #4										
muleq	r0	 ip	 r2											
mvnseq	r0	 r4												
andeq	r9	 r0	 r1	 asr pc										
andeq	r0	 r0	 r0											
rsbeq	r0	 ip	 #0											
addseq	r0	 r0	 #0											
andeq	r0	 r1	 r0											
andeq	r0	 r0	 r1	 asr r0										
andeq	r0	 r0	 r0											
andeq	fp	 r2	 r0	 lsl #16										
andeq	lr	 r2	 r0	 lsl #24										
strpl	r0	 [r0]	 #-256	"; 0xffffff00"										
andeq	r0	 r0	 r0	 lsl #6										
andeq	r0	 r0	 r4	 lsl #6										
rsbseq	r0	 r2	 r6											
svcls	0x00210074													
andeq	r0	 r0	 r4	 lsl #6										
andeq	r0	 r0	 r8	 lsl r3										
subseq	r0	 ip	 r1											
andeq	r0	 r0	 r0											
stclt	0	 cr0	 [r0]	 {-0}										
strgt	r0	 [r0]	 #-2											
tsteq	r0	 r2												
sbceq	r5	 r4	 #0											
sbcseq	r0	 r4	 #0											
andeq	r0	 r5	 r0											
ldrtcs	r0	 [r7]	 #-112	"; 0xffffff90"										
muleq	r2	 pc	 r4	"; <UNPREDICTABLE>"										
andeq	sp	 r2	 r0	 lsl #22										
andpl	r0	 r0	 r0	 lsl #2										
ldrdeq	r0	 [r0]	 -fp											
andeq	r0	 r0	 ip	 ror #5										
rsbseq	r0	 r4	 sp											
stmdbeq	r4!	 {r0	 r3	 r9	 sl	 fp	 sp	 lr	 pc}					
strdeq	r2	 [r3	 -fp]!											
addseq	r2	 pc	 r7	 lsr r4	"; <UNPREDICTABLE>"									
andeq	r0	 r0	 r0											
stmdagt	r0	 {}	"; <UNPREDICTABLE>"											
str	r0	 [r0]	 #-2											
streq	r0	 [r0	 -r2]											
strcc	r7	 [r0	 -r0	 lsl #8]										
svcls	0x0004231a													
andeq	r0	 r0	 r4	 ror #5										
andeq	r0	 r0	 ip	 ror #5										
subseq	r0	 r3	 r1											
andeq	r0	 r0	 r0											
vst4.8	{d0-d3}	 [r0]	 r0											
stmdane	r0	 {r1}												
tsteq	r0	 r3												
tsteq	r8	 #0	8											
tsteq	ip	 #0												
andeq	r0	 r5	 r0											
strbcs	r0	 [lr]	 #-374	"; 0xfffffe8a"										
muleq	r3	 pc	 ip	"; <UNPREDICTABLE>"										
andeq	r3	 r3	 r0											
strvc	r0	 [r0]	 -r0	 lsl #10										
svcls	0x00244e00													
strdeq	r0	 [r0]	 -r4											
andeq	r0	 r0	 r0	 lsr r3										
subseq	r0	 r6	 r1											
andeq	r0	 r0	 r0											
stc	0	 cr0	 [r0]	 {-0}										
andeq	r0	 r0	 r2											
andeq	r0	 r0	 #3											
addseq	r3	 pc	 r0											
stmdane	r0	 {r0	 r1}											
tsteq	r0	 r3												
tsteq	r8	 #0	4											
teqeq	r0	 #0												
andeq	r0	 r2	 r0											
andeq	r9	 r0	 r0	 lsr pc										
andeq	r0	 r0	 r0											
rscseq	r0	 r4	 #0											
movweq	r0	 #0												
andeq	r0	 r2	 r0											
movweq	r9	 #3888	"; 0xf30"											
movweq	r0	 #49152	"; 0xc000"											
andeq	r0	 r1	 r0											
andeq	r0	 r3	 r3	 asr ip										
andeq	r1	 r3	 r0											
movwvc	r0	 #768	"; 0x300"											
tsteq	r0	 #508	"; 0x1fc"											
tsteq	r8	 #0												
andeq	r0	 r1	 r0											
andeq	r0	 r0	 r3	 asr r0										
andeq	r0	 r0	 r0											
andeq	r3	 r3	 r0	 lsl #24										
andeq	r4	 r3	 r0											
movwvc	r0	 #1536	"; 0x600"											
bne	ffec3668 <LRemap+0x1ec3659>													
muleq	r3	 pc	 r0	"; <UNPREDICTABLE>"										
andeq	r4	 r3	 r0	 lsl #16										
movwpl	r0	 #256	"; 0x100"											
andeq	r0	 r0	 ip	 lsr r3										
andeq	r0	 r0	 r0	 asr #6										
subseq	r0	 r3	 r1											
andeq	r0	 r0	 r0											
stmdami	r0	 {}	"; <UNPREDICTABLE>"											
strpl	r0	 [r0]	 #-3											
tsteq	r0	 r3												
cmpeq	r4	 #0												
cmneq	r0	 #0												
andeq	r0	 r4	 r0											
svcls	0x005001f3													
andeq	r0	 r0	 r0	 ror #6										
andeq	r0	 r0	 r0	 lsl #7										
subshi	r0	 r0	 r1											
stmdage	r0	 {r0	 r1}											
tsteq	r0	 r3												
andeq	r5	 r0	 r0											
andeq	r0	 r0	 r0											
cmneq	r0	 #0												
cmneq	r8	 #0												
andeq	r0	 r1	 r0											
andeq	r7	 r3	 r1	 asr r8										
andeq	sl	 r3	 r0	 lsl #16										
vshl.u8	d0	 d0	 d0											
addseq	r5	 pc	 r1	 lsl #2										
andeq	r0	 r0	 r0											
stmdavc	r0	 {}	"; <UNPREDICTABLE>"											
stcls	0	 cr0	 [r0]	 {3}										
tsteq	r0	 r3												
andeq	r5	 r0	 r0	 lsl #2										
andeq	r0	 r0	 r0											
		"; <UNDEFINED> instruction: 0x03a80000"												
		"; <UNDEFINED> instruction: 0x03b40000"												
andeq	r0	 r1	 r0											
andeq	fp	 r3	 r0	 asr r4										
andeq	ip	 r3	 r0											
vshl.u8	d0	 d0	 d0											
addseq	r5	 pc	 r1											
andeq	r0	 r0	 r0											
strgt	r0	 [r0]	 #-0											
andle	r0	 r0	 r3											
tsteq	r0	 r3												
bicseq	r5	 r0	 #0	6										
bicseq	r0	 r4	 #0											
andeq	r0	 r7	 r0											
andeq	r0	 sl	 r3	 ror r0										
ldrle	r2	 [pc]	 #272	"; 1340 <CRValMmuCac+0x33b>"										
stcle	0	 cr0	 [r0]	 {3}										
tsteq	r0	 r3												
andeq	r5	 r0	 r0	 lsl #6										
andeq	r0	 r0	 r0											
biceq	r0	 r4	 #0											
bicseq	r0	 r4	 #0											
andeq	r0	 r1	 r0											
andeq	r0	 r0	 r3	 asr r0										
andeq	r0	 r0	 r0											
andeq	lr	 r3	 r0	 lsl #24										
andeq	pc	 r3	 r0											
movwvc	r0	 #1792	"; 0x700"											
svc	0x00ff0b00													
mvnseq	r9	 #26	30	"; 0x68"										
mvnseq	r0	 #0												
andeq	r0	 r1	 r0											
andeq	r0	 r0	 r3	 asr r0										
andeq	r0	 r0	 r0											
andeq	lr	 r3	 r0	 lsl #24										
andeq	pc	 r3	 r0											
movwpl	r0	 #256	"; 0x100"											
andeq	r0	 r0	 r0	 lsl r4										
andeq	r0	 r0	 ip	 lsl r4										
mrrcne	0	0	 r0	 r0	 cr1	"; <UNPREDICTABLE>"								
stmdacs	r0	 {r2}												
streq	r0	 [r0]	 #-4											
andpl	pc	 r1	 r0	 lsl #6										
muleq	r0	 pc	 r0	"; <UNPREDICTABLE>"										
andeq	r0	 r0	 r0											
andeq	r2	 r4	 r0	 lsl #16										
andeq	r4	 r4	 r0	 lsl #16										
andpl	r0	 r0	 r0	 lsl #2										
andeq	r0	 r0	 r8	 asr #8										
andeq	r0	 r0	 r0	 ror r4										
subseq	r0	 r0	 r1											
andeq	r0	 r0	 r0											
stmdacs	r0	 {}	"; <UNPREDICTABLE>"											
andmi	r0	 r0	 r4											
tsteq	r0	 r4												
strbeq	r5	 [r0]	 #-256	"; 0xffffff00"										
ldrbteq	r0	 [r0]	 #-0											
andeq	r0	 r4	 r0											
svcls	0x005101f3													
andeq	r0	 r0	 r0	 asr #8										
andeq	r0	 r0	 r4	 ror #8										
subseq	r0	 r1	 r1											
andeq	r0	 r0	 r0											
andne	r0	 r0	 r0											
stcne	0	 cr0	 [r0]	 {5}										
tsteq	r0	 r5												
andeq	r5	 r0	 r0											
andeq	r0	 r0	 r0											
streq	r0	 [r4	 #-0]!											
streq	r0	 [r8	 #-0]!											
andeq	r0	 r1	 r0											
andeq	r2	 r5	 r0	 asr r8										
andeq	r3	 r5	 r0											
tstvc	r0	 r0	 lsl #18											
andeq	r0	 r0	 r0	 lsl #24										
svcls	0x00217236													
andeq	r0	 r0	 ip	 ror #10										
andeq	r0	 r0	 r0	 ror r5										
subsvc	r0	 r0	 r1											
strvc	r0	 [r0	 -r5]											
tsteq	r0	 r5												
streq	r5	 [r8	 #256]	"; 0x100"										
ldreq	r0	 [r0]												
andeq	r0	 r1	 r0											
andeq	r0	 r0	 r0	 asr r0										
andeq	r0	 r0	 r0											
andeq	ip	 r5	 r0	 lsl #8										
andeq	sp	 r5	 r0											
movwpl	r0	 #256	"; 0x100"											
ldrdeq	r0	 [r0]	 -r0	"; <UNPREDICTABLE>"										
ldrdeq	r0	 [r0]	 -r4											
rsbseq	r0	 r3	 r7											
tstcs	r0	 sl												
muleq	r5	 pc	 r4	"; <UNPREDICTABLE>"										
andeq	sp	 r5	 r0	 lsl #22										
movwpl	r0	 #256	"; 0x100"											
andeq	r0	 r0	 r4	 asr #11										
ldrdeq	r0	 [r0]	 -r4											
subseq	r0	 r3	 r1											
andeq	r0	 r0	 r0											
stcle	0	 cr0	 [r0]	 {-0}										
str	r0	 [r0]	 #-5											
tsteq	r0	 r5												
strbeq	r5	 [r4	 #0]!											
strbeq	r0	 [pc	 #0]!	"; 14bc <CRValMmuCac+0x4b7>"										
andeq	r0	 r1	 r0											
andeq	lr	 r5	 r1	 asr pc										
andeq	pc	 r5	 r0	 lsl #16										
vshl.u8	d0	 d0	 d0											
addseq	r5	 pc	 r1											
andeq	r0	 r0	 r0											
		"; <UNDEFINED> instruction: 0xf8000000"												
andne	r0	 r0	 r5											
tsteq	r0	 r6												
ldreq	r5	 [ip]	 -r0											
strteq	r0	 [r4]	 -r0											
andeq	r0	 r1	 r0											
andeq	r2	 r6	 r0	 asr r4										
andeq	r6	 r6	 r0	 lsl #16										
strpl	r0	 [r0]	 #-256	"; 0xffffff00"										
strdeq	r0	 [r0]	 -r8											
andeq	r0	 r0	 r0	 lsl r6										
subsne	r0	 r1	 r1											
stcne	0	 cr0	 [r0]	 {6}										
streq	r0	 [r0]	 #-6											
mrspl	pc	 SP_irq	"; <UNPREDICTABLE>"											
muleq	r6	 pc	 ip	"; <UNPREDICTABLE>"										
andeq	r2	 r6	 r0	 lsl #16										
mrspl	r0	 (UNDEF: 16)												
andeq	r0	 r0	 r8	 lsr #12										
andeq	r0	 r0	 r8	 ror #12										
mvnseq	r0	 r4												
andeq	r9	 r0	 r1	 asr pc										
andeq	r0	 r0	 r0											
ldrbteq	r0	 [ip]	 r0											
streq	r0	 [r7	 -r0]											
andeq	r0	 r1	 r0											
andeq	r0	 r0	 r0	 asr r0										
andeq	r0	 r0	 r0											
andeq	r1	 r7	 r0	 lsl #8										
andeq	r1	 r7	 r0	 lsl #24										
andpl	r0	 r0	 r0	 lsl #2										
andeq	r0	 r0	 ip	 lsr r7										
andeq	r0	 r0	 r0	 asr #14										
rsbseq	r0	 r3	 r6											
svcls	0x001afb09													
andeq	r0	 r0	 r0	 asr #14										
andeq	r0	 r0	 r8	 asr #14										
subseq	r0	 r3	 r1											
andeq	r0	 r0	 r0											
stccc	0	 cr0	 [r0]	 {-0}										
andmi	r0	 r0	 r7											
tsteq	r0	 r7												
andeq	r5	 r0	 r0	 lsl #6										
andeq	r0	 r0	 r0											
strbeq	r0	 [r0	 -r0]!											
strbeq	r0	 [r4	 -r0]!											
andeq	r0	 r7	 r0											
		"; <UNDEFINED> instruction: 0xff0b0073"												
ldrvs	r1	 [pc]	 #2799	"; 15a8 <CRValMmuCac+0x5a3>"										
stcvs	0	 cr0	 [r0]	 {7}										
tsteq	r0	 r7												
andeq	r5	 r0	 r0	 lsl #6										
andeq	r0	 r0	 r0											
strbeq	r0	 [r0	 -r0]!											
strbeq	r0	 [r4	 -r0]!											
andeq	r0	 r1	 r0											
andeq	r0	 r0	 r3	 asr r0										
andeq	r0	 r0	 r0											
andeq	r6	 r7	 r0	 lsl #24										
andeq	r7	 r7	 r0	 lsl #24										
andpl	r0	 r0	 r0	 lsl #2										
andeq	r0	 r0	 ip	 ror r7										
andeq	r0	 r0	 r3	 lsl #15										
cmphi	r1	 #1												
stcls	0	 cr0	 [r0]	 {7}										
tsteq	r0	 r7												
andeq	r5	 r0	 r0	 lsl #8										
andeq	r0	 r0	 r0											
ldreq	r0	 [ip	 r0]											
ldrbeq	r0	 [r4	 r0]											
andeq	r0	 r1	 r0											
andeq	sp	 r7	 r0	 asr r4										
andeq	r5	 r8	 r0	 lsl #16										
vshl.u8	d0	 d0	 d0											
ldmpl	pc	 {r0	 ip	 lr}	"; <UNPREDICTABLE>"									
andvc	r0	 r0	 r8											
tsteq	r0	 r8												
ldmdaeq	r0!	 {ip	 lr}^											
ldmdaeq	r8!	 {}^	"; <UNPREDICTABLE>"											
andeq	r0	 r1	 r0											
andeq	r7	 r8	 r4	 asr r8										
andeq	fp	 r8	 r0											
vshl.u8	d0	 d0	 d0											
addseq	r5	 pc	 r1											
andeq	r0	 r0	 r0											
stcls	0	 cr0	 [r0]	 {-0}										
strle	r0	 [r0]	 #-7											
tsteq	r0	 r7												
ldrbeq	r5	 [r4	 r0	 lsl #2]										
ldmdaeq	r8	 {}^	"; <UNPREDICTABLE>"											
andeq	r0	 r4	 r0											
svcls	0x005101f3													
andeq	r0	 r0	 r8	 asr r8										
andeq	r0	 r0	 ip	 ror #16										
mrrcvs	0	0	 r0	 r1	 cr1									
andlt	r0	 r0	 r8											
streq	r0	 [r0]	 #-8											
mrspl	pc	 SP_irq	"; <UNPREDICTABLE>"											
muleq	r0	 pc	 r0	"; <UNPREDICTABLE>"										
andeq	r0	 r0	 r0											
andeq	fp	 r7	 r0	 lsl #24										
andeq	sp	 r7	 r0	 lsl #8										
strpl	r0	 [r0	 #-256]	"; 0xffffff00"										
ldrdeq	r0	 [r0]	 -r4											
strdeq	r0	 [r0]	 -ip											
mvnseq	r0	 r8												
tstpl	r1	 r0	 asr r3											
stmdaeq	r8	 {r1	 r5	 r8	 r9	 sl	 fp	 ip	 pc}					
stmdaeq	ip	 {}	"; <UNPREDICTABLE>"											
andeq	r0	 r1	 r0											
andeq	r0	 r8	 r5	 asr ip										
andeq	r5	 r8	 r0	 lsl #16										
vsub.i8	d0	 d0	 d0											
mvnseq	r5	 r1												
ldmpl	pc	 {r0	 r4	 r6	 r9	 sp}	"; <UNPREDICTABLE>"							
andlt	r0	 r0	 r8											
tsteq	r0	 r8												
andeq	r5	 r0	 r0	 lsl #10										
andeq	r0	 r0	 r0											
streq	r0	 [r4	 r0]!											
ldrbeq	r0	 [r4	 r0]											
andeq	r0	 r1	 r0											
andeq	sp	 r7	 r0	 asr r4										
andeq	r5	 r8	 r0	 lsl #16										
strpl	r0	 [r0]	 #-256	"; 0xffffff00"										
andeq	r0	 r0	 r8	 asr r8										
andeq	r0	 r0	 ip	 asr r8										
mrrcpl	0	0	 r0	 r0	 cr1	"; <UNPREDICTABLE>"								
strge	r0	 [r0]	 #-8											
tsteq	r0	 r8												
stmiaeq	r4!	 {r8	 r9	 sl	 ip	 lr}								
ldmeq	r0!	 {}	"; <UNPREDICTABLE>"											
andeq	r0	 r1	 r0											
andeq	r0	 r0	 r4	 asr r0										
andeq	r0	 r0	 r0											
andeq	fp	 r7	 r0	 lsl #24										
andeq	pc	 r7	 r0	 lsl #24										
strpl	r0	 [r0	 #-256]	"; 0xffffff00"										
andeq	r0	 r0	 r8	 lsl #16										
		"; <UNDEFINED> instruction: 0x000008b0"												
subseq	r0	 r5	 r1											
andeq	r0	 r0	 r0											
stceq	0	 cr0	 [r0]	 {-0}										
stmdapl	r0	 {r3}												
tsteq	r0	 r8												
andeq	r5	 r0	 r0	 lsl #10										
andeq	r0	 r0	 r0											
ldmdaeq	ip	 {}	"; <UNPREDICTABLE>"											
ldmdaeq	r8	 {}^	"; <UNPREDICTABLE>"											
andeq	r0	 r2	 r0											
andeq	r9	 r0	 r3	 lsr pc										
andeq	r0	 r0	 r0											
ldmdaeq	r4!	 {}	"; <UNPREDICTABLE>"											
ldmdaeq	r8	 {}^	"; <UNPREDICTABLE>"											
andeq	r0	 r2	 r0											
andeq	r9	 r0	 r0	 lsr pc										
andeq	r0	 r0	 r0											
ldmeq	r0!	 {}	"; <UNPREDICTABLE>"											
stmiaeq	r8!	 {}^	"; <UNPREDICTABLE>"											
andeq	r0	 r1	 r0											
andeq	lr	 r8	 r0	 asr r8										
andeq	r1	 r9	 r0	 lsl #16										
strpl	r0	 [r0]	 -r0	 lsl #2										
andeq	r0	 r0	 r4	 asr #17										
andeq	r0	 r0	 r8	 ror #17										
ldmda	r0	 {r0}^												
stmdane	r0	 {r3}												
tsteq	r0	 r9												
andeq	r5	 r0	 r0	 lsl #12										
andeq	r0	 r0	 r0											
ldmdbeq	r8	 {}	"; <UNPREDICTABLE>"											
ldmdbeq	r0!	 {}	"; <UNPREDICTABLE>"											
andeq	r0	 r1	 r0											
andeq	r3	 r9	 r0	 asr ip										
andeq	r4	 r9	 r0	 lsl #8										
andpl	r0	 r0	 r0	 lsl #2										
andeq	r0	 r0	 r4	 asr #18										
andeq	r0	 r0	 r0	 ror r9										
subsvc	r0	 r4	 r1											
blvc	17e0 <CRValMmuCac+0x7db>													
movweq	r0	 #9												
svceq	0x00f07600													
andeq	r0	 r0	 fp	 ror r9										
andeq	r0	 r0	 ip	 ror r9										
rsbsvs	r0	 r4	 r3											
muleq	r9	 pc	 ip	"; <UNPREDICTABLE>"										
andeq	r9	 r9	 r0	 lsl #16										
strpl	r0	 [r0]	 #-256	"; 0xffffff00"										
andeq	r0	 r0	 r8	 lsl r9										
andeq	r0	 r0	 r0	 lsr r9										
subscc	r0	 r1	 r1											
stccc	0	 cr0	 [r0]	 {9}										
streq	r0	 [r0]	 #-9											
mrspl	pc	 SP_irq	"; <UNPREDICTABLE>"											
muleq	r9	 pc	 ip	"; <UNPREDICTABLE>"										
andeq	r4	 r9	 r0	 lsl #16										
mrspl	r0	 (UNDEF: 16)												
andeq	r0	 r0	 r8	 asr #18										
muleq	r0	 r8	 r9											
mvnseq	r0	 r4												
andeq	r9	 r0	 r1	 asr pc										
andeq	r0	 r0	 r0											
ldmibeq	r8	 {}	"; <UNPREDICTABLE>"											
stmibeq	r0!	 {}	"; <UNPREDICTABLE>"											
andeq	r0	 r1	 r0											
andeq	sl	 r9	 r0	 asr r0										
andeq	sl	 r9	 r0	 lsl #22										
mrspl	r0	 (UNDEF: 16)												
andeq	r0	 r0	 fp	 lsr #19										
		"; <UNDEFINED> instruction: 0x000009b4"												
mvnseq	r0	 r4												
andeq	r9	 r0	 r0	 asr pc										
andeq	r0	 r4	 r0											
andeq	r0	 r1	 r0											
andeq	r0	 r0	 r0	 asr r4										
andeq	r0	 r0	 r0	 lsl #16										
vshl.u8	d0	 d0	 d0											
addseq	r5	 pc	 r1											
andeq	r0	 r0	 r0											
stmdaeq	r0	 {}	"; <UNPREDICTABLE>"											
stceq	0	 cr0	 [r0]	 {-0}										
mrseq	r0	 (UNDEF: 0)												
andeq	r5	 ip	 r0											
andseq	r0	 r0	 r0											
andeq	r0	 r4	 r0											
svcls	0x005001f3													
andeq	r0	 r0	 r0	 lsl r0										
andeq	r0	 r0	 r4	 lsl r0										
ldrbne	r0	 [r0]	 #-1											
stmdane	r0	 {}	"; <UNPREDICTABLE>"											
streq	r0	 [r0]	 #-0											
andpl	pc	 r1	 r0	 lsl #6										
muleq	r0	 pc	 r0	"; <UNPREDICTABLE>"										
andeq	r0	 r0	 r0											
andeq	r3	 r0	 r0											
andeq	r3	 r0	 r0	 lsl #8										
andpl	r0	 r0	 r0	 lsl #2										
andeq	r0	 r0	 r4	 lsr r0										
andeq	r0	 r0	 r0	 asr #32										
mvnseq	r0	 r4												
andeq	r9	 r0	 r0	 asr pc										
andeq	r0	 r0	 r0											
subeq	r0	 r0	 r0											
subseq	r0	 ip	 r0											
andeq	r0	 r1	 r0											
andeq	r5	 r0	 r0	 asr ip										
andeq	r6	 r0	 r0	 lsl #8										
vshl.u8	d0	 d0	 d0											
addseq	r5	 pc	 r1											
andeq	r0	 r0	 r0											
strmi	r0	 [r0]	 #-0											
stcmi	0	 cr0	 [r0]	 {-0}										
mrseq	r0	 (UNDEF: 0)												
andeq	r5	 r0	 r0	 lsl #4										
andeq	r0	 r0	 r0											
subeq	r0	 r4	 r0											
subeq	r0	 ip	 r0											
andeq	r0	 r1	 r0											
andeq	r5	 r0	 r2	 asr r8										
andeq	r6	 r0	 r0	 lsl #8										
movwpl	r0	 #256	"; 0x100"											
andeq	r0	 r0	 r4	 asr #32										
andeq	r0	 r0	 ip	 asr #32										
rsbseq	r0	 r2	 r5											
cfldr32pl	mvfx2	 [pc]	 {64}	"; 0x40"										
strvs	r0	 [r0]	 #-0											
mrseq	r0	 (UNDEF: 0)												
andeq	r5	 r0	 r0	 lsl #4										
andeq	r0	 r0	 r0											
rsbeq	r0	 r4	 r0											
rsbeq	r0	 r8	 r0											
andeq	r0	 r1	 r0											
andeq	r6	 r0	 r1	 asr r8										
andeq	r7	 r0	 r0											
vshl.u8	d0	 d0	 d0											
addseq	r5	 pc	 r1	 lsl #2										
andeq	r0	 r0	 r0											
andvc	r0	 r0	 r0											
stmdavc	r0	 {}	"; <UNPREDICTABLE>"											
mrseq	r0	 (UNDEF: 0)												
rsbseq	r5	 r8	 r0	 lsl #2										
addseq	r0	 r4	 r0											
andeq	r0	 r4	 r0											
svcls	0x005101f3													
andeq	r0	 r0	 r0	 ror r0										
andeq	r0	 r0	 r8	 ror r0										
ldmdavc	r1	 {r0}^												
strhi	r0	 [r0]	 #-0											
streq	r0	 [r0]	 #-0											
mrspl	pc	 SP_irq	"; <UNPREDICTABLE>"											
muleq	r0	 pc	 r4	"; <UNPREDICTABLE>"										
andeq	r8	 r0	 r0	 lsl #24										
movwpl	r0	 #256	"; 0x100"											
andeq	r0	 r0	 ip	 lsl #1										
muleq	r0	 r4	 r0											
mvnseq	r0	 sp												
		"; <UNDEFINED> instruction: 0xffff0a51"												
eorvc	r3	 r4	 #1703936	"; 0x1a0000"										
addseq	r2	 pc	 r0	 lsl #2										
andeq	r0	 r0	 r0											
andvc	r0	 r0	 r0											
stmdavc	r0	 {}	"; <UNPREDICTABLE>"											
streq	r0	 [r0	 #-0]											
andmi	r7	 r0	 r0	 lsl #2										
rsbseq	r9	 r8	 r5	 lsr #30										
addeq	r0	 r8	 r0											
andeq	r0	 r6	 r0											
ldrshmi	r0	 [r1]	 #-19	"; 0xffffffed"										
addeq	r9	 r8	 r5	 lsr #30										
addseq	r0	 r4	 r0											
andeq	r0	 r1	 r0											
andeq	r0	 r0	 r1	 asr r0										
andeq	r0	 r0	 r0											
andeq	r9	 r0	 r0	 lsl #8										
andeq	r9	 r0	 r0	 lsl #16										
andpl	r0	 r0	 r0	 lsl #2										
muleq	r0	 r8	 r0											
andeq	r0	 r0	 r0	 lsr #1										
mvnseq	r0	 r4												
andeq	r9	 r0	 r0	 asr pc										
andeq	r0	 r0	 r0											
adceq	r0	 r0	 r0											
adceq	r0	 r8	 r0											
andeq	r0	 r1	 r0											
andeq	sl	 r0	 r0	 asr r8										
andeq	ip	 r0	 r0											
vshl.u8	d0	 d0	 d0											
addseq	r5	 pc	 r1											
andeq	r0	 r0	 r0											
andge	r0	 r0	 r0											
stmdage	r0	 {}	"; <UNPREDICTABLE>"											
mrseq	r0	 (UNDEF: 0)												
adceq	r5	 r8	 r0											
adcseq	r0	 r4	 r0											
andeq	r0	 r4	 r0											
svcls	0x005001f3													
strheq	r0	 [r0]	 -r4											
andeq	r0	 r0	 r0	 asr #1										
subseq	r0	 r3	 r1											
andeq	r0	 r0	 r0											
andge	r0	 r0	 r0											
stmdage	r0	 {}	"; <UNPREDICTABLE>"											
streq	r0	 [r0	 #-0]											
andmi	r7	 r0	 r0											
adceq	r9	 r8	 r5	 lsr #30										
adcseq	r0	 r8	 r0											
andeq	r0	 r6	 r0											
ldrshmi	r0	 [r0]	 #-19	"; 0xffffffed"										
adcseq	r9	 r8	 r5	 lsr #30										
adcseq	r0	 ip	 r0											
andeq	r0	 r1	 r0											
andeq	r0	 r0	 r0	 asr r0										
andeq	r1	 r0	 r0	 lsl #24										
andpl	r0	 r0	 r0	 lsl #12										
cmpls	r1	 #-1828716544	"; 0x93000000"											
andeq	r1	 r0	 r4	 lsl #24										
andeq	r5	 r0	 r0											
vmax.u8	d0	 d0	 d0											
strcs	pc	 [r0	 #-1283]	"; 0xfffffafd"										
muleq	r0	 pc	 r0	"; <UNPREDICTABLE>"										
andeq	r0	 r0	 r0											
andeq	r5	 r0	 r0											
andeq	r5	 r0	 r0	 lsl #16										
andpl	r0	 r0	 r0	 lsl #2										
andeq	r0	 r0	 r8	 asr r0										
andeq	r0	 r0	 r0	 lsr #1										
subseq	r0	 r6	 r1											
andeq	r0	 r0	 r0											
stmdavc	r0	 {}	"; <UNPREDICTABLE>"											
stcvc	0	 cr0	 [r0]	 {-0}										
mrseq	r0	 (UNDEF: 0)												
rsbseq	r5	 ip	 r0											
adceq	r0	 r0	 r0											
andeq	r0	 r1	 r0											
andeq	r0	 r0	 r5	 asr r0										
andeq	r0	 r0	 r0											
andeq	r6	 r0	 r0	 lsl #16										
andeq	r6	 r0	 r0	 lsl #24										
andpl	r0	 r0	 r0	 lsl #2										
andeq	r0	 r0	 ip	 rrx										
andeq	r0	 r0	 r0	 lsr #1										
subseq	r0	 r4	 r1											
andeq	r0	 r0	 r0											
andeq	r0	 r0	 ip	 lsl r0										
andeq	r0	 r0	 r2											
andeq	r0	 r4	 r0											
andeq	r0	 r0	 r0											
andseq	r0	 r0	 r8	 asr r5										
andeq	r0	 r0	 r4	 ror #3										
andeq	r0	 r0	 ip	 lsl r0										
cmpeq	r8	 r2												
andeq	r0	 r4	 r0											
andeq	r0	 r0	 r0											
andseq	r0	 r0	 ip	 lsr r7										
andeq	r0	 r0	 r8	 lsr #4										
andeq	r0	 r0	 ip	 lsl r0										
teqeq	pc	 #2												
andeq	r0	 r4	 r0											
andeq	r0	 r0	 r0											
andseq	r0	 r0	 r4	 ror #18										
andeq	r0	 r0	 r0	 lsl #4										
andeq	r0	 r0	 ip	 lsl r0										
ldreq	r0	 [ip	 #-2]											
andeq	r0	 r4	 r0											
andeq	r0	 r0	 r0											
andseq	r0	 r0	 r4	 ror #22										
andeq	r1	 r0	 r4	 ror #8										
andeq	r0	 r0	 ip	 lsl r0										
stmdaeq	sp	 {r1}												
andeq	r0	 r4	 r0											
andeq	r0	 r0	 r0											
andseq	r1	 r0	 r8	 asr #31										
andeq	r0	 r0	 r8	 ror #8										
andeq	r0	 r0	 ip	 lsl r0										
stmibeq	r3!	 {r1}												
andeq	r0	 r4	 r0											
andeq	r0	 r0	 r0											
		"; <UNDEFINED> instruction: 0x001038b8"												
andeq	r0	 r0	 r8	 lsr #2										
andeq	r0	 r0	 ip	 lsl r0										
bleq	a800d4 <__undef_stack+0x96e114>													
andeq	r0	 r4	 r0											
andeq	r0	 r0	 r0											
andseq	r2	 r0	 r0	 lsr r4										
andeq	r0	 r0	 ip	 lsr #32										
andeq	r0	 r0	 ip	 lsl r0										
mcrreq	0	0	 r0	 sp	 cr2									
andeq	r0	 r4	 r0											
andeq	r0	 r0	 r0											
andseq	r0	 r0	 r0											
strdeq	r0	 [r0]	 -ip											
andeq	r0	 r0	 ip	 lsl r0										
stcleq	0	 cr0	 [r4]	 #8										
andeq	r0	 r4	 r0											
andeq	r0	 r0	 r0											
ldrsheq	r0	 [r0]	 -ip											
andeq	r0	 r0	 r8	 asr #6										
andeq	r0	 r0	 ip	 lsl r0										
ldcleq	0	 cr0	 [r4	 #-8]!										
andeq	r0	 r4	 r0											
andeq	r0	 r0	 r0											
andseq	r2	 r0	 ip	 asr r4										
andeq	r0	 r0	 ip	 lsl #1										
andeq	r0	 r0	 ip	 lsl r0										
cdpeq	0	9	 cr0	 cr12	 cr2	 {0}								
andeq	r0	 r4	 r0											
andeq	r0	 r0	 r0											
andseq	r2	 r0	 r8	 ror #9										
andeq	r0	 r0	 r8	 ror r0										
andeq	r0	 r0	 ip	 lsl r0										
svceq	0x00300002													
andeq	r0	 r4	 r0											
andeq	r0	 r0	 r0											
andseq	r2	 r0	 r0	 ror #10										
		"; <UNDEFINED> instruction: 0x000009b4"												
andeq	r0	 r0	 ip	 lsl r0										
movtcs	r0	 #4098	"; 0x1002"											
andeq	r0	 r4	 r0											
andeq	r0	 r0	 r0											
andseq	r2	 r0	 r4	 lsl pc										
andeq	r0	 r0	 r4	 asr r0										
andeq	r0	 r0	 ip	 lsl r0										
strcs	r0	 [r4	 #2]!											
andeq	r0	 r4	 r0											
andeq	r0	 r0	 r0											
andseq	r2	 r0	 r8	 ror #30										
andeq	r0	 r0	 r0	 asr #1										
andeq	r0	 r0	 ip	 lsl r0										
bcs	cc01d4 <__undef_stack+0xbae214>													
andeq	r0	 r4	 r0											
andeq	r0	 r0	 r0											
andseq	r3	 r0	 r8	 lsr #32										
andeq	r0	 r0	 r0	 lsr #1										
andeq	r0	 r0	 ip	 lsl r0										
blcs	ff3801f4 <LRemap+0x13801e5>													
andeq	r0	 r4	 r0											
andeq	r0	 r0	 r0											
andseq	r3	 r0	 r8	 asr #1										
andeq	r0	 r0	 r0	 asr #32										
andeq	r0	 r0	 ip	 lsl r0										
stclcs	0	 cr0	 [r2]	 #-8										
andeq	r0	 r4	 r0											
andeq	r0	 r0	 r0											
		"; <UNDEFINED> instruction: 0x001038b4"												
andeq	r0	 r0	 r4											
andeq	r0	 r2	 r4											
streq	r0	 [r0	 -r0]											
andeq	r0	 r0	 r7	 ror #1										
movweq	r0	 #4099	"; 0x1003"											
blne	140910 <__undef_stack+0x2e950>													
		"; <UNDEFINED> instruction: 0x000018bf"												
streq	r1	 [r3	 #-3331]	"; 0xfffff2fd"										
eoreq	ip	 r6	 sp	 lsl #20										
streq	r0	 [pc]	 #-768	"; 28 <L2CCControl+0x27>"										
andeq	r3	 r9	 r7	 lsl #14										
andne	r0	 r3	 r0	 lsl #8										
blcs	81448 <SLCRL2cRamConfig+0x61246>													
movweq	r0	 #3												
stccc	6	 cr0	 [r5]	 {4}										
andeq	r2	 r0	 pc	 lsl #6										
streq	r0	 [r5	 -r4	 lsl #6]										
andeq	r8	 r9	 r7	 lsl #18										
svcls	0x00070400													
streq	r0	 [r0]	 #-9											
andeq	ip	 r9	 r7	 lsl #26										
svcvs	0x00070400													
movweq	r0	 #10												
strhi	r0	 [r7	 #-2083]	"; 0xfffff7dd"										
streq	r0	 [r0]	 #-10											
ldrbcc	r2	 [sp	 r5	 lsl #10]!										
strcs	r0	 [r3]	 -r0											
bleq	701c94 <__undef_stack+0x5efcd4>													
movweq	r0	 #16384	"; 0x4000"											
bleq	142930 <__undef_stack+0x30970>													
muleq	r0	 r4	 r0											
streq	r0	 [r3]	 #-3331	"; 0xfffff2fd"										
streq	r0	 [fp	 #-3587]	"; 0xfffff1fd"										
andseq	r4	 r1	 sl	 lsl #6										
stceq	3	 cr0	 [ip]	 {-0}										
stccs	6	 cr0	 [r9]	 {5}										
streq	r0	 [r3	 -r0]											
bleq	b01ccc <__undef_stack+0x9efd0c>													
streq	r0	 [r4]	 #-0											
streq	r0	 [lr	 -r3	 lsl #26]										
andeq	r0	 r0	 r6	 ror #22										
bleq	fee01cb8 <LRemap+0xe01ca9>													
cdpmi	0	0	 cr0	 cr3	 cr0	 {0}								
bleq	ff381cd0 <LRemap+0x1381cc1>													
streq	r0	 [r4]	 #-0											
andeq	lr	 fp	 r7	 lsl #14										
svccs	0x00030400													
stcleq	7	 cr0	 [r7	 #-60]!	"; 0xffffffc4"									
strmi	r0	 [r3	 #-0]											
ldcleq	7	 cr0	 [r7	 #-32]!	"; 0xffffffe0"									
movweq	r0	 #16384	"; 0x4000"											
strvs	r1	 [r7]	 -r6	 asr #32										
streq	r0	 [r0]	 #-14											
andeq	r8	 lr	 r7	 lsl #16										
cfcpyscc	mvf0	 mvf3												
svceq	0x00450711													
streq	r0	 [r4	 -r0]											
andeq	r0	 r0	 fp	 asr pc										
streq	r0	 [r0]	 #-1028	"; 0xfffffbfc"										
mrseq	r0	 (UNDEF: 5)												
andeq	r2	 r0	 sp	 lsr #13										
ldrbcc	r0	 [r6	 -r5	 lsl #2]										
mrseq	r0	 (UNDEF: 5)												
strdeq	r0	 [r0]	 -r0	"; <UNPREDICTABLE>"										
ldreq	r0	 [r7]	 -r5	 lsl #2										
mrseq	r0	 (UNDEF: 5)												
ldrdeq	r2	 [r0]	 -lr											
strbcc	r0	 [r6	 #261]	"; 0x105"										
mrseq	r0	 (UNDEF: 5)												
andeq	r0	 r0	 r6	 lsl #24										
stmdbeq	sp	 {r0	 r2	 r8}										
mrseq	r0	 (UNDEF: 5)												
strdeq	r2	 [r0]	 -r8											
ldmdaeq	ip	 {r0	 r2	 r8}										
mrseq	r0	 (UNDEF: 5)												
andeq	r3	 r0	 r6	 ror #17										
ldrbtcs	r0	 [r7]	 r5	 lsl #2										
mrseq	r0	 (UNDEF: 5)												
andeq	r1	 r0	 r8	 lsl #18										
ldmcc	ip	 {r0	 r2	 r8}										
mrseq	r0	 (UNDEF: 5)												
andeq	r3	 r0	 r4	 lsr #29										
ldmeq	pc!	 {r0	 r2	 r8}	"; <UNPREDICTABLE>"									
mrseq	r0	 (UNDEF: 5)												
andeq	r3	 r0	 pc	 ror r2										
ldmdbeq	fp!	 {r0	 r2	 r8}										
mrseq	r0	 (UNDEF: 5)												
ldrdeq	r1	 [r0]	 -ip											
ldrcs	r0	 [sp	 r5	 lsl #2]!										
mrseq	r0	 (UNDEF: 5)												
ldrdeq	r0	 [r0]	 -r7											
ldreq	r0	 [r2]	 r5	 lsl #2										
mrseq	r0	 (UNDEF: 5)												
andeq	r3	 r0	 r0	 ror #13										
ldmdane	r0!	 {r0	 r2	 r8}										
mrseq	r0	 (UNDEF: 5)												
andeq	r1	 r0	 ip	 lsl #11										
ldrbteq	r0	 [fp]	 r5	 lsl #2										
mrseq	r0	 (UNDEF: 5)												
andeq	r2	 r0	 r3	 lsl #26										
beq	1cc05a8 <__undef_stack+0x1bae5e8>													
mrseq	r0	 (UNDEF: 5)												
		"; <UNDEFINED> instruction: 0x000029b3"												
strtcc	r0	 [r7]	 #-261	"; 0xfffffefb"										
mrseq	r0	 (UNDEF: 5)												
andeq	r3	 r0	 lr	 asr #25										
ldmdaeq	r8!	 {r0	 r2	 r8}										
mrseq	r0	 (UNDEF: 5)												
andeq	r2	 r0	 r0	 lsl #15										
ldrcs	r0	 [r7	 -r5	 lsl #2]!										
mrseq	r0	 (UNDEF: 5)												
andeq	r3	 r0	 ip	 lsl #30										
adcseq	r0	 r3	 #1073741825	"; 0x40000001"										
mrseq	r0	 (UNDEF: 5)												
andeq	r0	 r0	 r6	 lsr #13										
bcs	ffac05e4 <LRemap+0x1ac05d5>													
mrseq	r0	 (UNDEF: 5)												
strdeq	r4	 [r0]	 -r8											
eorcc	r0	 ip	 r5	 lsl #2										
mrseq	r0	 (UNDEF: 5)												
andeq	r0	 r0	 sp	 ror r8										
powcse	f0	 f0	 f5											
mrseq	r0	 (UNDEF: 5)												
andeq	r1	 r0	 sl	 ror #20										
adccc	r0	 r5	 #1073741825	"; 0x40000001"										
mrseq	r0	 (UNDEF: 5)												
andeq	r1	 r0	 lr	 asr #19										
bicscc	r0	 sp	 #1073741825	"; 0x40000001"										
mrseq	r0	 (UNDEF: 5)												
andeq	r4	 r0	 r2	 lsr #32										
bne	1280620 <__undef_stack+0x116e660>													
mrseq	r0	 (UNDEF: 5)												
andeq	r2	 r0	 pc	 lsr #2										
eorsne	r0	 sl	 #1073741825	"; 0x40000001"										
mrseq	r0	 (UNDEF: 5)												
andeq	r3	 r0	 r4	 lsr #7										
bleq	dc0638 <__undef_stack+0xcae678>													
mrseq	r0	 (UNDEF: 5)												
andeq	r4	 r0	 lr	 ror #1										
blcs	ffe00644 <LRemap+0x1e00635>													
mrseq	r0	 (UNDEF: 5)												
muleq	r0	 pc	 r7	"; <UNPREDICTABLE>"										
		"; <UNDEFINED> instruction: 0x13b30105"												
mrseq	r0	 (UNDEF: 5)												
		"; <UNDEFINED> instruction: 0x000019b6"												
powcce	f0	 f3	 f5											
mrseq	r0	 (UNDEF: 5)												
andeq	r0	 r0	 lr	 lsr #27										
ldfnee	f0	 [r5	 #-20]!	"; 0xffffffec"										
mrseq	r0	 (UNDEF: 5)												
strdeq	r1	 [r0]	 -r2											
bcc	1400674 <__undef_stack+0x12ee6b4>													
mrseq	r0	 (UNDEF: 5)												
strdeq	r2	 [r0]	 -ip											
stmibcc	r3!	 {r0	 r2	 r8}^										
mrseq	r0	 (UNDEF: 5)												
andeq	r0	 r0	 r1	 lsr #29										
ldmne	r1!	 {r0	 r2	 r8}^										
mrseq	r0	 (UNDEF: 5)												
		"; <UNDEFINED> instruction: 0x00002db8"												
strtcs	r0	 [fp]	 #261	"; 0x105"										
mrseq	r0	 (UNDEF: 5)												
andeq	r4	 r0	 r1	 ror #7										
stfcce	f0	 [lr	 #-20]!	"; 0xffffffec"										
mrseq	r0	 (UNDEF: 5)												
andeq	r0	 r0	 r6	 rrx										
adcseq	r0	 pc	 r5	 lsl #2										
mrseq	r0	 (UNDEF: 5)												
andeq	r3	 r0	 r3	 asr #28										
ldfcss	f0	 [r0	 #20]											
mrseq	r0	 (UNDEF: 5)												
andeq	r2	 r0	 r9	 asr #16										
eorseq	r0	 r5	 r5	 lsl #2										
mrseq	r0	 (UNDEF: 5)												
strdeq	r0	 [r0]	 -r3											
ldrbcc	r0	 [r6	 -r5	 lsl #2]!										
mrseq	r0	 (UNDEF: 5)												
andeq	r3	 r0	 sl	 lsr #30										
ldrcc	r0	 [r3	 -r5	 lsl #2]										
mrseq	r0	 (UNDEF: 5)												
		"; <UNDEFINED> instruction: 0x000009b9"												
ldrcc	r0	 [fp	 #-261]!	"; 0xfffffefb"										
mrseq	r0	 (UNDEF: 5)												
andeq	r2	 r0	 r7	 asr #20										
rscseq	r0	 r1	 #1073741825	"; 0x40000001"										
mrseq	r0	 (UNDEF: 5)												
muleq	r0	 r1	 r3											
tsteq	r1	 #1073741825	"; 0x40000001"											
mrseq	r0	 (UNDEF: 5)												
andeq	r3	 r0	 r8	 lsr #3										
ldfcss	f0	 [ip]	 {5}											
mrseq	r0	 (UNDEF: 5)												
andeq	r3	 r0	 fp	 asr #13										
ldfnes	f0	 [r3]	 {5}											
mrseq	r0	 (UNDEF: 5)												
andeq	r0	 r0	 r2	 lsr sp										
addseq	r0	 ip	 #1073741825	"; 0x40000001"										
mrseq	r0	 (UNDEF: 5)												
ldrdeq	r0	 [r0]	 -r0	"; <UNPREDICTABLE>"										
ldmdane	fp	 {r0	 r2	 r8}^										
mrseq	r0	 (UNDEF: 5)												
andeq	r0	 r0	 r0	 lsr #18										
sbccs	r0	 r9	 r5	 lsl #2										
mrseq	r0	 (UNDEF: 5)												
andeq	r4	 r0	 lr	 ror #3										
ldreq	r0	 [pc]	 #-261	"; 338 <L2CCDataLatency+0x217>"										
mrseq	r0	 (UNDEF: 5)												
andeq	r3	 r0	 fp	 lsl r3										
beq	fe680758 <LRemap+0x680749>													
mrseq	r0	 (UNDEF: 5)												
andeq	r0	 r0	 r2	 lsl #6										
rsbcs	r0	 r2	 #1073741825	"; 0x40000001"										
mrseq	r0	 (UNDEF: 5)												
andeq	r0	 r0	 r1	 ror r6										
strbcs	r0	 [lr]	 #261	"; 0x105"										
mrseq	r0	 (UNDEF: 5)												
andeq	r1	 r0	 r9	 lsl r7										
cmpcs	lr	 r5	 lsl #2											
mrseq	r0	 (UNDEF: 5)												
andeq	r3	 r0	 r4	 lsl #11										
ldfccs	f0	 [r1]	 #20											
mrseq	r0	 (UNDEF: 5)												
ldrdeq	r0	 [r0]	 -r1											
subsne	r0	 r8	 #1073741825	"; 0x40000001"										
mrseq	r0	 (UNDEF: 5)												
andeq	r3	 r0	 pc	 lsl #16										
stfeqs	f0	 [r3	 #-20]	"; 0xffffffec"										
mrseq	r0	 (UNDEF: 5)												
andeq	r3	 r0	 r0	 lsl r2										
stfcse	f0	 [sl	 #20]											
mrseq	r0	 (UNDEF: 5)												
andeq	r3	 r0	 sp	 asr #2										
ldrbcs	r0	 [r2	 -r5	 lsl #2]										
mrseq	r0	 (UNDEF: 5)												
andeq	r3	 r0	 fp	 ror #12										
stfnes	f0	 [r0	 #-20]	"; 0xffffffec"										
mrseq	r0	 (UNDEF: 5)												
andeq	r1	 r0	 r0	 asr #24										
ldfccs	f0	 [r2]	 {5}											
mrseq	r0	 (UNDEF: 5)												
		"; <UNDEFINED> instruction: 0x00001bbb"												
svceq	0x00e80105													
mrseq	r0	 (UNDEF: 5)												
andeq	r4	 r0	 sl	 lsr #2										
adfcce	f0	 f5	 f5											
mrseq	r0	 (UNDEF: 5)												
ldrdeq	r3	 [r0]	 -r2											
bne	fe1c07f4 <LRemap+0x1c07e5>													
mrseq	r0	 (UNDEF: 5)												
andeq	r2	 r0	 r8	 lsr sp										
biceq	r0	 r5	 #1073741825	"; 0x40000001"										
mrseq	r0	 (UNDEF: 5)												
andeq	r2	 r0	 r0	 lsr #4										
cmncc	lr	 #1073741825	"; 0x40000001"											
mrseq	r0	 (UNDEF: 5)												
andeq	r1	 r0	 r3	 lsr #5										
strbmi	r0	 [sp	 #-261]	"; 0xfffffefb"										
mrseq	r0	 (UNDEF: 5)												
andeq	r0	 r0	 r8	 lsr #25										
ldrbtne	r0	 [r8]	 -r5	 lsl #2										
mrseq	r0	 (UNDEF: 5)												
andeq	r0	 r0	 fp	 lsl #15										
		"; <UNDEFINED> instruction: 0x21a80105"												
mrseq	r0	 (UNDEF: 5)												
andeq	r0	 r0	 r7	 lsl #8										
stfnee	f0	 [r6]	 #-20	"; 0xffffffec"										
mrseq	r0	 (UNDEF: 5)												
ldrdeq	r2	 [r0]	 -r8											
submi	r0	 r9	 r5	 lsl #2										
mrseq	r0	 (UNDEF: 5)												
ldrdeq	r0	 [r0]	 -r9											
streq	r0	 [fp	 #-261]	"; 0xfffffefb"										
mrseq	r0	 (UNDEF: 5)												
andeq	r1	 r0	 pc	 ror #8										
svceq	0x00f60105													
mrseq	r0	 (UNDEF: 5)												
andeq	r3	 r0	 ip	 ror #31										
addmi	r0	 r0	 #1073741825	"; 0x40000001"										
mrseq	r0	 (UNDEF: 5)												
andeq	r3	 r0	 r4	 asr lr										
cmpne	fp	 #1073741825	"; 0x40000001"											
mrseq	r0	 (UNDEF: 5)												
andeq	r2	 r0	 r7	 ror #8										
stmiaeq	pc!	 {r0	 r2	 r8}	"; <UNPREDICTABLE>"									
mrseq	r0	 (UNDEF: 5)												
andeq	r2	 r0	 r8	 asr #18										
mvnscc	r0	 #1073741825	"; 0x40000001"											
mrseq	r0	 (UNDEF: 5)												
andeq	r2	 r0	 r2	 lsr #30										
bcs	ff04089c <LRemap+0x104088d>													
mrseq	r0	 (UNDEF: 5)												
		"; <UNDEFINED> instruction: 0x000041bd"												
strcs	r0	 [r2]	 #-261	"; 0xfffffefb"										
mrseq	r0	 (UNDEF: 5)												
		"; <UNDEFINED> instruction: 0x000028b1"												
ldmibcc	sl!	 {r0	 r2	 r8}										
mrseq	r0	 (UNDEF: 5)												
andeq	r1	 r0	 ip	 asr #10										
strtmi	r0	 [sp]	 #261	"; 0x105"										
mrseq	r0	 (UNDEF: 5)												
andeq	r2	 r0	 r4	 ror #17										
andscc	r0	 r3	 r5	 lsl #2										
mrseq	r0	 (UNDEF: 5)												
andeq	r2	 r0	 r0	 lsl sl										
ldmdbcc	r5!	 {r0	 r2	 r8}										
mrseq	r0	 (UNDEF: 5)												
andeq	r3	 r0	 sp	 asr #18										
rscsne	r0	 fp	 r5	 lsl #2										
mrseq	r0	 (UNDEF: 5)												
andeq	r2	 r0	 r0	 lsl #2										
ldmeq	r6	 {r0	 r2	 r8}										
mrseq	r0	 (UNDEF: 5)												
ldrdeq	r2	 [r0]	 -r1											
ldrmi	r0	 [r7	 #-261]!	"; 0xfffffefb"										
mrseq	r0	 (UNDEF: 5)												
andeq	r2	 r0	 lr	 lsr #20										
dvfcss	f0	 f2	 f5											
mrseq	r0	 (UNDEF: 5)												
andeq	r4	 r0	 sl	 lsr #7										
ldrne	r0	 [lr]	 #261	"; 0x105"										
mrseq	r0	 (UNDEF: 5)												
andeq	r0	 r0	 r2	 lsl #5										
addeq	r0	 lr	 r5	 lsl #2										
mrseq	r0	 (UNDEF: 5)												
andeq	r3	 r0	 ip	 lsr #21										
mvnne	r0	 r5	 lsl #2											
mrseq	r0	 (UNDEF: 5)												
muleq	r0	 ip	 pc	"; <UNPREDICTABLE>"										
		"; <UNDEFINED> instruction: 0x23a50105"												
mrseq	r0	 (UNDEF: 5)												
andeq	r4	 r0	 ip	 asr r1										
stfcse	f0	 [r5	 #-20]!	"; 0xffffffec"										
mrseq	r0	 (UNDEF: 5)												
muleq	r0	 r7	 fp											
bcs	ff640950 <LRemap+0x1640941>													
mrseq	r0	 (UNDEF: 5)												
andeq	r3	 r0	 pc	 asr r2										
strtne	r0	 [r2]	 -r5	 lsl #2										
mrseq	r0	 (UNDEF: 5)												
andeq	r1	 r0	 lr	 lsr #3										
ldrbcc	r0	 [r0	 #261]!	"; 0x105"										
mrseq	r0	 (UNDEF: 5)												
ldrdeq	r3	 [r0]	 -lr											
bcc	d40974 <__undef_stack+0xc2e9b4>													
mrseq	r0	 (UNDEF: 5)												
andeq	r0	 r0	 sl	 lsr r5										
ldmdane	r5!	 {r0	 r2	 r8}^										
mrseq	r0	 (UNDEF: 5)												
andeq	r3	 r0	 pc	 lsr #2										
stfnee	f0	 [r5]	 {5}											
mrseq	r0	 (UNDEF: 5)												
andeq	r2	 r0	 r0	 lsr #17										
strbne	r0	 [r4]	 #261	"; 0x105"										
mrseq	r0	 (UNDEF: 5)												
andeq	r2	 r0	 pc	 lsr #16										
ldrcc	r0	 [fp	 -r5	 lsl #2]!										
mrseq	r0	 (UNDEF: 5)												
		"; <UNDEFINED> instruction: 0x000025be"												
ldmibcs	lr!	 {r0	 r2	 r8}^										
mrseq	r0	 (UNDEF: 5)												
andeq	r2	 r0	 sp	 ror #16										
orrsne	r0	 r2	 r5	 lsl #2										
mrseq	r0	 (UNDEF: 5)												
andeq	r2	 r0	 r3	 lsl #4										
tstcs	ip	 r5	 lsl #2											
mrseq	r0	 (UNDEF: 5)												
		"; <UNDEFINED> instruction: 0x00000ab2"												
svccs	0x00680105													
mrseq	r0	 (UNDEF: 5)												
andeq	r4	 r0	 r0	 lsr r3										
orrne	r0	 r8	 #1073741825	"; 0x40000001"										
mrseq	r0	 (UNDEF: 5)												
andeq	r2	 r0	 ip	 ror #14										
rsbsne	r0	 r6	 #1073741825	"; 0x40000001"										
mrseq	r0	 (UNDEF: 5)												
andeq	r1	 r0	 r4	 lsr #23										
strtcc	r0	 [r6]	 #261	"; 0x105"										
mrseq	r0	 (UNDEF: 5)												
andeq	r1	 r0	 fp	 lsl r2										
adfnee	f0	 f6	 f5											
mrseq	r0	 (UNDEF: 5)												
andeq	r1	 r0	 r0	 asr r6										
strcs	r0	 [sl	 -r5	 lsl #2]										
mrseq	r0	 (UNDEF: 5)												
andeq	r0	 r0	 ip	 lsl #31										
bcs	1d00a1c <__undef_stack+0x1beea5c>													
mrseq	r0	 (UNDEF: 5)												
andeq	r2	 r0	 r1	 ror #18										
bleq	ff700a28 <LRemap+0x1700a19>													
mrseq	r0	 (UNDEF: 5)												
andeq	r1	 r0	 r2	 asr #6										
ldreq	r0	 [r5	 -r5	 lsl #2]										
mrseq	r0	 (UNDEF: 5)												
andeq	r4	 r0	 ip	 lsl #9										
strtne	r0	 [r2]	 #-261	"; 0xfffffefb"										
mrseq	r0	 (UNDEF: 5)												
andeq	r3	 r0	 r3	 lsl #29										
ldrcc	r0	 [r9	 #-261]	"; 0xfffffefb"										
mrseq	r0	 (UNDEF: 5)												
andeq	r2	 r0	 r2	 asr #8										
stmibne	r5	 {r0	 r2	 r8}										
mrseq	r0	 (UNDEF: 5)												
andeq	r1	 r0	 r9	 ror r5										
stfnes	f0	 [r0]	 {5}											
mrseq	r0	 (UNDEF: 5)												
andeq	r3	 r0	 r3	 lsl #20										
ldrbtne	r0	 [ip]	 r5	 lsl #2										
mrseq	r0	 (UNDEF: 5)												
andeq	r1	 r0	 r1	 lsl r1										
stfnes	f0	 [lr	 #20]!											
mrseq	r0	 (UNDEF: 5)												
andeq	r1	 r0	 r7	 lsr #10										
ldrcs	r0	 [ip	 r5	 lsl #2]										
mrseq	r0	 (UNDEF: 5)												
andeq	r2	 r0	 r0	 ror #19										
andseq	r0	 sl	 r5	 lsl #2										
mrseq	r0	 (UNDEF: 5)												
andeq	r4	 r0	 r2	 ror #10										
stfnes	f0	 [sp]	 #-20	"; 0xffffffec"										
mrseq	r0	 (UNDEF: 5)												
andeq	r1	 r0	 r3	 ror r3										
sufcss	f0	 f2	 f5											
mrseq	r0	 (UNDEF: 5)												
strdeq	r1	 [r0]	 -ip											
mvnscs	r0	 r5	 lsl #2											
mrseq	r0	 (UNDEF: 5)												
andeq	r1	 r0	 r8	 asr #16										
stfeqe	f0	 [r1]	 {5}											
mrseq	r0	 (UNDEF: 5)												
ldrdeq	r2	 [r0]	 -fp											
strcc	r0	 [r9	 #261]!	"; 0x105"										
mrseq	r0	 (UNDEF: 5)												
andeq	r2	 r0	 r9	 asr r8										
stfnee	f0	 [r1	 #20]!											
mrseq	r0	 (UNDEF: 5)												
muleq	r0	 r1	 ip											
cmnne	r8	 r5	 lsl #2											
mrseq	r0	 (UNDEF: 5)												
andeq	r2	 r0	 sl	 ror #24										
orrsmi	r0	 r6	 #1073741825	"; 0x40000001"										
mrseq	r0	 (UNDEF: 5)												
ldrdeq	r0	 [r0]	 -sl											
stmiane	sl	 {r0	 r2	 r8}^										
mrseq	r0	 (UNDEF: 5)												
muleq	r0	 sp	 sl											
bne	ffa80b0c <LRemap+0x1a80afd>													
mrseq	r0	 (UNDEF: 5)												
strdeq	r3	 [r0]	 -r6											
orrscc	r0	 r3	 r5	 lsl #2										
mrseq	r0	 (UNDEF: 5)												
andeq	r0	 r0	 r7	 ror #28										
stfeqe	f0	 [r5]	 #-20	"; 0xffffffec"										
mrseq	r0	 (UNDEF: 5)												
andeq	r4	 r0	 r6	 lsl r5										
addmi	r0	 ip	 r5	 lsl #2										
mrseq	r0	 (UNDEF: 5)												
andeq	r0	 r0	 sp	 asr #6										
andcc	r0	 r1	 #1073741825	"; 0x40000001"										
mrseq	r0	 (UNDEF: 5)												
andeq	r2	 r0	 r1	 ror #22										
svccs	0x00380105													
mrseq	r0	 (UNDEF: 5)												
andeq	r2	 r0	 sl	 lsr #26										
stfcss	f0	 [r0]	 #-20	"; 0xffffffec"										
mrseq	r0	 (UNDEF: 5)												
andeq	r1	 r0	 r8	 ror #25										
tstcc	pc	 r5	 lsl #2											
mrseq	r0	 (UNDEF: 5)												
andeq	r2	 r0	 lr	 lsl #9										
stfcss	f0	 [r9	 #20]!											
mrseq	r0	 (UNDEF: 5)												
muleq	r0	 r6	 r2											
rdfcse	f0	 f0	 f5											
mrseq	r0	 (UNDEF: 5)												
andeq	r1	 r0	 r7	 lsr #20										
strbcc	r0	 [sp]	 -r5	 lsl #2										
mrseq	r0	 (UNDEF: 5)												
ldrdeq	r1	 [r0]	 -r8											
mvnscc	r0	 r5	 lsl #2											
mrseq	r0	 (UNDEF: 5)												
andeq	r0	 r0	 fp	 asr r3										
orrcs	r0	 r0	 #1073741825	"; 0x40000001"										
mrseq	r0	 (UNDEF: 5)												
andeq	r1	 r0	 r9	 lsl #5										
ldrbcc	r0	 [pc]	 #261	"; 794 <_ABORT_STACK_SIZE+0x394>"										
mrseq	r0	 (UNDEF: 5)												
andeq	r3	 r0	 sp	 asr r6										
ldmdbne	r7	 {r0	 r2	 r8}										
mrseq	r0	 (UNDEF: 5)												
andeq	r0	 r0	 sp	 ror pc										
rsbsne	r0	 ip	 r5	 lsl #2										
mrseq	r0	 (UNDEF: 5)												
andeq	r1	 r0	 r1	 lsr #16										
stfeqe	f0	 [ip]	 {5}											
mrseq	r0	 (UNDEF: 5)												
andeq	r4	 r0	 sp	 ror r0										
ldrcs	r0	 [ip]	 #261	"; 0x105"										
mrseq	r0	 (UNDEF: 5)												
andeq	r2	 r0	 pc	 lsr #24										
sufnes	f0	 f2	 f5											
mrseq	r0	 (UNDEF: 5)												
andeq	r1	 r0	 r0	 asr #12										
strne	r0	 [pc	 -r5	 lsl #2]!										
mrseq	r0	 (UNDEF: 5)												
andeq	r0	 r0	 r2	 lsr #26										
ldrbeq	r0	 [fp	 -r5	 lsl #2]!										
mrseq	r0	 (UNDEF: 5)												
strdeq	r4	 [r0]	 -r8											
ldmibeq	r6	 {r0	 r2	 r8}										
mrseq	r0	 (UNDEF: 5)												
andeq	r3	 r0	 r6	 asr #32										
svccs	0x00860105													
mrseq	r0	 (UNDEF: 5)												
andeq	r0	 r0	 sp	 asr #16										
cdpeq	1	14	 cr0	 cr9	 cr5	 {0}								
mrseq	r0	 (UNDEF: 5)												
andeq	r1	 r0	 r7	 asr r0										
blne	ffd40c2c <LRemap+0x1d40c1d>													
mrseq	r0	 (UNDEF: 5)												
andeq	r4	 r0	 r7	 ror #8										
mvncs	r0	 #1073741825	"; 0x40000001"											
mrseq	r0	 (UNDEF: 5)												
andeq	r1	 r0	 r9	 lsl #20										
		"; <UNDEFINED> instruction: 0x21b70105"												
mrseq	r0	 (UNDEF: 5)												
muleq	r0	 r4	 r6											
stfnee	f0	 [r0	 #20]											
mrseq	r0	 (UNDEF: 5)												
andeq	r3	 r0	 r7	 lsl #27										
ldrbne	r0	 [pc]	 #261	"; 848 <_SUPERVISOR_STACK_SIZE+0x48>"										
mrseq	r0	 (UNDEF: 5)												
andeq	r2	 r0	 r4	 asr #4										
ldmcc	r3!	 {r0	 r2	 r8}										
mrseq	r0	 (UNDEF: 5)												
andeq	r2	 r0	 lr	 ror r5										
strbcc	r0	 [r3	 #-261]!	"; 0xfffffefb"										
mrseq	r0	 (UNDEF: 5)												
andeq	r2	 r0	 r2	 lsr #11										
strbcc	r0	 [r1	 r5	 lsl #2]!										
mrseq	r0	 (UNDEF: 5)												
andeq	r2	 r0	 r6	 ror r9										
strteq	r0	 [r3]	 #261	"; 0x105"										
mrseq	r0	 (UNDEF: 5)												
andeq	r1	 r0	 r9	 lsr #11										
strbeq	r0	 [r9	 -r5	 lsl #2]										
mrseq	r0	 (UNDEF: 5)												
andeq	r4	 r0	 r2	 asr r4										
tstmi	ip	 #1073741825	"; 0x40000001"											
mrseq	r0	 (UNDEF: 5)												
andeq	r1	 r0	 sl	 lsr #13										
rsccs	r0	 r9	 r5	 lsl #2										
mrseq	r0	 (UNDEF: 5)												
andeq	r1	 r0	 r6	 lsr sl										
subcc	r0	 r8	 #1073741825	"; 0x40000001"										
mrseq	r0	 (UNDEF: 5)												
andeq	r1	 r0	 fp	 lsl #1										
rsccc	r0	 sl	 r5	 lsl #2										
mrseq	r0	 (UNDEF: 5)												
andeq	r0	 r0	 r4	 asr #31										
ldrbcs	r0	 [sp]	 #-261	"; 0xfffffefb"										
mrseq	r0	 (UNDEF: 5)												
andeq	r0	 r0	 r8	 lsl #22										
stmibcs	fp	 {r0	 r2	 r8}										
mrseq	r0	 (UNDEF: 5)												
andeq	r0	 r0	 r0	 lsl #29										
teqcs	r5	 #1073741825	"; 0x40000001"											
mrseq	r0	 (UNDEF: 5)												
andeq	r0	 r0	 r9	 ror #25										
ldrbtcc	r0	 [r6]	 #-261	"; 0xfffffefb"										
mrseq	r0	 (UNDEF: 5)												
ldrdeq	r2	 [r0]	 -r8											
svccc	0x00640105													
mrseq	r0	 (UNDEF: 5)												
andeq	r3	 r0	 r3	 asr #21										
orrcc	r0	 r3	 r5	 lsl #2										
mrseq	r0	 (UNDEF: 5)												
andeq	r1	 r0	 pc	 lsr #25										
bicmi	r0	 pc	 #1073741825	"; 0x40000001"										
mrseq	r0	 (UNDEF: 5)												
andeq	r2	 r0	 r5	 asr fp										
bicne	r0	 r7	 r5	 lsl #2										
mrseq	r0	 (UNDEF: 5)												
strdeq	r2	 [r0]	 -r4											
strcs	r0	 [r8	 #-261]!	"; 0xfffffefb"										
andeq	r0	 r5	 r0											
andeq	r1	 r0	 r7	 lsr #1										
addsmi	r0	 r5	 #5											
andeq	r0	 r5	 r0											
andeq	r1	 r0	 r2	 lsl #4										
strtcs	r0	 [r8]	 #-5											
streq	r0	 [r0]	 #-0											
stmdaeq	r5	 {}	"; <UNPREDICTABLE>"											
muleq	r0	 r5	 lr											
stmcc	r4	 {r0	 r2	 r9	 sl	 fp}								
strne	r0	 [r5	 #-0]											
andeq	r3	 r0	 sp	 asr r0										
sbcseq	r1	 fp	 #327680	"; 0x50000"										
stmdacs	r5	 {}	"; <UNPREDICTABLE>"											
muleq	r0	 sl	 r1											
bleq	ffc0d174 <LRemap+0x1c0d165>													
strcc	r0	 [r5]	 -r0											
muleq	r0	 r6	 sp											
addscs	r3	 sl	 r5	 lsl #18										
stccc	0	 cr0	 [r5]	 {-0}										
andeq	r1	 r0	 r6	 ror #26										
ldmdbne	r7!	 {r0	 r2	 r8	 r9	 sl	 fp	 ip	 sp}					
andmi	r0	 r5	 #0											
		"; <UNDEFINED> instruction: 0x00002fb4"												
rscmi	r4	 r9	 #20971520	"; 0x1400000"										
stmdami	r5	 {}	"; <UNPREDICTABLE>"											
strdeq	r3	 [r0]	 -sl											
andeq	r0	 r0	 r0	 lsl #8										
bicsne	r1	 r6	 r5	 lsl #12										
svcne	0x00050000													
		"; <UNDEFINED> instruction: 0x000004b7"												
stccs	6	 cr2	 [lr]	 #20										
streq	r0	 [r0]	 #-0											
blle	1409a8 <__undef_stack+0x2e9e8>													
eorseq	r8	 r0	 r1	 lsl #4										
mvneq	r0	 r0	 lsl #12											
andeq	ip	 r0	 ip	 lsl #29										
strgt	lr	 [r1	 -r5	 lsl #10]										
streq	r0	 [r0	 #-51]	"; 0xffffffcd"										
ldrshcc	r0	 [r9	 #-26]!	"; 0xffffffe6"										
cdp2	0	0	 cr0	 cr5	 cr0	 {0}								
subeq	fp	 r1	 r1	 lsl #6										
addeq	r0	 r5	 #0	10										
andeq	r0	 r0	 r7	 ror #18										
andeq	r0	 r0	 r0	 lsl #8										
ldmibcc	r7!	 {r0	 r2	 r8	 r9	 sl	 ip}^							
stccs	0	 cr0	 [r5]	 {-0}										
andeq	r4	 r0	 r1	 asr #7										
stmdbeq	pc!	 {r0	 r2	 r8	 sl	 fp	 sp}	"; <UNPREDICTABLE>"						
cdpcs	0	0	 cr0	 cr5	 cr0	 {0}								
		"; <UNDEFINED> instruction: 0x000039b0"												
lfmeq	f3	2	 [lr	 #20]										
movwcc	r0	 #20480	"; 0x5000"											
muleq	r0	 r3	 r0											
strbeq	r3	 [ip	 r5	 lsl #8]										
strcc	r0	 [r5	 #-0]											
andeq	r1	 r0	 pc	 ror #13										
ldcne	6	 cr3	 [sl]	 {5}										
strcc	r0	 [r5	 -r0]											
andeq	r3	 r0	 r6	 lsr #28										
strblt	r3	 [r5]	 r5	 lsl #16										
stmdbcc	r5	 {}	"; <UNPREDICTABLE>"											
andeq	r0	 r0	 r7	 asr #2										
svccc	0x00734005													
mrsmi	r0	 (UNDEF: 5)												
ldrdeq	r4	 [r0]	 -r0											
strcc	r4	 [r3]	 #517	"; 0x205"										
movwmi	r0	 #20480	"; 0x5000"											
andeq	r3	 r0	 pc	 ror #13										
blcs	1bd1e4c <__undef_stack+0x1abfe8c>													
strmi	r0	 [r5]	 -r0											
andeq	r0	 r0	 ip	 ror r5										
ldrbtcs	r4	 [ip]	 #-1797	"; 0xfffff8fb"										
stmdbmi	r5	 {}	"; <UNPREDICTABLE>"											
andeq	r2	 r0	 r1	 ror r0										
ldrne	r4	 [r0]	 r5	 lsl #24										
svcmi	0x00050000													
muleq	r0	 r6	 r1											
ldrcc	r6	 [r9	 r5	 lsl #18]!										
svcvc	0x00050000													
andeq	r2	 r0	 ip	 lsr r3										
andlt	r8	 r1	 #1310720	"; 0x140000"										
streq	r0	 [r0	 #-48]	"; 0xffffffd0"										
svccs	0x00dc0188													
streq	r0	 [r0]	 #-0											
svcne	0x00050000													
andeq	r1	 r0	 pc	 asr #23										
blcs	f48e94 <__undef_stack+0xe36ed4>													
andcs	r0	 r5	 #0											
andeq	r0	 r0	 r8	 lsr #12										
andeq	r0	 r0	 r0	 lsl #8										
beq	6eaa4 <SLCRL2cRamConfig+0x4e8a2>													
streq	r0	 [r0	 #-69]	"; 0xffffffbb"										
		"; <UNDEFINED> instruction: 0x272b01b9"												
blt	140a9c <__undef_stack+0x2eadc>													
andeq	r0	 r6	 r1	 lsl #28										
		"; <UNDEFINED> instruction: 0x01bb0500"												
andeq	r3	 r0	 r3	 lsr #1										
		"; <UNDEFINED> instruction: 0xf601bc05"												
streq	r0	 [r0	 #-28]	"; 0xffffffe4"										
blcs	13011a8 <__undef_stack+0x11ef1e8>													
cdplt	0	0	 cr0	 cr5	 cr0	 {0}								
eorseq	r5	 r5	 r1	 lsl #18										
		"; <UNDEFINED> instruction: 0x01bf0500"												
		"; <UNDEFINED> instruction: 0x00000fba"												
strlt	ip	 [r1]	 -r5											
streq	r0	 [r0	 #-15]											
cmpne	r6	 r1	 asr #3											
andgt	r0	 r5	 #0											
andseq	r8	 fp	 r1	 lsl #2										
biceq	r0	 r3	 r0	 lsl #10										
andeq	r1	 r0	 r2	 asr r1										
ble	71af8 <SLCRL2cRamConfig+0x518f6>													
streq	r0	 [r0	 #-63]	"; 0xffffffc1"										
bcs	fec01200 <LRemap+0xc011f1>													
strgt	r0	 [r5]	 -r0											
andeq	r0	 r6	 r1	 lsl #20										
biceq	r0	 r7	 r0	 lsl #10										
andeq	r2	 r0	 sl	 lsl #1										
stc	14	 cr12	 [r1	 #-20]	"; 0xffffffec"									
streq	r0	 [r0]	 -r6	 lsr #32										
blcs	ffa812b0 <LRemap+0x1a812a1>													
stchi	0	 cr0	 [r6	 #-0]										
rsceq	r8	 lr	 r3	 lsl #10										
orrseq	r0	 r2	 #0	10										
andeq	r1	 r0	 r7	 asr #21										
stcpl	8	 cr9	 [r3]	 {6}										
andeq	r0	 r0	 pc	 lsr #32										
streq	r0	 [r0]	 -r4											
eoreq	r9	 sl	 r2	 lsr #6										
eorhi	r0	 r7	 r0	 lsl #10										
andeq	r0	 r0	 sp	 lsr #32										
streq	r0	 [r0	 #-4]											
eoreq	pc	 r2	 r6	 lsl #8										
ldrmi	r0	 [r1	 -r0	 lsl #10]										
streq	r0	 [r0	 #-47]	"; 0xffffffd1"										
andseq	r2	 r1	 fp	 lsl pc										
eorls	r0	 r5	 r0	 lsl #10										
streq	r0	 [r0	 #-24]	"; 0xffffffe8"										
eoreq	sl	 r0	 pc	 lsr #28										
teqge	fp	 r0	 lsl #10											
streq	r0	 [r0	 #-25]	"; 0xffffffe7"										
subeq	r4	 r1	 sp	 asr #2										
cmnvs	r4	 #0	10											
		"; <UNDEFINED> instruction: 0x06000016"												
eorseq	r6	 sp	 r2	 ror r8										
andeq	r0	 r4	 r0											
andlt	r0	 r2	 r0	 lsl #10										
streq	r0	 [r0	 #-64]	"; 0xffffffc0"										
eorseq	r0	 sp	 fp	 lsl #22										
movwlt	r0	 #50432	"; 0xc500"											
streq	r0	 [r0	 #-43]	"; 0xffffffd5"										
eoreq	r3	 ip	 sp	 lsl #28										
		"; <UNDEFINED> instruction: 0xf10e0500"												
streq	r0	 [r0	 #-7]											
andeq	r1	 fp	 pc	 lsl #10										
cfmul32hi	mvfx0	 mvfx0	 mvfx0											
streq	r0	 [r0	 #-46]	"; 0xffffffd2"										
eorseq	r3	 sp	 r1	 lsl r8										
ldrge	r0	 [r2]	 -r0	 lsl #10										
streq	r0	 [r0	 #-61]	"; 0xffffffc3"										
andeq	r9	 r5	 r3	 lsl ip										
andsgt	r0	 r4	 #0	10										
streq	r0	 [r0	 #-34]	"; 0xffffffde"										
andeq	r6	 r1	 r5	 lsl r5										
andsgt	r0	 r6	 r0	 lsl #10										
andeq	r0	 r0	 r0	 asr #32										
streq	r0	 [r0	 #-4]											
andeq	r3	 r3	 fp	 lsr sp										
teqle	sp	 r0	 lsl #12											
streq	r0	 [r0	 #-8]											
eorseq	sp	 r0	 sp	 asr #22										
andeq	r0	 r4	 r0											
sbcseq	r0	 ip	 #0	10										
andeq	r0	 r0	 sl	 ror #27										
stmdbgt	r2	 {r1	 r2	 r8	 r9	 sp	 lr	 pc}						
streq	r0	 [r0]	 -r6											
svccs	0x005c0398													
streq	r0	 [r0]	 #-0											
andne	r0	 r5	 r0											
andeq	r4	 r0	 r8	 ror r2										
cdpeq	4	13	 cr1	 cr13	 cr5	 {0}								
strmi	r0	 [r5	 #-0]											
andeq	r3	 r0	 r2	 ror r0										
ldrtne	r6	 [r4]	 #-261	"; 0xfffffefb"										
strvs	r0	 [r5	 -r0]											
ldrdeq	r1	 [r0]	 -r3											
stmdb	r1	 {r0	 r2	 r8	 r9	 sl	 fp	 sp	 pc}					
streq	r0	 [r0	 #-3]											
strbne	r0	 [r4]	 r0	 asr #5										
mrsgt	r0	 (UNDEF: 5)												
eorseq	r9	 r9	 r2	 lsl #16										
sbceq	r0	 r2	 #0	10										
		"; <UNDEFINED> instruction: 0x000017bc"												
vcgt.s8	d12	 d2	 d5											
streq	r0	 [r0	 #-5]											
blne	241744 <__undef_stack+0x12f784>													
strgt	r0	 [r5	 #-0]											
andseq	pc	 r9	 r2	 lsl #2										
sbceq	r0	 r6	 #0	10										
andeq	r1	 r0	 r7	 lsr #15										
cdpmi	2	0	 cr13	 cr2	 cr5	 {0}								
streq	r0	 [r0	 #-56]	"; 0xffffffc8"										
mrceq	2	2	 r0	 cr0	 cr3	 {6}								
strle	r0	 [r5]	 #-0											
subeq	r5	 r3	 r2	 lsl #28										
streq	r0	 [r5	 #1280]	"; 0x500"										
andeq	r2	 r0	 r4	 lsr #21										
andle	r9	 r5	 r5	 lsl #22										
streq	r0	 [r0	 #-58]	"; 0xffffffc6"										
cfsub32ne	mvfx0	 mvfx2	 mvfx11											
blle	140c70 <__undef_stack+0x2ecb0>													
eoreq	fp	 r3	 r5	 lsl #28										
ldrbeq	r0	 [ip	 #1280]	"; 0x500"										
andeq	r2	 r0	 r2	 lsr r9										
strne	sp	 [r5]	 -r5	 lsl #26										
streq	r0	 [r0	 #-29]	"; 0xffffffe3"										
stmiaeq	lr!	 {r1	 r2	 r3	 r4	 r6	 r7	 r8	 sl}^					
svcle	0x00050000													
eorseq	r6	 r8	 r5	 lsl #14										
strbeq	r0	 [r0	 #1280]!	"; 0x500"										
andeq	r3	 r0	 r0	 lsr r2										
stfpld	f6	 [r5	 #-20]	"; 0xffffffec"										
streq	r0	 [r0	 #-7]											
ldrbtcs	r0	 [r0]	 #1507	"; 0x5e3"										
str	r0	 [r5]	 #-0											
andseq	r4	 fp	 r5	 lsl #22										
strbeq	r0	 [r5	 #1280]!	"; 0x500"										
andeq	r2	 r0	 sl	 ror #27										
strle	lr	 [r5]	 #-1541	"; 0xfffff9fb"										
streq	r0	 [r0	 #-23]	"; 0xffffffe9"										
stmdbcc	r2!	 {r0	 r1	 r2	 r5	 r6	 r7	 r8	 sl}^					
stmda	r5	 {}	"; <UNPREDICTABLE>"											
andseq	r8	 r7	 r5											
strbeq	r0	 [r9	 #1280]!	"; 0x500"										
andeq	r0	 r0	 r1	 asr r5										
bpl	17b4e8 <__undef_stack+0x69528>													
streq	r0	 [r0	 #-11]											
stmdbne	lr	 {r0	 r1	 r3	 r5	 r6	 r7	 r8	 sl}^					
stc	0	 cr0	 [r5]	 {-0}										
andseq	r2	 sp	 r5	 lsl #24										
strbeq	r0	 [sp	 #1280]!	"; 0x500"										
andeq	r4	 r0	 r2	 lsl #4										
tstcs	r5	 r5	 lsl #28											
streq	r0	 [r0	 #-27]	"; 0xffffffe5"										
ldrtcc	r0	 [ip]	 #-1519	"; 0xfffffa11"										
		"; <UNDEFINED> instruction: 0xf0050000"												
eorseq	r7	 sl	 r5	 lsl #4										
ldrbeq	r0	 [r1	 #1280]!	"; 0x500"										
andeq	r2	 r0	 lr	 asr r6										
strcc	pc	 [r5	 #-517]	"; 0xfffffdfb"										
streq	r0	 [r0	 #-6]											
ldmcc	r9!	 {r0	 r1	 r4	 r5	 r6	 r7	 r8	 sl}^					
vst4.8	{d0-d3}	 [r5]	 r0											
eorseq	r3	 r3	 r5											
ldrbeq	r0	 [r5	 #1280]!	"; 0x500"										
andeq	r4	 r0	 r6	 lsr r2										
andcc	pc	 r5	 #5242880	"; 0x500000"										
streq	r0	 [r0	 #-37]	"; 0xffffffdb"										
ldrmi	r0	 [r0]	 #-1527	"; 0xfffffa09"										
		"; <UNDEFINED> instruction: 0xf8050000"												
subeq	ip	 r4	 r5	 lsl #6										
ldrbeq	r0	 [r9	 #1280]!	"; 0x500"										
andeq	r1	 r0	 r8	 asr #14										
strhi	pc	 [r5]	 -r5	 lsl #20										
streq	r0	 [r0	 #-3]											
smlabbcc	r2	 r2	 r6	 r0										
bhi	140d50 <__undef_stack+0x2ed90>													
eoreq	r1	 r8	 r6	 lsl #10										
ldreq	r0	 [sl]	 r0	 lsl #10										
andeq	r2	 r0	 r0	 lsr #19										
stmdbmi	r6	 {r0	 r2	 r8	 sl	 fp	 ip	 pc}						
streq	r0	 [r0	 #-4]											
bicne	r0	 sl	 #170917888	"; 0xa300000"										
streq	r0	 [r0]	 #-0											
strne	r0	 [r5	 -r0]											
muleq	r0	 sl	 r0											
ldrbcs	r3	 [r0]	 -r5	 lsl #24										
streq	r0	 [r0]	 #-0											
strcs	r0	 [r5	 -r0]											
andeq	r4	 r0	 r9	 ror r3										
ldclcc	8	 cr2	 [ip	 #-20]	"; 0xffffffec"									
bcs	140d8c <__undef_stack+0x2edcc>													
andeq	r4	 r0	 r4	 ror r3										
svcvc	0x00018805													
streq	r0	 [r0	 #-33]	"; 0xffffffdf"										
stfcce	f0	 [r9]	 #548	"; 0x224"										
bhi	140da0 <__undef_stack+0x2ede0>													
subeq	r7	 r0	 r1	 lsl #2										
orreq	r0	 fp	 r0	 lsl #10										
andeq	r3	 r0	 sl	 lsl r4										
bcs	63dc4 <SLCRL2cRamConfig+0x43bc2>													
streq	r0	 [r0	 #-25]	"; 0xffffffe7"										
stmdbne	r6!	 {r0	 r2	 r3	 r7	 r8}								
cdphi	0	0	 cr0	 cr5	 cr0	 {0}								
eorseq	r9	 r7	 r1	 lsl #22										
orreq	r0	 pc	 r0	 lsl #10										
andeq	r2	 r0	 fp	 ror r1										
tsthi	r1	 r6	 lsl #28											
streq	r0	 [r0]	 -r6											
blcs	ffa8157c <LRemap+0x1a8156d>													
strhi	r0	 [r5	 -r0]											
andseq	r0	 r8	 r2	 lsl #24										
addeq	r0	 r8	 #0	10										
		"; <UNDEFINED> instruction: 0x00000cbf"												
cdple	9	0	 cr8	 cr2	 cr5	 {0}								
streq	r0	 [r0	 #-15]											
lfmcs	f0	2	 [pc]	 {138}	"; 0x8a"									
blhi	140df4 <__undef_stack+0x2ee34>													
eorseq	sl	 r7	 r2	 lsl #30										
addeq	r0	 ip	 #0	10										
andeq	r2	 r0	 lr	 asr #26										
strge	r8	 [r2]	 -r5	 lsl #26										
streq	r0	 [r0	 #-60]	"; 0xffffffc4"										
sfmcc	f0	4	 [r2]	 #568	"; 0x238"									
svchi	0x00050000													
andeq	r8	 lr	 r2	 lsl #28										
addseq	r0	 r0	 #0	10										
		"; <UNDEFINED> instruction: 0x000026b8"												
andcs	r9	 r2	 r5	 lsl #2										
streq	r0	 [r0	 #-1]											
		"; <UNDEFINED> instruction: 0x012c0292"												
movwls	r0	 #20480	"; 0x5000"											
andeq	r1	 r1	 r2	 lsl #22										
addseq	r0	 r4	 #0	10										
ldrdeq	r0	 [r0]	 -sl											
svclt	0x00029505													
streq	r0	 [r0]	 -lr											
stmibeq	fp!	 {r1	 r5	 r7	 r9}									
strle	r0	 [r6	 -r0]											
eoreq	r8	 r1	 r2	 lsl #22										
orreq	r0	 sp	 #0	12										
andeq	lr	 r0	 r5	 lsl #29										
strgt	r9	 [r3	 -r5	 lsl #4]										
		"; <UNDEFINED> instruction: 0x0600001a"												
svccs	0x005c0398													
stcls	0	 cr0	 [r5	 #-0]										
eorseq	sl	 pc	 r3	 lsl #4										
andeq	r0	 r4	 r0											
strls	r0	 [r2	 #-1280]	"; 0xfffffb00"										
streq	r0	 [r0	 #-51]	"; 0xffffffcd"										
andeq	r6	 r4	 sp	 lsl #20										
cfstr32eq	mvfx0	 [lr	 #-0]											
streq	r0	 [r0	 #-43]	"; 0xffffffd5"										
andeq	r1	 ip	 pc	 lsl #18										
bllt	402288 <__undef_stack+0x2f02c8>													
andeq	r0	 r0	 r0	 lsl r0										
streq	r0	 [r0	 #-4]											
andeq	ip	 r5	 r0	 asr r4										
bgt	15c2298 <__undef_stack+0x14b02d8>													
streq	r0	 [r0	 #-47]	"; 0xffffffd1"										
andseq	r7	 r9	 r8	 asr r9										
subsls	r0	 lr	 #0	10										
streq	r0	 [r0	 #-27]	"; 0xffffffe5"										
andeq	r8	 r9	 r2	 ror #6										
rsbvs	r0	 r6	 r0	 lsl #10										
streq	r0	 [r0	 #-64]	"; 0xffffffc0"										
eorseq	ip	 r1	 sl	 ror #24										
strbne	r0	 [ip	 -r0	 lsl #10]!										
streq	r0	 [r0	 #-65]	"; 0xffffffbf"										
eoreq	r8	 r8	 r6	 ror sp										
ldrbthi	r0	 [fp]	 #-1280	"; 0xfffffb00"										
streq	r0	 [r0	 #-67]	"; 0xffffffbd"										
subeq	r0	 r3	 pc	 ror r8										
orreq	r0	 pc	 r0	 lsl #10										
muleq	r0	 sl	 r6											
stmdbcc	r1	 {r0	 r2	 r8	 r9	 ip	 pc}							
streq	r0	 [r0	 #-21]	"; 0xffffffeb"										
cmneq	r3	 #232	2	"; 0x3a"										
stmdb	r5	 {}	"; <UNPREDICTABLE>"											
andseq	ip	 r5	 r1											
mvnseq	r0	 r0	 lsl #10											
andeq	r1	 r0	 r5	 lsr #7										
blne	7e30c <SLCRL2cRamConfig+0x5e10a>													
streq	r0	 [r0	 #-43]	"; 0xffffffd5"										
streq	r0	 [r2]	 #503	"; 0x1f7"										
andhi	r0	 r5	 r0											
eorseq	fp	 r6	 r2	 lsl #12										
addeq	r0	 r2	 #0	10										
andeq	r0	 r0	 ip	 lsl #28										
stcvc	3	 cr8	 [r2	 #-20]	"; 0xffffffec"									
streq	r0	 [r0	 #-34]	"; 0xffffffde"										
strcs	r0	 [fp]	 -r4	 lsl #5										
strhi	r0	 [r5	 #-0]											
andeq	lr	 r9	 r2	 lsl #30										
addeq	r0	 lr	 #0	12										
andeq	r3	 r0	 r7	 lsl #13										
stmdacs	r2	 {r1	 r2	 r8	 r9	 sl	 fp	 pc}						
streq	r0	 [r0	 #-41]	"; 0xffffffd7"										
svccs	0x00fe0294													
stmdbls	r5	 {}	"; <UNPREDICTABLE>"											
subeq	pc	 r4	 r2	 lsl #14										
mvnseq	r0	 #0	12											
andeq	r1	 r0	 r6	 asr ip										
andeq	r0	 r0	 r0	 lsl #8										
lfmne	f0	2	 [r7]	 {5}										
stceq	0	 cr0	 [r5	 #-0]										
andeq	r0	 r0	 r9	 asr sp										
cdpcc	5	11	 cr1	 cr5	 cr5	 {0}								
streq	r0	 [r0]	 #-0											
andmi	r0	 r5	 r0											
andeq	r0	 r0	 r3	 lsr ip										
ldfeqe	f4	 [r5]	 #20											
andmi	r0	 r5	 #0											
andeq	r2	 r0	 sp	 lsl sp										
ldrbcs	r4	 [r1	 r5	 lsl #6]										
strmi	r0	 [r5	 #-0]											
		"; <UNDEFINED> instruction: 0x00002eba"												
cmpmi	r0	 #5242880	"; 0x500000"											
strmi	r0	 [r5	 -r0]											
andeq	r1	 r0	 r4	 lsl r4										
cdpcc	8	3	 cr4	 cr5	 cr5	 {0}								
stmdbmi	r5	 {}	"; <UNPREDICTABLE>"											
ldrdeq	r0	 [r0]	 -fp											
ldrbcs	r4	 [r0	 #-2565]!	"; 0xfffff5fb"										
blmi	140fa0 <__undef_stack+0x2efe0>													
muleq	r0	 fp	 r5											
strbcc	r4	 [r8	 -r5	 lsl #24]!										
stcmi	0	 cr0	 [r5	 #-0]										
andeq	r2	 r0	 r0	 lsl #29										
blne	ff9d47c8 <LRemap+0x19d47b9>													
andpl	r0	 r5	 #0											
andeq	r1	 r0	 r9	 lsl r5										
rsbscc	r5	 r1	 #20971520	"; 0x1400000"										
stmdavs	r5	 {}	"; <UNPREDICTABLE>"											
andeq	r0	 r0	 pc	 lsr #16										
teqeq	lr	 r5	 lsl #18											
bvs	140fd0 <__undef_stack+0x2f010>													
andeq	r1	 r0	 pc	 lsr r7										
cmneq	sl	 #320	"; 0x140"											
movwhi	r0	 #20480	"; 0x5000"											
andseq	ip	 r2	 r1	 lsl #28										
orreq	r0	 r9	 r0	 lsl #10										
andeq	r3	 r0	 sp	 ror #9										
stmdale	r1	 {r0	 r2	 r8	 r9	 sl	 fp	 pc}						
streq	r0	 [r0	 #-26]	"; 0xffffffe6"										
ldmdacc	r8!	 {r0	 r2	 r4	 r7	 r8}								
stmdals	r5	 {}	"; <UNPREDICTABLE>"											
eorseq	r0	 r5	 r1	 lsl #28										
orrseq	r0	 fp	 r0	 lsl #10										
		"; <UNDEFINED> instruction: 0x000024be"												
andhi	sl	 r1	 #1073741825	"; 0x40000001"										
streq	r0	 [r0	 #-40]	"; 0xffffffd8"										
addsne	r0	 r8	 #164	2	"; 0x29"									
strge	r0	 [r5	 -r0]											
andeq	sp	 lr	 r1	 lsl #4										
		"; <UNDEFINED> instruction: 0x01b20500"												
ldrdeq	r2	 [r0]	 -r9											
		"; <UNDEFINED> instruction: 0xf501b305"												
streq	r0	 [r0	 #-29]	"; 0xffffffe3"										
stmdbeq	lr	 {r2	 r4	 r5	 r7	 r8}^								
strlt	r0	 [r5	 -r0]											
andseq	sl	 r8	 r1	 lsl #10										
		"; <UNDEFINED> instruction: 0x01b80500"												
andeq	r0	 r0	 fp	 ror fp										
tstvs	r1	 r5	 lsl #18											
streq	r0	 [r0	 #-8]											
ldrbeq	r0	 [r9	 r1	 asr #3]										
movwgt	r0	 #20480	"; 0x5000"											
andseq	ip	 r5	 r4	 lsl #14										
strbeq	r0	 [r5]	 #1280	"; 0x500"										
andeq	r2	 r0	 r7	 asr #29										
andgt	lr	 r4	 #5242880	"; 0x500000"										
streq	r0	 [r0	 #-50]	"; 0xffffffce"										
eorne	r0	 r8	 r3	 lsl #11										
movwls	r0	 #20480	"; 0x5000"											
andeq	r8	 r1	 r5	 lsl #18										
streq	r0	 [r1	 #1280]!	"; 0x500"										
andeq	r3	 r0	 r5	 lsl r6										
strgt	sl	 [r5]	 #-1285	"; 0xfffffafb"										
streq	r0	 [r0	 #-10]											
rscseq	r0	 r0	 r6	 lsr #11										
strge	r0	 [r5	 -r0]											
eorseq	sp	 sp	 r5	 lsl #8										
streq	r0	 [r8	 #1280]!	"; 0x500"										
andeq	r0	 r0	 r0											
andpl	sl	 r5	 #5120	"; 0x1400"										
streq	r0	 [r0	 #-1]											
strbcc	r0	 [r8]	 #1452	"; 0x5ac"										
stcge	0,00E+00	 cr0	 [r5	 #-0]										
eorseq	r1	 sl	 r5	 lsl #20										
ldreq	r0	 [r6	 #1280]!	"; 0x500"										
muleq	r0	 r4	 fp											
andmi	fp	 r5	 r5	 lsl #14										
streq	r0	 [r0	 #-63]	"; 0xffffffc1"										
sbcsne	r0	 sl	 #792723456	"; 0x2f400000"										
andgt	r0	 r5	 r0											
eoreq	r5	 sp	 r5	 lsl #18										
strbeq	r0	 [r8	 #1280]	"; 0x500"										
andeq	r0	 r0	 r0	 asr r0										
stc	9	 cr12	 [r5	 #-20]	"; 0xffffffec"									
andeq	r0	 r0	 sl											
andne	r0	 r2	 #4											
streq	r0	 [r0	 -r2]											
andeq	r0	 r0	 r7	 ror #1										
movweq	r0	 #4099	"; 0x1003"											
tstmi	r5	 pc	 lsr r2											
muleq	r0	 r2	 r5											
streq	r0	 [r0]	 #-1028	"; 0xfffffbfc"										
sbceq	r0	 r9	 #0	4										
str	r0	 [r7	 -r0]											
movweq	r0	 #0												
svccc	0x00030100													
subls	r0	 r1	 #8388608	"; 0x800000"										
streq	r0	 [r0]	 #-69	"; 0xffffffbb"										
andeq	r0	 r4	 r4											
andeq	r7	 r3	 r2	 lsl #24										
rsceq	r0	 r7	 r0	 lsl #14										
andeq	r0	 r3	 r0											
eorseq	r0	 pc	 #67108864	"; 0x4000000"										
ldrmi	r4	 [r2	 #261]	"; 0x105"										
streq	r0	 [r4]	 #-0											
andeq	r0	 r0	 #0	8										
andeq	r0	 r0	 r7	 asr #17										
andeq	lr	 r0	 r7	 lsl #14										
mrseq	r0	 LR_irq												
streq	r3	 [r2	 #-3843]	"; 0xfffff0fd"										
subeq	r9	 r5	 r1	 asr #4										
andeq	r0	 r4	 r0	 lsl #8										
strgt	r0	 [r2]	 #-4											
streq	r0	 [r0	 -r9]											
andeq	r0	 r0	 r7	 ror #1										
movweq	r0	 #4099	"; 0x1003"											
blne	14220c <__undef_stack+0x3024c>													
		"; <UNDEFINED> instruction: 0x000018bf"												
streq	r1	 [r5	 #-3331]	"; 0xfffff2fd"										
eoreq	ip	 r6	 sp	 lsl #20										
streq	r0	 [pc]	 -r0	 lsl #6										
andeq	r3	 r9	 r7	 lsl #14										
andne	r0	 r3	 r0	 lsl #8										
blcs	82588 <SLCRL2cRamConfig+0x62386>													
movweq	r0	 #3												
stccc	8	 cr0	 [r5]	 {4}										
andeq	r2	 r0	 pc	 lsl #6										
stmdbeq	r5	 {r2	 r8	 r9}										
andeq	r8	 r9	 r7	 lsl #18										
svcls	0x00070400													
streq	r0	 [r0]	 #-9											
andeq	ip	 r9	 r7	 lsl #26										
svcvs	0x00070400													
movweq	r0	 #10												
strhi	r0	 [r7	 #-2595]	"; 0xfffff5dd"										
streq	r0	 [r0]	 #-10											
ldrbcc	r2	 [sp	 r5	 lsl #10]!										
strcs	r0	 [r3]	 -r0											
bleq	702dd4 <__undef_stack+0x5f0e14>													
movweq	r0	 #16384	"; 0x4000"											
bleq	144268 <__undef_stack+0x322a8>													
muleq	r0	 r4	 r0											
streq	r0	 [r5]	 #-3331	"; 0xfffff2fd"										
streq	r0	 [sp	 #-3587]	"; 0xfffff1fd"										
andseq	r4	 r1	 sl	 lsl #6										
cdpeq	3	0	 cr0	 cr12	 cr0	 {0}								
stccs	6	 cr0	 [r9]	 {5}										
streq	r0	 [r3	 -r0]											
bleq	b02e0c <__undef_stack+0x9f0e4c>													
streq	r0	 [r4]	 #-0											
ldreq	r0	 [r0	 -r3	 lsl #26]										
andeq	r0	 r0	 r6	 ror #22										
bleq	fee02df0 <LRemap+0xe02de1>													
cdpmi	0	0	 cr0	 cr3	 cr0	 {0}								
bleq	ff382e10 <LRemap+0x1382e01>													
streq	r0	 [r4]	 #-0											
andeq	lr	 fp	 r7	 lsl #14										
svccs	0x00030400													
stcleq	7	 cr0	 [r7	 #-68]!	"; 0xffffffbc"									
strmi	r0	 [r3	 #-0]											
ldcleq	7	 cr0	 [r7	 #-40]!	"; 0xffffffd8"									
movweq	r0	 #16384	"; 0x4000"											
strvs	r1	 [r7]	 -r6	 asr #4										
streq	r0	 [r0]	 #-14											
andeq	r8	 lr	 r7	 lsl #16										
cfcpyscc	mvf0	 mvf3												
svceq	0x00450713													
streq	r0	 [r4	 -r0]											
andeq	r0	 r0	 fp	 asr pc										
ldrtne	r0	 [r0]	 #-772	"; 0xfffffcfc"										
stmiahi	lr!	 {r0	 r2	 r9	 fp	 sp	 lr}^							
cdpvs	0	0	 cr0	 cr3	 cr0	 {0}								
teqvs	ip	 #88080384	"; 0x5400000"											
movweq	r0	 #230	"; 0xe6"											
strcc	r1	 [r5	 #-1588]	"; 0xfffff9cc"										
andeq	fp	 r0	 sp	 lsr r2										
tsteq	r7	 #786432	"; 0xc0000"											
bl	1c7268 <__undef_stack+0xb52a8>													
streq	r0	 [r0]	 #-19	"; 0xffffffed"										
ldrls	r0	 [r1]	 -r5	 lsl #26										
movweq	r0	 #16384	"; 0x4000"											
smladxeq	r4	 r8	 sl	 r0										
strdeq	r1	 [r0]	 -pc	"; <UNPREDICTABLE>"										
ldmdbne	r5!	 {r2	 r8	 r9}										
andseq	r2	 r6	 r7	 lsl #26										
movwvs	r0	 #29696	"; 0x7400"											
streq	r0	 [r0]	 #-22	"; 0xffffffea"										
ldreq	r6	 [sl	 #-3843]	"; 0xfffff0fd"										
rsbeq	r1	 r1	 r7	 lsr r5										
blne	fc1e74 <__undef_stack+0xeafeb4>													
svchi	0x006c3705													
andmi	r0	 r3	 r0											
ldcne	3	 cr0	 [r1	 #-112]!	"; 0xffffff90"									
andseq	r5	 sl	 r7	 lsl #14										
movwcc	r0	 #13312	"; 0x3400"											
rsccs	r0	 sp	 lr	 lsl r7										
streq	r0	 [r4]	 #-0											
ldreq	r4	 [pc	 #-259]	"; 1191 <CRValMmuCac+0x18c>"										
addseq	r1	 fp	 r2	 lsl #26										
andcs	r0	 r8	 r0	 lsl #6										
eoreq	r7	 r1	 r7	 lsl #8										
stmdbeq	r3	 {sl}												
strne	r0	 [r8]	 -r1	 lsr #10										
movweq	r0	 #181	"; 0xb5"											
andcc	r2	 r5	 #12	4	"; 0xc0000000"									
andeq	ip	 r0	 sp	 lsr pc										
streq	r3	 [sl]	 #-1283	"; 0xfffffafd"										
eoreq	r2	 r2	 r7	 lsl #4										
tstgt	r7	 r0	 lsl #8											
movweq	r0	 #36	"; 0x24"											
tstle	r7	 r1	 lsl sl											
streq	r0	 [r0]	 #-36	"; 0xffffffdc"										
eoreq	r0	 r5	 r7	 lsl #12										
orreq	r0	 ip	 r0	 lsl #6										
movweq	r0	 #17443	"; 0x4423"											
strcs	r0	 [r7	 #-2826]	"; 0xfffff4f6"										
streq	r0	 [r0]	 #-37	"; 0xffffffdb"										
streq	r0	 [r4	 -r3	 lsl #22]!										
andeq	r2	 r0	 r7	 ror r5										
streq	r1	 [r5	 -r3]!											
andeq	r2	 r0	 sp	 lsl #11										
bcs	ffa82f04 <LRemap+0x1a82ef5>													
streq	r0	 [r4]	 #-0											
eorseq	r2	 r1	 r7											
cfstrsvs	mvf0	 [r7]	 {-0}											
streq	r0	 [r0]	 #-49	"; 0xffffffcf"										
eorseq	pc	 r1	 r7	 lsl #2										
tstcc	r3	 r0	 lsl #8											
orreq	r0	 sp	 r6	 lsr #10										
muleq	r0	 r9	 sp											
strcs	r9	 [r1	 -r3	 lsl #16]										
blx	1213b30 <__undef_stack+0x1101b70>													
strpl	r0	 [r3	 #-0]											
teqvs	r4	 r8	 lsr #10											
movweq	r0	 #167	"; 0xa7"											
smladxeq	r4	 r9	 ip	 r1										
andeq	r3	 r0	 fp	 lsr r2										
adcscc	r0	 r5	 #4	14	"; 0x100000"									
streq	r0	 [r4	 -r0]											
andeq	r3	 r0	 pc	 asr r5										
blne	c81f50 <__undef_stack+0xb6ff90>													
teqeq	r4	 #4	6	"; 0x10000000"										
strbgt	r2	 [r5	 #517]!	"; 0x205"										
strcs	r0	 [r3]	 #-0											
ldrbcc	r0	 [pc	 #-1833]!	"; c27 <_SUPERVISOR_STACK_SIZE+0x427>"										
streq	r0	 [r4]	 #-0											
streq	r3	 [sl	 -r3	 lsl #10]!										
muleq	r0	 r5	 r5											
streq	r1	 [sl	 -r3	 lsl #8]										
ldrdeq	r2	 [r0]	 -r1											
blcs	5c1f78 <__undef_stack+0x4affb8>													
eorseq	sl	 r5	 r7	 lsl #22										
bllt	1c2370 <__undef_stack+0xb03b0>													
streq	r0	 [r0]	 #-53	"; 0xffffffcb"										
streq	r3	 [ip	 #-1539]!	"; 0xfffff9fd"										
subseq	fp	 r6	 r8	 lsl #28										
stmdaeq	sl	 {r8	 r9}											
ldrbcc	r0	 [ip	 #1796]!	"; 0x704"										
strne	r0	 [r3	 #-0]											
ldrbcs	r0	 [r1]	 #1802	"; 0x70a"										
movweq	r0	 #16384	"; 0x4000"											
andeq	r2	 r5	 #24	26	"; 0x600"									
andeq	r6	 r0	 r3	 ror #7										
cdpcs	3	1	 cr0	 cr10	 cr4	 {0}								
eorseq	r1	 r6	 r7	 lsl #4										
stmdacs	r7	 {sl}												
streq	r0	 [r0]	 #-54	"; 0xffffffca"										
streq	r3	 [pc	 #-1795]!	"; ca9 <_SUPERVISOR_STACK_SIZE+0x4a9>"										
rsbseq	r3	 r0	 r4	 lsr r5										
ldrtcs	r0	 [fp]	 #-768	"; 0xfffffd00"										
eorseq	r4	 r6	 r7	 lsl #22										
movwls	r0	 #29696	"; 0x7400"											
streq	r0	 [r0]	 #-60	"; 0xffffffc4"										
ldreq	r3	 [r0	 #-2051]!	"; 0xfffff7fd"										
		"; <UNDEFINED> instruction: 0xf5880198"												
movwge	r0	 #12288	"; 0x3000"											
strlt	r3	 [r7	 #-257]	"; 0xfffffeff"										
streq	r0	 [r0]	 #-60	"; 0xffffffc4"										
eorseq	r8	 sp	 r7	 lsl #22										
stmdbcc	r3	 {sl}												
strbcc	r0	 [fp]	 -r4	 lsr #14										
movweq	r0	 #16384	"; 0x4000"											
tstmi	r5	 fp	 lsr r2											
muleq	r0	 r2	 r5											
streq	r0	 [r0]	 #-1028	"; 0xfffffbfc"										
beq	1413f4 <__undef_stack+0x2f434>													
andeq	r9	 r0	 sl	 lsl r6										
ble	986410 <__undef_stack+0x874450>													
cdpne	0	0	 cr0	 cr5	 cr0	 {0}								
andeq	r4	 r0	 r0	 lsr #23										
bl	88a81c <__undef_stack+0x77885c>													
blcs	14140c <__undef_stack+0x2f44c>													
andeq	r1	 r0	 r0	 lsr r1										
ldfvcs	f3	 [r7]	 {5}											
strcc	r0	 [r5	 -r0]											
muleq	r0	 r1	 r8											
adccs	r4	 pc	 r5	 lsl #10										
mrspl	r0	 (UNDEF: 5)												
andeq	r1	 r0	 r2	 lsr #19										
cmpmi	r2	 r5	 lsl #6											
stmdbvc	r5	 {}	"; <UNPREDICTABLE>"											
andeq	r1	 r0	 r4	 ror #12										
stchi	3	 cr8	 [r1	 #-20]	"; 0xffffffec"									
streq	r0	 [r0	 #-216]	"; 0xffffff28"										
stmibhi	sl!	 {r0	 r5	 r7	 r8}									
strge	r0	 [r5	 -r0]											
addeq	lr	 fp	 r1	 lsl #24										
		"; <UNDEFINED> instruction: 0x01ad0500"												
andeq	r8	 r0	 r9	 ror #25										
		"; <UNDEFINED> instruction: 0xf901d705"												
streq	r0	 [r0	 #-230]	"; 0xffffff1a"										
		"; <UNDEFINED> instruction: 0x619901f5"												
		"; <UNDEFINED> instruction: 0xf6050000"												
adcseq	r1	 r7	 r1	 lsl #16										
mvnseq	r0	 r0	 lsl #10											
andeq	lr	 r0	 r6	 lsl #22										
stmdapl	r2	 {r0	 r2	 r8	 r9	 fp	 pc}							
streq	r0	 [r0	 #-244]	"; 0xffffff0c"										
blx	1581ea8 <__undef_stack+0x146fee8>													
stchi	0	 cr0	 [r5	 #-0]										
sbceq	r4	 r2	 r2	 lsl #18										
addseq	r0	 r1	 #0	10										
andeq	fp	 r0	 ip	 ror #12										
andpl	r9	 r2	 #1342177280	"; 0x50000000"										
streq	r0	 [r0	 #-260]	"; 0xfffffefc"										
bmi	ff681ee0 <LRemap+0x1681ed1>													
stmdbls	r5	 {}	"; <UNPREDICTABLE>"											
rsceq	sp	 pc	 r2	 lsl #16										
addseq	r0	 sl	 #0	10										
andeq	lr	 r0	 lr	 asr r0										
stmdacs	r2	 {r0	 r2	 r8	 r9	 fp	 ip	 pc}						
streq	r0	 [r0	 #-110]	"; 0xffffff92"										
blle	fff41f2c <LRemap+0x1f41f1d>													
andge	r0	 r5	 r0											
subeq	r5	 fp	 r2	 lsl #10										
adceq	r0	 r1	 #0	10										
andeq	lr	 r0	 sp	 lsl #5										
tsteq	r2	 r5	 lsl #16											
streq	r0	 [r0	 #-167]	"; 0xffffff59"										
lfm	f0	2	 [r8	 #676]	"; 0x2a4"									
bge	1414d0 <__undef_stack+0x2f510>													
tsteq	r5	 r2	 lsl #28											
adcseq	r0	 r4	 #0	10										
andeq	sl	 r0	 fp	 lsr pc										
strcc	fp	 [r2	 -r5	 lsl #10]										
streq	r0	 [r0	 #-102]	"; 0xffffff9a"										
		"; <UNDEFINED> instruction: 0xf1b002b6"												
strgt	r0	 [r5]	 -r0											
rsbeq	r0	 sl	 r2	 lsl #2										
sbceq	r0	 r7	 #0	10										
andeq	r4	 r0	 r7	 lsr #21										
andge	ip	 r2	 r5	 lsl #16										
streq	r0	 [r0	 #-180]	"; 0xffffff4c"										
mvnshi	r0	 #536870925	"; 0x2000000d"											
movwle	r0	 #20480	"; 0x5000"											
rscseq	r9	 r2	 r2	 lsl #12										
sbcseq	r0	 r4	 #0	10										
andeq	fp	 r0	 r4	 asr #10										
vstrpl	s26	 [r2	 #-20]	"; 0xffffffec"										
streq	r0	 [r0	 #-187]	"; 0xffffff45"										
vrshr.s64	q8	 <illegal reg q5.5>	 #3											
stcle	0	 cr0	 [r5]	 {-0}										
rsceq	r2	 sl	 r2	 lsl #20										
rsceq	r0	 r6	 #0	10										
muleq	r0	 ip	 r3											
vabd.s8	d14	 d2	 d5											
streq	r0	 [r0	 #-123]	"; 0xffffff85"										
rsbslt	r0	 r5	 #232	4	"; 0x8000000e"									
vhadd.s8	d0	 d5	 d0											
sbceq	r5	 r8	 r2	 lsl #12										
rscseq	r0	 r3	 #0	10										
strdeq	r6	 [r0]	 -sp											
		"; <UNDEFINED> instruction: 0xf902f405"												
streq	r0	 [r0	 #-204]	"; 0xffffff34"										
strb	r0	 [r4]	 -r2	 lsl #7										
movwhi	r0	 #20480	"; 0x5000"											
addseq	r7	 r9	 r3	 lsl #12										
orreq	r0	 r4	 #0	10										
andeq	sl	 r0	 r8	 asr #20										
stmdbls	r3	 {r0	 r2	 r8	 fp	 pc}								
streq	r0	 [r0	 #-262]	"; 0xfffffefa"										
ldmpl	fp	 {r1	 r3	 r7	 r8	 r9}^								
andls	r0	 r5	 #0											
tsteq	r9	 r3	 lsl #8											
orrseq	r0	 sl	 #0	10										
andeq	sp	 r0	 lr	 lsr #21										
strge	sl	 [r3]	 #-5											
streq	r0	 [r0	 #-233]	"; 0xffffff17"										
ldmvc	sl!	 {r0	 r5	 r7	 r8	 r9}^								
strge	r0	 [r5	 #-0]											
addeq	r0	 sp	 r3	 lsl #4										
		"; <UNDEFINED> instruction: 0x03a90500"												
andeq	r7	 r0	 sp	 lsl lr										
strmi	sl	 [r3]	 -r5	 lsl #24										
streq	r0	 [r0	 #-127]	"; 0xffffff81"										
b	482468 <__undef_stack+0x3704a8>													
strlt	r0	 [r5]	 #-0											
adcseq	r7	 r3	 r3											
		"; <UNDEFINED> instruction: 0x03b90500"												
andeq	sp	 r0	 r7	 lsr #24										
cdppl	15	0	 cr11	 cr3	 cr5	 {0}								
streq	r0	 [r0	 #-115]	"; 0xffffff8d"										
cmpvc	sp	 #67108867	"; 0x4000003"											
strgt	r0	 [r5]	 -r0											
rscseq	r9	 pc	 r3	 lsl #14										
biceq	r0	 r8	 #0	10										
muleq	r0	 r6	 pc	"; <UNPREDICTABLE>"										
andvc	ip	 r3	 r5	 lsl #28										
streq	r0	 [r0	 #-254]	"; 0xffffff02"										
strblt	r0	 [r3]	 #975	"; 0x3cf"										
ble	1415e8 <__undef_stack+0x2f628>													
rsceq	r6	 lr	 r3	 lsl #26										
bicseq	r0	 fp	 #0	10										
andeq	ip	 r0	 r0	 lsl #18										
stmdbcs	r3	 {r0	 r2	 sl	 sp	 lr	 pc}							
streq	r0	 [r0	 #-266]	"; 0xfffffef6"										
ldrbgt	r0	 [lr]	 #-997	"; 0xfffffc1b"										
streq	r0	 [r0]	 #-0											
stccc	0	 cr0	 [r5	 #-0]										
strdeq	r7	 [r0]	 -lr											
stmdbmi	r3!	 {r0	 r2	 r8	 lr}^									
stmdami	r5	 {}	"; <UNPREDICTABLE>"											
andeq	r6	 r0	 r6	 lsl #28										
strbt	r4	 [r7]	 #-2309	"; 0xfffff6fb"										
stmdapl	r5	 {}	"; <UNPREDICTABLE>"											
andeq	fp	 r0	 r4	 lsr #18										
strbls	r6	 [r2	 r5	 lsl #22]										
stmdavc	r5	 {}	"; <UNPREDICTABLE>"											
andeq	r7	 r0	 r1	 asr r9										
andeq	r0	 r0	 r0	 lsl #8										
ldrbtge	r3	 [r3]	 r5	 lsl #4										
cdpcc	0	0	 cr0	 cr5	 cr0	 {0}								
andeq	r7	 r0	 r6	 asr #10										
cdpmi	15	15	 cr3	 cr8	 cr5	 {0}								
andmi	r0	 r5	 r0											
andeq	lr	 r0	 pc	 ror lr										
ldrgt	r5	 [r3]	 #3845	"; 0xf05"										
stmdbvc	r5	 {}	"; <UNPREDICTABLE>"											
andeq	r7	 r0	 r9	 ror #7										
strls	r9	 [r1]	 -r5											
streq	r0	 [r0	 #-105]	"; 0xffffff97"										
blt	fe641cec <LRemap+0x641cdd>													
streq	r0	 [r0]	 #-0											
blcc	14166c <__undef_stack+0x2f6ac>													
andeq	r6	 r0	 r3	 ror #6										
teqeq	r7	 r5	 lsl #24											
stccc	0	 cr0	 [r5	 #-4]										
andeq	sp	 r0	 r0	 lsl r5										
		"; <UNDEFINED> instruction: 0x51a83e05"												
svccc	0x00050000													
andeq	ip	 r0	 r3	 ror #1										
addpl	r4	 lr	 r5											
mrsmi	r0	 (UNDEF: 5)												
andeq	r4	 r0	 fp	 ror #18										
blx	16d1eae <__undef_stack+0x15bfeee>													
strmi	r0	 [r5	 -r0]											
andeq	sl	 r0	 r2	 lsl fp										
		"; <UNDEFINED> instruction: 0xf0494905"												
stcmi	0	 cr0	 [r5]	 {-0}										
strdeq	ip	 [r0]	 -r4											
cmnpl	pc	 r5	 lsl #28											
andpl	r0	 r5	 r0											
andeq	r4	 r0	 r5	 lsl sl										
svcls	0x00de5205													
movwpl	r0	 #20480	"; 0x5000"											
ldrdeq	pc	 [r0]	 -fp											
ldrvc	r5	 [r8	 #-1285]	"; 0xfffffafb"										
strpl	r0	 [r5	 -r0]											
muleq	r0	 r2	 r7											
andgt	r5	 r1	 r5	 lsl #18										
bpl	1416d8 <__undef_stack+0x2f718>													
		"; <UNDEFINED> instruction: 0x0000ddbf"												
ldrble	r5	 [r5]	 #-3077	"; 0xfffff3fb"										
cdppl	0	0	 cr0	 cr5	 cr0	 {0}								
andeq	fp	 r0	 lr	 lsl #18										
		"; <UNDEFINED> instruction: 0xf14f6005"												
mrsvs	r0	 (UNDEF: 5)												
andeq	sl	 r0	 r7	 lsr #6										
vcgt.s16	d22	 d14	 d5											
strvs	r0	 [r5]	 -r0											
andeq	r5	 r0	 sl											
ldmdaeq	r3!	 {r0	 r2	 r8	 fp	 sp	 lr}^							
bvs	14170c <__undef_stack+0x2f74c>													
andeq	pc	 r0	 r6	 lsl #15										
cmphi	fp	 r5	 lsl #22											
stcvs	0	 cr0	 [r5]	 {-0}										
andeq	r5	 r0	 r4	 ror #10										
stmdbvs	r6!	 {r0	 r2	 r9	 ip	 sp	 lr}							
stmdbvc	r5	 {}	"; <UNPREDICTABLE>"											
andeq	r7	 r0	 sl	 lsr r2										
bllt	fee9ff3c <LRemap+0xe9ff2d>													
blvc	14172c <__undef_stack+0x2f76c>													
andeq	r7	 r0	 sp	 lsl #1										
tstge	sp	 r5	 lsl #26											
cdpvc	0	0	 cr0	 cr5	 cr0	 {0}								
		"; <UNDEFINED> instruction: 0x0000c2b8"												
svccc	0x00018405													
streq	r0	 [r0	 #-163]	"; 0xffffff5d"										
ldc2	1	 cr0	 [r3]	 #536	"; 0x218"									
stmdahi	r5	 {}	"; <UNPREDICTABLE>"											
addeq	r3	 lr	 r1											
orreq	r0	 fp	 r0	 lsl #10										
andeq	r7	 r0	 lr	 ror #10										
tstls	r1	 r5	 lsl #24											
streq	r0	 [r0	 #-118]	"; 0xffffff8a"										
tstlt	r7	 sp	 lsl #3											
andls	r0	 r5	 r0											
addseq	r0	 pc	 r1	 lsl #16										
orrseq	r0	 r4	 r0	 lsl #10										
ldrdeq	r7	 [r0]	 -ip											
stmdage	r1	 {r0	 r2	 r8	 r9	 sl	 ip	 pc}						
streq	r0	 [r0	 #-98]	"; 0xffffff9e"										
ldrls	r0	 [r2	 #411]!	"; 0x19b"										
stcls	0	 cr0	 [r5	 #-0]										
adceq	sp	 fp	 r1	 lsl #14										
orrseq	r0	 pc	 r0	 lsl #10										
andeq	sp	 r0	 fp	 lsr r1										
sfmcc	f2	1	 [r1	 #-20]	"; 0xffffffec"									
streq	r0	 [r0	 #-220]	"; 0xffffff24"										
ldrble	r0	 [r3]	 #422	"; 0x1a6"										
stmdage	r5	 {}	"; <UNPREDICTABLE>"											
rsbseq	r5	 r5	 r1	 lsl #16										
		"; <UNDEFINED> instruction: 0x01ad0500"												
andeq	sl	 r0	 r8	 lsl #27										
strcc	sl	 [r1]	 -r5	 lsl #30										
streq	r0	 [r0	 #-193]	"; 0xffffff3f"										
ldfe	f0	 [pc	 #-708]	"; 14f4 <CRValMmuCac+0x4ef>"										
strlt	r0	 [r5]	 #-0											
sbceq	r4	 sl	 r1	 lsl #14										
		"; <UNDEFINED> instruction: 0x01b70500"												
andeq	ip	 r0	 r8	 lsl r0										
strmi	fp	 [r1	 #-2565]	"; 0xfffff5fb"										
streq	r0	 [r0	 #-133]	"; 0xffffff7b"										
ldfges	f0	 [r0]	 {189}	"; 0xbd"										
svclt	0x00050000													
rsceq	r7	 pc	 r1	 lsl #14										
biceq	r0	 r2	 r0	 lsl #10										
andeq	pc	 r0	 sl	 asr r0	"; <UNPREDICTABLE>"									
svcle	0x0001c505													
streq	r0	 [r0	 #-242]	"; 0xffffff0e"										
		"; <UNDEFINED> instruction: 0xf81e01c8"												
cdpgt	0	0	 cr0	 cr5	 cr0	 {0}								
rsbeq	fp	 r4	 r1	 lsl #20										
bicseq	r0	 r1	 r0	 lsl #10										
andeq	sp	 r0	 lr	 ror #9										
movwlt	sp	 #4613	"; 0x1205"											
streq	r0	 [r0	 #-259]	"; 0xfffffefd"										
		"; <UNDEFINED> instruction: 0xf73b01d3"												
strle	r0	 [r5]	 #-0											
rsceq	sp	 lr	 r1	 lsl #30										
bicseq	r0	 r5	 r0	 lsl #10										
andeq	r7	 r0	 pc	 lsl r9										
movwcs	sp	 #5637	"; 0x1605"											
streq	r0	 [r0	 #-103]	"; 0xffffff99"										
ldfs	f0	 [r0]	 #-872	"; 0xfffffc98"										
stcle	0	 cr0	 [r5]	 {-0}										
addseq	ip	 r4	 r1	 lsl #28										
bicseq	r0	 sp	 r0	 lsl #10										
andeq	r7	 r0	 r7	 lsr #14										
andlt	sp	 r1	 #5	28	"; 0x50"									
streq	r0	 [r0	 #-213]	"; 0xffffff2b"										
svc	0x005201df													
and	r0	 r5	 r0											
addseq	r9	 r4	 r1	 lsl #4										
mvneq	r0	 r0	 lsl #10											
andeq	r9	 r0	 r2	 lsl #15										
movwhi	lr	 #5637	"; 0x1605"											
streq	r0	 [r0	 #-82]	"; 0xffffffae"										
ldrbls	r0	 [sl	 #-487]!	"; 0xfffffe19"										
stmda	r5	 {}	"; <UNPREDICTABLE>"											
rscseq	pc	 r0	 r1	 lsl #18										
mvneq	r0	 r0	 lsl #10											
andeq	sp	 r0	 r0	 lsl r8										
movwcc	lr	 #7173	"; 0x1c05"											
streq	r0	 [r0	 #-159]	"; 0xffffff61"										
bicseq	r0	 r6	 lr	 ror #3										
		"; <UNDEFINED> instruction: 0xf0050001"												
rsbseq	r5	 r0	 r1	 lsl #12										
mvnseq	r0	 r0	 lsl #10											
muleq	r0	 r1	 r3											
andeq	pc	 r1	 r5	 lsl #8										
streq	r0	 [r0	 #-101]	"; 0xffffff9b"										
bgt	9c2070 <__undef_stack+0x8b00b0>													
		"; <UNDEFINED> instruction: 0xf8050000"												
rsbseq	r0	 r2	 r1	 lsl #30										
mvnseq	r0	 r0	 lsl #10											
andeq	fp	 r0	 r5	 asr r2										
		"; <UNDEFINED> instruction: 0xff01fc05"												
streq	r0	 [r0	 #-180]	"; 0xffffff4c"										
rscsls	r0	 fp	 #128	4										
strhi	r0	 [r5	 -r0]											
addseq	ip	 r8	 r2	 lsl #2										
addeq	r0	 r9	 #0	10										
andeq	sl	 r0	 pc	 lsr sp										
strle	r8	 [r2	 -r5	 lsl #20]										
streq	r0	 [r0	 #-108]	"; 0xffffff94"										
bgt	1c2308 <__undef_stack+0xb0348>													
andls	r0	 r5	 r0											
tsteq	r4	 r2	 lsl #24											
addseq	r0	 r2	 #0	10										
andeq	r0	 r1	 r6	 ror #13										
cfstrslt	mvf9	 [r2	 #-20]	"; 0xffffffec"										
streq	r0	 [r0	 #-164]	"; 0xffffff5c"										
ldmdavc	r1!	 {r0	 r2	 r4	 r7	 r9}								
strls	r0	 [r5]	 -r0											
tsteq	r1	 r2	 lsl #2											
addseq	r0	 r8	 #0	10										
andeq	r8	 r0	 sl	 lsl #23										
andvc	r9	 r2	 #20480	"; 0x5000"										
streq	r0	 [r0	 #-167]	"; 0xffffff59"										
addle	r0	 sp	 #-1342177271	"; 0xb0000009"										
svcls	0x00050000													
sbceq	r7	 r4	 r2	 lsl #6										
adceq	r0	 r3	 #0	10										
andeq	r5	 r0	 r9	 ror pc										
stmdbeq	r2	 {r0	 r2	 sl	 sp	 pc}								
streq	r0	 [r0	 #-129]	"; 0xffffff7f"										
ldrbvc	r0	 [pc	 r5	 lsr #5]!										
strge	r0	 [r5]	 -r0											
tsteq	r7	 r2	 lsl #18											
adceq	r0	 r7	 #0	10										
andeq	sl	 r0	 r3	 lsr #28										
stmdbeq	r2	 {r0	 r2	 fp	 sp	 pc}								
streq	r0	 [r0	 #-187]	"; 0xffffff45"										
strbtvs	r0	 [r6]	 sl	 lsr #5										
blge	141944 <__undef_stack+0x2f984>													
addseq	sl	 r8	 r2	 lsl #18										
adceq	r0	 sp	 #0	10										
andeq	pc	 r0	 r0	 lsl r4	"; <UNPREDICTABLE>"									
tstle	r2	 r5	 lsl #28											
streq	r0	 [r0	 #-259]	"; 0xfffffefd"										
svcge	0x00aa02af													
mrslt	r0	 (UNDEF: 5)												
subseq	r5	 r6	 r2	 lsl #26										
adcseq	r0	 r5	 #0	10										
andeq	r5	 r0	 r5	 lsl #14										
blhi	b0184 <SLCRL2cRamConfig+0x8ff82>													
streq	r0	 [r0	 #-147]	"; 0xffffff6d"										
ldmibls	r9!	 {r0	 r1	 r2	 r3	 r4	 r5	 r7	 r9}					
andgt	r0	 r5	 #0											
sbcseq	fp	 r7	 r2	 lsl #2										
sbceq	r0	 r9	 #0	10										
strdeq	r6	 [r0]	 -r3											
stmdals	r2	 {r0	 r2	 r9	 fp	 lr	 pc}							
streq	r0	 [r0	 #-159]	"; 0xffffff61"										
sfmmi	f0	4	 [ip	 #-824]!	"; 0xfffffcc8"									
andle	r0	 r5	 #0											
sbceq	r7	 r3	 r2	 lsl #20										
sbcseq	r0	 r6	 #0	10										
		"; <UNDEFINED> instruction: 0x00006db6"												
svcpl	0x0002da05													
streq	r0	 [r0	 #-118]	"; 0xffffff8a"										
blhi	ff142528 <LRemap+0x1142519>													
and	r0	 r5	 #0											
sbceq	sl	 r8	 r2	 lsl #2										
rsceq	r0	 r6	 #0	10										
		"; <UNDEFINED> instruction: 0x000104b0"												
blpl	bc1d8 <SLCRL2cRamConfig+0x9bfd6>													
streq	r0	 [r0	 #-163]	"; 0xffffff5d"										
svcmi	0x006902eb													
stc	0	 cr0	 [r5]	 {-0}										
sbcseq	pc	 r9	 r2	 lsl #8										
rsceq	r0	 sp	 #0	10										
andeq	sp	 r0	 r4	 lsl ip										
tstcs	r2	 r5	 lsl #2											
streq	r0	 [r0	 #-191]	"; 0xffffff41"										
stc2	2	 cr0	 [r2	 #-968]!	"; 0xfffffc38"									
vhadd.u8	d0	 d5	 d0											
adceq	r2	 ip	 r2	 lsl #22										
rscseq	r0	 r4	 #0	10										
strdeq	fp	 [r0]	 -lr											
cfstr32eq	mvfx15	 [r2	 #-20]	"; 0xffffffec"										
streq	r0	 [r0	 #-190]	"; 0xffffff42"										
adcsle	r0	 r1	 #-1879048177	"; 0x9000000f"										
cdp2	0	0	 cr0	 cr5	 cr0	 {0}								
adcseq	sp	 r1	 r2	 lsl #16										
orreq	r0	 r2	 #0	10										
andeq	sp	 r0	 r9	 lsr #32										
strle	r8	 [r3]	 #-1285	"; 0xfffffafb"										
streq	r0	 [r0	 #-140]	"; 0xffffff74"										
blmi	100283c <__undef_stack+0xef087c>													
bhi	141a24 <__undef_stack+0x2fa64>													
rsbseq	r8	 pc	 r3	 lsl #30										
orreq	r0	 sp	 #0	10										
andeq	r7	 r0	 fp	 lsl #27										
tstcs	r3	 r5	 lsl #30											
streq	r0	 [r0	 #-190]	"; 0xffffff42"										
ldrlt	r0	 [r1]	 #-915	"; 0xfffffc6d"										
strls	r0	 [r5]	 -r0											
rsceq	r6	 r6	 r3	 lsl #28										
orrseq	r0	 r8	 #0	10										
strdeq	r0	 [r1]	 -fp											
stmdble	r3	 {r0	 r2	 r8	 r9	 fp	 ip	 pc}						
streq	r0	 [r0	 #-158]	"; 0xffffff62"										
strle	r0	 [fp]	 #926	"; 0x39e"										
streq	r0	 [r0]	 #-0											
strcc	r0	 [r5	 #-0]											
andeq	r8	 r0	 fp	 lsr #16										
orrvs	r3	 pc	 #1280	"; 0x500"										
stccc	0	 cr0	 [r5	 #-0]										
		"; <UNDEFINED> instruction: 0x0000c1b5"												
blpl	1951288 <__undef_stack+0x183f2c8>													
svccc	0x00050000													
andeq	r8	 r0	 r5	 lsl #15										
strpl	r4	 [r6]	 #5											
mrsmi	r0	 (UNDEF: 5)												
andeq	fp	 r0	 r4	 lsl #8										
cdpmi	2	7	 cr4	 cr15	 cr5	 {0}								
movwmi	r0	 #20480	"; 0x5000"											
andeq	sl	 r0	 r9	 lsr lr										
stmibeq	r1	 {r0	 r2	 sl	 lr}^									
strmi	r0	 [r5	 #-1]											
andeq	sl	 r0	 fp	 asr #13										
bmi	1b532b8 <__undef_stack+0x1a412f8>													
strmi	r0	 [r5	 -r0]											
andeq	r8	 r0	 ip	 lsl r8										
strgt	r4	 [r1	 #2053]!	"; 0x805"										
stmdbmi	r5	 {}	"; <UNPREDICTABLE>"											
ldrdeq	r0	 [r1]	 -r8											
stclvc	10	 cr4	 [r0]	 #-20	"; 0xffffffec"									
blmi	141ac0 <__undef_stack+0x2fb00>													
andeq	lr	 r0	 r2	 lsr #11										
blx	ffc94ade <LRemap+0x1c94acf>													
svcmi	0x00050000													
andeq	fp	 r0	 sl	 asr #4										
ldrbgt	r5	 [r3]	 #-5											
mrspl	r0	 (UNDEF: 5)												
andeq	sp	 r0	 sl	 asr #10										
ldmda	fp	 {r0	 r2	 r9	 ip	 lr}^								
movwpl	r0	 #20480	"; 0x5000"											
ldrdeq	pc	 [r0]	 -r0											
cdpvs	4	5	 cr5	 cr9	 cr5	 {0}								
strpl	r0	 [r5	 #-0]											
ldrdeq	r6	 [r0]	 -r7											
eorvc	r5	 pc	 #5242880	"; 0x500000"										
strpl	r0	 [r5	 -r0]											
andeq	r8	 r0	 r6	 ror r5										
stmdals	r7!	 {r0	 r2	 fp	 ip	 lr}^								
stmdbpl	r5	 {}	"; <UNPREDICTABLE>"											
andeq	sl	 r0	 r2	 lsl r0										
stc2	10	 cr5	 [sl]	 #-20	"; 0xffffffec"									
blpl	141b14 <__undef_stack+0x2fb54>													
andeq	r9	 r0	 r2	 ror r8										
		"; <UNDEFINED> instruction: 0xf4d45c05"												
stcpl	0	 cr0	 [r5	 #-0]										
andeq	r9	 r0	 pc	 ror #3										
cdp	14	15	 cr5	 cr13	 cr5	 {0}								
mrsvs	r0	 (UNDEF: 5)												
andeq	sp	 r0	 lr	 asr lr										
cdpgt	2	10	 cr6	 cr12	 cr5	 {0}								
movwvs	r0	 #20480	"; 0x5000"											
andeq	r0	 r1	 ip	 lsl sl										
		"; <UNDEFINED> instruction: 0xf1966405"												
strvs	r0	 [r5	 #-0]											
andeq	ip	 r0	 fp	 lsr #5										
stc2l	6	 cr6	 [fp	 #-20]!	"; 0xffffffec"									
strvs	r0	 [r5	 -r0]											
andeq	r7	 r0	 r1	 lsr #17										
strlt	r6	 [r0]	 r5	 lsl #16										
stmdbvs	r5	 {}	"; <UNPREDICTABLE>"											
andeq	pc	 r0	 r3	 lsr #3										
vfnmsvs.f32	s13	 s2	 s10											
blvs	141b68 <__undef_stack+0x2fba8>													
strdeq	r9	 [r0]	 -sl											
ldrbtgt	r6	 [r7]	 r5	 lsl #24										
stcvs	0	 cr0	 [r5	 #-0]										
ldrdeq	r9	 [r0]	 -sp											
ldcl	14	 cr6	 [r0	 #-20]	"; 0xffffffec"									
svcvs	0x00050000													
strdeq	lr	 [r0]	 -r7											
str	r7	 [r2	 r5]											
movwvc	r0	 #20480	"; 0x5000"											
andeq	r9	 r0	 ip	 ror r2										
strbls	r7	 [sp	 -r5	 lsl #8]										
strvc	r0	 [r5	 #-0]											
andeq	r8	 r0	 r5	 asr lr										
ble	ff11f3b4 <LRemap+0x111f3a5>													
strvc	r0	 [r5	 -r0]											
andeq	r9	 r0	 r9	 lsl #16										
bge	25fbc0 <__undef_stack+0x14dc00>													
stmdbvc	r5	 {}	"; <UNPREDICTABLE>"											
andeq	r8	 r0	 r2	 ror fp										
blgt	fea603cc <LRemap+0xa603bd>													
blvc	141bbc <__undef_stack+0x2fbfc>													
andeq	r0	 r1	 ip	 lsl r4										
		"; <UNDEFINED> instruction: 0xf6237d05"												
cdpvc	0	0	 cr0	 cr5	 cr0	 {0}								
andeq	r5	 r0	 fp	 lsl #18										
blx	61be6 <SLCRL2cRamConfig+0x419e4>													
streq	r0	 [r0	 #-136]	"; 0xffffff78"										
teqge	r2	 r1	 lsl #3											
andhi	r0	 r5	 #0											
sbcseq	sp	 r7	 r1	 lsl #8										
orreq	r0	 r3	 r0	 lsl #10										
strdeq	sl	 [r0]	 -r5											
stcne	9	 cr8	 [r1	 #-20]	"; 0xffffffec"									
streq	r0	 [r0	 #-194]	"; 0xffffff3e"										
ldmibvc	sp!	 {r1	 r3	 r7	 r8}^									
blhi	141bf8 <__undef_stack+0x2fc38>													
rsceq	r7	 r5	 r1	 lsl #10										
orreq	r0	 ip	 r0	 lsl #10										
		"; <UNDEFINED> instruction: 0x0000a7b6"												
stcmi	13	 cr8	 [r1	 #-20]	"; 0xffffffec"									
streq	r0	 [r0	 #-165]	"; 0xffffff5b"										
stmibvc	sl	 {r0	 r1	 r2	 r3	 r7	 r8}^							
andls	r0	 r5	 r0											
rscseq	r5	 r7	 r1	 lsl #6										
orrseq	r0	 r1	 r0	 lsl #10										
andeq	ip	 r0	 sp	 ror #10										
cdp	2	0	 cr9	 cr1	 cr5	 {0}								
streq	r0	 [r0	 #-173]	"; 0xffffff53"										
stfgte	f0	 [lr	 #588]	"; 0x24c"										
strls	r0	 [r5]	 #-0											
subeq	r7	 pc	 r1	 lsl #26										
orrseq	r0	 r5	 r0	 lsl #10										
andeq	lr	 r0	 r6	 lsr #16										
stmdb	r1	 {r0	 r2	 r8	 r9	 sl	 ip	 pc}						
streq	r0	 [r0	 #-259]	"; 0xfffffefd"										
		"; <UNDEFINED> instruction: 0x87e90198"												
stmdbls	r5	 {}	"; <UNPREDICTABLE>"											
sbceq	r9	 sp	 r1	 lsl #22										
orrseq	r0	 sl	 r0	 lsl #10										
andeq	sl	 r0	 sl	 lsl r5										
vqrdmulh.s<illegal width 8>	d9	 d1	 d5											
streq	r0	 [r0	 #-231]	"; 0xffffff19"										
		"; <UNDEFINED> instruction: 0x4762019d"												
cdpls	0	0	 cr0	 cr5	 cr0	 {0}								
rsbeq	r0	 r6	 r1	 lsl #8										
orrseq	r0	 pc	 r0	 lsl #10										
andeq	r5	 r0	 ip	 asr #27										
stmdbcc	r1	 {r0	 r2	 r8	 sp	 pc}								
streq	r0	 [r0	 #-130]	"; 0xffffff7e"										
stmiavc	sl	 {r2	 r5	 r7	 r8}^									
strge	r0	 [r5	 #-0]											
rsbseq	r5	 r8	 r1	 lsl #4										
		"; <UNDEFINED> instruction: 0x01a60500"												
muleq	r0	 r4	 r9											
blmi	6bca8 <SLCRL2cRamConfig+0x4baa6>													
streq	r0	 [r0	 #-186]	"; 0xffffff46"										
eor	r0	 r6	 r9	 lsr #3										
bge	141ca0 <__undef_stack+0x2fce0>													
subeq	pc	 sp	 r1	 lsl #22										
		"; <UNDEFINED> instruction: 0x01ab0500"												
andeq	fp	 r0	 sl	 asr #25										
cfstr32le	mvfx13	 [r1	 #-20]	"; 0xffffffec"										
streq	r0	 [r0	 #-75]	"; 0xffffffb5"										
mrcgt	1	0	 r0	 cr12	 cr6	 {6}								
strle	r0	 [r5	 -r0]											
subseq	r9	 sl	 r1	 lsl #24										
bicseq	r0	 r8	 r0	 lsl #10										
andeq	r5	 r0	 r5	 lsr #18										
strhi	sp	 [r1]	 -r5	 lsl #18										
streq	r0	 [r0	 #-175]	"; 0xffffff51"										
ldrsbtvc	r0	 [r8]	 sl											
blle	141cd8 <__undef_stack+0x2fd18>													
addseq	lr	 r4	 r1	 lsl #16										
bicseq	r0	 ip	 r0	 lsl #10										
muleq	r0	 r3	 r7											
stcmi	1,30E+01	 cr13	 [r1]	 {5}										
streq	r0	 [r0	 #-207]	"; 0xffffff31"										
bvc	ffa02468 <LRemap+0x1a02459>													
svcle	0x00050000													
addseq	r9	 r9	 r1	 lsl #10										
mvneq	r0	 r0	 lsl #10											
andeq	sp	 r0	 r5	 asr ip										
strcc	lr	 [r1	 #-261]	"; 0xfffffefb"										
streq	r0	 [r0	 #-231]	"; 0xffffff19"										
		"; <UNDEFINED> instruction: 0xf1e901e2"												
movw	r0	 #20480	"; 0x5000"											
subseq	r9	 r9	 r1	 lsl #12										
mvneq	r0	 r0	 lsl #10											
strdeq	r0	 [r1]	 -fp											
str	lr	 [r1]	 -r5	 lsl #16										
streq	r0	 [r0	 #-223]	"; 0xffffff21"										
ldfs	f0	 [sl]	 #-932	"; 0xfffffc5c"										
stc	0	 cr0	 [r5]	 {-0}										
adceq	r5	 r4	 r1	 lsl #24										
mvnseq	r0	 r0	 lsl #10											
andeq	pc	 r0	 ip	 asr #19										
strls	pc	 [r1	 #-773]	"; 0xfffffcfb"										
streq	r0	 [r0	 #-208]	"; 0xffffff30"										
ldmdapl	r7!	 {r0	 r2	 r4	 r5	 r6	 r7	 r8}^						
		"; <UNDEFINED> instruction: 0xf6050000"												
rsceq	r3	 fp	 r1	 lsl #4										
mvnseq	r0	 r0	 lsl #10											
ldrdeq	r5	 [r0]	 -fp											
stchi	10	 cr15	 [r1]	 {5}										
streq	r0	 [r0	 #-131]	"; 0xffffff7d"										
orreq	r0	 fp	 #1073741887	"; 0x4000003f"										
		"; <UNDEFINED> instruction: 0xff050001"												
rsbseq	r9	 r4	 r1	 lsl #28										
addeq	r0	 r0	 #0	10										
andeq	r7	 r0	 r2	 lsl #6										
bhi	a2588 <SLCRL2cRamConfig+0x82386>													
streq	r0	 [r0	 #-150]	"; 0xffffff6a"										
		"; <UNDEFINED> instruction: 0xf8320284"												
strhi	r0	 [r5	 #-0]											
rsbseq	r2	 r6	 r2	 lsl #10										
addeq	r0	 sl	 #0	10										
andeq	fp	 r0	 sl	 asr r8										
bllt	a49a4 <SLCRL2cRamConfig+0x847a2>													
streq	r0	 [r0	 #-225]	"; 0xffffff1f"										
ldrble	r0	 [r8	 #-653]!	"; 0xfffffd73"										
cdphi	0	0	 cr0	 cr5	 cr0	 {0}								
tsteq	r6	 r2	 lsl #8											
addseq	r0	 r0	 #0	10										
andeq	fp	 r0	 r6	 lsr #22										
stfhid	f1	 [r2	 #-20]	"; 0xffffffec"										
streq	r0	 [r0	 #-182]	"; 0xffffff4a"										
sfmhi	f0	2	 [sp	 #-584]!	"; 0xfffffdb8"									
movwls	r0	 #20480	"; 0x5000"											
sbcseq	r0	 r3	 r2											
addseq	r0	 r5	 #0	10										
		"; <UNDEFINED> instruction: 0x000061b0"												
stmdavc	r2	 {r0	 r2	 r9	 sl	 ip	 pc}							
streq	r0	 [r0	 #-250]	"; 0xffffff06"										
sfmvc	f0	2	 [r8	 #604]!	"; 0x25c"									
stmdals	r5	 {}	"; <UNPREDICTABLE>"											
sbceq	r3	 r3	 r2	 lsl #6										
addseq	r0	 sl	 #0	10										
andeq	r7	 r0	 r2	 asr #14										
		"; <UNDEFINED> instruction: 0xf8029b05"												
streq	r0	 [r0	 #-211]	"; 0xffffff2d"										
lfmls	f0	4	 [fp	 #640]!	"; 0x280"									
mrsge	r0	 (UNDEF: 5)												
sbcseq	r3	 r8	 r2	 lsl #6										
adceq	r0	 r3	 #0	10										
andeq	r0	 r1	 r5	 ror #8										
vst3.8	{d10	d12	d14}	 [r2]	 r5									
streq	r0	 [r0	 #-82]	"; 0xffffffae"										
strthi	r0	 [r7]	 #-679	"; 0xfffffd59"										
stmdage	r5	 {}	"; <UNPREDICTABLE>"											
subeq	r4	 lr	 r2	 lsl #8										
adceq	r0	 fp	 #0	10										
andeq	r9	 r0	 sp	 lsr r3										
cdpge	12	0	 cr10	 cr2	 cr5	 {0}								
streq	r0	 [r0	 #-174]	"; 0xffffff52"										
sbcvs	r0	 r7	 #-805306358	"; 0xd000000a"										
cdpge	0	0	 cr0	 cr5	 cr0	 {0}								
subseq	r5	 sp	 r2											
adcseq	r0	 r0	 #0	10										
muleq	r0	 r3	 r4											
strgt	fp	 [r2	 #-261]	"; 0xfffffefb"										
streq	r0	 [r0	 #-178]	"; 0xffffff4e"										
sfmge	f0	4	 [fp	 #-712]	"; 0xfffffd38"									
strlt	r0	 [r5]	 #-0											
sbceq	r7	 fp	 r2	 lsl #2										
adcseq	r0	 r5	 #0	10										
andeq	r6	 r0	 r2	 ror #1										
stmdbmi	r2	 {r0	 r2	 r9	 sl	 ip	 sp	 pc}						
streq	r0	 [r0	 #-226]	"; 0xffffff1e"										
		"; <UNDEFINED> instruction: 0xf79902b8"												
stmdblt	r5	 {}	"; <UNPREDICTABLE>"											
tsteq	r2	 r2	 lsl #6											
adcseq	r0	 sl	 #0	10										
muleq	r0	 sp	 lr											
strne	fp	 [r2]	 -r5	 lsl #22										
streq	r0	 [r0	 #-137]	"; 0xffffff77"										
sfmmi	f0	2	 [r5	 #760]	"; 0x2f8"									
svclt	0x00050000													
sbceq	fp	 r5	 r2											
sbceq	r0	 r0	 #0	10										
andeq	r6	 r0	 r6	 ror sl										
stmdapl	r2	 {r0	 r2	 r8	 lr	 pc}								
streq	r0	 [r0	 #-158]	"; 0xffffff62"										
blge	1ac299c <__undef_stack+0x19b09dc>													
movwgt	r0	 #20480	"; 0x5000"											
sbcseq	r5	 sl	 r2	 lsl #22										
sbceq	r0	 r5	 #0	10										
andeq	r5	 r0	 r3	 lsl r1										
stmda	r2	 {r0	 r2	 r9	 sl	 lr	 pc}							
streq	r0	 [r0	 #-127]	"; 0xffffff81"										
bichi	r0	 r3	 #1879048204	"; 0x7000000c"										
stmdbgt	r5	 {}	"; <UNPREDICTABLE>"											
addseq	r9	 r2	 r2	 lsl #12										
sbceq	r0	 sl	 #0	10										
andeq	r8	 r0	 r5	 lsl #24										
stmdahi	r2	 {r0	 r2	 r8	 r9	 fp	 lr	 pc}						
streq	r0	 [r0	 #-244]	"; 0xffffff0c"										
svchi	0x009802ce													
andle	r0	 r5	 r0											
addeq	r3	 r3	 r2	 lsl #20										
sbcseq	r0	 r1	 #0	10										
andeq	fp	 r0	 r0	 ror r0										
tstne	r2	 r5	 lsl #14											
streq	r0	 [r0	 #-96]	"; 0xffffffa0"										
		"; <UNDEFINED> instruction: 0xa01f02d8"												
ble	141eec <__undef_stack+0x2ff2c>													
adceq	r6	 ip	 r2	 lsl #16										
sbcseq	r0	 fp	 #0	10										
andeq	pc	 r0	 r6	 ror #15										
stcle	14	 cr13	 [r2	 #-20]	"; 0xffffffec"									
streq	r0	 [r0	 #-141]	"; 0xffffff73"										
mcrmi	2	4	 r0	 cr12	 cr15	 {6}								
and	r0	 r5	 r0											
subeq	fp	 r9	 r2	 lsl #2										
rsceq	r0	 r1	 #0	10										
		"; <UNDEFINED> instruction: 0x0000ceb9"												
strhi	lr	 [r2]	 -r5	 lsl #14										
streq	r0	 [r0	 #-251]	"; 0xffffff05"										
lfmvc	f0	4	 [r2	 #-928]!	"; 0xfffffc60"									
b	141f24 <__undef_stack+0x2ff64>													
adceq	r8	 sl	 r2	 lsl #24										
rsceq	r0	 fp	 #0	10										
andeq	pc	 r0	 fp	 lsl r1	"; <UNPREDICTABLE>"									
andcc	lr	 r2	 r5	 lsl #26										
streq	r0	 [r0	 #-124]	"; 0xffffff84"										
sfmgt	f0	4	 [r7	 #-956]!	"; 0xfffffc44"									
		"; <UNDEFINED> instruction: 0xf1050000"												
sbceq	r2	 r8	 r2	 lsl #8										
streq	r0	 [r4]	 #1280	"; 0x500"										
andeq	r7	 r0	 r9	 lsl r7										
andne	r8	 r4	 #20971520	"; 0x1400000"										
streq	r0	 [r0	 #-95]	"; 0xffffffa1"										
adcvc	r0	 sl	 r6	 lsl #9										
strhi	r0	 [r5	 -r0]											
sbcseq	ip	 r4	 r4	 lsl #10										
streq	r0	 [r8]	 #1280	"; 0x500"										
andeq	pc	 r0	 r0	 ror r9	"; <UNPREDICTABLE>"									
cdpcs	9	0	 cr8	 cr4	 cr5	 {0}								
streq	r0	 [r0	 #-178]	"; 0xffffff4e"										
ldreq	r0	 [pc]	 #1162	"; 1f74 <CRValMmuCac+0xf6f>"										
stchi	0	 cr0	 [r5	 #-4]										
rsbeq	r5	 sl	 r4	 lsl #12										
streq	r0	 [lr]	 #1280	"; 0x500"										
andeq	r7	 r0	 r5	 ror #29										
andle	r8	 r4	 #5	30										
streq	r0	 [r0	 #-116]	"; 0xffffff8c"										
bge	fefc31d0 <LRemap+0xfc31c1>													
mrsls	r0	 (UNDEF: 5)												
rsbeq	r2	 pc	 r4	 lsl #4										
ldreq	r0	 [r2]	 #1280	"; 0x500"										
strdeq	fp	 [r0]	 -r6											
cdpmi	3	0	 cr9	 cr4	 cr5	 {0}								
streq	r0	 [r0	 #-154]	"; 0xffffff66"										
svcpl	0x00f60494													
strls	r0	 [r5	 #-0]											
rsceq	r4	 r3	 r4	 lsl #4										
ldreq	r0	 [r6]	 #1280	"; 0x500"										
strdeq	r9	 [r0]	 -r1											
stcvc	7	 cr9	 [r4]	 {5}										
streq	r0	 [r0	 #-74]	"; 0xffffffb6"										
smlalhi	r0	 lr	 sl	 r4										
blls	141fcc <__undef_stack+0x3000c>													
adceq	r2	 r7	 r4	 lsl #14										
ldreq	r0	 [ip]	 #1280	"; 0x500"										
andeq	r8	 r0	 lr	 lsl #5										
strvc	r9	 [r4]	 #-3333	"; 0xfffff2fb"										
streq	r0	 [r0	 #-215]	"; 0xffffff29"										
		"; <UNDEFINED> instruction: 0x4724049e"												
svcls	0x00050000													
subeq	r0	 fp	 r4	 lsl #28										
strteq	r0	 [r0]	 #1280	"; 0x500"										
andeq	r7	 r0	 r8	 ror r2										
strpl	sl	 [r4	 -r5	 lsl #2]										
streq	r0	 [r0	 #-205]	"; 0xffffff33"										
ldmeq	pc	 {r1	 r5	 r7	 sl}	"; <UNPREDICTABLE>"								
movwge	r0	 #20481	"; 0x5001"											
sbcseq	sl	 r6	 r4	 lsl #16										
strteq	r0	 [r4]	 #1280	"; 0x500"										
andeq	lr	 r0	 r5	 ror r3										
cfstr32vs	mvfx10	 [r4]	 {5}											
streq	r0	 [r0	 #-130]	"; 0xffffff7e"										
bicsgt	r0	 r8	 #-1509949440	"; 0xa6000000"										
strge	r0	 [r5	 -r0]											
subeq	r8	 r9	 r4	 lsl #8										
strteq	r0	 [r8]	 #1280	"; 0x500"										
andeq	r9	 r0	 ip	 asr #16										
cdpeq	9	0	 cr10	 cr4	 cr5	 {0}								
streq	r0	 [r0	 #-223]	"; 0xffffff21"										
ble	2c32e0 <__undef_stack+0x1b1320>													
blge	14203c <__undef_stack+0x3007c>													
rsbeq	r3	 ip	 r4	 lsl #8										
strteq	r0	 [ip]	 #1280	"; 0x500"										
andeq	r8	 r0	 r8	 asr #31										
strlt	sl	 [r4]	 #-3333	"; 0xfffff2fb"										
streq	r0	 [r0	 #-222]	"; 0xffffff22"										
rsbgt	r0	 r9	 lr	 lsr #9										
svcge	0x00050000													
addseq	ip	 r2	 r4	 lsl #12										
ldrteq	r0	 [r0]	 #1280	"; 0x500"										
strdeq	ip	 [r0]	 -sl											
strgt	fp	 [r4	 #-261]	"; 0xfffffefb"										
streq	r0	 [r0	 #-155]	"; 0xffffff65"										
bvs	feac3340 <LRemap+0xac3331>													
strlt	r0	 [r5	 #-0]											
adceq	r4	 r1	 r4	 lsl #26										
ldrteq	r0	 [r6]	 #1280	"; 0x500"										
andeq	r9	 r0	 r6	 asr #1										
stchi	7	 cr11	 [r4	 #-20]	"; 0xffffffec"									
streq	r0	 [r0	 #-145]	"; 0xffffff6f"										
ble	108336c <__undef_stack+0xf713ac>													
stmdblt	r5	 {}	"; <UNPREDICTABLE>"											
rsbeq	fp	 r8	 r4	 lsl #20										
ldrteq	r0	 [sl]	 #1280	"; 0x500"										
ldrdeq	sl	 [r0]	 -r8											
stmdbls	r4	 {r0	 r2	 r8	 r9	 fp	 ip	 sp	 pc}					
streq	r0	 [r0	 #-114]	"; 0xffffff8e"										
strbeq	r0	 [lr]	 #1212	"; 0x4bc"										
stclt	0	 cr0	 [r5	 #-4]										
rsbseq	r4	 r1	 r4	 lsl #16										
ldrteq	r0	 [lr]	 #1280	"; 0x500"										
andeq	r8	 r0	 r4	 asr #21										
bgt	131cd0 <__undef_stack+0x1fd10>													
streq	r0	 [r0	 #-86]	"; 0xffffffaa"										
bpl	ffa833c4 <LRemap+0x1a833b5>													
mrsgt	r0	 (UNDEF: 5)												
rsceq	sl	 sp	 r4	 lsl #20										
strbeq	r0	 [r2]	 #1280	"; 0x500"										
andeq	r0	 r1	 r5	 lsl #17										
stclt	3	 cr12	 [r4]	 {5}										
streq	r0	 [r0	 #-189]	"; 0xffffff43"										
cfstrsvc	mvf0	 [ip	 #792]!	"; 0x318"										
strgt	r0	 [r5	 -r0]											
adceq	lr	 pc	 r4	 lsl #4										
strbeq	r0	 [r8]	 #1280	"; 0x500"										
muleq	r0	 r6	 fp											
andeq	r0	 r0	 r0	 lsl #8										
cdp	3	5	 cr3	 cr10	 cr5	 {0}								
andmi	r0	 r5	 #0											
andeq	pc	 r0	 sp	 ror #22										
ldrpl	r4	 [r1]	 #-773	"; 0xfffffcfb"										
strmi	r0	 [r5]	 -r0											
andeq	r4	 r0	 r4	 lsl #18										
ldmdble	r0	 {r0	 r2	 r9	 sl	 fp	 lr}^							
movwpl	r0	 #20480	"; 0x5000"											
andeq	lr	 r0	 sl	 lsl #30										
ldrbvc	r5	 [ip	 -r5	 lsl #8]!										
strpl	r0	 [r5]	 -r0											
andeq	r4	 r0	 r2	 asr #20										
teqeq	r6	 r5	 lsl #14											
blpl	142130 <__undef_stack+0x30170>													
andeq	r9	 r0	 sp	 lsr r1										
ldrtmi	r6	 [r7]	 r5											
blvs	142138 <__undef_stack+0x30178>													
andeq	lr	 r0	 r9	 ror #18										
mvnsls	r6	 r5	 lsl #28											
mrsvc	r0	 (UNDEF: 5)												
muleq	r0	 r0	 fp											
ldrbvs	r7	 [r9	 #-1285]!	"; 0xfffffafb"										
stcvc	0	 cr0	 [r5	 #-0]										
ldrdeq	r8	 [r0]	 -pc	"; <UNPREDICTABLE>"										
		"; <UNDEFINED> instruction: 0xf0018505"												
streq	r0	 [r0	 #-250]	"; 0xffffff06"										
rsc	r0	 r8	 sl	 lsl #3										
andls	r0	 r5	 r0											
subseq	r3	 r3	 r1	 lsl #8										
orrseq	r0	 r9	 r0	 lsl #10										
andeq	sl	 r0	 ip	 lsl #13										
cdp	14	0	 cr9	 cr1	 cr5	 {0}								
strheq	r0	 [r0]	 -r9											
streq	r0	 [r0	 #-4]											
adceq	r1	 r7	 r2	 lsl #24										
strbls	r0	 [r5	 #-1280]	"; 0xfffffb00"										
streq	r0	 [r0	 #-204]	"; 0xffffff34"										
addeq	r4	 fp	 r6	 asr #2										
svc	0x00490500													
streq	r0	 [r0	 #-171]	"; 0xffffff55"										
rsbeq	r2	 r9	 sl	 asr #32										
cdppl	5	4	 cr0	 cr11	 cr0	 {0}								
streq	r0	 [r0	 #-98]	"; 0xffffff9e"										
rsceq	r1	 r7	 ip	 asr #4										
movtls	r0	 #54528	"; 0xd500"											
streq	r0	 [r0	 #-245]	"; 0xffffff0b"										
addeq	lr	 fp	 lr	 asr #10										
stmdane	pc	 {r8	 sl}^	"; <UNPREDICTABLE>"										
streq	r0	 [r0	 #-105]	"; 0xffffff97"										
sbceq	sp	 sl	 r0	 asr r9										
stmdane	r1!	 {r8	 sl}^											
streq	r0	 [r0	 #-229]	"; 0xffffff1b"										
tsteq	r2	 r3	 ror #16											
cdppl	5	6	 cr0	 cr4	 cr0	 {0}								
streq	r0	 [r0	 #-127]	"; 0xffffff81"										
rsbeq	fp	 r6	 r5	 ror #10										
cmncs	r6	 r0	 lsl #10											
streq	r0	 [r0	 #-79]	"; 0xffffffb1"										
rsceq	r1	 r3	 r7	 ror #12										
cmnpl	r8	 #0	10											
streq	r0	 [r0	 #-95]	"; 0xffffffa1"										
tsteq	r3	 r9	 ror #8											
rsbgt	r0	 sl	 #0	10										
streq	r0	 [r0	 #-264]	"; 0xfffffef8"										
addeq	sl	 r2	 fp	 ror #18										
strble	r0	 [ip	 #-1280]!	"; 0xfffffb00"										
streq	r0	 [r0	 #-109]	"; 0xffffff93"										
rsceq	sl	 r2	 sp	 ror #8										
		"; <UNDEFINED> instruction: 0xf0710500"												
streq	r0	 [r0	 #-214]	"; 0xffffff2a"										
tsteq	r7	 ip	 ror r9											
bllt	1fc3614 <__undef_stack+0x1eb1654>													
streq	r0	 [r0	 #-76]	"; 0xffffffb4"										
bhi	ff68285c <LRemap+0x168284d>													
mrsls	r0	 (UNDEF: 5)												
addseq	r4	 r5	 r1	 lsl #2										
andeq	r0	 r4	 r0											
ldrpl	r0	 [r8	 -r0	 lsl #10]!										
streq	r0	 [r0	 #-194]	"; 0xffffff3e"										
adcseq	ip	 r6	 r9	 lsr r4										
blls	e83638 <__undef_stack+0xd71678>													
streq	r0	 [r0	 #-233]	"; 0xffffff17"										
adceq	r3	 r8	 sp	 lsr r7										
cdp2	5	4	 cr0	 cr0	 cr0	 {0}								
streq	r0	 [r0	 #-189]	"; 0xffffff43"										
rsbeq	ip	 sl	 r1	 asr #10										
blpl	10c3650 <__undef_stack+0xfb1690>													
streq	r0	 [r0	 #-109]	"; 0xffffff93"										
addseq	sp	 r8	 r4	 asr #12										
strbpl	r0	 [r5	 -r0	 lsl #10]										
streq	r0	 [r0	 #-234]	"; 0xffffff16"										
rsbseq	sl	 r6	 r6	 asr #24										
cfstr64le	mvdx0	 [r9	 #-0]											
streq	r0	 [r0	 #-127]	"; 0xffffff81"										
subseq	pc	 r6	 sl	 asr #16										
cfstr64	mvdx0	 [fp	 #-0]											
streq	r0	 [r0	 #-153]	"; 0xffffff67"										
rsceq	pc	 ip	 r2	 asr ip	"; <UNPREDICTABLE>"									
blx	14c3680 <__undef_stack+0x13b16c0>													
streq	r0	 [r0	 #-175]	"; 0xffffff51"										
rsbseq	r3	 r1	 pc	 asr r7										
cfstr64mi	mvdx0	 [r0	 #-0]											
streq	r0	 [r0	 #-254]	"; 0xffffff02"										
subseq	r1	 r0	 r4	 ror #26										
cdpcs	5	6	 cr0	 cr5	 cr0	 {0}								
streq	r0	 [r0	 #-117]	"; 0xffffff8b"										
rsbseq	r3	 r9	 r6	 ror #20										
stmdbvs	r9!	 {r8	 sl}^											
streq	r0	 [r0	 #-92]	"; 0xffffffa4"										
subeq	r7	 ip	 ip	 ror #20										
bne	1cc36b0 <__undef_stack+0x1bb16f0>													
streq	r0	 [r0	 #-168]	"; 0xffffff58"										
adcseq	sl	 r0	 r4	 ror r3										
bvc	1d436bc <__undef_stack+0x1c316fc>													
streq	r0	 [r0	 #-87]	"; 0xffffffa9"										
addeq	r1	 r2	 r9	 ror sl										
orreq	r0	 r0	 r0	 lsl #10										
andeq	r8	 r0	 r4	 lsr #27										
movwcs	r8	 #5125	"; 0x1405"											
streq	r0	 [r0	 #-139]	"; 0xffffff75"										
cmnhi	ip	 #1073741857	"; 0x40000021"											
stmdahi	r5	 {}	"; <UNPREDICTABLE>"											
addeq	r3	 ip	 r1	 lsl #18										
orreq	r0	 fp	 r0	 lsl #10										
andeq	r7	 r0	 r9	 lsr #11										
stc	12	 cr8	 [r1]	 {5}										
streq	r0	 [r0	 #-104]	"; 0xffffff98"										
		"; <UNDEFINED> instruction: 0xf1ce018d"												
svchi	0x00050000													
adceq	fp	 r3	 r1											
orrseq	r0	 r0	 r0	 lsl #10										
andeq	r6	 r0	 r3	 asr r9										
strhi	r9	 [r1]	 -r5	 lsl #4										
streq	r0	 [r0	 #-181]	"; 0xffffff4b"										
vbic	d0	 d27	 d4											
strge	r0	 [r5	 #-0]											
subseq	r0	 r2	 r1	 lsl #12										
		"; <UNDEFINED> instruction: 0x01a60500"												
andeq	ip	 r0	 r1	 ror #21										
cdpcc	7	0	 cr10	 cr1	 cr5	 {0}								
streq	r0	 [r0	 #-251]	"; 0xffffff05"										
addseq	r0	 r6	 #168	2	"; 0x2a"									
stmdbge	r5	 {r0}												
sbcseq	r0	 fp	 r1	 lsl #4										
		"; <UNDEFINED> instruction: 0x01ab0500"												
		"; <UNDEFINED> instruction: 0x00004fb2"												
stmdale	r1	 {r0	 r2	 sl	 fp	 sp	 pc}							
streq	r0	 [r0	 #-224]	"; 0xffffff20"										
eorls	r0	 lr	 #1073741867	"; 0x4000002b"										
cdp	0	0	 cr0	 cr5	 cr0	 {0}								
rsbeq	r1	 r2	 r1	 lsl #6										
mvneq	r0	 r0	 lsl #10											
andeq	ip	 r0	 r6	 lsl #14										
blt	7e370 <SLCRL2cRamConfig+0x5e16e>													
streq	r0	 [r0	 #-238]	"; 0xffffff12"										
bge	ffc42b28 <LRemap+0x1c42b19>													
vhadd.s8	d0	 d5	 d0											
adceq	r4	 lr	 r1	 lsl #12										
mvnseq	r0	 r0	 lsl #10											
		"; <UNDEFINED> instruction: 0x000055b1"												
stmdbmi	r1	 {r0	 r2	 sl	 ip	 sp	 lr	 pc}						
streq	r0	 [r0	 #-153]	"; 0xffffff67"										
		"; <UNDEFINED> instruction: 0x51db0293"												
strls	r0	 [r5]	 #-0											
subseq	pc	 r0	 r2	 lsl #20										
addseq	r0	 r5	 #0	10										
andeq	sp	 r0	 ip	 asr r1										
andvc	r9	 r2	 r5	 lsl #12										
streq	r0	 [r0	 #-168]	"; 0xffffff58"										
sfmlt	f0	2	 [r8]	 {175}	"; 0xaf"									
strlt	r0	 [r5	 #-0]											
rscseq	r2	 r4	 r2	 lsl #28										
adcseq	r0	 r6	 #0	10										
andeq	ip	 r0	 r0	 lsl #17										
strpl	fp	 [r2	 #-3333]	"; 0xfffff2fb"										
streq	r0	 [r0	 #-173]	"; 0xffffff53"										
ldmdals	pc!	 {r0	 r1	 r6	 r7	 r9}^	"; <UNPREDICTABLE>"							
stmdbgt	r5	 {}	"; <UNPREDICTABLE>"											
rsbeq	r8	 pc	 r2	 lsl #16										
sbceq	r0	 pc	 #0	10										
		"; <UNDEFINED> instruction: 0x000059b9"												
stmdaeq	r2	 {r0	 r2	 r8	 sl	 ip	 lr	 pc}						
streq	r0	 [r0	 #-158]	"; 0xffffff62"										
svc	0x006b02e7													
bhi	1423d8 <__undef_stack+0x30418>													
subseq	r1	 r5	 r3	 lsl #6										
orreq	r0	 fp	 #0	10										
strdeq	fp	 [r0]	 -r8											
tstle	r3	 r5	 lsl #4											
streq	r0	 [r0	 #-182]	"; 0xffffff4a"										
		"; <UNDEFINED> instruction: 0xf0a00393"												
stmdbls	r5	 {}	"; <UNPREDICTABLE>"											
tsteq	r1	 r3	 lsl #18											
orrseq	r0	 sl	 #0	10										
muleq	r0	 r5	 r3											
tsthi	r3	 r5	 lsl #8											
streq	r0	 [r0	 #-161]	"; 0xffffff5f"										
stclmi	3	 cr0	 [r9	 #-744]	"; 0xfffffd18"									
stclt	0	 cr0	 [r5]	 {-0}										
addeq	r1	 r0	 r3	 lsl #22										
		"; <UNDEFINED> instruction: 0x03be0500"												
andeq	r7	 r0	 pc	 ror #24										
vmax.f32	d11	 d3	 d5											
streq	r0	 [r0	 #-195]	"; 0xffffff3d"										
sbcsgt	r0	 r0	 #67108867	"; 0x4000003"										
blgt	14242c <__undef_stack+0x3046c>													
rsbeq	sl	 r7	 r3	 lsl #12										
bicseq	r0	 r0	 #0	10										
muleq	r0	 r6	 lr											
cfstr32vs	mvfx13	 [r3]	 {5}											
streq	r0	 [r0	 #-138]	"; 0xffffff76"										
bllt	ff4433a4 <LRemap+0x1443395>													
stcle	0	 cr0	 [r5]	 {-0}										
subseq	r9	 pc	 r3	 lsl #2										
bicseq	r0	 lr	 #0	10										
andeq	r8	 r0	 r5	 asr ip										
strhi	r8	 [r4]	 #-261	"; 0xfffffefb"										
streq	r0	 [r0	 #-113]	"; 0xffffff8f"										
svcge	0x00c90485													
stmdbhi	r5	 {}	"; <UNPREDICTABLE>"											
sbceq	r1	 fp	 r4	 lsl #18										
streq	r0	 [sp]	 #1280	"; 0x500"										
andeq	sp	 r0	 fp	 lsl fp										
stmdaeq	r4	 {r0	 r2	 r8	 ip	 pc}								
streq	r0	 [r0	 #-247]	"; 0xffffff09"										
svcgt	0x00980495													
stmdbls	r5	 {}	"; <UNPREDICTABLE>"											
adceq	r2	 r6	 r4	 lsl #2										
ldreq	r0	 [sp]	 #1280	"; 0x500"										
		"; <UNDEFINED> instruction: 0x0000e5b1"												
strge	r8	 [r5]	 #-3845	"; 0xfffff0fb"										
streq	r0	 [r0	 #-157]	"; 0xffffff63"										
strbthi	r0	 [r7]	 #-1424	"; 0xfffffa70"										
mrsls	r0	 (UNDEF: 5)												
sbcseq	pc	 r1	 r5	 lsl #26										
ldreq	r0	 [r2	 #1280]	"; 0x500"										
strheq	fp	 [r0]	 -pc	"; <UNPREDICTABLE>"										
andhi	r9	 r5	 #1310720	"; 0x140000"										
streq	r0	 [r0	 #-185]	"; 0xffffff47"										
blvs	1883b1c <__undef_stack+0x1771b5c>													
stcls	0	 cr0	 [r5	 #-0]										
adceq	lr	 r8	 r5	 lsl #22										
streq	r0	 [r0	 #1280]!	"; 0x500"										
ldrdeq	r7	 [r0]	 -ip											
andeq	r0	 r0	 r0	 lsl #8										
blcs	f460e0 <__undef_stack+0xe34120>													
andne	r0	 r5	 r0											
andeq	r0	 r0	 r8	 lsr #12										
andeq	r0	 r0	 r0	 lsl #8										
tsthi	r1	 r6	 lsl #28											
streq	r0	 [r0]	 -r6											
blcs	ffa82c8c <LRemap+0x1a82c7d>													
strle	r0	 [r6	 -r0]											
eoreq	r8	 r1	 r2	 lsl #22										
orreq	r0	 sp	 #0	12										
andeq	lr	 r0	 r5	 lsl #29										
strgt	r9	 [r3	 -r5	 lsl #4]										
		"; <UNDEFINED> instruction: 0x0600001a"												
svccs	0x005c0398													
stcls	0	 cr0	 [r5	 #-0]										
eorseq	sl	 pc	 r3	 lsl #4										
andeq	r0	 r4	 r0											
ldrbvc	r0	 [lr	 #-1280]!	"; 0xfffffb00"										
streq	r0	 [r0	 #-111]	"; 0xffffff91"										
stmdbvs	r5	 {r0	 r7	 r8}										
strhi	r0	 [r5]	 #-0											
addseq	r0	 r5	 r1	 lsl #24										
orreq	r0	 r7	 r0	 lsl #10										
andeq	r5	 r0	 r6	 asr #3										
andeq	r0	 r0	 r0	 lsl #8										
ldmeq	r0!	 {r0	 r2	 r8	 r9	 sl	 fp	 ip}^						
andcs	r0	 r5	 r1											
andeq	r8	 r0	 r4	 lsr r5										
bcs	fe4cad54 <LRemap+0x4cad45>													
svccs	0x00050000													
andeq	r9	 r0	 r9	 asr #3										
svcgt	0x001f3005													
mrscc	r0	 (UNDEF: 5)												
andeq	sp	 r0	 r8	 lsr #10										
cmnhi	r0	 r5	 lsl #6											
strcc	r0	 [r5	 #-0]											
andeq	r8	 r0	 lr	 asr r1										
ldrhi	r6	 [r0	 -r5	 lsl #16]!										
blvs	142564 <__undef_stack+0x305a4>													
andeq	r2	 r0	 r6	 lsl #27										
stmdapl	r5!	 {r0	 r2	 r9	 sl	 fp	 sp	 lr}^						
mrsvc	r0	 (UNDEF: 5)												
andeq	pc	 r0	 pc											
ldc2	4	 cr7	 [sp]	 {5}										
streq	r0	 [r0]	 #-0											
andeq	r0	 r5	 #0											
andeq	r5	 r0	 r6	 ror #5										
cmpvs	ip	 r5	 lsl #10											
bleq	14258c <__undef_stack+0x305cc>													
andeq	r8	 r0	 r6	 lsl #10										
andeq	r0	 r0	 r0	 lsl #8										
bpl	fe2105ac <LRemap+0x21059d>													
strmi	r0	 [r5]	 -r0											
andeq	r7	 r0	 ip	 lsr r3										
ldcmi	7	 cr4	 [r0]	 #-20	"; 0xffffffec"									
bmi	1425a8 <__undef_stack+0x305e8>													
andeq	pc	 r0	 lr	 lsl #25										
rsble	r4	 r8	 #5120	"; 0x1400"										
stcmi	0	 cr0	 [r5]	 {-0}										
andeq	r0	 r1	 r6	 lsr #14										
strbtle	r4	 [r8]	 #-3333	"; 0xfffff2fb"										
cdpmi	0	0	 cr0	 cr5	 cr0	 {0}								
andeq	sl	 r0	 r9	 ror #20										
mvnpl	r4	 #5	30											
andpl	r0	 r5	 r0											
andeq	r5	 r0	 r0	 lsl #22										
bl	ffe169e8 <LRemap+0x1e169d9>													
andpl	r0	 r5	 #0											
andeq	r5	 r0	 r5	 ror #15										
tstls	sl	 #335544320	"; 0x14000000"											
strpl	r0	 [r5]	 #-0											
andeq	r9	 r0	 r8	 lsr #16										
sublt	r5	 ip	 r5	 lsl #10										
strpl	r0	 [r5]	 -r0											
andeq	r9	 r0	 r0	 lsr #20										
stclvc	7	 cr5	 [r7	 #-20]!	"; 0xffffffec"									
stmdapl	r5	 {}	"; <UNPREDICTABLE>"											
andeq	fp	 r0	 r0	 lsr #19										
eorlt	r5	 r7	 r5	 lsl #18										
bpl	142608 <__undef_stack+0x30648>													
andeq	r5	 r0	 fp	 lsr #4										
strble	r5	 [fp]	 r5	 lsl #22										
stcpl	0	 cr0	 [r5]	 {-0}										
andeq	r5	 r0	 r1	 lsr r4										
svchi	0x004b5d05													
cdppl	0	0	 cr0	 cr5	 cr0	 {0}								
andeq	r8	 r0	 r0	 ror lr										
svcls	0x00ee5f05													
andvs	r0	 r5	 r0											
andeq	r8	 r0	 r5	 lsl r3										
cmppl	sl	 r5	 lsl #2											
andvs	r0	 r5	 #0											
andeq	r7	 r0	 r1	 lsr #30										
ldcvs	3	 cr6	 [r6	 #-20]!	"; 0xffffffec"									
strvs	r0	 [r5]	 #-0											
andeq	r9	 r0	 lr	 asr #11										
ldrmi	r6	 [r4	 r5	 lsl #10]										
strvs	r0	 [r5]	 -r0											
andeq	r8	 r0	 r2	 lsr #11										
ldmpl	r1!	 {r0	 r2	 r8	 r9	 sl	 sp	 lr}						
stmdavs	r5	 {}	"; <UNPREDICTABLE>"											
andeq	fp	 r0	 r1	 asr #30										
ldrge	r6	 [r3]	 #2309	"; 0x905"										
bvs	142668 <__undef_stack+0x306a8>													
andeq	sl	 r0	 ip	 asr pc										
strbtge	r6	 [r2]	 -r5	 lsl #22										
stcvs	0	 cr0	 [r5]	 {-0}										
strdeq	r0	 [r1]	 -r2											
cmneq	pc	 r5	 lsl #26											
cdpvs	0	0	 cr0	 cr5	 cr1	 {0}								
andeq	pc	 r0	 r2	 lsr #19										
sbcshi	r7	 sp	 #1073741825	"; 0x40000001"										
andvc	r0	 r5	 #0											
andeq	r7	 r0	 r4	 ror #25										
teqeq	r9	 #1280	"; 0x500"											
stcvc	0	 cr0	 [r5	 #-4]										
andeq	r4	 r0	 r7	 lsr #22										
		"; <UNDEFINED> instruction: 0xf01d7e05"												
mrshi	r0	 (UNDEF: 5)												
sbceq	r5	 r1	 r1	 lsl #18										
orreq	r0	 r2	 r0	 lsl #10										
andeq	r9	 r0	 pc	 asr #24										
andpl	r8	 r1	 #335544320	"; 0x14000000"										
streq	r0	 [r0	 #-150]	"; 0xffffff6a"										
stc2l	1	 cr0	 [r9]	 #528	"; 0x210"									
strhi	r0	 [r5	 #-0]											
subseq	sp	 r5	 r1	 lsl #28										
orreq	r0	 r8	 r0	 lsl #10										
andeq	fp	 r0	 lr	 asr #19										
stmdals	r1	 {r0	 r2	 r8	 fp	 pc}								
streq	r0	 [r0	 #-136]	"; 0xffffff78"										
biclt	r0	 sp	 #-2147483614	"; 0x80000022"										
blhi	1426dc <__undef_stack+0x3071c>													
rscseq	r3	 ip	 r1	 lsl #14										
orreq	r0	 pc	 r0	 lsl #10										
andeq	ip	 r0	 r9	 asr #17										
andvc	r9	 r1	 #1342177280	"; 0x50000000"										
streq	r0	 [r0	 #-211]	"; 0xffffff2d"										
strge	r0	 [r5	 #410]	"; 0x19a"										
blls	1426f8 <__undef_stack+0x30738>													
rsceq	r8	 r6	 r1	 lsl #26										
orrseq	r0	 ip	 r0	 lsl #10										
andeq	sl	 r0	 sl	 asr #24										
stmdage	r1	 {r0	 r2	 r8	 sl	 fp	 ip	 pc}						
streq	r0	 [r0	 #-139]	"; 0xffffff75"										
stfmis	f0	 [r8	 #632]!	"; 0x278"										
svcls	0x00050000													
addseq	sp	 r7	 r1	 lsl #26										
lsleq	r0	 r0	 #10											
andeq	ip	 r0	 r4	 asr fp										
strvc	sl	 [r1	 -r5	 lsl #2]										
streq	r0	 [r0	 #-102]	"; 0xffffff9a"										
strtls	r0	 [r5]	 -r2	 lsr #3										
movwge	r0	 #20480	"; 0x5000"											
adceq	sl	 r8	 r1	 lsl #16										
		"; <UNDEFINED> instruction: 0x01a40500"												
andeq	r6	 r0	 r5	 asr #22										
stmdbgt	r1	 {r0	 r2	 r8	 sl	 sp	 pc}							
streq	r0	 [r0	 #-163]	"; 0xffffff5d"										
cdp2	1	10	 cr0	 cr2	 cr6	 {5}								
strge	r0	 [r5	 -r0]											
rsbeq	sp	 lr	 r1	 lsl #28										
		"; <UNDEFINED> instruction: 0x01a80500"												
andeq	ip	 r0	 r1	 lsr r9										
andlt	sl	 r1	 r5	 lsl #18										
streq	r0	 [r0	 #-231]	"; 0xffffff19"										
smlatbeq	r9	 sl	 r1	 r0										
blge	14276c <__undef_stack+0x307ac>													
addseq	r9	 ip	 r1											
		"; <UNDEFINED> instruction: 0x01ac0500"												
andeq	pc	 r0	 lr	 ror r9	"; <UNPREDICTABLE>"									
blcc	6db8c <SLCRL2cRamConfig+0x4d98a>													
streq	r0	 [r0	 #-158]	"; 0xffffff62"										
strhi	r0	 [r1	 #430]	"; 0x1ae"										
svcge	0x00050000													
rscseq	r8	 lr	 r1	 lsl #2										
lslseq	r0	 r0	 #10											
andeq	sl	 r0	 sl	 asr #27										
bls	6eba8 <SLCRL2cRamConfig+0x4e9a6>													
streq	r0	 [r0	 #-76]	"; 0xffffffb4"										
stmibhi	r2	 {r1	 r4	 r5	 r7	 r8}^								
movwlt	r0	 #20480	"; 0x5000"											
adcseq	r1	 r6	 r1	 lsl #2										
		"; <UNDEFINED> instruction: 0x01b40500"												
andeq	fp	 r0	 r3	 lsr #5										
cfsh32pl	mvfx11	 mvfx1	 #5											
streq	r0	 [r0	 #-136]	"; 0xffffff78"										
stfvse	f0	 [r3]	 #-728	"; 0xfffffd28"										
strlt	r0	 [r5	 -r0]											
sbcseq	lr	 r7	 r1	 lsl #30										
		"; <UNDEFINED> instruction: 0x01b80500"												
andeq	lr	 r0	 lr	 lsl #1										
cdpvs	9,00E+00	0	 cr11	 cr1	 cr5	 {0}								
streq	r0	 [r0	 #-147]	"; 0xffffff6d"										
		"; <UNDEFINED> instruction: 0x56a101ba"												
bllt	1427d8 <__undef_stack+0x30818>													
rsbeq	ip	 r3	 r1	 lsl #12										
		"; <UNDEFINED> instruction: 0x01bc0500"												
ldrdeq	r9	 [r0]	 -lr											
bne	71bfc <SLCRL2cRamConfig+0x519fa>													
streq	r0	 [r0	 #-109]	"; 0xffffff93"										
teqlt	r8	 #-2147483601	"; 0x8000002f"											
svclt	0x00050000													
sbceq	sl	 r0	 r1	 lsl #10										
biceq	r0	 r0	 r0	 lsl #10										
andeq	r8	 r0	 r9	 ror r4										
bvc	72c18 <SLCRL2cRamConfig+0x52a16>													
streq	r0	 [r0	 #-97]	"; 0xffffff9f"										
ldmdbgt	r4	 {r1	 r6	 r7	 r8}									
movwgt	r0	 #20480	"; 0x5000"											
sbcseq	r3	 pc	 r1	 lsl #26										
biceq	r0	 r4	 r0	 lsl #10										
ldrdeq	r7	 [r0]	 -fp											
tstcc	r1	 r5	 lsl #10											
streq	r0	 [r0	 #-177]	"; 0xffffff4f"										
vrhadd.s<illegal width 64>	q8	 <illegal reg q8.5>	 q3											
strgt	r0	 [r5	 -r0]											
adcseq	r3	 r8	 r1	 lsl #14										
biceq	r0	 sl	 r0	 lsl #10										
muleq	r0	 sp	 r4											
svceq	0x0001cb05													
streq	r0	 [r0	 #-217]	"; 0xffffff27"										
ldmibls	sl	 {r2	 r3	 r6	 r7	 r8}^								
stcgt	0	 cr0	 [r5	 #-0]										
rsbseq	r1	 sp	 r1	 lsl #24										
biceq	r0	 lr	 r0	 lsl #10										
andeq	pc	 r0	 fp	 lsr lr	"; <UNPREDICTABLE>"									
cdple	15	0	 cr12	 cr1	 cr5	 {0}								
streq	r0	 [r0	 #-73]	"; 0xffffffb7"										
ldrsbge	r0	 [r9]	 #-16											
mrsle	r0	 (UNDEF: 5)												
sbcseq	r1	 r0	 r1	 lsl #8										
bicseq	r0	 r2	 r0	 lsl #10										
strdeq	sp	 [r0]	 -r4											
svcvc	0x0001d305													
streq	r0	 [r0	 #-118]	"; 0xffffff8a"										
mcrvs	1	4	 r0	 cr8	 cr4	 {6}								
strle	r0	 [r5	 #-0]											
subseq	r9	 r5	 r1	 lsl #24										
bicseq	r0	 r6	 r0	 lsl #10										
andeq	ip	 r0	 r4	 asr r0										
stcvs	7	 cr13	 [r1	 #-20]	"; 0xffffffec"									
streq	r0	 [r0	 #-181]	"; 0xffffff4b"										
bmi	ff1c2ff8 <LRemap+0x11c2fe9>													
stmdble	r5	 {}	"; <UNPREDICTABLE>"											
adceq	r0	 r2	 r1	 lsl #30										
bicseq	r0	 sl	 r0	 lsl #10										
andeq	r4	 r0	 lr	 lsl #30										
vmlane.f64	d13	 d1	 d5											
streq	r0	 [r0	 #-120]	"; 0xffffff88"										
cmngt	r8	 #220	2	"; 0x37"										
stcle	0	 cr0	 [r5	 #-0]										
subseq	r7	 r0	 r1	 lsl #22										
bicseq	r0	 lr	 r0	 lsl #10										
andeq	ip	 r0	 r6	 ror #25										
andmi	sp	 r1	 #5	30										
streq	r0	 [r0	 #-212]	"; 0xffffff2c"										
stmia	sp!	 {r5	 r6	 r7	 r8}^									
mrs	r0	 (UNDEF: 5)												
rsceq	ip	 r6	 r1	 lsl #12										
mvneq	r0	 r0	 lsl #10											
strdeq	r9	 [r0]	 -r4											
movwlt	lr	 #4869	"; 0x1305"											
streq	r0	 [r0	 #-262]	"; 0xfffffefa"										
strbhi	r0	 [r3	 #-484]!	"; 0xfffffe1c"										
str	r0	 [r5	 #-0]											
rscseq	sp	 ip	 r1	 lsl #10										
mvneq	r0	 r0	 lsl #10											
ldrdeq	sp	 [r0]	 -r1											
streq	lr	 [r1]	 #-1797	"; 0xfffff8fb"										
streq	r0	 [r0	 #-183]	"; 0xffffff49"										
stmiami	fp!	 {r3	 r5	 r6	 r7	 r8}								
stmdb	r5	 {}	"; <UNPREDICTABLE>"											
adceq	r9	 r0	 r1	 lsl #10										
mvneq	r0	 r0	 lsl #10											
andeq	r8	 r0	 r4	 lsl #17										
stmdbls	r1	 {r0	 r2	 r8	 r9	 fp	 sp	 lr	 pc}					
streq	r0	 [r0	 #-221]	"; 0xffffff23"										
mvnsvc	r0	 ip	 ror #3											
stc	0,00E+00	 cr0	 [r5	 #-0]										
subseq	lr	 r9	 r1	 lsl #4										
mvneq	r0	 r0	 lsl #10											
strdeq	fp	 [r0]	 -r5											
strls	lr	 [r1	 -r5	 lsl #30]										
streq	r0	 [r0	 #-206]	"; 0xffffff32"										
		"; <UNDEFINED> instruction: 0xf7d101f0"												
		"; <UNDEFINED> instruction: 0xf1050000"												
addeq	fp	 ip	 r1	 lsl #30										
mvnseq	r0	 r0	 lsl #10											
ldrdeq	r7	 [r0]	 -r1											
stmdbcs	r1	 {r0	 r2	 r8	 r9	 ip	 sp	 lr	 pc}					
streq	r0	 [r0	 #-210]	"; 0xffffff2e"										
ldmpl	r8!	 {r2	 r4	 r5	 r6	 r7	 r8}^							
		"; <UNDEFINED> instruction: 0xf5050000"												
subeq	r3	 lr	 r1	 lsl #2										
mvnseq	r0	 r0	 lsl #10											
		"; <UNDEFINED> instruction: 0x00006fb5"												
str	pc	 [r1]	 #-1797	"; 0xfffff8fb"										
streq	r0	 [r0	 #-220]	"; 0xffffff24"										
ldflts	f0	 [r2]	 #992	"; 0x3e0"										
		"; <UNDEFINED> instruction: 0xf9050000"												
addeq	r3	 sp	 r1	 lsl #22										
mvnseq	r0	 r0	 lsl #10											
andeq	sl	 r0	 r7	 lsl #10										
vqrdmulh.s<illegal width 8>	d15	 d1	 d5											
streq	r0	 [r0	 #-226]	"; 0xffffff1e"										
blls	ac3184 <__undef_stack+0x9b11c4>													
stc2	0	 cr0	 [r5	 #-0]										
sbcseq	r4	 lr	 r1	 lsl #22										
mvnseq	r0	 r0	 lsl #10											
andeq	r4	 r0	 lr	 lsr #20										
tsthi	r1	 r5	 lsl #30											
streq	r0	 [r0	 #-243]	"; 0xffffff0d"										
ldrls	r0	 [r8	 -r0	 lsl #5]!										
mrshi	r0	 (UNDEF: 5)												
rsceq	r1	 ip	 r2	 lsl #22										
addeq	r0	 r2	 #0	10										
andeq	sp	 r0	 sp	 lsr #8										
cdpcc	3	0	 cr8	 cr2	 cr5	 {0}								
streq	r0	 [r0	 #-105]	"; 0xffffff97"										
bicgt	r0	 r2	 r4	 lsl #5										
strhi	r0	 [r5	 #-0]											
sbcseq	r3	 r0	 r2	 lsl #26										
addeq	r0	 r8	 #0	10										
muleq	r0	 r2	 r2											
vst2.8	{d8	d10}	 [r2]	 r5										
streq	r0	 [r0	 #-81]	"; 0xffffffaf"										
rsbsvc	r0	 r7	 sl	 lsl #5										
blhi	1429ec <__undef_stack+0x30a2c>													
adcseq	r5	 r6	 r2	 lsl #12										
addeq	r0	 ip	 #0	10										
andeq	sp	 r0	 sp	 lsr #27										
andlt	r9	 r2	 #1073741825	"; 0x40000001"										
streq	r0	 [r0	 #-224]	"; 0xffffff20"										
		"; <UNDEFINED> instruction: 0x473c0292"												
movwls	r0	 #20480	"; 0x5000"											
rsbeq	r2	 fp	 r2	 lsl #2										
addseq	r0	 r4	 #0	10										
andeq	pc	 r0	 r2	 lsl #20										
stmdavc	r2	 {r0	 r2	 r8	 sl	 ip	 pc}							
streq	r0	 [r0	 #-85]	"; 0xffffffab"										
		"; <UNDEFINED> instruction: 0x51840296"												
strls	r0	 [r5	 -r0]											
sbcseq	r7	 sp	 r2	 lsl #10										
addseq	r0	 r8	 #0	10										
andeq	sl	 r0	 r6	 lsr #27										
stceq	9	 cr9	 [r2]	 {5}										
streq	r0	 [r0	 #-142]	"; 0xffffff72"										
blpl	fe6c34a4 <LRemap+0x6c3495>													
blls	142a40 <__undef_stack+0x30a80>													
rsbeq	sp	 r4	 r2	 lsl #22										
addseq	r0	 ip	 #0	10										
andeq	sp	 r0	 lr	 asr #11										
movwle	r9	 #11525	"; 0x2d05"											
streq	r0	 [r0	 #-221]	"; 0xffffff23"										
strge	r0	 [r8	 #670]!	"; 0x29e"										
svcls	0x00050000													
addseq	lr	 r0	 r2	 lsl #8										
adceq	r0	 r0	 #0	10										
andeq	r6	 r0	 r9	 lsr r2										
stmdavc	r2	 {r0	 r2	 r8	 sp	 pc}								
streq	r0	 [r0	 #-205]	"; 0xffffff33"										
cdplt	2	3	 cr0	 cr14	 cr2	 {5}								
movwge	r0	 #20480	"; 0x5000"											
rscseq	r3	 sp	 r2	 lsl #30										
adceq	r0	 r4	 #0	10										
andeq	r8	 r0	 lr	 asr r7										
stcge	6	 cr10	 [r2]	 {5}										
streq	r0	 [r0	 #-220]	"; 0xffffff24"										
svcle	0x00ae02a9													
bge	142a94 <__undef_stack+0x30ad4>													
subseq	r2	 r7	 r2	 lsl #12										
adceq	r0	 fp	 #0	10										
andeq	r5	 r0	 fp	 asr #18										
andgt	sl	 r2	 #1280	"; 0x500"										
streq	r0	 [r0	 #-234]	"; 0xffffff16"										
blmi	1ac3560 <__undef_stack+0x19b15a0>													
cdpge	0	0	 cr0	 cr5	 cr0	 {0}								
sbcseq	r1	 sp	 r2	 lsl #18										
adceq	r0	 pc	 #0	10										
andeq	sl	 r0	 r6	 lsl #30										
streq	fp	 [r2]	 -r5											
streq	r0	 [r0	 #-209]	"; 0xffffff2f"										
		"; <UNDEFINED> instruction: 0x96e002b1"												
andlt	r0	 r5	 #0											
rsceq	sl	 r4	 r2	 lsl #30										
adcseq	r0	 r4	 #0	10										
andeq	r8	 r0	 r0	 ror #31										
andvc	fp	 r2	 #1310720	"; 0x140000"										
streq	r0	 [r0	 #-211]	"; 0xffffff2d"										
mcrgt	2	7	 r0	 cr8	 cr14	 {5}								
svclt	0x00050000													
rscseq	fp	 r4	 r2	 lsl #24										
andeq	r0	 r4	 r0											
tst	r2	 r0	 lsl #10											
streq	r0	 [r0	 #-244]	"; 0xffffff0c"										
addseq	pc	 r5	 r3	 lsl r3	"; <UNPREDICTABLE>"									
ldrvc	r0	 [r8	 #-1280]	"; 0xfffffb00"										
streq	r0	 [r0	 #-107]	"; 0xffffff95"										
subseq	sl	 sp	 fp	 lsl sp										
ldrgt	r0	 [ip]	 -r0	 lsl #10										
streq	r0	 [r0	 #-181]	"; 0xffffff4b"										
adceq	r2	 sl	 sp	 lsl r1										
strt	r0	 [r3]	 #-1280	"; 0xfffffb00"										
streq	r0	 [r0	 #-228]	"; 0xffffff1c"										
rsbseq	fp	 r6	 r4	 lsr #20										
strhi	r0	 [r5	 -r0	 lsl #10]!										
streq	r0	 [r0	 #-168]	"; 0xffffff58"										
rscseq	r0	 ip	 fp	 lsr #2										
cfsh64pl	mvdx0	 mvdx14	 #0											
streq	r0	 [r0	 #-87]	"; 0xffffffa9"										
rsbeq	r9	 sp	 pc	 lsr #4										
cfldr32	mvfx0	 [r0	 #-0]											
streq	r0	 [r0	 #-181]	"; 0xffffff4b"										
sbceq	r3	 fp	 r4	 lsr r9										
teqle	r5	 r0	 lsl #10											
streq	r0	 [r0	 #-217]	"; 0xffffff27"										
rsbeq	r6	 r2	 r6	 lsr r4										
ldmdane	ip!	 {r8	 sl}											
streq	r0	 [r0	 #-90]	"; 0xffffffa6"										
sbcseq	pc	 ip	 sp	 lsr r7	"; <UNPREDICTABLE>"									
eors	r0	 lr	 #0	10										
streq	r0	 [r0	 #-101]	"; 0xffffff9b"										
rsbeq	lr	 r7	 r1	 asr #24										
stmdbeq	r2	 {r8	 sl}^											
streq	r0	 [r0	 #-204]	"; 0xffffff34"										
addseq	sl	 r4	 r3	 asr #24										
cdpne	5	4	 cr0	 cr9	 cr0	 {0}								
streq	r0	 [r0	 #-141]	"; 0xffffff73"										
rscseq	r3	 r2	 ip	 asr #28										
cdpcs	5	4	 cr0	 cr13	 cr0	 {0}								
streq	r0	 [r0	 #-180]	"; 0xffffff4c"										
rsbseq	r6	 r9	 lr	 asr #24										
cmpeq	pc	 r0	 lsl #10											
streq	r0	 [r0	 #-76]	"; 0xffffffb4"										
subseq	r8	 ip	 r0	 asr ip										
bl	1443f9c <__undef_stack+0x1331fdc>													
streq	r0	 [r0	 #-111]	"; 0xffffff91"										
subseq	fp	 r7	 r2	 asr r8										
ldmdalt	r3	 {r8	 sl}^											
streq	r0	 [r0	 #-126]	"; 0xffffff82"										
sbcseq	r3	 r2	 r4	 asr ip										
cfldr64	mvdx0	 [r5	 #-0]											
streq	r0	 [r0	 #-108]	"; 0xffffff94"										
adceq	lr	 r7	 fp	 asr r3										
svclt	0x005c0500													
streq	r0	 [r0	 #-254]	"; 0xffffff02"										
rscseq	fp	 r2	 sp	 asr ip										
ldrbcs	r0	 [lr	 #-1280]	"; 0xfffffb00"										
streq	r0	 [r0	 #-156]	"; 0xffffff64"										
rsceq	r8	 sp	 pc	 asr r1										
cmnls	r0	 r0	 lsl #10											
streq	r0	 [r0	 #-100]	"; 0xffffff9c"										
rsceq	r4	 r9	 r1	 ror #2										
stmdalt	r2!	 {r8	 sl}^											
streq	r0	 [r0	 #-150]	"; 0xffffff6a"										
addeq	r2	 r1	 r3	 ror #8										
rsble	r0	 r4	 r0	 lsl #10										
streq	r0	 [r0	 #-233]	"; 0xffffff17"										
rscseq	r9	 sp	 fp	 ror #28										
cmngt	ip	 r0	 lsl #10											
streq	r0	 [r0	 #-90]	"; 0xffffffa6"										
sbceq	sp	 r8	 r0	 ror r7										
ldrbtlt	r0	 [r1]	 #-1280	"; 0xfffffb00"										
streq	r0	 [r0	 #-75]	"; 0xffffffb5"										
sbceq	r6	 pc	 r5	 ror pc	"; <UNPREDICTABLE>"									
cdpmi	5,00E+00	7	 cr0	 cr6	 cr0	 {0}								
streq	r0	 [r0	 #-201]	"; 0xffffff37"										
subseq	r7	 fp	 sl	 ror r2										
blne	1ec4020 <__undef_stack+0x1db2060>													
streq	r0	 [r0	 #-230]	"; 0xffffff1a"										
sbcseq	ip	 r2	 pc	 ror ip										
orreq	r0	 r0	 r0	 lsl #10										
andeq	fp	 r0	 r6	 lsl #23										
stmdavc	r1	 {r0	 r2	 sl	 pc}									
streq	r0	 [r0	 #-86]	"; 0xffffffaa"										
svclt	0x00b10185													
stmdbhi	r5	 {}	"; <UNPREDICTABLE>"											
rsbseq	lr	 r4	 r1	 lsl #28										
orreq	r0	 sl	 r0	 lsl #10										
strdeq	fp	 [r0]	 -r7											
strge	r8	 [r1	 -r5	 lsl #28]										
streq	r0	 [r0	 #-80]	"; 0xffffffb0"										
stfe	f0	 [lr	 #572]!	"; 0x23c"										
movwls	r0	 #20480	"; 0x5000"											
rsbeq	r2	 r5	 r1											
orrseq	r0	 r4	 r0	 lsl #10										
andeq	lr	 r0	 r0	 lsr #4										
tst	r1	 r5	 lsl #16											
streq	r0	 [r0	 #-243]	"; 0xffffff0d"										
stmda	r6!	 {r0	 r3	 r4	 r7	 r8}^								
stcls	0	 cr0	 [r5	 #-0]										
tsteq	r2	 r1	 lsl #10											
orrseq	r0	 lr	 r0	 lsl #10										
		"; <UNDEFINED> instruction: 0x0000f5bf"												
vhsub.s8	d10	 d1	 d5											
streq	r0	 [r0	 #-225]	"; 0xffffff1f"										
mvnvs	r0	 r3	 lsr #3											
strge	r0	 [r5	 -r0]											
rsbseq	sp	 r7	 r1	 lsl #10										
		"; <UNDEFINED> instruction: 0x01a80500"												
andeq	ip	 r0	 r8	 ror #4										
str	sl	 [r1]	 #-3077	"; 0xfffff3fb"										
streq	r0	 [r0	 #-107]	"; 0xffffff95"										
stmdbvs	fp!	 {r0	 r2	 r3	 r5	 r7	 r8}^							
mrslt	r0	 (UNDEF: 5)												
addseq	pc	 sl	 r1	 lsl #8										
		"; <UNDEFINED> instruction: 0x01b20500"												
andeq	lr	 r0	 sl	 asr #5										
andgt	fp	 r1	 r5	 lsl #6										
streq	r0	 [r0	 #-128]	"; 0xffffff80"										
		"; <UNDEFINED> instruction: 0x77a701b4"												
stmdalt	r5	 {}	"; <UNPREDICTABLE>"											
adceq	pc	 r8	 r1	 lsl #28										
		"; <UNDEFINED> instruction: 0x01b90500"												
andeq	r5	 r0	 sl	 lsr #29										
blx	720f0 <SLCRL2cRamConfig+0x51eee>													
streq	r0	 [r0	 #-91]	"; 0xffffffa5"										
blpl	f033dc <__undef_stack+0xdf141c>													
andgt	r0	 r5	 #0											
subseq	lr	 r4	 r1	 lsl #20										
biceq	r0	 r3	 r0	 lsl #10										
muleq	r1	 r8	 r9											
strlt	ip	 [r1]	 #-1797	"; 0xfffff8fb"										
streq	r0	 [r0	 #-136]	"; 0xffffff78"										
movtlt	r0	 #25032	"; 0x61c8"											
stcgt	0	 cr0	 [r5]	 {-0}										
addseq	fp	 pc	 r1	 lsl #8										
biceq	r0	 sp	 r0	 lsl #10										
andeq	lr	 r0	 r8	 asr r7										
strvc	sp	 [r1	 #-773]	"; 0xfffffcfb"										
streq	r0	 [r0	 #-193]	"; 0xffffff3f"										
mcrge	1	4	 r0	 cr10	 cr6	 {6}								
strle	r0	 [r5	 -r0]											
adcseq	sl	 r5	 r1	 lsl #4										
bicseq	r0	 r8	 r0	 lsl #10										
andeq	sp	 r0	 sl	 ror #12										
blhi	79144 <SLCRL2cRamConfig+0x58f42>													
streq	r0	 [r0	 #-228]	"; 0xffffff1c"										
usatvc	r0	 #31	 sl	 asr #3										
and	r0	 r5	 r0											
rscseq	r1	 lr	 r1	 lsl #22										
mvneq	r0	 r0	 lsl #10											
andeq	sl	 r0	 r3	 lsr #19										
vhsub.u8	d14	 d1	 d5											
streq	r0	 [r0	 #-245]	"; 0xffffff0b"										
strvc	r0	 [r5]	 -r3	 ror #3										
str	r0	 [r5]	 #-0											
rscseq	r2	 r7	 r1	 lsl #10										
mvneq	r0	 r0	 lsl #10											
strdeq	sp	 [r0]	 -r2											
stcls	13	 cr14	 [r1	 #-20]	"; 0xffffffec"									
streq	r0	 [r0	 #-172]	"; 0xffffff54"										
ldmmi	pc!	 {r1	 r2	 r3	 r5	 r6	 r7	 r8}	"; <UNPREDICTABLE>"					
svc	0x00050000													
rscseq	lr	 lr	 r1	 lsl #4										
mvnseq	r0	 r0	 lsl #10											
andeq	r5	 r0	 r3	 asr r4										
strpl	pc	 [r1]	 #-1541	"; 0xfffff9fb"										
streq	r0	 [r0	 #-183]	"; 0xffffff49"										
stmiale	pc	 {r0	 r1	 r2	 r4	 r5	 r6	 r7	 r8}^	"; <UNPREDICTABLE>"				
stc2	0	 cr0	 [r5	 #-0]										
sbceq	fp	 r3	 r1	 lsl #22										
addeq	r0	 r0	 #0	10										
andeq	r9	 r0	 r6	 ror #14										
strls	r8	 [r2	 -r5	 lsl #2]										
streq	r0	 [r0	 #-195]	"; 0xffffff3d"										
ldmibmi	r1!	 {r1	 r7	 r9}^										
movwhi	r0	 #20480	"; 0x5000"											
sbcseq	r3	 r6	 r2	 lsl #30										
addeq	r0	 r4	 #0	10										
andeq	r7	 r0	 r0	 asr #11										
movwvs	r8	 #10757	"; 0x2a05"											
streq	r0	 [r0	 #-241]	"; 0xffffff0f"										
cdple	2	12	 cr0	 cr12	 cr11	 {4}								
stchi	0	 cr0	 [r5]	 {-0}										
rscseq	r7	 r0	 r2	 lsl #26										
addeq	r0	 sp	 #0	10										
andeq	ip	 r0	 r3	 asr #10										
andls	r8	 r2	 #5	28	"; 0x50"									
streq	r0	 [r0	 #-135]	"; 0xffffff79"										
mcr	2	4	 r0	 cr10	 cr6	 {4}								
svcls	0x00050000													
rsceq	r3	 pc	 r2	 lsl #10										
adceq	r0	 r2	 #0	10										
andeq	r6	 r0	 r3	 ror r4										
strle	sl	 [r2	 -r5	 lsl #6]										
streq	r0	 [r0	 #-193]	"; 0xffffff3f"										
svc	0x00e902a4													
strge	r0	 [r5	 #-0]											
sbceq	sp	 fp	 r2	 lsl #28										
adceq	r0	 fp	 #0	10										
strdeq	lr	 [r0]	 -r8											
andhi	sl	 r2	 r5	 lsl #24										
streq	r0	 [r0	 #-103]	"; 0xffffff99"										
ldrls	r0	 [ip	 sp	 lsr #5]										
cdpge	0	0	 cr0	 cr5	 cr0	 {0}								
subeq	lr	 pc	 r2	 lsl #6										
adcseq	r0	 r4	 #0	10										
ldrdeq	ip	 [r0]	 -r3											
strpl	fp	 [r2]	 -r5	 lsl #14										
streq	r0	 [r0	 #-180]	"; 0xffffff4c"										
blge	febc3914 <LRemap+0xbc3905>													
stmdblt	r5	 {}	"; <UNPREDICTABLE>"											
rsbseq	ip	 sl	 r2											
adcseq	r0	 pc	 #0	10										
andeq	r8	 r0	 lr	 asr #18										
		"; <UNDEFINED> instruction: 0xf602c005"												
streq	r0	 [r0	 #-253]	"; 0xffffff03"										
sfm	f0	4	 [sl]	 {193}	"; 0xc1"									
strgt	r0	 [r5	 -r0]											
tsteq	r4	 r2	 lsl #10											
sbceq	r0	 sl	 #0	10										
ldrdeq	lr	 [r0]	 -r5											
strne	ip	 [r2	 -r5	 lsl #22]										
streq	r0	 [r0	 #-145]	"; 0xffffff6f"										
ldc2l	2	 cr0	 [r8	 #-816]!	"; 0xfffffcd0"									
andle	r0	 r5	 #0											
sbcseq	r7	 ip	 r2	 lsl #16										
sbcseq	r0	 r3	 #0	10										
andeq	fp	 r0	 r2	 lsr #10										
bmi	b7e94 <SLCRL2cRamConfig+0x97c92>													
streq	r0	 [r0	 #-138]	"; 0xffffff76"										
ldc2l	2	 cr0	 [r3]	 #-872	"; 0xfffffc98"									
stcle	0	 cr0	 [r5	 #-0]										
adceq	r2	 r2	 r2	 lsl #4										
sbcseq	r0	 lr	 #0	10										
strdeq	r5	 [r0]	 -r6											
strmi	sp	 [r2	 -r5	 lsl #30]										
streq	r0	 [r0	 #-79]	"; 0xffffffb1"										
stmiale	r7!	 {r5	 r6	 r7	 r9}									
str	r0	 [r5]	 -r0											
tsteq	r5	 r2	 lsl #30											
rsceq	r0	 r7	 #0	10										
andeq	r8	 r0	 sp	 lsr #15										
andvs	lr	 r2	 #327680	"; 0x50000"										
streq	r0	 [r0	 #-206]	"; 0xffffff32"										
ldmibls	r9!	 {r0	 r3	 r5	 r6	 r7	 r9}^							
svc	0x00050000													
addseq	r4	 r2	 r2	 lsl #4										
rscseq	r0	 r2	 #0	10										
strdeq	r0	 [r1]	 -r8											
cdpcs	3	0	 cr15	 cr2	 cr5	 {0}								
streq	r0	 [r0	 #-182]	"; 0xffffff4a"										
		"; <UNDEFINED> instruction: 0x809802f4"												
		"; <UNDEFINED> instruction: 0xf5050000"												
rscseq	r2	 sl	 r2	 lsl #12										
rscseq	r0	 r6	 #0	10										
andeq	r0	 r1	 sl	 ror #6										
blvs	c0b04 <SLCRL2cRamConfig+0xa0902>													
streq	r0	 [r0	 #-191]	"; 0xffffff41"										
bicpl	r0	 ip	 #248	4	"; 0x8000000f"									
		"; <UNDEFINED> instruction: 0xf9050000"												
adcseq	fp	 r7	 r2	 lsl #12										
rscseq	r0	 sl	 #0	10										
andeq	sp	 r0	 r7	 lsr r3										
tstle	r2	 r5	 lsl #22											
streq	r0	 [r0	 #-165]	"; 0xffffff5b"										
		"; <UNDEFINED> instruction: 0xff0602fc"												
stc2	0	 cr0	 [r5	 #-0]										
subseq	sp	 fp	 r2	 lsl #12										
rscseq	r0	 lr	 #0	10										
andeq	r5	 r0	 pc	 lsl #26										
svclt	0x00038105													
streq	r0	 [r0	 #-91]	"; 0xffffffa5"										
b	fe8c3d38 <LRemap+0x8c3d29>													
movwhi	r0	 #20480	"; 0x5000"											
subseq	r5	 r0	 r3	 lsl #24										
orreq	r0	 r4	 #0	10										
ldrdeq	sl	 [r0]	 -r8											
bleq	e4358 <SLCRL2cRamConfig+0xc4156>													
streq	r0	 [r0	 #-237]	"; 0xffffff13"										
andsvc	r0	 r9	 r6	 lsl #7										
strhi	r0	 [r5	 -r0]											
subseq	sp	 pc	 r3	 lsl #26										
orreq	r0	 r8	 #0	10										
ldrdeq	fp	 [r0]	 -r4											
andne	r8	 r3	 r5	 lsl #18										
streq	r0	 [r0	 #-224]	"; 0xffffff20"										
bhi	fffc3d90 <LRemap+0x1fc3d81>													
blhi	142f6c <__undef_stack+0x30fac>													
rsceq	sp	 r6	 r3	 lsl #28										
orreq	r0	 ip	 #0	10										
andeq	r0	 r1	 r0	 ror #18										
andhi	r8	 r3	 r5	 lsl #26										
streq	r0	 [r0	 #-89]	"; 0xffffffa7"										
blpl	8c3dbc <__undef_stack+0x7b1dfc>													
strls	r0	 [r5	 #-0]											
adcseq	sp	 lr	 r3	 lsl #20										
orrseq	r0	 r8	 #0	10										
andeq	ip	 r0	 r1	 asr #23										
blt	e93ac <SLCRL2cRamConfig+0xc91aa>													
streq	r0	 [r0	 #-263]	"; 0xfffffef9"										
andlt	r0	 r9	 #1744830466	"; 0x68000002"										
blls	142fa4 <__undef_stack+0x30fe4>													
addeq	sp	 r4	 r3	 lsl #26										
		"; <UNDEFINED> instruction: 0x03a10500"												
andeq	ip	 r0	 sl	 lsr r0										
svchi	0x0003a205													
streq	r0	 [r0	 #-215]	"; 0xffffff29"										
svchi	0x007603a3													
strge	r0	 [r5]	 #-0											
rsceq	r1	 lr	 r3	 lsl #30										
		"; <UNDEFINED> instruction: 0x03a90500"												
andeq	fp	 r0	 sp	 ror sl										
cdpcs	12	0	 cr10	 cr3	 cr5	 {0}								
streq	r0	 [r0	 #-153]	"; 0xffffff67"										
stcpl	3	 cr0	 [sl	 #692]	"; 0x2b4"									
cdpge	0	0	 cr0	 cr5	 cr0	 {0}								
rsceq	r7	 sl	 r3	 lsl #20										
		"; <UNDEFINED> instruction: 0x03af0500"												
andeq	sp	 r0	 lr	 lsl #19										
cdpgt	0	0	 cr11	 cr3	 cr5	 {0}								
streq	r0	 [r0	 #-135]	"; 0xffffff79"										
blge	943eb8 <__undef_stack+0x831ef8>													
andlt	r0	 r5	 #0											
adceq	r6	 r0	 r3	 lsl #24										
		"; <UNDEFINED> instruction: 0x03b30500"												
andeq	r4	 r0	 lr	 ror #21										
cfstrs	mvf11	 [r3]	 {5}											
streq	r0	 [r0	 #-155]	"; 0xffffff65"										
strhle	r0	 [sp	 #53]	"; 0x35"										
strlt	r0	 [r5]	 -r0											
adcseq	sp	 r4	 r3	 lsl #12										
		"; <UNDEFINED> instruction: 0x03b70500"												
		"; <UNDEFINED> instruction: 0x0000d3bb"												
blls	f2438 <SLCRL2cRamConfig+0xd2236>													
streq	r0	 [r0	 #-83]	"; 0xffffffad"										
ldrh	r0	 [r4	 #-62]!	"; 0xffffffc2"										
svclt	0x00050000													
rscseq	r6	 r5	 r3											
biceq	r0	 r0	 #0	10										
andeq	sl	 r0	 fp	 ror #28										
bne	f3854 <SLCRL2cRamConfig+0xd3652>													
streq	r0	 [r0	 #-222]	"; 0xffffff22"										
stclls	3	 cr0	 [lr]	 #-780	"; 0xfffffcf4"									
strgt	r0	 [r5]	 #-0											
sbcseq	r6	 lr	 r3	 lsl #22										
biceq	r0	 r5	 #0	10										
andeq	sp	 r0	 pc	 ror #29										
strge	ip	 [r3	 -r5	 lsl #14]										
streq	r0	 [r0	 #-256]	"; 0xffffff00"										
stmdapl	r3!	 {r3	 r6	 r7	 r8	 r9}								
stmdbgt	r5	 {}	"; <UNPREDICTABLE>"											
adcseq	r0	 r8	 r3	 lsl #30										
biceq	r0	 sl	 #0	10										
andeq	sl	 r0	 r2	 asr #14										
stmdavc	r3	 {r0	 r2	 ip	 lr	 pc}								
streq	r0	 [r0	 #-208]	"; 0xffffff30"										
stc	3	 cr0	 [r3	 #-844]!	"; 0xfffffcb4"									
strle	r0	 [r5]	 #-0											
rsceq	pc	 r5	 r3	 lsl #14										
bicseq	r0	 r5	 #0	10										
strdeq	fp	 [r0]	 -r3											
strvc	sp	 [r3]	 -r5	 lsl #12										
streq	r0	 [r0	 #-180]	"; 0xffffff4c"										
bvs	ff843ff8 <LRemap+0x1843fe9>													
stcle	0	 cr0	 [r5	 #-0]										
rsbseq	ip	 r2	 r3	 lsl #30										
bicseq	r0	 lr	 #0	10										
andeq	sl	 r0	 r8	 asr #22										
strhi	sp	 [r3	 -r5	 lsl #30]										
streq	r0	 [r0	 #-137]	"; 0xffffff77"										
ldclt	3	 cr0	 [fp	 #-896]!	"; 0xfffffc80"									
mrs	r0	 (UNDEF: 5)												
rsceq	r5	 r5	 r3	 lsl #20										
mvneq	r0	 #0	10											
andeq	r7	 r0	 lr	 lsr #17										
bge	fd8e0 <SLCRL2cRamConfig+0xdd6de>													
streq	r0	 [r0	 #-212]	"; 0xffffff2c"										
ldrhi	r0	 [fp	 -fp	 ror #7]!										
stc	0	 cr0	 [r5]	 {-0}										
subeq	ip	 pc	 r3											
mvnseq	r0	 #0	10											
ldrdeq	r5	 [r0]	 -lr											
		"; <UNDEFINED> instruction: 0xf703f305"												
streq	r0	 [r0	 #-202]	"; 0xffffff36"										
ldrshpl	r0	 [r8]	 #52	"; 0x34"										
blx	1430f4 <__undef_stack+0x31134>													
sbcseq	r5	 r3	 r3	 lsl #12										
mvnseq	r0	 #0	10											
andeq	sp	 r0	 sp	 lsl #4										
strvs	pc	 [r3]	 #-3589	"; 0xfffff1fb"										
streq	r0	 [r0	 #-110]	"; 0xffffff92"										
ldcpl	3	 cr0	 [sl]	 #1020	"; 0x3fc"									
strhi	r0	 [r5	 #-0]											
tsteq	r2	 r4	 lsl #14											
streq	r0	 [r6]	 #1280	"; 0x500"										
andeq	sp	 r0	 fp	 ror #16										
cdpls	7	0	 cr8	 cr4	 cr5	 {0}								
andeq	r0	 r0	 r9	 asr #1										
streq	r0	 [r0	 #-4]											
rscseq	r6	 sl	 sl	 asr #6										
subcs	r0	 fp	 r0	 lsl #10										
streq	r0	 [r0	 #-95]	"; 0xffffffa1"										
rsceq	r0	 r3	 ip	 asr #12										
cdpvs	5	6	 cr0	 cr5	 cr0	 {0}								
streq	r0	 [r0	 #-224]	"; 0xffffff20"										
adcseq	r0	 r0	 sl	 ror r7										
orreq	r0	 lr	 r0	 lsl #10										
andeq	r0	 r1	 ip	 lsl #10										
strgt	sl	 [r1	 -r5	 lsl #2]										
streq	r0	 [r0	 #-253]	"; 0xffffff03"										
ldmdbgt	r7!	 {r0	 r1	 r2	 r3	 r5	 r7	 r8}^						
stclt	0	 cr0	 [r5	 #-0]										
adcseq	sl	 r3	 r1	 lsl #12										
biceq	r0	 fp	 r0	 lsl #10										
andeq	r7	 r0	 r0	 lsl r1										
strcs	sp	 [r1	 #-2309]	"; 0xfffff6fb"										
andeq	r0	 r0	 r1	 rrx										
streq	r0	 [r0	 #-4]											
rscseq	fp	 fp	 r8	 asr #10										
strbeq	r0	 [r9	 -r0	 lsl #10]										
streq	r0	 [r0	 #-156]	"; 0xffffff64"										
tsteq	r2	 sl	 asr #18											
strbeq	r0	 [fp	 -r0	 lsl #10]										
streq	r0	 [r0	 #-198]	"; 0xffffff3a"										
adceq	sp	 r4	 r5	 asr fp										
cmphi	r6	 r0	 lsl #10											
streq	r0	 [r0	 #-192]	"; 0xffffff40"										
adcseq	r5	 r9	 r7	 asr r5										
ldmdblt	r8	 {r8	 sl}^											
streq	r0	 [r0	 #-172]	"; 0xffffff54"										
subseq	r3	 r0	 r9	 asr r3										
blgt	18445ac <__undef_stack+0x17325ec>													
streq	r0	 [r0	 #-208]	"; 0xffffff30"										
rscseq	r2	 r3	 r8	 ror r1										
orreq	r0	 r8	 r0	 lsl #10										
strdeq	r8	 [r0]	 -r9											
tstpl	r1	 r5	 lsl #18											
streq	r0	 [r0	 #-70]	"; 0xffffffba"										
ldfvse	f0	 [pc]	 #-676	"; 2f24 <_HEAP_SIZE+0xf24>"										
stclt	0	 cr0	 [r5]	 {-0}										
subseq	pc	 r5	 r1	 lsl #14										
biceq	r0	 ip	 r0	 lsl #10										
andeq	fp	 r0	 r4	 ror #26										
cdpvs	13	0	 cr13	 cr1	 cr5	 {0}								
streq	r0	 [r0	 #-209]	"; 0xffffff2f"										
svcle	0x005d01ed													
cdp2	0	0	 cr0	 cr5	 cr0	 {0}								
sbceq	r2	 ip	 r1	 lsl #22										
addseq	r0	 r0	 #0	10										
muleq	r0	 r5	 r8											
andeq	r0	 r0	 r0	 lsl #8										
stc2	14	 cr9	 [r1]	 {5}										
streq	r0	 [r0	 #-93]	"; 0xffffffa3"										
ldrbhi	r0	 [r1	 #434]	"; 0x1b2"										
strgt	r0	 [r5	 -r0]											
addseq	r7	 sl	 r1	 lsl #24										
bicseq	r0	 r9	 r0	 lsl #10										
andeq	ip	 r0	 r6	 ror #20										
stmdbge	r1	 {r0	 r2	 r9	 fp	 sp	 lr	 pc}						
streq	r0	 [r0	 #-147]	"; 0xffffff6d"										
		"; <UNDEFINED> instruction: 0xf86301fe"												
andls	r0	 r5	 #0											
rsbseq	r0	 fp	 r2	 lsl #22										
adceq	r0	 r6	 #0	10										
andeq	r4	 r0	 r0	 asr #15										
stccs	10	 cr11	 [r2]	 {5}										
streq	r0	 [r0	 #-122]	"; 0xffffff86"										
subvs	r0	 r3	 fp	 asr #5										
streq	r0	 [r0]	 #-0											
mrsmi	r0	 (UNDEF: 5)												
andeq	ip	 r0	 r0	 asr #19										
cdpvs	2	15	 cr4	 cr11	 cr5	 {0}								
movwmi	r0	 #20480	"; 0x5000"											
andeq	r9	 r0	 r8	 asr pc										
cfsh32gt	mvfx4	 mvfx3	 #5											
strmi	r0	 [r5]	 -r0											
ldrdeq	r0	 [r1]	 -pc	"; <UNPREDICTABLE>"										
cmnge	r0	 #1310720	"; 0x140000"											
stmdami	r5	 {}	"; <UNPREDICTABLE>"											
andeq	lr	 r0	 fp	 lsr #13										
subsle	r4	 r2	 r5	 lsl #18										
bmi	143274 <__undef_stack+0x312b4>													
andeq	r5	 r0	 r2	 asr #10										
strtle	r4	 [r4]	 -r5	 lsl #22										
stcmi	0	 cr0	 [r5]	 {-0}										
andeq	r5	 r0	 r8	 lsl #16										
eorsvc	r4	 lr	 r5	 lsl #26										
andpl	r0	 r5	 #0											
andeq	r6	 r0	 r8	 lsr #20										
ldreq	r6	 [r6]	 -r5	 lsl #22										
svcvc	0x00050001													
andeq	lr	 r0	 r0	 lsl #18										
svcge	0x00018f05													
streq	r0	 [r0	 #-236]	"; 0xffffff14"										
svc	0x009501a3													
stmdblt	r5	 {}	"; <UNPREDICTABLE>"											
addeq	r6	 r6	 r1											
biceq	r0	 lr	 r0	 lsl #10										
andeq	ip	 r0	 r1	 lsr #12										
andeq	r0	 r0	 r0	 lsl #8										
stmdbeq	r5!	 {r0	 r2	 sl	 fp	 ip	 lr}							
tstvs	r5	 r1												
andeq	pc	 r0	 lr	 lsl r5	"; <UNPREDICTABLE>"									
ldrblt	r6	 [r7	 -r5	 lsl #4]!										
blvs	1432d0 <__undef_stack+0x31310>													
muleq	r0	 lr	 sl											
stcls	13	 cr6	 [lr]	 #20										
svcvs	0x00050000													
muleq	r0	 r6	 r1											
ldmlt	r0	 {r0	 r2	 r8	 ip	 sp	 lr}							
movwvc	r0	 #20480	"; 0x5000"											
andeq	fp	 r0	 pc	 lsr #14										
subsvc	r7	 r6	 #20971520	"; 0x1400000"										
strvc	r0	 [r5]	 -r0											
andeq	sl	 r0	 r5	 asr #17										
svcvs	0x004f7805													
bvc	143300 <__undef_stack+0x31340>													
andeq	sl	 r0	 r8	 ror #19										
ldrbge	r7	 [lr	 #2821]!	"; 0xb05"										
stcvc	0	 cr0	 [r5]	 {-0}										
andeq	r5	 r0	 r0	 lsr #5										
blvs	ff0a2b28 <LRemap+0x10a2b19>													
andhi	r0	 r5	 r0											
adcseq	fp	 r8	 r1	 lsl #6										
orreq	r0	 r1	 r0	 lsl #10										
andeq	sp	 r0	 lr	 lsr #19										
andls	r8	 r1	 r5	 lsl #6										
streq	r0	 [r0	 #-193]	"; 0xffffff3f"										
cmnvc	sl	 #1073741857	"; 0x40000021"											
strhi	r0	 [r5	 -r0]											
addseq	r9	 r5	 r1											
orreq	r0	 r8	 r0	 lsl #10										
andeq	r0	 r1	 r7	 ror #1										
blpl	66f58 <SLCRL2cRamConfig+0x46d56>													
streq	r0	 [r0	 #-149]	"; 0xffffff6b"										
cmnvs	r2	 #1073741861	"; 0x40000025"											
stmdals	r5	 {}	"; <UNPREDICTABLE>"											
rsbseq	r8	 r8	 r1	 lsl #4										
orrseq	r0	 r9	 r0	 lsl #10										
andeq	r9	 r0	 lr	 lsl #18										
andcs	r9	 r1	 #20480	"; 0x5000"										
streq	r0	 [r0	 #-99]	"; 0xffffff9d"										
ldr	r0	 [r9	 -r1	 lsr #3]										
andge	r0	 r5	 #0											
tsteq	r2	 r1	 lsl #22											
		"; <UNDEFINED> instruction: 0x01ad0500"												
andeq	pc	 r0	 r4	 lsr #31										
blgt	71f90 <SLCRL2cRamConfig+0x51d8e>													
streq	r0	 [r0	 #-84]	"; 0xffffffac"										
strbeq	r0	 [r6]	 r9	 asr #3										
strle	r0	 [r5	 -r1]											
rsbeq	r7	 sp	 r1	 lsl #2										
mvneq	r0	 r0	 lsl #10											
andeq	sl	 r0	 r6	 lsl #6										
tstls	r1	 r5	 lsl #4											
streq	r0	 [r0	 #-231]	"; 0xffffff19"										
ldrvs	r0	 [r4]	 r0	 lsl #5										
andhi	r0	 r5	 #0											
sbceq	ip	 ip	 r2	 lsl #12										
addseq	r0	 r2	 #0	10										
muleq	r0	 r3	 lr											
andmi	r9	 r2	 #335544320	"; 0x14000000"										
streq	r0	 [r0	 #-99]	"; 0xffffff9d"										
sbcpl	r0	 r5	 #148	4	"; 0x40000009"									
strls	r0	 [r5	 #-0]											
sbceq	r4	 lr	 r2	 lsl #2										
addseq	r0	 r6	 #0	10										
andeq	pc	 r0	 sp	 lsr #21										
andls	r9	 r2	 r5	 lsl #14										
streq	r0	 [r0	 #-191]	"; 0xffffff41"										
mrcmi	2	5	 r0	 cr9	 cr8	 {4}								
stmdbls	r5	 {}	"; <UNPREDICTABLE>"											
sbceq	r7	 ip	 r2	 lsl #8										
adceq	r0	 sp	 #0	10										
andeq	fp	 r0	 r6	 lsl #7										
stcpl	7	 cr11	 [r2]	 {5}										
streq	r0	 [r0	 #-146]	"; 0xffffff6e"										
ble	fe383ed4 <LRemap+0x383ec5>													
stmdblt	r5	 {}	"; <UNPREDICTABLE>"											
adcseq	sp	 r8	 r2	 lsl #12										
adcseq	r0	 sl	 #0	10										
andeq	r9	 r0	 r9	 ror sp										
stmdbhi	r2	 {r0	 r2	 r8	 r9	 fp	 ip	 sp	 pc}					
streq	r0	 [r0	 #-117]	"; 0xffffff8b"										
		"; <UNDEFINED> instruction: 0xf95002bc"												
stclt	0	 cr0	 [r5	 #-0]										
subseq	r6	 sl	 r2	 lsl #16										
adcseq	r0	 lr	 #0	10										
andeq	r5	 r0	 r5	 asr #16										
stmdavc	r2	 {r0	 r2	 r8	 r9	 sl	 fp	 ip	 sp	 pc}				
streq	r0	 [r0	 #-128]	"; 0xffffff80"										
mvnsgt	r0	 r0	 asr #5											
mrsgt	r0	 (UNDEF: 5)												
addseq	r2	 r5	 r2	 lsl #2										
sbceq	r0	 r2	 #0	10										
andeq	r6	 r0	 r3	 asr r4										
stmdbcc	r2	 {r0	 r2	 r8	 r9	 lr	 pc}							
streq	r0	 [r0	 #-110]	"; 0xffffff92"										
sfm	f0	2	 [sl]	 #-784	"; 0xfffffcf0"									
strgt	r0	 [r5	 #-0]											
sbcseq	lr	 sl	 r2	 lsl #4										
sbceq	r0	 r6	 #0	10										
andeq	r6	 r0	 r9	 asr #10										
bmi	b7070 <SLCRL2cRamConfig+0x96e6e>													
streq	r0	 [r0	 #-90]	"; 0xffffffa6"										
		"; <UNDEFINED> instruction: 0xf4fe02d8"												
ble	143468 <__undef_stack+0x314a8>													
sbcseq	r5	 r5	 r2	 lsl #10										
sbcseq	r0	 ip	 #0	10										
andeq	ip	 r0	 r2	 lsl r1										
cdp2	4	0	 cr14	 cr2	 cr5	 {0}								
streq	r0	 [r0	 #-102]	"; 0xffffff9a"										
lfmmi	f0	2	 [r1]	 {229}	"; 0xe5"									
b	143484 <__undef_stack+0x314c4>													
rscseq	r9	 r5	 r2	 lsl #20										
rsceq	r0	 fp	 #0	10										
andeq	sp	 r0	 sl	 lsr #18										
ble	be4a8 <SLCRL2cRamConfig+0x9e2a6>													
streq	r0	 [r0	 #-191]	"; 0xffffff41"										
ldrtvs	r0	 [r1]	 #-758	"; 0xfffffd0a"										
		"; <UNDEFINED> instruction: 0xf8050000"												
rsbeq	r5	 r6	 r2	 lsl #6										
rscseq	r0	 r9	 #0	10										
andeq	r7	 r0	 pc	 ror #1										
strvs	pc	 [r2]	 -r5	 lsl #20										
streq	r0	 [r0	 #-244]	"; 0xffffff0c"										
mrcmi	2	6	 r0	 cr10	 cr11	 {7}								
stc2	0	 cr0	 [r5]	 {-0}										
tsteq	r9	 r2	 lsl #28											
rscseq	r0	 sp	 #0	10										
andeq	sp	 r0	 r6	 lsl #13										
cdpmi	15	0	 cr15	 cr2	 cr5	 {0}								
streq	r0	 [r0	 #-221]	"; 0xffffff23"										
ldmdahi	ip!	 {r0	 r2	 r3	 r7	 r8	 r9}							
andls	r0	 r5	 r0											
subseq	r3	 pc	 r3											
orrseq	r0	 r4	 #0	10										
strdeq	r6	 [r0]	 -sp											
movw	r9	 #13573	"; 0x3505"											
streq	r0	 [r0	 #-174]	"; 0xffffff52"										
blx	ff384348 <LRemap+0x1384339>													
svcls	0x00050000													
rsbeq	r9	 r6	 r3	 lsl #8										
		"; <UNDEFINED> instruction: 0x03a70500"												
strdeq	fp	 [r0]	 -r0											
cdpcs	9	0	 cr11	 cr3	 cr5	 {0}								
streq	r0	 [r0	 #-93]	"; 0xffffffa3"										
stclhi	3	 cr0	 [pc	 #-744]	"; 3224 <_HEAP_SIZE+0x1224>"									
andgt	r0	 r5	 #0											
rsbeq	r0	 r4	 r3	 lsl #30										
biceq	r0	 fp	 #0	10										
andeq	r7	 r0	 sp	 lsr #25										
stmdagt	r3	 {r0	 r2	 r9	 ip	 lr	 pc}							
streq	r0	 [r0	 #-111]	"; 0xffffff91"										
stclhi	3	 cr0	 [pc	 #-844]	"; 31dc <_HEAP_SIZE+0x11dc>"									
str	r0	 [r5]	 #-0											
tsteq	r8	 r3	 lsl #16											
mvnseq	r0	 #0	10											
andeq	r7	 r0	 sp	 lsl #7										
stmdavc	r4	 {r0	 r2	 r9	 pc}									
streq	r0	 [r0	 #-177]	"; 0xffffff4f"										
		"; <UNDEFINED> instruction: 0x719e0492"												
strge	r0	 [r5]	 #-0											
addseq	r8	 lr	 r4	 lsl #20										
ldrteq	r0	 [r8]	 #1280	"; 0x500"										
andeq	ip	 r0	 r9	 lsr #14										
cdphi	12	0	 cr12	 cr4	 cr5	 {0}								
streq	r0	 [r0	 #-199]	"; 0xffffff39"										
ldreq	r0	 [fp	 #-1250]!	"; 0xfffffb1e"										
streq	r0	 [r0]	 #-1											
strle	r0	 [r5]	 #-0											
addseq	r3	 fp	 r1	 lsl #30										
mvneq	r0	 r0	 lsl #10											
andeq	fp	 r0	 r8	 ror #28										
		"; <UNDEFINED> instruction: 0xf101fa05"												
streq	r0	 [r0	 #-156]	"; 0xffffff64"										
stmdbge	pc!	 {r0	 r2	 r3	 r7	 r9}	"; <UNPREDICTABLE>"							
streq	r0	 [r0]	 #-0											
andeq	r0	 r5	 #0											
muleq	r1	 r1	 r0											
cdple	4	0	 cr0	 cr6	 cr5	 {0}								
streq	r0	 [r5	 #-0]											
andeq	lr	 r0	 pc	 lsr sp										
andeq	r0	 r0	 r0	 lsl #8										
cdphi	8	4	 cr0	 cr11	 cr5	 {0}								
andne	r0	 r5	 #0											
andeq	r2	 r0	 sp	 lsr fp										
strteq	r1	 [r8]	 -r5	 lsl #6										
streq	r0	 [r0]	 #-0											
andeq	r0	 r5	 #0											
andeq	ip	 r0	 r2	 lsl #30										
ldrble	r0	 [pc	 -r5	 lsl #16]										
streq	r0	 [r0]	 #-0											
mrscs	r0	 (UNDEF: 5)												
andeq	ip	 r0	 r7	 ror #19										
tstpl	sp	 #83886080	"; 0x5000000"											
strhi	r0	 [r5	 -r0]											
sbceq	fp	 r8	 r1	 lsl #20										
bicseq	r0	 r5	 r0	 lsl #10										
andeq	r6	 r0	 r9	 ror #10										
stc	6	 cr13	 [r1	 #-20]	"; 0xffffffec"									
streq	r0	 [r0	 #-189]	"; 0xffffff43"										
ldmhi	lr	 {r1	 r3	 r4	 r6	 r7	 r8}^							
stcle	0	 cr0	 [r5	 #-0]										
rsbseq	ip	 pc	 r1	 lsl #20										
mvneq	r0	 r0	 lsl #10											
andeq	ip	 r0	 r7	 asr #1										
andmi	lr	 r1	 #327680	"; 0x50000"										
muleq	r0	 r6	 r0											
streq	r0	 [r0	 #-4]											
eoreq	r3	 fp	 r2	 lsl sp										
cfldr32vc	mvfx0	 [r3	 #-0]											
streq	r0	 [r0	 #-226]	"; 0xffffff1e"										
andeq	r2	 r6	 r4	 lsl r8										
andeq	r0	 r4	 r0											
cfsh32le	mvfx0	 mvfx8	 #0											
		"; <UNDEFINED> instruction: 0x060000b7"												
subeq	fp	 r7	 sp	 lsl #18										
b	404a28 <__undef_stack+0x2f2a68>													
muleq	r0	 r8	 r0											
streq	r0	 [r0	 #-4]											
rscseq	r0	 r2	 r7	 lsr ip										
eorsne	r0	 r8	 r0	 lsl #10										
streq	r0	 [r0	 #-207]	"; 0xffffff31"										
sbceq	r8	 lr	 sl	 lsr r3										
strbls	r0	 [r2	 -r0	 lsl #10]										
streq	r0	 [r0	 #-87]	"; 0xffffffa9"										
rsbspl	r0	 r4	 #1073741859	"; 0x40000023"										
streq	r0	 [r0]	 #-0											
andeq	r0	 r5	 #0											
andeq	r5	 r0	 r6	 ror #5										
cmpvs	ip	 r5	 lsl #10											
bleq	143660 <__undef_stack+0x316a0>													
andeq	r8	 r0	 r6	 lsl #10										
vld3.8	{d17[0]	d18[0]	d19[0]}	 [r1]	 r5									
movwne	r0	 #20480	"; 0x5000"											
strdeq	r9	 [r0]	 -r3											
blvs	1d49688 <__undef_stack+0x1c376c8>													
blne	143678 <__undef_stack+0x316b8>													
andeq	r5	 r0	 sp	 lsr #27										
strblt	r1	 [r6	 #3077]	"; 0xc05"										
stcne	0	 cr0	 [r5	 #-0]										
andeq	sl	 r0	 r1	 lsr #20										
strbt	r2	 [r4]	 #773	"; 0x305"										
strcs	r0	 [r5]	 #-0											
		"; <UNDEFINED> instruction: 0x000076ba"												
stmge	r7	 {r0	 r2	 r8	 sl	 sp}								
blcs	14369c <__undef_stack+0x316dc>													
andeq	pc	 r0	 r1	 lsl #24										
ldrbpl	r2	 [lr	 -r5	 lsl #28]										
svccs	0x00050000													
muleq	r0	 r2	 sp											
strblt	r3	 [sp	 #5]!											
strcc	r0	 [r5]	 #-0											
andeq	ip	 r0	 r9	 lsr fp										
ldmible	r1	 {r0	 r2	 r8	 sl	 ip	 sp}^							
strcc	r0	 [r5]	 -r0											
andeq	r6	 r0	 r4	 ror #4										
bpl	6126dc <__undef_stack+0x50071c>													
stccc	0	 cr0	 [r5	 #-0]										
strdeq	sp	 [r0]	 -r7											
strbvs	r3	 [r2	 #3589]!	"; 0xe05"										
mrsmi	r0	 (UNDEF: 5)												
andeq	r6	 r0	 ip	 ror #15										
sfmgt	f4	4	 [r9]	 {5}										
movwmi	r0	 #20480	"; 0x5000"											
andeq	r9	 r0	 ip	 lsr #9										
ldchi	9	 cr4	 [lr	 #-20]	"; 0xffffffec"									
stcmi	0	 cr0	 [r5]	 {-0}										
andeq	pc	 r0	 lr	 lsr r2	"; <UNPREDICTABLE>"									
strtlt	r4	 [lr]	 #-3333	"; 0xfffff2fb"										
cdpmi	0	0	 cr0	 cr5	 cr0	 {0}								
andeq	r7	 r0	 ip	 ror #18										
stcmi	15	 cr4	 [r1]	 {5}										
andpl	r0	 r5	 r0											
andeq	r5	 r0	 ip	 lsl #25										
svcvs	0x00eb5105													
andpl	r0	 r5	 #0											
		"; <UNDEFINED> instruction: 0x000057b8"												
cdpvc	3	11	 cr5	 cr8	 cr5	 {0}								
strpl	r0	 [r5]	 #-0											
andeq	sp	 r0	 ip	 lsr r2										
cfstr64vs	mvdx5	 [sp]	 #20											
blpl	14372c <__undef_stack+0x3176c>													
andeq	sl	 r0	 r3	 ror #15										
cdp2	12	11	 cr5	 cr15	 cr5	 {0}								
stcpl	0	 cr0	 [r5	 #-0]										
		"; <UNDEFINED> instruction: 0x0000f2bc"												
stcls	14	 cr5	 [r5]	 #-20	"; 0xffffffec"									
svcpl	0x00050000													
andeq	lr	 r0	 r1	 lsl #27										
ldrvs	r6	 [r1]	 #5											
mrsvs	r0	 (UNDEF: 5)												
andeq	lr	 r0	 r1	 asr #18										
ldrtls	r6	 [r8]	 r5	 lsl #4										
movwvs	r0	 #20480	"; 0x5000"											
andeq	r8	 r0	 r4	 lsr #2										
ldmib	r0	 {r0	 r2	 sl	 sp	 lr}^								
blvs	143768 <__undef_stack+0x317a8>													
muleq	r0	 lr	 sp											
bpl	ff05e784 <LRemap+0x105e775>													
andvc	r0	 r5	 r0											
ldrdeq	ip	 [r0]	 -r7											
blmi	fed1fb90 <LRemap+0xd1fb81>													
strvc	r0	 [r5	 #-0]											
andeq	ip	 r0	 pc	 ror #30										
stmdbgt	lr	 {r0	 r2	 r9	 sl	 ip	 sp	 lr}^						
bvc	14378c <__undef_stack+0x317cc>													
andeq	r5	 r0	 r2	 ror fp										
ldr	r7	 [fp]	 -r5	 lsl #22										
svcvc	0x00050000													
andeq	sp	 r0	 ip	 asr #5										
strhi	r8	 [r1]	 -r5											
streq	r0	 [r0	 #-187]	"; 0xffffff45"										
ldrbtpl	r0	 [r8]	 -r4	 lsl #3										
strhi	r0	 [r5	 #-0]											
adcseq	fp	 pc	 r1	 lsl #2										
orreq	r0	 r9	 r0	 lsl #10										
andeq	r7	 r0	 lr	 ror #9										
		"; <UNDEFINED> instruction: 0xf7018a05"												
streq	r0	 [r0	 #-190]	"; 0xffffff42"										
adcpl	r0	 r7	 lr	 lsl #3										
svchi	0x00050000													
rsceq	lr	 sp	 r1	 lsl #28										
orrseq	r0	 r3	 r0	 lsl #10										
andeq	r6	 r0	 r0	 lsr #10										
andcs	r9	 r1	 r5	 lsl #8										
streq	r0	 [r0	 #-226]	"; 0xffffff1e"										
vsra.u64	d16	 d8	 #31											
stmdbls	r5	 {}	"; <UNPREDICTABLE>"											
rsceq	r6	 r8	 r1	 lsl #12										
orrseq	r0	 sp	 r0	 lsl #10										
andeq	r0	 r1	 r5	 lsr #5										
svclt	0x00019e05													
streq	r0	 [r0	 #-245]	"; 0xffffff0b"										
mvns	r0	 r2	 lsr #3											
movwge	r0	 #20480	"; 0x5000"											
rsbeq	lr	 r1	 r1	 lsl #10										
		"; <UNDEFINED> instruction: 0x01a70500"												
ldrdeq	r7	 [r0]	 -r5											
stmdavs	r1	 {r0	 r2	 fp	 sp	 pc}								
streq	r0	 [r0	 #-194]	"; 0xffffff3e"										
blvs	ff903ec8 <LRemap+0x1903eb9>													
stcge	0	 cr0	 [r5	 #-0]										
rsbeq	r6	 r9	 r1	 lsl #22										
		"; <UNDEFINED> instruction: 0x01b10500"												
strdeq	r9	 [r0]	 -r4											
bgt	70040 <SLCRL2cRamConfig+0x4fe3e>													
streq	r0	 [r0	 #-226]	"; 0xffffff1e"										
strhhi	r0	 [r0]	 #19											
strlt	r0	 [r5]	 #-0											
rsbseq	sl	 r7	 r1	 lsl #14										
		"; <UNDEFINED> instruction: 0x01b80500"												
strdeq	sl	 [r0]	 -lr											
bge	71c5c <SLCRL2cRamConfig+0x51a5a>													
streq	r0	 [r0	 #-94]	"; 0xffffffa2"										
blpl	ffe83f44 <LRemap+0x1e83f35>													
cdplt	0	0	 cr0	 cr5	 cr0	 {0}								
subseq	r3	 fp	 r1	 lsl #24										
biceq	r0	 r2	 r0	 lsl #10										
andeq	r5	 r0	 sl	 ror #9										
stmdals	r1	 {r0	 r2	 r8	 r9	 lr	 pc}							
streq	r0	 [r0	 #-265]	"; 0xfffffef7"										
ldmhi	r4!	 {r0	 r1	 r2	 r6	 r7	 r8}							
stmdagt	r5	 {}	"; <UNPREDICTABLE>"											
adcseq	r4	 r3	 r1	 lsl #12										
biceq	r0	 ip	 r0	 lsl #10										
		"; <UNDEFINED> instruction: 0x00009fb4"												
stmdapl	r1	 {r0	 r2	 r8	 sl	 fp	 lr	 pc}						
streq	r0	 [r0	 #-231]	"; 0xffffff19"										
ldrsbgt	r0	 [r5	 #-19]!	"; 0xffffffed"										
strle	r0	 [r5]	 -r0											
adceq	r8	 lr	 r1	 lsl #20										
bicseq	r0	 r7	 r0	 lsl #10										
andeq	fp	 r0	 r2	 lsr #11										
bvs	798b0 <SLCRL2cRamConfig+0x596ae>													
streq	r0	 [r0	 #-214]	"; 0xffffff2a"										
str	r0	 [fp]	 #473	"; 0x1d9"										
ble	1438a8 <__undef_stack+0x318e8>													
rsbseq	pc	 r6	 r1	 lsl #30										
mvneq	r0	 r0	 lsl #10											
andeq	pc	 r0	 fp	 lsl lr	"; <UNPREDICTABLE>"									
movwge	lr	 #4357	"; 0x1105"											
streq	r0	 [r0	 #-169]	"; 0xffffff57"										
		"; <UNDEFINED> instruction: 0xf5f301e2"												
movw	r0	 #20480	"; 0x5000"											
rsbseq	r0	 r6	 r1	 lsl #10										
mvneq	r0	 r0	 lsl #10											
andeq	pc	 r0	 r5	 lsr #14										
vpmax.s8	d14	 d1	 d5											
streq	r0	 [r0	 #-216]	"; 0xffffff28"										
ldfges	f0	 [sp]	 {237}	"; 0xed"										
cdp	0	0	 cr0	 cr5	 cr0	 {0}								
subeq	fp	 r8	 r1	 lsl #30										
mvneq	r0	 r0	 lsl #10											
andeq	pc	 r0	 r2	 ror #29										
movwpl	pc	 #5381	"; 0x1505"	"; <UNPREDICTABLE>"										
streq	r0	 [r0	 #-84]	"; 0xffffffac"										
smmlsrlt	r4	 r6	 r1	 r0										
		"; <UNDEFINED> instruction: 0xf7050000"												
sbcseq	ip	 r8	 r1	 lsl #30										
mvnseq	r0	 r0	 lsl #10											
		"; <UNDEFINED> instruction: 0x0000c3bb"												
strvs	r8	 [r2]	 -r5											
streq	r0	 [r0	 #-151]	"; 0xffffff69"										
orrsgt	r0	 r7	 #268435464	"; 0x10000008"										
andhi	r0	 r5	 #0											
subeq	pc	 r9	 r2	 lsl #2										
addeq	r0	 r3	 #0	10										
andeq	sp	 r0	 pc	 lsr r6										
andgt	r8	 r2	 r5	 lsl #8										
streq	r0	 [r0	 #-117]	"; 0xffffff8b"										
		"; <UNDEFINED> instruction: 0xf163028a"												
blhi	143934 <__undef_stack+0x31974>													
sbcseq	ip	 lr	 r2	 lsl #24										
addeq	r0	 ip	 #0	10										
andeq	pc	 r0	 sp	 ror r0	"; <UNPREDICTABLE>"									
movwmi	r8	 #11525	"; 0x2d05"											
streq	r0	 [r0	 #-197]	"; 0xffffff3b"										
ldrhi	r0	 [r2	 lr	 lsl #5]										
strls	r0	 [r5]	 -r0											
rsceq	r8	 lr	 r2	 lsl #20										
addseq	r0	 pc	 #0	10										
andeq	lr	 r0	 r5	 lsr pc										
movwvc	sl	 #8709	"; 0x2205"											
streq	r0	 [r0	 #-100]	"; 0xffffff9c"										
bicsgt	r0	 r7	 r3	 lsr #5										
strge	r0	 [r5]	 #-0											
rsceq	lr	 pc	 r2	 lsl #18										
adceq	r0	 r5	 #0	10										
ldrdeq	ip	 [r0]	 -lr											
		"; <UNDEFINED> instruction: 0xf802ab05"												
streq	r0	 [r0	 #-233]	"; 0xffffff17"										
strvs	r0	 [r0	 ip	 lsr #5]										
stcge	0	 cr0	 [r5	 #-0]										
addseq	r9	 r7	 r2	 lsl #24										
adceq	r0	 lr	 #0	10										
andeq	r4	 r0	 r3	 ror #31										
movwle	fp	 #9221	"; 0x2405"											
streq	r0	 [r0	 #-207]	"; 0xffffff31"										
ldrblt	r0	 [r6]	 #-695	"; 0xfffffd49"										
stmdalt	r5	 {}	"; <UNPREDICTABLE>"											
adceq	sl	 fp	 r2	 lsl #30										
adcseq	r0	 r9	 #0	10										
andeq	r7	 r0	 r0	 asr #21										
cdpmi	15	0	 cr11	 cr2	 cr5	 {0}								
streq	r0	 [r0	 #-137]	"; 0xffffff77"										
ldc2l	2	 cr0	 [r6	 #768]!	"; 0x300"									
mrsgt	r0	 (UNDEF: 5)												
rsceq	r8	 ip	 r2	 lsl #20										
sbceq	r0	 r7	 #0	10										
andeq	r0	 r1	 r5	 lsr r4										
strle	ip	 [r2	 #-2565]	"; 0xfffff5fb"										
streq	r0	 [r0	 #-231]	"; 0xffffff19"										
tstls	r7	 fp	 asr #5											
stcgt	0	 cr0	 [r5]	 {-0}										
rscseq	r7	 sp	 r2	 lsl #16										
sbcseq	r0	 r2	 #0	10										
andeq	sp	 r0	 r8	 ror ip										
andcs	sp	 r2	 #335544320	"; 0x14000000"										
streq	r0	 [r0	 #-181]	"; 0xffffff4b"										
bhi	1284544 <__undef_stack+0x1172584>													
ble	1439f8 <__undef_stack+0x31a38>													
rscseq	r7	 ip	 r2	 lsl #6										
sbcseq	r0	 sp	 #0	10										
andeq	sl	 r0	 r2	 lsr #4										
		"; <UNDEFINED> instruction: 0xf602de05"												
streq	r0	 [r0	 #-89]	"; 0xffffffa7"										
svcmi	0x004702df													
and	r0	 r5	 r0											
sbcseq	sl	 r8	 r2	 lsl #14										
rsceq	r0	 r6	 #0	10										
andeq	r0	 r1	 pc	 asr #11										
stcge	7	 cr14	 [r2	 #-20]	"; 0xffffffec"									
streq	r0	 [r0	 #-135]	"; 0xffffff79"										
cdpgt	2,00E+00	6	 cr0	 cr2	 cr8	 {7}								
stmdb	r5	 {}	"; <UNPREDICTABLE>"											
addseq	pc	 r9	 r2	 lsl #18										
rsceq	r0	 pc	 #0	10										
andeq	r9	 r0	 r2	 asr #4										
		"; <UNDEFINED> instruction: 0xf802f205"												
streq	r0	 [r0	 #-263]	"; 0xfffffef9"										
		"; <UNDEFINED> instruction: 0xb62e02f3"												
vst4.8	{d0-d3}	 [r5]	 r0											
addeq	r9	 r0	 r2	 lsl #16										
rscseq	r0	 r5	 #0	10										
andeq	pc	 r0	 r6	 lsr #20										
bvs	c1270 <SLCRL2cRamConfig+0xa106e>													
streq	r0	 [r0	 #-259]	"; 0xfffffefd"										
svclt	0x006b02f7													
		"; <UNDEFINED> instruction: 0xf8050000"												
subseq	ip	 r3	 r2	 lsl #24										
rscseq	r0	 r9	 #0	10										
		"; <UNDEFINED> instruction: 0x0000b7b6"												
strcc	pc	 [r2	 -r5	 lsl #20]										
streq	r0	 [r0	 #-211]	"; 0xffffff2d"										
ldrbge	r0	 [r1	 #763]	"; 0x2fb"										
stc2	0	 cr0	 [r5]	 {-0}										
rscseq	r0	 pc	 r2	 lsl #12										
rscseq	r0	 sp	 #0	10										
ldrdeq	r5	 [r0]	 -r6											
svceq	0x0002fe05													
streq	r0	 [r0	 #-93]	"; 0xffffffa3"										
blpl	fefc48a0 <LRemap+0xfc4891>													
andhi	r0	 r5	 #0											
rsceq	sl	 sl	 r3	 lsl #6										
orreq	r0	 r3	 #0	10										
andeq	r5	 r0	 ip	 asr r0										
stmdale	r3	 {r0	 r2	 sl	 pc}									
streq	r0	 [r0	 #-170]	"; 0xffffff56"										
stc	3	 cr0	 [fp	 #-532]	"; 0xfffffdec"									
strhi	r0	 [r5]	 -r0											
rsbseq	r1	 r0	 r3	 lsl #18										
orreq	r0	 r7	 #0	10										
ldrdeq	r5	 [r0]	 -sp											
strle	r8	 [r3]	 #-2053	"; 0xfffff7fb"										
streq	r0	 [r0	 #-176]	"; 0xffffff50"										
ands	r0	 r0	 r9	 lsl #7										
bhi	143ad8 <__undef_stack+0x31b18>													
addeq	pc	 sl	 r3	 lsl #30										
orreq	r0	 fp	 #0	10										
ldrdeq	lr	 [r0]	 -lr	"; <UNPREDICTABLE>"										
andvs	r8	 r3	 r5	 lsl #24										
streq	r0	 [r0	 #-265]	"; 0xfffffef7"										
stmibpl	r0	 {r0	 r2	 r3	 r7	 r8	 r9}							
cdphi	0	0	 cr0	 cr5	 cr0	 {0}								
subseq	r2	 fp	 r3	 lsl #6										
orrseq	r0	 r5	 #0	10										
ldrdeq	fp	 [r0]	 -sl											
tstgt	r3	 r5	 lsl #16											
streq	r0	 [r0	 #-203]	"; 0xffffff35"										
		"; <UNDEFINED> instruction: 0x07ba0399"												
bls	143b14 <__undef_stack+0x31b54>													
adcseq	r0	 r2	 r3	 lsl #18										
orrseq	r0	 fp	 #0	10										
ldrdeq	r8	 [r0]	 -sp											
bcc	ebf34 <SLCRL2cRamConfig+0xcbd32>													
streq	r0	 [r0	 #-192]	"; 0xffffff40"										
strle	r0	 [pc	 r2	 lsr #7]										
movwge	r0	 #20480	"; 0x5000"											
addeq	r7	 pc	 r3	 lsl #12										
		"; <UNDEFINED> instruction: 0x03a40500"												
andeq	lr	 r0	 pc	 lsl lr										
stcvc	9	 cr10	 [r3	 #-20]	"; 0xffffffec"									
streq	r0	 [r0	 #-186]	"; 0xffffff46"										
stmdbls	lr!	 {r2	 r3	 r5	 r7	 r8	 r9}							
stcge	0	 cr0	 [r5	 #-0]										
subseq	r8	 sp	 r3	 lsl #20										
		"; <UNDEFINED> instruction: 0x03ae0500"												
andeq	lr	 r0	 sl	 ror sl										
cdphi	15	0	 cr10	 cr3	 cr5	 {0}								
streq	r0	 [r0	 #-217]	"; 0xffffff27"										
		"; <UNDEFINED> instruction: 0x87ce03b0"												
mrslt	r0	 (UNDEF: 5)												
adceq	r2	 fp	 r3	 lsl #10										
		"; <UNDEFINED> instruction: 0x03b20500"												
andeq	sl	 r0	 ip	 rrx										
cdp	3	0	 cr11	 cr3	 cr5	 {0}								
streq	r0	 [r0	 #-74]	"; 0xffffffb6"										
blls	ffb04a4c <LRemap+0x1b04a3d>													
strlt	r0	 [r5	 #-0]											
sbcseq	ip	 r1	 r3	 lsl #26										
		"; <UNDEFINED> instruction: 0x03b60500"												
ldrdeq	fp	 [r0]	 -r6											
bllt	f17a4 <SLCRL2cRamConfig+0xd15a2>													
streq	r0	 [r0	 #-211]	"; 0xffffff2d"										
orrspl	r0	 fp	 #-201326590	"; 0xf4000002"										
cdplt	0	0	 cr0	 cr5	 cr0	 {0}								
rsceq	r7	 r1	 r3	 lsl #8										
		"; <UNDEFINED> instruction: 0x03bf0500"												
andeq	pc	 r0	 r0	 ror #10										
blvs	f3bc0 <SLCRL2cRamConfig+0xd39be>													
streq	r0	 [r0	 #-174]	"; 0xffffff52"										
cdple	3	1	 cr0	 cr10	 cr2	 {6}								
movwgt	r0	 #20480	"; 0x5000"											
addseq	r6	 ip	 r3	 lsl #28										
biceq	r0	 r4	 #0	10										
andeq	sp	 r0	 fp	 ror #28										
svc	0x0003c505													
streq	r0	 [r0	 #-222]	"; 0xffffff22"										
adceq	r0	 r7	 r7	 asr #7										
stmdagt	r5	 {r0}												
subseq	r2	 r8	 r3	 lsl #6										
biceq	r0	 r9	 #0	10										
andeq	fp	 r0	 pc	 lsl #16										
andmi	ip	 r3	 #20480	"; 0x5000"										
streq	r0	 [r0	 #-167]	"; 0xffffff59"										
ldrsbtle	r0	 [r8]	 #-48	"; 0xffffffd0"										
movwle	r0	 #20480	"; 0x5000"											
rsceq	r2	 sp	 r3	 lsl #6										
bicseq	r0	 r4	 #0	10										
strdeq	lr	 [r0]	 -r7											
vrshl.u8	d13	 d5	 d3											
streq	r0	 [r0	 #-176]	"; 0xffffff50"										
ldrbtlt	r0	 [r6]	 #-982	"; 0xfffffc2a"										
strle	r0	 [r5	 -r0]											
rsbeq	lr	 sl	 r3	 lsl #2										
bicseq	r0	 sp	 #0	10										
andeq	r7	 r0	 pc	 asr #5										
stmdami	r3	 {r0	 r2	 r9	 sl	 fp	 ip	 lr	 pc}					
streq	r0	 [r0	 #-171]	"; 0xffffff55"										
stmibhi	r7	 {r0	 r1	 r2	 r3	 r4	 r6	 r7	 r8	 r9}				
and	r0	 r5	 r0											
adcseq	r3	 sp	 r3	 lsl #22										
mvneq	r0	 #0	10											
andeq	lr	 r0	 sl	 asr r5										
cdpge	7	0	 cr14	 cr3	 cr5	 {0}								
streq	r0	 [r0	 #-120]	"; 0xffffff88"										
strtle	r0	 [sl]	 #1002	"; 0x3ea"										
bl	143c44 <__undef_stack+0x31c84>													
addeq	r3	 r7	 r3	 lsl #22										
mvneq	r0	 #0	10											
andeq	r4	 r0	 r0	 asr #31										
cdple	2	0	 cr15	 cr3	 cr5	 {0}								
streq	r0	 [r0	 #-92]	"; 0xffffffa4"										
bgt	ffdc4c28 <LRemap+0x1dc4c19>													
vst4.8	{d0-d3}	 [r5]	 r0											
subseq	sp	 r0	 r3	 lsl #16										
mvnseq	r0	 #0	10											
andeq	sp	 r0	 r6	 asr r3										
stceq	13	 cr15	 [r3	 #-20]	"; 0xffffffec"									
streq	r0	 [r0	 #-210]	"; 0xffffff2e"										
mcrvs	3	3	 r0	 cr4	 cr14	 {7}								
		"; <UNDEFINED> instruction: 0xff050000"												
subseq	fp	 ip	 r3	 lsl #20										
streq	r0	 [r5]	 #1280	"; 0x500"										
strdeq	r0	 [r1]	 -r7											
blvs	1254a0 <__undef_stack+0x134e0>													
streq	r0	 [r0	 #-216]	"; 0xffffff28"										
ldmibgt	lr	 {r0	 r1	 r2	 r7	 sl}								
streq	r0	 [r0]	 #-0											
strmi	r0	 [r5]	 #-0											
strdeq	sp	 [r0]	 -r7											
cfldr64ls	mvdx4	 [r0]	 {5}											
strmi	r0	 [r5]	 -r0											
andeq	r4	 r0	 r3	 ror #17										
strbvs	r4	 [r5	 -r5	 lsl #14]!										
blmi	143cb4 <__undef_stack+0x31cf4>													
andeq	lr	 r0	 r8	 lsr r1										
andeq	r0	 r0	 r0	 lsl #8										
mvnsle	r4	 r5												
andpl	r0	 r5	 #0											
		"; <UNDEFINED> instruction: 0x00007fb1"												
stchi	6	 cr5	 [r3]	 #20										
cdppl	0	0	 cr0	 cr5	 cr0	 {0}								
andeq	r5	 r0	 r9	 lsl r2										
svcls	0x00225f05													
andvs	r0	 r5	 r0											
andeq	r5	 r0	 r0	 lsr #8										
bicsle	r6	 fp	 #20480	"; 0x5000"										
blvs	143ce8 <__undef_stack+0x31d28>													
andeq	r9	 r0	 r5	 lsl r7										
strbvs	r6	 [r2	 -r5	 lsl #26]										
svcvs	0x00050000													
andeq	fp	 r0	 r7	 lsl sp										
		"; <UNDEFINED> instruction: 0xf0d67505"												
strvc	r0	 [r5	 -r0]											
andeq	r5	 r0	 r6	 asr #24										
ldmdbeq	fp!	 {r0	 r2	 r8	 fp	 ip	 sp	 lr}^						
cdpvc	0	0	 cr0	 cr5	 cr1	 {0}								
andeq	sl	 r0	 r7	 ror #25										
stccc	0	 cr9	 [r1]	 {5}										
streq	r0	 [r0	 #-245]	"; 0xffffff0b"										
stmibge	r3	 {r0	 r1	 r4	 r7	 r8}^								
strls	r0	 [r5]	 -r0											
subseq	r2	 ip	 r1	 lsl #6										
orrseq	r0	 fp	 r0	 lsl #10										
andeq	r6	 r0	 pc	 lsl #24										
stccc	10	 cr11	 [r1]	 {5}										
streq	r0	 [r0	 #-126]	"; 0xffffff82"										
svcgt	0x00f201bf													
mrsle	r0	 (UNDEF: 5)												
rsbeq	r1	 r8	 r1	 lsl #26										
mvneq	r0	 r0	 lsl #10											
andeq	r8	 r0	 r4	 lsl #3										
str	pc	 [r1]	 -r5	 lsl #16										
streq	r0	 [r0	 #-163]	"; 0xffffff5d"										
adcge	r0	 r9	 sl	 lsl #5										
stcls	0	 cr0	 [r5	 #-0]										
rsceq	r6	 fp	 r2	 lsl #24										
adceq	r0	 pc	 #0	10										
andeq	pc	 r0	 sl	 lsr #30										
strcc	ip	 [r2	 #-5]											
streq	r0	 [r0	 #-219]	"; 0xffffff25"										
eorsge	r0	 ip	 #805306381	"; 0x3000000d"										
str	r0	 [r5]	 -r0											
rscseq	r3	 r6	 r2	 lsl #26										
rscseq	r0	 r9	 #0	10										
muleq	r0	 r9	 r3											
movwgt	r8	 #15877	"; 0x3e05"											
streq	r0	 [r0	 #-255]	"; 0xffffff01"										
andsls	r0	 r8	 r0	 lsr #7										
streq	r0	 [r0]	 #-0											
movwgt	r0	 #20480	"; 0x5000"											
subseq	r4	 r2	 r1	 lsl #30										
biceq	r0	 r4	 r0	 lsl #10										
andeq	r6	 r0	 r9	 asr #15										
strpl	ip	 [r1	 #-1285]	"; 0xfffffafb"										
streq	r0	 [r0	 #-177]	"; 0xffffff4f"										
ldrthi	r0	 [r8]	 #454	"; 0x1c6"										
strgt	r0	 [r5	 -r0]											
rsbeq	r8	 r2	 r1	 lsl #14										
biceq	r0	 r8	 r0	 lsl #10										
andeq	fp	 r0	 r1	 lsr r9										
strgt	ip	 [r1]	 #-2309	"; 0xfffff6fb"										
andeq	r0	 r0	 sp	 ror r0										
strcs	r0	 [r2]	 -r4											
streq	r0	 [r0	 -lr]											
andeq	r0	 r0	 r7	 ror #1										
movweq	r0	 #4099	"; 0x1003"											
strvc	r0	 [r7	 -r1	 lsr #6]										
movweq	r0	 #37	"; 0x25"											
cfstrshi	mvf0	 [r7	 #-64]	"; 0xffffffc0"										
streq	r0	 [r0]	 #-37	"; 0xffffffdb"										
eoreq	lr	 sl	 r7	 lsl #20										
andcs	r0	 r3	 #0	8										
ldrhi	r0	 [r3	 -r2	 lsl #10]!										
movweq	r0	 #266	"; 0x10a"											
strcc	r0	 [r5	 #-1333]	"; 0xfffffacb"										
andeq	fp	 r0	 sp	 lsr r2										
movweq	r3	 #26371	"; 0x6703"											
beq	145a28 <__undef_stack+0x33a68>													
andeq	r9	 r0	 sl	 lsl r6										
streq	r0	 [r8	 #-3075]	"; 0xfffff3fd"										
eoreq	ip	 r6	 sp	 lsl #20										
stmdbeq	pc	 {r8	 r9}	"; <UNPREDICTABLE>"										
andeq	r3	 r9	 r7	 lsl #14										
andne	r0	 r3	 r0	 lsl #8										
blcs	85248 <SLCRL2cRamConfig+0x65046>													
movweq	r0	 #3												
stccc	11	 cr0	 [r5]	 {4}										
andeq	r2	 r0	 pc	 lsl #6										
stceq	3	 cr0	 [r5]	 {4}										
andeq	r8	 r9	 r7	 lsl #18										
svcls	0x00070400													
streq	r0	 [r0]	 #-9											
andeq	ip	 r9	 r7	 lsl #26										
strvs	r0	 [r7]	 -r0	 lsl #8										
streq	r0	 [r0]	 #-62	"; 0xffffffc2"										
ldrls	r0	 [r1]	 -r5	 lsl #26										
movweq	r0	 #16384	"; 0x4000"											
strvc	r0	 [r7]	 #-3384	"; 0xfffff2c8"										
streq	r0	 [r0]	 #-64	"; 0xffffffc0"										
andseq	pc	 r5	 r7	 lsl #30										
movweq	r0	 #17408	"; 0x4400"											
svcvc	0x00070e24													
streq	r0	 [r0]	 #-53	"; 0xffffffcb"										
andeq	r0	 r4	 r4											
ldrcs	r0	 [r4]	 -r0	 lsl #10										
streq	r0	 [r0	 #-218]	"; 0xffffff26"										
subeq	sl	 fp	 lr	 lsl r0										
eorcs	r0	 r5	 #0	10										
streq	r0	 [r0	 #-235]	"; 0xffffff15"										
andseq	r3	 r1	 fp	 lsr #32										
ldrne	r0	 [r1	 -r0	 lsl #10]!										
streq	r0	 [r0	 #-124]	"; 0xffffff84"										
andseq	r9	 r8	 r7	 lsr r1										
svcge	0x00450500													
streq	r0	 [r0	 #-32]	"; 0xffffffe0"										
andseq	sl	 r9	 r1	 asr r2										
rsbmi	r0	 r3	 #0	10										
streq	r0	 [r0	 #-65]	"; 0xffffffbf"										
andseq	r6	 r6	 r9	 ror r4										
orreq	r0	 r3	 r0	 lsl #10										
andeq	sp	 r0	 sp	 lsl #17										
bge	6c2c8 <SLCRL2cRamConfig+0x4c0c6>													
streq	r0	 [r0	 #-137]	"; 0xffffff77"										
blhi	ffb04558 <LRemap+0x1b04549>													
stcge	0,00E+00	 cr0	 [r5	 #-0]										
addeq	lr	 ip	 r1	 lsl #18										
bicseq	r0	 r7	 r0	 lsl #10										
strdeq	lr	 [r0]	 -r9											
stmdbls	r1	 {r0	 r2	 r8	 sl	 ip	 sp	 lr	 pc}					
streq	r0	 [r0	 #-97]	"; 0xffffff9f"										
		"; <UNDEFINED> instruction: 0xb71801f6"												
		"; <UNDEFINED> instruction: 0xf8050000"												
rsceq	r0	 fp	 r1	 lsl #12										
addeq	r0	 fp	 #0	10										
andeq	pc	 r0	 r8	 asr r4	"; <UNPREDICTABLE>"									
strpl	r8	 [r2]	 -r5	 lsl #24										
streq	r0	 [r0	 #-250]	"; 0xffffff06"										
subgt	r0	 r9	 #-805306360	"; 0xd0000008"										
mrsls	r0	 (UNDEF: 5)												
adcseq	r6	 r6	 r2	 lsl #24										
addseq	r0	 r2	 #0	10										
andeq	r0	 r1	 r2	 asr r4										
ble	a8b1c <SLCRL2cRamConfig+0x8891a>													
streq	r0	 [r0	 #-74]	"; 0xffffffb6"										
svc	0x00d80299													
bls	143f14 <__undef_stack+0x31f54>													
rsceq	r5	 r0	 r2	 lsl #28										
addseq	r0	 fp	 #0	10										
andeq	r6	 r0	 r8	 lsr #28										
stc2	15	 cr9	 [r2	 #-20]	"; 0xffffffec"									
streq	r0	 [r0	 #-219]	"; 0xffffff25"										
blmi	15449ac <__undef_stack+0x14329ec>													
mrsge	r0	 (UNDEF: 5)												
rsceq	r8	 r2	 r2	 lsl #26										
adceq	r0	 r8	 #0	10										
andeq	sl	 r0	 r1	 lsl #14										
stmdale	r2	 {r0	 r2	 r8	 fp	 sp	 pc}							
streq	r0	 [r0	 #-237]	"; 0xffffff13"										
ldrbeq	r0	 [lr	 #682]!	"; 0x2aa"										
strlt	r0	 [r5]	 #-1											
adceq	r3	 pc	 r2	 lsl #22										
adcseq	r0	 r5	 #0	10										
andeq	r6	 r0	 r7	 lsr r6										
andlt	fp	 r2	 r5	 lsl #12										
streq	r0	 [r0	 #-241]	"; 0xffffff0f"										
bvs	44a7c <SLCRL2cRamConfig+0x2487a>													
strgt	r0	 [r5	 -r0]											
subeq	sl	 sl	 r2	 lsl #14										
sbceq	r0	 r8	 #0	10										
andeq	fp	 r0	 r0	 lsr #9										
blx	b878c <SLCRL2cRamConfig+0x9858a>													
streq	r0	 [r0	 #-131]	"; 0xffffff7d"										
vrshr.s64	q0	 <illegal reg q1.5>	 #42											
strle	r0	 [r5]	 #-0											
adcseq	r4	 r5	 r2	 lsl #8										
sbcseq	r0	 sl	 #0	10										
andeq	fp	 r0	 sp	 asr fp										
stc2	11	 cr13	 [r2	 #-20]	"; 0xffffffec"									
streq	r0	 [r0	 #-242]	"; 0xffffff0e"										
b	a84b0c <__undef_stack+0x972b4c>													
str	r0	 [r5]	 -r0											
rsbeq	r9	 r3	 r2	 lsl #24										
rsceq	r0	 r7	 #0	10										
strdeq	r7	 [r0]	 -r2											
strvc	lr	 [r2	 #-2053]	"; 0xfffff7fb"										
streq	r0	 [r0	 #-178]	"; 0xffffff4e"										
ldmdagt	r6	 {r1	 r4	 r5	 r6	 r7	 r9}^							
vhadd.u8	d0	 d5	 d0											
rsbeq	pc	 r2	 r2	 lsl #26										
rscseq	r0	 r4	 #0	10										
strdeq	ip	 [r0]	 -r9											
strmi	r8	 [r3]	 #-517	"; 0xfffffdfb"										
streq	r0	 [r0	 #-230]	"; 0xffffff1a"										
ldmdbls	r6!	 {r0	 r1	 r7	 r8	 r9}^								
strhi	r0	 [r5]	 #-0											
adceq	r4	 sl	 r3	 lsl #16										
orreq	r0	 r9	 #0	10										
muleq	r1	 r9	 r6											
blle	e67fc <SLCRL2cRamConfig+0xc65fa>													
streq	r0	 [r0	 #-88]	"; 0xffffffa8"										
stmdbeq	r4	 {r1	 r4	 r7	 r8	 r9}^								
bls	143ff8 <__undef_stack+0x32038>													
sbcseq	sl	 sl	 r3	 lsl #28										
moveq	r0	 #0	10											
andeq	lr	 r0	 r4	 lsr #19										
blx	ec418 <SLCRL2cRamConfig+0xcc216>													
streq	r0	 [r0	 #-120]	"; 0xffffff88"										
stchi	3	 cr0	 [r2	 #-660]	"; 0xfffffd6c"									
stmdbge	r5	 {}	"; <UNPREDICTABLE>"											
rsbseq	r1	 lr	 r3	 lsl #26										
		"; <UNDEFINED> instruction: 0x03ac0500"												
andeq	r7	 r0	 r6	 asr #30										
andne	sl	 r3	 #5	30										
streq	r0	 [r0	 #-234]	"; 0xffffff16"										
cmnlt	r0	 #180	6	"; 0xd0000002"										
stmdblt	r5	 {}	"; <UNPREDICTABLE>"											
sbcseq	r2	 ip	 r3	 lsl #14										
		"; <UNDEFINED> instruction: 0x03bf0500"												
andeq	r7	 r0	 lr	 asr r3										
stfpld	f4	 [r3	 #-20]	"; 0xffffffec"										
streq	r0	 [r0	 #-115]	"; 0xffffff8d"										
		"; <UNDEFINED> instruction: 0xff9703c6"												
stmdagt	r5	 {}	"; <UNPREDICTABLE>"											
rscseq	r9	 pc	 r3	 lsl #12										
biceq	r0	 lr	 #0	10										
andeq	pc	 r0	 r0	 ror lr	"; <UNPREDICTABLE>"									
movwgt	ip	 #16133	"; 0x3f05"											
streq	r0	 [r0	 #-180]	"; 0xffffff4c"										
mcr	3	3	 r0	 cr13	 cr10	 {6}								
blle	144064 <__undef_stack+0x320a4>													
sbceq	r0	 r9	 r3											
mvneq	r0	 #0	10											
andeq	r0	 r1	 r9	 lsr #20										
cfsh32pl	mvfx14	 mvfx3	 #5											
andeq	r0	 r0	 r4	 asr #1										
streq	r0	 [r0	 #-4]											
subeq	r7	 r3	 r7	 lsr #18										
cfstr32pl	mvfx0	 [r8]	 #-0											
streq	r0	 [r0	 #-61]	"; 0xffffffc3"										
subeq	r7	 r3	 sl	 lsr #8										
orreq	r0	 r8	 r0	 lsl #10										
andeq	r2	 r0	 pc	 ror r1										
stmdb	r1	 {r0	 r2	 r8	 fp	 pc}								
streq	r0	 [r0	 #-60]	"; 0xffffffc4"										
rsbsmi	r0	 r1	 sl	 lsl #3										
blhi	1440a4 <__undef_stack+0x320e4>													
eorseq	r1	 r4	 r1	 lsl #20										
orreq	r0	 ip	 r0	 lsl #10										
andeq	r1	 r0	 sl	 lsr #18										
strcs	r8	 [r1]	 -r5	 lsl #26										
streq	r0	 [r0	 #-25]	"; 0xffffffe7"										
ldrcc	r0	 [fp	 lr	 lsl #3]										
svchi	0x00050000													
eoreq	r7	 r1	 r1	 lsl #22										
orrseq	r0	 lr	 r0	 lsl #12										
andeq	r0	 r0	 r1	 lsl #13										
beq	720e4 <SLCRL2cRamConfig+0x51ee2>													
streq	r0	 [r0	 #-69]	"; 0xffffffbb"										
		"; <UNDEFINED> instruction: 0x272b01b9"												
blt	1440dc <__undef_stack+0x3211c>													
andeq	r0	 r6	 r1	 lsl #28										
		"; <UNDEFINED> instruction: 0x01bb0500"												
andeq	r3	 r0	 r3	 lsr #1										
		"; <UNDEFINED> instruction: 0xf601bc05"												
streq	r0	 [r0	 #-28]	"; 0xffffffe4"										
blcs	13047e8 <__undef_stack+0x11f2828>													
cdplt	0	0	 cr0	 cr5	 cr0	 {0}								
eorseq	r5	 r5	 r1	 lsl #18										
		"; <UNDEFINED> instruction: 0x01bf0500"												
		"; <UNDEFINED> instruction: 0x00000fba"												
strlt	ip	 [r1]	 -r5											
streq	r0	 [r0	 #-15]											
cmpne	r6	 r1	 asr #3											
andgt	r0	 r5	 #0											
andseq	r8	 fp	 r1	 lsl #2										
biceq	r0	 r3	 r0	 lsl #10										
andeq	r1	 r0	 r2	 asr r1										
ble	75138 <SLCRL2cRamConfig+0x54f36>													
streq	r0	 [r0	 #-63]	"; 0xffffffc1"										
bcs	fec04840 <LRemap+0xc04831>													
strgt	r0	 [r5]	 -r0											
andeq	r0	 r6	 r1	 lsl #20										
biceq	r0	 r7	 r0	 lsl #10										
andeq	r2	 r0	 sl	 lsl #1										
stc	14	 cr12	 [r1	 #-20]	"; 0xffffffec"									
streq	r0	 [r0]	 -r6	 lsr #32										
blcs	ffa848f0 <LRemap+0x1a848e1>													
strhi	r0	 [r5	 -r0]											
andseq	r0	 r8	 r2	 lsl #24										
addeq	r0	 r8	 #0	10										
		"; <UNDEFINED> instruction: 0x00000cbf"												
cdple	9	0	 cr8	 cr2	 cr5	 {0}								
streq	r0	 [r0	 #-15]											
lfmcs	f0	2	 [pc]	 {138}	"; 0x8a"									
blhi	144168 <__undef_stack+0x321a8>													
eorseq	sl	 r7	 r2	 lsl #30										
addeq	r0	 ip	 #0	10										
andeq	r2	 r0	 lr	 asr #26										
strge	r8	 [r2]	 -r5	 lsl #26										
streq	r0	 [r0	 #-60]	"; 0xffffffc4"										
sfmcc	f0	4	 [r2]	 #568	"; 0x238"									
svchi	0x00050000													
andeq	r8	 lr	 r2	 lsl #28										
addseq	r0	 r0	 #0	10										
		"; <UNDEFINED> instruction: 0x000026b8"												
andcs	r9	 r2	 r5	 lsl #2										
streq	r0	 [r0	 #-1]											
		"; <UNDEFINED> instruction: 0x012c0292"												
movwls	r0	 #20480	"; 0x5000"											
andeq	r1	 r1	 r2	 lsl #22										
addseq	r0	 r4	 #0	10										
ldrdeq	r0	 [r0]	 -sl											
svclt	0x00029505													
streq	r0	 [r0]	 -lr											
stmibeq	fp!	 {r1	 r5	 r7	 r9}									
strle	r0	 [r6	 -r0]											
eoreq	r8	 r1	 r2	 lsl #22										
orreq	r0	 sp	 #0	12										
andeq	lr	 r0	 r5	 lsl #29										
strgt	r9	 [r3	 -r5	 lsl #4]										
		"; <UNDEFINED> instruction: 0x0600001a"												
svccs	0x005c0398													
stcls	0	 cr0	 [r5	 #-0]										
eorseq	sl	 pc	 r3	 lsl #4										
andeq	r0	 r0	 lr	 lsl #4										
bicseq	r0	 pc	 r2											
mrseq	r0	 (UNDEF: 2)												
strdeq	r0	 [sp]	 -fp											
tsteq	r1	 r1	 lsl #2											
mrseq	r0	 (UNDEF: 0)												
cdpcs	0	0	 cr0	 cr1	 cr0	 {0}								
rsbsvc	r2	 r3	 #46	30	"; 0xb8"									
bcc	19001b4 <__undef_stack+0x17ee1f4>													
stclvs	8	 cr7	 [r9]	 #-368	"; 0xfffffe90"									
ldclpl	14	 cr6	 [r8]	 #-420	"; 0xfffffe5c"									
cfstrdpl	mvd6	 [fp]	 #-460	"; 0xfffffe34"										
ldrtcc	r3	 [r1]	 #-50	"; 0xffffffce"										
ldrbvs	r3	 [ip	 -lr	 lsr #8]										
cmpvs	ip	 lr	 ror #10											
mrcvs	13	2	 r6	 cr12	 cr2	 {3}								
rsbvc	r5	 r1	 #116	24	"; 0x7400"									
ldmdbvs	r8!	 {r0	 r2	 r3	 r5	 r6	 r8	 sl	 fp	 sp}^				
stmdavc	lr!	 {r2	 r3	 r5	 r6	 r8	 fp	 sp	 lr}^					
rsbvs	r6	 r1	 #188743680	"; 0xb400000"										
cdpvs	1,20E+01	6	 cr5	 cr9	 cr9	 {3}								
ldrbtvs	r6	 [r5]	 #-3171	"; 0xfffff39d"										
bcc	19001f4 <__undef_stack+0x17ee234>													
stclvs	8	 cr7	 [r9]	 #-368	"; 0xfffffe90"									
ldclpl	14	 cr6	 [r8]	 #-420	"; 0xfffffe5c"									
cfstrdpl	mvd6	 [fp]	 #-460	"; 0xfffffe34"										
ldrtcc	r3	 [r1]	 #-50	"; 0xffffffce"										
ldrbvs	r3	 [ip	 -lr	 lsr #8]										
cmpvs	ip	 lr	 ror #10											
mrcvs	13	2	 r6	 cr12	 cr2	 {3}								
rsbvc	r5	 r1	 #116	24	"; 0x7400"									
ldmdbvs	r8!	 {r0	 r2	 r3	 r5	 r6	 r8	 sl	 fp	 sp}^				
stmdavc	lr!	 {r2	 r3	 r5	 r6	 r8	 fp	 sp	 lr}^					
rsbvs	r6	 r1	 #188743680	"; 0xb400000"										
cdpvs	12	6	 cr5	 cr9	 cr9	 {3}								
ldrbtvs	r6	 [r5]	 #-3171	"; 0xfffff39d"										
ldmdbvc	r3!	 {r0	 r2	 r5	 r6	 sl	 fp	 ip	 lr}^					
bcc	1900268 <__undef_stack+0x17ee2a8>													
stclvs	8	 cr7	 [r9]	 #-368	"; 0xfffffe90"									
ldclpl	14	 cr6	 [r8]	 #-420	"; 0xfffffe5c"									
cfstrdpl	mvd6	 [fp]	 #-460	"; 0xfffffe34"										
ldrtcc	r3	 [r1]	 #-50	"; 0xffffffce"										
ldrbvs	r3	 [ip	 -lr	 lsr #8]										
cmpvs	ip	 lr	 ror #10											
mrcvs	13	2	 r6	 cr12	 cr2	 {3}								
rsbvc	r5	 r1	 #116	24	"; 0x7400"									
ldmdbvs	r8!	 {r0	 r2	 r3	 r5	 r6	 r8	 sl	 fp	 sp}^				
stmdavc	lr!	 {r2	 r3	 r5	 r6	 r8	 fp	 sp	 lr}^					
rsbvs	r6	 r1	 #188743680	"; 0xb400000"										
cdpvs	12	6	 cr5	 cr9	 cr9	 {3}								
ldrbtvs	r6	 [r5]	 #-3171	"; 0xfffff39d"										
cmnvs	sp	 r5	 ror #24											
cdpvs	8	6	 cr6	 cr9	 cr3	 {3}								
bcc	1900270 <__undef_stack+0x17ee2b0>													
stclvs	8	 cr7	 [r9]	 #-368	"; 0xfffffe90"									
ldclpl	14	 cr6	 [r8]	 #-420	"; 0xfffffe5c"									
cfstrdpl	mvd6	 [fp]	 #-460	"; 0xfffffe34"										
ldrtcc	r3	 [r1]	 #-50	"; 0xffffffce"										
ldrbvs	r3	 [ip	 -lr	 lsr #8]										
cmpvs	ip	 lr	 ror #10											
mrcvs	13	2	 r6	 cr12	 cr2	 {3}								
stmdbvs	ip!	 {r2	 r4	 r5	 r6	 sl	 fp	 ip	 lr}^					
cmnvs	r7	 #25088	"; 0x6200"											
rsbvc	r5	 r1	 #25344	"; 0x6300"										
ldmdbvs	r8!	 {r0	 r2	 r3	 r5	 r6	 r8	 sl	 fp	 sp}^				
stmdavc	lr!	 {r2	 r3	 r5	 r6	 r8	 fp	 sp	 lr}^					
rsbvs	r6	 r1	 #188743680	"; 0xb400000"										
cdpcs	12	3	 cr5	 cr4	 cr9	 {3}								
ldcpl	14	 cr2	 [r3]	 #-224	"; 0xffffff20"									
stclvs	14	 cr6	 [r3]	 #-420	"; 0xfffffe5c"									
rsbeq	r6	 r5	 r5	 ror r4										
cmnvc	r5	 #0	2											
tsteq	r0	 lr	 lsr #6											
ldrbtvc	r0	 [r3]	 #-0											
cdpcs	9,00E+00	6	 cr6	 cr15	 cr4	 {3}								
andeq	r0	 r2	 r8	 rrx										
cdpvs	15	6	 cr5	 cr1	 cr0	 {0}								
stmdavs	lr!	 {r0	 r1	 r4	 r5	 r6	 r8	 fp	 sp	 lr}				
andeq	r0	 r0	 r0	 lsl #4										
cfldr64vs	mvdx6	 [r7]	 #-440	"; 0xfffffe48"										
stmdavs	lr!	 {r0	 r3	 r5	 r6	 r9	 sp	 lr}						
andeq	r0	 r0	 r0	 lsl #4										
strbtvs	r6	 [lr]	 -r3	 ror #30										
stmdavs	lr!	 {r0	 r3	 r5	 r6	 r8	 r9	 sl	 sp	 lr}				
andeq	r0	 r0	 r0	 lsl #6										
strbvs	r6	 [r5	 #-1385]!	"; 0xfffffa97"										
stmdavs	lr!	 {r1	 r2	 r5	 r6	 ip	 sp	 lr}						
andeq	r0	 r0	 r0	 lsl #8										
strbtvc	r6	 [r1]	 #-1382	"; 0xfffffa9a"										
cmnvc	r5	 #1342177287	"; 0x50000007"											
movweq	r6	 #2094	"; 0x82e"											
ldrbtvc	r0	 [r3]	 #-0											
strbtvs	r6	 [r5]	 -r4	 ror #8										
streq	r6	 [r0	 #-2094]	"; 0xfffff7d2"										
ldrbtvc	r0	 [r3]	 #-0											
ldrbvs	r6	 [r2	 -r4	 ror #2]!										
streq	r6	 [r0	 #-2094]	"; 0xfffff7d2"										
ldrbvs	r0	 [r2	 #-0]!											
cdpcs	14	7	 cr6	 cr4	 cr5	 {3}								
andeq	r0	 r3	 r8	 rrx										
ldmdbvc	r4!	 {r8	 r9	 sl	 fp	 ip	 lr}^							
mrccs	5	3	 r6	 cr3	 cr0	 {3}								
andeq	r0	 r3	 r8	 rrx										
ldmdbvc	r4!	 {r8	 r9	 sl	 fp	 ip	 lr}^							
mrccs	5	3	 r6	 cr3	 cr0	 {3}								
andeq	r0	 r4	 r8	 rrx										
strbvs	r5	 [r4	 #-3840]!	"; 0xfffff100"										
ldfvse	f6	 [r5]	 #-408	"; 0xfffffe68"										
ldmdbvc	r4!	 {r2	 r4	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
mrccs	5	3	 r6	 cr3	 cr0	 {3}								
andeq	r0	 r4	 r8	 rrx										
cmnvs	pc	 #0	24											
rsbeq	r2	 r8	 fp	 ror #28										
strvc	r0	 [r0]	 #-3											
cmnvc	r5	 #121	"; 0x79"											
movweq	r6	 #2094	"; 0x82e"											
ldmdbvc	r4!	 {}^	"; <UNPREDICTABLE>"											
mrccs	5	3	 r6	 cr3	 cr0	 {3}								
andeq	r0	 r4	 r8	 rrx										
ldrbtvs	r7	 [r4]	 #-768	"; 0xfffffd00"										
stmdavs	lr!	 {r0	 r3	 r5	 r6	 r8	 r9	 sl	 fp	 sp	 lr}			
andeq	r0	 r0	 r0	 lsl #6										
andeq	r0	 r5	 #0											
andseq	r0	 r0	 r8	 asr r5										
tsteq	r0	 r3	 lsl #4											
teqcc	fp	 lr	 lsr #26											
strvc	r2	 [r8	 -r8	 lsl #8]										
strcs	fp	 [r8	 #-8]											
strvc	r6	 [r3]	 #-2857	"; 0xfffff4d7"										
stmdbne	r2	 {r1	 r2	 r3	 r5	 r9}^								
mcrcc	9	0	 r2	 cr2	 cr3	 {1}								
andeq	r0	 r2	 r7	 lsl r2										
adcseq	r0	 r3	 r1	 lsl #2										
andeq	r0	 r2	 r0											
andeq	r0	 r0	 r0	 lsr r0										
cdpeq	1	15	 cr0	 cr11	 cr2	 {0}								
tsteq	r1	 sp												
andeq	r0	 r0	 r1	 lsl #2										
andeq	r0	 r0	 r0	 lsl #2										
svccs	0x002e2e01													
rsbeq	r7	 r3	 r3	 ror r2										
cmnvc	r5	 #0	2											
cmnvs	r5	 #1593835520	"; 0x5f000000"											
tsteq	r0	 lr	 lsr #6											
strbvs	r0	 [r1	 #-0]!											
rsbeq	r2	 r8	 r3	 ror lr										
andeq	r0	 r0	 r1											
cfstr32cc	mvfx0	 [r2]	 {-0}											
movweq	r1	 #7												
cdpcs	0	0	 cr0	 cr1	 cr2	 {6}								
eorscc	r2	 r1	 r1	 lsr fp										
strcs	r1	 [r2]	 #-3331	"; 0xfffff2fd"										
svccs	0x002d2f01													
svccs	0x002c302d													
cdpcs	3	6	 cr0	 cr1	 cr11	 {2}								
andls	r0	 r8	 r3	 lsl #24										
stccs	13	 cr2	 [pc	 #-188]!	"; 1bc <L2CCDataLatency+0x9b>"									
teqeq	pc	 #3008	"; 0xbc0"											
stmdavs	r8!	 {r0	 r2	 r4	 r9	 sl	 fp	 sp}^						
andeq	r0	 r4	 #0	4										
streq	r0	 [r2]	 #-132	"; 0xffffff7c"										
andeq	r8	 r0	 #134217728	"; 0x8000000"										
rsbpl	r0	 r3	 r4	 lsl #4										
bmi	19810a8 <__undef_stack+0x186f0e8>													
stccs	13	 cr2	 [pc	 #-188]!	"; 1dc <L2CCDataLatency+0xbb>"									
svccs	0x002f2d2f													
svccs	0x002d2f30													
svccs	0x002d2f2d													
cdpcs	3	6	 cr0	 cr5	 cr15	 {1}								
svccs	0x00821103													
svccs	0x002d2f2d													
teqeq	pc	 #45	30	"; 0xb4"										
svccs	0x00852e6d													
svccs	0x002d2f2d													
stmdble	pc!	 {r0	 r2	 r3	 r5	 r8	 r9	 sl	 fp	 sp}	"; <UNPREDICTABLE>"			
stccs	13	 cr2	 [pc	 #-188]!	"; 208 <L2CCDataLatency+0xe7>"									
svccs	0x002f2d2f													
tsteq	r0	 r2	 lsl #4											
andeq	sl	 r0	 r1	 lsl #30										
andcc	r0	 r0	 r0	 lsl #4										
andeq	r0	 r0	 #0											
vstreq	d15	 [lr	 #-4]											
mrseq	r0	 (UNDEF: 17)												
andeq	r0	 r0	 r1											
tsteq	r0	 r1												
teqvc	pc	 #736	"; 0x2e0"											
andeq	r6	 r0	 r2	 ror r3										
svcpl	0x00736561													
cdpcs	14	6	 cr6	 cr3	 cr5	 {3}								
andeq	r0	 r1	 r3	 rrx										
cmnvc	r5	 #0	2											
tsteq	r0	 lr	 lsr #16											
andeq	r0	 r0	 r0											
stmdbeq	r4!	 {r0	 r2	 r9}^										
movwgt	r0	 #12304	"; 0x3010"											
teqcc	lr	 r0	 lsl #2											
eoreq	r3	 pc	 #-1073741814	"; 0xc000000a"										
stccs	9	 cr1	 [pc	 #-136]!	"; 294 <L2CCDataLatency+0x173>"									
cdpcs	3	7	 cr0	 cr8	 cr15	 {1}								
svccs	0x002d2f19													
strvs	r1	 [lr	 -r3	 lsl #12]!										
andeq	r2	 r0	 #45	30	"; 0xb4"									
rsbeq	r0	 r8	 r4	 lsl #4										
strvs	r0	 [r2	 -r2	 lsl #8]										
andeq	r0	 r4	 #0	4										
strbhi	sl	 [r7	 #-895]!	"; 0xfffffc81"										
movteq	r5	 #43011	"; 0xa803"											
svccs	0x00200814													
svccs	0x002d2f2d													
teqeq	pc	 #45	30	"; 0xb4"										
bne	cbcf8 <SLCRL2cRamConfig+0xabaf6>													
svccs	0x002d2f82													
svccs	0x002d2f2d													
cdpcs	3	6	 cr0	 cr4	 cr15	 {1}								
stccs	7	 cr7	 [pc	 #-32]!	"; 340 <L2CCDataLatency+0x21f>"									
svccs	0x00152a2f													
teqeq	pc	 #45	30	"; 0xb4"										
stccs	14	 cr2	 [pc	 #-44]!	"; 340 <L2CCDataLatency+0x21f>"									
stccs	13	 cr2	 [pc	 #-188]!	"; 2b4 <L2CCDataLatency+0x193>"									
stmdbvc	r3	 {r0	 r1	 r2	 r3	 r5	 r8	 r9	 sl	 fp	 sp}			
svccs	0x002d2f2e													
eoreq	r4	 pc	 #46080	"; 0xb400"										
tsteq	r1	 r2												
andeq	r0	 r0	 r7	 asr #10										
eorseq	r0	 r1	 r2											
mrseq	r0	 (UNDEF: 2)												
strdeq	r0	 [sp]	 -fp											
tsteq	r1	 r1	 lsl #2											
mrseq	r0	 (UNDEF: 0)												
cdpcs	0	0	 cr0	 cr1	 cr0	 {0}								
rsbsvc	r2	 r3	 #46	30	"; 0xb8"									
tstvs	r0	 r3	 rrx											
ldrbvs	r7	 [pc]	 -r5	 ror #6										
mcrcs	14	3	 r6	 cr3	 cr5	 {3}								
andeq	r0	 r1	 r3	 rrx										
cmnvc	r5	 #0	2											
tsteq	r0	 lr	 lsr #16											
andeq	r0	 r0	 r0											
bleq	1900bd4 <__undef_stack+0x17eec14>													
stmdahi	r3	 {r4}												
blcs	5407cc <__undef_stack+0x42e80c>													
rsceq	r0	 sl	 r1	 lsr r3										
svcvc	0x00a9039e													
cdpcs	3	7	 cr0	 cr0	 cr10	 {2}								
cdpcs	3,00E+00	0	 cr0	 cr13	 cr9	 {3}								
sfmcs	f7	4	 [lr	 #-12]!										
svccs	0x00302f33													
andvc	r2	 r3	 #3264	"; 0xcc0"										
stfcss	f3	 [sp	 #-184]!	"; 0xffffff48"										
svccs	0x00302f33													
blcs	bcc0b8 <__undef_stack+0xaba0f8>													
stccs	7	 cr7	 [lr	 #-12]!										
ldccs	13	 cr2	 [r5	 #-180]!	"; 0xffffff4c"									
ldccs	13	 cr2	 [r2	 #-200]!	"; 0xffffff38"									
svccs	0x002b3530													
svccs	0x002f2c2f													
svccs	0x0030292f													
tstle	r3	 pc	 lsr #30											
andvs	r2	 r3	 #0	28										
cdpcs	3	7	 cr0	 cr3	 cr10	 {2}								
stmdbvc	r3	 {r0	 r2	 r3	 r5	 r6	 sl	 ip	 sp}					
stccs	13	 cr2	 [sp	 #-184]!	"; 0xffffff48"									
bleq	cb8d4 <SLCRL2cRamConfig+0xab6d2>													
strvc	r2	 [r3	 #-3374]	"; 0xfffff2d2"										
cfstr32cs	mvfx3	 [sp	 #-184]!	"; 0xffffff48"										
stccs	13	 cr2	 [sp	 #-180]!	"; 0xffffff4c"									
svccs	0x002e0a03													
teqcc	ip	 pc	 lsr #22											
stfcss	f3	 [sl	 #-168]!	"; 0xffffff58"										
teqeq	sp	 #2880	"; 0xb40"											
teqeq	r0	 #10	28	"; 0xa0"										
strvc	r2	 [r3]	 -sp	 lsl #28										
vstreq	d2	 [r3	 #-184]	"; 0xffffff48"										
cdpcs	3	7	 cr0	 cr5	 cr14	 {1}								
cdpcs	3	0	 cr0	 cr12	 cr12	 {1}								
teqcc	lr	 #12582912	"; 0xc00000"											
svccs	0x00302934													
mrccs	3	3	 r0	 cr3	 cr4	 {1}								
svccs	0x00332d2d													
teqeq	r1	 #48	30	"; 0xc0"										
stceq	1,40E+01	 cr2	 [r3]	 {119}	"; 0x77"									
strvc	r2	 [r3]	 #-3374	"; 0xfffff2d2"										
strcc	r2	 [sp	 #-3374]!	"; 0xfffff2d2"										
eorcc	r3	 sp	 #-805306366	"; 0xd0000002"										
cdpcs	3	0	 cr0	 cr11	 cr15	 {1}								
svccs	0x002e7903													
svccs	0x002f2f30													
teqcc	lr	 #786432	"; 0xc0000"											
svccs	0x002f2f2c													
svccs	0x002f2f2f													
eorcc	r7	 lr	 r3	 lsl #14										
svccs	0x002f2f2f													
teqcc	pc	 pc	 lsr #30											
movteq	r4	 #40963	"; 0xa003"											
cmneq	fp	 #1824	"; 0x720"											
strvc	r2	 [r3]	 -r9	 lsl #28										
stccs	13	 cr2	 [sp	 #-184]!	"; 0xffffff48"									
eorcc	r3	 sp	 #53	"; 0x35"										
teqcc	lr	 #201326592	"; 0xc000000"											
stccs	13	 cr2	 [sp	 #-180]!	"; 0xffffff4c"									
eorcc	r3	 sp	 #53	"; 0x35"										
bvc	cb578 <SLCRL2cRamConfig+0xab376>													
stccs	13	 cr2	 [sp	 #-184]!	"; 0xffffff48"									
beq	cb978 <SLCRL2cRamConfig+0xab776>													
eorcc	r2	 sp	 #2944	"; 0xb80"										
svccs	0x0030342d													
svccs	0x00312f30													
cdpcs	3	6	 cr0	 cr15	 cr15	 {1}								
teqeq	lr	 #805306368	"; 0x30000000"											
eorcc	r2	 pc	 r3	 ror lr	"; <UNPREDICTABLE>"									
svccs	0x0030322b													
eorcc	r2	 pc	 r1	 lsr pc	"; <UNPREDICTABLE>"									
cdpcs	3	7	 cr0	 cr4	 cr13	 {1}								
teqeq	lr	 #3	26	"; 0xc0"										
ldccs	14	 cr2	 [r1	 #-464]!	"; 0xfffffe30"									
svccs	0x00312d32													
ldccs	15	 cr2	 [r0	 #-188]!	"; 0xffffff44"									
teqeq	lr	 #3	30											
mcrcs	14	0	 r2	 cr3	 cr2	 {2}								
ldmdaeq	r3	 {r1	 r3	 r6	 r9	 ip	 sp}							
blcs	5542dc <__undef_stack+0x44231c>													
rsceq	r0	 sl	 r1	 lsr r3										
svcvc	0x009c039e													
svccs	0x00682b4a													
bvc	cd1c8 <SLCRL2cRamConfig+0xacfc6>													
strcc	r3	 [r9	 #-1326]!	"; 0xfffffad2"										
teqeq	lr	 #196608	"; 0x30000"											
blcs	a8bd48 <__undef_stack+0x979d88>													
strtcc	r3	 [r9]	 #-1330	"; 0xffffface"										
teqeq	ip	 #687865856	"; 0x29000000"											
stceq	14	 cr2	 [r3]	 {117}	"; 0x75"									
teqeq	r1	 #11776	"; 0x2e00"											
ldccs	14	 cr2	 [r0	 #-448]!	"; 0xfffffe40"									
teqeq	lr	 #768	"; 0x300"											
eorcc	r2	 pc	 r9	 ror lr	"; <UNPREDICTABLE>"									
lfmcs	f3	4	 [r0	 #-188]!	"; 0xffffff44"									
cfstr32cs	mvfx7	 [lr]	 #-12											
eorcc	r3	 sp	 #188743680	"; 0xb400000"										
eorcc	r3	 sp	 sp	 lsr #4										
ldmdbcs	r0!	 {r0	 r2	 r4	 r5	 r8	 r9	 fp	 sp}					
bcs	c0ba20 <__undef_stack+0xaf9a60>													
ldccs	15	 cr2	 [r0	 #-192]!	"; 0xffffff40"									
svccs	0x002b302d													
tstle	r3	 pc	 lsr #30											
stcpl	14	 cr2	 [r3]	 {-0}										
cdpcs	3	7	 cr0	 cr9	 cr10	 {2}								
stccs	15	 cr2	 [ip	 #-432]!	"; 0xfffffe50"									
bcs	c4ca1c <__undef_stack+0xb3aa5c>													
teqcc	r1	 r1	 lsr sl											
strvc	r3	 [r3	 -sl	 lsr #12]										
cdpcs	3,00E+00	0	 cr0	 cr10	 cr14	 {1}								
teqeq	lr	 #12582912	"; 0xc00000"											
bcs	b0bdb8 <__undef_stack+0x9f9df8>													
		"; <UNDEFINED> instruction: 0x76032c33"												
cdpcs	3	0	 cr0	 cr13	 cr14	 {1}								
stccs	9	 cr7	 [lr	 #-12]!										
mrccs	3,00E+00	3	 r0	 cr10	 cr3	 {1}								
teqeq	sp	 #2880	"; 0xb40"											
svccs	0x002f2e0a													
ldmdbcs	r2!	 {r0	 r3	 r5	 sl	 fp	 sp}							
stccs	13	 cr2	 [sp	 #-180]!	"; 0xffffff4c"									
svccs	0x002e0a03													
eorcc	r2	 fp	 #3264	"; 0xcc0"										
teqeq	lr	 #49152	"; 0xc000"											
eorcc	r2	 sp	 r6	 ror lr										
cdpcs	3	0	 cr0	 cr10	 cr13	 {1}								
svccs	0x002e7403													
mcrcs	3	0	 r0	 cr10	 cr0	 {1}								
teqeq	lr	 #49152	"; 0xc000"											
ldrtcc	r2	 [r5]	 #-3706	"; 0xfffff186"										
mrccs	3	3	 r0	 cr9	 cr1	 {1}								
stmdbcs	fp!	 {r0	 r1	 r3	 r5	 r9	 ip	 sp}						
teqeq	lr	 #3	28	"; 0x30"										
ldccs	14	 cr2	 [r1]	 #-484	"; 0xfffffe1c"									
andvc	r2	 r3	 #52	26	"; 0xd00"									
teqeq	r4	 #2944	"; 0xb80"											
stmdavc	r3	 {r0	 r3	 r9	 sl	 fp	 sp}							
teqcc	pc	 lr	 lsr #32											
blcs	b9e1fc <__undef_stack+0xa8c23c>													
eorcc	r3	 sp	 #47185920	"; 0x2d00000"										
eorcc	r3	 pc	 #-805306366	"; 0xd0000002"										
mrccs	3	3	 r0	 cr10	 cr5	 {1}								
svccs	0x00312c2f													
stmdbcs	sl!	 {r0	 r1	 r3	 r5	 r8	 r9	 ip	 sp}					
eorcc	r3	 sp	 r4	 lsr r0										
svccs	0x002e7a03													
svccs	0x00293032													
svccs	0x002f2f2f													
eorcc	r7	 lr	 #201326592	"; 0xc000000"										
svccs	0x002f2f30													
svccs	0x002f2f2f													
svcvc	0x00b70331													
svccs	0x006a294a													
teqcc	ip	 #44	26	"; 0xb00"										
teqcc	r0	 #46080	"; 0xb400"											
strtcc	r7	 [lr]	 -r3	 lsl #20										
cdpcs	3	7	 cr0	 cr8	 cr13	 {1}								
stmdbcs	lr!	 {r0	 r1	 sl	 fp}									
eorcc	r2	 r9	 #52	20	"; 0x34000"									
teqeq	pc	 #49	30	"; 0xc4"										
		"; <UNDEFINED> instruction: 0x36322e72"												
stccs	7	 cr7	 [lr	 #-12]!										
cfldr32cs	mvfx3	 [r0	 #-180]!	"; 0xffffff4c"										
teqeq	ip	 #50	30	"; 0xc8"										
stccs	14	 cr2	 [ip	 #-488]!	"; 0xfffffe18"									
beq	cbb10 <SLCRL2cRamConfig+0xab90e>													
eorcc	r2	 sp	 #2944	"; 0xb80"										
eorcc	r3	 pc	 sp	 lsr #6										
ldmdbcs	r4!	 {r0	 r1	 r2	 r3	 r5	 r9	 fp	 sp}					
teqeq	r5	 #52	20	"; 0x34000"										
teqeq	r6	 #1952	"; 0x7a0"											
teqeq	r5	 #1952	"; 0x7a0"											
		"; <UNDEFINED> instruction: 0x76032e7a"												
cdpcs	3	0	 cr0	 cr13	 cr14	 {1}								
ldccs	15	 cr2	 [r0	 #-188]!	"; 0xffffff44"									
teqeq	lr	 #201326592	"; 0xc000000"											
strvc	r2	 [r3]	 -fp	 lsl #28										
cdpcs	3	0	 cr0	 cr13	 cr14	 {1}								
svccs	0x002e7503													
svccs	0x00332f30													
teqeq	r1	 #43	30	"; 0xac"										
eorcc	r2	 pc	 #1824	"; 0x720"										
teqcc	sp	 #-805306366	"; 0xd0000002"											
teqcc	pc	 pc	 lsr #22											
cdpcs	3	2	 cr0	 cr14	 cr15	 {1}								
teqeq	lr	 #805306368	"; 0x30000000"											
eorscc	r6	 r3	 #48234496	"; 0x2e00000"										
eorcc	r3	 sl	 #-1610612734	"; 0xa0000002"										
movtvs	r3	 #56840	"; 0xde08"											
stmdbvs	r8	 {r0	 r1	 r3	 r6	 r8	 sl	 fp	 lr}^					
mrccs	3	3	 r0	 cr8	 cr6	 {1}								
ldmdbcs	r1	 {r0	 r1	 r4	 r5	 r9	 fp	 sp}^						
eorcc	r4	 sl	 #48	28	"; 0x300"									
stmdami	sp!	 {r1	 r3	 r5	 r8	 sl	 fp	 sp}^						
stmdbvc	r3	 {r0	 r2	 r3	 r6	 r9	 ip	 lr}						
eorcc	r5	 r9	 lr	 lsr #2										
bcs	c8afa0 <__undef_stack+0xb78fe0>													
subpl	r5	 fp	 #1073741835	"; 0x4000000b"										
teqpl	lr	 r3	 lsl #18											
bcs	c8c788 <__undef_stack+0xb7a7c8>													
teqeq	r4	 #204800	"; 0x32000"											
svcmi	0x00522e79													
teqeq	r0	 #10752	"; 0x2a00"											
andcc	r2	 r3	 r0	 asr lr										
tstpl	r3	 lr	 lsr #26											
ldrtvs	r0	 [r4]	 -sl	 asr #6										
andeq	r0	 r4	 #0	4										
subsne	r0	 r6	 #1610612736	"; 0x60000000"										
addcc	r8	 r7	 #393216	"; 0x60000"										
eorseq	r2	 r2	 sl	 lsr #28										
andeq	r0	 r2	 #33554432	"; 0x2000000"										
andeq	r1	 r0	 #116	8	"; 0x74000000"									
addseq	r0	 pc	 r4	 lsl #4										
cfstrscs	mvf0	 [r2	 #-8]											
andeq	r0	 r4	 #0	4										
streq	r0	 [r2]	 #-49	"; 0xffffffcf"										
andeq	r2	 r0	 #2	26	"; 0x80"									
stmdaeq	pc!	 {r2	 r9}	"; <UNPREDICTABLE>"										
blmi	124c484 <__undef_stack+0x113a4c4>													
blmi	b53858 <__undef_stack+0xa41898>													
teqcc	fp	 pc	 lsr #16											
eorcc	r3	 sl	 #-1342177278	"; 0xb0000002"										
blcs	c4b4dc <__undef_stack+0xb3951c>													
svccs	0x00304531													
svccs	0x002d2f2d													
svccs	0x004b3047													
stmdami	pc!	 {r0	 r2	 r3	 r5	 r8	 r9	 sl	 fp	 sp}	"; <UNPREDICTABLE>"			
eorcc	r3	 sl	 #1879048196	"; 0x70000004"										
svccs	0x00307d67													
mcrrcs	11	4	 r4	 fp	 cr9									
stmdami	ip	 {r2	 r3	 r6	 r8	 sl	 fp	 sp}^						
cmneq	sp	 #738197505	"; 0x2c000001"											
cmpeq	r8	 #655360	"; 0xa0000"											
movwvc	r2	 #15885	"; 0x3e0d"											
mcrcs	3,00E+00	1	 r0	 cr7	 cr14	 {4}								
teqeq	lr	 #3145728	"; 0x300000"											
stmdbpl	r3	 {r1	 r3	 r4	 r9	 sl	 fp	 sp}						
cdpcs	3,00E+00	1	 cr0	 cr10	 cr14	 {1}								
teqeq	lr	 #3145728	"; 0x300000"											
movwvc	r2	 #15898	"; 0x3e1a"											
cdpcs	3	7	 cr0	 cr5	 cr14	 {1}								
teqeq	lr	 #196608	"; 0x30000"											
strcs	r2	 [r3	 #-3688]	"; 0xfffff198"										
cdpcs	3	5	 cr0	 cr10	 cr14	 {1}								
movteq	r0	 #44035	"; 0xac03"											
strcs	r6	 [r3]	 #-1654	"; 0xfffff98a"										
teqeq	ip	 #46	"; 0x2e"											
strcs	r2	 [r3]	 #-3677	"; 0xfffff1a3"										
cdpcs	3	5	 cr0	 cr14	 cr14	 {1}								
teqeq	lr	 #201326592	"; 0xc000000"											
teqeq	pc	 #92	28	"; 0x5c0"										
bleq	d2fd8 <SLCRL2cRamConfig+0xb2dd6>													
cdpcs	3,00E+00	7	 cr0	 cr5	 cr14	 {1}								
cmneq	r6	 #196608	"; 0x30000"											
andvc	r2	 r3	 #336	"; 0x150"										
bmi	1e814ec <__undef_stack+0x1d6f52c>													
teqeq	lr	 #50331648	"; 0x3000000"											
tstne	r3	 lr	 ror #28											
bmi	1b814f8 <__undef_stack+0x1a6f538>													
teqeq	lr	 #-1073741824	"; 0xc0000000"											
movwne	r2	 #15968	"; 0x3e60"											
cdpcs	3,00E+00	7	 cr0	 cr10	 cr6	 {3}								
teqeq	lr	 #49152	"; 0xc000"											
stcvs	10	 cr4	 [r3]	 {28}										
cdpcs	3	1	 cr0	 cr3	 cr14	 {1}								
bmi	19414a8 <__undef_stack+0x182f4e8>													
cdpcs	3	0	 cr0	 cr12	 cr15	 {1}								
movteq	r7	 #41987	"; 0xa403"											
movwvc	r4	 #14875	"; 0x3a1b"											
movteq	r3	 #21038	"; 0x522e"											
stceq	14	 cr2	 [r3	 #-464]	"; 0xfffffe30"									
bmi	3c14bc <__undef_stack+0x2af4fc>													
teqeq	lr	 #12582912	"; 0xc00000"											
movteq	r2	 #48666	"; 0xbe1a"											
strvc	r4	 [r3	 #-2674]	"; 0xfffff58e"										
movteq	r2	 #48430	"; 0xbd2e"											
vpushcs	{s8-s21}													
stmdbpl	r3	 {r0	 r1	 r3	 r6	 sl	 fp	 lr}						
bmi	c814d8 <__undef_stack+0xb6f518>													
cdpcs	3	4	 cr0	 cr13	 cr15	 {1}								
teqeq	lr	 #201326592	"; 0xc000000"											
teqeq	sp	 #80740352	"; 0x4d00000"											
subseq	r0	 r8	 r8	 lsr r8										
streq	r0	 [r2]	 -r2	 lsl #8										
ldreq	r5	 [r2]	 -r2	 lsl #16										
svcvc	0x00bd0388													
ldccs	1,20E+01	 cr2	 [r0]	 #-744	"; 0xfffffd18"									
blmi	12d2d08 <__undef_stack+0x11c0d48>													
fstmdbxcs	pc!	 {d4-d25}	";@ Deprecated"											
bgt	d8d78 <SLCRL2cRamConfig+0xb8b76>													
tstvs	r5	 #0	20											
stmdaeq	pc	 {r0	 r2	 r3	 r6	 r8	 r9}	"; <UNPREDICTABLE>"						
andvc	r2	 r3	 r8	 asr #31										
svcmi	0x0095082e													
andeq	r0	 r4	 #0	4										
stmdavs	r2	 {r0	 r1	 r9	 fp}									
streq	r0	 [r2]	 #-1											
andeq	r9	 r0	 #2	30										
eoreq	r0	 sp	 r4	 lsl #4										
tstcc	r2	 r2	 lsl #8											
andeq	r0	 r4	 #0	4										
streq	r0	 [r2]	 #-45	"; 0xffffffd3"										
strpl	r2	 [r8	 #-3842]	"; 0xfffff0fe"										
blmi	12d2d40 <__undef_stack+0x11c0d80>													
teqcc	ip	 ip	 lsr #32											
blcs	b0c93c <__undef_stack+0x9fa97c>													
eorcc	r4	 ip	 sp	 asr #22										
stclvc	0	 cr3	 [fp	 #-176]	"; 0xffffff50"									
blmi	124c558 <__undef_stack+0x113a598>													
stclcs	12	 cr2	 [ip	 #-300]	"; 0xfffffed4"									
blmi	c51dd0 <__undef_stack+0xb3fe10>													
sfmvc	f3	2	 [r7	 #-168]!	"; 0xffffff58"									
blmi	124c568 <__undef_stack+0x113a5a8>													
ldccs	12	 cr2	 [r0]	 #-300	"; 0xfffffed4"									
ldccs	12	 cr2	 [r0]	 #-196	"; 0xffffff3c"									
orreq	r8	 r5	 #-1677721599	"; 0x9c000001"										
eorcc	r8	 ip	 sl	 ror r2										
blmi	124cd6c <__undef_stack+0x113adac>													
svccs	0x004b2d4b													
cmneq	r1	 #46080	"; 0xb400"											
strne	r4	 [r2]	 #-2670	"; 0xfffff592"										
		"; <UNDEFINED> instruction: 0xf9010100"												
andeq	r0	 r0	 #0											
andeq	r3	 r0	 r0											
blx	410da <SLCRL2cRamConfig+0x20ed8>													
tsteq	r0	 lr	 lsl #26											
andeq	r0	 r1	 r1	 lsl #2										
andeq	r0	 r1	 r0											
sufcse	f0	 f6	 f0											
cmnvs	r2	 #-1140850688	"; 0xbc000000"											
strbvs	r0	 [r1	 #-0]!											
strbvs	r5	 [fp	 #-3955]!	"; 0xfffff08d"										
rsbeq	r2	 r3	 r9	 ror lr										
tstvs	r0	 r1												
stmdavs	lr!	 {r0	 r2	 r5	 r6	 r8	 r9	 ip	 sp	 lr}				
andeq	r0	 r0	 r0	 lsl #2										
andeq	r0	 r5	 #0											
andseq	r1	 r0	 r8	 asr #31										
tsteq	r0	 r3	 lsl #30											
movteq	r6	 #57878	"; 0xe216"											
blcs	feb029d0 <LRemap+0xb029c1>													
teqeq	lr	 #12582912	"; 0xc00000"											
cmpeq	r8	 fp	 lsr #4											
eoreq	r0	 lr	 #12288	"; 0x3000"										
		"; <UNDEFINED> instruction: 0x47310f32"												
tstcc	sp	 r1	 lsr r8											
ldrsbcc	r4	 [r3	 #211]	"; 0xd3"										
mrseq	r0	 R12_usr												
stmdagt	r8	 {r0	 r1	 r8	 fp}									
mrseq	r0	 R12_usr												
		"; <UNDEFINED> instruction: 0x03ba7403"												
bcs	cd3190 <__undef_stack+0xbc11d0>													
svccs	0x002b2f2f													
eorseq	r2	 r0	 pc	 lsr #30										
streq	r0	 [r1]	 -r2	 lsl #8										
streq	r0	 [r2]	 #-46	"; 0xffffffd2"										
subeq	r0	 lr	 r1	 lsl #12										
movweq	r0	 #5122	"; 0x1402"											
andeq	r2	 r0	 #1696	"; 0x6a0"										
strne	r0	 [r3]	 -r4	 lsl #2										
streq	r0	 [r2]	 #-102	"; 0xffffff9a"										
stmdaeq	sl!	 {r0	 r8	 r9}^										
vrshr.u32	<illegal reg q1.5>	 q10	 #32											
stclcs	7	 cr6	 [fp	 #-180]	"; 0xffffff4c"									
svccs	0x002d4b2f													
cdpls	15	7	 cr11	 cr15	 cr3	 {0}								
strvc	r1	 [r8]	 #-1283	"; 0xfffffafd"										
cdpcs	3	6	 cr0	 cr14	 cr11	 {1}								
teqeq	lr	 #3												
stmdapl	r3	 {r0	 r5	 r9	 sl	 fp	 sp}							
teqeq	r1	 #75776	"; 0x12800"											
teqcc	fp	 r7	 ror #28											
andeq	r0	 r4	 #0	4										
subeq	r3	 sl	 r3	 lsl #24										
strvs	r0	 [r2	 #-1026]	"; 0xfffffbfe"										
ldrdvs	r2	 [r3	 -fp]											
strhi	r4	 [fp	 #-3402]!	"; 0xfffff2b6"										
bmi	13818f8 <__undef_stack+0x126f938>													
blcs	19885bc <__undef_stack+0x18765fc>													
cfstrslt	mvf6	 [lr	 #-12]!											
bmi	901664 <__undef_stack+0x7ef6a4>													
stfpls	f3	 [r3]	 {43}	"; 0x2b"										
andne	r3	 r3	 #48234496	"; 0x2e00000"										
eorseq	r2	 r1	 #75776	"; 0x12800"										
tsteq	r1	 r4												
andeq	r0	 r0	 lr	 asr r4										
strteq	r0	 [lr]	 #-2											
mrseq	r0	 (UNDEF: 2)												
strdeq	r0	 [sp]	 -fp											
tsteq	r1	 r1	 lsl #2											
mrseq	r0	 (UNDEF: 0)												
cdpcs	0	0	 cr0	 cr1	 cr0	 {0}								
rsbsvc	r2	 r3	 #46	30	"; 0xb8"									
bcc	1900b78 <__undef_stack+0x17eebb8>													
stclvs	8	 cr7	 [r9]	 #-368	"; 0xfffffe90"									
ldclpl	14	 cr6	 [r8]	 #-420	"; 0xfffffe5c"									
cfstrdpl	mvd6	 [fp]	 #-460	"; 0xfffffe34"										
ldrtcc	r3	 [r1]	 #-50	"; 0xffffffce"										
ldrbvs	r3	 [ip	 -lr	 lsr #8]										
cmpvs	ip	 lr	 ror #10											
mrcvs	13	2	 r6	 cr12	 cr2	 {3}								
rsbvc	r5	 r1	 #116	24	"; 0x7400"									
ldmdbvs	r8!	 {r0	 r2	 r3	 r5	 r6	 r8	 sl	 fp	 sp}^				
stmdavc	lr!	 {r2	 r3	 r5	 r6	 r8	 fp	 sp	 lr}^					
rsbvs	r6	 r1	 #188743680	"; 0xb400000"										
cdpvs	12	6	 cr5	 cr9	 cr9	 {3}								
ldrbtvs	r6	 [r5]	 #-3171	"; 0xfffff39d"										
bcc	1900bb8 <__undef_stack+0x17eebf8>													
stclvs	8	 cr7	 [r9]	 #-368	"; 0xfffffe90"									
ldclpl	14	 cr6	 [r8]	 #-420	"; 0xfffffe5c"									
cfstrdpl	mvd6	 [fp]	 #-460	"; 0xfffffe34"										
ldrtcc	r3	 [r1]	 #-50	"; 0xffffffce"										
ldrbvs	r3	 [ip	 -lr	 lsr #8]										
cmpvs	ip	 lr	 ror #10											
mrcvs	1,30E+01	2	 r6	 cr12	 cr2	 {3}								
rsbvc	r5	 r1	 #116	24	"; 0x7400"									
ldmdbvs	r8!	 {r0	 r2	 r3	 r5	 r6	 r8	 sl	 fp	 sp}^				
stmdavc	lr!	 {r2	 r3	 r5	 r6	 r8	 fp	 sp	 lr}^					
rsbvs	r6	 r1	 #188743680	"; 0xb400000"										
cdpvs	12	6	 cr5	 cr9	 cr9	 {3}								
ldrbtvs	r6	 [r5]	 #-3171	"; 0xfffff39d"										
ldmdbvc	r3!	 {r0	 r2	 r5	 r6	 sl	 fp	 ip	 lr}^					
bcc	1900c2c <__undef_stack+0x17eec6c>													
stclvs	8	 cr7	 [r9]	 #-368	"; 0xfffffe90"									
ldclpl	14	 cr6	 [r8]	 #-420	"; 0xfffffe5c"									
cfstrdpl	mvd6	 [fp]	 #-460	"; 0xfffffe34"										
ldrtcc	r3	 [r1]	 #-50	"; 0xffffffce"										
ldrbvs	r3	 [ip	 -lr	 lsr #8]										
cmpvs	ip	 lr	 ror #10											
mrcvs	13	2	 r6	 cr12	 cr2	 {3}								
rsbvc	r5	 r1	 #116	24	"; 0x7400"									
ldmdbvs	r8!	 {r0	 r2	 r3	 r5	 r6	 r8	 sl	 fp	 sp}^				
stmdavc	lr!	 {r2	 r3	 r5	 r6	 r8	 fp	 sp	 lr}^					
rsbvs	r6	 r1	 #188743680	"; 0xb400000"										
cdpvs	12	6	 cr5	 cr9	 cr9	 {3}								
ldrbtvs	r6	 [r5]	 #-3171	"; 0xfffff39d"										
cmnvs	sp	 r5	 ror #24											
cdpvs	8	6	 cr6	 cr9	 cr3	 {3}								
bcc	1900c34 <__undef_stack+0x17eec74>													
stclvs	8	 cr7	 [r9]	 #-368	"; 0xfffffe90"									
ldclpl	14	 cr6	 [r8]	 #-420	"; 0xfffffe5c"									
cfstrdpl	mvd6	 [fp]	 #-460	"; 0xfffffe34"										
ldrtcc	r3	 [r1]	 #-50	"; 0xffffffce"										
ldrbvs	r3	 [ip	 -lr	 lsr #8]										
cmpvs	ip	 lr	 ror #10											
mrcvs	13	2	 r6	 cr12	 cr2	 {3}								
stmdbvs	ip!	 {r2	 r4	 r5	 r6	 sl	 fp	 ip	 lr}^					
cmnvs	r7	 #25088	"; 0x6200"											
rsbvc	r5	 r1	 #25344	"; 0x6300"										
ldmdbvs	r8!	 {r0	 r2	 r3	 r5	 r6	 r8	 sl	 fp	 sp}^				
stmdavc	lr!	 {r2	 r3	 r5	 r6	 r8	 fp	 sp	 lr}^					
rsbvs	r6	 r1	 #188743680	"; 0xb400000"										
cdpcs	12	3	 cr5	 cr4	 cr9	 {3}								
ldcpl	14	 cr2	 [r3]	 #-224	"; 0xffffff20"									
stclvs	14	 cr6	 [r3]	 #-420	"; 0xfffffe5c"									
rsbeq	r6	 r5	 r5	 ror r4										
cdpcs	14	2	 cr2	 cr15	 cr14	 {1}								
strbvs	r2	 [r1	 #-3886]	"; 0xfffff0d2"										
svcvs	0x006c4373													
stmdbvc	r3	 {r0	 r1	 r5	 r6	 r8	 r9	 fp	 sp	 lr}^				
cmnvc	r5	 #25344	"; 0x6300"											
rsbsvc	r6	 r3	 pc	 asr r2										
ldrbcc	r7	 [r3	 -pc	 lsr #32]!										
rsbvc	r6	 pc	 #2080374785	"; 0x7c000001"										
cmnvs	r8	 r4	 ror r5											
svccs	0x00305f39													
stclvs	14	 cr6	 [r3]	 #-420	"; 0xfffffe5c"									
rsbeq	r6	 r5	 r5	 ror r4										
ldmdavc	ip	 {r2	 r5	 r6	 r9	 fp	 ip	 sp}^						
cdpvs	12	6	 cr6	 cr9	 cr9	 {3}								
ldrbtvs	r5	 [r3]	 #-3192	"; 0xfffff388"										
eorscc	r5	 r2	 fp	 ror #24										
strtcc	r3	 [lr]	 #-1073	"; 0xfffffbcf"										
strbvc	r6	 [lr	 #-1884]!	"; 0xfffff8a4"										
ldfvse	f6	 [r2	 #-368]!	"; 0xfffffe90"										
ldclpl	1,40E+01	 cr6	 [r4]	 #-368	"; 0xfffffe90"									
stclpl	9	 cr6	 [r2]	 #-432	"; 0xfffffe50"									
stclpl	3	 cr6	 [r3]	 #-412	"; 0xfffffe64"									
sfmcs	f7	2	 [sp	 #-388]!	"; 0xfffffe7c"									
stmdbvs	ip!	 {r3	 r4	 r5	 r6	 r8	 fp	 sp	 lr}^					
strvs	r7	 [sp	 #-2158]!	"; 0xfffff792"										
sfmpl	f6	2	 [r9]	 #-388	"; 0xfffffe7c"									
mrccs	14	1	 r2	 cr8	 cr4	 {1}								
mcrvs	1,20E+01	3	 r5	 cr9	 cr3	 {1}								
ldrbtvs	r6	 [r5]	 #-3171	"; 0xfffff39d"										
stmdbvs	r6!	 {r0	 r2	 r5	 r6	 r8	 sl	 fp	 sp}^					
cfstr64pl	mvdx6	 [r4]	 #-480	"; 0xfffffe20"										
rsbseq	r7	 r3	 r3	 ror r9										
cmnvc	r5	 #0	2											
cmnvc	r5	 #1593835520	"; 0x5f000000"											
rsbeq	r2	 r3	 r4	 ror lr										
tstvs	r0	 r1												
stmdavs	lr!	 {r0	 r2	 r5	 r6	 r8	 r9	 ip	 sp	 lr}				
andeq	r0	 r0	 r0	 lsl #2										
strbtvc	r6	 [r1]	 #-3184	"; 0xfffff390"										
ldclvs	15	 cr6	 [r2	 #-408]!	"; 0xfffffe68"									
tsteq	r0	 lr	 lsr #16											
ldrbtvc	r0	 [r3]	 #-0											
cdpcs	9	6	 cr6	 cr15	 cr4	 {3}								
andeq	r0	 r2	 r8	 rrx										
cdpvs	15	6	 cr5	 cr1	 cr0	 {0}								
stmdavs	lr!	 {r0	 r1	 r4	 r5	 r6	 r8	 fp	 sp	 lr}				
andeq	r0	 r0	 r0	 lsl #4										
cfldr64vs	mvdx6	 [r7]	 #-440	"; 0xfffffe48"										
stmdavs	lr!	 {r0	 r3	 r5	 r6	 r9	 sp	 lr}						
andeq	r0	 r0	 r0	 lsl #4										
strbtvs	r6	 [lr]	 -r3	 ror #30										
stmdavs	lr!	 {r0	 r3	 r5	 r6	 r8	 r9	 sl	 sp	 lr}				
andeq	r0	 r0	 r0	 lsl #6										
strbvs	r6	 [r5	 #-1385]!	"; 0xfffffa97"										
stmdavs	lr!	 {r1	 r2	 r5	 r6	 ip	 sp	 lr}						
andeq	r0	 r0	 r0	 lsl #8										
strbtvc	r6	 [r1]	 #-1382	"; 0xfffffa9a"										
cmnvc	r5	 #1342177287	"; 0x50000007"											
movweq	r6	 #2094	"; 0x82e"											
ldrbtvc	r0	 [r3]	 #-0											
strbtvs	r6	 [r5]	 -r4	 ror #8										
streq	r6	 [r0	 #-2094]	"; 0xfffff7d2"										
ldrbtvc	r0	 [r3]	 #-0											
ldrbvs	r6	 [r2	 -r4	 ror #2]!										
streq	r6	 [r0	 #-2094]	"; 0xfffff7d2"										
ldrbvs	r0	 [r2	 #-0]!											
cdpcs	14	7	 cr6	 cr4	 cr5	 {3}								
andeq	r0	 r3	 r8	 rrx										
ldmdbvc	r4!	 {r8	 r9	 sl	 fp	 ip	 lr}^							
mrccs	5	3	 r6	 cr3	 cr0	 {3}								
andeq	r0	 r3	 r8	 rrx										
ldmdbvc	r4!	 {r8	 r9	 sl	 fp	 ip	 lr}^							
mrccs	5	3	 r6	 cr3	 cr0	 {3}								
andeq	r0	 r4	 r8	 rrx										
strbvs	r5	 [r4	 #-3840]!	"; 0xfffff100"										
ldfvse	f6	 [r5]	 #-408	"; 0xfffffe68"										
ldmdbvc	r4!	 {r2	 r4	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
mrccs	5	3	 r6	 cr3	 cr0	 {3}								
andeq	r0	 r4	 r8	 rrx										
cmnvs	pc	 #0	24											
rsbeq	r2	 r8	 fp	 ror #28										
strvc	r0	 [r0]	 #-3											
cmnvc	r5	 #121	"; 0x79"											
movweq	r6	 #2094	"; 0x82e"											
ldmdbvc	r4!	 {}^	"; <UNPREDICTABLE>"											
mrccs	5	3	 r6	 cr3	 cr0	 {3}								
andeq	r0	 r4	 r8	 rrx										
ldrbtvs	r7	 [r4]	 #-768	"; 0xfffffd00"										
stmdavs	lr!	 {r0	 r3	 r5	 r6	 r8	 r9	 sl	 fp	 sp	 lr}			
andeq	r0	 r0	 r0	 lsl #6										
strbvc	r7	 [r3	 #-888]!	"; 0xfffffc88"										
strbvs	r6	 [sp	 #-2420]!	"; 0xfffff68c"										
rsbeq	r2	 r8	 r2	 ror lr										
stmdavc	r0	 {r1	 r2}											
strbtvc	r7	 [r1]	 #-1139	"; 0xfffffb8d"										
stmdavs	lr!	 {r0	 r2	 r4	 r5	 r6	 r8	 r9	 ip	 sp	 lr}			
andeq	r0	 r0	 r0	 lsl #12										
svcpl	0x006c6978													
ldrbvs	r7	 [r0	 #-2420]!	"; 0xfffff68c"										
rsbeq	r2	 r8	 r3	 ror lr										
movwvc	r0	 #6												
mcrvs	4	3	 r6	 cr9	 cr4	 {3}								
rsbeq	r2	 r8	 r4	 ror lr										
movwvc	r0	 #5												
mcrvs	4	3	 r6	 cr9	 cr4	 {3}								
rsbeq	r2	 r8	 r4	 ror lr										
stmdavc	r0	 {r1}												
cmpvs	pc	 r9	 ror #24											
rsbvc	r7	 r5	 #-872415231	"; 0xcc000001"										
rsbeq	r2	 r8	 r4	 ror lr										
stmdavc	r0	 {r1	 r2}											
ldrbtvc	r6	 [r5]	 #-883	"; 0xfffffc8d"										
rsbvc	r6	 r5	 #6720	"; 0x1a40"										
mrccs	8	3	 r6	 cr7	 cr15	 {2}								
andeq	r0	 r6	 r8	 rrx										
stclvs	8	 cr7	 [r9]	 #-0										
mcrcs	9	3	 r6	 cr15	 cr15	 {2}								
andeq	r0	 r6	 r8	 rrx										
cmnvc	r0	 #0	16											
svcvs	0x00647565													
ldfvse	f6	 [r3	 #-380]!	"; 0xfffffe84"										
streq	r6	 [r0]	 -lr	 lsr #16										
rsbsvc	r0	 r8	 #0											
cmpvs	pc	 #26476544	"; 0x1940000"											
ldrbvs	r7	 [r4	 #-623]!	"; 0xfffffd91"										
mrccs	1,00E+00	1	 r6	 cr9	 cr8	 {3}								
andeq	r0	 r6	 r8	 rrx										
cmnvc	r0	 #0	16											
svcvs	0x00647565													
ldfvse	f6	 [r3	 #-380]!	"; 0xfffffe84"										
cmnvs	r3	 #24903680	"; 0x17c0000"											
streq	r6	 [r0]	 -lr	 lsr #16										
ldmdbvs	r8!	 {}^	"; <UNPREDICTABLE>"											
rsbsvc	r5	 r0	 #108	30	"; 0x1b0"									
ldrbtvs	r6	 [r4]	 -r9	 ror #28										
streq	r6	 [r0]	 -lr	 lsr #16										
strbtvc	r0	 [r3]	 #-0											
mcrcs	0	3	 r7	 cr5	 cr9	 {3}								
andeq	r0	 r2	 r8	 rrx										
rsbsvc	r7	 r4	 #0	6										
cdpcs	14	6	 cr6	 cr7	 cr9	 {3}								
andeq	r0	 r2	 r8	 rrx										
strbvs	r6	 [r4	 #-768]!	"; 0xfffffd00"										
stmdavs	lr!	 {r1	 r2	 r5	 r6	 r8	 r9	 ip	 sp	 lr}				
andeq	r0	 r0	 r0	 lsl #14										
ldmdbvs	r2!	 {r0	 r1	 r4	 r5	 r6	 sl	 ip	 sp	 lr}^				
stmdavs	lr!	 {r1	 r2	 r3	 r5	 r6	 r8	 r9	 sl	 sp	 lr}			
andeq	r0	 r0	 r0	 lsl #6										
rsbvc	r7	 r1	 #120	"; 0x78"										
strbtvc	r6	 [r5]	 #-3425	"; 0xfffff29f"										
cdpcs	2	7	 cr7	 cr3	 cr5	 {3}								
andeq	r0	 r6	 r8	 rrx										
cmnvs	r0	 r0	 lsl #16											
strbvs	r6	 [sp	 #-370]!	"; 0xfffffe8e"										
cmnvc	r2	 #116	10	"; 0x1d000000"										
mrccs	0	3	 r7	 cr3	 cr15	 {2}								
andeq	r0	 r6	 r8	 rrx										
cmnvs	r3	 #0	16											
cmnvs	r9	 #30670848	"; 0x1d40000"											
streq	r6	 [r0]	 -lr	 lsr #16										
cmnvc	r8	 #0												
stmdbvs	r7!	 {r0	 r1	 r5	 r6	 r8	 sl	 ip	 sp	 lr}^				
strbvc	r5	 [r8	 -r3	 ror #30]!										
streq	r6	 [r0]	 -lr	 lsr #16										
ldmdbvs	r8!	 {}^	"; <UNPREDICTABLE>"											
stmdavc	r5!	 {r2	 r3	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
ldrbtvc	r6	 [r0]	 #-1379	"; 0xfffffa9d"										
cdpcs	1,50E+01	6	 cr6	 cr14	 cr9	 {3}								
andeq	r0	 r6	 r8	 rrx										
cmnvs	ip	 r0												
rsbvc	r6	 pc	 #116	12	"; 0x7400000"									
svcvs	0x00635f6d													
strbvs	r6	 [r9	 -lr	 ror #12]!										
tsteq	r0	 lr	 lsr #16											
ldmdbvs	r4!	 {}^	"; <UNPREDICTABLE>"											
stmdavs	lr!	 {r0	 r2	 r3	 r5	 r6	 r8	 sl	 sp	 lr}				
andeq	r0	 r0	 r0	 lsl #4										
strbvs	r6	 [sp	 #-2420]!	"; 0xfffff68c"										
streq	r6	 [r0]	 #-2094	"; 0xfffff7d2"										
ldrbtvc	r0	 [r3]	 #-0											
rsbvs	r6	 r9	 #100	24	"; 0x6400"									
andeq	r6	 r0	 #3014656	"; 0x2e0000"										
ldrbtvc	r0	 [r3]	 #-0											
rsbvs	r6	 r9	 #100	24	"; 0x6400"									
streq	r6	 [r0]	 #-2094	"; 0xfffff7d2"										
stclvs	0	 cr0	 [r1]	 #-0										
cmnvs	r3	 ip	 ror #30											
andeq	r6	 r0	 #3014656	"; 0x2e0000"										
ldrbtvc	r0	 [r8]	 #-0											
svcpl	0x00656d69													
rsbeq	r2	 r8	 ip	 ror #28										
stmdavc	r0	 {r1	 r2}											
cmnvs	r2	 #116	26	"; 0x1d00"										
stmdavs	lr!	 {r2	 r4	 r5	 r6	 r9	 ip	 sp	 lr}					
andeq	r0	 r0	 r0	 lsl #12										
rsbvc	r7	 sp	 #120	8	"; 0x78000000"									
svcpl	0x00727463													
rsbeq	r2	 r8	 ip	 ror #28										
andeq	r0	 r0	 r6											
stmdalt	r2	 {r8	 sl}											
movweq	r1	 #56	"; 0x38"											
stfeqs	f0	 [r3	 #-248]	"; 0xffffff08"										
bmi	1cc1ac8 <__undef_stack+0x1bafb08>													
teqeq	lr	 #3	26	"; 0xc0"										
blmi	d36ec <SLCRL2cRamConfig+0xb34ea>													
ldmdaeq	r1	 {r1	 r2	 r5	 r6	 r8	 r9}							
stmdaeq	r4!	 {r3	 r4	 r6	 r8	 r9}								
cdpcs	3,00E+00	0	 cr0	 cr9	 cr4	 {7}								
subeq	r0	 r8	 r0	 lsr r2										
eorseq	r0	 r8	 #1073741824	"; 0x40000000"										
andeq	r0	 r2	 r0											
andeq	r0	 r0	 fp	 lsl #4										
cdpeq	1	15	 cr0	 cr11	 cr2	 {0}								
tsteq	r1	 sp												
andeq	r0	 r0	 r1	 lsl #2										
andeq	r0	 r0	 r0	 lsl #2										
svccs	0x002e2e01													
rsbeq	r7	 r3	 r3	 ror r2										
cdpcs	1,40E+01	2	 cr2	 cr15	 cr14	 {1}								
strbvs	r2	 [r1	 #-3886]	"; 0xfffff0d2"										
svcvs	0x006c4373													
stmdbvc	r3	 {r0	 r1	 r5	 r6	 r8	 r9	 fp	 sp	 lr}^				
cmnvc	r5	 #25344	"; 0x6300"											
rsbsvc	r6	 r3	 pc	 asr r2										
ldrbcc	r7	 [r3	 -pc	 lsr #32]!										
rsbvc	r6	 pc	 #2080374785	"; 0x7c000001"										
cmnvs	r8	 r4	 ror r5											
svccs	0x00305f39													
stclvs	1,40E+01	 cr6	 [r3]	 #-420	"; 0xfffffe5c"									
rsbeq	r6	 r5	 r5	 ror r4										
ldmdavc	ip	 {r2	 r5	 r6	 r9	 fp	 ip	 sp}^						
cdpvs	1,20E+01	6	 cr6	 cr9	 cr9	 {3}								
ldrbtvs	r5	 [r3]	 #-3192	"; 0xfffff388"										
eorscc	r5	 r2	 fp	 ror #24										
strtcc	r3	 [lr]	 #-1073	"; 0xfffffbcf"										
strbvc	r6	 [lr	 #-1884]!	"; 0xfffff8a4"										
ldfvse	f6	 [r2	 #-368]!	"; 0xfffffe90"										
ldclpl	14	 cr6	 [r4]	 #-368	"; 0xfffffe90"									
stclpl	9	 cr6	 [r2]	 #-432	"; 0xfffffe50"									
stclpl	3	 cr6	 [r3]	 #-412	"; 0xfffffe64"									
sfmcs	f7	2	 [sp	 #-388]!	"; 0xfffffe7c"									
stmdbvs	ip!	 {r3	 r4	 r5	 r6	 r8	 fp	 sp	 lr}^					
strvs	r7	 [sp	 #-2158]!	"; 0xfffff792"										
sfmpl	f6	2	 [r9]	 #-388	"; 0xfffffe7c"									
mrccs	14	1	 r2	 cr8	 cr4	 {1}								
mcrvs	12	3	 r5	 cr9	 cr3	 {1}								
ldrbtvs	r6	 [r5]	 #-3171	"; 0xfffff39d"										
bcc	1901058 <__undef_stack+0x17ef098>													
stclvs	8	 cr7	 [r9]	 #-368	"; 0xfffffe90"									
ldclpl	1,40E+01	 cr6	 [r8]	 #-420	"; 0xfffffe5c"									
cfstrdpl	mvd6	 [fp]	 #-460	"; 0xfffffe34"										
ldrtcc	r3	 [r1]	 #-50	"; 0xffffffce"										
ldrbvs	r3	 [ip	 -lr	 lsr #8]										
cmpvs	ip	 lr	 ror #10											
mrcvs	13	2	 r6	 cr12	 cr2	 {3}								
rsbvc	r5	 r1	 #116	24	"; 0x7400"									
ldmdbvs	r8!	 {r0	 r2	 r3	 r5	 r6	 r8	 sl	 fp	 sp}^				
stmdavc	lr!	 {r2	 r3	 r5	 r6	 r8	 fp	 sp	 lr}^					
rsbvs	r6	 r1	 #188743680	"; 0xb400000"										
cdpvs	12	6	 cr5	 cr9	 cr9	 {3}								
ldrbtvs	r6	 [r5]	 #-3171	"; 0xfffff39d"										
bcc	1901090 <__undef_stack+0x17ef0d0>													
stclvs	8	 cr7	 [r9]	 #-368	"; 0xfffffe90"									
ldclpl	14	 cr6	 [r8]	 #-420	"; 0xfffffe5c"									
cfstrdpl	mvd6	 [fp]	 #-460	"; 0xfffffe34"										
ldrtcc	r3	 [r1]	 #-50	"; 0xffffffce"										
ldrbvs	r3	 [ip	 -lr	 lsr #8]										
cmpvs	ip	 lr	 ror #10											
mrcvs	13	2	 r6	 cr12	 cr2	 {3}								
rsbvc	r5	 r1	 #116	24	"; 0x7400"									
ldmdbvs	r8!	 {r0	 r2	 r3	 r5	 r6	 r8	 sl	 fp	 sp}^				
stmdavc	lr!	 {r2	 r3	 r5	 r6	 r8	 fp	 sp	 lr}^					
rsbvs	r6	 r1	 #188743680	"; 0xb400000"										
cdpvs	12	6	 cr5	 cr9	 cr9	 {3}								
ldrbtvs	r6	 [r5]	 #-3171	"; 0xfffff39d"										
ldmdbvc	r3!	 {r0	 r2	 r5	 r6	 sl	 fp	 ip	 lr}^					
bcc	1901104 <__undef_stack+0x17ef144>													
stclvs	8	 cr7	 [r9]	 #-368	"; 0xfffffe90"									
ldclpl	14	 cr6	 [r8]	 #-420	"; 0xfffffe5c"									
cfstrdpl	mvd6	 [fp]	 #-460	"; 0xfffffe34"										
ldrtcc	r3	 [r1]	 #-50	"; 0xffffffce"										
ldrbvs	r3	 [ip	 -lr	 lsr #8]										
cmpvs	ip	 lr	 ror #10											
mrcvs	13	2	 r6	 cr12	 cr2	 {3}								
rsbvc	r5	 r1	 #116	24	"; 0x7400"									
ldmdbvs	r8!	 {r0	 r2	 r3	 r5	 r6	 r8	 sl	 fp	 sp}^				
stmdavc	lr!	 {r2	 r3	 r5	 r6	 r8	 fp	 sp	 lr}^					
rsbvs	r6	 r1	 #188743680	"; 0xb400000"										
cdpvs	12	6	 cr5	 cr9	 cr9	 {3}								
ldrbtvs	r6	 [r5]	 #-3171	"; 0xfffff39d"										
cmnvs	sp	 r5	 ror #24											
cdpvs	8	6	 cr6	 cr9	 cr3	 {3}								
andvc	r0	 r0	 r5	 rrx										
ldrbtvs	r6	 [r4]	 -ip	 ror #2										
cdpcs	2	6	 cr7	 cr13	 cr15	 {3}								
andeq	r0	 r1	 r3	 rrx										
stclvs	8	 cr7	 [r9]	 #-0										
cmnvs	r1	 #2080374785	"; 0x7c000001"											
stmdavs	lr!	 {r3	 r5	 r6	 r8	 sl	 sp	 lr}						
andeq	r0	 r0	 r0	 lsl #4										
rsbvc	r7	 r1	 #120	"; 0x78"										
strbtvc	r6	 [r5]	 #-3425	"; 0xfffff29f"										
cdpcs	2	7	 cr7	 cr3	 cr5	 {3}								
andeq	r0	 r2	 r8	 rrx										
cmnvs	r0	 r0	 lsl #16											
strbvs	r6	 [sp	 #-370]!	"; 0xfffffe8e"										
cmnvc	r2	 #116	10	"; 0x1d000000"										
mrccs	0	3	 r7	 cr3	 cr15	 {2}								
andeq	r0	 r2	 r8	 rrx										
stclvs	8	 cr7	 [r9]	 #-0										
rsbsvc	r7	 r9	 pc	 asr r4										
stmdavs	lr!	 {r0	 r2	 r5	 r6	 r8	 r9	 ip	 sp	 lr}				
andeq	r0	 r0	 r0	 lsl #4										
stmdbvs	r4!	 {r0	 r1	 r4	 r5	 r6	 sl	 ip	 sp	 lr}^				
stmdavs	lr!	 {r1	 r2	 r3	 r5	 r6	 sl	 ip	 sp	 lr}				
andeq	r0	 r0	 r0	 lsl #6										
stmdbvs	r4!	 {r0	 r1	 r4	 r5	 r6	 sl	 ip	 sp	 lr}^				
stmdavs	lr!	 {r1	 r2	 r3	 r5	 r6	 sl	 ip	 sp	 lr}				
andeq	r0	 r0	 r0	 lsl #8										
cmnvc	lr	 #-1073741801	"; 0xc0000017"											
rsbeq	r2	 r8	 r9	 ror #28										
cdpvs	0	0	 cr0	 cr0	 cr4	 {0}								
stmdbvs	ip!	 {r0	 r2	 r5	 r6	 r8	 r9	 sl	 ip	 sp	 lr}^			
rsbeq	r2	 r8	 r2	 ror #28										
movwvs	r0	 #4												
stmdbvs	r6!	 {r0	 r1	 r2	 r3	 r5	 r6	 r9	 sl	 fp	 sp	 lr}^		
rsbeq	r2	 r8	 r7	 ror #28										
stmdbvs	r0	 {r0	 r2}											
strbtvs	r6	 [r5]	 -r5	 ror #10										
rsbeq	r2	 r8	 r0	 ror lr										
strvs	r0	 [r0]	 -r6											
ldrbvc	r6	 [r4	 #-357]!	"; 0xfffffe9b"										
mrccs	5	3	 r6	 cr3	 cr2	 {3}								
andeq	r0	 r5	 r8	 rrx										
ldrbtvs	r7	 [r4]	 #-768	"; 0xfffffd00"										
cdpcs	5	6	 cr6	 cr6	 cr4	 {3}								
andeq	r0	 r3	 r8	 rrx										
cmnvs	ip	 r0												
rsbvc	r6	 pc	 #116	12	"; 0x7400000"									
svcvs	0x00635f6d													
strbvs	r6	 [r9	 -lr	 ror #12]!										
tsteq	r0	 lr	 lsr #16											
andeq	r0	 r0	 r0											
ldrtcs	r0	 [r0]	 #-517	"; 0xfffffdfb"										
movwcc	r0	 #12304	"; 0x3010"											
cdpcs	3	1	 cr0	 cr0	 cr1	 {0}								
ldccs	15	 cr2	 [r0	 #-4]!										
mcrcs	3	0	 r0	 cr12	 cr3	 {1}								
teqeq	lr	 r3	 lsl #28											
teqeq	lr	 #3												
svcpl	0x00032e22													
andeq	r0	 r2	 lr	 lsr #4										
rsbseq	r0	 sl	 r1	 lsl #2										
andeq	r0	 r2	 r0											
andeq	r0	 r0	 r4	 lsr #32										
cdpeq	1,00E+00	15	 cr0	 cr11	 cr2	 {0}								
tsteq	r1	 sp												
andeq	r0	 r0	 r1	 lsl #2										
andeq	r0	 r0	 r0	 lsl #2										
cmnvc	r1	 #1												
ldrbvs	r5	 [r6	 #-3949]!	"; 0xfffff093"										
rsbvc	r7	 pc	 #1660944384	"; 0x63000000"										
subseq	r2	 r3	 r3	 ror lr										
andeq	r0	 r0	 r0											
andeq	r0	 r2	 r0	 lsl #10										
movweq	r1	 #0												
svccs	0x000100cd													
svccs	0x002f2f2f													
eorscc	r2	 r3	 pc	 lsr #30										
svccs	0x002f2f2f													
cdpcs	3	0	 cr0	 cr9	 cr15	 {1}								
svccs	0x002f2f31													
teqcc	r0	 pc	 lsr #30											
svccs	0x002f3032													
eorcc	r2	 pc	 #47	30	"; 0xbc"									
svccs	0x002f2f31													
svccs	0x00302f2f													
eorscc	r3	 r0	 r2	 lsr r0										
svccs	0x002f3032													
eorscc	r2	 r0	 pc	 lsr #30										
eorscc	r3	 r0	 r0	 lsr r3										
eorscc	r3	 r2	 r0	 lsr r0										
eorseq	r3	 r0	 #48	"; 0x30"										
tsteq	r1	 r2												
andeq	r0	 r0	 r8	 lsl r1										
andseq	r0	 sp	 r2											
mrseq	r0	 (UNDEF: 2)												
strdeq	r0	 [sp]	 -fp											
tsteq	r1	 r1	 lsl #2											
mrseq	r0	 (UNDEF: 0)												
andeq	r0	 r1	 r0											
strbtvc	r6	 [pc]	 #-3938	"; 1104 <CRValMmuCac+0xff>"										
andeq	r5	 r0	 lr	 lsr #6										
andeq	r0	 r0	 r0											
rscseq	r0	 ip	 r5	 lsl #4										
blhi	c1154 <SLCRL2cRamConfig+0xa0f52>													
svccs	0x002f0101													
teqeq	pc	 #47	"; 0x2f"											
svccs	0x002f2e0e													
svccs	0x002f312f													
svccs	0x002f322f													
teqcc	pc	 pc	 lsr #4											
teqcc	pc	 pc	 lsr #30											
svccs	0x00312f2f													
svccs	0x00312f2f													
teqcc	pc	 #47	30	"; 0xbc"										
svccs	0x00302f2f													
eorcc	r2	 pc	 pc	 lsr #30										
svccs	0x00302f2f													
svccs	0x002f302f													
svccs	0x002f3130													
svccs	0x002f2f30													
teqeq	pc	 #50	30	"; 0xc8"										
svccs	0x002f2e1d													
eorcc	r2	 pc	 pc	 lsr #30										
svccs	0x002f2f2f													
svccs	0x002f302f													
eorcc	r2	 pc	 pc	 lsr #30										
svccs	0x002f2f2f													
svccs	0x002f302f													
eorcc	r2	 pc	 pc	 lsr #30										
svccs	0x002f2f2f													
svccs	0x002f322f													
eorscc	r2	 r1	 r1	 lsr pc										
svccs	0x0032302f													
svccs	0x002f302f													
eorcc	r2	 pc	 r0	 lsr pc	"; <UNPREDICTABLE>"									
svccs	0x002f2f2f													
svccs	0x002f2f31													
eorcc	r2	 pc	 r1	 lsr pc	"; <UNPREDICTABLE>"									
svccs	0x00302f2f													
svccs	0x00302f2f													
eorcc	r3	 pc	 pc	 lsr #2										
svccs	0x002e0e03													
eorcc	r2	 pc	 pc	 lsr #30										
svccs	0x002f2f2f													
svccs	0x002f2f2f													
svccs	0x002f2f2f													
eorscc	r2	 r0	 pc	 lsr #30										
svccs	0x002f2f2f													
svccs	0x00302f2f													
svccs	0x002f312f													
blx	cd28e <SLCRL2cRamConfig+0xad08c>													
ldrtcc	r2	 [r2]	 #-3709	"; 0xfffff183"										
cdpcs	3	1	 cr0	 cr3	 cr15	 {1}								
svccs	0x00323032													
eorscc	r2	 r1	 #49	30	"; 0xc4"									
stmdbcs	r3	 {r0	 r2	 r4	 r5	 ip	 sp}							
ldrcc	r3	 [r5	 #-1326]!	"; 0xfffffad2"										
teqeq	r2	 #222298112	"; 0xd400000"											
stmdbeq	r3	 {r0	 r3	 r9	 sl	 fp	 sp}							
svccs	0x00312f2e													
movwgt	r2	 #16177	"; 0x3f31"											
eorseq	r2	 r1	 #0	28										
tsteq	r1	 r2												
andeq	r0	 r0	 sl	 asr r0										
eorseq	r0	 r3	 r2											
mrseq	r0	 (UNDEF: 2)												
strdeq	r0	 [sp]	 -fp											
tsteq	r1	 r1	 lsl #2											
mrseq	r0	 (UNDEF: 0)												
andeq	r0	 r1	 r0											
strbtvc	r6	 [r3]	 #-1398	"; 0xfffffa8a"										
cdpcs	2	7	 cr7	 cr3	 cr15	 {3}								
andeq	r0	 r0	 r3	 rrx										
stclvs	8	 cr7	 [r9]	 #-0										
cmnvs	r8	 #398458880	"; 0x17c00000"											
ldmdbvs	r4!	 {r0	 r2	 r5	 r6	 ip	 sp	 lr}^						
stmdavs	lr!	 {r0	 r1	 r2	 r3	 r5	 r6	 r9	 sl	 fp	 sp	 lr}		
andeq	r0	 r0	 r0											
andeq	r0	 r5	 #0											
andseq	r2	 r0	 ip	 asr r4										
tsteq	r0	 r3	 lsl #16											
blt	481f08 <__undef_stack+0x36ff48>													
blt	481f0c <__undef_stack+0x36ff4c>													
blt	481f10 <__undef_stack+0x36ff50>													
blt	481f14 <__undef_stack+0x36ff54>													
andeq	r0	 ip	 pc	 lsr #4										
subeq	r0	 pc	 r1	 lsl #2										
andeq	r0	 r2	 r0											
andeq	r0	 r0	 r1	 lsr #32										
cdpeq	1	15	 cr0	 cr11	 cr2	 {0}								
tsteq	r1	 sp												
andeq	r0	 r0	 r1	 lsl #2										
andeq	r0	 r0	 r0	 lsl #2										
ldmdbvs	r8!	 {r0}^												
rsbvc	r2	 r3	 #108	26	"; 0x1b00"									
teqpl	lr	 #116	"; 0x74"											
andeq	r0	 r0	 r0											
andeq	r0	 r5	 #0											
		"; <UNDEFINED> instruction: 0x001024fc"												
tsteq	r0	 r3	 lsl #30											
teqcc	pc	 r0	 lsr r1	"; <UNPREDICTABLE>"										
eorcc	r2	 pc	 #47	30	"; 0xbc"									
svccs	0x002f312f													
svccs	0x0031332f													
svccs	0x0031362f													
teqcc	r6	 r1	 lsr r1											
tsteq	r0	 r2	 lsl #4											
andeq	fp	 r3	 r1	 lsl #18										
mrshi	r0	 R8_usr												
andeq	r0	 r0	 #0											
vstreq	d15	 [lr	 #-4]											
mrseq	r0	 (UNDEF: 17)												
andeq	r0	 r0	 r1											
tsteq	r0	 r1												
ldmdavc	ip	 {r2	 r5	 r6	 r9	 fp	 ip	 sp}^						
cdpvs	12	6	 cr6	 cr9	 cr9	 {3}								
ldrbtvs	r5	 [r3]	 #-3192	"; 0xfffff388"										
eorscc	r5	 r2	 fp	 ror #24										
strtcc	r3	 [lr]	 #-1073	"; 0xfffffbcf"										
strbvc	r6	 [lr	 #-1884]!	"; 0xfffff8a4"										
ldfvse	f6	 [r2	 #-368]!	"; 0xfffffe90"										
ldclpl	14	 cr6	 [r4]	 #-368	"; 0xfffffe90"									
sfmcs	f7	2	 [sp	 #-388]!	"; 0xfffffe7c"									
stmdbvs	ip!	 {r3	 r4	 r5	 r6	 r8	 fp	 sp	 lr}^					
strvs	r7	 [sp	 #-2158]!	"; 0xfffff792"										
sfmpl	f6	2	 [r9]	 #-388	"; 0xfffffe7c"									
stclvs	14	 cr6	 [r3]	 #-420	"; 0xfffffe5c"									
rsbeq	r6	 r5	 r5	 ror r4										
stclvs	8,00E+00	 cr7	 [r9]	 #-0										
cmnvs	r1	 #2080374785	"; 0x7c000001"											
teqvs	lr	 #104	10	"; 0x1a000000"										
andeq	r0	 r0	 r0											
svcpl	0x006c6978													
stmdavs	lr!	 {r0	 r3	 r5	 r6	 r8	 r9	 sl	 fp	 sp	 lr}			
andeq	r0	 r0	 r0											
stmdbvs	r4!	 {r0	 r1	 r4	 r5	 r6	 sl	 ip	 sp	 lr}^				
stmdavs	lr!	 {r1	 r2	 r3	 r5	 r6	 sl	 ip	 sp	 lr}				
andeq	r0	 r0	 r0	 lsl #2										
svcpl	0x006c6978													
ldrbvs	r7	 [r0	 #-2420]!	"; 0xfffff68c"										
rsbeq	r2	 r8	 r3	 ror lr										
andeq	r0	 r0	 r0											
andvs	r0	 r2	 r0	 lsl #10										
movweq	r1	 #37	"; 0x25"											
adfcsdz	f0	 f1	 f7											
		"; <UNDEFINED> instruction: 0xf9032f31"												
orreq	r4	 r4	 #8	20	"; 0x8000"									
blmi	ba02c8 <__undef_stack+0xa8e308>													
blvc	fea4208c <LRemap+0xa4207d>													
biceq	r0	 ip	 lr	 lsr #6										
stcmi	9	 cr1	 [pc]	 #-296	"; 1238 <CRValMmuCac+0x233>"									
teqeq	r0	 #312	"; 0x138"											
strvc	r4	 [r3	 #-2574]	"; 0xfffff5f2"										
cdpcs	3	0	 cr0	 cr11	 cr10	 {2}								
andvc	r2	 r3	 pc	 lsr #30										
bmi	4c202c <__undef_stack+0x3b006c>													
bmi	482034 <__undef_stack+0x370074>													
teqeq	pc	 #-2147483637	"; 0x8000000b"											
blmi	128266c <__undef_stack+0x11706ac>													
mvneq	r0	 #872415233	"; 0x34000001"											
stmdble	r3	 {r1	 r2	 r3	 r5	 fp	 sp	 lr}						
blgt	ccd68 <SLCRL2cRamConfig+0xacb66>													
teqcc	lr	 r0	 lsl #20											
ldreq	r0	 [sl]	 pc	 lsr #6										
cdplt	4	0	 cr8	 cr3	 cr10	 {2}								
stclmi	14	 cr2	 [fp	 #-504]	"; 0xfffffe08"									
cdpcs	5	7	 cr10	 cr11	 cr3	 {0}								
bne	12863b0 <__undef_stack+0x11743f0>													
subcc	r4	 lr	 #48128	"; 0xbc00"										
ldfmis	f3	 [r0]	 #-172	"; 0xffffff54"										
bleq	cd94c <SLCRL2cRamConfig+0xad74a>													
cdpcs	3	6	 cr0	 cr15	 cr14	 {1}								
svccs	0x004a1603													
bmi	36fc8 <SLCRL2cRamConfig+0x16dc6>													
svccs	0x002e0a03													
eorcc	r3	 ip	 sp	 asr #32										
		"; <UNDEFINED> instruction: 0x364d4e31"												
teqeq	r3	 #208896	"; 0x33000"											
stmdbvc	r3	 {r2	 r3	 r9	 fp	 lr}								
rsbeq	r6	 r9	 lr	 lsr #8										
strcc	r0	 [r1	 #-1026]	"; 0xfffffbfe"										
andeq	r6	 r0	 #6291456	"; 0x600000"										
blmi	181bf0 <__undef_stack+0x6fc30>													
andeq	r0	 r4	 #0	4										
streq	r0	 [r2]	 #-49	"; 0xffffffcf"										
andeq	r2	 r0	 #8192	"; 0x2000"										
svceq	0x00030204													
streq	r0	 [r2]	 #-46	"; 0xffffffd2"										
cdpcs	3,00E+00	7	 cr0	 cr1	 cr2	 {0}								
ldrvs	r0	 [r7]	 -r9	 asr #6										
cdpvc	3	14	 cr0	 cr12	 cr15	 {1}								
svcmi	0x0035334a													
tstls	r3	 r1	 lsr r0											
blmi	4d3c10 <__undef_stack+0x3c1c50>													
bmi	502144 <__undef_stack+0x3f0184>													
mcrmi	15	2	 r2	 cr12	 cr7	 {0}								
eorscc	r2	 r1	 r2	 lsr fp										
cdpcs	3	0	 cr0	 cr10	 cr12	 {2}								
teqeq	lr	 #50331648	"; 0x3000000"											
teqeq	pc	 #69632	"; 0x11000"											
svccs	0x00344a10													
beq	d4960 <SLCRL2cRamConfig+0xb475e>													
teqcc	sl	 #-1207959552	"; 0xb8000000"											
movteq	r0	 #44035	"; 0xac03"											
stmdbvs	r4!	 {r0	 r3	 r4	 r5	 r6	 r9	 sl	 fp	 sp}^				
mrseq	r0	 R12_usr												
rsbeq	r0	 r6	 r5	 lsr r6										
streq	r0	 [r2]	 -r2	 lsl #8										
streq	r0	 [r2]	 #-75	"; 0xffffffb5"										
andeq	r3	 r0	 #-2147483648	"; 0x80000000"										
eoreq	r0	 sl	 r4	 lsl #4										
movweq	r0	 #9218	"; 0x2402"											
andeq	r2	 r0	 #14	28	"; 0xe0"									
andvc	r0	 r3	 #4	4	"; 0x40000000"									
strne	r4	 [r3]	 -lr	 lsr #18										
		"; <UNDEFINED> instruction: 0xf1032f66"												
eorscc	r4	 r2	 #512000	"; 0x7d000"										
andls	r3	 r3	 r6	 lsr r0										
blmi	4d3c78 <__undef_stack+0x3c1cb8>													
bmi	4c21a8 <__undef_stack+0x3b01e8>													
mcrmi	15	2	 r2	 cr12	 cr7	 {0}								
eorscc	r2	 r1	 r2	 lsr fp										
cdpcs	3	0	 cr0	 cr10	 cr12	 {2}								
teqeq	lr	 #50331648	"; 0x3000000"											
teqeq	pc	 #69632	"; 0x11000"											
blmi	4d3cd8 <__undef_stack+0x3c1d18>													
bmi	3c21c4 <__undef_stack+0x2b0204>													
cmpcc	pc	 r7	 lsl r5	"; <UNPREDICTABLE>"										
bmi	3c2158 <__undef_stack+0x2b0198>													
strbcc	r3	 [lr	 #-277]	"; 0xfffffeeb"										
bmi	3c2160 <__undef_stack+0x2b01a0>													
movteq	r4	 #56339	"; 0xdc13"											
blmi	4d3cec <__undef_stack+0x3c1d2c>													
bmi	5021e0 <__undef_stack+0x3f0220>													
mcrmi	15	2	 r2	 cr12	 cr7	 {0}								
eorscc	r2	 r1	 r2	 lsr fp										
cdpcs	3	0	 cr0	 cr10	 cr12	 {2}								
teqeq	lr	 #50331648	"; 0x3000000"											
teqeq	pc	 #69632	"; 0x11000"											
strbne	r0	 [sl]	 #-229	"; 0xffffff1b"										
andeq	r3	 r0	 #72	"; 0x48"										
subeq	r0	 ip	 r4	 lsl #2										
strvs	r0	 [r1	 -r2	 lsl #8]										
mrseq	r0	 R12_usr												
strbvc	r0	 [lr]	 sp	 lsr #6										
ldmibeq	r9!	 {r1	 r3	 r6	 r8	 r9}								
ldrbtvc	r0	 [fp]	 r6	 ror #6										
stfmis	f3	 [pc]	 #-296	"; 13bc <CRValMmuCac+0x3b7>"										
stmdale	r3	 {r0	 r1	 r2	 r3	 r5	 ip	 sp}						
svccs	0x00314a02													
ldrbeq	r0	 [fp]	 #844	"; 0x34c"										
movteq	r4	 #56366	"; 0xdc2e"											
teqeq	lr	 #166912	"; 0x28c00"											
strhcc	r0	 [sl	 #-90]	"; 0xffffffa6"										
rsbcc	r4	 r8	 r9	 ror #24										
strbthi	r2	 [r8]	 #-3885	"; 0xfffff0d3"										
rsbcc	r8	 r8	 r6	 lsl #9										
stchi	13	 cr2	 [r3]	 {105}	"; 0x69"									
		"; <UNDEFINED> instruction: 0xf9036677"												
stmdbls	r3	 {r3	 r9	 pc}										
eorcc	r4	 pc	 r7	 ror sl	"; <UNPREDICTABLE>"									
sbcseq	r0	 pc	 #-1275068416	"; 0xb4000000"										
strbeq	r0	 [r0]	 #814	"; 0x32e"										
cmpcc	pc	 r1	 lsl #10											
blvc	fec421e8 <LRemap+0xc421d9>													
ldrbeq	r0	 [r7]	 lr	 lsr #6										
svccs	0x002d2f2e													
bmi	502264 <__undef_stack+0x3f02a4>													
movteq	r2	 #53046	"; 0xcf36"											
teqeq	pc	 #20	20	"; 0x14000"										
teqeq	pc	 #454656	"; 0x6f000"											
teqeq	lr	 #1027604480	"; 0x3d400000"											
svccs	0x00820a90													
stccs	15	 cr2	 [pc]	 #-292	"; 1428 <CRValMmuCac+0x423>"									
bmi	1d7d55c <__undef_stack+0x1c6b59c>													
cdpls	14	0	 cr10	 cr10	 cr3	 {0}								
cmneq	r5	 r3	 lsl #4											
bmi	2acd68 <__undef_stack+0x19ada8>													
cdpcs	2,00E+00	7	 cr13	 cr5	 cr3	 {0}								
bmi	2ae970 <__undef_stack+0x19c9b0>													
mrseq	r0	 R12_usr												
streq	r0	 [r2]	 #-133	"; 0xffffff7b"										
andeq	r6	 r0	 #262144	"; 0x40000"										
teqeq	sp	 #4	2											
movteq	r7	 #42464	"; 0xa5e0"											
andgt	r8	 r3	 r8	 ror #4										
andgt	r8	 r3	 sl	 lsl #4										
svccs	0x00314a77													
teqeq	r0	 #300	"; 0x12c"											
		"; <UNDEFINED> instruction: 0x314a079a"												
ldrvs	r4	 [r1	 -r8	 ror #26]!										
strvc	r0	 [r9	 r6	 lsl #7]										
stmdbhi	r3	 {r1	 r3	 r6	 r8	 r9	 sl	 fp	 sp}					
ldrtcc	r2	 [r2]	 -r4	 lsl #28										
mcrvc	3	6	 r0	 cr9	 cr0	 {1}								
tstle	r3	 sl	 asr #30											
cdpmi	14	3	 cr2	 cr1	 cr4	 {0}								
strle	r3	 [r3	 #-53]	"; 0xffffffcb"										
eorcc	r4	 lr	 r2	 lsl #20										
strle	r8	 [r3	 -r3	 lsl #15]										
teqeq	lr	 #483328	"; 0x76000"											
stcmi	14	 cr2	 [pc]	 #-36	"; 1598 <CRValMmuCac+0x593>"									
movteq	r3	 #49483	"; 0xc14b"											
andeq	r4	 r0	 #12	20	"; 0xc000"									
stfeqs	f0	 [r3]	 {4}											
cmncc	r7	 sl	 asr #24											
teqeq	lr	 #12288	"; 0x3000"											
strne	r2	 [r3]	 #-3696	"; 0xfffff190"										
andvs	r2	 r3	 sl	 asr #30										
ldreq	r0	 [r3	 #842]	"; 0x34a"										
teqeq	r1	 #47104	"; 0xb800"											
teqeq	lr	 #152	18	"; 0x260000"										
orreq	r0	 r2	 #-2147483595	"; 0x80000035"										
movteq	r7	 #44714	"; 0xaeaa"											
sfmge	f0	1	 [r3	 #-96]	"; 0xffffffa0"									
svcls	0x00039e01													
teqcc	pc	 r5	 lsl #28											
cdpcs	8	7	 cr9	 cr9	 cr3	 {0}								
strvs	ip	 [r1]	 -r3	 lsl #28										
cdpcs	2,00E+00	7	 cr11	 cr14	 cr3	 {0}								
vmlacs.f32	s24	 s2	 s6											
bmi	1faee18 <__undef_stack+0x1e9ce58>													
orreq	r1	 r2	 #196608	"; 0x30000"										
orreq	r0	 r2	 #184	2	"; 0x2e"									
cdpcs	0,00E+00	6	 cr0	 cr6	 cr11	 {6}								
strgt	r2	 [r3	 #-3889]	"; 0xfffff0cf"										
vstrmi	s9	 [fp	 #-16]											
cdpcs	8	7	 cr9	 cr9	 cr3	 {0}								
cfsh32ls	mvfx10	 mvfx2	 #3											
bmi	1f78238 <__undef_stack+0x1e66278>													
cmneq	r6	 #196608	"; 0x30000"											
orreq	r0	 r2	 #536870921	"; 0x20000009"										
strbcc	r0	 [sl]	 -r4	 asr #17										
strne	r4	 [r3]	 #-2863	"; 0xfffff4d1"										
svcvs	0x00032f4a													
movwhi	r2	 #16202	"; 0x3f4a"											
andhi	r2	 r3	 #1872	"; 0x750"										
stmdbmi	pc!	 {r0	 r1	 r3	 r9	 pc}	"; <UNPREDICTABLE>"							
ldrvc	r0	 [r5	 #815]	"; 0x32f"										
beq	ffb4230c <LRemap+0x1b422fd>													
ldrvc	r0	 [r3	 #814]	"; 0x32e"										
beq	ffa82314 <LRemap+0x1a82305>													
ldrbtvc	r0	 [lr]	 #870	"; 0x366"										
bleq	fe80238c <LRemap+0x80237d>													
svccs	0x002d2f9e													
andeq	r0	 r4	 ip	 asr #4										
sbceq	r0	 r1	 r1	 lsl #2										
andeq	r0	 r2	 r0											
andeq	r0	 r0	 ip	 lsl #1										
cdpeq	1	15	 cr0	 cr11	 cr2	 {0}								
tsteq	r1	 sp												
andeq	r0	 r0	 r1	 lsl #2										
andeq	r0	 r0	 r0	 lsl #2										
cfldrspl	mvf6	 [sl]	 #-4											
stmdbvs	ip!	 {r3	 r4	 r5	 r6	 r8	 fp	 sp	 lr}^					
cmpvc	ip	 #7208960	"; 0x6e0000"											
subscc	r6	 ip	 #100	22	"; 0x19000"									
mrccs	1	1	 r3	 cr4	 cr0	 {1}								
mcrvs	12	3	 r5	 cr7	 cr4	 {1}								
rsbvc	r5	 r1	 #29952	"; 0x7500"										
strbtvc	r5	 [lr]	 #-3181	"; 0xfffff393"										
ldfvse	f6	 [r2	 #-368]!	"; 0xfffffe90"										
stclvs	8,00E+00	 cr7	 [r9]	 #-180	"; 0xffffff4c"									
ldclcs	14	 cr6	 [r8	 #-420]!	"; 0xfffffe5c"									
stmdbvs	r2!	 {r0	 r2	 r5	 r6	 r8	 sp	 lr}^						
cmnvs	lr	 #92	18	"; 0x170000"										
strbvs	r7	 [r4	 #-1388]!	"; 0xfffffa94"										
ldmdbvs	r8!	 {}^	"; <UNPREDICTABLE>"											
stmdavc	r5!	 {r2	 r3	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
ldrbtvc	r6	 [r0]	 #-1379	"; 0xfffffa9d"										
cdpcs	15	6	 cr6	 cr14	 cr9	 {3}								
andeq	r0	 r0	 r3	 rrx										
ldrbtvs	r7	 [r4]	 #-768	"; 0xfffffd00"										
cdpcs	14	7	 cr6	 cr4	 cr9	 {3}								
andeq	r0	 r1	 r8	 rrx										
stclvs	8	 cr7	 [r9]	 #-0										
cmnvs	r8	 #398458880	"; 0x17c00000"											
ldmdbvs	r4!	 {r0	 r2	 r5	 r6	 ip	 sp	 lr}^						
stmdavs	lr!	 {r0	 r1	 r2	 r3	 r5	 r6	 r9	 sl	 fp	 sp	 lr}		
andeq	r0	 r0	 r0											
svcpl	0x006c6978													
ldrbvs	r7	 [r0	 #-2420]!	"; 0xfffff68c"										
rsbeq	r2	 r8	 r3	 ror lr										
andeq	r0	 r0	 r0											
strne	r0	 [r2]	 #-1280	"; 0xfffffb00"										
movweq	r1	 #47	"; 0x2f"											
movweq	r0	 #4333	"; 0x10ed"											
strne	r0	 [lr	 #-220]!	"; 0xffffff24"										
strbne	r1	 [sl	 #-2051]	"; 0xfffff7fd"										
bmi	1fe8b28 <__undef_stack+0x1ed6b68>													
teqne	lr	 #3072	"; 0xc00"											
teqeq	pc	 #4800	"; 0x12c0"											
stcvs	10	 cr4	 [r3]	 {19}										
svccs	0x002d4b01													
streq	r4	 [r2]	 #-2861	"; 0xfffff4d3"										
ble	41b34 <SLCRL2cRamConfig+0x21932>													
andeq	r0	 r0	 #0											
andeq	r7	 r0	 r0	 lsl #4										
blx	41f42 <SLCRL2cRamConfig+0x21d40>													
tsteq	r0	 lr	 lsl #26											
andeq	r0	 r1	 r1	 lsl #2										
andeq	r0	 r1	 r0											
bcc	1901b50 <__undef_stack+0x17efb90>													
stclvs	8,00E+00	 cr7	 [r9]	 #-368	"; 0xfffffe90"									
ldclpl	14	 cr6	 [r8]	 #-420	"; 0xfffffe5c"									
cfstrdpl	mvd6	 [fp]	 #-460	"; 0xfffffe34"										
ldrtcc	r3	 [r1]	 #-50	"; 0xffffffce"										
ldrbvs	r3	 [ip	 -lr	 lsr #8]										
cmpvs	ip	 lr	 ror #10											
mrcvs	13	2	 r6	 cr12	 cr2	 {3}								
rsbvc	r5	 r1	 #116	24	"; 0x7400"									
ldmdbvs	r8!	 {r0	 r2	 r3	 r5	 r6	 r8	 sl	 fp	 sp}^				
stmdavc	lr!	 {r2	 r3	 r5	 r6	 r8	 fp	 sp	 lr}^					
rsbvs	r6	 r1	 #188743680	"; 0xb400000"										
cdpvs	12	6	 cr5	 cr9	 cr9	 {3}								
ldrbtvs	r6	 [r5]	 #-3171	"; 0xfffff39d"										
stmdavc	r0	 {r0	 r2	 r5	 r6}									
ldmdbvs	pc	 {r0	 r3	 r5	 r6	 sl	 fp	 sp	 lr}^	"; <UNPREDICTABLE>"				
rsbeq	r2	 r3	 pc	 ror #28										
movwvc	r0	 #0												
mcrvs	4	3	 r6	 cr9	 cr4	 {3}								
rsbeq	r2	 r8	 r4	 ror lr										
stmdavc	r0	 {r0}												
ldrbvc	r6	 [pc]	 #-3177	"; 17a4 <CRValMmuCac+0x79f>"										
cmnvc	r5	 #121	"; 0x79"											
andeq	r6	 r0	 lr	 lsr #16										
andeq	r0	 r0	 r0											
svccs	0x00680205													
smladle	r3	 r0	 r0	 r0										
svccs	0x00130100													
teqne	lr	 #-1073741824	"; 0xc0000000"											
cdpcs	3	1	 cr0	 cr1	 cr15	 {1}								
andne	r2	 r3	 #19	30	"; 0x4c"									
movwne	r1	 #13102	"; 0x332e"											
movwne	r1	 #13130	"; 0x334a"											
movwne	r1	 #13130	"; 0x334a"											
svcvc	0x009e034a													
rsceq	r0	 fp	 r1	 lsl #6										
bmi	482508 <__undef_stack+0x370548>													
cmneq	pc	 r3	 lsl #12											
bmi	747f4 <SLCRL2cRamConfig+0x545f2>													
svcvc	0x00a3034e													
bmi	4c2588 <__undef_stack+0x3b05c8>													
cdpcs	2	7	 cr10	 cr15	 cr3	 {0}								
bmi	3f404 <SLCRL2cRamConfig+0x1f202>													
cdpmi	13	2	 cr2	 cr14	 cr3	 {0}								
cdpvc	3	14	 cr0	 cr7	 cr11	 {3}								
rscseq	r0	 r8	 lr	 lsr #6										
svceq	0x0003304a													
cfstr64vs	mvdx3	 [lr]	 {74}	"; 0x4a"										
tsteq	r0	 r2	 lsl #8											
andeq	fp	 r0	 r1	 lsl #26										
sfmhi	f0	4	 [r0]	 {-0}										
andeq	r0	 r0	 #0											
vstreq	d15	 [lr	 #-4]											
mrseq	r0	 (UNDEF: 17)												
andeq	r0	 r0	 r1											
tsteq	r0	 r1												
ldmdavc	ip	 {r2	 r5	 r6	 r9	 fp	 ip	 sp}^						
cdpvs	12	6	 cr6	 cr9	 cr9	 {3}								
ldrbtvs	r5	 [r3]	 #-3192	"; 0xfffff388"										
eorscc	r5	 r2	 fp	 ror #24										
strtcc	r3	 [lr]	 #-1073	"; 0xfffffbcf"										
strbvc	r6	 [lr	 #-1884]!	"; 0xfffff8a4"										
ldfvse	f6	 [r2	 #-368]!	"; 0xfffffe90"										
ldclpl	14	 cr6	 [r4]	 #-368	"; 0xfffffe90"									
sfmcs	f7	2	 [sp	 #-388]!	"; 0xfffffe7c"									
stmdbvs	ip!	 {r3	 r4	 r5	 r6	 r8	 fp	 sp	 lr}^					
strvs	r7	 [sp	 #-2158]!	"; 0xfffff792"										
sfmpl	f6	2	 [r9]	 #-388	"; 0xfffffe7c"									
stclvs	14	 cr6	 [r3]	 #-420	"; 0xfffffe5c"									
rsbeq	r6	 r5	 r5	 ror r4										
ldmdbvs	r4!	 {fp	 ip	 sp	 lr}^									
cfldr64vs	mvdx6	 [pc]	 {109}	"; 0x6d"										
andeq	r6	 r0	 lr	 lsr #6										
ldrbtvc	r0	 [r8]	 #-0											
svcpl	0x00656d69													
rsbeq	r2	 r8	 ip	 ror #28										
movwvc	r0	 #0												
mcrvs	4	3	 r6	 cr9	 cr4	 {3}								
rsbeq	r2	 r8	 r4	 ror lr										
stmdavc	r0	 {r0}												
ldmdbvs	pc	 {r0	 r3	 r5	 r6	 sl	 fp	 sp	 lr}^	"; <UNPREDICTABLE>"				
rsbeq	r2	 r8	 pc	 ror #28										
stmdavc	r0	 {}	"; <UNPREDICTABLE>"											
ldrbvc	r6	 [pc]	 #-3177	"; 189c <CRValMmuCac+0x897>"										
cmnvc	r5	 #121	"; 0x79"											
andeq	r6	 r0	 lr	 lsr #16										
andeq	r0	 r0	 r0											
eorcc	r0	 r8	 r5	 lsl #4										
tstle	r3	 r0	 lsl r0											
ldmdami	r0!	 {r8}												
strhi	r6	 [r3]	 ip	 asr #18										
svceq	0x00032d4b													
streq	r0	 [r2]	 #-46	"; 0xffffffd2"										
andeq	r5	 r0	 #1073741824	"; 0x40000000"										
addeq	r0	 r3	 r4	 lsl #2										
movwhi	r0	 #5122	"; 0x1402"											
andeq	r0	 sl	 r0	 lsr #5										
subeq	r0	 r5	 r1	 lsl #2										
andeq	r0	 r2	 r0											
andeq	r0	 r0	 r1	 lsr #32										
cdpeq	1	15	 cr0	 cr11	 cr2	 {0}								
tsteq	r1	 sp												
andeq	r0	 r0	 r1	 lsl #2										
andeq	r0	 r0	 r0	 lsl #2										
rsbvc	r0	 r3	 r1											
mcrvs	15	3	 r5	 cr9	 cr5	 {3}								
teqpl	lr	 #1761607680	"; 0x69000000"											
andeq	r0	 r0	 r0											
andeq	r0	 r5	 #0											
andseq	r3	 r0	 r8	 asr #1										
svccs	0x00013a03													
svccs	0x002f2f2f													
teqcc	pc	 pc	 lsr #30											
svccs	0x002f2f2f													
andeq	r3	 r2	 #47	"; 0x2f"										
blvc	41d1c <SLCRL2cRamConfig+0x21b1a>													
andeq	r0	 r0	 #0											
andeq	r6	 r0	 r0	 lsl #12										
blx	4212a <SLCRL2cRamConfig+0x21f28>													
tsteq	r0	 lr	 lsl #26											
andeq	r0	 r1	 r1	 lsl #2										
andeq	r0	 r1	 r0											
bcc	1901d38 <__undef_stack+0x17efd78>													
stclvs	8	 cr7	 [r9]	 #-368	"; 0xfffffe90"									
ldclpl	14	 cr6	 [r8]	 #-420	"; 0xfffffe5c"									
cfstrdpl	mvd6	 [fp]	 #-460	"; 0xfffffe34"										
ldrtcc	r3	 [r1]	 #-50	"; 0xffffffce"										
ldrbvs	r3	 [ip	 -lr	 lsr #8]										
cmpvs	ip	 lr	 ror #10											
mrcvs	13	2	 r6	 cr12	 cr2	 {3}								
rsbvc	r5	 r1	 #116	24	"; 0x7400"									
ldmdbvs	r8!	 {r0	 r2	 r3	 r5	 r6	 r8	 sl	 fp	 sp}^				
stmdavc	lr!	 {r2	 r3	 r5	 r6	 r8	 fp	 sp	 lr}^					
rsbvs	r6	 r1	 #188743680	"; 0xb400000"										
cdpvs	12	6	 cr5	 cr9	 cr9	 {3}								
ldrbtvs	r6	 [r5]	 #-3171	"; 0xfffff39d"										
ldmdbvc	r3!	 {r0	 r2	 r5	 r6	 sl	 fp	 ip	 lr}^					
svcpl	0x00000073													
strbtvc	r7	 [r9]	 #-2149	"; 0xfffff79b"										
andeq	r6	 r0	 lr	 lsr #6										
cdpvs	0	7	 cr0	 cr5	 cr0	 {0}								
ldrbtvs	r7	 [r4]	 #-873	"; 0xfffffc97"										
tsteq	r0	 lr	 lsr #16											
andeq	r0	 r0	 r0											
ldmcc	r4!	 {r0	 r2	 r9}										
strcs	r0	 [r3	 #-16]											
andeq	r0	 r2	 r1	 lsl #4										
uhsaxvs	r5	 r3	 pc	"; <UNPREDICTABLE>"										
cdpvs	12	6	 cr6	 cr5	 cr9	 {3}								
ldmdbcs	r0!	 {r0	 r1	 r2	 r3	 r5	 r6	 fp	 sp}^					
eorvc	r2	 r8	 r0	 lsr #16										
svcpl	0x003e2d29													
strbvs	r6	 [ip	 #-2406]!	"; 0xfffff69a"										
svcpl	0x005f0029													
strbpl	r4	 [r3	 #-833]	"; 0xfffffcbf"										
subpl	r5	 r5	 sp	 asr #30										
svcmi	0x004c4953													
subscs	r5	 pc	 lr	 asr #30										
eorspl	r7	 r1	 r0	 lsr r8										
blmi	d4c4ec <__undef_stack+0xc3a52c>													
subspl	r5	 pc	 r0	 lsl #30										
stmdbmi	r4	 {r2	 r4	 r6	 r9	 ip	 lr}^							
ldclmi	6	 cr4	 [pc	 #-280]	"; ffffff2c <LRemap+0x1ffff1d>"									
svcpl	0x005f5841													
ldrtcc	r3	 [r1]	 #-544	"; 0xfffffde0"										
teqcc	r8	 #922746880	"; 0x37000000"											
eorseq	r3	 r7	 r6	 lsr r4										
cmnvs	r4	 #432013312	"; 0x19c00000"											
ldmdacs	r2!	 {r3	 r5	 r6	 r8	 sp	 lr}^							
strbvs	r2	 [r7	 #-41]!	"; 0xffffffd7"										
teqvc	r8	 #116	6	"; 0xd0000001"										
mcrvs	4	3	 r6	 cr9	 cr4	 {3}								
svcpl	0x005f0029													
strbmi	r4	 [lr	 -ip	 asr #30]										
mcrmi	12	2	 r4	 cr15	 cr15	 {2}								
cmpmi	sp	 r7	 asr #30											
subscs	r5	 pc	 r8	 asr pc	"; <UNPREDICTABLE>"									
teqcc	r2	 #-1879048189	"; 0x90000003"											
eorscc	r3	 r2	 r3	 lsr r7										
ldrcc	r3	 [r8	 #-1587]!	"; 0xfffff9cd"										
ldrcc	r3	 [r7	 #-1844]!	"; 0xfffff8cc"										
ldcmi	0	 cr3	 [r7]	 #-224	"; 0xffffff20"									
svcpl	0x005f004c													
strbcc	r4	 [r3]	 -r4	 asr #10										
ldrbpl	r5	 [r3	 #-3892]	"; 0xfffff0cc"										
subpl	r4	 pc	 #1056	"; 0x420"										
svcpl	0x004c414d													
svcpl	0x004e494d													
mrccs	0	1	 r2	 cr0	 cr15	 {2}								
eorscc	r3	 r0	 r0	 lsr r0										
eorscc	r3	 r0	 r0	 lsr r0										
eorscc	r3	 r0	 r0	 lsr r0										
ldrmi	r3	 [r1	 #-48]!	"; 0xffffffd0"										
teqcc	r8	 #-1275068416	"; 0xb4000000"											
svcpl	0x00004444													
stmdami	r3	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 ip	 lr}^		
lfmmi	f5	2	 [pc	 #-260]	"; ffffffc8 <LRemap+0x1ffffb9>"									
svcpl	0x005f5841													
ldmdbcc	r2!	 {r5	 sl	 ip	 sp}									
		"; <UNDEFINED> instruction: 0x37363934"												
ldrpl	r3	 [r5	 #-2354]!	"; 0xfffff6ce"										
ldrbmi	r5	 [pc]	 #-3840	"; e0 <L2CCControl+0xdf>"										
ldrbmi	r4	 [pc]	 #-3138	"; e4 <L2CCControl+0xe3>"										
stclmi	3	 cr4	 [r9	 #-276]	"; 0xfffffeec"									
ldrbmi	r4	 [pc]	 #-3137	"; ec <L2CCControl+0xeb>"										
svcpl	0x005f4749													
eorseq	r3	 r7	 r0	 lsr #2										
uhsaxvs	r5	 r3	 pc	"; <UNPREDICTABLE>"										
svcvs	0x00727265													
ldmdbcs	r0!	 {r1	 r4	 r5	 r6	 fp	 sp}^							
stmdacs	r8!	 {r5	 fp	 sp}										
mcrcc	9,00E+00	1	 r2	 cr13	 cr0	 {3}								
cmnvs	ip	 pc	 asr r6											
strtcs	r7	 [r0]	 -r7	 ror #6										
cmppl	pc	 #32	30	"; 0x80"										
ldmdbcs	r2	 {r0	 r2	 r6	 r9	 ip	 lr}^							
eorscs	r2	 sp	 r0	 lsr #2										
svcpl	0x00002930													
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
stmdami	r3	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 ip	 lr}^		
ldrbpl	r5	 [pc]	 #-577	"; 12c <L2CCDataLatency+0xb>"										
eoreq	r4	 r0	 pc	 asr r8										
ldmdbvs	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"
ldrbvc	r7	 [pc	 -lr	 ror #8]										
rsbvc	r6	 r1	 #6488064	"; 0x630000"										
ldmdavs	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 sl	 ip	 sp	 lr}^	"; <UNPREDICTABLE>"		
ldmdbmi	pc	 {r5}^	"; <UNPREDICTABLE>"											
strbmi	r4	 [r2]	 -pc	 asr #24										
svcpl	0x00003120													
strbmi	r4	 [r9]	 #-3926	"; 0xfffff0aa"										
stmdbvs	pc!	 {r5	 r9	 sl	 ip	 sp	 lr}^	"; <UNPREDICTABLE>"						
strbvs	r0	 [r6	 #-100]!	"; 0xffffff9c"										
eorvc	r6	 r8	 pc	 ror #12										
svcpl	0x005f2029													
svcvs	0x00656673													
ldmdbcs	r0!	 {r1	 r2	 r5	 r6	 fp	 sp}^							
mrrcvs	15	0	 r5	 pc	 cr0	"; <UNPREDICTABLE>"								
svcpl	0x006b636f													
strbvs	r6	 [ip	 #-1394]!	"; 0xfffffa8e"										
stmdacs	r5!	 {r0	 r5	 r6	 r8	 r9	 ip	 sp	 lr}^					
blvs	18dbf2c <__undef_stack+0x17c9f6c>													
svcpl	0x00282029													
ldrbpl	r4	 [r3]	 #-323	"; 0xfffffebd"										
stmdbmi	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"		
ldmdbcs	r0!	 {r2	 r6	 sp}										
cmpvc	pc	 #0	30											
cmnvs	r4	 #112	10	"; 0x1c000000"										
		"; <UNDEFINED> instruction: 0x7761725f"												
svcpl	0x0028725f													
rsbsvc	r7	 r4	 #95	"; 0x5f"										
cmpvs	pc	 #44	30	"; 0xb0"										
subsvc	r5	 pc	 ip	 lsr #30										
stccs	0,00E+00	 cr2	 [r8	 #-164]!	"; 0xffffff5c"									
svcpl	0x005f282d													
mcrcc	9	1	 r2	 cr13	 cr0	 {3}								
stccc	7	 cr7	 [r0]	 #-380	"; 0xfffffe84"									
svccc	0x00203020													
svcpl	0x005f2820													
mcrcc	9	1	 r2	 cr13	 cr0	 {3}								
mcrcc	7	1	 r7	 cr0	 cr15	 {2}								
svcpl	0x0028203d													
stccs	0	 cr7	 [r9	 #-380]!	"; 0xfffffe84"									
rsbvs	r5	 ip	 #62	30	"; 0xf8"									
bvc	1a5cf70 <__undef_stack+0x194afb0>													
eorscs	r2	 pc	 r5	 rrx										
svcpl	0x00282a28													
stccs	0	 cr7	 [r9	 #-380]!	"; 0xfffffe84"									
rsbscs	r5	 r0	 lr	 lsr pc										
svcpl	0x0028203d													
stmdbcs	r9!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sp	 lr}			
stmdacs	sl!	 {r2	 r3	 r5	 sp}									
ldmdbcs	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
subsvc	r3	 pc	 sp	 lsr #28										
eorscs	r2	 sp	 r0	 lsr #2										
strbcs	r5	 [lr	 -r7	 lsr #24]!										
stmdacs	r0!	 {r5	 r8	 r9	 sl	 fp	 ip	 sp}						
ldmdbcs	r4!	 {r0	 r3	 r5	 r6	 r9	 sl	 fp	 sp	 lr}^				
svcpl	0x005f282a													
mcrcc	9	1	 r2	 cr13	 cr0	 {3}								
blcs	adc394 <__undef_stack+0x9ca3d4>													
svcpl	0x00203a20													
rsbsvs	r7	 r7	 #2080374785	"; 0x7c000001"										
subsvc	r6	 pc	 #122683392	"; 0x7500000"										
subsvc	r5	 pc	 r8	 lsr #30										
eorcs	r7	 ip	 r4	 ror r2										
strbcs	r5	 [lr	 -r7	 lsr #24]!										
svcpl	0x005f202c													
bcc	80a7f8 <__undef_stack+0x6f8838>													
cmpvc	pc	 #32	30	"; 0x80"										
		"; <UNDEFINED> instruction: 0x66756277"												
svcpl	0x0028725f													
rsbsvc	r7	 r4	 #95	"; 0x5f"										
stmdbvs	r8!	 {r2	 r3	 r5	 sp}									
stmdacs	r9!	 {r1	 r2	 r3	 r5	 r6	 sl	 ip	 sp	 lr}				
stmdbcs	r3!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
svcpl	0x005f202c													
bcc	80a81c <__undef_stack+0x6f885c>													
stmdacs	sl!	 {r5	 fp	 sp}										
ldmdbcs	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
subsvc	r3	 pc	 sp	 lsr #28										
stmdacs	r0!	 {r5	 r8	 sl	 fp	 ip	 sp}							
stmdbcs	r3!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
stmdbvs	r8!	 {r2	 r3	 r5	 sp}									
bcs	a5d430 <__undef_stack+0x94b470>													
subsvc	r5	 pc	 r8	 lsr #30										
svcpl	0x003e2d29													
stmdbcs	fp!	 {r4	 r5	 r6	 r8	 r9	 fp	 sp}						
svcpl	0x005f0029													
strbcc	r4	 [r3]	 -r4	 asr #10										
subpl	r5	 r5	 r4	 lsr pc										
svcmi	0x004c4953													
subscs	r5	 pc	 lr	 asr #30										
teqcc	sp	 r1	 lsr r5											
subeq	r4	 r4	 r5	 lsr r4										
mcrmi	15	2	 r5	 cr9	 cr15	 {2}								
strbmi	r5	 [ip	 #-3924]	"; 0xfffff0ac"										
ldmdacc	r4	 {r0	 r6	 r8	 r9	 ip	 lr}^							
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
teqcc	r0	 pc	 asr pc											
svcpl	0x00003732													
mcrmi	5	2	 r5	 cr9	 cr15	 {2}								
stmdapl	r1	 {r2	 r4	 r6	 r8	 sl	 fp	 lr}^						
subspl	r5	 r9	 pc	 asr r4										
subscs	r5	 pc	 r5	 asr #30										
strbvs	r6	 [lr	 -ip	 ror #30]!										
cdpvs	12	6	 cr6	 cr15	 cr0	 {1}								
cdpvs	0	7	 cr2	 cr5	 cr7	 {3}								
mcrvs	9	3	 r6	 cr7	 cr3	 {3}								
stmdbvs	r0!	 {r0	 r2	 r5	 r6	 sl	 sp	 lr}						
svcpl	0x0000746e													
strbpl	r4	 [lr]	 #-343	"; 0xfffffea9"										
smlsldmi	r5	 r5	 pc	 r2	"; <UNPREDICTABLE>"									
ldrbmi	r5	 [r4	 #-841]	"; 0xfffffcb7"										
stmdbmi	r6	 {r1	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
teqcc	r0	 lr	 asr #18											
ldmdbmi	pc	 {r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"						
svcpl	0x0038544e													
svcpl	0x0058414d													
eorscc	r2	 r1	 #95	"; 0x5f"										
svcpl	0x005f0037													
strbpl	r4	 [lr]	 #-2389	"; 0xfffff6ab"										
stmdacs	r3	 {r3	 r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^				
teqvs	r0	 #1622016	"; 0x18c000"											
ldmdbmi	pc	 {r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"						
eorscc	r5	 r3	 #1308622848	"; 0x4e000000"										
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
eorcc	r5	 r0	 #380	"; 0x17c"										
ldrtcc	r3	 [r7]	 #-1073	"; 0xfffffbcf"										
ldrtcc	r3	 [r6]	 #-824	"; 0xfffffcc8"										
svcpl	0x00004c37													
cmppl	r9	 #2080374785	"; 0x7c000001"											
mcrmi	3	2	 r4	 cr15	 cr15	 {2}								
svcpl	0x00474946													
subscs	r5	 pc	 r8	 asr #30										
cmnvc	lr	 #0	10											
strbvs	r6	 [lr	 #-1897]!	"; 0xfffff897"										
ldmdbvs	r3!	 {r2	 r5	 r6	 sp}^									
strbtvs	r6	 [r5]	 #-3687	"; 0xfffff199"										
cmppl	pc	 r0	 lsl #30											
submi	r5	 r9	 #324	"; 0x144"										
svcpl	0x005f5449													
svcpl	0x00003020													
cmppl	r4	 pc	 asr r5											
stmdbmi	r2	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 fp	 lr}^				
subscs	r5	 pc	 r4	 asr pc	"; <UNPREDICTABLE>"									
svcmi	0x00450030													
stccs	0	 cr2	 [r8	 #-280]!	"; 0xfffffee8"									
svcpl	0x00002931													
svcpl	0x00535953													
ldrbmi	r5	 [r0	 #-2388]	"; 0xfffff6ac"										
strbmi	r5	 [r6]	 #-3923	"; 0xfffff0ad"										
strbpl	r5	 [r5]	 #-863	"; 0xfffffca1"										
subspl	r0	 pc	 #32											
strbpl	r4	 [lr]	 #-1349	"; 0xfffffabb"										
strbpl	r4	 [r5]	 #-1887	"; 0xfffff8a1"										
ldrbmi	r4	 [r4	 #-324]	"; 0xfffffebc"										
subspl	r4	 r2	 #398458880	"; 0x17c00000"										
eorvc	r5	 r8	 pc	 asr r0										
eorcs	r7	 r9	 r4	 ror r2										
stmdacs	r8!	 {r3	 r5	 r9	 sl	 sp}								
ldmdbcs	r2!	 {r4	 r5	 r6	 sl	 ip	 sp	 lr}^						
cdpvs	1,40E+01	5	 cr3	 cr15	 cr13	 {1}								
svcpl	0x002e7765													
mcrvs	5	3	 r6	 cr5	 cr2	 {3}								
		"; <UNDEFINED> instruction: 0x675f2e74"												
cmnvs	r4	 r5	 ror #8											
ldrbvs	r6	 [pc	 #-1396]	"; fffffe50 <LRemap+0x1fffe41>"										
stmdbcs	r9!	 {r1	 r4	 r5	 r6	 r9	 ip	 sp	 lr}					
ldrbmi	r5	 [pc]	 -r0	 lsl #30										
cfldrdmi	mvd5	 [pc	 #-304]	"; 2a0 <L2CCDataLatency+0x17f>"										
svcpl	0x005f5841													
strtcc	r3	 [lr]	 #-800	"; 0xfffffce0"										
eorscc	r3	 r8	 #48	4										
		"; <UNDEFINED> instruction: 0x36363433"												
eorscc	r3	 r5	 #3342336	"; 0x330000"										
ldrvs	r3	 [r6	 #-2104]!	"; 0xfffff7c8"										
ldrtmi	r3	 [r8]	 -fp	 lsr #6										
ldrbmi	r5	 [r2	 #-3840]	"; 0xfffff100"										
svcpl	0x00544e45													
mcrrmi	13	5	 r4	 r1	 cr3									
stmdami	r3	 {r2	 r3	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
svcpl	0x004b4345													
strbpl	r4	 [r9]	 #-3657	"; 0xfffff1b7"										
rsbsvc	r7	 r4	 #40	"; 0x28"										
svcpl	0x00002029													
cfstrdmi	mvd4	 [r2]	 {95}	"; 0x5f"										
mcrmi	13	2	 r4	 cr9	 cr15	 {2}								
subspl	r4	 r8	 pc	 asr r5										
stmdacs	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
eorscc	r3	 r0	 #1073741835	"; 0x4000000b"										
svcpl	0x00002931													
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
cmpmi	r5	 pc	 asr ip											
ldrtcc	r5	 [r6]	 #-1107	"; 0xfffffbad"										
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
stmdbcc	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
teqcc	r3	 #536870915	"; 0x20000003"											
teqcc	r0	 #1879048195	"; 0x70000003"											
ldrtcc	r3	 [r5]	 #-2102	"; 0xfffff7ca"										
ldmdacc	r5!	 {r0	 r1	 r2	 r4	 r5	 r8	 r9	 sl	 ip	 sp}			
mcrrmi	7	3	 r3	 ip	 cr0									
mcrrmi	15	0	 r5	 r7	 cr0									
sfmmi	f4	2	 [r1]	 {79}	"; 0x4f"									
strbmi	r5	 [r5	 #-607]	"; 0xfffffda1"										
svcpl	0x0020544e													
rsbvs	r6	 pc	 #26368	"; 0x6700"										
ldmdbvs	pc	 {r0	 r5	 r6	 sl	 fp	 sp	 lr}^	"; <UNPREDICTABLE>"					
rsbsvc	r7	 r5	 #109	"; 0x6d"										
ldrbtvc	r5	 [r0]	 #-3941	"; 0xfffff09b"										
cmpmi	pc	 #114	"; 0x72"											
blmi	10d41a4 <__undef_stack+0xfc21e4>													
subscs	r5	 pc	 pc	 asr r4	"; <UNPREDICTABLE>"									
ldmdbvs	r3!	 {r0	 r2	 r4	 r5	 r6	 r9	 sl	 fp	 sp	 lr}^			
strbtvs	r6	 [r5]	 #-3687	"; 0xfffff199"										
cdpvs	12	6	 cr6	 cr15	 cr0	 {1}								
svcvs	0x00680067													
mcrvs	13	3	 r6	 cr1	 cr7	 {3}								
ldclcs	8,00E+00	 cr2	 [r8]	 #-484	"; 0xfffffe1c"									
stmdacs	r0!	 {r0	 r3	 r4	 r5	 r6	 r8	 fp	 sp}					
ldmdbcs	r8!	 {r3	 r5	 fp	 sp}^									
stmdbvc	r8!	 {r0	 r1	 r3	 r5	 fp	 sp}							
ldmdbcs	r1!	 {r0	 r3	 r5	 r8	 sl	 fp	 sp}						
stmdbvc	r8!	 {r0	 r3	 r5	 r8	 r9	 sl	 fp	 sp}					
svcpl	0x00002929													
bpl	1255228 <__undef_stack+0x1143268>													
svcpl	0x00464f45													
strbpl	r4	 [lr]	 #-2391	"; 0xfffff6a9"										
svcpl	0x005f545f													
svcpl	0x00003420													
strbpl	r4	 [lr	 #-1887]	"; 0xfffff8a1"										
subspl	r5	 r0	 #268	"; 0x10c"										
cmppl	r5	 r5	 asr #4											
bvs	185b96c <__undef_stack+0x17499ac>													
cdpvs	1,30E+01	6	 cr6	 cr9	 cr12	 {1}								
stmdacs	r8!	 {r0	 r3	 r5	 sp}									
mcrmi	15	2	 r5	 cr7	 cr15	 {2}								
svcpl	0x005f4355													
eorscs	r3	 ip	 r0	 lsr #24										
eorcs	r3	 r9	 r1	 lsr r6										
svcpl	0x005f202b													
cmpmi	r5	 #1136	"; 0x470"											
mcrmi	13	2	 r4	 cr9	 cr15	 {2}								
svcpl	0x005f524f													
eorscs	r3	 sp	 r0	 lsr #28										
cmnvs	sp	 r8	 lsr #16											
stccc	9	 cr2	 [r0]	 #-424	"; 0xfffffe58"									
		"; <UNDEFINED> instruction: 0x3631203c"												
eorcs	r2	 fp	 r9	 lsr #32										
cdpvs	13	6	 cr6	 cr9	 cr8	 {1}								
svcpl	0x00002929													
cfstrdmi	mvd4	 [r2]	 {95}	"; 0x5f"										
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
stmdacs	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
strbvc	r6	 [pc	 #-1064]!	"; f8 <L2CCControl+0xf7>"										
stmdbcs	r5!	 {r1	 r5	 r6	 sl	 fp	 sp	 lr}^						
ldmdbcc	r7!	 {r0	 r4	 r5	 r9	 sl	 fp	 sp}						
teqcc	r9	 #57671680	"; 0x3700000"											
ldmdacc	r4!	 {r0	 r4	 r5	 r8	 r9	 ip	 sp}						
teqcc	r3	 r6	 lsr r2											
blcs	194e20c <__undef_stack+0x183c24c>													
ldcmi	0	 cr3	 [r8]	 #-204	"; 0xffffff34"									
svcpl	0x005f0029													
subpl	r5	 r6	 #1409286145	"; 0x54000001"										
svcpl	0x00544341													
svcpl	0x004e494d													
mrccs	0,00E+00	1	 r2	 cr0	 cr15	 {2}								
subpl	r5	 r8	 #48	10	"; 0xc000000"									
ldrbmi	r5	 [r2	 #-3840]	"; 0xfffff100"										
svcpl	0x00544e45													
subspl	r5	 pc	 #77	"; 0x4d"										
mrrcmi	3	4	 r5	 r5	 cr5	"; <UNPREDICTABLE>"								
stmdacs	fp	 {r2	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
ldmdbcs	r2!	 {r4	 r5	 r6	 sl	 ip	 sp	 lr}^						
eorvc	r2	 r8	 r0	 lsr #16										
sfmcs	f7	4	 [r9	 #-464]!	"; 0xfffffe30"									
ldrbvs	r5	 [r2	 #-3902]!	"; 0xfffff0c2"										
strbtvc	r7	 [ip]	 #-1395	"; 0xfffffa8d"										
eoreq	r6	 r9	 pc	 asr fp										
		"; <UNDEFINED> instruction: 0x4645445f"												
		"; <UNDEFINED> instruction: 0x565f4e55"												
stmdacs	r4	 {r0	 r1	 r2	 r3	 r6	 r8	 fp	 lr}^					
strbvs	r6	 [sp	 #-366]!	"; 0xfffffe92"										
cmnvs	lr	 r9	 lsr #32											
svcpl	0x0028656d													
subpl	r4	 r1	 #312	"; 0x138"										
eoreq	r5	 r9	 r7	 asr #6										
svcvs	0x006c5f5f													
ldrbvc	r6	 [pc]	 #-2915	"; 5a8 <_ABORT_STACK_SIZE+0x1a8>"										
cmpvs	pc	 r2	 ror r9	"; <UNPREDICTABLE>"										
ldmdbvs	r5!	 {r0	 r1	 r5	 r6	 r8	 ip	 sp	 lr}^					
cfstr32vs	mvfx6	 [r8]	 #-456	"; 0xfffffe38"										
stmdbcs	fp!	 {r0	 r1	 r2	 r3	 r5	 r6	 r8	 r9	 sp	 lr}^			
cmpmi	pc	 #32	16	"; 0x200000"										
svcpl	0x00545341													
strbmi	r4	 [r9]	 #-3926	"; 0xfffff0aa"										
eoreq	r3	 r9	 r0	 lsr #32										
svcpl	0x0054535f													
cmpcc	r4	 #1168	"; 0x490"											
svcpl	0x005f2032													
rsbsvc	r7	 r4	 #1627389952	"; 0x61000000"										
ldrbtvc	r6	 [r5]	 #-617	"; 0xfffffd97"										
subscs	r5	 pc	 r5	 ror #30										
svcpl	0x005f2828													
strbvs	r6	 [r4	 #-3949]!	"; 0xfffff093"										
stmdacs	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
ldmdbmi	r3	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
stmdbcs	r9!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
subspl	r0	 pc	 #41	"; 0x29"										
strbcc	r4	 [r4]	 #-3649	"; 0xfffff1bf"										
strbpl	r5	 [sp	 #-3896]	"; 0xfffff0c8"										
subscc	r5	 pc	 ip	 asr #8										
ldmdavc	r0!	 {r5	 fp	 sp}										
ldrtvs	r3	 [r6]	 #-1637	"; 0xfffff99b"										
ldrbmi	r0	 [pc	 -r9	 lsr #32]										
cmppl	pc	 #201326593	"; 0xc000001"											
svcpl	0x00455a49													
svcpl	0x00002054													
strbpl	r4	 [lr	 #-1887]	"; 0xfffff8a1"										
stmdbmi	sp	 {r0	 r1	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
svcpl	0x00524f4e													
eorseq	r2	 r8	 pc	 asr r0										
strbvs	r5	 [lr	 #-3935]!	"; 0xfffff0a1"										
cdpmi	4	5	 cr6	 cr15	 cr5	 {3}								
subcs	r4	 ip	 r5	 asr ip										
ldrbmi	r5	 [r2	 #-3840]	"; 0xfffff100"										
svcpl	0x00544e45													
svcmi	0x00544357													
cmppl	pc	 #-805306364	"; 0xd0000004"											
ldrbmi	r4	 [r4	 #-340]	"; 0xfffffeac"										
rsbsvc	r7	 r4	 #40	"; 0x28"										
stmdacs	r8!	 {r0	 r3	 r5	 sp}									
ldmdbcs	r2!	 {r4	 r5	 r6	 sl	 ip	 sp	 lr}^						
cdpvs	14	5	 cr3	 cr15	 cr13	 {1}								
svcpl	0x002e7765													
mcrvs	5	3	 r6	 cr5	 cr2	 {3}								
		"; <UNDEFINED> instruction: 0x775f2e74"												
cfstrdvs	mvd7	 [pc	 #-396]!	"; 4e0 <_ABORT_STACK_SIZE+0xe0>"										
ldrbtvc	r5	 [r3]	 #-3938	"; 0xfffff09e"										
stmdbcs	r5!	 {r0	 r5	 r6	 sl	 ip	 sp	 lr}^						
ldrbpl	r5	 [pc	 #-3840]	"; fffff778 <LRemap+0x1fff769>"										
cmpcc	r4	 r9	 asr #28											
stmdacs	r3	 {r1	 r2	 r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^			
teqvs	r0	 #1622016	"; 0x18c000"											
cdpvs	15	5	 cr5	 cr15	 cr0	 {0}								
svcpl	0x00646565													
ldrbtvs	r7	 [r2]	 #-1136	"; 0xfffffb90"										
svcpl	0x00666669													
svcpl	0x005f0074													
ldrbmi	r4	 [sl	 #-2387]	"; 0xfffff6ad"										
cmppl	pc	 #82837504	"; 0x4f00000"											
svcpl	0x00455a49													
subscs	r5	 pc	 r4	 asr pc	"; <UNPREDICTABLE>"									
svcpl	0x005f0034													
subpl	r4	 r1	 #4390912	"; 0x430000"										
ldrbpl	r3	 [pc]	 #-1585	"; 6b4 <_ABORT_STACK_SIZE+0x2b4>"										
svcpl	0x00455059													
ldmdavs	r3!	 {r0	 r1	 r2	 r3	 r4	 r6	 sp}^						
rsbscs	r7	 r4	 pc	 ror #4										
ldmdbvs	r3!	 {r0	 r2	 r4	 r5	 r6	 r9	 sl	 fp	 sp	 lr}^			
strbtvs	r6	 [r5]	 #-3687	"; 0xfffff199"										
strbtvc	r6	 [lr]	 #-2336	"; 0xfffff6e0"										
cdpvs	15	5	 cr5	 cr15	 cr0	 {0}								
svcpl	0x00646565													
strbtvc	r6	 [lr]	 #-2423	"; 0xfffff689"										
svcpl	0x0000745f													
bpl	125545c <__undef_stack+0x114349c>													
svcpl	0x00464f45													
strbmi	r4	 [lr	 -ip	 asr #30]										
strbpl	r4	 [pc	 #-1119]	"; 28d <L2CCDataLatency+0x16c>"										
svcpl	0x00454c42													
eorseq	r2	 r8	 pc	 asr r0										
mcrmi	15	2	 r5	 cr7	 cr15	 {2}								
svcpl	0x005f4355													
svcpl	0x00003420													
ldrbmi	r4	 [r2]	 #-3935	"; 0xfffff0a1"										
subsmi	r5	 pc	 #1342177284	"; 0x50000004"										
ldrbmi	r4	 [pc	 #-1865]	"; ffffffc3 <LRemap+0x1ffffb4>"										
cmpmi	r9	 lr	 asr #8											
subscs	r5	 pc	 lr	 asr #30										
teqcc	r2	 r4	 lsr r3											
ldrbpl	r5	 [pc	 #-3840]	"; fffff81c <LRemap+0x1fff80d>"										
subpl	r4	 r6	 #76	24	"; 0x4c00"									
svcpl	0x00544341													
svcpl	0x0058414d													
ldmdapl	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 sp}						
strbmi	r4	 [r6]	 -r6	 asr #12										
strbmi	r4	 [r6]	 -r6	 asr #12										
strbmi	r4	 [r6]	 -r6	 asr #12										
strbmi	r4	 [r6]	 -r6	 asr #12										
ldrtcc	r2	 [r6]	 #-3408	"; 0xfffff2b0"										
subpl	r4	 ip	 #21760	"; 0x5500"										
cmnvs	lr	 #0	10											
ldrbtvc	r7	 [r0]	 #-2418	"; 0xfffff68e"										
cmpmi	pc	 r0	 lsl #30											
		"; <UNDEFINED> instruction: 0x465f4d52"												
ldrbpl	r4	 [r4	 #-325]	"; 0xfffffebb"										
ldrbmi	r4	 [pc]	 #-1362	"; 75c <_ABORT_STACK_SIZE+0x35c>"										
qsubcc	r5	 r3	 r0											
ldrbmi	r5	 [r2	 #-3840]	"; 0xfffff100"										
svcpl	0x00544e45													
movtmi	r4	 #22595	"; 0x5843"											
ldmdbmi	r3	 {r0	 r1	 r3	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
mcrrmi	14	4	 r4	 r1	 cr7									
		"; <UNDEFINED> instruction: 0x4655425f"												
rsbsvc	r7	 r4	 #40	"; 0x28"										
svcpl	0x00002029													
cmpmi	r4	 pc	 asr r5											
stmdbmi	r2	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 sl	 lr}^				
subscs	r5	 pc	 r4	 asr pc	"; <UNPREDICTABLE>"									
svcpl	0x00003436													
cfstrdmi	mvd4	 [r2]	 {95}	"; 0x5f"										
mcrmi	13	2	 r4	 cr1	 cr15	 {2}								
stmdbmi	r4	 {r2	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
subscs	r5	 pc	 r7	 asr #30										
svcpl	0x00003335													
mcrmi	5	2	 r5	 cr9	 cr15	 {2}								
strbmi	r5	 [ip	 #-3924]	"; 0xfffff0ac"										
ldrbcc	r5	 [r4]	 -r1	 asr #6										
ldmdbpl	r4	 {r2	 r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^				
svcpl	0x005f4550													
cdpvs	12	6	 cr6	 cr15	 cr0	 {1}								
svcvs	0x006c2067													
strvc	r6	 [r0	 #-1902]!	"; 0xfffff892"										
strbvs	r7	 [r9	 -lr	 ror #6]!										
rsbcs	r6	 r4	 lr	 ror #10										
rsbseq	r6	 r4	 r9	 ror #28										
cmpmi	pc	 pc	 asr lr	"; <UNPREDICTABLE>"										
subscs	r4	 r3	 r2	 asr r7										
strbtvs	r6	 [r9]	 #-3958	"; 0xfffff08a"										
ldrbpl	r5	 [pc]	 -r0	 lsl #30										
movtpl	r4	 #40001	"; 0x9c41"											
svcpl	0x005f2054													
cmnvs	r5	 #1648	"; 0x670"											
svcpl	0x0061765f													
ldrbtvc	r6	 [r3]	 #-2412	"; 0xfffff694"										
mrrcvs	15	0	 r5	 pc	 cr0	"; <UNPREDICTABLE>"								
svcpl	0x006b636f													
strbtvc	r6	 [r9]	 #-3689	"; 0xfffff197"										
cmnvs	r5	 #-268435451	"; 0xf0000005"											
ldmdbvs	r3!	 {r0	 r2	 r4	 r5	 r6	 r9	 ip	 sp	 lr}^				
cfstr32vs	mvfx6	 [r8]	 #-472	"; 0xfffffe28"										
stmdbcs	fp!	 {r0	 r1	 r2	 r3	 r5	 r6	 r8	 r9	 sp	 lr}^			
cmpmi	pc	 #32	16	"; 0x200000"										
svcpl	0x00545341													
strbmi	r4	 [r9]	 #-3926	"; 0xfffff0aa"										
eoreq	r3	 r9	 r0	 lsr #32										
strbpl	r5	 [r1]	 #-3935	"; 0xfffff0a1"										
movtmi	r4	 #40271	"; 0x9d4f"											
sfmmi	f5	2	 [r5]	 {95}	"; 0x5f"									
ldrbmi	r4	 [r3	 #-325]	"; 0xfffffebb"										
svcpl	0x00003320													
submi	r4	 r6	 #292	"; 0x124"										
eorseq	r2	 r0	 r6	 asr #32										
ldrbpl	r5	 [r0]	 #-3935	"; 0xfffff0a1"										
		"; <UNDEFINED> instruction: 0x46494452"												
ldmdbpl	r4	 {r1	 r2	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
svcpl	0x005f4550													
strbtvc	r6	 [lr]	 #-2336	"; 0xfffff6e0"										
cmpmi	pc	 #0	30											
svcpl	0x00524148													
ldmdbmi	r3	 {r0	 r2	 r4	 r6	 r9	 sl	 fp	 lr}^					
strbmi	r4	 [r5]	 #-3655	"; 0xfffff1b9"										
teqcc	r0	 pc	 asr pc											
ldrbtvc	r5	 [r3]	 #-3840	"; 0xfffff100"										
rsbsvc	r6	 r2	 #100	10	"; 0x19000000"									
stmdavc	r8!	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 ip	 sp	 lr}			
stmdacs	r8!	 {r0	 r3	 r5	 sp}									
mcrcc	9	1	 r2	 cr13	 cr8	 {3}								
ldrbtvs	r7	 [r4]	 #-863	"; 0xfffffca1"										
ldmdbcs	r2!	 {r0	 r2	 r5	 r6	 r9	 ip	 sp	 lr}^					
ldmdbmi	pc	 {r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"						
ldrtcc	r5	 [r1]	 -lr	 asr #8										
subspl	r5	 r9	 pc	 asr r4										
subscs	r5	 pc	 r5	 asr #30										
rsbvc	r6	 pc	 #7536640	"; 0x730000"										
mcrvs	0	3	 r2	 cr9	 cr4	 {3}								
svcpl	0x005f0074													
movtcc	r4	 #13636	"; 0x3544"											
subpl	r5	 r5	 r2	 lsr pc										
svcmi	0x004c4953													
subscs	r5	 pc	 lr	 asr #30										
		"; <UNDEFINED> instruction: 0x362d4531"												
svcpl	0x00004644													
submi	r4	 r4	 #24320	"; 0x5f00"										
stmdbmi	r4	 {r2	 r3	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
subscs	r5	 pc	 r7	 asr #30										
svcpl	0x00003531													
bpl	1255644 <__undef_stack+0x1143684>													
svcpl	0x00464f45													
strbmi	r4	 [lr	 -ip	 asr #30]										
strtcc	r5	 [r0]	 #-3935	"; 0xfffff0a1"										
cmnvc	lr	 #0	10											
strbvs	r6	 [lr	 #-1897]!	"; 0xfffff897"										
svcpl	0x005f0064													
movtmi	r4	 #7244	"; 0x1c4c"											
svcpl	0x004d5543													
strbpl	r4	 [r9]	 #-585	"; 0xfffffdb7"										
teqcc	r0	 #380	"; 0x17c"											
subspl	r0	 pc	 #50	"; 0x32"										
strbpl	r4	 [lr]	 #-1349	"; 0xfffffabb"										
strbmi	r4	 [r8	 #-863]	"; 0xfffffca1"										
cmpmi	pc	 r3	 asr #22											
ldmdbmi	r4	 {r0	 r1	 r4	 r6	 r8	 r9	 lr}^						
subsmi	r4	 pc	 #322961408	"; 0x13400000"										
eorvc	r4	 r8	 r5	 asr r6										
eorcs	r7	 r9	 r4	 ror r2										
cmpmi	pc	 r0	 lsl #30											
stmdbmi	sp	 {r2	 r4	 r6	 r8	 r9	 sl	 fp	 lr}^					
ldrbmi	r5	 [r3	 #-3907]	"; 0xfffff0bd"										
movtpl	r5	 #16209	"; 0x3f51"											
eorseq	r2	 r5	 r4	 asr r0										
mcrmi	15	2	 r5	 cr9	 cr15	 {2}								
svcpl	0x00363154													
stmdbcs	r3!	 {r0	 r1	 r6	 fp	 sp}^								
svcpl	0x00006320													
svcpl	0x00444e45													
svcpl	0x00445453													
svcpl	0x00002043													
bpl	12556c0 <__undef_stack+0x1143700>													
svcpl	0x00464f45													
subpl	r4	 pc	 #5439488	"; 0x530000"										
subscs	r5	 pc	 r4	 asr pc	"; <UNPREDICTABLE>"									
ldrbtvc	r0	 [r3]	 #-50	"; 0xffffffce"										
rsbsvc	r6	 r2	 #100	10	"; 0x19000000"									
subspl	r2	 pc	 #32	16	"; 0x200000"									
strbpl	r4	 [lr]	 #-1349	"; 0xfffffabb"										
cmpvc	pc	 #720	"; 0x2d0"											
rsbvc	r6	 r5	 #116	8	"; 0x74000000"									
svcpl	0x00002972													
strbmi	r4	 [r1]	 #-1362	"; 0xfffffaae"										
ldmdbmi	r2	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 ip	 lr}^		
subspl	r4	 pc	 #84	10	"; 0x15000000"									
subspl	r5	 r5	 #1157627904	"; 0x45000000"										
ldmdbpl	r4	 {r1	 r2	 r3	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
stmdbvs	r0!	 {r4	 r6	 r8	 sl	 lr}								
svcpl	0x0000746e													
cmpvc	pc	 #398458880	"; 0x17c00000"											
ldrbtvc	r6	 [r2]	 #-3944	"; 0xfffff098"										
		"; <UNDEFINED> instruction: 0x6665645f"												
strbtvs	r6	 [r5]	 #-3689	"; 0xfffff197"										
svcpl	0x005f0020													
stmdbmi	r7	 {r1	 r4	 r6	 r8	 sl	 lr}^							
subpl	r5	 r5	 #1392508928	"; 0x53000000"										
ldrbmi	r5	 [r2	 #-95]	"; 0xffffffa1"										
svcpl	0x00584946													
svcpl	0x0000205f													
svcpl	0x00445342													
cmpmi	r8	 r7	 asr r3											
svcpl	0x00545f52													
ldrbpl	r5	 [pc	 #-3840]	"; fffffac0 <LRemap+0x1fffab1>"										
ldclmi	14	 cr4	 [r4	 #-292]	"; 0xfffffedc"									
cmpmi	pc	 #4259840	"; 0x410000"											
eorcs	r6	 r9	 r8	 lsr #6										
teqcs	r3	 #99	"; 0x63"											
cfstr64mi	mvdx5	 [ip]	 {32}											
ldmdbmi	pc	 {r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"						
ldrbmi	r5	 [pc]	 -lr	 asr #8										
cmpcc	r4	 r1	 asr #6											
cmpmi	sp	 r6	 lsr pc											
subscs	r5	 pc	 r8	 asr pc	"; <UNPREDICTABLE>"									
		"; <UNDEFINED> instruction: 0x37343132"												
		"; <UNDEFINED> instruction: 0x36333834"												
		"; <UNDEFINED> instruction: 0x46003734"												
ldrbmi	r5	 [sl	 #-3908]	"; 0xfffff0bc"										
eorvc	r4	 r8	 r2	 asr pc										
svcpl	0x00282029													
ldrbtvc	r6	 [r8]	 #-1375	"; 0xfffffaa1"										
ldmdbvs	r3!	 {r0	 r2	 r5	 r6	 r9	 sl	 fp	 sp	 lr}^				
svcpl	0x005f6e6f													
svcvs	0x00762820													
stmdacs	r9!	 {r0	 r3	 r5	 r6	 sl	 sp	 lr}						
ldmdbvs	r3!	 {r0	 r1	 r3	 r4	 r5	 r6	 sp}^						
ldrbvc	r6	 [pc]	 #-1402	"; a1c <_SUPERVISOR_STACK_SIZE+0x21c>"										
ldmdbvs	pc	 {r5	 r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"					
stmdavs	r3!	 {r0	 r1	 r3	 r4	 r5	 sp}^							
bcs	81d3ac <__undef_stack+0x70b3ec>													
ldclvs	15	 cr5	 [r4	 #-380]!	"; 0xfffffe84"									
eorscs	r2	 sp	 r0	 ror r0										
cmnvs	r8	 r8	 lsr #6											
stmdbcs	sl!	 {r1	 r4	 r5	 r6	 sp}								
		"; <UNDEFINED> instruction: 0x66203b70"												
stmdacs	r0!	 {r0	 r1	 r2	 r3	 r5	 r6	 r9	 ip	 sp	 lr}			
rsbcs	r5	 r9	 pc	 asr pc										
blcc	c08b3c <__undef_stack+0xaf6b7c>													
ldmdbvs	pc	 {r5	 r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"					
teqvc	r0	 #32	24	"; 0x2000"										
svcvs	0x00657a69													
bcs	a08bf0 <__undef_stack+0x8f6c30>													
stmdbcs	r9!	 {r3	 r5	 ip	 sp	 lr}								
blcs	ac8b4c <__undef_stack+0x9b6b8c>													
stmdbcs	r9!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
svcpl	0x005f2a20													
blcs	1c1c03c <__undef_stack+0x1b0a07c>													
eorscs	r2	 sp	 fp	 lsr #32										
vstmdbvc	r0!	 {d3-d26}												
svcpl	0x00002929													
ldrbpl	r4	 [r9]	 #-607	"; 0xfffffda1"										
subpl	r5	 pc	 #276	"; 0x114"										
svcpl	0x00524544													
svcpl	0x005f205f													
strbmi	r5	 [r4	 #-591]	"; 0xfffffdb1"										
stmdbmi	ip	 {r1	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
strbmi	r5	 [ip	 #-1108]	"; 0xfffffbac"										
strbmi	r4	 [lr]	 #-1375	"; 0xfffffaa1"										
svcpl	0x004e4149													
svcpl	0x005f005f													
strbpl	r4	 [lr]	 #-2389	"; 0xfffff6ab"										
cmpmi	r5	 pc	 asr ip											
svcpl	0x00385453													
svcpl	0x0058414d													
ldrcc	r2	 [r2	 #-95]!	"; 0xffffffa1"										
svcpl	0x005f0035													
cmpmi	r2	 ip	 asr #12											
ldmdbmi	pc	 {r0	 r1	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"						
svcpl	0x00544942													
eorseq	r2	 r0	 pc	 asr r0										
uhsaxvs	r5	 r3	 pc	"; <UNPREDICTABLE>"										
stmdacs	r6!	 {r0	 r2	 r5	 r6	 r8	 r9	 sl	 fp	 sp	 lr}^			
stmdacs	r0!	 {r4	 r5	 r6	 r8	 fp	 sp}							
ldmdbcs	r0!	 {r3	 r5	 fp	 sp}^									
ldrbvs	r3	 [pc]	 -sp	 lsr #28										
cmnvc	r7	 #108	2											
svcpl	0x00202620													
svcmi	0x0045535f													
teqcs	r0	 r6	 asr #18											
ldmdbcs	r0!	 {r0	 r2	 r3	 r4	 r5	 sp}							
ldrbtvc	r7	 [r5]	 #-0											
rsbvc	r6	 r1	 #6488064	"; 0x630000"										
eorcs	r7	 r9	 r8	 lsr #16										
cmnvs	r4	 #112	10	"; 0x1c000000"										
eorcs	r7	 ip	 r8	 lsr #16										
svcvs	0x00647473													
eoreq	r7	 r9	 r5	 ror r4										
subpl	r5	 r1	 #380	"; 0x17c"										
subpl	r5	 r1	 #308	"; 0x134"										
strcc	r4	 [r0	 -r3	 asr #16]!										
mrrcvs	15	0	 r5	 pc	 cr0	"; <UNPREDICTABLE>"								
svcpl	0x006b636f													
cmnvc	pc	 #25344	"; 0x6300"											
svcvs	0x006c2865													
eorcs	r6	 r9	 r3	 ror #22										
cmpmi	r3	 r8	 lsr #30											
		"; <UNDEFINED> instruction: 0x565f5453"												
subcs	r4	 r4	 pc	 asr #18										
svcpl	0x00002930													
mcrmi	5	2	 r5	 cr9	 cr15	 {2}								
strbmi	r5	 [ip	 #-3924]	"; 0xfffff0ac"										
ldmdacc	r4	 {r0	 r6	 r8	 r9	 ip	 lr}^							
subspl	r5	 r9	 pc	 asr r4										
subscs	r5	 pc	 r5	 asr #30										
ldmdbvs	r3!	 {r0	 r2	 r4	 r5	 r6	 r9	 sl	 fp	 sp	 lr}^			
strbtvs	r6	 [r5]	 #-3687	"; 0xfffff199"										
cmnvs	r8	 r0	 lsr #6											
subspl	r0	 pc	 #114	"; 0x72"										
strbpl	r4	 [lr]	 #-1349	"; 0xfffffabb"										
svcpl	0x00504d5f													
ldmdacs	r3	 {r4	 r6	 r8	 sl	 ip	 sp}^							
ldmdbcs	r2!	 {r4	 r5	 r6	 sl	 ip	 sp	 lr}^						
eorvc	r2	 r8	 r0	 lsr #16										
sfmcs	f7	4	 [r9	 #-464]!	"; 0xfffffe30"									
ldrbcc	r5	 [r0	 #-3902]!	"; 0xfffff0c2"										
svcpl	0x00002973													
svcvs	0x00647473													
subsvc	r7	 pc	 #1962934272	"; 0x75000000"										
eorcs	r7	 r9	 r8	 lsr #16										
ldmdbcs	r8!	 {r3	 r5	 fp	 sp}^									
cmpvc	pc	 #720	"; 0x2d0"											
strbvc	r6	 [pc	 #-1140]!	"; 724 <_ABORT_STACK_SIZE+0x324>"										
svcpl	0x00002974													
movtmi	r4	 #21599	"; 0x545f"											
svcpl	0x00383231													
mcrmi	5,00E+00	2	 r5	 cr2	 cr3	 {2}								
cmpmi	sp	 pc	 asr #4											
stmdbmi	sp	 {r2	 r3	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
subscs	r5	 pc	 lr	 asr #30										
eorscc	r2	 r0	 r0	 lsr lr										
eorscc	r3	 r0	 r0	 lsr r0										
eorscc	r3	 r0	 r0	 lsr r0										
eorscc	r3	 r0	 r0	 lsr r0										
eorscc	r3	 r0	 r0	 lsr r0										
eorscc	r3	 r0	 r0	 lsr r0										
eorscc	r3	 r0	 r0	 lsr r0										
eorscc	r3	 r0	 r0	 lsr r0										
ldrmi	r3	 [r1	 #-48]!	"; 0xffffffd0"										
ldrtcc	r3	 [r1]	 #-1581	"; 0xfffff9d3"										
subeq	r4	 ip	 r3	 lsr r4										
mrrcmi	1,50E+01	5	 r5	 r5	 cr15	"; <UNPREDICTABLE>"								
cmpmi	r2	 ip	 asr #12											
ldmdbmi	pc	 {r0	 r1	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"						
svcpl	0x00544942													
eorseq	r2	 r0	 pc	 asr r0										
ldrbmi	r4	 [r6	 #-328]	"; 0xfffffeb8"										
stmdbmi	lr	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 fp	 lr}^				
mcrmi	6	2	 r4	 cr9	 cr4	 {2}								
subpl	r5	 r1	 #292	"; 0x124"										
subscs	r4	 r9	 r2	 asr r1										
svcpl	0x005f0031													
cfstrdmi	mvd5	 [pc	 #-260]	"; b0c <_SUPERVISOR_STACK_SIZE+0x30c>"										
subspl	r4	 pc	 #603979777	"; 0x24000001"										
stmdapl	r1	 {r0	 r2	 r6	 sl	 fp	 lr}^							
eorcc	r4	 r0	 r5	 asr #8										
mcrrmi	15	0	 r5	 r3	 cr0									
stmdbmi	fp	 {r0	 r1	 r2	 r3	 r6	 r8	 r9	 lr}^					
svcpl	0x00545f44													
cmnvc	lr	 #32	10	"; 0x8000000"										
strbvs	r6	 [lr	 #-1897]!	"; 0xfffff897"										
svcvs	0x006c2064													
svcpl	0x0000676e													
submi	r5	 ip	 #2080374785	"; 0x7c000001"										
ldmdavc	r0!	 {r1	 r2	 r6	 sp}									
teqcc	r0	 r0	 lsr r0											
mrrcmi	15	0	 r5	 pc	 cr0	"; <UNPREDICTABLE>"								
strbpl	r4	 [r3	 #-833]	"; 0xfffffcbf"										
stmdbmi	sp	 {r0	 r2	 r3	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
subscs	r5	 pc	 lr	 asr #30										
ldmdapl	r0!	 {r3	 r5	 r8	 sl	 fp	 sp}							
teqcc	r3	 r1	 lsr r0											
eorcc	r4	 sp	 ip	 asr #22										
cmpcc	r0	 #88	2											
stmdbcs	fp	 {r0	 r4	 r5	 sl	 fp	 lr}^							
ldrbpl	r5	 [pc	 #-3840]	"; fffffd6c <LRemap+0x1fffd5d>"										
movtmi	r4	 #7244	"; 0x1c4c"											
svcpl	0x004d5543													
svcpl	0x0058414d													
ldmdapl	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 sp}						
strbmi	r4	 [r6]	 -r6	 asr #12										
strbmi	r4	 [r6]	 -r6	 asr #12										
strbmi	r4	 [r6]	 -r6	 asr #12										
strbmi	r4	 [r6]	 -r6	 asr #12										
eorscc	r2	 r3	 #80	26	"; 0x1400"									
blmi	1313de8 <__undef_stack+0x1201e28>													
ldrbpl	r5	 [pc	 #-3840]	"; fffffd98 <LRemap+0x1fffd89>"										
movtmi	r4	 #12620	"; 0x314c"											
ldclmi	13	 cr4	 [pc	 #-340]	"; b4c <_SUPERVISOR_STACK_SIZE+0x34c>"									
svcpl	0x005f4e49													
eorcc	r3	 lr	 r0	 lsr #32										
subeq	r4	 fp	 r5	 asr ip										
mcrrmi	15	5	 r5	 r6	 cr15									
cmpmi	r8	 r4	 asr pc											
mcrmi	1,50E+01	2	 r5	 cr9	 cr3	 {2}								
stmdbmi	lr	 {r1	 r2	 r6	 r8	 fp	 lr}^							
svcpl	0x005f5954													
svcpl	0x00003120													
stmdami	r3	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 ip	 lr}^		
ldrbpl	r5	 [pc]	 #-577	"; ccc <_SUPERVISOR_STACK_SIZE+0x4cc>"										
eoreq	r5	 r0	 pc	 asr pc										
cmpmi	r4	 pc	 asr pc											
stmdbmi	r2	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 sl	 lr}^				
subscs	r5	 pc	 r4	 asr pc	"; <UNPREDICTABLE>"									
svcpl	0x00003336													
subpl	r5	 r1	 pc	 asr r3										
ldmdavc	r0!	 {r4	 r6	 sp}										
eorscc	r3	 r0	 r0	 lsr r1										
cmpmi	pc	 r0	 lsl #30											
mcrrmi	13	5	 r4	 r5	 cr2									
teqcc	r0	 pc	 asr pc											
cmppl	pc	 #0	30											
subcs	r4	 r6	 lr	 asr #4										
eorscc	r7	 r0	 r0	 lsr r8										
svcpl	0x00003230													
mcrmi	5	2	 r5	 cr9	 cr15	 {2}								
cmpmi	r6	 r4	 asr pc											
svcpl	0x00385453													
svcpl	0x0058414d													
eorscc	r2	 r4	 #95	"; 0x5f"										
		"; <UNDEFINED> instruction: 0x36393439"												
ldrcc	r3	 [r9	 #-567]!	"; 0xfffffdc9"										
svcpl	0x005f0055													
svcpl	0x00414455													
strbpl	r4	 [r9]	 #-585	"; 0xfffffdb7"										
teqcc	r0	 #380	"; 0x17c"											
svcpl	0x005f0032													
strbpl	r4	 [lr]	 #-2389	"; 0xfffff6ab"										
cfldrdmi	mvd3	 [pc	 #-216]	"; c68 <_SUPERVISOR_STACK_SIZE+0x468>"										
svcpl	0x005f5841													
ldrtcc	r3	 [r8]	 #-288	"; 0xfffffee0"										
ldrtcc	r3	 [r7]	 #-1588	"; 0xfffff9cc"										
teqcc	r7	 #52	"; 0x34"											
ldrcc	r3	 [r9	 #-55]!	"; 0xffffffc9"										
teqcc	r6	 r5	 lsr r1											
cfstr64mi	mvdx5	 [ip]	 {53}	"; 0x35"										
stclvs	15	 cr5	 [r6]	 #-0										
strbtvs	r6	 [fp]	 -pc	 ror #6										
stmdacs	r5!	 {r0	 r3	 r5	 r6	 sl	 fp	 sp	 lr}^					
eorcs	r7	 r9	 r6	 rrx										
strtvs	r2	 [r8]	 -r8	 lsr #16										
mcrcc	9	1	 r2	 cr13	 cr0	 {3}								
cmnvs	ip	 pc	 asr r6											
strtcs	r7	 [r0]	 -r7	 ror #6										
cmppl	pc	 #32	30	"; 0x80"										
ldmdbcs	r2	 {r0	 r1	 r4	 r6	 sl	 ip	 lr}^						
eorcc	r3	 r0	 r0	 lsr #30										
svcpl	0x00203a20													
cmnvs	pc	 #24320	"; 0x5f00"											
cmnvs	r1	 #428	"; 0x1ac"											
rsbvc	r7	 r9	 #473956352	"; 0x1c400000"										
ldrbvs	r5	 [r2	 #-3941]!	"; 0xfffff09b"										
cmnvc	r2	 #415236096	"; 0x18c00000"											
stmdacs	r5!	 {r0	 r3	 r5	 r6	 r9	 sl	 ip	 sp	 lr}^				
ldmdbcs	r0!	 {r3	 r5	 r9	 sl	 sp	 lr}^							
mrrcvs	14	2	 r3	 pc	 cr13	"; <UNPREDICTABLE>"								
stmdbcs	fp!	 {r0	 r1	 r2	 r3	 r5	 r6	 r8	 r9	 sp	 lr}^			
svcpl	0x005f0029													
svcpl	0x00544e49													
ldrbpl	r4	 [r3]	 #-326	"; 0xfffffeba"										
ldrbpl	r3	 [pc]	 #-1078	"; dc0 <_SUPERVISOR_STACK_SIZE+0x5c0>"										
svcpl	0x00455059													
svcvs	0x006c205f													
stcvs	7	 cr6	 [r0]	 #-440	"; 0xfffffe48"									
rsbcs	r6	 r7	 pc	 ror #28										
rsbseq	r6	 r4	 r9	 ror #28										
mcrmi	15	2	 r5	 cr9	 cr15	 {2}								
cmpmi	pc	 #84	16	"; 0x540000"										
eorcs	r6	 r9	 r8	 lsr #6										
subspl	r0	 pc	 r3	 rrx										
		"; <UNDEFINED> instruction: 0x76205254"												
rsbcs	r6	 r4	 pc	 ror #18										
ldrbpl	r0	 [pc	 -sl	 lsr #32]										
svcpl	0x00544e49													
svcpl	0x00002054													
bpl	1255b78 <__undef_stack+0x1143bb8>													
cmpmi	sp	 r5	 asr #30											
subscs	r5	 pc	 r8	 asr pc	"; <UNPREDICTABLE>"									
ldrtcc	r3	 [r9]	 #-564	"; 0xfffffdcc"										
eorscc	r3	 r7	 #59768832	"; 0x3900000"										
subseq	r3	 r5	 r9	 lsr r5										
cmppl	pc	 #1174405120	"; 0x46000000"											
cdpvs	4	2	 cr5	 cr8	 cr5	 {2}								
eorcs	r7	 r9	 ip	 lsr #32										
ldmdbcs	r0!	 {r3	 r5	 fp	 sp}^									
strbtvs	r3	 [r6]	 #-3629	"; 0xfffff1d3"										
stmdbvs	r2!	 {r0	 r1	 r4	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^		
ldmdacs	fp	 {r2	 r4	 r5	 r6	 r8	 r9	 ip	 sp	 lr}^				
cdpmi	9	2	 cr2	 cr15	 cr14	 {3}								
stmdbmi	r2	 {r1	 r2	 r6	 sl	 lr}^								
subscs	r5	 sp	 r4	 asr r3										
stmdacs	r0!	 {r2	 r3	 r4	 r5	 r6	 r8	 sl	 fp	 ip	 sp}			
stccc	12	 cr4	 [r0]	 #-196	"; 0xffffff3c"									
stmdacs	r8!	 {r2	 r3	 r4	 r5	 sp}								
strcs	r2	 [r0	 #-2414]!	"; 0xfffff692"										
strbmi	r4	 [r6]	 #-3616	"; 0xfffff1e0"										
cmppl	r4	 #1081344	"; 0x108000"											
eoreq	r2	 r9	 r9	 lsr #18										
strbmi	r5	 [r5	 #-607]	"; 0xfffffda1"										
cmpmi	pc	 lr	 asr #8											
ldmdbmi	r4	 {r0	 r1	 r4	 r6	 r8	 r9	 lr}^						
cmppl	pc	 #322961408	"; 0x13400000"											
subcs	r5	 r5	 r9	 asr #20										
svcpl	0x00003632													
cfstr64mi	mvdx5	 [ip]	 {95}	"; 0x5f"										
strbpl	r4	 [r3	 #-833]	"; 0xfffffcbf"										
stmdbmi	sp	 {r0	 r2	 r3	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
subscs	r5	 pc	 lr	 asr #30										
ldrpl	r2	 [r0	 #-3632]!	"; 0xfffff1d0"										
subeq	r4	 fp	 ip	 asr #24										
subpl	r5	 r1	 pc	 asr pc										
cmpcc	pc	 #201326593	"; 0xc000001"											
subscs	r5	 pc	 r2	 lsr pc	"; <UNPREDICTABLE>"									
smmlarpl	pc	 r1	 r0	 r0	"; <UNPREDICTABLE>"									
subpl	r4	 r1	 #4390912	"; 0x430000"										
ldrbmi	r5	 [pc]	 #-1119	"; e9c <_SUPERVISOR_STACK_SIZE+0x69c>"										
cdpmi	6	4	 cr4	 cr9	 cr5	 {2}								
subscs	r4	 pc	 r5	 asr #8										
ldrbpl	r5	 [pc	 #-3840]	"; ffffffa8 <LRemap+0x1ffff99>"										
subspl	r4	 r4	 r9	 asr #28										
ldrbpl	r5	 [pc]	 #-596	"; eb0 <_SUPERVISOR_STACK_SIZE+0x6b0>"										
svcpl	0x00455059													
mrcvs	0	3	 r2	 cr5	 cr15	 {2}								
mcrvs	9,00E+00	3	 r6	 cr7	 cr3	 {3}								
stmdbvs	r0!	 {r0	 r2	 r5	 r6	 sl	 sp	 lr}						
svcpl	0x0000746e													
cmpmi	r8	 r7	 asr r3											
svcpl	0x00545f52													
cfstr64mi	mvdx4	 [r3]	 {68}	"; 0x44"										
strbmi	r5	 [r5]	 #-577	"; 0xfffffdbf"										
ldrbmi	r0	 [r3	 #-32]	"; 0xffffffe0"										
ldrbmi	r4	 [pc	 #-2885]	"; 397 <L2CCDataLatency+0x276>"										
eorcc	r4	 r0	 #1308622848	"; 0x4e000000"										
mrrcmi	15	0	 r5	 pc	 cr0	"; <UNPREDICTABLE>"								
rsbcs	r6	 r7	 pc	 ror #28										
strbvs	r6	 [lr	 -ip	 ror #30]!										
ldrbmi	r5	 [pc	 -r0	 lsl #30]										
ldmdami	pc	 {r0	 r1	 r6	 r8	 r9	 lr}^	"; <UNPREDICTABLE>"						
svcpl	0x00455641													
movtmi	r5	 #59731	"; 0xe953"											
stclmi	3	 cr4	 [pc	 #-380]	"; d84 <_SUPERVISOR_STACK_SIZE+0x584>"									
ldrbmi	r4	 [r2	 #-336]	"; 0xfffffeb0"										
strbmi	r4	 [lr]	 #-351	"; 0xfffffea1"										
cmpmi	r7	 pc	 asr r3											
eorscs	r5	 r1	 r0	 asr pc										
mcrmi	0	2	 r0	 cr7	 cr1	 {1}								
subcs	r2	 r3	 r5	 asr r0										
mrccs	1,40E+01	1	 r2	 cr8	 cr4	 {1}								
eorscc	r2	 r2	 r3	 lsr r0										
teqcc	r0	 #822083584	"; 0x31000000"											
stmdacs	r0!	 {r1	 r4	 r5	 ip	 sp}								
rsbvc	r7	 r5	 #112	4										
cmnvs	r5	 r5	 ror #24											
eorcs	r6	 r9	 r3	 ror r5										
rsbvc	r6	 r1	 #2880	"; 0xb40"										
teqvs	sp	 r3	 ror #16											
		"; <UNDEFINED> instruction: 0x37766d72"												
stfcss	f6	 [r0	 #-180]!	"; 0xffffff4c"										
svcvs	0x006c666d													
teqvs	sp	 r1	 ror #8											
teqvc	sp	 #1605632	"; 0x188000"											
ldrbtvs	r6	 [r4]	 -pc	 ror #12										
stcvs	0	 cr2	 [sp	 #-448]!	"; 0xfffffe40"									
ldclcc	0	 cr7	 [r5	 #-408]!	"; 0xfffffe68"									
cdpvs	5	6	 cr6	 cr15	 cr14	 {3}								
cmncc	r0	 sp	 lsr #12											
		"; <UNDEFINED> instruction: 0x672d2036"												
svcmi	0x002d2033													
		"; <UNDEFINED> instruction: 0x662d2033"												
cmnvc	r3	 #457179136	"; 0x1b400000"											
stclcs	7	 cr6	 [r5	 #-388]!	"; 0xfffffe7c"									
strbvs	r6	 [lr	 -ip	 ror #10]!										
eorscc	r6	 sp	 r4	 ror r8										
cmppl	pc	 #0	30											
submi	r5	 r9	 #260	"; 0x104"										
svcpl	0x005f5449													
eorseq	r3	 r6	 r0	 lsr #2										
mcrrmi	1,50E+01	5	 r5	 ip	 cr15									
movtmi	r5	 #4678	"; 0x1246"											
cmpmi	sp	 r4	 asr pc											
subscs	r5	 pc	 r8	 asr pc	"; <UNPREDICTABLE>"									
		"; <UNDEFINED> instruction: 0x46375830"												
strbmi	r4	 [r6]	 -r6	 asr #12										
strbmi	r4	 [r6]	 -r6	 asr #12										
strbmi	r4	 [r6]	 -r6	 asr #12										
ldclcs	6,00E+00	 cr4	 [r0	 #-280]	"; 0xfffffee8"									
mcrrmi	3	3	 r3	 ip	 cr6									
subsmi	r0	 pc	 #82	"; 0x52"										
cmppl	pc	 #1392508928	"; 0x53000000"											
svcpl	0x00455a49													
eoreq	r5	 r0	 r4	 asr pc										
subpl	r5	 r1	 #380	"; 0x17c"										
subpl	r5	 r1	 #308	"; 0x134"										
subspl	r4	 pc	 r3	 asr #16										
stmdbmi	r6	 {r1	 r4	 r6	 r8	 r9	 sl	 fp	 lr}^					
strtcc	r4	 [r0]	 -ip	 asr #10										
smmlarmi	pc	 r5	 r0	 r0	"; <UNPREDICTABLE>"									
ldrbpl	r4	 [pc	 -r3	 asr #6]										
subpl	r4	 r1	 #4390912	"; 0x430000"										
eoreq	r5	 r0	 pc	 asr r4										
mcrrmi	15	5	 r5	 r6	 cr15									
stmdbmi	r4	 {r2	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
subscs	r5	 pc	 r7	 asr #30										
svcpl	0x005f0036													
svcpl	0x004c4244													
ldmdbmi	r3	 {r0	 r2	 r6	 ip	 lr}^								
svcpl	0x004e4f4c													
stmdacs	r8!	 {r0	 r1	 r2	 r3	 r4	 r6	 sp}						
rsbsvs	r6	 r5	 #100	30	"; 0x190"									
eorcc	r6	 r9	 #108	10	"; 0x1b000000"									
eorscc	r3	 r2	 lr	 lsr #4										
eorscc	r3	 r6	 r4	 lsr r4										
ldrcc	r3	 [r2	 #-2356]!	"; 0xfffff6cc"										
teqcc	r1	 #48	6	"; 0xc0000000"										
teqcc	sp	 r1	 lsr r5											
eoreq	r4	 r9	 r6	 lsr ip										
		"; <UNDEFINED> instruction: 0x67735f5f"												
svcpl	0x00637465													
svcpl	0x005f2872													
cfldrdcs	mvd7	 [r2]	 #-448	"; 0xfffffe40"										
ldmdbcs	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
cmpvc	pc	 #32	30	"; 0x80"										
cmnvs	r4	 #432013312	"; 0x19c00000"											
		"; <UNDEFINED> instruction: 0x7761725f"												
svcpl	0x0028725f													
rsbsvc	r7	 r4	 #95	"; 0x5f"										
svcpl	0x005f202c													
svcpl	0x00002970													
movtmi	r4	 #14175	"; 0x375f"											
		"; <UNDEFINED> instruction: 0x5641485f"												
ldmdbpl	r3	 {r0	 r2	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
cmpmi	pc	 #939524097	"; 0x38000001"											
cmpmi	r0	 pc	 asr #26											
cmpmi	pc	 r2	 asr r5	"; <UNPREDICTABLE>"										
cmppl	pc	 #1308622848	"; 0x4e000000"											
svcpl	0x00504157													
eorseq	r2	 r1	 r2	 lsr r0										
cmpmi	r4	 pc	 asr pc											
stmdbmi	r2	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 sl	 lr}^				
subscs	r5	 pc	 r4	 asr pc	"; <UNPREDICTABLE>"									
svcpl	0x00003133													
ldfmie	f4	 [r2	 #-380]	"; 0xfffffe84"										
bpl	1255e14 <__undef_stack+0x1143e54>													
svcpl	0x00464f45													
stmdbmi	lr	 {r0	 r2	 r3	 r6	 r8	 fp	 lr}^						
svcpl	0x004c414d													
ldclmi	14	 cr4	 [r5	 #-276]	"; 0xfffffeec"									
svcpl	0x00003120													
ldrbmi	r5	 [r3	 #-1375]	"; 0xfffffaa1"										
mcrmi	15	2	 r5	 cr9	 cr3	 {2}								
stmdbmi	r6	 {r0	 r3	 r6	 sl	 ip	 lr}^							
svcpl	0x005f494e													
svcpl	0x00003120													
strbmi	r4	 [sp	 #-2388]	"; 0xfffff6ac"										
svcpl	0x00545f52													
cmnvc	lr	 #32	10	"; 0x8000000"										
strbvs	r6	 [lr	 #-1897]!	"; 0xfffff897"										
svcvs	0x006c2064													
svcpl	0x0000676e													
mcrmi	5	2	 r4	 cr5	 cr2	 {2}								
mcrmi	15	2	 r5	 cr9	 cr4	 {2}								
cmpmi	pc	 r9	 asr #8											
ldmdbmi	r8	 {r2	 r4	 r6	 r8	 sl	 lr}^							
mrcmi	0	2	 r2	 cr15	 cr4	 {2}								
mcrrcs	12	5	 r4	 ip	 cr5									
strbpl	r5	 [r1]	 #-3872	"; 0xfffff0e0"										
strbpl	r5	 [r9]	 #-2117	"; 0xfffff7bb"										
stmdbmi	lr	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 fp	 lr}^				
svcpl	0x00002c54													
movtmi	r4	 #21599	"; 0x545f"											
lfmmi	f3	2	 [pc	 #-204]	"; 103c <CRValMmuCac+0x37>"									
svcpl	0x005f4e49													
stfcse	f3	 [r5	 #-128]	"; 0xffffff80"										
		"; <UNDEFINED> instruction: 0x46443539"												
ldrbpl	r5	 [pc	 #-3840]	"; 218 <L2CCDataLatency+0xf7>"										
movtmi	r4	 #12627	"; 0x3153"											
ldrbmi	r4	 [pc	 #-3413]	"; 3cb <L2CCDataLatency+0x2aa>"										
mcrrmi	3	5	 r5	 r9	 cr0									
svcpl	0x005f4e4f													
cmncc	r8	 r0	 lsr #32											
ldrpl	r2	 [r8	 #-3408]!	"; 0xfffff2b0"										
svcpl	0x00004b48													
mcrvs	15	3	 r5	 cr9	 cr15	 {2}								
ldrbvc	r3	 [pc]	 #-2164	"; 113c <CRValMmuCac+0x137>"										
		"; <UNDEFINED> instruction: 0x6665645f"												
strbtvs	r6	 [r5]	 #-3689	"; 0xfffff197"										
svcpl	0x00003120													
svcpl	0x00535953													
subspl	r5	 r9	 pc	 asr r4										
ldmdami	pc	 {r0	 r2	 r6	 r8	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"					
subsmi	r0	 pc	 #32											
cmppl	pc	 #1392508928	"; 0x53000000"											
svcpl	0x00455a49													
strbmi	r5	 [r4	 #-3924]	"; 0xfffff0ac"										
strbmi	r4	 [lr	 #-2374]	"; 0xfffff6ba"										
eoreq	r5	 r0	 r4	 asr #30										
mrrcmi	15	5	 r5	 r5	 cr15	"; <UNPREDICTABLE>"								
strbpl	r4	 [r3	 #-833]	"; 0xfffffcbf"										
cmpmi	sp	 sp	 asr #30											
subscs	r5	 pc	 r8	 asr pc	"; <UNPREDICTABLE>"									
		"; <UNDEFINED> instruction: 0x46465830"												
strbmi	r4	 [r6]	 -r6	 asr #12										
strbmi	r4	 [r6]	 -r6	 asr #12										
strbmi	r4	 [r6]	 -r6	 asr #12										
ldclcs	6	 cr4	 [r0	 #-280]	"; 0xfffffee8"									
lfmmi	f3	2	 [r5]	 {51}	"; 0x33"									
svcpl	0x005f004b													
cmpmi	r2	 r5	 asr r6											
cfldrdmi	mvd5	 [pc	 #-268]	"; 1094 <CRValMmuCac+0x8f>"										
svcpl	0x005f5841													
ldrbmi	r3	 [r8]	 -r0	 lsr #32										
subpl	r4	 r6	 r6	 asr #12										
ldrpl	r3	 [r6	 #-301]!	"; 0xfffffed3"										
svcpl	0x005f0052													
cmpmi	r2	 r3	 asr r6											
cfldrdmi	mvd5	 [pc	 #-268]	"; 10b0 <CRValMmuCac+0xab>"										
svcpl	0x005f5841													
ldrbcc	r3	 [r8	 -r0	 lsr #32]										
strcc	r5	 [sp	 -r6	 asr #32]!										
svcpl	0x00005248													
ldfmie	f4	 [r2	 #-380]	"; 0xfffffe84"										
submi	r4	 r1	 #398458880	"; 0x17c00000"										
subscs	r5	 pc	 r9	 asr #30										
cmppl	pc	 #49	"; 0x31"											
		"; <UNDEFINED> instruction: 0x465f5359"												
ldrbpl	r4	 [r4	 #-325]	"; 0xfffffebb"										
svcpl	0x00534552													
svcpl	0x00002048													
movtmi	r4	 #21599	"; 0x545f"											
svcpl	0x00383231													
svcpl	0x004e494d													
svcpl	0x00505845													
stccs	0	 cr2	 [r8	 #-380]!	"; 0xfffffe84"									
eorscc	r3	 r4	 #-2147483635	"; 0x8000000d"										
svcpl	0x005f0029													
cmppl	pc	 #201326593	"; 0xc000001"											
cmpmi	r2	 #331350016	"; 0x13c00000"											
ldrbmi	r5	 [r9	 -r5	 asr #4]										
ldclmi	8	 cr5	 [pc	 #-352]	"; 10b8 <CRValMmuCac+0xb3>"									
svcpl	0x005f4e49													
svcpl	0x00003520													
		"; <UNDEFINED> instruction: 0x464c555f"												
strbpl	r4	 [r3]	 #-338	"; 0xfffffeae"										
cmppl	r0	 #398458880	"; 0x17c00000"											
cdpmi	12	4	 cr4	 cr15	 cr9	 {2}								
eorcc	r5	 r0	 pc	 asr pc										
ldfcse	f3	 [r0	 #-480]	"; 0xfffffe20"										
lfmmi	f3	2	 [r5]	 {51}	"; 0x33"									
svcpl	0x005f0052													
svcpl	0x00544e49													
movtpl	r4	 #5452	"; 0x154c"											
svcpl	0x00323354													
ldrbmi	r5	 [r0	 #-2388]	"; 0xfffff6ac"										
stcvs	15	 cr5	 [r0]	 #-380	"; 0xfffffe84"									
rsbcs	r6	 r7	 pc	 ror #28										
rsbseq	r6	 r4	 r9	 ror #28										
mcrmi	15	2	 r5	 cr9	 cr15	 {2}								
cmpmi	r6	 r4	 asr pc											
eorscc	r5	 r3	 #1392508928	"; 0x53000000"										
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
eorcc	r5	 r0	 #380	"; 0x17c"										
ldrtcc	r3	 [r7]	 #-1073	"; 0xfffffbcf"										
ldrtcc	r3	 [r6]	 #-824	"; 0xfffffcc8"										
svcpl	0x005f0037													
subpl	r4	 r6	 #21760	"; 0x5500"										
svcpl	0x00544341													
strbpl	r4	 [r9]	 #-585	"; 0xfffffdb7"										
eorcc	r5	 r0	 pc	 asr pc										
ldrbpl	r5	 [pc	 #-3840]	"; 390 <L2CCDataLatency+0x26f>"										
ldmdbmi	pc	 {r2	 r4	 r6	 r8	 ip	 lr}^	"; <UNPREDICTABLE>"						
svcpl	0x00544942													
eorseq	r2	 r0	 pc	 asr r0										
blmi	11527ec <__undef_stack+0x104082c>													
subspl	r4	 r5	 #2080374785	"; 0x7c000001"										
svcpl	0x00003120													
strbpl	r4	 [ip]	 #-1631	"; 0xfffff9a1"										
mcrmi	4	2	 r4	 cr5	 cr15	 {2}								
svcpl	0x004d524f													
svcpl	0x004e494d													
mrccs	0,00E+00	1	 r2	 cr1	 cr15	 {2}								
eorscc	r3	 r1	 #52	"; 0x34"										
		"; <UNDEFINED> instruction: 0x36343839"												
ldrtcc	r3	 [r2]	 #-820	"; 0xfffffccc"										
teqcc	r7	 r8	 lsr r1											
ldrcc	r2	 [r4	 #-3429]!	"; 0xfffff29b"										
strbpl	r0	 [r2	 #-70]	"; 0xffffffba"										
bpl	1255ff0 <__undef_stack+0x1144030>													
eorscc	r3	 r0	 #32	2										
cmnvs	r6	 r4	 lsr r0											
subsvc	r7	 pc	 r3	 ror r4	"; <UNPREDICTABLE>"									
stmdacs	r3!	 {r0	 r2	 r4	 r5	 r6	 sl	 ip	 sp	 lr}^				
ldmdbcs	r0!	 {r3	 r4	 r5	 r6	 sl	 fp	 sp}^						
stccs	8	 cr2	 [sp	 #-128]!	"; 0xffffff80"									
stccs	0	 cr7	 [r9	 #-160]!	"; 0xffffff60"									
rsbscs	r5	 r7	 lr	 lsr pc										
eorscs	r2	 r0	 ip	 lsr r0										
svcpl	0x005f203f													
strbvc	r7	 [r2	 #-1907]!	"; 0xfffff88d"										
ldmdacs	r2!	 {r1	 r2	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
strbmi	r5	 [r5	 #-607]	"; 0xfffffda1"										
eorcs	r5	 ip	 lr	 asr #8										
strbtvc	r6	 [lr]	 #-2344	"; 0xfffff6d8"										
ldmdbcs	r8!	 {r0	 r3	 r5	 fp	 sp}^								
ldmdbcs	r0!	 {r2	 r3	 r5	 sp}^									
eorscs	r3	 sp	 r0	 lsr #26										
subcs	r4	 r6	 r5	 asr #30										
bcs	a09410 <__undef_stack+0x8f7450>													
stccs	0	 cr7	 [r9	 #-160]!	"; 0xffffff60"									
rsbscs	r5	 r0	 lr	 lsr pc										
stmdavc	r8!	 {r0	 r2	 r3	 r4	 r5	 sp}							
stmdacs	r0!	 {r0	 r3	 r5	 sl	 fp	 sp}							
mcrcc	9	1	 r2	 cr13	 cr0	 {3}								
blcs	add4bc <__undef_stack+0x9cb4fc>													
ldmdbcs	r0!	 {r2	 r3	 r5	 sp}									
svcpl	0x005f0029													
		"; <UNDEFINED> instruction: 0x464c4c55"												
strbpl	r4	 [r3]	 #-338	"; 0xfffffeae"										
mcrmi	13	2	 r4	 cr9	 cr15	 {2}								
eorcc	r5	 r0	 pc	 asr pc										
mrrcmi	0	2	 r3	 r5	 cr14									
svcpl	0x0000524c													
cfstrdmi	mvd4	 [r2]	 {95}	"; 0x5f"										
movtpl	r4	 #6239	"; 0x185f"											
ldmdbmi	r5	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 ip	 lr}^				
cdpmi	4	5	 cr5	 cr15	 cr5	 {2}								
svcpl	0x005f4e41													
svcpl	0x00003120													
movtmi	r5	 #5471	"; 0x155f"											
svcpl	0x004d5543													
svcpl	0x004e494d													
mrccs	0	1	 r2	 cr0	 cr15	 {2}								
subeq	r5	 fp	 r0	 lsr r5										
		"; <UNDEFINED> instruction: 0x464c5f5f"												
strbpl	r4	 [r3]	 #-338	"; 0xfffffeae"										
cmppl	r0	 #398458880	"; 0x17c00000"											
cdpmi	12	4	 cr4	 cr15	 cr9	 {2}								
eorcc	r5	 r0	 pc	 asr pc										
ldfcse	f3	 [r0	 #-480]	"; 0xfffffe20"										
subpl	r3	 ip	 #-1073741812	"; 0xc000000c"										
svcpl	0x00444600													
cmppl	r4	 #348127232	"; 0x14c00000"											
subcs	r5	 r5	 r9	 asr #20										
svcpl	0x00003436													
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
movtpl	r4	 #5727	"; 0x165f"											
ldrbpl	r3	 [pc]	 #-2132	"; 13c4 <CRValMmuCac+0x3bf>"										
svcpl	0x00455059													
mcrvs	0	3	 r2	 cr9	 cr15	 {2}								
		"; <UNDEFINED> instruction: 0x475f0074"												
cmpmi	r2	 ip	 asr #30											
strbpl	r5	 [r1]	 #-3916	"; 0xfffff0b4"										
strbpl	r5	 [r9]	 #-2117	"; 0xfffff7bb"										
ldrbmi	r2	 [pc	 -r0	 lsr #16]										
cmpmi	r2	 ip	 asr #30											
ldrbmi	r5	 [r2	 #-3916]	"; 0xfffff0b4"										
ldclcs	14	 cr4	 [r4	 #-276]	"; 0xfffffeec"									
strbtvc	r5	 [r1]	 #-3902	"; 0xfffff0c2"										
strbtvc	r7	 [r9]	 #-2149	"; 0xfffff79b"										
svcpl	0x005f0029													
strbpl	r4	 [lr]	 #-2389	"; 0xfffff6ab"										
movtpl	r4	 #5727	"; 0x165f"											
svcpl	0x00363154													
ldrbmi	r5	 [r0	 #-2388]	"; 0xfffff6ac"										
strvc	r5	 [r0	 #-3935]!	"; 0xfffff0a1"										
strbvs	r7	 [r9	 -lr	 ror #6]!										
rsbcs	r6	 r4	 lr	 ror #10										
rsbseq	r6	 r4	 r9	 ror #28										
ldrbmi	r5	 [r3	 #-3935]	"; 0xfffff0a1"										
eorcc	r5	 r0	 r2	 asr r2										
ldrtcc	r3	 [r0]	 #-120	"; 0xffffff88"										
svcpl	0x005f0030													
movtmi	r4	 #12627	"; 0x3153"											
		"; <UNDEFINED> instruction: 0x465f4d55"												
svcpl	0x00544942													
eorseq	r2	 r7	 pc	 asr r0										
ldrbmi	r4	 [r4	 #-351]	"; 0xfffffea1"										
svcpl	0x00544958													
strbpl	r4	 [r9]	 #-3657	"; 0xfffff1b7"										
vnmlsmi.f64	d23	 d15	 d16											
mcrrcs	12	5	 r4	 ip	 cr5									
eorcs	r3	 ip	 r0	 lsr #32										
strbpl	r5	 [lr	 #-3963]	"; 0xfffff085"										
ldclcs	12	 cr4	 [sp]	 #-304	"; 0xfffffed0"									
svcpl	0x007b7b20													
cfstr64mi	mvdx5	 [ip]	 {78}	"; 0x4e"										
blvc	80c658 <__undef_stack+0x6fa698>													
mrrcmi	14	5	 r4	 r5	 cr15									
eorcs	r7	 ip	 ip	 asr #26										
eorcc	r2	 r0	 r0	 lsr ip										
svcpl	0x00007d7d													
cfstrdmi	mvd4	 [r2]	 {95}	"; 0x5f"										
mcrmi	13	2	 r4	 cr9	 cr15	 {2}								
stmdacs	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
strbvc	r6	 [pc	 #-1064]!	"; 105c <CRValMmuCac+0x57>"										
stmdbcs	r5!	 {r1	 r5	 r6	 sl	 fp	 sp	 lr}^						
eorscc	r2	 r2	 #800	"; 0x320"										
teqcc	r7	 #53	"; 0x35"											
ldrcc	r3	 [r8	 #-1336]!	"; 0xfffffac8"										
eorscc	r3	 r2	 r0	 lsr r7										
cfstrdcs	mvd3	 [r5	 #-196]!	"; 0xffffff3c"										
ldcmi	0	 cr3	 [r8]	 #-204	"; 0xffffff34"									
svcpl	0x005f0029													
strbcc	r4	 [r3]	 -r4	 asr #10										
cmpmi	sp	 r4	 lsr pc											
subscs	r5	 pc	 r8	 asr pc	"; <UNPREDICTABLE>"									
ldmdbcc	r9!	 {r0	 r3	 r4	 r5	 r9	 sl	 fp	 sp}					
ldmdbcc	r9!	 {r0	 r3	 r4	 r5	 r8	 fp	 ip	 sp}					
ldmdbcc	r9!	 {r0	 r3	 r4	 r5	 r8	 fp	 ip	 sp}					
ldmdbcc	r9!	 {r0	 r3	 r4	 r5	 r8	 fp	 ip	 sp}					
ldmdacc	r3!	 {r0	 r3	 r4	 r5	 r8	 sl	 lr}						
subeq	r4	 r4	 r4	 lsr r4										
subpl	r5	 r6	 #380	"; 0x17c"										
svcpl	0x00544341													
svcpl	0x004e494d													
stccs	0	 cr2	 [r8	 #-380]!	"; 0xfffffe84"									
eorspl	r2	 r5	 #48	28	"; 0x300"									
strcc	r3	 [lr	 #-45]!	"; 0xffffffd3"										
svcpl	0x00002952													
movtmi	r4	 #14175	"; 0x375f"											
svcmi	0x0054415f													
svcpl	0x0043494d													
svcpl	0x00544e49													
blmi	10d5228 <__undef_stack+0xfc3268>													
ldrbmi	r4	 [r2	 #-1631]	"; 0xfffff9a1"										
eorseq	r2	 r2	 r5	 asr #32										
cmpmi	r5	 pc	 asr pc											
ldclmi	3,00E+00	 cr4	 [r5	 #-268]	"; 0xfffffef4"									
cmppl	r0	 #398458880	"; 0x17c00000"											
cdpmi	12	4	 cr4	 cr15	 cr9	 {2}								
eorcc	r5	 r0	 pc	 asr pc										
ldfcse	f3	 [r0	 #-480]	"; 0xfffffe20"										
blmi	154ede0 <__undef_stack+0x143ce20>													
cmppl	pc	 #0	30											
eorscs	r3	 r4	 ip	 asr #12										
eorscc	r7	 r8	 r0	 lsr r8										
svcpl	0x00003030													
movtmi	r4	 #12639	"; 0x315f"											
ldmdbmi	pc	 {r0	 r2	 r4	 r6	 r8	 sl	 fp	 lr}^	"; <UNPREDICTABLE>"				
svcpl	0x00544942													
		"; <UNDEFINED> instruction: 0x3631205f"												
cmpvs	pc	 #0	30											
rsbvc	r6	 r4	 #1627389952	"; 0x61000000"										
ldrbvs	r7	 [pc]	 #-1119	"; 1548 <CRValMmuCac+0x543>"										
cdpvs	6	6	 cr6	 cr9	 cr5	 {3}								
eoreq	r6	 r0	 r5	 ror #8										
strbmi	r5	 [ip]	 #-3935	"; 0xfffff0a1"										
ldrbmi	r4	 [pc]	 #-3138	"; 1558 <CRValMmuCac+0x553>"										
subpl	r4	 pc	 #1104	"; 0x450"										
stmdbmi	sp	 {r0	 r2	 r3	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
subscs	r5	 pc	 lr	 asr #30										
ldrtcc	r2	 [r9]	 #-3636	"; 0xfffff1cc"										
		"; <UNDEFINED> instruction: 0x36353630"												
ldrtcc	r3	 [r8]	 #-1332	"; 0xfffffacc"										
		"; <UNDEFINED> instruction: 0x36343231"												
cfstrdcs	mvd3	 [r5	 #-212]!	"; 0xffffff2c"										
lfmmi	f3	4	 [r4]	 #-204	"; 0xffffff34"									
ldrbpl	r5	 [pc	 #-3840]	"; 680 <_ABORT_STACK_SIZE+0x280>"										
movtmi	r4	 #12627	"; 0x3153"											
		"; <UNDEFINED> instruction: 0x465f4d55"												
svcpl	0x00544942													
eorseq	r2	 r8	 pc	 asr r0										
subpl	r5	 pc	 #380	"; 0x17c"										
svcpl	0x00524544													
ldrbpl	r4	 [r4]	 #-2380	"; 0xfffff6b4"										
ldrbmi	r4	 [pc	 #-1356]	"; 1054 <CRValMmuCac+0x4f>"										
cmpmi	r9	 lr	 asr #8											
subscs	r5	 pc	 lr	 asr #30										
ldrtcc	r3	 [r3]	 #-561	"; 0xfffffdcf"										
cmppl	pc	 #0	30											
svcmi	0x00455a49													
ldrbpl	r5	 [r0]	 #-3910	"; 0xfffff0ba"										
		"; <UNDEFINED> instruction: 0x46494452"												
svcpl	0x00545f46													
eorseq	r2	 r4	 pc	 asr r0										
stmdbpl	r2	 {r1	 r2	 r3	 r6	 r9	 lr}^							
strvs	r3	 [r0]	 -r0	 lsr #16										
ldrbvs	r6	 [r0	 #-3954]!	"; 0xfffff08e"										
svcpl	0x005f286e													
blvs	1bdd364 <__undef_stack+0x1acb3a4>													
svcpl	0x002c6569													
stmdbcs	lr!	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 sl	 sp	 lr}^			
cdpvs	6	7	 cr6	 cr5	 cr0	 {1}								
cdpvs	0	6	 cr7	 cr5	 cr15	 {3}								
cmpvs	pc	 #40	30	"; 0xa0"										
stmdbvs	fp!	 {r0	 r1	 r2	 r3	 r5	 r6	 r8	 r9	 sl	 fp	 sp	 lr}^	
svcpl	0x00202c65													
stclcs	6	 cr6	 [lr]	 #-380	"; 0xfffffe84"									
cdpvs	8	6	 cr2	 cr9	 cr0	 {1}								
bcs	a097d0 <__undef_stack+0x8f7810>													
stmdbcs	r9!	 {r0	 r3	 r5	 fp	 sp}								
stmdacs	r0!	 {r4	 r5	 sl	 fp	 sp}								
cmnvc	pc	 #102	"; 0x66"											
stmdacs	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 sl	 ip	 sp	 lr}			
stmdbcs	r8!	 {r1	 r3	 r5	 r8	 fp	 sp}							
eorcs	r3	 ip	 r9	 lsr #32										
strbtvc	r6	 [lr]	 #-2344	"; 0xfffff6d8"										
stmdbcs	sl!	 {r5	 fp	 sp}										
eorcc	r2	 r9	 r8	 lsr #18										
svcpl	0x005f0029													
cmpmi	r2	 r3	 asr r6											
cfldrdmi	mvd5	 [pc	 #-268]	"; 1524 <CRValMmuCac+0x51f>"										
svcpl	0x005f4e49													
eorcc	r2	 sp	 r0	 lsr #16										
subpl	r3	 r8	 #192937984	"; 0xb800000"										
strcc	r3	 [lr	 #-45]!	"; 0xffffffd3"										
eoreq	r5	 r9	 r8	 asr #4										
cmppl	r5	 #380	"; 0x17c"											
submi	r5	 r9	 #260	"; 0x104"										
svcpl	0x005f5449													
eorseq	r3	 r6	 r0	 lsr #2										
mcrrmi	15	5	 r5	 ip	 cr15									
movtmi	r5	 #4678	"; 0x1246"											
submi	r5	 r9	 #84	30	"; 0x150"									
svcpl	0x005f5449													
svcpl	0x00003020													
mcrvs	15	3	 r5	 cr9	 cr15	 {2}								
svcpl	0x00343674													
strbvs	r5	 [r4	 #-3956]!	"; 0xfffff08c"										
strbvs	r6	 [lr	 #-2406]!	"; 0xfffff69a"										
eorseq	r2	 r1	 r4	 rrx										
mcrrmi	15	5	 r5	 r6	 cr15									
cmpmi	r8	 r4	 asr pc											
ldrbpl	r5	 [r1	 #-3923]	"; 0xfffff0ad"										
svcpl	0x00544549													
svcpl	0x004e414e													
eorseq	r2	 r1	 pc	 asr r0										
mcrmi	12	2	 r4	 cr15	 cr15	 {2}								
svcmi	0x004c5f47													
ldrbpl	r4	 [pc]	 #-1870	"; 16a0 <CRValMmuCac+0x69b>"										
subcs	r5	 r5	 r9	 asr r0										
strbvs	r6	 [lr	 -ip	 ror #30]!										
cdpvs	12	6	 cr6	 cr15	 cr0	 {1}								
svcpl	0x005f0067													
svcpl	0x004d5241													
strbpl	r4	 [r1]	 #-1350	"; 0xfffffaba"										
svcpl	0x00455255													
mcrrmi	14	5	 r4	 r1	 cr5									
strbmi	r4	 [lr	 #-1865]	"; 0xfffff8b7"										
eorseq	r2	 r1	 r4	 asr #32										
mcrmi	2	2	 r5	 cr1	 cr15	 {2}								
svcpl	0x00383444													
strbmi	r4	 [r5]	 #-1363	"; 0xfffffaad"										
stmdacs	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 sp}					
teqcc	r3	 #48	16	"; 0x300000"										
eoreq	r6	 r9	 r0	 lsr r5										
ldmdbmi	r3	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
		"; <UNDEFINED> instruction: 0x464f455a"												
svcmi	0x004c465f													
svcpl	0x005f5441													
svcpl	0x00003420													
movtpl	r4	 #61251	"; 0xef43"											
svcvs	0x00632054													
rsbseq	r7	 r4	 lr	 ror #6										
cmppl	r5	 #380	"; 0x17c"											
strbpl	r4	 [r3	 #-833]	"; 0xfffffcbf"										
cmpmi	sp	 sp	 asr #30											
subscs	r5	 pc	 r8	 asr pc	"; <UNPREDICTABLE>"									
		"; <UNDEFINED> instruction: 0x46465830"												
ldclcs	6	 cr4	 [r0	 #-280]	"; 0xfffffee8"									
blmi	1216bfc <__undef_stack+0x1104c3c>													
ldrbpl	r5	 [pc	 #-3840]	"; 820 <_SUPERVISOR_STACK_SIZE+0x20>"										
cmpcc	r4	 #1168	"; 0x490"											
stmdacs	r3	 {r1	 r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^				
teqvs	r0	 #1622016	"; 0x18c000"											
eorcs	r2	 r3	 r0	 lsr #6										
svcpl	0x00004c55													
cmpmi	r4	 pc	 asr r5											
stmdbmi	r2	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 sl	 lr}^				
subscs	r5	 pc	 r4	 asr pc	"; <UNPREDICTABLE>"									
svcpl	0x00003233													
submi	r4	 lr	 #292	"; 0x124"										
eorseq	r2	 r2	 r6	 asr #32										
strbmi	r5	 [r5	 #-607]	"; 0xfffffda1"										
cmppl	pc	 #1308622848	"; 0x4e000000"											
cmpmi	lr	 r9	 asr #14											
strbpl	r5	 [r2	 #-3916]	"; 0xfffff0b4"										
ldrbtvc	r2	 [r0]	 #-2118	"; 0xfffff7ba"										
stmdacs	r0!	 {r1	 r4	 r5	 r6	 r8	 fp	 sp}						
rsbsvc	r7	 r4	 #40	"; 0x28"										
svcpl	0x003e2d29													
cdpcs	5,00E+00	7	 cr6	 cr7	 cr14	 {3}								
strbvs	r7	 [r5	 #-607]!	"; 0xfffffda1"										
svcpl	0x002e746e													
mcrvs	9	3	 r6	 cr7	 cr3	 {3}								
subsvs	r6	 pc	 #24832	"; 0x6100"										
eoreq	r6	 r9	 r5	 ror r6										
strbmi	r5	 [r5	 #-607]	"; 0xfffffda1"										
cfldrdmi	mvd5	 [pc	 #-312]	"; 1654 <CRValMmuCac+0x64f>"										
ldrbmi	r5	 [r2	 #-3920]	"; 0xfffff0b0"										
strbpl	r5	 [ip]	 #-1363	"; 0xfffffaad"										
rsbsvc	r7	 r4	 #40	"; 0x28"										
stmdacs	r8!	 {r0	 r3	 r5	 sp}									
ldmdbcs	r2!	 {r4	 r5	 r6	 sl	 ip	 sp	 lr}^						
subsvc	r3	 pc	 #720	"; 0x2d0"										
ldclvs	3	 cr7	 [r5]	 #-404	"; 0xfffffe6c"									
svcpl	0x00002974													
strbmi	r4	 [lr]	 #-338	"; 0xfffffeae"										
cmpmi	pc	 r4	 lsr r8	"; <UNPREDICTABLE>"										
stmdacs	r0!	 {r2	 r6	 sl	 lr}									
eorscc	r7	 r0	 r0	 lsr r8										
eoreq	r6	 r9	 r0	 lsr r2										
mcrmi	2	2	 r5	 cr1	 cr15	 {2}								
svcpl	0x00383444													
strbmi	r4	 [r5]	 #-1363	"; 0xfffffaad"										
stmdacs	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 ip	 sp}				
eorscc	r7	 r1	 #48	16	"; 0x300000"									
eoreq	r3	 r9	 r3	 lsr r4										
strbmi	r5	 [r5	 #-607]	"; 0xfffffda1"										
subspl	r5	 pc	 #1308622848	"; 0x4e000000"										
strbcc	r4	 [r4]	 #-3649	"; 0xfffff1bf"										
strbpl	r5	 [sp	 #-3896]	"; 0xfffff0c8"										
eorvc	r5	 r8	 ip	 asr #8										
eorcs	r7	 r9	 r4	 ror r2										
ldrbtvc	r2	 [r0]	 #-2088	"; 0xfffff7d8"										
mcrcc	9	1	 r2	 cr13	 cr2	 {3}								
		"; <UNDEFINED> instruction: 0x77656e5f"												
ldrbvs	r5	 [r2	 #-3886]!	"; 0xfffff0d2"										
cdpcs	14	7	 cr6	 cr4	 cr5	 {3}								
ldmdacc	r4!	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 ip	 sp	 lr}			
strbvc	r5	 [sp	 #-3886]!	"; 0xfffff0d2"										
eoreq	r7	 r9	 ip	 ror #8										
cmnvs	r7	 #380	"; 0x17c"											
svcpl	0x00726168													
subscs	r5	 pc	 r4	 ror pc	"; <UNPREDICTABLE>"									
cmnvs	r4	 r0	 lsl #6											
strbtvc	r6	 [sp]	 #-1396	"; 0xfffffa8c"										
ldrbmi	r5	 [pc]	 #-3840	"; 1828 <CRValMmuCac+0x823>"										
submi	r5	 r9	 #260	"; 0x104"										
svcpl	0x005f5449													
eorseq	r3	 r2	 r0	 lsr #6										
stmdbmi	r2	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
movtpl	r4	 #22343	"; 0x5747"											
mcrrmi	15	5	 r5	 r1	 cr4									
stclmi	7	 cr4	 [lr	 #-292]	"; 0xfffffedc"									
svcpl	0x00544e45													
eorseq	r2	 r8	 pc	 asr r0										
cmpmi	ip	 pc	 asr pc											
ldclmi	3	 cr4	 [r5	 #-268]	"; 0xfffffef4"									
stmdbmi	r2	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 fp	 lr}^				
subscs	r5	 pc	 r4	 asr pc	"; <UNPREDICTABLE>"									
svcpl	0x00003233													
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
cmpmi	r5	 pc	 asr ip											
		"; <UNDEFINED> instruction: 0x36315453"												
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
teqcc	r0	 #380	"; 0x17c"											
		"; <UNDEFINED> instruction: 0x37363732"												
ldrbpl	r5	 [pc	 #-3840]	"; 97c <_SUPERVISOR_STACK_SIZE+0x17c>"										
cmpmi	r2	 r3	 asr r6											
cfldrdmi	mvd5	 [pc	 #-268]	"; 1778 <CRValMmuCac+0x773>"										
svcpl	0x005f5841													
ldrbmi	r3	 [r8]	 -r0	 lsr #32										
stmdacc	sp!	 {r1	 r2	 r6	 ip	 lr}								
subseq	r4	 r2	 r5	 asr r8										
ldmdbvs	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"
ldrtcc	r7	 [r1]	 -lr	 ror #8										
ldrbvs	r7	 [pc]	 #-1119	"; 18a0 <CRValMmuCac+0x89b>"										
cdpvs	6	6	 cr6	 cr9	 cr5	 {3}								
teqcc	r0	 r5	 ror #8											
ldrbtvc	r5	 [r3]	 #-3840	"; 0xfffff100"										
svcpl	0x006e6964													
ldmdbcs	r8!	 {r1	 r4	 r5	 r6	 fp	 sp}^							
stmdavc	r8!	 {r5	 fp	 sp}										
svcpl	0x003e2d29													
stmdbvs	r4!	 {r0	 r1	 r4	 r5	 r6	 sl	 ip	 sp	 lr}^				
svcpl	0x0000296e													
stmdbmi	r4	 {r0	 r1	 r4	 r6	 sl	 ip	 lr}^						
svcpl	0x00485f4f													
svcpl	0x005f0020													
movtmi	r4	 #7244	"; 0x1c4c"											
svcpl	0x004d5543													
svcpl	0x004e494d													
stccs	0	 cr2	 [r8	 #-380]!	"; 0xfffffe84"									
eorspl	r5	 r1	 r0	 lsr r8										
stfmie	f3	 [ip]	 {51}	"; 0x33"										
ldmdapl	r0!	 {r0	 r1	 r3	 r6	 r8	 sl	 fp	 sp}					
teqcc	r3	 r1	 lsr r0											
stmdbcs	fp	 {r2	 r3	 r6	 sl	 fp	 lr}^							
ldrbmi	r5	 [pc	 -r0	 lsl #30]										
cmpmi	pc	 r8	 asr r8	"; <UNPREDICTABLE>"										
ldrbpl	r4	 [pc]	 -r2	 asr #18										
ldmdbmi	r3	 {r0	 r2	 r6	 r9	 ip	 lr}^							
teqcc	r0	 pc	 asr #28											
eorseq	r3	 r2	 r0	 lsr r0										
subpl	r5	 pc	 pc	 asr pc	"; <UNPREDICTABLE>"									
stmdbmi	sp	 {r2	 r4	 r6	 r8	 fp	 lr}^							
svcpl	0x005f455a													
svcpl	0x00003120													
svcpl	0x0041535f													
strbpl	r4	 [r9]	 #-582	"; 0xfffffdba"										
teqcc	r0	 pc	 asr pc											
subsmi	r0	 pc	 #53	"; 0x35"										
subspl	r4	 pc	 r3	 asr r4	"; <UNPREDICTABLE>"									
stmdbmi	r4	 {r2	 r4	 r6	 r9	 ip	 lr}^							
ldrbpl	r4	 [pc]	 #-1606	"; 1938 <CRValMmuCac+0x933>"										
svcpl	0x0000205f													
subspl	r5	 r7	 #73400320	"; 0x4600000"										
svcpl	0x00455449													
cmppl	pc	 #1168	"; 0x490"											
cmpmi	r5	 r4	 asr r2											
subcs	r4	 pc	 sp	 asr #18										
subspl	r0	 pc	 #49	"; 0x31"										
strbpl	r4	 [lr]	 #-1349	"; 0xfffffabb"										
svcpl	0x00504d5f													
strbmi	r5	 [r5	 #-582]	"; 0xfffffdba"										
ldrbpl	r4	 [r3]	 #-2380	"; 0xfffff6b4"										
rsbsvc	r7	 r4	 #40	"; 0x28"										
stmdacs	r8!	 {r0	 r3	 r5	 sp}									
ldmdbcs	r2!	 {r4	 r5	 r6	 sl	 ip	 sp	 lr}^						
ldrbvs	r3	 [pc]	 -sp	 lsr #28										
cfstr64vs	mvdx6	 [r5]	 #-456	"; 0xfffffe38"										
ldmdbcs	r4!	 {r0	 r3	 r5	 r6	 r8	 r9	 ip	 sp	 lr}^				
cmnvs	r5	 r0	 lsl #2											
ldrbvc	r2	 [r1	 #-100]!	"; 0xffffff9c"										
ldrbvc	r6	 [pc]	 #-1121	"; 1988 <CRValMmuCac+0x983>"										
cmppl	pc	 #0	30											
strbpl	r4	 [r3	 #-833]	"; 0xfffffcbf"										
subpl	r5	 r5	 sp	 asr #30										
svcmi	0x004c4953													
subscs	r5	 pc	 lr	 asr #30										
eorspl	r7	 r1	 r0	 lsr r8										
blmi	120f658 <__undef_stack+0x10fd698>													
svcpl	0x005f5f00													
cmncc	r4	 #1680	"; 0x690"											
svcpl	0x00745f32													
stmdbvs	r6!	 {r2	 r5	 r6	 r8	 sl	 sp	 lr}^						
rsbcs	r6	 r4	 lr	 ror #10										
svcpl	0x005f0031													
svcpl	0x00544e49													
ldrbpl	r4	 [r3]	 #-326	"; 0xfffffeba"										
ldrbpl	r3	 [pc]	 #-1585	"; 19c8 <CRValMmuCac+0x9c3>"										
svcpl	0x00455059													
mcrvs	0,00E+00	3	 r2	 cr9	 cr15	 {2}								
svcpl	0x005f0074													
strbpl	r4	 [lr]	 #-2389	"; 0xfffff6ab"										
ldrbpl	r3	 [pc]	 #-1585	"; 19dc <CRValMmuCac+0x9d7>"										
svcpl	0x00455059													
ldmdavs	r3!	 {r0	 r1	 r2	 r3	 r4	 r6	 sp}^						
rsbscs	r7	 r4	 pc	 ror #4										
ldmdbvs	r3!	 {r0	 r2	 r4	 r5	 r6	 r9	 sl	 fp	 sp	 lr}^			
strbtvs	r6	 [r5]	 #-3687	"; 0xfffff199"										
strbtvc	r6	 [lr]	 #-2336	"; 0xfffff6e0"										
cmpmi	r2	 r0	 lsl #30											
ldmdacc	r4!	 {r1	 r2	 r3	 r6	 sl	 lr}							
mrrcmi	13	5	 r4	 r5	 cr15									
eorscs	r5	 r2	 r4	 asr pc										
rsbscc	r3	 r8	 r8	 lsr #32										
ldmdbcs	r5!	 {r4	 r5	 ip	 sp}									
ldrbmi	r5	 [pc	 -r0	 lsl #30]										
cmpmi	pc	 r3	 asr #6											
stmdbmi	sp	 {r2	 r4	 r6	 r8	 r9	 sl	 fp	 lr}^					
stmdami	r3	 {r0	 r1	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
lfmmi	f5	2	 [pc]	 {65}	"; 0x41"									
svcpl	0x004b434f													
strbmi	r5	 [r5	 #-582]	"; 0xfffffdba"										
svcpl	0x00003220													
cmppl	r8	 pc	 asr r5											
stmdbmi	r2	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 fp	 lr}^				
subscs	r5	 pc	 r4	 asr pc	"; <UNPREDICTABLE>"									
svcpl	0x005f0030													
svcpl	0x004d5241													
strbpl	r4	 [r1]	 #-1350	"; 0xfffffaba"										
svcpl	0x00455255													
subscs	r4	 sl	 r3	 asr #24										
svcpl	0x005f0031													
svcpl	0x00544e49													
movtpl	r4	 #5452	"; 0x154c"											
ldrbpl	r3	 [pc]	 #-2132	"; 1a5c <CRValMmuCac+0xa57>"										
svcpl	0x00455059													
ldmdbvs	r3!	 {r0	 r1	 r2	 r3	 r4	 r6	 sp}^						
strbtvs	r6	 [r5]	 #-3687	"; 0xfffff199"										
cmnvs	r8	 r0	 lsr #6											
svcpl	0x005f0072													
ldrbcc	r4	 [r4]	 -r9	 asr #28										
ldmdbpl	r4	 {r2	 r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^				
svcpl	0x005f4550													
cdpvs	12	6	 cr6	 cr15	 cr0	 {1}								
svcvs	0x006c2067													
stmdbvs	r0!	 {r1	 r2	 r3	 r5	 r6	 r8	 r9	 sl	 sp	 lr}			
svcpl	0x0000746e													
strbpl	r4	 [ip]	 #-1631	"; 0xfffff9a1"										
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
svcpl	0x0030315f													
svcpl	0x00505845													
ldmdacc	r3!	 {r0	 r1	 r2	 r3	 r4	 r6	 sp}						
mrrcmi	15	0	 r5	 pc	 cr0	"; <UNPREDICTABLE>"								
movtmi	r4	 #12620	"; 0x314c"											
ldclmi	13	 cr4	 [pc	 #-340]	"; 1958 <CRValMmuCac+0x953>"									
svcpl	0x005f5841													
ldrbcc	r3	 [r8	 -r0	 lsr #32]										
strbmi	r4	 [r6]	 -r6	 asr #12										
strbmi	r4	 [r6]	 -r6	 asr #12										
strbmi	r4	 [r6]	 -r6	 asr #12										
subpl	r4	 r6	 r6	 asr #12										
ldcmi	3	 cr3	 [r1]	 #-180	"; 0xffffff4c"									
vmlsmi.f64	d4	 d0	 d12											
subcs	r4	 ip	 r5	 asr ip										
svcvs	0x00762828													
bcs	81ac7c <__undef_stack+0x708cbc>													
eoreq	r3	 r9	 r9	 lsr #32										
strbmi	r4	 [ip	 #-2374]	"; 0xfffff6ba"										
strbmi	r4	 [sp	 #-334]	"; 0xfffffeb2"										
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
eorscc	r3	 r0	 #32	2										
svcpl	0x005f0034													
movtmi	r4	 #7244	"; 0x1c4c"											
svcpl	0x004d5543													
ldmdbmi	r3	 {r0	 r2	 r6	 ip	 lr}^								
svcpl	0x004e4f4c													
ldmdavc	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 sp}						
teqcc	sp	 #49	"; 0x31"											
blmi	1314bd0 <__undef_stack+0x1202c10>													
cmpmi	r2	 r0	 lsl #30											
ldmdacc	r4!	 {r1	 r2	 r3	 r6	 sl	 lr}							
mrrcmi	13	5	 r4	 r5	 cr15									
eorscs	r5	 r1	 r4	 asr pc										
ldrbtvs	r3	 [r8]	 #-40	"; 0xffffffd8"										
stmdbcs	r3!	 {r0	 r2	 r5	 r6	 r8	 sl	 sp	 lr}^					
ldrbmi	r5	 [r2	 #-3840]	"; 0xfffff100"										
svcpl	0x00544e45													
subpl	r4	 r5	 #4416	"; 0x1140"										
movtmi	r4	 #58695	"; 0xe547"											
ldrbtvc	r2	 [r0]	 #-2137	"; 0xfffff7a7"										
stmdacs	r0!	 {r1	 r4	 r5	 r6	 r8	 fp	 sp}						
rsbsvc	r7	 r4	 #40	"; 0x28"										
svcpl	0x003e2d29													
rsbvc	r6	 r5	 #6464	"; 0x1940"										
cmnvs	lr	 #432013312	"; 0x19c00000"											
svcpl	0x00002979													
mcrmi	5	2	 r4	 cr5	 cr2	 {2}								
cmpmi	r2	 r4	 asr pc											
cdpmi	4	5	 cr4	 cr15	 cr14	 {2}								
ldmdacs	r4	 {r0	 r2	 r6	 fp	 ip	 lr}^							
ldmdbcs	r2!	 {r4	 r5	 r6	 sl	 ip	 sp	 lr}^						
eorvc	r2	 r8	 r0	 lsr #16										
sfmcs	f7	4	 [r9	 #-464]!	"; 0xfffffe30"									
strbvs	r5	 [lr	 #-3902]!	"; 0xfffff0c2"										
subsvc	r2	 pc	 #1904	"; 0x770"										
strbtvc	r6	 [lr]	 #-1381	"; 0xfffffa9b"										
cmnvs	r2	 lr	 lsr #30											
cdpvs	4	5	 cr6	 cr15	 cr14	 {3}								
ldmdbcs	r4!	 {r0	 r2	 r5	 r6	 fp	 ip	 sp	 lr}^					
ldmdbmi	r3	 {r8	 r9	 sl	 fp	 ip	 lr}^							
ldrbpl	r4	 [pc]	 #-1370	"; 1b8c <CRValMmuCac+0xb87>"										
		"; <UNDEFINED> instruction: 0x4645445f"												
strbmi	r4	 [r5]	 #-3657	"; 0xfffff1b7"										
svcpl	0x005f0020													
stmdavs	r3!	 {r0	 r2	 r4	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^		
ldrbvs	r7	 [pc]	 #-609	"; 1ba0 <CRValMmuCac+0xb9b>"										
cdpvs	6	6	 cr6	 cr9	 cr5	 {3}								
eoreq	r6	 r0	 r5	 ror #8										
mrrcmi	15	5	 r5	 r5	 cr15	"; <UNPREDICTABLE>"								
movtmi	r5	 #4678	"; 0x1246"											
stmdbmi	sp	 {r2	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
subscs	r5	 pc	 lr	 asr #30										
ldrpl	r2	 [r0	 #-3632]!	"; 0xfffff1d0"										
svcpl	0x0000524c													
strbpl	r4	 [ip]	 #-1631	"; 0xfffff9a1"										
mcrmi	13	2	 r4	 cr1	 cr15	 {2}								
stmdbmi	r4	 {r2	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
subscs	r5	 pc	 r7	 asr #30										
svcpl	0x00003432													
ldrbmi	r5	 [r4]	 #-838	"; 0xfffffcba"										
eoreq	r4	 r0	 r9	 asr #30										
cmppl	r5	 #380	"; 0x17c"											
submi	r5	 r9	 #324	"; 0x144"										
svcpl	0x005f5449													
svcpl	0x00003020													
subpl	r5	 pc	 #2080374785	"; 0x7c000001"										
ldmdavc	r0!	 {r2	 r6	 sp}										
eorscc	r3	 r0	 r2	 lsr r0										
ldrbmi	r5	 [pc	 -r0	 lsl #30]										
ldmdami	pc	 {r0	 r1	 r6	 r8	 r9	 lr}^	"; <UNPREDICTABLE>"						
svcpl	0x00455641													
movtmi	r5	 #59731	"; 0xe953"											
stclmi	3	 cr4	 [pc	 #-380]	"; 1a90 <CRValMmuCac+0xa8b>"									
ldrbmi	r4	 [r2	 #-336]	"; 0xfffffeb0"										
strbmi	r4	 [lr]	 #-351	"; 0xfffffea1"										
cmpmi	r7	 pc	 asr r3											
eorscs	r5	 r4	 r0	 asr pc										
		"; <UNDEFINED> instruction: 0x565f0031"												
strbpl	r4	 [r1]	 #-3151	"; 0xfffff3b1"										
subcs	r4	 r5	 r9	 asr #24										
smcvs	50934	"; 0xc6f6"												
strbvs	r6	 [ip	 #-2420]!	"; 0xfffff68c"										
ldrbpl	r5	 [pc	 #-3840]	"; d34 <_SUPERVISOR_STACK_SIZE+0x534>"										
strbpl	r4	 [r3	 #-833]	"; 0xfffffcbf"										
submi	r5	 r9	 #308	"; 0x134"										
svcpl	0x005f5449													
eorseq	r3	 r6	 r0	 lsr #2										
strbmi	r5	 [r4	 #-3935]	"; 0xfffff0a1"										
strbpl	r5	 [r5]	 -r3	 asr #30										
ldclmi	12	 cr4	 [pc	 #-260]	"; 1b4c <CRValMmuCac+0xb47>"									
svcmi	0x00485445													
subscs	r5	 pc	 r4	 asr #30										
svcpl	0x005f0032													
strbtvs	r6	 [r5]	 #-1390	"; 0xfffffa92"										
strbtvc	r6	 [lr]	 #-2399	"; 0xfffff6a1"										
ldrbvs	r7	 [r0	 #-2420]!	"; 0xfffff68c"										
svcpl	0x005f0073													
svcpl	0x004c4244													
svcpl	0x004e494d													
ldrbmi	r3	 [pc	 #-49]	"; 1c47 <CRValMmuCac+0xc42>"										
svcpl	0x005f5058													
teqcc	sp	 #32	16	"; 0x200000"										
eoreq	r3	 r9	 r0	 lsr r7										
cmppl	r5	 #380	"; 0x17c"											
strbpl	r4	 [r3	 #-833]	"; 0xfffffcbf"										
submi	r5	 r9	 #308	"; 0x134"										
svcpl	0x005f5449													
svcpl	0x00003820													
mcrmi	5,00E+00	2	 r5	 cr9	 cr15	 {2}								
svcpl	0x00323354													
svcpl	0x0058414d													
eorscc	r2	 r4	 #95	"; 0x5f"										
		"; <UNDEFINED> instruction: 0x36393439"												
ldrcc	r3	 [r9	 #-567]!	"; 0xfffffdc9"										
svcpl	0x00004c55													
strbpl	r5	 [r8	 #-1119]	"; 0xfffffba1"										
ldmdbmi	pc	 {r0	 r2	 r3	 r6	 r9	 lr}^	"; <UNPREDICTABLE>"						
subpl	r5	 r5	 #1308622848	"; 0x4e000000"										
blmi	1495a20 <__undef_stack+0x1383a60>													
teqcc	r0	 pc	 asr pc											
ldrbmi	r5	 [pc]	 -r0	 lsl #30										
strbpl	r4	 [r3]	 #-338	"; 0xfffffeae"										
stmdbmi	r2	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 sl	 lr}^				
subscs	r5	 pc	 r4	 asr pc	"; <UNPREDICTABLE>"									
svcpl	0x00003531													
cfldr64mi	mvdx4	 [r7]	 {78}	"; 0x4e"										
cmppl	pc	 #-1879048188	"; 0x90000004"											
svcmi	0x00494454													
eoreq	r4	 r0	 pc	 asr r8										
cmppl	r4	 pc	 asr pc											
stmdbmi	r2	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 fp	 lr}^				
subscs	r5	 pc	 r4	 asr pc	"; <UNPREDICTABLE>"									
ldrbpl	r0	 [pc]	 #-48	"; 1cfc <CRValMmuCac+0xcf7>"										
bpl	1256a7c <__undef_stack+0x1144abc>													
eoreq	r5	 r0	 r5	 asr #30										
mcrrmi	15	5	 r5	 r6	 cr15									
		"; <UNDEFINED> instruction: 0x56455f54"												
ldclmi	12	 cr4	 [pc	 #-260]	"; 1c0c <CRValMmuCac+0xc07>"									
svcmi	0x00485445													
subscs	r5	 pc	 r4	 asr #30										
subspl	r0	 pc	 #48	"; 0x30"										
strbpl	r4	 [lr]	 #-1349	"; 0xfffffabb"										
strbmi	r4	 [r8	 #-863]	"; 0xfffffca1"										
ldrbpl	r4	 [pc]	 #-2883	"; 1d28 <CRValMmuCac+0xd23>"										
ldrbtvc	r2	 [r0]	 #-2125	"; 0xfffff7b3"										
eoreq	r2	 r0	 r2	 ror r9										
strbmi	r5	 [r5	 #-607]	"; 0xfffffda1"										
cmpmi	pc	 lr	 asr #8											
ldmdbmi	r4	 {r0	 r1	 r4	 r6	 r8	 r9	 lr}^						
subsmi	r4	 pc	 #322961408	"; 0x13400000"										
eorvc	r4	 r8	 r5	 asr r6										
eorcs	r7	 r9	 r4	 ror r2										
ldrbtvc	r2	 [r0]	 #-2088	"; 0xfffff7d8"										
mcrcc	9	1	 r2	 cr13	 cr2	 {3}								
		"; <UNDEFINED> instruction: 0x77656e5f"												
ldrbvs	r5	 [r2	 #-3886]!	"; 0xfffff0d2"										
cdpcs	14	7	 cr6	 cr4	 cr5	 {3}								
cmnvs	r3	 #-1073741801	"; 0xc0000017"											
strbvs	r6	 [sp	 #-2420]!	"; 0xfffff68c"										
		"; <UNDEFINED> instruction: 0x6675625f"												
mrrcmi	0	2	 r0	 pc	 cr9	"; <UNPREDICTABLE>"								
svcpl	0x004c4244													
ldrbmi	r5	 [pc]	 #-325	"; 1d74 <CRValMmuCac+0xd6f>"										
teqcc	r0	 r2	 asr #24											
ldrbpl	r5	 [pc	 #-3840]	"; e7c <_SUPERVISOR_STACK_SIZE+0x67c>"										
svcpl	0x00544e49													
ldrbpl	r4	 [r3]	 #-326	"; 0xfffffeba"										
ldmdbpl	r4	 {r3	 r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^				
svcpl	0x005f4550													
cmnvc	lr	 #32	10	"; 0x8000000"										
strbvs	r6	 [lr	 #-1897]!	"; 0xfffff897"										
cdpvs	0	6	 cr2	 cr9	 cr4	 {3}								
cmpmi	pc	 r4	 ror r0	"; <UNPREDICTABLE>"										
ldmdbmi	r8	 {r2	 r4	 r6	 r8	 sl	 lr}^							
stmdbpl	r4	 {r2	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
stmdbmi	sp	 {r1	 r2	 r3	 r6	 r8	 lr}^							
mcrrmi	15	4	 r5	 r1	 cr3									
subcs	r4	 r3	 ip	 asr #30										
svcpl	0x005f0031													
strbpl	r4	 [r3	 #-833]	"; 0xfffffcbf"										
submi	r5	 r6	 #308	"; 0x134"										
svcpl	0x005f5449													
eorseq	r3	 r5	 r0	 lsr #2										
movtmi	r5	 #32607	"; 0x7f5f"											
strbpl	r5	 [r1]	 #-3907	"; 0xfffff0bd"										
movtmi	r4	 #40271	"; 0x9d4f"											
stmdami	r3	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 ip	 lr}^		
ldrbpl	r5	 [pc]	 #-577	"; 1dd8 <CRValMmuCac+0xdd3>"										
movtmi	r4	 #64607	"; 0xfc5f"											
subpl	r5	 r6	 #300	"; 0x12c"										
eorcc	r4	 r0	 #289406976	"; 0x11400000"										
ldrbpl	r5	 [pc	 #-3840]	"; ee8 <_SUPERVISOR_STACK_SIZE+0x6e8>"										
movtmi	r4	 #12620	"; 0x314c"											
ldmdbmi	pc	 {r0	 r2	 r4	 r6	 r8	 sl	 fp	 lr}^	"; <UNPREDICTABLE>"				
svcpl	0x00544942													
eorscc	r2	 r3	 #95	"; 0x5f"										
ldrbtvs	r7	 [r4]	 #-768	"; 0xfffffd00"										
rsbscs	r7	 r4	 pc	 ror #10										
ldrbmi	r5	 [r2	 #-3880]	"; 0xfffff0d8"										
ldclcs	14	 cr4	 [r4	 #-276]	"; 0xfffffeec"									
ldrbtvc	r5	 [r3]	 #-3902	"; 0xfffff0c2"										
ldrbtvc	r6	 [r5]	 #-3940	"; 0xfffff09c"										
svcpl	0x005f0029													
subpl	r4	 r6	 #76	24	"; 0x4c00"									
svcpl	0x00544341													
strbpl	r4	 [r9]	 #-582	"; 0xfffffdba"										
qsaxcc	r5	 r0	 pc	"; <UNPREDICTABLE>"										
svcpl	0x005f0033													
svcpl	0x00415355													
strbpl	r4	 [r9]	 #-582	"; 0xfffffdba"										
teqcc	r0	 pc	 asr pc											
subspl	r0	 pc	 #54	"; 0x36"										
strbpl	r4	 [lr]	 #-1349	"; 0xfffffabb"										
stmdbmi	lr	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 fp	 lr}^				
ldrbpl	r5	 [r0]	 #-3924	"; 0xfffff0ac"										
cmnvs	r6	 r2	 asr r8											
blvc	80c414 <__undef_stack+0x6fa454>													
stclvs	13	 cr6	 [r5	 #-128]!	"; 0xffffff80"									
ldmdacs	r4!	 {r0	 r1	 r4	 r5	 r6	 r8	 sl	 sp	 lr}^				
rsbvc	r7	 r1	 #40	12	"; 0x2800000"									
eorcc	r2	 r0	 r9	 lsr #24										
ldmdbvs	r3!	 {r2	 r3	 r5	 sp}^									
		"; <UNDEFINED> instruction: 0x666f657a"												
strtvc	r2	 [r8]	 -r8	 lsr #20										
stmdbcs	r9!	 {r0	 r5	 r6	 r9	 ip	 sp	 lr}						
stmdacs	r0!	 {r0	 r3	 r5	 r8	 r9	 fp	 ip	 sp}					
ldmdbcs	r2!	 {r1	 r2	 r4	 r5	 r6	 r8	 sp	 lr}^					
cmpvc	pc	 #720	"; 0x2d0"											
mcrvs	4	3	 r6	 cr9	 cr4	 {3}								
strtcs	r3	 [r0]	 -r0	 lsr #26										
rsbvc	r7	 r1	 #40	12	"; 0x2800000"									
svcpl	0x003e2d29													
blpl	199ec08 <__undef_stack+0x188cc48>													
eorscs	r5	 fp	 r0	 lsr sp										
rsbvc	r7	 r1	 #40	12	"; 0x2800000"									
svcpl	0x003e2d29													
svcvs	0x00647473													
cfstrscc	mvf7	 [r0	 #-468]!	"; 0xfffffe2c"										
strtvc	r2	 [r8]	 -r0	 lsr #12										
sfmcs	f7	4	 [r9	 #-388]!	"; 0xfffffe7c"									
cmpvc	pc	 #62	30	"; 0xf8"										
vldmdbpl	r1!	 {d5-<overflow reg d55>}												
		"; <UNDEFINED> instruction: 0x7628203b"												
sfmcs	f7	4	 [r9	 #-388]!	"; 0xfffffe7c"									
ldrbtvc	r5	 [r3]	 #-3902	"; 0xfffff0c2"										
rsbsvc	r6	 r2	 #100	10	"; 0x19000000"									
strtcs	r3	 [r0]	 -r0	 lsr #26										
rsbvc	r7	 r1	 #40	12	"; 0x2800000"									
svcpl	0x003e2d29													
blpl	199ec4c <__undef_stack+0x188cc8c>													
eorscs	r5	 fp	 r2	 lsr sp										
rsbvc	r7	 r1	 #40	12	"; 0x2800000"									
svcpl	0x003e2d29													
rsbsvc	r7	 r2	 #415236096	"; 0x18c00000"										
svcpl	0x00746e65													
cmnvs	r3	 ip	 ror #30											
cfstr32cc	mvfx6	 [r0	 #-432]!	"; 0xfffffe50"										
subcs	r2	 r3	 #32	4										
		"; <UNDEFINED> instruction: 0x7628203b"												
sfmcs	f7	4	 [r9	 #-388]!	"; 0xfffffe7c"									
strbvs	r5	 [lr	 #-3902]!	"; 0xfffff0c2"										
subsvc	r2	 pc	 #1904	"; 0x770"										
strbtvc	r6	 [lr]	 #-1381	"; 0xfffffa9b"										
cmnvs	r2	 lr	 lsr #30											
cdpvs	4	5	 cr6	 cr15	 cr14	 {3}								
rsbscs	r7	 r4	 r5	 ror #16										
blcc	c4a008 <__undef_stack+0xb38048>													
cmnvs	r6	 r0	 lsr #16											
mcrcc	9	1	 r2	 cr13	 cr2	 {3}								
		"; <UNDEFINED> instruction: 0x77656e5f"												
ldrbvs	r5	 [r2	 #-3886]!	"; 0xfffff0d2"										
cdpcs	14	7	 cr6	 cr4	 cr5	 {3}								
ldmdacc	r4!	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 ip	 sp	 lr}			
ldrbvs	r5	 [r3	 #-3886]!	"; 0xfffff0d2"										
subscc	r6	 fp	 r5	 ror #8										
eorscs	r2	 sp	 sp	 asr r0										
mcrmi	2	2	 r5	 cr1	 cr15	 {2}								
svcpl	0x00383444													
strbmi	r4	 [r5]	 #-1363	"; 0xfffffaad"										
eorscs	r3	 fp	 pc	 asr r0										
rsbvc	r7	 r1	 #40	12	"; 0x2800000"									
svcpl	0x003e2d29													
cdpcs	5	7	 cr6	 cr7	 cr14	 {3}								
strbvs	r7	 [r5	 #-607]!	"; 0xfffffda1"										
svcpl	0x002e746e													
mrccs	4,00E+00	1	 r3	 cr8	 cr2	 {3}								
strbvs	r7	 [r5	 #-863]!	"; 0xfffffca1"										
vldmdbpl	r1!	 {d5-<overflow reg d54>}												
svcpl	0x00203d20													
strbmi	r4	 [lr]	 #-338	"; 0xfffffeae"										
cmppl	pc	 #52	16	"; 0x340000"										
svcpl	0x00444545													
stmdacs	r0!	 {r0	 r4	 r5	 r8	 r9	 fp	 ip	 sp}					
ldmdbcs	r2!	 {r1	 r2	 r4	 r5	 r6	 r8	 sp	 lr}^					
cdpvs	14	5	 cr3	 cr15	 cr13	 {1}								
svcpl	0x002e7765													
mcrvs	5	3	 r6	 cr5	 cr2	 {3}								
subsvc	r2	 pc	 #116	28	"; 0x740"									
svcpl	0x002e3834													
strbtvs	r6	 [r5]	 #-1395	"; 0xfffffa8d"										
subscs	r3	 sp	 fp	 asr r2										
subspl	r2	 pc	 #61	"; 0x3d"										
strbcc	r4	 [r4]	 #-3649	"; 0xfffff1bf"										
ldrbmi	r5	 [r3	 #-3896]	"; 0xfffff0c8"										
subscc	r4	 pc	 #1157627904	"; 0x45000000"										
		"; <UNDEFINED> instruction: 0x7628203b"												
sfmcs	f7	4	 [r9	 #-388]!	"; 0xfffffe7c"									
strbvs	r5	 [lr	 #-3902]!	"; 0xfffff0c2"										
subsvc	r2	 pc	 #1904	"; 0x770"										
strbtvc	r6	 [lr]	 #-1381	"; 0xfffffa9b"										
ldrbtcc	r5	 [r2]	 #-3886	"; 0xfffff0d2"										
ldclvs	14	 cr2	 [pc	 #-224]	"; 1ee8 <CRValMmuCac+0xee3>"									
blpl	1d1d1a0 <__undef_stack+0x1c0b1e0>													
stccc	13	 cr5	 [r0	 #-192]!	"; 0xffffff40"									
cmpmi	r2	 r0	 lsr #30											
ldmdacc	r4!	 {r1	 r2	 r3	 r6	 sl	 lr}							
mrrcmi	13	5	 r4	 r5	 cr15									
blcc	c19d30 <__undef_stack+0xb07d70>													
cmnvs	r6	 r0	 lsr #16											
mcrcc	9	1	 r2	 cr13	 cr2	 {3}								
		"; <UNDEFINED> instruction: 0x77656e5f"												
ldrbvs	r5	 [r2	 #-3886]!	"; 0xfffff0d2"										
cdpcs	14	7	 cr6	 cr4	 cr5	 {3}								
ldmdacc	r4!	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 ip	 sp	 lr}			
strbvc	r5	 [sp	 #-3886]!	"; 0xfffff0d2"										
cmpcc	fp	 ip	 ror #8											
eorscs	r2	 sp	 sp	 asr r0										
mcrmi	2	2	 r5	 cr1	 cr15	 {2}								
svcpl	0x00383444													
strbpl	r5	 [ip]	 #-1357	"; 0xfffffab3"										
eorscs	r3	 fp	 pc	 asr r1										
rsbvc	r7	 r1	 #40	12	"; 0x2800000"									
svcpl	0x003e2d29													
cdpcs	5	7	 cr6	 cr7	 cr14	 {3}								
strbvs	r7	 [r5	 #-607]!	"; 0xfffffda1"										
svcpl	0x002e746e													
mrccs	4	1	 r3	 cr8	 cr2	 {3}								
ldclvs	13	 cr6	 [r5]	 #-380	"; 0xfffffe84"									
vldmdbpl	r2!	 {d5-<overflow reg d62>}												
svcpl	0x00203d20													
strbmi	r4	 [lr]	 #-338	"; 0xfffffeae"										
ldclmi	8	 cr3	 [pc	 #-208]	"; 1f70 <CRValMmuCac+0xf6b>"									
svcpl	0x00544c55													
stmdacs	r0!	 {r1	 r4	 r5	 r8	 r9	 fp	 ip	 sp}					
ldmdbcs	r2!	 {r1	 r2	 r4	 r5	 r6	 r8	 sp	 lr}^					
cdpvs	14	5	 cr3	 cr15	 cr13	 {1}								
svcpl	0x002e7765													
mcrvs	5	3	 r6	 cr5	 cr2	 {3}								
subsvc	r2	 pc	 #116	28	"; 0x740"									
svcpl	0x002e3834													
rsbcs	r6	 r4	 r1	 ror #8										
subspl	r2	 pc	 #61	"; 0x3d"										
strbcc	r4	 [r4]	 #-3649	"; 0xfffff1bf"										
strbmi	r5	 [r1]	 #-3896	"; 0xfffff0c8"										
vstmdbvc	r0!	 {d3-<overflow reg d36>}												
svcmi	0x004c5f00													
ldrbmi	r4	 [pc]	 #-1870	"; 207c <_HEAP_SIZE+0x7c>"										
cfstr64mi	mvdx5	 [r2]	 {79}	"; 0x4f"										
svcvs	0x006c2045													
strtvs	r6	 [r0]	 #-1902	"; 0xfffff892"										
cfstr64vs	mvdx7	 [r2]	 #-444	"; 0xfffffe44"										
cmppl	pc	 #101	"; 0x65"											
strbpl	r5	 [r5]	 #-2633	"; 0xfffff5b7"										
svcpl	0x0000205f													
subcs	r4	 r4	 r1	 asr #28										
ldmdami	pc	 {r2	 r3	 r5}^	"; <UNPREDICTABLE>"									
svcpl	0x00455641													
strbmi	r4	 [lr	 -ip	 asr #30]										
strbpl	r4	 [pc	 #-1119]	"; 1c4d <CRValMmuCac+0xc48>"										
subcs	r4	 r5	 r2	 asr #24										
svcpl	0x005f0031													
strbtvc	r6	 [lr]	 #-2399	"; 0xfffff6a1"										
cmnvs	r5	 pc	 asr ip											
		"; <UNDEFINED> instruction: 0x36317473"												
ldrbvs	r7	 [pc]	 #-1119	"; 20c4 <_HEAP_SIZE+0xc4>"										
cdpvs	6	6	 cr6	 cr9	 cr5	 {3}								
teqcc	r0	 r5	 ror #8											
ldmdbmi	pc	 {r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"						
cfldrdmi	mvd5	 [pc]	 {78}	"; 0x4e"										
ldrbpl	r4	 [r3]	 #-325	"; 0xfffffebb"										
lfmmi	f3	2	 [pc	 #-204]	"; 2010 <_HEAP_SIZE+0x10>"									
svcpl	0x005f5841													
ldrtcc	r3	 [r1]	 #-544	"; 0xfffffde0"										
teqcc	r8	 #922746880	"; 0x37000000"											
cfldrsmi	mvf3	 [r7]	 #-216	"; 0xffffff28"										
cmpmi	pc	 r0	 lsl #30											
		"; <UNDEFINED> instruction: 0x465f4d52"												
ldrbpl	r4	 [r4	 #-325]	"; 0xfffffebb"										
cfldr64mi	mvdx4	 [pc]	 {82}	"; 0x52"										
stmdapl	r5	 {r2	 r6	 r9	 ip	 lr}^								
eorseq	r3	 r5	 r0	 lsr #2										
strbmi	r5	 [r4	 #-3935]	"; 0xfffff0a1"										
svcpl	0x00323343													
svcpl	0x0058414d													
mrccs	0	1	 r2	 cr9	 cr15	 {2}								
ldmdbcc	r9!	 {r0	 r3	 r4	 r5	 r8	 fp	 ip	 sp}					
stmdbcc	r5	 {r0	 r3	 r4	 r5	 r8	 fp	 ip	 sp}^					
subeq	r4	 r6	 r6	 lsr r4										
		"; <UNDEFINED> instruction: 0x464c5f5f"												
strbpl	r4	 [r3]	 #-338	"; 0xfffffeae"										
stmdbmi	r2	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 sl	 lr}^				
subscs	r5	 pc	 r4	 asr pc	"; <UNPREDICTABLE>"									
svcpl	0x00003133													
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
cmpmi	r5	 pc	 asr ip											
		"; <UNDEFINED> instruction: 0x36315453"												
subspl	r5	 r9	 pc	 asr r4										
subscs	r5	 pc	 r5	 asr #30										
rsbvc	r6	 pc	 #7536640	"; 0x730000"										
mcrvs	0	3	 r2	 cr9	 cr4	 {3}								
svcpl	0x005f0074													
strbpl	r4	 [lr]	 #-2389	"; 0xfffff6ab"										
cmpmi	r5	 pc	 asr ip											
ldrtcc	r5	 [r6]	 #-1107	"; 0xfffffbad"										
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
teqcc	r0	 pc	 asr pc											
		"; <UNDEFINED> instruction: 0x36343438"												
eorscc	r3	 r4	 r7	 lsr r4										
eorscc	r3	 r7	 r7	 lsr r3										
teqcc	r5	 r9	 lsr r5											
ldrpl	r3	 [r5	 #-310]!	"; 0xfffffeca"										
svcpl	0x00004c4c													
svcpl	0x00434347													
ldrbmi	r5	 [r2]	 #-1104	"; 0xfffffbb0"										
svcpl	0x00464649													
svcpl	0x00002054													
strbvs	r6	 [r5	 #-3679]!	"; 0xfffff1a1"										
cmnvs	r7	 #100	30	"; 0x190"										
svcpl	0x00726168													
ldclmi	0	 cr0	 [pc	 #-464]	"; 1fd0 <CRValMmuCac+0xfcb>"									
strbmi	r5	 [ip	 #-3906]	"; 0xfffff0be"										
cmpmi	sp	 lr	 asr #30											
eorseq	r2	 r1	 r8	 asr r0										
submi	r5	 r4	 #380	"; 0x17c"										
stmdbmi	r4	 {r2	 r3	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
subscs	r5	 pc	 r7	 asr #30										
svcpl	0x00003531													
movtmi	r4	 #14175	"; 0x375f"											
svcmi	0x0054415f													
svcpl	0x0043494d													
subpl	r4	 r1	 #4390912	"; 0x430000"										
ldrbpl	r3	 [pc]	 #-1585	"; 21d0 <_HEAP_SIZE+0x1d0>"										
movtmi	r4	 #64607	"; 0xfc5f"											
subpl	r5	 r6	 #300	"; 0x12c"										
eorcc	r4	 r0	 #289406976	"; 0x11400000"										
ldrbtvs	r7	 [r4]	 #-768	"; 0xfffffd00"										
stmdacs	r0!	 {r0	 r3	 r5	 r6	 r9	 sl	 fp	 sp	 lr}				
strbmi	r5	 [r5	 #-607]	"; 0xfffffda1"										
cdpcc	4	2	 cr5	 cr13	 cr14	 {2}								
ldrbtvs	r7	 [r4]	 #-863	"; 0xfffffca1"										
eoreq	r6	 r9	 r9	 ror #28										
cmpmi	ip	 pc	 asr pc											
ldclmi	3	 cr4	 [r5	 #-268]	"; 0xfffffef4"									
stmdbmi	r2	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 sl	 lr}^				
subscs	r5	 pc	 r4	 asr pc	"; <UNPREDICTABLE>"									
svcpl	0x00003133													
subpl	r5	 r6	 #398458880	"; 0x17c00000"										
svcpl	0x00544341													
ldmdbmi	r3	 {r0	 r2	 r6	 ip	 lr}^								
svcpl	0x004e4f4c													
ldmdavc	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 sp}						
teqcc	sp	 r1	 lsr r0											
subseq	r5	 r2	 r6	 lsr r5										
mcrrmi	15	5	 r5	 r6	 cr15									
stmdbmi	sp	 {r2	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
subscs	r5	 pc	 lr	 asr #30										
		"; <UNDEFINED> instruction: 0x37312e31"												
ldrtcc	r3	 [r9]	 #-1077	"; 0xfffffbcb"										
ldmdacc	r0!	 {r0	 r1	 r4	 r5	 r8	 sl	 ip	 sp}					
ldmdacc	r2!	 {r1	 r4	 r5	 r9	 ip	 sp}							
cfstr64cs	mvdx3	 [r5	 #-220]!	"; 0xffffff24"										
subeq	r3	 r6	 r3	 lsr r8										
movtmi	r5	 #32607	"; 0x7f5f"											
strbpl	r5	 [r1]	 #-3907	"; 0xfffff0bd"										
movtmi	r4	 #40271	"; 0x9d4f"											
mcrmi	12	2	 r4	 cr15	 cr15	 {2}								
svcmi	0x004c5f47													
ldrbmi	r4	 [pc]	 -r3	 asr #22										
subcs	r4	 r5	 r2	 asr r5										
svcpl	0x005f0032													
strbpl	r4	 [lr]	 #-2389	"; 0xfffff6ab"										
cmpmi	r5	 pc	 asr ip											
		"; <UNDEFINED> instruction: 0x36315453"												
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
qsaxcc	r5	 r0	 pc	"; <UNPREDICTABLE>"										
ldrcc	r3	 [r3	 #-1333]!	"; 0xfffffacb"										
svcpl	0x00444600													
ldmdacs	r2	 {r0	 r1	 r6	 sl	 fp	 lr}^							
ldmdbcs	r0!	 {r1	 r2	 r3	 r5	 r6	 sl	 fp	 sp}^					
eorvc	r2	 r8	 r0	 lsr #16										
ldrtvs	r2	 [lr]	 -r9	 lsr #26										
subsvs	r7	 pc	 #100	6	"; 0x90000001"									
blpl	1cdf440 <__undef_stack+0x1bcd480>													
svccs	0x00296e28													
submi	r4	 r4	 #81788928	"; 0x4e00000"										
cfldrdpl	mvd5	 [r3	 #-292]	"; 0xfffffedc"										
eorscs	r2	 sp	 r0	 lsr #12										
ldcmi	8	 cr2	 [r1]	 #-504	"; 0xfffffe08"									
eorscs	r3	 ip	 r0	 lsr #24										
stmdbcs	lr!	 {r3	 r5	 fp	 sp}^									
cfsh64mi	mvdx2	 mvdx0	 #16											
stmdbmi	r2	 {r1	 r2	 r6	 sl	 lr}^								
stmdbcs	r9!	 {r2	 r4	 r6	 r8	 r9	 ip	 lr}						
svcpl	0x005f0029													
blvs	18de07c <__undef_stack+0x17cc0bc>													
ldmdbvc	r2!	 {r0	 r1	 r2	 r3	 r4	 r6	 sl	 ip	 sp	 lr}^			
cmnvc	r3	 pc	 asr r1											
ldrbvs	r6	 [r2	 #-2421]!	"; 0xfffff68b"										
cmnvs	r5	 #-268435451	"; 0xf0000005"											
ldmdbvs	r3!	 {r0	 r2	 r4	 r5	 r6	 r9	 ip	 sp	 lr}^				
cfstr32vs	mvfx6	 [r8]	 #-472	"; 0xfffffe28"										
stmdbcs	fp!	 {r0	 r1	 r2	 r3	 r5	 r6	 r8	 r9	 sp	 lr}^			
cmpmi	pc	 #32	16	"; 0x200000"										
svcpl	0x00545341													
strbmi	r4	 [r9]	 #-3926	"; 0xfffff0aa"										
eoreq	r3	 r9	 r0	 lsr #32										
movtmi	r4	 #7519	"; 0x1d5f"											
strbmi	r4	 [lr	 #-2376]	"; 0xfffff6b8"										
strbmi	r5	 [r4	 #-3935]	"; 0xfffff0a1"										
ldfmie	f4	 [r5]	 {70}	"; 0x46"										
ldmdbpl	r4	 {r2	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
svcpl	0x00534550													
svcpl	0x00002048													
strbmi	r4	 [r5	 #-2399]	"; 0xfffff6a1"										
stmdbmi	ip	 {r0	 r2	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
strbmi	r5	 [ip	 #-1108]	"; 0xfffffbac"										
strbmi	r4	 [lr]	 #-1375	"; 0xfffffaa1"										
subcs	r4	 lr	 r9	 asr #2										
cmpmi	pc	 r0	 lsl #30											
cmpmi	pc	 r2	 asr sp	"; <UNPREDICTABLE>"										
svcpl	0x00484352													
svcpl	0x00415349													
ldclmi	8	 cr4	 [r5	 #-336]	"; 0xfffffeb0"									
eorseq	r2	 r2	 r2	 asr #32										
stmdbmi	ip	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 lr}^				
stfmie	f4	 [r2]	 {68}	"; 0x44"										
cdpmi	15	4	 cr5	 cr9	 cr5	 {2}								
strbmi	r4	 [lr	 #-2380]	"; 0xfffff6b4"										
ldrbtvc	r6	 [r8]	 #-1312	"; 0xfffffae0"										
rsbcs	r7	 lr	 r5	 ror #4										
mcrvs	15	3	 r5	 cr9	 cr15	 {2}								
strbvs	r6	 [lr	 #-2412]!	"; 0xfffff694"										
svcpl	0x00205f5f													
subspl	r5	 r4	 #1090519040	"; 0x41000000"										
ldrbpl	r4	 [r5]	 #-585	"; 0xfffffdb7"										
stmdacs	r8!	 {r0	 r2	 r6	 sp}									
stclvs	15	 cr5	 [r1]	 #-380	"; 0xfffffe84"									
cmnvc	r9	 #-1073741795	"; 0xc000001d"											
stclvs	9	 cr6	 [lr]	 #-380	"; 0xfffffe84"									
svcpl	0x00656e69													
eoreq	r2	 r9	 pc	 asr r9										
ldrbpl	r5	 [r5]	 #-3935	"; 0xfffff0a1"										
submi	r5	 r6	 #324	"; 0x144"										
svcpl	0x005f5449													
ldmdacc	r2!	 {r5	 r8	 ip	 sp}									
ldmdbmi	pc	 {r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"						
ldrtcc	r5	 [r1]	 -lr	 asr #8										
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
teqcc	r0	 #380	"; 0x17c"											
		"; <UNDEFINED> instruction: 0x37363732"												
ldrbmi	r5	 [pc]	 #-3840	"; 23ac <_HEAP_SIZE+0x3ac>"										
eorscc	r4	 r1	 #335544321	"; 0x14000001"										
stmdbmi	sp	 {r3	 r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^				
subscs	r5	 pc	 lr	 asr #30										
		"; <UNDEFINED> instruction: 0x362d4531"												
ldrtmi	r3	 [r3]	 #-1073	"; 0xfffffbcf"										
subspl	r0	 pc	 #76	"; 0x4c"										
strbpl	r4	 [lr]	 #-1349	"; 0xfffffabb"										
strbmi	r4	 [r8	 #-863]	"; 0xfffffca1"										
subspl	r4	 pc	 #68608	"; 0x10c00"										
strbcc	r4	 [r4]	 #-3649	"; 0xfffff1bf"										
ldrbtvc	r2	 [r0]	 #-2104	"; 0xfffff7c8"										
eoreq	r2	 r0	 r2	 ror r9										
subpl	r5	 r1	 #380	"; 0x17c"										
subpl	r5	 r6	 sp	 asr #30										
eorseq	r3	 r4	 r0	 lsr #2										
movtmi	r5	 #32607	"; 0x7f5f"											
strbpl	r5	 [r1]	 #-3907	"; 0xfffff0bd"										
movtmi	r4	 #40271	"; 0x9d4f"											
svcmi	0x004f425f													
svcmi	0x004c5f4c													
ldrbmi	r4	 [pc]	 -r3	 asr #22										
subcs	r4	 r5	 r2	 asr r5										
svcpl	0x005f0032													
cfstrdmi	mvd4	 [r2]	 {76}	"; 0x4c"										
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
teqcc	r0	 pc	 asr pc											
ldrcc	r3	 [r9	 -lr	 lsr #14]!										
teqcc	r3	 r6	 lsr r9											
		"; <UNDEFINED> instruction: 0x36383433"												
ldrcc	r3	 [r1	 #-818]!	"; 0xfffffcce"										
teqcc	fp	 #230686720	"; 0xdc00000"											
subeq	r3	 ip	 r0	 lsr r8										
movtpl	r5	 #16223	"; 0x3f5f"											
strbpl	r5	 [pc	 #-863]	"; 20d5 <_HEAP_SIZE+0xd5>"										
subpl	r4	 r5	 #1207959553	"; 0x48000001"										
ldmdapl	r8	 {r0	 r3	 r4	 r6	 r8	 r9	 sl	 lr}^					
		"; <UNDEFINED> instruction: 0x5645525f"												
eorcc	r5	 r0	 #380	"; 0x17c"										
svcpl	0x005f0032													
movtmi	r4	 #12627	"; 0x3153"											
ldclmi	1,30E+01	 cr4	 [pc	 #-340]	"; 22fc <_HEAP_SIZE+0x2fc>"									
svcpl	0x005f5841													
ldrbcc	r3	 [r8	 -r0	 lsr #32]										
subpl	r4	 r6	 r6	 asr #12										
blmi	1210114 <__undef_stack+0x10fe154>													
cmpvs	pc	 r0	 lsl #30											
svcpl	0x005f6d72													
svcpl	0x00003120													
submi	r4	 r4	 #24320	"; 0x5f00"										
cmpmi	sp	 ip	 asr #30											
ldrbmi	r5	 [pc]	 #-1102	"; 2478 <_HEAP_SIZE+0x478>"										
svcpl	0x005f4749													
eorseq	r3	 r3	 r0	 lsr #10										
movtpl	r4	 #4959	"; 0x135f"											
svcmi	0x00565f54													
stmdacs	r0!	 {r0	 r3	 r6	 sl	 lr}								
strbtvs	r6	 [r9]	 #-3958	"; 0xfffff08a"										
svcpl	0x005f0029													
ldmdbmi	pc	 {r2	 r4	 r6	 r8	 ip	 lr}^	"; <UNPREDICTABLE>"						
svcpl	0x00544942													
eorseq	r2	 r0	 pc	 asr r0										
ldmdami	r5	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
submi	r5	 r6	 #260	"; 0x104"										
svcpl	0x005f5449													
svcpl	0x00003820													
subpl	r5	 r8	 #2080374785	"; 0x7c000001"										
cmpmi	sp	 r4	 asr pc											
subscs	r5	 pc	 r8	 asr pc	"; <UNPREDICTABLE>"									
		"; <UNDEFINED> instruction: 0x36373233"												
svcpl	0x00500037													
ldrbtvs	r6	 [r0]	 #-3444	"; 0xfffff28c"										
eorcs	r7	 r0	 #-1879048186	"; 0x90000006"										
rsbvc	r7	 sp	 pc	 lsr #8										
svcpl	0x005f0022													
strbpl	r4	 [lr]	 #-2389	"; 0xfffff6ab"										
cmpmi	r5	 pc	 asr ip											
eorscc	r5	 r3	 #1392508928	"; 0x53000000"										
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
strtcc	r5	 [r0]	 #-3935	"; 0xfffff0a1"										
ldmdbcc	r4!	 {r1	 r4	 r5	 r8	 fp	 ip	 sp}						
ldmdbcc	r2!	 {r1	 r2	 r4	 r5	 r8	 r9	 sl	 ip	 sp}				
subeq	r5	 ip	 r5	 lsr r5										
strbmi	r5	 [r5	 #-607]	"; 0xfffffda1"										
cmppl	pc	 #1308622848	"; 0x4e000000"											
strbmi	r4	 [lr	 -r9	 asr #14]										
eorvc	r4	 r8	 r1	 asr #26										
eorcs	r7	 r9	 r4	 ror r2										
ldrbtvc	r2	 [r0]	 #-2088	"; 0xfffff7d8"										
mcrcc	9	1	 r2	 cr13	 cr2	 {3}								
		"; <UNDEFINED> instruction: 0x77656e5f"												
ldrbvs	r5	 [r2	 #-3886]!	"; 0xfffff0d2"										
cdpcs	14	7	 cr6	 cr4	 cr5	 {3}								
stclvs	7	 cr6	 [r1	 #-380]!	"; 0xfffffe84"									
cmpvc	pc	 #1073741851	"; 0x4000001b"											
strbvs	r6	 [lr	 -r9	 ror #14]!										
eoreq	r6	 r9	 r1	 ror #26										
mcrrmi	15	5	 r5	 r5	 cr15									
subscs	r5	 pc	 r6	 asr #30										
subspl	r0	 pc	 #49	"; 0x31"										
strbpl	r4	 [lr]	 #-1349	"; 0xfffffabb"										
subpl	r5	 r3	 #24903680	"; 0x17c0000"										
submi	r4	 sp	 #84	30	"; 0x150"									
cmpmi	r4	 pc	 asr r3											
eorvc	r4	 r8	 r4	 asr r5										
eorcs	r7	 r9	 r4	 ror r2										
ldrbtvc	r2	 [r0]	 #-2088	"; 0xfffff7d8"										
mcrcc	9	1	 r2	 cr13	 cr2	 {3}								
		"; <UNDEFINED> instruction: 0x77656e5f"												
ldrbvs	r5	 [r2	 #-3886]!	"; 0xfffff0d2"										
cdpcs	14	7	 cr6	 cr4	 cr5	 {3}								
rsbvc	r7	 r3	 #24903680	"; 0x17c0000"										
rsbvs	r6	 sp	 #116	30	"; 0x1d0"									
cmnvs	r4	 pc	 asr r3											
eoreq	r6	 r9	 r4	 ror r5										
cmppl	r3	 #380	"; 0x17c"											
eorcc	r5	 r0	 r4	 asr r2										
eorscc	r3	 r2	 r8	 ror r0										
svcpl	0x005f0030													
svcpl	0x00434347													
cfstrdmi	mvd5	 [pc	 #-260]	"; 2488 <_HEAP_SIZE+0x488>"										
ldrbpl	r4	 [pc]	 #-841	"; 2590 <_HEAP_SIZE+0x590>"										
svcpl	0x00545345													
svcpl	0x00444e41													
svcpl	0x00544553													
ldrbmi	r5	 [r5	 #-596]	"; 0xfffffdac"										
subcs	r4	 ip	 r6	 asr r1										
svcpl	0x005f0031													
svcpl	0x00434347													
ldrbmi	r4	 [r6	 #-328]	"; 0xfffffeb8"										
cmpmi	r7	 pc	 asr r4											
svcpl	0x00324652													
svcpl	0x00494643													
subcs	r5	 sp	 r1	 asr #6										
svcpl	0x005f0031													
cmpmi	r2	 r5	 asr r6											
ldrbmi	r5	 [pc]	 -r3	 asr #8										
svcpl	0x00544942													
		"; <UNDEFINED> instruction: 0x3631205f"												
ldrbmi	r5	 [pc]	 #-3840	"; 25d8 <_HEAP_SIZE+0x5d8>"										
eorscc	r4	 r3	 #335544321	"; 0x14000001"										
subsmi	r5	 r5	 #2080374785	"; 0x7c000001"										
ldclmi	1,50E+01	 cr4	 [r2	 #-312]	"; 0xfffffec8"									
ldclmi	12	 cr4	 [pc	 #-260]	"; 24e4 <_HEAP_SIZE+0x4e4>"									
svcpl	0x005f4e49													
eorcc	r3	 lr	 r0	 lsr #32										
eorscc	r3	 r0	 r0	 lsr r0										
pushcc	{r0	 r4	 r5	 r8	 sl	 lr}								
subeq	r4	 r6	 r5	 lsr r4										
strbpl	r5	 [r1]	 #-3935	"; 0xfffff0a1"										
movtmi	r4	 #40271	"; 0x9d4f"											
cmppl	r3	 pc	 asr r1											
ldrbmi	r4	 [r2	 #-2389]	"; 0xfffff6ab"										
strmi	r3	 [r0]	 -r0	 lsr #4										
movtpl	r5	 #40772	"; 0x9f44"											
ldmdacs	r4	 {r0	 r1	 r4	 r6	 r8	 sl	 lr}^						
ldmdbcs	r0!	 {r1	 r2	 r3	 r5	 r6	 sl	 fp	 sp}^					
eorvc	r2	 r8	 r0	 lsr #16										
ldrtvs	r2	 [lr]	 -r9	 lsr #26										
subsvs	r7	 pc	 #100	6	"; 0x90000001"									
blpl	1cdf7d0 <__undef_stack+0x1bcd810>													
svccs	0x00296e28													
submi	r4	 r4	 #81788928	"; 0x4e00000"										
cfldrdpl	mvd5	 [r3	 #-292]	"; 0xfffffedc"										
stmdacs	r0!	 {r5	 r9	 sl	 sp}									
stccc	12	 cr4	 [r0]	 #-196	"; 0xffffff3c"									
stmdacs	r8!	 {r2	 r3	 r4	 r5	 sp}								
strcs	r2	 [r0	 #-2414]!	"; 0xfffff692"										
strbmi	r4	 [r6]	 #-3616	"; 0xfffff1e0"										
cmppl	r4	 #1081344	"; 0x108000"											
eoreq	r2	 r9	 r9	 lsr #18										
cmppl	r9	 #2080374785	"; 0x7c000001"											
subspl	r5	 r9	 pc	 asr r4										
ldmdami	pc	 {r0	 r2	 r6	 r8	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"					
subspl	r0	 pc	 #32											
strbpl	r4	 [lr]	 #-1349	"; 0xfffffabb"										
strbpl	r4	 [r2]	 #-3423	"; 0xfffff2a1"										
svcpl	0x0043574f													
strbpl	r5	 [r1]	 #-1107	"; 0xfffffbad"										
ldrbtvc	r2	 [r0]	 #-2117	"; 0xfffff7bb"										
stmdacs	r0!	 {r1	 r4	 r5	 r6	 r8	 fp	 sp}						
rsbsvc	r7	 r4	 #40	"; 0x28"										
svcpl	0x003e2d29													
cdpcs	5	7	 cr6	 cr7	 cr14	 {3}								
strbvs	r7	 [r5	 #-607]!	"; 0xfffffda1"										
svcpl	0x002e746e													
svcvs	0x0074626d													
cmpvc	pc	 #-603979775	"; 0xdc000001"											
ldrbvs	r6	 [r4	 #-372]!	"; 0xfffffe8c"										
svcpl	0x005f0029													
strbtvs	r6	 [r4]	 #-356	"; 0xfffffe9c"										
svcpl	0x00745f72													
stmdbvs	r6!	 {r2	 r5	 r6	 r8	 sl	 sp	 lr}^						
rsbcs	r6	 r4	 lr	 ror #10										
cmppl	pc	 #0	30											
svcpl	0x00434454													
eorseq	r2	 r1	 pc	 asr r0										
stmdami	r3	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 ip	 lr}^		
ldrbpl	r5	 [pc]	 #-577	"; 26c4 <_HEAP_SIZE+0x6c4>"										
		"; <UNDEFINED> instruction: 0x4645445f"												
strbmi	r4	 [r5]	 #-3657	"; 0xfffff1b7"										
cmpmi	pc	 r0	 lsr #32											
strbmi	r5	 [r9]	 #-846	"; 0xfffffcb2"										
svcpl	0x004c4345													
eoreq	r5	 r0	 r8	 asr #30										
submi	r5	 r4	 #380	"; 0x17c"										
cmpmi	sp	 ip	 asr #30											
stmdapl	r5	 {r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
subscs	r5	 pc	 r0	 asr pc	"; <UNPREDICTABLE>"									
ldrtcc	r3	 [r2]	 #-49	"; 0xffffffcf"										
cmpvc	pc	 #0	30											
svcpl	0x00657a69													
svcpl	0x00002074													
svcmi	0x0054415f													
svcpl	0x0043494d													
movtpl	r4	 #61251	"; 0xef43"											
subcs	r4	 r5	 r5	 asr sp										
svcpl	0x005f0031													
subpl	r4	 r6	 #76	24	"; 0x4c00"									
svcpl	0x00544341													
svcpl	0x004e494d													
stccs	0	 cr2	 [r8	 #-380]!	"; 0xfffffe84"									
ldcmi	14	 cr2	 [r5]	 #-192	"; 0xffffff40"									
eorcc	r5	 sp	 ip	 asr #4										
cfstr64mi	mvdx3	 [ip]	 {46}	"; 0x2e"										
svcpl	0x00002952													
bpl	12574b0 <__undef_stack+0x11454f0>													
svcpl	0x00545f45													
svcpl	0x0000205f													
mcrmi	7	2	 r5	 cr9	 cr15	 {2}								
ldmdbpl	r4	 {r2	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
svcpl	0x005f4550													
cmnvc	lr	 #32	10	"; 0x8000000"										
strbvs	r6	 [lr	 #-1897]!	"; 0xfffff897"										
cdpvs	0	6	 cr2	 cr9	 cr4	 {3}								
svcpl	0x005f0074													
subspl	r4	 r4	 r9	 asr #28										
lfmmi	f5	2	 [pc	 #-336]	"; 2610 <_HEAP_SIZE+0x610>"									
svcpl	0x005f5841													
ldrtcc	r3	 [r1]	 #-544	"; 0xfffffde0"										
teqcc	r8	 #922746880	"; 0x37000000"											
eorseq	r3	 r7	 r6	 lsr r4										
mrrcmi	1,50E+01	5	 r5	 r5	 cr15	"; <UNPREDICTABLE>"								
movtmi	r5	 #4678	"; 0x1246"											
submi	r5	 r6	 #84	30	"; 0x150"									
svcpl	0x005f5449													
eorseq	r3	 r2	 r0	 lsr #6										
cmpmi	r7	 #380	"; 0x17c"											
svcpl	0x00524148													
ldrbmi	r5	 [r0	 #-2388]	"; 0xfffff6ac"										
strvc	r5	 [r0	 #-3935]!	"; 0xfffff0a1"										
strbvs	r7	 [r9	 -lr	 ror #6]!										
rsbcs	r6	 r4	 lr	 ror #10										
rsbseq	r6	 r4	 r9	 ror #28										
movtmi	r5	 #8031	"; 0x1f5f"											
svcpl	0x004d5543													
svcpl	0x004e494d													
stccs	0	 cr2	 [r8	 #-380]!	"; 0xfffffe84"									
eorspl	r5	 r1	 r0	 lsr r8										
cfstr64cs	mvdx3	 [fp	 #-196]	"; 0xffffff3c"										
eorspl	r5	 r1	 r0	 lsr r8										
stmdbcs	fp	 {r0	 r4	 r5	 r8	 sl	 ip	 sp}^						
cmppl	pc	 #0	30											
svcmi	0x00455a49													
svcmi	0x00445f46													
strbmi	r4	 [ip	 #-597]	"; 0xfffffdab"										
stmdacc	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
cmppl	pc	 #0	30											
eorcc	r5	 r0	 r7	 asr r2										
eorscc	r3	 r0	 r8	 ror r0										
svcpl	0x005f0038													
cmpmi	r5	 #1136	"; 0x470"											
strbpl	r5	 [r1]	 #-95	"; 0xffffffa1"										
strbmi	r4	 [ip	 #-2115]	"; 0xfffff7bd"										
svcpl	0x004c4556													
eorseq	r2	 r3	 pc	 asr r0										
stmdapl	r7	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
ldmdbpl	r4	 {r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
mcrmi	5	2	 r4	 cr9	 cr0	 {2}								
ldrbmi	r4	 [pc	 #-3910]	"; 18c2 <CRValMmuCac+0x8bd>"										
cfstr64mi	mvdx5	 [r1]	 {81}	"; 0x51"										
svcpl	0x00595449													
stmdbmi	ip	 {r0	 r3	 r6	 r9	 sl	 fp	 lr}^						
eorcc	r4	 r0	 lr	 asr #10										
cmpmi	pc	 r0	 lsl #30											
ldmdbmi	r2	 {r2	 r4	 r6	 sl	 ip	 lr}^							
ldrbmi	r5	 [r4	 #-1346]	"; 0xfffffabe"										
subpl	r4	 sp	 pc	 asr r9										
svcpl	0x00455255													
svcpl	0x00525450													
svcpl	0x0000205f													
cmpmi	r2	 pc	 asr r6											
cfldrdmi	mvd5	 [pc	 #-268]	"; 2730 <_HEAP_SIZE+0x730>"										
svcpl	0x005f5841													
ldrbcc	r3	 [r8	 -r0	 lsr #32]										
subpl	r4	 r6	 r6	 asr #12										
eorspl	r3	 r5	 #1073741835	"; 0x4000000b"										
ldrbpl	r5	 [pc	 -r0	 lsl #30]										
svcpl	0x00544e49													
svcpl	0x004e494d													
ldrpl	r2	 [r0	 #-95]!	"; 0xffffffa1"										
ldrbpl	r5	 [pc	 #-3840]	"; 1960 <CRValMmuCac+0x95b>"										
movtmi	r4	 #12620	"; 0x314c"											
		"; <UNDEFINED> instruction: 0x465f4d55"												
svcpl	0x00544942													
eorscc	r2	 r3	 #95	"; 0x5f"										
ldrbpl	r5	 [pc	 #-3840]	"; 1974 <CRValMmuCac+0x96f>"										
movtmi	r5	 #4678	"; 0x1246"											
stmdbmi	sp	 {r2	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
subscs	r5	 pc	 lr	 asr #30										
ldrpl	r2	 [r0	 #-3632]!	"; 0xfffff1d0"										
ldrbmi	r0	 [r3	 #-82]	"; 0xffffffae"										
cmppl	pc	 #70656	"; 0x11400"											
eorcc	r5	 r0	 r5	 asr #8										
cmpvs	pc	 #0	30											
blvs	18de648 <__undef_stack+0x17cc688>													
ldrbvs	r7	 [pc]	 #-1119	"; 289c <_HEAP_SIZE+0x89c>"										
cdpvs	6,00E+00	6	 cr6	 cr9	 cr5	 {3}								
eoreq	r6	 r0	 r5	 ror #8										
subpl	r5	 r6	 #380	"; 0x17c"										
svcpl	0x00544341													
strbpl	r4	 [r9]	 #-585	"; 0xfffffdb7"										
eorcc	r5	 r0	 pc	 asr pc										
mrrcmi	15	0	 r5	 pc	 cr0	"; <UNPREDICTABLE>"								
svcpl	0x004c4244													
svcpl	0x004e494d													
mrccs	0	1	 r2	 cr2	 cr15	 {2}								
eorscc	r3	 r5	 r2	 lsr r2										
ldrcc	r3	 [r8	 #-823]!	"; 0xfffffcc9"										
		"; <UNDEFINED> instruction: 0x37303538"												
ldrtcc	r3	 [r1]	 #-50	"; 0xffffffce"										
eorscc	r2	 r3	 r5	 ror #26										
mcrcs	12	0	 r4	 cr0	 cr8	 {1}								
rsbsvc	r2	 r3	 #46	30	"; 0xb8"									
strbvs	r2	 [r1	 #-3939]!	"; 0xfffff09d"										
rsbeq	r2	 r3	 r3	 ror lr										
strbmi	r5	 [ip]	 #-3935	"; 0xfffff0a1"										
ldmdami	pc	 {r1	 r6	 sl	 fp	 lr}^	"; <UNPREDICTABLE>"							
ldmdbmi	pc	 {r0	 r6	 r8	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"						
cdpmi	6	4	 cr4	 cr9	 cr14	 {2}								
svcpl	0x00595449													
eorseq	r2	 r1	 pc	 asr r0										
ldmdbmi	r5	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
ldrbmi	r5	 [pc]	 -lr	 asr #8										
ldrbcc	r5	 [r4]	 -r1	 asr #6										
ldmdbpl	r4	 {r2	 r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^				
svcpl	0x005f4550													
cdpvs	12	6	 cr6	 cr15	 cr0	 {1}								
svcvs	0x006c2067													
strvc	r6	 [r0	 #-1902]!	"; 0xfffff892"										
strbvs	r7	 [r9	 -lr	 ror #6]!										
rsbcs	r6	 r4	 lr	 ror #10										
rsbseq	r6	 r4	 r9	 ror #28										
svcpl	0x0054535f													
cmpcc	r4	 #1168	"; 0x490"											
subspl	r0	 pc	 #50	"; 0x32"										
strbpl	r4	 [lr]	 #-1349	"; 0xfffffabb"										
strbmi	r4	 [r8	 #-863]	"; 0xfffffca1"										
vldrmi	d20	 [pc	 #-268]	"; 2838 <_HEAP_SIZE+0x838>"										
ldrbtvc	r2	 [r0]	 #-2128	"; 0xfffff7b0"										
eoreq	r2	 r0	 r2	 ror r9										
strbmi	r5	 [ip]	 #-3935	"; 0xfffff0a1"										
ldclmi	12	 cr4	 [pc	 #-264]	"; 284c <_HEAP_SIZE+0x84c>"									
ldrbmi	r4	 [pc	 #-3657]	"; 1b0f <CRValMmuCac+0xb0a>"										
svcpl	0x005f5058													
teqcc	sp	 r0	 lsr #16											
ldmdbcs	r1!	 {r4	 r5	 r9	 ip	 sp}								
ldrbpl	r5	 [pc	 #-3840]	"; 1a68 <CRValMmuCac+0xa63>"										
subpl	r4	 r6	 #76	24	"; 0x4c00"									
svcpl	0x00544341													
strbpl	r4	 [r9]	 #-582	"; 0xfffffdba"										
qsaxcc	r5	 r0	 pc	"; <UNPREDICTABLE>"										
svcpl	0x005f0034													
ldrbmi	r4	 [sl	 #-2387]	"; 0xfffff6ad"										
ldrbpl	r4	 [pc	 -pc	 asr #12]										
subpl	r4	 r1	 #4390912	"; 0x430000"										
svcpl	0x005f545f													
svcpl	0x00003420													
ldfmie	f4	 [r2	 #-380]	"; 0xfffffe84"										
cmpmi	r2	 #-1073741801	"; 0xc0000017"											
movtpl	r5	 #40776	"; 0x9f48"											
subpl	r5	 r1	 #260	"; 0x104"										
eorseq	r2	 r1	 sp	 asr #32										
strbmi	r5	 [r5	 #-607]	"; 0xfffffda1"										
svcpl	0x0020544e													
ldrbvc	r6	 [r0	 #-3433]!	"; 0xfffff297"										
subsvc	r6	 pc	 r2	 ror r5	"; <UNPREDICTABLE>"									
svcpl	0x00007274													
svcmi	0x004c465f													
ldrbpl	r5	 [pc	 -r1	 asr #8]										
svcpl	0x0044524f													
strbmi	r5	 [r4	 #-591]	"; 0xfffffdb1"										
subscs	r5	 pc	 r2	 asr pc	"; <UNPREDICTABLE>"									
subpl	r5	 pc	 #380	"; 0x17c"										
svcpl	0x00524544													
ldrbpl	r4	 [r4]	 #-2380	"; 0xfffff6b4"										
ldrbmi	r4	 [pc	 #-1356]	"; 2490 <_HEAP_SIZE+0x490>"										
cmpmi	r9	 lr	 asr #8											
subseq	r5	 pc	 lr	 asr #30										
movtmi	r5	 #8031	"; 0x1f5f"											
svcpl	0x004d5543													
svcpl	0x0058414d													
ldmdapl	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 sp}						
		"; <UNDEFINED> instruction: 0x46464637"												
strbmi	r4	 [r6]	 -r6	 asr #12										
ldrcc	r2	 [r1	 #-3408]!	"; 0xfffff2b0"										
svcpl	0x005f004b													
cmpmi	r2	 r5	 asr r6											
ldmdbmi	pc	 {r0	 r1	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"						
svcpl	0x00544942													
eorseq	r2	 r0	 pc	 asr r0										
strbmi	r5	 [r4	 #-3935]	"; 0xfffff0a1"										
svcpl	0x00323343													
strbpl	r4	 [lr]	 #-333	"; 0xfffffeb3"										
smlsldmi	r4	 r9	 pc	 r4	"; <UNPREDICTABLE>"									
		"; <UNDEFINED> instruction: 0x37205f5f"												
cmnvc	r5	 #0	2											
stmdbvs	r1!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 sp	 lr}^		
svcpl	0x005f006e													
strbcc	r4	 [r3]	 -r4	 asr #10										
stmdbmi	sp	 {r2	 r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^				
stmdapl	r5	 {r1	 r2	 r3	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
subscs	r5	 pc	 r0	 asr pc	"; <UNPREDICTABLE>"									
ldmdacc	r3!	 {r3	 r5	 r8	 sl	 fp	 sp}							
svcpl	0x00002932													
smlsldmi	r5	 r9	 pc	 r3	"; <UNPREDICTABLE>"									
svcmi	0x0054415f													
svcpl	0x0043494d													
svcpl	0x004e494d													
stccs	0	 cr2	 [r8	 #-380]!	"; 0xfffffe84"									
ldmdbmi	r3	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
strbpl	r5	 [r1]	 #-3911	"; 0xfffff0b9"										
movtmi	r4	 #40271	"; 0x9d4f"											
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
stccs	15	 cr5	 [r0	 #-380]!	"; 0xfffffe84"									
eoreq	r3	 r9	 r0	 lsr #2										
mcrrmi	15	5	 r5	 ip	 cr15									
movtmi	r5	 #4678	"; 0x1246"											
subpl	r5	 r5	 r4	 asr pc										
svcmi	0x004c4953													
subscs	r5	 pc	 lr	 asr #30										
eorspl	r7	 r1	 r0	 lsr r8										
ldcmi	6	 cr3	 [r3]	 #-180	"; 0xffffff4c"									
svcpl	0x0000524c													
strbvs	r6	 [r5	 #-3679]!	"; 0xfffff1a1"										
svcpl	0x005f5f64													
ldfvse	f6	 [pc]	 {118}	"; 0x76"										
rsbseq	r7	 r4	 r9	 ror #6										
mrrcmi	14	5	 r4	 pc	 cr15	"; <UNPREDICTABLE>"								
cmppl	r4	 #603979777	"; 0x24000001"											
eorseq	r3	 r0	 r0	 lsr #6										
ldmdbvs	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"
cmpvc	pc	 #1845493760	"; 0x6e000000"											
svcpl	0x00657a69													
rsbcs	r5	 r8	 r4	 ror pc										
mrrcmi	15	0	 r5	 pc	 cr0	"; <UNPREDICTABLE>"								
svcpl	0x004c4244													
svcpl	0x0058414d													
ldrbmi	r3	 [pc	 #-49]	"; 2aa3 <_HEAP_SIZE+0xaa3>"										
svcpl	0x005f5058													
ldmdacc	r0!	 {r5	 r8	 r9	 ip	 sp}								
cmppl	pc	 #0	30											
movtmi	r5	 #4678	"; 0x1246"											
submi	r5	 r6	 #84	30	"; 0x150"									
svcpl	0x005f5449													
svcpl	0x00003720													
cmpmi	r8	 pc	 asr r3											
svcpl	0x00323352													
ldrbmi	r5	 [r0	 #-2388]	"; 0xfffff6ac"										
stcvs	15	 cr5	 [r0]	 #-380	"; 0xfffffe84"									
rsbcs	r6	 r7	 pc	 ror #28										
ldmdbvs	r3!	 {r0	 r2	 r4	 r5	 r6	 r9	 sl	 fp	 sp	 lr}^			
strbtvs	r6	 [r5]	 #-3687	"; 0xfffff199"										
strbtvc	r6	 [lr]	 #-2336	"; 0xfffff6e0"										
ldmdbmi	r4	 {r8	 r9	 sl	 fp	 ip	 lr}^							
ldrbpl	r4	 [pc]	 #-1357	"; 2b18 <_HEAP_SIZE+0xb18>"										
svcvs	0x006c205f													
cdpmi	7	0	 cr6	 cr0	 cr14	 {3}								
stmdbmi	r2	 {r1	 r2	 r6	 sl	 lr}^								
stmdacs	r0!	 {r2	 r4	 r6	 r8	 r9	 ip	 lr}						
ldrbvs	r6	 [sl	 #-2419]!	"; 0xfffff68d"										
stmdacs	r0!	 {r0	 r1	 r2	 r3	 r5	 r6	 r9	 sl	 sp	 lr}			
cfldrdvs	mvd6	 [pc	 #-408]	"; 299c <_HEAP_SIZE+0x99c>"										
stmdbcs	fp!	 {r0	 r5	 r6	 r8	 r9	 ip	 sp	 lr}^					
vmulmi.f32	s4	 s0	 s1											
ldmdbcs	r9	 {r1	 r6	 r9	 lr}^									
cdpvs	15	5	 cr5	 cr15	 cr0	 {0}								
svcpl	0x00646565													
ldrbvs	r6	 [sl	 #-2419]!	"; 0xfffff68d"										
eoreq	r7	 r0	 pc	 asr r4										
cmppl	pc	 #1593835520	"; 0x5f000000"											
subcs	r5	 r5	 r9	 asr #20										
cmpmi	pc	 r0	 lsl #30											
subspl	r4	 pc	 r2	 asr sp	"; <UNPREDICTABLE>"									
teqcc	r0	 r3	 asr #6											
ldmdami	pc	 {r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"						
submi	r5	 r9	 #324	"; 0x144"										
svcpl	0x005f5449													
svcpl	0x00003020													
strbpl	r4	 [r6	 #-1348]	"; 0xfffffabc"										
cmnvs	lr	 lr	 asr #16											
teqvs	ip	 sp	 ror #10											
stmdbvs	ip!	 {r1	 r4	 r5	 r6	 r8	 r9	 sl	 sp	 lr}^				
teqvs	ip	 r3	 ror r4											
ldmdbcs	r3!	 {r1	 r4	 r5	 r6	 r8	 r9	 sl	 sp	 lr}^				
stclvs	14	 cr6	 [r1	 #-128]!	"; 0xffffff80"									
rsbvc	r2	 r1	 #6619136	"; 0x650000"										
eoreq	r7	 r9	 r7	 ror #6										
cmnvs	r4	 #432013312	"; 0x19c00000"											
ldmdbcs	r0!	 {r3	 r5	 r9	 sl	 sp	 lr}^							
cmpvc	pc	 #32	30	"; 0x80"										
cmnvs	r4	 #432013312	"; 0x19c00000"											
svcpl	0x0028725f													
mcrmi	5	2	 r4	 cr5	 cr2	 {2}								
		"; <UNDEFINED> instruction: 0x66202c54"												
svcpl	0x00002970													
movtmi	r4	 #64607	"; 0xfc5f"											
cdpmi	15	4	 cr5	 cr9	 cr11	 {2}								
subspl	r5	 pc	 #1224736768	"; 0x49000000"										
subspl	r4	 r5	 #335544321	"; 0x14000001"										
ldrbmi	r4	 [r6	 #-2387]	"; 0xfffff6ad"										
cmnvs	ip	 r8	 lsr #6											
stcvs	3	 cr7	 [ip]	 #-460	"; 0xfffffe34"									
stmdbcs	fp!	 {r0	 r1	 r2	 r3	 r5	 r6	 r8	 r9	 sp	 lr}^			
cmnvs	r4	 r0	 lsr #6											
rsbcs	r6	 r3	 r4	 ror r9										
rsbscs	r6	 r4	 r9	 ror #28										
blvs	18de998 <__undef_stack+0x17cc9d8>													
eorcc	r3	 r0	 r0	 lsr #26										
svcpl	0x005f003b													
strbtvs	r6	 [r5]	 #-1390	"; 0xfffffa92"										
bvc	1a5f974 <__undef_stack+0x194d9b4>													
rsbseq	r5	 r4	 r5	 ror #30										
ldmdbmi	r5	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
cfldrdmi	mvd5	 [pc]	 {78}	"; 0x4e"										
ldrbpl	r4	 [r3]	 #-325	"; 0xfffffebb"										
ldrbpl	r3	 [pc]	 #-563	"; 2c0c <_HEAP_SIZE+0xc0c>"										
svcpl	0x00455059													
svcvs	0x006c205f													
strvc	r6	 [r0	 #-1902]!	"; 0xfffff892"										
strbvs	r7	 [r9	 -lr	 ror #6]!										
rsbcs	r6	 r4	 lr	 ror #10										
rsbseq	r6	 r4	 r9	 ror #28										
cmppl	r4	 pc	 asr pc											
stmdbmi	r2	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 sl	 lr}^				
subscs	r5	 pc	 r4	 asr pc	"; <UNPREDICTABLE>"									
svcpl	0x00003336													
cmpmi	r8	 pc	 asr r5											
stmdbmi	r2	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 fp	 lr}^				
subscs	r5	 pc	 r4	 asr pc	"; <UNPREDICTABLE>"									
svcpl	0x005f0038													
blvs	18de9f8 <__undef_stack+0x17cca38>													
stmdbvs	lr!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 fp	 sp	 lr}^			
svcvs	0x006c2874													
eorcs	r6	 r9	 r3	 ror #22										
cmpmi	r3	 r8	 lsr #30											
		"; <UNDEFINED> instruction: 0x565f5453"												
subcs	r4	 r4	 pc	 asr #18										
svcpl	0x00002930													
cmpmi	r7	 #84	30	"; 0x150"										
svcpl	0x00524148													
svcpl	0x005f0020													
movtmi	r4	 #7253	"; 0x1c55"											
svcpl	0x004d5543													
ldmdbmi	r3	 {r0	 r2	 r6	 ip	 lr}^								
svcpl	0x004e4f4c													
ldmdavc	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 sp}						
teqcc	sp	 #49	"; 0x31"											
blmi	1318154 <__undef_stack+0x1206194>													
cmpmi	sp	 r0	 lsl #30											
cdpmi	8	4	 cr4	 cr9	 cr3	 {2}								
ldrbpl	r5	 [pc]	 #-3909	"; 2c98 <_HEAP_SIZE+0xc98>"										
movtpl	r5	 #20569	"; 0x5059"											
eoreq	r4	 r0	 pc	 asr r8										
ldmdbmi	r5	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
svcpl	0x0038544e													
svcpl	0x0058414d													
ldrcc	r2	 [r2	 #-95]!	"; 0xffffffa1"										
svcpl	0x005f0035													
cmpmi	r5	 #1136	"; 0x470"											
ldrbmi	r5	 [r2	 #-95]	"; 0xffffffa1"										
svcpl	0x00514552													
cmnvs	sp	 pc	 asr r8											
stmdbcs	r9!	 {r2	 r3	 r5	 r8	 sl	 fp	 sp	 lr}^					
ldrbmi	r5	 [pc	 -r0	 lsr #30]										
svcpl	0x0043554e													
subpl	r5	 r5	 #80	4										
stfvss	f5	 [r8	 #-276]!	"; 0xfffffeec"										
stcvs	12	 cr2	 [r0	 #-388]!	"; 0xfffffe7c"									
svcpl	0x00002969													
movtmi	r4	 #7263	"; 0x1c5f"											
svcpl	0x004d5543													
svcpl	0x0058414d													
ldmdapl	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 sp}						
		"; <UNDEFINED> instruction: 0x46464637"												
strbmi	r4	 [r6]	 -r6	 asr #12										
strbmi	r4	 [r6]	 -r6	 asr #12										
strbmi	r4	 [r6]	 -r6	 asr #12										
teqcc	r3	 r0	 asr sp											
svcpl	0x00004b4c													
ldrbmi	r4	 [r2]	 #-3935	"; 0xfffff0a1"										
subspl	r5	 pc	 r5	 asr #4										
ldrbmi	r5	 [pc	 #-68]	"; 2cd0 <_HEAP_SIZE+0xcd0>"										
cmpmi	r9	 lr	 asr #8											
subscs	r5	 pc	 lr	 asr #30										
eorscc	r3	 r1	 #855638016	"; 0x33000000"										
cmppl	pc	 #0	30											
eorcc	r4	 r0	 r2	 asr r4										
eorscc	r3	 r0	 r8	 ror r0										
svcpl	0x005f0034													
ldmdbmi	pc	 {r0	 r1	 r4	 r6	 r8	 ip	 lr}^	"; <UNPREDICTABLE>"					
svcpl	0x00544942													
eorseq	r2	 r0	 pc	 asr r0										
mcrrmi	15	5	 r5	 r6	 cr15									
strbmi	r5	 [r4	 #-3924]	"; 0xfffff0ac"										
cmpmi	sp	 r3	 asr #18											
stmdbmi	r4	 {r2	 r3	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
subscs	r5	 pc	 r7	 asr #30										
svcpl	0x005f0039													
cmpmi	r8	 r7	 asr r3											
subscs	r5	 r4	 r2	 asr pc										
cmpvs	pc	 #0	24											
rsbvc	r7	 r5	 #-738197503	"; 0xd4000001"										
stmdbcc	r0!	 {r0	 r3	 r5	 r6	 sl	 sp	 lr}						
ldrbmi	r5	 [pc]	 #-3840	"; 2d6c <_HEAP_SIZE+0xd6c>"										
eorscc	r4	 r1	 #335544321	"; 0x14000001"										
subpl	r5	 r5	 r8	 lsr pc										
svcmi	0x004c4953													
subscs	r5	 pc	 lr	 asr #30										
teqcc	sp	 #205520896	"; 0xc400000"											
subeq	r4	 ip	 r3	 lsr r4										
mcrmi	1,50E+01	2	 r5	 cr7	 cr15	 {2}								
		"; <UNDEFINED> instruction: 0x565f4355"												
stmdbmi	ip	 {r0	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^					
eoreq	r5	 r0	 r3	 asr r4										
ldmdbmi	r7	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
cfldrdmi	mvd5	 [pc	 #-312]	"; 2c64 <_HEAP_SIZE+0xc64>"										
svcpl	0x005f5841													
ldmdbcc	r2!	 {r5	 sl	 ip	 sp}									
		"; <UNDEFINED> instruction: 0x37363934"												
ldrpl	r3	 [r5	 #-2354]!	"; 0xfffff6ce"										
ldrbpl	r5	 [pc	 #-3840]	"; 1eb0 <CRValMmuCac+0xeab>"										
		"; <UNDEFINED> instruction: 0x465f5151"												
svcpl	0x00544942													
eorseq	r2	 r8	 pc	 asr r0										
cmpmi	r3	 #380	"; 0x17c"											
svcpl	0x00524148													
svcpl	0x0058414d													
eorscc	r2	 r1	 #95	"; 0x5f"										
svcpl	0x005f0037													
strbpl	r4	 [lr]	 #-2389	"; 0xfffff6ab"										
movtpl	r4	 #5727	"; 0x165f"											
svcpl	0x00323354													
svcpl	0x0058414d													
eorscc	r2	 r4	 #95	"; 0x5f"										
		"; <UNDEFINED> instruction: 0x36393439"												
ldrcc	r3	 [r9	 #-567]!	"; 0xfffffdc9"										
subspl	r0	 pc	 #85	"; 0x55"										
strbpl	r4	 [lr]	 #-1349	"; 0xfffffabb"										
mcrmi	2	2	 r5	 cr1	 cr15	 {2}								
svcpl	0x00383444													
strbmi	r4	 [r5]	 #-1363	"; 0xfffffaad"										
rsbsvc	r7	 r4	 #40	"; 0x28"										
stmdacs	r8!	 {r0	 r3	 r5	 sp}									
ldmdbcs	r2!	 {r4	 r5	 r6	 sl	 ip	 sp	 lr}^						
cdpvs	1,40E+01	5	 cr3	 cr15	 cr13	 {1}								
svcpl	0x002e7765													
mcrvs	5,00E+00	3	 r6	 cr5	 cr2	 {3}								
subsvc	r2	 pc	 #116	28	"; 0x740"									
svcpl	0x002e3834													
strbtvs	r6	 [r5]	 #-1395	"; 0xfffffa8d"										
svcpl	0x005f0029													
movtmi	r4	 #12629	"; 0x3155"											
ldclmi	13	 cr4	 [pc	 #-340]	"; 2cdc <_HEAP_SIZE+0xcdc>"									
svcpl	0x005f5841													
ldrbmi	r3	 [r8]	 -r0	 lsr #32										
strbmi	r4	 [r6]	 -r6	 asr #12										
subpl	r4	 r6	 r6	 asr #12										
ldrpl	r3	 [r6	 #-301]!	"; 0xfffffed3"										
svcpl	0x005f004b													
strbcc	r4	 [r3]	 -r4	 asr #10										
cmpmi	sp	 r4	 lsr pc											
stmdapl	r5	 {r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
subscs	r5	 pc	 r0	 asr pc	"; <UNPREDICTABLE>"									
eorseq	r3	 r5	 r3	 lsr r8										
ldmdami	r5	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
submi	r5	 r6	 #324	"; 0x144"										
svcpl	0x005f5449													
eorseq	r3	 r6	 r0	 lsr #2										
mcrmi	15	2	 r5	 cr9	 cr15	 {2}								
svcpl	0x00323354													
ldrbmi	r5	 [r0	 #-2388]	"; 0xfffff6ac"										
stcvs	15	 cr5	 [r0]	 #-380	"; 0xfffffe84"									
rsbcs	r6	 r7	 pc	 ror #28										
rsbseq	r6	 r4	 r9	 ror #28										
svcmi	0x00535f5f													
eorcc	r4	 r0	 r6	 asr #12										
eorscc	r3	 r0	 r8	 ror r1										
svcpl	0x005f0030													
blvs	18dec48 <__undef_stack+0x17ccc88>													
svcvs	0x006c635f													
subsvc	r6	 pc	 #482344960	"; 0x1cc00000"										
rsbsvc	r6	 r5	 #-1811939327	"; 0x94000001"										
ldrbvs	r6	 [r6	 #-2419]!	"; 0xfffff68d"										
cmnvs	pc	 #40	24	"; 0x2800"										
stmdacs	r0!	 {r0	 r1	 r3	 r5	 r6	 r8	 fp	 sp}					
movtpl	r4	 #4959	"; 0x135f"											
svcmi	0x00565f54													
eorcc	r4	 r0	 r9	 asr #8										
svcpl	0x005f0029													
subscs	r5	 r7	 r3	 asr r2										
eorscc	r7	 r0	 r0	 lsr r8										
		"; <UNDEFINED> instruction: 0x66003031"												
ldrbvs	r6	 [r0	 #-3959]!	"; 0xfffff089"										
svcpl	0x005f286e													
blvs	1bdec64 <__undef_stack+0x1accca4>													
svcpl	0x002c6569													
stmdbcs	lr!	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 sl	 sp	 lr}^			
cdpvs	6	7	 cr6	 cr5	 cr0	 {1}								
cdpvs	0	6	 cr7	 cr5	 cr15	 {3}								
cmpvs	pc	 #40	30	"; 0xa0"										
stmdbvs	fp!	 {r0	 r1	 r2	 r3	 r5	 r6	 r8	 r9	 sl	 fp	 sp	 lr}^	
stmdacs	r0!	 {r0	 r2	 r5	 r6	 sl	 fp	 sp}						
rsbscs	r6	 r4	 r9	 ror #28										
stmdacs	r9!	 {r3	 r5	 r9	 fp	 sp}								
ldccs	9	 cr2	 [r0]	 #-164	"; 0xffffff5c"									
ldrbvs	r5	 [pc]	 -r0	 lsr #30										
stmdacs	r0!	 {r1	 r2	 r3	 r5	 r6	 sl	 fp	 sp}					
cmnvc	pc	 #102	"; 0x66"											
stmdacs	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 sl	 ip	 sp	 lr}			
stmdbcs	r8!	 {r1	 r3	 r5	 r8	 fp	 sp}							
eorcs	r3	 ip	 r9	 lsr #32										
strbtvc	r6	 [lr]	 #-2344	"; 0xfffff6d8"										
stmdbcs	sl!	 {r5	 fp	 sp}										
eorcc	r2	 r9	 r8	 lsr #18										
svcpl	0x005f0029													
cfstrdmi	mvd4	 [r2]	 {76}	"; 0x4c"										
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
subspl	r4	 r8	 pc	 asr r5										
teqcc	r0	 pc	 asr pc											
eorseq	r3	 r4	 r0	 lsr r2										
cmppl	r3	 pc	 asr pc											
stmdbmi	r2	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 sl	 lr}^				
subscs	r5	 pc	 r4	 asr pc	"; <UNPREDICTABLE>"									
svcpl	0x00003133													
subspl	r4	 r8	 pc	 asr r5										
eorcs	r7	 r9	 r8	 lsr #16										
teqcs	r0	 #380	"; 0x17c"											
teqcs	r0	 #2293760	"; 0x230000"											
subseq	r5	 pc	 r3	 lsr #30										
strbvs	r5	 [lr	 #-3935]!	"; 0xfffff0a1"										
cdpmi	4	5	 cr6	 cr15	 cr5	 {3}								
subeq	r4	 ip	 r5	 asr ip										
		"; <UNDEFINED> instruction: 0x464c5f5f"												
strbpl	r4	 [r3]	 #-338	"; 0xfffffeae"										
mcrmi	13	2	 r4	 cr9	 cr15	 {2}								
stmdacs	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
strcc	r3	 [lr	 #-45]!	"; 0xffffffd3"										
eorcc	r5	 sp	 ip	 asr #4										
subpl	r3	 ip	 #192937984	"; 0xb800000"										
svcpl	0x005f0029													
cmpmi	r5	 #1136	"; 0x470"											
strbpl	r4	 [lr	 #-1887]	"; 0xfffff8a1"										
mcrrmi	9	5	 r4	 lr	 cr15									
svcpl	0x00454e49													
eorseq	r2	 r1	 pc	 asr r0										
strbmi	r5	 [r4	 #-3935]	"; 0xfffff0a1"										
ldmdacc	r2!	 {r0	 r1	 r6	 r8	 ip	 sp}							
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
subspl	r4	 r8	 pc	 asr r5										
qsaxcc	r5	 r0	 pc	"; <UNPREDICTABLE>"										
eorseq	r3	 r5	 r1	 lsr r4										
ldrbmi	r4	 [r3	 #-1631]	"; 0xfffff9a1"										
svcmi	0x005f4b45													
cfstrdmi	mvd5	 [r9	 #-320]	"; 0xfffffec0"										
strbpl	r5	 [r1]	 #-2633	"; 0xfffff5b7"										
subcs	r4	 lr	 r9	 asr #30										
ldmdavs	r0!	 {r0	 r4	 r5}^										
strbtvs	r7	 [r1]	 #-889	"; 0xfffffc87"										
ldmdavs	r0!	 {r1	 r4	 r5	 r6	 sp}^								
strbtvs	r7	 [r1]	 #-889	"; 0xfffffc87"										
rsbseq	r5	 r4	 r2	 ror pc										
stmdbmi	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 sl	 fp	 lr}^	"; <UNPREDICTABLE>"		
cdpmi	1,20E+01	4	 cr4	 cr9	 cr14	 {2}								
ldrbpl	r5	 [r3]	 #-3909	"; 0xfffff0bb"										
movtmi	r5	 #37953	"; 0x9441"											
svcmi	0x004e5f20													
stmdbmi	ip	 {r0	 r3	 r6	 r9	 sl	 fp	 lr}^						
teqvc	r0	 #327155712	"; 0x13800000"											
ldmdbvs	r4!	 {r2	 r4	 r5	 r6	 r8	 sp	 lr}^						
svcpl	0x005f0063													
cmnvs	pc	 #25344	"; 0x6300"											
svcpl	0x0064696b													
strbvs	r5	 [r4	 #-3956]!	"; 0xfffff08c"										
strbvs	r6	 [lr	 #-2406]!	"; 0xfffff69a"										
svcpl	0x00002064													
submi	r4	 r4	 #24320	"; 0x5f00"										
cmpmi	r8	 ip	 asr #30											
ldrbpl	r5	 [r1	 #-3923]	"; 0xfffff0ad"										
svcpl	0x00544549													
svcpl	0x004e414e													
eorseq	r2	 r1	 pc	 asr r0										
mcrmi	15	2	 r5	 cr9	 cr15	 {2}								
ldrbpl	r3	 [pc]	 #-2132	"; 3038 <_HEAP_SIZE+0x1038>"										
svcpl	0x00455059													
ldmdbvs	r3!	 {r0	 r1	 r2	 r3	 r4	 r6	 sp}^						
strbtvs	r6	 [r5]	 #-3687	"; 0xfffff199"										
cmnvs	r8	 r0	 lsr #6											
svcpl	0x005f0072													
subpl	r5	 r5	 #1409286145	"; 0x54000001"										
submi	r4	 r1	 #24320	"; 0x5f00"										
subspl	r4	 pc	 r5	 asr #24										
stmdbmi	r6	 {r1	 r4	 r6	 r8	 sl	 lr}^							
subscs	r5	 pc	 r8	 asr pc	"; <UNPREDICTABLE>"									
cmpmi	r7	 r0	 lsl #30											
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
svcmi	0x004c5f4f													
mrrcmi	7	4	 r4	 pc	 cr14	"; <UNPREDICTABLE>"								
subcs	r4	 r7	 pc	 asr #28										
cmpmi	pc	 r1	 lsr r0	"; <UNPREDICTABLE>"										
ldmdbmi	r8	 {r2	 r4	 r6	 r8	 sl	 lr}^							
ldmdbmi	r3	 {r2	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
teqcc	r0	 #377487360	"; 0x16800000"											
subspl	r0	 pc	 r2	 lsr r0	"; <UNPREDICTABLE>"									
strbpl	r4	 [lr]	 #-2383	"; 0xfffff6b1"										
ldmdbmi	pc	 {r0	 r2	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"						
cfstrsvs	mvf5	 [r0]	 #-312	"; 0xfffffec8"										
rsbeq	r6	 r7	 pc	 ror #28										
cmppl	r9	 #2080374785	"; 0x7c000001"											
strbmi	r5	 [r5	 #-607]	"; 0xfffffda1"										
ldmdami	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
svcpl	0x0000205f													
svcpl	0x00535953													
ldrbmi	r4	 [sl	 #-2387]	"; 0xfffff6ad"										
ldmdami	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"			
cdpmi	0	5	 cr0	 cr15	 cr0	 {1}								
mcrrmi	9	4	 r4	 lr	 cr15									
subcs	r4	 r5	 r9	 asr #28										
strbtvc	r5	 [r1]	 #-3935	"; 0xfffff0a1"										
rsbvs	r7	 r9	 #116	4	"; 0x40000007"									
svcpl	0x00657475													
stmdacs	r8!	 {r0	 r1	 r2	 r3	 r4	 r6	 sp}						
svcvs	0x006e5f5f													
stmdbvs	ip!	 {r0	 r3	 r5	 r6	 r9	 sl	 fp	 sp	 lr}^				
svcpl	0x005f656e													
svcpl	0x00002929													
strbvs	r6	 [r5	 #-3679]!	"; 0xfffff1a1"										
ldmdbvs	r7!	 {r2	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
ldrbvc	r7	 [pc]	 #-1134	"; 30ec <_HEAP_SIZE+0x10ec>"										
svcpl	0x005f0020													
svcpl	0x004d5241													
ldrbmi	r4	 [sl	 #-2387]	"; 0xfffff6ad"										
ldrbpl	r4	 [pc	 -pc	 asr #12]										
subpl	r4	 r1	 #4390912	"; 0x430000"										
teqcc	r0	 #1593835520	"; 0x5f000000"											
blmi	17c31d0 <__undef_stack+0x16b1210>													
rsbscs	r6	 r8	 sp	 ror #2										
bvc	1a5fdb0 <__undef_stack+0x194ddf0>													
rsbcs	r6	 r6	 r5	 ror #30										
bvc	1a5fdb8 <__undef_stack+0x194ddf8>													
ldmdbcs	r4!	 {r0	 r2	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
eorscs	r3	 ip	 r0	 lsr #24										
svcpl	0x00002933													
svcpl	0x0051545f													
strbpl	r4	 [r9]	 #-582	"; 0xfffffdba"										
teqcc	r0	 pc	 asr pc											
svcpl	0x00003732													
		"; <UNDEFINED> instruction: 0x4653555f"												
strbpl	r4	 [r3]	 #-338	"; 0xfffffeae"										
cmppl	r0	 #398458880	"; 0x17c00000"											
cdpmi	12	4	 cr4	 cr15	 cr9	 {2}								
eorcc	r5	 r0	 pc	 asr pc										
ldfcse	f3	 [r0	 #-480]	"; 0xfffffe20"										
subpl	r5	 r8	 #56	10	"; 0xe000000"									
ldrbpl	r5	 [pc	 #-3840]	"; 2254 <_HEAP_SIZE+0x254>"										
svcpl	0x00544e49													
ldrbpl	r4	 [r3]	 #-326	"; 0xfffffeba"										
cfldrdmi	mvd3	 [pc	 #-216]	"; 3088 <_HEAP_SIZE+0x1088>"										
svcpl	0x005f5841													
ldrtcc	r3	 [r8]	 #-288	"; 0xfffffee0"										
ldrtcc	r3	 [r7]	 #-1588	"; 0xfffff9cc"										
teqcc	r7	 #52	"; 0x34"											
ldrcc	r3	 [r9	 #-55]!	"; 0xffffffc9"										
teqcc	r6	 r5	 lsr r1											
cfstr64mi	mvdx5	 [ip]	 {53}	"; 0x35"										
ldrbmi	r5	 [pc	 #-3840]	"; 2280 <_HEAP_SIZE+0x280>"										
subpl	r5	 pc	 #88	"; 0x58"										
svcpl	0x00002054													
ldfmie	f4	 [r2	 #-380]	"; 0xfffffe84"										
svcmi	0x00454e5f													
subpl	r5	 r6	 lr	 asr #30										
svcpl	0x00003620													
cfstr64mi	mvdx5	 [ip]	 {95}	"; 0x5f"										
strbpl	r4	 [r3	 #-833]	"; 0xfffffcbf"										
submi	r5	 r9	 #308	"; 0x134"										
svcpl	0x005f5449													
eorseq	r3	 r2	 r0	 lsr #6										
mcrmi	15	2	 r5	 cr9	 cr15	 {2}								
svcpl	0x00343654													
svcpl	0x0058414d													
eorscc	r2	 r9	 #95	"; 0x5f"										
		"; <UNDEFINED> instruction: 0x37333332"												
		"; <UNDEFINED> instruction: 0x36333032"												
		"; <UNDEFINED> instruction: 0x37343538"												
eorscc	r3	 r8	 r7	 lsr r5										
subeq	r4	 ip	 r7	 lsr ip										
svcpl	0x00755f5f													
strbvs	r6	 [lr	 -ip	 ror #30]!										
		"; <UNDEFINED> instruction: 0x6665645f"												
strbtvs	r6	 [r5]	 #-3689	"; 0xfffff197"										
svcpl	0x005f0020													
subpl	r5	 r6	 #1409286145	"; 0x54000001"										
svcpl	0x00544341													
strbpl	r4	 [r9]	 #-582	"; 0xfffffdba"										
stmdacc	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
ldrbpl	r5	 [pc	 #-3840]	"; 22f8 <_HEAP_SIZE+0x2f8>"										
ldrbmi	r5	 [pc]	 -r4	 asr #2										
svcpl	0x00544942													
ldrtcc	r2	 [r6]	 #-95	"; 0xffffffa1"										
ldmdami	pc	 {r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"						
submi	r5	 r6	 #324	"; 0x144"										
svcpl	0x005f5449													
eorseq	r3	 r5	 r0	 lsr #2										
ldmdbmi	r5	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
ldrbmi	r5	 [pc]	 -lr	 asr #8										
cmpcc	r4	 r1	 asr #6											
cmpmi	sp	 r6	 lsr pc											
subscs	r5	 pc	 r8	 asr pc	"; <UNPREDICTABLE>"									
ldrtcc	r3	 [r9]	 #-564	"; 0xfffffdcc"										
eorscc	r3	 r7	 #59768832	"; 0x3900000"										
subseq	r3	 r5	 r9	 lsr r5										
strbmi	r5	 [r5	 #-607]	"; 0xfffffda1"										
cmpmi	pc	 #1308622848	"; 0x4e000000"											
blmi	10d4760 <__undef_stack+0xfc27a0>													
movtpl	r4	 #40287	"; 0x9d5f"											
ldrbtvc	r2	 [r0]	 #-2115	"; 0xfffff7bd"										
eoreq	r2	 r0	 r2	 ror r9										
subpl	r5	 r1	 #380	"; 0x17c"										
strbmi	r5	 [r6	 #-3917]	"; 0xfffff0b3"										
subspl	r5	 r5	 #1090519040	"; 0x41000000"										
ldmdbmi	r3	 {r0	 r2	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
eorscc	r4	 r3	 #1291845632	"; 0x4d000000"										
svcpl	0x00003120													
subpl	r5	 r6	 #2080374785	"; 0x7c000001"										
svcpl	0x00544341													
strbpl	r4	 [r9]	 #-585	"; 0xfffffdb7"										
eorcc	r5	 r0	 pc	 asr pc										
cmppl	pc	 #0	30											
subcs	r4	 r4	 r7	 asr r9										
eorscc	r7	 r2	 r0	 lsr r8										
svcpl	0x00003030													
bpl	1258004 <__undef_stack+0x1146044>													
svcpl	0x00464f45													
strbmi	r4	 [lr	 -ip	 asr #30]										
mcrmi	12	2	 r4	 cr15	 cr15	 {2}								
subscs	r5	 pc	 r7	 asr #30										
svcpl	0x005f0038													
svcpl	0x00515155													
strbpl	r4	 [r9]	 #-585	"; 0xfffffdb7"										
eorcc	r5	 r0	 pc	 asr pc										
ldrbpl	r5	 [pc	 #-3840]	"; 23ac <_HEAP_SIZE+0x3ac>"										
ldmdacc	r4	 {r0	 r3	 r6	 r9	 sl	 fp	 lr}^						
subspl	r5	 r9	 pc	 asr r4										
subscs	r5	 pc	 r5	 asr #30										
ldmdbvs	r3!	 {r0	 r2	 r4	 r5	 r6	 r9	 sl	 fp	 sp	 lr}^			
strbtvs	r6	 [r5]	 #-3687	"; 0xfffff199"										
cmnvs	r8	 r0	 lsr #6											
svcpl	0x005f0072													
strbtvc	r6	 [r5]	 #-1907	"; 0xfffff88d"										
cmnvs	r2	 r3	 ror #30											
ldmdacs	r2!	 {r0	 r1	 r2	 r4	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
ldrbtvc	r5	 [r0]	 #-3935	"; 0xfffff0a1"										
svcpl	0x005f2c72													
stmdacs	r0!	 {r1	 r2	 r5	 r6	 r8	 fp	 sp}						
svcpl	0x00282d2d													
stccs	6	 cr6	 [r9	 #-380]!	"; 0xfffffe84"									
rsbscs	r5	 r2	 lr	 lsr pc										
eorscs	r2	 r0	 ip	 lsr r0										
svcpl	0x005f203f													
strbvs	r7	 [r7	 #-627]!	"; 0xfffffd8d"										
ldmdacs	r2!	 {r2	 r4	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
ldrbtvc	r5	 [r0]	 #-3935	"; 0xfffff0a1"										
svcpl	0x00202c72													
eorcs	r6	 r9	 pc	 asr r6										
stmdbvs	r8!	 {r1	 r3	 r4	 r5	 sp}								
stmdacs	r9!	 {r1	 r2	 r3	 r5	 r6	 sl	 ip	 sp	 lr}				
svcpl	0x005f282a													
cdpcc	9	2	 cr2	 cr13	 cr6	 {3}								
blcs	adf498 <__undef_stack+0x9cd4d8>													
svcpl	0x00002929													
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
cmpmi	pc	 #905969664	"; 0x36000000"											
eorcs	r6	 r9	 r8	 lsr #6										
teqcs	r3	 #99	"; 0x63"											
subeq	r4	 ip	 r0	 lsr #24										
strbmi	r5	 [r5	 #-607]	"; 0xfffffda1"										
cfldrdmi	mvd5	 [pc	 #-312]	"; 3204 <_HEAP_SIZE+0x1204>"										
svcmi	0x00545242													
cmppl	pc	 #1543503873	"; 0x5c000001"											
ldrbmi	r4	 [r4	 #-340]	"; 0xfffffeac"										
rsbsvc	r7	 r4	 #40	"; 0x28"										
stmdacs	r8!	 {r0	 r3	 r5	 sp}									
ldmdbcs	r2!	 {r4	 r5	 r6	 sl	 ip	 sp	 lr}^						
cdpvs	14	5	 cr3	 cr15	 cr13	 {1}								
svcpl	0x002e7765													
mcrvs	5	3	 r6	 cr5	 cr2	 {3}								
ldclvs	14	 cr2	 [pc	 #-464]	"; 3194 <_HEAP_SIZE+0x1194>"									
svcvs	0x00747262													
cmpvc	pc	 #-603979775	"; 0xdc000001"											
ldrbvs	r6	 [r4	 #-372]!	"; 0xfffffe8c"										
svcpl	0x005f0029													
svcpl	0x00544c46													
ldmdbmi	r3	 {r0	 r2	 r6	 ip	 lr}^								
svcpl	0x004e4f4c													
mrccs	0	1	 r2	 cr1	 cr15	 {2}								
eorscc	r3	 r2	 r1	 lsr r9										
ldmdbcc	r8!	 {r0	 r3	 r4	 r5	 r9	 ip	 sp}						
		"; <UNDEFINED> instruction: 0x37303535"												
ldrcc	r3	 [r2	 #-312]!	"; 0xfffffec8"										
ldrtmi	r2	 [r7]	 -r5	 ror #26										
cmpmi	sp	 r0	 lsl #30											
ldmdbpl	r4	 {r0	 r1	 r6	 fp	 lr}^								
svcpl	0x00534550													
eoreq	r5	 r0	 r8	 asr #30										
mcrmi	15	2	 r5	 cr9	 cr15	 {2}								
strbmi	r5	 [ip	 #-3924]	"; 0xfffff0ac"										
ldrbcc	r5	 [r4]	 -r1	 asr #6										
ldmdbpl	r4	 {r2	 r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^				
svcpl	0x005f4550													
cdpvs	12	6	 cr6	 cr15	 cr0	 {1}								
svcvs	0x006c2067													
stmdbvs	r0!	 {r1	 r2	 r3	 r5	 r6	 r8	 r9	 sl	 sp	 lr}			
svcpl	0x0000746e													
mcrmi	2	2	 r5	 cr1	 cr15	 {2}								
cmpmi	sp	 r4	 asr #30											
ldmdavc	r0!	 {r3	 r4	 r6	 sp}									
		"; <UNDEFINED> instruction: 0x66666637"												
strbtvs	r6	 [r6]	 -r6	 ror #12										
ldrbpl	r5	 [pc	 #-3840]	"; 24e4 <_HEAP_SIZE+0x4e4>"										
cmpcc	r4	 #1168	"; 0x490"											
ldmdbpl	r4	 {r1	 r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^				
svcpl	0x005f4550													
cdpvs	12	6	 cr6	 cr15	 cr0	 {1}								
cdpvs	0	7	 cr2	 cr5	 cr7	 {3}								
mcrvs	9	3	 r6	 cr7	 cr3	 {3}								
stmdbvs	r0!	 {r0	 r2	 r5	 r6	 sl	 sp	 lr}						
svcpl	0x0000746e													
submi	r4	 r4	 #24320	"; 0x5f00"										
stmdbmi	sp	 {r2	 r3	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
eorscc	r5	 r1	 lr	 asr #30										
subspl	r4	 r8	 pc	 asr r5										
stmdacs	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
ldrcc	r3	 [r0	 -sp	 lsr #6]!										
svcpl	0x005f0029													
ldrbmi	r5	 [r2]	 #-1104	"; 0xfffffbb0"										
svcpl	0x00464649													
svcpl	0x00002054													
bpl	12581ac <__undef_stack+0x11461ec>													
svcpl	0x00464f45													
mcrmi	15	2	 r4	 cr9	 cr0	 {2}								
svcpl	0x00524554													
eorseq	r2	 r4	 pc	 asr r0										
strbmi	r5	 [r5	 #-607]	"; 0xfffffda1"										
cmppl	pc	 #1308622848	"; 0x4e000000"											
svcmi	0x00545254													
cmpmi	ip	 fp	 asr #30											
eorvc	r5	 r8	 r3	 asr r4										
eorcs	r7	 r9	 r4	 ror r2										
ldrbtvc	r2	 [r0]	 #-2088	"; 0xfffff7d8"										
mcrcc	9	1	 r2	 cr13	 cr2	 {3}								
		"; <UNDEFINED> instruction: 0x77656e5f"												
ldrbvs	r5	 [r2	 #-3886]!	"; 0xfffff0d2"										
cdpcs	14	7	 cr6	 cr4	 cr5	 {3}								
rsbsvc	r7	 r4	 #2080374785	"; 0x7c000001"										
svcpl	0x006b6f74													
ldrbtvc	r6	 [r3]	 #-364	"; 0xfffffe94"										
svcpl	0x005f0029													
svcpl	0x00504656													
svcpl	0x005f5046													
svcpl	0x00003120													
cmpmi	r0	 r5	 asr #16											
mcrvs	1,30E+01	1	 r4	 cr8	 cr2	 {2}								
stclcs	13	 cr6	 [r5]	 #-388	"; 0xfffffe7c"									
strbtvc	r7	 [pc]	 #-624	"; 3498 <_HEAP_SIZE+0x1498>"										
stmdacs	r0!	 {r0	 r1	 r2	 r3	 r5	 r6	 r8	 fp	 sp}				
cmnvs	lr	 sl	 lsr #32											
eorcs	r6	 r9	 sp	 ror #10										
strbtvc	r7	 [pc]	 #-624	"; 34a8 <_HEAP_SIZE+0x14a8>"										
svcpl	0x005f006f													
subpl	r4	 r6	 #21760	"; 0x5500"										
svcpl	0x00544341													
svcpl	0x0058414d													
ldmdapl	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 sp}						
strbmi	r4	 [r6]	 -r6	 asr #12										
strbmi	r4	 [r6]	 -r6	 asr #12										
eorscc	r2	 r3	 #80	26	"; 0x1400"									
subseq	r4	 r2	 r5	 asr ip										
rsbsvc	r6	 r2	 #427819008	"; 0x19800000"										
eorvc	r7	 r8	 pc	 ror #4										
svcpl	0x005f2029													
rsbvc	r6	 r5	 #120586240	"; 0x7300000"										
ldmdacs	r2!	 {r1	 r4	 r5	 r6	 r8	 r9	 sl	 fp	 sp	 lr}^			
svcpl	0x00002970													
svcpl	0x0041485f													
strbpl	r4	 [r9]	 #-582	"; 0xfffffdba"										
		"; <UNDEFINED> instruction: 0x37205f5f"												
subpl	r4	 pc	 r0	 lsl #12										
ldclmi	14	 cr4	 [pc	 #-276]	"; 33e4 <_HEAP_SIZE+0x13e4>"									
eorcc	r5	 r0	 #4259840	"; 0x410000"										
ldrbpl	r0	 [pc	 #-48]	"; 34d0 <_HEAP_SIZE+0x14d0>"										
ldrbmi	r4	 [r5]	 -lr	 asr #4										
subspl	r5	 r4	 #2080374785	"; 0x7c000001"										
svcpl	0x004d4145													
subscs	r5	 r4	 pc	 asr #32										
ldclmi	0	 cr0	 [r4	 #-196]	"; 0xffffff3c"									
cmpmi	sp	 r0	 asr pc											
		"; <UNDEFINED> instruction: 0x36322058"												
cmppl	pc	 #0	30											
strbpl	r4	 [r3	 #-833]	"; 0xfffffcbf"										
stmdbmi	sp	 {r0	 r2	 r3	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
subscs	r5	 pc	 lr	 asr #30										
ldmdapl	r0!	 {r3	 r5	 r8	 sl	 fp	 sp}							
ldmdami	r7!	 {r0	 r4	 r5	 ip	 lr}								
ldmdapl	r0!	 {r0	 r1	 r3	 r6	 r8	 sl	 fp	 sp}					
ldmdami	r7!	 {r0	 r4	 r5	 ip	 lr}								
svcpl	0x0000294b													
smlsldmi	r5	 r9	 pc	 r3	"; <UNPREDICTABLE>"									
svcmi	0x0054415f													
svcpl	0x0043494d													
svcpl	0x0058414d													
teqcc	r2	 pc	 asr r0											
ldmdacc	r4!	 {r2	 r4	 r5	 r8	 r9	 sl	 ip	 sp}					
		"; <UNDEFINED> instruction: 0x37343633"												
cmppl	pc	 #0	30											
svcpl	0x00455a49													
svcpl	0x00002054													
movtmi	r4	 #14175	"; 0x375f"											
svcmi	0x0054415f													
svcpl	0x0043494d													
mcrmi	15	2	 r4	 cr9	 cr0	 {2}								
svcpl	0x00524554													
blmi	10d72b0 <__undef_stack+0xfc52f0>													
ldrbmi	r4	 [r2	 #-1631]	"; 0xfffff9a1"										
eorseq	r2	 r2	 r5	 asr #32										
ldmdbmi	r5	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
ldrtcc	r5	 [r6]	 #-1102	"; 0xfffffbb2"										
teqvs	r8	 #2080374785	"; 0x7c000001"											
rsbcs	r2	 r3	 r9	 lsr #32										
strpl	r2	 [r0	 #-803]!	"; 0xfffffcdd"										
svcpl	0x00004c4c													
subpl	r5	 pc	 pc	 asr r3	"; <UNPREDICTABLE>"									
ldmdavc	r0!	 {r2	 r4	 r6	 sp}									
eorscc	r3	 r0	 r0	 lsr r4										
mrrcmi	15	0	 r5	 pc	 cr0	"; <UNPREDICTABLE>"								
strbpl	r4	 [r3	 #-833]	"; 0xfffffcbf"										
subpl	r5	 r5	 sp	 asr #30										
svcmi	0x004c4953													
subscs	r5	 pc	 lr	 asr #30										
eorspl	r7	 r1	 r0	 lsr r8										
ldcmi	3	 cr3	 [r1]	 #-180	"; 0xffffff4c"									
svcpl	0x005f004b													
cmppl	r2	 #360710144	"; 0x15800000"											
svcpl	0x004e4f49													
strtcc	r2	 [r2]	 #-95	"; 0xffffffa1"										
teqcc	lr	 #3014656	"; 0x2e0000"											
teqcc	r0	 r0	 lsr #4											
eorscc	r3	 r3	 #52	"; 0x34"										
eorvc	r2	 r8	 r0	 lsr r0										
ldrbvs	r6	 [r2	 #-1394]!	"; 0xfffffa8e"										
cmnvc	r1	 #108	10	"; 0x1b000000"										
eoreq	r2	 r2	 r5	 ror #18										
usaxmi	r5	 r3	 pc	"; <UNPREDICTABLE>"										
strbpl	r4	 [r3]	 #-338	"; 0xfffffeae"										
cmppl	r0	 #398458880	"; 0x17c00000"											
cdpmi	12	4	 cr4	 cr15	 cr9	 {2}								
eorcc	r5	 r0	 pc	 asr pc										
ldfcse	f3	 [r0	 #-480]	"; 0xfffffe20"										
subseq	r4	 r2	 r7	 lsr r8										
ldrbvs	r6	 [sl	 #-2419]!	"; 0xfffff68d"										
ldrbvs	r7	 [r0	 #-2420]!	"; 0xfffff68c"										
cmpvc	pc	 #0	30											
cmnvs	r4	 #112	10	"; 0x1c000000"										
svcpl	0x0028725f													
rsbsvc	r7	 r4	 #95	"; 0x5f"										
cmpvs	pc	 #44	30	"; 0xb0"										
subsvc	r5	 pc	 ip	 lsr #30										
svcpl	0x005f2029													
ldrbtvc	r7	 [r5]	 #-115	"; 0xffffff8d"										
cmnvs	r2	 r3	 ror #30											
ldmdacs	r2!	 {r0	 r1	 r2	 r4	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
ldrbtvc	r5	 [r0]	 #-3935	"; 0xfffff0a1"										
svcpl	0x00202c72													
eorcs	r6	 ip	 pc	 asr r3										
ldmdbcs	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
ldrbpl	r5	 [pc	 #-3840]	"; 2754 <_HEAP_SIZE+0x754>"										
		"; <UNDEFINED> instruction: 0x465f5153"												
svcpl	0x00544942													
eorscc	r2	 r3	 #95	"; 0x5f"										
ldmdami	pc	 {r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"						
submi	r5	 r9	 #260	"; 0x104"										
svcpl	0x005f5449													
svcpl	0x00003820													
mcrmi	5	2	 r5	 cr9	 cr15	 {2}								
subspl	r5	 r4	 #84	"; 0x54"										
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
strtcc	r5	 [r0]	 #-3935	"; 0xfffff0a1"										
ldmdbcc	r4!	 {r1	 r4	 r5	 r8	 fp	 ip	 sp}						
ldmdbcc	r2!	 {r1	 r2	 r4	 r5	 r8	 r9	 sl	 ip	 sp}				
svcpl	0x00005535													
svcpl	0x00534d5f													
ldrbvs	r7	 [r0	 #-2420]!	"; 0xfffff68c"										
subseq	r5	 pc	 r3	 ror pc	"; <UNPREDICTABLE>"									
movtmi	r5	 #32607	"; 0x7f5f"											
strbpl	r5	 [r1]	 #-3907	"; 0xfffff0bd"										
movtmi	r4	 #40271	"; 0x9d4f"											
cmpmi	r8	 pc	 asr r3											
svcpl	0x00323352													
svcmi	0x004c5f54													
ldrbmi	r4	 [pc]	 -r3	 asr #22										
subcs	r4	 r5	 r2	 asr r5										
strbtvs	r0	 [r6]	 #-50	"; 0xffffffce"										
strbtvc	r7	 [r5]	 #-863	"; 0xfffffca1"										
ldmdbvc	r4!	 {r5	 r8	 r9	 sl	 fp	 ip	 lr}^						
svcpl	0x00736570													
cmpvc	pc	 #1711276032	"; 0x66000000"											
svcpl	0x00007465													
mcrmi	5	2	 r5	 cr9	 cr15	 {2}								
svcpl	0x00363154													
svcpl	0x0058414d													
ldrcc	r2	 [r6	 #-95]!	"; 0xffffffa1"										
eorseq	r3	 r5	 r5	 lsr r3										
stmdami	r3	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
subsmi	r5	 pc	 #268435460	"; 0x10000004"										
svcpl	0x005f5449													
svcpl	0x00003820													
cdpmi	8	4	 cr5	 cr6	 cr5	 {2}								
ldmdacs	r2	 {r4	 r6	 sl	 ip	 lr}^								
strbvs	r6	 [sp	 #-366]!	"; 0xfffffe92"										
svcvs	0x0072702c													
eorcs	r6	 r9	 r4	 ror pc										
vmulvs.f32	s4	 s0	 s17											
stmdbcs	r5!	 {r0	 r5	 r6	 r8	 sl	 fp	 sp	 lr}^					
svcvs	0x00727020													
svcpl	0x00006f74													
mcrmi	5	2	 r5	 cr9	 cr15	 {2}								
stmdapl	r1	 {r2	 r4	 r6	 r8	 sl	 fp	 lr}^						
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
teqcc	r0	 pc	 asr pc											
		"; <UNDEFINED> instruction: 0x36343438"												
eorscc	r3	 r4	 r7	 lsr r4										
eorscc	r3	 r7	 r7	 lsr r3										
teqcc	r5	 r9	 lsr r5											
ldrpl	r3	 [r5	 #-310]!	"; 0xfffffeca"										
svcpl	0x00004c4c													
cmpmi	r2	 pc	 asr r6											
ldrbmi	r5	 [pc	 #-1091]	"; 3305 <_HEAP_SIZE+0x1305>"										
mcrrmi	3	5	 r5	 r9	 cr0									
svcpl	0x005f4e4f													
cmncc	r8	 r0	 lsr #32											
ldrcc	r2	 [r1	 #-3408]!	"; 0xfffff2b0"										
svcpl	0x005f0052													
movtmi	r5	 #17491	"; 0x4453"											
movtpl	r4	 #63583	"; 0xf85f"											
svcpl	0x00444554													
eorseq	r2	 r1	 pc	 asr r0										
mrcmi	15	2	 r5	 cr3	 cr15	 {2}								
eorcc	r5	 r0	 r0	 asr r4										
eorscc	r3	 r8	 r8	 ror r0										
svcpl	0x005f0030													
ldclmi	14	 cr4	 [r4	 #-292]	"; 0xfffffedc"									
ldclmi	8	 cr5	 [pc	 #-260]	"; 3680 <_HEAP_SIZE+0x1680>"									
svcpl	0x005f5841													
eorscc	r3	 r2	 #32	18	"; 0x80000"									
eorscc	r3	 r7	 #-872415232	"; 0xcc000000"										
ldmdacc	r6!	 {r4	 r5	 r8	 r9	 ip	 sp}							
		"; <UNDEFINED> instruction: 0x37373435"												
		"; <UNDEFINED> instruction: 0x37303835"												
svcpl	0x00004c4c													
mcrvs	15	3	 r5	 cr9	 cr15	 {2}								
ldrbtvc	r5	 [r0]	 #-3956	"; 0xfffff08c"										
		"; <UNDEFINED> instruction: 0x66696472"												
svcpl	0x00745f66													
svcpl	0x00002068													
cmpmi	r7	 #84	30	"; 0x150"										
subscs	r4	 r2	 r8	 asr #2										
strbpl	r5	 [r1]	 #-3840	"; 0xfffff100"										
submi	r5	 r9	 #84	4	"; 0x40000005"									
stmdacs	r5	 {r0	 r2	 r4	 r6	 sl	 ip	 lr}^						
rsbsvc	r7	 r4	 #1627389952	"; 0x61000000"										
svcpl	0x00202973													
ldrbtvc	r6	 [r4]	 #-351	"; 0xfffffea1"										
strbvc	r6	 [r2	 #-2418]!	"; 0xfffff68e"										
svcpl	0x005f6574													
strbtvc	r2	 [r1]	 #-2080	"; 0xfffff7e0"										
ldmdbcs	r3!	 {r2	 r4	 r5	 r6	 r9	 ip	 sp	 lr}^					
subspl	r5	 pc	 r0	 lsl #30										
stfmie	f4	 [r7	 #-328]	"; 0xfffffeb8"										
ldrbmi	r5	 [r2	 #-3905]	"; 0xfffff0bf"										
stmdbmi	r6	 {r2	 r6	 r8	 sl	 lr}^								
ldrbmi	r4	 [pc	 #-1358]	"; 32aa <_HEAP_SIZE+0x12aa>"										
cmpmi	lr	 r8	 asr r4											
teqcc	r0	 sp	 asr #10											
cdpvs	15	5	 cr5	 cr15	 cr0	 {0}								
svcpl	0x00646565													
cmnvs	r6	 pc	 asr pc											
cmnvc	r9	 #24320	"; 0x5f00"											
svcpl	0x00002074													
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
movtpl	r4	 #5727	"; 0x165f"											
svcpl	0x00343654													
svcpl	0x0058414d													
eorscc	r2	 r9	 #95	"; 0x5f"										
		"; <UNDEFINED> instruction: 0x37333332"												
		"; <UNDEFINED> instruction: 0x36333032"												
		"; <UNDEFINED> instruction: 0x37343538"												
eorscc	r3	 r8	 r7	 lsr r5										
subeq	r4	 ip	 r7	 lsr ip										
ldclvs	15	 cr5	 [r4	 #-304]!	"; 0xfffffed0"									
stclvs	14	 cr6	 [r1	 #-448]!	"; 0xfffffe40"									
mcrrmi	6	2	 r4	 r9	 cr0									
stclmi	14	 cr4	 [r1	 #-276]	"; 0xfffffeec"									
cmpmi	sp	 r5	 asr #30											
subspl	r0	 pc	 #88	"; 0x58"										
strbpl	r4	 [lr]	 #-1349	"; 0xfffffabb"										
strbmi	r4	 [sp	 #-1375]	"; 0xfffffaa1"										
mcrmi	7	2	 r4	 cr5	 cr2	 {2}								
cmppl	pc	 #1097728	"; 0x10c000"											
subcs	r5	 r5	 r9	 asr #20										
svcpl	0x00003532													
mcrmi	5	2	 r4	 cr5	 cr2	 {2}								
stmdami	r3	 {r2	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
svcpl	0x004b4345													
subpl	r4	 r5	 #4416	"; 0x1140"										
movtmi	r4	 #58695	"; 0xe547"											
ldrbtvc	r2	 [r0]	 #-2137	"; 0xfffff7a7"										
eoreq	r2	 r0	 r2	 ror r9										
smlsldpl	r4	 r5	 pc	 lr	"; <UNPREDICTABLE>"									
svcpl	0x0042494c													
cmppl	r2	 #360710144	"; 0x15800000"											
subcs	r4	 lr	 r9	 asr #30										
eorcc	r3	 lr	 r2	 lsr #4										
eoreq	r3	 r2	 lr	 lsr #32										
stmdbmi	r6	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
ldrbmi	r4	 [r4	 #-2382]	"; 0xfffff6b2"										
strbpl	r4	 [r1]	 #-3423	"; 0xfffff2a1"										
cdpmi	15	4	 cr5	 cr15	 cr8	 {2}								
svcpl	0x005f594c													
svcpl	0x00003020													
movtmi	r4	 #14175	"; 0x375f"											
svcmi	0x0054415f													
svcpl	0x0043494d													
cdpmi	12	4	 cr4	 cr15	 cr12	 {2}								
svcmi	0x004c5f47													
ldrbmi	r4	 [pc]	 -r3	 asr #22										
subcs	r4	 r5	 r2	 asr r5										
svcpl	0x005f0032													
svcpl	0x00544c46													
svcpl	0x0058414d													
svcpl	0x00505845													
eorscc	r2	 r1	 #95	"; 0x5f"										
svcpl	0x005f0038													
cfstrdmi	mvd5	 [pc	 #-260]	"; 37ec <_HEAP_SIZE+0x17ec>"										
cmpmi	pc	 r9	 asr #6											
subspl	r5	 pc	 #-1073741808	"; 0xc0000010"										
strtcc	r4	 [r0]	 #-3141	"; 0xfffff3bb"										
ldrbmi	r5	 [r2	 #-3840]	"; 0xfffff100"										
svcpl	0x00544e45													
lfmmi	f4	2	 [r2]	 {77}	"; 0x4d"									
cmppl	pc	 #1104	"; 0x450"											
ldrbmi	r4	 [r4	 #-340]	"; 0xfffffeac"										
rsbsvc	r7	 r4	 #40	"; 0x28"										
stmdacs	r8!	 {r0	 r3	 r5	 sp}									
ldmdbcs	r2!	 {r4	 r5	 r6	 sl	 ip	 sp	 lr}^						
cdpvs	14	5	 cr3	 cr15	 cr13	 {1}								
svcpl	0x002e7765													
mcrvs	5	3	 r6	 cr5	 cr2	 {3}								
ldclvs	14	 cr2	 [pc	 #-464]	"; 375c <_HEAP_SIZE+0x175c>"									
strbvs	r7	 [ip	 #-610]!	"; 0xfffffd9e"										
ldrbtvc	r5	 [r3]	 #-3950	"; 0xfffff092"										
stmdbcs	r5!	 {r0	 r5	 r6	 sl	 ip	 sp	 lr}^						
ldrbmi	r5	 [pc]	 #-3840	"; 393c <_HEAP_SIZE+0x193c>"										
eorscc	r4	 r3	 #335544321	"; 0x14000001"										
mcrmi	13	2	 r4	 cr9	 cr15	 {2}								
subspl	r4	 r8	 pc	 asr r5										
stmdacs	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
ldmdbcs	r4!	 {r0	 r2	 r3	 r5	 r8	 fp	 ip	 sp}					
ldrbmi	r5	 [pc]	 #-3840	"; 3954 <_HEAP_SIZE+0x1954>"										
eorscc	r4	 r3	 #335544321	"; 0x14000001"										
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
subspl	r4	 r8	 pc	 asr r5										
stmdbcc	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
subspl	r0	 pc	 #55	"; 0x37"										
strbpl	r4	 [lr]	 #-1349	"; 0xfffffabb"										
mcrmi	2	2	 r5	 cr1	 cr15	 {2}								
svcpl	0x00383444													
stmdacs	r4	 {r0	 r6	 sl	 lr}^									
ldmdbcs	r2!	 {r4	 r5	 r6	 sl	 ip	 sp	 lr}^						
eorvc	r2	 r8	 r0	 lsr #16										
sfmcs	f7	4	 [r9	 #-464]!	"; 0xfffffe30"									
strbvs	r5	 [lr	 #-3902]!	"; 0xfffff0c2"										
subsvc	r2	 pc	 #1904	"; 0x770"										
strbtvc	r6	 [lr]	 #-1381	"; 0xfffffa9b"										
ldrbtcc	r5	 [r2]	 #-3886	"; 0xfffff0d2"										
cmpvs	pc	 r8	 lsr lr	"; <UNPREDICTABLE>"										
eoreq	r6	 r9	 r4	 ror #8										
mcrmi	2	2	 r5	 cr1	 cr15	 {2}								
svcpl	0x00383444													
strbmi	r4	 [r5]	 #-1363	"; 0xfffffaad"										
stmdacs	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 ip	 sp}				
rsbvs	r7	 r1	 #48	16	"; 0x300000"									
eoreq	r6	 r9	 r3	 ror #8										
strbpl	r4	 [pc]	 #-3679	"; 39b8 <_HEAP_SIZE+0x19b8>"										
strbpl	r5	 [pc	 -r8	 asr #4]										
svcpl	0x005f0020													
cfstrdmi	mvd4	 [r2]	 {76}	"; 0x4c"										
cmppl	r0	 #398458880	"; 0x17c00000"											
cdpmi	12	4	 cr4	 cr15	 cr9	 {2}								
eorcc	r5	 r0	 #380	"; 0x17c"										
eorscc	r3	 r2	 lr	 lsr #4										
eorscc	r3	 r6	 r4	 lsr r4										
ldrcc	r3	 [r2	 #-2356]!	"; 0xfffff6cc"										
teqcc	r1	 #48	6	"; 0xc0000000"										
teqcc	sp	 r1	 lsr r5											
svcpl	0x00004c36													
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
svcpl	0x00525450													
ldrbmi	r5	 [r0	 #-2388]	"; 0xfffff6ac"										
stmdbvs	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
svcpl	0x0000746e													
ldrbmi	r4	 [r6	 #-328]	"; 0xfffffeb8"										
ldrbmi	r5	 [r4]	 #-863	"; 0xfffffca1"										
svcpl	0x00002043													
cmpmi	r3	 pc	 asr r5											
ldclmi	3	 cr4	 [r5	 #-268]	"; 0xfffffef4"									
mcrmi	13	2	 r4	 cr9	 cr15	 {2}								
eorcc	r5	 r0	 pc	 asr pc										
ldmdami	r5	 {r1	 r2	 r3	 r5	 ip	 sp}^							
stclvs	0	 cr0	 [r3]	 #-300	"; 0xfffffed4"									
ldrbvs	r6	 [r2	 #-357]!	"; 0xfffffe9b"										
eorvc	r7	 r8	 r2	 ror r2										
svcpl	0x005f2029													
strbvs	r6	 [ip	 #-883]!	"; 0xfffffc8d"										
rsbvc	r7	 r5	 #268435462	"; 0x10000006"										
ldmdbcs	r0!	 {r1	 r4	 r5	 r6	 fp	 sp}^							
ldrbpl	r5	 [pc	 #-3840]	"; 2b3c <_HEAP_SIZE+0xb3c>"										
cmpmi	r2	 r3	 asr r6											
ldmdbmi	pc	 {r0	 r1	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"						
svcpl	0x00544942													
eorseq	r2	 r0	 pc	 asr r0										
rsbvc	r6	 r3	 #100	10	"; 0x19000000"									
rsbseq	r7	 r4	 r9	 ror r0										
ldmdbmi	r5	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
ldrbmi	r5	 [pc]	 -lr	 asr #8										
cmpcc	r4	 #67108865	"; 0x4000001"											
ldmdbpl	r4	 {r1	 r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^				
svcpl	0x005f4550													
cmnvc	lr	 #32	10	"; 0x8000000"										
strbvs	r6	 [lr	 #-1897]!	"; 0xfffff897"										
cdpvs	0	6	 cr2	 cr9	 cr4	 {3}								
subspl	r0	 pc	 #116	"; 0x74"										
strbpl	r4	 [lr]	 #-1349	"; 0xfffffabb"										
mcrrmi	13	5	 r4	 r2	 cr15									
cmppl	pc	 #1104	"; 0x450"											
ldrbmi	r4	 [r4	 #-340]	"; 0xfffffeac"										
rsbsvc	r7	 r4	 #40	"; 0x28"										
stmdacs	r8!	 {r0	 r3	 r5	 sp}									
ldmdbcs	r2!	 {r4	 r5	 r6	 sl	 ip	 sp	 lr}^						
cdpvs	14	5	 cr3	 cr15	 cr13	 {1}								
svcpl	0x002e7765													
mcrvs	5	3	 r6	 cr5	 cr2	 {3}								
ldclvs	1,40E+01	 cr2	 [pc	 #-464]	"; 38d4 <_HEAP_SIZE+0x18d4>"									
cdpvs	12	6	 cr6	 cr5	 cr2	 {3}								
cmnvs	r4	 pc	 asr r3											
eoreq	r6	 r9	 r4	 ror r5										
strbmi	r5	 [r4	 #-3935]	"; 0xfffff0a1"										
ldmdacc	r2!	 {r0	 r1	 r6	 r8	 ip	 sp}							
mcrmi	13	2	 r4	 cr1	 cr15	 {2}								
stmdbmi	r4	 {r2	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
subscs	r5	 pc	 r7	 asr #30										
svcpl	0x00003433													
ldfmie	f4	 [r2	 #-380]	"; 0xfffffe84"										
svcmi	0x00454e5f													
eorseq	r2	 r1	 lr	 asr #32										
strbmi	r5	 [r5	 #-607]	"; 0xfffffda1"										
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
ldmdacs	r4	 {r1	 r2	 r3	 r6	 r8	 fp	 lr}^						
ldmdbcs	r2!	 {r1	 r2	 r4	 r5	 r6	 r8	 sp	 lr}^					
eorcc	r7	 r0	 r0	 lsr #22										
stmdacs	r6!	 {r2	 r3	 r5	 sp}									
ldmdbcs	r2!	 {r1	 r2	 r4	 r5	 r6	 r8	 sp	 lr}^					
cmpvc	pc	 #46	30	"; 0xb8"										
vldmdbpl	r0!	 {d5-<overflow reg d55>}												
stmdacs	r6!	 {r2	 r3	 r5	 sp}									
ldmdbcs	r2!	 {r1	 r2	 r4	 r5	 r6	 r8	 sp	 lr}^					
cmpvc	pc	 #46	30	"; 0xb8"										
vldmdbpl	r1!	 {d5-<overflow reg d55>}												
stmdacs	r6!	 {r2	 r3	 r5	 sp}									
ldmdbcs	r2!	 {r1	 r2	 r4	 r5	 r6	 r8	 sp	 lr}^					
cmpvc	pc	 #46	30	"; 0xb8"										
vldmdbpl	r2!	 {d5-<overflow reg d55>}												
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
sfmcs	f2	4	 [r2]	 #-128	"; 0xffffff80"									
eorcs	r3	 ip	 r0	 lsr #32										
stccs	3,00E+00	 cr4	 [r2]	 #-136	"; 0xffffff78"									
eorcs	r3	 ip	 r0	 lsr #32										
mrrcmi	14	5	 r4	 r5	 cr15									
svcpl	0x00202c4c													
cfstr64mi	mvdx5	 [ip]	 {78}	"; 0x4e"										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
strbpl	r5	 [lr	 #-3872]	"; 0xfffff0e0"										
eorcs	r4	 ip	 ip	 asr #24										
mrrcmi	14	5	 r4	 r5	 cr15									
eorcc	r2	 r0	 ip	 asr #24										
cdpmi	0	5	 cr2	 cr15	 cr12	 {1}								
mcrrcs	12	5	 r4	 ip	 cr5									
blvc	8227d8 <__undef_stack+0x710818>													
eorcs	r3	 ip	 r0	 lsr #32										
mrrcmi	14	5	 r4	 r5	 cr15									
eorcs	r2	 r0	 #76	24	"; 0x4c00"									
blvc	80ebf0 <__undef_stack+0x6fcc30>													
eorcc	r2	 r0	 r0	 lsr ip										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
eorcs	r3	 ip	 r0	 lsr #32										
eorcc	r2	 r0	 r0	 lsr ip										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r7	 ip	 r0	 lsr sp										
teqcc	r0	 r0	 lsr ip											
rsbscs	r2	 fp	 ip	 lsr #32										
cmpmi	r2	 fp	 ror pc											
ldmdacc	r4!	 {r1	 r2	 r3	 r6	 sl	 lr}							
strbmi	r5	 [r5	 #-863]	"; 0xfffffca1"										
ldccs	15	 cr5	 [r0]	 #-272	"; 0xfffffef0"									
cmpmi	r2	 r0	 lsr #30											
ldmdacc	r4!	 {r1	 r2	 r3	 r6	 sl	 lr}							
strbmi	r5	 [r5	 #-863]	"; 0xfffffca1"										
ldccs	15	 cr5	 [r1]	 #-272	"; 0xfffffef0"									
cmpmi	r2	 r0	 lsr #30											
ldmdacc	r4!	 {r1	 r2	 r3	 r6	 sl	 lr}							
strbmi	r5	 [r5	 #-863]	"; 0xfffffca1"										
ldcvc	15	 cr5	 [r2	 #-272]!	"; 0xfffffef0"									
svcpl	0x007b202c													
strbmi	r4	 [lr]	 #-338	"; 0xfffffeae"										
ldclmi	8	 cr3	 [pc	 #-208]	"; 3af8 <_HEAP_SIZE+0x1af8>"									
svcpl	0x00544c55													
svcpl	0x00202c30													
strbmi	r4	 [lr]	 #-338	"; 0xfffffeae"										
ldclmi	8	 cr3	 [pc	 #-208]	"; 3b08 <_HEAP_SIZE+0x1b08>"									
svcpl	0x00544c55													
svcpl	0x00202c31													
strbmi	r4	 [lr]	 #-338	"; 0xfffffeae"										
ldclmi	8	 cr3	 [pc	 #-208]	"; 3b18 <_HEAP_SIZE+0x1b18>"									
svcpl	0x00544c55													
eorcs	r7	 ip	 r2	 lsr sp										
mcrmi	2	2	 r5	 cr1	 cr15	 {2}								
svcpl	0x00383444													
subcs	r4	 r4	 r1	 asr #8										
blvc	80edf4 <__undef_stack+0x6fce34>													
blvc	80ecc4 <__undef_stack+0x6fcd04>													
ldclcs	13	 cr7	 [sp]	 #-192	"; 0xffffff40"									
ldccs	11	 cr7	 [r0]	 #-128	"; 0xffffff80"									
vldmdbvc	r0!	 {d7-d22}												
blvc	80ee08 <__undef_stack+0x6fce48>													
blvc	80ecd8 <__undef_stack+0x6fcd18>													
ldclcs	13	 cr7	 [sp]	 #-192	"; 0xffffff40"									
sfmcs	f2	4	 [r2]	 #-128	"; 0xffffff80"									
sfmcs	f2	4	 [r2]	 #-128	"; 0xffffff80"									
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 fp	 ror r0										
ldclvc	0	 cr3	 [sp	 #-492]!	"; 0xfffffe14"									
rsbscc	r2	 fp	 ip	 lsr #32										
rsbscc	r2	 fp	 ip	 lsr #32										
eorcs	r7	 ip	 sp	 ror sp										
eorcs	r3	 ip	 fp	 ror r0										
ldclvc	0	 cr3	 [sp	 #-492]!	"; 0xfffffe14"									
rsbscc	r2	 fp	 ip	 lsr #32										
rsbscc	r2	 fp	 ip	 lsr #32										
eorcs	r7	 ip	 sp	 ror sp										
eorcs	r3	 ip	 fp	 ror r0										
ldclvc	0	 cr3	 [sp	 #-492]!	"; 0xfffffe14"									
stcvc	13	 cr7	 [r0	 #-128]!	"; 0xffffff80"									
subspl	r2	 pc	 #44	"; 0x2c"										
strbpl	r4	 [lr]	 #-1349	"; 0xfffffabb"										
stmdbmi	lr	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 fp	 lr}^				
strbpl	r5	 [r1]	 #-3924	"; 0xfffff0ac"										
strbpl	r5	 [r9]	 #-2117	"; 0xfffff7bb"										
strbpl	r5	 [lr	 #-3872]	"; 0xfffff0e0"										
eorcs	r4	 ip	 ip	 asr #24										
strbpl	r5	 [lr	 #-3963]	"; 0xfffff085"										
eorcs	r4	 ip	 ip	 asr #24										
svcpl	0x00202c30													
cfstr64mi	mvdx5	 [ip]	 {78}	"; 0x4e"										
rsbseq	r2	 sp	 sp	 ror r0										
subsvc	r7	 pc	 #104	14	"; 0x1a00000"									
ldclvs	3	 cr7	 [r5]	 #-404	"; 0xfffffe6c"									
svcpl	0x005f0074													
svcpl	0x00544c46													
stmdbmi	r4	 {r1	 r4	 r6	 r8	 lr}^								
subscs	r5	 pc	 r8	 asr pc	"; <UNPREDICTABLE>"									
subsmi	r0	 pc	 #50	"; 0x32"										
		"; <UNDEFINED> instruction: 0x575f4453"												
subpl	r4	 r1	 #4390912	"; 0x430000"										
subscs	r5	 pc	 pc	 asr r4	"; <UNPREDICTABLE>"									
ldmdbmi	pc	 {r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"						
ldrbmi	r5	 [pc]	 -lr	 asr #8										
ldmdacc	r4	 {r0	 r6	 r8	 r9	 ip	 lr}^							
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
eorcc	r5	 r0	 #380	"; 0x17c"										
ldrtcc	r3	 [r7]	 #-1073	"; 0xfffffbcf"										
ldrtcc	r3	 [r6]	 #-824	"; 0xfffffcc8"										
svcpl	0x005f0037													
ldrbmi	r4	 [sl	 #-2387]	"; 0xfffff6ad"										
subspl	r5	 r9	 pc	 asr r4										
subscs	r5	 pc	 r5	 asr #30										
ldmdbvs	r3!	 {r0	 r2	 r4	 r5	 r6	 r9	 sl	 fp	 sp	 lr}^			
strbtvs	r6	 [r5]	 #-3687	"; 0xfffff199"										
strbtvc	r6	 [lr]	 #-2336	"; 0xfffff6e0"										
svcpl	0x00545f00													
ldrbmi	r5	 [r2]	 #-1104	"; 0xfffffbb0"										
svcpl	0x00464649													
svcpl	0x005f0020													
cmpmi	ip	 r5	 asr ip											
ldclmi	3	 cr4	 [r5	 #-268]	"; 0xfffffef4"									
stmdbmi	r2	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 sl	 lr}^				
subscs	r5	 pc	 r4	 asr pc	"; <UNPREDICTABLE>"									
svcpl	0x00003233													
movtmi	r4	 #64607	"; 0xfc5f"											
cdpmi	15	4	 cr5	 cr9	 cr11	 {2}								
teqvs	r8	 #1224736768	"; 0x49000000"											
cmnvc	r3	 #108	2											
cmnvs	pc	 #44	24	"; 0x2c00"										
teqvc	r0	 #1753088	"; 0x1ac000"											
ldmdbvs	r4!	 {r2	 r4	 r5	 r6	 r8	 sp	 lr}^						
cdpvs	0,00E+00	6	 cr2	 cr9	 cr3	 {3}								
svcvs	0x006c2074													
fstmdbxcc	r0!	 {d6-d54}	";@ Deprecated"											
eorseq	r3	 fp	 r0	 lsr #32										
svcvs	0x006c5f5f													
cmpvs	pc	 r3	 ror #22											
ldmdbvs	r5!	 {r0	 r1	 r5	 r6	 r8	 ip	 sp	 lr}^					
cfstr32vs	mvfx6	 [r8]	 #-456	"; 0xfffffe38"										
stmdbcs	fp!	 {r0	 r1	 r2	 r3	 r5	 r6	 r8	 r9	 sp	 lr}^			
cmpmi	pc	 #32	16	"; 0x200000"										
svcpl	0x00545341													
strbmi	r4	 [r9]	 #-3926	"; 0xfffff0aa"										
eoreq	r3	 r9	 r0	 lsr #32										
ldrbmi	r5	 [r4]	 #-863	"; 0xfffffca1"										
svcpl	0x00464544													
eoreq	r5	 r0	 r8	 asr #30										
stmdapl	r5	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
svcpl	0x005f0050													
strbmi	r4	 [lr	 -ip	 asr #30]										
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
eorcc	r5	 r0	 #380	"; 0x17c"										
ldrtcc	r3	 [r7]	 #-1073	"; 0xfffffbcf"										
ldrtcc	r3	 [r6]	 #-824	"; 0xfffffcc8"										
svcpl	0x00004c37													
movtmi	r4	 #14175	"; 0x375f"											
svcmi	0x0054415f													
svcpl	0x0043494d													
subpl	r4	 pc	 #5439488	"; 0x530000"										
svcmi	0x004c5f54													
ldrbmi	r4	 [pc]	 -r3	 asr #22										
subcs	r4	 r5	 r2	 asr r5										
svcpl	0x005f0032													
blvs	18dfb60 <__undef_stack+0x17cdba0>													
cmnvc	r3	 pc	 asr r1											
ldrbvs	r6	 [r2	 #-2421]!	"; 0xfffff68b"										
cmnvs	r5	 #-268435451	"; 0xf0000005"											
ldmdbvs	r3!	 {r0	 r2	 r4	 r5	 r6	 r9	 ip	 sp	 lr}^				
cfstr32vs	mvfx6	 [r8]	 #-472	"; 0xfffffe28"										
stmdbcs	fp!	 {r0	 r1	 r2	 r3	 r5	 r6	 r8	 r9	 sp	 lr}^			
cmpmi	pc	 #32	16	"; 0x200000"										
svcpl	0x00545341													
strbmi	r4	 [r9]	 #-3926	"; 0xfffff0aa"										
eoreq	r3	 r9	 r0	 lsr #32										
cmnvs	r3	 #380	"; 0x17c"											
rsbvc	r6	 r1	 #108	10	"; 0x1b000000"									
ldmdacs	r2!	 {r0	 r2	 r5	 r6	 r9	 ip	 sp	 lr}^					
stmdacs	r0!	 {r4	 r5	 r6	 r8	 fp	 sp}							
stmdbvs	pc!	 {r3	 r5	 r9	 sl	 ip	 sp	 lr}^	"; <UNPREDICTABLE>"					
stmdacs	r8!	 {r2	 r5	 r6	 r8	 fp	 sp}							
mcrcc	9	1	 r2	 cr13	 cr0	 {3}								
cmnvs	ip	 pc	 asr r6											
strtcs	r7	 [r0]	 -r7	 ror #6										
ldmdacs	lr!	 {r0	 r2	 r3	 r4	 r5	 sp}^							
ldrbmi	r5	 [r3	 #-3935]	"; 0xfffff0a1"										
svcpl	0x007c5252													
svcmi	0x0045535f													
stmdbcs	r9!	 {r1	 r2	 r6	 r8	 fp	 sp}							
ldrbmi	r5	 [pc]	 -r0	 lsl #30										
cfldrdmi	mvd5	 [pc	 #-304]	"; 3ce8 <_HEAP_SIZE+0x1ce8>"										
cmpcc	pc	 r9	 asr #28											
stmdapl	r5	 {r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^					
subscs	r5	 pc	 r0	 asr pc	"; <UNPREDICTABLE>"									
ldrcc	r2	 [r3	 -r8	 lsr #26]!										
cmppl	pc	 #41	"; 0x29"											
strbmi	r4	 [lr	 #-1865]	"; 0xfffff8b7"										
ldmdbvs	r3!	 {r2	 r6	 sp}^										
strbtvs	r6	 [r5]	 #-3687	"; 0xfffff199"										
cmppl	pc	 #0	30											
subcs	r4	 r6	 sp	 asr #4										
eorscc	r7	 r0	 r0	 lsr r8										
svcpl	0x00003038													
stmdami	r3	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 ip	 lr}^		
lfmmi	f5	2	 [pc	 #-260]	"; 3d4c <_HEAP_SIZE+0x1d4c>"									
svcpl	0x005f4e49													
subseq	r3	 r5	 r0	 lsr #32										
submi	r5	 r4	 #380	"; 0x17c"										
cmpmi	r8	 ip	 asr #30											
mcrmi	15	2	 r5	 cr9	 cr3	 {2}								
stmdbmi	lr	 {r1	 r2	 r6	 r8	 fp	 lr}^							
svcpl	0x005f5954													
svcpl	0x00003120													
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
movtpl	r4	 #5727	"; 0x165f"											
svcpl	0x00323354													
ldrbmi	r5	 [r0	 #-2388]	"; 0xfffff6ac"										
stmdbvs	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
svcpl	0x0000746e													
movtmi	r5	 #4959	"; 0x135f"											
svcpl	0x004d5543													
strbpl	r4	 [r9]	 #-585	"; 0xfffffdb7"										
stmdacc	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
cdpmi	15	5	 cr5	 cr15	 cr0	 {0}								
stmdbmi	ip	 {r0	 r2	 r6	 r8	 r9	 sl	 ip	 lr}^					
svcpl	0x00485f42													
eorseq	r2	 r1	 pc	 asr r0										
ldmdbmi	r3	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
		"; <UNDEFINED> instruction: 0x464f455a"												
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
strtcc	r5	 [r0]	 #-3935	"; 0xfffff0a1"										
strbvc	r5	 [r6	 #-3840]!	"; 0xfffff100"										
cmnvs	pc	 #28160	"; 0x6e00"											
stclvs	6	 cr6	 [r9]	 #-428	"; 0xfffffe54"									
rsbvc	r2	 r6	 r5	 ror #16										
stmdacs	r8!	 {r0	 r3	 r5	 sp}									
ldmdbcs	r0!	 {r3	 r5	 r9	 sl	 sp	 lr}^							
ldrbvs	r3	 [pc]	 -sp	 lsr #28										
cmnvc	r7	 #108	2											
svcpl	0x00202620													
ldrbpl	r5	 [r3]	 #-863	"; 0xfffffca1"										
svccc	0x00202952													
bcc	80ff68 <__undef_stack+0x6fdfa8>													
mrrcvs	15	2	 r5	 pc	 cr0	"; <UNPREDICTABLE>"								
svcpl	0x006b636f													
strbvs	r6	 [ip	 #-1394]!	"; 0xfffffa8e"										
svcpl	0x00657361													
strbvc	r6	 [r3	 #-1394]!	"; 0xfffffa8e"										
		"; <UNDEFINED> instruction: 0x76697372"												
strtvs	r2	 [r8]	 -r5	 ror #16										
mcrcc	9	1	 r2	 cr13	 cr0	 {3}								
cmnvs	pc	 #24320	"; 0x5f00"											
eoreq	r2	 r9	 fp	 ror #18										
mcrmi	1,50E+01	2	 r5	 cr9	 cr15	 {2}								
stmdapl	r1	 {r2	 r4	 r6	 r8	 sl	 fp	 lr}^						
subspl	r5	 r9	 pc	 asr r4										
subscs	r5	 pc	 r5	 asr #30										
strbvs	r6	 [lr	 -ip	 ror #30]!										
cdpvs	12	6	 cr6	 cr15	 cr0	 {1}								
cdpvs	0,00E+00	6	 cr2	 cr9	 cr7	 {3}								
svcpl	0x005f0074													
ldclmi	14	 cr4	 [r4	 #-292]	"; 0xfffffedc"									
cmpmi	pc	 #4259840	"; 0x410000"											
eorcs	r6	 r9	 r8	 lsr #6										
teqcs	r3	 #99	"; 0x63"											
subeq	r4	 ip	 r0	 lsr #24										
cmnvs	r4	 #112	10	"; 0x1c000000"										
strtvs	r7	 [ip]	 -r8	 lsr #16										
svcpl	0x00202970													
ldrbvc	r7	 [r0	 #-863]!	"; 0xfffffca1"										
subsvc	r6	 pc	 #116	6	"; 0xd0000001"									
ldrbmi	r5	 [r2	 #-3880]	"; 0xfffff0d8"										
mrrccs	14	4	 r4	 r4	 cr5	"; <UNPREDICTABLE>"								
eorcs	r7	 ip	 r0	 lsr #16										
eoreq	r7	 r9	 r6	 rrx										
subpl	r5	 r1	 #380	"; 0x17c"										
strbmi	r5	 [lr	 #-3917]	"; 0xfffff0b3"										
svcpl	0x005f4e4f													
svcpl	0x00003120													
strbpl	r5	 [r6	 #-2117]	"; 0xfffff7bb"										
svcmi	0x004e5f4e													
svcmi	0x00524854													
cmnvs	lr	 r7	 asr r8											
eorvc	r6	 ip	 sp	 ror #10										
svcvs	0x00746f72													
cmnvs	lr	 r9	 lsr #32											
eorvc	r6	 r0	 sp	 ror #10										
svcvs	0x00746f72													
svcmi	0x004e5f20													
svcmi	0x00524854													
		"; <UNDEFINED> instruction: 0x666f0057"												
strbtvc	r7	 [r5]	 #-870	"; 0xfffffc9a"										
strtpl	r6	 [r8]	 #-1647	"; 0xfffff991"										
mcrrcs	0	5	 r5	 r5	 cr9									
submi	r4	 sp	 #322961408	"; 0x13400000"										
eorcs	r5	 r9	 r5	 asr #4										
strbvc	r5	 [r2	 #-3935]!	"; 0xfffff0a1"										
ldmdbvs	r4!	 {r0	 r3	 r5	 r6	 sl	 fp	 sp	 lr}^					
strbtvs	r5	 [pc]	 -lr	 ror #30										
strbtvc	r7	 [r5]	 #-870	"; 0xfffffc9a"										
stmdacs	r0!	 {r0	 r1	 r2	 r3	 r5	 r6	 r9	 sl	 sp	 lr}			
ldrbmi	r5	 [r0	 #-2388]	"; 0xfffff6ac"										
strbmi	r2	 [sp	 #-44]	"; 0xffffffd4"										
subpl	r4	 r5	 #-805306364	"; 0xd0000004"										
cmppl	pc	 #41	"; 0x29"											
svcpl	0x00455a49													
strbmi	r5	 [r4	 #-3924]	"; 0xfffff0ac"										
subpl	r4	 r1	 #17152	"; 0x4300"										
eoreq	r4	 r0	 r5	 asr #8										
submi	r5	 r4	 #380	"; 0x17c"										
strbmi	r5	 [r4	 #-3916]	"; 0xfffff0b4"										
ldclmi	15	 cr4	 [r2	 #-312]	"; 0xfffffec8"									
mcrmi	1,30E+01	2	 r4	 cr9	 cr15	 {2}								
stmdacs	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
strbvc	r6	 [pc	 #-1064]!	"; 3be0 <_HEAP_SIZE+0x1be0>"										
stmdbcs	r5!	 {r1	 r5	 r6	 sl	 fp	 sp	 lr}^						
ldrtcc	r2	 [r9]	 #-3636	"; 0xfffff1cc"										
		"; <UNDEFINED> instruction: 0x36353630"												
ldrtcc	r3	 [r8]	 #-1332	"; 0xfffffacc"										
		"; <UNDEFINED> instruction: 0x36343231"												
cfstrdcs	mvd3	 [r5	 #-212]!	"; 0xffffff2c"										
lfmmi	f3	4	 [r4]	 #-204	"; 0xffffff34"									
svcpl	0x005f0029													
strbpl	r4	 [lr]	 #-2389	"; 0xfffff6ab"										
ldrbpl	r3	 [pc]	 #-1078	"; 4030 <_HEAP_SIZE+0x2030>"										
svcpl	0x00455059													
svcvs	0x006c205f													
stcvs	7	 cr6	 [r0]	 #-440	"; 0xfffffe48"									
rsbcs	r6	 r7	 pc	 ror #28										
ldmdbvs	r3!	 {r0	 r2	 r4	 r5	 r6	 r9	 sl	 fp	 sp	 lr}^			
strbtvs	r6	 [r5]	 #-3687	"; 0xfffff199"										
strbtvc	r6	 [lr]	 #-2336	"; 0xfffff6e0"										
ldrbmi	r5	 [pc]	 #-3840	"; 4050 <_HEAP_SIZE+0x2050>"										
ldclmi	12	 cr4	 [pc	 #-264]	"; 3f4c <_HEAP_SIZE+0x1f4c>"									
cmpcc	pc	 r1	 asr #16											
stmdapl	r5	 {r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^					
subscs	r5	 pc	 r0	 asr pc	"; <UNPREDICTABLE>"									
eorseq	r3	 r8	 r3	 lsr r0										
svcpl	0x00755f5f													
svcpl	0x00746e69													
stmdbvs	r6!	 {r2	 r5	 r6	 r8	 sl	 sp	 lr}^						
rsbcs	r6	 r4	 lr	 ror #10										
svcpl	0x00545f00													
ldrbmi	r5	 [r2]	 #-1104	"; 0xfffffbb0"										
subcs	r4	 r6	 r9	 asr #12										
ldrbpl	r5	 [pc]	 #-3840	"; 4084 <_HEAP_SIZE+0x2084>"										
submi	r5	 r9	 #260	"; 0x104"										
svcpl	0x005f5449													
eorseq	r3	 r4	 r0	 lsr #12										
cmppl	r1	 pc	 asr pc											
stmdbmi	r2	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 sl	 lr}^				
subscs	r5	 pc	 r4	 asr pc	"; <UNPREDICTABLE>"									
svcpl	0x005f0037													
ldrbpl	r4	 [r4]	 #-3657	"; 0xfffff1b7"										
movtpl	r5	 #20569	"; 0x5059"											
		"; <UNDEFINED> instruction: 0x4645445f"												
strbmi	r4	 [r5]	 #-3657	"; 0xfffff1b7"										
eoreq	r5	 r0	 pc	 asr pc										
ldmdbpl	r3	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
svcmi	0x004c5f53													
ldmdami	pc	 {r0	 r1	 r6	 r8	 r9	 fp	 lr}^	"; <UNPREDICTABLE>"					
eoreq	r5	 r0	 pc	 asr pc										
svcvs	0x006c5f5f													
subsvc	r6	 pc	 #101376	"; 0x18c00"										
cmnvs	r5	 r5	 ror #24											
subsvc	r6	 pc	 #482344960	"; 0x1cc00000"										
rsbsvc	r6	 r5	 #-1811939327	"; 0x94000001"										
ldrbvs	r6	 [r6	 #-2419]!	"; 0xfffff68d"										
cmnvs	pc	 #40	24	"; 0x2800"										
stmdacs	r0!	 {r0	 r1	 r3	 r5	 r6	 r8	 fp	 sp}					
movtpl	r4	 #4959	"; 0x135f"											
svcmi	0x00565f54													
eorcc	r4	 r0	 r9	 asr #8										
svcpl	0x005f0029													
strbpl	r4	 [lr]	 #-2389	"; 0xfffff6ab"										
cmpmi	r5	 pc	 asr ip											
		"; <UNDEFINED> instruction: 0x36315453"												
subspl	r5	 r9	 pc	 asr r4										
subscs	r5	 pc	 r5	 asr #30										
rsbvc	r6	 pc	 #7536640	"; 0x730000"										
mrcvs	0	3	 r2	 cr5	 cr4	 {3}								
mcrvs	9	3	 r6	 cr7	 cr3	 {3}								
stmdbvs	r0!	 {r0	 r2	 r5	 r6	 sl	 sp	 lr}						
svcpl	0x0000746e													
strbpl	r5	 [r4]	 #-834	"; 0xfffffcbe"										
movtpl	r5	 #20569	"; 0x5059"											
		"; <UNDEFINED> instruction: 0x4645445f"												
strbmi	r4	 [r5]	 #-3657	"; 0xfffff1b7"										
svcpl	0x005f0020													
svcpl	0x00544c46													
svcpl	0x004e494d													
svcpl	0x00505845													
stccs	0	 cr2	 [r8	 #-380]!	"; 0xfffffe84"									
ldmdbcs	r5!	 {r0	 r4	 r5	 r9	 ip	 sp}							
svcpl	0x005f5f00													
svcpl	0x00746e69													
cmnvc	r1	 #108	10	"; 0x1b000000"										
svcpl	0x00323374													
strbvs	r5	 [r4	 #-3956]!	"; 0xfffff08c"										
strbvs	r6	 [lr	 #-2406]!	"; 0xfffff69a"										
eorseq	r2	 r1	 r4	 rrx										
strbmi	r5	 [r4	 #-3935]	"; 0xfffff0a1"										
ldmdacc	r2!	 {r0	 r1	 r6	 r8	 ip	 sp}							
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
stmdbcc	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
ldmdbcc	r9!	 {r1	 r2	 r3	 r5	 r8	 fp	 ip	 sp}					
ldmdbcc	r9!	 {r0	 r3	 r4	 r5	 r8	 fp	 ip	 sp}					
ldmdbcc	r9!	 {r0	 r3	 r4	 r5	 r8	 fp	 ip	 sp}					
ldmdbcc	r9!	 {r0	 r3	 r4	 r5	 r8	 fp	 ip	 sp}					
ldmdbcc	r9!	 {r0	 r3	 r4	 r5	 r8	 fp	 ip	 sp}					
ldmdbcc	r9!	 {r0	 r3	 r4	 r5	 r8	 fp	 ip	 sp}					
ldmdbcc	r9!	 {r0	 r3	 r4	 r5	 r8	 fp	 ip	 sp}					
ldmdbcc	r9!	 {r0	 r3	 r4	 r5	 r8	 fp	 ip	 sp}					
		"; <UNDEFINED> instruction: 0x36453939"												
ldrtmi	r3	 [r4]	 #-1073	"; 0xfffffbcf"										
subspl	r0	 pc	 ip	 asr #32										
sfmmi	f5	2	 [r1	 #-260]	"; 0xfffffefc"									
cmnvs	r0	 r3	 asr r8											
stfvse	f6	 [sp]	 #-456	"; 0xfffffe38"										
ldmdbcs	r4!	 {r0	 r3	 r5	 r6	 r8	 r9	 ip	 sp	 lr}^				
rsbvc	r7	 r1	 #32											
stmdbvs	ip!	 {r0	 r5	 r6	 r8	 sl	 fp	 sp	 lr}^					
svcpl	0x00007473													
subpl	r4	 sp	 pc	 asr r9										
subscs	r5	 r4	 pc	 asr #4										
ldrbmi	r5	 [pc]	 #-3840	"; 41c4 <_HEAP_SIZE+0x21c4>"										
stclmi	3	 cr4	 [r9	 #-276]	"; 0xfffffeec"									
ldrbmi	r4	 [pc]	 #-3137	"; 41cc <_HEAP_SIZE+0x21cc>"										
svcpl	0x005f4749													
eorseq	r3	 r7	 r0	 lsr #2										
		"; <UNDEFINED> instruction: 0x4658455f"												
mcrvs	14	1	 r4	 cr8	 cr5	 {2}								
stclcs	13	 cr6	 [r5]	 #-388	"; 0xfffffe7c"									
strbtvc	r7	 [pc]	 #-624	"; 41e4 <_HEAP_SIZE+0x21e4>"										
cdpvs	9	2	 cr2	 cr0	 cr15	 {3}								
rsbcs	r6	 r5	 r1	 ror #26										
strbtvc	r7	 [pc]	 #-624	"; 41f0 <_HEAP_SIZE+0x21f0>"										
svcpl	0x005f006f													
cmpcc	r4	 #1168	"; 0x490"											
stmdacs	r3	 {r1	 r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^				
teqvs	r0	 #1622016	"; 0x18c000"											
eorcs	r2	 r3	 r0	 lsr #6										
subspl	r0	 pc	 #76	"; 0x4c"										
strbpl	r4	 [lr]	 #-1349	"; 0xfffffabb"										
stmdacs	sp	 {r0	 r1	 r2	 r3	 r4	 r6	 sl	 ip	 lr}^				
ldmdbcs	r2!	 {r4	 r5	 r6	 sl	 ip	 sp	 lr}^						
stmdacs	r6!	 {r5	 fp	 sp}										
ldmdbcs	r2!	 {r4	 r5	 r6	 sl	 ip	 sp	 lr}^						
cdpvs	14	5	 cr3	 cr15	 cr13	 {1}								
svcpl	0x002e7765													
mcrvs	5	3	 r6	 cr5	 cr2	 {3}								
mrrcvs	14	7	 r2	 pc	 cr4	"; <UNPREDICTABLE>"								
stclvs	3	 cr6	 [r1]	 #-444	"; 0xfffffe44"									
strbvs	r6	 [sp	 #-2420]!	"; 0xfffff68c"										
		"; <UNDEFINED> instruction: 0x6675625f"												
subspl	r0	 pc	 #41	"; 0x29"										
strbpl	r4	 [lr]	 #-1349	"; 0xfffffabb"										
movtpl	r4	 #11615	"; 0x2d5f"											
smlsldpl	r5	 pc	 r2	 r4	"; <UNPREDICTABLE>"									
cmppl	pc	 #201326593	"; 0xc000001"											
ldrbmi	r4	 [r4	 #-340]	"; 0xfffffeac"										
rsbsvc	r7	 r4	 #40	"; 0x28"										
stmdacs	r8!	 {r0	 r3	 r5	 sp}									
ldmdbcs	r2!	 {r4	 r5	 r6	 sl	 ip	 sp	 lr}^						
cdpvs	14	5	 cr3	 cr15	 cr13	 {1}								
svcpl	0x002e7765													
mcrvs	5	3	 r6	 cr5	 cr2	 {3}								
ldclvs	14	 cr2	 [pc	 #-464]	"; 409c <_HEAP_SIZE+0x209c>"									
ldrbtvc	r7	 [r2]	 #-866	"; 0xfffffc9e"										
cmnvc	r3	 #29097984	"; 0x1bc0000"											
cmnvs	r4	 pc	 asr r3											
eoreq	r6	 r9	 r4	 ror r5										
mrrcmi	1,40E+01	5	 r4	 r5	 cr15									
eorseq	r2	 r0	 ip	 asr #32										
submi	r5	 r4	 #380	"; 0x17c"										
cmpmi	r8	 ip	 asr #30											
strbmi	r5	 [r4	 #-3923]	"; 0xfffff0ad"										
ldclmi	15	 cr4	 [r2	 #-312]	"; 0xfffffec8"									
teqcc	r0	 pc	 asr pc											
cmpmi	pc	 #0	30											
svcmi	0x00535f53													
strbmi	r5	 [r3	 #-597]	"; 0xfffffdab"										
stmdapl	r7	 {r1	 r4	 r6	 r8	 fp	 ip	 lr}^						
cmpmi	sp	 r8	 asr pc											
subscs	r5	 pc	 sl	 asr #30										
ldrtcc	r3	 [r1]	 #-50	"; 0xffffffce"										
ldcpl	3	 cr4	 [sl]	 #-0										
ldmdbvs	r3!	 {r2	 r5	 r6	 r8	 sl	 sp	 lr}^						
ldclpl	14	 cr6	 [r3]	 #-412	"; 0xfffffe64"									
bvs	1be0c84 <__undef_stack+0x1acecc4>													
svcpl	0x00746365													
rsbsvc	r5	 r0	 #13056	"; 0x3300"										
cmnvs	r5	 #454656	"; 0x6f000"											
mrccs	15	1	 r5	 cr3	 cr4	 {3}								
cfstrdpl	mvd6	 [fp]	 #-460	"; 0xfffffe34"										
cmnmi	r3	 #272629760	"; 0x10400000"											
blvs	18e0090 <__undef_stack+0x17ce0d0>													
stclvs	9	 cr7	 [r3]	 #-268	"; 0xfffffef4"									
ldrbmi	r7	 [ip]	 #-869	"; 0xfffffc9b"										
ldrbvs	r6	 [r5	 -r5	 ror #4]!										
ldmdbmi	r7	 {r8	 r9	 sl	 fp	 ip	 lr}^							
svcmi	0x005f4544													
mcrmi	9	2	 r4	 cr5	 cr2	 {2}								
eorseq	r2	 r1	 r4	 asr r0										
ldrbpl	r5	 [r5]	 #-3935	"; 0xfffff0a1"										
submi	r5	 r9	 #260	"; 0x104"										
svcpl	0x005f5449													
eorseq	r3	 r4	 r0	 lsr #12										
ldmdbvs	r4!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
rsbsvc	r6	 r3	 sp	 ror #10										
ldrbvs	r6	 [pc]	 #-869	"; 4318 <_HEAP_SIZE+0x2318>"										
cdpvs	6	6	 cr6	 cr9	 cr5	 {3}								
eoreq	r6	 r0	 r5	 ror #8										
subpl	r5	 r1	 #380	"; 0x17c"										
strbmi	r5	 [r6	 #-3917]	"; 0xfffff0b3"										
subspl	r5	 r5	 #1090519040	"; 0x41000000"										
cmpmi	r3	 r5	 asr #30											
eorseq	r2	 r1	 r4	 asr r0										
		"; <UNDEFINED> instruction: 0x464c5f5f"												
strbpl	r4	 [r3]	 #-338	"; 0xfffffeae"										
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
eorcc	r5	 r0	 pc	 asr pc										
		"; <UNDEFINED> instruction: 0x46463758"												
strbmi	r4	 [r6]	 -r6	 asr #12										
teqcc	sp	 #70	"; 0x46"											
subseq	r4	 r2	 r1	 lsr ip										
ldrbmi	r5	 [r3	 #-3935]	"; 0xfffff0a1"										
eorcc	r4	 r0	 pc	 asr #12										
eorscc	r3	 r0	 #120	"; 0x78"										
subspl	r0	 pc	 #48	"; 0x30"										
strbpl	r4	 [lr]	 #-1349	"; 0xfffffabb"										
smlsldmi	r5	 r9	 pc	 r3	"; <UNPREDICTABLE>"									
svcpl	0x004c414e													
ldrbmi	r4	 [sl	 #-2387]	"; 0xfffff6ad"										
eorseq	r3	 r4	 r0	 lsr #4										
movtpl	r4	 #57695	"; 0xe15f"											
ldrbpl	r5	 [r3]	 #-3913	"; 0xfffff0b7"										
strbmi	r4	 [r5]	 -r4	 asr #8										
eoreq	r4	 r0	 pc	 asr r8										
ldmdbvs	r4!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
ldrbvc	r6	 [pc]	 #-1389	"; 4390 <_HEAP_SIZE+0x2390>"										
		"; <UNDEFINED> instruction: 0x6665645f"												
strbtvs	r6	 [r5]	 #-3689	"; 0xfffff197"										
svcpl	0x005f0020													
movtmi	r4	 #7244	"; 0x1c4c"											
svcpl	0x004d5543													
strbpl	r4	 [r9]	 #-582	"; 0xfffffdba"										
teqcc	r0	 #380	"; 0x17c"											
svcpl	0x005f0031													
strbcc	r4	 [r3]	 -r4	 asr #10										
stmdbmi	sp	 {r2	 r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^				
subscs	r5	 pc	 lr	 asr #30										
teqcc	sp	 #205520896	"; 0xc400000"											
strbmi	r3	 [r4]	 #-824	"; 0xfffffcc8"										
strbmi	r5	 [r2	 #-3840]	"; 0xfffff100"										
svcpl	0x004e4947													
svcpl	0x00445453													
svcpl	0x00002043													
ldfmie	f4	 [r2	 #-380]	"; 0xfffffe84"										
cmpmi	r2	 #-1073741801	"; 0xc0000017"											
teqmi	r7	 r8	 asr #30											
teqcc	r0	 pc	 asr pc											
ldmdbmi	pc	 {r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"						
cfldrdmi	mvd5	 [pc	 #-312]	"; 42b4 <_HEAP_SIZE+0x22b4>"										
svcpl	0x005f5841													
ldrtcc	r3	 [r1]	 #-544	"; 0xfffffde0"										
teqcc	r8	 #922746880	"; 0x37000000"											
eorseq	r3	 r7	 r6	 lsr r4										
ldmdbmi	r3	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
strbpl	r5	 [r1]	 #-3911	"; 0xfffff0b9"										
movtmi	r4	 #40271	"; 0x9d4f"											
subspl	r5	 r9	 pc	 asr r4										
subscs	r5	 pc	 r5	 asr #30										
rsbseq	r6	 r4	 r9	 ror #28										
strbmi	r5	 [r5	 #-607]	"; 0xfffffda1"										
ldrbpl	r5	 [pc	 -lr	 asr #8]										
ldrbpl	r5	 [r2]	 #-835	"; 0xfffffcbd"										
movtpl	r4	 #11599	"; 0x2d4f"											
cmpmi	r4	 pc	 asr r3											
eorvc	r4	 r8	 r4	 asr r5										
eorcs	r7	 r9	 r4	 ror r2										
ldrbtvc	r2	 [r0]	 #-2088	"; 0xfffff7d8"										
mcrcc	9	1	 r2	 cr13	 cr2	 {3}								
		"; <UNDEFINED> instruction: 0x77656e5f"												
ldrbvs	r5	 [r2	 #-3886]!	"; 0xfffff0d2"										
cdpcs	14	7	 cr6	 cr4	 cr5	 {3}								
cmnvc	r3	 #24903680	"; 0x17c0000"											
cfstrdvs	mvd7	 [pc	 #-456]!	"; 4284 <_HEAP_SIZE+0x2284>"										
cmpvc	pc	 #-2013265919	"; 0x88000001"											
ldrbvs	r6	 [r4	 #-372]!	"; 0xfffffe8c"										
svcpl	0x005f0029													
svcpl	0x004d5241													
strbpl	r4	 [r1]	 #-1350	"; 0xfffffaba"										
svcpl	0x00455255													
strbpl	r4	 [r9]	 #-593	"; 0xfffffdaf"										
svcpl	0x00003120													
movtmi	r4	 #14175	"; 0x375f"											
		"; <UNDEFINED> instruction: 0x5641485f"												
ldmdbpl	r3	 {r0	 r2	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
cmpmi	pc	 #939524097	"; 0x38000001"											
cmpmi	r0	 pc	 asr #26											
cmpmi	pc	 r2	 asr r5	"; <UNPREDICTABLE>"										
cmppl	pc	 #1308622848	"; 0x4e000000"											
svcpl	0x00504157													
eorseq	r2	 r1	 r8	 lsr r0										
mrrcmi	15	5	 r5	 r5	 cr15	"; <UNPREDICTABLE>"								
cmpmi	r2	 ip	 asr #12											
ldrbmi	r5	 [pc	 #-1091]	"; 4059 <_HEAP_SIZE+0x2059>"										
mcrrmi	3	5	 r5	 r9	 cr0									
svcpl	0x005f4e4f													
cmncc	r8	 r0	 lsr #32											
ldrtcc	r2	 [r6]	 #-3408	"; 0xfffff2b0"										
subpl	r4	 ip	 #21760	"; 0x5500"										
mrrcmi	15	0	 r5	 pc	 cr0	"; <UNPREDICTABLE>"								
svcpl	0x004c4244													
svcpl	0x00534148													
svcmi	0x004e4544													
svcpl	0x005f4d52													
svcpl	0x00003120													
mcrmi	5	2	 r4	 cr5	 cr2	 {2}								
		"; <UNDEFINED> instruction: 0x364c5f54"												
subsmi	r4	 pc	 #52	2										
eorvc	r4	 r8	 r5	 asr r6										
eorcs	r7	 r9	 r4	 ror r2										
ldrbtvc	r2	 [r0]	 #-2088	"; 0xfffff7d8"										
mcrcc	9	1	 r2	 cr13	 cr2	 {3}								
		"; <UNDEFINED> instruction: 0x77656e5f"												
ldrbvs	r5	 [r2	 #-3886]!	"; 0xfffff0d2"										
cdpcs	14	7	 cr6	 cr4	 cr5	 {3}								
ldrtcc	r6	 [r6]	 #-3167	"; 0xfffff3a1"										
strbvc	r5	 [r2	 #-3937]!	"; 0xfffff09f"										
svcpl	0x00002966													
cfstrdvs	mvd7	 [r9	 #-380]!	"; 0xfffffe84"										
ldrbvc	r7	 [pc]	 #-613	"; 4504 <_HEAP_SIZE+0x2504>"										
		"; <UNDEFINED> instruction: 0x6665645f"												
strbtvs	r6	 [r5]	 #-3689	"; 0xfffff197"										
svcpl	0x005f0020													
ldrbvs	r6	 [sl	 #-2419]!	"; 0xfffff68d"										
svcpl	0x005f745f													
svcpl	0x005f0020													
cmpmi	ip	 r5	 asr ip											
ldclmi	3,00E+00	 cr4	 [r5	 #-268]	"; 0xfffffef4"									
cmppl	r0	 #398458880	"; 0x17c00000"											
cdpmi	12	4	 cr4	 cr15	 cr9	 {2}								
eorcc	r5	 r0	 pc	 asr pc										
ldfcse	f3	 [r0	 #-480]	"; 0xfffffe20"										
lfmmi	f3	2	 [r5]	 {51}	"; 0x33"									
svcpl	0x00004b4c													
movtmi	r4	 #21599	"; 0x545f"											
cfldrdmi	mvd3	 [pc	 #-216]	"; 446c <_HEAP_SIZE+0x246c>"										
svcpl	0x00544e41													
svcpl	0x00474944													
		"; <UNDEFINED> instruction: 0x3631205f"												
ldrbmi	r5	 [pc]	 -r0	 lsl #30										
ldmdami	pc	 {r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"						
ldrbmi	r5	 [pc]	 #-833	"; 455c <_HEAP_SIZE+0x255c>"										
subpl	r4	 pc	 #1104	"; 0x450"										
subscs	r5	 pc	 sp	 asr #30										
svcpl	0x005f0031													
movtmi	r4	 #12629	"; 0x3155"											
		"; <UNDEFINED> instruction: 0x465f4d55"												
svcpl	0x00544942													
		"; <UNDEFINED> instruction: 0x3631205f"												
stmdbvc	r5!	 {r8	 r9	 fp	 lr}^									
strbvs	r6	 [r8	 #-851]!	"; 0xfffffcad"										
strbvs	r7	 [ip	 #-1380]!	"; 0xfffffa9c"										
svccs	0x002e2e00													
svccs	0x00637273													
svcpl	0x00736561													
cdpcs	5	6	 cr6	 cr3	 cr4	 {3}								
strbmi	r0	 [r1	 #-99]	"; 0xffffff9d"										
subcs	r5	 r8	 r3	 asr pc										
strbtvc	r4	 [lr]	 -r0	 lsl #18										
cmnpl	r3	 #1342177286	"; 0x50000006"											
strbtvc	r6	 [r6]	 #-2408	"; 0xfffff698"										
svcpl	0x00776f52													
ldrbvs	r7	 [r4	 #-2370]!	"; 0xfffff6be"										
rsbeq	r7	 r2	 r3	 asr r5										
ldrbtvs	r6	 [r2]	 #-3959	"; 0xfffff089"										
strbvc	r7	 [pc	 #-512]!	"; 43bc <_HEAP_SIZE+0x23bc>"										
ldrbvc	r6	 [pc]	 -lr	 ror #8										
tstmi	r0	 r1	 ror #24											
svcvs	0x00526464													
blmi	191ffa0 <__undef_stack+0x180dfe0>													
ldmdbmi	pc	 {r0	 r2	 r5	 r6	 r8	 fp	 ip	 sp	 lr}^	"; <UNPREDICTABLE>"			
rsbvc	r7	 r5	 #115343360	"; 0x6e00000"										
stmdavc	r9!	 {r0	 r1	 r4	 r5	 r6	 r8	 sl	 fp	 lr}^				
strbvc	r6	 [ip	 #-3907]!	"; 0xfffff0bd"										
andmi	r6	 r0	 #1744	"; 0x6d0"										
cmnpl	r5	 #2030043136	"; 0x79000000"											
cmppl	pc	 #1342177287	"; 0x50000007"											
strbtvc	r6	 [r6]	 #-2408	"; 0xfffff698"										
rsbseq	r6	 r7	 r2	 asr pc										
cmnmi	r8	 #1261568	"; 0x134000"											
ldclvs	12	 cr6	 [r5	 #-444]!	"; 0xfffffe44"									
strbvs	r5	 [r1]	 #-3950	"; 0xfffff092"										
strbvc	r5	 [pc	 #-612]!	"; 439c <_HEAP_SIZE+0x239c>"										
strbvs	r6	 [fp	 #-1134]	"; 0xfffffb92"										
mcrcs	0	1	 r0	 cr14	 cr9	 {3}								
cmnvs	r2	 #-1140850688	"; 0xbc000000"											
cmnvc	r5	 #-1073741813	"; 0xc000000b"											
cmnvs	lr	 #398458880	"; 0x17c00000"											
cdpcs	3	0	 cr6	 cr0	 cr14	 {1}								
rsbsvc	r2	 r3	 #46	30	"; 0xb8"									
strbvs	r2	 [r1	 #-3939]!	"; 0xfffff09d"										
strbvc	r5	 [r6	 #-3955]!	"; 0xfffff08d"										
teqvs	lr	 #-1207959551	"; 0xb8000001"											
cfstrdvs	mvd7	 [r5	 #-0]											
ldrbvc	r0	 [r3	 #-112]	"; 0xffffff90"										
ldrbtvc	r4	 [r9]	 #-610	"; 0xfffffd9e"										
cdpvs	0	6	 cr0	 cr9	 cr5	 {3}								
svcvs	0x00625376													
cmpvs	r2	 #120	"; 0x78"											
eorseq	r6	 r0	 pc	 ror #28										
teqvc	pc	 #736	"; 0x2e0"											
teqvs	pc	 r2	 ror r3	"; <UNPREDICTABLE>"										
blvs	17e13e4 <__undef_stack+0x16cf424>													
teqvs	lr	 #1654784	"; 0x194000"											
cmpvs	r3	 #0	16											
cfstrdvs	mvd5	 [r9	 #-468]!	"; 0xfffffe2c"										
cmppl	pc	 #1342177286	"; 0x50000006"											
svcvs	0x00437465													
ldrbvs	r6	 [r4	 #-3701]!	"; 0xfffff18b"										
		"; <UNDEFINED> instruction: 0x67655272"												
cmnvc	r1	 #40	4	"; 0x80000002"										
strbtvs	r4	 [r4]	 #-357	"; 0xfffffe9b"										
cmpvs	r6	 r2	 ror ip											
stmdbcs	r5!	 {r2	 r3	 r5	 r6	 r8	 sl	 ip	 sp	 lr}^				
cmpvs	r3	 #32	16	"; 0x200000"										
cfstrdvs	mvd5	 [r9	 #-468]!	"; 0xfffffe2c"										
ldrbpl	r7	 [pc	 -r5	 ror #4]										
ldrbvs	r6	 [r4	 #-2418]!	"; 0xfffff68e"										
stmdacs	r7!	 {r1	 r4	 r6	 r8	 sl	 sp	 lr}^						
ldrbvs	r6	 [r3	 #-322]!	"; 0xfffffebe"										
rsbvc	r6	 r4	 #1090519040	"; 0x41000000"										
cmppl	r8	 #44	"; 0x2c"											
ldmdbmi	r4	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
svcpl	0x0052454d													
cdpmi	15	5	 cr4	 cr5	 cr3	 {2}								
svcpl	0x00524554													
movtpl	r4	 #26191	"; 0x664f"											
eorcs	r5	 ip	 r5	 asr #8										
strbvc	r6	 [ip	 #-342]!	"; 0xfffffeaa"										
stcvs	9,00E+00	 cr2	 [r0	 #-404]	"; 0xfffffe6c"									
rsbsvc	r6	 r0	 #26738688	"; 0x1980000"										
stmdbcs	lr!	 {r3	 r5	 r9	 ip	 sp	 lr}^							
ldrbvc	r2	 [fp	 #-2080]!	"; 0xfffff7e0"										
strbvs	r7	 [r9	 -lr	 ror #6]!										
rsbcs	r6	 r4	 lr	 ror #10										
rsbscs	r6	 r4	 r9	 ror #28										
stclvs	6	 cr7	 [r1]	 #-456	"; 0xfffffe38"									
svcpl	0x005f203b													
svcpl	0x006d7361													
svcpl	0x005f205f													
smcvs	5,09E+04	"; 0xc6f6"												
strbvs	r6	 [ip	 #-2420]!	"; 0xfffff68c"										
eorcs	r5	 r8	 pc	 asr pc										
strbtvc	r6	 [pc]	 -r2	 lsr #26										
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
teqvc	r0	 #536870919	"; 0x20000007"											
mcrvs	2,00E+00	3	 r7	 cr9	 cr4	 {3}								
stmdbvc	r6!	 {r0	 r1	 r2	 r5	 r6	 r8	 fp	 sp	 lr}^				
stmdbcs	lr!	 {r3	 r5	 r9	 ip	 sp	 lr}^							
cdpvs	2	5	 cr2	 cr12	 cr0	 {1}								
eorscs	r2	 sl	 r2	 lsr #32										
rsbscs	r3	 r2	 #2176	"; 0x880"										
ldrbtvc	r2	 [r2]	 -r0	 lsr #16										
eorcs	r6	 r9	 r1	 ror #24										
eorvc	r3	 r0	 #41984	"; 0xa400"										
blcc	1b1ccfc <__undef_stack+0x1a0ad3c>													
eoreq	r7	 r9	 r0	 lsr #26										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmppl	r0	 #99614720	"; 0x5f00000"											
cmppl	pc	 r3	 asr #4											
teqcc	r8	 r3	 asr #32											
eorscs	r3	 ip	 r0	 lsr #24										
eoreq	r3	 r9	 r2	 lsr r7										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
subpl	r5	 r1	 #398458880	"; 0x17c00000"										
svcpl	0x00315f54													
subspl	r4	 r4	 #1168	"; 0x490"										
cmppl	r0	 #32	16	"; 0x200000"										
subpl	r5	 r1	 #398458880	"; 0x17c00000"										
ldmdbmi	pc	 {r2	 r4	 r6	 r8	 ip	 sp}^	"; <UNPREDICTABLE>"						
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
subspl	r0	 r8	 #68	"; 0x44"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
stmdami	r3	 {r0	 r1	 r6	 r8	 lr}^								
ldmdbmi	r3	 {r0	 r2	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
ldmdbmi	pc	 {r1	 r3	 r4	 r6	 r8	 sl	 lr}^	"; <UNPREDICTABLE>"					
eorvc	r2	 r2	 r4	 asr #32										
eorcs	r3	 ip	 r1	 lsr r5										
strcs	r2	 [r0	 #-3121]!	"; 0xfffff3cf"										
eorcs	r2	 r0	 r0	 lsr ip										
eorcs	r3	 ip	 r3	 rrx										
ldccs	3	 cr6	 [r0]	 #-128	"; 0xffffff80"									
eoreq	r3	 r2	 r0	 lsr #32										
subpl	r5	 r1	 #88	"; 0x58"										
ldrbpl	r5	 [r4]	 #-2143	"; 0xfffff7a1"										
svcpl	0x00535043													
mcrmi	15	2	 r5	 cr9	 cr5	 {1}								
stmdapl	r0!	 {r2	 r4	 r6	 r9	 ip	 lr}							
ldrbpl	r5	 [pc]	 #-848	"; 47b0 <_HEAP_SIZE+0x27b0>"										
svcpl	0x00314354													
mcrmi	15	2	 r5	 cr9	 cr2	 {1}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
stfvse	f6	 [ip]	 #-0											
rsbeq	r6	 r1	 pc	 ror #6										
strbvc	r5	 [r3	 #-856]!	"; 0xfffffca8"										
strbvs	r6	 [sp	 #-2388]!	"; 0xfffff6ac"										
stmdbvs	r4	 {r1	 r4	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
stfvse	f6	 [r2]	 #-460	"; 0xfffffe34"										
strbtvc	r4	 [lr]	 #-2405	"; 0xfffff69b"										
ldrbvc	r7	 [r2	 #-613]!	"; 0xfffffd9b"										
stmdbmi	r8!	 {r4	 r5	 r6	 sl	 ip	 sp	 lr}						
cmnvs	r4	 lr	 ror #6											
rsbpl	r6	 r5	 lr	 ror #6										
eorcs	r7	 r9	 r4	 ror r2										
strbvc	r5	 [r3	 #-856]!	"; 0xfffffca8"										
strbvs	r6	 [sp	 #-2388]!	"; 0xfffff6ac"										
subsvc	r5	 r7	 #456	"; 0x1c8"										
rsbpl	r7	 r5	 #1761607680	"; 0x69000000"										
stmdacs	r8!	 {r0	 r2	 r5	 r6	 r8	 r9	 sl	 sp	 lr}				
ldrbtvc	r6	 [r3]	 #-3657	"; 0xfffff1b7"										
strbvs	r6	 [r3	 #-3681]!	"; 0xfffff19f"										
ldmdbcs	r2!	 {r4	 r6	 sl	 ip	 sp	 lr}^							
svcvs	0x00433e2d													
strbvs	r6	 [r9	 -lr	 ror #12]!										
cmnvc	r1	 #-536870910	"; 0xe0000002"											
strbtvs	r4	 [r4]	 #-357	"; 0xfffffe9b"										
stmdapl	r0!	 {r1	 r4	 r5	 r6	 sl	 fp	 sp}						
ldrbpl	r4	 [r5]	 #-851	"; 0xfffffcad"										
subpl	r4	 r5	 #4672	"; 0x1240"										
mcrmi	3	2	 r4	 cr15	 cr15	 {2}								
sfmmi	f5	2	 [pc]	 {84}	"; 0x54"									
		"; <UNDEFINED> instruction: 0x46464f5f"												
cfldr64cs	mvdx4	 [r4]	 {83}	"; 0x53"										
cmppl	r8	 #32	16	"; 0x200000"										
ldmdbvs	r4	 {r0	 r1	 r5	 r6	 r8	 sl	 ip	 sp	 lr}^				
svcpl	0x0072656d													
strbtvs	r6	 [r1]	 #-1362	"; 0xfffffaae"										
stmdacs	r7!	 {r1	 r4	 r6	 r8	 sl	 sp	 lr}^						
cmnvc	lr	 #40	18	"; 0xa0000"										
cmnvs	lr	 #116	2											
rsbsvc	r5	 r4	 #101	"; 0x65"										
teqmi	lr	 #2624	"; 0xa40"											
stmdbvs	r6!	 {r0	 r1	 r2	 r3	 r5	 r6	 r9	 sl	 fp	 sp	 lr}^		
cmpvs	r2	 r7	 ror #28											
strbvs	r6	 [r1]	 #-1395	"; 0xfffffa8d"										
eorcs	r7	 ip	 r4	 ror #4										
strbpl	r5	 [r3	 #-856]	"; 0xfffffca8"										
strbmi	r4	 [sp	 #-2388]	"; 0xfffff6ac"										
svcmi	0x00435f52													
svcmi	0x0052544e													
strbmi	r5	 [pc]	 -ip	 asr #30										
strbpl	r5	 [r5]	 #-838	"; 0xfffffcba"										
eorcs	r2	 r6	 r9	 lsr #32										
cmppl	r8	 #8257536	"; 0x7e0000"											
ldmdbmi	r4	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
svcpl	0x0052454d													
strbpl	r4	 [lr]	 #-3907	"; 0xfffff0bd"										
svcpl	0x004c4f52													
svcpl	0x00515249													
submi	r4	 r1	 #1104	"; 0x450"										
cfldr64mi	mvdx4	 [pc	 #-304]	"; 4778 <_HEAP_SIZE+0x2778>"										
stmdbcs	fp	 {r0	 r6	 r8	 r9	 ip	 lr}^							
stmdapl	r0	 {r0	 r3	 r5	 r8	 fp	 sp}							
		"; <UNDEFINED> instruction: 0x465f5350"												
cmpcc	r1	 r0	 asr r7											
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subcs	r4	 r4	 pc	 asr r9										
stmdapl	r0	 {r1	 r2	 r4	 r5	 r9	 ip	 sp}						
svcpl	0x00524150													
svcpl	0x00375350													
svcmi	0x00495047													
subsmi	r3	 pc	 #95	"; 0x5f"										
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
subcc	r7	 r5	 r0	 lsr r8										
subcc	r3	 r1	 r0	 lsr r0										
smladxmi	r0	 r0	 r0	 r3										
strbmi	r4	 [sp	 #-2388]	"; 0xfffff6ac"										
svcmi	0x00435f52													
ldrbmi	r4	 [r4	 #-3669]	"; 0xfffff1ab"										
subspl	r5	 r5	 r2	 asr pc										
svcpl	0x00524550													
movtpl	r4	 #26191	"; 0x664f"											
eorcc	r5	 r0	 r5	 asr #8										
eorseq	r3	 r4	 r8	 ror r0										
rsbvc	r6	 r3	 sp	 ror #12										
stmdbcs	r8!	 {r0	 r1	 r4	 r5	 r6	 r9	 ip	 sp	 lr}				
ldrbvc	r2	 [fp	 #-2080]!	"; 0xfffff7e0"										
strbvs	r7	 [r9	 -lr	 ror #6]!										
rsbcs	r6	 r4	 lr	 ror #10										
rsbscs	r6	 r4	 r9	 ror #28										
stclvs	6,00E+00	 cr7	 [r1]	 #-456	"; 0xfffffe38"									
svcpl	0x005f203b													
svcpl	0x006d7361													
svcpl	0x005f205f													
smcvs	50934	"; 0xc6f6"												
strbvs	r6	 [ip	 #-2420]!	"; 0xfffff68c"										
eorcs	r5	 r8	 pc	 asr pc										
cmnvc	r2	 #2176	"; 0x880"											
cfldr32cs	mvfx2	 [r0]	 #-36	"; 0xffffffdc"										
cmnvc	r0	 #32	6	"; 0x80000000"										
rsbcs	r5	 lr	 #29184	"; 0x7200"										
eorcs	r3	 r0	 #32	20	"; 0x20000"									
eorcs	r7	 r2	 sp	 lsr r2										
cmnvs	r6	 r8	 lsr #4											
stmdbcs	r0!	 {r2	 r3	 r5	 r6	 r8	 fp	 sp}						
		"; <UNDEFINED> instruction: 0x7672203b"												
eorscs	r6	 fp	 r1	 ror #24										
		"; <UNDEFINED> instruction: 0x4600297d"												
ldrbmi	r4	 [r3	 #-3137]	"; 0xfffff3bf"										
stmdapl	r0	 {r5	 ip	 sp}										
ldrbmi	r5	 [pc]	 #-1107	"; 4974 <_HEAP_SIZE+0x2974>"										
movtmi	r5	 #38469	"; 0x9645"											
movtpl	r5	 #40773	"; 0x9f45"											
svcmi	0x0054535f													
strbmi	r5	 [r5]	 #-80	"; 0xffffffb0"										
subeq	r3	 ip	 r0	 lsr #12										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmppl	r0	 #99614720	"; 0x5f00000"											
subspl	r5	 pc	 #805306372	"; 0x30000004"										
strbmi	r4	 [r4	 #-3917]	"; 0xfffff0b3"										
movtpl	r4	 #7519	"; 0x1d5f"											
teqcc	r8	 #75	"; 0x4b"											
eorscs	r3	 ip	 r0	 lsr #24										
cmpmi	r3	 #70	"; 0x46"											
ldclmi	15	 cr5	 [r2	 #-328]	"; 0xfffffeb8"									
svcpl	0x0045444f													
ldmdbcs	r4	 {r1	 r6	 r8	 fp	 lr}^								
ldrbmi	r5	 [r3	 #-1280]	"; 0xfffffb00"										
svcmi	0x00525f52													
subpl	r5	 r8	 #1593835520	"; 0x5f000000"										
svcpl	0x00444145													
subcs	r4	 r4	 r0	 asr r9										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
teqcc	r1	 #32	6	"; 0x80000000"										
teqvs	r0	 #44	"; 0x2c"											
teqcc	r0	 #48	24	"; 0x3000"										
subspl	r0	 r8	 r2	 lsr #32										
ldclmi	15	 cr5	 [r0	 #-332]	"; 0xfffffeb4"									
ldmdbmi	pc	 {r0	 r2	 r4	 r6	 ip	 sp}^	"; <UNPREDICTABLE>"						
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
ldrcc	r2	 [r3	 -r4	 asr #32]!										
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
cmppl	r1	 #55	30	"; 0xdc"										
subscc	r4	 pc	 r0	 asr r9	"; <UNPREDICTABLE>"									
smlsldmi	r4	 r9	 pc	 r8	"; <UNPREDICTABLE>"									
strbmi	r4	 [r4]	 #-328	"; 0xfffffeb8"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
eorscc	r3	 r0	 r5	 asr #32										
strbmi	r4	 [r6]	 -r4	 asr #12										
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
		"; <UNDEFINED> instruction: 0x4655425f"												
svcpl	0x00524546													
svcpl	0x004f4f54													
mcrrmi	13	5	 r4	 r1	 cr3									
eorscc	r2	 r1	 #76	"; 0x4c"										
subspl	r0	 r8	 ip	 asr #32										
subpl	r5	 r6	 r3	 asr pc										
svcpl	0x00384147													
svcpl	0x00544e49													
stmdacc	r0!	 {r0	 r3	 r6	 sl	 lr}								
rsbvc	r0	 r3	 r4	 lsr r0										
		"; <UNDEFINED> instruction: 0x66656973"												
svcpl	0x00202928													
ldfvse	f6	 [r3	 #-380]!	"; 0xfffffe84"										
svcpl	0x00205f5f													
stclvs	6	 cr7	 [pc]	 #-380	"; 48e0 <_HEAP_SIZE+0x28e0>"									
cfstrdvs	mvd7	 [r9]	 #-388	"; 0xfffffe7c"										
ldmdacs	pc	 {r0	 r2	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"		
cmnvc	r0	 #-2013265920	"; 0x88000000"											
strvs	r6	 [r9]	 -r9	 ror #10										
stmdbcs	r2!	 {r2	 r3	 r4	 r6	 r9	 sl	 fp	 sp	 lr}				
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r7	 r7	 asr #30										
eorscs	r3	 r0	 r2	 asr r1										
eorseq	r3	 r0	 r2	 ror r1										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmppl	r0	 #99614720	"; 0x5f00000"											
subspl	r4	 pc	 #1224736768	"; 0x49000000"										
ldclmi	6	 cr5	 [pc	 #-276]	"; 497c <_HEAP_SIZE+0x297c>"									
subcs	r5	 fp	 r1	 asr #6										
ldrbtmi	r3	 [r8]	 -r8	 lsr #32										
eorscs	r3	 ip	 r0	 lsr #24										
ldmdbmi	r3	 {r1	 r2	 r6	 ip	 lr}^								
ldrbmi	r5	 [r2	 #-3908]	"; 0xfffff0bc"										
stmdbmi	r2	 {r1	 r2	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
stmdbmi	r0	 {r2	 r4	 r6	 r8	 fp	 sp}							
ldrtcc	r5	 [r6]	 #-1102	"; 0xfffffbb2"										
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
eorscc	r3	 r2	 #32	18	"; 0x80000"									
eorscc	r3	 r7	 #-872415232	"; 0xcc000000"										
ldmdacc	r6!	 {r4	 r5	 r8	 r9	 ip	 sp}							
		"; <UNDEFINED> instruction: 0x37373435"												
		"; <UNDEFINED> instruction: 0x37303835"												
stmdapl	r0	 {r2	 r3	 r6	 sl	 fp	 lr}							
ldrbmi	r5	 [pc]	 #-848	"; 4ad0 <_HEAP_SIZE+0x2ad0>"										
svcpl	0x0030414d													
svcpl	0x00544e49													
strtcc	r4	 [r0]	 #-1097	"; 0xfffffbb7"										
ldmdbmi	r5	 {r1	 r2	 r4	 r5}^									
cfldrdmi	mvd5	 [pc]	 {78}	"; 0x4e"										
ldrbpl	r4	 [r3]	 #-325	"; 0xfffffebb"										
cmpmi	sp	 r8	 lsr pc											
ldrcc	r2	 [r2	 #-88]!	"; 0xffffffa8"										
subspl	r0	 r8	 r5	 lsr r0										
subspl	r5	 pc	 r1	 asr #4										
ldrbpl	r3	 [pc]	 #-1875	"; 4afc <_HEAP_SIZE+0x2afc>"										
cmpcc	pc	 r4	 asr r3	"; <UNPREDICTABLE>"										
cmpmi	r4	 #1593835520	"; 0x5f000000"											
blmi	1315884 <__undef_stack+0x12038c4>													
blmi	1315888 <__undef_stack+0x12038c8>													
subcs	r5	 r3	 r3	 asr r2										
subspl	r0	 r8	 #48	"; 0x30"										
ldrbmi	r4	 [pc]	 -r5	 asr #14										
subpl	r5	 r3	 #80	6	"; 0x40000001"									
subpl	r4	 r8	 pc	 asr r1										
eorscs	r2	 r1	 r0	 lsr #16										
eorcc	r3	 r0	 #60	24	"; 0x3c00"									
stmdapl	r0	 {r1	 r2	 r4	 r5	 r8	 fp	 sp}						
svcpl	0x00524150													
movtmi	r5	 #50008	"; 0xc358"											
svcpl	0x00305f52													
ldmdbmi	r6	 {r2	 r6	 r8	 sl	 lr}^								
ldmdbmi	pc	 {r0	 r1	 r6	 r8	 sl	 lr}^	"; <UNPREDICTABLE>"						
eorseq	r2	 r0	 r4	 asr #32										
svcpl	0x00545358													
strbmi	r4	 [lr]	 #-334	"; 0xfffffeb2"										
subspl	r4	 r2	 #398458880	"; 0x17c00000"										
teqcc	r0	 pc	 asr #4											
cfldrsmi	mvf3	 [r3]	 #-208	"; 0xffffff30"										
strbpl	r4	 [lr]	 #-2304	"; 0xfffff700"										
cmpmi	r5	 pc	 asr ip											
		"; <UNDEFINED> instruction: 0x36315453"												
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
ldrcc	r3	 [r2	 -r0	 lsr #6]!										
stmdapl	r0	 {r1	 r2	 r4	 r5	 r8	 r9	 sl	 ip	 sp}				
svcpl	0x00524150													
cmpmi	r4	 #88	8	"; 0x58000000"										
subscc	r5	 pc	 #80	6	"; 0x40000001"									
svcmi	0x004c435f													
ldmdami	pc	 {r0	 r1	 r6	 r8	 r9	 fp	 lr}^	"; <UNPREDICTABLE>"					
subspl	r2	 r8	 sl	 asr r0										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
subpl	r5	 r3	 r4	 asr r4										
svcpl	0x00325f53													
svcpl	0x00435454													
svcpl	0x004b4c43													
cmppl	r5	 r6	 asr #4											
subseq	r4	 sl	 pc	 asr r8										
cmnvs	r8	 pc	 asr pc											
cfldr64vs	mvdx6	 [pc]	 {118}	"; 0x76"										
stclvs	14	 cr6	 [r7]	 #-444	"; 0xfffffe44"									
strbtcc	r6	 [r7]	 -pc	 ror #28										
eorseq	r2	 r1	 r4	 lsr r0										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
stmdbmi	r6	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 lr}^					
cmppl	pc	 #-1073741801	"; 0xc0000017"											
ldmdbmi	r8	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 lr}^					
smlsldmi	r4	 r9	 pc	 r8	"; <UNPREDICTABLE>"									
strbmi	r4	 [r4]	 #-328	"; 0xfffffeb8"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
eorscc	r3	 r0	 r6	 asr #16										
		"; <UNDEFINED> instruction: 0x46464639"												
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
cmpmi	pc	 #205520896	"; 0xc400000"											
subspl	r4	 r4	 #1264	"; 0x4f0"										
ldrbpl	r4	 [pc]	 #-3151	"; 4bf4 <_HEAP_SIZE+0x2bf4>"										
stmdbmi	r2	 {r0	 r2	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
ldmdavc	r0!	 {r2	 r4	 r6	 sp}									
eorscc	r3	 r0	 r4	 lsr r0										
eorscc	r3	 r0	 r0	 lsr r0										
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
strbpl	r5	 [r5]	 #-3895	"; 0xfffff0c9"										
cdpmi	5	5	 cr4	 cr2	 cr8	 {2}								
subscc	r5	 pc	 r5	 asr #8										
strbmi	r4	 [lr	 #-1375]	"; 0xfffffaa1"										
mcrrmi	15	5	 r5	 r3	 cr4									
subpl	r5	 r6	 #300	"; 0x12c"										
ldmdami	pc	 {r0	 r2	 r6	 r8	 ip	 lr}^	"; <UNPREDICTABLE>"						
eorscc	r2	 r1	 #90	"; 0x5a"										
eorscc	r3	 r0	 r5	 lsr r0										
eorseq	r3	 r0	 r0	 lsr r0										
subpl	r5	 r1	 #88	"; 0x58"										
subpl	r4	 r4	 #1593835520	"; 0x5f000000"										
stclmi	13	 cr4	 [r5	 #-380]	"; 0xfffffe84"									
smlsldmi	r4	 r9	 pc	 r8	"; <UNPREDICTABLE>"									
strbmi	r4	 [r4]	 #-328	"; 0xfffffeb8"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
		"; <UNDEFINED> instruction: 0x46464633"												
strbmi	r4	 [r6]	 -r6	 asr #12										
cmpmi	r3	 #0	16											
movtmi	r4	 #38741	"; 0x9755"											
stmdbmi	r6	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 ip	 lr}^			
ldmdbmi	r2	 {r0	 r1	 r2	 r3	 r4	 r6	 sl	 ip	 lr}^				
subspl	r5	 r4	 #284	"; 0x11c"										
mcrrmi	6	4	 r4	 r9	 cr7									
cmpmi	sp	 r4	 asr pc											
eorcc	r4	 r0	 r3	 asr fp										
eorscc	r3	 r3	 r8	 ror r0										
eorscc	r3	 r0	 r0	 lsr r0										
svcpl	0x005f0030													
cmpmi	r5	 #1136	"; 0x470"											
strbmi	r4	 [fp	 #-2380]	"; 0xfffff6b4"										
ldmdbmi	r5	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 lr}^					
cdpmi	4	4	 cr5	 cr9	 cr12	 {2}								
mcrmi	3	2	 r4	 cr15	 cr15	 {2}								
mcrmi	4	2	 r5	 cr1	 cr3	 {2}								
subscs	r5	 r0	 r4	 asr pc										
subspl	r0	 r8	 r1	 lsr r0										
ldmdbpl	r3	 {r0	 r1	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
strbpl	r5	 [r3]	 #-3923	"; 0xfffff0ad"										
subsmi	r4	 pc	 #20992	"; 0x5200"										
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
stmdacc	r6	 {r4	 r5	 fp	 ip	 sp	 lr}^							
eorscc	r3	 r0	 r0	 lsr r0										
strvc	r3	 [r0]	 #-48	"; 0xffffffd0"										
strbvc	r6	 [pc	 -pc	 ror #24]!										
svcpl	0x00287265													
eorcs	r6	 r9	 pc	 asr r3										
stmdavc	r5!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
cmnvc	lr	 #116	10	"; 0x1d000000"										
svcpl	0x006e6f69													
blvc	a0ce58 <__undef_stack+0x8fae98>													
ldrbvc	r5	 [pc]	 #-3872	"; 4ce0 <_HEAP_SIZE+0x2ce0>"										
svcvs	0x00657079													
subscs	r5	 pc	 r6	 ror #30										
cmpvs	pc	 #40	30	"; 0xa0"										
svcpl	0x005f2029													
eorscs	r2	 sp	 r8	 ror r0										
cmpvs	pc	 #40	30	"; 0xa0"										
stmdbvs	r0!	 {r0	 r3	 r5	 r8	 r9	 fp	 ip	 sp}					
rsbsvc	r7	 r0	 r3	 ror r5										
stmdacs	r0!	 {r0	 r2	 r5	 r6	 r9	 ip	 sp	 lr}					
ldmdbcs	r8!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
stmdacs	r0!	 {r5	 r8	 r9	 sl	 fp	 ip	 sp}						
ldmdbcs	r4!	 {r0	 r3	 r5	 r6	 r9	 sl	 fp	 sp	 lr}^				
ldmdavc	pc	 {r5	 r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"					
strcs	r2	 [r0	 -r0	 lsr #26]!										
blcs	80ea20 <__undef_stack+0x6fca60>													
strbcs	r2	 [r1	 -r0	 lsr #14]!										
stmdacs	r0!	 {r5	 r9	 fp	 ip	 sp}								
ldmdbcs	r4!	 {r0	 r3	 r5	 r6	 r9	 sl	 fp	 sp	 lr}^				
ldmdavc	pc	 {r5	 r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"					
eoreq	r7	 r9	 fp	 lsr sp										
svcpl	0x00545358													
cmpmi	r2	 #84	26	"; 0x1500"										
ldrbpl	r5	 [pc]	 #-596	"; 4d3c <_HEAP_SIZE+0x2d3c>"										
subpl	r4	 r5	 #4672	"; 0x1240"										
stmdbmi	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 sl	 lr}^				
subcs	r4	 r4	 ip	 asr #10										
		"; <UNDEFINED> instruction: 0x36323231"												
subsvc	r5	 pc	 r0	 lsl #30										
strbtvc	r6	 [lr]	 #-2418	"; 0xfffff68e"										
blvs	1a5fef0 <__undef_stack+0x194df30>													
stclvs	8	 cr2	 [r6	 #-404]!	"; 0xfffffe6c"									
		"; <UNDEFINED> instruction: 0x67726174"												
rsbvc	r6	 r9	 #44	12	"; 0x2c00000"									
cmnvs	r6	 r3	 ror r4											
		"; <UNDEFINED> instruction: 0x67726172"												
svcpl	0x005f2029													
rsbsvc	r7	 r4	 #1627389952	"; 0x61000000"										
ldrbtvc	r6	 [r5]	 #-617	"; 0xfffffd97"										
ldmdacs	pc	 {r0	 r2	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"		
ldrbvs	r5	 [pc]	 -r8	 lsr #30										
cmnvs	sp	 pc	 ror #4											
subscs	r5	 pc	 r4	 ror pc	"; <UNPREDICTABLE>"									
subsvc	r5	 pc	 r8	 lsr #30										
strbtvc	r6	 [lr]	 #-2418	"; 0xfffff68e"										
mrrccs	15	6	 r5	 pc	 cr6	"; <UNPREDICTABLE>"								
strbtvc	r6	 [sp]	 #-1568	"; 0xfffff9e0"										
sfmcs	f7	2	 [r7]	 #-388	"; 0xfffffe7c"									
rsbvc	r6	 r9	 #32	12	"; 0x2000000"									
cmnvs	r6	 r3	 ror r4											
		"; <UNDEFINED> instruction: 0x67726172"												
eoreq	r2	 r9	 r9	 lsr #18										
svcpl	0x00535058													
cmpcc	r2	 r5	 asr r3											
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
eorscc	r3	 r0	 r5	 asr #32										
eorscc	r3	 r0	 r3	 lsr r0										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
subspl	r3	 pc	 r1	 lsr r5	"; <UNPREDICTABLE>"									
svcpl	0x00465245													
stmdbmi	lr	 {r0	 r2	 r3	 r6	 r8	 r9	 sl	 fp	 lr}^				
svcpl	0x00524f54													
cfldrdmi	mvd5	 [r2]	 {67}	"; 0x43"										
cmncc	r0	 r0	 lsr #4											
eorcc	r2	 r0	 r5	 lsr ip										
eorcc	r2	 r5	 ip	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
teqvs	r0	 #14592	"; 0x3900"											
eorcs	r3	 ip	 r1	 lsr r2										
stmdapl	r0	 {r4	 r5	 r9	 sp}									
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
svcpl	0x00534e5f													
strbmi	r4	 [r3	 #-833]	"; 0xfffffcbf"										
cmpmi	pc	 #1275068417	"; 0x4c000001"											
subspl	r4	 r4	 #1264	"; 0x4f0"										
eorcs	r4	 r0	 #20224	"; 0x4f00"										
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldccs	3	 cr6	 [r1]	 #-128	"; 0xffffff80"									
cmncc	r3	 r0	 lsr #32											
eorscs	r2	 r2	 #44	"; 0x2c"										
cmppl	r0	 #0	16											
cmpmi	sp	 pc	 asr r4											
mcrmi	15	2	 r5	 cr9	 cr7	 {1}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
eorseq	r3	 r5	 r0	 lsr #14										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
mcrrmi	15	3	 r5	 r3	 cr5									
svcpl	0x004e4145													
cmpmi	r6	 r9	 asr #28											
movtmi	r5	 #20300	"; 0x4f4c"											
mcrmi	1,20E+01	2	 r4	 cr9	 cr15	 {2}								
ldrbpl	r5	 [r3	 -r5	 asr #30]										
cmncc	r0	 r0	 lsr #4											
eorcc	r2	 r0	 r5	 lsr ip										
eorcc	r2	 r5	 ip	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
teqvs	r0	 #14080	"; 0x3700"											
eorcs	r3	 ip	 r1	 lsr r4										
stmdapl	r0	 {r1	 r4	 r5	 r9	 sp}								
svcpl	0x00474552													
ldrbcc	r5	 [r2]	 -r7	 asr #32										
eorseq	r7	 r6	 r0	 lsr #4										
subpl	r5	 r5	 #1409286145	"; 0x54000001"										
svcpl	0x0057525f													
ldrbmi	r4	 [r2	 #-2132]	"; 0xfffff7ac"										
subspl	r4	 pc	 r1	 asr #8										
eorcs	r4	 r0	 #1224736768	"; 0x49000000"										
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldfcss	f3	 [r3]	 #-396	"; 0xfffffe74"										
rsbcc	r2	 r3	 r0	 lsr #32										
eorscs	r2	 r2	 #44	"; 0x2c"										
cmpmi	r3	 #0	16											
movtmi	r4	 #38741	"; 0x9755"											
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 ip	 lr}^			
ldrbpl	r4	 [r0	 #-863]	"; 0xfffffca1"										
cmpmi	sp	 r1	 lsr pc											
eorcc	r4	 r0	 r3	 asr fp										
eorscc	r3	 r0	 r8	 ror r0										
eorscc	r3	 r0	 r0	 lsr r0										
cmppl	r8	 #50	"; 0x32"											
stmdbmi	r7	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
svcmi	0x00455f43													
strbmi	r5	 [pc]	 -r9	 asr #30										
strbpl	r5	 [r5]	 #-838	"; 0xfffffcba"										
rsbscc	r3	 r8	 r0	 lsr #32										
eorscc	r3	 r0	 r0	 lsr r0										
eorseq	r3	 r0	 r0	 lsr r1										
svcpl	0x004c4958													
ldrbmi	r5	 [r3	 #-833]	"; 0xfffffcbf"										
svcmi	0x005f5452													
subspl	r4	 r5	 #201326593	"; 0xc000001"										
subcs	r4	 r4	 r2	 asr r5										
subspl	r0	 r8	 r1	 lsr r0										
stclmi	15	 cr5	 [r4	 #-332]	"; 0xfffffeb4"									
ldmdbmi	pc	 {r0	 r6	 r9	 ip	 sp}^	"; <UNPREDICTABLE>"							
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
ldmdacc	r4!	 {r2	 r6	 sp}										
ldrbtvs	r6	 [r3]	 #-2304	"; 0xfffff700"										
strbtvc	r6	 [r9]	 #-1897	"; 0xfffff897"										
cmpvs	pc	 #40	30	"; 0xa0"										
svcpl	0x00282029													
ldmdbvc	r4!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sp	 lr}^			
cfldr64vs	mvdx6	 [pc]	 {112}	"; 0x70"										
strbvc	r6	 [fp	 #-3951]!	"; 0xfffff091"										
svcpl	0x005f2870													
svcpl	0x00262963													
stmdapl	r0	 {r1	 r2	 r3	 r6	 r8	 fp	 sp}						
svcpl	0x00524150													
svcpl	0x00375350													
subscc	r4	 pc	 r3	 asr r4	"; <UNPREDICTABLE>"									
smlsldmi	r4	 r9	 pc	 r8	"; <UNPREDICTABLE>"									
strbmi	r4	 [r4]	 #-328	"; 0xfffffeb8"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
eorscc	r3	 r1	 r5	 asr #32										
		"; <UNDEFINED> instruction: 0x46464630"												
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
svcpl	0x0052465f													
subsmi	r5	 pc	 #84	16	"; 0x540000"									
subscs	r5	 r9	 r5	 asr r3										
teqcc	r0	 r1	 lsr r4											
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
cfldr64mi	mvdx3	 [pc	 #-196]	"; 4ec8 <_HEAP_SIZE+0x2ec8>"										
subpl	r4	 pc	 #4416	"; 0x1140"										
strbmi	r5	 [r6	 #-3929]	"; 0xfffff0a7"										
subspl	r5	 r5	 #1090519040	"; 0x41000000"										
eorscs	r5	 r2	 r5	 asr #30										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
rsbcc	r2	 r3	 r0	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
		"; <UNDEFINED> instruction: 0x36202c31"												
svcpl	0x005f0022													
cmnvc	lr	 #396	"; 0x18c"											
svcvs	0x00632074													
rsbseq	r7	 r4	 lr	 ror #6										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
subsmi	r5	 r3	 #398458880	"; 0x17c00000"										
ldmdami	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 sp}^	"; <UNPREDICTABLE>"				
cmpmi	r8	 r9	 asr #14											
subscs	r4	 r2	 r4	 asr #8										
subcc	r7	 r5	 r0	 lsr r8										
		"; <UNDEFINED> instruction: 0x46323030"												
stmdapl	r0	 {r1	 r2	 r6	 r9	 sl	 lr}							
svcpl	0x00524150													
		"; <UNDEFINED> instruction: 0x47554353"												
subscc	r4	 pc	 r9	 asr #6										
movtpl	r4	 #37983	"; 0x945f"											
cmpmi	r2	 r4	 asr pc											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
eorcc	r5	 r0	 r4	 asr #4										
		"; <UNDEFINED> instruction: 0x46384678"												
eorscc	r3	 r0	 r0	 lsr r1										
cmppl	r8	 #48	"; 0x30"											
movtpl	r5	 #40788	"; 0x9f54"											
svcmi	0x0054535f													
strbmi	r5	 [r5]	 #-80	"; 0xffffffb0"										
lfmmi	f3	4	 [r4]	 #-128	"; 0xffffff80"									
ldrbmi	r5	 [pc	 -r0	 lsl #30]										
cfstr64mi	mvdx5	 [r3]	 {78}	"; 0x4e"										
svcpl	0x00454b49													
ldmdbpl	r4	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
		"; <UNDEFINED> instruction: 0x464f4550"												
stmdapl	r0	 {r5	 r8	 ip	 sp}									
ldrbpl	r4	 [r5]	 #-851	"; 0xfffffcad"										
subpl	r4	 r5	 #4672	"; 0x1240"										
mcrmi	3	2	 r4	 cr15	 cr15	 {2}								
sfmmi	f5	2	 [pc]	 {84}	"; 0x54"									
cmpmi	lr	 pc	 asr r5											
svcpl	0x00454c42													
blmi	14d5588 <__undef_stack+0x13c35c8>													
rsbscc	r3	 r8	 r0	 lsr #32										
eorscc	r3	 r0	 r0	 lsr r0										
eorseq	r3	 r1	 r0	 lsr r0										
subpl	r5	 r1	 #88	"; 0x58"										
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 ip	 lr}^			
ldmdami	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 sp}^	"; <UNPREDICTABLE>"				
cmpmi	r8	 r9	 asr #14											
subscs	r4	 r2	 r4	 asr #8										
teqcc	r4	 r0	 lsr r8											
strbmi	r3	 [r6]	 -r5	 asr #32										
stmdapl	r0	 {r1	 r2	 r6	 r9	 sl	 lr}							
cmppl	pc	 r0	 asr r3	"; <UNPREDICTABLE>"										
svcpl	0x00495053													
svcpl	0x00544e49													
strcc	r4	 [r0	 #-1097]!	"; 0xfffffbb7"										
cmppl	r8	 #49	"; 0x31"											
strbmi	r5	 [r4	 #-3924]	"; 0xfffff0ac"										
strbmi	r4	 [r3	 #-2390]	"; 0xfffff6aa"										
svcpl	0x0053495f													
subpl	r5	 r1	 #1392508928	"; 0x53000000"										
subcs	r4	 r4	 r4	 asr r5										
stmdapl	r0	 {r0	 r2	 r4	 r5	 sl	 fp	 lr}						
svcpl	0x00524150													
svcpl	0x00375350													
submi	r4	 pc	 #18176	"; 0x4700"										
ldmdbmi	r4	 {r0	 r6	 sl	 fp	 lr}^								
svcpl	0x0052454d													
svcpl	0x00535f30													
svcpl	0x00495841													
ldrbmi	r4	 [r3	 #-322]	"; 0xfffffebe"										
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbtmi	r3	 [r8]	 -r0	 lsr #32										
eorscc	r4	 r0	 r8	 lsr r6										
eorseq	r3	 r0	 r2	 lsr r0										
subpl	r5	 r1	 #88	"; 0x58"										
cmppl	r5	 #6225920	"; 0x5f0000"											
svcpl	0x00535042													
stmdbmi	r8	 {r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^					
strbmi	r4	 [r1]	 #-2119	"; 0xfffff7b9"										
eorcc	r5	 r0	 r4	 asr #4										
eorscc	r4	 r0	 r8	 ror r5										
		"; <UNDEFINED> instruction: 0x46463230"												
cmpmi	pc	 r6	 asr #32											
cdpvs	9	6	 cr6	 cr7	 cr12	 {3}								
stmdavc	r8!	 {r0	 r1	 r2	 r3	 r5	 r6	 r9	 sl	 sp	 lr}			
svcpl	0x005f2029													
strbvs	r6	 [r9	 -r1	 ror #24]!										
stmdacs	r6!	 {r1	 r2	 r3	 r5	 r6	 r8	 r9	 sl	 fp	 sp	 lr}^		
stmdapl	r0	 {r3	 r4	 r5	 r6	 r8	 fp	 sp}						
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
subpl	r5	 r5	 #95	"; 0x5f"										
stmdbpl	r3	 {r1	 r2	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
svcpl	0x00454c43													
cdpmi	15	5	 cr4	 cr5	 cr3	 {2}								
subscs	r4	 r2	 r4	 asr r5										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
stmdbcc	r3!	 {r5	 sp}^											
cmncc	r3	 ip	 lsr #32											
eorcc	r2	 r0	 r3	 lsr ip										
subspl	r0	 r8	 r2	 lsr #32										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
subpl	r5	 r3	 r4	 asr r4										
svcpl	0x00315f53													
subspl	r4	 r4	 #1168	"; 0x490"										
cmppl	r0	 #32	16	"; 0x200000"										
cmpmi	r4	 #1593835520	"; 0x5f000000"											
svcpl	0x00315f30													
svcpl	0x00544e49													
stmdapl	r0	 {r0	 r3	 r6	 sl	 lr}								
		"; <UNDEFINED> instruction: 0x465f5453"												
svcpl	0x004f4649													
subspl	r4	 pc	 #312	"; 0x138"										
subcs	r4	 sp	 pc	 asr #30										
subeq	r3	 ip	 r1	 lsr r1										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
teqmi	r2	 #1556480	"; 0x17c000"											
ldmdbmi	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 ip	 sp}^	"; <UNPREDICTABLE>"			
subscs	r5	 r2	 lr	 asr #8										
svcpl	0x00535058													
cmpcc	r3	 r9	 asr #4											
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subeq	r4	 r4	 pc	 asr r9										
svcpl	0x00545358													
ldmdbmi	r6	 {r2	 r6	 r8	 sl	 lr}^								
subsmi	r4	 pc	 #281018368	"; 0x10c00000"										
blmi	10d8eec <__undef_stack+0xfc6f2c>													
strbpl	r4	 [pc]	 #-3679	"; 51c0 <_HEAP_SIZE+0x31c0>"										
strbpl	r4	 [pc	 #-1631]	"; 4b65 <_HEAP_SIZE+0x2b65>"										
teqcc	r0	 #1308622848	"; 0x4e000000"											
ldrbtvc	r0	 [r3]	 #-76	"; 0xffffffb4"										
cmnvs	r9	 #1824	"; 0x720"											
teqvc	r0	 #109	"; 0x6d"											
cmnvs	lr	 #116	4	"; 0x40000007"										
cmnvs	r5	 #-2080374783	"; 0x84000001"											
svcpl	0x0000706d													
strbvs	r6	 [r9	 -r1	 asr #24]!										
ldmdacs	r3!	 {r1	 r2	 r3	 r5	 r6	 r8	 sp	 lr}^					
svcpl	0x00202978													
stmdbvs	ip!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sp	 lr}^				
strbtvs	r6	 [r5]	 #-3687	"; 0xfffff199"										
eoreq	r7	 r9	 r8	 lsr #16										
svcpl	0x00535058													
svcpl	0x00514946													
svcpl	0x00544e49													
eorcc	r4	 r0	 #1224736768	"; 0x49000000"										
svcpl	0x005f0038													
rsbsvc	r2	 r0	 #80	16	"; 0x500000"									
cmnvc	pc	 #1862270976	"; 0x6f000000"											
rsbsvc	r2	 r0	 #41	"; 0x29"										
cmnvc	pc	 #1862270976	"; 0x6f000000"											
cmpmi	r4	 #0	16											
movtpl	r5	 #13407	"; 0x345f"											
		"; <UNDEFINED> instruction: 0x464f5f52"												
strbpl	r5	 [r5]	 #-838	"; 0xfffffcba"										
stmdapl	r0	 {r5	 ip	 sp}										
svcpl	0x00524150													
subspl	r5	 r3	 r8	 asr r1										
svcpl	0x00535049													
mcrmi	15	2	 r5	 cr9	 cr0	 {1}								
stmdapl	r0!	 {r2	 r4	 r6	 r9	 ip	 lr}							
cmppl	pc	 r0	 asr r3	"; <UNPREDICTABLE>"										
svcpl	0x00495053													
svcpl	0x00544e49													
stmdapl	r0	 {r0	 r3	 r6	 sl	 lr}								
cmpmi	pc	 #84	6	"; 0x50000001"										
cmpmi	r3	 r1	 asr #6											
cfldr64mi	mvdx4	 [pc	 #-272]	"; 5150 <_HEAP_SIZE+0x3150>"										
svcpl	0x0045444f													
ldmdbmi	r4	 {r0	 r1	 r2	 r3	 r6	 ip	 lr}^						
eorcc	r4	 r0	 pc	 asr #28										
eorscc	r3	 r0	 r8	 ror r0										
ldmdacc	r0!	 {r4	 r5	 ip	 sp}									
subeq	r5	 ip	 r0	 lsr r5										
ldrbtvc	r7	 [r2]	 #-1139	"; 0xfffffb8d"										
rsbcs	r6	 r6	 pc	 ror #8										
ldrbtvc	r7	 [r2]	 #-1139	"; 0xfffffb8d"										
stmdapl	r0	 {r0	 r1	 r2	 r3	 r5	 r6	 r9	 sl	 sp	 lr}			
ldmdbmi	pc	 {r0	 r1	 r4	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
cmppl	pc	 #603979777	"; 0x24000001"											
strbpl	r4	 [r6]	 #-3141	"; 0xfffff3bb"										
svcpl	0x00545345													
stfmie	f4	 [r9]	 {70}	"; 0x46"										
teqcc	r0	 r5	 asr #8											
eorseq	r3	 r6	 r0	 lsr r7										
strbpl	r5	 [r3	 #-856]	"; 0xfffffca8"										
svcpl	0x00434947													
svcpl	0x00495053													
		"; <UNDEFINED> instruction: 0x47524154"												
svcmi	0x005f5445													
ldrbmi	r4	 [r3	 #-1606]	"; 0xfffff9ba"										
ldmdavc	r0!	 {r2	 r4	 r6	 sp}									
eorscc	r3	 r0	 r0	 lsr r0										
eorscc	r3	 r0	 r0	 lsr r8										
cmpmi	r3	 #0	16											
movtmi	r4	 #38741	"; 0x9755"											
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 ip	 lr}^			
ldrbpl	r4	 [r0	 #-863]	"; 0xfffffca1"										
cmpmi	sp	 r5	 lsr pc											
eorcc	r4	 r0	 r3	 asr fp										
eorscc	r3	 r0	 r8	 ror r0										
eorscc	r3	 r0	 #48	"; 0x30"										
subspl	r0	 r8	 r0	 lsr r0										
cmpmi	pc	 #268435460	"; 0x10000004"											
ldmdbmi	pc	 {r4	 r6	 r8	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"						
eorseq	r2	 r0	 r4	 asr #32										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
svcmi	0x004e5f35													
eorcs	r3	 r0	 #80	4										
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldccs	3	 cr6	 [r7]	 #-128	"; 0xffffff80"									
teqcc	r1	 #32	6	"; 0x80000000"										
eorscs	r2	 r1	 #44	"; 0x2c"										
blmi	1315f24 <__undef_stack+0x1203f64>													
blmi	10da4a4 <__undef_stack+0xfc84e4>													
svcmi	0x004c4320													
svcpl	0x00534b43													
svcpl	0x00524550													
subeq	r4	 r3	 r3	 asr r5										
ldmdacs	sl!	 {r0	 r1	 r5	 r6	 sl	 fp	 sp	 lr}^					
stmdbcs	r7!	 {r0	 r5	 r6	 r9	 ip	 sp	 lr}^						
ldrbvc	r2	 [fp	 #-2080]!	"; 0xfffff7e0"										
strbvs	r7	 [r9	 -lr	 ror #6]!										
rsbcs	r6	 r4	 lr	 ror #10										
rsbvc	r6	 r1	 #6488064	"; 0x630000"										
cmnvs	r6	 r0	 lsr #4											
svcpl	0x00203b6c													
ldfvse	f6	 [r3	 #-380]!	"; 0xfffffe84"										
svcpl	0x00205f5f													
stclvs	6	 cr7	 [pc]	 #-380	"; 51e8 <_HEAP_SIZE+0x31e8>"									
cfstrdvs	mvd7	 [r9]	 #-388	"; 0xfffffe7c"										
ldmdacs	pc	 {r0	 r2	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"		
sfmvs	f2	2	 [r3]	 #-128	"; 0xffffff80"									
eorcc	r0	 r5	 sl	 ror r9										
eorscs	r2	 r1	 #44	10	"; 0xb000000"									
eorcs	r3	 r0	 #32	20	"; 0x20000"									
eorcs	r7	 r2	 sp	 lsr r2										
cmnvs	r6	 r8	 lsr #4											
bcc	80f938 <__undef_stack+0x6fd978>													
rsbscs	r2	 r2	 #32	4										
rsbvc	r2	 r1	 #32	16	"; 0x200000"									
stmdbcs	r0!	 {r0	 r1	 r2	 r5	 r6	 r8	 fp	 sp}					
		"; <UNDEFINED> instruction: 0x7672203b"												
eorscs	r6	 fp	 r1	 ror #24										
stmdapl	r0	 {r0	 r2	 r3	 r4	 r5	 r6	 r8	 fp	 sp}				
svcpl	0x00524150													
cmpmi	r4	 #88	8	"; 0x58000000"										
subscc	r5	 pc	 r0	 asr r3	"; <UNPREDICTABLE>"									
		"; <UNDEFINED> instruction: 0x5645445f"												
svcpl	0x00454349													
stmdapl	r0!	 {r0	 r3	 r6	 sl	 lr}								
svcpl	0x00524150													
svcpl	0x00375350													
svcpl	0x00435454													
strbmi	r5	 [r4	 #-3888]	"; 0xfffff0d0"										
strbmi	r4	 [r3	 #-2390]	"; 0xfffff6aa"										
subeq	r4	 r4	 pc	 asr r9										
subpl	r5	 r1	 #88	"; 0x58"										
ldmdbmi	r8	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 lr}^					
cmpmi	r5	 pc	 asr r1											
subspl	r5	 r3	 r4	 asr #30										
svcpl	0x00305f49													
svcpl	0x004d554e													
subsmi	r5	 pc	 #1275068417	"; 0x4c000001"										
subscs	r5	 r3	 r9	 asr #8										
subspl	r0	 r8	 r1	 lsr r0										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
subpl	r4	 r3	 r9	 asr #18										
svcpl	0x00315f53													
subspl	r4	 r4	 #1168	"; 0x490"										
cmppl	r0	 #32	16	"; 0x200000"										
teqmi	r2	 #1556480	"; 0x17c000"											
mcrmi	1,50E+01	2	 r5	 cr9	 cr1	 {1}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
cmnvc	pc	 #0	8											
mcrvs	2	3	 r7	 cr9	 cr4	 {3}								
ldmdbcs	r3!	 {r0	 r1	 r2	 r5	 r6	 fp	 sp}^						
rsbseq	r2	 r3	 r0	 lsr #6										
svcpl	0x00435458													
svcpl	0x00524354													
movtpl	r4	 #26191	"; 0x664f"											
stmdacc	r0!	 {r0	 r2	 r6	 sl	 ip	 lr}							
cmpmi	r0	 r0	 lsl #16											
		"; <UNDEFINED> instruction: 0x57585f52"												
cmppl	r0	 #68	8	"; 0x44000000"										
ldmdbmi	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 sp}^	"; <UNPREDICTABLE>"				
subscs	r5	 r2	 lr	 asr #8										
svcpl	0x00535058													
svcpl	0x00544457													
svcpl	0x00544e49													
stmdapl	r0	 {r0	 r3	 r6	 sl	 lr}								
svcpl	0x00524150													
ldmdbmi	r0	 {r3	 r4	 r6	 r8	 r9	 sl	 lr}^						
svcpl	0x0053504f													
strbmi	r5	 [r4	 #-3888]	"; 0xfffff0d0"										
strbmi	r4	 [r3	 #-2390]	"; 0xfffff6aa"										
subcs	r4	 r4	 pc	 asr r9										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 lr}^			
svcpl	0x00305f4f													
ldmdbmi	r6	 {r2	 r6	 r8	 sl	 lr}^								
ldmdbmi	pc	 {r0	 r1	 r6	 r8	 sl	 lr}^	"; <UNPREDICTABLE>"						
subspl	r0	 r8	 #68	"; 0x44"										
ldrbmi	r4	 [pc	 -r5	 asr #14]										
eorscs	r5	 r4	 r0	 asr r2										
stmdapl	r0	 {r1	 r4	 r5	 r6	 sl	 ip	 sp}						
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
		"; <UNDEFINED> instruction: 0x564e495f"												
ldmdbmi	pc	 {r0	 r6	 sl	 fp	 lr}^	"; <UNPREDICTABLE>"							
svcpl	0x00424c54													
svcmi	0x004c4e55													
strbmi	r4	 [r5]	 #-2883	"; 0xfffff4bd"										
cmncc	r0	 r0	 lsr #4											
eorcc	r2	 r0	 r5	 lsr ip										
eorcc	r2	 r5	 ip	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
eorcs	r2	 r0	 r8	 lsr ip										
eorcs	r3	 ip	 r3	 ror #10										
stmdapl	r0	 {r4	 r5	 r9	 sp}									
		"; <UNDEFINED> instruction: 0x47554353"												
ldmdbmi	pc	 {r0	 r3	 r6	 r8	 r9	 lr}^	"; <UNPREDICTABLE>"						
ldrbmi	r5	 [pc	 #-1102]	"; 508e <_HEAP_SIZE+0x308e>"										
cmpmi	sp	 lr	 asr #30											
eorcc	r4	 r0	 r3	 asr fp										
eorscc	r3	 r0	 r8	 ror r0										
eorscc	r3	 r0	 r0	 lsr r0										
subspl	r0	 r8	 r1	 lsr r0										
subspl	r5	 pc	 r1	 asr #4										
subspl	r3	 pc	 #21757952	"; 0x14c0000"										
cmpcc	pc	 r1	 asr #26											
cmpmi	pc	 pc	 asr r3	"; <UNPREDICTABLE>"										
subsmi	r4	 pc	 #88	18	"; 0x160000"									
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
		"; <UNDEFINED> instruction: 0x46467830"												
eorscc	r4	 r0	 r6	 asr #6										
svcpl	0x00003030													
ldrbvs	r7	 [r2	 #-95]!	"; 0xffffffa1"										
strbtvc	r6	 [r3]	 #-2404	"; 0xfffff69c"										
ldrbvc	r7	 [r2	 #-1119]!	"; 0xfffffba1"										
stmdavc	r5!	 {r0	 r2	 r5	 r6	 fp	 sp}^							
svcpl	0x00202970													
ldmdbvs	r5!	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 sp	 lr}^				
cdpvs	4	6	 cr7	 cr9	 cr12	 {3}								
rsbsvc	r6	 r8	 pc	 asr r5										
ldmdacs	r4!	 {r0	 r2	 r5	 r6	 r8	 r9	 sp	 lr}^					
rsbsvc	r6	 r8	 r8	 lsr #10										
teqcc	r0	 r9	 lsr #24											
ldmdbmi	r8	 {r0	 r3	 r5}^										
stmdapl	r5	 {r2	 r3	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
ldrbpl	r4	 [r0]	 #-1347	"; 0xfffffabd"										
svcpl	0x004e4f49													
ldrbmi	r4	 [pc]	 #-1097	"; 5558 <_HEAP_SIZE+0x3558>"										
svcpl	0x00415441													
subpl	r4	 pc	 #268435460	"; 0x10000004"										
mcrmi	15	2	 r5	 cr9	 cr4	 {2}								
eorseq	r2	 r4	 r4	 asr r0										
svcpl	0x00545358													
svcpl	0x00544f4e													
submi	r4	 r1	 #1104	"; 0x450"										
subcs	r4	 r4	 ip	 asr #10										
subeq	r3	 ip	 r2	 lsr r9										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
teqmi	r2	 #1556480	"; 0x17c000"											
ldmdbmi	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 sp}^	"; <UNPREDICTABLE>"				
subscs	r5	 r2	 lr	 asr #8										
svcpl	0x00535058													
subcc	r3	 r3	 r9	 asr #4										
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subeq	r4	 r4	 pc	 asr r9										
svcpl	0x00535058													
subcc	r5	 r3	 r4	 asr r4										
ldmdbmi	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 ip	 sp}^	"; <UNPREDICTABLE>"			
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
teqcc	r4	 #68	"; 0x44"											
cmpvs	pc	 r0	 lsl #30											
cdpvs	9	6	 cr6	 cr7	 cr12	 {3}								
stmdavc	r8!	 {r0	 r2	 r5	 r6	 sl	 sp	 lr}						
svcpl	0x005f2029													
rsbsvc	r7	 r4	 #1627389952	"; 0x61000000"										
ldrbtvc	r6	 [r5]	 #-617	"; 0xfffffd97"										
ldmdacs	pc	 {r0	 r2	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"		
cmpvs	pc	 r8	 lsr #30											
cdpvs	9	6	 cr6	 cr7	 cr12	 {3}								
svcpl	0x005f6465													
stmdbcs	r9!	 {r3	 r5	 fp	 ip	 sp	 lr}							
subspl	r0	 r8	 r9	 lsr #32										
cmppl	pc	 #268435460	"; 0x10000004"											
stmdbmi	r7	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
movtmi	r5	 #8003	"; 0x1f43"											
strbmi	r5	 [r2	 #-3915]	"; 0xfffff0b5"										
ldrbmi	r4	 [r2	 #-3910]	"; 0xfffff0ba"										
stmdapl	r0	 {r5	 ip	 sp}										
ldrbtpl	r6	 [r5]	 #-851	"; 0xfffffcad"										
rsbvc	r6	 r5	 #6720	"; 0x1a40"										
strbtvc	r5	 [r5]	 #-863	"; 0xfffffca1"										
strbtvc	r6	 [lr]	 #-3907	"; 0xfffff0bd"										
rsbpl	r6	 ip	 #456	"; 0x1c8"										
eormi	r6	 r8	 #26476544	"; 0x1940000"										
cmnmi	r5	 r1	 ror #6											
cfldrdcs	mvd6	 [r2]	 #-400	"; 0xfffffe70"										
strbvc	r6	 [ip	 #-342]!	"; 0xfffffeaa"										
stmdapl	r0!	 {r0	 r2	 r5	 r6	 r8	 fp	 sp}						
ldrbtpl	r6	 [r5]	 #-851	"; 0xfffffcad"										
rsbvc	r6	 r5	 #6720	"; 0x1a40"										
ldmdbvs	r2!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 ip	 lr}^		
ldrbvs	r6	 [r2	 #-1396]	"; 0xfffffa8c"										
cmpvs	r2	 r7	 ror #16											
strbvs	r6	 [r1]	 #-1395	"; 0xfffffa8d"										
eorcs	r7	 ip	 r4	 ror #4										
strbpl	r5	 [r3	 #-856]	"; 0xfffffca8"										
strbmi	r4	 [sp	 #-2388]	"; 0xfffff6ac"										
svcmi	0x00435f52													
svcmi	0x0052544e													
strbmi	r5	 [pc]	 -ip	 asr #30										
strbpl	r5	 [r5]	 #-838	"; 0xfffffcba"										
cmpvs	r6	 ip	 lsr #32											
stmdbcs	r5!	 {r2	 r3	 r5	 r6	 r8	 sl	 ip	 sp	 lr}^				
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 ip	 lr}^			
stclmi	3	 cr4	 [pc	 #-380]	"; 54f0 <_HEAP_SIZE+0x34f0>"									
strbmi	r4	 [lr]	 #-333	"; 0xfffffeb3"										
subspl	r4	 r2	 #398458880	"; 0x17c00000"										
teqcc	r0	 pc	 asr #4											
eorseq	r3	 r2	 r1	 lsr r6										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
subpl	r4	 r4	 #1593835520	"; 0x5f000000"										
cmppl	pc	 #95	"; 0x5f"											
ldmdbmi	r8	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 lr}^					
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
eorscc	r3	 r1	 r0	 lsr r0										
eorscc	r3	 r0	 r0	 lsr r0										
cmppl	r0	 #0	16											
stmdbmi	r6	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 lr}^					
cmpmi	r2	 r1	 lsr pc											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
eorcc	r5	 r0	 r4	 asr #4										
eorscc	r4	 r8	 r8	 ror r6										
eorscc	r3	 r0	 r0	 lsr r9										
cmppl	pc	 #48	"; 0x30"											
stmdbmi	ip	 {r2	 r4	 r6	 sl	 lr}^								
svcpl	0x00485f42													
subspl	r0	 r8	 #32											
ldclmi	7	 cr4	 [pc	 #-276]	"; 55c0 <_HEAP_SIZE+0x35c0>"									
subscc	r4	 r2	 r6	 asr r6										
svcpl	0x0050445f													
blmi	14d5c14 <__undef_stack+0x13c3c54>													
ldmdavc	r0!	 {r5	 fp	 sp}										
ldccc	0	 cr2	 [ip]	 #-280	"; 0xfffffee8"									
ldrbmi	r5	 [r2	 #-2080]	"; 0xfffff7e0"										
strbpl	r5	 [sp]	 -r7	 asr #30										
svcpl	0x00305246													
subsmi	r5	 pc	 #68	"; 0x44"										
eoreq	r5	 r9	 r9	 asr #8										
mrcvs	15	3	 r5	 cr5	 cr15	 {2}								
cdpvs	15	7	 cr6	 cr5	 cr2	 {3}								
rsbcs	r6	 r4	 r4	 ror #10										
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
subsmi	r4	 r0	 #380	"; 0x17c"										
svcpl	0x00425241													
cmpmi	r6	 r9	 asr #28											
svcpl	0x0044494c													
svcmi	0x00495250													
ldmdbpl	r4	 {r1	 r4	 r6	 r8	 fp	 lr}^							
ldrcc	r3	 [r1	 -r0	 lsr #2]!										
subspl	r0	 r8	 r6	 lsr r0										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
ldrbpl	r4	 [r2]	 #-341	"; 0xfffffeab"										
cmpcc	pc	 r0	 asr r3	"; <UNPREDICTABLE>"										
svcmi	0x004c435f													
ldmdami	pc	 {r0	 r1	 r6	 r8	 r9	 fp	 lr}^	"; <UNPREDICTABLE>"					
subspl	r2	 r8	 sl	 asr r0										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
ldrbpl	r4	 [r2]	 #-341	"; 0xfffffeab"										
cmpcc	pc	 r0	 asr r3	"; <UNPREDICTABLE>"										
subpl	r5	 r1	 #398458880	"; 0x17c00000"										
mcrrmi	15	5	 r5	 r3	 cr4									
subpl	r5	 r6	 #300	"; 0x12c"										
ldmdami	pc	 {r0	 r2	 r6	 r8	 ip	 lr}^	"; <UNPREDICTABLE>"						
subspl	r0	 r8	 sl	 asr r0										
subspl	r5	 pc	 r1	 asr #4										
ldrbmi	r3	 [pc]	 #-1875	"; 576c <_HEAP_SIZE+0x376c>"										
rdfmiem	f4	 f7	 #5.0											
strbmi	r5	 [r4	 #-3923]	"; 0xfffff0ad"										
strbmi	r4	 [r3	 #-2390]	"; 0xfffff6aa"										
subcs	r4	 r4	 pc	 asr r9										
svcpl	0x005f0030													
cmpmi	r5	 #1136	"; 0x470"											
strbmi	r4	 [fp	 #-2380]	"; 0xfffff6b4"										
ldmdbmi	r5	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 lr}^					
cdpmi	4	4	 cr5	 cr9	 cr12	 {2}								
cmpmi	r1	 pc	 asr r6											
ldrbpl	r4	 [r3]	 #-2380	"; 0xfffff6b4"										
stfmis	f3	 [r0	 #-128]	"; 0xffffff80"										
strbpl	r5	 [r3	 #-3906]	"; 0xfffff0be"										
cmpmi	sp	 r2	 asr pc											
svcpl	0x005f2058													
cmnvs	r3	 ip	 ror #30											
cfldr64vs	mvdx6	 [pc	 #-432]	"; 5600 <_HEAP_SIZE+0x3600>"										
strbvc	r5	 [r3	 #-3938]!	"; 0xfffff09e"										
smcvs	54770	"; 0xd5f2"												
eoreq	r2	 r9	 r8	 ror r8										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
ldmdami	r4	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 lr}^				
strbmi	r5	 [lr	 #-581]	"; 0xfffffdbb"										
svcpl	0x00305f54													
strbpl	r4	 [r5]	 #-3653	"; 0xfffff1bb"										
movtmi	r5	 #50015	"; 0xc35f"											
eorscc	r5	 r1	 r2	 asr pc										
subpl	r4	 r2	 r0	 lsr sp										
stmdbmi	r4	 {r0	 r1	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
stmdacc	r0!	 {r1	 r2	 r4	 r6	 ip	 sp}							
cmpmi	r0	 r0	 lsl #16											
cmpmi	r8	 #328	"; 0x148"											
cmppl	r0	 #1040	"; 0x410"											
ldmdbmi	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 sp}^	"; <UNPREDICTABLE>"				
subscs	r5	 r2	 lr	 asr #8										
svcpl	0x00535058													
subcc	r4	 lr	 r3	 asr #2										
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subeq	r4	 r4	 pc	 asr r9										
svcpl	0x004c4958													
strbmi	r5	 [r3	 #-2117]	"; 0xfffff7bb"										
svcmi	0x00495450													
strbmi	r5	 [r9]	 #-3918	"; 0xfffff0b2"										
cmppl	r9	 pc	 asr r6											
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
stmdapl	r0	 {r5	 r9	 sl	 ip	 sp}								
svcpl	0x00524150													
cmpmi	r4	 #88	8	"; 0x58000000"										
subscc	r5	 pc	 #80	6	"; 0x40000001"									
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
eorscc	r3	 r0	 r6	 asr #16										
ldmdacc	r0!	 {r0	 r4	 r5	 ip	 sp}								
cmpmi	r3	 #0	16											
movtmi	r4	 #38741	"; 0x9755"											
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 lr}^					
ldmdacc	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 lr}				
movtpl	r4	 #7519	"; 0x1d5f"											
ldmdavc	r0!	 {r0	 r1	 r3	 r6	 sp}								
eorscc	r3	 r0	 r0	 lsr r0										
eorscc	r3	 r0	 r0	 lsr r1										
cmpmi	r6	 r0	 lsl #30											
movtpl	r4	 #40031	"; 0x9c5f"											
strbmi	r5	 [r4	 #-3924]	"; 0xfffff0ac"										
strbmi	r4	 [lr	 #-2374]	"; 0xfffff6ba"										
stmdapl	r0	 {r2	 r6	 sp}										
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
ldmdapl	r5	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 lr}^					
strbpl	r4	 [r1]	 #-1119	"; 0xfffffba1"										
cmpmi	r6	 r1	 asr #30											
svcpl	0x00544c55													
strbpl	r5	 [r1]	 #-1107	"; 0xfffffbad"										
eorcs	r5	 r0	 #1409286145	"; 0x54000001"										
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldccs	3	 cr6	 [r5]	 #-128	"; 0xffffff80"									
cmncc	r3	 r0	 lsr #32											
eorscs	r2	 r0	 #44	"; 0x2c"										
cmpmi	r0	 r0	 lsl #16											
ldrbmi	r5	 [r8]	 #-3922	"; 0xfffff0ae"										
cmppl	r0	 #1073741843	"; 0x40000013"											
ldrbmi	r3	 [pc]	 #-95	"; 58c4 <_HEAP_SIZE+0x38c4>"										
svcpl	0x00454e4f													
subspl	r4	 r4	 #1168	"; 0x490"										
stmdapl	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 sp}					
ldrbmi	r5	 [pc]	 #-848	"; 58d4 <_HEAP_SIZE+0x38d4>"										
svcpl	0x0030414d													
svcpl	0x00544e49													
stmdbmi	r0	 {r0	 r3	 r6	 sl	 lr}								
cmpmi	sp	 lr	 asr #8											
stmdbmi	sp	 {r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
stccs	0	 cr2	 [r8	 #-312]!	"; 0xfffffec8"									
ldclmi	14	 cr4	 [r4	 #-292]	"; 0xfffffedc"									
ldclmi	8	 cr5	 [pc	 #-260]	"; 57f0 <_HEAP_SIZE+0x37f0>"									
stccs	8	 cr5	 [r0	 #-260]!	"; 0xfffffefc"									
eoreq	r3	 r9	 r0	 lsr #2										
svcpl	0x00535058													
strbcc	r4	 [r1]	 -r4	 asr #26										
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subcs	r4	 r4	 pc	 asr r9										
stmdapl	r0	 {r0	 r1	 r2	 r4	 r5	 sl	 ip	 sp}					
svcpl	0x00474552													
subspl	r5	 r3	 #67	"; 0x43"										
cmppl	r9	 pc	 asr r6											
cmpmi	lr	 pc	 asr r5											
subcs	r4	 r5	 r2	 asr #24										
eorscc	r7	 r4	 r0	 lsr r8										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
cmpmi	pc	 #205520896	"; 0xc400000"											
subspl	r4	 r4	 #1264	"; 0x4f0"										
cdpmi	12	5	 cr4	 cr15	 cr15	 {2}								
svcpl	0x0049464d													
subscs	r4	 r4	 r2	 asr #18										
ldmdacc	r0!	 {r4	 r5	 fp	 ip	 sp	 lr}							
eorscc	r3	 r0	 r0	 lsr r0										
stmdapl	r0	 {r4	 r5	 ip	 sp}									
svcpl	0x00524150													
cmpmi	r4	 #88	8	"; 0x58000000"										
subscc	r5	 pc	 r0	 asr r3	"; <UNPREDICTABLE>"									
svcmi	0x004c435f													
ldmdami	pc	 {r0	 r1	 r6	 r8	 r9	 fp	 lr}^	"; <UNPREDICTABLE>"					
subspl	r2	 r8	 sl	 asr r0										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
subpl	r5	 r3	 r4	 asr r4										
svcpl	0x00305f53													
svcpl	0x00435454													
svcpl	0x004b4c43													
cmppl	r5	 r6	 asr #4											
subseq	r4	 sl	 pc	 asr r8										
subpl	r5	 r1	 #88	"; 0x58"										
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 ip	 lr}^			
ldmdapl	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 sp}^	"; <UNPREDICTABLE>"				
ldclmi	0	 cr5	 [pc	 #-292]	"; 5870 <_HEAP_SIZE+0x3870>"									
subcs	r4	 r5	 pc	 asr #8										
subspl	r0	 r8	 #48	"; 0x30"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
strbpl	r4	 [lr]	 #-3907	"; 0xfffff0bd"										
svcpl	0x004c4f52													
stmdbmi	r2	 {r0	 r2	 r3	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
ldmdavc	r0!	 {r2	 r4	 r6	 sp}									
eorscc	r3	 r0	 r0	 lsr r0										
teqcc	r0	 r0	 lsr r0											
ldrbvs	r5	 [pc]	 -r0	 lsl #30										
cmnvs	r4	 #-2080374783	"; 0x84000001"											
rsbcs	r6	 ip	 r1	 ror #24										
strbtvc	r5	 [r1]	 #-3935	"; 0xfffff0a1"										
rsbvs	r7	 r9	 #116	4	"; 0x40000007"									
svcpl	0x00657475													
svcpl	0x0028285f													
cmnvc	r1	 #99614720	"; 0x5f00000"											
stclvs	3	 cr6	 [r1]	 #-464	"; 0xfffffe30"									
ldmdbcs	pc	 {r2	 r3	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"		
subspl	r0	 r8	 r9	 lsr #32										
subpl	r5	 r6	 r3	 asr pc										
svcpl	0x00364147													
svcpl	0x00544e49													
strtcc	r4	 [r0]	 -r9	 asr #8										
subspl	r0	 r8	 r7	 lsr r0										
subspl	r5	 pc	 r1	 asr #4										
cmppl	pc	 #21757952	"; 0x14c0000"											
svcpl	0x00305f44													
ldrbmi	r4	 [r3	 #-322]	"; 0xfffffebe"										
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbmi	r3	 [r8	 #-32]!	"; 0xffffffe0"										
eorscc	r3	 r0	 r0	 lsr r1										
eorseq	r3	 r0	 r0	 lsr r0										
subpl	r5	 r1	 #88	"; 0x58"										
stclmi	8	 cr5	 [r4	 #-380]	"; 0xfffffe84"									
svcpl	0x00535041													
strbmi	r5	 [r4	 #-3888]	"; 0xfffff0d0"										
strbmi	r4	 [r3	 #-2390]	"; 0xfffff6aa"										
subcs	r4	 r4	 pc	 asr r9										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
cmpmi	sp	 pc	 asr r4											
svcpl	0x00534e5f													
ldmdbmi	r6	 {r2	 r6	 r8	 sl	 lr}^								
ldmdbmi	pc	 {r0	 r1	 r6	 r8	 sl	 lr}^	"; <UNPREDICTABLE>"						
cmppl	r8	 #68	"; 0x44"											
stmdbmi	r7	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
subspl	r5	 r3	 r3	 asr #30										
svcpl	0x004e5f49													
blmi	14d5f94 <__undef_stack+0x13c3fd4>													
rsbscc	r3	 r8	 r0	 lsr #32										
eorscc	r3	 r0	 r0	 lsr r0										
eorseq	r3	 r1	 r0	 lsr r0										
strbpl	r5	 [r3	 #-856]	"; 0xfffffca8"										
svcpl	0x00434947													
svcpl	0x00495050													
svcpl	0x00393043													
blmi	14d5fb4 <__undef_stack+0x13c3ff4>													
rsbscc	r3	 r8	 r0	 lsr #32										
eorscc	r3	 r0	 r0	 lsr r0										
eorseq	r3	 r0	 r2	 lsr r0										
cmpmi	r0	 pc	 asr r8											
strbmi	r4	 [sp	 #-338]	"; 0xfffffeae"										
cmppl	r2	 #84	10	"; 0x15000000"										
svcpl	0x0053505f													
eoreq	r5	 r0	 r8	 asr #30										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
svcmi	0x00435f35													
svcmi	0x0052544e													
subspl	r5	 r4	 #76	30	"; 0x130"									
stmdbmi	r2	 {r0	 r2	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
ldmdavc	r0!	 {r2	 r4	 r6	 sp}									
eorscc	r3	 r0	 r1	 lsr r0										
eorscc	r3	 r0	 r0	 lsr r0										
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
		"; <UNDEFINED> instruction: 0x46415f37"												
svcpl	0x00305f49													
stmdapl	r1	 {r0	 r1	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
stmdbmi	r8	 {r0	 r3	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
strbmi	r4	 [r1]	 #-2119	"; 0xfffff7b9"										
eorcc	r5	 r0	 r4	 asr #4										
eorscc	r4	 r8	 r8	 ror r6										
		"; <UNDEFINED> instruction: 0x46463830"												
subspl	r0	 r8	 #70	"; 0x46"										
ldclmi	7	 cr4	 [pc	 #-276]	"; 59e0 <_HEAP_SIZE+0x39e0>"									
subscc	r4	 r2	 r6	 asr r6										
svcpl	0x0050535f													
subscs	r4	 r4	 r2	 asr #18										
eoreq	r3	 r9	 r8	 lsr #8										
subpl	r5	 r1	 #88	"; 0x58"										
subspl	r5	 r3	 pc	 asr r8										
svcpl	0x00535049													
mcrmi	15	2	 r5	 cr9	 cr0	 {1}								
stmdapl	r0!	 {r2	 r4	 r6	 r9	 ip	 lr}							
cmppl	pc	 #80	6	"; 0x40000001"										
svcpl	0x00304950													
svcpl	0x00544e49													
stmdapl	r0	 {r0	 r3	 r6	 sl	 lr}								
svcpl	0x00524150													
svcpl	0x00495053													
cmppl	r5	 #48	30	"; 0xc0"										
ldrbpl	r5	 [r3]	 #-3909	"; 0xfffff0bb"										
ldrbpl	r5	 [r4	 #-577]	"; 0xfffffdbf"										
eorseq	r2	 r0	 r0	 asr r0										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
sfmmi	f5	2	 [r1	 #-380]	"; 0xfffffe84"									
cmppl	pc	 #95	"; 0x5f"											
ldmdbmi	r8	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 lr}^					
smlsldmi	r4	 r9	 pc	 r8	"; <UNPREDICTABLE>"									
strbmi	r4	 [r4]	 #-328	"; 0xfffffeb8"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
teqcc	r0	 #48	"; 0x30"											
strbmi	r4	 [r6]	 -r6	 asr #12										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r7	 r7	 asr #30										
eorvc	r3	 r0	 #536870917	"; 0x20000005"										
subspl	r0	 r8	 r2	 lsr r0										
subspl	r5	 pc	 r1	 asr #4										
cmpmi	pc	 r3	 asr r7	"; <UNPREDICTABLE>"										
cmpcc	pc	 #1146880	"; 0x118000"											
cmpmi	pc	 pc	 asr r3	"; <UNPREDICTABLE>"										
subsmi	r4	 pc	 #88	18	"; 0x160000"									
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
stmdacc	r6	 {r4	 r5	 fp	 ip	 sp	 lr}^							
subcc	r3	 r2	 r0	 lsr r0										
stmdapl	r0	 {r4	 r5	 ip	 sp}									
svcpl	0x00524150													
svcpl	0x00375350													
svcpl	0x004e4143													
mcrmi	15	2	 r5	 cr9	 cr1	 {1}								
stmdapl	r0!	 {r2	 r4	 r6	 r9	 ip	 lr}							
cmpmi	pc	 #80	6	"; 0x40000001"										
svcpl	0x00314e41													
svcpl	0x00544e49													
stmdapl	r0	 {r0	 r3	 r6	 sl	 lr}								
svcpl	0x00524150													
svcpl	0x00495053													
strbmi	r5	 [r4	 #-3888]	"; 0xfffff0d0"										
strbmi	r4	 [r3	 #-2390]	"; 0xfffff6aa"										
subcs	r4	 r4	 pc	 asr r9										
subspl	r0	 r8	 r0	 lsr r0										
cmpmi	pc	 r1	 asr #4											
cmppl	pc	 r8	 asr r9	"; <UNPREDICTABLE>"										
svcpl	0x00444155													
svcpl	0x00495053													
stmdapl	r1	 {r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^					
ldmdami	pc	 {r0	 r3	 r6	 sl	 ip	 sp}^	"; <UNPREDICTABLE>"						
cmpmi	r8	 r9	 asr #14											
subscs	r4	 r2	 r4	 asr #8										
subspl	r0	 r8	 r0	 lsr r0										
subspl	r5	 pc	 r1	 asr #4										
subspl	r3	 pc	 #21757952	"; 0x14c0000"										
subscc	r4	 pc	 r1	 asr #26										
cmpmi	pc	 pc	 asr r3	"; <UNPREDICTABLE>"										
subsmi	r4	 pc	 #88	18	"; 0x160000"									
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
eorscc	r7	 r0	 r0	 lsr r8										
eorscc	r3	 r0	 r0	 lsr r0										
stmdapl	r0	 {r4	 r5	 ip	 sp}									
cmpmi	pc	 #84	6	"; 0x50000001"										
ldrbmi	r5	 [pc]	 #-595	"; 5c30 <_HEAP_SIZE+0x3c30>"										
svcpl	0x004e574f													
cdpmi	15	5	 cr4	 cr5	 cr3	 {2}								
cmpmi	sp	 r4	 asr pc											
eorcc	r4	 r0	 r3	 asr fp										
eorscc	r3	 r0	 r8	 ror r0										
eorscc	r3	 r0	 r0	 lsr r0										
ldrbpl	r0	 [r8]	 #-50	"; 0xffffffce"										
movtpl	r5	 #16195	"; 0x3f43"											
mcrmi	15	2	 r5	 cr5	 cr2	 {2}								
strbmi	r4	 [ip	 #-577]	"; 0xfffffdbf"										
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
movtpl	r4	 #7519	"; 0x1d5f"											
ldmdavc	r0!	 {r0	 r1	 r3	 r6	 sp}								
eorscc	r3	 r0	 r0	 lsr r0										
eorscc	r3	 r4	 r0	 lsr r0										
ldrbmi	r5	 [pc	 -r0	 lsl #30]										
cfstr64mi	mvdx5	 [r3]	 {78}	"; 0x4e"										
svcpl	0x00454b49													
subpl	r5	 pc	 #1124073472	"; 0x43000000"										
movtmi	r5	 #21343	"; 0x535f"											
mcrmi	9	2	 r4	 cr15	 cr4	 {2}								
mcrmi	8	2	 r4	 cr1	 cr15	 {2}								
cdpmi	12	4	 cr4	 cr9	 cr4	 {2}								
eorseq	r2	 r1	 r7	 asr #32										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
ldmdami	r4	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 lr}^				
strbmi	r5	 [lr	 #-581]	"; 0xfffffdbb"										
svcpl	0x00305f54													
strbpl	r4	 [r5]	 #-3653	"; 0xfffff1bb"										
movtmi	r5	 #50015	"; 0xc35f"											
eorscc	r5	 r1	 r2	 asr pc										
submi	r3	 sp	 #48	"; 0x30"										
ldrbmi	r5	 [pc]	 #-848	"; 5cb8 <_HEAP_SIZE+0x3cb8>"										
eorscs	r5	 r0	 r9	 asr #12										
subspl	r0	 r8	 r8	 lsr r0										
subspl	r5	 pc	 r1	 asr #4										
ldmdapl	pc	 {r0	 r1	 r4	 r6	 r8	 r9	 sl	 ip	 sp}^	"; <UNPREDICTABLE>"			
svcpl	0x00434441													
stmdbmi	r8	 {r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^					
strbmi	r4	 [r1]	 #-2119	"; 0xfffff7b9"										
eorcc	r5	 r0	 r4	 asr #4										
eorscc	r4	 r8	 r8	 ror r6										
eorscc	r3	 r1	 #48	14	"; 0xc00000"									
subspl	r0	 r8	 r0	 lsr r0										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
subpl	r5	 r2	 r5	 asr r3										
svcpl	0x00305f53													
ldmdbmi	r6	 {r2	 r6	 r8	 sl	 lr}^								
ldmdbmi	pc	 {r0	 r1	 r6	 r8	 sl	 lr}^	"; <UNPREDICTABLE>"						
subspl	r2	 r8	 r4	 asr #32										
subspl	r5	 pc	 r1	 asr #4										
ldrbpl	r3	 [pc	 #-1875]	"; 55b1 <_HEAP_SIZE+0x35b1>"										
subscc	r4	 pc	 r3	 asr r2	"; <UNPREDICTABLE>"									
		"; <UNDEFINED> instruction: 0x5645445f"												
svcpl	0x00454349													
stmdapl	r0	 {r0	 r3	 r6	 sl	 lr}								
svcpl	0x00524150													
svcpl	0x00495841													
strbmi	r5	 [r1]	 #-1361	"; 0xfffffaaf"										
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 ip	 lr}^			
ldmdapl	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 sp}^	"; <UNPREDICTABLE>"				
ldclmi	0,00E+00	 cr5	 [pc	 #-292]	"; 5c08 <_HEAP_SIZE+0x3c08>"									
subcs	r4	 r5	 pc	 asr #8										
cmppl	r8	 #48	"; 0x30"											
stmdbmi	r7	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
movtmi	r5	 #8003	"; 0x1f43"											
cdpmi	15	4	 cr5	 cr9	 cr11	 {2}								
svcpl	0x00444954													
blmi	14d627c <__undef_stack+0x13c42bc>													
rsbscc	r3	 r8	 r0	 lsr #32										
eorscc	r3	 r0	 r0	 lsr r0										
subeq	r4	 r6	 r3	 lsr r6										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
mcrmi	15	2	 r5	 cr9	 cr5	 {1}								
svcpl	0x004c4156													
svcpl	0x00424c54													
svcpl	0x0041564d													
strbmi	r5	 [r9]	 #-833	"; 0xfffffcbf"										
subscs	r4	 r3	 pc	 asr r9										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
stmdacc	r3!	 {r5	 sp}^											
teqvs	r0	 #44	"; 0x2c"											
teqcc	r0	 #13056	"; 0x3300"											
subspl	r0	 r8	 r2	 lsr #32										
subspl	r5	 pc	 r1	 asr #4										
ldrbpl	r3	 [pc]	 #-1875	"; 5d98 <_HEAP_SIZE+0x3d98>"										
subscc	r4	 pc	 r4	 asr r3	"; <UNPREDICTABLE>"									
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
ldmdapl	r0!	 {r1	 r4	 r6	 sp}									
eorscc	r3	 r0	 r6	 asr #16										
eorscc	r3	 r0	 r1	 lsr r0										
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
strbmi	r5	 [r4	 #-3895]	"; 0xfffff0c9"										
		"; <UNDEFINED> instruction: 0x46435f56"												
svcpl	0x00305f47													
ldmdbmi	r6	 {r2	 r6	 r8	 sl	 lr}^								
ldmdbmi	pc	 {r0	 r1	 r6	 r8	 sl	 lr}^	"; <UNPREDICTABLE>"						
eorseq	r2	 r0	 r4	 asr #32										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
strbpl	r5	 [r1	 #-3893]	"; 0xfffff0cb"										
cmpmi	ip	 r8	 asr r9											
ldmdbmi	pc	 {r1	 r4	 r6	 r8	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"					
eorvc	r2	 r2	 r4	 asr #32										
eorcs	r3	 ip	 r1	 lsr r5										
strcs	r2	 [r0	 #-3121]!	"; 0xfffff3cf"										
eorcs	r2	 r0	 r0	 lsr ip										
eorcs	r3	 ip	 r3	 rrx										
ldccs	3	 cr6	 [r0]	 #-128	"; 0xffffff80"									
eoreq	r3	 r2	 r0	 lsr #14										
strbvc	r5	 [r3	 #-856]!	"; 0xfffffca8"										
strbvs	r6	 [sp	 #-2388]!	"; 0xfffff6ac"										
movtvc	r5	 #40818	"; 0x9f72"											
ldmdbvs	r0!	 {r0	 r2	 r6	 fp	 ip	 sp	 lr}^						
stmdacs	r4!	 {r1	 r4	 r5	 r6	 r8	 sl	 sp	 lr}^					
ldrbtvc	r6	 [r3]	 #-3657	"; 0xfffff1b7"										
strbvs	r6	 [r3	 #-3681]!	"; 0xfffff19f"										
ldmdbcs	r2!	 {r4	 r6	 sl	 ip	 sp	 lr}^							
stmdapl	r8!	 {r5	 fp	 sp}										
ldrbtpl	r6	 [r5]	 #-851	"; 0xfffffcad"										
rsbvc	r6	 r5	 #6720	"; 0x1a40"										
cmnvs	r5	 pc	 asr r2											
strbvs	r5	 [r5	 -r4	 ror #4]!										
cdpvs	8	4	 cr2	 cr9	 cr8	 {1}								
mcrvs	4	3	 r7	 cr1	 cr3	 {3}								
ldrbvc	r6	 [r0]	 #-1379	"; 0xfffffa9d"										
mcrcc	9	1	 r2	 cr13	 cr2	 {3}								
strbtvs	r6	 [lr]	 -r3	 asr #30										
eormi	r6	 lr	 #27525120	"; 0x1a40000"										
cmnmi	r5	 r1	 ror #6											
cfldrdcs	mvd6	 [r2]	 #-400	"; 0xfffffe70"										
cmpmi	r3	 #32	16	"; 0x200000"										
cfstrdmi	mvd5	 [r9	 #-340]	"; 0xfffffeac"										
ldmdbmi	pc	 {r0	 r2	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"						
svcmi	0x005f5253													
ldrbmi	r4	 [r3	 #-1606]	"; 0xfffff9ba"										
		"; <UNDEFINED> instruction: 0x26202954"												
cmpmi	r3	 #32	16	"; 0x200000"										
cfstrdmi	mvd5	 [r9	 #-340]	"; 0xfffffeac"										
ldmdbmi	pc	 {r0	 r2	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"						
ldrbmi	r5	 [pc	 #-595]	"; 5c29 <_HEAP_SIZE+0x3c29>"										
strbpl	r4	 [lr]	 #-1366	"; 0xfffffaaa"										
cmpmi	ip	 pc	 asr r6											
cmpmi	sp	 r7	 asr #30											
eorcs	r4	 r9	 r3	 asr fp										
stmdapl	r0!	 {r0	 r2	 r3	 r4	 r5	 r8	 sl	 fp	 ip	 sp}			
ldrbpl	r4	 [r5]	 #-851	"; 0xfffffcad"										
subpl	r4	 r5	 #4672	"; 0x1240"										
subspl	r4	 r3	 #1556480	"; 0x17c000"										
ldrbmi	r4	 [r6	 #-1375]	"; 0xfffffaa1"										
ldrbmi	r5	 [pc]	 -lr	 asr #8										
svcpl	0x0047414c													
blmi	14d63e0 <__undef_stack+0x13c4420>													
subspl	r0	 r8	 r9	 lsr #32										
subspl	r5	 pc	 r1	 asr #4										
cmppl	pc	 r3	 asr r7	"; <UNPREDICTABLE>"										
svcpl	0x00495053													
strbmi	r4	 [lr	 #-2380]	"; 0xfffff6b4"										
subscc	r5	 pc	 r1	 asr #4										
cmpmi	pc	 pc	 asr r3	"; <UNPREDICTABLE>"										
ldmdami	pc	 {r3	 r4	 r6	 r8	 fp	 lr}^	"; <UNPREDICTABLE>"						
cmpmi	r8	 r9	 asr #14											
subscs	r4	 r2	 r4	 asr #8										
movtmi	r7	 #26672	"; 0x6830"											
strbmi	r4	 [r6]	 -r6	 asr #12										
stmdapl	r0	 {r1	 r2	 r6	 r9	 sl	 lr}							
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
strbpl	r4	 [r1]	 #-1119	"; 0xfffffba1"										
cmpmi	r6	 r1	 asr #30											
svcpl	0x00544c55													
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
subscs	r5	 r3	 r5	 asr #6										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
strbtcc	r2	 [r3]	 -r0	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
eorcc	r2	 r0	 r0	 lsr ip										
subspl	r0	 r8	 #34	"; 0x22"										
ldrbmi	r4	 [pc]	 -r5	 asr #14										
subpl	r5	 r3	 #80	6	"; 0x40000001"									
eorseq	r6	 r1	 r0	 lsr #6										
ldrbpl	r4	 [r3]	 #-3657	"; 0xfffff1b7"										
mrcmi	3	2	 r5	 cr9	 cr15	 {2}								
cmnvc	r9	 #67	"; 0x43"											
eoreq	r2	 r9	 r2	 ror #16										
strbpl	r5	 [r3	 #-856]	"; 0xfffffca8"										
svcpl	0x00434947													
subspl	r4	 r4	 #1072	"; 0x430"										
cmppl	r9	 pc	 asr r6											
ldclmi	14	 cr4	 [pc	 #-276]	"; 5e34 <_HEAP_SIZE+0x3e34>"									
subcs	r5	 fp	 r1	 asr #6										
eorscc	r7	 r0	 r0	 lsr r8										
eorscc	r3	 r0	 r0	 lsr r0										
stmdbvs	r0	 {r4	 r5	 fp	 ip	 sp}								
cmnvs	r0	 r3	 ror r3											
svcpl	0x00286563													
eorcs	r6	 r9	 pc	 asr r3										
cmpvs	pc	 #40	30	"; 0xa0"										
ldrbvs	r7	 [r0	 #-2420]!	"; 0xfffff68c"										
svcvs	0x006f6c5f													
ldmdacs	r0!	 {r0	 r1	 r3	 r5	 r6	 r8	 sl	 ip	 sp	 lr}^			
stmdbcs	r3!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
ldmdbcs	r3	 {r1	 r2	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^				
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 ip	 lr}^			
strbmi	r4	 [pc]	 #-3423	"; 5f88 <_HEAP_SIZE+0x3f88>"										
cmpmi	r6	 r5	 asr #30											
subscs	r4	 r4	 r5	 asr ip										
teqcc	r5	 r1	 lsr r1											
cmpvc	pc	 #0	30											
cmpvs	pc	 #7744	"; 0x1e40"											
cmnvs	r0	 pc	 ror #26											
ldmdbvc	r3!	 {r2	 r4	 r5	 r6	 fp	 sp}^							
stclvs	12	 cr2	 [r9	 #-436]!	"; 0xfffffe4c"									
		"; <UNDEFINED> instruction: 0x762c6c70"												
strbtvs	r7	 [r9]	 #-613	"; 0xfffffd9b"										
svcpl	0x005f2029													
svcpl	0x006d7361													
mcrcs	8	1	 r2	 cr2	 cr15	 {2}								
		"; <UNDEFINED> instruction: 0x766d7973"												
eorcs	r7	 r0	 #1342177286	"; 0x50000006"										
stclvs	3	 cr2	 [r9	 #-128]!	"; 0xffffff80"									
eorcs	r6	 r0	 #112	24	"; 0x7000"									
eorcs	r2	 r2	 ip	 lsr #32										
ldclvs	3	 cr7	 [r9	 #-140]!	"; 0xffffff74"									
subcs	r2	 r0	 #32	4										
ldrbvs	r2	 [r6	 #-800]!	"; 0xfffffce0"										
stmdbcs	r4!	 {r1	 r4	 r5	 r6	 r8	 fp	 sp	 lr}^					
cmpmi	r0	 r0	 lsl #16											
subspl	r5	 r3	 r2	 asr pc										
svcpl	0x00305f49													
svcpl	0x004d554e													
subsmi	r5	 pc	 #1275068417	"; 0x4c000001"										
subscs	r5	 r3	 r9	 asr #8										
subspl	r0	 r8	 #49	"; 0x31"										
ldrbmi	r4	 [pc]	 -r5	 asr #14										
strbmi	r5	 [r9]	 #-848	"; 0xfffffcb0"										
subpl	r5	 r1	 #99614720	"; 0x5f00000"										
strbpl	r4	 [lr]	 #-329	"; 0xfffffeb7"										
strbpl	r4	 [r9]	 #-607	"; 0xfffffda1"										
ldmdbcs	r4!	 {r5	 fp	 sp}										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
		"; <UNDEFINED> instruction: 0x565f3531"												
subsmi	r4	 pc	 #335544321	"; 0x14000001"										
svcpl	0x00455341													
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
cmncc	r0	 r0	 lsr #4											
eorcc	r2	 r0	 r5	 lsr ip										
eorcc	r2	 r5	 ip	 lsr #32										
cmncc	r3	 ip	 lsr #32											
eorcs	r2	 r0	 r2	 lsr ip										
eorcs	r3	 ip	 r3	 rrx										
stmdapl	r0	 {r4	 r5	 r9	 sp}									
ldrbtpl	r6	 [r5]	 #-851	"; 0xfffffcad"										
rsbvc	r6	 r5	 #6720	"; 0x1a40"										
strbvs	r4	 [ip	 #-863]!	"; 0xfffffca1"										
cdpvs	2	4	 cr7	 cr9	 cr1	 {3}								
rsbsvc	r6	 r2	 #116	10	"; 0x1d000000"									
cmnpl	r4	 #117	"; 0x75"											
ldrbvc	r6	 [r4	 #-372]!	"; 0xfffffe8c"										
mcrvs	8	2	 r2	 cr9	 cr3	 {3}								
mcrvs	4	3	 r7	 cr1	 cr3	 {3}								
ldrbvc	r6	 [r0]	 #-1379	"; 0xfffffa9d"										
stmdapl	r0!	 {r1	 r4	 r5	 r6	 r8	 fp	 sp}						
ldrbtpl	r6	 [r5]	 #-851	"; 0xfffffcad"										
rsbvc	r6	 r5	 #6720	"; 0x1a40"										
ldmdbvs	r2!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 ip	 lr}^		
ldrbvs	r6	 [r2	 #-1396]	"; 0xfffffa8c"										
stmdbmi	r8!	 {r0	 r1	 r2	 r5	 r6	 fp	 sp}						
cmnvs	r4	 lr	 ror #6											
rsbpl	r6	 r5	 lr	 ror #6										
sfmcs	f7	4	 [r9	 #-464]!	"; 0xfffffe30"									
mcrvs	3	3	 r4	 cr15	 cr14	 {1}								
cdpcs	9	6	 cr6	 cr7	 cr6	 {3}								
ldrbvs	r6	 [r3	 #-322]!	"; 0xfffffebe"										
rsbvc	r6	 r4	 #1090519040	"; 0x41000000"										
cmppl	r8	 #44	"; 0x2c"											
ldmdbmi	r4	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
svcpl	0x0052454d													
svcpl	0x00525349													
movtpl	r4	 #26191	"; 0x664f"											
eorcs	r5	 ip	 r5	 asr #8										
strbpl	r5	 [r3	 #-856]	"; 0xfffffca8"										
strbmi	r4	 [sp	 #-2388]	"; 0xfffff6ac"										
movtpl	r5	 #40786	"; 0x9f52"											
		"; <UNDEFINED> instruction: 0x56455f52"												
svcpl	0x00544e45													
strbmi	r4	 [r1	 -r6	 asr #24]										
movtpl	r4	 #7519	"; 0x1d5f"											
stmdapl	r0	 {r0	 r1	 r3	 r6	 r8	 fp	 sp}						
svcpl	0x00474552													
eorscs	r5	 r6	 r3	 asr #32										
subspl	r0	 r8	 #54	"; 0x36"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
cmpmi	r6	 r9	 asr #28											
strbpl	r5	 [r4]	 #-3916	"; 0xfffff0b4"										
lfmmi	f4	2	 [pc	 #-304]	"; 5fcc <_HEAP_SIZE+0x3fcc>"									
eorcs	r4	 r0	 #-2147483627	"; 0x80000015"										
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldccs	3	 cr6	 [r8]	 #-128	"; 0xffffff80"									
strbtcc	r2	 [r3]	 -r0	 lsr #32										
eorscs	r2	 r1	 #44	"; 0x2c"										
cmpmi	r3	 #0	16											
cfstrdmi	mvd5	 [r9	 #-340]	"; 0xfffffeac"										
ldmdami	pc	 {r0	 r2	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"						
subcs	r5	 r8	 r7	 asr pc										
stclvs	8	 cr5	 [r9]	 #-0										
svcvs	0x00744e5f													
strtmi	r7	 [r8]	 #-872	"; 0xfffffc98"										
stmdbcs	r1!	 {r0	 r5	 r6	 sl	 ip	 sp	 lr}^						
stclvs	8	 cr5	 [r9]	 #-128	"; 0xffffff80"									
strbtvs	r4	 [lr]	 #-1375	"; 0xfffffaa1"										
cmnpl	lr	 #1073741850	"; 0x4000001a"											
cmncc	r0	 r7	 ror r1											
cmpvs	r4	 r6	 lsr r8											
eoreq	r6	 r9	 r4	 ror r1										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
subpl	r4	 pc	 #2080374785	"; 0x7c000001"										
cmpmi	r8	 r4	 asr r5											
svcpl	0x00305f39													
svcpl	0x00555043													
svcpl	0x004b4c43													
cmppl	r5	 r6	 asr #4											
subscs	r4	 sl	 pc	 asr r8										
		"; <UNDEFINED> instruction: 0x36363636"												
ldmdacc	r6!	 {r1	 r2	 r4	 r5	 r9	 sl	 ip	 sp}					
subspl	r0	 r8	 r7	 lsr r0										
cmpmi	r3	 #332	"; 0x14c"											
ldrbmi	r5	 [r0	 #-3925]	"; 0xfffff0ab"										
ldmdami	r0	 {r1	 r4	 r6	 r8	 fp	 lr}^							
movtpl	r4	 #4703	"; 0x125f"											
ldmdavc	r0!	 {r0	 r2	 r6	 sp}									
subcc	r3	 r6	 r6	 asr #16										
eorscc	r3	 r0	 r0	 lsr r0										
strbpl	r4	 [lr]	 #-2304	"; 0xfffff700"										
svcpl	0x00525450													
subscs	r4	 r8	 sp	 asr #2										
ldrbmi	r5	 [r2]	 #-1104	"; 0xfffffbb0"										
svcpl	0x00464649													
subseq	r4	 r8	 sp	 asr #2										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
cmpmi	r6	 r5	 lsr pc											
svcpl	0x004f545f													
svcmi	0x005f4150													
subpl	r4	 r5	 #84	16	"; 0x540000"									
eorcs	r3	 r0	 #95	"; 0x5f"										
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldccs	3	 cr6	 [r7]	 #-128	"; 0xffffff80"									
stmdacc	r3!	 {r5	 sp}^											
eorscs	r2	 r4	 #44	"; 0x2c"										
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
subcc	r5	 ip	 #55	30	"; 0xdc"									
stmdami	r3	 {r0	 r1	 r6	 r8	 lr}^								
subscc	r4	 pc	 r5	 asr #6										
cmpmi	pc	 pc	 asr r3	"; <UNPREDICTABLE>"										
ldmdami	pc	 {r3	 r4	 r6	 r8	 fp	 lr}^	"; <UNPREDICTABLE>"						
cmpmi	r8	 r9	 asr #14											
subscs	r4	 r2	 r4	 asr #8										
stmdacc	r6	 {r4	 r5	 fp	 ip	 sp	 lr}^							
ldrtmi	r3	 [r2]	 -r6	 asr #32										
svcpl	0x00004646													
cmnvs	r5	 pc	 asr r4											
svcpl	0x00203264													
ldrbtvc	r6	 [r4]	 #-351	"; 0xfffffea1"										
strbvc	r6	 [r2	 #-2418]!	"; 0xfffff68e"										
svcpl	0x005f6574													
svcpl	0x005f2828													
ldrbvs	r6	 [r2	 #-3950]!	"; 0xfffff092"										
mrcvs	5	3	 r7	 cr2	 cr4	 {3}								
stmdbcs	r9!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
cmppl	r1	 #55	30	"; 0xdc"										
subscc	r4	 pc	 r0	 asr r9	"; <UNPREDICTABLE>"									
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subspl	r2	 r8	 r2	 asr r0										
cmppl	r1	 #332	"; 0x14c"											
ldmdbmi	pc	 {r4	 r6	 r8	 fp	 lr}^	"; <UNPREDICTABLE>"							
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
cdpmi	0	5	 cr0	 cr15	 cr4	 {2}								
eorseq	r3	 r4	 r0	 lsr #32										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
cmpmi	sp	 pc	 asr r4											
ldmdami	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"		
cmpmi	r8	 r9	 asr #14											
subscs	r4	 r2	 r4	 asr #8										
stmdacc	r6	 {r4	 r5	 fp	 ip	 sp	 lr}^							
		"; <UNDEFINED> instruction: 0x46333030"												
stmdapl	r0	 {r1	 r2	 r6	 r9	 sl	 lr}							
ldmdbmi	pc	 {r2	 r4	 r6	 r8	 r9	 lr}^	"; <UNPREDICTABLE>"						
cfldrdmi	mvd5	 [pc	 #-312]	"; 615c <_HEAP_SIZE+0x415c>"										
svcpl	0x0045444f													
ldmdbmi	r4	 {r0	 r1	 r2	 r3	 r6	 ip	 lr}^						
eorcc	r4	 r0	 pc	 asr #28										
eorscc	r3	 r0	 r8	 ror r0										
eorscc	r3	 r0	 r0	 lsr r0										
subeq	r5	 ip	 r8	 lsr r5										
svcpl	0x00545358													
svcpl	0x00414d44													
cmpmi	pc	 #21757952	"; 0x14c0000"											
strbpl	r5	 [lr]	 #-1359	"; 0xfffffab1"										
cmpmi	r8	 #398458880	"; 0x17c00000"											
strbmi	r4	 [r4	 #-1349]	"; 0xfffffabb"										
eorscc	r2	 r5	 #68	"; 0x44"										
stmdapl	r0	 {r0	 r4	 r5	 sl	 fp	 lr}							
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
		"; <UNDEFINED> instruction: 0x564e495f"												
ldrbpl	r4	 [pc]	 #-3137	"; 62dc <_HEAP_SIZE+0x42dc>"										
cmpmi	pc	 ip	 asr #4											
svcpl	0x00444953													
eorcs	r5	 r0	 #603979777	"; 0x24000001"										
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldccs	3	 cr6	 [r8]	 #-128	"; 0xffffff80"									
cmncc	r3	 #32												
eorscs	r2	 r2	 #44	"; 0x2c"										
strbpl	r4	 [lr]	 #-2304	"; 0xfffff700"										
movtpl	r4	 #5727	"; 0x165f"											
svcpl	0x00323354													
subscs	r4	 r8	 sp	 asr #2										
ldrbpl	r5	 [r3]	 #-3935	"; 0xfffff0a1"										
strbpl	r4	 [lr]	 #-2372	"; 0xfffff6bc"										
subspl	r4	 r8	 pc	 asr r5										
strbpl	r4	 [lr]	 #-2344	"; 0xfffff6d8"										
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
cmppl	r8	 #41	"; 0x29"											
stmdbmi	r7	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
strbpl	r5	 [lr	 #-3907]	"; 0xfffff0bd"										
cdpmi	15	4	 cr5	 cr9	 cr13	 {2}								
cmpmi	sp	 r4	 asr pc											
eorcc	r4	 r0	 r3	 asr fp										
eorscc	r3	 r0	 r8	 ror r0										
teqcc	r0	 r0	 lsr r0											
cmppl	r8	 #70	"; 0x46"											
stmdbmi	r7	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
subspl	r5	 r3	 r3	 asr #30										
subpl	r5	 r3	 r9	 asr #30										
ldclmi	6	 cr3	 [pc	 #-340]	"; 6204 <_HEAP_SIZE+0x4204>"									
subcs	r5	 fp	 r1	 asr #6										
eorscc	r7	 r0	 r0	 lsr r8										
eorscc	r3	 r0	 r0	 lsr r0										
stmdapl	r0	 {r2	 r4	 r5	 ip	 sp}								
cmppl	pc	 #1392508928	"; 0x53000000"											
strbmi	r4	 [r3	 #-853]	"; 0xfffffcab"										
eorcc	r5	 r0	 r3	 asr r3										
cmppl	r8	 #76	"; 0x4c"											
stmdbmi	r7	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
movtpl	r5	 #53059	"; 0xcf43"											
ldclmi	9	 cr4	 [pc	 #-320]	"; 6244 <_HEAP_SIZE+0x4244>"									
subcs	r5	 fp	 r1	 asr #6										
eorscc	r7	 r0	 r0	 lsr r8										
stmdacc	r6	 {r4	 r5	 ip	 sp}^									
stmdapl	r0	 {r4	 r5	 ip	 sp}									
svcpl	0x00474552													
subscc	r5	 r2	 r7	 asr #32										
eorseq	r7	 r0	 r0	 lsr #4										
svcpl	0x00544e49													
ldrbpl	r4	 [r3]	 #-326	"; 0xfffffeba"										
ldclmi	6	 cr3	 [pc	 #-196]	"; 62e8 <_HEAP_SIZE+0x42e8>"									
stmdacs	r0!	 {r0	 r3	 r6	 r9	 sl	 fp	 lr}						
cmppl	pc	 #45	30	"; 0xb4"										
mcrmi	4	2	 r4	 cr9	 cr4	 {2}								
stmdapl	r5	 {r2	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
mcrmi	8	2	 r2	 cr9	 cr0	 {2}								
cmpmi	sp	 r4	 asr pc											
teqcc	sp	 r8	 asr r9											
subspl	r0	 r8	 r9	 lsr #32										
		"; <UNDEFINED> instruction: 0x46415f53"												
subsmi	r3	 pc	 #-1879048188	"; 0x90000004"										
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
stmdacc	r6	 {r4	 r5	 fp	 ip	 sp	 lr}^							
subcc	r3	 r1	 r0	 lsr r0										
svcpl	0x00003030													
stmdami	r3	 {r0	 r2	 r3	 r6	 r8	 lr}^							
cfstrdmi	mvd5	 [r4]	 {83}	"; 0x53"										
ldmdami	pc	 {r0	 r3	 r6	 r9	 lr}^	"; <UNPREDICTABLE>"							
stmdapl	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 sp}						
ldmdbmi	pc	 {r0	 r1	 r4	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
svcpl	0x0043544e													
stfmie	f4	 [r9]	 {70}	"; 0x46"										
mcrrmi	3	5	 r5	 r5	 cr15									
movtpl	r5	 #21574	"; 0x5446"											
eorscc	r2	 r1	 #84	"; 0x54"										
stmdapl	r0	 {r4	 r5	 r8	 ip	 sp}								
		"; <UNDEFINED> instruction: 0x47554353"												
ldrbmi	r4	 [pc	 #-841]	"; 60d3 <_HEAP_SIZE+0x40d3>"										
ldmdbmi	pc	 {r0	 r1	 r2	 r3	 r6	 r8	 fp	 lr}^	"; <UNPREDICTABLE>"				
strbmi	r5	 [r9]	 #-1102	"; 0xfffffbb2"										
movtpl	r4	 #7519	"; 0x1d5f"											
ldmdavc	r0!	 {r0	 r1	 r3	 r6	 sp}								
eorscc	r3	 r0	 r0	 lsr r0										
		"; <UNDEFINED> instruction: 0x46463330"												
cmpmi	r3	 #0	16											
movtmi	r4	 #38741	"; 0x9755"											
mcrmi	3	2	 r4	 cr15	 cr15	 {2}								
sfmmi	f5	2	 [pc]	 {84}	"; 0x54"									
		"; <UNDEFINED> instruction: 0x46464f5f"												
subscs	r4	 r4	 r3	 asr r5										
eorscc	r7	 r0	 r0	 lsr r8										
eorscc	r3	 r0	 r0	 lsr r0										
stmdapl	r0	 {r4	 r5	 ip	 sp}									
		"; <UNDEFINED> instruction: 0x47554353"												
subspl	r4	 pc	 r9	 asr #6										
cmpmi	pc	 #80	18	"; 0x140000"										
cfldrdmi	mvd3	 [pc	 #-192]	"; 63a8 <_HEAP_SIZE+0x43a8>"										
subcs	r5	 fp	 r1	 asr #6										
eorscc	r7	 r0	 r0	 lsr r8										
eorscc	r3	 r0	 r0	 lsr r0										
stmdapl	r0	 {r0	 r4	 r5	 ip	 sp}								
svcpl	0x00524150													
svcpl	0x00375350													
		"; <UNDEFINED> instruction: 0x47554353"												
subscc	r4	 pc	 r9	 asr #6										
		"; <UNDEFINED> instruction: 0x5645445f"												
svcpl	0x00454349													
eorcc	r4	 r0	 r9	 asr #8										
cmpmi	r0	 r0	 lsl #16											
ldrbmi	r5	 [r8	 #-3922]	"; 0xfffff0ae"										
subpl	r4	 r3	 sp	 asr #2										
svcpl	0x00305f53													
strbpl	r4	 [r5]	 #-3653	"; 0xfffff1bb"										
movtmi	r5	 #50015	"; 0xc35f"											
eorscc	r5	 r1	 r2	 asr pc										
subvs	r3	 sp	 #48	"; 0x30"										
ldrbmi	r7	 [pc]	 #-880	"; 64b8 <_HEAP_SIZE+0x44b8>"										
eorscs	r5	 r1	 r9	 asr #12										
cmppl	r8	 #49	"; 0x31"											
stclmi	15	 cr5	 [r5	 #-336]	"; 0xfffffeb0"									
ldclmi	3	 cr4	 [pc	 #-260]	"; 63c4 <_HEAP_SIZE+0x43c4>"									
subpl	r4	 pc	 #4416	"; 0x1140"										
ldmdbmi	r3	 {r0	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
ldrbmi	r4	 [pc	 #-1370]	"; 5f7a <_HEAP_SIZE+0x3f7a>"										
subpl	r5	 pc	 #536870917	"; 0x20000005"										
eorscc	r3	 r0	 r0	 lsr #2										
stmdapl	r0	 {r0	 r4	 r5	 sl	 fp	 lr}							
svcpl	0x00524150													
svcpl	0x00375350													
svcmi	0x00495047													
ldmdbmi	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 sp}^	"; <UNPREDICTABLE>"				
subscs	r5	 r2	 lr	 asr #8										
svcpl	0x00535058													
svcmi	0x00495047													
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subeq	r4	 r4	 pc	 asr r9										
svcpl	0x00545358													
svcpl	0x00434949													
svcpl	0x00525444													
strbmi	r4	 [r1]	 #-1362	"; 0xfffffaae"										
blmi	10d6a20 <__undef_stack+0xfc4a60>													
subspl	r4	 r2	 #398458880	"; 0x17c00000"										
teqcc	r0	 pc	 asr #4											
eorseq	r3	 r4	 r0	 lsr r8										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
		"; <UNDEFINED> instruction: 0x5650475f"												
cmppl	pc	 #95	"; 0x5f"											
ldmdbmi	r8	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 lr}^					
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
eorscc	r3	 r9	 r6	 asr #16										
eorscc	r3	 r0	 r0	 lsr r0										
cmpmi	r3	 #0	16											
movtmi	r4	 #38741	"; 0x9755"											
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 lr}^					
eorscc	r4	 r0	 pc	 asr r3										
movtpl	r4	 #7519	"; 0x1d5f"											
ldmdavc	r0!	 {r0	 r1	 r3	 r6	 sp}								
eorscc	r3	 r0	 r0	 lsr r0										
teqcc	r0	 r0	 lsr r0											
svcmi	0x004c4300													
ldrbmi	r4	 [pc	 #-2883]	"; 5a31 <_HEAP_SIZE+0x3a31>"										
stfmie	f4	 [r2]	 {78}	"; 0x4e"										
teqcc	r0	 r5	 asr #8											
rsbvc	r6	 r4	 #0	24										
rsbvc	r6	 r4	 #40	2										
blvc	a0e62c <__undef_stack+0x8fc66c>													
ldmdbvs	r3!	 {r0	 r2	 r4	 r5	 r6	 r9	 sl	 fp	 sp	 lr}^			
strbtvs	r6	 [r5]	 #-3687	"; 0xfffff199"										
cdpvs	12	6	 cr6	 cr15	 cr0	 {1}								
ldrbtvc	r2	 [r2]	 -r7	 rrx										
eorscs	r6	 fp	 r1	 ror #24										
cmnvc	r1	 #380	"; 0x17c"											
subscs	r5	 pc	 sp	 ror #30										
svcvs	0x00765f5f													
ldmdbvs	r4!	 {r2	 r3	 r5	 r6	 r8	 sp	 lr}^						
svcpl	0x005f656c													
stcvs	0	 cr2	 [r2]	 #-160	"; 0xffffff60"									
strcs	r7	 [r9	 #-612]	"; 0xfffffd9c"										
ldrbcs	r2	 [fp	 #-3120]	"; 0xfffff3d0"										
eorcs	r5	 r2	 r1	 lsr sp										
stccc	0	 cr2	 [r2	 #-232]!	"; 0xffffff18"									
stmdacs	r0!	 {r1	 r4	 r5	 r6	 r9	 sp}							
stclvs	6	 cr7	 [r1]	 #-456	"; 0xfffffe38"									
eorscs	r2	 sl	 r9	 lsr #32										
eorcs	r7	 r2	 r2	 lsr #4										
rsbvc	r6	 r4	 #40	2										
blcc	a4e680 <__undef_stack+0x93c6c0>													
cmnvs	r6	 r0	 lsr #4											
vstmdbvc	r0!	 {d3-<overflow reg d56>}												
subspl	r0	 r8	 r9	 lsr #32										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
subpl	r4	 r1	 r4	 asr #26										
svcpl	0x00305f53													
stmdami	r7	 {r3	 r6	 r8	 fp	 lr}^								
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbtmi	r3	 [r8]	 -r0	 lsr #32										
ldrtcc	r3	 [r0]	 #-56	"; 0xffffffc8"										
subeq	r4	 r6	 r6	 asr #12										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
cmpmi	r3	 r5	 lsr pc											
svcpl	0x00454843													
ldrbmi	r4	 [r6	 #-1356]	"; 0xfffffab4"										
strbmi	r5	 [r9]	 #-3916	"; 0xfffff0b4"										
cmncc	r0	 r0	 lsr #4											
teqcc	r0	 r5	 lsr ip											
eorcc	r2	 r5	 ip	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
eorcs	r2	 r0	 r0	 lsr ip										
eorcs	r3	 ip	 r3	 rrx										
stmdbmi	r0	 {r0	 r4	 r5	 r9	 sp}								
cfldrdmi	mvd5	 [pc]	 {78}	"; 0x4e"										
ldrbpl	r4	 [r3]	 #-325	"; 0xfffffebb"										
lfmmi	f3	2	 [pc	 #-204]	"; 657c <_HEAP_SIZE+0x457c>"									
eorcc	r5	 r0	 #4259840	"; 0x410000"										
ldrtcc	r3	 [r7]	 #-1073	"; 0xfffffbcf"										
ldrtcc	r3	 [r6]	 #-824	"; 0xfffffcc8"										
stmdapl	r0	 {r0	 r1	 r2	 r4	 r5	 sl	 fp	 lr}					
		"; <UNDEFINED> instruction: 0x47554353"												
cmpmi	pc	 #603979777	"; 0x24000001"											
subspl	r5	 pc	 r0	 asr r5	"; <UNPREDICTABLE>"									
subpl	r4	 pc	 #1343488	"; 0x148000"										
		"; <UNDEFINED> instruction: 0x46464f5f"												
subscs	r4	 r4	 r3	 asr r5										
eorscc	r7	 r0	 r0	 lsr r8										
eorscc	r3	 r0	 r0	 lsr r0										
stmdapl	r0	 {r4	 r5	 sl	 ip	 sp}								
cmppl	pc	 #80	6	"; 0x40000001"										
svcpl	0x00304950													
ldrbmi	r4	 [r3	 #-322]	"; 0xfffffebe"										
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbmi	r3	 [r8	 #-32]!	"; 0xffffffe0"										
		"; <UNDEFINED> instruction: 0x36303030"												
eorseq	r3	 r0	 r0	 lsr r0										
strbpl	r5	 [r3	 #-856]	"; 0xfffffca8"										
svcpl	0x00434947													
svcmi	0x00495250													
ldmdbpl	r4	 {r1	 r4	 r6	 r8	 fp	 lr}^							
movtpl	r4	 #7519	"; 0x1d5f"											
ldmdavc	r0!	 {r0	 r1	 r3	 r6	 sp}								
eorscc	r3	 r0	 r0	 lsr r0										
		"; <UNDEFINED> instruction: 0x46463030"												
ldclvs	9	 cr6	 [r3]	 #-0										
rsbvc	r7	 r5	 #29097984	"; 0x1bc0000"										
cmpvs	pc	 #40	30	"; 0xa0"										
stmdacs	r8!	 {r0	 r3	 r5	 sp}									
strbtvc	r5	 [r3]	 #-3935	"; 0xfffff0a1"										
svcpl	0x00657079													
blvs	1be2484 <__undef_stack+0x1ad04c4>													
svcpl	0x00287075													
		"; <UNDEFINED> instruction: 0x2629635f"												
mrrcvc	15	2	 r5	 r5	 cr8	"; <UNPREDICTABLE>"								
stmdbcs	r9!	 {r0	 r1	 r2	 r3	 r4	 r6	 sl	 fp	 lr}				
mrrcmi	13	3	 r3	 pc	 cr13	"; <UNPREDICTABLE>"								
cmppl	r8	 #41	"; 0x29"											
subspl	r5	 r3	 r4	 asr pc										
svcmi	0x004e5f49													
cmpmi	sp	 r4	 asr pc											
subpl	r5	 r5	 #1392508928	"; 0x53000000"										
ldrcc	r3	 [r1	 #-288]!	"; 0xfffffee0"										
cmppl	r8	 #55	"; 0x37"											
stmdbmi	r7	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
ldrbmi	r5	 [r3]	 -r3	 asr #30										
ldrbmi	r5	 [r3	 #-3913]	"; 0xfffff0b7"										
subspl	r4	 r4	 #76	12	"; 0x4c00000"									
ldclmi	7	 cr4	 [pc	 #-292]	"; 65f4 <_HEAP_SIZE+0x45f4>"									
subcs	r5	 fp	 r1	 asr #6										
eorscc	r7	 r0	 #48	16	"; 0x300000"									
eorscc	r3	 r0	 r0	 lsr r1										
stmdapl	r0	 {r4	 r5	 ip	 sp}									
ldrbmi	r5	 [pc	 #-1107]	"; 62d9 <_HEAP_SIZE+0x42d9>"										
svcpl	0x0043414d													
mcrrmi	15	4	 r4	 ip	 cr3									
svcmi	0x00495349													
subpl	r5	 r5	 #312	"; 0x138"										
subscs	r4	 r2	 r2	 asr pc										
		"; <UNDEFINED> instruction: 0x37303031"												
ldrbpl	r0	 [r8]	 #-76	"; 0xffffffb4"										
movtpl	r5	 #16195	"; 0x3f43"											
mcrmi	15	2	 r5	 cr5	 cr2	 {2}								
strbmi	r4	 [ip	 #-577]	"; 0xfffffdbf"										
ldclmi	0,00E+00	 cr5	 [r7	 #-380]	"; 0xfffffe84"									
movtpl	r4	 #7519	"; 0x1d5f"											
ldmdavc	r0!	 {r0	 r1	 r3	 r6	 sp}								
eorscc	r3	 r0	 r0	 lsr r0										
eorscc	r3	 r0	 r0	 lsr r2										
ldmdbmi	r4	 {r8	 r9	 sl	 lr}^									
svcpl	0x0052454d													
strbpl	r4	 [lr]	 #-3907	"; 0xfffff0bd"										
svcpl	0x004c4f52													
movtpl	r4	 #26191	"; 0x664f"											
eorcc	r5	 r0	 r5	 asr #8										
eorseq	r3	 r8	 r8	 ror r0										
subpl	r5	 r1	 #88	"; 0x58"										
strbpl	r5	 [r3	 #-863]	"; 0xfffffca1"										
svcpl	0x00434947													
subpl	r5	 r3	 r0	 lsr pc										
cmpmi	r2	 r5	 asr pc											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
eorcc	r5	 r0	 r4	 asr #4										
		"; <UNDEFINED> instruction: 0x46384678"												
eorscc	r3	 r1	 r0	 lsr r0										
svcpl	0x005f0030													
mcrvs	2,00E+00	3	 r7	 cr9	 cr0	 {3}								
ldcvs	6	 cr6	 [r0]	 #-464	"; 0xfffffe30"									
stmdacs	r5!	 {r0	 r3	 r5	 r6	 r8	 r9	 fp	 sp	 lr}^				
cmnvs	r4	 r6	 ror #26											
		"; <UNDEFINED> instruction: 0x662c6772"												
ldrbtvc	r7	 [r3]	 #-617	"; 0xfffffd97"										
cmnvs	r2	 r6	 ror r1											
eorcs	r6	 r9	 r2	 ror r7										
cmpmi	r4	 #0	16											
cmpmi	lr	 pc	 asr r5											
svcpl	0x00454c42													
svcpl	0x004c4c41													
ldmdbmi	r4	 {r0	 r1	 r2	 r3	 r6	 ip	 lr}^						
eorcc	r4	 r0	 pc	 asr #28										
eorscc	r3	 r0	 r8	 ror r0										
ldrtcc	r3	 [r0]	 #-48	"; 0xffffffd0"										
subeq	r5	 ip	 r0	 lsr r5										
subpl	r5	 r1	 #88	"; 0x58"										
stclmi	8	 cr5	 [r4	 #-380]	"; 0xfffffe84"									
svcpl	0x00535041													
strbmi	r5	 [r4	 #-3889]	"; 0xfffff0cf"										
strbmi	r4	 [r3	 #-2390]	"; 0xfffff6aa"										
subcs	r4	 r4	 pc	 asr r9										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
cmpmi	sp	 pc	 asr r4											
ldrbmi	r5	 [pc]	 #-863	"; 6818 <_HEAP_SIZE+0x4818>"										
movtmi	r5	 #38469	"; 0x9645"											
strbmi	r5	 [r9]	 #-3909	"; 0xfffff0bb"										
ldclvs	8	 cr5	 [r4	 #-0]										
rsbsvc	r4	 r4	 #-939524095	"; 0xc8000001"										
ldmdbvs	r2!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 ip	 lr}^		
ldrbvs	r6	 [r2	 #-1396]	"; 0xfffffa8c"										
cmpvs	r2	 r7	 ror #16											
strbvs	r6	 [r1]	 #-1395	"; 0xfffffa8d"										
cmnvc	r5	 #100	4	"; 0x40000006"										
ldclvs	12	 cr2	 [r4	 #-460]	"; 0xfffffe34"									
rsbsvc	r4	 r4	 #-939524095	"; 0xc8000001"										
rsbvs	r7	 sp	 #327155712	"; 0x13800000"										
eorpl	r7	 ip	 #1342177286	"; 0x50000006"										
strbvs	r6	 [pc]	 -r5	 ror #14										
strbtvc	r7	 [r5]	 #-870	"; 0xfffffc9a"										
stclvs	6	 cr5	 [r1]	 #-176	"; 0xffffff50"									
svcvs	0x00546575													
strbtvc	r7	 [r9]	 #-599	"; 0xfffffda9"										
stmdapl	r0!	 {r0	 r2	 r5	 r6	 r8	 fp	 sp}						
svcmi	0x005f6c69													
eorscc	r7	 r3	 #1962934272	"; 0x75000000"										
eormi	r2	 r8	 #40	16	"; 0x280000"									
cmnmi	r5	 r1	 ror #6											
ldrbvs	r6	 [r2	 #-1124]!	"; 0xfffffb9c"										
eorcs	r7	 r9	 r3	 ror r3										
ldrbpl	r2	 [r8]	 #-43	"; 0xffffffd5"										
strbvc	r7	 [r3]	 #-621	"; 0xfffffd93"										
		"; <UNDEFINED> instruction: 0x664f5f72"												
strbtvc	r7	 [r5]	 #-870	"; 0xfffffc9a"										
strtpl	r5	 [r8]	 #-2931	"; 0xfffff48d"										
strbvc	r7	 [r3]	 #-621	"; 0xfffffd93"										
ldclvs	14	 cr4	 [r5	 #-456]!	"; 0xfffffe38"									
ldmdbcs	r2!	 {r1	 r5	 r6	 r8	 sl	 sp	 lr}^						
eorcs	r2	 fp	 sp	 asr r0										
strbvs	r5	 [r5	 -r8	 lsr #4]!										
cmnvc	r6	 #82837504	"; 0x4f00000"											
stmdbcs	r9!	 {r0	 r2	 r5	 r6	 sl	 ip	 sp	 lr}					
strtpl	r2	 [r8]	 -ip	 lsr #32										
ldrbvs	r6	 [r5	 #-3169]!	"; 0xfffff39f"										
subsvc	r6	 r7	 #84	30	"; 0x150"									
stmdbcs	r5!	 {r0	 r3	 r5	 r6	 sl	 ip	 sp	 lr}^					
subspl	r0	 r8	 #41	"; 0x29"										
ldclmi	7	 cr4	 [pc	 #-276]	"; 67b0 <_HEAP_SIZE+0x47b0>"									
subscc	r4	 r2	 r6	 asr r6										
subspl	r5	 r1	 #2080374785	"; 0x7c000001"										
cmpmi	sp	 r4	 asr pc											
stmdacs	r0!	 {r0	 r1	 r4	 r6	 r8	 r9	 fp	 lr}					
subcs	r7	 r6	 r0	 lsr r8										
stmdapl	r0!	 {r2	 r3	 r4	 r5	 sl	 fp	 ip	 sp}					
svcpl	0x00474552													
subpl	r5	 r6	 #80740352	"; 0x4d00000"										
cmppl	r3	 r0	 lsr pc											
subsmi	r5	 pc	 #1375731712	"; 0x52000000"										
eoreq	r5	 r9	 r9	 asr #8										
movtmi	r5	 #16223	"; 0x3f5f"											
subspl	r5	 r5	 pc	 asr r3										
ldrbpl	r4	 [r2]	 #-3920	"; 0xfffff0b0"										
svcpl	0x005f5f53													
stmdbmi	ip	 {r0	 r3	 r6	 r9	 sl	 fp	 lr}^						
teqcc	r0	 lr	 asr #10											
rsbsvc	r7	 r4	 #0	6										
rsbvc	r6	 sp	 r9	 ror #6										
rsbsvc	r7	 r4	 #32	6	"; 0x80000000"									
ldrbvs	r6	 [r3	 #-355]!	"; 0xfffffe9d"										
rsbseq	r6	 r0	 r3	 ror #26										
eorcc	r5	 r0	 pc	 asr r8										
eorseq	r3	 r0	 r1	 lsr r0										
eorcc	r4	 r0	 pc	 asr ip										
cmppl	r8	 #50	"; 0x32"											
strbmi	r5	 [sp	 #-3924]	"; 0xfffff0ac"										
movtpl	r5	 #21581	"; 0x544d"											
cmpmi	r6	 r4	 asr pc											
strbmi	r4	 [r5]	 #-3145	"; 0xfffff3b7"										
teqcc	r0	 r0	 lsr #8											
subspl	r0	 r8	 ip	 asr #32										
subpl	r5	 r6	 r3	 asr pc										
teqcc	r1	 #-1073741807	"; 0xc0000011"											
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subcs	r4	 r4	 pc	 asr r9										
svcpl	0x00003938													
svcpl	0x0043435f													
subspl	r5	 r0	 r3	 asr r5										
cmppl	r4	 #-268435452	"; 0xf0000004"											
subpl	r5	 r1	 #24903680	"; 0x17c0000"										
strbmi	r4	 [lr	 -lr	 asr #18]										
stmdapl	r0	 {r5	 r8	 ip	 sp}									
svcpl	0x00524150													
svcpl	0x00375350													
teqcc	r3	 r0	 asr ip											
svcpl	0x00305f30													
stmdapl	r1	 {r0	 r1	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
stmdbmi	r8	 {r0	 r3	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
strbmi	r4	 [r1]	 #-2119	"; 0xfffff7b9"										
eorcc	r5	 r0	 r4	 asr #4										
		"; <UNDEFINED> instruction: 0x46384678"												
		"; <UNDEFINED> instruction: 0x46463230"												
ldmdbvs	r8	 {r1	 r2	 r6}^										
movtvc	r5	 #8044	"; 0x1f6c"											
ldrbtvc	r6	 [r2]	 #-1395	"; 0xfffffa8d"										
strbtvs	r6	 [r9]	 #-3926	"; 0xfffff0aa"										
cmnvs	r7	 r1	 asr #24											
stmdbcs	r8!	 {r0	 r3	 r4	 r5	 r6	 r8	 r9	 ip	 sp	 lr}			
stmdapl	r0!	 {r5	 r8	 r9	 fp	 ip	 sp	 lr}						
cmpmi	pc	 r9	 ror #24											
rsbvc	r7	 r5	 #-872415231	"; 0xcc000001"										
svcpl	0x005f2874													
strbmi	r4	 [ip	 #-2374]	"; 0xfffff6ba"										
eorcs	r5	 ip	 pc	 asr pc										
stmdbmi	ip	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
svcpl	0x005f454e													
stmdapl	r0!	 {r0	 r3	 r5	 r8	 r9	 fp	 ip	 sp}					
cmpmi	pc	 r9	 ror #24											
rsbvc	r7	 r5	 #-872415231	"; 0xcc000001"										
cmnvs	r4	 r4	 ror r3											
rsbscs	r7	 r3	 r4	 ror r5										
ldmdbmi	r8	 {r0	 r2	 r3	 r4	 r5	 sp}^							
movtpl	r5	 #8012	"; 0x1f4c"											
ldrbpl	r4	 [r2]	 #-1363	"; 0xfffffaad"										
movtmi	r4	 #16223	"; 0x3f5f"											
ldrbmi	r5	 [r2	 #-597]	"; 0xfffffdab"										
eorvc	r3	 r0	 #68	22	"; 0x11000"									
rsbsvc	r7	 r5	 #1694498816	"; 0x65000000"										
vstmdbvc	r0!	 {d3-<overflow reg d57>}												
strbpl	r4	 [lr]	 #-2304	"; 0xfffff700"										
cfldrdmi	mvd3	 [pc	 #-216]	"; 6934 <_HEAP_SIZE+0x4934>"										
stmdacs	r0!	 {r0	 r3	 r6	 r9	 sl	 fp	 lr}						
eorscc	r3	 r2	 #737280	"; 0xb4000"										
eorscc	r3	 r7	 #-872415232	"; 0xcc000000"										
ldmdacc	r6!	 {r4	 r5	 r8	 r9	 ip	 sp}							
		"; <UNDEFINED> instruction: 0x37373435"												
		"; <UNDEFINED> instruction: 0x37303835"												
teqcc	sp	 ip	 asr #24											
eoreq	r4	 r9	 ip	 asr #24										
svcpl	0x004c4958													
strbmi	r5	 [r3	 #-2117]	"; 0xfffff7bb"										
svcmi	0x00495450													
strbmi	r5	 [r9]	 #-3918	"; 0xfffff0b2"										
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
mcrrmi	8	2	 r5	 r9	 cr0									
cmpmi	r8	 #398458880	"; 0x17c00000"											
ldmdbmi	r4	 {r0	 r2	 r6	 ip	 lr}^								
ldmdbmi	pc	 {r0	 r1	 r2	 r3	 r6	 r9	 sl	 fp	 lr}^	"; <UNPREDICTABLE>"			
subpl	r5	 r9	 #68	30	"; 0x110"									
mcrmi	15	2	 r5	 cr9	 cr1	 {2}								
subspl	r0	 r8	 #84	"; 0x54"										
ldrbmi	r4	 [pc]	 -r5	 asr #14										
strbmi	r5	 [r9]	 #-848	"; 0xfffffcb0"										
subpl	r4	 sp	 pc	 asr r9										
strbmi	r4	 [sp	 #-1356]	"; 0xfffffab4"										
subpl	r5	 r5	 #1308622848	"; 0x4e000000"										
strbpl	r4	 [r9]	 #-607	"; 0xfffffda1"										
ldrtcc	r2	 [r2]	 #-2080	"; 0xfffff7e0"										
subspl	r0	 r8	 #41	"; 0x29"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
cdpmi	15	5	 cr4	 cr5	 cr3	 {2}								
mcrmi	15	2	 r5	 cr5	 cr4	 {2}								
strbmi	r4	 [ip	 #-577]	"; 0xfffffdbf"										
subpl	r4	 ip	 #2080374785	"; 0x7c000001"										
cmncc	r0	 r0	 lsr #4											
eorcc	r2	 r0	 r5	 lsr ip										
eorcc	r2	 r5	 ip	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
teqvs	r0	 #14592	"; 0x3900"											
eorcs	r3	 ip	 r1	 lsr r2										
stmdapl	r0	 {r1	 r4	 r5	 r9	 sp}								
svcpl	0x00474552													
subpl	r5	 r6	 #80740352	"; 0x4d00000"										
ldclmi	15	 cr5	 [r2	 #-192]	"; 0xffffff40"									
svcpl	0x0045444f													
subscs	r4	 r4	 r2	 asr #18										
ldmdbcs	r8!	 {r3	 r5	 r9	 ip	 sp}								
mrrcvs	15	0	 r5	 pc	 cr0	"; <UNPREDICTABLE>"								
svcpl	0x00676e6f													
rsbsvs	r6	 r5	 #100	30	"; 0x190"									
ldrbvc	r6	 [pc]	 #-1388	"; 6ad8 <_HEAP_SIZE+0x4ad8>"										
cdpvs	12	6	 cr6	 cr15	 cr0	 {1}								
svcvs	0x00642067													
strbvs	r6	 [ip	 #-629]!	"; 0xfffffd8b"										
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
cmpmi	r5	 r7	 lsr pc											
cmpcc	pc	 r2	 asr r4	"; <UNPREDICTABLE>"										
movtpl	r4	 #6239	"; 0x185f"											
strbmi	r4	 [pc]	 #-3423	"; 6afc <_HEAP_SIZE+0x4afc>"										
eorcc	r4	 r0	 r5	 asr #26										
cmpmi	r3	 #0	16											
movtmi	r4	 #38741	"; 0x9755"											
strbpl	r4	 [lr]	 #-863	"; 0xfffffca1"										
movtmi	r5	 #8018	"; 0x1f52"											
mrrcmi	3	4	 r4	 r4	 cr11	"; <UNPREDICTABLE>"								
movtpl	r4	 #7519	"; 0x1d5f"											
ldmdavc	r0!	 {r0	 r1	 r3	 r6	 sp}								
eorscc	r3	 r0	 r0	 lsr r0										
ldrtcc	r3	 [r0]	 #-48	"; 0xffffffd0"										
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
cmppl	r5	 #55	30	"; 0xdc"										
svcpl	0x00305f42													
subspl	r4	 r4	 #1168	"; 0x490"										
cmppl	r0	 #32	16	"; 0x200000"										
subsmi	r5	 r3	 #398458880	"; 0x17c00000"										
mcrmi	15	2	 r5	 cr9	 cr0	 {1}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
cmppl	r0	 #0	16											
mcrmi	3	2	 r4	 cr1	 cr15	 {2}								
cmpmi	r2	 r1	 lsr pc											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
eorcc	r5	 r0	 r4	 asr #4										
eorscc	r4	 r0	 r8	 ror r5										
eorscc	r3	 r0	 r0	 lsr r9										
svcpl	0x005f0030													
svcpl	0x00736168													
strbtvc	r6	 [r1]	 #-1382	"; 0xfffffa9a"										
stmdacs	r5!	 {r0	 r2	 r4	 r5	 r6	 r9	 ip	 sp	 lr}^				
eorcc	r2	 r0	 r8	 ror r9										
cmpmi	r0	 r0	 lsl #16											
ldrbmi	r5	 [r8]	 #-3922	"; 0xfffff0ae"										
svcpl	0x00474643													
svcpl	0x004d554e													
ldrbpl	r4	 [r3]	 #-3657	"; 0xfffff1b7"										
strbmi	r4	 [r3	 #-3649]	"; 0xfffff1bf"										
eorseq	r2	 r1	 r3	 asr r0										
stmdacs	r2!	 {r2	 r5	 r6	 r8	 sl	 fp	 sp	 lr}^					
svcpl	0x005f2029													
svcpl	0x006d7361													
svcpl	0x005f205f													
smcvs	50934	"; 0xc6f6"												
strbvs	r6	 [ip	 #-2420]!	"; 0xfffff68c"										
stmdacs	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
rsbvs	r6	 sp	 #570425344	"; 0x22000000"										
eorscs	r2	 sl	 r2	 lsr #32										
eorscs	r2	 sl	 sl	 lsr r0										
stclvs	13	 cr6	 [r5	 #-136]!	"; 0xffffff78"									
rsbscs	r7	 r9	 #-268435450	"; 0xf0000006"										
cmppl	r8	 #41	"; 0x29"											
stmdbmi	r7	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
cdpmi	15	4	 cr5	 cr9	 cr3	 {2}								
		"; <UNDEFINED> instruction: 0x46435f54"												
strbmi	r5	 [pc]	 -r7	 asr #30										
strbpl	r5	 [r5]	 #-838	"; 0xfffffcba"										
rsbscc	r3	 r8	 r0	 lsr #32										
eorscc	r3	 r0	 r0	 lsr r0										
eorseq	r3	 r0	 r3	 asr #32										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
movtcc	r5	 #49247	"; 0xc05f"											
subscc	r3	 pc	 r1	 lsr r0	"; <UNPREDICTABLE>"									
cmpmi	pc	 pc	 asr r3	"; <UNPREDICTABLE>"										
subsmi	r4	 pc	 #88	18	"; 0x160000"									
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
stmdacc	r6	 {r4	 r5	 fp	 ip	 sp	 lr}^							
eorscc	r3	 r2	 r6	 asr #32										
stmdapl	r0	 {r4	 r5	 ip	 sp}									
cmpmi	pc	 #84	6	"; 0x50000001"										
cmpmi	pc	 #805306373	"; 0x30000005"											
ldrbpl	r5	 [r4	 #-65]	"; 0xffffffbf"										
cfldr64mi	mvdx4	 [pc	 #-328]	"; 6adc <_HEAP_SIZE+0x4adc>"										
svcpl	0x0045444f													
blmi	14d7160 <__undef_stack+0x13c51a0>													
rsbscc	r3	 r8	 r0	 lsr #32										
eorscc	r3	 r0	 r0	 lsr r0										
eorseq	r3	 r1	 r0	 lsr r0										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmppl	r0	 #99614720	"; 0x5f00000"											
lfmmi	f5	2	 [pc]	 {67}	"; 0x43"									
strbpl	r4	 [r7]	 #-3653	"; 0xfffff1bb"										
cmpmi	sp	 r8	 asr #30											
stmdacs	r0!	 {r0	 r1	 r4	 r6	 r8	 r9	 fp	 lr}					
ldccc	0	 cr2	 [ip]	 #-220	"; 0xffffff24"									
cmppl	r0	 #32	12	"; 0x2000000"										
lfmmi	f5	2	 [pc]	 {67}	"; 0x43"									
strbpl	r4	 [r7]	 #-3653	"; 0xfffff1bb"										
stmdbmi	r2	 {r3	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^					
stmdapl	r0	 {r2	 r4	 r6	 r8	 fp	 sp}							
		"; <UNDEFINED> instruction: 0x575f5350"												
subsmi	r5	 pc	 #68	8	"; 0x44000000"									
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
stmdacc	r6	 {r4	 r5	 fp	 ip	 sp	 lr}^							
eorscc	r3	 r5	 r0	 lsr r0										
stmdapl	r0	 {r4	 r5	 ip	 sp}									
ldrbtpl	r6	 [r5]	 #-851	"; 0xfffffcad"										
rsbvc	r6	 r5	 #6720	"; 0x1a40"										
strbtvc	r4	 [r5]	 #-1887	"; 0xfffff8a1"										
cdpvs	15	7	 cr6	 cr5	 cr3	 {2}								
rsbspl	r6	 r2	 #116	10	"; 0x1d000000"									
eormi	r6	 r8	 #26476544	"; 0x1940000"										
cmnmi	r5	 r1	 ror #6											
ldmdbcs	r2!	 {r2	 r5	 r6	 sl	 sp	 lr}^							
cmpvs	r3	 #32	16	"; 0x200000"										
cfstrdvs	mvd5	 [r9	 #-468]!	"; 0xfffffe2c"										
subspl	r7	 pc	 #1342177286	"; 0x50000006"										
rsbpl	r6	 r4	 #1073741849	"; 0x40000019"										
eormi	r6	 r8	 #26476544	"; 0x1940000"										
cmnmi	r5	 r1	 ror #6											
cfldrdcs	mvd6	 [r2]	 #-400	"; 0xfffffe70"										
cmpmi	r3	 #32	16	"; 0x200000"										
cfstrdmi	mvd5	 [r9	 #-340]	"; 0xfffffeac"										
cmpmi	pc	 #1342177284	"; 0x50000004"											
strbpl	r5	 [lr]	 #-1359	"; 0xfffffab1"										
svcmi	0x005f5245													
ldrbmi	r4	 [r3	 #-1606]	"; 0xfffff9ba"										
stmdapl	r0	 {r2	 r4	 r6	 r8	 fp	 sp}							
		"; <UNDEFINED> instruction: 0x465f5453"												
ldmdami	r3	 {r2	 r3	 r6	 r8	 lr}^								
subspl	r4	 r2	 #398458880	"; 0x17c00000"										
teqcc	r0	 pc	 asr #4											
lfmmi	f3	4	 [r8]	 #-196	"; 0xffffff3c"									
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
strbpl	r5	 [r5]	 #-3895	"; 0xfffff0c9"										
cdpmi	5	5	 cr4	 cr2	 cr8	 {2}								
subscc	r5	 pc	 r5	 asr #8										
strbmi	r4	 [lr	 #-1375]	"; 0xfffffaa1"										
mrrcmi	15	5	 r5	 r3	 cr4									
cmpcc	pc	 r3	 asr #4											
subpl	r4	 r2	 r0	 lsr sp										
stmdbmi	r4	 {r0	 r1	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
strcc	r3	 [r0	 #-342]!	"; 0xfffffeaa"										
subspl	r0	 r8	 r0	 lsr r0										
movtmi	r5	 #65363	"; 0xff53"											
cmpmi	r2	 sp	 asr #30											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
eorcc	r5	 r0	 r4	 asr #4										
eorscc	r4	 r8	 r8	 ror r6										
eorscc	r4	 r0	 r0	 lsr r3										
subspl	r0	 r8	 r0	 lsr r0										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
subpl	r5	 r3	 r4	 asr r4										
svcpl	0x00335f53													
subspl	r4	 r4	 #1168	"; 0x490"										
cmppl	r0	 #32	16	"; 0x200000"										
cmpmi	r4	 #1593835520	"; 0x5f000000"											
svcpl	0x00305f31													
svcpl	0x00544e49													
svcpl	0x00004449													
ldrbtvc	r6	 [r4]	 #-351	"; 0xfffffea1"										
strbvc	r6	 [r2	 #-2418]!	"; 0xfffff68e"										
cfldr64vs	mvdx6	 [pc	 #-464]	"; 6b9c <_HEAP_SIZE+0x4b9c>"										
svcvs	0x006c6c61													
subscs	r5	 pc	 r3	 ror #30										
cmpmi	r3	 #0	16											
movtmi	r4	 #38741	"; 0x9755"											
mcrmi	0	2	 r5	 cr5	 cr15	 {2}								
ldrbmi	r5	 [r3	 #-3908]	"; 0xfffff0bc"										
cmpmi	sp	 r4	 asr pc											
eorcc	r4	 r0	 r3	 asr fp										
eorscc	r3	 r0	 r8	 ror r0										
eorscc	r3	 r0	 r0	 lsr r0										
subspl	r0	 r8	 r1	 lsr r0										
subspl	r5	 pc	 r1	 asr #4										
ldrbmi	r3	 [pc]	 #-1875	"; 6da0 <_HEAP_SIZE+0x4da0>"										
rdfmiem	f4	 f7	 #5.0											
cmpmi	r2	 r3	 asr pc											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
eorcc	r5	 r0	 r4	 asr #4										
eorscc	r4	 r8	 r8	 ror r6										
eorscc	r3	 r0	 r0	 lsr r4										
cmppl	r8	 #48	"; 0x30"											
mrrcmi	15	5	 r5	 r0	 cr4									
subsmi	r4	 r2	 #-2147483632	"; 0x80000010"										
stmdbmi	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 sl	 lr}^				
ldrbmi	r5	 [r3	 #-3916]	"; 0xfffff0b4"										
ldrbmi	r4	 [r4	 #-1612]	"; 0xfffff9b4"										
teqcc	r0	 r3	 asr r4											
ldcmi	7	 cr3	 [r6]	 #-200	"; 0xffffff38"									
ldrbvs	r6	 [r3	 -r0	 lsl #18]!										
ldmdavs	r0!	 {r1	 r4	 r5	 r6	 r8	 sp	 lr}^						
cmpvs	pc	 #40	30	"; 0xa0"										
svcpl	0x00282029													
ldmdbvc	r4!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sp	 lr}^			
cfldr64vs	mvdx6	 [pc]	 {112}	"; 0x70"										
strbvc	r6	 [fp	 #-3951]!	"; 0xfffff091"										
svcpl	0x005f2870													
stmdacs	r6!	 {r0	 r1	 r5	 r6	 r8	 fp	 sp}						
svcpl	0x007c505f													
mrrcmi	12	5	 r7	 pc	 cr5	"; <UNPREDICTABLE>"								
stmdbcs	lr	 {r2	 r3	 r4	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^		
ldmdbmi	r8	 {r0	 r3	 r5}^										
svcmi	0x00435f4c													
cdpmi	0	4	 cr5	 cr15	 cr13	 {2}								
svcpl	0x00544e45													
subspl	r5	 pc	 #603979777	"; 0x24000001"										
stmdbpl	r4	 {r0	 r2	 r6	 r8	 lr}^								
cmncc	r8	 r0	 lsr #32											
teqcc	r1	 r1	 lsr r1											
eorseq	r3	 r1	 r1	 lsr r1										
strbpl	r4	 [lr]	 #-2389	"; 0xfffff6ab"										
ldclmi	6	 cr3	 [pc	 #-196]	"; 6d70 <_HEAP_SIZE+0x4d70>"									
strtcc	r5	 [r0]	 -r1	 asr #16										
ldrcc	r3	 [r3	 #-1333]!	"; 0xfffffacb"										
cmpmi	r3	 #0	16											
movtmi	r4	 #38741	"; 0x9755"											
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 lr}^					
teqcc	r0	 #2080374785	"; 0x7c000001"											
movtpl	r4	 #7519	"; 0x1d5f"											
ldmdavc	r0!	 {r0	 r1	 r3	 r6	 sp}								
eorscc	r3	 r0	 r0	 lsr r0										
ldmdacc	r0!	 {r4	 r5	 ip	 sp}									
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
eorseq	r2	 r5	 r5	 lsr r0										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
strbmi	r5	 [r1]	 #-2143	"; 0xfffff7a1"										
svcpl	0x00305f43													
ldrbmi	r4	 [r3	 #-322]	"; 0xfffffebe"										
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbtmi	r3	 [r8]	 -r0	 lsr #32										
		"; <UNDEFINED> instruction: 0x37303038"												
eorseq	r3	 r0	 r1	 lsr r0										
svcpl	0x00535058													
subcc	r5	 r3	 r4	 asr r4										
ldmdbmi	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 sp}^	"; <UNPREDICTABLE>"				
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
eorscc	r2	 r4	 #68	"; 0x44"										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
ldmdbmi	pc	 {r0	 r4	 r5	 r8	 sl	 ip	 sp}^	"; <UNPREDICTABLE>"					
mcrrmi	6	4	 r5	 r1	 cr14									
cfldr64mi	mvdx5	 [r4]	 {95}	"; 0x5f"										
movtpl	r5	 #8002	"; 0x1f42"											
eorcs	r4	 r0	 #1224736768	"; 0x49000000"										
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldccs	3	 cr6	 [r8]	 #-128	"; 0xffffff80"									
strbcc	r2	 [r3	 -r0	 lsr #32]!										
eorscs	r2	 r2	 #44	"; 0x2c"										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 #284	"; 0x11c"										
rsbvc	r2	 r3	 #57	"; 0x39"										
subspl	r0	 r8	 r9	 lsr r0										
strbmi	r5	 [r7	 #-3923]	"; 0xfffff0ad"										
subsmi	r3	 pc	 #1073741843	"; 0x40000013"										
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
subcc	r7	 r5	 r0	 lsr r8										
subcc	r3	 r3	 r0	 lsr r0										
stmdapl	r0	 {r4	 r5	 ip	 sp}									
ldrbmi	r4	 [pc	 #-3145]	"; 62bb <_HEAP_SIZE+0x42bb>"										
subpl	r4	 r5	 r8	 asr r3										
mcrmi	9	2	 r4	 cr15	 cr4	 {2}								
cmppl	r2	 pc	 asr r9											
ldrbmi	r5	 [r2	 #-2080]	"; 0xfffff7e0"										
subpl	r5	 r3	 r7	 asr #30										
ldmdbmi	pc	 {r0	 r1	 r4	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"					
ldrbmi	r5	 [pc	 #-338]	"; 6dce <_HEAP_SIZE+0x4dce>"										
stfmie	f4	 [r2]	 {78}	"; 0x4e"										
subspl	r0	 r8	 #69	"; 0x45"										
ldrbmi	r4	 [pc]	 -r5	 asr #14										
strbmi	r5	 [r9]	 #-848	"; 0xfffffcb0"										
cmpmi	r2	 #-1073741801	"; 0xc0000017"											
cmpmi	sp	 r8	 asr #30											
stmdacs	r0!	 {r0	 r1	 r4	 r6	 r8	 r9	 fp	 lr}					
subcs	r7	 r6	 r0	 lsr r8										
		"; <UNDEFINED> instruction: 0x46203c3c"												
strbmi	r5	 [r9]	 #-848	"; 0xfffffcb0"										
cmpmi	r2	 #-1073741801	"; 0xc0000017"											
stmdbmi	r2	 {r3	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^					
stmdapl	r0	 {r2	 r4	 r6	 r8	 fp	 sp}							
		"; <UNDEFINED> instruction: 0x47554353"												
subspl	r4	 pc	 r9	 asr #6										
stmdbmi	r4	 {r0	 r2	 r6	 r9	 sl	 fp	 lr}^						
cmpmi	pc	 #20447232	"; 0x1380000"											
svcmi	0x005f524c													
ldrbmi	r4	 [r3	 #-1606]	"; 0xfffff9ba"										
ldmdavc	r0!	 {r2	 r4	 r6	 sp}									
eorscc	r3	 r0	 r0	 lsr r0										
eorscc	r3	 r8	 r0	 lsr r2										
rsbsvc	r7	 r4	 #0	6										
ldmdbvs	r0!	 {r0	 r1	 r5	 r6	 r8	 sl	 fp	 sp	 lr}^				
rsbsvc	r7	 r4	 #32	6	"; 0x80000000"									
ldrbvs	r6	 [r3	 #-355]!	"; 0xfffffe9d"										
rsbseq	r6	 r0	 r3	 ror #26										
svcvs	0x006e5f5f													
ldclvs	14	 cr6	 [r5]	 #-440	"; 0xfffffe48"									
ldmdbcs	r8!	 {r2	 r3	 r5	 r6	 fp	 sp}^							
cmpvs	pc	 r0	 lsr #30											
ldmdbvs	r2!	 {r2	 r4	 r5	 r6	 sl	 ip	 sp	 lr}^					
ldrbvs	r7	 [r4	 #-1378]!	"; 0xfffffa9e"										
stmdacs	r8!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
svcvs	0x006e5f5f													
ldclvs	14	 cr6	 [r5]	 #-440	"; 0xfffffe48"									
ldmdacs	pc	 {r2	 r3	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"		
stmdbcs	r9!	 {r3	 r4	 r5	 r6	 r8	 fp	 sp}						
cmppl	r0	 #0	16											
subsmi	r5	 r3	 #398458880	"; 0x17c00000"										
mcrmi	15	2	 r5	 cr9	 cr1	 {1}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
eorseq	r3	 r6	 r0	 lsr #14										
strbpl	r5	 [r3	 #-856]	"; 0xfffffca8"										
svcpl	0x00434947													
strbmi	r4	 [lr]	 #-1360	"; 0xfffffab0"										
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
cfldrdmi	mvd4	 [pc	 #-292]	"; 6ebc <_HEAP_SIZE+0x4ebc>"										
subcs	r5	 fp	 r1	 asr #6										
eorscc	r7	 r0	 r0	 lsr r8										
teqcc	r0	 #48	"; 0x30"											
stmdapl	r0	 {r1	 r2	 r6	 r9	 sl	 lr}							
svcpl	0x00524150													
svcpl	0x00375350													
strbmi	r5	 [r8	 #-1093]	"; 0xfffffbbb"										
strbpl	r4	 [r5]	 #-3666	"; 0xfffff1ae"										
ldrbmi	r3	 [pc	 #-95]	"; 6fa5 <_HEAP_SIZE+0x4fa5>"										
svcpl	0x0054454e													
subpl	r4	 r3	 #21248	"; 0x5300"										
eorscc	r3	 r0	 pc	 asr r1										
subpl	r4	 r2	 r0	 lsr sp										
stmdbmi	r4	 {r0	 r1	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
teqcc	r0	 r6	 asr r1											
cmpmi	r0	 r0	 lsl #16											
subspl	r5	 r3	 r2	 asr pc										
svcpl	0x00305f49													
svcpl	0x00495053													
		"; <UNDEFINED> instruction: 0x56414c53"												
cdpmi	15	4	 cr5	 cr15	 cr5	 {2}								
eorcc	r5	 r0	 ip	 asr #18										
ldmdbmi	r4	 {fp	 ip	 lr}^										
ldmdami	pc	 {r0	 r2	 r3	 r6	 r8	 sl	 lr}^	"; <UNPREDICTABLE>"					
ldmdbmi	r8	 {r5}^												
stmdapl	r5	 {r2	 r3	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
ldrbpl	r4	 [r0]	 #-1347	"; 0xfffffabd"										
svcpl	0x004e4f49													
cfldrdmi	mvd4	 [pc]	 {73}	"; 0x49"										
subscs	r5	 r4	 r1	 asr #6										
cmppl	r8	 #54	"; 0x36"											
stmdbmi	r9	 {r2	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
subsmi	r5	 r4	 #268	"; 0x10c"										
ldrbmi	r5	 [r2	 #-3905]	"; 0xfffff0bf"										
ldrbmi	r5	 [r2	 #-3911]	"; 0xfffff0b9"										
svcpl	0x00544553													
svcmi	0x00525245													
eorscc	r2	 r1	 r2	 asr r0										
stmdapl	r0	 {r3	 r4	 r5	 r9	 ip	 sp}							
cmppl	pc	 #80	6	"; 0x40000001"										
ldrbpl	r5	 [pc]	 #-1347	"; 7084 <_HEAP_SIZE+0x5084>"										
ldmdbmi	pc	 {r0	 r2	 r3	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"					
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
ldmdbcc	r2!	 {r2	 r6	 sp}										
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
stmdbmi	r6	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 lr}^					
subsmi	r4	 pc	 #280	"; 0x118"										
subspl	r4	 pc	 #1090519040	"; 0x41000000"										
ldrbpl	r4	 [pc]	 -r5	 asr #14										
ldrbmi	r4	 [r5	 #-3137]	"; 0xfffff3bf"										
teqcc	r0	 #32	10	"; 0x8000000"										
subspl	r0	 r8	 #76	"; 0x4c"										
ldclmi	7	 cr4	 [pc	 #-276]	"; 6fa0 <_HEAP_SIZE+0x4fa0>"									
cmpcc	r2	 r6	 asr r6											
eorseq	r6	 r6	 r0	 lsr #6										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
svcmi	0x00435f35													
svcmi	0x0052544e													
cmpmi	r8	 ip	 asr #30											
strbpl	r4	 [r9]	 #-607	"; 0xfffffda1"										
rsbscc	r3	 r8	 r0	 lsr #32										
eorscc	r3	 r2	 r0	 lsr r0										
eorseq	r3	 r0	 r0	 lsr r0										
cmnvs	r8	 pc	 asr pc											
strbvc	r5	 [r2	 #-3955]!	"; 0xfffff08d"										
ldmdbvs	r4!	 {r0	 r3	 r5	 r6	 sl	 fp	 sp	 lr}^					
ldmdbcs	r8!	 {r1	 r2	 r3	 r5	 r6	 fp	 sp}^						
stmdapl	r0	 {r5	 ip	 sp}										
		"; <UNDEFINED> instruction: 0x47554353"												
subsmi	r4	 pc	 #603979777	"; 0x24000001"										
subspl	r4	 pc	 r9	 asr #28										
		"; <UNDEFINED> instruction: 0x464f5f54"												
strbpl	r5	 [r5]	 #-838	"; 0xfffffcba"										
rsbscc	r3	 r8	 r0	 lsr #32										
eorscc	r3	 r0	 r0	 lsr r0										
eorseq	r3	 r8	 r0	 lsr r0										
svcpl	0x006c6958													
stmdavs	pc!	 {r1	 r2	 r3	 r6	 sl	 ip	 sp	 lr}^	"; <UNPREDICTABLE>"				
cmpvs	r4	 ip	 ror #16											
eorcs	r6	 r9	 r4	 ror r1										
svcpl	0x006c6958													
stmdbvs	r4!	 {r0	 r2	 r6	 r9	 sl	 fp	 sp	 lr}^					
ldrbvc	r6	 [r3	 -r1	 ror #28]										
eorscc	r7	 r3	 #97	"; 0x61"										
strbtvc	r4	 [r1]	 #-1064	"; 0xfffffbd8"										
svcpl	0x00002961													
strbpl	r4	 [lr	 #-1887]	"; 0xfffff8a1"										
blmi	125a250 <__undef_stack+0x1148290>													
movtpl	r5	 #8005	"; 0x1f45"											
eorseq	r2	 r3	 sp	 asr #32										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
		"; <UNDEFINED> instruction: 0x46564d5f"												
ldrbmi	r3	 [pc	 #-82]	"; 7106 <_HEAP_SIZE+0x5106>"										
svcpl	0x00434558													
subpl	r5	 r1	 r4	 asr r2										
movtpl	r4	 #7519	"; 0x1d5f"											
eorcc	r2	 r8	 fp	 asr #32										
stccc	6	 cr4	 [r0]	 #-480	"; 0xfffffe20"									
subspl	r2	 r8	 #60	"; 0x3c"										
ldclmi	7	 cr4	 [pc	 #-276]	"; 7060 <_HEAP_SIZE+0x5060>"									
subscc	r4	 r2	 r6	 asr r6										
ldrbmi	r4	 [r8	 #-1375]	"; 0xfffffaa1"										
subspl	r5	 r4	 #268	"; 0x10c"										
subsmi	r5	 pc	 #65	"; 0x41"										
eoreq	r5	 r9	 r9	 asr #8										
submi	r5	 r6	 #380	"; 0x17c"										
strbmi	r4	 [r9]	 #-1107	"; 0xfffffbad"										
eorcs	r7	 r9	 r8	 lsr #6										
ldrbvc	r7	 [r2	 #-1139]!	"; 0xfffffb8d"										
svcpl	0x00207463													
cmnvs	r1	 #6225920	"; 0x5f0000"											
cmppl	r8	 #107	"; 0x6b"											
stmdbmi	r7	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
cdpmi	15	4	 cr5	 cr5	 cr3	 {2}								
strbmi	r4	 [ip	 #-577]	"; 0xfffffdbf"										
movtpl	r4	 #37983	"; 0x945f"											
strbmi	r4	 [ip	 #-577]	"; 0xfffffdbf"										
		"; <UNDEFINED> instruction: 0x46464f5f"												
svcpl	0x00544553													
movtmi	r4	 #49475	"; 0xc143"											
strbvs	r5	 [r5	 -r8	 lsr #4]!										
ldrbvs	r7	 [r4	 #-873]!	"; 0xfffffc97"										
mcrvs	12	2	 r2	 cr9	 cr2	 {3}								
rsbsvc	r6	 r2	 #116	10	"; 0x1d000000"									
ldmdbmi	r4!	 {r0	 r2	 r4	 r5	 r6	 ip	 sp	 lr}^					
stmdacs	r0!	 {r2	 r6	 r8	 fp	 sp}								
stmdbvs	r7!	 {r1	 r4	 r6	 r8	 sl	 sp	 lr}^						
rsbvc	r7	 r5	 #1929379840	"; 0x73000000"										
stmdacs	r0!	 {r5	 r8	 r9	 fp	 sp}								
strbtvc	r4	 [lr]	 #-2344	"; 0xfffff6d8"										
ldrbvc	r7	 [r2	 #-613]!	"; 0xfffffd9b"										
strbmi	r7	 [r9]	 #-1136	"; 0xfffffb90"										
ldmdbcs	r2!	 {r0	 r1	 r2	 r3	 r5	 r8	 r9	 ip	 sp}				
strtcc	r2	 [r0]	 #-2592	"; 0xfffff5e0"										
stmdapl	r0	 {r0	 r3	 r5	 r8	 fp	 sp}							
		"; <UNDEFINED> instruction: 0x465f5350"												
strbcc	r4	 [r1	 #-1872]	"; 0xfffff8b0"										
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subcs	r4	 r4	 pc	 asr r9										
stmdapl	r0	 {r1	 r2	 r4	 r5	 r9	 sl	 ip	 sp}					
ldmdbmi	pc	 {r0	 r1	 r4	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
cmpmi	pc	 r9	 asr #6											
subspl	r5	 pc	 #68	4	"; 0x40000004"									
submi	r4	 r4	 #1073741841	"; 0x40000011"										
svcpl	0x004b4341													
svcmi	0x00525245													
eorscc	r2	 r1	 r2	 asr r0										
stmdapl	r0	 {r3	 r4	 r5	 r9	 sl	 ip	 sp}						
svcpl	0x00474552													
eorscs	r5	 r7	 r3	 asr #32										
cmppl	r8	 #55	"; 0x37"											
usaxmi	r5	 r0	 r4											
svcpl	0x004f4649													
blmi	10d777c <__undef_stack+0xfc57bc>													
svcpl	0x00464f5f													
cmpmi	r4	 r4	 asr #2											
teqcc	r0	 r0	 lsr #10											
cmppl	r8	 #76	"; 0x4c"											
stmdbmi	r7	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
stmdbmi	r4	 {r0	 r1	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
stfmie	f4	 [r2]	 {83}	"; 0x53"										
strbmi	r5	 [pc]	 -r5	 asr #30										
strbpl	r5	 [r5]	 #-838	"; 0xfffffcba"										
rsbscc	r3	 r8	 r0	 lsr #32										
eorscc	r3	 r0	 r0	 lsr r0										
eorseq	r3	 r0	 r1	 lsr r8										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmppl	r0	 #99614720	"; 0x5f00000"											
ldrbmi	r5	 [pc]	 #-579	"; 7288 <_HEAP_SIZE+0x5288>"										
strbpl	r4	 [r1	 #-1605]	"; 0xfffff9bb"										
cdpmi	4	5	 cr5	 cr15	 cr12	 {2}								
stmdacs	r0!	 {r0	 r6	 r9	 sl	 fp	 lr}							
ldccc	0	 cr2	 [ip]	 #-196	"; 0xffffff3c"									
ldmdbcs	r5!	 {r5	 r9	 ip	 sp}									
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
strbpl	r5	 [sp]	 -r7	 asr #30										
svcpl	0x00305246													
ldmdbmi	r6	 {r2	 r6	 r8	 fp	 lr}^								
cfldr64mi	mvdx4	 [pc	 #-272]	"; 71a0 <_HEAP_SIZE+0x51a0>"										
subcs	r5	 fp	 r1	 asr #6										
ldrbtmi	r3	 [r8]	 -r8	 lsr #32										
eorscs	r3	 ip	 r0	 lsr #24										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
		"; <UNDEFINED> instruction: 0x46564d5f"												
ldrbmi	r3	 [pc]	 #-82	"; 72c8 <_HEAP_SIZE+0x52c8>"										
strbmi	r5	 [r9]	 #-1609	"; 0xfffff9b7"										
stmdbmi	r2	 {r0	 r2	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
stmdapl	r0	 {r2	 r4	 r6	 r8	 fp	 sp}							
svcpl	0x00524150													
subpl	r5	 r1	 #88	10	"; 0x16000000"									
svcpl	0x00535054													
strbmi	r5	 [r4	 #-3888]	"; 0xfffff0d0"										
strbmi	r4	 [r3	 #-2390]	"; 0xfffff6aa"										
subcs	r4	 r4	 pc	 asr r9										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
subpl	r5	 r1	 #398458880	"; 0x17c00000"										
svcpl	0x00315f54													
ldmdbmi	r6	 {r2	 r6	 r8	 sl	 lr}^								
ldmdbmi	pc	 {r0	 r1	 r6	 r8	 sl	 lr}^	"; <UNPREDICTABLE>"						
subspl	r0	 r8	 #68	"; 0x44"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
cmpmi	r6	 r9	 asr #28											
subpl	r5	 r2	 #76	30	"; 0x130"									
stmdami	r3	 {r0	 r6	 r9	 sl	 fp	 lr}^							
subspl	r4	 r2	 #-1073741801	"; 0xc0000017"										
ldmdbmi	pc	 {r0	 r6	 r8	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"						
eorvc	r2	 r2	 r3	 asr r0										
eorcs	r3	 ip	 r1	 lsr r5										
strcs	r2	 [r0	 #-3120]!	"; 0xfffff3d0"										
eorcs	r2	 r0	 r0	 lsr ip										
eorcs	r3	 ip	 r3	 ror #14										
ldccs	3	 cr6	 [r1]	 #-128	"; 0xffffff80"									
eoreq	r3	 r2	 r0	 lsr #12										
subpl	r5	 r1	 #88	"; 0x58"										
subpl	r4	 r4	 #1593835520	"; 0x5f000000"										
stclmi	13	 cr4	 [r5	 #-380]	"; 0xfffffe84"									
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
eorscc	r3	 r0	 r0	 lsr r0										
eorscc	r3	 r0	 r0	 lsr r0										
cdpmi	5	4	 cr5	 cr9	 cr0	 {0}								
cmpmi	pc	 #84	16	"; 0x540000"										
eorcs	r7	 r9	 r8	 lsr #16										
cmppl	r8	 #120	"; 0x78"											
stmdbmi	r7	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
ldrbmi	r5	 [r3]	 -r3	 asr #30										
subspl	r5	 r4	 #292	"; 0x124"										
svcmi	0x005f4749													
ldrbmi	r4	 [r3	 #-1606]	"; 0xfffff9ba"										
ldmdavc	r0!	 {r2	 r4	 r6	 sp}									
eorscc	r3	 r0	 r0	 lsr r0										
eorscc	r4	 r0	 r0	 lsr r6										
cmpmi	r3	 #0	16											
movtmi	r4	 #38741	"; 0x9755"											
ldmdbmi	r2	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 lr}^					
strbpl	r5	 [r9]	 #-591	"; 0xfffffdb1"										
		"; <UNDEFINED> instruction: 0x464f5f59"												
strbpl	r5	 [r5]	 #-838	"; 0xfffffcba"										
mcrrmi	3	5	 r4	 r1	 cr15									
cdpvs	8	4	 cr2	 cr9	 cr3	 {2}								
rsbsvc	r6	 r2	 #116	10	"; 0x1d000000"									
ldmdbmi	r4!	 {r0	 r2	 r4	 r5	 r6	 ip	 sp	 lr}^					
stmdacs	r0!	 {r2	 r6	 r8	 fp	 sp}								
strbpl	r5	 [r3	 #-856]	"; 0xfffffca8"										
svcpl	0x00434947													
svcmi	0x00495250													
ldmdbpl	r4	 {r1	 r4	 r6	 r8	 fp	 lr}^							
		"; <UNDEFINED> instruction: 0x46464f5f"												
subscs	r4	 r4	 r3	 asr r5										
stmdacs	r8!	 {r0	 r1	 r3	 r5	 sp}								
ldrbvs	r6	 [r4	 #-3657]!	"; 0xfffff1b7"										
rsbsvc	r7	 r5	 r2	 ror r2										
svccs	0x00444974													
bcs	8118b8 <__undef_stack+0x6ff8f8>													
stmdbcs	r9!	 {r5	 sl	 ip	 sp}									
stclvs	8	 cr5	 [r9]	 #-0										
cmnvc	r3	 #-1073741801	"; 0xc0000017"											
cdpmi	2	7	 cr7	 cr4	 cr5	 {3}								
svcvs	0x00766e6f													
strmi	r6	 [r8	 #-1129]!	"; 0xfffffb97"										
ldrbvs	r7	 [r2	 #-120]!	"; 0xffffff88"										
svcvs	0x00697373													
blvc	8119c4 <__undef_stack+0x6ffa04>													
rsbcs	r6	 r6	 r0	 lsr #18										
rsbsvc	r4	 r8	 r8	 lsr #10										
cmnvc	r3	 #478150656	"; 0x1c800000"											
stmdbcs	lr!	 {r0	 r3	 r5	 r6	 r8	 r9	 sl	 fp	 sp	 lr}^			
stmdapl	r0!	 {r5	 r8	 r9	 fp	 ip	 sp	 lr}						
cmpmi	pc	 r9	 ror #24											
rsbvc	r7	 r5	 #-872415231	"; 0xcc000001"										
cmnvs	r4	 r4	 ror r3											
rsbscs	r7	 r3	 r4	 ror r5										
ldmdbmi	r8	 {r0	 r2	 r3	 r4	 r5	 sp}^							
movtpl	r5	 #8012	"; 0x1f4c"											
ldrbpl	r4	 [r2]	 #-1363	"; 0xfffffaad"										
mcrmi	14	2	 r4	 cr15	 cr15	 {2}								
fstmdbxvc	r0!	 {d3-d36}	";@ Deprecated"											
cmnvc	ip	 #32	10	"; 0x8000000"										
rsbscs	r2	 fp	 r5	 rrx										
svcpl	0x006c6958													
ldrbvs	r7	 [r3	 #-833]!	"; 0xfffffcbf"										
svcpl	0x00287472													
mcrrmi	6	5	 r4	 r9	 cr15									
mrrccs	15	4	 r5	 pc	 cr5	"; <UNPREDICTABLE>"								
mrrcmi	15	2	 r5	 pc	 cr0	"; <UNPREDICTABLE>"								
svcpl	0x00454e49													
eorscs	r2	 fp	 pc	 asr r9										
svcpl	0x006c6958													
ldrbvs	r7	 [r3	 #-833]!	"; 0xfffffcbf"										
ldrbvc	r7	 [r3]	 #-1138	"; 0xfffffb8e"										
cmnvc	r5	 #1627389952	"; 0x61000000"											
stmdapl	r0!	 {r5	 r8	 sl	 fp	 ip	 sp}							
cmpmi	pc	 r9	 asr #24											
subpl	r5	 r5	 #1275068417	"; 0x4c000001"										
movtmi	r5	 #65364	"; 0xff54"											
subspl	r5	 r2	 #281018368	"; 0x10c00000"										
eorscs	r4	 fp	 r5	 asr #8										
ldrbvc	r6	 [r4	 #-1394]!	"; 0xfffffa8e"										
eorcc	r6	 r0	 r2	 ror lr										
rsbscs	r2	 sp	 fp	 lsr r0										
subspl	r0	 r8	 #125	"; 0x7d"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
cmpmi	r6	 r9	 asr #28											
movtmi	r5	 #40780	"; 0x9f4c"											
strbpl	r5	 [pc	 #-95]	"; 7459 <_HEAP_SIZE+0x5459>"										
subscs	r4	 r3	 pc	 asr r9										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
strbcc	r2	 [r3	 -r0	 lsr #32]!										
teqvs	r0	 #44	"; 0x2c"											
eorcc	r2	 r0	 r1	 lsr ip										
subspl	r0	 r8	 #34	"; 0x22"										
ldrbmi	r4	 [pc]	 -r5	 asr #14										
strbmi	r5	 [r9]	 #-848	"; 0xfffffcb0"										
		"; <UNDEFINED> instruction: 0x464f535f"												
subpl	r5	 r1	 #84	14	"; 0x1500000"									
teqcc	r8	 r5	 asr #32											
teqcc	r2	 #60	24	"; 0x3c00"										
subspl	r0	 r8	 r9	 lsr #32										
subspl	r5	 pc	 r1	 asr #4										
ldrbmi	r3	 [pc]	 #-1875	"; 74fc <_HEAP_SIZE+0x54fc>"										
svcpl	0x00435244													
svcpl	0x00535f30													
svcpl	0x00495841													
ldrbmi	r4	 [r3	 #-322]	"; 0xfffffebe"										
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbtmi	r3	 [r8]	 -r0	 lsr #32										
		"; <UNDEFINED> instruction: 0x36303038"												
eorseq	r3	 r0	 r0	 lsr r0										
svcpl	0x00545358													
cmpmi	r6	 r9	 asr #28											
svcpl	0x0044494c													
cmpmi	r2	 r0	 asr r1											
ldrcc	r2	 [r1	 #-77]!	"; 0xffffffb3"										
svcpl	0x005f004c													
cmpmi	r5	 #1136	"; 0x470"											
strbmi	r4	 [fp	 #-2380]	"; 0xfffff6b4"										
svcmi	0x005f5f5f													
ldrbmi	r4	 [r3	 #-1606]	"; 0xfffff9ba"										
subcs	r4	 r6	 r4	 asr pc										
ldmdbmi	r8	 {r0	 r4	 r5}^										
movtpl	r5	 #8012	"; 0x1f4c"											
ldrbpl	r4	 [r2]	 #-1363	"; 0xfffffaad"										
mcrmi	14	2	 r4	 cr15	 cr15	 {2}								
eorseq	r2	 r0	 r5	 asr #32										
svcpl	0x00545358													
svcpl	0x00414d44													
ldrbmi	r4	 [pc	 #-1090]	"; 7126 <_HEAP_SIZE+0x5126>"										
subpl	r5	 pc	 #536870917	"; 0x20000005"										
ldrcc	r3	 [r2	 -r0	 lsr #10]!										
cmppl	r8	 #76	"; 0x4c"											
stclmi	15	 cr5	 [r4	 #-336]	"; 0xfffffeb0"									
ldrbmi	r5	 [r3	 -r1	 asr #30]										
svcpl	0x0053495f													
subpl	r5	 r1	 #1392508928	"; 0x53000000"										
subcs	r4	 r4	 r4	 asr r5										
ldfmis	f3	 [r4]	 #-212	"; 0xffffff2c"										
cmpmi	r3	 #0	16											
movtmi	r4	 #38741	"; 0x9755"											
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 lr}^					
teqcc	r1	 pc	 asr r3											
movtpl	r4	 #7519	"; 0x1d5f"											
ldmdavc	r0!	 {r0	 r1	 r3	 r6	 sp}								
eorscc	r3	 r0	 r0	 lsr r0										
eorscc	r3	 r0	 r0	 lsr r8										
cmpmi	pc	 #0	30											
ldrbpl	r5	 [r3	 #-3907]	"; 0xfffff0bd"										
subpl	r5	 pc	 #80	"; 0x50"										
ldmdbmi	pc	 {r2	 r4	 r6	 r8	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"					
cdpmi	12	4	 cr4	 cr9	 cr14	 {2}								
eorseq	r2	 r1	 r5	 asr #32										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
subspl	r5	 r3	 pc	 asr r1										
svcpl	0x00305f49													
ldmdbmi	r0	 {r0	 r4	 r6	 r8	 r9	 ip	 lr}^						
strbmi	r4	 [pc]	 #-3423	"; 75dc <_HEAP_SIZE+0x55dc>"										
eorseq	r2	 r0	 r5	 asr #32										
svcpl	0x00545358													
svcpl	0x00414d44													
mrcmi	7	2	 r4	 cr15	 cr3	 {2}								
stmdbmi	r8	 {r0	 r1	 r2	 r3	 r6	 sl	 ip	 lr}^					
ldrbpl	r4	 [pc]	 #-1870	"; 75f4 <_HEAP_SIZE+0x55f4>"										
svcmi	0x00435f4f													
strbpl	r4	 [r9]	 #-3405	"; 0xfffff2b3"										
ldmdbcc	r1!	 {r5	 r8	 sl	 ip	 sp}								
subspl	r0	 r4	 #76	"; 0x4c"										
teqcc	r0	 r5	 asr r5											
cmpmi	r0	 r0	 lsl #16											
subpl	r5	 r7	 r2	 asr pc										
subscc	r4	 pc	 r9	 asr #30										
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
ldrbpl	r5	 [r2	 #-581]	"; 0xfffffdbb"										
subspl	r5	 pc	 r0	 asr r4	"; <UNPREDICTABLE>"									
ldrbmi	r4	 [r3	 #-1362]	"; 0xfffffaae"										
eorcc	r5	 r0	 lr	 asr #8										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
ldmdbmi	pc	 {r0	 r4	 r5	 r8	 sl	 ip	 sp}^	"; <UNPREDICTABLE>"					
mcrrmi	6	4	 r5	 r1	 cr14									
svcpl	0x0043495f													
strbmi	r4	 [lr	 #-2380]	"; 0xfffff6b4"										
cmpmi	r6	 pc	 asr sp											
strbpl	r5	 [pc	 #-95]	"; 75e9 <_HEAP_SIZE+0x55e9>"										
cmncc	r0	 r0	 lsr #4											
eorcc	r2	 r0	 r5	 lsr ip										
eorcc	r2	 r5	 ip	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
eorcs	r2	 r0	 r7	 lsr ip										
eorcs	r3	 ip	 r3	 ror #10										
stmdapl	r0	 {r0	 r4	 r5	 r9	 sp}								
subspl	r5	 pc	 r3	 asr r4	"; <UNPREDICTABLE>"									
svcmi	0x0032424c													
		"; <UNDEFINED> instruction: 0x465f4250"												
svcpl	0x004c4941													
		"; <UNDEFINED> instruction: 0x464c4553"												
ldrbpl	r4	 [r3]	 #-1364	"; 0xfffffaac"										
eorscc	r3	 r3	 r0	 lsr #2										
stmdapl	r0	 {r0	 r4	 r5	 sl	 fp	 lr}							
		"; <UNDEFINED> instruction: 0x575f5350"												
ldmdbmi	pc	 {r2	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"							
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
teqcc	r4	 r4	 asr #32											
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
cmpmi	sp	 pc	 asr r4											
svcpl	0x0047535f													
cmppl	pc	 #603979777	"; 0x24000001"											
subspl	r4	 r0	 r4	 asr pc										
strcc	r4	 [r0	 #-1093]!	"; 0xfffffbbb"										
subeq	r3	 ip	 r1	 lsr r5										
stclvs	15	 cr5	 [r6]	 #-380	"; 0xfffffe84"									
rsbvc	r7	 r1	 #6619136	"; 0x650000"										
subscc	r2	 fp	 r2	 ror r0										
subspl	r0	 r8	 sp	 asr r0										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
strbmi	r4	 [r6	 -r4	 asr #6]										
subsmi	r3	 pc	 #95	"; 0x5f"										
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
stmdacc	r6	 {r4	 r5	 fp	 ip	 sp	 lr}^							
eorscc	r3	 r7	 r0	 lsr r0										
stmdapl	r0	 {r4	 r5	 ip	 sp}									
		"; <UNDEFINED> instruction: 0x465f5350"												
svcpl	0x00414750													
svcpl	0x00495841													
subsmi	r3	 pc	 #83	"; 0x53"										
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
eorscc	r7	 r4	 r0	 lsr r8										
eorscc	r3	 r0	 r0	 lsr r0										
stmdapl	r0	 {r4	 r5	 ip	 sp}									
svcpl	0x00524150													
svcpl	0x00495841													
svcmi	0x00495047													
ldmdbmi	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 sp}^	"; <UNPREDICTABLE>"				
strbpl	r5	 [r4	 #-3923]	"; 0xfffff0ad"										
eorcc	r4	 r0	 r1	 asr #24										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r6	 r7	 asr #30										
subcs	r4	 r4	 r3	 asr r9										
stmdapl	r0	 {r0	 r1	 r5	 r6	 ip	 sp}							
ldrbpl	r5	 [pc	 #-1107]	"; 72dd <_HEAP_SIZE+0x52dd>"										
svcpl	0x00545241													
subpl	r5	 r1	 #1392508928	"; 0x53000000"										
subpl	r5	 r5	 #84	30	"; 0x150"									
subscs	r4	 r2	 r2	 asr pc										
eorscc	r3	 r5	 #49	"; 0x31"										
subspl	r0	 r8	 #76	"; 0x4c"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
cmpmi	r5	 r3	 asr #24											
movtmi	r5	 #20302	"; 0x4f4e"											
mcrmi	12	2	 r4	 cr9	 cr15	 {2}								
strbpl	r5	 [sp]	 -r5	 asr #30										
svcmi	0x00505f41													
eorvc	r2	 r2	 r3	 asr #32										
eorcs	r3	 ip	 r1	 lsr r5										
strcs	r2	 [r0	 #-3120]!	"; 0xfffff3d0"										
eorcs	r2	 r0	 r0	 lsr ip										
eorcs	r3	 ip	 r3	 ror #14										
ldfcss	f3	 [r0]	 #-396	"; 0xfffffe74"										
eoreq	r3	 r2	 r0	 lsr #2										
ldmdbvs	r3!	 {r0	 r1	 r5	 r6	 ip	 sp	 lr}^						
stmdbcs	r8!	 {r2	 r5	 r6	 r8	 fp	 sp	 lr}						
cmpvs	pc	 r0	 lsr #30											
svcpl	0x005f6d73													
ldrbvc	r5	 [pc]	 -r0	 lsr #30										
strbtvc	r6	 [r1]	 #-3183	"; 0xfffff391"										
svcpl	0x00656c69													
teqvs	r2	 #6225920	"; 0x5f0000"											
strbtvs	r7	 [r9]	 #-880	"; 0xfffffc90"										
cdpvs	9	5	 cr6	 cr12	 cr9	 {0}								
stmdapl	r0	 {r1	 r5	 r8	 fp	 sp}								
svcpl	0x00524150													
svcpl	0x00375350													
svcpl	0x00554d50													
ldclmi	15	 cr5	 [r0	 #-192]	"; 0xffffff40"									
cmppl	pc	 #1073741845	"; 0x40000015"											
ldmdbmi	r8	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 lr}^					
smlsldmi	r4	 r9	 pc	 r8	"; <UNPREDICTABLE>"									
strbmi	r4	 [r4]	 #-328	"; 0xfffffeb8"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
ldmdbcc	r8!	 {r1	 r2	 r6	 fp	 ip	 sp}							
		"; <UNDEFINED> instruction: 0x46464633"												
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
movtmi	r5	 #65335	"; 0xff37"											
subscc	r4	 pc	 sp	 asr #6										
cmpmi	pc	 pc	 asr r3	"; <UNPREDICTABLE>"										
subsmi	r4	 pc	 #88	18	"; 0x160000"									
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
stmdacc	r6	 {r4	 r5	 fp	 ip	 sp	 lr}^							
subcc	r3	 r3	 r0	 lsr r0										
stmdapl	r0	 {r4	 r5	 ip	 sp}									
cmppl	pc	 #1392508928	"; 0x53000000"											
ldrbpl	r4	 [pc]	 #-2384	"; 780c <SLCRlockKey+0x191>"										
movtpl	r4	 #57682	"; 0xe152"											
svcpl	0x0054494d													
strbmi	r4	 [r4	 #-3669]	"; 0xfffff1ab"										
mrcmi	2	2	 r5	 cr5	 cr2	 {2}								
ldrcc	r3	 [r1	 #-288]!	"; 0xfffffee0"										
subspl	r0	 r8	 r3	 lsr r0										
stclmi	15	 cr5	 [r4	 #-332]	"; 0xfffffeb4"									
ldmdbmi	pc	 {r0	 r6	 r8	 r9	 ip	 sp}^	"; <UNPREDICTABLE>"						
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
ldmdbcc	r4!	 {r2	 r6	 sp}										
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
cmpmi	ip	 pc	 asr r6											
ldrbpl	r4	 [pc]	 #-2131	"; 7840 <SLCRlockKey+0x1c5>"										
ldclmi	15	 cr4	 [pc	 #-316]	"; 7708 <SLCRlockKey+0x8d>"									
svcpl	0x00594e41													
stmdbmi	r7	 {r1	 r4	 r6	 r8	 sl	 lr}^							
subscs	r4	 r3	 pc	 asr #28										
teqcc	r3	 #1073741836	"; 0x4000000c"											
subspl	r0	 r8	 #76	"; 0x4c"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
svcpl	0x00585541													
strbpl	r4	 [lr]	 #-3907	"; 0xfffff0bd"										
subcs	r4	 ip	 r2	 asr pc										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
cmncc	r3	 r0	 lsr #32											
teqvs	r0	 #44	"; 0x2c"											
teqcc	r0	 r0	 lsr ip											
cmppl	r8	 #34	"; 0x22"											
stmdbmi	r7	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
svcmi	0x00445f43													
dvfmiem	f4	 f1	 #5.0											
movtpl	r4	 #7519	"; 0x1d5f"											
ldmdavc	r0!	 {r0	 r1	 r3	 r6	 sp}								
eorscc	r3	 r0	 r0	 lsr r0										
eorscc	r3	 r0	 r0	 lsr r4										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 #284	"; 0x11c"										
rsbvc	r2	 r3	 #54	"; 0x36"										
subspl	r0	 r8	 r6	 lsr r0										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
subpl	r5	 r2	 r5	 asr r3										
strbpl	r5	 [lr	 #-3923]	"; 0xfffff0ad"										
cdpmi	15	4	 cr5	 cr9	 cr13	 {2}								
mcrmi	4,00E+00	2	 r5	 cr1	 cr3	 {2}								
subscs	r4	 r3	 r3	 asr #10										
subspl	r0	 r8	 #49	"; 0x31"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
svcpl	0x00535953													
strbpl	r4	 [lr]	 #-3907	"; 0xfffff0bd"										
subcs	r4	 ip	 r2	 asr pc										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
cmncc	r3	 r0	 lsr #32											
teqvs	r0	 #44	"; 0x2c"											
eorcc	r2	 r0	 r0	 lsr ip										
ldmdbmi	r3	 {r1	 r5}^											
strbpl	r5	 [r1]	 #-3911	"; 0xfffff0b9"										
movtmi	r4	 #40271	"; 0x9d4f"											
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
cmppl	pc	 #32	30	"; 0x80"										
mcrmi	4	2	 r4	 cr9	 cr4	 {2}								
stmdapl	r5	 {r2	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
mcrmi	8	2	 r2	 cr9	 cr0	 {2}								
cmpmi	sp	 r4	 asr pc											
stmdapl	r0	 {r3	 r4	 r6	 r8	 fp	 sp}							
ldrbmi	r5	 [pc	 #-1107]	"; 74d5 <_HEAP_SIZE+0x54d5>"										
svcpl	0x0043414d													
cmppl	r2	 #80	2											
subpl	r5	 r5	 #276	"; 0x114"										
subscs	r4	 r2	 r2	 asr pc										
		"; <UNDEFINED> instruction: 0x36303031"												
svcpl	0x005f004c													
cmpmi	r5	 #1136	"; 0x470"											
strbmi	r4	 [fp	 #-2380]	"; 0xfffff6b4"										
cmppl	pc	 #380	"; 0x17c"											
ldmdbmi	r4	 {r0	 r2	 r6	 r8	 r9	 lr}^							
teqcc	r0	 pc	 asr #28											
ldmdbmi	r5	 {fp	 ip	 lr}^										
ldrtcc	r5	 [r6]	 #-1102	"; 0xfffffbb2"										
		"; <UNDEFINED> instruction: 0x57534c5f"												
eorcs	r7	 r9	 r8	 lsr #16										
ldmdbcs	r8!	 {r3	 r5	 fp	 sp}^									
strbvc	r4	 [pc	 -lr	 lsr #24]!										
eoreq	r7	 r9	 r5	 ror #4										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
ldmdami	r4	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 lr}^				
strbmi	r5	 [lr	 #-581]	"; 0xfffffdbb"										
svcpl	0x00305f54													
stmdami	r7	 {r3	 r6	 r8	 fp	 lr}^								
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbmi	r3	 [r8	 #-32]!	"; 0xffffffe0"										
eorsmi	r3	 r0	 #48	"; 0x30"										
subeq	r4	 r6	 r6	 asr #12										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
subpl	r5	 r3	 r5	 lsr pc										
movtmi	r4	 #12639	"; 0x315f"											
svcpl	0x00535345													
strbpl	r4	 [lr]	 #-3907	"; 0xfffff0bd"										
subcs	r4	 ip	 r2	 asr pc										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
cmncc	r3	 r0	 lsr #32											
teqvs	r0	 #44	"; 0x2c"											
eorcc	r2	 r0	 #48	24	"; 0x3000"									
subspl	r0	 r8	 #34	"; 0x22"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
movtmi	r5	 #62032	"; 0xf250"											
cmpmi	r5	 pc	 asr r6											
ldrbmi	r5	 [r2	 #-1364]	"; 0xfffffaac"										
eorcs	r3	 r0	 #95	"; 0x5f"										
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldccs	3	 cr6	 [r0]	 #-128	"; 0xffffff80"									
cmncc	r3	 r0	 lsr #32											
eorscs	r2	 r0	 #44	"; 0x2c"										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
cmpmi	pc	 #205520896	"; 0xc400000"											
strbmi	r4	 [r8	 #-833]	"; 0xfffffcbf"										
subspl	r5	 r9	 pc	 asr r4										
eorvc	r2	 r2	 r5	 asr #32										
eorcs	r3	 ip	 r1	 lsr r5										
strcs	r2	 [r0	 #-3120]!	"; 0xfffff3d0"										
eorcs	r2	 r0	 r0	 lsr ip										
eorcs	r3	 ip	 r3	 rrx										
ldccs	3	 cr6	 [r0]	 #-128	"; 0xffffff80"									
eoreq	r3	 r2	 r0	 lsr #2										
strbvc	r5	 [r3	 #-856]!	"; 0xfffffca8"										
strbvs	r6	 [sp	 #-2388]!	"; 0xfffff6ac"										
strbvs	r5	 [r7	 #-3954]	"; 0xfffff08e"										
strbtvc	r4	 [lr]	 #-2420	"; 0xfffff68c"										
ldrbvc	r7	 [r2	 #-613]!	"; 0xfffffd9b"										
ldrbvc	r7	 [r3]	 #-1136	"; 0xfffffb90"										
cmnvc	r5	 #1627389952	"; 0x61000000"											
cmnvc	lr	 #40	18	"; 0xa0000"										
cmnvs	lr	 #116	2											
rsbsvc	r5	 r4	 #101	"; 0x65"										
cmppl	r8	 #41	"; 0x29"											
ldmdbvs	r4	 {r0	 r1	 r5	 r6	 r8	 sl	 ip	 sp	 lr}^				
svcpl	0x0072656d													
strbtvs	r6	 [r1]	 #-1362	"; 0xfffffaae"										
stmdacs	r7!	 {r1	 r4	 r6	 r8	 sl	 sp	 lr}^						
cmnvc	lr	 #40	18	"; 0xa0000"										
cmnvs	lr	 #116	2											
rsbsvc	r5	 r4	 #101	"; 0x65"										
teqmi	lr	 #2624	"; 0xa40"											
stmdbvs	r6!	 {r0	 r1	 r2	 r3	 r5	 r6	 r9	 sl	 fp	 sp	 lr}^		
cmpvs	r2	 r7	 ror #28											
strbvs	r6	 [r1]	 #-1395	"; 0xfffffa8d"										
eorcs	r7	 ip	 r4	 ror #4										
strbpl	r5	 [r3	 #-856]	"; 0xfffffca8"										
strbmi	r4	 [sp	 #-2388]	"; 0xfffff6ac"										
movtpl	r5	 #40786	"; 0x9f52"											
		"; <UNDEFINED> instruction: 0x464f5f52"												
strbpl	r5	 [r5]	 #-838	"; 0xfffffcba"										
cmppl	r8	 #41	"; 0x29"											
stmdbmi	r7	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
stmdbmi	r4	 {r0	 r1	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
ldrbmi	r5	 [pc	 #-1107]	"; 765d <_HEAP_SIZE+0x565d>"										
strbmi	r5	 [pc]	 -lr	 asr #30										
strbpl	r5	 [r5]	 #-838	"; 0xfffffcba"										
rsbscc	r3	 r8	 r0	 lsr #32										
eorscc	r3	 r0	 r0	 lsr r0										
eorseq	r3	 r0	 r0	 lsr r0										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
strbpl	r5	 [r3	 #-863]	"; 0xfffffca1"										
strbmi	r4	 [sp	 #-2388]	"; 0xfffff6ac"										
svcpl	0x00305f52													
stmdami	r7	 {r3	 r6	 r8	 fp	 lr}^								
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbtmi	r3	 [r8]	 -r0	 lsr #32										
eorscc	r4	 r0	 r8	 lsr r6										
subeq	r3	 r6	 r6	 lsr r1										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
svcmi	0x00435f35													
svcmi	0x0052544e													
svcpl	0x005a5f4c													
subscs	r4	 r4	 r2	 asr #18										
eorscc	r7	 r0	 r0	 lsr r8										
ldmdacc	r0!	 {r4	 r5	 ip	 sp}									
stmdapl	r0	 {r4	 r5	 ip	 sp}									
ldrbtpl	r6	 [r5]	 #-851	"; 0xfffffcad"										
rsbvc	r6	 r5	 #6720	"; 0x1a40"										
cmnvs	lr	 pc	 asr r5											
stmdbmi	r5!	 {r1	 r5	 r6	 sl	 fp	 sp	 lr}^						
rsbvc	r7	 r5	 #1845493760	"; 0x6e000000"										
ldrbtvc	r7	 [r0]	 #-1394	"; 0xfffffa8e"										
cmnvc	lr	 #40	18	"; 0xa0000"										
cmnvs	lr	 #116	2											
rsbsvc	r5	 r4	 #101	"; 0x65"										
cmppl	r8	 #41	"; 0x29"											
ldmdbvs	r4	 {r0	 r1	 r5	 r6	 r8	 sl	 ip	 sp	 lr}^				
svcpl	0x0072656d													
strbtvc	r7	 [r9]	 #-599	"; 0xfffffda9"										
strbvs	r5	 [r5	 -r5	 ror #4]!										
cdpvs	8	4	 cr2	 cr9	 cr8	 {1}								
mcrvs	4	3	 r7	 cr1	 cr3	 {3}								
ldrbvc	r6	 [r0]	 #-1379	"; 0xfffffa9d"										
mcrcc	9,00E+00	1	 r2	 cr13	 cr2	 {3}								
strbtvs	r6	 [lr]	 -r3	 asr #30										
eormi	r6	 lr	 #27525120	"; 0x1a40000"										
cmnmi	r5	 r1	 ror #6											
cfldrdcs	mvd6	 [r2]	 #-400	"; 0xfffffe70"										
cmpmi	r3	 #32	16	"; 0x200000"										
cfstrdmi	mvd5	 [r9	 #-340]	"; 0xfffffeac"										
cmpmi	pc	 #1342177284	"; 0x50000004"											
subspl	r4	 r4	 #1264	"; 0x4f0"										
svcmi	0x005f4c4f													
ldrbmi	r4	 [r3	 #-1606]	"; 0xfffff9ba"										
stmdacs	r0!	 {r2	 r4	 r6	 sl	 fp	 sp}							
strbvc	r5	 [r3	 #-856]!	"; 0xfffffca8"										
strbvs	r6	 [sp	 #-2388]!	"; 0xfffff6ac"										
ldrbvs	r5	 [r2	 #-3954]	"; 0xfffff08e"										
ldrbvs	r6	 [r2	 #-1121]	"; 0xfffffb9f"										
stmdbmi	r8!	 {r0	 r1	 r2	 r5	 r6	 fp	 sp}						
cmnvs	r4	 lr	 ror #6											
rsbpl	r6	 r5	 lr	 ror #6										
sfmcs	f7	4	 [r9	 #-464]!	"; 0xfffffe30"									
mcrvs	3	3	 r4	 cr15	 cr14	 {1}								
cdpcs	9	6	 cr6	 cr7	 cr6	 {3}								
ldrbvs	r6	 [r3	 #-322]!	"; 0xfffffebe"										
rsbvc	r6	 r4	 #1090519040	"; 0x41000000"										
cmppl	r8	 #44	"; 0x2c"											
ldmdbmi	r4	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
svcpl	0x0052454d													
strbpl	r4	 [lr]	 #-3907	"; 0xfffff0bd"										
svcpl	0x004c4f52													
movtpl	r4	 #26191	"; 0x664f"											
eorcs	r5	 r9	 r5	 asr #8										
cmppl	r8	 #124	"; 0x7c"											
ldmdbmi	r4	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
svcpl	0x0052454d													
strbpl	r4	 [lr]	 #-3907	"; 0xfffff0bd"										
svcpl	0x004c4f52													
svcpl	0x00515249													
submi	r4	 r1	 #1104	"; 0x450"										
cfldr64mi	mvdx4	 [pc	 #-304]	"; 7ac0 <SLCRlockKey+0x445>"										
stmdbcs	fp	 {r0	 r6	 r8	 r9	 ip	 lr}^							
cdpmi	0	4	 cr0	 cr9	 cr9	 {1}								
cmpmi	r6	 r4	 asr pc											
		"; <UNDEFINED> instruction: 0x36315453"												
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
cmppl	pc	 #32	30	"; 0x80"										
mcrmi	4	2	 r4	 cr9	 cr4	 {2}								
stmdapl	r5	 {r2	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
mcrmi	8	2	 r2	 cr9	 cr0	 {2}								
cmpmi	sp	 r4	 asr pc											
svcpl	0x00002958													
strbtvc	r6	 [lr]	 #-2399	"; 0xfffff6a1"										
cmnvs	r5	 pc	 asr ip											
svcpl	0x00387473													
strbvs	r5	 [r4	 #-3956]!	"; 0xfffff08c"										
strbvs	r6	 [lr	 #-2406]!	"; 0xfffff69a"										
eorseq	r2	 r1	 r4	 rrx										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
cmpmi	sp	 r5	 lsr pc											
ldrbpl	r4	 [pc]	 #-3657	"; 7c44 <SLCRlockKey+0x5c9>"										
ldrbpl	r4	 [pc]	 -ip	 asr #4										
eorvc	r2	 r2	 r1	 asr #32										
eorcs	r3	 ip	 r1	 lsr r5										
strcs	r2	 [r0	 #-3125]!	"; 0xfffff3cb"										
teqvs	r0	 #48	24	"; 0x3000"										
eorcs	r3	 ip	 r1	 lsr r5										
ldccs	3	 cr6	 [r5]	 #-128	"; 0xffffff80"									
eoreq	r3	 r2	 r0	 lsr #4										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
subspl	r4	 r0	 #24903680	"; 0x17c0000"										
eorvc	r3	 r0	 #822083584	"; 0x31000000"										
svcpl	0x00003431													
rsbvc	r6	 pc	 #99614720	"; 0x5f00000"										
svcpl	0x0074616d													
stmdacs	r7!	 {r0	 r5	 r6	 r9	 ip	 sp	 lr}^						
cmnvs	r4	 r6	 ror #26											
eorcs	r6	 r9	 r2	 ror r7										
strbtvc	r5	 [r1]	 #-3935	"; 0xfffff0a1"										
rsbvs	r7	 r9	 #116	4	"; 0x40000007"									
svcpl	0x00657475													
svcpl	0x0028285f													
rsbvc	r6	 pc	 #99614720	"; 0x5f00000"										
svcpl	0x0074616d													
svcpl	0x00677261													
		"; <UNDEFINED> instruction: 0x6628205f"												
rsbvc	r7	 r1	 #1828716544	"; 0x6d000000"										
stmdbcs	r9!	 {r0	 r1	 r2	 r5	 r6	 r8	 fp	 sp}					
cmpmi	r3	 #0	16											
movtmi	r4	 #38741	"; 0x9755"											
mrcmi	2	2	 r5	 cr5	 cr15	 {2}								
ldmdbmi	r2	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 lr}^					
strbpl	r5	 [r9]	 #-591	"; 0xfffffdb1"										
cmpmi	sp	 r9	 asr pc											
eorcc	r4	 r0	 r3	 asr fp										
eorscc	r3	 r0	 r8	 ror r0										
		"; <UNDEFINED> instruction: 0x46463030"												
cmppl	r0	 #0	16											
cmpmi	sp	 pc	 asr r4											
mcrmi	15	2	 r5	 cr9	 cr4	 {1}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
eorseq	r3	 r2	 r0	 lsr #14										
subpl	r5	 r1	 #88	"; 0x58"										
cmpmi	r0	 pc	 asr r8											
subpl	r5	 pc	 #82	"; 0x52"										
svcpl	0x00535054													
cfldrdmi	mvd5	 [r2]	 {67}	"; 0x43"										
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
subspl	r2	 r8	 r2	 asr r0										
cmpmi	r0	 r3	 asr pc											
subpl	r5	 pc	 #82	"; 0x52"										
subpl	r5	 r3	 #84	30	"; 0x150"									
subsmi	r4	 pc	 #84	24	"; 0x5400"									
cmpmi	r5	 r1	 asr #6											
subseq	r4	 r2	 r4	 asr #8										
svcpl	0x00535058													
stmdbmi	sp	 {r0	 r1	 r2	 r3	 r6	 r8	 r9	 lr}^					
svcpl	0x0052544e													
svcpl	0x00544e49													
teqcc	r0	 #1224736768	"; 0x49000000"											
subspl	r0	 r8	 #53	"; 0x35"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
strbmi	r4	 [lr]	 -r3	 asr #30										
subsmi	r4	 pc	 #19136512	"; 0x1240000"										
svcpl	0x00455341													
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
cmncc	r0	 r0	 lsr #4											
strtcc	r2	 [r0]	 #-3125	"; 0xfffff3cb"										
eorcc	r2	 r5	 ip	 lsr #32										
cmncc	r3	 ip	 lsr #32											
eorcs	r2	 r0	 r5	 lsr ip										
eorcs	r3	 ip	 r3	 rrx										
stmdapl	r0	 {r4	 r5	 r9	 sp}									
svcpl	0x00524150													
cmpmi	sp	 r8	 asr r5											
svcpl	0x00535043													
mcrmi	15	2	 r5	 cr9	 cr1	 {1}								
stmdapl	r0!	 {r2	 r4	 r6	 r9	 ip	 lr}							
		"; <UNDEFINED> instruction: 0x475f5350"												
svcpl	0x00314d45													
svcpl	0x00544e49													
stmdapl	r0	 {r0	 r3	 r6	 sl	 lr}								
mrcmi	4	2	 r5	 cr15	 cr3	 {2}								
svcpl	0x00444e41													
svcpl	0x0054504f													
svcpl	0x00544f4e													
subspl	r5	 r0	 r3	 asr r5										
ldrbmi	r5	 [r4	 #-591]	"; 0xfffffdb1"										
ldrtcc	r2	 [r1]	 #-68	"; 0xffffffbc"										
subeq	r3	 ip	 r4	 lsr r5										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
ldrbmi	r4	 [r0	 #-1631]	"; 0xfffff9a1"										
ldrbmi	r4	 [pc	 #-856]	"; 7a64 <SLCRlockKey+0x3e9>"										
qsubcc	r2	 r8	 r8											
eorscs	r3	 ip	 r0	 lsr #24										
eoreq	r3	 r9	 r3	 lsr r1										
svcpl	0x00435458													
svcpl	0x00545845													
subpl	r4	 sp	 r3	 asr #30										
svcpl	0x00455241													
ldmdbmi	r4	 {r0	 r1	 r2	 r3	 r6	 ip	 lr}^						
eorcc	r4	 r0	 pc	 asr #28										
eorscc	r3	 r0	 r8	 ror r0										
eorscc	r3	 r0	 r0	 lsr r0										
subeq	r5	 ip	 r2	 lsr r5										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
cmpmi	r6	 r5	 lsr pc											
svcpl	0x004f545f													
svcmi	0x005f4150													
subpl	r4	 r5	 #84	16	"; 0x540000"									
eorcs	r3	 r0	 #-268435451	"; 0xf0000005"										
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldccs	3,00E+00	 cr6	 [r7]	 #-128	"; 0xffffff80"									
stmdacc	r3!	 {r5	 sp}^											
eorscs	r2	 r6	 #44	"; 0x2c"										
subspl	r5	 r4	 #0											
strbmi	r4	 [r6]	 -r4	 asr #18										
mcrmi	13	2	 r4	 cr9	 cr15	 {2}								
eorpl	r2	 sp	 r0	 lsr #16										
stmdbmi	r4	 {r2	 r4	 r6	 r9	 ip	 lr}^							
ldclmi	6	 cr4	 [pc	 #-280]	"; 7d20 <SLCRlockKey+0x6a5>"									
stccs	8	 cr5	 [r0	 #-260]!	"; 0xfffffefc"									
eoreq	r3	 r9	 r0	 lsr #2										
rsbvc	r5	 sp	 #88	8	"; 0x58000000"									
svcpl	0x00727443													
strbtvs	r6	 [r1]	 #-1362	"; 0xfffffaae"										
stmdacs	r7!	 {r1	 r4	 r6	 r8	 sl	 sp	 lr}^						
ldrbvs	r6	 [r3	 #-322]!	"; 0xfffffebe"										
rsbvc	r6	 r4	 #1090519040	"; 0x41000000"										
ldclcs	3	 cr7	 [r3]	 #-404	"; 0xfffffe6c"									
cmnmi	r2	 #84	26	"; 0x1500"										
strbvc	r7	 [lr	 #-628]	"; 0xfffffd8c"										
rsbvc	r6	 r5	 #-805306362	"; 0xd0000006"										
strbvs	r5	 [r5	 -ip	 lsr #4]!										
cmnvc	r6	 #82837504	"; 0x4f00000"											
eorcs	r7	 r9	 r5	 ror #8										
svcpl	0x006c6958													
eorscc	r6	 r3	 #1168	"; 0x490"										
cmpvs	r2	 r8	 lsr #16											
strbvs	r6	 [r1]	 #-1395	"; 0xfffffa8d"										
cmnvc	r5	 #100	4	"; 0x40000006"										
blcs	812458 <__undef_stack+0x700498>													
ldclvs	8	 cr5	 [r4	 #-128]	"; 0xffffff80"									
rsbsvc	r4	 r4	 #-939524095	"; 0xc8000001"										
uqsaxvs	r4	 r6	 pc	"; <UNPREDICTABLE>"										
cmnvc	r4	 #482344960	"; 0x1cc00000"											
ldclvs	8	 cr2	 [r4	 #-364]	"; 0xfffffe94"									
rsbsvc	r4	 r4	 #-939524095	"; 0xc8000001"										
rsbvs	r7	 sp	 #327155712	"; 0x13800000"										
sfmpl	f7	4	 [r9	 #-404]!	"; 0xfffffe6c"									
stmdacs	r0!	 {r5	 r8	 r9	 fp	 sp}								
svcmi	0x00676552													
ldrbvs	r6	 [r3	 #-1638]!	"; 0xfffff99a"										
eoreq	r2	 r9	 r4	 ror r9										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
ldmdami	r4	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 lr}^				
strbmi	r5	 [lr	 #-581]	"; 0xfffffdbb"										
svcpl	0x00305f54													
strbpl	r4	 [r5]	 #-3653	"; 0xfffff1bb"										
movtmi	r5	 #50015	"; 0xc35f"											
eorscc	r5	 r1	 r2	 asr pc										
subpl	r4	 r2	 r0	 lsr sp										
stmdbmi	r4	 {r0	 r1	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
strcc	r3	 [r0	 #-342]!	"; 0xfffffeaa"										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r6	 r7	 asr #30										
svcpl	0x00444953													
mrrcmi	13	4	 r4	 r0	 cr9									
cdpmi	13	4	 cr4	 cr5	 cr5	 {2}								
svcpl	0x00524554													
blmi	14d8438 <__undef_stack+0x13c6478>													
ldmdavc	r0!	 {r5	 fp	 sp}										
stccc	6	 cr4	 [r0]	 #-280	"; 0xfffffee8"									
subpl	r2	 r6	 ip	 lsr r0										
svcpl	0x00444953													
mrrcmi	13	4	 r4	 r0	 cr9									
cdpmi	13	4	 cr4	 cr5	 cr5	 {2}								
svcpl	0x00524554													
ldmdbcs	r4	 {r1	 r6	 r8	 fp	 lr}^								
cmpmi	r0	 r0	 lsl #16											
ldrbpl	r5	 [r8]	 #-3922	"; 0xfffff0ae"										
cmppl	r0	 #84	6	"; 0x50000001"										
ldmdbmi	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 ip	 sp}^	"; <UNPREDICTABLE>"			
subscs	r5	 r2	 lr	 asr #8										
svcpl	0x00535058													
subcc	r5	 r3	 r4	 asr r4										
ldmdbmi	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 ip	 sp}^	"; <UNPREDICTABLE>"			
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
cmpmi	r7	 #68	"; 0x44"											
svcpl	0x00524148													
subscs	r4	 r8	 sp	 asr #2										
cmpmi	r7	 #380	"; 0x17c"											
svcpl	0x00524148													
svcpl	0x0058414d													
cmnvc	r9	 #95	"; 0x5f"											
ldrbvs	r7	 [r0	 #-117]!	"; 0xffffff8b"										
svcpl	0x005f2872													
stmdacs	r0!	 {r0	 r1	 r5	 r6	 r8	 fp	 sp}						
cmpvs	pc	 #40	30	"; 0xa0"										
ldrbvs	r7	 [r0	 #-2420]!	"; 0xfffff68c"										
svcvs	0x006f6c5f													
ldmdacs	r0!	 {r0	 r1	 r3	 r5	 r6	 r8	 sl	 ip	 sp	 lr}^			
stmdbcs	r3!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
ldrbpl	r2	 [pc	 #-2086]	"; 7762 <SLCRlockKey+0xe7>"										
stmdbcs	ip	 {r2	 r3	 r4	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^		
svcpl	0x003d3d29													
stmdapl	r0	 {r0	 r2	 r4	 r6	 r8	 fp	 sp}						
mrcmi	4	2	 r5	 cr15	 cr3	 {2}								
svcpl	0x00444e41													
ldrbpl	r4	 [r2]	 #-336	"; 0xfffffeb0"										
strbpl	r4	 [pc]	 #-3679	"; 7fa4 <SLCRlockKey+0x929>"										
subspl	r5	 r5	 pc	 asr r3										
ldrbpl	r4	 [r2]	 #-3920	"; 0xfffff0b0"										
teqcc	r0	 r5	 asr #8											
cfldrsmi	mvf3	 [r4]	 #-208	"; 0xffffff30"										
cmpmi	r4	 #0	16											
		"; <UNDEFINED> instruction: 0x5645445f"												
svcpl	0x00454349													
strbmi	r4	 [sp	 #-2388]	"; 0xfffff6ac"										
svcmi	0x00435f52													
subscs	r4	 r4	 r5	 asr lr										
mcrrmi	0,00E+00	3	 r0	 r3	 cr2									
svcpl	0x004b434f													
cmpmi	r3	 r4	 asr #18											
strbpl	r4	 [pc	 -ip	 asr #24]										
eorcc	r4	 r0	 r5	 asr #8										
subsvs	r5	 pc	 #0	30										
strbtvs	r7	 [lr]	 #-1391	"; 0xfffffa91"										
eoreq	r6	 r0	 r5	 ror #8										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
		"; <UNDEFINED> instruction: 0x56455f35"												
svcpl	0x00544e45													
ldrbmi	r5	 [r0	 #-2388]	"; 0xfffff6ac"										
mcrrmi	3	5	 r5	 r5	 cr15									
cmncc	r0	 r0	 lsr #4											
eorcc	r2	 r0	 r5	 lsr ip										
eorcc	r2	 r5	 ip	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
teqvs	r0	 #14592	"; 0x3900"											
eorcs	r3	 ip	 r1	 lsr r3										
svcpl	0x00002231													
cmnvs	r3	 pc	 asr r3											
stmdbvs	ip!	 {r1	 r2	 r3	 r5	 r6	 r9	 sl	 sp	 lr}^				
strtvs	r6	 [r8]	 -fp	 ror #10										
rsbvc	r7	 r1	 #1828716544	"; 0x6d000000"										
stmdbvs	r6!	 {r0	 r1	 r2	 r5	 r6	 sl	 fp	 sp}^					
		"; <UNDEFINED> instruction: 0x76747372"												
rsbvc	r7	 r1	 #268435462	"; 0x10000006"										
svcpl	0x00202967													
ldrbtvc	r6	 [r4]	 #-351	"; 0xfffffea1"										
strbvc	r6	 [r2	 #-2418]!	"; 0xfffff68e"										
svcpl	0x005f6574													
svcpl	0x005f2828													
ldclvs	15	 cr6	 [r2	 #-408]!	"; 0xfffffe68"									
svcpl	0x005f7461													
svcpl	0x005f2820													
mcrvs	3	3	 r6	 cr1	 cr3	 {3}								
mrrccs	15	6	 r5	 pc	 cr6	"; <UNPREDICTABLE>"								
strbtvc	r6	 [sp]	 #-1568	"; 0xfffff9e0"										
sfmcs	f7	2	 [r7]	 #-388	"; 0xfffffe7c"									
rsbvc	r6	 r9	 #32	12	"; 0x2000000"									
cmnvs	r6	 r3	 ror r4											
		"; <UNDEFINED> instruction: 0x67726172"												
eoreq	r2	 r9	 r9	 lsr #18										
strbpl	r5	 [r3	 #-856]	"; 0xfffffca8"										
svcpl	0x00434947													
svcpl	0x00495050													
svcpl	0x00373043													
blmi	14d85c4 <__undef_stack+0x13c6604>													
rsbscc	r3	 r8	 r0	 lsr #32										
eorscc	r3	 r0	 r0	 lsr r0										
eorseq	r3	 r0	 r0	 lsr r8										
subpl	r5	 r1	 #88	"; 0x58"										
ldmdbmi	r8	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 lr}^					
cmpmi	r5	 pc	 asr r1											
subspl	r5	 r3	 r4	 asr #30										
svcpl	0x00305f49													
stmdami	r7	 {r3	 r6	 r8	 fp	 lr}^								
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbtcc	r3	 [r8]	 #-32	"; 0xffffffe0"										
		"; <UNDEFINED> instruction: 0x46304531"												
subeq	r4	 r6	 r6	 asr #12										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
strbpl	r5	 [sp	 #-95]	"; 0xffffffa1"										
subspl	r3	 pc	 pc	 asr r0	"; <UNPREDICTABLE>"									
svcpl	0x0031554d													
stmdapl	r1	 {r0	 r1	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
cmpmi	r2	 r9	 asr #30											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
eorcc	r5	 r0	 r4	 asr #4										
ldmdacc	r8!	 {r3	 r4	 r5	 r6	 r9	 sl	 lr}						
eorscc	r3	 r0	 r9	 lsr r3										
subspl	r0	 r8	 #48	"; 0x30"										
ldrbmi	r4	 [pc]	 -r5	 asr #14										
subpl	r5	 r3	 #80	6	"; 0x40000001"									
subsmi	r4	 pc	 #1520	"; 0x5f0"										
stmdacs	r0!	 {r0	 r3	 r6	 sl	 ip	 lr}							
ldccc	0	 cr2	 [ip]	 #-196	"; 0xffffff3c"									
ldmdbcs	r1!	 {r5	 r8	 r9	 ip	 sp}								
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 ip	 lr}^			
cmpmi	r2	 pc	 asr r4											
strbmi	r5	 [r6	 #-846]	"; 0xfffffcb2"										
svcmi	0x00445f52													
teqcc	r0	 lr	 asr #10											
eorseq	r3	 r2	 r1	 lsr r5										
subpl	r5	 r1	 #88	"; 0x58"										
stclmi	8,00E+00	 cr5	 [r5	 #-380]	"; 0xfffffe84"									
cmppl	r0	 #67108865	"; 0x4000001"											
ldrbmi	r3	 [pc	 #-95]	"; 80d9 <SLCRlockKey+0xa5e>"										
svcpl	0x0054454e													
subpl	r4	 r3	 #21248	"; 0x5300"										
ldfmis	f3	 [r0	 #-380]!	"; 0xfffffe84"										
svcpl	0x00737062													
subscc	r4	 r6	 r4	 asr #18										
stmdapl	r0	 {r5	 fp	 ip	 sp}									
cmppl	pc	 #1392508928	"; 0x53000000"											
svcpl	0x00444e45													
svcmi	0x00525245													
ldmdacc	r2!	 {r1	 r4	 r6	 sp}									
svcpl	0x005f004c													
cmpvs	pc	 #-2147483619	"; 0x8000001d"											
ldmdacs	r9!	 {r0	 r1	 r2	 r3	 r5	 r6	 ip	 sp	 lr}^				
ldmdbcs	r3!	 {r2	 r5	 r6	 sl	 fp	 sp}^							
subsvs	r5	 pc	 #32	30	"; 0x80"									
strbtvc	r6	 [ip]	 #-2421	"; 0xfffff68b"										
ldrbvc	r6	 [pc]	 -r9	 ror #28										
svcvs	0x00635f61													
strtvs	r7	 [r8]	 #-2416	"; 0xfffff690"										
eoreq	r7	 r9	 ip	 lsr #6										
rsbvc	r5	 sp	 #88	8	"; 0x58000000"									
svcpl	0x00727443													
cmnmi	r4	 #348127232	"; 0x14c00000"											
rsbsvc	r6	 r4	 #1776	"; 0x6f0"										
ldrbvc	r6	 [r3]	 #-3183	"; 0xfffff391"										
cmnvc	r5	 #1627389952	"; 0x61000000"											
stmdacs	r7!	 {r1	 r4	 r6	 r8	 sl	 sp	 lr}^						
ldrbvs	r6	 [r3	 #-322]!	"; 0xfffffebe"										
rsbvc	r6	 r4	 #1090519040	"; 0x41000000"										
ldclcs	3	 cr7	 [r3]	 #-404	"; 0xfffffe6c"									
cmnmi	r2	 #84	26	"; 0x1500"										
strbvc	r7	 [lr	 #-628]	"; 0xfffffd8c"										
rsbvc	r6	 r5	 #-805306362	"; 0xd0000006"										
strbvs	r5	 [r5	 -ip	 lsr #4]!										
ldrbvs	r7	 [r4	 #-873]!	"; 0xfffffc97"										
stclvs	6	 cr5	 [r1]	 #-456	"; 0xfffffe38"									
eorcs	r6	 r9	 r5	 ror r5										
rsbvc	r5	 sp	 #88	8	"; 0x58000000"									
svcpl	0x00727443													
strbtvc	r7	 [r9]	 #-599	"; 0xfffffda9"										
strbvs	r5	 [r5	 -r5	 ror #4]!										
cmpvs	r2	 r8	 lsr #16											
strbvs	r6	 [r1]	 #-1395	"; 0xfffffa8d"										
cmnvc	r5	 #100	4	"; 0x40000006"										
eorcs	r2	 ip	 r3	 ror r9										
rsbvc	r5	 sp	 #40	8	"; 0x28000000"									
cdpmi	4	7	 cr7	 cr2	 cr3	 {2}								
strbvs	r6	 [r2	 #-3445]!	"; 0xfffff28b"										
eorcs	r2	 ip	 r2	 ror r9										
svcpl	0x00435458													
subspl	r4	 r3	 #84	6	"; 0x50000001"									
		"; <UNDEFINED> instruction: 0x46464f5f"												
cfldr64cs	mvdx4	 [r4]	 {83}	"; 0x53"										
ldrbvs	r2	 [r2	 #-2080]	"; 0xfffff7e0"										
ldrbtvc	r6	 [r3]	 #-2407	"; 0xfffff699"										
cmpvs	r6	 r5	 ror #4											
stmdbcs	r5!	 {r2	 r3	 r5	 r6	 r8	 sl	 ip	 sp	 lr}^				
svcpl	0x005f0029													
cmpmi	r5	 #1136	"; 0x470"											
svcpl	0x0041565f													
ldrbpl	r4	 [r3]	 #-2380	"; 0xfffff6b4"										
stclmi	3	 cr4	 [pc	 #-380]	"; 80b4 <SLCRlockKey+0xa39>"									
ldmdbmi	r4	 {r4	 r6	 r8	 lr}^									
stmdbmi	ip	 {r1	 r6	 r8	 fp	 lr}^								
teqcc	r0	 r4	 asr r9											
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
cmpmi	pc	 #205520896	"; 0xc400000"											
strbmi	r4	 [r8	 #-833]	"; 0xfffffcbf"										
bpl	125cfcc <__undef_stack+0x114b00c>													
ldrbmi	r5	 [r3	 #-3909]	"; 0xfffff0bb"										
eorvc	r2	 r2	 ip	 asr #32										
eorcs	r3	 ip	 r1	 lsr r5										
strcs	r2	 [r0	 #-3122]!	"; 0xfffff3ce"										
eorcs	r2	 r0	 r0	 lsr ip										
eorcs	r3	 ip	 r3	 rrx										
ldccs	3	 cr6	 [r0]	 #-128	"; 0xffffff80"									
eoreq	r3	 r2	 r0	 lsr #32										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmppl	r0	 #99614720	"; 0x5f00000"											
subspl	r5	 pc	 #805306372	"; 0x30000004"										
strbmi	r5	 [lr]	 #-1359	"; 0xfffffab1"										
bpl	13dd400 <__undef_stack+0x12cb440>													
subcs	r5	 pc	 r5	 asr #4										
stccc	3	 cr3	 [r0]	 #-160	"; 0xffffff60"									
eorscc	r2	 r2	 #60	"; 0x3c"										
subspl	r0	 r8	 #41	"; 0x29"										
ldrbmi	r4	 [pc]	 -r5	 asr #14										
subpl	r5	 r3	 #80	6	"; 0x40000001"									
subsmi	r4	 pc	 #2080374785	"; 0x7c000001"										
stmdacs	r0!	 {r0	 r3	 r6	 sl	 ip	 lr}							
ldccc	0,00E+00	 cr2	 [ip]	 #-196	"; 0xffffff3c"									
ldmdbcs	r9!	 {r5	 r9	 ip	 sp}									
rsbsvc	r6	 r3	 r0	 lsl #18										
strbtvc	r6	 [lr]	 #-2418	"; 0xfffff68e"										
cmpvs	pc	 #40	30	"; 0xa0"										
svcpl	0x00282029													
ldmdbvc	r4!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sp	 lr}^			
cfldr64vs	mvdx6	 [pc]	 {112}	"; 0x70"										
strbvc	r6	 [fp	 #-3951]!	"; 0xfffff091"										
svcpl	0x005f2870													
stmdacs	r6!	 {r0	 r1	 r5	 r6	 r8	 fp	 sp}						
svcpl	0x007c505f													
mrrcmi	12	5	 r7	 pc	 cr5	"; <UNPREDICTABLE>"								
mcrrvc	1,50E+01	7	 r5	 lr	 cr12									
stmdbcs	r9!	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 lr}					
cmpmi	r0	 r0	 lsl #16											
cmppl	r8	 r2	 asr pc											
subpl	r5	 r9	 r3	 asr r0										
svcpl	0x00305f53													
strbmi	r4	 [lr	 #-2380]	"; 0xfffff6b4"										
subsmi	r5	 pc	 #268435460	"; 0x10000004"										
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
svcpl	0x00535058													
ldmdbmi	r0	 {r0	 r4	 r6	 r8	 r9	 ip	 lr}^						
mcrmi	12	2	 r4	 cr9	 cr15	 {2}								
svcpl	0x00524145													
ldrbmi	r4	 [r3	 #-322]	"; 0xfffffebe"										
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
cmpmi	r0	 r0	 lsl #16											
ldrbpl	r5	 [r8]	 #-3922	"; 0xfffff0ae"										
cmppl	r0	 #84	6	"; 0x50000001"										
ldmdbmi	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 sp}^	"; <UNPREDICTABLE>"				
subscs	r5	 r2	 lr	 asr #8										
svcpl	0x00535058													
subcc	r5	 r3	 r4	 asr r4										
ldmdbmi	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 sp}^	"; <UNPREDICTABLE>"				
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
subspl	r0	 r8	 #68	"; 0x44"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
svcpl	0x00495250													
svcpl	0x004d454d													
cmpmi	sp	 r2	 asr r5											
eorvc	r2	 r2	 r0	 asr r0										
eorcs	r3	 ip	 r1	 lsr r5										
strcs	r2	 [r0	 #-3120]!	"; 0xfffff3d0"										
teqvs	r0	 #48	24	"; 0x3000"										
eorcs	r3	 ip	 r1	 lsr r0										
ldccs	3	 cr6	 [r2]	 #-128	"; 0xffffff80"									
eoreq	r3	 r2	 r0	 lsr #32										
mcrmi	15	2	 r5	 cr7	 cr15	 {2}								
stmdbmi	ip	 {r0	 r2	 r4	 r6	 r8	 r9	 lr}^						
cfldr64mi	mvdx4	 [pc	 #-300]	"; 8250 <SLCRlockKey+0xbd5>"										
svcpl	0x00485441													
cfstr64mi	mvdx5	 [r9]	 {66}	"; 0x42"										
svcpl	0x004e4954													
svcmi	0x004c4552													
eoreq	r5	 r0	 r0	 asr r3										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
mcrmi	1,50E+01	2	 r5	 cr9	 cr5	 {1}								
		"; <UNDEFINED> instruction: 0x465f5453"												
strbpl	r5	 [ip]	 #-1345	"; 0xfffffabf"										
strbmi	r4	 [r4]	 #-351	"; 0xfffffea1"										
cmppl	r3	 #343932928	"; 0x14800000"											
cmncc	r0	 r0	 lsr #4											
eorcc	r2	 r0	 r5	 lsr ip										
eorcc	r2	 r5	 ip	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
eorcs	r2	 r0	 r6	 lsr ip										
eorcs	r3	 ip	 r3	 rrx										
stmdapl	r0	 {r1	 r4	 r5	 r9	 sp}								
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
subpl	r5	 r5	 #95	"; 0x5f"										
svcmi	0x004d5f46													
svcmi	0x0054494e													
svcmi	0x00435f52													
subscs	r4	 r4	 r5	 asr lr										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
stmdbcc	r3!	 {r5	 sp}^											
cmncc	r3	 ip	 lsr #32											
eorcc	r2	 r0	 #13056	"; 0x3300"										
cdpmi	0	4	 cr0	 cr9	 cr2	 {1}								
strbmi	r5	 [ip	 #-3924]	"; 0xfffff0ac"										
ldrbcc	r5	 [r4]	 -r1	 asr #6										
stmdbmi	sp	 {r2	 r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^				
stccs	0	 cr2	 [r8	 #-312]!	"; 0xfffffec8"									
teqcc	r2	 #-1879048189	"; 0x90000003"											
eorscc	r3	 r2	 r3	 lsr r7										
ldrcc	r3	 [r8	 #-1587]!	"; 0xfffff9cd"										
ldrcc	r3	 [r7	 #-1844]!	"; 0xfffff8cc"										
ldcmi	0	 cr3	 [r7]	 #-224	"; 0xffffff20"									
ldcmi	13	 cr2	 [r1]	 #-304	"; 0xfffffed0"									
stmdapl	r0	 {r2	 r3	 r6	 r8	 fp	 sp}							
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
strbmi	r4	 [ip	 #-863]	"; 0xfffffca1"										
ldmdbmi	pc	 {r0	 r6	 r9	 sl	 fp	 lr}^	"; <UNPREDICTABLE>"						
mcrrmi	6	4	 r5	 r1	 cr14									
svcpl	0x0043445f													
strbmi	r4	 [lr	 #-2380]	"; 0xfffff6b4"										
cmpmi	r6	 pc	 asr sp											
movtmi	r5	 #61535	"; 0xf05f"											
cmncc	r0	 r0	 lsr #4											
eorcc	r2	 r0	 r5	 lsr ip										
eorcc	r2	 r5	 ip	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
teqvs	r0	 #14080	"; 0x3700"											
eorcs	r3	 ip	 r1	 lsr r4										
svcpl	0x00002231													
ldmdbmi	r3	 {r0	 r1	 r2	 r3	 r4	 r6	 fp	 ip	 lr}^				
movtpl	r5	 #38495	"; 0x965f"											
strbmi	r4	 [ip	 #-585]	"; 0xfffffdb7"										
eorscc	r3	 r0	 r0	 lsr #14										
cmppl	r0	 #0	16											
subpl	r5	 pc	 pc	 asr r4	"; <UNPREDICTABLE>"									
cmppl	r5	 #-268435451	"; 0xf0000005"											
smlsldmi	r4	 r6	 pc	 r3	"; <UNPREDICTABLE>"									
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
eorscc	r3	 r9	 r6	 asr #16										
eorscc	r3	 r0	 r0	 lsr r0										
cmppl	r0	 #0	16											
subpl	r4	 pc	 #2080374785	"; 0x7c000001"										
cmpmi	r0	 r5	 asr #30											
ldmdbpl	r4	 {r1	 r4	 r6	 r8	 fp	 lr}^							
mcrmi	15	2	 r5	 cr9	 cr0	 {1}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
eorseq	r3	 r2	 r0	 lsr #6										
svcpl	0x00435458													
ldrbpl	r4	 [r0]	 #-323	"; 0xfffffebd"										
svcpl	0x00455255													
strbmi	r4	 [r4	 #-3917]	"; 0xfffff0b3"										
ldrbpl	r4	 [r0]	 #-3935	"; 0xfffff0a1"										
subcs	r4	 lr	 r9	 asr #30										
eorscc	r7	 r0	 r0	 lsr r8										
eorscc	r3	 r0	 r0	 lsr r0										
mrrcmi	0	3	 r3	 r5	 cr1									
cmpmi	r0	 r0	 lsl #16											
stmdapl	r1	 {r1	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
ldmdbmi	r4	 {r0	 r3	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
svcpl	0x0052454d													
mcrrmi	15	3	 r5	 r3	 cr0									
svcpl	0x004b434f													
cmppl	r5	 r6	 asr #4											
subscs	r4	 sl	 pc	 asr r8										
eorscc	r3	 r0	 r1	 lsr r0										
eorscc	r3	 r0	 r0	 lsr r0										
subspl	r0	 r8	 r0	 lsr r0										
cmpmi	pc	 #268435460	"; 0x10000004"											
cmpmi	pc	 #80	10	"; 0x14000000"										
ldrbmi	r5	 [r4	 #-591]	"; 0xfffffdb1"										
svcpl	0x00394158													
subpl	r5	 r3	 r0	 lsr pc										
mcrrmi	15	5	 r5	 r3	 cr5									
subpl	r5	 r6	 #300	"; 0x12c"										
ldmdami	pc	 {r0	 r2	 r6	 r8	 ip	 lr}^	"; <UNPREDICTABLE>"						
		"; <UNDEFINED> instruction: 0x3636205a"												
		"; <UNDEFINED> instruction: 0x36363636"												
eorseq	r3	 r7	 r6	 lsr r8										
movtpl	r4	 #57695	"; 0xe15f"											
ldrbpl	r5	 [r3]	 #-3913	"; 0xfffff0b7"										
ldrbmi	r4	 [r2	 -r4	 asr #2]										
subscs	r4	 pc	 pc	 asr r8	"; <UNPREDICTABLE>"									
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 fp	 lr}^				
subpl	r5	 r9	 r6	 asr #30										
cmpmi	r4	 pc	 asr r3											
svcpl	0x00535554													
svcmi	0x00525245													
teqcc	r5	 #82	"; 0x52"											
stmdapl	r0	 {r1	 r2	 r4	 r5	 sl	 fp	 lr}						
cmppl	pc	 #80	6	"; 0x40000001"										
svcpl	0x00304950													
svcpl	0x00544e49													
strcc	r4	 [r0	 #-1097]!	"; 0xfffffbb7"										
subspl	r0	 r8	 #56	"; 0x38"										
cmpmi	pc	 #18087936	"; 0x1140000"											
stmdacc	r0!	 {r4	 r6	 fp	 ip	 sp}								
cmppl	r0	 #0	16											
subpl	r5	 r1	 #95	"; 0x5f"										
ldrbpl	r4	 [r2]	 #-3920	"; 0xfffff0b0"										
cmpmi	r2	 r0	 lsr pc											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
eorcc	r5	 r0	 r4	 asr #4										
eorscc	r4	 r2	 r8	 ror r5										
eorscc	r3	 r0	 r0	 lsr r0										
subspl	r0	 r8	 r0	 lsr r0										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
subpl	r4	 r1	 r4	 asr #26										
svcpl	0x00305f53													
ldfmie	f4	 [r5]	 {70}	"; 0x46"										
mcrmi	15	2	 r5	 cr9	 cr4	 {2}								
stmdapl	r0!	 {r2	 r4	 r6	 r9	 ip	 lr}							
ldrbmi	r5	 [pc]	 #-848	"; 85c4 <SLCRlockKey+0xf49>"										
svcpl	0x0030414d													
subpl	r4	 pc	 #268435460	"; 0x10000004"										
mcrmi	15	2	 r5	 cr9	 cr4	 {2}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
cmpvs	r3	 #0	16											
cfstrdvs	mvd5	 [r9	 #-468]!	"; 0xfffffe2c"										
subspl	r7	 pc	 #1342177286	"; 0x50000006"										
cmnvs	r4	 r5	 ror #6											
ldmdbvs	r4	 {r1	 r4	 r5	 r6	 sl	 ip	 sp	 lr}^					
ldmdacs	r2!	 {r0	 r2	 r3	 r5	 r6	 r8	 sl	 sp	 lr}^				
ldrbtvc	r6	 [r3]	 #-3657	"; 0xfffff1b7"										
strbvs	r6	 [r3	 #-3681]!	"; 0xfffff19f"										
ldmdbcs	r2!	 {r4	 r6	 sl	 ip	 sp	 lr}^							
cmpvs	r3	 #32	16	"; 0x200000"										
cfstrdvs	mvd5	 [r9	 #-468]!	"; 0xfffffe2c"										
lfmmi	f7	2	 [pc]	 {101}	"; 0x65"									
strbtpl	r6	 [r4]	 #-367	"; 0xfffffe91"										
rsbvc	r6	 r5	 #6720	"; 0x1a40"										
cmnvc	lr	 #40	18	"; 0xa0000"										
cmnvs	lr	 #116	2											
rsbsvc	r5	 r4	 #101	"; 0x65"										
cmppl	r8	 #44	"; 0x2c"											
ldmdbvs	r4	 {r0	 r1	 r5	 r6	 r8	 sl	 ip	 sp	 lr}^				
svcpl	0x0072656d													
strbtvs	r6	 [r1]	 #-1362	"; 0xfffffaae"										
stmdacs	r7!	 {r1	 r4	 r6	 r8	 sl	 sp	 lr}^						
cmnvc	lr	 #40	18	"; 0xa0000"										
cmnvs	lr	 #116	2											
rsbsvc	r5	 r4	 #101	"; 0x65"										
teqmi	lr	 #2624	"; 0xa40"											
stmdbvs	r6!	 {r0	 r1	 r2	 r3	 r5	 r6	 r9	 sl	 fp	 sp	 lr}^		
cmpvs	r2	 r7	 ror #28											
strbvs	r6	 [r1]	 #-1395	"; 0xfffffa8d"										
eorcs	r7	 ip	 r4	 ror #4										
strbpl	r5	 [r3	 #-856]	"; 0xfffffca8"										
strbmi	r4	 [sp	 #-2388]	"; 0xfffff6ac"										
svcmi	0x004c5f52													
svcmi	0x005f4441													
ldrbmi	r4	 [r3	 #-1606]	"; 0xfffff9ba"										
eoreq	r2	 r9	 r4	 asr r9										
svcpl	0x006c6958													
rsbvs	r6	 r1	 #1104	"; 0x450"										
strbvs	r6	 [lr	 #-1388]	"; 0xfffffa94"										
strbtvs	r7	 [r5]	 #-1139	"; 0xfffffb8d"										
ldrbvs	r6	 [r4	 #-3657]!	"; 0xfffff1b7"										
rsbsvc	r7	 r5	 r2	 ror r2										
stmdbcs	r8!	 {r2	 r4	 r5	 r6	 r8	 r9	 ip	 sp	 lr}				
cmpvs	pc	 r0	 lsr #30											
svcpl	0x005f6d73													
ldrbvc	r5	 [pc]	 -r0	 lsr #30										
strbtvc	r6	 [r1]	 #-3183	"; 0xfffff391"										
svcpl	0x00656c69													
eorcs	r2	 r8	 #95	"; 0x5f"										
rsbscs	r7	 r3	 sp	 ror #4										
eorcs	r2	 r0	 r0	 lsr #32										
eorcs	r7	 ip	 ip	 ror #4										
rsbsvc	r7	 r3	 #115	"; 0x73"										
eorscs	r2	 fp	 r2	 lsr #18										
cmnvc	r1	 #380	"; 0x17c"											
subscs	r5	 pc	 sp	 ror #30										
svcvs	0x00765f5f													
ldmdbvs	r4!	 {r2	 r3	 r5	 r6	 r8	 sp	 lr}^						
svcpl	0x005f656c													
teqvc	r2	 #32	16	"; 0x200000"										
strbtvs	r6	 [r6]	 #-3444	"; 0xfffff28c"										
teqvc	r0	 #32												
eorcs	r2	 ip	 r0	 ror r1										
ldclvc	12	 cr6	 [r2	 #-492]!	"; 0xfffffe14"									
eorscs	r2	 fp	 r2	 lsr #18										
cmnvc	r1	 #380	"; 0x17c"											
subscs	r5	 pc	 sp	 ror #30										
svcvs	0x00765f5f													
ldmdbvs	r4!	 {r2	 r3	 r5	 r6	 r8	 sp	 lr}^						
svcpl	0x005f656c													
stcvs	8	 cr2	 [r2	 #-128]!	"; 0xffffff80"									
eorcs	r7	 r0	 r3	 ror r2										
teqvs	r0	 #32												
svcpl	0x00727370													
teqcs	r0	 #25344	"; 0x6300"											
		"; <UNDEFINED> instruction: 0x46317830"												
eorscs	r2	 fp	 r2	 lsr #18										
cmnvc	r1	 #380	"; 0x17c"											
subscs	r5	 pc	 sp	 ror #30										
svcvs	0x00765f5f													
ldmdbvs	r4!	 {r2	 r3	 r5	 r6	 r8	 sp	 lr}^						
svcpl	0x005f656c													
teqvc	r2	 #32	16	"; 0x200000"										
strbtvs	r6	 [r6]	 #-3444	"; 0xfffff28c"										
teqvc	r0	 #32												
eorcs	r2	 ip	 r0	 ror r1										
ldclvc	12	 cr6	 [r2	 #-492]!	"; 0xfffffe14"									
eorseq	r2	 fp	 r2	 lsr #18										
svcpl	0x0041565f													
ldrbpl	r4	 [r3]	 #-2380	"; 0xfffff6b4"										
stmdapl	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 sp}						
svcpl	0x00524150													
svcpl	0x00375350													
svcpl	0x00425355													
cmpmi	r2	 r0	 lsr pc											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
eorcc	r5	 r0	 r4	 asr #4										
eorscc	r4	 r0	 r8	 ror r5										
eorscc	r3	 r0	 r0	 lsr r2										
subspl	r0	 r8	 r0	 lsr r0										
subspl	r5	 pc	 r1	 asr #4										
ldmdapl	pc	 {r0	 r1	 r4	 r6	 r8	 r9	 sl	 ip	 sp}^	"; <UNPREDICTABLE>"			
svcpl	0x00434441													
mcrmi	15	2	 r5	 cr9	 cr0	 {1}								
stmdapl	r0!	 {r2	 r4	 r6	 r9	 ip	 lr}							
cmppl	pc	 #80	6	"; 0x40000001"										
svcmi	0x004d5359													
cdpmi	15	4	 cr5	 cr9	 cr14	 {2}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r7	 r7	 asr #30										
eorvc	r3	 r0	 #1207959553	"; 0x48000001"										
subspl	r0	 r8	 r3	 lsr r0										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
ldmdbmi	r0	 {r0	 r4	 r6	 r8	 r9	 ip	 lr}^						
subscc	r5	 pc	 r0	 asr r3	"; <UNPREDICTABLE>"									
subspl	r5	 r3	 pc	 asr r1										
svcmi	0x004d5f49													
eorcc	r4	 r0	 r4	 asr #10										
cmpmi	r0	 r0	 lsl #16											
cmppl	r8	 #328	"; 0x148"											
svcpl	0x00535044													
cmpmi	r2	 r0	 lsr pc											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
eorcc	r5	 r0	 r4	 asr #4										
teqcc	r0	 r8	 ror r5											
eorscc	r3	 r0	 r0	 lsr r0										
subspl	r0	 r8	 r0	 lsr r0										
subspl	r5	 pc	 r1	 asr #4										
ldrbpl	r3	 [pc]	 #-1875	"; 87dc <SLCRlockKey+0x1161>"										
cmpcc	pc	 r4	 asr r3	"; <UNPREDICTABLE>"										
		"; <UNDEFINED> instruction: 0x5645445f"												
svcpl	0x00454349													
teqcc	r0	 r9	 asr #8											
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
ldmdbmi	pc	 {r0	 r4	 r5	 r8	 sl	 ip	 sp}^	"; <UNPREDICTABLE>"					
svcpl	0x0054534e													
strbpl	r4	 [r1]	 #-1350	"; 0xfffffaba"										
svcpl	0x00455255													
eorvc	r2	 r2	 r1	 lsr r0										
eorcs	r3	 ip	 r1	 lsr r5										
strcs	r2	 [r0	 #-3120]!	"; 0xfffff3d0"										
eorcs	r2	 r0	 r0	 lsr ip										
eorcs	r3	 ip	 r3	 rrx										
ldccs	3	 cr6	 [r2]	 #-128	"; 0xffffff80"									
eoreq	r3	 r2	 r0	 lsr #2										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
subspl	r4	 r0	 #24903680	"; 0x17c0000"										
eorvc	r3	 r0	 #1073741836	"; 0x4000000c"										
stmdapl	r0	 {r0	 r4	 r5	 r8	 ip	 sp}							
svcpl	0x00474552													
ldrbpl	r4	 [r2]	 #-3907	"; 0xfffff0bd"										
stmdbcc	r1	 {r0	 r2	 r6	 fp	 ip	 lr}^							
eoreq	r4	 r0	 pc	 asr r8										
strbpl	r5	 [r3	 #-856]	"; 0xfffffca8"										
svcpl	0x00434947													
subspl	r4	 r4	 #1072	"; 0x430"										
subpl	r5	 r2	 pc	 asr r3										
cmpmi	sp	 r2	 asr pc											
eorcc	r4	 r0	 r3	 asr fp										
eorscc	r3	 r0	 r8	 ror r0										
teqcc	r0	 r0	 lsr r0											
subspl	r0	 r8	 r0	 lsr r0										
stclmi	15	 cr5	 [r4	 #-332]	"; 0xfffffeb4"									
svcpl	0x00304341													
svcpl	0x004e4f4e													
svcpl	0x00434553													
ldrbmi	r4	 [r3	 #-322]	"; 0xfffffebe"										
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbtmi	r3	 [r8]	 -r0	 lsr #32										
ldrtcc	r3	 [r0]	 #-56	"; 0xffffffc8"										
eorseq	r3	 r0	 r0	 lsr r0										
svcpl	0x00535058													
cmpmi	r7	 r6	 asr #32											
mcrmi	15	2	 r5	 cr9	 cr3	 {1}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
eorseq	r3	 r4	 r0	 lsr #12										
subpl	r5	 r1	 #88	"; 0x58"										
svcmi	0x004c475f													
svcpl	0x004c4142													
svcpl	0x00524d54													
ldmdbmi	r6	 {r2	 r6	 r8	 sl	 lr}^								
ldmdbmi	pc	 {r0	 r1	 r6	 r8	 sl	 lr}^	"; <UNPREDICTABLE>"						
eorseq	r2	 r0	 r4	 asr #32										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
strbpl	r5	 [r3	 #-863]	"; 0xfffffca1"										
svcpl	0x00305f43													
stmdapl	r1	 {r0	 r1	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
cmpmi	r2	 r9	 asr #30											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
eorcc	r5	 r0	 r4	 asr #4										
		"; <UNDEFINED> instruction: 0x46384678"												
eorscc	r3	 r0	 r0	 lsr r0										
mcrrmi	0	3	 r0	 r3	 cr0									
svcpl	0x004b434f													
svcmi	0x004c4c41													
subcs	r4	 r4	 r7	 asr r5										
cmppl	r8	 #49	"; 0x31"											
ldmdbmi	r4	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
svcpl	0x0052454d													
stmdapl	r0	 {r3	 r6	 sp}										
svcpl	0x00474552													
subspl	r5	 r3	 #67	"; 0x43"										
subsmi	r4	 pc	 #1520	"; 0x5f0"										
eorcc	r5	 r0	 r9	 asr #8										
eorscc	r3	 r0	 r8	 ror r8										
eorscc	r3	 r0	 r0	 lsr r0										
subspl	r0	 r8	 #48	"; 0x30"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
cmpmi	r6	 r9	 asr #28											
ldrbpl	r5	 [r5]	 #-3916	"; 0xfffff0b4"										
lfmmi	f4	2	 [pc	 #-304]	"; 8800 <SLCRlockKey+0x1185>"									
cmpmi	pc	 r6	 asr r1	"; <UNPREDICTABLE>"										
subcs	r4	 r4	 r3	 asr r9										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
stmdacc	r3!	 {r5	 sp}^											
teqvs	r0	 #44	"; 0x2c"											
teqcc	r0	 #14080	"; 0x3700"											
subspl	r0	 r8	 r2	 lsr #32										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
ldrbpl	r4	 [r5]	 #-851	"; 0xfffffcad"										
subpl	r4	 r5	 #4672	"; 0x1240"										
ldrbmi	r3	 [pc]	 #-95	"; 8964 <SLCRlockKey+0x12e9>"										
movtmi	r5	 #38469	"; 0x9645"											
strbmi	r5	 [r9]	 #-3909	"; 0xfffff0bb"										
cmpmi	r0	 r0	 lsr #16											
cmppl	r0	 #328	"; 0x148"											
cmpmi	r3	 #55	30	"; 0xdc"										
cfstrdmi	mvd5	 [r9	 #-340]	"; 0xfffffeac"										
subscc	r5	 pc	 r5	 asr #4										
		"; <UNDEFINED> instruction: 0x5645445f"												
svcpl	0x00454349													
stmdapl	r0	 {r0	 r3	 r6	 sl	 lr}								
svcpl	0x00524150													
subpl	r5	 r1	 #88	10	"; 0x16000000"									
svcpl	0x00535054													
stmdbmi	r8	 {r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^					
strbmi	r4	 [r1]	 #-2119	"; 0xfffff7b9"										
eorcc	r5	 r0	 r4	 asr #4										
eorscc	r4	 r0	 r8	 ror r5										
		"; <UNDEFINED> instruction: 0x46463130"												
svcpl	0x005f0046													
svcpl	0x00746e69													
ldrbtvc	r6	 [r3]	 #-358	"; 0xfffffe9a"										
svcpl	0x00745f38													
stmdbvs	r6!	 {r2	 r5	 r6	 r8	 sl	 sp	 lr}^						
rsbcs	r6	 r4	 lr	 ror #10										
subspl	r0	 r8	 r1	 lsr r0										
ldrbpl	r5	 [r4]	 #-3923	"; 0xfffff0ad"										
subsmi	r3	 pc	 #67	"; 0x43"										
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
stmdacc	r6	 {r4	 r5	 fp	 ip	 sp	 lr}^							
eorscc	r3	 r1	 r0	 lsr r0										
stcvs	0	 cr3	 [r0]	 {48}	"; 0x30"									
stmdacs	r2!	 {r2	 r5	 r6	 r9	 ip	 sp	 lr}^						
ldmdbcs	r2!	 {r0	 r5	 r6	 sl	 sp	 lr}^							
ldrbvc	r2	 [fp	 #-2080]!	"; 0xfffff7e0"										
strbvs	r7	 [r9	 -lr	 ror #6]!										
rsbcs	r6	 r4	 lr	 ror #10										
rsbvc	r6	 r1	 #6488064	"; 0x630000"										
cmnvs	r6	 r0	 lsr #4											
svcpl	0x00203b6c													
ldfvse	f6	 [r3	 #-380]!	"; 0xfffffe84"										
svcpl	0x00205f5f													
stclvs	6	 cr7	 [pc]	 #-380	"; 8894 <SLCRlockKey+0x1219>"									
cfstrdvs	mvd7	 [r9]	 #-388	"; 0xfffffe7c"										
ldmdacs	pc	 {r0	 r2	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"		
strbtvs	r2	 [ip]	 #-544	"; 0xfffffde0"										
strcs	r6	 [r9	 #-626]	"; 0xfffffd8e"										
ldrbcs	r2	 [fp	 #-3120]	"; 0xfffff3d0"										
eorcs	r5	 r2	 r1	 lsr sp										
stccc	0	 cr2	 [r2	 #-232]!	"; 0xffffff18"									
stmdacs	r0!	 {r1	 r4	 r5	 r6	 r9	 sp}							
stclvs	6	 cr7	 [r1]	 #-456	"; 0xfffffe38"									
eorscs	r2	 sl	 r9	 lsr #32										
eorcs	r7	 r2	 r2	 lsr #4										
rsbvc	r6	 r4	 #40	2										
blcc	a50ae8 <__undef_stack+0x93eb28>													
cmnvs	r6	 r0	 lsr #4											
vstmdbvc	r0!	 {d3-<overflow reg d56>}												
subspl	r0	 r8	 r9	 lsr #32										
cmppl	pc	 #268435460	"; 0x10000004"											
ldrbmi	r5	 [r7]	 #-1347	"; 0xfffffabd"										
svcpl	0x00305f54													
stmdami	r7	 {r3	 r6	 r8	 fp	 lr}^								
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbtmi	r3	 [r8]	 -r0	 lsr #32										
eorscc	r4	 r0	 r8	 lsr r6										
subeq	r4	 r6	 r6	 lsr r6										
ldrbvs	r5	 [r7	 #-3935]!	"; 0xfffff0a1"										
subsvc	r6	 pc	 #99328	"; 0x18400"										
rsbvc	r6	 r5	 #105906176	"; 0x6500000"										
strbvs	r6	 [r3	 #-3685]!	"; 0xfffff19b"										
ldclvs	3	 cr7	 [r9	 #-160]!	"; 0xffffff60"									
stmdbvs	ip!	 {r2	 r3	 r5	 r8	 sp	 lr}^							
eorcs	r7	 r9	 r1	 ror #6										
cmnvc	r1	 #380	"; 0x17c"											
ldmdacs	pc	 {r0	 r2	 r3	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"	
ldrbvs	r2	 [r7	 #-3618]!	"; 0xfffff1de"										
eorcs	r6	 r0	 #99328	"; 0x18400"										
stclvs	3,00E+00	 cr2	 [r1]	 #-128	"; 0xffffff80"									
ldmdbcs	r3!	 {r0	 r3	 r5	 r6	 r8	 sp	 lr}^						
svcpl	0x005f203b													
svcpl	0x006d7361													
mcrcs	8	1	 r2	 cr2	 cr15	 {2}								
rsbscs	r7	 r5	 r5	 ror #2										
teqvs	r3	 r2	 lsr #32											
cmnvc	r1	 #108	18	"; 0x1b0000"										
eorcs	r2	 ip	 r0	 lsr #4										
teqvc	r3	 #34	"; 0x22"											
eoreq	r6	 r9	 r9	 ror sp										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
		"; <UNDEFINED> instruction: 0x46564d5f"												
ldrbmi	r3	 [pc]	 #-82	"; 8ad4 <SLCRlockKey+0x1459>"										
stmdbmi	r2	 {r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^					
stmdacc	r8!	 {r2	 r4	 r6	 sp}									
cmnvc	r9	 #41	"; 0x29"											
stmdbvs	r3!	 {r0	 r5	 r6	 r8	 r9	 ip	 sp	 lr}^					
svcpl	0x005f2869													
stmdacs	r0!	 {r0	 r1	 r5	 r6	 r8	 fp	 sp}						
cmnvc	lr	 #40	10	"; 0xa000000"										
strbvs	r6	 [lr	 #-1897]!	"; 0xfffff897"										
svcpl	0x00282964													
stccc	3	 cr6	 [r9]	 #-380	"; 0xfffffe84"									
		"; <UNDEFINED> instruction: 0x3731303d"												
stmdapl	r0	 {r0	 r1	 r2	 r4	 r5	 r8	 fp	 sp}					
svcpl	0x00524150													
svcpl	0x00495053													
ldmdbpl	r4	 {r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^					
svcmi	0x005f4550													
stmdapl	r1	 {r1	 r2	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
ldmdbmi	pc	 {r0	 r3	 r6	 sl	 ip	 sp}^	"; <UNPREDICTABLE>"						
subpl	r5	 r5	 #1308622848	"; 0x4e000000"										
strbmi	r4	 [r3	 #-326]	"; 0xfffffeba"										
svcpl	0x00003020													
strbpl	r4	 [lr	 #-1887]	"; 0xfffff8a1"										
blmi	125bc3c <__undef_stack+0x1149c7c>													
strbpl	r5	 [r2	 #-3909]	"; 0xfffff0bb"										
ldmdbmi	r4	 {r0	 r3	 r6	 sl	 fp	 lr}^							
strbmi	r5	 [lr	 #-3918]	"; 0xfffff0b2"										
cmpmi	pc	 r8	 asr r4	"; <UNPREDICTABLE>"										
teqcc	r0	 r2	 asr r7											
svcvs	0x00745f00													
ldrbvs	r7	 [r0	 #-117]!	"; 0xffffff8b"										
svcpl	0x005f2872													
stmdacs	r0!	 {r0	 r1	 r5	 r6	 r8	 fp	 sp}						
cmnvc	lr	 #40	10	"; 0xa000000"										
strbvs	r6	 [lr	 #-1897]!	"; 0xfffff897"										
stmdavs	r3!	 {r2	 r5	 r6	 sp}^									
stmdacs	r9!	 {r0	 r5	 r6	 r9	 ip	 sp	 lr}						
stmdbcs	r3!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
strcs	r2	 [r0	 -r0	 lsr #26]!										
blcs	8128f4 <__undef_stack+0x700934>													
strbcs	r2	 [r1	 -r0	 lsr #14]										
subspl	r0	 r8	 #41	"; 0x29"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00525350													
svcpl	0x00515249													
strbmi	r4	 [r4	 #-3917]	"; 0xfffff0b3"										
cmncc	r8	 r0	 lsr #32											
cmppl	r8	 #50	"; 0x32"											
mcrrmi	15	5	 r5	 r6	 cr4									
svcpl	0x00485341													
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
svcpl	0x00535345													
svcmi	0x00525245													
teqcc	r1	 r2	 asr r0											
subeq	r3	 ip	 r3	 lsr r5										
svcpl	0x00535058													
subcc	r5	 r2	 r5	 asr r3										
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
eorscc	r3	 r0	 r5	 asr #32										
eorscc	r3	 r0	 r2	 lsr r0										
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
subsmi	r4	 r0	 #380	"; 0x17c"										
submi	r5	 ip	 #50	"; 0x32"										
stmdbmi	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 sl	 lr}^				
ldrbmi	r5	 [r3	 #-3916]	"; 0xfffff0b4"										
ldrbmi	r4	 [r4	 #-1612]	"; 0xfffff9b4"										
teqcc	r0	 r3	 asr r4											
lfmmi	f3	4	 [r6]	 #-204	"; 0xffffff34"									
subcs	r5	 r3	 r0	 lsl #30										
eorseq	r3	 r0	 r0	 lsr r4										
mcrvs	15	3	 r5	 cr9	 cr15	 {2}								
smcvs	2,61E+04	"; 0x65f4"												
		"; <UNDEFINED> instruction: 0x36317473"												
ldrbvs	r7	 [pc]	 #-1119	"; 8c00 <SLCRlockKey+0x1585>"										
cdpvs	6	6	 cr6	 cr9	 cr5	 {3}								
teqcc	r0	 r5	 ror #8											
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
ldmdbmi	pc	 {r0	 r4	 r5	 r8	 sl	 ip	 sp}^	"; <UNPREDICTABLE>"					
svcpl	0x0052544e													
submi	r4	 r1	 #1104	"; 0x450"										
cmppl	pc	 #76	10	"; 0x13000000"										
eorcs	r5	 r0	 #1157627904	"; 0x45000000"										
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldccs	3	 cr6	 [r9]	 #-128	"; 0xffffff80"									
ldrtcc	r6	 [r1]	 #-800	"; 0xfffffce0"										
eorscs	r2	 r1	 #44	"; 0x2c"										
ldrbmi	r5	 [pc	 -r0	 lsl #30]										
cfstr64mi	mvdx5	 [r3]	 {78}	"; 0x4e"										
svcpl	0x00454b49													
cfstr64mi	mvdx5	 [r9]	 {66}	"; 0x42"										
svcpl	0x004e4954													
movtmi	r4	 #54605	"; 0xd54d"											
teqcc	r0	 r0	 asr r9											
cmpvc	pc	 #0	30											
ldrbvs	r6	 [pc]	 #-3449	"; 8c60 <SLCRlockKey+0x15e5>"										
strbvc	r6	 [r1	 #-1637]!	"; 0xfffff99b"										
teqvc	r8	 #108	8	"; 0x6c000000"										
stmdbvs	ip!	 {r0	 r3	 r4	 r5	 r6	 r8	 sl	 fp	 sp	 lr}			
stclcs	0	 cr7	 [ip]	 #-436	"; 0xfffffe4c"									
ldmdbvs	r2!	 {r1	 r2	 r4	 r5	 r6	 r8	 sl	 sp	 lr}^				
svcpl	0x00202964													
ldfvse	f6	 [r3	 #-380]!	"; 0xfffffe84"										
eorcs	r5	 r8	 #380	"; 0x17c"										
ldclvs	3	 cr7	 [r9	 #-184]!	"; 0xffffff48"									
rsbscs	r6	 r2	 r6	 ror r5										
stmdbvs	r3!	 {r1	 r5	 sp}										
rsbcs	r7	 ip	 sp	 rrx										
eorcs	r2	 r0	 #8704	"; 0x2200"										
ldmdbvc	r3!	 {r5	 r8	 r9	 sp}^									
eormi	r2	 r2	 sp	 rrx										
teqcs	r0	 #64	4											
ldmdbvs	r2!	 {r1	 r2	 r4	 r5	 r6	 r8	 sl	 sp	 lr}^				
stmdapl	r0	 {r2	 r5	 r6	 r8	 fp	 sp}							
ldrbpl	r4	 [pc]	 #-852	"; 8cac <SLCRlockKey+0x1631>"										
subpl	r4	 r5	 #4672	"; 0x1240"										
strbpl	r4	 [pc	 #-863]	"; 8955 <SLCRlockKey+0x12da>"										
subpl	r5	 r5	 #1308622848	"; 0x4e000000"										
		"; <UNDEFINED> instruction: 0x46464f5f"												
subscs	r4	 r4	 r3	 asr r5										
stmdapl	r0	 {r0	 r4	 r5	 r9	 sl	 ip	 sp}						
ldrbpl	r5	 [pc]	 #-848	"; 8cc8 <SLCRlockKey+0x164d>"										
svcpl	0x00314354													
mcrmi	1,50E+01	2	 r5	 cr9	 cr2	 {1}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
eorseq	r3	 r1	 r0	 lsr #14										
svcpl	0x00545358													
strbmi	r4	 [lr]	 #-334	"; 0xfffffeb2"										
cmpmi	r5	 pc	 asr r2											
teqcc	r0	 r4	 asr #18											
cfldrsmi	mvf3	 [r2]	 #-208	"; 0xffffff30"										
ldmdbvs	pc	 {r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"						
ldrbvs	r7	 [pc]	 -lr	 ror #8										
cmncc	r4	 #-2080374783	"; 0x84000001"											
svcpl	0x00745f32													
stmdbvs	r6!	 {r2	 r5	 r6	 r8	 sl	 sp	 lr}^						
rsbcs	r6	 r4	 lr	 ror #10										
ldrbpl	r0	 [r0]	 #-49	"; 0xffffffcf"										
		"; <UNDEFINED> instruction: 0x46494452"												
cmpmi	sp	 r6	 asr #30											
svcpl	0x005f2058													
ldrbmi	r5	 [r2]	 #-1104	"; 0xfffffbb0"										
svcpl	0x00464649													
svcpl	0x0058414d													
subspl	r0	 r8	 pc	 asr r0										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
movtmi	r4	 #7493	"; 0x1d45"											
mrcmi	3	2	 r5	 cr15	 cr0	 {2}								
ldmdbmi	pc	 {r0	 r2	 r4	 r6	 r8	 sl	 fp	 lr}^	"; <UNPREDICTABLE>"				
cmpmi	r4	 lr	 asr #6											
movtpl	r4	 #21326	"; 0x534e"											
stmdapl	r0	 {r5	 r8	 ip	 sp}									
cmppl	pc	 #80	6	"; 0x40000001"										
cmpcc	pc	 r4	 asr #18											
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subcs	r4	 r4	 pc	 asr r9										
stmdapl	r0	 {r0	 r1	 r2	 r4	 r5	 r8	 fp	 ip	 sp}				
		"; <UNDEFINED> instruction: 0x47554353"												
cmpmi	pc	 #603979777	"; 0x24000001"											
strbmi	r5	 [r9]	 #-1360	"; 0xfffffab0"										
movtpl	r4	 #7519	"; 0x1d5f"											
ldmdavc	r0!	 {r0	 r1	 r3	 r6	 sp}								
eorscc	r3	 r0	 r0	 lsr r0										
eorscc	r4	 r0	 r0	 lsr r3										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
		"; <UNDEFINED> instruction: 0x565f3531"												
svcmi	0x00545f41													
svcpl	0x0041505f													
subspl	r5	 r2	 #281018368	"; 0x10c00000"										
svcpl	0x00544e45													
eorvc	r2	 r2	 r2	 lsr r0										
eorcs	r3	 ip	 r1	 lsr r5										
strcs	r2	 [r0	 #-3120]!	"; 0xfffff3d0"										
eorcs	r2	 r0	 r0	 lsr ip										
eorcs	r3	 ip	 r3	 ror #14										
ldccs	3	 cr6	 [r8]	 #-128	"; 0xffffff80"									
eoreq	r3	 r2	 r0	 lsr #4										
svcvs	0x00635f5f													
stclvs	0	 cr7	 [r9]	 #-436	"; 0xfffffe4c"									
lfmvs	f7	2	 [pc	 #-404]	"; 8c20 <SLCRlockKey+0x15a5>"									
cmnvs	r2	 r5	 ror #26											
eorcs	r2	 r9	 r2	 ror r8										
cmnvc	r1	 #380	"; 0x17c"											
svcpl	0x005f206d													
smcvs	50934	"; 0xc6f6"												
strbvs	r6	 [ip	 #-2420]!	"; 0xfffff68c"										
eorcs	r2	 r0	 #40	4	"; 0x80000002"									
bcc	817654 <__undef_stack+0x705694>													
eorcs	r3	 r0	 #32	20	"; 0x20000"									
svcvs	0x006d656d													
stmdbcs	r2!	 {r1	 r4	 r5	 r6	 r8	 fp	 ip	 sp	 lr}				
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
cmpmi	pc	 #205520896	"; 0xc400000"											
ldrbmi	r4	 [r4	 #-3663]	"; 0xfffff1b1"										
ldmdbmi	pc	 {r3	 r4	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"						
eorvc	r2	 r2	 r4	 asr #32										
eorcs	r3	 ip	 r1	 lsr r5										
strcs	r2	 [r0	 #-3120]!	"; 0xfffff3d0"										
teqvs	r0	 #48	24	"; 0x3000"										
eorcs	r3	 ip	 r1	 lsr r3										
ldccs	3	 cr6	 [r0]	 #-128	"; 0xffffff80"									
eoreq	r3	 r2	 r0	 lsr #2										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
mcrmi	3	2	 r4	 cr1	 cr15	 {2}								
ldmdbmi	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 sp}^	"; <UNPREDICTABLE>"				
subscs	r5	 r2	 lr	 asr #8										
svcpl	0x00535058													
subcc	r4	 lr	 r3	 asr #2										
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subeq	r4	 r4	 pc	 asr r9										
svcpl	0x00545358													
svcpl	0x00414d44													
mrrcmi	7,00E+00	5	 r4	 pc	 cr3	"; <UNPREDICTABLE>"								
svcpl	0x00545349													
ldrbpl	r4	 [r0]	 #-3397	"; 0xfffff2bb"										
teqcc	r5	 r9	 asr r0											
svcpl	0x00004c33													
strbmi	r4	 [sp	 #-2388]	"; 0xfffff6ac"										
subscs	r4	 pc	 pc	 asr r8	"; <UNPREDICTABLE>"									
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
cmppl	pc	 #805306373	"; 0x30000005"											
ldrbmi	r5	 [r4	 #-857]	"; 0xfffffca7"										
svcmi	0x004d5f4d													
eorcc	r4	 r0	 r4	 asr #10										
subeq	r3	 r6	 r8	 ror r1										
subpl	r5	 r1	 #88	"; 0x58"										
strbpl	r5	 [r3	 #-863]	"; 0xfffffca1"										
strbmi	r4	 [sp	 #-2388]	"; 0xfffff6ac"										
mcrmi	15	2	 r5	 cr9	 cr2	 {2}								
stmdapl	r0!	 {r2	 r4	 r6	 r9	 ip	 lr}							
cmppl	pc	 #80	6	"; 0x40000001"										
ldrbpl	r5	 [pc]	 #-1347	"; 8e90 <SLCRlockKey+0x1815>"										
ldmdbmi	pc	 {r0	 r2	 r3	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"					
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
svcpl	0x005f0044													
svcvs	0x00727473													
subsvc	r6	 pc	 #28835840	"; 0x1b80000"										
rsbvc	r6	 r5	 #105906176	"; 0x6500000"										
strbvs	r6	 [r3	 #-3685]!	"; 0xfffff19b"										
ldclvs	3	 cr7	 [r9	 #-160]!	"; 0xffffff60"									
stmdbvs	ip!	 {r2	 r3	 r5	 r8	 sp	 lr}^							
ldmdbvc	r3!	 {r0	 r5	 r6	 r8	 r9	 ip	 sp	 lr}^					
strvs	r2	 [r0	 #-2413]!	"; 0xfffff693"										
rsbvc	r7	 r5	 #120	8	"; 0x78000000"									
svcpl	0x005f206e													
ldrbvs	r7	 [r0	 #-2420]!	"; 0xfffff68c"										
stmdacs	r0!	 {r0	 r1	 r2	 r3	 r5	 r6	 r9	 sl	 sp	 lr}			
stmdbcs	sp!	 {r0	 r1	 r4	 r5	 r6	 r8	 fp	 ip	 sp	 lr}^			
stmdbvs	ip!	 {r5	 r8	 sp	 lr}^									
ldmdbvc	r3!	 {r0	 r5	 r6	 r8	 r9	 ip	 sp	 lr}^					
svcpl	0x005f206d													
rsbsvc	r7	 r4	 #1627389952	"; 0x61000000"										
ldrbtvc	r6	 [r5]	 #-617	"; 0xfffffd97"										
subscs	r5	 pc	 r5	 ror #30										
svcpl	0x005f2828													
cmnvs	r9	 r1	 ror #24											
subscs	r5	 pc	 r3	 ror pc	"; <UNPREDICTABLE>"									
ldmdbvc	r3!	 {r3	 r5	 r8	 r9	 sp}^								
stmdbcs	r9!	 {r0	 r2	 r3	 r5	 r6	 r8	 fp	 sp}					
cmpvs	r3	 #0	16											
cfstrdvs	mvd5	 [r9	 #-468]!	"; 0xfffffe2c"										
ldrbmi	r7	 [pc	 -r5	 ror #4]										
svcvs	0x004c7465													
ldrbvs	r6	 [r2	 #-1121]	"; 0xfffffb9f"										
cmpvs	r2	 r7	 ror #16											
strbvs	r6	 [r1]	 #-1395	"; 0xfffffa8d"										
eorcs	r7	 r9	 r4	 ror #4										
strbvc	r5	 [r3	 #-856]!	"; 0xfffffca8"										
strbvs	r6	 [sp	 #-2388]!	"; 0xfffff6ac"										
ldrbvs	r5	 [r2	 #-3954]	"; 0xfffff08e"										
ldrbvs	r6	 [r2	 #-1121]	"; 0xfffffb9f"										
cmpvs	r2	 r7	 ror #16											
strbvs	r6	 [r1]	 #-1395	"; 0xfffffa8d"										
eorcs	r7	 ip	 r4	 ror #4										
strbpl	r5	 [r3	 #-856]	"; 0xfffffca8"										
strbmi	r4	 [sp	 #-2388]	"; 0xfffff6ac"										
svcmi	0x004c5f52													
svcmi	0x005f4441													
ldrbmi	r4	 [r3	 #-1606]	"; 0xfffff9ba"										
stmdapl	r0	 {r2	 r4	 r6	 r8	 fp	 sp}							
svcpl	0x00524150													
		"; <UNDEFINED> instruction: 0x46434458"												
svcpl	0x00305f47													
subspl	r4	 r4	 #1168	"; 0x490"										
cmppl	r0	 #32	16	"; 0x200000"										
cmpmi	r6	 #1593835520	"; 0x5f000000"											
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subeq	r4	 r4	 pc	 asr r9										
svcpl	0x004c4958													
ldmdami	pc	 {r0	 r3	 r6	 r8	 r9	 sl	 fp	 lr}^	"; <UNPREDICTABLE>"				
subspl	r0	 r8	 r0	 lsr #32										
ldrbpl	r5	 [pc]	 #-577	"; 8f80 <SLCRlockKey+0x1905>"										
strbpl	r5	 [r3]	 #-589	"; 0xfffffdb3"										
svcpl	0x00305f52													
stmdami	r7	 {r3	 r6	 r8	 fp	 lr}^								
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbtcc	r3	 [r8]	 #-32	"; 0xffffffe0"										
		"; <UNDEFINED> instruction: 0x46303832"												
subeq	r4	 r6	 r6	 asr #12										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
mrrcmi	15	3	 r5	 r4	 cr5									
svcmi	0x004c5f42													
strbpl	r4	 [r4	 -r3	 asr #22]										
eorvc	r2	 r2	 lr	 asr #32										
eorcs	r3	 ip	 r1	 lsr r5										
strcs	r2	 [r0	 #-3120]!	"; 0xfffff3d0"										
teqvs	r0	 #48	24	"; 0x3000"										
eorcs	r3	 ip	 r1	 lsr r0										
ldccs	3	 cr6	 [r0]	 #-128	"; 0xffffff80"									
eoreq	r3	 r2	 r0	 lsr #32										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmppl	r0	 #99614720	"; 0x5f00000"											
ldmdbmi	pc	 {r0	 r1	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"						
stmdacs	r0!	 {r2	 r6	 r8	 r9	 lr}								
ldccc	0	 cr2	 [ip]	 #-196	"; 0xffffff3c"									
eoreq	r3	 r9	 r0	 lsr #14										
subpl	r5	 r1	 #88	"; 0x58"										
cmppl	r1	 #6225920	"; 0x5f0000"											
cmppl	r0	 #80	18	"; 0x140000"										
cmpmi	pc	 #95	"; 0x5f"											
blmi	10dcd28 <__undef_stack+0xfcad68>													
subscs	r4	 sl	 pc	 asr r8										
subpl	r5	 r1	 #88	"; 0x58"										
cmppl	r1	 #6225920	"; 0x5f0000"											
cmppl	r0	 #80	18	"; 0x140000"										
cmppl	pc	 pc	 asr r0	"; <UNPREDICTABLE>"										
svcpl	0x00495053													
svcpl	0x004b4c43													
cmppl	r5	 r6	 asr #4											
subseq	r4	 sl	 pc	 asr r8										
rsbvc	r5	 sp	 #88	8	"; 0x58000000"									
svcpl	0x00727443													
ldrbmi	r6	 [r3	 #-328]!	"; 0xfffffeb8"										
strbtvc	r6	 [lr]	 #-1398	"; 0xfffffa8a"										
strbvc	r6	 [r3	 #-847]!	"; 0xfffffcb1"										
strbtvs	r7	 [r5]	 #-626	"; 0xfffffd8e"										
cmnvc	r1	 #40	4	"; 0x80000002"										
strbtvs	r4	 [r4]	 #-357	"; 0xfffffe9b"										
cmnvc	r3	 #478150656	"; 0x1c800000"											
rsbvc	r5	 sp	 #44	8	"; 0x2c000000"									
cdpmi	4	7	 cr7	 cr2	 cr3	 {2}								
strbvs	r6	 [r2	 #-3445]!	"; 0xfffff28b"										
stmdacs	r0!	 {r1	 r4	 r5	 r6	 r8	 fp	 sp}						
ldclvs	8	 cr5	 [r4	 #-160]	"; 0xffffff60"									
rsbsvc	r4	 r4	 #-939524095	"; 0xc8000001"										
cmnvs	r5	 pc	 asr r2											
strbvs	r5	 [r5	 -r4	 ror #4]!										
cmpvs	r2	 r8	 lsr #16											
strbvs	r6	 [r1]	 #-1395	"; 0xfffffa8d"										
cmnvc	r5	 #100	4	"; 0x40000006"										
eorcs	r2	 ip	 r3	 ror r9										
rsbvc	r5	 sp	 #40	8	"; 0x28000000"									
cdpmi	4	7	 cr7	 cr2	 cr3	 {2}								
strbvs	r6	 [r2	 #-3445]!	"; 0xfffff28b"										
eorcs	r2	 ip	 r2	 ror r9										
svcpl	0x00435458													
subspl	r4	 r3	 #84	6	"; 0x50000001"									
		"; <UNDEFINED> instruction: 0x46464f5f"												
ldmdbcs	r4	 {r0	 r1	 r4	 r6	 r8	 sl	 lr}^						
stmdapl	r0!	 {r5	 r9	 sl	 sp}									
cmpmi	pc	 #84	6	"; 0x50000001"										
ldmdbmi	pc	 {r0	 r1	 r4	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"					
svcmi	0x005f544e													
subspl	r4	 r5	 #201326593	"; 0xc000001"										
cfldrdmi	mvd4	 [pc	 #-276]	"; 8f94 <SLCRlockKey+0x1919>"										
stmdbcs	fp	 {r0	 r6	 r8	 r9	 ip	 lr}^							
eorscs	r3	 sp	 r0	 lsr #26										
svcpl	0x00435458													
svcpl	0x00525343													
svcpl	0x00544e49													
strbpl	r4	 [r3	 #-847]	"; 0xfffffcb1"										
svcpl	0x00444552													
blmi	14d95fc <__undef_stack+0x13c763c>													
subspl	r0	 r8	 #41	"; 0x29"										
ldclmi	7	 cr4	 [pc	 #-276]	"; 8fbc <SLCRlockKey+0x1941>"									
subscc	r4	 r2	 r6	 asr r6										
svcmi	0x0048535f													
		"; <UNDEFINED> instruction: 0x565f5452"												
subsmi	r4	 pc	 #335544321	"; 0x14000001"										
stmdacs	r0!	 {r0	 r3	 r6	 sl	 ip	 lr}							
eoreq	r3	 r9	 r2	 lsr r4										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
ldmdami	r4	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 lr}^				
strbmi	r5	 [lr	 #-581]	"; 0xfffffdbb"										
svcpl	0x00315f54													
strbmi	r4	 [fp	 #-343]	"; 0xfffffea9"										
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subspl	r2	 r8	 r2	 asr r0										
strbmi	r5	 [r7	 #-3923]	"; 0xfffff0ad"										
ldrbpl	r3	 [pc	 -sp	 asr #2]										
svcpl	0x00454b41													
svcpl	0x00544e49													
stmdapl	r0	 {r0	 r3	 r6	 sl	 lr}								
svcpl	0x00524150													
svcpl	0x00375350													
		"; <UNDEFINED> instruction: 0x57554353"												
subscc	r5	 pc	 r4	 asr #8										
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
subcc	r3	 r6	 r6	 asr #16										
eorscc	r3	 r2	 r0	 lsr r6										
ldrbvs	r6	 [r4	 -r0	 lsl #26]!										
eorvc	r7	 r8	 #112	4										
ldmdbcs	r6!	 {r1	 r2	 r3	 r5	 r6	 sl	 fp	 sp}^					
cmpvs	pc	 r0	 lsr #30											
svcpl	0x005f6d73													
ldrbvc	r5	 [pc]	 -r0	 lsr #30										
strbtvc	r6	 [r1]	 #-3183	"; 0xfffff391"										
svcpl	0x00656c69													
eorcs	r2	 r0	 #6225920	"; 0x5f0000"										
rsbscs	r6	 r6	 sp	 ror #30										
teqvc	r0	 #536870919	"; 0x20000007"											
mcrvs	2	3	 r7	 cr9	 cr4	 {3}								
stmdbvc	r6!	 {r0	 r1	 r2	 r5	 r6	 r8	 fp	 sp	 lr}^				
stmdbcs	lr!	 {r3	 r5	 r9	 ip	 sp	 lr}^							
eorcs	r2	 ip	 r0	 lsr #4										
stcpl	0	 cr3	 [r0]	 #-148	"; 0xffffff6c"									
bcc	811b3c <__undef_stack+0x6ffb7c>													
eorcs	r3	 r0	 #32	20	"; 0x20000"									
stmdacs	r0!	 {r1	 r4	 r5	 r6	 r9	 sp}							
stmdbcs	r0!	 {r1	 r2	 r4	 r5	 r6	 r8	 fp	 sp}					
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
strbpl	r5	 [sp]	 -r7	 asr #30										
svcpl	0x00305246													
subpl	r4	 pc	 #5439488	"; 0x530000"										
ldrbmi	r5	 [r6	 #-3924]	"; 0xfffff0ac"										
cmpmi	sp	 r3	 asr #30											
stmdacs	r0!	 {r0	 r1	 r4	 r6	 r8	 r9	 fp	 lr}					
subcs	r7	 r6	 r0	 lsr r8										
stmdapl	r0!	 {r2	 r3	 r4	 r5	 sl	 fp	 ip	 sp}					
svcpl	0x00474552													
subpl	r5	 r6	 #80740352	"; 0x4d00000"										
ldmdami	r3	 {r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^					
svcpl	0x0054524f													
svcpl	0x00434556													
ldmdbcs	r4	 {r1	 r6	 r8	 fp	 lr}^								
svcpl	0x00617600													
rsbvc	r7	 r1	 #1929379840	"; 0x73000000"										
ldclcs	8	 cr2	 [r6]	 #-464	"; 0xfffffe30"									
svcpl	0x0020296c													
ldmdbvs	r5!	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 sp	 lr}^				
cdpvs	4	6	 cr7	 cr9	 cr12	 {3}								
svcpl	0x0061765f													
rsbvc	r7	 r1	 #1929379840	"; 0x73000000"										
ldclcs	8	 cr2	 [r6]	 #-464	"; 0xfffffe30"									
stmdapl	r0	 {r2	 r3	 r5	 r6	 r8	 fp	 sp}						
svcpl	0x00474552													
ldrtcc	r5	 [r1]	 #-67	"; 0xffffffbd"										
eorseq	r3	 r4	 r0	 lsr #2										
stmdacs	r2!	 {r2	 r5	 r6	 r8	 r9	 ip	 sp	 lr}^					
svcpl	0x005f2029													
svcpl	0x006d7361													
svcpl	0x005f205f													
smcvs	5,09E+04	"; 0xc6f6"												
strbvs	r6	 [ip	 #-2420]!	"; 0xfffff68c"										
stmdacs	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
rsbsvs	r6	 r3	 #570425344	"; 0x22000000"										
eorscs	r2	 sl	 r2	 lsr #32										
eorscs	r2	 sl	 sl	 lsr r0										
stclvs	13	 cr6	 [r5	 #-136]!	"; 0xffffff78"									
rsbscs	r7	 r9	 #-268435450	"; 0xf0000006"										
svcpl	0x005f0029													
smcvs	50934	"; 0xc6f6"												
strbvs	r6	 [ip	 #-2420]!	"; 0xfffff68c"										
stclvs	6	 cr7	 [pc]	 #-128	"; 91c0 <SLCRlockKey+0x1b45>"									
cfstrdvs	mvd7	 [r9]	 #-388	"; 0xfffffe7c"										
subspl	r0	 r8	 r5	 rrx										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
svcpl	0x00495053													
svcpl	0x004d554e													
ldrbpl	r4	 [r3]	 #-3657	"; 0xfffff1b7"										
strbmi	r4	 [r3	 #-3649]	"; 0xfffff1bf"										
eorseq	r2	 r1	 r3	 asr r0										
strbpl	r5	 [r3	 #-856]	"; 0xfffffca8"										
svcpl	0x00434947													
svcpl	0x00495050													
svcpl	0x00353143													
blmi	14d97a8 <__undef_stack+0x13c77e8>													
rsbscc	r3	 r8	 r0	 lsr #32										
ldmdacc	r0!	 {r4	 r5	 ip	 sp}									
eorseq	r3	 r0	 r0	 lsr r0										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmppl	r0	 #2080374785	"; 0x7c000001"											
ldmdami	r4	 {r1	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
svcpl	0x00424d55													
strbmi	r4	 [r4	 #-3917]	"; 0xfffff0b3"										
rsbscc	r3	 r8	 #32											
subspl	r0	 r8	 #48	"; 0x30"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
subpl	r5	 r5	 #1409286145	"; 0x54000001"										
cmpmi	lr	 pc	 asr r5											
subcs	r4	 r5	 r2	 asr #24										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
stmdbcc	r3!	 {r5	 sp}^											
cmncc	r3	 ip	 lsr #32											
eorcc	r2	 r0	 r4	 lsr ip										
subspl	r0	 r8	 #34	"; 0x22"										
ldrbmi	r4	 [pc]	 -r5	 asr #14										
subpl	r5	 r3	 #80	6	"; 0x40000001"									
movtmi	r4	 #28511	"; 0x6f5f"											
eorscs	r2	 r1	 r0	 lsr #16										
eorcc	r3	 r0	 #60	24	"; 0x3c00"									
subspl	r0	 r8	 r9	 lsr #32										
		"; <UNDEFINED> instruction: 0x46415f53"												
subsmi	r3	 pc	 #603979777	"; 0x24000001"										
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
stmdacc	r6	 {r4	 r5	 fp	 ip	 sp	 lr}^							
subcc	r3	 r2	 r0	 lsr r0										
stmdapl	r0	 {r4	 r5	 ip	 sp}									
cmpmi	pc	 r3	 asr r4	"; <UNPREDICTABLE>"										
svcpl	0x00434d54													
svcmi	0x00525245													
svcmi	0x00435f52													
svcpl	0x00544e55													
subscs	r4	 r8	 sp	 asr #2										
teqcc	r0	 r1	 lsr r1											
subspl	r0	 r8	 ip	 asr #32										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
subpl	r4	 lr	 r3	 asr #2										
svcpl	0x00315f53													
subspl	r4	 r4	 #1168	"; 0x490"										
cmppl	r0	 #32	16	"; 0x200000"										
mcrmi	3	2	 r4	 cr1	 cr15	 {2}								
mcrmi	15	2	 r5	 cr9	 cr1	 {1}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
ldmdbmi	pc	 {r0	 r4	 r5	 r8	 sl	 ip	 sp}^	"; <UNPREDICTABLE>"					
mcrrmi	6	4	 r5	 r1	 cr14									
submi	r5	 ip	 #1593835520	"; 0x5f000000"										
subscs	r4	 r3	 pc	 asr r9										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
stmdacc	r3!	 {r5	 sp}^											
teqvs	r0	 #44	"; 0x2c"											
eorcc	r2	 r0	 r3	 lsr ip										
subspl	r0	 r8	 r2	 lsr #32										
		"; <UNDEFINED> instruction: 0x46415f53"												
subsmi	r3	 pc	 #73	"; 0x49"										
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
stmdacc	r6	 {r4	 r5	 fp	 ip	 sp	 lr}^							
eorscc	r3	 r8	 r0	 lsr r0										
stmdapl	r0	 {r4	 r5	 ip	 sp}									
svcmi	0x005f5453													
subpl	r4	 r1	 #80	4										
svcmi	0x004e5f42													
ldrbpl	r5	 [r3	 #-3924]	"; 0xfffff0ac"										
mcrmi	0	2	 r5	 cr5	 cr3	 {2}								
subcs	r4	 r4	 r4	 asr #10										
		"; <UNDEFINED> instruction: 0x37373131"												
cmpvs	r3	 #0	16											
cfstrdvs	mvd5	 [r9	 #-468]!	"; 0xfffffe2c"										
ldrbmi	r7	 [pc	 #-613]	"; 9153 <SLCRlockKey+0x1ad8>"										
stfvse	f6	 [r2]	 #-440	"; 0xfffffe48"										
ldrbtvc	r4	 [r5]	 #-357	"; 0xfffffe9b"										
sfmvs	f5	2	 [r5]	 #-444	"; 0xfffffe44"									
stmdacs	r4!	 {r0	 r1	 r2	 r3	 r5	 r6	 r8	 sp	 lr}^				
ldrbtvc	r6	 [r3]	 #-3657	"; 0xfffff1b7"										
strbvs	r6	 [r3	 #-3681]!	"; 0xfffff19f"										
ldmdbcs	r2!	 {r4	 r6	 sl	 ip	 sp	 lr}^							
cmpvs	r3	 #32	16	"; 0x200000"										
cfstrdvs	mvd5	 [r9	 #-468]!	"; 0xfffffe2c"										
ldrbpl	r7	 [pc	 -r5	 ror #4]										
ldrbvs	r6	 [r4	 #-2418]!	"; 0xfffff68e"										
stmdacs	r7!	 {r1	 r4	 r6	 r8	 sl	 sp	 lr}^						
cmnvc	lr	 #40	18	"; 0xa0000"										
cmnvs	lr	 #116	2											
rsbsvc	r5	 r4	 #101	"; 0x65"										
teqmi	lr	 #2624	"; 0xa40"											
stmdbvs	r6!	 {r0	 r1	 r2	 r3	 r5	 r6	 r9	 sl	 fp	 sp	 lr}^		
cmpvs	r2	 r7	 ror #28											
strbvs	r6	 [r1]	 #-1395	"; 0xfffffa8d"										
eorcs	r7	 ip	 r4	 ror #4										
strbpl	r5	 [r3	 #-856]	"; 0xfffffca8"										
strbmi	r4	 [sp	 #-2388]	"; 0xfffff6ac"										
svcmi	0x00435f52													
svcmi	0x0052544e													
strbmi	r5	 [pc]	 -ip	 asr #30										
strbpl	r5	 [r5]	 #-838	"; 0xfffffcba"										
stmdapl	r8!	 {r2	 r3	 r5	 sp}									
ldrbtpl	r6	 [r5]	 #-851	"; 0xfffffcad"										
rsbvc	r6	 r5	 #6720	"; 0x1a40"										
cmnvs	r5	 pc	 asr r2											
strbvs	r5	 [r5	 -r4	 ror #4]!										
cdpvs	8	4	 cr2	 cr9	 cr8	 {1}								
mcrvs	4	3	 r7	 cr1	 cr3	 {3}								
ldrbvc	r6	 [r0]	 #-1379	"; 0xfffffa9d"										
mcrcc	9	1	 r2	 cr13	 cr2	 {3}								
strbtvs	r6	 [lr]	 -r3	 asr #30										
eormi	r6	 lr	 #27525120	"; 0x1a40000"										
cmnmi	r5	 r1	 ror #6											
cfldrdcs	mvd6	 [r2]	 #-400	"; 0xfffffe70"										
cmpmi	r3	 #32	16	"; 0x200000"										
cfstrdmi	mvd5	 [r9	 #-340]	"; 0xfffffeac"										
cmpmi	pc	 #1342177284	"; 0x50000004"											
subspl	r4	 r4	 #1264	"; 0x4f0"										
svcmi	0x005f4c4f													
ldrbmi	r4	 [r3	 #-1606]	"; 0xfffff9ba"										
stcvc	9	 cr2	 [r0]	 #-336	"; 0xfffffeb0"									
cmpmi	r3	 #32	16	"; 0x200000"										
cfstrdmi	mvd5	 [r9	 #-340]	"; 0xfffffeac"										
cmpmi	pc	 #1342177284	"; 0x50000004"											
subspl	r4	 r4	 #1264	"; 0x4f0"										
cmpmi	pc	 pc	 asr #24											
svcpl	0x004f5455													
svcmi	0x004c4552													
cfldrdmi	mvd4	 [pc	 #-260]	"; 938c <SLCRlockKey+0x1d11>"										
stmdbcs	fp	 {r0	 r6	 r8	 r9	 ip	 lr}^							
cmppl	r8	 #41	"; 0x29"											
cmpmi	r5	 r4	 asr pc											
subsmi	r5	 pc	 #1375731712	"; 0x52000000"										
svcpl	0x00445541													
svcmi	0x00525245													
eorscc	r2	 r1	 r2	 asr r0										
subeq	r3	 ip	 r5	 lsr r5										
subpl	r5	 r1	 #88	"; 0x58"										
stclmi	8	 cr5	 [r4	 #-380]	"; 0xfffffe84"									
svcpl	0x00535041													
stmdbmi	r8	 {r0	 r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^				
strbmi	r4	 [r1]	 #-2119	"; 0xfffff7b9"										
eorcc	r5	 r0	 r4	 asr #4										
eorscc	r4	 r8	 r8	 ror r6										
		"; <UNDEFINED> instruction: 0x46463330"												
cmppl	r8	 #70	"; 0x46"											
cmpmi	r5	 r4	 asr pc											
ldmdbmi	pc	 {r1	 r4	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"						
svcpl	0x0054494e													
svcmi	0x00525245													
eorscc	r2	 r1	 r2	 asr r0										
subeq	r3	 ip	 r5	 lsr r1										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
svcmi	0x00435f35													
svcmi	0x0052544e													
subspl	r5	 r2	 #76	30	"; 0x130"									
strbpl	r4	 [r9]	 #-607	"; 0xfffffda1"										
rsbscc	r3	 r8	 r0	 lsr #32										
ldrtcc	r3	 [r0]	 #-48	"; 0xffffffd0"										
eorseq	r3	 r0	 r0	 lsr r0										
mrcvs	4	3	 r7	 cr2	 cr3	 {3}								
ldmdbvs	r0!	 {r0	 r1	 r5	 r6	 r8	 sl	 fp	 sp	 lr}^				
rsbsvc	r7	 r4	 #32	6	"; 0x80000000"									
cmnvc	r1	 #-1207959551	"; 0xb8000001"											
rsbvc	r6	 sp	 r5	 ror #6										
cmpmi	r3	 #0	16											
movtmi	r4	 #38741	"; 0x9755"											
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 lr}^					
ldrcc	r4	 [r0	 #-863]!	"; 0xfffffca1"										
movtpl	r4	 #7519	"; 0x1d5f"											
ldmdavc	r0!	 {r0	 r1	 r3	 r6	 sp}								
eorscc	r3	 r0	 r0	 lsr r0										
eorscc	r3	 r2	 r0	 lsr r0										
cmnvs	pc	 r0	 lsl #8											
stmdbvs	r9!	 {r0	 r1	 r4	 r5	 r6	 r8	 r9	 sp	 lr}^				
cmpvs	pc	 #40	30	"; 0xa0"										
stmdacs	r8!	 {r0	 r3	 r5	 sp}									
stmdbcs	r3!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
ldrcc	r3	 [r1	 -r6	 lsr #32]!										
stmdapl	r0	 {r0	 r1	 r2	 r4	 r5	 r8	 fp	 sp}					
		"; <UNDEFINED> instruction: 0x47554353"												
ldrbmi	r4	 [pc	 #-841]	"; 921f <SLCRlockKey+0x1ba4>"										
cdpmi	15	4	 cr5	 cr9	 cr14	 {2}								
cmpmi	sp	 r4	 asr pc											
eorcc	r4	 r0	 r3	 asr fp										
eorscc	r3	 r0	 r8	 ror r0										
eorscc	r3	 r0	 r0	 lsr r0										
cmppl	r8	 #49	"; 0x31"											
stmdbmi	r9	 {r2	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
strbpl	r5	 [r2	 #-3907]	"; 0xfffff0bd"										
strbpl	r5	 [r2	 #-3923]	"; 0xfffff0ad"										
teqcc	r0	 r3	 asr r9											
eorseq	r3	 r7	 r0	 lsr r7										
strbpl	r5	 [r3	 #-856]	"; 0xfffffca8"										
svcpl	0x00434947													
subspl	r4	 r2	 r0	 asr r5										
svcpl	0x00444948													
movtpl	r4	 #26191	"; 0x664f"											
eorcc	r5	 r0	 r5	 asr #8										
eorscc	r3	 r0	 r8	 ror r0										
strbmi	r3	 [r6]	 #-48	"; 0xffffffd0"										
cmppl	r8	 #48	"; 0x30"											
stclmi	15	 cr5	 [r4	 #-336]	"; 0xfffffeb0"									
ldrbmi	r5	 [r3	 -r1	 asr #30]										
movtpl	r4	 #40031	"; 0x9c5f"											
stmdapl	r5	 {r2	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
cmppl	r4	 #603979777	"; 0x24000001"											
eorscc	r3	 r2	 #32	10	"; 0x8000000"									
subspl	r0	 r8	 ip	 asr #32										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
subpl	r5	 r3	 r4	 asr r4										
svcpl	0x00345f53													
subspl	r4	 r4	 #1168	"; 0x490"										
cmppl	r0	 #32	16	"; 0x200000"										
cmpmi	r4	 #1593835520	"; 0x5f000000"											
svcpl	0x00315f31													
svcpl	0x00544e49													
movwpl	r4	 #1097	"; 0x449"											
strbpl	r4	 [pc	 #-1108]	"; 91a8 <SLCRlockKey+0x1b2d>"										
cmpmi	r2	 r4	 asr pc											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
movtpl	r5	 #21060	"; 0x5244"											
ldmdavc	r0!	 {r0	 r1	 r4	 r6	 sp}								
eorscc	r3	 r0	 r5	 asr #32										
eorscc	r3	 r0	 r1	 lsr r0										
movtmi	r5	 #32512	"; 0x7f00"											
subspl	r5	 r7	 #268	"; 0x10c"										
cmppl	pc	 #65	"; 0x41"											
mcrmi	4	2	 r4	 cr9	 cr4	 {2}								
subcs	r5	 r8	 r4	 asr pc										
cmppl	r0	 #0	16											
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 ip	 lr}^			
cmpmi	r2	 r1	 lsr pc											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
eorcc	r5	 r0	 r4	 asr #4										
eorscc	r4	 r0	 r8	 ror r5										
eorscc	r3	 r0	 r0	 lsr r7										
ldmdbmi	r4	 {r4	 r5}^											
svcpl	0x0052454d													
ldrbpl	r4	 [r3]	 #-577	"; 0xfffffdbf"										
subcs	r4	 r5	 r9	 asr #26										
subspl	r0	 r8	 r4	 lsr r0										
cmppl	pc	 #268435460	"; 0x10000004"											
stmdbmi	r7	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
subpl	r5	 r3	 r3	 asr #30										
cmpmi	r2	 r5	 asr pc											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
stmdacs	r0!	 {r2	 r6	 r9	 ip	 lr}								
svcpl	0x00535058													
svcpl	0x00554353													
ldmdbmi	r2	 {r4	 r6	 r8	 sl	 lr}^								
subsmi	r4	 pc	 #80	16	"; 0x500000"									
subcs	r5	 r5	 r1	 asr #6										
ldmdavc	r0!	 {r0	 r1	 r3	 r5	 sp}								
eorscc	r3	 r0	 r0	 lsr r1										
subspl	r0	 r8	 #41	"; 0x29"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
cmppl	r9	 #80	16	"; 0x500000"										
strbmi	r4	 [r4]	 #-351	"; 0xfffffea1"										
eorvc	r2	 r2	 r2	 asr r0										
eorcs	r3	 ip	 r1	 lsr r5										
strcs	r2	 [r0	 #-3120]!	"; 0xfffff3d0"										
eorcs	r2	 r0	 r0	 lsr ip										
eorcs	r3	 ip	 r3	 ror #14										
ldccs	3	 cr6	 [r4]	 #-128	"; 0xffffff80"									
eoreq	r3	 r2	 r0	 lsr #32										
subpl	r5	 r1	 #88	"; 0x58"										
stclmi	8	 cr5	 [r5	 #-380]	"; 0xfffffe84"									
cmppl	r0	 #67108865	"; 0x4000001"											
ldrbmi	r3	 [pc	 #-95]	"; 966d <SLCRlockKey+0x1ff2>"										
svcpl	0x0054454e													
subpl	r4	 r3	 #21248	"; 0x5300"										
eorscc	r3	 r0	 pc	 asr r1										
cmnvc	r0	 #-805306364	"; 0xd0000004"											
		"; <UNDEFINED> instruction: 0x5649445f"												
eorseq	r2	 r5	 r1	 lsr r0										
subpl	r5	 r1	 #88	"; 0x58"										
stmdbmi	r9	 {r0	 r1	 r2	 r3	 r4	 r6	 fp	 ip	 lr}^				
svcpl	0x00535043													
mcrrmi	15	3	 r5	 r3	 cr0									
svcpl	0x004b434f													
stmdapl	r0!	 {r3	 r6	 r9	 fp	 ip	 lr}							
svcpl	0x00524150													
movtmi	r4	 #39256	"; 0x9958"											
subscc	r5	 pc	 r0	 asr r3	"; <UNPREDICTABLE>"									
teqmi	r2	 #1556480	"; 0x17c000"											
blmi	131a48c <__undef_stack+0x12084cc>													
ldrbmi	r4	 [r2	 #-1631]	"; 0xfffff9a1"										
bpl	122145c <__undef_stack+0x110f49c>													
cmpmi	r4	 #0	16											
subspl	r4	 r3	 #2080374785	"; 0x7c000001"										
cmpmi	lr	 pc	 asr r5											
svcpl	0x00454c42													
svcpl	0x004c4c41													
blmi	14d9c64 <__undef_stack+0x13c7ca4>													
rsbscc	r3	 r8	 r0	 lsr #32										
eorscc	r3	 r0	 r0	 lsr r0										
eorseq	r3	 r0	 r4	 lsr r0										
svcpl	0x00535058													
cmpmi	r7	 r6	 asr #32											
ldmdbmi	pc	 {r0	 r4	 r5	 ip	 sp}^	"; <UNPREDICTABLE>"							
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
ldrtcc	r2	 [r8]	 -r4	 asr #32										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
lfmmi	f5	2	 [pc	 #-332]	"; 9610 <SLCRlockKey+0x1f95>"									
svcpl	0x0045444f													
cmppl	r4	 #1081344	"; 0x108000"											
cmncc	r8	 r0	 lsr #32											
subspl	r0	 r8	 r6	 asr #32										
subspl	r5	 pc	 r1	 asr #4										
cmppl	pc	 r3	 asr r7	"; <UNPREDICTABLE>"										
svcpl	0x00495053													
strbmi	r5	 [r4	 #-3888]	"; 0xfffff0d0"										
strbmi	r4	 [r3	 #-2390]	"; 0xfffff6aa"										
subcs	r4	 r4	 pc	 asr r9										
cmppl	r8	 #48	"; 0x30"											
cmpmi	r5	 r4	 asr pc											
subsmi	r5	 pc	 #1375731712	"; 0x52000000"										
svcpl	0x00445541													
smlsldmi	r4	 lr	 r2	 r1										
eorscc	r2	 r1	 r5	 asr #32										
subeq	r3	 ip	 r5	 lsr r6										
subpl	r5	 r1	 #88	"; 0x58"										
strbpl	r5	 [r3	 #-863]	"; 0xfffffca1"										
svcpl	0x00434947													
subpl	r5	 r3	 r0	 lsr pc										
stmdbmi	r8	 {r0	 r2	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
strbmi	r4	 [r1]	 #-2119	"; 0xfffff7b9"										
eorcc	r5	 r0	 r4	 asr #4										
		"; <UNDEFINED> instruction: 0x46384678"												
		"; <UNDEFINED> instruction: 0x46313030"												
ldrbpl	r0	 [r8	 #-70]	"; 0xffffffba"										
ldrbcc	r4	 [r4]	 -r9	 asr #28										
movtpl	r5	 #57140	"; 0xdf34"											
ldmdbcs	r8!	 {r0	 r1	 r2	 r4	 r6	 fp	 sp}^						
stmdavc	r8!	 {r5	 fp	 sp}										
subsvc	r2	 r5	 r9	 lsr #28										
ldmdbcs	r2!	 {r4	 r5	 r6	 r8	 sl	 sp	 lr}^						
cmppl	r0	 #0	16											
teqmi	r2	 #1556480	"; 0x17c000"											
cmpmi	r2	 r0	 lsr pc											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
eorcc	r5	 r0	 r4	 asr #4										
eorscc	r4	 r0	 r8	 ror r5										
eorscc	r3	 r0	 r0	 lsr r4										
subspl	r0	 r8	 #48	"; 0x30"										
cmpmi	pc	 #18087936	"; 0x1140000"											
eorscs	r3	 r0	 r2	 asr r1										
eorscc	r7	 r1	 r3	 ror #4										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
ldrbmi	r5	 [pc]	 #-595	"; 9818 <SLCRlockKey+0x219d>"										
svcpl	0x00415441													
subpl	r4	 pc	 #268435460	"; 0x10000004"										
svcmi	0x004d5f54													
eorcc	r4	 r0	 r4	 asr #10										
eorseq	r3	 r7	 r8	 ror r1										
subpl	r5	 r1	 #88	"; 0x58"										
subpl	r5	 r7	 pc	 asr r8										
cmppl	r0	 #292	"; 0x124"											
ldmdbmi	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 sp}^	"; <UNPREDICTABLE>"				
subscs	r5	 r2	 lr	 asr #8										
svcpl	0x00535058													
svcmi	0x00495047													
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subeq	r4	 r4	 pc	 asr r9										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmppl	r0	 #99614720	"; 0x5f00000"											
cmppl	pc	 #805306372	"; 0x30000004"											
strbmi	r5	 [r9]	 #-596	"; 0xfffffdac"										
stmdbmi	r2	 {r0	 r2	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
eorcc	r2	 r8	 #84	"; 0x54"										
stmdapl	r0	 {r4	 r5	 r8	 fp	 sp}								
svcpl	0x00474552													
eorscs	r5	 r9	 r3	 asr #32										
subspl	r0	 r8	 #57	"; 0x39"										
cmpmi	pc	 #18087936	"; 0x1140000"											
eorscs	r3	 r2	 r0	 asr r1										
svcpl	0x00003231													
stmdbvs	pc!	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 sl	 fp	 sp	 lr}^	"; <UNPREDICTABLE>"	
cdpvs	12	6	 cr6	 cr9	 cr14	 {3}								
svcpl	0x005f2065													
rsbsvc	r7	 r4	 #1627389952	"; 0x61000000"										
ldrbtvc	r6	 [r5]	 #-617	"; 0xfffffd97"										
subscs	r5	 pc	 r5	 ror #30										
svcpl	0x005f2828													
cdpvs	15	6	 cr6	 cr9	 cr14	 {3}								
strbvs	r6	 [lr	 #-2412]!	"; 0xfffff694"										
stmdbcs	r9!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 ip	 lr}^			
cmpmi	ip	 pc	 asr r3											
svcmi	0x005f4556													
subscs	r4	 r9	 lr	 asr #24										
ldmdacc	r5!	 {r0	 r4	 r5	 r8	 ip	 sp}							
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
cmpmi	ip	 pc	 asr r6											
subsmi	r4	 pc	 #5439488	"; 0x530000"										
subscs	r5	 r9	 r5	 asr r3										
		"; <UNDEFINED> instruction: 0x36323131"												
svcpl	0x005f004c													
rsbsvc	r7	 r4	 #1627389952	"; 0x61000000"										
ldrbtvc	r6	 [r5]	 #-617	"; 0xfffffd97"										
ldrbvc	r5	 [r0	 #-3941]!	"; 0xfffff09b"										
svcpl	0x005f6572													
stclvs	0	 cr0	 [r1]	 #-128	"; 0xffffff80"									
cmnvs	r3	 ip	 ror #30											
bvc	1a66598 <__undef_stack+0x19545d8>													
svcpl	0x00202965													
ldmdbvs	r5!	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 sp	 lr}^				
cdpvs	4	6	 cr7	 cr9	 cr12	 {3}								
stfvse	f6	 [ip]	 #-380	"; 0xfffffe84"										
stmdacs	r1!	 {r0	 r1	 r2	 r3	 r5	 r6	 r8	 r9	 sp	 lr}^			
ldrbvs	r6	 [sl	 #-2419]!	"; 0xfffff68d"										
cmppl	r8	 #41	"; 0x29"											
stmdbmi	r7	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
subpl	r5	 r3	 r3	 asr #30										
strbpl	r5	 [lr	 #-3925]	"; 0xfffff0ab"										
cmpmi	sp	 sp	 asr #30											
eorcc	r4	 r0	 r3	 asr fp										
eorscc	r3	 r0	 r8	 ror r0										
ldrmi	r3	 [r0	 #-48]!	"; 0xffffffd0"										
subspl	r0	 r8	 r0	 lsr r0										
subspl	r5	 pc	 r1	 asr #4										
ldrbpl	r3	 [pc]	 #-1875	"; 993c <SLCRlockKey+0x22c1>"										
subscc	r4	 pc	 r4	 asr r3	"; <UNPREDICTABLE>"									
		"; <UNDEFINED> instruction: 0x5645445f"												
svcpl	0x00454349													
eorcc	r4	 r0	 r9	 asr #8										
cmpvc	pc	 #0	30											
ldmdbvs	r4!	 {r0	 r2	 r5	 r6	 r8	 r9	 sp	 lr}^					
stmdavc	r8!	 {r0	 r1	 r2	 r3	 r5	 r6	 r9	 sl	 fp	 sp	 lr}		
svcpl	0x005f2029													
rsbsvc	r7	 r4	 #1627389952	"; 0x61000000"										
ldrbtvc	r6	 [r5]	 #-617	"; 0xfffffd97"										
ldmdacs	pc	 {r0	 r2	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"		
cmpvc	pc	 #40	30	"; 0xa0"										
ldmdbvs	r4!	 {r0	 r2	 r5	 r6	 r8	 r9	 sp	 lr}^					
svcpl	0x005f6e6f													
stmdbcs	r9!	 {r3	 r5	 fp	 ip	 sp	 lr}							
cdpmi	0	4	 cr0	 cr9	 cr9	 {1}								
cmpmi	r6	 r4	 asr pc											
ldrtcc	r5	 [r6]	 #-1107	"; 0xfffffbad"										
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
strbpl	r4	 [lr]	 #-2336	"; 0xfffff6e0"										
cmpmi	r5	 pc	 asr ip											
ldrtcc	r5	 [r6]	 #-1107	"; 0xfffffbad"										
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
cmpmi	pc	 #205520896	"; 0xc400000"											
subspl	r4	 r4	 #1264	"; 0x4f0"										
cmppl	pc	 #20224	"; 0x4f00"											
stmdbmi	r2	 {r0	 r1	 r2	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^		
ldmdavc	r0!	 {r2	 r4	 r6	 sp}									
eorscc	r3	 r0	 r0	 lsr r0										
eorscc	r3	 r0	 r0	 lsr r4										
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
subsmi	r4	 r0	 #380	"; 0x17c"										
svcpl	0x00425241													
blmi	1499f0c <__undef_stack+0x1387f4c>													
strbpl	r4	 [pc]	 #-3679	"; 99d0 <SLCRlockKey+0x2355>"										
cmpmi	lr	 pc	 asr r5											
strbmi	r4	 [r5]	 #-3138	"; 0xfffff3be"										
ldrcc	r3	 [r1	 -r0	 lsr #2]!										
subspl	r0	 r8	 r8	 lsr r0										
subcc	r5	 ip	 #332	"; 0x14c"										
ldmdbmi	pc	 {r0	 r1	 r6	 r8	 r9	 lr}^	"; <UNPREDICTABLE>"						
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
ldrtcc	r2	 [r3]	 #-68	"; 0xffffffbc"										
subsvc	r5	 pc	 r0	 lsl #30										
cmnvs	r6	 r4	 ror r2											
rsbcs	r7	 r5	 ip	 ror #10										
cmpmi	r0	 r0	 lsl #16											
cmppl	r8	 #328	"; 0x148"											
svcpl	0x00535044													
ldrbmi	r5	 [r3]	 #-3888	"; 0xfffff0d0"										
cmpmi	pc	 #292	"; 0x124"											
ldrbmi	r4	 [pc]	 -ip	 asr #22										
svcpl	0x00514552													
strcc	r5	 [r0	 #-2632]!	"; 0xfffff5b8"										
eorscc	r3	 r0	 r0	 lsr r0										
eorseq	r3	 r0	 r0	 lsr r0										
subpl	r5	 r1	 #88	"; 0x58"										
stclmi	8	 cr5	 [r5	 #-380]	"; 0xfffffe84"									
cmppl	r0	 #67108865	"; 0x4000001"											
		"; <UNDEFINED> instruction: 0x575f305f"												
svcpl	0x00454b41													
subspl	r4	 r4	 #1168	"; 0x490"										
cmppl	r0	 #32	16	"; 0x200000"										
stclmi	7	 cr4	 [r5	 #-380]	"; 0xfffffe84"									
cmpmi	r7	 r0	 lsr pc											
ldmdbmi	pc	 {r0	 r1	 r3	 r6	 r8	 sl	 lr}^	"; <UNPREDICTABLE>"					
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
subspl	r0	 r8	 #68	"; 0x44"										
ldrbmi	r4	 [pc]	 -r5	 asr #14										
strbmi	r5	 [r9]	 #-848	"; 0xfffffcb0"										
subpl	r5	 r1	 #95	"; 0x5f"										
cmpmi	sp	 r4	 asr pc											
stmdacs	r0!	 {r0	 r1	 r4	 r6	 r8	 r9	 fp	 lr}					
		"; <UNDEFINED> instruction: 0x46467830"												
eorscs	r3	 ip	 r0	 lsr #24										
ldmdbmi	r3	 {r1	 r2	 r6	 ip	 lr}^								
cmpmi	r0	 r4	 asr #30											
subsmi	r5	 pc	 #1375731712	"; 0x52000000"										
eoreq	r5	 r9	 r9	 asr #8										
strbvc	r5	 [r3	 #-856]!	"; 0xfffffca8"										
strbvs	r6	 [sp	 #-2388]!	"; 0xfffff6ac"										
svcvs	0x004c5f72													
ldmdbvs	r4	 {r0	 r5	 r6	 sl	 sp	 lr}^							
ldmdacs	r2!	 {r0	 r2	 r3	 r5	 r6	 r8	 sl	 sp	 lr}^				
ldrbtvc	r6	 [r3]	 #-3657	"; 0xfffff1b7"										
strbvs	r6	 [r3	 #-3681]!	"; 0xfffff19f"										
cfldrdcs	mvd7	 [r2]	 #-320	"; 0xfffffec0"										
strbvc	r6	 [ip	 #-342]!	"; 0xfffffeaa"										
stmdapl	r0!	 {r0	 r2	 r5	 r6	 r8	 fp	 sp}						
ldrbtpl	r6	 [r5]	 #-851	"; 0xfffffcad"										
rsbvc	r6	 r5	 #6720	"; 0x1a40"										
ldmdbvs	r2!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 ip	 lr}^		
ldrbvs	r6	 [r2	 #-1396]	"; 0xfffffa8c"										
stmdbmi	r8!	 {r0	 r1	 r2	 r5	 r6	 fp	 sp}						
cmnvs	r4	 lr	 ror #6											
rsbpl	r6	 r5	 lr	 ror #6										
sfmcs	f7	4	 [r9	 #-464]!	"; 0xfffffe30"									
mcrvs	3	3	 r4	 cr15	 cr14	 {1}								
cdpcs	9	6	 cr6	 cr7	 cr6	 {3}								
ldrbvs	r6	 [r3	 #-322]!	"; 0xfffffebe"										
rsbvc	r6	 r4	 #1090519040	"; 0x41000000"										
cmppl	r8	 #44	"; 0x2c"											
ldmdbmi	r4	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
svcpl	0x0052454d													
strbmi	r4	 [r1]	 #-3916	"; 0xfffff0b4"										
		"; <UNDEFINED> instruction: 0x46464f5f"												
cfldr64cs	mvdx4	 [r4]	 {83}	"; 0x53"										
stclvs	6,00E+00	 cr5	 [r1]	 #-128	"; 0xffffff80"									
eoreq	r6	 r9	 r5	 ror r5										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
strbpl	r5	 [sp	 #-95]	"; 0xffffffa1"										
cmppl	pc	 #95	"; 0x5f"											
ldmdbmi	r8	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 lr}^					
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
ldmdbcc	r8!	 {r1	 r2	 r6	 fp	 ip	 sp}							
eorscc	r3	 r0	 r1	 lsr r0										
mcrrmi	8	0	 r5	 r9	 cr0									
ldmdbmi	r2	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 lr}^					
svcpl	0x0046544e													
stmdapl	r0	 {r3	 r6	 sp}										
ldrbpl	r5	 [pc	 #-848]	"; 97e4 <SLCRlockKey+0x2169>"										
cmpcc	r4	 r1	 asr #4											
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subcs	r4	 r4	 pc	 asr r9										
stmdapl	r0	 {r3	 r4	 r5	 r9	 ip	 sp}							
		"; <UNDEFINED> instruction: 0x47756353"												
cmpmi	pc	 #-1543503871	"; 0xa4000001"											
subsvc	r5	 r7	 #80	10	"; 0x14000000"									
rsbpl	r7	 r5	 #1761607680	"; 0x69000000"										
stmdbmi	r8!	 {r0	 r2	 r5	 r6	 r8	 r9	 sl	 sp	 lr}				
cmnvs	r4	 lr	 ror #6											
rsbpl	r6	 r5	 lr	 ror #6										
eorpl	r7	 ip	 #116	4	"; 0x40000007"									
strbvs	r6	 [pc]	 -r5	 ror #14										
strbtvc	r7	 [r5]	 #-870	"; 0xfffffc9a"										
strbtvc	r4	 [r1]	 #-1068	"; 0xfffffbd4"										
stmdacs	r0!	 {r0	 r5	 r6	 r8	 fp	 sp}							
strbvc	r5	 [r3	 #-856]!	"; 0xfffffca8"										
svcpl	0x00636947													
strbtvc	r7	 [r9]	 #-599	"; 0xfffffda9"										
strbvs	r5	 [r5	 -r5	 ror #4]!										
stmdbmi	r8!	 {r3	 r5	 fp	 sp}									
cmnvs	r4	 lr	 ror #6											
rsbpl	r6	 r5	 lr	 ror #6										
sfmcs	f7	4	 [r9	 #-464]!	"; 0xfffffe30"									
mcrvs	3	3	 r4	 cr15	 cr14	 {1}								
stclcs	9	 cr6	 [r7	 #-408]!	"; 0xfffffe68"									
ldrbvc	r4	 [r0	 #-830]!	"; 0xfffffcc2"										
ldrbvs	r6	 [r3	 #-322]!	"; 0xfffffebe"										
rsbvc	r6	 r4	 #1090519040	"; 0x41000000"										
ldmdbcs	r3!	 {r0	 r2	 r5	 r6	 r8	 r9	 ip	 sp	 lr}^				
eorpl	r2	 r8	 #44	"; 0x2c"										
strbvs	r6	 [pc]	 -r5	 ror #14										
strbtvc	r7	 [r5]	 #-870	"; 0xfffffc9a"										
stmdacs	r0!	 {r0	 r3	 r5	 sl	 fp	 sp}							
eorscc	r7	 r3	 #40	10	"; 0xa000000"									
strbtvc	r4	 [r1]	 #-1065	"; 0xfffffbd7"										
stmdbcs	r9!	 {r0	 r5	 r6	 r8	 fp	 sp}							
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r6	 r7	 asr #30										
svcpl	0x00524353													
subcs	r4	 r3	 r9	 asr #30										
stfccs	f3	 [r0]	 #-160	"; 0xffffff60"										
ldmdbcs	r0!	 {r2	 r3	 r4	 r5	 sp}								
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 #284	"; 0x11c"										
teqvs	r0	 #268435459	"; 0x10000003"											
eorseq	r3	 r2	 r2	 ror r1										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
cmpmi	r4	 #1593835520	"; 0x5f000000"											
ldrbmi	r3	 [pc]	 #-607	"; 9c00 <SLCRlockKey+0x2585>"										
movtmi	r5	 #38469	"; 0x9645"											
strbmi	r5	 [r9]	 #-3909	"; 0xfffff0bb"										
stmdapl	r0	 {r5	 r9	 ip	 sp}									
ldrbpl	r4	 [r5]	 #-851	"; 0xfffffcad"										
subpl	r4	 r5	 #4672	"; 0x1240"										
strbpl	r4	 [pc	 #-863]	"; 98b9 <SLCRlockKey+0x223e>"										
subpl	r5	 r5	 #1308622848	"; 0x4e000000"										
		"; <UNDEFINED> instruction: 0x46464f5f"												
subscs	r4	 r4	 r3	 asr r5										
ldrtcc	r7	 [r0]	 #-2096	"; 0xfffff7d0"										
cmpmi	r0	 r0	 lsl #16											
ldrbmi	r5	 [r8	 #-3922]	"; 0xfffff0ae"										
subpl	r4	 r3	 sp	 asr #2										
svcpl	0x00305f53													
strbpl	r4	 [r5]	 #-3653	"; 0xfffff1bb"										
blmi	131a9bc <__undef_stack+0x12089fc>													
ldrbmi	r4	 [r2	 #-1631]	"; 0xfffff9a1"										
bpl	122198c <__undef_stack+0x110f9cc>													
ldrcc	r3	 [r2	 #-288]!	"; 0xfffffee0"										
eorscc	r3	 r0	 r0	 lsr r0										
stmdapl	r0	 {r4	 r5	 ip	 sp}									
svcpl	0x00524150													
		"; <UNDEFINED> instruction: 0x47554353"												
cmppl	pc	 #603979777	"; 0x24000001"											
mcrrmi	14	4	 r4	 r7	 cr9									
strbmi	r5	 [r4	 #-3909]	"; 0xfffff0bb"										
strbmi	r4	 [r3	 #-2390]	"; 0xfffff6aa"										
subcs	r4	 r4	 pc	 asr r9										
subspl	r0	 r8	 r0	 lsr r0										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
subpl	r5	 r3	 r4	 asr r4										
svcpl	0x00315f53													
ldrbmi	r4	 [r3	 #-322]	"; 0xfffffebe"										
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbtmi	r3	 [r8]	 -r0	 lsr #32										
teqcc	r0	 r8	 lsr r0											
eorseq	r3	 r4	 r0	 lsr r0										
svcpl	0x00535058													
svcmi	0x00494453													
cmpmi	r2	 r1	 lsr pc											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
eorcc	r5	 r0	 r4	 asr #4										
teqcc	r0	 r8	 ror r5											
eorscc	r3	 r0	 r0	 lsr r1										
cmppl	r8	 #48	"; 0x30"											
stmdbmi	r7	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
movtmi	r5	 #40771	"; 0x9f43"											
subspl	r5	 r9	 pc	 asr r4										
strbmi	r5	 [pc]	 -r5	 asr #30										
strbpl	r5	 [r5]	 #-838	"; 0xfffffcba"										
rsbscc	r3	 r8	 r0	 lsr #32										
eorscc	r3	 r0	 r0	 lsr r0										
eorseq	r3	 r4	 r0	 lsr r0										
cfstrdmi	mvd5	 [r9	 #-284]	"; 0xfffffee4"										
cmpmi	pc	 #1342177284	"; 0x50000004"											
strbpl	r5	 [lr]	 #-1359	"; 0xfffffab1"										
lfmmi	f5	2	 [pc]	 {69}	"; 0x45"									
subpl	r5	 r5	 #20709376	"; 0x13c0000"										
		"; <UNDEFINED> instruction: 0x46464f5f"												
subscs	r4	 r4	 r3	 asr r5										
eorscc	r7	 r0	 r0	 lsr r8										
cmpvs	r3	 #0	16											
cmnvs	r9	 #30670848	"; 0x1d40000"											
cmnvc	r9	 #1593835520	"; 0x5f000000"											
ldmdbvs	r2!	 {r2	 r4	 r5	 r6	 r8	 r9	 sl	 ip	 lr}^				
ldrbvs	r6	 [r2	 #-1396]	"; 0xfffffa8c"										
cdpvs	8	4	 cr2	 cr9	 cr7	 {3}								
mcrvs	4	3	 r7	 cr1	 cr3	 {3}								
ldrbvc	r6	 [r0]	 #-1379	"; 0xfffffa9d"										
ldrbvs	r2	 [r2	 #-3186]	"; 0xfffff38e"										
strbtvs	r4	 [r6]	 -r7	 ror #30										
cfldr64cs	mvdx6	 [r4]	 #-460	"; 0xfffffe34"										
cmnvs	r4	 r4	 asr #2											
stmdapl	r8!	 {r0	 r3	 r5	 sp}									
		"; <UNDEFINED> instruction: 0x47756353"												
ldrbpl	r6	 [pc	 -r9	 ror #6]										
ldrbvs	r6	 [r4	 #-2418]!	"; 0xfffff68e"										
stmdacs	r7!	 {r1	 r4	 r6	 r8	 sl	 sp	 lr}^						
cdpvs	8	4	 cr2	 cr9	 cr8	 {1}								
mcrvs	4	3	 r7	 cr1	 cr3	 {3}								
ldrbvc	r6	 [r0]	 #-1379	"; 0xfffffa9d"										
mcrcc	9	1	 r2	 cr13	 cr2	 {3}								
strbtvs	r6	 [lr]	 -r3	 asr #30										
cdpcc	7	2	 cr6	 cr13	 cr9	 {3}								
ldrbtvc	r6	 [r3]	 #-2372	"; 0xfffff6bc"										
ldrbvs	r6	 [r3	 #-322]!	"; 0xfffffebe"										
rsbvc	r6	 r4	 #1090519040	"; 0x41000000"										
ldmdbcs	r3!	 {r0	 r2	 r5	 r6	 r8	 r9	 ip	 sp	 lr}^				
eorpl	r2	 r8	 #44	"; 0x2c"										
strbvs	r6	 [pc]	 -r5	 ror #14										
strbtvc	r7	 [r5]	 #-870	"; 0xfffffc9a"										
stmdacs	r0!	 {r0	 r3	 r5	 sl	 fp	 sp}							
eorscc	r7	 r3	 #40	10	"; 0xa000000"									
strbtvc	r4	 [r1]	 #-1065	"; 0xfffffbd7"										
stmdbcs	r9!	 {r0	 r5	 r6	 r8	 fp	 sp}							
cmpmi	r3	 #0	16											
movtmi	r4	 #38741	"; 0x9755"											
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 lr}^					
eorscc	r4	 r1	 #2080374785	"; 0x7c000001"										
movtpl	r4	 #7519	"; 0x1d5f"											
ldmdavc	r0!	 {r0	 r1	 r3	 r6	 sp}								
eorscc	r3	 r0	 r0	 lsr r0										
eorscc	r3	 r0	 r1	 lsr r0										
cmpmi	r3	 #0	16											
movtmi	r4	 #38741	"; 0x9755"											
eoreq	r4	 r0	 pc	 asr r8										
svcmi	0x00505f5f													
svcpl	0x00584953													
ldmdbmi	r3	 {r1	 r2	 r4	 r6	 r8	 fp	 lr}^						
subcs	r4	 r5	 r2	 asr #24										
ldmdacc	r0!	 {r1	 r4	 r5	 ip	 sp}								
stmdapl	r0	 {r4	 r5	 r8	 fp	 ip	 sp}							
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
strbpl	r4	 [r1]	 #-1119	"; 0xfffffba1"										
ldmdbpl	r3	 {r0	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^					
subsmi	r4	 pc	 #939524097	"; 0x38000001"										
ldmdbmi	r2	 {r0	 r6	 r9	 ip	 lr}^								
eorcs	r5	 r0	 #1342177284	"; 0x50000004"										
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldccs	3	 cr6	 [r7]	 #-128	"; 0xffffff80"									
eorscc	r6	 r1	 r0	 lsr #6										
eorscs	r2	 r4	 #44	"; 0x2c"										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r6	 r7	 asr #30										
svcpl	0x00444953													
svcpl	0x00564552													
subscs	r4	 r4	 r2	 asr #18										
eoreq	r3	 r9	 r8	 lsr #32										
ldrbvs	r5	 [r2	 #-3935]!	"; 0xfffff0a1"										
mrcvs	5	3	 r7	 cr2	 cr4	 {3}								
		"; <UNDEFINED> instruction: 0x77745f73"												
rsbcs	r6	 r5	 r9	 ror #6										
strbtvc	r5	 [r1]	 #-3935	"; 0xfffff0a1"										
rsbvs	r7	 r9	 #116	4	"; 0x40000007"									
svcpl	0x00657475													
svcpl	0x0028285f													
strbtvc	r7	 [r5]	 #-607	"; 0xfffffda1"										
cmnvc	lr	 #1342177287	"; 0x50000007"											
ldmdbvs	r7!	 {r0	 r1	 r2	 r3	 r4	 r6	 sl	 ip	 sp	 lr}^			
svcpl	0x005f6563													
stmdapl	r0	 {r0	 r3	 r5	 r8	 fp	 sp}							
mrcmi	3	2	 r5	 cr15	 cr0	 {2}								
svcpl	0x00444e41													
ldrbmi	r4	 [r3	 #-322]	"; 0xfffffebe"										
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbmi	r3	 [r8	 #-32]!	"; 0xffffffe0"										
eorscc	r3	 r0	 r1	 lsr r0										
eorseq	r3	 r0	 r0	 lsr r0										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
svcpl	0x00565f35													
strbmi	r4	 [r1	 -r6	 asr #24]										
cmpmi	r4	 pc	 asr r3											
subscs	r5	 r3	 r4	 asr r5										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
stmdbcc	r3!	 {r5	 sp}^											
cmncc	r3	 ip	 lsr #32											
teqcc	r0	 #12800	"; 0x3200"											
cmppl	r8	 #34	"; 0x22"											
stmdbvs	r7	 {r0	 r1	 r5	 r6	 r8	 sl	 ip	 sp	 lr}^				
ldrbvs	r5	 [r2	 #-3939]	"; 0xfffff09d"										
ldrbvs	r6	 [r2	 #-1121]	"; 0xfffffb9f"										
cmpvs	r2	 r7	 ror #16											
strbvs	r6	 [r1]	 #-1395	"; 0xfffffa8d"										
cmnvc	r5	 #100	4	"; 0x40000006"										
ldrbvs	r2	 [r2	 #-3187]	"; 0xfffff38d"										
strbtvs	r4	 [r6]	 -r7	 ror #30										
ldmdbcs	r4!	 {r0	 r1	 r4	 r5	 r6	 r8	 sl	 sp	 lr}^				
ldmdbvs	r8	 {r5	 fp	 sp}^										
cdpvs	15	4	 cr5	 cr9	 cr12	 {3}								
stmdacs	r8!	 {r0	 r1	 r4	 r5	 r9	 ip	 sp}						
ldrbvs	r6	 [r3	 #-322]!	"; 0xfffffebe"										
rsbvc	r6	 r4	 #1090519040	"; 0x41000000"										
ldmdbcs	r3!	 {r0	 r2	 r5	 r6	 r8	 r9	 ip	 sp	 lr}^				
stmdacs	r0!	 {r5	 r8	 r9	 fp	 sp}								
svcmi	0x00676552													
ldrbvs	r6	 [r3	 #-1638]!	"; 0xfffff99a"										
stmdbcs	r9!	 {r2	 r4	 r5	 r6	 r8	 fp	 sp}						
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
mcrmi	14	2	 r4	 cr1	 cr15	 {2}								
cmpmi	r3	 r4	 asr #30											
svcpl	0x00454843													
svcmi	0x00525245													
ldrtcc	r2	 [r1]	 #-82	"; 0xffffffae"										
subeq	r3	 ip	 r5	 lsr r0										
svcpl	0x00535058													
svcmi	0x00494453													
mcrmi	15	2	 r5	 cr9	 cr0	 {1}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
eorseq	r3	 r6	 r0	 lsr #10										
svcpl	0x00545358													
svcpl	0x00414d44													
subsmi	r4	 pc	 #21757952	"; 0x14c0000"										
svcmi	0x004c5f44													
strbmi	r4	 [r5]	 #-2883	"; 0xfffff4bd"										
ldmdacc	r1!	 {r5	 r8	 sl	 ip	 sp}								
ldrbpl	r0	 [r8]	 #-76	"; 0xffffffb4"										
mrrcmi	15	4	 r5	 r4	 cr3									
		"; <UNDEFINED> instruction: 0x464f5f52"												
strbpl	r5	 [r5]	 #-838	"; 0xfffffcba"										
stmdapl	r0	 {r5	 sl	 ip	 sp}									
ldmdbmi	pc	 {r0	 r1	 r4	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
ldrbpl	r4	 [pc]	 #-841	"; 9f40 <SLCRlockKey+0x28c5>"										
stmdbmi	r6	 {r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
subspl	r4	 pc	 #280	"; 0x118"										
subspl	r4	 pc	 #18087936	"; 0x1140000"										
strbpl	r5	 [r5]	 #-837	"; 0xfffffcbb"										
subspl	r4	 r2	 #398458880	"; 0x17c00000"										
teqcc	r0	 pc	 asr #4											
eorseq	r3	 r0	 r0	 lsr r8										
svcpl	0x004c4958													
strbmi	r5	 [r3	 #-2117]	"; 0xfffff7bb"										
svcmi	0x00495450													
mcrrmi	15	4	 r5	 r1	 cr14									
stmdapl	r8!	 {r2	 r3	 r6	 sp}									
svcpl	0x00474552													
subspl	r5	 r3	 #67	"; 0x43"										
cmppl	r9	 pc	 asr r6											
cmpmi	lr	 pc	 asr r5											
subcs	r4	 r5	 r2	 asr #24										
subspl	r2	 r8	 #124	"; 0x7c"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00525350													
svcpl	0x00515249													
submi	r4	 r1	 #1104	"; 0x450"										
eoreq	r4	 r9	 ip	 asr #10										
svcpl	0x00545358													
cmpmi	r4	 #1168	"; 0x490"											
mcrmi	3	2	 r4	 cr15	 cr15	 {2}								
strbpl	r4	 [r3]	 #-1358	"; 0xfffffab2"										
subspl	r4	 r2	 #398458880	"; 0x17c00000"										
teqcc	r0	 pc	 asr #4											
eorseq	r3	 r2	 r2	 lsr r0										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
movtmi	r5	 #50015	"; 0xc35f"											
svcpl	0x00305f52													
stmdapl	r1	 {r0	 r1	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
cmpmi	r2	 r9	 asr #30											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
eorcc	r5	 r0	 r4	 asr #4										
eorscc	r4	 r8	 r8	 ror r6										
eorscc	r3	 r0	 r0	 lsr r0										
cmppl	r8	 #48	"; 0x30"											
svcmi	0x004e5f54													
strbpl	r4	 [r1]	 #-1119	"; 0xfffffba1"										
teqcc	r1	 #65	"; 0x41"											
subspl	r0	 r8	 ip	 asr #32										
cmppl	pc	 #268435460	"; 0x10000004"											
ldrbmi	r5	 [r7]	 #-1347	"; 0xfffffabd"										
mcrmi	15	2	 r5	 cr9	 cr4	 {2}								
stmdapl	r0!	 {r2	 r4	 r6	 r9	 ip	 lr}							
cmppl	pc	 #80	6	"; 0x40000001"										
ldrbpl	r5	 [pc	 -r3	 asr #10]										
ldmdbmi	pc	 {r2	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"							
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
subspl	r0	 r8	 #68	"; 0x44"										
cmpmi	pc	 #18087936	"; 0x1140000"											
eorscs	r3	 r0	 r0	 asr r1										
stmdapl	r0	 {r0	 r4	 r5	 ip	 sp}								
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
mcrmi	13	2	 r4	 cr15	 cr15	 {2}								
subpl	r5	 pc	 #1224736768	"; 0x49000000"										
movtmi	r5	 #22111	"; 0x565f"											
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r5	 [r1]	 #-3909	"; 0xfffff0bb"										
eorcs	r5	 r0	 #68	4	"; 0x40000004"									
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldfcss	f3	 [r2]	 #-396	"; 0xfffffe74"										
rsbcc	r2	 r3	 r0	 lsr #32										
eorscs	r2	 r1	 #44	"; 0x2c"										
cmppl	r0	 #0	16											
strbpl	r5	 [sp	 #-95]	"; 0xffffffa1"										
mcrmi	15	2	 r5	 cr9	 cr1	 {1}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
eorseq	r3	 r8	 r0	 lsr #6										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
cmpmi	r4	 #1593835520	"; 0x5f000000"											
ldrbpl	r3	 [pc]	 #-351	"; a080 <SLCRlockKey+0x2a05>"										
cmpmi	pc	 #84	6	"; 0x50000001"										
ldrbmi	r4	 [pc]	 -ip	 asr #22										
svcpl	0x00514552													
teqcc	r0	 r8	 asr #20											
teqcc	r1	 r1	 lsr r1											
ldrcc	r3	 [r1	 #-305]!	"; 0xfffffecf"										
cmppl	r0	 #0	16											
		"; <UNDEFINED> instruction: 0x4750465f"												
ldmdbmi	pc	 {r0	 r6	 r9	 ip	 sp}^	"; <UNPREDICTABLE>"							
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
teqcc	r6	 #68	"; 0x44"											
ldclvs	8	 cr5	 [r4	 #-0]										
rsbsvc	r4	 r4	 #-939524095	"; 0xc8000001"										
strbtvc	r4	 [r5]	 #-1887	"; 0xfffff8a1"										
strbvs	r6	 [sp	 #-2388]!	"; 0xfffff6ac"										
strbvc	r4	 [pc	 #-882]!	"; 9d4e <SLCRlockKey+0x26d3>"										
rsbvc	r7	 r5	 #1845493760	"; 0x6e000000"										
stmdacs	r7!	 {r1	 r4	 r6	 r8	 sl	 sp	 lr}^						
ldrbvs	r6	 [r3	 #-322]!	"; 0xfffffebe"										
rsbvc	r6	 r4	 #1090519040	"; 0x41000000"										
ldclcs	3	 cr7	 [r3]	 #-404	"; 0xfffffe6c"									
cmnmi	r2	 #84	26	"; 0x1500"										
strbvc	r7	 [lr	 #-628]	"; 0xfffffd8c"										
rsbvc	r6	 r5	 #-805306362	"; 0xd0000006"										
ldrbpl	r2	 [r8]	 #-41	"; 0xffffffd7"										
strbvc	r7	 [r3]	 #-621	"; 0xfffffd93"										
ldrbvs	r5	 [r2	 #-3954]	"; 0xfffff08e"										
ldrbvs	r6	 [r2	 #-1121]	"; 0xfffffb9f"										
eormi	r2	 r8	 #6750208	"; 0x670000"										
cmnmi	r5	 r1	 ror #6											
ldrbvs	r6	 [r2	 #-1124]!	"; 0xfffffb9c"										
stccs	3	 cr7	 [r9]	 #-460	"; 0xfffffe34"									
ldclvs	8	 cr2	 [r4	 #-128]	"; 0xffffff80"									
rsbsvc	r4	 r4	 #-939524095	"; 0xc8000001"										
rsbvs	r7	 sp	 #327155712	"; 0x13800000"										
sfmcs	f7	4	 [r9]	 #-404	"; 0xfffffe6c"									
cmpmi	r4	 #32	16	"; 0x200000"										
subpl	r5	 r3	 #1593835520	"; 0x5f000000"										
		"; <UNDEFINED> instruction: 0x46464f5f"												
ldmdbcs	r4	 {r0	 r1	 r4	 r6	 r8	 sl	 lr}^						
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
stmdbmi	r6	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 lr}^					
ldrbmi	r4	 [pc	 #-3910]	"; 91e6 <SLCRlockKey+0x1b6b>"										
subpl	r5	 pc	 #536870917	"; 0x20000005"										
ldrtcc	r3	 [r0]	 #-1312	"; 0xfffffae0"										
subspl	r0	 r8	 #76	"; 0x4c"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00525350													
stmdbmi	r2	 {r1	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
ldmdavc	r0!	 {r2	 r4	 r6	 sp}									
eorscc	r3	 r0	 r4	 lsr r0										
eorscc	r3	 r0	 r0	 lsr r0										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
strbpl	r5	 [sp]	 -r7	 asr #30										
svcpl	0x00305246													
strbmi	r4	 [pc]	 #-3410	"; a160 <SLCRlockKey+0x2ae5>"										
cmpmi	sp	 r5	 asr #30											
stmdacs	r0!	 {r0	 r1	 r4	 r6	 r8	 r9	 fp	 lr}					
subcs	r7	 r6	 r0	 lsr r8										
stmdapl	r0!	 {r2	 r3	 r4	 r5	 sl	 fp	 ip	 sp}					
svcpl	0x00474552													
subpl	r5	 r6	 #80740352	"; 0x4d00000"										
ldclmi	15	 cr5	 [r2	 #-192]	"; 0xffffff40"									
svcpl	0x0045444f													
ldmdbcs	r4	 {r1	 r6	 r8	 fp	 lr}^								
cmpvs	pc	 #0	30											
cmnvs	r4	 pc	 ror #28											
rsbvc	r6	 r5	 #1680	"; 0x690"										
stmdavc	r8!	 {r0	 r1	 r2	 r3	 r5	 r6	 r9	 sl	 sp	 lr}			
stcvs	3	 cr7	 [ip	 #-176]!	"; 0xffffff50"									
blvc	a12240 <__undef_stack+0x900280>													
cdpvs	3	6	 cr6	 cr15	 cr0	 {1}								
		"; <UNDEFINED> instruction: 0x76207473"												
strbtvc	r6	 [r1]	 #-3183	"; 0xfffff391"										
rsbcs	r6	 r5	 r9	 ror #24										
ldmdbvc	r4!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
		"; <UNDEFINED> instruction: 0x666f6570"												
stmdacs	r8!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
bcs	826e5c <__undef_stack+0x714e9c>													
stccs	0	 cr3	 [r9	 #-164]!	"; 0xffffff5c"									
eorcs	r6	 r9	 lr	 lsr sp										
ldmdavc	pc	 {r1	 r3	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"			
stmdacs	r0!	 {r5	 r8	 sl	 fp	 ip	 sp}							
eorscs	r2	 fp	 r8	 ror r9										
strbmi	r5	 [r4	 #-3935]	"; 0xfffff0a1"										
cfstr64mi	mvdx5	 [r1]	 {81}	"; 0x51"										
ldmdacs	r9	 {r0	 r3	 r6	 r9	 sl	 lr}^							
stccs	0	 cr2	 [sl]	 #-460	"; 0xfffffe34"									
svcvs	0x00632820													
rsbscs	r7	 r4	 lr	 ror #6										
smcvs	50934	"; 0xc6f6"												
strbvs	r6	 [ip	 #-2420]!	"; 0xfffff68c"										
cmnvs	r8	 r0	 lsr #6											
stmdbcs	sl!	 {r1	 r4	 r5	 r6	 sp}								
rsbscs	r5	 r8	 pc	 asr pc										
svcpl	0x005f202d													
cmnvc	r6	 #116391936	"; 0x6f00000"											
strbtvs	r7	 [pc]	 -r5	 ror #8										
eorcs	r7	 ip	 r8	 lsr #6										
blcc	a547c4 <__undef_stack+0x942804>													
stmdapl	r0	 {r0	 r2	 r3	 r4	 r5	 r6	 r8	 fp	 sp}				
ldrbmi	r5	 [pc]	 #-848	"; a218 <SLCRlockKey+0x2b9d>"										
svcpl	0x0031414d													
svcpl	0x00544e49													
strtcc	r4	 [r0]	 #-1097	"; 0xfffffbb7"										
subspl	r0	 r8	 r7	 lsr r0										
subspl	r5	 pc	 r1	 asr #4										
cmppl	pc	 #21757952	"; 0x14c0000"											
svcpl	0x00305f44													
ldmdbmi	r6	 {r2	 r6	 r8	 sl	 lr}^								
ldmdbmi	pc	 {r0	 r1	 r6	 r8	 sl	 lr}^	"; <UNPREDICTABLE>"						
eorseq	r2	 r0	 r4	 asr #32										
rsbvc	r5	 sp	 #88	8	"; 0x58000000"									
svcpl	0x00727443													
cmnvs	r3	 r4	 asr #18											
stmdacs	r5!	 {r1	 r5	 r6	 sl	 fp	 sp	 lr}^						
ldrbvs	r6	 [r3	 #-322]!	"; 0xfffffebe"										
rsbvc	r6	 r4	 #1090519040	"; 0x41000000"										
ldclcs	3	 cr7	 [r3]	 #-404	"; 0xfffffe6c"									
cmnmi	r2	 #84	26	"; 0x1500"										
strbvc	r7	 [lr	 #-628]	"; 0xfffffd8c"										
rsbvc	r6	 r5	 #-805306362	"; 0xd0000006"										
ldrbpl	r2	 [r8]	 #-41	"; 0xffffffd7"										
strbvc	r7	 [r3]	 #-621	"; 0xfffffd93"										
subsvc	r5	 r7	 #456	"; 0x1c8"										
rsbpl	r7	 r5	 #1761607680	"; 0x69000000"										
stmdacs	r8!	 {r0	 r2	 r5	 r6	 r8	 r9	 sl	 sp	 lr}				
ldrbvs	r6	 [r3	 #-322]!	"; 0xfffffebe"										
rsbvc	r6	 r4	 #1090519040	"; 0x41000000"										
ldmdbcs	r3!	 {r0	 r2	 r5	 r6	 r8	 r9	 ip	 sp	 lr}^				
strtpl	r2	 [r8]	 #-44	"; 0xffffffd4"										
strbvc	r7	 [r3]	 #-621	"; 0xfffffd93"										
ldclvs	14	 cr4	 [r5	 #-456]!	"; 0xfffffe38"									
ldmdbcs	r2!	 {r1	 r5	 r6	 r8	 sl	 sp	 lr}^						
ldrbpl	r2	 [r8]	 #-44	"; 0xffffffd4"										
cmpmi	r4	 #268	"; 0x10c"											
svcmi	0x005f5253													
ldrbmi	r4	 [r3	 #-1606]	"; 0xfffff9ba"										
stmdacs	r0!	 {r2	 r4	 r6	 sl	 fp	 sp}							
rsbvc	r5	 sp	 #88	8	"; 0x58000000"									
svcpl	0x00727443													
strbtvs	r6	 [r1]	 #-1362	"; 0xfffffaae"										
stmdacs	r7!	 {r1	 r4	 r6	 r8	 sl	 sp	 lr}^						
cmnvc	r1	 #40	4	"; 0x80000002"										
strbtvs	r4	 [r4]	 #-357	"; 0xfffffe9b"										
cmnvc	r3	 #478150656	"; 0x1c800000"											
stmdacs	r0!	 {r0	 r3	 r5	 sl	 fp	 sp}							
cmnmi	r2	 #84	26	"; 0x1500"										
strbvc	r7	 [lr	 #-628]	"; 0xfffffd8c"										
rsbvc	r6	 r5	 #-805306362	"; 0xd0000006"										
stmdapl	r0!	 {r0	 r3	 r5	 sl	 fp	 sp}							
ldrbpl	r4	 [pc]	 #-852	"; a2e0 <SLCRlockKey+0x2c65>"										
svcpl	0x00525343													
movtpl	r4	 #26191	"; 0x664f"											
eorcs	r5	 r9	 r5	 asr #8										
rsbscs	r2	 lr	 r6	 lsr #32										
svcpl	0x00435458													
svcpl	0x00525343													
submi	r4	 r1	 #1104	"; 0x450"										
ldrbpl	r4	 [pc]	 #-1356	"; a300 <SLCRlockKey+0x2c85>"										
lfmmi	f5	2	 [pc	 #-308]	"; a1d0 <SLCRlockKey+0x2b55>"									
stmdbcs	fp	 {r0	 r6	 r8	 r9	 ip	 lr}^							
cmppl	r8	 #41	"; 0x29"											
stmdbmi	r7	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
ldrbmi	r5	 [r0	 #-3907]	"; 0xfffff0bd"										
cmpmi	pc	 #1308622848	"; 0x4e000000"											
lfmmi	f5	2	 [pc	 #-304]	"; a1ec <SLCRlockKey+0x2b71>"									
subcs	r5	 fp	 r1	 asr #6										
eorscc	r7	 r0	 r0	 lsr r8										
eorscc	r3	 r0	 r0	 lsr r0										
stmdapl	r0	 {r4	 r5	 r8	 ip	 sp}								
ldrbmi	r5	 [pc	 #-1107]	"; 9edd <SLCRlockKey+0x2862>"										
subpl	r5	 pc	 #536870917	"; 0x20000005"										
strbpl	r4	 [pc	 #-863]	"; 9fd9 <SLCRlockKey+0x295e>"										
cfldrdmi	mvd5	 [pc	 #-312]	"; a204 <SLCRlockKey+0x2b89>"										
eorcc	r5	 r0	 #4259840	"; 0x410000"										
stmdapl	r0	 {r1	 r4	 r5	 sl	 fp	 lr}							
ldrbmi	r5	 [pc]	 #-1107	"; a348 <SLCRlockKey+0x2ccd>"										
ldrbpl	r4	 [pc]	 #-333	"; a34c <SLCRlockKey+0x2cd1>"										
movtpl	r4	 #57682	"; 0xe152"											
svcpl	0x00524546													
svcmi	0x00525245													
teqcc	r5	 r2	 asr r0											
stmdapl	r0	 {r0	 r4	 r5	 sl	 fp	 lr}							
		"; <UNDEFINED> instruction: 0x465f5453"												
ldmdapl	r4	 {r1	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
subspl	r4	 r2	 #398458880	"; 0x17c00000"										
teqcc	r0	 pc	 asr #4											
eorseq	r3	 r0	 r4	 lsr r0										
svcpl	0x004c4958													
strbmi	r5	 [r3	 #-2117]	"; 0xfffff7bb"										
svcmi	0x00495450													
strbmi	r5	 [r9]	 #-3918	"; 0xfffff0b2"										
strbmi	r5	 [lr]	 #-1375	"; 0xfffffaa1"										
cdpmi	6	4	 cr4	 cr9	 cr5	 {2}								
ldmdbmi	pc	 {r0	 r2	 r6	 sl	 lr}^	"; <UNPREDICTABLE>"							
teqcc	r0	 lr	 asr #8											
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
movtmi	r4	 #39263	"; 0x995f"											
svcpl	0x0052435f													
strbmi	r4	 [r1]	 #-1362	"; 0xfffffaae"										
blmi	10da8b0 <__undef_stack+0xfc88f0>													
subspl	r4	 r2	 #398458880	"; 0x17c00000"										
teqcc	r0	 pc	 asr #4											
eorseq	r3	 r3	 r0	 lsr r8										
movtmi	r5	 #16223	"; 0x3f5f"											
subspl	r5	 r5	 pc	 asr r3										
ldrbpl	r4	 [r2]	 #-3920	"; 0xfffff0b0"										
svcpl	0x005f5f53													
movtmi	r5	 #58694	"; 0xe546"											
teqcc	r0	 pc	 asr pc											
cmppl	r0	 #0	16											
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 lr}^			
cmpmi	r2	 pc	 asr #30											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
eorcc	r5	 r0	 r4	 asr #4										
eorscc	r4	 r0	 r8	 ror r5										
eorscc	r4	 r0	 r0	 lsr r1										
ldrbpl	r0	 [r8]	 #-48	"; 0xffffffd0"										
strbvc	r7	 [r3]	 #-621	"; 0xfffffd93"										
strbvs	r5	 [r7	 #-3954]	"; 0xfffff08e"										
mcrvs	3,00E+00	3	 r4	 cr15	 cr4	 {3}								
sfmvs	f7	2	 [pc]	 #-464	"; a22c <SLCRlockKey+0x2bb1>"									
strbtvc	r7	 [r1]	 #-1107	"; 0xfffffbad"										
ldrbvs	r7	 [r2	 #-885]	"; 0xfffffc8b"										
cmpvs	r2	 r7	 ror #16											
strbvs	r6	 [r1]	 #-1395	"; 0xfffffa8d"										
cmnvc	r5	 #100	4	"; 0x40000006"										
ldclvs	12	 cr2	 [r4	 #-460]	"; 0xfffffe34"									
rsbsvc	r4	 r4	 #-939524095	"; 0xc8000001"										
rsbvs	r7	 sp	 #327155712	"; 0x13800000"										
eorcs	r7	 r9	 r5	 ror #4										
rsbvc	r5	 sp	 #88	8	"; 0x58000000"									
svcpl	0x00727443													
strbtvs	r6	 [r1]	 #-1362	"; 0xfffffaae"										
stmdacs	r7!	 {r1	 r4	 r6	 r8	 sl	 sp	 lr}^						
cmnvc	r1	 #40	4	"; 0x80000002"										
strbtvs	r4	 [r4]	 #-357	"; 0xfffffe9b"										
cmnvc	r3	 #478150656	"; 0x1c800000"											
stmdacs	r0!	 {r0	 r3	 r5	 sl	 fp	 sp}							
cmnmi	r2	 #84	26	"; 0x1500"										
strbvc	r7	 [lr	 #-628]	"; 0xfffffd8c"										
rsbvc	r6	 r5	 #-805306362	"; 0xd0000006"										
stmdapl	r0!	 {r0	 r3	 r5	 sl	 fp	 sp}							
ldrbpl	r4	 [pc]	 #-852	"; a454 <SLCRlockKey+0x2dd9>"										
svcpl	0x00525343													
movtpl	r4	 #26191	"; 0x664f"											
eoreq	r5	 r9	 r5	 asr #8										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
svcmi	0x00445f35													
dvfmiem	f4	 f1	 #5.0											
movtmi	r4	 #12639	"; 0x315f"											
svcpl	0x00535345													
cfldrdmi	mvd5	 [r2]	 {67}	"; 0x43"										
cmncc	r0	 r0	 lsr #4											
eorcc	r2	 r0	 r5	 lsr ip										
eorcc	r2	 r5	 ip	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
eorcs	r2	 r0	 r3	 lsr ip										
eorcs	r3	 ip	 r3	 rrx										
stmdapl	r0	 {r4	 r5	 r9	 sp}									
svcpl	0x00524150													
cmpmi	sp	 r8	 asr r4											
subscc	r5	 pc	 r0	 asr r3	"; <UNPREDICTABLE>"									
mcrmi	4	2	 r4	 cr15	 cr15	 {2}								
cdpmi	15	4	 cr5	 cr9	 cr5	 {2}								
subscc	r5	 pc	 #84	4	"; 0x40000005"									
cmppl	r0	 #32	16	"; 0x200000"										
cmpmi	sp	 pc	 asr r4											
mcrmi	15	2	 r5	 cr9	 cr2	 {1}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
cmpmi	ip	 pc	 asr r6											
mrcmi	8	2	 r4	 cr15	 cr3	 {2}								
cmppl	pc	 #1325400064	"; 0x4f000000"											
svcmi	0x00505055													
strbmi	r5	 [r5]	 #-1106	"; 0xfffffbae"										
teqcc	r1	 #32	2											
stmdapl	r0	 {r1	 r4	 r5	 sl	 fp	 lr}							
ldrbpl	r4	 [r5]	 #-851	"; 0xfffffcad"										
subpl	r4	 r5	 #4672	"; 0x1240"										
mcrmi	3	2	 r4	 cr15	 cr15	 {2}								
sfmmi	f5	2	 [pc]	 {84}	"; 0x54"									
ldrbmi	r5	 [r2	 #-95]	"; 0xffffffa1"										
mcrrmi	3	5	 r4	 r1	 cr3									
lfmmi	f5	2	 [pc	 #-276]	"; a3e8 <SLCRlockKey+0x2d6d>"									
subcs	r5	 fp	 r1	 asr #6										
eorscc	r7	 r0	 r0	 lsr r8										
		"; <UNDEFINED> instruction: 0x46463030"												
stmdapl	r0	 {r4	 r5	 ip	 sp}									
ldmdbmi	pc	 {r4	 r6	 r8	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"						
svcpl	0x00314332													
svcpl	0x00544e49													
stmdacc	r0!	 {r0	 r3	 r6	 sl	 lr}								
subspl	r0	 r8	 #48	"; 0x30"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
ldrbpl	r4	 [r3]	 #-3657	"; 0xfffff1b7"										
cmpmi	r5	 pc	 asr r6											
ldrbmi	r5	 [r2	 #-1364]	"; 0xfffffaac"										
eorcs	r3	 r0	 #2080374785	"; 0x7c000001"										
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldccs	3	 cr6	 [r0]	 #-128	"; 0xffffff80"									
rsbcc	r2	 r3	 #32											
eorscs	r2	 r3	 #44	"; 0x2c"										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
cfldr64mi	mvdx3	 [pc	 #-196]	"; a498 <SLCRlockKey+0x2e1d>"										
ldmdbmi	r4	 {r0	 r2	 r4	 r6	 sl	 fp	 lr}^						
svcmi	0x0052505f													
strbmi	r5	 [r1]	 -r3	 asr #30										
stmdbmi	lr	 {r1	 r2	 r6	 r8	 fp	 lr}^							
eorcs	r5	 r0	 #84	18	"; 0x150000"									
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldccs	3	 cr6	 [r0]	 #-128	"; 0xffffff80"									
rsbcc	r2	 r3	 r0	 lsr #32										
eorscs	r2	 r5	 #44	"; 0x2c"										
cmppl	r0	 #0	16											
subpl	r5	 r5	 #95	"; 0x5f"										
strbmi	r5	 [r8	 #-73]	"; 0xffffffb7"										
svcpl	0x004c4152													
ldrbmi	r4	 [r3	 #-322]	"; 0xfffffebe"										
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbmi	r3	 [r8	 #-32]!	"; 0xffffffe0"										
eorscc	r3	 r0	 r0	 lsr r0										
eorseq	r3	 r0	 r0	 lsr r0										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
ldmdami	r4	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 lr}^				
strbmi	r5	 [lr	 #-581]	"; 0xfffffdbb"										
svcpl	0x00315f54													
subspl	r4	 r4	 #1168	"; 0x490"										
cmppl	r0	 #32	16	"; 0x200000"										
stclmi	7	 cr4	 [r5	 #-380]	"; 0xfffffe84"									
mcrmi	15	2	 r5	 cr9	 cr1	 {1}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
cmpmi	r0	 r0	 lsl #16											
stmdapl	r1	 {r1	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
ldrbpl	r5	 [r1	 #-3913]	"; 0xfffff0b7"										
cmppl	pc	 #1090519040	"; 0x41000000"											
subscc	r4	 pc	 r0	 asr r9	"; <UNPREDICTABLE>"									
subspl	r5	 r9	 pc	 asr r4										
strbmi	r5	 [pc]	 -r5	 asr #30										
ldmdbmi	r8	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 lr}^					
mcrmi	15	2	 r5	 cr9	 cr4	 {1}								
		"; <UNDEFINED> instruction: 0x46524554"												
subcs	r4	 r5	 r1	 asr #6										
cmppl	r8	 #48	"; 0x30"											
stmdbmi	r7	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
subspl	r5	 r0	 #268	"; 0x10c"										
ldmdbmi	r2	 {r0	 r3	 r6	 r8	 r9	 sl	 fp	 lr}^					
svcmi	0x005f5954													
ldrbmi	r4	 [r3	 #-1606]	"; 0xfffff9ba"										
ldmdavc	r0!	 {r2	 r4	 r6	 sp}									
eorscc	r3	 r0	 r0	 lsr r0										
eorscc	r3	 r0	 r0	 lsr r4										
ldrbmi	r5	 [pc]	 #-3840	"; a628 <SLCRlockKey+0x2fad>"										
mcrrmi	6	4	 r5	 pc	 cr5									
cfstrdmi	mvd5	 [r9]	 {65}	"; 0x41"										
ldmdbvc	r4!	 {r0	 r2	 r6	 fp	 sp}^								
		"; <UNDEFINED> instruction: 0x762c6570"												
eorcs	r7	 r9	 r1	 ror #4										
ldmdbvc	r4!	 {r3	 r5	 fp	 sp}^									
stmdacs	r9!	 {r4	 r5	 r6	 r8	 sl	 sp	 lr}						
strbtvc	r6	 [lr]	 #-2421	"; 0xfffff68b"										
svcpl	0x00727470													
		"; <UNDEFINED> instruction: 0x76282974"												
strbtvc	r6	 [r1]	 #-3183	"; 0xfffff391"										
rsbcs	r6	 r5	 r9	 ror #24										
strbtvs	r6	 [r9]	 #-3958	"; 0xfffff08a"										
stmdacs	r9!	 {r5	 r9	 fp	 sp}									
ldmdbcs	r2!	 {r1	 r2	 r4	 r5	 r6	 r8	 sp	 lr}^					
subspl	r0	 r8	 r9	 lsr #32										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
subpl	r4	 r1	 r4	 asr #26										
svcpl	0x00305f53													
strbmi	r4	 [lr	 #-3908]	"; 0xfffff0bc"										
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
eorscs	r5	 r4	 r2	 asr pc										
svcpl	0x00535058													
strbcc	r4	 [r1]	 #-3396	"; 0xfffff2bc"										
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subeq	r4	 r4	 pc	 asr r9										
rsbvc	r7	 r3	 sp	 ror #8										
sfmcs	f7	2	 [lr]	 #-160	"; 0xffffff60"									
svcpl	0x00202976													
ldfvse	f6	 [r3	 #-380]!	"; 0xfffffe84"										
svcpl	0x00205f5f													
stclvs	6	 cr7	 [pc]	 #-380	"; a52c <SLCRlockKey+0x2eb1>"									
cfstrdvs	mvd7	 [r9]	 #-388	"; 0xfffffe7c"										
ldmdacs	pc	 {r0	 r2	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"		
cmnvs	sp	 #32	4											
eorcs	r2	 r2	 r2	 ror r0										
eorcs	r6	 r0	 #1824	"; 0x720"										
eorcs	r6	 r2	 ip	 asr lr										
eorscs	r2	 sl	 sl	 lsr r0										
eorcs	r7	 r2	 r2	 lsr #4										
eorcs	r7	 r9	 r8	 lsr #12										
stmdapl	r0	 {r0	 r3	 r5	 r8	 r9	 fp	 ip	 sp}					
svcpl	0x00474552													
ldmdbcc	r2	 {r0	 r1	 r2	 r6	 ip	 lr}^							
eorseq	r7	 r9	 r0	 lsr #4										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
		"; <UNDEFINED> instruction: 0x46564d5f"												
ldrbmi	r3	 [pc]	 #-82	"; a6e8 <SLCRlockKey+0x306d>"										
strbmi	r5	 [r9]	 #-1609	"; 0xfffff9b7"										
stmdbmi	r2	 {r0	 r2	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
qsubcc	r2	 r4	 r8											
stmdapl	r0	 {r1	 r2	 r4	 r5	 r8	 fp	 sp}						
cmpmi	pc	 r9	 asr #24											
subpl	r5	 r5	 #1275068417	"; 0x4c000001"										
subcs	r5	 r8	 r4	 asr pc										
strbpl	r4	 [lr]	 #-2304	"; 0xfffff700"										
lfmmi	f3	2	 [pc	 #-204]	"; a640 <SLCRlockKey+0x2fc5>"									
stmdacs	r0!	 {r0	 r3	 r6	 r9	 sl	 fp	 lr}						
ldrtcc	r3	 [r1]	 #-557	"; 0xfffffdd3"										
teqcc	r8	 #922746880	"; 0x37000000"											
cfldrsmi	mvf3	 [r7]	 #-216	"; 0xffffff28"										
eoreq	r3	 r9	 sp	 lsr #2										
ldmdbpl	r4	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 lr}^				
ldmdami	pc	 {r4	 r6	 r8	 sl	 lr}^	"; <UNPREDICTABLE>"							
stmdapl	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 sp}						
svcpl	0x00474552													
cmpmi	r3	 #70	"; 0x46"											
svcpl	0x005a5f52													
subscs	r4	 r4	 r2	 asr #18										
stfccs	f3	 [r0]	 #-160	"; 0xffffff60"										
eorscc	r2	 r3	 ip	 lsr r0										
subspl	r0	 r8	 r9	 lsr #32										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
subpl	r5	 r3	 r4	 asr r4										
svcpl	0x00325f53													
svcpl	0x00435454													
svcpl	0x004b4c43													
movtpl	r4	 #48195	"; 0xbc43"											
eorcc	r4	 r0	 r2	 asr r3										
mcrrmi	8	0	 r5	 r9	 cr0									
cmpmi	r8	 #398458880	"; 0x17c00000"											
ldmdbmi	r4	 {r0	 r2	 r6	 ip	 lr}^								
ldmdami	pc	 {r0	 r1	 r2	 r3	 r6	 r9	 sl	 fp	 lr}^	"; <UNPREDICTABLE>"			
cmppl	r8	 #32												
mcrrmi	15	5	 r5	 r6	 cr4									
svcpl	0x00485341													
strbmi	r4	 [r9	 -r1	 asr #24]										
cdpmi	13	4	 cr4	 cr5	 cr14	 {2}								
subpl	r5	 r5	 #84	30	"; 0x150"									
subscs	r4	 r2	 r2	 asr pc										
		"; <UNDEFINED> instruction: 0x36333131"												
cmppl	r8	 #76	"; 0x4c"											
svcmi	0x004e5f54													
		"; <UNDEFINED> instruction: 0x47535f54"												
subcs	r4	 r1	 r4	 asr #26										
subeq	r3	 ip	 r1	 lsr r6										
teqvc	pc	 #736	"; 0x2e0"											
teqvs	pc	 r2	 ror r3	"; <UNPREDICTABLE>"										
ldrbvc	r7	 [pc]	 #-869	"; a7b4 <SLCRlockKey+0x3139>"										
cdpcs	3	7	 cr7	 cr4	 cr5	 {3}								
subspl	r0	 r8	 #99	"; 0x63"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
svcpl	0x00424c54													
ldrbmi	r5	 [r0	 #-2388]	"; 0xfffff6ac"										
cmncc	r0	 r0	 lsr #4											
eorcc	r2	 r0	 r5	 lsr ip										
eorcc	r2	 r5	 ip	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
eorcs	r2	 r0	 r0	 lsr ip										
eorcs	r3	 ip	 r3	 rrx										
stmdapl	r0	 {r0	 r1	 r4	 r5	 r9	 sp}							
svcpl	0x00524150													
cmpmi	sp	 r8	 asr r5											
svcpl	0x00535043													
strbmi	r5	 [r4	 #-3888]	"; 0xfffff0d0"										
strbmi	r4	 [r3	 #-2390]	"; 0xfffff6aa"										
subcs	r4	 r4	 pc	 asr r9										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
ldmdami	r4	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 lr}^				
strbmi	r5	 [lr	 #-581]	"; 0xfffffdbb"										
svcpl	0x00305f54													
ldmdbmi	r6	 {r2	 r6	 r8	 sl	 lr}^								
ldmdbmi	pc	 {r0	 r1	 r6	 r8	 sl	 lr}^	"; <UNPREDICTABLE>"						
svcpl	0x005f0044													
cmpmi	r5	 #1136	"; 0x470"											
strbmi	r4	 [fp	 #-2380]	"; 0xfffff6b4"										
ldmdbmi	r5	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 lr}^					
cdpmi	4	4	 cr5	 cr9	 cr12	 {2}								
subpl	r5	 r1	 #99614720	"; 0x5f00000"										
movtpl	r5	 #29249	"; 0x7241"											
svcpl	0x00003120													
ldfmie	f4	 [r3	 #-380]	"; 0xfffffe84"										
strbmi	r4	 [sp	 #-334]	"; 0xfffffeb2"										
cmnvs	lr	 r8	 lsr #6											
eorcs	r6	 r9	 sp	 ror #10										
cmppl	r8	 #380	"; 0x17c"											
mcrmi	2	2	 r5	 cr9	 cr4	 {2}								
svcpl	0x00282047													
ldrbmi	r5	 [r3	 #-1375]	"; 0xfffffaa1"										
cmpmi	ip	 r2	 asr pc											
svcpl	0x004c4542													
		"; <UNDEFINED> instruction: 0x46455250"												
svcpl	0x005f5849													
cdpvs	0	6	 cr2	 cr3	 cr9	 {1}								
rsbeq	r6	 r5	 r1	 ror #26										
rsbvc	r5	 r8	 #1593835520	"; 0x5f000000"										
svcpl	0x00646165													
cmnvs	r3	 ip	 ror #30											
svcpl	0x005f206c													
ldrbvs	r6	 [r2	 #-2164]!	"; 0xfffff78c"										
stmdapl	r0	 {r0	 r5	 r6	 sl	 sp	 lr}							
svcpl	0x00524150													
		"; <UNDEFINED> instruction: 0x46434458"												
svcpl	0x00305f47													
stmdami	r7	 {r3	 r6	 r8	 fp	 lr}^								
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbtmi	r3	 [r8]	 -r0	 lsr #32										
		"; <UNDEFINED> instruction: 0x37303038"												
subeq	r4	 r6	 r0	 lsr r6										
svcpl	0x00535058													
subcc	r4	 lr	 r3	 asr #2										
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
eorscc	r3	 r0	 r5	 asr #32										
eorscc	r3	 r0	 r8	 lsr r0										
cmpmi	r3	 #0	16											
movtmi	r4	 #38741	"; 0x9755"											
mcrmi	0	2	 r5	 cr5	 cr15	 {2}								
strbmi	r4	 [lr	 -r4	 asr #18]										
strbpl	r5	 [r5]	 #-863	"; 0xfffffca1"										
		"; <UNDEFINED> instruction: 0x46464f5f"												
subscs	r4	 r4	 r3	 asr r5										
eorscc	r7	 r0	 r0	 lsr r8										
eorscc	r3	 r0	 #48	"; 0x30"										
svcpl	0x00003030													
cmnvc	r1	 #6225920	"; 0x5f0000"											
cmnvs	lr	 #1556480	"; 0x17c000"											
strbvs	r7	 [r4	 #-1388]!	"; 0xfffffa94"										
eorcs	r7	 r9	 r8	 lsr #16										
subspl	r0	 r8	 r0	 lsr r0										
subspl	r5	 pc	 r1	 asr #4										
cmppl	pc	 r3	 asr r7	"; <UNPREDICTABLE>"										
svcpl	0x00495053													
strbmi	r4	 [lr	 #-2380]	"; 0xfffff6b4"										
subscc	r5	 pc	 r1	 asr #4										
cmpmi	pc	 pc	 asr r3	"; <UNPREDICTABLE>"										
subsmi	r4	 pc	 #88	18	"; 0x160000"									
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
movtmi	r7	 #26672	"; 0x6830"											
eorscc	r3	 r0	 r0	 lsr r0										
stmdapl	r0	 {r4	 r5	 ip	 sp}									
		"; <UNDEFINED> instruction: 0x47756353"												
ldrbmi	r6	 [pc]	 #-873	"; a93c <SLCRlockKey+0x32c1>"										
rsbspl	r7	 r4	 #-1543503871	"; 0xa4000001"										
rsbpl	r6	 r4	 #1073741849	"; 0x40000019"										
stmdbmi	r8!	 {r0	 r2	 r5	 r6	 r8	 r9	 sl	 sp	 lr}				
cmnvs	r4	 lr	 ror #6											
rsbpl	r6	 r5	 lr	 ror #6										
eorpl	r7	 ip	 #116	4	"; 0x40000007"									
strbvs	r6	 [pc]	 -r5	 ror #14										
strbtvc	r7	 [r5]	 #-870	"; 0xfffffc9a"										
stmdapl	r8!	 {r0	 r3	 r5	 sp}									
		"; <UNDEFINED> instruction: 0x47756353"												
subspl	r6	 pc	 #-1543503871	"; 0xa4000001"										
rsbpl	r6	 r4	 #1073741849	"; 0x40000019"										
stmdacs	r8!	 {r0	 r2	 r5	 r6	 r8	 r9	 sl	 sp	 lr}				
cmnvc	lr	 #40	18	"; 0xa0000"										
cmnvs	lr	 #116	2											
rsbsvc	r5	 r4	 #101	"; 0x65"										
teqmi	lr	 #2624	"; 0xa40"											
stmdbvs	r6!	 {r0	 r1	 r2	 r3	 r5	 r6	 r9	 sl	 fp	 sp	 lr}^		
ldrtmi	r2	 [lr]	 #-3431	"; 0xfffff299"										
rsbsmi	r7	 r4	 #-1543503871	"; 0xa4000001"										
cmnmi	r5	 r1	 ror #6											
ldrbvs	r6	 [r2	 #-1124]!	"; 0xfffffb9c"										
stccs	3	 cr7	 [r9]	 #-460	"; 0xfffffe34"									
ldrbvs	r2	 [r2	 #-2080]	"; 0xfffff7e0"										
strbtvs	r4	 [r6]	 -r7	 ror #30										
ldmdbcs	r4!	 {r0	 r1	 r4	 r5	 r6	 r8	 sl	 sp	 lr}^				
stmdapl	r0	 {r0	 r3	 r5	 r8	 fp	 sp}							
svcpl	0x00524150													
svcmi	0x00495047													
ldmdami	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 sp}^	"; <UNPREDICTABLE>"				
cmpmi	r8	 r9	 asr #14											
subscs	r4	 r2	 r4	 asr #8										
teqcc	r4	 r0	 lsr r8											
		"; <UNDEFINED> instruction: 0x46463032"												
stmdapl	r0	 {r1	 r2	 r6	 r9	 sl	 lr}							
cmpmi	pc	 #84	6	"; 0x50000001"										
ldrbmi	r5	 [pc	 #-595]	"; a77d <SLCRlockKey+0x3102>"										
		"; <UNDEFINED> instruction: 0x475f5458"												
subpl	r4	 r5	 #1104	"; 0x450"										
svcpl	0x00455441													
blmi	14daf14 <__undef_stack+0x13c8f54>													
rsbscc	r3	 r8	 r0	 lsr #32										
eorscc	r3	 r0	 r0	 lsr r0										
eorseq	r3	 r4	 r0	 lsr r0										
strbpl	r5	 [r3	 #-856]	"; 0xfffffca8"										
svcpl	0x00434947													
ldmdbmi	r4	 {r0	 r6	 r8	 r9	 lr}^								
svcmi	0x005f4556													
ldrbmi	r4	 [r3	 #-1606]	"; 0xfffff9ba"										
ldmdavc	r0!	 {r2	 r4	 r6	 sp}									
eorscc	r3	 r0	 r0	 lsr r0										
eorscc	r3	 r0	 r0	 lsr r3										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
cmppl	pc	 #805306373	"; 0x30000005"											
ldclmi	3	 cr4	 [pc	 #-344]	"; a8c4 <SLCRlockKey+0x3249>"									
subcs	r4	 r5	 pc	 asr #8										
teqcc	r1	 #48	16	"; 0x300000"										
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
strbmi	r5	 [r4	 #-3895]	"; 0xfffff0c9"										
		"; <UNDEFINED> instruction: 0x46435f56"												
svcpl	0x00305f47													
stmdami	r7	 {r3	 r6	 r8	 fp	 lr}^								
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbtmi	r3	 [r8]	 -r0	 lsr #32										
		"; <UNDEFINED> instruction: 0x37303038"												
subeq	r4	 r6	 r0	 lsr r6										
strbpl	r4	 [lr]	 #-2389	"; 0xfffff6ab"										
movtpl	r4	 #5727	"; 0x165f"											
svcpl	0x00343654													
subscs	r4	 r8	 sp	 asr #2										
strbpl	r4	 [lr]	 #-2389	"; 0xfffff6ab"										
cmpmi	r5	 pc	 asr ip											
ldrtcc	r5	 [r6]	 #-1107	"; 0xfffffbad"										
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
cmpmi	r0	 r0	 lsl #16											
ldmdbmi	r8	 {r1	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
cmppl	r0	 #603979777	"; 0x24000001"											
ldmdbmi	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 sp}^	"; <UNPREDICTABLE>"				
subscs	r5	 r2	 lr	 asr #8										
svcpl	0x00535058													
subcc	r3	 r3	 r9	 asr #4										
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subeq	r4	 r4	 pc	 asr r9										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
ldrbmi	r5	 [r2	 #-3893]	"; 0xfffff0cb"										
ldrbpl	r4	 [pc]	 #-1089	"; aaa0 <SLCRlockKey+0x3425>"										
ldrbmi	r4	 [pc	 #-588]	"; a858 <SLCRlockKey+0x31dd>"										
ldmdbpl	r2	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^						
cmncc	r0	 r0	 lsr #4											
strcc	r2	 [r0	 #-3125]!	"; 0xfffff3cb"										
eorcc	r2	 r5	 ip	 lsr #32										
cmncc	r3	 ip	 lsr #32											
eorcs	r2	 r0	 r5	 lsr ip										
eorcs	r3	 ip	 r3	 ror #8										
stmdapl	r0	 {r1	 r4	 r5	 r9	 sp}								
svcpl	0x00474552													
ldmdbmi	r3	 {r1	 r2	 r6	 ip	 lr}^								
subpl	r5	 r1	 #68	30	"; 0x110"									
subsmi	r4	 pc	 #4390912	"; 0x430000"										
stmdacs	r0!	 {r0	 r3	 r6	 sl	 ip	 lr}							
eoreq	r3	 r9	 r1	 lsr r6										
subpl	r5	 r1	 #88	"; 0x58"										
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 ip	 lr}^			
		"; <UNDEFINED> instruction: 0x465f305f"												
svcpl	0x004f4649													
ldrbpl	r4	 [r0]	 #-1348	"; 0xfffffabc"										
ldrtcc	r2	 [r1]	 -r8	 asr #32										
ldrbvc	r5	 [pc	 #-3840]	"; 9bf8 <SLCRlockKey+0x257d>"										
rsbcs	r6	 r4	 r3	 ror r5										
strbtvc	r5	 [r1]	 #-3935	"; 0xfffff0a1"										
rsbvs	r7	 r9	 #116	4	"; 0x40000007"									
svcpl	0x00657475													
svcpl	0x0028285f													
ldrbvs	r7	 [r3	 #-1375]!	"; 0xfffffaa1"										
ldmdbcs	pc	 {r2	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"			
cmppl	r8	 #41	"; 0x29"											
ldrbmi	r5	 [r2	 #-3924]	"; 0xfffff0ac"										
svcpl	0x00544553													
svcmi	0x00525245													
ldcmi	0	 cr2	 [r8]	 #-328	"; 0xfffffeb8"									
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
ldrbpl	r5	 [r4]	 #-3895	"; 0xfffff0c9"										
svcpl	0x00315f43													
ldrbmi	r4	 [r3	 #-322]	"; 0xfffffebe"										
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbmi	r3	 [r8]	 -r0	 lsr #32										
teqcc	r0	 r8	 lsr r0											
eorseq	r3	 r4	 r0	 lsr r0										
subpl	r5	 r1	 #88	"; 0x58"										
cmpmi	r5	 pc	 asr r8											
cmppl	r0	 #1375731712	"; 0x52000000"											
subsmi	r3	 pc	 #95	"; 0x5f"										
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
subcc	r7	 r5	 r0	 lsr r8										
eorscc	r3	 r1	 r0	 lsr r0										
stmdapl	r0	 {r4	 r5	 ip	 sp}									
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
svcpl	0x0057535f													
subcs	r4	 r3	 r9	 asr #28										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
stmdbcc	r3!	 {r5	 sp}^											
cmncc	r3	 ip	 lsr #32											
strtcc	r2	 [r0]	 #-3122	"; 0xfffff3ce"										
subspl	r0	 r8	 #34	"; 0x22"										
ldrbmi	r4	 [pc]	 -r5	 asr #14										
cmpmi	r8	 #80	10	"; 0x14000000"										
stmdapl	r5	 {r0	 r1	 r2	 r3	 r4	 r6	 sl	 lr}^					
eorscs	r2	 r1	 r0	 lsr #16										
eorcc	r3	 r0	 #60	24	"; 0x3c00"									
stmdapl	r0	 {r0	 r3	 r4	 r5	 r8	 fp	 sp}						
svcpl	0x00524150													
svcpl	0x00375350													
ldrbpl	r4	 [r5]	 #-851	"; 0xfffffcad"										
subpl	r4	 r5	 #4672	"; 0x1240"										
subsmi	r3	 pc	 #95	"; 0x5f"										
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
stmdacc	r6	 {r4	 r5	 fp	 ip	 sp	 lr}^							
ldrtcc	r3	 [r0]	 -r6	 asr #32										
stmdapl	r0	 {r4	 r5	 ip	 sp}									
ldrbmi	r5	 [pc]	 #-1107	"; abe0 <SLCRlockKey+0x3565>"										
cmppl	pc	 #1073741843	"; 0x40000013"											
svcmi	0x004e5f47													
movtpl	r4	 #40031	"; 0x9c5f"											
eorscc	r2	 r5	 #84	"; 0x54"										
svcpl	0x00004c33													
teqcc	r0	 r5	 asr r0											
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
		"; <UNDEFINED> instruction: 0x565f5253"												
strbpl	r4	 [r9]	 #-607	"; 0xfffffda1"										
cmncc	r8	 r0	 lsr #32											
eorscc	r3	 r0	 r0	 lsr r0										
eorseq	r3	 r0	 r0	 lsr r0										
svcpl	0x00545358													
strbmi	r5	 [r9]	 -r9	 asr #32										
svcpl	0x0050495f													
svcpl	0x004b4341													
svcmi	0x00525245													
teqcc	r5	 #82	"; 0x52"											
stmdapl	r0	 {r0	 r1	 r2	 r4	 r5	 sl	 fp	 lr}					
ldrbpl	r5	 [pc	 #-1107]	"; a7e1 <SLCRlockKey+0x3166>"										
mrcmi	2	2	 r4	 cr15	 cr3	 {2}								
strbmi	r5	 [r4	 #-3919]	"; 0xfffff0b1"										
cmpmi	pc	 r3	 asr r3	"; <UNPREDICTABLE>"										
stfmie	f4	 [r9]	 {86}	"; 0x56"										
strbmi	r4	 [ip	 #-577]	"; 0xfffffdbf"										
teqcc	r4	 r0	 lsr #2											
subspl	r0	 r8	 r2	 lsr r0										
cmpmi	r5	 r3	 asr pc											
svcpl	0x00315452													
ldrbmi	r4	 [r3	 #-322]	"; 0xfffffebe"										
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbmi	r3	 [r8	 #-32]!	"; 0xffffffe0"										
teqcc	r0	 r0	 lsr r0											
eorseq	r3	 r0	 r0	 lsr r0										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
mcrmi	1,50E+01	2	 r5	 cr9	 cr5	 {1}								
subspl	r4	 r2	 #84	10	"; 0x15000000"									
svcpl	0x00545055													
strbpl	r5	 [r1]	 #-1107	"; 0xfffffbad"										
eorcs	r5	 r0	 #1409286145	"; 0x54000001"										
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldfcss	f3	 [r2]	 #-396	"; 0xfffffe74"										
cmncc	r3	 r0	 lsr #32											
eorscs	r2	 r0	 #44	"; 0x2c"										
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
subpl	r5	 r7	 r7	 lsr pc										
subscc	r4	 pc	 r9	 asr #30										
		"; <UNDEFINED> instruction: 0x5645445f"												
svcpl	0x00454349													
eorcc	r4	 r0	 r9	 asr #8										
cmpmi	r3	 #0	16											
cfstrdmi	mvd5	 [r9	 #-340]	"; 0xfffffeac"										
cmpmi	pc	 #1342177284	"; 0x50000004"											
subspl	r4	 r4	 #1264	"; 0x4f0"										
cmpmi	pc	 pc	 asr #24											
svcpl	0x004f5455													
svcmi	0x004c4552													
cfldrdmi	mvd4	 [pc	 #-260]	"; abd8 <SLCRlockKey+0x355d>"										
subcs	r5	 fp	 r1	 asr #6										
eorscc	r7	 r0	 r0	 lsr r8										
eorscc	r3	 r0	 r0	 lsr r0										
stmdapl	r0	 {r4	 r5	 r9	 ip	 sp}								
cmpmi	pc	 #84	6	"; 0x50000001"										
cmpmi	pc	 r3	 asr r2	"; <UNPREDICTABLE>"										
svcpl	0x004f5455													
svcmi	0x004c4552													
cfldrdmi	mvd4	 [pc	 #-260]	"; abfc <SLCRlockKey+0x3581>"										
subcs	r5	 fp	 r1	 asr #6										
eorscc	r7	 r0	 r0	 lsr r8										
eorscc	r3	 r0	 r0	 lsr r0										
stmdapl	r0	 {r0	 r4	 r5	 ip	 sp}								
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
		"; <UNDEFINED> instruction: 0x564e495f"												
ldmdbmi	pc	 {r0	 r6	 sl	 fp	 lr}^	"; <UNPREDICTABLE>"							
svcpl	0x00424c54													
strbmi	r5	 [r9]	 #-833	"; 0xfffffcbf"										
cmncc	r0	 r0	 lsr #4											
eorcc	r2	 r0	 r5	 lsr ip										
eorcc	r2	 r5	 ip	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
eorcs	r2	 r0	 r8	 lsr ip										
eorcs	r3	 ip	 r3	 ror #10										
stmdapl	r0	 {r1	 r4	 r5	 r9	 sp}								
		"; <UNDEFINED> instruction: 0x465f5453"												
ldmdami	r3	 {r2	 r3	 r6	 r8	 lr}^								
cmpmi	r5	 pc	 asr r2											
teqcc	r0	 r4	 asr #18											
lfmmi	f3	4	 [r7]	 #-196	"; 0xffffff3c"									
cmpvs	pc	 r0	 lsl #30											
stmdbvc	r1!	 {r2	 r3	 r5	 r6	 r8	 r9	 sl	 ip	 sp	 lr}^			
mcrvs	15	3	 r5	 cr9	 cr3	 {3}								
strbvs	r6	 [lr	 #-2412]!	"; 0xfffff694"										
cmpvs	pc	 r0	 lsr #30											
ldmdbvs	r2!	 {r2	 r4	 r5	 r6	 sl	 ip	 sp	 lr}^					
ldrbvs	r7	 [r4	 #-1378]!	"; 0xfffffa9e"										
stmdacs	r8!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
stclvs	15	 cr5	 [r1]	 #-380	"; 0xfffffe84"									
cmnvc	r9	 #-1073741795	"; 0xc000001d"											
stclvs	9	 cr6	 [lr]	 #-380	"; 0xfffffe84"									
svcpl	0x00656e69													
eoreq	r2	 r9	 pc	 asr r9										
svcpl	0x00545358													
strbmi	r5	 [r9]	 -r9	 asr #32										
smlsldmi	r5	 r5	 pc	 r2	"; <UNPREDICTABLE>"									
strbmi	r5	 [r9]	 #-1887	"; 0xfffff8a1"										
ldrbmi	r4	 [pc	 #-2132]	"; a54c <SLCRlockKey+0x2ed1>"										
subpl	r5	 pc	 #536870917	"; 0x20000005"										
teqcc	r3	 r0	 lsr #10											
subspl	r0	 r8	 ip	 asr #32										
subspl	r5	 pc	 r1	 asr #4										
cmppl	pc	 #21757952	"; 0x14c0000"											
cmpcc	pc	 r0	 asr r9	"; <UNPREDICTABLE>"										
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subspl	r2	 r8	 r2	 asr r0										
subspl	r5	 r3	 r3	 asr pc										
ldmdbmi	pc	 {r0	 r3	 r6	 r8	 ip	 sp}^	"; <UNPREDICTABLE>"						
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
subspl	r0	 r8	 r4	 asr #32										
cmppl	r1	 #332	"; 0x14c"											
mrrcmi	9	5	 r4	 pc	 cr0	"; <UNPREDICTABLE>"								
cmpmi	r5	 r9	 asr #28											
cmpmi	r2	 r2	 asr pc											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
eorcc	r5	 r0	 r4	 asr #4										
subcc	r4	 r3	 r8	 ror r6										
eorscc	r3	 r0	 r0	 lsr r0										
subspl	r0	 r8	 #48	"; 0x30"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
svcmi	0x004d454d													
		"; <UNDEFINED> instruction: 0x465f5952"												
ldrbpl	r4	 [r4	 #-325]	"; 0xfffffebb"										
subscc	r4	 pc	 r2	 asr r5	"; <UNPREDICTABLE>"									
cmncc	r0	 r0	 lsr #4											
eorcc	r2	 r0	 r5	 lsr ip										
eorcc	r2	 r5	 ip	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
eorcs	r2	 r0	 r0	 lsr ip										
eorcs	r3	 ip	 r3	 ror #2										
stmdapl	r0	 {r2	 r4	 r5	 r9	 sp}								
cmppl	pc	 #1392508928	"; 0x53000000"											
mrcmi	9	2	 r4	 cr15	 cr0	 {2}								
mrrcmi	15	4	 r5	 r3	 cr15									
subcs	r5	 r5	 r1	 asr #12										
ldrcc	r3	 [r5	 #-305]!	"; 0xfffffecf"										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r7	 r7	 asr #30										
eorvc	r3	 r0	 #21495808	"; 0x1480000"										
svcpl	0x005f0037													
blvs	18e3410 <__undef_stack+0x17d1450>													
svcpl	0x00206465													
ldrbtvc	r6	 [r4]	 #-351	"; 0xfffffea1"										
strbvc	r6	 [r2	 #-2418]!	"; 0xfffff68e"										
svcpl	0x005f6574													
svcpl	0x005f2828													
blvs	18e3428 <__undef_stack+0x17d1468>													
svcpl	0x005f6465													
stmdapl	r0	 {r0	 r3	 r5	 r8	 fp	 sp}							
svcpl	0x00524150													
cmpmi	r4	 #88	8	"; 0x58000000"										
subscc	r5	 pc	 r0	 asr r3	"; <UNPREDICTABLE>"									
cmpmi	r4	 #1593835520	"; 0x5f000000"											
blmi	131bc00 <__undef_stack+0x1209c40>													
blmi	131bc04 <__undef_stack+0x1209c44>													
subcs	r5	 r3	 r3	 asr r2										
subspl	r0	 r8	 r0	 lsr r0										
cmpmi	pc	 r1	 asr #4											
		"; <UNDEFINED> instruction: 0x475f4958"												
svcpl	0x004f4950													
cmpmi	r2	 r0	 lsr pc											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
eorcc	r5	 r0	 r4	 asr #4										
eorscc	r3	 r1	 #120	8	"; 0x78000000"									
eorscc	r3	 r0	 r0	 lsr r0										
subspl	r0	 r8	 #48	"; 0x30"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
cmpmi	r6	 r9	 asr #28											
mrrcmi	15	4	 r5	 r4	 cr12									
strbpl	r5	 [sp]	 -r2	 asr #30										
movtpl	r5	 #40769	"; 0x9f41"											
cmncc	r0	 r0	 lsr #4											
eorcc	r2	 r0	 r5	 lsr ip										
eorcc	r2	 r5	 ip	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
eorcs	r2	 r0	 r8	 lsr ip										
eorcs	r3	 ip	 r3	 ror #6										
stmdapl	r0	 {r0	 r4	 r5	 r9	 sp}								
		"; <UNDEFINED> instruction: 0x47554353"												
cmpmi	pc	 #603979777	"; 0x24000001"											
svcpl	0x0052544e													
cdpmi	14	5	 cr4	 cr15	 cr5	 {2}								
cmpmi	sp	 r3	 asr pc											
eorcc	r4	 r0	 r3	 asr fp										
eorscc	r3	 r0	 r8	 ror r0										
eorscc	r3	 r0	 r0	 lsr r0										
subspl	r0	 r8	 r2	 lsr r0										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
subpl	r5	 r3	 r4	 asr r4										
svcpl	0x00345f53													
movtmi	r4	 #64579	"; 0xfc43"											
bpl	1222c4c <__undef_stack+0x1110c8c>													
cmpmi	r0	 r0	 lsr #16											
ldrbpl	r5	 [r8]	 #-3922	"; 0xfffff0ae"										
cmppl	r0	 #84	6	"; 0x50000001"										
ldrbpl	r3	 [pc]	 #-1119	"; af30 <SLCRlockKey+0x38b5>"										
cmpmi	pc	 #84	6	"; 0x50000001"										
ldrbmi	r4	 [pc]	 -ip	 asr #22										
svcpl	0x00514552													
stmdbmi	r0	 {r3	 r6	 r9	 fp	 ip	 lr}							
cfldrdmi	mvd5	 [pc]	 {78}	"; 0x4e"										
ldrbpl	r4	 [r3]	 #-325	"; 0xfffffebb"										
lfmmi	f3	2	 [pc	 #-204]	"; ae80 <SLCRlockKey+0x3805>"									
stmdacs	r0!	 {r0	 r3	 r6	 r9	 sl	 fp	 lr}						
ldrtcc	r3	 [r1]	 #-557	"; 0xfffffdd3"										
teqcc	r8	 #922746880	"; 0x37000000"											
cfldrsmi	mvf3	 [r7]	 #-216	"; 0xffffff28"										
eoreq	r3	 r9	 sp	 lsr #2										
subpl	r5	 r1	 #88	"; 0x58"										
stclmi	8	 cr5	 [r4	 #-380]	"; 0xfffffe84"									
svcpl	0x00535041													
svcmi	0x00445f30													
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 r8	 sl	 lr}^	"; <UNPREDICTABLE>"					
svcpl	0x0052544e													
subspl	r2	 r8	 r3	 lsr r0										
stclmi	15	 cr5	 [r4	 #-332]	"; 0xfffffeb4"									
ldmdbmi	pc	 {r0	 r6	 r8	 r9	 ip	 sp}^	"; <UNPREDICTABLE>"						
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
subspl	r0	 r8	 #68	"; 0x44"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
strbpl	r4	 [lr]	 #-3907	"; 0xfffff0bd"										
svcpl	0x004c4f52													
subsmi	r4	 pc	 #289406976	"; 0x11400000"										
eorcc	r5	 r0	 r9	 asr #8										
eorscc	r3	 r2	 r8	 ror r0										
eorscc	r3	 r0	 r0	 lsr r0										
cmppl	r8	 #48	"; 0x30"											
subspl	r5	 r3	 r4	 asr pc										
ldrbmi	r5	 [r2	 #-3913]	"; 0xfffff0b7"										
strbpl	r4	 [r9]	 -r3	 asr #10										
svcmi	0x004e5f45													
stclmi	15	 cr5	 [r5	 #-336]	"; 0xfffffeb0"									
subscs	r5	 r9	 r0	 asr r4										
teqcc	r6	 r1	 lsr r1											
subspl	r5	 pc	 #0	30										
strbmi	r5	 [r9]	 #-835	"; 0xfffffcbd"										
eorcs	r7	 r9	 r8	 lsr #6										
ldrbvc	r7	 [r2	 #-1139]!	"; 0xfffffb8d"										
svcpl	0x00207463													
cmnvs	r1	 #6225920	"; 0x5f0000"											
subspl	r0	 r8	 #107	"; 0x6b"										
ldrbmi	r4	 [pc]	 -r5	 asr #14										
cmpmi	r8	 #80	10	"; 0x14000000"										
subcs	r4	 lr	 pc	 asr r5										
stfccs	f3	 [r0]	 #-160	"; 0xffffff60"										
eorscc	r2	 r3	 ip	 lsr r0										
svcpl	0x005f0029													
svcpl	0x00444e45													
cfstr64mi	mvdx4	 [r3]	 {68}	"; 0x44"										
stmdapl	r0	 {r0	 r1	 r4	 r6	 sp}								
ldmdbmi	pc	 {r0	 r3	 r5	 r6	 sl	 fp	 sp	 lr}^	"; <UNPREDICTABLE>"				
ldcmi	3	 cr3	 [r2]	 #-440	"; 0xfffffe48"									
strbvs	r2	 [r1]	 #-2117	"; 0xfffff7bb"										
eorcs	r7	 r9	 r4	 ror #4										
svcpl	0x006c6958													
eorscc	r6	 r3	 #1168	"; 0x490"										
strbtvs	r4	 [r4]	 #-296	"; 0xfffffed8"										
stmdapl	r0	 {r1	 r4	 r5	 r6	 r8	 fp	 sp}						
svcpl	0x00524150													
stmdbmi	r4	 {r3	 r4	 r6	 r8	 r9	 ip	 lr}^						
svcpl	0x0053504f													
mcrmi	15	2	 r5	 cr9	 cr0	 {1}								
stmdapl	r0!	 {r2	 r4	 r6	 r9	 ip	 lr}							
cmppl	pc	 #80	6	"; 0x40000001"										
subcc	r4	 pc	 r4	 asr #18										
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subeq	r4	 r4	 pc	 asr r9										
subpl	r5	 r1	 #88	"; 0x58"										
stclmi	8	 cr5	 [r5	 #-380]	"; 0xfffffe84"									
cmppl	r0	 #67108865	"; 0x4000001"											
ldmdbmi	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 sp}^	"; <UNPREDICTABLE>"				
subscs	r5	 r2	 lr	 asr #8										
svcpl	0x00535058													
subcc	r4	 sp	 r7	 asr #10										
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subeq	r4	 r4	 pc	 asr r9										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
svcmi	0x004e5f35													
ldclmi	13	 cr4	 [pc	 #-328]	"; af3c <SLCRlockKey+0x38c1>"									
subspl	r4	 pc	 #4416	"; 0x1140"										
subpl	r4	 r1	 r5	 asr #26										
cmncc	r0	 r0	 lsr #4											
eorcc	r2	 r0	 r5	 lsr ip										
eorcc	r2	 r5	 ip	 lsr #32										
cmncc	r3	 ip	 lsr #32											
eorcs	r2	 r0	 r0	 lsr ip										
eorcs	r3	 ip	 r3	 ror #4										
svcpl	0x00002231													
strbpl	r4	 [lr	 #-1887]	"; 0xfffff8a1"										
blmi	125e1bc <__undef_stack+0x114c1fc>													
strbpl	r5	 [r2	 #-3909]	"; 0xfffff0bb"										
ldmdbmi	r4	 {r0	 r3	 r6	 sl	 fp	 lr}^							
ldrbpl	r5	 [r3]	 #-3918	"; 0xfffff0b2"										
ldrbmi	r4	 [r2	 -r4	 asr #2]										
svcpl	0x00003120													
svcmi	0x0053495f													
		"; <UNDEFINED> instruction: 0x565f435f"												
submi	r5	 r9	 #603979777	"; 0x24000001"										
eorcc	r4	 r0	 #76	10	"; 0x13000000"									
eorseq	r3	 r1	 r0	 lsr r1										
subpl	r5	 r1	 #88	"; 0x58"										
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 ip	 lr}^			
mrcmi	0	2	 r3	 cr15	 cr15	 {2}								
ldrbpl	r4	 [pc]	 #-3413	"; b0e8 <SLCRlockKey+0x3a6d>"										
movtpl	r4	 #57682	"; 0xe152"											
svcpl	0x00524546													
cmppl	r4	 #1081344	"; 0x108000"											
stmdapl	r0	 {r5	 fp	 ip	 sp}									
svcpl	0x00524150													
svcpl	0x00375350													
ldrbpl	r4	 [r2]	 #-341	"; 0xfffffeab"										
ldmdami	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 ip	 sp}^	"; <UNPREDICTABLE>"			
cmpmi	r8	 r9	 asr #14											
subscs	r4	 r2	 r4	 asr #8										
subcc	r7	 r5	 r0	 lsr r8										
		"; <UNDEFINED> instruction: 0x46313030"												
stmdapl	r0	 {r1	 r2	 r6	 r9	 sl	 lr}							
ldrbmi	r5	 [pc]	 #-1107	"; b120 <SLCRlockKey+0x3aa5>"										
cmppl	pc	 #1073741843	"; 0x40000013"											
stmdbmi	ip	 {r0	 r1	 r2	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
		"; <UNDEFINED> instruction: 0x465f5453"												
subcs	r4	 ip	 r5	 asr ip										
ldfmis	f3	 [r7]	 #-212	"; 0xffffff2c"										
cmppl	r0	 #0	16											
		"; <UNDEFINED> instruction: 0x4750465f"												
stmdapl	r1	 {r0	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^					
cmpcc	r3	 r9	 asr #30											
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
eorscc	r3	 r0	 r8	 lsr r0										
eorscc	r3	 r0	 r0	 lsr r0										
cmpmi	r4	 #0	16											
smlsldpl	r4	 pc	 pc	 r4	"; <UNPREDICTABLE>"									
svcmi	0x00435f4e													
svcpl	0x00544e55													
ldmdbmi	r4	 {r0	 r1	 r2	 r3	 r6	 ip	 lr}^						
eorcc	r4	 r0	 pc	 asr #28										
eorscc	r3	 r0	 r8	 ror r0										
eorscc	r3	 r0	 #48	"; 0x30"										
subeq	r5	 ip	 r0	 lsr r5										
strbpl	r5	 [r3	 #-856]	"; 0xfffffca8"										
svcpl	0x00434947													
svcpl	0x00495053													
		"; <UNDEFINED> instruction: 0x47524154"												
svcmi	0x005f5445													
ldrbmi	r4	 [r3	 #-1606]	"; 0xfffff9ba"										
cmpmi	r3	 r4	 asr pc											
stmdbmi	r8!	 {r2	 r3	 r6	 r8	 r9	 lr}							
rsbvc	r7	 r5	 #1845493760	"; 0x6e000000"										
ldrbtvc	r7	 [r0]	 #-1394	"; 0xfffffa8e"										
eorcs	r4	 r9	 r9	 asr #8										
cmpmi	r3	 #40	16	"; 0x280000"										
movtmi	r4	 #38741	"; 0x9755"											
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 ip	 lr}^			
subpl	r5	 r1	 #1593835520	"; 0x5f000000"										
svcpl	0x00544547													
movtpl	r4	 #26191	"; 0x664f"											
blcs	8202d8 <__undef_stack+0x70e318>													
stmdbmi	r8!	 {r5	 fp	 sp}										
rsbvc	r7	 r5	 #1845493760	"; 0x6e000000"										
ldrbtvc	r7	 [r0]	 #-1394	"; 0xfffffa8e"										
strtcc	r4	 [pc]	 #-1097	"; b1d4 <SLCRlockKey+0x3b59>"										
eorcs	r2	 sl	 r9	 lsr #32										
eoreq	r2	 r9	 r4	 lsr r9										
svcpl	0x00545358													
cmpmi	sp	 r6	 asr r4											
movtpl	r4	 #40287	"; 0x9d5f"											
cmpmi	r4	 #1073741843	"; 0x40000013"											
subpl	r5	 r5	 #72	30	"; 0x120"									
subscs	r4	 r2	 r2	 asr pc										
eorscc	r3	 r3	 r1	 lsr r4										
cmppl	r0	 #0	16											
		"; <UNDEFINED> instruction: 0x4750465f"												
ldmdbmi	pc	 {r0	 r6	 r8	 r9	 sl	 ip	 sp}^	"; <UNPREDICTABLE>"					
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
ldmdacc	r6!	 {r2	 r6	 sp}										
cmpmi	r0	 r0	 lsl #16											
stmdapl	r1	 {r1	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
ldmdbmi	r4	 {r0	 r3	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
svcpl	0x0052454d													
stmdbmi	r8	 {r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^					
strbmi	r4	 [r1]	 #-2119	"; 0xfffff7b9"										
eorcc	r5	 r0	 r4	 asr #4										
ldmdacc	r2!	 {r3	 r4	 r5	 r6	 sl	 ip	 sp}						
		"; <UNDEFINED> instruction: 0x46464630"												
subspl	r0	 r8	 #70	"; 0x46"										
ldrbmi	r4	 [pc]	 -r5	 asr #14										
movtpl	r4	 #59728	"; 0xe950"											
stmdbcc	r3!	 {r2	 r4	 r6	 sp}^									
mcrrmi	8	0	 r5	 r9	 cr0									
subspl	r5	 r9	 pc	 asr r4										
ldmdami	pc	 {r0	 r2	 r6	 r8	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"					
subspl	r0	 r8	 #32											
cmpmi	pc	 #18087936	"; 0x1140000"											
eorcc	r3	 r0	 r0	 asr r0										
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
movtmi	r4	 #39263	"; 0x995f"											
cmpmi	r2	 pc	 asr r4											
cmpmi	r5	 pc	 asr r2											
movtmi	r4	 #4676	"; 0x1244"											
subpl	r5	 r5	 #300	"; 0x12c"										
subscs	r4	 r2	 r2	 asr pc										
		"; <UNDEFINED> instruction: 0x37383031"												
cdpmi	5	4	 cr5	 cr9	 cr0	 {0}								
cmpmi	r6	 r4	 asr pc											
		"; <UNDEFINED> instruction: 0x36315453"												
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
svcpl	0x005f2820													
stmdbmi	r4	 {r0	 r1	 r4	 r6	 sl	 ip	 lr}^						
ldrbmi	r5	 [pc	 #-1102]	"; ae46 <SLCRlockKey+0x37cb>"										
stmdbmi	r8!	 {r3	 r4	 r6	 ip	 lr}								
cfldrdmi	mvd5	 [pc	 #-312]	"; b164 <SLCRlockKey+0x3ae9>"										
bcs	a613a4 <__undef_stack+0x94f3e4>													
teqcc	fp	 r2	 lsr r5											
stmdapl	r0	 {r0	 r2	 r4	 r6	 r8	 fp	 sp}						
ldrbmi	r5	 [pc]	 #-848	"; b2ac <SLCRlockKey+0x3c31>"										
subcc	r4	 r3	 sp	 asr #2										
movtmi	r5	 #21343	"; 0x535f"											
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
eorscc	r3	 r0	 r6	 asr #16										
eorscc	r3	 r0	 r3	 lsr r0										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
ldmdbmi	pc	 {r0	 r4	 r5	 r8	 sl	 ip	 sp}^	"; <UNPREDICTABLE>"					
mcrrmi	6	4	 r5	 r1	 cr14									
mrrcmi	9	5	 r4	 r4	 cr15	"; <UNPREDICTABLE>"								
strbpl	r5	 [sp]	 -r2	 asr #30										
eorvc	r2	 r2	 r1	 asr #32										
eorcs	r3	 ip	 r1	 lsr r5										
strcs	r2	 [r0	 #-3120]!	"; 0xfffff3d0"										
eorcs	r2	 r0	 r0	 lsr ip										
eorcs	r3	 ip	 r3	 ror #16										
ldccs	3	 cr6	 [r5]	 #-128	"; 0xffffff80"									
eoreq	r3	 r2	 r0	 lsr #2										
rsbsvc	r5	 r0	 #380	"; 0x17c"										
cmnvs	r9	 #1694498816	"; 0x65000000"											
smcvs	26100	"; 0x65f4"												
stmdacs	r5!	 {r2	 r3	 r5	 r6	 r8	 r9	 ip	 sp	 lr}^				
ldmdbcs	r0!	 {r0	 r2	 r5	 r6	 fp	 ip	 sp	 lr}^					
subsvs	r5	 pc	 #32	30	"; 0x80"									
strbtvc	r6	 [ip]	 #-2421	"; 0xfffff68b"										
ldrbvs	r6	 [pc	 #-3689]	"; a4b3 <SLCRlockKey+0x2e38>"										
cmnvs	r5	 #120	"; 0x78"											
strvs	r2	 [r8	 #-2164]!	"; 0xfffff78c"										
stccs	0	 cr7	 [r9]	 #-480	"; 0xfffffe20"									
eoreq	r3	 r9	 r0	 lsr #32										
svcpl	0x00535058													
cmppl	r5	 #72351744	"; 0x4500000"											
cmpmi	r2	 r5	 asr #30											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
eorcc	r5	 r0	 r4	 asr #4										
eorscc	r4	 r8	 r8	 ror r6										
eorscc	r4	 r0	 r0	 lsr r4										
subspl	r0	 r8	 r0	 lsr r0										
subspl	r5	 pc	 r1	 asr #4										
cmppl	pc	 #21757952	"; 0x14c0000"											
svcpl	0x00435543													
svcpl	0x00535f30													
svcpl	0x00495841													
stmdami	r7	 {r3	 r6	 r8	 fp	 lr}^								
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbtmi	r3	 [r8]	 -r0	 lsr #32										
eorscc	r4	 r0	 r8	 lsr r6										
subeq	r4	 r3	 r0	 lsr r6										
strbpl	r4	 [lr]	 #-2391	"; 0xfffff6a9"										
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
ldrbpl	r5	 [pc	 -r0	 lsr #30]										
svcpl	0x00544e49													
svcpl	0x0058414d													
cmppl	r8	 #95	"; 0x5f"											
stmdbmi	r7	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
cdpmi	15	4	 cr5	 cr9	 cr3	 {2}								
		"; <UNDEFINED> instruction: 0x46435f54"												
cmpmi	sp	 r7	 asr #30											
eorcc	r4	 r0	 r3	 asr fp										
eorscc	r3	 r0	 r8	 ror r0										
eorscc	r3	 r0	 r0	 lsr r0										
ldmdbvs	r8	 {r0	 r1	 r4	 r5}^									
strbvc	r5	 [r8]	 #-3948	"; 0xfffff094"										
ldmdacs	r3!	 {r0	 r1	 r2	 r3	 r5	 r6	 r9	 sl	 fp	 sp	 lr}^		
cmnvs	r4	 r4	 asr #2											
ldmdbvs	r8	 {r0	 r3	 r5	 sp}^									
cdpvs	15	4	 cr5	 cr5	 cr12	 {3}								
cdpvs	9	6	 cr6	 cr1	 cr4	 {3}								
rsbvc	r7	 r1	 r3	 asr r7										
strtmi	r3	 [r8]	 #-1585	"; 0xfffff9cf"										
stmdbcs	r1!	 {r0	 r5	 r6	 sl	 ip	 sp	 lr}^						
cmpmi	r0	 r0	 lsl #16											
mcrrmi	1,50E+01	5	 r5	 r7	 cr2									
sfmmi	f4	2	 [r1]	 {79}	"; 0x4f"									
subpl	r5	 sp	 #1593835520	"; 0x5f000000"										
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
stmdapl	r8!	 {r1	 r4	 r6	 sp}									
cmppl	pc	 #80	6	"; 0x40000001"										
subspl	r5	 pc	 r3	 asr #10										
subpl	r5	 r9	 r5	 asr #4										
cmpmi	r2	 r8	 asr #30											
blcs	81c94c <__undef_stack+0x70a98c>													
rsbscc	r3	 r8	 #32											
eoreq	r3	 r9	 r0	 lsr r0										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
subspl	r4	 r0	 #24903680	"; 0x17c0000"										
ldrbcc	r2	 [r2	 #-53]!	"; 0xffffffcb"										
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
mcrmi	14	2	 r4	 cr1	 cr15	 {2}								
strbmi	r5	 [r1]	 #-3908	"; 0xfffff0bc"										
movtpl	r5	 #21060	"; 0x5244"											
subpl	r5	 r5	 #332	"; 0x14c"										
subscs	r4	 r2	 r2	 asr pc										
		"; <UNDEFINED> instruction: 0x37343431"												
subspl	r0	 r8	 ip	 asr #32										
subspl	r5	 pc	 r1	 asr #4										
ldrbmi	r3	 [pc	 #-1875]	"; ace9 <SLCRlockKey+0x366e>"										
subpl	r4	 r5	 #84	16	"; 0x540000"									
svcpl	0x0054454e													
cmpmi	r2	 r0	 lsr pc											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
eorcc	r5	 r0	 r4	 asr #4										
eorscc	r4	 r0	 r8	 ror r5										
eorscc	r4	 r0	 r0	 lsr r2										
subspl	r0	 r8	 r0	 lsr r0										
subspl	r5	 pc	 r1	 asr #4										
cmppl	pc	 #21757952	"; 0x14c0000"											
ldmdbmi	r4	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
svcpl	0x0052454d													
strbmi	r5	 [r4	 #-3888]	"; 0xfffff0d0"										
strbmi	r4	 [r3	 #-2390]	"; 0xfffff6aa"										
subcs	r4	 r4	 pc	 asr r9										
subspl	r0	 r8	 r0	 lsr r0										
subspl	r5	 pc	 r1	 asr #4										
ldrbpl	r3	 [pc	 #-1875]	"; ad31 <SLCRlockKey+0x36b6>"										
svcpl	0x00545241													
cmpmi	r5	 r1	 lsr pc											
cmpmi	pc	 #1375731712	"; 0x52000000"											
ldrbmi	r4	 [pc]	 -ip	 asr #22										
svcpl	0x00514552													
strcc	r5	 [r0	 #-2632]!	"; 0xfffff5b8"										
eorscc	r3	 r0	 r0	 lsr r0										
eorseq	r3	 r0	 r0	 lsr r0										
strbpl	r4	 [lr]	 #-2389	"; 0xfffff6ab"										
cfldrdmi	mvd3	 [pc	 #-216]	"; b3d4 <SLCRlockKey+0x3d59>"										
teqcc	r0	 r1	 asr #16											
		"; <UNDEFINED> instruction: 0x36343438"												
eorscc	r3	 r4	 r7	 lsr r4										
eorscc	r3	 r7	 r7	 lsr r3										
teqcc	r5	 r9	 lsr r5											
ldrpl	r3	 [r5	 #-310]!	"; 0xfffffeca"										
strpl	r4	 [r0	 #-3148]	"; 0xfffff3b4"										
cmpcc	r4	 #1168	"; 0x490"											
stmdacs	r3	 {r1	 r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^				
stmdavc	r0!	 {r3	 r4	 r5	 r6	 r8	 fp	 sp}						
strpl	r2	 [r3	 #-800]!	"; 0xfffffce0"										
subspl	r0	 r8	 ip	 asr #32										
subspl	r5	 pc	 r1	 asr #4										
ldrbpl	r3	 [pc]	 #-1875	"; b4e4 <SLCRlockKey+0x3e69>"										
subscc	r4	 pc	 #84	6	"; 0x50000001"									
cmpmi	r4	 #1593835520	"; 0x5f000000"											
blmi	131c26c <__undef_stack+0x120a2ac>													
ldrbmi	r4	 [r2	 #-1631]	"; 0xfffff9a1"										
bpl	122323c <__undef_stack+0x111127c>													
teqcc	r1	 r0	 lsr #2											
teqcc	r1	 r1	 lsr r1											
stmdapl	r0	 {r0	 r4	 r5	 r8	 sl	 ip	 sp}						
ldmdbmi	pc	 {r0	 r1	 r4	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
cdpmi	3	5	 cr4	 cr15	 cr9	 {2}								
cmppl	pc	 #1325400064	"; 0x4f000000"											
ldrbmi	r4	 [r6	 #-332]	"; 0xfffffeb4"										
ldmdacc	r0!	 {r5	 r8	 ip	 sp}									
cmppl	pc	 #56	"; 0x38"											
mcrmi	2	2	 r5	 cr9	 cr4	 {2}								
svcpl	0x00485f47													
subspl	r0	 r8	 r0	 lsr #32										
cmppl	pc	 #268435460	"; 0x10000004"											
ldrbmi	r5	 [r7]	 #-1347	"; 0xfffffabd"										
svcpl	0x00305f54													
ldrbmi	r4	 [r3	 #-322]	"; 0xfffffebe"										
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbtmi	r3	 [r8]	 -r0	 lsr #32										
eorscc	r4	 r0	 r8	 lsr r6										
eorseq	r3	 r0	 r6	 lsr r2										
strbpl	r4	 [lr]	 #-2389	"; 0xfffff6ab"										
cmpmi	r5	 pc	 asr ip											
ldrtcc	r5	 [r6]	 #-1107	"; 0xfffffbad"										
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
ldrtcc	r3	 [r8]	 #-288	"; 0xfffffee0"										
ldrtcc	r3	 [r7]	 #-1588	"; 0xfffff9cc"										
teqcc	r7	 #52	"; 0x34"											
ldrcc	r3	 [r9	 #-55]!	"; 0xffffffc9"										
teqcc	r6	 r5	 lsr r1											
cfstr64mi	mvdx5	 [ip]	 {53}	"; 0x35"										
cmppl	r0	 #0	16											
cmpmi	sp	 pc	 asr r4											
submi	r5	 r1	 #48	30	"; 0xc0"									
svcpl	0x0054524f													
svcpl	0x00544e49													
strtcc	r4	 [r0]	 #-1097	"; 0xfffffbb7"										
svcpl	0x005f0035													
cmppl	pc	 #201326593	"; 0xc000001"											
svcmi	0x00505055													
svcpl	0x00535452													
cmpmi	r2	 r6	 asr r1											
svcpl	0x00434944													
subscs	r5	 r8	 r8	 asr r8										
subspl	r0	 r8	 r1	 lsr r0										
cmpmi	pc	 r1	 asr #4											
		"; <UNDEFINED> instruction: 0x475f4958"												
svcpl	0x004f4950													
stmdbmi	r8	 {r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^					
strbmi	r4	 [r1]	 #-2119	"; 0xfffff7b9"										
eorcc	r5	 r0	 r4	 asr #4										
eorscc	r3	 r1	 #120	8	"; 0x78000000"									
		"; <UNDEFINED> instruction: 0x46464630"												
subspl	r0	 r8	 r6	 asr #32										
subspl	r5	 pc	 r1	 asr #4										
ldrbmi	r3	 [pc]	 #-1875	"; b5d4 <SLCRlockKey+0x3f59>"										
cmpmi	pc	 #72351744	"; 0x4500000"											
subscc	r4	 pc	 r6	 asr #14										
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
eorscc	r3	 r0	 r6	 asr #16										
eorscc	r3	 r0	 r7	 lsr r0										
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
stclmi	15	 cr5	 [r4	 #-220]	"; 0xffffff24"									
movtpl	r5	 #61249	"; 0xef41"											
smlsldmi	r4	 r9	 pc	 r8	"; <UNPREDICTABLE>"									
strbmi	r4	 [r4]	 #-328	"; 0xfffffeb8"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
eorscc	r3	 r0	 r6	 asr #16										
		"; <UNDEFINED> instruction: 0x46464634"												
cmppl	r0	 #0	16											
cmpmi	r4	 #1593835520	"; 0x5f000000"											
cmpmi	r2	 r1	 lsr pc											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
eorcc	r5	 r0	 r4	 asr #4										
eorscc	r4	 r8	 r8	 ror r6										
eorscc	r3	 r0	 r0	 lsr r2										
subspl	r0	 r8	 r0	 lsr r0										
cmpmi	pc	 r1	 asr #4											
cmppl	pc	 r8	 asr r9	"; <UNPREDICTABLE>"										
svcpl	0x00444155													
svcpl	0x00495053													
cmpmi	r2	 r0	 lsr pc											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
eorcc	r5	 r0	 r4	 asr #4										
ldrmi	r3	 [r1	 #-1144]!	"; 0xfffffb88"										
eorscc	r3	 r0	 r0	 lsr r0										
subspl	r0	 r8	 r0	 lsr r0										
cmpmi	r3	 #332	"; 0x14c"											
ldrbmi	r5	 [r7]	 #-3925	"; 0xfffff0ab"										
mcrmi	15	2	 r5	 cr9	 cr4	 {2}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
eorseq	r3	 r0	 r0	 lsr #6										
svcpl	0x00544e49													
movtpl	r4	 #5452	"; 0x154c"											
ldclmi	8	 cr3	 [pc	 #-336]	"; b52c <SLCRlockKey+0x3eb1>"									
stccs	14	 cr4	 [r0	 #-292]!	"; 0xfffffedc"									
eorseq	r3	 r8	 r1	 lsr r2										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
		"; <UNDEFINED> instruction: 0x3752435f"												
ldrbcc	r6	 [r2	 -r0	 lsr #6]!										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
		"; <UNDEFINED> instruction: 0x565f3531"												
svcmi	0x00545f41													
svcpl	0x0041505f													
subspl	r5	 r2	 #281018368	"; 0x10c00000"										
svcpl	0x00544e45													
eorvc	r2	 r2	 r1	 lsr r0										
eorcs	r3	 ip	 r1	 lsr r5										
strcs	r2	 [r0	 #-3120]!	"; 0xfffff3d0"										
eorcs	r2	 r0	 r0	 lsr ip										
eorcs	r3	 ip	 r3	 ror #14										
ldccs	3	 cr6	 [r8]	 #-128	"; 0xffffff80"									
eoreq	r3	 r2	 r0	 lsr #2										
svcmi	0x00445f5f													
stccs	3	 cr5	 [r0]	 #-336	"; 0xfffffeb0"									
cdpcs	14	2	 cr2	 cr14	 cr0	 {1}								
ldmdavs	pc	 {r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"						
strbvs	r6	 [r4	 #-1129]!	"; 0xfffffb97"										
svcpl	0x005f206e													
rsbsvc	r7	 r4	 #1627389952	"; 0x61000000"										
ldrbtvc	r6	 [r5]	 #-617	"; 0xfffffd97"										
ldmdacs	pc	 {r0	 r2	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"		
ldrbvc	r5	 [pc]	 -r8	 lsr #30										
rsbvs	r7	 r9	 #-1543503871	"; 0xa4000001"										
strbtvc	r6	 [r9]	 #-3177	"; 0xfffff397"										
ldmdacs	pc	 {r0	 r3	 r4	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"	
strbtvs	r6	 [r9]	 #-2082	"; 0xfffff7de"										
rsbcs	r6	 lr	 #100	10	"; 0x19000000"									
eoreq	r2	 r9	 r9	 lsr #18										
svcpl	0x00535058													
cmpmi	r7	 r6	 asr #32											
mcrmi	15	2	 r5	 cr9	 cr0	 {1}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
eorseq	r3	 r1	 r0	 lsr #12										
subspl	r4	 r4	 r9	 asr #28										
lfmmi	f5	2	 [pc	 #-336]	"; b5d4 <SLCRlockKey+0x3f59>"									
eorpl	r4	 r0	 r9	 asr #28										
stmdbmi	r4	 {r2	 r4	 r6	 r9	 ip	 lr}^							
ldclmi	6	 cr4	 [pc	 #-280]	"; b618 <SLCRlockKey+0x3f9d>"									
stmdapl	r0	 {r0	 r3	 r6	 r9	 sl	 fp	 lr}						
		"; <UNDEFINED> instruction: 0x47554353"												
ldrbmi	r4	 [pc	 #-841]	"; b3f3 <SLCRlockKey+0x3d78>"										
stfmie	f4	 [r2]	 {78}	"; 0x4e"										
ldrbmi	r5	 [r3	 #-3909]	"; 0xfffff0bb"										
		"; <UNDEFINED> instruction: 0x464f5f54"												
strbpl	r5	 [r5]	 #-838	"; 0xfffffcba"										
rsbscc	r3	 r8	 r0	 lsr #32										
eorscc	r3	 r0	 r0	 lsr r0										
eorseq	r3	 r0	 r1	 lsr r0										
subpl	r5	 r1	 #88	"; 0x58"										
subpl	r5	 r7	 pc	 asr r8										
cmppl	r0	 #292	"; 0x124"											
subsmi	r3	 pc	 #95	"; 0x5f"										
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
subcc	r7	 r5	 r0	 lsr r8										
subcc	r3	 r1	 r0	 lsr r0										
stmdapl	r0	 {r4	 r5	 ip	 sp}									
		"; <UNDEFINED> instruction: 0x47554353"												
ldmdbmi	pc	 {r0	 r3	 r6	 r8	 r9	 lr}^	"; <UNPREDICTABLE>"						
svcpl	0x0052544e													
svcmi	0x00495250													
movtpl	r4	 #7519	"; 0x1d5f"											
ldmdavc	r0!	 {r0	 r1	 r3	 r6	 sp}								
stmdapl	r0	 {r1	 r2	 r6	 fp	 ip	 sp}							
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
mcrmi	3	2	 r4	 cr15	 cr15	 {2}								
sfmmi	f5	2	 [pc]	 {84}	"; 0x54"									
subsmi	r5	 pc	 #99614720	"; 0x5f00000"										
eorcc	r5	 r0	 r9	 asr #8										
eorscc	r3	 r0	 r8	 ror r0										
eorscc	r3	 r0	 r0	 lsr r2										
subspl	r0	 r8	 r0	 lsr r0										
cmpmi	pc	 r1	 asr #4											
cmppl	pc	 r8	 asr r9	"; <UNPREDICTABLE>"										
svcpl	0x00444155													
svcpl	0x00495053													
strbpl	r5	 [lr	 #-3888]	"; 0xfffff0d0"										
subspl	r5	 r4	 #308	"; 0x134"										
ldrbmi	r4	 [r3]	 -r1	 asr #28										
subsmi	r5	 pc	 #1342177284	"; 0x50000004"										
subscs	r5	 r3	 r9	 asr #8										
mrcmi	0	2	 r0	 cr15	 cr8	 {1}								
stmdbmi	ip	 {r0	 r2	 r6	 r8	 r9	 sl	 ip	 lr}^					
mcrrmi	15	4	 r5	 r1	 cr2									
cmpmi	r3	 ip	 asr #30											
eoreq	r4	 r0	 pc	 asr r8										
strbpl	r5	 [r3	 #-856]	"; 0xfffffca8"										
svcpl	0x00434947													
svcpl	0x004e4942													
cfldrdmi	mvd5	 [pc	 #-320]	"; b6c4 <SLCRlockKey+0x4049>"										
subcs	r5	 fp	 r1	 asr #6										
eorscc	r7	 r0	 r0	 lsr r8										
eorscc	r3	 r0	 r0	 lsr r0										
stmdapl	r0	 {r4	 r5	 r8	 r9	 sl	 ip	 sp}						
svcpl	0x00524150													
cmpmi	r4	 #88	8	"; 0x58000000"										
subscc	r5	 pc	 #80	6	"; 0x40000001"									
cmpmi	r4	 #1593835520	"; 0x5f000000"											
blmi	131c5a4 <__undef_stack+0x120a5e4>													
ldrbmi	r4	 [r2	 #-1631]	"; 0xfffff9a1"										
bpl	1223574 <__undef_stack+0x11115b4>													
teqcc	r1	 r0	 lsr #2											
teqcc	r1	 r1	 lsr r1											
stmdapl	r0	 {r0	 r4	 r5	 r8	 sl	 ip	 sp}						
subspl	r5	 pc	 r0	 asr r3	"; <UNPREDICTABLE>"									
subpl	r5	 r9	 r5	 asr #4										
subpl	r5	 r1	 r8	 asr #30										
cmpmi	r2	 r2	 asr #30											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
eorcc	r5	 r0	 r4	 asr #4										
eorscc	r4	 r8	 r8	 ror r6										
eorscc	r3	 r0	 r0	 lsr r0										
subspl	r0	 r8	 #48	"; 0x30"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
ldrbpl	r4	 [r3]	 #-3657	"; 0xfffff1b7"										
mrcmi	3	2	 r5	 cr9	 cr15	 {2}								
cmpmi	r2	 r3	 asr #30											
strbmi	r5	 [r9	 #-594]	"; 0xfffffdae"										
eorvc	r2	 r2	 r2	 asr r0										
eorcs	r3	 ip	 r1	 lsr r5										
strcs	r2	 [r0	 #-3120]!	"; 0xfffff3d0"										
eorcs	r2	 r0	 r0	 lsr ip										
eorcs	r3	 ip	 r3	 ror #14										
ldccs	3	 cr6	 [r5]	 #-128	"; 0xffffff80"									
eoreq	r3	 r2	 r0	 lsr #8										
strbpl	r5	 [r3	 #-856]	"; 0xfffffca8"										
svcpl	0x00434947													
strbpl	r4	 [r3	 #-1363]	"; 0xfffffaad"										
ldmdbpl	r4	 {r1	 r4	 r6	 r8	 fp	 lr}^							
		"; <UNDEFINED> instruction: 0x46464f5f"												
subscs	r4	 r4	 r3	 asr r5										
eorscc	r7	 r0	 r0	 lsr r8										
eorscc	r3	 r0	 r0	 lsr r0										
stmdapl	r0	 {r3	 r4	 r5	 ip	 sp}								
		"; <UNDEFINED> instruction: 0x47554353"												
subspl	r4	 pc	 r9	 asr #6										
cmppl	pc	 #80	18	"; 0x140000"										
svcpl	0x00544154													
movtpl	r4	 #26191	"; 0x664f"											
eorcc	r5	 r0	 r5	 asr #8										
eorscc	r3	 r0	 r8	 ror r0										
subcc	r3	 r4	 r0	 lsr r0										
cmppl	r8	 #48	"; 0x30"											
stmdbmi	r7	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
subspl	r5	 r0	 r3	 asr #30										
cmpcc	r3	 r9	 asr #30											
cmpmi	sp	 r3	 lsr pc											
eorcc	r4	 r0	 r3	 asr fp										
eorscc	r3	 r0	 r8	 ror r0										
eorscc	r3	 r0	 r0	 lsr r2										
subspl	r0	 r8	 #48	"; 0x30"										
ldrbmi	r4	 [pc]	 -r5	 asr #14										
strbmi	r5	 [r9]	 #-848	"; 0xfffffcb0"										
subpl	r5	 r1	 #95	"; 0x5f"										
stmdbmi	r2	 {r2	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
stmdacc	r8!	 {r2	 r4	 r6	 sp}									
cmppl	r8	 #41	"; 0x29"											
svcmi	0x004e5f54													
mcrmi	15	2	 r5	 cr9	 cr4	 {2}								
subspl	r4	 r2	 #84	10	"; 0x15000000"									
subscs	r5	 r4	 r5	 asr r0										
subeq	r3	 ip	 r2	 lsr r0										
ldrbpl	r5	 [r8	 #-3935]	"; 0xfffff0a1"										
ldrbcc	r4	 [r4]	 -r9	 asr #28										
subscs	r5	 pc	 r4	 lsr pc	"; <UNPREDICTABLE>"									
cmpmi	r4	 #0	16											
ldrbpl	r4	 [r5]	 #-351	"; 0xfffffea1"										
ldrbmi	r5	 [r2	 #-3919]	"; 0xfffff0b1"										
strbmi	r4	 [r1]	 #-3916	"; 0xfffff0b4"										
ldrbpl	r4	 [r0]	 #-3935	"; 0xfffff0a1"										
subcs	r4	 lr	 r9	 asr #30										
eorscc	r7	 r0	 r0	 lsr r8										
eorscc	r3	 r0	 r0	 lsr r0										
cfldrdmi	mvd3	 [r5]	 {48}	"; 0x30"										
cmpmi	r3	 #0	16											
cfstrdmi	mvd5	 [r9	 #-340]	"; 0xfffffeac"										
cmpmi	pc	 #1342177284	"; 0x50000004"											
subspl	r4	 r4	 #1264	"; 0x4f0"										
ldmdbmi	pc	 {r0	 r1	 r2	 r3	 r6	 sl	 fp	 lr}^	"; <UNPREDICTABLE>"				
ldrbmi	r5	 [pc	 #-338]	"; b81e <SLCRlockKey+0x41a3>"										
stfmie	f4	 [r2]	 {78}	"; 0x4e"										
cmpmi	sp	 r5	 asr #30											
eorcc	r4	 r0	 r3	 asr fp										
eorscc	r3	 r0	 r8	 ror r0										
eorscc	r3	 r0	 r0	 lsr r0										
svcpl	0x005f0034													
svcpl	0x00736168													
ldrbvs	r7	 [r4	 #-2149]!	"; 0xfffff79b"										
svcvs	0x0069736e													
svcpl	0x005f206e													
svcpl	0x00736168													
strbtvc	r6	 [r1]	 #-1382	"; 0xfffffa9a"										
rsbeq	r7	 r5	 r5	 ror r2										
subpl	r5	 r1	 #88	"; 0x58"										
stclmi	8	 cr5	 [r5	 #-380]	"; 0xfffffe84"									
cmppl	r0	 #67108865	"; 0x4000001"											
		"; <UNDEFINED> instruction: 0x575f315f"												
svcpl	0x00454b41													
subspl	r4	 r4	 #1168	"; 0x490"										
cmppl	r0	 #32	16	"; 0x200000"										
stclmi	7	 cr4	 [r5	 #-380]	"; 0xfffffe84"									
cmpmi	r7	 r1	 lsr pc											
ldmdbmi	pc	 {r0	 r1	 r3	 r6	 r8	 sl	 lr}^	"; <UNPREDICTABLE>"					
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
subspl	r0	 r8	 r4	 asr #32										
ldrbmi	r5	 [pc	 -r1	 asr #4]										
cmpmi	r2	 ip	 asr #30											
ldclmi	15	 cr5	 [r4	 #-304]	"; 0xfffffed0"									
strbpl	r5	 [lr	 #-3922]	"; 0xfffff0ae"										
cdpmi	15	4	 cr5	 cr9	 cr13	 {2}								
mcrmi	4	2	 r5	 cr1	 cr3	 {2}								
subscs	r4	 r3	 r3	 asr #10										
		"; <UNDEFINED> instruction: 0x666d0031"												
eorvc	r7	 r8	 #99	"; 0x63"										
stmdacs	r0!	 {r1	 r2	 r3	 r5	 r6	 r8	 fp	 sp}					
cmnvc	lr	 #515899392	"; 0x1ec00000"											
strbvs	r6	 [lr	 #-1897]!	"; 0xfffff897"										
cdpvs	0	6	 cr2	 cr9	 cr4	 {3}								
		"; <UNDEFINED> instruction: 0x76722074"												
eorscs	r6	 fp	 r1	 ror #24										
cmnvc	r1	 #380	"; 0x17c"											
subscs	r5	 pc	 sp	 ror #30										
svcvs	0x00765f5f													
ldmdbvs	r4!	 {r2	 r3	 r5	 r6	 r8	 sp	 lr}^						
svcpl	0x005f656c													
stcvs	0	 cr2	 [r2	 #-160]!	"; 0xffffff60"									
eorcs	r6	 r0	 #-939524095	"; 0xc8000001"										
rsbcs	r7	 lr	 r0	 lsr #4										
rsbcs	r5	 lr	 #8704	"; 0x2200"										
eorcs	r3	 r0	 #32	20	"; 0x20000"									
eorcs	r7	 r2	 sp	 lsr r2										
cmnvs	r6	 r8	 lsr #4											
stmdbcs	r0!	 {r2	 r3	 r5	 r6	 r8	 fp	 sp}						
		"; <UNDEFINED> instruction: 0x7672203b"												
eorscs	r6	 fp	 r1	 ror #24										
stmdapl	r0	 {r0	 r2	 r3	 r4	 r5	 r6	 r8	 fp	 sp}				
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
movtmi	r5	 #21343	"; 0x535f"											
svcpl	0x00455255													
strbmi	r4	 [lr]	 -r3	 asr #30										
eorcs	r4	 r0	 #19136512	"; 0x1240000"										
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldccs	3	 cr6	 [r1]	 #-128	"; 0xffffff80"									
cmncc	r3	 r0	 lsr #32											
eorscs	r2	 r0	 #44	"; 0x2c"										
cmpmi	r0	 r0	 lsl #16											
ldrbpl	r5	 [r8]	 #-3922	"; 0xfffff0ae"										
cmppl	r0	 #84	6	"; 0x50000001"										
ldclmi	14	 cr4	 [r5	 #-380]	"; 0xfffffe84"									
movtpl	r4	 #59743	"; 0xe95f"											
movtmi	r4	 #57684	"; 0xe154"											
teqcc	r0	 #335544321	"; 0x14000001"											
stclvs	8	 cr5	 [r9]	 #-0										
cmnvc	r3	 #-1073741801	"; 0xc0000017"											
cdpmi	2	7	 cr7	 cr4	 cr5	 {3}								
svcvs	0x00766e6f													
cfstrdvs	mvd6	 [r1]	 {105}	"; 0x69"										
cmnvc	r9	 #-1073741795	"; 0xc000001d"											
blvc	815f58 <__undef_stack+0x703f98>													
stclvs	8	 cr5	 [r9]	 #-128	"; 0xffffff80"									
cmnvc	r3	 #-1073741801	"; 0xc0000017"											
ldmdacs	r4!	 {r0	 r2	 r5	 r6	 r9	 ip	 sp	 lr}^					
stmdbmi	r6	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
svcpl	0x005f454c													
svcpl	0x005f202c													
strbmi	r4	 [lr	 #-2380]	"; 0xfffff6b4"										
blcc	a63854 <__undef_stack+0x951894>													
stclvs	8	 cr5	 [r9]	 #-128	"; 0xffffff80"									
cmnvc	r3	 #-1073741801	"; 0xc0000017"											
cmnpl	r4	 #1342177286	"; 0x50000006"											
ldrbvc	r6	 [r4	 #-372]!	"; 0xfffffe8c"										
eorscs	r2	 sp	 r3	 ror r0										
svcpl	0x004c4958													
ldrbmi	r5	 [r3	 #-833]	"; 0xfffffcbf"										
svcmi	0x005f5452													
subspl	r4	 r5	 #201326593	"; 0xc000001"										
blcc	111d048 <__undef_stack+0x100b088>													
strbtvc	r7	 [r5]	 #-544	"; 0xfffffde0"										
rsbcs	r7	 lr	 r5	 ror r2										
vstmdbvc	r0!	 {d3-d26}												
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 ip	 lr}^			
svcmi	0x004f545f													
mcrmi	13	2	 r4	 cr1	 cr15	 {2}								
mrrcmi	15	5	 r5	 r3	 cr9									
movtpl	r5	 #22081	"; 0x5641"											
ldrcc	r3	 [r1	 #-288]!	"; 0xfffffee0"										
subspl	r0	 r8	 #54	"; 0x36"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
ldrbpl	r4	 [pc]	 #-342	"; bb38 <SLCRlockKey+0x44bd>"										
cmpmi	r0	 pc	 asr #30											
subspl	r4	 r5	 #2080374785	"; 0x7c000001"										
strbpl	r4	 [lr]	 #-1362	"; 0xfffffaae"										
eorcs	r3	 r0	 #95	"; 0x5f"										
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldccs	3	 cr6	 [r7]	 #-128	"; 0xffffff80"									
stmdacc	r3!	 {r5	 sp}^											
eorscs	r2	 r0	 #44	"; 0x2c"										
strbpl	r4	 [lr]	 #-2304	"; 0xfffff700"										
movtpl	r4	 #5727	"; 0x165f"											
ldclmi	8	 cr3	 [pc	 #-336]	"; ba1c <SLCRlockKey+0x43a1>"									
stmdacs	r0!	 {r0	 r3	 r6	 r9	 sl	 fp	 lr}						
cmppl	pc	 #45	30	"; 0xb4"										
mcrmi	4	2	 r4	 cr9	 cr4	 {2}								
stmdapl	r5	 {r2	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
mcrmi	8	2	 r2	 cr9	 cr0	 {2}								
cmpmi	sp	 r4	 asr pc											
teqcc	sp	 r8	 asr r9											
subspl	r0	 r8	 r9	 lsr #32										
subspl	r5	 pc	 r1	 asr #4										
cmpmi	pc	 #21757952	"; 0x14c0000"											
movtpl	r5	 #21071	"; 0x524f"											
strbpl	r4	 [r8]	 #-1865	"; 0xfffff8b7"										
stclmi	3	 cr4	 [pc	 #-380]	"; ba24 <SLCRlockKey+0x43a9>"									
svcpl	0x00305f50													
stmdapl	r1	 {r0	 r1	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
stmdbmi	r8	 {r0	 r3	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
strbmi	r4	 [r1]	 #-2119	"; 0xfffff7b9"										
eorcc	r5	 r0	 r4	 asr #4										
ldmdacc	r8!	 {r3	 r4	 r5	 r6	 r9	 sl	 lr}						
strbmi	r4	 [r6]	 -r6	 asr #12										
cmppl	r8	 #70	"; 0x46"											
usaxmi	r5	 r0	 r4											
svcpl	0x004f4649													
subspl	r4	 pc	 #312	"; 0x138"										
subcs	r4	 sp	 pc	 asr #30										
ldcmi	0	 cr3	 [r2]	 #-212	"; 0xffffff2c"									
ldrbvc	r5	 [pc	 -r0	 lsl #30]										
svcpl	0x006e7261													
strbvs	r6	 [r6	 #-1394]!	"; 0xfffffa8e"										
cmnvs	lr	 #478150656	"; 0x1c800000"											
teqvc	r8	 #-1811939327	"; 0x94000001"											
stcvs	13	 cr6	 [ip	 #-484]!	"; 0xfffffe1c"									
eorcs	r6	 r9	 r3	 ror r7										
cmnvc	r1	 #380	"; 0x17c"											
ldmdacs	pc	 {r0	 r2	 r3	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"	
ldrbvs	r2	 [r3	 #-3618]!	"; 0xfffff1de"										
svcvs	0x00697463													
strvs	r2	 [lr	 -lr	 rrx]!										
strvc	r7	 [lr	 -lr	 ror #10]!										
stmdbvs	lr!	 {r0	 r5	 r6	 r9	 ip	 sp	 lr}^						
eorcs	r6	 lr	 #28835840	"; 0x1b80000"										
ldmdbvc	r3!	 {r5	 r8	 r9	 sp}^									
eorscs	r2	 fp	 sp	 ror #18										
cmnvc	r1	 #380	"; 0x17c"											
ldmdacs	pc	 {r0	 r2	 r3	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"	
cmnvc	r1	 #544	"; 0x220"											
rsbscs	r6	 sl	 r3	 ror #18										
eorcs	r2	 r2	 ip	 asr r2										
rsbcs	r7	 r7	 sp	 ror #6										
eorcs	r5	 r2	 #8704	"; 0x2200"										
svcpl	0x00203b29													
ldfvse	f6	 [r3	 #-380]!	"; 0xfffffe84"										
eorcs	r5	 r8	 #380	"; 0x17c"										
ldrbvs	r7	 [r2	 #-46]!	"; 0xffffffd2"										
strbvc	r6	 [pc	 #-2422]!	"; b2d2 <SLCRlockKey+0x3c57>"										
eoreq	r2	 r9	 r3	 ror r2										
strbvs	r5	 [r7	 #-3935]!	"; 0xfffff0a1"										
ldmdbvs	r2!	 {r1	 r2	 r3	 r5	 r6	 r8	 sl	 sp	 lr}^				
stmdavc	r5!	 {r0	 r1	 r5	 r6	 fp	 sp}^							
strtvc	r7	 [ip]	 #-624	"; 0xfffffd90"										
cmnvc	r5	 #44	18	"; 0xb0000"										
stmdbcs	pc!	 {r2	 r3	 r5	 r9	 sl	 fp	 sp	 lr}^	"; <UNPREDICTABLE>"				
subsvs	r5	 pc	 #32	30	"; 0x80"									
strbtvc	r6	 [ip]	 #-2421	"; 0xfffff68b"										
cmpvs	pc	 #1680	"; 0x690"											
cmnvc	pc	 #104	30	"; 0x1a0"										
stmdavc	r5!	 {r0	 r2	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
eorcs	r7	 r8	 r0	 ror r2										
strbvc	r5	 [r2	 #-3935]!	"; 0xfffff0a1"										
ldmdbvs	r4!	 {r0	 r3	 r5	 r6	 sl	 fp	 sp	 lr}^					
ldmdbvc	r4!	 {r1	 r2	 r3	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^		
svcpl	0x00736570													
rsbvc	r6	 sp	 r3	 ror #30										
rsbvs	r7	 r9	 #1627389952	"; 0x61000000"										
subsvc	r6	 pc	 ip	 ror #10										
ldrbvc	r5	 [pc]	 #-3880	"; bc9c <SLCRlockKey+0x4621>"										
svcvs	0x00657079													
stmdavc	r5!	 {r1	 r2	 r5	 r6	 fp	 sp}^							
sfmcs	f7	4	 [r9]	 #-448	"; 0xfffffe40"									
cfstrscs	mvf7	 [r9]	 #-128	"; 0xffffff80"										
cmnvc	r5	 #32	18	"; 0x80000"										
svcvs	0x006e202c													
subspl	r0	 r8	 r9	 lsr #32										
strbmi	r5	 [r7	 #-3923]	"; 0xfffff0ad"										
ldrbpl	r3	 [pc	 -sp	 asr #2]										
svcpl	0x00454b41													
svcpl	0x00544e49													
strcc	r4	 [r0	 -r9	 asr #8]!										
subspl	r0	 r8	 #56	"; 0x38"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
ldrbpl	r4	 [r2]	 #-2390	"; 0xfffff6aa"										
svcpl	0x004c4155													
strbpl	r4	 [lr]	 #-3907	"; 0xfffff0bd"										
subcs	r4	 ip	 r2	 asr pc										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
cmncc	r3	 r0	 lsr #32											
teqvs	r0	 #44	"; 0x2c"											
teqcc	r0	 #12544	"; 0x3100"											
cmppl	r8	 #34	"; 0x22"											
cmppl	r5	 #84	30	"; 0x150"										
strbpl	r5	 [r2	 #-3906]	"; 0xfffff0be"										
svcmi	0x00545f46													
stmdbmi	r2	 {r0	 r1	 r2	 r3	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^		
ldrtcc	r2	 [r1]	 #-71	"; 0xffffffb9"										
stmdapl	r0	 {r0	 r4	 r5	 r8	 r9	 ip	 sp}						
cmpmi	pc	 #84	6	"; 0x50000001"										
ldmdbmi	pc	 {r0	 r1	 r4	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"					
svcmi	0x005f544e													
subspl	r4	 r5	 #201326593	"; 0xc000001"										
cfldrdmi	mvd4	 [pc	 #-276]	"; bc1c <SLCRlockKey+0x45a1>"										
subcs	r5	 fp	 r1	 asr #6										
eorscc	r7	 r0	 r0	 lsr r8										
teqcc	r0	 r0	 lsr r0											
stmdapl	r0	 {r4	 r5	 ip	 sp}									
svcpl	0x00524150													
subpl	r5	 r1	 #88	10	"; 0x16000000"									
svcpl	0x00535054													
cmpmi	r5	 r0	 lsr pc											
cmpmi	pc	 #1375731712	"; 0x52000000"											
ldrbmi	r4	 [pc]	 -ip	 asr #22										
svcpl	0x00514552													
strcc	r5	 [r0	 #-2632]!	"; 0xfffff5b8"										
eorscc	r3	 r0	 r0	 lsr r0										
eorseq	r3	 r0	 r0	 lsr r0										
strbvc	r5	 [r3	 #-856]!	"; 0xfffffca8"										
strbvs	r6	 [sp	 #-2388]!	"; 0xfffff6ac"										
strbvs	r5	 [r7	 #-3954]	"; 0xfffff08e"										
mcrvs	3	3	 r4	 cr15	 cr4	 {3}								
sfmvs	f7	2	 [pc]	 #-464	"; bbac <SLCRlockKey+0x4531>"									
stmdacs	r7!	 {r1	 r4	 r6	 r8	 sl	 sp	 lr}^						
ldrbvs	r6	 [r3	 #-322]!	"; 0xfffffebe"										
rsbvc	r6	 r4	 #1090519040	"; 0x41000000"										
cmppl	r8	 #41	"; 0x29"											
ldmdbvs	r4	 {r0	 r1	 r5	 r6	 r8	 sl	 ip	 sp	 lr}^				
svcpl	0x0072656d													
strbtvs	r6	 [r1]	 #-1362	"; 0xfffffaae"										
stmdacs	r7!	 {r1	 r4	 r6	 r8	 sl	 sp	 lr}^						
ldrbvs	r6	 [r3	 #-322]!	"; 0xfffffebe"										
rsbvc	r6	 r4	 #1090519040	"; 0x41000000"										
cmppl	r8	 #44	"; 0x2c"											
ldmdbmi	r4	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
svcpl	0x0052454d													
strbpl	r4	 [lr]	 #-3907	"; 0xfffff0bd"										
svcpl	0x004c4f52													
movtpl	r4	 #26191	"; 0x664f"											
eoreq	r5	 r9	 r5	 asr #8										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
		"; <UNDEFINED> instruction: 0x46564d5f"												
cmpmi	pc	 r2	 asr r0	"; <UNPREDICTABLE>"										
stclmi	3,00E+00	 cr5	 [r9	 #-380]	"; 0xfffffe84"									
cmpmi	sp	 r4	 asr #30											
stmdacs	r0!	 {r0	 r1	 r4	 r6	 r8	 r9	 fp	 lr}					
subcs	r7	 r6	 r0	 lsr r8										
stcmi	12	 cr3	 [r0	 #-240]!	"; 0xffffff10"									
subscc	r4	 r2	 r6	 asr r6										
cmppl	pc	 #-1073741801	"; 0xc0000017"											
svcpl	0x00444d49													
ldmdbcs	r4	 {r1	 r6	 r8	 fp	 lr}^								
svcmi	0x004c4300													
ldrbmi	r4	 [pc]	 #-2883	"; bdf8 <SLCRlockKey+0x477d>"										
submi	r5	 r1	 #603979777	"; 0x24000001"										
subcs	r4	 r4	 ip	 asr #10										
svcpl	0x005f0030													
svcpl	0x00727470													
svcvs	0x00762074													
bcs	824fb4 <__undef_stack+0x712ff4>													
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
subsmi	r5	 r3	 #398458880	"; 0x17c00000"										
svcpl	0x004f4e5f													
subcs	r5	 r6	 r2	 asr #10										
ldrtcc	r3	 [r1]	 #-1073	"; 0xfffffbcf"										
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
mcrmi	14	2	 r4	 cr1	 cr15	 {2}								
ldmdbmi	r4	 {r2	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^					
strbpl	r4	 [pc	 #-1357]	"; b8e7 <SLCRlockKey+0x426c>"										
subpl	r5	 r5	 #84	30	"; 0x150"									
subscs	r4	 r2	 r2	 asr pc										
		"; <UNDEFINED> instruction: 0x36343431"												
subspl	r0	 r8	 ip	 asr #32										
subspl	r5	 pc	 r1	 asr #4										
cmppl	pc	 #21757952	"; 0x14c0000"											
ldrbmi	r5	 [r7]	 #-1347	"; 0xfffffabd"										
svcpl	0x00305f54													
subspl	r4	 r4	 #1168	"; 0x490"										
cmppl	r0	 #32	16	"; 0x200000"										
strbpl	r5	 [r3	 #-863]	"; 0xfffffca1"										
strbpl	r5	 [r4]	 #-1887	"; 0xfffff8a1"										
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subeq	r4	 r4	 pc	 asr r9										
strbvc	r5	 [r3	 #-856]!	"; 0xfffffca8"										
svcpl	0x00636947													
subspl	r5	 r5	 #67	"; 0x43"										
rsbpl	r6	 r4	 #1073741849	"; 0x40000019"										
stmdbmi	r8!	 {r0	 r2	 r5	 r6	 r8	 r9	 sl	 sp	 lr}				
cmnvs	r4	 lr	 ror #6											
rsbpl	r6	 r5	 lr	 ror #6										
eorpl	r7	 ip	 #116	4	"; 0x40000007"									
strbvs	r6	 [pc]	 -r5	 ror #14										
strbtvc	r7	 [r5]	 #-870	"; 0xfffffc9a"										
stmdapl	r8!	 {r0	 r3	 r5	 sp}									
		"; <UNDEFINED> instruction: 0x47756353"												
subspl	r6	 pc	 #-1543503871	"; 0xa4000001"										
rsbpl	r6	 r4	 #1073741849	"; 0x40000019"										
stmdacs	r8!	 {r0	 r2	 r5	 r6	 r8	 r9	 sl	 sp	 lr}				
cmnvc	lr	 #40	18	"; 0xa0000"										
cmnvs	lr	 #116	2											
rsbsvc	r5	 r4	 #101	"; 0x65"										
teqmi	lr	 #2624	"; 0xa40"											
stmdbvs	r6!	 {r0	 r1	 r2	 r3	 r5	 r6	 r9	 sl	 fp	 sp	 lr}^		
teqmi	lr	 #6592	"; 0x19c0"											
hvcvs	10064	"; 0x2750"												
strbvs	r6	 [r1]	 #-1395	"; 0xfffffa8d"										
cmnvc	r5	 #100	4	"; 0x40000006"										
eorcs	r2	 ip	 r3	 ror r9										
strbvs	r5	 [r5	 -r8	 lsr #4]!										
cmnvc	r6	 #82837504	"; 0x4f00000"											
stmdbcs	r9!	 {r0	 r2	 r5	 r6	 sl	 ip	 sp	 lr}					
subspl	r0	 r8	 r9	 lsr #32										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
cmpmi	r2	 #84	26	"; 0x1500"										
mrcmi	2	2	 r5	 cr15	 cr4	 {2}								
ldmdbmi	pc	 {r0	 r2	 r4	 r6	 r8	 sl	 fp	 lr}^	"; <UNPREDICTABLE>"				
cmpmi	r4	 lr	 asr #6											
movtpl	r4	 #21326	"; 0x534e"											
stmdapl	r0	 {r5	 r8	 ip	 sp}									
svcpl	0x00524150													
svcpl	0x00375350													
cmpmi	r2	 #68	8	"; 0x44000000"										
cmppl	pc	 #95	"; 0x5f"											
ldmdbmi	r8	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 lr}^					
smlsldmi	r4	 r9	 pc	 r8	"; <UNPREDICTABLE>"									
strbmi	r4	 [r4]	 #-328	"; 0xfffffeb8"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
eorscc	r3	 r0	 r6	 asr #16										
		"; <UNDEFINED> instruction: 0x46464636"												
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
subsmi	r5	 r3	 #398458880	"; 0x17c00000"										
subpl	r4	 ip	 #-1073741801	"; 0xc0000017"										
stmdbpl	r4	 {r0	 r2	 r6	 r8	 lr}^								
mcrmi	3	2	 r4	 cr15	 cr15	 {2}								
strbpl	r4	 [r7	 #-2374]	"; 0xfffff6ba"										
subcs	r4	 r4	 r2	 asr r5										
eorscc	r3	 r1	 r1	 lsr r4										
cmpmi	r0	 r0	 lsl #16											
ldrbmi	r5	 [r8]	 #-3922	"; 0xfffff0ae"										
cmppl	r0	 #1073741843	"; 0x40000013"											
ldrbmi	r3	 [pc]	 #-95	"; bf54 <SLCRlockKey+0x48d9>"										
svcpl	0x00454e4f													
subspl	r4	 r4	 #1168	"; 0x490"										
stmdapl	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 ip	 sp}				
ldrbmi	r5	 [pc]	 #-848	"; bf64 <SLCRlockKey+0x48e9>"										
svcpl	0x0031414d													
svcpl	0x00544e49													
stmdapl	r0	 {r0	 r3	 r6	 sl	 lr}								
svcpl	0x00524150													
svcpl	0x00495841													
strbmi	r5	 [r1]	 #-1361	"; 0xfffffaaf"										
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 ip	 lr}^			
cmppl	pc	 #95	"; 0x5f"											
cmppl	pc	 #80	18	"; 0x140000"										
ldrbmi	r4	 [r6	 #-332]	"; 0xfffffeb4"										
mcrrmi	15	5	 r4	 lr	 cr15									
eorseq	r2	 r0	 r9	 asr r0										
strbpl	r5	 [r3	 #-856]	"; 0xfffffca8"										
svcpl	0x00434947													
svcpl	0x00495053													
subscc	r5	 r5	 #67	"; 0x43"										
movtpl	r4	 #7519	"; 0x1d5f"											
ldmdavc	r0!	 {r0	 r1	 r3	 r6	 sp}								
eorscc	r3	 r0	 r0	 lsr r0										
teqcc	r0	 #48	"; 0x30"											
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
strbmi	r5	 [r4]	 #-3895	"; 0xfffff0c9"										
svcpl	0x00305f52													
stmdapl	r1	 {r0	 r1	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
stmdbmi	r8	 {r0	 r3	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
strbmi	r4	 [r1]	 #-2119	"; 0xfffff7b9"										
eorcc	r5	 r0	 r4	 asr #4										
		"; <UNDEFINED> instruction: 0x46463178"												
strbmi	r4	 [r6]	 -r6	 asr #12										
cmppl	r8	 #70	"; 0x46"											
stmdbmi	r7	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
ldrbmi	r5	 [r3]	 -r3	 asr #30										
subspl	r5	 r4	 #292	"; 0x124"										
ldmdbmi	pc	 {r0	 r3	 r6	 r8	 r9	 sl	 lr}^	"; <UNPREDICTABLE>"					
strbmi	r5	 [r9]	 #-1102	"; 0xfffffbb2"										
movtpl	r4	 #7519	"; 0x1d5f"											
ldmdavc	r0!	 {r0	 r1	 r3	 r6	 sp}								
eorscc	r3	 r0	 r0	 lsr r0										
		"; <UNDEFINED> instruction: 0x46303030"												
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
svcmi	0x004f4c5f													
movtmi	r4	 #4688	"; 0x1250"											
subpl	r5	 r5	 #300	"; 0x12c"										
subscs	r4	 r2	 r2	 asr pc										
subeq	r3	 ip	 r1	 lsr r7										
svcpl	0x00545358													
strbmi	r5	 [r9]	 -r9	 asr #32										
		"; <UNDEFINED> instruction: 0x5645445f"												
svcpl	0x00454349													
submi	r4	 r1	 #1104	"; 0x450"										
ldrbmi	r4	 [pc	 #-1356]	"; bae8 <SLCRlockKey+0x446d>"										
subpl	r5	 pc	 #536870917	"; 0x20000005"										
ldrcc	r3	 [r3	 #-1312]!	"; 0xfffffae0"										
subspl	r0	 r8	 ip	 asr #32										
ldrbpl	r5	 [pc]	 #-577	"; c044 <SLCRlockKey+0x49c9>"										
strbpl	r5	 [r3]	 #-589	"; 0xfffffdb3"										
svcpl	0x00305f52													
ldmdbmi	r6	 {r2	 r6	 r8	 sl	 lr}^								
ldmdbmi	pc	 {r0	 r1	 r6	 r8	 sl	 lr}^	"; <UNPREDICTABLE>"						
eorseq	r2	 r0	 r4	 asr #32										
svcpl	0x00535058													
subcc	r5	 r3	 r4	 asr r4										
ldmdbmi	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 ip	 sp}^	"; <UNPREDICTABLE>"			
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
ldrtcc	r2	 [r4]	 #-68	"; 0xffffffbc"										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r6	 r7	 asr #30										
svcpl	0x00524353													
subcs	r4	 r3	 r5	 asr r6										
stfccs	f3	 [r0]	 #-160	"; 0xffffff60"										
ldmdbcs	r3!	 {r2	 r3	 r4	 r5	 sp}								
cmpmi	r3	 #0	16											
cfstrdmi	mvd5	 [r9	 #-340]	"; 0xfffffeac"										
cmpmi	pc	 #1342177284	"; 0x50000004"											
subspl	r4	 r4	 #1264	"; 0x4f0"										
subspl	r4	 pc	 pc	 asr #24										
cmpmi	r3	 #343932928	"; 0x14800000"											
subpl	r4	 r5	 #16640	"; 0x4100"										
stmdbmi	r8	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 ip	 lr}^			
stmdacc	r0!	 {r1	 r2	 r6	 sl	 ip	 lr}							
cmppl	r0	 #0	16											
subpl	r4	 pc	 #2080374785	"; 0x7c000001"										
strbmi	r5	 [r9	 -r5	 asr #6]										
subsmi	r5	 pc	 #72	8	"; 0x48000000"									
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
stmdacc	r6	 {r4	 r5	 fp	 ip	 sp	 lr}^							
eorscc	r3	 r0	 r8	 lsr r0										
movwmi	r3	 #48	"; 0x30"											
blmi	10dfe00 <__undef_stack+0xfcde40>													
cmpmi	r5	 pc	 asr r2											
cfstrdmi	mvd5	 [r9	 #-304]	"; 0xfffffed0"										
teqvs	r8	 #69	"; 0x45"											
blvs	18e7e90 <__undef_stack+0x17d5ed0>													
ldrbvc	r6	 [pc]	 #-1129	"; c0e4 <SLCRlockKey+0x4a69>"										
stmdapl	r0	 {r0	 r3	 r5	 r8	 ip	 sp}							
ldmdbmi	pc	 {r0	 r1	 r4	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
mcrrmi	6	4	 r5	 r1	 cr14									
ldrbpl	r4	 [pc]	 -r9	 asr #8										
ldmdbmi	r3	 {r0	 r2	 r6	 r9	 ip	 lr}^							
strtcc	r4	 [r0]	 #-3663	"; 0xfffff1b1"										
subspl	r0	 r8	 #76	"; 0x4c"										
ldrbmi	r4	 [pc]	 -r5	 asr #14										
subpl	r5	 r3	 #80	6	"; 0x40000001"									
cmpmi	sl	 #1593835520	"; 0x5f000000"											
eorscs	r2	 r1	 r0	 lsr #16										
teqcc	r0	 ip	 lsr ip											
cmppl	r8	 #41	"; 0x29"											
stmdbmi	r7	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
stmdami	r1	 {r0	 r1	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
ldmdbmi	r4	 {r1	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^					
strbmi	r5	 [pc]	 -r5	 asr #30										
cmpmi	sp	 r6	 asr #30											
eorcc	r4	 r0	 r3	 asr fp										
eorscc	r3	 r0	 r8	 ror r0										
eorscc	r3	 r0	 r0	 lsr r0										
cmppl	r8	 #49	"; 0x31"											
subpl	r5	 r9	 r4	 asr pc										
subspl	r4	 pc	 #76546048	"; 0x4900000"										
strbpl	r5	 [r5]	 #-837	"; 0xfffffcbb"										
smlsldmi	r5	 r5	 pc	 r2	"; <UNPREDICTABLE>"									
ldrbmi	r5	 [r4	 #-841]	"; 0xfffffcb7"										
subpl	r5	 r5	 #328	"; 0x148"										
subscs	r4	 r2	 r2	 asr pc										
ldcmi	3	 cr3	 [r2]	 #-212	"; 0xffffff2c"									
cmpmi	r0	 r0	 lsl #16											
cmpmi	r3	 #328	"; 0x148"											
movtmi	r4	 #38741	"; 0x9755"											
ldclmi	14	 cr4	 [r5	 #-380]	"; 0xfffffe84"									
movtpl	r4	 #59743	"; 0xe95f"											
movtmi	r4	 #57684	"; 0xe154"											
teqcc	r0	 r5	 asr #6											
cmpmi	r0	 r0	 lsl #16											
		"; <UNDEFINED> instruction: 0x47585f52"												
svcpl	0x004f4950													
svcpl	0x004d554e													
ldrbpl	r4	 [r3]	 #-3657	"; 0xfffff1b7"										
strbmi	r4	 [r3	 #-3649]	"; 0xfffff1bf"										
eorseq	r2	 r1	 r3	 asr r0										
strbpl	r5	 [r3	 #-856]	"; 0xfffffca8"										
svcpl	0x00434947													
svcpl	0x00424841													
strbmi	r4	 [lr]	 -r3	 asr #30										
svcmi	0x005f4749													
ldrbmi	r4	 [r3	 #-1606]	"; 0xfffff9ba"										
ldmdavc	r0!	 {r2	 r4	 r6	 sp}									
eorscc	r3	 r0	 r0	 lsr r0										
eorscc	r4	 r8	 r0	 lsr r4										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r7	 r7	 asr #30										
eorvc	r3	 r0	 #-2147483628	"; 0x80000014"										
subspl	r0	 r8	 r1	 lsr r0										
subpl	r5	 r6	 r3	 asr pc										
ldrtcc	r4	 [r1]	 #-327	"; 0xfffffeb9"										
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subcs	r4	 r4	 pc	 asr r9										
stmdapl	r0	 {r0	 r3	 r4	 r5	 ip	 sp}							
svcpl	0x00524150													
svcpl	0x00375350													
		"; <UNDEFINED> instruction: 0x47554353"												
subscc	r4	 pc	 r9	 asr #6										
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
subcc	r3	 r6	 r6	 asr #16										
eorscc	r3	 r0	 r0	 lsr r1										
cmpmi	r3	 #0	16											
movtmi	r4	 #38741	"; 0x9755"											
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 lr}^					
		"; <UNDEFINED> instruction: 0x3630435f"												
movtpl	r4	 #7519	"; 0x1d5f"											
ldmdavc	r0!	 {r0	 r1	 r3	 r6	 sp}								
eorscc	r3	 r0	 r0	 lsr r0										
eorscc	r3	 r4	 r0	 lsr r0										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
cfldr64mi	mvdx3	 [pc	 #-196]	"; c168 <SLCRlockKey+0x4aed>"										
svcpl	0x004e4941													
eorcs	r4	 r0	 #1224736768	"; 0x49000000"										
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldccs	3	 cr6	 [r0]	 #-128	"; 0xffffff80"									
rsbcc	r2	 r3	 r0	 lsr #32										
eorscs	r2	 r0	 #44	"; 0x2c"										
cdpmi	5	4	 cr5	 cr9	 cr0	 {0}								
ldclmi	8	 cr3	 [pc	 #-336]	"; c104 <SLCRlockKey+0x4a89>"									
eorcc	r5	 r0	 #4259840	"; 0x410000"										
svcpl	0x00003535													
strbpl	r5	 [sp]	 #-95	"; 0xffffffa1"										
ldrbvs	r6	 [r2	 -r8	 lsr #2]!										
teqvs	r0	 r3	 ror r9											
rsbseq	r6	 r3	 r2	 ror r7										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
stclmi	15	 cr4	 [r3	 #-380]	"; 0xfffffe84"									
svcpl	0x00305f43													
stmdapl	r1	 {r0	 r1	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
stmdbmi	r8	 {r0	 r3	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
strbmi	r4	 [r1]	 #-2119	"; 0xfffff7b9"										
eorcc	r5	 r0	 r4	 asr #4										
eorscc	r4	 r8	 r8	 ror r6										
		"; <UNDEFINED> instruction: 0x46464330"												
subspl	r0	 r8	 r6	 asr #32										
mcrrmi	15	5	 r5	 r7	 cr3									
sfmmi	f4	2	 [r1]	 {79}	"; 0x4f"									
subpl	r5	 sp	 #1593835520	"; 0x5f000000"										
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subcs	r4	 r4	 pc	 asr r9										
stmdapl	r0	 {r1	 r4	 r5	 r8	 r9	 sl	 ip	 sp}					
svcpl	0x00474552													
eorscs	r5	 r4	 r3	 asr #4										
eorseq	r7	 r4	 r3	 ror #4										
svcpl	0x00545358													
		"; <UNDEFINED> instruction: 0x46494650"												
strbmi	r5	 [r4	 #-3919]	"; 0xfffff0b1"										
svcmi	0x004c4441													
strcc	r4	 [r0	 #-2883]!	"; 0xfffff4bd"										
subeq	r3	 ip	 r0	 lsr r5										
ldrbtvc	r5	 [r3]	 #-3935	"; 0xfffff0a1"										
ldmdbvs	r4!	 {r1	 r4	 r5	 r6	 r9	 sl	 sp	 lr}^					
stmdbvs	ip!	 {r0	 r2	 r3	 r5	 r6	 r8	 sl	 sp	 lr}^				
strtvs	r6	 [r8]	 -fp	 ror #10										
rsbvc	r7	 r1	 #1828716544	"; 0x6d000000"										
stmdbvs	r6!	 {r0	 r1	 r2	 r5	 r6	 sl	 fp	 sp}^					
		"; <UNDEFINED> instruction: 0x76747372"												
rsbvc	r7	 r1	 #268435462	"; 0x10000006"										
svcpl	0x00202967													
ldrbtvc	r6	 [r4]	 #-351	"; 0xfffffea1"										
strbvc	r6	 [r2	 #-2418]!	"; 0xfffff68e"										
svcpl	0x005f6574													
svcpl	0x005f2828													
ldclvs	15	 cr6	 [r2	 #-408]!	"; 0xfffffe68"									
svcpl	0x005f7461													
svcpl	0x005f2820													
		"; <UNDEFINED> instruction: 0x66727473"												
strbvs	r6	 [sp	 #-2420]!	"; 0xfffff68c"										
eorcs	r5	 ip	 pc	 asr pc										
cmnvs	r4	 r6	 ror #26											
eorcs	r6	 ip	 r2	 ror r7										
cmnvc	r2	 #1671168	"; 0x198000"											
rsbvc	r7	 r1	 #116	12	"; 0x7400000"									
stmdbcs	r7!	 {r0	 r5	 r6	 r9	 ip	 sp	 lr}^						
stmdapl	r0	 {r0	 r3	 r5	 r8	 fp	 sp}							
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
svcpl	0x0041565f													
subspl	r4	 pc	 r4	 asr pc	"; <UNPREDICTABLE>"									
strbpl	r5	 [pc]	 #-3905	"; c34c <SLCRlockKey+0x4cd1>"										
svcpl	0x00524548													
eorvc	r2	 r2	 r3	 lsr r0										
eorcs	r3	 ip	 r1	 lsr r5										
strcs	r2	 [r0	 #-3120]!	"; 0xfffff3d0"										
eorcs	r2	 r0	 r0	 lsr ip										
eorcs	r3	 ip	 r3	 ror #14										
ldccs	3	 cr6	 [r8]	 #-128	"; 0xffffff80"									
eoreq	r3	 r2	 r0	 lsr #14										
svcpl	0x00535058													
svcpl	0x00434d53													
svcpl	0x00544e49													
strcc	r4	 [r0	 #-1097]!	"; 0xfffffbb7"										
cmppl	r8	 #48	"; 0x30"											
ldrbmi	r5	 [r7]	 #-3924	"; 0xfffff0ac"										
svcpl	0x00425454													
strbmi	r4	 [sp	 #-2388]	"; 0xfffff6ac"										
cmpmi	r6	 r2	 asr pc											
strbmi	r4	 [r5]	 #-3145	"; 0xfffff3b7"										
ldrcc	r3	 [r2	 #-288]!	"; 0xfffffee0"										
stmdapl	r0	 {r0	 r4	 r5	 sl	 fp	 lr}							
svcpl	0x00524150													
svcpl	0x00375350													
ldmdbmi	r0	 {r0	 r4	 r6	 r8	 r9	 ip	 lr}^						
subsmi	r3	 pc	 #95	"; 0x5f"										
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
subcc	r7	 r5	 r0	 lsr r8										
subcc	r3	 r4	 r0	 lsr r0										
stmdapl	r0	 {r4	 r5	 ip	 sp}									
svcpl	0x00524150													
subspl	r5	 r3	 r8	 asr r1										
svcpl	0x00535049													
svcpl	0x004d554e													
ldrbpl	r4	 [r3]	 #-3657	"; 0xfffff1b7"										
strbmi	r4	 [r3	 #-3649]	"; 0xfffff1bf"										
eorseq	r2	 r1	 r3	 asr r0										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmppl	r0	 #99614720	"; 0x5f00000"											
subspl	r5	 pc	 #805306372	"; 0x30000004"										
strbmi	r4	 [r4	 #-3917]	"; 0xfffff0b3"										
strbpl	r4	 [r9]	 #-607	"; 0xfffffda1"										
eorscc	r2	 r2	 #32	16	"; 0x200000"									
svcpl	0x005f0029													
		"; <UNDEFINED> instruction: 0x66727473"												
stclvs	15	 cr6	 [lr]	 #-436	"; 0xfffffe4c"									
stmdacs	r5!	 {r0	 r3	 r5	 r6	 r8	 r9	 fp	 sp	 lr}^				
cmnvs	r4	 r6	 ror #26											
		"; <UNDEFINED> instruction: 0x662c6772"												
ldrbtvc	r7	 [r3]	 #-617	"; 0xfffffd97"										
cmnvs	r2	 r6	 ror r1											
eorcs	r6	 r9	 r2	 ror r7										
strbtvc	r5	 [r1]	 #-3935	"; 0xfffff0a1"										
rsbvs	r7	 r9	 #116	4	"; 0x40000007"									
svcpl	0x00657475													
svcpl	0x0028285f													
rsbvc	r6	 pc	 #99614720	"; 0x5f00000"										
svcpl	0x0074616d													
svcpl	0x0028205f													
rsbsvc	r7	 r4	 #2080374785	"; 0x7c000001"										
cdpvs	13	6	 cr6	 cr15	 cr6	 {3}								
eorcs	r5	 ip	 pc	 asr pc										
cmnvs	r4	 r6	 ror #26											
eorcs	r6	 ip	 r2	 ror r7										
cmnvc	r2	 #1671168	"; 0x198000"											
rsbvc	r7	 r1	 #116	12	"; 0x7400000"									
stmdbcs	r7!	 {r0	 r5	 r6	 r9	 ip	 sp	 lr}^						
stmdapl	r0	 {r0	 r3	 r5	 r8	 fp	 sp}							
svcpl	0x00474552													
eorscs	r5	 r1	 r3	 asr #32										
ldmdbmi	r5	 {r0	 r4	 r5}^										
cmpmi	sp	 lr	 asr #8											
stmdacs	r3	 {r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
stmdavc	r0!	 {r3	 r4	 r5	 r6	 r8	 fp	 sp}						
strpl	r2	 [r3	 #-800]!	"; 0xfffffce0"										
stmdapl	r0	 {r2	 r3	 r6	 sl	 fp	 lr}							
		"; <UNDEFINED> instruction: 0x465f5453"												
ldmdami	r3	 {r2	 r3	 r6	 r8	 lr}^								
stmdbmi	r6	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 lr}^				
ldrbmi	r5	 [r5	 #-351]	"; 0xfffffea1"										
ldrbmi	r5	 [pc	 #-2386]	"; bb3a <SLCRlockKey+0x44bf>"										
subpl	r5	 pc	 #536870917	"; 0x20000005"										
teqcc	r1	 #32	2											
stmdapl	r0	 {r3	 r4	 r5	 sl	 fp	 lr}							
cmpmi	pc	 r9	 ror #24											
rsbvc	r7	 r5	 #-872415231	"; 0xcc000001"										
stmdbvs	pc!	 {r2	 r4	 r5	 r6	 r9	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"				
stmdavc	r5	 {r2	 r5	 r6	 fp	 sp}^								
cmnvc	r5	 #112	4											
mcrvs	9	3	 r6	 cr15	 cr3	 {3}								
rsbscs	r2	 fp	 r9	 lsr #32										
stmdacs	r0!	 {r0	 r3	 r5	 r6	 r9	 sl	 sp	 lr}					
rsbsvc	r7	 r0	 #4521984	"; 0x450000"										
ldmdbvs	r3!	 {r0	 r2	 r5	 r6	 r8	 r9	 ip	 sp	 lr}^				
eorcs	r6	 r9	 pc	 ror #28										
ldmdbvs	r8	 {r0	 r1	 r3	 r4	 r5	 r6	 sp}^						
movtvc	r5	 #8044	"; 0x1f6c"											
ldrbtvc	r6	 [r2]	 #-1395	"; 0xfffffa8d"										
strbtvc	r7	 [r1]	 #-1107	"; 0xfffffbad"										
stccc	3	 cr7	 [r0	 #-468]!	"; 0xfffffe2c"									
mcrrmi	8	2	 r5	 r9	 cr0									
cmppl	r3	 #-1073741801	"; 0xc0000017"											
svcpl	0x00545245													
strbmi	r4	 [lr	 #-3918]	"; 0xfffff0b2"										
rsbscs	r2	 sp	 fp	 lsr r0										
ldrbvs	r6	 [r3	 #-3173]!	"; 0xfffff39b"										
stmdapl	r0!	 {r5	 r8	 r9	 fp	 ip	 sp	 lr}						
cmpmi	pc	 r9	 ror #24											
rsbvc	r7	 r5	 #-872415231	"; 0xcc000001"										
svcpl	0x005f2874													
strbmi	r4	 [ip	 #-2374]	"; 0xfffff6ba"										
eorcs	r5	 ip	 pc	 asr pc										
stmdbmi	ip	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
svcpl	0x005f454e													
stmdapl	r0!	 {r0	 r3	 r5	 r8	 r9	 fp	 ip	 sp}					
cmpmi	pc	 r9	 ror #24											
rsbvc	r7	 r5	 #-872415231	"; 0xcc000001"										
cmnvs	r4	 r4	 ror r3											
rsbscs	r7	 r3	 r4	 ror r5										
ldmdbmi	r8	 {r0	 r2	 r3	 r4	 r5	 sp}^							
movtpl	r5	 #8012	"; 0x1f4c"											
ldrbpl	r4	 [r2]	 #-1363	"; 0xfffffaad"										
movtmi	r4	 #16223	"; 0x3f5f"											
ldrbmi	r5	 [r2	 #-597]	"; 0xfffffdab"										
eorvc	r3	 r0	 #68	22	"; 0x11000"									
rsbsvc	r7	 r5	 #1694498816	"; 0x65000000"										
vstmdbvc	r0!	 {d3-<overflow reg d57>}												
stmdapl	r0	 {r5	 r8	 sl	 fp	 ip	 sp	 lr}						
svcpl	0x00524150													
subspl	r5	 r3	 r8	 asr r1										
svcpl	0x00535049													
cmppl	r1	 #48	30	"; 0xc0"										
cmpmi	pc	 #80	18	"; 0x140000"										
ldrbmi	r4	 [pc]	 -ip	 asr #22										
svcpl	0x00514552													
eorcc	r5	 r0	 #72	20	"; 0x48000"									
eorscc	r3	 r0	 r0	 lsr r0										
eorscc	r3	 r0	 r0	 lsr r0										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
ldrbmi	r3	 [pc]	 #-1329	"; c57c <SLCRlockKey+0x4f01>"										
ldrbmi	r4	 [r5	 -r5	 asr #4]										
cmpmi	r5	 pc	 asr r6											
ldrbmi	r5	 [r2	 #-1364]	"; 0xfffffaac"										
eorcs	r3	 r0	 #95	"; 0x5f"										
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldccs	3	 cr6	 [r0]	 #-128	"; 0xffffff80"									
cmncc	r3	 r0	 lsr #32											
eorscs	r2	 r2	 #44	"; 0x2c"										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r7	 r7	 asr #30										
eorscs	r3	 r2	 r2	 asr r1										
eorseq	r3	 r2	 r2	 ror r1										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
svcmi	0x00435f35													
svcpl	0x00544e55													
submi	r4	 r1	 #1104	"; 0x450"										
cmppl	pc	 #76	10	"; 0x13000000"										
eorcs	r5	 r0	 #1157627904	"; 0x45000000"										
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldccs	3	 cr6	 [r9]	 #-128	"; 0xffffff80"									
eorscc	r6	 r1	 #32	6	"; 0x80000000"									
eorscs	r2	 r1	 #44	"; 0x2c"										
subspl	r5	 pc	 r0	 lsl #30										
ldrbmi	r4	 [r4]	 -ip	 asr #2										
svcpl	0x004d524f													
eoreq	r5	 r0	 r8	 asr #30										
svcpl	0x00545358													
svcpl	0x00544f4e													
mcrrmi	15	5	 r4	 ip	 cr0									
teqcc	r0	 r5	 asr #8											
stmdapl	r0	 {r4	 r5	 sl	 fp	 lr}								
ldrbpl	r4	 [r5]	 #-851	"; 0xfffffcad"										
subpl	r4	 r5	 #4672	"; 0x1240"										
subspl	r4	 r3	 #1556480	"; 0x17c000"										
		"; <UNDEFINED> instruction: 0x46464f5f"												
subscs	r4	 r4	 r3	 asr r5										
teqmi	r0	 #48	16	"; 0x300000"										
stclvs	8	 cr5	 [r9]	 #-0										
cmnvc	r9	 #1593835520	"; 0x5f000000"											
strbvs	r6	 [ip	 #-609]!	"; 0xfffffd9f"										
ldrbtvc	r6	 [r3]	 #-1358	"; 0xfffffab2"										
cdpvs	4	4	 cr6	 cr9	 cr5	 {3}								
rsbsvc	r6	 r2	 #116	10	"; 0x1d000000"									
cmnvc	r4	 #117	"; 0x75"											
svcpl	0x00202928													
ldfvse	f6	 [r3	 #-380]!	"; 0xfffffe84"										
svcpl	0x00205f5f													
stclvs	6	 cr7	 [pc]	 #-380	"; c4d4 <SLCRlockKey+0x4e59>"									
cfstrdvs	mvd7	 [r9]	 #-388	"; 0xfffffe7c"										
subscs	r5	 pc	 r5	 ror #30										
strbtvs	r2	 [ip]	 #-552	"; 0xfffffdd8"										
rsbcs	r6	 r4	 sp	 ror #12										
rsbsvc	r2	 r3	 r0	 lsr #32										
blvc	8176ec <__undef_stack+0x70572c>													
rsbscs	r7	 sp	 #108	4	"; 0xc0000006"									
svcpl	0x00203b29													
ldfvse	f6	 [r3	 #-380]!	"; 0xfffffe84"										
svcpl	0x00205f5f													
stclvs	6	 cr7	 [pc]	 #-380	"; c500 <SLCRlockKey+0x4e85>"									
cfstrdvs	mvd7	 [r9]	 #-388	"; 0xfffffe7c"										
subscs	r5	 pc	 r5	 ror #30										
cmnvc	sp	 #40	4	"; 0x80000002"										
eorcs	r2	 r0	 r2	 ror r0										
rsbvc	r2	 r3	 r0	 lsr #32										
cmpvs	pc	 #805306375	"; 0x30000007"											
eorcc	r2	 r3	 ip	 lsr #32										
eorscs	r3	 r2	 #120	18	"; 0x1e0000"									
svcpl	0x00203b29													
ldfvse	f6	 [r3	 #-380]!	"; 0xfffffe84"										
svcpl	0x00205f5f													
stclvs	6	 cr7	 [pc]	 #-380	"; c530 <SLCRlockKey+0x4eb5>"									
cfstrdvs	mvd7	 [r9]	 #-388	"; 0xfffffe7c"										
subscs	r5	 pc	 r5	 ror #30										
strbtvs	r2	 [ip]	 #-552	"; 0xfffffdd8"										
rsbcs	r6	 r4	 sp	 ror #12										
rsbsvc	r2	 r3	 r0	 lsr #32										
blvc	817748 <__undef_stack+0x705788>													
rsbscs	r7	 sp	 #108	4	"; 0xc0000006"									
svcpl	0x00203b29													
ldfvse	f6	 [r3	 #-380]!	"; 0xfffffe84"										
svcpl	0x00205f5f													
stclvs	6	 cr7	 [pc]	 #-380	"; c55c <SLCRlockKey+0x4ee1>"									
cfstrdvs	mvd7	 [r9]	 #-388	"; 0xfffffe7c"										
subscs	r5	 pc	 r5	 ror #30										
cmnvc	sp	 #40	4	"; 0x80000002"										
eorcs	r2	 r0	 r2	 ror r0										
rsbsvc	r2	 r3	 r0	 lsr #32										
cmpvs	pc	 #805306375	"; 0x30000007"											
stclcs	3	 cr7	 [r6]	 #-480	"; 0xfffffe20"									
rsbscs	r6	 r2	 #32	24	"; 0x2000"									
stmdapl	r0	 {r0	 r3	 r5	 r8	 r9	 fp	 ip	 sp}					
svcpl	0x00474552													
teqcc	r1	 r3	 asr #4											
cmncc	r2	 r0	 lsr #6											
svcpl	0x005f0031													
ldrbvs	r7	 [r2	 #-1392]!	"; 0xfffffa90"										
svcpl	0x005f2032													
rsbsvc	r7	 r4	 #1627389952	"; 0x61000000"										
ldrbtvc	r6	 [r5]	 #-617	"; 0xfffffd97"										
ldmdacs	pc	 {r0	 r2	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"		
cmpvs	pc	 #40	30	"; 0xa0"										
ldrbtvc	r6	 [r3]	 #-3695	"; 0xfffff191"										
stmdbcs	r9!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
cmpvs	r3	 #0	16											
cmnvs	r9	 #30670848	"; 0x1d40000"											
ldmdbvs	r2!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 ip	 lr}^		
ldrbvs	r6	 [r2	 #-1396]	"; 0xfffffa8c"										
cmpvs	r2	 r7	 ror #16											
strbvs	r6	 [r1]	 #-1395	"; 0xfffffa8d"										
cmnvc	r5	 #100	4	"; 0x40000006"										
ldrbvs	r2	 [r2	 #-3187]	"; 0xfffff38d"										
strbtvs	r4	 [r6]	 -r7	 ror #30										
cfldr64cs	mvdx6	 [r4]	 #-460	"; 0xfffffe34"										
cmnvs	r4	 r4	 asr #2											
stmdapl	r8!	 {r0	 r3	 r5	 sp}									
svcmi	0x005f6c69													
eorscc	r7	 r3	 #1962934272	"; 0x75000000"										
eormi	r2	 r8	 #40	16	"; 0x280000"									
cmnmi	r5	 r1	 ror #6											
ldrbvs	r6	 [r2	 #-1124]!	"; 0xfffffb9c"										
eorcs	r7	 r9	 r3	 ror r3										
eorpl	r2	 r8	 #43	"; 0x2b"										
strbvs	r6	 [pc]	 -r5	 ror #14										
strbtvc	r7	 [r5]	 #-870	"; 0xfffffc9a"										
eorcs	r2	 ip	 r9	 lsr #18										
cmncc	r5	 #40	16	"; 0x280000"										
cmpvs	r4	 r2	 lsr r9											
stmdbcs	r9!	 {r2	 r4	 r5	 r6	 r8	 sp	 lr}						
cmppl	r8	 #41	"; 0x29"											
stmdbvs	r7	 {r0	 r1	 r5	 r6	 r8	 sl	 ip	 sp	 lr}^				
cdpvs	15	4	 cr5	 cr5	 cr3	 {3}								
strbvs	r6	 [ip	 #-609]!	"; 0xfffffd9f"										
rsbsvc	r6	 r4	 #1168	"; 0x490"										
cmnvc	r9	 #40	8	"; 0x28000000"										
cmnvc	r1	 #116	4	"; 0x40000007"										
strbtvs	r4	 [r4]	 #-357	"; 0xfffffe9b"										
cmnvc	r3	 #478150656	"; 0x1c800000"											
strbtvc	r4	 [lr]	 #-2348	"; 0xfffff6d4"										
stmdbcs	r4!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 fp	 lr}^				
cmpvs	r3	 #32	16	"; 0x200000"										
cmnvs	r9	 #30670848	"; 0x1d40000"											
ldmdbvs	r2!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 ip	 lr}^		
ldrbvs	r6	 [r2	 #-1396]	"; 0xfffffa8c"										
strtmi	r2	 [r8]	 #-2151	"; 0xfffff799"										
rsbsmi	r7	 r4	 #-1543503871	"; 0xa4000001"										
cmnmi	r5	 r1	 ror #6											
ldrbvs	r6	 [r2	 #-1124]!	"; 0xfffffb9c"										
stccs	3	 cr7	 [r9]	 #-460	"; 0xfffffe34"									
cmpmi	r3	 #32	16	"; 0x200000"										
movtmi	r4	 #38741	"; 0x9755"											
cmpmi	lr	 pc	 asr r5											
svcpl	0x00454c42													
svcpl	0x00544553													
movtpl	r4	 #26191	"; 0x664f"											
blcs	821910 <__undef_stack+0x70f950>													
stmdbmi	r8!	 {r5	 fp	 sp}										
ldmdbmi	pc	 {r1	 r2	 r3	 r5	 r6	 sl	 ip	 sp	 lr}^	"; <UNPREDICTABLE>"			
eorcs	r2	 pc	 r4	 rrx										
eorcs	r3	 r9	 r3	 lsr r2										
ldmdbcs	r4!	 {r1	 r3	 r5	 sp}									
teqcc	r8	 ip	 lsr #32											
eorscs	r3	 ip	 r0	 lsr #24										
strbtvc	r4	 [lr]	 #-2344	"; 0xfffff6d8"										
rsbcs	r4	 r4	 pc	 asr r9										
eorscc	r2	 r3	 #37	"; 0x25"										
eoreq	r2	 r9	 r9	 lsr #18										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
cmpmi	sp	 r5	 lsr pc											
ldrbpl	r4	 [pc]	 #-3657	"; c838 <SLCRlockKey+0x51bd>"										
cmpmi	pc	 ip	 asr #4											
subscs	r5	 r2	 r4	 asr r4										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0,00E+00	 cr2	 [r5]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
ldrcc	r6	 [r1	 #-800]!	"; 0xfffffce0"										
teqvs	r0	 #44	"; 0x2c"											
eorcc	r2	 r0	 #14080	"; 0x3700"										
cdpmi	0	4	 cr0	 cr9	 cr2	 {1}								
cmpmi	r6	 r4	 asr pc											
eorscc	r5	 r3	 #1392508928	"; 0x53000000"										
mcrmi	13	2	 r4	 cr9	 cr15	 {2}								
svcpl	0x002d2820													
ldrbmi	r5	 [r4]	 #-863	"; 0xfffffca1"										
svcpl	0x00544e49													
ldmdacs	r0	 {r0	 r2	 r6	 fp	 ip	 lr}^							
svcpl	0x00544e49													
ldmdbcs	r8	 {r0	 r2	 r3	 r6	 r8	 lr}^							
eoreq	r3	 r9	 sp	 lsr #2										
ldrbvc	r5	 [r0	 #-3935]!	"; 0xfffff0a1"										
svcpl	0x00206572													
ldrbtvc	r6	 [r4]	 #-351	"; 0xfffffea1"										
strbvc	r6	 [r2	 #-2418]!	"; 0xfffff68e"										
svcpl	0x005f6574													
svcpl	0x005f2828													
ldrbvs	r7	 [r2	 #-1392]!	"; 0xfffffa90"										
stmdbcs	r9!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
cmppl	r9	 #2080374785	"; 0x7c000001"											
svcpl	0x00454341													
mrrcmi	15	4	 r4	 pc	 cr14	"; <UNPREDICTABLE>"								
subcs	r4	 fp	 pc	 asr #6										
teqcc	r5	 r1	 lsr r3											
bvc	1d0c9f0 <__undef_stack+0x1bfaa30>													
strbvs	r6	 [sp	 #-366]!	"; 0xfffffe92"										
bvc	1d24548 <__undef_stack+0x1c12588>													
strbvs	r6	 [sp	 #-366]!	"; 0xfffffe92"										
cmpmi	r0	 r0	 lsl #16											
stmdapl	r1	 {r1	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
stclmi	15	 cr5	 [r5	 #-292]	"; 0xfffffedc"									
stmdapl	r0	 {r0	 r1	 r6	 sp}									
svcpl	0x00524150													
svcpl	0x00375350													
svcpl	0x00494641													
svcpl	0x00535f31													
svcpl	0x00495841													
ldrbmi	r4	 [r3	 #-322]	"; 0xfffffebe"										
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbtmi	r3	 [r8]	 -r0	 lsr #32										
ldmdbcc	r0!	 {r3	 r4	 r5	 ip	 sp}								
eorseq	r3	 r0	 r0	 lsr r0										
strbpl	r4	 [lr]	 #-2389	"; 0xfffff6ab"										
cmpmi	pc	 #905969664	"; 0x36000000"											
eorcs	r7	 r9	 r8	 lsr #16										
teqcs	r3	 #120	"; 0x78"											
subeq	r4	 ip	 r5	 asr ip										
svcpl	0x00535058													
movtmi	r3	 #12876	"; 0x324c"											
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
subcc	r3	 r6	 r6	 asr #16										
eorscc	r3	 r0	 r2	 lsr r0										
cmppl	r0	 #0	16											
subspl	r5	 r3	 pc	 asr r1										
cmpmi	r2	 r9	 asr #30											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
eorcc	r5	 r0	 r4	 asr #4										
eorscc	r4	 r0	 r8	 ror r5										
eorscc	r4	 r0	 r0	 lsr r4										
subspl	r0	 r8	 r0	 lsr r0										
subspl	r5	 pc	 r1	 asr #4										
cmpmi	pc	 r3	 asr r7	"; <UNPREDICTABLE>"										
subscc	r4	 pc	 #1146880	"; 0x118000"										
cmpmi	pc	 pc	 asr r3	"; <UNPREDICTABLE>"										
ldmdami	pc	 {r3	 r4	 r6	 r8	 fp	 lr}^	"; <UNPREDICTABLE>"						
cmpmi	r8	 r9	 asr #14											
subscs	r4	 r2	 r4	 asr #8										
stmdacc	r6	 {r4	 r5	 fp	 ip	 sp	 lr}^							
		"; <UNDEFINED> instruction: 0x46413030"												
stmdapl	r0	 {r1	 r2	 r6	 r9	 sl	 lr}							
ldmdami	pc	 {r0	 r3	 r5	 r6	 sl	 fp	 sp	 lr}^	"; <UNPREDICTABLE>"				
stclvs	15	 cr6	 [lr]	 #-464	"; 0xfffffe30"									
strbtvc	r4	 [r1]	 #-1064	"; 0xfffffbd8"										
stmdapl	r0!	 {r0	 r5	 r6	 r8	 fp	 sp}							
ldrbmi	r6	 [pc	 #-3177]	"; bd27 <SLCRlockKey+0x46ac>"										
cmnvs	r9	 lr	 ror #8											
cmnvs	r7	 lr	 ror #6											
ldmdacs	r2!	 {r4	 r5	 r6	 r8	 r9	 ip	 sp}						
cmnvs	r4	 r4	 asr #2											
subspl	r0	 r8	 r9	 lsr #32										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
subpl	r4	 r3	 r1	 asr #8										
svcpl	0x00305f53													
stmdami	r7	 {r3	 r6	 r8	 fp	 lr}^								
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbtmi	r3	 [r8]	 -r0	 lsr #32										
		"; <UNDEFINED> instruction: 0x37303038"												
eorseq	r3	 r0	 r1	 lsr r2										
svcpl	0x004c4958													
strbmi	r5	 [r3	 #-2117]	"; 0xfffff7bb"										
svcmi	0x00495450													
stmdbmi	r6	 {r1	 r2	 r3	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
subspl	r2	 r8	 #81	"; 0x51"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00525350													
svcpl	0x00514946													
submi	r4	 r1	 #1104	"; 0x450"										
movwmi	r4	 #1356	"; 0x54c"											
blmi	10e0720 <__undef_stack+0xfce760>													
ldrbmi	r5	 [r0	 #-3923]	"; 0xfffff0ad"										
ldrbmi	r5	 [r3	 #-3922]	"; 0xfffff0ae"										
cmpmi	pc	 #67	"; 0x43"											
blmi	10e0730 <__undef_stack+0xfce770>													
ldrbmi	r5	 [r0	 #-3923]	"; 0xfffff0ad"										
ldrbmi	r5	 [r3	 #-3922]	"; 0xfffff0ae"										
stmdapl	r0	 {r0	 r1	 r6	 r8	 r9	 sl	 fp	 ip	 lr}				
		"; <UNDEFINED> instruction: 0x465f5453"												
ldmdami	r3	 {r2	 r3	 r6	 r8	 lr}^								
cmpmi	r2	 pc	 asr r5											
cmppl	pc	 #348127232	"; 0x14c00000"											
ldrbmi	r5	 [r0	 #-853]	"; 0xfffffcab"										
strbmi	r4	 [r5]	 #-1102	"; 0xfffffbb2"										
eorscc	r3	 r1	 #32	2										
stmdapl	r0	 {r0	 r3	 r4	 r5	 sl	 fp	 lr}						
ldmdbmi	pc	 {r0	 r1	 r4	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
ldrbmi	r4	 [pc]	 #-841	"; ca34 <SLCRlockKey+0x53b9>"										
subspl	r5	 pc	 #536870917	"; 0x20000005"										
submi	r4	 r4	 #1073741841	"; 0x40000011"										
svcpl	0x004b4341													
svcmi	0x00525245													
eorscc	r2	 r1	 r2	 asr r0										
stmdapl	r0	 {r3	 r4	 r5	 r8	 sl	 ip	 sp}						
ldmdbmi	pc	 {r0	 r1	 r4	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
svcpl	0x00464950													
ldmdbmi	r6	 {r2	 r6	 r8	 sl	 lr}^								
cmpmi	pc	 r3	 asr #10											
ldrbmi	r4	 [pc	 #-2883]	"; bf1d <SLCRlockKey+0x48a2>"										
subpl	r5	 pc	 #536870917	"; 0x20000005"										
ldrtcc	r3	 [r3]	 #-1312	"; 0xfffffae0"										
cmppl	r8	 #76	"; 0x4c"											
ldmdbvs	r4	 {r0	 r1	 r5	 r6	 r8	 sl	 ip	 sp	 lr}^				
svcpl	0x0072656d													
cmnmi	r4	 #297795584	"; 0x11c00000"											
strbtvc	r7	 [lr]	 #-1391	"; 0xfffffa91"										
cmpvs	r6	 r5	 ror #4											
stmdacs	r5!	 {r2	 r3	 r5	 r6	 r8	 sl	 ip	 sp	 lr}^				
ldrbtvc	r6	 [r3]	 #-3657	"; 0xfffff1b7"										
strbvs	r6	 [r3	 #-3681]!	"; 0xfffff19f"										
ldmdbcs	r2!	 {r4	 r6	 sl	 ip	 sp	 lr}^							
cmpvs	r3	 #32	16	"; 0x200000"										
cfstrdvs	mvd5	 [r9	 #-468]!	"; 0xfffffe2c"										
subspl	r7	 pc	 #1342177286	"; 0x50000006"										
rsbpl	r6	 r4	 #1073741849	"; 0x40000019"										
stmdacs	r8!	 {r0	 r2	 r5	 r6	 r8	 r9	 sl	 sp	 lr}				
ldrbtvc	r6	 [r3]	 #-3657	"; 0xfffff1b7"										
strbvs	r6	 [r3	 #-3681]!	"; 0xfffff19f"										
ldmdbcs	r2!	 {r4	 r6	 sl	 ip	 sp	 lr}^							
svcvs	0x00433e2d													
strbvs	r6	 [r9	 -lr	 ror #12]!										
cmnvc	r1	 #-536870910	"; 0xe0000002"											
strbtvs	r4	 [r4]	 #-357	"; 0xfffffe9b"										
stmdapl	r0!	 {r1	 r4	 r5	 r6	 sl	 fp	 sp}						
ldrbpl	r4	 [r5]	 #-851	"; 0xfffffcad"										
subpl	r4	 r5	 #4672	"; 0x1240"										
strbpl	r4	 [pc	 #-863]	"; c771 <SLCRlockKey+0x50f6>"										
subpl	r5	 r5	 #1308622848	"; 0x4e000000"										
		"; <UNDEFINED> instruction: 0x46464f5f"												
ldmdbcs	r4	 {r0	 r1	 r4	 r6	 r8	 sl	 lr}^						
subcs	r5	 r2	 r0	 lsl #30										
eorscc	r3	 r0	 r0	 lsr r2										
cmpmi	pc	 #0	30											
cmpmi	r3	 pc	 asr #28											
stmdavc	r8!	 {r2	 r4	 r6	 r8	 ip	 sp}							
eorcs	r7	 r9	 ip	 lsr #18										
teqcs	r3	 #120	"; 0x78"											
stmdapl	r0	 {r5	 r8	 fp	 ip	 sp	 lr}							
svcpl	0x00524150													
subsmi	r5	 r3	 #88	10	"; 0x16000000"									
subscc	r5	 pc	 r0	 asr r3	"; <UNPREDICTABLE>"									
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
eorscc	r3	 r0	 r5	 asr #32										
eorscc	r3	 r0	 r2	 lsr r0										
subspl	r5	 pc	 #0	30										
strbmi	r5	 [r9]	 #-835	"; 0xfffffcbd"										
strbpl	r5	 [pc	 #-863]	"; c7c9 <SLCRlockKey+0x514e>"										
stmdacs	r5	 {r1	 r4	 r6	 r8	 r9	 lr}^							
teqvc	r0	 #1884160	"; 0x1cc000"											
cmnvs	r5	 #116	4	"; 0x40000007"										
svcpl	0x005f2074													
blvs	18e50dc <__undef_stack+0x17d311c>													
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
stclmi	15	 cr5	 [r4	 #-220]	"; 0xffffff24"									
svcpl	0x00535f41													
ldmdbmi	r6	 {r2	 r6	 r8	 sl	 lr}^								
ldmdbmi	pc	 {r0	 r1	 r6	 r8	 sl	 lr}^	"; <UNPREDICTABLE>"						
eorseq	r2	 r1	 r4	 asr #32										
svcpl	0x00535058													
cmpcc	r3	 r9	 asr #4											
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
eorscc	r3	 r0	 r5	 asr #32										
eorscc	r3	 r0	 r5	 lsr r0										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
ldmdbmi	pc	 {r0	 r4	 r5	 r8	 sl	 ip	 sp}^	"; <UNPREDICTABLE>"					
mcrrmi	6	4	 r5	 r1	 cr14									
cfldrdmi	mvd4	 [r4]	 {95}	"; 0x5f"										
cdpmi	15	5	 cr5	 cr5	 cr2	 {2}								
blmi	10e08c0 <__undef_stack+0xfce900>													
eorcs	r4	 r0	 #1157627904	"; 0x45000000"										
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldccs	3	 cr6	 [r8]	 #-128	"; 0xffffff80"									
strbtcc	r2	 [r3]	 -r0	 lsr #32										
eorscs	r2	 r0	 #44	"; 0x2c"										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
		"; <UNDEFINED> instruction: 0x465f5253"												
ldfmie	f5	 [pc	 #-292]	"; ca98 <SLCRlockKey+0x541d>"										
subcs	r4	 r5	 pc	 asr #8										
teqcc	r1	 r0	 lsr r8											
cmpmi	r0	 r0	 lsl #16											
stmdapl	r1	 {r1	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
ldmdbmi	r4	 {r0	 r3	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
svcpl	0x0052454d													
strbmi	r5	 [r4	 #-3888]	"; 0xfffff0d0"										
strbmi	r4	 [r3	 #-2390]	"; 0xfffff6aa"										
subcs	r4	 r4	 pc	 asr r9										
subspl	r0	 r8	 r0	 lsr r0										
subspl	r5	 pc	 r1	 asr #4										
cmppl	pc	 #21757952	"; 0x14c0000"											
stmdbmi	r7	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
svcpl	0x00305f43													
ldrbpl	r4	 [r3]	 #-2372	"; 0xfffff6bc"										
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
subcc	r3	 r6	 r6	 asr #16										
eorscc	r3	 r0	 r1	 lsr r0										
cmpmi	r0	 r0	 lsl #16											
ldrbmi	r5	 [r8]	 #-3922	"; 0xfffff0ae"										
cmppl	r0	 #1073741843	"; 0x40000013"											
subsmi	r3	 pc	 #-1073741801	"; 0xc0000017"										
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
stmdacc	r6	 {r4	 r5	 fp	 ip	 sp	 lr}^							
eorscc	r3	 r3	 r0	 lsr r0										
stmdapl	r0	 {r4	 r5	 ip	 sp}									
ldrbtpl	r6	 [r5]	 #-851	"; 0xfffffcad"										
rsbvc	r6	 r5	 #6720	"; 0x1a40"										
cmnvs	r5	 pc	 asr r2											
strbvs	r5	 [r5	 -r4	 ror #4]!										
cmnvc	r1	 #40	4	"; 0x80000002"										
strbtvs	r4	 [r4]	 #-357	"; 0xfffffe9b"										
ldrbvs	r2	 [r2	 #-3186]	"; 0xfffff38e"										
strbtvs	r4	 [r6]	 -r7	 ror #30										
ldmdbcs	r4!	 {r0	 r1	 r4	 r5	 r6	 r8	 sl	 sp	 lr}^				
stclvs	8	 cr5	 [r9]	 #-128	"; 0xffffff80"									
cmncc	lr	 #1556480	"; 0x17c000"											
eormi	r2	 r8	 #3276800	"; 0x320000"										
cmnmi	r5	 r1	 ror #6											
ldmdbcs	r2!	 {r2	 r5	 r6	 sl	 sp	 lr}^							
stmdacs	r0!	 {r5	 r8	 r9	 fp	 sp}								
svcmi	0x00676552													
ldrbvs	r6	 [r3	 #-1638]!	"; 0xfffff99a"										
eoreq	r2	 r9	 r4	 ror r9										
strbpl	r5	 [r3	 #-856]	"; 0xfffffca8"										
svcpl	0x00434947													
svcpl	0x00495053													
subscc	r5	 r5	 r3	 asr #32										
movtpl	r4	 #7519	"; 0x1d5f"											
ldmdavc	r0!	 {r0	 r1	 r3	 r6	 sp}								
eorscc	r3	 r0	 r0	 lsr r0										
teqcc	r0	 r0	 lsr r0											
svcvs	0x00745f00													
ldrbvs	r6	 [r7	 #-3948]!	"; 0xfffff094"										
svcpl	0x005f2872													
stmdacs	r0!	 {r0	 r1	 r5	 r6	 r8	 fp	 sp}						
cmnvc	lr	 #40	10	"; 0xa000000"										
strbvs	r6	 [lr	 #-1897]!	"; 0xfffff897"										
stmdavs	r3!	 {r2	 r5	 r6	 sp}^									
stmdacs	r9!	 {r0	 r5	 r6	 r9	 ip	 sp	 lr}						
stmdbcs	r3!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
strcs	r2	 [r0	 -r0	 lsr #26]!										
blcs	8169c8 <__undef_stack+0x704a08>													
strbcs	r2	 [r1	 -r0	 lsr #14]!										
cmppl	r8	 #41	"; 0x29"											
stmdbmi	r7	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
subspl	r5	 r0	 #268	"; 0x10c"										
ldmdbmi	r2	 {r0	 r3	 r6	 r8	 r9	 sl	 fp	 lr}^					
ldclmi	9	 cr5	 [pc	 #-336]	"; cb8c <SLCRlockKey+0x5511>"									
eorcc	r5	 r0	 r1	 asr #16										
eorscc	r3	 r0	 r8	 ror r0										
		"; <UNDEFINED> instruction: 0x46303030"												
subspl	r0	 r8	 r6	 asr #32										
subpl	r5	 r7	 r3	 asr pc										
ldmdbmi	pc	 {r0	 r3	 r6	 r8	 r9	 sl	 fp	 lr}^	"; <UNPREDICTABLE>"				
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
eorscc	r2	 r5	 #68	"; 0x44"										
cdpmi	5	4	 cr5	 cr9	 cr0	 {0}								
cmpmi	r6	 r4	 asr pc											
eorscc	r5	 r3	 #1392508928	"; 0x53000000"										
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
svcpl	0x005f2820													
stmdbmi	r4	 {r0	 r1	 r4	 r6	 sl	 ip	 lr}^						
ldrbmi	r5	 [pc	 #-1102]	"; c8ca <SLCRlockKey+0x524f>"										
stmdbmi	r8!	 {r3	 r4	 r6	 ip	 lr}								
cfldrdmi	mvd5	 [pc	 #-312]	"; cbe8 <SLCRlockKey+0x556d>"										
bcs	a62e28 <__undef_stack+0x950e68>													
teqcc	fp	 r2	 lsr r5											
stmdapl	r0	 {r0	 r2	 r4	 r6	 r8	 fp	 sp}						
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
stmdbmi	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
mrrcmi	15	4	 r5	 r4	 cr14									
cmpmi	r0	 r2	 asr #30											
cmncc	r0	 r0	 lsr #4											
strcc	r2	 [r0	 #-3125]!	"; 0xfffff3cb"										
eorcc	r2	 r5	 ip	 lsr #32										
cmncc	r3	 ip	 lsr #32											
eorcs	r2	 r0	 r5	 lsr ip										
eorcs	r3	 ip	 r3	 ror #12										
stmdapl	r0	 {r1	 r4	 r5	 r9	 sp}								
svcpl	0x00474552													
cmpmi	r3	 #70	"; 0x46"											
mcrrmi	15	5	 r5	 r6	 cr2									
strbpl	r5	 [r8]	 #-853	"; 0xfffffcab"										
subpl	r5	 r5	 #323584	"; 0x4f000"										
teqcc	r8	 pc	 asr #32											
eorscs	r3	 ip	 r0	 lsr #24										
eoreq	r3	 r9	 r2	 lsr r4										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
strbpl	r5	 [r4]	 #-1887	"; 0xfffff8a1"										
ldmdbmi	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 sp}^	"; <UNPREDICTABLE>"				
subscs	r5	 r2	 lr	 asr #8										
svcpl	0x00535058													
svcpl	0x00544457													
svcpl	0x00544e49													
stmdapl	r0	 {r0	 r3	 r6	 sl	 lr}								
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
movtpl	r4	 #59743	"; 0xe95f"											
strbmi	r5	 [r6	 #-3924]	"; 0xfffff0ac"										
subspl	r5	 r5	 #1090519040	"; 0x41000000"										
eorscs	r5	 r2	 r5	 asr #30										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
rsbcc	r2	 r3	 r0	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
eorcc	r2	 r0	 #12800	"; 0x3200"										
subspl	r0	 r8	 #34	"; 0x22"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
svcmi	0x004d454d													
		"; <UNDEFINED> instruction: 0x465f5952"												
ldrbpl	r4	 [r4	 #-325]	"; 0xfffffebb"										
cmpcc	pc	 r2	 asr r5	"; <UNPREDICTABLE>"										
cmncc	r0	 r0	 lsr #4											
eorcc	r2	 r0	 r5	 lsr ip										
eorcc	r2	 r5	 ip	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
eorcs	r2	 r0	 r0	 lsr ip										
eorcs	r3	 ip	 r3	 ror #2										
stmdapl	r0	 {r0	 r2	 r4	 r5	 r9	 sp}							
ldrbmi	r4	 [pc	 #-3145]	"; c1c3 <SLCRlockKey+0x4b48>"										
subpl	r4	 r5	 r8	 asr r3										
mcrmi	9	2	 r4	 cr15	 cr4	 {2}								
svcpl	0x0044495f													
cmppl	r2	 #1146880	"; 0x118000"											
eorseq	r2	 r0	 r4	 asr r0										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
svcmi	0x00435f35													
svcmi	0x0052544e													
strbmi	r5	 [r1]	 -ip	 asr #30										
stmdbmi	r2	 {r0	 r2	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
ldmdavc	r0!	 {r2	 r4	 r6	 sp}									
eorscc	r3	 r0	 r2	 lsr r0										
eorscc	r3	 r0	 r0	 lsr r0										
cmpmi	r3	 #0	16											
movtmi	r4	 #38741	"; 0x9755"											
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 ip	 lr}^			
ldrbpl	r4	 [r0	 #-863]	"; 0xfffffca1"										
cmpmi	sp	 r4	 lsr pc											
eorcc	r4	 r0	 r3	 asr fp										
eorscc	r3	 r0	 r8	 ror r0										
teqcc	r0	 r0	 lsr r0											
subspl	r0	 r8	 r0	 lsr r0										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
cmppl	r0	 #1392508928	"; 0x53000000"											
ldmdami	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 sp}^	"; <UNPREDICTABLE>"				
cmpmi	r8	 r9	 asr #14											
subscs	r4	 r2	 r4	 asr #8										
subcc	r7	 r5	 r0	 lsr r8										
		"; <UNDEFINED> instruction: 0x46303031"												
andpl	r4	 r0	 #73400320	"; 0x4600000"										
svcpl	0x00444e41													
subscs	r4	 r8	 sp	 asr #2										
cmpmi	r2	 pc	 asr pc											
cfldrdmi	mvd4	 [pc	 #-312]	"; cd60 <SLCRlockKey+0x56e5>"										
stmdapl	r0	 {r0	 r6	 fp	 ip	 lr}								
ldrbpl	r5	 [pc]	 #-848	"; cea0 <SLCRlockKey+0x5825>"										
svcpl	0x00314354													
mcrmi	1,50E+01	2	 r5	 cr9	 cr0	 {1}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
eorseq	r3	 r9	 r0	 lsr #12										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r2	 pc	 asr r3											
cmncc	r2	 r0	 lsr #6											
ldrbmi	r5	 [r3	 #-1280]	"; 0xfffffb00"										
subspl	r5	 r0	 #328	"; 0x148"										
ldrbpl	r5	 [pc]	 #-1609	"; cec8 <SLCRlockKey+0x584d>"										
cmpmi	r5	 r8	 asr #4											
ldmdbmi	r0	 {r2	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^					
eorvc	r2	 r2	 r4	 asr #32										
eorcs	r3	 ip	 r1	 lsr r5										
strcs	r2	 [r0	 #-3120]!	"; 0xfffff3d0"										
teqvs	r0	 #48	24	"; 0x3000"										
eorcs	r3	 ip	 r1	 lsr r3										
ldccs	3	 cr6	 [r0]	 #-128	"; 0xffffff80"									
eoreq	r3	 r2	 r0	 lsr #8										
subpl	r5	 r1	 #88	"; 0x58"										
strbpl	r5	 [r3	 #-863]	"; 0xfffffca1"										
strbmi	r4	 [sp	 #-2388]	"; 0xfffff6ac"										
strbmi	r5	 [r4	 #-3922]	"; 0xfffff0ae"										
strbmi	r4	 [r3	 #-2390]	"; 0xfffff6aa"										
subcs	r4	 r4	 pc	 asr r9										
ldclmi	0	 cr0	 [pc	 #-192]	"; ce48 <SLCRlockKey+0x57cd>"									
strbpl	r4	 [r8]	 #-833	"; 0xfffffcbf"										
svcpl	0x00454d49													
eoreq	r5	 r0	 r8	 asr #30										
strbpl	r5	 [r9]	 #-2117	"; 0xfffff7bb"										
cmpmi	r5	 #2080374785	"; 0x7c000001"											
cmppl	r3	 #281018368	"; 0x10c00000"											
strvc	r3	 [r0]	 -r0	 lsr #32										
cdpvs	15	6	 cr5	 cr5	 cr1	 {3}								
ldmdbcs	r6!	 {r2	 r5	 r6	 fp	 sp}^								
subsvs	r5	 pc	 #32	30	"; 0x80"									
strbtvc	r6	 [ip]	 #-2421	"; 0xfffff68b"										
ldrbvc	r6	 [pc]	 -r9	 ror #28										
cdpvs	15	6	 cr5	 cr5	 cr1	 {3}								
ldmdbcs	r6!	 {r2	 r5	 r6	 fp	 sp}^								
ldmdbpl	r3	 {r8	 r9	 sl	 fp	 ip	 lr}^							
strbmi	r5	 [r3]	 #-3923	"; 0xfffff0ad"										
svcpl	0x00534645													
eoreq	r5	 r0	 r8	 asr #30										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
svcmi	0x00435f35													
svcmi	0x0052544e													
svcpl	0x00495f4c													
subscs	r4	 r4	 r2	 asr #18										
eorscc	r7	 r0	 r0	 lsr r8										
eorscc	r3	 r1	 r0	 lsr r0										
stmdapl	r0	 {r4	 r5	 ip	 sp}									
svcpl	0x00524150													
svcpl	0x00375350													
svcpl	0x00494641													
svcpl	0x00535f32													
svcpl	0x00495841													
ldrbmi	r4	 [r3	 #-322]	"; 0xfffffebe"										
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbtmi	r3	 [r8]	 -r0	 lsr #32										
teqmi	r0	 r8	 lsr r0											
eorseq	r3	 r0	 r0	 lsr r0										
strbmi	r5	 [r4	 #-3935]	"; 0xfffff0a1"										
movtpl	r4	 #61251	"; 0xef43"											
ldmdbvc	r4!	 {r2	 r4	 r6	 fp	 sp}^								
		"; <UNDEFINED> instruction: 0x762c6570"												
eorcs	r7	 r9	 r1	 ror #4										
ldmdbvc	r4!	 {r3	 r5	 fp	 sp}^									
stmdacs	r9!	 {r4	 r5	 r6	 r8	 sl	 sp	 lr}						
strbtvc	r6	 [lr]	 #-2421	"; 0xfffff68b"										
svcpl	0x00727470													
teqvs	r8	 #116	18	"; 0x1d0000"										
ldrbtvc	r6	 [r3]	 #-3695	"; 0xfffff191"										
stmdbvs	pc!	 {r5	 r9	 sl	 ip	 sp	 lr}^	"; <UNPREDICTABLE>"						
stmdbcs	sl!	 {r2	 r5	 r6	 sp}									
rsbvc	r7	 r1	 #40	12	"; 0x2800000"									
stmdapl	r0	 {r0	 r3	 r5	 r8	 fp	 sp}							
svcpl	0x00524150													
strbpl	r5	 [r3	 #-856]	"; 0xfffffca8"										
strbmi	r4	 [sp	 #-2388]	"; 0xfffff6ac"										
strbpl	r5	 [lr	 #-3922]	"; 0xfffff0ae"										
cdpmi	15	4	 cr5	 cr9	 cr13	 {2}								
mcrmi	4	2	 r5	 cr1	 cr3	 {2}								
subscs	r4	 r3	 r3	 asr #10										
ldrbpl	r0	 [r8]	 #-49	"; 0xffffffcf"										
rsbvc	r6	 r5	 #6720	"; 0x1a40"										
svcpl	0x00727443													
strbtvs	r6	 [r1]	 #-1362	"; 0xfffffaae"										
rsbcs	r6	 r7	 r2	 asr r5										
rsbvc	r5	 sp	 #88	8	"; 0x58000000"									
svcpl	0x00727443													
strbtvs	r6	 [r1]	 #-1362	"; 0xfffffaae"										
rsbeq	r6	 r7	 r2	 asr r5										
svcpl	0x00535058													
ldclmi	9	 cr5	 [r3	 #-332]	"; 0xfffffeb4"									
ldmdbmi	pc	 {r0	 r1	 r2	 r3	 r6	 r9	 sl	 fp	 lr}^	"; <UNPREDICTABLE>"			
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
ldmdbcc	r3!	 {r2	 r6	 sp}										
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
mcrmi	14	2	 r4	 cr1	 cr15	 {2}								
strbpl	r5	 [r2	 #-3908]	"; 0xfffff0bc"										
teqcc	r0	 r3	 asr r9											
cfldrsmi	mvf3	 [r1]	 #-208	"; 0xffffff30"										
cmppl	r0	 #0	16											
		"; <UNDEFINED> instruction: 0x4750465f"												
svcpl	0x00353141													
svcpl	0x00544e49													
stmdbcc	r0!	 {r0	 r3	 r6	 sl	 lr}								
ldmdbmi	r8	 {r0	 r4	 r5}^										
stmdapl	r5	 {r2	 r3	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
ldrbpl	r4	 [r0]	 #-1347	"; 0xfffffabd"										
svcpl	0x004e4f49													
subspl	r4	 pc	 r9	 asr #8										
strbmi	r4	 [r6	 #-1362]	"; 0xfffffaae"										
svcpl	0x00484354													
subpl	r4	 pc	 #268435460	"; 0x10000004"										
mcrmi	15	2	 r5	 cr9	 cr4	 {2}								
eorseq	r2	 r3	 r4	 asr r0										
subpl	r5	 r1	 #88	"; 0x58"										
cmpmi	r5	 pc	 asr r8											
cmppl	r0	 #1375731712	"; 0x52000000"											
ldclmi	14	 cr4	 [r5	 #-380]	"; 0xfffffe84"									
movtpl	r4	 #59743	"; 0xe95f"											
movtmi	r4	 #57684	"; 0xe154"											
teqcc	r0	 r5	 asr #6											
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
ldmdbmi	pc	 {r0	 r4	 r5	 r8	 sl	 ip	 sp}^	"; <UNPREDICTABLE>"					
svcpl	0x0054534e													
ldfmie	f4	 [r5]	 {70}	"; 0x46"										
ldrbpl	r5	 [r3]	 #-3924	"; 0xfffff0ac"										
cmppl	r5	 #1090519040	"; 0x41000000"											
cmncc	r0	 r0	 lsr #4											
eorcc	r2	 r0	 r5	 lsr ip										
eorcc	r2	 r5	 ip	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
eorcs	r2	 r0	 r5	 lsr ip										
eorcs	r3	 ip	 r3	 rrx										
stmdapl	r0	 {r0	 r4	 r5	 r9	 sp}								
ldrbpl	r4	 [r5]	 #-851	"; 0xfffffcad"										
subpl	r4	 r5	 #4672	"; 0x1240"										
subspl	r4	 r3	 #1556480	"; 0x17c000"										
ldrbmi	r4	 [r6	 #-1375]	"; 0xfffffaa1"										
ldrbmi	r5	 [pc]	 -lr	 asr #8										
svcpl	0x0047414c													
blmi	14dd620 <__undef_stack+0x13cb660>													
rsbscc	r3	 r8	 r0	 lsr #32										
eorscc	r3	 r0	 r0	 lsr r0										
eorseq	r3	 r1	 r0	 lsr r0										
svcpl	0x00535058													
svcpl	0x00435644													
svcpl	0x00544e49													
strtcc	r4	 [r0]	 #-1097	"; 0xfffffbb7"										
subspl	r0	 r8	 r0	 lsr r0										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
subpl	r5	 r3	 r4	 asr r4										
svcpl	0x00355f53													
movtmi	r4	 #64579	"; 0xfc43"											
bpl	1224e4c <__undef_stack+0x1112e8c>													
cmpmi	r0	 r0	 lsr #16											
ldrbpl	r5	 [r8]	 #-3922	"; 0xfffff0ae"										
cmppl	r0	 #84	6	"; 0x50000001"										
ldrbpl	r3	 [pc]	 #-1375	"; d130 <SLCRlockKey+0x5ab5>"										
cmpmi	pc	 #84	6	"; 0x50000001"										
ldrbmi	r4	 [pc]	 -ip	 asr #22										
svcpl	0x00514552													
stmdapl	r0	 {r3	 r6	 r9	 fp	 ip	 lr}							
ldrbmi	r5	 [pc]	 #-1107	"; d144 <SLCRlockKey+0x5ac9>"										
cmppl	pc	 #1073741843	"; 0x40000013"											
strbmi	r5	 [r2]	 #-3911	"; 0xfffff0b9"										
strbpl	r4	 [pc]	 #-3679	"; d150 <SLCRlockKey+0x5ad5>"										
stclmi	3	 cr4	 [pc	 #-380]	"; cfd8 <SLCRlockKey+0x595d>"									
ldrbpl	r4	 [r4]	 #-2381	"; 0xfffff6b3"										
strcc	r4	 [r0	 #-1093]!	"; 0xfffffbbb"										
subeq	r3	 ip	 r2	 lsr r4										
rsbvc	r4	 pc	 #1520	"; 0x5f0"										
rsbsvc	r7	 r5	 #1694498816	"; 0x65000000"										
svcpl	0x005f206e													
strbtvs	r6	 [r1]	 #-1380	"; 0xfffffa9c"										
cmppl	r8	 #50	"; 0x32"											
ldmdbvs	r4	 {r0	 r1	 r5	 r6	 r8	 sl	 ip	 sp	 lr}^				
svcpl	0x0072656d													
ldmdbmi	r4!	 {r0	 r1	 r4	 r6	 r8	 sl	 sp	 lr}^					
rsbspl	r7	 r2	 #1845493760	"; 0x6e000000"										
eormi	r6	 r8	 #26476544	"; 0x1940000"										
cmnmi	r5	 r1	 ror #6											
cfldrdcs	mvd6	 [r2]	 #-400	"; 0xfffffe70"										
strbvc	r6	 [ip	 #-342]!	"; 0xfffffeaa"										
stmdapl	r0!	 {r0	 r2	 r5	 r6	 r8	 fp	 sp}						
ldrbtpl	r6	 [r5]	 #-851	"; 0xfffffcad"										
rsbvc	r6	 r5	 #6720	"; 0x1a40"										
ldmdbvs	r2!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 ip	 lr}^		
ldrbvs	r6	 [r2	 #-1396]	"; 0xfffffa8c"										
cmpvs	r2	 r7	 ror #16											
strbvs	r6	 [r1]	 #-1395	"; 0xfffffa8d"										
eorcs	r7	 ip	 r4	 ror #4										
strbpl	r5	 [r3	 #-856]	"; 0xfffffca8"										
strbmi	r4	 [sp	 #-2388]	"; 0xfffff6ac"										
movtpl	r5	 #40786	"; 0x9f52"											
		"; <UNDEFINED> instruction: 0x464f5f52"												
strbpl	r5	 [r5]	 #-838	"; 0xfffffcba"										
cmpvs	r6	 ip	 lsr #32											
stmdbcs	r5!	 {r2	 r3	 r5	 r6	 r8	 sl	 ip	 sp	 lr}^				
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
ldrbpl	r5	 [r4]	 #-3895	"; 0xfffff0c9"										
svcpl	0x00325f43													
ldrbmi	r4	 [r3	 #-322]	"; 0xfffffebe"										
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbmi	r3	 [r8]	 -r0	 lsr #32										
teqcc	r0	 r8	 lsr r0											
eorseq	r3	 r8	 r0	 lsr r0										
subpl	r5	 sp	 #88	8	"; 0x58000000"									
svcpl	0x00525443													
subcs	r5	 r8	 ip	 asr #30										
subsmi	r5	 pc	 #0	30										
		"; <UNDEFINED> instruction: 0x565f4453"												
submi	r5	 r9	 #603979777	"; 0x24000001"										
teqcc	r0	 ip	 asr #10											
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
cmpmi	r8	 r7	 lsr pc											
subscc	r4	 pc	 r4	 asr #6										
		"; <UNDEFINED> instruction: 0x5645445f"												
svcpl	0x00454349													
eorcc	r4	 r0	 r9	 asr #8										
cmppl	r0	 #0	16											
cmpmi	sp	 pc	 asr r4											
mcrmi	15	2	 r5	 cr9	 cr5	 {1}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
eorseq	r3	 r3	 r0	 lsr #14										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
ldmdami	r4	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 lr}^				
strbmi	r5	 [lr	 #-581]	"; 0xfffffdbb"										
svcpl	0x00305f54													
strbpl	r4	 [r5]	 #-3653	"; 0xfffff1bb"										
movtmi	r5	 #50015	"; 0xc35f"											
eorscc	r5	 r1	 r2	 asr pc										
cmppl	r0	 #-805306364	"; 0xd0000004"											
		"; <UNDEFINED> instruction: 0x5649445f"												
eorseq	r2	 r8	 r0	 lsr r0										
subpl	r5	 r1	 #88	"; 0x58"										
cmpmi	r5	 pc	 asr r8											
cmppl	r0	 #1375731712	"; 0x52000000"											
ldmdbmi	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 ip	 sp}^	"; <UNPREDICTABLE>"			
subscs	r5	 r2	 lr	 asr #8										
svcpl	0x00535058													
ldrbpl	r4	 [r2]	 #-341	"; 0xfffffeab"										
mcrmi	15	2	 r5	 cr9	 cr1	 {1}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
cmpmi	ip	 pc	 asr r6											
subsmi	r4	 pc	 #5439488	"; 0x530000"										
blmi	10e0fd0 <__undef_stack+0xfcf010>													
svcpl	0x00474e49													
stfmie	f4	 [ip]	 {67}	"; 0x43"										
subspl	r4	 r2	 #398458880	"; 0x17c00000"										
teqcc	r0	 pc	 asr #4											
ldcmi	3	 cr3	 [r7]	 #-196	"; 0xffffff3c"									
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
ldmdbmi	r7	 {r0	 r1	 r2	 r3	 r4	 r6	 fp	 lr}^					
svcpl	0x00504143													
strbpl	r5	 [r9]	 #-599	"; 0xfffffda9"										
svcmi	0x00445f45													
teqcc	r0	 lr	 asr #10											
eorseq	r3	 r1	 r4	 lsr r2										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
subpl	r4	 pc	 #2080374785	"; 0x7c000001"										
strbmi	r5	 [r9	 -r5	 asr #6]										
cmpmi	pc	 #72	8	"; 0x48000000"										
svcpl	0x00504d4f													
svcpl	0x00535f30													
svcpl	0x00495841													
ldrbmi	r4	 [r3	 #-322]	"; 0xfffffebe"										
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbtmi	r3	 [r8]	 -r0	 lsr #32										
eorscc	r3	 r0	 r8	 lsr r8										
eorseq	r3	 r0	 r0	 lsr r0										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
cmpmi	r6	 r5	 lsr pc											
svcpl	0x004f545f													
cmpmi	pc	 #80	2											
ldrbmi	r5	 [r2	 #-597]	"; 0xfffffdab"										
cmpcc	pc	 #1308622848	"; 0x4e000000"											
cmncc	r0	 r0	 lsr #4											
eorcc	r2	 r0	 r5	 lsr ip										
eorcc	r2	 r5	 ip	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
eorcs	r2	 r0	 r7	 lsr ip										
eorcs	r3	 ip	 r3	 ror #16										
stmdapl	r0	 {r0	 r1	 r4	 r5	 r9	 sp}							
svcpl	0x00524150													
svcpl	0x00495841													
strbmi	r5	 [r1]	 #-1361	"; 0xfffffaaf"										
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 ip	 lr}^			
cmppl	pc	 #95	"; 0x5f"											
ldclmi	9	 cr4	 [pc	 #-320]	"; d214 <SLCRlockKey+0x5b99>"									
subcs	r4	 r5	 pc	 asr #8										
subspl	r0	 r8	 r0	 lsr r0										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
subpl	r4	 r3	 r1	 asr #8										
strbpl	r5	 [lr	 #-3923]	"; 0xfffff0ad"										
cdpmi	1,50E+01	4	 cr5	 cr9	 cr13	 {2}								
mcrmi	4	2	 r5	 cr1	 cr3	 {2}								
subscs	r4	 r3	 r3	 asr #10										
subspl	r0	 r8	 r1	 lsr r0										
cmpmi	pc	 #268435460	"; 0x10000004"											
cmpmi	pc	 #80	10	"; 0x14000000"										
ldrbmi	r5	 [r4	 #-591]	"; 0xfffffdb1"										
svcpl	0x00394158													
ldrbmi	r4	 [r2	 #-3907]	"; 0xfffff0bd"										
svcmi	0x004c435f													
ldrbmi	r4	 [pc]	 -r3	 asr #22										
svcpl	0x00514552													
stmdapl	r0!	 {r3	 r6	 r9	 fp	 ip	 lr}							
svcpl	0x00524150													
svcpl	0x00555043													
ldrbpl	r4	 [r2]	 #-3907	"; 0xfffff0bd"										
stmdbcc	r1	 {r0	 r2	 r6	 fp	 ip	 lr}^							
cmpmi	pc	 #95	"; 0x5f"											
cmpmi	pc	 #80	10	"; 0x14000000"										
ldrbmi	r4	 [pc]	 -ip	 asr #22										
svcpl	0x00514552													
stmdapl	r0	 {r3	 r6	 r9	 fp	 ip	 lr}							
svcpl	0x00524150													
svcpl	0x00375350													
svcpl	0x00435454													
ldrbpl	r5	 [r4]	 #-3890	"; 0xfffff0ce"										
mcrrmi	15	4	 r5	 r3	 cr3									
mcrrmi	15	4	 r5	 r3	 cr11									
cmpmi	r2	 #738197505	"; 0x2c000001"											
stmdapl	r0	 {r5	 ip	 sp}										
cmpmi	pc	 #84	6	"; 0x50000001"										
cmpmi	pc	 #805306373	"; 0x30000005"											
svcpl	0x00435341													
blmi	14dd924 <__undef_stack+0x13cb964>													
rsbscc	r3	 r8	 r0	 lsr #32										
eorscc	r3	 r0	 r0	 lsr r0										
eorseq	r3	 r0	 r8	 lsr r0										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
mcrrmi	15	3	 r5	 r3	 cr5									
svcpl	0x004e4145													
mrrcmi	3	4	 r4	 pc	 cr4	"; <UNPREDICTABLE>"								
svcpl	0x00454e49													
eorcs	r5	 r0	 #21757952	"; 0x14c0000"										
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldccs	3	 cr6	 [r7]	 #-128	"; 0xffffff80"									
eorscc	r6	 r1	 r0	 lsr #6										
eorscs	r2	 r2	 #44	"; 0x2c"										
cmppl	r0	 #0	16											
		"; <UNDEFINED> instruction: 0x4750465f"												
svcpl	0x00323141													
svcpl	0x00544e49													
stmdacc	r0!	 {r0	 r3	 r6	 sl	 lr}								
subspl	r0	 r8	 r8	 lsr r0										
cmppl	r5	 #332	"; 0x14c"											
ldmdbmi	pc	 {r1	 r6	 ip	 sp}^	"; <UNPREDICTABLE>"								
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
teqcc	r5	 #68	"; 0x44"											
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
svcpl	0x004f4e5f													
strbpl	r4	 [r1]	 #-1350	"; 0xfffffaba"										
subcs	r5	 r5	 r5	 asr r2										
subeq	r3	 ip	 r1	 lsr r9										
subpl	r5	 r1	 #88	"; 0x58"										
cmppl	r5	 #6225920	"; 0x5f0000"											
svcpl	0x00535042													
mcrmi	15	2	 r5	 cr9	 cr1	 {1}								
stmdapl	r0!	 {r2	 r4	 r6	 r9	 ip	 lr}							
ldrbpl	r5	 [pc	 #-848]	"; d134 <SLCRlockKey+0x5ab9>"										
svcpl	0x00314253													
svcpl	0x00544e49													
stmdapl	r0	 {r0	 r3	 r6	 sl	 lr}								
mrcmi	4	2	 r5	 cr15	 cr3	 {2}								
svcpl	0x00444e41													
strbpl	r5	 [r9]	 #-599	"; 0xfffffda9"										
subspl	r5	 r0	 #276	"; 0x114"										
movtmi	r5	 #21583	"; 0x544f"											
subcs	r4	 r4	 r4	 asr r5										
teqcc	r5	 r1	 lsr r4											
subspl	r0	 r8	 ip	 asr #32										
subspl	r5	 pc	 r1	 asr #4										
ldrbpl	r3	 [pc	 #-1875]	"; cd65 <SLCRlockKey+0x56ea>"										
subscc	r4	 pc	 r3	 asr r2	"; <UNPREDICTABLE>"									
		"; <UNDEFINED> instruction: 0x5645445f"												
svcpl	0x00454349													
eorcc	r4	 r0	 r9	 asr #8										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
strbpl	r5	 [sp]	 -r7	 asr #30										
eorscs	r5	 r0	 r6	 asr #4										
stmdapl	r0	 {r0	 r1	 r5	 r6	 r8	 r9	 sl	 ip	 sp}				
ldrbmi	r5	 [pc]	 #-1107	"; d4dc <SLCRlockKey+0x5e61>"										
cmppl	pc	 #1073741843	"; 0x40000013"											
stmdbmi	ip	 {r0	 r1	 r2	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
ldrbmi	r5	 [pc	 #-1107]	"; d095 <SLCRlockKey+0x5a1a>"										
subpl	r5	 pc	 #536870917	"; 0x20000005"										
ldrtcc	r3	 [r2]	 -r0	 lsr #10										
cmppl	r8	 #76	"; 0x4c"											
stclmi	15	 cr5	 [r5	 #-336]	"; 0xfffffeb0"									
ldclmi	3	 cr4	 [pc	 #-260]	"; d3f8 <SLCRlockKey+0x5d7d>"									
subpl	r4	 pc	 #4416	"; 0x1140"										
mcrrmi	15	5	 r5	 r1	 cr9									
svcpl	0x00434f4c													
svcmi	0x00525245													
eorscc	r2	 r1	 r2	 asr r0										
subeq	r3	 ip	 r0	 lsr r2										
svcpl	0x00545358													
ldmdbmi	r6	 {r2	 r6	 r8	 sl	 lr}^								
cdpmi	5	5	 cr4	 cr15	 cr3	 {2}								
ldrbmi	r5	 [pc]	 -pc	 asr #8										
strbmi	r5	 [lr]	 #-1359	"; 0xfffffab1"										
subeq	r3	 ip	 r0	 lsr #4										
cmpvs	pc	 r6	 ror r1	"; <UNPREDICTABLE>"										
		"; <UNDEFINED> instruction: 0x76286772"												
eorcs	r6	 r9	 ip	 lsr #24										
strbvc	r5	 [r2	 #-3935]!	"; 0xfffff0a1"										
ldmdbvs	r4!	 {r0	 r3	 r5	 r6	 sl	 fp	 sp	 lr}^					
cmnvs	r6	 lr	 ror #30											
		"; <UNDEFINED> instruction: 0x6772615f"												
stcvs	6	 cr7	 [ip]	 #-160	"; 0xffffff60"									
subspl	r0	 r8	 #41	"; 0x29"										
cmpmi	pc	 #18087936	"; 0x1140000"											
eorcc	r3	 r0	 #80	4										
cmpmi	r3	 #0	16											
movtmi	r4	 #38741	"; 0x9755"											
submi	r4	 r8	 #-1073741801	"; 0xc0000017"										
strbmi	r4	 [lr]	 #-1375	"; 0xfffffaa1"										
svcpl	0x0052564f													
blmi	14ddaa4 <__undef_stack+0x13cbae4>													
rsbscc	r3	 r8	 r0	 lsr #32										
eorscc	r3	 r0	 r0	 lsr r0										
eorseq	r3	 r2	 r0	 lsr r0										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
mcrmi	15	2	 r5	 cr9	 cr5	 {1}								
svcpl	0x004c4156													
mrrcmi	3	4	 r4	 pc	 cr4	"; <UNPREDICTABLE>"								
svcpl	0x00454e49													
svcpl	0x0041564d													
subcs	r4	 r3	 r0	 asr pc										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
strbcc	r2	 [r3	 -r0	 lsr #32]!										
teqvs	r0	 #44	"; 0x2c"											
teqcc	r0	 r6	 lsr ip											
cmppl	r8	 #34	"; 0x22"											
cmpmi	r5	 r4	 asr pc											
cmpmi	pc	 #1375731712	"; 0x52000000"											
stmdbmi	r6	 {r0	 r1	 r2	 r3	 r6	 r9	 sl	 fp	 lr}^				
subpl	r5	 r5	 #284	"; 0x11c"										
subscs	r4	 r2	 r2	 asr pc										
teqcc	r5	 #49	"; 0x31"											
subspl	r0	 r8	 ip	 asr #32										
subspl	r5	 pc	 r1	 asr #4										
ldrbmi	r3	 [pc	 #-1875]	"; ce89 <SLCRlockKey+0x580e>"										
subpl	r4	 r5	 #84	16	"; 0x540000"									
svcpl	0x0054454e													
mcrmi	15	2	 r5	 cr9	 cr0	 {1}								
stmdapl	r0!	 {r2	 r4	 r6	 r9	 ip	 lr}							
		"; <UNDEFINED> instruction: 0x475f5350"												
svcpl	0x00304d45													
svcpl	0x00544e49													
strmi	r4	 [r0	 -r9	 asr #8]										
cmpmi	r2	 ip	 asr #30											
ldclmi	15	 cr5	 [r4	 #-304]	"; 0xfffffed0"									
cmpmi	r2	 r2	 asr pc											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
stmdapl	r0!	 {r2	 r6	 r9	 ip	 lr}								
svcpl	0x00524150													
submi	r4	 pc	 #18176	"; 0x4700"										
ldrbpl	r4	 [pc]	 #-3137	"; d61c <SLCRlockKey+0x5fa1>"										
subsmi	r5	 pc	 #-805306364	"; 0xd0000004"										
cmpmi	r5	 r1	 asr #6											
subseq	r4	 r2	 r4	 asr #8										
svcpl	0x004c4958													
strbmi	r5	 [r3	 #-2117]	"; 0xfffff7bb"										
svcmi	0x00495450													
strbmi	r5	 [r9]	 #-3918	"; 0xfffff0b2"										
cmppl	r2	 pc	 asr r9											
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
stmdapl	r0	 {r5	 r8	 sl	 ip	 sp}								
svcpl	0x00524150													
svcpl	0x00375350													
ldmdbmi	r0	 {r0	 r4	 r6	 r8	 r9	 ip	 lr}^						
cmppl	pc	 pc	 asr r0	"; <UNPREDICTABLE>"										
svcpl	0x00495053													
svcpl	0x004b4c43													
cmppl	r5	 r6	 asr #4											
subscs	r4	 sl	 pc	 asr r8										
eorscc	r3	 r0	 r2	 lsr r0										
eorscc	r3	 r0	 r0	 lsr r0										
subspl	r0	 r8	 r0	 lsr r0										
cmpmi	pc	 r1	 asr #4											
		"; <UNDEFINED> instruction: 0x475f4958"												
svcpl	0x004f4950													
strbmi	r5	 [r4	 #-3888]	"; 0xfffff0d0"										
strbmi	r4	 [r3	 #-2390]	"; 0xfffff6aa"										
subcs	r4	 r4	 pc	 asr r9										
cmppl	r8	 #48	"; 0x30"											
stmdbmi	r7	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
stmdbmi	r8	 {r0	 r1	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
mcrmi	0	2	 r5	 cr5	 cr15	 {2}								
strbmi	r5	 [pc]	 -r4	 asr #30										
strbpl	r5	 [r5]	 #-838	"; 0xfffffcba"										
rsbscc	r3	 r8	 r0	 lsr #32										
eorscc	r3	 r0	 r0	 lsr r0										
eorseq	r3	 r8	 r0	 lsr r1										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmppl	r0	 #99614720	"; 0x5f00000"											
subspl	r5	 pc	 #805306372	"; 0x30000004"										
strbmi	r5	 [lr]	 #-1359	"; 0xfffffab1"										
strbpl	r5	 [ip	 #-95]	"; 0xffffffa1"										
		"; <UNDEFINED> instruction: 0x464e4953"												
eorscs	r2	 r1	 r0	 lsr #16										
eorcc	r3	 r0	 #60	24	"; 0x3c00"									
stmdapl	r0	 {r1	 r4	 r5	 r8	 fp	 sp}							
svcpl	0x00524150													
stmdbmi	r4	 {r3	 r4	 r6	 r8	 r9	 ip	 lr}^						
svcpl	0x0053504f													
mcrmi	15	2	 r5	 cr9	 cr1	 {1}								
stmdapl	r0!	 {r2	 r4	 r6	 r9	 ip	 lr}							
cmppl	pc	 #80	6	"; 0x40000001"										
cmpcc	pc	 r4	 asr #18											
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subeq	r4	 r4	 pc	 asr r9										
stclvs	3	 cr7	 [r2]	 #-420	"; 0xfffffe5c"									
stmdacs	fp!	 {r0	 r5	 r6	 r9	 sl	 fp	 sp	 lr}^					
stmdbcs	r3!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
ldrbvs	r5	 [pc	 #-3872]	"; c7e4 <SLCRlockKey+0x5169>"										
mcrvs	4	3	 r7	 cr5	 cr8	 {3}								
mcrvs	9	3	 r6	 cr15	 cr3	 {3}								
stmdacs	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
svcpl	0x005f207b													
ldrbvs	r7	 [r0	 #-2420]!	"; 0xfffff68c"										
svcpl	0x005f666f													
svcpl	0x005f2820													
svcpl	0x00202963													
stccc	8	 cr7	 [r0	 #-380]!	"; 0xfffffe84"									
svcpl	0x005f2820													
eorscs	r2	 fp	 r3	 ror #18										
cmpvs	pc	 #40	30	"; 0xa0"										
ldrbvs	r7	 [r0	 #-2420]!	"; 0xfffff68c"										
svcvs	0x006f6c5f													
ldmdacs	r0!	 {r0	 r1	 r3	 r5	 r6	 r8	 sl	 ip	 sp	 lr}^			
ldmdbcs	r8!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
stmdbcs	r2	 {r1	 r2	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^				
rsbscs	r7	 ip	 r0	 lsr #24										
strbtvc	r6	 [lr]	 #-2344	"; 0xfffff6d8"										
svcpl	0x00282029													
eorcs	r7	 r9	 pc	 asr r8										
		"; <UNDEFINED> instruction: 0x27203d3d"												
blcc	9ea8d0 <__undef_stack+0x8d8910>													
svcpl	0x0000297d													
movtmi	r4	 #64579	"; 0xfc43"											
subspl	r5	 pc	 fp	 asr #6										
cmppl	pc	 #1342177284	"; 0x50000004"											
subscs	r4	 pc	 r5	 asr #6										
eorseq	r3	 r0	 r1	 lsr r0										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmppl	r0	 #99614720	"; 0x5f00000"											
ldrbpl	r5	 [pc]	 -r3	 asr #4										
strbpl	r4	 [r9]	 #-607	"; 0xfffffda1"										
eorscs	r2	 r1	 r0	 lsr #16										
eorcc	r3	 r0	 #60	24	"; 0x3c00"									
stmdapl	r0	 {r3	 r4	 r5	 r8	 fp	 sp}							
svcpl	0x00524150													
cmpmi	r2	 #84	26	"; 0x1500"										
subscc	r5	 pc	 r4	 asr r2	"; <UNPREDICTABLE>"									
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
eorscc	r3	 r8	 r4	 lsr r2										
eorscc	r3	 r0	 r0	 lsr r0										
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
subsmi	r4	 r0	 #380	"; 0x17c"										
svcpl	0x00425241													
svcpl	0x00544f4e													
ldrbmi	r4	 [r8	 #-2374]	"; 0xfffff6ba"										
subspl	r5	 r0	 #68	30	"; 0x110"									
ldmdbmi	r2	 {r0	 r3	 r6	 r8	 r9	 sl	 fp	 lr}^					
teqcc	r0	 r4	 asr r9											
eorseq	r3	 r9	 r1	 lsr r7										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmppl	r0	 #2080374785	"; 0x7c000001"											
svcpl	0x00435f52													
subscs	r4	 r4	 r2	 asr #18										
eorscc	r7	 r2	 r0	 lsr r8										
eorscc	r3	 r0	 r0	 lsr r0										
stmdapl	r0	 {r4	 r5	 ip	 sp}									
ldrbmi	r5	 [pc]	 #-848	"; d7f8 <SLCRlockKey+0x617d>"										
cmpmi	pc	 #68	4	"; 0x40000004"										
svcpl	0x004c5254													
ldrbmi	r4	 [r3	 #-322]	"; 0xfffffebe"										
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbtmi	r3	 [r8]	 -r0	 lsr #32										
		"; <UNDEFINED> instruction: 0x36303038"												
eorseq	r3	 r0	 r0	 lsr r0										
svcpl	0x00545358													
svcpl	0x00434949													
mcrmi	4	2	 r5	 cr1	 cr3	 {2}								
ldrbmi	r5	 [r2	 #-3908]	"; 0xfffff0bc"										
ldrbmi	r5	 [r2	 #-3911]	"; 0xfffff0b9"										
svcpl	0x00544553													
svcmi	0x00525245													
eorscc	r2	 r1	 r2	 asr r0										
stmdapl	r0	 {r0	 r1	 r2	 r4	 r5	 r8	 fp	 ip	 sp}				
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
strbpl	r4	 [r1]	 #-1119	"; 0xfffffba1"										
strbmi	r5	 [sp	 #-3905]	"; 0xfffff0bf"										
ldmdbpl	r2	 {r0	 r2	 r3	 r6	 r8	 r9	 sl	 fp	 lr}^				
subpl	r4	 r1	 #-268435451	"; 0xf0000005"										
subpl	r4	 r5	 #1343488	"; 0x148000"										
cmncc	r0	 r0	 lsr #4											
eorcc	r2	 r0	 r5	 lsr ip										
eorcc	r2	 r5	 ip	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
teqvs	r0	 #14080	"; 0x3700"											
eorcs	r3	 ip	 r1	 lsr r0										
stmdapl	r0	 {r0	 r2	 r4	 r5	 r9	 sp}							
svcpl	0x00524150													
movtmi	r4	 #16728	"; 0x4158"											
subscc	r5	 pc	 r0	 asr r3	"; <UNPREDICTABLE>"									
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
eorscc	r3	 r0	 r6	 asr #16										
eorscc	r3	 r0	 r7	 lsr r1										
ldmdbvs	pc	 {r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"						
cfldrdvs	mvd7	 [pc]	 {110}	"; 0x6e"										
ldrbtvc	r6	 [r3]	 #-357	"; 0xfffffe9b"										
ldrbvc	r3	 [pc]	 #-1078	"; d8a0 <SLCRlockKey+0x6225>"										
		"; <UNDEFINED> instruction: 0x6665645f"												
strbtvs	r6	 [r5]	 #-3689	"; 0xfffff197"										
stmdapl	r0	 {r5	 r8	 ip	 sp}									
svcpl	0x00524150													
svcpl	0x00375350													
subscc	r4	 pc	 r3	 asr r4	"; <UNPREDICTABLE>"									
stmdbmi	r4	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 ip	 lr}^			
mcrrmi	15	4	 r5	 r3	 cr15									
subpl	r5	 r6	 #300	"; 0x12c"										
ldmdami	pc	 {r0	 r2	 r6	 r8	 ip	 lr}^	"; <UNPREDICTABLE>"						
eorscc	r2	 r5	 sl	 asr r0										
eorscc	r3	 r0	 r0	 lsr r0										
stmdapl	r0	 {r4	 r5	 ip	 sp}									
svcpl	0x00524150													
ldmdbmi	r0	 {r3	 r4	 r6	 r8	 r9	 sl	 lr}^						
svcpl	0x0053504f													
stmdbmi	r8	 {r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^					
strbmi	r4	 [r1]	 #-2119	"; 0xfffff7b9"										
eorcc	r5	 r0	 r4	 asr #4										
eorscc	r4	 r0	 r8	 ror r5										
		"; <UNDEFINED> instruction: 0x46464130"												
subspl	r0	 r8	 r6	 asr #32										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
svcmi	0x00495047													
mrcmi	3	2	 r5	 cr15	 cr0	 {2}								
ldmdbmi	pc	 {r0	 r2	 r4	 r6	 r8	 sl	 fp	 lr}^	"; <UNPREDICTABLE>"				
cmpmi	r4	 lr	 asr #6											
movtpl	r4	 #21326	"; 0x534e"											
stmdapl	r0	 {r5	 r8	 ip	 sp}									
cmpmi	pc	 #80	6	"; 0x40000001"										
svcpl	0x0045524f													
ldmdbmi	r2	 {r4	 r6	 r8	 lr}^									
svcpl	0x00315954													
svcpl	0x00544e49													
teqcc	r0	 #1224736768	"; 0x49000000"											
cmppl	r8	 #51	"; 0x33"											
stmdbmi	r7	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
ldrbmi	r5	 [r3]	 -r3	 asr #30										
subspl	r5	 r4	 #292	"; 0x124"										
cmppl	pc	 #19136512	"; 0x1240000"											
svcpl	0x00545441													
blmi	14dde7c <__undef_stack+0x13cbebc>													
rsbscc	r3	 r8	 r0	 lsr #32										
ldmdacc	r0!	 {r4	 r5	 ip	 sp}									
eorseq	r3	 r0	 r0	 lsr r0										
rsbvc	r7	 r3	 sp	 ror #8										
		"; <UNDEFINED> instruction: 0x76287273"												
svcpl	0x005f2029													
svcpl	0x006d7361													
svcpl	0x005f205f													
smcvs	50934	"; 0xc6f6"												
strbvs	r6	 [ip	 #-2420]!	"; 0xfffff68c"										
eorcs	r5	 r8	 pc	 asr pc										
rsbsvc	r6	 r3	 #2176	"; 0x880"										
cmnvc	r0	 #603979776	"; 0x24000000"											
eorcc	r2	 r5	 r2	 ror ip										
eorcs	r6	 r2	 ip	 asr lr										
eorscs	r2	 sl	 sl	 lsr r0										
eorcs	r7	 r2	 r2	 lsr #4										
eorcs	r7	 r9	 r8	 lsr #12										
subspl	r0	 r8	 r9	 lsr #32										
subspl	r5	 pc	 r1	 asr #4										
ldrbpl	r3	 [pc]	 #-1875	"; d99c <SLCRlockKey+0x6321>"										
subscc	r4	 pc	 r4	 asr r3	"; <UNPREDICTABLE>"									
cmpmi	r4	 #1593835520	"; 0x5f000000"											
blmi	131e724 <__undef_stack+0x120c764>													
blmi	131e728 <__undef_stack+0x120c768>													
subcs	r5	 r3	 r3	 asr r2										
cmppl	r8	 #48	"; 0x30"											
stmdbmi	r7	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
subspl	r5	 r3	 r3	 asr #30										
ldrbpl	r5	 [r3]	 #-3913	"; 0xfffff0b7"										
svcmi	0x005f5441													
ldrbmi	r4	 [r3	 #-1606]	"; 0xfffff9ba"										
ldmdavc	r0!	 {r2	 r4	 r6	 sp}									
eorscc	r3	 r0	 r0	 lsr r0										
ldrtcc	r4	 [r0]	 #-1072	"; 0xfffffbd0"										
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
stclmi	15	 cr5	 [r4	 #-220]	"; 0xffffff24"									
svcpl	0x00535f41													
ldrbmi	r4	 [r3	 #-322]	"; 0xfffffebe"										
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbtmi	r3	 [r8]	 -r0	 lsr #32										
teqcc	r0	 #56	"; 0x38"											
eorseq	r3	 r0	 r0	 lsr r0										
svcpl	0x00545358													
subsmi	r5	 pc	 #1610612740	"; 0x60000004"										
mrrcmi	6	5	 r4	 pc	 cr5	"; <UNPREDICTABLE>"								
strbmi	r4	 [fp	 #-847]	"; 0xfffffcb1"										
ldrtcc	r2	 [r1]	 #-68	"; 0xffffffbc"										
stmdapl	r0	 {r4	 r5	 r9	 ip	 sp}								
svcpl	0x00474552													
cmpmi	r3	 #70	"; 0x46"											
strbmi	r5	 [ip	 #-3922]	"; 0xfffff0ae"										
ldmdami	r4	 {r1	 r2	 r3	 r6	 r8	 r9	 sl	 lr}^					
strbpl	r4	 [r9]	 #-607	"; 0xfffffda1"										
ldrtcc	r2	 [r1]	 -r0	 lsr #16										
svcpl	0x005f0029													
stmdbmi	r4	 {r0	 r1	 r4	 r6	 sl	 ip	 lr}^						
ldrbmi	r5	 [pc	 #-1102]	"; d5e6 <SLCRlockKey+0x5f6b>"										
stmdavc	r8!	 {r3	 r4	 r6	 ip	 lr}								
svcpl	0x005f2029													
stmdavc	r3!	 {r5	 r8	 r9	 sp}									
svcpl	0x00232320													
subspl	r0	 r8	 #95	"; 0x5f"										
ldclmi	7	 cr4	 [pc	 #-276]	"; d938 <SLCRlockKey+0x62bd>"									
subscc	r4	 r2	 r6	 asr r6										
subspl	r5	 r1	 #2080374785	"; 0x7c000001"										
stmdbmi	r2	 {r2	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
eorcc	r2	 r8	 #84	"; 0x54"										
stmdapl	r0	 {r4	 r5	 r8	 fp	 sp}								
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
ldrbmi	r4	 [r6	 #-1375]	"; 0xfffffaa1"										
cmpmi	pc	 #1308622848	"; 0x4e000000"											
svcpl	0x0052544e													
subcs	r4	 ip	 r3	 asr r5										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
stmdbcc	r3!	 {r5	 sp}^											
cmncc	r3	 ip	 lsr #32											
strcc	r2	 [r0	 #-3122]!	"; 0xfffff3ce"										
cmppl	r8	 #34	"; 0x22"											
stmdbmi	r7	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
subspl	r5	 r0	 r3	 asr #30										
cmpcc	r3	 r9	 asr #30											
cmpmi	sp	 r4	 lsr pc											
eorcc	r4	 r0	 r3	 asr fp										
eorscc	r3	 r0	 r8	 ror r0										
eorscc	r3	 r0	 r0	 lsr r4										
ldmdbmi	r3	 {r4	 r5}^											
cfldr64mi	mvdx4	 [pc	 #-360]	"; d950 <SLCRlockKey+0x62d5>"										
svcpl	0x00205841													
bpl	126283c <__undef_stack+0x115087c>													
cmpmi	sp	 r5	 asr #30											
subseq	r5	 pc	 r8	 asr pc	"; <UNPREDICTABLE>"									
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmppl	r0	 #2080374785	"; 0x7c000001"											
mrcmi	15	2	 r5	 cr5	 cr2	 {2}								
stmdbmi	r6	 {r2	 r6	 r8	 sl	 lr}^								
svcpl	0x0044454e													
strbmi	r4	 [r4	 #-3917]	"; 0xfffff0b3"										
cmncc	r8	 r0	 lsr #32											
cmppl	r8	 #66	"; 0x42"											
stmdbmi	r7	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
subspl	r5	 r0	 r3	 asr #30										
subcc	r5	 r3	 r9	 asr #30										
cmpmi	sp	 r1	 lsr pc											
eorcc	r4	 r0	 r3	 asr fp										
eorscc	r3	 r0	 r8	 ror r0										
eorscc	r3	 r0	 r0	 lsr r0										
svcpl	0x005f0032													
subspl	r5	 r4	 #88	6	"; 0x60000001"									
stmdacs	r7	 {r0	 r3	 r6	 r9	 sl	 fp	 lr}^						
svcpl	0x00202978													
subspl	r5	 r4	 #2080374785	"; 0x7c000001"										
stmdacs	r7	 {r0	 r3	 r6	 r9	 sl	 fp	 lr}^						
svcpl	0x00002978													
movtmi	r5	 #13151	"; 0x335f"											
stmdacs	r4	 {r0	 r1	 r4	 r6	 r8	 fp	 lr}^						
teqvc	r0	 #1884160	"; 0x1cc000"											
cmnvs	r5	 #116	4	"; 0x40000007"										
svcpl	0x005f2074													
blvs	18e60d8 <__undef_stack+0x17d4118>													
ldclvs	8	 cr5	 [r4	 #-0]										
rsbsvc	r4	 r4	 #-939524095	"; 0xc8000001"										
cmnvs	lr	 pc	 asr r5											
stmdacs	r5!	 {r1	 r5	 r6	 sl	 fp	 sp	 lr}^						
ldrbvs	r6	 [r3	 #-322]!	"; 0xfffffebe"										
rsbvc	r6	 r4	 #1090519040	"; 0x41000000"										
ldclcs	3	 cr7	 [r3]	 #-404	"; 0xfffffe6c"									
cmnmi	r2	 #84	26	"; 0x1500"										
strbvc	r7	 [lr	 #-628]	"; 0xfffffd8c"										
rsbvc	r6	 r5	 #-805306362	"; 0xd0000006"										
ldrbpl	r2	 [r8]	 #-41	"; 0xffffffd7"										
strbvc	r7	 [r3]	 #-621	"; 0xfffffd93"										
subsvc	r5	 r7	 #456	"; 0x1c8"										
rsbpl	r7	 r5	 #1761607680	"; 0x69000000"										
stmdacs	r8!	 {r0	 r2	 r5	 r6	 r8	 r9	 sl	 sp	 lr}				
ldrbvs	r6	 [r3	 #-322]!	"; 0xfffffebe"										
rsbvc	r6	 r4	 #1090519040	"; 0x41000000"										
ldmdbcs	r3!	 {r0	 r2	 r5	 r6	 r8	 r9	 ip	 sp	 lr}^				
strtpl	r2	 [r8]	 #-44	"; 0xffffffd4"										
strbvc	r7	 [r3]	 #-621	"; 0xfffffd93"										
ldclvs	14	 cr4	 [r5	 #-456]!	"; 0xfffffe38"									
ldmdbcs	r2!	 {r1	 r5	 r6	 r8	 sl	 sp	 lr}^						
ldrbpl	r2	 [r8]	 #-44	"; 0xffffffd4"										
cmpmi	r4	 #268	"; 0x10c"											
svcmi	0x005f5253													
ldrbmi	r4	 [r3	 #-1606]	"; 0xfffff9ba"										
stmdacs	r0!	 {r2	 r4	 r6	 sl	 fp	 sp}							
rsbvc	r5	 sp	 #88	8	"; 0x58000000"									
svcpl	0x00727443													
strbtvs	r6	 [r1]	 #-1362	"; 0xfffffaae"										
stmdacs	r7!	 {r1	 r4	 r6	 r8	 sl	 sp	 lr}^						
cmnvc	r1	 #40	4	"; 0x80000002"										
strbtvs	r4	 [r4]	 #-357	"; 0xfffffe9b"										
cmnvc	r3	 #478150656	"; 0x1c800000"											
stmdacs	r0!	 {r0	 r3	 r5	 sl	 fp	 sp}							
rsbvc	r5	 sp	 #32	8	"; 0x20000000"									
cdpmi	4	7	 cr7	 cr2	 cr3	 {2}								
strbvs	r6	 [r2	 #-3445]!	"; 0xfffff28b"										
eorcs	r2	 ip	 r2	 ror r9										
svcpl	0x00435458													
subspl	r4	 r3	 #84	6	"; 0x50000001"									
		"; <UNDEFINED> instruction: 0x46464f5f"												
ldmdbcs	r4	 {r0	 r1	 r4	 r6	 r8	 sl	 lr}^						
stmdapl	r0!	 {r5	 sl	 fp	 ip	 sp	 lr}							
cmpmi	pc	 #84	6	"; 0x50000001"										
ldrbmi	r5	 [pc	 #-595]	"; d99d <SLCRlockKey+0x6322>"										
stfmie	f4	 [r2]	 {78}	"; 0x4e"										
ldclmi	15	 cr5	 [r4	 #-276]	"; 0xfffffeec"									
cmpmi	sp	 r2	 asr pc											
stmdbcs	r9!	 {r0	 r1	 r4	 r6	 r8	 r9	 fp	 lr}					
strbpl	r4	 [lr]	 #-2304	"; 0xfffff700"										
cmpmi	r5	 pc	 asr ip											
		"; <UNDEFINED> instruction: 0x36315453"												
mcrmi	13	2	 r4	 cr9	 cr15	 {2}								
eorscc	r2	 r3	 #32	26	"; 0x800"									
eorseq	r3	 r8	 r7	 lsr r6										
svcpl	0x00545358													
cdpmi	2	5	 cr5	 cr15	 cr6	 {2}								
strbpl	r5	 [r2	 #-3919]	"; 0xfffff0b1"										
ldrtcc	r2	 [r1]	 #-70	"; 0xffffffba"										
smladxpl	r0	 r0	 r3	 r3										
svcpl	0x00544e49													
subcs	r4	 lr	 sp	 asr #18										
ldmdbmi	r7	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
cfldrdmi	mvd5	 [pc	 #-312]	"; db04 <SLCRlockKey+0x6489>"										
svcpl	0x005f4e49													
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
cmpmi	sp	 pc	 asr r4											
svcpl	0x0047535f													
ldrbmi	r4	 [pc]	 #-3918	"; dc50 <SLCRlockKey+0x65d5>"										
subcs	r5	 r1	 r1	 asr #8										
lfmmi	f3	4	 [r5]	 #-212	"; 0xffffff2c"									
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
cmpmi	pc	 #205520896	"; 0xc400000"											
subspl	r4	 r4	 #1264	"; 0x4f0"										
subsmi	r4	 pc	 #20224	"; 0x4f00"										
strbpl	r4	 [r9]	 #-607	"; 0xfffffda1"										
rsbscc	r3	 r8	 r0	 lsr #32										
eorscc	r3	 r0	 r0	 lsr r0										
eorseq	r3	 r0	 r0	 lsr r8										
subpl	r5	 r1	 #88	"; 0x58"										
strbpl	r5	 [r3	 #-863]	"; 0xfffffca1"										
svcpl	0x00544457													
strbmi	r5	 [r4	 #-3888]	"; 0xfffff0d0"										
strbmi	r4	 [r3	 #-2390]	"; 0xfffff6aa"										
subcs	r4	 r4	 pc	 asr r9										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
strbpl	r5	 [r3	 #-863]	"; 0xfffffca1"										
svcpl	0x00544457													
strbmi	r5	 [r4	 #-3888]	"; 0xfffff0d0"										
strbmi	r4	 [r3	 #-2390]	"; 0xfffff6aa"										
subeq	r4	 r4	 pc	 asr r9										
subpl	r5	 r1	 #88	"; 0x58"										
strbmi	r5	 [r1]	 #-2143	"; 0xfffff7a1"										
svcpl	0x00535043													
svcpl	0x00544e49													
stmdapl	r0!	 {r0	 r3	 r6	 sl	 lr}								
cmppl	pc	 #80	6	"; 0x40000001"										
svcmi	0x004d5359													
cdpmi	15	4	 cr5	 cr9	 cr14	 {2}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
cmppl	r0	 #0	16											
mcrmi	3	2	 r4	 cr1	 cr15	 {2}								
mcrmi	15	2	 r5	 cr9	 cr0	 {1}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
eorseq	r3	 r0	 r0	 lsr #12										
svcpl	0x00535058													
cmpcc	sp	 r7	 asr #10											
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subcs	r4	 r4	 pc	 asr r9										
stmdapl	r0	 {r0	 r1	 r2	 r4	 r5	 r8	 r9	 sl	 ip	 sp}			
svcpl	0x00524150													
cmpmi	sp	 r8	 asr r4											
subscc	r5	 pc	 r0	 asr r3	"; <UNPREDICTABLE>"									
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
eorscc	r3	 r0	 r6	 asr #16										
eorscc	r3	 r0	 r4	 lsr r0										
cmpmi	r0	 r0	 lsl #16											
ldrbpl	r5	 [r8]	 #-3922	"; 0xfffff0ae"										
cmppl	r0	 #84	6	"; 0x50000001"										
cmpmi	pc	 #2080374785	"; 0x7c000001"											
blmi	10e1a60 <__undef_stack+0xfcfaa0>													
subscs	r4	 sl	 pc	 asr r8										
subpl	r5	 r1	 #88	"; 0x58"										
ldrbpl	r5	 [r4]	 #-2143	"; 0xfffff7a1"										
svcpl	0x00535043													
ldrbpl	r5	 [r4]	 #-3891	"; 0xfffff0cd"										
mcrrmi	15	4	 r5	 r3	 cr3									
subpl	r5	 r6	 #300	"; 0x12c"										
ldmdami	pc	 {r0	 r2	 r6	 r8	 ip	 lr}^	"; <UNPREDICTABLE>"						
cmppl	r8	 #90	"; 0x5a"											
stmdbmi	r7	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
mcrrmi	15	4	 r5	 r1	 cr3									
svcpl	0x00534149													
svcpl	0x004e4942													
svcmi	0x005f5450													
ldrbmi	r4	 [r3	 #-1606]	"; 0xfffff9ba"										
ldmdavc	r0!	 {r2	 r4	 r6	 sp}									
eorscc	r3	 r0	 r0	 lsr r0										
teqmi	r1	 #48	"; 0x30"											
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
subspl	r5	 r3	 r7	 lsr pc										
svcpl	0x00305f49													
subspl	r4	 r4	 #1168	"; 0x490"										
cmppl	r0	 #32	16	"; 0x200000"										
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 ip	 lr}^			
mcrmi	15	2	 r5	 cr9	 cr0	 {1}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
cmppl	r0	 #0	16											
		"; <UNDEFINED> instruction: 0x4750465f"												
ldmdbmi	pc	 {r0	 r6	 sl	 ip	 sp}^	"; <UNPREDICTABLE>"							
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
ldrcc	r2	 [r6	 #-68]!	"; 0xffffffbc"										
cmppl	r0	 #0	16											
cmppl	r2	 pc	 asr r9											
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subcs	r4	 r4	 pc	 asr r9										
stmdapl	r0	 {r0	 r1	 r4	 r5	 r8	 ip	 sp}						
mrcmi	4	2	 r5	 cr15	 cr3	 {2}								
cmpmi	r3	 pc	 asr #30											
cmpmi	r2	 ip	 asr #24											
teqcc	r0	 r3	 asr #22											
stmdapl	r0	 {r3	 r4	 r5	 sl	 fp	 lr}							
svcpl	0x00524150													
svcpl	0x00375350													
strbmi	r5	 [r8	 #-1093]	"; 0xfffffbbb"										
strbpl	r4	 [r5]	 #-3666	"; 0xfffff1ae"										
		"; <UNDEFINED> instruction: 0x575f305f"												
svcpl	0x00454b41													
subspl	r4	 r4	 #1168	"; 0x490"										
cmppl	r0	 #32	16	"; 0x200000"										
stclmi	7	 cr4	 [r5	 #-380]	"; 0xfffffe84"									
cmpmi	r7	 r0	 lsr pc											
ldmdbmi	pc	 {r0	 r1	 r3	 r6	 r8	 sl	 lr}^	"; <UNPREDICTABLE>"					
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
ldrbpl	r0	 [r3]	 #-68	"; 0xffffffbc"										
ldrbpl	r4	 [r5]	 #-3908	"; 0xfffff0bc"										
svcpl	0x0053495f													
svcpl	0x00375350													
ldrbpl	r4	 [r2]	 #-341	"; 0xfffffeab"										
subspl	r0	 r8	 r0	 lsr #32										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
subpl	r5	 r3	 r4	 asr r4										
svcpl	0x00315f53													
ldmdbmi	r6	 {r2	 r6	 r8	 sl	 lr}^								
ldmdbmi	pc	 {r0	 r1	 r6	 r8	 sl	 lr}^	"; <UNPREDICTABLE>"						
subspl	r2	 r8	 r4	 asr #32										
subspl	r5	 pc	 r1	 asr #4										
ldrbpl	r3	 [pc]	 #-1875	"; de40 <SLCRlockKey+0x67c5>"										
cmpcc	pc	 r4	 asr r3	"; <UNPREDICTABLE>"										
		"; <UNDEFINED> instruction: 0x5645445f"												
svcpl	0x00454349													
stmdapl	r0	 {r0	 r3	 r6	 sl	 lr}								
cmpmi	pc	 #80	6	"; 0x40000001"										
svcpl	0x00314e41													
svcpl	0x00544e49													
stmdacc	r0!	 {r0	 r3	 r6	 sl	 lr}								
subspl	r0	 r8	 #51	"; 0x33"										
cmpmi	pc	 #18087936	"; 0x1140000"											
teqvs	r0	 #82	"; 0x52"											
stmdapl	r0	 {r1	 r4	 r5	 r6	 ip	 sp}							
svcpl	0x00524150													
cmpmi	r4	 #88	8	"; 0x58000000"										
cmpcc	pc	 r0	 asr r3	"; <UNPREDICTABLE>"										
cmpmi	r4	 #1593835520	"; 0x5f000000"											
blmi	131ec00 <__undef_stack+0x120cc40>													
ldrbmi	r4	 [r2	 #-1631]	"; 0xfffff9a1"										
bpl	1225bd0 <__undef_stack+0x1113c10>													
teqcc	r1	 r0	 lsr #2											
teqcc	r1	 r1	 lsr r1											
stmdapl	r0	 {r0	 r4	 r5	 r8	 sl	 ip	 sp}						
		"; <UNDEFINED> instruction: 0x47554353"												
cmppl	pc	 #603979777	"; 0x24000001"											
cmpmi	pc	 #80	18	"; 0x140000"										
svcpl	0x00375550													
blmi	14de3e0 <__undef_stack+0x13cc420>													
rsbscc	r3	 r8	 r0	 lsr #32										
eorscc	r3	 r0	 r0	 lsr r0										
eorseq	r3	 r0	 r0	 lsr r8										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmppl	r0	 #99614720	"; 0x5f00000"											
ldmdbmi	pc	 {r0	 r1	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"						
stmdacs	r0!	 {r3	 r4	 r6	 r8	 r9	 lr}							
ldccc	0	 cr2	 [ip]	 #-196	"; 0xffffff3c"									
eoreq	r3	 r9	 r0	 lsr #8										
subpl	r5	 r1	 #88	"; 0x58"										
cmppl	r1	 #6225920	"; 0x5f0000"											
cmppl	r0	 #80	18	"; 0x140000"										
subsmi	r3	 pc	 #95	"; 0x5f"										
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
subcc	r7	 r5	 r0	 lsr r8										
subcc	r3	 r4	 r0	 lsr r0										
stmdapl	r0	 {r4	 r5	 ip	 sp}									
svcpl	0x00524150													
cmpmi	r4	 #88	8	"; 0x58000000"										
cmpcc	pc	 r0	 asr r3	"; <UNPREDICTABLE>"										
cmpmi	r4	 #1593835520	"; 0x5f000000"											
blmi	131ec84 <__undef_stack+0x120ccc4>													
blmi	131ec88 <__undef_stack+0x120ccc8>													
subcs	r5	 r3	 r3	 asr r2										
subspl	r0	 r8	 #48	"; 0x30"										
ldrbmi	r4	 [pc]	 -r5	 asr #14										
subpl	r5	 r3	 #80	6	"; 0x40000001"									
subspl	r5	 r4	 #2080374785	"; 0x7c000001"										
svcpl	0x00454449													
blmi	14de45c <__undef_stack+0x13cc49c>													
eorscs	r2	 r3	 r0	 lsr #16										
		"; <UNDEFINED> instruction: 0x46203c3c"												
subpl	r5	 r3	 #80	6	"; 0x40000001"									
subspl	r5	 r4	 #2080374785	"; 0x7c000001"										
svcpl	0x00454449													
ldmdbcs	r4	 {r1	 r6	 r8	 fp	 lr}^								
cmppl	r0	 #0	16											
stclmi	3	 cr5	 [r1	 #-380]	"; 0xfffffe84"									
sfmmi	f5	2	 [r1	 #-380]	"; 0xfffffe84"									
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
movtmi	r4	 #26182	"; 0x6646"											
eorscc	r3	 r0	 r0	 lsr r0										
cmpvs	r3	 #0	16											
cfstrdvs	mvd5	 [r9	 #-468]!	"; 0xfffffe2c"										
ldrbmi	r7	 [pc	 -r5	 ror #4]										
cdpvs	4	4	 cr7	 cr9	 cr5	 {3}								
ldrbvs	r7	 [r2	 #-628]	"; 0xfffffd8c"										
cmpvs	r2	 r7	 ror #16											
strbvs	r6	 [r1]	 #-1395	"; 0xfffffa8d"										
eorcs	r7	 r9	 r4	 ror #4										
strbvc	r5	 [r3	 #-856]!	"; 0xfffffca8"										
strbvs	r6	 [sp	 #-2388]!	"; 0xfffff6ac"										
ldrbvs	r5	 [r2	 #-3954]	"; 0xfffff08e"										
ldrbvs	r6	 [r2	 #-1121]	"; 0xfffffb9f"										
cmpvs	r2	 r7	 ror #16											
strbvs	r6	 [r1]	 #-1395	"; 0xfffffa8d"										
eorcs	r7	 ip	 r4	 ror #4										
strbpl	r5	 [r3	 #-856]	"; 0xfffffca8"										
strbmi	r4	 [sp	 #-2388]	"; 0xfffff6ac"										
movtpl	r5	 #40786	"; 0x9f52"											
		"; <UNDEFINED> instruction: 0x464f5f52"												
strbpl	r5	 [r5]	 #-838	"; 0xfffffcba"										
subspl	r0	 r8	 r9	 lsr #32										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
ldrbpl	r4	 [r2]	 #-341	"; 0xfffffeab"										
subscc	r5	 pc	 r0	 asr r3	"; <UNPREDICTABLE>"									
svcmi	0x004c435f													
ldmdami	pc	 {r0	 r1	 r6	 r8	 r9	 fp	 lr}^	"; <UNPREDICTABLE>"					
subspl	r2	 r8	 sl	 asr r0										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
ldrbpl	r4	 [r2]	 #-341	"; 0xfffffeab"										
subscc	r5	 pc	 r0	 asr r3	"; <UNPREDICTABLE>"									
subpl	r5	 r1	 #398458880	"; 0x17c00000"										
mcrrmi	15	5	 r5	 r3	 cr4									
subpl	r5	 r6	 #300	"; 0x12c"										
ldmdami	pc	 {r0	 r2	 r6	 r8	 ip	 lr}^	"; <UNPREDICTABLE>"						
subspl	r0	 r8	 #90	"; 0x5a"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
subpl	r5	 r2	 #84	8	"; 0x54000000"									
eorvc	r2	 r2	 r1	 lsr r0										
eorcs	r3	 ip	 r1	 lsr r5										
strcs	r2	 [r0	 #-3120]!	"; 0xfffff3d0"										
eorcs	r2	 r0	 r0	 lsr ip										
eorcs	r3	 ip	 r3	 ror #4										
ldccs	3	 cr6	 [r0]	 #-128	"; 0xffffff80"									
eoreq	r3	 r2	 r0	 lsr #2										
subpl	r5	 r1	 #88	"; 0x58"										
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 ip	 lr}^			
cmppl	pc	 #95	"; 0x5f"											
ldclmi	9	 cr4	 [pc	 #-320]	"; dee4 <SLCRlockKey+0x6869>"									
subcs	r4	 r5	 pc	 asr #8										
subspl	r0	 r8	 #48	"; 0x30"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
strbpl	r4	 [r3	 #-1363]	"; 0xfffffaad"										
ldrbmi	r4	 [pc]	 #-1362	"; e03c <SLCRUnlockKey+0x12f>"										
ldrbmi	r4	 [r5	 -r5	 asr #4]										
cmpmi	lr	 pc	 asr r5											
subcs	r4	 r5	 r2	 asr #24										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
cmncc	r3	 r0	 lsr #32											
teqvs	r0	 #44	"; 0x2c"											
teqcc	r0	 r1	 lsr ip											
cdpmi	0	4	 cr0	 cr9	 cr2	 {1}								
svcpl	0x00363154													
subscs	r4	 r8	 sp	 asr #2										
		"; <UNDEFINED> instruction: 0x36373233"												
ldmdbvs	r8	 {r0	 r1	 r2	 r4	 r5}^								
cdpvs	15	4	 cr5	 cr9	 cr12	 {3}								
strbmi	r3	 [ip	 #-1585]	"; 0xfffff9cf"										
strbtvs	r4	 [r4]	 #-296	"; 0xfffffed8"										
stmdapl	r0!	 {r1	 r4	 r5	 r6	 r8	 fp	 sp}						
ldmdbmi	pc	 {r0	 r3	 r5	 r6	 sl	 fp	 sp	 lr}^	"; <UNPREDICTABLE>"				
ldmdacs	r6!	 {r1	 r2	 r3	 r5	 r6	 r8	 ip	 sp}					
rsbvc	r6	 r4	 #1090519040	"; 0x41000000"										
subspl	r0	 r8	 r9	 lsr #32										
strbmi	r5	 [r4	 #-3923]	"; 0xfffff0ad"										
		"; <UNDEFINED> instruction: 0x46435f56"												
subpl	r5	 r1	 r7	 asr #30										
cmpmi	r2	 r2	 asr #30											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
eorcc	r5	 r0	 r4	 asr #4										
eorscc	r4	 r8	 r8	 ror r6										
eorscc	r3	 r0	 r0	 lsr r7										
subspl	r0	 r8	 r0	 lsr r0										
subspl	r5	 pc	 r1	 asr #4										
ldrbpl	r3	 [pc	 #-1875]	"; d96d <SLCRlockKey+0x62f2>"										
svcpl	0x00545241													
mcrmi	15	2	 r5	 cr9	 cr0	 {1}								
stmdapl	r0!	 {r2	 r4	 r6	 r9	 ip	 lr}							
ldrbpl	r5	 [pc	 #-848]	"; dd80 <SLCRlockKey+0x6705>"										
subscc	r5	 r4	 r1	 asr #4										
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subeq	r4	 r4	 pc	 asr r9										
ldmdbvs	r3!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
strbtvs	r6	 [r5]	 #-3687	"; 0xfffff199"										
strbvs	r7	 [r9	 -r0	 lsr #6]!										
rsbeq	r6	 r4	 lr	 ror #10										
rsbsvs	r7	 r2	 #1929379840	"; 0x73000000"										
rsbvc	r6	 r4	 #40	2										
stclvs	6	 cr7	 [r1]	 #-176	"; 0xffffff50"									
svcpl	0x005f2029													
svcpl	0x006d7361													
svcpl	0x005f205f													
smcvs	50934	"; 0xc6f6"												
strbvs	r6	 [ip	 #-2420]!	"; 0xfffff68c"										
eorcs	r5	 r8	 pc	 asr pc										
rsbsvc	r7	 r4	 #-2013265920	"; 0x88000000"										
eorcc	r0	 r5	 r2	 ror #18										
teqcc	r5	 ip	 lsr #22											
rsbcs	r5	 lr	 #23808	"; 0x5d00"										
bcc	81c9a4 <__undef_stack+0x70a9e4>													
rsbscs	r2	 r2	 #32	4										
cmnvs	r6	 r0	 lsr #16											
eorcs	r2	 ip	 ip	 ror #18										
eorcs	r7	 r2	 r2	 lsr #4										
rsbvc	r6	 r4	 #40	2										
eoreq	r2	 r9	 r9	 lsr #32										
cdpmi	15	5	 cr4	 cr5	 cr3	 {2}								
subspl	r5	 pc	 r4	 asr r3	"; <UNPREDICTABLE>"									
cmppl	pc	 #1342177284	"; 0x50000004"											
cdpmi	3	4	 cr4	 cr15	 cr5	 {2}								
stmdapl	r8!	 {r2	 r6	 sp}										
svcpl	0x00524150													
svcpl	0x00555043													
ldrbpl	r4	 [r2]	 #-3907	"; 0xfffff0bd"										
stmdbcc	r1	 {r0	 r2	 r6	 fp	 ip	 lr}^							
subpl	r4	 pc	 #2080374785	"; 0x7c000001"										
mcrrmi	15	4	 r5	 r3	 cr5									
svcpl	0x004b434f													
cmppl	r5	 r6	 asr #4											
subscs	r4	 sl	 pc	 asr r8										
eoreq	r3	 r9	 pc	 lsr #4										
subpl	r5	 r1	 #88	"; 0x58"										
ldrbpl	r5	 [r4]	 #-2143	"; 0xfffff7a1"										
svcpl	0x00535043													
cmpmi	r2	 r0	 lsr pc											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
eorcc	r5	 r0	 r4	 asr #4										
eorscc	r4	 r8	 r8	 ror r6										
eorscc	r3	 r0	 r0	 lsr r1										
cmppl	r8	 #48	"; 0x30"											
stmdbmi	r7	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
stmdbmi	r4	 {r0	 r1	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
ldmdbmi	pc	 {r0	 r1	 r4	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
strbpl	r4	 [lr]	 #-1348	"; 0xfffffabc"										
		"; <UNDEFINED> instruction: 0x46464f5f"												
subscs	r4	 r4	 r3	 asr r5										
eorscc	r7	 r0	 r0	 lsr r8										
eorscc	r3	 r0	 r0	 lsr r0										
stmdapl	r0	 {r4	 r5	 fp	 ip	 sp}								
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
		"; <UNDEFINED> instruction: 0x564e495f"												
subsmi	r4	 pc	 #16640	"; 0x4100"										
movtmi	r4	 #57682	"; 0xe152"											
subpl	r5	 r1	 #72	30	"; 0x120"									
subscs	r4	 r9	 r2	 asr r1										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
strbcc	r2	 [r3	 -r0	 lsr #32]!										
teqvs	r0	 #44	"; 0x2c"											
		"; <UNDEFINED> instruction: 0x36202c35"												
subspl	r0	 r8	 r2	 lsr #32										
subspl	r5	 pc	 r1	 asr #4										
mrrcmi	7,00E+00	5	 r3	 pc	 cr3	"; <UNPREDICTABLE>"								
movtmi	r4	 #4914	"; 0x1332"											
svcpl	0x00434548													
svcpl	0x00535f30													
svcpl	0x00495841													
ldrbmi	r4	 [r3	 #-322]	"; 0xfffffebe"										
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbtmi	r3	 [r8]	 -r0	 lsr #32										
eorscc	r4	 r0	 #56	12	"; 0x3800000"									
eorseq	r3	 r0	 r0	 lsr r0										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
		"; <UNDEFINED> instruction: 0x5650475f"												
cmppl	pc	 #95	"; 0x5f"											
ldmdbmi	r8	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 lr}^					
smlsldmi	r4	 r9	 pc	 r8	"; <UNPREDICTABLE>"									
strbmi	r4	 [r4]	 #-328	"; 0xfffffeb8"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
ldrtmi	r3	 [r9]	 -r6	 asr #16										
strbmi	r4	 [r6]	 -r6	 asr #12										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
ldmdbmi	pc	 {r0	 r4	 r5	 r8	 sl	 ip	 sp}^	"; <UNPREDICTABLE>"					
mcrrmi	6	4	 r5	 r1	 cr14									
cfldrdmi	mvd4	 [r4]	 {95}	"; 0x5f"										
movtpl	r5	 #8002	"; 0x1f42"											
eorcs	r4	 r0	 #1224736768	"; 0x49000000"										
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldccs	3	 cr6	 [r8]	 #-128	"; 0xffffff80"									
strbtcc	r2	 [r3]	 -r0	 lsr #32										
eorscs	r2	 r2	 #44	"; 0x2c"										
cdpvs	15	5	 cr5	 cr15	 cr0	 {0}								
svcpl	0x00646565													
smcvs	34359	"; 0x8637"												
rsbscs	r5	 r4	 r2	 ror pc										
cdpmi	5	4	 cr5	 cr9	 cr0	 {0}								
strbmi	r5	 [ip	 #-3924]	"; 0xfffff0ac"										
cmpcc	r4	 r1	 asr #6											
cmpmi	sp	 r6	 lsr pc											
ldrcc	r2	 [r6	 #-88]!	"; 0xffffffa8"										
eorseq	r3	 r5	 r5	 lsr r3										
cdpvs	3	6	 cr7	 cr3	 cr9	 {3}								
stmdacs	ip!	 {r2	 r4	 r5	 r6	 r9	 ip	 sp	 lr}^					
stmdbcs	r3!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
svcpl	0x005f2820													
rsbsvc	r7	 r9	 r3	 ror #8										
svcvs	0x006c5f65													
rsbsvc	r6	 r5	 pc	 ror #22										
cmpvs	pc	 #40	30	"; 0xa0"										
cmpmi	pc	 #42991616	"; 0x2900000"											
subspl	r0	 r8	 r9	 lsr #32										
subspl	r5	 pc	 r1	 asr #4										
subspl	r3	 pc	 r3	 asr r7	"; <UNPREDICTABLE>"									
subscc	r5	 pc	 sp	 asr #10										
cmpmi	pc	 pc	 asr r3	"; <UNPREDICTABLE>"										
ldmdami	pc	 {r3	 r4	 r6	 r8	 fp	 lr}^	"; <UNPREDICTABLE>"						
cmpmi	r8	 r9	 asr #14											
subscs	r4	 r2	 r4	 asr #8										
stmdacc	r6	 {r4	 r5	 fp	 ip	 sp	 lr}^							
		"; <UNDEFINED> instruction: 0x46313938"												
stmdapl	r0	 {r1	 r2	 r6	 r9	 sl	 lr}							
cmppl	pc	 #80	6	"; 0x40000001"										
svcpl	0x00314950													
svcpl	0x00544e49													
stmdacc	r0!	 {r0	 r3	 r6	 sl	 lr}								
cmpmi	r4	 r1	 lsr r0											
cmppl	pc	 #84	2											
subcs	r4	 r3	 r9	 asr lr										
stmdacs	r2!	 {r2	 r5	 r6	 r8	 r9	 ip	 sp	 lr}^					
cmnvc	r9	 #41	"; 0x29"											
		"; <UNDEFINED> instruction: 0x67696478"												
svcpl	0x00287469													
eorcs	r6	 r9	 pc	 asr r3										
cmpvs	pc	 #40	30	"; 0xa0"										
ldrbvs	r7	 [r0	 #-2420]!	"; 0xfffff68c"										
svcvs	0x006f6c5f													
ldmdacs	r0!	 {r0	 r1	 r3	 r5	 r6	 r8	 sl	 ip	 sp	 lr}^			
stmdbcs	r3!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
ldmdapl	pc	 {r1	 r2	 r5	 fp	 sp}^	"; <UNPREDICTABLE>"							
stmdbcs	lr	 {r2	 r3	 r4	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^		
subspl	r0	 r8	 #41	"; 0x29"										
ldrbmi	r4	 [pc]	 -r5	 asr #14										
strbmi	r5	 [r9]	 #-848	"; 0xfffffcb0"										
subpl	r5	 r1	 #99614720	"; 0x5f00000"										
strbpl	r4	 [lr]	 #-329	"; 0xfffffeb7"										
movtpl	r4	 #7519	"; 0x1d5f"											
eorcc	r2	 r8	 fp	 asr #32										
stccc	6	 cr4	 [r0]	 #-480	"; 0xfffffe20"									
subpl	r2	 r6	 ip	 lsr r0										
svcpl	0x00444953													
ldmdbmi	r2	 {r1	 r2	 r4	 r6	 r8	 lr}^							
svcpl	0x00544e41													
ldmdbcs	r4	 {r1	 r6	 r8	 fp	 lr}^								
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r6	 r7	 asr #30										
svcpl	0x00524353													
mrcmi	15	2	 r4	 cr5	 cr2	 {2}								
stmdbmi	sp	 {r2	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^					
ldmdbmi	r3	 {r1	 r2	 r3	 r6	 r8	 sl	 ip	 lr}^					
stmdacs	r0!	 {r1	 r2	 r3	 r6	 r9	 sl	 lr}						
ldccc	0,00E+00	 cr2	 [ip]	 #-200	"; 0xffffff38"									
ldmdbcs	r2!	 {r5	 r9	 ip	 sp}									
ldclvs	8	 cr5	 [r4	 #-0]										
rsbsvc	r4	 r4	 #-939524095	"; 0xc8000001"										
cmnvc	r9	 #1593835520	"; 0x5f000000"											
strbvs	r6	 [ip	 #-609]!	"; 0xfffffd9f"										
rsbsvc	r6	 r4	 #1168	"; 0x490"										
cmnvc	r1	 #40	4	"; 0x80000002"										
strbtvs	r4	 [r4]	 #-357	"; 0xfffffe9b"										
cmnvc	r3	 #478150656	"; 0x1c800000"											
rsbvc	r5	 sp	 #44	8	"; 0x2c000000"									
cdpmi	4	7	 cr7	 cr2	 cr3	 {2}								
strbvs	r6	 [r2	 #-3445]!	"; 0xfffff28b"										
stmdapl	r0!	 {r1	 r4	 r5	 r6	 r8	 fp	 sp}						
cmnmi	r2	 #84	26	"; 0x1500"										
		"; <UNDEFINED> instruction: 0x575f7274"												
ldrbvs	r6	 [r4	 #-2418]!	"; 0xfffff68e"										
stmdacs	r7!	 {r1	 r4	 r6	 r8	 sl	 sp	 lr}^						
cmnvc	r1	 #40	4	"; 0x80000002"										
strbtvs	r4	 [r4]	 #-357	"; 0xfffffe9b"										
cmnvc	r3	 #478150656	"; 0x1c800000"											
stmdacs	r0!	 {r0	 r3	 r5	 sl	 fp	 sp}							
cmnmi	r2	 #84	26	"; 0x1500"										
strbvc	r7	 [lr	 #-628]	"; 0xfffffd8c"										
rsbvc	r6	 r5	 #-805306362	"; 0xd0000006"										
stmdapl	r0!	 {r0	 r3	 r5	 sl	 fp	 sp}							
ldrbpl	r4	 [pc]	 #-852	"; e400 <SLCRUnlockKey+0x4f3>"										
svcpl	0x00525343													
movtpl	r4	 #26191	"; 0x664f"											
eorcs	r5	 ip	 r5	 asr #8										
ldclvs	8	 cr5	 [r4	 #-160]	"; 0xffffff60"									
rsbsvc	r4	 r4	 #-939524095	"; 0xc8000001"										
cmnvs	r5	 pc	 asr r2											
strbvs	r5	 [r5	 -r4	 ror #4]!										
cmpvs	r2	 r8	 lsr #16											
strbvs	r6	 [r1]	 #-1395	"; 0xfffffa8d"										
cmnvc	r5	 #100	4	"; 0x40000006"										
eorcs	r2	 ip	 r3	 ror r9										
rsbvc	r5	 sp	 #40	8	"; 0x28000000"									
cdpmi	4	7	 cr7	 cr2	 cr3	 {2}								
strbvs	r6	 [r2	 #-3445]!	"; 0xfffff28b"										
eorcs	r2	 ip	 r2	 ror r9										
svcpl	0x00435458													
subspl	r4	 r3	 #84	6	"; 0x50000001"									
		"; <UNDEFINED> instruction: 0x46464f5f"												
ldmdbcs	r4	 {r0	 r1	 r4	 r6	 r8	 sl	 lr}^						
cfmadda32vc	mvax1	 mvax2	 mvfx0	 mvfx0										
cmpmi	r4	 #32	16	"; 0x200000"										
subspl	r4	 r3	 #2080374785	"; 0x7c000001"										
cmpmi	lr	 pc	 asr r5											
svcpl	0x00454c42													
svcpl	0x00544e49													
blmi	14de99c <__undef_stack+0x13cc9dc>													
stmdapl	r0	 {r0	 r3	 r5	 r8	 fp	 sp}							
cmpmi	pc	 #18688	"; 0x4900"											
svcmi	0x00504d4f													
strbpl	r4	 [lr]	 #-1358	"; 0xfffffab2"										
svcpl	0x0053495f													
subpl	r5	 r1	 #1392508928	"; 0x53000000"										
subcs	r4	 r4	 r4	 asr r5										
eorscc	r7	 r2	 #48	16	"; 0x300000"									
eorscc	r3	 r2	 #536870915	"; 0x20000003"										
stmdapl	r0	 {r1	 r4	 r5	 r9	 ip	 sp}							
svcpl	0x00524150													
svcpl	0x00495841													
svcmi	0x00495047													
ldmdbmi	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 sp}^	"; <UNPREDICTABLE>"				
subpl	r5	 r5	 #1308622848	"; 0x4e000000"										
ldrbpl	r5	 [r0]	 #-1362	"; 0xfffffaae"										
ldrbmi	r5	 [r2	 #-95]	"; 0xffffffa1"										
strbpl	r4	 [lr]	 #-1363	"; 0xfffffaad"										
stmdapl	r0	 {r5	 ip	 sp}										
svcpl	0x00524150													
movtmi	r4	 #39256	"; 0x9958"											
cmpcc	pc	 r0	 asr r3	"; <UNPREDICTABLE>"										
svcmi	0x004c435f													
ldmdami	pc	 {r0	 r1	 r6	 r8	 r9	 fp	 lr}^	"; <UNPREDICTABLE>"					
subspl	r2	 r8	 sl	 asr r0										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
subpl	r4	 r3	 r9	 asr #18										
svcpl	0x00315f53													
svcpl	0x00433249													
svcpl	0x004b4c43													
cmppl	r5	 r6	 asr #4											
subseq	r4	 sl	 pc	 asr r8										
subpl	r5	 r1	 #88	"; 0x58"										
movtmi	r5	 #18527	"; 0x485f"											
subscc	r4	 pc	 r6	 asr #14										
		"; <UNDEFINED> instruction: 0x5645445f"												
svcpl	0x00454349													
stmdapl	r0!	 {r0	 r3	 r6	 sl	 lr}								
svcpl	0x00524150													
svcpl	0x00375350													
svcpl	0x00564544													
svcpl	0x00474643													
strbmi	r5	 [r4	 #-3888]	"; 0xfffff0d0"										
strbmi	r4	 [r3	 #-2390]	"; 0xfffff6aa"										
subeq	r4	 r4	 pc	 asr r9										
strbtvc	r5	 [r3]	 #-3935	"; 0xfffff0a1"										
svcpl	0x00657079													
blvs	1bea2d8 <__undef_stack+0x1ad8318>													
svcpl	0x00287075													
eorcs	r6	 r9	 pc	 asr r3										
svcpl	0x005f2828													
rsbsvc	r7	 r9	 r3	 ror #8										
ldrbtvc	r5	 [r0]	 #-3941	"; 0xfffff09b"										
blcs	17e6308 <__undef_stack+0x16d4348>													
ldrbvs	r6	 [sl	 #-2419]!	"; 0xfffff68d"										
eorcs	r6	 r8	 #116391936	"; 0x6f00000"										
svcpl	0x005f5b22													
stmdbcs	r9!	 {r0	 r1	 r5	 r6	 r8	 sl	 fp	 ip	 lr}				
mcrvs	8	3	 r2	 cr9	 cr11	 {2}								
svcpl	0x00282974													
stcpl	3	 cr6	 [r9	 #-380]!	"; 0xfffffe84"									
subspl	r0	 r8	 r9	 lsr #32										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
ldrbpl	r4	 [r2]	 #-341	"; 0xfffffeab"										
subscc	r5	 pc	 r0	 asr r3	"; <UNPREDICTABLE>"									
movtpl	r4	 #6239	"; 0x185f"											
strbmi	r4	 [pc]	 #-3423	"; e574 <SLCRUnlockKey+0x667>"										
eorcc	r4	 r0	 r5	 asr #26										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
ldrbpl	r3	 [pc]	 #-1329	"; e584 <SLCRUnlockKey+0x677>"										
ldrbpl	r4	 [pc]	 #-3395	"; e588 <SLCRUnlockKey+0x67b>"										
subcs	r5	 r5	 r9	 asr r0										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
rsbcc	r2	 r3	 r0	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
eorcc	r2	 r0	 #48	24	"; 0x3000"									
subspl	r0	 r8	 #34	"; 0x22"										
ldrbmi	r4	 [pc	 -r5	 asr #14]										
ldrcc	r5	 [r1	 #-592]!	"; 0xfffffdb0"										
ldrcc	r7	 [r1	 #-544]!	"; 0xfffffde0"										
ldrbmi	r5	 [pc]	 #-3840	"; e5b8 <SLCRUnlockKey+0x6ab>"										
cmpmi	r5	 r5	 asr #2											
stmdbpl	r6	 {r2	 r3	 r6	 r8	 fp	 lr}^							
rsbsvc	r7	 r9	 r8	 lsr #8										
cmnvs	r6	 r5	 ror #24											
stmdacs	r0!	 {r1	 r4	 r5	 r6	 r8	 fp	 sp}						
rsbsvc	r7	 r9	 r8	 lsr #8										
strvc	r2	 [r8	 #-2405]!	"; 0xfffff69b"										
rsbsvc	r6	 r4	 r9	 ror #28										
ldrbvc	r7	 [pc]	 #-628	"; e5dc <SLCRUnlockKey+0x6cf>"										
svcvs	0x00632829													
rsbscs	r7	 r4	 lr	 ror #6										
smcvs	50934	"; 0xc6f6"												
strbvs	r6	 [ip	 #-2420]!	"; 0xfffff68c"										
stmdbvs	pc!	 {r5	 r9	 sl	 ip	 sp	 lr}^	"; <UNPREDICTABLE>"						
stmdbcs	sl!	 {r2	 r5	 r6	 sp}									
rsbvc	r7	 r1	 #40	12	"; 0x2800000"									
stmdapl	r0	 {r0	 r3	 r5	 r8	 fp	 sp}							
svcpl	0x00524150													
svcpl	0x00375350													
ldrbpl	r4	 [r2]	 #-341	"; 0xfffffeab"										
subsmi	r3	 pc	 #-1073741801	"; 0xc0000017"										
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
subcc	r7	 r5	 r0	 lsr r8										
eorscc	r3	 r1	 r0	 lsr r0										
stmdapl	r0	 {r4	 r5	 ip	 sp}									
svcpl	0x00524150													
svcpl	0x00375350													
svcpl	0x00494641													
svcpl	0x00535f33													
svcpl	0x00495841													
stmdami	r7	 {r3	 r6	 r8	 fp	 lr}^								
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbtmi	r3	 [r8]	 -r0	 lsr #32										
eorsmi	r3	 r0	 #56	"; 0x38"										
subeq	r4	 r6	 r6	 asr #12										
svcpl	0x00544e49													
ldrbpl	r4	 [r3]	 #-326	"; 0xfffffeba"										
cfldrdmi	mvd3	 [pc	 #-216]	"; e57c <SLCRUnlockKey+0x66f>"										
stmdbmi	r0!	 {r0	 r3	 r6	 r9	 sl	 fp	 lr}						
cfldrdmi	mvd5	 [pc]	 {78}	"; 0x4e"										
ldrbpl	r4	 [r3]	 #-325	"; 0xfffffebb"										
cfldrdmi	mvd3	 [pc	 #-216]	"; e58c <SLCRUnlockKey+0x67f>"										
stmdapl	r0	 {r0	 r3	 r6	 r9	 sl	 fp	 lr}						
strbpl	r5	 [r1]	 #-1107	"; 0xfffffbad"										
ldmdami	pc	 {r0	 r2	 r4	 r6	 r8	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"				
cmppl	r8	 #32												
cmpmi	lr	 r4	 asr pc											
cmpmi	pc	 lr	 asr #8											
cdpmi	9	4	 cr4	 cr7	 cr12	 {2}								
strbpl	r4	 [lr]	 #-1357	"; 0xfffffab3"										
subspl	r4	 r2	 #398458880	"; 0x17c00000"										
teqcc	r0	 pc	 asr #4											
cfldrsmi	mvf3	 [r8]	 #-208	"; 0xffffff30"										
cmppl	r0	 #0	16											
subpl	r5	 r1	 #398458880	"; 0x17c00000"										
subsmi	r3	 pc	 #84	"; 0x54"										
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
subcc	r7	 r5	 r0	 lsr r8										
eorscc	r3	 r0	 r0	 lsr r0										
stmdapl	r0	 {r4	 r5	 ip	 sp}									
ldrbmi	r4	 [pc	 #-3145]	"; da6b <SLCRlockKey+0x63f0>"										
subpl	r4	 r5	 r8	 asr r3										
mcrmi	9	2	 r4	 cr15	 cr4	 {2}								
svcpl	0x0044495f													
svcpl	0x00495753													
subscs	r4	 r4	 r9	 asr #28										
subspl	r0	 r8	 r2	 lsr r0										
strbmi	r5	 [r7	 #-3923]	"; 0xfffff0ad"										
ldrbpl	r3	 [pc	 -sp	 asr #32]										
svcpl	0x00454b41													
svcpl	0x00544e49													
strcc	r4	 [r0	 #-1097]!	"; 0xfffffbb7"										
subspl	r0	 r8	 r5	 lsr r0										
cmppl	pc	 #268435460	"; 0x10000004"											
subscc	r4	 pc	 r0	 asr r9	"; <UNPREDICTABLE>"									
ldmdbmi	r8	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 lr}^					
cmpmi	r2	 r4	 lsr pc											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
eorcc	r5	 r0	 r4	 asr #4										
ldmdbvs	pc	 {r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"						
ldrbvs	r7	 [pc]	 -lr	 ror #8										
ldrbtcc	r7	 [r4]	 -r1	 ror #6										
svcpl	0x00745f34													
stmdbvs	r6!	 {r2	 r5	 r6	 r8	 sl	 sp	 lr}^						
rsbcs	r6	 r4	 lr	 ror #10										
cmppl	pc	 #49	"; 0x31"											
eorscc	r3	 r1	 r0	 lsr #32										
cmpmi	r3	 #0	16											
movtmi	r4	 #38741	"; 0x9755"											
		"; <UNDEFINED> instruction: 0x5645525f"												
movtpl	r4	 #7519	"; 0x1d5f"											
ldmdavc	r0!	 {r0	 r1	 r3	 r6	 sp}								
		"; <UNDEFINED> instruction: 0x46463030"												
eorscc	r3	 r0	 r6	 asr #32										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
cmpmi	pc	 #205520896	"; 0xc400000"											
subspl	r4	 r4	 #1264	"; 0x4f0"										
cmpmi	pc	 #20224	"; 0x4f00"											
strbpl	r4	 [r9]	 #-607	"; 0xfffffda1"										
rsbscc	r3	 r8	 r0	 lsr #32										
eorscc	r3	 r0	 r0	 lsr r0										
eorseq	r3	 r4	 r0	 lsr r0										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
movtmi	r5	 #50015	"; 0xc35f"											
svcpl	0x00305f52													
stmdapl	r1	 {r0	 r1	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
stmdbmi	r8	 {r0	 r3	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
strbmi	r4	 [r1]	 #-2119	"; 0xfffff7b9"										
eorcc	r5	 r0	 r4	 asr #4										
eorscc	r4	 r8	 r8	 ror r6										
		"; <UNDEFINED> instruction: 0x46463030"												
subspl	r0	 r8	 #70	"; 0x46"										
cmpmi	pc	 #18087936	"; 0x1140000"											
eorscs	r3	 r5	 r2	 asr r1										
ldrcc	r7	 [r1	 #-611]!	"; 0xfffffd9d"										
cmpmi	r3	 #0	16											
movtmi	r4	 #38741	"; 0x9755"											
strbpl	r4	 [r3]	 #-351	"; 0xfffffea1"										
svcpl	0x00455649													
blmi	14decdc <__undef_stack+0x13ccd1c>													
rsbscc	r3	 r8	 r0	 lsr #32										
eorscc	r3	 r0	 r0	 lsr r0										
eorseq	r3	 r1	 r0	 lsr r0										
svcpl	0x00535058													
subspl	r4	 r2	 r0	 asr r1										
svcpl	0x0054524f													
lfmmi	f5	2	 [r4]	 {67}	"; 0x43"									
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
eorscc	r3	 r0	 r5	 asr #32										
eorscc	r3	 r0	 r5	 asr #32										
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
cmpmi	r3	 #55	30	"; 0xdc"										
strbpl	r5	 [r4]	 #-1877	"; 0xfffff8ab"										
ldrbmi	r3	 [pc]	 #-95	"; e7ec <SLCRUnlockKey+0x8df>"										
movtmi	r5	 #38469	"; 0x9645"											
strbmi	r5	 [r9]	 #-3909	"; 0xfffff0bb"										
stmdapl	r0	 {r5	 ip	 sp}										
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
movtpl	r4	 #59743	"; 0xe95f"											
strbmi	r5	 [r6	 #-3924]	"; 0xfffff0ac"										
subspl	r5	 r5	 #1090519040	"; 0x41000000"										
eorscs	r5	 r4	 r5	 asr #30										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
rsbcc	r2	 r3	 r0	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
strtcc	r2	 [r0]	 #-3122	"; 0xfffff3ce"										
subspl	r0	 r8	 #34	"; 0x22"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
svcmi	0x004d454d													
		"; <UNDEFINED> instruction: 0x465f5952"												
ldrbpl	r4	 [r4	 #-325]	"; 0xfffffebb"										
cmpcc	pc	 #343932928	"; 0x14800000"											
cmncc	r0	 r0	 lsr #4											
eorcc	r2	 r0	 r5	 lsr ip										
eorcc	r2	 r5	 ip	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
eorcs	r2	 r0	 r0	 lsr ip										
eorcs	r3	 ip	 r3	 ror #2										
stmdapl	r0	 {r0	 r1	 r2	 r4	 r5	 r9	 sp}						
svcpl	0x00474552													
eorscs	r5	 r3	 r3	 asr #32										
subspl	r0	 r8	 r3	 lsr r0										
subspl	r5	 pc	 r1	 asr #4										
ldmdbmi	pc	 {r0	 r1	 r4	 r6	 r8	 r9	 sl	 ip	 sp}^	"; <UNPREDICTABLE>"			
svcpl	0x0043544e													
ldrbpl	r4	 [r3]	 #-2372	"; 0xfffff6bc"										
cmppl	pc	 #95	"; 0x5f"											
ldmdbmi	r8	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 lr}^					
smlsldmi	r4	 r9	 pc	 r8	"; <UNPREDICTABLE>"									
strbmi	r4	 [r4]	 #-328	"; 0xfffffeb8"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
subcc	r3	 r6	 r6	 asr #16										
		"; <UNDEFINED> instruction: 0x46464631"												
cmpvs	r3	 #0	16											
cfstrdvs	mvd5	 [r9	 #-468]!	"; 0xfffffe2c"										
ldrbpl	r7	 [pc	 -r5	 ror #4]										
ldrbvs	r6	 [r4	 #-2418]!	"; 0xfffff68e"										
stmdacs	r7!	 {r1	 r4	 r6	 r8	 sl	 sp	 lr}^						
ldrbvs	r6	 [r3	 #-322]!	"; 0xfffffebe"										
rsbvc	r6	 r4	 #1090519040	"; 0x41000000"										
strbvs	r5	 [r5	 -ip	 lsr #4]!										
cmnvc	r6	 #82837504	"; 0x4f00000"											
strtmi	r7	 [ip]	 #-1125	"; 0xfffffb9b"										
stmdbcs	r1!	 {r0	 r5	 r6	 sl	 ip	 sp	 lr}^						
stclvs	8	 cr5	 [r9]	 #-128	"; 0xffffff80"									
ldrbtvc	r4	 [r5]	 #-3935	"; 0xfffff0a1"										
stmdacs	r8!	 {r0	 r1	 r4	 r5	 r9	 ip	 sp}						
ldrbvs	r6	 [r3	 #-322]!	"; 0xfffffebe"										
rsbvc	r6	 r4	 #1090519040	"; 0x41000000"										
eorcs	r2	 fp	 r9	 lsr #32										
strbvs	r5	 [r5	 -r8	 lsr #4]!										
cmnvc	r6	 #82837504	"; 0x4f00000"											
cfstrscs	mvf7	 [r9]	 #-404	"; 0xfffffe6c"										
cmpvs	r4	 r0	 lsr #16											
stmdbcs	r9!	 {r2	 r4	 r5	 r6	 r8	 sp	 lr}						
cmppl	r0	 #0	16											
stclmi	7	 cr4	 [r5	 #-380]	"; 0xfffffe84"									
mcrmi	15	2	 r5	 cr9	 cr0	 {1}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
eorseq	r3	 r4	 r0	 lsr #10										
svcpl	0x006c6958													
strbvs	r7	 [r3	 #-2117]!	"; 0xfffff7bb"										
svcvs	0x00697470													
cmnvs	lr	 lr	 ror #10											
stmdacs	r5!	 {r1	 r5	 r6	 sl	 fp	 sp	 lr}^						
ldmdbvs	r8	 {r0	 r3	 r5	 sp}^									
stmdavc	r5	 {r2	 r3	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
ldrbtvc	r6	 [r0]	 #-1379	"; 0xfffffa9d"										
strbmi	r6	 [lr	 #-3945]!	"; 0xfffff097"										
stfvse	f6	 [r2]	 #-440	"; 0xfffffe48"										
cmnvc	r1	 #6464	"; 0x1940"											
ldmdbmi	r8	 {r0	 r1	 r3	 r5	 r6	 fp	 sp}^						
stmdapl	r5	 {r2	 r3	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
ldrbpl	r4	 [r0]	 #-1347	"; 0xfffffabd"										
svcpl	0x004e4f49													
ldmdbcs	r1	 {r0	 r3	 r6	 r9	 ip	 lr}^							
cmpmi	r0	 r0	 lsl #16											
ldrbmi	r5	 [r8	 #-3922]	"; 0xfffff0ae"										
subpl	r4	 r3	 sp	 asr #2										
svcpl	0x00305f53													
strbpl	r4	 [r5]	 #-3653	"; 0xfffff1bb"										
movtmi	r5	 #50015	"; 0xc35f"											
eorscc	r5	 r1	 r2	 asr pc										
rsbvc	r4	 r2	 r0	 lsr sp										
stmdbmi	r4	 {r0	 r1	 r4	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^		
stmdacc	r0!	 {r1	 r2	 r4	 r6	 ip	 sp}							
rsbsvs	r6	 r3	 #0	18										
svcpl	0x00202928													
ldfvse	f6	 [r3	 #-380]!	"; 0xfffffe84"										
svcpl	0x00205f5f													
stclvs	6	 cr7	 [pc]	 #-380	"; e804 <SLCRUnlockKey+0x8f7>"									
cfstrdvs	mvd7	 [r9]	 #-388	"; 0xfffffe7c"										
subscs	r5	 pc	 r5	 ror #30										
cmnvc	r9	 #40	4	"; 0x80000002"										
bcc	817318 <__undef_stack+0x705358>													
bcc	81d214 <__undef_stack+0x70b254>													
strbvs	r2	 [sp	 #-544]!	"; 0xfffffde0"										
ldmdbvc	r2!	 {r0	 r2	 r3	 r5	 r6	 r8	 r9	 sl	 fp	 sp	 lr}^		
svcpl	0x00002922													
subpl	r5	 r8	 #1593835520	"; 0x5f000000"										
eoreq	r5	 r0	 pc	 asr #14										
svcpl	0x00474953													
cfstrdmi	mvd5	 [pc	 #-260]	"; e8ac <SLCRUnlockKey+0x99f>"										
ldclmi	3	 cr4	 [pc	 #-292]	"; e890 <SLCRUnlockKey+0x983>"									
stmdacs	r0!	 {r0	 r3	 r6	 r9	 sl	 fp	 lr}						
cmppl	pc	 #45	30	"; 0xb4"										
mcrmi	4	2	 r4	 cr9	 cr4	 {2}								
stmdapl	r5	 {r2	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
mcrmi	8	2	 r2	 cr9	 cr0	 {2}								
cmpmi	sp	 r4	 asr pc											
stccs	9,00E+00	 cr2	 [r0	 #-352]!	"; 0xfffffea0"									
eoreq	r3	 r9	 r0	 lsr #2										
subpl	r5	 r1	 #88	"; 0x58"										
stclmi	8	 cr5	 [r5	 #-380]	"; 0xfffffe84"									
cmppl	r0	 #67108865	"; 0x4000001"											
ldrbmi	r3	 [pc	 #-95]	"; e985 <SLCRUnlockKey+0xa78>"										
svcpl	0x0054454e													
subpl	r4	 r3	 #21248	"; 0x5300"										
ldfmis	f3	 [r0	 #-380]!	"; 0xfffffe84"										
svcpl	0x00737062													
cmpcc	r6	 r4	 asr #18											
eorseq	r3	 r0	 r0	 lsr #10										
subpl	r5	 r1	 #88	"; 0x58"										
strbpl	r5	 [r3	 #-863]	"; 0xfffffca1"										
svcpl	0x00434947													
strbmi	r5	 [r4	 #-3888]	"; 0xfffff0d0"										
strbmi	r4	 [r3	 #-2390]	"; 0xfffff6aa"										
subcs	r4	 r4	 pc	 asr r9										
cmpmi	r7	 #48	"; 0x30"											
svcpl	0x00524148													
subcs	r4	 lr	 sp	 asr #18										
cmpmi	r7	 #380	"; 0x17c"											
svcpl	0x00524148													
svcpl	0x004e494d													
ldmdbmi	r5	 {r0	 r1	 r2	 r3	 r4	 r6}^							
ldrbmi	r5	 [pc]	 -lr	 asr #8										
ldmdacc	r4	 {r0	 r6	 r8	 r9	 ip	 lr}^							
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
svcpl	0x005f2820													
stmdbmi	r4	 {r0	 r1	 r4	 r6	 sl	 ip	 lr}^						
ldrbmi	r5	 [pc	 #-1102]	"; e5fa <SLCRUnlockKey+0x6ed>"										
stmdbmi	r8!	 {r3	 r4	 r6	 ip	 lr}								
cfldrdmi	mvd5	 [pc	 #-312]	"; e918 <SLCRUnlockKey+0xa0b>"										
bcs	a64b58 <__undef_stack+0x952b98>													
teqcc	fp	 r2	 lsr r5											
svcpl	0x00002955													
ldrbtvc	r6	 [r4]	 #-351	"; 0xfffffea1"										
strbvc	r6	 [r2	 #-2418]!	"; 0xfffff68e"										
		"; <UNDEFINED> instruction: 0x665f6574"												
cmnvs	sp	 pc	 ror #4											
ldrbtvc	r5	 [r3]	 #-3956	"; 0xfffff08c"										
svcvs	0x006d6672													
ldmdacs	pc	 {r1	 r2	 r3	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"	
stmdbcs	r2!	 {r0	 r5	 r6	 sl	 fp	 sp}^							
subspl	r0	 r8	 r0	 lsr #32										
subspl	r5	 pc	 r1	 asr #4										
ldrbpl	r3	 [pc]	 #-1875	"; ea88 <SLCRUnlockKey+0xb7b>"										
subscc	r4	 pc	 r4	 asr r3	"; <UNPREDICTABLE>"									
cmpmi	r4	 #1593835520	"; 0x5f000000"											
blmi	131f810 <__undef_stack+0x120d850>													
ldrbmi	r4	 [r2	 #-1631]	"; 0xfffff9a1"										
bpl	12267e0 <__undef_stack+0x1114820>													
teqcc	r1	 r0	 lsr #2											
teqcc	r1	 r1	 lsr r1											
stmdapl	r0	 {r0	 r4	 r5	 r8	 sl	 ip	 sp}						
svcpl	0x00524150													
svcpl	0x00495053													
cmpmi	r2	 r0	 lsr pc											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
eorcc	r5	 r0	 r4	 asr #4										
ldrmi	r3	 [r1	 #-1144]!	"; 0xfffffb88"										
eorscc	r3	 r0	 r0	 lsr r0										
subspl	r0	 r8	 r0	 lsr r0										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
subpl	r5	 r3	 r4	 asr r4										
svcpl	0x00315f53													
movtmi	r4	 #64579	"; 0xfc43"											
bpl	1226808 <__undef_stack+0x1114848>													
cmpmi	r0	 r0	 lsr #16											
ldrbpl	r5	 [r8]	 #-3922	"; 0xfffff0ae"										
cmppl	r0	 #84	6	"; 0x50000001"										
ldrbpl	r3	 [pc]	 #-351	"; eaec <SLCRUnlockKey+0xbdf>"										
cmpmi	pc	 #84	6	"; 0x50000001"										
ldrbmi	r4	 [pc]	 -ip	 asr #22										
svcpl	0x00514552													
stmdapl	r0	 {r3	 r6	 r9	 fp	 ip	 lr}							
svcpl	0x00474552													
ldrtcc	r5	 [r1]	 #-579	"; 0xfffffdbd"										
cmncc	r2	 r0	 lsr #6											
ldmdbmi	r5	 {r2	 r4	 r5}^										
ldrbpl	r5	 [r0]	 #-1102	"; 0xfffffbb2"										
cmpmi	sp	 r2	 asr pc											
svcpl	0x005f2058													
strbpl	r4	 [lr]	 #-2389	"; 0xfffff6ab"										
svcpl	0x00525450													
svcpl	0x0058414d													
svcpl	0x005f005f													
ldrbvs	r6	 [r6	 #-360]!	"; 0xfffffe98"										
mcrvs	12	3	 r6	 cr15	 cr15	 {2}								
eorscs	r3	 r2	 r7	 ror #6										
subspl	r0	 r8	 #49	"; 0x31"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
svcpl	0x00585541													
ldrbpl	r4	 [r3]	 #-3657	"; 0xfffff1b7"										
strbpl	r4	 [r1	 #-1631]	"; 0xfffff9a1"										
cmppl	pc	 #76	8	"; 0x4c000000"										
ldrbpl	r4	 [r4	 #-340]	"; 0xfffffeac"										
eorvc	r2	 r2	 r3	 asr r0										
eorcs	r3	 ip	 r1	 lsr r5										
strcs	r2	 [r0	 #-3120]!	"; 0xfffff3d0"										
eorcs	r2	 r0	 r0	 lsr ip										
eorcs	r3	 ip	 r3	 ror #10										
ldccs	3,00E+00	 cr6	 [r1]	 #-128	"; 0xffffff80"									
eoreq	r3	 r2	 r0	 lsr #2										
rsbvc	r5	 sp	 #88	8	"; 0x58000000"									
svcpl	0x00727443													
cfldr64mi	mvdx6	 [r4]	 #-332	"; 0xfffffeb4"										
rsbpl	r6	 r4	 #-1073741797	"; 0xc000001b"										
eormi	r6	 r8	 #26476544	"; 0x1940000"										
cmnmi	r5	 r1	 ror #6											
ldrbvs	r6	 [r2	 #-1124]!	"; 0xfffffb9c"										
strtpl	r7	 [ip]	 #-883	"; 0xfffffc8d"										
strbvc	r7	 [r3]	 #-621	"; 0xfffffd93"										
ldclvs	14	 cr4	 [r5	 #-456]!	"; 0xfffffe38"									
cfldr64cs	mvdx6	 [r2]	 #-392	"; 0xfffffe78"										
stmdbvs	r7!	 {r1	 r4	 r6	 r8	 sl	 sp	 lr}^						
rsbvc	r7	 r5	 #1929379840	"; 0x73000000"										
strbvc	r6	 [ip	 #-342]!	"; 0xfffffeaa"										
stmdapl	r0!	 {r0	 r2	 r5	 r6	 r8	 fp	 sp}						
cmnmi	r2	 #84	26	"; 0x1500"										
		"; <UNDEFINED> instruction: 0x575f7274"												
ldrbvs	r6	 [r4	 #-2418]!	"; 0xfffff68e"										
stmdacs	r7!	 {r1	 r4	 r6	 r8	 sl	 sp	 lr}^						
cmnvc	r1	 #40	4	"; 0x80000002"										
strbtvs	r4	 [r4]	 #-357	"; 0xfffffe9b"										
cmnvc	r3	 #478150656	"; 0x1c800000"											
stmdacs	r0!	 {r0	 r3	 r5	 sl	 fp	 sp}							
cmnmi	r2	 #84	26	"; 0x1500"										
strbvc	r7	 [lr	 #-628]	"; 0xfffffd8c"										
rsbvc	r6	 r5	 #-805306362	"; 0xd0000006"										
stmdapl	r0!	 {r0	 r3	 r5	 sl	 fp	 sp}							
ldrbpl	r4	 [pc]	 #-852	"; ebe0 <SLCRUnlockKey+0xcd3>"										
svcmi	0x005f524c													
ldrbmi	r4	 [r3	 #-1606]	"; 0xfffff9ba"										
stmdacs	r0!	 {r2	 r4	 r6	 sl	 fp	 sp}							
stmdbvs	r7!	 {r1	 r4	 r6	 r8	 sl	 sp	 lr}^						
rsbvc	r7	 r5	 #1929379840	"; 0x73000000"										
strbvc	r6	 [ip	 #-342]!	"; 0xfffffeaa"										
eoreq	r2	 r9	 r5	 ror #18										
subpl	r5	 r1	 #88	"; 0x58"										
subspl	r5	 r3	 pc	 asr r8										
svcpl	0x00535049													
mcrmi	15	2	 r5	 cr9	 cr1	 {1}								
stmdapl	r0!	 {r2	 r4	 r6	 r9	 ip	 lr}							
cmppl	pc	 #80	6	"; 0x40000001"										
svcpl	0x00314950													
svcpl	0x00544e49													
stmdapl	r0	 {r0	 r3	 r6	 sl	 lr}								
		"; <UNDEFINED> instruction: 0x465f5350"												
cmpcc	r1	 r0	 asr r7											
mcrmi	15	2	 r5	 cr9	 cr1	 {1}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
eorseq	r3	 r7	 r0	 lsr #16										
svcpl	0x00545358													
ldrbpl	r4	 [r2]	 #-341	"; 0xfffffeab"										
subspl	r0	 r8	 #32											
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
svcpl	0x00425454													
strbpl	r4	 [lr]	 #-3907	"; 0xfffff0bd"										
subcs	r4	 ip	 r2	 asr pc										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
rsbcc	r2	 r3	 #32											
teqvs	r0	 #44	"; 0x2c"											
eorcc	r2	 r0	 #48	24	"; 0x3000"									
cmppl	r8	 #34	"; 0x22"											
stmdbmi	r7	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
subspl	r5	 r0	 r3	 asr #30										
subcc	r5	 r3	 r9	 asr #30										
cmpmi	sp	 r2	 lsr pc											
eorcc	r4	 r0	 r3	 asr fp										
eorscc	r3	 r0	 r8	 ror r0										
eorscc	r3	 r0	 r0	 lsr r0										
subspl	r0	 r8	 r4	 lsr r0										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
ldrbpl	r4	 [r5]	 #-851	"; 0xfffffcad"										
subpl	r4	 r5	 #4672	"; 0x1240"										
ldmdami	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 sp}^	"; <UNPREDICTABLE>"				
cmpmi	r8	 r9	 asr #14											
subscs	r4	 r2	 r4	 asr #8										
stmdacc	r6	 {r4	 r5	 fp	 ip	 sp	 lr}^							
ldrtcc	r3	 [r0]	 -r6	 asr #32										
stmdapl	r0	 {r0	 r4	 r5	 r9	 sl	 lr}							
ldrbmi	r6	 [pc	 #-3177]	"; e04f <SLCRUnlockKey+0x142>"										
rsbvc	r6	 r5	 r8	 ror r3										
mcrvs	9	3	 r6	 cr15	 cr4	 {3}								
cmnvs	r3	 r4	 asr #18											
stclmi	12	 cr6	 [r5	 #-392]!	"; 0xfffffe78"									
stmdacs	fp!	 {r0	 r5	 r6	 r8	 r9	 ip	 sp	 lr}^					
blvs	1ce7204 <__undef_stack+0x1bd5244>													
strbtvc	r2	 [sp]	 #-41	"; 0xffffffd7"										
rsbsvc	r7	 r3	 #99	"; 0x63"										
cmnvs	r6	 #40	26	"; 0xa00"										
ldmdacs	r2!	 {r4	 r5	 r6	 r8	 r9	 ip	 sp	 lr}^					
rsbscs	r2	 ip	 r9	 lsr #32										
cmnvc	r1	 #40	26	"; 0xa00"										
eorcs	r2	 r6	 fp	 rrx										
svcpl	0x004c4958													
strbmi	r5	 [r3	 #-2117]	"; 0xfffff7bb"										
svcmi	0x00495450													
mcrrmi	15	4	 r5	 r1	 cr14									
eoreq	r2	 r9	 ip	 asr #18										
strbmi	r5	 [r2	 #-3935]	"; 0xfffff0a1"										
svcpl	0x004e4947													
cfstr64mi	mvdx4	 [r3]	 {68}	"; 0x44"										
stmdapl	r0	 {r0	 r1	 r4	 r6	 sp}								
svcpl	0x00524150													
svcpl	0x00495053													
stmdbmi	r6	 {r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^					
ldrbmi	r4	 [pc	 #-3910]	"; ddda <SLCRlockKey+0x675f>"										
ldrbpl	r4	 [r3]	 #-2392	"; 0xfffff6a8"										
stmdapl	r0	 {r5	 r8	 ip	 sp}									
svcpl	0x00524150													
svcpl	0x00375350													
ldrbpl	r4	 [r2]	 #-341	"; 0xfffffeab"										
ldrbmi	r3	 [pc]	 #-351	"; ed38 <SLCRUnlockKey+0xe2b>"										
movtmi	r5	 #38469	"; 0x9645"											
strbmi	r5	 [r9]	 #-3909	"; 0xfffff0bb"										
strpl	r3	 [r0	 #-32]	"; 0xffffffe0"										
svcpl	0x00545241													
ldmdbmi	r6	 {r2	 r6	 r8	 sl	 lr}^								
ldmdbmi	pc	 {r0	 r1	 r6	 r8	 sl	 lr}^	"; <UNPREDICTABLE>"						
eorseq	r2	 r0	 r4	 asr #32										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r2	 pc	 asr r3											
rsbvc	r2	 r3	 #51	"; 0x33"										
stmdapl	r0	 {r0	 r4	 r5	 r8	 r9	 ip	 sp}						
ldmdbmi	pc	 {r0	 r1	 r4	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
svcpl	0x00464950													
ldmdbmi	r6	 {r2	 r6	 r8	 sl	 lr}^								
cmppl	pc	 #281018368	"; 0x10c00000"											
ldrbpl	r4	 [r4	 #-340]	"; 0xfffffeac"										
subpl	r5	 r5	 #332	"; 0x14c"										
subscs	r4	 r2	 r2	 asr pc										
ldcmi	3,00E+00	 cr3	 [r3]	 #-212	"; 0xffffff2c"									
cmpmi	r0	 r0	 lsl #16											
ldrbmi	r5	 [r8	 #-3922]	"; 0xfffff0ae"										
subpl	r4	 r3	 sp	 asr #2										
svcpl	0x00305f53													
strbpl	r4	 [r5]	 #-3653	"; 0xfffff1bb"										
movtmi	r5	 #50015	"; 0xc35f"											
eorscc	r5	 r1	 r2	 asr pc										
subvs	r3	 sp	 #48	"; 0x30"										
ldrbmi	r7	 [pc]	 #-880	"; eda8 <SLCRUnlockKey+0xe9b>"										
eorscs	r5	 r0	 r9	 asr #12										
subspl	r0	 r8	 #56	"; 0x38"										
ldclmi	7	 cr4	 [pc	 #-276]	"; eca0 <SLCRUnlockKey+0xd93>"									
subscc	r4	 r2	 r6	 asr r6										
svcpl	0x0050535f													
blmi	14df2f4 <__undef_stack+0x13cd334>													
ldmdavc	r0!	 {r5	 fp	 sp}										
ldccc	0	 cr2	 [ip]	 #-280	"; 0xfffffee8"									
ldrbmi	r5	 [r2	 #-2080]	"; 0xfffff7e0"										
strbpl	r5	 [sp]	 -r7	 asr #30										
svcpl	0x00305246													
subsmi	r5	 pc	 #83	"; 0x53"										
eoreq	r5	 r9	 r9	 asr #8										
cmpcc	r4	 #1168	"; 0x490"											
cmpmi	sp	 r2	 lsr pc											
teqcc	r2	 r8	 asr r0											
ldmdacc	r4!	 {r2	 r4	 r5	 r8	 r9	 sl	 ip	 sp}					
		"; <UNDEFINED> instruction: 0x37343633"												
subspl	r0	 r8	 ip	 asr #32										
subspl	r5	 pc	 r1	 asr #4										
		"; <UNDEFINED> instruction: 0x475f3753"												
cmpmi	r2	 ip	 asr #30											
cfstrdmi	mvd5	 [r9	 #-304]	"; 0xfffffed0"										
subscc	r5	 pc	 r5	 asr #4										
cmpmi	pc	 pc	 asr r3	"; <UNPREDICTABLE>"										
ldmdami	pc	 {r3	 r4	 r6	 r8	 fp	 lr}^	"; <UNPREDICTABLE>"						
cmpmi	r8	 r9	 asr #14											
subscs	r4	 r2	 r4	 asr #8										
stmdacc	r6	 {r4	 r5	 fp	 ip	 sp	 lr}^							
eorscc	r3	 r0	 #70	"; 0x46"										
stmdapl	r0	 {r1	 r2	 r6	 r9	 sl	 lr}							
svcpl	0x00524150													
cmpmi	r2	 #84	26	"; 0x1500"										
subscc	r5	 pc	 r4	 asr r2	"; <UNPREDICTABLE>"									
svcmi	0x004c435f													
ldrbmi	r4	 [pc]	 -r3	 asr #22										
svcpl	0x00514552													
stmdapl	r0!	 {r3	 r6	 r9	 fp	 ip	 lr}							
svcpl	0x00524150													
svcpl	0x00495841													
strbmi	r4	 [sp	 #-2388]	"; 0xfffff6ac"										
svcpl	0x00305f52													
movtmi	r4	 #64579	"; 0xfc43"											
subpl	r5	 r6	 #300	"; 0x12c"										
ldmdami	pc	 {r0	 r2	 r6	 r8	 ip	 lr}^	"; <UNPREDICTABLE>"						
subspl	r0	 r8	 sl	 asr r0										
ldrbmi	r4	 [r5]	 #-1363	"; 0xfffffaad"										
movtpl	r5	 #8015	"; 0x1f4f"											
movtmi	r5	 #32589	"; 0x7f4d"											
subcs	r5	 r8	 r3	 asr #30										
strbpl	r4	 [lr]	 #-2304	"; 0xfffff700"										
cmpmi	pc	 #905969664	"; 0x36000000"											
eorcs	r7	 r9	 r8	 lsr #16										
teqcs	r3	 #120	"; 0x78"											
stmdapl	r0	 {r2	 r3	 r6	 sl	 fp	 lr}							
cfstr64mi	mvdx5	 [ip]	 {78}	"; 0x4e"										
mrrcmi	14	2	 r4	 r5	 cr0									
subspl	r0	 r8	 ip	 asr #32										
ldrbmi	r5	 [pc]	 -r1	 asr #4										
ldmdbmi	r2	 {r0	 r6	 r9	 lr}^									
stmdapl	r1	 {r0	 r1	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
ldrbpl	r5	 [r1	 #-3913]	"; 0xfffff0b7"										
cmppl	pc	 #1090519040	"; 0x41000000"											
subscc	r4	 pc	 r0	 asr r9	"; <UNPREDICTABLE>"									
subscc	r4	 r0	 #1556480	"; 0x17c000"										
cmpmi	r4	 #1168	"; 0x490"											
subspl	r4	 r2	 pc	 asr r9										
mcrmi	15	2	 r5	 cr9	 cr4	 {2}								
		"; <UNDEFINED> instruction: 0x36205254"												
svcpl	0x005f0031													
cmnvc	r5	 #1872	"; 0x750"											
svcpl	0x00206465													
ldrbtvc	r6	 [r4]	 #-351	"; 0xfffffea1"										
strbvc	r6	 [r2	 #-2418]!	"; 0xfffff68e"										
svcpl	0x005f6574													
svcpl	0x005f2828													
cmnvc	r5	 #1872	"; 0x750"											
svcpl	0x005f6465													
stmdapl	r0	 {r0	 r3	 r5	 r8	 fp	 sp}							
ldrbmi	r5	 [pc	 #-1107]	"; ea95 <SLCRUnlockKey+0xb88>"										
svcpl	0x0043414d													
svcpl	0x0054554f													
subsmi	r4	 pc	 #82837504	"; 0x4f00000"										
strbmi	r4	 [r6	 #-1621]	"; 0xfffff9ab"										
teqcc	r0	 r2	 asr r3											
ldcmi	0	 cr3	 [r5]	 #-192	"; 0xffffff40"									
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
teqcc	r0	 r1	 lsr r5											
rsbvc	r0	 r3	 r5	 lsr r0										
stmdbvs	r5!	 {r0	 r1	 r4	 r5	 r6	 r8	 fp	 sp	 lr}^				
svcpl	0x00202928													
ldfvse	f6	 [r3	 #-380]!	"; 0xfffffe84"										
svcpl	0x00205f5f													
stclvs	6	 cr7	 [pc]	 #-380	"; eda8 <SLCRUnlockKey+0xe9b>"									
cfstrdvs	mvd7	 [r9]	 #-388	"; 0xfffffe7c"										
ldmdacs	pc	 {r0	 r2	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"		
cmnvc	r0	 #-2013265920	"; 0x88000000"											
stmdbvs	r9	 {r0	 r3	 r5	 r6	 r8	 sl	 sp	 lr}					
stmdbcs	r2!	 {r2	 r3	 r4	 r6	 r9	 sl	 fp	 sp	 lr}				
cmpmi	r0	 r0	 lsl #16											
cmppl	r8	 #328	"; 0x148"											
stmdbmi	r7	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
strbpl	r5	 [lr	 #-3907]	"; 0xfffff0bd"										
cdpmi	15	4	 cr5	 cr9	 cr13	 {2}								
mcrmi	4	2	 r5	 cr1	 cr3	 {2}								
subscs	r4	 r3	 r3	 asr #10										
cmppl	r8	 #49	"; 0x31"											
cmpmi	r5	 r4	 asr pc											
ldrbpl	r5	 [pc]	 #-1106	"; ef60 <SLCRUnlockKey+0x1053>"										
svcpl	0x00545345													
stfmie	f4	 [r9]	 {70}	"; 0x46"										
ldrcc	r3	 [r0	 #-288]!	"; 0xfffffee0"										
svcpl	0x00004c34													
cmnvc	r5	 #-268435451	"; 0xf0000005"											
cmnvs	r9	 #116	4	"; 0x40000007"										
stmdapl	r0	 {r2	 r4	 r5	 r6	 sp}								
ldmdbmi	pc	 {r0	 r1	 r4	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
svcpl	0x00464950													
ldrbmi	r5	 [pc	 #-73]	"; ef3f <SLCRUnlockKey+0x1032>"										
stfmie	f4	 [r2]	 {78}	"; 0x4e"										
subpl	r5	 r5	 #276	"; 0x114"										
subscs	r4	 r2	 r2	 asr pc										
ldcmi	3	 cr3	 [r8]	 #-212	"; 0xffffff2c"									
stclvs	8	 cr5	 [r9]	 #-0										
cmnvs	r8	 #398458880	"; 0x17c00000"											
ldmdbvs	r4!	 {r0	 r2	 r5	 r6	 ip	 sp	 lr}^						
stmdbvs	r4	 {r0	 r1	 r2	 r3	 r5	 r6	 r9	 sl	 fp	 sp	 lr}^		
stfvse	f6	 [r2]	 #-460	"; 0xfffffe34"										
eorcs	r2	 r9	 r5	 ror #16										
svcpl	0x006c6958													
strbvs	r7	 [r3	 #-2117]!	"; 0xfffff7bb"										
svcvs	0x00697470													
cmnvc	r9	 #1845493760	"; 0x6e000000"											
strbvs	r6	 [ip	 #-609]!	"; 0xfffffd9f"										
blvs	1ce74fc <__undef_stack+0x1bd553c>													
mcrrmi	8	2	 r5	 r9	 cr8									
cmpmi	r8	 #398458880	"; 0x17c00000"											
ldmdbmi	r4	 {r0	 r2	 r6	 ip	 lr}^								
ldmdbmi	pc	 {r0	 r1	 r2	 r3	 r6	 r9	 sl	 fp	 lr}^	"; <UNPREDICTABLE>"			
eoreq	r5	 r9	 r2	 asr r1										
cmpcc	r4	 r9	 asr #28											
stmdbmi	sp	 {r1	 r2	 r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^			
teqcc	sp	 #78	"; 0x4e"											
ldmdacc	r6!	 {r1	 r4	 r5	 r8	 r9	 sl	 ip	 sp}					
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
cmpmi	r3	 #55	30	"; 0xdc"										
movtmi	r4	 #38741	"; 0x9755"											
ldmdami	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 sp}^	"; <UNPREDICTABLE>"				
cmpmi	r8	 r9	 asr #14											
subscs	r4	 r2	 r4	 asr #8										
stmdacc	r6	 {r4	 r5	 fp	 ip	 sp	 lr}^							
teqcc	r0	 r6	 asr #32											
svcpl	0x00004646													
ldfmie	f4	 [pc]	 {86}	"; 0x56"										
svcpl	0x00545349													
subcs	r5	 r8	 r4	 asr pc										
cmpmi	r0	 r0	 lsl #16											
cmppl	r8	 #328	"; 0x148"											
svcpl	0x0052434c													
cmpmi	r2	 r0	 lsr pc											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
stmdapl	r0!	 {r2	 r6	 r9	 ip	 lr}								
cmppl	pc	 #80	6	"; 0x40000001"										
cmpmi	pc	 #1677721601	"; 0x64000001"											
svcpl	0x004c5254													
ldrbmi	r4	 [r3	 #-322]	"; 0xfffffebe"										
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
cmpmi	sp	 pc	 asr r4											
subspl	r4	 r2	 #398458880	"; 0x17c00000"										
stmdbcc	r0!	 {r0	 r1	 r2	 r3	 r6	 r9	 ip	 lr}					
cmppl	r8	 #76	"; 0x4c"											
subpl	r5	 r9	 r4	 asr pc										
ldrbmi	r4	 [pc]	 #-1609	"; f068 <SLCRUnlockKey+0x115b>"										
movtmi	r5	 #38469	"; 0x9645"											
ldrbmi	r5	 [r0	 #-3909]	"; 0xfffff0bb"										
cdpmi	4,00E+00	4	 cr4	 cr9	 cr14	 {2}								
subpl	r5	 r5	 #284	"; 0x11c"										
subscs	r4	 r2	 r2	 asr pc										
ldcmi	3	 cr3	 [r9]	 #-212	"; 0xffffff2c"									
cmpmi	r0	 r0	 lsl #16											
cmppl	r8	 r2	 asr pc											
subpl	r5	 r9	 r3	 asr r0										
svcpl	0x00305f53													
stmdami	r7	 {r3	 r6	 r8	 fp	 lr}^								
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbmi	r3	 [r8	 #-32]!	"; 0xffffffe0"										
ldrtmi	r3	 [r0]	 #-48	"; 0xffffffd0"										
subeq	r4	 r6	 r6	 asr #12										
stmdavc	r5!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
ldrbtvc	r6	 [r2]	 #-3952	"; 0xfffff090"										
svcpl	0x00206465													
ldrbtvc	r6	 [r4]	 #-351	"; 0xfffffea1"										
strbvc	r6	 [r2	 #-2418]!	"; 0xfffff68e"										
svcpl	0x005f6574													
svcpl	0x005f2828													
ldmdbvs	r3!	 {r1	 r2	 r4	 r5	 r6	 r8	 fp	 sp	 lr}^				
stmdbvs	ip!	 {r1	 r5	 r6	 r8	 fp	 sp	 lr}^						
svcpl	0x005f7974													
strbvs	r2	 [r4	 #-552]!	"; 0xfffffdd8"										
ldfvse	f6	 [r5]	 #-408	"; 0xfffffe68"										
stmdbcs	r9!	 {r2	 r4	 r5	 r6	 r9	 sp}							
ldrbpl	r0	 [r8]	 #-41	"; 0xffffffd7"										
movtpl	r5	 #16195	"; 0x3f43"											
mcrmi	15	2	 r5	 cr5	 cr2	 {2}								
strbmi	r4	 [ip	 #-577]	"; 0xfffffdbf"										
subpl	r5	 sp	 #1593835520	"; 0x5f000000"										
movtpl	r4	 #7519	"; 0x1d5f"											
ldmdavc	r0!	 {r0	 r1	 r3	 r6	 sp}								
eorscc	r3	 r0	 r0	 lsr r0										
eorscc	r3	 r8	 r0	 lsr r0										
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
movtmi	r4	 #39263	"; 0x995f"											
mcrmi	7	2	 r4	 cr5	 cr15	 {2}								
sfmmi	f5	2	 [r1]	 {69}	"; 0x45"									
mcrrmi	3	5	 r4	 r1	 cr15									
strbmi	r5	 [r1]	 #-3916	"; 0xfffff0b4"										
movtpl	r5	 #21060	"; 0x5244"											
eorscc	r2	 r1	 r3	 asr r0										
stmdapl	r0	 {r0	 r1	 r2	 r4	 r5	 fp	 ip	 sp}					
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
ldmdbmi	r2	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 ip	 lr}^		
ldrbpl	r4	 [pc]	 #-1364	"; f130 <SLCRUnlockKey+0x1223>"										
ldrbmi	r4	 [pc	 #-588]	"; eee8 <SLCRUnlockKey+0xfdb>"										
ldmdbpl	r2	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^						
cmncc	r0	 r0	 lsr #4											
strcc	r2	 [r0	 #-3125]!	"; 0xfffff3cb"										
eorcc	r2	 r5	 ip	 lsr #32										
cmncc	r3	 ip	 lsr #32											
eorcs	r2	 r0	 r5	 lsr ip										
eorcs	r3	 ip	 r3	 ror #8										
stmdapl	r0	 {r2	 r4	 r5	 r9	 sp}								
ldrbmi	r5	 [pc]	 #-1107	"; f158 <SLCRUnlockKey+0x124b>"										
movtmi	r5	 #38469	"; 0x9645"											
strbpl	r5	 [r2	 #-3909]	"; 0xfffff0bb"										
eorcc	r5	 r0	 #1359872	"; 0x14c000"										
stmdapl	r0	 {r0	 r4	 r5	 sl	 fp	 lr}							
svcpl	0x00524150													
subspl	r5	 r3	 r8	 asr r1										
svcpl	0x00535049													
strbmi	r5	 [r4	 #-3888]	"; 0xfffff0d0"										
strbmi	r4	 [r3	 #-2390]	"; 0xfffff6aa"										
subcs	r4	 r4	 pc	 asr r9										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
subspl	r5	 r3	 pc	 asr r1										
svcpl	0x00305f49													
ldmdbmi	r6	 {r2	 r6	 r8	 sl	 lr}^								
ldmdbmi	pc	 {r0	 r1	 r6	 r8	 sl	 lr}^	"; <UNPREDICTABLE>"						
subspl	r0	 r8	 #68	"; 0x44"										
cmpmi	pc	 #18087936	"; 0x1140000"											
teqvs	r0	 #1207959553	"; 0x48000001"											
stmdapl	r0	 {r1	 r4	 r5	 r6	 r8	 r9	 ip	 sp}					
svcpl	0x00474552													
eorscs	r5	 r8	 r3	 asr #4										
eorseq	r7	 r8	 r3	 ror #4										
strbpl	r4	 [lr]	 #-2389	"; 0xfffff6ab"										
cmpmi	r5	 pc	 asr ip											
eorscc	r5	 r3	 #1392508928	"; 0x53000000"										
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
ldmdbcc	r2!	 {r5	 sl	 ip	 sp}									
		"; <UNDEFINED> instruction: 0x37363934"												
ldrpl	r3	 [r5	 #-2354]!	"; 0xfffff6ce"										
svcpl	0x005f004c													
cmppl	pc	 #201326593	"; 0xc000001"											
svcmi	0x00505055													
svcpl	0x00535452													
mcrmi	15	2	 r5	 cr9	 cr15	 {2}								
strbmi	r4	 [lr	 #-2380]	"; 0xfffff6b4"										
teqcc	r0	 pc	 asr pc											
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
cmpmi	pc	 #205520896	"; 0xc400000"											
subspl	r4	 r4	 #1264	"; 0x4f0"										
cmpmi	pc	 pc	 asr #24											
strbpl	r4	 [r9]	 #-607	"; 0xfffffda1"										
rsbscc	r3	 r8	 r0	 lsr #32										
eorscc	r3	 r0	 r0	 lsr r0										
eorseq	r3	 r2	 r0	 lsr r0										
strbpl	r5	 [r9]	 #-2117	"; 0xfffff7bb"										
stmdbmi	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 sl	 lr}^				
ldrbmi	r5	 [r2	 #-1356]	"; 0xfffffab4"										
svcpl	0x00003120													
svcpl	0x0043435f													
subspl	r5	 r0	 r3	 asr r5										
cmppl	r4	 #-268435452	"; 0xf0000004"											
mrcmi	4	2	 r4	 cr9	 cr15	 {2}								
movtmi	r4	 #40257	"; 0x9d41"											
subspl	r4	 r2	 #-1073741801	"; 0xc0000017"										
ldmdbmi	pc	 {r0	 r6	 r8	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"						
subscs	r4	 r4	 lr	 asr #18										
subspl	r0	 r8	 r1	 lsr r0										
subspl	r5	 pc	 r1	 asr #4										
ldrbmi	r3	 [pc	 #-1875]	"; eaf9 <SLCRUnlockKey+0xbec>"										
subpl	r4	 r5	 #84	16	"; 0x540000"									
svcpl	0x0054454e													
strbmi	r5	 [r4	 #-3888]	"; 0xfffff0d0"										
strbmi	r4	 [r3	 #-2390]	"; 0xfffff6aa"										
subcs	r4	 r4	 pc	 asr r9										
cmppl	r8	 #48	"; 0x30"											
movtpl	r5	 #40788	"; 0x9f54"											
cmpmi	r4	 pc	 asr r3											
strbmi	r5	 [r5]	 #-1106	"; 0xfffffbae"										
lfmmi	f3	4	 [r3]	 #-128	"; 0xffffff80"									
cmppl	r0	 #0	16											
strbpl	r4	 [pc	 #-2399]	"; e91d <SLCRUnlockKey+0xa10>"										
cmppl	pc	 #2080374785	"; 0x7c000001"											
cmpmi	r4	 #1425408	"; 0x15c000"											
cmpmi	r2	 r8	 asr #30											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
eorcc	r5	 r0	 r4	 asr #4										
eorscc	r4	 r0	 r8	 ror r5										
eorscc	r3	 r0	 r0	 lsr r0										
mcrmi	0	2	 r0	 cr9	 cr0	 {1}								
strbmi	r5	 [ip	 #-3924]	"; 0xfffff0ac"										
ldrbcc	r5	 [r4]	 -r1	 asr #6										
cmpmi	sp	 r4	 lsr pc											
eorscc	r2	 r9	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x37333332"												
		"; <UNDEFINED> instruction: 0x36333032"												
		"; <UNDEFINED> instruction: 0x37343538"												
eorscc	r3	 r8	 r7	 lsr r5										
subeq	r4	 ip	 r7	 lsr ip										
subpl	r5	 r1	 #88	"; 0x58"										
stclmi	8,00E+00	 cr5	 [r5	 #-380]	"; 0xfffffe84"									
cmppl	r0	 #67108865	"; 0x4000001"											
ldmdami	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 sp}^	"; <UNPREDICTABLE>"				
cmpmi	r8	 r9	 asr #14											
subscs	r4	 r2	 r4	 asr #8										
subcc	r7	 r5	 r0	 lsr r8										
		"; <UNDEFINED> instruction: 0x46423030"												
stmdapl	r0	 {r1	 r2	 r6	 r9	 sl	 lr}							
ldmdbmi	pc	 {r0	 r1	 r4	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
svcpl	0x00464950													
ldmdbmi	r6	 {r2	 r6	 r8	 sl	 lr}^								
ldmdbmi	pc	 {r0	 r1	 r6	 r8	 sl	 lr}^	"; <UNPREDICTABLE>"						
subpl	r5	 r5	 #68	30	"; 0x110"									
subscs	r4	 r2	 r2	 asr pc										
cfldrsmi	mvf3	 [r0]	 #-212	"; 0xffffff2c"										
strbpl	r4	 [lr]	 #-2304	"; 0xfffff700"										
movtpl	r4	 #5727	"; 0x165f"											
ldclmi	8	 cr3	 [pc	 #-336]	"; f1bc <SLCRUnlockKey+0x12af>"									
svcpl	0x00205841													
ldrbmi	r5	 [r4]	 #-863	"; 0xfffffca1"										
svcpl	0x00544e49													
ldmdacs	r0	 {r0	 r2	 r6	 fp	 ip	 lr}^							
svcpl	0x00544e49													
ldmdbcs	r8	 {r0	 r2	 r3	 r6	 r8	 lr}^							
cmpvs	r3	 #0	16											
cfstrdvs	mvd5	 [r9	 #-468]!	"; 0xfffffe2c"										
cmppl	pc	 #1342177286	"; 0x50000006"											
svcvs	0x004c7465													
ldrbvs	r6	 [r2	 #-1121]	"; 0xfffffb9f"										
cmpvs	r2	 r7	 ror #16											
strbvs	r6	 [r1]	 #-1395	"; 0xfffffa8d"										
strtpl	r7	 [ip]	 -r4	 ror #4										
ldrbvs	r6	 [r5	 #-3169]!	"; 0xfffff39f"										
cmppl	r8	 #41	"; 0x29"											
ldmdbvs	r4	 {r0	 r1	 r5	 r6	 r8	 sl	 ip	 sp	 lr}^				
svcpl	0x0072656d													
strbtvc	r7	 [r9]	 #-599	"; 0xfffffda9"										
strbvs	r5	 [r5	 -r5	 ror #4]!										
cmnvc	r1	 #40	4	"; 0x80000002"										
strbtvs	r4	 [r4]	 #-357	"; 0xfffffe9b"										
stmdapl	r0!	 {r1	 r4	 r5	 r6	 sl	 fp	 sp}						
ldrbpl	r4	 [r5]	 #-851	"; 0xfffffcad"										
subpl	r4	 r5	 #4672	"; 0x1240"										
cmpmi	pc	 pc	 asr ip	"; <UNPREDICTABLE>"										
strbmi	r5	 [pc]	 -r4	 asr #30										
strbpl	r5	 [r5]	 #-838	"; 0xfffffcba"										
cmpvs	r6	 ip	 lsr #32											
stmdbcs	r5!	 {r2	 r3	 r5	 r6	 r8	 sl	 ip	 sp	 lr}^				
cmppl	r0	 #0	16											
		"; <UNDEFINED> instruction: 0x4750465f"												
ldmdbmi	pc	 {r0	 r6	 r8	 fp	 ip	 sp}^	"; <UNPREDICTABLE>"						
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
ldrcc	r2	 [r8	 #-68]!	"; 0xffffffbc"										
subsvc	r5	 pc	 #0	30										
strbvs	r6	 [r7	 #-3681]!	"; 0xfffff19f"										
strtvc	r6	 [r8]	 #-1647	"; 0xfffff991"										
stclcs	0	 cr7	 [r5]	 #-484	"; 0xfffffe1c"									
rsbvc	r7	 r1	 #1929379840	"; 0x73000000"										
mcrvs	12	3	 r2	 cr5	 cr4	 {3}								
stmdacs	r0!	 {r2	 r5	 r6	 r8	 fp	 sp}							
uqsaxvs	r5	 pc	 pc	"; <UNPREDICTABLE>"										
strbtvc	r7	 [r5]	 #-870	"; 0xfffffc9a"										
strtvc	r6	 [r8]	 #-1647	"; 0xfffff991"										
stclcs	0	 cr7	 [r5]	 #-484	"; 0xfffffe1c"									
strbtvs	r6	 [lr]	 #-1312	"; 0xfffffae0"										
eorcs	r2	 sp	 r9	 lsr #32										
uqsaxvs	r5	 pc	 pc	"; <UNPREDICTABLE>"										
strbtvc	r7	 [r5]	 #-870	"; 0xfffffc9a"										
strtvc	r6	 [r8]	 #-1647	"; 0xfffff991"										
stclcs	0	 cr7	 [r5]	 #-484	"; 0xfffffe1c"									
cmnvs	r4	 r0	 lsr #6											
stmdbcs	r9!	 {r1	 r4	 r5	 r6	 sl	 ip	 sp	 lr}					
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
mcrmi	15	2	 r5	 cr9	 cr7	 {1}								
ldrbmi	r4	 [pc]	 #-852	"; f3f4 <SLCRUnlockKey+0x14e7>"										
svcpl	0x00545349													
svcpl	0x00535f30													
svcpl	0x00495841													
ldrbmi	r4	 [r3	 #-322]	"; 0xfffffebe"										
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbtmi	r3	 [r8]	 -r0	 lsr #32										
teqcc	r0	 r8	 lsr r6											
eorseq	r3	 r0	 r0	 lsr r0										
svcpl	0x00545358													
svcpl	0x00495053													
		"; <UNDEFINED> instruction: 0x56414c53"												
svcmi	0x004d5f45													
ldrbmi	r4	 [pc]	 -r4	 asr #10										
strbpl	r5	 [ip]	 #-1345	"; 0xfffffabf"										
ldrcc	r3	 [r1	 #-288]!	"; 0xfffffee0"										
svcpl	0x005f0039													
stfvse	f6	 [ip]	 #-436	"; 0xfffffe4c"										
mrrcvs	3	6	 r6	 pc	 cr15	"; <UNPREDICTABLE>"								
rsbcs	r6	 r5	 r9	 ror #22										
strbtvc	r5	 [r1]	 #-3935	"; 0xfffff0a1"										
rsbvs	r7	 r9	 #116	4	"; 0x40000007"									
svcpl	0x00657475													
svcpl	0x0028285f													
stclvs	1,30E+01	 cr6	 [r1]	 #-380	"; 0xfffffe84"									
svcpl	0x00636f6c													
eoreq	r2	 r9	 pc	 asr r9										
ldmdacc	r4	 {r0	 r3	 r6	 r9	 sl	 fp	 lr}^						
mcrmi	13	2	 r4	 cr9	 cr15	 {2}								
eorscc	r2	 r1	 #32	26	"; 0x800"									
cmppl	r8	 #56	"; 0x38"											
stmdbmi	r7	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
cdpmi	15	4	 cr5	 cr9	 cr3	 {2}								
movtmi	r5	 #8020	"; 0x1f54"											
strbmi	r5	 [pc]	 -fp	 asr #30										
strbpl	r5	 [r5]	 #-838	"; 0xfffffcba"										
rsbscc	r3	 r8	 r0	 lsr #32										
eorscc	r3	 r0	 r0	 lsr r0										
subeq	r3	 r3	 r0	 lsr r0										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
mcrmi	15	2	 r5	 cr9	 cr5	 {1}								
ldrbmi	r5	 [pc	 #-596]	"; f248 <SLCRUnlockKey+0x133b>"										
stfmie	f4	 [r2]	 {78}	"; 0x4e"										
mcrrmi	15	4	 r5	 r3	 cr5									
eorvc	r2	 r2	 r2	 asr r0										
eorcs	r3	 ip	 r1	 lsr r5										
strcs	r2	 [r0	 #-3120]!	"; 0xfffff3d0"										
eorcs	r2	 r0	 r0	 lsr ip										
eorcs	r3	 ip	 r3	 ror #18										
ldfcss	f3	 [r4]	 #-396	"; 0xfffffe74"										
eoreq	r3	 r2	 r0	 lsr #4										
subpl	r5	 r1	 #88	"; 0x58"										
strbpl	r5	 [r3	 #-863]	"; 0xfffffca1"										
svcpl	0x00544457													
ldmdbmi	r6	 {r2	 r6	 r8	 sl	 lr}^								
ldmdbmi	pc	 {r0	 r1	 r6	 r8	 sl	 lr}^	"; <UNPREDICTABLE>"						
eorseq	r2	 r0	 r4	 asr #32										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
teqcc	r1	 #51	"; 0x33"											
ldrbmi	r5	 [r4]	 #-768	"; 0xfffffd00"										
subsmi	r4	 pc	 #1168	"; 0x490"										
cmpmi	r5	 r1	 asr #6											
ldrbmi	r4	 [r2	 #-1092]	"; 0xfffffbbc"										
eorcc	r5	 r0	 r3	 asr r3										
eorscc	r4	 r0	 r8	 ror r5										
eorscc	r3	 r0	 r0	 lsr r1										
cmppl	r8	 #48	"; 0x30"											
stmdbmi	r7	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
stmdami	r1	 {r0	 r1	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
cdpmi	15	4	 cr5	 cr5	 cr2	 {2}								
cmpmi	sp	 r4	 asr #30											
eorcc	r4	 r0	 r3	 asr fp										
eorscc	r3	 r0	 r8	 ror r0										
eorscc	r3	 r0	 r0	 lsr r0										
cmppl	r8	 #52	"; 0x34"											
stmdbmi	r7	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
cmpmi	sp	 r3	 asr #30											
mcrmi	1,50E+01	2	 r5	 cr9	 cr8	 {2}								
subspl	r5	 pc	 r4	 asr r2	"; <UNPREDICTABLE>"									
svcpl	0x004f4952													
subcs	r4	 ip	 r6	 asr r1										
eorseq	r3	 r8	 r2	 lsr r4										
svcpl	0x00435458													
svcpl	0x00525343													
svcpl	0x00545845													
ldrbpl	r4	 [r0]	 #-323	"; 0xfffffebd"										
svcpl	0x00455255													
blmi	14dfa8c <__undef_stack+0x13cdacc>													
rsbscc	r3	 r8	 r0	 lsr #32										
eorscc	r3	 r0	 r0	 lsr r0										
eorseq	r3	 r8	 r0	 lsr r0										
subpl	r5	 r1	 #88	"; 0x58"										
ldrbpl	r5	 [r4]	 #-2143	"; 0xfffff7a1"										
svcpl	0x00535043													
ldrbpl	r5	 [r4]	 #-3888	"; 0xfffff0d0"										
mcrrmi	15	4	 r5	 r3	 cr3									
subpl	r5	 r6	 #300	"; 0x12c"										
ldmdami	pc	 {r0	 r2	 r6	 r8	 ip	 lr}^	"; <UNPREDICTABLE>"						
teqcc	r1	 sl	 asr r0											
teqcc	r1	 r1	 lsr r1											
eorseq	r3	 r5	 r1	 lsr r1										
subpl	r5	 sp	 #88	8	"; 0x58000000"									
svcpl	0x00525443													
svcpl	0x00002048													
eorscc	r2	 r0	 #80	"; 0x50"										
cmppl	r8	 #48	"; 0x30"											
stmdbmi	r7	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
ldrbmi	r5	 [r3]	 -r3	 asr #30										
subspl	r5	 r4	 #292	"; 0x124"										
cmpmi	pc	 #19136512	"; 0x1240000"											
cfldr64mi	mvdx5	 [pc	 #-320]	"; f474 <SLCRUnlockKey+0x1567>"										
subcs	r5	 fp	 r1	 asr #6										
eorscc	r7	 r0	 r0	 lsr r8										
eorscc	r4	 r0	 r6	 asr #12										
stmdapl	r0	 {r4	 r5	 ip	 sp}									
svcpl	0x00524150													
svcpl	0x00375350													
svcpl	0x00504f49													
svcpl	0x00535542													
strbmi	r4	 [lr]	 -r3	 asr #30										
subscc	r4	 pc	 r9	 asr #14										
cmpmi	pc	 pc	 asr r3	"; <UNPREDICTABLE>"										
ldmdami	pc	 {r3	 r4	 r6	 r8	 fp	 lr}^	"; <UNPREDICTABLE>"						
cmpmi	r8	 r9	 asr #14											
subscs	r4	 r2	 r4	 asr #8										
subcc	r7	 r5	 r0	 lsr r8										
		"; <UNDEFINED> instruction: 0x46303032"												
stmdapl	r0	 {r1	 r2	 r6	 r9	 sl	 lr}							
svcpl	0x00524150													
svcmi	0x00495047													
ldrbmi	r3	 [pc]	 #-95	"; f604 <SLCRUnlockKey+0x16f7>"										
movtmi	r5	 #38469	"; 0x9645"											
strbmi	r5	 [r9]	 #-3909	"; 0xfffff0bb"										
cmpmi	r0	 r0	 lsr #16											
stmdapl	r1	 {r1	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
subpl	r5	 r7	 r9	 asr #30										
subscc	r4	 pc	 r9	 asr #30										
		"; <UNDEFINED> instruction: 0x5645445f"												
svcpl	0x00454349													
stmdapl	r0	 {r0	 r3	 r6	 sl	 lr}								
svcpl	0x00474552													
subspl	r5	 r3	 #67	"; 0x43"										
cmppl	r2	 pc	 asr r9											
cmpmi	lr	 pc	 asr r5											
subcs	r4	 r5	 r2	 asr #24										
eorscc	r7	 r8	 r0	 lsr r8										
ldclvs	8	 cr5	 [r4	 #-0]										
rsbsvc	r4	 r4	 #-939524095	"; 0xc8000001"										
cmnvs	lr	 pc	 asr r5											
stmdbmi	r5!	 {r1	 r5	 r6	 sl	 fp	 sp	 lr}^						
ldmdacs	r2!	 {r1	 r2	 r3	 r5	 r6	 sl	 ip	 sp	 lr}^				
ldrbvs	r6	 [r3	 #-322]!	"; 0xfffffebe"										
rsbvc	r6	 r4	 #1090519040	"; 0x41000000"										
ldclcs	3	 cr7	 [r3]	 #-404	"; 0xfffffe6c"									
cmnmi	r2	 #84	26	"; 0x1500"										
strbvc	r7	 [lr	 #-628]	"; 0xfffffd8c"										
rsbvc	r6	 r5	 #-805306362	"; 0xd0000006"										
ldrbpl	r2	 [r8]	 #-41	"; 0xffffffd7"										
strbvc	r7	 [r3]	 #-621	"; 0xfffffd93"										
subsvc	r5	 r7	 #456	"; 0x1c8"										
rsbpl	r7	 r5	 #1761607680	"; 0x69000000"										
stmdacs	r8!	 {r0	 r2	 r5	 r6	 r8	 r9	 sl	 sp	 lr}				
ldrbvs	r6	 [r3	 #-322]!	"; 0xfffffebe"										
rsbvc	r6	 r4	 #1090519040	"; 0x41000000"										
ldmdbcs	r3!	 {r0	 r2	 r5	 r6	 r8	 r9	 ip	 sp	 lr}^				
strtpl	r2	 [r8]	 #-44	"; 0xffffffd4"										
strbvc	r7	 [r3]	 #-621	"; 0xfffffd93"										
ldclvs	14	 cr4	 [r5	 #-456]!	"; 0xfffffe38"									
ldmdbcs	r2!	 {r1	 r5	 r6	 r8	 sl	 sp	 lr}^						
ldrbpl	r2	 [r8]	 #-44	"; 0xffffffd4"										
cmpmi	r4	 #268	"; 0x10c"											
svcmi	0x005f5253													
ldrbmi	r4	 [r3	 #-1606]	"; 0xfffff9ba"										
stmdacs	r0!	 {r2	 r4	 r6	 sl	 fp	 sp}							
rsbvc	r5	 sp	 #88	8	"; 0x58000000"									
svcpl	0x00727443													
strbtvs	r6	 [r1]	 #-1362	"; 0xfffffaae"										
stmdacs	r7!	 {r1	 r4	 r6	 r8	 sl	 sp	 lr}^						
cmnvc	r1	 #40	4	"; 0x80000002"										
strbtvs	r4	 [r4]	 #-357	"; 0xfffffe9b"										
cmnvc	r3	 #478150656	"; 0x1c800000"											
stmdacs	r0!	 {r0	 r3	 r5	 sl	 fp	 sp}							
cmnmi	r2	 #84	26	"; 0x1500"										
strbvc	r7	 [lr	 #-628]	"; 0xfffffd8c"										
rsbvc	r6	 r5	 #-805306362	"; 0xd0000006"										
stmdapl	r0!	 {r0	 r3	 r5	 sl	 fp	 sp}							
ldrbpl	r4	 [pc]	 #-852	"; f6e4 <SLCRUnlockKey+0x17d7>"										
svcpl	0x00525343													
movtpl	r4	 #26191	"; 0x664f"											
eorcs	r5	 r9	 r5	 asr #8										
ldrbpl	r2	 [r8]	 #-124	"; 0xffffff84"										
movtpl	r5	 #16195	"; 0x3f43"											
mcrmi	15	2	 r5	 cr5	 cr2	 {2}								
strbmi	r4	 [ip	 #-577]	"; 0xfffffdbf"										
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
movtpl	r4	 #7519	"; 0x1d5f"											
eoreq	r2	 r9	 fp	 asr #18										
svcmi	0x00435f5f													
ldmdbmi	r2	 {r4	 r6	 r8	 fp	 ip	 lr}^							
ldmdacs	r4	 {r0	 r1	 r2	 r6	 fp	 lr}^							
teqvc	r0	 #1884160	"; 0x1cc000"											
cmnvs	r5	 #116	4	"; 0x40000007"										
svcpl	0x005f2074													
blvs	18e7cc8 <__undef_stack+0x17d5d08>													
cmpmi	r0	 r0	 lsl #16											
subpl	r5	 r7	 r2	 asr pc										
subscc	r4	 pc	 r9	 asr #30										
svcpl	0x0053495f													
cfstr64mi	mvdx5	 [r1]	 {68}	"; 0x44"										
stmdapl	r0	 {r5	 ip	 sp}										
ldrbmi	r5	 [pc	 #-1107]	"; f2f1 <SLCRUnlockKey+0x13e4>"										
svcpl	0x0043414d													
svcpl	0x0049494d													
ldmdbpl	r3	 {r1	 r6	 r8	 sl	 ip	 lr}^							
eorscc	r3	 r0	 r0	 lsr #2										
stmdapl	r0	 {r2	 r4	 r5	 sl	 fp	 lr}							
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
svcmi	0x0052505f													
strbmi	r5	 [r6	 #-3907]	"; 0xfffff0bd"										
subspl	r5	 r5	 #1090519040	"; 0x41000000"										
eorscs	r5	 r1	 r5	 asr #30										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
rsbcc	r2	 r3	 r0	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
teqcc	r0	 r1	 lsr ip											
cmppl	r8	 #34	"; 0x22"											
ldrbmi	r5	 [r2	 #-3924]	"; 0xfffff0ac"										
ldrbmi	r5	 [pc	 #-1603]	"; f151 <SLCRUnlockKey+0x1244>"										
subpl	r5	 pc	 #536870917	"; 0x20000005"										
lfmmi	f3	4	 [r7]	 #-128	"; 0xffffff80"									
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
ldmdbmi	pc	 {r0	 r4	 r5	 r8	 sl	 ip	 sp}^	"; <UNPREDICTABLE>"					
mcrrmi	6	4	 r5	 r1	 cr14									
cfldr64mi	mvdx5	 [r4]	 {95}	"; 0x5f"										
cdpmi	15	5	 cr5	 cr5	 cr2	 {2}								
blmi	10e34e8 <__undef_stack+0xfd1528>													
eorcs	r4	 r0	 #1157627904	"; 0x45000000"										
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldccs	3	 cr6	 [r8]	 #-128	"; 0xffffff80"									
strbcc	r2	 [r3	 -r0	 lsr #32]!										
eorscs	r2	 r0	 #44	"; 0x2c"										
cmppl	r0	 #0	16											
cmpmi	r4	 #1593835520	"; 0x5f000000"											
svcpl	0x00315f31													
svcpl	0x00544e49													
strcc	r4	 [r0	 -r9	 asr #8]!										
subspl	r0	 r8	 #48	"; 0x30"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
ldrbpl	r4	 [r2]	 #-2390	"; 0xfffff6aa"										
stmdbmi	ip	 {r0	 r2	 r4	 r6	 r8	 lr}^							
ldmdbmi	r4	 {r1	 r3	 r4	 r6	 r8	 lr}^							
ldmdbmi	pc	 {r0	 r1	 r2	 r3	 r6	 r9	 sl	 fp	 lr}^	"; <UNPREDICTABLE>"			
subscs	r5	 r2	 lr	 asr #8										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
eorscc	r6	 r1	 #32	6	"; 0x80000000"									
teqvs	r0	 #44	"; 0x2c"											
teqcc	r0	 r1	 lsr ip											
cmppl	r8	 #34	"; 0x22"											
subpl	r5	 r9	 r4	 asr pc										
ldrbmi	r4	 [pc	 #-1609]	"; f1e3 <SLCRUnlockKey+0x12d6>"										
subpl	r5	 pc	 #536870917	"; 0x20000005"										
teqcc	r4	 r0	 lsr #10											
subspl	r0	 r8	 #76	"; 0x4c"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
cmpmi	r6	 r9	 asr #28											
movtmi	r5	 #40780	"; 0x9f4c"											
strbpl	r5	 [pc	 #-95]	"; f7ed <SLCRUnlockKey+0x18e0>"										
cmncc	r0	 r0	 lsr #4											
eorcc	r2	 r0	 r5	 lsr ip										
eorcc	r2	 r5	 ip	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
eorcs	r2	 r0	 r7	 lsr ip										
eorcs	r3	 ip	 r3	 ror #10										
stmdapl	r0	 {r4	 r5	 r9	 sp}									
ldrbtpl	r6	 [r5]	 #-851	"; 0xfffffcad"										
rsbvc	r6	 r5	 #6720	"; 0x1a40"										
cmnvc	r9	 #1593835520	"; 0x5f000000"											
strbvs	r6	 [ip	 #-609]!	"; 0xfffffd9f"										
svcvs	0x00747541													
svcvs	0x006c6552													
stmdbmi	r8!	 {r0	 r5	 r6	 sl	 sp	 lr}							
cmnvs	r4	 lr	 ror #6											
rsbpl	r6	 r5	 lr	 ror #6										
eorcs	r7	 r9	 r4	 ror r2										
strbvc	r5	 [r3	 #-856]!	"; 0xfffffca8"										
strbvs	r6	 [sp	 #-2388]!	"; 0xfffff6ac"										
subsvc	r5	 r7	 #456	"; 0x1c8"										
rsbpl	r7	 r5	 #1761607680	"; 0x69000000"										
stmdacs	r8!	 {r0	 r2	 r5	 r6	 r8	 r9	 sl	 sp	 lr}				
ldrbtvc	r6	 [r3]	 #-3657	"; 0xfffff1b7"										
strbvs	r6	 [r3	 #-3681]!	"; 0xfffff19f"										
ldmdbcs	r2!	 {r4	 r6	 sl	 ip	 sp	 lr}^							
svcvs	0x00433e2d													
strbvs	r6	 [r9	 -lr	 ror #12]!										
cmnvc	r1	 #-536870910	"; 0xe0000002"											
strbtvs	r4	 [r4]	 #-357	"; 0xfffffe9b"										
stmdapl	r0!	 {r1	 r4	 r5	 r6	 sl	 fp	 sp}						
ldrbpl	r4	 [r5]	 #-851	"; 0xfffffcad"										
subpl	r4	 r5	 #4672	"; 0x1240"										
mcrmi	3	2	 r4	 cr15	 cr15	 {2}								
sfmmi	f5	2	 [pc]	 {84}	"; 0x54"									
		"; <UNDEFINED> instruction: 0x46464f5f"												
cfldr64cs	mvdx4	 [r4]	 {83}	"; 0x53"										
cmppl	r8	 #32	16	"; 0x200000"										
ldmdbvs	r4	 {r0	 r1	 r5	 r6	 r8	 sl	 ip	 sp	 lr}^				
svcpl	0x0072656d													
strbtvs	r6	 [r1]	 #-1362	"; 0xfffffaae"										
stmdacs	r7!	 {r1	 r4	 r6	 r8	 sl	 sp	 lr}^						
cmnvc	lr	 #40	18	"; 0xa0000"										
cmnvs	lr	 #116	2											
rsbsvc	r5	 r4	 #101	"; 0x65"										
teqmi	lr	 #2624	"; 0xa40"											
stmdbvs	r6!	 {r0	 r1	 r2	 r3	 r5	 r6	 r9	 sl	 fp	 sp	 lr}^		
cmpvs	r2	 r7	 ror #28											
strbvs	r6	 [r1]	 #-1395	"; 0xfffffa8d"										
eorcs	r7	 ip	 r4	 ror #4										
strbpl	r5	 [r3	 #-856]	"; 0xfffffca8"										
strbmi	r4	 [sp	 #-2388]	"; 0xfffff6ac"										
svcmi	0x00435f52													
svcmi	0x0052544e													
strbmi	r5	 [pc]	 -ip	 asr #30										
strbpl	r5	 [r5]	 #-838	"; 0xfffffcba"										
eorcs	r2	 r6	 r9	 lsr #32										
cmppl	r8	 #8257536	"; 0x7e0000"											
ldmdbmi	r4	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
svcpl	0x0052454d													
strbpl	r4	 [lr]	 #-3907	"; 0xfffff0bd"										
svcpl	0x004c4f52													
svcmi	0x00545541													
sfmmi	f5	2	 [r5]	 {95}	"; 0x5f"									
svcpl	0x0044414f													
blmi	14dfe84 <__undef_stack+0x13cdec4>													
eoreq	r2	 r9	 r9	 lsr #18										
strbpl	r5	 [r3	 #-856]	"; 0xfffffca8"										
svcpl	0x00434947													
svcpl	0x00495050													
svcpl	0x00303143													
blmi	14dfe9c <__undef_stack+0x13cdedc>													
rsbscc	r3	 r8	 r0	 lsr #32										
eorscc	r3	 r0	 r0	 lsr r0										
eorseq	r3	 r0	 r4	 lsr r0										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
ldrbmi	r4	 [r0	 #-1631]	"; 0xfffff9a1"										
teqvs	r0	 #88	6	"; 0x60000001"										
subspl	r0	 r8	 r8	 lsr r0										
svcmi	0x00495f53													
strbpl	r5	 [r2	 #-3925]	"; 0xfffff0ab"										
		"; <UNDEFINED> instruction: 0x46435f53"												
cmpmi	r2	 r7	 asr #30											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
eorcc	r5	 r0	 r4	 asr #4										
eorscc	r4	 r0	 #120	10	"; 0x1e000000"									
eorscc	r3	 r0	 r0	 lsr r0										
subspl	r0	 r8	 r0	 lsr r0										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
subpl	r4	 r1	 r4	 asr #26										
svcpl	0x00305f53													
strbmi	r4	 [lr	 #-3908]	"; 0xfffff0bc"										
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
eorscs	r5	 r7	 r2	 asr pc										
svcpl	0x00535058													
strbcc	r4	 [r1	 -r4	 asr #26]										
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subeq	r4	 r4	 pc	 asr r9										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
cmpmi	r4	 r5	 lsr pc											
		"; <UNDEFINED> instruction: 0x465f4154"												
strbpl	r5	 [ip]	 #-1345	"; 0xfffffabf"										
cmpmi	r4	 pc	 asr r3											
subscs	r5	 r3	 r4	 asr r5										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
strbcc	r2	 [r3	 #-32]!	"; 0xffffffe0"										
teqvs	r0	 #44	"; 0x2c"											
eorcc	r2	 r0	 r0	 lsr ip										
subspl	r0	 r8	 r2	 lsr #32										
subspl	r5	 pc	 r1	 asr #4										
ldrbpl	r3	 [pc	 #-1875]	"; f2bd <SLCRUnlockKey+0x13b0>"										
cmpcc	pc	 r3	 asr r2	"; <UNPREDICTABLE>"										
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subspl	r2	 r8	 r2	 asr r0										
cmppl	r5	 #332	"; 0x14c"											
ldmdbmi	pc	 {r1	 r6	 r8	 ip	 sp}^	"; <UNPREDICTABLE>"							
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
subspl	r0	 r8	 r4	 asr #32										
cmpmi	pc	 r1	 asr #4											
cmppl	pc	 r8	 asr r9	"; <UNPREDICTABLE>"										
svcpl	0x00444155													
svcpl	0x00495053													
stmdbmi	r6	 {r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^					
ldrbmi	r4	 [pc]	 #-3910	"; fa44 <SLCRUnlockKey+0x1b37>"										
ldmdami	r4	 {r0	 r2	 r6	 ip	 lr}^								
eorseq	r3	 r6	 r0	 lsr #2										
strbpl	r5	 [r3	 #-856]	"; 0xfffffca8"										
svcpl	0x00434947													
ldmdami	pc	 {r3	 r6	 r8	 r9	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
cdpmi	0,00E+00	4	 cr0	 cr9	 cr0	 {1}								
ldclmi	8	 cr3	 [pc	 #-336]	"; f910 <SLCRUnlockKey+0x1a03>"									
teqcc	r0	 r1	 asr #16											
movwpl	r3	 #1842	"; 0x732"											
stmdami	r3	 {r0	 r3	 r4	 r6	 r9	 sl	 fp	 lr}^					
stmdbmi	lr	 {r1	 r4	 r6	 r8	 r9	 sl	 fp	 lr}^					
ldmdbmi	pc	 {r1	 r3	 r4	 r6	 r8	 sl	 lr}^	"; <UNPREDICTABLE>"					
stclvs	0	 cr2	 [r4	 #-316]!	"; 0xfffffec4"									
eoreq	r2	 r9	 r2	 ror #16										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
cmpmi	r6	 r5	 lsr pc											
svcpl	0x004f545f													
svcmi	0x005f4150													
subpl	r4	 r5	 #84	16	"; 0x540000"									
eorcs	r3	 r0	 #-1073741801	"; 0xc0000017"										
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldccs	3	 cr6	 [r7]	 #-128	"; 0xffffff80"									
stmdacc	r3!	 {r5	 sp}^											
eorscs	r2	 r5	 #44	"; 0x2c"										
cmpmi	r3	 #0	16											
movtmi	r4	 #38741	"; 0x9755"											
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 ip	 lr}^			
ldrbpl	r4	 [r0	 #-863]	"; 0xfffffca1"										
cmpmi	sp	 r3	 lsr pc											
eorcc	r4	 r0	 r3	 asr fp										
eorscc	r3	 r0	 r8	 ror r0										
eorscc	r3	 r0	 r0	 lsr r0										
cmppl	r8	 #56	"; 0x38"											
stmdbmi	r7	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
cdpmi	15	4	 cr5	 cr3	 cr3	 {2}								
ldrbmi	r5	 [pc	 #-596]	"; f88c <SLCRUnlockKey+0x197f>"										
svcpl	0x00535f4e													
blmi	14e001c <__undef_stack+0x13ce05c>													
rsbscc	r3	 r8	 r0	 lsr #32										
eorscc	r3	 r0	 r0	 lsr r0										
eorseq	r3	 r1	 r0	 lsr r0										
ldmdacs	r2!	 {r0	 r1	 r4	 r5	 r6	 sl	 ip	 sp	 lr}^				
cfldrdcs	mvd6	 [r2]	 #-388	"; 0xfffffe7c"										
stmdbcs	ip!	 {r1	 r2	 r4	 r5	 r6	 r8	 sp	 lr}^					
cmpvs	pc	 r0	 lsr #30											
svcpl	0x005f6d73													
ldrbvc	r5	 [pc]	 -r0	 lsr #30										
strbtvc	r6	 [r1]	 #-3183	"; 0xfffff391"										
svcpl	0x00656c69													
eorcs	r2	 r0	 #6225920	"; 0x5f0000"										
ldmdbeq	r2!	 {r0	 r1	 r4	 r5	 r6	 sl	 ip	 sp	 lr}^				
blpl	b1bbb4 <__undef_stack+0xa09bf4>													
ldfple	f3	 [sp]	 {37}	"; 0x25"										
bcc	8184e0 <__undef_stack+0x706520>													
eorcs	r3	 r0	 #32	20	"; 0x20000"									
stmdacs	r0!	 {r1	 r4	 r5	 r6	 r9	 sp}							
stmdbcs	ip!	 {r1	 r2	 r4	 r5	 r6	 r8	 sp	 lr}^					
eorvc	r2	 r2	 #44	"; 0x2c"										
teqvs	r8	 r2	 lsr #32											
eorcs	r7	 r9	 r4	 ror #4										
svcpl	0x005f0029													
movtmi	r4	 #61251	"; 0xef43"											
stmdavc	r8!	 {r0	 r6	 sl	 ip	 lr}								
eorcs	r7	 r9	 ip	 lsr #18										
svcmi	0x00435f5f													
strbpl	r4	 [r1]	 #-846	"; 0xfffffcb2"										
ldclcs	8	 cr2	 [r8]	 #-196	"; 0xffffff3c"									
stmdapl	r0	 {r0	 r3	 r4	 r5	 r6	 r8	 fp	 sp}					
		"; <UNDEFINED> instruction: 0x465f5453"												
svcpl	0x004f4649													
svcmi	0x00525245													
ldcmi	0	 cr2	 [r7]	 #-328	"; 0xfffffeb8"									
rsbsvc	r7	 r4	 #0	6										
stmdbvs	r7!	 {r0	 r3	 r5	 r6	 r9	 sl	 fp	 sp	 lr}^				
teqvc	r8	 #1671168	"; 0x198000"											
svcvs	0x00742029													
ldmdbvs	r2!	 {r0	 r1	 r4	 r5	 r6	 sl	 ip	 sp	 lr}^				
teqvc	r8	 #28835840	"; 0x1b80000"											
subspl	r0	 r8	 #41	"; 0x29"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
ldrbmi	r4	 [r7	 #-3920]	"; 0xfffff0b0"										
strbpl	r5	 [r3]	 #-3922	"; 0xfffff0ae"										
eorcs	r4	 r0	 #20992	"; 0x5200"										
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldfcss	f3	 [r5]	 #-396	"; 0xfffffe74"										
rsbcc	r2	 r3	 r0	 lsr #32										
eorscs	r2	 r0	 #44	"; 0x2c"										
cmpmi	r3	 #0	16											
cfstrdmi	mvd5	 [r9	 #-340]	"; 0xfffffeac"										
lfmmi	f5	2	 [pc]	 {69}	"; 0x45"									
svcpl	0x0044414f													
movtpl	r4	 #26191	"; 0x664f"											
eorcc	r5	 r0	 r5	 asr #8										
eorseq	r3	 r0	 r8	 ror r0										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
ldrbcc	r4	 [r0]	 #-863	"; 0xfffffca1"										
stmdapl	r0	 {r5	 sl	 ip	 sp}									
subspl	r5	 pc	 #1392508928	"; 0x53000000"										
movtpl	r4	 #38725	"; 0x9745"											
svcpl	0x00524554													
svcmi	0x00525245													
ldrtcc	r2	 [r1]	 #-82	"; 0xffffffae"										
subspl	r0	 r8	 #76	"; 0x4c"										
cmpmi	pc	 #18087936	"; 0x1140000"											
subscs	r5	 r2	 r0	 asr r3										
rsbsvc	r7	 r3	 #99	"; 0x63"										
cmpmi	r0	 r0	 lsl #16											
ldrbmi	r5	 [r8]	 #-3922	"; 0xfffff0ae"										
cmppl	r0	 #1073741843	"; 0x40000013"											
ldclmi	14	 cr4	 [r5	 #-380]	"; 0xfffffe84"									
movtpl	r4	 #59743	"; 0xe95f"											
movtmi	r4	 #57684	"; 0xe154"											
eorcc	r5	 r0	 #335544321	"; 0x14000001"										
ldrbvc	r5	 [pc]	 -r0	 lsl #30										
stmdbvs	ip!	 {r0	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
svcpl	0x005f7473													
subspl	r0	 r8	 #32											
cmpmi	pc	 #18087936	"; 0x1140000"											
eorscs	r3	 r1	 r0	 asr r1										
stmdapl	r0	 {r0	 r4	 r5	 r8	 ip	 sp}							
svcpl	0x00524150													
submi	r4	 pc	 #18176	"; 0x4700"										
ldrbpl	r4	 [pc]	 #-3137	"; fc48 <SLCRUnlockKey+0x1d3b>"										
ldmdbmi	pc	 {r0	 r2	 r3	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"					
subscs	r5	 r2	 lr	 asr #8										
svcpl	0x00535058													
submi	r4	 pc	 #18176	"; 0x4700"										
ldrbpl	r4	 [pc]	 #-3137	"; fc5c <SLCRUnlockKey+0x1d4f>"										
ldmdbmi	pc	 {r0	 r2	 r3	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"					
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
stclvs	0	 cr0	 [r3]	 #-272	"; 0xfffffef0"									
strbvc	r6	 [lr	 #-357]!	"; 0xfffffe9b"										
ldclvs	15	 cr5	 [r0]	 #-448	"; 0xfffffe40"									
svcvs	0x00667461													
stmdapl	r0	 {r1	 r4	 r5	 r6	 r8	 sl	 fp	 sp	 lr}				
svcpl	0x00524150													
subpl	r5	 r4	 r8	 asr r3										
strbpl	r5	 [lr	 #-3923]	"; 0xfffff0ad"										
cdpmi	15	4	 cr5	 cr9	 cr13	 {2}								
mcrmi	4	2	 r5	 cr1	 cr3	 {2}								
subscs	r4	 r3	 r3	 asr #10										
subspl	r0	 r8	 r1	 lsr r0										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
ldrbpl	r4	 [r2]	 #-341	"; 0xfffffeab"										
subscc	r5	 pc	 r0	 asr r3	"; <UNPREDICTABLE>"									
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subspl	r2	 r8	 r2	 asr r0										
cmpmi	r5	 r3	 asr pc											
svcpl	0x00305452													
svcpl	0x00544e49													
stmdapl	r0	 {r0	 r3	 r6	 sl	 lr}								
ldrbmi	r5	 [pc]	 #-1107	"; fcbc <SLCRUnlockKey+0x1daf>"										
subspl	r4	 pc	 #1073741843	"; 0x40000013"										
strbpl	r5	 [r5]	 #-837	"; 0xfffffcbb"										
smlsldmi	r5	 r5	 pc	 r2	"; <UNPREDICTABLE>"									
ldrbmi	r5	 [r4	 #-841]	"; 0xfffffcb7"										
subpl	r5	 r5	 #328	"; 0x148"										
subscs	r4	 r2	 r2	 asr pc										
ldfmis	f3	 [r2]	 #-212	"; 0xffffff2c"										
cmppl	r0	 #0	16											
subpl	r5	 r1	 #398458880	"; 0x17c00000"										
ldmdbmi	pc	 {r2	 r4	 r6	 ip	 sp}^	"; <UNPREDICTABLE>"							
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
ldmdbcc	r5!	 {r2	 r6	 sp}										
cmpmi	r0	 r0	 lsl #16											
cmpmi	r3	 #328	"; 0x148"											
movtmi	r4	 #38741	"; 0x9755"											
movtpl	r4	 #37983	"; 0x945f"											
cmpmi	r2	 r4	 asr pc											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
stmdacs	r0!	 {r2	 r6	 r9	 ip	 lr}								
svcpl	0x00535058													
svcpl	0x00554353													
ldmdbmi	r2	 {r4	 r6	 r8	 sl	 lr}^								
subsmi	r4	 pc	 #80	16	"; 0x500000"									
subcs	r5	 r5	 r1	 asr #6										
ldmdavc	r0!	 {r0	 r1	 r3	 r5	 sp}								
eorscc	r3	 r0	 r1	 lsr r0										
cmppl	r8	 #41	"; 0x29"											
cmppl	r5	 #84	30	"; 0x150"										
strbpl	r5	 [r2	 #-3906]	"; 0xfffff0be"										
mcrrmi	15	4	 r5	 r1	 cr6									
svcpl	0x004e4749													
svcmi	0x00525245													
ldrtcc	r2	 [r1]	 #-82	"; 0xffffffae"										
stmdapl	r0	 {r0	 r4	 r5	 r8	 ip	 sp}							
svcpl	0x00524150													
svcpl	0x00375350													
ldrbpl	r4	 [r5]	 #-851	"; 0xfffffcad"										
subpl	r4	 r5	 #4672	"; 0x1240"										
ldmdbmi	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 sp}^	"; <UNPREDICTABLE>"				
subscs	r5	 r2	 lr	 asr #8										
svcpl	0x00535058													
svcpl	0x00554353													
svcpl	0x00524d54													
svcpl	0x00544e49													
stmdapl	r0	 {r0	 r3	 r6	 sl	 lr}								
svcpl	0x00474552													
eorscs	r5	 r5	 r3	 asr #4										
eorseq	r7	 r5	 r3	 ror #4										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
strbpl	r5	 [r3	 #-863]	"; 0xfffffca1"										
svcpl	0x00544457													
stmdbmi	r8	 {r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^					
strbmi	r4	 [r1]	 #-2119	"; 0xfffff7b9"										
eorcc	r5	 r0	 r4	 asr #4										
		"; <UNDEFINED> instruction: 0x46384678"												
		"; <UNDEFINED> instruction: 0x46363030"												
subspl	r0	 r8	 r6	 asr #32										
subspl	r5	 pc	 r1	 asr #4										
cmpmi	pc	 r3	 asr r7	"; <UNPREDICTABLE>"										
subscc	r4	 pc	 r6	 asr #18										
cmpmi	pc	 pc	 asr r3	"; <UNPREDICTABLE>"										
subsmi	r4	 pc	 #88	18	"; 0x160000"									
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
stmdacc	r6	 {r4	 r5	 fp	 ip	 sp	 lr}^							
eorscc	r3	 r8	 r0	 lsr r0										
stmdapl	r0	 {r4	 r5	 ip	 sp}									
svcmi	0x005f6c69													
eorscc	r7	 r3	 #1962934272	"; 0x75000000"										
teqmi	r8	 ip	 asr #10											
cfldrdcs	mvd6	 [r2]	 #-400	"; 0xfffffe70"										
strbvc	r6	 [ip	 #-342]!	"; 0xfffffeaa"										
stmdapl	r0!	 {r0	 r2	 r5	 r6	 r8	 fp	 sp}						
svcmi	0x005f6c69													
eorscc	r7	 r3	 #1962934272	"; 0x75000000"										
strbtvs	r4	 [r4]	 #-296	"; 0xfffffed8"										
		"; <UNDEFINED> instruction: 0x56202c72"												
ldrbvs	r6	 [r5	 #-3169]!	"; 0xfffff39f"										
subspl	r0	 r8	 r9	 lsr #32										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
ldrbpl	r4	 [r5]	 #-851	"; 0xfffffcad"										
subpl	r4	 r5	 #4672	"; 0x1240"										
subsmi	r3	 pc	 #95	"; 0x5f"										
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
stmdacc	r6	 {r4	 r5	 fp	 ip	 sp	 lr}^							
ldrtcc	r3	 [r0]	 -r6	 asr #32										
stmdapl	r0	 {r4	 r5	 ip	 sp}									
svcpl	0x00524150													
svcmi	0x00495047													
subsmi	r3	 pc	 #95	"; 0x5f"										
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
teqcc	r4	 r0	 lsr r8											
eorscc	r3	 r0	 r2	 lsr r0										
stmdapl	r0	 {r4	 r5	 ip	 sp}									
ldrbmi	r5	 [pc	 #-848]	"; faf4 <SLCRUnlockKey+0x1be7>"										
ldmdbmi	pc	 {r0	 r1	 r6	 r8	 r9	 lr}^	"; <UNPREDICTABLE>"						
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
ldrtcc	r2	 [r3]	 -r4	 asr #32										
ldrbmi	r5	 [pc	 -r0	 lsl #30]										
cfstr64mi	mvdx5	 [r3]	 {78}	"; 0x4e"										
svcpl	0x00454b49													
ldmdami	r4	 {r0	 r2	 r3	 r6	 r8	 lr}^							
ldmdbmi	r5	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 lr}^					
cdpmi	4	4	 cr5	 cr9	 cr12	 {2}								
mcrmi	3	2	 r4	 cr15	 cr15	 {2}								
mcrmi	4,00E+00	2	 r5	 cr1	 cr3	 {2}								
eoreq	r5	 r0	 r4	 asr r3										
cmpcc	r4	 #1168	"; 0x490"											
stmdacs	r3	 {r1	 r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^				
stmdavc	r0!	 {r3	 r4	 r5	 r6	 r8	 fp	 sp}						
stcmi	3	 cr2	 [r3]	 #-128	"; 0xffffff80"									
cmppl	r0	 #0	16											
subpl	r5	 r1	 #95	"; 0x5f"										
ldrbpl	r4	 [r2]	 #-3920	"; 0xfffff0b0"										
cmpmi	r2	 r1	 lsr pc											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
eorcc	r5	 r0	 r4	 asr #4										
eorscc	r4	 r4	 r8	 ror r5										
eorscc	r3	 r0	 r0	 lsr r0										
subspl	r0	 r8	 r0	 lsr r0										
strbmi	r5	 [r7	 #-3923]	"; 0xfffff0ad"										
subsmi	r3	 pc	 #77	"; 0x4d"										
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
subcc	r7	 r5	 r0	 lsr r8										
subcc	r3	 r2	 r0	 lsr r0										
stmdapl	r0	 {r4	 r5	 ip	 sp}									
svcpl	0x00524150													
cmpmi	sp	 r8	 asr r5											
svcpl	0x00535043													
cmpmi	r2	 r0	 lsr pc											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
eorcc	r5	 r0	 r4	 asr #4										
eorscc	r4	 r0	 r8	 ror r5										
eorscc	r4	 r0	 r0	 lsr r2										
subspl	r0	 r8	 r0	 lsr r0										
subspl	r5	 pc	 r1	 asr #4										
		"; <UNDEFINED> instruction: 0x475f3753"												
svcpl	0x004f4950													
stmdbmi	r8	 {r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^					
strbmi	r4	 [r1]	 #-2119	"; 0xfffff7b9"										
eorcc	r5	 r0	 r4	 asr #4										
eorscc	r4	 r0	 r8	 ror r5										
		"; <UNDEFINED> instruction: 0x46464130"												
subspl	r0	 r8	 r6	 asr #32										
cmpmi	pc	 r1	 asr #4											
cmppl	pc	 r8	 asr r9	"; <UNPREDICTABLE>"										
svcpl	0x00444155													
svcpl	0x00495053													
stmdapl	r1	 {r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^					
subsmi	r3	 pc	 #1224736768	"; 0x49000000"										
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
ldrbpl	r0	 [r8]	 #-48	"; 0xffffffd0"										
strbvc	r7	 [r3]	 #-621	"; 0xfffffd93"										
strbvs	r5	 [r7	 #-3954]	"; 0xfffff08e"										
smcvs	62660	"; 0xf4c4"												
strbvs	r5	 [r5	 -r4	 ror #4]!										
cmnvc	r1	 #40	4	"; 0x80000002"										
strbtvs	r4	 [r4]	 #-357	"; 0xfffffe9b"										
cmnvc	r3	 #478150656	"; 0x1c800000"											
rsbvc	r5	 sp	 #44	8	"; 0x2c000000"									
cdpmi	4	7	 cr7	 cr2	 cr3	 {2}								
strbvs	r6	 [r2	 #-3445]!	"; 0xfffff28b"										
stmdapl	r0!	 {r1	 r4	 r5	 r6	 r8	 fp	 sp}						
cmnmi	r2	 #84	26	"; 0x1500"										
subspl	r7	 pc	 #116	4	"; 0x40000007"									
rsbpl	r6	 r4	 #1073741849	"; 0x40000019"										
stmdacs	r8!	 {r0	 r2	 r5	 r6	 r8	 r9	 sl	 sp	 lr}				
ldrbvs	r6	 [r3	 #-322]!	"; 0xfffffebe"										
rsbvc	r6	 r4	 #1090519040	"; 0x41000000"										
ldmdbcs	r3!	 {r0	 r2	 r5	 r6	 r8	 r9	 ip	 sp	 lr}^				
strtpl	r2	 [r8]	 #-44	"; 0xffffffd4"										
strbvc	r7	 [r3]	 #-621	"; 0xfffffd93"										
ldclvs	14	 cr4	 [r5	 #-456]!	"; 0xfffffe38"									
ldmdbcs	r2!	 {r1	 r5	 r6	 r8	 sl	 sp	 lr}^						
ldrbpl	r2	 [r8]	 #-44	"; 0xffffffd4"										
mrrcmi	15	4	 r5	 r4	 cr3									
		"; <UNDEFINED> instruction: 0x464f5f52"												
strbpl	r5	 [r5]	 #-838	"; 0xfffffcba"										
ldmdbmi	r5	 {r0	 r3	 r5}^										
ldrtcc	r5	 [r1]	 -lr	 asr #8										
stmdavc	r8!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 lr}				
rsbseq	r2	 r8	 r9	 lsr #32										
strbpl	r5	 [r3	 #-856]	"; 0xfffffca8"										
svcpl	0x00434947													
svcpl	0x00544e49													
ldclmi	3	 cr5	 [pc	 #-312]	"; fe80 <SLCRUnlockKey+0x1f73>"									
subcs	r5	 fp	 r1	 asr #6										
eorscc	r7	 r0	 r0	 lsr r8										
eorscc	r3	 r0	 r0	 lsr r0										
stmdapl	r0	 {r4	 r5	 r8	 ip	 sp}								
cmnmi	r2	 #84	26	"; 0x1500"										
lfmmi	f7	2	 [pc]	 {116}	"; 0x74"									
strbtpl	r6	 [r4]	 #-367	"; 0xfffffe91"										
rsbvc	r6	 r5	 #6720	"; 0x1a40"										
cdpvs	15	7	 cr6	 cr5	 cr3	 {2}								
rsbspl	r6	 r2	 #116	10	"; 0x1d000000"									
eormi	r6	 r8	 #26476544	"; 0x1940000"										
cmnmi	r5	 r1	 ror #6											
ldrbvs	r6	 [r2	 #-1124]!	"; 0xfffffb9c"										
strtpl	r7	 [ip]	 #-883	"; 0xfffffc8d"										
strbvc	r7	 [r3]	 #-621	"; 0xfffffd93"										
ldclvs	14	 cr4	 [r5	 #-456]!	"; 0xfffffe38"									
ldmdbcs	r2!	 {r1	 r5	 r6	 r8	 sl	 sp	 lr}^						
ldclvs	8	 cr5	 [r4	 #-128]	"; 0xffffff80"									
rsbsvc	r4	 r4	 #-939524095	"; 0xc8000001"										
ldmdbvs	r2!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 ip	 lr}^		
ldrbvs	r6	 [r2	 #-1396]	"; 0xfffffa8c"										
eormi	r2	 r8	 #6750208	"; 0x670000"										
cmnmi	r5	 r1	 ror #6											
ldrbvs	r6	 [r2	 #-1124]!	"; 0xfffffb9c"										
stccs	3	 cr7	 [r9]	 #-460	"; 0xfffffe34"									
ldclvs	8	 cr2	 [r4	 #-128]	"; 0xffffff80"									
rsbsvc	r4	 r4	 #-939524095	"; 0xc8000001"										
rsbvs	r7	 sp	 #327155712	"; 0x13800000"										
sfmcs	f7	4	 [r9]	 #-404	"; 0xfffffe6c"									
cmpmi	r4	 #32	16	"; 0x200000"										
movtpl	r5	 #13407	"; 0x345f"											
		"; <UNDEFINED> instruction: 0x464f5f52"												
strbpl	r5	 [r5]	 #-838	"; 0xfffffcba"										
stmdapl	r8!	 {r2	 r3	 r5	 sp}									
cmnmi	r2	 #84	26	"; 0x1500"										
subspl	r7	 pc	 #116	4	"; 0x40000007"									
rsbpl	r6	 r4	 #1073741849	"; 0x40000019"										
stmdacs	r8!	 {r0	 r2	 r5	 r6	 r8	 r9	 sl	 sp	 lr}				
ldrbvs	r6	 [r3	 #-322]!	"; 0xfffffebe"										
rsbvc	r6	 r4	 #1090519040	"; 0x41000000"										
ldmdbcs	r3!	 {r0	 r2	 r5	 r6	 r8	 r9	 ip	 sp	 lr}^				
strtpl	r2	 [r8]	 #-44	"; 0xffffffd4"										
strbvc	r7	 [r3]	 #-621	"; 0xfffffd93"										
ldclvs	14	 cr4	 [r5	 #-456]!	"; 0xfffffe38"									
ldmdbcs	r2!	 {r1	 r5	 r6	 r8	 sl	 sp	 lr}^						
ldrbpl	r2	 [r8]	 #-44	"; 0xffffffd4"										
cmpmi	r4	 #268	"; 0x10c"											
svcmi	0x005f5253													
ldrbmi	r4	 [r3	 #-1606]	"; 0xfffff9ba"										
stcvc	9	 cr2	 [r0]	 #-336	"; 0xfffffeb0"									
cmpmi	r4	 #32	16	"; 0x200000"										
subspl	r4	 r3	 #2080374785	"; 0x7c000001"										
cmpmi	pc	 pc	 asr ip	"; <UNPREDICTABLE>"										
cmpmi	sp	 r4	 asr #30											
stmdbcs	r9!	 {r0	 r1	 r4	 r6	 r8	 r9	 fp	 lr}					
subspl	r5	 pc	 r0	 lsl #30										
ldrbmi	r4	 [r4]	 -ip	 asr #2										
svcpl	0x004d524f													
strbmi	r4	 [lr]	 -r3	 asr #30										
ldmdami	pc	 {r0	 r3	 r6	 r8	 r9	 sl	 lr}^	"; <UNPREDICTABLE>"					
stmdapl	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 sp}						
svcpl	0x00524150													
cmpmi	r4	 #88	8	"; 0x58000000"										
subscc	r5	 pc	 #80	6	"; 0x40000001"									
		"; <UNDEFINED> instruction: 0x5645445f"												
svcpl	0x00454349													
stmdapl	r0!	 {r0	 r3	 r6	 sl	 lr}								
svcpl	0x00524150													
svcpl	0x00375350													
svcpl	0x00435454													
strbmi	r5	 [r4	 #-3890]	"; 0xfffff0ce"										
strbmi	r4	 [r3	 #-2390]	"; 0xfffff6aa"										
subeq	r4	 r4	 pc	 asr r9										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
subspl	r4	 r0	 #24903680	"; 0x17c0000"										
eorvc	r3	 r0	 #-1006632960	"; 0xc4000000"										
stmdapl	r0	 {r0	 r4	 r5	 r8	 r9	 ip	 sp}						
		"; <UNDEFINED> instruction: 0x47554353"												
subspl	r4	 pc	 r9	 asr #6										
cfstr64mi	mvdx4	 [ip]	 {67}	"; 0x43"										
svcmi	0x005f4449													
ldrbmi	r4	 [r3	 #-1606]	"; 0xfffff9ba"										
ldmdavc	r0!	 {r2	 r4	 r6	 sp}									
eorscc	r3	 r0	 r0	 lsr r0										
subcc	r4	 r6	 r0	 lsr r6										
cmppl	r0	 #0	16											
stmdbmi	r4	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 ip	 lr}^			
subsmi	r3	 pc	 #79	"; 0x4f"										
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
subcc	r7	 r5	 r0	 lsr r8										
eorscc	r3	 r0	 r1	 lsr r0										
stmdapl	r0	 {r4	 r5	 ip	 sp}									
		"; <UNDEFINED> instruction: 0x465f5453"												
strbpl	r4	 [ip	 #-2369]	"; 0xfffff6bf"										
teqcc	r0	 r2	 asr r5											
rsbvc	r0	 r3	 ip	 asr #32										
		"; <UNDEFINED> instruction: 0x66646973"												
svcpl	0x00202928													
ldfvse	f6	 [r3	 #-380]!	"; 0xfffffe84"										
svcpl	0x00205f5f													
stclvs	6	 cr7	 [pc]	 #-380	"; ffd4 <SLCRUnlockKey+0x20c7>"									
cfstrdvs	mvd7	 [r9]	 #-388	"; 0xfffffe7c"										
ldmdacs	pc	 {r0	 r2	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"		
cmnvc	r0	 #-2013265920	"; 0x88000000"											
strvs	r6	 [r9]	 -r9	 ror #8										
stmdbcs	r2!	 {r2	 r3	 r4	 r6	 r9	 sl	 fp	 sp	 lr}				
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
cmpmi	ip	 pc	 asr r6											
ldrbpl	r4	 [pc]	 #-2131	"; 10170 <SLCRUnlockKey+0x2263>"										
svcmi	0x00454d49													
ldrbmi	r5	 [pc	 #-1109]	"; fd23 <SLCRUnlockKey+0x1e16>"										
subpl	r5	 pc	 #536870917	"; 0x20000005"										
teqcc	r1	 #32	2											
stmdapl	r0	 {r2	 r4	 r5	 sl	 fp	 lr}							
svcpl	0x00524150													
cmpmi	sp	 r8	 asr r4											
subscc	r5	 pc	 r0	 asr r3	"; <UNPREDICTABLE>"									
mcrmi	4	2	 r4	 cr15	 cr15	 {2}								
cdpmi	1,50E+01	4	 cr5	 cr9	 cr5	 {2}								
		"; <UNDEFINED> instruction: 0x365f5254"												
cmppl	r0	 #32	16	"; 0x200000"										
cmpmi	sp	 pc	 asr r4											
mcrmi	15	2	 r5	 cr9	 cr6	 {1}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
svcvs	0x005f5f00													
ldrbvs	r6	 [r3	 #-1638]!	"; 0xfffff99a"										
stmdacs	r6!	 {r2	 r4	 r5	 r6	 r8	 r9	 sl	 fp	 sp	 lr}^			
ldrbvs	r7	 [r0	 #-2420]!	"; 0xfffff68c"										
strbvs	r6	 [r9	 #-1580]!	"; 0xfffff9d4"										
eorcs	r6	 r9	 ip	 ror #8										
cmnvc	r6	 #116391936	"; 0x6f00000"											
strbtvs	r7	 [pc]	 -r5	 ror #8										
rsbsvc	r7	 r9	 r8	 lsr #8										
strtvs	r2	 [r0]	 -r5	 ror #24										
strbtvs	r6	 [ip]	 #-1385	"; 0xfffffa97"										
cmppl	r8	 #41	"; 0x29"											
stmdbmi	r9	 {r2	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
ldmdapl	r2	 {r0	 r1	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
		"; <UNDEFINED> instruction: 0x4649465f"												
ldrbmi	r5	 [r2	 #-3919]	"; 0xfffff0b1"										
ldrbmi	r5	 [r2	 #-3911]	"; 0xfffff0b9"										
svcpl	0x00544553													
svcmi	0x00525245													
eorscc	r2	 r1	 r2	 asr r0										
stmdapl	r0	 {r3	 r4	 r5	 r8	 ip	 sp}							
mrcmi	4	2	 r5	 cr15	 cr3	 {2}								
svcpl	0x00444e41													
cmpmi	r2	 r0	 asr r1											
cmpmi	r0	 sp	 asr #30											
ldrbmi	r4	 [pc	 #-1351]	"; fccd <SLCRUnlockKey+0x1dc0>"										
subpl	r5	 pc	 #536870917	"; 0x20000005"										
ldrtcc	r3	 [r4]	 #-288	"; 0xfffffee0"										
stmdapl	r0	 {r0	 r3	 r4	 r5	 sl	 fp	 lr}						
		"; <UNDEFINED> instruction: 0x47554353"												
ldmdbmi	pc	 {r0	 r3	 r6	 r8	 r9	 lr}^	"; <UNPREDICTABLE>"						
svcpl	0x004c504d													
blmi	14e0764 <__undef_stack+0x13ce7a4>													
rsbscc	r3	 r8	 r0	 lsr #32										
eorscc	r3	 r0	 r0	 lsr r0										
subeq	r4	 r6	 r6	 asr #12										
stclvs	3	 cr7	 [r1]	 #-420	"; 0xfffffe5c"									
stmdacs	r1!	 {r4	 r5	 r6	 fp	 sp	 lr}^							
stmdbcs	r3!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
svcpl	0x005f2820													
rsbsvc	r7	 r9	 r3	 ror #8										
svcvs	0x006c5f65													
rsbsvc	r6	 r5	 pc	 ror #22										
cmpvs	pc	 #40	30	"; 0xa0"										
svcpl	0x00282629													
mrrcmi	12	5	 r7	 pc	 cr5	"; <UNPREDICTABLE>"								
stmdapl	r0	 {r0	 r3	 r5	 r8	 fp	 sp}							
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
		"; <UNDEFINED> instruction: 0x564e495f"												
ldrbpl	r4	 [pc	 #-3137]	"; f637 <SLCRUnlockKey+0x172a>"										
svcpl	0x00424c54													
subcs	r5	 r1	 sp	 asr #12										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
stmdacc	r3!	 {r5	 sp}^											
teqvs	r0	 #44	"; 0x2c"											
teqcc	r0	 r7	 lsr ip											
svcpl	0x005f0022													
ldmdbmi	r2	 {r0	 r1	 r4	 r6	 sl	 ip	 lr}^						
stmdavc	r8!	 {r1	 r2	 r3	 r6	 r8	 r9	 sl	 lr}					
stmdavc	r3!	 {r0	 r3	 r5	 sp}									
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
svcmi	0x00495f37													
strbpl	r5	 [r2	 #-3920]	"; 0xfffff0b0"										
svcmi	0x00435f53													
strbmi	r4	 [r9	 -lr	 asr #12]										
cmppl	pc	 #95	"; 0x5f"											
ldmdbmi	r8	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 lr}^					
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
eorscc	r3	 r2	 r5	 asr #32										
eorscc	r3	 r0	 r0	 lsr r0										
cmpmi	r3	 #0	16											
cfstrdmi	mvd5	 [r9	 #-340]	"; 0xfffffeac"										
cmpmi	pc	 #1342177284	"; 0x50000004"											
subspl	r4	 r4	 #1264	"; 0x4f0"										
svcmi	0x005f4c4f													
ldrbmi	r4	 [r3	 #-1606]	"; 0xfffff9ba"										
ldmdavc	r0!	 {r2	 r4	 r6	 sp}									
stmdapl	r0	 {r4	 r5	 fp	 ip	 sp}								
svcpl	0x00524150													
movtmi	r4	 #16728	"; 0x4158"											
subscc	r5	 pc	 r0	 asr r3	"; <UNPREDICTABLE>"									
		"; <UNDEFINED> instruction: 0x5645445f"												
svcpl	0x00454349													
stmdapl	r0!	 {r0	 r3	 r6	 sl	 lr}								
svcpl	0x00524150													
svcpl	0x00375350													
movtmi	r4	 #16728	"; 0x4158"											
ldrbmi	r3	 [pc]	 #-95	"; 10324 <SLCRUnlockKey+0x2417>"										
movtmi	r5	 #38469	"; 0x9645"											
strbmi	r5	 [r9]	 #-3909	"; 0xfffff0bb"										
cmpmi	r0	 r0	 lsl #16											
cmppl	r8	 #328	"; 0x148"											
svcpl	0x0052434c													
svcpl	0x004d554e													
ldrbpl	r4	 [r3]	 #-3657	"; 0xfffff1b7"										
strbmi	r4	 [r3	 #-3649]	"; 0xfffff1bf"										
eorseq	r2	 r1	 r3	 asr r0										
ldrbvc	r7	 [r0	 #-873]!	"; 0xfffffc97"										
ldmdacs	r4!	 {r1	 r2	 r3	 r5	 r6	 r8	 r9	 sp	 lr}^				
stmdbcs	r3!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
svcpl	0x005f2820													
rsbsvc	r7	 r9	 r3	 ror #8										
svcvs	0x006c5f65													
rsbsvc	r6	 r5	 pc	 ror #22										
cmpvs	pc	 #40	30	"; 0xa0"										
subspl	r2	 pc	 r9	 lsr #12										
subspl	r0	 r8	 r9	 lsr #32										
cmpmi	pc	 r1	 asr #4											
cmppl	pc	 r8	 asr r9	"; <UNPREDICTABLE>"										
svcpl	0x00444155													
svcpl	0x00495053													
stmdbmi	r6	 {r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^					
ldrbmi	r4	 [pc	 #-3910]	"; f442 <SLCRUnlockKey+0x1535>"										
ldrbpl	r4	 [r3]	 #-2392	"; 0xfffff6a8"										
stmdapl	r0	 {r5	 r8	 ip	 sp}									
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
subpl	r4	 pc	 pc	 asr lr	"; <UNPREDICTABLE>"									
cmncc	r0	 r0	 lsr #4											
eorcc	r2	 r0	 r5	 lsr ip										
eorcc	r2	 r5	 ip	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
eorcs	r2	 r0	 r7	 lsr ip										
eorcs	r3	 ip	 r3	 rrx										
stmdapl	r0	 {r2	 r4	 r5	 r9	 sp}								
ldrbmi	r5	 [pc	 #-1107]	"; ff69 <SLCRUnlockKey+0x205c>"										
svcpl	0x0043414d													
svcpl	0x0049494d													
strbmi	r4	 [r1]	 #-1362	"; 0xfffffaae"										
subspl	r4	 r2	 #398458880	"; 0x17c00000"										
teqcc	r0	 pc	 asr #4											
ldcmi	0	 cr3	 [r3]	 #-192	"; 0xffffff40"									
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 ip	 lr}^			
cmpmi	ip	 pc	 asr r3											
cfldr64mi	mvdx4	 [pc	 #-344]	"; 1028c <SLCRUnlockKey+0x237f>"										
subcs	r4	 r5	 pc	 asr #8										
eorscc	r3	 r6	 r1	 lsr r1										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
ldmdbmi	pc	 {r0	 r4	 r5	 r8	 sl	 ip	 sp}^	"; <UNPREDICTABLE>"					
svcpl	0x0054534e													
strbpl	r4	 [r1]	 #-1350	"; 0xfffffaba"										
svcpl	0x00455255													
eorvc	r2	 r2	 r0	 lsr r0										
eorcs	r3	 ip	 r1	 lsr r5										
strcs	r2	 [r0	 #-3120]!	"; 0xfffff3d0"										
eorcs	r2	 r0	 r0	 lsr ip										
eorcs	r3	 ip	 r3	 rrx										
ldccs	3	 cr6	 [r2]	 #-128	"; 0xffffff80"									
eoreq	r3	 r2	 r0	 lsr #32										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmppl	r0	 #2080374785	"; 0x7c000001"											
cmppl	r5	 #328	"; 0x148"											
lfmmi	f5	2	 [pc	 #-276]	"; 1031c <SLCRUnlockKey+0x240f>"									
subcs	r4	 r5	 pc	 asr #8										
eorscc	r7	 r1	 r0	 lsr r8										
cmpmi	r0	 r0	 lsl #16											
cmppl	r8	 #328	"; 0x148"											
ldrbmi	r5	 [r7]	 #-1347	"; 0xfffffabd"										
strbpl	r5	 [lr	 #-3924]	"; 0xfffff0ac"										
cdpmi	15	4	 cr5	 cr9	 cr13	 {2}								
mcrmi	4	2	 r5	 cr1	 cr3	 {2}								
subscs	r4	 r3	 r3	 asr #10										
mcrmi	0	2	 r0	 cr9	 cr1	 {1}								
strbmi	r5	 [ip	 #-3924]	"; 0xfffff0ac"										
ldmdacc	r4	 {r0	 r6	 r8	 r9	 ip	 lr}^							
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
ldrcc	r3	 [r2	 -r0	 lsr #2]!										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
cmpmi	pc	 #205520896	"; 0xc400000"											
cdpmi	5	4	 cr4	 cr1	 cr12	 {2}								
svcpl	0x0043445f													
strbmi	r4	 [lr	 #-2380]	"; 0xfffff6b4"										
cmpmi	r6	 pc	 asr sp											
strbpl	r5	 [pc	 #-95]	"; 10429 <SLCRUnlockKey+0x251c>"										
cmncc	r0	 r0	 lsr #4											
eorcc	r2	 r0	 r5	 lsr ip										
eorcc	r2	 r5	 ip	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
teqvs	r0	 #14080	"; 0x3700"											
eorcs	r3	 ip	 r1	 lsr r1										
stmdapl	r0	 {r0	 r4	 r5	 r9	 sp}								
svcpl	0x00474552													
cdpmi	0	4	 cr5	 cr9	 cr6	 {2}								
eorscs	r5	 r2	 r3	 asr r4										
eorseq	r3	 r0	 r3	 ror #2										
svcpl	0x00545358													
svcpl	0x00494350													
cmpmi	r6	 r9	 asr #28											
svcpl	0x0044494c													
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
subscs	r5	 r3	 r5	 asr #6										
teqcc	r6	 r1	 lsr r3											
subspl	r0	 r8	 #76	"; 0x4c"										
ldclmi	7	 cr4	 [pc	 #-276]	"; 103c4 <SLCRUnlockKey+0x24b7>"									
subscc	r4	 r2	 r6	 asr r6										
ldrbmi	r4	 [r8	 #-1375]	"; 0xfffffaa1"										
subspl	r5	 r4	 #268	"; 0x10c"										
subsmi	r5	 pc	 #65	"; 0x41"										
stmdacs	r0!	 {r0	 r3	 r6	 sl	 ip	 lr}							
eoreq	r3	 r9	 r1	 lsr r2										
svcpl	0x00545358													
movtpl	r4	 #7238	"; 0x1c46"											
subspl	r5	 r7	 #72	30	"; 0x120"									
svcpl	0x00455449													
subspl	r5	 r3	 r3	 asr r5										
strbmi	r4	 [r4	 #-3653]	"; 0xfffff1bb"										
teqcc	r1	 r4	 asr #32											
subeq	r3	 ip	 r3	 lsr r0										
svcpl	0x006c6958													
cmncc	r4	 pc	 asr #10											
stmdacs	r5	 {r1	 r2	 r4	 r5	 sl	 fp	 lr}^						
rsbvc	r6	 r4	 #1090519040	"; 0x41000000"										
stclvs	6,00E+00	 cr5	 [r1]	 #-176	"; 0xffffff50"									
eorcs	r6	 r9	 r5	 ror r5										
svcpl	0x006c6958													
cmncc	r4	 pc	 asr #10											
strbvs	r2	 [r1]	 #-2102	"; 0xfffff7ca"										
eorcs	r7	 ip	 r4	 ror #4										
strbvc	r6	 [ip	 #-342]!	"; 0xfffffeaa"										
stmdapl	r0	 {r0	 r2	 r5	 r6	 r8	 fp	 sp}						
		"; <UNDEFINED> instruction: 0x47756353"												
ldrbmi	r6	 [pc]	 #-873	"; 10548 <SLCRUnlockKey+0x263b>"										
rsbvs	r7	 r1	 #-1543503871	"; 0xa4000001"										
cdpvs	5	4	 cr6	 cr9	 cr12	 {3}								
strtmi	r7	 [r8]	 #-628	"; 0xfffffd8c"										
rsbsmi	r7	 r4	 #-1543503871	"; 0xa4000001"										
cmnmi	r5	 r1	 ror #6											
ldrbvs	r6	 [r2	 #-1124]!	"; 0xfffffb9c"										
stmdbmi	ip!	 {r0	 r1	 r4	 r5	 r6	 r8	 r9	 ip	 sp	 lr}			
ldmdbmi	pc	 {r1	 r2	 r3	 r5	 r6	 sl	 ip	 sp	 lr}^	"; <UNPREDICTABLE>"			
stmdapl	r0!	 {r2	 r5	 r6	 r8	 fp	 sp}							
		"; <UNDEFINED> instruction: 0x47756353"												
ldrbpl	r6	 [pc	 -r9	 ror #6]										
ldrbvs	r6	 [r4	 #-2418]!	"; 0xfffff68e"										
stmdacs	r7!	 {r1	 r4	 r6	 r8	 sl	 sp	 lr}^						
cmnvc	r9	 #40	8	"; 0x28000000"										
cmnvc	r1	 #116	4	"; 0x40000007"										
strbtvs	r4	 [r4]	 #-357	"; 0xfffffe9b"										
cmnvc	r3	 #478150656	"; 0x1c800000"											
stmdapl	r0!	 {r0	 r3	 r5	 sl	 fp	 sp}							
		"; <UNDEFINED> instruction: 0x47554353"												
ldrbmi	r4	 [pc]	 #-841	"; 10598 <SLCRUnlockKey+0x268b>"										
submi	r5	 r1	 #603979777	"; 0x24000001"										
svcmi	0x005f454c													
ldrbmi	r4	 [r3	 #-1606]	"; 0xfffff9ba"										
eorcs	r2	 fp	 r4	 asr r0										
cdpvs	8	4	 cr2	 cr9	 cr8	 {1}								
strbvs	r5	 [r9]	 #-3956	"; 0xfffff08c"										
teqcc	r0	 #32	30	"; 0x80"										
bcs	81aa80 <__undef_stack+0x708ac0>													
cfstrscs	mvf3	 [r9]	 #-128	"; 0xffffff80"										
eorscs	r2	 r1	 r0	 lsr #16										
stmdacs	r0!	 {r2	 r3	 r4	 r5	 sl	 fp	 ip	 sp}					
svcpl	0x00746e49													
strcs	r6	 [r0	 #-1097]!	"; 0xfffffbb7"										
ldmdbcs	r2!	 {r5	 r8	 r9	 ip	 sp}								
stmdapl	r0	 {r0	 r3	 r5	 r8	 fp	 sp}							
svcpl	0x00524150													
subpl	r5	 r4	 r8	 asr r3										
svcpl	0x00305f53													
ldmdbmi	r6	 {r2	 r6	 r8	 sl	 lr}^								
ldmdbmi	pc	 {r0	 r1	 r6	 r8	 sl	 lr}^	"; <UNPREDICTABLE>"						
subspl	r2	 r8	 r4	 asr #32										
subspl	r5	 pc	 r1	 asr #4										
cmppl	pc	 #21757952	"; 0x14c0000"											
svcpl	0x00305f44													
ldmdbmi	r6	 {r2	 r6	 r8	 sl	 lr}^								
ldmdbmi	pc	 {r0	 r1	 r6	 r8	 sl	 lr}^	"; <UNPREDICTABLE>"						
ldmdbmi	r5	 {r2	 r6}^											
eorscc	r5	 r3	 #1308622848	"; 0x4e000000"										
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
ldmdbcc	r2!	 {r5	 sl	 ip	 sp}									
		"; <UNDEFINED> instruction: 0x37363934"												
ldrpl	r3	 [r5	 #-2354]!	"; 0xfffff6ce"										
ldmdbvs	r8	 {r2	 r3	 r6}^										
stmdavc	r5	 {r2	 r3	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
ldrbtvc	r6	 [r0]	 #-1379	"; 0xfffffa9d"										
strbmi	r6	 [lr	 #-3945]!	"; 0xfffff097"										
stfvse	f6	 [r2]	 #-440	"; 0xfffffe48"										
cmnvc	r1	 #6464	"; 0x1940"											
cmpvs	sp	 fp	 ror #16											
eorcs	r6	 r9	 r3	 ror fp										
rsbvc	r7	 r3	 sp	 ror #8										
sfmvs	f7	4	 [r8	 #-460]!	"; 0xfffffe34"									
cmnvc	r0	 #-1744830463	"; 0x98000001"											
eorcs	r2	 r9	 r2	 ror r8										
rsbscs	r2	 lr	 r6	 lsr #32										
cmnvc	r1	 #40	26	"; 0xa00"										
eorcs	r2	 r6	 fp	 rrx										
svcpl	0x004c4958													
strbmi	r5	 [r3	 #-2117]	"; 0xfffff7bb"										
svcmi	0x00495450													
mcrrmi	15	4	 r5	 r1	 cr14									
eoreq	r2	 r9	 ip	 asr #18										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
mcrmi	15	2	 r5	 cr9	 cr5	 {1}								
svcpl	0x004c4156													
mrrcmi	3	4	 r4	 pc	 cr4	"; <UNPREDICTABLE>"								
svcpl	0x00454e49													
eorcs	r5	 r0	 #21757952	"; 0x14c0000"										
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldccs	3	 cr6	 [r7]	 #-128	"; 0xffffff80"									
strbtcc	r2	 [r3]	 -r0	 lsr #32										
eorscs	r2	 r2	 #44	"; 0x2c"										
strbpl	r4	 [lr]	 #-2304	"; 0xfffff700"										
svcpl	0x0058414d													
subscs	r4	 r8	 sp	 asr #2										
mcrmi	15	2	 r5	 cr9	 cr15	 {2}								
stmdapl	r1	 {r2	 r4	 r6	 r8	 sl	 fp	 lr}^						
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
stmdapl	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
ldmdbmi	pc	 {r4	 r6	 r8	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"						
svcpl	0x00304332													
svcpl	0x00544e49													
strcc	r4	 [r0	 #-1097]!	"; 0xfffffbb7"										
cmppl	r8	 #55	"; 0x37"											
stmdbmi	r7	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
cdpmi	15	4	 cr5	 cr9	 cr3	 {2}								
mcrrmi	15	5	 r5	 r3	 cr4									
cmpmi	sp	 r2	 asr pc											
eorcc	r4	 r0	 r3	 asr fp										
eorscc	r3	 r0	 r8	 ror r0										
eorscc	r3	 r0	 r0	 lsr r0										
cmppl	r8	 #49	"; 0x31"											
mcrrmi	15	5	 r5	 r6	 cr4									
svcpl	0x00485341													
ldrbpl	r4	 [r2]	 #-336	"; 0xfffffeb0"										
strbpl	r4	 [pc]	 #-3679	"; 106fc <SLCRUnlockKey+0x27ef>"										
subspl	r5	 r5	 pc	 asr r3										
ldrbpl	r4	 [r2]	 #-3920	"; 0xfffff0b0"										
teqcc	r0	 r5	 asr #8											
ldcmi	3	 cr3	 [r1]	 #-196	"; 0xffffff3c"									
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 ip	 lr}^			
movtmi	r5	 #21087	"; 0x525f"											
ldrbmi	r4	 [r6	 #-2373]	"; 0xfffff6bb"										
ldrbmi	r4	 [r6	 #-3935]	"; 0xfffff0a1"										
mrcmi	2	2	 r5	 cr5	 cr2	 {2}								
ldrcc	r3	 [r1	 #-288]!	"; 0xfffffee0"										
subspl	r0	 r8	 r4	 lsr r0										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
subpl	r5	 r2	 r5	 asr r3										
svcpl	0x00305f53													
subspl	r4	 r4	 #1168	"; 0x490"										
cmppl	r0	 #32	16	"; 0x200000"										
subsmi	r5	 r3	 #398458880	"; 0x17c00000"										
mcrmi	15	2	 r5	 cr9	 cr0	 {1}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
strbvc	r7	 [pc	 #-1024]!	"; 10350 <SLCRUnlockKey+0x2443>"										
rsbvc	r7	 r5	 #112	"; 0x70"										
cmpvs	pc	 #40	30	"; 0xa0"										
svcpl	0x005f2029													
ldrbvs	r7	 [r4	 #-2149]!	"; 0xfffff79b"										
svcvs	0x0069736e													
subscs	r5	 pc	 lr	 ror #30										
svcpl	0x00207b28													
rsbsvc	r7	 r9	 pc	 asr r4										
svcpl	0x00666f65													
svcpl	0x0028205f													
eorcs	r6	 r9	 pc	 asr r3										
rsbscs	r5	 r8	 pc	 asr pc										
svcpl	0x0028203d													
blcc	a69504 <__undef_stack+0x957544>													
ldclvs	9	 cr6	 [r3]	 #-128	"; 0xffffff80"									
rsbvc	r7	 r5	 #29097984	"; 0x1bc0000"										
svcpl	0x005f2820													
svccc	0x00202978													
cdpvs	8	6	 cr2	 cr9	 cr0	 {1}								
svcpl	0x00202974													
stccs	8	 cr7	 [r0	 #-380]!	"; 0xfffffe84"									
strbcs	r2	 [r1	 -r0	 lsr #14]!										
strcs	r2	 [r0	 -r0	 lsr #22]!										
bcc	81a4b4 <__undef_stack+0x7084f4>													
cdpvs	8	6	 cr2	 cr9	 cr0	 {1}								
svcpl	0x00202974													
ldcvc	8	 cr7	 [fp	 #-380]!	"; 0xfffffe84"									
subspl	r0	 r8	 r9	 lsr #32										
cmpmi	pc	 r1	 asr #4											
ldrbpl	r4	 [pc]	 #-2392	"; 107c8 <SLCRUnlockKey+0x28bb>"										
subpl	r4	 r5	 #4672	"; 0x1240"										
subsmi	r3	 pc	 #95	"; 0x5f"										
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
eorscc	r7	 r4	 #48	16	"; 0x300000"									
eorscc	r3	 r0	 r8	 lsr r0										
stmdapl	r0	 {r4	 r5	 ip	 sp}									
ldrbmi	r4	 [pc	 #-3145]	"; fb9f <SLCRUnlockKey+0x1c92>"										
subpl	r4	 r5	 r8	 asr r3										
mcrmi	9	2	 r4	 cr15	 cr4	 {2}								
svcpl	0x0044495f													
ldrbmi	r4	 [r3	 #-1362]	"; 0xfffffaae"										
eorseq	r2	 r0	 r4	 asr r0										
subpl	r5	 r1	 #88	"; 0x58"										
ldmdbmi	r8	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 lr}^					
cmpmi	r5	 pc	 asr r1											
subspl	r5	 r3	 r4	 asr #30										
svcpl	0x00305f49													
ldmdbmi	r6	 {r2	 r6	 r8	 sl	 lr}^								
ldmdbmi	pc	 {r0	 r1	 r6	 r8	 sl	 lr}^	"; <UNPREDICTABLE>"						
eorseq	r2	 r0	 r4	 asr #32										
strbpl	r5	 [r3	 #-856]	"; 0xfffffca8"										
svcpl	0x00434947													
svcpl	0x00544e49													
svcpl	0x00474643													
movtpl	r4	 #26191	"; 0x664f"											
cmpmi	pc	 #1157627904	"; 0x45000000"											
stmdacs	r3	 {r0	 r6	 sl	 fp	 lr}^								
ldrbvs	r6	 [r4	 #-3657]!	"; 0xfffff1b7"										
rsbsvc	r7	 r5	 r2	 ror r2										
stmdbcs	r4	 {r2	 r4	 r5	 r6	 r8	 fp	 lr}^						
cmppl	r8	 #32	16	"; 0x200000"										
stmdbmi	r7	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
cdpmi	15	4	 cr5	 cr9	 cr3	 {2}								
		"; <UNDEFINED> instruction: 0x46435f54"												
strbmi	r5	 [pc]	 -r7	 asr #30										
strbpl	r5	 [r5]	 #-838	"; 0xfffffcba"										
stmdacs	r0!	 {r5	 r8	 r9	 fp	 sp}								
strbtvc	r4	 [lr]	 #-2344	"; 0xfffff6d8"										
ldrbvc	r7	 [r2	 #-613]!	"; 0xfffffd9b"										
strbmi	r7	 [r9]	 #-1136	"; 0xfffffb90"										
ldmdbcs	r6!	 {r0	 r1	 r2	 r3	 r5	 r8	 ip	 sp}					
strtcc	r2	 [r0]	 #-2592	"; 0xfffff5e0"										
stmdapl	r0	 {r0	 r3	 r5	 r8	 fp	 sp}							
ldrbmi	r5	 [pc]	 #-1107	"; 1087c <SLCRUnlockKey+0x296f>"										
svcpl	0x00415441													
ldrbpl	r4	 [r3]	 #-3916	"; 0xfffff0b4"										
lfmmi	f3	4	 [r6]	 #-128	"; 0xffffff80"									
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
strbpl	r5	 [sp]	 -r7	 asr #30										
svcpl	0x00305246													
ldmdbmi	r3	 {r0	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^					
subsmi	r4	 pc	 #1291845632	"; 0x4d000000"										
stmdacs	r0!	 {r0	 r3	 r6	 sl	 ip	 lr}							
stmdapl	r0	 {r4	 r5	 r8	 fp	 sp}								
svcpl	0x00474552													
cmpmi	r3	 #70	"; 0x46"											
svcmi	0x00525f52													
svcpl	0x00444e55													
subpl	r4	 r1	 #327155712	"; 0x13800000"										
subscs	r5	 r4	 r5	 asr #6										
stccc	0	 cr3	 [r0]	 #-160	"; 0xffffff60"									
eorscc	r2	 r2	 #60	"; 0x3c"										
cmnvc	r9	 #41	"; 0x29"											
strbvc	r6	 [lr	 #-3169]!	"; 0xfffff39f"										
svcpl	0x005f286d													
stmdacs	r0!	 {r0	 r1	 r5	 r6	 r8	 fp	 sp}						
strbtvc	r5	 [r3]	 #-3935	"; 0xfffff0a1"										
svcpl	0x00657079													
blvs	1bec690 <__undef_stack+0x1ada6d0>													
svcpl	0x00287075													
		"; <UNDEFINED> instruction: 0x2629635f"												
mrrcvc	15	2	 r5	 r5	 cr8	"; <UNPREDICTABLE>"								
svcpl	0x007c4c5f													
eoreq	r2	 r9	 lr	 asr #18										
ldrbmi	r5	 [r4]	 #-863	"; 0xfffffca1"										
svcpl	0x00475241													
stmdapl	r0	 {r3	 r6	 sp}										
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
subsmi	r5	 r4	 #1593835520	"; 0x5f000000"										
eorcs	r3	 r0	 #82	"; 0x52"										
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldccs	3	 cr6	 [r2]	 #-128	"; 0xffffff80"									
rsbcc	r2	 r3	 r0	 lsr #32										
eorscs	r2	 r0	 #44	"; 0x2c"										
cmpmi	r3	 #0	16											
movtmi	r4	 #38741	"; 0x9755"											
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
ldclmi	14	 cr4	 [r5	 #-380]	"; 0xfffffe84"									
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
mcrmi	15	2	 r5	 cr9	 cr2	 {2}								
cmppl	r4	 #80	10	"; 0x14000000"										
eorseq	r3	 r5	 r0	 lsr #18										
strbpl	r4	 [lr]	 #-2389	"; 0xfffff6ab"										
svcpl	0x0058414d													
subscs	r4	 r8	 sp	 asr #2										
ldmdbmi	r5	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
cmpmi	sp	 lr	 asr #8											
cmpmi	sp	 r8	 asr pc											
subseq	r5	 pc	 r8	 asr pc	"; <UNPREDICTABLE>"									
subpl	r5	 r1	 #88	"; 0x58"										
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 ip	 lr}^			
cmpmi	pc	 pc	 asr r0	"; <UNPREDICTABLE>"										
svcpl	0x00344958													
stmdami	r7	 {r3	 r6	 r8	 fp	 lr}^								
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
stmdapl	r0	 {r5	 ip	 sp}										
cmpmi	pc	 #84	6	"; 0x50000001"										
lfmmi	f5	2	 [pc]	 {83}	"; 0x53"									
svcpl	0x0044414f													
blmi	14e0ec4 <__undef_stack+0x13cef04>													
rsbscc	r3	 r8	 r0	 lsr #32										
eorscc	r3	 r0	 r0	 lsr r0										
eorseq	r3	 r0	 r0	 lsr r2										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
sfmmi	f5	2	 [r1	 #-380]	"; 0xfffffe84"									
cmppl	pc	 #-1073741801	"; 0xc0000017"											
ldmdbmi	r8	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 lr}^					
smlsldmi	r4	 r9	 pc	 r8	"; <UNPREDICTABLE>"									
strbmi	r4	 [r4]	 #-328	"; 0xfffffeb8"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
strbmi	r4	 [r6]	 -r6	 asr #12										
strbmi	r4	 [r6]	 -r6	 asr #12										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r7	 r7	 asr #30										
eorvc	r3	 r0	 #5373952	"; 0x520000"										
cmppl	r8	 #56	"; 0x38"											
stmdbmi	r7	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
ldrbpl	r5	 [r2	 #-3907]	"; 0xfffff0bd"										
subspl	r5	 r0	 #312	"; 0x138"										
svcpl	0x00524f49													
movtpl	r4	 #26191	"; 0x664f"											
eorcc	r5	 r0	 r5	 asr #8										
eorscc	r3	 r0	 r8	 ror r0										
teqcc	r0	 r0	 lsr r0											
subspl	r0	 r8	 r4	 lsr r0										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
subpl	r4	 r1	 r4	 asr #26										
svcpl	0x00305f53													
strbmi	r4	 [lr	 #-3908]	"; 0xfffff0bc"										
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
eorscs	r5	 r5	 r2	 asr pc										
svcpl	0x00535058													
strbcc	r4	 [r1	 #-3396]	"; 0xfffff2bc"										
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subeq	r4	 r4	 pc	 asr r9										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
subscc	r4	 r2	 #2080374785	"; 0x7c000001"										
rsbscc	r6	 r2	 #32	6	"; 0x80000000"									
strbpl	r4	 [lr]	 #-2304	"; 0xfffff700"										
svcpl	0x0058414d													
ldmdbcs	r8!	 {r0	 r1	 r6	 fp	 sp}^								
teqcs	r0	 #32	16	"; 0x200000"										
subeq	r4	 ip	 r3	 lsr #24										
svcpl	0x006c6958													
cmnvs	r1	 #68	6	"; 0x10000001"										
stmdbvs	r4	 {r3	 r5	 r6	 r8	 sl	 sp	 lr}^						
stfvse	f6	 [r2]	 #-460	"; 0xfffffe34"										
cdpvs	0	6	 cr0	 cr9	 cr5	 {3}								
subsvc	r7	 pc	 r9	 ror #8										
ldrbtvs	r6	 [r4]	 -ip	 ror #2										
rsbeq	r7	 sp	 pc	 ror #4										
strbtvc	r6	 [r9]	 #-3689	"; 0xfffff197"										
rsbvc	r7	 r1	 #398458880	"; 0x17c00000"										
stmdbvs	r4!	 {r2	 r4	 r5	 r6}^									
stfvse	f6	 [r2]	 #-460	"; 0xfffffe34"										
cmnvs	r3	 r5	 ror #30											
cmnvc	r5	 #6488064	"; 0x630000"											
svccs	0x002e2e00													
svccs	0x00637273													
strbtvc	r6	 [r1]	 #-3184	"; 0xfffff390"										
ldclvs	15	 cr6	 [r2	 #-408]!	"; 0xfffffe68"									
stmdapl	r0	 {r1	 r2	 r3	 r5	 r8	 r9	 sp	 lr}					
cmpmi	pc	 #18688	"; 0x4900"											
strbmi	r4	 [r8	 #-833]	"; 0xfffffcbf"										
eoreq	r4	 r0	 pc	 asr r8										
rsbvs	r6	 r1	 #1616	"; 0x650"										
cmpvs	pc	 #108	10	"; 0x1b000000"										
strbvs	r6	 [r8	 #-865]!	"; 0xfffffc9f"										
ldmdbvs	r8	 {r0	 r1	 r4	 r5	 r6}^								
movtmi	r5	 #40812	"; 0x9f6c"											
strbvs	r6	 [r8	 #-865]!	"; 0xfffffc9f"										
cmnvs	r3	 r4	 asr #18											
rsbeq	r6	 r5	 r2	 ror #24										
cmnvs	r8	 #88	10	"; 0x16000000"										
cmnvs	r5	 #99614720	"; 0x5f00000"											
ldrbtpl	r6	 [r2]	 #-3956	"; 0xfffff08c"										
strbvs	r6	 [ip	 #-609]!	"; 0xfffffd9f"										
rsbsvc	r6	 r4	 #1104	"; 0x450"										
ldrbmi	r0	 [r8	 #-121]	"; 0xffffff87"										
		"; <UNDEFINED> instruction: 0x565f6378"												
svcvs	0x00746365													
rsbvs	r5	 r1	 #1912602624	"; 0x72000000"										
andpl	r6	 r0	 ip	 ror #10										
strbvs	r6	 [r6	 #-1394]!	"; 0xfffffa8e"										
smcmi	34356	"; 0x8634"												
ldrbtvc	r6	 [r2]	 #-3938	"; 0xfffff09e"										
ldrbvs	r6	 [r4	 #-3657]!	"; 0xfffff1b7"										
rsbsvc	r7	 r5	 r2	 ror r2										
subpl	r0	 r9	 #116	"; 0x74"										
strbtvc	r4	 [lr]	 #-2385	"; 0xfffff6af"										
ldrbvc	r7	 [r2	 #-613]!	"; 0xfffffd9b"										
strmi	r7	 [r0]	 #-1136	"; 0xfffffb90"										
cmnmi	r1	 r1	 ror #8											
ldrbtvc	r6	 [r2]	 #-3938	"; 0xfffff09e"										
ldrbvs	r6	 [r4	 #-3657]!	"; 0xfffff1b7"										
rsbsvc	r7	 r5	 r2	 ror r2										
mcrmi	0	2	 r0	 cr7	 cr4	 {3}								
subcs	r2	 r3	 r5	 asr r0										
mrccs	14	1	 r2	 cr8	 cr4	 {1}								
eorscc	r2	 r2	 r3	 lsr r0										
teqcc	r0	 #822083584	"; 0x31000000"											
stmdacs	r0!	 {r1	 r4	 r5	 ip	 sp}								
rsbvc	r7	 r5	 #112	4										
cmnvs	r5	 r5	 ror #24											
eorcs	r6	 r9	 r3	 ror r5										
rsbvc	r6	 r1	 #2880	"; 0xb40"										
teqvs	sp	 r3	 ror #16											
		"; <UNDEFINED> instruction: 0x37766d72"												
stfcss	f6	 [r0	 #-180]!	"; 0xffffff4c"										
svcvs	0x006c666d													
teqvs	sp	 r1	 ror #8											
teqvc	sp	 #1605632	"; 0x188000"											
rsbscs	r6	 r4	 pc	 ror #12										
rsbvc	r6	 r6	 sp	 lsr #26										
strbvs	r3	 [lr	 #-3445]!	"; 0xfffff28b"										
stccs	14	 cr6	 [r0	 #-444]!	"; 0xfffffe44"									
svcmi	0x002d2067													
cmpvs	r4	 r2	 lsr r0											
		"; <UNDEFINED> instruction: 0x46006174"												
dvfvsem	f5	 f1	 #1.0											
rsbsvc	r6	 r2	 #116	10	"; 0x1d000000"									
rsbseq	r7	 r4	 r5	 ror r0										
svcpl	0x006c6958													
strbvs	r7	 [r3	 #-2117]!	"; 0xfffff7bb"										
svcvs	0x00697470													
cdpvs	8	6	 cr4	 cr1	 cr14	 {3}								
rsbvc	r6	 r5	 #100	24	"; 0x6400"									
ldmdbmi	r7	 {r8	 r9	 ip	 lr}^									
rsbvc	r7	 r5	 #1845493760	"; 0x6e000000"										
ldrbtvc	r7	 [r0]	 #-1394	"; 0xfffffa8e"										
ldcpl	3	 cr4	 [sl]	 #-0										
ldmdbvs	r3!	 {r2	 r5	 r6	 r8	 sl	 sp	 lr}^						
ldclpl	14	 cr6	 [r3]	 #-412	"; 0xfffffe64"									
bvs	1bed56c <__undef_stack+0x1adb5ac>													
svcpl	0x00746365													
rsbsvc	r5	 r0	 #13056	"; 0x3300"										
cmnvs	r5	 #454656	"; 0x6f000"											
mrccs	15	1	 r5	 cr3	 cr4	 {3}								
cfstrdpl	mvd6	 [fp]	 #-460	"; 0xfffffe34"										
cmnmi	r3	 #272629760	"; 0x10400000"											
blvs	18ec978 <__undef_stack+0x17da9b8>													
stclvs	9	 cr7	 [r3]	 #-268	"; 0xfffffef4"									
subsvs	r7	 pc	 #-1811939327	"; 0x94000001"										
subsvc	r7	 ip	 r3	 ror r0										
cmpvs	pc	 #30146560	"; 0x1cc0000"											
ldrbvs	r7	 [r4	 #-623]!	"; 0xfffffd91"										
svcpl	0x00396178													
stmdbvs	ip!	 {r4	 r5	 sl	 fp	 ip	 lr}^							
cmnvs	r2	 #-2013265919	"; 0x88000001"											
cmnvs	r4	 ip	 asr r3											
cfstrdvs	mvd6	 [r1]	 #-440	"; 0xfffffe48"										
svcpl	0x00656e6f													
subscc	r3	 pc	 #1979711488	"; 0x76000000"										
cmnvs	r2	 #92	6	"; 0x70000001"										
cmnvs	r5	 #0	12											
cmnvc	r2	 #116	30	"; 0x1d0"										
stmdapl	r0	 {r1	 r2	 r3	 r5	 r8	 r9	 sp	 lr}					
mrrcmi	1,20E+01	6	 r6	 pc	 cr9	"; <UNPREDICTABLE>"								
cmnvs	r1	 #-939524096	"; 0xc8000000"											
cfstr64vs	mvdx6	 [r6]	 {104}	"; 0x68"										
stclmi	3	 cr7	 [r8]	 #-468	"; 0xfffffe2c"									
rsbeq	r6	 r5	 r9	 ror #28										
cmnvs	r1	 #1929379840	"; 0x73000000"											
ldrbtvc	r5	 [r3]	 #-3947	"; 0xfffff095"										
rsbseq	r7	 r4	 r1	 ror #4										
ldmdbmi	r4!	 {r0	 r1	 r4	 r6	 r8	 sl	 sp	 lr}^					
stmdavc	r5!	 {r1	 r2	 r3	 r5	 r6	 sl	 sp	 lr}^					
rsbsvc	r6	 r5	 #0	6										
cmnvc	r1	 #7296	"; 0x1c80"											
ldmdbvs	r8	 {r0	 r1	 r3	 r5	 r6}^								
cmpcc	ip	 ip	 ror #30											
cmnvs	r1	 #68	6	"; 0x10000001"										
cdpvs	5	4	 cr6	 cr5	 cr8	 {3}								
strbvs	r6	 [ip	 #-609]!	"; 0xfffffd9f"										
stclvs	8	 cr5	 [r9]	 #-0										
ldrtmi	r4	 [r1]	 #-3167	"; 0xfffff3a1"										
stmdavs	r3!	 {r0	 r1	 r6	 r8	 sp	 lr}^							
strbvc	r4	 [ip	 #-1637]!	"; 0xfffff99b"										
cmpvs	r2	 r3	 ror r8											
rsbeq	r6	 r5	 lr	 ror #14										
strbtvs	r7	 [r9]	 #-835	"; 0xfffffcbd"										
rsbeq	r6	 r7	 r2	 asr r5										
movtmi	r3	 #12876	"; 0x324c"											
cmnvc	r6	 #82837504	"; 0x4f00000"											
stmdapl	r0	 {r0	 r2	 r5	 r6	 sl	 ip	 sp	 lr}					
ldmdbmi	pc	 {r0	 r3	 r5	 r6	 sl	 fp	 sp	 lr}^	"; <UNPREDICTABLE>"				
stmdavs	r3!	 {r0	 r1	 r6	 r8	 sp	 lr}^							
strbtvc	r4	 [lr]	 -r5	 ror #18										
strbtvs	r6	 [r9]	 #-3169	"; 0xfffff39f"										
rsbpl	r7	 r5	 #1627389952	"; 0x61000000"										
strbvs	r6	 [r7	 #-3681]!	"; 0xfffff19f"										
stclvs	8	 cr5	 [r9]	 #-0										
ldrtmi	r4	 [r1]	 #-3167	"; 0xfffff3a1"										
stmdavs	r3!	 {r0	 r1	 r6	 r8	 sp	 lr}^							
cmnvc	r9	 #1694498816	"; 0x65000000"											
strbvs	r6	 [ip	 #-609]!	"; 0xfffffd9f"										
stclvs	8	 cr5	 [r9]	 #-0										
cmpvs	r3	 pc	 asr r4											
stmdbmi	r5!	 {r0	 r1	 r5	 r6	 fp	 sp	 lr}^						
stclvs	6	 cr7	 [r1]	 #-440	"; 0xfffffe48"									
strbtvc	r6	 [r1]	 #-1129	"; 0xfffffb97"										
cdpvs	12	6	 cr4	 cr9	 cr5	 {3}								
cmpvc	pc	 #101	"; 0x65"											
blvs	18e9294 <__undef_stack+0x17d72d4>													
strbtvs	r6	 [lr]	 #-1375	"; 0xfffffaa1"										
eorspl	r4	 r7	 #0	6										
stmdapl	r0	 {r0	 r2	 r5	 r6	 r8	 r9	 sl	 sp	 lr}				
mrrcmi	12	6	 r6	 pc	 cr9	"; <UNPREDICTABLE>"								
cmnvs	r1	 #-939524096	"; 0xc8000000"											
cfstr64vs	mvdx6	 [r6]	 {104}	"; 0x68"										
rsbpl	r7	 r8	 #-738197503	"; 0xd4000001"										
strbvs	r6	 [r7	 #-3681]!	"; 0xfffff19f"										
stclvs	8	 cr5	 [r9]	 #-0										
teqmi	r2	 #24320	"; 0x5f00"											
strbvs	r6	 [r8	 #-865]!	"; 0xfffffc9f"										
cmnvs	r6	 r9	 asr #28											
cmnvs	r4	 ip	 ror #18											
stmdbvs	ip	 {r2	 r4	 r5	 r6	 r8	 sl	 sp	 lr}^					
cfsh32mi	mvfx6	 mvfx0	 #62											
ldrbvs	r6	 [r3	 #-3445]	"; 0xfffff28b"										
ldrbvs	r0	 [r4	 #-116]!	"; 0xffffff8c"										
cdpvs	0	6	 cr7	 cr5	 cr13	 {3}								
cmpvs	r3	 r4	 rrx											
cmnpl	r5	 #6488064	"; 0x630000"											
rsbeq	r7	 r5	 r9	 ror #20										
svcpl	0x006c6958													
cmnvs	r1	 #68	6	"; 0x10000001"										
ldrbvc	r6	 [r3]	 #-1384	"; 0xfffffa98"										
sfmmi	f7	2	 [r5]	 #-444	"; 0xfffffe44"									
rsbeq	r6	 r5	 r9	 ror #28										
stmdavs	r3!	 {r0	 r1	 r5	 r6	 r8	 sp	 lr}^						
cdpvs	12	6	 cr6	 cr9	 cr5	 {3}								
stmdbvs	ip	 {r0	 r2	 r5	 r6}^									
ldmdbvs	r3	 {r1	 r2	 r3	 r5	 r6	 r8	 sl	 sp	 lr}^				
movwmi	r6	 #1402	"; 0x57a"											
rsbpl	r7	 ip	 #116	4	"; 0x40000007"									
cdpmi	7	0	 cr6	 cr0	 cr5	 {3}								
cmpvs	r7	 r5	 ror sp											
stmdapl	r0	 {r0	 r3	 r4	 r5	 r6	 r8	 r9	 ip	 sp	 lr}			
ldrbmi	r6	 [pc]	 #-3177	"; 10d54 <SLCRUnlockKey+0x2e47>"										
stmdavs	r3!	 {r0	 r1	 r6	 r8	 sp	 lr}^							
strbtvc	r4	 [lr]	 -r5	 ror #18										
strbtvs	r6	 [r9]	 #-3169	"; 0xfffff39f"										
rsbpl	r7	 r5	 #1627389952	"; 0x61000000"										
strbvs	r6	 [r7	 #-3681]!	"; 0xfffff19f"										
stclvs	8	 cr5	 [r9]	 #-0										
teqmi	r2	 #24320	"; 0x5f00"											
strbvs	r6	 [r8	 #-865]!	"; 0xfffffc9f"										
cmnvs	r3	 r4	 asr #18											
rsbeq	r6	 r5	 r2	 ror #24										
svcpl	0x006c6958													
cmnvs	r1	 #68	6	"; 0x10000001"										
cdpvs	5	4	 cr6	 cr5	 cr8	 {3}								
strbvs	r6	 [ip	 #-609]!	"; 0xfffffd9f"										
stclvs	8,00E+00	 cr7	 [r9]	 #-0										
cmnvs	r1	 #2080374785	"; 0x7c000001"											
teqvs	lr	 #104	10	"; 0x1a000000"										
stclvs	8	 cr5	 [r9]	 #-0										
cmpvs	r3	 pc	 asr r4											
strbtmi	r6	 [r5]	 -r3	 ror #16										
ldmdavs	r3!	 {r2	 r3	 r5	 r6	 r8	 sl	 ip	 sp	 lr}^				
		"; <UNDEFINED> instruction: 0x676e6152"												
ldmdbvs	r8	 {r0	 r2	 r5	 r6}^									
cdpvs	15	4	 cr5	 cr9	 cr12	 {3}								
stmdapl	r0	 {r0	 r1	 r4	 r5	 r9	 ip	 sp}						
mrrcmi	12	6	 r6	 pc	 cr9	"; <UNPREDICTABLE>"								
cmpvs	r3	 r1	 lsr r9											
stmdbmi	r5!	 {r0	 r1	 r5	 r6	 fp	 sp	 lr}^						
stclvs	6	 cr7	 [r1]	 #-440	"; 0xfffffe48"									
strbtvc	r6	 [r1]	 #-1129	"; 0xfffffb97"										
ldmdbvs	r8	 {r0	 r2	 r5	 r6}^									
cmpcc	ip	 ip	 ror #30											
cmnvs	r1	 #68	6	"; 0x10000001"										
cfstr64vs	mvdx6	 [r6]	 {104}	"; 0x68"										
rsbeq	r7	 r8	 r5	 ror r3										
svcpl	0x006c6958													
cmpvs	r3	 ip	 asr #4											
cmnpl	r5	 #6488064	"; 0x630000"											
ldrbvs	r6	 [r2	 #-3956]!	"; 0xfffff08c"										
strbvs	r6	 [lr	 #-2380]!	"; 0xfffff6b4"										
stclvs	8,00E+00	 cr5	 [r9]	 #-0										
ldrtmi	r4	 [r1]	 #-3167	"; 0xfffff3a1"										
stmdavs	r3!	 {r0	 r1	 r6	 r8	 sp	 lr}^							
strbtvc	r4	 [lr]	 -r5	 ror #18										
strbtvs	r6	 [r9]	 #-3169	"; 0xfffff39f"										
rsbeq	r7	 r5	 r1	 ror #8										
svcpl	0x006c6958													
movtmi	r3	 #37196	"; 0x914c"											
strbvs	r6	 [r8	 #-865]!	"; 0xfffffc9f"										
cmnvs	r6	 r9	 asr #28											
cmnvs	r4	 ip	 ror #18											
stmdbvs	ip	 {r2	 r4	 r5	 r6	 r8	 sl	 sp	 lr}^					
stmdapl	r0	 {r1	 r2	 r3	 r5	 r6	 r8	 sl	 sp	 lr}				
mrrcmi	12	6	 r6	 pc	 cr9	"; <UNPREDICTABLE>"								
cmpvs	r3	 r1	 lsr r4											
strbtmi	r6	 [r5]	 -r3	 ror #16										
ldmdavs	r3!	 {r2	 r3	 r5	 r6	 r8	 sl	 ip	 sp	 lr}^				
strbvs	r6	 [lr	 #-2380]!	"; 0xfffff6b4"										
teqmi	r2	 #0	24											
strbvs	r5	 [r5	 -r3	 asr #4]!										
stclvs	8	 cr5	 [r9]	 #-0										
cmpvs	r3	 pc	 asr r4											
strbtmi	r6	 [r5]	 -r3	 ror #16										
ldmdavs	r3!	 {r2	 r3	 r5	 r6	 r8	 sl	 ip	 sp	 lr}^				
stclvs	8,00E+00	 cr5	 [r9]	 #-0										
cmpvs	r3	 pc	 asr r4											
strbtmi	r6	 [r5]	 -r3	 ror #16										
ldmdavs	r3!	 {r2	 r3	 r5	 r6	 r8	 sl	 ip	 sp	 lr}^				
strbvs	r6	 [lr	 #-2380]!	"; 0xfffff6b4"										
stclvs	8	 cr5	 [r9]	 #-0										
ldmdbmi	r1!	 {r0	 r1	 r2	 r3	 r4	 r6	 sl	 fp	 lr}				
stmdavs	r3!	 {r0	 r1	 r6	 r8	 sp	 lr}^							
cmnvs	lr	 r5	 ror #10											
rsbeq	r6	 r5	 r2	 ror #24										
svcpl	0x006c6958													
movtmi	r3	 #37196	"; 0x914c"											
strbvs	r6	 [r8	 #-865]!	"; 0xfffffc9f"										
cmnvs	r3	 r4	 asr #18											
rsbeq	r6	 r5	 r2	 ror #24										
svcpl	0x006c6958													
cmpvs	r3	 ip	 asr #4											
stmdbmi	r5!	 {r0	 r1	 r5	 r6	 fp	 sp	 lr}^						
stclvs	6	 cr7	 [r1]	 #-440	"; 0xfffffe48"									
strbtvc	r6	 [r1]	 #-1129	"; 0xfffffb97"										
ldrbvs	r0	 [r4	 #-101]!	"; 0xffffff9b"										
strbtvs	r7	 [r1]	 #-109	"; 0xffffff93"										
ldmdbvs	r8	 {r1	 r4	 r5	 r6}^									
subcc	r5	 ip	 #108	30	"; 0x1b0"									
stmdavs	r3!	 {r0	 r1	 r6	 r8	 sp	 lr}^							
strbtvc	r4	 [lr]	 -r5	 ror #18										
strbtvs	r6	 [r9]	 #-3169	"; 0xfffff39f"										
rsbpl	r7	 r5	 #1627389952	"; 0x61000000"										
strbvs	r6	 [r7	 #-3681]!	"; 0xfffff19f"										
stclvs	8	 cr5	 [r9]	 #-0										
cmpvs	r3	 pc	 asr r9											
stmdbmi	r5!	 {r0	 r1	 r5	 r6	 fp	 sp	 lr}^						
stclvs	6	 cr7	 [r1]	 #-440	"; 0xfffffe48"									
strbtvc	r6	 [r1]	 #-1129	"; 0xfffffb97"										
ldmdbvs	r8	 {r0	 r2	 r5	 r6}^									
subcc	r5	 ip	 #108	30	"; 0x1b0"									
stmdavs	r3!	 {r0	 r1	 r6	 r8	 sp	 lr}^							
cmnvs	lr	 r5	 ror #10											
rsbeq	r6	 r5	 r2	 ror #24										
strbtvc	r6	 [lr]	 #-2421	"; 0xfffff68b"										
ldrbvc	r3	 [pc]	 #-563	"; 10ef8 <SLCRUnlockKey+0x2feb>"										
stclvs	8	 cr5	 [r9]	 #-0										
cmpvs	r3	 pc	 asr r4											
stmdbmi	r5!	 {r0	 r1	 r5	 r6	 fp	 sp	 lr}^						
stclvs	6	 cr7	 [r1]	 #-440	"; 0xfffffe48"									
strbtvc	r6	 [r1]	 #-1129	"; 0xfffffb97"										
ldmdbvs	r8	 {r0	 r2	 r5	 r6}^									
cmpcc	ip	 ip	 ror #30											
cmnvs	r1	 #68	6	"; 0x10000001"										
cdpvs	5	4	 cr6	 cr9	 cr8	 {3}								
stmdbvs	ip!	 {r1	 r2	 r4	 r5	 r6	 r8	 sp	 lr}^					
ldrbvs	r6	 [r4	 #-356]!	"; 0xfffffe9c"										
strbvs	r6	 [lr	 #-2380]!	"; 0xfffff6b4"										
stclvs	8	 cr5	 [r9]	 #-0										
cmpvs	r3	 pc	 asr r9											
stmdbmi	r5!	 {r0	 r1	 r5	 r6	 fp	 sp	 lr}^						
stclvs	6	 cr7	 [r1]	 #-440	"; 0xfffffe48"									
strbtvc	r6	 [r1]	 #-1129	"; 0xfffffb97"										
cdpvs	12	6	 cr4	 cr9	 cr5	 {3}								
ldmdbvs	r8	 {r0	 r2	 r5	 r6}^									
subcc	r5	 ip	 #108	30	"; 0x1b0"									
strbtvc	r7	 [r9]	 #-599	"; 0xfffffda9"										
rsbvs	r4	 r5	 #1694498816	"; 0x65000000"										
strbvc	r6	 [r3]	 #-1909	"; 0xfffff88b"										
stmdapl	r0	 {r1	 r4	 r5	 r6	 sl	 fp	 sp	 lr}					
mrrcmi	12	6	 r6	 pc	 cr9	"; <UNPREDICTABLE>"								
cmnvs	r1	 #-939524096	"; 0xc8000000"											
cfstr64vs	mvdx6	 [r6]	 {104}	"; 0x68"										
rsbeq	r7	 r8	 r5	 ror r3										
svcpl	0x006c6958													
movtmi	r3	 #16716	"; 0x414c"											
strbvs	r6	 [r8	 #-865]!	"; 0xfffffc9f"										
cmnvs	r6	 r9	 asr #28											
cmnvs	r4	 ip	 ror #18											
cmpvs	r2	 r4	 ror r5											
rsbeq	r6	 r5	 lr	 ror #14										
svcpl	0x006c6958													
cmnvs	r1	 #603979777	"; 0x24000001"											
cdpvs	5	4	 cr6	 cr5	 cr8	 {3}								
strbvs	r6	 [ip	 #-609]!	"; 0xfffffd9f"										
stclvs	8	 cr5	 [r9]	 #-0										
ldrbtvc	r4	 [r5]	 #-3935	"; 0xfffff0a1"										
andvc	r3	 r0	 #805306371	"; 0x30000003"										
rsbeq	r6	 ip	 r6	 ror r1										
svcpl	0x006c6958													
movtmi	r3	 #16716	"; 0x414c"											
strbvs	r6	 [r8	 #-865]!	"; 0xfffffc9f"										
rsbvc	r7	 pc	 #1392508928	"; 0x53000000"										
cdpvs	12	6	 cr4	 cr9	 cr5	 {3}								
cmpvs	r6	 r5	 rrx											
rsbeq	r7	 r5	 ip	 ror #10										
cmnvs	r1	 #1929379840	"; 0x73000000"											
ldmdbvs	r3!	 {r0	 r1	 r3	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^		
stmdapl	r0	 {r1	 r3	 r4	 r5	 r6	 r8	 sl	 sp	 lr}				
mrrcmi	12	6	 r6	 pc	 cr9	"; <UNPREDICTABLE>"								
cmpvs	r3	 r1	 lsr r9											
stmdbmi	r5!	 {r0	 r1	 r5	 r6	 fp	 sp	 lr}^						
stclvs	6	 cr7	 [r1]	 #-440	"; 0xfffffe48"									
strbtvc	r6	 [r1]	 #-1129	"; 0xfffffb97"										
cdpvs	2	6	 cr5	 cr1	 cr5	 {3}								
svcpl	0x00006567													
cmnvs	r1	 #1929379840	"; 0x73000000"											
cmpvs	r7	 fp	 rrx											
strbtvs	r4	 [lr]	 #-2425	"; 0xfffff687"										
stmdapl	r0	 {r0	 r2	 r5	 r6	 fp	 ip	 sp	 lr}					
mrrcmi	1,20E+01	6	 r6	 pc	 cr9	"; <UNPREDICTABLE>"								
cmnvs	r1	 #-939524096	"; 0xc8000000"											
ldmdbvc	r3	 {r3	 r5	 r6	 r8	 sl	 sp	 lr}^						
stmdapl	r0	 {r1	 r2	 r3	 r5	 r6	 r8	 r9	 sp	 lr}				
ldrbmi	r6	 [pc	 #-3177]	"; 103a3 <SLCRUnlockKey+0x2496>"										
rsbvc	r6	 r5	 r8	 ror r3										
mcrvs	9	3	 r6	 cr15	 cr4	 {3}								
stmdbvs	r7!	 {r1	 r4	 r6	 r8	 sl	 sp	 lr}^						
rsbvc	r7	 r5	 #1929379840	"; 0x73000000"										
strbtvs	r6	 [lr]	 #-328	"; 0xfffffeb8"										
rsbseq	r6	 r2	 ip	 ror #10										
stclmi	9	 cr6	 [r5]	 #-272	"; 0xfffffef0"									
rsbseq	r6	 r0	 pc	 ror #30										
strbvs	r7	 [r3	 #-2149]!	"; 0xfffff79b"										
svcvs	0x00697470													
strbtvs	r5	 [r9]	 #-3950	"; 0xfffff092"										
stclvs	8	 cr5	 [r9]	 #-0										
ldrbvs	r5	 [r2	 #-95]!	"; 0xffffffa1"										
cmnvs	r4	 #427819008	"; 0x19800000"											
svcvs	0x00624168													
hvcvs	34626	"; 0x8742"												
strbvs	r6	 [ip	 #-1134]!	"; 0xfffffb92"										
hvcvs	24578	"; 0x6002"												
cmnpl	r4	 #29952	"; 0x7500"											
ldrbvc	r6	 [r4	 #-372]!	"; 0xfffffe8c"										
ldmdbvs	r8	 {r0	 r1	 r4	 r5	 r6}^								
stmdavc	r5	 {r2	 r3	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
ldrbtvc	r6	 [r0]	 #-1379	"; 0xfffffa9d"										
rsbpl	r6	 lr	 #420	"; 0x1a4"										
strbtvc	r6	 [pc]	 -r5	 ror #26										
cdpvs	8	6	 cr4	 cr1	 cr5	 {3}								
rsbvc	r6	 r5	 #100	24	"; 0x6400"									
stclvs	3	 cr4	 [r1]	 #-0										
cmnvs	r1	 #108	4	"; 0xc0000006"										
strbtvs	r5	 [r5]	 -fp	 ror #4										
stclvs	8	 cr5	 [r9]	 #-0										
strbtvc	r4	 [r1]	 #-1119	"; 0xfffffba1"										
svcvs	0x00624161													
hvcvs	34626	"; 0x8742"												
strbvs	r6	 [ip	 #-1134]!	"; 0xfffffb92"										
ldmdbvs	r8	 {r1	 r4	 r5	 r6}^									
stmdavc	r5	 {r2	 r3	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
ldrbtvc	r6	 [r0]	 #-1379	"; 0xfffffa9d"										
cdpmi	15	6	 cr6	 cr14	 cr9	 {3}								
stmdami	ip!	 {r0	 r2	 r4	 r5	 r6	 sl	 fp	 sp	 lr}^				
stclvs	14	 cr6	 [r4]	 #-388	"; 0xfffffe7c"									
stmdapl	r0	 {r0	 r2	 r5	 r6	 r9	 ip	 sp	 lr}					
ldrbmi	r6	 [pc	 #-3177]	"; 1044f <SLCRUnlockKey+0x2542>"										
rsbvc	r6	 r5	 r8	 ror r3										
mcrvs	9	3	 r6	 cr15	 cr4	 {3}								
strbtvc	r6	 [r9]	 #-3657	"; 0xfffff1b7"										
stclvs	8,00E+00	 cr7	 [r9]	 #-0										
cmnvs	r8	 #398458880	"; 0x17c00000"											
ldmdbvs	r4!	 {r0	 r2	 r5	 r6	 ip	 sp	 lr}^						
teqvs	lr	 #1776	"; 0x6f0"											
strbpl	r4	 [pc	 -r0	 lsl #24]!										
rsbeq	r7	 r4	 pc	 ror #4										
rsbvc	r6	 r4	 #1090519040	"; 0x41000000"										
stclvs	8	 cr5	 [r9]	 #-0										
cmncc	lr	 pc	 asr r9											
subeq	r4	 r5	 r6	 lsr r2										
svcvs	0x00576948													
stmdapl	r0	 {r1	 r4	 r5	 r6	 sl	 sp	 lr}						
svcmi	0x005f6c69													
		"; <UNDEFINED> instruction: 0x36317475"												
stmdapl	r0	 {r1	 r6	 r8	 sl	 lr}								
ldrbmi	r6	 [pc	 #-3177]	"; 1049b <SLCRUnlockKey+0x258e>"										
cmnvs	r9	 lr	 ror #8											
cmnvs	r7	 lr	 ror #6											
eorseq	r3	 r6	 r0	 ror r1										
svcpl	0x006c6958													
stmdbvs	r4!	 {r0	 r2	 r6	 r9	 sl	 fp	 sp	 lr}^					
ldrbvc	r6	 [r3	 -r1	 ror #28]										
eorscc	r7	 r3	 #97	"; 0x61"										
stclvs	8	 cr5	 [r9]	 #-0										
ldrbtvc	r4	 [r5]	 #-3935	"; 0xfffff0a1"										
strbmi	r3	 [r2	 #-563]	"; 0xfffffdcd"										
stclvs	8	 cr5	 [r9]	 #-0										
ldrbtvc	r4	 [r5]	 #-3935	"; 0xfffff0a1"										
stmdavc	r0	 {r0	 r4	 r5	 r9	 sl	 ip	 sp}						
ldmdbvs	pc	 {r0	 r3	 r5	 r6	 sl	 fp	 sp	 lr}^	"; <UNPREDICTABLE>"				
rsbeq	r2	 r3	 pc	 ror #28										
svcpl	0x006c6958													
ldrtcc	r6	 [r1]	 -r9	 asr #28										
stclvs	8	 cr5	 [r9]	 #-0										
cmncc	lr	 #1556480	"; 0x17c000"											
subeq	r4	 r5	 r2	 lsr r2										
cmnmi	r4	 pc	 asr #10											
ldrbvs	r6	 [r2	 #-1124]!	"; 0xfffffb9c"										
stmdapl	r0	 {r0	 r1	 r4	 r5	 r6	 r8	 r9	 ip	 sp	 lr}			
svcmi	0x005f6c69													
eorseq	r7	 r8	 r5	 ror r4										
svcpl	0x006c6958													
eorseq	r6	 r8	 r9	 asr #28										
strbtvc	r6	 [lr]	 #-2421	"; 0xfffff68b"										
rsbseq	r5	 r4	 r8	 lsr pc										
strbtvc	r6	 [lr]	 #-2421	"; 0xfffff68b"										
ldrbvc	r3	 [pc]	 #-1585	"; 11180 <SLCRUnlockKey+0x3273>"										
ldmdbvs	r4!	 {fp	 ip	 lr}^										
stmdavc	r0	 {r0	 r2	 r3	 r5	 r6	 r8	 sl	 sp	 lr}				
strbvs	r6	 [sp	 #-2420]!	"; 0xfffff68c"										
teqvs	lr	 #24320	"; 0x5f00"											
ldmdbvs	r4	 {fp	 ip	 lr}^										
ldrbmi	r6	 [pc	 -sp	 ror #10]										
ldmdbvs	r4	 {r0	 r2	 r5	 r6	 sl	 ip	 sp	 lr}^					
stmdavs	r0	 {r0	 r2	 r3	 r5	 r6	 r8	 sl	 sp	 lr}				
rsbeq	r6	 r8	 r9	 ror #14										
cfstrdvs	mvd5	 [r9	 #-352]!	"; 0xfffffea0"										
ldrbvs	r5	 [r3	 #-3941]	"; 0xfffff09b"										
cfstrdvs	mvd5	 [r9	 #-464]!	"; 0xfffffe30"										
ldrbpl	r0	 [r8]	 #-101	"; 0xffffff9b"										
rsbeq	r6	 r5	 r9	 ror #26										
strbtvc	r7	 [r1]	 #-1139	"; 0xfffffb8d"										
svcpl	0x00007375													
strbtvc	r7	 [r9]	 #-2149	"; 0xfffff79b"										
svcpl	0x0000632e													
strbtvc	r7	 [r9]	 #-2149	"; 0xfffff79b"										
bcc	10d0d24 <__undef_stack+0xfbed64>													
svcvs	0x00532820													
strbvs	r7	 [r3	 #-629]!	"; 0xfffffd8b"										
teqmi	r0	 #1867776	"; 0x1c8000"											
rsbmi	r6	 r5	 #1862270976	"; 0x6f000000"										
stmdavs	r3!	 {r0	 r2	 r5	 r6	 r9	 sl	 fp	 sp	 lr}^				
strbtvc	r4	 [r9]	 #-3104	"; 0xfffff3e0"										
eorscc	r2	 r2	 r5	 rrx										
eorcc	r3	 lr	 r1	 lsr r4										
eorscc	r2	 r2	 #3392	"; 0xd40"										
cdpcs	0	3	 cr2	 cr4	 cr9	 {1}								
eorscs	r2	 r3	 r8	 lsr lr										
ldrtcc	r3	 [r1]	 #-50	"; 0xffffffce"										
eorscc	r3	 r2	 r0	 lsr r3										
rsbsvc	r2	 r0	 #32	16	"; 0x200000"									
sfmvs	f7	2	 [r5]	 #-404	"; 0xfffffe6c"									
ldrbvs	r6	 [r3	 #-357]!	"; 0xfffffe9b"										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 ip	 lsl r0										
andeq	r0	 r0	 r0											
andseq	r0	 r0	 r8	 asr r5										
andeq	r0	 r0	 r4	 ror #3										
tsthi	r8	 #1056	"; 0x420"											
strhi	r8	 [r5	 #-1030]	"; 0xfffffbfa"										
strhi	r8	 [r3	 -r4	 lsl #12]										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 ip	 lsl r0										
andeq	r0	 r0	 r0	 lsr r0										
andseq	r0	 r0	 ip	 lsr r7										
andeq	r0	 r0	 r8	 lsr #4										
tsthi	r8	 #1056	"; 0x420"											
strhi	r8	 [r5	 #-1030]	"; 0xfffffbfa"										
strhi	r8	 [r3	 -r4	 lsl #12]										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 ip	 lsl r0										
andeq	r0	 r0	 r0	 rrx										
andseq	r0	 r0	 r4	 ror #18										
andeq	r0	 r0	 r0	 lsl #4										
ldrhi	r0	 [r8]	 #-3650	"; 0xfffff1be"										
strhi	r8	 [r5]	 -r6	 lsl #10										
stmdahi	r3	 {r2	 r8	 r9	 sl	 pc}								
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 r0	 lsr #32										
muleq	r0	 r0	 r0											
andseq	r0	 r0	 r4	 ror #22										
		"; <UNDEFINED> instruction: 0x000003b0"												
strthi	r0	 [r0]	 #-3652	"; 0xfffff1bc"										
strhi	r8	 [r7]	 -r8	 lsl #10										
stmdahi	r5	 {r1	 r2	 r8	 r9	 sl	 pc}							
bhi	e24d4 <SLCRL2cRamConfig+0xc22d2>													
andeq	r8	 r1	 r2	 lsl #22										
andeq	r0	 r0	 ip											
muleq	r0	 r0	 r0											
andseq	r0	 r0	 r4	 lsl pc										
andeq	r0	 r0	 r8	 lsr r0										
andeq	r0	 r0	 r0	 lsr #32										
muleq	r0	 r0	 r0											
andseq	r0	 r0	 ip	 asr #30										
ldrdeq	r0	 [r0]	 -r4											
strthi	r0	 [r0]	 #-3652	"; 0xfffff1bc"										
strhi	r8	 [r7]	 -r8	 lsl #10										
stmdahi	r5	 {r1	 r2	 r8	 r9	 sl	 pc}							
bhi	e2508 <SLCRL2cRamConfig+0xc2306>													
andeq	r8	 r1	 r2	 lsl #22										
andeq	r0	 r0	 r4	 lsr #32										
muleq	r0	 r0	 r0											
andseq	r1	 r0	 r0	 lsr #8										
andeq	r0	 r0	 r8	 asr #4										
strthi	r0	 [r0]	 #-3650	"; 0xfffff1be"										
strhi	r8	 [r7]	 -r8	 lsl #10										
stmdahi	r5	 {r1	 r2	 r8	 r9	 sl	 pc}							
bhi	e252c <SLCRL2cRamConfig+0xc232a>													
strmi	r8	 [r1]	 #-2818	"; 0xfffff4fe"										
andeq	fp	 r1	 lr											
andeq	r0	 r0	 r4	 lsr #32										
muleq	r0	 r0	 r0											
andseq	r1	 r0	 r8	 ror #12										
ldrdeq	r0	 [r0]	 -r0	"; <UNPREDICTABLE>"										
strthi	r0	 [r0]	 #-3650	"; 0xfffff1be"										
strhi	r8	 [r7]	 -r8	 lsl #10										
stmdahi	r5	 {r1	 r2	 r8	 r9	 sl	 pc}							
bhi	e2554 <SLCRL2cRamConfig+0xc2352>													
strmi	r8	 [r1]	 #-2818	"; 0xfffff4fe"										
andeq	ip	 r1	 lr	 lsl #16										
andeq	r0	 r0	 r4	 lsr #32										
muleq	r0	 r0	 r0											
andseq	r1	 r0	 r8	 lsr ip										
muleq	r0	 r0	 r3											
strthi	r0	 [r0]	 #-3656	"; 0xfffff1b8"										
strhi	r8	 [r7]	 -r8	 lsl #10										
stmdahi	r5	 {r1	 r2	 r8	 r9	 sl	 pc}							
bhi	e257c <SLCRL2cRamConfig+0xc237a>													
andmi	r8	 r1	 #2048	"; 0x800"										
andeq	r2	 r0	 lr	 lsl #16										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 r4	 lsr #32										
andeq	r0	 r0	 r0	 ror r1										
andseq	r1	 r0	 r8	 asr #31										
andeq	r0	 r0	 r8	 ror #8										
strthi	r0	 [r4]	 #-3656	"; 0xfffff1b8"										
strhi	r8	 [r8]	 -r9	 lsl #10										
stmdahi	r6	 {r0	 r1	 r2	 r8	 r9	 sl	 pc}						
bhi	1225b8 <__undef_stack+0x105f8>													
vmlahi.f64	d8	 d2	 d3											
andmi	r4	 lr	 r1	 lsl #4										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 r8	 lsl r0										
andeq	r0	 r0	 r8	 lsr #3										
		"; <UNDEFINED> instruction: 0x001038b8"												
andeq	r0	 r0	 r8	 lsr #2										
cdphi	14	0	 cr0	 cr4	 cr2	 {2}								
stmdahi	lr	 {r0	 r9	 sl	 lr}									
andeq	r0	 r0	 r3											
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0,00E+00	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 ip											
ldrdeq	r0	 [r0]	 -r4											
andseq	r2	 r0	 r0	 lsr r4										
andeq	r0	 r0	 r4											
andeq	r0	 r0	 r4	 lsl r0										
ldrdeq	r0	 [r0]	 -r4											
andseq	r2	 r0	 r4	 lsr r4										
andeq	r0	 r0	 r0	 lsl r0										
movwhi	r0	 #36418	"; 0x8e42"											
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
ldrdeq	r0	 [r0]	 -r4											
andseq	r2	 r0	 r4	 asr #8										
andeq	r0	 r0	 r4											
andeq	r0	 r0	 ip											
ldrdeq	r0	 [r0]	 -r4											
andseq	r2	 r0	 r8	 asr #8										
andeq	r0	 r0	 r4											
andeq	r0	 r0	 r4	 lsl r0										
ldrdeq	r0	 [r0]	 -r4											
andseq	r2	 r0	 ip	 asr #8										
andeq	r0	 r0	 r0	 lsl r0										
movwhi	r0	 #36418	"; 0x8e42"											
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 r4	 asr #4										
andseq	r2	 r0	 ip	 asr r4										
andeq	r0	 r0	 ip	 lsl r0										
movwhi	r0	 #36418	"; 0x8e42"											
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 r4	 asr #4										
andseq	r2	 r0	 r8	 ror r4										
andeq	r0	 r0	 ip	 lsl r0										
movwhi	r0	 #36418	"; 0x8e42"											
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 r4	 asr #4										
mulseq	r0	 r4	 r4											
andeq	r0	 r0	 ip	 lsl r0										
movwhi	r0	 #36418	"; 0x8e42"											
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 r4	 asr #4										
		"; <UNDEFINED> instruction: 0x001024b0"												
andeq	r0	 r0	 ip	 lsl r0										
movwhi	r0	 #36418	"; 0x8e42"											
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 r4	 asr #4										
andseq	r2	 r0	 ip	 asr #9										
andeq	r0	 r0	 ip	 lsl r0										
movwhi	r0	 #36418	"; 0x8e42"											
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 r8	 lsl r0										
andeq	r0	 r0	 ip	 asr #5										
andseq	r2	 r0	 r0	 ror #10										
andeq	r0	 r0	 r4	 asr #32										
tsthi	r0	 #1056	"; 0x420"											
strhi	r8	 [r3	 #-1028]	"; 0xfffffbfc"										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 ip	 asr #5										
andseq	r2	 r0	 r4	 lsr #11										
andeq	r0	 r0	 r0	 asr r0										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 ip	 asr #5										
		"; <UNDEFINED> instruction: 0x001025f4"												
andeq	r0	 r0	 r0	 asr #32										
strhi	r0	 [r8]	 #-3650	"; 0xfffff1be"										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 r8	 lsl r0										
andeq	r0	 r0	 ip	 asr #5										
andseq	r2	 r0	 r4	 lsr r6										
andeq	r0	 r0	 r4	 asr #32										
tsthi	r0	 #1056	"; 0x420"											
strhi	r8	 [r3	 #-1028]	"; 0xfffffbfc"										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 ip	 asr #5										
andseq	r2	 r0	 r8	 ror r6										
andeq	r0	 r0	 r8	 asr r0										
andeq	r0	 r0	 ip	 lsl r0										
andeq	r0	 r0	 ip	 asr #5										
		"; <UNDEFINED> instruction: 0x001026d0"												
andeq	r0	 r0	 ip	 lsr #1										
ldrhi	r0	 [r8]	 #-3650	"; 0xfffff1be"										
strhi	r8	 [r5]	 -r6	 lsl #10										
stmdahi	r3	 {r2	 r8	 r9	 sl	 pc}								
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 ip	 asr #5										
andseq	r2	 r0	 ip	 ror r7										
andeq	r0	 r0	 r0	 lsr #32										
strhi	r0	 [r8]	 #-3650	"; 0xfffff1be"										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 ip	 asr #5										
mulseq	r0	 ip	 r7											
andeq	r0	 r0	 r8	 lsl r0										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 ip	 asr #5										
		"; <UNDEFINED> instruction: 0x001027b4"												
andeq	r0	 r0	 r8	 asr #32										
andeq	r0	 r0	 ip	 lsl r0										
andeq	r0	 r0	 ip	 asr #5										
		"; <UNDEFINED> instruction: 0x001027fc"												
muleq	r0	 r4	 r0											
ldrhi	r0	 [r8]	 #-3650	"; 0xfffff1be"										
strhi	r8	 [r5]	 -r6	 lsl #10										
stmdahi	r3	 {r2	 r8	 r9	 sl	 pc}								
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 ip	 asr #5										
mulseq	r0	 r0	 r8											
andeq	r0	 r0	 r8	 lsl r0										
movwhi	r0	 #36418	"; 0x8e42"											
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 ip	 asr #5										
andseq	r2	 r0	 r8	 lsr #17										
andeq	r0	 r0	 r8	 lsl r0										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 ip	 asr #5										
andseq	r2	 r0	 r0	 asr #17										
andeq	r0	 r0	 r8	 asr #32										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 ip	 asr #5										
andseq	r2	 r0	 r8	 lsl #18										
andeq	r0	 r0	 r8	 lsl r0										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 ip	 asr #5										
andseq	r2	 r0	 r0	 lsr #18										
andeq	r0	 r0	 ip	 lsl r0										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 ip	 asr #5										
andseq	r2	 r0	 ip	 lsr r9										
andeq	r0	 r0	 ip	 lsl r0										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 ip	 asr #5										
andseq	r2	 r0	 r8	 asr r9										
andeq	r0	 r0	 r8	 lsl r0										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 ip	 asr #5										
andseq	r2	 r0	 r0	 ror r9										
andeq	r0	 r0	 r8	 lsl r0										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 ip	 asr #5										
andseq	r2	 r0	 r8	 lsl #19										
andeq	r0	 r0	 r8	 asr #32										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 ip	 asr #5										
		"; <UNDEFINED> instruction: 0x001029d0"												
andeq	r0	 r0	 r0	 asr #32										
movwhi	r0	 #36422	"; 0x8e46"											
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 ip	 asr #5										
andseq	r2	 r0	 r0	 lsl sl										
andeq	r0	 r0	 r0	 lsr #32										
strhi	r0	 [r8]	 #-3650	"; 0xfffff1be"										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 ip	 asr #5										
andseq	r2	 r0	 r0	 lsr sl										
andeq	r0	 r0	 r0	 lsr r0										
strhi	r0	 [r8]	 #-3650	"; 0xfffff1be"										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 ip	 asr #5										
andseq	r2	 r0	 r0	 ror #20										
strheq	r0	 [r0]	 -r0	"; <UNPREDICTABLE>"										
strhi	r0	 [r8]	 #-3650	"; 0xfffff1be"										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 ip	 asr #5										
andseq	r2	 r0	 r0	 lsl fp										
andeq	r0	 r0	 r0	 lsl r0										
movwhi	r0	 #36418	"; 0x8e42"											
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 ip	 asr #5										
andseq	r2	 r0	 r0	 lsr #22										
andeq	r0	 r0	 ip	 lsl r0										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 ip	 asr #5										
andseq	r2	 r0	 ip	 lsr fp										
andeq	r0	 r0	 ip	 lsl r0										
movwhi	r0	 #36422	"; 0x8e46"											
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 r8	 lsl r0										
andeq	r0	 r0	 ip	 asr #5										
andseq	r2	 r0	 r8	 asr fp										
andeq	r0	 r0	 r0	 ror r0										
ldrhi	r0	 [r0]	 #-3650	"; 0xfffff1be"										
strhi	r8	 [r3]	 -r4	 lsl #10										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 ip	 asr #5										
andseq	r2	 r0	 r8	 asr #23										
andeq	r0	 r0	 r4	 rrx										
strhi	r0	 [r8]	 #-3654	"; 0xfffff1ba"										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 ip	 asr #5										
andseq	r2	 r0	 ip	 lsr #24										
andeq	r0	 r0	 r0	 lsr #32										
strhi	r0	 [r8]	 #-3650	"; 0xfffff1be"										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 ip	 asr #5										
andseq	r2	 r0	 ip	 asr #24										
andeq	r0	 r0	 r0	 asr #32										
movwhi	r0	 #36418	"; 0x8e42"											
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 ip	 asr #5										
andseq	r2	 r0	 ip	 lsl #25										
andeq	r0	 r0	 ip	 lsl r0										
movwhi	r0	 #36418	"; 0x8e42"											
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 ip	 asr #5										
andseq	r2	 r0	 r8	 lsr #25										
andeq	r0	 r0	 r4	 lsr #32										
movwhi	r0	 #36418	"; 0x8e42"											
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 ip	 asr #5										
andseq	r2	 r0	 ip	 asr #25										
andeq	r0	 r0	 r0	 lsr r0										
strhi	r0	 [r8]	 #-3650	"; 0xfffff1be"										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip	 lsl r0										
andeq	r0	 r0	 ip	 asr #5										
		"; <UNDEFINED> instruction: 0x00102cfc"												
andeq	r0	 r0	 r4	 lsl r1										
tsthi	r8	 #1056	"; 0x420"											
strhi	r8	 [r5	 #-1030]	"; 0xfffffbfa"										
strhi	r8	 [r3	 -r4	 lsl #12]										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 r8	 lsl r0										
andeq	r0	 r0	 ip	 asr #5										
andseq	r2	 r0	 r0	 lsl lr										
andeq	r0	 r0	 r8	 rrx										
ldrhi	r0	 [r0]	 #-3650	"; 0xfffff1be"										
strhi	r8	 [r3]	 -r4	 lsl #10										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip	 lsl r0										
andeq	r0	 r0	 ip	 asr #5										
andseq	r2	 r0	 r8	 ror lr										
andeq	r0	 r0	 r0	 lsl #1										
tsthi	r8	 #1056	"; 0x420"											
strhi	r8	 [r5	 #-1030]	"; 0xfffffbfa"										
strhi	r8	 [r3	 -r4	 lsl #12]										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 ip	 asr #5										
		"; <UNDEFINED> instruction: 0x00102ef8"												
andeq	r0	 r0	 ip	 lsl r0										
movwhi	r0	 #36422	"; 0x8e46"											
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0,00E+00	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 ip	 lsl r6										
andseq	r2	 r0	 r4	 lsl pc										
andeq	r0	 r0	 r4											
andeq	r0	 r0	 ip											
andeq	r0	 r0	 ip	 lsl r6										
andseq	r2	 r0	 r8	 lsl pc										
andeq	r0	 r0	 r8											
andeq	r0	 r0	 ip											
andeq	r0	 r0	 ip	 lsl r6										
andseq	r2	 r0	 r0	 lsr #30										
andeq	r0	 r0	 r8											
andeq	r0	 r0	 ip											
andeq	r0	 r0	 ip	 lsl r6										
andseq	r2	 r0	 r8	 lsr #30										
andeq	r0	 r0	 r4											
andeq	r0	 r0	 ip											
andeq	r0	 r0	 ip	 lsl r6										
andseq	r2	 r0	 ip	 lsr #30										
andeq	r0	 r0	 r8	 lsl r0										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 ip	 lsl r6										
andseq	r2	 r0	 r4	 asr #30										
andeq	r0	 r0	 r4	 lsr #32										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 ip	 lsl #13										
andseq	r2	 r0	 r8	 ror #30										
andeq	r0	 r0	 r8											
andeq	r0	 r0	 ip											
andeq	r0	 r0	 ip	 lsl #13										
andseq	r2	 r0	 r0	 ror pc										
andeq	r0	 r0	 r8											
andeq	r0	 r0	 ip											
andeq	r0	 r0	 ip	 lsl #13										
andseq	r2	 r0	 r8	 ror pc										
andeq	r0	 r0	 r8											
andeq	r0	 r0	 ip											
andeq	r0	 r0	 ip	 lsl #13										
andseq	r2	 r0	 r0	 lsl #31										
andeq	r0	 r0	 r8											
andeq	r0	 r0	 ip											
andeq	r0	 r0	 ip	 lsl #13										
andseq	r2	 r0	 r8	 lsl #31										
andeq	r0	 r0	 r8											
andeq	r0	 r0	 ip											
andeq	r0	 r0	 ip	 lsl #13										
mulseq	r0	 r0	 pc	"; <UNPREDICTABLE>"										
andeq	r0	 r0	 r8											
andeq	r0	 r0	 ip											
andeq	r0	 r0	 ip	 lsl #13										
mulseq	r0	 r8	 pc	"; <UNPREDICTABLE>"										
andeq	r0	 r0	 r0	 lsl r0										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 ip	 lsl #13										
andseq	r2	 r0	 r8	 lsr #31										
andeq	r0	 r0	 r4	 lsr #32										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 ip	 lsl #13										
andseq	r2	 r0	 ip	 asr #31										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 ip											
andeq	r0	 r0	 ip	 lsl #13										
		"; <UNDEFINED> instruction: 0x00102fd8"												
andeq	r0	 r0	 r4	 lsr #32										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 ip	 lsl #13										
		"; <UNDEFINED> instruction: 0x00102ffc"												
andeq	r0	 r0	 ip											
andeq	r0	 r0	 ip											
andeq	r0	 r0	 ip	 lsl #13										
andseq	r3	 r0	 r8											
andeq	r0	 r0	 r0	 lsr #32										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 r8	 lsl r0										
andeq	r0	 r0	 ip	 asr r7										
andseq	r3	 r0	 r8	 lsr #32										
andeq	r0	 r0	 r0	 asr r0										
ldrhi	r0	 [r0]	 #-3650	"; 0xfffff1be"										
strhi	r8	 [r3]	 -r4	 lsl #10										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 r8	 lsl r0										
andeq	r0	 r0	 ip	 asr r7										
andseq	r3	 r0	 r8	 ror r0										
andeq	r0	 r0	 r0	 asr r0										
ldrhi	r0	 [r0]	 #-3650	"; 0xfffff1be"										
strhi	r8	 [r3]	 -r4	 lsl #10										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r1]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r4	 lsr #15										
andseq	r3	 r0	 r8	 lsl #2										
andeq	r0	 r0	 ip	 ror #3										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0,00E+00	 cr0	 [r1]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r4	 asr #15										
andseq	r3	 r0	 r4	 lsl r3										
andeq	r0	 r0	 r0	 lsr #4										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 r4	 ror #15										
andseq	r3	 r0	 r8	 asr r5										
andeq	r0	 r0	 r4	 lsr r0										
movwhi	r0	 #36418	"; 0x8e42"											
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 r8	 lsl r0										
andeq	r0	 r0	 ip	 lsl #16										
andseq	r3	 r0	 ip	 lsl #11										
andeq	r0	 r0	 r0	 asr #32										
tsthi	r0	 #1056	"; 0x420"											
strhi	r8	 [r3	 #-1028]	"; 0xfffffbfc"										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0,00E+00	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 r8	 lsl r0										
andeq	r0	 r0	 r8	 lsr r8										
andseq	r3	 r0	 ip	 asr #11										
andeq	r0	 r0	 ip	 ror r0										
ldrhi	r0	 [r0]	 #-3650	"; 0xfffff1be"										
strhi	r8	 [r3]	 -r4	 lsl #10										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r4	 ror #16										
andseq	r3	 r0	 r0	 ror #19										
andeq	r0	 r0	 ip	 lsl r0										
andeq	r0	 r0	 r4	 lsr #32										
andeq	r0	 r0	 r4	 ror #16										
andseq	r3	 r0	 r8	 asr #12										
andeq	r0	 r0	 r8	 ror #2										
strthi	r0	 [r4]	 #-3654	"; 0xfffff1ba"										
strhi	r8	 [r8]	 -r9	 lsl #10										
stmdahi	r6	 {r0	 r1	 r2	 r8	 r9	 sl	 pc}						
bhi	122cbc <__undef_stack+0x10cfc>													
vmlahi.f64	d8	 d2	 d3											
stmdacc	lr	 {r0	 r9	 lr}										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0,00E+00	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 ip	 lsr #17										
		"; <UNDEFINED> instruction: 0x001037b0"												
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 ip	 lsl r0										
andeq	r0	 r0	 ip	 asr #17										
andseq	r3	 r0	 r4	 asr #15										
strdeq	r0	 [r0]	 -r0	"; <UNPREDICTABLE>"										
ldrhi	r0	 [r4]	 #-3654	"; 0xfffff1ba"										
strhi	r8	 [r4]	 -r5	 lsl #10										
cdphi	7	0	 cr8	 cr2	 cr3	 {0}								
stmdacs	lr	 {r0	 r9	 sl	 lr}									
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 ip											
strdeq	r0	 [r0]	 -ip											
		"; <UNDEFINED> instruction: 0x001038b4"												
andeq	r0	 r0	 r4											
		"; <UNDEFINED> instruction: 0x001038b8"												
andseq	r3	 r0	 r0	 ror #19										
andeq	r0	 r0	 r0	 lsr #32										
andeq	r0	 r0	 r4	 lsr #32										
andeq	r0	 r0	 r8	 lsr #32										
andeq	r0	 r0	 ip	 lsr #32										
andeq	r0	 r0	 r8	 ror #12										
andeq	r0	 r0	 r0	 ror r6										
andeq	r0	 r0	 r4	 ror r6										
andeq	r0	 r0	 ip	 ror r6										
andeq	r0	 r0	 r8	 ror #16										
andeq	r0	 r0	 r4	 ror r8										
andeq	r0	 r0	 r8	 ror r8										
andeq	r0	 r0	 ip	 ror r8										
andeq	r0	 r0	 r8	 ror #18										
andeq	r0	 r0	 ip	 ror #18										
andeq	r0	 r0	 r0	 ror r9										
andeq	r0	 r0	 ip	 ror r9										
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
														
