circuit ALU :
  module ALU :
    input clock : Clock
    input reset : UInt<1>
    input io_operation : UInt<4>
    input io_inputx : UInt<32>
    input io_inputy : UInt<32>
    output io_result : UInt<32>
  
    node _T = eq(io_operation, UInt<1>("h0")) @[alu.scala 25:22]
    node _T_1 = and(io_inputx, io_inputy) @[alu.scala 26:28]
    node _T_2 = eq(io_operation, UInt<1>("h1")) @[alu.scala 28:27]
    node _T_3 = or(io_inputx, io_inputy) @[alu.scala 29:28]
    node _T_4 = eq(io_operation, UInt<2>("h2")) @[alu.scala 31:27]
    node _T_5 = add(io_inputx, io_inputy) @[alu.scala 32:28]
    node _T_6 = tail(_T_5, 1) @[alu.scala 32:28]
    node _T_7 = eq(io_operation, UInt<2>("h3")) @[alu.scala 34:27]
    node _T_8 = sub(io_inputx, io_inputy) @[alu.scala 35:28]
    node _T_9 = tail(_T_8, 1) @[alu.scala 35:28]
    node _T_10 = eq(io_operation, UInt<3>("h4")) @[alu.scala 37:27]
    node _T_11 = asSInt(io_inputx) @[alu.scala 38:29]
    node _T_12 = bits(io_inputy, 4, 0) @[alu.scala 38:48]
    node _T_13 = dshr(_T_11, _T_12) @[alu.scala 38:36]
    node _T_14 = asUInt(_T_13) @[alu.scala 38:55]
    node _T_15 = eq(io_operation, UInt<3>("h5")) @[alu.scala 40:27]
    node _T_16 = lt(io_inputx, io_inputy) @[alu.scala 41:29]
    node _T_17 = eq(io_operation, UInt<3>("h6")) @[alu.scala 43:27]
    node _T_18 = xor(io_inputx, io_inputy) @[alu.scala 44:28]
    node _T_19 = eq(io_operation, UInt<3>("h7")) @[alu.scala 46:27]
    node _T_20 = bits(io_inputy, 4, 0) @[alu.scala 47:40]
    node _T_21 = dshr(io_inputx, _T_20) @[alu.scala 47:28]
    node _T_22 = eq(io_operation, UInt<4>("h8")) @[alu.scala 49:27]
    node _T_23 = asSInt(io_inputx) @[alu.scala 50:29]
    node _T_24 = asSInt(io_inputy) @[alu.scala 50:48]
    node _T_25 = lt(_T_23, _T_24) @[alu.scala 50:36]
    node _T_26 = eq(io_operation, UInt<4>("h9")) @[alu.scala 52:27]
    node _T_27 = bits(io_inputy, 4, 0) @[alu.scala 53:40]
    node _T_28 = dshl(io_inputx, _T_27) @[alu.scala 53:28]
    node _T_29 = eq(io_operation, UInt<4>("ha")) @[alu.scala 55:27]
    node _T_30 = or(io_inputx, io_inputy) @[alu.scala 56:30]
    node _T_31 = not(_T_30) @[alu.scala 56:18]
    node _T_32 = eq(io_operation, UInt<4>("hb")) @[alu.scala 58:27]
    node _T_33 = asSInt(io_inputx) @[alu.scala 59:29]
    node _T_34 = asSInt(io_inputy) @[alu.scala 59:49]
    node _T_35 = geq(_T_33, _T_34) @[alu.scala 59:36]
    node _T_36 = eq(io_operation, UInt<4>("hc")) @[alu.scala 61:27]
    node _T_37 = geq(io_inputx, io_inputy) @[alu.scala 62:29]
    node _T_38 = eq(io_operation, UInt<4>("hd")) @[alu.scala 64:27]
    node _T_39 = eq(io_inputx, io_inputy) @[alu.scala 65:28]
    node _T_40 = eq(io_operation, UInt<4>("he")) @[alu.scala 67:27]
    node _T_41 = neq(io_inputx, io_inputy) @[alu.scala 68:28]
    node _GEN_0 = mux(_T_40, _T_41, UInt<1>("h0")) @[alu.scala 67:42]
    node _GEN_1 = mux(_T_38, _T_39, _GEN_0) @[alu.scala 64:42]
    node _GEN_2 = mux(_T_36, _T_37, _GEN_1) @[alu.scala 61:42]
    node _GEN_3 = mux(_T_32, _T_35, _GEN_2) @[alu.scala 58:42]
    node _GEN_4 = mux(_T_29, _T_31, _GEN_3) @[alu.scala 55:42]
    node _GEN_5 = mux(_T_26, _T_28, _GEN_4) @[alu.scala 52:42]
    node _GEN_6 = mux(_T_22, _T_25, _GEN_5) @[alu.scala 49:42]
    node _GEN_7 = mux(_T_19, _T_21, _GEN_6) @[alu.scala 46:42]
    node _GEN_8 = mux(_T_17, _T_18, _GEN_7) @[alu.scala 43:42]
    node _GEN_9 = mux(_T_15, _T_16, _GEN_8) @[alu.scala 40:42]
    node _GEN_10 = mux(_T_10, _T_14, _GEN_9) @[alu.scala 37:42]
    node _GEN_11 = mux(_T_7, _T_9, _GEN_10) @[alu.scala 34:42]
    node _GEN_12 = mux(_T_4, _T_6, _GEN_11) @[alu.scala 31:42]
    node _GEN_13 = mux(_T_2, _T_3, _GEN_12) @[alu.scala 28:42]
    node _GEN_14 = mux(_T, _T_1, _GEN_13) @[alu.scala 25:37]
    io_result <= bits(_GEN_14, 31, 0) @[alu.scala 26:15 alu.scala 29:15 alu.scala 32:15 alu.scala 35:15 alu.scala 38:15 alu.scala 41:15 alu.scala 44:15 alu.scala 47:15 alu.scala 50:15 alu.scala 53:15 alu.scala 56:15 alu.scala 59:15 alu.scala 62:15 alu.scala 65:15 alu.scala 68:15 alu.scala 71:15]
