Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jan 31 00:40:55 2020
| Host         : DESKTOP-B9VTF8U running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cordic_control_sets_placed.rpt
| Design       : cordic
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             421 |          104 |
| Yes          | No                    | No                     |             193 |           56 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------+----------------------------------+------------------+----------------+
|  Clock Signal  |       Enable Signal       |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------+---------------------------+----------------------------------+------------------+----------------+
|  rst_IBUF_BUFG |                           | clk_IBUF_BUFG                    |                1 |              1 |
|  rst_IBUF_BUFG |                           | PRE_ROT/phase_offset[15]_i_1_n_0 |                1 |              1 |
|  rst_IBUF_BUFG |                           |                                  |                1 |              2 |
|  clk_IBUF_BUFG | GEN[10].STAGE_i.CRD_i/rst |                                  |               56 |            197 |
|  clk_IBUF_BUFG |                           | rst_IBUF_BUFG                    |              102 |            419 |
+----------------+---------------------------+----------------------------------+------------------+----------------+


