verilog xil_defaultlib --include "../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl" --include "../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog" --include "../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl" --include "../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868" \
"../../../bd/design_ocr/ip/design_ocr_processing_system7_0_0/sim/design_ocr_processing_system7_0_0.v" \
"../../../bd/design_ocr/ipshared/5f95/hdl/neural_network_v1_0_S00_AXI.v" \
"../../../bd/design_ocr/ipshared/5f95/hdl/neural_network_v1_0.v" \
"../../../bd/design_ocr/ip/design_ocr_neural_network_0_0/sim/design_ocr_neural_network_0_0.v" \
"../../../bd/design_ocr/ip/design_ocr_clk_wiz_0_0/design_ocr_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_ocr/ip/design_ocr_clk_wiz_0_0/design_ocr_clk_wiz_0_0.v" \
"../../../bd/design_ocr/ip/design_ocr_xbar_0/sim/design_ocr_xbar_0.v" \
"../../../bd/design_ocr/ip/design_ocr_auto_pc_0/sim/design_ocr_auto_pc_0.v" \
"../../../bd/design_ocr/sim/design_ocr.v" \

verilog xil_defaultlib "glbl.v"

nosort
