Analysis & Synthesis report for Lab2_01_fixed
Sun Nov 27 19:55:21 2022
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_0|shift_taps_8uv:auto_generated|altsyncram_ffc1:altsyncram5
 17. Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_0|shift_taps_8uv:auto_generated|cntr_93h:cntr6
 18. Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_1|shift_taps_7uv:auto_generated|altsyncram_dfc1:altsyncram5
 19. Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_1|shift_taps_7uv:auto_generated|cntr_83h:cntr6
 20. Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_2|shift_taps_fuv:auto_generated|altsyncram_tfc1:altsyncram5
 21. Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_2|shift_taps_fuv:auto_generated|cntr_73h:cntr6
 22. Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_3|shift_taps_euv:auto_generated|altsyncram_rfc1:altsyncram5
 23. Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_3|shift_taps_euv:auto_generated|cntr_63h:cntr6
 24. Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_4|shift_taps_duv:auto_generated|altsyncram_pfc1:altsyncram5
 25. Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_4|shift_taps_duv:auto_generated|cntr_53h:cntr6
 26. Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_5|shift_taps_cuv:auto_generated|altsyncram_nfc1:altsyncram5
 27. Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_5|shift_taps_cuv:auto_generated|cntr_43h:cntr6
 28. Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_6|shift_taps_buv:auto_generated|altsyncram_lfc1:altsyncram5
 29. Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_6|shift_taps_buv:auto_generated|cntr_33h:cntr6
 30. Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_7|shift_taps_auv:auto_generated|altsyncram_jfc1:altsyncram5
 31. Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_7|shift_taps_auv:auto_generated|cntr_23h:cntr6
 32. Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_8|shift_taps_9uv:auto_generated|altsyncram_hfc1:altsyncram5
 33. Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_8|shift_taps_9uv:auto_generated|cntr_13h:cntr6
 34. Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_9|shift_taps_guv:auto_generated|altsyncram_gfc1:altsyncram5
 35. Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_9|shift_taps_guv:auto_generated|cntr_03h:cntr6
 36. Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_10|shift_taps_huv:auto_generated|altsyncram_efc1:altsyncram5
 37. Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_10|shift_taps_huv:auto_generated|cntr_a3h:cntr6
 38. Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_11|shift_taps_6uv:auto_generated|altsyncram_bfc1:altsyncram5
 39. Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_11|shift_taps_6uv:auto_generated|cntr_b3h:cntr6
 40. Source assignments for altshift_taps:delayMatch1_reg_rtl_0|shift_taps_5001:auto_generated|altsyncram_9jc1:altsyncram5
 41. Source assignments for altshift_taps:delayMatch1_reg_rtl_0|shift_taps_5001:auto_generated|cntr_c3h:cntr6
 42. Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_12|shift_taps_iuv:auto_generated|altsyncram_qfc1:altsyncram5
 43. Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_12|shift_taps_iuv:auto_generated|cntr_d3h:cntr6
 44. Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_13|shift_taps_juv:auto_generated|altsyncram_ofc1:altsyncram5
 45. Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_13|shift_taps_juv:auto_generated|cntr_e3h:cntr6
 46. Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_14|shift_taps_kuv:auto_generated|altsyncram_kfc1:altsyncram4
 47. Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_14|shift_taps_kuv:auto_generated|cntr_f3h:cntr5
 48. Source assignments for atan2_cordic_nw:u_Atan2_inst|altshift_taps:y_non_zero_reg_reg_rtl_0|shift_taps_luv:auto_generated|altsyncram_ifc1:altsyncram5
 49. Source assignments for atan2_cordic_nw:u_Atan2_inst|altshift_taps:y_non_zero_reg_reg_rtl_0|shift_taps_luv:auto_generated|cntr_u2h:cntr6
 50. Parameter Settings for Inferred Entity Instance: Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_0
 51. Parameter Settings for Inferred Entity Instance: Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_1
 52. Parameter Settings for Inferred Entity Instance: Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_2
 53. Parameter Settings for Inferred Entity Instance: Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_3
 54. Parameter Settings for Inferred Entity Instance: Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_4
 55. Parameter Settings for Inferred Entity Instance: Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_5
 56. Parameter Settings for Inferred Entity Instance: Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_6
 57. Parameter Settings for Inferred Entity Instance: Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_7
 58. Parameter Settings for Inferred Entity Instance: Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_8
 59. Parameter Settings for Inferred Entity Instance: Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_9
 60. Parameter Settings for Inferred Entity Instance: Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_10
 61. Parameter Settings for Inferred Entity Instance: Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_11
 62. Parameter Settings for Inferred Entity Instance: altshift_taps:delayMatch1_reg_rtl_0
 63. Parameter Settings for Inferred Entity Instance: Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_12
 64. Parameter Settings for Inferred Entity Instance: Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_13
 65. Parameter Settings for Inferred Entity Instance: Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_14
 66. Parameter Settings for Inferred Entity Instance: atan2_cordic_nw:u_Atan2_inst|altshift_taps:y_non_zero_reg_reg_rtl_0
 67. altshift_taps Parameter Settings by Entity Instance
 68. Post-Synthesis Netlist Statistics for Top Partition
 69. Elapsed Time Per Partition
 70. Analysis & Synthesis Messages
 71. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Nov 27 19:55:21 2022       ;
; Quartus Prime Version           ; 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Revision Name                   ; Lab2_01_fixed                               ;
; Top-level Entity Name           ; CALC_MAGNITUDE_AND_PHASE_FIXED_POINT        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 4066                                        ;
; Total pins                      ; 119                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,116                                       ;
; Total DSP Blocks                ; 6                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                               ;
+---------------------------------------------------------------------------------+--------------------------------------+--------------------+
; Option                                                                          ; Setting                              ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6                         ;                    ;
; Top-level entity name                                                           ; CALC_MAGNITUDE_AND_PHASE_FIXED_POINT ; Lab2_01_fixed      ;
; Family name                                                                     ; Cyclone V                            ; Cyclone V          ;
; Use smart compilation                                                           ; Off                                  ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                                   ; On                 ;
; Enable compact report table                                                     ; Off                                  ; Off                ;
; Restructure Multiplexers                                                        ; Auto                                 ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                                  ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                                  ; Off                ;
; Preserve fewer node names                                                       ; On                                   ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                               ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001                         ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993                            ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto                                 ; Auto               ;
; Safe State Machine                                                              ; Off                                  ; Off                ;
; Extract Verilog State Machines                                                  ; On                                   ; On                 ;
; Extract VHDL State Machines                                                     ; On                                   ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                                  ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000                                 ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                                  ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                                   ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                                   ; On                 ;
; Parallel Synthesis                                                              ; On                                   ; On                 ;
; DSP Block Balancing                                                             ; Auto                                 ; Auto               ;
; NOT Gate Push-Back                                                              ; On                                   ; On                 ;
; Power-Up Don't Care                                                             ; On                                   ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                                  ; Off                ;
; Remove Duplicate Registers                                                      ; On                                   ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                                  ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                                  ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                                  ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                                  ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                                  ; Off                ;
; Ignore SOFT Buffers                                                             ; On                                   ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                                  ; Off                ;
; Optimization Technique                                                          ; Balanced                             ; Balanced           ;
; Carry Chain Length                                                              ; 70                                   ; 70                 ;
; Auto Carry Chains                                                               ; On                                   ; On                 ;
; Auto Open-Drain Pins                                                            ; On                                   ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                                  ; Off                ;
; Auto ROM Replacement                                                            ; On                                   ; On                 ;
; Auto RAM Replacement                                                            ; On                                   ; On                 ;
; Auto DSP Block Replacement                                                      ; On                                   ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto                                 ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                                 ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                                   ; On                 ;
; Strict RAM Replacement                                                          ; Off                                  ; Off                ;
; Allow Synchronous Control Signals                                               ; On                                   ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                                  ; Off                ;
; Auto Resource Sharing                                                           ; Off                                  ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                                  ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                                  ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                                  ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                                   ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                                  ; Off                ;
; Timing-Driven Synthesis                                                         ; On                                   ; On                 ;
; Report Parameter Settings                                                       ; On                                   ; On                 ;
; Report Source Assignments                                                       ; On                                   ; On                 ;
; Report Connectivity Checks                                                      ; On                                   ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                                  ; Off                ;
; Synchronization Register Chain Length                                           ; 3                                    ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation                   ; Normal compilation ;
; HDL message level                                                               ; Level2                               ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                                  ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                                 ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                                 ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                                  ; 100                ;
; Clock MUX Protection                                                            ; On                                   ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                                  ; Off                ;
; Block Design Naming                                                             ; Auto                                 ; Auto               ;
; SDC constraint protection                                                       ; Off                                  ; Off                ;
; Synthesis Effort                                                                ; Auto                                 ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                                   ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                                  ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium                               ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                                 ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                                   ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                                   ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                                  ; Off                ;
+---------------------------------------------------------------------------------+--------------------------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                  ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+-----------------------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; ../../../Matlab_Projects/Labs/Lab2/lab2_01/Sqrt.v                                 ; yes             ; User Verilog HDL File        ; D:/Matlab_Projects/Labs/Lab2/lab2_01/Sqrt.v                                  ;         ;
; ../../../Matlab_Projects/Labs/Lab2/lab2_01/CALC_MAGNITUDE_AND_PHASE_FIXED_POINT.v ; yes             ; User Verilog HDL File        ; D:/Matlab_Projects/Labs/Lab2/lab2_01/CALC_MAGNITUDE_AND_PHASE_FIXED_POINT.v  ;         ;
; ../../../Matlab_Projects/Labs/Lab2/lab2_01/atan2_cordic_nw.v                      ; yes             ; User Verilog HDL File        ; D:/Matlab_Projects/Labs/Lab2/lab2_01/atan2_cordic_nw.v                       ;         ;
; altshift_taps.tdf                                                                 ; yes             ; Megafunction                 ; d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altshift_taps.tdf     ;         ;
; altdpram.inc                                                                      ; yes             ; Megafunction                 ; d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; lpm_counter.inc                                                                   ; yes             ; Megafunction                 ; d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_counter.inc       ;         ;
; lpm_compare.inc                                                                   ; yes             ; Megafunction                 ; d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_compare.inc       ;         ;
; lpm_constant.inc                                                                  ; yes             ; Megafunction                 ; d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_constant.inc      ;         ;
; db/shift_taps_8uv.tdf                                                             ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/shift_taps_8uv.tdf  ;         ;
; db/altsyncram_ffc1.tdf                                                            ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/altsyncram_ffc1.tdf ;         ;
; db/cntr_cjf.tdf                                                                   ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_cjf.tdf        ;         ;
; db/cmpr_d9c.tdf                                                                   ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cmpr_d9c.tdf        ;         ;
; db/cntr_93h.tdf                                                                   ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_93h.tdf        ;         ;
; db/shift_taps_7uv.tdf                                                             ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/shift_taps_7uv.tdf  ;         ;
; db/altsyncram_dfc1.tdf                                                            ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/altsyncram_dfc1.tdf ;         ;
; db/cntr_bjf.tdf                                                                   ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_bjf.tdf        ;         ;
; db/cntr_83h.tdf                                                                   ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_83h.tdf        ;         ;
; db/shift_taps_fuv.tdf                                                             ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/shift_taps_fuv.tdf  ;         ;
; db/altsyncram_tfc1.tdf                                                            ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/altsyncram_tfc1.tdf ;         ;
; db/cntr_jjf.tdf                                                                   ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_jjf.tdf        ;         ;
; db/cntr_73h.tdf                                                                   ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_73h.tdf        ;         ;
; db/shift_taps_euv.tdf                                                             ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/shift_taps_euv.tdf  ;         ;
; db/altsyncram_rfc1.tdf                                                            ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/altsyncram_rfc1.tdf ;         ;
; db/cntr_ijf.tdf                                                                   ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_ijf.tdf        ;         ;
; db/cntr_63h.tdf                                                                   ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_63h.tdf        ;         ;
; db/shift_taps_duv.tdf                                                             ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/shift_taps_duv.tdf  ;         ;
; db/altsyncram_pfc1.tdf                                                            ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/altsyncram_pfc1.tdf ;         ;
; db/cntr_hjf.tdf                                                                   ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_hjf.tdf        ;         ;
; db/cntr_53h.tdf                                                                   ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_53h.tdf        ;         ;
; db/shift_taps_cuv.tdf                                                             ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/shift_taps_cuv.tdf  ;         ;
; db/altsyncram_nfc1.tdf                                                            ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/altsyncram_nfc1.tdf ;         ;
; db/cntr_gjf.tdf                                                                   ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_gjf.tdf        ;         ;
; db/cntr_43h.tdf                                                                   ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_43h.tdf        ;         ;
; db/shift_taps_buv.tdf                                                             ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/shift_taps_buv.tdf  ;         ;
; db/altsyncram_lfc1.tdf                                                            ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/altsyncram_lfc1.tdf ;         ;
; db/cntr_fjf.tdf                                                                   ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_fjf.tdf        ;         ;
; db/cntr_33h.tdf                                                                   ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_33h.tdf        ;         ;
; db/shift_taps_auv.tdf                                                             ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/shift_taps_auv.tdf  ;         ;
; db/altsyncram_jfc1.tdf                                                            ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/altsyncram_jfc1.tdf ;         ;
; db/cntr_ejf.tdf                                                                   ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_ejf.tdf        ;         ;
; db/cntr_23h.tdf                                                                   ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_23h.tdf        ;         ;
; db/shift_taps_9uv.tdf                                                             ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/shift_taps_9uv.tdf  ;         ;
; db/altsyncram_hfc1.tdf                                                            ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/altsyncram_hfc1.tdf ;         ;
; db/cntr_djf.tdf                                                                   ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_djf.tdf        ;         ;
; db/cntr_13h.tdf                                                                   ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_13h.tdf        ;         ;
; db/shift_taps_guv.tdf                                                             ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/shift_taps_guv.tdf  ;         ;
; db/altsyncram_gfc1.tdf                                                            ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/altsyncram_gfc1.tdf ;         ;
; db/cntr_kjf.tdf                                                                   ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_kjf.tdf        ;         ;
; db/cntr_03h.tdf                                                                   ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_03h.tdf        ;         ;
; db/shift_taps_huv.tdf                                                             ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/shift_taps_huv.tdf  ;         ;
; db/altsyncram_efc1.tdf                                                            ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/altsyncram_efc1.tdf ;         ;
; db/cntr_ljf.tdf                                                                   ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_ljf.tdf        ;         ;
; db/cntr_a3h.tdf                                                                   ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_a3h.tdf        ;         ;
; db/shift_taps_6uv.tdf                                                             ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/shift_taps_6uv.tdf  ;         ;
; db/altsyncram_bfc1.tdf                                                            ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/altsyncram_bfc1.tdf ;         ;
; db/cntr_ajf.tdf                                                                   ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_ajf.tdf        ;         ;
; db/cntr_b3h.tdf                                                                   ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_b3h.tdf        ;         ;
; db/shift_taps_5001.tdf                                                            ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/shift_taps_5001.tdf ;         ;
; db/altsyncram_9jc1.tdf                                                            ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/altsyncram_9jc1.tdf ;         ;
; db/cntr_mjf.tdf                                                                   ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_mjf.tdf        ;         ;
; db/cntr_c3h.tdf                                                                   ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_c3h.tdf        ;         ;
; db/shift_taps_iuv.tdf                                                             ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/shift_taps_iuv.tdf  ;         ;
; db/altsyncram_qfc1.tdf                                                            ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/altsyncram_qfc1.tdf ;         ;
; db/cntr_njf.tdf                                                                   ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_njf.tdf        ;         ;
; db/cntr_d3h.tdf                                                                   ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_d3h.tdf        ;         ;
; db/shift_taps_juv.tdf                                                             ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/shift_taps_juv.tdf  ;         ;
; db/altsyncram_ofc1.tdf                                                            ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/altsyncram_ofc1.tdf ;         ;
; db/cntr_ojf.tdf                                                                   ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_ojf.tdf        ;         ;
; db/cntr_e3h.tdf                                                                   ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_e3h.tdf        ;         ;
; db/shift_taps_kuv.tdf                                                             ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/shift_taps_kuv.tdf  ;         ;
; db/altsyncram_kfc1.tdf                                                            ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/altsyncram_kfc1.tdf ;         ;
; db/cntr_pjf.tdf                                                                   ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_pjf.tdf        ;         ;
; db/cntr_f3h.tdf                                                                   ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_f3h.tdf        ;         ;
; db/shift_taps_luv.tdf                                                             ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/shift_taps_luv.tdf  ;         ;
; db/altsyncram_ifc1.tdf                                                            ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/altsyncram_ifc1.tdf ;         ;
; db/cntr_qjf.tdf                                                                   ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_qjf.tdf        ;         ;
; db/cmpr_c9c.tdf                                                                   ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cmpr_c9c.tdf        ;         ;
; db/cntr_u2h.tdf                                                                   ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_u2h.tdf        ;         ;
+-----------------------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 3259      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 4683      ;
;     -- 7 input functions                    ; 32        ;
;     -- 6 input functions                    ; 420       ;
;     -- 5 input functions                    ; 237       ;
;     -- 4 input functions                    ; 256       ;
;     -- <=3 input functions                  ; 3738      ;
;                                             ;           ;
; Dedicated logic registers                   ; 4066      ;
;                                             ;           ;
; I/O pins                                    ; 119       ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 1116      ;
;                                             ;           ;
; Total DSP Blocks                            ; 6         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 4119      ;
; Total fan-out                               ; 33542     ;
; Average fan-out                             ; 3.71      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+
; Compilation Hierarchy Node                     ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                 ; Entity Name                          ; Library Name ;
+------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+
; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT          ; 4683 (131)          ; 4066 (50)                 ; 1116              ; 6          ; 119  ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT                                                                                                                               ; CALC_MAGNITUDE_AND_PHASE_FIXED_POINT ; work         ;
;    |Sqrt:u_Sqrt|                               ; 3300 (2905)         ; 2900 (2664)               ; 714               ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt                                                                                                                   ; Sqrt                                 ; work         ;
;       |altshift_taps:resizedin1_p_rtl_0|       ; 28 (0)              ; 16 (0)                    ; 62                ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_0                                                                                  ; altshift_taps                        ; work         ;
;          |shift_taps_8uv:auto_generated|       ; 28 (10)             ; 16 (6)                    ; 62                ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_0|shift_taps_8uv:auto_generated                                                    ; shift_taps_8uv                       ; work         ;
;             |altsyncram_ffc1:altsyncram5|      ; 0 (0)               ; 0 (0)                     ; 62                ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_0|shift_taps_8uv:auto_generated|altsyncram_ffc1:altsyncram5                        ; altsyncram_ffc1                      ; work         ;
;             |cntr_93h:cntr6|                   ; 11 (11)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_0|shift_taps_8uv:auto_generated|cntr_93h:cntr6                                     ; cntr_93h                             ; work         ;
;             |cntr_cjf:cntr1|                   ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_0|shift_taps_8uv:auto_generated|cntr_cjf:cntr1                                     ; cntr_cjf                             ; work         ;
;       |altshift_taps:resizedin1_p_rtl_10|      ; 27 (0)              ; 16 (0)                    ; 42                ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_10                                                                                 ; altshift_taps                        ; work         ;
;          |shift_taps_huv:auto_generated|       ; 27 (10)             ; 16 (6)                    ; 42                ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_10|shift_taps_huv:auto_generated                                                   ; shift_taps_huv                       ; work         ;
;             |altsyncram_efc1:altsyncram5|      ; 0 (0)               ; 0 (0)                     ; 42                ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_10|shift_taps_huv:auto_generated|altsyncram_efc1:altsyncram5                       ; altsyncram_efc1                      ; work         ;
;             |cntr_a3h:cntr6|                   ; 10 (10)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_10|shift_taps_huv:auto_generated|cntr_a3h:cntr6                                    ; cntr_a3h                             ; work         ;
;             |cntr_ljf:cntr1|                   ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_10|shift_taps_huv:auto_generated|cntr_ljf:cntr1                                    ; cntr_ljf                             ; work         ;
;       |altshift_taps:resizedin1_p_rtl_11|      ; 26 (0)              ; 16 (0)                    ; 40                ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_11                                                                                 ; altshift_taps                        ; work         ;
;          |shift_taps_6uv:auto_generated|       ; 26 (10)             ; 16 (6)                    ; 40                ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_11|shift_taps_6uv:auto_generated                                                   ; shift_taps_6uv                       ; work         ;
;             |altsyncram_bfc1:altsyncram5|      ; 0 (0)               ; 0 (0)                     ; 40                ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_11|shift_taps_6uv:auto_generated|altsyncram_bfc1:altsyncram5                       ; altsyncram_bfc1                      ; work         ;
;             |cntr_ajf:cntr1|                   ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_11|shift_taps_6uv:auto_generated|cntr_ajf:cntr1                                    ; cntr_ajf                             ; work         ;
;             |cntr_b3h:cntr6|                   ; 9 (9)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_11|shift_taps_6uv:auto_generated|cntr_b3h:cntr6                                    ; cntr_b3h                             ; work         ;
;       |altshift_taps:resizedin1_p_rtl_12|      ; 24 (0)              ; 16 (0)                    ; 36                ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_12                                                                                 ; altshift_taps                        ; work         ;
;          |shift_taps_iuv:auto_generated|       ; 24 (9)              ; 16 (6)                    ; 36                ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_12|shift_taps_iuv:auto_generated                                                   ; shift_taps_iuv                       ; work         ;
;             |altsyncram_qfc1:altsyncram5|      ; 0 (0)               ; 0 (0)                     ; 36                ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_12|shift_taps_iuv:auto_generated|altsyncram_qfc1:altsyncram5                       ; altsyncram_qfc1                      ; work         ;
;             |cntr_d3h:cntr6|                   ; 8 (8)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_12|shift_taps_iuv:auto_generated|cntr_d3h:cntr6                                    ; cntr_d3h                             ; work         ;
;             |cntr_njf:cntr1|                   ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_12|shift_taps_iuv:auto_generated|cntr_njf:cntr1                                    ; cntr_njf                             ; work         ;
;       |altshift_taps:resizedin1_p_rtl_13|      ; 27 (0)              ; 15 (0)                    ; 34                ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_13                                                                                 ; altshift_taps                        ; work         ;
;          |shift_taps_juv:auto_generated|       ; 27 (10)             ; 15 (6)                    ; 34                ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_13|shift_taps_juv:auto_generated                                                   ; shift_taps_juv                       ; work         ;
;             |altsyncram_ofc1:altsyncram5|      ; 0 (0)               ; 0 (0)                     ; 34                ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_13|shift_taps_juv:auto_generated|altsyncram_ofc1:altsyncram5                       ; altsyncram_ofc1                      ; work         ;
;             |cntr_e3h:cntr6|                   ; 10 (10)             ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_13|shift_taps_juv:auto_generated|cntr_e3h:cntr6                                    ; cntr_e3h                             ; work         ;
;             |cntr_ojf:cntr1|                   ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_13|shift_taps_juv:auto_generated|cntr_ojf:cntr1                                    ; cntr_ojf                             ; work         ;
;       |altshift_taps:resizedin1_p_rtl_14|      ; 20 (0)              ; 13 (0)                    ; 32                ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_14                                                                                 ; altshift_taps                        ; work         ;
;          |shift_taps_kuv:auto_generated|       ; 20 (7)              ; 13 (5)                    ; 32                ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_14|shift_taps_kuv:auto_generated                                                   ; shift_taps_kuv                       ; work         ;
;             |altsyncram_kfc1:altsyncram4|      ; 0 (0)               ; 0 (0)                     ; 32                ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_14|shift_taps_kuv:auto_generated|altsyncram_kfc1:altsyncram4                       ; altsyncram_kfc1                      ; work         ;
;             |cntr_f3h:cntr5|                   ; 9 (9)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_14|shift_taps_kuv:auto_generated|cntr_f3h:cntr5                                    ; cntr_f3h                             ; work         ;
;             |cntr_pjf:cntr1|                   ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_14|shift_taps_kuv:auto_generated|cntr_pjf:cntr1                                    ; cntr_pjf                             ; work         ;
;       |altshift_taps:resizedin1_p_rtl_1|       ; 27 (0)              ; 16 (0)                    ; 60                ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_1                                                                                  ; altshift_taps                        ; work         ;
;          |shift_taps_7uv:auto_generated|       ; 27 (10)             ; 16 (6)                    ; 60                ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_1|shift_taps_7uv:auto_generated                                                    ; shift_taps_7uv                       ; work         ;
;             |altsyncram_dfc1:altsyncram5|      ; 0 (0)               ; 0 (0)                     ; 60                ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_1|shift_taps_7uv:auto_generated|altsyncram_dfc1:altsyncram5                        ; altsyncram_dfc1                      ; work         ;
;             |cntr_83h:cntr6|                   ; 10 (10)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_1|shift_taps_7uv:auto_generated|cntr_83h:cntr6                                     ; cntr_83h                             ; work         ;
;             |cntr_bjf:cntr1|                   ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_1|shift_taps_7uv:auto_generated|cntr_bjf:cntr1                                     ; cntr_bjf                             ; work         ;
;       |altshift_taps:resizedin1_p_rtl_2|       ; 28 (0)              ; 16 (0)                    ; 58                ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_2                                                                                  ; altshift_taps                        ; work         ;
;          |shift_taps_fuv:auto_generated|       ; 28 (10)             ; 16 (6)                    ; 58                ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_2|shift_taps_fuv:auto_generated                                                    ; shift_taps_fuv                       ; work         ;
;             |altsyncram_tfc1:altsyncram5|      ; 0 (0)               ; 0 (0)                     ; 58                ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_2|shift_taps_fuv:auto_generated|altsyncram_tfc1:altsyncram5                        ; altsyncram_tfc1                      ; work         ;
;             |cntr_73h:cntr6|                   ; 11 (11)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_2|shift_taps_fuv:auto_generated|cntr_73h:cntr6                                     ; cntr_73h                             ; work         ;
;             |cntr_jjf:cntr1|                   ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_2|shift_taps_fuv:auto_generated|cntr_jjf:cntr1                                     ; cntr_jjf                             ; work         ;
;       |altshift_taps:resizedin1_p_rtl_3|       ; 27 (0)              ; 16 (0)                    ; 56                ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_3                                                                                  ; altshift_taps                        ; work         ;
;          |shift_taps_euv:auto_generated|       ; 27 (10)             ; 16 (6)                    ; 56                ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_3|shift_taps_euv:auto_generated                                                    ; shift_taps_euv                       ; work         ;
;             |altsyncram_rfc1:altsyncram5|      ; 0 (0)               ; 0 (0)                     ; 56                ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_3|shift_taps_euv:auto_generated|altsyncram_rfc1:altsyncram5                        ; altsyncram_rfc1                      ; work         ;
;             |cntr_63h:cntr6|                   ; 10 (10)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_3|shift_taps_euv:auto_generated|cntr_63h:cntr6                                     ; cntr_63h                             ; work         ;
;             |cntr_ijf:cntr1|                   ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_3|shift_taps_euv:auto_generated|cntr_ijf:cntr1                                     ; cntr_ijf                             ; work         ;
;       |altshift_taps:resizedin1_p_rtl_4|       ; 27 (0)              ; 16 (0)                    ; 54                ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_4                                                                                  ; altshift_taps                        ; work         ;
;          |shift_taps_duv:auto_generated|       ; 27 (10)             ; 16 (6)                    ; 54                ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_4|shift_taps_duv:auto_generated                                                    ; shift_taps_duv                       ; work         ;
;             |altsyncram_pfc1:altsyncram5|      ; 0 (0)               ; 0 (0)                     ; 54                ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_4|shift_taps_duv:auto_generated|altsyncram_pfc1:altsyncram5                        ; altsyncram_pfc1                      ; work         ;
;             |cntr_53h:cntr6|                   ; 10 (10)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_4|shift_taps_duv:auto_generated|cntr_53h:cntr6                                     ; cntr_53h                             ; work         ;
;             |cntr_hjf:cntr1|                   ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_4|shift_taps_duv:auto_generated|cntr_hjf:cntr1                                     ; cntr_hjf                             ; work         ;
;       |altshift_taps:resizedin1_p_rtl_5|       ; 26 (0)              ; 16 (0)                    ; 52                ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_5                                                                                  ; altshift_taps                        ; work         ;
;          |shift_taps_cuv:auto_generated|       ; 26 (10)             ; 16 (6)                    ; 52                ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_5|shift_taps_cuv:auto_generated                                                    ; shift_taps_cuv                       ; work         ;
;             |altsyncram_nfc1:altsyncram5|      ; 0 (0)               ; 0 (0)                     ; 52                ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_5|shift_taps_cuv:auto_generated|altsyncram_nfc1:altsyncram5                        ; altsyncram_nfc1                      ; work         ;
;             |cntr_43h:cntr6|                   ; 9 (9)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_5|shift_taps_cuv:auto_generated|cntr_43h:cntr6                                     ; cntr_43h                             ; work         ;
;             |cntr_gjf:cntr1|                   ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_5|shift_taps_cuv:auto_generated|cntr_gjf:cntr1                                     ; cntr_gjf                             ; work         ;
;       |altshift_taps:resizedin1_p_rtl_6|       ; 28 (0)              ; 16 (0)                    ; 50                ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_6                                                                                  ; altshift_taps                        ; work         ;
;          |shift_taps_buv:auto_generated|       ; 28 (10)             ; 16 (6)                    ; 50                ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_6|shift_taps_buv:auto_generated                                                    ; shift_taps_buv                       ; work         ;
;             |altsyncram_lfc1:altsyncram5|      ; 0 (0)               ; 0 (0)                     ; 50                ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_6|shift_taps_buv:auto_generated|altsyncram_lfc1:altsyncram5                        ; altsyncram_lfc1                      ; work         ;
;             |cntr_33h:cntr6|                   ; 11 (11)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_6|shift_taps_buv:auto_generated|cntr_33h:cntr6                                     ; cntr_33h                             ; work         ;
;             |cntr_fjf:cntr1|                   ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_6|shift_taps_buv:auto_generated|cntr_fjf:cntr1                                     ; cntr_fjf                             ; work         ;
;       |altshift_taps:resizedin1_p_rtl_7|       ; 27 (0)              ; 16 (0)                    ; 48                ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_7                                                                                  ; altshift_taps                        ; work         ;
;          |shift_taps_auv:auto_generated|       ; 27 (10)             ; 16 (6)                    ; 48                ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_7|shift_taps_auv:auto_generated                                                    ; shift_taps_auv                       ; work         ;
;             |altsyncram_jfc1:altsyncram5|      ; 0 (0)               ; 0 (0)                     ; 48                ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_7|shift_taps_auv:auto_generated|altsyncram_jfc1:altsyncram5                        ; altsyncram_jfc1                      ; work         ;
;             |cntr_23h:cntr6|                   ; 10 (10)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_7|shift_taps_auv:auto_generated|cntr_23h:cntr6                                     ; cntr_23h                             ; work         ;
;             |cntr_ejf:cntr1|                   ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_7|shift_taps_auv:auto_generated|cntr_ejf:cntr1                                     ; cntr_ejf                             ; work         ;
;       |altshift_taps:resizedin1_p_rtl_8|       ; 27 (0)              ; 16 (0)                    ; 46                ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_8                                                                                  ; altshift_taps                        ; work         ;
;          |shift_taps_9uv:auto_generated|       ; 27 (10)             ; 16 (6)                    ; 46                ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_8|shift_taps_9uv:auto_generated                                                    ; shift_taps_9uv                       ; work         ;
;             |altsyncram_hfc1:altsyncram5|      ; 0 (0)               ; 0 (0)                     ; 46                ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_8|shift_taps_9uv:auto_generated|altsyncram_hfc1:altsyncram5                        ; altsyncram_hfc1                      ; work         ;
;             |cntr_13h:cntr6|                   ; 10 (10)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_8|shift_taps_9uv:auto_generated|cntr_13h:cntr6                                     ; cntr_13h                             ; work         ;
;             |cntr_djf:cntr1|                   ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_8|shift_taps_9uv:auto_generated|cntr_djf:cntr1                                     ; cntr_djf                             ; work         ;
;       |altshift_taps:resizedin1_p_rtl_9|       ; 26 (0)              ; 16 (0)                    ; 44                ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_9                                                                                  ; altshift_taps                        ; work         ;
;          |shift_taps_guv:auto_generated|       ; 26 (10)             ; 16 (6)                    ; 44                ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_9|shift_taps_guv:auto_generated                                                    ; shift_taps_guv                       ; work         ;
;             |altsyncram_gfc1:altsyncram5|      ; 0 (0)               ; 0 (0)                     ; 44                ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_9|shift_taps_guv:auto_generated|altsyncram_gfc1:altsyncram5                        ; altsyncram_gfc1                      ; work         ;
;             |cntr_03h:cntr6|                   ; 9 (9)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_9|shift_taps_guv:auto_generated|cntr_03h:cntr6                                     ; cntr_03h                             ; work         ;
;             |cntr_kjf:cntr1|                   ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_9|shift_taps_guv:auto_generated|cntr_kjf:cntr1                                     ; cntr_kjf                             ; work         ;
;    |altshift_taps:delayMatch1_reg_rtl_0|       ; 26 (0)              ; 16 (0)                    ; 342               ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|altshift_taps:delayMatch1_reg_rtl_0                                                                                           ; altshift_taps                        ; work         ;
;       |shift_taps_5001:auto_generated|         ; 26 (10)             ; 16 (6)                    ; 342               ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|altshift_taps:delayMatch1_reg_rtl_0|shift_taps_5001:auto_generated                                                            ; shift_taps_5001                      ; work         ;
;          |altsyncram_9jc1:altsyncram5|         ; 0 (0)               ; 0 (0)                     ; 342               ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|altshift_taps:delayMatch1_reg_rtl_0|shift_taps_5001:auto_generated|altsyncram_9jc1:altsyncram5                                ; altsyncram_9jc1                      ; work         ;
;          |cntr_c3h:cntr6|                      ; 9 (9)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|altshift_taps:delayMatch1_reg_rtl_0|shift_taps_5001:auto_generated|cntr_c3h:cntr6                                             ; cntr_c3h                             ; work         ;
;          |cntr_mjf:cntr1|                      ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|altshift_taps:delayMatch1_reg_rtl_0|shift_taps_5001:auto_generated|cntr_mjf:cntr1                                             ; cntr_mjf                             ; work         ;
;    |atan2_cordic_nw:u_Atan2_inst|              ; 1226 (1203)         ; 1100 (1087)               ; 60                ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|atan2_cordic_nw:u_Atan2_inst                                                                                                  ; atan2_cordic_nw                      ; work         ;
;       |altshift_taps:y_non_zero_reg_reg_rtl_0| ; 23 (0)              ; 13 (0)                    ; 60                ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|atan2_cordic_nw:u_Atan2_inst|altshift_taps:y_non_zero_reg_reg_rtl_0                                                           ; altshift_taps                        ; work         ;
;          |shift_taps_luv:auto_generated|       ; 23 (9)              ; 13 (5)                    ; 60                ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|atan2_cordic_nw:u_Atan2_inst|altshift_taps:y_non_zero_reg_reg_rtl_0|shift_taps_luv:auto_generated                             ; shift_taps_luv                       ; work         ;
;             |altsyncram_ifc1:altsyncram5|      ; 0 (0)               ; 0 (0)                     ; 60                ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|atan2_cordic_nw:u_Atan2_inst|altshift_taps:y_non_zero_reg_reg_rtl_0|shift_taps_luv:auto_generated|altsyncram_ifc1:altsyncram5 ; altsyncram_ifc1                      ; work         ;
;             |cntr_qjf:cntr1|                   ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|atan2_cordic_nw:u_Atan2_inst|altshift_taps:y_non_zero_reg_reg_rtl_0|shift_taps_luv:auto_generated|cntr_qjf:cntr1              ; cntr_qjf                             ; work         ;
;             |cntr_u2h:cntr6|                   ; 8 (8)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|atan2_cordic_nw:u_Atan2_inst|altshift_taps:y_non_zero_reg_reg_rtl_0|shift_taps_luv:auto_generated|cntr_u2h:cntr6              ; cntr_u2h                             ; work         ;
+------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_0|shift_taps_8uv:auto_generated|altsyncram_ffc1:altsyncram5|ALTSYNCRAM                        ; AUTO ; Simple Dual Port ; 31           ; 2            ; 31           ; 2            ; 62   ; None ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_10|shift_taps_huv:auto_generated|altsyncram_efc1:altsyncram5|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; 21           ; 2            ; 21           ; 2            ; 42   ; None ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_11|shift_taps_6uv:auto_generated|altsyncram_bfc1:altsyncram5|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; 20           ; 2            ; 20           ; 2            ; 40   ; None ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_12|shift_taps_iuv:auto_generated|altsyncram_qfc1:altsyncram5|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; 18           ; 2            ; 18           ; 2            ; 36   ; None ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_13|shift_taps_juv:auto_generated|altsyncram_ofc1:altsyncram5|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; 17           ; 2            ; 17           ; 2            ; 34   ; None ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_14|shift_taps_kuv:auto_generated|altsyncram_kfc1:altsyncram4|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; 16           ; 2            ; 16           ; 2            ; 32   ; None ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_1|shift_taps_7uv:auto_generated|altsyncram_dfc1:altsyncram5|ALTSYNCRAM                        ; AUTO ; Simple Dual Port ; 30           ; 2            ; 30           ; 2            ; 60   ; None ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_2|shift_taps_fuv:auto_generated|altsyncram_tfc1:altsyncram5|ALTSYNCRAM                        ; AUTO ; Simple Dual Port ; 29           ; 2            ; 29           ; 2            ; 58   ; None ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_3|shift_taps_euv:auto_generated|altsyncram_rfc1:altsyncram5|ALTSYNCRAM                        ; AUTO ; Simple Dual Port ; 28           ; 2            ; 28           ; 2            ; 56   ; None ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_4|shift_taps_duv:auto_generated|altsyncram_pfc1:altsyncram5|ALTSYNCRAM                        ; AUTO ; Simple Dual Port ; 27           ; 2            ; 27           ; 2            ; 54   ; None ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_5|shift_taps_cuv:auto_generated|altsyncram_nfc1:altsyncram5|ALTSYNCRAM                        ; AUTO ; Simple Dual Port ; 26           ; 2            ; 26           ; 2            ; 52   ; None ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_6|shift_taps_buv:auto_generated|altsyncram_lfc1:altsyncram5|ALTSYNCRAM                        ; AUTO ; Simple Dual Port ; 25           ; 2            ; 25           ; 2            ; 50   ; None ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_7|shift_taps_auv:auto_generated|altsyncram_jfc1:altsyncram5|ALTSYNCRAM                        ; AUTO ; Simple Dual Port ; 24           ; 2            ; 24           ; 2            ; 48   ; None ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_8|shift_taps_9uv:auto_generated|altsyncram_hfc1:altsyncram5|ALTSYNCRAM                        ; AUTO ; Simple Dual Port ; 23           ; 2            ; 23           ; 2            ; 46   ; None ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_9|shift_taps_guv:auto_generated|altsyncram_gfc1:altsyncram5|ALTSYNCRAM                        ; AUTO ; Simple Dual Port ; 22           ; 2            ; 22           ; 2            ; 44   ; None ;
; altshift_taps:delayMatch1_reg_rtl_0|shift_taps_5001:auto_generated|altsyncram_9jc1:altsyncram5|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 19           ; 18           ; 19           ; 18           ; 342  ; None ;
; atan2_cordic_nw:u_Atan2_inst|altshift_taps:y_non_zero_reg_reg_rtl_0|shift_taps_luv:auto_generated|altsyncram_ifc1:altsyncram5|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 12           ; 5            ; 12           ; 5            ; 60   ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 4           ;
; Sum of two 18x18                  ; 2           ;
; Total number of DSP blocks        ; 6           ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 2           ;
; Fixed Point Unsigned Multiplier   ; 2           ;
; Fixed Point Mixed Sign Multiplier ; 4           ;
+-----------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                               ;
+--------------------------------------------------------------------+-------------------------------------------------------------+
; Register name                                                      ; Reason for Removal                                          ;
+--------------------------------------------------------------------+-------------------------------------------------------------+
; Sqrt:u_Sqrt|currentRoot_Square1_p[1]                               ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|resizedin1_p[63]                                       ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|resizedin2_p[63]                                       ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|resizedin3_p[63]                                       ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|resizedin4_p[63]                                       ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|resizedin5_p[63]                                       ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|resizedin6_p[63]                                       ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|resizedin7_p[63]                                       ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|resizedin8_p[63]                                       ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|resizedin9_p[63]                                       ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|resizedin10_p[63]                                      ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|resizedin11_p[63]                                      ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|resizedin12_p[63]                                      ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|resizedin13_p[63]                                      ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|resizedin14_p[63]                                      ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|resizedin15_p[63]                                      ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|resizedin16_p[63]                                      ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|resizedin17_p[63]                                      ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|resizedin18_p[63]                                      ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|resizedin19_p[63]                                      ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|resizedin20_p[63]                                      ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|resizedin21_p[63]                                      ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|resizedin22_p[63]                                      ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|resizedin23_p[63]                                      ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|resizedin24_p[63]                                      ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|resizedin25_p[63]                                      ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|resizedin26_p[63]                                      ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|resizedin27_p[63]                                      ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|resizedin28_p[63]                                      ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|resizedin29_p[63]                                      ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|resizedin30_p[63]                                      ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|resizedin31_p[63]                                      ; Stuck at GND due to stuck port data_in                      ;
; atan2_cordic_nw:u_Atan2_inst|z10_p[32,33]                          ; Lost fanout                                                 ;
; Sqrt:u_Sqrt|currentRoot_Square2_p[1]                               ; Stuck at GND due to stuck port data_in                      ;
; atan2_cordic_nw:u_Atan2_inst|z9_p[32,33]                           ; Lost fanout                                                 ;
; atan2_cordic_nw:u_Atan2_inst|z1_p[0,1]                             ; Stuck at GND due to stuck port data_in                      ;
; atan2_cordic_nw:u_Atan2_inst|z8_p[32,33]                           ; Lost fanout                                                 ;
; atan2_cordic_nw:u_Atan2_inst|z7_p[32,33]                           ; Lost fanout                                                 ;
; atan2_cordic_nw:u_Atan2_inst|z6_p[32,33]                           ; Lost fanout                                                 ;
; atan2_cordic_nw:u_Atan2_inst|z5_p[32,33]                           ; Lost fanout                                                 ;
; atan2_cordic_nw:u_Atan2_inst|z4_p[32,33]                           ; Lost fanout                                                 ;
; atan2_cordic_nw:u_Atan2_inst|z3_p[32,33]                           ; Lost fanout                                                 ;
; atan2_cordic_nw:u_Atan2_inst|z2_p[32,33]                           ; Lost fanout                                                 ;
; atan2_cordic_nw:u_Atan2_inst|z1_p[32,33]                           ; Lost fanout                                                 ;
; Sqrt:u_Sqrt|currentRoot_Square31_p[0]                              ; Merged with Sqrt:u_Sqrt|currentRoot31_p[0]                  ;
; Sqrt:u_Sqrt|currentRoot_Square30_p[0]                              ; Merged with Sqrt:u_Sqrt|currentRoot30_p[0]                  ;
; Sqrt:u_Sqrt|currentRoot_Square29_p[0]                              ; Merged with Sqrt:u_Sqrt|currentRoot29_p[0]                  ;
; Sqrt:u_Sqrt|currentRoot_Square28_p[0]                              ; Merged with Sqrt:u_Sqrt|currentRoot28_p[0]                  ;
; Sqrt:u_Sqrt|currentRoot_Square27_p[0]                              ; Merged with Sqrt:u_Sqrt|currentRoot27_p[0]                  ;
; Sqrt:u_Sqrt|currentRoot_Square26_p[0]                              ; Merged with Sqrt:u_Sqrt|currentRoot26_p[0]                  ;
; Sqrt:u_Sqrt|currentRoot_Square25_p[0]                              ; Merged with Sqrt:u_Sqrt|currentRoot25_p[0]                  ;
; Sqrt:u_Sqrt|currentRoot_Square24_p[0]                              ; Merged with Sqrt:u_Sqrt|currentRoot24_p[0]                  ;
; Sqrt:u_Sqrt|currentRoot_Square23_p[0]                              ; Merged with Sqrt:u_Sqrt|currentRoot23_p[0]                  ;
; Sqrt:u_Sqrt|currentRoot_Square22_p[0]                              ; Merged with Sqrt:u_Sqrt|currentRoot22_p[0]                  ;
; Sqrt:u_Sqrt|currentRoot_Square21_p[0]                              ; Merged with Sqrt:u_Sqrt|currentRoot21_p[0]                  ;
; Sqrt:u_Sqrt|currentRoot_Square20_p[0]                              ; Merged with Sqrt:u_Sqrt|currentRoot20_p[0]                  ;
; Sqrt:u_Sqrt|currentRoot_Square19_p[0]                              ; Merged with Sqrt:u_Sqrt|currentRoot19_p[0]                  ;
; Sqrt:u_Sqrt|currentRoot_Square18_p[0]                              ; Merged with Sqrt:u_Sqrt|currentRoot18_p[0]                  ;
; Sqrt:u_Sqrt|currentRoot_Square17_p[0]                              ; Merged with Sqrt:u_Sqrt|currentRoot17_p[0]                  ;
; Sqrt:u_Sqrt|currentRoot_Square16_p[0]                              ; Merged with Sqrt:u_Sqrt|currentRoot16_p[0]                  ;
; Sqrt:u_Sqrt|currentRoot_Square15_p[0]                              ; Merged with Sqrt:u_Sqrt|currentRoot15_p[0]                  ;
; Sqrt:u_Sqrt|currentRoot_Square14_p[0]                              ; Merged with Sqrt:u_Sqrt|currentRoot14_p[0]                  ;
; Sqrt:u_Sqrt|currentRoot_Square13_p[0]                              ; Merged with Sqrt:u_Sqrt|currentRoot13_p[0]                  ;
; Sqrt:u_Sqrt|currentRoot_Square12_p[0]                              ; Merged with Sqrt:u_Sqrt|currentRoot12_p[0]                  ;
; Sqrt:u_Sqrt|currentRoot_Square11_p[0]                              ; Merged with Sqrt:u_Sqrt|currentRoot11_p[0]                  ;
; Sqrt:u_Sqrt|currentRoot_Square10_p[0]                              ; Merged with Sqrt:u_Sqrt|currentRoot10_p[0]                  ;
; Sqrt:u_Sqrt|currentRoot_Square9_p[0]                               ; Merged with Sqrt:u_Sqrt|currentRoot9_p[0]                   ;
; Sqrt:u_Sqrt|currentRoot_Square8_p[0]                               ; Merged with Sqrt:u_Sqrt|currentRoot8_p[0]                   ;
; Sqrt:u_Sqrt|currentRoot_Square7_p[0]                               ; Merged with Sqrt:u_Sqrt|currentRoot7_p[0]                   ;
; Sqrt:u_Sqrt|currentRoot_Square6_p[0]                               ; Merged with Sqrt:u_Sqrt|currentRoot6_p[0]                   ;
; Sqrt:u_Sqrt|currentRoot_Square5_p[0]                               ; Merged with Sqrt:u_Sqrt|currentRoot5_p[0]                   ;
; Sqrt:u_Sqrt|currentRoot_Square4_p[0]                               ; Merged with Sqrt:u_Sqrt|currentRoot4_p[0]                   ;
; atan2_cordic_nw:u_Atan2_inst|z2_p[0]                               ; Merged with atan2_cordic_nw:u_Atan2_inst|z1_p[2]            ;
; Sqrt:u_Sqrt|currentRoot_Square3_p[0]                               ; Merged with Sqrt:u_Sqrt|currentRoot3_p[0]                   ;
; atan2_cordic_nw:u_Atan2_inst|z1_p[3,5,7,17..20,22,23,25,26,29..31] ; Merged with atan2_cordic_nw:u_Atan2_inst|z1_p[10]           ;
; atan2_cordic_nw:u_Atan2_inst|z1_p[4,6,8,9,12..16,21,24,27,28]      ; Merged with atan2_cordic_nw:u_Atan2_inst|z1_p[11]           ;
; Sqrt:u_Sqrt|currentRoot_Square2_p[0]                               ; Merged with Sqrt:u_Sqrt|currentRoot2_p[0]                   ;
; Sqrt:u_Sqrt|currentRoot_Square1_p[0]                               ; Merged with Sqrt:u_Sqrt|currentRoot1_p                      ;
; atan2_cordic_nw:u_Atan2_inst|y_in_reg_out_1[32,33]                 ; Merged with atan2_cordic_nw:u_Atan2_inst|y_in_reg_out_1[31] ;
; atan2_cordic_nw:u_Atan2_inst|x_in_reg_out_1[32,33]                 ; Merged with atan2_cordic_nw:u_Atan2_inst|x_in_reg_out_1[31] ;
; Sqrt:u_Sqrt|currentRoot_Square31_p[1]                              ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|currentRoot_Square30_p[1]                              ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|currentRoot_Square29_p[1]                              ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|currentRoot_Square28_p[1]                              ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|currentRoot_Square27_p[1]                              ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|currentRoot_Square26_p[1]                              ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|currentRoot_Square25_p[1]                              ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|currentRoot_Square24_p[1]                              ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|currentRoot_Square23_p[1]                              ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|currentRoot_Square22_p[1]                              ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|currentRoot_Square21_p[1]                              ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|currentRoot_Square20_p[1]                              ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|currentRoot_Square19_p[1]                              ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|currentRoot_Square18_p[1]                              ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|currentRoot_Square17_p[1]                              ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|currentRoot_Square16_p[1]                              ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|currentRoot_Square15_p[1]                              ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|currentRoot_Square14_p[1]                              ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|currentRoot_Square13_p[1]                              ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|currentRoot_Square12_p[1]                              ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|currentRoot_Square11_p[1]                              ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|currentRoot_Square10_p[1]                              ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|currentRoot_Square9_p[1]                               ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|currentRoot_Square8_p[1]                               ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|currentRoot_Square7_p[1]                               ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|currentRoot_Square6_p[1]                               ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|currentRoot_Square5_p[1]                               ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|currentRoot_Square4_p[1]                               ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|currentRoot_Square3_p[1]                               ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|currentRoot_Square2_p[3]                               ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|currentRoot_Square3_p[5]                               ; Stuck at GND due to stuck port data_in                      ;
; Sqrt:u_Sqrt|currentRoot_Square4_p[7]                               ; Stuck at GND due to stuck port data_in                      ;
; atan2_cordic_nw:u_Atan2_inst|z2_p[31]                              ; Merged with atan2_cordic_nw:u_Atan2_inst|z2_p[30]           ;
; atan2_cordic_nw:u_Atan2_inst|y0_p[33]                              ; Merged with atan2_cordic_nw:u_Atan2_inst|y0_p[32]           ;
; atan2_cordic_nw:u_Atan2_inst|x0_p[33]                              ; Merged with atan2_cordic_nw:u_Atan2_inst|x0_p[32]           ;
; Sqrt:u_Sqrt|resizedin19_p[62]                                      ; Merged with Sqrt:u_Sqrt|currentRoot19_p[18]                 ;
; Sqrt:u_Sqrt|resizedin18_p[62]                                      ; Merged with Sqrt:u_Sqrt|currentRoot18_p[17]                 ;
; Sqrt:u_Sqrt|resizedin17_p[62]                                      ; Merged with Sqrt:u_Sqrt|currentRoot17_p[16]                 ;
; Sqrt:u_Sqrt|resizedin16_p[62]                                      ; Merged with Sqrt:u_Sqrt|currentRoot16_p[15]                 ;
; Sqrt:u_Sqrt|resizedin15_p[62]                                      ; Merged with Sqrt:u_Sqrt|currentRoot15_p[14]                 ;
; Sqrt:u_Sqrt|resizedin14_p[62]                                      ; Merged with Sqrt:u_Sqrt|currentRoot14_p[13]                 ;
; Sqrt:u_Sqrt|resizedin13_p[62]                                      ; Merged with Sqrt:u_Sqrt|currentRoot13_p[12]                 ;
; Sqrt:u_Sqrt|resizedin12_p[62]                                      ; Merged with Sqrt:u_Sqrt|currentRoot12_p[11]                 ;
; Sqrt:u_Sqrt|resizedin11_p[62]                                      ; Merged with Sqrt:u_Sqrt|currentRoot11_p[10]                 ;
; Sqrt:u_Sqrt|resizedin10_p[62]                                      ; Merged with Sqrt:u_Sqrt|currentRoot10_p[9]                  ;
; Sqrt:u_Sqrt|resizedin9_p[62]                                       ; Merged with Sqrt:u_Sqrt|currentRoot9_p[8]                   ;
; Sqrt:u_Sqrt|resizedin8_p[62]                                       ; Merged with Sqrt:u_Sqrt|currentRoot8_p[7]                   ;
; Sqrt:u_Sqrt|resizedin7_p[62]                                       ; Merged with Sqrt:u_Sqrt|currentRoot7_p[6]                   ;
; Sqrt:u_Sqrt|resizedin6_p[62]                                       ; Merged with Sqrt:u_Sqrt|currentRoot6_p[5]                   ;
; Sqrt:u_Sqrt|resizedin5_p[62]                                       ; Merged with Sqrt:u_Sqrt|currentRoot5_p[4]                   ;
; Sqrt:u_Sqrt|resizedin4_p[62]                                       ; Merged with Sqrt:u_Sqrt|currentRoot4_p[3]                   ;
; Sqrt:u_Sqrt|resizedin3_p[62]                                       ; Merged with Sqrt:u_Sqrt|currentRoot3_p[2]                   ;
; Sqrt:u_Sqrt|currentRoot_Square2_p[2]                               ; Merged with Sqrt:u_Sqrt|currentRoot2_p[1]                   ;
; Sqrt:u_Sqrt|resizedin2_p[62]                                       ; Merged with Sqrt:u_Sqrt|currentRoot2_p[1]                   ;
; Sqrt:u_Sqrt|resizedin1_p[62]                                       ; Merged with Sqrt:u_Sqrt|currentRoot1_p                      ;
; Sqrt:u_Sqrt|resizedin20_p[62]                                      ; Merged with Sqrt:u_Sqrt|currentRoot20_p[19]                 ;
; Sqrt:u_Sqrt|resizedin21_p[62]                                      ; Merged with Sqrt:u_Sqrt|currentRoot21_p[20]                 ;
; Sqrt:u_Sqrt|resizedin22_p[62]                                      ; Merged with Sqrt:u_Sqrt|currentRoot22_p[21]                 ;
; Sqrt:u_Sqrt|resizedin23_p[62]                                      ; Merged with Sqrt:u_Sqrt|currentRoot23_p[22]                 ;
; Sqrt:u_Sqrt|resizedin24_p[62]                                      ; Merged with Sqrt:u_Sqrt|currentRoot24_p[23]                 ;
; Sqrt:u_Sqrt|resizedin25_p[62]                                      ; Merged with Sqrt:u_Sqrt|currentRoot25_p[24]                 ;
; Sqrt:u_Sqrt|resizedin26_p[62]                                      ; Merged with Sqrt:u_Sqrt|currentRoot26_p[25]                 ;
; Sqrt:u_Sqrt|resizedin27_p[62]                                      ; Merged with Sqrt:u_Sqrt|currentRoot27_p[26]                 ;
; Sqrt:u_Sqrt|resizedin28_p[62]                                      ; Merged with Sqrt:u_Sqrt|currentRoot28_p[27]                 ;
; Sqrt:u_Sqrt|resizedin29_p[62]                                      ; Merged with Sqrt:u_Sqrt|currentRoot29_p[28]                 ;
; Sqrt:u_Sqrt|resizedin30_p[62]                                      ; Merged with Sqrt:u_Sqrt|currentRoot30_p[29]                 ;
; Sqrt:u_Sqrt|resizedin31_p[62]                                      ; Merged with Sqrt:u_Sqrt|currentRoot31_p[30]                 ;
; Total Number of Removed Registers = 185                            ;                                                             ;
+--------------------------------------------------------------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                      ;
+--------------------------------------+---------------------------+-------------------------------------------------------------------------------+
; Register name                        ; Reason for Removal        ; Registers Removed due to This Register                                        ;
+--------------------------------------+---------------------------+-------------------------------------------------------------------------------+
; Sqrt:u_Sqrt|resizedin1_p[63]         ; Stuck at GND              ; Sqrt:u_Sqrt|resizedin2_p[63], Sqrt:u_Sqrt|resizedin3_p[63],                   ;
;                                      ; due to stuck port data_in ; Sqrt:u_Sqrt|resizedin4_p[63], Sqrt:u_Sqrt|resizedin5_p[63],                   ;
;                                      ;                           ; Sqrt:u_Sqrt|resizedin6_p[63], Sqrt:u_Sqrt|resizedin7_p[63],                   ;
;                                      ;                           ; Sqrt:u_Sqrt|resizedin8_p[63], Sqrt:u_Sqrt|resizedin9_p[63],                   ;
;                                      ;                           ; Sqrt:u_Sqrt|resizedin10_p[63], Sqrt:u_Sqrt|resizedin11_p[63],                 ;
;                                      ;                           ; Sqrt:u_Sqrt|resizedin12_p[63], Sqrt:u_Sqrt|resizedin13_p[63],                 ;
;                                      ;                           ; Sqrt:u_Sqrt|resizedin14_p[63], Sqrt:u_Sqrt|resizedin15_p[63],                 ;
;                                      ;                           ; Sqrt:u_Sqrt|resizedin16_p[63], Sqrt:u_Sqrt|resizedin17_p[63],                 ;
;                                      ;                           ; Sqrt:u_Sqrt|resizedin18_p[63], Sqrt:u_Sqrt|resizedin19_p[63],                 ;
;                                      ;                           ; Sqrt:u_Sqrt|resizedin20_p[63], Sqrt:u_Sqrt|resizedin21_p[63],                 ;
;                                      ;                           ; Sqrt:u_Sqrt|resizedin22_p[63], Sqrt:u_Sqrt|resizedin23_p[63],                 ;
;                                      ;                           ; Sqrt:u_Sqrt|resizedin24_p[63], Sqrt:u_Sqrt|resizedin25_p[63],                 ;
;                                      ;                           ; Sqrt:u_Sqrt|resizedin26_p[63], Sqrt:u_Sqrt|resizedin27_p[63],                 ;
;                                      ;                           ; Sqrt:u_Sqrt|resizedin28_p[63], Sqrt:u_Sqrt|resizedin29_p[63],                 ;
;                                      ;                           ; Sqrt:u_Sqrt|resizedin30_p[63], Sqrt:u_Sqrt|resizedin31_p[63],                 ;
;                                      ;                           ; Sqrt:u_Sqrt|currentRoot_Square31_p[1], Sqrt:u_Sqrt|currentRoot_Square30_p[1], ;
;                                      ;                           ; Sqrt:u_Sqrt|currentRoot_Square29_p[1], Sqrt:u_Sqrt|currentRoot_Square28_p[1], ;
;                                      ;                           ; Sqrt:u_Sqrt|currentRoot_Square27_p[1], Sqrt:u_Sqrt|currentRoot_Square26_p[1], ;
;                                      ;                           ; Sqrt:u_Sqrt|currentRoot_Square25_p[1], Sqrt:u_Sqrt|currentRoot_Square24_p[1], ;
;                                      ;                           ; Sqrt:u_Sqrt|currentRoot_Square23_p[1], Sqrt:u_Sqrt|currentRoot_Square22_p[1], ;
;                                      ;                           ; Sqrt:u_Sqrt|currentRoot_Square21_p[1], Sqrt:u_Sqrt|currentRoot_Square20_p[1], ;
;                                      ;                           ; Sqrt:u_Sqrt|currentRoot_Square19_p[1], Sqrt:u_Sqrt|currentRoot_Square18_p[1], ;
;                                      ;                           ; Sqrt:u_Sqrt|currentRoot_Square17_p[1], Sqrt:u_Sqrt|currentRoot_Square16_p[1], ;
;                                      ;                           ; Sqrt:u_Sqrt|currentRoot_Square15_p[1], Sqrt:u_Sqrt|currentRoot_Square14_p[1], ;
;                                      ;                           ; Sqrt:u_Sqrt|currentRoot_Square13_p[1], Sqrt:u_Sqrt|currentRoot_Square12_p[1], ;
;                                      ;                           ; Sqrt:u_Sqrt|currentRoot_Square11_p[1], Sqrt:u_Sqrt|currentRoot_Square10_p[1], ;
;                                      ;                           ; Sqrt:u_Sqrt|currentRoot_Square9_p[1], Sqrt:u_Sqrt|currentRoot_Square8_p[1],   ;
;                                      ;                           ; Sqrt:u_Sqrt|currentRoot_Square7_p[1], Sqrt:u_Sqrt|currentRoot_Square6_p[1],   ;
;                                      ;                           ; Sqrt:u_Sqrt|currentRoot_Square5_p[1], Sqrt:u_Sqrt|currentRoot_Square4_p[1],   ;
;                                      ;                           ; Sqrt:u_Sqrt|currentRoot_Square3_p[1], Sqrt:u_Sqrt|currentRoot_Square3_p[5],   ;
;                                      ;                           ; Sqrt:u_Sqrt|currentRoot_Square4_p[7]                                          ;
; Sqrt:u_Sqrt|currentRoot_Square1_p[1] ; Stuck at GND              ; Sqrt:u_Sqrt|currentRoot_Square2_p[1], Sqrt:u_Sqrt|currentRoot_Square2_p[3]    ;
;                                      ; due to stuck port data_in ;                                                                               ;
+--------------------------------------+---------------------------+-------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4066  ;
; Number of registers using Synchronous Clear  ; 139   ;
; Number of registers using Synchronous Load   ; 999   ;
; Number of registers using Asynchronous Clear ; 3900  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4066  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                 ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------+---------+
; altshift_taps:delayMatch1_reg_rtl_0|shift_taps_5001:auto_generated|dffe7                                                          ; 18      ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_0|shift_taps_8uv:auto_generated|dffe7                                                  ; 2       ;
; altshift_taps:delayMatch1_reg_rtl_0|shift_taps_5001:auto_generated|cntr_c3h:cntr6|counter_reg_bit4                                ; 1       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_1|shift_taps_7uv:auto_generated|dffe7                                                  ; 2       ;
; atan2_cordic_nw:u_Atan2_inst|altshift_taps:y_non_zero_reg_reg_rtl_0|shift_taps_luv:auto_generated|dffe7                           ; 5       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_2|shift_taps_fuv:auto_generated|dffe7                                                  ; 2       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_0|shift_taps_8uv:auto_generated|cntr_93h:cntr6|counter_reg_bit4                        ; 1       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_3|shift_taps_euv:auto_generated|dffe7                                                  ; 2       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_4|shift_taps_duv:auto_generated|dffe7                                                  ; 2       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_1|shift_taps_7uv:auto_generated|cntr_83h:cntr6|counter_reg_bit4                        ; 1       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_0|shift_taps_8uv:auto_generated|cntr_93h:cntr6|counter_reg_bit3                        ; 1       ;
; altshift_taps:delayMatch1_reg_rtl_0|shift_taps_5001:auto_generated|cntr_c3h:cntr6|counter_reg_bit0                                ; 1       ;
; atan2_cordic_nw:u_Atan2_inst|altshift_taps:y_non_zero_reg_reg_rtl_0|shift_taps_luv:auto_generated|cntr_u2h:cntr6|counter_reg_bit3 ; 1       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_2|shift_taps_fuv:auto_generated|cntr_73h:cntr6|counter_reg_bit4                        ; 1       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_1|shift_taps_7uv:auto_generated|cntr_83h:cntr6|counter_reg_bit3                        ; 1       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_0|shift_taps_8uv:auto_generated|cntr_93h:cntr6|counter_reg_bit2                        ; 1       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_5|shift_taps_cuv:auto_generated|dffe7                                                  ; 2       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_2|shift_taps_fuv:auto_generated|cntr_73h:cntr6|counter_reg_bit3                        ; 1       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_1|shift_taps_7uv:auto_generated|cntr_83h:cntr6|counter_reg_bit2                        ; 1       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_3|shift_taps_euv:auto_generated|cntr_63h:cntr6|counter_reg_bit4                        ; 1       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_6|shift_taps_buv:auto_generated|dffe7                                                  ; 2       ;
; atan2_cordic_nw:u_Atan2_inst|altshift_taps:y_non_zero_reg_reg_rtl_0|shift_taps_luv:auto_generated|cntr_u2h:cntr6|counter_reg_bit1 ; 1       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_7|shift_taps_auv:auto_generated|dffe7                                                  ; 2       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_4|shift_taps_duv:auto_generated|cntr_53h:cntr6|counter_reg_bit4                        ; 1       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_0|shift_taps_8uv:auto_generated|cntr_93h:cntr6|counter_reg_bit0                        ; 1       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_3|shift_taps_euv:auto_generated|cntr_63h:cntr6|counter_reg_bit3                        ; 1       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_4|shift_taps_duv:auto_generated|cntr_53h:cntr6|counter_reg_bit3                        ; 1       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_2|shift_taps_fuv:auto_generated|cntr_73h:cntr6|counter_reg_bit1                        ; 1       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_5|shift_taps_cuv:auto_generated|cntr_43h:cntr6|counter_reg_bit4                        ; 1       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_8|shift_taps_9uv:auto_generated|dffe7                                                  ; 2       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_2|shift_taps_fuv:auto_generated|cntr_73h:cntr6|counter_reg_bit0                        ; 1       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_3|shift_taps_euv:auto_generated|cntr_63h:cntr6|counter_reg_bit1                        ; 1       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_5|shift_taps_cuv:auto_generated|cntr_43h:cntr6|counter_reg_bit3                        ; 1       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_6|shift_taps_buv:auto_generated|cntr_33h:cntr6|counter_reg_bit4                        ; 1       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_9|shift_taps_guv:auto_generated|dffe7                                                  ; 2       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_7|shift_taps_auv:auto_generated|cntr_23h:cntr6|counter_reg_bit4                        ; 1       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_10|shift_taps_huv:auto_generated|dffe7                                                 ; 2       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_11|shift_taps_6uv:auto_generated|dffe7                                                 ; 2       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_4|shift_taps_duv:auto_generated|cntr_53h:cntr6|counter_reg_bit0                        ; 1       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_6|shift_taps_buv:auto_generated|cntr_33h:cntr6|counter_reg_bit2                        ; 1       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_8|shift_taps_9uv:auto_generated|cntr_13h:cntr6|counter_reg_bit4                        ; 1       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_7|shift_taps_auv:auto_generated|cntr_23h:cntr6|counter_reg_bit2                        ; 1       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_6|shift_taps_buv:auto_generated|cntr_33h:cntr6|counter_reg_bit1                        ; 1       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_9|shift_taps_guv:auto_generated|cntr_03h:cntr6|counter_reg_bit4                        ; 1       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_7|shift_taps_auv:auto_generated|cntr_23h:cntr6|counter_reg_bit1                        ; 1       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_6|shift_taps_buv:auto_generated|cntr_33h:cntr6|counter_reg_bit0                        ; 1       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_8|shift_taps_9uv:auto_generated|cntr_13h:cntr6|counter_reg_bit2                        ; 1       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_10|shift_taps_huv:auto_generated|cntr_a3h:cntr6|counter_reg_bit4                       ; 1       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_12|shift_taps_iuv:auto_generated|dffe7                                                 ; 2       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_13|shift_taps_juv:auto_generated|dffe7                                                 ; 2       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_11|shift_taps_6uv:auto_generated|cntr_b3h:cntr6|counter_reg_bit4                       ; 1       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_9|shift_taps_guv:auto_generated|cntr_03h:cntr6|counter_reg_bit2                        ; 1       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_8|shift_taps_9uv:auto_generated|cntr_13h:cntr6|counter_reg_bit0                        ; 1       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_14|shift_taps_kuv:auto_generated|dffe6                                                 ; 2       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_10|shift_taps_huv:auto_generated|cntr_a3h:cntr6|counter_reg_bit1                       ; 1       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_12|shift_taps_iuv:auto_generated|cntr_d3h:cntr6|counter_reg_bit4                       ; 1       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_13|shift_taps_juv:auto_generated|cntr_e3h:cntr6|counter_reg_bit3                       ; 1       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_11|shift_taps_6uv:auto_generated|cntr_b3h:cntr6|counter_reg_bit1                       ; 1       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_10|shift_taps_huv:auto_generated|cntr_a3h:cntr6|counter_reg_bit0                       ; 1       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_13|shift_taps_juv:auto_generated|cntr_e3h:cntr6|counter_reg_bit2                       ; 1       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_14|shift_taps_kuv:auto_generated|cntr_f3h:cntr5|counter_reg_bit3                       ; 1       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_13|shift_taps_juv:auto_generated|cntr_e3h:cntr6|counter_reg_bit1                       ; 1       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_14|shift_taps_kuv:auto_generated|cntr_f3h:cntr5|counter_reg_bit2                       ; 1       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_13|shift_taps_juv:auto_generated|cntr_e3h:cntr6|counter_reg_bit0                       ; 1       ;
; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_14|shift_taps_kuv:auto_generated|cntr_f3h:cntr5|counter_reg_bit1                       ; 1       ;
; Total number of inverted registers = 65                                                                                           ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                   ;
+-----------------------------------------------------------+-------------------------------------------------------+------------+
; Register Name                                             ; Megafunction                                          ; Type       ;
+-----------------------------------------------------------+-------------------------------------------------------+------------+
; Sqrt:u_Sqrt|resizedin31_p[0,1]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_0                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin30_p[0,1]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_0                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin29_p[0,1]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_0                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin28_p[0,1]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_0                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin27_p[0,1]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_0                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin26_p[0,1]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_0                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin25_p[0,1]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_0                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin24_p[0,1]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_0                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin23_p[0,1]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_0                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin22_p[0,1]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_0                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin21_p[0,1]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_0                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin20_p[0,1]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_0                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin19_p[0,1]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_0                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin18_p[0,1]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_0                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin17_p[0,1]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_0                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin16_p[0,1]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_0                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin15_p[0,1]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_0                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin14_p[0,1]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_0                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin13_p[0,1]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_0                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin12_p[0,1]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_0                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin11_p[0,1]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_0                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin10_p[0,1]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_0                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin9_p[0,1]                             ; Sqrt:u_Sqrt|resizedin1_p_rtl_0                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin8_p[0,1]                             ; Sqrt:u_Sqrt|resizedin1_p_rtl_0                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin7_p[0,1]                             ; Sqrt:u_Sqrt|resizedin1_p_rtl_0                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin6_p[0,1]                             ; Sqrt:u_Sqrt|resizedin1_p_rtl_0                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin5_p[0,1]                             ; Sqrt:u_Sqrt|resizedin1_p_rtl_0                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin4_p[0,1]                             ; Sqrt:u_Sqrt|resizedin1_p_rtl_0                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin3_p[0,1]                             ; Sqrt:u_Sqrt|resizedin1_p_rtl_0                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin2_p[0,1]                             ; Sqrt:u_Sqrt|resizedin1_p_rtl_0                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin1_p[0,1]                             ; Sqrt:u_Sqrt|resizedin1_p_rtl_0                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin30_p[2,3]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_1                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin29_p[2,3]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_1                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin28_p[2,3]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_1                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin27_p[2,3]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_1                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin26_p[2,3]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_1                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin25_p[2,3]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_1                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin24_p[2,3]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_1                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin23_p[2,3]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_1                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin22_p[2,3]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_1                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin21_p[2,3]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_1                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin20_p[2,3]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_1                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin19_p[2,3]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_1                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin18_p[2,3]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_1                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin17_p[2,3]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_1                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin16_p[2,3]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_1                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin15_p[2,3]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_1                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin14_p[2,3]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_1                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin13_p[2,3]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_1                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin12_p[2,3]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_1                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin11_p[2,3]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_1                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin10_p[2,3]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_1                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin9_p[2,3]                             ; Sqrt:u_Sqrt|resizedin1_p_rtl_1                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin8_p[2,3]                             ; Sqrt:u_Sqrt|resizedin1_p_rtl_1                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin7_p[2,3]                             ; Sqrt:u_Sqrt|resizedin1_p_rtl_1                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin6_p[2,3]                             ; Sqrt:u_Sqrt|resizedin1_p_rtl_1                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin5_p[2,3]                             ; Sqrt:u_Sqrt|resizedin1_p_rtl_1                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin4_p[2,3]                             ; Sqrt:u_Sqrt|resizedin1_p_rtl_1                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin3_p[2,3]                             ; Sqrt:u_Sqrt|resizedin1_p_rtl_1                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin2_p[2,3]                             ; Sqrt:u_Sqrt|resizedin1_p_rtl_1                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin1_p[2,3]                             ; Sqrt:u_Sqrt|resizedin1_p_rtl_1                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin29_p[4,5]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_2                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin28_p[4,5]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_2                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin27_p[4,5]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_2                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin26_p[4,5]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_2                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin25_p[4,5]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_2                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin24_p[4,5]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_2                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin23_p[4,5]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_2                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin22_p[4,5]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_2                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin21_p[4,5]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_2                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin20_p[4,5]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_2                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin19_p[4,5]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_2                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin18_p[4,5]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_2                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin17_p[4,5]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_2                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin16_p[4,5]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_2                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin15_p[4,5]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_2                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin14_p[4,5]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_2                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin13_p[4,5]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_2                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin12_p[4,5]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_2                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin11_p[4,5]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_2                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin10_p[4,5]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_2                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin9_p[4,5]                             ; Sqrt:u_Sqrt|resizedin1_p_rtl_2                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin8_p[4,5]                             ; Sqrt:u_Sqrt|resizedin1_p_rtl_2                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin7_p[4,5]                             ; Sqrt:u_Sqrt|resizedin1_p_rtl_2                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin6_p[4,5]                             ; Sqrt:u_Sqrt|resizedin1_p_rtl_2                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin5_p[4,5]                             ; Sqrt:u_Sqrt|resizedin1_p_rtl_2                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin4_p[4,5]                             ; Sqrt:u_Sqrt|resizedin1_p_rtl_2                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin3_p[4,5]                             ; Sqrt:u_Sqrt|resizedin1_p_rtl_2                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin2_p[4,5]                             ; Sqrt:u_Sqrt|resizedin1_p_rtl_2                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin1_p[4,5]                             ; Sqrt:u_Sqrt|resizedin1_p_rtl_2                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin28_p[6,7]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_3                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin27_p[6,7]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_3                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin26_p[6,7]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_3                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin25_p[6,7]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_3                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin24_p[6,7]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_3                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin23_p[6,7]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_3                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin22_p[6,7]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_3                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin21_p[6,7]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_3                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin20_p[6,7]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_3                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin19_p[6,7]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_3                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin18_p[6,7]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_3                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin17_p[6,7]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_3                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin16_p[6,7]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_3                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin15_p[6,7]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_3                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin14_p[6,7]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_3                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin13_p[6,7]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_3                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin12_p[6,7]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_3                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin11_p[6,7]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_3                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin10_p[6,7]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_3                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin9_p[6,7]                             ; Sqrt:u_Sqrt|resizedin1_p_rtl_3                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin8_p[6,7]                             ; Sqrt:u_Sqrt|resizedin1_p_rtl_3                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin7_p[6,7]                             ; Sqrt:u_Sqrt|resizedin1_p_rtl_3                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin6_p[6,7]                             ; Sqrt:u_Sqrt|resizedin1_p_rtl_3                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin5_p[6,7]                             ; Sqrt:u_Sqrt|resizedin1_p_rtl_3                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin4_p[6,7]                             ; Sqrt:u_Sqrt|resizedin1_p_rtl_3                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin3_p[6,7]                             ; Sqrt:u_Sqrt|resizedin1_p_rtl_3                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin2_p[6,7]                             ; Sqrt:u_Sqrt|resizedin1_p_rtl_3                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin1_p[6,7]                             ; Sqrt:u_Sqrt|resizedin1_p_rtl_3                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin27_p[8,9]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_4                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin26_p[8,9]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_4                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin25_p[8,9]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_4                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin24_p[8,9]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_4                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin23_p[8,9]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_4                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin22_p[8,9]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_4                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin21_p[8,9]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_4                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin20_p[8,9]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_4                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin19_p[8,9]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_4                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin18_p[8,9]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_4                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin17_p[8,9]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_4                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin16_p[8,9]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_4                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin15_p[8,9]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_4                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin14_p[8,9]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_4                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin13_p[8,9]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_4                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin12_p[8,9]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_4                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin11_p[8,9]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_4                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin10_p[8,9]                            ; Sqrt:u_Sqrt|resizedin1_p_rtl_4                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin9_p[8,9]                             ; Sqrt:u_Sqrt|resizedin1_p_rtl_4                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin8_p[8,9]                             ; Sqrt:u_Sqrt|resizedin1_p_rtl_4                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin7_p[8,9]                             ; Sqrt:u_Sqrt|resizedin1_p_rtl_4                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin6_p[8,9]                             ; Sqrt:u_Sqrt|resizedin1_p_rtl_4                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin5_p[8,9]                             ; Sqrt:u_Sqrt|resizedin1_p_rtl_4                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin4_p[8,9]                             ; Sqrt:u_Sqrt|resizedin1_p_rtl_4                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin3_p[8,9]                             ; Sqrt:u_Sqrt|resizedin1_p_rtl_4                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin2_p[8,9]                             ; Sqrt:u_Sqrt|resizedin1_p_rtl_4                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin1_p[8,9]                             ; Sqrt:u_Sqrt|resizedin1_p_rtl_4                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin26_p[10,11]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_5                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin25_p[10,11]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_5                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin24_p[10,11]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_5                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin23_p[10,11]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_5                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin22_p[10,11]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_5                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin21_p[10,11]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_5                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin20_p[10,11]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_5                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin19_p[10,11]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_5                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin18_p[10,11]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_5                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin17_p[10,11]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_5                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin16_p[10,11]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_5                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin15_p[10,11]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_5                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin14_p[10,11]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_5                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin13_p[10,11]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_5                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin12_p[10,11]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_5                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin11_p[10,11]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_5                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin10_p[10,11]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_5                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin9_p[10,11]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_5                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin8_p[10,11]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_5                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin7_p[10,11]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_5                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin6_p[10,11]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_5                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin5_p[10,11]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_5                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin4_p[10,11]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_5                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin3_p[10,11]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_5                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin2_p[10,11]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_5                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin1_p[10,11]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_5                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin25_p[12,13]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_6                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin24_p[12,13]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_6                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin23_p[12,13]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_6                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin22_p[12,13]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_6                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin21_p[12,13]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_6                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin20_p[12,13]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_6                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin19_p[12,13]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_6                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin18_p[12,13]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_6                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin17_p[12,13]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_6                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin16_p[12,13]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_6                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin15_p[12,13]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_6                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin14_p[12,13]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_6                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin13_p[12,13]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_6                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin12_p[12,13]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_6                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin11_p[12,13]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_6                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin10_p[12,13]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_6                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin9_p[12,13]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_6                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin8_p[12,13]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_6                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin7_p[12,13]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_6                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin6_p[12,13]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_6                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin5_p[12,13]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_6                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin4_p[12,13]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_6                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin3_p[12,13]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_6                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin2_p[12,13]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_6                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin1_p[12,13]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_6                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin24_p[14,15]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_7                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin23_p[14,15]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_7                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin22_p[14,15]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_7                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin21_p[14,15]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_7                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin20_p[14,15]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_7                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin19_p[14,15]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_7                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin18_p[14,15]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_7                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin17_p[14,15]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_7                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin16_p[14,15]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_7                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin15_p[14,15]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_7                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin14_p[14,15]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_7                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin13_p[14,15]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_7                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin12_p[14,15]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_7                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin11_p[14,15]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_7                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin10_p[14,15]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_7                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin9_p[14,15]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_7                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin8_p[14,15]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_7                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin7_p[14,15]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_7                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin6_p[14,15]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_7                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin5_p[14,15]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_7                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin4_p[14,15]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_7                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin3_p[14,15]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_7                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin2_p[14,15]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_7                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin1_p[14,15]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_7                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin23_p[16,17]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_8                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin22_p[16,17]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_8                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin21_p[16,17]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_8                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin20_p[16,17]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_8                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin19_p[16,17]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_8                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin18_p[16,17]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_8                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin17_p[16,17]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_8                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin16_p[16,17]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_8                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin15_p[16,17]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_8                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin14_p[16,17]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_8                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin13_p[16,17]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_8                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin12_p[16,17]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_8                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin11_p[16,17]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_8                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin10_p[16,17]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_8                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin9_p[16,17]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_8                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin8_p[16,17]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_8                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin7_p[16,17]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_8                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin6_p[16,17]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_8                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin5_p[16,17]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_8                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin4_p[16,17]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_8                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin3_p[16,17]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_8                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin2_p[16,17]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_8                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin1_p[16,17]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_8                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin22_p[18,19]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_9                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin21_p[18,19]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_9                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin20_p[18,19]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_9                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin19_p[18,19]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_9                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin18_p[18,19]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_9                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin17_p[18,19]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_9                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin16_p[18,19]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_9                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin15_p[18,19]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_9                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin14_p[18,19]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_9                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin13_p[18,19]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_9                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin12_p[18,19]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_9                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin11_p[18,19]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_9                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin10_p[18,19]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_9                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin9_p[18,19]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_9                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin8_p[18,19]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_9                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin7_p[18,19]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_9                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin6_p[18,19]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_9                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin5_p[18,19]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_9                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin4_p[18,19]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_9                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin3_p[18,19]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_9                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin2_p[18,19]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_9                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin1_p[18,19]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_9                        ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin21_p[20,21]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_10                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin20_p[20,21]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_10                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin19_p[20,21]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_10                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin18_p[20,21]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_10                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin17_p[20,21]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_10                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin16_p[20,21]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_10                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin15_p[20,21]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_10                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin14_p[20,21]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_10                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin13_p[20,21]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_10                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin12_p[20,21]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_10                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin11_p[20,21]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_10                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin10_p[20,21]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_10                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin9_p[20,21]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_10                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin8_p[20,21]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_10                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin7_p[20,21]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_10                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin6_p[20,21]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_10                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin5_p[20,21]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_10                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin4_p[20,21]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_10                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin3_p[20,21]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_10                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin2_p[20,21]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_10                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin1_p[20,21]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_10                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin20_p[22,23]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_11                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin19_p[22,23]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_11                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin18_p[22,23]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_11                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin17_p[22,23]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_11                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin16_p[22,23]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_11                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin15_p[22,23]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_11                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin14_p[22,23]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_11                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin13_p[22,23]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_11                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin12_p[22,23]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_11                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin11_p[22,23]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_11                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin10_p[22,23]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_11                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin9_p[22,23]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_11                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin8_p[22,23]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_11                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin7_p[22,23]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_11                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin6_p[22,23]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_11                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin5_p[22,23]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_11                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin4_p[22,23]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_11                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin3_p[22,23]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_11                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin2_p[22,23]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_11                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin1_p[22,23]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_11                       ; SHIFT_TAPS ;
; delayMatch1_reg[1..19][0..15]                             ; delayMatch1_reg_rtl_0                                 ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin19_p[24,25]                          ; delayMatch1_reg_rtl_0                                 ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin18_p[24,25]                          ; delayMatch1_reg_rtl_0                                 ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin17_p[24,25]                          ; delayMatch1_reg_rtl_0                                 ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin16_p[24,25]                          ; delayMatch1_reg_rtl_0                                 ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin15_p[24,25]                          ; delayMatch1_reg_rtl_0                                 ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin14_p[24,25]                          ; delayMatch1_reg_rtl_0                                 ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin13_p[24,25]                          ; delayMatch1_reg_rtl_0                                 ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin12_p[24,25]                          ; delayMatch1_reg_rtl_0                                 ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin11_p[24,25]                          ; delayMatch1_reg_rtl_0                                 ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin10_p[24,25]                          ; delayMatch1_reg_rtl_0                                 ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin9_p[24,25]                           ; delayMatch1_reg_rtl_0                                 ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin8_p[24,25]                           ; delayMatch1_reg_rtl_0                                 ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin7_p[24,25]                           ; delayMatch1_reg_rtl_0                                 ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin6_p[24,25]                           ; delayMatch1_reg_rtl_0                                 ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin5_p[24,25]                           ; delayMatch1_reg_rtl_0                                 ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin4_p[24,25]                           ; delayMatch1_reg_rtl_0                                 ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin3_p[24,25]                           ; delayMatch1_reg_rtl_0                                 ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin2_p[24,25]                           ; delayMatch1_reg_rtl_0                                 ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin1_p[24,25]                           ; delayMatch1_reg_rtl_0                                 ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin18_p[26,27]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_12                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin17_p[26,27]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_12                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin16_p[26,27]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_12                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin15_p[26,27]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_12                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin14_p[26,27]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_12                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin13_p[26,27]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_12                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin12_p[26,27]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_12                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin11_p[26,27]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_12                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin10_p[26,27]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_12                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin9_p[26,27]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_12                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin8_p[26,27]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_12                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin7_p[26,27]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_12                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin6_p[26,27]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_12                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin5_p[26,27]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_12                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin4_p[26,27]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_12                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin3_p[26,27]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_12                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin2_p[26,27]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_12                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin1_p[26,27]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_12                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin17_p[28,29]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_13                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin16_p[28,29]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_13                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin15_p[28,29]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_13                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin14_p[28,29]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_13                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin13_p[28,29]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_13                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin12_p[28,29]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_13                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin11_p[28,29]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_13                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin10_p[28,29]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_13                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin9_p[28,29]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_13                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin8_p[28,29]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_13                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin7_p[28,29]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_13                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin6_p[28,29]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_13                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin5_p[28,29]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_13                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin4_p[28,29]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_13                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin3_p[28,29]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_13                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin2_p[28,29]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_13                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin1_p[28,29]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_13                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin16_p[30,31]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_14                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin15_p[30,31]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_14                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin14_p[30,31]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_14                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin13_p[30,31]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_14                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin12_p[30,31]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_14                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin11_p[30,31]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_14                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin10_p[30,31]                          ; Sqrt:u_Sqrt|resizedin1_p_rtl_14                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin9_p[30,31]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_14                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin8_p[30,31]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_14                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin7_p[30,31]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_14                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin6_p[30,31]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_14                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin5_p[30,31]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_14                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin4_p[30,31]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_14                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin3_p[30,31]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_14                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin2_p[30,31]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_14                       ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin1_p[30,31]                           ; Sqrt:u_Sqrt|resizedin1_p_rtl_14                       ; SHIFT_TAPS ;
; atan2_cordic_nw:u_Atan2_inst|y_non_zero_reg_reg[0..11]    ; atan2_cordic_nw:u_Atan2_inst|y_non_zero_reg_reg_rtl_0 ; SHIFT_TAPS ;
; atan2_cordic_nw:u_Atan2_inst|x_quad_adjust_reg_reg[0..11] ; atan2_cordic_nw:u_Atan2_inst|y_non_zero_reg_reg_rtl_0 ; SHIFT_TAPS ;
; atan2_cordic_nw:u_Atan2_inst|y_quad_adjust_reg_reg[0..11] ; atan2_cordic_nw:u_Atan2_inst|y_non_zero_reg_reg_rtl_0 ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin12_p[38,39]                          ; atan2_cordic_nw:u_Atan2_inst|y_non_zero_reg_reg_rtl_0 ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin11_p[38,39]                          ; atan2_cordic_nw:u_Atan2_inst|y_non_zero_reg_reg_rtl_0 ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin10_p[38,39]                          ; atan2_cordic_nw:u_Atan2_inst|y_non_zero_reg_reg_rtl_0 ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin9_p[38,39]                           ; atan2_cordic_nw:u_Atan2_inst|y_non_zero_reg_reg_rtl_0 ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin8_p[38,39]                           ; atan2_cordic_nw:u_Atan2_inst|y_non_zero_reg_reg_rtl_0 ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin7_p[38,39]                           ; atan2_cordic_nw:u_Atan2_inst|y_non_zero_reg_reg_rtl_0 ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin6_p[38,39]                           ; atan2_cordic_nw:u_Atan2_inst|y_non_zero_reg_reg_rtl_0 ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin5_p[38,39]                           ; atan2_cordic_nw:u_Atan2_inst|y_non_zero_reg_reg_rtl_0 ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin4_p[38,39]                           ; atan2_cordic_nw:u_Atan2_inst|y_non_zero_reg_reg_rtl_0 ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin3_p[38,39]                           ; atan2_cordic_nw:u_Atan2_inst|y_non_zero_reg_reg_rtl_0 ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin2_p[38,39]                           ; atan2_cordic_nw:u_Atan2_inst|y_non_zero_reg_reg_rtl_0 ; SHIFT_TAPS ;
; Sqrt:u_Sqrt|resizedin1_p[38,39]                           ; atan2_cordic_nw:u_Atan2_inst|y_non_zero_reg_reg_rtl_0 ; SHIFT_TAPS ;
+-----------------------------------------------------------+-------------------------------------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+
; 8:1                ; 31 bits   ; 155 LEs       ; 93 LEs               ; 62 LEs                 ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FIXED_POINT|atan2_cordic_nw:u_Atan2_inst|angle_1[17] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_0|shift_taps_8uv:auto_generated|altsyncram_ffc1:altsyncram5 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_0|shift_taps_8uv:auto_generated|cntr_93h:cntr6 ;
+----------------+-------+------+----------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                               ;
+----------------+-------+------+----------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit2                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit3                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit4                                                                 ;
+----------------+-------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_1|shift_taps_7uv:auto_generated|altsyncram_dfc1:altsyncram5 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_1|shift_taps_7uv:auto_generated|cntr_83h:cntr6 ;
+----------------+-------+------+----------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                               ;
+----------------+-------+------+----------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit2                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit3                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit4                                                                 ;
+----------------+-------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_2|shift_taps_fuv:auto_generated|altsyncram_tfc1:altsyncram5 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_2|shift_taps_fuv:auto_generated|cntr_73h:cntr6 ;
+----------------+-------+------+----------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                               ;
+----------------+-------+------+----------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit1                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit3                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit4                                                                 ;
+----------------+-------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_3|shift_taps_euv:auto_generated|altsyncram_rfc1:altsyncram5 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_3|shift_taps_euv:auto_generated|cntr_63h:cntr6 ;
+----------------+-------+------+----------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                               ;
+----------------+-------+------+----------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit1                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit3                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit4                                                                 ;
+----------------+-------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_4|shift_taps_duv:auto_generated|altsyncram_pfc1:altsyncram5 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_4|shift_taps_duv:auto_generated|cntr_53h:cntr6 ;
+----------------+-------+------+----------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                               ;
+----------------+-------+------+----------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit3                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit4                                                                 ;
+----------------+-------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_5|shift_taps_cuv:auto_generated|altsyncram_nfc1:altsyncram5 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_5|shift_taps_cuv:auto_generated|cntr_43h:cntr6 ;
+----------------+-------+------+----------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                               ;
+----------------+-------+------+----------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit3                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit4                                                                 ;
+----------------+-------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_6|shift_taps_buv:auto_generated|altsyncram_lfc1:altsyncram5 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_6|shift_taps_buv:auto_generated|cntr_33h:cntr6 ;
+----------------+-------+------+----------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                               ;
+----------------+-------+------+----------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit1                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit2                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit4                                                                 ;
+----------------+-------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_7|shift_taps_auv:auto_generated|altsyncram_jfc1:altsyncram5 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_7|shift_taps_auv:auto_generated|cntr_23h:cntr6 ;
+----------------+-------+------+----------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                               ;
+----------------+-------+------+----------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit1                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit2                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit4                                                                 ;
+----------------+-------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_8|shift_taps_9uv:auto_generated|altsyncram_hfc1:altsyncram5 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_8|shift_taps_9uv:auto_generated|cntr_13h:cntr6 ;
+----------------+-------+------+----------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                               ;
+----------------+-------+------+----------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit2                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit4                                                                 ;
+----------------+-------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_9|shift_taps_guv:auto_generated|altsyncram_gfc1:altsyncram5 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_9|shift_taps_guv:auto_generated|cntr_03h:cntr6 ;
+----------------+-------+------+----------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                               ;
+----------------+-------+------+----------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit2                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit4                                                                 ;
+----------------+-------+------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_10|shift_taps_huv:auto_generated|altsyncram_efc1:altsyncram5 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_10|shift_taps_huv:auto_generated|cntr_a3h:cntr6 ;
+----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                ;
+----------------+-------+------+-----------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit1                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit4                                                                  ;
+----------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_11|shift_taps_6uv:auto_generated|altsyncram_bfc1:altsyncram5 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_11|shift_taps_6uv:auto_generated|cntr_b3h:cntr6 ;
+----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                ;
+----------------+-------+------+-----------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit1                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit4                                                                  ;
+----------------+-------+------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for altshift_taps:delayMatch1_reg_rtl_0|shift_taps_5001:auto_generated|altsyncram_9jc1:altsyncram5 ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altshift_taps:delayMatch1_reg_rtl_0|shift_taps_5001:auto_generated|cntr_c3h:cntr6 ;
+----------------+-------+------+--------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                       ;
+----------------+-------+------+--------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit4                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_12|shift_taps_iuv:auto_generated|altsyncram_qfc1:altsyncram5 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_12|shift_taps_iuv:auto_generated|cntr_d3h:cntr6 ;
+----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                ;
+----------------+-------+------+-----------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit4                                                                  ;
+----------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_13|shift_taps_juv:auto_generated|altsyncram_ofc1:altsyncram5 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_13|shift_taps_juv:auto_generated|cntr_e3h:cntr6 ;
+----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                ;
+----------------+-------+------+-----------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit1                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit2                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit3                                                                  ;
+----------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_14|shift_taps_kuv:auto_generated|altsyncram_kfc1:altsyncram4 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_14|shift_taps_kuv:auto_generated|cntr_f3h:cntr5 ;
+----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                ;
+----------------+-------+------+-----------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit1                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit2                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit3                                                                  ;
+----------------+-------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for atan2_cordic_nw:u_Atan2_inst|altshift_taps:y_non_zero_reg_reg_rtl_0|shift_taps_luv:auto_generated|altsyncram_ifc1:altsyncram5 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for atan2_cordic_nw:u_Atan2_inst|altshift_taps:y_non_zero_reg_reg_rtl_0|shift_taps_luv:auto_generated|cntr_u2h:cntr6 ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                      ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit1                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit3                                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                        ;
+----------------+----------------+-------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                     ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                     ;
; TAP_DISTANCE   ; 31             ; Untyped                                                     ;
; WIDTH          ; 2              ; Untyped                                                     ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                     ;
; CBXI_PARAMETER ; shift_taps_8uv ; Untyped                                                     ;
+----------------+----------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_1 ;
+----------------+----------------+-------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                        ;
+----------------+----------------+-------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                     ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                     ;
; TAP_DISTANCE   ; 30             ; Untyped                                                     ;
; WIDTH          ; 2              ; Untyped                                                     ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                     ;
; CBXI_PARAMETER ; shift_taps_7uv ; Untyped                                                     ;
+----------------+----------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_2 ;
+----------------+----------------+-------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                        ;
+----------------+----------------+-------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                     ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                     ;
; TAP_DISTANCE   ; 29             ; Untyped                                                     ;
; WIDTH          ; 2              ; Untyped                                                     ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                     ;
; CBXI_PARAMETER ; shift_taps_fuv ; Untyped                                                     ;
+----------------+----------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_3 ;
+----------------+----------------+-------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                        ;
+----------------+----------------+-------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                     ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                     ;
; TAP_DISTANCE   ; 28             ; Untyped                                                     ;
; WIDTH          ; 2              ; Untyped                                                     ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                     ;
; CBXI_PARAMETER ; shift_taps_euv ; Untyped                                                     ;
+----------------+----------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_4 ;
+----------------+----------------+-------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                        ;
+----------------+----------------+-------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                     ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                     ;
; TAP_DISTANCE   ; 27             ; Untyped                                                     ;
; WIDTH          ; 2              ; Untyped                                                     ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                     ;
; CBXI_PARAMETER ; shift_taps_duv ; Untyped                                                     ;
+----------------+----------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_5 ;
+----------------+----------------+-------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                        ;
+----------------+----------------+-------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                     ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                     ;
; TAP_DISTANCE   ; 26             ; Untyped                                                     ;
; WIDTH          ; 2              ; Untyped                                                     ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                     ;
; CBXI_PARAMETER ; shift_taps_cuv ; Untyped                                                     ;
+----------------+----------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_6 ;
+----------------+----------------+-------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                        ;
+----------------+----------------+-------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                     ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                     ;
; TAP_DISTANCE   ; 25             ; Untyped                                                     ;
; WIDTH          ; 2              ; Untyped                                                     ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                     ;
; CBXI_PARAMETER ; shift_taps_buv ; Untyped                                                     ;
+----------------+----------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_7 ;
+----------------+----------------+-------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                        ;
+----------------+----------------+-------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                     ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                     ;
; TAP_DISTANCE   ; 24             ; Untyped                                                     ;
; WIDTH          ; 2              ; Untyped                                                     ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                     ;
; CBXI_PARAMETER ; shift_taps_auv ; Untyped                                                     ;
+----------------+----------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_8 ;
+----------------+----------------+-------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                        ;
+----------------+----------------+-------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                     ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                     ;
; TAP_DISTANCE   ; 23             ; Untyped                                                     ;
; WIDTH          ; 2              ; Untyped                                                     ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                     ;
; CBXI_PARAMETER ; shift_taps_9uv ; Untyped                                                     ;
+----------------+----------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_9 ;
+----------------+----------------+-------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                        ;
+----------------+----------------+-------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                     ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                     ;
; TAP_DISTANCE   ; 22             ; Untyped                                                     ;
; WIDTH          ; 2              ; Untyped                                                     ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                     ;
; CBXI_PARAMETER ; shift_taps_guv ; Untyped                                                     ;
+----------------+----------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_10 ;
+----------------+----------------+--------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                         ;
+----------------+----------------+--------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                      ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                      ;
; TAP_DISTANCE   ; 21             ; Untyped                                                      ;
; WIDTH          ; 2              ; Untyped                                                      ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                      ;
; CBXI_PARAMETER ; shift_taps_huv ; Untyped                                                      ;
+----------------+----------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_11 ;
+----------------+----------------+--------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                         ;
+----------------+----------------+--------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                      ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                      ;
; TAP_DISTANCE   ; 20             ; Untyped                                                      ;
; WIDTH          ; 2              ; Untyped                                                      ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                      ;
; CBXI_PARAMETER ; shift_taps_6uv ; Untyped                                                      ;
+----------------+----------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altshift_taps:delayMatch1_reg_rtl_0 ;
+----------------+-----------------+---------------------------------------------------+
; Parameter Name ; Value           ; Type                                              ;
+----------------+-----------------+---------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                           ;
; NUMBER_OF_TAPS ; 1               ; Untyped                                           ;
; TAP_DISTANCE   ; 19              ; Untyped                                           ;
; WIDTH          ; 18              ; Untyped                                           ;
; POWER_UP_STATE ; DONT_CARE       ; Untyped                                           ;
; CBXI_PARAMETER ; shift_taps_5001 ; Untyped                                           ;
+----------------+-----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_12 ;
+----------------+----------------+--------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                         ;
+----------------+----------------+--------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                      ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                      ;
; TAP_DISTANCE   ; 18             ; Untyped                                                      ;
; WIDTH          ; 2              ; Untyped                                                      ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                      ;
; CBXI_PARAMETER ; shift_taps_iuv ; Untyped                                                      ;
+----------------+----------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_13 ;
+----------------+----------------+--------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                         ;
+----------------+----------------+--------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                      ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                      ;
; TAP_DISTANCE   ; 17             ; Untyped                                                      ;
; WIDTH          ; 2              ; Untyped                                                      ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                      ;
; CBXI_PARAMETER ; shift_taps_juv ; Untyped                                                      ;
+----------------+----------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_14 ;
+----------------+----------------+--------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                         ;
+----------------+----------------+--------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                      ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                      ;
; TAP_DISTANCE   ; 16             ; Untyped                                                      ;
; WIDTH          ; 2              ; Untyped                                                      ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                      ;
; CBXI_PARAMETER ; shift_taps_kuv ; Untyped                                                      ;
+----------------+----------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: atan2_cordic_nw:u_Atan2_inst|altshift_taps:y_non_zero_reg_reg_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                               ;
+----------------+----------------+------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                            ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                            ;
; TAP_DISTANCE   ; 12             ; Untyped                                                                            ;
; WIDTH          ; 5              ; Untyped                                                                            ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                            ;
; CBXI_PARAMETER ; shift_taps_luv ; Untyped                                                                            ;
+----------------+----------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                              ;
+----------------------------+---------------------------------------------------------------------+
; Name                       ; Value                                                               ;
+----------------------------+---------------------------------------------------------------------+
; Number of entity instances ; 17                                                                  ;
; Entity Instance            ; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_0                        ;
;     -- NUMBER_OF_TAPS      ; 1                                                                   ;
;     -- TAP_DISTANCE        ; 31                                                                  ;
;     -- WIDTH               ; 2                                                                   ;
; Entity Instance            ; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_1                        ;
;     -- NUMBER_OF_TAPS      ; 1                                                                   ;
;     -- TAP_DISTANCE        ; 30                                                                  ;
;     -- WIDTH               ; 2                                                                   ;
; Entity Instance            ; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_2                        ;
;     -- NUMBER_OF_TAPS      ; 1                                                                   ;
;     -- TAP_DISTANCE        ; 29                                                                  ;
;     -- WIDTH               ; 2                                                                   ;
; Entity Instance            ; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_3                        ;
;     -- NUMBER_OF_TAPS      ; 1                                                                   ;
;     -- TAP_DISTANCE        ; 28                                                                  ;
;     -- WIDTH               ; 2                                                                   ;
; Entity Instance            ; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_4                        ;
;     -- NUMBER_OF_TAPS      ; 1                                                                   ;
;     -- TAP_DISTANCE        ; 27                                                                  ;
;     -- WIDTH               ; 2                                                                   ;
; Entity Instance            ; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_5                        ;
;     -- NUMBER_OF_TAPS      ; 1                                                                   ;
;     -- TAP_DISTANCE        ; 26                                                                  ;
;     -- WIDTH               ; 2                                                                   ;
; Entity Instance            ; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_6                        ;
;     -- NUMBER_OF_TAPS      ; 1                                                                   ;
;     -- TAP_DISTANCE        ; 25                                                                  ;
;     -- WIDTH               ; 2                                                                   ;
; Entity Instance            ; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_7                        ;
;     -- NUMBER_OF_TAPS      ; 1                                                                   ;
;     -- TAP_DISTANCE        ; 24                                                                  ;
;     -- WIDTH               ; 2                                                                   ;
; Entity Instance            ; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_8                        ;
;     -- NUMBER_OF_TAPS      ; 1                                                                   ;
;     -- TAP_DISTANCE        ; 23                                                                  ;
;     -- WIDTH               ; 2                                                                   ;
; Entity Instance            ; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_9                        ;
;     -- NUMBER_OF_TAPS      ; 1                                                                   ;
;     -- TAP_DISTANCE        ; 22                                                                  ;
;     -- WIDTH               ; 2                                                                   ;
; Entity Instance            ; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_10                       ;
;     -- NUMBER_OF_TAPS      ; 1                                                                   ;
;     -- TAP_DISTANCE        ; 21                                                                  ;
;     -- WIDTH               ; 2                                                                   ;
; Entity Instance            ; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_11                       ;
;     -- NUMBER_OF_TAPS      ; 1                                                                   ;
;     -- TAP_DISTANCE        ; 20                                                                  ;
;     -- WIDTH               ; 2                                                                   ;
; Entity Instance            ; altshift_taps:delayMatch1_reg_rtl_0                                 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                   ;
;     -- TAP_DISTANCE        ; 19                                                                  ;
;     -- WIDTH               ; 18                                                                  ;
; Entity Instance            ; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_12                       ;
;     -- NUMBER_OF_TAPS      ; 1                                                                   ;
;     -- TAP_DISTANCE        ; 18                                                                  ;
;     -- WIDTH               ; 2                                                                   ;
; Entity Instance            ; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_13                       ;
;     -- NUMBER_OF_TAPS      ; 1                                                                   ;
;     -- TAP_DISTANCE        ; 17                                                                  ;
;     -- WIDTH               ; 2                                                                   ;
; Entity Instance            ; Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_14                       ;
;     -- NUMBER_OF_TAPS      ; 1                                                                   ;
;     -- TAP_DISTANCE        ; 16                                                                  ;
;     -- WIDTH               ; 2                                                                   ;
; Entity Instance            ; atan2_cordic_nw:u_Atan2_inst|altshift_taps:y_non_zero_reg_reg_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                   ;
;     -- TAP_DISTANCE        ; 12                                                                  ;
;     -- WIDTH               ; 5                                                                   ;
+----------------------------+---------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 4066                        ;
;     ENA               ; 87                          ;
;     ENA CLR           ; 2842                        ;
;     ENA CLR SCLR      ; 59                          ;
;     ENA CLR SCLR SLD  ; 1                           ;
;     ENA CLR SLD       ; 998                         ;
;     ENA SCLR          ; 79                          ;
; arriav_lcell_comb     ; 4683                        ;
;     arith             ; 2434                        ;
;         0 data inputs ; 61                          ;
;         1 data inputs ; 988                         ;
;         2 data inputs ; 760                         ;
;         3 data inputs ; 625                         ;
;     extend            ; 32                          ;
;         7 data inputs ; 32                          ;
;     normal            ; 2107                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 122                         ;
;         2 data inputs ; 1018                        ;
;         3 data inputs ; 53                          ;
;         4 data inputs ; 256                         ;
;         5 data inputs ; 237                         ;
;         6 data inputs ; 420                         ;
;     shared            ; 110                         ;
;         1 data inputs ; 64                          ;
;         3 data inputs ; 46                          ;
; arriav_mac            ; 6                           ;
; boundary_port         ; 119                         ;
; stratixv_ram_block    ; 53                          ;
;                       ;                             ;
; Max LUT depth         ; 15.00                       ;
; Average LUT depth     ; 6.84                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:12     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Sun Nov 27 19:54:58 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2_01_fixed -c Lab2_01_fixed
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /matlab_projects/labs/lab2/lab2_01/sqrt.v
    Info (12023): Found entity 1: Sqrt File: D:/Matlab_Projects/Labs/Lab2/lab2_01/Sqrt.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /matlab_projects/labs/lab2/lab2_01/calc_magnitude_and_phase_fixed_point_tb.v
    Info (12023): Found entity 1: CALC_MAGNITUDE_AND_PHASE_FIXED_POINT_tb File: D:/Matlab_Projects/Labs/Lab2/lab2_01/CALC_MAGNITUDE_AND_PHASE_FIXED_POINT_tb.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file /matlab_projects/labs/lab2/lab2_01/calc_magnitude_and_phase_fixed_point.v
    Info (12023): Found entity 1: CALC_MAGNITUDE_AND_PHASE_FIXED_POINT File: D:/Matlab_Projects/Labs/Lab2/lab2_01/CALC_MAGNITUDE_AND_PHASE_FIXED_POINT.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file /matlab_projects/labs/lab2/lab2_01/atan2_cordic_nw.v
    Info (12023): Found entity 1: atan2_cordic_nw File: D:/Matlab_Projects/Labs/Lab2/lab2_01/atan2_cordic_nw.v Line: 21
Info (12127): Elaborating entity "CALC_MAGNITUDE_AND_PHASE_FIXED_POINT" for the top level hierarchy
Info (12128): Elaborating entity "Sqrt" for hierarchy "Sqrt:u_Sqrt" File: D:/Matlab_Projects/Labs/Lab2/lab2_01/CALC_MAGNITUDE_AND_PHASE_FIXED_POINT.v Line: 219
Info (12128): Elaborating entity "atan2_cordic_nw" for hierarchy "atan2_cordic_nw:u_Atan2_inst" File: D:/Matlab_Projects/Labs/Lab2/lab2_01/CALC_MAGNITUDE_AND_PHASE_FIXED_POINT.v Line: 229
Info (286030): Timing-Driven Synthesis is running
Info (19000): Inferred 17 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Sqrt:u_Sqrt|resizedin1_p_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 31
        Info (286033): Parameter WIDTH set to 2
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Sqrt:u_Sqrt|resizedin1_p_rtl_1"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 30
        Info (286033): Parameter WIDTH set to 2
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Sqrt:u_Sqrt|resizedin1_p_rtl_2"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 29
        Info (286033): Parameter WIDTH set to 2
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Sqrt:u_Sqrt|resizedin1_p_rtl_3"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 28
        Info (286033): Parameter WIDTH set to 2
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Sqrt:u_Sqrt|resizedin1_p_rtl_4"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 27
        Info (286033): Parameter WIDTH set to 2
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Sqrt:u_Sqrt|resizedin1_p_rtl_5"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 26
        Info (286033): Parameter WIDTH set to 2
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Sqrt:u_Sqrt|resizedin1_p_rtl_6"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 25
        Info (286033): Parameter WIDTH set to 2
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Sqrt:u_Sqrt|resizedin1_p_rtl_7"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 24
        Info (286033): Parameter WIDTH set to 2
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Sqrt:u_Sqrt|resizedin1_p_rtl_8"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 23
        Info (286033): Parameter WIDTH set to 2
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Sqrt:u_Sqrt|resizedin1_p_rtl_9"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 22
        Info (286033): Parameter WIDTH set to 2
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Sqrt:u_Sqrt|resizedin1_p_rtl_10"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 21
        Info (286033): Parameter WIDTH set to 2
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Sqrt:u_Sqrt|resizedin1_p_rtl_11"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 20
        Info (286033): Parameter WIDTH set to 2
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "delayMatch1_reg_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 19
        Info (286033): Parameter WIDTH set to 18
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Sqrt:u_Sqrt|resizedin1_p_rtl_12"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 18
        Info (286033): Parameter WIDTH set to 2
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Sqrt:u_Sqrt|resizedin1_p_rtl_13"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 17
        Info (286033): Parameter WIDTH set to 2
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Sqrt:u_Sqrt|resizedin1_p_rtl_14"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 16
        Info (286033): Parameter WIDTH set to 2
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "atan2_cordic_nw:u_Atan2_inst|y_non_zero_reg_reg_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 12
        Info (286033): Parameter WIDTH set to 5
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
Info (12130): Elaborated megafunction instantiation "Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_0"
Info (12133): Instantiated megafunction "Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "31"
    Info (12134): Parameter "WIDTH" = "2"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_8uv.tdf
    Info (12023): Found entity 1: shift_taps_8uv File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/shift_taps_8uv.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ffc1.tdf
    Info (12023): Found entity 1: altsyncram_ffc1 File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/altsyncram_ffc1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cjf.tdf
    Info (12023): Found entity 1: cntr_cjf File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_cjf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_93h.tdf
    Info (12023): Found entity 1: cntr_93h File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_93h.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_1"
Info (12133): Instantiated megafunction "Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_1" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "30"
    Info (12134): Parameter "WIDTH" = "2"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_7uv.tdf
    Info (12023): Found entity 1: shift_taps_7uv File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/shift_taps_7uv.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dfc1.tdf
    Info (12023): Found entity 1: altsyncram_dfc1 File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/altsyncram_dfc1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_bjf.tdf
    Info (12023): Found entity 1: cntr_bjf File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_bjf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_83h.tdf
    Info (12023): Found entity 1: cntr_83h File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_83h.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_2"
Info (12133): Instantiated megafunction "Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_2" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "29"
    Info (12134): Parameter "WIDTH" = "2"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_fuv.tdf
    Info (12023): Found entity 1: shift_taps_fuv File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/shift_taps_fuv.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tfc1.tdf
    Info (12023): Found entity 1: altsyncram_tfc1 File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/altsyncram_tfc1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jjf.tdf
    Info (12023): Found entity 1: cntr_jjf File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_jjf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_73h.tdf
    Info (12023): Found entity 1: cntr_73h File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_73h.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_3"
Info (12133): Instantiated megafunction "Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_3" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "28"
    Info (12134): Parameter "WIDTH" = "2"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_euv.tdf
    Info (12023): Found entity 1: shift_taps_euv File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/shift_taps_euv.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rfc1.tdf
    Info (12023): Found entity 1: altsyncram_rfc1 File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/altsyncram_rfc1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ijf.tdf
    Info (12023): Found entity 1: cntr_ijf File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_ijf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_63h.tdf
    Info (12023): Found entity 1: cntr_63h File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_63h.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_4"
Info (12133): Instantiated megafunction "Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_4" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "27"
    Info (12134): Parameter "WIDTH" = "2"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_duv.tdf
    Info (12023): Found entity 1: shift_taps_duv File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/shift_taps_duv.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pfc1.tdf
    Info (12023): Found entity 1: altsyncram_pfc1 File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/altsyncram_pfc1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hjf.tdf
    Info (12023): Found entity 1: cntr_hjf File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_hjf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_53h.tdf
    Info (12023): Found entity 1: cntr_53h File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_53h.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_5"
Info (12133): Instantiated megafunction "Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_5" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "26"
    Info (12134): Parameter "WIDTH" = "2"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_cuv.tdf
    Info (12023): Found entity 1: shift_taps_cuv File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/shift_taps_cuv.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nfc1.tdf
    Info (12023): Found entity 1: altsyncram_nfc1 File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/altsyncram_nfc1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gjf.tdf
    Info (12023): Found entity 1: cntr_gjf File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_gjf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_43h.tdf
    Info (12023): Found entity 1: cntr_43h File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_43h.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_6"
Info (12133): Instantiated megafunction "Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_6" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "25"
    Info (12134): Parameter "WIDTH" = "2"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_buv.tdf
    Info (12023): Found entity 1: shift_taps_buv File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/shift_taps_buv.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lfc1.tdf
    Info (12023): Found entity 1: altsyncram_lfc1 File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/altsyncram_lfc1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fjf.tdf
    Info (12023): Found entity 1: cntr_fjf File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_fjf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_33h.tdf
    Info (12023): Found entity 1: cntr_33h File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_33h.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_7"
Info (12133): Instantiated megafunction "Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_7" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "24"
    Info (12134): Parameter "WIDTH" = "2"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_auv.tdf
    Info (12023): Found entity 1: shift_taps_auv File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/shift_taps_auv.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jfc1.tdf
    Info (12023): Found entity 1: altsyncram_jfc1 File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/altsyncram_jfc1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ejf.tdf
    Info (12023): Found entity 1: cntr_ejf File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_ejf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23h.tdf
    Info (12023): Found entity 1: cntr_23h File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_23h.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_8"
Info (12133): Instantiated megafunction "Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_8" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "23"
    Info (12134): Parameter "WIDTH" = "2"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_9uv.tdf
    Info (12023): Found entity 1: shift_taps_9uv File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/shift_taps_9uv.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hfc1.tdf
    Info (12023): Found entity 1: altsyncram_hfc1 File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/altsyncram_hfc1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_djf.tdf
    Info (12023): Found entity 1: cntr_djf File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_djf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_13h.tdf
    Info (12023): Found entity 1: cntr_13h File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_13h.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_9"
Info (12133): Instantiated megafunction "Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_9" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "22"
    Info (12134): Parameter "WIDTH" = "2"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_guv.tdf
    Info (12023): Found entity 1: shift_taps_guv File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/shift_taps_guv.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gfc1.tdf
    Info (12023): Found entity 1: altsyncram_gfc1 File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/altsyncram_gfc1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kjf.tdf
    Info (12023): Found entity 1: cntr_kjf File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_kjf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_03h.tdf
    Info (12023): Found entity 1: cntr_03h File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_03h.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_10"
Info (12133): Instantiated megafunction "Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_10" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "21"
    Info (12134): Parameter "WIDTH" = "2"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_huv.tdf
    Info (12023): Found entity 1: shift_taps_huv File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/shift_taps_huv.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_efc1.tdf
    Info (12023): Found entity 1: altsyncram_efc1 File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/altsyncram_efc1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ljf.tdf
    Info (12023): Found entity 1: cntr_ljf File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_ljf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_a3h.tdf
    Info (12023): Found entity 1: cntr_a3h File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_a3h.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_11"
Info (12133): Instantiated megafunction "Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_11" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "20"
    Info (12134): Parameter "WIDTH" = "2"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_6uv.tdf
    Info (12023): Found entity 1: shift_taps_6uv File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/shift_taps_6uv.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bfc1.tdf
    Info (12023): Found entity 1: altsyncram_bfc1 File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/altsyncram_bfc1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ajf.tdf
    Info (12023): Found entity 1: cntr_ajf File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_ajf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_b3h.tdf
    Info (12023): Found entity 1: cntr_b3h File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_b3h.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "altshift_taps:delayMatch1_reg_rtl_0"
Info (12133): Instantiated megafunction "altshift_taps:delayMatch1_reg_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "19"
    Info (12134): Parameter "WIDTH" = "18"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_5001.tdf
    Info (12023): Found entity 1: shift_taps_5001 File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/shift_taps_5001.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9jc1.tdf
    Info (12023): Found entity 1: altsyncram_9jc1 File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/altsyncram_9jc1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mjf.tdf
    Info (12023): Found entity 1: cntr_mjf File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_mjf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_c3h.tdf
    Info (12023): Found entity 1: cntr_c3h File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_c3h.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_12"
Info (12133): Instantiated megafunction "Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_12" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "18"
    Info (12134): Parameter "WIDTH" = "2"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_iuv.tdf
    Info (12023): Found entity 1: shift_taps_iuv File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/shift_taps_iuv.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qfc1.tdf
    Info (12023): Found entity 1: altsyncram_qfc1 File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/altsyncram_qfc1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_njf.tdf
    Info (12023): Found entity 1: cntr_njf File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_njf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_d3h.tdf
    Info (12023): Found entity 1: cntr_d3h File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_d3h.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_13"
Info (12133): Instantiated megafunction "Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_13" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "17"
    Info (12134): Parameter "WIDTH" = "2"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_juv.tdf
    Info (12023): Found entity 1: shift_taps_juv File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/shift_taps_juv.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ofc1.tdf
    Info (12023): Found entity 1: altsyncram_ofc1 File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/altsyncram_ofc1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ojf.tdf
    Info (12023): Found entity 1: cntr_ojf File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_ojf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_e3h.tdf
    Info (12023): Found entity 1: cntr_e3h File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_e3h.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_14"
Info (12133): Instantiated megafunction "Sqrt:u_Sqrt|altshift_taps:resizedin1_p_rtl_14" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "16"
    Info (12134): Parameter "WIDTH" = "2"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_kuv.tdf
    Info (12023): Found entity 1: shift_taps_kuv File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/shift_taps_kuv.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kfc1.tdf
    Info (12023): Found entity 1: altsyncram_kfc1 File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/altsyncram_kfc1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_pjf.tdf
    Info (12023): Found entity 1: cntr_pjf File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_pjf.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_f3h.tdf
    Info (12023): Found entity 1: cntr_f3h File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_f3h.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "atan2_cordic_nw:u_Atan2_inst|altshift_taps:y_non_zero_reg_reg_rtl_0"
Info (12133): Instantiated megafunction "atan2_cordic_nw:u_Atan2_inst|altshift_taps:y_non_zero_reg_reg_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "12"
    Info (12134): Parameter "WIDTH" = "5"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_luv.tdf
    Info (12023): Found entity 1: shift_taps_luv File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/shift_taps_luv.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ifc1.tdf
    Info (12023): Found entity 1: altsyncram_ifc1 File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/altsyncram_ifc1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qjf.tdf
    Info (12023): Found entity 1: cntr_qjf File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_qjf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u2h.tdf
    Info (12023): Found entity 1: cntr_u2h File: D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/db/cntr_u2h.tdf Line: 28
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "o_MAGNITUDE[32]" is stuck at GND File: D:/Matlab_Projects/Labs/Lab2/lab2_01/CALC_MAGNITUDE_AND_PHASE_FIXED_POINT.v Line: 63
Info (17049): 20 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/output_files/Lab2_01_fixed.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 7620 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 68 input pins
    Info (21059): Implemented 51 output pins
    Info (21061): Implemented 7442 logic cells
    Info (21064): Implemented 53 RAM segments
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4909 megabytes
    Info: Processing ended: Sun Nov 27 19:55:21 2022
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:35


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/intelFPGA_lite/simulink_HDL_projects/Lab2_01_fixed/output_files/Lab2_01_fixed.map.smsg.


