Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 05:54:07 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/splin_pf/NonUniformILP/splin_pf_NonUniformILP_20_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 Delay1No14_instance/Y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SumTree0_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.322ns  (logic 0.928ns (27.935%)  route 2.394ns (72.065%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.411ns = ( 6.411 - 4.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.989ns (routing 0.711ns, distribution 1.278ns)
  Clock Net Delay (Destination): 1.751ns (routing 0.646ns, distribution 1.105ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=5130, routed)        1.989     2.940    Delay1No14_instance/clk_IBUF_BUFG
    SLICE_X131Y279       FDCE                                         r  Delay1No14_instance/Y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y279       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.019 r  Delay1No14_instance/Y_reg[6]/Q
                         net (fo=4, routed)           0.285     3.304    Delay1No13_instance/Y_reg[33]_0[6]
    SLICE_X128Y276       LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     3.426 r  Delay1No13_instance/geqOp_carry_i_13/O
                         net (fo=1, routed)           0.025     3.451    SumTree0_0_impl_instance/FPAddSubOp_instance/S[3]
    SLICE_X128Y276       CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.614 r  SumTree0_0_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.640    SumTree0_0_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X128Y277       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.655 r  SumTree0_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.681    SumTree0_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X128Y278       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.733 r  SumTree0_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.411     4.144    Delay1No13_instance/CO[0]
    SLICE_X125Y276       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     4.179 r  Delay1No13_instance/shiftedFracY_d1[32]_i_5/O
                         net (fo=3, routed)           0.344     4.523    Delay1No13_instance/SumTree0_0_impl_instance/FPAddSubOp_instance/expDiff__26[2]
    SLICE_X127Y273       LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.090     4.613 r  Delay1No13_instance/shiftedFracY_d1[49]_i_8/O
                         net (fo=1, routed)           0.091     4.704    Delay1No13_instance/shiftedFracY_d1[49]_i_8_n_0
    SLICE_X127Y273       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     4.801 r  Delay1No13_instance/shiftedFracY_d1[49]_i_3/O
                         net (fo=3, routed)           0.334     5.135    Delay1No13_instance/SumTree0_0_impl_instance/FPAddSubOp_instance/shiftedOut
    SLICE_X126Y276       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     5.188 r  Delay1No13_instance/shiftedFracY_d1[33]_i_3/O
                         net (fo=48, routed)          0.596     5.784    Delay1No14_instance/shiftVal__5[1]
    SLICE_X137Y273       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     5.884 r  Delay1No14_instance/shiftedFracY_d1[30]_i_3/O
                         net (fo=2, routed)           0.207     6.091    Delay1No13_instance/Y_reg[26]_0[7]
    SLICE_X135Y276       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.122     6.213 r  Delay1No13_instance/shiftedFracY_d1[30]_i_1/O
                         net (fo=1, routed)           0.049     6.262    SumTree0_0_impl_instance/FPAddSubOp_instance/D[19]
    SLICE_X135Y276       FDRE                                         r  SumTree0_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=5130, routed)        1.751     6.411    SumTree0_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X135Y276       FDRE                                         r  SumTree0_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/C
                         clock pessimism              0.426     6.837    
                         clock uncertainty           -0.035     6.801    
    SLICE_X135Y276       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.826    SumTree0_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]
  -------------------------------------------------------------------
                         required time                          6.826    
                         arrival time                          -6.262    
  -------------------------------------------------------------------
                         slack                                  0.565    




