{"vcs1":{"timestamp_begin":1728742628.515671332, "rt":4.67, "ut":0.81, "st":0.28}}
{"vcselab":{"timestamp_begin":1728742633.266156346, "rt":1.23, "ut":0.27, "st":0.13}}
{"link":{"timestamp_begin":1728742634.580337297, "rt":0.37, "ut":0.16, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728742627.938387880}
{"VCS_COMP_START_TIME": 1728742627.938387880}
{"VCS_COMP_END_TIME": 1728742636.740035018}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 332532}}
{"stitch_vcselab": {"peak_mem": 231552}}
