<div id="pf215" class="pf w0 h0" data-page-no="215"><div class="pc pc215 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg215.png"/><div class="t m0 x7b h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws0">Table 29-16.<span class="_ _1a"> </span>Comparator sample/filter maximum latencies (continued)</div><div class="t m0 x9a h6f y2b3e ff1 fs4 fc0 sc0 ls0 ws0">Mode #<span class="_ _189"> </span><span class="v14">CR1[</span></div><div class="t m0 x7b h10 y330 ff1 fs4 fc0 sc0 ls0">EN]</div><div class="t m0 xd3 h10 y1a6 ff1 fs4 fc0 sc0 ls0">CR1[</div><div class="t m0 xd6 h10 y330 ff1 fs4 fc0 sc0 ls0">WE]</div><div class="t m0 x121 h10 y1a6 ff1 fs4 fc0 sc0 ls0">CR1[</div><div class="t m0 x8c h10 y330 ff1 fs4 fc0 sc0 ls0">SE]</div><div class="t m0 x127 h10 y1a6 ff1 fs4 fc0 sc0 ls0">CR0[FILTER</div><div class="t m0 x16 h10 y330 ff1 fs4 fc0 sc0 ls0">_CNT]</div><div class="t m0 x131 h10 y1a6 ff1 fs4 fc0 sc0 ls0">FPR[FILT_P</div><div class="t m0 x12a h13f y330 ff1 fs4 fc0 sc0 ls0 ws3c9">ER] <span class="ws0 v14">Operation<span class="_ _97"> </span>Maximum latency</span><span class="fs9 fc1 v2">1</span></div><div class="t m0 xb9 h7 y1a8 ff2 fs4 fc0 sc0 ls0 ws0">2A<span class="_ _43"> </span>1<span class="_ _5b"> </span>0<span class="_ _163"> </span>0<span class="_ _3f"> </span>0x00<span class="_ _6d"> </span>X<span class="_ _48"> </span>Continuous Mode<span class="_ _13b"> </span>T<span class="fs9 vb">PD</span></div><div class="t m0 xb9 h7 y2b4 ff2 fs4 fc0 sc0 ls0 ws3cb">2B<span class="_ _43"> </span>1 0 0<span class="_ _50"> </span>X<span class="_ _60"> </span>0x00</div><div class="t m0 xb9 h7 y2b5 ff2 fs4 fc0 sc0 ls0 ws0">3A<span class="_ _43"> </span>1<span class="_ _5b"> </span>0<span class="_ _163"> </span>1<span class="_ _3f"> </span>0x01<span class="_ _6d"> </span>X<span class="_ _42"> </span>Sampled, Non-Filtered mode<span class="_ _142"> </span>T<span class="fs9 ws1a4 vb">PD</span> + T<span class="fs9 ws1a4 vb">SAMPLE</span> + T<span class="fs9 vb">per</span></div><div class="t m0 xb9 h7 y2b6 ff2 fs4 fc0 sc0 ls0 ws0">3B<span class="_ _43"> </span>1<span class="_ _5b"> </span>0<span class="_ _163"> </span>0<span class="_ _3f"> </span>0x01<span class="_ _166"> </span>&gt; 0x00<span class="_ _140"> </span>T<span class="fs9 ws1a4 vb">PD</span> + (FPR[FILT_PER] *</div><div class="t m0 x9b h7 y1195 ff2 fs4 fc0 sc0 ls0 ws190">T<span class="fs9 ws1a4 vb">per</span><span class="ws0">) + T<span class="fs9 vb">per</span></span></div><div class="t m0 xb9 h7 y2b8 ff2 fs4 fc0 sc0 ls0 ws0">4A<span class="_ _43"> </span>1<span class="_ _5b"> </span>0<span class="_ _163"> </span>1<span class="_ _165"> </span>&gt; 0x01<span class="_ _5a"> </span>X<span class="_ _3d"> </span>Sampled, Filtered mode<span class="_ _23"> </span>T<span class="fs9 ws1a4 vb">PD</span> + (CR0[FILTER_CNT] *</div><div class="t m0 x164 h7 y2b9 ff2 fs4 fc0 sc0 ls0 ws190">T<span class="fs9 ws1a4 vb">SAMPLE</span><span class="ws0">) + T<span class="fs9 vb">per</span></span></div><div class="t m0 xb9 h7 y2ba ff2 fs4 fc0 sc0 ls0 ws0">4B<span class="_ _43"> </span>1<span class="_ _5b"> </span>0<span class="_ _163"> </span>0<span class="_ _165"> </span>&gt; 0x01<span class="_ _3e"> </span>&gt; 0x00<span class="_ _21d"> </span>T<span class="fs9 ws1a4 vb">PD</span> + (CR0[FILTER_CNT] *</div><div class="t m0 x76 h7 y2bb ff2 fs4 fc0 sc0 ls0 ws0">FPR[FILT_PER] x T<span class="fs9 ws1a4 vb">per</span>) + T<span class="fs9 vb">per</span></div><div class="t m0 xb9 h7 y1f1d ff2 fs4 fc0 sc0 ls0 ws0">5A<span class="_ _43"> </span>1<span class="_ _5b"> </span>1<span class="_ _163"> </span>0<span class="_ _3f"> </span>0x00<span class="_ _6d"> </span>X<span class="_ _62"> </span>Windowed mode<span class="_ _81"> </span>T<span class="fs9 ws1a4 vb">PD</span> + T<span class="fs9 vb">per</span></div><div class="t m0 xb9 h7 y1681 ff2 fs4 fc0 sc0 ls0 ws3cb">5B<span class="_ _43"> </span>1 1 0<span class="_ _50"> </span>X<span class="_ _60"> </span>0x00<span class="_ _21e"> </span>T<span class="fs9 ws1a4 vb">PD</span><span class="ws0"> + T<span class="fs9 vb">per</span></span></div><div class="t m0 x50 h7 y1682 ff2 fs4 fc0 sc0 ls0 ws0">6<span class="_ _42"> </span>1<span class="_ _163"> </span>1<span class="_ _5b"> </span>0<span class="_ _3f"> </span>0x01<span class="_ _149"> </span>0x01 - 0xFF<span class="_ _38"> </span>Windowed / Resampled</div><div class="t m0 x61 h7 y2bf ff2 fs4 fc0 sc0 ls0">mode</div><div class="t m0 xe1 h7 y1682 ff2 fs4 fc0 sc0 ls0 ws190">T<span class="fs9 ws1a4 vb">PD</span><span class="ws0"> + (FPR[FILT_PER] *</span></div><div class="t m0 x98 h7 y2bf ff2 fs4 fc0 sc0 ls0 ws190">T<span class="fs9 ws1a4 vb">per</span><span class="ws0">) + 2T<span class="fs9 vb">per</span></span></div><div class="t m0 x50 h7 y2f6b ff2 fs4 fc0 sc0 ls0 ws0">7<span class="_ _42"> </span>1<span class="_ _163"> </span>1<span class="_ _5b"> </span>0<span class="_ _130"> </span>&gt; 0x01<span class="_ _142"> </span>0x01 - 0xFF<span class="_ _145"> </span>Windowed / Filtered mode<span class="_ _187"> </span>T<span class="fs9 ws1a4 vb">PD</span> + (CR0[FILTER_CNT] *</div><div class="t m0 xe1 h7 y2c1 ff2 fs4 fc0 sc0 ls0 ws0">FPR[FILT_PER] x T<span class="fs9 ws1a4 vb">per</span>) +</div><div class="t m0 x113 h7 y2c2 ff2 fs4 fc0 sc0 ls0 ws190">2T<span class="fs9 vb">per</span></div><div class="t m0 x9 h7 y26f ff2 fs4 fc0 sc0 ls0 ws3cc">1. T<span class="fs9 ws1a4 vb">PD</span><span class="ws0"> represents the intrinsic delay of the analog component plus the polarity select logic. T<span class="fs9 ws1a4 vb">SAMPLE</span> is the clock period of the</span></div><div class="t m0 x52 h7 y270 ff2 fs4 fc0 sc0 ls0 ws0">external sample clock. T<span class="fs9 ws1a4 vb">per</span> is the period of the bus clock.</div><div class="t m0 x9 hd y2f6c ff1 fs7 fc0 sc0 ls0 ws0">29.9<span class="_ _b"> </span>CMP interrupts</div><div class="t m0 x9 hf y2f6d ff3 fs5 fc0 sc0 ls0 ws0">The CMP module is capable of generating an interrupt on either the rising- or falling-</div><div class="t m0 x9 hf y2f6e ff3 fs5 fc0 sc0 ls0 ws0">edge of the comparator output, or both. The following table gives the conditions in which</div><div class="t m0 x9 hf y2f6f ff3 fs5 fc0 sc0 ls0 ws0">the interrupt request is asserted and deasserted.</div><div class="t m0 xaa h10 y2f70 ff1 fs4 fc0 sc0 ls0 ws3cd">When Then</div><div class="t m0 x2c h7 y2f71 ff2 fs4 fc0 sc0 ls0 ws0">SCR[IER] and SCR[CFR] are set<span class="_ _1bc"> </span>The interrupt request is asserted</div><div class="t m0 x2c h7 y2f72 ff2 fs4 fc0 sc0 ls0 ws0">SCR[IEF] and SCR[CFF] are set<span class="_ _219"> </span>The interrupt request is asserted</div><div class="t m0 x2c h7 y2f73 ff2 fs4 fc0 sc0 ls0 ws0">SCR[IER] and SCR[CFR] are cleared for a rising-edge</div><div class="t m0 x2c h7 y2f74 ff2 fs4 fc0 sc0 ls0">interrupt</div><div class="t m0 x2d h7 y2f73 ff2 fs4 fc0 sc0 ls0 ws0">The interrupt request is deasserted</div><div class="t m0 x2c h7 y2f75 ff2 fs4 fc0 sc0 ls0 ws0">SCR[IEF] and SCR[CFF] are cleared for a falling-edge</div><div class="t m0 x2c h7 y2f76 ff2 fs4 fc0 sc0 ls0">interrupt</div><div class="t m0 x2d h7 y2f75 ff2 fs4 fc0 sc0 ls0 ws0">The interrupt request is deasserted</div><div class="t m0 x9 hd y2f77 ff1 fs7 fc0 sc0 ls0 ws0">29.10<span class="_ _b"> </span>DMA support</div><div class="t m0 x9 hf y2f78 ff3 fs5 fc0 sc0 ls0 ws0">Normally, the CMP generates a CPU interrupt if there is a change on the COUT. When</div><div class="t m0 x9 hf y2f79 ff3 fs5 fc0 sc0 ls0 ws0">DMA support is enabled by setting SCR[DMAEN] and the interrupt is enabled by setting</div><div class="t m0 x9 hf y2f7a ff3 fs5 fc0 sc0 ls0 ws0">SCR[IER], SCR[IEF], or both, the corresponding change on COUT forces a DMA</div><div class="t m0 xef h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 29 Comparator (CMP)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>533</div><a class="l" href="#pf215" data-dest-detail='[533,"XYZ",null,438.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:533.172000px;bottom:689.641000px;width:3.753000px;height:6.750000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
