// Seed: 2898040636
module module_0 (
    input  wire  id_0,
    output tri   id_1,
    input  tri   id_2,
    output uwire id_3
);
  wire id_5;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri   id_1,
    output wand  id_2,
    input  tri0  id_3,
    input  wand  id_4
);
  wire id_6;
  wire id_7;
  assign id_7 = 1'b0;
  tri0 id_8 = 1;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_4,
      id_2
  );
  assign modCall_1.type_1 = 0;
endmodule
module module_2 (
    input tri0 id_0,
    output wire id_1,
    output tri1 id_2,
    input uwire id_3,
    output uwire id_4,
    output supply0 id_5,
    output wire id_6,
    output wand id_7,
    input uwire id_8
);
  wand id_10;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_3,
      id_1
  );
  assign modCall_1.id_2 = 0;
  assign id_10 = 1 == id_10;
endmodule
