

---

<h1 align="center">Hi ðŸ‘‹, I'm Ayushi Maurya</h1>
<h3 align="center">Frontend Hardware Engineer | RTL Design | VLSI</h3>

<p align="center">
  <a href="https://www.linkedin.com/in/ayushimaurya298/"><img src="https://img.shields.io/badge/LinkedIn-0077B5?style=flat-square&logo=linkedin&logoColor=white"/></a>
  <a href="mailto:ayushimaur8@gmail.com"><img src="https://img.shields.io/badge/Gmail-D14836?style=flat-square&logo=gmail&logoColor=white"/></a>
  <a href="https://github.com/am-298"><img src="https://img.shields.io/badge/GitHub-100000?style=flat-square&logo=github&logoColor=white"/></a>
  <a href="https://drive.google.com/file/d/1Z-ApIjKL0rD5t1cY7bPLwdC6u-3c49p1/view"><img src="https://img.shields.io/badge/Resume-4CAF50?style=flat-square"/></a>
</p>

---

### About Me

Frontend Hardware Engineer with a strong focus on **RTL design, digital systems, and VLSI fundamentals**.
Experienced in designing, simulating, and verifying hardware modules with a clear understanding of architecture and timing.

Actively seeking opportunities in **RTL / Frontend VLSI roles**.

---

### Technical Skills

* **HDL:** Verilog, SystemVerilog
* **Programming:** C++, Python
* **Scripting:** TCL, Bash
* **EDA Tools:** Vivado, Cadence Virtuoso, SPICE
* **Protocols:** UART, SPI, I2C
* **OS:** Linux

---

### Selected Projects

* **Parameterized Fixed-Priority Arbiter (SV)**
  Scalable N-bit arbiter using generate constructs with functional verification.

* **Custom 32-bit RISC-style Processor (Verilog)**
  Designed ALU, register file, control unit; verified using testbenches.

* **FPGA FSM Project**
  Implemented a state-machine-based system on Basys 3 FPGA.

---

### Certifications

* RISC-V Processor (RV32I) â€“ Maven Silicon
* VLSI System-on-Chip Design â€“ Maven Silicon
* Learning Bash Scripting - Linkedin
---


