      0: global: BTB: Creating BTB object.
      0: Creating MemDepUnit 0 object.
      0: global: StoreSet: Creating store set object.
      0: global: StoreSet: SSIT size: 1024, LFST size: 1024.
      0: system.cpu.iq: IQ sharing policy set to Partitioned:32 entries per thread.
      0: system.cpu.iew.lsq: LSQ sharing policy set to Partitioned: 16 entries per LQ | 16 entries per SQ
      0: system.cpu.iew.lsq.thread0: Creating LSQUnit0 object.
      0: system.cpu.commit: Commit Policy set to Round Robin.
      0: system.cpu.freelist: Creating new free list object.
      0: system.cpu.rob: ROB sharing policy set to Partitioned
      0: system.cpu: Creating O3CPU object.
      0: system.cpu: Workload[0] process is 0      0: global: Calling activate on Thread Context 0
      0: system.cpu: [tid:0]: Calling activate thread.
      0: system.cpu: [tid:0]: Adding to active threads list
      0: system.cpu: Activity: 1
      0: system.cpu.fetch: Waking up from quiesce
      0: global: RegFile: Setting int register 13 to 0xbefffeb0
      0: system.cpu.commit: Generating TC squash event for [tid:0]
      0: global: RegFile: Setting int register 0 to 0
      0: global: RegFile: Setting int register 1 to 0xbeffff6c
      0: global: RegFile: Setting int register 2 to 0
      0: system.cpu.fetch: Activating stage.
      0: system.cpu: Activity: 2
      0: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
      0: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
      0: system.cpu: Activity: 3
      0: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
      0: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
      0: system.cpu.rob: Setting active threads list pointer.
      0: system.cpu: Activity: 4
      0: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
      0: system.cpu.fetch: Running stage.
      0: system.cpu.fetch: Attempting to fetch from [tid:0]
      0: system.cpu.fetch: [tid:0]: Attempting to translate and read instruction, starting at PC (0x8150=>0x8154).(0=>1).
      0: system.cpu.fetch: [tid:0] Fetching cache line 0x8150 for addr 0x8150
      0: system.cpu: CPU already running.
      0: system.cpu.fetch: Fetch: Doing instruction read.
      0: system.cpu.fetch: [tid:0]: Doing Icache access.
      0: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
      0: system.cpu.fetch: Deactivating stage.
      0: system.cpu: Activity: 3
      0: system.cpu.decode: Processing [tid:0]
      0: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
      0: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
      0: system.cpu.rename: Processing [tid:0]
      0: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 16
      0: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
      0: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
      0: system.cpu.rename: [tid:0]: 40 rob free
      0: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
      0: system.cpu.rename: [tid:0]: 32 iq free
      0: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
      0: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
      0: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
      0: system.cpu.iew: Issue: Processing [tid:0]
      0: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
      0: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
      0: system.cpu.iq: Not able to schedule any instructions.
      0: system.cpu.iew: Processing [tid:0]
      0: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
      0: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
      0: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
      0: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
      0: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
      0: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
      0: system.cpu.iew: IEW switching to idle
      0: system.cpu.iew: Deactivating stage.
      0: system.cpu: Activity: 2
      0: system.cpu.iew: Activity this cycle.
      0: system.cpu.rob: Does not need to squash due to being empty [sn:0]
      0: system.cpu.commit: Squashing from TC, restarting at PC (0x8150=>0x8154).(0=>1)
      0: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
      0: system.cpu.commit: Activity This Cycle.
      0: system.cpu: Scheduling next tick!
    500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
    500: system.cpu.fetch: [tid:0]: Squashing instructions due to squash from commit.
    500: system.cpu.fetch: [tid:0]: Squash from commit.
    500: system.cpu.fetch: [tid:0]: Squashing, setting PC to: (0x8150=>0x8154).(0=>1).
    500: system.cpu.fetch: [tid:0]: Squashing outstanding Icache miss.
    500: system.cpu: Thread 0: Deleting instructions from instruction list.
    500: system.cpu.fetch: Running stage.
    500: system.cpu.fetch: There are no more threads available to fetch from.
    500: system.cpu.fetch: [tid:0]: Fetch is squashing!
    500: system.cpu.fetch: [tid:0]: Activating stage.
    500: system.cpu: Activity: 3
    500: system.cpu.decode: Processing [tid:0]
    500: system.cpu.decode: [tid:0]: Squashing instructions due to squash from commit.
    500: system.cpu.decode: [tid:0]: Squashing.
    500: system.cpu.rename: Processing [tid:0]
    500: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 16
    500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
    500: system.cpu.rename: [tid:0]: Squashing instructions due to squash from commit.
    500: system.cpu.rename: [tid:0]: Squashing instructions.
    500: system.cpu.iew: Issue: Processing [tid:0]
    500: system.cpu.iew: [tid:0]: Squashing all instructions.
    500: system.cpu.iq: [tid:0]: Starting to squash instructions in the IQ.
    500: system.cpu.iq: [tid:0]: Squashing until sequence number 0!
    500: global: StoreSet: Squashing until inum 0
    500: system.cpu.iew.lsq.thread0: Squashing until [sn:0]!(Loads:0 Stores:0)
    500: system.cpu.iew: [tid:0]: Removing skidbuffer instructions until [sn:0].
    500: system.cpu.iew: [tid:0]: Removing incoming rename instructions
    500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
    500: system.cpu.iq: Not able to schedule any instructions.
    500: system.cpu.iew: Processing [tid:0]
    500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
    500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
    500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
    500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
    500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
    500: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
    500: system.cpu.iew: Activity this cycle.
    500: system.cpu: Activity: 4
    500: system.cpu.commit: Getting instructions from Rename stage.
    500: system.cpu.commit: Trying to commit instructions in the ROB.
    500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
    500: system.cpu.commit: Deactivating stage.
    500: system.cpu: Activity: 3
    500: system.cpu: Scheduling next tick!
   1000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
   1000: system.cpu.fetch: [tid:0]: Done squashing, switching to running.
   1000: system.cpu.fetch: Running stage.
   1000: system.cpu.fetch: Attempting to fetch from [tid:0]
   1000: system.cpu.fetch: [tid:0]: Attempting to translate and read instruction, starting at PC (0x8150=>0x8154).(0=>1).
   1000: system.cpu.fetch: [tid:0] Fetching cache line 0x8150 for addr 0x8150
   1000: system.cpu: CPU already running.
   1000: system.cpu.fetch: Fetch: Doing instruction read.
   1000: system.cpu.fetch: [tid:0]: Doing Icache access.
   1000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
   1000: system.cpu.fetch: Deactivating stage.
   1000: system.cpu: Activity: 2
   1000: system.cpu.decode: Processing [tid:0]
   1000: system.cpu.decode: [tid:0]: Done squashing, switching to running.
   1000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
   1000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
   1000: system.cpu.rename: Processing [tid:0]
   1000: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 16
   1000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
   1000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
   1000: system.cpu.rename: [tid:0]: 40 rob free
   1000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
   1000: system.cpu.rename: [tid:0]: 32 iq free
   1000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
   1000: system.cpu.rename: [tid:0]: Done squashing, switching to running.
   1000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
   1000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
   1000: system.cpu.iew: Issue: Processing [tid:0]
   1000: system.cpu.iew: [tid:0]: Done squashing, switching to running.
   1000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
   1000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
   1000: system.cpu.iq: Not able to schedule any instructions.
   1000: system.cpu.iew: Processing [tid:0]
   1000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
   1000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
   1000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
   1000: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
   1000: system.cpu.commit: Getting instructions from Rename stage.
   1000: system.cpu.commit: Trying to commit instructions in the ROB.
   1000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
   1000: system.cpu: Scheduling next tick!
   1500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
   1500: system.cpu.fetch: Running stage.
   1500: system.cpu.fetch: There are no more threads available to fetch from.
   1500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
   1500: system.cpu.decode: Processing [tid:0]
   1500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
   1500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
   1500: system.cpu.rename: Processing [tid:0]
   1500: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 16
   1500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
   1500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
   1500: system.cpu.rename: [tid:0]: 40 rob free
   1500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
   1500: system.cpu.rename: [tid:0]: 32 iq free
   1500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
   1500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
   1500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
   1500: system.cpu.iew: Issue: Processing [tid:0]
   1500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
   1500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
   1500: system.cpu.iq: Not able to schedule any instructions.
   1500: system.cpu.iew: Processing [tid:0]
   1500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
   1500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
   1500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
   1500: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
   1500: system.cpu.commit: Getting instructions from Rename stage.
   1500: system.cpu.commit: Trying to commit instructions in the ROB.
   1500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
   1500: system.cpu: Scheduling next tick!
   2000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
   2000: system.cpu.fetch: Running stage.
   2000: system.cpu.fetch: There are no more threads available to fetch from.
   2000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
   2000: system.cpu.decode: Processing [tid:0]
   2000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
   2000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
   2000: system.cpu.rename: Processing [tid:0]
   2000: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 16
   2000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
   2000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
   2000: system.cpu.rename: [tid:0]: 40 rob free
   2000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
   2000: system.cpu.rename: [tid:0]: 32 iq free
   2000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
   2000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
   2000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
   2000: system.cpu.iew: Issue: Processing [tid:0]
   2000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
   2000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
   2000: system.cpu.iq: Not able to schedule any instructions.
   2000: system.cpu.iew: Processing [tid:0]
   2000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
   2000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
   2000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
   2000: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
   2000: system.cpu.commit: Getting instructions from Rename stage.
   2000: system.cpu.commit: Trying to commit instructions in the ROB.
   2000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
   2000: system.cpu: Scheduling next tick!
   2500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
   2500: system.cpu.fetch: Running stage.
   2500: system.cpu.fetch: There are no more threads available to fetch from.
   2500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
   2500: system.cpu.decode: Processing [tid:0]
   2500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
   2500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
   2500: system.cpu.rename: Processing [tid:0]
   2500: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 16
   2500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
   2500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
   2500: system.cpu.rename: [tid:0]: 40 rob free
   2500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
   2500: system.cpu.rename: [tid:0]: 32 iq free
   2500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
   2500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
   2500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
   2500: system.cpu.iew: Issue: Processing [tid:0]
   2500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
   2500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
   2500: system.cpu.iq: Not able to schedule any instructions.
   2500: system.cpu.iew: Processing [tid:0]
   2500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
   2500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
   2500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
   2500: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
   2500: system.cpu.commit: Getting instructions from Rename stage.
   2500: system.cpu.commit: Trying to commit instructions in the ROB.
   2500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
   2500: system.cpu: Scheduling next tick!
   3000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
   3000: system.cpu.fetch: Running stage.
   3000: system.cpu.fetch: There are no more threads available to fetch from.
   3000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
   3000: system.cpu.decode: Processing [tid:0]
   3000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
   3000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
   3000: system.cpu.rename: Processing [tid:0]
   3000: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 16
   3000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
   3000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
   3000: system.cpu.rename: [tid:0]: 40 rob free
   3000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
   3000: system.cpu.rename: [tid:0]: 32 iq free
   3000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
   3000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
   3000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
   3000: system.cpu.iew: Issue: Processing [tid:0]
   3000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
   3000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
   3000: system.cpu.iq: Not able to schedule any instructions.
   3000: system.cpu.iew: Processing [tid:0]
   3000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
   3000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
   3000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
   3000: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
   3000: system.cpu.commit: Getting instructions from Rename stage.
   3000: system.cpu.commit: Trying to commit instructions in the ROB.
   3000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
   3000: system.cpu: Scheduling next tick!
   3500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
   3500: system.cpu.fetch: Running stage.
   3500: system.cpu.fetch: There are no more threads available to fetch from.
   3500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
   3500: system.cpu.decode: Processing [tid:0]
   3500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
   3500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
   3500: system.cpu.rename: Processing [tid:0]
   3500: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 16
   3500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
   3500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
   3500: system.cpu.rename: [tid:0]: 40 rob free
   3500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
   3500: system.cpu.rename: [tid:0]: 32 iq free
   3500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
   3500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
   3500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
   3500: system.cpu.iew: Issue: Processing [tid:0]
   3500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
   3500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
   3500: system.cpu.iq: Not able to schedule any instructions.
   3500: system.cpu.iew: Processing [tid:0]
   3500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
   3500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
   3500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
   3500: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
   3500: system.cpu.commit: Getting instructions from Rename stage.
   3500: system.cpu.commit: Trying to commit instructions in the ROB.
   3500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
   3500: system.cpu: Scheduling next tick!
   4000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
   4000: system.cpu.fetch: Running stage.
   4000: system.cpu.fetch: There are no more threads available to fetch from.
   4000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
   4000: system.cpu.decode: Processing [tid:0]
   4000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
   4000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
   4000: system.cpu.rename: Processing [tid:0]
   4000: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 16
   4000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
   4000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
   4000: system.cpu.rename: [tid:0]: 40 rob free
   4000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
   4000: system.cpu.rename: [tid:0]: 32 iq free
   4000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
   4000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
   4000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
   4000: system.cpu.iew: Issue: Processing [tid:0]
   4000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
   4000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
   4000: system.cpu.iq: Not able to schedule any instructions.
   4000: system.cpu.iew: Processing [tid:0]
   4000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
   4000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
   4000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
   4000: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
   4000: system.cpu.commit: Getting instructions from Rename stage.
   4000: system.cpu.commit: Trying to commit instructions in the ROB.
   4000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
   4000: system.cpu: Scheduling next tick!
   4500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
   4500: system.cpu.fetch: Running stage.
   4500: system.cpu.fetch: There are no more threads available to fetch from.
   4500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
   4500: system.cpu.decode: Processing [tid:0]
   4500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
   4500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
   4500: system.cpu.rename: Processing [tid:0]
   4500: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 16
   4500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
   4500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
   4500: system.cpu.rename: [tid:0]: 40 rob free
   4500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
   4500: system.cpu.rename: [tid:0]: 32 iq free
   4500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
   4500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
   4500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
   4500: system.cpu.iew: Issue: Processing [tid:0]
   4500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
   4500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
   4500: system.cpu.iq: Not able to schedule any instructions.
   4500: system.cpu.iew: Processing [tid:0]
   4500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
   4500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
   4500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
   4500: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
   4500: system.cpu.commit: Getting instructions from Rename stage.
   4500: system.cpu.commit: Trying to commit instructions in the ROB.
   4500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
   4500: system.cpu: Scheduling next tick!
   5000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
   5000: system.cpu.fetch: Running stage.
   5000: system.cpu.fetch: There are no more threads available to fetch from.
   5000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
   5000: system.cpu.decode: Processing [tid:0]
   5000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
   5000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
   5000: system.cpu.rename: Processing [tid:0]
   5000: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 16
   5000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
   5000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
   5000: system.cpu.rename: [tid:0]: 40 rob free
   5000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
   5000: system.cpu.rename: [tid:0]: 32 iq free
   5000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
   5000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
   5000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
   5000: system.cpu.iew: Issue: Processing [tid:0]
   5000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
   5000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
   5000: system.cpu.iq: Not able to schedule any instructions.
   5000: system.cpu.iew: Processing [tid:0]
   5000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
   5000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
   5000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
   5000: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
   5000: system.cpu.commit: Getting instructions from Rename stage.
   5000: system.cpu.commit: Trying to commit instructions in the ROB.
   5000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
   5000: system.cpu: Activity: 1
   5000: system.cpu: Scheduling next tick!
   5500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
   5500: system.cpu.fetch: Running stage.
   5500: system.cpu.fetch: There are no more threads available to fetch from.
   5500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
   5500: system.cpu.decode: Processing [tid:0]
   5500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
   5500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
   5500: system.cpu.rename: Processing [tid:0]
   5500: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 16
   5500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
   5500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
   5500: system.cpu.rename: [tid:0]: 40 rob free
   5500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
   5500: system.cpu.rename: [tid:0]: 32 iq free
   5500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
   5500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
   5500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
   5500: system.cpu.iew: Issue: Processing [tid:0]
   5500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
   5500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
   5500: system.cpu.iq: Not able to schedule any instructions.
   5500: system.cpu.iew: Processing [tid:0]
   5500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
   5500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
   5500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
   5500: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
   5500: system.cpu.commit: Getting instructions from Rename stage.
   5500: system.cpu.commit: Trying to commit instructions in the ROB.
   5500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
   5500: system.cpu: Activity: 0
   5500: system.cpu: No activity left!
   5500: system.cpu: Idle!
  77500: system.cpu.icache_port: Fetch unit received timing
  77500: system.cpu.fetch: [tid:0] Waking up from cache miss.
  77501: system.cpu.icache_port: Fetch unit received timing
  77501: system.cpu.fetch: [tid:0] Waking up from cache miss.
  77501: system.cpu: Waking up CPU
  77501: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
  77501: system.cpu.fetch: Activating stage.
  77501: system.cpu: Activity: 1
  78000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
  78000: system.cpu.fetch: Running stage.
  78000: system.cpu.fetch: Attempting to fetch from [tid:0]
  78000: system.cpu.fetch: [tid:0]: Icache miss is complete.
  78000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
  78000: global: DynInst: [sn:1] Instruction created. Instcount for system.cpu = 1
  78000: system.cpu.fetch: [tid:0]: Instruction PC 0x8150 (0) created [sn:1].
  78000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r12, [pc, #36]
  78000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
  78000: global: DynInst: [sn:2] Instruction created. Instcount for system.cpu = 2
  78000: system.cpu.fetch: [tid:0]: Instruction PC 0x8154 (0) created [sn:2].
  78000: system.cpu.fetch: [tid:0]: Instruction is:   mov   fp, #0
  78000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
  78000: global: DynInst: [sn:3] Instruction created. Instcount for system.cpu = 3
  78000: system.cpu.fetch: [tid:0]: Instruction PC 0x8158 (0) created [sn:3].
  78000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r1, [sp] #4
  78000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
  78000: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
  78000: system.cpu.fetch: [tid:0][sn:1]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
  78000: system.cpu.fetch: [tid:0][sn:2]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
  78000: system.cpu.fetch: [tid:0][sn:3]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
  78000: system.cpu.fetch: Activity this cycle.
  78000: system.cpu: Activity: 2
  78000: system.cpu.decode: Processing [tid:0]
  78000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
  78000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
  78000: system.cpu.rename: Processing [tid:0]
  78000: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 16
  78000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
  78000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
  78000: system.cpu.rename: [tid:0]: 40 rob free
  78000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
  78000: system.cpu.rename: [tid:0]: 32 iq free
  78000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
  78000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
  78000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
  78000: system.cpu.iew: Issue: Processing [tid:0]
  78000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
  78000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  78000: system.cpu.iq: Not able to schedule any instructions.
  78000: system.cpu.iew: Processing [tid:0]
  78000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
  78000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
  78000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
  78000: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
  78000: system.cpu.commit: Getting instructions from Rename stage.
  78000: system.cpu.commit: Trying to commit instructions in the ROB.
  78000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
  78000: system.cpu: Scheduling next tick!
  78500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
  78500: system.cpu.fetch: Running stage.
  78500: system.cpu.fetch: Attempting to fetch from [tid:0]
  78500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
  78500: global: DynInst: [sn:4] Instruction created. Instcount for system.cpu = 4
  78500: system.cpu.fetch: [tid:0]: Instruction PC 0x8158 (1) created [sn:4].
  78500: system.cpu.fetch: [tid:0]: Instruction is:   addi_uop   sp, sp, #4
  78500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
  78500: global: DynInst: [sn:5] Instruction created. Instcount for system.cpu = 5
  78500: system.cpu.fetch: [tid:0]: Instruction PC 0x815c (0) created [sn:5].
  78500: system.cpu.fetch: [tid:0]: Instruction is:   mov   r2, sp
  78500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
  78500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x8160=>0x8164).(0=>1).
  78500: system.cpu.fetch: [tid:0] Fetching cache line 0x8160 for addr 0x8160
  78500: system.cpu: CPU already running.
  78500: system.cpu.fetch: Fetch: Doing instruction read.
  78500: system.cpu.fetch: [tid:0]: Doing Icache access.
  78500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
  78500: system.cpu.fetch: Deactivating stage.
  78500: system.cpu: Activity: 1
  78500: system.cpu.fetch: [tid:0][sn:4]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
  78500: system.cpu.fetch: [tid:0][sn:5]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
  78500: system.cpu.fetch: Activity this cycle.
  78500: system.cpu: Activity: 2
  78500: system.cpu.decode: Processing [tid:0]
  78500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
  78500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
  78500: system.cpu.rename: Processing [tid:0]
  78500: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 16
  78500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
  78500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
  78500: system.cpu.rename: [tid:0]: 40 rob free
  78500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
  78500: system.cpu.rename: [tid:0]: 32 iq free
  78500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
  78500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
  78500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
  78500: system.cpu.iew: Issue: Processing [tid:0]
  78500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
  78500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  78500: system.cpu.iq: Not able to schedule any instructions.
  78500: system.cpu.iew: Processing [tid:0]
  78500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
  78500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
  78500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
  78500: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
  78500: system.cpu.commit: Getting instructions from Rename stage.
  78500: system.cpu.commit: Trying to commit instructions in the ROB.
  78500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
  78500: system.cpu: Scheduling next tick!
  79000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
  79000: system.cpu.fetch: Running stage.
  79000: system.cpu.fetch: There are no more threads available to fetch from.
  79000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
  79000: system.cpu.decode: Processing [tid:0]
  79000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
  79000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
  79000: system.cpu.rename: Processing [tid:0]
  79000: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 16
  79000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
  79000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
  79000: system.cpu.rename: [tid:0]: 40 rob free
  79000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
  79000: system.cpu.rename: [tid:0]: 32 iq free
  79000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
  79000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
  79000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
  79000: system.cpu.iew: Issue: Processing [tid:0]
  79000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
  79000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  79000: system.cpu.iq: Not able to schedule any instructions.
  79000: system.cpu.iew: Processing [tid:0]
  79000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
  79000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
  79000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
  79000: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
  79000: system.cpu.commit: Getting instructions from Rename stage.
  79000: system.cpu.commit: Trying to commit instructions in the ROB.
  79000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
  79000: system.cpu: Scheduling next tick!
  79500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
  79500: system.cpu.fetch: Running stage.
  79500: system.cpu.fetch: There are no more threads available to fetch from.
  79500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
  79500: system.cpu.decode: Processing [tid:0]
  79500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
  79500: system.cpu.decode: [tid:0]: Sending instruction to rename.
  79500: system.cpu.decode: [tid:0]: Processing instruction [sn:1] with PC (0x8150=>0x8154).(0=>1)
  79500: system.cpu.decode: [tid:0]: Processing instruction [sn:2] with PC (0x8154=>0x8158).(0=>1)
  79500: system.cpu.decode: [tid:0]: Processing instruction [sn:3] with PC (0x8158=>0x815c).(0=>1)
  79500: system.cpu.decode: Activity this cycle.
  79500: system.cpu: Activity: 3
  79500: system.cpu.rename: Processing [tid:0]
  79500: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 16
  79500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
  79500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
  79500: system.cpu.rename: [tid:0]: 40 rob free
  79500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
  79500: system.cpu.rename: [tid:0]: 32 iq free
  79500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
  79500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
  79500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
  79500: system.cpu.iew: Issue: Processing [tid:0]
  79500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
  79500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  79500: system.cpu.iq: Not able to schedule any instructions.
  79500: system.cpu.iew: Processing [tid:0]
  79500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
  79500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
  79500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
  79500: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
  79500: system.cpu.commit: Getting instructions from Rename stage.
  79500: system.cpu.commit: Trying to commit instructions in the ROB.
  79500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
  79500: system.cpu: Scheduling next tick!
  80000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
  80000: system.cpu.fetch: Running stage.
  80000: system.cpu.fetch: There are no more threads available to fetch from.
  80000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
  80000: system.cpu.decode: Processing [tid:0]
  80000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
  80000: system.cpu.decode: [tid:0]: Sending instruction to rename.
  80000: system.cpu.decode: [tid:0]: Processing instruction [sn:4] with PC (0x8158=>0x815c).(1=>2)
  80000: system.cpu.decode: [tid:0]: Processing instruction [sn:5] with PC (0x815c=>0x8160).(0=>1)
  80000: system.cpu.decode: Activity this cycle.
  80000: system.cpu: Activity: 4
  80000: system.cpu.rename: Processing [tid:0]
  80000: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 16
  80000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
  80000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
  80000: system.cpu.rename: [tid:0]: 40 rob free
  80000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
  80000: system.cpu.rename: [tid:0]: 32 iq free
  80000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
  80000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
  80000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
  80000: system.cpu.iew: Issue: Processing [tid:0]
  80000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
  80000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  80000: system.cpu.iq: Not able to schedule any instructions.
  80000: system.cpu.iew: Processing [tid:0]
  80000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
  80000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
  80000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
  80000: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
  80000: system.cpu.commit: Getting instructions from Rename stage.
  80000: system.cpu.commit: Trying to commit instructions in the ROB.
  80000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
  80000: system.cpu: Scheduling next tick!
  80500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
  80500: system.cpu.fetch: Running stage.
  80500: system.cpu.fetch: There are no more threads available to fetch from.
  80500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
  80500: system.cpu.decode: Processing [tid:0]
  80500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
  80500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
  80500: system.cpu.rename: Processing [tid:0]
  80500: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 16
  80500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
  80500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
  80500: system.cpu.rename: [tid:0]: 40 rob free
  80500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
  80500: system.cpu.rename: [tid:0]: 32 iq free
  80500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
  80500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
  80500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
  80500: system.cpu.rename: [tid:0]: 40 rob free
  80500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
  80500: system.cpu.rename: [tid:0]: 32 iq free
  80500: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
  80500: system.cpu.rename: [tid:0]: 0 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
  80500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
  80500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
  80500: system.cpu.rename: [tid:0]: Processing instruction [sn:1] with PC (0x8150=>0x8154).(0=>1).
  80500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 15
  80500: system.cpu.rename: [tid:0]: Register 15 is ready.
  80500: global: [sn:1] has 1 ready out of 5 sources. RTI 0)
  80500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
  80500: system.cpu.rename: [tid:0]: Register 960 is ready.
  80500: global: [sn:1] has 2 ready out of 5 sources. RTI 0)
  80500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
  80500: system.cpu.rename: [tid:0]: Register 325 is ready.
  80500: global: [sn:1] has 3 ready out of 5 sources. RTI 0)
  80500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
  80500: system.cpu.rename: [tid:0]: Register 325 is ready.
  80500: global: [sn:1] has 4 ready out of 5 sources. RTI 0)
  80500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
  80500: system.cpu.rename: [tid:0]: Register 325 is ready.
  80500: global: [sn:1] has 5 ready out of 5 sources. RTI 0)
  80500: global: Renamed reg 12 to physical reg 43 old mapping was 12
  80500: system.cpu.rename: [tid:0]: Renaming arch reg 12 to physical reg 43.
  80500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=1), [sn:1].
  80500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
  80500: system.cpu.rename: [tid:0]: Processing instruction [sn:2] with PC (0x8154=>0x8158).(0=>1).
  80500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
  80500: system.cpu.rename: [tid:0]: Register 325 is ready.
  80500: global: [sn:2] has 1 ready out of 3 sources. RTI 0)
  80500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
  80500: system.cpu.rename: [tid:0]: Register 325 is ready.
  80500: global: [sn:2] has 2 ready out of 3 sources. RTI 0)
  80500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
  80500: system.cpu.rename: [tid:0]: Register 325 is ready.
  80500: global: [sn:2] has 3 ready out of 3 sources. RTI 0)
  80500: global: Renamed reg 11 to physical reg 44 old mapping was 11
  80500: system.cpu.rename: [tid:0]: Renaming arch reg 11 to physical reg 44.
  80500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=2), [sn:2].
  80500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
  80500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 0
  80500: system.cpu.rename: [tid:0]: Processing instruction [sn:3] with PC (0x8158=>0x815c).(0=>1).
  80500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13 (flattened 13), got phys reg 13
  80500: system.cpu.rename: [tid:0]: Register 13 is ready.
  80500: global: [sn:3] has 1 ready out of 5 sources. RTI 0)
  80500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
  80500: system.cpu.rename: [tid:0]: Register 960 is ready.
  80500: global: [sn:3] has 2 ready out of 5 sources. RTI 0)
  80500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
  80500: system.cpu.rename: [tid:0]: Register 325 is ready.
  80500: global: [sn:3] has 3 ready out of 5 sources. RTI 0)
  80500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
  80500: system.cpu.rename: [tid:0]: Register 325 is ready.
  80500: global: [sn:3] has 4 ready out of 5 sources. RTI 0)
  80500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
  80500: system.cpu.rename: [tid:0]: Register 325 is ready.
  80500: global: [sn:3] has 5 ready out of 5 sources. RTI 0)
  80500: global: Renamed reg 1 to physical reg 45 old mapping was 1
  80500: system.cpu.rename: [tid:0]: Renaming arch reg 1 to physical reg 45.
  80500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=3), [sn:3].
  80500: system.cpu.rename: Activity this cycle.
  80500: system.cpu: Activity: 5
  80500: system.cpu.iew: Issue: Processing [tid:0]
  80500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
  80500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  80500: system.cpu.iq: Not able to schedule any instructions.
  80500: system.cpu.iew: Processing [tid:0]
  80500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
  80500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
  80500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
  80500: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
  80500: system.cpu.commit: Getting instructions from Rename stage.
  80500: system.cpu.commit: Trying to commit instructions in the ROB.
  80500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
  80500: system.cpu: Scheduling next tick!
  81000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
  81000: system.cpu.fetch: Running stage.
  81000: system.cpu.fetch: There are no more threads available to fetch from.
  81000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
  81000: system.cpu.decode: Processing [tid:0]
  81000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
  81000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
  81000: system.cpu.rename: Processing [tid:0]
  81000: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 16
  81000: system.cpu.rename: [tid:0]: 3 instructions not yet in ROB
  81000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 3, dispatched Insts: 0
  81000: system.cpu.rename: [tid:0]: 37 rob free
  81000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 3, dispatched Insts: 0
  81000: system.cpu.rename: [tid:0]: 29 iq free
  81000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 2, loads dispatchedToLQ: 0
  81000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
  81000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 3, dispatched Insts: 0
  81000: system.cpu.rename: [tid:0]: 37 rob free
  81000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 3, dispatched Insts: 0
  81000: system.cpu.rename: [tid:0]: 29 iq free
  81000: system.cpu.rename: [tid:0]: 2 available instructions to send iew.
  81000: system.cpu.rename: [tid:0]: 3 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
  81000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
  81000: system.cpu.rename: [tid:0]: Processing instruction [sn:4] with PC (0x8158=>0x815c).(1=>2).
  81000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
  81000: system.cpu.rename: [tid:0]: Register 325 is ready.
  81000: global: [sn:4] has 1 ready out of 4 sources. RTI 0)
  81000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
  81000: system.cpu.rename: [tid:0]: Register 325 is ready.
  81000: global: [sn:4] has 2 ready out of 4 sources. RTI 0)
  81000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
  81000: system.cpu.rename: [tid:0]: Register 325 is ready.
  81000: global: [sn:4] has 3 ready out of 4 sources. RTI 0)
  81000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13 (flattened 13), got phys reg 13
  81000: system.cpu.rename: [tid:0]: Register 13 is ready.
  81000: global: [sn:4] has 4 ready out of 4 sources. RTI 0)
  81000: global: Renamed reg 13 to physical reg 46 old mapping was 13
  81000: system.cpu.rename: [tid:0]: Renaming arch reg 13 to physical reg 46.
  81000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=4), [sn:4].
  81000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
  81000: system.cpu.rename: [tid:0]: Processing instruction [sn:5] with PC (0x815c=>0x8160).(0=>1).
  81000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
  81000: system.cpu.rename: [tid:0]: Register 325 is ready.
  81000: global: [sn:5] has 1 ready out of 4 sources. RTI 0)
  81000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1537 (flattened 1), got phys reg 321
  81000: system.cpu.rename: [tid:0]: Register 321 is ready.
  81000: global: [sn:5] has 2 ready out of 4 sources. RTI 0)
  81000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
  81000: system.cpu.rename: [tid:0]: Register 325 is ready.
  81000: global: [sn:5] has 3 ready out of 4 sources. RTI 0)
  81000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13 (flattened 13), got phys reg 46
  81000: system.cpu.rename: [tid:0]: Register 46 is not ready.
  81000: global: Renamed reg 2 to physical reg 47 old mapping was 2
  81000: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 47.
  81000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=5), [sn:5].
  81000: system.cpu.rename: Activity this cycle.
  81000: system.cpu: Activity: 6
  81000: system.cpu.iew: Issue: Processing [tid:0]
  81000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
  81000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x8150=>0x8154).(0=>1) [sn:1] [tid:0] to IQ.
  81000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:1]
  81000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
  81000: system.cpu.iew.lsq.thread0: Inserting load PC (0x8150=>0x8154).(0=>1), idx:0 [sn:1]
  81000: system.cpu.iq: Adding instruction [sn:1] PC (0x8150=>0x8154).(0=>1) to the IQ.
  81000: memdepentry: Memory dependency entry created.  memdep_count=1 (0x8150=>0x8154).(0=>1)
  81000: global: Inst 0x8150 with index 84 had no SSID
  81000: system.cpu.memDep0: No dependency for inst PC (0x8150=>0x8154).(0=>1) [sn:1].
  81000: system.cpu.memDep0: Adding instruction [sn:1] to the ready list.
  81000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x8150=>0x8154).(0=>1) opclass:32 [sn:1].
  81000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x8154=>0x8158).(0=>1) [sn:2] [tid:0] to IQ.
  81000: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:2]
  81000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x8158=>0x815c).(0=>1) [sn:3] [tid:0] to IQ.
  81000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:3]
  81000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
  81000: system.cpu.iew.lsq.thread0: Inserting load PC (0x8158=>0x815c).(0=>1), idx:1 [sn:3]
  81000: system.cpu.iq: Adding instruction [sn:3] PC (0x8158=>0x815c).(0=>1) to the IQ.
  81000: memdepentry: Memory dependency entry created.  memdep_count=2 (0x8158=>0x815c).(0=>1)
  81000: global: Inst 0x8158 with index 86 had no SSID
  81000: system.cpu.memDep0: No dependency for inst PC (0x8158=>0x815c).(0=>1) [sn:3].
  81000: system.cpu.memDep0: Adding instruction [sn:3] to the ready list.
  81000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x8158=>0x815c).(0=>1) opclass:32 [sn:3].
  81000: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:2]
  81000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  81000: system.cpu.iq: Thread 0: Issuing instruction PC (0x8150=>0x8154).(0=>1) [sn:1]
  81000: system.cpu.memDep0: Issuing instruction PC 0x8150 [sn:1].
  81000: system.cpu.iew: Processing [tid:0]
  81000: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
  81000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
  81000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
  81000: system.cpu.iew: IQ has 30 free entries (Can schedule: 1).  LQ has 14 free entries. SQ has 16 free entries.
  81000: system.cpu.iew: IEW switching to active
  81000: system.cpu.iew: Activating stage.
  81000: system.cpu: Activity: 7
  81000: system.cpu.commit: Getting instructions from Rename stage.
  81000: system.cpu.commit: Inserting PC (0x8150=>0x8154).(0=>1) [sn:1] [tid:0] into ROB.
  81000: system.cpu.rob: Adding inst PC (0x8150=>0x8154).(0=>1) to the ROB.
  81000: system.cpu.rob: [tid:0] Now has 1 instructions.
  81000: system.cpu.commit: Inserting PC (0x8154=>0x8158).(0=>1) [sn:2] [tid:0] into ROB.
  81000: system.cpu.rob: Adding inst PC (0x8154=>0x8158).(0=>1) to the ROB.
  81000: system.cpu.rob: [tid:0] Now has 2 instructions.
  81000: system.cpu.commit: Inserting PC (0x8158=>0x815c).(0=>1) [sn:3] [tid:0] into ROB.
  81000: system.cpu.rob: Adding inst PC (0x8158=>0x815c).(0=>1) to the ROB.
  81000: system.cpu.rob: [tid:0] Now has 3 instructions.
  81000: system.cpu.commit: Trying to commit instructions in the ROB.
  81000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:1] PC (0x8150=>0x8154).(0=>1) is head of ROB and not ready
  81000: system.cpu.commit: [tid:0]: ROB has 3 insts & 37 free entries.
  81000: system.cpu.commit: Activity This Cycle.
  81000: system.cpu: Scheduling next tick!
  81500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
  81500: system.cpu.fetch: Running stage.
  81500: system.cpu.fetch: There are no more threads available to fetch from.
  81500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
  81500: system.cpu.decode: Processing [tid:0]
  81500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
  81500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
  81500: system.cpu.rename: Processing [tid:0]
  81500: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 37, Free LQ: 16, Free SQ: 16
  81500: system.cpu.rename: [tid:0]: 5 instructions not yet in ROB
  81500: system.cpu.rename: calcFreeROBEntires: free robEntries: 37, instsInProgress: 5, dispatched Insts: 3
  81500: system.cpu.rename: [tid:0]: 35 rob free
  81500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 5, dispatched Insts: 3
  81500: system.cpu.rename: [tid:0]: 30 iq free
  81500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 2, loads dispatchedToLQ: 2
  81500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
  81500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
  81500: system.cpu.iew: Issue: Processing [tid:0]
  81500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
  81500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x8158=>0x815c).(1=>2) [sn:4] [tid:0] to IQ.
  81500: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:4]
  81500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x815c=>0x8160).(0=>1) [sn:5] [tid:0] to IQ.
  81500: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:5]
  81500: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:2]
  81500: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:2]
  81500: global: RegFile: Access to cc register 325, has data 0
  81500: global: RegFile: Access to cc register 325, has data 0
  81500: global: RegFile: Access to cc register 325, has data 0
  81500: global: RegFile: Setting int register 44 to 0
  81500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
  81500: system.cpu.iq: Waking dependents of completed instruction.
  81500: system.cpu.iq: Waking any dependents on register 44.
  81500: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:4]
  81500: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:5]
  81500: system.cpu.iew: Sending instructions to commit, [sn:2] PC (0x8154=>0x8158).(0=>1).
  81500: system.cpu.iew: Setting Destination Register 44
  81500: system.cpu.scoreboard: Setting reg 44 as ready
  81500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  81500: system.cpu.iq: Thread 0: Issuing instruction PC (0x8158=>0x815c).(0=>1) [sn:3]
  81500: system.cpu.memDep0: Issuing instruction PC 0x8158 [sn:3].
  81500: system.cpu: Activity: 8
  81500: system.cpu.iew: Processing [tid:0]
  81500: system.cpu.iew: [tid:0], Dispatch dispatched 2 instructions.
  81500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
  81500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
  81500: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 16 free entries.
  81500: system.cpu.iew: IEW switching to idle
  81500: system.cpu.iew: Deactivating stage.
  81500: system.cpu: Activity: 7
  81500: system.cpu.commit: Getting instructions from Rename stage.
  81500: system.cpu.commit: Inserting PC (0x8158=>0x815c).(1=>2) [sn:4] [tid:0] into ROB.
  81500: system.cpu.rob: Adding inst PC (0x8158=>0x815c).(1=>2) to the ROB.
  81500: system.cpu.rob: [tid:0] Now has 4 instructions.
  81500: system.cpu.commit: Inserting PC (0x815c=>0x8160).(0=>1) [sn:5] [tid:0] into ROB.
  81500: system.cpu.rob: Adding inst PC (0x815c=>0x8160).(0=>1) to the ROB.
  81500: system.cpu.rob: [tid:0] Now has 5 instructions.
  81500: system.cpu.commit: Trying to commit instructions in the ROB.
  81500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:1] PC (0x8150=>0x8154).(0=>1) is head of ROB and not ready
  81500: system.cpu.commit: [tid:0]: ROB has 5 insts & 35 free entries.
  81500: system.cpu.commit: Activity This Cycle.
  81500: system.cpu: Scheduling next tick!
  81500: system.cpu.iq: Processing FU completion [sn:1]
  81500: system.cpu: CPU already running.
  82000: system.cpu.icache_port: Fetch unit received timing
  82000: system.cpu.fetch: [tid:0] Waking up from cache miss.
  82000: system.cpu: CPU already running.
  82000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
  82000: system.cpu.fetch: Activating stage.
  82000: system.cpu: Activity: 8
  82000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
  82000: system.cpu.fetch: Running stage.
  82000: system.cpu.fetch: Attempting to fetch from [tid:0]
  82000: system.cpu.fetch: [tid:0]: Icache miss is complete.
  82000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
  82000: global: DynInst: [sn:6] Instruction created. Instcount for system.cpu = 6
  82000: system.cpu.fetch: [tid:0]: Instruction PC 0x8160 (0) created [sn:6].
  82000: system.cpu.fetch: [tid:0]: Instruction is:   str   r2, [sp, #-4]!
  82000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
  82000: global: DynInst: [sn:7] Instruction created. Instcount for system.cpu = 7
  82000: system.cpu.fetch: [tid:0]: Instruction PC 0x8160 (1) created [sn:7].
  82000: system.cpu.fetch: [tid:0]: Instruction is:   subi_uop   sp, sp, #4
  82000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
  82000: global: DynInst: [sn:8] Instruction created. Instcount for system.cpu = 8
  82000: system.cpu.fetch: [tid:0]: Instruction PC 0x8164 (0) created [sn:8].
  82000: system.cpu.fetch: [tid:0]: Instruction is:   str   r0, [sp, #-4]!
  82000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
  82000: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
  82000: system.cpu.fetch: [tid:0][sn:6]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
  82000: system.cpu.fetch: [tid:0][sn:7]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
  82000: system.cpu.fetch: [tid:0][sn:8]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
  82000: system.cpu.fetch: Activity this cycle.
  82000: system.cpu: Activity: 9
  82000: system.cpu.decode: Processing [tid:0]
  82000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
  82000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
  82000: system.cpu.rename: Processing [tid:0]
  82000: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 35, Free LQ: 16, Free SQ: 16
  82000: system.cpu.rename: [tid:0]: 2 instructions not yet in ROB
  82000: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 2, dispatched Insts: 2
  82000: system.cpu.rename: [tid:0]: 35 rob free
  82000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 2, dispatched Insts: 2
  82000: system.cpu.rename: [tid:0]: 32 iq free
  82000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
  82000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
  82000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
  82000: system.cpu.iew: Issue: Processing [tid:0]
  82000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
  82000: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:4]
  82000: system.cpu.iew: IXU: Instruction[sn:5] is not ready (Src:46).
  82000: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:4]
  82000: global: RegFile: Access to cc register 325, has data 0
  82000: global: RegFile: Access to cc register 325, has data 0
  82000: global: RegFile: Access to cc register 325, has data 0
  82000: global: RegFile: Access to int register 13, has data 0xbefffeb0
  82000: global: RegFile: Setting int register 46 to 0xbefffeb4
  82000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
  82000: system.cpu.iew: IXU: ***There is still left instruction that is notexecuted in IXU.***
  82000: system.cpu.iq: Waking dependents of completed instruction.
  82000: system.cpu.iq: Waking any dependents on register 46.
  82000: system.cpu.iew: IXU: Instruction can't be executed in 1th stage, so moved to 2th stage's buffer. [sn:5]
  82000: system.cpu.iew: Execute: Executing instructions from IQ.
  82000: system.cpu.iew: Execute: Processing PC (0x8150=>0x8154).(0=>1), [tid:0] [sn:1].
  82000: system.cpu.iew: Execute: Calculating address for memory reference.
  82000: system.cpu.iew.lsq.thread0: Executing load PC (0x8150=>0x8154).(0=>1), [sn:1]
  82000: global: RegFile: Access to cc register 325, has data 0
  82000: global: RegFile: Access to cc register 325, has data 0
  82000: global: RegFile: Access to cc register 325, has data 0
  82000: system.cpu.iew.lsq.thread0: Read called, load idx: 0, store idx: -1, storeHead: 0 addr: 0x17c
  82000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:1] PC (0x8150=>0x8154).(0=>1)
  82000: system.cpu.iew: Sending instructions to commit, [sn:4] PC (0x8158=>0x815c).(1=>2).
  82000: system.cpu.iew: Setting Destination Register 46
  82000: system.cpu.scoreboard: Setting reg 46 as ready
  82000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  82000: system.cpu.iq: Not able to schedule any instructions.
  82000: system.cpu.iew: Processing [tid:0]
  82000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
  82000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
  82000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
  82000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
  82000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
  82000: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 16 free entries.
  82000: system.cpu.iew: Activity this cycle.
  82000: system.cpu.commit: Getting instructions from Rename stage.
  82000: system.cpu.commit: Trying to commit instructions in the ROB.
  82000: system.cpu.commit: [tid:0]: Marking PC (0x8154=>0x8158).(0=>1), [sn:2] ready within ROB.
  82000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:1] PC (0x8150=>0x8154).(0=>1) is head of ROB and not ready
  82000: system.cpu.commit: [tid:0]: ROB has 5 insts & 35 free entries.
  82000: system.cpu: Scheduling next tick!
  82000: system.cpu.iq: Processing FU completion [sn:3]
  82000: system.cpu: CPU already running.
  82500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
  82500: system.cpu.fetch: Running stage.
  82500: system.cpu.fetch: Attempting to fetch from [tid:0]
  82500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
  82500: global: DynInst: [sn:9] Instruction created. Instcount for system.cpu = 9
  82500: system.cpu.fetch: [tid:0]: Instruction PC 0x8164 (1) created [sn:9].
  82500: system.cpu.fetch: [tid:0]: Instruction is:   subi_uop   sp, sp, #4
  82500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
  82500: global: DynInst: [sn:10] Instruction created. Instcount for system.cpu = 10
  82500: system.cpu.fetch: [tid:0]: Instruction PC 0x8168 (0) created [sn:10].
  82500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r0, [pc, #16]
  82500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
  82500: global: DynInst: [sn:11] Instruction created. Instcount for system.cpu = 11
  82500: system.cpu.fetch: [tid:0]: Instruction PC 0x816c (0) created [sn:11].
  82500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #16]
  82500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
  82500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
  82500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x8170=>0x8174).(0=>1).
  82500: system.cpu.fetch: [tid:0] Fetching cache line 0x8170 for addr 0x8170
  82500: system.cpu: CPU already running.
  82500: system.cpu.fetch: Fetch: Doing instruction read.
  82500: system.cpu.fetch: [tid:0]: Doing Icache access.
  82500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
  82500: system.cpu.fetch: Deactivating stage.
  82500: system.cpu: Activity: 8
  82500: system.cpu.fetch: [tid:0][sn:9]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
  82500: system.cpu.fetch: [tid:0][sn:10]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
  82500: system.cpu.fetch: [tid:0][sn:11]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
  82500: system.cpu.fetch: Activity this cycle.
  82500: system.cpu: Activity: 9
  82500: system.cpu.decode: Processing [tid:0]
  82500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
  82500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
  82500: system.cpu.rename: Processing [tid:0]
  82500: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 35, Free LQ: 14, Free SQ: 16
  82500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
  82500: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 0, dispatched Insts: 0
  82500: system.cpu.rename: [tid:0]: 35 rob free
  82500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
  82500: system.cpu.rename: [tid:0]: 30 iq free
  82500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
  82500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
  82500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
  82500: system.cpu.iew: Issue: Processing [tid:0]
  82500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
  82500: system.cpu.iew: IXU: Instruction is ready to issue in 2th buffer. [sn:5]
  82500: system.cpu.iew: IXU: Instruction is executed in 2th stage.  [sn:5]
  82500: global: RegFile: Access to cc register 325, has data 0
  82500: global: RegFile: Access to cc register 321, has data 0
  82500: global: RegFile: Access to cc register 325, has data 0
  82500: global: RegFile: Access to int register 46, has data 0xbefffeb4
  82500: global: RegFile: Setting int register 47 to 0xbefffeb4
  82500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
  82500: system.cpu.iq: Waking dependents of completed instruction.
  82500: system.cpu.iq: Waking any dependents on register 47.
  82500: system.cpu.iew: Execute: Executing instructions from IQ.
  82500: system.cpu.iew: Execute: Processing PC (0x8158=>0x815c).(0=>1), [tid:0] [sn:3].
  82500: system.cpu.iew: Execute: Calculating address for memory reference.
  82500: system.cpu.iew.lsq.thread0: Executing load PC (0x8158=>0x815c).(0=>1), [sn:3]
  82500: global: RegFile: Access to int register 13, has data 0xbefffeb0
  82500: global: RegFile: Access to cc register 325, has data 0
  82500: global: RegFile: Access to cc register 325, has data 0
  82500: global: RegFile: Access to cc register 325, has data 0
  82500: system.cpu.iew.lsq.thread0: Read called, load idx: 1, store idx: -1, storeHead: 0 addr: 0x77eb0
  82500: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:3] PC (0x8158=>0x815c).(0=>1)
  82500: system.cpu.iew: Sending instructions to commit, [sn:5] PC (0x815c=>0x8160).(0=>1).
  82500: system.cpu.iew: Setting Destination Register 47
  82500: system.cpu.scoreboard: Setting reg 47 as ready
  82500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  82500: system.cpu.iq: Not able to schedule any instructions.
  82500: system.cpu.iew: Processing [tid:0]
  82500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
  82500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
  82500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
  82500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
  82500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
  82500: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 16 free entries.
  82500: system.cpu.iew: Activity this cycle.
  82500: system.cpu.commit: Getting instructions from Rename stage.
  82500: system.cpu.commit: Trying to commit instructions in the ROB.
  82500: system.cpu.commit: [tid:0]: Marking PC (0x8158=>0x815c).(1=>2), [sn:4] ready within ROB.
  82500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:1] PC (0x8150=>0x8154).(0=>1) is head of ROB and not ready
  82500: system.cpu.commit: [tid:0]: ROB has 5 insts & 35 free entries.
  82500: system.cpu: Scheduling next tick!
  83000: system.cpu.icache_port: Fetch unit received timing
  83000: system.cpu.fetch: [tid:0] Waking up from cache miss.
  83000: system.cpu: CPU already running.
  83000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
  83000: system.cpu.fetch: Activating stage.
  83000: system.cpu: Activity: 10
  83000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
  83000: system.cpu.fetch: Running stage.
  83000: system.cpu.fetch: Attempting to fetch from [tid:0]
  83000: system.cpu.fetch: [tid:0]: Icache miss is complete.
  83000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
  83000: global: DynInst: [sn:12] Instruction created. Instcount for system.cpu = 12
  83000: system.cpu.fetch: [tid:0]: Instruction PC 0x8170 (0) created [sn:12].
  83000: system.cpu.fetch: [tid:0]: Instruction is:   str   r12, [sp, #-4]!
  83000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
  83000: global: DynInst: [sn:13] Instruction created. Instcount for system.cpu = 13
  83000: system.cpu.fetch: [tid:0]: Instruction PC 0x8170 (1) created [sn:13].
  83000: system.cpu.fetch: [tid:0]: Instruction is:   subi_uop   sp, sp, #4
  83000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
  83000: global: DynInst: [sn:14] Instruction created. Instcount for system.cpu = 14
  83000: system.cpu.fetch: [tid:0]: Instruction PC 0x8174 (0) created [sn:14].
  83000: system.cpu.fetch: [tid:0]: Instruction is:   bl   
  83000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
  83000: system.cpu.fetch: [tid:0]: [sn:14]:Branch predicted to be not taken.
  83000: system.cpu.fetch: [tid:0]: [sn:14] Branch predicted to go to (0x8178=>0x817c).(0=>1).
  83000: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
  83000: system.cpu.fetch: [tid:0][sn:12]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
  83000: system.cpu.fetch: [tid:0][sn:13]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
  83000: system.cpu.fetch: [tid:0][sn:14]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
  83000: system.cpu.fetch: Activity this cycle.
  83000: system.cpu: Activity: 11
  83000: system.cpu.decode: Processing [tid:0]
  83000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
  83000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
  83000: system.cpu.rename: Processing [tid:0]
  83000: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 35, Free LQ: 14, Free SQ: 16
  83000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
  83000: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 0, dispatched Insts: 0
  83000: system.cpu.rename: [tid:0]: 35 rob free
  83000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
  83000: system.cpu.rename: [tid:0]: 30 iq free
  83000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
  83000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
  83000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
  83000: system.cpu.iew: Issue: Processing [tid:0]
  83000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
  83000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  83000: system.cpu.iq: Not able to schedule any instructions.
  83000: system.cpu.iew: Processing [tid:0]
  83000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
  83000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
  83000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
  83000: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 16 free entries.
  83000: system.cpu.commit: Getting instructions from Rename stage.
  83000: system.cpu.commit: Trying to commit instructions in the ROB.
  83000: system.cpu.commit: [tid:0]: Marking PC (0x815c=>0x8160).(0=>1), [sn:5] ready within ROB.
  83000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:1] PC (0x8150=>0x8154).(0=>1) is head of ROB and not ready
  83000: system.cpu.commit: [tid:0]: ROB has 5 insts & 35 free entries.
  83000: system.cpu: Activity: 10
  83000: system.cpu: Scheduling next tick!
  83500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
  83500: system.cpu.fetch: Running stage.
  83500: system.cpu.fetch: Attempting to fetch from [tid:0]
  83500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
  83500: global: DynInst: [sn:15] Instruction created. Instcount for system.cpu = 15
  83500: system.cpu.fetch: [tid:0]: Instruction PC 0x8178 (0) created [sn:15].
  83500: system.cpu.fetch: [tid:0]: Instruction is:   bl   
  83500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
  83500: system.cpu.fetch: [tid:0]: [sn:15]:Branch predicted to be not taken.
  83500: system.cpu.fetch: [tid:0]: [sn:15] Branch predicted to go to (0x817c=>0x8180).(0=>1).
  83500: global: DynInst: [sn:16] Instruction created. Instcount for system.cpu = 16
  83500: system.cpu.fetch: [tid:0]: Instruction PC 0x817c (0) created [sn:16].
  83500: system.cpu.fetch: [tid:0]: Instruction is:   andeq   r8, r0, r0, ROR #18
  83500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
  83500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x8180=>0x8184).(0=>1).
  83500: system.cpu.fetch: [tid:0] Fetching cache line 0x8180 for addr 0x8180
  83500: system.cpu: CPU already running.
  83500: system.cpu.fetch: Fetch: Doing instruction read.
  83500: system.cpu.fetch: [tid:0]: Doing Icache access.
  83500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
  83500: system.cpu.fetch: Deactivating stage.
  83500: system.cpu: Activity: 9
  83500: system.cpu.fetch: [tid:0][sn:15]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
  83500: system.cpu.fetch: [tid:0][sn:16]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
  83500: system.cpu.fetch: Activity this cycle.
  83500: system.cpu: Activity: 10
  83500: system.cpu.decode: Processing [tid:0]
  83500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
  83500: system.cpu.decode: [tid:0]: Sending instruction to rename.
  83500: system.cpu.decode: [tid:0]: Processing instruction [sn:6] with PC (0x8160=>0x8164).(0=>1)
  83500: system.cpu.decode: [tid:0]: Processing instruction [sn:7] with PC (0x8160=>0x8164).(1=>2)
  83500: system.cpu.decode: [tid:0]: Processing instruction [sn:8] with PC (0x8164=>0x8168).(0=>1)
  83500: system.cpu.decode: Activity this cycle.
  83500: system.cpu.rename: Processing [tid:0]
  83500: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 35, Free LQ: 14, Free SQ: 16
  83500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
  83500: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 0, dispatched Insts: 0
  83500: system.cpu.rename: [tid:0]: 35 rob free
  83500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
  83500: system.cpu.rename: [tid:0]: 30 iq free
  83500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
  83500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
  83500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
  83500: system.cpu.iew: Issue: Processing [tid:0]
  83500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
  83500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  83500: system.cpu.iq: Not able to schedule any instructions.
  83500: system.cpu.iew: Processing [tid:0]
  83500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
  83500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
  83500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
  83500: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 16 free entries.
  83500: system.cpu.commit: Getting instructions from Rename stage.
  83500: system.cpu.commit: Trying to commit instructions in the ROB.
  83500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:1] PC (0x8150=>0x8154).(0=>1) is head of ROB and not ready
  83500: system.cpu.commit: [tid:0]: ROB has 5 insts & 35 free entries.
  83500: system.cpu: Activity: 9
  83500: system.cpu: Scheduling next tick!
  84000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
  84000: system.cpu.fetch: Running stage.
  84000: system.cpu.fetch: There are no more threads available to fetch from.
  84000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
  84000: system.cpu.decode: Processing [tid:0]
  84000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
  84000: system.cpu.decode: [tid:0]: Sending instruction to rename.
  84000: system.cpu.decode: [tid:0]: Processing instruction [sn:9] with PC (0x8164=>0x8168).(1=>2)
  84000: system.cpu.decode: [tid:0]: Processing instruction [sn:10] with PC (0x8168=>0x816c).(0=>1)
  84000: system.cpu.decode: [tid:0]: Processing instruction [sn:11] with PC (0x816c=>0x8170).(0=>1)
  84000: system.cpu.decode: Activity this cycle.
  84000: system.cpu: Activity: 10
  84000: system.cpu.rename: Processing [tid:0]
  84000: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 35, Free LQ: 14, Free SQ: 16
  84000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
  84000: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 0, dispatched Insts: 0
  84000: system.cpu.rename: [tid:0]: 35 rob free
  84000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
  84000: system.cpu.rename: [tid:0]: 30 iq free
  84000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
  84000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
  84000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
  84000: system.cpu.iew: Issue: Processing [tid:0]
  84000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
  84000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  84000: system.cpu.iq: Not able to schedule any instructions.
  84000: system.cpu.iew: Processing [tid:0]
  84000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
  84000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
  84000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
  84000: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 16 free entries.
  84000: system.cpu.commit: Getting instructions from Rename stage.
  84000: system.cpu.commit: Trying to commit instructions in the ROB.
  84000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:1] PC (0x8150=>0x8154).(0=>1) is head of ROB and not ready
  84000: system.cpu.commit: [tid:0]: ROB has 5 insts & 35 free entries.
  84000: system.cpu: Scheduling next tick!
  84500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
  84500: system.cpu.fetch: Running stage.
  84500: system.cpu.fetch: There are no more threads available to fetch from.
  84500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
  84500: system.cpu.decode: Processing [tid:0]
  84500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
  84500: system.cpu.decode: [tid:0]: Sending instruction to rename.
  84500: system.cpu.decode: [tid:0]: Processing instruction [sn:12] with PC (0x8170=>0x8174).(0=>1)
  84500: system.cpu.decode: [tid:0]: Processing instruction [sn:13] with PC (0x8170=>0x8174).(1=>2)
  84500: system.cpu.decode: [tid:0]: Processing instruction [sn:14] with PC (0x8174=>0x8178).(0=>1)
  84500: system.cpu.decode: [tid:0]: [sn:14] Squashing due to incorrect branch prediction detected at decode.
  84500: system.cpu: Deleting instructions from instruction list that are from [tid:0] and above [sn:14] (end=16).
  84500: system.cpu: Squashing instruction, [tid:0] [sn:16] PC (0x817c=>0x8180).(0=>1)
  84500: system.cpu: Squashing instruction, [tid:0] [sn:15] PC (0x8178=>0x817c).(0=>1)
  84500: system.cpu.decode: [sn:14]: Updating predictions: PredPC: (0x826c=>0x8270).(0=>1)
  84500: system.cpu.decode: Activity this cycle.
  84500: system.cpu: Activity: 11
  84500: system.cpu.rename: Processing [tid:0]
  84500: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 35, Free LQ: 14, Free SQ: 16
  84500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
  84500: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 0, dispatched Insts: 0
  84500: system.cpu.rename: [tid:0]: 35 rob free
  84500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
  84500: system.cpu.rename: [tid:0]: 30 iq free
  84500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
  84500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
  84500: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 0, dispatched Insts: 0
  84500: system.cpu.rename: [tid:0]: 35 rob free
  84500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
  84500: system.cpu.rename: [tid:0]: 30 iq free
  84500: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
  84500: system.cpu.rename: [tid:0]: 0 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
  84500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
  84500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 16, storesInProgress: 0, stores dispatchedToSQ: 0
  84500: system.cpu.rename: [tid:0]: Processing instruction [sn:6] with PC (0x8160=>0x8164).(0=>1).
  84500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13 (flattened 13), got phys reg 46
  84500: system.cpu.rename: [tid:0]: Register 46 is ready.
  84500: global: [sn:6] has 1 ready out of 6 sources. RTI 0)
  84500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
  84500: system.cpu.rename: [tid:0]: Register 960 is ready.
  84500: global: [sn:6] has 2 ready out of 6 sources. RTI 0)
  84500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
  84500: system.cpu.rename: [tid:0]: Register 325 is ready.
  84500: global: [sn:6] has 3 ready out of 6 sources. RTI 0)
  84500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
  84500: system.cpu.rename: [tid:0]: Register 325 is ready.
  84500: global: [sn:6] has 4 ready out of 6 sources. RTI 0)
  84500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
  84500: system.cpu.rename: [tid:0]: Register 325 is ready.
  84500: global: [sn:6] has 5 ready out of 6 sources. RTI 0)
  84500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2 (flattened 2), got phys reg 47
  84500: system.cpu.rename: [tid:0]: Register 47 is ready.
  84500: global: [sn:6] has 6 ready out of 6 sources. RTI 0)
  84500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
  84500: system.cpu.rename: [tid:0]: Processing instruction [sn:7] with PC (0x8160=>0x8164).(1=>2).
  84500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
  84500: system.cpu.rename: [tid:0]: Register 325 is ready.
  84500: global: [sn:7] has 1 ready out of 4 sources. RTI 0)
  84500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
  84500: system.cpu.rename: [tid:0]: Register 325 is ready.
  84500: global: [sn:7] has 2 ready out of 4 sources. RTI 0)
  84500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
  84500: system.cpu.rename: [tid:0]: Register 325 is ready.
  84500: global: [sn:7] has 3 ready out of 4 sources. RTI 0)
  84500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13 (flattened 13), got phys reg 46
  84500: system.cpu.rename: [tid:0]: Register 46 is ready.
  84500: global: [sn:7] has 4 ready out of 4 sources. RTI 0)
  84500: global: Renamed reg 13 to physical reg 48 old mapping was 46
  84500: system.cpu.rename: [tid:0]: Renaming arch reg 13 to physical reg 48.
  84500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=6), [sn:7].
  84500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
  84500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 16, storesInProgress: 1, stores dispatchedToSQ: 0
  84500: system.cpu.rename: [tid:0]: Processing instruction [sn:8] with PC (0x8164=>0x8168).(0=>1).
  84500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13 (flattened 13), got phys reg 48
  84500: system.cpu.rename: [tid:0]: Register 48 is not ready.
  84500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
  84500: system.cpu.rename: [tid:0]: Register 960 is ready.
  84500: global: [sn:8] has 1 ready out of 6 sources. RTI 0)
  84500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
  84500: system.cpu.rename: [tid:0]: Register 325 is ready.
  84500: global: [sn:8] has 2 ready out of 6 sources. RTI 0)
  84500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
  84500: system.cpu.rename: [tid:0]: Register 325 is ready.
  84500: global: [sn:8] has 3 ready out of 6 sources. RTI 0)
  84500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
  84500: system.cpu.rename: [tid:0]: Register 325 is ready.
  84500: global: [sn:8] has 4 ready out of 6 sources. RTI 0)
  84500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0 (flattened 0), got phys reg 0
  84500: system.cpu.rename: [tid:0]: Register 0 is ready.
  84500: global: [sn:8] has 5 ready out of 6 sources. RTI 0)
  84500: system.cpu.rename: Activity this cycle.
  84500: system.cpu.iew: Issue: Processing [tid:0]
  84500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
  84500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  84500: system.cpu.iq: Not able to schedule any instructions.
  84500: system.cpu.iew: Processing [tid:0]
  84500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
  84500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
  84500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
  84500: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 16 free entries.
  84500: system.cpu.commit: Getting instructions from Rename stage.
  84500: system.cpu.commit: Trying to commit instructions in the ROB.
  84500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:1] PC (0x8150=>0x8154).(0=>1) is head of ROB and not ready
  84500: system.cpu.commit: [tid:0]: ROB has 5 insts & 35 free entries.
  84500: system.cpu: Activity: 10
  84500: system.cpu: Removing instruction, [tid:0] [sn:16] PC (0x817c=>0x8180).(0=>1)
  84500: system.cpu: Removing instruction, [tid:0] [sn:15] PC (0x8178=>0x817c).(0=>1)
  84500: system.cpu: Scheduling next tick!
  85000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
  85000: system.cpu.fetch: [tid:0]: Squashing instructions due to squash from decode.
  85000: system.cpu.fetch: Squashing from decode with PC = (0x826c=>0x8270).(0=>1)
  85000: system.cpu.fetch: [tid:0]: Squashing from decode.
  85000: system.cpu.fetch: [tid:0]: Squashing, setting PC to: (0x826c=>0x8270).(0=>1).
  85000: system.cpu.fetch: [tid:0]: Squashing outstanding Icache miss.
  85000: system.cpu: Deleting instructions from instruction list that are from [tid:0] and above [sn:14] (end=14).
  85000: system.cpu.fetch: Running stage.
  85000: system.cpu.fetch: There are no more threads available to fetch from.
  85000: system.cpu.fetch: [tid:0]: Fetch is squashing!
  85000: system.cpu.fetch: [tid:0]: Activating stage.
  85000: system.cpu: Activity: 11
  85000: system.cpu.decode: Processing [tid:0]
  85000: system.cpu.decode: [tid:0]: Done squashing, switching to running.
  85000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
  85000: system.cpu.decode: [tid:0]: Sending instruction to rename.
  85000: system.cpu.decode: [tid:0]: Processing instruction [sn:15] with PC (0x8178=>0x817c).(0=>1)
  85000: system.cpu.decode: [tid:0]: Instruction 15 with PC (0x8178=>0x817c).(0=>1) is squashed, skipping.
  85000: system.cpu.decode: [tid:0]: Processing instruction [sn:16] with PC (0x817c=>0x8180).(0=>1)
  85000: system.cpu.decode: [tid:0]: Instruction 16 with PC (0x817c=>0x8180).(0=>1) is squashed, skipping.
  85000: system.cpu.rename: Processing [tid:0]
  85000: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 35, Free LQ: 14, Free SQ: 16
  85000: system.cpu.rename: [tid:0]: 3 instructions not yet in ROB
  85000: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 3, dispatched Insts: 0
  85000: system.cpu.rename: [tid:0]: 32 rob free
  85000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 3, dispatched Insts: 0
  85000: system.cpu.rename: [tid:0]: 27 iq free
  85000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
  85000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
  85000: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 3, dispatched Insts: 0
  85000: system.cpu.rename: [tid:0]: 32 rob free
  85000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 3, dispatched Insts: 0
  85000: system.cpu.rename: [tid:0]: 27 iq free
  85000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
  85000: system.cpu.rename: [tid:0]: 3 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
  85000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
  85000: system.cpu.rename: [tid:0]: Processing instruction [sn:9] with PC (0x8164=>0x8168).(1=>2).
  85000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
  85000: system.cpu.rename: [tid:0]: Register 325 is ready.
  85000: global: [sn:9] has 1 ready out of 4 sources. RTI 0)
  85000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
  85000: system.cpu.rename: [tid:0]: Register 325 is ready.
  85000: global: [sn:9] has 2 ready out of 4 sources. RTI 0)
  85000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
  85000: system.cpu.rename: [tid:0]: Register 325 is ready.
  85000: global: [sn:9] has 3 ready out of 4 sources. RTI 0)
  85000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13 (flattened 13), got phys reg 48
  85000: system.cpu.rename: [tid:0]: Register 48 is not ready.
  85000: global: Renamed reg 13 to physical reg 49 old mapping was 48
  85000: system.cpu.rename: [tid:0]: Renaming arch reg 13 to physical reg 49.
  85000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=7), [sn:9].
  85000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
  85000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
  85000: system.cpu.rename: [tid:0]: Processing instruction [sn:10] with PC (0x8168=>0x816c).(0=>1).
  85000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 15
  85000: system.cpu.rename: [tid:0]: Register 15 is ready.
  85000: global: [sn:10] has 1 ready out of 5 sources. RTI 0)
  85000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
  85000: system.cpu.rename: [tid:0]: Register 960 is ready.
  85000: global: [sn:10] has 2 ready out of 5 sources. RTI 0)
  85000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
  85000: system.cpu.rename: [tid:0]: Register 325 is ready.
  85000: global: [sn:10] has 3 ready out of 5 sources. RTI 0)
  85000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
  85000: system.cpu.rename: [tid:0]: Register 325 is ready.
  85000: global: [sn:10] has 4 ready out of 5 sources. RTI 0)
  85000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
  85000: system.cpu.rename: [tid:0]: Register 325 is ready.
  85000: global: [sn:10] has 5 ready out of 5 sources. RTI 0)
  85000: global: Renamed reg 0 to physical reg 50 old mapping was 0
  85000: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 50.
  85000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=8), [sn:10].
  85000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
  85000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 1, loads dispatchedToLQ: 0
  85000: system.cpu.rename: [tid:0]: Processing instruction [sn:11] with PC (0x816c=>0x8170).(0=>1).
  85000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 15
  85000: system.cpu.rename: [tid:0]: Register 15 is ready.
  85000: global: [sn:11] has 1 ready out of 5 sources. RTI 0)
  85000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
  85000: system.cpu.rename: [tid:0]: Register 960 is ready.
  85000: global: [sn:11] has 2 ready out of 5 sources. RTI 0)
  85000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
  85000: system.cpu.rename: [tid:0]: Register 325 is ready.
  85000: global: [sn:11] has 3 ready out of 5 sources. RTI 0)
  85000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
  85000: system.cpu.rename: [tid:0]: Register 325 is ready.
  85000: global: [sn:11] has 4 ready out of 5 sources. RTI 0)
  85000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
  85000: system.cpu.rename: [tid:0]: Register 325 is ready.
  85000: global: [sn:11] has 5 ready out of 5 sources. RTI 0)
  85000: global: Renamed reg 3 to physical reg 51 old mapping was 3
  85000: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 51.
  85000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=9), [sn:11].
  85000: system.cpu.rename: Activity this cycle.
  85000: system.cpu: Activity: 12
  85000: system.cpu.iew: Issue: Processing [tid:0]
  85000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
  85000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x8160=>0x8164).(0=>1) [sn:6] [tid:0] to IQ.
  85000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:6]
  85000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
  85000: system.cpu.iew.lsq.thread0: Inserting store PC (0x8160=>0x8164).(0=>1), idx:0 [sn:6]
  85000: system.cpu.iq: Adding instruction [sn:6] PC (0x8160=>0x8164).(0=>1) to the IQ.
  85000: memdepentry: Memory dependency entry created.  memdep_count=3 (0x8160=>0x8164).(0=>1)
  85000: global: Inst 0x8160 with index 88 had no SSID
  85000: system.cpu.memDep0: No dependency for inst PC (0x8160=>0x8164).(0=>1) [sn:6].
  85000: system.cpu.memDep0: Adding instruction [sn:6] to the ready list.
  85000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x8160=>0x8164).(0=>1) opclass:33 [sn:6].
  85000: system.cpu.memDep0: Inserting store PC (0x8160=>0x8164).(0=>1) [sn:6].
  85000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x8160=>0x8164).(1=>2) [sn:7] [tid:0] to IQ.
  85000: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:7]
  85000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x8164=>0x8168).(0=>1) [sn:8] [tid:0] to IQ.
  85000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:8]
  85000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
  85000: system.cpu.iew.lsq.thread0: Inserting store PC (0x8164=>0x8168).(0=>1), idx:1 [sn:8]
  85000: system.cpu.iq: Adding instruction [sn:8] PC (0x8164=>0x8168).(0=>1) to the IQ.
  85000: system.cpu.iq: Instruction PC (0x8164=>0x8168).(0=>1) has src reg 48 that is being added to the dependency chain.
  85000: memdepentry: Memory dependency entry created.  memdep_count=4 (0x8164=>0x8168).(0=>1)
  85000: global: Inst 0x8164 with index 89 had no SSID
  85000: system.cpu.memDep0: No dependency for inst PC (0x8164=>0x8168).(0=>1) [sn:8].
  85000: system.cpu.memDep0: Inserting store PC (0x8164=>0x8168).(0=>1) [sn:8].
  85000: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:7]
  85000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  85000: system.cpu.iq: Thread 0: Issuing instruction PC (0x8160=>0x8164).(0=>1) [sn:6]
  85000: system.cpu.memDep0: Issuing instruction PC 0x8160 [sn:6].
  85000: system.cpu.iew: Processing [tid:0]
  85000: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
  85000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
  85000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
  85000: system.cpu.iew: IQ has 28 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 14 free entries.
  85000: system.cpu.commit: Getting instructions from Rename stage.
  85000: system.cpu.commit: Inserting PC (0x8160=>0x8164).(0=>1) [sn:6] [tid:0] into ROB.
  85000: system.cpu.rob: Adding inst PC (0x8160=>0x8164).(0=>1) to the ROB.
  85000: system.cpu.rob: [tid:0] Now has 6 instructions.
  85000: system.cpu.commit: Inserting PC (0x8160=>0x8164).(1=>2) [sn:7] [tid:0] into ROB.
  85000: system.cpu.rob: Adding inst PC (0x8160=>0x8164).(1=>2) to the ROB.
  85000: system.cpu.rob: [tid:0] Now has 7 instructions.
  85000: system.cpu.commit: Inserting PC (0x8164=>0x8168).(0=>1) [sn:8] [tid:0] into ROB.
  85000: system.cpu.rob: Adding inst PC (0x8164=>0x8168).(0=>1) to the ROB.
  85000: system.cpu.rob: [tid:0] Now has 8 instructions.
  85000: system.cpu.commit: Trying to commit instructions in the ROB.
  85000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:1] PC (0x8150=>0x8154).(0=>1) is head of ROB and not ready
  85000: system.cpu.commit: [tid:0]: ROB has 8 insts & 32 free entries.
  85000: system.cpu.commit: Activity This Cycle.
  85000: system.cpu: Activity: 11
  85000: system.cpu: Scheduling next tick!
  85500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
  85500: system.cpu.fetch: [tid:0]: Done squashing, switching to running.
  85500: system.cpu.fetch: Running stage.
  85500: system.cpu.fetch: Attempting to fetch from [tid:0]
  85500: system.cpu.fetch: [tid:0]: Attempting to translate and read instruction, starting at PC (0x826c=>0x8270).(0=>1).
  85500: system.cpu.fetch: [tid:0] Fetching cache line 0x8260 for addr 0x826c
  85500: system.cpu: CPU already running.
  85500: system.cpu.fetch: Fetch: Doing instruction read.
  85500: system.cpu.fetch: [tid:0]: Doing Icache access.
  85500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
  85500: system.cpu.fetch: Deactivating stage.
  85500: system.cpu: Activity: 10
  85500: system.cpu.decode: Processing [tid:0]
  85500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
  85500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
  85500: system.cpu.rename: Processing [tid:0]
  85500: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 32, Free LQ: 14, Free SQ: 16
  85500: system.cpu.rename: [tid:0]: 6 instructions not yet in ROB
  85500: system.cpu.rename: calcFreeROBEntires: free robEntries: 32, instsInProgress: 6, dispatched Insts: 3
  85500: system.cpu.rename: [tid:0]: 29 rob free
  85500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 6, dispatched Insts: 3
  85500: system.cpu.rename: [tid:0]: 27 iq free
  85500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 2, loads dispatchedToLQ: 0
  85500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
  85500: system.cpu.rename: calcFreeROBEntires: free robEntries: 32, instsInProgress: 6, dispatched Insts: 3
  85500: system.cpu.rename: [tid:0]: 29 rob free
  85500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 6, dispatched Insts: 3
  85500: system.cpu.rename: [tid:0]: 27 iq free
  85500: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
  85500: system.cpu.rename: [tid:0]: 6 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
  85500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
  85500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 16, storesInProgress: 2, stores dispatchedToSQ: 2
  85500: system.cpu.rename: [tid:0]: Processing instruction [sn:12] with PC (0x8170=>0x8174).(0=>1).
  85500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13 (flattened 13), got phys reg 49
  85500: system.cpu.rename: [tid:0]: Register 49 is not ready.
  85500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
  85500: system.cpu.rename: [tid:0]: Register 960 is ready.
  85500: global: [sn:12] has 1 ready out of 6 sources. RTI 0)
  85500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
  85500: system.cpu.rename: [tid:0]: Register 325 is ready.
  85500: global: [sn:12] has 2 ready out of 6 sources. RTI 0)
  85500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
  85500: system.cpu.rename: [tid:0]: Register 325 is ready.
  85500: global: [sn:12] has 3 ready out of 6 sources. RTI 0)
  85500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
  85500: system.cpu.rename: [tid:0]: Register 325 is ready.
  85500: global: [sn:12] has 4 ready out of 6 sources. RTI 0)
  85500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 12 (flattened 12), got phys reg 43
  85500: system.cpu.rename: [tid:0]: Register 43 is not ready.
  85500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
  85500: system.cpu.rename: [tid:0]: Processing instruction [sn:13] with PC (0x8170=>0x8174).(1=>2).
  85500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
  85500: system.cpu.rename: [tid:0]: Register 325 is ready.
  85500: global: [sn:13] has 1 ready out of 4 sources. RTI 0)
  85500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
  85500: system.cpu.rename: [tid:0]: Register 325 is ready.
  85500: global: [sn:13] has 2 ready out of 4 sources. RTI 0)
  85500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
  85500: system.cpu.rename: [tid:0]: Register 325 is ready.
  85500: global: [sn:13] has 3 ready out of 4 sources. RTI 0)
  85500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13 (flattened 13), got phys reg 49
  85500: system.cpu.rename: [tid:0]: Register 49 is not ready.
  85500: global: Renamed reg 13 to physical reg 52 old mapping was 49
  85500: system.cpu.rename: [tid:0]: Renaming arch reg 13 to physical reg 52.
  85500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=10), [sn:13].
  85500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
  85500: system.cpu.rename: [tid:0]: Processing instruction [sn:14] with PC (0x8174=>0x8178).(0=>1).
  85500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
  85500: system.cpu.rename: [tid:0]: Register 325 is ready.
  85500: global: [sn:14] has 1 ready out of 3 sources. RTI 0)
  85500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
  85500: system.cpu.rename: [tid:0]: Register 325 is ready.
  85500: global: [sn:14] has 2 ready out of 3 sources. RTI 0)
  85500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
  85500: system.cpu.rename: [tid:0]: Register 325 is ready.
  85500: global: [sn:14] has 3 ready out of 3 sources. RTI 0)
  85500: global: Renamed reg 14 to physical reg 53 old mapping was 14
  85500: system.cpu.rename: [tid:0]: Renaming arch reg 14 to physical reg 53.
  85500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=11), [sn:14].
  85500: system.cpu.rename: Activity this cycle.
  85500: system.cpu: Activity: 11
  85500: system.cpu.iew: Issue: Processing [tid:0]
  85500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
  85500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x8164=>0x8168).(1=>2) [sn:9] [tid:0] to IQ.
  85500: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:9]
  85500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x8168=>0x816c).(0=>1) [sn:10] [tid:0] to IQ.
  85500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:10]
  85500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
  85500: system.cpu.iew.lsq.thread0: Inserting load PC (0x8168=>0x816c).(0=>1), idx:2 [sn:10]
  85500: system.cpu.iq: Adding instruction [sn:10] PC (0x8168=>0x816c).(0=>1) to the IQ.
  85500: memdepentry: Memory dependency entry created.  memdep_count=5 (0x8168=>0x816c).(0=>1)
  85500: global: Inst 0x8168 with index 90 had no SSID
  85500: system.cpu.memDep0: No dependency for inst PC (0x8168=>0x816c).(0=>1) [sn:10].
  85500: system.cpu.memDep0: Adding instruction [sn:10] to the ready list.
  85500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x8168=>0x816c).(0=>1) opclass:32 [sn:10].
  85500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x816c=>0x8170).(0=>1) [sn:11] [tid:0] to IQ.
  85500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:11]
  85500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
  85500: system.cpu.iew.lsq.thread0: Inserting load PC (0x816c=>0x8170).(0=>1), idx:3 [sn:11]
  85500: system.cpu.iq: Adding instruction [sn:11] PC (0x816c=>0x8170).(0=>1) to the IQ.
  85500: memdepentry: Memory dependency entry created.  memdep_count=6 (0x816c=>0x8170).(0=>1)
  85500: global: Inst 0x816c with index 91 had no SSID
  85500: system.cpu.memDep0: No dependency for inst PC (0x816c=>0x8170).(0=>1) [sn:11].
  85500: system.cpu.memDep0: Adding instruction [sn:11] to the ready list.
  85500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x816c=>0x8170).(0=>1) opclass:32 [sn:11].
  85500: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:7]
  85500: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:7]
  85500: global: RegFile: Access to cc register 325, has data 0
  85500: global: RegFile: Access to cc register 325, has data 0
  85500: global: RegFile: Access to cc register 325, has data 0
  85500: global: RegFile: Access to int register 46, has data 0xbefffeb4
  85500: global: RegFile: Setting int register 48 to 0xbefffeb0
  85500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
  85500: system.cpu.iq: Waking dependents of completed instruction.
  85500: system.cpu.iq: Waking any dependents on register 48.
  85500: system.cpu.iq: Waking up a dependent instruction, [sn:8] PC (0x8164=>0x8168).(0=>1).
  85500: global: [sn:8] has 6 ready out of 6 sources. RTI 0)
  85500: system.cpu.iq: Checking if memory instruction can issue.
  85500: system.cpu.memDep0: Marking registers as ready for instruction PC (0x8164=>0x8168).(0=>1) [sn:8].
  85500: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
  85500: system.cpu.memDep0: Adding instruction [sn:8] to the ready list.
  85500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x8164=>0x8168).(0=>1) opclass:33 [sn:8].
  85500: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:9]
  85500: system.cpu.iew: Sending instructions to commit, [sn:7] PC (0x8160=>0x8164).(1=>2).
  85500: system.cpu.iew: Setting Destination Register 48
  85500: system.cpu.scoreboard: Setting reg 48 as ready
  85500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  85500: system.cpu.iq: Thread 0: Issuing instruction PC (0x8164=>0x8168).(0=>1) [sn:8]
  85500: system.cpu.memDep0: Issuing instruction PC 0x8164 [sn:8].
  85500: system.cpu.iq: Thread 0: Issuing instruction PC (0x8168=>0x816c).(0=>1) [sn:10]
  85500: system.cpu.memDep0: Issuing instruction PC 0x8168 [sn:10].
  85500: system.cpu.iew: Processing [tid:0]
  85500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
  85500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
  85500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
  85500: system.cpu.iew: IQ has 26 free entries (Can schedule: 1).  LQ has 12 free entries. SQ has 14 free entries.
  85500: system.cpu.iew: IEW switching to active
  85500: system.cpu.iew: Activating stage.
  85500: system.cpu: Activity: 12
  85500: system.cpu.commit: Getting instructions from Rename stage.
  85500: system.cpu.commit: Inserting PC (0x8164=>0x8168).(1=>2) [sn:9] [tid:0] into ROB.
  85500: system.cpu.rob: Adding inst PC (0x8164=>0x8168).(1=>2) to the ROB.
  85500: system.cpu.rob: [tid:0] Now has 9 instructions.
  85500: system.cpu.commit: Inserting PC (0x8168=>0x816c).(0=>1) [sn:10] [tid:0] into ROB.
  85500: system.cpu.rob: Adding inst PC (0x8168=>0x816c).(0=>1) to the ROB.
  85500: system.cpu.rob: [tid:0] Now has 10 instructions.
  85500: system.cpu.commit: Inserting PC (0x816c=>0x8170).(0=>1) [sn:11] [tid:0] into ROB.
  85500: system.cpu.rob: Adding inst PC (0x816c=>0x8170).(0=>1) to the ROB.
  85500: system.cpu.rob: [tid:0] Now has 11 instructions.
  85500: system.cpu.commit: Trying to commit instructions in the ROB.
  85500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:1] PC (0x8150=>0x8154).(0=>1) is head of ROB and not ready
  85500: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
  85500: system.cpu.commit: Activity This Cycle.
  85500: system.cpu: Activity: 11
  85500: system.cpu: Scheduling next tick!
  85500: system.cpu.iq: Processing FU completion [sn:6]
  85500: system.cpu: CPU already running.
  86000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
  86000: system.cpu.fetch: Running stage.
  86000: system.cpu.fetch: There are no more threads available to fetch from.
  86000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
  86000: system.cpu.decode: Processing [tid:0]
  86000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
  86000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
  86000: system.cpu.rename: Processing [tid:0]
  86000: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 29, Free LQ: 14, Free SQ: 16
  86000: system.cpu.rename: [tid:0]: 6 instructions not yet in ROB
  86000: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 6, dispatched Insts: 3
  86000: system.cpu.rename: [tid:0]: 26 rob free
  86000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 6, dispatched Insts: 3
  86000: system.cpu.rename: [tid:0]: 27 iq free
  86000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 2, loads dispatchedToLQ: 2
  86000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
  86000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
  86000: system.cpu.iew: Issue: Processing [tid:0]
  86000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
  86000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x8170=>0x8174).(0=>1) [sn:12] [tid:0] to IQ.
  86000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:12]
  86000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
  86000: system.cpu.iew.lsq.thread0: Inserting store PC (0x8170=>0x8174).(0=>1), idx:2 [sn:12]
  86000: system.cpu.iq: Adding instruction [sn:12] PC (0x8170=>0x8174).(0=>1) to the IQ.
  86000: system.cpu.iq: Instruction PC (0x8170=>0x8174).(0=>1) has src reg 49 that is being added to the dependency chain.
  86000: system.cpu.iq: Instruction PC (0x8170=>0x8174).(0=>1) has src reg 43 that is being added to the dependency chain.
  86000: memdepentry: Memory dependency entry created.  memdep_count=7 (0x8170=>0x8174).(0=>1)
  86000: global: Inst 0x8170 with index 92 had no SSID
  86000: system.cpu.memDep0: No dependency for inst PC (0x8170=>0x8174).(0=>1) [sn:12].
  86000: system.cpu.memDep0: Inserting store PC (0x8170=>0x8174).(0=>1) [sn:12].
  86000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x8170=>0x8174).(1=>2) [sn:13] [tid:0] to IQ.
  86000: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:13]
  86000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x8174=>0x8178).(0=>1) [sn:14] [tid:0] to IQ.
  86000: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:14]
  86000: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:9]
  86000: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:9]
  86000: global: RegFile: Access to cc register 325, has data 0
  86000: global: RegFile: Access to cc register 325, has data 0
  86000: global: RegFile: Access to cc register 325, has data 0
  86000: global: RegFile: Access to int register 48, has data 0xbefffeb0
  86000: global: RegFile: Setting int register 49 to 0xbefffeac
  86000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
  86000: system.cpu.iq: Waking dependents of completed instruction.
  86000: system.cpu.iq: Waking any dependents on register 49.
  86000: system.cpu.iq: Waking up a dependent instruction, [sn:12] PC (0x8170=>0x8174).(0=>1).
  86000: global: [sn:12] has 5 ready out of 6 sources. RTI 0)
  86000: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:13]
  86000: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:14]
  86000: system.cpu.iew: Execute: Executing instructions from IQ.
  86000: system.cpu.iew: Execute: Processing PC (0x8160=>0x8164).(0=>1), [tid:0] [sn:6].
  86000: system.cpu.iew: Execute: Calculating address for memory reference.
  86000: system.cpu.iew.lsq.thread0: Executing store PC (0x8160=>0x8164).(0=>1) [sn:6]
  86000: global: RegFile: Access to int register 46, has data 0xbefffeb4
  86000: global: RegFile: Access to cc register 325, has data 0
  86000: global: RegFile: Access to cc register 325, has data 0
  86000: global: RegFile: Access to cc register 325, has data 0
  86000: global: RegFile: Access to int register 47, has data 0xbefffeb4
  86000: system.cpu.iew.lsq.thread0: Doing write to store idx 0, addr 0x77eb0 | storeHead:0 [sn:6]
  86000: system.cpu.iew: Store instruction is fault. [sn:6]
  86000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1, wbActual:1
  86000: system.cpu.iew: Activity this cycle.
  86000: system.cpu: Activity: 12
  86000: system.cpu.iew: Sending instructions to commit, [sn:9] PC (0x8164=>0x8168).(1=>2).
  86000: system.cpu.iew: Setting Destination Register 49
  86000: system.cpu.scoreboard: Setting reg 49 as ready
  86000: system.cpu.iew: Sending instructions to commit, [sn:6] PC (0x8160=>0x8164).(0=>1).
  86000: system.cpu.iq: Waking dependents of completed instruction.
  86000: system.cpu.iq: Completing mem instruction PC: (0x8160=>0x8164).(0=>1) [sn:6]
  86000: system.cpu.memDep0: Completed mem instruction PC (0x8160=>0x8164).(0=>1) [sn:6].
  86000: memdepentry: Memory dependency entry deleted.  memdep_count=6 (0x8160=>0x8164).(0=>1)
  86000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  86000: system.cpu.iq: Thread 0: Issuing instruction PC (0x816c=>0x8170).(0=>1) [sn:11]
  86000: system.cpu.memDep0: Issuing instruction PC 0x816c [sn:11].
  86000: system.cpu.iew: Processing [tid:0]
  86000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
  86000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
  86000: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
  86000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
  86000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
  86000: system.cpu.iew: IQ has 26 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 13 free entries.
  86000: system.cpu.iew: IEW switching to idle
  86000: system.cpu.iew: Deactivating stage.
  86000: system.cpu: Activity: 11
  86000: system.cpu.iew: Activity this cycle.
  86000: system.cpu.commit: Getting instructions from Rename stage.
  86000: system.cpu.commit: Inserting PC (0x8170=>0x8174).(0=>1) [sn:12] [tid:0] into ROB.
  86000: system.cpu.rob: Adding inst PC (0x8170=>0x8174).(0=>1) to the ROB.
  86000: system.cpu.rob: [tid:0] Now has 12 instructions.
  86000: system.cpu.commit: Inserting PC (0x8170=>0x8174).(1=>2) [sn:13] [tid:0] into ROB.
  86000: system.cpu.rob: Adding inst PC (0x8170=>0x8174).(1=>2) to the ROB.
  86000: system.cpu.rob: [tid:0] Now has 13 instructions.
  86000: system.cpu.commit: Inserting PC (0x8174=>0x8178).(0=>1) [sn:14] [tid:0] into ROB.
  86000: system.cpu.rob: Adding inst PC (0x8174=>0x8178).(0=>1) to the ROB.
  86000: system.cpu.rob: [tid:0] Now has 14 instructions.
  86000: system.cpu.commit: Trying to commit instructions in the ROB.
  86000: system.cpu.commit: [tid:0]: Marking PC (0x8160=>0x8164).(1=>2), [sn:7] ready within ROB.
  86000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:1] PC (0x8150=>0x8154).(0=>1) is head of ROB and not ready
  86000: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
  86000: system.cpu.commit: Activity This Cycle.
  86000: global: DynInst: [sn:16] Instruction destroyed. Instcount for system.cpu = 15
  86000: global: DynInst: [sn:15] Instruction destroyed. Instcount for system.cpu = 14
  86000: system.cpu: Activity: 10
  86000: system.cpu: Scheduling next tick!
  86000: system.cpu.iq: Processing FU completion [sn:10]
  86000: system.cpu: CPU already running.
  86000: system.cpu.iq: Processing FU completion [sn:8]
  86000: system.cpu: CPU already running.
  86500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
  86500: system.cpu.fetch: Running stage.
  86500: system.cpu.fetch: There are no more threads available to fetch from.
  86500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
  86500: system.cpu.decode: Processing [tid:0]
  86500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
  86500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
  86500: system.cpu.rename: Processing [tid:0]
  86500: system.cpu.rename: [tid:0]: Free IQ: 26, Free ROB: 26, Free LQ: 12, Free SQ: 13
  86500: system.cpu.rename: [tid:0]: 3 instructions not yet in ROB
  86500: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 3, dispatched Insts: 3
  86500: system.cpu.rename: [tid:0]: 26 rob free
  86500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 26, instsInProgress: 3, dispatched Insts: 3
  86500: system.cpu.rename: [tid:0]: 26 iq free
  86500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 0, loads dispatchedToLQ: 0
  86500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
  86500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
  86500: system.cpu.iew: Issue: Processing [tid:0]
  86500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
  86500: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:13]
  86500: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:14]
  86500: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:13]
  86500: global: RegFile: Access to cc register 325, has data 0
  86500: global: RegFile: Access to cc register 325, has data 0
  86500: global: RegFile: Access to cc register 325, has data 0
  86500: global: RegFile: Access to int register 49, has data 0xbefffeac
  86500: global: RegFile: Setting int register 52 to 0xbefffea8
  86500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
  86500: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:14]
  86500: global: RegFile: Access to cc register 325, has data 0
  86500: global: RegFile: Access to cc register 325, has data 0
  86500: global: RegFile: Access to cc register 325, has data 0
  86500: global: RegFile: Setting int register 53 to 0x8178
  86500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1, wbActual:1
  86500: system.cpu.iq: Waking dependents of completed instruction.
  86500: system.cpu.iq: Waking any dependents on register 52.
  86500: system.cpu.iq: Waking dependents of completed instruction.
  86500: system.cpu.iq: Waking any dependents on register 53.
  86500: system.cpu.iew: Execute: Executing instructions from IQ.
  86500: system.cpu.iew: Execute: Processing PC (0x8168=>0x816c).(0=>1), [tid:0] [sn:10].
  86500: system.cpu.iew: Execute: Calculating address for memory reference.
  86500: system.cpu.iew.lsq.thread0: Executing load PC (0x8168=>0x816c).(0=>1), [sn:10]
  86500: global: RegFile: Access to cc register 325, has data 0
  86500: global: RegFile: Access to cc register 325, has data 0
  86500: global: RegFile: Access to cc register 325, has data 0
  86500: system.cpu.iew.lsq.thread0: Read called, load idx: 2, store idx: 2, storeHead: 0 addr: 0x180
  86500: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:10] PC (0x8168=>0x816c).(0=>1)
  86500: system.cpu.iew: Execute: Executing instructions from IQ.
  86500: system.cpu.iew: Execute: Processing PC (0x8164=>0x8168).(0=>1), [tid:0] [sn:8].
  86500: system.cpu.iew: Execute: Calculating address for memory reference.
  86500: system.cpu.iew.lsq.thread0: Executing store PC (0x8164=>0x8168).(0=>1) [sn:8]
  86500: global: RegFile: Access to int register 48, has data 0xbefffeb0
  86500: global: RegFile: Access to cc register 325, has data 0
  86500: global: RegFile: Access to cc register 325, has data 0
  86500: global: RegFile: Access to cc register 325, has data 0
  86500: global: RegFile: Access to int register 0, has data 0
  86500: system.cpu.iew.lsq.thread0: Doing write to store idx 1, addr 0x77eac | storeHead:0 [sn:8]
  86500: system.cpu.iew: Store instruction is fault. [sn:8]
  86500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 2, wbActual:2
  86500: system.cpu.iew: Activity this cycle.
  86500: system.cpu: Activity: 11
  86500: system.cpu.iew: Sending instructions to commit, [sn:13] PC (0x8170=>0x8174).(1=>2).
  86500: system.cpu.iew: Setting Destination Register 52
  86500: system.cpu.scoreboard: Setting reg 52 as ready
  86500: system.cpu.iew: Sending instructions to commit, [sn:14] PC (0x8174=>0x826c).(0=>1).
  86500: system.cpu.iew: Setting Destination Register 53
  86500: system.cpu.scoreboard: Setting reg 53 as ready
  86500: system.cpu.iew: Sending instructions to commit, [sn:8] PC (0x8164=>0x8168).(0=>1).
  86500: system.cpu.iq: Waking dependents of completed instruction.
  86500: system.cpu.iq: Completing mem instruction PC: (0x8164=>0x8168).(0=>1) [sn:8]
  86500: system.cpu.memDep0: Completed mem instruction PC (0x8164=>0x8168).(0=>1) [sn:8].
  86500: memdepentry: Memory dependency entry deleted.  memdep_count=5 (0x8164=>0x8168).(0=>1)
  86500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  86500: system.cpu.iq: Not able to schedule any instructions.
  86500: system.cpu.iew: Processing [tid:0]
  86500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
  86500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
  86500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
  86500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
  86500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
  86500: system.cpu.iew: IQ has 27 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 13 free entries.
  86500: system.cpu.iew: Activity this cycle.
  86500: system.cpu.commit: Getting instructions from Rename stage.
  86500: system.cpu.commit: Trying to commit instructions in the ROB.
  86500: system.cpu.commit: [tid:0]: Marking PC (0x8164=>0x8168).(1=>2), [sn:9] ready within ROB.
  86500: system.cpu.commit: [tid:0]: Marking PC (0x8160=>0x8164).(0=>1), [sn:6] ready within ROB.
  86500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:1] PC (0x8150=>0x8154).(0=>1) is head of ROB and not ready
  86500: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
  86500: system.cpu: Activity: 10
  86500: system.cpu: Scheduling next tick!
  86500: system.cpu.iq: Processing FU completion [sn:11]
  86500: system.cpu: CPU already running.
  87000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
  87000: system.cpu.fetch: Running stage.
  87000: system.cpu.fetch: There are no more threads available to fetch from.
  87000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
  87000: system.cpu.decode: Processing [tid:0]
  87000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
  87000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
  87000: system.cpu.rename: Processing [tid:0]
  87000: system.cpu.rename: [tid:0]: Free IQ: 27, Free ROB: 26, Free LQ: 12, Free SQ: 13
  87000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
  87000: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 0, dispatched Insts: 0
  87000: system.cpu.rename: [tid:0]: 26 rob free
  87000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 27, instsInProgress: 0, dispatched Insts: 0
  87000: system.cpu.rename: [tid:0]: 27 iq free
  87000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 0, loads dispatchedToLQ: 0
  87000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
  87000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
  87000: system.cpu.iew: Issue: Processing [tid:0]
  87000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
  87000: system.cpu.iew: Execute: Executing instructions from IQ.
  87000: system.cpu.iew: Execute: Processing PC (0x816c=>0x8170).(0=>1), [tid:0] [sn:11].
  87000: system.cpu.iew: Execute: Calculating address for memory reference.
  87000: system.cpu.iew.lsq.thread0: Executing load PC (0x816c=>0x8170).(0=>1), [sn:11]
  87000: global: RegFile: Access to cc register 325, has data 0
  87000: global: RegFile: Access to cc register 325, has data 0
  87000: global: RegFile: Access to cc register 325, has data 0
  87000: system.cpu.iew.lsq.thread0: Read called, load idx: 3, store idx: 2, storeHead: 0 addr: 0x184
  87000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:11] PC (0x816c=>0x8170).(0=>1)
  87000: system.cpu: Activity: 11
  87000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  87000: system.cpu.iq: Not able to schedule any instructions.
  87000: system.cpu.iew: Processing [tid:0]
  87000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
  87000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
  87000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
  87000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
  87000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
  87000: system.cpu.iew: IQ has 27 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 13 free entries.
  87000: system.cpu.iew: Activity this cycle.
  87000: system.cpu.commit: Getting instructions from Rename stage.
  87000: system.cpu.commit: Trying to commit instructions in the ROB.
  87000: system.cpu.commit: [tid:0]: Marking PC (0x8170=>0x8174).(1=>2), [sn:13] ready within ROB.
  87000: system.cpu.commit: [tid:0]: Marking PC (0x8174=>0x826c).(0=>1), [sn:14] ready within ROB.
  87000: system.cpu.commit: [tid:0]: Marking PC (0x8164=>0x8168).(0=>1), [sn:8] ready within ROB.
  87000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:1] PC (0x8150=>0x8154).(0=>1) is head of ROB and not ready
  87000: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
  87000: system.cpu: Activity: 10
  87000: system.cpu: Scheduling next tick!
  87500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
  87500: system.cpu.fetch: Running stage.
  87500: system.cpu.fetch: There are no more threads available to fetch from.
  87500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
  87500: system.cpu.decode: Processing [tid:0]
  87500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
  87500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
  87500: system.cpu.rename: Processing [tid:0]
  87500: system.cpu.rename: [tid:0]: Free IQ: 27, Free ROB: 26, Free LQ: 12, Free SQ: 13
  87500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
  87500: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 0, dispatched Insts: 0
  87500: system.cpu.rename: [tid:0]: 26 rob free
  87500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 27, instsInProgress: 0, dispatched Insts: 0
  87500: system.cpu.rename: [tid:0]: 27 iq free
  87500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 0, loads dispatchedToLQ: 0
  87500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
  87500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
  87500: system.cpu.iew: Issue: Processing [tid:0]
  87500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
  87500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  87500: system.cpu.iq: Not able to schedule any instructions.
  87500: system.cpu.iew: Processing [tid:0]
  87500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
  87500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
  87500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
  87500: system.cpu.iew: IQ has 27 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 13 free entries.
  87500: system.cpu.commit: Getting instructions from Rename stage.
  87500: system.cpu.commit: Trying to commit instructions in the ROB.
  87500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:1] PC (0x8150=>0x8154).(0=>1) is head of ROB and not ready
  87500: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
  87500: system.cpu: Activity: 9
  87500: system.cpu: Scheduling next tick!
  88000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
  88000: system.cpu.fetch: Running stage.
  88000: system.cpu.fetch: There are no more threads available to fetch from.
  88000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
  88000: system.cpu.decode: Processing [tid:0]
  88000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
  88000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
  88000: system.cpu.rename: Processing [tid:0]
  88000: system.cpu.rename: [tid:0]: Free IQ: 27, Free ROB: 26, Free LQ: 12, Free SQ: 13
  88000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
  88000: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 0, dispatched Insts: 0
  88000: system.cpu.rename: [tid:0]: 26 rob free
  88000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 27, instsInProgress: 0, dispatched Insts: 0
  88000: system.cpu.rename: [tid:0]: 27 iq free
  88000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 0, loads dispatchedToLQ: 0
  88000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
  88000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
  88000: system.cpu.iew: Issue: Processing [tid:0]
  88000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
  88000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  88000: system.cpu.iq: Not able to schedule any instructions.
  88000: system.cpu.iew: Processing [tid:0]
  88000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
  88000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
  88000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
  88000: system.cpu.iew: IQ has 27 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 13 free entries.
  88000: system.cpu.commit: Getting instructions from Rename stage.
  88000: system.cpu.commit: Trying to commit instructions in the ROB.
  88000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:1] PC (0x8150=>0x8154).(0=>1) is head of ROB and not ready
  88000: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
  88000: system.cpu: Activity: 8
  88000: system.cpu: Scheduling next tick!
  88500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
  88500: system.cpu.fetch: Running stage.
  88500: system.cpu.fetch: There are no more threads available to fetch from.
  88500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
  88500: system.cpu.decode: Processing [tid:0]
  88500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
  88500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
  88500: system.cpu.rename: Processing [tid:0]
  88500: system.cpu.rename: [tid:0]: Free IQ: 27, Free ROB: 26, Free LQ: 12, Free SQ: 13
  88500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
  88500: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 0, dispatched Insts: 0
  88500: system.cpu.rename: [tid:0]: 26 rob free
  88500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 27, instsInProgress: 0, dispatched Insts: 0
  88500: system.cpu.rename: [tid:0]: 27 iq free
  88500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 0, loads dispatchedToLQ: 0
  88500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
  88500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
  88500: system.cpu.iew: Issue: Processing [tid:0]
  88500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
  88500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  88500: system.cpu.iq: Not able to schedule any instructions.
  88500: system.cpu.iew: Processing [tid:0]
  88500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
  88500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
  88500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
  88500: system.cpu.iew: IQ has 27 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 13 free entries.
  88500: system.cpu.commit: Getting instructions from Rename stage.
  88500: system.cpu.commit: Trying to commit instructions in the ROB.
  88500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:1] PC (0x8150=>0x8154).(0=>1) is head of ROB and not ready
  88500: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
  88500: system.cpu: Activity: 7
  88500: system.cpu: Scheduling next tick!
  89000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
  89000: system.cpu.fetch: Running stage.
  89000: system.cpu.fetch: There are no more threads available to fetch from.
  89000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
  89000: system.cpu.decode: Processing [tid:0]
  89000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
  89000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
  89000: system.cpu.rename: Processing [tid:0]
  89000: system.cpu.rename: [tid:0]: Free IQ: 27, Free ROB: 26, Free LQ: 12, Free SQ: 13
  89000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
  89000: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 0, dispatched Insts: 0
  89000: system.cpu.rename: [tid:0]: 26 rob free
  89000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 27, instsInProgress: 0, dispatched Insts: 0
  89000: system.cpu.rename: [tid:0]: 27 iq free
  89000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 0, loads dispatchedToLQ: 0
  89000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
  89000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
  89000: system.cpu.iew: Issue: Processing [tid:0]
  89000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
  89000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  89000: system.cpu.iq: Not able to schedule any instructions.
  89000: system.cpu.iew: Processing [tid:0]
  89000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
  89000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
  89000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
  89000: system.cpu.iew: IQ has 27 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 13 free entries.
  89000: system.cpu.commit: Getting instructions from Rename stage.
  89000: system.cpu.commit: Trying to commit instructions in the ROB.
  89000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:1] PC (0x8150=>0x8154).(0=>1) is head of ROB and not ready
  89000: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
  89000: system.cpu: Activity: 6
  89000: system.cpu: Scheduling next tick!
  89500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
  89500: system.cpu.fetch: Running stage.
  89500: system.cpu.fetch: There are no more threads available to fetch from.
  89500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
  89500: system.cpu.decode: Processing [tid:0]
  89500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
  89500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
  89500: system.cpu.rename: Processing [tid:0]
  89500: system.cpu.rename: [tid:0]: Free IQ: 27, Free ROB: 26, Free LQ: 12, Free SQ: 13
  89500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
  89500: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 0, dispatched Insts: 0
  89500: system.cpu.rename: [tid:0]: 26 rob free
  89500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 27, instsInProgress: 0, dispatched Insts: 0
  89500: system.cpu.rename: [tid:0]: 27 iq free
  89500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 0, loads dispatchedToLQ: 0
  89500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
  89500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
  89500: system.cpu.iew: Issue: Processing [tid:0]
  89500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
  89500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  89500: system.cpu.iq: Not able to schedule any instructions.
  89500: system.cpu.iew: Processing [tid:0]
  89500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
  89500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
  89500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
  89500: system.cpu.iew: IQ has 27 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 13 free entries.
  89500: system.cpu.commit: Getting instructions from Rename stage.
  89500: system.cpu.commit: Trying to commit instructions in the ROB.
  89500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:1] PC (0x8150=>0x8154).(0=>1) is head of ROB and not ready
  89500: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
  89500: system.cpu: Activity: 5
  89500: system.cpu: Scheduling next tick!
  90000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
  90000: system.cpu.fetch: Running stage.
  90000: system.cpu.fetch: There are no more threads available to fetch from.
  90000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
  90000: system.cpu.decode: Processing [tid:0]
  90000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
  90000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
  90000: system.cpu.rename: Processing [tid:0]
  90000: system.cpu.rename: [tid:0]: Free IQ: 27, Free ROB: 26, Free LQ: 12, Free SQ: 13
  90000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
  90000: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 0, dispatched Insts: 0
  90000: system.cpu.rename: [tid:0]: 26 rob free
  90000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 27, instsInProgress: 0, dispatched Insts: 0
  90000: system.cpu.rename: [tid:0]: 27 iq free
  90000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 0, loads dispatchedToLQ: 0
  90000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
  90000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
  90000: system.cpu.iew: Issue: Processing [tid:0]
  90000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
  90000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  90000: system.cpu.iq: Not able to schedule any instructions.
  90000: system.cpu.iew: Processing [tid:0]
  90000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
  90000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
  90000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
  90000: system.cpu.iew: IQ has 27 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 13 free entries.
  90000: system.cpu.commit: Getting instructions from Rename stage.
  90000: system.cpu.commit: Trying to commit instructions in the ROB.
  90000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:1] PC (0x8150=>0x8154).(0=>1) is head of ROB and not ready
  90000: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
  90000: system.cpu: Activity: 4
  90000: system.cpu: Scheduling next tick!
  90500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
  90500: system.cpu.fetch: Running stage.
  90500: system.cpu.fetch: There are no more threads available to fetch from.
  90500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
  90500: system.cpu.decode: Processing [tid:0]
  90500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
  90500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
  90500: system.cpu.rename: Processing [tid:0]
  90500: system.cpu.rename: [tid:0]: Free IQ: 27, Free ROB: 26, Free LQ: 12, Free SQ: 13
  90500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
  90500: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 0, dispatched Insts: 0
  90500: system.cpu.rename: [tid:0]: 26 rob free
  90500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 27, instsInProgress: 0, dispatched Insts: 0
  90500: system.cpu.rename: [tid:0]: 27 iq free
  90500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 0, loads dispatchedToLQ: 0
  90500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
  90500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
  90500: system.cpu.iew: Issue: Processing [tid:0]
  90500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
  90500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  90500: system.cpu.iq: Not able to schedule any instructions.
  90500: system.cpu.iew: Processing [tid:0]
  90500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
  90500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
  90500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
  90500: system.cpu.iew: IQ has 27 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 13 free entries.
  90500: system.cpu.commit: Getting instructions from Rename stage.
  90500: system.cpu.commit: Trying to commit instructions in the ROB.
  90500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:1] PC (0x8150=>0x8154).(0=>1) is head of ROB and not ready
  90500: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
  90500: system.cpu: Activity: 3
  90500: system.cpu: Scheduling next tick!
  91000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
  91000: system.cpu.fetch: Running stage.
  91000: system.cpu.fetch: There are no more threads available to fetch from.
  91000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
  91000: system.cpu.decode: Processing [tid:0]
  91000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
  91000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
  91000: system.cpu.rename: Processing [tid:0]
  91000: system.cpu.rename: [tid:0]: Free IQ: 27, Free ROB: 26, Free LQ: 12, Free SQ: 13
  91000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
  91000: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 0, dispatched Insts: 0
  91000: system.cpu.rename: [tid:0]: 26 rob free
  91000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 27, instsInProgress: 0, dispatched Insts: 0
  91000: system.cpu.rename: [tid:0]: 27 iq free
  91000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 0, loads dispatchedToLQ: 0
  91000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
  91000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
  91000: system.cpu.iew: Issue: Processing [tid:0]
  91000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
  91000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  91000: system.cpu.iq: Not able to schedule any instructions.
  91000: system.cpu.iew: Processing [tid:0]
  91000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
  91000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
  91000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
  91000: system.cpu.iew: IQ has 27 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 13 free entries.
  91000: system.cpu.commit: Getting instructions from Rename stage.
  91000: system.cpu.commit: Trying to commit instructions in the ROB.
  91000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:1] PC (0x8150=>0x8154).(0=>1) is head of ROB and not ready
  91000: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
  91000: system.cpu: Activity: 2
  91000: system.cpu: Scheduling next tick!
  91500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
  91500: system.cpu.fetch: Running stage.
  91500: system.cpu.fetch: There are no more threads available to fetch from.
  91500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
  91500: system.cpu.decode: Processing [tid:0]
  91500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
  91500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
  91500: system.cpu.rename: Processing [tid:0]
  91500: system.cpu.rename: [tid:0]: Free IQ: 27, Free ROB: 26, Free LQ: 12, Free SQ: 13
  91500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
  91500: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 0, dispatched Insts: 0
  91500: system.cpu.rename: [tid:0]: 26 rob free
  91500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 27, instsInProgress: 0, dispatched Insts: 0
  91500: system.cpu.rename: [tid:0]: 27 iq free
  91500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 0, loads dispatchedToLQ: 0
  91500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
  91500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
  91500: system.cpu.iew: Issue: Processing [tid:0]
  91500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
  91500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  91500: system.cpu.iq: Not able to schedule any instructions.
  91500: system.cpu.iew: Processing [tid:0]
  91500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
  91500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
  91500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
  91500: system.cpu.iew: IQ has 27 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 13 free entries.
  91500: system.cpu.commit: Getting instructions from Rename stage.
  91500: system.cpu.commit: Trying to commit instructions in the ROB.
  91500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:1] PC (0x8150=>0x8154).(0=>1) is head of ROB and not ready
  91500: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
  91500: system.cpu: Activity: 1
  91500: system.cpu: Scheduling next tick!
  92000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
  92000: system.cpu.fetch: Running stage.
  92000: system.cpu.fetch: There are no more threads available to fetch from.
  92000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
  92000: system.cpu.decode: Processing [tid:0]
  92000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
  92000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
  92000: system.cpu.rename: Processing [tid:0]
  92000: system.cpu.rename: [tid:0]: Free IQ: 27, Free ROB: 26, Free LQ: 12, Free SQ: 13
  92000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
  92000: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 0, dispatched Insts: 0
  92000: system.cpu.rename: [tid:0]: 26 rob free
  92000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 27, instsInProgress: 0, dispatched Insts: 0
  92000: system.cpu.rename: [tid:0]: 27 iq free
  92000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 0, loads dispatchedToLQ: 0
  92000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
  92000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
  92000: system.cpu.iew: Issue: Processing [tid:0]
  92000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
  92000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  92000: system.cpu.iq: Not able to schedule any instructions.
  92000: system.cpu.iew: Processing [tid:0]
  92000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
  92000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
  92000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
  92000: system.cpu.iew: IQ has 27 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 13 free entries.
  92000: system.cpu.commit: Getting instructions from Rename stage.
  92000: system.cpu.commit: Trying to commit instructions in the ROB.
  92000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:1] PC (0x8150=>0x8154).(0=>1) is head of ROB and not ready
  92000: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
  92000: system.cpu: Activity: 0
  92000: system.cpu: No activity left!
  92000: system.cpu: Idle!
 140000: system.cpu.iew.lsq.thread0: Writeback event [sn:1].
 140000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:1].
 140000: system.cpu: Waking up CPU
 140000: global: RegFile: Access to cc register 325, has data 0
 140000: global: RegFile: Access to cc register 325, has data 0
 140000: global: RegFile: Access to cc register 325, has data 0
 140000: global: RegFile: Setting int register 43 to 0x8960
 140000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 140000: system.cpu.iew: Activity this cycle.
 140000: system.cpu: Activity: 1
 140000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 140000: system.cpu.fetch: Running stage.
 140000: system.cpu.fetch: There are no more threads available to fetch from.
 140000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 140000: system.cpu.decode: Processing [tid:0]
 140000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 140000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 140000: system.cpu.rename: Processing [tid:0]
 140000: system.cpu.rename: [tid:0]: Free IQ: 27, Free ROB: 26, Free LQ: 12, Free SQ: 13
 140000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 140000: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 0, dispatched Insts: 0
 140000: system.cpu.rename: [tid:0]: 26 rob free
 140000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 27, instsInProgress: 0, dispatched Insts: 0
 140000: system.cpu.rename: [tid:0]: 27 iq free
 140000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 0, loads dispatchedToLQ: 0
 140000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 140000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 140000: system.cpu.iew: Issue: Processing [tid:0]
 140000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 140000: system.cpu.iew: Sending instructions to commit, [sn:1] PC (0x8150=>0x8154).(0=>1).
 140000: system.cpu.iew: Setting Destination Register 43
 140000: system.cpu.scoreboard: Setting reg 43 as ready
 140000: system.cpu.iq: Waking dependents of completed instruction.
 140000: system.cpu.iq: Completing mem instruction PC: (0x8150=>0x8154).(0=>1) [sn:1]
 140000: system.cpu.memDep0: Completed mem instruction PC (0x8150=>0x8154).(0=>1) [sn:1].
 140000: memdepentry: Memory dependency entry deleted.  memdep_count=4 (0x8150=>0x8154).(0=>1)
 140000: system.cpu.iq: Waking any dependents on register 43.
 140000: system.cpu.iq: Waking up a dependent instruction, [sn:12] PC (0x8170=>0x8174).(0=>1).
 140000: global: [sn:12] has 6 ready out of 6 sources. RTI 0)
 140000: system.cpu.iq: Checking if memory instruction can issue.
 140000: system.cpu.memDep0: Marking registers as ready for instruction PC (0x8170=>0x8174).(0=>1) [sn:12].
 140000: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
 140000: system.cpu.memDep0: Adding instruction [sn:12] to the ready list.
 140000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x8170=>0x8174).(0=>1) opclass:33 [sn:12].
 140000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 140000: system.cpu.iq: Thread 0: Issuing instruction PC (0x8170=>0x8174).(0=>1) [sn:12]
 140000: system.cpu.memDep0: Issuing instruction PC 0x8170 [sn:12].
 140000: system.cpu.iew: Processing [tid:0]
 140000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 140000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 140000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 140000: system.cpu.iew: IQ has 28 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 13 free entries.
 140000: system.cpu.commit: Getting instructions from Rename stage.
 140000: system.cpu.commit: Trying to commit instructions in the ROB.
 140000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:1] PC (0x8150=>0x8154).(0=>1) is head of ROB and not ready
 140000: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
 140000: system.cpu: Scheduling next tick!
 140500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 140500: system.cpu.fetch: Running stage.
 140500: system.cpu.fetch: There are no more threads available to fetch from.
 140500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 140500: system.cpu.decode: Processing [tid:0]
 140500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 140500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 140500: system.cpu.rename: Processing [tid:0]
 140500: system.cpu.rename: [tid:0]: Free IQ: 27, Free ROB: 26, Free LQ: 12, Free SQ: 13
 140500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 140500: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 0, dispatched Insts: 0
 140500: system.cpu.rename: [tid:0]: 26 rob free
 140500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 27, instsInProgress: 0, dispatched Insts: 0
 140500: system.cpu.rename: [tid:0]: 27 iq free
 140500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 0, loads dispatchedToLQ: 0
 140500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 140500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 140500: system.cpu.iew: Issue: Processing [tid:0]
 140500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 140500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 140500: system.cpu.iq: Not able to schedule any instructions.
 140500: system.cpu.iew: Processing [tid:0]
 140500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 140500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 140500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 140500: system.cpu.iew: IQ has 28 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 13 free entries.
 140500: system.cpu.commit: Getting instructions from Rename stage.
 140500: system.cpu.commit: Trying to commit instructions in the ROB.
 140500: system.cpu.commit: [tid:0]: Marking PC (0x8150=>0x8154).(0=>1), [sn:1] ready within ROB.
 140500: system.cpu.commit: [tid:0]: Instruction [sn:1] PC (0x8150=>0x8154).(0=>1) is head of ROB and ready to commit
 140500: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
 140500: system.cpu.commit: Activating stage.
 140500: system.cpu: Activity: 2
 140500: system.cpu: Scheduling next tick!
 140500: system.cpu.iq: Processing FU completion [sn:12]
 140500: system.cpu: CPU already running.
 141000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 141000: system.cpu.fetch: Running stage.
 141000: system.cpu.fetch: There are no more threads available to fetch from.
 141000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 141000: system.cpu.decode: Processing [tid:0]
 141000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 141000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 141000: system.cpu.rename: Processing [tid:0]
 141000: system.cpu.rename: [tid:0]: Free IQ: 27, Free ROB: 26, Free LQ: 12, Free SQ: 13
 141000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 141000: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 0, dispatched Insts: 0
 141000: system.cpu.rename: [tid:0]: 26 rob free
 141000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 27, instsInProgress: 0, dispatched Insts: 0
 141000: system.cpu.rename: [tid:0]: 27 iq free
 141000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 0, loads dispatchedToLQ: 0
 141000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 141000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 141000: system.cpu.iew: Issue: Processing [tid:0]
 141000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 141000: system.cpu.iew: Execute: Executing instructions from IQ.
 141000: system.cpu.iew: Execute: Processing PC (0x8170=>0x8174).(0=>1), [tid:0] [sn:12].
 141000: system.cpu.iew: Execute: Calculating address for memory reference.
 141000: system.cpu.iew.lsq.thread0: Executing store PC (0x8170=>0x8174).(0=>1) [sn:12]
 141000: global: RegFile: Access to int register 49, has data 0xbefffeac
 141000: global: RegFile: Access to cc register 325, has data 0
 141000: global: RegFile: Access to cc register 325, has data 0
 141000: global: RegFile: Access to cc register 325, has data 0
 141000: global: RegFile: Access to int register 43, has data 0x8960
 141000: system.cpu.iew.lsq.thread0: Doing write to store idx 2, addr 0x77ea8 | storeHead:0 [sn:12]
 141000: system.cpu.iew: Store instruction is fault. [sn:12]
 141000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 141000: system.cpu.iew: Activity this cycle.
 141000: system.cpu: Activity: 3
 141000: system.cpu.iew: Sending instructions to commit, [sn:12] PC (0x8170=>0x8174).(0=>1).
 141000: system.cpu.iq: Waking dependents of completed instruction.
 141000: system.cpu.iq: Completing mem instruction PC: (0x8170=>0x8174).(0=>1) [sn:12]
 141000: system.cpu.memDep0: Completed mem instruction PC (0x8170=>0x8174).(0=>1) [sn:12].
 141000: memdepentry: Memory dependency entry deleted.  memdep_count=3 (0x8170=>0x8174).(0=>1)
 141000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 141000: system.cpu.iq: Not able to schedule any instructions.
 141000: system.cpu.iew: Processing [tid:0]
 141000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 141000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 141000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 141000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 141000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 141000: system.cpu.iew: IQ has 29 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 13 free entries.
 141000: system.cpu.iew: Activity this cycle.
 141000: system.cpu.commit: Getting instructions from Rename stage.
 141000: system.cpu.commit: Trying to commit instructions in the ROB.
 141000: system.cpu.commit: Trying to commit head instruction, [sn:1] [tid:0]
 141000: system.cpu.commit: Committing instruction with [sn:1] PC (0x8150=>0x8154).(0=>1)
 141000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x8150=>0x8154).(0=>1), [sn:1]
 141000: system.cpu: Removing committed instruction [tid:0] PC (0x8150=>0x8154).(0=>1) [sn:1]
 141000: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:1]
 141000: system.cpu.commit: Trying to commit head instruction, [sn:2] [tid:0]
 141000: system.cpu.commit: Committing instruction with [sn:2] PC (0x8154=>0x8158).(0=>1)
 141000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x8154=>0x8158).(0=>1), [sn:2]
 141000: system.cpu: Removing committed instruction [tid:0] PC (0x8154=>0x8158).(0=>1) [sn:2]
 141000: system.cpu.commit: Instruction is committed successfully. num_committed: 2. [sn:2]
 141000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:3] PC (0x8158=>0x815c).(0=>1) is head of ROB and not ready
 141000: system.cpu.commit: [tid:0]: ROB has 12 insts & 28 free entries.
 141000: system.cpu.commit: Activity This Cycle.
 141000: system.cpu.commit: Deactivating stage.
 141000: system.cpu: Activity: 2
 141000: system.cpu: Removing instruction, [tid:0] [sn:1] PC (0x8150=>0x8154).(0=>1)
 141000: system.cpu: Removing instruction, [tid:0] [sn:2] PC (0x8154=>0x8158).(0=>1)
 141000: system.cpu: Scheduling next tick!
 141500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 141500: system.cpu.fetch: Running stage.
 141500: system.cpu.fetch: There are no more threads available to fetch from.
 141500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 141500: system.cpu.decode: Processing [tid:0]
 141500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 141500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 141500: system.cpu.rename: Processing [tid:0]
 141500: system.cpu.rename: [tid:0]: Free IQ: 29, Free ROB: 28, Free LQ: 12, Free SQ: 13
 141500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 141500: system.cpu.rename: calcFreeROBEntires: free robEntries: 28, instsInProgress: 0, dispatched Insts: 0
 141500: system.cpu.rename: [tid:0]: 28 rob free
 141500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 29, instsInProgress: 0, dispatched Insts: 0
 141500: system.cpu.rename: [tid:0]: 29 iq free
 141500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 0, loads dispatchedToLQ: 0
 141500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 141500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 141500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=11), until [sn:2].
 141500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 12, [sn:1].
 141500: system.cpu.freelist: Freeing register 12.
 141500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 11, [sn:2].
 141500: system.cpu.freelist: Freeing register 11.
 141500: system.cpu.iew: Issue: Processing [tid:0]
 141500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 141500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 141500: system.cpu.iq: Not able to schedule any instructions.
 141500: system.cpu.iew: Processing [tid:0]
 141500: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x8150=>0x8154).(0=>1)
 141500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:2]
 141500: global: DynInst: [sn:2] Instruction destroyed. Instcount for system.cpu = 13
 141500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 141500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 141500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 141500: system.cpu.iew: IQ has 29 free entries (Can schedule: 0).  LQ has 13 free entries. SQ has 13 free entries.
 141500: system.cpu.commit: Getting instructions from Rename stage.
 141500: system.cpu.commit: Trying to commit instructions in the ROB.
 141500: system.cpu.commit: [tid:0]: Marking PC (0x8170=>0x8174).(0=>1), [sn:12] ready within ROB.
 141500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:3] PC (0x8158=>0x815c).(0=>1) is head of ROB and not ready
 141500: system.cpu.commit: [tid:0]: ROB has 12 insts & 28 free entries.
 141500: system.cpu: Scheduling next tick!
 142000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 142000: system.cpu.fetch: Running stage.
 142000: system.cpu.fetch: There are no more threads available to fetch from.
 142000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 142000: system.cpu.decode: Processing [tid:0]
 142000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 142000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 142000: system.cpu.rename: Processing [tid:0]
 142000: system.cpu.rename: [tid:0]: Free IQ: 29, Free ROB: 28, Free LQ: 12, Free SQ: 13
 142000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 142000: system.cpu.rename: calcFreeROBEntires: free robEntries: 28, instsInProgress: 0, dispatched Insts: 0
 142000: system.cpu.rename: [tid:0]: 28 rob free
 142000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 29, instsInProgress: 0, dispatched Insts: 0
 142000: system.cpu.rename: [tid:0]: 29 iq free
 142000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 0, loads dispatchedToLQ: 0
 142000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 142000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 142000: system.cpu.iew: Issue: Processing [tid:0]
 142000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 142000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 142000: system.cpu.iq: Not able to schedule any instructions.
 142000: system.cpu.iew: Processing [tid:0]
 142000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 142000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 142000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 142000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 142000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 142000: system.cpu.iew: IQ has 29 free entries (Can schedule: 0).  LQ has 13 free entries. SQ has 13 free entries.
 142000: system.cpu.iew: Activity this cycle.
 142000: system.cpu: Activity: 3
 142000: system.cpu.commit: Getting instructions from Rename stage.
 142000: system.cpu.commit: Trying to commit instructions in the ROB.
 142000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:3] PC (0x8158=>0x815c).(0=>1) is head of ROB and not ready
 142000: system.cpu.commit: [tid:0]: ROB has 12 insts & 28 free entries.
 142000: system.cpu: Scheduling next tick!
 142500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 142500: system.cpu.fetch: Running stage.
 142500: system.cpu.fetch: There are no more threads available to fetch from.
 142500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 142500: system.cpu.decode: Processing [tid:0]
 142500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 142500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 142500: system.cpu.rename: Processing [tid:0]
 142500: system.cpu.rename: [tid:0]: Free IQ: 29, Free ROB: 28, Free LQ: 13, Free SQ: 13
 142500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 142500: system.cpu.rename: calcFreeROBEntires: free robEntries: 28, instsInProgress: 0, dispatched Insts: 0
 142500: system.cpu.rename: [tid:0]: 28 rob free
 142500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 29, instsInProgress: 0, dispatched Insts: 0
 142500: system.cpu.rename: [tid:0]: 29 iq free
 142500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 0, loads dispatchedToLQ: 0
 142500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 142500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 142500: system.cpu.iew: Issue: Processing [tid:0]
 142500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 142500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 142500: system.cpu.iq: Not able to schedule any instructions.
 142500: system.cpu.iew: Processing [tid:0]
 142500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 142500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 142500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 142500: system.cpu.iew: IQ has 29 free entries (Can schedule: 0).  LQ has 13 free entries. SQ has 13 free entries.
 142500: system.cpu.commit: Getting instructions from Rename stage.
 142500: system.cpu.commit: Trying to commit instructions in the ROB.
 142500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:3] PC (0x8158=>0x815c).(0=>1) is head of ROB and not ready
 142500: system.cpu.commit: [tid:0]: ROB has 12 insts & 28 free entries.
 142500: global: DynInst: [sn:1] Instruction destroyed. Instcount for system.cpu = 12
 142500: system.cpu: Scheduling next tick!
 143000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 143000: system.cpu.fetch: Running stage.
 143000: system.cpu.fetch: There are no more threads available to fetch from.
 143000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 143000: system.cpu.decode: Processing [tid:0]
 143000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 143000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 143000: system.cpu.rename: Processing [tid:0]
 143000: system.cpu.rename: [tid:0]: Free IQ: 29, Free ROB: 28, Free LQ: 13, Free SQ: 13
 143000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 143000: system.cpu.rename: calcFreeROBEntires: free robEntries: 28, instsInProgress: 0, dispatched Insts: 0
 143000: system.cpu.rename: [tid:0]: 28 rob free
 143000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 29, instsInProgress: 0, dispatched Insts: 0
 143000: system.cpu.rename: [tid:0]: 29 iq free
 143000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 0, loads dispatchedToLQ: 0
 143000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 143000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 143000: system.cpu.iew: Issue: Processing [tid:0]
 143000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 143000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 143000: system.cpu.iq: Not able to schedule any instructions.
 143000: system.cpu.iew: Processing [tid:0]
 143000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 143000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 143000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 143000: system.cpu.iew: IQ has 29 free entries (Can schedule: 0).  LQ has 13 free entries. SQ has 13 free entries.
 143000: system.cpu.commit: Getting instructions from Rename stage.
 143000: system.cpu.commit: Trying to commit instructions in the ROB.
 143000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:3] PC (0x8158=>0x815c).(0=>1) is head of ROB and not ready
 143000: system.cpu.commit: [tid:0]: ROB has 12 insts & 28 free entries.
 143000: system.cpu: Scheduling next tick!
 143500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 143500: system.cpu.fetch: Running stage.
 143500: system.cpu.fetch: There are no more threads available to fetch from.
 143500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 143500: system.cpu.decode: Processing [tid:0]
 143500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 143500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 143500: system.cpu.rename: Processing [tid:0]
 143500: system.cpu.rename: [tid:0]: Free IQ: 29, Free ROB: 28, Free LQ: 13, Free SQ: 13
 143500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 143500: system.cpu.rename: calcFreeROBEntires: free robEntries: 28, instsInProgress: 0, dispatched Insts: 0
 143500: system.cpu.rename: [tid:0]: 28 rob free
 143500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 29, instsInProgress: 0, dispatched Insts: 0
 143500: system.cpu.rename: [tid:0]: 29 iq free
 143500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 0, loads dispatchedToLQ: 0
 143500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 143500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 143500: system.cpu.iew: Issue: Processing [tid:0]
 143500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 143500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 143500: system.cpu.iq: Not able to schedule any instructions.
 143500: system.cpu.iew: Processing [tid:0]
 143500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 143500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 143500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 143500: system.cpu.iew: IQ has 29 free entries (Can schedule: 0).  LQ has 13 free entries. SQ has 13 free entries.
 143500: system.cpu.commit: Getting instructions from Rename stage.
 143500: system.cpu.commit: Trying to commit instructions in the ROB.
 143500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:3] PC (0x8158=>0x815c).(0=>1) is head of ROB and not ready
 143500: system.cpu.commit: [tid:0]: ROB has 12 insts & 28 free entries.
 143500: system.cpu: Scheduling next tick!
 144000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 144000: system.cpu.fetch: Running stage.
 144000: system.cpu.fetch: There are no more threads available to fetch from.
 144000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 144000: system.cpu.decode: Processing [tid:0]
 144000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 144000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 144000: system.cpu.rename: Processing [tid:0]
 144000: system.cpu.rename: [tid:0]: Free IQ: 29, Free ROB: 28, Free LQ: 13, Free SQ: 13
 144000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 144000: system.cpu.rename: calcFreeROBEntires: free robEntries: 28, instsInProgress: 0, dispatched Insts: 0
 144000: system.cpu.rename: [tid:0]: 28 rob free
 144000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 29, instsInProgress: 0, dispatched Insts: 0
 144000: system.cpu.rename: [tid:0]: 29 iq free
 144000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 0, loads dispatchedToLQ: 0
 144000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 144000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 144000: system.cpu.iew: Issue: Processing [tid:0]
 144000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 144000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 144000: system.cpu.iq: Not able to schedule any instructions.
 144000: system.cpu.iew: Processing [tid:0]
 144000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 144000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 144000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 144000: system.cpu.iew: IQ has 29 free entries (Can schedule: 0).  LQ has 13 free entries. SQ has 13 free entries.
 144000: system.cpu.commit: Getting instructions from Rename stage.
 144000: system.cpu.commit: Trying to commit instructions in the ROB.
 144000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:3] PC (0x8158=>0x815c).(0=>1) is head of ROB and not ready
 144000: system.cpu.commit: [tid:0]: ROB has 12 insts & 28 free entries.
 144000: system.cpu: Scheduling next tick!
 144500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 144500: system.cpu.fetch: Running stage.
 144500: system.cpu.fetch: There are no more threads available to fetch from.
 144500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 144500: system.cpu.decode: Processing [tid:0]
 144500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 144500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 144500: system.cpu.rename: Processing [tid:0]
 144500: system.cpu.rename: [tid:0]: Free IQ: 29, Free ROB: 28, Free LQ: 13, Free SQ: 13
 144500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 144500: system.cpu.rename: calcFreeROBEntires: free robEntries: 28, instsInProgress: 0, dispatched Insts: 0
 144500: system.cpu.rename: [tid:0]: 28 rob free
 144500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 29, instsInProgress: 0, dispatched Insts: 0
 144500: system.cpu.rename: [tid:0]: 29 iq free
 144500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 0, loads dispatchedToLQ: 0
 144500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 144500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 144500: system.cpu.iew: Issue: Processing [tid:0]
 144500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 144500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 144500: system.cpu.iq: Not able to schedule any instructions.
 144500: system.cpu.iew: Processing [tid:0]
 144500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 144500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 144500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 144500: system.cpu.iew: IQ has 29 free entries (Can schedule: 0).  LQ has 13 free entries. SQ has 13 free entries.
 144500: system.cpu.commit: Getting instructions from Rename stage.
 144500: system.cpu.commit: Trying to commit instructions in the ROB.
 144500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:3] PC (0x8158=>0x815c).(0=>1) is head of ROB and not ready
 144500: system.cpu.commit: [tid:0]: ROB has 12 insts & 28 free entries.
 144500: system.cpu: Scheduling next tick!
 145000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 145000: system.cpu.fetch: Running stage.
 145000: system.cpu.fetch: There are no more threads available to fetch from.
 145000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 145000: system.cpu.decode: Processing [tid:0]
 145000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 145000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 145000: system.cpu.rename: Processing [tid:0]
 145000: system.cpu.rename: [tid:0]: Free IQ: 29, Free ROB: 28, Free LQ: 13, Free SQ: 13
 145000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 145000: system.cpu.rename: calcFreeROBEntires: free robEntries: 28, instsInProgress: 0, dispatched Insts: 0
 145000: system.cpu.rename: [tid:0]: 28 rob free
 145000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 29, instsInProgress: 0, dispatched Insts: 0
 145000: system.cpu.rename: [tid:0]: 29 iq free
 145000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 0, loads dispatchedToLQ: 0
 145000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 145000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 145000: system.cpu.iew: Issue: Processing [tid:0]
 145000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 145000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 145000: system.cpu.iq: Not able to schedule any instructions.
 145000: system.cpu.iew: Processing [tid:0]
 145000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 145000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 145000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 145000: system.cpu.iew: IQ has 29 free entries (Can schedule: 0).  LQ has 13 free entries. SQ has 13 free entries.
 145000: system.cpu.commit: Getting instructions from Rename stage.
 145000: system.cpu.commit: Trying to commit instructions in the ROB.
 145000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:3] PC (0x8158=>0x815c).(0=>1) is head of ROB and not ready
 145000: system.cpu.commit: [tid:0]: ROB has 12 insts & 28 free entries.
 145000: system.cpu: Activity: 2
 145000: system.cpu: Scheduling next tick!
 145500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 145500: system.cpu.fetch: Running stage.
 145500: system.cpu.fetch: There are no more threads available to fetch from.
 145500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 145500: system.cpu.decode: Processing [tid:0]
 145500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 145500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 145500: system.cpu.rename: Processing [tid:0]
 145500: system.cpu.rename: [tid:0]: Free IQ: 29, Free ROB: 28, Free LQ: 13, Free SQ: 13
 145500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 145500: system.cpu.rename: calcFreeROBEntires: free robEntries: 28, instsInProgress: 0, dispatched Insts: 0
 145500: system.cpu.rename: [tid:0]: 28 rob free
 145500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 29, instsInProgress: 0, dispatched Insts: 0
 145500: system.cpu.rename: [tid:0]: 29 iq free
 145500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 0, loads dispatchedToLQ: 0
 145500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 145500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 145500: system.cpu.iew: Issue: Processing [tid:0]
 145500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 145500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 145500: system.cpu.iq: Not able to schedule any instructions.
 145500: system.cpu.iew: Processing [tid:0]
 145500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 145500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 145500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 145500: system.cpu.iew: IQ has 29 free entries (Can schedule: 0).  LQ has 13 free entries. SQ has 13 free entries.
 145500: system.cpu.commit: Getting instructions from Rename stage.
 145500: system.cpu.commit: Trying to commit instructions in the ROB.
 145500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:3] PC (0x8158=>0x815c).(0=>1) is head of ROB and not ready
 145500: system.cpu.commit: [tid:0]: ROB has 12 insts & 28 free entries.
 145500: system.cpu: Scheduling next tick!
 146000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 146000: system.cpu.fetch: Running stage.
 146000: system.cpu.fetch: There are no more threads available to fetch from.
 146000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 146000: system.cpu.decode: Processing [tid:0]
 146000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 146000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 146000: system.cpu.rename: Processing [tid:0]
 146000: system.cpu.rename: [tid:0]: Free IQ: 29, Free ROB: 28, Free LQ: 13, Free SQ: 13
 146000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 146000: system.cpu.rename: calcFreeROBEntires: free robEntries: 28, instsInProgress: 0, dispatched Insts: 0
 146000: system.cpu.rename: [tid:0]: 28 rob free
 146000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 29, instsInProgress: 0, dispatched Insts: 0
 146000: system.cpu.rename: [tid:0]: 29 iq free
 146000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 0, loads dispatchedToLQ: 0
 146000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 146000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 146000: system.cpu.iew: Issue: Processing [tid:0]
 146000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 146000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 146000: system.cpu.iq: Not able to schedule any instructions.
 146000: system.cpu.iew: Processing [tid:0]
 146000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 146000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 146000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 146000: system.cpu.iew: IQ has 29 free entries (Can schedule: 0).  LQ has 13 free entries. SQ has 13 free entries.
 146000: system.cpu.commit: Getting instructions from Rename stage.
 146000: system.cpu.commit: Trying to commit instructions in the ROB.
 146000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:3] PC (0x8158=>0x815c).(0=>1) is head of ROB and not ready
 146000: system.cpu.commit: [tid:0]: ROB has 12 insts & 28 free entries.
 146000: system.cpu: Activity: 1
 146000: system.cpu: Scheduling next tick!
 146500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 146500: system.cpu.fetch: Running stage.
 146500: system.cpu.fetch: There are no more threads available to fetch from.
 146500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 146500: system.cpu.decode: Processing [tid:0]
 146500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 146500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 146500: system.cpu.rename: Processing [tid:0]
 146500: system.cpu.rename: [tid:0]: Free IQ: 29, Free ROB: 28, Free LQ: 13, Free SQ: 13
 146500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 146500: system.cpu.rename: calcFreeROBEntires: free robEntries: 28, instsInProgress: 0, dispatched Insts: 0
 146500: system.cpu.rename: [tid:0]: 28 rob free
 146500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 29, instsInProgress: 0, dispatched Insts: 0
 146500: system.cpu.rename: [tid:0]: 29 iq free
 146500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 0, loads dispatchedToLQ: 0
 146500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 146500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 146500: system.cpu.iew: Issue: Processing [tid:0]
 146500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 146500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 146500: system.cpu.iq: Not able to schedule any instructions.
 146500: system.cpu.iew: Processing [tid:0]
 146500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 146500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 146500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 146500: system.cpu.iew: IQ has 29 free entries (Can schedule: 0).  LQ has 13 free entries. SQ has 13 free entries.
 146500: system.cpu.commit: Getting instructions from Rename stage.
 146500: system.cpu.commit: Trying to commit instructions in the ROB.
 146500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:3] PC (0x8158=>0x815c).(0=>1) is head of ROB and not ready
 146500: system.cpu.commit: [tid:0]: ROB has 12 insts & 28 free entries.
 146500: system.cpu: Scheduling next tick!
 147000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 147000: system.cpu.fetch: Running stage.
 147000: system.cpu.fetch: There are no more threads available to fetch from.
 147000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 147000: system.cpu.decode: Processing [tid:0]
 147000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 147000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 147000: system.cpu.rename: Processing [tid:0]
 147000: system.cpu.rename: [tid:0]: Free IQ: 29, Free ROB: 28, Free LQ: 13, Free SQ: 13
 147000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 147000: system.cpu.rename: calcFreeROBEntires: free robEntries: 28, instsInProgress: 0, dispatched Insts: 0
 147000: system.cpu.rename: [tid:0]: 28 rob free
 147000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 29, instsInProgress: 0, dispatched Insts: 0
 147000: system.cpu.rename: [tid:0]: 29 iq free
 147000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 0, loads dispatchedToLQ: 0
 147000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 147000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 147000: system.cpu.iew: Issue: Processing [tid:0]
 147000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 147000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 147000: system.cpu.iq: Not able to schedule any instructions.
 147000: system.cpu.iew: Processing [tid:0]
 147000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 147000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 147000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 147000: system.cpu.iew: IQ has 29 free entries (Can schedule: 0).  LQ has 13 free entries. SQ has 13 free entries.
 147000: system.cpu.commit: Getting instructions from Rename stage.
 147000: system.cpu.commit: Trying to commit instructions in the ROB.
 147000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:3] PC (0x8158=>0x815c).(0=>1) is head of ROB and not ready
 147000: system.cpu.commit: [tid:0]: ROB has 12 insts & 28 free entries.
 147000: system.cpu: Activity: 0
 147000: system.cpu: No activity left!
 147000: system.cpu: Idle!
 148000: system.cpu.iew.lsq.thread0: Writeback event [sn:3].
 148000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:3].
 148000: system.cpu: Waking up CPU
 148000: global: RegFile: Access to cc register 325, has data 0
 148000: global: RegFile: Access to cc register 325, has data 0
 148000: global: RegFile: Access to cc register 325, has data 0
 148000: global: RegFile: Setting int register 45 to 0x1
 148000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 148000: system.cpu.iew: Activity this cycle.
 148000: system.cpu: Activity: 1
 148000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 148000: system.cpu.fetch: Running stage.
 148000: system.cpu.fetch: There are no more threads available to fetch from.
 148000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 148000: system.cpu.decode: Processing [tid:0]
 148000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 148000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 148000: system.cpu.rename: Processing [tid:0]
 148000: system.cpu.rename: [tid:0]: Free IQ: 29, Free ROB: 28, Free LQ: 13, Free SQ: 13
 148000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 148000: system.cpu.rename: calcFreeROBEntires: free robEntries: 28, instsInProgress: 0, dispatched Insts: 0
 148000: system.cpu.rename: [tid:0]: 28 rob free
 148000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 29, instsInProgress: 0, dispatched Insts: 0
 148000: system.cpu.rename: [tid:0]: 29 iq free
 148000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 0, loads dispatchedToLQ: 0
 148000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 148000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 148000: system.cpu.iew: Issue: Processing [tid:0]
 148000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 148000: system.cpu.iew: Sending instructions to commit, [sn:3] PC (0x8158=>0x815c).(0=>1).
 148000: system.cpu.iew: Setting Destination Register 45
 148000: system.cpu.scoreboard: Setting reg 45 as ready
 148000: system.cpu.iq: Waking dependents of completed instruction.
 148000: system.cpu.iq: Completing mem instruction PC: (0x8158=>0x815c).(0=>1) [sn:3]
 148000: system.cpu.memDep0: Completed mem instruction PC (0x8158=>0x815c).(0=>1) [sn:3].
 148000: memdepentry: Memory dependency entry deleted.  memdep_count=2 (0x8158=>0x815c).(0=>1)
 148000: system.cpu.iq: Waking any dependents on register 45.
 148000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 148000: system.cpu.iq: Not able to schedule any instructions.
 148000: system.cpu.iew: Processing [tid:0]
 148000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 148000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 148000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 148000: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 13 free entries. SQ has 13 free entries.
 148000: system.cpu.commit: Getting instructions from Rename stage.
 148000: system.cpu.commit: Trying to commit instructions in the ROB.
 148000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:3] PC (0x8158=>0x815c).(0=>1) is head of ROB and not ready
 148000: system.cpu.commit: [tid:0]: ROB has 12 insts & 28 free entries.
 148000: system.cpu: Scheduling next tick!
 148500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 148500: system.cpu.fetch: Running stage.
 148500: system.cpu.fetch: There are no more threads available to fetch from.
 148500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 148500: system.cpu.decode: Processing [tid:0]
 148500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 148500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 148500: system.cpu.rename: Processing [tid:0]
 148500: system.cpu.rename: [tid:0]: Free IQ: 29, Free ROB: 28, Free LQ: 13, Free SQ: 13
 148500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 148500: system.cpu.rename: calcFreeROBEntires: free robEntries: 28, instsInProgress: 0, dispatched Insts: 0
 148500: system.cpu.rename: [tid:0]: 28 rob free
 148500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 29, instsInProgress: 0, dispatched Insts: 0
 148500: system.cpu.rename: [tid:0]: 29 iq free
 148500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 0, loads dispatchedToLQ: 0
 148500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 148500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 148500: system.cpu.iew: Issue: Processing [tid:0]
 148500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 148500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 148500: system.cpu.iq: Not able to schedule any instructions.
 148500: system.cpu.iew: Processing [tid:0]
 148500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 148500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 148500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 148500: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 13 free entries. SQ has 13 free entries.
 148500: system.cpu.commit: Getting instructions from Rename stage.
 148500: system.cpu.commit: Trying to commit instructions in the ROB.
 148500: system.cpu.commit: [tid:0]: Marking PC (0x8158=>0x815c).(0=>1), [sn:3] ready within ROB.
 148500: system.cpu.commit: [tid:0]: Instruction [sn:3] PC (0x8158=>0x815c).(0=>1) is head of ROB and ready to commit
 148500: system.cpu.commit: [tid:0]: ROB has 12 insts & 28 free entries.
 148500: system.cpu.commit: Activating stage.
 148500: system.cpu: Activity: 2
 148500: system.cpu: Scheduling next tick!
 149000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 149000: system.cpu.fetch: Running stage.
 149000: system.cpu.fetch: There are no more threads available to fetch from.
 149000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 149000: system.cpu.decode: Processing [tid:0]
 149000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 149000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 149000: system.cpu.rename: Processing [tid:0]
 149000: system.cpu.rename: [tid:0]: Free IQ: 29, Free ROB: 28, Free LQ: 13, Free SQ: 13
 149000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 149000: system.cpu.rename: calcFreeROBEntires: free robEntries: 28, instsInProgress: 0, dispatched Insts: 0
 149000: system.cpu.rename: [tid:0]: 28 rob free
 149000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 29, instsInProgress: 0, dispatched Insts: 0
 149000: system.cpu.rename: [tid:0]: 29 iq free
 149000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 0, loads dispatchedToLQ: 0
 149000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 149000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 149000: system.cpu.iew: Issue: Processing [tid:0]
 149000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 149000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 149000: system.cpu.iq: Not able to schedule any instructions.
 149000: system.cpu.iew: Processing [tid:0]
 149000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 149000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 149000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 149000: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 13 free entries. SQ has 13 free entries.
 149000: system.cpu.commit: Getting instructions from Rename stage.
 149000: system.cpu.commit: Trying to commit instructions in the ROB.
 149000: system.cpu.commit: Trying to commit head instruction, [sn:3] [tid:0]
 149000: system.cpu.commit: Committing instruction with [sn:3] PC (0x8158=>0x815c).(0=>1)
 149000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x8158=>0x815c).(0=>1), [sn:3]
 149000: system.cpu: Removing committed instruction [tid:0] PC (0x8158=>0x815c).(0=>1) [sn:3]
 149000: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:3]
 149000: system.cpu.commit: Trying to commit head instruction, [sn:4] [tid:0]
 149000: system.cpu.commit: Committing instruction with [sn:4] PC (0x8158=>0x815c).(1=>2)
 149000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x8158=>0x815c).(1=>2), [sn:4]
 149000: system.cpu: Removing committed instruction [tid:0] PC (0x8158=>0x815c).(1=>2) [sn:4]
 149000: system.cpu.commit: Instruction is committed successfully. num_committed: 2. [sn:4]
 149000: system.cpu.commit: Trying to commit head instruction, [sn:5] [tid:0]
 149000: system.cpu.commit: Committing instruction with [sn:5] PC (0x815c=>0x8160).(0=>1)
 149000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x815c=>0x8160).(0=>1), [sn:5]
 149000: system.cpu: Removing committed instruction [tid:0] PC (0x815c=>0x8160).(0=>1) [sn:5]
 149000: system.cpu.commit: Instruction is committed successfully. num_committed: 3. [sn:5]
 149000: system.cpu.commit: Trying to commit head instruction, [sn:6] [tid:0]
 149000: system.cpu.commit: Committing instruction with [sn:6] PC (0x8160=>0x8164).(0=>1)
 149000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x8160=>0x8164).(0=>1), [sn:6]
 149000: system.cpu: Removing committed instruction [tid:0] PC (0x8160=>0x8164).(0=>1) [sn:6]
 149000: system.cpu.commit: Instruction is committed successfully. num_committed: 4. [sn:6]
 149000: system.cpu.commit: Trying to commit head instruction, [sn:7] [tid:0]
 149000: system.cpu.commit: Committing instruction with [sn:7] PC (0x8160=>0x8164).(1=>2)
 149000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x8160=>0x8164).(1=>2), [sn:7]
 149000: system.cpu: Removing committed instruction [tid:0] PC (0x8160=>0x8164).(1=>2) [sn:7]
 149000: system.cpu.commit: Instruction is committed successfully. num_committed: 5. [sn:7]
 149000: system.cpu.commit: Trying to commit head instruction, [sn:8] [tid:0]
 149000: system.cpu.commit: Committing instruction with [sn:8] PC (0x8164=>0x8168).(0=>1)
 149000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x8164=>0x8168).(0=>1), [sn:8]
 149000: system.cpu: Removing committed instruction [tid:0] PC (0x8164=>0x8168).(0=>1) [sn:8]
 149000: system.cpu.commit: Instruction is committed successfully. num_committed: 6. [sn:8]
 149000: system.cpu.commit: Trying to commit head instruction, [sn:9] [tid:0]
 149000: system.cpu.commit: Committing instruction with [sn:9] PC (0x8164=>0x8168).(1=>2)
 149000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x8164=>0x8168).(1=>2), [sn:9]
 149000: system.cpu: Removing committed instruction [tid:0] PC (0x8164=>0x8168).(1=>2) [sn:9]
 149000: system.cpu.commit: Instruction is committed successfully. num_committed: 7. [sn:9]
 149000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:10] PC (0x8168=>0x816c).(0=>1) is head of ROB and not ready
 149000: system.cpu.commit: [tid:0]: ROB has 5 insts & 35 free entries.
 149000: system.cpu.commit: Activity This Cycle.
 149000: system.cpu: Activity: 3
 149000: system.cpu.commit: Deactivating stage.
 149000: system.cpu: Activity: 2
 149000: system.cpu: Removing instruction, [tid:0] [sn:3] PC (0x8158=>0x815c).(0=>1)
 149000: system.cpu: Removing instruction, [tid:0] [sn:4] PC (0x8158=>0x815c).(1=>2)
 149000: system.cpu: Removing instruction, [tid:0] [sn:5] PC (0x815c=>0x8160).(0=>1)
 149000: system.cpu: Removing instruction, [tid:0] [sn:6] PC (0x8160=>0x8164).(0=>1)
 149000: system.cpu: Removing instruction, [tid:0] [sn:7] PC (0x8160=>0x8164).(1=>2)
 149000: system.cpu: Removing instruction, [tid:0] [sn:8] PC (0x8164=>0x8168).(0=>1)
 149000: system.cpu: Removing instruction, [tid:0] [sn:9] PC (0x8164=>0x8168).(1=>2)
 149000: system.cpu: Scheduling next tick!
 149500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 149500: system.cpu.fetch: Running stage.
 149500: system.cpu.fetch: There are no more threads available to fetch from.
 149500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 149500: system.cpu.decode: Processing [tid:0]
 149500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 149500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 149500: system.cpu.rename: Processing [tid:0]
 149500: system.cpu.rename: [tid:0]: Free IQ: 29, Free ROB: 35, Free LQ: 13, Free SQ: 13
 149500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 149500: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 0, dispatched Insts: 0
 149500: system.cpu.rename: [tid:0]: 35 rob free
 149500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 29, instsInProgress: 0, dispatched Insts: 0
 149500: system.cpu.rename: [tid:0]: 29 iq free
 149500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 0, loads dispatchedToLQ: 0
 149500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 149500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 149500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=9), until [sn:9].
 149500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 1, [sn:3].
 149500: system.cpu.freelist: Freeing register 1.
 149500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 13, [sn:4].
 149500: system.cpu.freelist: Freeing register 13.
 149500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 2, [sn:5].
 149500: system.cpu.freelist: Freeing register 2.
 149500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 46, [sn:7].
 149500: system.cpu.freelist: Freeing register 46.
 149500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 48, [sn:9].
 149500: system.cpu.freelist: Freeing register 48.
 149500: system.cpu.iew: Issue: Processing [tid:0]
 149500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 149500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 149500: system.cpu.iq: Not able to schedule any instructions.
 149500: system.cpu.iew: Processing [tid:0]
 149500: system.cpu.iew.lsq.thread0: Marking store as able to write back, PC (0x8160=>0x8164).(0=>1) [sn:6]
 149500: system.cpu.iew.lsq.thread0: Marking store as able to write back, PC (0x8164=>0x8168).(0=>1) [sn:8]
 149500: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x8158=>0x815c).(0=>1)
 149500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:9]
 149500: global: DynInst: [sn:4] Instruction destroyed. Instcount for system.cpu = 11
 149500: global: DynInst: [sn:5] Instruction destroyed. Instcount for system.cpu = 10
 149500: global: DynInst: [sn:7] Instruction destroyed. Instcount for system.cpu = 9
 149500: global: DynInst: [sn:9] Instruction destroyed. Instcount for system.cpu = 8
 149500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 149500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 149500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 149500: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 13 free entries.
 149500: system.cpu.iew: IEW switching to active
 149500: system.cpu.iew: Activating stage.
 149500: system.cpu: Activity: 3
 149500: system.cpu.commit: Getting instructions from Rename stage.
 149500: system.cpu.commit: Trying to commit instructions in the ROB.
 149500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:10] PC (0x8168=>0x816c).(0=>1) is head of ROB and not ready
 149500: system.cpu.commit: [tid:0]: ROB has 5 insts & 35 free entries.
 149500: system.cpu: Scheduling next tick!
 150000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 150000: system.cpu.fetch: Running stage.
 150000: system.cpu.fetch: There are no more threads available to fetch from.
 150000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 150000: system.cpu.decode: Processing [tid:0]
 150000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 150000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 150000: system.cpu.rename: Processing [tid:0]
 150000: system.cpu.rename: [tid:0]: Free IQ: 29, Free ROB: 35, Free LQ: 13, Free SQ: 13
 150000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 150000: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 0, dispatched Insts: 0
 150000: system.cpu.rename: [tid:0]: 35 rob free
 150000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 29, instsInProgress: 0, dispatched Insts: 0
 150000: system.cpu.rename: [tid:0]: 29 iq free
 150000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 0, loads dispatchedToLQ: 0
 150000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 150000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 150000: system.cpu.iew: Issue: Processing [tid:0]
 150000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 150000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 150000: system.cpu.iq: Not able to schedule any instructions.
 150000: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 150000: system.cpu.iew.lsq.thread0: D-Cache: Writing back store idx:0 PC:(0x8160=>0x8164).(0=>1) to Addr:0x77eb0, data:0xb4 [sn:6]
 150000: system.cpu.iew.lsq.thread0: D-Cache: Writing back store idx:1 PC:(0x8164=>0x8168).(0=>1) to Addr:0x77eac, data:0 [sn:8]
 150000: system.cpu.iew: Processing [tid:0]
 150000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 150000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 150000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 150000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 150000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 150000: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 13 free entries.
 150000: system.cpu.iew: IEW switching to idle
 150000: system.cpu.iew: Deactivating stage.
 150000: system.cpu: Activity: 2
 150000: system.cpu.iew: Activity this cycle.
 150000: system.cpu: Activity: 3
 150000: system.cpu.commit: Getting instructions from Rename stage.
 150000: system.cpu.commit: Trying to commit instructions in the ROB.
 150000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:10] PC (0x8168=>0x816c).(0=>1) is head of ROB and not ready
 150000: system.cpu.commit: [tid:0]: ROB has 5 insts & 35 free entries.
 150000: system.cpu: Scheduling next tick!
 150500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 150500: system.cpu.fetch: Running stage.
 150500: system.cpu.fetch: There are no more threads available to fetch from.
 150500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 150500: system.cpu.decode: Processing [tid:0]
 150500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 150500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 150500: system.cpu.rename: Processing [tid:0]
 150500: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 35, Free LQ: 14, Free SQ: 13
 150500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 150500: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 0, dispatched Insts: 0
 150500: system.cpu.rename: [tid:0]: 35 rob free
 150500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
 150500: system.cpu.rename: [tid:0]: 30 iq free
 150500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 150500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 150500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 150500: system.cpu.iew: Issue: Processing [tid:0]
 150500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 150500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 150500: system.cpu.iq: Not able to schedule any instructions.
 150500: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 150500: system.cpu.iew: Processing [tid:0]
 150500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 150500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 150500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 150500: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 13 free entries.
 150500: system.cpu.commit: Getting instructions from Rename stage.
 150500: system.cpu.commit: Trying to commit instructions in the ROB.
 150500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:10] PC (0x8168=>0x816c).(0=>1) is head of ROB and not ready
 150500: system.cpu.commit: [tid:0]: ROB has 5 insts & 35 free entries.
 150500: global: DynInst: [sn:3] Instruction destroyed. Instcount for system.cpu = 7
 150500: system.cpu: Scheduling next tick!
 151000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 151000: system.cpu.fetch: Running stage.
 151000: system.cpu.fetch: There are no more threads available to fetch from.
 151000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 151000: system.cpu.decode: Processing [tid:0]
 151000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 151000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 151000: system.cpu.rename: Processing [tid:0]
 151000: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 35, Free LQ: 14, Free SQ: 13
 151000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 151000: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 0, dispatched Insts: 0
 151000: system.cpu.rename: [tid:0]: 35 rob free
 151000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
 151000: system.cpu.rename: [tid:0]: 30 iq free
 151000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 151000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 151000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 151000: system.cpu.iew: Issue: Processing [tid:0]
 151000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 151000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 151000: system.cpu.iq: Not able to schedule any instructions.
 151000: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 151000: system.cpu.iew: Processing [tid:0]
 151000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 151000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 151000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 151000: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 13 free entries.
 151000: system.cpu.commit: Getting instructions from Rename stage.
 151000: system.cpu.commit: Trying to commit instructions in the ROB.
 151000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:10] PC (0x8168=>0x816c).(0=>1) is head of ROB and not ready
 151000: system.cpu.commit: [tid:0]: ROB has 5 insts & 35 free entries.
 151000: system.cpu: Scheduling next tick!
 151500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 151500: system.cpu.fetch: Running stage.
 151500: system.cpu.fetch: There are no more threads available to fetch from.
 151500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 151500: system.cpu.decode: Processing [tid:0]
 151500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 151500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 151500: system.cpu.rename: Processing [tid:0]
 151500: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 35, Free LQ: 14, Free SQ: 13
 151500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 151500: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 0, dispatched Insts: 0
 151500: system.cpu.rename: [tid:0]: 35 rob free
 151500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
 151500: system.cpu.rename: [tid:0]: 30 iq free
 151500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 151500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 151500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 151500: system.cpu.iew: Issue: Processing [tid:0]
 151500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 151500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 151500: system.cpu.iq: Not able to schedule any instructions.
 151500: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 151500: system.cpu.iew: Processing [tid:0]
 151500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 151500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 151500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 151500: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 13 free entries.
 151500: system.cpu.commit: Getting instructions from Rename stage.
 151500: system.cpu.commit: Trying to commit instructions in the ROB.
 151500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:10] PC (0x8168=>0x816c).(0=>1) is head of ROB and not ready
 151500: system.cpu.commit: [tid:0]: ROB has 5 insts & 35 free entries.
 151500: system.cpu: Scheduling next tick!
 152000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 152000: system.cpu.fetch: Running stage.
 152000: system.cpu.fetch: There are no more threads available to fetch from.
 152000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 152000: system.cpu.decode: Processing [tid:0]
 152000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 152000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 152000: system.cpu.rename: Processing [tid:0]
 152000: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 35, Free LQ: 14, Free SQ: 13
 152000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 152000: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 0, dispatched Insts: 0
 152000: system.cpu.rename: [tid:0]: 35 rob free
 152000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
 152000: system.cpu.rename: [tid:0]: 30 iq free
 152000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 152000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 152000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 152000: system.cpu.iew: Issue: Processing [tid:0]
 152000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 152000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 152000: system.cpu.iq: Not able to schedule any instructions.
 152000: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 152000: system.cpu.iew: Processing [tid:0]
 152000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 152000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 152000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 152000: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 13 free entries.
 152000: system.cpu.commit: Getting instructions from Rename stage.
 152000: system.cpu.commit: Trying to commit instructions in the ROB.
 152000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:10] PC (0x8168=>0x816c).(0=>1) is head of ROB and not ready
 152000: system.cpu.commit: [tid:0]: ROB has 5 insts & 35 free entries.
 152000: system.cpu: Scheduling next tick!
 152500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 152500: system.cpu.fetch: Running stage.
 152500: system.cpu.fetch: There are no more threads available to fetch from.
 152500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 152500: system.cpu.decode: Processing [tid:0]
 152500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 152500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 152500: system.cpu.rename: Processing [tid:0]
 152500: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 35, Free LQ: 14, Free SQ: 13
 152500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 152500: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 0, dispatched Insts: 0
 152500: system.cpu.rename: [tid:0]: 35 rob free
 152500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
 152500: system.cpu.rename: [tid:0]: 30 iq free
 152500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 152500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 152500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 152500: system.cpu.iew: Issue: Processing [tid:0]
 152500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 152500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 152500: system.cpu.iq: Not able to schedule any instructions.
 152500: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 152500: system.cpu.iew: Processing [tid:0]
 152500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 152500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 152500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 152500: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 13 free entries.
 152500: system.cpu.commit: Getting instructions from Rename stage.
 152500: system.cpu.commit: Trying to commit instructions in the ROB.
 152500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:10] PC (0x8168=>0x816c).(0=>1) is head of ROB and not ready
 152500: system.cpu.commit: [tid:0]: ROB has 5 insts & 35 free entries.
 152500: system.cpu: Scheduling next tick!
 153000: system.cpu.iew.lsq.thread0: Writeback event [sn:6].
 153000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:6].
 153000: system.cpu: CPU already running.
 153000: system.cpu: Activity: 4
 153000: system.cpu.iew.lsq.thread0: Completing store [sn:6], idx:0, store head idx:1
 153000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 153000: system.cpu.fetch: Running stage.
 153000: system.cpu.fetch: There are no more threads available to fetch from.
 153000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 153000: system.cpu.decode: Processing [tid:0]
 153000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 153000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 153000: system.cpu.rename: Processing [tid:0]
 153000: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 35, Free LQ: 14, Free SQ: 13
 153000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 153000: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 0, dispatched Insts: 0
 153000: system.cpu.rename: [tid:0]: 35 rob free
 153000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
 153000: system.cpu.rename: [tid:0]: 30 iq free
 153000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 153000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 153000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 153000: system.cpu.iew: Issue: Processing [tid:0]
 153000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 153000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 153000: system.cpu.iq: Not able to schedule any instructions.
 153000: system.cpu.iew.lsq: [tid:0] Writing back stores. 1 stores available for Writeback.
 153000: system.cpu.iew: Processing [tid:0]
 153000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 153000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 153000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 153000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 153000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 153000: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 14 free entries.
 153000: system.cpu.iew: Activity this cycle.
 153000: system.cpu.commit: Getting instructions from Rename stage.
 153000: system.cpu.commit: Trying to commit instructions in the ROB.
 153000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:10] PC (0x8168=>0x816c).(0=>1) is head of ROB and not ready
 153000: system.cpu.commit: [tid:0]: ROB has 5 insts & 35 free entries.
 153000: system.cpu: Activity: 3
 153000: system.cpu: Scheduling next tick!
 153001: system.cpu.iew.lsq.thread0: Writeback event [sn:8].
 153001: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:8].
 153001: system.cpu: CPU already running.
 153001: system.cpu: Activity: 4
 153001: system.cpu.iew.lsq.thread0: Completing store [sn:8], idx:1, store head idx:2
 153500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 153500: system.cpu.fetch: Running stage.
 153500: system.cpu.fetch: There are no more threads available to fetch from.
 153500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 153500: system.cpu.decode: Processing [tid:0]
 153500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 153500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 153500: system.cpu.rename: Processing [tid:0]
 153500: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 35, Free LQ: 14, Free SQ: 14
 153500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 153500: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 0, dispatched Insts: 0
 153500: system.cpu.rename: [tid:0]: 35 rob free
 153500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
 153500: system.cpu.rename: [tid:0]: 30 iq free
 153500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 153500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 153500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 153500: system.cpu.iew: Issue: Processing [tid:0]
 153500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 153500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 153500: system.cpu.iq: Not able to schedule any instructions.
 153500: system.cpu.iew: Processing [tid:0]
 153500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 153500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 153500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 153500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 153500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 153500: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 15 free entries.
 153500: system.cpu.iew: Activity this cycle.
 153500: system.cpu.commit: Getting instructions from Rename stage.
 153500: system.cpu.commit: Trying to commit instructions in the ROB.
 153500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:10] PC (0x8168=>0x816c).(0=>1) is head of ROB and not ready
 153500: system.cpu.commit: [tid:0]: ROB has 5 insts & 35 free entries.
 153500: system.cpu: Scheduling next tick!
 154000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 154000: system.cpu.fetch: Running stage.
 154000: system.cpu.fetch: There are no more threads available to fetch from.
 154000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 154000: system.cpu.decode: Processing [tid:0]
 154000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 154000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 154000: system.cpu.rename: Processing [tid:0]
 154000: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 35, Free LQ: 14, Free SQ: 15
 154000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 154000: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 0, dispatched Insts: 0
 154000: system.cpu.rename: [tid:0]: 35 rob free
 154000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
 154000: system.cpu.rename: [tid:0]: 30 iq free
 154000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 154000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 154000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 154000: system.cpu.iew: Issue: Processing [tid:0]
 154000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 154000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 154000: system.cpu.iq: Not able to schedule any instructions.
 154000: system.cpu.iew: Processing [tid:0]
 154000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 154000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 154000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 154000: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 15 free entries.
 154000: system.cpu.commit: Getting instructions from Rename stage.
 154000: system.cpu.commit: Trying to commit instructions in the ROB.
 154000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:10] PC (0x8168=>0x816c).(0=>1) is head of ROB and not ready
 154000: system.cpu.commit: [tid:0]: ROB has 5 insts & 35 free entries.
 154000: system.cpu: Activity: 3
 154000: system.cpu: Scheduling next tick!
 154500: system.cpu.icache_port: Fetch unit received timing
 154500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 154500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 154500: system.cpu.fetch: Running stage.
 154500: system.cpu.fetch: There are no more threads available to fetch from.
 154500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 154500: system.cpu.decode: Processing [tid:0]
 154500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 154500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 154500: system.cpu.rename: Processing [tid:0]
 154500: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 35, Free LQ: 14, Free SQ: 15
 154500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 154500: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 0, dispatched Insts: 0
 154500: system.cpu.rename: [tid:0]: 35 rob free
 154500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
 154500: system.cpu.rename: [tid:0]: 30 iq free
 154500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 154500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 154500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 154500: system.cpu.iew: Issue: Processing [tid:0]
 154500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 154500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 154500: system.cpu.iq: Not able to schedule any instructions.
 154500: system.cpu.iew: Processing [tid:0]
 154500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 154500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 154500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 154500: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 15 free entries.
 154500: system.cpu.commit: Getting instructions from Rename stage.
 154500: system.cpu.commit: Trying to commit instructions in the ROB.
 154500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:10] PC (0x8168=>0x816c).(0=>1) is head of ROB and not ready
 154500: system.cpu.commit: [tid:0]: ROB has 5 insts & 35 free entries.
 154500: system.cpu: Scheduling next tick!
 155000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 155000: system.cpu.fetch: Running stage.
 155000: system.cpu.fetch: There are no more threads available to fetch from.
 155000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 155000: system.cpu.decode: Processing [tid:0]
 155000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 155000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 155000: system.cpu.rename: Processing [tid:0]
 155000: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 35, Free LQ: 14, Free SQ: 15
 155000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 155000: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 0, dispatched Insts: 0
 155000: system.cpu.rename: [tid:0]: 35 rob free
 155000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
 155000: system.cpu.rename: [tid:0]: 30 iq free
 155000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 155000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 155000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 155000: system.cpu.iew: Issue: Processing [tid:0]
 155000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 155000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 155000: system.cpu.iq: Not able to schedule any instructions.
 155000: system.cpu.iew: Processing [tid:0]
 155000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 155000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 155000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 155000: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 15 free entries.
 155000: system.cpu.commit: Getting instructions from Rename stage.
 155000: system.cpu.commit: Trying to commit instructions in the ROB.
 155000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:10] PC (0x8168=>0x816c).(0=>1) is head of ROB and not ready
 155000: system.cpu.commit: [tid:0]: ROB has 5 insts & 35 free entries.
 155000: system.cpu: Activity: 2
 155000: system.cpu: Scheduling next tick!
 155500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 155500: system.cpu.fetch: Running stage.
 155500: system.cpu.fetch: There are no more threads available to fetch from.
 155500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 155500: system.cpu.decode: Processing [tid:0]
 155500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 155500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 155500: system.cpu.rename: Processing [tid:0]
 155500: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 35, Free LQ: 14, Free SQ: 15
 155500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 155500: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 0, dispatched Insts: 0
 155500: system.cpu.rename: [tid:0]: 35 rob free
 155500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
 155500: system.cpu.rename: [tid:0]: 30 iq free
 155500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 155500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 155500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 155500: system.cpu.iew: Issue: Processing [tid:0]
 155500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 155500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 155500: system.cpu.iq: Not able to schedule any instructions.
 155500: system.cpu.iew: Processing [tid:0]
 155500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 155500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 155500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 155500: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 15 free entries.
 155500: system.cpu.commit: Getting instructions from Rename stage.
 155500: system.cpu.commit: Trying to commit instructions in the ROB.
 155500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:10] PC (0x8168=>0x816c).(0=>1) is head of ROB and not ready
 155500: system.cpu.commit: [tid:0]: ROB has 5 insts & 35 free entries.
 155500: system.cpu: Scheduling next tick!
 156000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 156000: system.cpu.fetch: Running stage.
 156000: system.cpu.fetch: There are no more threads available to fetch from.
 156000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 156000: system.cpu.decode: Processing [tid:0]
 156000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 156000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 156000: system.cpu.rename: Processing [tid:0]
 156000: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 35, Free LQ: 14, Free SQ: 15
 156000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 156000: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 0, dispatched Insts: 0
 156000: system.cpu.rename: [tid:0]: 35 rob free
 156000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
 156000: system.cpu.rename: [tid:0]: 30 iq free
 156000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 156000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 156000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 156000: system.cpu.iew: Issue: Processing [tid:0]
 156000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 156000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 156000: system.cpu.iq: Not able to schedule any instructions.
 156000: system.cpu.iew: Processing [tid:0]
 156000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 156000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 156000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 156000: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 15 free entries.
 156000: system.cpu.commit: Getting instructions from Rename stage.
 156000: system.cpu.commit: Trying to commit instructions in the ROB.
 156000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:10] PC (0x8168=>0x816c).(0=>1) is head of ROB and not ready
 156000: system.cpu.commit: [tid:0]: ROB has 5 insts & 35 free entries.
 156000: system.cpu: Scheduling next tick!
 156500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 156500: system.cpu.fetch: Running stage.
 156500: system.cpu.fetch: There are no more threads available to fetch from.
 156500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 156500: system.cpu.decode: Processing [tid:0]
 156500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 156500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 156500: system.cpu.rename: Processing [tid:0]
 156500: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 35, Free LQ: 14, Free SQ: 15
 156500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 156500: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 0, dispatched Insts: 0
 156500: system.cpu.rename: [tid:0]: 35 rob free
 156500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
 156500: system.cpu.rename: [tid:0]: 30 iq free
 156500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 156500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 156500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 156500: system.cpu.iew: Issue: Processing [tid:0]
 156500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 156500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 156500: system.cpu.iq: Not able to schedule any instructions.
 156500: system.cpu.iew: Processing [tid:0]
 156500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 156500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 156500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 156500: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 15 free entries.
 156500: system.cpu.commit: Getting instructions from Rename stage.
 156500: system.cpu.commit: Trying to commit instructions in the ROB.
 156500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:10] PC (0x8168=>0x816c).(0=>1) is head of ROB and not ready
 156500: system.cpu.commit: [tid:0]: ROB has 5 insts & 35 free entries.
 156500: system.cpu: Scheduling next tick!
 157000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 157000: system.cpu.fetch: Running stage.
 157000: system.cpu.fetch: There are no more threads available to fetch from.
 157000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 157000: system.cpu.decode: Processing [tid:0]
 157000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 157000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 157000: system.cpu.rename: Processing [tid:0]
 157000: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 35, Free LQ: 14, Free SQ: 15
 157000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 157000: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 0, dispatched Insts: 0
 157000: system.cpu.rename: [tid:0]: 35 rob free
 157000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
 157000: system.cpu.rename: [tid:0]: 30 iq free
 157000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 157000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 157000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 157000: system.cpu.iew: Issue: Processing [tid:0]
 157000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 157000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 157000: system.cpu.iq: Not able to schedule any instructions.
 157000: system.cpu.iew: Processing [tid:0]
 157000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 157000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 157000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 157000: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 15 free entries.
 157000: system.cpu.commit: Getting instructions from Rename stage.
 157000: system.cpu.commit: Trying to commit instructions in the ROB.
 157000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:10] PC (0x8168=>0x816c).(0=>1) is head of ROB and not ready
 157000: system.cpu.commit: [tid:0]: ROB has 5 insts & 35 free entries.
 157000: system.cpu: Scheduling next tick!
 157500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 157500: system.cpu.fetch: Running stage.
 157500: system.cpu.fetch: There are no more threads available to fetch from.
 157500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 157500: system.cpu.decode: Processing [tid:0]
 157500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 157500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 157500: system.cpu.rename: Processing [tid:0]
 157500: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 35, Free LQ: 14, Free SQ: 15
 157500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 157500: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 0, dispatched Insts: 0
 157500: system.cpu.rename: [tid:0]: 35 rob free
 157500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
 157500: system.cpu.rename: [tid:0]: 30 iq free
 157500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 157500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 157500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 157500: system.cpu.iew: Issue: Processing [tid:0]
 157500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 157500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 157500: system.cpu.iq: Not able to schedule any instructions.
 157500: system.cpu.iew: Processing [tid:0]
 157500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 157500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 157500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 157500: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 15 free entries.
 157500: system.cpu.commit: Getting instructions from Rename stage.
 157500: system.cpu.commit: Trying to commit instructions in the ROB.
 157500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:10] PC (0x8168=>0x816c).(0=>1) is head of ROB and not ready
 157500: system.cpu.commit: [tid:0]: ROB has 5 insts & 35 free entries.
 157500: system.cpu: Scheduling next tick!
 158000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 158000: system.cpu.fetch: Running stage.
 158000: system.cpu.fetch: There are no more threads available to fetch from.
 158000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 158000: system.cpu.decode: Processing [tid:0]
 158000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 158000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 158000: system.cpu.rename: Processing [tid:0]
 158000: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 35, Free LQ: 14, Free SQ: 15
 158000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 158000: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 0, dispatched Insts: 0
 158000: system.cpu.rename: [tid:0]: 35 rob free
 158000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
 158000: system.cpu.rename: [tid:0]: 30 iq free
 158000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 158000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 158000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 158000: system.cpu.iew: Issue: Processing [tid:0]
 158000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 158000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 158000: system.cpu.iq: Not able to schedule any instructions.
 158000: system.cpu.iew: Processing [tid:0]
 158000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 158000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 158000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 158000: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 15 free entries.
 158000: system.cpu.commit: Getting instructions from Rename stage.
 158000: system.cpu.commit: Trying to commit instructions in the ROB.
 158000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:10] PC (0x8168=>0x816c).(0=>1) is head of ROB and not ready
 158000: system.cpu.commit: [tid:0]: ROB has 5 insts & 35 free entries.
 158000: system.cpu: Activity: 1
 158000: system.cpu: Scheduling next tick!
 158500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 158500: system.cpu.fetch: Running stage.
 158500: system.cpu.fetch: There are no more threads available to fetch from.
 158500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 158500: system.cpu.decode: Processing [tid:0]
 158500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 158500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 158500: system.cpu.rename: Processing [tid:0]
 158500: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 35, Free LQ: 14, Free SQ: 15
 158500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 158500: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 0, dispatched Insts: 0
 158500: system.cpu.rename: [tid:0]: 35 rob free
 158500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
 158500: system.cpu.rename: [tid:0]: 30 iq free
 158500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 158500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 158500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 158500: system.cpu.iew: Issue: Processing [tid:0]
 158500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 158500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 158500: system.cpu.iq: Not able to schedule any instructions.
 158500: system.cpu.iew: Processing [tid:0]
 158500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 158500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 158500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 158500: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 15 free entries.
 158500: system.cpu.commit: Getting instructions from Rename stage.
 158500: system.cpu.commit: Trying to commit instructions in the ROB.
 158500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:10] PC (0x8168=>0x816c).(0=>1) is head of ROB and not ready
 158500: system.cpu.commit: [tid:0]: ROB has 5 insts & 35 free entries.
 158500: system.cpu: Activity: 0
 158500: system.cpu: No activity left!
 158500: system.cpu: Idle!
 159500: system.cpu.icache_port: Fetch unit received timing
 159500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 159500: system.cpu: Waking up CPU
 159500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 159500: system.cpu.fetch: Activating stage.
 159500: system.cpu: Activity: 1
 159500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 159500: system.cpu.fetch: Running stage.
 159500: system.cpu.fetch: Attempting to fetch from [tid:0]
 159500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 159500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 159500: global: DynInst: [sn:17] Instruction created. Instcount for system.cpu = 8
 159500: system.cpu.fetch: [tid:0]: Instruction PC 0x826c (0) created [sn:17].
 159500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r12, [pc, #664]
 159500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 159500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x8270=>0x8274).(0=>1).
 159500: system.cpu.fetch: [tid:0] Fetching cache line 0x8270 for addr 0x8270
 159500: system.cpu: CPU already running.
 159500: system.cpu.fetch: Fetch: Doing instruction read.
 159500: system.cpu.fetch: [tid:0]: Doing Icache access.
 159500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 159500: system.cpu.fetch: Deactivating stage.
 159500: system.cpu: Activity: 0
 159500: system.cpu.fetch: [tid:0][sn:17]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 159500: system.cpu.fetch: Activity this cycle.
 159500: system.cpu: Activity: 1
 159500: system.cpu.decode: Processing [tid:0]
 159500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 159500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 159500: system.cpu.rename: Processing [tid:0]
 159500: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 35, Free LQ: 14, Free SQ: 15
 159500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 159500: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 0, dispatched Insts: 0
 159500: system.cpu.rename: [tid:0]: 35 rob free
 159500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
 159500: system.cpu.rename: [tid:0]: 30 iq free
 159500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 159500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 159500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 159500: system.cpu.iew: Issue: Processing [tid:0]
 159500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 159500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 159500: system.cpu.iq: Not able to schedule any instructions.
 159500: system.cpu.iew: Processing [tid:0]
 159500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 159500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 159500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 159500: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 15 free entries.
 159500: system.cpu.commit: Getting instructions from Rename stage.
 159500: system.cpu.commit: Trying to commit instructions in the ROB.
 159500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:10] PC (0x8168=>0x816c).(0=>1) is head of ROB and not ready
 159500: system.cpu.commit: [tid:0]: ROB has 5 insts & 35 free entries.
 159500: system.cpu: Scheduling next tick!
 160000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 160000: system.cpu.fetch: Running stage.
 160000: system.cpu.fetch: There are no more threads available to fetch from.
 160000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 160000: system.cpu.decode: Processing [tid:0]
 160000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 160000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 160000: system.cpu.rename: Processing [tid:0]
 160000: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 35, Free LQ: 14, Free SQ: 15
 160000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 160000: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 0, dispatched Insts: 0
 160000: system.cpu.rename: [tid:0]: 35 rob free
 160000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
 160000: system.cpu.rename: [tid:0]: 30 iq free
 160000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 160000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 160000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 160000: system.cpu.iew: Issue: Processing [tid:0]
 160000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 160000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 160000: system.cpu.iq: Not able to schedule any instructions.
 160000: system.cpu.iew: Processing [tid:0]
 160000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 160000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 160000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 160000: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 15 free entries.
 160000: system.cpu.commit: Getting instructions from Rename stage.
 160000: system.cpu.commit: Trying to commit instructions in the ROB.
 160000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:10] PC (0x8168=>0x816c).(0=>1) is head of ROB and not ready
 160000: system.cpu.commit: [tid:0]: ROB has 5 insts & 35 free entries.
 160000: system.cpu: Scheduling next tick!
 160500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 160500: system.cpu.fetch: Running stage.
 160500: system.cpu.fetch: There are no more threads available to fetch from.
 160500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 160500: system.cpu.decode: Processing [tid:0]
 160500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 160500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 160500: system.cpu.rename: Processing [tid:0]
 160500: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 35, Free LQ: 14, Free SQ: 15
 160500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 160500: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 0, dispatched Insts: 0
 160500: system.cpu.rename: [tid:0]: 35 rob free
 160500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
 160500: system.cpu.rename: [tid:0]: 30 iq free
 160500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 160500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 160500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 160500: system.cpu.iew: Issue: Processing [tid:0]
 160500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 160500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 160500: system.cpu.iq: Not able to schedule any instructions.
 160500: system.cpu.iew: Processing [tid:0]
 160500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 160500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 160500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 160500: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 15 free entries.
 160500: system.cpu.commit: Getting instructions from Rename stage.
 160500: system.cpu.commit: Trying to commit instructions in the ROB.
 160500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:10] PC (0x8168=>0x816c).(0=>1) is head of ROB and not ready
 160500: system.cpu.commit: [tid:0]: ROB has 5 insts & 35 free entries.
 160500: system.cpu: Scheduling next tick!
 161000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 161000: system.cpu.fetch: Running stage.
 161000: system.cpu.fetch: There are no more threads available to fetch from.
 161000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 161000: system.cpu.decode: Processing [tid:0]
 161000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 161000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 161000: system.cpu.decode: [tid:0]: Processing instruction [sn:17] with PC (0x826c=>0x8270).(0=>1)
 161000: system.cpu.decode: Activity this cycle.
 161000: system.cpu: Activity: 2
 161000: system.cpu.rename: Processing [tid:0]
 161000: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 35, Free LQ: 14, Free SQ: 15
 161000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 161000: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 0, dispatched Insts: 0
 161000: system.cpu.rename: [tid:0]: 35 rob free
 161000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
 161000: system.cpu.rename: [tid:0]: 30 iq free
 161000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 161000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 161000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 161000: system.cpu.iew: Issue: Processing [tid:0]
 161000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 161000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 161000: system.cpu.iq: Not able to schedule any instructions.
 161000: system.cpu.iew: Processing [tid:0]
 161000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 161000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 161000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 161000: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 15 free entries.
 161000: system.cpu.commit: Getting instructions from Rename stage.
 161000: system.cpu.commit: Trying to commit instructions in the ROB.
 161000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:10] PC (0x8168=>0x816c).(0=>1) is head of ROB and not ready
 161000: system.cpu.commit: [tid:0]: ROB has 5 insts & 35 free entries.
 161000: system.cpu: Scheduling next tick!
 161500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 161500: system.cpu.fetch: Running stage.
 161500: system.cpu.fetch: There are no more threads available to fetch from.
 161500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 161500: system.cpu.decode: Processing [tid:0]
 161500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 161500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 161500: system.cpu.rename: Processing [tid:0]
 161500: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 35, Free LQ: 14, Free SQ: 15
 161500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 161500: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 0, dispatched Insts: 0
 161500: system.cpu.rename: [tid:0]: 35 rob free
 161500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
 161500: system.cpu.rename: [tid:0]: 30 iq free
 161500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 161500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 161500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 161500: system.cpu.iew: Issue: Processing [tid:0]
 161500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 161500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 161500: system.cpu.iq: Not able to schedule any instructions.
 161500: system.cpu.iew: Processing [tid:0]
 161500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 161500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 161500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 161500: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 15 free entries.
 161500: system.cpu.commit: Getting instructions from Rename stage.
 161500: system.cpu.commit: Trying to commit instructions in the ROB.
 161500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:10] PC (0x8168=>0x816c).(0=>1) is head of ROB and not ready
 161500: system.cpu.commit: [tid:0]: ROB has 5 insts & 35 free entries.
 161500: system.cpu: Scheduling next tick!
 162000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 162000: system.cpu.fetch: Running stage.
 162000: system.cpu.fetch: There are no more threads available to fetch from.
 162000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 162000: system.cpu.decode: Processing [tid:0]
 162000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 162000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 162000: system.cpu.rename: Processing [tid:0]
 162000: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 35, Free LQ: 14, Free SQ: 15
 162000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 162000: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 0, dispatched Insts: 0
 162000: system.cpu.rename: [tid:0]: 35 rob free
 162000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
 162000: system.cpu.rename: [tid:0]: 30 iq free
 162000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 162000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 162000: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 0, dispatched Insts: 0
 162000: system.cpu.rename: [tid:0]: 35 rob free
 162000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
 162000: system.cpu.rename: [tid:0]: 30 iq free
 162000: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
 162000: system.cpu.rename: [tid:0]: 0 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 162000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 162000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 162000: system.cpu.rename: [tid:0]: Processing instruction [sn:17] with PC (0x826c=>0x8270).(0=>1).
 162000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 15
 162000: system.cpu.rename: [tid:0]: Register 15 is ready.
 162000: global: [sn:17] has 1 ready out of 5 sources. RTI 0)
 162000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 162000: system.cpu.rename: [tid:0]: Register 960 is ready.
 162000: global: [sn:17] has 2 ready out of 5 sources. RTI 0)
 162000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 162000: system.cpu.rename: [tid:0]: Register 325 is ready.
 162000: global: [sn:17] has 3 ready out of 5 sources. RTI 0)
 162000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 162000: system.cpu.rename: [tid:0]: Register 325 is ready.
 162000: global: [sn:17] has 4 ready out of 5 sources. RTI 0)
 162000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 162000: system.cpu.rename: [tid:0]: Register 325 is ready.
 162000: global: [sn:17] has 5 ready out of 5 sources. RTI 0)
 162000: global: Renamed reg 12 to physical reg 54 old mapping was 43
 162000: system.cpu.rename: [tid:0]: Renaming arch reg 12 to physical reg 54.
 162000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=5), [sn:17].
 162000: system.cpu.rename: Activity this cycle.
 162000: system.cpu: Activity: 3
 162000: system.cpu.iew: Issue: Processing [tid:0]
 162000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 162000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 162000: system.cpu.iq: Not able to schedule any instructions.
 162000: system.cpu.iew: Processing [tid:0]
 162000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 162000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 162000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 162000: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 15 free entries.
 162000: system.cpu.commit: Getting instructions from Rename stage.
 162000: system.cpu.commit: Trying to commit instructions in the ROB.
 162000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:10] PC (0x8168=>0x816c).(0=>1) is head of ROB and not ready
 162000: system.cpu.commit: [tid:0]: ROB has 5 insts & 35 free entries.
 162000: system.cpu: Scheduling next tick!
 162500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 162500: system.cpu.fetch: Running stage.
 162500: system.cpu.fetch: There are no more threads available to fetch from.
 162500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 162500: system.cpu.decode: Processing [tid:0]
 162500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 162500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 162500: system.cpu.rename: Processing [tid:0]
 162500: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 35, Free LQ: 14, Free SQ: 15
 162500: system.cpu.rename: [tid:0]: 1 instructions not yet in ROB
 162500: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 1, dispatched Insts: 0
 162500: system.cpu.rename: [tid:0]: 34 rob free
 162500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 1, dispatched Insts: 0
 162500: system.cpu.rename: [tid:0]: 29 iq free
 162500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 1, loads dispatchedToLQ: 0
 162500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 162500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 162500: system.cpu.iew: Issue: Processing [tid:0]
 162500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 162500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x826c=>0x8270).(0=>1) [sn:17] [tid:0] to IQ.
 162500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:17]
 162500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 162500: system.cpu.iew.lsq.thread0: Inserting load PC (0x826c=>0x8270).(0=>1), idx:4 [sn:17]
 162500: system.cpu.iq: Adding instruction [sn:17] PC (0x826c=>0x8270).(0=>1) to the IQ.
 162500: memdepentry: Memory dependency entry created.  memdep_count=3 (0x826c=>0x8270).(0=>1)
 162500: global: Inst 0x826c with index 155 had no SSID
 162500: system.cpu.memDep0: No dependency for inst PC (0x826c=>0x8270).(0=>1) [sn:17].
 162500: system.cpu.memDep0: Adding instruction [sn:17] to the ready list.
 162500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x826c=>0x8270).(0=>1) opclass:32 [sn:17].
 162500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 162500: system.cpu.iq: Thread 0: Issuing instruction PC (0x826c=>0x8270).(0=>1) [sn:17]
 162500: system.cpu.memDep0: Issuing instruction PC 0x826c [sn:17].
 162500: system.cpu: Activity: 4
 162500: system.cpu.iew: Processing [tid:0]
 162500: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 162500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 162500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 162500: system.cpu.iew: IQ has 29 free entries (Can schedule: 0).  LQ has 13 free entries. SQ has 15 free entries.
 162500: system.cpu.commit: Getting instructions from Rename stage.
 162500: system.cpu.commit: Inserting PC (0x826c=>0x8270).(0=>1) [sn:17] [tid:0] into ROB.
 162500: system.cpu.rob: Adding inst PC (0x826c=>0x8270).(0=>1) to the ROB.
 162500: system.cpu.rob: [tid:0] Now has 6 instructions.
 162500: system.cpu.commit: Trying to commit instructions in the ROB.
 162500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:10] PC (0x8168=>0x816c).(0=>1) is head of ROB and not ready
 162500: system.cpu.commit: [tid:0]: ROB has 6 insts & 34 free entries.
 162500: system.cpu.commit: Activity This Cycle.
 162500: system.cpu: Scheduling next tick!
 163000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 163000: system.cpu.fetch: Running stage.
 163000: system.cpu.fetch: There are no more threads available to fetch from.
 163000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 163000: system.cpu.decode: Processing [tid:0]
 163000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 163000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 163000: system.cpu.rename: Processing [tid:0]
 163000: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 34, Free LQ: 14, Free SQ: 15
 163000: system.cpu.rename: [tid:0]: 1 instructions not yet in ROB
 163000: system.cpu.rename: calcFreeROBEntires: free robEntries: 34, instsInProgress: 1, dispatched Insts: 1
 163000: system.cpu.rename: [tid:0]: 34 rob free
 163000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 1, dispatched Insts: 1
 163000: system.cpu.rename: [tid:0]: 30 iq free
 163000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 1, loads dispatchedToLQ: 1
 163000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 163000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 163000: system.cpu.iew: Issue: Processing [tid:0]
 163000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 163000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 163000: system.cpu.iq: Not able to schedule any instructions.
 163000: system.cpu.iew: Processing [tid:0]
 163000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 163000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 163000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 163000: system.cpu.iew: IQ has 29 free entries (Can schedule: 0).  LQ has 13 free entries. SQ has 15 free entries.
 163000: system.cpu.commit: Getting instructions from Rename stage.
 163000: system.cpu.commit: Trying to commit instructions in the ROB.
 163000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:10] PC (0x8168=>0x816c).(0=>1) is head of ROB and not ready
 163000: system.cpu.commit: [tid:0]: ROB has 6 insts & 34 free entries.
 163000: system.cpu: Scheduling next tick!
 163000: system.cpu.iq: Processing FU completion [sn:17]
 163000: system.cpu: CPU already running.
 163500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 163500: system.cpu.fetch: Running stage.
 163500: system.cpu.fetch: There are no more threads available to fetch from.
 163500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 163500: system.cpu.decode: Processing [tid:0]
 163500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 163500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 163500: system.cpu.rename: Processing [tid:0]
 163500: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 34, Free LQ: 14, Free SQ: 15
 163500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 163500: system.cpu.rename: calcFreeROBEntires: free robEntries: 34, instsInProgress: 0, dispatched Insts: 0
 163500: system.cpu.rename: [tid:0]: 34 rob free
 163500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
 163500: system.cpu.rename: [tid:0]: 30 iq free
 163500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 163500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 163500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 163500: system.cpu.iew: Issue: Processing [tid:0]
 163500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 163500: system.cpu.iew: Execute: Executing instructions from IQ.
 163500: system.cpu.iew: Execute: Processing PC (0x826c=>0x8270).(0=>1), [tid:0] [sn:17].
 163500: system.cpu.iew: Execute: Calculating address for memory reference.
 163500: system.cpu.iew.lsq.thread0: Executing load PC (0x826c=>0x8270).(0=>1), [sn:17]
 163500: global: RegFile: Access to cc register 325, has data 0
 163500: global: RegFile: Access to cc register 325, has data 0
 163500: global: RegFile: Access to cc register 325, has data 0
 163500: system.cpu.iew.lsq.thread0: Read called, load idx: 4, store idx: 3, storeHead: 2 addr: 0x50c
 163500: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:17] PC (0x826c=>0x8270).(0=>1)
 163500: system.cpu: Activity: 5
 163500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 163500: system.cpu.iq: Not able to schedule any instructions.
 163500: system.cpu.iew: Processing [tid:0]
 163500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 163500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 163500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 163500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 163500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 163500: system.cpu.iew: IQ has 29 free entries (Can schedule: 0).  LQ has 13 free entries. SQ has 15 free entries.
 163500: system.cpu.iew: Activity this cycle.
 163500: system.cpu.commit: Getting instructions from Rename stage.
 163500: system.cpu.commit: Trying to commit instructions in the ROB.
 163500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:10] PC (0x8168=>0x816c).(0=>1) is head of ROB and not ready
 163500: system.cpu.commit: [tid:0]: ROB has 6 insts & 34 free entries.
 163500: system.cpu: Scheduling next tick!
 164000: system.cpu.icache_port: Fetch unit received timing
 164000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 164000: system.cpu: CPU already running.
 164000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 164000: system.cpu.fetch: Activating stage.
 164000: system.cpu: Activity: 6
 164000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 164000: system.cpu.fetch: Running stage.
 164000: system.cpu.fetch: Attempting to fetch from [tid:0]
 164000: system.cpu.fetch: [tid:0]: Icache miss is complete.
 164000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 164000: global: DynInst: [sn:18] Instruction created. Instcount for system.cpu = 9
 164000: system.cpu.fetch: [tid:0]: Instruction PC 0x8270 (0) created [sn:18].
 164000: system.cpu.fetch: [tid:0]: Instruction is:   str_uop   r4, [sp, #24]
 164000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 164000: global: DynInst: [sn:19] Instruction created. Instcount for system.cpu = 10
 164000: system.cpu.fetch: [tid:0]: Instruction PC 0x8270 (1) created [sn:19].
 164000: system.cpu.fetch: [tid:0]: Instruction is:   str_uop   r5, [sp, #20]
 164000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 164000: global: DynInst: [sn:20] Instruction created. Instcount for system.cpu = 11
 164000: system.cpu.fetch: [tid:0]: Instruction PC 0x8270 (2) created [sn:20].
 164000: system.cpu.fetch: [tid:0]: Instruction is:   str_uop   r6, [sp, #16]
 164000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 164000: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 164000: system.cpu.fetch: [tid:0][sn:18]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 164000: system.cpu.fetch: [tid:0][sn:19]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 164000: system.cpu.fetch: [tid:0][sn:20]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 164000: system.cpu.fetch: Activity this cycle.
 164000: system.cpu: Activity: 7
 164000: system.cpu.decode: Processing [tid:0]
 164000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 164000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 164000: system.cpu.rename: Processing [tid:0]
 164000: system.cpu.rename: [tid:0]: Free IQ: 29, Free ROB: 34, Free LQ: 13, Free SQ: 15
 164000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 164000: system.cpu.rename: calcFreeROBEntires: free robEntries: 34, instsInProgress: 0, dispatched Insts: 0
 164000: system.cpu.rename: [tid:0]: 34 rob free
 164000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 29, instsInProgress: 0, dispatched Insts: 0
 164000: system.cpu.rename: [tid:0]: 29 iq free
 164000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 0, loads dispatchedToLQ: 0
 164000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 164000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 164000: system.cpu.iew: Issue: Processing [tid:0]
 164000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 164000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 164000: system.cpu.iq: Not able to schedule any instructions.
 164000: system.cpu.iew: Processing [tid:0]
 164000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 164000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 164000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 164000: system.cpu.iew: IQ has 29 free entries (Can schedule: 0).  LQ has 13 free entries. SQ has 15 free entries.
 164000: system.cpu.commit: Getting instructions from Rename stage.
 164000: system.cpu.commit: Trying to commit instructions in the ROB.
 164000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:10] PC (0x8168=>0x816c).(0=>1) is head of ROB and not ready
 164000: system.cpu.commit: [tid:0]: ROB has 6 insts & 34 free entries.
 164000: system.cpu: Scheduling next tick!
 164500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 164500: system.cpu.fetch: Running stage.
 164500: system.cpu.fetch: Attempting to fetch from [tid:0]
 164500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 164500: global: DynInst: [sn:21] Instruction created. Instcount for system.cpu = 12
 164500: system.cpu.fetch: [tid:0]: Instruction PC 0x8270 (3) created [sn:21].
 164500: system.cpu.fetch: [tid:0]: Instruction is:   str_uop   r7, [sp, #12]
 164500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 164500: global: DynInst: [sn:22] Instruction created. Instcount for system.cpu = 13
 164500: system.cpu.fetch: [tid:0]: Instruction PC 0x8270 (4) created [sn:22].
 164500: system.cpu.fetch: [tid:0]: Instruction is:   str_uop   r8, [sp, #8]
 164500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 164500: global: DynInst: [sn:23] Instruction created. Instcount for system.cpu = 14
 164500: system.cpu.fetch: [tid:0]: Instruction PC 0x8270 (5) created [sn:23].
 164500: system.cpu.fetch: [tid:0]: Instruction is:   str_uop   lr, [sp, #4]
 164500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 164500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 164500: system.cpu.fetch: [tid:0][sn:21]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 164500: system.cpu.fetch: [tid:0][sn:22]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 164500: system.cpu.fetch: [tid:0][sn:23]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 164500: system.cpu.fetch: Activity this cycle.
 164500: system.cpu: Activity: 8
 164500: system.cpu.decode: Processing [tid:0]
 164500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 164500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 164500: system.cpu.rename: Processing [tid:0]
 164500: system.cpu.rename: [tid:0]: Free IQ: 29, Free ROB: 34, Free LQ: 13, Free SQ: 15
 164500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 164500: system.cpu.rename: calcFreeROBEntires: free robEntries: 34, instsInProgress: 0, dispatched Insts: 0
 164500: system.cpu.rename: [tid:0]: 34 rob free
 164500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 29, instsInProgress: 0, dispatched Insts: 0
 164500: system.cpu.rename: [tid:0]: 29 iq free
 164500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 0, loads dispatchedToLQ: 0
 164500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 164500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 164500: system.cpu.iew: Issue: Processing [tid:0]
 164500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 164500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 164500: system.cpu.iq: Not able to schedule any instructions.
 164500: system.cpu.iew: Processing [tid:0]
 164500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 164500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 164500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 164500: system.cpu.iew: IQ has 29 free entries (Can schedule: 0).  LQ has 13 free entries. SQ has 15 free entries.
 164500: system.cpu.commit: Getting instructions from Rename stage.
 164500: system.cpu.commit: Trying to commit instructions in the ROB.
 164500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:10] PC (0x8168=>0x816c).(0=>1) is head of ROB and not ready
 164500: system.cpu.commit: [tid:0]: ROB has 6 insts & 34 free entries.
 164500: system.cpu: Activity: 7
 164500: system.cpu: Scheduling next tick!
 165000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 165000: system.cpu.fetch: Running stage.
 165000: system.cpu.fetch: Attempting to fetch from [tid:0]
 165000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 165000: global: DynInst: [sn:24] Instruction created. Instcount for system.cpu = 15
 165000: system.cpu.fetch: [tid:0]: Instruction PC 0x8270 (6) created [sn:24].
 165000: system.cpu.fetch: [tid:0]: Instruction is:   subi_uop   sp, sp, #24
 165000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 165000: global: DynInst: [sn:25] Instruction created. Instcount for system.cpu = 16
 165000: system.cpu.fetch: [tid:0]: Instruction PC 0x8274 (0) created [sn:25].
 165000: system.cpu.fetch: [tid:0]: Instruction is:   cmps   r12, #0
 165000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 165000: global: DynInst: [sn:26] Instruction created. Instcount for system.cpu = 17
 165000: system.cpu.fetch: [tid:0]: Instruction PC 0x8278 (0) created [sn:26].
 165000: system.cpu.fetch: [tid:0]: Instruction is:   sub   sp, sp, #304
 165000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 165000: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 165000: system.cpu.fetch: [tid:0][sn:24]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 165000: system.cpu.fetch: [tid:0][sn:25]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 165000: system.cpu.fetch: [tid:0][sn:26]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 165000: system.cpu.fetch: Activity this cycle.
 165000: system.cpu: Activity: 8
 165000: system.cpu.decode: Processing [tid:0]
 165000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 165000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 165000: system.cpu.rename: Processing [tid:0]
 165000: system.cpu.rename: [tid:0]: Free IQ: 29, Free ROB: 34, Free LQ: 13, Free SQ: 15
 165000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 165000: system.cpu.rename: calcFreeROBEntires: free robEntries: 34, instsInProgress: 0, dispatched Insts: 0
 165000: system.cpu.rename: [tid:0]: 34 rob free
 165000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 29, instsInProgress: 0, dispatched Insts: 0
 165000: system.cpu.rename: [tid:0]: 29 iq free
 165000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 0, loads dispatchedToLQ: 0
 165000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 165000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 165000: system.cpu.iew: Issue: Processing [tid:0]
 165000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 165000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 165000: system.cpu.iq: Not able to schedule any instructions.
 165000: system.cpu.iew: Processing [tid:0]
 165000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 165000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 165000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 165000: system.cpu.iew: IQ has 29 free entries (Can schedule: 0).  LQ has 13 free entries. SQ has 15 free entries.
 165000: system.cpu.commit: Getting instructions from Rename stage.
 165000: system.cpu.commit: Trying to commit instructions in the ROB.
 165000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:10] PC (0x8168=>0x816c).(0=>1) is head of ROB and not ready
 165000: system.cpu.commit: [tid:0]: ROB has 6 insts & 34 free entries.
 165000: system.cpu: Scheduling next tick!
 165500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 165500: system.cpu.fetch: Running stage.
 165500: system.cpu.fetch: Attempting to fetch from [tid:0]
 165500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 165500: global: DynInst: [sn:27] Instruction created. Instcount for system.cpu = 18
 165500: system.cpu.fetch: [tid:0]: Instruction PC 0x827c (0) created [sn:27].
 165500: system.cpu.fetch: [tid:0]: Instruction is:   mov   r6, r3
 165500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 165500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x8280=>0x8284).(0=>1).
 165500: system.cpu.fetch: [tid:0] Fetching cache line 0x8280 for addr 0x8280
 165500: system.cpu: CPU already running.
 165500: system.cpu.fetch: Fetch: Doing instruction read.
 165500: system.cpu.fetch: [tid:0]: Doing Icache access.
 165500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 165500: system.cpu.fetch: Deactivating stage.
 165500: system.cpu: Activity: 7
 165500: system.cpu.fetch: [tid:0][sn:27]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 165500: system.cpu.fetch: Activity this cycle.
 165500: system.cpu: Activity: 8
 165500: system.cpu.decode: Processing [tid:0]
 165500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 165500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 165500: system.cpu.decode: [tid:0]: Processing instruction [sn:18] with PC (0x8270=>0x8274).(0=>1)
 165500: system.cpu.decode: [tid:0]: Processing instruction [sn:19] with PC (0x8270=>0x8274).(1=>2)
 165500: system.cpu.decode: [tid:0]: Processing instruction [sn:20] with PC (0x8270=>0x8274).(2=>3)
 165500: system.cpu.decode: Activity this cycle.
 165500: system.cpu.rename: Processing [tid:0]
 165500: system.cpu.rename: [tid:0]: Free IQ: 29, Free ROB: 34, Free LQ: 13, Free SQ: 15
 165500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 165500: system.cpu.rename: calcFreeROBEntires: free robEntries: 34, instsInProgress: 0, dispatched Insts: 0
 165500: system.cpu.rename: [tid:0]: 34 rob free
 165500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 29, instsInProgress: 0, dispatched Insts: 0
 165500: system.cpu.rename: [tid:0]: 29 iq free
 165500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 0, loads dispatchedToLQ: 0
 165500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 165500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 165500: system.cpu.iew: Issue: Processing [tid:0]
 165500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 165500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 165500: system.cpu.iq: Not able to schedule any instructions.
 165500: system.cpu.iew: Processing [tid:0]
 165500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 165500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 165500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 165500: system.cpu.iew: IQ has 29 free entries (Can schedule: 0).  LQ has 13 free entries. SQ has 15 free entries.
 165500: system.cpu.commit: Getting instructions from Rename stage.
 165500: system.cpu.commit: Trying to commit instructions in the ROB.
 165500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:10] PC (0x8168=>0x816c).(0=>1) is head of ROB and not ready
 165500: system.cpu.commit: [tid:0]: ROB has 6 insts & 34 free entries.
 165500: system.cpu: Scheduling next tick!
 166000: system.cpu.iew.lsq.thread0: Writeback event [sn:10].
 166000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:10].
 166000: system.cpu: CPU already running.
 166000: global: RegFile: Access to cc register 325, has data 0
 166000: global: RegFile: Access to cc register 325, has data 0
 166000: global: RegFile: Access to cc register 325, has data 0
 166000: global: RegFile: Setting int register 50 to 0x8248
 166000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 166000: system.cpu.iew: Activity this cycle.
 166000: system.cpu: Activity: 9
 166000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 166000: system.cpu.fetch: Running stage.
 166000: system.cpu.fetch: There are no more threads available to fetch from.
 166000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 166000: system.cpu.decode: Processing [tid:0]
 166000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 166000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 166000: system.cpu.decode: [tid:0]: Processing instruction [sn:21] with PC (0x8270=>0x8274).(3=>4)
 166000: system.cpu.decode: [tid:0]: Processing instruction [sn:22] with PC (0x8270=>0x8274).(4=>5)
 166000: system.cpu.decode: [tid:0]: Processing instruction [sn:23] with PC (0x8270=>0x8274).(5=>6)
 166000: system.cpu.decode: Activity this cycle.
 166000: system.cpu.rename: Processing [tid:0]
 166000: system.cpu.rename: [tid:0]: Free IQ: 29, Free ROB: 34, Free LQ: 13, Free SQ: 15
 166000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 166000: system.cpu.rename: calcFreeROBEntires: free robEntries: 34, instsInProgress: 0, dispatched Insts: 0
 166000: system.cpu.rename: [tid:0]: 34 rob free
 166000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 29, instsInProgress: 0, dispatched Insts: 0
 166000: system.cpu.rename: [tid:0]: 29 iq free
 166000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 0, loads dispatchedToLQ: 0
 166000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 166000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 166000: system.cpu.iew: Issue: Processing [tid:0]
 166000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 166000: system.cpu.iew: Sending instructions to commit, [sn:10] PC (0x8168=>0x816c).(0=>1).
 166000: system.cpu.iew: Setting Destination Register 50
 166000: system.cpu.scoreboard: Setting reg 50 as ready
 166000: system.cpu.iq: Waking dependents of completed instruction.
 166000: system.cpu.iq: Completing mem instruction PC: (0x8168=>0x816c).(0=>1) [sn:10]
 166000: system.cpu.memDep0: Completed mem instruction PC (0x8168=>0x816c).(0=>1) [sn:10].
 166000: memdepentry: Memory dependency entry deleted.  memdep_count=2 (0x8168=>0x816c).(0=>1)
 166000: system.cpu.iq: Waking any dependents on register 50.
 166000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 166000: system.cpu.iq: Not able to schedule any instructions.
 166000: system.cpu.iew: Processing [tid:0]
 166000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 166000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 166000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 166000: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 13 free entries. SQ has 15 free entries.
 166000: system.cpu.commit: Getting instructions from Rename stage.
 166000: system.cpu.commit: Trying to commit instructions in the ROB.
 166000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:10] PC (0x8168=>0x816c).(0=>1) is head of ROB and not ready
 166000: system.cpu.commit: [tid:0]: ROB has 6 insts & 34 free entries.
 166000: system.cpu: Activity: 8
 166000: system.cpu: Scheduling next tick!
 166500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 166500: system.cpu.fetch: Running stage.
 166500: system.cpu.fetch: There are no more threads available to fetch from.
 166500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 166500: system.cpu.decode: Processing [tid:0]
 166500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 166500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 166500: system.cpu.decode: [tid:0]: Processing instruction [sn:24] with PC (0x8270=>0x8274).(6=>7)
 166500: system.cpu.decode: [tid:0]: Processing instruction [sn:25] with PC (0x8274=>0x8278).(0=>1)
 166500: system.cpu.decode: [tid:0]: Processing instruction [sn:26] with PC (0x8278=>0x827c).(0=>1)
 166500: system.cpu.decode: Activity this cycle.
 166500: system.cpu: Activity: 9
 166500: system.cpu.rename: Processing [tid:0]
 166500: system.cpu.rename: [tid:0]: Free IQ: 29, Free ROB: 34, Free LQ: 13, Free SQ: 15
 166500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 166500: system.cpu.rename: calcFreeROBEntires: free robEntries: 34, instsInProgress: 0, dispatched Insts: 0
 166500: system.cpu.rename: [tid:0]: 34 rob free
 166500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 29, instsInProgress: 0, dispatched Insts: 0
 166500: system.cpu.rename: [tid:0]: 29 iq free
 166500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 0, loads dispatchedToLQ: 0
 166500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 166500: system.cpu.rename: calcFreeROBEntires: free robEntries: 34, instsInProgress: 0, dispatched Insts: 0
 166500: system.cpu.rename: [tid:0]: 34 rob free
 166500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 29, instsInProgress: 0, dispatched Insts: 0
 166500: system.cpu.rename: [tid:0]: 29 iq free
 166500: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 166500: system.cpu.rename: [tid:0]: 0 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 166500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 166500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 15, storesInProgress: 0, stores dispatchedToSQ: 0
 166500: system.cpu.rename: [tid:0]: Processing instruction [sn:18] with PC (0x8270=>0x8274).(0=>1).
 166500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 166500: system.cpu.rename: [tid:0]: Register 960 is ready.
 166500: global: [sn:18] has 1 ready out of 6 sources. RTI 0)
 166500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 166500: system.cpu.rename: [tid:0]: Register 325 is ready.
 166500: global: [sn:18] has 2 ready out of 6 sources. RTI 0)
 166500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 166500: system.cpu.rename: [tid:0]: Register 325 is ready.
 166500: global: [sn:18] has 3 ready out of 6 sources. RTI 0)
 166500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 166500: system.cpu.rename: [tid:0]: Register 325 is ready.
 166500: global: [sn:18] has 4 ready out of 6 sources. RTI 0)
 166500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 4 (flattened 4), got phys reg 4
 166500: system.cpu.rename: [tid:0]: Register 4 is ready.
 166500: global: [sn:18] has 5 ready out of 6 sources. RTI 0)
 166500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13 (flattened 13), got phys reg 52
 166500: system.cpu.rename: [tid:0]: Register 52 is ready.
 166500: global: [sn:18] has 6 ready out of 6 sources. RTI 0)
 166500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 166500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 15, storesInProgress: 1, stores dispatchedToSQ: 0
 166500: system.cpu.rename: [tid:0]: Processing instruction [sn:19] with PC (0x8270=>0x8274).(1=>2).
 166500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 166500: system.cpu.rename: [tid:0]: Register 960 is ready.
 166500: global: [sn:19] has 1 ready out of 6 sources. RTI 0)
 166500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 166500: system.cpu.rename: [tid:0]: Register 325 is ready.
 166500: global: [sn:19] has 2 ready out of 6 sources. RTI 0)
 166500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 166500: system.cpu.rename: [tid:0]: Register 325 is ready.
 166500: global: [sn:19] has 3 ready out of 6 sources. RTI 0)
 166500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 166500: system.cpu.rename: [tid:0]: Register 325 is ready.
 166500: global: [sn:19] has 4 ready out of 6 sources. RTI 0)
 166500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 5 (flattened 5), got phys reg 5
 166500: system.cpu.rename: [tid:0]: Register 5 is ready.
 166500: global: [sn:19] has 5 ready out of 6 sources. RTI 0)
 166500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13 (flattened 13), got phys reg 52
 166500: system.cpu.rename: [tid:0]: Register 52 is ready.
 166500: global: [sn:19] has 6 ready out of 6 sources. RTI 0)
 166500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 166500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 15, storesInProgress: 2, stores dispatchedToSQ: 0
 166500: system.cpu.rename: [tid:0]: Processing instruction [sn:20] with PC (0x8270=>0x8274).(2=>3).
 166500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 166500: system.cpu.rename: [tid:0]: Register 960 is ready.
 166500: global: [sn:20] has 1 ready out of 6 sources. RTI 0)
 166500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 166500: system.cpu.rename: [tid:0]: Register 325 is ready.
 166500: global: [sn:20] has 2 ready out of 6 sources. RTI 0)
 166500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 166500: system.cpu.rename: [tid:0]: Register 325 is ready.
 166500: global: [sn:20] has 3 ready out of 6 sources. RTI 0)
 166500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 166500: system.cpu.rename: [tid:0]: Register 325 is ready.
 166500: global: [sn:20] has 4 ready out of 6 sources. RTI 0)
 166500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 6 (flattened 6), got phys reg 6
 166500: system.cpu.rename: [tid:0]: Register 6 is ready.
 166500: global: [sn:20] has 5 ready out of 6 sources. RTI 0)
 166500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13 (flattened 13), got phys reg 52
 166500: system.cpu.rename: [tid:0]: Register 52 is ready.
 166500: global: [sn:20] has 6 ready out of 6 sources. RTI 0)
 166500: system.cpu.rename: Activity this cycle.
 166500: system.cpu.iew: Issue: Processing [tid:0]
 166500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 166500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 166500: system.cpu.iq: Not able to schedule any instructions.
 166500: system.cpu.iew: Processing [tid:0]
 166500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 166500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 166500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 166500: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 13 free entries. SQ has 15 free entries.
 166500: system.cpu.commit: Getting instructions from Rename stage.
 166500: system.cpu.commit: Trying to commit instructions in the ROB.
 166500: system.cpu.commit: [tid:0]: Marking PC (0x8168=>0x816c).(0=>1), [sn:10] ready within ROB.
 166500: system.cpu.commit: [tid:0]: Instruction [sn:10] PC (0x8168=>0x816c).(0=>1) is head of ROB and ready to commit
 166500: system.cpu.commit: [tid:0]: ROB has 6 insts & 34 free entries.
 166500: system.cpu.commit: Activating stage.
 166500: system.cpu: Activity: 10
 166500: system.cpu: Scheduling next tick!
 167000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 167000: system.cpu.fetch: Running stage.
 167000: system.cpu.fetch: There are no more threads available to fetch from.
 167000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 167000: system.cpu.decode: Processing [tid:0]
 167000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 167000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 167000: system.cpu.decode: [tid:0]: Processing instruction [sn:27] with PC (0x827c=>0x8280).(0=>1)
 167000: system.cpu.decode: Activity this cycle.
 167000: system.cpu: Activity: 11
 167000: system.cpu.rename: Processing [tid:0]
 167000: system.cpu.rename: [tid:0]: Free IQ: 29, Free ROB: 34, Free LQ: 13, Free SQ: 15
 167000: system.cpu.rename: [tid:0]: 3 instructions not yet in ROB
 167000: system.cpu.rename: calcFreeROBEntires: free robEntries: 34, instsInProgress: 3, dispatched Insts: 0
 167000: system.cpu.rename: [tid:0]: 31 rob free
 167000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 29, instsInProgress: 3, dispatched Insts: 0
 167000: system.cpu.rename: [tid:0]: 26 iq free
 167000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 0, loads dispatchedToLQ: 0
 167000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 167000: system.cpu.rename: calcFreeROBEntires: free robEntries: 34, instsInProgress: 3, dispatched Insts: 0
 167000: system.cpu.rename: [tid:0]: 31 rob free
 167000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 29, instsInProgress: 3, dispatched Insts: 0
 167000: system.cpu.rename: [tid:0]: 26 iq free
 167000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 167000: system.cpu.rename: [tid:0]: 3 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 167000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 167000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 15, storesInProgress: 3, stores dispatchedToSQ: 0
 167000: system.cpu.rename: [tid:0]: Processing instruction [sn:21] with PC (0x8270=>0x8274).(3=>4).
 167000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 167000: system.cpu.rename: [tid:0]: Register 960 is ready.
 167000: global: [sn:21] has 1 ready out of 6 sources. RTI 0)
 167000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 167000: system.cpu.rename: [tid:0]: Register 325 is ready.
 167000: global: [sn:21] has 2 ready out of 6 sources. RTI 0)
 167000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 167000: system.cpu.rename: [tid:0]: Register 325 is ready.
 167000: global: [sn:21] has 3 ready out of 6 sources. RTI 0)
 167000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 167000: system.cpu.rename: [tid:0]: Register 325 is ready.
 167000: global: [sn:21] has 4 ready out of 6 sources. RTI 0)
 167000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 7 (flattened 7), got phys reg 7
 167000: system.cpu.rename: [tid:0]: Register 7 is ready.
 167000: global: [sn:21] has 5 ready out of 6 sources. RTI 0)
 167000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13 (flattened 13), got phys reg 52
 167000: system.cpu.rename: [tid:0]: Register 52 is ready.
 167000: global: [sn:21] has 6 ready out of 6 sources. RTI 0)
 167000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 167000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 15, storesInProgress: 4, stores dispatchedToSQ: 0
 167000: system.cpu.rename: [tid:0]: Processing instruction [sn:22] with PC (0x8270=>0x8274).(4=>5).
 167000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 167000: system.cpu.rename: [tid:0]: Register 960 is ready.
 167000: global: [sn:22] has 1 ready out of 6 sources. RTI 0)
 167000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 167000: system.cpu.rename: [tid:0]: Register 325 is ready.
 167000: global: [sn:22] has 2 ready out of 6 sources. RTI 0)
 167000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 167000: system.cpu.rename: [tid:0]: Register 325 is ready.
 167000: global: [sn:22] has 3 ready out of 6 sources. RTI 0)
 167000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 167000: system.cpu.rename: [tid:0]: Register 325 is ready.
 167000: global: [sn:22] has 4 ready out of 6 sources. RTI 0)
 167000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 8 (flattened 8), got phys reg 8
 167000: system.cpu.rename: [tid:0]: Register 8 is ready.
 167000: global: [sn:22] has 5 ready out of 6 sources. RTI 0)
 167000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13 (flattened 13), got phys reg 52
 167000: system.cpu.rename: [tid:0]: Register 52 is ready.
 167000: global: [sn:22] has 6 ready out of 6 sources. RTI 0)
 167000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 167000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 15, storesInProgress: 5, stores dispatchedToSQ: 0
 167000: system.cpu.rename: [tid:0]: Processing instruction [sn:23] with PC (0x8270=>0x8274).(5=>6).
 167000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 167000: system.cpu.rename: [tid:0]: Register 960 is ready.
 167000: global: [sn:23] has 1 ready out of 6 sources. RTI 0)
 167000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 167000: system.cpu.rename: [tid:0]: Register 325 is ready.
 167000: global: [sn:23] has 2 ready out of 6 sources. RTI 0)
 167000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 167000: system.cpu.rename: [tid:0]: Register 325 is ready.
 167000: global: [sn:23] has 3 ready out of 6 sources. RTI 0)
 167000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 167000: system.cpu.rename: [tid:0]: Register 325 is ready.
 167000: global: [sn:23] has 4 ready out of 6 sources. RTI 0)
 167000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 14 (flattened 14), got phys reg 53
 167000: system.cpu.rename: [tid:0]: Register 53 is ready.
 167000: global: [sn:23] has 5 ready out of 6 sources. RTI 0)
 167000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13 (flattened 13), got phys reg 52
 167000: system.cpu.rename: [tid:0]: Register 52 is ready.
 167000: global: [sn:23] has 6 ready out of 6 sources. RTI 0)
 167000: system.cpu.rename: Activity this cycle.
 167000: system.cpu.iew: Issue: Processing [tid:0]
 167000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 167000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x8270=>0x8274).(0=>1) [sn:18] [tid:0] to IQ.
 167000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:18]
 167000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 167000: system.cpu.iew.lsq.thread0: Inserting store PC (0x8270=>0x8274).(0=>1), idx:3 [sn:18]
 167000: system.cpu.iq: Adding instruction [sn:18] PC (0x8270=>0x8274).(0=>1) to the IQ.
 167000: memdepentry: Memory dependency entry created.  memdep_count=3 (0x8270=>0x8274).(0=>1)
 167000: global: Inst 0x8270 with index 156 had no SSID
 167000: system.cpu.memDep0: No dependency for inst PC (0x8270=>0x8274).(0=>1) [sn:18].
 167000: system.cpu.memDep0: Adding instruction [sn:18] to the ready list.
 167000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x8270=>0x8274).(0=>1) opclass:33 [sn:18].
 167000: system.cpu.memDep0: Inserting store PC (0x8270=>0x8274).(0=>1) [sn:18].
 167000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x8270=>0x8274).(1=>2) [sn:19] [tid:0] to IQ.
 167000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:19]
 167000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 167000: system.cpu.iew.lsq.thread0: Inserting store PC (0x8270=>0x8274).(1=>2), idx:4 [sn:19]
 167000: system.cpu.iq: Adding instruction [sn:19] PC (0x8270=>0x8274).(1=>2) to the IQ.
 167000: memdepentry: Memory dependency entry created.  memdep_count=4 (0x8270=>0x8274).(1=>2)
 167000: global: Inst 0x8270 with index 156 had no SSID
 167000: system.cpu.memDep0: No dependency for inst PC (0x8270=>0x8274).(1=>2) [sn:19].
 167000: system.cpu.memDep0: Adding instruction [sn:19] to the ready list.
 167000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x8270=>0x8274).(1=>2) opclass:33 [sn:19].
 167000: system.cpu.memDep0: Inserting store PC (0x8270=>0x8274).(1=>2) [sn:19].
 167000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x8270=>0x8274).(2=>3) [sn:20] [tid:0] to IQ.
 167000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:20]
 167000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 167000: system.cpu.iew.lsq.thread0: Inserting store PC (0x8270=>0x8274).(2=>3), idx:5 [sn:20]
 167000: system.cpu.iq: Adding instruction [sn:20] PC (0x8270=>0x8274).(2=>3) to the IQ.
 167000: memdepentry: Memory dependency entry created.  memdep_count=5 (0x8270=>0x8274).(2=>3)
 167000: global: Inst 0x8270 with index 156 had no SSID
 167000: system.cpu.memDep0: No dependency for inst PC (0x8270=>0x8274).(2=>3) [sn:20].
 167000: system.cpu.memDep0: Adding instruction [sn:20] to the ready list.
 167000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x8270=>0x8274).(2=>3) opclass:33 [sn:20].
 167000: system.cpu.memDep0: Inserting store PC (0x8270=>0x8274).(2=>3) [sn:20].
 167000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 167000: system.cpu.iq: Thread 0: Issuing instruction PC (0x8270=>0x8274).(0=>1) [sn:18]
 167000: system.cpu.memDep0: Issuing instruction PC 0x8270 [sn:18].
 167000: system.cpu.iew: Processing [tid:0]
 167000: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 167000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 4
 167000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 167000: system.cpu.iew: IQ has 27 free entries (Can schedule: 1).  LQ has 13 free entries. SQ has 12 free entries.
 167000: system.cpu.iew: IEW switching to active
 167000: system.cpu.iew: Activating stage.
 167000: system.cpu: Activity: 12
 167000: system.cpu.commit: Getting instructions from Rename stage.
 167000: system.cpu.commit: Inserting PC (0x8270=>0x8274).(0=>1) [sn:18] [tid:0] into ROB.
 167000: system.cpu.rob: Adding inst PC (0x8270=>0x8274).(0=>1) to the ROB.
 167000: system.cpu.rob: [tid:0] Now has 7 instructions.
 167000: system.cpu.commit: Inserting PC (0x8270=>0x8274).(1=>2) [sn:19] [tid:0] into ROB.
 167000: system.cpu.rob: Adding inst PC (0x8270=>0x8274).(1=>2) to the ROB.
 167000: system.cpu.rob: [tid:0] Now has 8 instructions.
 167000: system.cpu.commit: Inserting PC (0x8270=>0x8274).(2=>3) [sn:20] [tid:0] into ROB.
 167000: system.cpu.rob: Adding inst PC (0x8270=>0x8274).(2=>3) to the ROB.
 167000: system.cpu.rob: [tid:0] Now has 9 instructions.
 167000: system.cpu.commit: Trying to commit instructions in the ROB.
 167000: system.cpu.commit: Trying to commit head instruction, [sn:10] [tid:0]
 167000: system.cpu.commit: Committing instruction with [sn:10] PC (0x8168=>0x816c).(0=>1)
 167000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x8168=>0x816c).(0=>1), [sn:10]
 167000: system.cpu: Removing committed instruction [tid:0] PC (0x8168=>0x816c).(0=>1) [sn:10]
 167000: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:10]
 167000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:11] PC (0x816c=>0x8170).(0=>1) is head of ROB and not ready
 167000: system.cpu.commit: [tid:0]: ROB has 8 insts & 32 free entries.
 167000: system.cpu.commit: Activity This Cycle.
 167000: system.cpu.commit: Deactivating stage.
 167000: system.cpu: Activity: 11
 167000: system.cpu: Activity: 10
 167000: system.cpu: Removing instruction, [tid:0] [sn:10] PC (0x8168=>0x816c).(0=>1)
 167000: system.cpu: Scheduling next tick!
 167500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 167500: system.cpu.fetch: Running stage.
 167500: system.cpu.fetch: There are no more threads available to fetch from.
 167500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 167500: system.cpu.decode: Processing [tid:0]
 167500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 167500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 167500: system.cpu.rename: Processing [tid:0]
 167500: system.cpu.rename: [tid:0]: Free IQ: 29, Free ROB: 32, Free LQ: 13, Free SQ: 15
 167500: system.cpu.rename: [tid:0]: 6 instructions not yet in ROB
 167500: system.cpu.rename: calcFreeROBEntires: free robEntries: 32, instsInProgress: 6, dispatched Insts: 3
 167500: system.cpu.rename: [tid:0]: 29 rob free
 167500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 29, instsInProgress: 6, dispatched Insts: 3
 167500: system.cpu.rename: [tid:0]: 26 iq free
 167500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 0, loads dispatchedToLQ: 0
 167500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 167500: system.cpu.rename: calcFreeROBEntires: free robEntries: 32, instsInProgress: 6, dispatched Insts: 3
 167500: system.cpu.rename: [tid:0]: 29 rob free
 167500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 29, instsInProgress: 6, dispatched Insts: 3
 167500: system.cpu.rename: [tid:0]: 26 iq free
 167500: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 167500: system.cpu.rename: [tid:0]: 6 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 167500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 167500: system.cpu.rename: [tid:0]: Processing instruction [sn:24] with PC (0x8270=>0x8274).(6=>7).
 167500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 167500: system.cpu.rename: [tid:0]: Register 325 is ready.
 167500: global: [sn:24] has 1 ready out of 4 sources. RTI 0)
 167500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 167500: system.cpu.rename: [tid:0]: Register 325 is ready.
 167500: global: [sn:24] has 2 ready out of 4 sources. RTI 0)
 167500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 167500: system.cpu.rename: [tid:0]: Register 325 is ready.
 167500: global: [sn:24] has 3 ready out of 4 sources. RTI 0)
 167500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13 (flattened 13), got phys reg 52
 167500: system.cpu.rename: [tid:0]: Register 52 is ready.
 167500: global: [sn:24] has 4 ready out of 4 sources. RTI 0)
 167500: global: Renamed reg 13 to physical reg 55 old mapping was 52
 167500: system.cpu.rename: [tid:0]: Renaming arch reg 13 to physical reg 55.
 167500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=6), [sn:24].
 167500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 167500: system.cpu.rename: [tid:0]: Processing instruction [sn:25] with PC (0x8274=>0x8278).(0=>1).
 167500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 167500: system.cpu.rename: [tid:0]: Register 325 is ready.
 167500: global: [sn:25] has 1 ready out of 4 sources. RTI 0)
 167500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 167500: system.cpu.rename: [tid:0]: Register 325 is ready.
 167500: global: [sn:25] has 2 ready out of 4 sources. RTI 0)
 167500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 167500: system.cpu.rename: [tid:0]: Register 325 is ready.
 167500: global: [sn:25] has 3 ready out of 4 sources. RTI 0)
 167500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 12 (flattened 12), got phys reg 54
 167500: system.cpu.rename: [tid:0]: Register 54 is not ready.
 167500: global: Renamed reg 0 to physical reg 326 old mapping was 320
 167500: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 326.
 167500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=7), [sn:25].
 167500: global: Renamed reg 2 to physical reg 327 old mapping was 322
 167500: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 327.
 167500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=8), [sn:25].
 167500: global: Renamed reg 1 to physical reg 328 old mapping was 321
 167500: system.cpu.rename: [tid:0]: Renaming arch reg 1 to physical reg 328.
 167500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=9), [sn:25].
 167500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 167500: system.cpu.rename: [tid:0]: Processing instruction [sn:26] with PC (0x8278=>0x827c).(0=>1).
 167500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 167500: system.cpu.rename: [tid:0]: Register 325 is ready.
 167500: global: [sn:26] has 1 ready out of 4 sources. RTI 0)
 167500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 167500: system.cpu.rename: [tid:0]: Register 325 is ready.
 167500: global: [sn:26] has 2 ready out of 4 sources. RTI 0)
 167500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 167500: system.cpu.rename: [tid:0]: Register 325 is ready.
 167500: global: [sn:26] has 3 ready out of 4 sources. RTI 0)
 167500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13 (flattened 13), got phys reg 55
 167500: system.cpu.rename: [tid:0]: Register 55 is not ready.
 167500: global: Renamed reg 13 to physical reg 56 old mapping was 55
 167500: system.cpu.rename: [tid:0]: Renaming arch reg 13 to physical reg 56.
 167500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=10), [sn:26].
 167500: system.cpu.rename: Activity this cycle.
 167500: system.cpu: Activity: 11
 167500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=10), until [sn:10].
 167500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 0, [sn:10].
 167500: system.cpu.freelist: Freeing register 0.
 167500: system.cpu.iew: Issue: Processing [tid:0]
 167500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 167500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x8270=>0x8274).(3=>4) [sn:21] [tid:0] to IQ.
 167500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:21]
 167500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 167500: system.cpu.iew.lsq.thread0: Inserting store PC (0x8270=>0x8274).(3=>4), idx:6 [sn:21]
 167500: system.cpu.iq: Adding instruction [sn:21] PC (0x8270=>0x8274).(3=>4) to the IQ.
 167500: memdepentry: Memory dependency entry created.  memdep_count=6 (0x8270=>0x8274).(3=>4)
 167500: global: Inst 0x8270 with index 156 had no SSID
 167500: system.cpu.memDep0: No dependency for inst PC (0x8270=>0x8274).(3=>4) [sn:21].
 167500: system.cpu.memDep0: Adding instruction [sn:21] to the ready list.
 167500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x8270=>0x8274).(3=>4) opclass:33 [sn:21].
 167500: system.cpu.memDep0: Inserting store PC (0x8270=>0x8274).(3=>4) [sn:21].
 167500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x8270=>0x8274).(4=>5) [sn:22] [tid:0] to IQ.
 167500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:22]
 167500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 167500: system.cpu.iew.lsq.thread0: Inserting store PC (0x8270=>0x8274).(4=>5), idx:7 [sn:22]
 167500: system.cpu.iq: Adding instruction [sn:22] PC (0x8270=>0x8274).(4=>5) to the IQ.
 167500: memdepentry: Memory dependency entry created.  memdep_count=7 (0x8270=>0x8274).(4=>5)
 167500: global: Inst 0x8270 with index 156 had no SSID
 167500: system.cpu.memDep0: No dependency for inst PC (0x8270=>0x8274).(4=>5) [sn:22].
 167500: system.cpu.memDep0: Adding instruction [sn:22] to the ready list.
 167500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x8270=>0x8274).(4=>5) opclass:33 [sn:22].
 167500: system.cpu.memDep0: Inserting store PC (0x8270=>0x8274).(4=>5) [sn:22].
 167500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x8270=>0x8274).(5=>6) [sn:23] [tid:0] to IQ.
 167500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:23]
 167500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 167500: system.cpu.iew.lsq.thread0: Inserting store PC (0x8270=>0x8274).(5=>6), idx:8 [sn:23]
 167500: system.cpu.iq: Adding instruction [sn:23] PC (0x8270=>0x8274).(5=>6) to the IQ.
 167500: memdepentry: Memory dependency entry created.  memdep_count=8 (0x8270=>0x8274).(5=>6)
 167500: global: Inst 0x8270 with index 156 had no SSID
 167500: system.cpu.memDep0: No dependency for inst PC (0x8270=>0x8274).(5=>6) [sn:23].
 167500: system.cpu.memDep0: Adding instruction [sn:23] to the ready list.
 167500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x8270=>0x8274).(5=>6) opclass:33 [sn:23].
 167500: system.cpu.memDep0: Inserting store PC (0x8270=>0x8274).(5=>6) [sn:23].
 167500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 167500: system.cpu.iq: Thread 0: Issuing instruction PC (0x8270=>0x8274).(1=>2) [sn:19]
 167500: system.cpu.memDep0: Issuing instruction PC 0x8270 [sn:19].
 167500: system.cpu.iew: Processing [tid:0]
 167500: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x8168=>0x816c).(0=>1)
 167500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:10]
 167500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 167500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 7
 167500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 167500: system.cpu.iew: IQ has 24 free entries (Can schedule: 1).  LQ has 14 free entries. SQ has 9 free entries.
 167500: system.cpu.commit: Getting instructions from Rename stage.
 167500: system.cpu.commit: Inserting PC (0x8270=>0x8274).(3=>4) [sn:21] [tid:0] into ROB.
 167500: system.cpu.rob: Adding inst PC (0x8270=>0x8274).(3=>4) to the ROB.
 167500: system.cpu.rob: [tid:0] Now has 9 instructions.
 167500: system.cpu.commit: Inserting PC (0x8270=>0x8274).(4=>5) [sn:22] [tid:0] into ROB.
 167500: system.cpu.rob: Adding inst PC (0x8270=>0x8274).(4=>5) to the ROB.
 167500: system.cpu.rob: [tid:0] Now has 10 instructions.
 167500: system.cpu.commit: Inserting PC (0x8270=>0x8274).(5=>6) [sn:23] [tid:0] into ROB.
 167500: system.cpu.rob: Adding inst PC (0x8270=>0x8274).(5=>6) to the ROB.
 167500: system.cpu.rob: [tid:0] Now has 11 instructions.
 167500: system.cpu.commit: Trying to commit instructions in the ROB.
 167500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:11] PC (0x816c=>0x8170).(0=>1) is head of ROB and not ready
 167500: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 167500: system.cpu.commit: Activity This Cycle.
 167500: system.cpu: Activity: 10
 167500: system.cpu: Scheduling next tick!
 167500: system.cpu.iq: Processing FU completion [sn:18]
 167500: system.cpu: CPU already running.
 168000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 168000: system.cpu.fetch: Running stage.
 168000: system.cpu.fetch: There are no more threads available to fetch from.
 168000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 168000: system.cpu.decode: Processing [tid:0]
 168000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 168000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 168000: system.cpu.rename: Processing [tid:0]
 168000: system.cpu.rename: [tid:0]: Free IQ: 29, Free ROB: 29, Free LQ: 13, Free SQ: 15
 168000: system.cpu.rename: [tid:0]: 6 instructions not yet in ROB
 168000: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 6, dispatched Insts: 3
 168000: system.cpu.rename: [tid:0]: 26 rob free
 168000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 29, instsInProgress: 6, dispatched Insts: 3
 168000: system.cpu.rename: [tid:0]: 26 iq free
 168000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 0, loads dispatchedToLQ: 0
 168000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 168000: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 6, dispatched Insts: 3
 168000: system.cpu.rename: [tid:0]: 26 rob free
 168000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 29, instsInProgress: 6, dispatched Insts: 3
 168000: system.cpu.rename: [tid:0]: 26 iq free
 168000: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
 168000: system.cpu.rename: [tid:0]: 6 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 168000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 168000: system.cpu.rename: [tid:0]: Processing instruction [sn:27] with PC (0x827c=>0x8280).(0=>1).
 168000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 168000: system.cpu.rename: [tid:0]: Register 325 is ready.
 168000: global: [sn:27] has 1 ready out of 4 sources. RTI 0)
 168000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1537 (flattened 1), got phys reg 328
 168000: system.cpu.rename: [tid:0]: Register 328 is not ready.
 168000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 168000: system.cpu.rename: [tid:0]: Register 325 is ready.
 168000: global: [sn:27] has 2 ready out of 4 sources. RTI 0)
 168000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 51
 168000: system.cpu.rename: [tid:0]: Register 51 is not ready.
 168000: global: Renamed reg 6 to physical reg 57 old mapping was 6
 168000: system.cpu.rename: [tid:0]: Renaming arch reg 6 to physical reg 57.
 168000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=10), [sn:27].
 168000: system.cpu.rename: Activity this cycle.
 168000: system.cpu: Activity: 11
 168000: system.cpu.iew: Issue: Processing [tid:0]
 168000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 168000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x8270=>0x8274).(6=>7) [sn:24] [tid:0] to IQ.
 168000: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:24]
 168000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x8274=>0x8278).(0=>1) [sn:25] [tid:0] to IQ.
 168000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:25]
 168000: system.cpu.iq: Adding instruction [sn:25] PC (0x8274=>0x8278).(0=>1) to the IQ.
 168000: system.cpu.iq: Instruction PC (0x8274=>0x8278).(0=>1) has src reg 54 that is being added to the dependency chain.
 168000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x8278=>0x827c).(0=>1) [sn:26] [tid:0] to IQ.
 168000: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:26]
 168000: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:24]
 168000: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:26]
 168000: system.cpu.iew: Execute: Executing instructions from IQ.
 168000: system.cpu.iew: Execute: Processing PC (0x8270=>0x8274).(0=>1), [tid:0] [sn:18].
 168000: system.cpu.iew: Execute: Calculating address for memory reference.
 168000: system.cpu.iew.lsq.thread0: Executing store PC (0x8270=>0x8274).(0=>1) [sn:18]
 168000: global: RegFile: Access to cc register 325, has data 0
 168000: global: RegFile: Access to cc register 325, has data 0
 168000: global: RegFile: Access to cc register 325, has data 0
 168000: global: RegFile: Access to int register 52, has data 0xbefffea8
 168000: global: RegFile: Access to int register 4, has data 0
 168000: system.cpu.iew.lsq.thread0: Doing write to store idx 3, addr 0x77e90 | storeHead:2 [sn:18]
 168000: system.cpu.iew: Store instruction is fault. [sn:18]
 168000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 168000: system.cpu.iew: Activity this cycle.
 168000: system.cpu.iew: Sending instructions to commit, [sn:18] PC (0x8270=>0x8274).(0=>1).
 168000: system.cpu.iq: Waking dependents of completed instruction.
 168000: system.cpu.iq: Completing mem instruction PC: (0x8270=>0x8274).(0=>1) [sn:18]
 168000: system.cpu.memDep0: Completed mem instruction PC (0x8270=>0x8274).(0=>1) [sn:18].
 168000: memdepentry: Memory dependency entry deleted.  memdep_count=7 (0x8270=>0x8274).(0=>1)
 168000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 168000: system.cpu.iq: Thread 0: Issuing instruction PC (0x8270=>0x8274).(2=>3) [sn:20]
 168000: system.cpu.memDep0: Issuing instruction PC 0x8270 [sn:20].
 168000: system.cpu.iew: Processing [tid:0]
 168000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 168000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 7
 168000: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 168000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 7
 168000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 168000: system.cpu.iew: IQ has 24 free entries (Can schedule: 1).  LQ has 14 free entries. SQ has 9 free entries.
 168000: system.cpu.iew: Activity this cycle.
 168000: system.cpu.commit: Getting instructions from Rename stage.
 168000: system.cpu.commit: Inserting PC (0x8270=>0x8274).(6=>7) [sn:24] [tid:0] into ROB.
 168000: system.cpu.rob: Adding inst PC (0x8270=>0x8274).(6=>7) to the ROB.
 168000: system.cpu.rob: [tid:0] Now has 12 instructions.
 168000: system.cpu.commit: Inserting PC (0x8274=>0x8278).(0=>1) [sn:25] [tid:0] into ROB.
 168000: system.cpu.rob: Adding inst PC (0x8274=>0x8278).(0=>1) to the ROB.
 168000: system.cpu.rob: [tid:0] Now has 13 instructions.
 168000: system.cpu.commit: Inserting PC (0x8278=>0x827c).(0=>1) [sn:26] [tid:0] into ROB.
 168000: system.cpu.rob: Adding inst PC (0x8278=>0x827c).(0=>1) to the ROB.
 168000: system.cpu.rob: [tid:0] Now has 14 instructions.
 168000: system.cpu.commit: Trying to commit instructions in the ROB.
 168000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:11] PC (0x816c=>0x8170).(0=>1) is head of ROB and not ready
 168000: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
 168000: system.cpu.commit: Activity This Cycle.
 168000: system.cpu: Scheduling next tick!
 168000: system.cpu.iq: Processing FU completion [sn:19]
 168000: system.cpu: CPU already running.
 168500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 168500: system.cpu.fetch: Running stage.
 168500: system.cpu.fetch: There are no more threads available to fetch from.
 168500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 168500: system.cpu.decode: Processing [tid:0]
 168500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 168500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 168500: system.cpu.rename: Processing [tid:0]
 168500: system.cpu.rename: [tid:0]: Free IQ: 24, Free ROB: 26, Free LQ: 14, Free SQ: 9
 168500: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 168500: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 4, dispatched Insts: 3
 168500: system.cpu.rename: [tid:0]: 25 rob free
 168500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 24, instsInProgress: 4, dispatched Insts: 3
 168500: system.cpu.rename: [tid:0]: 23 iq free
 168500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 168500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 168500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 168500: system.cpu.iew: Issue: Processing [tid:0]
 168500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 168500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x827c=>0x8280).(0=>1) [sn:27] [tid:0] to IQ.
 168500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:27]
 168500: system.cpu.iq: Adding instruction [sn:27] PC (0x827c=>0x8280).(0=>1) to the IQ.
 168500: system.cpu.iq: Instruction PC (0x827c=>0x8280).(0=>1) has src reg 328 that is being added to the dependency chain.
 168500: system.cpu.iq: Instruction PC (0x827c=>0x8280).(0=>1) has src reg 51 that is being added to the dependency chain.
 168500: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:24]
 168500: system.cpu.iew: IXU: Instruction[sn:26] is not ready (Src:55).
 168500: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:24]
 168500: global: RegFile: Access to cc register 325, has data 0
 168500: global: RegFile: Access to cc register 325, has data 0
 168500: global: RegFile: Access to cc register 325, has data 0
 168500: global: RegFile: Access to int register 52, has data 0xbefffea8
 168500: global: RegFile: Setting int register 55 to 0xbefffe90
 168500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 168500: system.cpu.iew: IXU: ***There is still left instruction that is notexecuted in IXU.***
 168500: system.cpu.iq: Waking dependents of completed instruction.
 168500: system.cpu.iq: Waking any dependents on register 55.
 168500: system.cpu.iew: IXU: Instruction can't be executed in 1th stage, so moved to 2th stage's buffer. [sn:26]
 168500: system.cpu.iew: Execute: Executing instructions from IQ.
 168500: system.cpu.iew: Execute: Processing PC (0x8270=>0x8274).(1=>2), [tid:0] [sn:19].
 168500: system.cpu.iew: Execute: Calculating address for memory reference.
 168500: system.cpu.iew.lsq.thread0: Executing store PC (0x8270=>0x8274).(1=>2) [sn:19]
 168500: global: RegFile: Access to cc register 325, has data 0
 168500: global: RegFile: Access to cc register 325, has data 0
 168500: global: RegFile: Access to cc register 325, has data 0
 168500: global: RegFile: Access to int register 52, has data 0xbefffea8
 168500: global: RegFile: Access to int register 5, has data 0
 168500: system.cpu.iew.lsq.thread0: Doing write to store idx 4, addr 0x77e94 | storeHead:2 [sn:19]
 168500: system.cpu.iew: Store instruction is fault. [sn:19]
 168500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1, wbActual:1
 168500: system.cpu.iew: Activity this cycle.
 168500: system.cpu: Activity: 12
 168500: system.cpu.iew: Sending instructions to commit, [sn:24] PC (0x8270=>0x8274).(6=>7).
 168500: system.cpu.iew: Setting Destination Register 55
 168500: system.cpu.scoreboard: Setting reg 55 as ready
 168500: system.cpu.iew: Sending instructions to commit, [sn:19] PC (0x8270=>0x8274).(1=>2).
 168500: system.cpu.iq: Waking dependents of completed instruction.
 168500: system.cpu.iq: Completing mem instruction PC: (0x8270=>0x8274).(1=>2) [sn:19]
 168500: system.cpu.memDep0: Completed mem instruction PC (0x8270=>0x8274).(1=>2) [sn:19].
 168500: memdepentry: Memory dependency entry deleted.  memdep_count=6 (0x8270=>0x8274).(1=>2)
 168500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 168500: system.cpu.iq: Thread 0: Issuing instruction PC (0x8270=>0x8274).(3=>4) [sn:21]
 168500: system.cpu.memDep0: Issuing instruction PC 0x8270 [sn:21].
 168500: system.cpu.iew: Processing [tid:0]
 168500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 168500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 7
 168500: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 168500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 7
 168500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 168500: system.cpu.iew: IQ has 24 free entries (Can schedule: 1).  LQ has 14 free entries. SQ has 9 free entries.
 168500: system.cpu.iew: Activity this cycle.
 168500: system.cpu.commit: Getting instructions from Rename stage.
 168500: system.cpu.commit: Inserting PC (0x827c=>0x8280).(0=>1) [sn:27] [tid:0] into ROB.
 168500: system.cpu.rob: Adding inst PC (0x827c=>0x8280).(0=>1) to the ROB.
 168500: system.cpu.rob: [tid:0] Now has 15 instructions.
 168500: system.cpu.commit: Trying to commit instructions in the ROB.
 168500: system.cpu.commit: [tid:0]: Marking PC (0x8270=>0x8274).(0=>1), [sn:18] ready within ROB.
 168500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:11] PC (0x816c=>0x8170).(0=>1) is head of ROB and not ready
 168500: system.cpu.commit: [tid:0]: ROB has 15 insts & 25 free entries.
 168500: system.cpu.commit: Activity This Cycle.
 168500: global: DynInst: [sn:10] Instruction destroyed. Instcount for system.cpu = 17
 168500: system.cpu: Activity: 11
 168500: system.cpu: Scheduling next tick!
 168500: system.cpu.iq: Processing FU completion [sn:20]
 168500: system.cpu: CPU already running.
 169000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 169000: system.cpu.fetch: Running stage.
 169000: system.cpu.fetch: There are no more threads available to fetch from.
 169000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 169000: system.cpu.decode: Processing [tid:0]
 169000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 169000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 169000: system.cpu.rename: Processing [tid:0]
 169000: system.cpu.rename: [tid:0]: Free IQ: 24, Free ROB: 25, Free LQ: 14, Free SQ: 9
 169000: system.cpu.rename: [tid:0]: 1 instructions not yet in ROB
 169000: system.cpu.rename: calcFreeROBEntires: free robEntries: 25, instsInProgress: 1, dispatched Insts: 1
 169000: system.cpu.rename: [tid:0]: 25 rob free
 169000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 24, instsInProgress: 1, dispatched Insts: 1
 169000: system.cpu.rename: [tid:0]: 24 iq free
 169000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 169000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 169000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 169000: system.cpu.iew: Issue: Processing [tid:0]
 169000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 169000: system.cpu.iew: IXU: Instruction is ready to issue in 2th buffer. [sn:26]
 169000: system.cpu.iew: IXU: Instruction is executed in 2th stage.  [sn:26]
 169000: global: RegFile: Access to cc register 325, has data 0
 169000: global: RegFile: Access to cc register 325, has data 0
 169000: global: RegFile: Access to cc register 325, has data 0
 169000: global: RegFile: Access to int register 55, has data 0xbefffe90
 169000: global: RegFile: Setting int register 56 to 0xbefffd60
 169000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 169000: system.cpu.iq: Waking dependents of completed instruction.
 169000: system.cpu.iq: Waking any dependents on register 56.
 169000: system.cpu.iew: Execute: Executing instructions from IQ.
 169000: system.cpu.iew: Execute: Processing PC (0x8270=>0x8274).(2=>3), [tid:0] [sn:20].
 169000: system.cpu.iew: Execute: Calculating address for memory reference.
 169000: system.cpu.iew.lsq.thread0: Executing store PC (0x8270=>0x8274).(2=>3) [sn:20]
 169000: global: RegFile: Access to cc register 325, has data 0
 169000: global: RegFile: Access to cc register 325, has data 0
 169000: global: RegFile: Access to cc register 325, has data 0
 169000: global: RegFile: Access to int register 52, has data 0xbefffea8
 169000: global: RegFile: Access to int register 6, has data 0
 169000: system.cpu.iew.lsq.thread0: Doing write to store idx 5, addr 0x77e98 | storeHead:2 [sn:20]
 169000: system.cpu.iew: Store instruction is fault. [sn:20]
 169000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1, wbActual:1
 169000: system.cpu.iew: Activity this cycle.
 169000: system.cpu: Activity: 12
 169000: system.cpu.iew: Sending instructions to commit, [sn:26] PC (0x8278=>0x827c).(0=>1).
 169000: system.cpu.iew: Setting Destination Register 56
 169000: system.cpu.scoreboard: Setting reg 56 as ready
 169000: system.cpu.iew: Sending instructions to commit, [sn:20] PC (0x8270=>0x8274).(2=>3).
 169000: system.cpu.iq: Waking dependents of completed instruction.
 169000: system.cpu.iq: Completing mem instruction PC: (0x8270=>0x8274).(2=>3) [sn:20]
 169000: system.cpu.memDep0: Completed mem instruction PC (0x8270=>0x8274).(2=>3) [sn:20].
 169000: memdepentry: Memory dependency entry deleted.  memdep_count=5 (0x8270=>0x8274).(2=>3)
 169000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 169000: system.cpu.iq: Thread 0: Issuing instruction PC (0x8270=>0x8274).(4=>5) [sn:22]
 169000: system.cpu.memDep0: Issuing instruction PC 0x8270 [sn:22].
 169000: system.cpu.iew: Processing [tid:0]
 169000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 169000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 7
 169000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 169000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 7
 169000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 169000: system.cpu.iew: IQ has 25 free entries (Can schedule: 1).  LQ has 14 free entries. SQ has 9 free entries.
 169000: system.cpu.iew: Activity this cycle.
 169000: system.cpu.commit: Getting instructions from Rename stage.
 169000: system.cpu.commit: Trying to commit instructions in the ROB.
 169000: system.cpu.commit: [tid:0]: Marking PC (0x8270=>0x8274).(6=>7), [sn:24] ready within ROB.
 169000: system.cpu.commit: [tid:0]: Marking PC (0x8270=>0x8274).(1=>2), [sn:19] ready within ROB.
 169000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:11] PC (0x816c=>0x8170).(0=>1) is head of ROB and not ready
 169000: system.cpu.commit: [tid:0]: ROB has 15 insts & 25 free entries.
 169000: system.cpu: Activity: 11
 169000: system.cpu: Scheduling next tick!
 169000: system.cpu.iq: Processing FU completion [sn:21]
 169000: system.cpu: CPU already running.
 169500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 169500: system.cpu.fetch: Running stage.
 169500: system.cpu.fetch: There are no more threads available to fetch from.
 169500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 169500: system.cpu.decode: Processing [tid:0]
 169500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 169500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 169500: system.cpu.rename: Processing [tid:0]
 169500: system.cpu.rename: [tid:0]: Free IQ: 25, Free ROB: 25, Free LQ: 14, Free SQ: 9
 169500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 169500: system.cpu.rename: calcFreeROBEntires: free robEntries: 25, instsInProgress: 0, dispatched Insts: 0
 169500: system.cpu.rename: [tid:0]: 25 rob free
 169500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 25, instsInProgress: 0, dispatched Insts: 0
 169500: system.cpu.rename: [tid:0]: 25 iq free
 169500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 169500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 169500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 169500: system.cpu.iew: Issue: Processing [tid:0]
 169500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 169500: system.cpu.iew: Execute: Executing instructions from IQ.
 169500: system.cpu.iew: Execute: Processing PC (0x8270=>0x8274).(3=>4), [tid:0] [sn:21].
 169500: system.cpu.iew: Execute: Calculating address for memory reference.
 169500: system.cpu.iew.lsq.thread0: Executing store PC (0x8270=>0x8274).(3=>4) [sn:21]
 169500: global: RegFile: Access to cc register 325, has data 0
 169500: global: RegFile: Access to cc register 325, has data 0
 169500: global: RegFile: Access to cc register 325, has data 0
 169500: global: RegFile: Access to int register 52, has data 0xbefffea8
 169500: global: RegFile: Access to int register 7, has data 0
 169500: system.cpu.iew.lsq.thread0: Doing write to store idx 6, addr 0x77e9c | storeHead:2 [sn:21]
 169500: system.cpu.iew: Store instruction is fault. [sn:21]
 169500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 169500: system.cpu.iew: Activity this cycle.
 169500: system.cpu: Activity: 12
 169500: system.cpu.iew: Sending instructions to commit, [sn:21] PC (0x8270=>0x8274).(3=>4).
 169500: system.cpu.iq: Waking dependents of completed instruction.
 169500: system.cpu.iq: Completing mem instruction PC: (0x8270=>0x8274).(3=>4) [sn:21]
 169500: system.cpu.memDep0: Completed mem instruction PC (0x8270=>0x8274).(3=>4) [sn:21].
 169500: memdepentry: Memory dependency entry deleted.  memdep_count=4 (0x8270=>0x8274).(3=>4)
 169500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 169500: system.cpu.iq: Thread 0: Issuing instruction PC (0x8270=>0x8274).(5=>6) [sn:23]
 169500: system.cpu.memDep0: Issuing instruction PC 0x8270 [sn:23].
 169500: system.cpu.iew: Processing [tid:0]
 169500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 169500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 7
 169500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 169500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 7
 169500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 169500: system.cpu.iew: IQ has 26 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 9 free entries.
 169500: system.cpu.iew: IEW switching to idle
 169500: system.cpu.iew: Deactivating stage.
 169500: system.cpu: Activity: 11
 169500: system.cpu.iew: Activity this cycle.
 169500: system.cpu.commit: Getting instructions from Rename stage.
 169500: system.cpu.commit: Trying to commit instructions in the ROB.
 169500: system.cpu.commit: [tid:0]: Marking PC (0x8278=>0x827c).(0=>1), [sn:26] ready within ROB.
 169500: system.cpu.commit: [tid:0]: Marking PC (0x8270=>0x8274).(2=>3), [sn:20] ready within ROB.
 169500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:11] PC (0x816c=>0x8170).(0=>1) is head of ROB and not ready
 169500: system.cpu.commit: [tid:0]: ROB has 15 insts & 25 free entries.
 169500: system.cpu: Activity: 10
 169500: system.cpu: Scheduling next tick!
 169500: system.cpu.iq: Processing FU completion [sn:22]
 169500: system.cpu: CPU already running.
 170000: system.cpu.iew.lsq.thread0: Writeback event [sn:11].
 170000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:11].
 170000: system.cpu: CPU already running.
 170000: global: RegFile: Access to cc register 325, has data 0
 170000: global: RegFile: Access to cc register 325, has data 0
 170000: global: RegFile: Access to cc register 325, has data 0
 170000: global: RegFile: Setting int register 51 to 0x89a8
 170000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 170000: system.cpu.iew: Activity this cycle.
 170000: system.cpu: Activity: 11
 170000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 170000: system.cpu.fetch: Running stage.
 170000: system.cpu.fetch: There are no more threads available to fetch from.
 170000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 170000: system.cpu.decode: Processing [tid:0]
 170000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 170000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 170000: system.cpu.rename: Processing [tid:0]
 170000: system.cpu.rename: [tid:0]: Free IQ: 26, Free ROB: 25, Free LQ: 14, Free SQ: 9
 170000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 170000: system.cpu.rename: calcFreeROBEntires: free robEntries: 25, instsInProgress: 0, dispatched Insts: 0
 170000: system.cpu.rename: [tid:0]: 25 rob free
 170000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 26, instsInProgress: 0, dispatched Insts: 0
 170000: system.cpu.rename: [tid:0]: 26 iq free
 170000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 170000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 170000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 170000: system.cpu.iew: Issue: Processing [tid:0]
 170000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 170000: system.cpu.iew: Execute: Executing instructions from IQ.
 170000: system.cpu.iew: Execute: Processing PC (0x8270=>0x8274).(4=>5), [tid:0] [sn:22].
 170000: system.cpu.iew: Execute: Calculating address for memory reference.
 170000: system.cpu.iew.lsq.thread0: Executing store PC (0x8270=>0x8274).(4=>5) [sn:22]
 170000: global: RegFile: Access to cc register 325, has data 0
 170000: global: RegFile: Access to cc register 325, has data 0
 170000: global: RegFile: Access to cc register 325, has data 0
 170000: global: RegFile: Access to int register 52, has data 0xbefffea8
 170000: global: RegFile: Access to int register 8, has data 0
 170000: system.cpu.iew.lsq.thread0: Doing write to store idx 7, addr 0x77ea0 | storeHead:2 [sn:22]
 170000: system.cpu.iew: Store instruction is fault. [sn:22]
 170000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1, wbActual:1
 170000: system.cpu.iew: Activity this cycle.
 170000: system.cpu.iew: Sending instructions to commit, [sn:11] PC (0x816c=>0x8170).(0=>1).
 170000: system.cpu.iew: Setting Destination Register 51
 170000: system.cpu.scoreboard: Setting reg 51 as ready
 170000: system.cpu.iq: Waking dependents of completed instruction.
 170000: system.cpu.iq: Completing mem instruction PC: (0x816c=>0x8170).(0=>1) [sn:11]
 170000: system.cpu.memDep0: Completed mem instruction PC (0x816c=>0x8170).(0=>1) [sn:11].
 170000: memdepentry: Memory dependency entry deleted.  memdep_count=3 (0x816c=>0x8170).(0=>1)
 170000: system.cpu.iq: Waking any dependents on register 51.
 170000: system.cpu.iq: Waking up a dependent instruction, [sn:27] PC (0x827c=>0x8280).(0=>1).
 170000: global: [sn:27] has 3 ready out of 4 sources. RTI 0)
 170000: system.cpu.iew: Sending instructions to commit, [sn:22] PC (0x8270=>0x8274).(4=>5).
 170000: system.cpu.iq: Waking dependents of completed instruction.
 170000: system.cpu.iq: Completing mem instruction PC: (0x8270=>0x8274).(4=>5) [sn:22]
 170000: system.cpu.memDep0: Completed mem instruction PC (0x8270=>0x8274).(4=>5) [sn:22].
 170000: memdepentry: Memory dependency entry deleted.  memdep_count=2 (0x8270=>0x8274).(4=>5)
 170000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 170000: system.cpu.iq: Not able to schedule any instructions.
 170000: system.cpu.iew: Processing [tid:0]
 170000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 170000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 7
 170000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 170000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 7
 170000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 170000: system.cpu.iew: IQ has 28 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 9 free entries.
 170000: system.cpu.iew: Activity this cycle.
 170000: system.cpu.commit: Getting instructions from Rename stage.
 170000: system.cpu.commit: Trying to commit instructions in the ROB.
 170000: system.cpu.commit: [tid:0]: Marking PC (0x8270=>0x8274).(3=>4), [sn:21] ready within ROB.
 170000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:11] PC (0x816c=>0x8170).(0=>1) is head of ROB and not ready
 170000: system.cpu.commit: [tid:0]: ROB has 15 insts & 25 free entries.
 170000: system.cpu: Activity: 10
 170000: system.cpu: Scheduling next tick!
 170000: system.cpu.iq: Processing FU completion [sn:23]
 170000: system.cpu: CPU already running.
 170500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 170500: system.cpu.fetch: Running stage.
 170500: system.cpu.fetch: There are no more threads available to fetch from.
 170500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 170500: system.cpu.decode: Processing [tid:0]
 170500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 170500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 170500: system.cpu.rename: Processing [tid:0]
 170500: system.cpu.rename: [tid:0]: Free IQ: 28, Free ROB: 25, Free LQ: 14, Free SQ: 9
 170500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 170500: system.cpu.rename: calcFreeROBEntires: free robEntries: 25, instsInProgress: 0, dispatched Insts: 0
 170500: system.cpu.rename: [tid:0]: 25 rob free
 170500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 28, instsInProgress: 0, dispatched Insts: 0
 170500: system.cpu.rename: [tid:0]: 28 iq free
 170500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 170500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 170500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 170500: system.cpu.iew: Issue: Processing [tid:0]
 170500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 170500: system.cpu.iew: Execute: Executing instructions from IQ.
 170500: system.cpu.iew: Execute: Processing PC (0x8270=>0x8274).(5=>6), [tid:0] [sn:23].
 170500: system.cpu.iew: Execute: Calculating address for memory reference.
 170500: system.cpu.iew.lsq.thread0: Executing store PC (0x8270=>0x8274).(5=>6) [sn:23]
 170500: global: RegFile: Access to cc register 325, has data 0
 170500: global: RegFile: Access to cc register 325, has data 0
 170500: global: RegFile: Access to cc register 325, has data 0
 170500: global: RegFile: Access to int register 52, has data 0xbefffea8
 170500: global: RegFile: Access to int register 53, has data 0x8178
 170500: system.cpu.iew.lsq.thread0: Doing write to store idx 8, addr 0x77ea4 | storeHead:2 [sn:23]
 170500: system.cpu.iew: Store instruction is fault. [sn:23]
 170500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 170500: system.cpu.iew: Activity this cycle.
 170500: system.cpu: Activity: 11
 170500: system.cpu.iew: Sending instructions to commit, [sn:23] PC (0x8270=>0x8274).(5=>6).
 170500: system.cpu.iq: Waking dependents of completed instruction.
 170500: system.cpu.iq: Completing mem instruction PC: (0x8270=>0x8274).(5=>6) [sn:23]
 170500: system.cpu.memDep0: Completed mem instruction PC (0x8270=>0x8274).(5=>6) [sn:23].
 170500: memdepentry: Memory dependency entry deleted.  memdep_count=1 (0x8270=>0x8274).(5=>6)
 170500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 170500: system.cpu.iq: Not able to schedule any instructions.
 170500: system.cpu.iew: Processing [tid:0]
 170500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 170500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 7
 170500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 170500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 7
 170500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 170500: system.cpu.iew: IQ has 29 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 9 free entries.
 170500: system.cpu.iew: Activity this cycle.
 170500: system.cpu.commit: Getting instructions from Rename stage.
 170500: system.cpu.commit: Trying to commit instructions in the ROB.
 170500: system.cpu.commit: [tid:0]: Marking PC (0x816c=>0x8170).(0=>1), [sn:11] ready within ROB.
 170500: system.cpu.commit: [tid:0]: Marking PC (0x8270=>0x8274).(4=>5), [sn:22] ready within ROB.
 170500: system.cpu.commit: [tid:0]: Instruction [sn:11] PC (0x816c=>0x8170).(0=>1) is head of ROB and ready to commit
 170500: system.cpu.commit: [tid:0]: ROB has 15 insts & 25 free entries.
 170500: system.cpu.commit: Activating stage.
 170500: system.cpu: Activity: 12
 170500: system.cpu: Activity: 11
 170500: system.cpu: Scheduling next tick!
 171000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 171000: system.cpu.fetch: Running stage.
 171000: system.cpu.fetch: There are no more threads available to fetch from.
 171000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 171000: system.cpu.decode: Processing [tid:0]
 171000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 171000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 171000: system.cpu.rename: Processing [tid:0]
 171000: system.cpu.rename: [tid:0]: Free IQ: 29, Free ROB: 25, Free LQ: 14, Free SQ: 9
 171000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 171000: system.cpu.rename: calcFreeROBEntires: free robEntries: 25, instsInProgress: 0, dispatched Insts: 0
 171000: system.cpu.rename: [tid:0]: 25 rob free
 171000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 29, instsInProgress: 0, dispatched Insts: 0
 171000: system.cpu.rename: [tid:0]: 29 iq free
 171000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 171000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 171000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 171000: system.cpu.iew: Issue: Processing [tid:0]
 171000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 171000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 171000: system.cpu.iq: Not able to schedule any instructions.
 171000: system.cpu.iew: Processing [tid:0]
 171000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 171000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 7
 171000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 171000: system.cpu.iew: IQ has 29 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 9 free entries.
 171000: system.cpu.commit: Getting instructions from Rename stage.
 171000: system.cpu.commit: Trying to commit instructions in the ROB.
 171000: system.cpu.commit: Trying to commit head instruction, [sn:11] [tid:0]
 171000: system.cpu.commit: Committing instruction with [sn:11] PC (0x816c=>0x8170).(0=>1)
 171000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x816c=>0x8170).(0=>1), [sn:11]
 171000: system.cpu: Removing committed instruction [tid:0] PC (0x816c=>0x8170).(0=>1) [sn:11]
 171000: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:11]
 171000: system.cpu.commit: Trying to commit head instruction, [sn:12] [tid:0]
 171000: system.cpu.commit: Committing instruction with [sn:12] PC (0x8170=>0x8174).(0=>1)
 171000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x8170=>0x8174).(0=>1), [sn:12]
 171000: system.cpu: Removing committed instruction [tid:0] PC (0x8170=>0x8174).(0=>1) [sn:12]
 171000: system.cpu.commit: Instruction is committed successfully. num_committed: 2. [sn:12]
 171000: system.cpu.commit: Trying to commit head instruction, [sn:13] [tid:0]
 171000: system.cpu.commit: Committing instruction with [sn:13] PC (0x8170=>0x8174).(1=>2)
 171000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x8170=>0x8174).(1=>2), [sn:13]
 171000: system.cpu: Removing committed instruction [tid:0] PC (0x8170=>0x8174).(1=>2) [sn:13]
 171000: system.cpu.commit: Instruction is committed successfully. num_committed: 3. [sn:13]
 171000: system.cpu.commit: Trying to commit head instruction, [sn:14] [tid:0]
 171000: system.cpu.commit: Committing instruction with [sn:14] PC (0x8174=>0x826c).(0=>1)
 171000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x8174=>0x826c).(0=>1), [sn:14]
 171000: system.cpu: Removing committed instruction [tid:0] PC (0x8174=>0x826c).(0=>1) [sn:14]
 171000: system.cpu.commit: Instruction is committed successfully. num_committed: 4. [sn:14]
 171000: system.cpu.commit: [tid:0]: Marking PC (0x8270=>0x8274).(5=>6), [sn:23] ready within ROB.
 171000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:17] PC (0x826c=>0x8270).(0=>1) is head of ROB and not ready
 171000: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 171000: system.cpu.commit: Activity This Cycle.
 171000: system.cpu: Activity: 12
 171000: system.cpu.commit: Deactivating stage.
 171000: system.cpu: Activity: 11
 171000: system.cpu: Activity: 10
 171000: system.cpu: Removing instruction, [tid:0] [sn:11] PC (0x816c=>0x8170).(0=>1)
 171000: system.cpu: Removing instruction, [tid:0] [sn:12] PC (0x8170=>0x8174).(0=>1)
 171000: system.cpu: Removing instruction, [tid:0] [sn:13] PC (0x8170=>0x8174).(1=>2)
 171000: system.cpu: Removing instruction, [tid:0] [sn:14] PC (0x8174=>0x826c).(0=>1)
 171000: system.cpu: Scheduling next tick!
 171500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 171500: system.cpu.fetch: Running stage.
 171500: system.cpu.fetch: There are no more threads available to fetch from.
 171500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 171500: system.cpu.decode: Processing [tid:0]
 171500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 171500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 171500: system.cpu.rename: Processing [tid:0]
 171500: system.cpu.rename: [tid:0]: Free IQ: 29, Free ROB: 29, Free LQ: 14, Free SQ: 9
 171500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 171500: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 171500: system.cpu.rename: [tid:0]: 29 rob free
 171500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 29, instsInProgress: 0, dispatched Insts: 0
 171500: system.cpu.rename: [tid:0]: 29 iq free
 171500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 171500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 171500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 171500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=10), until [sn:14].
 171500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 3, [sn:11].
 171500: system.cpu.freelist: Freeing register 3.
 171500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 49, [sn:13].
 171500: system.cpu.freelist: Freeing register 49.
 171500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 14, [sn:14].
 171500: system.cpu.freelist: Freeing register 14.
 171500: system.cpu.iew: Issue: Processing [tid:0]
 171500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 171500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 171500: system.cpu.iq: Not able to schedule any instructions.
 171500: system.cpu.iew: Processing [tid:0]
 171500: system.cpu.iew.lsq.thread0: Marking store as able to write back, PC (0x8170=>0x8174).(0=>1) [sn:12]
 171500: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x816c=>0x8170).(0=>1)
 171500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:14]
 171500: global: DynInst: [sn:13] Instruction destroyed. Instcount for system.cpu = 16
 171500: global: DynInst: [sn:14] Instruction destroyed. Instcount for system.cpu = 15
 171500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 171500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 7
 171500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 171500: system.cpu.iew: IQ has 29 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 9 free entries.
 171500: system.cpu.iew: IEW switching to active
 171500: system.cpu.iew: Activating stage.
 171500: system.cpu: Activity: 11
 171500: system.cpu.commit: Getting instructions from Rename stage.
 171500: system.cpu.commit: Trying to commit instructions in the ROB.
 171500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:17] PC (0x826c=>0x8270).(0=>1) is head of ROB and not ready
 171500: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 171500: system.cpu: Activity: 10
 171500: system.cpu: Scheduling next tick!
 172000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 172000: system.cpu.fetch: Running stage.
 172000: system.cpu.fetch: There are no more threads available to fetch from.
 172000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 172000: system.cpu.decode: Processing [tid:0]
 172000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 172000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 172000: system.cpu.rename: Processing [tid:0]
 172000: system.cpu.rename: [tid:0]: Free IQ: 29, Free ROB: 29, Free LQ: 14, Free SQ: 9
 172000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 172000: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 172000: system.cpu.rename: [tid:0]: 29 rob free
 172000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 29, instsInProgress: 0, dispatched Insts: 0
 172000: system.cpu.rename: [tid:0]: 29 iq free
 172000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 172000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 172000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 172000: system.cpu.iew: Issue: Processing [tid:0]
 172000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 172000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 172000: system.cpu.iq: Not able to schedule any instructions.
 172000: system.cpu.iew.lsq: [tid:0] Writing back stores. 1 stores available for Writeback.
 172000: system.cpu.iew.lsq.thread0: D-Cache: Writing back store idx:2 PC:(0x8170=>0x8174).(0=>1) to Addr:0x77ea8, data:0x60 [sn:12]
 172000: system.cpu.iew: Processing [tid:0]
 172000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 172000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 7
 172000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 172000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 7
 172000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 172000: system.cpu.iew: IQ has 29 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 9 free entries.
 172000: system.cpu.iew: IEW switching to idle
 172000: system.cpu.iew: Deactivating stage.
 172000: system.cpu: Activity: 9
 172000: system.cpu.iew: Activity this cycle.
 172000: system.cpu: Activity: 10
 172000: system.cpu.commit: Getting instructions from Rename stage.
 172000: system.cpu.commit: Trying to commit instructions in the ROB.
 172000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:17] PC (0x826c=>0x8270).(0=>1) is head of ROB and not ready
 172000: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 172000: system.cpu: Activity: 9
 172000: system.cpu: Scheduling next tick!
 172500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 172500: system.cpu.fetch: Running stage.
 172500: system.cpu.fetch: There are no more threads available to fetch from.
 172500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 172500: system.cpu.decode: Processing [tid:0]
 172500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 172500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 172500: system.cpu.rename: Processing [tid:0]
 172500: system.cpu.rename: [tid:0]: Free IQ: 29, Free ROB: 29, Free LQ: 15, Free SQ: 9
 172500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 172500: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 172500: system.cpu.rename: [tid:0]: 29 rob free
 172500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 29, instsInProgress: 0, dispatched Insts: 0
 172500: system.cpu.rename: [tid:0]: 29 iq free
 172500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 172500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 172500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 172500: system.cpu.iew: Issue: Processing [tid:0]
 172500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 172500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 172500: system.cpu.iq: Not able to schedule any instructions.
 172500: system.cpu.iew.lsq: [tid:0] Writing back stores. 1 stores available for Writeback.
 172500: system.cpu.iew: Processing [tid:0]
 172500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 172500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 7
 172500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 172500: system.cpu.iew: IQ has 29 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 9 free entries.
 172500: system.cpu.commit: Getting instructions from Rename stage.
 172500: system.cpu.commit: Trying to commit instructions in the ROB.
 172500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:17] PC (0x826c=>0x8270).(0=>1) is head of ROB and not ready
 172500: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 172500: global: DynInst: [sn:11] Instruction destroyed. Instcount for system.cpu = 14
 172500: system.cpu: Activity: 8
 172500: system.cpu: Scheduling next tick!
 173000: system.cpu.iew.lsq.thread0: Writeback event [sn:12].
 173000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:12].
 173000: system.cpu: CPU already running.
 173000: system.cpu: Activity: 9
 173000: system.cpu.iew.lsq.thread0: Completing store [sn:12], idx:2, store head idx:3
 173000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 173000: system.cpu.fetch: Running stage.
 173000: system.cpu.fetch: There are no more threads available to fetch from.
 173000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 173000: system.cpu.decode: Processing [tid:0]
 173000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 173000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 173000: system.cpu.rename: Processing [tid:0]
 173000: system.cpu.rename: [tid:0]: Free IQ: 29, Free ROB: 29, Free LQ: 15, Free SQ: 9
 173000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 173000: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 173000: system.cpu.rename: [tid:0]: 29 rob free
 173000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 29, instsInProgress: 0, dispatched Insts: 0
 173000: system.cpu.rename: [tid:0]: 29 iq free
 173000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 173000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 173000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 173000: system.cpu.iew: Issue: Processing [tid:0]
 173000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 173000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 173000: system.cpu.iq: Not able to schedule any instructions.
 173000: system.cpu.iew: Processing [tid:0]
 173000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 173000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 6
 173000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 173000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 6
 173000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 173000: system.cpu.iew: IQ has 29 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 10 free entries.
 173000: system.cpu.iew: Activity this cycle.
 173000: system.cpu.commit: Getting instructions from Rename stage.
 173000: system.cpu.commit: Trying to commit instructions in the ROB.
 173000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:17] PC (0x826c=>0x8270).(0=>1) is head of ROB and not ready
 173000: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 173000: system.cpu: Activity: 8
 173000: system.cpu: Scheduling next tick!
 173500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 173500: system.cpu.fetch: Running stage.
 173500: system.cpu.fetch: There are no more threads available to fetch from.
 173500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 173500: system.cpu.decode: Processing [tid:0]
 173500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 173500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 173500: system.cpu.rename: Processing [tid:0]
 173500: system.cpu.rename: [tid:0]: Free IQ: 29, Free ROB: 29, Free LQ: 15, Free SQ: 10
 173500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 173500: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 173500: system.cpu.rename: [tid:0]: 29 rob free
 173500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 29, instsInProgress: 0, dispatched Insts: 0
 173500: system.cpu.rename: [tid:0]: 29 iq free
 173500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 173500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 173500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 173500: system.cpu.iew: Issue: Processing [tid:0]
 173500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 173500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 173500: system.cpu.iq: Not able to schedule any instructions.
 173500: system.cpu.iew: Processing [tid:0]
 173500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 173500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 6
 173500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 173500: system.cpu.iew: IQ has 29 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 10 free entries.
 173500: system.cpu.commit: Getting instructions from Rename stage.
 173500: system.cpu.commit: Trying to commit instructions in the ROB.
 173500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:17] PC (0x826c=>0x8270).(0=>1) is head of ROB and not ready
 173500: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 173500: system.cpu: Activity: 7
 173500: system.cpu: Scheduling next tick!
 174000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 174000: system.cpu.fetch: Running stage.
 174000: system.cpu.fetch: There are no more threads available to fetch from.
 174000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 174000: system.cpu.decode: Processing [tid:0]
 174000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 174000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 174000: system.cpu.rename: Processing [tid:0]
 174000: system.cpu.rename: [tid:0]: Free IQ: 29, Free ROB: 29, Free LQ: 15, Free SQ: 10
 174000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 174000: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 174000: system.cpu.rename: [tid:0]: 29 rob free
 174000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 29, instsInProgress: 0, dispatched Insts: 0
 174000: system.cpu.rename: [tid:0]: 29 iq free
 174000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 174000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 174000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 174000: system.cpu.iew: Issue: Processing [tid:0]
 174000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 174000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 174000: system.cpu.iq: Not able to schedule any instructions.
 174000: system.cpu.iew: Processing [tid:0]
 174000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 174000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 6
 174000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 174000: system.cpu.iew: IQ has 29 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 10 free entries.
 174000: system.cpu.commit: Getting instructions from Rename stage.
 174000: system.cpu.commit: Trying to commit instructions in the ROB.
 174000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:17] PC (0x826c=>0x8270).(0=>1) is head of ROB and not ready
 174000: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 174000: system.cpu: Activity: 6
 174000: system.cpu: Scheduling next tick!
 174500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 174500: system.cpu.fetch: Running stage.
 174500: system.cpu.fetch: There are no more threads available to fetch from.
 174500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 174500: system.cpu.decode: Processing [tid:0]
 174500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 174500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 174500: system.cpu.rename: Processing [tid:0]
 174500: system.cpu.rename: [tid:0]: Free IQ: 29, Free ROB: 29, Free LQ: 15, Free SQ: 10
 174500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 174500: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 174500: system.cpu.rename: [tid:0]: 29 rob free
 174500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 29, instsInProgress: 0, dispatched Insts: 0
 174500: system.cpu.rename: [tid:0]: 29 iq free
 174500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 174500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 174500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 174500: system.cpu.iew: Issue: Processing [tid:0]
 174500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 174500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 174500: system.cpu.iq: Not able to schedule any instructions.
 174500: system.cpu.iew: Processing [tid:0]
 174500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 174500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 6
 174500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 174500: system.cpu.iew: IQ has 29 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 10 free entries.
 174500: system.cpu.commit: Getting instructions from Rename stage.
 174500: system.cpu.commit: Trying to commit instructions in the ROB.
 174500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:17] PC (0x826c=>0x8270).(0=>1) is head of ROB and not ready
 174500: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 174500: system.cpu: Activity: 5
 174500: system.cpu: Scheduling next tick!
 175000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 175000: system.cpu.fetch: Running stage.
 175000: system.cpu.fetch: There are no more threads available to fetch from.
 175000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 175000: system.cpu.decode: Processing [tid:0]
 175000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 175000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 175000: system.cpu.rename: Processing [tid:0]
 175000: system.cpu.rename: [tid:0]: Free IQ: 29, Free ROB: 29, Free LQ: 15, Free SQ: 10
 175000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 175000: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 175000: system.cpu.rename: [tid:0]: 29 rob free
 175000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 29, instsInProgress: 0, dispatched Insts: 0
 175000: system.cpu.rename: [tid:0]: 29 iq free
 175000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 175000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 175000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 175000: system.cpu.iew: Issue: Processing [tid:0]
 175000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 175000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 175000: system.cpu.iq: Not able to schedule any instructions.
 175000: system.cpu.iew: Processing [tid:0]
 175000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 175000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 6
 175000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 175000: system.cpu.iew: IQ has 29 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 10 free entries.
 175000: system.cpu.commit: Getting instructions from Rename stage.
 175000: system.cpu.commit: Trying to commit instructions in the ROB.
 175000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:17] PC (0x826c=>0x8270).(0=>1) is head of ROB and not ready
 175000: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 175000: system.cpu: Activity: 4
 175000: system.cpu: Scheduling next tick!
 175500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 175500: system.cpu.fetch: Running stage.
 175500: system.cpu.fetch: There are no more threads available to fetch from.
 175500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 175500: system.cpu.decode: Processing [tid:0]
 175500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 175500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 175500: system.cpu.rename: Processing [tid:0]
 175500: system.cpu.rename: [tid:0]: Free IQ: 29, Free ROB: 29, Free LQ: 15, Free SQ: 10
 175500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 175500: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 175500: system.cpu.rename: [tid:0]: 29 rob free
 175500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 29, instsInProgress: 0, dispatched Insts: 0
 175500: system.cpu.rename: [tid:0]: 29 iq free
 175500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 175500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 175500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 175500: system.cpu.iew: Issue: Processing [tid:0]
 175500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 175500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 175500: system.cpu.iq: Not able to schedule any instructions.
 175500: system.cpu.iew: Processing [tid:0]
 175500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 175500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 6
 175500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 175500: system.cpu.iew: IQ has 29 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 10 free entries.
 175500: system.cpu.commit: Getting instructions from Rename stage.
 175500: system.cpu.commit: Trying to commit instructions in the ROB.
 175500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:17] PC (0x826c=>0x8270).(0=>1) is head of ROB and not ready
 175500: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 175500: system.cpu: Activity: 3
 175500: system.cpu: Scheduling next tick!
 176000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 176000: system.cpu.fetch: Running stage.
 176000: system.cpu.fetch: There are no more threads available to fetch from.
 176000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 176000: system.cpu.decode: Processing [tid:0]
 176000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 176000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 176000: system.cpu.rename: Processing [tid:0]
 176000: system.cpu.rename: [tid:0]: Free IQ: 29, Free ROB: 29, Free LQ: 15, Free SQ: 10
 176000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 176000: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 176000: system.cpu.rename: [tid:0]: 29 rob free
 176000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 29, instsInProgress: 0, dispatched Insts: 0
 176000: system.cpu.rename: [tid:0]: 29 iq free
 176000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 176000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 176000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 176000: system.cpu.iew: Issue: Processing [tid:0]
 176000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 176000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 176000: system.cpu.iq: Not able to schedule any instructions.
 176000: system.cpu.iew: Processing [tid:0]
 176000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 176000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 6
 176000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 176000: system.cpu.iew: IQ has 29 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 10 free entries.
 176000: system.cpu.commit: Getting instructions from Rename stage.
 176000: system.cpu.commit: Trying to commit instructions in the ROB.
 176000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:17] PC (0x826c=>0x8270).(0=>1) is head of ROB and not ready
 176000: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 176000: system.cpu: Activity: 2
 176000: system.cpu: Scheduling next tick!
 176500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 176500: system.cpu.fetch: Running stage.
 176500: system.cpu.fetch: There are no more threads available to fetch from.
 176500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 176500: system.cpu.decode: Processing [tid:0]
 176500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 176500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 176500: system.cpu.rename: Processing [tid:0]
 176500: system.cpu.rename: [tid:0]: Free IQ: 29, Free ROB: 29, Free LQ: 15, Free SQ: 10
 176500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 176500: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 176500: system.cpu.rename: [tid:0]: 29 rob free
 176500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 29, instsInProgress: 0, dispatched Insts: 0
 176500: system.cpu.rename: [tid:0]: 29 iq free
 176500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 176500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 176500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 176500: system.cpu.iew: Issue: Processing [tid:0]
 176500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 176500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 176500: system.cpu.iq: Not able to schedule any instructions.
 176500: system.cpu.iew: Processing [tid:0]
 176500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 176500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 6
 176500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 176500: system.cpu.iew: IQ has 29 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 10 free entries.
 176500: system.cpu.commit: Getting instructions from Rename stage.
 176500: system.cpu.commit: Trying to commit instructions in the ROB.
 176500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:17] PC (0x826c=>0x8270).(0=>1) is head of ROB and not ready
 176500: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 176500: system.cpu: Scheduling next tick!
 177000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 177000: system.cpu.fetch: Running stage.
 177000: system.cpu.fetch: There are no more threads available to fetch from.
 177000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 177000: system.cpu.decode: Processing [tid:0]
 177000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 177000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 177000: system.cpu.rename: Processing [tid:0]
 177000: system.cpu.rename: [tid:0]: Free IQ: 29, Free ROB: 29, Free LQ: 15, Free SQ: 10
 177000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 177000: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 177000: system.cpu.rename: [tid:0]: 29 rob free
 177000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 29, instsInProgress: 0, dispatched Insts: 0
 177000: system.cpu.rename: [tid:0]: 29 iq free
 177000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 177000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 177000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 177000: system.cpu.iew: Issue: Processing [tid:0]
 177000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 177000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 177000: system.cpu.iq: Not able to schedule any instructions.
 177000: system.cpu.iew: Processing [tid:0]
 177000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 177000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 6
 177000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 177000: system.cpu.iew: IQ has 29 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 10 free entries.
 177000: system.cpu.commit: Getting instructions from Rename stage.
 177000: system.cpu.commit: Trying to commit instructions in the ROB.
 177000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:17] PC (0x826c=>0x8270).(0=>1) is head of ROB and not ready
 177000: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 177000: system.cpu: Activity: 1
 177000: system.cpu: Scheduling next tick!
 177500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 177500: system.cpu.fetch: Running stage.
 177500: system.cpu.fetch: There are no more threads available to fetch from.
 177500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 177500: system.cpu.decode: Processing [tid:0]
 177500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 177500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 177500: system.cpu.rename: Processing [tid:0]
 177500: system.cpu.rename: [tid:0]: Free IQ: 29, Free ROB: 29, Free LQ: 15, Free SQ: 10
 177500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 177500: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 177500: system.cpu.rename: [tid:0]: 29 rob free
 177500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 29, instsInProgress: 0, dispatched Insts: 0
 177500: system.cpu.rename: [tid:0]: 29 iq free
 177500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 177500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 177500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 177500: system.cpu.iew: Issue: Processing [tid:0]
 177500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 177500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 177500: system.cpu.iq: Not able to schedule any instructions.
 177500: system.cpu.iew: Processing [tid:0]
 177500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 177500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 6
 177500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 177500: system.cpu.iew: IQ has 29 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 10 free entries.
 177500: system.cpu.commit: Getting instructions from Rename stage.
 177500: system.cpu.commit: Trying to commit instructions in the ROB.
 177500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:17] PC (0x826c=>0x8270).(0=>1) is head of ROB and not ready
 177500: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 177500: system.cpu: Scheduling next tick!
 178000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 178000: system.cpu.fetch: Running stage.
 178000: system.cpu.fetch: There are no more threads available to fetch from.
 178000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 178000: system.cpu.decode: Processing [tid:0]
 178000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 178000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 178000: system.cpu.rename: Processing [tid:0]
 178000: system.cpu.rename: [tid:0]: Free IQ: 29, Free ROB: 29, Free LQ: 15, Free SQ: 10
 178000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 178000: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 178000: system.cpu.rename: [tid:0]: 29 rob free
 178000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 29, instsInProgress: 0, dispatched Insts: 0
 178000: system.cpu.rename: [tid:0]: 29 iq free
 178000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 178000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 178000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 178000: system.cpu.iew: Issue: Processing [tid:0]
 178000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 178000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 178000: system.cpu.iq: Not able to schedule any instructions.
 178000: system.cpu.iew: Processing [tid:0]
 178000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 178000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 6
 178000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 178000: system.cpu.iew: IQ has 29 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 10 free entries.
 178000: system.cpu.commit: Getting instructions from Rename stage.
 178000: system.cpu.commit: Trying to commit instructions in the ROB.
 178000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:17] PC (0x826c=>0x8270).(0=>1) is head of ROB and not ready
 178000: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 178000: system.cpu: Activity: 0
 178000: system.cpu: No activity left!
 178000: system.cpu: Idle!
 221000: system.cpu.iew.lsq.thread0: Writeback event [sn:17].
 221000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:17].
 221000: system.cpu: Waking up CPU
 221000: global: RegFile: Access to cc register 325, has data 0
 221000: global: RegFile: Access to cc register 325, has data 0
 221000: global: RegFile: Access to cc register 325, has data 0
 221000: global: RegFile: Setting int register 54 to 0
 221000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 221000: system.cpu.iew: Activity this cycle.
 221000: system.cpu: Activity: 1
 221000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 221000: system.cpu.fetch: Running stage.
 221000: system.cpu.fetch: There are no more threads available to fetch from.
 221000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 221000: system.cpu.decode: Processing [tid:0]
 221000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 221000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 221000: system.cpu.rename: Processing [tid:0]
 221000: system.cpu.rename: [tid:0]: Free IQ: 29, Free ROB: 29, Free LQ: 15, Free SQ: 10
 221000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 221000: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 221000: system.cpu.rename: [tid:0]: 29 rob free
 221000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 29, instsInProgress: 0, dispatched Insts: 0
 221000: system.cpu.rename: [tid:0]: 29 iq free
 221000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 221000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 221000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 221000: system.cpu.iew: Issue: Processing [tid:0]
 221000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 221000: system.cpu.iew: Sending instructions to commit, [sn:17] PC (0x826c=>0x8270).(0=>1).
 221000: system.cpu.iew: Setting Destination Register 54
 221000: system.cpu.scoreboard: Setting reg 54 as ready
 221000: system.cpu.iq: Waking dependents of completed instruction.
 221000: system.cpu.iq: Completing mem instruction PC: (0x826c=>0x8270).(0=>1) [sn:17]
 221000: system.cpu.memDep0: Completed mem instruction PC (0x826c=>0x8270).(0=>1) [sn:17].
 221000: memdepentry: Memory dependency entry deleted.  memdep_count=0 (0x826c=>0x8270).(0=>1)
 221000: system.cpu.iq: Waking any dependents on register 54.
 221000: system.cpu.iq: Waking up a dependent instruction, [sn:25] PC (0x8274=>0x8278).(0=>1).
 221000: global: [sn:25] has 4 ready out of 4 sources. RTI 0)
 221000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x8274=>0x8278).(0=>1) opclass:1 [sn:25].
 221000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 221000: system.cpu.iq: Thread 0: Issuing instruction PC (0x8274=>0x8278).(0=>1) [sn:25]
 221000: system.cpu.iew: Processing [tid:0]
 221000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 221000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 6
 221000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 221000: system.cpu.iew: IQ has 31 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 10 free entries.
 221000: system.cpu.commit: Getting instructions from Rename stage.
 221000: system.cpu.commit: Trying to commit instructions in the ROB.
 221000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:17] PC (0x826c=>0x8270).(0=>1) is head of ROB and not ready
 221000: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 221000: system.cpu: Scheduling next tick!
 221500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 221500: system.cpu.fetch: Running stage.
 221500: system.cpu.fetch: There are no more threads available to fetch from.
 221500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 221500: system.cpu.decode: Processing [tid:0]
 221500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 221500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 221500: system.cpu.rename: Processing [tid:0]
 221500: system.cpu.rename: [tid:0]: Free IQ: 29, Free ROB: 29, Free LQ: 15, Free SQ: 10
 221500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 221500: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 221500: system.cpu.rename: [tid:0]: 29 rob free
 221500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 29, instsInProgress: 0, dispatched Insts: 0
 221500: system.cpu.rename: [tid:0]: 29 iq free
 221500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 221500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 221500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 221500: system.cpu.iew: Issue: Processing [tid:0]
 221500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 221500: system.cpu.iew: Execute: Executing instructions from IQ.
 221500: system.cpu.iew: Execute: Processing PC (0x8274=>0x8278).(0=>1), [tid:0] [sn:25].
 221500: global: RegFile: Access to cc register 325, has data 0
 221500: global: RegFile: Access to cc register 325, has data 0
 221500: global: RegFile: Access to cc register 325, has data 0
 221500: global: RegFile: Access to int register 54, has data 0
 221500: global: RegFile: Setting cc register 326 to 0x1
 221500: global: RegFile: Setting cc register 327 to 0
 221500: global: RegFile: Setting cc register 328 to 0x1
 221500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 221500: system.cpu: Activity: 2
 221500: system.cpu.iew: Sending instructions to commit, [sn:25] PC (0x8274=>0x8278).(0=>1).
 221500: system.cpu.iew: Setting Destination Register 326
 221500: system.cpu.scoreboard: Setting reg 326 as ready
 221500: system.cpu.iew: Setting Destination Register 327
 221500: system.cpu.scoreboard: Setting reg 327 as ready
 221500: system.cpu.iew: Setting Destination Register 328
 221500: system.cpu.scoreboard: Setting reg 328 as ready
 221500: system.cpu.iq: Waking dependents of completed instruction.
 221500: system.cpu.iq: Waking any dependents on register 326.
 221500: system.cpu.iq: Waking any dependents on register 327.
 221500: system.cpu.iq: Waking any dependents on register 328.
 221500: system.cpu.iq: Waking up a dependent instruction, [sn:27] PC (0x827c=>0x8280).(0=>1).
 221500: global: [sn:27] has 4 ready out of 4 sources. RTI 0)
 221500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x827c=>0x8280).(0=>1) opclass:1 [sn:27].
 221500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 221500: system.cpu.iq: Thread 0: Issuing instruction PC (0x827c=>0x8280).(0=>1) [sn:27]
 221500: system.cpu.iew: Processing [tid:0]
 221500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 221500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 6
 221500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 221500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 6
 221500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 221500: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 10 free entries.
 221500: system.cpu.iew: Activity this cycle.
 221500: system.cpu.commit: Getting instructions from Rename stage.
 221500: system.cpu.commit: Trying to commit instructions in the ROB.
 221500: system.cpu.commit: [tid:0]: Marking PC (0x826c=>0x8270).(0=>1), [sn:17] ready within ROB.
 221500: system.cpu.commit: [tid:0]: Instruction [sn:17] PC (0x826c=>0x8270).(0=>1) is head of ROB and ready to commit
 221500: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 221500: system.cpu.commit: Activating stage.
 221500: system.cpu: Activity: 3
 221500: system.cpu: Scheduling next tick!
 222000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 222000: system.cpu.fetch: Running stage.
 222000: system.cpu.fetch: There are no more threads available to fetch from.
 222000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 222000: system.cpu.decode: Processing [tid:0]
 222000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 222000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 222000: system.cpu.rename: Processing [tid:0]
 222000: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 29, Free LQ: 15, Free SQ: 10
 222000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 222000: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 222000: system.cpu.rename: [tid:0]: 29 rob free
 222000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 222000: system.cpu.rename: [tid:0]: 32 iq free
 222000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 222000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 222000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 222000: system.cpu.iew: Issue: Processing [tid:0]
 222000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 222000: system.cpu.iew: Execute: Executing instructions from IQ.
 222000: system.cpu.iew: Execute: Processing PC (0x827c=>0x8280).(0=>1), [tid:0] [sn:27].
 222000: global: RegFile: Access to cc register 325, has data 0
 222000: global: RegFile: Access to cc register 328, has data 0x1
 222000: global: RegFile: Access to cc register 325, has data 0
 222000: global: RegFile: Access to int register 51, has data 0x89a8
 222000: global: RegFile: Setting int register 57 to 0x89a8
 222000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 222000: system.cpu: Activity: 4
 222000: system.cpu.iew: Sending instructions to commit, [sn:27] PC (0x827c=>0x8280).(0=>1).
 222000: system.cpu.iew: Setting Destination Register 57
 222000: system.cpu.scoreboard: Setting reg 57 as ready
 222000: system.cpu.iq: Waking dependents of completed instruction.
 222000: system.cpu.iq: Waking any dependents on register 57.
 222000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 222000: system.cpu.iq: Not able to schedule any instructions.
 222000: system.cpu.iew: Processing [tid:0]
 222000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 222000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 6
 222000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 222000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 6
 222000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 222000: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 10 free entries.
 222000: system.cpu.iew: Activity this cycle.
 222000: system.cpu.commit: Getting instructions from Rename stage.
 222000: system.cpu.commit: Trying to commit instructions in the ROB.
 222000: system.cpu.commit: Trying to commit head instruction, [sn:17] [tid:0]
 222000: system.cpu.commit: Committing instruction with [sn:17] PC (0x826c=>0x8270).(0=>1)
 222000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x826c=>0x8270).(0=>1), [sn:17]
 222000: system.cpu: Removing committed instruction [tid:0] PC (0x826c=>0x8270).(0=>1) [sn:17]
 222000: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:17]
 222000: system.cpu.commit: Trying to commit head instruction, [sn:18] [tid:0]
 222000: system.cpu.commit: Committing instruction with [sn:18] PC (0x8270=>0x8274).(0=>1)
 222000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x8270=>0x8274).(0=>1), [sn:18]
 222000: system.cpu: Removing committed instruction [tid:0] PC (0x8270=>0x8274).(0=>1) [sn:18]
 222000: system.cpu.commit: Instruction is committed successfully. num_committed: 2. [sn:18]
 222000: system.cpu.commit: Trying to commit head instruction, [sn:19] [tid:0]
 222000: system.cpu.commit: Committing instruction with [sn:19] PC (0x8270=>0x8274).(1=>2)
 222000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x8270=>0x8274).(1=>2), [sn:19]
 222000: system.cpu: Removing committed instruction [tid:0] PC (0x8270=>0x8274).(1=>2) [sn:19]
 222000: system.cpu.commit: Instruction is committed successfully. num_committed: 3. [sn:19]
 222000: system.cpu.commit: Trying to commit head instruction, [sn:20] [tid:0]
 222000: system.cpu.commit: Committing instruction with [sn:20] PC (0x8270=>0x8274).(2=>3)
 222000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x8270=>0x8274).(2=>3), [sn:20]
 222000: system.cpu: Removing committed instruction [tid:0] PC (0x8270=>0x8274).(2=>3) [sn:20]
 222000: system.cpu.commit: Instruction is committed successfully. num_committed: 4. [sn:20]
 222000: system.cpu.commit: Trying to commit head instruction, [sn:21] [tid:0]
 222000: system.cpu.commit: Committing instruction with [sn:21] PC (0x8270=>0x8274).(3=>4)
 222000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x8270=>0x8274).(3=>4), [sn:21]
 222000: system.cpu: Removing committed instruction [tid:0] PC (0x8270=>0x8274).(3=>4) [sn:21]
 222000: system.cpu.commit: Instruction is committed successfully. num_committed: 5. [sn:21]
 222000: system.cpu.commit: Trying to commit head instruction, [sn:22] [tid:0]
 222000: system.cpu.commit: Committing instruction with [sn:22] PC (0x8270=>0x8274).(4=>5)
 222000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x8270=>0x8274).(4=>5), [sn:22]
 222000: system.cpu: Removing committed instruction [tid:0] PC (0x8270=>0x8274).(4=>5) [sn:22]
 222000: system.cpu.commit: Instruction is committed successfully. num_committed: 6. [sn:22]
 222000: system.cpu.commit: Trying to commit head instruction, [sn:23] [tid:0]
 222000: system.cpu.commit: Committing instruction with [sn:23] PC (0x8270=>0x8274).(5=>6)
 222000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x8270=>0x8274).(5=>6), [sn:23]
 222000: system.cpu: Removing committed instruction [tid:0] PC (0x8270=>0x8274).(5=>6) [sn:23]
 222000: system.cpu.commit: Instruction is committed successfully. num_committed: 7. [sn:23]
 222000: system.cpu.commit: Trying to commit head instruction, [sn:24] [tid:0]
 222000: system.cpu.commit: Committing instruction with [sn:24] PC (0x8270=>0x8274).(6=>7)
 222000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x8270=>0x8274).(6=>7), [sn:24]
 222000: system.cpu: Removing committed instruction [tid:0] PC (0x8270=>0x8274).(6=>7) [sn:24]
 222000: system.cpu.commit: Instruction is committed successfully. num_committed: 8. [sn:24]
 222000: system.cpu.commit: [tid:0]: Marking PC (0x8274=>0x8278).(0=>1), [sn:25] ready within ROB.
 222000: system.cpu.commit: [tid:0]: Instruction [sn:25] PC (0x8274=>0x8278).(0=>1) is head of ROB and ready to commit
 222000: system.cpu.commit: [tid:0]: ROB has 3 insts & 37 free entries.
 222000: system.cpu.commit: Activity This Cycle.
 222000: system.cpu: Removing instruction, [tid:0] [sn:17] PC (0x826c=>0x8270).(0=>1)
 222000: system.cpu: Removing instruction, [tid:0] [sn:18] PC (0x8270=>0x8274).(0=>1)
 222000: system.cpu: Removing instruction, [tid:0] [sn:19] PC (0x8270=>0x8274).(1=>2)
 222000: system.cpu: Removing instruction, [tid:0] [sn:20] PC (0x8270=>0x8274).(2=>3)
 222000: system.cpu: Removing instruction, [tid:0] [sn:21] PC (0x8270=>0x8274).(3=>4)
 222000: system.cpu: Removing instruction, [tid:0] [sn:22] PC (0x8270=>0x8274).(4=>5)
 222000: system.cpu: Removing instruction, [tid:0] [sn:23] PC (0x8270=>0x8274).(5=>6)
 222000: system.cpu: Removing instruction, [tid:0] [sn:24] PC (0x8270=>0x8274).(6=>7)
 222000: system.cpu: Scheduling next tick!
 222500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 222500: system.cpu.fetch: Running stage.
 222500: system.cpu.fetch: There are no more threads available to fetch from.
 222500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 222500: system.cpu.decode: Processing [tid:0]
 222500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 222500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 222500: system.cpu.rename: Processing [tid:0]
 222500: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 37, Free LQ: 15, Free SQ: 10
 222500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 222500: system.cpu.rename: calcFreeROBEntires: free robEntries: 37, instsInProgress: 0, dispatched Insts: 0
 222500: system.cpu.rename: [tid:0]: 37 rob free
 222500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 222500: system.cpu.rename: [tid:0]: 32 iq free
 222500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 222500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 222500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 222500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=7), until [sn:24].
 222500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 43, [sn:17].
 222500: system.cpu.freelist: Freeing register 43.
 222500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 52, [sn:24].
 222500: system.cpu.freelist: Freeing register 52.
 222500: system.cpu.iew: Issue: Processing [tid:0]
 222500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 222500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 222500: system.cpu.iq: Not able to schedule any instructions.
 222500: system.cpu.iew: Processing [tid:0]
 222500: system.cpu.iew.lsq.thread0: Marking store as able to write back, PC (0x8270=>0x8274).(0=>1) [sn:18]
 222500: system.cpu.iew.lsq.thread0: Marking store as able to write back, PC (0x8270=>0x8274).(1=>2) [sn:19]
 222500: system.cpu.iew.lsq.thread0: Marking store as able to write back, PC (0x8270=>0x8274).(2=>3) [sn:20]
 222500: system.cpu.iew.lsq.thread0: Marking store as able to write back, PC (0x8270=>0x8274).(3=>4) [sn:21]
 222500: system.cpu.iew.lsq.thread0: Marking store as able to write back, PC (0x8270=>0x8274).(4=>5) [sn:22]
 222500: system.cpu.iew.lsq.thread0: Marking store as able to write back, PC (0x8270=>0x8274).(5=>6) [sn:23]
 222500: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x826c=>0x8270).(0=>1)
 222500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:24]
 222500: global: DynInst: [sn:24] Instruction destroyed. Instcount for system.cpu = 13
 222500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 222500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 6
 222500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 222500: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 10 free entries.
 222500: system.cpu.iew: IEW switching to active
 222500: system.cpu.iew: Activating stage.
 222500: system.cpu: Activity: 5
 222500: system.cpu.commit: Getting instructions from Rename stage.
 222500: system.cpu.commit: Trying to commit instructions in the ROB.
 222500: system.cpu.commit: Trying to commit head instruction, [sn:25] [tid:0]
 222500: system.cpu.commit: Committing instruction with [sn:25] PC (0x8274=>0x8278).(0=>1)
 222500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x8274=>0x8278).(0=>1), [sn:25]
 222500: system.cpu: Removing committed instruction [tid:0] PC (0x8274=>0x8278).(0=>1) [sn:25]
 222500: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:25]
 222500: system.cpu.commit: Trying to commit head instruction, [sn:26] [tid:0]
 222500: system.cpu.commit: Committing instruction with [sn:26] PC (0x8278=>0x827c).(0=>1)
 222500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x8278=>0x827c).(0=>1), [sn:26]
 222500: system.cpu: Removing committed instruction [tid:0] PC (0x8278=>0x827c).(0=>1) [sn:26]
 222500: system.cpu.commit: Instruction is committed successfully. num_committed: 2. [sn:26]
 222500: system.cpu.commit: [tid:0]: Marking PC (0x827c=>0x8280).(0=>1), [sn:27] ready within ROB.
 222500: system.cpu.commit: [tid:0]: Instruction [sn:27] PC (0x827c=>0x8280).(0=>1) is head of ROB and ready to commit
 222500: system.cpu.commit: [tid:0]: ROB has 1 insts & 39 free entries.
 222500: system.cpu.commit: Activity This Cycle.
 222500: system.cpu: Activity: 6
 222500: system.cpu: Removing instruction, [tid:0] [sn:25] PC (0x8274=>0x8278).(0=>1)
 222500: system.cpu: Removing instruction, [tid:0] [sn:26] PC (0x8278=>0x827c).(0=>1)
 222500: system.cpu: Scheduling next tick!
 223000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 223000: system.cpu.fetch: Running stage.
 223000: system.cpu.fetch: There are no more threads available to fetch from.
 223000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 223000: system.cpu.decode: Processing [tid:0]
 223000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 223000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 223000: system.cpu.rename: Processing [tid:0]
 223000: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 39, Free LQ: 15, Free SQ: 10
 223000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 223000: system.cpu.rename: calcFreeROBEntires: free robEntries: 39, instsInProgress: 0, dispatched Insts: 0
 223000: system.cpu.rename: [tid:0]: 39 rob free
 223000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 223000: system.cpu.rename: [tid:0]: 32 iq free
 223000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 223000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 223000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 223000: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=5), until [sn:26].
 223000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 320, [sn:25].
 223000: system.cpu.freelist: Freeing register 320.
 223000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 322, [sn:25].
 223000: system.cpu.freelist: Freeing register 322.
 223000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 321, [sn:25].
 223000: system.cpu.freelist: Freeing register 321.
 223000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 55, [sn:26].
 223000: system.cpu.freelist: Freeing register 55.
 223000: system.cpu.iew: Issue: Processing [tid:0]
 223000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 223000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 223000: system.cpu.iq: Not able to schedule any instructions.
 223000: system.cpu.iew.lsq: [tid:0] Writing back stores. 6 stores available for Writeback.
 223000: system.cpu.iew.lsq.thread0: D-Cache: Writing back store idx:3 PC:(0x8270=>0x8274).(0=>1) to Addr:0x77e90, data:0 [sn:18]
 223000: system.cpu.iew.lsq.thread0: D-Cache: Writing back store idx:4 PC:(0x8270=>0x8274).(1=>2) to Addr:0x77e94, data:0 [sn:19]
 223000: system.cpu.iew.lsq.thread0: D-Cache: Writing back store idx:5 PC:(0x8270=>0x8274).(2=>3) to Addr:0x77e98, data:0 [sn:20]
 223000: system.cpu.iew.lsq.thread0: D-Cache: Writing back store idx:6 PC:(0x8270=>0x8274).(3=>4) to Addr:0x77e9c, data:0 [sn:21]
 223000: system.cpu.iew.lsq.thread0: D-Cache: Writing back store idx:7 PC:(0x8270=>0x8274).(4=>5) to Addr:0x77ea0, data:0 [sn:22]
 223000: system.cpu.iew.lsq.thread0: D-Cache: Writing back store idx:8 PC:(0x8270=>0x8274).(5=>6) to Addr:0x77ea4, data:0x78 [sn:23]
 223000: system.cpu.iew: Processing [tid:0]
 223000: system.cpu.iq: [tid:0]: Committing instructions older than [sn:26]
 223000: global: DynInst: [sn:26] Instruction destroyed. Instcount for system.cpu = 12
 223000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 223000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 6
 223000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 223000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 6
 223000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 223000: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 10 free entries.
 223000: system.cpu.iew: IEW switching to idle
 223000: system.cpu.iew: Deactivating stage.
 223000: system.cpu: Activity: 5
 223000: system.cpu.iew: Activity this cycle.
 223000: system.cpu: Activity: 6
 223000: system.cpu.commit: Getting instructions from Rename stage.
 223000: system.cpu.commit: Trying to commit instructions in the ROB.
 223000: system.cpu.commit: Trying to commit head instruction, [sn:27] [tid:0]
 223000: system.cpu.commit: Committing instruction with [sn:27] PC (0x827c=>0x8280).(0=>1)
 223000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x827c=>0x8280).(0=>1), [sn:27]
 223000: system.cpu: Removing committed instruction [tid:0] PC (0x827c=>0x8280).(0=>1) [sn:27]
 223000: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:27]
 223000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 223000: system.cpu.commit: Activity This Cycle.
 223000: system.cpu.commit: Deactivating stage.
 223000: system.cpu: Activity: 5
 223000: system.cpu: Removing instruction, [tid:0] [sn:27] PC (0x827c=>0x8280).(0=>1)
 223000: system.cpu: Scheduling next tick!
 223500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 223500: system.cpu.fetch: Running stage.
 223500: system.cpu.fetch: There are no more threads available to fetch from.
 223500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 223500: system.cpu.decode: Processing [tid:0]
 223500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 223500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 223500: system.cpu.rename: Processing [tid:0]
 223500: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 10
 223500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 223500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 223500: system.cpu.rename: [tid:0]: 40 rob free
 223500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 223500: system.cpu.rename: [tid:0]: 32 iq free
 223500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 223500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 223500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 223500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=1), until [sn:27].
 223500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 6, [sn:27].
 223500: system.cpu.freelist: Freeing register 6.
 223500: system.cpu.iew: Issue: Processing [tid:0]
 223500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 223500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 223500: system.cpu.iq: Not able to schedule any instructions.
 223500: system.cpu.iew.lsq: [tid:0] Writing back stores. 6 stores available for Writeback.
 223500: system.cpu.iew: Processing [tid:0]
 223500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:27]
 223500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 223500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 6
 223500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 223500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 6
 223500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 223500: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 10 free entries.
 223500: system.cpu.iew: Activity this cycle.
 223500: system.cpu: Activity: 6
 223500: system.cpu.commit: Getting instructions from Rename stage.
 223500: system.cpu.commit: Trying to commit instructions in the ROB.
 223500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 223500: global: DynInst: [sn:17] Instruction destroyed. Instcount for system.cpu = 11
 223500: system.cpu: Scheduling next tick!
 224000: system.cpu.iew.lsq.thread0: Writeback event [sn:18].
 224000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:18].
 224000: system.cpu: CPU already running.
 224000: system.cpu: Activity: 7
 224000: system.cpu.iew.lsq.thread0: Completing store [sn:18], idx:3, store head idx:4
 224000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 224000: system.cpu.fetch: Running stage.
 224000: system.cpu.fetch: There are no more threads available to fetch from.
 224000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 224000: system.cpu.decode: Processing [tid:0]
 224000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 224000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 224000: system.cpu.rename: Processing [tid:0]
 224000: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 10
 224000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 224000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 224000: system.cpu.rename: [tid:0]: 40 rob free
 224000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 224000: system.cpu.rename: [tid:0]: 32 iq free
 224000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 224000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 224000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 224000: system.cpu.iew: Issue: Processing [tid:0]
 224000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 224000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 224000: system.cpu.iq: Not able to schedule any instructions.
 224000: system.cpu.iew.lsq: [tid:0] Writing back stores. 5 stores available for Writeback.
 224000: system.cpu.iew: Processing [tid:0]
 224000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 224000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 5
 224000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 224000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 5
 224000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 224000: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 11 free entries.
 224000: system.cpu.iew: Activity this cycle.
 224000: system.cpu.commit: Getting instructions from Rename stage.
 224000: system.cpu.commit: Trying to commit instructions in the ROB.
 224000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 224000: global: DynInst: [sn:25] Instruction destroyed. Instcount for system.cpu = 10
 224000: system.cpu: Scheduling next tick!
 224001: system.cpu.iew.lsq.thread0: Writeback event [sn:19].
 224001: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:19].
 224001: system.cpu: CPU already running.
 224001: system.cpu: Activity: 8
 224001: system.cpu.iew.lsq.thread0: Completing store [sn:19], idx:4, store head idx:5
 224002: system.cpu.iew.lsq.thread0: Writeback event [sn:20].
 224002: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:20].
 224002: system.cpu: CPU already running.
 224002: system.cpu.iew.lsq.thread0: Completing store [sn:20], idx:5, store head idx:6
 224003: system.cpu.iew.lsq.thread0: Writeback event [sn:21].
 224003: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:21].
 224003: system.cpu: CPU already running.
 224003: system.cpu.iew.lsq.thread0: Completing store [sn:21], idx:6, store head idx:7
 224004: system.cpu.iew.lsq.thread0: Writeback event [sn:22].
 224004: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:22].
 224004: system.cpu: CPU already running.
 224004: system.cpu.iew.lsq.thread0: Completing store [sn:22], idx:7, store head idx:8
 224005: system.cpu.iew.lsq.thread0: Writeback event [sn:23].
 224005: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:23].
 224005: system.cpu: CPU already running.
 224005: system.cpu.iew.lsq.thread0: Completing store [sn:23], idx:8, store head idx:9
 224500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 224500: system.cpu.fetch: Running stage.
 224500: system.cpu.fetch: There are no more threads available to fetch from.
 224500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 224500: system.cpu.decode: Processing [tid:0]
 224500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 224500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 224500: system.cpu.rename: Processing [tid:0]
 224500: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 11
 224500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 224500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 224500: system.cpu.rename: [tid:0]: 40 rob free
 224500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 224500: system.cpu.rename: [tid:0]: 32 iq free
 224500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 224500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 224500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 224500: system.cpu.iew: Issue: Processing [tid:0]
 224500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 224500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 224500: system.cpu.iq: Not able to schedule any instructions.
 224500: system.cpu.iew: Processing [tid:0]
 224500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 224500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 224500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 224500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 224500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 224500: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 224500: system.cpu.iew: Activity this cycle.
 224500: system.cpu.commit: Getting instructions from Rename stage.
 224500: system.cpu.commit: Trying to commit instructions in the ROB.
 224500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 224500: system.cpu.commit: Activity This Cycle.
 224500: global: DynInst: [sn:27] Instruction destroyed. Instcount for system.cpu = 9
 224500: system.cpu: Scheduling next tick!
 225000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 225000: system.cpu.fetch: Running stage.
 225000: system.cpu.fetch: There are no more threads available to fetch from.
 225000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 225000: system.cpu.decode: Processing [tid:0]
 225000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 225000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 225000: system.cpu.rename: Processing [tid:0]
 225000: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 16
 225000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 225000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 225000: system.cpu.rename: [tid:0]: 40 rob free
 225000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 225000: system.cpu.rename: [tid:0]: 32 iq free
 225000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 225000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 225000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 225000: system.cpu.iew: Issue: Processing [tid:0]
 225000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 225000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 225000: system.cpu.iq: Not able to schedule any instructions.
 225000: system.cpu.iew: Processing [tid:0]
 225000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 225000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 225000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 225000: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 225000: system.cpu.commit: Getting instructions from Rename stage.
 225000: system.cpu.commit: Trying to commit instructions in the ROB.
 225000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 225000: system.cpu: Scheduling next tick!
 225500: system.cpu.icache_port: Fetch unit received timing
 225500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 225500: system.cpu: CPU already running.
 225500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 225500: system.cpu.fetch: Activating stage.
 225500: system.cpu: Activity: 9
 225500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 225500: system.cpu.fetch: Running stage.
 225500: system.cpu.fetch: Attempting to fetch from [tid:0]
 225500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 225500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 225500: global: DynInst: [sn:28] Instruction created. Instcount for system.cpu = 10
 225500: system.cpu.fetch: [tid:0]: Instruction PC 0x8280 (0) created [sn:28].
 225500: system.cpu.fetch: [tid:0]: Instruction is:   str   r2, [sp, #4]
 225500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 225500: global: DynInst: [sn:29] Instruction created. Instcount for system.cpu = 11
 225500: system.cpu.fetch: [tid:0]: Instruction PC 0x8284 (0) created [sn:29].
 225500: system.cpu.fetch: [tid:0]: Instruction is:   str   r0, [sp, #12]
 225500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 225500: global: DynInst: [sn:30] Instruction created. Instcount for system.cpu = 12
 225500: system.cpu.fetch: [tid:0]: Instruction PC 0x8288 (0) created [sn:30].
 225500: system.cpu.fetch: [tid:0]: Instruction is:   str   r1, [sp, #8]
 225500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 225500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 225500: system.cpu.fetch: [tid:0][sn:28]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 225500: system.cpu.fetch: [tid:0][sn:29]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 225500: system.cpu.fetch: [tid:0][sn:30]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 225500: system.cpu.fetch: Activity this cycle.
 225500: system.cpu: Activity: 10
 225500: system.cpu.decode: Processing [tid:0]
 225500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 225500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 225500: system.cpu.rename: Processing [tid:0]
 225500: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 16
 225500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 225500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 225500: system.cpu.rename: [tid:0]: 40 rob free
 225500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 225500: system.cpu.rename: [tid:0]: 32 iq free
 225500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 225500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 225500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 225500: system.cpu.iew: Issue: Processing [tid:0]
 225500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 225500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 225500: system.cpu.iq: Not able to schedule any instructions.
 225500: system.cpu.iew: Processing [tid:0]
 225500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 225500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 225500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 225500: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 225500: system.cpu.commit: Getting instructions from Rename stage.
 225500: system.cpu.commit: Trying to commit instructions in the ROB.
 225500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 225500: system.cpu: Scheduling next tick!
 226000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 226000: system.cpu.fetch: Running stage.
 226000: system.cpu.fetch: Attempting to fetch from [tid:0]
 226000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 226000: global: DynInst: [sn:31] Instruction created. Instcount for system.cpu = 13
 226000: system.cpu.fetch: [tid:0]: Instruction PC 0x828c (0) created [sn:31].
 226000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r8, [sp, #328]
 226000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 226000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x8290=>0x8294).(0=>1).
 226000: system.cpu.fetch: [tid:0] Fetching cache line 0x8290 for addr 0x8290
 226000: system.cpu: CPU already running.
 226000: system.cpu.fetch: Fetch: Doing instruction read.
 226000: system.cpu.fetch: [tid:0]: Doing Icache access.
 226000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 226000: system.cpu.fetch: Deactivating stage.
 226000: system.cpu: Activity: 9
 226000: system.cpu.fetch: [tid:0][sn:31]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 226000: system.cpu.fetch: Activity this cycle.
 226000: system.cpu: Activity: 10
 226000: system.cpu.decode: Processing [tid:0]
 226000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 226000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 226000: system.cpu.rename: Processing [tid:0]
 226000: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 16
 226000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 226000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 226000: system.cpu.rename: [tid:0]: 40 rob free
 226000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 226000: system.cpu.rename: [tid:0]: 32 iq free
 226000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 226000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 226000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 226000: system.cpu.iew: Issue: Processing [tid:0]
 226000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 226000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 226000: system.cpu.iq: Not able to schedule any instructions.
 226000: system.cpu.iew: Processing [tid:0]
 226000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 226000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 226000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 226000: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 226000: system.cpu.commit: Getting instructions from Rename stage.
 226000: system.cpu.commit: Trying to commit instructions in the ROB.
 226000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 226000: system.cpu: Activity: 9
 226000: system.cpu: Scheduling next tick!
 226500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 226500: system.cpu.fetch: Running stage.
 226500: system.cpu.fetch: There are no more threads available to fetch from.
 226500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 226500: system.cpu.decode: Processing [tid:0]
 226500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 226500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 226500: system.cpu.rename: Processing [tid:0]
 226500: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 16
 226500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 226500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 226500: system.cpu.rename: [tid:0]: 40 rob free
 226500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 226500: system.cpu.rename: [tid:0]: 32 iq free
 226500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 226500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 226500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 226500: system.cpu.iew: Issue: Processing [tid:0]
 226500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 226500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 226500: system.cpu.iq: Not able to schedule any instructions.
 226500: system.cpu.iew: Processing [tid:0]
 226500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 226500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 226500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 226500: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 226500: system.cpu.commit: Getting instructions from Rename stage.
 226500: system.cpu.commit: Trying to commit instructions in the ROB.
 226500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 226500: system.cpu: Activity: 8
 226500: system.cpu: Scheduling next tick!
 227000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 227000: system.cpu.fetch: Running stage.
 227000: system.cpu.fetch: There are no more threads available to fetch from.
 227000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 227000: system.cpu.decode: Processing [tid:0]
 227000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 227000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 227000: system.cpu.decode: [tid:0]: Processing instruction [sn:28] with PC (0x8280=>0x8284).(0=>1)
 227000: system.cpu.decode: [tid:0]: Processing instruction [sn:29] with PC (0x8284=>0x8288).(0=>1)
 227000: system.cpu.decode: [tid:0]: Processing instruction [sn:30] with PC (0x8288=>0x828c).(0=>1)
 227000: system.cpu.decode: Activity this cycle.
 227000: system.cpu: Activity: 9
 227000: system.cpu.rename: Processing [tid:0]
 227000: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 16
 227000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 227000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 227000: system.cpu.rename: [tid:0]: 40 rob free
 227000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 227000: system.cpu.rename: [tid:0]: 32 iq free
 227000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 227000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 227000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 227000: system.cpu.iew: Issue: Processing [tid:0]
 227000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 227000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 227000: system.cpu.iq: Not able to schedule any instructions.
 227000: system.cpu.iew: Processing [tid:0]
 227000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 227000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 227000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 227000: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 227000: system.cpu.commit: Getting instructions from Rename stage.
 227000: system.cpu.commit: Trying to commit instructions in the ROB.
 227000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 227000: system.cpu: Activity: 8
 227000: system.cpu: Scheduling next tick!
 227500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 227500: system.cpu.fetch: Running stage.
 227500: system.cpu.fetch: There are no more threads available to fetch from.
 227500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 227500: system.cpu.decode: Processing [tid:0]
 227500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 227500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 227500: system.cpu.decode: [tid:0]: Processing instruction [sn:31] with PC (0x828c=>0x8290).(0=>1)
 227500: system.cpu.decode: Activity this cycle.
 227500: system.cpu: Activity: 9
 227500: system.cpu.rename: Processing [tid:0]
 227500: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 16
 227500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 227500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 227500: system.cpu.rename: [tid:0]: 40 rob free
 227500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 227500: system.cpu.rename: [tid:0]: 32 iq free
 227500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 227500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 227500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 227500: system.cpu.iew: Issue: Processing [tid:0]
 227500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 227500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 227500: system.cpu.iq: Not able to schedule any instructions.
 227500: system.cpu.iew: Processing [tid:0]
 227500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 227500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 227500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 227500: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 227500: system.cpu.commit: Getting instructions from Rename stage.
 227500: system.cpu.commit: Trying to commit instructions in the ROB.
 227500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 227500: system.cpu: Activity: 8
 227500: system.cpu: Scheduling next tick!
 228000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 228000: system.cpu.fetch: Running stage.
 228000: system.cpu.fetch: There are no more threads available to fetch from.
 228000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 228000: system.cpu.decode: Processing [tid:0]
 228000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 228000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 228000: system.cpu.rename: Processing [tid:0]
 228000: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 16
 228000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 228000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 228000: system.cpu.rename: [tid:0]: 40 rob free
 228000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 228000: system.cpu.rename: [tid:0]: 32 iq free
 228000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 228000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 228000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 228000: system.cpu.rename: [tid:0]: 40 rob free
 228000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 228000: system.cpu.rename: [tid:0]: 32 iq free
 228000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 228000: system.cpu.rename: [tid:0]: 0 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 228000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 228000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 16, storesInProgress: 0, stores dispatchedToSQ: 0
 228000: system.cpu.rename: [tid:0]: Processing instruction [sn:28] with PC (0x8280=>0x8284).(0=>1).
 228000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13 (flattened 13), got phys reg 56
 228000: system.cpu.rename: [tid:0]: Register 56 is ready.
 228000: global: [sn:28] has 1 ready out of 6 sources. RTI 0)
 228000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 228000: system.cpu.rename: [tid:0]: Register 960 is ready.
 228000: global: [sn:28] has 2 ready out of 6 sources. RTI 0)
 228000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 228000: system.cpu.rename: [tid:0]: Register 325 is ready.
 228000: global: [sn:28] has 3 ready out of 6 sources. RTI 0)
 228000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 228000: system.cpu.rename: [tid:0]: Register 325 is ready.
 228000: global: [sn:28] has 4 ready out of 6 sources. RTI 0)
 228000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 228000: system.cpu.rename: [tid:0]: Register 325 is ready.
 228000: global: [sn:28] has 5 ready out of 6 sources. RTI 0)
 228000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2 (flattened 2), got phys reg 47
 228000: system.cpu.rename: [tid:0]: Register 47 is ready.
 228000: global: [sn:28] has 6 ready out of 6 sources. RTI 0)
 228000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 228000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 16, storesInProgress: 1, stores dispatchedToSQ: 0
 228000: system.cpu.rename: [tid:0]: Processing instruction [sn:29] with PC (0x8284=>0x8288).(0=>1).
 228000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13 (flattened 13), got phys reg 56
 228000: system.cpu.rename: [tid:0]: Register 56 is ready.
 228000: global: [sn:29] has 1 ready out of 6 sources. RTI 0)
 228000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 228000: system.cpu.rename: [tid:0]: Register 960 is ready.
 228000: global: [sn:29] has 2 ready out of 6 sources. RTI 0)
 228000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 228000: system.cpu.rename: [tid:0]: Register 325 is ready.
 228000: global: [sn:29] has 3 ready out of 6 sources. RTI 0)
 228000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 228000: system.cpu.rename: [tid:0]: Register 325 is ready.
 228000: global: [sn:29] has 4 ready out of 6 sources. RTI 0)
 228000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 228000: system.cpu.rename: [tid:0]: Register 325 is ready.
 228000: global: [sn:29] has 5 ready out of 6 sources. RTI 0)
 228000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0 (flattened 0), got phys reg 50
 228000: system.cpu.rename: [tid:0]: Register 50 is ready.
 228000: global: [sn:29] has 6 ready out of 6 sources. RTI 0)
 228000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 228000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 16, storesInProgress: 2, stores dispatchedToSQ: 0
 228000: system.cpu.rename: [tid:0]: Processing instruction [sn:30] with PC (0x8288=>0x828c).(0=>1).
 228000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13 (flattened 13), got phys reg 56
 228000: system.cpu.rename: [tid:0]: Register 56 is ready.
 228000: global: [sn:30] has 1 ready out of 6 sources. RTI 0)
 228000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 228000: system.cpu.rename: [tid:0]: Register 960 is ready.
 228000: global: [sn:30] has 2 ready out of 6 sources. RTI 0)
 228000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 228000: system.cpu.rename: [tid:0]: Register 325 is ready.
 228000: global: [sn:30] has 3 ready out of 6 sources. RTI 0)
 228000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 228000: system.cpu.rename: [tid:0]: Register 325 is ready.
 228000: global: [sn:30] has 4 ready out of 6 sources. RTI 0)
 228000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 228000: system.cpu.rename: [tid:0]: Register 325 is ready.
 228000: global: [sn:30] has 5 ready out of 6 sources. RTI 0)
 228000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 1 (flattened 1), got phys reg 45
 228000: system.cpu.rename: [tid:0]: Register 45 is ready.
 228000: global: [sn:30] has 6 ready out of 6 sources. RTI 0)
 228000: system.cpu.rename: Activity this cycle.
 228000: system.cpu: Activity: 9
 228000: system.cpu.iew: Issue: Processing [tid:0]
 228000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 228000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 228000: system.cpu.iq: Not able to schedule any instructions.
 228000: system.cpu.iew: Processing [tid:0]
 228000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 228000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 228000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 228000: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 228000: system.cpu.commit: Getting instructions from Rename stage.
 228000: system.cpu.commit: Trying to commit instructions in the ROB.
 228000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 228000: system.cpu: Activity: 8
 228000: system.cpu: Scheduling next tick!
 228500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 228500: system.cpu.fetch: Running stage.
 228500: system.cpu.fetch: There are no more threads available to fetch from.
 228500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 228500: system.cpu.decode: Processing [tid:0]
 228500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 228500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 228500: system.cpu.rename: Processing [tid:0]
 228500: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 16
 228500: system.cpu.rename: [tid:0]: 3 instructions not yet in ROB
 228500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 3, dispatched Insts: 0
 228500: system.cpu.rename: [tid:0]: 37 rob free
 228500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 3, dispatched Insts: 0
 228500: system.cpu.rename: [tid:0]: 29 iq free
 228500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 228500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 228500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 3, dispatched Insts: 0
 228500: system.cpu.rename: [tid:0]: 37 rob free
 228500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 3, dispatched Insts: 0
 228500: system.cpu.rename: [tid:0]: 29 iq free
 228500: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
 228500: system.cpu.rename: [tid:0]: 3 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 228500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 228500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 228500: system.cpu.rename: [tid:0]: Processing instruction [sn:31] with PC (0x828c=>0x8290).(0=>1).
 228500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13 (flattened 13), got phys reg 56
 228500: system.cpu.rename: [tid:0]: Register 56 is ready.
 228500: global: [sn:31] has 1 ready out of 5 sources. RTI 0)
 228500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 228500: system.cpu.rename: [tid:0]: Register 960 is ready.
 228500: global: [sn:31] has 2 ready out of 5 sources. RTI 0)
 228500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 228500: system.cpu.rename: [tid:0]: Register 325 is ready.
 228500: global: [sn:31] has 3 ready out of 5 sources. RTI 0)
 228500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 228500: system.cpu.rename: [tid:0]: Register 325 is ready.
 228500: global: [sn:31] has 4 ready out of 5 sources. RTI 0)
 228500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 228500: system.cpu.rename: [tid:0]: Register 325 is ready.
 228500: global: [sn:31] has 5 ready out of 5 sources. RTI 0)
 228500: global: Renamed reg 8 to physical reg 58 old mapping was 8
 228500: system.cpu.rename: [tid:0]: Renaming arch reg 8 to physical reg 58.
 228500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=1), [sn:31].
 228500: system.cpu.rename: Activity this cycle.
 228500: system.cpu: Activity: 9
 228500: system.cpu.iew: Issue: Processing [tid:0]
 228500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 228500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x8280=>0x8284).(0=>1) [sn:28] [tid:0] to IQ.
 228500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:28]
 228500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 228500: system.cpu.iew.lsq.thread0: Inserting store PC (0x8280=>0x8284).(0=>1), idx:9 [sn:28]
 228500: system.cpu.iq: Adding instruction [sn:28] PC (0x8280=>0x8284).(0=>1) to the IQ.
 228500: memdepentry: Memory dependency entry created.  memdep_count=1 (0x8280=>0x8284).(0=>1)
 228500: global: Inst 0x8280 with index 160 had no SSID
 228500: system.cpu.memDep0: No dependency for inst PC (0x8280=>0x8284).(0=>1) [sn:28].
 228500: system.cpu.memDep0: Adding instruction [sn:28] to the ready list.
 228500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x8280=>0x8284).(0=>1) opclass:33 [sn:28].
 228500: system.cpu.memDep0: Inserting store PC (0x8280=>0x8284).(0=>1) [sn:28].
 228500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x8284=>0x8288).(0=>1) [sn:29] [tid:0] to IQ.
 228500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:29]
 228500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 228500: system.cpu.iew.lsq.thread0: Inserting store PC (0x8284=>0x8288).(0=>1), idx:10 [sn:29]
 228500: system.cpu.iq: Adding instruction [sn:29] PC (0x8284=>0x8288).(0=>1) to the IQ.
 228500: memdepentry: Memory dependency entry created.  memdep_count=2 (0x8284=>0x8288).(0=>1)
 228500: global: Inst 0x8284 with index 161 had no SSID
 228500: system.cpu.memDep0: No dependency for inst PC (0x8284=>0x8288).(0=>1) [sn:29].
 228500: system.cpu.memDep0: Adding instruction [sn:29] to the ready list.
 228500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x8284=>0x8288).(0=>1) opclass:33 [sn:29].
 228500: system.cpu.memDep0: Inserting store PC (0x8284=>0x8288).(0=>1) [sn:29].
 228500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x8288=>0x828c).(0=>1) [sn:30] [tid:0] to IQ.
 228500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:30]
 228500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 228500: system.cpu.iew.lsq.thread0: Inserting store PC (0x8288=>0x828c).(0=>1), idx:11 [sn:30]
 228500: system.cpu.iq: Adding instruction [sn:30] PC (0x8288=>0x828c).(0=>1) to the IQ.
 228500: memdepentry: Memory dependency entry created.  memdep_count=3 (0x8288=>0x828c).(0=>1)
 228500: global: Inst 0x8288 with index 162 had no SSID
 228500: system.cpu.memDep0: No dependency for inst PC (0x8288=>0x828c).(0=>1) [sn:30].
 228500: system.cpu.memDep0: Adding instruction [sn:30] to the ready list.
 228500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x8288=>0x828c).(0=>1) opclass:33 [sn:30].
 228500: system.cpu.memDep0: Inserting store PC (0x8288=>0x828c).(0=>1) [sn:30].
 228500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 228500: system.cpu.iq: Thread 0: Issuing instruction PC (0x8280=>0x8284).(0=>1) [sn:28]
 228500: system.cpu.memDep0: Issuing instruction PC 0x8280 [sn:28].
 228500: system.cpu.iew: Processing [tid:0]
 228500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 228500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 228500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 228500: system.cpu.iew: IQ has 29 free entries (Can schedule: 1).  LQ has 16 free entries. SQ has 13 free entries.
 228500: system.cpu.iew: IEW switching to active
 228500: system.cpu.iew: Activating stage.
 228500: system.cpu: Activity: 10
 228500: system.cpu.commit: Getting instructions from Rename stage.
 228500: system.cpu.commit: Inserting PC (0x8280=>0x8284).(0=>1) [sn:28] [tid:0] into ROB.
 228500: system.cpu.rob: Adding inst PC (0x8280=>0x8284).(0=>1) to the ROB.
 228500: system.cpu.rob: [tid:0] Now has 1 instructions.
 228500: system.cpu.commit: Inserting PC (0x8284=>0x8288).(0=>1) [sn:29] [tid:0] into ROB.
 228500: system.cpu.rob: Adding inst PC (0x8284=>0x8288).(0=>1) to the ROB.
 228500: system.cpu.rob: [tid:0] Now has 2 instructions.
 228500: system.cpu.commit: Inserting PC (0x8288=>0x828c).(0=>1) [sn:30] [tid:0] into ROB.
 228500: system.cpu.rob: Adding inst PC (0x8288=>0x828c).(0=>1) to the ROB.
 228500: system.cpu.rob: [tid:0] Now has 3 instructions.
 228500: system.cpu.commit: Trying to commit instructions in the ROB.
 228500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:28] PC (0x8280=>0x8284).(0=>1) is head of ROB and not ready
 228500: system.cpu.commit: [tid:0]: ROB has 3 insts & 37 free entries.
 228500: system.cpu.commit: Activity This Cycle.
 228500: system.cpu: Activity: 9
 228500: system.cpu: Scheduling next tick!
 229000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 229000: system.cpu.fetch: Running stage.
 229000: system.cpu.fetch: There are no more threads available to fetch from.
 229000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 229000: system.cpu.decode: Processing [tid:0]
 229000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 229000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 229000: system.cpu.rename: Processing [tid:0]
 229000: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 37, Free LQ: 16, Free SQ: 16
 229000: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 229000: system.cpu.rename: calcFreeROBEntires: free robEntries: 37, instsInProgress: 4, dispatched Insts: 3
 229000: system.cpu.rename: [tid:0]: 36 rob free
 229000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 4, dispatched Insts: 3
 229000: system.cpu.rename: [tid:0]: 31 iq free
 229000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 0
 229000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 229000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 229000: system.cpu.iew: Issue: Processing [tid:0]
 229000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 229000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x828c=>0x8290).(0=>1) [sn:31] [tid:0] to IQ.
 229000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:31]
 229000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 229000: system.cpu.iew.lsq.thread0: Inserting load PC (0x828c=>0x8290).(0=>1), idx:5 [sn:31]
 229000: system.cpu.iq: Adding instruction [sn:31] PC (0x828c=>0x8290).(0=>1) to the IQ.
 229000: memdepentry: Memory dependency entry created.  memdep_count=4 (0x828c=>0x8290).(0=>1)
 229000: global: Inst 0x828c with index 163 had no SSID
 229000: system.cpu.memDep0: No dependency for inst PC (0x828c=>0x8290).(0=>1) [sn:31].
 229000: system.cpu.memDep0: Adding instruction [sn:31] to the ready list.
 229000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x828c=>0x8290).(0=>1) opclass:32 [sn:31].
 229000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 229000: system.cpu.iq: Thread 0: Issuing instruction PC (0x8284=>0x8288).(0=>1) [sn:29]
 229000: system.cpu.memDep0: Issuing instruction PC 0x8284 [sn:29].
 229000: system.cpu.iq: Thread 0: Issuing instruction PC (0x828c=>0x8290).(0=>1) [sn:31]
 229000: system.cpu.memDep0: Issuing instruction PC 0x828c [sn:31].
 229000: system.cpu: Activity: 10
 229000: system.cpu.iew: Processing [tid:0]
 229000: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 229000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 229000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 229000: system.cpu.iew: IQ has 28 free entries (Can schedule: 1).  LQ has 15 free entries. SQ has 13 free entries.
 229000: system.cpu.commit: Getting instructions from Rename stage.
 229000: system.cpu.commit: Inserting PC (0x828c=>0x8290).(0=>1) [sn:31] [tid:0] into ROB.
 229000: system.cpu.rob: Adding inst PC (0x828c=>0x8290).(0=>1) to the ROB.
 229000: system.cpu.rob: [tid:0] Now has 4 instructions.
 229000: system.cpu.commit: Trying to commit instructions in the ROB.
 229000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:28] PC (0x8280=>0x8284).(0=>1) is head of ROB and not ready
 229000: system.cpu.commit: [tid:0]: ROB has 4 insts & 36 free entries.
 229000: system.cpu.commit: Activity This Cycle.
 229000: system.cpu: Activity: 9
 229000: system.cpu: Scheduling next tick!
 229000: system.cpu.iq: Processing FU completion [sn:28]
 229000: system.cpu: CPU already running.
 229500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 229500: system.cpu.fetch: Running stage.
 229500: system.cpu.fetch: There are no more threads available to fetch from.
 229500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 229500: system.cpu.decode: Processing [tid:0]
 229500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 229500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 229500: system.cpu.rename: Processing [tid:0]
 229500: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 36, Free LQ: 16, Free SQ: 16
 229500: system.cpu.rename: [tid:0]: 1 instructions not yet in ROB
 229500: system.cpu.rename: calcFreeROBEntires: free robEntries: 36, instsInProgress: 1, dispatched Insts: 1
 229500: system.cpu.rename: [tid:0]: 36 rob free
 229500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 1, dispatched Insts: 1
 229500: system.cpu.rename: [tid:0]: 32 iq free
 229500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 1
 229500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 229500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 229500: system.cpu.iew: Issue: Processing [tid:0]
 229500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 229500: system.cpu.iew: Execute: Executing instructions from IQ.
 229500: system.cpu.iew: Execute: Processing PC (0x8280=>0x8284).(0=>1), [tid:0] [sn:28].
 229500: system.cpu.iew: Execute: Calculating address for memory reference.
 229500: system.cpu.iew.lsq.thread0: Executing store PC (0x8280=>0x8284).(0=>1) [sn:28]
 229500: global: RegFile: Access to int register 56, has data 0xbefffd60
 229500: global: RegFile: Access to cc register 325, has data 0
 229500: global: RegFile: Access to cc register 325, has data 0
 229500: global: RegFile: Access to cc register 325, has data 0
 229500: global: RegFile: Access to int register 47, has data 0xbefffeb4
 229500: system.cpu.iew.lsq.thread0: Doing write to store idx 9, addr 0x77d64 | storeHead:9 [sn:28]
 229500: system.cpu.iew: Store instruction is fault. [sn:28]
 229500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 229500: system.cpu.iew: Activity this cycle.
 229500: system.cpu: Activity: 10
 229500: system.cpu.iew: Sending instructions to commit, [sn:28] PC (0x8280=>0x8284).(0=>1).
 229500: system.cpu.iq: Waking dependents of completed instruction.
 229500: system.cpu.iq: Completing mem instruction PC: (0x8280=>0x8284).(0=>1) [sn:28]
 229500: system.cpu.memDep0: Completed mem instruction PC (0x8280=>0x8284).(0=>1) [sn:28].
 229500: memdepentry: Memory dependency entry deleted.  memdep_count=3 (0x8280=>0x8284).(0=>1)
 229500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 229500: system.cpu.iq: Thread 0: Issuing instruction PC (0x8288=>0x828c).(0=>1) [sn:30]
 229500: system.cpu.memDep0: Issuing instruction PC 0x8288 [sn:30].
 229500: system.cpu.iew: Processing [tid:0]
 229500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 229500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 229500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 229500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 229500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 229500: system.cpu.iew: IQ has 29 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 13 free entries.
 229500: system.cpu.iew: IEW switching to idle
 229500: system.cpu.iew: Deactivating stage.
 229500: system.cpu: Activity: 9
 229500: system.cpu.iew: Activity this cycle.
 229500: system.cpu.commit: Getting instructions from Rename stage.
 229500: system.cpu.commit: Trying to commit instructions in the ROB.
 229500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:28] PC (0x8280=>0x8284).(0=>1) is head of ROB and not ready
 229500: system.cpu.commit: [tid:0]: ROB has 4 insts & 36 free entries.
 229500: system.cpu: Activity: 8
 229500: system.cpu: Scheduling next tick!
 229500: system.cpu.iq: Processing FU completion [sn:31]
 229500: system.cpu: CPU already running.
 229500: system.cpu.iq: Processing FU completion [sn:29]
 229500: system.cpu: CPU already running.
 230000: system.cpu.icache_port: Fetch unit received timing
 230000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 230000: system.cpu: CPU already running.
 230000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 230000: system.cpu.fetch: Activating stage.
 230000: system.cpu: Activity: 9
 230000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 230000: system.cpu.fetch: Running stage.
 230000: system.cpu.fetch: Attempting to fetch from [tid:0]
 230000: system.cpu.fetch: [tid:0]: Icache miss is complete.
 230000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 230000: global: DynInst: [sn:32] Instruction created. Instcount for system.cpu = 14
 230000: system.cpu.fetch: [tid:0]: Instruction PC 0x8290 (0) created [sn:32].
 230000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r7, [sp, #332]
 230000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 230000: global: DynInst: [sn:33] Instruction created. Instcount for system.cpu = 15
 230000: system.cpu.fetch: [tid:0]: Instruction PC 0x8294 (0) created [sn:33].
 230000: system.cpu.fetch: [tid:0]: Instruction is:   moveq   r2, r12
 230000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 230000: global: DynInst: [sn:34] Instruction created. Instcount for system.cpu = 16
 230000: system.cpu.fetch: [tid:0]: Instruction PC 0x8298 (0) created [sn:34].
 230000: system.cpu.fetch: [tid:0]: Instruction is:   bne   
 230000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 230000: system.cpu.fetch: [tid:0]: [sn:34]:Branch predicted to be not taken.
 230000: system.cpu.fetch: [tid:0]: [sn:34] Branch predicted to go to (0x829c=>0x82a0).(0=>1).
 230000: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 230000: system.cpu.fetch: [tid:0][sn:32]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 230000: system.cpu.fetch: [tid:0][sn:33]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 230000: system.cpu.fetch: [tid:0][sn:34]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 230000: system.cpu.fetch: Activity this cycle.
 230000: system.cpu: Activity: 10
 230000: system.cpu.decode: Processing [tid:0]
 230000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 230000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 230000: system.cpu.rename: Processing [tid:0]
 230000: system.cpu.rename: [tid:0]: Free IQ: 29, Free ROB: 36, Free LQ: 15, Free SQ: 13
 230000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 230000: system.cpu.rename: calcFreeROBEntires: free robEntries: 36, instsInProgress: 0, dispatched Insts: 0
 230000: system.cpu.rename: [tid:0]: 36 rob free
 230000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 29, instsInProgress: 0, dispatched Insts: 0
 230000: system.cpu.rename: [tid:0]: 29 iq free
 230000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 230000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 230000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 230000: system.cpu.iew: Issue: Processing [tid:0]
 230000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 230000: system.cpu.iew: Execute: Executing instructions from IQ.
 230000: system.cpu.iew: Execute: Processing PC (0x828c=>0x8290).(0=>1), [tid:0] [sn:31].
 230000: system.cpu.iew: Execute: Calculating address for memory reference.
 230000: system.cpu.iew.lsq.thread0: Executing load PC (0x828c=>0x8290).(0=>1), [sn:31]
 230000: global: RegFile: Access to int register 56, has data 0xbefffd60
 230000: global: RegFile: Access to cc register 325, has data 0
 230000: global: RegFile: Access to cc register 325, has data 0
 230000: global: RegFile: Access to cc register 325, has data 0
 230000: system.cpu.iew.lsq.thread0: Read called, load idx: 5, store idx: 12, storeHead: 9 addr: 0x77ea8
 230000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:31] PC (0x828c=>0x8290).(0=>1)
 230000: system.cpu.iew: Execute: Executing instructions from IQ.
 230000: system.cpu.iew: Execute: Processing PC (0x8284=>0x8288).(0=>1), [tid:0] [sn:29].
 230000: system.cpu.iew: Execute: Calculating address for memory reference.
 230000: system.cpu.iew.lsq.thread0: Executing store PC (0x8284=>0x8288).(0=>1) [sn:29]
 230000: global: RegFile: Access to int register 56, has data 0xbefffd60
 230000: global: RegFile: Access to cc register 325, has data 0
 230000: global: RegFile: Access to cc register 325, has data 0
 230000: global: RegFile: Access to cc register 325, has data 0
 230000: global: RegFile: Access to int register 50, has data 0x8248
 230000: system.cpu.iew.lsq.thread0: Doing write to store idx 10, addr 0x77d6c | storeHead:9 [sn:29]
 230000: system.cpu.iew: Store instruction is fault. [sn:29]
 230000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 230000: system.cpu.iew: Activity this cycle.
 230000: system.cpu.iew: Sending instructions to commit, [sn:29] PC (0x8284=>0x8288).(0=>1).
 230000: system.cpu.iq: Waking dependents of completed instruction.
 230000: system.cpu.iq: Completing mem instruction PC: (0x8284=>0x8288).(0=>1) [sn:29]
 230000: system.cpu.memDep0: Completed mem instruction PC (0x8284=>0x8288).(0=>1) [sn:29].
 230000: memdepentry: Memory dependency entry deleted.  memdep_count=2 (0x8284=>0x8288).(0=>1)
 230000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 230000: system.cpu.iq: Not able to schedule any instructions.
 230000: system.cpu.iew: Processing [tid:0]
 230000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 230000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 230000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 230000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 230000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 230000: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 13 free entries.
 230000: system.cpu.iew: Activity this cycle.
 230000: system.cpu.commit: Getting instructions from Rename stage.
 230000: system.cpu.commit: Trying to commit instructions in the ROB.
 230000: system.cpu.commit: [tid:0]: Marking PC (0x8280=>0x8284).(0=>1), [sn:28] ready within ROB.
 230000: system.cpu.commit: [tid:0]: Instruction [sn:28] PC (0x8280=>0x8284).(0=>1) is head of ROB and ready to commit
 230000: system.cpu.commit: [tid:0]: ROB has 4 insts & 36 free entries.
 230000: system.cpu.commit: Activating stage.
 230000: system.cpu: Activity: 11
 230000: system.cpu: Scheduling next tick!
 230000: system.cpu.iq: Processing FU completion [sn:30]
 230000: system.cpu: CPU already running.
 230500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 230500: system.cpu.fetch: Running stage.
 230500: system.cpu.fetch: Attempting to fetch from [tid:0]
 230500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 230500: global: DynInst: [sn:35] Instruction created. Instcount for system.cpu = 17
 230500: system.cpu.fetch: [tid:0]: Instruction PC 0x829c (0) created [sn:35].
 230500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [sp, #8]
 230500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 230500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x82a0=>0x82a4).(0=>1).
 230500: system.cpu.fetch: [tid:0] Fetching cache line 0x82a0 for addr 0x82a0
 230500: system.cpu: CPU already running.
 230500: system.cpu.fetch: Fetch: Doing instruction read.
 230500: system.cpu.fetch: [tid:0]: Doing Icache access.
 230500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 230500: system.cpu.fetch: Deactivating stage.
 230500: system.cpu: Activity: 10
 230500: system.cpu.fetch: [tid:0][sn:35]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 230500: system.cpu.fetch: Activity this cycle.
 230500: system.cpu: Activity: 11
 230500: system.cpu.decode: Processing [tid:0]
 230500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 230500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 230500: system.cpu.rename: Processing [tid:0]
 230500: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 36, Free LQ: 15, Free SQ: 13
 230500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 230500: system.cpu.rename: calcFreeROBEntires: free robEntries: 36, instsInProgress: 0, dispatched Insts: 0
 230500: system.cpu.rename: [tid:0]: 36 rob free
 230500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
 230500: system.cpu.rename: [tid:0]: 30 iq free
 230500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 230500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 230500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 230500: system.cpu.iew: Issue: Processing [tid:0]
 230500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 230500: system.cpu.iew: Execute: Executing instructions from IQ.
 230500: system.cpu.iew: Execute: Processing PC (0x8288=>0x828c).(0=>1), [tid:0] [sn:30].
 230500: system.cpu.iew: Execute: Calculating address for memory reference.
 230500: system.cpu.iew.lsq.thread0: Executing store PC (0x8288=>0x828c).(0=>1) [sn:30]
 230500: global: RegFile: Access to int register 56, has data 0xbefffd60
 230500: global: RegFile: Access to cc register 325, has data 0
 230500: global: RegFile: Access to cc register 325, has data 0
 230500: global: RegFile: Access to cc register 325, has data 0
 230500: global: RegFile: Access to int register 45, has data 0x1
 230500: system.cpu.iew.lsq.thread0: Doing write to store idx 11, addr 0x77d68 | storeHead:9 [sn:30]
 230500: system.cpu.iew: Store instruction is fault. [sn:30]
 230500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 230500: system.cpu.iew: Activity this cycle.
 230500: system.cpu.iew: Sending instructions to commit, [sn:30] PC (0x8288=>0x828c).(0=>1).
 230500: system.cpu.iq: Waking dependents of completed instruction.
 230500: system.cpu.iq: Completing mem instruction PC: (0x8288=>0x828c).(0=>1) [sn:30]
 230500: system.cpu.memDep0: Completed mem instruction PC (0x8288=>0x828c).(0=>1) [sn:30].
 230500: memdepentry: Memory dependency entry deleted.  memdep_count=1 (0x8288=>0x828c).(0=>1)
 230500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 230500: system.cpu.iq: Not able to schedule any instructions.
 230500: system.cpu.iew: Processing [tid:0]
 230500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 230500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 230500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 230500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 230500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 230500: system.cpu.iew: IQ has 31 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 13 free entries.
 230500: system.cpu.iew: Activity this cycle.
 230500: system.cpu.commit: Getting instructions from Rename stage.
 230500: system.cpu.commit: Trying to commit instructions in the ROB.
 230500: system.cpu.commit: Trying to commit head instruction, [sn:28] [tid:0]
 230500: system.cpu.commit: Committing instruction with [sn:28] PC (0x8280=>0x8284).(0=>1)
 230500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x8280=>0x8284).(0=>1), [sn:28]
 230500: system.cpu: Removing committed instruction [tid:0] PC (0x8280=>0x8284).(0=>1) [sn:28]
 230500: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:28]
 230500: system.cpu.commit: [tid:0]: Marking PC (0x8284=>0x8288).(0=>1), [sn:29] ready within ROB.
 230500: system.cpu.commit: [tid:0]: Instruction [sn:29] PC (0x8284=>0x8288).(0=>1) is head of ROB and ready to commit
 230500: system.cpu.commit: [tid:0]: ROB has 3 insts & 37 free entries.
 230500: system.cpu.commit: Activity This Cycle.
 230500: system.cpu: Activity: 10
 230500: system.cpu: Removing instruction, [tid:0] [sn:28] PC (0x8280=>0x8284).(0=>1)
 230500: system.cpu: Scheduling next tick!
 231000: system.cpu.icache_port: Fetch unit received timing
 231000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 231000: system.cpu: CPU already running.
 231000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 231000: system.cpu.fetch: Activating stage.
 231000: system.cpu: Activity: 11
 231000: system.cpu.iew.lsq.thread0: Writeback event [sn:31].
 231000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:31].
 231000: system.cpu: CPU already running.
 231000: global: RegFile: Access to cc register 325, has data 0
 231000: global: RegFile: Access to cc register 325, has data 0
 231000: global: RegFile: Access to cc register 325, has data 0
 231000: global: RegFile: Setting int register 58 to 0x8960
 231000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 231000: system.cpu.iew: Activity this cycle.
 231000: system.cpu: Activity: 12
 231000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 231000: system.cpu.fetch: Running stage.
 231000: system.cpu.fetch: Attempting to fetch from [tid:0]
 231000: system.cpu.fetch: [tid:0]: Icache miss is complete.
 231000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 231000: global: DynInst: [sn:36] Instruction created. Instcount for system.cpu = 18
 231000: system.cpu.fetch: [tid:0]: Instruction PC 0x82a0 (0) created [sn:36].
 231000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r0, [pc, #616]
 231000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 231000: global: DynInst: [sn:37] Instruction created. Instcount for system.cpu = 19
 231000: system.cpu.fetch: [tid:0]: Instruction PC 0x82a4 (0) created [sn:37].
 231000: system.cpu.fetch: [tid:0]: Instruction is:   add   r1, r3, #1
 231000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 231000: global: DynInst: [sn:38] Instruction created. Instcount for system.cpu = 20
 231000: system.cpu.fetch: [tid:0]: Instruction PC 0x82a8 (0) created [sn:38].
 231000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [sp, #4]
 231000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 231000: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 231000: system.cpu.fetch: [tid:0][sn:36]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 231000: system.cpu.fetch: [tid:0][sn:37]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 231000: system.cpu.fetch: [tid:0][sn:38]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 231000: system.cpu.fetch: Activity this cycle.
 231000: system.cpu.decode: Processing [tid:0]
 231000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 231000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 231000: system.cpu.rename: Processing [tid:0]
 231000: system.cpu.rename: [tid:0]: Free IQ: 31, Free ROB: 37, Free LQ: 15, Free SQ: 13
 231000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 231000: system.cpu.rename: calcFreeROBEntires: free robEntries: 37, instsInProgress: 0, dispatched Insts: 0
 231000: system.cpu.rename: [tid:0]: 37 rob free
 231000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 31, instsInProgress: 0, dispatched Insts: 0
 231000: system.cpu.rename: [tid:0]: 31 iq free
 231000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 231000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 231000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 231000: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=1), until [sn:28].
 231000: system.cpu.rename: [tid:0]: Old sequence number encountered.  Ensure that a syscall happened recently.
 231000: system.cpu.iew: Issue: Processing [tid:0]
 231000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 231000: system.cpu.iew: Sending instructions to commit, [sn:31] PC (0x828c=>0x8290).(0=>1).
 231000: system.cpu.iew: Setting Destination Register 58
 231000: system.cpu.scoreboard: Setting reg 58 as ready
 231000: system.cpu.iq: Waking dependents of completed instruction.
 231000: system.cpu.iq: Completing mem instruction PC: (0x828c=>0x8290).(0=>1) [sn:31]
 231000: system.cpu.memDep0: Completed mem instruction PC (0x828c=>0x8290).(0=>1) [sn:31].
 231000: memdepentry: Memory dependency entry deleted.  memdep_count=0 (0x828c=>0x8290).(0=>1)
 231000: system.cpu.iq: Waking any dependents on register 58.
 231000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 231000: system.cpu.iq: Not able to schedule any instructions.
 231000: system.cpu.iew: Processing [tid:0]
 231000: system.cpu.iew.lsq.thread0: Marking store as able to write back, PC (0x8280=>0x8284).(0=>1) [sn:28]
 231000: system.cpu.iq: [tid:0]: Committing instructions older than [sn:28]
 231000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 231000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 231000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 231000: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 13 free entries.
 231000: system.cpu.iew: IEW switching to active
 231000: system.cpu.iew: Activating stage.
 231000: system.cpu: Activity: 13
 231000: system.cpu.commit: Getting instructions from Rename stage.
 231000: system.cpu.commit: Trying to commit instructions in the ROB.
 231000: system.cpu.commit: Trying to commit head instruction, [sn:29] [tid:0]
 231000: system.cpu.commit: Committing instruction with [sn:29] PC (0x8284=>0x8288).(0=>1)
 231000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x8284=>0x8288).(0=>1), [sn:29]
 231000: system.cpu: Removing committed instruction [tid:0] PC (0x8284=>0x8288).(0=>1) [sn:29]
 231000: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:29]
 231000: system.cpu.commit: [tid:0]: Marking PC (0x8288=>0x828c).(0=>1), [sn:30] ready within ROB.
 231000: system.cpu.commit: [tid:0]: Instruction [sn:30] PC (0x8288=>0x828c).(0=>1) is head of ROB and ready to commit
 231000: system.cpu.commit: [tid:0]: ROB has 2 insts & 38 free entries.
 231000: system.cpu.commit: Activity This Cycle.
 231000: system.cpu: Activity: 12
 231000: system.cpu: Removing instruction, [tid:0] [sn:29] PC (0x8284=>0x8288).(0=>1)
 231000: system.cpu: Scheduling next tick!
 231500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 231500: system.cpu.fetch: Running stage.
 231500: system.cpu.fetch: Attempting to fetch from [tid:0]
 231500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 231500: global: DynInst: [sn:39] Instruction created. Instcount for system.cpu = 21
 231500: system.cpu.fetch: [tid:0]: Instruction PC 0x82ac (0) created [sn:39].
 231500: system.cpu.fetch: [tid:0]: Instruction is:   mov   r1, r1, LSL #2
 231500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 231500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x82b0=>0x82b4).(0=>1).
 231500: system.cpu.fetch: [tid:0] Fetching cache line 0x82b0 for addr 0x82b0
 231500: system.cpu: CPU already running.
 231500: system.cpu.fetch: Fetch: Doing instruction read.
 231500: system.cpu.fetch: [tid:0]: Doing Icache access.
 231500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 231500: system.cpu.fetch: Deactivating stage.
 231500: system.cpu: Activity: 11
 231500: system.cpu.fetch: [tid:0][sn:39]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 231500: system.cpu.fetch: Activity this cycle.
 231500: system.cpu: Activity: 12
 231500: system.cpu.decode: Processing [tid:0]
 231500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 231500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 231500: system.cpu.decode: [tid:0]: Processing instruction [sn:32] with PC (0x8290=>0x8294).(0=>1)
 231500: system.cpu.decode: [tid:0]: Processing instruction [sn:33] with PC (0x8294=>0x8298).(0=>1)
 231500: system.cpu.decode: [tid:0]: Processing instruction [sn:34] with PC (0x8298=>0x829c).(0=>1)
 231500: system.cpu.decode: Activity this cycle.
 231500: system.cpu.rename: Processing [tid:0]
 231500: system.cpu.rename: [tid:0]: Free IQ: 31, Free ROB: 38, Free LQ: 15, Free SQ: 13
 231500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 231500: system.cpu.rename: calcFreeROBEntires: free robEntries: 38, instsInProgress: 0, dispatched Insts: 0
 231500: system.cpu.rename: [tid:0]: 38 rob free
 231500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 31, instsInProgress: 0, dispatched Insts: 0
 231500: system.cpu.rename: [tid:0]: 31 iq free
 231500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 231500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 231500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 231500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=1), until [sn:29].
 231500: system.cpu.rename: [tid:0]: Old sequence number encountered.  Ensure that a syscall happened recently.
 231500: system.cpu.iew: Issue: Processing [tid:0]
 231500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 231500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 231500: system.cpu.iq: Not able to schedule any instructions.
 231500: system.cpu.iew.lsq: [tid:0] Writing back stores. 1 stores available for Writeback.
 231500: system.cpu.iew.lsq.thread0: D-Cache: Writing back store idx:9 PC:(0x8280=>0x8284).(0=>1) to Addr:0x77d64, data:0xb4 [sn:28]
 231500: system.cpu.iew: Processing [tid:0]
 231500: system.cpu.iew.lsq.thread0: Marking store as able to write back, PC (0x8284=>0x8288).(0=>1) [sn:29]
 231500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:29]
 231500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 231500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 231500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 231500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 231500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 231500: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 13 free entries.
 231500: system.cpu.iew: Activity this cycle.
 231500: system.cpu.commit: Getting instructions from Rename stage.
 231500: system.cpu.commit: Trying to commit instructions in the ROB.
 231500: system.cpu.commit: Trying to commit head instruction, [sn:30] [tid:0]
 231500: system.cpu.commit: Committing instruction with [sn:30] PC (0x8288=>0x828c).(0=>1)
 231500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x8288=>0x828c).(0=>1), [sn:30]
 231500: system.cpu: Removing committed instruction [tid:0] PC (0x8288=>0x828c).(0=>1) [sn:30]
 231500: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:30]
 231500: system.cpu.commit: [tid:0]: Marking PC (0x828c=>0x8290).(0=>1), [sn:31] ready within ROB.
 231500: system.cpu.commit: [tid:0]: Instruction [sn:31] PC (0x828c=>0x8290).(0=>1) is head of ROB and ready to commit
 231500: system.cpu.commit: [tid:0]: ROB has 1 insts & 39 free entries.
 231500: system.cpu.commit: Activity This Cycle.
 231500: system.cpu: Removing instruction, [tid:0] [sn:30] PC (0x8288=>0x828c).(0=>1)
 231500: system.cpu: Scheduling next tick!
 232000: system.cpu.icache_port: Fetch unit received timing
 232000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 232000: system.cpu: CPU already running.
 232000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 232000: system.cpu.fetch: Activating stage.
 232000: system.cpu: Activity: 13
 232000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 232000: system.cpu.fetch: Running stage.
 232000: system.cpu.fetch: Attempting to fetch from [tid:0]
 232000: system.cpu.fetch: [tid:0]: Icache miss is complete.
 232000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 232000: global: DynInst: [sn:40] Instruction created. Instcount for system.cpu = 22
 232000: system.cpu.fetch: [tid:0]: Instruction PC 0x82b0 (0) created [sn:40].
 232000: system.cpu.fetch: [tid:0]: Instruction is:   add   r1, r3, r1
 232000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 232000: global: DynInst: [sn:41] Instruction created. Instcount for system.cpu = 23
 232000: system.cpu.fetch: [tid:0]: Instruction PC 0x82b4 (0) created [sn:41].
 232000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #600]
 232000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 232000: global: DynInst: [sn:42] Instruction created. Instcount for system.cpu = 24
 232000: system.cpu.fetch: [tid:0]: Instruction PC 0x82b8 (0) created [sn:42].
 232000: system.cpu.fetch: [tid:0]: Instruction is:   mov   r12, r1
 232000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 232000: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 232000: system.cpu.fetch: [tid:0][sn:40]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 232000: system.cpu.fetch: [tid:0][sn:41]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 232000: system.cpu.fetch: [tid:0][sn:42]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 232000: system.cpu.fetch: Activity this cycle.
 232000: system.cpu: Activity: 14
 232000: system.cpu.decode: Processing [tid:0]
 232000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 232000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 232000: system.cpu.decode: [tid:0]: Processing instruction [sn:35] with PC (0x829c=>0x82a0).(0=>1)
 232000: system.cpu.decode: Activity this cycle.
 232000: system.cpu.rename: Processing [tid:0]
 232000: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 39, Free LQ: 15, Free SQ: 13
 232000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 232000: system.cpu.rename: calcFreeROBEntires: free robEntries: 39, instsInProgress: 0, dispatched Insts: 0
 232000: system.cpu.rename: [tid:0]: 39 rob free
 232000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 232000: system.cpu.rename: [tid:0]: 32 iq free
 232000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 232000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 232000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 232000: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=1), until [sn:30].
 232000: system.cpu.rename: [tid:0]: Old sequence number encountered.  Ensure that a syscall happened recently.
 232000: system.cpu.iew: Issue: Processing [tid:0]
 232000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 232000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 232000: system.cpu.iq: Not able to schedule any instructions.
 232000: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 232000: system.cpu.iew.lsq.thread0: D-Cache: Writing back store idx:10 PC:(0x8284=>0x8288).(0=>1) to Addr:0x77d6c, data:0x48 [sn:29]
 232000: system.cpu.iew: Processing [tid:0]
 232000: system.cpu.iew.lsq.thread0: Marking store as able to write back, PC (0x8288=>0x828c).(0=>1) [sn:30]
 232000: system.cpu.iq: [tid:0]: Committing instructions older than [sn:30]
 232000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 232000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 232000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 232000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 232000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 232000: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 13 free entries.
 232000: system.cpu.iew: Activity this cycle.
 232000: system.cpu.commit: Getting instructions from Rename stage.
 232000: system.cpu.commit: Trying to commit instructions in the ROB.
 232000: system.cpu.commit: Trying to commit head instruction, [sn:31] [tid:0]
 232000: system.cpu.commit: Committing instruction with [sn:31] PC (0x828c=>0x8290).(0=>1)
 232000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x828c=>0x8290).(0=>1), [sn:31]
 232000: system.cpu: Removing committed instruction [tid:0] PC (0x828c=>0x8290).(0=>1) [sn:31]
 232000: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:31]
 232000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 232000: system.cpu.commit: Activity This Cycle.
 232000: system.cpu.commit: Deactivating stage.
 232000: system.cpu: Activity: 13
 232000: system.cpu: Activity: 12
 232000: system.cpu: Removing instruction, [tid:0] [sn:31] PC (0x828c=>0x8290).(0=>1)
 232000: system.cpu: Scheduling next tick!
 232500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 232500: system.cpu.fetch: Running stage.
 232500: system.cpu.fetch: Attempting to fetch from [tid:0]
 232500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 232500: global: DynInst: [sn:43] Instruction created. Instcount for system.cpu = 25
 232500: system.cpu.fetch: [tid:0]: Instruction PC 0x82bc (0) created [sn:43].
 232500: system.cpu.fetch: [tid:0]: Instruction is:   str   r2, [r3, #0]
 232500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 232500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x82c0=>0x82c4).(0=>1).
 232500: system.cpu.fetch: [tid:0] Fetching cache line 0x82c0 for addr 0x82c0
 232500: system.cpu: CPU already running.
 232500: system.cpu.fetch: Fetch: Doing instruction read.
 232500: system.cpu.fetch: [tid:0]: Doing Icache access.
 232500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 232500: system.cpu.fetch: Deactivating stage.
 232500: system.cpu: Activity: 11
 232500: system.cpu.fetch: [tid:0][sn:43]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 232500: system.cpu.fetch: Activity this cycle.
 232500: system.cpu: Activity: 12
 232500: system.cpu.decode: Processing [tid:0]
 232500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 232500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 232500: system.cpu.decode: [tid:0]: Processing instruction [sn:36] with PC (0x82a0=>0x82a4).(0=>1)
 232500: system.cpu.decode: [tid:0]: Processing instruction [sn:37] with PC (0x82a4=>0x82a8).(0=>1)
 232500: system.cpu.decode: [tid:0]: Processing instruction [sn:38] with PC (0x82a8=>0x82ac).(0=>1)
 232500: system.cpu.decode: Activity this cycle.
 232500: system.cpu.rename: Processing [tid:0]
 232500: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 15, Free SQ: 13
 232500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 232500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 232500: system.cpu.rename: [tid:0]: 40 rob free
 232500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 232500: system.cpu.rename: [tid:0]: 32 iq free
 232500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 232500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 232500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 232500: system.cpu.rename: [tid:0]: 40 rob free
 232500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 232500: system.cpu.rename: [tid:0]: 32 iq free
 232500: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 232500: system.cpu.rename: [tid:0]: 0 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 232500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 232500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 232500: system.cpu.rename: [tid:0]: Processing instruction [sn:32] with PC (0x8290=>0x8294).(0=>1).
 232500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13 (flattened 13), got phys reg 56
 232500: system.cpu.rename: [tid:0]: Register 56 is ready.
 232500: global: [sn:32] has 1 ready out of 5 sources. RTI 0)
 232500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 232500: system.cpu.rename: [tid:0]: Register 960 is ready.
 232500: global: [sn:32] has 2 ready out of 5 sources. RTI 0)
 232500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 232500: system.cpu.rename: [tid:0]: Register 325 is ready.
 232500: global: [sn:32] has 3 ready out of 5 sources. RTI 0)
 232500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 232500: system.cpu.rename: [tid:0]: Register 325 is ready.
 232500: global: [sn:32] has 4 ready out of 5 sources. RTI 0)
 232500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 232500: system.cpu.rename: [tid:0]: Register 325 is ready.
 232500: global: [sn:32] has 5 ready out of 5 sources. RTI 0)
 232500: global: Renamed reg 7 to physical reg 59 old mapping was 7
 232500: system.cpu.rename: [tid:0]: Renaming arch reg 7 to physical reg 59.
 232500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=2), [sn:32].
 232500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 232500: system.cpu.rename: [tid:0]: Processing instruction [sn:33] with PC (0x8294=>0x8298).(0=>1).
 232500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1536 (flattened 0), got phys reg 326
 232500: system.cpu.rename: [tid:0]: Register 326 is ready.
 232500: global: [sn:33] has 1 ready out of 5 sources. RTI 0)
 232500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1537 (flattened 1), got phys reg 328
 232500: system.cpu.rename: [tid:0]: Register 328 is ready.
 232500: global: [sn:33] has 2 ready out of 5 sources. RTI 0)
 232500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 232500: system.cpu.rename: [tid:0]: Register 325 is ready.
 232500: global: [sn:33] has 3 ready out of 5 sources. RTI 0)
 232500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 12 (flattened 12), got phys reg 54
 232500: system.cpu.rename: [tid:0]: Register 54 is ready.
 232500: global: [sn:33] has 4 ready out of 5 sources. RTI 0)
 232500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2 (flattened 2), got phys reg 47
 232500: system.cpu.rename: [tid:0]: Register 47 is ready.
 232500: global: [sn:33] has 5 ready out of 5 sources. RTI 0)
 232500: global: Renamed reg 2 to physical reg 60 old mapping was 47
 232500: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 60.
 232500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=3), [sn:33].
 232500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 232500: system.cpu.rename: [tid:0]: Processing instruction [sn:34] with PC (0x8298=>0x829c).(0=>1).
 232500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1536 (flattened 0), got phys reg 326
 232500: system.cpu.rename: [tid:0]: Register 326 is ready.
 232500: global: [sn:34] has 1 ready out of 3 sources. RTI 0)
 232500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 232500: system.cpu.rename: [tid:0]: Register 325 is ready.
 232500: global: [sn:34] has 2 ready out of 3 sources. RTI 0)
 232500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 232500: system.cpu.rename: [tid:0]: Register 325 is ready.
 232500: global: [sn:34] has 3 ready out of 3 sources. RTI 0)
 232500: system.cpu.rename: Activity this cycle.
 232500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=3), until [sn:31].
 232500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 8, [sn:31].
 232500: system.cpu.freelist: Freeing register 8.
 232500: system.cpu.iew: Issue: Processing [tid:0]
 232500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 232500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 232500: system.cpu.iq: Not able to schedule any instructions.
 232500: system.cpu.iew.lsq: [tid:0] Writing back stores. 3 stores available for Writeback.
 232500: system.cpu.iew.lsq.thread0: D-Cache: Writing back store idx:11 PC:(0x8288=>0x828c).(0=>1) to Addr:0x77d68, data:0x1 [sn:30]
 232500: system.cpu.iew: Processing [tid:0]
 232500: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x828c=>0x8290).(0=>1)
 232500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:31]
 232500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 232500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 232500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 232500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 232500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 232500: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 13 free entries.
 232500: system.cpu.iew: IEW switching to idle
 232500: system.cpu.iew: Deactivating stage.
 232500: system.cpu: Activity: 11
 232500: system.cpu.iew: Activity this cycle.
 232500: system.cpu.commit: Getting instructions from Rename stage.
 232500: system.cpu.commit: Trying to commit instructions in the ROB.
 232500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 232500: system.cpu: Activity: 10
 232500: system.cpu: Scheduling next tick!
 233000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 233000: system.cpu.fetch: Running stage.
 233000: system.cpu.fetch: There are no more threads available to fetch from.
 233000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 233000: system.cpu.decode: Processing [tid:0]
 233000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 233000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 233000: system.cpu.decode: [tid:0]: Processing instruction [sn:39] with PC (0x82ac=>0x82b0).(0=>1)
 233000: system.cpu.decode: Activity this cycle.
 233000: system.cpu: Activity: 11
 233000: system.cpu.rename: Processing [tid:0]
 233000: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 13
 233000: system.cpu.rename: [tid:0]: 3 instructions not yet in ROB
 233000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 3, dispatched Insts: 0
 233000: system.cpu.rename: [tid:0]: 37 rob free
 233000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 3, dispatched Insts: 0
 233000: system.cpu.rename: [tid:0]: 29 iq free
 233000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 0
 233000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 233000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 3, dispatched Insts: 0
 233000: system.cpu.rename: [tid:0]: 37 rob free
 233000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 3, dispatched Insts: 0
 233000: system.cpu.rename: [tid:0]: 29 iq free
 233000: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
 233000: system.cpu.rename: [tid:0]: 3 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 233000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 233000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 0
 233000: system.cpu.rename: [tid:0]: Processing instruction [sn:35] with PC (0x829c=>0x82a0).(0=>1).
 233000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13 (flattened 13), got phys reg 56
 233000: system.cpu.rename: [tid:0]: Register 56 is ready.
 233000: global: [sn:35] has 1 ready out of 5 sources. RTI 0)
 233000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 233000: system.cpu.rename: [tid:0]: Register 960 is ready.
 233000: global: [sn:35] has 2 ready out of 5 sources. RTI 0)
 233000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 233000: system.cpu.rename: [tid:0]: Register 325 is ready.
 233000: global: [sn:35] has 3 ready out of 5 sources. RTI 0)
 233000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 233000: system.cpu.rename: [tid:0]: Register 325 is ready.
 233000: global: [sn:35] has 4 ready out of 5 sources. RTI 0)
 233000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 233000: system.cpu.rename: [tid:0]: Register 325 is ready.
 233000: global: [sn:35] has 5 ready out of 5 sources. RTI 0)
 233000: global: Renamed reg 3 to physical reg 61 old mapping was 51
 233000: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 61.
 233000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=3), [sn:35].
 233000: system.cpu.rename: Activity this cycle.
 233000: system.cpu.iew: Issue: Processing [tid:0]
 233000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 233000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x8290=>0x8294).(0=>1) [sn:32] [tid:0] to IQ.
 233000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:32]
 233000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 233000: system.cpu.iew.lsq.thread0: Inserting load PC (0x8290=>0x8294).(0=>1), idx:6 [sn:32]
 233000: system.cpu.iq: Adding instruction [sn:32] PC (0x8290=>0x8294).(0=>1) to the IQ.
 233000: memdepentry: Memory dependency entry created.  memdep_count=1 (0x8290=>0x8294).(0=>1)
 233000: global: Inst 0x8290 with index 164 had no SSID
 233000: system.cpu.memDep0: No dependency for inst PC (0x8290=>0x8294).(0=>1) [sn:32].
 233000: system.cpu.memDep0: Adding instruction [sn:32] to the ready list.
 233000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x8290=>0x8294).(0=>1) opclass:32 [sn:32].
 233000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x8294=>0x8298).(0=>1) [sn:33] [tid:0] to IQ.
 233000: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:33]
 233000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x8298=>0x829c).(0=>1) [sn:34] [tid:0] to IQ.
 233000: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:34]
 233000: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:33]
 233000: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:34]
 233000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 233000: system.cpu.iq: Thread 0: Issuing instruction PC (0x8290=>0x8294).(0=>1) [sn:32]
 233000: system.cpu.memDep0: Issuing instruction PC 0x8290 [sn:32].
 233000: system.cpu.iew.lsq: [tid:0] Writing back stores. 3 stores available for Writeback.
 233000: system.cpu.iew: Processing [tid:0]
 233000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 233000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 233000: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 233000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 233000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 233000: system.cpu.iew: IQ has 31 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 13 free entries.
 233000: system.cpu.iew: Activity this cycle.
 233000: system.cpu.commit: Getting instructions from Rename stage.
 233000: system.cpu.commit: Inserting PC (0x8290=>0x8294).(0=>1) [sn:32] [tid:0] into ROB.
 233000: system.cpu.rob: Adding inst PC (0x8290=>0x8294).(0=>1) to the ROB.
 233000: system.cpu.rob: [tid:0] Now has 1 instructions.
 233000: system.cpu.commit: Inserting PC (0x8294=>0x8298).(0=>1) [sn:33] [tid:0] into ROB.
 233000: system.cpu.rob: Adding inst PC (0x8294=>0x8298).(0=>1) to the ROB.
 233000: system.cpu.rob: [tid:0] Now has 2 instructions.
 233000: system.cpu.commit: Inserting PC (0x8298=>0x829c).(0=>1) [sn:34] [tid:0] into ROB.
 233000: system.cpu.rob: Adding inst PC (0x8298=>0x829c).(0=>1) to the ROB.
 233000: system.cpu.rob: [tid:0] Now has 3 instructions.
 233000: system.cpu.commit: Trying to commit instructions in the ROB.
 233000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:32] PC (0x8290=>0x8294).(0=>1) is head of ROB and not ready
 233000: system.cpu.commit: [tid:0]: ROB has 3 insts & 37 free entries.
 233000: system.cpu.commit: Activity This Cycle.
 233000: system.cpu: Activity: 10
 233000: system.cpu: Scheduling next tick!
 233500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 233500: system.cpu.fetch: Running stage.
 233500: system.cpu.fetch: There are no more threads available to fetch from.
 233500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 233500: system.cpu.decode: Processing [tid:0]
 233500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 233500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 233500: system.cpu.decode: [tid:0]: Processing instruction [sn:40] with PC (0x82b0=>0x82b4).(0=>1)
 233500: system.cpu.decode: [tid:0]: Processing instruction [sn:41] with PC (0x82b4=>0x82b8).(0=>1)
 233500: system.cpu.decode: [tid:0]: Processing instruction [sn:42] with PC (0x82b8=>0x82bc).(0=>1)
 233500: system.cpu.decode: Activity this cycle.
 233500: system.cpu: Activity: 11
 233500: system.cpu.rename: Processing [tid:0]
 233500: system.cpu.rename: [tid:0]: Free IQ: 31, Free ROB: 37, Free LQ: 15, Free SQ: 13
 233500: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 233500: system.cpu.rename: calcFreeROBEntires: free robEntries: 37, instsInProgress: 4, dispatched Insts: 3
 233500: system.cpu.rename: [tid:0]: 36 rob free
 233500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 31, instsInProgress: 4, dispatched Insts: 3
 233500: system.cpu.rename: [tid:0]: 30 iq free
 233500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 2, loads dispatchedToLQ: 1
 233500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 233500: system.cpu.rename: calcFreeROBEntires: free robEntries: 37, instsInProgress: 4, dispatched Insts: 3
 233500: system.cpu.rename: [tid:0]: 36 rob free
 233500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 31, instsInProgress: 4, dispatched Insts: 3
 233500: system.cpu.rename: [tid:0]: 30 iq free
 233500: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 233500: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 233500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 233500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 2, loads dispatchedToLQ: 1
 233500: system.cpu.rename: [tid:0]: Processing instruction [sn:36] with PC (0x82a0=>0x82a4).(0=>1).
 233500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 15
 233500: system.cpu.rename: [tid:0]: Register 15 is ready.
 233500: global: [sn:36] has 1 ready out of 5 sources. RTI 0)
 233500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 233500: system.cpu.rename: [tid:0]: Register 960 is ready.
 233500: global: [sn:36] has 2 ready out of 5 sources. RTI 0)
 233500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 233500: system.cpu.rename: [tid:0]: Register 325 is ready.
 233500: global: [sn:36] has 3 ready out of 5 sources. RTI 0)
 233500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 233500: system.cpu.rename: [tid:0]: Register 325 is ready.
 233500: global: [sn:36] has 4 ready out of 5 sources. RTI 0)
 233500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 233500: system.cpu.rename: [tid:0]: Register 325 is ready.
 233500: global: [sn:36] has 5 ready out of 5 sources. RTI 0)
 233500: global: Renamed reg 0 to physical reg 62 old mapping was 50
 233500: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 62.
 233500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=4), [sn:36].
 233500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 233500: system.cpu.rename: [tid:0]: Processing instruction [sn:37] with PC (0x82a4=>0x82a8).(0=>1).
 233500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 233500: system.cpu.rename: [tid:0]: Register 325 is ready.
 233500: global: [sn:37] has 1 ready out of 4 sources. RTI 0)
 233500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 233500: system.cpu.rename: [tid:0]: Register 325 is ready.
 233500: global: [sn:37] has 2 ready out of 4 sources. RTI 0)
 233500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 233500: system.cpu.rename: [tid:0]: Register 325 is ready.
 233500: global: [sn:37] has 3 ready out of 4 sources. RTI 0)
 233500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 61
 233500: system.cpu.rename: [tid:0]: Register 61 is not ready.
 233500: global: Renamed reg 1 to physical reg 63 old mapping was 45
 233500: system.cpu.rename: [tid:0]: Renaming arch reg 1 to physical reg 63.
 233500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=5), [sn:37].
 233500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 233500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 3, loads dispatchedToLQ: 1
 233500: system.cpu.rename: [tid:0]: Processing instruction [sn:38] with PC (0x82a8=>0x82ac).(0=>1).
 233500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13 (flattened 13), got phys reg 56
 233500: system.cpu.rename: [tid:0]: Register 56 is ready.
 233500: global: [sn:38] has 1 ready out of 5 sources. RTI 0)
 233500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 233500: system.cpu.rename: [tid:0]: Register 960 is ready.
 233500: global: [sn:38] has 2 ready out of 5 sources. RTI 0)
 233500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 233500: system.cpu.rename: [tid:0]: Register 325 is ready.
 233500: global: [sn:38] has 3 ready out of 5 sources. RTI 0)
 233500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 233500: system.cpu.rename: [tid:0]: Register 325 is ready.
 233500: global: [sn:38] has 4 ready out of 5 sources. RTI 0)
 233500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 233500: system.cpu.rename: [tid:0]: Register 325 is ready.
 233500: global: [sn:38] has 5 ready out of 5 sources. RTI 0)
 233500: global: Renamed reg 3 to physical reg 64 old mapping was 61
 233500: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 64.
 233500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=6), [sn:38].
 233500: system.cpu.rename: Activity this cycle.
 233500: system.cpu.iew: Issue: Processing [tid:0]
 233500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 233500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x829c=>0x82a0).(0=>1) [sn:35] [tid:0] to IQ.
 233500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:35]
 233500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 233500: system.cpu.iew.lsq.thread0: Inserting load PC (0x829c=>0x82a0).(0=>1), idx:7 [sn:35]
 233500: system.cpu.iq: Adding instruction [sn:35] PC (0x829c=>0x82a0).(0=>1) to the IQ.
 233500: memdepentry: Memory dependency entry created.  memdep_count=2 (0x829c=>0x82a0).(0=>1)
 233500: global: Inst 0x829c with index 167 had no SSID
 233500: system.cpu.memDep0: No dependency for inst PC (0x829c=>0x82a0).(0=>1) [sn:35].
 233500: system.cpu.memDep0: Adding instruction [sn:35] to the ready list.
 233500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x829c=>0x82a0).(0=>1) opclass:32 [sn:35].
 233500: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:33]
 233500: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:34]
 233500: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:33]
 233500: global: RegFile: Access to cc register 326, has data 0x1
 233500: global: RegFile: Access to cc register 328, has data 0x1
 233500: global: RegFile: Access to cc register 325, has data 0
 233500: global: RegFile: Access to int register 54, has data 0
 233500: global: RegFile: Setting int register 60 to 0
 233500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 233500: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:34]
 233500: global: RegFile: Access to cc register 326, has data 0x1
 233500: global: RegFile: Access to cc register 325, has data 0
 233500: global: RegFile: Access to cc register 325, has data 0
 233500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1, wbActual:1
 233500: system.cpu.iq: Waking dependents of completed instruction.
 233500: system.cpu.iq: Waking any dependents on register 60.
 233500: system.cpu.iq: Waking dependents of completed instruction.
 233500: system.cpu.iew: Sending instructions to commit, [sn:33] PC (0x8294=>0x8298).(0=>1).
 233500: system.cpu.iew: Setting Destination Register 60
 233500: system.cpu.scoreboard: Setting reg 60 as ready
 233500: system.cpu.iew: Sending instructions to commit, [sn:34] PC (0x8298=>0x829c).(0=>1).
 233500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 233500: system.cpu.iq: Thread 0: Issuing instruction PC (0x829c=>0x82a0).(0=>1) [sn:35]
 233500: system.cpu.memDep0: Issuing instruction PC 0x829c [sn:35].
 233500: system.cpu.iew.lsq: [tid:0] Writing back stores. 3 stores available for Writeback.
 233500: system.cpu.iew: Processing [tid:0]
 233500: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 233500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 233500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 233500: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 13 free entries.
 233500: system.cpu.commit: Getting instructions from Rename stage.
 233500: system.cpu.commit: Inserting PC (0x829c=>0x82a0).(0=>1) [sn:35] [tid:0] into ROB.
 233500: system.cpu.rob: Adding inst PC (0x829c=>0x82a0).(0=>1) to the ROB.
 233500: system.cpu.rob: [tid:0] Now has 4 instructions.
 233500: system.cpu.commit: Trying to commit instructions in the ROB.
 233500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:32] PC (0x8290=>0x8294).(0=>1) is head of ROB and not ready
 233500: system.cpu.commit: [tid:0]: ROB has 4 insts & 36 free entries.
 233500: system.cpu.commit: Activity This Cycle.
 233500: global: DynInst: [sn:31] Instruction destroyed. Instcount for system.cpu = 24
 233500: system.cpu: Activity: 10
 233500: system.cpu: Scheduling next tick!
 233500: system.cpu.iq: Processing FU completion [sn:32]
 233500: system.cpu: CPU already running.
 234000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 234000: system.cpu.fetch: Running stage.
 234000: system.cpu.fetch: There are no more threads available to fetch from.
 234000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 234000: system.cpu.decode: Processing [tid:0]
 234000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 234000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 234000: system.cpu.decode: [tid:0]: Processing instruction [sn:43] with PC (0x82bc=>0x82c0).(0=>1)
 234000: system.cpu.decode: Activity this cycle.
 234000: system.cpu: Activity: 11
 234000: system.cpu.rename: Processing [tid:0]
 234000: system.cpu.rename: [tid:0]: Free IQ: 31, Free ROB: 36, Free LQ: 15, Free SQ: 13
 234000: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 234000: system.cpu.rename: calcFreeROBEntires: free robEntries: 36, instsInProgress: 4, dispatched Insts: 1
 234000: system.cpu.rename: [tid:0]: 33 rob free
 234000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 31, instsInProgress: 4, dispatched Insts: 1
 234000: system.cpu.rename: [tid:0]: 28 iq free
 234000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 3, loads dispatchedToLQ: 1
 234000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 234000: system.cpu.rename: calcFreeROBEntires: free robEntries: 36, instsInProgress: 4, dispatched Insts: 1
 234000: system.cpu.rename: [tid:0]: 33 rob free
 234000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 31, instsInProgress: 4, dispatched Insts: 1
 234000: system.cpu.rename: [tid:0]: 28 iq free
 234000: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
 234000: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 1 insts dispatched to IQ last cycle.
 234000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 234000: system.cpu.rename: [tid:0]: Processing instruction [sn:39] with PC (0x82ac=>0x82b0).(0=>1).
 234000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 234000: system.cpu.rename: [tid:0]: Register 325 is ready.
 234000: global: [sn:39] has 1 ready out of 4 sources. RTI 0)
 234000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1537 (flattened 1), got phys reg 328
 234000: system.cpu.rename: [tid:0]: Register 328 is ready.
 234000: global: [sn:39] has 2 ready out of 4 sources. RTI 0)
 234000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 234000: system.cpu.rename: [tid:0]: Register 325 is ready.
 234000: global: [sn:39] has 3 ready out of 4 sources. RTI 0)
 234000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 1 (flattened 1), got phys reg 63
 234000: system.cpu.rename: [tid:0]: Register 63 is not ready.
 234000: global: Renamed reg 1 to physical reg 65 old mapping was 63
 234000: system.cpu.rename: [tid:0]: Renaming arch reg 1 to physical reg 65.
 234000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=7), [sn:39].
 234000: system.cpu.rename: Activity this cycle.
 234000: system.cpu.iew: Issue: Processing [tid:0]
 234000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 234000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x82a0=>0x82a4).(0=>1) [sn:36] [tid:0] to IQ.
 234000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:36]
 234000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 234000: system.cpu.iew.lsq.thread0: Inserting load PC (0x82a0=>0x82a4).(0=>1), idx:8 [sn:36]
 234000: system.cpu.iq: Adding instruction [sn:36] PC (0x82a0=>0x82a4).(0=>1) to the IQ.
 234000: memdepentry: Memory dependency entry created.  memdep_count=3 (0x82a0=>0x82a4).(0=>1)
 234000: global: Inst 0x82a0 with index 168 had no SSID
 234000: system.cpu.memDep0: No dependency for inst PC (0x82a0=>0x82a4).(0=>1) [sn:36].
 234000: system.cpu.memDep0: Adding instruction [sn:36] to the ready list.
 234000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x82a0=>0x82a4).(0=>1) opclass:32 [sn:36].
 234000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x82a4=>0x82a8).(0=>1) [sn:37] [tid:0] to IQ.
 234000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:37]
 234000: system.cpu.iq: Adding instruction [sn:37] PC (0x82a4=>0x82a8).(0=>1) to the IQ.
 234000: system.cpu.iq: Instruction PC (0x82a4=>0x82a8).(0=>1) has src reg 61 that is being added to the dependency chain.
 234000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x82a8=>0x82ac).(0=>1) [sn:38] [tid:0] to IQ.
 234000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:38]
 234000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 234000: system.cpu.iew.lsq.thread0: Inserting load PC (0x82a8=>0x82ac).(0=>1), idx:9 [sn:38]
 234000: system.cpu.iq: Adding instruction [sn:38] PC (0x82a8=>0x82ac).(0=>1) to the IQ.
 234000: memdepentry: Memory dependency entry created.  memdep_count=4 (0x82a8=>0x82ac).(0=>1)
 234000: global: Inst 0x82a8 with index 170 had no SSID
 234000: system.cpu.memDep0: No dependency for inst PC (0x82a8=>0x82ac).(0=>1) [sn:38].
 234000: system.cpu.memDep0: Adding instruction [sn:38] to the ready list.
 234000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x82a8=>0x82ac).(0=>1) opclass:32 [sn:38].
 234000: system.cpu.iew: Execute: Executing instructions from IQ.
 234000: system.cpu.iew: Execute: Processing PC (0x8290=>0x8294).(0=>1), [tid:0] [sn:32].
 234000: system.cpu.iew: Execute: Calculating address for memory reference.
 234000: system.cpu.iew.lsq.thread0: Executing load PC (0x8290=>0x8294).(0=>1), [sn:32]
 234000: global: RegFile: Access to int register 56, has data 0xbefffd60
 234000: global: RegFile: Access to cc register 325, has data 0
 234000: global: RegFile: Access to cc register 325, has data 0
 234000: global: RegFile: Access to cc register 325, has data 0
 234000: system.cpu.iew.lsq.thread0: Read called, load idx: 6, store idx: 12, storeHead: 9 addr: 0x77eac
 234000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:32] PC (0x8290=>0x8294).(0=>1)
 234000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 234000: system.cpu.iq: Thread 0: Issuing instruction PC (0x82a0=>0x82a4).(0=>1) [sn:36]
 234000: system.cpu.memDep0: Issuing instruction PC 0x82a0 [sn:36].
 234000: system.cpu.iew.lsq: [tid:0] Writing back stores. 3 stores available for Writeback.
 234000: system.cpu.iew: Processing [tid:0]
 234000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 234000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 234000: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 234000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 234000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 234000: system.cpu.iew: IQ has 27 free entries (Can schedule: 1).  LQ has 12 free entries. SQ has 13 free entries.
 234000: system.cpu.iew: IEW switching to active
 234000: system.cpu.iew: Activating stage.
 234000: system.cpu: Activity: 12
 234000: system.cpu.iew: Activity this cycle.
 234000: system.cpu.commit: Getting instructions from Rename stage.
 234000: system.cpu.commit: Inserting PC (0x82a0=>0x82a4).(0=>1) [sn:36] [tid:0] into ROB.
 234000: system.cpu.rob: Adding inst PC (0x82a0=>0x82a4).(0=>1) to the ROB.
 234000: system.cpu.rob: [tid:0] Now has 5 instructions.
 234000: system.cpu.commit: Inserting PC (0x82a4=>0x82a8).(0=>1) [sn:37] [tid:0] into ROB.
 234000: system.cpu.rob: Adding inst PC (0x82a4=>0x82a8).(0=>1) to the ROB.
 234000: system.cpu.rob: [tid:0] Now has 6 instructions.
 234000: system.cpu.commit: Inserting PC (0x82a8=>0x82ac).(0=>1) [sn:38] [tid:0] into ROB.
 234000: system.cpu.rob: Adding inst PC (0x82a8=>0x82ac).(0=>1) to the ROB.
 234000: system.cpu.rob: [tid:0] Now has 7 instructions.
 234000: system.cpu.commit: Trying to commit instructions in the ROB.
 234000: system.cpu.commit: [tid:0]: Marking PC (0x8294=>0x8298).(0=>1), [sn:33] ready within ROB.
 234000: system.cpu.commit: [tid:0]: Marking PC (0x8298=>0x829c).(0=>1), [sn:34] ready within ROB.
 234000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:32] PC (0x8290=>0x8294).(0=>1) is head of ROB and not ready
 234000: system.cpu.commit: [tid:0]: ROB has 7 insts & 33 free entries.
 234000: system.cpu.commit: Activity This Cycle.
 234000: system.cpu: Activity: 11
 234000: system.cpu: Scheduling next tick!
 234000: system.cpu.iq: Processing FU completion [sn:35]
 234000: system.cpu: CPU already running.
 234500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 234500: system.cpu.fetch: Running stage.
 234500: system.cpu.fetch: There are no more threads available to fetch from.
 234500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 234500: system.cpu.decode: Processing [tid:0]
 234500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 234500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 234500: system.cpu.rename: Processing [tid:0]
 234500: system.cpu.rename: [tid:0]: Free IQ: 27, Free ROB: 33, Free LQ: 12, Free SQ: 13
 234500: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 234500: system.cpu.rename: calcFreeROBEntires: free robEntries: 33, instsInProgress: 4, dispatched Insts: 3
 234500: system.cpu.rename: [tid:0]: 32 rob free
 234500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 27, instsInProgress: 4, dispatched Insts: 3
 234500: system.cpu.rename: [tid:0]: 26 iq free
 234500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 2, loads dispatchedToLQ: 2
 234500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 234500: system.cpu.rename: calcFreeROBEntires: free robEntries: 33, instsInProgress: 4, dispatched Insts: 3
 234500: system.cpu.rename: [tid:0]: 32 rob free
 234500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 27, instsInProgress: 4, dispatched Insts: 3
 234500: system.cpu.rename: [tid:0]: 26 iq free
 234500: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 234500: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 234500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 234500: system.cpu.rename: [tid:0]: Processing instruction [sn:40] with PC (0x82b0=>0x82b4).(0=>1).
 234500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 234500: system.cpu.rename: [tid:0]: Register 325 is ready.
 234500: global: [sn:40] has 1 ready out of 5 sources. RTI 0)
 234500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 234500: system.cpu.rename: [tid:0]: Register 325 is ready.
 234500: global: [sn:40] has 2 ready out of 5 sources. RTI 0)
 234500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 234500: system.cpu.rename: [tid:0]: Register 325 is ready.
 234500: global: [sn:40] has 3 ready out of 5 sources. RTI 0)
 234500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 64
 234500: system.cpu.rename: [tid:0]: Register 64 is not ready.
 234500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 1 (flattened 1), got phys reg 65
 234500: system.cpu.rename: [tid:0]: Register 65 is not ready.
 234500: global: Renamed reg 1 to physical reg 66 old mapping was 65
 234500: system.cpu.rename: [tid:0]: Renaming arch reg 1 to physical reg 66.
 234500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=8), [sn:40].
 234500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 234500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 2, loads dispatchedToLQ: 2
 234500: system.cpu.rename: [tid:0]: Processing instruction [sn:41] with PC (0x82b4=>0x82b8).(0=>1).
 234500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 15
 234500: system.cpu.rename: [tid:0]: Register 15 is ready.
 234500: global: [sn:41] has 1 ready out of 5 sources. RTI 0)
 234500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 234500: system.cpu.rename: [tid:0]: Register 960 is ready.
 234500: global: [sn:41] has 2 ready out of 5 sources. RTI 0)
 234500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 234500: system.cpu.rename: [tid:0]: Register 325 is ready.
 234500: global: [sn:41] has 3 ready out of 5 sources. RTI 0)
 234500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 234500: system.cpu.rename: [tid:0]: Register 325 is ready.
 234500: global: [sn:41] has 4 ready out of 5 sources. RTI 0)
 234500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 234500: system.cpu.rename: [tid:0]: Register 325 is ready.
 234500: global: [sn:41] has 5 ready out of 5 sources. RTI 0)
 234500: global: Renamed reg 3 to physical reg 67 old mapping was 64
 234500: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 67.
 234500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=9), [sn:41].
 234500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 234500: system.cpu.rename: [tid:0]: Processing instruction [sn:42] with PC (0x82b8=>0x82bc).(0=>1).
 234500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 234500: system.cpu.rename: [tid:0]: Register 325 is ready.
 234500: global: [sn:42] has 1 ready out of 4 sources. RTI 0)
 234500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1537 (flattened 1), got phys reg 328
 234500: system.cpu.rename: [tid:0]: Register 328 is ready.
 234500: global: [sn:42] has 2 ready out of 4 sources. RTI 0)
 234500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 234500: system.cpu.rename: [tid:0]: Register 325 is ready.
 234500: global: [sn:42] has 3 ready out of 4 sources. RTI 0)
 234500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 1 (flattened 1), got phys reg 66
 234500: system.cpu.rename: [tid:0]: Register 66 is not ready.
 234500: global: Renamed reg 12 to physical reg 68 old mapping was 54
 234500: system.cpu.rename: [tid:0]: Renaming arch reg 12 to physical reg 68.
 234500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=10), [sn:42].
 234500: system.cpu.rename: Activity this cycle.
 234500: system.cpu: Activity: 12
 234500: system.cpu.iew: Issue: Processing [tid:0]
 234500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 234500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x82ac=>0x82b0).(0=>1) [sn:39] [tid:0] to IQ.
 234500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:39]
 234500: system.cpu.iq: Adding instruction [sn:39] PC (0x82ac=>0x82b0).(0=>1) to the IQ.
 234500: system.cpu.iq: Instruction PC (0x82ac=>0x82b0).(0=>1) has src reg 63 that is being added to the dependency chain.
 234500: system.cpu.iew: Execute: Executing instructions from IQ.
 234500: system.cpu.iew: Execute: Processing PC (0x829c=>0x82a0).(0=>1), [tid:0] [sn:35].
 234500: system.cpu.iew: Execute: Calculating address for memory reference.
 234500: system.cpu.iew.lsq.thread0: Executing load PC (0x829c=>0x82a0).(0=>1), [sn:35]
 234500: global: RegFile: Access to int register 56, has data 0xbefffd60
 234500: global: RegFile: Access to cc register 325, has data 0
 234500: global: RegFile: Access to cc register 325, has data 0
 234500: global: RegFile: Access to cc register 325, has data 0
 234500: system.cpu.iew.lsq.thread0: Read called, load idx: 7, store idx: 12, storeHead: 9 addr: 0x77d68
 234500: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:35] PC (0x829c=>0x82a0).(0=>1)
 234500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 234500: system.cpu.iq: Thread 0: Issuing instruction PC (0x82a8=>0x82ac).(0=>1) [sn:38]
 234500: system.cpu.memDep0: Issuing instruction PC 0x82a8 [sn:38].
 234500: system.cpu.iew.lsq: [tid:0] Writing back stores. 3 stores available for Writeback.
 234500: system.cpu.iew: Processing [tid:0]
 234500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 234500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 234500: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 234500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 234500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 234500: system.cpu.iew: IQ has 26 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 13 free entries.
 234500: system.cpu.iew: IEW switching to idle
 234500: system.cpu.iew: Deactivating stage.
 234500: system.cpu: Activity: 11
 234500: system.cpu.iew: Activity this cycle.
 234500: system.cpu.commit: Getting instructions from Rename stage.
 234500: system.cpu.commit: Inserting PC (0x82ac=>0x82b0).(0=>1) [sn:39] [tid:0] into ROB.
 234500: system.cpu.rob: Adding inst PC (0x82ac=>0x82b0).(0=>1) to the ROB.
 234500: system.cpu.rob: [tid:0] Now has 8 instructions.
 234500: system.cpu.commit: Trying to commit instructions in the ROB.
 234500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:32] PC (0x8290=>0x8294).(0=>1) is head of ROB and not ready
 234500: system.cpu.commit: [tid:0]: ROB has 8 insts & 32 free entries.
 234500: system.cpu.commit: Activity This Cycle.
 234500: system.cpu: Activity: 10
 234500: system.cpu: Scheduling next tick!
 234500: system.cpu.iq: Processing FU completion [sn:36]
 234500: system.cpu: CPU already running.
 235000: system.cpu.iew.lsq.thread0: Writeback event [sn:32].
 235000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:32].
 235000: system.cpu: CPU already running.
 235000: global: RegFile: Access to cc register 325, has data 0
 235000: global: RegFile: Access to cc register 325, has data 0
 235000: global: RegFile: Access to cc register 325, has data 0
 235000: global: RegFile: Setting int register 59 to 0
 235000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 235000: system.cpu.iew: Activity this cycle.
 235000: system.cpu: Activity: 11
 235000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 235000: system.cpu.fetch: Running stage.
 235000: system.cpu.fetch: There are no more threads available to fetch from.
 235000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 235000: system.cpu.decode: Processing [tid:0]
 235000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 235000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 235000: system.cpu.rename: Processing [tid:0]
 235000: system.cpu.rename: [tid:0]: Free IQ: 26, Free ROB: 32, Free LQ: 12, Free SQ: 13
 235000: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 235000: system.cpu.rename: calcFreeROBEntires: free robEntries: 32, instsInProgress: 4, dispatched Insts: 1
 235000: system.cpu.rename: [tid:0]: 29 rob free
 235000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 26, instsInProgress: 4, dispatched Insts: 1
 235000: system.cpu.rename: [tid:0]: 23 iq free
 235000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 1, loads dispatchedToLQ: 0
 235000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 235000: system.cpu.rename: calcFreeROBEntires: free robEntries: 32, instsInProgress: 4, dispatched Insts: 1
 235000: system.cpu.rename: [tid:0]: 29 rob free
 235000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 26, instsInProgress: 4, dispatched Insts: 1
 235000: system.cpu.rename: [tid:0]: 23 iq free
 235000: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
 235000: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 1 insts dispatched to IQ last cycle.
 235000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 235000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 13, storesInProgress: 0, stores dispatchedToSQ: 0
 235000: system.cpu.rename: [tid:0]: Processing instruction [sn:43] with PC (0x82bc=>0x82c0).(0=>1).
 235000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 67
 235000: system.cpu.rename: [tid:0]: Register 67 is not ready.
 235000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 235000: system.cpu.rename: [tid:0]: Register 960 is ready.
 235000: global: [sn:43] has 1 ready out of 6 sources. RTI 0)
 235000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 235000: system.cpu.rename: [tid:0]: Register 325 is ready.
 235000: global: [sn:43] has 2 ready out of 6 sources. RTI 0)
 235000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 235000: system.cpu.rename: [tid:0]: Register 325 is ready.
 235000: global: [sn:43] has 3 ready out of 6 sources. RTI 0)
 235000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 235000: system.cpu.rename: [tid:0]: Register 325 is ready.
 235000: global: [sn:43] has 4 ready out of 6 sources. RTI 0)
 235000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2 (flattened 2), got phys reg 60
 235000: system.cpu.rename: [tid:0]: Register 60 is ready.
 235000: global: [sn:43] has 5 ready out of 6 sources. RTI 0)
 235000: system.cpu.rename: Activity this cycle.
 235000: system.cpu.iew: Issue: Processing [tid:0]
 235000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 235000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x82b0=>0x82b4).(0=>1) [sn:40] [tid:0] to IQ.
 235000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:40]
 235000: system.cpu.iq: Adding instruction [sn:40] PC (0x82b0=>0x82b4).(0=>1) to the IQ.
 235000: system.cpu.iq: Instruction PC (0x82b0=>0x82b4).(0=>1) has src reg 64 that is being added to the dependency chain.
 235000: system.cpu.iq: Instruction PC (0x82b0=>0x82b4).(0=>1) has src reg 65 that is being added to the dependency chain.
 235000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x82b4=>0x82b8).(0=>1) [sn:41] [tid:0] to IQ.
 235000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:41]
 235000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 235000: system.cpu.iew.lsq.thread0: Inserting load PC (0x82b4=>0x82b8).(0=>1), idx:10 [sn:41]
 235000: system.cpu.iq: Adding instruction [sn:41] PC (0x82b4=>0x82b8).(0=>1) to the IQ.
 235000: memdepentry: Memory dependency entry created.  memdep_count=5 (0x82b4=>0x82b8).(0=>1)
 235000: global: Inst 0x82b4 with index 173 had no SSID
 235000: system.cpu.memDep0: No dependency for inst PC (0x82b4=>0x82b8).(0=>1) [sn:41].
 235000: system.cpu.memDep0: Adding instruction [sn:41] to the ready list.
 235000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x82b4=>0x82b8).(0=>1) opclass:32 [sn:41].
 235000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x82b8=>0x82bc).(0=>1) [sn:42] [tid:0] to IQ.
 235000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:42]
 235000: system.cpu.iq: Adding instruction [sn:42] PC (0x82b8=>0x82bc).(0=>1) to the IQ.
 235000: system.cpu.iq: Instruction PC (0x82b8=>0x82bc).(0=>1) has src reg 66 that is being added to the dependency chain.
 235000: system.cpu.iew: Execute: Executing instructions from IQ.
 235000: system.cpu.iew: Execute: Processing PC (0x82a0=>0x82a4).(0=>1), [tid:0] [sn:36].
 235000: system.cpu.iew: Execute: Calculating address for memory reference.
 235000: system.cpu.iew.lsq.thread0: Executing load PC (0x82a0=>0x82a4).(0=>1), [sn:36]
 235000: global: RegFile: Access to cc register 325, has data 0
 235000: global: RegFile: Access to cc register 325, has data 0
 235000: global: RegFile: Access to cc register 325, has data 0
 235000: system.cpu.iew.lsq.thread0: Read called, load idx: 8, store idx: 12, storeHead: 9 addr: 0x510
 235000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:36] PC (0x82a0=>0x82a4).(0=>1)
 235000: system.cpu.iew: Sending instructions to commit, [sn:32] PC (0x8290=>0x8294).(0=>1).
 235000: system.cpu.iew: Setting Destination Register 59
 235000: system.cpu.scoreboard: Setting reg 59 as ready
 235000: system.cpu.iq: Waking dependents of completed instruction.
 235000: system.cpu.iq: Completing mem instruction PC: (0x8290=>0x8294).(0=>1) [sn:32]
 235000: system.cpu.memDep0: Completed mem instruction PC (0x8290=>0x8294).(0=>1) [sn:32].
 235000: memdepentry: Memory dependency entry deleted.  memdep_count=4 (0x8290=>0x8294).(0=>1)
 235000: system.cpu.iq: Waking any dependents on register 59.
 235000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 235000: system.cpu.iq: Thread 0: Issuing instruction PC (0x82b4=>0x82b8).(0=>1) [sn:41]
 235000: system.cpu.memDep0: Issuing instruction PC 0x82b4 [sn:41].
 235000: system.cpu.iew.lsq: [tid:0] Writing back stores. 3 stores available for Writeback.
 235000: system.cpu.iew: Processing [tid:0]
 235000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 5
 235000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 235000: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 235000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 235000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 5
 235000: system.cpu.iew: IQ has 24 free entries (Can schedule: 0).  LQ has 11 free entries. SQ has 13 free entries.
 235000: system.cpu.iew: Activity this cycle.
 235000: system.cpu.commit: Getting instructions from Rename stage.
 235000: system.cpu.commit: Inserting PC (0x82b0=>0x82b4).(0=>1) [sn:40] [tid:0] into ROB.
 235000: system.cpu.rob: Adding inst PC (0x82b0=>0x82b4).(0=>1) to the ROB.
 235000: system.cpu.rob: [tid:0] Now has 9 instructions.
 235000: system.cpu.commit: Inserting PC (0x82b4=>0x82b8).(0=>1) [sn:41] [tid:0] into ROB.
 235000: system.cpu.rob: Adding inst PC (0x82b4=>0x82b8).(0=>1) to the ROB.
 235000: system.cpu.rob: [tid:0] Now has 10 instructions.
 235000: system.cpu.commit: Inserting PC (0x82b8=>0x82bc).(0=>1) [sn:42] [tid:0] into ROB.
 235000: system.cpu.rob: Adding inst PC (0x82b8=>0x82bc).(0=>1) to the ROB.
 235000: system.cpu.rob: [tid:0] Now has 11 instructions.
 235000: system.cpu.commit: Trying to commit instructions in the ROB.
 235000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:32] PC (0x8290=>0x8294).(0=>1) is head of ROB and not ready
 235000: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 235000: system.cpu.commit: Activity This Cycle.
 235000: system.cpu: Activity: 10
 235000: system.cpu: Scheduling next tick!
 235000: system.cpu.iq: Processing FU completion [sn:38]
 235000: system.cpu: CPU already running.
 235500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 235500: system.cpu.fetch: Running stage.
 235500: system.cpu.fetch: There are no more threads available to fetch from.
 235500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 235500: system.cpu.decode: Processing [tid:0]
 235500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 235500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 235500: system.cpu.rename: Processing [tid:0]
 235500: system.cpu.rename: [tid:0]: Free IQ: 24, Free ROB: 29, Free LQ: 11, Free SQ: 13
 235500: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 235500: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 4, dispatched Insts: 3
 235500: system.cpu.rename: [tid:0]: 28 rob free
 235500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 24, instsInProgress: 4, dispatched Insts: 3
 235500: system.cpu.rename: [tid:0]: 23 iq free
 235500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 11, loadsInProgress: 1, loads dispatchedToLQ: 1
 235500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 235500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 235500: system.cpu.iew: Issue: Processing [tid:0]
 235500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 235500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x82bc=>0x82c0).(0=>1) [sn:43] [tid:0] to IQ.
 235500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:43]
 235500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 235500: system.cpu.iew.lsq.thread0: Inserting store PC (0x82bc=>0x82c0).(0=>1), idx:12 [sn:43]
 235500: system.cpu.iq: Adding instruction [sn:43] PC (0x82bc=>0x82c0).(0=>1) to the IQ.
 235500: system.cpu.iq: Instruction PC (0x82bc=>0x82c0).(0=>1) has src reg 67 that is being added to the dependency chain.
 235500: memdepentry: Memory dependency entry created.  memdep_count=5 (0x82bc=>0x82c0).(0=>1)
 235500: global: Inst 0x82bc with index 175 had no SSID
 235500: system.cpu.memDep0: No dependency for inst PC (0x82bc=>0x82c0).(0=>1) [sn:43].
 235500: system.cpu.memDep0: Inserting store PC (0x82bc=>0x82c0).(0=>1) [sn:43].
 235500: system.cpu.iew: Execute: Executing instructions from IQ.
 235500: system.cpu.iew: Execute: Processing PC (0x82a8=>0x82ac).(0=>1), [tid:0] [sn:38].
 235500: system.cpu.iew: Execute: Calculating address for memory reference.
 235500: system.cpu.iew.lsq.thread0: Executing load PC (0x82a8=>0x82ac).(0=>1), [sn:38]
 235500: global: RegFile: Access to int register 56, has data 0xbefffd60
 235500: global: RegFile: Access to cc register 325, has data 0
 235500: global: RegFile: Access to cc register 325, has data 0
 235500: global: RegFile: Access to cc register 325, has data 0
 235500: system.cpu.iew.lsq.thread0: Read called, load idx: 9, store idx: 12, storeHead: 9 addr: 0x77d64
 235500: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:38] PC (0x82a8=>0x82ac).(0=>1)
 235500: system.cpu: Activity: 11
 235500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 235500: system.cpu.iq: Not able to schedule any instructions.
 235500: system.cpu.iew.lsq: [tid:0] Writing back stores. 3 stores available for Writeback.
 235500: system.cpu.iew: Processing [tid:0]
 235500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 5
 235500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 4
 235500: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 235500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 4
 235500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 5
 235500: system.cpu.iew: IQ has 23 free entries (Can schedule: 0).  LQ has 11 free entries. SQ has 12 free entries.
 235500: system.cpu.iew: Activity this cycle.
 235500: system.cpu.commit: Getting instructions from Rename stage.
 235500: system.cpu.commit: Inserting PC (0x82bc=>0x82c0).(0=>1) [sn:43] [tid:0] into ROB.
 235500: system.cpu.rob: Adding inst PC (0x82bc=>0x82c0).(0=>1) to the ROB.
 235500: system.cpu.rob: [tid:0] Now has 12 instructions.
 235500: system.cpu.commit: Trying to commit instructions in the ROB.
 235500: system.cpu.commit: [tid:0]: Marking PC (0x8290=>0x8294).(0=>1), [sn:32] ready within ROB.
 235500: system.cpu.commit: [tid:0]: Instruction [sn:32] PC (0x8290=>0x8294).(0=>1) is head of ROB and ready to commit
 235500: system.cpu.commit: [tid:0]: ROB has 12 insts & 28 free entries.
 235500: system.cpu.commit: Activity This Cycle.
 235500: system.cpu.commit: Activating stage.
 235500: system.cpu: Activity: 12
 235500: system.cpu: Activity: 11
 235500: system.cpu: Scheduling next tick!
 235500: system.cpu.iq: Processing FU completion [sn:41]
 235500: system.cpu: CPU already running.
 236000: system.cpu.iew.lsq.thread0: Writeback event [sn:36].
 236000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:36].
 236000: system.cpu: CPU already running.
 236000: global: RegFile: Access to cc register 325, has data 0
 236000: global: RegFile: Access to cc register 325, has data 0
 236000: global: RegFile: Access to cc register 325, has data 0
 236000: global: RegFile: Setting int register 62 to 0x83fd8
 236000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 236000: system.cpu.iew: Activity this cycle.
 236000: system.cpu: Activity: 12
 236000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 236000: system.cpu.fetch: Running stage.
 236000: system.cpu.fetch: There are no more threads available to fetch from.
 236000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 236000: system.cpu.decode: Processing [tid:0]
 236000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 236000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 236000: system.cpu.rename: Processing [tid:0]
 236000: system.cpu.rename: [tid:0]: Free IQ: 23, Free ROB: 28, Free LQ: 11, Free SQ: 12
 236000: system.cpu.rename: [tid:0]: 1 instructions not yet in ROB
 236000: system.cpu.rename: calcFreeROBEntires: free robEntries: 28, instsInProgress: 1, dispatched Insts: 1
 236000: system.cpu.rename: [tid:0]: 28 rob free
 236000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 23, instsInProgress: 1, dispatched Insts: 1
 236000: system.cpu.rename: [tid:0]: 23 iq free
 236000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 11, loadsInProgress: 0, loads dispatchedToLQ: 0
 236000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 236000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 236000: system.cpu.iew: Issue: Processing [tid:0]
 236000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 236000: system.cpu.iew: Execute: Executing instructions from IQ.
 236000: system.cpu.iew: Execute: Processing PC (0x82b4=>0x82b8).(0=>1), [tid:0] [sn:41].
 236000: system.cpu.iew: Execute: Calculating address for memory reference.
 236000: system.cpu.iew.lsq.thread0: Executing load PC (0x82b4=>0x82b8).(0=>1), [sn:41]
 236000: global: RegFile: Access to cc register 325, has data 0
 236000: global: RegFile: Access to cc register 325, has data 0
 236000: global: RegFile: Access to cc register 325, has data 0
 236000: system.cpu.iew.lsq.thread0: Read called, load idx: 10, store idx: 12, storeHead: 9 addr: 0x514
 236000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:41] PC (0x82b4=>0x82b8).(0=>1)
 236000: system.cpu.iew: Sending instructions to commit, [sn:36] PC (0x82a0=>0x82a4).(0=>1).
 236000: system.cpu.iew: Setting Destination Register 62
 236000: system.cpu.scoreboard: Setting reg 62 as ready
 236000: system.cpu.iq: Waking dependents of completed instruction.
 236000: system.cpu.iq: Completing mem instruction PC: (0x82a0=>0x82a4).(0=>1) [sn:36]
 236000: system.cpu.memDep0: Completed mem instruction PC (0x82a0=>0x82a4).(0=>1) [sn:36].
 236000: memdepentry: Memory dependency entry deleted.  memdep_count=4 (0x82a0=>0x82a4).(0=>1)
 236000: system.cpu.iq: Waking any dependents on register 62.
 236000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 236000: system.cpu.iq: Not able to schedule any instructions.
 236000: system.cpu.iew.lsq: [tid:0] Writing back stores. 3 stores available for Writeback.
 236000: system.cpu.iew: Processing [tid:0]
 236000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 5
 236000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 4
 236000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 236000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 4
 236000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 5
 236000: system.cpu.iew: IQ has 24 free entries (Can schedule: 0).  LQ has 11 free entries. SQ has 12 free entries.
 236000: system.cpu.iew: Activity this cycle.
 236000: system.cpu.commit: Getting instructions from Rename stage.
 236000: system.cpu.commit: Trying to commit instructions in the ROB.
 236000: system.cpu.commit: Trying to commit head instruction, [sn:32] [tid:0]
 236000: system.cpu.commit: Committing instruction with [sn:32] PC (0x8290=>0x8294).(0=>1)
 236000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x8290=>0x8294).(0=>1), [sn:32]
 236000: system.cpu: Removing committed instruction [tid:0] PC (0x8290=>0x8294).(0=>1) [sn:32]
 236000: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:32]
 236000: system.cpu.commit: Trying to commit head instruction, [sn:33] [tid:0]
 236000: system.cpu.commit: Committing instruction with [sn:33] PC (0x8294=>0x8298).(0=>1)
 236000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x8294=>0x8298).(0=>1), [sn:33]
 236000: system.cpu: Removing committed instruction [tid:0] PC (0x8294=>0x8298).(0=>1) [sn:33]
 236000: system.cpu.commit: Instruction is committed successfully. num_committed: 2. [sn:33]
 236000: system.cpu.commit: Trying to commit head instruction, [sn:34] [tid:0]
 236000: system.cpu.commit: Committing instruction with [sn:34] PC (0x8298=>0x829c).(0=>1)
 236000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x8298=>0x829c).(0=>1), [sn:34]
 236000: system.cpu: Removing committed instruction [tid:0] PC (0x8298=>0x829c).(0=>1) [sn:34]
 236000: system.cpu.commit: Instruction is committed successfully. num_committed: 3. [sn:34]
 236000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:35] PC (0x829c=>0x82a0).(0=>1) is head of ROB and not ready
 236000: system.cpu.commit: [tid:0]: ROB has 9 insts & 31 free entries.
 236000: system.cpu.commit: Activity This Cycle.
 236000: system.cpu.commit: Deactivating stage.
 236000: system.cpu: Activity: 11
 236000: system.cpu: Activity: 10
 236000: system.cpu: Removing instruction, [tid:0] [sn:32] PC (0x8290=>0x8294).(0=>1)
 236000: system.cpu: Removing instruction, [tid:0] [sn:33] PC (0x8294=>0x8298).(0=>1)
 236000: system.cpu: Removing instruction, [tid:0] [sn:34] PC (0x8298=>0x829c).(0=>1)
 236000: system.cpu: Scheduling next tick!
 236500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 236500: system.cpu.fetch: Running stage.
 236500: system.cpu.fetch: There are no more threads available to fetch from.
 236500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 236500: system.cpu.decode: Processing [tid:0]
 236500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 236500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 236500: system.cpu.rename: Processing [tid:0]
 236500: system.cpu.rename: [tid:0]: Free IQ: 24, Free ROB: 31, Free LQ: 11, Free SQ: 12
 236500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 236500: system.cpu.rename: calcFreeROBEntires: free robEntries: 31, instsInProgress: 0, dispatched Insts: 0
 236500: system.cpu.rename: [tid:0]: 31 rob free
 236500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 24, instsInProgress: 0, dispatched Insts: 0
 236500: system.cpu.rename: [tid:0]: 24 iq free
 236500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 11, loadsInProgress: 0, loads dispatchedToLQ: 0
 236500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 236500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 236500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=10), until [sn:34].
 236500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 7, [sn:32].
 236500: system.cpu.freelist: Freeing register 7.
 236500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 47, [sn:33].
 236500: system.cpu.freelist: Freeing register 47.
 236500: system.cpu.iew: Issue: Processing [tid:0]
 236500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 236500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 236500: system.cpu.iq: Not able to schedule any instructions.
 236500: system.cpu.iew.lsq: [tid:0] Writing back stores. 3 stores available for Writeback.
 236500: system.cpu.iew: Processing [tid:0]
 236500: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x8290=>0x8294).(0=>1)
 236500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:34]
 236500: global: DynInst: [sn:33] Instruction destroyed. Instcount for system.cpu = 23
 236500: global: DynInst: [sn:34] Instruction destroyed. Instcount for system.cpu = 22
 236500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 236500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 4
 236500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 236500: system.cpu.iew: IQ has 24 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 12 free entries.
 236500: system.cpu.commit: Getting instructions from Rename stage.
 236500: system.cpu.commit: Trying to commit instructions in the ROB.
 236500: system.cpu.commit: [tid:0]: Marking PC (0x82a0=>0x82a4).(0=>1), [sn:36] ready within ROB.
 236500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:35] PC (0x829c=>0x82a0).(0=>1) is head of ROB and not ready
 236500: system.cpu.commit: [tid:0]: ROB has 9 insts & 31 free entries.
 236500: system.cpu: Activity: 9
 236500: system.cpu: Scheduling next tick!
 237000: system.cpu.iew.lsq.thread0: Writeback event [sn:41].
 237000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:41].
 237000: system.cpu: CPU already running.
 237000: global: RegFile: Access to cc register 325, has data 0
 237000: global: RegFile: Access to cc register 325, has data 0
 237000: global: RegFile: Access to cc register 325, has data 0
 237000: global: RegFile: Setting int register 67 to 0x84508
 237000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 237000: system.cpu.iew: Activity this cycle.
 237000: system.cpu: Activity: 10
 237000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 237000: system.cpu.fetch: Running stage.
 237000: system.cpu.fetch: There are no more threads available to fetch from.
 237000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 237000: system.cpu.decode: Processing [tid:0]
 237000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 237000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 237000: system.cpu.rename: Processing [tid:0]
 237000: system.cpu.rename: [tid:0]: Free IQ: 24, Free ROB: 31, Free LQ: 11, Free SQ: 12
 237000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 237000: system.cpu.rename: calcFreeROBEntires: free robEntries: 31, instsInProgress: 0, dispatched Insts: 0
 237000: system.cpu.rename: [tid:0]: 31 rob free
 237000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 24, instsInProgress: 0, dispatched Insts: 0
 237000: system.cpu.rename: [tid:0]: 24 iq free
 237000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 11, loadsInProgress: 0, loads dispatchedToLQ: 0
 237000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 237000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 237000: system.cpu.iew: Issue: Processing [tid:0]
 237000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 237000: system.cpu.iew: Sending instructions to commit, [sn:41] PC (0x82b4=>0x82b8).(0=>1).
 237000: system.cpu.iew: Setting Destination Register 67
 237000: system.cpu.scoreboard: Setting reg 67 as ready
 237000: system.cpu.iq: Waking dependents of completed instruction.
 237000: system.cpu.iq: Completing mem instruction PC: (0x82b4=>0x82b8).(0=>1) [sn:41]
 237000: system.cpu.memDep0: Completed mem instruction PC (0x82b4=>0x82b8).(0=>1) [sn:41].
 237000: memdepentry: Memory dependency entry deleted.  memdep_count=3 (0x82b4=>0x82b8).(0=>1)
 237000: system.cpu.iq: Waking any dependents on register 67.
 237000: system.cpu.iq: Waking up a dependent instruction, [sn:43] PC (0x82bc=>0x82c0).(0=>1).
 237000: global: [sn:43] has 6 ready out of 6 sources. RTI 0)
 237000: system.cpu.iq: Checking if memory instruction can issue.
 237000: system.cpu.memDep0: Marking registers as ready for instruction PC (0x82bc=>0x82c0).(0=>1) [sn:43].
 237000: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
 237000: system.cpu.memDep0: Adding instruction [sn:43] to the ready list.
 237000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x82bc=>0x82c0).(0=>1) opclass:33 [sn:43].
 237000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 237000: system.cpu.iq: Thread 0: Issuing instruction PC (0x82bc=>0x82c0).(0=>1) [sn:43]
 237000: system.cpu.memDep0: Issuing instruction PC 0x82bc [sn:43].
 237000: system.cpu.iew.lsq: [tid:0] Writing back stores. 3 stores available for Writeback.
 237000: system.cpu.iew: Processing [tid:0]
 237000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 237000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 4
 237000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 237000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 4
 237000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 237000: system.cpu.iew: IQ has 25 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 12 free entries.
 237000: system.cpu.iew: Activity this cycle.
 237000: system.cpu.commit: Getting instructions from Rename stage.
 237000: system.cpu.commit: Trying to commit instructions in the ROB.
 237000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:35] PC (0x829c=>0x82a0).(0=>1) is head of ROB and not ready
 237000: system.cpu.commit: [tid:0]: ROB has 9 insts & 31 free entries.
 237000: system.cpu: Activity: 9
 237000: system.cpu: Scheduling next tick!
 237500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 237500: system.cpu.fetch: Running stage.
 237500: system.cpu.fetch: There are no more threads available to fetch from.
 237500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 237500: system.cpu.decode: Processing [tid:0]
 237500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 237500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 237500: system.cpu.rename: Processing [tid:0]
 237500: system.cpu.rename: [tid:0]: Free IQ: 25, Free ROB: 31, Free LQ: 12, Free SQ: 12
 237500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 237500: system.cpu.rename: calcFreeROBEntires: free robEntries: 31, instsInProgress: 0, dispatched Insts: 0
 237500: system.cpu.rename: [tid:0]: 31 rob free
 237500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 25, instsInProgress: 0, dispatched Insts: 0
 237500: system.cpu.rename: [tid:0]: 25 iq free
 237500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 0, loads dispatchedToLQ: 0
 237500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 237500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 237500: system.cpu.iew: Issue: Processing [tid:0]
 237500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 237500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 237500: system.cpu.iq: Not able to schedule any instructions.
 237500: system.cpu.iew.lsq: [tid:0] Writing back stores. 3 stores available for Writeback.
 237500: system.cpu.iew: Processing [tid:0]
 237500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 237500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 4
 237500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 237500: system.cpu.iew: IQ has 25 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 12 free entries.
 237500: system.cpu.commit: Getting instructions from Rename stage.
 237500: system.cpu.commit: Trying to commit instructions in the ROB.
 237500: system.cpu.commit: [tid:0]: Marking PC (0x82b4=>0x82b8).(0=>1), [sn:41] ready within ROB.
 237500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:35] PC (0x829c=>0x82a0).(0=>1) is head of ROB and not ready
 237500: system.cpu.commit: [tid:0]: ROB has 9 insts & 31 free entries.
 237500: global: DynInst: [sn:32] Instruction destroyed. Instcount for system.cpu = 21
 237500: system.cpu: Activity: 8
 237500: system.cpu: Scheduling next tick!
 237500: system.cpu.iq: Processing FU completion [sn:43]
 237500: system.cpu: CPU already running.
 238000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 238000: system.cpu.fetch: Running stage.
 238000: system.cpu.fetch: There are no more threads available to fetch from.
 238000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 238000: system.cpu.decode: Processing [tid:0]
 238000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 238000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 238000: system.cpu.rename: Processing [tid:0]
 238000: system.cpu.rename: [tid:0]: Free IQ: 25, Free ROB: 31, Free LQ: 12, Free SQ: 12
 238000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 238000: system.cpu.rename: calcFreeROBEntires: free robEntries: 31, instsInProgress: 0, dispatched Insts: 0
 238000: system.cpu.rename: [tid:0]: 31 rob free
 238000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 25, instsInProgress: 0, dispatched Insts: 0
 238000: system.cpu.rename: [tid:0]: 25 iq free
 238000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 0, loads dispatchedToLQ: 0
 238000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 238000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 238000: system.cpu.iew: Issue: Processing [tid:0]
 238000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 238000: system.cpu.iew: Execute: Executing instructions from IQ.
 238000: system.cpu.iew: Execute: Processing PC (0x82bc=>0x82c0).(0=>1), [tid:0] [sn:43].
 238000: system.cpu.iew: Execute: Calculating address for memory reference.
 238000: system.cpu.iew.lsq.thread0: Executing store PC (0x82bc=>0x82c0).(0=>1) [sn:43]
 238000: global: RegFile: Access to int register 67, has data 0x84508
 238000: global: RegFile: Access to cc register 325, has data 0
 238000: global: RegFile: Access to cc register 325, has data 0
 238000: global: RegFile: Access to cc register 325, has data 0
 238000: global: RegFile: Access to int register 60, has data 0
 238000: system.cpu.iew.lsq.thread0: Doing write to store idx 12, addr 0x75508 | storeHead:9 [sn:43]
 238000: system.cpu.iew: Store instruction is fault. [sn:43]
 238000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 238000: system.cpu.iew: Activity this cycle.
 238000: system.cpu: Activity: 9
 238000: system.cpu.iew: Sending instructions to commit, [sn:43] PC (0x82bc=>0x82c0).(0=>1).
 238000: system.cpu.iq: Waking dependents of completed instruction.
 238000: system.cpu.iq: Completing mem instruction PC: (0x82bc=>0x82c0).(0=>1) [sn:43]
 238000: system.cpu.memDep0: Completed mem instruction PC (0x82bc=>0x82c0).(0=>1) [sn:43].
 238000: memdepentry: Memory dependency entry deleted.  memdep_count=2 (0x82bc=>0x82c0).(0=>1)
 238000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 238000: system.cpu.iq: Not able to schedule any instructions.
 238000: system.cpu.iew.lsq: [tid:0] Writing back stores. 3 stores available for Writeback.
 238000: system.cpu.iew: Processing [tid:0]
 238000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 238000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 4
 238000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 238000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 4
 238000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 238000: system.cpu.iew: IQ has 26 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 12 free entries.
 238000: system.cpu.iew: Activity this cycle.
 238000: system.cpu.commit: Getting instructions from Rename stage.
 238000: system.cpu.commit: Trying to commit instructions in the ROB.
 238000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:35] PC (0x829c=>0x82a0).(0=>1) is head of ROB and not ready
 238000: system.cpu.commit: [tid:0]: ROB has 9 insts & 31 free entries.
 238000: system.cpu: Activity: 8
 238000: system.cpu: Scheduling next tick!
 238500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 238500: system.cpu.fetch: Running stage.
 238500: system.cpu.fetch: There are no more threads available to fetch from.
 238500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 238500: system.cpu.decode: Processing [tid:0]
 238500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 238500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 238500: system.cpu.rename: Processing [tid:0]
 238500: system.cpu.rename: [tid:0]: Free IQ: 26, Free ROB: 31, Free LQ: 12, Free SQ: 12
 238500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 238500: system.cpu.rename: calcFreeROBEntires: free robEntries: 31, instsInProgress: 0, dispatched Insts: 0
 238500: system.cpu.rename: [tid:0]: 31 rob free
 238500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 26, instsInProgress: 0, dispatched Insts: 0
 238500: system.cpu.rename: [tid:0]: 26 iq free
 238500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 0, loads dispatchedToLQ: 0
 238500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 238500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 238500: system.cpu.iew: Issue: Processing [tid:0]
 238500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 238500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 238500: system.cpu.iq: Not able to schedule any instructions.
 238500: system.cpu.iew.lsq: [tid:0] Writing back stores. 3 stores available for Writeback.
 238500: system.cpu.iew: Processing [tid:0]
 238500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 238500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 4
 238500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 238500: system.cpu.iew: IQ has 26 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 12 free entries.
 238500: system.cpu.commit: Getting instructions from Rename stage.
 238500: system.cpu.commit: Trying to commit instructions in the ROB.
 238500: system.cpu.commit: [tid:0]: Marking PC (0x82bc=>0x82c0).(0=>1), [sn:43] ready within ROB.
 238500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:35] PC (0x829c=>0x82a0).(0=>1) is head of ROB and not ready
 238500: system.cpu.commit: [tid:0]: ROB has 9 insts & 31 free entries.
 238500: system.cpu: Activity: 7
 238500: system.cpu: Scheduling next tick!
 239000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 239000: system.cpu.fetch: Running stage.
 239000: system.cpu.fetch: There are no more threads available to fetch from.
 239000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 239000: system.cpu.decode: Processing [tid:0]
 239000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 239000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 239000: system.cpu.rename: Processing [tid:0]
 239000: system.cpu.rename: [tid:0]: Free IQ: 26, Free ROB: 31, Free LQ: 12, Free SQ: 12
 239000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 239000: system.cpu.rename: calcFreeROBEntires: free robEntries: 31, instsInProgress: 0, dispatched Insts: 0
 239000: system.cpu.rename: [tid:0]: 31 rob free
 239000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 26, instsInProgress: 0, dispatched Insts: 0
 239000: system.cpu.rename: [tid:0]: 26 iq free
 239000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 0, loads dispatchedToLQ: 0
 239000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 239000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 239000: system.cpu.iew: Issue: Processing [tid:0]
 239000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 239000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 239000: system.cpu.iq: Not able to schedule any instructions.
 239000: system.cpu.iew.lsq: [tid:0] Writing back stores. 3 stores available for Writeback.
 239000: system.cpu.iew: Processing [tid:0]
 239000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 239000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 4
 239000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 239000: system.cpu.iew: IQ has 26 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 12 free entries.
 239000: system.cpu.commit: Getting instructions from Rename stage.
 239000: system.cpu.commit: Trying to commit instructions in the ROB.
 239000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:35] PC (0x829c=>0x82a0).(0=>1) is head of ROB and not ready
 239000: system.cpu.commit: [tid:0]: ROB has 9 insts & 31 free entries.
 239000: system.cpu: Activity: 6
 239000: system.cpu: Scheduling next tick!
 239500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 239500: system.cpu.fetch: Running stage.
 239500: system.cpu.fetch: There are no more threads available to fetch from.
 239500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 239500: system.cpu.decode: Processing [tid:0]
 239500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 239500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 239500: system.cpu.rename: Processing [tid:0]
 239500: system.cpu.rename: [tid:0]: Free IQ: 26, Free ROB: 31, Free LQ: 12, Free SQ: 12
 239500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 239500: system.cpu.rename: calcFreeROBEntires: free robEntries: 31, instsInProgress: 0, dispatched Insts: 0
 239500: system.cpu.rename: [tid:0]: 31 rob free
 239500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 26, instsInProgress: 0, dispatched Insts: 0
 239500: system.cpu.rename: [tid:0]: 26 iq free
 239500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 0, loads dispatchedToLQ: 0
 239500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 239500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 239500: system.cpu.iew: Issue: Processing [tid:0]
 239500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 239500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 239500: system.cpu.iq: Not able to schedule any instructions.
 239500: system.cpu.iew.lsq: [tid:0] Writing back stores. 3 stores available for Writeback.
 239500: system.cpu.iew: Processing [tid:0]
 239500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 239500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 4
 239500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 239500: system.cpu.iew: IQ has 26 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 12 free entries.
 239500: system.cpu.commit: Getting instructions from Rename stage.
 239500: system.cpu.commit: Trying to commit instructions in the ROB.
 239500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:35] PC (0x829c=>0x82a0).(0=>1) is head of ROB and not ready
 239500: system.cpu.commit: [tid:0]: ROB has 9 insts & 31 free entries.
 239500: system.cpu: Activity: 5
 239500: system.cpu: Scheduling next tick!
 240000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 240000: system.cpu.fetch: Running stage.
 240000: system.cpu.fetch: There are no more threads available to fetch from.
 240000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 240000: system.cpu.decode: Processing [tid:0]
 240000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 240000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 240000: system.cpu.rename: Processing [tid:0]
 240000: system.cpu.rename: [tid:0]: Free IQ: 26, Free ROB: 31, Free LQ: 12, Free SQ: 12
 240000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 240000: system.cpu.rename: calcFreeROBEntires: free robEntries: 31, instsInProgress: 0, dispatched Insts: 0
 240000: system.cpu.rename: [tid:0]: 31 rob free
 240000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 26, instsInProgress: 0, dispatched Insts: 0
 240000: system.cpu.rename: [tid:0]: 26 iq free
 240000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 0, loads dispatchedToLQ: 0
 240000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 240000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 240000: system.cpu.iew: Issue: Processing [tid:0]
 240000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 240000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 240000: system.cpu.iq: Not able to schedule any instructions.
 240000: system.cpu.iew.lsq: [tid:0] Writing back stores. 3 stores available for Writeback.
 240000: system.cpu.iew: Processing [tid:0]
 240000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 240000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 4
 240000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 240000: system.cpu.iew: IQ has 26 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 12 free entries.
 240000: system.cpu.commit: Getting instructions from Rename stage.
 240000: system.cpu.commit: Trying to commit instructions in the ROB.
 240000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:35] PC (0x829c=>0x82a0).(0=>1) is head of ROB and not ready
 240000: system.cpu.commit: [tid:0]: ROB has 9 insts & 31 free entries.
 240000: system.cpu: Activity: 4
 240000: system.cpu: Scheduling next tick!
 240500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 240500: system.cpu.fetch: Running stage.
 240500: system.cpu.fetch: There are no more threads available to fetch from.
 240500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 240500: system.cpu.decode: Processing [tid:0]
 240500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 240500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 240500: system.cpu.rename: Processing [tid:0]
 240500: system.cpu.rename: [tid:0]: Free IQ: 26, Free ROB: 31, Free LQ: 12, Free SQ: 12
 240500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 240500: system.cpu.rename: calcFreeROBEntires: free robEntries: 31, instsInProgress: 0, dispatched Insts: 0
 240500: system.cpu.rename: [tid:0]: 31 rob free
 240500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 26, instsInProgress: 0, dispatched Insts: 0
 240500: system.cpu.rename: [tid:0]: 26 iq free
 240500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 0, loads dispatchedToLQ: 0
 240500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 240500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 240500: system.cpu.iew: Issue: Processing [tid:0]
 240500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 240500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 240500: system.cpu.iq: Not able to schedule any instructions.
 240500: system.cpu.iew.lsq: [tid:0] Writing back stores. 3 stores available for Writeback.
 240500: system.cpu.iew: Processing [tid:0]
 240500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 240500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 4
 240500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 240500: system.cpu.iew: IQ has 26 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 12 free entries.
 240500: system.cpu.commit: Getting instructions from Rename stage.
 240500: system.cpu.commit: Trying to commit instructions in the ROB.
 240500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:35] PC (0x829c=>0x82a0).(0=>1) is head of ROB and not ready
 240500: system.cpu.commit: [tid:0]: ROB has 9 insts & 31 free entries.
 240500: system.cpu: Activity: 3
 240500: system.cpu: Scheduling next tick!
 241000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 241000: system.cpu.fetch: Running stage.
 241000: system.cpu.fetch: There are no more threads available to fetch from.
 241000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 241000: system.cpu.decode: Processing [tid:0]
 241000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 241000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 241000: system.cpu.rename: Processing [tid:0]
 241000: system.cpu.rename: [tid:0]: Free IQ: 26, Free ROB: 31, Free LQ: 12, Free SQ: 12
 241000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 241000: system.cpu.rename: calcFreeROBEntires: free robEntries: 31, instsInProgress: 0, dispatched Insts: 0
 241000: system.cpu.rename: [tid:0]: 31 rob free
 241000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 26, instsInProgress: 0, dispatched Insts: 0
 241000: system.cpu.rename: [tid:0]: 26 iq free
 241000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 0, loads dispatchedToLQ: 0
 241000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 241000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 241000: system.cpu.iew: Issue: Processing [tid:0]
 241000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 241000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 241000: system.cpu.iq: Not able to schedule any instructions.
 241000: system.cpu.iew.lsq: [tid:0] Writing back stores. 3 stores available for Writeback.
 241000: system.cpu.iew: Processing [tid:0]
 241000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 241000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 4
 241000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 241000: system.cpu.iew: IQ has 26 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 12 free entries.
 241000: system.cpu.commit: Getting instructions from Rename stage.
 241000: system.cpu.commit: Trying to commit instructions in the ROB.
 241000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:35] PC (0x829c=>0x82a0).(0=>1) is head of ROB and not ready
 241000: system.cpu.commit: [tid:0]: ROB has 9 insts & 31 free entries.
 241000: system.cpu: Activity: 2
 241000: system.cpu: Scheduling next tick!
 241500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 241500: system.cpu.fetch: Running stage.
 241500: system.cpu.fetch: There are no more threads available to fetch from.
 241500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 241500: system.cpu.decode: Processing [tid:0]
 241500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 241500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 241500: system.cpu.rename: Processing [tid:0]
 241500: system.cpu.rename: [tid:0]: Free IQ: 26, Free ROB: 31, Free LQ: 12, Free SQ: 12
 241500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 241500: system.cpu.rename: calcFreeROBEntires: free robEntries: 31, instsInProgress: 0, dispatched Insts: 0
 241500: system.cpu.rename: [tid:0]: 31 rob free
 241500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 26, instsInProgress: 0, dispatched Insts: 0
 241500: system.cpu.rename: [tid:0]: 26 iq free
 241500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 0, loads dispatchedToLQ: 0
 241500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 241500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 241500: system.cpu.iew: Issue: Processing [tid:0]
 241500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 241500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 241500: system.cpu.iq: Not able to schedule any instructions.
 241500: system.cpu.iew.lsq: [tid:0] Writing back stores. 3 stores available for Writeback.
 241500: system.cpu.iew: Processing [tid:0]
 241500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 241500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 4
 241500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 241500: system.cpu.iew: IQ has 26 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 12 free entries.
 241500: system.cpu.commit: Getting instructions from Rename stage.
 241500: system.cpu.commit: Trying to commit instructions in the ROB.
 241500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:35] PC (0x829c=>0x82a0).(0=>1) is head of ROB and not ready
 241500: system.cpu.commit: [tid:0]: ROB has 9 insts & 31 free entries.
 241500: system.cpu: Scheduling next tick!
 242000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 242000: system.cpu.fetch: Running stage.
 242000: system.cpu.fetch: There are no more threads available to fetch from.
 242000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 242000: system.cpu.decode: Processing [tid:0]
 242000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 242000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 242000: system.cpu.rename: Processing [tid:0]
 242000: system.cpu.rename: [tid:0]: Free IQ: 26, Free ROB: 31, Free LQ: 12, Free SQ: 12
 242000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 242000: system.cpu.rename: calcFreeROBEntires: free robEntries: 31, instsInProgress: 0, dispatched Insts: 0
 242000: system.cpu.rename: [tid:0]: 31 rob free
 242000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 26, instsInProgress: 0, dispatched Insts: 0
 242000: system.cpu.rename: [tid:0]: 26 iq free
 242000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 0, loads dispatchedToLQ: 0
 242000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 242000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 242000: system.cpu.iew: Issue: Processing [tid:0]
 242000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 242000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 242000: system.cpu.iq: Not able to schedule any instructions.
 242000: system.cpu.iew.lsq: [tid:0] Writing back stores. 3 stores available for Writeback.
 242000: system.cpu.iew: Processing [tid:0]
 242000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 242000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 4
 242000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 242000: system.cpu.iew: IQ has 26 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 12 free entries.
 242000: system.cpu.commit: Getting instructions from Rename stage.
 242000: system.cpu.commit: Trying to commit instructions in the ROB.
 242000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:35] PC (0x829c=>0x82a0).(0=>1) is head of ROB and not ready
 242000: system.cpu.commit: [tid:0]: ROB has 9 insts & 31 free entries.
 242000: system.cpu: Activity: 1
 242000: system.cpu: Scheduling next tick!
 242500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 242500: system.cpu.fetch: Running stage.
 242500: system.cpu.fetch: There are no more threads available to fetch from.
 242500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 242500: system.cpu.decode: Processing [tid:0]
 242500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 242500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 242500: system.cpu.rename: Processing [tid:0]
 242500: system.cpu.rename: [tid:0]: Free IQ: 26, Free ROB: 31, Free LQ: 12, Free SQ: 12
 242500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 242500: system.cpu.rename: calcFreeROBEntires: free robEntries: 31, instsInProgress: 0, dispatched Insts: 0
 242500: system.cpu.rename: [tid:0]: 31 rob free
 242500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 26, instsInProgress: 0, dispatched Insts: 0
 242500: system.cpu.rename: [tid:0]: 26 iq free
 242500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 0, loads dispatchedToLQ: 0
 242500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 242500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 242500: system.cpu.iew: Issue: Processing [tid:0]
 242500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 242500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 242500: system.cpu.iq: Not able to schedule any instructions.
 242500: system.cpu.iew.lsq: [tid:0] Writing back stores. 3 stores available for Writeback.
 242500: system.cpu.iew: Processing [tid:0]
 242500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 242500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 4
 242500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 242500: system.cpu.iew: IQ has 26 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 12 free entries.
 242500: system.cpu.commit: Getting instructions from Rename stage.
 242500: system.cpu.commit: Trying to commit instructions in the ROB.
 242500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:35] PC (0x829c=>0x82a0).(0=>1) is head of ROB and not ready
 242500: system.cpu.commit: [tid:0]: ROB has 9 insts & 31 free entries.
 242500: system.cpu: Scheduling next tick!
 243000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 243000: system.cpu.fetch: Running stage.
 243000: system.cpu.fetch: There are no more threads available to fetch from.
 243000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 243000: system.cpu.decode: Processing [tid:0]
 243000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 243000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 243000: system.cpu.rename: Processing [tid:0]
 243000: system.cpu.rename: [tid:0]: Free IQ: 26, Free ROB: 31, Free LQ: 12, Free SQ: 12
 243000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 243000: system.cpu.rename: calcFreeROBEntires: free robEntries: 31, instsInProgress: 0, dispatched Insts: 0
 243000: system.cpu.rename: [tid:0]: 31 rob free
 243000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 26, instsInProgress: 0, dispatched Insts: 0
 243000: system.cpu.rename: [tid:0]: 26 iq free
 243000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 0, loads dispatchedToLQ: 0
 243000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 243000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 243000: system.cpu.iew: Issue: Processing [tid:0]
 243000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 243000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 243000: system.cpu.iq: Not able to schedule any instructions.
 243000: system.cpu.iew.lsq: [tid:0] Writing back stores. 3 stores available for Writeback.
 243000: system.cpu.iew: Processing [tid:0]
 243000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 243000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 4
 243000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 243000: system.cpu.iew: IQ has 26 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 12 free entries.
 243000: system.cpu.commit: Getting instructions from Rename stage.
 243000: system.cpu.commit: Trying to commit instructions in the ROB.
 243000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:35] PC (0x829c=>0x82a0).(0=>1) is head of ROB and not ready
 243000: system.cpu.commit: [tid:0]: ROB has 9 insts & 31 free entries.
 243000: system.cpu: Activity: 0
 243000: system.cpu: No activity left!
 243000: system.cpu: Idle!
 289000: system.cpu.iew.lsq.thread0: Writeback event [sn:28].
 289000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:28].
 289000: system.cpu: Waking up CPU
 289000: system.cpu: Activity: 1
 289000: system.cpu.iew.lsq.thread0: Completing store [sn:28], idx:9, store head idx:10
 289000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 289000: system.cpu.fetch: Running stage.
 289000: system.cpu.fetch: There are no more threads available to fetch from.
 289000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 289000: system.cpu.decode: Processing [tid:0]
 289000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 289000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 289000: system.cpu.rename: Processing [tid:0]
 289000: system.cpu.rename: [tid:0]: Free IQ: 26, Free ROB: 31, Free LQ: 12, Free SQ: 12
 289000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 289000: system.cpu.rename: calcFreeROBEntires: free robEntries: 31, instsInProgress: 0, dispatched Insts: 0
 289000: system.cpu.rename: [tid:0]: 31 rob free
 289000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 26, instsInProgress: 0, dispatched Insts: 0
 289000: system.cpu.rename: [tid:0]: 26 iq free
 289000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 0, loads dispatchedToLQ: 0
 289000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 289000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 289000: system.cpu.iew: Issue: Processing [tid:0]
 289000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 289000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 289000: system.cpu.iq: Not able to schedule any instructions.
 289000: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 289000: system.cpu.iew: Processing [tid:0]
 289000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 289000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 289000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 289000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 289000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 289000: system.cpu.iew: IQ has 26 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 13 free entries.
 289000: system.cpu.iew: Activity this cycle.
 289000: system.cpu.commit: Getting instructions from Rename stage.
 289000: system.cpu.commit: Trying to commit instructions in the ROB.
 289000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:35] PC (0x829c=>0x82a0).(0=>1) is head of ROB and not ready
 289000: system.cpu.commit: [tid:0]: ROB has 9 insts & 31 free entries.
 289000: system.cpu: Scheduling next tick!
 289001: system.cpu.iew.lsq.thread0: Writeback event [sn:38].
 289001: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:38].
 289001: system.cpu: CPU already running.
 289001: global: RegFile: Access to cc register 325, has data 0
 289001: global: RegFile: Access to cc register 325, has data 0
 289001: global: RegFile: Access to cc register 325, has data 0
 289001: global: RegFile: Setting int register 64 to 0xbefffeb4
 289001: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 289001: system.cpu.iew: Activity this cycle.
 289001: system.cpu: Activity: 2
 289500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 289500: system.cpu.fetch: Running stage.
 289500: system.cpu.fetch: There are no more threads available to fetch from.
 289500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 289500: system.cpu.decode: Processing [tid:0]
 289500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 289500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 289500: system.cpu.rename: Processing [tid:0]
 289500: system.cpu.rename: [tid:0]: Free IQ: 26, Free ROB: 31, Free LQ: 12, Free SQ: 13
 289500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 289500: system.cpu.rename: calcFreeROBEntires: free robEntries: 31, instsInProgress: 0, dispatched Insts: 0
 289500: system.cpu.rename: [tid:0]: 31 rob free
 289500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 26, instsInProgress: 0, dispatched Insts: 0
 289500: system.cpu.rename: [tid:0]: 26 iq free
 289500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 0, loads dispatchedToLQ: 0
 289500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 289500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 289500: system.cpu.iew: Issue: Processing [tid:0]
 289500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 289500: system.cpu.iew: Sending instructions to commit, [sn:38] PC (0x82a8=>0x82ac).(0=>1).
 289500: system.cpu.iew: Setting Destination Register 64
 289500: system.cpu.scoreboard: Setting reg 64 as ready
 289500: system.cpu.iq: Waking dependents of completed instruction.
 289500: system.cpu.iq: Completing mem instruction PC: (0x82a8=>0x82ac).(0=>1) [sn:38]
 289500: system.cpu.memDep0: Completed mem instruction PC (0x82a8=>0x82ac).(0=>1) [sn:38].
 289500: memdepentry: Memory dependency entry deleted.  memdep_count=1 (0x82a8=>0x82ac).(0=>1)
 289500: system.cpu.iq: Waking any dependents on register 64.
 289500: system.cpu.iq: Waking up a dependent instruction, [sn:40] PC (0x82b0=>0x82b4).(0=>1).
 289500: global: [sn:40] has 4 ready out of 5 sources. RTI 0)
 289500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 289500: system.cpu.iq: Not able to schedule any instructions.
 289500: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 289500: system.cpu.iew: Processing [tid:0]
 289500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 289500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 289500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 289500: system.cpu.iew: IQ has 27 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 13 free entries.
 289500: system.cpu.commit: Getting instructions from Rename stage.
 289500: system.cpu.commit: Trying to commit instructions in the ROB.
 289500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:35] PC (0x829c=>0x82a0).(0=>1) is head of ROB and not ready
 289500: system.cpu.commit: [tid:0]: ROB has 9 insts & 31 free entries.
 289500: system.cpu: Scheduling next tick!
 290000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 290000: system.cpu.fetch: Running stage.
 290000: system.cpu.fetch: There are no more threads available to fetch from.
 290000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 290000: system.cpu.decode: Processing [tid:0]
 290000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 290000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 290000: system.cpu.rename: Processing [tid:0]
 290000: system.cpu.rename: [tid:0]: Free IQ: 26, Free ROB: 31, Free LQ: 12, Free SQ: 13
 290000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 290000: system.cpu.rename: calcFreeROBEntires: free robEntries: 31, instsInProgress: 0, dispatched Insts: 0
 290000: system.cpu.rename: [tid:0]: 31 rob free
 290000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 26, instsInProgress: 0, dispatched Insts: 0
 290000: system.cpu.rename: [tid:0]: 26 iq free
 290000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 0, loads dispatchedToLQ: 0
 290000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 290000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 290000: system.cpu.iew: Issue: Processing [tid:0]
 290000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 290000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 290000: system.cpu.iq: Not able to schedule any instructions.
 290000: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 290000: system.cpu.iew: Processing [tid:0]
 290000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 290000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 290000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 290000: system.cpu.iew: IQ has 27 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 13 free entries.
 290000: system.cpu.commit: Getting instructions from Rename stage.
 290000: system.cpu.commit: Trying to commit instructions in the ROB.
 290000: system.cpu.commit: [tid:0]: Marking PC (0x82a8=>0x82ac).(0=>1), [sn:38] ready within ROB.
 290000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:35] PC (0x829c=>0x82a0).(0=>1) is head of ROB and not ready
 290000: system.cpu.commit: [tid:0]: ROB has 9 insts & 31 free entries.
 290000: system.cpu: Scheduling next tick!
 290500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 290500: system.cpu.fetch: Running stage.
 290500: system.cpu.fetch: There are no more threads available to fetch from.
 290500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 290500: system.cpu.decode: Processing [tid:0]
 290500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 290500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 290500: system.cpu.rename: Processing [tid:0]
 290500: system.cpu.rename: [tid:0]: Free IQ: 26, Free ROB: 31, Free LQ: 12, Free SQ: 13
 290500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 290500: system.cpu.rename: calcFreeROBEntires: free robEntries: 31, instsInProgress: 0, dispatched Insts: 0
 290500: system.cpu.rename: [tid:0]: 31 rob free
 290500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 26, instsInProgress: 0, dispatched Insts: 0
 290500: system.cpu.rename: [tid:0]: 26 iq free
 290500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 0, loads dispatchedToLQ: 0
 290500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 290500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 290500: system.cpu.iew: Issue: Processing [tid:0]
 290500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 290500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 290500: system.cpu.iq: Not able to schedule any instructions.
 290500: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 290500: system.cpu.iew: Processing [tid:0]
 290500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 290500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 290500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 290500: system.cpu.iew: IQ has 27 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 13 free entries.
 290500: system.cpu.commit: Getting instructions from Rename stage.
 290500: system.cpu.commit: Trying to commit instructions in the ROB.
 290500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:35] PC (0x829c=>0x82a0).(0=>1) is head of ROB and not ready
 290500: system.cpu.commit: [tid:0]: ROB has 9 insts & 31 free entries.
 290500: system.cpu: Scheduling next tick!
 291000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 291000: system.cpu.fetch: Running stage.
 291000: system.cpu.fetch: There are no more threads available to fetch from.
 291000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 291000: system.cpu.decode: Processing [tid:0]
 291000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 291000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 291000: system.cpu.rename: Processing [tid:0]
 291000: system.cpu.rename: [tid:0]: Free IQ: 26, Free ROB: 31, Free LQ: 12, Free SQ: 13
 291000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 291000: system.cpu.rename: calcFreeROBEntires: free robEntries: 31, instsInProgress: 0, dispatched Insts: 0
 291000: system.cpu.rename: [tid:0]: 31 rob free
 291000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 26, instsInProgress: 0, dispatched Insts: 0
 291000: system.cpu.rename: [tid:0]: 26 iq free
 291000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 0, loads dispatchedToLQ: 0
 291000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 291000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 291000: system.cpu.iew: Issue: Processing [tid:0]
 291000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 291000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 291000: system.cpu.iq: Not able to schedule any instructions.
 291000: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 291000: system.cpu.iew: Processing [tid:0]
 291000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 291000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 291000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 291000: system.cpu.iew: IQ has 27 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 13 free entries.
 291000: system.cpu.commit: Getting instructions from Rename stage.
 291000: system.cpu.commit: Trying to commit instructions in the ROB.
 291000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:35] PC (0x829c=>0x82a0).(0=>1) is head of ROB and not ready
 291000: system.cpu.commit: [tid:0]: ROB has 9 insts & 31 free entries.
 291000: system.cpu: Scheduling next tick!
 291500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 291500: system.cpu.fetch: Running stage.
 291500: system.cpu.fetch: There are no more threads available to fetch from.
 291500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 291500: system.cpu.decode: Processing [tid:0]
 291500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 291500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 291500: system.cpu.rename: Processing [tid:0]
 291500: system.cpu.rename: [tid:0]: Free IQ: 26, Free ROB: 31, Free LQ: 12, Free SQ: 13
 291500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 291500: system.cpu.rename: calcFreeROBEntires: free robEntries: 31, instsInProgress: 0, dispatched Insts: 0
 291500: system.cpu.rename: [tid:0]: 31 rob free
 291500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 26, instsInProgress: 0, dispatched Insts: 0
 291500: system.cpu.rename: [tid:0]: 26 iq free
 291500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 0, loads dispatchedToLQ: 0
 291500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 291500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 291500: system.cpu.iew: Issue: Processing [tid:0]
 291500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 291500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 291500: system.cpu.iq: Not able to schedule any instructions.
 291500: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 291500: system.cpu.iew: Processing [tid:0]
 291500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 291500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 291500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 291500: system.cpu.iew: IQ has 27 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 13 free entries.
 291500: system.cpu.commit: Getting instructions from Rename stage.
 291500: system.cpu.commit: Trying to commit instructions in the ROB.
 291500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:35] PC (0x829c=>0x82a0).(0=>1) is head of ROB and not ready
 291500: system.cpu.commit: [tid:0]: ROB has 9 insts & 31 free entries.
 291500: system.cpu: Scheduling next tick!
 292000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 292000: system.cpu.fetch: Running stage.
 292000: system.cpu.fetch: There are no more threads available to fetch from.
 292000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 292000: system.cpu.decode: Processing [tid:0]
 292000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 292000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 292000: system.cpu.rename: Processing [tid:0]
 292000: system.cpu.rename: [tid:0]: Free IQ: 26, Free ROB: 31, Free LQ: 12, Free SQ: 13
 292000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 292000: system.cpu.rename: calcFreeROBEntires: free robEntries: 31, instsInProgress: 0, dispatched Insts: 0
 292000: system.cpu.rename: [tid:0]: 31 rob free
 292000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 26, instsInProgress: 0, dispatched Insts: 0
 292000: system.cpu.rename: [tid:0]: 26 iq free
 292000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 0, loads dispatchedToLQ: 0
 292000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 292000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 292000: system.cpu.iew: Issue: Processing [tid:0]
 292000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 292000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 292000: system.cpu.iq: Not able to schedule any instructions.
 292000: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 292000: system.cpu.iew: Processing [tid:0]
 292000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 292000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 292000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 292000: system.cpu.iew: IQ has 27 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 13 free entries.
 292000: system.cpu.commit: Getting instructions from Rename stage.
 292000: system.cpu.commit: Trying to commit instructions in the ROB.
 292000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:35] PC (0x829c=>0x82a0).(0=>1) is head of ROB and not ready
 292000: system.cpu.commit: [tid:0]: ROB has 9 insts & 31 free entries.
 292000: system.cpu: Scheduling next tick!
 292500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 292500: system.cpu.fetch: Running stage.
 292500: system.cpu.fetch: There are no more threads available to fetch from.
 292500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 292500: system.cpu.decode: Processing [tid:0]
 292500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 292500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 292500: system.cpu.rename: Processing [tid:0]
 292500: system.cpu.rename: [tid:0]: Free IQ: 26, Free ROB: 31, Free LQ: 12, Free SQ: 13
 292500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 292500: system.cpu.rename: calcFreeROBEntires: free robEntries: 31, instsInProgress: 0, dispatched Insts: 0
 292500: system.cpu.rename: [tid:0]: 31 rob free
 292500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 26, instsInProgress: 0, dispatched Insts: 0
 292500: system.cpu.rename: [tid:0]: 26 iq free
 292500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 0, loads dispatchedToLQ: 0
 292500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 292500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 292500: system.cpu.iew: Issue: Processing [tid:0]
 292500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 292500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 292500: system.cpu.iq: Not able to schedule any instructions.
 292500: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 292500: system.cpu.iew: Processing [tid:0]
 292500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 292500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 292500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 292500: system.cpu.iew: IQ has 27 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 13 free entries.
 292500: system.cpu.commit: Getting instructions from Rename stage.
 292500: system.cpu.commit: Trying to commit instructions in the ROB.
 292500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:35] PC (0x829c=>0x82a0).(0=>1) is head of ROB and not ready
 292500: system.cpu.commit: [tid:0]: ROB has 9 insts & 31 free entries.
 292500: system.cpu: Scheduling next tick!
 293000: system.cpu.iew.lsq.thread0: Writeback event [sn:29].
 293000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:29].
 293000: system.cpu: CPU already running.
 293000: system.cpu: Activity: 3
 293000: system.cpu.iew.lsq.thread0: Completing store [sn:29], idx:10, store head idx:11
 293000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 293000: system.cpu.fetch: Running stage.
 293000: system.cpu.fetch: There are no more threads available to fetch from.
 293000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 293000: system.cpu.decode: Processing [tid:0]
 293000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 293000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 293000: system.cpu.rename: Processing [tid:0]
 293000: system.cpu.rename: [tid:0]: Free IQ: 26, Free ROB: 31, Free LQ: 12, Free SQ: 13
 293000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 293000: system.cpu.rename: calcFreeROBEntires: free robEntries: 31, instsInProgress: 0, dispatched Insts: 0
 293000: system.cpu.rename: [tid:0]: 31 rob free
 293000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 26, instsInProgress: 0, dispatched Insts: 0
 293000: system.cpu.rename: [tid:0]: 26 iq free
 293000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 0, loads dispatchedToLQ: 0
 293000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 293000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 293000: system.cpu.iew: Issue: Processing [tid:0]
 293000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 293000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 293000: system.cpu.iq: Not able to schedule any instructions.
 293000: system.cpu.iew.lsq: [tid:0] Writing back stores. 1 stores available for Writeback.
 293000: system.cpu.iew: Processing [tid:0]
 293000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 293000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 293000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 293000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 293000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 293000: system.cpu.iew: IQ has 27 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 14 free entries.
 293000: system.cpu.iew: Activity this cycle.
 293000: system.cpu.commit: Getting instructions from Rename stage.
 293000: system.cpu.commit: Trying to commit instructions in the ROB.
 293000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:35] PC (0x829c=>0x82a0).(0=>1) is head of ROB and not ready
 293000: system.cpu.commit: [tid:0]: ROB has 9 insts & 31 free entries.
 293000: system.cpu: Scheduling next tick!
 293001: system.cpu.iew.lsq.thread0: Writeback event [sn:30].
 293001: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:30].
 293001: system.cpu: CPU already running.
 293001: system.cpu: Activity: 4
 293001: system.cpu.iew.lsq.thread0: Completing store [sn:30], idx:11, store head idx:12
 293002: system.cpu.iew.lsq.thread0: Writeback event [sn:35].
 293002: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:35].
 293002: system.cpu: CPU already running.
 293002: global: RegFile: Access to cc register 325, has data 0
 293002: global: RegFile: Access to cc register 325, has data 0
 293002: global: RegFile: Access to cc register 325, has data 0
 293002: global: RegFile: Setting int register 61 to 0x1
 293002: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 293002: system.cpu.iew: Activity this cycle.
 293500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 293500: system.cpu.fetch: Running stage.
 293500: system.cpu.fetch: There are no more threads available to fetch from.
 293500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 293500: system.cpu.decode: Processing [tid:0]
 293500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 293500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 293500: system.cpu.rename: Processing [tid:0]
 293500: system.cpu.rename: [tid:0]: Free IQ: 27, Free ROB: 31, Free LQ: 12, Free SQ: 14
 293500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 293500: system.cpu.rename: calcFreeROBEntires: free robEntries: 31, instsInProgress: 0, dispatched Insts: 0
 293500: system.cpu.rename: [tid:0]: 31 rob free
 293500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 27, instsInProgress: 0, dispatched Insts: 0
 293500: system.cpu.rename: [tid:0]: 27 iq free
 293500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 0, loads dispatchedToLQ: 0
 293500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 293500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 293500: system.cpu.iew: Issue: Processing [tid:0]
 293500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 293500: system.cpu.iew: Sending instructions to commit, [sn:35] PC (0x829c=>0x82a0).(0=>1).
 293500: system.cpu.iew: Setting Destination Register 61
 293500: system.cpu.scoreboard: Setting reg 61 as ready
 293500: system.cpu.iq: Waking dependents of completed instruction.
 293500: system.cpu.iq: Completing mem instruction PC: (0x829c=>0x82a0).(0=>1) [sn:35]
 293500: system.cpu.memDep0: Completed mem instruction PC (0x829c=>0x82a0).(0=>1) [sn:35].
 293500: memdepentry: Memory dependency entry deleted.  memdep_count=0 (0x829c=>0x82a0).(0=>1)
 293500: system.cpu.iq: Waking any dependents on register 61.
 293500: system.cpu.iq: Waking up a dependent instruction, [sn:37] PC (0x82a4=>0x82a8).(0=>1).
 293500: global: [sn:37] has 4 ready out of 4 sources. RTI 0)
 293500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x82a4=>0x82a8).(0=>1) opclass:1 [sn:37].
 293500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 293500: system.cpu.iq: Thread 0: Issuing instruction PC (0x82a4=>0x82a8).(0=>1) [sn:37]
 293500: system.cpu.iew: Processing [tid:0]
 293500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 293500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 293500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 293500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 293500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 293500: system.cpu.iew: IQ has 29 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 15 free entries.
 293500: system.cpu.iew: Activity this cycle.
 293500: system.cpu.commit: Getting instructions from Rename stage.
 293500: system.cpu.commit: Trying to commit instructions in the ROB.
 293500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:35] PC (0x829c=>0x82a0).(0=>1) is head of ROB and not ready
 293500: system.cpu.commit: [tid:0]: ROB has 9 insts & 31 free entries.
 293500: system.cpu: Scheduling next tick!
 294000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 294000: system.cpu.fetch: Running stage.
 294000: system.cpu.fetch: There are no more threads available to fetch from.
 294000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 294000: system.cpu.decode: Processing [tid:0]
 294000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 294000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 294000: system.cpu.rename: Processing [tid:0]
 294000: system.cpu.rename: [tid:0]: Free IQ: 29, Free ROB: 31, Free LQ: 12, Free SQ: 15
 294000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 294000: system.cpu.rename: calcFreeROBEntires: free robEntries: 31, instsInProgress: 0, dispatched Insts: 0
 294000: system.cpu.rename: [tid:0]: 31 rob free
 294000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 29, instsInProgress: 0, dispatched Insts: 0
 294000: system.cpu.rename: [tid:0]: 29 iq free
 294000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 0, loads dispatchedToLQ: 0
 294000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 294000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 294000: system.cpu.iew: Issue: Processing [tid:0]
 294000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 294000: system.cpu.iew: Execute: Executing instructions from IQ.
 294000: system.cpu.iew: Execute: Processing PC (0x82a4=>0x82a8).(0=>1), [tid:0] [sn:37].
 294000: global: RegFile: Access to cc register 325, has data 0
 294000: global: RegFile: Access to cc register 325, has data 0
 294000: global: RegFile: Access to cc register 325, has data 0
 294000: global: RegFile: Access to int register 61, has data 0x1
 294000: global: RegFile: Setting int register 63 to 0x2
 294000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 294000: system.cpu: Activity: 5
 294000: system.cpu.iew: Sending instructions to commit, [sn:37] PC (0x82a4=>0x82a8).(0=>1).
 294000: system.cpu.iew: Setting Destination Register 63
 294000: system.cpu.scoreboard: Setting reg 63 as ready
 294000: system.cpu.iq: Waking dependents of completed instruction.
 294000: system.cpu.iq: Waking any dependents on register 63.
 294000: system.cpu.iq: Waking up a dependent instruction, [sn:39] PC (0x82ac=>0x82b0).(0=>1).
 294000: global: [sn:39] has 4 ready out of 4 sources. RTI 0)
 294000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x82ac=>0x82b0).(0=>1) opclass:1 [sn:39].
 294000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 294000: system.cpu.iq: Thread 0: Issuing instruction PC (0x82ac=>0x82b0).(0=>1) [sn:39]
 294000: system.cpu.iew: Processing [tid:0]
 294000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 294000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 294000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 294000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 294000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 294000: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 15 free entries.
 294000: system.cpu.iew: Activity this cycle.
 294000: system.cpu.commit: Getting instructions from Rename stage.
 294000: system.cpu.commit: Trying to commit instructions in the ROB.
 294000: system.cpu.commit: [tid:0]: Marking PC (0x829c=>0x82a0).(0=>1), [sn:35] ready within ROB.
 294000: system.cpu.commit: [tid:0]: Instruction [sn:35] PC (0x829c=>0x82a0).(0=>1) is head of ROB and ready to commit
 294000: system.cpu.commit: [tid:0]: ROB has 9 insts & 31 free entries.
 294000: system.cpu.commit: Activating stage.
 294000: system.cpu: Activity: 6
 294000: system.cpu: Activity: 5
 294000: system.cpu: Scheduling next tick!
 294500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 294500: system.cpu.fetch: Running stage.
 294500: system.cpu.fetch: There are no more threads available to fetch from.
 294500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 294500: system.cpu.decode: Processing [tid:0]
 294500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 294500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 294500: system.cpu.rename: Processing [tid:0]
 294500: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 31, Free LQ: 12, Free SQ: 15
 294500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 294500: system.cpu.rename: calcFreeROBEntires: free robEntries: 31, instsInProgress: 0, dispatched Insts: 0
 294500: system.cpu.rename: [tid:0]: 31 rob free
 294500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
 294500: system.cpu.rename: [tid:0]: 30 iq free
 294500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 0, loads dispatchedToLQ: 0
 294500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 294500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 294500: system.cpu.iew: Issue: Processing [tid:0]
 294500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 294500: system.cpu.iew: Execute: Executing instructions from IQ.
 294500: system.cpu.iew: Execute: Processing PC (0x82ac=>0x82b0).(0=>1), [tid:0] [sn:39].
 294500: global: RegFile: Access to cc register 325, has data 0
 294500: global: RegFile: Access to cc register 328, has data 0x1
 294500: global: RegFile: Access to cc register 325, has data 0
 294500: global: RegFile: Access to int register 63, has data 0x2
 294500: global: RegFile: Setting int register 65 to 0x8
 294500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 294500: system.cpu: Activity: 6
 294500: system.cpu.iew: Sending instructions to commit, [sn:39] PC (0x82ac=>0x82b0).(0=>1).
 294500: system.cpu.iew: Setting Destination Register 65
 294500: system.cpu.scoreboard: Setting reg 65 as ready
 294500: system.cpu.iq: Waking dependents of completed instruction.
 294500: system.cpu.iq: Waking any dependents on register 65.
 294500: system.cpu.iq: Waking up a dependent instruction, [sn:40] PC (0x82b0=>0x82b4).(0=>1).
 294500: global: [sn:40] has 5 ready out of 5 sources. RTI 0)
 294500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x82b0=>0x82b4).(0=>1) opclass:1 [sn:40].
 294500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 294500: system.cpu.iq: Thread 0: Issuing instruction PC (0x82b0=>0x82b4).(0=>1) [sn:40]
 294500: system.cpu.iew: Processing [tid:0]
 294500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 294500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 294500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 294500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 294500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 294500: system.cpu.iew: IQ has 31 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 15 free entries.
 294500: system.cpu.iew: Activity this cycle.
 294500: system.cpu.commit: Getting instructions from Rename stage.
 294500: system.cpu.commit: Trying to commit instructions in the ROB.
 294500: system.cpu.commit: Trying to commit head instruction, [sn:35] [tid:0]
 294500: system.cpu.commit: Committing instruction with [sn:35] PC (0x829c=>0x82a0).(0=>1)
 294500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x829c=>0x82a0).(0=>1), [sn:35]
 294500: system.cpu: Removing committed instruction [tid:0] PC (0x829c=>0x82a0).(0=>1) [sn:35]
 294500: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:35]
 294500: system.cpu.commit: Trying to commit head instruction, [sn:36] [tid:0]
 294500: system.cpu.commit: Committing instruction with [sn:36] PC (0x82a0=>0x82a4).(0=>1)
 294500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x82a0=>0x82a4).(0=>1), [sn:36]
 294500: system.cpu: Removing committed instruction [tid:0] PC (0x82a0=>0x82a4).(0=>1) [sn:36]
 294500: system.cpu.commit: Instruction is committed successfully. num_committed: 2. [sn:36]
 294500: system.cpu.commit: [tid:0]: Marking PC (0x82a4=>0x82a8).(0=>1), [sn:37] ready within ROB.
 294500: system.cpu.commit: [tid:0]: Instruction [sn:37] PC (0x82a4=>0x82a8).(0=>1) is head of ROB and ready to commit
 294500: system.cpu.commit: [tid:0]: ROB has 7 insts & 33 free entries.
 294500: system.cpu.commit: Activity This Cycle.
 294500: system.cpu: Activity: 5
 294500: system.cpu: Removing instruction, [tid:0] [sn:35] PC (0x829c=>0x82a0).(0=>1)
 294500: system.cpu: Removing instruction, [tid:0] [sn:36] PC (0x82a0=>0x82a4).(0=>1)
 294500: system.cpu: Scheduling next tick!
 295000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 295000: system.cpu.fetch: Running stage.
 295000: system.cpu.fetch: There are no more threads available to fetch from.
 295000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 295000: system.cpu.decode: Processing [tid:0]
 295000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 295000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 295000: system.cpu.rename: Processing [tid:0]
 295000: system.cpu.rename: [tid:0]: Free IQ: 31, Free ROB: 33, Free LQ: 12, Free SQ: 15
 295000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 295000: system.cpu.rename: calcFreeROBEntires: free robEntries: 33, instsInProgress: 0, dispatched Insts: 0
 295000: system.cpu.rename: [tid:0]: 33 rob free
 295000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 31, instsInProgress: 0, dispatched Insts: 0
 295000: system.cpu.rename: [tid:0]: 31 iq free
 295000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 0, loads dispatchedToLQ: 0
 295000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 295000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 295000: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=8), until [sn:36].
 295000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 51, [sn:35].
 295000: system.cpu.freelist: Freeing register 51.
 295000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 50, [sn:36].
 295000: system.cpu.freelist: Freeing register 50.
 295000: system.cpu.iew: Issue: Processing [tid:0]
 295000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 295000: system.cpu.iew: Execute: Executing instructions from IQ.
 295000: system.cpu.iew: Execute: Processing PC (0x82b0=>0x82b4).(0=>1), [tid:0] [sn:40].
 295000: global: RegFile: Access to cc register 325, has data 0
 295000: global: RegFile: Access to cc register 325, has data 0
 295000: global: RegFile: Access to cc register 325, has data 0
 295000: global: RegFile: Access to int register 64, has data 0xbefffeb4
 295000: global: RegFile: Access to int register 65, has data 0x8
 295000: global: RegFile: Setting int register 66 to 0xbefffebc
 295000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 295000: system.cpu: Activity: 6
 295000: system.cpu.iew: Sending instructions to commit, [sn:40] PC (0x82b0=>0x82b4).(0=>1).
 295000: system.cpu.iew: Setting Destination Register 66
 295000: system.cpu.scoreboard: Setting reg 66 as ready
 295000: system.cpu.iq: Waking dependents of completed instruction.
 295000: system.cpu.iq: Waking any dependents on register 66.
 295000: system.cpu.iq: Waking up a dependent instruction, [sn:42] PC (0x82b8=>0x82bc).(0=>1).
 295000: global: [sn:42] has 4 ready out of 4 sources. RTI 0)
 295000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x82b8=>0x82bc).(0=>1) opclass:1 [sn:42].
 295000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 295000: system.cpu.iq: Thread 0: Issuing instruction PC (0x82b8=>0x82bc).(0=>1) [sn:42]
 295000: system.cpu.iew: Processing [tid:0]
 295000: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x829c=>0x82a0).(0=>1)
 295000: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x82a0=>0x82a4).(0=>1)
 295000: system.cpu.iq: [tid:0]: Committing instructions older than [sn:36]
 295000: global: DynInst: [sn:36] Instruction destroyed. Instcount for system.cpu = 20
 295000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 295000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 295000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 295000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 295000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 295000: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 15 free entries.
 295000: system.cpu.iew: Activity this cycle.
 295000: system.cpu.commit: Getting instructions from Rename stage.
 295000: system.cpu.commit: Trying to commit instructions in the ROB.
 295000: system.cpu.commit: Trying to commit head instruction, [sn:37] [tid:0]
 295000: system.cpu.commit: Committing instruction with [sn:37] PC (0x82a4=>0x82a8).(0=>1)
 295000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x82a4=>0x82a8).(0=>1), [sn:37]
 295000: system.cpu: Removing committed instruction [tid:0] PC (0x82a4=>0x82a8).(0=>1) [sn:37]
 295000: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:37]
 295000: system.cpu.commit: Trying to commit head instruction, [sn:38] [tid:0]
 295000: system.cpu.commit: Committing instruction with [sn:38] PC (0x82a8=>0x82ac).(0=>1)
 295000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x82a8=>0x82ac).(0=>1), [sn:38]
 295000: system.cpu: Removing committed instruction [tid:0] PC (0x82a8=>0x82ac).(0=>1) [sn:38]
 295000: system.cpu.commit: Instruction is committed successfully. num_committed: 2. [sn:38]
 295000: system.cpu.commit: [tid:0]: Marking PC (0x82ac=>0x82b0).(0=>1), [sn:39] ready within ROB.
 295000: system.cpu.commit: [tid:0]: Instruction [sn:39] PC (0x82ac=>0x82b0).(0=>1) is head of ROB and ready to commit
 295000: system.cpu.commit: [tid:0]: ROB has 5 insts & 35 free entries.
 295000: system.cpu.commit: Activity This Cycle.
 295000: system.cpu: Removing instruction, [tid:0] [sn:37] PC (0x82a4=>0x82a8).(0=>1)
 295000: system.cpu: Removing instruction, [tid:0] [sn:38] PC (0x82a8=>0x82ac).(0=>1)
 295000: system.cpu: Scheduling next tick!
 295500: system.cpu.icache_port: Fetch unit received timing
 295500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 295500: system.cpu: CPU already running.
 295500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 295500: system.cpu.fetch: Activating stage.
 295500: system.cpu: Activity: 7
 295500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 295500: system.cpu.fetch: Running stage.
 295500: system.cpu.fetch: Attempting to fetch from [tid:0]
 295500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 295500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 295500: global: DynInst: [sn:44] Instruction created. Instcount for system.cpu = 21
 295500: system.cpu.fetch: [tid:0]: Instruction PC 0x82c0 (0) created [sn:44].
 295500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [sp, #336]
 295500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 295500: global: DynInst: [sn:45] Instruction created. Instcount for system.cpu = 22
 295500: system.cpu.fetch: [tid:0]: Instruction PC 0x82c4 (0) created [sn:45].
 295500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #588]
 295500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 295500: global: DynInst: [sn:46] Instruction created. Instcount for system.cpu = 23
 295500: system.cpu.fetch: [tid:0]: Instruction PC 0x82c8 (0) created [sn:46].
 295500: system.cpu.fetch: [tid:0]: Instruction is:   str   r3, [r0, #0]
 295500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 295500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 295500: system.cpu.fetch: [tid:0][sn:44]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 295500: system.cpu.fetch: [tid:0][sn:45]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 295500: system.cpu.fetch: [tid:0][sn:46]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 295500: system.cpu.fetch: Activity this cycle.
 295500: system.cpu: Activity: 8
 295500: system.cpu.decode: Processing [tid:0]
 295500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 295500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 295500: system.cpu.rename: Processing [tid:0]
 295500: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 35, Free LQ: 14, Free SQ: 15
 295500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 295500: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 0, dispatched Insts: 0
 295500: system.cpu.rename: [tid:0]: 35 rob free
 295500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 295500: system.cpu.rename: [tid:0]: 32 iq free
 295500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 295500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 295500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 295500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=6), until [sn:38].
 295500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 45, [sn:37].
 295500: system.cpu.freelist: Freeing register 45.
 295500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 61, [sn:38].
 295500: system.cpu.freelist: Freeing register 61.
 295500: system.cpu.iew: Issue: Processing [tid:0]
 295500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 295500: system.cpu.iew: Execute: Executing instructions from IQ.
 295500: system.cpu.iew: Execute: Processing PC (0x82b8=>0x82bc).(0=>1), [tid:0] [sn:42].
 295500: global: RegFile: Access to cc register 325, has data 0
 295500: global: RegFile: Access to cc register 328, has data 0x1
 295500: global: RegFile: Access to cc register 325, has data 0
 295500: global: RegFile: Access to int register 66, has data 0xbefffebc
 295500: global: RegFile: Setting int register 68 to 0xbefffebc
 295500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 295500: system.cpu.iew: Sending instructions to commit, [sn:42] PC (0x82b8=>0x82bc).(0=>1).
 295500: system.cpu.iew: Setting Destination Register 68
 295500: system.cpu.scoreboard: Setting reg 68 as ready
 295500: system.cpu.iq: Waking dependents of completed instruction.
 295500: system.cpu.iq: Waking any dependents on register 68.
 295500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 295500: system.cpu.iq: Not able to schedule any instructions.
 295500: system.cpu.iew: Processing [tid:0]
 295500: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x82a8=>0x82ac).(0=>1)
 295500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:38]
 295500: global: DynInst: [sn:38] Instruction destroyed. Instcount for system.cpu = 22
 295500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 295500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 295500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 295500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 295500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 295500: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 15 free entries.
 295500: system.cpu.iew: Activity this cycle.
 295500: system.cpu.commit: Getting instructions from Rename stage.
 295500: system.cpu.commit: Trying to commit instructions in the ROB.
 295500: system.cpu.commit: Trying to commit head instruction, [sn:39] [tid:0]
 295500: system.cpu.commit: Committing instruction with [sn:39] PC (0x82ac=>0x82b0).(0=>1)
 295500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x82ac=>0x82b0).(0=>1), [sn:39]
 295500: system.cpu: Removing committed instruction [tid:0] PC (0x82ac=>0x82b0).(0=>1) [sn:39]
 295500: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:39]
 295500: system.cpu.commit: [tid:0]: Marking PC (0x82b0=>0x82b4).(0=>1), [sn:40] ready within ROB.
 295500: system.cpu.commit: [tid:0]: Instruction [sn:40] PC (0x82b0=>0x82b4).(0=>1) is head of ROB and ready to commit
 295500: system.cpu.commit: [tid:0]: ROB has 4 insts & 36 free entries.
 295500: system.cpu.commit: Activity This Cycle.
 295500: system.cpu: Removing instruction, [tid:0] [sn:39] PC (0x82ac=>0x82b0).(0=>1)
 295500: system.cpu: Scheduling next tick!
 296000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 296000: system.cpu.fetch: Running stage.
 296000: system.cpu.fetch: Attempting to fetch from [tid:0]
 296000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 296000: global: DynInst: [sn:47] Instruction created. Instcount for system.cpu = 23
 296000: system.cpu.fetch: [tid:0]: Instruction PC 0x82cc (0) created [sn:47].
 296000: system.cpu.fetch: [tid:0]: Instruction is:   str   r1, [r2, #0]
 296000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 296000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x82d0=>0x82d4).(0=>1).
 296000: system.cpu.fetch: [tid:0] Fetching cache line 0x82d0 for addr 0x82d0
 296000: system.cpu: CPU already running.
 296000: system.cpu.fetch: Fetch: Doing instruction read.
 296000: system.cpu.fetch: [tid:0]: Doing Icache access.
 296000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 296000: system.cpu.fetch: Deactivating stage.
 296000: system.cpu: Activity: 7
 296000: system.cpu.fetch: [tid:0][sn:47]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 296000: system.cpu.fetch: Activity this cycle.
 296000: system.cpu: Activity: 8
 296000: system.cpu.decode: Processing [tid:0]
 296000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 296000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 296000: system.cpu.rename: Processing [tid:0]
 296000: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 36, Free LQ: 15, Free SQ: 15
 296000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 296000: system.cpu.rename: calcFreeROBEntires: free robEntries: 36, instsInProgress: 0, dispatched Insts: 0
 296000: system.cpu.rename: [tid:0]: 36 rob free
 296000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 296000: system.cpu.rename: [tid:0]: 32 iq free
 296000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 296000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 296000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 296000: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=4), until [sn:39].
 296000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 63, [sn:39].
 296000: system.cpu.freelist: Freeing register 63.
 296000: system.cpu.iew: Issue: Processing [tid:0]
 296000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 296000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 296000: system.cpu.iq: Not able to schedule any instructions.
 296000: system.cpu.iew: Processing [tid:0]
 296000: system.cpu.iq: [tid:0]: Committing instructions older than [sn:39]
 296000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 296000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 296000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 296000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 296000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 296000: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 15 free entries.
 296000: system.cpu.iew: Activity this cycle.
 296000: system.cpu.commit: Getting instructions from Rename stage.
 296000: system.cpu.commit: Trying to commit instructions in the ROB.
 296000: system.cpu.commit: Trying to commit head instruction, [sn:40] [tid:0]
 296000: system.cpu.commit: Committing instruction with [sn:40] PC (0x82b0=>0x82b4).(0=>1)
 296000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x82b0=>0x82b4).(0=>1), [sn:40]
 296000: system.cpu: Removing committed instruction [tid:0] PC (0x82b0=>0x82b4).(0=>1) [sn:40]
 296000: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:40]
 296000: system.cpu.commit: Trying to commit head instruction, [sn:41] [tid:0]
 296000: system.cpu.commit: Committing instruction with [sn:41] PC (0x82b4=>0x82b8).(0=>1)
 296000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x82b4=>0x82b8).(0=>1), [sn:41]
 296000: system.cpu: Removing committed instruction [tid:0] PC (0x82b4=>0x82b8).(0=>1) [sn:41]
 296000: system.cpu.commit: Instruction is committed successfully. num_committed: 2. [sn:41]
 296000: system.cpu.commit: [tid:0]: Marking PC (0x82b8=>0x82bc).(0=>1), [sn:42] ready within ROB.
 296000: system.cpu.commit: [tid:0]: Instruction [sn:42] PC (0x82b8=>0x82bc).(0=>1) is head of ROB and ready to commit
 296000: system.cpu.commit: [tid:0]: ROB has 2 insts & 38 free entries.
 296000: system.cpu.commit: Activity This Cycle.
 296000: global: DynInst: [sn:35] Instruction destroyed. Instcount for system.cpu = 22
 296000: system.cpu: Removing instruction, [tid:0] [sn:40] PC (0x82b0=>0x82b4).(0=>1)
 296000: system.cpu: Removing instruction, [tid:0] [sn:41] PC (0x82b4=>0x82b8).(0=>1)
 296000: system.cpu: Scheduling next tick!
 296500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 296500: system.cpu.fetch: Running stage.
 296500: system.cpu.fetch: There are no more threads available to fetch from.
 296500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 296500: system.cpu.decode: Processing [tid:0]
 296500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 296500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 296500: system.cpu.rename: Processing [tid:0]
 296500: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 38, Free LQ: 15, Free SQ: 15
 296500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 296500: system.cpu.rename: calcFreeROBEntires: free robEntries: 38, instsInProgress: 0, dispatched Insts: 0
 296500: system.cpu.rename: [tid:0]: 38 rob free
 296500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 296500: system.cpu.rename: [tid:0]: 32 iq free
 296500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 296500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 296500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 296500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=3), until [sn:41].
 296500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 65, [sn:40].
 296500: system.cpu.freelist: Freeing register 65.
 296500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 64, [sn:41].
 296500: system.cpu.freelist: Freeing register 64.
 296500: system.cpu.iew: Issue: Processing [tid:0]
 296500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 296500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 296500: system.cpu.iq: Not able to schedule any instructions.
 296500: system.cpu.iew: Processing [tid:0]
 296500: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x82b4=>0x82b8).(0=>1)
 296500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:41]
 296500: global: DynInst: [sn:41] Instruction destroyed. Instcount for system.cpu = 21
 296500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 296500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 296500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 296500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 296500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 296500: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 15 free entries.
 296500: system.cpu.iew: Activity this cycle.
 296500: system.cpu: Activity: 9
 296500: system.cpu.commit: Getting instructions from Rename stage.
 296500: system.cpu.commit: Trying to commit instructions in the ROB.
 296500: system.cpu.commit: Trying to commit head instruction, [sn:42] [tid:0]
 296500: system.cpu.commit: Committing instruction with [sn:42] PC (0x82b8=>0x82bc).(0=>1)
 296500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x82b8=>0x82bc).(0=>1), [sn:42]
 296500: system.cpu: Removing committed instruction [tid:0] PC (0x82b8=>0x82bc).(0=>1) [sn:42]
 296500: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:42]
 296500: system.cpu.commit: Trying to commit head instruction, [sn:43] [tid:0]
 296500: system.cpu.commit: Committing instruction with [sn:43] PC (0x82bc=>0x82c0).(0=>1)
 296500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x82bc=>0x82c0).(0=>1), [sn:43]
 296500: system.cpu: Removing committed instruction [tid:0] PC (0x82bc=>0x82c0).(0=>1) [sn:43]
 296500: system.cpu.commit: Instruction is committed successfully. num_committed: 2. [sn:43]
 296500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 296500: system.cpu.commit: Activity This Cycle.
 296500: system.cpu.commit: Deactivating stage.
 296500: system.cpu: Activity: 8
 296500: global: DynInst: [sn:37] Instruction destroyed. Instcount for system.cpu = 20
 296500: system.cpu: Removing instruction, [tid:0] [sn:42] PC (0x82b8=>0x82bc).(0=>1)
 296500: system.cpu: Removing instruction, [tid:0] [sn:43] PC (0x82bc=>0x82c0).(0=>1)
 296500: system.cpu: Scheduling next tick!
 297000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 297000: system.cpu.fetch: Running stage.
 297000: system.cpu.fetch: There are no more threads available to fetch from.
 297000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 297000: system.cpu.decode: Processing [tid:0]
 297000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 297000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 297000: system.cpu.decode: [tid:0]: Processing instruction [sn:44] with PC (0x82c0=>0x82c4).(0=>1)
 297000: system.cpu.decode: [tid:0]: Processing instruction [sn:45] with PC (0x82c4=>0x82c8).(0=>1)
 297000: system.cpu.decode: [tid:0]: Processing instruction [sn:46] with PC (0x82c8=>0x82cc).(0=>1)
 297000: system.cpu.decode: Activity this cycle.
 297000: system.cpu: Activity: 9
 297000: system.cpu.rename: Processing [tid:0]
 297000: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 15
 297000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 297000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 297000: system.cpu.rename: [tid:0]: 40 rob free
 297000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 297000: system.cpu.rename: [tid:0]: 32 iq free
 297000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 297000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 297000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 297000: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=1), until [sn:43].
 297000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 54, [sn:42].
 297000: system.cpu.freelist: Freeing register 54.
 297000: system.cpu.iew: Issue: Processing [tid:0]
 297000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 297000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 297000: system.cpu.iq: Not able to schedule any instructions.
 297000: system.cpu.iew: Processing [tid:0]
 297000: system.cpu.iew.lsq.thread0: Marking store as able to write back, PC (0x82bc=>0x82c0).(0=>1) [sn:43]
 297000: system.cpu.iq: [tid:0]: Committing instructions older than [sn:43]
 297000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 297000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 297000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 297000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 297000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 297000: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 15 free entries.
 297000: system.cpu.iew: IEW switching to active
 297000: system.cpu.iew: Activating stage.
 297000: system.cpu: Activity: 10
 297000: system.cpu.iew: Activity this cycle.
 297000: system.cpu.commit: Getting instructions from Rename stage.
 297000: system.cpu.commit: Trying to commit instructions in the ROB.
 297000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 297000: global: DynInst: [sn:39] Instruction destroyed. Instcount for system.cpu = 19
 297000: system.cpu: Scheduling next tick!
 297500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 297500: system.cpu.fetch: Running stage.
 297500: system.cpu.fetch: There are no more threads available to fetch from.
 297500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 297500: system.cpu.decode: Processing [tid:0]
 297500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 297500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 297500: system.cpu.decode: [tid:0]: Processing instruction [sn:47] with PC (0x82cc=>0x82d0).(0=>1)
 297500: system.cpu.decode: Activity this cycle.
 297500: system.cpu: Activity: 11
 297500: system.cpu.rename: Processing [tid:0]
 297500: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 15
 297500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 297500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 297500: system.cpu.rename: [tid:0]: 40 rob free
 297500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 297500: system.cpu.rename: [tid:0]: 32 iq free
 297500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 297500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 297500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 297500: system.cpu.iew: Issue: Processing [tid:0]
 297500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 297500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 297500: system.cpu.iq: Not able to schedule any instructions.
 297500: system.cpu.iew.lsq: [tid:0] Writing back stores. 1 stores available for Writeback.
 297500: system.cpu.iew.lsq.thread0: D-Cache: Writing back store idx:12 PC:(0x82bc=>0x82c0).(0=>1) to Addr:0x75508, data:0 [sn:43]
 297500: system.cpu.iew: Processing [tid:0]
 297500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 297500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 297500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 297500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 297500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 297500: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 15 free entries.
 297500: system.cpu.iew: IEW switching to idle
 297500: system.cpu.iew: Deactivating stage.
 297500: system.cpu: Activity: 10
 297500: system.cpu.iew: Activity this cycle.
 297500: system.cpu.commit: Getting instructions from Rename stage.
 297500: system.cpu.commit: Trying to commit instructions in the ROB.
 297500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 297500: global: DynInst: [sn:40] Instruction destroyed. Instcount for system.cpu = 18
 297500: system.cpu: Scheduling next tick!
 298000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 298000: system.cpu.fetch: Running stage.
 298000: system.cpu.fetch: There are no more threads available to fetch from.
 298000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 298000: system.cpu.decode: Processing [tid:0]
 298000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 298000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 298000: system.cpu.rename: Processing [tid:0]
 298000: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 15
 298000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 298000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 298000: system.cpu.rename: [tid:0]: 40 rob free
 298000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 298000: system.cpu.rename: [tid:0]: 32 iq free
 298000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 298000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 298000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 298000: system.cpu.rename: [tid:0]: 40 rob free
 298000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 298000: system.cpu.rename: [tid:0]: 32 iq free
 298000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 298000: system.cpu.rename: [tid:0]: 0 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 298000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 298000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 298000: system.cpu.rename: [tid:0]: Processing instruction [sn:44] with PC (0x82c0=>0x82c4).(0=>1).
 298000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13 (flattened 13), got phys reg 56
 298000: system.cpu.rename: [tid:0]: Register 56 is ready.
 298000: global: [sn:44] has 1 ready out of 5 sources. RTI 0)
 298000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 298000: system.cpu.rename: [tid:0]: Register 960 is ready.
 298000: global: [sn:44] has 2 ready out of 5 sources. RTI 0)
 298000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 298000: system.cpu.rename: [tid:0]: Register 325 is ready.
 298000: global: [sn:44] has 3 ready out of 5 sources. RTI 0)
 298000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 298000: system.cpu.rename: [tid:0]: Register 325 is ready.
 298000: global: [sn:44] has 4 ready out of 5 sources. RTI 0)
 298000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 298000: system.cpu.rename: [tid:0]: Register 325 is ready.
 298000: global: [sn:44] has 5 ready out of 5 sources. RTI 0)
 298000: global: Renamed reg 3 to physical reg 69 old mapping was 67
 298000: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 69.
 298000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=1), [sn:44].
 298000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 298000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 0
 298000: system.cpu.rename: [tid:0]: Processing instruction [sn:45] with PC (0x82c4=>0x82c8).(0=>1).
 298000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 15
 298000: system.cpu.rename: [tid:0]: Register 15 is ready.
 298000: global: [sn:45] has 1 ready out of 5 sources. RTI 0)
 298000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 298000: system.cpu.rename: [tid:0]: Register 960 is ready.
 298000: global: [sn:45] has 2 ready out of 5 sources. RTI 0)
 298000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 298000: system.cpu.rename: [tid:0]: Register 325 is ready.
 298000: global: [sn:45] has 3 ready out of 5 sources. RTI 0)
 298000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 298000: system.cpu.rename: [tid:0]: Register 325 is ready.
 298000: global: [sn:45] has 4 ready out of 5 sources. RTI 0)
 298000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 298000: system.cpu.rename: [tid:0]: Register 325 is ready.
 298000: global: [sn:45] has 5 ready out of 5 sources. RTI 0)
 298000: global: Renamed reg 2 to physical reg 70 old mapping was 60
 298000: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 70.
 298000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=2), [sn:45].
 298000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 298000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 15, storesInProgress: 0, stores dispatchedToSQ: 0
 298000: system.cpu.rename: [tid:0]: Processing instruction [sn:46] with PC (0x82c8=>0x82cc).(0=>1).
 298000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0 (flattened 0), got phys reg 62
 298000: system.cpu.rename: [tid:0]: Register 62 is ready.
 298000: global: [sn:46] has 1 ready out of 6 sources. RTI 0)
 298000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 298000: system.cpu.rename: [tid:0]: Register 960 is ready.
 298000: global: [sn:46] has 2 ready out of 6 sources. RTI 0)
 298000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 298000: system.cpu.rename: [tid:0]: Register 325 is ready.
 298000: global: [sn:46] has 3 ready out of 6 sources. RTI 0)
 298000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 298000: system.cpu.rename: [tid:0]: Register 325 is ready.
 298000: global: [sn:46] has 4 ready out of 6 sources. RTI 0)
 298000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 298000: system.cpu.rename: [tid:0]: Register 325 is ready.
 298000: global: [sn:46] has 5 ready out of 6 sources. RTI 0)
 298000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 69
 298000: system.cpu.rename: [tid:0]: Register 69 is not ready.
 298000: system.cpu.rename: Activity this cycle.
 298000: system.cpu: Activity: 11
 298000: system.cpu.iew: Issue: Processing [tid:0]
 298000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 298000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 298000: system.cpu.iq: Not able to schedule any instructions.
 298000: system.cpu.iew.lsq: [tid:0] Writing back stores. 1 stores available for Writeback.
 298000: system.cpu.iew: Processing [tid:0]
 298000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 298000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 298000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 298000: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 15 free entries.
 298000: system.cpu.commit: Getting instructions from Rename stage.
 298000: system.cpu.commit: Trying to commit instructions in the ROB.
 298000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 298000: global: DynInst: [sn:42] Instruction destroyed. Instcount for system.cpu = 17
 298000: system.cpu: Activity: 10
 298000: system.cpu: Scheduling next tick!
 298500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 298500: system.cpu.fetch: Running stage.
 298500: system.cpu.fetch: There are no more threads available to fetch from.
 298500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 298500: system.cpu.decode: Processing [tid:0]
 298500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 298500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 298500: system.cpu.rename: Processing [tid:0]
 298500: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 15
 298500: system.cpu.rename: [tid:0]: 3 instructions not yet in ROB
 298500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 3, dispatched Insts: 0
 298500: system.cpu.rename: [tid:0]: 37 rob free
 298500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 3, dispatched Insts: 0
 298500: system.cpu.rename: [tid:0]: 29 iq free
 298500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 2, loads dispatchedToLQ: 0
 298500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 298500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 3, dispatched Insts: 0
 298500: system.cpu.rename: [tid:0]: 37 rob free
 298500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 3, dispatched Insts: 0
 298500: system.cpu.rename: [tid:0]: 29 iq free
 298500: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
 298500: system.cpu.rename: [tid:0]: 3 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 298500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 298500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 15, storesInProgress: 1, stores dispatchedToSQ: 0
 298500: system.cpu.rename: [tid:0]: Processing instruction [sn:47] with PC (0x82cc=>0x82d0).(0=>1).
 298500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2 (flattened 2), got phys reg 70
 298500: system.cpu.rename: [tid:0]: Register 70 is not ready.
 298500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 298500: system.cpu.rename: [tid:0]: Register 960 is ready.
 298500: global: [sn:47] has 1 ready out of 6 sources. RTI 0)
 298500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 298500: system.cpu.rename: [tid:0]: Register 325 is ready.
 298500: global: [sn:47] has 2 ready out of 6 sources. RTI 0)
 298500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 298500: system.cpu.rename: [tid:0]: Register 325 is ready.
 298500: global: [sn:47] has 3 ready out of 6 sources. RTI 0)
 298500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 298500: system.cpu.rename: [tid:0]: Register 325 is ready.
 298500: global: [sn:47] has 4 ready out of 6 sources. RTI 0)
 298500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 1 (flattened 1), got phys reg 66
 298500: system.cpu.rename: [tid:0]: Register 66 is ready.
 298500: global: [sn:47] has 5 ready out of 6 sources. RTI 0)
 298500: system.cpu.rename: Activity this cycle.
 298500: system.cpu: Activity: 11
 298500: system.cpu.iew: Issue: Processing [tid:0]
 298500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 298500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x82c0=>0x82c4).(0=>1) [sn:44] [tid:0] to IQ.
 298500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:44]
 298500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 298500: system.cpu.iew.lsq.thread0: Inserting load PC (0x82c0=>0x82c4).(0=>1), idx:11 [sn:44]
 298500: system.cpu.iq: Adding instruction [sn:44] PC (0x82c0=>0x82c4).(0=>1) to the IQ.
 298500: memdepentry: Memory dependency entry created.  memdep_count=1 (0x82c0=>0x82c4).(0=>1)
 298500: global: Inst 0x82c0 with index 176 had no SSID
 298500: system.cpu.memDep0: No dependency for inst PC (0x82c0=>0x82c4).(0=>1) [sn:44].
 298500: system.cpu.memDep0: Adding instruction [sn:44] to the ready list.
 298500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x82c0=>0x82c4).(0=>1) opclass:32 [sn:44].
 298500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x82c4=>0x82c8).(0=>1) [sn:45] [tid:0] to IQ.
 298500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:45]
 298500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 298500: system.cpu.iew.lsq.thread0: Inserting load PC (0x82c4=>0x82c8).(0=>1), idx:12 [sn:45]
 298500: system.cpu.iq: Adding instruction [sn:45] PC (0x82c4=>0x82c8).(0=>1) to the IQ.
 298500: memdepentry: Memory dependency entry created.  memdep_count=2 (0x82c4=>0x82c8).(0=>1)
 298500: global: Inst 0x82c4 with index 177 had no SSID
 298500: system.cpu.memDep0: No dependency for inst PC (0x82c4=>0x82c8).(0=>1) [sn:45].
 298500: system.cpu.memDep0: Adding instruction [sn:45] to the ready list.
 298500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x82c4=>0x82c8).(0=>1) opclass:32 [sn:45].
 298500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x82c8=>0x82cc).(0=>1) [sn:46] [tid:0] to IQ.
 298500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:46]
 298500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 298500: system.cpu.iew.lsq.thread0: Inserting store PC (0x82c8=>0x82cc).(0=>1), idx:13 [sn:46]
 298500: system.cpu.iq: Adding instruction [sn:46] PC (0x82c8=>0x82cc).(0=>1) to the IQ.
 298500: system.cpu.iq: Instruction PC (0x82c8=>0x82cc).(0=>1) has src reg 69 that is being added to the dependency chain.
 298500: memdepentry: Memory dependency entry created.  memdep_count=3 (0x82c8=>0x82cc).(0=>1)
 298500: global: Inst 0x82c8 with index 178 had no SSID
 298500: system.cpu.memDep0: No dependency for inst PC (0x82c8=>0x82cc).(0=>1) [sn:46].
 298500: system.cpu.memDep0: Inserting store PC (0x82c8=>0x82cc).(0=>1) [sn:46].
 298500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 298500: system.cpu.iq: Thread 0: Issuing instruction PC (0x82c0=>0x82c4).(0=>1) [sn:44]
 298500: system.cpu.memDep0: Issuing instruction PC 0x82c0 [sn:44].
 298500: system.cpu.iew.lsq: [tid:0] Writing back stores. 1 stores available for Writeback.
 298500: system.cpu.iew: Processing [tid:0]
 298500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 298500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 298500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 298500: system.cpu.iew: IQ has 29 free entries (Can schedule: 1).  LQ has 14 free entries. SQ has 14 free entries.
 298500: system.cpu.iew: IEW switching to active
 298500: system.cpu.iew: Activating stage.
 298500: system.cpu: Activity: 12
 298500: system.cpu.commit: Getting instructions from Rename stage.
 298500: system.cpu.commit: Inserting PC (0x82c0=>0x82c4).(0=>1) [sn:44] [tid:0] into ROB.
 298500: system.cpu.rob: Adding inst PC (0x82c0=>0x82c4).(0=>1) to the ROB.
 298500: system.cpu.rob: [tid:0] Now has 1 instructions.
 298500: system.cpu.commit: Inserting PC (0x82c4=>0x82c8).(0=>1) [sn:45] [tid:0] into ROB.
 298500: system.cpu.rob: Adding inst PC (0x82c4=>0x82c8).(0=>1) to the ROB.
 298500: system.cpu.rob: [tid:0] Now has 2 instructions.
 298500: system.cpu.commit: Inserting PC (0x82c8=>0x82cc).(0=>1) [sn:46] [tid:0] into ROB.
 298500: system.cpu.rob: Adding inst PC (0x82c8=>0x82cc).(0=>1) to the ROB.
 298500: system.cpu.rob: [tid:0] Now has 3 instructions.
 298500: system.cpu.commit: Trying to commit instructions in the ROB.
 298500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:44] PC (0x82c0=>0x82c4).(0=>1) is head of ROB and not ready
 298500: system.cpu.commit: [tid:0]: ROB has 3 insts & 37 free entries.
 298500: system.cpu.commit: Activity This Cycle.
 298500: system.cpu: Activity: 11
 298500: system.cpu: Scheduling next tick!
 299000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 299000: system.cpu.fetch: Running stage.
 299000: system.cpu.fetch: There are no more threads available to fetch from.
 299000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 299000: system.cpu.decode: Processing [tid:0]
 299000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 299000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 299000: system.cpu.rename: Processing [tid:0]
 299000: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 37, Free LQ: 16, Free SQ: 15
 299000: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 299000: system.cpu.rename: calcFreeROBEntires: free robEntries: 37, instsInProgress: 4, dispatched Insts: 3
 299000: system.cpu.rename: [tid:0]: 36 rob free
 299000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 4, dispatched Insts: 3
 299000: system.cpu.rename: [tid:0]: 31 iq free
 299000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 2, loads dispatchedToLQ: 2
 299000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 299000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 299000: system.cpu.iew: Issue: Processing [tid:0]
 299000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 299000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x82cc=>0x82d0).(0=>1) [sn:47] [tid:0] to IQ.
 299000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:47]
 299000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 299000: system.cpu.iew.lsq.thread0: Inserting store PC (0x82cc=>0x82d0).(0=>1), idx:14 [sn:47]
 299000: system.cpu.iq: Adding instruction [sn:47] PC (0x82cc=>0x82d0).(0=>1) to the IQ.
 299000: system.cpu.iq: Instruction PC (0x82cc=>0x82d0).(0=>1) has src reg 70 that is being added to the dependency chain.
 299000: memdepentry: Memory dependency entry created.  memdep_count=4 (0x82cc=>0x82d0).(0=>1)
 299000: global: Inst 0x82cc with index 179 had no SSID
 299000: system.cpu.memDep0: No dependency for inst PC (0x82cc=>0x82d0).(0=>1) [sn:47].
 299000: system.cpu.memDep0: Inserting store PC (0x82cc=>0x82d0).(0=>1) [sn:47].
 299000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 299000: system.cpu.iq: Thread 0: Issuing instruction PC (0x82c4=>0x82c8).(0=>1) [sn:45]
 299000: system.cpu.memDep0: Issuing instruction PC 0x82c4 [sn:45].
 299000: system.cpu: Activity: 12
 299000: system.cpu.iew.lsq: [tid:0] Writing back stores. 1 stores available for Writeback.
 299000: system.cpu.iew: Processing [tid:0]
 299000: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 299000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 299000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 299000: system.cpu.iew: IQ has 28 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 13 free entries.
 299000: system.cpu.iew: IEW switching to idle
 299000: system.cpu.iew: Deactivating stage.
 299000: system.cpu: Activity: 11
 299000: system.cpu.commit: Getting instructions from Rename stage.
 299000: system.cpu.commit: Inserting PC (0x82cc=>0x82d0).(0=>1) [sn:47] [tid:0] into ROB.
 299000: system.cpu.rob: Adding inst PC (0x82cc=>0x82d0).(0=>1) to the ROB.
 299000: system.cpu.rob: [tid:0] Now has 4 instructions.
 299000: system.cpu.commit: Trying to commit instructions in the ROB.
 299000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:44] PC (0x82c0=>0x82c4).(0=>1) is head of ROB and not ready
 299000: system.cpu.commit: [tid:0]: ROB has 4 insts & 36 free entries.
 299000: system.cpu.commit: Activity This Cycle.
 299000: system.cpu: Activity: 10
 299000: system.cpu: Scheduling next tick!
 299000: system.cpu.iq: Processing FU completion [sn:44]
 299000: system.cpu: CPU already running.
 299500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 299500: system.cpu.fetch: Running stage.
 299500: system.cpu.fetch: There are no more threads available to fetch from.
 299500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 299500: system.cpu.decode: Processing [tid:0]
 299500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 299500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 299500: system.cpu.rename: Processing [tid:0]
 299500: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 36, Free LQ: 16, Free SQ: 15
 299500: system.cpu.rename: [tid:0]: 1 instructions not yet in ROB
 299500: system.cpu.rename: calcFreeROBEntires: free robEntries: 36, instsInProgress: 1, dispatched Insts: 1
 299500: system.cpu.rename: [tid:0]: 36 rob free
 299500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 1, dispatched Insts: 1
 299500: system.cpu.rename: [tid:0]: 32 iq free
 299500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 299500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 299500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 299500: system.cpu.iew: Issue: Processing [tid:0]
 299500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 299500: system.cpu.iew: Execute: Executing instructions from IQ.
 299500: system.cpu.iew: Execute: Processing PC (0x82c0=>0x82c4).(0=>1), [tid:0] [sn:44].
 299500: system.cpu.iew: Execute: Calculating address for memory reference.
 299500: system.cpu.iew.lsq.thread0: Executing load PC (0x82c0=>0x82c4).(0=>1), [sn:44]
 299500: global: RegFile: Access to int register 56, has data 0xbefffd60
 299500: global: RegFile: Access to cc register 325, has data 0
 299500: global: RegFile: Access to cc register 325, has data 0
 299500: global: RegFile: Access to cc register 325, has data 0
 299500: system.cpu.iew.lsq.thread0: Read called, load idx: 11, store idx: 13, storeHead: 12 addr: 0x77eb0
 299500: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:44] PC (0x82c0=>0x82c4).(0=>1)
 299500: system.cpu: Activity: 11
 299500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 299500: system.cpu.iq: Not able to schedule any instructions.
 299500: system.cpu.iew.lsq: [tid:0] Writing back stores. 1 stores available for Writeback.
 299500: system.cpu.iew: Processing [tid:0]
 299500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 299500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 299500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 299500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 299500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 299500: system.cpu.iew: IQ has 28 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 13 free entries.
 299500: system.cpu.iew: Activity this cycle.
 299500: system.cpu.commit: Getting instructions from Rename stage.
 299500: system.cpu.commit: Trying to commit instructions in the ROB.
 299500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:44] PC (0x82c0=>0x82c4).(0=>1) is head of ROB and not ready
 299500: system.cpu.commit: [tid:0]: ROB has 4 insts & 36 free entries.
 299500: system.cpu: Activity: 10
 299500: system.cpu: Scheduling next tick!
 299500: system.cpu.iq: Processing FU completion [sn:45]
 299500: system.cpu: CPU already running.
 300000: system.cpu.icache_port: Fetch unit received timing
 300000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 300000: system.cpu: CPU already running.
 300000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 300000: system.cpu.fetch: Activating stage.
 300000: system.cpu: Activity: 11
 300000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 300000: system.cpu.fetch: Running stage.
 300000: system.cpu.fetch: Attempting to fetch from [tid:0]
 300000: system.cpu.fetch: [tid:0]: Icache miss is complete.
 300000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 300000: global: DynInst: [sn:48] Instruction created. Instcount for system.cpu = 18
 300000: system.cpu.fetch: [tid:0]: Instruction PC 0x82d0 (0) created [sn:48].
 300000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [r12] #4
 300000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 300000: global: DynInst: [sn:49] Instruction created. Instcount for system.cpu = 19
 300000: system.cpu.fetch: [tid:0]: Instruction PC 0x82d0 (1) created [sn:49].
 300000: system.cpu.fetch: [tid:0]: Instruction is:   addi_uop   r12, r12, #4
 300000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 300000: global: DynInst: [sn:50] Instruction created. Instcount for system.cpu = 20
 300000: system.cpu.fetch: [tid:0]: Instruction PC 0x82d4 (0) created [sn:50].
 300000: system.cpu.fetch: [tid:0]: Instruction is:   cmps   r3, #0
 300000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 300000: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 300000: system.cpu.fetch: [tid:0][sn:48]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 300000: system.cpu.fetch: [tid:0][sn:49]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 300000: system.cpu.fetch: [tid:0][sn:50]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 300000: system.cpu.fetch: Activity this cycle.
 300000: system.cpu: Activity: 12
 300000: system.cpu.decode: Processing [tid:0]
 300000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 300000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 300000: system.cpu.rename: Processing [tid:0]
 300000: system.cpu.rename: [tid:0]: Free IQ: 28, Free ROB: 36, Free LQ: 14, Free SQ: 13
 300000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 300000: system.cpu.rename: calcFreeROBEntires: free robEntries: 36, instsInProgress: 0, dispatched Insts: 0
 300000: system.cpu.rename: [tid:0]: 36 rob free
 300000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 28, instsInProgress: 0, dispatched Insts: 0
 300000: system.cpu.rename: [tid:0]: 28 iq free
 300000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 300000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 300000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 300000: system.cpu.iew: Issue: Processing [tid:0]
 300000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 300000: system.cpu.iew: Execute: Executing instructions from IQ.
 300000: system.cpu.iew: Execute: Processing PC (0x82c4=>0x82c8).(0=>1), [tid:0] [sn:45].
 300000: system.cpu.iew: Execute: Calculating address for memory reference.
 300000: system.cpu.iew.lsq.thread0: Executing load PC (0x82c4=>0x82c8).(0=>1), [sn:45]
 300000: global: RegFile: Access to cc register 325, has data 0
 300000: global: RegFile: Access to cc register 325, has data 0
 300000: global: RegFile: Access to cc register 325, has data 0
 300000: system.cpu.iew.lsq.thread0: Read called, load idx: 12, store idx: 13, storeHead: 12 addr: 0x518
 300000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:45] PC (0x82c4=>0x82c8).(0=>1)
 300000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 300000: system.cpu.iq: Not able to schedule any instructions.
 300000: system.cpu.iew.lsq: [tid:0] Writing back stores. 1 stores available for Writeback.
 300000: system.cpu.iew: Processing [tid:0]
 300000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 300000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 300000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 300000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 300000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 300000: system.cpu.iew: IQ has 28 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 13 free entries.
 300000: system.cpu.iew: Activity this cycle.
 300000: system.cpu.commit: Getting instructions from Rename stage.
 300000: system.cpu.commit: Trying to commit instructions in the ROB.
 300000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:44] PC (0x82c0=>0x82c4).(0=>1) is head of ROB and not ready
 300000: system.cpu.commit: [tid:0]: ROB has 4 insts & 36 free entries.
 300000: system.cpu: Activity: 11
 300000: system.cpu: Scheduling next tick!
 300500: system.cpu.iew.lsq.thread0: Writeback event [sn:44].
 300500: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:44].
 300500: system.cpu: CPU already running.
 300500: global: RegFile: Access to cc register 325, has data 0
 300500: global: RegFile: Access to cc register 325, has data 0
 300500: global: RegFile: Access to cc register 325, has data 0
 300500: global: RegFile: Setting int register 69 to 0xbefffeb4
 300500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 300500: system.cpu.iew: Activity this cycle.
 300500: system.cpu: Activity: 12
 300500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 300500: system.cpu.fetch: Running stage.
 300500: system.cpu.fetch: Attempting to fetch from [tid:0]
 300500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 300500: global: DynInst: [sn:51] Instruction created. Instcount for system.cpu = 21
 300500: system.cpu.fetch: [tid:0]: Instruction PC 0x82d8 (0) created [sn:51].
 300500: system.cpu.fetch: [tid:0]: Instruction is:   bne   
 300500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 300500: system.cpu.fetch: [tid:0]: [sn:51]:Branch predicted to be not taken.
 300500: system.cpu.fetch: [tid:0]: [sn:51] Branch predicted to go to (0x82dc=>0x82e0).(0=>1).
 300500: global: DynInst: [sn:52] Instruction created. Instcount for system.cpu = 22
 300500: system.cpu.fetch: [tid:0]: Instruction PC 0x82dc (0) created [sn:52].
 300500: system.cpu.fetch: [tid:0]: Instruction is:   mov   r0, r12
 300500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 300500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x82e0=>0x82e4).(0=>1).
 300500: system.cpu.fetch: [tid:0] Fetching cache line 0x82e0 for addr 0x82e0
 300500: system.cpu: CPU already running.
 300500: system.cpu.fetch: Fetch: Doing instruction read.
 300500: system.cpu.fetch: [tid:0]: Doing Icache access.
 300500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 300500: system.cpu.fetch: Deactivating stage.
 300500: system.cpu: Activity: 11
 300500: system.cpu.fetch: [tid:0][sn:51]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 300500: system.cpu.fetch: [tid:0][sn:52]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 300500: system.cpu.fetch: Activity this cycle.
 300500: system.cpu.decode: Processing [tid:0]
 300500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 300500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 300500: system.cpu.rename: Processing [tid:0]
 300500: system.cpu.rename: [tid:0]: Free IQ: 28, Free ROB: 36, Free LQ: 14, Free SQ: 13
 300500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 300500: system.cpu.rename: calcFreeROBEntires: free robEntries: 36, instsInProgress: 0, dispatched Insts: 0
 300500: system.cpu.rename: [tid:0]: 36 rob free
 300500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 28, instsInProgress: 0, dispatched Insts: 0
 300500: system.cpu.rename: [tid:0]: 28 iq free
 300500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 300500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 300500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 300500: system.cpu.iew: Issue: Processing [tid:0]
 300500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 300500: system.cpu.iew: Sending instructions to commit, [sn:44] PC (0x82c0=>0x82c4).(0=>1).
 300500: system.cpu.iew: Setting Destination Register 69
 300500: system.cpu.scoreboard: Setting reg 69 as ready
 300500: system.cpu.iq: Waking dependents of completed instruction.
 300500: system.cpu.iq: Completing mem instruction PC: (0x82c0=>0x82c4).(0=>1) [sn:44]
 300500: system.cpu.memDep0: Completed mem instruction PC (0x82c0=>0x82c4).(0=>1) [sn:44].
 300500: memdepentry: Memory dependency entry deleted.  memdep_count=3 (0x82c0=>0x82c4).(0=>1)
 300500: system.cpu.iq: Waking any dependents on register 69.
 300500: system.cpu.iq: Waking up a dependent instruction, [sn:46] PC (0x82c8=>0x82cc).(0=>1).
 300500: global: [sn:46] has 6 ready out of 6 sources. RTI 0)
 300500: system.cpu.iq: Checking if memory instruction can issue.
 300500: system.cpu.memDep0: Marking registers as ready for instruction PC (0x82c8=>0x82cc).(0=>1) [sn:46].
 300500: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
 300500: system.cpu.memDep0: Adding instruction [sn:46] to the ready list.
 300500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x82c8=>0x82cc).(0=>1) opclass:33 [sn:46].
 300500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 300500: system.cpu.iq: Thread 0: Issuing instruction PC (0x82c8=>0x82cc).(0=>1) [sn:46]
 300500: system.cpu.memDep0: Issuing instruction PC 0x82c8 [sn:46].
 300500: system.cpu.iew.lsq: [tid:0] Writing back stores. 1 stores available for Writeback.
 300500: system.cpu.iew: Processing [tid:0]
 300500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 300500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 300500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 300500: system.cpu.iew: IQ has 29 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 13 free entries.
 300500: system.cpu.commit: Getting instructions from Rename stage.
 300500: system.cpu.commit: Trying to commit instructions in the ROB.
 300500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:44] PC (0x82c0=>0x82c4).(0=>1) is head of ROB and not ready
 300500: system.cpu.commit: [tid:0]: ROB has 4 insts & 36 free entries.
 300500: system.cpu: Activity: 10
 300500: system.cpu: Scheduling next tick!
 301000: system.cpu.icache_port: Fetch unit received timing
 301000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 301000: system.cpu: CPU already running.
 301000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 301000: system.cpu.fetch: Activating stage.
 301000: system.cpu: Activity: 11
 301000: system.cpu.iew.lsq.thread0: Writeback event [sn:45].
 301000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:45].
 301000: system.cpu: CPU already running.
 301000: global: RegFile: Access to cc register 325, has data 0
 301000: global: RegFile: Access to cc register 325, has data 0
 301000: global: RegFile: Access to cc register 325, has data 0
 301000: global: RegFile: Setting int register 70 to 0x854fc
 301000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 301000: system.cpu.iew: Activity this cycle.
 301000: system.cpu: Activity: 12
 301000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 301000: system.cpu.fetch: Running stage.
 301000: system.cpu.fetch: Attempting to fetch from [tid:0]
 301000: system.cpu.fetch: [tid:0]: Icache miss is complete.
 301000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 301000: global: DynInst: [sn:53] Instruction created. Instcount for system.cpu = 23
 301000: system.cpu.fetch: [tid:0]: Instruction PC 0x82e0 (0) created [sn:53].
 301000: system.cpu.fetch: [tid:0]: Instruction is:   bl   
 301000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 301000: system.cpu.fetch: [tid:0]: [sn:53]:Branch predicted to be not taken.
 301000: system.cpu.fetch: [tid:0]: [sn:53] Branch predicted to go to (0x82e4=>0x82e8).(0=>1).
 301000: global: DynInst: [sn:54] Instruction created. Instcount for system.cpu = 24
 301000: system.cpu.fetch: [tid:0]: Instruction PC 0x82e4 (0) created [sn:54].
 301000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #552]
 301000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 301000: global: DynInst: [sn:55] Instruction created. Instcount for system.cpu = 25
 301000: system.cpu.fetch: [tid:0]: Instruction PC 0x82e8 (0) created [sn:55].
 301000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [r3, #0]
 301000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 301000: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 301000: system.cpu.fetch: [tid:0][sn:53]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 301000: system.cpu.fetch: [tid:0][sn:54]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 301000: system.cpu.fetch: [tid:0][sn:55]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 301000: system.cpu.fetch: Activity this cycle.
 301000: system.cpu.decode: Processing [tid:0]
 301000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 301000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 301000: system.cpu.rename: Processing [tid:0]
 301000: system.cpu.rename: [tid:0]: Free IQ: 28, Free ROB: 36, Free LQ: 14, Free SQ: 13
 301000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 301000: system.cpu.rename: calcFreeROBEntires: free robEntries: 36, instsInProgress: 0, dispatched Insts: 0
 301000: system.cpu.rename: [tid:0]: 36 rob free
 301000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 28, instsInProgress: 0, dispatched Insts: 0
 301000: system.cpu.rename: [tid:0]: 28 iq free
 301000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 301000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 301000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 301000: system.cpu.iew: Issue: Processing [tid:0]
 301000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 301000: system.cpu.iew: Sending instructions to commit, [sn:45] PC (0x82c4=>0x82c8).(0=>1).
 301000: system.cpu.iew: Setting Destination Register 70
 301000: system.cpu.scoreboard: Setting reg 70 as ready
 301000: system.cpu.iq: Waking dependents of completed instruction.
 301000: system.cpu.iq: Completing mem instruction PC: (0x82c4=>0x82c8).(0=>1) [sn:45]
 301000: system.cpu.memDep0: Completed mem instruction PC (0x82c4=>0x82c8).(0=>1) [sn:45].
 301000: memdepentry: Memory dependency entry deleted.  memdep_count=2 (0x82c4=>0x82c8).(0=>1)
 301000: system.cpu.iq: Waking any dependents on register 70.
 301000: system.cpu.iq: Waking up a dependent instruction, [sn:47] PC (0x82cc=>0x82d0).(0=>1).
 301000: global: [sn:47] has 6 ready out of 6 sources. RTI 0)
 301000: system.cpu.iq: Checking if memory instruction can issue.
 301000: system.cpu.memDep0: Marking registers as ready for instruction PC (0x82cc=>0x82d0).(0=>1) [sn:47].
 301000: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
 301000: system.cpu.memDep0: Adding instruction [sn:47] to the ready list.
 301000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x82cc=>0x82d0).(0=>1) opclass:33 [sn:47].
 301000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 301000: system.cpu.iq: Thread 0: Issuing instruction PC (0x82cc=>0x82d0).(0=>1) [sn:47]
 301000: system.cpu.memDep0: Issuing instruction PC 0x82cc [sn:47].
 301000: system.cpu.iew.lsq: [tid:0] Writing back stores. 1 stores available for Writeback.
 301000: system.cpu.iew: Processing [tid:0]
 301000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 301000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 301000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 301000: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 13 free entries.
 301000: system.cpu.commit: Getting instructions from Rename stage.
 301000: system.cpu.commit: Trying to commit instructions in the ROB.
 301000: system.cpu.commit: [tid:0]: Marking PC (0x82c0=>0x82c4).(0=>1), [sn:44] ready within ROB.
 301000: system.cpu.commit: [tid:0]: Instruction [sn:44] PC (0x82c0=>0x82c4).(0=>1) is head of ROB and ready to commit
 301000: system.cpu.commit: [tid:0]: ROB has 4 insts & 36 free entries.
 301000: system.cpu.commit: Activating stage.
 301000: system.cpu: Activity: 13
 301000: system.cpu: Activity: 12
 301000: system.cpu: Scheduling next tick!
 301000: system.cpu.iq: Processing FU completion [sn:46]
 301000: system.cpu: CPU already running.
 301500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 301500: system.cpu.fetch: Running stage.
 301500: system.cpu.fetch: Attempting to fetch from [tid:0]
 301500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 301500: global: DynInst: [sn:56] Instruction created. Instcount for system.cpu = 26
 301500: system.cpu.fetch: [tid:0]: Instruction PC 0x82ec (0) created [sn:56].
 301500: system.cpu.fetch: [tid:0]: Instruction is:   cmps   r2, #0
 301500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 301500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x82f0=>0x82f4).(0=>1).
 301500: system.cpu.fetch: [tid:0] Fetching cache line 0x82f0 for addr 0x82f0
 301500: system.cpu: CPU already running.
 301500: system.cpu.fetch: Fetch: Doing instruction read.
 301500: system.cpu.fetch: [tid:0]: Doing Icache access.
 301500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 301500: system.cpu.fetch: Deactivating stage.
 301500: system.cpu: Activity: 11
 301500: system.cpu.fetch: [tid:0][sn:56]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 301500: system.cpu.fetch: Activity this cycle.
 301500: system.cpu: Activity: 12
 301500: system.cpu.decode: Processing [tid:0]
 301500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 301500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 301500: system.cpu.decode: [tid:0]: Processing instruction [sn:48] with PC (0x82d0=>0x82d4).(0=>1)
 301500: system.cpu.decode: [tid:0]: Processing instruction [sn:49] with PC (0x82d0=>0x82d4).(1=>2)
 301500: system.cpu.decode: [tid:0]: Processing instruction [sn:50] with PC (0x82d4=>0x82d8).(0=>1)
 301500: system.cpu.decode: Activity this cycle.
 301500: system.cpu.rename: Processing [tid:0]
 301500: system.cpu.rename: [tid:0]: Free IQ: 28, Free ROB: 36, Free LQ: 14, Free SQ: 13
 301500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 301500: system.cpu.rename: calcFreeROBEntires: free robEntries: 36, instsInProgress: 0, dispatched Insts: 0
 301500: system.cpu.rename: [tid:0]: 36 rob free
 301500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 28, instsInProgress: 0, dispatched Insts: 0
 301500: system.cpu.rename: [tid:0]: 28 iq free
 301500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 301500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 301500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 301500: system.cpu.iew: Issue: Processing [tid:0]
 301500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 301500: system.cpu.iew: Execute: Executing instructions from IQ.
 301500: system.cpu.iew: Execute: Processing PC (0x82c8=>0x82cc).(0=>1), [tid:0] [sn:46].
 301500: system.cpu.iew: Execute: Calculating address for memory reference.
 301500: system.cpu.iew.lsq.thread0: Executing store PC (0x82c8=>0x82cc).(0=>1) [sn:46]
 301500: global: RegFile: Access to int register 62, has data 0x83fd8
 301500: global: RegFile: Access to cc register 325, has data 0
 301500: global: RegFile: Access to cc register 325, has data 0
 301500: global: RegFile: Access to cc register 325, has data 0
 301500: global: RegFile: Access to int register 69, has data 0xbefffeb4
 301500: system.cpu.iew.lsq.thread0: Doing write to store idx 13, addr 0x74fd8 | storeHead:12 [sn:46]
 301500: system.cpu.iew: Store instruction is fault. [sn:46]
 301500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 301500: system.cpu.iew: Activity this cycle.
 301500: system.cpu.iew: Sending instructions to commit, [sn:46] PC (0x82c8=>0x82cc).(0=>1).
 301500: system.cpu.iq: Waking dependents of completed instruction.
 301500: system.cpu.iq: Completing mem instruction PC: (0x82c8=>0x82cc).(0=>1) [sn:46]
 301500: system.cpu.memDep0: Completed mem instruction PC (0x82c8=>0x82cc).(0=>1) [sn:46].
 301500: memdepentry: Memory dependency entry deleted.  memdep_count=1 (0x82c8=>0x82cc).(0=>1)
 301500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 301500: system.cpu.iq: Not able to schedule any instructions.
 301500: system.cpu.iew.lsq: [tid:0] Writing back stores. 1 stores available for Writeback.
 301500: system.cpu.iew: Processing [tid:0]
 301500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 301500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 301500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 301500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 301500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 301500: system.cpu.iew: IQ has 31 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 13 free entries.
 301500: system.cpu.iew: Activity this cycle.
 301500: system.cpu.commit: Getting instructions from Rename stage.
 301500: system.cpu.commit: Trying to commit instructions in the ROB.
 301500: system.cpu.commit: Trying to commit head instruction, [sn:44] [tid:0]
 301500: system.cpu.commit: Committing instruction with [sn:44] PC (0x82c0=>0x82c4).(0=>1)
 301500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x82c0=>0x82c4).(0=>1), [sn:44]
 301500: system.cpu: Removing committed instruction [tid:0] PC (0x82c0=>0x82c4).(0=>1) [sn:44]
 301500: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:44]
 301500: system.cpu.commit: [tid:0]: Marking PC (0x82c4=>0x82c8).(0=>1), [sn:45] ready within ROB.
 301500: system.cpu.commit: [tid:0]: Instruction [sn:45] PC (0x82c4=>0x82c8).(0=>1) is head of ROB and ready to commit
 301500: system.cpu.commit: [tid:0]: ROB has 3 insts & 37 free entries.
 301500: system.cpu.commit: Activity This Cycle.
 301500: system.cpu: Activity: 11
 301500: system.cpu: Removing instruction, [tid:0] [sn:44] PC (0x82c0=>0x82c4).(0=>1)
 301500: system.cpu: Scheduling next tick!
 301500: system.cpu.iq: Processing FU completion [sn:47]
 301500: system.cpu: CPU already running.
 302000: system.cpu.icache_port: Fetch unit received timing
 302000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 302000: system.cpu: CPU already running.
 302000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 302000: system.cpu.fetch: Activating stage.
 302000: system.cpu: Activity: 12
 302000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 302000: system.cpu.fetch: Running stage.
 302000: system.cpu.fetch: Attempting to fetch from [tid:0]
 302000: system.cpu.fetch: [tid:0]: Icache miss is complete.
 302000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 302000: global: DynInst: [sn:57] Instruction created. Instcount for system.cpu = 27
 302000: system.cpu.fetch: [tid:0]: Instruction PC 0x82f0 (0) created [sn:57].
 302000: system.cpu.fetch: [tid:0]: Instruction is:   bne   
 302000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 302000: system.cpu.fetch: [tid:0]: [sn:57]:Branch predicted to be not taken.
 302000: system.cpu.fetch: [tid:0]: [sn:57] Branch predicted to go to (0x82f4=>0x82f8).(0=>1).
 302000: global: DynInst: [sn:58] Instruction created. Instcount for system.cpu = 28
 302000: system.cpu.fetch: [tid:0]: Instruction PC 0x82f4 (0) created [sn:58].
 302000: system.cpu.fetch: [tid:0]: Instruction is:   bl   
 302000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 302000: system.cpu.fetch: [tid:0]: [sn:58]:Branch predicted to be not taken.
 302000: system.cpu.fetch: [tid:0]: [sn:58] Branch predicted to go to (0x82f8=>0x82fc).(0=>1).
 302000: global: DynInst: [sn:59] Instruction created. Instcount for system.cpu = 29
 302000: system.cpu.fetch: [tid:0]: Instruction PC 0x82f8 (0) created [sn:59].
 302000: system.cpu.fetch: [tid:0]: Instruction is:   cmps   r0, #0
 302000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 302000: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 302000: system.cpu.fetch: [tid:0][sn:57]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 302000: system.cpu.fetch: [tid:0][sn:58]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 302000: system.cpu.fetch: [tid:0][sn:59]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 302000: system.cpu.fetch: Activity this cycle.
 302000: system.cpu: Activity: 13
 302000: system.cpu.decode: Processing [tid:0]
 302000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 302000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 302000: system.cpu.decode: [tid:0]: Processing instruction [sn:51] with PC (0x82d8=>0x82dc).(0=>1)
 302000: system.cpu.decode: [tid:0]: Processing instruction [sn:52] with PC (0x82dc=>0x82e0).(0=>1)
 302000: system.cpu.decode: Activity this cycle.
 302000: system.cpu.rename: Processing [tid:0]
 302000: system.cpu.rename: [tid:0]: Free IQ: 31, Free ROB: 37, Free LQ: 14, Free SQ: 13
 302000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 302000: system.cpu.rename: calcFreeROBEntires: free robEntries: 37, instsInProgress: 0, dispatched Insts: 0
 302000: system.cpu.rename: [tid:0]: 37 rob free
 302000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 31, instsInProgress: 0, dispatched Insts: 0
 302000: system.cpu.rename: [tid:0]: 31 iq free
 302000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 302000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 302000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 302000: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=2), until [sn:44].
 302000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 67, [sn:44].
 302000: system.cpu.freelist: Freeing register 67.
 302000: system.cpu.iew: Issue: Processing [tid:0]
 302000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 302000: system.cpu.iew: Execute: Executing instructions from IQ.
 302000: system.cpu.iew: Execute: Processing PC (0x82cc=>0x82d0).(0=>1), [tid:0] [sn:47].
 302000: system.cpu.iew: Execute: Calculating address for memory reference.
 302000: system.cpu.iew.lsq.thread0: Executing store PC (0x82cc=>0x82d0).(0=>1) [sn:47]
 302000: global: RegFile: Access to int register 70, has data 0x854fc
 302000: global: RegFile: Access to cc register 325, has data 0
 302000: global: RegFile: Access to cc register 325, has data 0
 302000: global: RegFile: Access to cc register 325, has data 0
 302000: global: RegFile: Access to int register 66, has data 0xbefffebc
 302000: system.cpu.iew.lsq.thread0: Doing write to store idx 14, addr 0x764fc | storeHead:12 [sn:47]
 302000: system.cpu.iew: Store instruction is fault. [sn:47]
 302000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 302000: system.cpu.iew: Activity this cycle.
 302000: system.cpu.iew: Sending instructions to commit, [sn:47] PC (0x82cc=>0x82d0).(0=>1).
 302000: system.cpu.iq: Waking dependents of completed instruction.
 302000: system.cpu.iq: Completing mem instruction PC: (0x82cc=>0x82d0).(0=>1) [sn:47]
 302000: system.cpu.memDep0: Completed mem instruction PC (0x82cc=>0x82d0).(0=>1) [sn:47].
 302000: memdepentry: Memory dependency entry deleted.  memdep_count=0 (0x82cc=>0x82d0).(0=>1)
 302000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 302000: system.cpu.iq: Not able to schedule any instructions.
 302000: system.cpu.iew.lsq: [tid:0] Writing back stores. 1 stores available for Writeback.
 302000: system.cpu.iew: Processing [tid:0]
 302000: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x82c0=>0x82c4).(0=>1)
 302000: system.cpu.iq: [tid:0]: Committing instructions older than [sn:44]
 302000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 302000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 302000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 302000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 302000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 302000: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 13 free entries.
 302000: system.cpu.iew: Activity this cycle.
 302000: system.cpu.commit: Getting instructions from Rename stage.
 302000: system.cpu.commit: Trying to commit instructions in the ROB.
 302000: system.cpu.commit: Trying to commit head instruction, [sn:45] [tid:0]
 302000: system.cpu.commit: Committing instruction with [sn:45] PC (0x82c4=>0x82c8).(0=>1)
 302000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x82c4=>0x82c8).(0=>1), [sn:45]
 302000: system.cpu: Removing committed instruction [tid:0] PC (0x82c4=>0x82c8).(0=>1) [sn:45]
 302000: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:45]
 302000: system.cpu.commit: [tid:0]: Marking PC (0x82c8=>0x82cc).(0=>1), [sn:46] ready within ROB.
 302000: system.cpu.commit: [tid:0]: Instruction [sn:46] PC (0x82c8=>0x82cc).(0=>1) is head of ROB and ready to commit
 302000: system.cpu.commit: [tid:0]: ROB has 2 insts & 38 free entries.
 302000: system.cpu.commit: Activity This Cycle.
 302000: system.cpu: Activity: 12
 302000: system.cpu: Removing instruction, [tid:0] [sn:45] PC (0x82c4=>0x82c8).(0=>1)
 302000: system.cpu: Scheduling next tick!
 302500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 302500: system.cpu.fetch: Running stage.
 302500: system.cpu.fetch: Attempting to fetch from [tid:0]
 302500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 302500: global: DynInst: [sn:60] Instruction created. Instcount for system.cpu = 30
 302500: system.cpu.fetch: [tid:0]: Instruction PC 0x82fc (0) created [sn:60].
 302500: system.cpu.fetch: [tid:0]: Instruction is:   blt   
 302500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 302500: system.cpu.fetch: [tid:0]: [sn:60]:Branch predicted to be not taken.
 302500: system.cpu.fetch: [tid:0]: [sn:60] Branch predicted to go to (0x8300=>0x8304).(0=>1).
 302500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x8300=>0x8304).(0=>1).
 302500: system.cpu.fetch: [tid:0] Fetching cache line 0x8300 for addr 0x8300
 302500: system.cpu: CPU already running.
 302500: system.cpu.fetch: Fetch: Doing instruction read.
 302500: system.cpu.fetch: [tid:0]: Doing Icache access.
 302500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 302500: system.cpu.fetch: Deactivating stage.
 302500: system.cpu: Activity: 11
 302500: system.cpu.fetch: [tid:0][sn:60]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 302500: system.cpu.fetch: Activity this cycle.
 302500: system.cpu: Activity: 12
 302500: system.cpu.decode: Processing [tid:0]
 302500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 302500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 302500: system.cpu.decode: [tid:0]: Processing instruction [sn:53] with PC (0x82e0=>0x82e4).(0=>1)
 302500: system.cpu.decode: [tid:0]: [sn:53] Squashing due to incorrect branch prediction detected at decode.
 302500: system.cpu: Deleting instructions from instruction list that are from [tid:0] and above [sn:53] (end=60).
 302500: system.cpu: Squashing instruction, [tid:0] [sn:60] PC (0x82fc=>0x8300).(0=>1)
 302500: system.cpu: Squashing instruction, [tid:0] [sn:59] PC (0x82f8=>0x82fc).(0=>1)
 302500: system.cpu: Squashing instruction, [tid:0] [sn:58] PC (0x82f4=>0x82f8).(0=>1)
 302500: system.cpu: Squashing instruction, [tid:0] [sn:57] PC (0x82f0=>0x82f4).(0=>1)
 302500: system.cpu: Squashing instruction, [tid:0] [sn:56] PC (0x82ec=>0x82f0).(0=>1)
 302500: system.cpu: Squashing instruction, [tid:0] [sn:55] PC (0x82e8=>0x82ec).(0=>1)
 302500: system.cpu: Squashing instruction, [tid:0] [sn:54] PC (0x82e4=>0x82e8).(0=>1)
 302500: system.cpu.decode: [sn:53]: Updating predictions: PredPC: (0x143f4=>0x143f8).(0=>1)
 302500: system.cpu.decode: Activity this cycle.
 302500: system.cpu.rename: Processing [tid:0]
 302500: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 38, Free LQ: 15, Free SQ: 13
 302500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 302500: system.cpu.rename: calcFreeROBEntires: free robEntries: 38, instsInProgress: 0, dispatched Insts: 0
 302500: system.cpu.rename: [tid:0]: 38 rob free
 302500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 302500: system.cpu.rename: [tid:0]: 32 iq free
 302500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 302500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 302500: system.cpu.rename: calcFreeROBEntires: free robEntries: 38, instsInProgress: 0, dispatched Insts: 0
 302500: system.cpu.rename: [tid:0]: 38 rob free
 302500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 302500: system.cpu.rename: [tid:0]: 32 iq free
 302500: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 302500: system.cpu.rename: [tid:0]: 0 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 302500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 302500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 302500: system.cpu.rename: [tid:0]: Processing instruction [sn:48] with PC (0x82d0=>0x82d4).(0=>1).
 302500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 12 (flattened 12), got phys reg 68
 302500: system.cpu.rename: [tid:0]: Register 68 is ready.
 302500: global: [sn:48] has 1 ready out of 5 sources. RTI 0)
 302500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 302500: system.cpu.rename: [tid:0]: Register 960 is ready.
 302500: global: [sn:48] has 2 ready out of 5 sources. RTI 0)
 302500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 302500: system.cpu.rename: [tid:0]: Register 325 is ready.
 302500: global: [sn:48] has 3 ready out of 5 sources. RTI 0)
 302500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 302500: system.cpu.rename: [tid:0]: Register 325 is ready.
 302500: global: [sn:48] has 4 ready out of 5 sources. RTI 0)
 302500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 302500: system.cpu.rename: [tid:0]: Register 325 is ready.
 302500: global: [sn:48] has 5 ready out of 5 sources. RTI 0)
 302500: global: Renamed reg 3 to physical reg 71 old mapping was 69
 302500: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 71.
 302500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=2), [sn:48].
 302500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 302500: system.cpu.rename: [tid:0]: Processing instruction [sn:49] with PC (0x82d0=>0x82d4).(1=>2).
 302500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 302500: system.cpu.rename: [tid:0]: Register 325 is ready.
 302500: global: [sn:49] has 1 ready out of 4 sources. RTI 0)
 302500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 302500: system.cpu.rename: [tid:0]: Register 325 is ready.
 302500: global: [sn:49] has 2 ready out of 4 sources. RTI 0)
 302500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 302500: system.cpu.rename: [tid:0]: Register 325 is ready.
 302500: global: [sn:49] has 3 ready out of 4 sources. RTI 0)
 302500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 12 (flattened 12), got phys reg 68
 302500: system.cpu.rename: [tid:0]: Register 68 is ready.
 302500: global: [sn:49] has 4 ready out of 4 sources. RTI 0)
 302500: global: Renamed reg 12 to physical reg 72 old mapping was 68
 302500: system.cpu.rename: [tid:0]: Renaming arch reg 12 to physical reg 72.
 302500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=3), [sn:49].
 302500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 302500: system.cpu.rename: [tid:0]: Processing instruction [sn:50] with PC (0x82d4=>0x82d8).(0=>1).
 302500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 302500: system.cpu.rename: [tid:0]: Register 325 is ready.
 302500: global: [sn:50] has 1 ready out of 4 sources. RTI 0)
 302500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 302500: system.cpu.rename: [tid:0]: Register 325 is ready.
 302500: global: [sn:50] has 2 ready out of 4 sources. RTI 0)
 302500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 302500: system.cpu.rename: [tid:0]: Register 325 is ready.
 302500: global: [sn:50] has 3 ready out of 4 sources. RTI 0)
 302500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 71
 302500: system.cpu.rename: [tid:0]: Register 71 is not ready.
 302500: global: Renamed reg 0 to physical reg 329 old mapping was 326
 302500: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 329.
 302500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=4), [sn:50].
 302500: global: Renamed reg 2 to physical reg 330 old mapping was 327
 302500: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 330.
 302500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=5), [sn:50].
 302500: global: Renamed reg 1 to physical reg 331 old mapping was 328
 302500: system.cpu.rename: [tid:0]: Renaming arch reg 1 to physical reg 331.
 302500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=6), [sn:50].
 302500: system.cpu.rename: Activity this cycle.
 302500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=6), until [sn:45].
 302500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 60, [sn:45].
 302500: system.cpu.freelist: Freeing register 60.
 302500: system.cpu.iew: Issue: Processing [tid:0]
 302500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 302500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 302500: system.cpu.iq: Not able to schedule any instructions.
 302500: system.cpu.iew.lsq: [tid:0] Writing back stores. 1 stores available for Writeback.
 302500: system.cpu.iew: Processing [tid:0]
 302500: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x82c4=>0x82c8).(0=>1)
 302500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:45]
 302500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 302500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 302500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 302500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 302500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 302500: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 13 free entries.
 302500: system.cpu.iew: Activity this cycle.
 302500: system.cpu.commit: Getting instructions from Rename stage.
 302500: system.cpu.commit: Trying to commit instructions in the ROB.
 302500: system.cpu.commit: Trying to commit head instruction, [sn:46] [tid:0]
 302500: system.cpu.commit: Committing instruction with [sn:46] PC (0x82c8=>0x82cc).(0=>1)
 302500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x82c8=>0x82cc).(0=>1), [sn:46]
 302500: system.cpu: Removing committed instruction [tid:0] PC (0x82c8=>0x82cc).(0=>1) [sn:46]
 302500: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:46]
 302500: system.cpu.commit: [tid:0]: Marking PC (0x82cc=>0x82d0).(0=>1), [sn:47] ready within ROB.
 302500: system.cpu.commit: [tid:0]: Instruction [sn:47] PC (0x82cc=>0x82d0).(0=>1) is head of ROB and ready to commit
 302500: system.cpu.commit: [tid:0]: ROB has 1 insts & 39 free entries.
 302500: system.cpu.commit: Activity This Cycle.
 302500: system.cpu: Activity: 11
 302500: system.cpu: Removing instruction, [tid:0] [sn:60] PC (0x82fc=>0x8300).(0=>1)
 302500: system.cpu: Removing instruction, [tid:0] [sn:59] PC (0x82f8=>0x82fc).(0=>1)
 302500: system.cpu: Removing instruction, [tid:0] [sn:58] PC (0x82f4=>0x82f8).(0=>1)
 302500: system.cpu: Removing instruction, [tid:0] [sn:57] PC (0x82f0=>0x82f4).(0=>1)
 302500: system.cpu: Removing instruction, [tid:0] [sn:56] PC (0x82ec=>0x82f0).(0=>1)
 302500: system.cpu: Removing instruction, [tid:0] [sn:55] PC (0x82e8=>0x82ec).(0=>1)
 302500: system.cpu: Removing instruction, [tid:0] [sn:54] PC (0x82e4=>0x82e8).(0=>1)
 302500: system.cpu: Removing instruction, [tid:0] [sn:46] PC (0x82c8=>0x82cc).(0=>1)
 302500: system.cpu: Scheduling next tick!
 303000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 303000: system.cpu.fetch: [tid:0]: Squashing instructions due to squash from decode.
 303000: system.cpu.fetch: Squashing from decode with PC = (0x143f4=>0x143f8).(0=>1)
 303000: system.cpu.fetch: [tid:0]: Squashing from decode.
 303000: system.cpu.fetch: [tid:0]: Squashing, setting PC to: (0x143f4=>0x143f8).(0=>1).
 303000: system.cpu.fetch: [tid:0]: Squashing outstanding Icache miss.
 303000: system.cpu: Deleting instructions from instruction list that are from [tid:0] and above [sn:53] (end=53).
 303000: system.cpu.fetch: Running stage.
 303000: system.cpu.fetch: There are no more threads available to fetch from.
 303000: system.cpu.fetch: [tid:0]: Fetch is squashing!
 303000: system.cpu.fetch: [tid:0]: Activating stage.
 303000: system.cpu: Activity: 12
 303000: system.cpu.decode: Processing [tid:0]
 303000: system.cpu.decode: [tid:0]: Done squashing, switching to running.
 303000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 303000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 303000: system.cpu.decode: [tid:0]: Processing instruction [sn:56] with PC (0x82ec=>0x82f0).(0=>1)
 303000: system.cpu.decode: [tid:0]: Instruction 56 with PC (0x82ec=>0x82f0).(0=>1) is squashed, skipping.
 303000: system.cpu.rename: Processing [tid:0]
 303000: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 39, Free LQ: 16, Free SQ: 13
 303000: system.cpu.rename: [tid:0]: 3 instructions not yet in ROB
 303000: system.cpu.rename: calcFreeROBEntires: free robEntries: 39, instsInProgress: 3, dispatched Insts: 0
 303000: system.cpu.rename: [tid:0]: 36 rob free
 303000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 3, dispatched Insts: 0
 303000: system.cpu.rename: [tid:0]: 29 iq free
 303000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 0
 303000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 303000: system.cpu.rename: calcFreeROBEntires: free robEntries: 39, instsInProgress: 3, dispatched Insts: 0
 303000: system.cpu.rename: [tid:0]: 36 rob free
 303000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 3, dispatched Insts: 0
 303000: system.cpu.rename: [tid:0]: 29 iq free
 303000: system.cpu.rename: [tid:0]: 2 available instructions to send iew.
 303000: system.cpu.rename: [tid:0]: 3 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 303000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 303000: system.cpu.rename: [tid:0]: Processing instruction [sn:51] with PC (0x82d8=>0x82dc).(0=>1).
 303000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1536 (flattened 0), got phys reg 329
 303000: system.cpu.rename: [tid:0]: Register 329 is not ready.
 303000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 303000: system.cpu.rename: [tid:0]: Register 325 is ready.
 303000: global: [sn:51] has 1 ready out of 3 sources. RTI 0)
 303000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 303000: system.cpu.rename: [tid:0]: Register 325 is ready.
 303000: global: [sn:51] has 2 ready out of 3 sources. RTI 0)
 303000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 303000: system.cpu.rename: [tid:0]: Processing instruction [sn:52] with PC (0x82dc=>0x82e0).(0=>1).
 303000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 303000: system.cpu.rename: [tid:0]: Register 325 is ready.
 303000: global: [sn:52] has 1 ready out of 4 sources. RTI 0)
 303000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1537 (flattened 1), got phys reg 331
 303000: system.cpu.rename: [tid:0]: Register 331 is not ready.
 303000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 303000: system.cpu.rename: [tid:0]: Register 325 is ready.
 303000: global: [sn:52] has 2 ready out of 4 sources. RTI 0)
 303000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 12 (flattened 12), got phys reg 72
 303000: system.cpu.rename: [tid:0]: Register 72 is not ready.
 303000: global: Renamed reg 0 to physical reg 73 old mapping was 62
 303000: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 73.
 303000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=6), [sn:52].
 303000: system.cpu.rename: Activity this cycle.
 303000: system.cpu: Activity: 13
 303000: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=6), until [sn:46].
 303000: system.cpu.rename: [tid:0]: Old sequence number encountered.  Ensure that a syscall happened recently.
 303000: system.cpu.iew: Issue: Processing [tid:0]
 303000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 303000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x82d0=>0x82d4).(0=>1) [sn:48] [tid:0] to IQ.
 303000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:48]
 303000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 303000: system.cpu.iew.lsq.thread0: Inserting load PC (0x82d0=>0x82d4).(0=>1), idx:13 [sn:48]
 303000: system.cpu.iq: Adding instruction [sn:48] PC (0x82d0=>0x82d4).(0=>1) to the IQ.
 303000: memdepentry: Memory dependency entry created.  memdep_count=1 (0x82d0=>0x82d4).(0=>1)
 303000: global: Inst 0x82d0 with index 180 had no SSID
 303000: system.cpu.memDep0: No dependency for inst PC (0x82d0=>0x82d4).(0=>1) [sn:48].
 303000: system.cpu.memDep0: Adding instruction [sn:48] to the ready list.
 303000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x82d0=>0x82d4).(0=>1) opclass:32 [sn:48].
 303000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x82d0=>0x82d4).(1=>2) [sn:49] [tid:0] to IQ.
 303000: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:49]
 303000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x82d4=>0x82d8).(0=>1) [sn:50] [tid:0] to IQ.
 303000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:50]
 303000: system.cpu.iq: Adding instruction [sn:50] PC (0x82d4=>0x82d8).(0=>1) to the IQ.
 303000: system.cpu.iq: Instruction PC (0x82d4=>0x82d8).(0=>1) has src reg 71 that is being added to the dependency chain.
 303000: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:49]
 303000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 303000: system.cpu.iq: Thread 0: Issuing instruction PC (0x82d0=>0x82d4).(0=>1) [sn:48]
 303000: system.cpu.memDep0: Issuing instruction PC 0x82d0 [sn:48].
 303000: system.cpu.iew.lsq: [tid:0] Writing back stores. 1 stores available for Writeback.
 303000: system.cpu.iew: Processing [tid:0]
 303000: system.cpu.iew.lsq.thread0: Marking store as able to write back, PC (0x82c8=>0x82cc).(0=>1) [sn:46]
 303000: system.cpu.iq: [tid:0]: Committing instructions older than [sn:46]
 303000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 303000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 303000: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 303000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 303000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 303000: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 13 free entries.
 303000: system.cpu.iew: IEW switching to active
 303000: system.cpu.iew: Activating stage.
 303000: system.cpu: Activity: 14
 303000: system.cpu.iew: Activity this cycle.
 303000: system.cpu.commit: Getting instructions from Rename stage.
 303000: system.cpu.commit: Inserting PC (0x82d0=>0x82d4).(0=>1) [sn:48] [tid:0] into ROB.
 303000: system.cpu.rob: Adding inst PC (0x82d0=>0x82d4).(0=>1) to the ROB.
 303000: system.cpu.rob: [tid:0] Now has 2 instructions.
 303000: system.cpu.commit: Inserting PC (0x82d0=>0x82d4).(1=>2) [sn:49] [tid:0] into ROB.
 303000: system.cpu.rob: Adding inst PC (0x82d0=>0x82d4).(1=>2) to the ROB.
 303000: system.cpu.rob: [tid:0] Now has 3 instructions.
 303000: system.cpu.commit: Inserting PC (0x82d4=>0x82d8).(0=>1) [sn:50] [tid:0] into ROB.
 303000: system.cpu.rob: Adding inst PC (0x82d4=>0x82d8).(0=>1) to the ROB.
 303000: system.cpu.rob: [tid:0] Now has 4 instructions.
 303000: system.cpu.commit: Trying to commit instructions in the ROB.
 303000: system.cpu.commit: Trying to commit head instruction, [sn:47] [tid:0]
 303000: system.cpu.commit: Committing instruction with [sn:47] PC (0x82cc=>0x82d0).(0=>1)
 303000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x82cc=>0x82d0).(0=>1), [sn:47]
 303000: system.cpu: Removing committed instruction [tid:0] PC (0x82cc=>0x82d0).(0=>1) [sn:47]
 303000: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:47]
 303000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:48] PC (0x82d0=>0x82d4).(0=>1) is head of ROB and not ready
 303000: system.cpu.commit: [tid:0]: ROB has 3 insts & 37 free entries.
 303000: system.cpu.commit: Activity This Cycle.
 303000: system.cpu.commit: Deactivating stage.
 303000: system.cpu: Activity: 13
 303000: global: DynInst: [sn:44] Instruction destroyed. Instcount for system.cpu = 29
 303000: system.cpu: Activity: 12
 303000: system.cpu: Removing instruction, [tid:0] [sn:47] PC (0x82cc=>0x82d0).(0=>1)
 303000: system.cpu: Scheduling next tick!
 303500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 303500: system.cpu.fetch: [tid:0]: Done squashing, switching to running.
 303500: system.cpu.fetch: Running stage.
 303500: system.cpu.fetch: Attempting to fetch from [tid:0]
 303500: system.cpu.fetch: [tid:0]: Attempting to translate and read instruction, starting at PC (0x143f4=>0x143f8).(0=>1).
 303500: system.cpu.fetch: [tid:0] Fetching cache line 0x143f0 for addr 0x143f4
 303500: system.cpu: CPU already running.
 303500: system.cpu.fetch: Fetch: Doing instruction read.
 303500: system.cpu.fetch: [tid:0]: Doing Icache access.
 303500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 303500: system.cpu.fetch: Deactivating stage.
 303500: system.cpu: Activity: 11
 303500: system.cpu.decode: Processing [tid:0]
 303500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 303500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 303500: system.cpu.decode: [tid:0]: Processing instruction [sn:57] with PC (0x82f0=>0x82f4).(0=>1)
 303500: system.cpu.decode: [tid:0]: Instruction 57 with PC (0x82f0=>0x82f4).(0=>1) is squashed, skipping.
 303500: system.cpu.decode: [tid:0]: Processing instruction [sn:58] with PC (0x82f4=>0x82f8).(0=>1)
 303500: system.cpu.decode: [tid:0]: Instruction 58 with PC (0x82f4=>0x82f8).(0=>1) is squashed, skipping.
 303500: system.cpu.decode: [tid:0]: Processing instruction [sn:59] with PC (0x82f8=>0x82fc).(0=>1)
 303500: system.cpu.decode: [tid:0]: Instruction 59 with PC (0x82f8=>0x82fc).(0=>1) is squashed, skipping.
 303500: system.cpu.rename: Processing [tid:0]
 303500: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 37, Free LQ: 15, Free SQ: 13
 303500: system.cpu.rename: [tid:0]: 5 instructions not yet in ROB
 303500: system.cpu.rename: calcFreeROBEntires: free robEntries: 37, instsInProgress: 5, dispatched Insts: 3
 303500: system.cpu.rename: [tid:0]: 35 rob free
 303500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 5, dispatched Insts: 3
 303500: system.cpu.rename: [tid:0]: 28 iq free
 303500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 1, loads dispatchedToLQ: 1
 303500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 303500: system.cpu.rename: calcFreeROBEntires: free robEntries: 37, instsInProgress: 5, dispatched Insts: 3
 303500: system.cpu.rename: [tid:0]: 35 rob free
 303500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 5, dispatched Insts: 3
 303500: system.cpu.rename: [tid:0]: 28 iq free
 303500: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
 303500: system.cpu.rename: [tid:0]: 5 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 303500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 303500: system.cpu.rename: [tid:0]: Processing instruction [sn:53] with PC (0x82e0=>0x82e4).(0=>1).
 303500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 303500: system.cpu.rename: [tid:0]: Register 325 is ready.
 303500: global: [sn:53] has 1 ready out of 3 sources. RTI 0)
 303500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 303500: system.cpu.rename: [tid:0]: Register 325 is ready.
 303500: global: [sn:53] has 2 ready out of 3 sources. RTI 0)
 303500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 303500: system.cpu.rename: [tid:0]: Register 325 is ready.
 303500: global: [sn:53] has 3 ready out of 3 sources. RTI 0)
 303500: global: Renamed reg 14 to physical reg 74 old mapping was 53
 303500: system.cpu.rename: [tid:0]: Renaming arch reg 14 to physical reg 74.
 303500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=7), [sn:53].
 303500: system.cpu.rename: Activity this cycle.
 303500: system.cpu: Activity: 12
 303500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=7), until [sn:47].
 303500: system.cpu.rename: [tid:0]: Old sequence number encountered.  Ensure that a syscall happened recently.
 303500: system.cpu.iew: Issue: Processing [tid:0]
 303500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 303500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x82d8=>0x82dc).(0=>1) [sn:51] [tid:0] to IQ.
 303500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:51]
 303500: system.cpu.iq: Adding instruction [sn:51] PC (0x82d8=>0x82dc).(0=>1) to the IQ.
 303500: system.cpu.iq: Instruction PC (0x82d8=>0x82dc).(0=>1) has src reg 329 that is being added to the dependency chain.
 303500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x82dc=>0x82e0).(0=>1) [sn:52] [tid:0] to IQ.
 303500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:52]
 303500: system.cpu.iq: Adding instruction [sn:52] PC (0x82dc=>0x82e0).(0=>1) to the IQ.
 303500: system.cpu.iq: Instruction PC (0x82dc=>0x82e0).(0=>1) has src reg 331 that is being added to the dependency chain.
 303500: system.cpu.iq: Instruction PC (0x82dc=>0x82e0).(0=>1) has src reg 72 that is being added to the dependency chain.
 303500: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:49]
 303500: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:49]
 303500: global: RegFile: Access to cc register 325, has data 0
 303500: global: RegFile: Access to cc register 325, has data 0
 303500: global: RegFile: Access to cc register 325, has data 0
 303500: global: RegFile: Access to int register 68, has data 0xbefffebc
 303500: global: RegFile: Setting int register 72 to 0xbefffec0
 303500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 303500: system.cpu.iq: Waking dependents of completed instruction.
 303500: system.cpu.iq: Waking any dependents on register 72.
 303500: system.cpu.iq: Waking up a dependent instruction, [sn:52] PC (0x82dc=>0x82e0).(0=>1).
 303500: global: [sn:52] has 3 ready out of 4 sources. RTI 0)
 303500: system.cpu.iew: Sending instructions to commit, [sn:49] PC (0x82d0=>0x82d4).(1=>2).
 303500: system.cpu.iew: Setting Destination Register 72
 303500: system.cpu.scoreboard: Setting reg 72 as ready
 303500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 303500: system.cpu.iq: Not able to schedule any instructions.
 303500: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 303500: system.cpu.iew.lsq.thread0: D-Cache: Writing back store idx:13 PC:(0x82c8=>0x82cc).(0=>1) to Addr:0x74fd8, data:0xb4 [sn:46]
 303500: system.cpu.iew: Processing [tid:0]
 303500: system.cpu.iew.lsq.thread0: Marking store as able to write back, PC (0x82cc=>0x82d0).(0=>1) [sn:47]
 303500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:47]
 303500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 303500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 303500: system.cpu.iew: [tid:0], Dispatch dispatched 2 instructions.
 303500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 303500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 303500: system.cpu.iew: IQ has 28 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 13 free entries.
 303500: system.cpu.iew: Activity this cycle.
 303500: system.cpu.commit: Getting instructions from Rename stage.
 303500: system.cpu.commit: Inserting PC (0x82d8=>0x82dc).(0=>1) [sn:51] [tid:0] into ROB.
 303500: system.cpu.rob: Adding inst PC (0x82d8=>0x82dc).(0=>1) to the ROB.
 303500: system.cpu.rob: [tid:0] Now has 4 instructions.
 303500: system.cpu.commit: Inserting PC (0x82dc=>0x82e0).(0=>1) [sn:52] [tid:0] into ROB.
 303500: system.cpu.rob: Adding inst PC (0x82dc=>0x82e0).(0=>1) to the ROB.
 303500: system.cpu.rob: [tid:0] Now has 5 instructions.
 303500: system.cpu.commit: Trying to commit instructions in the ROB.
 303500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:48] PC (0x82d0=>0x82d4).(0=>1) is head of ROB and not ready
 303500: system.cpu.commit: [tid:0]: ROB has 5 insts & 35 free entries.
 303500: system.cpu.commit: Activity This Cycle.
 303500: global: DynInst: [sn:55] Instruction destroyed. Instcount for system.cpu = 28
 303500: global: DynInst: [sn:54] Instruction destroyed. Instcount for system.cpu = 27
 303500: global: DynInst: [sn:45] Instruction destroyed. Instcount for system.cpu = 26
 303500: system.cpu: Activity: 11
 303500: system.cpu: Scheduling next tick!
 303500: system.cpu.iq: Processing FU completion [sn:48]
 303500: system.cpu: CPU already running.
 304000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 304000: system.cpu.fetch: Running stage.
 304000: system.cpu.fetch: There are no more threads available to fetch from.
 304000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 304000: system.cpu.decode: Processing [tid:0]
 304000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 304000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 304000: system.cpu.decode: [tid:0]: Processing instruction [sn:60] with PC (0x82fc=>0x8300).(0=>1)
 304000: system.cpu.decode: [tid:0]: Instruction 60 with PC (0x82fc=>0x8300).(0=>1) is squashed, skipping.
 304000: system.cpu.rename: Processing [tid:0]
 304000: system.cpu.rename: [tid:0]: Free IQ: 28, Free ROB: 35, Free LQ: 15, Free SQ: 13
 304000: system.cpu.rename: [tid:0]: 3 instructions not yet in ROB
 304000: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 3, dispatched Insts: 2
 304000: system.cpu.rename: [tid:0]: 34 rob free
 304000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 28, instsInProgress: 3, dispatched Insts: 2
 304000: system.cpu.rename: [tid:0]: 27 iq free
 304000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 304000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 304000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 304000: system.cpu.iew: Issue: Processing [tid:0]
 304000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 304000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x82e0=>0x82e4).(0=>1) [sn:53] [tid:0] to IQ.
 304000: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:53]
 304000: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:53]
 304000: system.cpu.iew: Execute: Executing instructions from IQ.
 304000: system.cpu.iew: Execute: Processing PC (0x82d0=>0x82d4).(0=>1), [tid:0] [sn:48].
 304000: system.cpu.iew: Execute: Calculating address for memory reference.
 304000: system.cpu.iew.lsq.thread0: Executing load PC (0x82d0=>0x82d4).(0=>1), [sn:48]
 304000: global: RegFile: Access to int register 68, has data 0xbefffebc
 304000: global: RegFile: Access to cc register 325, has data 0
 304000: global: RegFile: Access to cc register 325, has data 0
 304000: global: RegFile: Access to cc register 325, has data 0
 304000: system.cpu.iew.lsq.thread0: Read called, load idx: 13, store idx: 15, storeHead: 12 addr: 0x77ebc
 304000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:48] PC (0x82d0=>0x82d4).(0=>1)
 304000: system.cpu: Activity: 12
 304000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 304000: system.cpu.iq: Not able to schedule any instructions.
 304000: system.cpu.iew.lsq: [tid:0] Writing back stores. 3 stores available for Writeback.
 304000: system.cpu.iew.lsq.thread0: D-Cache: Writing back store idx:14 PC:(0x82cc=>0x82d0).(0=>1) to Addr:0x764fc, data:0xbc [sn:47]
 304000: system.cpu.iew: Processing [tid:0]
 304000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 304000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 304000: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 304000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 304000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 304000: system.cpu.iew: IQ has 28 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 13 free entries.
 304000: system.cpu.iew: IEW switching to idle
 304000: system.cpu.iew: Deactivating stage.
 304000: system.cpu: Activity: 11
 304000: system.cpu.iew: Activity this cycle.
 304000: system.cpu.commit: Getting instructions from Rename stage.
 304000: system.cpu.commit: Inserting PC (0x82e0=>0x82e4).(0=>1) [sn:53] [tid:0] into ROB.
 304000: system.cpu.rob: Adding inst PC (0x82e0=>0x82e4).(0=>1) to the ROB.
 304000: system.cpu.rob: [tid:0] Now has 6 instructions.
 304000: system.cpu.commit: Trying to commit instructions in the ROB.
 304000: system.cpu.commit: [tid:0]: Marking PC (0x82d0=>0x82d4).(1=>2), [sn:49] ready within ROB.
 304000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:48] PC (0x82d0=>0x82d4).(0=>1) is head of ROB and not ready
 304000: system.cpu.commit: [tid:0]: ROB has 6 insts & 34 free entries.
 304000: system.cpu.commit: Activity This Cycle.
 304000: global: DynInst: [sn:56] Instruction destroyed. Instcount for system.cpu = 25
 304000: system.cpu: Activity: 10
 304000: system.cpu: Scheduling next tick!
 304500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 304500: system.cpu.fetch: Running stage.
 304500: system.cpu.fetch: There are no more threads available to fetch from.
 304500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 304500: system.cpu.decode: Processing [tid:0]
 304500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 304500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 304500: system.cpu.rename: Processing [tid:0]
 304500: system.cpu.rename: [tid:0]: Free IQ: 28, Free ROB: 34, Free LQ: 15, Free SQ: 13
 304500: system.cpu.rename: [tid:0]: 1 instructions not yet in ROB
 304500: system.cpu.rename: calcFreeROBEntires: free robEntries: 34, instsInProgress: 1, dispatched Insts: 1
 304500: system.cpu.rename: [tid:0]: 34 rob free
 304500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 28, instsInProgress: 1, dispatched Insts: 1
 304500: system.cpu.rename: [tid:0]: 28 iq free
 304500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 304500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 304500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 304500: system.cpu.iew: Issue: Processing [tid:0]
 304500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 304500: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:53]
 304500: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:53]
 304500: global: RegFile: Access to cc register 325, has data 0
 304500: global: RegFile: Access to cc register 325, has data 0
 304500: global: RegFile: Access to cc register 325, has data 0
 304500: global: RegFile: Setting int register 74 to 0x82e4
 304500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 304500: system.cpu.iq: Waking dependents of completed instruction.
 304500: system.cpu.iq: Waking any dependents on register 74.
 304500: system.cpu.iew: Sending instructions to commit, [sn:53] PC (0x82e0=>0x143f4).(0=>1).
 304500: system.cpu.iew: Setting Destination Register 74
 304500: system.cpu.scoreboard: Setting reg 74 as ready
 304500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 304500: system.cpu.iq: Not able to schedule any instructions.
 304500: system.cpu.iew.lsq: [tid:0] Writing back stores. 3 stores available for Writeback.
 304500: system.cpu.iew: Processing [tid:0]
 304500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 304500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 304500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 304500: system.cpu.iew: IQ has 28 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 13 free entries.
 304500: system.cpu.commit: Getting instructions from Rename stage.
 304500: system.cpu.commit: Trying to commit instructions in the ROB.
 304500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:48] PC (0x82d0=>0x82d4).(0=>1) is head of ROB and not ready
 304500: system.cpu.commit: [tid:0]: ROB has 6 insts & 34 free entries.
 304500: global: DynInst: [sn:59] Instruction destroyed. Instcount for system.cpu = 24
 304500: global: DynInst: [sn:58] Instruction destroyed. Instcount for system.cpu = 23
 304500: global: DynInst: [sn:57] Instruction destroyed. Instcount for system.cpu = 22
 304500: system.cpu: Activity: 9
 304500: system.cpu: Scheduling next tick!
 305000: system.cpu.iew.lsq.thread0: Writeback event [sn:48].
 305000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:48].
 305000: system.cpu: CPU already running.
 305000: global: RegFile: Access to cc register 325, has data 0
 305000: global: RegFile: Access to cc register 325, has data 0
 305000: global: RegFile: Access to cc register 325, has data 0
 305000: global: RegFile: Setting int register 71 to 0
 305000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 305000: system.cpu.iew: Activity this cycle.
 305000: system.cpu: Activity: 10
 305000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 305000: system.cpu.fetch: Running stage.
 305000: system.cpu.fetch: There are no more threads available to fetch from.
 305000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 305000: system.cpu.decode: Processing [tid:0]
 305000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 305000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 305000: system.cpu.rename: Processing [tid:0]
 305000: system.cpu.rename: [tid:0]: Free IQ: 28, Free ROB: 34, Free LQ: 15, Free SQ: 13
 305000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 305000: system.cpu.rename: calcFreeROBEntires: free robEntries: 34, instsInProgress: 0, dispatched Insts: 0
 305000: system.cpu.rename: [tid:0]: 34 rob free
 305000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 28, instsInProgress: 0, dispatched Insts: 0
 305000: system.cpu.rename: [tid:0]: 28 iq free
 305000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 305000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 305000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 305000: system.cpu.iew: Issue: Processing [tid:0]
 305000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 305000: system.cpu.iew: Sending instructions to commit, [sn:48] PC (0x82d0=>0x82d4).(0=>1).
 305000: system.cpu.iew: Setting Destination Register 71
 305000: system.cpu.scoreboard: Setting reg 71 as ready
 305000: system.cpu.iq: Waking dependents of completed instruction.
 305000: system.cpu.iq: Completing mem instruction PC: (0x82d0=>0x82d4).(0=>1) [sn:48]
 305000: system.cpu.memDep0: Completed mem instruction PC (0x82d0=>0x82d4).(0=>1) [sn:48].
 305000: memdepentry: Memory dependency entry deleted.  memdep_count=0 (0x82d0=>0x82d4).(0=>1)
 305000: system.cpu.iq: Waking any dependents on register 71.
 305000: system.cpu.iq: Waking up a dependent instruction, [sn:50] PC (0x82d4=>0x82d8).(0=>1).
 305000: global: [sn:50] has 4 ready out of 4 sources. RTI 0)
 305000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x82d4=>0x82d8).(0=>1) opclass:1 [sn:50].
 305000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 305000: system.cpu.iq: Thread 0: Issuing instruction PC (0x82d4=>0x82d8).(0=>1) [sn:50]
 305000: system.cpu.iew.lsq: [tid:0] Writing back stores. 3 stores available for Writeback.
 305000: system.cpu.iew: Processing [tid:0]
 305000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 305000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 305000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 305000: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 13 free entries.
 305000: system.cpu.commit: Getting instructions from Rename stage.
 305000: system.cpu.commit: Trying to commit instructions in the ROB.
 305000: system.cpu.commit: [tid:0]: Marking PC (0x82e0=>0x143f4).(0=>1), [sn:53] ready within ROB.
 305000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:48] PC (0x82d0=>0x82d4).(0=>1) is head of ROB and not ready
 305000: system.cpu.commit: [tid:0]: ROB has 6 insts & 34 free entries.
 305000: global: DynInst: [sn:60] Instruction destroyed. Instcount for system.cpu = 21
 305000: system.cpu: Activity: 9
 305000: system.cpu: Scheduling next tick!
 305500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 305500: system.cpu.fetch: Running stage.
 305500: system.cpu.fetch: There are no more threads available to fetch from.
 305500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 305500: system.cpu.decode: Processing [tid:0]
 305500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 305500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 305500: system.cpu.rename: Processing [tid:0]
 305500: system.cpu.rename: [tid:0]: Free IQ: 28, Free ROB: 34, Free LQ: 15, Free SQ: 13
 305500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 305500: system.cpu.rename: calcFreeROBEntires: free robEntries: 34, instsInProgress: 0, dispatched Insts: 0
 305500: system.cpu.rename: [tid:0]: 34 rob free
 305500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 28, instsInProgress: 0, dispatched Insts: 0
 305500: system.cpu.rename: [tid:0]: 28 iq free
 305500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 305500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 305500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 305500: system.cpu.iew: Issue: Processing [tid:0]
 305500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 305500: system.cpu.iew: Execute: Executing instructions from IQ.
 305500: system.cpu.iew: Execute: Processing PC (0x82d4=>0x82d8).(0=>1), [tid:0] [sn:50].
 305500: global: RegFile: Access to cc register 325, has data 0
 305500: global: RegFile: Access to cc register 325, has data 0
 305500: global: RegFile: Access to cc register 325, has data 0
 305500: global: RegFile: Access to int register 71, has data 0
 305500: global: RegFile: Setting cc register 329 to 0x1
 305500: global: RegFile: Setting cc register 330 to 0
 305500: global: RegFile: Setting cc register 331 to 0x1
 305500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 305500: system.cpu: Activity: 10
 305500: system.cpu.iew: Sending instructions to commit, [sn:50] PC (0x82d4=>0x82d8).(0=>1).
 305500: system.cpu.iew: Setting Destination Register 329
 305500: system.cpu.scoreboard: Setting reg 329 as ready
 305500: system.cpu.iew: Setting Destination Register 330
 305500: system.cpu.scoreboard: Setting reg 330 as ready
 305500: system.cpu.iew: Setting Destination Register 331
 305500: system.cpu.scoreboard: Setting reg 331 as ready
 305500: system.cpu.iq: Waking dependents of completed instruction.
 305500: system.cpu.iq: Waking any dependents on register 329.
 305500: system.cpu.iq: Waking up a dependent instruction, [sn:51] PC (0x82d8=>0x82dc).(0=>1).
 305500: global: [sn:51] has 3 ready out of 3 sources. RTI 0)
 305500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x82d8=>0x82dc).(0=>1) opclass:1 [sn:51].
 305500: system.cpu.iq: Waking any dependents on register 330.
 305500: system.cpu.iq: Waking any dependents on register 331.
 305500: system.cpu.iq: Waking up a dependent instruction, [sn:52] PC (0x82dc=>0x82e0).(0=>1).
 305500: global: [sn:52] has 4 ready out of 4 sources. RTI 0)
 305500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x82dc=>0x82e0).(0=>1) opclass:1 [sn:52].
 305500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 305500: system.cpu.iq: Thread 0: Issuing instruction PC (0x82d8=>0x82dc).(0=>1) [sn:51]
 305500: system.cpu.iq: Thread 0: Issuing instruction PC (0x82dc=>0x82e0).(0=>1) [sn:52]
 305500: system.cpu.iew.lsq: [tid:0] Writing back stores. 3 stores available for Writeback.
 305500: system.cpu.iew: Processing [tid:0]
 305500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 305500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 305500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 305500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 305500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 305500: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 13 free entries.
 305500: system.cpu.iew: Activity this cycle.
 305500: system.cpu.commit: Getting instructions from Rename stage.
 305500: system.cpu.commit: Trying to commit instructions in the ROB.
 305500: system.cpu.commit: [tid:0]: Marking PC (0x82d0=>0x82d4).(0=>1), [sn:48] ready within ROB.
 305500: system.cpu.commit: [tid:0]: Instruction [sn:48] PC (0x82d0=>0x82d4).(0=>1) is head of ROB and ready to commit
 305500: system.cpu.commit: [tid:0]: ROB has 6 insts & 34 free entries.
 305500: system.cpu.commit: Activating stage.
 305500: system.cpu: Activity: 11
 305500: system.cpu: Activity: 10
 305500: system.cpu: Scheduling next tick!
 306000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 306000: system.cpu.fetch: Running stage.
 306000: system.cpu.fetch: There are no more threads available to fetch from.
 306000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 306000: system.cpu.decode: Processing [tid:0]
 306000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 306000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 306000: system.cpu.rename: Processing [tid:0]
 306000: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 34, Free LQ: 15, Free SQ: 13
 306000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 306000: system.cpu.rename: calcFreeROBEntires: free robEntries: 34, instsInProgress: 0, dispatched Insts: 0
 306000: system.cpu.rename: [tid:0]: 34 rob free
 306000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 306000: system.cpu.rename: [tid:0]: 32 iq free
 306000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 306000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 306000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 306000: system.cpu.iew: Issue: Processing [tid:0]
 306000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 306000: system.cpu.iew: Execute: Executing instructions from IQ.
 306000: system.cpu.iew: Execute: Processing PC (0x82d8=>0x82dc).(0=>1), [tid:0] [sn:51].
 306000: global: RegFile: Access to cc register 329, has data 0x1
 306000: global: RegFile: Access to cc register 325, has data 0
 306000: global: RegFile: Access to cc register 325, has data 0
 306000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 306000: system.cpu.iew: Execute: Executing instructions from IQ.
 306000: system.cpu.iew: Execute: Processing PC (0x82dc=>0x82e0).(0=>1), [tid:0] [sn:52].
 306000: global: RegFile: Access to cc register 325, has data 0
 306000: global: RegFile: Access to cc register 331, has data 0x1
 306000: global: RegFile: Access to cc register 325, has data 0
 306000: global: RegFile: Access to int register 72, has data 0xbefffec0
 306000: global: RegFile: Setting int register 73 to 0xbefffec0
 306000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1, wbActual:1
 306000: system.cpu: Activity: 11
 306000: system.cpu.iew: Sending instructions to commit, [sn:51] PC (0x82d8=>0x82dc).(0=>1).
 306000: system.cpu.iq: Waking dependents of completed instruction.
 306000: system.cpu.iew: Sending instructions to commit, [sn:52] PC (0x82dc=>0x82e0).(0=>1).
 306000: system.cpu.iew: Setting Destination Register 73
 306000: system.cpu.scoreboard: Setting reg 73 as ready
 306000: system.cpu.iq: Waking dependents of completed instruction.
 306000: system.cpu.iq: Waking any dependents on register 73.
 306000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 306000: system.cpu.iq: Not able to schedule any instructions.
 306000: system.cpu.iew.lsq: [tid:0] Writing back stores. 3 stores available for Writeback.
 306000: system.cpu.iew: Processing [tid:0]
 306000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 306000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 306000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 306000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 306000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 306000: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 13 free entries.
 306000: system.cpu.iew: Activity this cycle.
 306000: system.cpu.commit: Getting instructions from Rename stage.
 306000: system.cpu.commit: Trying to commit instructions in the ROB.
 306000: system.cpu.commit: Trying to commit head instruction, [sn:48] [tid:0]
 306000: system.cpu.commit: Committing instruction with [sn:48] PC (0x82d0=>0x82d4).(0=>1)
 306000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x82d0=>0x82d4).(0=>1), [sn:48]
 306000: system.cpu: Removing committed instruction [tid:0] PC (0x82d0=>0x82d4).(0=>1) [sn:48]
 306000: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:48]
 306000: system.cpu.commit: Trying to commit head instruction, [sn:49] [tid:0]
 306000: system.cpu.commit: Committing instruction with [sn:49] PC (0x82d0=>0x82d4).(1=>2)
 306000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x82d0=>0x82d4).(1=>2), [sn:49]
 306000: system.cpu: Removing committed instruction [tid:0] PC (0x82d0=>0x82d4).(1=>2) [sn:49]
 306000: system.cpu.commit: Instruction is committed successfully. num_committed: 2. [sn:49]
 306000: system.cpu.commit: [tid:0]: Marking PC (0x82d4=>0x82d8).(0=>1), [sn:50] ready within ROB.
 306000: system.cpu.commit: [tid:0]: Instruction [sn:50] PC (0x82d4=>0x82d8).(0=>1) is head of ROB and ready to commit
 306000: system.cpu.commit: [tid:0]: ROB has 4 insts & 36 free entries.
 306000: system.cpu.commit: Activity This Cycle.
 306000: system.cpu: Activity: 10
 306000: system.cpu: Removing instruction, [tid:0] [sn:48] PC (0x82d0=>0x82d4).(0=>1)
 306000: system.cpu: Removing instruction, [tid:0] [sn:49] PC (0x82d0=>0x82d4).(1=>2)
 306000: system.cpu: Scheduling next tick!
 306500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 306500: system.cpu.fetch: Running stage.
 306500: system.cpu.fetch: There are no more threads available to fetch from.
 306500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 306500: system.cpu.decode: Processing [tid:0]
 306500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 306500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 306500: system.cpu.rename: Processing [tid:0]
 306500: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 36, Free LQ: 15, Free SQ: 13
 306500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 306500: system.cpu.rename: calcFreeROBEntires: free robEntries: 36, instsInProgress: 0, dispatched Insts: 0
 306500: system.cpu.rename: [tid:0]: 36 rob free
 306500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 306500: system.cpu.rename: [tid:0]: 32 iq free
 306500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 306500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 306500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 306500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=7), until [sn:49].
 306500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 69, [sn:48].
 306500: system.cpu.freelist: Freeing register 69.
 306500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 68, [sn:49].
 306500: system.cpu.freelist: Freeing register 68.
 306500: system.cpu.iew: Issue: Processing [tid:0]
 306500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 306500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 306500: system.cpu.iq: Not able to schedule any instructions.
 306500: system.cpu.iew.lsq: [tid:0] Writing back stores. 3 stores available for Writeback.
 306500: system.cpu.iew: Processing [tid:0]
 306500: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x82d0=>0x82d4).(0=>1)
 306500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:49]
 306500: global: DynInst: [sn:49] Instruction destroyed. Instcount for system.cpu = 20
 306500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 306500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 306500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 306500: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 13 free entries.
 306500: system.cpu.commit: Getting instructions from Rename stage.
 306500: system.cpu.commit: Trying to commit instructions in the ROB.
 306500: system.cpu.commit: Trying to commit head instruction, [sn:50] [tid:0]
 306500: system.cpu.commit: Committing instruction with [sn:50] PC (0x82d4=>0x82d8).(0=>1)
 306500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x82d4=>0x82d8).(0=>1), [sn:50]
 306500: system.cpu: Removing committed instruction [tid:0] PC (0x82d4=>0x82d8).(0=>1) [sn:50]
 306500: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:50]
 306500: system.cpu.commit: [tid:0]: Marking PC (0x82d8=>0x82dc).(0=>1), [sn:51] ready within ROB.
 306500: system.cpu.commit: [tid:0]: Marking PC (0x82dc=>0x82e0).(0=>1), [sn:52] ready within ROB.
 306500: system.cpu.commit: [tid:0]: Instruction [sn:51] PC (0x82d8=>0x82dc).(0=>1) is head of ROB and ready to commit
 306500: system.cpu.commit: [tid:0]: ROB has 3 insts & 37 free entries.
 306500: system.cpu.commit: Activity This Cycle.
 306500: system.cpu: Activity: 11
 306500: system.cpu: Activity: 10
 306500: system.cpu: Removing instruction, [tid:0] [sn:50] PC (0x82d4=>0x82d8).(0=>1)
 306500: system.cpu: Scheduling next tick!
 307000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 307000: system.cpu.fetch: Running stage.
 307000: system.cpu.fetch: There are no more threads available to fetch from.
 307000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 307000: system.cpu.decode: Processing [tid:0]
 307000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 307000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 307000: system.cpu.rename: Processing [tid:0]
 307000: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 37, Free LQ: 15, Free SQ: 13
 307000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 307000: system.cpu.rename: calcFreeROBEntires: free robEntries: 37, instsInProgress: 0, dispatched Insts: 0
 307000: system.cpu.rename: [tid:0]: 37 rob free
 307000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 307000: system.cpu.rename: [tid:0]: 32 iq free
 307000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 307000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 307000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 307000: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=5), until [sn:50].
 307000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 326, [sn:50].
 307000: system.cpu.freelist: Freeing register 326.
 307000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 327, [sn:50].
 307000: system.cpu.freelist: Freeing register 327.
 307000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 328, [sn:50].
 307000: system.cpu.freelist: Freeing register 328.
 307000: system.cpu.iew: Issue: Processing [tid:0]
 307000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 307000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 307000: system.cpu.iq: Not able to schedule any instructions.
 307000: system.cpu.iew.lsq: [tid:0] Writing back stores. 3 stores available for Writeback.
 307000: system.cpu.iew: Processing [tid:0]
 307000: system.cpu.iq: [tid:0]: Committing instructions older than [sn:50]
 307000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 307000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 307000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 307000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 307000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 307000: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 13 free entries.
 307000: system.cpu.iew: Activity this cycle.
 307000: system.cpu: Activity: 11
 307000: system.cpu.commit: Getting instructions from Rename stage.
 307000: system.cpu.commit: Trying to commit instructions in the ROB.
 307000: system.cpu.commit: Trying to commit head instruction, [sn:51] [tid:0]
 307000: system.cpu.commit: Committing instruction with [sn:51] PC (0x82d8=>0x82dc).(0=>1)
 307000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x82d8=>0x82dc).(0=>1), [sn:51]
 307000: system.cpu: Removing committed instruction [tid:0] PC (0x82d8=>0x82dc).(0=>1) [sn:51]
 307000: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:51]
 307000: system.cpu.commit: Trying to commit head instruction, [sn:52] [tid:0]
 307000: system.cpu.commit: Committing instruction with [sn:52] PC (0x82dc=>0x82e0).(0=>1)
 307000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x82dc=>0x82e0).(0=>1), [sn:52]
 307000: system.cpu: Removing committed instruction [tid:0] PC (0x82dc=>0x82e0).(0=>1) [sn:52]
 307000: system.cpu.commit: Instruction is committed successfully. num_committed: 2. [sn:52]
 307000: system.cpu.commit: Trying to commit head instruction, [sn:53] [tid:0]
 307000: system.cpu.commit: Committing instruction with [sn:53] PC (0x82e0=>0x143f4).(0=>1)
 307000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x82e0=>0x143f4).(0=>1), [sn:53]
 307000: system.cpu: Removing committed instruction [tid:0] PC (0x82e0=>0x143f4).(0=>1) [sn:53]
 307000: system.cpu.commit: Instruction is committed successfully. num_committed: 3. [sn:53]
 307000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 307000: system.cpu.commit: Activity This Cycle.
 307000: system.cpu.commit: Deactivating stage.
 307000: system.cpu: Activity: 10
 307000: system.cpu: Activity: 9
 307000: system.cpu: Removing instruction, [tid:0] [sn:51] PC (0x82d8=>0x82dc).(0=>1)
 307000: system.cpu: Removing instruction, [tid:0] [sn:52] PC (0x82dc=>0x82e0).(0=>1)
 307000: system.cpu: Removing instruction, [tid:0] [sn:53] PC (0x82e0=>0x143f4).(0=>1)
 307000: system.cpu: Scheduling next tick!
 307500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 307500: system.cpu.fetch: Running stage.
 307500: system.cpu.fetch: There are no more threads available to fetch from.
 307500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 307500: system.cpu.decode: Processing [tid:0]
 307500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 307500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 307500: system.cpu.rename: Processing [tid:0]
 307500: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 13
 307500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 307500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 307500: system.cpu.rename: [tid:0]: 40 rob free
 307500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 307500: system.cpu.rename: [tid:0]: 32 iq free
 307500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 307500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 307500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 307500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=2), until [sn:53].
 307500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 62, [sn:52].
 307500: system.cpu.freelist: Freeing register 62.
 307500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 53, [sn:53].
 307500: system.cpu.freelist: Freeing register 53.
 307500: system.cpu.iew: Issue: Processing [tid:0]
 307500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 307500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 307500: system.cpu.iq: Not able to schedule any instructions.
 307500: system.cpu.iew.lsq: [tid:0] Writing back stores. 3 stores available for Writeback.
 307500: system.cpu.iew: Processing [tid:0]
 307500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:53]
 307500: global: DynInst: [sn:53] Instruction destroyed. Instcount for system.cpu = 19
 307500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 307500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 307500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 307500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 307500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 307500: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 13 free entries.
 307500: system.cpu.iew: Activity this cycle.
 307500: system.cpu: Activity: 10
 307500: system.cpu.commit: Getting instructions from Rename stage.
 307500: system.cpu.commit: Trying to commit instructions in the ROB.
 307500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 307500: global: DynInst: [sn:48] Instruction destroyed. Instcount for system.cpu = 18
 307500: system.cpu: Activity: 9
 307500: system.cpu: Scheduling next tick!
 308000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 308000: system.cpu.fetch: Running stage.
 308000: system.cpu.fetch: There are no more threads available to fetch from.
 308000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 308000: system.cpu.decode: Processing [tid:0]
 308000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 308000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 308000: system.cpu.rename: Processing [tid:0]
 308000: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 13
 308000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 308000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 308000: system.cpu.rename: [tid:0]: 40 rob free
 308000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 308000: system.cpu.rename: [tid:0]: 32 iq free
 308000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 308000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 308000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 308000: system.cpu.iew: Issue: Processing [tid:0]
 308000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 308000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 308000: system.cpu.iq: Not able to schedule any instructions.
 308000: system.cpu.iew.lsq: [tid:0] Writing back stores. 3 stores available for Writeback.
 308000: system.cpu.iew: Processing [tid:0]
 308000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 308000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 308000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 308000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 308000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 308000: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 13 free entries.
 308000: system.cpu.iew: Activity this cycle.
 308000: system.cpu: Activity: 10
 308000: system.cpu.commit: Getting instructions from Rename stage.
 308000: system.cpu.commit: Trying to commit instructions in the ROB.
 308000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 308000: global: DynInst: [sn:50] Instruction destroyed. Instcount for system.cpu = 17
 308000: system.cpu: Activity: 9
 308000: system.cpu: Scheduling next tick!
 308500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 308500: system.cpu.fetch: Running stage.
 308500: system.cpu.fetch: There are no more threads available to fetch from.
 308500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 308500: system.cpu.decode: Processing [tid:0]
 308500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 308500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 308500: system.cpu.rename: Processing [tid:0]
 308500: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 13
 308500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 308500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 308500: system.cpu.rename: [tid:0]: 40 rob free
 308500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 308500: system.cpu.rename: [tid:0]: 32 iq free
 308500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 308500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 308500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 308500: system.cpu.iew: Issue: Processing [tid:0]
 308500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 308500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 308500: system.cpu.iq: Not able to schedule any instructions.
 308500: system.cpu.iew.lsq: [tid:0] Writing back stores. 3 stores available for Writeback.
 308500: system.cpu.iew: Processing [tid:0]
 308500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 308500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 308500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 308500: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 13 free entries.
 308500: system.cpu.commit: Getting instructions from Rename stage.
 308500: system.cpu.commit: Trying to commit instructions in the ROB.
 308500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 308500: global: DynInst: [sn:52] Instruction destroyed. Instcount for system.cpu = 16
 308500: global: DynInst: [sn:51] Instruction destroyed. Instcount for system.cpu = 15
 308500: system.cpu: Activity: 8
 308500: system.cpu: Scheduling next tick!
 309000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 309000: system.cpu.fetch: Running stage.
 309000: system.cpu.fetch: There are no more threads available to fetch from.
 309000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 309000: system.cpu.decode: Processing [tid:0]
 309000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 309000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 309000: system.cpu.rename: Processing [tid:0]
 309000: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 13
 309000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 309000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 309000: system.cpu.rename: [tid:0]: 40 rob free
 309000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 309000: system.cpu.rename: [tid:0]: 32 iq free
 309000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 309000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 309000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 309000: system.cpu.iew: Issue: Processing [tid:0]
 309000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 309000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 309000: system.cpu.iq: Not able to schedule any instructions.
 309000: system.cpu.iew.lsq: [tid:0] Writing back stores. 3 stores available for Writeback.
 309000: system.cpu.iew: Processing [tid:0]
 309000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 309000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 309000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 309000: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 13 free entries.
 309000: system.cpu.commit: Getting instructions from Rename stage.
 309000: system.cpu.commit: Trying to commit instructions in the ROB.
 309000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 309000: system.cpu: Activity: 7
 309000: system.cpu: Scheduling next tick!
 309500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 309500: system.cpu.fetch: Running stage.
 309500: system.cpu.fetch: There are no more threads available to fetch from.
 309500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 309500: system.cpu.decode: Processing [tid:0]
 309500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 309500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 309500: system.cpu.rename: Processing [tid:0]
 309500: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 13
 309500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 309500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 309500: system.cpu.rename: [tid:0]: 40 rob free
 309500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 309500: system.cpu.rename: [tid:0]: 32 iq free
 309500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 309500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 309500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 309500: system.cpu.iew: Issue: Processing [tid:0]
 309500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 309500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 309500: system.cpu.iq: Not able to schedule any instructions.
 309500: system.cpu.iew.lsq: [tid:0] Writing back stores. 3 stores available for Writeback.
 309500: system.cpu.iew: Processing [tid:0]
 309500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 309500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 309500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 309500: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 13 free entries.
 309500: system.cpu.commit: Getting instructions from Rename stage.
 309500: system.cpu.commit: Trying to commit instructions in the ROB.
 309500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 309500: system.cpu: Scheduling next tick!
 310000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 310000: system.cpu.fetch: Running stage.
 310000: system.cpu.fetch: There are no more threads available to fetch from.
 310000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 310000: system.cpu.decode: Processing [tid:0]
 310000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 310000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 310000: system.cpu.rename: Processing [tid:0]
 310000: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 13
 310000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 310000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 310000: system.cpu.rename: [tid:0]: 40 rob free
 310000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 310000: system.cpu.rename: [tid:0]: 32 iq free
 310000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 310000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 310000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 310000: system.cpu.iew: Issue: Processing [tid:0]
 310000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 310000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 310000: system.cpu.iq: Not able to schedule any instructions.
 310000: system.cpu.iew.lsq: [tid:0] Writing back stores. 3 stores available for Writeback.
 310000: system.cpu.iew: Processing [tid:0]
 310000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 310000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 310000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 310000: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 13 free entries.
 310000: system.cpu.commit: Getting instructions from Rename stage.
 310000: system.cpu.commit: Trying to commit instructions in the ROB.
 310000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 310000: system.cpu: Activity: 6
 310000: system.cpu: Scheduling next tick!
 310500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 310500: system.cpu.fetch: Running stage.
 310500: system.cpu.fetch: There are no more threads available to fetch from.
 310500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 310500: system.cpu.decode: Processing [tid:0]
 310500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 310500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 310500: system.cpu.rename: Processing [tid:0]
 310500: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 13
 310500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 310500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 310500: system.cpu.rename: [tid:0]: 40 rob free
 310500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 310500: system.cpu.rename: [tid:0]: 32 iq free
 310500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 310500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 310500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 310500: system.cpu.iew: Issue: Processing [tid:0]
 310500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 310500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 310500: system.cpu.iq: Not able to schedule any instructions.
 310500: system.cpu.iew.lsq: [tid:0] Writing back stores. 3 stores available for Writeback.
 310500: system.cpu.iew: Processing [tid:0]
 310500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 310500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 310500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 310500: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 13 free entries.
 310500: system.cpu.commit: Getting instructions from Rename stage.
 310500: system.cpu.commit: Trying to commit instructions in the ROB.
 310500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 310500: system.cpu: Activity: 5
 310500: system.cpu: Scheduling next tick!
 311000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 311000: system.cpu.fetch: Running stage.
 311000: system.cpu.fetch: There are no more threads available to fetch from.
 311000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 311000: system.cpu.decode: Processing [tid:0]
 311000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 311000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 311000: system.cpu.rename: Processing [tid:0]
 311000: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 13
 311000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 311000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 311000: system.cpu.rename: [tid:0]: 40 rob free
 311000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 311000: system.cpu.rename: [tid:0]: 32 iq free
 311000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 311000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 311000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 311000: system.cpu.iew: Issue: Processing [tid:0]
 311000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 311000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 311000: system.cpu.iq: Not able to schedule any instructions.
 311000: system.cpu.iew.lsq: [tid:0] Writing back stores. 3 stores available for Writeback.
 311000: system.cpu.iew: Processing [tid:0]
 311000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 311000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 311000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 311000: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 13 free entries.
 311000: system.cpu.commit: Getting instructions from Rename stage.
 311000: system.cpu.commit: Trying to commit instructions in the ROB.
 311000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 311000: system.cpu: Activity: 4
 311000: system.cpu: Scheduling next tick!
 311500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 311500: system.cpu.fetch: Running stage.
 311500: system.cpu.fetch: There are no more threads available to fetch from.
 311500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 311500: system.cpu.decode: Processing [tid:0]
 311500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 311500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 311500: system.cpu.rename: Processing [tid:0]
 311500: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 13
 311500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 311500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 311500: system.cpu.rename: [tid:0]: 40 rob free
 311500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 311500: system.cpu.rename: [tid:0]: 32 iq free
 311500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 311500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 311500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 311500: system.cpu.iew: Issue: Processing [tid:0]
 311500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 311500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 311500: system.cpu.iq: Not able to schedule any instructions.
 311500: system.cpu.iew.lsq: [tid:0] Writing back stores. 3 stores available for Writeback.
 311500: system.cpu.iew: Processing [tid:0]
 311500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 311500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 311500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 311500: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 13 free entries.
 311500: system.cpu.commit: Getting instructions from Rename stage.
 311500: system.cpu.commit: Trying to commit instructions in the ROB.
 311500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 311500: system.cpu: Activity: 3
 311500: system.cpu: Scheduling next tick!
 312000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 312000: system.cpu.fetch: Running stage.
 312000: system.cpu.fetch: There are no more threads available to fetch from.
 312000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 312000: system.cpu.decode: Processing [tid:0]
 312000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 312000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 312000: system.cpu.rename: Processing [tid:0]
 312000: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 13
 312000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 312000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 312000: system.cpu.rename: [tid:0]: 40 rob free
 312000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 312000: system.cpu.rename: [tid:0]: 32 iq free
 312000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 312000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 312000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 312000: system.cpu.iew: Issue: Processing [tid:0]
 312000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 312000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 312000: system.cpu.iq: Not able to schedule any instructions.
 312000: system.cpu.iew.lsq: [tid:0] Writing back stores. 3 stores available for Writeback.
 312000: system.cpu.iew: Processing [tid:0]
 312000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 312000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 312000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 312000: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 13 free entries.
 312000: system.cpu.commit: Getting instructions from Rename stage.
 312000: system.cpu.commit: Trying to commit instructions in the ROB.
 312000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 312000: system.cpu: Activity: 2
 312000: system.cpu: Scheduling next tick!
 312500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 312500: system.cpu.fetch: Running stage.
 312500: system.cpu.fetch: There are no more threads available to fetch from.
 312500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 312500: system.cpu.decode: Processing [tid:0]
 312500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 312500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 312500: system.cpu.rename: Processing [tid:0]
 312500: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 13
 312500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 312500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 312500: system.cpu.rename: [tid:0]: 40 rob free
 312500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 312500: system.cpu.rename: [tid:0]: 32 iq free
 312500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 312500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 312500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 312500: system.cpu.iew: Issue: Processing [tid:0]
 312500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 312500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 312500: system.cpu.iq: Not able to schedule any instructions.
 312500: system.cpu.iew.lsq: [tid:0] Writing back stores. 3 stores available for Writeback.
 312500: system.cpu.iew: Processing [tid:0]
 312500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 312500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 312500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 312500: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 13 free entries.
 312500: system.cpu.commit: Getting instructions from Rename stage.
 312500: system.cpu.commit: Trying to commit instructions in the ROB.
 312500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 312500: system.cpu: Activity: 1
 312500: system.cpu: Scheduling next tick!
 313000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 313000: system.cpu.fetch: Running stage.
 313000: system.cpu.fetch: There are no more threads available to fetch from.
 313000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 313000: system.cpu.decode: Processing [tid:0]
 313000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 313000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 313000: system.cpu.rename: Processing [tid:0]
 313000: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 13
 313000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 313000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 313000: system.cpu.rename: [tid:0]: 40 rob free
 313000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 313000: system.cpu.rename: [tid:0]: 32 iq free
 313000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 313000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 313000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 313000: system.cpu.iew: Issue: Processing [tid:0]
 313000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 313000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 313000: system.cpu.iq: Not able to schedule any instructions.
 313000: system.cpu.iew.lsq: [tid:0] Writing back stores. 3 stores available for Writeback.
 313000: system.cpu.iew: Processing [tid:0]
 313000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 313000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 313000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 313000: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 13 free entries.
 313000: system.cpu.commit: Getting instructions from Rename stage.
 313000: system.cpu.commit: Trying to commit instructions in the ROB.
 313000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 313000: system.cpu: Activity: 0
 313000: system.cpu: No activity left!
 313000: system.cpu: Idle!
 369000: system.cpu.iew.lsq.thread0: Writeback event [sn:43].
 369000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:43].
 369000: system.cpu: Waking up CPU
 369000: system.cpu: Activity: 1
 369000: system.cpu.iew.lsq.thread0: Completing store [sn:43], idx:12, store head idx:13
 369000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 369000: system.cpu.fetch: Running stage.
 369000: system.cpu.fetch: There are no more threads available to fetch from.
 369000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 369000: system.cpu.decode: Processing [tid:0]
 369000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 369000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 369000: system.cpu.rename: Processing [tid:0]
 369000: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 13
 369000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 369000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 369000: system.cpu.rename: [tid:0]: 40 rob free
 369000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 369000: system.cpu.rename: [tid:0]: 32 iq free
 369000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 369000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 369000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 369000: system.cpu.iew: Issue: Processing [tid:0]
 369000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 369000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 369000: system.cpu.iq: Not able to schedule any instructions.
 369000: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 369000: system.cpu.iew: Processing [tid:0]
 369000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 369000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 369000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 369000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 369000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 369000: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 14 free entries.
 369000: system.cpu.iew: Activity this cycle.
 369000: system.cpu.commit: Getting instructions from Rename stage.
 369000: system.cpu.commit: Trying to commit instructions in the ROB.
 369000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 369000: system.cpu: Scheduling next tick!
 369500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 369500: system.cpu.fetch: Running stage.
 369500: system.cpu.fetch: There are no more threads available to fetch from.
 369500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 369500: system.cpu.decode: Processing [tid:0]
 369500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 369500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 369500: system.cpu.rename: Processing [tid:0]
 369500: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 14
 369500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 369500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 369500: system.cpu.rename: [tid:0]: 40 rob free
 369500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 369500: system.cpu.rename: [tid:0]: 32 iq free
 369500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 369500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 369500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 369500: system.cpu.iew: Issue: Processing [tid:0]
 369500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 369500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 369500: system.cpu.iq: Not able to schedule any instructions.
 369500: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 369500: system.cpu.iew: Processing [tid:0]
 369500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 369500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 369500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 369500: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 14 free entries.
 369500: system.cpu.commit: Getting instructions from Rename stage.
 369500: system.cpu.commit: Trying to commit instructions in the ROB.
 369500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 369500: system.cpu: Scheduling next tick!
 370000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 370000: system.cpu.fetch: Running stage.
 370000: system.cpu.fetch: There are no more threads available to fetch from.
 370000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 370000: system.cpu.decode: Processing [tid:0]
 370000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 370000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 370000: system.cpu.rename: Processing [tid:0]
 370000: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 14
 370000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 370000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 370000: system.cpu.rename: [tid:0]: 40 rob free
 370000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 370000: system.cpu.rename: [tid:0]: 32 iq free
 370000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 370000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 370000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 370000: system.cpu.iew: Issue: Processing [tid:0]
 370000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 370000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 370000: system.cpu.iq: Not able to schedule any instructions.
 370000: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 370000: system.cpu.iew: Processing [tid:0]
 370000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 370000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 370000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 370000: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 14 free entries.
 370000: system.cpu.commit: Getting instructions from Rename stage.
 370000: system.cpu.commit: Trying to commit instructions in the ROB.
 370000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 370000: system.cpu: Scheduling next tick!
 370500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 370500: system.cpu.fetch: Running stage.
 370500: system.cpu.fetch: There are no more threads available to fetch from.
 370500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 370500: system.cpu.decode: Processing [tid:0]
 370500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 370500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 370500: system.cpu.rename: Processing [tid:0]
 370500: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 14
 370500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 370500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 370500: system.cpu.rename: [tid:0]: 40 rob free
 370500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 370500: system.cpu.rename: [tid:0]: 32 iq free
 370500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 370500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 370500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 370500: system.cpu.iew: Issue: Processing [tid:0]
 370500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 370500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 370500: system.cpu.iq: Not able to schedule any instructions.
 370500: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 370500: system.cpu.iew: Processing [tid:0]
 370500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 370500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 370500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 370500: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 14 free entries.
 370500: system.cpu.commit: Getting instructions from Rename stage.
 370500: system.cpu.commit: Trying to commit instructions in the ROB.
 370500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 370500: system.cpu: Scheduling next tick!
 371000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 371000: system.cpu.fetch: Running stage.
 371000: system.cpu.fetch: There are no more threads available to fetch from.
 371000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 371000: system.cpu.decode: Processing [tid:0]
 371000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 371000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 371000: system.cpu.rename: Processing [tid:0]
 371000: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 14
 371000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 371000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 371000: system.cpu.rename: [tid:0]: 40 rob free
 371000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 371000: system.cpu.rename: [tid:0]: 32 iq free
 371000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 371000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 371000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 371000: system.cpu.iew: Issue: Processing [tid:0]
 371000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 371000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 371000: system.cpu.iq: Not able to schedule any instructions.
 371000: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 371000: system.cpu.iew: Processing [tid:0]
 371000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 371000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 371000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 371000: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 14 free entries.
 371000: system.cpu.commit: Getting instructions from Rename stage.
 371000: system.cpu.commit: Trying to commit instructions in the ROB.
 371000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 371000: system.cpu: Scheduling next tick!
 371500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 371500: system.cpu.fetch: Running stage.
 371500: system.cpu.fetch: There are no more threads available to fetch from.
 371500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 371500: system.cpu.decode: Processing [tid:0]
 371500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 371500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 371500: system.cpu.rename: Processing [tid:0]
 371500: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 14
 371500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 371500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 371500: system.cpu.rename: [tid:0]: 40 rob free
 371500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 371500: system.cpu.rename: [tid:0]: 32 iq free
 371500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 371500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 371500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 371500: system.cpu.iew: Issue: Processing [tid:0]
 371500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 371500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 371500: system.cpu.iq: Not able to schedule any instructions.
 371500: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 371500: system.cpu.iew: Processing [tid:0]
 371500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 371500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 371500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 371500: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 14 free entries.
 371500: system.cpu.commit: Getting instructions from Rename stage.
 371500: system.cpu.commit: Trying to commit instructions in the ROB.
 371500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 371500: system.cpu: Scheduling next tick!
 372000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 372000: system.cpu.fetch: Running stage.
 372000: system.cpu.fetch: There are no more threads available to fetch from.
 372000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 372000: system.cpu.decode: Processing [tid:0]
 372000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 372000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 372000: system.cpu.rename: Processing [tid:0]
 372000: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 14
 372000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 372000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 372000: system.cpu.rename: [tid:0]: 40 rob free
 372000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 372000: system.cpu.rename: [tid:0]: 32 iq free
 372000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 372000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 372000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 372000: system.cpu.iew: Issue: Processing [tid:0]
 372000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 372000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 372000: system.cpu.iq: Not able to schedule any instructions.
 372000: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 372000: system.cpu.iew: Processing [tid:0]
 372000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 372000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 372000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 372000: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 14 free entries.
 372000: system.cpu.commit: Getting instructions from Rename stage.
 372000: system.cpu.commit: Trying to commit instructions in the ROB.
 372000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 372000: system.cpu: Scheduling next tick!
 372500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 372500: system.cpu.fetch: Running stage.
 372500: system.cpu.fetch: There are no more threads available to fetch from.
 372500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 372500: system.cpu.decode: Processing [tid:0]
 372500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 372500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 372500: system.cpu.rename: Processing [tid:0]
 372500: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 14
 372500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 372500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 372500: system.cpu.rename: [tid:0]: 40 rob free
 372500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 372500: system.cpu.rename: [tid:0]: 32 iq free
 372500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 372500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 372500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 372500: system.cpu.iew: Issue: Processing [tid:0]
 372500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 372500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 372500: system.cpu.iq: Not able to schedule any instructions.
 372500: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 372500: system.cpu.iew: Processing [tid:0]
 372500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 372500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 372500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 372500: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 14 free entries.
 372500: system.cpu.commit: Getting instructions from Rename stage.
 372500: system.cpu.commit: Trying to commit instructions in the ROB.
 372500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 372500: system.cpu: Scheduling next tick!
 373000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 373000: system.cpu.fetch: Running stage.
 373000: system.cpu.fetch: There are no more threads available to fetch from.
 373000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 373000: system.cpu.decode: Processing [tid:0]
 373000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 373000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 373000: system.cpu.rename: Processing [tid:0]
 373000: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 14
 373000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 373000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 373000: system.cpu.rename: [tid:0]: 40 rob free
 373000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 373000: system.cpu.rename: [tid:0]: 32 iq free
 373000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 373000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 373000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 373000: system.cpu.iew: Issue: Processing [tid:0]
 373000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 373000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 373000: system.cpu.iq: Not able to schedule any instructions.
 373000: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 373000: system.cpu.iew: Processing [tid:0]
 373000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 373000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 373000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 373000: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 14 free entries.
 373000: system.cpu.commit: Getting instructions from Rename stage.
 373000: system.cpu.commit: Trying to commit instructions in the ROB.
 373000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 373000: system.cpu: Scheduling next tick!
 373500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 373500: system.cpu.fetch: Running stage.
 373500: system.cpu.fetch: There are no more threads available to fetch from.
 373500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 373500: system.cpu.decode: Processing [tid:0]
 373500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 373500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 373500: system.cpu.rename: Processing [tid:0]
 373500: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 14
 373500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 373500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 373500: system.cpu.rename: [tid:0]: 40 rob free
 373500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 373500: system.cpu.rename: [tid:0]: 32 iq free
 373500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 373500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 373500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 373500: system.cpu.iew: Issue: Processing [tid:0]
 373500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 373500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 373500: system.cpu.iq: Not able to schedule any instructions.
 373500: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 373500: system.cpu.iew: Processing [tid:0]
 373500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 373500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 373500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 373500: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 14 free entries.
 373500: system.cpu.commit: Getting instructions from Rename stage.
 373500: system.cpu.commit: Trying to commit instructions in the ROB.
 373500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 373500: system.cpu: Scheduling next tick!
 374000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 374000: system.cpu.fetch: Running stage.
 374000: system.cpu.fetch: There are no more threads available to fetch from.
 374000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 374000: system.cpu.decode: Processing [tid:0]
 374000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 374000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 374000: system.cpu.rename: Processing [tid:0]
 374000: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 14
 374000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 374000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 374000: system.cpu.rename: [tid:0]: 40 rob free
 374000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 374000: system.cpu.rename: [tid:0]: 32 iq free
 374000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 374000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 374000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 374000: system.cpu.iew: Issue: Processing [tid:0]
 374000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 374000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 374000: system.cpu.iq: Not able to schedule any instructions.
 374000: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 374000: system.cpu.iew: Processing [tid:0]
 374000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 374000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 374000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 374000: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 14 free entries.
 374000: system.cpu.commit: Getting instructions from Rename stage.
 374000: system.cpu.commit: Trying to commit instructions in the ROB.
 374000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 374000: system.cpu: Activity: 0
 374000: system.cpu: No activity left!
 374000: system.cpu: Idle!
 375500: system.cpu.icache_port: Fetch unit received timing
 375500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 380500: system.cpu.icache_port: Fetch unit received timing
 380500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 380500: system.cpu: Waking up CPU
 380500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 380500: system.cpu.fetch: Activating stage.
 380500: system.cpu: Activity: 1
 380500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 380500: system.cpu.fetch: Running stage.
 380500: system.cpu.fetch: Attempting to fetch from [tid:0]
 380500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 380500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 380500: global: DynInst: [sn:61] Instruction created. Instcount for system.cpu = 16
 380500: system.cpu.fetch: [tid:0]: Instruction PC 0x143f4 (0) created [sn:61].
 380500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [r0, #0]
 380500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 380500: global: DynInst: [sn:62] Instruction created. Instcount for system.cpu = 17
 380500: system.cpu.fetch: [tid:0]: Instruction PC 0x143f8 (0) created [sn:62].
 380500: system.cpu.fetch: [tid:0]: Instruction is:   str_uop   r4, [sp, #32]
 380500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 380500: global: DynInst: [sn:63] Instruction created. Instcount for system.cpu = 18
 380500: system.cpu.fetch: [tid:0]: Instruction PC 0x143f8 (1) created [sn:63].
 380500: system.cpu.fetch: [tid:0]: Instruction is:   str_uop   r5, [sp, #28]
 380500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 380500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 380500: system.cpu.fetch: [tid:0][sn:61]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 380500: system.cpu.fetch: [tid:0][sn:62]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 380500: system.cpu.fetch: [tid:0][sn:63]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 380500: system.cpu.fetch: Activity this cycle.
 380500: system.cpu: Activity: 2
 380500: system.cpu.decode: Processing [tid:0]
 380500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 380500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 380500: system.cpu.rename: Processing [tid:0]
 380500: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 14
 380500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 380500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 380500: system.cpu.rename: [tid:0]: 40 rob free
 380500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 380500: system.cpu.rename: [tid:0]: 32 iq free
 380500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 380500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 380500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 380500: system.cpu.iew: Issue: Processing [tid:0]
 380500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 380500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 380500: system.cpu.iq: Not able to schedule any instructions.
 380500: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 380500: system.cpu.iew: Processing [tid:0]
 380500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 380500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 380500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 380500: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 14 free entries.
 380500: system.cpu.commit: Getting instructions from Rename stage.
 380500: system.cpu.commit: Trying to commit instructions in the ROB.
 380500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 380500: system.cpu: Scheduling next tick!
 381000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 381000: system.cpu.fetch: Running stage.
 381000: system.cpu.fetch: Attempting to fetch from [tid:0]
 381000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 381000: global: DynInst: [sn:64] Instruction created. Instcount for system.cpu = 19
 381000: system.cpu.fetch: [tid:0]: Instruction PC 0x143f8 (2) created [sn:64].
 381000: system.cpu.fetch: [tid:0]: Instruction is:   str_uop   r6, [sp, #24]
 381000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 381000: global: DynInst: [sn:65] Instruction created. Instcount for system.cpu = 20
 381000: system.cpu.fetch: [tid:0]: Instruction PC 0x143f8 (3) created [sn:65].
 381000: system.cpu.fetch: [tid:0]: Instruction is:   str_uop   r7, [sp, #20]
 381000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 381000: global: DynInst: [sn:66] Instruction created. Instcount for system.cpu = 21
 381000: system.cpu.fetch: [tid:0]: Instruction PC 0x143f8 (4) created [sn:66].
 381000: system.cpu.fetch: [tid:0]: Instruction is:   str_uop   r8, [sp, #16]
 381000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 381000: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 381000: system.cpu.fetch: [tid:0][sn:64]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 381000: system.cpu.fetch: [tid:0][sn:65]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 381000: system.cpu.fetch: [tid:0][sn:66]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 381000: system.cpu.fetch: Activity this cycle.
 381000: system.cpu: Activity: 3
 381000: system.cpu.decode: Processing [tid:0]
 381000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 381000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 381000: system.cpu.rename: Processing [tid:0]
 381000: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 14
 381000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 381000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 381000: system.cpu.rename: [tid:0]: 40 rob free
 381000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 381000: system.cpu.rename: [tid:0]: 32 iq free
 381000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 381000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 381000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 381000: system.cpu.iew: Issue: Processing [tid:0]
 381000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 381000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 381000: system.cpu.iq: Not able to schedule any instructions.
 381000: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 381000: system.cpu.iew: Processing [tid:0]
 381000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 381000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 381000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 381000: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 14 free entries.
 381000: system.cpu.commit: Getting instructions from Rename stage.
 381000: system.cpu.commit: Trying to commit instructions in the ROB.
 381000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 381000: system.cpu: Scheduling next tick!
 381500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 381500: system.cpu.fetch: Running stage.
 381500: system.cpu.fetch: Attempting to fetch from [tid:0]
 381500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 381500: global: DynInst: [sn:67] Instruction created. Instcount for system.cpu = 22
 381500: system.cpu.fetch: [tid:0]: Instruction PC 0x143f8 (5) created [sn:67].
 381500: system.cpu.fetch: [tid:0]: Instruction is:   str_uop   r9, [sp, #12]
 381500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 381500: global: DynInst: [sn:68] Instruction created. Instcount for system.cpu = 23
 381500: system.cpu.fetch: [tid:0]: Instruction PC 0x143f8 (6) created [sn:68].
 381500: system.cpu.fetch: [tid:0]: Instruction is:   str_uop   r10, [sp, #8]
 381500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 381500: global: DynInst: [sn:69] Instruction created. Instcount for system.cpu = 24
 381500: system.cpu.fetch: [tid:0]: Instruction PC 0x143f8 (7) created [sn:69].
 381500: system.cpu.fetch: [tid:0]: Instruction is:   str_uop   fp, [sp, #4]
 381500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 381500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 381500: system.cpu.fetch: [tid:0][sn:67]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 381500: system.cpu.fetch: [tid:0][sn:68]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 381500: system.cpu.fetch: [tid:0][sn:69]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 381500: system.cpu.fetch: Activity this cycle.
 381500: system.cpu: Activity: 4
 381500: system.cpu.decode: Processing [tid:0]
 381500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 381500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 381500: system.cpu.rename: Processing [tid:0]
 381500: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 14
 381500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 381500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 381500: system.cpu.rename: [tid:0]: 40 rob free
 381500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 381500: system.cpu.rename: [tid:0]: 32 iq free
 381500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 381500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 381500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 381500: system.cpu.iew: Issue: Processing [tid:0]
 381500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 381500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 381500: system.cpu.iq: Not able to schedule any instructions.
 381500: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 381500: system.cpu.iew: Processing [tid:0]
 381500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 381500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 381500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 381500: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 14 free entries.
 381500: system.cpu.commit: Getting instructions from Rename stage.
 381500: system.cpu.commit: Trying to commit instructions in the ROB.
 381500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 381500: system.cpu: Scheduling next tick!
 382000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 382000: system.cpu.fetch: Running stage.
 382000: system.cpu.fetch: Attempting to fetch from [tid:0]
 382000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 382000: global: DynInst: [sn:70] Instruction created. Instcount for system.cpu = 25
 382000: system.cpu.fetch: [tid:0]: Instruction PC 0x143f8 (8) created [sn:70].
 382000: system.cpu.fetch: [tid:0]: Instruction is:   subi_uop   sp, sp, #32
 382000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 382000: global: DynInst: [sn:71] Instruction created. Instcount for system.cpu = 26
 382000: system.cpu.fetch: [tid:0]: Instruction PC 0x143fc (0) created [sn:71].
 382000: system.cpu.fetch: [tid:0]: Instruction is:   cmps   r3, #0
 382000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 382000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14400=>0x14404).(0=>1).
 382000: system.cpu.fetch: [tid:0] Fetching cache line 0x14400 for addr 0x14400
 382000: system.cpu: CPU already running.
 382000: system.cpu.fetch: Fetch: Doing instruction read.
 382000: system.cpu.fetch: [tid:0]: Doing Icache access.
 382000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 382000: system.cpu.fetch: Deactivating stage.
 382000: system.cpu: Activity: 3
 382000: system.cpu.fetch: [tid:0][sn:70]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 382000: system.cpu.fetch: [tid:0][sn:71]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 382000: system.cpu.fetch: Activity this cycle.
 382000: system.cpu: Activity: 4
 382000: system.cpu.decode: Processing [tid:0]
 382000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 382000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 382000: system.cpu.decode: [tid:0]: Processing instruction [sn:61] with PC (0x143f4=>0x143f8).(0=>1)
 382000: system.cpu.decode: [tid:0]: Processing instruction [sn:62] with PC (0x143f8=>0x143fc).(0=>1)
 382000: system.cpu.decode: [tid:0]: Processing instruction [sn:63] with PC (0x143f8=>0x143fc).(1=>2)
 382000: system.cpu.decode: Activity this cycle.
 382000: system.cpu.rename: Processing [tid:0]
 382000: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 14
 382000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 382000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 382000: system.cpu.rename: [tid:0]: 40 rob free
 382000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 382000: system.cpu.rename: [tid:0]: 32 iq free
 382000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 382000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 382000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 382000: system.cpu.iew: Issue: Processing [tid:0]
 382000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 382000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 382000: system.cpu.iq: Not able to schedule any instructions.
 382000: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 382000: system.cpu.iew: Processing [tid:0]
 382000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 382000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 382000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 382000: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 14 free entries.
 382000: system.cpu.commit: Getting instructions from Rename stage.
 382000: system.cpu.commit: Trying to commit instructions in the ROB.
 382000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 382000: system.cpu: Scheduling next tick!
 382500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 382500: system.cpu.fetch: Running stage.
 382500: system.cpu.fetch: There are no more threads available to fetch from.
 382500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 382500: system.cpu.decode: Processing [tid:0]
 382500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 382500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 382500: system.cpu.decode: [tid:0]: Processing instruction [sn:64] with PC (0x143f8=>0x143fc).(2=>3)
 382500: system.cpu.decode: [tid:0]: Processing instruction [sn:65] with PC (0x143f8=>0x143fc).(3=>4)
 382500: system.cpu.decode: [tid:0]: Processing instruction [sn:66] with PC (0x143f8=>0x143fc).(4=>5)
 382500: system.cpu.decode: Activity this cycle.
 382500: system.cpu: Activity: 5
 382500: system.cpu.rename: Processing [tid:0]
 382500: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 14
 382500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 382500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 382500: system.cpu.rename: [tid:0]: 40 rob free
 382500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 382500: system.cpu.rename: [tid:0]: 32 iq free
 382500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 382500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 382500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 382500: system.cpu.iew: Issue: Processing [tid:0]
 382500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 382500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 382500: system.cpu.iq: Not able to schedule any instructions.
 382500: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 382500: system.cpu.iew: Processing [tid:0]
 382500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 382500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 382500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 382500: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 14 free entries.
 382500: system.cpu.commit: Getting instructions from Rename stage.
 382500: system.cpu.commit: Trying to commit instructions in the ROB.
 382500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 382500: system.cpu: Scheduling next tick!
 383000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 383000: system.cpu.fetch: Running stage.
 383000: system.cpu.fetch: There are no more threads available to fetch from.
 383000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 383000: system.cpu.decode: Processing [tid:0]
 383000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 383000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 383000: system.cpu.decode: [tid:0]: Processing instruction [sn:67] with PC (0x143f8=>0x143fc).(5=>6)
 383000: system.cpu.decode: [tid:0]: Processing instruction [sn:68] with PC (0x143f8=>0x143fc).(6=>7)
 383000: system.cpu.decode: [tid:0]: Processing instruction [sn:69] with PC (0x143f8=>0x143fc).(7=>8)
 383000: system.cpu.decode: Activity this cycle.
 383000: system.cpu: Activity: 6
 383000: system.cpu.rename: Processing [tid:0]
 383000: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 14
 383000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 383000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 383000: system.cpu.rename: [tid:0]: 40 rob free
 383000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 383000: system.cpu.rename: [tid:0]: 32 iq free
 383000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 383000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 383000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 383000: system.cpu.rename: [tid:0]: 40 rob free
 383000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 383000: system.cpu.rename: [tid:0]: 32 iq free
 383000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 383000: system.cpu.rename: [tid:0]: 0 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 383000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 383000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 383000: system.cpu.rename: [tid:0]: Processing instruction [sn:61] with PC (0x143f4=>0x143f8).(0=>1).
 383000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0 (flattened 0), got phys reg 73
 383000: system.cpu.rename: [tid:0]: Register 73 is ready.
 383000: global: [sn:61] has 1 ready out of 5 sources. RTI 0)
 383000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 383000: system.cpu.rename: [tid:0]: Register 960 is ready.
 383000: global: [sn:61] has 2 ready out of 5 sources. RTI 0)
 383000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 383000: system.cpu.rename: [tid:0]: Register 325 is ready.
 383000: global: [sn:61] has 3 ready out of 5 sources. RTI 0)
 383000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 383000: system.cpu.rename: [tid:0]: Register 325 is ready.
 383000: global: [sn:61] has 4 ready out of 5 sources. RTI 0)
 383000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 383000: system.cpu.rename: [tid:0]: Register 325 is ready.
 383000: global: [sn:61] has 5 ready out of 5 sources. RTI 0)
 383000: global: Renamed reg 3 to physical reg 75 old mapping was 71
 383000: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 75.
 383000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=1), [sn:61].
 383000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 383000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 14, storesInProgress: 0, stores dispatchedToSQ: 0
 383000: system.cpu.rename: [tid:0]: Processing instruction [sn:62] with PC (0x143f8=>0x143fc).(0=>1).
 383000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 383000: system.cpu.rename: [tid:0]: Register 960 is ready.
 383000: global: [sn:62] has 1 ready out of 6 sources. RTI 0)
 383000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 383000: system.cpu.rename: [tid:0]: Register 325 is ready.
 383000: global: [sn:62] has 2 ready out of 6 sources. RTI 0)
 383000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 383000: system.cpu.rename: [tid:0]: Register 325 is ready.
 383000: global: [sn:62] has 3 ready out of 6 sources. RTI 0)
 383000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 383000: system.cpu.rename: [tid:0]: Register 325 is ready.
 383000: global: [sn:62] has 4 ready out of 6 sources. RTI 0)
 383000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 4 (flattened 4), got phys reg 4
 383000: system.cpu.rename: [tid:0]: Register 4 is ready.
 383000: global: [sn:62] has 5 ready out of 6 sources. RTI 0)
 383000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13 (flattened 13), got phys reg 56
 383000: system.cpu.rename: [tid:0]: Register 56 is ready.
 383000: global: [sn:62] has 6 ready out of 6 sources. RTI 0)
 383000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 383000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 14, storesInProgress: 1, stores dispatchedToSQ: 0
 383000: system.cpu.rename: [tid:0]: Processing instruction [sn:63] with PC (0x143f8=>0x143fc).(1=>2).
 383000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 383000: system.cpu.rename: [tid:0]: Register 960 is ready.
 383000: global: [sn:63] has 1 ready out of 6 sources. RTI 0)
 383000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 383000: system.cpu.rename: [tid:0]: Register 325 is ready.
 383000: global: [sn:63] has 2 ready out of 6 sources. RTI 0)
 383000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 383000: system.cpu.rename: [tid:0]: Register 325 is ready.
 383000: global: [sn:63] has 3 ready out of 6 sources. RTI 0)
 383000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 383000: system.cpu.rename: [tid:0]: Register 325 is ready.
 383000: global: [sn:63] has 4 ready out of 6 sources. RTI 0)
 383000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 5 (flattened 5), got phys reg 5
 383000: system.cpu.rename: [tid:0]: Register 5 is ready.
 383000: global: [sn:63] has 5 ready out of 6 sources. RTI 0)
 383000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13 (flattened 13), got phys reg 56
 383000: system.cpu.rename: [tid:0]: Register 56 is ready.
 383000: global: [sn:63] has 6 ready out of 6 sources. RTI 0)
 383000: system.cpu.rename: Activity this cycle.
 383000: system.cpu.iew: Issue: Processing [tid:0]
 383000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 383000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 383000: system.cpu.iq: Not able to schedule any instructions.
 383000: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 383000: system.cpu.iew: Processing [tid:0]
 383000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 383000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 383000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 383000: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 14 free entries.
 383000: system.cpu.commit: Getting instructions from Rename stage.
 383000: system.cpu.commit: Trying to commit instructions in the ROB.
 383000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 383000: system.cpu: Scheduling next tick!
 383500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 383500: system.cpu.fetch: Running stage.
 383500: system.cpu.fetch: There are no more threads available to fetch from.
 383500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 383500: system.cpu.decode: Processing [tid:0]
 383500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 383500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 383500: system.cpu.decode: [tid:0]: Processing instruction [sn:70] with PC (0x143f8=>0x143fc).(8=>9)
 383500: system.cpu.decode: [tid:0]: Processing instruction [sn:71] with PC (0x143fc=>0x14400).(0=>1)
 383500: system.cpu.decode: Activity this cycle.
 383500: system.cpu: Activity: 7
 383500: system.cpu.rename: Processing [tid:0]
 383500: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 40, Free LQ: 16, Free SQ: 14
 383500: system.cpu.rename: [tid:0]: 3 instructions not yet in ROB
 383500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 3, dispatched Insts: 0
 383500: system.cpu.rename: [tid:0]: 37 rob free
 383500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 3, dispatched Insts: 0
 383500: system.cpu.rename: [tid:0]: 29 iq free
 383500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 0
 383500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 383500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 3, dispatched Insts: 0
 383500: system.cpu.rename: [tid:0]: 37 rob free
 383500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 3, dispatched Insts: 0
 383500: system.cpu.rename: [tid:0]: 29 iq free
 383500: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 383500: system.cpu.rename: [tid:0]: 3 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 383500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 383500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 14, storesInProgress: 2, stores dispatchedToSQ: 0
 383500: system.cpu.rename: [tid:0]: Processing instruction [sn:64] with PC (0x143f8=>0x143fc).(2=>3).
 383500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 383500: system.cpu.rename: [tid:0]: Register 960 is ready.
 383500: global: [sn:64] has 1 ready out of 6 sources. RTI 0)
 383500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 383500: system.cpu.rename: [tid:0]: Register 325 is ready.
 383500: global: [sn:64] has 2 ready out of 6 sources. RTI 0)
 383500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 383500: system.cpu.rename: [tid:0]: Register 325 is ready.
 383500: global: [sn:64] has 3 ready out of 6 sources. RTI 0)
 383500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 383500: system.cpu.rename: [tid:0]: Register 325 is ready.
 383500: global: [sn:64] has 4 ready out of 6 sources. RTI 0)
 383500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 6 (flattened 6), got phys reg 57
 383500: system.cpu.rename: [tid:0]: Register 57 is ready.
 383500: global: [sn:64] has 5 ready out of 6 sources. RTI 0)
 383500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13 (flattened 13), got phys reg 56
 383500: system.cpu.rename: [tid:0]: Register 56 is ready.
 383500: global: [sn:64] has 6 ready out of 6 sources. RTI 0)
 383500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 383500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 14, storesInProgress: 3, stores dispatchedToSQ: 0
 383500: system.cpu.rename: [tid:0]: Processing instruction [sn:65] with PC (0x143f8=>0x143fc).(3=>4).
 383500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 383500: system.cpu.rename: [tid:0]: Register 960 is ready.
 383500: global: [sn:65] has 1 ready out of 6 sources. RTI 0)
 383500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 383500: system.cpu.rename: [tid:0]: Register 325 is ready.
 383500: global: [sn:65] has 2 ready out of 6 sources. RTI 0)
 383500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 383500: system.cpu.rename: [tid:0]: Register 325 is ready.
 383500: global: [sn:65] has 3 ready out of 6 sources. RTI 0)
 383500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 383500: system.cpu.rename: [tid:0]: Register 325 is ready.
 383500: global: [sn:65] has 4 ready out of 6 sources. RTI 0)
 383500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 7 (flattened 7), got phys reg 59
 383500: system.cpu.rename: [tid:0]: Register 59 is ready.
 383500: global: [sn:65] has 5 ready out of 6 sources. RTI 0)
 383500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13 (flattened 13), got phys reg 56
 383500: system.cpu.rename: [tid:0]: Register 56 is ready.
 383500: global: [sn:65] has 6 ready out of 6 sources. RTI 0)
 383500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 383500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 14, storesInProgress: 4, stores dispatchedToSQ: 0
 383500: system.cpu.rename: [tid:0]: Processing instruction [sn:66] with PC (0x143f8=>0x143fc).(4=>5).
 383500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 383500: system.cpu.rename: [tid:0]: Register 960 is ready.
 383500: global: [sn:66] has 1 ready out of 6 sources. RTI 0)
 383500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 383500: system.cpu.rename: [tid:0]: Register 325 is ready.
 383500: global: [sn:66] has 2 ready out of 6 sources. RTI 0)
 383500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 383500: system.cpu.rename: [tid:0]: Register 325 is ready.
 383500: global: [sn:66] has 3 ready out of 6 sources. RTI 0)
 383500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 383500: system.cpu.rename: [tid:0]: Register 325 is ready.
 383500: global: [sn:66] has 4 ready out of 6 sources. RTI 0)
 383500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 8 (flattened 8), got phys reg 58
 383500: system.cpu.rename: [tid:0]: Register 58 is ready.
 383500: global: [sn:66] has 5 ready out of 6 sources. RTI 0)
 383500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13 (flattened 13), got phys reg 56
 383500: system.cpu.rename: [tid:0]: Register 56 is ready.
 383500: global: [sn:66] has 6 ready out of 6 sources. RTI 0)
 383500: system.cpu.rename: Activity this cycle.
 383500: system.cpu.iew: Issue: Processing [tid:0]
 383500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 383500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x143f4=>0x143f8).(0=>1) [sn:61] [tid:0] to IQ.
 383500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:61]
 383500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 383500: system.cpu.iew.lsq.thread0: Inserting load PC (0x143f4=>0x143f8).(0=>1), idx:14 [sn:61]
 383500: system.cpu.iq: Adding instruction [sn:61] PC (0x143f4=>0x143f8).(0=>1) to the IQ.
 383500: memdepentry: Memory dependency entry created.  memdep_count=1 (0x143f4=>0x143f8).(0=>1)
 383500: global: Inst 0x143f4 with index 253 had no SSID
 383500: system.cpu.memDep0: No dependency for inst PC (0x143f4=>0x143f8).(0=>1) [sn:61].
 383500: system.cpu.memDep0: Adding instruction [sn:61] to the ready list.
 383500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x143f4=>0x143f8).(0=>1) opclass:32 [sn:61].
 383500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x143f8=>0x143fc).(0=>1) [sn:62] [tid:0] to IQ.
 383500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:62]
 383500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 383500: system.cpu.iew.lsq.thread0: Inserting store PC (0x143f8=>0x143fc).(0=>1), idx:15 [sn:62]
 383500: system.cpu.iq: Adding instruction [sn:62] PC (0x143f8=>0x143fc).(0=>1) to the IQ.
 383500: memdepentry: Memory dependency entry created.  memdep_count=2 (0x143f8=>0x143fc).(0=>1)
 383500: global: Inst 0x143f8 with index 254 had no SSID
 383500: system.cpu.memDep0: No dependency for inst PC (0x143f8=>0x143fc).(0=>1) [sn:62].
 383500: system.cpu.memDep0: Adding instruction [sn:62] to the ready list.
 383500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x143f8=>0x143fc).(0=>1) opclass:33 [sn:62].
 383500: system.cpu.memDep0: Inserting store PC (0x143f8=>0x143fc).(0=>1) [sn:62].
 383500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x143f8=>0x143fc).(1=>2) [sn:63] [tid:0] to IQ.
 383500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:63]
 383500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 383500: system.cpu.iew.lsq.thread0: Inserting store PC (0x143f8=>0x143fc).(1=>2), idx:16 [sn:63]
 383500: system.cpu.iq: Adding instruction [sn:63] PC (0x143f8=>0x143fc).(1=>2) to the IQ.
 383500: memdepentry: Memory dependency entry created.  memdep_count=3 (0x143f8=>0x143fc).(1=>2)
 383500: global: Inst 0x143f8 with index 254 had no SSID
 383500: system.cpu.memDep0: No dependency for inst PC (0x143f8=>0x143fc).(1=>2) [sn:63].
 383500: system.cpu.memDep0: Adding instruction [sn:63] to the ready list.
 383500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x143f8=>0x143fc).(1=>2) opclass:33 [sn:63].
 383500: system.cpu.memDep0: Inserting store PC (0x143f8=>0x143fc).(1=>2) [sn:63].
 383500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 383500: system.cpu.iq: Thread 0: Issuing instruction PC (0x143f4=>0x143f8).(0=>1) [sn:61]
 383500: system.cpu.memDep0: Issuing instruction PC 0x143f4 [sn:61].
 383500: system.cpu.iq: Thread 0: Issuing instruction PC (0x143f8=>0x143fc).(0=>1) [sn:62]
 383500: system.cpu.memDep0: Issuing instruction PC 0x143f8 [sn:62].
 383500: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 383500: system.cpu.iew: Processing [tid:0]
 383500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 383500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 4
 383500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 383500: system.cpu.iew: IQ has 29 free entries (Can schedule: 1).  LQ has 15 free entries. SQ has 12 free entries.
 383500: system.cpu.iew: IEW switching to active
 383500: system.cpu.iew: Activating stage.
 383500: system.cpu: Activity: 8
 383500: system.cpu.commit: Getting instructions from Rename stage.
 383500: system.cpu.commit: Inserting PC (0x143f4=>0x143f8).(0=>1) [sn:61] [tid:0] into ROB.
 383500: system.cpu.rob: Adding inst PC (0x143f4=>0x143f8).(0=>1) to the ROB.
 383500: system.cpu.rob: [tid:0] Now has 1 instructions.
 383500: system.cpu.commit: Inserting PC (0x143f8=>0x143fc).(0=>1) [sn:62] [tid:0] into ROB.
 383500: system.cpu.rob: Adding inst PC (0x143f8=>0x143fc).(0=>1) to the ROB.
 383500: system.cpu.rob: [tid:0] Now has 2 instructions.
 383500: system.cpu.commit: Inserting PC (0x143f8=>0x143fc).(1=>2) [sn:63] [tid:0] into ROB.
 383500: system.cpu.rob: Adding inst PC (0x143f8=>0x143fc).(1=>2) to the ROB.
 383500: system.cpu.rob: [tid:0] Now has 3 instructions.
 383500: system.cpu.commit: Trying to commit instructions in the ROB.
 383500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:61] PC (0x143f4=>0x143f8).(0=>1) is head of ROB and not ready
 383500: system.cpu.commit: [tid:0]: ROB has 3 insts & 37 free entries.
 383500: system.cpu.commit: Activity This Cycle.
 383500: system.cpu: Scheduling next tick!
 384000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 384000: system.cpu.fetch: Running stage.
 384000: system.cpu.fetch: There are no more threads available to fetch from.
 384000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 384000: system.cpu.decode: Processing [tid:0]
 384000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 384000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 384000: system.cpu.rename: Processing [tid:0]
 384000: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 37, Free LQ: 16, Free SQ: 14
 384000: system.cpu.rename: [tid:0]: 6 instructions not yet in ROB
 384000: system.cpu.rename: calcFreeROBEntires: free robEntries: 37, instsInProgress: 6, dispatched Insts: 3
 384000: system.cpu.rename: [tid:0]: 34 rob free
 384000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 6, dispatched Insts: 3
 384000: system.cpu.rename: [tid:0]: 29 iq free
 384000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 1
 384000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 384000: system.cpu.rename: calcFreeROBEntires: free robEntries: 37, instsInProgress: 6, dispatched Insts: 3
 384000: system.cpu.rename: [tid:0]: 34 rob free
 384000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 6, dispatched Insts: 3
 384000: system.cpu.rename: [tid:0]: 29 iq free
 384000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 384000: system.cpu.rename: [tid:0]: 6 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 384000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 384000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 14, storesInProgress: 5, stores dispatchedToSQ: 2
 384000: system.cpu.rename: [tid:0]: Processing instruction [sn:67] with PC (0x143f8=>0x143fc).(5=>6).
 384000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 384000: system.cpu.rename: [tid:0]: Register 960 is ready.
 384000: global: [sn:67] has 1 ready out of 6 sources. RTI 0)
 384000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 384000: system.cpu.rename: [tid:0]: Register 325 is ready.
 384000: global: [sn:67] has 2 ready out of 6 sources. RTI 0)
 384000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 384000: system.cpu.rename: [tid:0]: Register 325 is ready.
 384000: global: [sn:67] has 3 ready out of 6 sources. RTI 0)
 384000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 384000: system.cpu.rename: [tid:0]: Register 325 is ready.
 384000: global: [sn:67] has 4 ready out of 6 sources. RTI 0)
 384000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 9 (flattened 9), got phys reg 9
 384000: system.cpu.rename: [tid:0]: Register 9 is ready.
 384000: global: [sn:67] has 5 ready out of 6 sources. RTI 0)
 384000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13 (flattened 13), got phys reg 56
 384000: system.cpu.rename: [tid:0]: Register 56 is ready.
 384000: global: [sn:67] has 6 ready out of 6 sources. RTI 0)
 384000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 384000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 14, storesInProgress: 6, stores dispatchedToSQ: 2
 384000: system.cpu.rename: [tid:0]: Processing instruction [sn:68] with PC (0x143f8=>0x143fc).(6=>7).
 384000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 384000: system.cpu.rename: [tid:0]: Register 960 is ready.
 384000: global: [sn:68] has 1 ready out of 6 sources. RTI 0)
 384000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 384000: system.cpu.rename: [tid:0]: Register 325 is ready.
 384000: global: [sn:68] has 2 ready out of 6 sources. RTI 0)
 384000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 384000: system.cpu.rename: [tid:0]: Register 325 is ready.
 384000: global: [sn:68] has 3 ready out of 6 sources. RTI 0)
 384000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 384000: system.cpu.rename: [tid:0]: Register 325 is ready.
 384000: global: [sn:68] has 4 ready out of 6 sources. RTI 0)
 384000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 10 (flattened 10), got phys reg 10
 384000: system.cpu.rename: [tid:0]: Register 10 is ready.
 384000: global: [sn:68] has 5 ready out of 6 sources. RTI 0)
 384000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13 (flattened 13), got phys reg 56
 384000: system.cpu.rename: [tid:0]: Register 56 is ready.
 384000: global: [sn:68] has 6 ready out of 6 sources. RTI 0)
 384000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 384000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 14, storesInProgress: 7, stores dispatchedToSQ: 2
 384000: system.cpu.rename: [tid:0]: Processing instruction [sn:69] with PC (0x143f8=>0x143fc).(7=>8).
 384000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 384000: system.cpu.rename: [tid:0]: Register 960 is ready.
 384000: global: [sn:69] has 1 ready out of 6 sources. RTI 0)
 384000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 384000: system.cpu.rename: [tid:0]: Register 325 is ready.
 384000: global: [sn:69] has 2 ready out of 6 sources. RTI 0)
 384000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 384000: system.cpu.rename: [tid:0]: Register 325 is ready.
 384000: global: [sn:69] has 3 ready out of 6 sources. RTI 0)
 384000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 384000: system.cpu.rename: [tid:0]: Register 325 is ready.
 384000: global: [sn:69] has 4 ready out of 6 sources. RTI 0)
 384000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 11 (flattened 11), got phys reg 44
 384000: system.cpu.rename: [tid:0]: Register 44 is ready.
 384000: global: [sn:69] has 5 ready out of 6 sources. RTI 0)
 384000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13 (flattened 13), got phys reg 56
 384000: system.cpu.rename: [tid:0]: Register 56 is ready.
 384000: global: [sn:69] has 6 ready out of 6 sources. RTI 0)
 384000: system.cpu.rename: Activity this cycle.
 384000: system.cpu: Activity: 9
 384000: system.cpu.iew: Issue: Processing [tid:0]
 384000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 384000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x143f8=>0x143fc).(2=>3) [sn:64] [tid:0] to IQ.
 384000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:64]
 384000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 384000: system.cpu.iew.lsq.thread0: Inserting store PC (0x143f8=>0x143fc).(2=>3), idx:0 [sn:64]
 384000: global: DynInst: [sn:6] Instruction destroyed. Instcount for system.cpu = 25
 384000: system.cpu.iq: Adding instruction [sn:64] PC (0x143f8=>0x143fc).(2=>3) to the IQ.
 384000: memdepentry: Memory dependency entry created.  memdep_count=4 (0x143f8=>0x143fc).(2=>3)
 384000: global: Inst 0x143f8 with index 254 had no SSID
 384000: system.cpu.memDep0: No dependency for inst PC (0x143f8=>0x143fc).(2=>3) [sn:64].
 384000: system.cpu.memDep0: Adding instruction [sn:64] to the ready list.
 384000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x143f8=>0x143fc).(2=>3) opclass:33 [sn:64].
 384000: system.cpu.memDep0: Inserting store PC (0x143f8=>0x143fc).(2=>3) [sn:64].
 384000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x143f8=>0x143fc).(3=>4) [sn:65] [tid:0] to IQ.
 384000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:65]
 384000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 384000: system.cpu.iew.lsq.thread0: Inserting store PC (0x143f8=>0x143fc).(3=>4), idx:1 [sn:65]
 384000: global: DynInst: [sn:8] Instruction destroyed. Instcount for system.cpu = 24
 384000: system.cpu.iq: Adding instruction [sn:65] PC (0x143f8=>0x143fc).(3=>4) to the IQ.
 384000: memdepentry: Memory dependency entry created.  memdep_count=5 (0x143f8=>0x143fc).(3=>4)
 384000: global: Inst 0x143f8 with index 254 had no SSID
 384000: system.cpu.memDep0: No dependency for inst PC (0x143f8=>0x143fc).(3=>4) [sn:65].
 384000: system.cpu.memDep0: Adding instruction [sn:65] to the ready list.
 384000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x143f8=>0x143fc).(3=>4) opclass:33 [sn:65].
 384000: system.cpu.memDep0: Inserting store PC (0x143f8=>0x143fc).(3=>4) [sn:65].
 384000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x143f8=>0x143fc).(4=>5) [sn:66] [tid:0] to IQ.
 384000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:66]
 384000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 384000: system.cpu.iew.lsq.thread0: Inserting store PC (0x143f8=>0x143fc).(4=>5), idx:2 [sn:66]
 384000: global: DynInst: [sn:12] Instruction destroyed. Instcount for system.cpu = 23
 384000: system.cpu.iq: Adding instruction [sn:66] PC (0x143f8=>0x143fc).(4=>5) to the IQ.
 384000: memdepentry: Memory dependency entry created.  memdep_count=6 (0x143f8=>0x143fc).(4=>5)
 384000: global: Inst 0x143f8 with index 254 had no SSID
 384000: system.cpu.memDep0: No dependency for inst PC (0x143f8=>0x143fc).(4=>5) [sn:66].
 384000: system.cpu.memDep0: Adding instruction [sn:66] to the ready list.
 384000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x143f8=>0x143fc).(4=>5) opclass:33 [sn:66].
 384000: system.cpu.memDep0: Inserting store PC (0x143f8=>0x143fc).(4=>5) [sn:66].
 384000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 384000: system.cpu.iq: Thread 0: Issuing instruction PC (0x143f8=>0x143fc).(1=>2) [sn:63]
 384000: system.cpu.memDep0: Issuing instruction PC 0x143f8 [sn:63].
 384000: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 384000: system.cpu.iew: Processing [tid:0]
 384000: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 384000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 7
 384000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 384000: system.cpu.iew: IQ has 26 free entries (Can schedule: 1).  LQ has 15 free entries. SQ has 9 free entries.
 384000: system.cpu.commit: Getting instructions from Rename stage.
 384000: system.cpu.commit: Inserting PC (0x143f8=>0x143fc).(2=>3) [sn:64] [tid:0] into ROB.
 384000: system.cpu.rob: Adding inst PC (0x143f8=>0x143fc).(2=>3) to the ROB.
 384000: system.cpu.rob: [tid:0] Now has 4 instructions.
 384000: system.cpu.commit: Inserting PC (0x143f8=>0x143fc).(3=>4) [sn:65] [tid:0] into ROB.
 384000: system.cpu.rob: Adding inst PC (0x143f8=>0x143fc).(3=>4) to the ROB.
 384000: system.cpu.rob: [tid:0] Now has 5 instructions.
 384000: system.cpu.commit: Inserting PC (0x143f8=>0x143fc).(4=>5) [sn:66] [tid:0] into ROB.
 384000: system.cpu.rob: Adding inst PC (0x143f8=>0x143fc).(4=>5) to the ROB.
 384000: system.cpu.rob: [tid:0] Now has 6 instructions.
 384000: system.cpu.commit: Trying to commit instructions in the ROB.
 384000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:61] PC (0x143f4=>0x143f8).(0=>1) is head of ROB and not ready
 384000: system.cpu.commit: [tid:0]: ROB has 6 insts & 34 free entries.
 384000: system.cpu.commit: Activity This Cycle.
 384000: system.cpu: Scheduling next tick!
 384000: system.cpu.iq: Processing FU completion [sn:62]
 384000: system.cpu: CPU already running.
 384000: system.cpu.iq: Processing FU completion [sn:61]
 384000: system.cpu: CPU already running.
 384500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 384500: system.cpu.fetch: Running stage.
 384500: system.cpu.fetch: There are no more threads available to fetch from.
 384500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 384500: system.cpu.decode: Processing [tid:0]
 384500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 384500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 384500: system.cpu.rename: Processing [tid:0]
 384500: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 34, Free LQ: 16, Free SQ: 14
 384500: system.cpu.rename: [tid:0]: 6 instructions not yet in ROB
 384500: system.cpu.rename: calcFreeROBEntires: free robEntries: 34, instsInProgress: 6, dispatched Insts: 3
 384500: system.cpu.rename: [tid:0]: 31 rob free
 384500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 6, dispatched Insts: 3
 384500: system.cpu.rename: [tid:0]: 29 iq free
 384500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 384500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 384500: system.cpu.rename: calcFreeROBEntires: free robEntries: 34, instsInProgress: 6, dispatched Insts: 3
 384500: system.cpu.rename: [tid:0]: 31 rob free
 384500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 6, dispatched Insts: 3
 384500: system.cpu.rename: [tid:0]: 29 iq free
 384500: system.cpu.rename: [tid:0]: 2 available instructions to send iew.
 384500: system.cpu.rename: [tid:0]: 6 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 384500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 384500: system.cpu.rename: [tid:0]: Processing instruction [sn:70] with PC (0x143f8=>0x143fc).(8=>9).
 384500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 384500: system.cpu.rename: [tid:0]: Register 325 is ready.
 384500: global: [sn:70] has 1 ready out of 4 sources. RTI 0)
 384500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 384500: system.cpu.rename: [tid:0]: Register 325 is ready.
 384500: global: [sn:70] has 2 ready out of 4 sources. RTI 0)
 384500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 384500: system.cpu.rename: [tid:0]: Register 325 is ready.
 384500: global: [sn:70] has 3 ready out of 4 sources. RTI 0)
 384500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13 (flattened 13), got phys reg 56
 384500: system.cpu.rename: [tid:0]: Register 56 is ready.
 384500: global: [sn:70] has 4 ready out of 4 sources. RTI 0)
 384500: global: Renamed reg 13 to physical reg 76 old mapping was 56
 384500: system.cpu.rename: [tid:0]: Renaming arch reg 13 to physical reg 76.
 384500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=2), [sn:70].
 384500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 384500: system.cpu.rename: [tid:0]: Processing instruction [sn:71] with PC (0x143fc=>0x14400).(0=>1).
 384500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 384500: system.cpu.rename: [tid:0]: Register 325 is ready.
 384500: global: [sn:71] has 1 ready out of 4 sources. RTI 0)
 384500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 384500: system.cpu.rename: [tid:0]: Register 325 is ready.
 384500: global: [sn:71] has 2 ready out of 4 sources. RTI 0)
 384500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 384500: system.cpu.rename: [tid:0]: Register 325 is ready.
 384500: global: [sn:71] has 3 ready out of 4 sources. RTI 0)
 384500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 75
 384500: system.cpu.rename: [tid:0]: Register 75 is not ready.
 384500: global: Renamed reg 0 to physical reg 332 old mapping was 329
 384500: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 332.
 384500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=3), [sn:71].
 384500: global: Renamed reg 2 to physical reg 333 old mapping was 330
 384500: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 333.
 384500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=4), [sn:71].
 384500: global: Renamed reg 1 to physical reg 334 old mapping was 331
 384500: system.cpu.rename: [tid:0]: Renaming arch reg 1 to physical reg 334.
 384500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=5), [sn:71].
 384500: system.cpu.rename: Activity this cycle.
 384500: system.cpu: Activity: 10
 384500: system.cpu.iew: Issue: Processing [tid:0]
 384500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 384500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x143f8=>0x143fc).(5=>6) [sn:67] [tid:0] to IQ.
 384500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:67]
 384500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 384500: system.cpu.iew.lsq.thread0: Inserting store PC (0x143f8=>0x143fc).(5=>6), idx:3 [sn:67]
 384500: global: DynInst: [sn:18] Instruction destroyed. Instcount for system.cpu = 22
 384500: system.cpu.iq: Adding instruction [sn:67] PC (0x143f8=>0x143fc).(5=>6) to the IQ.
 384500: memdepentry: Memory dependency entry created.  memdep_count=7 (0x143f8=>0x143fc).(5=>6)
 384500: global: Inst 0x143f8 with index 254 had no SSID
 384500: system.cpu.memDep0: No dependency for inst PC (0x143f8=>0x143fc).(5=>6) [sn:67].
 384500: system.cpu.memDep0: Adding instruction [sn:67] to the ready list.
 384500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x143f8=>0x143fc).(5=>6) opclass:33 [sn:67].
 384500: system.cpu.memDep0: Inserting store PC (0x143f8=>0x143fc).(5=>6) [sn:67].
 384500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x143f8=>0x143fc).(6=>7) [sn:68] [tid:0] to IQ.
 384500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:68]
 384500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 384500: system.cpu.iew.lsq.thread0: Inserting store PC (0x143f8=>0x143fc).(6=>7), idx:4 [sn:68]
 384500: global: DynInst: [sn:19] Instruction destroyed. Instcount for system.cpu = 21
 384500: system.cpu.iq: Adding instruction [sn:68] PC (0x143f8=>0x143fc).(6=>7) to the IQ.
 384500: memdepentry: Memory dependency entry created.  memdep_count=8 (0x143f8=>0x143fc).(6=>7)
 384500: global: Inst 0x143f8 with index 254 had no SSID
 384500: system.cpu.memDep0: No dependency for inst PC (0x143f8=>0x143fc).(6=>7) [sn:68].
 384500: system.cpu.memDep0: Adding instruction [sn:68] to the ready list.
 384500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x143f8=>0x143fc).(6=>7) opclass:33 [sn:68].
 384500: system.cpu.memDep0: Inserting store PC (0x143f8=>0x143fc).(6=>7) [sn:68].
 384500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x143f8=>0x143fc).(7=>8) [sn:69] [tid:0] to IQ.
 384500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:69]
 384500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 384500: system.cpu.iew.lsq.thread0: Inserting store PC (0x143f8=>0x143fc).(7=>8), idx:5 [sn:69]
 384500: global: DynInst: [sn:20] Instruction destroyed. Instcount for system.cpu = 20
 384500: system.cpu.iq: Adding instruction [sn:69] PC (0x143f8=>0x143fc).(7=>8) to the IQ.
 384500: memdepentry: Memory dependency entry created.  memdep_count=9 (0x143f8=>0x143fc).(7=>8)
 384500: global: Inst 0x143f8 with index 254 had no SSID
 384500: system.cpu.memDep0: No dependency for inst PC (0x143f8=>0x143fc).(7=>8) [sn:69].
 384500: system.cpu.memDep0: Adding instruction [sn:69] to the ready list.
 384500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x143f8=>0x143fc).(7=>8) opclass:33 [sn:69].
 384500: system.cpu.memDep0: Inserting store PC (0x143f8=>0x143fc).(7=>8) [sn:69].
 384500: system.cpu.iew: Execute: Executing instructions from IQ.
 384500: system.cpu.iew: Execute: Processing PC (0x143f8=>0x143fc).(0=>1), [tid:0] [sn:62].
 384500: system.cpu.iew: Execute: Calculating address for memory reference.
 384500: system.cpu.iew.lsq.thread0: Executing store PC (0x143f8=>0x143fc).(0=>1) [sn:62]
 384500: global: RegFile: Access to cc register 325, has data 0
 384500: global: RegFile: Access to cc register 325, has data 0
 384500: global: RegFile: Access to cc register 325, has data 0
 384500: global: RegFile: Access to int register 56, has data 0xbefffd60
 384500: global: RegFile: Access to int register 4, has data 0
 384500: system.cpu.iew.lsq.thread0: Doing write to store idx 15, addr 0x77d40 | storeHead:13 [sn:62]
 384500: system.cpu.iew: Store instruction is fault. [sn:62]
 384500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 384500: system.cpu.iew: Activity this cycle.
 384500: system.cpu.iew: Execute: Executing instructions from IQ.
 384500: system.cpu.iew: Execute: Processing PC (0x143f4=>0x143f8).(0=>1), [tid:0] [sn:61].
 384500: system.cpu.iew: Execute: Calculating address for memory reference.
 384500: system.cpu.iew.lsq.thread0: Executing load PC (0x143f4=>0x143f8).(0=>1), [sn:61]
 384500: global: RegFile: Access to int register 73, has data 0xbefffec0
 384500: global: RegFile: Access to cc register 325, has data 0
 384500: global: RegFile: Access to cc register 325, has data 0
 384500: global: RegFile: Access to cc register 325, has data 0
 384500: system.cpu.iew.lsq.thread0: Read called, load idx: 14, store idx: 15, storeHead: 13 addr: 0x77ec0
 384500: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:61] PC (0x143f4=>0x143f8).(0=>1)
 384500: system.cpu.iew: Sending instructions to commit, [sn:62] PC (0x143f8=>0x143fc).(0=>1).
 384500: system.cpu.iq: Waking dependents of completed instruction.
 384500: system.cpu.iq: Completing mem instruction PC: (0x143f8=>0x143fc).(0=>1) [sn:62]
 384500: system.cpu.memDep0: Completed mem instruction PC (0x143f8=>0x143fc).(0=>1) [sn:62].
 384500: memdepentry: Memory dependency entry deleted.  memdep_count=8 (0x143f8=>0x143fc).(0=>1)
 384500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 384500: system.cpu.iq: Thread 0: Issuing instruction PC (0x143f8=>0x143fc).(2=>3) [sn:64]
 384500: system.cpu.memDep0: Issuing instruction PC 0x143f8 [sn:64].
 384500: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 384500: system.cpu.iew: Processing [tid:0]
 384500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 384500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 10
 384500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 384500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 10
 384500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 384500: system.cpu.iew: IQ has 24 free entries (Can schedule: 1).  LQ has 15 free entries. SQ has 6 free entries.
 384500: system.cpu.iew: Activity this cycle.
 384500: system.cpu.commit: Getting instructions from Rename stage.
 384500: system.cpu.commit: Inserting PC (0x143f8=>0x143fc).(5=>6) [sn:67] [tid:0] into ROB.
 384500: system.cpu.rob: Adding inst PC (0x143f8=>0x143fc).(5=>6) to the ROB.
 384500: system.cpu.rob: [tid:0] Now has 7 instructions.
 384500: system.cpu.commit: Inserting PC (0x143f8=>0x143fc).(6=>7) [sn:68] [tid:0] into ROB.
 384500: system.cpu.rob: Adding inst PC (0x143f8=>0x143fc).(6=>7) to the ROB.
 384500: system.cpu.rob: [tid:0] Now has 8 instructions.
 384500: system.cpu.commit: Inserting PC (0x143f8=>0x143fc).(7=>8) [sn:69] [tid:0] into ROB.
 384500: system.cpu.rob: Adding inst PC (0x143f8=>0x143fc).(7=>8) to the ROB.
 384500: system.cpu.rob: [tid:0] Now has 9 instructions.
 384500: system.cpu.commit: Trying to commit instructions in the ROB.
 384500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:61] PC (0x143f4=>0x143f8).(0=>1) is head of ROB and not ready
 384500: system.cpu.commit: [tid:0]: ROB has 9 insts & 31 free entries.
 384500: system.cpu.commit: Activity This Cycle.
 384500: system.cpu: Scheduling next tick!
 384500: system.cpu.iq: Processing FU completion [sn:63]
 384500: system.cpu: CPU already running.
 385000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 385000: system.cpu.fetch: Running stage.
 385000: system.cpu.fetch: There are no more threads available to fetch from.
 385000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 385000: system.cpu.decode: Processing [tid:0]
 385000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 385000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 385000: system.cpu.rename: Processing [tid:0]
 385000: system.cpu.rename: [tid:0]: Free IQ: 24, Free ROB: 31, Free LQ: 15, Free SQ: 6
 385000: system.cpu.rename: [tid:0]: 5 instructions not yet in ROB
 385000: system.cpu.rename: calcFreeROBEntires: free robEntries: 31, instsInProgress: 5, dispatched Insts: 3
 385000: system.cpu.rename: [tid:0]: 29 rob free
 385000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 24, instsInProgress: 5, dispatched Insts: 3
 385000: system.cpu.rename: [tid:0]: 22 iq free
 385000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 385000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 385000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 385000: system.cpu.iew: Issue: Processing [tid:0]
 385000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 385000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x143f8=>0x143fc).(8=>9) [sn:70] [tid:0] to IQ.
 385000: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:70]
 385000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x143fc=>0x14400).(0=>1) [sn:71] [tid:0] to IQ.
 385000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:71]
 385000: system.cpu.iq: Adding instruction [sn:71] PC (0x143fc=>0x14400).(0=>1) to the IQ.
 385000: system.cpu.iq: Instruction PC (0x143fc=>0x14400).(0=>1) has src reg 75 that is being added to the dependency chain.
 385000: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:70]
 385000: system.cpu.iew: Execute: Executing instructions from IQ.
 385000: system.cpu.iew: Execute: Processing PC (0x143f8=>0x143fc).(1=>2), [tid:0] [sn:63].
 385000: system.cpu.iew: Execute: Calculating address for memory reference.
 385000: system.cpu.iew.lsq.thread0: Executing store PC (0x143f8=>0x143fc).(1=>2) [sn:63]
 385000: global: RegFile: Access to cc register 325, has data 0
 385000: global: RegFile: Access to cc register 325, has data 0
 385000: global: RegFile: Access to cc register 325, has data 0
 385000: global: RegFile: Access to int register 56, has data 0xbefffd60
 385000: global: RegFile: Access to int register 5, has data 0
 385000: system.cpu.iew.lsq.thread0: Doing write to store idx 16, addr 0x77d44 | storeHead:13 [sn:63]
 385000: system.cpu.iew: Store instruction is fault. [sn:63]
 385000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 385000: system.cpu.iew: Activity this cycle.
 385000: system.cpu: Activity: 11
 385000: system.cpu.iew: Sending instructions to commit, [sn:63] PC (0x143f8=>0x143fc).(1=>2).
 385000: system.cpu.iq: Waking dependents of completed instruction.
 385000: system.cpu.iq: Completing mem instruction PC: (0x143f8=>0x143fc).(1=>2) [sn:63]
 385000: system.cpu.memDep0: Completed mem instruction PC (0x143f8=>0x143fc).(1=>2) [sn:63].
 385000: memdepentry: Memory dependency entry deleted.  memdep_count=7 (0x143f8=>0x143fc).(1=>2)
 385000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 385000: system.cpu.iq: Thread 0: Issuing instruction PC (0x143f8=>0x143fc).(3=>4) [sn:65]
 385000: system.cpu.memDep0: Issuing instruction PC 0x143f8 [sn:65].
 385000: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 385000: system.cpu.iew: Processing [tid:0]
 385000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 385000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 10
 385000: system.cpu.iew: [tid:0], Dispatch dispatched 2 instructions.
 385000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 10
 385000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 385000: system.cpu.iew: IQ has 24 free entries (Can schedule: 1).  LQ has 15 free entries. SQ has 6 free entries.
 385000: system.cpu.iew: Activity this cycle.
 385000: system.cpu.commit: Getting instructions from Rename stage.
 385000: system.cpu.commit: Inserting PC (0x143f8=>0x143fc).(8=>9) [sn:70] [tid:0] into ROB.
 385000: system.cpu.rob: Adding inst PC (0x143f8=>0x143fc).(8=>9) to the ROB.
 385000: system.cpu.rob: [tid:0] Now has 10 instructions.
 385000: system.cpu.commit: Inserting PC (0x143fc=>0x14400).(0=>1) [sn:71] [tid:0] into ROB.
 385000: system.cpu.rob: Adding inst PC (0x143fc=>0x14400).(0=>1) to the ROB.
 385000: system.cpu.rob: [tid:0] Now has 11 instructions.
 385000: system.cpu.commit: Trying to commit instructions in the ROB.
 385000: system.cpu.commit: [tid:0]: Marking PC (0x143f8=>0x143fc).(0=>1), [sn:62] ready within ROB.
 385000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:61] PC (0x143f4=>0x143f8).(0=>1) is head of ROB and not ready
 385000: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 385000: system.cpu.commit: Activity This Cycle.
 385000: system.cpu: Scheduling next tick!
 385000: system.cpu.iq: Processing FU completion [sn:64]
 385000: system.cpu: CPU already running.
 385500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 385500: system.cpu.fetch: Running stage.
 385500: system.cpu.fetch: There are no more threads available to fetch from.
 385500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 385500: system.cpu.decode: Processing [tid:0]
 385500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 385500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 385500: system.cpu.rename: Processing [tid:0]
 385500: system.cpu.rename: [tid:0]: Free IQ: 24, Free ROB: 29, Free LQ: 15, Free SQ: 6
 385500: system.cpu.rename: [tid:0]: 2 instructions not yet in ROB
 385500: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 2, dispatched Insts: 2
 385500: system.cpu.rename: [tid:0]: 29 rob free
 385500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 24, instsInProgress: 2, dispatched Insts: 2
 385500: system.cpu.rename: [tid:0]: 24 iq free
 385500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 385500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 385500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 385500: system.cpu.iew: Issue: Processing [tid:0]
 385500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 385500: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:70]
 385500: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:70]
 385500: global: RegFile: Access to cc register 325, has data 0
 385500: global: RegFile: Access to cc register 325, has data 0
 385500: global: RegFile: Access to cc register 325, has data 0
 385500: global: RegFile: Access to int register 56, has data 0xbefffd60
 385500: global: RegFile: Setting int register 76 to 0xbefffd40
 385500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 385500: system.cpu.iq: Waking dependents of completed instruction.
 385500: system.cpu.iq: Waking any dependents on register 76.
 385500: system.cpu.iew: Execute: Executing instructions from IQ.
 385500: system.cpu.iew: Execute: Processing PC (0x143f8=>0x143fc).(2=>3), [tid:0] [sn:64].
 385500: system.cpu.iew: Execute: Calculating address for memory reference.
 385500: system.cpu.iew.lsq.thread0: Executing store PC (0x143f8=>0x143fc).(2=>3) [sn:64]
 385500: global: RegFile: Access to cc register 325, has data 0
 385500: global: RegFile: Access to cc register 325, has data 0
 385500: global: RegFile: Access to cc register 325, has data 0
 385500: global: RegFile: Access to int register 56, has data 0xbefffd60
 385500: global: RegFile: Access to int register 57, has data 0x89a8
 385500: system.cpu.iew.lsq.thread0: Doing write to store idx 0, addr 0x77d48 | storeHead:13 [sn:64]
 385500: system.cpu.iew: Store instruction is fault. [sn:64]
 385500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1, wbActual:1
 385500: system.cpu.iew: Activity this cycle.
 385500: system.cpu: Activity: 12
 385500: system.cpu.iew: Sending instructions to commit, [sn:70] PC (0x143f8=>0x143fc).(8=>9).
 385500: system.cpu.iew: Setting Destination Register 76
 385500: system.cpu.scoreboard: Setting reg 76 as ready
 385500: system.cpu.iew: Sending instructions to commit, [sn:64] PC (0x143f8=>0x143fc).(2=>3).
 385500: system.cpu.iq: Waking dependents of completed instruction.
 385500: system.cpu.iq: Completing mem instruction PC: (0x143f8=>0x143fc).(2=>3) [sn:64]
 385500: system.cpu.memDep0: Completed mem instruction PC (0x143f8=>0x143fc).(2=>3) [sn:64].
 385500: memdepentry: Memory dependency entry deleted.  memdep_count=6 (0x143f8=>0x143fc).(2=>3)
 385500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 385500: system.cpu.iq: Thread 0: Issuing instruction PC (0x143f8=>0x143fc).(4=>5) [sn:66]
 385500: system.cpu.memDep0: Issuing instruction PC 0x143f8 [sn:66].
 385500: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 385500: system.cpu.iew: Processing [tid:0]
 385500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 385500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 10
 385500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 385500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 10
 385500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 385500: system.cpu.iew: IQ has 25 free entries (Can schedule: 1).  LQ has 15 free entries. SQ has 6 free entries.
 385500: system.cpu.iew: Activity this cycle.
 385500: system.cpu.commit: Getting instructions from Rename stage.
 385500: system.cpu.commit: Trying to commit instructions in the ROB.
 385500: system.cpu.commit: [tid:0]: Marking PC (0x143f8=>0x143fc).(1=>2), [sn:63] ready within ROB.
 385500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:61] PC (0x143f4=>0x143f8).(0=>1) is head of ROB and not ready
 385500: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 385500: system.cpu: Activity: 11
 385500: system.cpu: Scheduling next tick!
 385500: system.cpu.iq: Processing FU completion [sn:65]
 385500: system.cpu: CPU already running.
 386000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 386000: system.cpu.fetch: Running stage.
 386000: system.cpu.fetch: There are no more threads available to fetch from.
 386000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 386000: system.cpu.decode: Processing [tid:0]
 386000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 386000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 386000: system.cpu.rename: Processing [tid:0]
 386000: system.cpu.rename: [tid:0]: Free IQ: 25, Free ROB: 29, Free LQ: 15, Free SQ: 6
 386000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 386000: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 386000: system.cpu.rename: [tid:0]: 29 rob free
 386000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 25, instsInProgress: 0, dispatched Insts: 0
 386000: system.cpu.rename: [tid:0]: 25 iq free
 386000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 386000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 386000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 386000: system.cpu.iew: Issue: Processing [tid:0]
 386000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 386000: system.cpu.iew: Execute: Executing instructions from IQ.
 386000: system.cpu.iew: Execute: Processing PC (0x143f8=>0x143fc).(3=>4), [tid:0] [sn:65].
 386000: system.cpu.iew: Execute: Calculating address for memory reference.
 386000: system.cpu.iew.lsq.thread0: Executing store PC (0x143f8=>0x143fc).(3=>4) [sn:65]
 386000: global: RegFile: Access to cc register 325, has data 0
 386000: global: RegFile: Access to cc register 325, has data 0
 386000: global: RegFile: Access to cc register 325, has data 0
 386000: global: RegFile: Access to int register 56, has data 0xbefffd60
 386000: global: RegFile: Access to int register 59, has data 0
 386000: system.cpu.iew.lsq.thread0: Doing write to store idx 1, addr 0x77d4c | storeHead:13 [sn:65]
 386000: system.cpu.iew: Store instruction is fault. [sn:65]
 386000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 386000: system.cpu.iew: Activity this cycle.
 386000: system.cpu: Activity: 12
 386000: system.cpu.iew: Sending instructions to commit, [sn:65] PC (0x143f8=>0x143fc).(3=>4).
 386000: system.cpu.iq: Waking dependents of completed instruction.
 386000: system.cpu.iq: Completing mem instruction PC: (0x143f8=>0x143fc).(3=>4) [sn:65]
 386000: system.cpu.memDep0: Completed mem instruction PC (0x143f8=>0x143fc).(3=>4) [sn:65].
 386000: memdepentry: Memory dependency entry deleted.  memdep_count=5 (0x143f8=>0x143fc).(3=>4)
 386000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 386000: system.cpu.iq: Thread 0: Issuing instruction PC (0x143f8=>0x143fc).(5=>6) [sn:67]
 386000: system.cpu.memDep0: Issuing instruction PC 0x143f8 [sn:67].
 386000: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 386000: system.cpu.iew: Processing [tid:0]
 386000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 386000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 10
 386000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 386000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 10
 386000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 386000: system.cpu.iew: IQ has 26 free entries (Can schedule: 1).  LQ has 15 free entries. SQ has 6 free entries.
 386000: system.cpu.iew: Activity this cycle.
 386000: system.cpu.commit: Getting instructions from Rename stage.
 386000: system.cpu.commit: Trying to commit instructions in the ROB.
 386000: system.cpu.commit: [tid:0]: Marking PC (0x143f8=>0x143fc).(8=>9), [sn:70] ready within ROB.
 386000: system.cpu.commit: [tid:0]: Marking PC (0x143f8=>0x143fc).(2=>3), [sn:64] ready within ROB.
 386000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:61] PC (0x143f4=>0x143f8).(0=>1) is head of ROB and not ready
 386000: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 386000: system.cpu: Activity: 11
 386000: system.cpu: Scheduling next tick!
 386000: system.cpu.iq: Processing FU completion [sn:66]
 386000: system.cpu: CPU already running.
 386500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 386500: system.cpu.fetch: Running stage.
 386500: system.cpu.fetch: There are no more threads available to fetch from.
 386500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 386500: system.cpu.decode: Processing [tid:0]
 386500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 386500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 386500: system.cpu.rename: Processing [tid:0]
 386500: system.cpu.rename: [tid:0]: Free IQ: 26, Free ROB: 29, Free LQ: 15, Free SQ: 6
 386500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 386500: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 386500: system.cpu.rename: [tid:0]: 29 rob free
 386500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 26, instsInProgress: 0, dispatched Insts: 0
 386500: system.cpu.rename: [tid:0]: 26 iq free
 386500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 386500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 386500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 386500: system.cpu.iew: Issue: Processing [tid:0]
 386500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 386500: system.cpu.iew: Execute: Executing instructions from IQ.
 386500: system.cpu.iew: Execute: Processing PC (0x143f8=>0x143fc).(4=>5), [tid:0] [sn:66].
 386500: system.cpu.iew: Execute: Calculating address for memory reference.
 386500: system.cpu.iew.lsq.thread0: Executing store PC (0x143f8=>0x143fc).(4=>5) [sn:66]
 386500: global: RegFile: Access to cc register 325, has data 0
 386500: global: RegFile: Access to cc register 325, has data 0
 386500: global: RegFile: Access to cc register 325, has data 0
 386500: global: RegFile: Access to int register 56, has data 0xbefffd60
 386500: global: RegFile: Access to int register 58, has data 0x8960
 386500: system.cpu.iew.lsq.thread0: Doing write to store idx 2, addr 0x77d50 | storeHead:13 [sn:66]
 386500: system.cpu.iew: Store instruction is fault. [sn:66]
 386500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 386500: system.cpu.iew: Activity this cycle.
 386500: system.cpu: Activity: 12
 386500: system.cpu.iew: Sending instructions to commit, [sn:66] PC (0x143f8=>0x143fc).(4=>5).
 386500: system.cpu.iq: Waking dependents of completed instruction.
 386500: system.cpu.iq: Completing mem instruction PC: (0x143f8=>0x143fc).(4=>5) [sn:66]
 386500: system.cpu.memDep0: Completed mem instruction PC (0x143f8=>0x143fc).(4=>5) [sn:66].
 386500: memdepentry: Memory dependency entry deleted.  memdep_count=4 (0x143f8=>0x143fc).(4=>5)
 386500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 386500: system.cpu.iq: Thread 0: Issuing instruction PC (0x143f8=>0x143fc).(6=>7) [sn:68]
 386500: system.cpu.memDep0: Issuing instruction PC 0x143f8 [sn:68].
 386500: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 386500: system.cpu.iew: Processing [tid:0]
 386500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 386500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 10
 386500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 386500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 10
 386500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 386500: system.cpu.iew: IQ has 27 free entries (Can schedule: 1).  LQ has 15 free entries. SQ has 6 free entries.
 386500: system.cpu.iew: Activity this cycle.
 386500: system.cpu.commit: Getting instructions from Rename stage.
 386500: system.cpu.commit: Trying to commit instructions in the ROB.
 386500: system.cpu.commit: [tid:0]: Marking PC (0x143f8=>0x143fc).(3=>4), [sn:65] ready within ROB.
 386500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:61] PC (0x143f4=>0x143f8).(0=>1) is head of ROB and not ready
 386500: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 386500: system.cpu: Activity: 11
 386500: system.cpu: Scheduling next tick!
 386500: system.cpu.iq: Processing FU completion [sn:67]
 386500: system.cpu: CPU already running.
 387000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 387000: system.cpu.fetch: Running stage.
 387000: system.cpu.fetch: There are no more threads available to fetch from.
 387000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 387000: system.cpu.decode: Processing [tid:0]
 387000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 387000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 387000: system.cpu.rename: Processing [tid:0]
 387000: system.cpu.rename: [tid:0]: Free IQ: 27, Free ROB: 29, Free LQ: 15, Free SQ: 6
 387000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 387000: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 387000: system.cpu.rename: [tid:0]: 29 rob free
 387000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 27, instsInProgress: 0, dispatched Insts: 0
 387000: system.cpu.rename: [tid:0]: 27 iq free
 387000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 387000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 387000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 387000: system.cpu.iew: Issue: Processing [tid:0]
 387000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 387000: system.cpu.iew: Execute: Executing instructions from IQ.
 387000: system.cpu.iew: Execute: Processing PC (0x143f8=>0x143fc).(5=>6), [tid:0] [sn:67].
 387000: system.cpu.iew: Execute: Calculating address for memory reference.
 387000: system.cpu.iew.lsq.thread0: Executing store PC (0x143f8=>0x143fc).(5=>6) [sn:67]
 387000: global: RegFile: Access to cc register 325, has data 0
 387000: global: RegFile: Access to cc register 325, has data 0
 387000: global: RegFile: Access to cc register 325, has data 0
 387000: global: RegFile: Access to int register 56, has data 0xbefffd60
 387000: global: RegFile: Access to int register 9, has data 0
 387000: system.cpu.iew.lsq.thread0: Doing write to store idx 3, addr 0x77d54 | storeHead:13 [sn:67]
 387000: system.cpu.iew: Store instruction is fault. [sn:67]
 387000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 387000: system.cpu.iew: Activity this cycle.
 387000: system.cpu: Activity: 12
 387000: system.cpu.iew: Sending instructions to commit, [sn:67] PC (0x143f8=>0x143fc).(5=>6).
 387000: system.cpu.iq: Waking dependents of completed instruction.
 387000: system.cpu.iq: Completing mem instruction PC: (0x143f8=>0x143fc).(5=>6) [sn:67]
 387000: system.cpu.memDep0: Completed mem instruction PC (0x143f8=>0x143fc).(5=>6) [sn:67].
 387000: memdepentry: Memory dependency entry deleted.  memdep_count=3 (0x143f8=>0x143fc).(5=>6)
 387000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 387000: system.cpu.iq: Thread 0: Issuing instruction PC (0x143f8=>0x143fc).(7=>8) [sn:69]
 387000: system.cpu.memDep0: Issuing instruction PC 0x143f8 [sn:69].
 387000: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 387000: system.cpu.iew: Processing [tid:0]
 387000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 387000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 10
 387000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 387000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 10
 387000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 387000: system.cpu.iew: IQ has 28 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 6 free entries.
 387000: system.cpu.iew: IEW switching to idle
 387000: system.cpu.iew: Deactivating stage.
 387000: system.cpu: Activity: 11
 387000: system.cpu.iew: Activity this cycle.
 387000: system.cpu.commit: Getting instructions from Rename stage.
 387000: system.cpu.commit: Trying to commit instructions in the ROB.
 387000: system.cpu.commit: [tid:0]: Marking PC (0x143f8=>0x143fc).(4=>5), [sn:66] ready within ROB.
 387000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:61] PC (0x143f4=>0x143f8).(0=>1) is head of ROB and not ready
 387000: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 387000: system.cpu: Activity: 10
 387000: system.cpu: Scheduling next tick!
 387000: system.cpu.iq: Processing FU completion [sn:68]
 387000: system.cpu: CPU already running.
 387500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 387500: system.cpu.fetch: Running stage.
 387500: system.cpu.fetch: There are no more threads available to fetch from.
 387500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 387500: system.cpu.decode: Processing [tid:0]
 387500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 387500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 387500: system.cpu.rename: Processing [tid:0]
 387500: system.cpu.rename: [tid:0]: Free IQ: 28, Free ROB: 29, Free LQ: 15, Free SQ: 6
 387500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 387500: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 387500: system.cpu.rename: [tid:0]: 29 rob free
 387500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 28, instsInProgress: 0, dispatched Insts: 0
 387500: system.cpu.rename: [tid:0]: 28 iq free
 387500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 387500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 387500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 387500: system.cpu.iew: Issue: Processing [tid:0]
 387500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 387500: system.cpu.iew: Execute: Executing instructions from IQ.
 387500: system.cpu.iew: Execute: Processing PC (0x143f8=>0x143fc).(6=>7), [tid:0] [sn:68].
 387500: system.cpu.iew: Execute: Calculating address for memory reference.
 387500: system.cpu.iew.lsq.thread0: Executing store PC (0x143f8=>0x143fc).(6=>7) [sn:68]
 387500: global: RegFile: Access to cc register 325, has data 0
 387500: global: RegFile: Access to cc register 325, has data 0
 387500: global: RegFile: Access to cc register 325, has data 0
 387500: global: RegFile: Access to int register 56, has data 0xbefffd60
 387500: global: RegFile: Access to int register 10, has data 0
 387500: system.cpu.iew.lsq.thread0: Doing write to store idx 4, addr 0x77d58 | storeHead:13 [sn:68]
 387500: system.cpu.iew: Store instruction is fault. [sn:68]
 387500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 387500: system.cpu.iew: Activity this cycle.
 387500: system.cpu: Activity: 11
 387500: system.cpu.iew: Sending instructions to commit, [sn:68] PC (0x143f8=>0x143fc).(6=>7).
 387500: system.cpu.iq: Waking dependents of completed instruction.
 387500: system.cpu.iq: Completing mem instruction PC: (0x143f8=>0x143fc).(6=>7) [sn:68]
 387500: system.cpu.memDep0: Completed mem instruction PC (0x143f8=>0x143fc).(6=>7) [sn:68].
 387500: memdepentry: Memory dependency entry deleted.  memdep_count=2 (0x143f8=>0x143fc).(6=>7)
 387500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 387500: system.cpu.iq: Not able to schedule any instructions.
 387500: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 387500: system.cpu.iew: Processing [tid:0]
 387500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 387500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 10
 387500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 387500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 10
 387500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 387500: system.cpu.iew: IQ has 29 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 6 free entries.
 387500: system.cpu.iew: Activity this cycle.
 387500: system.cpu.commit: Getting instructions from Rename stage.
 387500: system.cpu.commit: Trying to commit instructions in the ROB.
 387500: system.cpu.commit: [tid:0]: Marking PC (0x143f8=>0x143fc).(5=>6), [sn:67] ready within ROB.
 387500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:61] PC (0x143f4=>0x143f8).(0=>1) is head of ROB and not ready
 387500: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 387500: system.cpu: Activity: 10
 387500: system.cpu: Scheduling next tick!
 387500: system.cpu.iq: Processing FU completion [sn:69]
 387500: system.cpu: CPU already running.
 388000: system.cpu.iew.lsq.thread0: Writeback event [sn:46].
 388000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:46].
 388000: system.cpu: CPU already running.
 388000: system.cpu: Activity: 11
 388000: system.cpu.iew.lsq.thread0: Completing store [sn:46], idx:13, store head idx:14
 388000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 388000: system.cpu.fetch: Running stage.
 388000: system.cpu.fetch: There are no more threads available to fetch from.
 388000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 388000: system.cpu.decode: Processing [tid:0]
 388000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 388000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 388000: system.cpu.rename: Processing [tid:0]
 388000: system.cpu.rename: [tid:0]: Free IQ: 29, Free ROB: 29, Free LQ: 15, Free SQ: 6
 388000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 388000: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 388000: system.cpu.rename: [tid:0]: 29 rob free
 388000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 29, instsInProgress: 0, dispatched Insts: 0
 388000: system.cpu.rename: [tid:0]: 29 iq free
 388000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 388000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 388000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 388000: system.cpu.iew: Issue: Processing [tid:0]
 388000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 388000: system.cpu.iew: Execute: Executing instructions from IQ.
 388000: system.cpu.iew: Execute: Processing PC (0x143f8=>0x143fc).(7=>8), [tid:0] [sn:69].
 388000: system.cpu.iew: Execute: Calculating address for memory reference.
 388000: system.cpu.iew.lsq.thread0: Executing store PC (0x143f8=>0x143fc).(7=>8) [sn:69]
 388000: global: RegFile: Access to cc register 325, has data 0
 388000: global: RegFile: Access to cc register 325, has data 0
 388000: global: RegFile: Access to cc register 325, has data 0
 388000: global: RegFile: Access to int register 56, has data 0xbefffd60
 388000: global: RegFile: Access to int register 44, has data 0
 388000: system.cpu.iew.lsq.thread0: Doing write to store idx 5, addr 0x77d5c | storeHead:14 [sn:69]
 388000: system.cpu.iew: Store instruction is fault. [sn:69]
 388000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 388000: system.cpu.iew: Activity this cycle.
 388000: system.cpu.iew: Sending instructions to commit, [sn:69] PC (0x143f8=>0x143fc).(7=>8).
 388000: system.cpu.iq: Waking dependents of completed instruction.
 388000: system.cpu.iq: Completing mem instruction PC: (0x143f8=>0x143fc).(7=>8) [sn:69]
 388000: system.cpu.memDep0: Completed mem instruction PC (0x143f8=>0x143fc).(7=>8) [sn:69].
 388000: memdepentry: Memory dependency entry deleted.  memdep_count=1 (0x143f8=>0x143fc).(7=>8)
 388000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 388000: system.cpu.iq: Not able to schedule any instructions.
 388000: system.cpu.iew.lsq: [tid:0] Writing back stores. 1 stores available for Writeback.
 388000: system.cpu.iew: Processing [tid:0]
 388000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 388000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 9
 388000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 388000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 9
 388000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 388000: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 7 free entries.
 388000: system.cpu.iew: Activity this cycle.
 388000: system.cpu.commit: Getting instructions from Rename stage.
 388000: system.cpu.commit: Trying to commit instructions in the ROB.
 388000: system.cpu.commit: [tid:0]: Marking PC (0x143f8=>0x143fc).(6=>7), [sn:68] ready within ROB.
 388000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:61] PC (0x143f4=>0x143f8).(0=>1) is head of ROB and not ready
 388000: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 388000: system.cpu: Activity: 10
 388000: system.cpu: Scheduling next tick!
 388500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 388500: system.cpu.fetch: Running stage.
 388500: system.cpu.fetch: There are no more threads available to fetch from.
 388500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 388500: system.cpu.decode: Processing [tid:0]
 388500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 388500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 388500: system.cpu.rename: Processing [tid:0]
 388500: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 29, Free LQ: 15, Free SQ: 7
 388500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 388500: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 388500: system.cpu.rename: [tid:0]: 29 rob free
 388500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
 388500: system.cpu.rename: [tid:0]: 30 iq free
 388500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 388500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 388500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 388500: system.cpu.iew: Issue: Processing [tid:0]
 388500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 388500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 388500: system.cpu.iq: Not able to schedule any instructions.
 388500: system.cpu.iew.lsq: [tid:0] Writing back stores. 1 stores available for Writeback.
 388500: system.cpu.iew: Processing [tid:0]
 388500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 388500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 9
 388500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 388500: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 7 free entries.
 388500: system.cpu.commit: Getting instructions from Rename stage.
 388500: system.cpu.commit: Trying to commit instructions in the ROB.
 388500: system.cpu.commit: [tid:0]: Marking PC (0x143f8=>0x143fc).(7=>8), [sn:69] ready within ROB.
 388500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:61] PC (0x143f4=>0x143f8).(0=>1) is head of ROB and not ready
 388500: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 388500: system.cpu: Activity: 9
 388500: system.cpu: Scheduling next tick!
 389000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 389000: system.cpu.fetch: Running stage.
 389000: system.cpu.fetch: There are no more threads available to fetch from.
 389000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 389000: system.cpu.decode: Processing [tid:0]
 389000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 389000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 389000: system.cpu.rename: Processing [tid:0]
 389000: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 29, Free LQ: 15, Free SQ: 7
 389000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 389000: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 389000: system.cpu.rename: [tid:0]: 29 rob free
 389000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
 389000: system.cpu.rename: [tid:0]: 30 iq free
 389000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 389000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 389000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 389000: system.cpu.iew: Issue: Processing [tid:0]
 389000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 389000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 389000: system.cpu.iq: Not able to schedule any instructions.
 389000: system.cpu.iew.lsq: [tid:0] Writing back stores. 1 stores available for Writeback.
 389000: system.cpu.iew: Processing [tid:0]
 389000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 389000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 9
 389000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 389000: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 7 free entries.
 389000: system.cpu.commit: Getting instructions from Rename stage.
 389000: system.cpu.commit: Trying to commit instructions in the ROB.
 389000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:61] PC (0x143f4=>0x143f8).(0=>1) is head of ROB and not ready
 389000: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 389000: system.cpu: Activity: 8
 389000: system.cpu: Scheduling next tick!
 389500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 389500: system.cpu.fetch: Running stage.
 389500: system.cpu.fetch: There are no more threads available to fetch from.
 389500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 389500: system.cpu.decode: Processing [tid:0]
 389500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 389500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 389500: system.cpu.rename: Processing [tid:0]
 389500: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 29, Free LQ: 15, Free SQ: 7
 389500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 389500: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 389500: system.cpu.rename: [tid:0]: 29 rob free
 389500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
 389500: system.cpu.rename: [tid:0]: 30 iq free
 389500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 389500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 389500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 389500: system.cpu.iew: Issue: Processing [tid:0]
 389500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 389500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 389500: system.cpu.iq: Not able to schedule any instructions.
 389500: system.cpu.iew.lsq: [tid:0] Writing back stores. 1 stores available for Writeback.
 389500: system.cpu.iew: Processing [tid:0]
 389500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 389500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 9
 389500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 389500: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 7 free entries.
 389500: system.cpu.commit: Getting instructions from Rename stage.
 389500: system.cpu.commit: Trying to commit instructions in the ROB.
 389500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:61] PC (0x143f4=>0x143f8).(0=>1) is head of ROB and not ready
 389500: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 389500: system.cpu: Activity: 7
 389500: system.cpu: Scheduling next tick!
 390000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 390000: system.cpu.fetch: Running stage.
 390000: system.cpu.fetch: There are no more threads available to fetch from.
 390000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 390000: system.cpu.decode: Processing [tid:0]
 390000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 390000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 390000: system.cpu.rename: Processing [tid:0]
 390000: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 29, Free LQ: 15, Free SQ: 7
 390000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 390000: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 390000: system.cpu.rename: [tid:0]: 29 rob free
 390000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
 390000: system.cpu.rename: [tid:0]: 30 iq free
 390000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 390000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 390000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 390000: system.cpu.iew: Issue: Processing [tid:0]
 390000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 390000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 390000: system.cpu.iq: Not able to schedule any instructions.
 390000: system.cpu.iew.lsq: [tid:0] Writing back stores. 1 stores available for Writeback.
 390000: system.cpu.iew: Processing [tid:0]
 390000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 390000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 9
 390000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 390000: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 7 free entries.
 390000: system.cpu.commit: Getting instructions from Rename stage.
 390000: system.cpu.commit: Trying to commit instructions in the ROB.
 390000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:61] PC (0x143f4=>0x143f8).(0=>1) is head of ROB and not ready
 390000: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 390000: system.cpu: Activity: 6
 390000: system.cpu: Scheduling next tick!
 390500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 390500: system.cpu.fetch: Running stage.
 390500: system.cpu.fetch: There are no more threads available to fetch from.
 390500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 390500: system.cpu.decode: Processing [tid:0]
 390500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 390500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 390500: system.cpu.rename: Processing [tid:0]
 390500: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 29, Free LQ: 15, Free SQ: 7
 390500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 390500: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 390500: system.cpu.rename: [tid:0]: 29 rob free
 390500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
 390500: system.cpu.rename: [tid:0]: 30 iq free
 390500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 390500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 390500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 390500: system.cpu.iew: Issue: Processing [tid:0]
 390500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 390500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 390500: system.cpu.iq: Not able to schedule any instructions.
 390500: system.cpu.iew.lsq: [tid:0] Writing back stores. 1 stores available for Writeback.
 390500: system.cpu.iew: Processing [tid:0]
 390500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 390500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 9
 390500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 390500: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 7 free entries.
 390500: system.cpu.commit: Getting instructions from Rename stage.
 390500: system.cpu.commit: Trying to commit instructions in the ROB.
 390500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:61] PC (0x143f4=>0x143f8).(0=>1) is head of ROB and not ready
 390500: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 390500: system.cpu: Activity: 5
 390500: system.cpu: Scheduling next tick!
 391000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 391000: system.cpu.fetch: Running stage.
 391000: system.cpu.fetch: There are no more threads available to fetch from.
 391000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 391000: system.cpu.decode: Processing [tid:0]
 391000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 391000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 391000: system.cpu.rename: Processing [tid:0]
 391000: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 29, Free LQ: 15, Free SQ: 7
 391000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 391000: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 391000: system.cpu.rename: [tid:0]: 29 rob free
 391000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
 391000: system.cpu.rename: [tid:0]: 30 iq free
 391000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 391000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 391000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 391000: system.cpu.iew: Issue: Processing [tid:0]
 391000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 391000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 391000: system.cpu.iq: Not able to schedule any instructions.
 391000: system.cpu.iew.lsq: [tid:0] Writing back stores. 1 stores available for Writeback.
 391000: system.cpu.iew: Processing [tid:0]
 391000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 391000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 9
 391000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 391000: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 7 free entries.
 391000: system.cpu.commit: Getting instructions from Rename stage.
 391000: system.cpu.commit: Trying to commit instructions in the ROB.
 391000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:61] PC (0x143f4=>0x143f8).(0=>1) is head of ROB and not ready
 391000: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 391000: system.cpu: Activity: 4
 391000: system.cpu: Scheduling next tick!
 391500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 391500: system.cpu.fetch: Running stage.
 391500: system.cpu.fetch: There are no more threads available to fetch from.
 391500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 391500: system.cpu.decode: Processing [tid:0]
 391500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 391500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 391500: system.cpu.rename: Processing [tid:0]
 391500: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 29, Free LQ: 15, Free SQ: 7
 391500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 391500: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 391500: system.cpu.rename: [tid:0]: 29 rob free
 391500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
 391500: system.cpu.rename: [tid:0]: 30 iq free
 391500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 391500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 391500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 391500: system.cpu.iew: Issue: Processing [tid:0]
 391500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 391500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 391500: system.cpu.iq: Not able to schedule any instructions.
 391500: system.cpu.iew.lsq: [tid:0] Writing back stores. 1 stores available for Writeback.
 391500: system.cpu.iew: Processing [tid:0]
 391500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 391500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 9
 391500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 391500: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 7 free entries.
 391500: system.cpu.commit: Getting instructions from Rename stage.
 391500: system.cpu.commit: Trying to commit instructions in the ROB.
 391500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:61] PC (0x143f4=>0x143f8).(0=>1) is head of ROB and not ready
 391500: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 391500: system.cpu: Activity: 3
 391500: system.cpu: Scheduling next tick!
 392000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 392000: system.cpu.fetch: Running stage.
 392000: system.cpu.fetch: There are no more threads available to fetch from.
 392000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 392000: system.cpu.decode: Processing [tid:0]
 392000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 392000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 392000: system.cpu.rename: Processing [tid:0]
 392000: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 29, Free LQ: 15, Free SQ: 7
 392000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 392000: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 392000: system.cpu.rename: [tid:0]: 29 rob free
 392000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
 392000: system.cpu.rename: [tid:0]: 30 iq free
 392000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 392000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 392000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 392000: system.cpu.iew: Issue: Processing [tid:0]
 392000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 392000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 392000: system.cpu.iq: Not able to schedule any instructions.
 392000: system.cpu.iew.lsq: [tid:0] Writing back stores. 1 stores available for Writeback.
 392000: system.cpu.iew: Processing [tid:0]
 392000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 392000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 9
 392000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 392000: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 7 free entries.
 392000: system.cpu.commit: Getting instructions from Rename stage.
 392000: system.cpu.commit: Trying to commit instructions in the ROB.
 392000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:61] PC (0x143f4=>0x143f8).(0=>1) is head of ROB and not ready
 392000: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 392000: system.cpu: Activity: 2
 392000: system.cpu: Scheduling next tick!
 392500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 392500: system.cpu.fetch: Running stage.
 392500: system.cpu.fetch: There are no more threads available to fetch from.
 392500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 392500: system.cpu.decode: Processing [tid:0]
 392500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 392500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 392500: system.cpu.rename: Processing [tid:0]
 392500: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 29, Free LQ: 15, Free SQ: 7
 392500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 392500: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 392500: system.cpu.rename: [tid:0]: 29 rob free
 392500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
 392500: system.cpu.rename: [tid:0]: 30 iq free
 392500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 392500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 392500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 392500: system.cpu.iew: Issue: Processing [tid:0]
 392500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 392500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 392500: system.cpu.iq: Not able to schedule any instructions.
 392500: system.cpu.iew.lsq: [tid:0] Writing back stores. 1 stores available for Writeback.
 392500: system.cpu.iew: Processing [tid:0]
 392500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 392500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 9
 392500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 392500: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 7 free entries.
 392500: system.cpu.commit: Getting instructions from Rename stage.
 392500: system.cpu.commit: Trying to commit instructions in the ROB.
 392500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:61] PC (0x143f4=>0x143f8).(0=>1) is head of ROB and not ready
 392500: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 392500: system.cpu: Activity: 1
 392500: system.cpu: Scheduling next tick!
 393000: system.cpu.iew.lsq.thread0: Writeback event [sn:47].
 393000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:47].
 393000: system.cpu: CPU already running.
 393000: system.cpu: Activity: 2
 393000: system.cpu.iew.lsq.thread0: Completing store [sn:47], idx:14, store head idx:15
 393000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 393000: system.cpu.fetch: Running stage.
 393000: system.cpu.fetch: There are no more threads available to fetch from.
 393000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 393000: system.cpu.decode: Processing [tid:0]
 393000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 393000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 393000: system.cpu.rename: Processing [tid:0]
 393000: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 29, Free LQ: 15, Free SQ: 7
 393000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 393000: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 393000: system.cpu.rename: [tid:0]: 29 rob free
 393000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
 393000: system.cpu.rename: [tid:0]: 30 iq free
 393000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 393000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 393000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 393000: system.cpu.iew: Issue: Processing [tid:0]
 393000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 393000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 393000: system.cpu.iq: Not able to schedule any instructions.
 393000: system.cpu.iew: Processing [tid:0]
 393000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 393000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 8
 393000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 393000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 8
 393000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 393000: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 8 free entries.
 393000: system.cpu.iew: Activity this cycle.
 393000: system.cpu.commit: Getting instructions from Rename stage.
 393000: system.cpu.commit: Trying to commit instructions in the ROB.
 393000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:61] PC (0x143f4=>0x143f8).(0=>1) is head of ROB and not ready
 393000: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 393000: system.cpu: Activity: 1
 393000: system.cpu: Scheduling next tick!
 393500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 393500: system.cpu.fetch: Running stage.
 393500: system.cpu.fetch: There are no more threads available to fetch from.
 393500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 393500: system.cpu.decode: Processing [tid:0]
 393500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 393500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 393500: system.cpu.rename: Processing [tid:0]
 393500: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 29, Free LQ: 15, Free SQ: 8
 393500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 393500: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 393500: system.cpu.rename: [tid:0]: 29 rob free
 393500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
 393500: system.cpu.rename: [tid:0]: 30 iq free
 393500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 393500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 393500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 393500: system.cpu.iew: Issue: Processing [tid:0]
 393500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 393500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 393500: system.cpu.iq: Not able to schedule any instructions.
 393500: system.cpu.iew: Processing [tid:0]
 393500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 393500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 8
 393500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 393500: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 8 free entries.
 393500: system.cpu.commit: Getting instructions from Rename stage.
 393500: system.cpu.commit: Trying to commit instructions in the ROB.
 393500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:61] PC (0x143f4=>0x143f8).(0=>1) is head of ROB and not ready
 393500: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 393500: system.cpu: Scheduling next tick!
 394000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 394000: system.cpu.fetch: Running stage.
 394000: system.cpu.fetch: There are no more threads available to fetch from.
 394000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 394000: system.cpu.decode: Processing [tid:0]
 394000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 394000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 394000: system.cpu.rename: Processing [tid:0]
 394000: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 29, Free LQ: 15, Free SQ: 8
 394000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 394000: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 394000: system.cpu.rename: [tid:0]: 29 rob free
 394000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
 394000: system.cpu.rename: [tid:0]: 30 iq free
 394000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 394000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 394000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 394000: system.cpu.iew: Issue: Processing [tid:0]
 394000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 394000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 394000: system.cpu.iq: Not able to schedule any instructions.
 394000: system.cpu.iew: Processing [tid:0]
 394000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 394000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 8
 394000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 394000: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 8 free entries.
 394000: system.cpu.commit: Getting instructions from Rename stage.
 394000: system.cpu.commit: Trying to commit instructions in the ROB.
 394000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:61] PC (0x143f4=>0x143f8).(0=>1) is head of ROB and not ready
 394000: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 394000: system.cpu: Scheduling next tick!
 394500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 394500: system.cpu.fetch: Running stage.
 394500: system.cpu.fetch: There are no more threads available to fetch from.
 394500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 394500: system.cpu.decode: Processing [tid:0]
 394500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 394500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 394500: system.cpu.rename: Processing [tid:0]
 394500: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 29, Free LQ: 15, Free SQ: 8
 394500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 394500: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 394500: system.cpu.rename: [tid:0]: 29 rob free
 394500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
 394500: system.cpu.rename: [tid:0]: 30 iq free
 394500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 394500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 394500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 394500: system.cpu.iew: Issue: Processing [tid:0]
 394500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 394500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 394500: system.cpu.iq: Not able to schedule any instructions.
 394500: system.cpu.iew: Processing [tid:0]
 394500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 394500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 8
 394500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 394500: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 8 free entries.
 394500: system.cpu.commit: Getting instructions from Rename stage.
 394500: system.cpu.commit: Trying to commit instructions in the ROB.
 394500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:61] PC (0x143f4=>0x143f8).(0=>1) is head of ROB and not ready
 394500: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 394500: system.cpu: Scheduling next tick!
 395000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 395000: system.cpu.fetch: Running stage.
 395000: system.cpu.fetch: There are no more threads available to fetch from.
 395000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 395000: system.cpu.decode: Processing [tid:0]
 395000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 395000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 395000: system.cpu.rename: Processing [tid:0]
 395000: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 29, Free LQ: 15, Free SQ: 8
 395000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 395000: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 395000: system.cpu.rename: [tid:0]: 29 rob free
 395000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
 395000: system.cpu.rename: [tid:0]: 30 iq free
 395000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 395000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 395000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 395000: system.cpu.iew: Issue: Processing [tid:0]
 395000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 395000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 395000: system.cpu.iq: Not able to schedule any instructions.
 395000: system.cpu.iew: Processing [tid:0]
 395000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 395000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 8
 395000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 395000: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 8 free entries.
 395000: system.cpu.commit: Getting instructions from Rename stage.
 395000: system.cpu.commit: Trying to commit instructions in the ROB.
 395000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:61] PC (0x143f4=>0x143f8).(0=>1) is head of ROB and not ready
 395000: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 395000: system.cpu: Scheduling next tick!
 395500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 395500: system.cpu.fetch: Running stage.
 395500: system.cpu.fetch: There are no more threads available to fetch from.
 395500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 395500: system.cpu.decode: Processing [tid:0]
 395500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 395500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 395500: system.cpu.rename: Processing [tid:0]
 395500: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 29, Free LQ: 15, Free SQ: 8
 395500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 395500: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 395500: system.cpu.rename: [tid:0]: 29 rob free
 395500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
 395500: system.cpu.rename: [tid:0]: 30 iq free
 395500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 395500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 395500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 395500: system.cpu.iew: Issue: Processing [tid:0]
 395500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 395500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 395500: system.cpu.iq: Not able to schedule any instructions.
 395500: system.cpu.iew: Processing [tid:0]
 395500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 395500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 8
 395500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 395500: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 8 free entries.
 395500: system.cpu.commit: Getting instructions from Rename stage.
 395500: system.cpu.commit: Trying to commit instructions in the ROB.
 395500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:61] PC (0x143f4=>0x143f8).(0=>1) is head of ROB and not ready
 395500: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 395500: system.cpu: Scheduling next tick!
 396000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 396000: system.cpu.fetch: Running stage.
 396000: system.cpu.fetch: There are no more threads available to fetch from.
 396000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 396000: system.cpu.decode: Processing [tid:0]
 396000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 396000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 396000: system.cpu.rename: Processing [tid:0]
 396000: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 29, Free LQ: 15, Free SQ: 8
 396000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 396000: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 396000: system.cpu.rename: [tid:0]: 29 rob free
 396000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
 396000: system.cpu.rename: [tid:0]: 30 iq free
 396000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 396000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 396000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 396000: system.cpu.iew: Issue: Processing [tid:0]
 396000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 396000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 396000: system.cpu.iq: Not able to schedule any instructions.
 396000: system.cpu.iew: Processing [tid:0]
 396000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 396000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 8
 396000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 396000: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 8 free entries.
 396000: system.cpu.commit: Getting instructions from Rename stage.
 396000: system.cpu.commit: Trying to commit instructions in the ROB.
 396000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:61] PC (0x143f4=>0x143f8).(0=>1) is head of ROB and not ready
 396000: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 396000: system.cpu: Scheduling next tick!
 396500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 396500: system.cpu.fetch: Running stage.
 396500: system.cpu.fetch: There are no more threads available to fetch from.
 396500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 396500: system.cpu.decode: Processing [tid:0]
 396500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 396500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 396500: system.cpu.rename: Processing [tid:0]
 396500: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 29, Free LQ: 15, Free SQ: 8
 396500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 396500: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 396500: system.cpu.rename: [tid:0]: 29 rob free
 396500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
 396500: system.cpu.rename: [tid:0]: 30 iq free
 396500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 396500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 396500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 396500: system.cpu.iew: Issue: Processing [tid:0]
 396500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 396500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 396500: system.cpu.iq: Not able to schedule any instructions.
 396500: system.cpu.iew: Processing [tid:0]
 396500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 396500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 8
 396500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 396500: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 8 free entries.
 396500: system.cpu.commit: Getting instructions from Rename stage.
 396500: system.cpu.commit: Trying to commit instructions in the ROB.
 396500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:61] PC (0x143f4=>0x143f8).(0=>1) is head of ROB and not ready
 396500: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 396500: system.cpu: Scheduling next tick!
 397000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 397000: system.cpu.fetch: Running stage.
 397000: system.cpu.fetch: There are no more threads available to fetch from.
 397000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 397000: system.cpu.decode: Processing [tid:0]
 397000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 397000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 397000: system.cpu.rename: Processing [tid:0]
 397000: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 29, Free LQ: 15, Free SQ: 8
 397000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 397000: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 397000: system.cpu.rename: [tid:0]: 29 rob free
 397000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
 397000: system.cpu.rename: [tid:0]: 30 iq free
 397000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 397000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 397000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 397000: system.cpu.iew: Issue: Processing [tid:0]
 397000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 397000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 397000: system.cpu.iq: Not able to schedule any instructions.
 397000: system.cpu.iew: Processing [tid:0]
 397000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 397000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 8
 397000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 397000: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 8 free entries.
 397000: system.cpu.commit: Getting instructions from Rename stage.
 397000: system.cpu.commit: Trying to commit instructions in the ROB.
 397000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:61] PC (0x143f4=>0x143f8).(0=>1) is head of ROB and not ready
 397000: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 397000: system.cpu: Scheduling next tick!
 397500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 397500: system.cpu.fetch: Running stage.
 397500: system.cpu.fetch: There are no more threads available to fetch from.
 397500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 397500: system.cpu.decode: Processing [tid:0]
 397500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 397500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 397500: system.cpu.rename: Processing [tid:0]
 397500: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 29, Free LQ: 15, Free SQ: 8
 397500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 397500: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 397500: system.cpu.rename: [tid:0]: 29 rob free
 397500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
 397500: system.cpu.rename: [tid:0]: 30 iq free
 397500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 397500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 397500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 397500: system.cpu.iew: Issue: Processing [tid:0]
 397500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 397500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 397500: system.cpu.iq: Not able to schedule any instructions.
 397500: system.cpu.iew: Processing [tid:0]
 397500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 397500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 8
 397500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 397500: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 8 free entries.
 397500: system.cpu.commit: Getting instructions from Rename stage.
 397500: system.cpu.commit: Trying to commit instructions in the ROB.
 397500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:61] PC (0x143f4=>0x143f8).(0=>1) is head of ROB and not ready
 397500: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 397500: system.cpu: Scheduling next tick!
 398000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 398000: system.cpu.fetch: Running stage.
 398000: system.cpu.fetch: There are no more threads available to fetch from.
 398000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 398000: system.cpu.decode: Processing [tid:0]
 398000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 398000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 398000: system.cpu.rename: Processing [tid:0]
 398000: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 29, Free LQ: 15, Free SQ: 8
 398000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 398000: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 398000: system.cpu.rename: [tid:0]: 29 rob free
 398000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
 398000: system.cpu.rename: [tid:0]: 30 iq free
 398000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 398000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 398000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 398000: system.cpu.iew: Issue: Processing [tid:0]
 398000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 398000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 398000: system.cpu.iq: Not able to schedule any instructions.
 398000: system.cpu.iew: Processing [tid:0]
 398000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 398000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 8
 398000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 398000: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 8 free entries.
 398000: system.cpu.commit: Getting instructions from Rename stage.
 398000: system.cpu.commit: Trying to commit instructions in the ROB.
 398000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:61] PC (0x143f4=>0x143f8).(0=>1) is head of ROB and not ready
 398000: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 398000: system.cpu: Activity: 0
 398000: system.cpu: No activity left!
 398000: system.cpu: Idle!
 438500: system.cpu.icache_port: Fetch unit received timing
 438500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 438500: system.cpu: Waking up CPU
 438500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 438500: system.cpu.fetch: Activating stage.
 438500: system.cpu: Activity: 1
 438500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 438500: system.cpu.fetch: Running stage.
 438500: system.cpu.fetch: Attempting to fetch from [tid:0]
 438500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 438500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 438500: global: DynInst: [sn:72] Instruction created. Instcount for system.cpu = 21
 438500: system.cpu.fetch: [tid:0]: Instruction PC 0x14400 (0) created [sn:72].
 438500: system.cpu.fetch: [tid:0]: Instruction is:   sub   sp, sp, #8
 438500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 438500: global: DynInst: [sn:73] Instruction created. Instcount for system.cpu = 22
 438500: system.cpu.fetch: [tid:0]: Instruction PC 0x14404 (0) created [sn:73].
 438500: system.cpu.fetch: [tid:0]: Instruction is:   beq   
 438500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 438500: system.cpu.fetch: [tid:0]: [sn:73]:Branch predicted to be not taken.
 438500: system.cpu.fetch: [tid:0]: [sn:73] Branch predicted to go to (0x14408=>0x1440c).(0=>1).
 438500: global: DynInst: [sn:74] Instruction created. Instcount for system.cpu = 23
 438500: system.cpu.fetch: [tid:0]: Instruction PC 0x14408 (0) created [sn:74].
 438500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r1, [pc, #620]
 438500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 438500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 438500: system.cpu.fetch: [tid:0][sn:72]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 438500: system.cpu.fetch: [tid:0][sn:73]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 438500: system.cpu.fetch: [tid:0][sn:74]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 438500: system.cpu.fetch: Activity this cycle.
 438500: system.cpu: Activity: 2
 438500: system.cpu.decode: Processing [tid:0]
 438500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 438500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 438500: system.cpu.rename: Processing [tid:0]
 438500: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 29, Free LQ: 15, Free SQ: 8
 438500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 438500: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 438500: system.cpu.rename: [tid:0]: 29 rob free
 438500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
 438500: system.cpu.rename: [tid:0]: 30 iq free
 438500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 438500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 438500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 438500: system.cpu.iew: Issue: Processing [tid:0]
 438500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 438500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 438500: system.cpu.iq: Not able to schedule any instructions.
 438500: system.cpu.iew: Processing [tid:0]
 438500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 438500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 8
 438500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 438500: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 8 free entries.
 438500: system.cpu.commit: Getting instructions from Rename stage.
 438500: system.cpu.commit: Trying to commit instructions in the ROB.
 438500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:61] PC (0x143f4=>0x143f8).(0=>1) is head of ROB and not ready
 438500: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 438500: system.cpu: Scheduling next tick!
 439000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 439000: system.cpu.fetch: Running stage.
 439000: system.cpu.fetch: Attempting to fetch from [tid:0]
 439000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 439000: global: DynInst: [sn:75] Instruction created. Instcount for system.cpu = 24
 439000: system.cpu.fetch: [tid:0]: Instruction PC 0x1440c (0) created [sn:75].
 439000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r4, [pc, #620]
 439000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 439000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14410=>0x14414).(0=>1).
 439000: system.cpu.fetch: [tid:0] Fetching cache line 0x14410 for addr 0x14410
 439000: system.cpu: CPU already running.
 439000: system.cpu.fetch: Fetch: Doing instruction read.
 439000: system.cpu.fetch: [tid:0]: Doing Icache access.
 439000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 439000: system.cpu.fetch: Deactivating stage.
 439000: system.cpu: Activity: 1
 439000: system.cpu.fetch: [tid:0][sn:75]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 439000: system.cpu.fetch: Activity this cycle.
 439000: system.cpu: Activity: 2
 439000: system.cpu.decode: Processing [tid:0]
 439000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 439000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 439000: system.cpu.rename: Processing [tid:0]
 439000: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 29, Free LQ: 15, Free SQ: 8
 439000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 439000: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 439000: system.cpu.rename: [tid:0]: 29 rob free
 439000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
 439000: system.cpu.rename: [tid:0]: 30 iq free
 439000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 439000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 439000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 439000: system.cpu.iew: Issue: Processing [tid:0]
 439000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 439000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 439000: system.cpu.iq: Not able to schedule any instructions.
 439000: system.cpu.iew: Processing [tid:0]
 439000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 439000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 8
 439000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 439000: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 8 free entries.
 439000: system.cpu.commit: Getting instructions from Rename stage.
 439000: system.cpu.commit: Trying to commit instructions in the ROB.
 439000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:61] PC (0x143f4=>0x143f8).(0=>1) is head of ROB and not ready
 439000: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 439000: system.cpu: Scheduling next tick!
 439500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 439500: system.cpu.fetch: Running stage.
 439500: system.cpu.fetch: There are no more threads available to fetch from.
 439500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 439500: system.cpu.decode: Processing [tid:0]
 439500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 439500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 439500: system.cpu.rename: Processing [tid:0]
 439500: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 29, Free LQ: 15, Free SQ: 8
 439500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 439500: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 439500: system.cpu.rename: [tid:0]: 29 rob free
 439500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
 439500: system.cpu.rename: [tid:0]: 30 iq free
 439500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 439500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 439500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 439500: system.cpu.iew: Issue: Processing [tid:0]
 439500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 439500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 439500: system.cpu.iq: Not able to schedule any instructions.
 439500: system.cpu.iew: Processing [tid:0]
 439500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 439500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 8
 439500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 439500: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 8 free entries.
 439500: system.cpu.commit: Getting instructions from Rename stage.
 439500: system.cpu.commit: Trying to commit instructions in the ROB.
 439500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:61] PC (0x143f4=>0x143f8).(0=>1) is head of ROB and not ready
 439500: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 439500: system.cpu: Scheduling next tick!
 440000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 440000: system.cpu.fetch: Running stage.
 440000: system.cpu.fetch: There are no more threads available to fetch from.
 440000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 440000: system.cpu.decode: Processing [tid:0]
 440000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 440000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 440000: system.cpu.decode: [tid:0]: Processing instruction [sn:72] with PC (0x14400=>0x14404).(0=>1)
 440000: system.cpu.decode: [tid:0]: Processing instruction [sn:73] with PC (0x14404=>0x14408).(0=>1)
 440000: system.cpu.decode: [tid:0]: Processing instruction [sn:74] with PC (0x14408=>0x1440c).(0=>1)
 440000: system.cpu.decode: Activity this cycle.
 440000: system.cpu: Activity: 3
 440000: system.cpu.rename: Processing [tid:0]
 440000: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 29, Free LQ: 15, Free SQ: 8
 440000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 440000: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 440000: system.cpu.rename: [tid:0]: 29 rob free
 440000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
 440000: system.cpu.rename: [tid:0]: 30 iq free
 440000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 440000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 440000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 440000: system.cpu.iew: Issue: Processing [tid:0]
 440000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 440000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 440000: system.cpu.iq: Not able to schedule any instructions.
 440000: system.cpu.iew: Processing [tid:0]
 440000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 440000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 8
 440000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 440000: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 8 free entries.
 440000: system.cpu.commit: Getting instructions from Rename stage.
 440000: system.cpu.commit: Trying to commit instructions in the ROB.
 440000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:61] PC (0x143f4=>0x143f8).(0=>1) is head of ROB and not ready
 440000: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 440000: system.cpu: Scheduling next tick!
 440500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 440500: system.cpu.fetch: Running stage.
 440500: system.cpu.fetch: There are no more threads available to fetch from.
 440500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 440500: system.cpu.decode: Processing [tid:0]
 440500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 440500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 440500: system.cpu.decode: [tid:0]: Processing instruction [sn:75] with PC (0x1440c=>0x14410).(0=>1)
 440500: system.cpu.decode: Activity this cycle.
 440500: system.cpu: Activity: 4
 440500: system.cpu.rename: Processing [tid:0]
 440500: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 29, Free LQ: 15, Free SQ: 8
 440500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 440500: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 440500: system.cpu.rename: [tid:0]: 29 rob free
 440500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
 440500: system.cpu.rename: [tid:0]: 30 iq free
 440500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 440500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 440500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 440500: system.cpu.iew: Issue: Processing [tid:0]
 440500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 440500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 440500: system.cpu.iq: Not able to schedule any instructions.
 440500: system.cpu.iew: Processing [tid:0]
 440500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 440500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 8
 440500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 440500: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 8 free entries.
 440500: system.cpu.commit: Getting instructions from Rename stage.
 440500: system.cpu.commit: Trying to commit instructions in the ROB.
 440500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:61] PC (0x143f4=>0x143f8).(0=>1) is head of ROB and not ready
 440500: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 440500: system.cpu: Scheduling next tick!
 441000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 441000: system.cpu.fetch: Running stage.
 441000: system.cpu.fetch: There are no more threads available to fetch from.
 441000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 441000: system.cpu.decode: Processing [tid:0]
 441000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 441000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 441000: system.cpu.rename: Processing [tid:0]
 441000: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 29, Free LQ: 15, Free SQ: 8
 441000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 441000: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 441000: system.cpu.rename: [tid:0]: 29 rob free
 441000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
 441000: system.cpu.rename: [tid:0]: 30 iq free
 441000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 441000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 441000: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 441000: system.cpu.rename: [tid:0]: 29 rob free
 441000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 0, dispatched Insts: 0
 441000: system.cpu.rename: [tid:0]: 30 iq free
 441000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 441000: system.cpu.rename: [tid:0]: 0 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 441000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 441000: system.cpu.rename: [tid:0]: Processing instruction [sn:72] with PC (0x14400=>0x14404).(0=>1).
 441000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 441000: system.cpu.rename: [tid:0]: Register 325 is ready.
 441000: global: [sn:72] has 1 ready out of 4 sources. RTI 0)
 441000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 441000: system.cpu.rename: [tid:0]: Register 325 is ready.
 441000: global: [sn:72] has 2 ready out of 4 sources. RTI 0)
 441000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 441000: system.cpu.rename: [tid:0]: Register 325 is ready.
 441000: global: [sn:72] has 3 ready out of 4 sources. RTI 0)
 441000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13 (flattened 13), got phys reg 76
 441000: system.cpu.rename: [tid:0]: Register 76 is ready.
 441000: global: [sn:72] has 4 ready out of 4 sources. RTI 0)
 441000: global: Renamed reg 13 to physical reg 77 old mapping was 76
 441000: system.cpu.rename: [tid:0]: Renaming arch reg 13 to physical reg 77.
 441000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=6), [sn:72].
 441000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 441000: system.cpu.rename: [tid:0]: Processing instruction [sn:73] with PC (0x14404=>0x14408).(0=>1).
 441000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1536 (flattened 0), got phys reg 332
 441000: system.cpu.rename: [tid:0]: Register 332 is not ready.
 441000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 441000: system.cpu.rename: [tid:0]: Register 325 is ready.
 441000: global: [sn:73] has 1 ready out of 3 sources. RTI 0)
 441000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 441000: system.cpu.rename: [tid:0]: Register 325 is ready.
 441000: global: [sn:73] has 2 ready out of 3 sources. RTI 0)
 441000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 441000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 441000: system.cpu.rename: [tid:0]: Processing instruction [sn:74] with PC (0x14408=>0x1440c).(0=>1).
 441000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 15
 441000: system.cpu.rename: [tid:0]: Register 15 is ready.
 441000: global: [sn:74] has 1 ready out of 5 sources. RTI 0)
 441000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 441000: system.cpu.rename: [tid:0]: Register 960 is ready.
 441000: global: [sn:74] has 2 ready out of 5 sources. RTI 0)
 441000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 441000: system.cpu.rename: [tid:0]: Register 325 is ready.
 441000: global: [sn:74] has 3 ready out of 5 sources. RTI 0)
 441000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 441000: system.cpu.rename: [tid:0]: Register 325 is ready.
 441000: global: [sn:74] has 4 ready out of 5 sources. RTI 0)
 441000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 441000: system.cpu.rename: [tid:0]: Register 325 is ready.
 441000: global: [sn:74] has 5 ready out of 5 sources. RTI 0)
 441000: global: Renamed reg 1 to physical reg 78 old mapping was 66
 441000: system.cpu.rename: [tid:0]: Renaming arch reg 1 to physical reg 78.
 441000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=7), [sn:74].
 441000: system.cpu.rename: Activity this cycle.
 441000: system.cpu: Activity: 5
 441000: system.cpu.iew: Issue: Processing [tid:0]
 441000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 441000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 441000: system.cpu.iq: Not able to schedule any instructions.
 441000: system.cpu.iew: Processing [tid:0]
 441000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 441000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 8
 441000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 441000: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 8 free entries.
 441000: system.cpu.commit: Getting instructions from Rename stage.
 441000: system.cpu.commit: Trying to commit instructions in the ROB.
 441000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:61] PC (0x143f4=>0x143f8).(0=>1) is head of ROB and not ready
 441000: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 441000: system.cpu: Scheduling next tick!
 441500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 441500: system.cpu.fetch: Running stage.
 441500: system.cpu.fetch: There are no more threads available to fetch from.
 441500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 441500: system.cpu.decode: Processing [tid:0]
 441500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 441500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 441500: system.cpu.rename: Processing [tid:0]
 441500: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 29, Free LQ: 15, Free SQ: 8
 441500: system.cpu.rename: [tid:0]: 3 instructions not yet in ROB
 441500: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 3, dispatched Insts: 0
 441500: system.cpu.rename: [tid:0]: 26 rob free
 441500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 3, dispatched Insts: 0
 441500: system.cpu.rename: [tid:0]: 27 iq free
 441500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 1, loads dispatchedToLQ: 0
 441500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 441500: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 3, dispatched Insts: 0
 441500: system.cpu.rename: [tid:0]: 26 rob free
 441500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 3, dispatched Insts: 0
 441500: system.cpu.rename: [tid:0]: 27 iq free
 441500: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
 441500: system.cpu.rename: [tid:0]: 3 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 441500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 441500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 1, loads dispatchedToLQ: 0
 441500: system.cpu.rename: [tid:0]: Processing instruction [sn:75] with PC (0x1440c=>0x14410).(0=>1).
 441500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 15
 441500: system.cpu.rename: [tid:0]: Register 15 is ready.
 441500: global: [sn:75] has 1 ready out of 5 sources. RTI 0)
 441500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 441500: system.cpu.rename: [tid:0]: Register 960 is ready.
 441500: global: [sn:75] has 2 ready out of 5 sources. RTI 0)
 441500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 441500: system.cpu.rename: [tid:0]: Register 325 is ready.
 441500: global: [sn:75] has 3 ready out of 5 sources. RTI 0)
 441500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 441500: system.cpu.rename: [tid:0]: Register 325 is ready.
 441500: global: [sn:75] has 4 ready out of 5 sources. RTI 0)
 441500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 441500: system.cpu.rename: [tid:0]: Register 325 is ready.
 441500: global: [sn:75] has 5 ready out of 5 sources. RTI 0)
 441500: global: Renamed reg 4 to physical reg 79 old mapping was 4
 441500: system.cpu.rename: [tid:0]: Renaming arch reg 4 to physical reg 79.
 441500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=8), [sn:75].
 441500: system.cpu.rename: Activity this cycle.
 441500: system.cpu: Activity: 6
 441500: system.cpu.iew: Issue: Processing [tid:0]
 441500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 441500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14400=>0x14404).(0=>1) [sn:72] [tid:0] to IQ.
 441500: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:72]
 441500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14404=>0x14408).(0=>1) [sn:73] [tid:0] to IQ.
 441500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:73]
 441500: system.cpu.iq: Adding instruction [sn:73] PC (0x14404=>0x14408).(0=>1) to the IQ.
 441500: system.cpu.iq: Instruction PC (0x14404=>0x14408).(0=>1) has src reg 332 that is being added to the dependency chain.
 441500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14408=>0x1440c).(0=>1) [sn:74] [tid:0] to IQ.
 441500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:74]
 441500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 441500: system.cpu.iew.lsq.thread0: Inserting load PC (0x14408=>0x1440c).(0=>1), idx:15 [sn:74]
 441500: system.cpu.iq: Adding instruction [sn:74] PC (0x14408=>0x1440c).(0=>1) to the IQ.
 441500: memdepentry: Memory dependency entry created.  memdep_count=2 (0x14408=>0x1440c).(0=>1)
 441500: global: Inst 0x14408 with index 258 had no SSID
 441500: system.cpu.memDep0: No dependency for inst PC (0x14408=>0x1440c).(0=>1) [sn:74].
 441500: system.cpu.memDep0: Adding instruction [sn:74] to the ready list.
 441500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14408=>0x1440c).(0=>1) opclass:32 [sn:74].
 441500: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:72]
 441500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 441500: system.cpu.iq: Thread 0: Issuing instruction PC (0x14408=>0x1440c).(0=>1) [sn:74]
 441500: system.cpu.memDep0: Issuing instruction PC 0x14408 [sn:74].
 441500: system.cpu.iew: Processing [tid:0]
 441500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 441500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 8
 441500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 441500: system.cpu.iew: IQ has 28 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 8 free entries.
 441500: system.cpu.commit: Getting instructions from Rename stage.
 441500: system.cpu.commit: Inserting PC (0x14400=>0x14404).(0=>1) [sn:72] [tid:0] into ROB.
 441500: system.cpu.rob: Adding inst PC (0x14400=>0x14404).(0=>1) to the ROB.
 441500: system.cpu.rob: [tid:0] Now has 12 instructions.
 441500: system.cpu.commit: Inserting PC (0x14404=>0x14408).(0=>1) [sn:73] [tid:0] into ROB.
 441500: system.cpu.rob: Adding inst PC (0x14404=>0x14408).(0=>1) to the ROB.
 441500: system.cpu.rob: [tid:0] Now has 13 instructions.
 441500: system.cpu.commit: Inserting PC (0x14408=>0x1440c).(0=>1) [sn:74] [tid:0] into ROB.
 441500: system.cpu.rob: Adding inst PC (0x14408=>0x1440c).(0=>1) to the ROB.
 441500: system.cpu.rob: [tid:0] Now has 14 instructions.
 441500: system.cpu.commit: Trying to commit instructions in the ROB.
 441500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:61] PC (0x143f4=>0x143f8).(0=>1) is head of ROB and not ready
 441500: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
 441500: system.cpu.commit: Activity This Cycle.
 441500: system.cpu: Scheduling next tick!
 442000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 442000: system.cpu.fetch: Running stage.
 442000: system.cpu.fetch: There are no more threads available to fetch from.
 442000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 442000: system.cpu.decode: Processing [tid:0]
 442000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 442000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 442000: system.cpu.rename: Processing [tid:0]
 442000: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 26, Free LQ: 15, Free SQ: 8
 442000: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 442000: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 4, dispatched Insts: 3
 442000: system.cpu.rename: [tid:0]: 25 rob free
 442000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 4, dispatched Insts: 3
 442000: system.cpu.rename: [tid:0]: 29 iq free
 442000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 2, loads dispatchedToLQ: 1
 442000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 442000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 442000: system.cpu.iew: Issue: Processing [tid:0]
 442000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 442000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1440c=>0x14410).(0=>1) [sn:75] [tid:0] to IQ.
 442000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:75]
 442000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 442000: system.cpu.iew.lsq.thread0: Inserting load PC (0x1440c=>0x14410).(0=>1), idx:16 [sn:75]
 442000: system.cpu.iq: Adding instruction [sn:75] PC (0x1440c=>0x14410).(0=>1) to the IQ.
 442000: memdepentry: Memory dependency entry created.  memdep_count=3 (0x1440c=>0x14410).(0=>1)
 442000: global: Inst 0x1440c with index 259 had no SSID
 442000: system.cpu.memDep0: No dependency for inst PC (0x1440c=>0x14410).(0=>1) [sn:75].
 442000: system.cpu.memDep0: Adding instruction [sn:75] to the ready list.
 442000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1440c=>0x14410).(0=>1) opclass:32 [sn:75].
 442000: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:72]
 442000: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:72]
 442000: global: RegFile: Access to cc register 325, has data 0
 442000: global: RegFile: Access to cc register 325, has data 0
 442000: global: RegFile: Access to cc register 325, has data 0
 442000: global: RegFile: Access to int register 76, has data 0xbefffd40
 442000: global: RegFile: Setting int register 77 to 0xbefffd38
 442000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 442000: system.cpu.iq: Waking dependents of completed instruction.
 442000: system.cpu.iq: Waking any dependents on register 77.
 442000: system.cpu.iew: Sending instructions to commit, [sn:72] PC (0x14400=>0x14404).(0=>1).
 442000: system.cpu.iew: Setting Destination Register 77
 442000: system.cpu.scoreboard: Setting reg 77 as ready
 442000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 442000: system.cpu.iq: Thread 0: Issuing instruction PC (0x1440c=>0x14410).(0=>1) [sn:75]
 442000: system.cpu.memDep0: Issuing instruction PC 0x1440c [sn:75].
 442000: system.cpu: Activity: 7
 442000: system.cpu.iew: Processing [tid:0]
 442000: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 442000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 8
 442000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 442000: system.cpu.iew: IQ has 27 free entries (Can schedule: 0).  LQ has 13 free entries. SQ has 8 free entries.
 442000: system.cpu.commit: Getting instructions from Rename stage.
 442000: system.cpu.commit: Inserting PC (0x1440c=>0x14410).(0=>1) [sn:75] [tid:0] into ROB.
 442000: system.cpu.rob: Adding inst PC (0x1440c=>0x14410).(0=>1) to the ROB.
 442000: system.cpu.rob: [tid:0] Now has 15 instructions.
 442000: system.cpu.commit: Trying to commit instructions in the ROB.
 442000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:61] PC (0x143f4=>0x143f8).(0=>1) is head of ROB and not ready
 442000: system.cpu.commit: [tid:0]: ROB has 15 insts & 25 free entries.
 442000: system.cpu.commit: Activity This Cycle.
 442000: system.cpu: Scheduling next tick!
 442000: system.cpu.iq: Processing FU completion [sn:74]
 442000: system.cpu: CPU already running.
 442500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 442500: system.cpu.fetch: Running stage.
 442500: system.cpu.fetch: There are no more threads available to fetch from.
 442500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 442500: system.cpu.decode: Processing [tid:0]
 442500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 442500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 442500: system.cpu.rename: Processing [tid:0]
 442500: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 25, Free LQ: 15, Free SQ: 8
 442500: system.cpu.rename: [tid:0]: 1 instructions not yet in ROB
 442500: system.cpu.rename: calcFreeROBEntires: free robEntries: 25, instsInProgress: 1, dispatched Insts: 1
 442500: system.cpu.rename: [tid:0]: 25 rob free
 442500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 30, instsInProgress: 1, dispatched Insts: 1
 442500: system.cpu.rename: [tid:0]: 30 iq free
 442500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 1, loads dispatchedToLQ: 1
 442500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 442500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 442500: system.cpu.iew: Issue: Processing [tid:0]
 442500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 442500: system.cpu.iew: Execute: Executing instructions from IQ.
 442500: system.cpu.iew: Execute: Processing PC (0x14408=>0x1440c).(0=>1), [tid:0] [sn:74].
 442500: system.cpu.iew: Execute: Calculating address for memory reference.
 442500: system.cpu.iew.lsq.thread0: Executing load PC (0x14408=>0x1440c).(0=>1), [sn:74]
 442500: global: RegFile: Access to cc register 325, has data 0
 442500: global: RegFile: Access to cc register 325, has data 0
 442500: global: RegFile: Access to cc register 325, has data 0
 442500: system.cpu.iew.lsq.thread0: Read called, load idx: 15, store idx: 6, storeHead: 15 addr: 0xc67c
 442500: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:74] PC (0x14408=>0x1440c).(0=>1)
 442500: system.cpu: Activity: 8
 442500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 442500: system.cpu.iq: Not able to schedule any instructions.
 442500: system.cpu.iew: Processing [tid:0]
 442500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 442500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 8
 442500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 442500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 8
 442500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 442500: system.cpu.iew: IQ has 27 free entries (Can schedule: 0).  LQ has 13 free entries. SQ has 8 free entries.
 442500: system.cpu.iew: Activity this cycle.
 442500: system.cpu.commit: Getting instructions from Rename stage.
 442500: system.cpu.commit: Trying to commit instructions in the ROB.
 442500: system.cpu.commit: [tid:0]: Marking PC (0x14400=>0x14404).(0=>1), [sn:72] ready within ROB.
 442500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:61] PC (0x143f4=>0x143f8).(0=>1) is head of ROB and not ready
 442500: system.cpu.commit: [tid:0]: ROB has 15 insts & 25 free entries.
 442500: system.cpu: Scheduling next tick!
 442500: system.cpu.iq: Processing FU completion [sn:75]
 442500: system.cpu: CPU already running.
 443000: system.cpu.icache_port: Fetch unit received timing
 443000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 443000: system.cpu: CPU already running.
 443000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 443000: system.cpu.fetch: Activating stage.
 443000: system.cpu: Activity: 9
 443000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 443000: system.cpu.fetch: Running stage.
 443000: system.cpu.fetch: Attempting to fetch from [tid:0]
 443000: system.cpu.fetch: [tid:0]: Icache miss is complete.
 443000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 443000: global: DynInst: [sn:76] Instruction created. Instcount for system.cpu = 25
 443000: system.cpu.fetch: [tid:0]: Instruction PC 0x14410 (0) created [sn:76].
 443000: system.cpu.fetch: [tid:0]: Instruction is:   mov   r2, #0
 443000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 443000: global: DynInst: [sn:77] Instruction created. Instcount for system.cpu = 26
 443000: system.cpu.fetch: [tid:0]: Instruction PC 0x14414 (0) created [sn:77].
 443000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r5, [r1, #0]
 443000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 443000: global: DynInst: [sn:78] Instruction created. Instcount for system.cpu = 27
 443000: system.cpu.fetch: [tid:0]: Instruction PC 0x14418 (0) created [sn:78].
 443000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r1, [pc, #612]
 443000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 443000: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 443000: system.cpu.fetch: [tid:0][sn:76]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 443000: system.cpu.fetch: [tid:0][sn:77]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 443000: system.cpu.fetch: [tid:0][sn:78]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 443000: system.cpu.fetch: Activity this cycle.
 443000: system.cpu: Activity: 10
 443000: system.cpu.decode: Processing [tid:0]
 443000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 443000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 443000: system.cpu.rename: Processing [tid:0]
 443000: system.cpu.rename: [tid:0]: Free IQ: 27, Free ROB: 25, Free LQ: 13, Free SQ: 8
 443000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 443000: system.cpu.rename: calcFreeROBEntires: free robEntries: 25, instsInProgress: 0, dispatched Insts: 0
 443000: system.cpu.rename: [tid:0]: 25 rob free
 443000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 27, instsInProgress: 0, dispatched Insts: 0
 443000: system.cpu.rename: [tid:0]: 27 iq free
 443000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 0, loads dispatchedToLQ: 0
 443000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 443000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 443000: system.cpu.iew: Issue: Processing [tid:0]
 443000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 443000: system.cpu.iew: Execute: Executing instructions from IQ.
 443000: system.cpu.iew: Execute: Processing PC (0x1440c=>0x14410).(0=>1), [tid:0] [sn:75].
 443000: system.cpu.iew: Execute: Calculating address for memory reference.
 443000: system.cpu.iew.lsq.thread0: Executing load PC (0x1440c=>0x14410).(0=>1), [sn:75]
 443000: global: RegFile: Access to cc register 325, has data 0
 443000: global: RegFile: Access to cc register 325, has data 0
 443000: global: RegFile: Access to cc register 325, has data 0
 443000: system.cpu.iew.lsq.thread0: Read called, load idx: 16, store idx: 6, storeHead: 15 addr: 0xc680
 443000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:75] PC (0x1440c=>0x14410).(0=>1)
 443000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 443000: system.cpu.iq: Not able to schedule any instructions.
 443000: system.cpu.iew: Processing [tid:0]
 443000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 443000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 8
 443000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 443000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 8
 443000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 443000: system.cpu.iew: IQ has 27 free entries (Can schedule: 0).  LQ has 13 free entries. SQ has 8 free entries.
 443000: system.cpu.iew: Activity this cycle.
 443000: system.cpu.commit: Getting instructions from Rename stage.
 443000: system.cpu.commit: Trying to commit instructions in the ROB.
 443000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:61] PC (0x143f4=>0x143f8).(0=>1) is head of ROB and not ready
 443000: system.cpu.commit: [tid:0]: ROB has 15 insts & 25 free entries.
 443000: system.cpu: Scheduling next tick!
 443500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 443500: system.cpu.fetch: Running stage.
 443500: system.cpu.fetch: Attempting to fetch from [tid:0]
 443500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 443500: global: DynInst: [sn:79] Instruction created. Instcount for system.cpu = 28
 443500: system.cpu.fetch: [tid:0]: Instruction PC 0x1441c (0) created [sn:79].
 443500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r6, [r4, #4]
 443500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 443500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14420=>0x14424).(0=>1).
 443500: system.cpu.fetch: [tid:0] Fetching cache line 0x14420 for addr 0x14420
 443500: system.cpu: CPU already running.
 443500: system.cpu.fetch: Fetch: Doing instruction read.
 443500: system.cpu.fetch: [tid:0]: Doing Icache access.
 443500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 443500: system.cpu.fetch: Deactivating stage.
 443500: system.cpu: Activity: 9
 443500: system.cpu.fetch: [tid:0][sn:79]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 443500: system.cpu.fetch: Activity this cycle.
 443500: system.cpu: Activity: 10
 443500: system.cpu.decode: Processing [tid:0]
 443500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 443500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 443500: system.cpu.rename: Processing [tid:0]
 443500: system.cpu.rename: [tid:0]: Free IQ: 27, Free ROB: 25, Free LQ: 13, Free SQ: 8
 443500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 443500: system.cpu.rename: calcFreeROBEntires: free robEntries: 25, instsInProgress: 0, dispatched Insts: 0
 443500: system.cpu.rename: [tid:0]: 25 rob free
 443500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 27, instsInProgress: 0, dispatched Insts: 0
 443500: system.cpu.rename: [tid:0]: 27 iq free
 443500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 0, loads dispatchedToLQ: 0
 443500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 443500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 443500: system.cpu.iew: Issue: Processing [tid:0]
 443500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 443500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 443500: system.cpu.iq: Not able to schedule any instructions.
 443500: system.cpu.iew: Processing [tid:0]
 443500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 443500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 8
 443500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 443500: system.cpu.iew: IQ has 27 free entries (Can schedule: 0).  LQ has 13 free entries. SQ has 8 free entries.
 443500: system.cpu.commit: Getting instructions from Rename stage.
 443500: system.cpu.commit: Trying to commit instructions in the ROB.
 443500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:61] PC (0x143f4=>0x143f8).(0=>1) is head of ROB and not ready
 443500: system.cpu.commit: [tid:0]: ROB has 15 insts & 25 free entries.
 443500: system.cpu: Activity: 9
 443500: system.cpu: Scheduling next tick!
 444000: system.cpu.icache_port: Fetch unit received timing
 444000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 444000: system.cpu: CPU already running.
 444000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 444000: system.cpu.fetch: Activating stage.
 444000: system.cpu: Activity: 10
 444000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 444000: system.cpu.fetch: Running stage.
 444000: system.cpu.fetch: Attempting to fetch from [tid:0]
 444000: system.cpu.fetch: [tid:0]: Icache miss is complete.
 444000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 444000: global: DynInst: [sn:80] Instruction created. Instcount for system.cpu = 29
 444000: system.cpu.fetch: [tid:0]: Instruction PC 0x14420 (0) created [sn:80].
 444000: system.cpu.fetch: [tid:0]: Instruction is:   add   r0, r0, #8
 444000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 444000: global: DynInst: [sn:81] Instruction created. Instcount for system.cpu = 30
 444000: system.cpu.fetch: [tid:0]: Instruction PC 0x14424 (0) created [sn:81].
 444000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r1, [r1, #0]
 444000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 444000: global: DynInst: [sn:82] Instruction created. Instcount for system.cpu = 31
 444000: system.cpu.fetch: [tid:0]: Instruction PC 0x14428 (0) created [sn:82].
 444000: system.cpu.fetch: [tid:0]: Instruction is:   mov   r12, r2
 444000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 444000: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 444000: system.cpu.fetch: [tid:0][sn:80]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 444000: system.cpu.fetch: [tid:0][sn:81]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 444000: system.cpu.fetch: [tid:0][sn:82]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 444000: system.cpu.fetch: Activity this cycle.
 444000: system.cpu: Activity: 11
 444000: system.cpu.decode: Processing [tid:0]
 444000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 444000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 444000: system.cpu.rename: Processing [tid:0]
 444000: system.cpu.rename: [tid:0]: Free IQ: 27, Free ROB: 25, Free LQ: 13, Free SQ: 8
 444000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 444000: system.cpu.rename: calcFreeROBEntires: free robEntries: 25, instsInProgress: 0, dispatched Insts: 0
 444000: system.cpu.rename: [tid:0]: 25 rob free
 444000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 27, instsInProgress: 0, dispatched Insts: 0
 444000: system.cpu.rename: [tid:0]: 27 iq free
 444000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 0, loads dispatchedToLQ: 0
 444000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 444000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 444000: system.cpu.iew: Issue: Processing [tid:0]
 444000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 444000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 444000: system.cpu.iq: Not able to schedule any instructions.
 444000: system.cpu.iew: Processing [tid:0]
 444000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 444000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 8
 444000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 444000: system.cpu.iew: IQ has 27 free entries (Can schedule: 0).  LQ has 13 free entries. SQ has 8 free entries.
 444000: system.cpu.commit: Getting instructions from Rename stage.
 444000: system.cpu.commit: Trying to commit instructions in the ROB.
 444000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:61] PC (0x143f4=>0x143f8).(0=>1) is head of ROB and not ready
 444000: system.cpu.commit: [tid:0]: ROB has 15 insts & 25 free entries.
 444000: system.cpu: Activity: 10
 444000: system.cpu: Scheduling next tick!
 444500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 444500: system.cpu.fetch: Running stage.
 444500: system.cpu.fetch: Attempting to fetch from [tid:0]
 444500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 444500: global: DynInst: [sn:83] Instruction created. Instcount for system.cpu = 32
 444500: system.cpu.fetch: [tid:0]: Instruction PC 0x1442c (0) created [sn:83].
 444500: system.cpu.fetch: [tid:0]: Instruction is:   str   r1, [sp, #4]
 444500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 444500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14430=>0x14434).(0=>1).
 444500: system.cpu.fetch: [tid:0] Fetching cache line 0x14430 for addr 0x14430
 444500: system.cpu: CPU already running.
 444500: system.cpu.fetch: Fetch: Doing instruction read.
 444500: system.cpu.fetch: [tid:0]: Doing Icache access.
 444500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 444500: system.cpu.fetch: Deactivating stage.
 444500: system.cpu: Activity: 9
 444500: system.cpu.fetch: [tid:0][sn:83]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 444500: system.cpu.fetch: Activity this cycle.
 444500: system.cpu: Activity: 10
 444500: system.cpu.decode: Processing [tid:0]
 444500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 444500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 444500: system.cpu.decode: [tid:0]: Processing instruction [sn:76] with PC (0x14410=>0x14414).(0=>1)
 444500: system.cpu.decode: [tid:0]: Processing instruction [sn:77] with PC (0x14414=>0x14418).(0=>1)
 444500: system.cpu.decode: [tid:0]: Processing instruction [sn:78] with PC (0x14418=>0x1441c).(0=>1)
 444500: system.cpu.decode: Activity this cycle.
 444500: system.cpu.rename: Processing [tid:0]
 444500: system.cpu.rename: [tid:0]: Free IQ: 27, Free ROB: 25, Free LQ: 13, Free SQ: 8
 444500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 444500: system.cpu.rename: calcFreeROBEntires: free robEntries: 25, instsInProgress: 0, dispatched Insts: 0
 444500: system.cpu.rename: [tid:0]: 25 rob free
 444500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 27, instsInProgress: 0, dispatched Insts: 0
 444500: system.cpu.rename: [tid:0]: 27 iq free
 444500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 0, loads dispatchedToLQ: 0
 444500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 444500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 444500: system.cpu.iew: Issue: Processing [tid:0]
 444500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 444500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 444500: system.cpu.iq: Not able to schedule any instructions.
 444500: system.cpu.iew: Processing [tid:0]
 444500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 444500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 8
 444500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 444500: system.cpu.iew: IQ has 27 free entries (Can schedule: 0).  LQ has 13 free entries. SQ has 8 free entries.
 444500: system.cpu.commit: Getting instructions from Rename stage.
 444500: system.cpu.commit: Trying to commit instructions in the ROB.
 444500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:61] PC (0x143f4=>0x143f8).(0=>1) is head of ROB and not ready
 444500: system.cpu.commit: [tid:0]: ROB has 15 insts & 25 free entries.
 444500: system.cpu: Scheduling next tick!
 445000: system.cpu.icache_port: Fetch unit received timing
 445000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 445000: system.cpu: CPU already running.
 445000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 445000: system.cpu.fetch: Activating stage.
 445000: system.cpu: Activity: 11
 445000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 445000: system.cpu.fetch: Running stage.
 445000: system.cpu.fetch: Attempting to fetch from [tid:0]
 445000: system.cpu.fetch: [tid:0]: Icache miss is complete.
 445000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 445000: global: DynInst: [sn:84] Instruction created. Instcount for system.cpu = 33
 445000: system.cpu.fetch: [tid:0]: Instruction PC 0x14430 (0) created [sn:84].
 445000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r1, [pc, #592]
 445000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 445000: global: DynInst: [sn:85] Instruction created. Instcount for system.cpu = 34
 445000: system.cpu.fetch: [tid:0]: Instruction PC 0x14434 (0) created [sn:85].
 445000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   fp, [r1, #0]
 445000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 445000: global: DynInst: [sn:86] Instruction created. Instcount for system.cpu = 35
 445000: system.cpu.fetch: [tid:0]: Instruction PC 0x14438 (0) created [sn:86].
 445000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r1, [r4, #0]
 445000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 445000: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 445000: system.cpu.fetch: [tid:0][sn:84]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 445000: system.cpu.fetch: [tid:0][sn:85]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 445000: system.cpu.fetch: [tid:0][sn:86]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 445000: system.cpu.fetch: Activity this cycle.
 445000: system.cpu: Activity: 12
 445000: system.cpu.decode: Processing [tid:0]
 445000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 445000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 445000: system.cpu.decode: [tid:0]: Processing instruction [sn:79] with PC (0x1441c=>0x14420).(0=>1)
 445000: system.cpu.decode: Activity this cycle.
 445000: system.cpu.rename: Processing [tid:0]
 445000: system.cpu.rename: [tid:0]: Free IQ: 27, Free ROB: 25, Free LQ: 13, Free SQ: 8
 445000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 445000: system.cpu.rename: calcFreeROBEntires: free robEntries: 25, instsInProgress: 0, dispatched Insts: 0
 445000: system.cpu.rename: [tid:0]: 25 rob free
 445000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 27, instsInProgress: 0, dispatched Insts: 0
 445000: system.cpu.rename: [tid:0]: 27 iq free
 445000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 0, loads dispatchedToLQ: 0
 445000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 445000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 445000: system.cpu.iew: Issue: Processing [tid:0]
 445000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 445000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 445000: system.cpu.iq: Not able to schedule any instructions.
 445000: system.cpu.iew: Processing [tid:0]
 445000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 445000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 8
 445000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 445000: system.cpu.iew: IQ has 27 free entries (Can schedule: 0).  LQ has 13 free entries. SQ has 8 free entries.
 445000: system.cpu.commit: Getting instructions from Rename stage.
 445000: system.cpu.commit: Trying to commit instructions in the ROB.
 445000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:61] PC (0x143f4=>0x143f8).(0=>1) is head of ROB and not ready
 445000: system.cpu.commit: [tid:0]: ROB has 15 insts & 25 free entries.
 445000: system.cpu: Activity: 11
 445000: system.cpu: Scheduling next tick!
 445500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 445500: system.cpu.fetch: Running stage.
 445500: system.cpu.fetch: Attempting to fetch from [tid:0]
 445500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 445500: global: DynInst: [sn:87] Instruction created. Instcount for system.cpu = 36
 445500: system.cpu.fetch: [tid:0]: Instruction PC 0x1443c (0) created [sn:87].
 445500: system.cpu.fetch: [tid:0]: Instruction is:   str   r1, [sp, #0]
 445500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 445500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14440=>0x14444).(0=>1).
 445500: system.cpu.fetch: [tid:0] Fetching cache line 0x14440 for addr 0x14440
 445500: system.cpu: CPU already running.
 445500: system.cpu.fetch: Fetch: Doing instruction read.
 445500: system.cpu.fetch: [tid:0]: Doing Icache access.
 445500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 445500: system.cpu.fetch: Deactivating stage.
 445500: system.cpu: Activity: 10
 445500: system.cpu.fetch: [tid:0][sn:87]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 445500: system.cpu.fetch: Activity this cycle.
 445500: system.cpu: Activity: 11
 445500: system.cpu.decode: Processing [tid:0]
 445500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 445500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 445500: system.cpu.decode: [tid:0]: Processing instruction [sn:80] with PC (0x14420=>0x14424).(0=>1)
 445500: system.cpu.decode: [tid:0]: Processing instruction [sn:81] with PC (0x14424=>0x14428).(0=>1)
 445500: system.cpu.decode: [tid:0]: Processing instruction [sn:82] with PC (0x14428=>0x1442c).(0=>1)
 445500: system.cpu.decode: Activity this cycle.
 445500: system.cpu.rename: Processing [tid:0]
 445500: system.cpu.rename: [tid:0]: Free IQ: 27, Free ROB: 25, Free LQ: 13, Free SQ: 8
 445500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 445500: system.cpu.rename: calcFreeROBEntires: free robEntries: 25, instsInProgress: 0, dispatched Insts: 0
 445500: system.cpu.rename: [tid:0]: 25 rob free
 445500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 27, instsInProgress: 0, dispatched Insts: 0
 445500: system.cpu.rename: [tid:0]: 27 iq free
 445500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 0, loads dispatchedToLQ: 0
 445500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 445500: system.cpu.rename: calcFreeROBEntires: free robEntries: 25, instsInProgress: 0, dispatched Insts: 0
 445500: system.cpu.rename: [tid:0]: 25 rob free
 445500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 27, instsInProgress: 0, dispatched Insts: 0
 445500: system.cpu.rename: [tid:0]: 27 iq free
 445500: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 445500: system.cpu.rename: [tid:0]: 0 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 445500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 445500: system.cpu.rename: [tid:0]: Processing instruction [sn:76] with PC (0x14410=>0x14414).(0=>1).
 445500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 445500: system.cpu.rename: [tid:0]: Register 325 is ready.
 445500: global: [sn:76] has 1 ready out of 3 sources. RTI 0)
 445500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 445500: system.cpu.rename: [tid:0]: Register 325 is ready.
 445500: global: [sn:76] has 2 ready out of 3 sources. RTI 0)
 445500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 445500: system.cpu.rename: [tid:0]: Register 325 is ready.
 445500: global: [sn:76] has 3 ready out of 3 sources. RTI 0)
 445500: global: Renamed reg 2 to physical reg 80 old mapping was 70
 445500: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 80.
 445500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=9), [sn:76].
 445500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 445500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 0, loads dispatchedToLQ: 0
 445500: system.cpu.rename: [tid:0]: Processing instruction [sn:77] with PC (0x14414=>0x14418).(0=>1).
 445500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 1 (flattened 1), got phys reg 78
 445500: system.cpu.rename: [tid:0]: Register 78 is not ready.
 445500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 445500: system.cpu.rename: [tid:0]: Register 960 is ready.
 445500: global: [sn:77] has 1 ready out of 5 sources. RTI 0)
 445500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 445500: system.cpu.rename: [tid:0]: Register 325 is ready.
 445500: global: [sn:77] has 2 ready out of 5 sources. RTI 0)
 445500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 445500: system.cpu.rename: [tid:0]: Register 325 is ready.
 445500: global: [sn:77] has 3 ready out of 5 sources. RTI 0)
 445500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 445500: system.cpu.rename: [tid:0]: Register 325 is ready.
 445500: global: [sn:77] has 4 ready out of 5 sources. RTI 0)
 445500: global: Renamed reg 5 to physical reg 81 old mapping was 5
 445500: system.cpu.rename: [tid:0]: Renaming arch reg 5 to physical reg 81.
 445500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=10), [sn:77].
 445500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 445500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 1, loads dispatchedToLQ: 0
 445500: system.cpu.rename: [tid:0]: Processing instruction [sn:78] with PC (0x14418=>0x1441c).(0=>1).
 445500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 15
 445500: system.cpu.rename: [tid:0]: Register 15 is ready.
 445500: global: [sn:78] has 1 ready out of 5 sources. RTI 0)
 445500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 445500: system.cpu.rename: [tid:0]: Register 960 is ready.
 445500: global: [sn:78] has 2 ready out of 5 sources. RTI 0)
 445500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 445500: system.cpu.rename: [tid:0]: Register 325 is ready.
 445500: global: [sn:78] has 3 ready out of 5 sources. RTI 0)
 445500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 445500: system.cpu.rename: [tid:0]: Register 325 is ready.
 445500: global: [sn:78] has 4 ready out of 5 sources. RTI 0)
 445500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 445500: system.cpu.rename: [tid:0]: Register 325 is ready.
 445500: global: [sn:78] has 5 ready out of 5 sources. RTI 0)
 445500: global: Renamed reg 1 to physical reg 82 old mapping was 78
 445500: system.cpu.rename: [tid:0]: Renaming arch reg 1 to physical reg 82.
 445500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=11), [sn:78].
 445500: system.cpu.rename: Activity this cycle.
 445500: system.cpu.iew: Issue: Processing [tid:0]
 445500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 445500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 445500: system.cpu.iq: Not able to schedule any instructions.
 445500: system.cpu.iew: Processing [tid:0]
 445500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 445500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 8
 445500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 445500: system.cpu.iew: IQ has 27 free entries (Can schedule: 0).  LQ has 13 free entries. SQ has 8 free entries.
 445500: system.cpu.commit: Getting instructions from Rename stage.
 445500: system.cpu.commit: Trying to commit instructions in the ROB.
 445500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:61] PC (0x143f4=>0x143f8).(0=>1) is head of ROB and not ready
 445500: system.cpu.commit: [tid:0]: ROB has 15 insts & 25 free entries.
 445500: system.cpu: Activity: 10
 445500: system.cpu: Scheduling next tick!
 446000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 446000: system.cpu.fetch: Running stage.
 446000: system.cpu.fetch: There are no more threads available to fetch from.
 446000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 446000: system.cpu.decode: Processing [tid:0]
 446000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 446000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 446000: system.cpu.decode: [tid:0]: Processing instruction [sn:83] with PC (0x1442c=>0x14430).(0=>1)
 446000: system.cpu.decode: Activity this cycle.
 446000: system.cpu: Activity: 11
 446000: system.cpu.rename: Processing [tid:0]
 446000: system.cpu.rename: [tid:0]: Free IQ: 27, Free ROB: 25, Free LQ: 13, Free SQ: 8
 446000: system.cpu.rename: [tid:0]: 3 instructions not yet in ROB
 446000: system.cpu.rename: calcFreeROBEntires: free robEntries: 25, instsInProgress: 3, dispatched Insts: 0
 446000: system.cpu.rename: [tid:0]: 22 rob free
 446000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 27, instsInProgress: 3, dispatched Insts: 0
 446000: system.cpu.rename: [tid:0]: 24 iq free
 446000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 2, loads dispatchedToLQ: 0
 446000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 446000: system.cpu.rename: calcFreeROBEntires: free robEntries: 25, instsInProgress: 3, dispatched Insts: 0
 446000: system.cpu.rename: [tid:0]: 22 rob free
 446000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 27, instsInProgress: 3, dispatched Insts: 0
 446000: system.cpu.rename: [tid:0]: 24 iq free
 446000: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
 446000: system.cpu.rename: [tid:0]: 3 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 446000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 446000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 2, loads dispatchedToLQ: 0
 446000: system.cpu.rename: [tid:0]: Processing instruction [sn:79] with PC (0x1441c=>0x14420).(0=>1).
 446000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 4 (flattened 4), got phys reg 79
 446000: system.cpu.rename: [tid:0]: Register 79 is not ready.
 446000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 446000: system.cpu.rename: [tid:0]: Register 960 is ready.
 446000: global: [sn:79] has 1 ready out of 5 sources. RTI 0)
 446000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 446000: system.cpu.rename: [tid:0]: Register 325 is ready.
 446000: global: [sn:79] has 2 ready out of 5 sources. RTI 0)
 446000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 446000: system.cpu.rename: [tid:0]: Register 325 is ready.
 446000: global: [sn:79] has 3 ready out of 5 sources. RTI 0)
 446000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 446000: system.cpu.rename: [tid:0]: Register 325 is ready.
 446000: global: [sn:79] has 4 ready out of 5 sources. RTI 0)
 446000: global: Renamed reg 6 to physical reg 83 old mapping was 57
 446000: system.cpu.rename: [tid:0]: Renaming arch reg 6 to physical reg 83.
 446000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=12), [sn:79].
 446000: system.cpu.rename: Activity this cycle.
 446000: system.cpu.iew: Issue: Processing [tid:0]
 446000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 446000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14410=>0x14414).(0=>1) [sn:76] [tid:0] to IQ.
 446000: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:76]
 446000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14414=>0x14418).(0=>1) [sn:77] [tid:0] to IQ.
 446000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:77]
 446000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 446000: system.cpu.iew.lsq.thread0: Inserting load PC (0x14414=>0x14418).(0=>1), idx:0 [sn:77]
 446000: system.cpu.iq: Adding instruction [sn:77] PC (0x14414=>0x14418).(0=>1) to the IQ.
 446000: system.cpu.iq: Instruction PC (0x14414=>0x14418).(0=>1) has src reg 78 that is being added to the dependency chain.
 446000: memdepentry: Memory dependency entry created.  memdep_count=4 (0x14414=>0x14418).(0=>1)
 446000: global: Inst 0x14414 with index 261 had no SSID
 446000: system.cpu.memDep0: No dependency for inst PC (0x14414=>0x14418).(0=>1) [sn:77].
 446000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14418=>0x1441c).(0=>1) [sn:78] [tid:0] to IQ.
 446000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:78]
 446000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 446000: system.cpu.iew.lsq.thread0: Inserting load PC (0x14418=>0x1441c).(0=>1), idx:1 [sn:78]
 446000: system.cpu.iq: Adding instruction [sn:78] PC (0x14418=>0x1441c).(0=>1) to the IQ.
 446000: memdepentry: Memory dependency entry created.  memdep_count=5 (0x14418=>0x1441c).(0=>1)
 446000: global: Inst 0x14418 with index 262 had no SSID
 446000: system.cpu.memDep0: No dependency for inst PC (0x14418=>0x1441c).(0=>1) [sn:78].
 446000: system.cpu.memDep0: Adding instruction [sn:78] to the ready list.
 446000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14418=>0x1441c).(0=>1) opclass:32 [sn:78].
 446000: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:76]
 446000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 446000: system.cpu.iq: Thread 0: Issuing instruction PC (0x14418=>0x1441c).(0=>1) [sn:78]
 446000: system.cpu.memDep0: Issuing instruction PC 0x14418 [sn:78].
 446000: system.cpu.iew: Processing [tid:0]
 446000: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 446000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 8
 446000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 5
 446000: system.cpu.iew: IQ has 25 free entries (Can schedule: 0).  LQ has 11 free entries. SQ has 8 free entries.
 446000: system.cpu.commit: Getting instructions from Rename stage.
 446000: system.cpu.commit: Inserting PC (0x14410=>0x14414).(0=>1) [sn:76] [tid:0] into ROB.
 446000: system.cpu.rob: Adding inst PC (0x14410=>0x14414).(0=>1) to the ROB.
 446000: system.cpu.rob: [tid:0] Now has 16 instructions.
 446000: system.cpu.commit: Inserting PC (0x14414=>0x14418).(0=>1) [sn:77] [tid:0] into ROB.
 446000: system.cpu.rob: Adding inst PC (0x14414=>0x14418).(0=>1) to the ROB.
 446000: system.cpu.rob: [tid:0] Now has 17 instructions.
 446000: system.cpu.commit: Inserting PC (0x14418=>0x1441c).(0=>1) [sn:78] [tid:0] into ROB.
 446000: system.cpu.rob: Adding inst PC (0x14418=>0x1441c).(0=>1) to the ROB.
 446000: system.cpu.rob: [tid:0] Now has 18 instructions.
 446000: system.cpu.commit: Trying to commit instructions in the ROB.
 446000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:61] PC (0x143f4=>0x143f8).(0=>1) is head of ROB and not ready
 446000: system.cpu.commit: [tid:0]: ROB has 18 insts & 22 free entries.
 446000: system.cpu.commit: Activity This Cycle.
 446000: system.cpu: Activity: 10
 446000: system.cpu: Scheduling next tick!
 446500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 446500: system.cpu.fetch: Running stage.
 446500: system.cpu.fetch: There are no more threads available to fetch from.
 446500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 446500: system.cpu.decode: Processing [tid:0]
 446500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 446500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 446500: system.cpu.decode: [tid:0]: Processing instruction [sn:84] with PC (0x14430=>0x14434).(0=>1)
 446500: system.cpu.decode: [tid:0]: Processing instruction [sn:85] with PC (0x14434=>0x14438).(0=>1)
 446500: system.cpu.decode: [tid:0]: Processing instruction [sn:86] with PC (0x14438=>0x1443c).(0=>1)
 446500: system.cpu.decode: Activity this cycle.
 446500: system.cpu: Activity: 11
 446500: system.cpu.rename: Processing [tid:0]
 446500: system.cpu.rename: [tid:0]: Free IQ: 27, Free ROB: 22, Free LQ: 13, Free SQ: 8
 446500: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 446500: system.cpu.rename: calcFreeROBEntires: free robEntries: 22, instsInProgress: 4, dispatched Insts: 3
 446500: system.cpu.rename: [tid:0]: 21 rob free
 446500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 27, instsInProgress: 4, dispatched Insts: 3
 446500: system.cpu.rename: [tid:0]: 26 iq free
 446500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 3, loads dispatchedToLQ: 2
 446500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 446500: system.cpu.rename: calcFreeROBEntires: free robEntries: 22, instsInProgress: 4, dispatched Insts: 3
 446500: system.cpu.rename: [tid:0]: 21 rob free
 446500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 27, instsInProgress: 4, dispatched Insts: 3
 446500: system.cpu.rename: [tid:0]: 26 iq free
 446500: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 446500: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 446500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 446500: system.cpu.rename: [tid:0]: Processing instruction [sn:80] with PC (0x14420=>0x14424).(0=>1).
 446500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 446500: system.cpu.rename: [tid:0]: Register 325 is ready.
 446500: global: [sn:80] has 1 ready out of 4 sources. RTI 0)
 446500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 446500: system.cpu.rename: [tid:0]: Register 325 is ready.
 446500: global: [sn:80] has 2 ready out of 4 sources. RTI 0)
 446500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 446500: system.cpu.rename: [tid:0]: Register 325 is ready.
 446500: global: [sn:80] has 3 ready out of 4 sources. RTI 0)
 446500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0 (flattened 0), got phys reg 73
 446500: system.cpu.rename: [tid:0]: Register 73 is ready.
 446500: global: [sn:80] has 4 ready out of 4 sources. RTI 0)
 446500: global: Renamed reg 0 to physical reg 84 old mapping was 73
 446500: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 84.
 446500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=13), [sn:80].
 446500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 446500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 3, loads dispatchedToLQ: 2
 446500: system.cpu.rename: [tid:0]: Processing instruction [sn:81] with PC (0x14424=>0x14428).(0=>1).
 446500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 1 (flattened 1), got phys reg 82
 446500: system.cpu.rename: [tid:0]: Register 82 is not ready.
 446500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 446500: system.cpu.rename: [tid:0]: Register 960 is ready.
 446500: global: [sn:81] has 1 ready out of 5 sources. RTI 0)
 446500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 446500: system.cpu.rename: [tid:0]: Register 325 is ready.
 446500: global: [sn:81] has 2 ready out of 5 sources. RTI 0)
 446500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 446500: system.cpu.rename: [tid:0]: Register 325 is ready.
 446500: global: [sn:81] has 3 ready out of 5 sources. RTI 0)
 446500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 446500: system.cpu.rename: [tid:0]: Register 325 is ready.
 446500: global: [sn:81] has 4 ready out of 5 sources. RTI 0)
 446500: global: Renamed reg 1 to physical reg 85 old mapping was 82
 446500: system.cpu.rename: [tid:0]: Renaming arch reg 1 to physical reg 85.
 446500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=14), [sn:81].
 446500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 446500: system.cpu.rename: [tid:0]: Processing instruction [sn:82] with PC (0x14428=>0x1442c).(0=>1).
 446500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 446500: system.cpu.rename: [tid:0]: Register 325 is ready.
 446500: global: [sn:82] has 1 ready out of 4 sources. RTI 0)
 446500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1537 (flattened 1), got phys reg 334
 446500: system.cpu.rename: [tid:0]: Register 334 is not ready.
 446500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 446500: system.cpu.rename: [tid:0]: Register 325 is ready.
 446500: global: [sn:82] has 2 ready out of 4 sources. RTI 0)
 446500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2 (flattened 2), got phys reg 80
 446500: system.cpu.rename: [tid:0]: Register 80 is not ready.
 446500: global: Renamed reg 12 to physical reg 86 old mapping was 72
 446500: system.cpu.rename: [tid:0]: Renaming arch reg 12 to physical reg 86.
 446500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=15), [sn:82].
 446500: system.cpu.rename: Activity this cycle.
 446500: system.cpu.iew: Issue: Processing [tid:0]
 446500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 446500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1441c=>0x14420).(0=>1) [sn:79] [tid:0] to IQ.
 446500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:79]
 446500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 446500: system.cpu.iew.lsq.thread0: Inserting load PC (0x1441c=>0x14420).(0=>1), idx:2 [sn:79]
 446500: system.cpu.iq: Adding instruction [sn:79] PC (0x1441c=>0x14420).(0=>1) to the IQ.
 446500: system.cpu.iq: Instruction PC (0x1441c=>0x14420).(0=>1) has src reg 79 that is being added to the dependency chain.
 446500: memdepentry: Memory dependency entry created.  memdep_count=6 (0x1441c=>0x14420).(0=>1)
 446500: global: Inst 0x1441c with index 263 had no SSID
 446500: system.cpu.memDep0: No dependency for inst PC (0x1441c=>0x14420).(0=>1) [sn:79].
 446500: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:76]
 446500: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:76]
 446500: global: RegFile: Access to cc register 325, has data 0
 446500: global: RegFile: Access to cc register 325, has data 0
 446500: global: RegFile: Access to cc register 325, has data 0
 446500: global: RegFile: Setting int register 80 to 0
 446500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 446500: system.cpu.iq: Waking dependents of completed instruction.
 446500: system.cpu.iq: Waking any dependents on register 80.
 446500: system.cpu.iew: Sending instructions to commit, [sn:76] PC (0x14410=>0x14414).(0=>1).
 446500: system.cpu.iew: Setting Destination Register 80
 446500: system.cpu.scoreboard: Setting reg 80 as ready
 446500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 446500: system.cpu.iq: Not able to schedule any instructions.
 446500: system.cpu.iew: Processing [tid:0]
 446500: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 446500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 8
 446500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 6
 446500: system.cpu.iew: IQ has 24 free entries (Can schedule: 0).  LQ has 10 free entries. SQ has 8 free entries.
 446500: system.cpu.commit: Getting instructions from Rename stage.
 446500: system.cpu.commit: Inserting PC (0x1441c=>0x14420).(0=>1) [sn:79] [tid:0] into ROB.
 446500: system.cpu.rob: Adding inst PC (0x1441c=>0x14420).(0=>1) to the ROB.
 446500: system.cpu.rob: [tid:0] Now has 19 instructions.
 446500: system.cpu.commit: Trying to commit instructions in the ROB.
 446500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:61] PC (0x143f4=>0x143f8).(0=>1) is head of ROB and not ready
 446500: system.cpu.commit: [tid:0]: ROB has 19 insts & 21 free entries.
 446500: system.cpu.commit: Activity This Cycle.
 446500: system.cpu: Activity: 10
 446500: system.cpu: Scheduling next tick!
 446500: system.cpu.iq: Processing FU completion [sn:78]
 446500: system.cpu: CPU already running.
 447000: system.cpu.iew.lsq.thread0: Writeback event [sn:61].
 447000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:61].
 447000: system.cpu: CPU already running.
 447000: global: RegFile: Access to cc register 325, has data 0
 447000: global: RegFile: Access to cc register 325, has data 0
 447000: global: RegFile: Access to cc register 325, has data 0
 447000: global: RegFile: Setting int register 75 to 0x10
 447000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 447000: system.cpu.iew: Activity this cycle.
 447000: system.cpu: Activity: 11
 447000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 447000: system.cpu.fetch: Running stage.
 447000: system.cpu.fetch: There are no more threads available to fetch from.
 447000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 447000: system.cpu.decode: Processing [tid:0]
 447000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 447000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 447000: system.cpu.decode: [tid:0]: Processing instruction [sn:87] with PC (0x1443c=>0x14440).(0=>1)
 447000: system.cpu.decode: Activity this cycle.
 447000: system.cpu.rename: Processing [tid:0]
 447000: system.cpu.rename: [tid:0]: Free IQ: 27, Free ROB: 21, Free LQ: 13, Free SQ: 8
 447000: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 447000: system.cpu.rename: calcFreeROBEntires: free robEntries: 21, instsInProgress: 4, dispatched Insts: 1
 447000: system.cpu.rename: [tid:0]: 18 rob free
 447000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 27, instsInProgress: 4, dispatched Insts: 1
 447000: system.cpu.rename: [tid:0]: 24 iq free
 447000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 2, loads dispatchedToLQ: 1
 447000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 447000: system.cpu.rename: calcFreeROBEntires: free robEntries: 21, instsInProgress: 4, dispatched Insts: 1
 447000: system.cpu.rename: [tid:0]: 18 rob free
 447000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 27, instsInProgress: 4, dispatched Insts: 1
 447000: system.cpu.rename: [tid:0]: 24 iq free
 447000: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
 447000: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 1 insts dispatched to IQ last cycle.
 447000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 447000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 8, storesInProgress: 0, stores dispatchedToSQ: 0
 447000: system.cpu.rename: [tid:0]: Processing instruction [sn:83] with PC (0x1442c=>0x14430).(0=>1).
 447000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13 (flattened 13), got phys reg 77
 447000: system.cpu.rename: [tid:0]: Register 77 is ready.
 447000: global: [sn:83] has 1 ready out of 6 sources. RTI 0)
 447000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 447000: system.cpu.rename: [tid:0]: Register 960 is ready.
 447000: global: [sn:83] has 2 ready out of 6 sources. RTI 0)
 447000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 447000: system.cpu.rename: [tid:0]: Register 325 is ready.
 447000: global: [sn:83] has 3 ready out of 6 sources. RTI 0)
 447000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 447000: system.cpu.rename: [tid:0]: Register 325 is ready.
 447000: global: [sn:83] has 4 ready out of 6 sources. RTI 0)
 447000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 447000: system.cpu.rename: [tid:0]: Register 325 is ready.
 447000: global: [sn:83] has 5 ready out of 6 sources. RTI 0)
 447000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 1 (flattened 1), got phys reg 85
 447000: system.cpu.rename: [tid:0]: Register 85 is not ready.
 447000: system.cpu.rename: Activity this cycle.
 447000: system.cpu.iew: Issue: Processing [tid:0]
 447000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 447000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14420=>0x14424).(0=>1) [sn:80] [tid:0] to IQ.
 447000: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:80]
 447000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14424=>0x14428).(0=>1) [sn:81] [tid:0] to IQ.
 447000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:81]
 447000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 447000: system.cpu.iew.lsq.thread0: Inserting load PC (0x14424=>0x14428).(0=>1), idx:3 [sn:81]
 447000: system.cpu.iq: Adding instruction [sn:81] PC (0x14424=>0x14428).(0=>1) to the IQ.
 447000: system.cpu.iq: Instruction PC (0x14424=>0x14428).(0=>1) has src reg 82 that is being added to the dependency chain.
 447000: memdepentry: Memory dependency entry created.  memdep_count=7 (0x14424=>0x14428).(0=>1)
 447000: global: Inst 0x14424 with index 265 had no SSID
 447000: system.cpu.memDep0: No dependency for inst PC (0x14424=>0x14428).(0=>1) [sn:81].
 447000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14428=>0x1442c).(0=>1) [sn:82] [tid:0] to IQ.
 447000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:82]
 447000: system.cpu.iq: Adding instruction [sn:82] PC (0x14428=>0x1442c).(0=>1) to the IQ.
 447000: system.cpu.iq: Instruction PC (0x14428=>0x1442c).(0=>1) has src reg 334 that is being added to the dependency chain.
 447000: system.cpu.iq: Instruction PC (0x14428=>0x1442c).(0=>1) has src reg 80 that became ready before it reached the IQ.
 447000: global: [sn:82] has 3 ready out of 4 sources. RTI 0)
 447000: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:80]
 447000: system.cpu.iew: Execute: Executing instructions from IQ.
 447000: system.cpu.iew: Execute: Processing PC (0x14418=>0x1441c).(0=>1), [tid:0] [sn:78].
 447000: system.cpu.iew: Execute: Calculating address for memory reference.
 447000: system.cpu.iew.lsq.thread0: Executing load PC (0x14418=>0x1441c).(0=>1), [sn:78]
 447000: global: RegFile: Access to cc register 325, has data 0
 447000: global: RegFile: Access to cc register 325, has data 0
 447000: global: RegFile: Access to cc register 325, has data 0
 447000: system.cpu.iew.lsq.thread0: Read called, load idx: 1, store idx: 6, storeHead: 15 addr: 0xc684
 447000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:78] PC (0x14418=>0x1441c).(0=>1)
 447000: system.cpu.iew: Sending instructions to commit, [sn:61] PC (0x143f4=>0x143f8).(0=>1).
 447000: system.cpu.iew: Setting Destination Register 75
 447000: system.cpu.scoreboard: Setting reg 75 as ready
 447000: system.cpu.iq: Waking dependents of completed instruction.
 447000: system.cpu.iq: Completing mem instruction PC: (0x143f4=>0x143f8).(0=>1) [sn:61]
 447000: system.cpu.memDep0: Completed mem instruction PC (0x143f4=>0x143f8).(0=>1) [sn:61].
 447000: memdepentry: Memory dependency entry deleted.  memdep_count=6 (0x143f4=>0x143f8).(0=>1)
 447000: system.cpu.iq: Waking any dependents on register 75.
 447000: system.cpu.iq: Waking up a dependent instruction, [sn:71] PC (0x143fc=>0x14400).(0=>1).
 447000: global: [sn:71] has 4 ready out of 4 sources. RTI 0)
 447000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x143fc=>0x14400).(0=>1) opclass:1 [sn:71].
 447000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 447000: system.cpu.iq: Thread 0: Issuing instruction PC (0x143fc=>0x14400).(0=>1) [sn:71]
 447000: system.cpu.iew: Processing [tid:0]
 447000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 7
 447000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 8
 447000: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 447000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 8
 447000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 7
 447000: system.cpu.iew: IQ has 24 free entries (Can schedule: 0).  LQ has 9 free entries. SQ has 8 free entries.
 447000: system.cpu.iew: Activity this cycle.
 447000: system.cpu.commit: Getting instructions from Rename stage.
 447000: system.cpu.commit: Inserting PC (0x14420=>0x14424).(0=>1) [sn:80] [tid:0] into ROB.
 447000: system.cpu.rob: Adding inst PC (0x14420=>0x14424).(0=>1) to the ROB.
 447000: system.cpu.rob: [tid:0] Now has 20 instructions.
 447000: system.cpu.commit: Inserting PC (0x14424=>0x14428).(0=>1) [sn:81] [tid:0] into ROB.
 447000: system.cpu.rob: Adding inst PC (0x14424=>0x14428).(0=>1) to the ROB.
 447000: system.cpu.rob: [tid:0] Now has 21 instructions.
 447000: system.cpu.commit: Inserting PC (0x14428=>0x1442c).(0=>1) [sn:82] [tid:0] into ROB.
 447000: system.cpu.rob: Adding inst PC (0x14428=>0x1442c).(0=>1) to the ROB.
 447000: system.cpu.rob: [tid:0] Now has 22 instructions.
 447000: system.cpu.commit: Trying to commit instructions in the ROB.
 447000: system.cpu.commit: [tid:0]: Marking PC (0x14410=>0x14414).(0=>1), [sn:76] ready within ROB.
 447000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:61] PC (0x143f4=>0x143f8).(0=>1) is head of ROB and not ready
 447000: system.cpu.commit: [tid:0]: ROB has 22 insts & 18 free entries.
 447000: system.cpu.commit: Activity This Cycle.
 447000: system.cpu: Activity: 10
 447000: system.cpu: Scheduling next tick!
 447500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 447500: system.cpu.fetch: Running stage.
 447500: system.cpu.fetch: There are no more threads available to fetch from.
 447500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 447500: system.cpu.decode: Processing [tid:0]
 447500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 447500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 447500: system.cpu.rename: Processing [tid:0]
 447500: system.cpu.rename: [tid:0]: Free IQ: 24, Free ROB: 18, Free LQ: 9, Free SQ: 8
 447500: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 447500: system.cpu.rename: calcFreeROBEntires: free robEntries: 18, instsInProgress: 4, dispatched Insts: 3
 447500: system.cpu.rename: [tid:0]: 17 rob free
 447500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 24, instsInProgress: 4, dispatched Insts: 3
 447500: system.cpu.rename: [tid:0]: 23 iq free
 447500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 9, loadsInProgress: 1, loads dispatchedToLQ: 1
 447500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 447500: system.cpu.rename: calcFreeROBEntires: free robEntries: 18, instsInProgress: 4, dispatched Insts: 3
 447500: system.cpu.rename: [tid:0]: 17 rob free
 447500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 24, instsInProgress: 4, dispatched Insts: 3
 447500: system.cpu.rename: [tid:0]: 23 iq free
 447500: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 447500: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 447500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 447500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 9, loadsInProgress: 1, loads dispatchedToLQ: 1
 447500: system.cpu.rename: [tid:0]: Processing instruction [sn:84] with PC (0x14430=>0x14434).(0=>1).
 447500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 15
 447500: system.cpu.rename: [tid:0]: Register 15 is ready.
 447500: global: [sn:84] has 1 ready out of 5 sources. RTI 0)
 447500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 447500: system.cpu.rename: [tid:0]: Register 960 is ready.
 447500: global: [sn:84] has 2 ready out of 5 sources. RTI 0)
 447500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 447500: system.cpu.rename: [tid:0]: Register 325 is ready.
 447500: global: [sn:84] has 3 ready out of 5 sources. RTI 0)
 447500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 447500: system.cpu.rename: [tid:0]: Register 325 is ready.
 447500: global: [sn:84] has 4 ready out of 5 sources. RTI 0)
 447500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 447500: system.cpu.rename: [tid:0]: Register 325 is ready.
 447500: global: [sn:84] has 5 ready out of 5 sources. RTI 0)
 447500: global: Renamed reg 1 to physical reg 87 old mapping was 85
 447500: system.cpu.rename: [tid:0]: Renaming arch reg 1 to physical reg 87.
 447500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=16), [sn:84].
 447500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 447500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 9, loadsInProgress: 2, loads dispatchedToLQ: 1
 447500: system.cpu.rename: [tid:0]: Processing instruction [sn:85] with PC (0x14434=>0x14438).(0=>1).
 447500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 1 (flattened 1), got phys reg 87
 447500: system.cpu.rename: [tid:0]: Register 87 is not ready.
 447500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 447500: system.cpu.rename: [tid:0]: Register 960 is ready.
 447500: global: [sn:85] has 1 ready out of 5 sources. RTI 0)
 447500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 447500: system.cpu.rename: [tid:0]: Register 325 is ready.
 447500: global: [sn:85] has 2 ready out of 5 sources. RTI 0)
 447500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 447500: system.cpu.rename: [tid:0]: Register 325 is ready.
 447500: global: [sn:85] has 3 ready out of 5 sources. RTI 0)
 447500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 447500: system.cpu.rename: [tid:0]: Register 325 is ready.
 447500: global: [sn:85] has 4 ready out of 5 sources. RTI 0)
 447500: global: Renamed reg 11 to physical reg 88 old mapping was 44
 447500: system.cpu.rename: [tid:0]: Renaming arch reg 11 to physical reg 88.
 447500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=17), [sn:85].
 447500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 447500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 9, loadsInProgress: 3, loads dispatchedToLQ: 1
 447500: system.cpu.rename: [tid:0]: Processing instruction [sn:86] with PC (0x14438=>0x1443c).(0=>1).
 447500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 4 (flattened 4), got phys reg 79
 447500: system.cpu.rename: [tid:0]: Register 79 is not ready.
 447500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 447500: system.cpu.rename: [tid:0]: Register 960 is ready.
 447500: global: [sn:86] has 1 ready out of 5 sources. RTI 0)
 447500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 447500: system.cpu.rename: [tid:0]: Register 325 is ready.
 447500: global: [sn:86] has 2 ready out of 5 sources. RTI 0)
 447500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 447500: system.cpu.rename: [tid:0]: Register 325 is ready.
 447500: global: [sn:86] has 3 ready out of 5 sources. RTI 0)
 447500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 447500: system.cpu.rename: [tid:0]: Register 325 is ready.
 447500: global: [sn:86] has 4 ready out of 5 sources. RTI 0)
 447500: global: Renamed reg 1 to physical reg 89 old mapping was 87
 447500: system.cpu.rename: [tid:0]: Renaming arch reg 1 to physical reg 89.
 447500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=18), [sn:86].
 447500: system.cpu.rename: Activity this cycle.
 447500: system.cpu: Activity: 11
 447500: system.cpu.iew: Issue: Processing [tid:0]
 447500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 447500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1442c=>0x14430).(0=>1) [sn:83] [tid:0] to IQ.
 447500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:83]
 447500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 447500: system.cpu.iew.lsq.thread0: Inserting store PC (0x1442c=>0x14430).(0=>1), idx:6 [sn:83]
 447500: global: DynInst: [sn:21] Instruction destroyed. Instcount for system.cpu = 35
 447500: system.cpu.iq: Adding instruction [sn:83] PC (0x1442c=>0x14430).(0=>1) to the IQ.
 447500: system.cpu.iq: Instruction PC (0x1442c=>0x14430).(0=>1) has src reg 85 that is being added to the dependency chain.
 447500: memdepentry: Memory dependency entry created.  memdep_count=7 (0x1442c=>0x14430).(0=>1)
 447500: global: Inst 0x1442c with index 267 had no SSID
 447500: system.cpu.memDep0: No dependency for inst PC (0x1442c=>0x14430).(0=>1) [sn:83].
 447500: system.cpu.memDep0: Inserting store PC (0x1442c=>0x14430).(0=>1) [sn:83].
 447500: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:80]
 447500: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:80]
 447500: global: RegFile: Access to cc register 325, has data 0
 447500: global: RegFile: Access to cc register 325, has data 0
 447500: global: RegFile: Access to cc register 325, has data 0
 447500: global: RegFile: Access to int register 73, has data 0xbefffec0
 447500: global: RegFile: Setting int register 84 to 0xbefffec8
 447500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 447500: system.cpu.iq: Waking dependents of completed instruction.
 447500: system.cpu.iq: Waking any dependents on register 84.
 447500: system.cpu.iew: Execute: Executing instructions from IQ.
 447500: system.cpu.iew: Execute: Processing PC (0x143fc=>0x14400).(0=>1), [tid:0] [sn:71].
 447500: global: RegFile: Access to cc register 325, has data 0
 447500: global: RegFile: Access to cc register 325, has data 0
 447500: global: RegFile: Access to cc register 325, has data 0
 447500: global: RegFile: Access to int register 75, has data 0x10
 447500: global: RegFile: Setting cc register 332 to 0
 447500: global: RegFile: Setting cc register 333 to 0
 447500: global: RegFile: Setting cc register 334 to 0x1
 447500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1, wbActual:1
 447500: system.cpu.iew: Sending instructions to commit, [sn:80] PC (0x14420=>0x14424).(0=>1).
 447500: system.cpu.iew: Setting Destination Register 84
 447500: system.cpu.scoreboard: Setting reg 84 as ready
 447500: system.cpu.iew: Sending instructions to commit, [sn:71] PC (0x143fc=>0x14400).(0=>1).
 447500: system.cpu.iew: Setting Destination Register 332
 447500: system.cpu.scoreboard: Setting reg 332 as ready
 447500: system.cpu.iew: Setting Destination Register 333
 447500: system.cpu.scoreboard: Setting reg 333 as ready
 447500: system.cpu.iew: Setting Destination Register 334
 447500: system.cpu.scoreboard: Setting reg 334 as ready
 447500: system.cpu.iq: Waking dependents of completed instruction.
 447500: system.cpu.iq: Waking any dependents on register 332.
 447500: system.cpu.iq: Waking up a dependent instruction, [sn:73] PC (0x14404=>0x14408).(0=>1).
 447500: global: [sn:73] has 3 ready out of 3 sources. RTI 0)
 447500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14404=>0x14408).(0=>1) opclass:1 [sn:73].
 447500: system.cpu.iq: Waking any dependents on register 333.
 447500: system.cpu.iq: Waking any dependents on register 334.
 447500: system.cpu.iq: Waking up a dependent instruction, [sn:82] PC (0x14428=>0x1442c).(0=>1).
 447500: global: [sn:82] has 4 ready out of 4 sources. RTI 0)
 447500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14428=>0x1442c).(0=>1) opclass:1 [sn:82].
 447500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 447500: system.cpu.iq: Thread 0: Issuing instruction PC (0x14404=>0x14408).(0=>1) [sn:73]
 447500: system.cpu.iq: Thread 0: Issuing instruction PC (0x14428=>0x1442c).(0=>1) [sn:82]
 447500: system.cpu.iew: Processing [tid:0]
 447500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 7
 447500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 9
 447500: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 447500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 9
 447500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 7
 447500: system.cpu.iew: IQ has 25 free entries (Can schedule: 0).  LQ has 9 free entries. SQ has 7 free entries.
 447500: system.cpu.iew: Activity this cycle.
 447500: system.cpu.commit: Getting instructions from Rename stage.
 447500: system.cpu.commit: Inserting PC (0x1442c=>0x14430).(0=>1) [sn:83] [tid:0] into ROB.
 447500: system.cpu.rob: Adding inst PC (0x1442c=>0x14430).(0=>1) to the ROB.
 447500: system.cpu.rob: [tid:0] Now has 23 instructions.
 447500: system.cpu.commit: Trying to commit instructions in the ROB.
 447500: system.cpu.commit: [tid:0]: Marking PC (0x143f4=>0x143f8).(0=>1), [sn:61] ready within ROB.
 447500: system.cpu.commit: [tid:0]: Instruction [sn:61] PC (0x143f4=>0x143f8).(0=>1) is head of ROB and ready to commit
 447500: system.cpu.commit: [tid:0]: ROB has 23 insts & 17 free entries.
 447500: system.cpu.commit: Activity This Cycle.
 447500: system.cpu.commit: Activating stage.
 447500: system.cpu: Activity: 12
 447500: system.cpu: Activity: 11
 447500: system.cpu: Scheduling next tick!
 448000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 448000: system.cpu.fetch: Running stage.
 448000: system.cpu.fetch: There are no more threads available to fetch from.
 448000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 448000: system.cpu.decode: Processing [tid:0]
 448000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 448000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 448000: system.cpu.rename: Processing [tid:0]
 448000: system.cpu.rename: [tid:0]: Free IQ: 25, Free ROB: 17, Free LQ: 9, Free SQ: 7
 448000: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 448000: system.cpu.rename: calcFreeROBEntires: free robEntries: 17, instsInProgress: 4, dispatched Insts: 1
 448000: system.cpu.rename: [tid:0]: 14 rob free
 448000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 25, instsInProgress: 4, dispatched Insts: 1
 448000: system.cpu.rename: [tid:0]: 22 iq free
 448000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 9, loadsInProgress: 3, loads dispatchedToLQ: 0
 448000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 448000: system.cpu.rename: calcFreeROBEntires: free robEntries: 17, instsInProgress: 4, dispatched Insts: 1
 448000: system.cpu.rename: [tid:0]: 14 rob free
 448000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 25, instsInProgress: 4, dispatched Insts: 1
 448000: system.cpu.rename: [tid:0]: 22 iq free
 448000: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
 448000: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 1 insts dispatched to IQ last cycle.
 448000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 448000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 7, storesInProgress: 1, stores dispatchedToSQ: 1
 448000: system.cpu.rename: [tid:0]: Processing instruction [sn:87] with PC (0x1443c=>0x14440).(0=>1).
 448000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13 (flattened 13), got phys reg 77
 448000: system.cpu.rename: [tid:0]: Register 77 is ready.
 448000: global: [sn:87] has 1 ready out of 6 sources. RTI 0)
 448000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 448000: system.cpu.rename: [tid:0]: Register 960 is ready.
 448000: global: [sn:87] has 2 ready out of 6 sources. RTI 0)
 448000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 448000: system.cpu.rename: [tid:0]: Register 325 is ready.
 448000: global: [sn:87] has 3 ready out of 6 sources. RTI 0)
 448000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 448000: system.cpu.rename: [tid:0]: Register 325 is ready.
 448000: global: [sn:87] has 4 ready out of 6 sources. RTI 0)
 448000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 448000: system.cpu.rename: [tid:0]: Register 325 is ready.
 448000: global: [sn:87] has 5 ready out of 6 sources. RTI 0)
 448000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 1 (flattened 1), got phys reg 89
 448000: system.cpu.rename: [tid:0]: Register 89 is not ready.
 448000: system.cpu.rename: Activity this cycle.
 448000: system.cpu: Activity: 12
 448000: system.cpu.iew: Issue: Processing [tid:0]
 448000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 448000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14430=>0x14434).(0=>1) [sn:84] [tid:0] to IQ.
 448000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:84]
 448000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 448000: system.cpu.iew.lsq.thread0: Inserting load PC (0x14430=>0x14434).(0=>1), idx:4 [sn:84]
 448000: system.cpu.iq: Adding instruction [sn:84] PC (0x14430=>0x14434).(0=>1) to the IQ.
 448000: memdepentry: Memory dependency entry created.  memdep_count=8 (0x14430=>0x14434).(0=>1)
 448000: global: Inst 0x14430 with index 268 had no SSID
 448000: system.cpu.memDep0: No dependency for inst PC (0x14430=>0x14434).(0=>1) [sn:84].
 448000: system.cpu.memDep0: Adding instruction [sn:84] to the ready list.
 448000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14430=>0x14434).(0=>1) opclass:32 [sn:84].
 448000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14434=>0x14438).(0=>1) [sn:85] [tid:0] to IQ.
 448000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:85]
 448000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 448000: system.cpu.iew.lsq.thread0: Inserting load PC (0x14434=>0x14438).(0=>1), idx:5 [sn:85]
 448000: system.cpu.iq: Adding instruction [sn:85] PC (0x14434=>0x14438).(0=>1) to the IQ.
 448000: system.cpu.iq: Instruction PC (0x14434=>0x14438).(0=>1) has src reg 87 that is being added to the dependency chain.
 448000: memdepentry: Memory dependency entry created.  memdep_count=9 (0x14434=>0x14438).(0=>1)
 448000: global: Inst 0x14434 with index 269 had no SSID
 448000: system.cpu.memDep0: No dependency for inst PC (0x14434=>0x14438).(0=>1) [sn:85].
 448000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14438=>0x1443c).(0=>1) [sn:86] [tid:0] to IQ.
 448000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:86]
 448000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 448000: system.cpu.iew.lsq.thread0: Inserting load PC (0x14438=>0x1443c).(0=>1), idx:6 [sn:86]
 448000: system.cpu.iq: Adding instruction [sn:86] PC (0x14438=>0x1443c).(0=>1) to the IQ.
 448000: system.cpu.iq: Instruction PC (0x14438=>0x1443c).(0=>1) has src reg 79 that is being added to the dependency chain.
 448000: memdepentry: Memory dependency entry created.  memdep_count=10 (0x14438=>0x1443c).(0=>1)
 448000: global: Inst 0x14438 with index 270 had no SSID
 448000: system.cpu.memDep0: No dependency for inst PC (0x14438=>0x1443c).(0=>1) [sn:86].
 448000: system.cpu.iew: Execute: Executing instructions from IQ.
 448000: system.cpu.iew: Execute: Processing PC (0x14404=>0x14408).(0=>1), [tid:0] [sn:73].
 448000: global: RegFile: Access to cc register 332, has data 0
 448000: global: RegFile: Access to cc register 325, has data 0
 448000: global: RegFile: Access to cc register 325, has data 0
 448000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 448000: system.cpu.iew: Execute: Executing instructions from IQ.
 448000: system.cpu.iew: Execute: Processing PC (0x14428=>0x1442c).(0=>1), [tid:0] [sn:82].
 448000: global: RegFile: Access to cc register 325, has data 0
 448000: global: RegFile: Access to cc register 334, has data 0x1
 448000: global: RegFile: Access to cc register 325, has data 0
 448000: global: RegFile: Access to int register 80, has data 0
 448000: global: RegFile: Setting int register 86 to 0
 448000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1, wbActual:1
 448000: system.cpu.iew: Sending instructions to commit, [sn:73] PC (0x14404=>0x14408).(0=>1).
 448000: system.cpu.iq: Waking dependents of completed instruction.
 448000: system.cpu.iew: Sending instructions to commit, [sn:82] PC (0x14428=>0x1442c).(0=>1).
 448000: system.cpu.iew: Setting Destination Register 86
 448000: system.cpu.scoreboard: Setting reg 86 as ready
 448000: system.cpu.iq: Waking dependents of completed instruction.
 448000: system.cpu.iq: Waking any dependents on register 86.
 448000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 448000: system.cpu.iq: Thread 0: Issuing instruction PC (0x14430=>0x14434).(0=>1) [sn:84]
 448000: system.cpu.memDep0: Issuing instruction PC 0x14430 [sn:84].
 448000: system.cpu.iew: Processing [tid:0]
 448000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 10
 448000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 9
 448000: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 448000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 9
 448000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 10
 448000: system.cpu.iew: IQ has 22 free entries (Can schedule: 0).  LQ has 6 free entries. SQ has 7 free entries.
 448000: system.cpu.iew: Activity this cycle.
 448000: system.cpu.commit: Getting instructions from Rename stage.
 448000: system.cpu.commit: Inserting PC (0x14430=>0x14434).(0=>1) [sn:84] [tid:0] into ROB.
 448000: system.cpu.rob: Adding inst PC (0x14430=>0x14434).(0=>1) to the ROB.
 448000: system.cpu.rob: [tid:0] Now has 24 instructions.
 448000: system.cpu.commit: Inserting PC (0x14434=>0x14438).(0=>1) [sn:85] [tid:0] into ROB.
 448000: system.cpu.rob: Adding inst PC (0x14434=>0x14438).(0=>1) to the ROB.
 448000: system.cpu.rob: [tid:0] Now has 25 instructions.
 448000: system.cpu.commit: Inserting PC (0x14438=>0x1443c).(0=>1) [sn:86] [tid:0] into ROB.
 448000: system.cpu.rob: Adding inst PC (0x14438=>0x1443c).(0=>1) to the ROB.
 448000: system.cpu.rob: [tid:0] Now has 26 instructions.
 448000: system.cpu.commit: Trying to commit instructions in the ROB.
 448000: system.cpu.commit: Trying to commit head instruction, [sn:61] [tid:0]
 448000: system.cpu.commit: Committing instruction with [sn:61] PC (0x143f4=>0x143f8).(0=>1)
 448000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x143f4=>0x143f8).(0=>1), [sn:61]
 448000: system.cpu: Removing committed instruction [tid:0] PC (0x143f4=>0x143f8).(0=>1) [sn:61]
 448000: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:61]
 448000: system.cpu.commit: Trying to commit head instruction, [sn:62] [tid:0]
 448000: system.cpu.commit: Committing instruction with [sn:62] PC (0x143f8=>0x143fc).(0=>1)
 448000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x143f8=>0x143fc).(0=>1), [sn:62]
 448000: system.cpu: Removing committed instruction [tid:0] PC (0x143f8=>0x143fc).(0=>1) [sn:62]
 448000: system.cpu.commit: Instruction is committed successfully. num_committed: 2. [sn:62]
 448000: system.cpu.commit: Trying to commit head instruction, [sn:63] [tid:0]
 448000: system.cpu.commit: Committing instruction with [sn:63] PC (0x143f8=>0x143fc).(1=>2)
 448000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x143f8=>0x143fc).(1=>2), [sn:63]
 448000: system.cpu: Removing committed instruction [tid:0] PC (0x143f8=>0x143fc).(1=>2) [sn:63]
 448000: system.cpu.commit: Instruction is committed successfully. num_committed: 3. [sn:63]
 448000: system.cpu.commit: Trying to commit head instruction, [sn:64] [tid:0]
 448000: system.cpu.commit: Committing instruction with [sn:64] PC (0x143f8=>0x143fc).(2=>3)
 448000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x143f8=>0x143fc).(2=>3), [sn:64]
 448000: system.cpu: Removing committed instruction [tid:0] PC (0x143f8=>0x143fc).(2=>3) [sn:64]
 448000: system.cpu.commit: Instruction is committed successfully. num_committed: 4. [sn:64]
 448000: system.cpu.commit: Trying to commit head instruction, [sn:65] [tid:0]
 448000: system.cpu.commit: Committing instruction with [sn:65] PC (0x143f8=>0x143fc).(3=>4)
 448000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x143f8=>0x143fc).(3=>4), [sn:65]
 448000: system.cpu: Removing committed instruction [tid:0] PC (0x143f8=>0x143fc).(3=>4) [sn:65]
 448000: system.cpu.commit: Instruction is committed successfully. num_committed: 5. [sn:65]
 448000: system.cpu.commit: Trying to commit head instruction, [sn:66] [tid:0]
 448000: system.cpu.commit: Committing instruction with [sn:66] PC (0x143f8=>0x143fc).(4=>5)
 448000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x143f8=>0x143fc).(4=>5), [sn:66]
 448000: system.cpu: Removing committed instruction [tid:0] PC (0x143f8=>0x143fc).(4=>5) [sn:66]
 448000: system.cpu.commit: Instruction is committed successfully. num_committed: 6. [sn:66]
 448000: system.cpu.commit: Trying to commit head instruction, [sn:67] [tid:0]
 448000: system.cpu.commit: Committing instruction with [sn:67] PC (0x143f8=>0x143fc).(5=>6)
 448000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x143f8=>0x143fc).(5=>6), [sn:67]
 448000: system.cpu: Removing committed instruction [tid:0] PC (0x143f8=>0x143fc).(5=>6) [sn:67]
 448000: system.cpu.commit: Instruction is committed successfully. num_committed: 7. [sn:67]
 448000: system.cpu.commit: Trying to commit head instruction, [sn:68] [tid:0]
 448000: system.cpu.commit: Committing instruction with [sn:68] PC (0x143f8=>0x143fc).(6=>7)
 448000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x143f8=>0x143fc).(6=>7), [sn:68]
 448000: system.cpu: Removing committed instruction [tid:0] PC (0x143f8=>0x143fc).(6=>7) [sn:68]
 448000: system.cpu.commit: Instruction is committed successfully. num_committed: 8. [sn:68]
 448000: system.cpu.commit: [tid:0]: Marking PC (0x14420=>0x14424).(0=>1), [sn:80] ready within ROB.
 448000: system.cpu.commit: [tid:0]: Marking PC (0x143fc=>0x14400).(0=>1), [sn:71] ready within ROB.
 448000: system.cpu.commit: [tid:0]: Instruction [sn:69] PC (0x143f8=>0x143fc).(7=>8) is head of ROB and ready to commit
 448000: system.cpu.commit: [tid:0]: ROB has 18 insts & 22 free entries.
 448000: system.cpu.commit: Activity This Cycle.
 448000: system.cpu: Activity: 11
 448000: system.cpu: Removing instruction, [tid:0] [sn:61] PC (0x143f4=>0x143f8).(0=>1)
 448000: system.cpu: Removing instruction, [tid:0] [sn:62] PC (0x143f8=>0x143fc).(0=>1)
 448000: system.cpu: Removing instruction, [tid:0] [sn:63] PC (0x143f8=>0x143fc).(1=>2)
 448000: system.cpu: Removing instruction, [tid:0] [sn:64] PC (0x143f8=>0x143fc).(2=>3)
 448000: system.cpu: Removing instruction, [tid:0] [sn:65] PC (0x143f8=>0x143fc).(3=>4)
 448000: system.cpu: Removing instruction, [tid:0] [sn:66] PC (0x143f8=>0x143fc).(4=>5)
 448000: system.cpu: Removing instruction, [tid:0] [sn:67] PC (0x143f8=>0x143fc).(5=>6)
 448000: system.cpu: Removing instruction, [tid:0] [sn:68] PC (0x143f8=>0x143fc).(6=>7)
 448000: system.cpu: Scheduling next tick!
 448500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 448500: system.cpu.fetch: Running stage.
 448500: system.cpu.fetch: There are no more threads available to fetch from.
 448500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 448500: system.cpu.decode: Processing [tid:0]
 448500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 448500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 448500: system.cpu.rename: Processing [tid:0]
 448500: system.cpu.rename: [tid:0]: Free IQ: 22, Free ROB: 22, Free LQ: 6, Free SQ: 7
 448500: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 448500: system.cpu.rename: calcFreeROBEntires: free robEntries: 22, instsInProgress: 4, dispatched Insts: 3
 448500: system.cpu.rename: [tid:0]: 21 rob free
 448500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 22, instsInProgress: 4, dispatched Insts: 3
 448500: system.cpu.rename: [tid:0]: 21 iq free
 448500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 6, loadsInProgress: 3, loads dispatchedToLQ: 3
 448500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 448500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 448500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=18), until [sn:68].
 448500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 71, [sn:61].
 448500: system.cpu.freelist: Freeing register 71.
 448500: system.cpu.iew: Issue: Processing [tid:0]
 448500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 448500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1443c=>0x14440).(0=>1) [sn:87] [tid:0] to IQ.
 448500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:87]
 448500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 448500: system.cpu.iew.lsq.thread0: Inserting store PC (0x1443c=>0x14440).(0=>1), idx:7 [sn:87]
 448500: global: DynInst: [sn:22] Instruction destroyed. Instcount for system.cpu = 34
 448500: system.cpu.iq: Adding instruction [sn:87] PC (0x1443c=>0x14440).(0=>1) to the IQ.
 448500: system.cpu.iq: Instruction PC (0x1443c=>0x14440).(0=>1) has src reg 89 that is being added to the dependency chain.
 448500: memdepentry: Memory dependency entry created.  memdep_count=11 (0x1443c=>0x14440).(0=>1)
 448500: global: Inst 0x1443c with index 271 had no SSID
 448500: system.cpu.memDep0: No dependency for inst PC (0x1443c=>0x14440).(0=>1) [sn:87].
 448500: system.cpu.memDep0: Inserting store PC (0x1443c=>0x14440).(0=>1) [sn:87].
 448500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 448500: system.cpu.iq: Not able to schedule any instructions.
 448500: system.cpu.iew: Processing [tid:0]
 448500: system.cpu.iew.lsq.thread0: Marking store as able to write back, PC (0x143f8=>0x143fc).(0=>1) [sn:62]
 448500: system.cpu.iew.lsq.thread0: Marking store as able to write back, PC (0x143f8=>0x143fc).(1=>2) [sn:63]
 448500: system.cpu.iew.lsq.thread0: Marking store as able to write back, PC (0x143f8=>0x143fc).(2=>3) [sn:64]
 448500: system.cpu.iew.lsq.thread0: Marking store as able to write back, PC (0x143f8=>0x143fc).(3=>4) [sn:65]
 448500: system.cpu.iew.lsq.thread0: Marking store as able to write back, PC (0x143f8=>0x143fc).(4=>5) [sn:66]
 448500: system.cpu.iew.lsq.thread0: Marking store as able to write back, PC (0x143f8=>0x143fc).(5=>6) [sn:67]
 448500: system.cpu.iew.lsq.thread0: Marking store as able to write back, PC (0x143f8=>0x143fc).(6=>7) [sn:68]
 448500: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x143f4=>0x143f8).(0=>1)
 448500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:68]
 448500: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 448500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 10
 448500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 9
 448500: system.cpu.iew: IQ has 21 free entries (Can schedule: 0).  LQ has 7 free entries. SQ has 6 free entries.
 448500: system.cpu.iew: IEW switching to active
 448500: system.cpu.iew: Activating stage.
 448500: system.cpu: Activity: 12
 448500: system.cpu.commit: Getting instructions from Rename stage.
 448500: system.cpu.commit: Inserting PC (0x1443c=>0x14440).(0=>1) [sn:87] [tid:0] into ROB.
 448500: system.cpu.rob: Adding inst PC (0x1443c=>0x14440).(0=>1) to the ROB.
 448500: system.cpu.rob: [tid:0] Now has 19 instructions.
 448500: system.cpu.commit: Trying to commit instructions in the ROB.
 448500: system.cpu.commit: Trying to commit head instruction, [sn:69] [tid:0]
 448500: system.cpu.commit: Committing instruction with [sn:69] PC (0x143f8=>0x143fc).(7=>8)
 448500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x143f8=>0x143fc).(7=>8), [sn:69]
 448500: system.cpu: Removing committed instruction [tid:0] PC (0x143f8=>0x143fc).(7=>8) [sn:69]
 448500: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:69]
 448500: system.cpu.commit: Trying to commit head instruction, [sn:70] [tid:0]
 448500: system.cpu.commit: Committing instruction with [sn:70] PC (0x143f8=>0x143fc).(8=>9)
 448500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x143f8=>0x143fc).(8=>9), [sn:70]
 448500: system.cpu: Removing committed instruction [tid:0] PC (0x143f8=>0x143fc).(8=>9) [sn:70]
 448500: system.cpu.commit: Instruction is committed successfully. num_committed: 2. [sn:70]
 448500: system.cpu.commit: Trying to commit head instruction, [sn:71] [tid:0]
 448500: system.cpu.commit: Committing instruction with [sn:71] PC (0x143fc=>0x14400).(0=>1)
 448500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x143fc=>0x14400).(0=>1), [sn:71]
 448500: system.cpu: Removing committed instruction [tid:0] PC (0x143fc=>0x14400).(0=>1) [sn:71]
 448500: system.cpu.commit: Instruction is committed successfully. num_committed: 3. [sn:71]
 448500: system.cpu.commit: Trying to commit head instruction, [sn:72] [tid:0]
 448500: system.cpu.commit: Committing instruction with [sn:72] PC (0x14400=>0x14404).(0=>1)
 448500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14400=>0x14404).(0=>1), [sn:72]
 448500: system.cpu: Removing committed instruction [tid:0] PC (0x14400=>0x14404).(0=>1) [sn:72]
 448500: system.cpu.commit: Instruction is committed successfully. num_committed: 4. [sn:72]
 448500: system.cpu.commit: [tid:0]: Marking PC (0x14404=>0x14408).(0=>1), [sn:73] ready within ROB.
 448500: system.cpu.commit: [tid:0]: Marking PC (0x14428=>0x1442c).(0=>1), [sn:82] ready within ROB.
 448500: system.cpu.commit: [tid:0]: Instruction [sn:73] PC (0x14404=>0x14408).(0=>1) is head of ROB and ready to commit
 448500: system.cpu.commit: [tid:0]: ROB has 15 insts & 25 free entries.
 448500: system.cpu.commit: Activity This Cycle.
 448500: system.cpu: Activity: 13
 448500: system.cpu: Activity: 12
 448500: system.cpu: Removing instruction, [tid:0] [sn:69] PC (0x143f8=>0x143fc).(7=>8)
 448500: system.cpu: Removing instruction, [tid:0] [sn:70] PC (0x143f8=>0x143fc).(8=>9)
 448500: system.cpu: Removing instruction, [tid:0] [sn:71] PC (0x143fc=>0x14400).(0=>1)
 448500: system.cpu: Removing instruction, [tid:0] [sn:72] PC (0x14400=>0x14404).(0=>1)
 448500: system.cpu: Scheduling next tick!
 448500: system.cpu.iq: Processing FU completion [sn:84]
 448500: system.cpu: CPU already running.
 449000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 449000: system.cpu.fetch: Running stage.
 449000: system.cpu.fetch: There are no more threads available to fetch from.
 449000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 449000: system.cpu.decode: Processing [tid:0]
 449000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 449000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 449000: system.cpu.rename: Processing [tid:0]
 449000: system.cpu.rename: [tid:0]: Free IQ: 22, Free ROB: 25, Free LQ: 6, Free SQ: 7
 449000: system.cpu.rename: [tid:0]: 1 instructions not yet in ROB
 449000: system.cpu.rename: calcFreeROBEntires: free robEntries: 25, instsInProgress: 1, dispatched Insts: 1
 449000: system.cpu.rename: [tid:0]: 25 rob free
 449000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 22, instsInProgress: 1, dispatched Insts: 1
 449000: system.cpu.rename: [tid:0]: 22 iq free
 449000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 6, loadsInProgress: 0, loads dispatchedToLQ: 0
 449000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 449000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 449000: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=17), until [sn:72].
 449000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 56, [sn:70].
 449000: system.cpu.freelist: Freeing register 56.
 449000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 329, [sn:71].
 449000: system.cpu.freelist: Freeing register 329.
 449000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 330, [sn:71].
 449000: system.cpu.freelist: Freeing register 330.
 449000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 331, [sn:71].
 449000: system.cpu.freelist: Freeing register 331.
 449000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 76, [sn:72].
 449000: system.cpu.freelist: Freeing register 76.
 449000: system.cpu.iew: Issue: Processing [tid:0]
 449000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 449000: system.cpu.iew: Execute: Executing instructions from IQ.
 449000: system.cpu.iew: Execute: Processing PC (0x14430=>0x14434).(0=>1), [tid:0] [sn:84].
 449000: system.cpu.iew: Execute: Calculating address for memory reference.
 449000: system.cpu.iew.lsq.thread0: Executing load PC (0x14430=>0x14434).(0=>1), [sn:84]
 449000: global: RegFile: Access to cc register 325, has data 0
 449000: global: RegFile: Access to cc register 325, has data 0
 449000: global: RegFile: Access to cc register 325, has data 0
 449000: system.cpu.iew.lsq.thread0: Read called, load idx: 4, store idx: 7, storeHead: 15 addr: 0xc688
 449000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:84] PC (0x14430=>0x14434).(0=>1)
 449000: system.cpu: Activity: 13
 449000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 449000: system.cpu.iq: Not able to schedule any instructions.
 449000: system.cpu.iew.lsq: [tid:0] Writing back stores. 7 stores available for Writeback.
 449000: system.cpu.iew.lsq.thread0: D-Cache: Writing back store idx:15 PC:(0x143f8=>0x143fc).(0=>1) to Addr:0x77d40, data:0 [sn:62]
 449000: system.cpu.iew.lsq.thread0: D-Cache: Writing back store idx:16 PC:(0x143f8=>0x143fc).(1=>2) to Addr:0x77d44, data:0 [sn:63]
 449000: system.cpu.iew.lsq.thread0: D-Cache: Writing back store idx:0 PC:(0x143f8=>0x143fc).(2=>3) to Addr:0x77d48, data:0xa8 [sn:64]
 449000: system.cpu.iew.lsq.thread0: D-Cache: Writing back store idx:1 PC:(0x143f8=>0x143fc).(3=>4) to Addr:0x77d4c, data:0 [sn:65]
 449000: system.cpu.iew.lsq.thread0: D-Cache: Writing back store idx:2 PC:(0x143f8=>0x143fc).(4=>5) to Addr:0x77d50, data:0x60 [sn:66]
 449000: system.cpu.iew.lsq.thread0: D-Cache: Writing back store idx:3 PC:(0x143f8=>0x143fc).(5=>6) to Addr:0x77d54, data:0 [sn:67]
 449000: system.cpu.iew.lsq.thread0: D-Cache: Writing back store idx:4 PC:(0x143f8=>0x143fc).(6=>7) to Addr:0x77d58, data:0 [sn:68]
 449000: system.cpu.iew: Processing [tid:0]
 449000: system.cpu.iew.lsq.thread0: Marking store as able to write back, PC (0x143f8=>0x143fc).(7=>8) [sn:69]
 449000: system.cpu.iq: [tid:0]: Committing instructions older than [sn:72]
 449000: global: DynInst: [sn:70] Instruction destroyed. Instcount for system.cpu = 33
 449000: global: DynInst: [sn:72] Instruction destroyed. Instcount for system.cpu = 32
 449000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 9
 449000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 10
 449000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 449000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 10
 449000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 9
 449000: system.cpu.iew: IQ has 21 free entries (Can schedule: 0).  LQ has 7 free entries. SQ has 6 free entries.
 449000: system.cpu.iew: Activity this cycle.
 449000: system.cpu.commit: Getting instructions from Rename stage.
 449000: system.cpu.commit: Trying to commit instructions in the ROB.
 449000: system.cpu.commit: Trying to commit head instruction, [sn:73] [tid:0]
 449000: system.cpu.commit: Committing instruction with [sn:73] PC (0x14404=>0x14408).(0=>1)
 449000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14404=>0x14408).(0=>1), [sn:73]
 449000: system.cpu: Removing committed instruction [tid:0] PC (0x14404=>0x14408).(0=>1) [sn:73]
 449000: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:73]
 449000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:74] PC (0x14408=>0x1440c).(0=>1) is head of ROB and not ready
 449000: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
 449000: system.cpu.commit: Activity This Cycle.
 449000: system.cpu.commit: Deactivating stage.
 449000: system.cpu: Activity: 12
 449000: system.cpu: Activity: 11
 449000: system.cpu: Removing instruction, [tid:0] [sn:73] PC (0x14404=>0x14408).(0=>1)
 449000: system.cpu: Scheduling next tick!
 449500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 449500: system.cpu.fetch: Running stage.
 449500: system.cpu.fetch: There are no more threads available to fetch from.
 449500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 449500: system.cpu.decode: Processing [tid:0]
 449500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 449500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 449500: system.cpu.rename: Processing [tid:0]
 449500: system.cpu.rename: [tid:0]: Free IQ: 21, Free ROB: 26, Free LQ: 7, Free SQ: 6
 449500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 449500: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 0, dispatched Insts: 0
 449500: system.cpu.rename: [tid:0]: 26 rob free
 449500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 21, instsInProgress: 0, dispatched Insts: 0
 449500: system.cpu.rename: [tid:0]: 21 iq free
 449500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 7, loadsInProgress: 0, loads dispatchedToLQ: 0
 449500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 449500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 449500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=12), until [sn:73].
 449500: system.cpu.rename: [tid:0]: Old sequence number encountered.  Ensure that a syscall happened recently.
 449500: system.cpu.iew: Issue: Processing [tid:0]
 449500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 449500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 449500: system.cpu.iq: Not able to schedule any instructions.
 449500: system.cpu.iew.lsq: [tid:0] Writing back stores. 8 stores available for Writeback.
 449500: system.cpu.iew.lsq.thread0: D-Cache: Writing back store idx:5 PC:(0x143f8=>0x143fc).(7=>8) to Addr:0x77d5c, data:0 [sn:69]
 449500: system.cpu.iew: Processing [tid:0]
 449500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:73]
 449500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 9
 449500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 10
 449500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 449500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 10
 449500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 9
 449500: system.cpu.iew: IQ has 21 free entries (Can schedule: 0).  LQ has 7 free entries. SQ has 6 free entries.
 449500: system.cpu.iew: IEW switching to idle
 449500: system.cpu.iew: Deactivating stage.
 449500: system.cpu: Activity: 10
 449500: system.cpu.iew: Activity this cycle.
 449500: system.cpu: Activity: 11
 449500: system.cpu.commit: Getting instructions from Rename stage.
 449500: system.cpu.commit: Trying to commit instructions in the ROB.
 449500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:74] PC (0x14408=>0x1440c).(0=>1) is head of ROB and not ready
 449500: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
 449500: global: DynInst: [sn:61] Instruction destroyed. Instcount for system.cpu = 31
 449500: system.cpu: Activity: 10
 449500: system.cpu: Scheduling next tick!
 450000: system.cpu.iew.lsq.thread0: Writeback event [sn:62].
 450000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:62].
 450000: system.cpu: CPU already running.
 450000: system.cpu: Activity: 11
 450000: system.cpu.iew.lsq.thread0: Completing store [sn:62], idx:15, store head idx:16
 450000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 450000: system.cpu.fetch: Running stage.
 450000: system.cpu.fetch: There are no more threads available to fetch from.
 450000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 450000: system.cpu.decode: Processing [tid:0]
 450000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 450000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 450000: system.cpu.rename: Processing [tid:0]
 450000: system.cpu.rename: [tid:0]: Free IQ: 21, Free ROB: 26, Free LQ: 7, Free SQ: 6
 450000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 450000: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 0, dispatched Insts: 0
 450000: system.cpu.rename: [tid:0]: 26 rob free
 450000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 21, instsInProgress: 0, dispatched Insts: 0
 450000: system.cpu.rename: [tid:0]: 21 iq free
 450000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 7, loadsInProgress: 0, loads dispatchedToLQ: 0
 450000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 450000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 450000: system.cpu.iew: Issue: Processing [tid:0]
 450000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 450000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 450000: system.cpu.iq: Not able to schedule any instructions.
 450000: system.cpu.iew.lsq: [tid:0] Writing back stores. 7 stores available for Writeback.
 450000: system.cpu.iew: Processing [tid:0]
 450000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 9
 450000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 9
 450000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 450000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 9
 450000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 9
 450000: system.cpu.iew: IQ has 21 free entries (Can schedule: 0).  LQ has 7 free entries. SQ has 7 free entries.
 450000: system.cpu.iew: Activity this cycle.
 450000: system.cpu.commit: Getting instructions from Rename stage.
 450000: system.cpu.commit: Trying to commit instructions in the ROB.
 450000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:74] PC (0x14408=>0x1440c).(0=>1) is head of ROB and not ready
 450000: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
 450000: global: DynInst: [sn:71] Instruction destroyed. Instcount for system.cpu = 30
 450000: system.cpu: Activity: 10
 450000: system.cpu: Scheduling next tick!
 450001: system.cpu.iew.lsq.thread0: Writeback event [sn:63].
 450001: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:63].
 450001: system.cpu: CPU already running.
 450001: system.cpu: Activity: 11
 450001: system.cpu.iew.lsq.thread0: Completing store [sn:63], idx:16, store head idx:0
 450002: system.cpu.iew.lsq.thread0: Writeback event [sn:64].
 450002: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:64].
 450002: system.cpu: CPU already running.
 450002: system.cpu.iew.lsq.thread0: Completing store [sn:64], idx:0, store head idx:1
 450003: system.cpu.iew.lsq.thread0: Writeback event [sn:65].
 450003: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:65].
 450003: system.cpu: CPU already running.
 450003: system.cpu.iew.lsq.thread0: Completing store [sn:65], idx:1, store head idx:2
 450004: system.cpu.iew.lsq.thread0: Writeback event [sn:66].
 450004: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:66].
 450004: system.cpu: CPU already running.
 450004: system.cpu.iew.lsq.thread0: Completing store [sn:66], idx:2, store head idx:3
 450005: system.cpu.iew.lsq.thread0: Writeback event [sn:67].
 450005: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:67].
 450005: system.cpu: CPU already running.
 450005: system.cpu.iew.lsq.thread0: Completing store [sn:67], idx:3, store head idx:4
 450006: system.cpu.iew.lsq.thread0: Writeback event [sn:68].
 450006: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:68].
 450006: system.cpu: CPU already running.
 450006: system.cpu.iew.lsq.thread0: Completing store [sn:68], idx:4, store head idx:5
 450500: system.cpu.iew.lsq.thread0: Writeback event [sn:69].
 450500: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:69].
 450500: system.cpu: CPU already running.
 450500: system.cpu.iew.lsq.thread0: Completing store [sn:69], idx:5, store head idx:6
 450500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 450500: system.cpu.fetch: Running stage.
 450500: system.cpu.fetch: There are no more threads available to fetch from.
 450500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 450500: system.cpu.decode: Processing [tid:0]
 450500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 450500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 450500: system.cpu.rename: Processing [tid:0]
 450500: system.cpu.rename: [tid:0]: Free IQ: 21, Free ROB: 26, Free LQ: 7, Free SQ: 7
 450500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 450500: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 0, dispatched Insts: 0
 450500: system.cpu.rename: [tid:0]: 26 rob free
 450500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 21, instsInProgress: 0, dispatched Insts: 0
 450500: system.cpu.rename: [tid:0]: 21 iq free
 450500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 7, loadsInProgress: 0, loads dispatchedToLQ: 0
 450500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 450500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 450500: system.cpu.iew: Issue: Processing [tid:0]
 450500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 450500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 450500: system.cpu.iq: Not able to schedule any instructions.
 450500: system.cpu.iew: Processing [tid:0]
 450500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 9
 450500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 450500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 450500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 450500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 9
 450500: system.cpu.iew: IQ has 21 free entries (Can schedule: 0).  LQ has 7 free entries. SQ has 14 free entries.
 450500: system.cpu.iew: Activity this cycle.
 450500: system.cpu.commit: Getting instructions from Rename stage.
 450500: system.cpu.commit: Trying to commit instructions in the ROB.
 450500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:74] PC (0x14408=>0x1440c).(0=>1) is head of ROB and not ready
 450500: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
 450500: global: DynInst: [sn:73] Instruction destroyed. Instcount for system.cpu = 29
 450500: system.cpu: Activity: 10
 450500: system.cpu: Scheduling next tick!
 451000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 451000: system.cpu.fetch: Running stage.
 451000: system.cpu.fetch: There are no more threads available to fetch from.
 451000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 451000: system.cpu.decode: Processing [tid:0]
 451000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 451000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 451000: system.cpu.rename: Processing [tid:0]
 451000: system.cpu.rename: [tid:0]: Free IQ: 21, Free ROB: 26, Free LQ: 7, Free SQ: 14
 451000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 451000: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 0, dispatched Insts: 0
 451000: system.cpu.rename: [tid:0]: 26 rob free
 451000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 21, instsInProgress: 0, dispatched Insts: 0
 451000: system.cpu.rename: [tid:0]: 21 iq free
 451000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 7, loadsInProgress: 0, loads dispatchedToLQ: 0
 451000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 451000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 451000: system.cpu.iew: Issue: Processing [tid:0]
 451000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 451000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 451000: system.cpu.iq: Not able to schedule any instructions.
 451000: system.cpu.iew: Processing [tid:0]
 451000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 451000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 451000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 9
 451000: system.cpu.iew: IQ has 21 free entries (Can schedule: 0).  LQ has 7 free entries. SQ has 14 free entries.
 451000: system.cpu.commit: Getting instructions from Rename stage.
 451000: system.cpu.commit: Trying to commit instructions in the ROB.
 451000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:74] PC (0x14408=>0x1440c).(0=>1) is head of ROB and not ready
 451000: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
 451000: system.cpu: Activity: 9
 451000: system.cpu: Scheduling next tick!
 451500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 451500: system.cpu.fetch: Running stage.
 451500: system.cpu.fetch: There are no more threads available to fetch from.
 451500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 451500: system.cpu.decode: Processing [tid:0]
 451500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 451500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 451500: system.cpu.rename: Processing [tid:0]
 451500: system.cpu.rename: [tid:0]: Free IQ: 21, Free ROB: 26, Free LQ: 7, Free SQ: 14
 451500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 451500: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 0, dispatched Insts: 0
 451500: system.cpu.rename: [tid:0]: 26 rob free
 451500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 21, instsInProgress: 0, dispatched Insts: 0
 451500: system.cpu.rename: [tid:0]: 21 iq free
 451500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 7, loadsInProgress: 0, loads dispatchedToLQ: 0
 451500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 451500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 451500: system.cpu.iew: Issue: Processing [tid:0]
 451500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 451500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 451500: system.cpu.iq: Not able to schedule any instructions.
 451500: system.cpu.iew: Processing [tid:0]
 451500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 451500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 451500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 9
 451500: system.cpu.iew: IQ has 21 free entries (Can schedule: 0).  LQ has 7 free entries. SQ has 14 free entries.
 451500: system.cpu.commit: Getting instructions from Rename stage.
 451500: system.cpu.commit: Trying to commit instructions in the ROB.
 451500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:74] PC (0x14408=>0x1440c).(0=>1) is head of ROB and not ready
 451500: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
 451500: system.cpu: Activity: 8
 451500: system.cpu: Scheduling next tick!
 452000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 452000: system.cpu.fetch: Running stage.
 452000: system.cpu.fetch: There are no more threads available to fetch from.
 452000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 452000: system.cpu.decode: Processing [tid:0]
 452000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 452000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 452000: system.cpu.rename: Processing [tid:0]
 452000: system.cpu.rename: [tid:0]: Free IQ: 21, Free ROB: 26, Free LQ: 7, Free SQ: 14
 452000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 452000: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 0, dispatched Insts: 0
 452000: system.cpu.rename: [tid:0]: 26 rob free
 452000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 21, instsInProgress: 0, dispatched Insts: 0
 452000: system.cpu.rename: [tid:0]: 21 iq free
 452000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 7, loadsInProgress: 0, loads dispatchedToLQ: 0
 452000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 452000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 452000: system.cpu.iew: Issue: Processing [tid:0]
 452000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 452000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 452000: system.cpu.iq: Not able to schedule any instructions.
 452000: system.cpu.iew: Processing [tid:0]
 452000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 452000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 452000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 9
 452000: system.cpu.iew: IQ has 21 free entries (Can schedule: 0).  LQ has 7 free entries. SQ has 14 free entries.
 452000: system.cpu.commit: Getting instructions from Rename stage.
 452000: system.cpu.commit: Trying to commit instructions in the ROB.
 452000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:74] PC (0x14408=>0x1440c).(0=>1) is head of ROB and not ready
 452000: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
 452000: system.cpu: Activity: 7
 452000: system.cpu: Scheduling next tick!
 452500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 452500: system.cpu.fetch: Running stage.
 452500: system.cpu.fetch: There are no more threads available to fetch from.
 452500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 452500: system.cpu.decode: Processing [tid:0]
 452500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 452500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 452500: system.cpu.rename: Processing [tid:0]
 452500: system.cpu.rename: [tid:0]: Free IQ: 21, Free ROB: 26, Free LQ: 7, Free SQ: 14
 452500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 452500: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 0, dispatched Insts: 0
 452500: system.cpu.rename: [tid:0]: 26 rob free
 452500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 21, instsInProgress: 0, dispatched Insts: 0
 452500: system.cpu.rename: [tid:0]: 21 iq free
 452500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 7, loadsInProgress: 0, loads dispatchedToLQ: 0
 452500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 452500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 452500: system.cpu.iew: Issue: Processing [tid:0]
 452500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 452500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 452500: system.cpu.iq: Not able to schedule any instructions.
 452500: system.cpu.iew: Processing [tid:0]
 452500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 452500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 452500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 9
 452500: system.cpu.iew: IQ has 21 free entries (Can schedule: 0).  LQ has 7 free entries. SQ has 14 free entries.
 452500: system.cpu.commit: Getting instructions from Rename stage.
 452500: system.cpu.commit: Trying to commit instructions in the ROB.
 452500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:74] PC (0x14408=>0x1440c).(0=>1) is head of ROB and not ready
 452500: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
 452500: system.cpu: Activity: 6
 452500: system.cpu: Scheduling next tick!
 453000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 453000: system.cpu.fetch: Running stage.
 453000: system.cpu.fetch: There are no more threads available to fetch from.
 453000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 453000: system.cpu.decode: Processing [tid:0]
 453000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 453000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 453000: system.cpu.rename: Processing [tid:0]
 453000: system.cpu.rename: [tid:0]: Free IQ: 21, Free ROB: 26, Free LQ: 7, Free SQ: 14
 453000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 453000: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 0, dispatched Insts: 0
 453000: system.cpu.rename: [tid:0]: 26 rob free
 453000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 21, instsInProgress: 0, dispatched Insts: 0
 453000: system.cpu.rename: [tid:0]: 21 iq free
 453000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 7, loadsInProgress: 0, loads dispatchedToLQ: 0
 453000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 453000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 453000: system.cpu.iew: Issue: Processing [tid:0]
 453000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 453000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 453000: system.cpu.iq: Not able to schedule any instructions.
 453000: system.cpu.iew: Processing [tid:0]
 453000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 453000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 453000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 9
 453000: system.cpu.iew: IQ has 21 free entries (Can schedule: 0).  LQ has 7 free entries. SQ has 14 free entries.
 453000: system.cpu.commit: Getting instructions from Rename stage.
 453000: system.cpu.commit: Trying to commit instructions in the ROB.
 453000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:74] PC (0x14408=>0x1440c).(0=>1) is head of ROB and not ready
 453000: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
 453000: system.cpu: Activity: 5
 453000: system.cpu: Scheduling next tick!
 453500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 453500: system.cpu.fetch: Running stage.
 453500: system.cpu.fetch: There are no more threads available to fetch from.
 453500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 453500: system.cpu.decode: Processing [tid:0]
 453500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 453500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 453500: system.cpu.rename: Processing [tid:0]
 453500: system.cpu.rename: [tid:0]: Free IQ: 21, Free ROB: 26, Free LQ: 7, Free SQ: 14
 453500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 453500: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 0, dispatched Insts: 0
 453500: system.cpu.rename: [tid:0]: 26 rob free
 453500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 21, instsInProgress: 0, dispatched Insts: 0
 453500: system.cpu.rename: [tid:0]: 21 iq free
 453500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 7, loadsInProgress: 0, loads dispatchedToLQ: 0
 453500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 453500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 453500: system.cpu.iew: Issue: Processing [tid:0]
 453500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 453500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 453500: system.cpu.iq: Not able to schedule any instructions.
 453500: system.cpu.iew: Processing [tid:0]
 453500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 453500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 453500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 9
 453500: system.cpu.iew: IQ has 21 free entries (Can schedule: 0).  LQ has 7 free entries. SQ has 14 free entries.
 453500: system.cpu.commit: Getting instructions from Rename stage.
 453500: system.cpu.commit: Trying to commit instructions in the ROB.
 453500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:74] PC (0x14408=>0x1440c).(0=>1) is head of ROB and not ready
 453500: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
 453500: system.cpu: Activity: 4
 453500: system.cpu: Scheduling next tick!
 454000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 454000: system.cpu.fetch: Running stage.
 454000: system.cpu.fetch: There are no more threads available to fetch from.
 454000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 454000: system.cpu.decode: Processing [tid:0]
 454000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 454000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 454000: system.cpu.rename: Processing [tid:0]
 454000: system.cpu.rename: [tid:0]: Free IQ: 21, Free ROB: 26, Free LQ: 7, Free SQ: 14
 454000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 454000: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 0, dispatched Insts: 0
 454000: system.cpu.rename: [tid:0]: 26 rob free
 454000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 21, instsInProgress: 0, dispatched Insts: 0
 454000: system.cpu.rename: [tid:0]: 21 iq free
 454000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 7, loadsInProgress: 0, loads dispatchedToLQ: 0
 454000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 454000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 454000: system.cpu.iew: Issue: Processing [tid:0]
 454000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 454000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 454000: system.cpu.iq: Not able to schedule any instructions.
 454000: system.cpu.iew: Processing [tid:0]
 454000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 454000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 454000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 9
 454000: system.cpu.iew: IQ has 21 free entries (Can schedule: 0).  LQ has 7 free entries. SQ has 14 free entries.
 454000: system.cpu.commit: Getting instructions from Rename stage.
 454000: system.cpu.commit: Trying to commit instructions in the ROB.
 454000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:74] PC (0x14408=>0x1440c).(0=>1) is head of ROB and not ready
 454000: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
 454000: system.cpu: Activity: 3
 454000: system.cpu: Scheduling next tick!
 454500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 454500: system.cpu.fetch: Running stage.
 454500: system.cpu.fetch: There are no more threads available to fetch from.
 454500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 454500: system.cpu.decode: Processing [tid:0]
 454500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 454500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 454500: system.cpu.rename: Processing [tid:0]
 454500: system.cpu.rename: [tid:0]: Free IQ: 21, Free ROB: 26, Free LQ: 7, Free SQ: 14
 454500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 454500: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 0, dispatched Insts: 0
 454500: system.cpu.rename: [tid:0]: 26 rob free
 454500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 21, instsInProgress: 0, dispatched Insts: 0
 454500: system.cpu.rename: [tid:0]: 21 iq free
 454500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 7, loadsInProgress: 0, loads dispatchedToLQ: 0
 454500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 454500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 454500: system.cpu.iew: Issue: Processing [tid:0]
 454500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 454500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 454500: system.cpu.iq: Not able to schedule any instructions.
 454500: system.cpu.iew: Processing [tid:0]
 454500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 454500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 454500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 9
 454500: system.cpu.iew: IQ has 21 free entries (Can schedule: 0).  LQ has 7 free entries. SQ has 14 free entries.
 454500: system.cpu.commit: Getting instructions from Rename stage.
 454500: system.cpu.commit: Trying to commit instructions in the ROB.
 454500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:74] PC (0x14408=>0x1440c).(0=>1) is head of ROB and not ready
 454500: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
 454500: system.cpu: Activity: 2
 454500: system.cpu: Scheduling next tick!
 455000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 455000: system.cpu.fetch: Running stage.
 455000: system.cpu.fetch: There are no more threads available to fetch from.
 455000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 455000: system.cpu.decode: Processing [tid:0]
 455000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 455000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 455000: system.cpu.rename: Processing [tid:0]
 455000: system.cpu.rename: [tid:0]: Free IQ: 21, Free ROB: 26, Free LQ: 7, Free SQ: 14
 455000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 455000: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 0, dispatched Insts: 0
 455000: system.cpu.rename: [tid:0]: 26 rob free
 455000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 21, instsInProgress: 0, dispatched Insts: 0
 455000: system.cpu.rename: [tid:0]: 21 iq free
 455000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 7, loadsInProgress: 0, loads dispatchedToLQ: 0
 455000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 455000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 455000: system.cpu.iew: Issue: Processing [tid:0]
 455000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 455000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 455000: system.cpu.iq: Not able to schedule any instructions.
 455000: system.cpu.iew: Processing [tid:0]
 455000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 455000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 455000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 9
 455000: system.cpu.iew: IQ has 21 free entries (Can schedule: 0).  LQ has 7 free entries. SQ has 14 free entries.
 455000: system.cpu.commit: Getting instructions from Rename stage.
 455000: system.cpu.commit: Trying to commit instructions in the ROB.
 455000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:74] PC (0x14408=>0x1440c).(0=>1) is head of ROB and not ready
 455000: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
 455000: system.cpu: Activity: 1
 455000: system.cpu: Scheduling next tick!
 455500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 455500: system.cpu.fetch: Running stage.
 455500: system.cpu.fetch: There are no more threads available to fetch from.
 455500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 455500: system.cpu.decode: Processing [tid:0]
 455500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 455500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 455500: system.cpu.rename: Processing [tid:0]
 455500: system.cpu.rename: [tid:0]: Free IQ: 21, Free ROB: 26, Free LQ: 7, Free SQ: 14
 455500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 455500: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 0, dispatched Insts: 0
 455500: system.cpu.rename: [tid:0]: 26 rob free
 455500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 21, instsInProgress: 0, dispatched Insts: 0
 455500: system.cpu.rename: [tid:0]: 21 iq free
 455500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 7, loadsInProgress: 0, loads dispatchedToLQ: 0
 455500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 455500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 455500: system.cpu.iew: Issue: Processing [tid:0]
 455500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 455500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 455500: system.cpu.iq: Not able to schedule any instructions.
 455500: system.cpu.iew: Processing [tid:0]
 455500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 455500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 455500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 9
 455500: system.cpu.iew: IQ has 21 free entries (Can schedule: 0).  LQ has 7 free entries. SQ has 14 free entries.
 455500: system.cpu.commit: Getting instructions from Rename stage.
 455500: system.cpu.commit: Trying to commit instructions in the ROB.
 455500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:74] PC (0x14408=>0x1440c).(0=>1) is head of ROB and not ready
 455500: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
 455500: system.cpu: Activity: 0
 455500: system.cpu: No activity left!
 455500: system.cpu: Idle!
 500000: system.cpu.iew.lsq.thread0: Writeback event [sn:74].
 500000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:74].
 500000: system.cpu: Waking up CPU
 500000: global: RegFile: Access to cc register 325, has data 0
 500000: global: RegFile: Access to cc register 325, has data 0
 500000: global: RegFile: Access to cc register 325, has data 0
 500000: global: RegFile: Setting int register 78 to 0x85f24
 500000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 500000: system.cpu.iew: Activity this cycle.
 500000: system.cpu: Activity: 1
 500000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 500000: system.cpu.fetch: Running stage.
 500000: system.cpu.fetch: There are no more threads available to fetch from.
 500000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 500000: system.cpu.decode: Processing [tid:0]
 500000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 500000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 500000: system.cpu.rename: Processing [tid:0]
 500000: system.cpu.rename: [tid:0]: Free IQ: 21, Free ROB: 26, Free LQ: 7, Free SQ: 14
 500000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 500000: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 0, dispatched Insts: 0
 500000: system.cpu.rename: [tid:0]: 26 rob free
 500000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 21, instsInProgress: 0, dispatched Insts: 0
 500000: system.cpu.rename: [tid:0]: 21 iq free
 500000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 7, loadsInProgress: 0, loads dispatchedToLQ: 0
 500000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 500000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 500000: system.cpu.iew: Issue: Processing [tid:0]
 500000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 500000: system.cpu.iew: Sending instructions to commit, [sn:74] PC (0x14408=>0x1440c).(0=>1).
 500000: system.cpu.iew: Setting Destination Register 78
 500000: system.cpu.scoreboard: Setting reg 78 as ready
 500000: system.cpu.iq: Waking dependents of completed instruction.
 500000: system.cpu.iq: Completing mem instruction PC: (0x14408=>0x1440c).(0=>1) [sn:74]
 500000: system.cpu.memDep0: Completed mem instruction PC (0x14408=>0x1440c).(0=>1) [sn:74].
 500000: memdepentry: Memory dependency entry deleted.  memdep_count=10 (0x14408=>0x1440c).(0=>1)
 500000: system.cpu.iq: Waking any dependents on register 78.
 500000: system.cpu.iq: Waking up a dependent instruction, [sn:77] PC (0x14414=>0x14418).(0=>1).
 500000: global: [sn:77] has 5 ready out of 5 sources. RTI 0)
 500000: system.cpu.iq: Checking if memory instruction can issue.
 500000: system.cpu.memDep0: Marking registers as ready for instruction PC (0x14414=>0x14418).(0=>1) [sn:77].
 500000: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
 500000: system.cpu.memDep0: Adding instruction [sn:77] to the ready list.
 500000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14414=>0x14418).(0=>1) opclass:32 [sn:77].
 500000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 500000: system.cpu.iq: Thread 0: Issuing instruction PC (0x14414=>0x14418).(0=>1) [sn:77]
 500000: system.cpu.memDep0: Issuing instruction PC 0x14414 [sn:77].
 500000: system.cpu.iew: Processing [tid:0]
 500000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 500000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 500000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 9
 500000: system.cpu.iew: IQ has 22 free entries (Can schedule: 0).  LQ has 7 free entries. SQ has 14 free entries.
 500000: system.cpu.commit: Getting instructions from Rename stage.
 500000: system.cpu.commit: Trying to commit instructions in the ROB.
 500000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:74] PC (0x14408=>0x1440c).(0=>1) is head of ROB and not ready
 500000: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
 500000: system.cpu: Scheduling next tick!
 500500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 500500: system.cpu.fetch: Running stage.
 500500: system.cpu.fetch: There are no more threads available to fetch from.
 500500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 500500: system.cpu.decode: Processing [tid:0]
 500500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 500500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 500500: system.cpu.rename: Processing [tid:0]
 500500: system.cpu.rename: [tid:0]: Free IQ: 21, Free ROB: 26, Free LQ: 7, Free SQ: 14
 500500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 500500: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 0, dispatched Insts: 0
 500500: system.cpu.rename: [tid:0]: 26 rob free
 500500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 21, instsInProgress: 0, dispatched Insts: 0
 500500: system.cpu.rename: [tid:0]: 21 iq free
 500500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 7, loadsInProgress: 0, loads dispatchedToLQ: 0
 500500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 500500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 500500: system.cpu.iew: Issue: Processing [tid:0]
 500500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 500500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 500500: system.cpu.iq: Not able to schedule any instructions.
 500500: system.cpu.iew: Processing [tid:0]
 500500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 500500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 500500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 9
 500500: system.cpu.iew: IQ has 22 free entries (Can schedule: 0).  LQ has 7 free entries. SQ has 14 free entries.
 500500: system.cpu.commit: Getting instructions from Rename stage.
 500500: system.cpu.commit: Trying to commit instructions in the ROB.
 500500: system.cpu.commit: [tid:0]: Marking PC (0x14408=>0x1440c).(0=>1), [sn:74] ready within ROB.
 500500: system.cpu.commit: [tid:0]: Instruction [sn:74] PC (0x14408=>0x1440c).(0=>1) is head of ROB and ready to commit
 500500: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
 500500: system.cpu.commit: Activating stage.
 500500: system.cpu: Activity: 2
 500500: system.cpu: Scheduling next tick!
 500500: system.cpu.iq: Processing FU completion [sn:77]
 500500: system.cpu: CPU already running.
 501000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 501000: system.cpu.fetch: Running stage.
 501000: system.cpu.fetch: There are no more threads available to fetch from.
 501000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 501000: system.cpu.decode: Processing [tid:0]
 501000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 501000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 501000: system.cpu.rename: Processing [tid:0]
 501000: system.cpu.rename: [tid:0]: Free IQ: 21, Free ROB: 26, Free LQ: 7, Free SQ: 14
 501000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 501000: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 0, dispatched Insts: 0
 501000: system.cpu.rename: [tid:0]: 26 rob free
 501000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 21, instsInProgress: 0, dispatched Insts: 0
 501000: system.cpu.rename: [tid:0]: 21 iq free
 501000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 7, loadsInProgress: 0, loads dispatchedToLQ: 0
 501000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 501000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 501000: system.cpu.iew: Issue: Processing [tid:0]
 501000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 501000: system.cpu.iew: Execute: Executing instructions from IQ.
 501000: system.cpu.iew: Execute: Processing PC (0x14414=>0x14418).(0=>1), [tid:0] [sn:77].
 501000: system.cpu.iew: Execute: Calculating address for memory reference.
 501000: system.cpu.iew.lsq.thread0: Executing load PC (0x14414=>0x14418).(0=>1), [sn:77]
 501000: global: RegFile: Access to int register 78, has data 0x85f24
 501000: global: RegFile: Access to cc register 325, has data 0
 501000: global: RegFile: Access to cc register 325, has data 0
 501000: global: RegFile: Access to cc register 325, has data 0
 501000: system.cpu.iew.lsq.thread0: Read called, load idx: 0, store idx: 6, storeHead: 6 addr: 0x76f24
 501000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:77] PC (0x14414=>0x14418).(0=>1)
 501000: system.cpu: Activity: 3
 501000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 501000: system.cpu.iq: Not able to schedule any instructions.
 501000: system.cpu.iew: Processing [tid:0]
 501000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 9
 501000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 501000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 501000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 501000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 9
 501000: system.cpu.iew: IQ has 22 free entries (Can schedule: 0).  LQ has 7 free entries. SQ has 14 free entries.
 501000: system.cpu.iew: Activity this cycle.
 501000: system.cpu.commit: Getting instructions from Rename stage.
 501000: system.cpu.commit: Trying to commit instructions in the ROB.
 501000: system.cpu.commit: Trying to commit head instruction, [sn:74] [tid:0]
 501000: system.cpu.commit: Committing instruction with [sn:74] PC (0x14408=>0x1440c).(0=>1)
 501000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14408=>0x1440c).(0=>1), [sn:74]
 501000: system.cpu: Removing committed instruction [tid:0] PC (0x14408=>0x1440c).(0=>1) [sn:74]
 501000: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:74]
 501000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:75] PC (0x1440c=>0x14410).(0=>1) is head of ROB and not ready
 501000: system.cpu.commit: [tid:0]: ROB has 13 insts & 27 free entries.
 501000: system.cpu.commit: Activity This Cycle.
 501000: system.cpu.commit: Deactivating stage.
 501000: system.cpu: Activity: 2
 501000: system.cpu: Removing instruction, [tid:0] [sn:74] PC (0x14408=>0x1440c).(0=>1)
 501000: system.cpu: Scheduling next tick!
 501500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 501500: system.cpu.fetch: Running stage.
 501500: system.cpu.fetch: There are no more threads available to fetch from.
 501500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 501500: system.cpu.decode: Processing [tid:0]
 501500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 501500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 501500: system.cpu.rename: Processing [tid:0]
 501500: system.cpu.rename: [tid:0]: Free IQ: 22, Free ROB: 27, Free LQ: 7, Free SQ: 14
 501500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 501500: system.cpu.rename: calcFreeROBEntires: free robEntries: 27, instsInProgress: 0, dispatched Insts: 0
 501500: system.cpu.rename: [tid:0]: 27 rob free
 501500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 22, instsInProgress: 0, dispatched Insts: 0
 501500: system.cpu.rename: [tid:0]: 22 iq free
 501500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 7, loadsInProgress: 0, loads dispatchedToLQ: 0
 501500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 501500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 501500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=12), until [sn:74].
 501500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 66, [sn:74].
 501500: system.cpu.freelist: Freeing register 66.
 501500: system.cpu.iew: Issue: Processing [tid:0]
 501500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 501500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 501500: system.cpu.iq: Not able to schedule any instructions.
 501500: system.cpu.iew: Processing [tid:0]
 501500: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x14408=>0x1440c).(0=>1)
 501500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:74]
 501500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 501500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 501500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 8
 501500: system.cpu.iew: IQ has 22 free entries (Can schedule: 0).  LQ has 8 free entries. SQ has 14 free entries.
 501500: system.cpu.commit: Getting instructions from Rename stage.
 501500: system.cpu.commit: Trying to commit instructions in the ROB.
 501500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:75] PC (0x1440c=>0x14410).(0=>1) is head of ROB and not ready
 501500: system.cpu.commit: [tid:0]: ROB has 13 insts & 27 free entries.
 501500: system.cpu: Scheduling next tick!
 502000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 502000: system.cpu.fetch: Running stage.
 502000: system.cpu.fetch: There are no more threads available to fetch from.
 502000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 502000: system.cpu.decode: Processing [tid:0]
 502000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 502000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 502000: system.cpu.rename: Processing [tid:0]
 502000: system.cpu.rename: [tid:0]: Free IQ: 22, Free ROB: 27, Free LQ: 7, Free SQ: 14
 502000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 502000: system.cpu.rename: calcFreeROBEntires: free robEntries: 27, instsInProgress: 0, dispatched Insts: 0
 502000: system.cpu.rename: [tid:0]: 27 rob free
 502000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 22, instsInProgress: 0, dispatched Insts: 0
 502000: system.cpu.rename: [tid:0]: 22 iq free
 502000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 7, loadsInProgress: 0, loads dispatchedToLQ: 0
 502000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 502000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 502000: system.cpu.iew: Issue: Processing [tid:0]
 502000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 502000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 502000: system.cpu.iq: Not able to schedule any instructions.
 502000: system.cpu.iew: Processing [tid:0]
 502000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 8
 502000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 502000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 502000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 502000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 8
 502000: system.cpu.iew: IQ has 22 free entries (Can schedule: 0).  LQ has 8 free entries. SQ has 14 free entries.
 502000: system.cpu.iew: Activity this cycle.
 502000: system.cpu: Activity: 3
 502000: system.cpu.commit: Getting instructions from Rename stage.
 502000: system.cpu.commit: Trying to commit instructions in the ROB.
 502000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:75] PC (0x1440c=>0x14410).(0=>1) is head of ROB and not ready
 502000: system.cpu.commit: [tid:0]: ROB has 13 insts & 27 free entries.
 502000: system.cpu: Scheduling next tick!
 502500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 502500: system.cpu.fetch: Running stage.
 502500: system.cpu.fetch: There are no more threads available to fetch from.
 502500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 502500: system.cpu.decode: Processing [tid:0]
 502500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 502500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 502500: system.cpu.rename: Processing [tid:0]
 502500: system.cpu.rename: [tid:0]: Free IQ: 22, Free ROB: 27, Free LQ: 8, Free SQ: 14
 502500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 502500: system.cpu.rename: calcFreeROBEntires: free robEntries: 27, instsInProgress: 0, dispatched Insts: 0
 502500: system.cpu.rename: [tid:0]: 27 rob free
 502500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 22, instsInProgress: 0, dispatched Insts: 0
 502500: system.cpu.rename: [tid:0]: 22 iq free
 502500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 8, loadsInProgress: 0, loads dispatchedToLQ: 0
 502500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 502500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 502500: system.cpu.iew: Issue: Processing [tid:0]
 502500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 502500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 502500: system.cpu.iq: Not able to schedule any instructions.
 502500: system.cpu.iew: Processing [tid:0]
 502500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 502500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 502500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 8
 502500: system.cpu.iew: IQ has 22 free entries (Can schedule: 0).  LQ has 8 free entries. SQ has 14 free entries.
 502500: system.cpu.commit: Getting instructions from Rename stage.
 502500: system.cpu.commit: Trying to commit instructions in the ROB.
 502500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:75] PC (0x1440c=>0x14410).(0=>1) is head of ROB and not ready
 502500: system.cpu.commit: [tid:0]: ROB has 13 insts & 27 free entries.
 502500: global: DynInst: [sn:74] Instruction destroyed. Instcount for system.cpu = 28
 502500: system.cpu: Scheduling next tick!
 503000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 503000: system.cpu.fetch: Running stage.
 503000: system.cpu.fetch: There are no more threads available to fetch from.
 503000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 503000: system.cpu.decode: Processing [tid:0]
 503000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 503000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 503000: system.cpu.rename: Processing [tid:0]
 503000: system.cpu.rename: [tid:0]: Free IQ: 22, Free ROB: 27, Free LQ: 8, Free SQ: 14
 503000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 503000: system.cpu.rename: calcFreeROBEntires: free robEntries: 27, instsInProgress: 0, dispatched Insts: 0
 503000: system.cpu.rename: [tid:0]: 27 rob free
 503000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 22, instsInProgress: 0, dispatched Insts: 0
 503000: system.cpu.rename: [tid:0]: 22 iq free
 503000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 8, loadsInProgress: 0, loads dispatchedToLQ: 0
 503000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 503000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 503000: system.cpu.iew: Issue: Processing [tid:0]
 503000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 503000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 503000: system.cpu.iq: Not able to schedule any instructions.
 503000: system.cpu.iew: Processing [tid:0]
 503000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 503000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 503000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 8
 503000: system.cpu.iew: IQ has 22 free entries (Can schedule: 0).  LQ has 8 free entries. SQ has 14 free entries.
 503000: system.cpu.commit: Getting instructions from Rename stage.
 503000: system.cpu.commit: Trying to commit instructions in the ROB.
 503000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:75] PC (0x1440c=>0x14410).(0=>1) is head of ROB and not ready
 503000: system.cpu.commit: [tid:0]: ROB has 13 insts & 27 free entries.
 503000: system.cpu: Scheduling next tick!
 503500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 503500: system.cpu.fetch: Running stage.
 503500: system.cpu.fetch: There are no more threads available to fetch from.
 503500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 503500: system.cpu.decode: Processing [tid:0]
 503500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 503500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 503500: system.cpu.rename: Processing [tid:0]
 503500: system.cpu.rename: [tid:0]: Free IQ: 22, Free ROB: 27, Free LQ: 8, Free SQ: 14
 503500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 503500: system.cpu.rename: calcFreeROBEntires: free robEntries: 27, instsInProgress: 0, dispatched Insts: 0
 503500: system.cpu.rename: [tid:0]: 27 rob free
 503500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 22, instsInProgress: 0, dispatched Insts: 0
 503500: system.cpu.rename: [tid:0]: 22 iq free
 503500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 8, loadsInProgress: 0, loads dispatchedToLQ: 0
 503500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 503500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 503500: system.cpu.iew: Issue: Processing [tid:0]
 503500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 503500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 503500: system.cpu.iq: Not able to schedule any instructions.
 503500: system.cpu.iew: Processing [tid:0]
 503500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 503500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 503500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 8
 503500: system.cpu.iew: IQ has 22 free entries (Can schedule: 0).  LQ has 8 free entries. SQ has 14 free entries.
 503500: system.cpu.commit: Getting instructions from Rename stage.
 503500: system.cpu.commit: Trying to commit instructions in the ROB.
 503500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:75] PC (0x1440c=>0x14410).(0=>1) is head of ROB and not ready
 503500: system.cpu.commit: [tid:0]: ROB has 13 insts & 27 free entries.
 503500: system.cpu: Scheduling next tick!
 504000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 504000: system.cpu.fetch: Running stage.
 504000: system.cpu.fetch: There are no more threads available to fetch from.
 504000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 504000: system.cpu.decode: Processing [tid:0]
 504000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 504000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 504000: system.cpu.rename: Processing [tid:0]
 504000: system.cpu.rename: [tid:0]: Free IQ: 22, Free ROB: 27, Free LQ: 8, Free SQ: 14
 504000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 504000: system.cpu.rename: calcFreeROBEntires: free robEntries: 27, instsInProgress: 0, dispatched Insts: 0
 504000: system.cpu.rename: [tid:0]: 27 rob free
 504000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 22, instsInProgress: 0, dispatched Insts: 0
 504000: system.cpu.rename: [tid:0]: 22 iq free
 504000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 8, loadsInProgress: 0, loads dispatchedToLQ: 0
 504000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 504000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 504000: system.cpu.iew: Issue: Processing [tid:0]
 504000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 504000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 504000: system.cpu.iq: Not able to schedule any instructions.
 504000: system.cpu.iew: Processing [tid:0]
 504000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 504000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 504000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 8
 504000: system.cpu.iew: IQ has 22 free entries (Can schedule: 0).  LQ has 8 free entries. SQ has 14 free entries.
 504000: system.cpu.commit: Getting instructions from Rename stage.
 504000: system.cpu.commit: Trying to commit instructions in the ROB.
 504000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:75] PC (0x1440c=>0x14410).(0=>1) is head of ROB and not ready
 504000: system.cpu.commit: [tid:0]: ROB has 13 insts & 27 free entries.
 504000: system.cpu: Scheduling next tick!
 504500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 504500: system.cpu.fetch: Running stage.
 504500: system.cpu.fetch: There are no more threads available to fetch from.
 504500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 504500: system.cpu.decode: Processing [tid:0]
 504500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 504500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 504500: system.cpu.rename: Processing [tid:0]
 504500: system.cpu.rename: [tid:0]: Free IQ: 22, Free ROB: 27, Free LQ: 8, Free SQ: 14
 504500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 504500: system.cpu.rename: calcFreeROBEntires: free robEntries: 27, instsInProgress: 0, dispatched Insts: 0
 504500: system.cpu.rename: [tid:0]: 27 rob free
 504500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 22, instsInProgress: 0, dispatched Insts: 0
 504500: system.cpu.rename: [tid:0]: 22 iq free
 504500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 8, loadsInProgress: 0, loads dispatchedToLQ: 0
 504500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 504500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 504500: system.cpu.iew: Issue: Processing [tid:0]
 504500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 504500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 504500: system.cpu.iq: Not able to schedule any instructions.
 504500: system.cpu.iew: Processing [tid:0]
 504500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 504500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 504500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 8
 504500: system.cpu.iew: IQ has 22 free entries (Can schedule: 0).  LQ has 8 free entries. SQ has 14 free entries.
 504500: system.cpu.commit: Getting instructions from Rename stage.
 504500: system.cpu.commit: Trying to commit instructions in the ROB.
 504500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:75] PC (0x1440c=>0x14410).(0=>1) is head of ROB and not ready
 504500: system.cpu.commit: [tid:0]: ROB has 13 insts & 27 free entries.
 504500: system.cpu: Scheduling next tick!
 505000: system.cpu.iew.lsq.thread0: Writeback event [sn:75].
 505000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:75].
 505000: system.cpu: CPU already running.
 505000: global: RegFile: Access to cc register 325, has data 0
 505000: global: RegFile: Access to cc register 325, has data 0
 505000: global: RegFile: Access to cc register 325, has data 0
 505000: global: RegFile: Setting int register 79 to 0x85ac8
 505000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 505000: system.cpu.iew: Activity this cycle.
 505000: system.cpu: Activity: 4
 505000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 505000: system.cpu.fetch: Running stage.
 505000: system.cpu.fetch: There are no more threads available to fetch from.
 505000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 505000: system.cpu.decode: Processing [tid:0]
 505000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 505000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 505000: system.cpu.rename: Processing [tid:0]
 505000: system.cpu.rename: [tid:0]: Free IQ: 22, Free ROB: 27, Free LQ: 8, Free SQ: 14
 505000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 505000: system.cpu.rename: calcFreeROBEntires: free robEntries: 27, instsInProgress: 0, dispatched Insts: 0
 505000: system.cpu.rename: [tid:0]: 27 rob free
 505000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 22, instsInProgress: 0, dispatched Insts: 0
 505000: system.cpu.rename: [tid:0]: 22 iq free
 505000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 8, loadsInProgress: 0, loads dispatchedToLQ: 0
 505000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 505000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 505000: system.cpu.iew: Issue: Processing [tid:0]
 505000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 505000: system.cpu.iew: Sending instructions to commit, [sn:75] PC (0x1440c=>0x14410).(0=>1).
 505000: system.cpu.iew: Setting Destination Register 79
 505000: system.cpu.scoreboard: Setting reg 79 as ready
 505000: system.cpu.iq: Waking dependents of completed instruction.
 505000: system.cpu.iq: Completing mem instruction PC: (0x1440c=>0x14410).(0=>1) [sn:75]
 505000: system.cpu.memDep0: Completed mem instruction PC (0x1440c=>0x14410).(0=>1) [sn:75].
 505000: memdepentry: Memory dependency entry deleted.  memdep_count=9 (0x1440c=>0x14410).(0=>1)
 505000: system.cpu.iq: Waking any dependents on register 79.
 505000: system.cpu.iq: Waking up a dependent instruction, [sn:86] PC (0x14438=>0x1443c).(0=>1).
 505000: global: [sn:86] has 5 ready out of 5 sources. RTI 0)
 505000: system.cpu.iq: Checking if memory instruction can issue.
 505000: system.cpu.memDep0: Marking registers as ready for instruction PC (0x14438=>0x1443c).(0=>1) [sn:86].
 505000: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
 505000: system.cpu.memDep0: Adding instruction [sn:86] to the ready list.
 505000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14438=>0x1443c).(0=>1) opclass:32 [sn:86].
 505000: system.cpu.iq: Waking up a dependent instruction, [sn:79] PC (0x1441c=>0x14420).(0=>1).
 505000: global: [sn:79] has 5 ready out of 5 sources. RTI 0)
 505000: system.cpu.iq: Checking if memory instruction can issue.
 505000: system.cpu.memDep0: Marking registers as ready for instruction PC (0x1441c=>0x14420).(0=>1) [sn:79].
 505000: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
 505000: system.cpu.memDep0: Adding instruction [sn:79] to the ready list.
 505000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1441c=>0x14420).(0=>1) opclass:32 [sn:79].
 505000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 505000: system.cpu.iq: Thread 0: Issuing instruction PC (0x1441c=>0x14420).(0=>1) [sn:79]
 505000: system.cpu.memDep0: Issuing instruction PC 0x1441c [sn:79].
 505000: system.cpu.iew: Processing [tid:0]
 505000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 505000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 505000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 8
 505000: system.cpu.iew: IQ has 23 free entries (Can schedule: 1).  LQ has 8 free entries. SQ has 14 free entries.
 505000: system.cpu.iew: IEW switching to active
 505000: system.cpu.iew: Activating stage.
 505000: system.cpu: Activity: 5
 505000: system.cpu.commit: Getting instructions from Rename stage.
 505000: system.cpu.commit: Trying to commit instructions in the ROB.
 505000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:75] PC (0x1440c=>0x14410).(0=>1) is head of ROB and not ready
 505000: system.cpu.commit: [tid:0]: ROB has 13 insts & 27 free entries.
 505000: system.cpu: Activity: 4
 505000: system.cpu: Scheduling next tick!
 505500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 505500: system.cpu.fetch: Running stage.
 505500: system.cpu.fetch: There are no more threads available to fetch from.
 505500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 505500: system.cpu.decode: Processing [tid:0]
 505500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 505500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 505500: system.cpu.rename: Processing [tid:0]
 505500: system.cpu.rename: [tid:0]: Free IQ: 22, Free ROB: 27, Free LQ: 8, Free SQ: 14
 505500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 505500: system.cpu.rename: calcFreeROBEntires: free robEntries: 27, instsInProgress: 0, dispatched Insts: 0
 505500: system.cpu.rename: [tid:0]: 27 rob free
 505500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 22, instsInProgress: 0, dispatched Insts: 0
 505500: system.cpu.rename: [tid:0]: 22 iq free
 505500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 8, loadsInProgress: 0, loads dispatchedToLQ: 0
 505500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 505500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 505500: system.cpu.iew: Issue: Processing [tid:0]
 505500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 505500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 505500: system.cpu.iq: Thread 0: Issuing instruction PC (0x14438=>0x1443c).(0=>1) [sn:86]
 505500: system.cpu.memDep0: Issuing instruction PC 0x14438 [sn:86].
 505500: system.cpu: Activity: 5
 505500: system.cpu.iew: Processing [tid:0]
 505500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 505500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 505500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 8
 505500: system.cpu.iew: IQ has 23 free entries (Can schedule: 0).  LQ has 8 free entries. SQ has 14 free entries.
 505500: system.cpu.iew: IEW switching to idle
 505500: system.cpu.iew: Deactivating stage.
 505500: system.cpu: Activity: 4
 505500: system.cpu.commit: Getting instructions from Rename stage.
 505500: system.cpu.commit: Trying to commit instructions in the ROB.
 505500: system.cpu.commit: [tid:0]: Marking PC (0x1440c=>0x14410).(0=>1), [sn:75] ready within ROB.
 505500: system.cpu.commit: [tid:0]: Instruction [sn:75] PC (0x1440c=>0x14410).(0=>1) is head of ROB and ready to commit
 505500: system.cpu.commit: [tid:0]: ROB has 13 insts & 27 free entries.
 505500: system.cpu.commit: Activating stage.
 505500: system.cpu: Activity: 5
 505500: system.cpu: Scheduling next tick!
 505500: system.cpu.iq: Processing FU completion [sn:79]
 505500: system.cpu: CPU already running.
 506000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 506000: system.cpu.fetch: Running stage.
 506000: system.cpu.fetch: There are no more threads available to fetch from.
 506000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 506000: system.cpu.decode: Processing [tid:0]
 506000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 506000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 506000: system.cpu.rename: Processing [tid:0]
 506000: system.cpu.rename: [tid:0]: Free IQ: 22, Free ROB: 27, Free LQ: 8, Free SQ: 14
 506000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 506000: system.cpu.rename: calcFreeROBEntires: free robEntries: 27, instsInProgress: 0, dispatched Insts: 0
 506000: system.cpu.rename: [tid:0]: 27 rob free
 506000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 22, instsInProgress: 0, dispatched Insts: 0
 506000: system.cpu.rename: [tid:0]: 22 iq free
 506000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 8, loadsInProgress: 0, loads dispatchedToLQ: 0
 506000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 506000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 506000: system.cpu.iew: Issue: Processing [tid:0]
 506000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 506000: system.cpu.iew: Execute: Executing instructions from IQ.
 506000: system.cpu.iew: Execute: Processing PC (0x1441c=>0x14420).(0=>1), [tid:0] [sn:79].
 506000: system.cpu.iew: Execute: Calculating address for memory reference.
 506000: system.cpu.iew.lsq.thread0: Executing load PC (0x1441c=>0x14420).(0=>1), [sn:79]
 506000: global: RegFile: Access to int register 79, has data 0x85ac8
 506000: global: RegFile: Access to cc register 325, has data 0
 506000: global: RegFile: Access to cc register 325, has data 0
 506000: global: RegFile: Access to cc register 325, has data 0
 506000: system.cpu.iew.lsq.thread0: Read called, load idx: 2, store idx: 6, storeHead: 6 addr: 0x76acc
 506000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:79] PC (0x1441c=>0x14420).(0=>1)
 506000: system.cpu: Activity: 6
 506000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 506000: system.cpu.iq: Not able to schedule any instructions.
 506000: system.cpu.iew: Processing [tid:0]
 506000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 8
 506000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 506000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 506000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 506000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 8
 506000: system.cpu.iew: IQ has 23 free entries (Can schedule: 0).  LQ has 8 free entries. SQ has 14 free entries.
 506000: system.cpu.iew: Activity this cycle.
 506000: system.cpu.commit: Getting instructions from Rename stage.
 506000: system.cpu.commit: Trying to commit instructions in the ROB.
 506000: system.cpu.commit: Trying to commit head instruction, [sn:75] [tid:0]
 506000: system.cpu.commit: Committing instruction with [sn:75] PC (0x1440c=>0x14410).(0=>1)
 506000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1440c=>0x14410).(0=>1), [sn:75]
 506000: system.cpu: Removing committed instruction [tid:0] PC (0x1440c=>0x14410).(0=>1) [sn:75]
 506000: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:75]
 506000: system.cpu.commit: Trying to commit head instruction, [sn:76] [tid:0]
 506000: system.cpu.commit: Committing instruction with [sn:76] PC (0x14410=>0x14414).(0=>1)
 506000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14410=>0x14414).(0=>1), [sn:76]
 506000: system.cpu: Removing committed instruction [tid:0] PC (0x14410=>0x14414).(0=>1) [sn:76]
 506000: system.cpu.commit: Instruction is committed successfully. num_committed: 2. [sn:76]
 506000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:77] PC (0x14414=>0x14418).(0=>1) is head of ROB and not ready
 506000: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 506000: system.cpu.commit: Activity This Cycle.
 506000: system.cpu.commit: Deactivating stage.
 506000: system.cpu: Activity: 5
 506000: system.cpu: Activity: 4
 506000: system.cpu: Removing instruction, [tid:0] [sn:75] PC (0x1440c=>0x14410).(0=>1)
 506000: system.cpu: Removing instruction, [tid:0] [sn:76] PC (0x14410=>0x14414).(0=>1)
 506000: system.cpu: Scheduling next tick!
 506000: system.cpu.iq: Processing FU completion [sn:86]
 506000: system.cpu: CPU already running.
 506500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 506500: system.cpu.fetch: Running stage.
 506500: system.cpu.fetch: There are no more threads available to fetch from.
 506500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 506500: system.cpu.decode: Processing [tid:0]
 506500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 506500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 506500: system.cpu.rename: Processing [tid:0]
 506500: system.cpu.rename: [tid:0]: Free IQ: 23, Free ROB: 29, Free LQ: 8, Free SQ: 14
 506500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 506500: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 506500: system.cpu.rename: [tid:0]: 29 rob free
 506500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 23, instsInProgress: 0, dispatched Insts: 0
 506500: system.cpu.rename: [tid:0]: 23 iq free
 506500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 8, loadsInProgress: 0, loads dispatchedToLQ: 0
 506500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 506500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 506500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=11), until [sn:76].
 506500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 4, [sn:75].
 506500: system.cpu.freelist: Freeing register 4.
 506500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 70, [sn:76].
 506500: system.cpu.freelist: Freeing register 70.
 506500: system.cpu.iew: Issue: Processing [tid:0]
 506500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 506500: system.cpu.iew: Execute: Executing instructions from IQ.
 506500: system.cpu.iew: Execute: Processing PC (0x14438=>0x1443c).(0=>1), [tid:0] [sn:86].
 506500: system.cpu.iew: Execute: Calculating address for memory reference.
 506500: system.cpu.iew.lsq.thread0: Executing load PC (0x14438=>0x1443c).(0=>1), [sn:86]
 506500: global: RegFile: Access to int register 79, has data 0x85ac8
 506500: global: RegFile: Access to cc register 325, has data 0
 506500: global: RegFile: Access to cc register 325, has data 0
 506500: global: RegFile: Access to cc register 325, has data 0
 506500: system.cpu.iew.lsq.thread0: Read called, load idx: 6, store idx: 7, storeHead: 6 addr: 0x76ac8
 506500: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:86] PC (0x14438=>0x1443c).(0=>1)
 506500: system.cpu: Activity: 5
 506500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 506500: system.cpu.iq: Not able to schedule any instructions.
 506500: system.cpu.iew: Processing [tid:0]
 506500: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x1440c=>0x14410).(0=>1)
 506500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:76]
 506500: global: DynInst: [sn:76] Instruction destroyed. Instcount for system.cpu = 27
 506500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 7
 506500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 506500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 506500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 506500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 7
 506500: system.cpu.iew: IQ has 23 free entries (Can schedule: 0).  LQ has 9 free entries. SQ has 14 free entries.
 506500: system.cpu.iew: Activity this cycle.
 506500: system.cpu.commit: Getting instructions from Rename stage.
 506500: system.cpu.commit: Trying to commit instructions in the ROB.
 506500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:77] PC (0x14414=>0x14418).(0=>1) is head of ROB and not ready
 506500: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 506500: system.cpu: Scheduling next tick!
 507000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 507000: system.cpu.fetch: Running stage.
 507000: system.cpu.fetch: There are no more threads available to fetch from.
 507000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 507000: system.cpu.decode: Processing [tid:0]
 507000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 507000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 507000: system.cpu.rename: Processing [tid:0]
 507000: system.cpu.rename: [tid:0]: Free IQ: 23, Free ROB: 29, Free LQ: 9, Free SQ: 14
 507000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 507000: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 507000: system.cpu.rename: [tid:0]: 29 rob free
 507000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 23, instsInProgress: 0, dispatched Insts: 0
 507000: system.cpu.rename: [tid:0]: 23 iq free
 507000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 9, loadsInProgress: 0, loads dispatchedToLQ: 0
 507000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 507000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 507000: system.cpu.iew: Issue: Processing [tid:0]
 507000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 507000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 507000: system.cpu.iq: Not able to schedule any instructions.
 507000: system.cpu.iew: Processing [tid:0]
 507000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 7
 507000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 507000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 507000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 507000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 7
 507000: system.cpu.iew: IQ has 23 free entries (Can schedule: 0).  LQ has 9 free entries. SQ has 14 free entries.
 507000: system.cpu.iew: Activity this cycle.
 507000: system.cpu: Activity: 6
 507000: system.cpu.commit: Getting instructions from Rename stage.
 507000: system.cpu.commit: Trying to commit instructions in the ROB.
 507000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:77] PC (0x14414=>0x14418).(0=>1) is head of ROB and not ready
 507000: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 507000: system.cpu: Activity: 5
 507000: system.cpu: Scheduling next tick!
 507500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 507500: system.cpu.fetch: Running stage.
 507500: system.cpu.fetch: There are no more threads available to fetch from.
 507500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 507500: system.cpu.decode: Processing [tid:0]
 507500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 507500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 507500: system.cpu.rename: Processing [tid:0]
 507500: system.cpu.rename: [tid:0]: Free IQ: 23, Free ROB: 29, Free LQ: 9, Free SQ: 14
 507500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 507500: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 507500: system.cpu.rename: [tid:0]: 29 rob free
 507500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 23, instsInProgress: 0, dispatched Insts: 0
 507500: system.cpu.rename: [tid:0]: 23 iq free
 507500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 9, loadsInProgress: 0, loads dispatchedToLQ: 0
 507500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 507500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 507500: system.cpu.iew: Issue: Processing [tid:0]
 507500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 507500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 507500: system.cpu.iq: Not able to schedule any instructions.
 507500: system.cpu.iew: Processing [tid:0]
 507500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 507500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 507500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 7
 507500: system.cpu.iew: IQ has 23 free entries (Can schedule: 0).  LQ has 9 free entries. SQ has 14 free entries.
 507500: system.cpu.commit: Getting instructions from Rename stage.
 507500: system.cpu.commit: Trying to commit instructions in the ROB.
 507500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:77] PC (0x14414=>0x14418).(0=>1) is head of ROB and not ready
 507500: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 507500: global: DynInst: [sn:75] Instruction destroyed. Instcount for system.cpu = 26
 507500: system.cpu: Scheduling next tick!
 508000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 508000: system.cpu.fetch: Running stage.
 508000: system.cpu.fetch: There are no more threads available to fetch from.
 508000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 508000: system.cpu.decode: Processing [tid:0]
 508000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 508000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 508000: system.cpu.rename: Processing [tid:0]
 508000: system.cpu.rename: [tid:0]: Free IQ: 23, Free ROB: 29, Free LQ: 9, Free SQ: 14
 508000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 508000: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 508000: system.cpu.rename: [tid:0]: 29 rob free
 508000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 23, instsInProgress: 0, dispatched Insts: 0
 508000: system.cpu.rename: [tid:0]: 23 iq free
 508000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 9, loadsInProgress: 0, loads dispatchedToLQ: 0
 508000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 508000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 508000: system.cpu.iew: Issue: Processing [tid:0]
 508000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 508000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 508000: system.cpu.iq: Not able to schedule any instructions.
 508000: system.cpu.iew: Processing [tid:0]
 508000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 508000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 508000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 7
 508000: system.cpu.iew: IQ has 23 free entries (Can schedule: 0).  LQ has 9 free entries. SQ has 14 free entries.
 508000: system.cpu.commit: Getting instructions from Rename stage.
 508000: system.cpu.commit: Trying to commit instructions in the ROB.
 508000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:77] PC (0x14414=>0x14418).(0=>1) is head of ROB and not ready
 508000: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 508000: system.cpu: Scheduling next tick!
 508500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 508500: system.cpu.fetch: Running stage.
 508500: system.cpu.fetch: There are no more threads available to fetch from.
 508500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 508500: system.cpu.decode: Processing [tid:0]
 508500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 508500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 508500: system.cpu.rename: Processing [tid:0]
 508500: system.cpu.rename: [tid:0]: Free IQ: 23, Free ROB: 29, Free LQ: 9, Free SQ: 14
 508500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 508500: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 508500: system.cpu.rename: [tid:0]: 29 rob free
 508500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 23, instsInProgress: 0, dispatched Insts: 0
 508500: system.cpu.rename: [tid:0]: 23 iq free
 508500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 9, loadsInProgress: 0, loads dispatchedToLQ: 0
 508500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 508500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 508500: system.cpu.iew: Issue: Processing [tid:0]
 508500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 508500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 508500: system.cpu.iq: Not able to schedule any instructions.
 508500: system.cpu.iew: Processing [tid:0]
 508500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 508500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 508500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 7
 508500: system.cpu.iew: IQ has 23 free entries (Can schedule: 0).  LQ has 9 free entries. SQ has 14 free entries.
 508500: system.cpu.commit: Getting instructions from Rename stage.
 508500: system.cpu.commit: Trying to commit instructions in the ROB.
 508500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:77] PC (0x14414=>0x14418).(0=>1) is head of ROB and not ready
 508500: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 508500: system.cpu: Scheduling next tick!
 509000: system.cpu.iew.lsq.thread0: Writeback event [sn:78].
 509000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:78].
 509000: system.cpu: CPU already running.
 509000: global: RegFile: Access to cc register 325, has data 0
 509000: global: RegFile: Access to cc register 325, has data 0
 509000: global: RegFile: Access to cc register 325, has data 0
 509000: global: RegFile: Setting int register 82 to 0x83fdc
 509000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 509000: system.cpu.iew: Activity this cycle.
 509000: system.cpu: Activity: 6
 509000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 509000: system.cpu.fetch: Running stage.
 509000: system.cpu.fetch: There are no more threads available to fetch from.
 509000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 509000: system.cpu.decode: Processing [tid:0]
 509000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 509000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 509000: system.cpu.rename: Processing [tid:0]
 509000: system.cpu.rename: [tid:0]: Free IQ: 23, Free ROB: 29, Free LQ: 9, Free SQ: 14
 509000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 509000: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 509000: system.cpu.rename: [tid:0]: 29 rob free
 509000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 23, instsInProgress: 0, dispatched Insts: 0
 509000: system.cpu.rename: [tid:0]: 23 iq free
 509000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 9, loadsInProgress: 0, loads dispatchedToLQ: 0
 509000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 509000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 509000: system.cpu.iew: Issue: Processing [tid:0]
 509000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 509000: system.cpu.iew: Sending instructions to commit, [sn:78] PC (0x14418=>0x1441c).(0=>1).
 509000: system.cpu.iew: Setting Destination Register 82
 509000: system.cpu.scoreboard: Setting reg 82 as ready
 509000: system.cpu.iq: Waking dependents of completed instruction.
 509000: system.cpu.iq: Completing mem instruction PC: (0x14418=>0x1441c).(0=>1) [sn:78]
 509000: system.cpu.memDep0: Completed mem instruction PC (0x14418=>0x1441c).(0=>1) [sn:78].
 509000: memdepentry: Memory dependency entry deleted.  memdep_count=8 (0x14418=>0x1441c).(0=>1)
 509000: system.cpu.iq: Waking any dependents on register 82.
 509000: system.cpu.iq: Waking up a dependent instruction, [sn:81] PC (0x14424=>0x14428).(0=>1).
 509000: global: [sn:81] has 5 ready out of 5 sources. RTI 0)
 509000: system.cpu.iq: Checking if memory instruction can issue.
 509000: system.cpu.memDep0: Marking registers as ready for instruction PC (0x14424=>0x14428).(0=>1) [sn:81].
 509000: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
 509000: system.cpu.memDep0: Adding instruction [sn:81] to the ready list.
 509000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14424=>0x14428).(0=>1) opclass:32 [sn:81].
 509000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 509000: system.cpu.iq: Thread 0: Issuing instruction PC (0x14424=>0x14428).(0=>1) [sn:81]
 509000: system.cpu.memDep0: Issuing instruction PC 0x14424 [sn:81].
 509000: system.cpu.iew: Processing [tid:0]
 509000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 509000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 509000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 7
 509000: system.cpu.iew: IQ has 24 free entries (Can schedule: 0).  LQ has 9 free entries. SQ has 14 free entries.
 509000: system.cpu.commit: Getting instructions from Rename stage.
 509000: system.cpu.commit: Trying to commit instructions in the ROB.
 509000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:77] PC (0x14414=>0x14418).(0=>1) is head of ROB and not ready
 509000: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 509000: system.cpu: Scheduling next tick!
 509001: system.cpu.iew.lsq.thread0: Writeback event [sn:84].
 509001: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:84].
 509001: system.cpu: CPU already running.
 509001: global: RegFile: Access to cc register 325, has data 0
 509001: global: RegFile: Access to cc register 325, has data 0
 509001: global: RegFile: Access to cc register 325, has data 0
 509001: global: RegFile: Setting int register 87 to 0x85ed8
 509001: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 509001: system.cpu.iew: Activity this cycle.
 509001: system.cpu: Activity: 7
 509500: system.cpu.icache_port: Fetch unit received timing
 509500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 509500: system.cpu: CPU already running.
 509500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 509500: system.cpu.fetch: Activating stage.
 509500: system.cpu: Activity: 8
 509500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 509500: system.cpu.fetch: Running stage.
 509500: system.cpu.fetch: Attempting to fetch from [tid:0]
 509500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 509500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 509500: global: DynInst: [sn:88] Instruction created. Instcount for system.cpu = 27
 509500: system.cpu.fetch: [tid:0]: Instruction PC 0x14440 (0) created [sn:88].
 509500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r1, [pc, #580]
 509500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 509500: global: DynInst: [sn:89] Instruction created. Instcount for system.cpu = 28
 509500: system.cpu.fetch: [tid:0]: Instruction PC 0x14444 (0) created [sn:89].
 509500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r9, [r1, #0]
 509500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 509500: global: DynInst: [sn:90] Instruction created. Instcount for system.cpu = 29
 509500: system.cpu.fetch: [tid:0]: Instruction PC 0x14448 (0) created [sn:90].
 509500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r1, [pc, #576]
 509500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 509500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 509500: system.cpu.fetch: [tid:0][sn:88]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 509500: system.cpu.fetch: [tid:0][sn:89]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 509500: system.cpu.fetch: [tid:0][sn:90]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 509500: system.cpu.fetch: Activity this cycle.
 509500: system.cpu.decode: Processing [tid:0]
 509500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 509500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 509500: system.cpu.rename: Processing [tid:0]
 509500: system.cpu.rename: [tid:0]: Free IQ: 23, Free ROB: 29, Free LQ: 9, Free SQ: 14
 509500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 509500: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 509500: system.cpu.rename: [tid:0]: 29 rob free
 509500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 23, instsInProgress: 0, dispatched Insts: 0
 509500: system.cpu.rename: [tid:0]: 23 iq free
 509500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 9, loadsInProgress: 0, loads dispatchedToLQ: 0
 509500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 509500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 509500: system.cpu.iew: Issue: Processing [tid:0]
 509500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 509500: system.cpu.iew: Sending instructions to commit, [sn:84] PC (0x14430=>0x14434).(0=>1).
 509500: system.cpu.iew: Setting Destination Register 87
 509500: system.cpu.scoreboard: Setting reg 87 as ready
 509500: system.cpu.iq: Waking dependents of completed instruction.
 509500: system.cpu.iq: Completing mem instruction PC: (0x14430=>0x14434).(0=>1) [sn:84]
 509500: system.cpu.memDep0: Completed mem instruction PC (0x14430=>0x14434).(0=>1) [sn:84].
 509500: memdepentry: Memory dependency entry deleted.  memdep_count=7 (0x14430=>0x14434).(0=>1)
 509500: system.cpu.iq: Waking any dependents on register 87.
 509500: system.cpu.iq: Waking up a dependent instruction, [sn:85] PC (0x14434=>0x14438).(0=>1).
 509500: global: [sn:85] has 5 ready out of 5 sources. RTI 0)
 509500: system.cpu.iq: Checking if memory instruction can issue.
 509500: system.cpu.memDep0: Marking registers as ready for instruction PC (0x14434=>0x14438).(0=>1) [sn:85].
 509500: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
 509500: system.cpu.memDep0: Adding instruction [sn:85] to the ready list.
 509500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14434=>0x14438).(0=>1) opclass:32 [sn:85].
 509500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 509500: system.cpu.iq: Thread 0: Issuing instruction PC (0x14434=>0x14438).(0=>1) [sn:85]
 509500: system.cpu.memDep0: Issuing instruction PC 0x14434 [sn:85].
 509500: system.cpu.iew: Processing [tid:0]
 509500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 509500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 509500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 7
 509500: system.cpu.iew: IQ has 25 free entries (Can schedule: 0).  LQ has 9 free entries. SQ has 14 free entries.
 509500: system.cpu.commit: Getting instructions from Rename stage.
 509500: system.cpu.commit: Trying to commit instructions in the ROB.
 509500: system.cpu.commit: [tid:0]: Marking PC (0x14418=>0x1441c).(0=>1), [sn:78] ready within ROB.
 509500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:77] PC (0x14414=>0x14418).(0=>1) is head of ROB and not ready
 509500: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 509500: system.cpu: Scheduling next tick!
 509500: system.cpu.iq: Processing FU completion [sn:81]
 509500: system.cpu: CPU already running.
 510000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 510000: system.cpu.fetch: Running stage.
 510000: system.cpu.fetch: Attempting to fetch from [tid:0]
 510000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 510000: global: DynInst: [sn:91] Instruction created. Instcount for system.cpu = 30
 510000: system.cpu.fetch: [tid:0]: Instruction PC 0x1444c (0) created [sn:91].
 510000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r10, [r1, #0]
 510000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 510000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14450=>0x14454).(0=>1).
 510000: system.cpu.fetch: [tid:0] Fetching cache line 0x14450 for addr 0x14450
 510000: system.cpu: CPU already running.
 510000: system.cpu.fetch: Fetch: Doing instruction read.
 510000: system.cpu.fetch: [tid:0]: Doing Icache access.
 510000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 510000: system.cpu.fetch: Deactivating stage.
 510000: system.cpu: Activity: 7
 510000: system.cpu.fetch: [tid:0][sn:91]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 510000: system.cpu.fetch: Activity this cycle.
 510000: system.cpu: Activity: 8
 510000: system.cpu.decode: Processing [tid:0]
 510000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 510000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 510000: system.cpu.rename: Processing [tid:0]
 510000: system.cpu.rename: [tid:0]: Free IQ: 23, Free ROB: 29, Free LQ: 9, Free SQ: 14
 510000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 510000: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 510000: system.cpu.rename: [tid:0]: 29 rob free
 510000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 23, instsInProgress: 0, dispatched Insts: 0
 510000: system.cpu.rename: [tid:0]: 23 iq free
 510000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 9, loadsInProgress: 0, loads dispatchedToLQ: 0
 510000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 510000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 510000: system.cpu.iew: Issue: Processing [tid:0]
 510000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 510000: system.cpu.iew: Execute: Executing instructions from IQ.
 510000: system.cpu.iew: Execute: Processing PC (0x14424=>0x14428).(0=>1), [tid:0] [sn:81].
 510000: system.cpu.iew: Execute: Calculating address for memory reference.
 510000: system.cpu.iew.lsq.thread0: Executing load PC (0x14424=>0x14428).(0=>1), [sn:81]
 510000: global: RegFile: Access to int register 82, has data 0x83fdc
 510000: global: RegFile: Access to cc register 325, has data 0
 510000: global: RegFile: Access to cc register 325, has data 0
 510000: global: RegFile: Access to cc register 325, has data 0
 510000: system.cpu.iew.lsq.thread0: Read called, load idx: 3, store idx: 6, storeHead: 6 addr: 0x74fdc
 510000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:81] PC (0x14424=>0x14428).(0=>1)
 510000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 510000: system.cpu.iq: Not able to schedule any instructions.
 510000: system.cpu.iew: Processing [tid:0]
 510000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 7
 510000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 510000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 510000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 510000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 7
 510000: system.cpu.iew: IQ has 25 free entries (Can schedule: 0).  LQ has 9 free entries. SQ has 14 free entries.
 510000: system.cpu.iew: Activity this cycle.
 510000: system.cpu.commit: Getting instructions from Rename stage.
 510000: system.cpu.commit: Trying to commit instructions in the ROB.
 510000: system.cpu.commit: [tid:0]: Marking PC (0x14430=>0x14434).(0=>1), [sn:84] ready within ROB.
 510000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:77] PC (0x14414=>0x14418).(0=>1) is head of ROB and not ready
 510000: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 510000: system.cpu: Activity: 7
 510000: system.cpu: Scheduling next tick!
 510000: system.cpu.iq: Processing FU completion [sn:85]
 510000: system.cpu: CPU already running.
 510500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 510500: system.cpu.fetch: Running stage.
 510500: system.cpu.fetch: There are no more threads available to fetch from.
 510500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 510500: system.cpu.decode: Processing [tid:0]
 510500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 510500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 510500: system.cpu.rename: Processing [tid:0]
 510500: system.cpu.rename: [tid:0]: Free IQ: 25, Free ROB: 29, Free LQ: 9, Free SQ: 14
 510500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 510500: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 510500: system.cpu.rename: [tid:0]: 29 rob free
 510500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 25, instsInProgress: 0, dispatched Insts: 0
 510500: system.cpu.rename: [tid:0]: 25 iq free
 510500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 9, loadsInProgress: 0, loads dispatchedToLQ: 0
 510500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 510500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 510500: system.cpu.iew: Issue: Processing [tid:0]
 510500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 510500: system.cpu.iew: Execute: Executing instructions from IQ.
 510500: system.cpu.iew: Execute: Processing PC (0x14434=>0x14438).(0=>1), [tid:0] [sn:85].
 510500: system.cpu.iew: Execute: Calculating address for memory reference.
 510500: system.cpu.iew.lsq.thread0: Executing load PC (0x14434=>0x14438).(0=>1), [sn:85]
 510500: global: RegFile: Access to int register 87, has data 0x85ed8
 510500: global: RegFile: Access to cc register 325, has data 0
 510500: global: RegFile: Access to cc register 325, has data 0
 510500: global: RegFile: Access to cc register 325, has data 0
 510500: system.cpu.iew.lsq.thread0: Read called, load idx: 5, store idx: 7, storeHead: 6 addr: 0x76ed8
 510500: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:85] PC (0x14434=>0x14438).(0=>1)
 510500: system.cpu: Activity: 8
 510500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 510500: system.cpu.iq: Not able to schedule any instructions.
 510500: system.cpu.iew: Processing [tid:0]
 510500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 7
 510500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 510500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 510500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 510500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 7
 510500: system.cpu.iew: IQ has 25 free entries (Can schedule: 0).  LQ has 9 free entries. SQ has 14 free entries.
 510500: system.cpu.iew: Activity this cycle.
 510500: system.cpu.commit: Getting instructions from Rename stage.
 510500: system.cpu.commit: Trying to commit instructions in the ROB.
 510500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:77] PC (0x14414=>0x14418).(0=>1) is head of ROB and not ready
 510500: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 510500: system.cpu: Activity: 7
 510500: system.cpu: Scheduling next tick!
 511000: system.cpu.iew.lsq.thread0: Writeback event [sn:81].
 511000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:81].
 511000: system.cpu: CPU already running.
 511000: global: RegFile: Access to cc register 325, has data 0
 511000: global: RegFile: Access to cc register 325, has data 0
 511000: global: RegFile: Access to cc register 325, has data 0
 511000: global: RegFile: Setting int register 85 to 0x1
 511000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 511000: system.cpu.iew: Activity this cycle.
 511000: system.cpu: Activity: 8
 511000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 511000: system.cpu.fetch: Running stage.
 511000: system.cpu.fetch: There are no more threads available to fetch from.
 511000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 511000: system.cpu.decode: Processing [tid:0]
 511000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 511000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 511000: system.cpu.decode: [tid:0]: Processing instruction [sn:88] with PC (0x14440=>0x14444).(0=>1)
 511000: system.cpu.decode: [tid:0]: Processing instruction [sn:89] with PC (0x14444=>0x14448).(0=>1)
 511000: system.cpu.decode: [tid:0]: Processing instruction [sn:90] with PC (0x14448=>0x1444c).(0=>1)
 511000: system.cpu.decode: Activity this cycle.
 511000: system.cpu.rename: Processing [tid:0]
 511000: system.cpu.rename: [tid:0]: Free IQ: 25, Free ROB: 29, Free LQ: 9, Free SQ: 14
 511000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 511000: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 511000: system.cpu.rename: [tid:0]: 29 rob free
 511000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 25, instsInProgress: 0, dispatched Insts: 0
 511000: system.cpu.rename: [tid:0]: 25 iq free
 511000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 9, loadsInProgress: 0, loads dispatchedToLQ: 0
 511000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 511000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 511000: system.cpu.iew: Issue: Processing [tid:0]
 511000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 511000: system.cpu.iew: Sending instructions to commit, [sn:81] PC (0x14424=>0x14428).(0=>1).
 511000: system.cpu.iew: Setting Destination Register 85
 511000: system.cpu.scoreboard: Setting reg 85 as ready
 511000: system.cpu.iq: Waking dependents of completed instruction.
 511000: system.cpu.iq: Completing mem instruction PC: (0x14424=>0x14428).(0=>1) [sn:81]
 511000: system.cpu.memDep0: Completed mem instruction PC (0x14424=>0x14428).(0=>1) [sn:81].
 511000: memdepentry: Memory dependency entry deleted.  memdep_count=6 (0x14424=>0x14428).(0=>1)
 511000: system.cpu.iq: Waking any dependents on register 85.
 511000: system.cpu.iq: Waking up a dependent instruction, [sn:83] PC (0x1442c=>0x14430).(0=>1).
 511000: global: [sn:83] has 6 ready out of 6 sources. RTI 0)
 511000: system.cpu.iq: Checking if memory instruction can issue.
 511000: system.cpu.memDep0: Marking registers as ready for instruction PC (0x1442c=>0x14430).(0=>1) [sn:83].
 511000: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
 511000: system.cpu.memDep0: Adding instruction [sn:83] to the ready list.
 511000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1442c=>0x14430).(0=>1) opclass:33 [sn:83].
 511000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 511000: system.cpu.iq: Thread 0: Issuing instruction PC (0x1442c=>0x14430).(0=>1) [sn:83]
 511000: system.cpu.memDep0: Issuing instruction PC 0x1442c [sn:83].
 511000: system.cpu.iew: Processing [tid:0]
 511000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 511000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 511000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 7
 511000: system.cpu.iew: IQ has 26 free entries (Can schedule: 0).  LQ has 9 free entries. SQ has 14 free entries.
 511000: system.cpu.commit: Getting instructions from Rename stage.
 511000: system.cpu.commit: Trying to commit instructions in the ROB.
 511000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:77] PC (0x14414=>0x14418).(0=>1) is head of ROB and not ready
 511000: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 511000: system.cpu: Activity: 7
 511000: system.cpu: Scheduling next tick!
 511500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 511500: system.cpu.fetch: Running stage.
 511500: system.cpu.fetch: There are no more threads available to fetch from.
 511500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 511500: system.cpu.decode: Processing [tid:0]
 511500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 511500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 511500: system.cpu.decode: [tid:0]: Processing instruction [sn:91] with PC (0x1444c=>0x14450).(0=>1)
 511500: system.cpu.decode: Activity this cycle.
 511500: system.cpu: Activity: 8
 511500: system.cpu.rename: Processing [tid:0]
 511500: system.cpu.rename: [tid:0]: Free IQ: 25, Free ROB: 29, Free LQ: 9, Free SQ: 14
 511500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 511500: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 511500: system.cpu.rename: [tid:0]: 29 rob free
 511500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 25, instsInProgress: 0, dispatched Insts: 0
 511500: system.cpu.rename: [tid:0]: 25 iq free
 511500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 9, loadsInProgress: 0, loads dispatchedToLQ: 0
 511500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 511500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 511500: system.cpu.iew: Issue: Processing [tid:0]
 511500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 511500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 511500: system.cpu.iq: Not able to schedule any instructions.
 511500: system.cpu.iew: Processing [tid:0]
 511500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 511500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 511500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 7
 511500: system.cpu.iew: IQ has 26 free entries (Can schedule: 0).  LQ has 9 free entries. SQ has 14 free entries.
 511500: system.cpu.commit: Getting instructions from Rename stage.
 511500: system.cpu.commit: Trying to commit instructions in the ROB.
 511500: system.cpu.commit: [tid:0]: Marking PC (0x14424=>0x14428).(0=>1), [sn:81] ready within ROB.
 511500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:77] PC (0x14414=>0x14418).(0=>1) is head of ROB and not ready
 511500: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 511500: system.cpu: Activity: 7
 511500: system.cpu: Scheduling next tick!
 511500: system.cpu.iq: Processing FU completion [sn:83]
 511500: system.cpu: CPU already running.
 512000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 512000: system.cpu.fetch: Running stage.
 512000: system.cpu.fetch: There are no more threads available to fetch from.
 512000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 512000: system.cpu.decode: Processing [tid:0]
 512000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 512000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 512000: system.cpu.rename: Processing [tid:0]
 512000: system.cpu.rename: [tid:0]: Free IQ: 25, Free ROB: 29, Free LQ: 9, Free SQ: 14
 512000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 512000: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 512000: system.cpu.rename: [tid:0]: 29 rob free
 512000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 25, instsInProgress: 0, dispatched Insts: 0
 512000: system.cpu.rename: [tid:0]: 25 iq free
 512000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 9, loadsInProgress: 0, loads dispatchedToLQ: 0
 512000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 512000: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 0, dispatched Insts: 0
 512000: system.cpu.rename: [tid:0]: 29 rob free
 512000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 25, instsInProgress: 0, dispatched Insts: 0
 512000: system.cpu.rename: [tid:0]: 25 iq free
 512000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 512000: system.cpu.rename: [tid:0]: 0 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 512000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 512000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 9, loadsInProgress: 0, loads dispatchedToLQ: 0
 512000: system.cpu.rename: [tid:0]: Processing instruction [sn:88] with PC (0x14440=>0x14444).(0=>1).
 512000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 15
 512000: system.cpu.rename: [tid:0]: Register 15 is ready.
 512000: global: [sn:88] has 1 ready out of 5 sources. RTI 0)
 512000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 512000: system.cpu.rename: [tid:0]: Register 960 is ready.
 512000: global: [sn:88] has 2 ready out of 5 sources. RTI 0)
 512000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 512000: system.cpu.rename: [tid:0]: Register 325 is ready.
 512000: global: [sn:88] has 3 ready out of 5 sources. RTI 0)
 512000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 512000: system.cpu.rename: [tid:0]: Register 325 is ready.
 512000: global: [sn:88] has 4 ready out of 5 sources. RTI 0)
 512000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 512000: system.cpu.rename: [tid:0]: Register 325 is ready.
 512000: global: [sn:88] has 5 ready out of 5 sources. RTI 0)
 512000: global: Renamed reg 1 to physical reg 90 old mapping was 89
 512000: system.cpu.rename: [tid:0]: Renaming arch reg 1 to physical reg 90.
 512000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=10), [sn:88].
 512000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 512000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 9, loadsInProgress: 1, loads dispatchedToLQ: 0
 512000: system.cpu.rename: [tid:0]: Processing instruction [sn:89] with PC (0x14444=>0x14448).(0=>1).
 512000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 1 (flattened 1), got phys reg 90
 512000: system.cpu.rename: [tid:0]: Register 90 is not ready.
 512000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 512000: system.cpu.rename: [tid:0]: Register 960 is ready.
 512000: global: [sn:89] has 1 ready out of 5 sources. RTI 0)
 512000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 512000: system.cpu.rename: [tid:0]: Register 325 is ready.
 512000: global: [sn:89] has 2 ready out of 5 sources. RTI 0)
 512000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 512000: system.cpu.rename: [tid:0]: Register 325 is ready.
 512000: global: [sn:89] has 3 ready out of 5 sources. RTI 0)
 512000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 512000: system.cpu.rename: [tid:0]: Register 325 is ready.
 512000: global: [sn:89] has 4 ready out of 5 sources. RTI 0)
 512000: global: Renamed reg 9 to physical reg 91 old mapping was 9
 512000: system.cpu.rename: [tid:0]: Renaming arch reg 9 to physical reg 91.
 512000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=11), [sn:89].
 512000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 512000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 9, loadsInProgress: 2, loads dispatchedToLQ: 0
 512000: system.cpu.rename: [tid:0]: Processing instruction [sn:90] with PC (0x14448=>0x1444c).(0=>1).
 512000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 15
 512000: system.cpu.rename: [tid:0]: Register 15 is ready.
 512000: global: [sn:90] has 1 ready out of 5 sources. RTI 0)
 512000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 512000: system.cpu.rename: [tid:0]: Register 960 is ready.
 512000: global: [sn:90] has 2 ready out of 5 sources. RTI 0)
 512000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 512000: system.cpu.rename: [tid:0]: Register 325 is ready.
 512000: global: [sn:90] has 3 ready out of 5 sources. RTI 0)
 512000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 512000: system.cpu.rename: [tid:0]: Register 325 is ready.
 512000: global: [sn:90] has 4 ready out of 5 sources. RTI 0)
 512000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 512000: system.cpu.rename: [tid:0]: Register 325 is ready.
 512000: global: [sn:90] has 5 ready out of 5 sources. RTI 0)
 512000: global: Renamed reg 1 to physical reg 92 old mapping was 90
 512000: system.cpu.rename: [tid:0]: Renaming arch reg 1 to physical reg 92.
 512000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=12), [sn:90].
 512000: system.cpu.rename: Activity this cycle.
 512000: system.cpu: Activity: 8
 512000: system.cpu.iew: Issue: Processing [tid:0]
 512000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 512000: system.cpu.iew: Execute: Executing instructions from IQ.
 512000: system.cpu.iew: Execute: Processing PC (0x1442c=>0x14430).(0=>1), [tid:0] [sn:83].
 512000: system.cpu.iew: Execute: Calculating address for memory reference.
 512000: system.cpu.iew.lsq.thread0: Executing store PC (0x1442c=>0x14430).(0=>1) [sn:83]
 512000: global: RegFile: Access to int register 77, has data 0xbefffd38
 512000: global: RegFile: Access to cc register 325, has data 0
 512000: global: RegFile: Access to cc register 325, has data 0
 512000: global: RegFile: Access to cc register 325, has data 0
 512000: global: RegFile: Access to int register 85, has data 0x1
 512000: system.cpu.iew.lsq.thread0: Doing write to store idx 6, addr 0x77d3c | storeHead:6 [sn:83]
 512000: system.cpu.iew: Store instruction is fault. [sn:83]
 512000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 512000: system.cpu.iew: Activity this cycle.
 512000: system.cpu.iew: Sending instructions to commit, [sn:83] PC (0x1442c=>0x14430).(0=>1).
 512000: system.cpu.iq: Waking dependents of completed instruction.
 512000: system.cpu.iq: Completing mem instruction PC: (0x1442c=>0x14430).(0=>1) [sn:83]
 512000: system.cpu.memDep0: Completed mem instruction PC (0x1442c=>0x14430).(0=>1) [sn:83].
 512000: memdepentry: Memory dependency entry deleted.  memdep_count=5 (0x1442c=>0x14430).(0=>1)
 512000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 512000: system.cpu.iq: Not able to schedule any instructions.
 512000: system.cpu.iew: Processing [tid:0]
 512000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 7
 512000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 512000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 512000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 512000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 7
 512000: system.cpu.iew: IQ has 27 free entries (Can schedule: 0).  LQ has 9 free entries. SQ has 14 free entries.
 512000: system.cpu.iew: Activity this cycle.
 512000: system.cpu.commit: Getting instructions from Rename stage.
 512000: system.cpu.commit: Trying to commit instructions in the ROB.
 512000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:77] PC (0x14414=>0x14418).(0=>1) is head of ROB and not ready
 512000: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 512000: system.cpu: Activity: 7
 512000: system.cpu: Scheduling next tick!
 512500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 512500: system.cpu.fetch: Running stage.
 512500: system.cpu.fetch: There are no more threads available to fetch from.
 512500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 512500: system.cpu.decode: Processing [tid:0]
 512500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 512500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 512500: system.cpu.rename: Processing [tid:0]
 512500: system.cpu.rename: [tid:0]: Free IQ: 27, Free ROB: 29, Free LQ: 9, Free SQ: 14
 512500: system.cpu.rename: [tid:0]: 3 instructions not yet in ROB
 512500: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 3, dispatched Insts: 0
 512500: system.cpu.rename: [tid:0]: 26 rob free
 512500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 27, instsInProgress: 3, dispatched Insts: 0
 512500: system.cpu.rename: [tid:0]: 24 iq free
 512500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 9, loadsInProgress: 3, loads dispatchedToLQ: 0
 512500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 512500: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 3, dispatched Insts: 0
 512500: system.cpu.rename: [tid:0]: 26 rob free
 512500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 27, instsInProgress: 3, dispatched Insts: 0
 512500: system.cpu.rename: [tid:0]: 24 iq free
 512500: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
 512500: system.cpu.rename: [tid:0]: 3 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 512500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 512500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 9, loadsInProgress: 3, loads dispatchedToLQ: 0
 512500: system.cpu.rename: [tid:0]: Processing instruction [sn:91] with PC (0x1444c=>0x14450).(0=>1).
 512500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 1 (flattened 1), got phys reg 92
 512500: system.cpu.rename: [tid:0]: Register 92 is not ready.
 512500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 512500: system.cpu.rename: [tid:0]: Register 960 is ready.
 512500: global: [sn:91] has 1 ready out of 5 sources. RTI 0)
 512500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 512500: system.cpu.rename: [tid:0]: Register 325 is ready.
 512500: global: [sn:91] has 2 ready out of 5 sources. RTI 0)
 512500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 512500: system.cpu.rename: [tid:0]: Register 325 is ready.
 512500: global: [sn:91] has 3 ready out of 5 sources. RTI 0)
 512500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 512500: system.cpu.rename: [tid:0]: Register 325 is ready.
 512500: global: [sn:91] has 4 ready out of 5 sources. RTI 0)
 512500: global: Renamed reg 10 to physical reg 93 old mapping was 10
 512500: system.cpu.rename: [tid:0]: Renaming arch reg 10 to physical reg 93.
 512500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=13), [sn:91].
 512500: system.cpu.rename: Activity this cycle.
 512500: system.cpu: Activity: 8
 512500: system.cpu.iew: Issue: Processing [tid:0]
 512500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 512500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14440=>0x14444).(0=>1) [sn:88] [tid:0] to IQ.
 512500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:88]
 512500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 512500: system.cpu.iew.lsq.thread0: Inserting load PC (0x14440=>0x14444).(0=>1), idx:7 [sn:88]
 512500: system.cpu.iq: Adding instruction [sn:88] PC (0x14440=>0x14444).(0=>1) to the IQ.
 512500: memdepentry: Memory dependency entry created.  memdep_count=6 (0x14440=>0x14444).(0=>1)
 512500: global: Inst 0x14440 with index 272 had no SSID
 512500: system.cpu.memDep0: No dependency for inst PC (0x14440=>0x14444).(0=>1) [sn:88].
 512500: system.cpu.memDep0: Adding instruction [sn:88] to the ready list.
 512500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14440=>0x14444).(0=>1) opclass:32 [sn:88].
 512500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14444=>0x14448).(0=>1) [sn:89] [tid:0] to IQ.
 512500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:89]
 512500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 512500: system.cpu.iew.lsq.thread0: Inserting load PC (0x14444=>0x14448).(0=>1), idx:8 [sn:89]
 512500: system.cpu.iq: Adding instruction [sn:89] PC (0x14444=>0x14448).(0=>1) to the IQ.
 512500: system.cpu.iq: Instruction PC (0x14444=>0x14448).(0=>1) has src reg 90 that is being added to the dependency chain.
 512500: memdepentry: Memory dependency entry created.  memdep_count=7 (0x14444=>0x14448).(0=>1)
 512500: global: Inst 0x14444 with index 273 had no SSID
 512500: system.cpu.memDep0: No dependency for inst PC (0x14444=>0x14448).(0=>1) [sn:89].
 512500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14448=>0x1444c).(0=>1) [sn:90] [tid:0] to IQ.
 512500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:90]
 512500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 512500: system.cpu.iew.lsq.thread0: Inserting load PC (0x14448=>0x1444c).(0=>1), idx:9 [sn:90]
 512500: system.cpu.iq: Adding instruction [sn:90] PC (0x14448=>0x1444c).(0=>1) to the IQ.
 512500: memdepentry: Memory dependency entry created.  memdep_count=8 (0x14448=>0x1444c).(0=>1)
 512500: global: Inst 0x14448 with index 274 had no SSID
 512500: system.cpu.memDep0: No dependency for inst PC (0x14448=>0x1444c).(0=>1) [sn:90].
 512500: system.cpu.memDep0: Adding instruction [sn:90] to the ready list.
 512500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14448=>0x1444c).(0=>1) opclass:32 [sn:90].
 512500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 512500: system.cpu.iq: Thread 0: Issuing instruction PC (0x14440=>0x14444).(0=>1) [sn:88]
 512500: system.cpu.memDep0: Issuing instruction PC 0x14440 [sn:88].
 512500: system.cpu.iew: Processing [tid:0]
 512500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 512500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 512500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 10
 512500: system.cpu.iew: IQ has 24 free entries (Can schedule: 1).  LQ has 6 free entries. SQ has 14 free entries.
 512500: system.cpu.iew: IEW switching to active
 512500: system.cpu.iew: Activating stage.
 512500: system.cpu: Activity: 9
 512500: system.cpu.commit: Getting instructions from Rename stage.
 512500: system.cpu.commit: Inserting PC (0x14440=>0x14444).(0=>1) [sn:88] [tid:0] into ROB.
 512500: system.cpu.rob: Adding inst PC (0x14440=>0x14444).(0=>1) to the ROB.
 512500: system.cpu.rob: [tid:0] Now has 12 instructions.
 512500: system.cpu.commit: Inserting PC (0x14444=>0x14448).(0=>1) [sn:89] [tid:0] into ROB.
 512500: system.cpu.rob: Adding inst PC (0x14444=>0x14448).(0=>1) to the ROB.
 512500: system.cpu.rob: [tid:0] Now has 13 instructions.
 512500: system.cpu.commit: Inserting PC (0x14448=>0x1444c).(0=>1) [sn:90] [tid:0] into ROB.
 512500: system.cpu.rob: Adding inst PC (0x14448=>0x1444c).(0=>1) to the ROB.
 512500: system.cpu.rob: [tid:0] Now has 14 instructions.
 512500: system.cpu.commit: Trying to commit instructions in the ROB.
 512500: system.cpu.commit: [tid:0]: Marking PC (0x1442c=>0x14430).(0=>1), [sn:83] ready within ROB.
 512500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:77] PC (0x14414=>0x14418).(0=>1) is head of ROB and not ready
 512500: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
 512500: system.cpu.commit: Activity This Cycle.
 512500: system.cpu: Scheduling next tick!
 513000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 513000: system.cpu.fetch: Running stage.
 513000: system.cpu.fetch: There are no more threads available to fetch from.
 513000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 513000: system.cpu.decode: Processing [tid:0]
 513000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 513000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 513000: system.cpu.rename: Processing [tid:0]
 513000: system.cpu.rename: [tid:0]: Free IQ: 27, Free ROB: 26, Free LQ: 9, Free SQ: 14
 513000: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 513000: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 4, dispatched Insts: 3
 513000: system.cpu.rename: [tid:0]: 25 rob free
 513000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 27, instsInProgress: 4, dispatched Insts: 3
 513000: system.cpu.rename: [tid:0]: 26 iq free
 513000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 9, loadsInProgress: 4, loads dispatchedToLQ: 3
 513000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 513000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 513000: system.cpu.iew: Issue: Processing [tid:0]
 513000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 513000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1444c=>0x14450).(0=>1) [sn:91] [tid:0] to IQ.
 513000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:91]
 513000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 513000: system.cpu.iew.lsq.thread0: Inserting load PC (0x1444c=>0x14450).(0=>1), idx:10 [sn:91]
 513000: system.cpu.iq: Adding instruction [sn:91] PC (0x1444c=>0x14450).(0=>1) to the IQ.
 513000: system.cpu.iq: Instruction PC (0x1444c=>0x14450).(0=>1) has src reg 92 that is being added to the dependency chain.
 513000: memdepentry: Memory dependency entry created.  memdep_count=9 (0x1444c=>0x14450).(0=>1)
 513000: global: Inst 0x1444c with index 275 had no SSID
 513000: system.cpu.memDep0: No dependency for inst PC (0x1444c=>0x14450).(0=>1) [sn:91].
 513000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 513000: system.cpu.iq: Thread 0: Issuing instruction PC (0x14448=>0x1444c).(0=>1) [sn:90]
 513000: system.cpu.memDep0: Issuing instruction PC 0x14448 [sn:90].
 513000: system.cpu: Activity: 10
 513000: system.cpu.iew: Processing [tid:0]
 513000: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 513000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 513000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 11
 513000: system.cpu.iew: IQ has 23 free entries (Can schedule: 0).  LQ has 5 free entries. SQ has 14 free entries.
 513000: system.cpu.iew: IEW switching to idle
 513000: system.cpu.iew: Deactivating stage.
 513000: system.cpu: Activity: 9
 513000: system.cpu.commit: Getting instructions from Rename stage.
 513000: system.cpu.commit: Inserting PC (0x1444c=>0x14450).(0=>1) [sn:91] [tid:0] into ROB.
 513000: system.cpu.rob: Adding inst PC (0x1444c=>0x14450).(0=>1) to the ROB.
 513000: system.cpu.rob: [tid:0] Now has 15 instructions.
 513000: system.cpu.commit: Trying to commit instructions in the ROB.
 513000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:77] PC (0x14414=>0x14418).(0=>1) is head of ROB and not ready
 513000: system.cpu.commit: [tid:0]: ROB has 15 insts & 25 free entries.
 513000: system.cpu.commit: Activity This Cycle.
 513000: system.cpu: Scheduling next tick!
 513000: system.cpu.iq: Processing FU completion [sn:88]
 513000: system.cpu: CPU already running.
 513500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 513500: system.cpu.fetch: Running stage.
 513500: system.cpu.fetch: There are no more threads available to fetch from.
 513500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 513500: system.cpu.decode: Processing [tid:0]
 513500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 513500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 513500: system.cpu.rename: Processing [tid:0]
 513500: system.cpu.rename: [tid:0]: Free IQ: 27, Free ROB: 25, Free LQ: 9, Free SQ: 14
 513500: system.cpu.rename: [tid:0]: 1 instructions not yet in ROB
 513500: system.cpu.rename: calcFreeROBEntires: free robEntries: 25, instsInProgress: 1, dispatched Insts: 1
 513500: system.cpu.rename: [tid:0]: 25 rob free
 513500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 27, instsInProgress: 1, dispatched Insts: 1
 513500: system.cpu.rename: [tid:0]: 27 iq free
 513500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 9, loadsInProgress: 1, loads dispatchedToLQ: 1
 513500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 513500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 513500: system.cpu.iew: Issue: Processing [tid:0]
 513500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 513500: system.cpu.iew: Execute: Executing instructions from IQ.
 513500: system.cpu.iew: Execute: Processing PC (0x14440=>0x14444).(0=>1), [tid:0] [sn:88].
 513500: system.cpu.iew: Execute: Calculating address for memory reference.
 513500: system.cpu.iew.lsq.thread0: Executing load PC (0x14440=>0x14444).(0=>1), [sn:88]
 513500: global: RegFile: Access to cc register 325, has data 0
 513500: global: RegFile: Access to cc register 325, has data 0
 513500: global: RegFile: Access to cc register 325, has data 0
 513500: system.cpu.iew.lsq.thread0: Read called, load idx: 7, store idx: 8, storeHead: 6 addr: 0xc68c
 513500: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:88] PC (0x14440=>0x14444).(0=>1)
 513500: system.cpu: Activity: 10
 513500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 513500: system.cpu.iq: Not able to schedule any instructions.
 513500: system.cpu.iew: Processing [tid:0]
 513500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 11
 513500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 513500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 513500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 513500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 11
 513500: system.cpu.iew: IQ has 23 free entries (Can schedule: 0).  LQ has 5 free entries. SQ has 14 free entries.
 513500: system.cpu.iew: Activity this cycle.
 513500: system.cpu.commit: Getting instructions from Rename stage.
 513500: system.cpu.commit: Trying to commit instructions in the ROB.
 513500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:77] PC (0x14414=>0x14418).(0=>1) is head of ROB and not ready
 513500: system.cpu.commit: [tid:0]: ROB has 15 insts & 25 free entries.
 513500: system.cpu: Scheduling next tick!
 513500: system.cpu.iq: Processing FU completion [sn:90]
 513500: system.cpu: CPU already running.
 514000: system.cpu.icache_port: Fetch unit received timing
 514000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 514000: system.cpu: CPU already running.
 514000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 514000: system.cpu.fetch: Activating stage.
 514000: system.cpu: Activity: 11
 514000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 514000: system.cpu.fetch: Running stage.
 514000: system.cpu.fetch: Attempting to fetch from [tid:0]
 514000: system.cpu.fetch: [tid:0]: Icache miss is complete.
 514000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 514000: global: DynInst: [sn:92] Instruction created. Instcount for system.cpu = 31
 514000: system.cpu.fetch: [tid:0]: Instruction PC 0x14450 (0) created [sn:92].
 514000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r1, [pc, #572]
 514000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 514000: global: DynInst: [sn:93] Instruction created. Instcount for system.cpu = 32
 514000: system.cpu.fetch: [tid:0]: Instruction PC 0x14454 (0) created [sn:93].
 514000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r8, [r1, #0]
 514000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 514000: global: DynInst: [sn:94] Instruction created. Instcount for system.cpu = 33
 514000: system.cpu.fetch: [tid:0]: Instruction PC 0x14458 (0) created [sn:94].
 514000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r1, [pc, #568]
 514000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 514000: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 514000: system.cpu.fetch: [tid:0][sn:92]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 514000: system.cpu.fetch: [tid:0][sn:93]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 514000: system.cpu.fetch: [tid:0][sn:94]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 514000: system.cpu.fetch: Activity this cycle.
 514000: system.cpu: Activity: 12
 514000: system.cpu.decode: Processing [tid:0]
 514000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 514000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 514000: system.cpu.rename: Processing [tid:0]
 514000: system.cpu.rename: [tid:0]: Free IQ: 23, Free ROB: 25, Free LQ: 5, Free SQ: 14
 514000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 514000: system.cpu.rename: calcFreeROBEntires: free robEntries: 25, instsInProgress: 0, dispatched Insts: 0
 514000: system.cpu.rename: [tid:0]: 25 rob free
 514000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 23, instsInProgress: 0, dispatched Insts: 0
 514000: system.cpu.rename: [tid:0]: 23 iq free
 514000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 5, loadsInProgress: 0, loads dispatchedToLQ: 0
 514000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 514000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 514000: system.cpu.iew: Issue: Processing [tid:0]
 514000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 514000: system.cpu.iew: Execute: Executing instructions from IQ.
 514000: system.cpu.iew: Execute: Processing PC (0x14448=>0x1444c).(0=>1), [tid:0] [sn:90].
 514000: system.cpu.iew: Execute: Calculating address for memory reference.
 514000: system.cpu.iew.lsq.thread0: Executing load PC (0x14448=>0x1444c).(0=>1), [sn:90]
 514000: global: RegFile: Access to cc register 325, has data 0
 514000: global: RegFile: Access to cc register 325, has data 0
 514000: global: RegFile: Access to cc register 325, has data 0
 514000: system.cpu.iew.lsq.thread0: Read called, load idx: 9, store idx: 8, storeHead: 6 addr: 0xc690
 514000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:90] PC (0x14448=>0x1444c).(0=>1)
 514000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 514000: system.cpu.iq: Not able to schedule any instructions.
 514000: system.cpu.iew: Processing [tid:0]
 514000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 11
 514000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 514000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 514000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 514000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 11
 514000: system.cpu.iew: IQ has 23 free entries (Can schedule: 0).  LQ has 5 free entries. SQ has 14 free entries.
 514000: system.cpu.iew: Activity this cycle.
 514000: system.cpu.commit: Getting instructions from Rename stage.
 514000: system.cpu.commit: Trying to commit instructions in the ROB.
 514000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:77] PC (0x14414=>0x14418).(0=>1) is head of ROB and not ready
 514000: system.cpu.commit: [tid:0]: ROB has 15 insts & 25 free entries.
 514000: system.cpu: Activity: 11
 514000: system.cpu: Scheduling next tick!
 514500: system.cpu.iew.lsq.thread0: Writeback event [sn:88].
 514500: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:88].
 514500: system.cpu: CPU already running.
 514500: global: RegFile: Access to cc register 325, has data 0
 514500: global: RegFile: Access to cc register 325, has data 0
 514500: global: RegFile: Access to cc register 325, has data 0
 514500: global: RegFile: Setting int register 90 to 0x85ee4
 514500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 514500: system.cpu.iew: Activity this cycle.
 514500: system.cpu: Activity: 12
 514500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 514500: system.cpu.fetch: Running stage.
 514500: system.cpu.fetch: Attempting to fetch from [tid:0]
 514500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 514500: global: DynInst: [sn:95] Instruction created. Instcount for system.cpu = 34
 514500: system.cpu.fetch: [tid:0]: Instruction PC 0x1445c (0) created [sn:95].
 514500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r7, [r1, #0]
 514500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 514500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14460=>0x14464).(0=>1).
 514500: system.cpu.fetch: [tid:0] Fetching cache line 0x14460 for addr 0x14460
 514500: system.cpu: CPU already running.
 514500: system.cpu.fetch: Fetch: Doing instruction read.
 514500: system.cpu.fetch: [tid:0]: Doing Icache access.
 514500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 514500: system.cpu.fetch: Deactivating stage.
 514500: system.cpu: Activity: 11
 514500: system.cpu.fetch: [tid:0][sn:95]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 514500: system.cpu.fetch: Activity this cycle.
 514500: system.cpu.decode: Processing [tid:0]
 514500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 514500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 514500: system.cpu.rename: Processing [tid:0]
 514500: system.cpu.rename: [tid:0]: Free IQ: 23, Free ROB: 25, Free LQ: 5, Free SQ: 14
 514500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 514500: system.cpu.rename: calcFreeROBEntires: free robEntries: 25, instsInProgress: 0, dispatched Insts: 0
 514500: system.cpu.rename: [tid:0]: 25 rob free
 514500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 23, instsInProgress: 0, dispatched Insts: 0
 514500: system.cpu.rename: [tid:0]: 23 iq free
 514500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 5, loadsInProgress: 0, loads dispatchedToLQ: 0
 514500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 514500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 514500: system.cpu.iew: Issue: Processing [tid:0]
 514500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 514500: system.cpu.iew: Sending instructions to commit, [sn:88] PC (0x14440=>0x14444).(0=>1).
 514500: system.cpu.iew: Setting Destination Register 90
 514500: system.cpu.scoreboard: Setting reg 90 as ready
 514500: system.cpu.iq: Waking dependents of completed instruction.
 514500: system.cpu.iq: Completing mem instruction PC: (0x14440=>0x14444).(0=>1) [sn:88]
 514500: system.cpu.memDep0: Completed mem instruction PC (0x14440=>0x14444).(0=>1) [sn:88].
 514500: memdepentry: Memory dependency entry deleted.  memdep_count=8 (0x14440=>0x14444).(0=>1)
 514500: system.cpu.iq: Waking any dependents on register 90.
 514500: system.cpu.iq: Waking up a dependent instruction, [sn:89] PC (0x14444=>0x14448).(0=>1).
 514500: global: [sn:89] has 5 ready out of 5 sources. RTI 0)
 514500: system.cpu.iq: Checking if memory instruction can issue.
 514500: system.cpu.memDep0: Marking registers as ready for instruction PC (0x14444=>0x14448).(0=>1) [sn:89].
 514500: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
 514500: system.cpu.memDep0: Adding instruction [sn:89] to the ready list.
 514500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14444=>0x14448).(0=>1) opclass:32 [sn:89].
 514500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 514500: system.cpu.iq: Thread 0: Issuing instruction PC (0x14444=>0x14448).(0=>1) [sn:89]
 514500: system.cpu.memDep0: Issuing instruction PC 0x14444 [sn:89].
 514500: system.cpu.iew: Processing [tid:0]
 514500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 514500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 514500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 11
 514500: system.cpu.iew: IQ has 24 free entries (Can schedule: 0).  LQ has 5 free entries. SQ has 14 free entries.
 514500: system.cpu.commit: Getting instructions from Rename stage.
 514500: system.cpu.commit: Trying to commit instructions in the ROB.
 514500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:77] PC (0x14414=>0x14418).(0=>1) is head of ROB and not ready
 514500: system.cpu.commit: [tid:0]: ROB has 15 insts & 25 free entries.
 514500: system.cpu: Activity: 10
 514500: system.cpu: Scheduling next tick!
 515000: system.cpu.icache_port: Fetch unit received timing
 515000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 515000: system.cpu: CPU already running.
 515000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 515000: system.cpu.fetch: Activating stage.
 515000: system.cpu: Activity: 11
 515000: system.cpu.iew.lsq.thread0: Writeback event [sn:90].
 515000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:90].
 515000: system.cpu: CPU already running.
 515000: global: RegFile: Access to cc register 325, has data 0
 515000: global: RegFile: Access to cc register 325, has data 0
 515000: global: RegFile: Access to cc register 325, has data 0
 515000: global: RegFile: Setting int register 92 to 0x85ec4
 515000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 515000: system.cpu.iew: Activity this cycle.
 515000: system.cpu: Activity: 12
 515000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 515000: system.cpu.fetch: Running stage.
 515000: system.cpu.fetch: Attempting to fetch from [tid:0]
 515000: system.cpu.fetch: [tid:0]: Icache miss is complete.
 515000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 515000: global: DynInst: [sn:96] Instruction created. Instcount for system.cpu = 35
 515000: system.cpu.fetch: [tid:0]: Instruction PC 0x14460 (0) created [sn:96].
 515000: system.cpu.fetch: [tid:0]: Instruction is:   mov   r1, r2
 515000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 515000: global: DynInst: [sn:97] Instruction created. Instcount for system.cpu = 36
 515000: system.cpu.fetch: [tid:0]: Instruction PC 0x14464 (0) created [sn:97].
 515000: system.cpu.fetch: [tid:0]: Instruction is:   sub   r3, r3, #3
 515000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 515000: global: DynInst: [sn:98] Instruction created. Instcount for system.cpu = 37
 515000: system.cpu.fetch: [tid:0]: Instruction PC 0x14468 (0) created [sn:98].
 515000: system.cpu.fetch: [tid:0]: Instruction is:   cmps   r3, #30
 515000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 515000: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 515000: system.cpu.fetch: [tid:0][sn:96]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 515000: system.cpu.fetch: [tid:0][sn:97]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 515000: system.cpu.fetch: [tid:0][sn:98]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 515000: system.cpu.fetch: Activity this cycle.
 515000: system.cpu.decode: Processing [tid:0]
 515000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 515000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 515000: system.cpu.rename: Processing [tid:0]
 515000: system.cpu.rename: [tid:0]: Free IQ: 23, Free ROB: 25, Free LQ: 5, Free SQ: 14
 515000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 515000: system.cpu.rename: calcFreeROBEntires: free robEntries: 25, instsInProgress: 0, dispatched Insts: 0
 515000: system.cpu.rename: [tid:0]: 25 rob free
 515000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 23, instsInProgress: 0, dispatched Insts: 0
 515000: system.cpu.rename: [tid:0]: 23 iq free
 515000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 5, loadsInProgress: 0, loads dispatchedToLQ: 0
 515000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 515000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 515000: system.cpu.iew: Issue: Processing [tid:0]
 515000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 515000: system.cpu.iew: Sending instructions to commit, [sn:90] PC (0x14448=>0x1444c).(0=>1).
 515000: system.cpu.iew: Setting Destination Register 92
 515000: system.cpu.scoreboard: Setting reg 92 as ready
 515000: system.cpu.iq: Waking dependents of completed instruction.
 515000: system.cpu.iq: Completing mem instruction PC: (0x14448=>0x1444c).(0=>1) [sn:90]
 515000: system.cpu.memDep0: Completed mem instruction PC (0x14448=>0x1444c).(0=>1) [sn:90].
 515000: memdepentry: Memory dependency entry deleted.  memdep_count=7 (0x14448=>0x1444c).(0=>1)
 515000: system.cpu.iq: Waking any dependents on register 92.
 515000: system.cpu.iq: Waking up a dependent instruction, [sn:91] PC (0x1444c=>0x14450).(0=>1).
 515000: global: [sn:91] has 5 ready out of 5 sources. RTI 0)
 515000: system.cpu.iq: Checking if memory instruction can issue.
 515000: system.cpu.memDep0: Marking registers as ready for instruction PC (0x1444c=>0x14450).(0=>1) [sn:91].
 515000: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
 515000: system.cpu.memDep0: Adding instruction [sn:91] to the ready list.
 515000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1444c=>0x14450).(0=>1) opclass:32 [sn:91].
 515000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 515000: system.cpu.iq: Thread 0: Issuing instruction PC (0x1444c=>0x14450).(0=>1) [sn:91]
 515000: system.cpu.memDep0: Issuing instruction PC 0x1444c [sn:91].
 515000: system.cpu.iew: Processing [tid:0]
 515000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 515000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 515000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 11
 515000: system.cpu.iew: IQ has 25 free entries (Can schedule: 0).  LQ has 5 free entries. SQ has 14 free entries.
 515000: system.cpu.commit: Getting instructions from Rename stage.
 515000: system.cpu.commit: Trying to commit instructions in the ROB.
 515000: system.cpu.commit: [tid:0]: Marking PC (0x14440=>0x14444).(0=>1), [sn:88] ready within ROB.
 515000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:77] PC (0x14414=>0x14418).(0=>1) is head of ROB and not ready
 515000: system.cpu.commit: [tid:0]: ROB has 15 insts & 25 free entries.
 515000: system.cpu: Activity: 11
 515000: system.cpu: Scheduling next tick!
 515000: system.cpu.iq: Processing FU completion [sn:89]
 515000: system.cpu: CPU already running.
 515500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 515500: system.cpu.fetch: Running stage.
 515500: system.cpu.fetch: Attempting to fetch from [tid:0]
 515500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 515500: global: DynInst: [sn:99] Instruction created. Instcount for system.cpu = 38
 515500: system.cpu.fetch: [tid:0]: Instruction PC 0x1446c (0) created [sn:99].
 515500: system.cpu.fetch: [tid:0]: Instruction is:   ldrls   pc, [pc, r3 LSL #2]
 515500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 515500: system.cpu.fetch: [tid:0]: [sn:99]:Branch predicted to be not taken.
 515500: system.cpu.fetch: [tid:0]: [sn:99] Branch predicted to go to (0x14470=>0x14474).(0=>1).
 515500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14470=>0x14474).(0=>1).
 515500: system.cpu.fetch: [tid:0] Fetching cache line 0x14470 for addr 0x14470
 515500: system.cpu: CPU already running.
 515500: system.cpu.fetch: Fetch: Doing instruction read.
 515500: system.cpu.fetch: [tid:0]: Doing Icache access.
 515500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 515500: system.cpu.fetch: Deactivating stage.
 515500: system.cpu: Activity: 10
 515500: system.cpu.fetch: [tid:0][sn:99]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 515500: system.cpu.fetch: Activity this cycle.
 515500: system.cpu: Activity: 11
 515500: system.cpu.decode: Processing [tid:0]
 515500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 515500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 515500: system.cpu.decode: [tid:0]: Processing instruction [sn:92] with PC (0x14450=>0x14454).(0=>1)
 515500: system.cpu.decode: [tid:0]: Processing instruction [sn:93] with PC (0x14454=>0x14458).(0=>1)
 515500: system.cpu.decode: [tid:0]: Processing instruction [sn:94] with PC (0x14458=>0x1445c).(0=>1)
 515500: system.cpu.decode: Activity this cycle.
 515500: system.cpu.rename: Processing [tid:0]
 515500: system.cpu.rename: [tid:0]: Free IQ: 23, Free ROB: 25, Free LQ: 5, Free SQ: 14
 515500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 515500: system.cpu.rename: calcFreeROBEntires: free robEntries: 25, instsInProgress: 0, dispatched Insts: 0
 515500: system.cpu.rename: [tid:0]: 25 rob free
 515500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 23, instsInProgress: 0, dispatched Insts: 0
 515500: system.cpu.rename: [tid:0]: 23 iq free
 515500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 5, loadsInProgress: 0, loads dispatchedToLQ: 0
 515500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 515500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 515500: system.cpu.iew: Issue: Processing [tid:0]
 515500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 515500: system.cpu.iew: Execute: Executing instructions from IQ.
 515500: system.cpu.iew: Execute: Processing PC (0x14444=>0x14448).(0=>1), [tid:0] [sn:89].
 515500: system.cpu.iew: Execute: Calculating address for memory reference.
 515500: system.cpu.iew.lsq.thread0: Executing load PC (0x14444=>0x14448).(0=>1), [sn:89]
 515500: global: RegFile: Access to int register 90, has data 0x85ee4
 515500: global: RegFile: Access to cc register 325, has data 0
 515500: global: RegFile: Access to cc register 325, has data 0
 515500: global: RegFile: Access to cc register 325, has data 0
 515500: system.cpu.iew.lsq.thread0: Read called, load idx: 8, store idx: 8, storeHead: 6 addr: 0x76ee4
 515500: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:89] PC (0x14444=>0x14448).(0=>1)
 515500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 515500: system.cpu.iq: Not able to schedule any instructions.
 515500: system.cpu.iew: Processing [tid:0]
 515500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 11
 515500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 515500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 515500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 515500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 11
 515500: system.cpu.iew: IQ has 25 free entries (Can schedule: 0).  LQ has 5 free entries. SQ has 14 free entries.
 515500: system.cpu.iew: Activity this cycle.
 515500: system.cpu.commit: Getting instructions from Rename stage.
 515500: system.cpu.commit: Trying to commit instructions in the ROB.
 515500: system.cpu.commit: [tid:0]: Marking PC (0x14448=>0x1444c).(0=>1), [sn:90] ready within ROB.
 515500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:77] PC (0x14414=>0x14418).(0=>1) is head of ROB and not ready
 515500: system.cpu.commit: [tid:0]: ROB has 15 insts & 25 free entries.
 515500: system.cpu: Activity: 10
 515500: system.cpu: Scheduling next tick!
 515500: system.cpu.iq: Processing FU completion [sn:91]
 515500: system.cpu: CPU already running.
 516000: system.cpu.icache_port: Fetch unit received timing
 516000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 516000: system.cpu: CPU already running.
 516000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 516000: system.cpu.fetch: Activating stage.
 516000: system.cpu: Activity: 11
 516000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 516000: system.cpu.fetch: Running stage.
 516000: system.cpu.fetch: Attempting to fetch from [tid:0]
 516000: system.cpu.fetch: [tid:0]: Icache miss is complete.
 516000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 516000: global: DynInst: [sn:100] Instruction created. Instcount for system.cpu = 39
 516000: system.cpu.fetch: [tid:0]: Instruction PC 0x14470 (0) created [sn:100].
 516000: system.cpu.fetch: [tid:0]: Instruction is:   b   
 516000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 516000: system.cpu.fetch: [tid:0]: [sn:100]:Branch predicted to be not taken.
 516000: system.cpu.fetch: [tid:0]: [sn:100] Branch predicted to go to (0x14474=>0x14478).(0=>1).
 516000: global: DynInst: [sn:101] Instruction created. Instcount for system.cpu = 40
 516000: system.cpu.fetch: [tid:0]: Instruction PC 0x14474 (0) created [sn:101].
 516000: system.cpu.fetch: [tid:0]: Instruction is:   andeq   r4, r1, r8, ROR #12
 516000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 516000: global: DynInst: [sn:102] Instruction created. Instcount for system.cpu = 41
 516000: system.cpu.fetch: [tid:0]: Instruction PC 0x14478 (0) created [sn:102].
 516000: system.cpu.fetch: [tid:0]: Instruction is:   andeq   r4, r1, r0, LSL #10
 516000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 516000: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 516000: system.cpu.fetch: [tid:0][sn:100]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 516000: system.cpu.fetch: [tid:0][sn:101]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 516000: system.cpu.fetch: [tid:0][sn:102]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 516000: system.cpu.fetch: Activity this cycle.
 516000: system.cpu: Activity: 12
 516000: system.cpu.decode: Processing [tid:0]
 516000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 516000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 516000: system.cpu.decode: [tid:0]: Processing instruction [sn:95] with PC (0x1445c=>0x14460).(0=>1)
 516000: system.cpu.decode: Activity this cycle.
 516000: system.cpu.rename: Processing [tid:0]
 516000: system.cpu.rename: [tid:0]: Free IQ: 25, Free ROB: 25, Free LQ: 5, Free SQ: 14
 516000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 516000: system.cpu.rename: calcFreeROBEntires: free robEntries: 25, instsInProgress: 0, dispatched Insts: 0
 516000: system.cpu.rename: [tid:0]: 25 rob free
 516000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 25, instsInProgress: 0, dispatched Insts: 0
 516000: system.cpu.rename: [tid:0]: 25 iq free
 516000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 5, loadsInProgress: 0, loads dispatchedToLQ: 0
 516000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 516000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 516000: system.cpu.iew: Issue: Processing [tid:0]
 516000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 516000: system.cpu.iew: Execute: Executing instructions from IQ.
 516000: system.cpu.iew: Execute: Processing PC (0x1444c=>0x14450).(0=>1), [tid:0] [sn:91].
 516000: system.cpu.iew: Execute: Calculating address for memory reference.
 516000: system.cpu.iew.lsq.thread0: Executing load PC (0x1444c=>0x14450).(0=>1), [sn:91]
 516000: global: RegFile: Access to int register 92, has data 0x85ec4
 516000: global: RegFile: Access to cc register 325, has data 0
 516000: global: RegFile: Access to cc register 325, has data 0
 516000: global: RegFile: Access to cc register 325, has data 0
 516000: system.cpu.iew.lsq.thread0: Read called, load idx: 10, store idx: 8, storeHead: 6 addr: 0x76ec4
 516000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:91] PC (0x1444c=>0x14450).(0=>1)
 516000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 516000: system.cpu.iq: Not able to schedule any instructions.
 516000: system.cpu.iew: Processing [tid:0]
 516000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 11
 516000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 516000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 516000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 516000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 11
 516000: system.cpu.iew: IQ has 25 free entries (Can schedule: 0).  LQ has 5 free entries. SQ has 14 free entries.
 516000: system.cpu.iew: Activity this cycle.
 516000: system.cpu.commit: Getting instructions from Rename stage.
 516000: system.cpu.commit: Trying to commit instructions in the ROB.
 516000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:77] PC (0x14414=>0x14418).(0=>1) is head of ROB and not ready
 516000: system.cpu.commit: [tid:0]: ROB has 15 insts & 25 free entries.
 516000: system.cpu: Activity: 11
 516000: system.cpu: Scheduling next tick!
 516500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 516500: system.cpu.fetch: Running stage.
 516500: system.cpu.fetch: Attempting to fetch from [tid:0]
 516500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 516500: global: DynInst: [sn:103] Instruction created. Instcount for system.cpu = 42
 516500: system.cpu.fetch: [tid:0]: Instruction PC 0x1447c (0) created [sn:103].
 516500: system.cpu.fetch: [tid:0]: Instruction is:   andeq   r4, r1, r4, ASR r6
 516500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 516500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14480=>0x14484).(0=>1).
 516500: system.cpu.fetch: [tid:0] Fetching cache line 0x14480 for addr 0x14480
 516500: system.cpu: CPU already running.
 516500: system.cpu.fetch: Fetch: Doing instruction read.
 516500: system.cpu.fetch: [tid:0]: Doing Icache access.
 516500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 516500: system.cpu.fetch: Deactivating stage.
 516500: system.cpu: Activity: 10
 516500: system.cpu.fetch: [tid:0][sn:103]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 516500: system.cpu.fetch: Activity this cycle.
 516500: system.cpu: Activity: 11
 516500: system.cpu.decode: Processing [tid:0]
 516500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 516500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 516500: system.cpu.decode: [tid:0]: Processing instruction [sn:96] with PC (0x14460=>0x14464).(0=>1)
 516500: system.cpu.decode: [tid:0]: Processing instruction [sn:97] with PC (0x14464=>0x14468).(0=>1)
 516500: system.cpu.decode: [tid:0]: Processing instruction [sn:98] with PC (0x14468=>0x1446c).(0=>1)
 516500: system.cpu.decode: Activity this cycle.
 516500: system.cpu.rename: Processing [tid:0]
 516500: system.cpu.rename: [tid:0]: Free IQ: 25, Free ROB: 25, Free LQ: 5, Free SQ: 14
 516500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 516500: system.cpu.rename: calcFreeROBEntires: free robEntries: 25, instsInProgress: 0, dispatched Insts: 0
 516500: system.cpu.rename: [tid:0]: 25 rob free
 516500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 25, instsInProgress: 0, dispatched Insts: 0
 516500: system.cpu.rename: [tid:0]: 25 iq free
 516500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 5, loadsInProgress: 0, loads dispatchedToLQ: 0
 516500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 516500: system.cpu.rename: calcFreeROBEntires: free robEntries: 25, instsInProgress: 0, dispatched Insts: 0
 516500: system.cpu.rename: [tid:0]: 25 rob free
 516500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 25, instsInProgress: 0, dispatched Insts: 0
 516500: system.cpu.rename: [tid:0]: 25 iq free
 516500: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 516500: system.cpu.rename: [tid:0]: 0 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 516500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 516500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 5, loadsInProgress: 0, loads dispatchedToLQ: 0
 516500: system.cpu.rename: [tid:0]: Processing instruction [sn:92] with PC (0x14450=>0x14454).(0=>1).
 516500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 15
 516500: system.cpu.rename: [tid:0]: Register 15 is ready.
 516500: global: [sn:92] has 1 ready out of 5 sources. RTI 0)
 516500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 516500: system.cpu.rename: [tid:0]: Register 960 is ready.
 516500: global: [sn:92] has 2 ready out of 5 sources. RTI 0)
 516500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 516500: system.cpu.rename: [tid:0]: Register 325 is ready.
 516500: global: [sn:92] has 3 ready out of 5 sources. RTI 0)
 516500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 516500: system.cpu.rename: [tid:0]: Register 325 is ready.
 516500: global: [sn:92] has 4 ready out of 5 sources. RTI 0)
 516500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 516500: system.cpu.rename: [tid:0]: Register 325 is ready.
 516500: global: [sn:92] has 5 ready out of 5 sources. RTI 0)
 516500: global: Renamed reg 1 to physical reg 94 old mapping was 92
 516500: system.cpu.rename: [tid:0]: Renaming arch reg 1 to physical reg 94.
 516500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=14), [sn:92].
 516500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 516500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 5, loadsInProgress: 1, loads dispatchedToLQ: 0
 516500: system.cpu.rename: [tid:0]: Processing instruction [sn:93] with PC (0x14454=>0x14458).(0=>1).
 516500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 1 (flattened 1), got phys reg 94
 516500: system.cpu.rename: [tid:0]: Register 94 is not ready.
 516500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 516500: system.cpu.rename: [tid:0]: Register 960 is ready.
 516500: global: [sn:93] has 1 ready out of 5 sources. RTI 0)
 516500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 516500: system.cpu.rename: [tid:0]: Register 325 is ready.
 516500: global: [sn:93] has 2 ready out of 5 sources. RTI 0)
 516500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 516500: system.cpu.rename: [tid:0]: Register 325 is ready.
 516500: global: [sn:93] has 3 ready out of 5 sources. RTI 0)
 516500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 516500: system.cpu.rename: [tid:0]: Register 325 is ready.
 516500: global: [sn:93] has 4 ready out of 5 sources. RTI 0)
 516500: global: Renamed reg 8 to physical reg 95 old mapping was 58
 516500: system.cpu.rename: [tid:0]: Renaming arch reg 8 to physical reg 95.
 516500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=15), [sn:93].
 516500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 516500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 5, loadsInProgress: 2, loads dispatchedToLQ: 0
 516500: system.cpu.rename: [tid:0]: Processing instruction [sn:94] with PC (0x14458=>0x1445c).(0=>1).
 516500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 15
 516500: system.cpu.rename: [tid:0]: Register 15 is ready.
 516500: global: [sn:94] has 1 ready out of 5 sources. RTI 0)
 516500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 516500: system.cpu.rename: [tid:0]: Register 960 is ready.
 516500: global: [sn:94] has 2 ready out of 5 sources. RTI 0)
 516500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 516500: system.cpu.rename: [tid:0]: Register 325 is ready.
 516500: global: [sn:94] has 3 ready out of 5 sources. RTI 0)
 516500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 516500: system.cpu.rename: [tid:0]: Register 325 is ready.
 516500: global: [sn:94] has 4 ready out of 5 sources. RTI 0)
 516500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 516500: system.cpu.rename: [tid:0]: Register 325 is ready.
 516500: global: [sn:94] has 5 ready out of 5 sources. RTI 0)
 516500: global: Renamed reg 1 to physical reg 96 old mapping was 94
 516500: system.cpu.rename: [tid:0]: Renaming arch reg 1 to physical reg 96.
 516500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=16), [sn:94].
 516500: system.cpu.rename: Activity this cycle.
 516500: system.cpu.iew: Issue: Processing [tid:0]
 516500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 516500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 516500: system.cpu.iq: Not able to schedule any instructions.
 516500: system.cpu.iew: Processing [tid:0]
 516500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 516500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 516500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 11
 516500: system.cpu.iew: IQ has 25 free entries (Can schedule: 0).  LQ has 5 free entries. SQ has 14 free entries.
 516500: system.cpu.commit: Getting instructions from Rename stage.
 516500: system.cpu.commit: Trying to commit instructions in the ROB.
 516500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:77] PC (0x14414=>0x14418).(0=>1) is head of ROB and not ready
 516500: system.cpu.commit: [tid:0]: ROB has 15 insts & 25 free entries.
 516500: system.cpu: Activity: 10
 516500: system.cpu: Scheduling next tick!
 517000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 517000: system.cpu.fetch: Running stage.
 517000: system.cpu.fetch: There are no more threads available to fetch from.
 517000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 517000: system.cpu.decode: Processing [tid:0]
 517000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 517000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 517000: system.cpu.decode: [tid:0]: Processing instruction [sn:99] with PC (0x1446c=>0x14470).(0=>1)
 517000: system.cpu.decode: Activity this cycle.
 517000: system.cpu: Activity: 11
 517000: system.cpu.rename: Processing [tid:0]
 517000: system.cpu.rename: [tid:0]: Free IQ: 25, Free ROB: 25, Free LQ: 5, Free SQ: 14
 517000: system.cpu.rename: [tid:0]: 3 instructions not yet in ROB
 517000: system.cpu.rename: calcFreeROBEntires: free robEntries: 25, instsInProgress: 3, dispatched Insts: 0
 517000: system.cpu.rename: [tid:0]: 22 rob free
 517000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 25, instsInProgress: 3, dispatched Insts: 0
 517000: system.cpu.rename: [tid:0]: 22 iq free
 517000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 5, loadsInProgress: 3, loads dispatchedToLQ: 0
 517000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 517000: system.cpu.rename: calcFreeROBEntires: free robEntries: 25, instsInProgress: 3, dispatched Insts: 0
 517000: system.cpu.rename: [tid:0]: 22 rob free
 517000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 25, instsInProgress: 3, dispatched Insts: 0
 517000: system.cpu.rename: [tid:0]: 22 iq free
 517000: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
 517000: system.cpu.rename: [tid:0]: 3 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 517000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 517000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 5, loadsInProgress: 3, loads dispatchedToLQ: 0
 517000: system.cpu.rename: [tid:0]: Processing instruction [sn:95] with PC (0x1445c=>0x14460).(0=>1).
 517000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 1 (flattened 1), got phys reg 96
 517000: system.cpu.rename: [tid:0]: Register 96 is not ready.
 517000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 517000: system.cpu.rename: [tid:0]: Register 960 is ready.
 517000: global: [sn:95] has 1 ready out of 5 sources. RTI 0)
 517000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 517000: system.cpu.rename: [tid:0]: Register 325 is ready.
 517000: global: [sn:95] has 2 ready out of 5 sources. RTI 0)
 517000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 517000: system.cpu.rename: [tid:0]: Register 325 is ready.
 517000: global: [sn:95] has 3 ready out of 5 sources. RTI 0)
 517000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 517000: system.cpu.rename: [tid:0]: Register 325 is ready.
 517000: global: [sn:95] has 4 ready out of 5 sources. RTI 0)
 517000: global: Renamed reg 7 to physical reg 97 old mapping was 59
 517000: system.cpu.rename: [tid:0]: Renaming arch reg 7 to physical reg 97.
 517000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=17), [sn:95].
 517000: system.cpu.rename: Activity this cycle.
 517000: system.cpu.iew: Issue: Processing [tid:0]
 517000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 517000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14450=>0x14454).(0=>1) [sn:92] [tid:0] to IQ.
 517000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:92]
 517000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 517000: system.cpu.iew.lsq.thread0: Inserting load PC (0x14450=>0x14454).(0=>1), idx:11 [sn:92]
 517000: system.cpu.iq: Adding instruction [sn:92] PC (0x14450=>0x14454).(0=>1) to the IQ.
 517000: memdepentry: Memory dependency entry created.  memdep_count=8 (0x14450=>0x14454).(0=>1)
 517000: global: Inst 0x14450 with index 276 had no SSID
 517000: system.cpu.memDep0: No dependency for inst PC (0x14450=>0x14454).(0=>1) [sn:92].
 517000: system.cpu.memDep0: Adding instruction [sn:92] to the ready list.
 517000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14450=>0x14454).(0=>1) opclass:32 [sn:92].
 517000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14454=>0x14458).(0=>1) [sn:93] [tid:0] to IQ.
 517000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:93]
 517000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 517000: system.cpu.iew.lsq.thread0: Inserting load PC (0x14454=>0x14458).(0=>1), idx:12 [sn:93]
 517000: system.cpu.iq: Adding instruction [sn:93] PC (0x14454=>0x14458).(0=>1) to the IQ.
 517000: system.cpu.iq: Instruction PC (0x14454=>0x14458).(0=>1) has src reg 94 that is being added to the dependency chain.
 517000: memdepentry: Memory dependency entry created.  memdep_count=9 (0x14454=>0x14458).(0=>1)
 517000: global: Inst 0x14454 with index 277 had no SSID
 517000: system.cpu.memDep0: No dependency for inst PC (0x14454=>0x14458).(0=>1) [sn:93].
 517000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14458=>0x1445c).(0=>1) [sn:94] [tid:0] to IQ.
 517000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:94]
 517000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 517000: system.cpu.iew.lsq.thread0: Inserting load PC (0x14458=>0x1445c).(0=>1), idx:13 [sn:94]
 517000: system.cpu.iq: Adding instruction [sn:94] PC (0x14458=>0x1445c).(0=>1) to the IQ.
 517000: memdepentry: Memory dependency entry created.  memdep_count=10 (0x14458=>0x1445c).(0=>1)
 517000: global: Inst 0x14458 with index 278 had no SSID
 517000: system.cpu.memDep0: No dependency for inst PC (0x14458=>0x1445c).(0=>1) [sn:94].
 517000: system.cpu.memDep0: Adding instruction [sn:94] to the ready list.
 517000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14458=>0x1445c).(0=>1) opclass:32 [sn:94].
 517000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 517000: system.cpu.iq: Thread 0: Issuing instruction PC (0x14450=>0x14454).(0=>1) [sn:92]
 517000: system.cpu.memDep0: Issuing instruction PC 0x14450 [sn:92].
 517000: system.cpu.iew: Processing [tid:0]
 517000: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 517000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 517000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 14
 517000: system.cpu.iew: IQ has 22 free entries (Can schedule: 1).  LQ has 2 free entries. SQ has 14 free entries.
 517000: system.cpu.iew: IEW switching to active
 517000: system.cpu.iew: Activating stage.
 517000: system.cpu: Activity: 12
 517000: system.cpu.commit: Getting instructions from Rename stage.
 517000: system.cpu.commit: Inserting PC (0x14450=>0x14454).(0=>1) [sn:92] [tid:0] into ROB.
 517000: system.cpu.rob: Adding inst PC (0x14450=>0x14454).(0=>1) to the ROB.
 517000: system.cpu.rob: [tid:0] Now has 16 instructions.
 517000: system.cpu.commit: Inserting PC (0x14454=>0x14458).(0=>1) [sn:93] [tid:0] into ROB.
 517000: system.cpu.rob: Adding inst PC (0x14454=>0x14458).(0=>1) to the ROB.
 517000: system.cpu.rob: [tid:0] Now has 17 instructions.
 517000: system.cpu.commit: Inserting PC (0x14458=>0x1445c).(0=>1) [sn:94] [tid:0] into ROB.
 517000: system.cpu.rob: Adding inst PC (0x14458=>0x1445c).(0=>1) to the ROB.
 517000: system.cpu.rob: [tid:0] Now has 18 instructions.
 517000: system.cpu.commit: Trying to commit instructions in the ROB.
 517000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:77] PC (0x14414=>0x14418).(0=>1) is head of ROB and not ready
 517000: system.cpu.commit: [tid:0]: ROB has 18 insts & 22 free entries.
 517000: system.cpu.commit: Activity This Cycle.
 517000: system.cpu: Activity: 11
 517000: system.cpu: Scheduling next tick!
 517500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 517500: system.cpu.fetch: Running stage.
 517500: system.cpu.fetch: There are no more threads available to fetch from.
 517500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 517500: system.cpu.decode: Processing [tid:0]
 517500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 517500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 517500: system.cpu.decode: [tid:0]: Processing instruction [sn:100] with PC (0x14470=>0x14474).(0=>1)
 517500: system.cpu.decode: [tid:0]: [sn:100] Squashing due to incorrect branch prediction detected at decode.
 517500: system.cpu: Deleting instructions from instruction list that are from [tid:0] and above [sn:100] (end=103).
 517500: system.cpu: Squashing instruction, [tid:0] [sn:103] PC (0x1447c=>0x14480).(0=>1)
 517500: system.cpu: Squashing instruction, [tid:0] [sn:102] PC (0x14478=>0x1447c).(0=>1)
 517500: system.cpu: Squashing instruction, [tid:0] [sn:101] PC (0x14474=>0x14478).(0=>1)
 517500: system.cpu.decode: [sn:100]: Updating predictions: PredPC: (0x14500=>0x14504).(0=>1)
 517500: system.cpu.decode: Activity this cycle.
 517500: system.cpu: Activity: 12
 517500: system.cpu.rename: Processing [tid:0]
 517500: system.cpu.rename: [tid:0]: Free IQ: 25, Free ROB: 22, Free LQ: 5, Free SQ: 14
 517500: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 517500: system.cpu.rename: calcFreeROBEntires: free robEntries: 22, instsInProgress: 4, dispatched Insts: 3
 517500: system.cpu.rename: [tid:0]: 21 rob free
 517500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 25, instsInProgress: 4, dispatched Insts: 3
 517500: system.cpu.rename: [tid:0]: 24 iq free
 517500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 5, loadsInProgress: 4, loads dispatchedToLQ: 3
 517500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 517500: system.cpu.rename: calcFreeROBEntires: free robEntries: 22, instsInProgress: 4, dispatched Insts: 3
 517500: system.cpu.rename: [tid:0]: 21 rob free
 517500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 25, instsInProgress: 4, dispatched Insts: 3
 517500: system.cpu.rename: [tid:0]: 24 iq free
 517500: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 517500: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 517500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 517500: system.cpu.rename: [tid:0]: Processing instruction [sn:96] with PC (0x14460=>0x14464).(0=>1).
 517500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 517500: system.cpu.rename: [tid:0]: Register 325 is ready.
 517500: global: [sn:96] has 1 ready out of 4 sources. RTI 0)
 517500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1537 (flattened 1), got phys reg 334
 517500: system.cpu.rename: [tid:0]: Register 334 is ready.
 517500: global: [sn:96] has 2 ready out of 4 sources. RTI 0)
 517500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 517500: system.cpu.rename: [tid:0]: Register 325 is ready.
 517500: global: [sn:96] has 3 ready out of 4 sources. RTI 0)
 517500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2 (flattened 2), got phys reg 80
 517500: system.cpu.rename: [tid:0]: Register 80 is ready.
 517500: global: [sn:96] has 4 ready out of 4 sources. RTI 0)
 517500: global: Renamed reg 1 to physical reg 98 old mapping was 96
 517500: system.cpu.rename: [tid:0]: Renaming arch reg 1 to physical reg 98.
 517500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=18), [sn:96].
 517500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 517500: system.cpu.rename: [tid:0]: Processing instruction [sn:97] with PC (0x14464=>0x14468).(0=>1).
 517500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 517500: system.cpu.rename: [tid:0]: Register 325 is ready.
 517500: global: [sn:97] has 1 ready out of 4 sources. RTI 0)
 517500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 517500: system.cpu.rename: [tid:0]: Register 325 is ready.
 517500: global: [sn:97] has 2 ready out of 4 sources. RTI 0)
 517500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 517500: system.cpu.rename: [tid:0]: Register 325 is ready.
 517500: global: [sn:97] has 3 ready out of 4 sources. RTI 0)
 517500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 75
 517500: system.cpu.rename: [tid:0]: Register 75 is ready.
 517500: global: [sn:97] has 4 ready out of 4 sources. RTI 0)
 517500: global: Renamed reg 3 to physical reg 99 old mapping was 75
 517500: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 99.
 517500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=19), [sn:97].
 517500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 517500: system.cpu.rename: [tid:0]: Processing instruction [sn:98] with PC (0x14468=>0x1446c).(0=>1).
 517500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 517500: system.cpu.rename: [tid:0]: Register 325 is ready.
 517500: global: [sn:98] has 1 ready out of 4 sources. RTI 0)
 517500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 517500: system.cpu.rename: [tid:0]: Register 325 is ready.
 517500: global: [sn:98] has 2 ready out of 4 sources. RTI 0)
 517500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 517500: system.cpu.rename: [tid:0]: Register 325 is ready.
 517500: global: [sn:98] has 3 ready out of 4 sources. RTI 0)
 517500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 99
 517500: system.cpu.rename: [tid:0]: Register 99 is not ready.
 517500: global: Renamed reg 0 to physical reg 335 old mapping was 332
 517500: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 335.
 517500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=20), [sn:98].
 517500: global: Renamed reg 2 to physical reg 336 old mapping was 333
 517500: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 336.
 517500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=21), [sn:98].
 517500: global: Renamed reg 1 to physical reg 337 old mapping was 334
 517500: system.cpu.rename: [tid:0]: Renaming arch reg 1 to physical reg 337.
 517500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=22), [sn:98].
 517500: system.cpu.rename: Activity this cycle.
 517500: system.cpu.iew: Issue: Processing [tid:0]
 517500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 517500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1445c=>0x14460).(0=>1) [sn:95] [tid:0] to IQ.
 517500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:95]
 517500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 517500: system.cpu.iew.lsq.thread0: Inserting load PC (0x1445c=>0x14460).(0=>1), idx:14 [sn:95]
 517500: system.cpu.iq: Adding instruction [sn:95] PC (0x1445c=>0x14460).(0=>1) to the IQ.
 517500: system.cpu.iq: Instruction PC (0x1445c=>0x14460).(0=>1) has src reg 96 that is being added to the dependency chain.
 517500: memdepentry: Memory dependency entry created.  memdep_count=11 (0x1445c=>0x14460).(0=>1)
 517500: global: Inst 0x1445c with index 279 had no SSID
 517500: system.cpu.memDep0: No dependency for inst PC (0x1445c=>0x14460).(0=>1) [sn:95].
 517500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 517500: system.cpu.iq: Thread 0: Issuing instruction PC (0x14458=>0x1445c).(0=>1) [sn:94]
 517500: system.cpu.memDep0: Issuing instruction PC 0x14458 [sn:94].
 517500: system.cpu.iew: Processing [tid:0]
 517500: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 517500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 517500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 15
 517500: system.cpu.iew: IQ has 21 free entries (Can schedule: 0).  LQ has 1 free entries. SQ has 14 free entries.
 517500: system.cpu.iew: IEW switching to idle
 517500: system.cpu.iew: Deactivating stage.
 517500: system.cpu: Activity: 11
 517500: system.cpu.commit: Getting instructions from Rename stage.
 517500: system.cpu.commit: Inserting PC (0x1445c=>0x14460).(0=>1) [sn:95] [tid:0] into ROB.
 517500: system.cpu.rob: Adding inst PC (0x1445c=>0x14460).(0=>1) to the ROB.
 517500: system.cpu.rob: [tid:0] Now has 19 instructions.
 517500: system.cpu.commit: Trying to commit instructions in the ROB.
 517500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:77] PC (0x14414=>0x14418).(0=>1) is head of ROB and not ready
 517500: system.cpu.commit: [tid:0]: ROB has 19 insts & 21 free entries.
 517500: system.cpu.commit: Activity This Cycle.
 517500: system.cpu: Activity: 10
 517500: system.cpu: Removing instruction, [tid:0] [sn:103] PC (0x1447c=>0x14480).(0=>1)
 517500: system.cpu: Removing instruction, [tid:0] [sn:102] PC (0x14478=>0x1447c).(0=>1)
 517500: system.cpu: Removing instruction, [tid:0] [sn:101] PC (0x14474=>0x14478).(0=>1)
 517500: system.cpu: Scheduling next tick!
 517500: system.cpu.iq: Processing FU completion [sn:92]
 517500: system.cpu: CPU already running.
 518000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 518000: system.cpu.fetch: [tid:0]: Squashing instructions due to squash from decode.
 518000: system.cpu.fetch: Squashing from decode with PC = (0x14500=>0x14504).(0=>1)
 518000: system.cpu.fetch: [tid:0]: Squashing from decode.
 518000: system.cpu.fetch: [tid:0]: Squashing, setting PC to: (0x14500=>0x14504).(0=>1).
 518000: system.cpu.fetch: [tid:0]: Squashing outstanding Icache miss.
 518000: system.cpu: Deleting instructions from instruction list that are from [tid:0] and above [sn:100] (end=100).
 518000: system.cpu.fetch: Running stage.
 518000: system.cpu.fetch: There are no more threads available to fetch from.
 518000: system.cpu.fetch: [tid:0]: Fetch is squashing!
 518000: system.cpu.fetch: [tid:0]: Activating stage.
 518000: system.cpu: Activity: 11
 518000: system.cpu.decode: Processing [tid:0]
 518000: system.cpu.decode: [tid:0]: Done squashing, switching to running.
 518000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 518000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 518000: system.cpu.decode: [tid:0]: Processing instruction [sn:103] with PC (0x1447c=>0x14480).(0=>1)
 518000: system.cpu.decode: [tid:0]: Instruction 103 with PC (0x1447c=>0x14480).(0=>1) is squashed, skipping.
 518000: system.cpu.rename: Processing [tid:0]
 518000: system.cpu.rename: [tid:0]: Free IQ: 25, Free ROB: 21, Free LQ: 5, Free SQ: 14
 518000: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 518000: system.cpu.rename: calcFreeROBEntires: free robEntries: 21, instsInProgress: 4, dispatched Insts: 1
 518000: system.cpu.rename: [tid:0]: 18 rob free
 518000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 25, instsInProgress: 4, dispatched Insts: 1
 518000: system.cpu.rename: [tid:0]: 22 iq free
 518000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 5, loadsInProgress: 1, loads dispatchedToLQ: 1
 518000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 518000: system.cpu.rename: calcFreeROBEntires: free robEntries: 21, instsInProgress: 4, dispatched Insts: 1
 518000: system.cpu.rename: [tid:0]: 18 rob free
 518000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 25, instsInProgress: 4, dispatched Insts: 1
 518000: system.cpu.rename: [tid:0]: 22 iq free
 518000: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
 518000: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 1 insts dispatched to IQ last cycle.
 518000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 518000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 5, loadsInProgress: 1, loads dispatchedToLQ: 1
 518000: system.cpu.rename: [tid:0]: Processing instruction [sn:99] with PC (0x1446c=>0x14470).(0=>1).
 518000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 15
 518000: system.cpu.rename: [tid:0]: Register 15 is ready.
 518000: global: [sn:99] has 1 ready out of 7 sources. RTI 0)
 518000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 518000: system.cpu.rename: [tid:0]: Register 960 is ready.
 518000: global: [sn:99] has 2 ready out of 7 sources. RTI 0)
 518000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1536 (flattened 0), got phys reg 335
 518000: system.cpu.rename: [tid:0]: Register 335 is not ready.
 518000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1537 (flattened 1), got phys reg 337
 518000: system.cpu.rename: [tid:0]: Register 337 is not ready.
 518000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 518000: system.cpu.rename: [tid:0]: Register 325 is ready.
 518000: global: [sn:99] has 3 ready out of 7 sources. RTI 0)
 518000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 99
 518000: system.cpu.rename: [tid:0]: Register 99 is not ready.
 518000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 15
 518000: system.cpu.rename: [tid:0]: Register 15 is ready.
 518000: global: [sn:99] has 4 ready out of 7 sources. RTI 0)
 518000: global: Renamed reg 15 to physical reg 100 old mapping was 15
 518000: system.cpu.rename: [tid:0]: Renaming arch reg 15 to physical reg 100.
 518000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=23), [sn:99].
 518000: system.cpu.rename: Activity this cycle.
 518000: system.cpu: Activity: 12
 518000: system.cpu.iew: Issue: Processing [tid:0]
 518000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 518000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14460=>0x14464).(0=>1) [sn:96] [tid:0] to IQ.
 518000: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:96]
 518000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14464=>0x14468).(0=>1) [sn:97] [tid:0] to IQ.
 518000: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:97]
 518000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14468=>0x1446c).(0=>1) [sn:98] [tid:0] to IQ.
 518000: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:98]
 518000: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:96]
 518000: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:97]
 518000: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:98]
 518000: system.cpu.iew: Execute: Executing instructions from IQ.
 518000: system.cpu.iew: Execute: Processing PC (0x14450=>0x14454).(0=>1), [tid:0] [sn:92].
 518000: system.cpu.iew: Execute: Calculating address for memory reference.
 518000: system.cpu.iew.lsq.thread0: Executing load PC (0x14450=>0x14454).(0=>1), [sn:92]
 518000: global: RegFile: Access to cc register 325, has data 0
 518000: global: RegFile: Access to cc register 325, has data 0
 518000: global: RegFile: Access to cc register 325, has data 0
 518000: system.cpu.iew.lsq.thread0: Read called, load idx: 11, store idx: 8, storeHead: 6 addr: 0xc694
 518000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:92] PC (0x14450=>0x14454).(0=>1)
 518000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 518000: system.cpu.iq: Not able to schedule any instructions.
 518000: system.cpu.iew: Processing [tid:0]
 518000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 15
 518000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 518000: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 518000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 518000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 15
 518000: system.cpu.iew: IQ has 21 free entries (Can schedule: 0).  LQ has 1 free entries. SQ has 14 free entries.
 518000: system.cpu.iew: Activity this cycle.
 518000: system.cpu.commit: Getting instructions from Rename stage.
 518000: system.cpu.commit: Inserting PC (0x14460=>0x14464).(0=>1) [sn:96] [tid:0] into ROB.
 518000: system.cpu.rob: Adding inst PC (0x14460=>0x14464).(0=>1) to the ROB.
 518000: system.cpu.rob: [tid:0] Now has 20 instructions.
 518000: system.cpu.commit: Inserting PC (0x14464=>0x14468).(0=>1) [sn:97] [tid:0] into ROB.
 518000: system.cpu.rob: Adding inst PC (0x14464=>0x14468).(0=>1) to the ROB.
 518000: system.cpu.rob: [tid:0] Now has 21 instructions.
 518000: system.cpu.commit: Inserting PC (0x14468=>0x1446c).(0=>1) [sn:98] [tid:0] into ROB.
 518000: system.cpu.rob: Adding inst PC (0x14468=>0x1446c).(0=>1) to the ROB.
 518000: system.cpu.rob: [tid:0] Now has 22 instructions.
 518000: system.cpu.commit: Trying to commit instructions in the ROB.
 518000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:77] PC (0x14414=>0x14418).(0=>1) is head of ROB and not ready
 518000: system.cpu.commit: [tid:0]: ROB has 22 insts & 18 free entries.
 518000: system.cpu.commit: Activity This Cycle.
 518000: system.cpu: Activity: 11
 518000: system.cpu: Scheduling next tick!
 518000: system.cpu.iq: Processing FU completion [sn:94]
 518000: system.cpu: CPU already running.
 518500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 518500: system.cpu.fetch: [tid:0]: Done squashing, switching to running.
 518500: system.cpu.fetch: Running stage.
 518500: system.cpu.fetch: Attempting to fetch from [tid:0]
 518500: system.cpu.fetch: [tid:0]: Attempting to translate and read instruction, starting at PC (0x14500=>0x14504).(0=>1).
 518500: system.cpu.fetch: [tid:0] Fetching cache line 0x14500 for addr 0x14500
 518500: system.cpu: CPU already running.
 518500: system.cpu.fetch: Fetch: Doing instruction read.
 518500: system.cpu.fetch: [tid:0]: Doing Icache access.
 518500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 518500: system.cpu.fetch: Deactivating stage.
 518500: system.cpu: Activity: 10
 518500: system.cpu.decode: Processing [tid:0]
 518500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 518500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 518500: system.cpu.rename: Processing [tid:0]
 518500: system.cpu.rename: [tid:0]: Free IQ: 21, Free ROB: 18, Free LQ: 1, Free SQ: 14
 518500: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 518500: system.cpu.rename: calcFreeROBEntires: free robEntries: 18, instsInProgress: 4, dispatched Insts: 3
 518500: system.cpu.rename: [tid:0]: 17 rob free
 518500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 21, instsInProgress: 4, dispatched Insts: 3
 518500: system.cpu.rename: [tid:0]: 20 iq free
 518500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 1, loadsInProgress: 1, loads dispatchedToLQ: 0
 518500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 14, storesInProgress: 0, stores dispatchedToSQ: 0
 518500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 518500: system.cpu.rename: calcFreeROBEntires: free robEntries: 18, instsInProgress: 4, dispatched Insts: 3
 518500: system.cpu.rename: [tid:0]: 17 rob free
 518500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 21, instsInProgress: 4, dispatched Insts: 3
 518500: system.cpu.rename: [tid:0]: 20 iq free
 518500: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
 518500: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 518500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 518500: system.cpu.rename: [tid:0]: Processing instruction [sn:100] with PC (0x14470=>0x14474).(0=>1).
 518500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 518500: system.cpu.rename: [tid:0]: Register 325 is ready.
 518500: global: [sn:100] has 1 ready out of 3 sources. RTI 0)
 518500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 518500: system.cpu.rename: [tid:0]: Register 325 is ready.
 518500: global: [sn:100] has 2 ready out of 3 sources. RTI 0)
 518500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 518500: system.cpu.rename: [tid:0]: Register 325 is ready.
 518500: global: [sn:100] has 3 ready out of 3 sources. RTI 0)
 518500: system.cpu.rename: Activity this cycle.
 518500: system.cpu: Activity: 11
 518500: system.cpu.iew: Issue: Processing [tid:0]
 518500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 518500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1446c=>0x14470).(0=>1) [sn:99] [tid:0] to IQ.
 518500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:99]
 518500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 518500: system.cpu.iew.lsq.thread0: Inserting load PC (0x1446c=>0x14470).(0=>1), idx:15 [sn:99]
 518500: system.cpu.iq: Adding instruction [sn:99] PC (0x1446c=>0x14470).(0=>1) to the IQ.
 518500: system.cpu.iq: Instruction PC (0x1446c=>0x14470).(0=>1) has src reg 335 that is being added to the dependency chain.
 518500: system.cpu.iq: Instruction PC (0x1446c=>0x14470).(0=>1) has src reg 337 that is being added to the dependency chain.
 518500: system.cpu.iq: Instruction PC (0x1446c=>0x14470).(0=>1) has src reg 99 that is being added to the dependency chain.
 518500: memdepentry: Memory dependency entry created.  memdep_count=12 (0x1446c=>0x14470).(0=>1)
 518500: global: Inst 0x1446c with index 283 had no SSID
 518500: system.cpu.memDep0: No dependency for inst PC (0x1446c=>0x14470).(0=>1) [sn:99].
 518500: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:96]
 518500: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:97]
 518500: system.cpu.iew: IXU: Instruction[sn:98] is not ready (Src:99).
 518500: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:96]
 518500: global: RegFile: Access to cc register 325, has data 0
 518500: global: RegFile: Access to cc register 334, has data 0x1
 518500: global: RegFile: Access to cc register 325, has data 0
 518500: global: RegFile: Access to int register 80, has data 0
 518500: global: RegFile: Setting int register 98 to 0
 518500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 518500: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:97]
 518500: global: RegFile: Access to cc register 325, has data 0
 518500: global: RegFile: Access to cc register 325, has data 0
 518500: global: RegFile: Access to cc register 325, has data 0
 518500: global: RegFile: Access to int register 75, has data 0x10
 518500: global: RegFile: Setting int register 99 to 0xd
 518500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1, wbActual:1
 518500: system.cpu.iew: IXU: ***There is still left instruction that is notexecuted in IXU.***
 518500: system.cpu.iq: Waking dependents of completed instruction.
 518500: system.cpu.iq: Waking any dependents on register 98.
 518500: system.cpu.iq: Waking dependents of completed instruction.
 518500: system.cpu.iq: Waking any dependents on register 99.
 518500: system.cpu.iq: Waking up a dependent instruction, [sn:99] PC (0x1446c=>0x14470).(0=>1).
 518500: global: [sn:99] has 5 ready out of 7 sources. RTI 0)
 518500: system.cpu.iew: IXU: Instruction can't be executed in 1th stage, so moved to 2th stage's buffer. [sn:98]
 518500: system.cpu.iew: Execute: Executing instructions from IQ.
 518500: system.cpu.iew: Execute: Processing PC (0x14458=>0x1445c).(0=>1), [tid:0] [sn:94].
 518500: system.cpu.iew: Execute: Calculating address for memory reference.
 518500: system.cpu.iew.lsq.thread0: Executing load PC (0x14458=>0x1445c).(0=>1), [sn:94]
 518500: global: RegFile: Access to cc register 325, has data 0
 518500: global: RegFile: Access to cc register 325, has data 0
 518500: global: RegFile: Access to cc register 325, has data 0
 518500: system.cpu.iew.lsq.thread0: Read called, load idx: 13, store idx: 8, storeHead: 6 addr: 0xc698
 518500: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:94] PC (0x14458=>0x1445c).(0=>1)
 518500: system.cpu.iew: Sending instructions to commit, [sn:96] PC (0x14460=>0x14464).(0=>1).
 518500: system.cpu.iew: Setting Destination Register 98
 518500: system.cpu.scoreboard: Setting reg 98 as ready
 518500: system.cpu.iew: Sending instructions to commit, [sn:97] PC (0x14464=>0x14468).(0=>1).
 518500: system.cpu.iew: Setting Destination Register 99
 518500: system.cpu.scoreboard: Setting reg 99 as ready
 518500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 518500: system.cpu.iq: Not able to schedule any instructions.
 518500: system.cpu.iew: Processing [tid:0]
 518500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 16
 518500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 518500: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 518500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 518500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 16
 518500: system.cpu.iew: IQ has 20 free entries (Can schedule: 0).  LQ has 0 free entries. SQ has 14 free entries.
 518500: system.cpu.iew: Activity this cycle.
 518500: system.cpu.commit: Getting instructions from Rename stage.
 518500: system.cpu.commit: Inserting PC (0x1446c=>0x14470).(0=>1) [sn:99] [tid:0] into ROB.
 518500: system.cpu.rob: Adding inst PC (0x1446c=>0x14470).(0=>1) to the ROB.
 518500: system.cpu.rob: [tid:0] Now has 23 instructions.
 518500: system.cpu.commit: Trying to commit instructions in the ROB.
 518500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:77] PC (0x14414=>0x14418).(0=>1) is head of ROB and not ready
 518500: system.cpu.commit: [tid:0]: ROB has 23 insts & 17 free entries.
 518500: system.cpu.commit: Activity This Cycle.
 518500: global: DynInst: [sn:102] Instruction destroyed. Instcount for system.cpu = 41
 518500: global: DynInst: [sn:101] Instruction destroyed. Instcount for system.cpu = 40
 518500: system.cpu: Activity: 10
 518500: system.cpu: Scheduling next tick!
 519000: system.cpu.iew.lsq.thread0: Writeback event [sn:92].
 519000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:92].
 519000: system.cpu: CPU already running.
 519000: global: RegFile: Access to cc register 325, has data 0
 519000: global: RegFile: Access to cc register 325, has data 0
 519000: global: RegFile: Access to cc register 325, has data 0
 519000: global: RegFile: Setting int register 94 to 0x85ed0
 519000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 519000: system.cpu.iew: Activity this cycle.
 519000: system.cpu: Activity: 11
 519000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 519000: system.cpu.fetch: Running stage.
 519000: system.cpu.fetch: There are no more threads available to fetch from.
 519000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 519000: system.cpu.decode: Processing [tid:0]
 519000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 519000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 519000: system.cpu.rename: Processing [tid:0]
 519000: system.cpu.rename: [tid:0]: Free IQ: 20, Free ROB: 17, Free LQ: 0, Free SQ: 14
 519000: system.cpu.rename: [tid:0]: 2 instructions not yet in ROB
 519000: system.cpu.rename: calcFreeROBEntires: free robEntries: 17, instsInProgress: 2, dispatched Insts: 1
 519000: system.cpu.rename: [tid:0]: 16 rob free
 519000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 20, instsInProgress: 2, dispatched Insts: 1
 519000: system.cpu.rename: [tid:0]: 19 iq free
 519000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 0, loadsInProgress: 1, loads dispatchedToLQ: 1
 519000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 14, storesInProgress: 0, stores dispatchedToSQ: 0
 519000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 519000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 519000: system.cpu.iew: Issue: Processing [tid:0]
 519000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 519000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14470=>0x14474).(0=>1) [sn:100] [tid:0] to IQ.
 519000: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:100]
 519000: system.cpu.iew: IXU: Instruction is ready to issue in 2th buffer. [sn:98]
 519000: system.cpu.iew: IXU: Instruction is executed in 2th stage.  [sn:98]
 519000: global: RegFile: Access to cc register 325, has data 0
 519000: global: RegFile: Access to cc register 325, has data 0
 519000: global: RegFile: Access to cc register 325, has data 0
 519000: global: RegFile: Access to int register 99, has data 0xd
 519000: global: RegFile: Setting cc register 335 to 0x2
 519000: global: RegFile: Setting cc register 336 to 0
 519000: global: RegFile: Setting cc register 337 to 0
 519000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1, wbActual:1
 519000: system.cpu.iq: Waking dependents of completed instruction.
 519000: system.cpu.iq: Waking any dependents on register 335.
 519000: system.cpu.iq: Waking up a dependent instruction, [sn:99] PC (0x1446c=>0x14470).(0=>1).
 519000: global: [sn:99] has 6 ready out of 7 sources. RTI 0)
 519000: system.cpu.iq: Waking any dependents on register 336.
 519000: system.cpu.iq: Waking any dependents on register 337.
 519000: system.cpu.iq: Waking up a dependent instruction, [sn:99] PC (0x1446c=>0x14470).(0=>1).
 519000: global: [sn:99] has 7 ready out of 7 sources. RTI 0)
 519000: system.cpu.iq: Checking if memory instruction can issue.
 519000: system.cpu.memDep0: Marking registers as ready for instruction PC (0x1446c=>0x14470).(0=>1) [sn:99].
 519000: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
 519000: system.cpu.memDep0: Adding instruction [sn:99] to the ready list.
 519000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1446c=>0x14470).(0=>1) opclass:32 [sn:99].
 519000: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:100]
 519000: system.cpu.iew: Sending instructions to commit, [sn:92] PC (0x14450=>0x14454).(0=>1).
 519000: system.cpu.iew: Setting Destination Register 94
 519000: system.cpu.scoreboard: Setting reg 94 as ready
 519000: system.cpu.iq: Waking dependents of completed instruction.
 519000: system.cpu.iq: Completing mem instruction PC: (0x14450=>0x14454).(0=>1) [sn:92]
 519000: system.cpu.memDep0: Completed mem instruction PC (0x14450=>0x14454).(0=>1) [sn:92].
 519000: memdepentry: Memory dependency entry deleted.  memdep_count=11 (0x14450=>0x14454).(0=>1)
 519000: system.cpu.iq: Waking any dependents on register 94.
 519000: system.cpu.iq: Waking up a dependent instruction, [sn:93] PC (0x14454=>0x14458).(0=>1).
 519000: global: [sn:93] has 5 ready out of 5 sources. RTI 0)
 519000: system.cpu.iq: Checking if memory instruction can issue.
 519000: system.cpu.memDep0: Marking registers as ready for instruction PC (0x14454=>0x14458).(0=>1) [sn:93].
 519000: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
 519000: system.cpu.memDep0: Adding instruction [sn:93] to the ready list.
 519000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14454=>0x14458).(0=>1) opclass:32 [sn:93].
 519000: system.cpu.iew: Sending instructions to commit, [sn:98] PC (0x14468=>0x1446c).(0=>1).
 519000: system.cpu.iew: Setting Destination Register 335
 519000: system.cpu.scoreboard: Setting reg 335 as ready
 519000: system.cpu.iew: Setting Destination Register 336
 519000: system.cpu.scoreboard: Setting reg 336 as ready
 519000: system.cpu.iew: Setting Destination Register 337
 519000: system.cpu.scoreboard: Setting reg 337 as ready
 519000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 519000: system.cpu.iq: Thread 0: Issuing instruction PC (0x14454=>0x14458).(0=>1) [sn:93]
 519000: system.cpu.memDep0: Issuing instruction PC 0x14454 [sn:93].
 519000: system.cpu.iew: Processing [tid:0]
 519000: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 519000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 519000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 16
 519000: system.cpu.iew: IQ has 21 free entries (Can schedule: 1).  LQ has 0 free entries. SQ has 14 free entries.
 519000: system.cpu.iew: IEW switching to active
 519000: system.cpu.iew: Activating stage.
 519000: system.cpu: Activity: 12
 519000: system.cpu.commit: Getting instructions from Rename stage.
 519000: system.cpu.commit: Inserting PC (0x14470=>0x14474).(0=>1) [sn:100] [tid:0] into ROB.
 519000: system.cpu.rob: Adding inst PC (0x14470=>0x14474).(0=>1) to the ROB.
 519000: system.cpu.rob: [tid:0] Now has 24 instructions.
 519000: system.cpu.commit: Trying to commit instructions in the ROB.
 519000: system.cpu.commit: [tid:0]: Marking PC (0x14460=>0x14464).(0=>1), [sn:96] ready within ROB.
 519000: system.cpu.commit: [tid:0]: Marking PC (0x14464=>0x14468).(0=>1), [sn:97] ready within ROB.
 519000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:77] PC (0x14414=>0x14418).(0=>1) is head of ROB and not ready
 519000: system.cpu.commit: [tid:0]: ROB has 24 insts & 16 free entries.
 519000: system.cpu.commit: Activity This Cycle.
 519000: global: DynInst: [sn:103] Instruction destroyed. Instcount for system.cpu = 39
 519000: system.cpu: Activity: 11
 519000: system.cpu: Scheduling next tick!
 519500: system.cpu.iew.lsq.thread0: Writeback event [sn:94].
 519500: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:94].
 519500: system.cpu: CPU already running.
 519500: global: RegFile: Access to cc register 325, has data 0
 519500: global: RegFile: Access to cc register 325, has data 0
 519500: global: RegFile: Access to cc register 325, has data 0
 519500: global: RegFile: Setting int register 96 to 0x85efc
 519500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 519500: system.cpu.iew: Activity this cycle.
 519500: system.cpu: Activity: 12
 519500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 519500: system.cpu.fetch: Running stage.
 519500: system.cpu.fetch: There are no more threads available to fetch from.
 519500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 519500: system.cpu.decode: Processing [tid:0]
 519500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 519500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 519500: system.cpu.rename: Processing [tid:0]
 519500: system.cpu.rename: [tid:0]: Free IQ: 20, Free ROB: 16, Free LQ: 0, Free SQ: 14
 519500: system.cpu.rename: [tid:0]: 1 instructions not yet in ROB
 519500: system.cpu.rename: calcFreeROBEntires: free robEntries: 16, instsInProgress: 1, dispatched Insts: 1
 519500: system.cpu.rename: [tid:0]: 16 rob free
 519500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 20, instsInProgress: 1, dispatched Insts: 1
 519500: system.cpu.rename: [tid:0]: 20 iq free
 519500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 0, loadsInProgress: 0, loads dispatchedToLQ: 0
 519500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 14, storesInProgress: 0, stores dispatchedToSQ: 0
 519500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 519500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 519500: system.cpu.iew: Issue: Processing [tid:0]
 519500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 519500: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:100]
 519500: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:100]
 519500: global: RegFile: Access to cc register 325, has data 0
 519500: global: RegFile: Access to cc register 325, has data 0
 519500: global: RegFile: Access to cc register 325, has data 0
 519500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1, wbActual:1
 519500: system.cpu.iq: Waking dependents of completed instruction.
 519500: system.cpu.iew: Sending instructions to commit, [sn:94] PC (0x14458=>0x1445c).(0=>1).
 519500: system.cpu.iew: Setting Destination Register 96
 519500: system.cpu.scoreboard: Setting reg 96 as ready
 519500: system.cpu.iq: Waking dependents of completed instruction.
 519500: system.cpu.iq: Completing mem instruction PC: (0x14458=>0x1445c).(0=>1) [sn:94]
 519500: system.cpu.memDep0: Completed mem instruction PC (0x14458=>0x1445c).(0=>1) [sn:94].
 519500: memdepentry: Memory dependency entry deleted.  memdep_count=10 (0x14458=>0x1445c).(0=>1)
 519500: system.cpu.iq: Waking any dependents on register 96.
 519500: system.cpu.iq: Waking up a dependent instruction, [sn:95] PC (0x1445c=>0x14460).(0=>1).
 519500: global: [sn:95] has 5 ready out of 5 sources. RTI 0)
 519500: system.cpu.iq: Checking if memory instruction can issue.
 519500: system.cpu.memDep0: Marking registers as ready for instruction PC (0x1445c=>0x14460).(0=>1) [sn:95].
 519500: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
 519500: system.cpu.memDep0: Adding instruction [sn:95] to the ready list.
 519500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1445c=>0x14460).(0=>1) opclass:32 [sn:95].
 519500: system.cpu.iew: Sending instructions to commit, [sn:100] PC (0x14470=>0x14500).(0=>1).
 519500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 519500: system.cpu.iq: Thread 0: Issuing instruction PC (0x1445c=>0x14460).(0=>1) [sn:95]
 519500: system.cpu.memDep0: Issuing instruction PC 0x1445c [sn:95].
 519500: system.cpu.iew: Processing [tid:0]
 519500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 519500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 519500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 16
 519500: system.cpu.iew: IQ has 22 free entries (Can schedule: 1).  LQ has 0 free entries. SQ has 14 free entries.
 519500: system.cpu.commit: Getting instructions from Rename stage.
 519500: system.cpu.commit: Trying to commit instructions in the ROB.
 519500: system.cpu.commit: [tid:0]: Marking PC (0x14450=>0x14454).(0=>1), [sn:92] ready within ROB.
 519500: system.cpu.commit: [tid:0]: Marking PC (0x14468=>0x1446c).(0=>1), [sn:98] ready within ROB.
 519500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:77] PC (0x14414=>0x14418).(0=>1) is head of ROB and not ready
 519500: system.cpu.commit: [tid:0]: ROB has 24 insts & 16 free entries.
 519500: system.cpu: Activity: 11
 519500: system.cpu: Scheduling next tick!
 519500: system.cpu.iq: Processing FU completion [sn:93]
 519500: system.cpu: CPU already running.
 520000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 520000: system.cpu.fetch: Running stage.
 520000: system.cpu.fetch: There are no more threads available to fetch from.
 520000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 520000: system.cpu.decode: Processing [tid:0]
 520000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 520000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 520000: system.cpu.rename: Processing [tid:0]
 520000: system.cpu.rename: [tid:0]: Free IQ: 20, Free ROB: 16, Free LQ: 0, Free SQ: 14
 520000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 520000: system.cpu.rename: calcFreeROBEntires: free robEntries: 16, instsInProgress: 0, dispatched Insts: 0
 520000: system.cpu.rename: [tid:0]: 16 rob free
 520000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 20, instsInProgress: 0, dispatched Insts: 0
 520000: system.cpu.rename: [tid:0]: 20 iq free
 520000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 0, loadsInProgress: 0, loads dispatchedToLQ: 0
 520000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 14, storesInProgress: 0, stores dispatchedToSQ: 0
 520000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 520000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 520000: system.cpu.iew: Issue: Processing [tid:0]
 520000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 520000: system.cpu.iew: Execute: Executing instructions from IQ.
 520000: system.cpu.iew: Execute: Processing PC (0x14454=>0x14458).(0=>1), [tid:0] [sn:93].
 520000: system.cpu.iew: Execute: Calculating address for memory reference.
 520000: system.cpu.iew.lsq.thread0: Executing load PC (0x14454=>0x14458).(0=>1), [sn:93]
 520000: global: RegFile: Access to int register 94, has data 0x85ed0
 520000: global: RegFile: Access to cc register 325, has data 0
 520000: global: RegFile: Access to cc register 325, has data 0
 520000: global: RegFile: Access to cc register 325, has data 0
 520000: system.cpu.iew.lsq.thread0: Read called, load idx: 12, store idx: 8, storeHead: 6 addr: 0x76ed0
 520000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:93] PC (0x14454=>0x14458).(0=>1)
 520000: system.cpu: Activity: 12
 520000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 520000: system.cpu.iq: Thread 0: Issuing instruction PC (0x1446c=>0x14470).(0=>1) [sn:99]
 520000: system.cpu.memDep0: Issuing instruction PC 0x1446c [sn:99].
 520000: system.cpu.iew: Processing [tid:0]
 520000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 16
 520000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 520000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 520000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 520000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 16
 520000: system.cpu.iew: IQ has 22 free entries (Can schedule: 0).  LQ has 0 free entries. SQ has 14 free entries.
 520000: system.cpu.iew: IEW switching to idle
 520000: system.cpu.iew: Deactivating stage.
 520000: system.cpu: Activity: 11
 520000: system.cpu.iew: Activity this cycle.
 520000: system.cpu.commit: Getting instructions from Rename stage.
 520000: system.cpu.commit: Trying to commit instructions in the ROB.
 520000: system.cpu.commit: [tid:0]: Marking PC (0x14458=>0x1445c).(0=>1), [sn:94] ready within ROB.
 520000: system.cpu.commit: [tid:0]: Marking PC (0x14470=>0x14500).(0=>1), [sn:100] ready within ROB.
 520000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:77] PC (0x14414=>0x14418).(0=>1) is head of ROB and not ready
 520000: system.cpu.commit: [tid:0]: ROB has 24 insts & 16 free entries.
 520000: system.cpu: Activity: 10
 520000: system.cpu: Scheduling next tick!
 520000: system.cpu.iq: Processing FU completion [sn:95]
 520000: system.cpu: CPU already running.
 520500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 520500: system.cpu.fetch: Running stage.
 520500: system.cpu.fetch: There are no more threads available to fetch from.
 520500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 520500: system.cpu.decode: Processing [tid:0]
 520500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 520500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 520500: system.cpu.rename: Processing [tid:0]
 520500: system.cpu.rename: [tid:0]: Free IQ: 22, Free ROB: 16, Free LQ: 0, Free SQ: 14
 520500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 520500: system.cpu.rename: calcFreeROBEntires: free robEntries: 16, instsInProgress: 0, dispatched Insts: 0
 520500: system.cpu.rename: [tid:0]: 16 rob free
 520500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 22, instsInProgress: 0, dispatched Insts: 0
 520500: system.cpu.rename: [tid:0]: 22 iq free
 520500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 0, loadsInProgress: 0, loads dispatchedToLQ: 0
 520500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 14, storesInProgress: 0, stores dispatchedToSQ: 0
 520500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 520500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 520500: system.cpu.iew: Issue: Processing [tid:0]
 520500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 520500: system.cpu.iew: Execute: Executing instructions from IQ.
 520500: system.cpu.iew: Execute: Processing PC (0x1445c=>0x14460).(0=>1), [tid:0] [sn:95].
 520500: system.cpu.iew: Execute: Calculating address for memory reference.
 520500: system.cpu.iew.lsq.thread0: Executing load PC (0x1445c=>0x14460).(0=>1), [sn:95]
 520500: global: RegFile: Access to int register 96, has data 0x85efc
 520500: global: RegFile: Access to cc register 325, has data 0
 520500: global: RegFile: Access to cc register 325, has data 0
 520500: global: RegFile: Access to cc register 325, has data 0
 520500: system.cpu.iew.lsq.thread0: Read called, load idx: 14, store idx: 8, storeHead: 6 addr: 0x76efc
 520500: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:95] PC (0x1445c=>0x14460).(0=>1)
 520500: system.cpu: Activity: 11
 520500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 520500: system.cpu.iq: Not able to schedule any instructions.
 520500: system.cpu.iew: Processing [tid:0]
 520500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 16
 520500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 520500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 520500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 520500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 16
 520500: system.cpu.iew: IQ has 22 free entries (Can schedule: 0).  LQ has 0 free entries. SQ has 14 free entries.
 520500: system.cpu.iew: Activity this cycle.
 520500: system.cpu.commit: Getting instructions from Rename stage.
 520500: system.cpu.commit: Trying to commit instructions in the ROB.
 520500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:77] PC (0x14414=>0x14418).(0=>1) is head of ROB and not ready
 520500: system.cpu.commit: [tid:0]: ROB has 24 insts & 16 free entries.
 520500: system.cpu: Activity: 10
 520500: system.cpu: Scheduling next tick!
 520500: system.cpu.iq: Processing FU completion [sn:99]
 520500: system.cpu: CPU already running.
 521000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 521000: system.cpu.fetch: Running stage.
 521000: system.cpu.fetch: There are no more threads available to fetch from.
 521000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 521000: system.cpu.decode: Processing [tid:0]
 521000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 521000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 521000: system.cpu.rename: Processing [tid:0]
 521000: system.cpu.rename: [tid:0]: Free IQ: 22, Free ROB: 16, Free LQ: 0, Free SQ: 14
 521000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 521000: system.cpu.rename: calcFreeROBEntires: free robEntries: 16, instsInProgress: 0, dispatched Insts: 0
 521000: system.cpu.rename: [tid:0]: 16 rob free
 521000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 22, instsInProgress: 0, dispatched Insts: 0
 521000: system.cpu.rename: [tid:0]: 22 iq free
 521000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 0, loadsInProgress: 0, loads dispatchedToLQ: 0
 521000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 14, storesInProgress: 0, stores dispatchedToSQ: 0
 521000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 521000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 521000: system.cpu.iew: Issue: Processing [tid:0]
 521000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 521000: system.cpu.iew: Execute: Executing instructions from IQ.
 521000: system.cpu.iew: Execute: Processing PC (0x1446c=>0x14470).(0=>1), [tid:0] [sn:99].
 521000: system.cpu.iew: Execute: Calculating address for memory reference.
 521000: system.cpu.iew.lsq.thread0: Executing load PC (0x1446c=>0x14470).(0=>1), [sn:99]
 521000: global: RegFile: Access to cc register 335, has data 0x2
 521000: global: RegFile: Access to cc register 337, has data 0
 521000: global: RegFile: Access to cc register 325, has data 0
 521000: global: RegFile: Access to int register 99, has data 0xd
 521000: system.cpu.iew.lsq.thread0: Read called, load idx: 15, store idx: 8, storeHead: 6 addr: 0xc4a8
 521000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:99] PC (0x1446c=>0x14470).(0=>1)
 521000: system.cpu: Activity: 11
 521000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 521000: system.cpu.iq: Not able to schedule any instructions.
 521000: system.cpu.iew: Processing [tid:0]
 521000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 16
 521000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 521000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 521000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 521000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 16
 521000: system.cpu.iew: IQ has 22 free entries (Can schedule: 0).  LQ has 0 free entries. SQ has 14 free entries.
 521000: system.cpu.iew: Activity this cycle.
 521000: system.cpu.commit: Getting instructions from Rename stage.
 521000: system.cpu.commit: Trying to commit instructions in the ROB.
 521000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:77] PC (0x14414=>0x14418).(0=>1) is head of ROB and not ready
 521000: system.cpu.commit: [tid:0]: ROB has 24 insts & 16 free entries.
 521000: system.cpu: Activity: 10
 521000: system.cpu: Scheduling next tick!
 521500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 521500: system.cpu.fetch: Running stage.
 521500: system.cpu.fetch: There are no more threads available to fetch from.
 521500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 521500: system.cpu.decode: Processing [tid:0]
 521500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 521500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 521500: system.cpu.rename: Processing [tid:0]
 521500: system.cpu.rename: [tid:0]: Free IQ: 22, Free ROB: 16, Free LQ: 0, Free SQ: 14
 521500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 521500: system.cpu.rename: calcFreeROBEntires: free robEntries: 16, instsInProgress: 0, dispatched Insts: 0
 521500: system.cpu.rename: [tid:0]: 16 rob free
 521500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 22, instsInProgress: 0, dispatched Insts: 0
 521500: system.cpu.rename: [tid:0]: 22 iq free
 521500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 0, loadsInProgress: 0, loads dispatchedToLQ: 0
 521500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 14, storesInProgress: 0, stores dispatchedToSQ: 0
 521500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 521500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 521500: system.cpu.iew: Issue: Processing [tid:0]
 521500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 521500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 521500: system.cpu.iq: Not able to schedule any instructions.
 521500: system.cpu.iew: Processing [tid:0]
 521500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 521500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 521500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 16
 521500: system.cpu.iew: IQ has 22 free entries (Can schedule: 0).  LQ has 0 free entries. SQ has 14 free entries.
 521500: system.cpu.commit: Getting instructions from Rename stage.
 521500: system.cpu.commit: Trying to commit instructions in the ROB.
 521500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:77] PC (0x14414=>0x14418).(0=>1) is head of ROB and not ready
 521500: system.cpu.commit: [tid:0]: ROB has 24 insts & 16 free entries.
 521500: system.cpu: Activity: 9
 521500: system.cpu: Scheduling next tick!
 522000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 522000: system.cpu.fetch: Running stage.
 522000: system.cpu.fetch: There are no more threads available to fetch from.
 522000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 522000: system.cpu.decode: Processing [tid:0]
 522000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 522000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 522000: system.cpu.rename: Processing [tid:0]
 522000: system.cpu.rename: [tid:0]: Free IQ: 22, Free ROB: 16, Free LQ: 0, Free SQ: 14
 522000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 522000: system.cpu.rename: calcFreeROBEntires: free robEntries: 16, instsInProgress: 0, dispatched Insts: 0
 522000: system.cpu.rename: [tid:0]: 16 rob free
 522000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 22, instsInProgress: 0, dispatched Insts: 0
 522000: system.cpu.rename: [tid:0]: 22 iq free
 522000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 0, loadsInProgress: 0, loads dispatchedToLQ: 0
 522000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 14, storesInProgress: 0, stores dispatchedToSQ: 0
 522000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 522000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 522000: system.cpu.iew: Issue: Processing [tid:0]
 522000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 522000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 522000: system.cpu.iq: Not able to schedule any instructions.
 522000: system.cpu.iew: Processing [tid:0]
 522000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 522000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 522000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 16
 522000: system.cpu.iew: IQ has 22 free entries (Can schedule: 0).  LQ has 0 free entries. SQ has 14 free entries.
 522000: system.cpu.commit: Getting instructions from Rename stage.
 522000: system.cpu.commit: Trying to commit instructions in the ROB.
 522000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:77] PC (0x14414=>0x14418).(0=>1) is head of ROB and not ready
 522000: system.cpu.commit: [tid:0]: ROB has 24 insts & 16 free entries.
 522000: system.cpu: Activity: 8
 522000: system.cpu: Scheduling next tick!
 522500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 522500: system.cpu.fetch: Running stage.
 522500: system.cpu.fetch: There are no more threads available to fetch from.
 522500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 522500: system.cpu.decode: Processing [tid:0]
 522500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 522500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 522500: system.cpu.rename: Processing [tid:0]
 522500: system.cpu.rename: [tid:0]: Free IQ: 22, Free ROB: 16, Free LQ: 0, Free SQ: 14
 522500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 522500: system.cpu.rename: calcFreeROBEntires: free robEntries: 16, instsInProgress: 0, dispatched Insts: 0
 522500: system.cpu.rename: [tid:0]: 16 rob free
 522500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 22, instsInProgress: 0, dispatched Insts: 0
 522500: system.cpu.rename: [tid:0]: 22 iq free
 522500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 0, loadsInProgress: 0, loads dispatchedToLQ: 0
 522500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 14, storesInProgress: 0, stores dispatchedToSQ: 0
 522500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 522500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 522500: system.cpu.iew: Issue: Processing [tid:0]
 522500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 522500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 522500: system.cpu.iq: Not able to schedule any instructions.
 522500: system.cpu.iew: Processing [tid:0]
 522500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 522500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 522500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 16
 522500: system.cpu.iew: IQ has 22 free entries (Can schedule: 0).  LQ has 0 free entries. SQ has 14 free entries.
 522500: system.cpu.commit: Getting instructions from Rename stage.
 522500: system.cpu.commit: Trying to commit instructions in the ROB.
 522500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:77] PC (0x14414=>0x14418).(0=>1) is head of ROB and not ready
 522500: system.cpu.commit: [tid:0]: ROB has 24 insts & 16 free entries.
 522500: system.cpu: Activity: 7
 522500: system.cpu: Scheduling next tick!
 523000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 523000: system.cpu.fetch: Running stage.
 523000: system.cpu.fetch: There are no more threads available to fetch from.
 523000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 523000: system.cpu.decode: Processing [tid:0]
 523000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 523000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 523000: system.cpu.rename: Processing [tid:0]
 523000: system.cpu.rename: [tid:0]: Free IQ: 22, Free ROB: 16, Free LQ: 0, Free SQ: 14
 523000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 523000: system.cpu.rename: calcFreeROBEntires: free robEntries: 16, instsInProgress: 0, dispatched Insts: 0
 523000: system.cpu.rename: [tid:0]: 16 rob free
 523000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 22, instsInProgress: 0, dispatched Insts: 0
 523000: system.cpu.rename: [tid:0]: 22 iq free
 523000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 0, loadsInProgress: 0, loads dispatchedToLQ: 0
 523000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 14, storesInProgress: 0, stores dispatchedToSQ: 0
 523000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 523000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 523000: system.cpu.iew: Issue: Processing [tid:0]
 523000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 523000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 523000: system.cpu.iq: Not able to schedule any instructions.
 523000: system.cpu.iew: Processing [tid:0]
 523000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 523000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 523000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 16
 523000: system.cpu.iew: IQ has 22 free entries (Can schedule: 0).  LQ has 0 free entries. SQ has 14 free entries.
 523000: system.cpu.commit: Getting instructions from Rename stage.
 523000: system.cpu.commit: Trying to commit instructions in the ROB.
 523000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:77] PC (0x14414=>0x14418).(0=>1) is head of ROB and not ready
 523000: system.cpu.commit: [tid:0]: ROB has 24 insts & 16 free entries.
 523000: system.cpu: Activity: 6
 523000: system.cpu: Scheduling next tick!
 523500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 523500: system.cpu.fetch: Running stage.
 523500: system.cpu.fetch: There are no more threads available to fetch from.
 523500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 523500: system.cpu.decode: Processing [tid:0]
 523500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 523500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 523500: system.cpu.rename: Processing [tid:0]
 523500: system.cpu.rename: [tid:0]: Free IQ: 22, Free ROB: 16, Free LQ: 0, Free SQ: 14
 523500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 523500: system.cpu.rename: calcFreeROBEntires: free robEntries: 16, instsInProgress: 0, dispatched Insts: 0
 523500: system.cpu.rename: [tid:0]: 16 rob free
 523500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 22, instsInProgress: 0, dispatched Insts: 0
 523500: system.cpu.rename: [tid:0]: 22 iq free
 523500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 0, loadsInProgress: 0, loads dispatchedToLQ: 0
 523500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 14, storesInProgress: 0, stores dispatchedToSQ: 0
 523500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 523500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 523500: system.cpu.iew: Issue: Processing [tid:0]
 523500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 523500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 523500: system.cpu.iq: Not able to schedule any instructions.
 523500: system.cpu.iew: Processing [tid:0]
 523500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 523500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 523500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 16
 523500: system.cpu.iew: IQ has 22 free entries (Can schedule: 0).  LQ has 0 free entries. SQ has 14 free entries.
 523500: system.cpu.commit: Getting instructions from Rename stage.
 523500: system.cpu.commit: Trying to commit instructions in the ROB.
 523500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:77] PC (0x14414=>0x14418).(0=>1) is head of ROB and not ready
 523500: system.cpu.commit: [tid:0]: ROB has 24 insts & 16 free entries.
 523500: system.cpu: Activity: 5
 523500: system.cpu: Scheduling next tick!
 524000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 524000: system.cpu.fetch: Running stage.
 524000: system.cpu.fetch: There are no more threads available to fetch from.
 524000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 524000: system.cpu.decode: Processing [tid:0]
 524000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 524000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 524000: system.cpu.rename: Processing [tid:0]
 524000: system.cpu.rename: [tid:0]: Free IQ: 22, Free ROB: 16, Free LQ: 0, Free SQ: 14
 524000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 524000: system.cpu.rename: calcFreeROBEntires: free robEntries: 16, instsInProgress: 0, dispatched Insts: 0
 524000: system.cpu.rename: [tid:0]: 16 rob free
 524000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 22, instsInProgress: 0, dispatched Insts: 0
 524000: system.cpu.rename: [tid:0]: 22 iq free
 524000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 0, loadsInProgress: 0, loads dispatchedToLQ: 0
 524000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 14, storesInProgress: 0, stores dispatchedToSQ: 0
 524000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 524000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 524000: system.cpu.iew: Issue: Processing [tid:0]
 524000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 524000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 524000: system.cpu.iq: Not able to schedule any instructions.
 524000: system.cpu.iew: Processing [tid:0]
 524000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 524000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 524000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 16
 524000: system.cpu.iew: IQ has 22 free entries (Can schedule: 0).  LQ has 0 free entries. SQ has 14 free entries.
 524000: system.cpu.commit: Getting instructions from Rename stage.
 524000: system.cpu.commit: Trying to commit instructions in the ROB.
 524000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:77] PC (0x14414=>0x14418).(0=>1) is head of ROB and not ready
 524000: system.cpu.commit: [tid:0]: ROB has 24 insts & 16 free entries.
 524000: system.cpu: Activity: 4
 524000: system.cpu: Scheduling next tick!
 524500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 524500: system.cpu.fetch: Running stage.
 524500: system.cpu.fetch: There are no more threads available to fetch from.
 524500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 524500: system.cpu.decode: Processing [tid:0]
 524500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 524500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 524500: system.cpu.rename: Processing [tid:0]
 524500: system.cpu.rename: [tid:0]: Free IQ: 22, Free ROB: 16, Free LQ: 0, Free SQ: 14
 524500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 524500: system.cpu.rename: calcFreeROBEntires: free robEntries: 16, instsInProgress: 0, dispatched Insts: 0
 524500: system.cpu.rename: [tid:0]: 16 rob free
 524500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 22, instsInProgress: 0, dispatched Insts: 0
 524500: system.cpu.rename: [tid:0]: 22 iq free
 524500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 0, loadsInProgress: 0, loads dispatchedToLQ: 0
 524500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 14, storesInProgress: 0, stores dispatchedToSQ: 0
 524500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 524500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 524500: system.cpu.iew: Issue: Processing [tid:0]
 524500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 524500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 524500: system.cpu.iq: Not able to schedule any instructions.
 524500: system.cpu.iew: Processing [tid:0]
 524500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 524500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 524500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 16
 524500: system.cpu.iew: IQ has 22 free entries (Can schedule: 0).  LQ has 0 free entries. SQ has 14 free entries.
 524500: system.cpu.commit: Getting instructions from Rename stage.
 524500: system.cpu.commit: Trying to commit instructions in the ROB.
 524500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:77] PC (0x14414=>0x14418).(0=>1) is head of ROB and not ready
 524500: system.cpu.commit: [tid:0]: ROB has 24 insts & 16 free entries.
 524500: system.cpu: Activity: 3
 524500: system.cpu: Scheduling next tick!
 525000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 525000: system.cpu.fetch: Running stage.
 525000: system.cpu.fetch: There are no more threads available to fetch from.
 525000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 525000: system.cpu.decode: Processing [tid:0]
 525000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 525000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 525000: system.cpu.rename: Processing [tid:0]
 525000: system.cpu.rename: [tid:0]: Free IQ: 22, Free ROB: 16, Free LQ: 0, Free SQ: 14
 525000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 525000: system.cpu.rename: calcFreeROBEntires: free robEntries: 16, instsInProgress: 0, dispatched Insts: 0
 525000: system.cpu.rename: [tid:0]: 16 rob free
 525000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 22, instsInProgress: 0, dispatched Insts: 0
 525000: system.cpu.rename: [tid:0]: 22 iq free
 525000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 0, loadsInProgress: 0, loads dispatchedToLQ: 0
 525000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 14, storesInProgress: 0, stores dispatchedToSQ: 0
 525000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 525000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 525000: system.cpu.iew: Issue: Processing [tid:0]
 525000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 525000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 525000: system.cpu.iq: Not able to schedule any instructions.
 525000: system.cpu.iew: Processing [tid:0]
 525000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 525000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 525000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 16
 525000: system.cpu.iew: IQ has 22 free entries (Can schedule: 0).  LQ has 0 free entries. SQ has 14 free entries.
 525000: system.cpu.commit: Getting instructions from Rename stage.
 525000: system.cpu.commit: Trying to commit instructions in the ROB.
 525000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:77] PC (0x14414=>0x14418).(0=>1) is head of ROB and not ready
 525000: system.cpu.commit: [tid:0]: ROB has 24 insts & 16 free entries.
 525000: system.cpu: Activity: 2
 525000: system.cpu: Scheduling next tick!
 525500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 525500: system.cpu.fetch: Running stage.
 525500: system.cpu.fetch: There are no more threads available to fetch from.
 525500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 525500: system.cpu.decode: Processing [tid:0]
 525500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 525500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 525500: system.cpu.rename: Processing [tid:0]
 525500: system.cpu.rename: [tid:0]: Free IQ: 22, Free ROB: 16, Free LQ: 0, Free SQ: 14
 525500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 525500: system.cpu.rename: calcFreeROBEntires: free robEntries: 16, instsInProgress: 0, dispatched Insts: 0
 525500: system.cpu.rename: [tid:0]: 16 rob free
 525500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 22, instsInProgress: 0, dispatched Insts: 0
 525500: system.cpu.rename: [tid:0]: 22 iq free
 525500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 0, loadsInProgress: 0, loads dispatchedToLQ: 0
 525500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 14, storesInProgress: 0, stores dispatchedToSQ: 0
 525500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 525500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 525500: system.cpu.iew: Issue: Processing [tid:0]
 525500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 525500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 525500: system.cpu.iq: Not able to schedule any instructions.
 525500: system.cpu.iew: Processing [tid:0]
 525500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 525500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 525500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 16
 525500: system.cpu.iew: IQ has 22 free entries (Can schedule: 0).  LQ has 0 free entries. SQ has 14 free entries.
 525500: system.cpu.commit: Getting instructions from Rename stage.
 525500: system.cpu.commit: Trying to commit instructions in the ROB.
 525500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:77] PC (0x14414=>0x14418).(0=>1) is head of ROB and not ready
 525500: system.cpu.commit: [tid:0]: ROB has 24 insts & 16 free entries.
 525500: system.cpu: Activity: 1
 525500: system.cpu: Scheduling next tick!
 526000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 526000: system.cpu.fetch: Running stage.
 526000: system.cpu.fetch: There are no more threads available to fetch from.
 526000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 526000: system.cpu.decode: Processing [tid:0]
 526000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 526000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 526000: system.cpu.rename: Processing [tid:0]
 526000: system.cpu.rename: [tid:0]: Free IQ: 22, Free ROB: 16, Free LQ: 0, Free SQ: 14
 526000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 526000: system.cpu.rename: calcFreeROBEntires: free robEntries: 16, instsInProgress: 0, dispatched Insts: 0
 526000: system.cpu.rename: [tid:0]: 16 rob free
 526000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 22, instsInProgress: 0, dispatched Insts: 0
 526000: system.cpu.rename: [tid:0]: 22 iq free
 526000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 0, loadsInProgress: 0, loads dispatchedToLQ: 0
 526000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 14, storesInProgress: 0, stores dispatchedToSQ: 0
 526000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 526000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 526000: system.cpu.iew: Issue: Processing [tid:0]
 526000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 526000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 526000: system.cpu.iq: Not able to schedule any instructions.
 526000: system.cpu.iew: Processing [tid:0]
 526000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 526000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 526000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 16
 526000: system.cpu.iew: IQ has 22 free entries (Can schedule: 0).  LQ has 0 free entries. SQ has 14 free entries.
 526000: system.cpu.commit: Getting instructions from Rename stage.
 526000: system.cpu.commit: Trying to commit instructions in the ROB.
 526000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:77] PC (0x14414=>0x14418).(0=>1) is head of ROB and not ready
 526000: system.cpu.commit: [tid:0]: ROB has 24 insts & 16 free entries.
 526000: system.cpu: Activity: 0
 526000: system.cpu: No activity left!
 526000: system.cpu: Idle!
 558000: system.cpu.iew.lsq.thread0: Writeback event [sn:77].
 558000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:77].
 558000: system.cpu: Waking up CPU
 558000: global: RegFile: Access to cc register 325, has data 0
 558000: global: RegFile: Access to cc register 325, has data 0
 558000: global: RegFile: Access to cc register 325, has data 0
 558000: global: RegFile: Setting int register 81 to 0
 558000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 558000: system.cpu.iew: Activity this cycle.
 558000: system.cpu: Activity: 1
 558000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 558000: system.cpu.fetch: Running stage.
 558000: system.cpu.fetch: There are no more threads available to fetch from.
 558000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 558000: system.cpu.decode: Processing [tid:0]
 558000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 558000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 558000: system.cpu.rename: Processing [tid:0]
 558000: system.cpu.rename: [tid:0]: Free IQ: 22, Free ROB: 16, Free LQ: 0, Free SQ: 14
 558000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 558000: system.cpu.rename: calcFreeROBEntires: free robEntries: 16, instsInProgress: 0, dispatched Insts: 0
 558000: system.cpu.rename: [tid:0]: 16 rob free
 558000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 22, instsInProgress: 0, dispatched Insts: 0
 558000: system.cpu.rename: [tid:0]: 22 iq free
 558000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 0, loadsInProgress: 0, loads dispatchedToLQ: 0
 558000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 14, storesInProgress: 0, stores dispatchedToSQ: 0
 558000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 558000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 558000: system.cpu.iew: Issue: Processing [tid:0]
 558000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 558000: system.cpu.iew: Sending instructions to commit, [sn:77] PC (0x14414=>0x14418).(0=>1).
 558000: system.cpu.iew: Setting Destination Register 81
 558000: system.cpu.scoreboard: Setting reg 81 as ready
 558000: system.cpu.iq: Waking dependents of completed instruction.
 558000: system.cpu.iq: Completing mem instruction PC: (0x14414=>0x14418).(0=>1) [sn:77]
 558000: system.cpu.memDep0: Completed mem instruction PC (0x14414=>0x14418).(0=>1) [sn:77].
 558000: memdepentry: Memory dependency entry deleted.  memdep_count=9 (0x14414=>0x14418).(0=>1)
 558000: system.cpu.iq: Waking any dependents on register 81.
 558000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 558000: system.cpu.iq: Not able to schedule any instructions.
 558000: system.cpu.iew: Processing [tid:0]
 558000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 558000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 558000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 16
 558000: system.cpu.iew: IQ has 23 free entries (Can schedule: 0).  LQ has 0 free entries. SQ has 14 free entries.
 558000: system.cpu.commit: Getting instructions from Rename stage.
 558000: system.cpu.commit: Trying to commit instructions in the ROB.
 558000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:77] PC (0x14414=>0x14418).(0=>1) is head of ROB and not ready
 558000: system.cpu.commit: [tid:0]: ROB has 24 insts & 16 free entries.
 558000: system.cpu: Scheduling next tick!
 558500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 558500: system.cpu.fetch: Running stage.
 558500: system.cpu.fetch: There are no more threads available to fetch from.
 558500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 558500: system.cpu.decode: Processing [tid:0]
 558500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 558500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 558500: system.cpu.rename: Processing [tid:0]
 558500: system.cpu.rename: [tid:0]: Free IQ: 22, Free ROB: 16, Free LQ: 0, Free SQ: 14
 558500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 558500: system.cpu.rename: calcFreeROBEntires: free robEntries: 16, instsInProgress: 0, dispatched Insts: 0
 558500: system.cpu.rename: [tid:0]: 16 rob free
 558500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 22, instsInProgress: 0, dispatched Insts: 0
 558500: system.cpu.rename: [tid:0]: 22 iq free
 558500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 0, loadsInProgress: 0, loads dispatchedToLQ: 0
 558500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 14, storesInProgress: 0, stores dispatchedToSQ: 0
 558500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 558500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 558500: system.cpu.iew: Issue: Processing [tid:0]
 558500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 558500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 558500: system.cpu.iq: Not able to schedule any instructions.
 558500: system.cpu.iew: Processing [tid:0]
 558500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 558500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 558500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 16
 558500: system.cpu.iew: IQ has 23 free entries (Can schedule: 0).  LQ has 0 free entries. SQ has 14 free entries.
 558500: system.cpu.commit: Getting instructions from Rename stage.
 558500: system.cpu.commit: Trying to commit instructions in the ROB.
 558500: system.cpu.commit: [tid:0]: Marking PC (0x14414=>0x14418).(0=>1), [sn:77] ready within ROB.
 558500: system.cpu.commit: [tid:0]: Instruction [sn:77] PC (0x14414=>0x14418).(0=>1) is head of ROB and ready to commit
 558500: system.cpu.commit: [tid:0]: ROB has 24 insts & 16 free entries.
 558500: system.cpu.commit: Activating stage.
 558500: system.cpu: Activity: 2
 558500: system.cpu: Scheduling next tick!
 559000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 559000: system.cpu.fetch: Running stage.
 559000: system.cpu.fetch: There are no more threads available to fetch from.
 559000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 559000: system.cpu.decode: Processing [tid:0]
 559000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 559000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 559000: system.cpu.rename: Processing [tid:0]
 559000: system.cpu.rename: [tid:0]: Free IQ: 22, Free ROB: 16, Free LQ: 0, Free SQ: 14
 559000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 559000: system.cpu.rename: calcFreeROBEntires: free robEntries: 16, instsInProgress: 0, dispatched Insts: 0
 559000: system.cpu.rename: [tid:0]: 16 rob free
 559000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 22, instsInProgress: 0, dispatched Insts: 0
 559000: system.cpu.rename: [tid:0]: 22 iq free
 559000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 0, loadsInProgress: 0, loads dispatchedToLQ: 0
 559000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 14, storesInProgress: 0, stores dispatchedToSQ: 0
 559000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 559000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 559000: system.cpu.iew: Issue: Processing [tid:0]
 559000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 559000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 559000: system.cpu.iq: Not able to schedule any instructions.
 559000: system.cpu.iew: Processing [tid:0]
 559000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 559000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 559000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 16
 559000: system.cpu.iew: IQ has 23 free entries (Can schedule: 0).  LQ has 0 free entries. SQ has 14 free entries.
 559000: system.cpu.commit: Getting instructions from Rename stage.
 559000: system.cpu.commit: Trying to commit instructions in the ROB.
 559000: system.cpu.commit: Trying to commit head instruction, [sn:77] [tid:0]
 559000: system.cpu.commit: Committing instruction with [sn:77] PC (0x14414=>0x14418).(0=>1)
 559000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14414=>0x14418).(0=>1), [sn:77]
 559000: system.cpu: Removing committed instruction [tid:0] PC (0x14414=>0x14418).(0=>1) [sn:77]
 559000: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:77]
 559000: system.cpu.commit: Trying to commit head instruction, [sn:78] [tid:0]
 559000: system.cpu.commit: Committing instruction with [sn:78] PC (0x14418=>0x1441c).(0=>1)
 559000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14418=>0x1441c).(0=>1), [sn:78]
 559000: system.cpu: Removing committed instruction [tid:0] PC (0x14418=>0x1441c).(0=>1) [sn:78]
 559000: system.cpu.commit: Instruction is committed successfully. num_committed: 2. [sn:78]
 559000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:79] PC (0x1441c=>0x14420).(0=>1) is head of ROB and not ready
 559000: system.cpu.commit: [tid:0]: ROB has 22 insts & 18 free entries.
 559000: system.cpu.commit: Activity This Cycle.
 559000: system.cpu: Activity: 3
 559000: system.cpu.commit: Deactivating stage.
 559000: system.cpu: Activity: 2
 559000: system.cpu: Removing instruction, [tid:0] [sn:77] PC (0x14414=>0x14418).(0=>1)
 559000: system.cpu: Removing instruction, [tid:0] [sn:78] PC (0x14418=>0x1441c).(0=>1)
 559000: system.cpu: Scheduling next tick!
 559500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 559500: system.cpu.fetch: Running stage.
 559500: system.cpu.fetch: There are no more threads available to fetch from.
 559500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 559500: system.cpu.decode: Processing [tid:0]
 559500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 559500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 559500: system.cpu.rename: Processing [tid:0]
 559500: system.cpu.rename: [tid:0]: Free IQ: 22, Free ROB: 18, Free LQ: 0, Free SQ: 14
 559500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 559500: system.cpu.rename: calcFreeROBEntires: free robEntries: 18, instsInProgress: 0, dispatched Insts: 0
 559500: system.cpu.rename: [tid:0]: 18 rob free
 559500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 22, instsInProgress: 0, dispatched Insts: 0
 559500: system.cpu.rename: [tid:0]: 22 iq free
 559500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 0, loadsInProgress: 0, loads dispatchedToLQ: 0
 559500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 14, storesInProgress: 0, stores dispatchedToSQ: 0
 559500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 559500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 559500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=23), until [sn:78].
 559500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 5, [sn:77].
 559500: system.cpu.freelist: Freeing register 5.
 559500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 78, [sn:78].
 559500: system.cpu.freelist: Freeing register 78.
 559500: system.cpu.iew: Issue: Processing [tid:0]
 559500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 559500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 559500: system.cpu.iq: Not able to schedule any instructions.
 559500: system.cpu.iew: Processing [tid:0]
 559500: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x14414=>0x14418).(0=>1)
 559500: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x14418=>0x1441c).(0=>1)
 559500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:78]
 559500: global: DynInst: [sn:78] Instruction destroyed. Instcount for system.cpu = 38
 559500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 559500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 559500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 14
 559500: system.cpu.iew: IQ has 23 free entries (Can schedule: 0).  LQ has 2 free entries. SQ has 14 free entries.
 559500: system.cpu.commit: Getting instructions from Rename stage.
 559500: system.cpu.commit: Trying to commit instructions in the ROB.
 559500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:79] PC (0x1441c=>0x14420).(0=>1) is head of ROB and not ready
 559500: system.cpu.commit: [tid:0]: ROB has 22 insts & 18 free entries.
 559500: system.cpu: Scheduling next tick!
 560000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 560000: system.cpu.fetch: Running stage.
 560000: system.cpu.fetch: There are no more threads available to fetch from.
 560000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 560000: system.cpu.decode: Processing [tid:0]
 560000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 560000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 560000: system.cpu.rename: Processing [tid:0]
 560000: system.cpu.rename: [tid:0]: Free IQ: 22, Free ROB: 18, Free LQ: 0, Free SQ: 14
 560000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 560000: system.cpu.rename: calcFreeROBEntires: free robEntries: 18, instsInProgress: 0, dispatched Insts: 0
 560000: system.cpu.rename: [tid:0]: 18 rob free
 560000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 22, instsInProgress: 0, dispatched Insts: 0
 560000: system.cpu.rename: [tid:0]: 22 iq free
 560000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 0, loadsInProgress: 0, loads dispatchedToLQ: 0
 560000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 14, storesInProgress: 0, stores dispatchedToSQ: 0
 560000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 560000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 560000: system.cpu.iew: Issue: Processing [tid:0]
 560000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 560000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 560000: system.cpu.iq: Not able to schedule any instructions.
 560000: system.cpu.iew: Processing [tid:0]
 560000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 14
 560000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 560000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 560000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 560000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 14
 560000: system.cpu.iew: IQ has 23 free entries (Can schedule: 0).  LQ has 2 free entries. SQ has 14 free entries.
 560000: system.cpu.iew: Activity this cycle.
 560000: system.cpu: Activity: 3
 560000: system.cpu.commit: Getting instructions from Rename stage.
 560000: system.cpu.commit: Trying to commit instructions in the ROB.
 560000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:79] PC (0x1441c=>0x14420).(0=>1) is head of ROB and not ready
 560000: system.cpu.commit: [tid:0]: ROB has 22 insts & 18 free entries.
 560000: system.cpu: Scheduling next tick!
 560500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 560500: system.cpu.fetch: Running stage.
 560500: system.cpu.fetch: There are no more threads available to fetch from.
 560500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 560500: system.cpu.decode: Processing [tid:0]
 560500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 560500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 560500: system.cpu.rename: Processing [tid:0]
 560500: system.cpu.rename: [tid:0]: Free IQ: 23, Free ROB: 18, Free LQ: 2, Free SQ: 14
 560500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 560500: system.cpu.rename: calcFreeROBEntires: free robEntries: 18, instsInProgress: 0, dispatched Insts: 0
 560500: system.cpu.rename: [tid:0]: 18 rob free
 560500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 23, instsInProgress: 0, dispatched Insts: 0
 560500: system.cpu.rename: [tid:0]: 23 iq free
 560500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 2, loadsInProgress: 0, loads dispatchedToLQ: 0
 560500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 560500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 560500: system.cpu.iew: Issue: Processing [tid:0]
 560500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 560500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 560500: system.cpu.iq: Not able to schedule any instructions.
 560500: system.cpu.iew: Processing [tid:0]
 560500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 560500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 560500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 14
 560500: system.cpu.iew: IQ has 23 free entries (Can schedule: 0).  LQ has 2 free entries. SQ has 14 free entries.
 560500: system.cpu.commit: Getting instructions from Rename stage.
 560500: system.cpu.commit: Trying to commit instructions in the ROB.
 560500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:79] PC (0x1441c=>0x14420).(0=>1) is head of ROB and not ready
 560500: system.cpu.commit: [tid:0]: ROB has 22 insts & 18 free entries.
 560500: global: DynInst: [sn:77] Instruction destroyed. Instcount for system.cpu = 37
 560500: system.cpu: Scheduling next tick!
 561000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 561000: system.cpu.fetch: Running stage.
 561000: system.cpu.fetch: There are no more threads available to fetch from.
 561000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 561000: system.cpu.decode: Processing [tid:0]
 561000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 561000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 561000: system.cpu.rename: Processing [tid:0]
 561000: system.cpu.rename: [tid:0]: Free IQ: 23, Free ROB: 18, Free LQ: 2, Free SQ: 14
 561000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 561000: system.cpu.rename: calcFreeROBEntires: free robEntries: 18, instsInProgress: 0, dispatched Insts: 0
 561000: system.cpu.rename: [tid:0]: 18 rob free
 561000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 23, instsInProgress: 0, dispatched Insts: 0
 561000: system.cpu.rename: [tid:0]: 23 iq free
 561000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 2, loadsInProgress: 0, loads dispatchedToLQ: 0
 561000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 561000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 561000: system.cpu.iew: Issue: Processing [tid:0]
 561000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 561000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 561000: system.cpu.iq: Not able to schedule any instructions.
 561000: system.cpu.iew: Processing [tid:0]
 561000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 561000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 561000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 14
 561000: system.cpu.iew: IQ has 23 free entries (Can schedule: 0).  LQ has 2 free entries. SQ has 14 free entries.
 561000: system.cpu.commit: Getting instructions from Rename stage.
 561000: system.cpu.commit: Trying to commit instructions in the ROB.
 561000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:79] PC (0x1441c=>0x14420).(0=>1) is head of ROB and not ready
 561000: system.cpu.commit: [tid:0]: ROB has 22 insts & 18 free entries.
 561000: system.cpu: Scheduling next tick!
 561500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 561500: system.cpu.fetch: Running stage.
 561500: system.cpu.fetch: There are no more threads available to fetch from.
 561500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 561500: system.cpu.decode: Processing [tid:0]
 561500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 561500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 561500: system.cpu.rename: Processing [tid:0]
 561500: system.cpu.rename: [tid:0]: Free IQ: 23, Free ROB: 18, Free LQ: 2, Free SQ: 14
 561500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 561500: system.cpu.rename: calcFreeROBEntires: free robEntries: 18, instsInProgress: 0, dispatched Insts: 0
 561500: system.cpu.rename: [tid:0]: 18 rob free
 561500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 23, instsInProgress: 0, dispatched Insts: 0
 561500: system.cpu.rename: [tid:0]: 23 iq free
 561500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 2, loadsInProgress: 0, loads dispatchedToLQ: 0
 561500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 561500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 561500: system.cpu.iew: Issue: Processing [tid:0]
 561500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 561500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 561500: system.cpu.iq: Not able to schedule any instructions.
 561500: system.cpu.iew: Processing [tid:0]
 561500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 561500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 561500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 14
 561500: system.cpu.iew: IQ has 23 free entries (Can schedule: 0).  LQ has 2 free entries. SQ has 14 free entries.
 561500: system.cpu.commit: Getting instructions from Rename stage.
 561500: system.cpu.commit: Trying to commit instructions in the ROB.
 561500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:79] PC (0x1441c=>0x14420).(0=>1) is head of ROB and not ready
 561500: system.cpu.commit: [tid:0]: ROB has 22 insts & 18 free entries.
 561500: system.cpu: Scheduling next tick!
 562000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 562000: system.cpu.fetch: Running stage.
 562000: system.cpu.fetch: There are no more threads available to fetch from.
 562000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 562000: system.cpu.decode: Processing [tid:0]
 562000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 562000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 562000: system.cpu.rename: Processing [tid:0]
 562000: system.cpu.rename: [tid:0]: Free IQ: 23, Free ROB: 18, Free LQ: 2, Free SQ: 14
 562000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 562000: system.cpu.rename: calcFreeROBEntires: free robEntries: 18, instsInProgress: 0, dispatched Insts: 0
 562000: system.cpu.rename: [tid:0]: 18 rob free
 562000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 23, instsInProgress: 0, dispatched Insts: 0
 562000: system.cpu.rename: [tid:0]: 23 iq free
 562000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 2, loadsInProgress: 0, loads dispatchedToLQ: 0
 562000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 562000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 562000: system.cpu.iew: Issue: Processing [tid:0]
 562000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 562000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 562000: system.cpu.iq: Not able to schedule any instructions.
 562000: system.cpu.iew: Processing [tid:0]
 562000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 562000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 562000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 14
 562000: system.cpu.iew: IQ has 23 free entries (Can schedule: 0).  LQ has 2 free entries. SQ has 14 free entries.
 562000: system.cpu.commit: Getting instructions from Rename stage.
 562000: system.cpu.commit: Trying to commit instructions in the ROB.
 562000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:79] PC (0x1441c=>0x14420).(0=>1) is head of ROB and not ready
 562000: system.cpu.commit: [tid:0]: ROB has 22 insts & 18 free entries.
 562000: system.cpu: Scheduling next tick!
 562500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 562500: system.cpu.fetch: Running stage.
 562500: system.cpu.fetch: There are no more threads available to fetch from.
 562500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 562500: system.cpu.decode: Processing [tid:0]
 562500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 562500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 562500: system.cpu.rename: Processing [tid:0]
 562500: system.cpu.rename: [tid:0]: Free IQ: 23, Free ROB: 18, Free LQ: 2, Free SQ: 14
 562500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 562500: system.cpu.rename: calcFreeROBEntires: free robEntries: 18, instsInProgress: 0, dispatched Insts: 0
 562500: system.cpu.rename: [tid:0]: 18 rob free
 562500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 23, instsInProgress: 0, dispatched Insts: 0
 562500: system.cpu.rename: [tid:0]: 23 iq free
 562500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 2, loadsInProgress: 0, loads dispatchedToLQ: 0
 562500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 562500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 562500: system.cpu.iew: Issue: Processing [tid:0]
 562500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 562500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 562500: system.cpu.iq: Not able to schedule any instructions.
 562500: system.cpu.iew: Processing [tid:0]
 562500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 562500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 562500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 14
 562500: system.cpu.iew: IQ has 23 free entries (Can schedule: 0).  LQ has 2 free entries. SQ has 14 free entries.
 562500: system.cpu.commit: Getting instructions from Rename stage.
 562500: system.cpu.commit: Trying to commit instructions in the ROB.
 562500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:79] PC (0x1441c=>0x14420).(0=>1) is head of ROB and not ready
 562500: system.cpu.commit: [tid:0]: ROB has 22 insts & 18 free entries.
 562500: system.cpu: Scheduling next tick!
 563000: system.cpu.iew.lsq.thread0: Writeback event [sn:79].
 563000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:79].
 563000: system.cpu: CPU already running.
 563000: global: RegFile: Access to cc register 325, has data 0
 563000: global: RegFile: Access to cc register 325, has data 0
 563000: global: RegFile: Access to cc register 325, has data 0
 563000: global: RegFile: Setting int register 83 to 0
 563000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 563000: system.cpu.iew: Activity this cycle.
 563000: system.cpu: Activity: 4
 563000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 563000: system.cpu.fetch: Running stage.
 563000: system.cpu.fetch: There are no more threads available to fetch from.
 563000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 563000: system.cpu.decode: Processing [tid:0]
 563000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 563000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 563000: system.cpu.rename: Processing [tid:0]
 563000: system.cpu.rename: [tid:0]: Free IQ: 23, Free ROB: 18, Free LQ: 2, Free SQ: 14
 563000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 563000: system.cpu.rename: calcFreeROBEntires: free robEntries: 18, instsInProgress: 0, dispatched Insts: 0
 563000: system.cpu.rename: [tid:0]: 18 rob free
 563000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 23, instsInProgress: 0, dispatched Insts: 0
 563000: system.cpu.rename: [tid:0]: 23 iq free
 563000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 2, loadsInProgress: 0, loads dispatchedToLQ: 0
 563000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 563000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 563000: system.cpu.iew: Issue: Processing [tid:0]
 563000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 563000: system.cpu.iew: Sending instructions to commit, [sn:79] PC (0x1441c=>0x14420).(0=>1).
 563000: system.cpu.iew: Setting Destination Register 83
 563000: system.cpu.scoreboard: Setting reg 83 as ready
 563000: system.cpu.iq: Waking dependents of completed instruction.
 563000: system.cpu.iq: Completing mem instruction PC: (0x1441c=>0x14420).(0=>1) [sn:79]
 563000: system.cpu.memDep0: Completed mem instruction PC (0x1441c=>0x14420).(0=>1) [sn:79].
 563000: memdepentry: Memory dependency entry deleted.  memdep_count=8 (0x1441c=>0x14420).(0=>1)
 563000: system.cpu.iq: Waking any dependents on register 83.
 563000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 563000: system.cpu.iq: Not able to schedule any instructions.
 563000: system.cpu.iew: Processing [tid:0]
 563000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 563000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 563000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 14
 563000: system.cpu.iew: IQ has 24 free entries (Can schedule: 0).  LQ has 2 free entries. SQ has 14 free entries.
 563000: system.cpu.commit: Getting instructions from Rename stage.
 563000: system.cpu.commit: Trying to commit instructions in the ROB.
 563000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:79] PC (0x1441c=>0x14420).(0=>1) is head of ROB and not ready
 563000: system.cpu.commit: [tid:0]: ROB has 22 insts & 18 free entries.
 563000: system.cpu: Activity: 3
 563000: system.cpu: Scheduling next tick!
 563500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 563500: system.cpu.fetch: Running stage.
 563500: system.cpu.fetch: There are no more threads available to fetch from.
 563500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 563500: system.cpu.decode: Processing [tid:0]
 563500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 563500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 563500: system.cpu.rename: Processing [tid:0]
 563500: system.cpu.rename: [tid:0]: Free IQ: 23, Free ROB: 18, Free LQ: 2, Free SQ: 14
 563500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 563500: system.cpu.rename: calcFreeROBEntires: free robEntries: 18, instsInProgress: 0, dispatched Insts: 0
 563500: system.cpu.rename: [tid:0]: 18 rob free
 563500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 23, instsInProgress: 0, dispatched Insts: 0
 563500: system.cpu.rename: [tid:0]: 23 iq free
 563500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 2, loadsInProgress: 0, loads dispatchedToLQ: 0
 563500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 563500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 563500: system.cpu.iew: Issue: Processing [tid:0]
 563500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 563500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 563500: system.cpu.iq: Not able to schedule any instructions.
 563500: system.cpu.iew: Processing [tid:0]
 563500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 563500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 563500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 14
 563500: system.cpu.iew: IQ has 24 free entries (Can schedule: 0).  LQ has 2 free entries. SQ has 14 free entries.
 563500: system.cpu.commit: Getting instructions from Rename stage.
 563500: system.cpu.commit: Trying to commit instructions in the ROB.
 563500: system.cpu.commit: [tid:0]: Marking PC (0x1441c=>0x14420).(0=>1), [sn:79] ready within ROB.
 563500: system.cpu.commit: [tid:0]: Instruction [sn:79] PC (0x1441c=>0x14420).(0=>1) is head of ROB and ready to commit
 563500: system.cpu.commit: [tid:0]: ROB has 22 insts & 18 free entries.
 563500: system.cpu.commit: Activating stage.
 563500: system.cpu: Activity: 4
 563500: system.cpu: Scheduling next tick!
 564000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 564000: system.cpu.fetch: Running stage.
 564000: system.cpu.fetch: There are no more threads available to fetch from.
 564000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 564000: system.cpu.decode: Processing [tid:0]
 564000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 564000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 564000: system.cpu.rename: Processing [tid:0]
 564000: system.cpu.rename: [tid:0]: Free IQ: 23, Free ROB: 18, Free LQ: 2, Free SQ: 14
 564000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 564000: system.cpu.rename: calcFreeROBEntires: free robEntries: 18, instsInProgress: 0, dispatched Insts: 0
 564000: system.cpu.rename: [tid:0]: 18 rob free
 564000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 23, instsInProgress: 0, dispatched Insts: 0
 564000: system.cpu.rename: [tid:0]: 23 iq free
 564000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 2, loadsInProgress: 0, loads dispatchedToLQ: 0
 564000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 564000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 564000: system.cpu.iew: Issue: Processing [tid:0]
 564000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 564000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 564000: system.cpu.iq: Not able to schedule any instructions.
 564000: system.cpu.iew: Processing [tid:0]
 564000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 564000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 564000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 14
 564000: system.cpu.iew: IQ has 24 free entries (Can schedule: 0).  LQ has 2 free entries. SQ has 14 free entries.
 564000: system.cpu.commit: Getting instructions from Rename stage.
 564000: system.cpu.commit: Trying to commit instructions in the ROB.
 564000: system.cpu.commit: Trying to commit head instruction, [sn:79] [tid:0]
 564000: system.cpu.commit: Committing instruction with [sn:79] PC (0x1441c=>0x14420).(0=>1)
 564000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1441c=>0x14420).(0=>1), [sn:79]
 564000: system.cpu: Removing committed instruction [tid:0] PC (0x1441c=>0x14420).(0=>1) [sn:79]
 564000: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:79]
 564000: system.cpu.commit: Trying to commit head instruction, [sn:80] [tid:0]
 564000: system.cpu.commit: Committing instruction with [sn:80] PC (0x14420=>0x14424).(0=>1)
 564000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14420=>0x14424).(0=>1), [sn:80]
 564000: system.cpu: Removing committed instruction [tid:0] PC (0x14420=>0x14424).(0=>1) [sn:80]
 564000: system.cpu.commit: Instruction is committed successfully. num_committed: 2. [sn:80]
 564000: system.cpu.commit: Trying to commit head instruction, [sn:81] [tid:0]
 564000: system.cpu.commit: Committing instruction with [sn:81] PC (0x14424=>0x14428).(0=>1)
 564000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14424=>0x14428).(0=>1), [sn:81]
 564000: system.cpu: Removing committed instruction [tid:0] PC (0x14424=>0x14428).(0=>1) [sn:81]
 564000: system.cpu.commit: Instruction is committed successfully. num_committed: 3. [sn:81]
 564000: system.cpu.commit: Trying to commit head instruction, [sn:82] [tid:0]
 564000: system.cpu.commit: Committing instruction with [sn:82] PC (0x14428=>0x1442c).(0=>1)
 564000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14428=>0x1442c).(0=>1), [sn:82]
 564000: system.cpu: Removing committed instruction [tid:0] PC (0x14428=>0x1442c).(0=>1) [sn:82]
 564000: system.cpu.commit: Instruction is committed successfully. num_committed: 4. [sn:82]
 564000: system.cpu.commit: Trying to commit head instruction, [sn:83] [tid:0]
 564000: system.cpu.commit: Committing instruction with [sn:83] PC (0x1442c=>0x14430).(0=>1)
 564000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1442c=>0x14430).(0=>1), [sn:83]
 564000: system.cpu: Removing committed instruction [tid:0] PC (0x1442c=>0x14430).(0=>1) [sn:83]
 564000: system.cpu.commit: Instruction is committed successfully. num_committed: 5. [sn:83]
 564000: system.cpu.commit: Trying to commit head instruction, [sn:84] [tid:0]
 564000: system.cpu.commit: Committing instruction with [sn:84] PC (0x14430=>0x14434).(0=>1)
 564000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14430=>0x14434).(0=>1), [sn:84]
 564000: system.cpu: Removing committed instruction [tid:0] PC (0x14430=>0x14434).(0=>1) [sn:84]
 564000: system.cpu.commit: Instruction is committed successfully. num_committed: 6. [sn:84]
 564000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:85] PC (0x14434=>0x14438).(0=>1) is head of ROB and not ready
 564000: system.cpu.commit: [tid:0]: ROB has 16 insts & 24 free entries.
 564000: system.cpu.commit: Activity This Cycle.
 564000: system.cpu: Activity: 5
 564000: system.cpu.commit: Deactivating stage.
 564000: system.cpu: Activity: 4
 564000: system.cpu: Activity: 3
 564000: system.cpu: Removing instruction, [tid:0] [sn:79] PC (0x1441c=>0x14420).(0=>1)
 564000: system.cpu: Removing instruction, [tid:0] [sn:80] PC (0x14420=>0x14424).(0=>1)
 564000: system.cpu: Removing instruction, [tid:0] [sn:81] PC (0x14424=>0x14428).(0=>1)
 564000: system.cpu: Removing instruction, [tid:0] [sn:82] PC (0x14428=>0x1442c).(0=>1)
 564000: system.cpu: Removing instruction, [tid:0] [sn:83] PC (0x1442c=>0x14430).(0=>1)
 564000: system.cpu: Removing instruction, [tid:0] [sn:84] PC (0x14430=>0x14434).(0=>1)
 564000: system.cpu: Scheduling next tick!
 564500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 564500: system.cpu.fetch: Running stage.
 564500: system.cpu.fetch: There are no more threads available to fetch from.
 564500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 564500: system.cpu.decode: Processing [tid:0]
 564500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 564500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 564500: system.cpu.rename: Processing [tid:0]
 564500: system.cpu.rename: [tid:0]: Free IQ: 23, Free ROB: 24, Free LQ: 2, Free SQ: 14
 564500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 564500: system.cpu.rename: calcFreeROBEntires: free robEntries: 24, instsInProgress: 0, dispatched Insts: 0
 564500: system.cpu.rename: [tid:0]: 24 rob free
 564500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 23, instsInProgress: 0, dispatched Insts: 0
 564500: system.cpu.rename: [tid:0]: 23 iq free
 564500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 2, loadsInProgress: 0, loads dispatchedToLQ: 0
 564500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 564500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 564500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=21), until [sn:84].
 564500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 57, [sn:79].
 564500: system.cpu.freelist: Freeing register 57.
 564500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 73, [sn:80].
 564500: system.cpu.freelist: Freeing register 73.
 564500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 82, [sn:81].
 564500: system.cpu.freelist: Freeing register 82.
 564500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 72, [sn:82].
 564500: system.cpu.freelist: Freeing register 72.
 564500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 85, [sn:84].
 564500: system.cpu.freelist: Freeing register 85.
 564500: system.cpu.iew: Issue: Processing [tid:0]
 564500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 564500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 564500: system.cpu.iq: Not able to schedule any instructions.
 564500: system.cpu.iew: Processing [tid:0]
 564500: system.cpu.iew.lsq.thread0: Marking store as able to write back, PC (0x1442c=>0x14430).(0=>1) [sn:83]
 564500: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x1441c=>0x14420).(0=>1)
 564500: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x14424=>0x14428).(0=>1)
 564500: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x14430=>0x14434).(0=>1)
 564500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:84]
 564500: global: DynInst: [sn:80] Instruction destroyed. Instcount for system.cpu = 36
 564500: global: DynInst: [sn:81] Instruction destroyed. Instcount for system.cpu = 35
 564500: global: DynInst: [sn:82] Instruction destroyed. Instcount for system.cpu = 34
 564500: global: DynInst: [sn:84] Instruction destroyed. Instcount for system.cpu = 33
 564500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 564500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 564500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 11
 564500: system.cpu.iew: IQ has 24 free entries (Can schedule: 0).  LQ has 5 free entries. SQ has 14 free entries.
 564500: system.cpu.iew: IEW switching to active
 564500: system.cpu.iew: Activating stage.
 564500: system.cpu: Activity: 4
 564500: system.cpu.commit: Getting instructions from Rename stage.
 564500: system.cpu.commit: Trying to commit instructions in the ROB.
 564500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:85] PC (0x14434=>0x14438).(0=>1) is head of ROB and not ready
 564500: system.cpu.commit: [tid:0]: ROB has 16 insts & 24 free entries.
 564500: system.cpu: Scheduling next tick!
 565000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 565000: system.cpu.fetch: Running stage.
 565000: system.cpu.fetch: There are no more threads available to fetch from.
 565000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 565000: system.cpu.decode: Processing [tid:0]
 565000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 565000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 565000: system.cpu.rename: Processing [tid:0]
 565000: system.cpu.rename: [tid:0]: Free IQ: 23, Free ROB: 24, Free LQ: 2, Free SQ: 14
 565000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 565000: system.cpu.rename: calcFreeROBEntires: free robEntries: 24, instsInProgress: 0, dispatched Insts: 0
 565000: system.cpu.rename: [tid:0]: 24 rob free
 565000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 23, instsInProgress: 0, dispatched Insts: 0
 565000: system.cpu.rename: [tid:0]: 23 iq free
 565000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 2, loadsInProgress: 0, loads dispatchedToLQ: 0
 565000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 565000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 565000: system.cpu.iew: Issue: Processing [tid:0]
 565000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 565000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 565000: system.cpu.iq: Not able to schedule any instructions.
 565000: system.cpu.iew.lsq: [tid:0] Writing back stores. 1 stores available for Writeback.
 565000: system.cpu.iew.lsq.thread0: D-Cache: Writing back store idx:6 PC:(0x1442c=>0x14430).(0=>1) to Addr:0x77d3c, data:0x1 [sn:83]
 565000: system.cpu.iew: Processing [tid:0]
 565000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 11
 565000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 565000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 565000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 565000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 11
 565000: system.cpu.iew: IQ has 24 free entries (Can schedule: 0).  LQ has 5 free entries. SQ has 14 free entries.
 565000: system.cpu.iew: IEW switching to idle
 565000: system.cpu.iew: Deactivating stage.
 565000: system.cpu: Activity: 3
 565000: system.cpu.iew: Activity this cycle.
 565000: system.cpu: Activity: 4
 565000: system.cpu.commit: Getting instructions from Rename stage.
 565000: system.cpu.commit: Trying to commit instructions in the ROB.
 565000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:85] PC (0x14434=>0x14438).(0=>1) is head of ROB and not ready
 565000: system.cpu.commit: [tid:0]: ROB has 16 insts & 24 free entries.
 565000: system.cpu: Activity: 3
 565000: system.cpu: Scheduling next tick!
 565500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 565500: system.cpu.fetch: Running stage.
 565500: system.cpu.fetch: There are no more threads available to fetch from.
 565500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 565500: system.cpu.decode: Processing [tid:0]
 565500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 565500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 565500: system.cpu.rename: Processing [tid:0]
 565500: system.cpu.rename: [tid:0]: Free IQ: 24, Free ROB: 24, Free LQ: 5, Free SQ: 14
 565500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 565500: system.cpu.rename: calcFreeROBEntires: free robEntries: 24, instsInProgress: 0, dispatched Insts: 0
 565500: system.cpu.rename: [tid:0]: 24 rob free
 565500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 24, instsInProgress: 0, dispatched Insts: 0
 565500: system.cpu.rename: [tid:0]: 24 iq free
 565500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 5, loadsInProgress: 0, loads dispatchedToLQ: 0
 565500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 565500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 565500: system.cpu.iew: Issue: Processing [tid:0]
 565500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 565500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 565500: system.cpu.iq: Not able to schedule any instructions.
 565500: system.cpu.iew.lsq: [tid:0] Writing back stores. 1 stores available for Writeback.
 565500: system.cpu.iew: Processing [tid:0]
 565500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 565500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 565500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 11
 565500: system.cpu.iew: IQ has 24 free entries (Can schedule: 0).  LQ has 5 free entries. SQ has 14 free entries.
 565500: system.cpu.commit: Getting instructions from Rename stage.
 565500: system.cpu.commit: Trying to commit instructions in the ROB.
 565500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:85] PC (0x14434=>0x14438).(0=>1) is head of ROB and not ready
 565500: system.cpu.commit: [tid:0]: ROB has 16 insts & 24 free entries.
 565500: global: DynInst: [sn:79] Instruction destroyed. Instcount for system.cpu = 32
 565500: system.cpu: Scheduling next tick!
 566000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 566000: system.cpu.fetch: Running stage.
 566000: system.cpu.fetch: There are no more threads available to fetch from.
 566000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 566000: system.cpu.decode: Processing [tid:0]
 566000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 566000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 566000: system.cpu.rename: Processing [tid:0]
 566000: system.cpu.rename: [tid:0]: Free IQ: 24, Free ROB: 24, Free LQ: 5, Free SQ: 14
 566000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 566000: system.cpu.rename: calcFreeROBEntires: free robEntries: 24, instsInProgress: 0, dispatched Insts: 0
 566000: system.cpu.rename: [tid:0]: 24 rob free
 566000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 24, instsInProgress: 0, dispatched Insts: 0
 566000: system.cpu.rename: [tid:0]: 24 iq free
 566000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 5, loadsInProgress: 0, loads dispatchedToLQ: 0
 566000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 566000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 566000: system.cpu.iew: Issue: Processing [tid:0]
 566000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 566000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 566000: system.cpu.iq: Not able to schedule any instructions.
 566000: system.cpu.iew.lsq: [tid:0] Writing back stores. 1 stores available for Writeback.
 566000: system.cpu.iew: Processing [tid:0]
 566000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 566000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 566000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 11
 566000: system.cpu.iew: IQ has 24 free entries (Can schedule: 0).  LQ has 5 free entries. SQ has 14 free entries.
 566000: system.cpu.commit: Getting instructions from Rename stage.
 566000: system.cpu.commit: Trying to commit instructions in the ROB.
 566000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:85] PC (0x14434=>0x14438).(0=>1) is head of ROB and not ready
 566000: system.cpu.commit: [tid:0]: ROB has 16 insts & 24 free entries.
 566000: system.cpu: Scheduling next tick!
 566500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 566500: system.cpu.fetch: Running stage.
 566500: system.cpu.fetch: There are no more threads available to fetch from.
 566500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 566500: system.cpu.decode: Processing [tid:0]
 566500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 566500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 566500: system.cpu.rename: Processing [tid:0]
 566500: system.cpu.rename: [tid:0]: Free IQ: 24, Free ROB: 24, Free LQ: 5, Free SQ: 14
 566500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 566500: system.cpu.rename: calcFreeROBEntires: free robEntries: 24, instsInProgress: 0, dispatched Insts: 0
 566500: system.cpu.rename: [tid:0]: 24 rob free
 566500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 24, instsInProgress: 0, dispatched Insts: 0
 566500: system.cpu.rename: [tid:0]: 24 iq free
 566500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 5, loadsInProgress: 0, loads dispatchedToLQ: 0
 566500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 566500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 566500: system.cpu.iew: Issue: Processing [tid:0]
 566500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 566500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 566500: system.cpu.iq: Not able to schedule any instructions.
 566500: system.cpu.iew.lsq: [tid:0] Writing back stores. 1 stores available for Writeback.
 566500: system.cpu.iew: Processing [tid:0]
 566500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 566500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 566500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 11
 566500: system.cpu.iew: IQ has 24 free entries (Can schedule: 0).  LQ has 5 free entries. SQ has 14 free entries.
 566500: system.cpu.commit: Getting instructions from Rename stage.
 566500: system.cpu.commit: Trying to commit instructions in the ROB.
 566500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:85] PC (0x14434=>0x14438).(0=>1) is head of ROB and not ready
 566500: system.cpu.commit: [tid:0]: ROB has 16 insts & 24 free entries.
 566500: system.cpu: Scheduling next tick!
 567000: system.cpu.iew.lsq.thread0: Writeback event [sn:86].
 567000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:86].
 567000: system.cpu: CPU already running.
 567000: global: RegFile: Access to cc register 325, has data 0
 567000: global: RegFile: Access to cc register 325, has data 0
 567000: global: RegFile: Access to cc register 325, has data 0
 567000: global: RegFile: Setting int register 89 to 0
 567000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 567000: system.cpu.iew: Activity this cycle.
 567000: system.cpu: Activity: 4
 567000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 567000: system.cpu.fetch: Running stage.
 567000: system.cpu.fetch: There are no more threads available to fetch from.
 567000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 567000: system.cpu.decode: Processing [tid:0]
 567000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 567000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 567000: system.cpu.rename: Processing [tid:0]
 567000: system.cpu.rename: [tid:0]: Free IQ: 24, Free ROB: 24, Free LQ: 5, Free SQ: 14
 567000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 567000: system.cpu.rename: calcFreeROBEntires: free robEntries: 24, instsInProgress: 0, dispatched Insts: 0
 567000: system.cpu.rename: [tid:0]: 24 rob free
 567000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 24, instsInProgress: 0, dispatched Insts: 0
 567000: system.cpu.rename: [tid:0]: 24 iq free
 567000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 5, loadsInProgress: 0, loads dispatchedToLQ: 0
 567000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 567000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 567000: system.cpu.iew: Issue: Processing [tid:0]
 567000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 567000: system.cpu.iew: Sending instructions to commit, [sn:86] PC (0x14438=>0x1443c).(0=>1).
 567000: system.cpu.iew: Setting Destination Register 89
 567000: system.cpu.scoreboard: Setting reg 89 as ready
 567000: system.cpu.iq: Waking dependents of completed instruction.
 567000: system.cpu.iq: Completing mem instruction PC: (0x14438=>0x1443c).(0=>1) [sn:86]
 567000: system.cpu.memDep0: Completed mem instruction PC (0x14438=>0x1443c).(0=>1) [sn:86].
 567000: memdepentry: Memory dependency entry deleted.  memdep_count=7 (0x14438=>0x1443c).(0=>1)
 567000: system.cpu.iq: Waking any dependents on register 89.
 567000: system.cpu.iq: Waking up a dependent instruction, [sn:87] PC (0x1443c=>0x14440).(0=>1).
 567000: global: [sn:87] has 6 ready out of 6 sources. RTI 0)
 567000: system.cpu.iq: Checking if memory instruction can issue.
 567000: system.cpu.memDep0: Marking registers as ready for instruction PC (0x1443c=>0x14440).(0=>1) [sn:87].
 567000: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
 567000: system.cpu.memDep0: Adding instruction [sn:87] to the ready list.
 567000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1443c=>0x14440).(0=>1) opclass:33 [sn:87].
 567000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 567000: system.cpu.iq: Thread 0: Issuing instruction PC (0x1443c=>0x14440).(0=>1) [sn:87]
 567000: system.cpu.memDep0: Issuing instruction PC 0x1443c [sn:87].
 567000: system.cpu.iew.lsq: [tid:0] Writing back stores. 1 stores available for Writeback.
 567000: system.cpu.iew: Processing [tid:0]
 567000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 567000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 567000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 11
 567000: system.cpu.iew: IQ has 25 free entries (Can schedule: 0).  LQ has 5 free entries. SQ has 14 free entries.
 567000: system.cpu.commit: Getting instructions from Rename stage.
 567000: system.cpu.commit: Trying to commit instructions in the ROB.
 567000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:85] PC (0x14434=>0x14438).(0=>1) is head of ROB and not ready
 567000: system.cpu.commit: [tid:0]: ROB has 16 insts & 24 free entries.
 567000: system.cpu: Scheduling next tick!
 567500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 567500: system.cpu.fetch: Running stage.
 567500: system.cpu.fetch: There are no more threads available to fetch from.
 567500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 567500: system.cpu.decode: Processing [tid:0]
 567500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 567500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 567500: system.cpu.rename: Processing [tid:0]
 567500: system.cpu.rename: [tid:0]: Free IQ: 24, Free ROB: 24, Free LQ: 5, Free SQ: 14
 567500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 567500: system.cpu.rename: calcFreeROBEntires: free robEntries: 24, instsInProgress: 0, dispatched Insts: 0
 567500: system.cpu.rename: [tid:0]: 24 rob free
 567500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 24, instsInProgress: 0, dispatched Insts: 0
 567500: system.cpu.rename: [tid:0]: 24 iq free
 567500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 5, loadsInProgress: 0, loads dispatchedToLQ: 0
 567500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 567500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 567500: system.cpu.iew: Issue: Processing [tid:0]
 567500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 567500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 567500: system.cpu.iq: Not able to schedule any instructions.
 567500: system.cpu.iew.lsq: [tid:0] Writing back stores. 1 stores available for Writeback.
 567500: system.cpu.iew: Processing [tid:0]
 567500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 567500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 567500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 11
 567500: system.cpu.iew: IQ has 25 free entries (Can schedule: 0).  LQ has 5 free entries. SQ has 14 free entries.
 567500: system.cpu.commit: Getting instructions from Rename stage.
 567500: system.cpu.commit: Trying to commit instructions in the ROB.
 567500: system.cpu.commit: [tid:0]: Marking PC (0x14438=>0x1443c).(0=>1), [sn:86] ready within ROB.
 567500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:85] PC (0x14434=>0x14438).(0=>1) is head of ROB and not ready
 567500: system.cpu.commit: [tid:0]: ROB has 16 insts & 24 free entries.
 567500: system.cpu: Scheduling next tick!
 567500: system.cpu.iq: Processing FU completion [sn:87]
 567500: system.cpu: CPU already running.
 568000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 568000: system.cpu.fetch: Running stage.
 568000: system.cpu.fetch: There are no more threads available to fetch from.
 568000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 568000: system.cpu.decode: Processing [tid:0]
 568000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 568000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 568000: system.cpu.rename: Processing [tid:0]
 568000: system.cpu.rename: [tid:0]: Free IQ: 24, Free ROB: 24, Free LQ: 5, Free SQ: 14
 568000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 568000: system.cpu.rename: calcFreeROBEntires: free robEntries: 24, instsInProgress: 0, dispatched Insts: 0
 568000: system.cpu.rename: [tid:0]: 24 rob free
 568000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 24, instsInProgress: 0, dispatched Insts: 0
 568000: system.cpu.rename: [tid:0]: 24 iq free
 568000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 5, loadsInProgress: 0, loads dispatchedToLQ: 0
 568000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 568000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 568000: system.cpu.iew: Issue: Processing [tid:0]
 568000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 568000: system.cpu.iew: Execute: Executing instructions from IQ.
 568000: system.cpu.iew: Execute: Processing PC (0x1443c=>0x14440).(0=>1), [tid:0] [sn:87].
 568000: system.cpu.iew: Execute: Calculating address for memory reference.
 568000: system.cpu.iew.lsq.thread0: Executing store PC (0x1443c=>0x14440).(0=>1) [sn:87]
 568000: global: RegFile: Access to int register 77, has data 0xbefffd38
 568000: global: RegFile: Access to cc register 325, has data 0
 568000: global: RegFile: Access to cc register 325, has data 0
 568000: global: RegFile: Access to cc register 325, has data 0
 568000: global: RegFile: Access to int register 89, has data 0
 568000: system.cpu.iew.lsq.thread0: Doing write to store idx 7, addr 0x77d38 | storeHead:6 [sn:87]
 568000: system.cpu.iew: Store instruction is fault. [sn:87]
 568000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 568000: system.cpu.iew: Activity this cycle.
 568000: system.cpu: Activity: 5
 568000: system.cpu.iew: Sending instructions to commit, [sn:87] PC (0x1443c=>0x14440).(0=>1).
 568000: system.cpu.iq: Waking dependents of completed instruction.
 568000: system.cpu.iq: Completing mem instruction PC: (0x1443c=>0x14440).(0=>1) [sn:87]
 568000: system.cpu.memDep0: Completed mem instruction PC (0x1443c=>0x14440).(0=>1) [sn:87].
 568000: memdepentry: Memory dependency entry deleted.  memdep_count=6 (0x1443c=>0x14440).(0=>1)
 568000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 568000: system.cpu.iq: Not able to schedule any instructions.
 568000: system.cpu.iew.lsq: [tid:0] Writing back stores. 1 stores available for Writeback.
 568000: system.cpu.iew: Processing [tid:0]
 568000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 11
 568000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 568000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 568000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 568000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 11
 568000: system.cpu.iew: IQ has 26 free entries (Can schedule: 0).  LQ has 5 free entries. SQ has 14 free entries.
 568000: system.cpu.iew: Activity this cycle.
 568000: system.cpu.commit: Getting instructions from Rename stage.
 568000: system.cpu.commit: Trying to commit instructions in the ROB.
 568000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:85] PC (0x14434=>0x14438).(0=>1) is head of ROB and not ready
 568000: system.cpu.commit: [tid:0]: ROB has 16 insts & 24 free entries.
 568000: system.cpu: Activity: 4
 568000: system.cpu: Scheduling next tick!
 568500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 568500: system.cpu.fetch: Running stage.
 568500: system.cpu.fetch: There are no more threads available to fetch from.
 568500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 568500: system.cpu.decode: Processing [tid:0]
 568500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 568500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 568500: system.cpu.rename: Processing [tid:0]
 568500: system.cpu.rename: [tid:0]: Free IQ: 26, Free ROB: 24, Free LQ: 5, Free SQ: 14
 568500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 568500: system.cpu.rename: calcFreeROBEntires: free robEntries: 24, instsInProgress: 0, dispatched Insts: 0
 568500: system.cpu.rename: [tid:0]: 24 rob free
 568500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 26, instsInProgress: 0, dispatched Insts: 0
 568500: system.cpu.rename: [tid:0]: 26 iq free
 568500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 5, loadsInProgress: 0, loads dispatchedToLQ: 0
 568500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 568500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 568500: system.cpu.iew: Issue: Processing [tid:0]
 568500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 568500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 568500: system.cpu.iq: Not able to schedule any instructions.
 568500: system.cpu.iew.lsq: [tid:0] Writing back stores. 1 stores available for Writeback.
 568500: system.cpu.iew: Processing [tid:0]
 568500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 568500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 568500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 11
 568500: system.cpu.iew: IQ has 26 free entries (Can schedule: 0).  LQ has 5 free entries. SQ has 14 free entries.
 568500: system.cpu.commit: Getting instructions from Rename stage.
 568500: system.cpu.commit: Trying to commit instructions in the ROB.
 568500: system.cpu.commit: [tid:0]: Marking PC (0x1443c=>0x14440).(0=>1), [sn:87] ready within ROB.
 568500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:85] PC (0x14434=>0x14438).(0=>1) is head of ROB and not ready
 568500: system.cpu.commit: [tid:0]: ROB has 16 insts & 24 free entries.
 568500: system.cpu: Scheduling next tick!
 569000: system.cpu.iew.lsq.thread0: Writeback event [sn:85].
 569000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:85].
 569000: system.cpu: CPU already running.
 569000: global: RegFile: Access to cc register 325, has data 0
 569000: global: RegFile: Access to cc register 325, has data 0
 569000: global: RegFile: Access to cc register 325, has data 0
 569000: global: RegFile: Setting int register 88 to 0
 569000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 569000: system.cpu.iew: Activity this cycle.
 569000: system.cpu: Activity: 5
 569000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 569000: system.cpu.fetch: Running stage.
 569000: system.cpu.fetch: There are no more threads available to fetch from.
 569000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 569000: system.cpu.decode: Processing [tid:0]
 569000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 569000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 569000: system.cpu.rename: Processing [tid:0]
 569000: system.cpu.rename: [tid:0]: Free IQ: 26, Free ROB: 24, Free LQ: 5, Free SQ: 14
 569000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 569000: system.cpu.rename: calcFreeROBEntires: free robEntries: 24, instsInProgress: 0, dispatched Insts: 0
 569000: system.cpu.rename: [tid:0]: 24 rob free
 569000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 26, instsInProgress: 0, dispatched Insts: 0
 569000: system.cpu.rename: [tid:0]: 26 iq free
 569000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 5, loadsInProgress: 0, loads dispatchedToLQ: 0
 569000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 569000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 569000: system.cpu.iew: Issue: Processing [tid:0]
 569000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 569000: system.cpu.iew: Sending instructions to commit, [sn:85] PC (0x14434=>0x14438).(0=>1).
 569000: system.cpu.iew: Setting Destination Register 88
 569000: system.cpu.scoreboard: Setting reg 88 as ready
 569000: system.cpu.iq: Waking dependents of completed instruction.
 569000: system.cpu.iq: Completing mem instruction PC: (0x14434=>0x14438).(0=>1) [sn:85]
 569000: system.cpu.memDep0: Completed mem instruction PC (0x14434=>0x14438).(0=>1) [sn:85].
 569000: memdepentry: Memory dependency entry deleted.  memdep_count=5 (0x14434=>0x14438).(0=>1)
 569000: system.cpu.iq: Waking any dependents on register 88.
 569000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 569000: system.cpu.iq: Not able to schedule any instructions.
 569000: system.cpu.iew.lsq: [tid:0] Writing back stores. 1 stores available for Writeback.
 569000: system.cpu.iew: Processing [tid:0]
 569000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 569000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 569000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 11
 569000: system.cpu.iew: IQ has 27 free entries (Can schedule: 0).  LQ has 5 free entries. SQ has 14 free entries.
 569000: system.cpu.commit: Getting instructions from Rename stage.
 569000: system.cpu.commit: Trying to commit instructions in the ROB.
 569000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:85] PC (0x14434=>0x14438).(0=>1) is head of ROB and not ready
 569000: system.cpu.commit: [tid:0]: ROB has 16 insts & 24 free entries.
 569000: system.cpu: Activity: 4
 569000: system.cpu: Scheduling next tick!
 569500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 569500: system.cpu.fetch: Running stage.
 569500: system.cpu.fetch: There are no more threads available to fetch from.
 569500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 569500: system.cpu.decode: Processing [tid:0]
 569500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 569500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 569500: system.cpu.rename: Processing [tid:0]
 569500: system.cpu.rename: [tid:0]: Free IQ: 26, Free ROB: 24, Free LQ: 5, Free SQ: 14
 569500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 569500: system.cpu.rename: calcFreeROBEntires: free robEntries: 24, instsInProgress: 0, dispatched Insts: 0
 569500: system.cpu.rename: [tid:0]: 24 rob free
 569500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 26, instsInProgress: 0, dispatched Insts: 0
 569500: system.cpu.rename: [tid:0]: 26 iq free
 569500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 5, loadsInProgress: 0, loads dispatchedToLQ: 0
 569500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 569500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 569500: system.cpu.iew: Issue: Processing [tid:0]
 569500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 569500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 569500: system.cpu.iq: Not able to schedule any instructions.
 569500: system.cpu.iew.lsq: [tid:0] Writing back stores. 1 stores available for Writeback.
 569500: system.cpu.iew: Processing [tid:0]
 569500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 569500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 569500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 11
 569500: system.cpu.iew: IQ has 27 free entries (Can schedule: 0).  LQ has 5 free entries. SQ has 14 free entries.
 569500: system.cpu.commit: Getting instructions from Rename stage.
 569500: system.cpu.commit: Trying to commit instructions in the ROB.
 569500: system.cpu.commit: [tid:0]: Marking PC (0x14434=>0x14438).(0=>1), [sn:85] ready within ROB.
 569500: system.cpu.commit: [tid:0]: Instruction [sn:85] PC (0x14434=>0x14438).(0=>1) is head of ROB and ready to commit
 569500: system.cpu.commit: [tid:0]: ROB has 16 insts & 24 free entries.
 569500: system.cpu.commit: Activating stage.
 569500: system.cpu: Activity: 5
 569500: system.cpu: Scheduling next tick!
 570000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 570000: system.cpu.fetch: Running stage.
 570000: system.cpu.fetch: There are no more threads available to fetch from.
 570000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 570000: system.cpu.decode: Processing [tid:0]
 570000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 570000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 570000: system.cpu.rename: Processing [tid:0]
 570000: system.cpu.rename: [tid:0]: Free IQ: 26, Free ROB: 24, Free LQ: 5, Free SQ: 14
 570000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 570000: system.cpu.rename: calcFreeROBEntires: free robEntries: 24, instsInProgress: 0, dispatched Insts: 0
 570000: system.cpu.rename: [tid:0]: 24 rob free
 570000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 26, instsInProgress: 0, dispatched Insts: 0
 570000: system.cpu.rename: [tid:0]: 26 iq free
 570000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 5, loadsInProgress: 0, loads dispatchedToLQ: 0
 570000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 570000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 570000: system.cpu.iew: Issue: Processing [tid:0]
 570000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 570000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 570000: system.cpu.iq: Not able to schedule any instructions.
 570000: system.cpu.iew.lsq: [tid:0] Writing back stores. 1 stores available for Writeback.
 570000: system.cpu.iew: Processing [tid:0]
 570000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 570000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 570000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 11
 570000: system.cpu.iew: IQ has 27 free entries (Can schedule: 0).  LQ has 5 free entries. SQ has 14 free entries.
 570000: system.cpu.commit: Getting instructions from Rename stage.
 570000: system.cpu.commit: Trying to commit instructions in the ROB.
 570000: system.cpu.commit: Trying to commit head instruction, [sn:85] [tid:0]
 570000: system.cpu.commit: Committing instruction with [sn:85] PC (0x14434=>0x14438).(0=>1)
 570000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14434=>0x14438).(0=>1), [sn:85]
 570000: system.cpu: Removing committed instruction [tid:0] PC (0x14434=>0x14438).(0=>1) [sn:85]
 570000: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:85]
 570000: system.cpu.commit: Trying to commit head instruction, [sn:86] [tid:0]
 570000: system.cpu.commit: Committing instruction with [sn:86] PC (0x14438=>0x1443c).(0=>1)
 570000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14438=>0x1443c).(0=>1), [sn:86]
 570000: system.cpu: Removing committed instruction [tid:0] PC (0x14438=>0x1443c).(0=>1) [sn:86]
 570000: system.cpu.commit: Instruction is committed successfully. num_committed: 2. [sn:86]
 570000: system.cpu.commit: Trying to commit head instruction, [sn:87] [tid:0]
 570000: system.cpu.commit: Committing instruction with [sn:87] PC (0x1443c=>0x14440).(0=>1)
 570000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1443c=>0x14440).(0=>1), [sn:87]
 570000: system.cpu: Removing committed instruction [tid:0] PC (0x1443c=>0x14440).(0=>1) [sn:87]
 570000: system.cpu.commit: Instruction is committed successfully. num_committed: 3. [sn:87]
 570000: system.cpu.commit: Trying to commit head instruction, [sn:88] [tid:0]
 570000: system.cpu.commit: Committing instruction with [sn:88] PC (0x14440=>0x14444).(0=>1)
 570000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14440=>0x14444).(0=>1), [sn:88]
 570000: system.cpu: Removing committed instruction [tid:0] PC (0x14440=>0x14444).(0=>1) [sn:88]
 570000: system.cpu.commit: Instruction is committed successfully. num_committed: 4. [sn:88]
 570000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:89] PC (0x14444=>0x14448).(0=>1) is head of ROB and not ready
 570000: system.cpu.commit: [tid:0]: ROB has 12 insts & 28 free entries.
 570000: system.cpu.commit: Activity This Cycle.
 570000: system.cpu: Activity: 6
 570000: system.cpu.commit: Deactivating stage.
 570000: system.cpu: Activity: 5
 570000: system.cpu: Activity: 4
 570000: system.cpu: Removing instruction, [tid:0] [sn:85] PC (0x14434=>0x14438).(0=>1)
 570000: system.cpu: Removing instruction, [tid:0] [sn:86] PC (0x14438=>0x1443c).(0=>1)
 570000: system.cpu: Removing instruction, [tid:0] [sn:87] PC (0x1443c=>0x14440).(0=>1)
 570000: system.cpu: Removing instruction, [tid:0] [sn:88] PC (0x14440=>0x14444).(0=>1)
 570000: system.cpu: Scheduling next tick!
 570500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 570500: system.cpu.fetch: Running stage.
 570500: system.cpu.fetch: There are no more threads available to fetch from.
 570500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 570500: system.cpu.decode: Processing [tid:0]
 570500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 570500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 570500: system.cpu.rename: Processing [tid:0]
 570500: system.cpu.rename: [tid:0]: Free IQ: 26, Free ROB: 28, Free LQ: 5, Free SQ: 14
 570500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 570500: system.cpu.rename: calcFreeROBEntires: free robEntries: 28, instsInProgress: 0, dispatched Insts: 0
 570500: system.cpu.rename: [tid:0]: 28 rob free
 570500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 26, instsInProgress: 0, dispatched Insts: 0
 570500: system.cpu.rename: [tid:0]: 26 iq free
 570500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 5, loadsInProgress: 0, loads dispatchedToLQ: 0
 570500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 570500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 570500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=16), until [sn:88].
 570500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 44, [sn:85].
 570500: system.cpu.freelist: Freeing register 44.
 570500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 87, [sn:86].
 570500: system.cpu.freelist: Freeing register 87.
 570500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 89, [sn:88].
 570500: system.cpu.freelist: Freeing register 89.
 570500: system.cpu.iew: Issue: Processing [tid:0]
 570500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 570500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 570500: system.cpu.iq: Not able to schedule any instructions.
 570500: system.cpu.iew.lsq: [tid:0] Writing back stores. 1 stores available for Writeback.
 570500: system.cpu.iew: Processing [tid:0]
 570500: system.cpu.iew.lsq.thread0: Marking store as able to write back, PC (0x1443c=>0x14440).(0=>1) [sn:87]
 570500: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x14434=>0x14438).(0=>1)
 570500: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x14438=>0x1443c).(0=>1)
 570500: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x14440=>0x14444).(0=>1)
 570500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:88]
 570500: global: DynInst: [sn:86] Instruction destroyed. Instcount for system.cpu = 31
 570500: global: DynInst: [sn:88] Instruction destroyed. Instcount for system.cpu = 30
 570500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 570500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 570500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 8
 570500: system.cpu.iew: IQ has 27 free entries (Can schedule: 0).  LQ has 8 free entries. SQ has 14 free entries.
 570500: system.cpu.iew: IEW switching to active
 570500: system.cpu.iew: Activating stage.
 570500: system.cpu: Activity: 5
 570500: system.cpu.commit: Getting instructions from Rename stage.
 570500: system.cpu.commit: Trying to commit instructions in the ROB.
 570500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:89] PC (0x14444=>0x14448).(0=>1) is head of ROB and not ready
 570500: system.cpu.commit: [tid:0]: ROB has 12 insts & 28 free entries.
 570500: system.cpu: Scheduling next tick!
 571000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 571000: system.cpu.fetch: Running stage.
 571000: system.cpu.fetch: There are no more threads available to fetch from.
 571000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 571000: system.cpu.decode: Processing [tid:0]
 571000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 571000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 571000: system.cpu.rename: Processing [tid:0]
 571000: system.cpu.rename: [tid:0]: Free IQ: 26, Free ROB: 28, Free LQ: 5, Free SQ: 14
 571000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 571000: system.cpu.rename: calcFreeROBEntires: free robEntries: 28, instsInProgress: 0, dispatched Insts: 0
 571000: system.cpu.rename: [tid:0]: 28 rob free
 571000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 26, instsInProgress: 0, dispatched Insts: 0
 571000: system.cpu.rename: [tid:0]: 26 iq free
 571000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 5, loadsInProgress: 0, loads dispatchedToLQ: 0
 571000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 571000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 571000: system.cpu.iew: Issue: Processing [tid:0]
 571000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 571000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 571000: system.cpu.iq: Not able to schedule any instructions.
 571000: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 571000: system.cpu.iew.lsq.thread0: D-Cache: Writing back store idx:7 PC:(0x1443c=>0x14440).(0=>1) to Addr:0x77d38, data:0 [sn:87]
 571000: system.cpu.iew: Processing [tid:0]
 571000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 8
 571000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 571000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 571000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 571000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 8
 571000: system.cpu.iew: IQ has 27 free entries (Can schedule: 0).  LQ has 8 free entries. SQ has 14 free entries.
 571000: system.cpu.iew: IEW switching to idle
 571000: system.cpu.iew: Deactivating stage.
 571000: system.cpu: Activity: 4
 571000: system.cpu.iew: Activity this cycle.
 571000: system.cpu: Activity: 5
 571000: system.cpu.commit: Getting instructions from Rename stage.
 571000: system.cpu.commit: Trying to commit instructions in the ROB.
 571000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:89] PC (0x14444=>0x14448).(0=>1) is head of ROB and not ready
 571000: system.cpu.commit: [tid:0]: ROB has 12 insts & 28 free entries.
 571000: system.cpu: Scheduling next tick!
 571500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 571500: system.cpu.fetch: Running stage.
 571500: system.cpu.fetch: There are no more threads available to fetch from.
 571500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 571500: system.cpu.decode: Processing [tid:0]
 571500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 571500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 571500: system.cpu.rename: Processing [tid:0]
 571500: system.cpu.rename: [tid:0]: Free IQ: 27, Free ROB: 28, Free LQ: 8, Free SQ: 14
 571500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 571500: system.cpu.rename: calcFreeROBEntires: free robEntries: 28, instsInProgress: 0, dispatched Insts: 0
 571500: system.cpu.rename: [tid:0]: 28 rob free
 571500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 27, instsInProgress: 0, dispatched Insts: 0
 571500: system.cpu.rename: [tid:0]: 27 iq free
 571500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 8, loadsInProgress: 0, loads dispatchedToLQ: 0
 571500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 571500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 571500: system.cpu.iew: Issue: Processing [tid:0]
 571500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 571500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 571500: system.cpu.iq: Not able to schedule any instructions.
 571500: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 571500: system.cpu.iew: Processing [tid:0]
 571500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 571500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 571500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 8
 571500: system.cpu.iew: IQ has 27 free entries (Can schedule: 0).  LQ has 8 free entries. SQ has 14 free entries.
 571500: system.cpu.commit: Getting instructions from Rename stage.
 571500: system.cpu.commit: Trying to commit instructions in the ROB.
 571500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:89] PC (0x14444=>0x14448).(0=>1) is head of ROB and not ready
 571500: system.cpu.commit: [tid:0]: ROB has 12 insts & 28 free entries.
 571500: global: DynInst: [sn:85] Instruction destroyed. Instcount for system.cpu = 29
 571500: system.cpu: Scheduling next tick!
 572000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 572000: system.cpu.fetch: Running stage.
 572000: system.cpu.fetch: There are no more threads available to fetch from.
 572000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 572000: system.cpu.decode: Processing [tid:0]
 572000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 572000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 572000: system.cpu.rename: Processing [tid:0]
 572000: system.cpu.rename: [tid:0]: Free IQ: 27, Free ROB: 28, Free LQ: 8, Free SQ: 14
 572000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 572000: system.cpu.rename: calcFreeROBEntires: free robEntries: 28, instsInProgress: 0, dispatched Insts: 0
 572000: system.cpu.rename: [tid:0]: 28 rob free
 572000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 27, instsInProgress: 0, dispatched Insts: 0
 572000: system.cpu.rename: [tid:0]: 27 iq free
 572000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 8, loadsInProgress: 0, loads dispatchedToLQ: 0
 572000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 572000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 572000: system.cpu.iew: Issue: Processing [tid:0]
 572000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 572000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 572000: system.cpu.iq: Not able to schedule any instructions.
 572000: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 572000: system.cpu.iew: Processing [tid:0]
 572000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 572000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 572000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 8
 572000: system.cpu.iew: IQ has 27 free entries (Can schedule: 0).  LQ has 8 free entries. SQ has 14 free entries.
 572000: system.cpu.commit: Getting instructions from Rename stage.
 572000: system.cpu.commit: Trying to commit instructions in the ROB.
 572000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:89] PC (0x14444=>0x14448).(0=>1) is head of ROB and not ready
 572000: system.cpu.commit: [tid:0]: ROB has 12 insts & 28 free entries.
 572000: system.cpu: Activity: 4
 572000: system.cpu: Scheduling next tick!
 572500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 572500: system.cpu.fetch: Running stage.
 572500: system.cpu.fetch: There are no more threads available to fetch from.
 572500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 572500: system.cpu.decode: Processing [tid:0]
 572500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 572500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 572500: system.cpu.rename: Processing [tid:0]
 572500: system.cpu.rename: [tid:0]: Free IQ: 27, Free ROB: 28, Free LQ: 8, Free SQ: 14
 572500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 572500: system.cpu.rename: calcFreeROBEntires: free robEntries: 28, instsInProgress: 0, dispatched Insts: 0
 572500: system.cpu.rename: [tid:0]: 28 rob free
 572500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 27, instsInProgress: 0, dispatched Insts: 0
 572500: system.cpu.rename: [tid:0]: 27 iq free
 572500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 8, loadsInProgress: 0, loads dispatchedToLQ: 0
 572500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 572500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 572500: system.cpu.iew: Issue: Processing [tid:0]
 572500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 572500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 572500: system.cpu.iq: Not able to schedule any instructions.
 572500: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 572500: system.cpu.iew: Processing [tid:0]
 572500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 572500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 572500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 8
 572500: system.cpu.iew: IQ has 27 free entries (Can schedule: 0).  LQ has 8 free entries. SQ has 14 free entries.
 572500: system.cpu.commit: Getting instructions from Rename stage.
 572500: system.cpu.commit: Trying to commit instructions in the ROB.
 572500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:89] PC (0x14444=>0x14448).(0=>1) is head of ROB and not ready
 572500: system.cpu.commit: [tid:0]: ROB has 12 insts & 28 free entries.
 572500: system.cpu: Scheduling next tick!
 573000: system.cpu.iew.lsq.thread0: Writeback event [sn:89].
 573000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:89].
 573000: system.cpu: CPU already running.
 573000: global: RegFile: Access to cc register 325, has data 0
 573000: global: RegFile: Access to cc register 325, has data 0
 573000: global: RegFile: Access to cc register 325, has data 0
 573000: global: RegFile: Setting int register 91 to 0
 573000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 573000: system.cpu.iew: Activity this cycle.
 573000: system.cpu: Activity: 5
 573000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 573000: system.cpu.fetch: Running stage.
 573000: system.cpu.fetch: There are no more threads available to fetch from.
 573000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 573000: system.cpu.decode: Processing [tid:0]
 573000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 573000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 573000: system.cpu.rename: Processing [tid:0]
 573000: system.cpu.rename: [tid:0]: Free IQ: 27, Free ROB: 28, Free LQ: 8, Free SQ: 14
 573000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 573000: system.cpu.rename: calcFreeROBEntires: free robEntries: 28, instsInProgress: 0, dispatched Insts: 0
 573000: system.cpu.rename: [tid:0]: 28 rob free
 573000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 27, instsInProgress: 0, dispatched Insts: 0
 573000: system.cpu.rename: [tid:0]: 27 iq free
 573000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 8, loadsInProgress: 0, loads dispatchedToLQ: 0
 573000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 573000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 573000: system.cpu.iew: Issue: Processing [tid:0]
 573000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 573000: system.cpu.iew: Sending instructions to commit, [sn:89] PC (0x14444=>0x14448).(0=>1).
 573000: system.cpu.iew: Setting Destination Register 91
 573000: system.cpu.scoreboard: Setting reg 91 as ready
 573000: system.cpu.iq: Waking dependents of completed instruction.
 573000: system.cpu.iq: Completing mem instruction PC: (0x14444=>0x14448).(0=>1) [sn:89]
 573000: system.cpu.memDep0: Completed mem instruction PC (0x14444=>0x14448).(0=>1) [sn:89].
 573000: memdepentry: Memory dependency entry deleted.  memdep_count=4 (0x14444=>0x14448).(0=>1)
 573000: system.cpu.iq: Waking any dependents on register 91.
 573000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 573000: system.cpu.iq: Not able to schedule any instructions.
 573000: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 573000: system.cpu.iew: Processing [tid:0]
 573000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 573000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 573000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 8
 573000: system.cpu.iew: IQ has 28 free entries (Can schedule: 0).  LQ has 8 free entries. SQ has 14 free entries.
 573000: system.cpu.commit: Getting instructions from Rename stage.
 573000: system.cpu.commit: Trying to commit instructions in the ROB.
 573000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:89] PC (0x14444=>0x14448).(0=>1) is head of ROB and not ready
 573000: system.cpu.commit: [tid:0]: ROB has 12 insts & 28 free entries.
 573000: system.cpu: Activity: 4
 573000: system.cpu: Scheduling next tick!
 573001: system.cpu.iew.lsq.thread0: Writeback event [sn:91].
 573001: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:91].
 573001: system.cpu: CPU already running.
 573001: global: RegFile: Access to cc register 325, has data 0
 573001: global: RegFile: Access to cc register 325, has data 0
 573001: global: RegFile: Access to cc register 325, has data 0
 573001: global: RegFile: Setting int register 93 to 0
 573001: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 573001: system.cpu.iew: Activity this cycle.
 573001: system.cpu: Activity: 5
 573002: system.cpu.iew.lsq.thread0: Writeback event [sn:93].
 573002: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:93].
 573002: system.cpu: CPU already running.
 573002: global: RegFile: Access to cc register 325, has data 0
 573002: global: RegFile: Access to cc register 325, has data 0
 573002: global: RegFile: Access to cc register 325, has data 0
 573002: global: RegFile: Setting int register 95 to 0
 573002: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1, wbActual:1
 573002: system.cpu.iew: Activity this cycle.
 573003: system.cpu.iew.lsq.thread0: Writeback event [sn:95].
 573003: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:95].
 573003: system.cpu: CPU already running.
 573003: global: RegFile: Access to cc register 325, has data 0
 573003: global: RegFile: Access to cc register 325, has data 0
 573003: global: RegFile: Access to cc register 325, has data 0
 573003: global: RegFile: Setting int register 97 to 0
 573003: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 2, wbActual:2
 573003: system.cpu.iew: Activity this cycle.
 573500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 573500: system.cpu.fetch: Running stage.
 573500: system.cpu.fetch: There are no more threads available to fetch from.
 573500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 573500: system.cpu.decode: Processing [tid:0]
 573500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 573500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 573500: system.cpu.rename: Processing [tid:0]
 573500: system.cpu.rename: [tid:0]: Free IQ: 27, Free ROB: 28, Free LQ: 8, Free SQ: 14
 573500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 573500: system.cpu.rename: calcFreeROBEntires: free robEntries: 28, instsInProgress: 0, dispatched Insts: 0
 573500: system.cpu.rename: [tid:0]: 28 rob free
 573500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 27, instsInProgress: 0, dispatched Insts: 0
 573500: system.cpu.rename: [tid:0]: 27 iq free
 573500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 8, loadsInProgress: 0, loads dispatchedToLQ: 0
 573500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 573500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 573500: system.cpu.iew: Issue: Processing [tid:0]
 573500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 573500: system.cpu.iew: Sending instructions to commit, [sn:91] PC (0x1444c=>0x14450).(0=>1).
 573500: system.cpu.iew: Setting Destination Register 93
 573500: system.cpu.scoreboard: Setting reg 93 as ready
 573500: system.cpu.iq: Waking dependents of completed instruction.
 573500: system.cpu.iq: Completing mem instruction PC: (0x1444c=>0x14450).(0=>1) [sn:91]
 573500: system.cpu.memDep0: Completed mem instruction PC (0x1444c=>0x14450).(0=>1) [sn:91].
 573500: memdepentry: Memory dependency entry deleted.  memdep_count=3 (0x1444c=>0x14450).(0=>1)
 573500: system.cpu.iq: Waking any dependents on register 93.
 573500: system.cpu.iew: Sending instructions to commit, [sn:93] PC (0x14454=>0x14458).(0=>1).
 573500: system.cpu.iew: Setting Destination Register 95
 573500: system.cpu.scoreboard: Setting reg 95 as ready
 573500: system.cpu.iq: Waking dependents of completed instruction.
 573500: system.cpu.iq: Completing mem instruction PC: (0x14454=>0x14458).(0=>1) [sn:93]
 573500: system.cpu.memDep0: Completed mem instruction PC (0x14454=>0x14458).(0=>1) [sn:93].
 573500: memdepentry: Memory dependency entry deleted.  memdep_count=2 (0x14454=>0x14458).(0=>1)
 573500: system.cpu.iq: Waking any dependents on register 95.
 573500: system.cpu.iew: Sending instructions to commit, [sn:95] PC (0x1445c=>0x14460).(0=>1).
 573500: system.cpu.iew: Setting Destination Register 97
 573500: system.cpu.scoreboard: Setting reg 97 as ready
 573500: system.cpu.iq: Waking dependents of completed instruction.
 573500: system.cpu.iq: Completing mem instruction PC: (0x1445c=>0x14460).(0=>1) [sn:95]
 573500: system.cpu.memDep0: Completed mem instruction PC (0x1445c=>0x14460).(0=>1) [sn:95].
 573500: memdepentry: Memory dependency entry deleted.  memdep_count=1 (0x1445c=>0x14460).(0=>1)
 573500: system.cpu.iq: Waking any dependents on register 97.
 573500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 573500: system.cpu.iq: Not able to schedule any instructions.
 573500: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 573500: system.cpu.iew: Processing [tid:0]
 573500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 573500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 573500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 8
 573500: system.cpu.iew: IQ has 31 free entries (Can schedule: 0).  LQ has 8 free entries. SQ has 14 free entries.
 573500: system.cpu.commit: Getting instructions from Rename stage.
 573500: system.cpu.commit: Trying to commit instructions in the ROB.
 573500: system.cpu.commit: [tid:0]: Marking PC (0x14444=>0x14448).(0=>1), [sn:89] ready within ROB.
 573500: system.cpu.commit: [tid:0]: Instruction [sn:89] PC (0x14444=>0x14448).(0=>1) is head of ROB and ready to commit
 573500: system.cpu.commit: [tid:0]: ROB has 12 insts & 28 free entries.
 573500: system.cpu.commit: Activating stage.
 573500: system.cpu: Activity: 6
 573500: system.cpu: Scheduling next tick!
 574000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 574000: system.cpu.fetch: Running stage.
 574000: system.cpu.fetch: There are no more threads available to fetch from.
 574000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 574000: system.cpu.decode: Processing [tid:0]
 574000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 574000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 574000: system.cpu.rename: Processing [tid:0]
 574000: system.cpu.rename: [tid:0]: Free IQ: 27, Free ROB: 28, Free LQ: 8, Free SQ: 14
 574000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 574000: system.cpu.rename: calcFreeROBEntires: free robEntries: 28, instsInProgress: 0, dispatched Insts: 0
 574000: system.cpu.rename: [tid:0]: 28 rob free
 574000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 27, instsInProgress: 0, dispatched Insts: 0
 574000: system.cpu.rename: [tid:0]: 27 iq free
 574000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 8, loadsInProgress: 0, loads dispatchedToLQ: 0
 574000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 574000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 574000: system.cpu.iew: Issue: Processing [tid:0]
 574000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 574000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 574000: system.cpu.iq: Not able to schedule any instructions.
 574000: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 574000: system.cpu.iew: Processing [tid:0]
 574000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 574000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 574000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 8
 574000: system.cpu.iew: IQ has 31 free entries (Can schedule: 0).  LQ has 8 free entries. SQ has 14 free entries.
 574000: system.cpu.commit: Getting instructions from Rename stage.
 574000: system.cpu.commit: Trying to commit instructions in the ROB.
 574000: system.cpu.commit: Trying to commit head instruction, [sn:89] [tid:0]
 574000: system.cpu.commit: Committing instruction with [sn:89] PC (0x14444=>0x14448).(0=>1)
 574000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14444=>0x14448).(0=>1), [sn:89]
 574000: system.cpu: Removing committed instruction [tid:0] PC (0x14444=>0x14448).(0=>1) [sn:89]
 574000: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:89]
 574000: system.cpu.commit: Trying to commit head instruction, [sn:90] [tid:0]
 574000: system.cpu.commit: Committing instruction with [sn:90] PC (0x14448=>0x1444c).(0=>1)
 574000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14448=>0x1444c).(0=>1), [sn:90]
 574000: system.cpu: Removing committed instruction [tid:0] PC (0x14448=>0x1444c).(0=>1) [sn:90]
 574000: system.cpu.commit: Instruction is committed successfully. num_committed: 2. [sn:90]
 574000: system.cpu.commit: [tid:0]: Marking PC (0x1444c=>0x14450).(0=>1), [sn:91] ready within ROB.
 574000: system.cpu.commit: [tid:0]: Marking PC (0x14454=>0x14458).(0=>1), [sn:93] ready within ROB.
 574000: system.cpu.commit: [tid:0]: Marking PC (0x1445c=>0x14460).(0=>1), [sn:95] ready within ROB.
 574000: system.cpu.commit: [tid:0]: Instruction [sn:91] PC (0x1444c=>0x14450).(0=>1) is head of ROB and ready to commit
 574000: system.cpu.commit: [tid:0]: ROB has 10 insts & 30 free entries.
 574000: system.cpu.commit: Activity This Cycle.
 574000: system.cpu: Activity: 7
 574000: system.cpu: Activity: 6
 574000: system.cpu: Removing instruction, [tid:0] [sn:89] PC (0x14444=>0x14448).(0=>1)
 574000: system.cpu: Removing instruction, [tid:0] [sn:90] PC (0x14448=>0x1444c).(0=>1)
 574000: system.cpu: Scheduling next tick!
 574500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 574500: system.cpu.fetch: Running stage.
 574500: system.cpu.fetch: There are no more threads available to fetch from.
 574500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 574500: system.cpu.decode: Processing [tid:0]
 574500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 574500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 574500: system.cpu.rename: Processing [tid:0]
 574500: system.cpu.rename: [tid:0]: Free IQ: 27, Free ROB: 30, Free LQ: 8, Free SQ: 14
 574500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 574500: system.cpu.rename: calcFreeROBEntires: free robEntries: 30, instsInProgress: 0, dispatched Insts: 0
 574500: system.cpu.rename: [tid:0]: 30 rob free
 574500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 27, instsInProgress: 0, dispatched Insts: 0
 574500: system.cpu.rename: [tid:0]: 27 iq free
 574500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 8, loadsInProgress: 0, loads dispatchedToLQ: 0
 574500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 574500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 574500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=13), until [sn:90].
 574500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 9, [sn:89].
 574500: system.cpu.freelist: Freeing register 9.
 574500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 90, [sn:90].
 574500: system.cpu.freelist: Freeing register 90.
 574500: system.cpu.iew: Issue: Processing [tid:0]
 574500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 574500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 574500: system.cpu.iq: Not able to schedule any instructions.
 574500: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 574500: system.cpu.iew: Processing [tid:0]
 574500: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x14444=>0x14448).(0=>1)
 574500: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x14448=>0x1444c).(0=>1)
 574500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:90]
 574500: global: DynInst: [sn:90] Instruction destroyed. Instcount for system.cpu = 28
 574500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 574500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 574500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 6
 574500: system.cpu.iew: IQ has 31 free entries (Can schedule: 0).  LQ has 10 free entries. SQ has 14 free entries.
 574500: system.cpu.commit: Getting instructions from Rename stage.
 574500: system.cpu.commit: Trying to commit instructions in the ROB.
 574500: system.cpu.commit: Trying to commit head instruction, [sn:91] [tid:0]
 574500: system.cpu.commit: Committing instruction with [sn:91] PC (0x1444c=>0x14450).(0=>1)
 574500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1444c=>0x14450).(0=>1), [sn:91]
 574500: system.cpu: Removing committed instruction [tid:0] PC (0x1444c=>0x14450).(0=>1) [sn:91]
 574500: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:91]
 574500: system.cpu.commit: Trying to commit head instruction, [sn:92] [tid:0]
 574500: system.cpu.commit: Committing instruction with [sn:92] PC (0x14450=>0x14454).(0=>1)
 574500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14450=>0x14454).(0=>1), [sn:92]
 574500: system.cpu: Removing committed instruction [tid:0] PC (0x14450=>0x14454).(0=>1) [sn:92]
 574500: system.cpu.commit: Instruction is committed successfully. num_committed: 2. [sn:92]
 574500: system.cpu.commit: Trying to commit head instruction, [sn:93] [tid:0]
 574500: system.cpu.commit: Committing instruction with [sn:93] PC (0x14454=>0x14458).(0=>1)
 574500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14454=>0x14458).(0=>1), [sn:93]
 574500: system.cpu: Removing committed instruction [tid:0] PC (0x14454=>0x14458).(0=>1) [sn:93]
 574500: system.cpu.commit: Instruction is committed successfully. num_committed: 3. [sn:93]
 574500: system.cpu.commit: Trying to commit head instruction, [sn:94] [tid:0]
 574500: system.cpu.commit: Committing instruction with [sn:94] PC (0x14458=>0x1445c).(0=>1)
 574500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14458=>0x1445c).(0=>1), [sn:94]
 574500: system.cpu: Removing committed instruction [tid:0] PC (0x14458=>0x1445c).(0=>1) [sn:94]
 574500: system.cpu.commit: Instruction is committed successfully. num_committed: 4. [sn:94]
 574500: system.cpu.commit: Trying to commit head instruction, [sn:95] [tid:0]
 574500: system.cpu.commit: Committing instruction with [sn:95] PC (0x1445c=>0x14460).(0=>1)
 574500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1445c=>0x14460).(0=>1), [sn:95]
 574500: system.cpu: Removing committed instruction [tid:0] PC (0x1445c=>0x14460).(0=>1) [sn:95]
 574500: system.cpu.commit: Instruction is committed successfully. num_committed: 5. [sn:95]
 574500: system.cpu.commit: Trying to commit head instruction, [sn:96] [tid:0]
 574500: system.cpu.commit: Committing instruction with [sn:96] PC (0x14460=>0x14464).(0=>1)
 574500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14460=>0x14464).(0=>1), [sn:96]
 574500: system.cpu: Removing committed instruction [tid:0] PC (0x14460=>0x14464).(0=>1) [sn:96]
 574500: system.cpu.commit: Instruction is committed successfully. num_committed: 6. [sn:96]
 574500: system.cpu.commit: Trying to commit head instruction, [sn:97] [tid:0]
 574500: system.cpu.commit: Committing instruction with [sn:97] PC (0x14464=>0x14468).(0=>1)
 574500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14464=>0x14468).(0=>1), [sn:97]
 574500: system.cpu: Removing committed instruction [tid:0] PC (0x14464=>0x14468).(0=>1) [sn:97]
 574500: system.cpu.commit: Instruction is committed successfully. num_committed: 7. [sn:97]
 574500: system.cpu.commit: Trying to commit head instruction, [sn:98] [tid:0]
 574500: system.cpu.commit: Committing instruction with [sn:98] PC (0x14468=>0x1446c).(0=>1)
 574500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14468=>0x1446c).(0=>1), [sn:98]
 574500: system.cpu: Removing committed instruction [tid:0] PC (0x14468=>0x1446c).(0=>1) [sn:98]
 574500: system.cpu.commit: Instruction is committed successfully. num_committed: 8. [sn:98]
 574500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:99] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 574500: system.cpu.commit: [tid:0]: ROB has 2 insts & 38 free entries.
 574500: system.cpu.commit: Activity This Cycle.
 574500: system.cpu: Activity: 7
 574500: system.cpu.commit: Deactivating stage.
 574500: system.cpu: Activity: 6
 574500: system.cpu: Removing instruction, [tid:0] [sn:91] PC (0x1444c=>0x14450).(0=>1)
 574500: system.cpu: Removing instruction, [tid:0] [sn:92] PC (0x14450=>0x14454).(0=>1)
 574500: system.cpu: Removing instruction, [tid:0] [sn:93] PC (0x14454=>0x14458).(0=>1)
 574500: system.cpu: Removing instruction, [tid:0] [sn:94] PC (0x14458=>0x1445c).(0=>1)
 574500: system.cpu: Removing instruction, [tid:0] [sn:95] PC (0x1445c=>0x14460).(0=>1)
 574500: system.cpu: Removing instruction, [tid:0] [sn:96] PC (0x14460=>0x14464).(0=>1)
 574500: system.cpu: Removing instruction, [tid:0] [sn:97] PC (0x14464=>0x14468).(0=>1)
 574500: system.cpu: Removing instruction, [tid:0] [sn:98] PC (0x14468=>0x1446c).(0=>1)
 574500: system.cpu: Scheduling next tick!
 575000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 575000: system.cpu.fetch: Running stage.
 575000: system.cpu.fetch: There are no more threads available to fetch from.
 575000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 575000: system.cpu.decode: Processing [tid:0]
 575000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 575000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 575000: system.cpu.rename: Processing [tid:0]
 575000: system.cpu.rename: [tid:0]: Free IQ: 27, Free ROB: 38, Free LQ: 8, Free SQ: 14
 575000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 575000: system.cpu.rename: calcFreeROBEntires: free robEntries: 38, instsInProgress: 0, dispatched Insts: 0
 575000: system.cpu.rename: [tid:0]: 38 rob free
 575000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 27, instsInProgress: 0, dispatched Insts: 0
 575000: system.cpu.rename: [tid:0]: 27 iq free
 575000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 8, loadsInProgress: 0, loads dispatchedToLQ: 0
 575000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 575000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 575000: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=11), until [sn:98].
 575000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 10, [sn:91].
 575000: system.cpu.freelist: Freeing register 10.
 575000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 92, [sn:92].
 575000: system.cpu.freelist: Freeing register 92.
 575000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 58, [sn:93].
 575000: system.cpu.freelist: Freeing register 58.
 575000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 94, [sn:94].
 575000: system.cpu.freelist: Freeing register 94.
 575000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 59, [sn:95].
 575000: system.cpu.freelist: Freeing register 59.
 575000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 96, [sn:96].
 575000: system.cpu.freelist: Freeing register 96.
 575000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 75, [sn:97].
 575000: system.cpu.freelist: Freeing register 75.
 575000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 332, [sn:98].
 575000: system.cpu.freelist: Freeing register 332.
 575000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 333, [sn:98].
 575000: system.cpu.freelist: Freeing register 333.
 575000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 334, [sn:98].
 575000: system.cpu.freelist: Freeing register 334.
 575000: system.cpu.iew: Issue: Processing [tid:0]
 575000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 575000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 575000: system.cpu.iq: Not able to schedule any instructions.
 575000: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 575000: system.cpu.iew: Processing [tid:0]
 575000: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x1444c=>0x14450).(0=>1)
 575000: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x14450=>0x14454).(0=>1)
 575000: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x14454=>0x14458).(0=>1)
 575000: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x14458=>0x1445c).(0=>1)
 575000: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x1445c=>0x14460).(0=>1)
 575000: system.cpu.iq: [tid:0]: Committing instructions older than [sn:98]
 575000: global: DynInst: [sn:92] Instruction destroyed. Instcount for system.cpu = 27
 575000: global: DynInst: [sn:94] Instruction destroyed. Instcount for system.cpu = 26
 575000: global: DynInst: [sn:96] Instruction destroyed. Instcount for system.cpu = 25
 575000: global: DynInst: [sn:97] Instruction destroyed. Instcount for system.cpu = 24
 575000: global: DynInst: [sn:98] Instruction destroyed. Instcount for system.cpu = 23
 575000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 575000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 575000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 575000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 575000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 575000: system.cpu.iew: IQ has 31 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 14 free entries.
 575000: system.cpu.iew: Activity this cycle.
 575000: system.cpu: Activity: 7
 575000: system.cpu.commit: Getting instructions from Rename stage.
 575000: system.cpu.commit: Trying to commit instructions in the ROB.
 575000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:99] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 575000: system.cpu.commit: [tid:0]: ROB has 2 insts & 38 free entries.
 575000: system.cpu: Activity: 6
 575000: system.cpu: Scheduling next tick!
 575500: system.cpu.icache_port: Fetch unit received timing
 575500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 575500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 575500: system.cpu.fetch: Running stage.
 575500: system.cpu.fetch: There are no more threads available to fetch from.
 575500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 575500: system.cpu.decode: Processing [tid:0]
 575500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 575500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 575500: system.cpu.rename: Processing [tid:0]
 575500: system.cpu.rename: [tid:0]: Free IQ: 31, Free ROB: 38, Free LQ: 15, Free SQ: 14
 575500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 575500: system.cpu.rename: calcFreeROBEntires: free robEntries: 38, instsInProgress: 0, dispatched Insts: 0
 575500: system.cpu.rename: [tid:0]: 38 rob free
 575500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 31, instsInProgress: 0, dispatched Insts: 0
 575500: system.cpu.rename: [tid:0]: 31 iq free
 575500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 575500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 575500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 575500: system.cpu.iew: Issue: Processing [tid:0]
 575500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 575500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 575500: system.cpu.iq: Not able to schedule any instructions.
 575500: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 575500: system.cpu.iew: Processing [tid:0]
 575500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 575500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 575500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 575500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 575500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 575500: system.cpu.iew: IQ has 31 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 14 free entries.
 575500: system.cpu.iew: Activity this cycle.
 575500: system.cpu: Activity: 7
 575500: system.cpu.commit: Getting instructions from Rename stage.
 575500: system.cpu.commit: Trying to commit instructions in the ROB.
 575500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:99] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 575500: system.cpu.commit: [tid:0]: ROB has 2 insts & 38 free entries.
 575500: global: DynInst: [sn:89] Instruction destroyed. Instcount for system.cpu = 22
 575500: system.cpu: Scheduling next tick!
 576000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 576000: system.cpu.fetch: Running stage.
 576000: system.cpu.fetch: There are no more threads available to fetch from.
 576000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 576000: system.cpu.decode: Processing [tid:0]
 576000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 576000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 576000: system.cpu.rename: Processing [tid:0]
 576000: system.cpu.rename: [tid:0]: Free IQ: 31, Free ROB: 38, Free LQ: 15, Free SQ: 14
 576000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 576000: system.cpu.rename: calcFreeROBEntires: free robEntries: 38, instsInProgress: 0, dispatched Insts: 0
 576000: system.cpu.rename: [tid:0]: 38 rob free
 576000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 31, instsInProgress: 0, dispatched Insts: 0
 576000: system.cpu.rename: [tid:0]: 31 iq free
 576000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 576000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 576000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 576000: system.cpu.iew: Issue: Processing [tid:0]
 576000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 576000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 576000: system.cpu.iq: Not able to schedule any instructions.
 576000: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 576000: system.cpu.iew: Processing [tid:0]
 576000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 576000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 576000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 576000: system.cpu.iew: IQ has 31 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 14 free entries.
 576000: system.cpu.commit: Getting instructions from Rename stage.
 576000: system.cpu.commit: Trying to commit instructions in the ROB.
 576000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:99] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 576000: system.cpu.commit: [tid:0]: ROB has 2 insts & 38 free entries.
 576000: global: DynInst: [sn:95] Instruction destroyed. Instcount for system.cpu = 21
 576000: global: DynInst: [sn:93] Instruction destroyed. Instcount for system.cpu = 20
 576000: global: DynInst: [sn:91] Instruction destroyed. Instcount for system.cpu = 19
 576000: system.cpu: Activity: 6
 576000: system.cpu: Scheduling next tick!
 576500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 576500: system.cpu.fetch: Running stage.
 576500: system.cpu.fetch: There are no more threads available to fetch from.
 576500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 576500: system.cpu.decode: Processing [tid:0]
 576500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 576500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 576500: system.cpu.rename: Processing [tid:0]
 576500: system.cpu.rename: [tid:0]: Free IQ: 31, Free ROB: 38, Free LQ: 15, Free SQ: 14
 576500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 576500: system.cpu.rename: calcFreeROBEntires: free robEntries: 38, instsInProgress: 0, dispatched Insts: 0
 576500: system.cpu.rename: [tid:0]: 38 rob free
 576500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 31, instsInProgress: 0, dispatched Insts: 0
 576500: system.cpu.rename: [tid:0]: 31 iq free
 576500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 576500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 576500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 576500: system.cpu.iew: Issue: Processing [tid:0]
 576500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 576500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 576500: system.cpu.iq: Not able to schedule any instructions.
 576500: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 576500: system.cpu.iew: Processing [tid:0]
 576500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 576500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 576500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 576500: system.cpu.iew: IQ has 31 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 14 free entries.
 576500: system.cpu.commit: Getting instructions from Rename stage.
 576500: system.cpu.commit: Trying to commit instructions in the ROB.
 576500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:99] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 576500: system.cpu.commit: [tid:0]: ROB has 2 insts & 38 free entries.
 576500: system.cpu: Scheduling next tick!
 577000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 577000: system.cpu.fetch: Running stage.
 577000: system.cpu.fetch: There are no more threads available to fetch from.
 577000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 577000: system.cpu.decode: Processing [tid:0]
 577000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 577000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 577000: system.cpu.rename: Processing [tid:0]
 577000: system.cpu.rename: [tid:0]: Free IQ: 31, Free ROB: 38, Free LQ: 15, Free SQ: 14
 577000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 577000: system.cpu.rename: calcFreeROBEntires: free robEntries: 38, instsInProgress: 0, dispatched Insts: 0
 577000: system.cpu.rename: [tid:0]: 38 rob free
 577000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 31, instsInProgress: 0, dispatched Insts: 0
 577000: system.cpu.rename: [tid:0]: 31 iq free
 577000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 577000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 577000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 577000: system.cpu.iew: Issue: Processing [tid:0]
 577000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 577000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 577000: system.cpu.iq: Not able to schedule any instructions.
 577000: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 577000: system.cpu.iew: Processing [tid:0]
 577000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 577000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 577000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 577000: system.cpu.iew: IQ has 31 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 14 free entries.
 577000: system.cpu.commit: Getting instructions from Rename stage.
 577000: system.cpu.commit: Trying to commit instructions in the ROB.
 577000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:99] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 577000: system.cpu.commit: [tid:0]: ROB has 2 insts & 38 free entries.
 577000: system.cpu: Scheduling next tick!
 577500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 577500: system.cpu.fetch: Running stage.
 577500: system.cpu.fetch: There are no more threads available to fetch from.
 577500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 577500: system.cpu.decode: Processing [tid:0]
 577500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 577500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 577500: system.cpu.rename: Processing [tid:0]
 577500: system.cpu.rename: [tid:0]: Free IQ: 31, Free ROB: 38, Free LQ: 15, Free SQ: 14
 577500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 577500: system.cpu.rename: calcFreeROBEntires: free robEntries: 38, instsInProgress: 0, dispatched Insts: 0
 577500: system.cpu.rename: [tid:0]: 38 rob free
 577500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 31, instsInProgress: 0, dispatched Insts: 0
 577500: system.cpu.rename: [tid:0]: 31 iq free
 577500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 577500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 577500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 577500: system.cpu.iew: Issue: Processing [tid:0]
 577500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 577500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 577500: system.cpu.iq: Not able to schedule any instructions.
 577500: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 577500: system.cpu.iew: Processing [tid:0]
 577500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 577500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 577500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 577500: system.cpu.iew: IQ has 31 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 14 free entries.
 577500: system.cpu.commit: Getting instructions from Rename stage.
 577500: system.cpu.commit: Trying to commit instructions in the ROB.
 577500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:99] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 577500: system.cpu.commit: [tid:0]: ROB has 2 insts & 38 free entries.
 577500: system.cpu: Scheduling next tick!
 578000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 578000: system.cpu.fetch: Running stage.
 578000: system.cpu.fetch: There are no more threads available to fetch from.
 578000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 578000: system.cpu.decode: Processing [tid:0]
 578000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 578000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 578000: system.cpu.rename: Processing [tid:0]
 578000: system.cpu.rename: [tid:0]: Free IQ: 31, Free ROB: 38, Free LQ: 15, Free SQ: 14
 578000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 578000: system.cpu.rename: calcFreeROBEntires: free robEntries: 38, instsInProgress: 0, dispatched Insts: 0
 578000: system.cpu.rename: [tid:0]: 38 rob free
 578000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 31, instsInProgress: 0, dispatched Insts: 0
 578000: system.cpu.rename: [tid:0]: 31 iq free
 578000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 578000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 578000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 578000: system.cpu.iew: Issue: Processing [tid:0]
 578000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 578000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 578000: system.cpu.iq: Not able to schedule any instructions.
 578000: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 578000: system.cpu.iew: Processing [tid:0]
 578000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 578000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 578000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 578000: system.cpu.iew: IQ has 31 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 14 free entries.
 578000: system.cpu.commit: Getting instructions from Rename stage.
 578000: system.cpu.commit: Trying to commit instructions in the ROB.
 578000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:99] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 578000: system.cpu.commit: [tid:0]: ROB has 2 insts & 38 free entries.
 578000: system.cpu: Activity: 5
 578000: system.cpu: Scheduling next tick!
 578500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 578500: system.cpu.fetch: Running stage.
 578500: system.cpu.fetch: There are no more threads available to fetch from.
 578500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 578500: system.cpu.decode: Processing [tid:0]
 578500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 578500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 578500: system.cpu.rename: Processing [tid:0]
 578500: system.cpu.rename: [tid:0]: Free IQ: 31, Free ROB: 38, Free LQ: 15, Free SQ: 14
 578500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 578500: system.cpu.rename: calcFreeROBEntires: free robEntries: 38, instsInProgress: 0, dispatched Insts: 0
 578500: system.cpu.rename: [tid:0]: 38 rob free
 578500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 31, instsInProgress: 0, dispatched Insts: 0
 578500: system.cpu.rename: [tid:0]: 31 iq free
 578500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 578500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 578500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 578500: system.cpu.iew: Issue: Processing [tid:0]
 578500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 578500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 578500: system.cpu.iq: Not able to schedule any instructions.
 578500: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 578500: system.cpu.iew: Processing [tid:0]
 578500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 578500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 578500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 578500: system.cpu.iew: IQ has 31 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 14 free entries.
 578500: system.cpu.commit: Getting instructions from Rename stage.
 578500: system.cpu.commit: Trying to commit instructions in the ROB.
 578500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:99] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 578500: system.cpu.commit: [tid:0]: ROB has 2 insts & 38 free entries.
 578500: system.cpu: Activity: 4
 578500: system.cpu: Scheduling next tick!
 579000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 579000: system.cpu.fetch: Running stage.
 579000: system.cpu.fetch: There are no more threads available to fetch from.
 579000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 579000: system.cpu.decode: Processing [tid:0]
 579000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 579000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 579000: system.cpu.rename: Processing [tid:0]
 579000: system.cpu.rename: [tid:0]: Free IQ: 31, Free ROB: 38, Free LQ: 15, Free SQ: 14
 579000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 579000: system.cpu.rename: calcFreeROBEntires: free robEntries: 38, instsInProgress: 0, dispatched Insts: 0
 579000: system.cpu.rename: [tid:0]: 38 rob free
 579000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 31, instsInProgress: 0, dispatched Insts: 0
 579000: system.cpu.rename: [tid:0]: 31 iq free
 579000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 579000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 579000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 579000: system.cpu.iew: Issue: Processing [tid:0]
 579000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 579000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 579000: system.cpu.iq: Not able to schedule any instructions.
 579000: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 579000: system.cpu.iew: Processing [tid:0]
 579000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 579000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 579000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 579000: system.cpu.iew: IQ has 31 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 14 free entries.
 579000: system.cpu.commit: Getting instructions from Rename stage.
 579000: system.cpu.commit: Trying to commit instructions in the ROB.
 579000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:99] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 579000: system.cpu.commit: [tid:0]: ROB has 2 insts & 38 free entries.
 579000: system.cpu: Activity: 3
 579000: system.cpu: Scheduling next tick!
 579500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 579500: system.cpu.fetch: Running stage.
 579500: system.cpu.fetch: There are no more threads available to fetch from.
 579500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 579500: system.cpu.decode: Processing [tid:0]
 579500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 579500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 579500: system.cpu.rename: Processing [tid:0]
 579500: system.cpu.rename: [tid:0]: Free IQ: 31, Free ROB: 38, Free LQ: 15, Free SQ: 14
 579500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 579500: system.cpu.rename: calcFreeROBEntires: free robEntries: 38, instsInProgress: 0, dispatched Insts: 0
 579500: system.cpu.rename: [tid:0]: 38 rob free
 579500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 31, instsInProgress: 0, dispatched Insts: 0
 579500: system.cpu.rename: [tid:0]: 31 iq free
 579500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 579500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 579500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 579500: system.cpu.iew: Issue: Processing [tid:0]
 579500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 579500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 579500: system.cpu.iq: Not able to schedule any instructions.
 579500: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 579500: system.cpu.iew: Processing [tid:0]
 579500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 579500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 579500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 579500: system.cpu.iew: IQ has 31 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 14 free entries.
 579500: system.cpu.commit: Getting instructions from Rename stage.
 579500: system.cpu.commit: Trying to commit instructions in the ROB.
 579500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:99] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 579500: system.cpu.commit: [tid:0]: ROB has 2 insts & 38 free entries.
 579500: system.cpu: Activity: 2
 579500: system.cpu: Scheduling next tick!
 580000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 580000: system.cpu.fetch: Running stage.
 580000: system.cpu.fetch: There are no more threads available to fetch from.
 580000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 580000: system.cpu.decode: Processing [tid:0]
 580000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 580000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 580000: system.cpu.rename: Processing [tid:0]
 580000: system.cpu.rename: [tid:0]: Free IQ: 31, Free ROB: 38, Free LQ: 15, Free SQ: 14
 580000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 580000: system.cpu.rename: calcFreeROBEntires: free robEntries: 38, instsInProgress: 0, dispatched Insts: 0
 580000: system.cpu.rename: [tid:0]: 38 rob free
 580000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 31, instsInProgress: 0, dispatched Insts: 0
 580000: system.cpu.rename: [tid:0]: 31 iq free
 580000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 580000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 580000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 580000: system.cpu.iew: Issue: Processing [tid:0]
 580000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 580000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 580000: system.cpu.iq: Not able to schedule any instructions.
 580000: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 580000: system.cpu.iew: Processing [tid:0]
 580000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 580000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 580000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 580000: system.cpu.iew: IQ has 31 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 14 free entries.
 580000: system.cpu.commit: Getting instructions from Rename stage.
 580000: system.cpu.commit: Trying to commit instructions in the ROB.
 580000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:99] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 580000: system.cpu.commit: [tid:0]: ROB has 2 insts & 38 free entries.
 580000: system.cpu: Activity: 1
 580000: system.cpu: Scheduling next tick!
 580500: system.cpu.icache_port: Fetch unit received timing
 580500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 580500: system.cpu: CPU already running.
 580500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 580500: system.cpu.fetch: Activating stage.
 580500: system.cpu: Activity: 2
 580500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 580500: system.cpu.fetch: Running stage.
 580500: system.cpu.fetch: Attempting to fetch from [tid:0]
 580500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 580500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 580500: global: DynInst: [sn:104] Instruction created. Instcount for system.cpu = 20
 580500: system.cpu.fetch: [tid:0]: Instruction PC 0x14500 (0) created [sn:104].
 580500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [r0] #8
 580500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 580500: global: DynInst: [sn:105] Instruction created. Instcount for system.cpu = 21
 580500: system.cpu.fetch: [tid:0]: Instruction PC 0x14500 (1) created [sn:105].
 580500: system.cpu.fetch: [tid:0]: Instruction is:   addi_uop   r0, r0, #8
 580500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 580500: global: DynInst: [sn:106] Instruction created. Instcount for system.cpu = 22
 580500: system.cpu.fetch: [tid:0]: Instruction PC 0x14504 (0) created [sn:106].
 580500: system.cpu.fetch: [tid:0]: Instruction is:   cmps   r3, #0
 580500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 580500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 580500: system.cpu.fetch: [tid:0][sn:104]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 580500: system.cpu.fetch: [tid:0][sn:105]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 580500: system.cpu.fetch: [tid:0][sn:106]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 580500: system.cpu.fetch: Activity this cycle.
 580500: system.cpu: Activity: 3
 580500: system.cpu.decode: Processing [tid:0]
 580500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 580500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 580500: system.cpu.rename: Processing [tid:0]
 580500: system.cpu.rename: [tid:0]: Free IQ: 31, Free ROB: 38, Free LQ: 15, Free SQ: 14
 580500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 580500: system.cpu.rename: calcFreeROBEntires: free robEntries: 38, instsInProgress: 0, dispatched Insts: 0
 580500: system.cpu.rename: [tid:0]: 38 rob free
 580500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 31, instsInProgress: 0, dispatched Insts: 0
 580500: system.cpu.rename: [tid:0]: 31 iq free
 580500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 580500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 580500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 580500: system.cpu.iew: Issue: Processing [tid:0]
 580500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 580500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 580500: system.cpu.iq: Not able to schedule any instructions.
 580500: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 580500: system.cpu.iew: Processing [tid:0]
 580500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 580500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 580500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 580500: system.cpu.iew: IQ has 31 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 14 free entries.
 580500: system.cpu.commit: Getting instructions from Rename stage.
 580500: system.cpu.commit: Trying to commit instructions in the ROB.
 580500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:99] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 580500: system.cpu.commit: [tid:0]: ROB has 2 insts & 38 free entries.
 580500: system.cpu: Activity: 2
 580500: system.cpu: Scheduling next tick!
 581000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 581000: system.cpu.fetch: Running stage.
 581000: system.cpu.fetch: Attempting to fetch from [tid:0]
 581000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 581000: global: DynInst: [sn:107] Instruction created. Instcount for system.cpu = 23
 581000: system.cpu.fetch: [tid:0]: Instruction PC 0x14508 (0) created [sn:107].
 581000: system.cpu.fetch: [tid:0]: Instruction is:   bne   
 581000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 581000: system.cpu.fetch: [tid:0]: [sn:107]:Branch predicted to be not taken.
 581000: system.cpu.fetch: [tid:0]: [sn:107] Branch predicted to go to (0x1450c=>0x14510).(0=>1).
 581000: global: DynInst: [sn:108] Instruction created. Instcount for system.cpu = 24
 581000: system.cpu.fetch: [tid:0]: Instruction PC 0x1450c (0) created [sn:108].
 581000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #360]
 581000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 581000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14510=>0x14514).(0=>1).
 581000: system.cpu.fetch: [tid:0] Fetching cache line 0x14510 for addr 0x14510
 581000: system.cpu: CPU already running.
 581000: system.cpu.fetch: Fetch: Doing instruction read.
 581000: system.cpu.fetch: [tid:0]: Doing Icache access.
 581000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 581000: system.cpu.fetch: Deactivating stage.
 581000: system.cpu: Activity: 1
 581000: system.cpu.fetch: [tid:0][sn:107]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 581000: system.cpu.fetch: [tid:0][sn:108]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 581000: system.cpu.fetch: Activity this cycle.
 581000: system.cpu: Activity: 2
 581000: system.cpu.decode: Processing [tid:0]
 581000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 581000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 581000: system.cpu.rename: Processing [tid:0]
 581000: system.cpu.rename: [tid:0]: Free IQ: 31, Free ROB: 38, Free LQ: 15, Free SQ: 14
 581000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 581000: system.cpu.rename: calcFreeROBEntires: free robEntries: 38, instsInProgress: 0, dispatched Insts: 0
 581000: system.cpu.rename: [tid:0]: 38 rob free
 581000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 31, instsInProgress: 0, dispatched Insts: 0
 581000: system.cpu.rename: [tid:0]: 31 iq free
 581000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 581000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 581000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 581000: system.cpu.iew: Issue: Processing [tid:0]
 581000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 581000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 581000: system.cpu.iq: Not able to schedule any instructions.
 581000: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 581000: system.cpu.iew: Processing [tid:0]
 581000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 581000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 581000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 581000: system.cpu.iew: IQ has 31 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 14 free entries.
 581000: system.cpu.commit: Getting instructions from Rename stage.
 581000: system.cpu.commit: Trying to commit instructions in the ROB.
 581000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:99] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 581000: system.cpu.commit: [tid:0]: ROB has 2 insts & 38 free entries.
 581000: system.cpu: Scheduling next tick!
 581500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 581500: system.cpu.fetch: Running stage.
 581500: system.cpu.fetch: There are no more threads available to fetch from.
 581500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 581500: system.cpu.decode: Processing [tid:0]
 581500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 581500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 581500: system.cpu.rename: Processing [tid:0]
 581500: system.cpu.rename: [tid:0]: Free IQ: 31, Free ROB: 38, Free LQ: 15, Free SQ: 14
 581500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 581500: system.cpu.rename: calcFreeROBEntires: free robEntries: 38, instsInProgress: 0, dispatched Insts: 0
 581500: system.cpu.rename: [tid:0]: 38 rob free
 581500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 31, instsInProgress: 0, dispatched Insts: 0
 581500: system.cpu.rename: [tid:0]: 31 iq free
 581500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 581500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 581500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 581500: system.cpu.iew: Issue: Processing [tid:0]
 581500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 581500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 581500: system.cpu.iq: Not able to schedule any instructions.
 581500: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 581500: system.cpu.iew: Processing [tid:0]
 581500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 581500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 581500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 581500: system.cpu.iew: IQ has 31 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 14 free entries.
 581500: system.cpu.commit: Getting instructions from Rename stage.
 581500: system.cpu.commit: Trying to commit instructions in the ROB.
 581500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:99] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 581500: system.cpu.commit: [tid:0]: ROB has 2 insts & 38 free entries.
 581500: system.cpu: Scheduling next tick!
 582000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 582000: system.cpu.fetch: Running stage.
 582000: system.cpu.fetch: There are no more threads available to fetch from.
 582000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 582000: system.cpu.decode: Processing [tid:0]
 582000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 582000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 582000: system.cpu.decode: [tid:0]: Processing instruction [sn:104] with PC (0x14500=>0x14504).(0=>1)
 582000: system.cpu.decode: [tid:0]: Processing instruction [sn:105] with PC (0x14500=>0x14504).(1=>2)
 582000: system.cpu.decode: [tid:0]: Processing instruction [sn:106] with PC (0x14504=>0x14508).(0=>1)
 582000: system.cpu.decode: Activity this cycle.
 582000: system.cpu: Activity: 3
 582000: system.cpu.rename: Processing [tid:0]
 582000: system.cpu.rename: [tid:0]: Free IQ: 31, Free ROB: 38, Free LQ: 15, Free SQ: 14
 582000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 582000: system.cpu.rename: calcFreeROBEntires: free robEntries: 38, instsInProgress: 0, dispatched Insts: 0
 582000: system.cpu.rename: [tid:0]: 38 rob free
 582000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 31, instsInProgress: 0, dispatched Insts: 0
 582000: system.cpu.rename: [tid:0]: 31 iq free
 582000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 582000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 582000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 582000: system.cpu.iew: Issue: Processing [tid:0]
 582000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 582000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 582000: system.cpu.iq: Not able to schedule any instructions.
 582000: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 582000: system.cpu.iew: Processing [tid:0]
 582000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 582000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 582000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 582000: system.cpu.iew: IQ has 31 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 14 free entries.
 582000: system.cpu.commit: Getting instructions from Rename stage.
 582000: system.cpu.commit: Trying to commit instructions in the ROB.
 582000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:99] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 582000: system.cpu.commit: [tid:0]: ROB has 2 insts & 38 free entries.
 582000: system.cpu: Scheduling next tick!
 582500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 582500: system.cpu.fetch: Running stage.
 582500: system.cpu.fetch: There are no more threads available to fetch from.
 582500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 582500: system.cpu.decode: Processing [tid:0]
 582500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 582500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 582500: system.cpu.decode: [tid:0]: Processing instruction [sn:107] with PC (0x14508=>0x1450c).(0=>1)
 582500: system.cpu.decode: [tid:0]: Processing instruction [sn:108] with PC (0x1450c=>0x14510).(0=>1)
 582500: system.cpu.decode: Activity this cycle.
 582500: system.cpu: Activity: 4
 582500: system.cpu.rename: Processing [tid:0]
 582500: system.cpu.rename: [tid:0]: Free IQ: 31, Free ROB: 38, Free LQ: 15, Free SQ: 14
 582500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 582500: system.cpu.rename: calcFreeROBEntires: free robEntries: 38, instsInProgress: 0, dispatched Insts: 0
 582500: system.cpu.rename: [tid:0]: 38 rob free
 582500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 31, instsInProgress: 0, dispatched Insts: 0
 582500: system.cpu.rename: [tid:0]: 31 iq free
 582500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 582500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 582500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 582500: system.cpu.iew: Issue: Processing [tid:0]
 582500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 582500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 582500: system.cpu.iq: Not able to schedule any instructions.
 582500: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 582500: system.cpu.iew: Processing [tid:0]
 582500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 582500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 582500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 582500: system.cpu.iew: IQ has 31 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 14 free entries.
 582500: system.cpu.commit: Getting instructions from Rename stage.
 582500: system.cpu.commit: Trying to commit instructions in the ROB.
 582500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:99] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 582500: system.cpu.commit: [tid:0]: ROB has 2 insts & 38 free entries.
 582500: system.cpu: Scheduling next tick!
 583000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 583000: system.cpu.fetch: Running stage.
 583000: system.cpu.fetch: There are no more threads available to fetch from.
 583000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 583000: system.cpu.decode: Processing [tid:0]
 583000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 583000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 583000: system.cpu.rename: Processing [tid:0]
 583000: system.cpu.rename: [tid:0]: Free IQ: 31, Free ROB: 38, Free LQ: 15, Free SQ: 14
 583000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 583000: system.cpu.rename: calcFreeROBEntires: free robEntries: 38, instsInProgress: 0, dispatched Insts: 0
 583000: system.cpu.rename: [tid:0]: 38 rob free
 583000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 31, instsInProgress: 0, dispatched Insts: 0
 583000: system.cpu.rename: [tid:0]: 31 iq free
 583000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 583000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 583000: system.cpu.rename: calcFreeROBEntires: free robEntries: 38, instsInProgress: 0, dispatched Insts: 0
 583000: system.cpu.rename: [tid:0]: 38 rob free
 583000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 31, instsInProgress: 0, dispatched Insts: 0
 583000: system.cpu.rename: [tid:0]: 31 iq free
 583000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 583000: system.cpu.rename: [tid:0]: 0 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 583000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 583000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 583000: system.cpu.rename: [tid:0]: Processing instruction [sn:104] with PC (0x14500=>0x14504).(0=>1).
 583000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0 (flattened 0), got phys reg 84
 583000: system.cpu.rename: [tid:0]: Register 84 is ready.
 583000: global: [sn:104] has 1 ready out of 5 sources. RTI 0)
 583000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 583000: system.cpu.rename: [tid:0]: Register 960 is ready.
 583000: global: [sn:104] has 2 ready out of 5 sources. RTI 0)
 583000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 583000: system.cpu.rename: [tid:0]: Register 325 is ready.
 583000: global: [sn:104] has 3 ready out of 5 sources. RTI 0)
 583000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 583000: system.cpu.rename: [tid:0]: Register 325 is ready.
 583000: global: [sn:104] has 4 ready out of 5 sources. RTI 0)
 583000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 583000: system.cpu.rename: [tid:0]: Register 325 is ready.
 583000: global: [sn:104] has 5 ready out of 5 sources. RTI 0)
 583000: global: Renamed reg 3 to physical reg 101 old mapping was 99
 583000: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 101.
 583000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=2), [sn:104].
 583000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 583000: system.cpu.rename: [tid:0]: Processing instruction [sn:105] with PC (0x14500=>0x14504).(1=>2).
 583000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 583000: system.cpu.rename: [tid:0]: Register 325 is ready.
 583000: global: [sn:105] has 1 ready out of 4 sources. RTI 0)
 583000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 583000: system.cpu.rename: [tid:0]: Register 325 is ready.
 583000: global: [sn:105] has 2 ready out of 4 sources. RTI 0)
 583000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 583000: system.cpu.rename: [tid:0]: Register 325 is ready.
 583000: global: [sn:105] has 3 ready out of 4 sources. RTI 0)
 583000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0 (flattened 0), got phys reg 84
 583000: system.cpu.rename: [tid:0]: Register 84 is ready.
 583000: global: [sn:105] has 4 ready out of 4 sources. RTI 0)
 583000: global: Renamed reg 0 to physical reg 102 old mapping was 84
 583000: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 102.
 583000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=3), [sn:105].
 583000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 583000: system.cpu.rename: [tid:0]: Processing instruction [sn:106] with PC (0x14504=>0x14508).(0=>1).
 583000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 583000: system.cpu.rename: [tid:0]: Register 325 is ready.
 583000: global: [sn:106] has 1 ready out of 4 sources. RTI 0)
 583000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 583000: system.cpu.rename: [tid:0]: Register 325 is ready.
 583000: global: [sn:106] has 2 ready out of 4 sources. RTI 0)
 583000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 583000: system.cpu.rename: [tid:0]: Register 325 is ready.
 583000: global: [sn:106] has 3 ready out of 4 sources. RTI 0)
 583000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 101
 583000: system.cpu.rename: [tid:0]: Register 101 is not ready.
 583000: global: Renamed reg 0 to physical reg 338 old mapping was 335
 583000: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 338.
 583000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=4), [sn:106].
 583000: global: Renamed reg 2 to physical reg 339 old mapping was 336
 583000: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 339.
 583000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=5), [sn:106].
 583000: global: Renamed reg 1 to physical reg 340 old mapping was 337
 583000: system.cpu.rename: [tid:0]: Renaming arch reg 1 to physical reg 340.
 583000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=6), [sn:106].
 583000: system.cpu.rename: Activity this cycle.
 583000: system.cpu: Activity: 5
 583000: system.cpu.iew: Issue: Processing [tid:0]
 583000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 583000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 583000: system.cpu.iq: Not able to schedule any instructions.
 583000: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 583000: system.cpu.iew: Processing [tid:0]
 583000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 583000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 583000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 583000: system.cpu.iew: IQ has 31 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 14 free entries.
 583000: system.cpu.commit: Getting instructions from Rename stage.
 583000: system.cpu.commit: Trying to commit instructions in the ROB.
 583000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:99] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 583000: system.cpu.commit: [tid:0]: ROB has 2 insts & 38 free entries.
 583000: system.cpu: Scheduling next tick!
 583500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 583500: system.cpu.fetch: Running stage.
 583500: system.cpu.fetch: There are no more threads available to fetch from.
 583500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 583500: system.cpu.decode: Processing [tid:0]
 583500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 583500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 583500: system.cpu.rename: Processing [tid:0]
 583500: system.cpu.rename: [tid:0]: Free IQ: 31, Free ROB: 38, Free LQ: 15, Free SQ: 14
 583500: system.cpu.rename: [tid:0]: 3 instructions not yet in ROB
 583500: system.cpu.rename: calcFreeROBEntires: free robEntries: 38, instsInProgress: 3, dispatched Insts: 0
 583500: system.cpu.rename: [tid:0]: 35 rob free
 583500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 31, instsInProgress: 3, dispatched Insts: 0
 583500: system.cpu.rename: [tid:0]: 28 iq free
 583500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 1, loads dispatchedToLQ: 0
 583500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 583500: system.cpu.rename: calcFreeROBEntires: free robEntries: 38, instsInProgress: 3, dispatched Insts: 0
 583500: system.cpu.rename: [tid:0]: 35 rob free
 583500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 31, instsInProgress: 3, dispatched Insts: 0
 583500: system.cpu.rename: [tid:0]: 28 iq free
 583500: system.cpu.rename: [tid:0]: 2 available instructions to send iew.
 583500: system.cpu.rename: [tid:0]: 3 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 583500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 583500: system.cpu.rename: [tid:0]: Processing instruction [sn:107] with PC (0x14508=>0x1450c).(0=>1).
 583500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1536 (flattened 0), got phys reg 338
 583500: system.cpu.rename: [tid:0]: Register 338 is not ready.
 583500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 583500: system.cpu.rename: [tid:0]: Register 325 is ready.
 583500: global: [sn:107] has 1 ready out of 3 sources. RTI 0)
 583500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 583500: system.cpu.rename: [tid:0]: Register 325 is ready.
 583500: global: [sn:107] has 2 ready out of 3 sources. RTI 0)
 583500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 583500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 1, loads dispatchedToLQ: 0
 583500: system.cpu.rename: [tid:0]: Processing instruction [sn:108] with PC (0x1450c=>0x14510).(0=>1).
 583500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 100
 583500: system.cpu.rename: [tid:0]: Register 100 is not ready.
 583500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 583500: system.cpu.rename: [tid:0]: Register 960 is ready.
 583500: global: [sn:108] has 1 ready out of 5 sources. RTI 0)
 583500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 583500: system.cpu.rename: [tid:0]: Register 325 is ready.
 583500: global: [sn:108] has 2 ready out of 5 sources. RTI 0)
 583500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 583500: system.cpu.rename: [tid:0]: Register 325 is ready.
 583500: global: [sn:108] has 3 ready out of 5 sources. RTI 0)
 583500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 583500: system.cpu.rename: [tid:0]: Register 325 is ready.
 583500: global: [sn:108] has 4 ready out of 5 sources. RTI 0)
 583500: global: Renamed reg 3 to physical reg 103 old mapping was 101
 583500: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 103.
 583500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=7), [sn:108].
 583500: system.cpu.rename: Activity this cycle.
 583500: system.cpu: Activity: 6
 583500: system.cpu.iew: Issue: Processing [tid:0]
 583500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 583500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14500=>0x14504).(0=>1) [sn:104] [tid:0] to IQ.
 583500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:104]
 583500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 583500: system.cpu.iew.lsq.thread0: Inserting load PC (0x14500=>0x14504).(0=>1), idx:16 [sn:104]
 583500: system.cpu.iq: Adding instruction [sn:104] PC (0x14500=>0x14504).(0=>1) to the IQ.
 583500: memdepentry: Memory dependency entry created.  memdep_count=2 (0x14500=>0x14504).(0=>1)
 583500: global: Inst 0x14500 with index 320 had no SSID
 583500: system.cpu.memDep0: No dependency for inst PC (0x14500=>0x14504).(0=>1) [sn:104].
 583500: system.cpu.memDep0: Adding instruction [sn:104] to the ready list.
 583500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14500=>0x14504).(0=>1) opclass:32 [sn:104].
 583500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14500=>0x14504).(1=>2) [sn:105] [tid:0] to IQ.
 583500: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:105]
 583500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14504=>0x14508).(0=>1) [sn:106] [tid:0] to IQ.
 583500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:106]
 583500: system.cpu.iq: Adding instruction [sn:106] PC (0x14504=>0x14508).(0=>1) to the IQ.
 583500: system.cpu.iq: Instruction PC (0x14504=>0x14508).(0=>1) has src reg 101 that is being added to the dependency chain.
 583500: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:105]
 583500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 583500: system.cpu.iq: Thread 0: Issuing instruction PC (0x14500=>0x14504).(0=>1) [sn:104]
 583500: system.cpu.memDep0: Issuing instruction PC 0x14500 [sn:104].
 583500: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 583500: system.cpu.iew: Processing [tid:0]
 583500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 583500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 583500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 583500: system.cpu.iew: IQ has 29 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 14 free entries.
 583500: system.cpu.commit: Getting instructions from Rename stage.
 583500: system.cpu.commit: Inserting PC (0x14500=>0x14504).(0=>1) [sn:104] [tid:0] into ROB.
 583500: system.cpu.rob: Adding inst PC (0x14500=>0x14504).(0=>1) to the ROB.
 583500: system.cpu.rob: [tid:0] Now has 3 instructions.
 583500: system.cpu.commit: Inserting PC (0x14500=>0x14504).(1=>2) [sn:105] [tid:0] into ROB.
 583500: system.cpu.rob: Adding inst PC (0x14500=>0x14504).(1=>2) to the ROB.
 583500: system.cpu.rob: [tid:0] Now has 4 instructions.
 583500: system.cpu.commit: Inserting PC (0x14504=>0x14508).(0=>1) [sn:106] [tid:0] into ROB.
 583500: system.cpu.rob: Adding inst PC (0x14504=>0x14508).(0=>1) to the ROB.
 583500: system.cpu.rob: [tid:0] Now has 5 instructions.
 583500: system.cpu.commit: Trying to commit instructions in the ROB.
 583500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:99] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 583500: system.cpu.commit: [tid:0]: ROB has 5 insts & 35 free entries.
 583500: system.cpu.commit: Activity This Cycle.
 583500: system.cpu: Scheduling next tick!
 584000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 584000: system.cpu.fetch: Running stage.
 584000: system.cpu.fetch: There are no more threads available to fetch from.
 584000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 584000: system.cpu.decode: Processing [tid:0]
 584000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 584000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 584000: system.cpu.rename: Processing [tid:0]
 584000: system.cpu.rename: [tid:0]: Free IQ: 31, Free ROB: 35, Free LQ: 15, Free SQ: 14
 584000: system.cpu.rename: [tid:0]: 5 instructions not yet in ROB
 584000: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 5, dispatched Insts: 3
 584000: system.cpu.rename: [tid:0]: 33 rob free
 584000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 31, instsInProgress: 5, dispatched Insts: 3
 584000: system.cpu.rename: [tid:0]: 29 iq free
 584000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 2, loads dispatchedToLQ: 1
 584000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 584000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 584000: system.cpu.iew: Issue: Processing [tid:0]
 584000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 584000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14508=>0x1450c).(0=>1) [sn:107] [tid:0] to IQ.
 584000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:107]
 584000: system.cpu.iq: Adding instruction [sn:107] PC (0x14508=>0x1450c).(0=>1) to the IQ.
 584000: system.cpu.iq: Instruction PC (0x14508=>0x1450c).(0=>1) has src reg 338 that is being added to the dependency chain.
 584000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1450c=>0x14510).(0=>1) [sn:108] [tid:0] to IQ.
 584000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:108]
 584000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 584000: system.cpu.iew.lsq.thread0: Inserting load PC (0x1450c=>0x14510).(0=>1), idx:0 [sn:108]
 584000: system.cpu.iq: Adding instruction [sn:108] PC (0x1450c=>0x14510).(0=>1) to the IQ.
 584000: system.cpu.iq: Instruction PC (0x1450c=>0x14510).(0=>1) has src reg 100 that is being added to the dependency chain.
 584000: memdepentry: Memory dependency entry created.  memdep_count=3 (0x1450c=>0x14510).(0=>1)
 584000: global: Inst 0x1450c with index 323 had no SSID
 584000: system.cpu.memDep0: No dependency for inst PC (0x1450c=>0x14510).(0=>1) [sn:108].
 584000: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:105]
 584000: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:105]
 584000: global: RegFile: Access to cc register 325, has data 0
 584000: global: RegFile: Access to cc register 325, has data 0
 584000: global: RegFile: Access to cc register 325, has data 0
 584000: global: RegFile: Access to int register 84, has data 0xbefffec8
 584000: global: RegFile: Setting int register 102 to 0xbefffed0
 584000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 584000: system.cpu.iq: Waking dependents of completed instruction.
 584000: system.cpu.iq: Waking any dependents on register 102.
 584000: system.cpu.iew: Sending instructions to commit, [sn:105] PC (0x14500=>0x14504).(1=>2).
 584000: system.cpu.iew: Setting Destination Register 102
 584000: system.cpu.scoreboard: Setting reg 102 as ready
 584000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 584000: system.cpu.iq: Not able to schedule any instructions.
 584000: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 584000: system.cpu.iew: Processing [tid:0]
 584000: system.cpu.iew: [tid:0], Dispatch dispatched 2 instructions.
 584000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 584000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 584000: system.cpu.iew: IQ has 27 free entries (Can schedule: 0).  LQ has 13 free entries. SQ has 14 free entries.
 584000: system.cpu.commit: Getting instructions from Rename stage.
 584000: system.cpu.commit: Inserting PC (0x14508=>0x1450c).(0=>1) [sn:107] [tid:0] into ROB.
 584000: system.cpu.rob: Adding inst PC (0x14508=>0x1450c).(0=>1) to the ROB.
 584000: system.cpu.rob: [tid:0] Now has 6 instructions.
 584000: system.cpu.commit: Inserting PC (0x1450c=>0x14510).(0=>1) [sn:108] [tid:0] into ROB.
 584000: system.cpu.rob: Adding inst PC (0x1450c=>0x14510).(0=>1) to the ROB.
 584000: system.cpu.rob: [tid:0] Now has 7 instructions.
 584000: system.cpu.commit: Trying to commit instructions in the ROB.
 584000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:99] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 584000: system.cpu.commit: [tid:0]: ROB has 7 insts & 33 free entries.
 584000: system.cpu.commit: Activity This Cycle.
 584000: system.cpu: Activity: 7
 584000: system.cpu: Scheduling next tick!
 584000: system.cpu.iq: Processing FU completion [sn:104]
 584000: system.cpu: CPU already running.
 584500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 584500: system.cpu.fetch: Running stage.
 584500: system.cpu.fetch: There are no more threads available to fetch from.
 584500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 584500: system.cpu.decode: Processing [tid:0]
 584500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 584500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 584500: system.cpu.rename: Processing [tid:0]
 584500: system.cpu.rename: [tid:0]: Free IQ: 31, Free ROB: 33, Free LQ: 15, Free SQ: 14
 584500: system.cpu.rename: [tid:0]: 2 instructions not yet in ROB
 584500: system.cpu.rename: calcFreeROBEntires: free robEntries: 33, instsInProgress: 2, dispatched Insts: 2
 584500: system.cpu.rename: [tid:0]: 33 rob free
 584500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 31, instsInProgress: 2, dispatched Insts: 2
 584500: system.cpu.rename: [tid:0]: 31 iq free
 584500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 1, loads dispatchedToLQ: 1
 584500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 584500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 584500: system.cpu.iew: Issue: Processing [tid:0]
 584500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 584500: system.cpu.iew: Execute: Executing instructions from IQ.
 584500: system.cpu.iew: Execute: Processing PC (0x14500=>0x14504).(0=>1), [tid:0] [sn:104].
 584500: system.cpu.iew: Execute: Calculating address for memory reference.
 584500: system.cpu.iew.lsq.thread0: Executing load PC (0x14500=>0x14504).(0=>1), [sn:104]
 584500: global: RegFile: Access to int register 84, has data 0xbefffec8
 584500: global: RegFile: Access to cc register 325, has data 0
 584500: global: RegFile: Access to cc register 325, has data 0
 584500: global: RegFile: Access to cc register 325, has data 0
 584500: system.cpu.iew.lsq.thread0: Read called, load idx: 16, store idx: 8, storeHead: 6 addr: 0x77ec8
 584500: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:104] PC (0x14500=>0x14504).(0=>1)
 584500: system.cpu: Activity: 8
 584500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 584500: system.cpu.iq: Not able to schedule any instructions.
 584500: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 584500: system.cpu.iew: Processing [tid:0]
 584500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 584500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 584500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 584500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 584500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 584500: system.cpu.iew: IQ has 27 free entries (Can schedule: 0).  LQ has 13 free entries. SQ has 14 free entries.
 584500: system.cpu.iew: Activity this cycle.
 584500: system.cpu.commit: Getting instructions from Rename stage.
 584500: system.cpu.commit: Trying to commit instructions in the ROB.
 584500: system.cpu.commit: [tid:0]: Marking PC (0x14500=>0x14504).(1=>2), [sn:105] ready within ROB.
 584500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:99] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 584500: system.cpu.commit: [tid:0]: ROB has 7 insts & 33 free entries.
 584500: system.cpu: Scheduling next tick!
 585000: system.cpu.icache_port: Fetch unit received timing
 585000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 585000: system.cpu: CPU already running.
 585000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 585000: system.cpu.fetch: Activating stage.
 585000: system.cpu: Activity: 9
 585000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 585000: system.cpu.fetch: Running stage.
 585000: system.cpu.fetch: Attempting to fetch from [tid:0]
 585000: system.cpu.fetch: [tid:0]: Icache miss is complete.
 585000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 585000: global: DynInst: [sn:109] Instruction created. Instcount for system.cpu = 25
 585000: system.cpu.fetch: [tid:0]: Instruction PC 0x14510 (0) created [sn:109].
 585000: system.cpu.fetch: [tid:0]: Instruction is:   cmps   r2, #15
 585000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 585000: global: DynInst: [sn:110] Instruction created. Instcount for system.cpu = 26
 585000: system.cpu.fetch: [tid:0]: Instruction PC 0x14514 (0) created [sn:110].
 585000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #360]
 585000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 585000: global: DynInst: [sn:111] Instruction created. Instcount for system.cpu = 27
 585000: system.cpu.fetch: [tid:0]: Instruction PC 0x14518 (0) created [sn:111].
 585000: system.cpu.fetch: [tid:0]: Instruction is:   str   r5, [r3, #0]
 585000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 585000: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 585000: system.cpu.fetch: [tid:0][sn:109]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 585000: system.cpu.fetch: [tid:0][sn:110]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 585000: system.cpu.fetch: [tid:0][sn:111]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 585000: system.cpu.fetch: Activity this cycle.
 585000: system.cpu: Activity: 10
 585000: system.cpu.decode: Processing [tid:0]
 585000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 585000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 585000: system.cpu.rename: Processing [tid:0]
 585000: system.cpu.rename: [tid:0]: Free IQ: 27, Free ROB: 33, Free LQ: 13, Free SQ: 14
 585000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 585000: system.cpu.rename: calcFreeROBEntires: free robEntries: 33, instsInProgress: 0, dispatched Insts: 0
 585000: system.cpu.rename: [tid:0]: 33 rob free
 585000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 27, instsInProgress: 0, dispatched Insts: 0
 585000: system.cpu.rename: [tid:0]: 27 iq free
 585000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 0, loads dispatchedToLQ: 0
 585000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 585000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 585000: system.cpu.iew: Issue: Processing [tid:0]
 585000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 585000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 585000: system.cpu.iq: Not able to schedule any instructions.
 585000: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 585000: system.cpu.iew: Processing [tid:0]
 585000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 585000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 585000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 585000: system.cpu.iew: IQ has 27 free entries (Can schedule: 0).  LQ has 13 free entries. SQ has 14 free entries.
 585000: system.cpu.commit: Getting instructions from Rename stage.
 585000: system.cpu.commit: Trying to commit instructions in the ROB.
 585000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:99] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 585000: system.cpu.commit: [tid:0]: ROB has 7 insts & 33 free entries.
 585000: system.cpu: Scheduling next tick!
 585500: system.cpu.iew.lsq.thread0: Writeback event [sn:104].
 585500: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:104].
 585500: system.cpu: CPU already running.
 585500: global: RegFile: Access to cc register 325, has data 0
 585500: global: RegFile: Access to cc register 325, has data 0
 585500: global: RegFile: Access to cc register 325, has data 0
 585500: global: RegFile: Setting int register 101 to 0x11
 585500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 585500: system.cpu.iew: Activity this cycle.
 585500: system.cpu: Activity: 11
 585500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 585500: system.cpu.fetch: Running stage.
 585500: system.cpu.fetch: Attempting to fetch from [tid:0]
 585500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 585500: global: DynInst: [sn:112] Instruction created. Instcount for system.cpu = 28
 585500: system.cpu.fetch: [tid:0]: Instruction PC 0x1451c (0) created [sn:112].
 585500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [sp, #4]
 585500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 585500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14520=>0x14524).(0=>1).
 585500: system.cpu.fetch: [tid:0] Fetching cache line 0x14520 for addr 0x14520
 585500: system.cpu: CPU already running.
 585500: system.cpu.fetch: Fetch: Doing instruction read.
 585500: system.cpu.fetch: [tid:0]: Doing Icache access.
 585500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 585500: system.cpu.fetch: Deactivating stage.
 585500: system.cpu: Activity: 10
 585500: system.cpu.fetch: [tid:0][sn:112]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 585500: system.cpu.fetch: Activity this cycle.
 585500: system.cpu.decode: Processing [tid:0]
 585500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 585500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 585500: system.cpu.rename: Processing [tid:0]
 585500: system.cpu.rename: [tid:0]: Free IQ: 27, Free ROB: 33, Free LQ: 13, Free SQ: 14
 585500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 585500: system.cpu.rename: calcFreeROBEntires: free robEntries: 33, instsInProgress: 0, dispatched Insts: 0
 585500: system.cpu.rename: [tid:0]: 33 rob free
 585500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 27, instsInProgress: 0, dispatched Insts: 0
 585500: system.cpu.rename: [tid:0]: 27 iq free
 585500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 0, loads dispatchedToLQ: 0
 585500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 585500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 585500: system.cpu.iew: Issue: Processing [tid:0]
 585500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 585500: system.cpu.iew: Sending instructions to commit, [sn:104] PC (0x14500=>0x14504).(0=>1).
 585500: system.cpu.iew: Setting Destination Register 101
 585500: system.cpu.scoreboard: Setting reg 101 as ready
 585500: system.cpu.iq: Waking dependents of completed instruction.
 585500: system.cpu.iq: Completing mem instruction PC: (0x14500=>0x14504).(0=>1) [sn:104]
 585500: system.cpu.memDep0: Completed mem instruction PC (0x14500=>0x14504).(0=>1) [sn:104].
 585500: memdepentry: Memory dependency entry deleted.  memdep_count=2 (0x14500=>0x14504).(0=>1)
 585500: system.cpu.iq: Waking any dependents on register 101.
 585500: system.cpu.iq: Waking up a dependent instruction, [sn:106] PC (0x14504=>0x14508).(0=>1).
 585500: global: [sn:106] has 4 ready out of 4 sources. RTI 0)
 585500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14504=>0x14508).(0=>1) opclass:1 [sn:106].
 585500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 585500: system.cpu.iq: Thread 0: Issuing instruction PC (0x14504=>0x14508).(0=>1) [sn:106]
 585500: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 585500: system.cpu.iew: Processing [tid:0]
 585500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 585500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 585500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 585500: system.cpu.iew: IQ has 29 free entries (Can schedule: 0).  LQ has 13 free entries. SQ has 14 free entries.
 585500: system.cpu.commit: Getting instructions from Rename stage.
 585500: system.cpu.commit: Trying to commit instructions in the ROB.
 585500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:99] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 585500: system.cpu.commit: [tid:0]: ROB has 7 insts & 33 free entries.
 585500: system.cpu: Activity: 9
 585500: system.cpu: Scheduling next tick!
 586000: system.cpu.icache_port: Fetch unit received timing
 586000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 586000: system.cpu: CPU already running.
 586000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 586000: system.cpu.fetch: Activating stage.
 586000: system.cpu: Activity: 10
 586000: system.cpu.iew.lsq.thread0: Writeback event [sn:99].
 586000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:99].
 586000: system.cpu: CPU already running.
 586000: global: RegFile: Access to cc register 335, has data 0x2
 586000: global: RegFile: Access to cc register 337, has data 0
 586000: global: RegFile: Access to cc register 325, has data 0
 586000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 586000: system.cpu.iew: Activity this cycle.
 586000: system.cpu: Activity: 11
 586000: system.cpu.iew: Execute: Branch mispredict detected.
 586000: system.cpu.iew: Predicted target was PC:0x14470, NPC:0x14474.
 586000: system.cpu.iew: Execute: Redirecting fetch to PC: 0x145b4, NPC: 0x145b4.
 586000: system.cpu.iew: [tid:0]: Squashing from a specific instruction, PC: (0x1446c=>0x145b4).(0=>1) [sn:99].
 586000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 586000: system.cpu.fetch: Running stage.
 586000: system.cpu.fetch: Attempting to fetch from [tid:0]
 586000: system.cpu.fetch: [tid:0]: Icache miss is complete.
 586000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 586000: global: DynInst: [sn:113] Instruction created. Instcount for system.cpu = 29
 586000: system.cpu.fetch: [tid:0]: Instruction PC 0x14520 (0) created [sn:113].
 586000: system.cpu.fetch: [tid:0]: Instruction is:   str   r6, [r4, #4]
 586000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 586000: global: DynInst: [sn:114] Instruction created. Instcount for system.cpu = 30
 586000: system.cpu.fetch: [tid:0]: Instruction PC 0x14524 (0) created [sn:114].
 586000: system.cpu.fetch: [tid:0]: Instruction is:   str   r3, [r2, #0]
 586000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 586000: global: DynInst: [sn:115] Instruction created. Instcount for system.cpu = 31
 586000: system.cpu.fetch: [tid:0]: Instruction PC 0x14528 (0) created [sn:115].
 586000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #344]
 586000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 586000: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 586000: system.cpu.fetch: [tid:0][sn:113]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 586000: system.cpu.fetch: [tid:0][sn:114]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 586000: system.cpu.fetch: [tid:0][sn:115]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 586000: system.cpu.fetch: Activity this cycle.
 586000: system.cpu.decode: Processing [tid:0]
 586000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 586000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 586000: system.cpu.rename: Processing [tid:0]
 586000: system.cpu.rename: [tid:0]: Free IQ: 27, Free ROB: 33, Free LQ: 13, Free SQ: 14
 586000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 586000: system.cpu.rename: calcFreeROBEntires: free robEntries: 33, instsInProgress: 0, dispatched Insts: 0
 586000: system.cpu.rename: [tid:0]: 33 rob free
 586000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 27, instsInProgress: 0, dispatched Insts: 0
 586000: system.cpu.rename: [tid:0]: 27 iq free
 586000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 0, loads dispatchedToLQ: 0
 586000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 586000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 586000: system.cpu.iew: Issue: Processing [tid:0]
 586000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 586000: system.cpu.iew: Execute: Executing instructions from IQ.
 586000: system.cpu.iew: Execute: Processing PC (0x14504=>0x14508).(0=>1), [tid:0] [sn:106].
 586000: global: RegFile: Access to cc register 325, has data 0
 586000: global: RegFile: Access to cc register 325, has data 0
 586000: global: RegFile: Access to cc register 325, has data 0
 586000: global: RegFile: Access to int register 101, has data 0x11
 586000: global: RegFile: Setting cc register 338 to 0
 586000: global: RegFile: Setting cc register 339 to 0
 586000: global: RegFile: Setting cc register 340 to 0x1
 586000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1, wbActual:1
 586000: system.cpu.iew: Sending instructions to commit, [sn:99] PC (0x1446c=>0x145b4).(0=>1).
 586000: system.cpu.iew: Setting Destination Register 100
 586000: system.cpu.scoreboard: Setting reg 100 as ready
 586000: system.cpu.iq: Waking dependents of completed instruction.
 586000: system.cpu.iq: Completing mem instruction PC: (0x1446c=>0x145b4).(0=>1) [sn:99]
 586000: system.cpu.memDep0: Completed mem instruction PC (0x1446c=>0x145b4).(0=>1) [sn:99].
 586000: memdepentry: Memory dependency entry deleted.  memdep_count=1 (0x1446c=>0x145b4).(0=>1)
 586000: system.cpu.iq: Waking any dependents on register 100.
 586000: system.cpu.iq: Waking up a dependent instruction, [sn:108] PC (0x1450c=>0x14510).(0=>1).
 586000: global: [sn:108] has 5 ready out of 5 sources. RTI 0)
 586000: system.cpu.iq: Checking if memory instruction can issue.
 586000: system.cpu.memDep0: Marking registers as ready for instruction PC (0x1450c=>0x14510).(0=>1) [sn:108].
 586000: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
 586000: system.cpu.memDep0: Adding instruction [sn:108] to the ready list.
 586000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1450c=>0x14510).(0=>1) opclass:32 [sn:108].
 586000: system.cpu.iew: Sending instructions to commit, [sn:106] PC (0x14504=>0x14508).(0=>1).
 586000: system.cpu.iew: Setting Destination Register 338
 586000: system.cpu.scoreboard: Setting reg 338 as ready
 586000: system.cpu.iew: Setting Destination Register 339
 586000: system.cpu.scoreboard: Setting reg 339 as ready
 586000: system.cpu.iew: Setting Destination Register 340
 586000: system.cpu.scoreboard: Setting reg 340 as ready
 586000: system.cpu.iq: Waking dependents of completed instruction.
 586000: system.cpu.iq: Waking any dependents on register 338.
 586000: system.cpu.iq: Waking up a dependent instruction, [sn:107] PC (0x14508=>0x1450c).(0=>1).
 586000: global: [sn:107] has 3 ready out of 3 sources. RTI 0)
 586000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14508=>0x1450c).(0=>1) opclass:1 [sn:107].
 586000: system.cpu.iq: Waking any dependents on register 339.
 586000: system.cpu.iq: Waking any dependents on register 340.
 586000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 586000: system.cpu.iq: Thread 0: Issuing instruction PC (0x14508=>0x1450c).(0=>1) [sn:107]
 586000: system.cpu.iq: Thread 0: Issuing instruction PC (0x1450c=>0x14510).(0=>1) [sn:108]
 586000: system.cpu.memDep0: Issuing instruction PC 0x1450c [sn:108].
 586000: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 586000: system.cpu.iew: Processing [tid:0]
 586000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 586000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 586000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 586000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 586000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 586000: system.cpu.iew: IQ has 31 free entries (Can schedule: 0).  LQ has 13 free entries. SQ has 14 free entries.
 586000: system.cpu.iew: Activity this cycle.
 586000: system.cpu.commit: Getting instructions from Rename stage.
 586000: system.cpu.commit: Trying to commit instructions in the ROB.
 586000: system.cpu.commit: [tid:0]: Marking PC (0x14500=>0x14504).(0=>1), [sn:104] ready within ROB.
 586000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:99] PC (0x1446c=>0x145b4).(0=>1) is head of ROB and not ready
 586000: system.cpu.commit: [tid:0]: ROB has 7 insts & 33 free entries.
 586000: system.cpu: Activity: 10
 586000: system.cpu: Scheduling next tick!
 586500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 586500: system.cpu.fetch: Running stage.
 586500: system.cpu.fetch: Attempting to fetch from [tid:0]
 586500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 586500: global: DynInst: [sn:116] Instruction created. Instcount for system.cpu = 32
 586500: system.cpu.fetch: [tid:0]: Instruction PC 0x1452c (0) created [sn:116].
 586500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #344]
 586500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 586500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14530=>0x14534).(0=>1).
 586500: system.cpu.fetch: [tid:0] Fetching cache line 0x14530 for addr 0x14530
 586500: system.cpu: CPU already running.
 586500: system.cpu.fetch: Fetch: Doing instruction read.
 586500: system.cpu.fetch: [tid:0]: Doing Icache access.
 586500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 586500: system.cpu.fetch: Deactivating stage.
 586500: system.cpu: Activity: 9
 586500: system.cpu.fetch: [tid:0][sn:116]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 586500: system.cpu.fetch: Activity this cycle.
 586500: system.cpu: Activity: 10
 586500: system.cpu.decode: Processing [tid:0]
 586500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 586500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 586500: system.cpu.decode: [tid:0]: Processing instruction [sn:109] with PC (0x14510=>0x14514).(0=>1)
 586500: system.cpu.decode: [tid:0]: Processing instruction [sn:110] with PC (0x14514=>0x14518).(0=>1)
 586500: system.cpu.decode: [tid:0]: Processing instruction [sn:111] with PC (0x14518=>0x1451c).(0=>1)
 586500: system.cpu.decode: Activity this cycle.
 586500: system.cpu.rename: Processing [tid:0]
 586500: system.cpu.rename: [tid:0]: Free IQ: 31, Free ROB: 33, Free LQ: 13, Free SQ: 14
 586500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 586500: system.cpu.rename: calcFreeROBEntires: free robEntries: 33, instsInProgress: 0, dispatched Insts: 0
 586500: system.cpu.rename: [tid:0]: 33 rob free
 586500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 31, instsInProgress: 0, dispatched Insts: 0
 586500: system.cpu.rename: [tid:0]: 31 iq free
 586500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 0, loads dispatchedToLQ: 0
 586500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 586500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 586500: system.cpu.iew: Issue: Processing [tid:0]
 586500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 586500: system.cpu.iew: Execute: Executing instructions from IQ.
 586500: system.cpu.iew: Execute: Processing PC (0x14508=>0x1450c).(0=>1), [tid:0] [sn:107].
 586500: global: RegFile: Access to cc register 338, has data 0
 586500: global: RegFile: Access to cc register 325, has data 0
 586500: global: RegFile: Access to cc register 325, has data 0
 586500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 586500: system.cpu.iew: Execute: Branch mispredict detected.
 586500: system.cpu.iew: Predicted target was PC: (0x1450c=>0x14510).(0=>1).
 586500: system.cpu.iew: Execute: Redirecting fetch to PC: (0x14508=>0x14464).(0=>1).
 586500: system.cpu.iew: [tid:0]: Squashing from a specific instruction, PC: (0x14508=>0x14464).(0=>1) [sn:107].
 586500: system.cpu.iew: Sending instructions to commit, [sn:107] PC (0x14508=>0x14464).(0=>1).
 586500: system.cpu.iq: Waking dependents of completed instruction.
 586500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 586500: system.cpu.iq: Not able to schedule any instructions.
 586500: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 586500: system.cpu.iew: Processing [tid:0]
 586500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 586500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 586500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 586500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 586500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 586500: system.cpu.iew: IQ has 31 free entries (Can schedule: 0).  LQ has 13 free entries. SQ has 14 free entries.
 586500: system.cpu.iew: Activity this cycle.
 586500: system.cpu.commit: [tid:0]: Squashing due to branch mispred PC:0x1446c [sn:99]
 586500: system.cpu.commit: [tid:0]: Redirecting to PC 0x145b8
 586500: system.cpu.rob: Starting to squash within the ROB.
 586500: system.cpu.rob: [tid:0]: Squashing instructions until [sn:99].
 586500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x1450c=>0x14510).(0=>1), seq num 108.
 586500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14508=>0x14464).(0=>1), seq num 107.
 586500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14504=>0x14508).(0=>1), seq num 106.
 586500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14500=>0x14504).(1=>2), seq num 105.
 586500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14500=>0x14504).(0=>1), seq num 104.
 586500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14470=>0x14500).(0=>1), seq num 100.
 586500: system.cpu.rob: [tid:0]: Done squashing instructions.
 586500: system.cpu.commit: [tid:0]: Marking PC (0x1446c=>0x145b4).(0=>1), [sn:99] ready within ROB.
 586500: system.cpu.commit: [tid:0]: Instruction [sn:99] PC (0x1446c=>0x145b4).(0=>1) is head of ROB and ready to commit
 586500: system.cpu.commit: [tid:0]: ROB has 7 insts & 33 free entries.
 586500: system.cpu.commit: Activity This Cycle.
 586500: system.cpu.commit: Activating stage.
 586500: system.cpu: Activity: 11
 586500: system.cpu: Scheduling next tick!
 586500: system.cpu.iq: Processing FU completion [sn:108]
 586500: system.cpu: CPU already running.
 587000: system.cpu.icache_port: Fetch unit received timing
 587000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 587000: system.cpu: CPU already running.
 587000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 587000: system.cpu.fetch: Activating stage.
 587000: system.cpu: Activity: 12
 587000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 587000: system.cpu.fetch: [tid:0]: Squashing instructions due to squash from commit.
 587000: system.cpu.fetch: [tid:0]: Squash from commit.
 587000: system.cpu.fetch: [tid:0]: Squashing, setting PC to: (0x145b4=>0x145b8).(0=>1).
 587000: system.cpu: Thread 0: Deleting instructions from instruction list.
 587000: system.cpu: ROB is not empty, squashing insts not in ROB.
 587000: system.cpu: Squashing instruction, [tid:0] [sn:116] PC (0x1452c=>0x14530).(0=>1)
 587000: system.cpu: Squashing instruction, [tid:0] [sn:115] PC (0x14528=>0x1452c).(0=>1)
 587000: system.cpu: Squashing instruction, [tid:0] [sn:114] PC (0x14524=>0x14528).(0=>1)
 587000: system.cpu: Squashing instruction, [tid:0] [sn:113] PC (0x14520=>0x14524).(0=>1)
 587000: system.cpu: Squashing instruction, [tid:0] [sn:112] PC (0x1451c=>0x14520).(0=>1)
 587000: system.cpu: Squashing instruction, [tid:0] [sn:111] PC (0x14518=>0x1451c).(0=>1)
 587000: system.cpu: Squashing instruction, [tid:0] [sn:110] PC (0x14514=>0x14518).(0=>1)
 587000: system.cpu: Squashing instruction, [tid:0] [sn:109] PC (0x14510=>0x14514).(0=>1)
 587000: system.cpu.fetch: Running stage.
 587000: system.cpu.fetch: There are no more threads available to fetch from.
 587000: system.cpu.fetch: [tid:0]: Fetch is squashing!
 587000: system.cpu.decode: Processing [tid:0]
 587000: system.cpu.decode: [tid:0]: Squashing instructions due to squash from commit.
 587000: system.cpu.decode: [tid:0]: Squashing.
 587000: system.cpu.rename: Processing [tid:0]
 587000: system.cpu.rename: [tid:0]: Free IQ: 31, Free ROB: 33, Free LQ: 13, Free SQ: 14
 587000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 587000: system.cpu.rename: [tid:0]: Squashing instructions due to squash from commit.
 587000: system.cpu.rename: [tid:0]: Squashing instructions.
 587000: system.cpu.rename: [tid:0]: Removing history entry with sequence number 108.
 587000: system.cpu.freelist: Freeing register 103.
 587000: system.cpu.rename: [tid:0]: Removing history entry with sequence number 106.
 587000: system.cpu.freelist: Freeing register 340.
 587000: system.cpu.rename: [tid:0]: Removing history entry with sequence number 106.
 587000: system.cpu.freelist: Freeing register 339.
 587000: system.cpu.rename: [tid:0]: Removing history entry with sequence number 106.
 587000: system.cpu.freelist: Freeing register 338.
 587000: system.cpu.rename: [tid:0]: Removing history entry with sequence number 105.
 587000: system.cpu.freelist: Freeing register 102.
 587000: system.cpu.rename: [tid:0]: Removing history entry with sequence number 104.
 587000: system.cpu.freelist: Freeing register 101.
 587000: system.cpu.iew: Issue: Processing [tid:0]
 587000: system.cpu.iew: [tid:0]: Squashing all instructions.
 587000: system.cpu.iq: [tid:0]: Starting to squash instructions in the IQ.
 587000: system.cpu.iq: [tid:0]: Squashing until sequence number 99!
 587000: system.cpu.iq: [tid:0]: Instruction [sn:108] PC (0x1450c=>0x14510).(0=>1) squashed.
 587000: system.cpu.iq: [tid:0]: Instruction [sn:105] PC (0x14500=>0x14504).(1=>2) squashed.
 587000: system.cpu.iq: [tid:0]: Instruction [sn:100] PC (0x14470=>0x14500).(0=>1) squashed.
 587000: system.cpu.memDep0: Squashing inst [sn:108]
 587000: memdepentry: Memory dependency entry deleted.  memdep_count=0 (0x1450c=>0x14510).(0=>1)
 587000: global: StoreSet: Squashing until inum 99
 587000: system.cpu.iew.lsq.thread0: Squashing until [sn:99]!(Loads:3 Stores:2)
 587000: system.cpu.iew.lsq.thread0: Load Instruction PC (0x1450c=>0x14510).(0=>1) squashed, [sn:108]
 587000: system.cpu.iew.lsq.thread0: Load Instruction PC (0x14500=>0x14504).(0=>1) squashed, [sn:104]
 587000: system.cpu.iew: [tid:0]: Removing skidbuffer instructions until [sn:99].
 587000: system.cpu.iew: [tid:0]: Removing incoming rename instructions
 587000: system.cpu.iew: Execute: Executing instructions from IQ.
 587000: system.cpu.iew: Execute: Processing PC (0x1450c=>0x14510).(0=>1), [tid:0] [sn:108].
 587000: system.cpu.iew: Execute: Instruction was squashed. PC: (0x1450c=>0x14510).(0=>1), [tid:0] [sn:108]
 587000: system.cpu: Activity: 13
 587000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 587000: system.cpu.iq: Not able to schedule any instructions.
 587000: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 587000: system.cpu.iew: Processing [tid:0]
 587000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 587000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 587000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 587000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 587000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 587000: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 14 free entries.
 587000: system.cpu.iew: Activity this cycle.
 587000: system.cpu.commit: Getting instructions from Rename stage.
 587000: system.cpu.commit: Trying to commit instructions in the ROB.
 587000: system.cpu.commit: Trying to commit head instruction, [sn:99] [tid:0]
 587000: system.cpu.commit: Committing instruction with [sn:99] PC (0x1446c=>0x145b4).(0=>1)
 587000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1446c=>0x145b4).(0=>1), [sn:99]
 587000: system.cpu: Removing committed instruction [tid:0] PC (0x1446c=>0x145b4).(0=>1) [sn:99]
 587000: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:99]
 587000: system.cpu.commit: Trying to commit head instruction, [sn:100] [tid:0]
 587000: system.cpu.commit: Retiring squashed instruction from ROB.
 587000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14470=>0x14500).(0=>1), [sn:100]
 587000: system.cpu: Removing committed instruction [tid:0] PC (0x14470=>0x14500).(0=>1) [sn:100]
 587000: system.cpu.commit: Trying to commit head instruction, [sn:104] [tid:0]
 587000: system.cpu.commit: Retiring squashed instruction from ROB.
 587000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14500=>0x14504).(0=>1), [sn:104]
 587000: system.cpu: Removing committed instruction [tid:0] PC (0x14500=>0x14504).(0=>1) [sn:104]
 587000: system.cpu.commit: Trying to commit head instruction, [sn:105] [tid:0]
 587000: system.cpu.commit: Retiring squashed instruction from ROB.
 587000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14500=>0x14504).(1=>2), [sn:105]
 587000: system.cpu: Removing committed instruction [tid:0] PC (0x14500=>0x14504).(1=>2) [sn:105]
 587000: system.cpu.commit: Trying to commit head instruction, [sn:106] [tid:0]
 587000: system.cpu.commit: Retiring squashed instruction from ROB.
 587000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14504=>0x14508).(0=>1), [sn:106]
 587000: system.cpu: Removing committed instruction [tid:0] PC (0x14504=>0x14508).(0=>1) [sn:106]
 587000: system.cpu.commit: Trying to commit head instruction, [sn:107] [tid:0]
 587000: system.cpu.commit: Retiring squashed instruction from ROB.
 587000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14508=>0x14464).(0=>1), [sn:107]
 587000: system.cpu: Removing committed instruction [tid:0] PC (0x14508=>0x14464).(0=>1) [sn:107]
 587000: system.cpu.commit: Trying to commit head instruction, [sn:108] [tid:0]
 587000: system.cpu.commit: Retiring squashed instruction from ROB.
 587000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1450c=>0x14510).(0=>1), [sn:108]
 587000: system.cpu: Removing committed instruction [tid:0] PC (0x1450c=>0x14510).(0=>1) [sn:108]
 587000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 587000: system.cpu.commit: Activity This Cycle.
 587000: system.cpu.commit: Deactivating stage.
 587000: system.cpu: Activity: 12
 587000: system.cpu: Activity: 11
 587000: system.cpu: Removing instruction, [tid:0] [sn:116] PC (0x1452c=>0x14530).(0=>1)
 587000: system.cpu: Removing instruction, [tid:0] [sn:115] PC (0x14528=>0x1452c).(0=>1)
 587000: system.cpu: Removing instruction, [tid:0] [sn:114] PC (0x14524=>0x14528).(0=>1)
 587000: system.cpu: Removing instruction, [tid:0] [sn:113] PC (0x14520=>0x14524).(0=>1)
 587000: system.cpu: Removing instruction, [tid:0] [sn:112] PC (0x1451c=>0x14520).(0=>1)
 587000: system.cpu: Removing instruction, [tid:0] [sn:111] PC (0x14518=>0x1451c).(0=>1)
 587000: system.cpu: Removing instruction, [tid:0] [sn:110] PC (0x14514=>0x14518).(0=>1)
 587000: system.cpu: Removing instruction, [tid:0] [sn:109] PC (0x14510=>0x14514).(0=>1)
 587000: system.cpu: Removing instruction, [tid:0] [sn:99] PC (0x1446c=>0x145b4).(0=>1)
 587000: system.cpu: Removing instruction, [tid:0] [sn:100] PC (0x14470=>0x14500).(0=>1)
 587000: global: DynInst: [sn:100] Instruction destroyed. Instcount for system.cpu = 31
 587000: system.cpu: Removing instruction, [tid:0] [sn:104] PC (0x14500=>0x14504).(0=>1)
 587000: system.cpu: Removing instruction, [tid:0] [sn:105] PC (0x14500=>0x14504).(1=>2)
 587000: global: DynInst: [sn:105] Instruction destroyed. Instcount for system.cpu = 30
 587000: system.cpu: Removing instruction, [tid:0] [sn:106] PC (0x14504=>0x14508).(0=>1)
 587000: system.cpu: Removing instruction, [tid:0] [sn:107] PC (0x14508=>0x14464).(0=>1)
 587000: system.cpu: Removing instruction, [tid:0] [sn:108] PC (0x1450c=>0x14510).(0=>1)
 587000: system.cpu: Scheduling next tick!
 587500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 587500: system.cpu.fetch: [tid:0]: Done squashing, switching to running.
 587500: system.cpu.fetch: Running stage.
 587500: system.cpu.fetch: Attempting to fetch from [tid:0]
 587500: system.cpu.fetch: [tid:0]: Attempting to translate and read instruction, starting at PC (0x145b4=>0x145b8).(0=>1).
 587500: system.cpu.fetch: [tid:0] Fetching cache line 0x145b0 for addr 0x145b4
 587500: system.cpu: CPU already running.
 587500: system.cpu.fetch: Fetch: Doing instruction read.
 587500: system.cpu.fetch: [tid:0]: Doing Icache access.
 587500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 587500: system.cpu.fetch: Deactivating stage.
 587500: system.cpu: Activity: 10
 587500: system.cpu.decode: Processing [tid:0]
 587500: system.cpu.decode: [tid:0]: Done squashing, switching to running.
 587500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 587500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 587500: system.cpu.decode: [tid:0]: Processing instruction [sn:113] with PC (0x14520=>0x14524).(0=>1)
 587500: system.cpu.decode: [tid:0]: Instruction 113 with PC (0x14520=>0x14524).(0=>1) is squashed, skipping.
 587500: system.cpu.decode: [tid:0]: Processing instruction [sn:114] with PC (0x14524=>0x14528).(0=>1)
 587500: system.cpu.decode: [tid:0]: Instruction 114 with PC (0x14524=>0x14528).(0=>1) is squashed, skipping.
 587500: system.cpu.decode: [tid:0]: Processing instruction [sn:115] with PC (0x14528=>0x1452c).(0=>1)
 587500: system.cpu.decode: [tid:0]: Instruction 115 with PC (0x14528=>0x1452c).(0=>1) is squashed, skipping.
 587500: system.cpu.rename: Processing [tid:0]
 587500: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 15, Free SQ: 14
 587500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 587500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 587500: system.cpu.rename: [tid:0]: 40 rob free
 587500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 587500: system.cpu.rename: [tid:0]: 34 iq free
 587500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 587500: system.cpu.rename: [tid:0]: Done squashing, switching to running.
 587500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 587500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 587500: system.cpu.rename: [tid:0]: 40 rob free
 587500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 587500: system.cpu.rename: [tid:0]: 34 iq free
 587500: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 587500: system.cpu.rename: [tid:0]: 0 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 587500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 587500: system.cpu.rename: [tid:0]: instruction 109 with PC (0x14510=>0x14514).(0=>1) is squashed, skipping.
 587500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 587500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 587500: system.cpu.rename: [tid:0]: instruction 110 with PC (0x14514=>0x14518).(0=>1) is squashed, skipping.
 587500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 587500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 14, storesInProgress: 0, stores dispatchedToSQ: 0
 587500: system.cpu.rename: [tid:0]: instruction 111 with PC (0x14518=>0x1451c).(0=>1) is squashed, skipping.
 587500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=1), until [sn:99].
 587500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 15, [sn:99].
 587500: system.cpu.freelist: Freeing register 15.
 587500: system.cpu.iew: Issue: Processing [tid:0]
 587500: system.cpu.iew: [tid:0]: Done squashing, switching to running.
 587500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 587500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 587500: system.cpu.iq: Not able to schedule any instructions.
 587500: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 587500: system.cpu.iew: Processing [tid:0]
 587500: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x1446c=>0x145b4).(0=>1)
 587500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:99]
 587500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 587500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 587500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 587500: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 14 free entries.
 587500: system.cpu.commit: Getting instructions from Rename stage.
 587500: system.cpu.commit: Trying to commit instructions in the ROB.
 587500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 587500: system.cpu: Activity: 9
 587500: system.cpu: Scheduling next tick!
 588000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 588000: system.cpu.fetch: Running stage.
 588000: system.cpu.fetch: There are no more threads available to fetch from.
 588000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 588000: system.cpu.decode: Processing [tid:0]
 588000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 588000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 588000: system.cpu.decode: [tid:0]: Processing instruction [sn:116] with PC (0x1452c=>0x14530).(0=>1)
 588000: system.cpu.decode: [tid:0]: Instruction 116 with PC (0x1452c=>0x14530).(0=>1) is squashed, skipping.
 588000: system.cpu.rename: Processing [tid:0]
 588000: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 15, Free SQ: 14
 588000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 588000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 588000: system.cpu.rename: [tid:0]: 40 rob free
 588000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 588000: system.cpu.rename: [tid:0]: 34 iq free
 588000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 588000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 588000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 588000: system.cpu.iew: Issue: Processing [tid:0]
 588000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 588000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 588000: system.cpu.iq: Not able to schedule any instructions.
 588000: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 588000: system.cpu.iew: Processing [tid:0]
 588000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 588000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 588000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 588000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 588000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 588000: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 14 free entries.
 588000: system.cpu.iew: Activity this cycle.
 588000: system.cpu: Activity: 10
 588000: system.cpu.commit: Getting instructions from Rename stage.
 588000: system.cpu.commit: Trying to commit instructions in the ROB.
 588000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 588000: global: DynInst: [sn:112] Instruction destroyed. Instcount for system.cpu = 29
 588000: global: DynInst: [sn:104] Instruction destroyed. Instcount for system.cpu = 28
 588000: system.cpu: Activity: 9
 588000: system.cpu: Scheduling next tick!
 588500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 588500: system.cpu.fetch: Running stage.
 588500: system.cpu.fetch: There are no more threads available to fetch from.
 588500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 588500: system.cpu.decode: Processing [tid:0]
 588500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 588500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 588500: system.cpu.rename: Processing [tid:0]
 588500: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 14
 588500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 588500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 588500: system.cpu.rename: [tid:0]: 40 rob free
 588500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 588500: system.cpu.rename: [tid:0]: 34 iq free
 588500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 588500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 588500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 588500: system.cpu.iew: Issue: Processing [tid:0]
 588500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 588500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 588500: system.cpu.iq: Not able to schedule any instructions.
 588500: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 588500: system.cpu.iew: Processing [tid:0]
 588500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 588500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 588500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 588500: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 14 free entries.
 588500: system.cpu.commit: Getting instructions from Rename stage.
 588500: system.cpu.commit: Trying to commit instructions in the ROB.
 588500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 588500: global: DynInst: [sn:115] Instruction destroyed. Instcount for system.cpu = 27
 588500: global: DynInst: [sn:114] Instruction destroyed. Instcount for system.cpu = 26
 588500: global: DynInst: [sn:113] Instruction destroyed. Instcount for system.cpu = 25
 588500: global: DynInst: [sn:106] Instruction destroyed. Instcount for system.cpu = 24
 588500: system.cpu: Activity: 8
 588500: system.cpu: Scheduling next tick!
 589000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 589000: system.cpu.fetch: Running stage.
 589000: system.cpu.fetch: There are no more threads available to fetch from.
 589000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 589000: system.cpu.decode: Processing [tid:0]
 589000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 589000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 589000: system.cpu.rename: Processing [tid:0]
 589000: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 14
 589000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 589000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 589000: system.cpu.rename: [tid:0]: 40 rob free
 589000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 589000: system.cpu.rename: [tid:0]: 34 iq free
 589000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 589000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 589000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 589000: system.cpu.iew: Issue: Processing [tid:0]
 589000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 589000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 589000: system.cpu.iq: Not able to schedule any instructions.
 589000: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 589000: system.cpu.iew: Processing [tid:0]
 589000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 589000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 589000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 589000: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 14 free entries.
 589000: system.cpu.commit: Getting instructions from Rename stage.
 589000: system.cpu.commit: Trying to commit instructions in the ROB.
 589000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 589000: global: DynInst: [sn:99] Instruction destroyed. Instcount for system.cpu = 23
 589000: global: DynInst: [sn:116] Instruction destroyed. Instcount for system.cpu = 22
 589000: global: DynInst: [sn:111] Instruction destroyed. Instcount for system.cpu = 21
 589000: global: DynInst: [sn:110] Instruction destroyed. Instcount for system.cpu = 20
 589000: global: DynInst: [sn:109] Instruction destroyed. Instcount for system.cpu = 19
 589000: global: DynInst: [sn:107] Instruction destroyed. Instcount for system.cpu = 18
 589000: system.cpu: Activity: 7
 589000: system.cpu: Scheduling next tick!
 589500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 589500: system.cpu.fetch: Running stage.
 589500: system.cpu.fetch: There are no more threads available to fetch from.
 589500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 589500: system.cpu.decode: Processing [tid:0]
 589500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 589500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 589500: system.cpu.rename: Processing [tid:0]
 589500: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 14
 589500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 589500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 589500: system.cpu.rename: [tid:0]: 40 rob free
 589500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 589500: system.cpu.rename: [tid:0]: 34 iq free
 589500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 589500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 589500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 589500: system.cpu.iew: Issue: Processing [tid:0]
 589500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 589500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 589500: system.cpu.iq: Not able to schedule any instructions.
 589500: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 589500: system.cpu.iew: Processing [tid:0]
 589500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 589500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 589500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 589500: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 14 free entries.
 589500: system.cpu.commit: Getting instructions from Rename stage.
 589500: system.cpu.commit: Trying to commit instructions in the ROB.
 589500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 589500: system.cpu: Activity: 6
 589500: system.cpu: Scheduling next tick!
 590000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 590000: system.cpu.fetch: Running stage.
 590000: system.cpu.fetch: There are no more threads available to fetch from.
 590000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 590000: system.cpu.decode: Processing [tid:0]
 590000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 590000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 590000: system.cpu.rename: Processing [tid:0]
 590000: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 14
 590000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 590000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 590000: system.cpu.rename: [tid:0]: 40 rob free
 590000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 590000: system.cpu.rename: [tid:0]: 34 iq free
 590000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 590000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 590000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 590000: system.cpu.iew: Issue: Processing [tid:0]
 590000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 590000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 590000: system.cpu.iq: Not able to schedule any instructions.
 590000: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 590000: system.cpu.iew: Processing [tid:0]
 590000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 590000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 590000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 590000: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 14 free entries.
 590000: system.cpu.commit: Getting instructions from Rename stage.
 590000: system.cpu.commit: Trying to commit instructions in the ROB.
 590000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 590000: system.cpu: Activity: 5
 590000: system.cpu: Scheduling next tick!
 590500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 590500: system.cpu.fetch: Running stage.
 590500: system.cpu.fetch: There are no more threads available to fetch from.
 590500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 590500: system.cpu.decode: Processing [tid:0]
 590500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 590500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 590500: system.cpu.rename: Processing [tid:0]
 590500: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 14
 590500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 590500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 590500: system.cpu.rename: [tid:0]: 40 rob free
 590500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 590500: system.cpu.rename: [tid:0]: 34 iq free
 590500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 590500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 590500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 590500: system.cpu.iew: Issue: Processing [tid:0]
 590500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 590500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 590500: system.cpu.iq: Not able to schedule any instructions.
 590500: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 590500: system.cpu.iew: Processing [tid:0]
 590500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 590500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 590500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 590500: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 14 free entries.
 590500: system.cpu.commit: Getting instructions from Rename stage.
 590500: system.cpu.commit: Trying to commit instructions in the ROB.
 590500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 590500: system.cpu: Activity: 4
 590500: system.cpu: Scheduling next tick!
 591000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 591000: system.cpu.fetch: Running stage.
 591000: system.cpu.fetch: There are no more threads available to fetch from.
 591000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 591000: system.cpu.decode: Processing [tid:0]
 591000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 591000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 591000: system.cpu.rename: Processing [tid:0]
 591000: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 14
 591000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 591000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 591000: system.cpu.rename: [tid:0]: 40 rob free
 591000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 591000: system.cpu.rename: [tid:0]: 34 iq free
 591000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 591000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 591000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 591000: system.cpu.iew: Issue: Processing [tid:0]
 591000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 591000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 591000: system.cpu.iq: Not able to schedule any instructions.
 591000: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 591000: system.cpu.iew: Processing [tid:0]
 591000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 591000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 591000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 591000: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 14 free entries.
 591000: system.cpu.commit: Getting instructions from Rename stage.
 591000: system.cpu.commit: Trying to commit instructions in the ROB.
 591000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 591000: system.cpu: Activity: 3
 591000: system.cpu: Scheduling next tick!
 591500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 591500: system.cpu.fetch: Running stage.
 591500: system.cpu.fetch: There are no more threads available to fetch from.
 591500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 591500: system.cpu.decode: Processing [tid:0]
 591500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 591500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 591500: system.cpu.rename: Processing [tid:0]
 591500: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 14
 591500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 591500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 591500: system.cpu.rename: [tid:0]: 40 rob free
 591500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 591500: system.cpu.rename: [tid:0]: 34 iq free
 591500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 591500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 591500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 591500: system.cpu.iew: Issue: Processing [tid:0]
 591500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 591500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 591500: system.cpu.iq: Not able to schedule any instructions.
 591500: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 591500: system.cpu.iew: Processing [tid:0]
 591500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 591500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 591500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 591500: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 14 free entries.
 591500: system.cpu.commit: Getting instructions from Rename stage.
 591500: system.cpu.commit: Trying to commit instructions in the ROB.
 591500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 591500: system.cpu: Activity: 2
 591500: system.cpu: Scheduling next tick!
 592000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 592000: system.cpu.fetch: Running stage.
 592000: system.cpu.fetch: There are no more threads available to fetch from.
 592000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 592000: system.cpu.decode: Processing [tid:0]
 592000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 592000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 592000: system.cpu.rename: Processing [tid:0]
 592000: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 14
 592000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 592000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 592000: system.cpu.rename: [tid:0]: 40 rob free
 592000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 592000: system.cpu.rename: [tid:0]: 34 iq free
 592000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 592000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 592000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 592000: system.cpu.iew: Issue: Processing [tid:0]
 592000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 592000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 592000: system.cpu.iq: Not able to schedule any instructions.
 592000: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 592000: system.cpu.iew: Processing [tid:0]
 592000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 592000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 592000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 592000: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 14 free entries.
 592000: system.cpu.commit: Getting instructions from Rename stage.
 592000: system.cpu.commit: Trying to commit instructions in the ROB.
 592000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 592000: system.cpu: Activity: 1
 592000: system.cpu: Scheduling next tick!
 592500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 592500: system.cpu.fetch: Running stage.
 592500: system.cpu.fetch: There are no more threads available to fetch from.
 592500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 592500: system.cpu.decode: Processing [tid:0]
 592500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 592500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 592500: system.cpu.rename: Processing [tid:0]
 592500: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 14
 592500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 592500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 592500: system.cpu.rename: [tid:0]: 40 rob free
 592500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 592500: system.cpu.rename: [tid:0]: 34 iq free
 592500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 592500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 592500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 592500: system.cpu.iew: Issue: Processing [tid:0]
 592500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 592500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 592500: system.cpu.iq: Not able to schedule any instructions.
 592500: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 592500: system.cpu.iew: Processing [tid:0]
 592500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 592500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 592500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 592500: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 14 free entries.
 592500: system.cpu.commit: Getting instructions from Rename stage.
 592500: system.cpu.commit: Trying to commit instructions in the ROB.
 592500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 592500: system.cpu: Scheduling next tick!
 593000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 593000: system.cpu.fetch: Running stage.
 593000: system.cpu.fetch: There are no more threads available to fetch from.
 593000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 593000: system.cpu.decode: Processing [tid:0]
 593000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 593000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 593000: system.cpu.rename: Processing [tid:0]
 593000: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 14
 593000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 593000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 593000: system.cpu.rename: [tid:0]: 40 rob free
 593000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 593000: system.cpu.rename: [tid:0]: 34 iq free
 593000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 593000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 593000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 593000: system.cpu.iew: Issue: Processing [tid:0]
 593000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 593000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 593000: system.cpu.iq: Not able to schedule any instructions.
 593000: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
 593000: system.cpu.iew: Processing [tid:0]
 593000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 593000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 593000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 593000: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 14 free entries.
 593000: system.cpu.commit: Getting instructions from Rename stage.
 593000: system.cpu.commit: Trying to commit instructions in the ROB.
 593000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 593000: system.cpu: Activity: 0
 593000: system.cpu: No activity left!
 593000: system.cpu: Idle!
 622000: system.cpu.iew.lsq.thread0: Writeback event [sn:83].
 622000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:83].
 622000: system.cpu: Waking up CPU
 622000: system.cpu: Activity: 1
 622000: system.cpu.iew.lsq.thread0: Completing store [sn:83], idx:6, store head idx:7
 622000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 622000: system.cpu.fetch: Running stage.
 622000: system.cpu.fetch: There are no more threads available to fetch from.
 622000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 622000: system.cpu.decode: Processing [tid:0]
 622000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 622000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 622000: system.cpu.rename: Processing [tid:0]
 622000: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 14
 622000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 622000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 622000: system.cpu.rename: [tid:0]: 40 rob free
 622000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 622000: system.cpu.rename: [tid:0]: 34 iq free
 622000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 622000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 622000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 622000: system.cpu.iew: Issue: Processing [tid:0]
 622000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 622000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 622000: system.cpu.iq: Not able to schedule any instructions.
 622000: system.cpu.iew.lsq: [tid:0] Writing back stores. 1 stores available for Writeback.
 622000: system.cpu.iew: Processing [tid:0]
 622000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 622000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 622000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 622000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 622000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 622000: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 15 free entries.
 622000: system.cpu.iew: Activity this cycle.
 622000: system.cpu.commit: Getting instructions from Rename stage.
 622000: system.cpu.commit: Trying to commit instructions in the ROB.
 622000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 622000: system.cpu: Scheduling next tick!
 622500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 622500: system.cpu.fetch: Running stage.
 622500: system.cpu.fetch: There are no more threads available to fetch from.
 622500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 622500: system.cpu.decode: Processing [tid:0]
 622500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 622500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 622500: system.cpu.rename: Processing [tid:0]
 622500: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 15
 622500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 622500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 622500: system.cpu.rename: [tid:0]: 40 rob free
 622500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 622500: system.cpu.rename: [tid:0]: 34 iq free
 622500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 622500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 622500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 622500: system.cpu.iew: Issue: Processing [tid:0]
 622500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 622500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 622500: system.cpu.iq: Not able to schedule any instructions.
 622500: system.cpu.iew.lsq: [tid:0] Writing back stores. 1 stores available for Writeback.
 622500: system.cpu.iew: Processing [tid:0]
 622500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 622500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 622500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 622500: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 15 free entries.
 622500: system.cpu.commit: Getting instructions from Rename stage.
 622500: system.cpu.commit: Trying to commit instructions in the ROB.
 622500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 622500: system.cpu: Scheduling next tick!
 623000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 623000: system.cpu.fetch: Running stage.
 623000: system.cpu.fetch: There are no more threads available to fetch from.
 623000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 623000: system.cpu.decode: Processing [tid:0]
 623000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 623000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 623000: system.cpu.rename: Processing [tid:0]
 623000: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 15
 623000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 623000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 623000: system.cpu.rename: [tid:0]: 40 rob free
 623000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 623000: system.cpu.rename: [tid:0]: 34 iq free
 623000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 623000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 623000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 623000: system.cpu.iew: Issue: Processing [tid:0]
 623000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 623000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 623000: system.cpu.iq: Not able to schedule any instructions.
 623000: system.cpu.iew.lsq: [tid:0] Writing back stores. 1 stores available for Writeback.
 623000: system.cpu.iew: Processing [tid:0]
 623000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 623000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 623000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 623000: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 15 free entries.
 623000: system.cpu.commit: Getting instructions from Rename stage.
 623000: system.cpu.commit: Trying to commit instructions in the ROB.
 623000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 623000: system.cpu: Scheduling next tick!
 623500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 623500: system.cpu.fetch: Running stage.
 623500: system.cpu.fetch: There are no more threads available to fetch from.
 623500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 623500: system.cpu.decode: Processing [tid:0]
 623500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 623500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 623500: system.cpu.rename: Processing [tid:0]
 623500: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 15
 623500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 623500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 623500: system.cpu.rename: [tid:0]: 40 rob free
 623500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 623500: system.cpu.rename: [tid:0]: 34 iq free
 623500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 623500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 623500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 623500: system.cpu.iew: Issue: Processing [tid:0]
 623500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 623500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 623500: system.cpu.iq: Not able to schedule any instructions.
 623500: system.cpu.iew.lsq: [tid:0] Writing back stores. 1 stores available for Writeback.
 623500: system.cpu.iew: Processing [tid:0]
 623500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 623500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 623500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 623500: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 15 free entries.
 623500: system.cpu.commit: Getting instructions from Rename stage.
 623500: system.cpu.commit: Trying to commit instructions in the ROB.
 623500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 623500: system.cpu: Scheduling next tick!
 624000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 624000: system.cpu.fetch: Running stage.
 624000: system.cpu.fetch: There are no more threads available to fetch from.
 624000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 624000: system.cpu.decode: Processing [tid:0]
 624000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 624000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 624000: system.cpu.rename: Processing [tid:0]
 624000: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 15
 624000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 624000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 624000: system.cpu.rename: [tid:0]: 40 rob free
 624000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 624000: system.cpu.rename: [tid:0]: 34 iq free
 624000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 624000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 624000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 624000: system.cpu.iew: Issue: Processing [tid:0]
 624000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 624000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 624000: system.cpu.iq: Not able to schedule any instructions.
 624000: system.cpu.iew.lsq: [tid:0] Writing back stores. 1 stores available for Writeback.
 624000: system.cpu.iew: Processing [tid:0]
 624000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 624000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 624000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 624000: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 15 free entries.
 624000: system.cpu.commit: Getting instructions from Rename stage.
 624000: system.cpu.commit: Trying to commit instructions in the ROB.
 624000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 624000: system.cpu: Scheduling next tick!
 624500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 624500: system.cpu.fetch: Running stage.
 624500: system.cpu.fetch: There are no more threads available to fetch from.
 624500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 624500: system.cpu.decode: Processing [tid:0]
 624500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 624500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 624500: system.cpu.rename: Processing [tid:0]
 624500: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 15
 624500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 624500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 624500: system.cpu.rename: [tid:0]: 40 rob free
 624500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 624500: system.cpu.rename: [tid:0]: 34 iq free
 624500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 624500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 624500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 624500: system.cpu.iew: Issue: Processing [tid:0]
 624500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 624500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 624500: system.cpu.iq: Not able to schedule any instructions.
 624500: system.cpu.iew.lsq: [tid:0] Writing back stores. 1 stores available for Writeback.
 624500: system.cpu.iew: Processing [tid:0]
 624500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 624500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 624500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 624500: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 15 free entries.
 624500: system.cpu.commit: Getting instructions from Rename stage.
 624500: system.cpu.commit: Trying to commit instructions in the ROB.
 624500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 624500: system.cpu: Scheduling next tick!
 625000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 625000: system.cpu.fetch: Running stage.
 625000: system.cpu.fetch: There are no more threads available to fetch from.
 625000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 625000: system.cpu.decode: Processing [tid:0]
 625000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 625000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 625000: system.cpu.rename: Processing [tid:0]
 625000: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 15
 625000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 625000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 625000: system.cpu.rename: [tid:0]: 40 rob free
 625000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 625000: system.cpu.rename: [tid:0]: 34 iq free
 625000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 625000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 625000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 625000: system.cpu.iew: Issue: Processing [tid:0]
 625000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 625000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 625000: system.cpu.iq: Not able to schedule any instructions.
 625000: system.cpu.iew.lsq: [tid:0] Writing back stores. 1 stores available for Writeback.
 625000: system.cpu.iew: Processing [tid:0]
 625000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 625000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 625000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 625000: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 15 free entries.
 625000: system.cpu.commit: Getting instructions from Rename stage.
 625000: system.cpu.commit: Trying to commit instructions in the ROB.
 625000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 625000: system.cpu: Scheduling next tick!
 625500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 625500: system.cpu.fetch: Running stage.
 625500: system.cpu.fetch: There are no more threads available to fetch from.
 625500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 625500: system.cpu.decode: Processing [tid:0]
 625500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 625500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 625500: system.cpu.rename: Processing [tid:0]
 625500: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 15
 625500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 625500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 625500: system.cpu.rename: [tid:0]: 40 rob free
 625500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 625500: system.cpu.rename: [tid:0]: 34 iq free
 625500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 625500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 625500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 625500: system.cpu.iew: Issue: Processing [tid:0]
 625500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 625500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 625500: system.cpu.iq: Not able to schedule any instructions.
 625500: system.cpu.iew.lsq: [tid:0] Writing back stores. 1 stores available for Writeback.
 625500: system.cpu.iew: Processing [tid:0]
 625500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 625500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 625500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 625500: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 15 free entries.
 625500: system.cpu.commit: Getting instructions from Rename stage.
 625500: system.cpu.commit: Trying to commit instructions in the ROB.
 625500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 625500: system.cpu: Scheduling next tick!
 626000: system.cpu.iew.lsq.thread0: Writeback event [sn:87].
 626000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:87].
 626000: system.cpu: CPU already running.
 626000: system.cpu: Activity: 2
 626000: system.cpu.iew.lsq.thread0: Completing store [sn:87], idx:7, store head idx:8
 626000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 626000: system.cpu.fetch: Running stage.
 626000: system.cpu.fetch: There are no more threads available to fetch from.
 626000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 626000: system.cpu.decode: Processing [tid:0]
 626000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 626000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 626000: system.cpu.rename: Processing [tid:0]
 626000: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 15
 626000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 626000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 626000: system.cpu.rename: [tid:0]: 40 rob free
 626000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 626000: system.cpu.rename: [tid:0]: 34 iq free
 626000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 626000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 626000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 626000: system.cpu.iew: Issue: Processing [tid:0]
 626000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 626000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 626000: system.cpu.iq: Not able to schedule any instructions.
 626000: system.cpu.iew: Processing [tid:0]
 626000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 626000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 626000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 626000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 626000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 626000: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 626000: system.cpu.iew: Activity this cycle.
 626000: system.cpu.commit: Getting instructions from Rename stage.
 626000: system.cpu.commit: Trying to commit instructions in the ROB.
 626000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 626000: system.cpu.commit: Activity This Cycle.
 626000: system.cpu: Scheduling next tick!
 626500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 626500: system.cpu.fetch: Running stage.
 626500: system.cpu.fetch: There are no more threads available to fetch from.
 626500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 626500: system.cpu.decode: Processing [tid:0]
 626500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 626500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 626500: system.cpu.rename: Processing [tid:0]
 626500: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 16
 626500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 626500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 626500: system.cpu.rename: [tid:0]: 40 rob free
 626500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 626500: system.cpu.rename: [tid:0]: 34 iq free
 626500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 626500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 626500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 626500: system.cpu.iew: Issue: Processing [tid:0]
 626500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 626500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 626500: system.cpu.iq: Not able to schedule any instructions.
 626500: system.cpu.iew: Processing [tid:0]
 626500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 626500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 626500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 626500: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 626500: system.cpu.commit: Getting instructions from Rename stage.
 626500: system.cpu.commit: Trying to commit instructions in the ROB.
 626500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 626500: system.cpu: Scheduling next tick!
 627000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 627000: system.cpu.fetch: Running stage.
 627000: system.cpu.fetch: There are no more threads available to fetch from.
 627000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 627000: system.cpu.decode: Processing [tid:0]
 627000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 627000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 627000: system.cpu.rename: Processing [tid:0]
 627000: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 16
 627000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 627000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 627000: system.cpu.rename: [tid:0]: 40 rob free
 627000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 627000: system.cpu.rename: [tid:0]: 34 iq free
 627000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 627000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 627000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 627000: system.cpu.iew: Issue: Processing [tid:0]
 627000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 627000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 627000: system.cpu.iq: Not able to schedule any instructions.
 627000: system.cpu.iew: Processing [tid:0]
 627000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 627000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 627000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 627000: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 627000: system.cpu.commit: Getting instructions from Rename stage.
 627000: system.cpu.commit: Trying to commit instructions in the ROB.
 627000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 627000: system.cpu: Activity: 1
 627000: system.cpu: Scheduling next tick!
 627500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 627500: system.cpu.fetch: Running stage.
 627500: system.cpu.fetch: There are no more threads available to fetch from.
 627500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 627500: system.cpu.decode: Processing [tid:0]
 627500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 627500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 627500: system.cpu.rename: Processing [tid:0]
 627500: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 16
 627500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 627500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 627500: system.cpu.rename: [tid:0]: 40 rob free
 627500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 627500: system.cpu.rename: [tid:0]: 34 iq free
 627500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 627500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 627500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 627500: system.cpu.iew: Issue: Processing [tid:0]
 627500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 627500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 627500: system.cpu.iq: Not able to schedule any instructions.
 627500: system.cpu.iew: Processing [tid:0]
 627500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 627500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 627500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 627500: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 627500: system.cpu.commit: Getting instructions from Rename stage.
 627500: system.cpu.commit: Trying to commit instructions in the ROB.
 627500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 627500: system.cpu: Scheduling next tick!
 628000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 628000: system.cpu.fetch: Running stage.
 628000: system.cpu.fetch: There are no more threads available to fetch from.
 628000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 628000: system.cpu.decode: Processing [tid:0]
 628000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 628000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 628000: system.cpu.rename: Processing [tid:0]
 628000: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 16
 628000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 628000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 628000: system.cpu.rename: [tid:0]: 40 rob free
 628000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 628000: system.cpu.rename: [tid:0]: 34 iq free
 628000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 628000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 628000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 628000: system.cpu.iew: Issue: Processing [tid:0]
 628000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 628000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 628000: system.cpu.iq: Not able to schedule any instructions.
 628000: system.cpu.iew: Processing [tid:0]
 628000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 628000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 628000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 628000: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 628000: system.cpu.commit: Getting instructions from Rename stage.
 628000: system.cpu.commit: Trying to commit instructions in the ROB.
 628000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 628000: system.cpu: Scheduling next tick!
 628500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 628500: system.cpu.fetch: Running stage.
 628500: system.cpu.fetch: There are no more threads available to fetch from.
 628500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 628500: system.cpu.decode: Processing [tid:0]
 628500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 628500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 628500: system.cpu.rename: Processing [tid:0]
 628500: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 16
 628500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 628500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 628500: system.cpu.rename: [tid:0]: 40 rob free
 628500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 628500: system.cpu.rename: [tid:0]: 34 iq free
 628500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 628500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 628500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 628500: system.cpu.iew: Issue: Processing [tid:0]
 628500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 628500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 628500: system.cpu.iq: Not able to schedule any instructions.
 628500: system.cpu.iew: Processing [tid:0]
 628500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 628500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 628500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 628500: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 628500: system.cpu.commit: Getting instructions from Rename stage.
 628500: system.cpu.commit: Trying to commit instructions in the ROB.
 628500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 628500: system.cpu: Scheduling next tick!
 629000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 629000: system.cpu.fetch: Running stage.
 629000: system.cpu.fetch: There are no more threads available to fetch from.
 629000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 629000: system.cpu.decode: Processing [tid:0]
 629000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 629000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 629000: system.cpu.rename: Processing [tid:0]
 629000: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 16
 629000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 629000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 629000: system.cpu.rename: [tid:0]: 40 rob free
 629000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 629000: system.cpu.rename: [tid:0]: 34 iq free
 629000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 629000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 629000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 629000: system.cpu.iew: Issue: Processing [tid:0]
 629000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 629000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 629000: system.cpu.iq: Not able to schedule any instructions.
 629000: system.cpu.iew: Processing [tid:0]
 629000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 629000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 629000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 629000: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 629000: system.cpu.commit: Getting instructions from Rename stage.
 629000: system.cpu.commit: Trying to commit instructions in the ROB.
 629000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 629000: system.cpu: Scheduling next tick!
 629500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 629500: system.cpu.fetch: Running stage.
 629500: system.cpu.fetch: There are no more threads available to fetch from.
 629500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 629500: system.cpu.decode: Processing [tid:0]
 629500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 629500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 629500: system.cpu.rename: Processing [tid:0]
 629500: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 16
 629500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 629500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 629500: system.cpu.rename: [tid:0]: 40 rob free
 629500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 629500: system.cpu.rename: [tid:0]: 34 iq free
 629500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 629500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 629500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 629500: system.cpu.iew: Issue: Processing [tid:0]
 629500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 629500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 629500: system.cpu.iq: Not able to schedule any instructions.
 629500: system.cpu.iew: Processing [tid:0]
 629500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 629500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 629500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 629500: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 629500: system.cpu.commit: Getting instructions from Rename stage.
 629500: system.cpu.commit: Trying to commit instructions in the ROB.
 629500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 629500: system.cpu: Scheduling next tick!
 630000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 630000: system.cpu.fetch: Running stage.
 630000: system.cpu.fetch: There are no more threads available to fetch from.
 630000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 630000: system.cpu.decode: Processing [tid:0]
 630000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 630000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 630000: system.cpu.rename: Processing [tid:0]
 630000: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 16
 630000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 630000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 630000: system.cpu.rename: [tid:0]: 40 rob free
 630000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 630000: system.cpu.rename: [tid:0]: 34 iq free
 630000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 630000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 630000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 630000: system.cpu.iew: Issue: Processing [tid:0]
 630000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 630000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 630000: system.cpu.iq: Not able to schedule any instructions.
 630000: system.cpu.iew: Processing [tid:0]
 630000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 630000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 630000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 630000: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 630000: system.cpu.commit: Getting instructions from Rename stage.
 630000: system.cpu.commit: Trying to commit instructions in the ROB.
 630000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 630000: system.cpu: Scheduling next tick!
 630500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 630500: system.cpu.fetch: Running stage.
 630500: system.cpu.fetch: There are no more threads available to fetch from.
 630500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 630500: system.cpu.decode: Processing [tid:0]
 630500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 630500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 630500: system.cpu.rename: Processing [tid:0]
 630500: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 16
 630500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 630500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 630500: system.cpu.rename: [tid:0]: 40 rob free
 630500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 630500: system.cpu.rename: [tid:0]: 34 iq free
 630500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 630500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 630500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 630500: system.cpu.iew: Issue: Processing [tid:0]
 630500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 630500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 630500: system.cpu.iq: Not able to schedule any instructions.
 630500: system.cpu.iew: Processing [tid:0]
 630500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 630500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 630500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 630500: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 630500: system.cpu.commit: Getting instructions from Rename stage.
 630500: system.cpu.commit: Trying to commit instructions in the ROB.
 630500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 630500: system.cpu: Scheduling next tick!
 631000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 631000: system.cpu.fetch: Running stage.
 631000: system.cpu.fetch: There are no more threads available to fetch from.
 631000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 631000: system.cpu.decode: Processing [tid:0]
 631000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 631000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 631000: system.cpu.rename: Processing [tid:0]
 631000: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 16
 631000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 631000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 631000: system.cpu.rename: [tid:0]: 40 rob free
 631000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 631000: system.cpu.rename: [tid:0]: 34 iq free
 631000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 631000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 631000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 631000: system.cpu.iew: Issue: Processing [tid:0]
 631000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 631000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 631000: system.cpu.iq: Not able to schedule any instructions.
 631000: system.cpu.iew: Processing [tid:0]
 631000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 631000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 631000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 631000: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 631000: system.cpu.commit: Getting instructions from Rename stage.
 631000: system.cpu.commit: Trying to commit instructions in the ROB.
 631000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 631000: system.cpu: Activity: 0
 631000: system.cpu: No activity left!
 631000: system.cpu: Idle!
 643500: system.cpu.icache_port: Fetch unit received timing
 643500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 643500: system.cpu: Waking up CPU
 643500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 643500: system.cpu.fetch: Activating stage.
 643500: system.cpu: Activity: 1
 643500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 643500: system.cpu.fetch: Running stage.
 643500: system.cpu.fetch: Attempting to fetch from [tid:0]
 643500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 643500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 643500: global: DynInst: [sn:117] Instruction created. Instcount for system.cpu = 19
 643500: system.cpu.fetch: [tid:0]: Instruction PC 0x145b4 (0) created [sn:117].
 643500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [r0, #-4]
 643500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 643500: global: DynInst: [sn:118] Instruction created. Instcount for system.cpu = 20
 643500: system.cpu.fetch: [tid:0]: Instruction PC 0x145b8 (0) created [sn:118].
 643500: system.cpu.fetch: [tid:0]: Instruction is:   mov   r6, #0
 643500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 643500: global: DynInst: [sn:119] Instruction created. Instcount for system.cpu = 21
 643500: system.cpu.fetch: [tid:0]: Instruction PC 0x145bc (0) created [sn:119].
 643500: system.cpu.fetch: [tid:0]: Instruction is:   str   r3, [sp, #0]
 643500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 643500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 643500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x145c0=>0x145c4).(0=>1).
 643500: system.cpu.fetch: [tid:0] Fetching cache line 0x145c0 for addr 0x145c0
 643500: system.cpu: CPU already running.
 643500: system.cpu.fetch: Fetch: Doing instruction read.
 643500: system.cpu.fetch: [tid:0]: Doing Icache access.
 643500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 643500: system.cpu.fetch: Deactivating stage.
 643500: system.cpu: Activity: 0
 643500: system.cpu.fetch: [tid:0][sn:117]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 643500: system.cpu.fetch: [tid:0][sn:118]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 643500: system.cpu.fetch: [tid:0][sn:119]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 643500: system.cpu.fetch: Activity this cycle.
 643500: system.cpu: Activity: 1
 643500: system.cpu.decode: Processing [tid:0]
 643500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 643500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 643500: system.cpu.rename: Processing [tid:0]
 643500: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 16
 643500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 643500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 643500: system.cpu.rename: [tid:0]: 40 rob free
 643500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 643500: system.cpu.rename: [tid:0]: 34 iq free
 643500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 643500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 643500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 643500: system.cpu.iew: Issue: Processing [tid:0]
 643500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 643500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 643500: system.cpu.iq: Not able to schedule any instructions.
 643500: system.cpu.iew: Processing [tid:0]
 643500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 643500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 643500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 643500: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 643500: system.cpu.commit: Getting instructions from Rename stage.
 643500: system.cpu.commit: Trying to commit instructions in the ROB.
 643500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 643500: system.cpu: Scheduling next tick!
 644000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 644000: system.cpu.fetch: Running stage.
 644000: system.cpu.fetch: There are no more threads available to fetch from.
 644000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 644000: system.cpu.decode: Processing [tid:0]
 644000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 644000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 644000: system.cpu.rename: Processing [tid:0]
 644000: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 16
 644000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 644000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 644000: system.cpu.rename: [tid:0]: 40 rob free
 644000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 644000: system.cpu.rename: [tid:0]: 34 iq free
 644000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 644000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 644000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 644000: system.cpu.iew: Issue: Processing [tid:0]
 644000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 644000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 644000: system.cpu.iq: Not able to schedule any instructions.
 644000: system.cpu.iew: Processing [tid:0]
 644000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 644000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 644000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 644000: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 644000: system.cpu.commit: Getting instructions from Rename stage.
 644000: system.cpu.commit: Trying to commit instructions in the ROB.
 644000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 644000: system.cpu: Scheduling next tick!
 644500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 644500: system.cpu.fetch: Running stage.
 644500: system.cpu.fetch: There are no more threads available to fetch from.
 644500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 644500: system.cpu.decode: Processing [tid:0]
 644500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 644500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 644500: system.cpu.rename: Processing [tid:0]
 644500: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 16
 644500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 644500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 644500: system.cpu.rename: [tid:0]: 40 rob free
 644500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 644500: system.cpu.rename: [tid:0]: 34 iq free
 644500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 644500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 644500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 644500: system.cpu.iew: Issue: Processing [tid:0]
 644500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 644500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 644500: system.cpu.iq: Not able to schedule any instructions.
 644500: system.cpu.iew: Processing [tid:0]
 644500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 644500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 644500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 644500: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 644500: system.cpu.commit: Getting instructions from Rename stage.
 644500: system.cpu.commit: Trying to commit instructions in the ROB.
 644500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 644500: system.cpu: Scheduling next tick!
 645000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 645000: system.cpu.fetch: Running stage.
 645000: system.cpu.fetch: There are no more threads available to fetch from.
 645000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 645000: system.cpu.decode: Processing [tid:0]
 645000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 645000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 645000: system.cpu.decode: [tid:0]: Processing instruction [sn:117] with PC (0x145b4=>0x145b8).(0=>1)
 645000: system.cpu.decode: [tid:0]: Processing instruction [sn:118] with PC (0x145b8=>0x145bc).(0=>1)
 645000: system.cpu.decode: [tid:0]: Processing instruction [sn:119] with PC (0x145bc=>0x145c0).(0=>1)
 645000: system.cpu.decode: Activity this cycle.
 645000: system.cpu: Activity: 2
 645000: system.cpu.rename: Processing [tid:0]
 645000: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 16
 645000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 645000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 645000: system.cpu.rename: [tid:0]: 40 rob free
 645000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 645000: system.cpu.rename: [tid:0]: 34 iq free
 645000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 645000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 645000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 645000: system.cpu.iew: Issue: Processing [tid:0]
 645000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 645000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 645000: system.cpu.iq: Not able to schedule any instructions.
 645000: system.cpu.iew: Processing [tid:0]
 645000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 645000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 645000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 645000: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 645000: system.cpu.commit: Getting instructions from Rename stage.
 645000: system.cpu.commit: Trying to commit instructions in the ROB.
 645000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 645000: system.cpu: Scheduling next tick!
 645500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 645500: system.cpu.fetch: Running stage.
 645500: system.cpu.fetch: There are no more threads available to fetch from.
 645500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 645500: system.cpu.decode: Processing [tid:0]
 645500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 645500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 645500: system.cpu.rename: Processing [tid:0]
 645500: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 16
 645500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 645500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 645500: system.cpu.rename: [tid:0]: 40 rob free
 645500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 645500: system.cpu.rename: [tid:0]: 34 iq free
 645500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 645500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 645500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 645500: system.cpu.iew: Issue: Processing [tid:0]
 645500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 645500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 645500: system.cpu.iq: Not able to schedule any instructions.
 645500: system.cpu.iew: Processing [tid:0]
 645500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 645500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 645500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 645500: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 645500: system.cpu.commit: Getting instructions from Rename stage.
 645500: system.cpu.commit: Trying to commit instructions in the ROB.
 645500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 645500: system.cpu: Scheduling next tick!
 646000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 646000: system.cpu.fetch: Running stage.
 646000: system.cpu.fetch: There are no more threads available to fetch from.
 646000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 646000: system.cpu.decode: Processing [tid:0]
 646000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 646000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 646000: system.cpu.rename: Processing [tid:0]
 646000: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 16
 646000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 646000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 646000: system.cpu.rename: [tid:0]: 40 rob free
 646000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 646000: system.cpu.rename: [tid:0]: 34 iq free
 646000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 646000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 646000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 646000: system.cpu.rename: [tid:0]: 40 rob free
 646000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 646000: system.cpu.rename: [tid:0]: 34 iq free
 646000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 646000: system.cpu.rename: [tid:0]: 0 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 646000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 646000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 646000: system.cpu.rename: [tid:0]: Processing instruction [sn:117] with PC (0x145b4=>0x145b8).(0=>1).
 646000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0 (flattened 0), got phys reg 84
 646000: system.cpu.rename: [tid:0]: Register 84 is ready.
 646000: global: [sn:117] has 1 ready out of 5 sources. RTI 0)
 646000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 646000: system.cpu.rename: [tid:0]: Register 960 is ready.
 646000: global: [sn:117] has 2 ready out of 5 sources. RTI 0)
 646000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 646000: system.cpu.rename: [tid:0]: Register 325 is ready.
 646000: global: [sn:117] has 3 ready out of 5 sources. RTI 0)
 646000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 646000: system.cpu.rename: [tid:0]: Register 325 is ready.
 646000: global: [sn:117] has 4 ready out of 5 sources. RTI 0)
 646000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 646000: system.cpu.rename: [tid:0]: Register 325 is ready.
 646000: global: [sn:117] has 5 ready out of 5 sources. RTI 0)
 646000: global: Renamed reg 3 to physical reg 104 old mapping was 99
 646000: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 104.
 646000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=1), [sn:117].
 646000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 646000: system.cpu.rename: [tid:0]: Processing instruction [sn:118] with PC (0x145b8=>0x145bc).(0=>1).
 646000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 646000: system.cpu.rename: [tid:0]: Register 325 is ready.
 646000: global: [sn:118] has 1 ready out of 3 sources. RTI 0)
 646000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 646000: system.cpu.rename: [tid:0]: Register 325 is ready.
 646000: global: [sn:118] has 2 ready out of 3 sources. RTI 0)
 646000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 646000: system.cpu.rename: [tid:0]: Register 325 is ready.
 646000: global: [sn:118] has 3 ready out of 3 sources. RTI 0)
 646000: global: Renamed reg 6 to physical reg 105 old mapping was 83
 646000: system.cpu.rename: [tid:0]: Renaming arch reg 6 to physical reg 105.
 646000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=2), [sn:118].
 646000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 646000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 16, storesInProgress: 0, stores dispatchedToSQ: 0
 646000: system.cpu.rename: [tid:0]: Processing instruction [sn:119] with PC (0x145bc=>0x145c0).(0=>1).
 646000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13 (flattened 13), got phys reg 77
 646000: system.cpu.rename: [tid:0]: Register 77 is ready.
 646000: global: [sn:119] has 1 ready out of 6 sources. RTI 0)
 646000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 646000: system.cpu.rename: [tid:0]: Register 960 is ready.
 646000: global: [sn:119] has 2 ready out of 6 sources. RTI 0)
 646000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 646000: system.cpu.rename: [tid:0]: Register 325 is ready.
 646000: global: [sn:119] has 3 ready out of 6 sources. RTI 0)
 646000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 646000: system.cpu.rename: [tid:0]: Register 325 is ready.
 646000: global: [sn:119] has 4 ready out of 6 sources. RTI 0)
 646000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 646000: system.cpu.rename: [tid:0]: Register 325 is ready.
 646000: global: [sn:119] has 5 ready out of 6 sources. RTI 0)
 646000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 104
 646000: system.cpu.rename: [tid:0]: Register 104 is not ready.
 646000: system.cpu.rename: Activity this cycle.
 646000: system.cpu: Activity: 3
 646000: system.cpu.iew: Issue: Processing [tid:0]
 646000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 646000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 646000: system.cpu.iq: Not able to schedule any instructions.
 646000: system.cpu.iew: Processing [tid:0]
 646000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 646000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 646000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 646000: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 646000: system.cpu.commit: Getting instructions from Rename stage.
 646000: system.cpu.commit: Trying to commit instructions in the ROB.
 646000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 646000: system.cpu: Scheduling next tick!
 646500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 646500: system.cpu.fetch: Running stage.
 646500: system.cpu.fetch: There are no more threads available to fetch from.
 646500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 646500: system.cpu.decode: Processing [tid:0]
 646500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 646500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 646500: system.cpu.rename: Processing [tid:0]
 646500: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 16
 646500: system.cpu.rename: [tid:0]: 3 instructions not yet in ROB
 646500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 3, dispatched Insts: 0
 646500: system.cpu.rename: [tid:0]: 37 rob free
 646500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 3, dispatched Insts: 0
 646500: system.cpu.rename: [tid:0]: 31 iq free
 646500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 0
 646500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 646500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 646500: system.cpu.iew: Issue: Processing [tid:0]
 646500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 646500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x145b4=>0x145b8).(0=>1) [sn:117] [tid:0] to IQ.
 646500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:117]
 646500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 646500: system.cpu.iew.lsq.thread0: Inserting load PC (0x145b4=>0x145b8).(0=>1), idx:16 [sn:117]
 646500: system.cpu.iq: Adding instruction [sn:117] PC (0x145b4=>0x145b8).(0=>1) to the IQ.
 646500: memdepentry: Memory dependency entry created.  memdep_count=1 (0x145b4=>0x145b8).(0=>1)
 646500: global: Inst 0x145b4 with index 365 had no SSID
 646500: system.cpu.memDep0: No dependency for inst PC (0x145b4=>0x145b8).(0=>1) [sn:117].
 646500: system.cpu.memDep0: Adding instruction [sn:117] to the ready list.
 646500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x145b4=>0x145b8).(0=>1) opclass:32 [sn:117].
 646500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x145b8=>0x145bc).(0=>1) [sn:118] [tid:0] to IQ.
 646500: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:118]
 646500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x145bc=>0x145c0).(0=>1) [sn:119] [tid:0] to IQ.
 646500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:119]
 646500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 646500: system.cpu.iew.lsq.thread0: Inserting store PC (0x145bc=>0x145c0).(0=>1), idx:8 [sn:119]
 646500: global: DynInst: [sn:23] Instruction destroyed. Instcount for system.cpu = 20
 646500: system.cpu.iq: Adding instruction [sn:119] PC (0x145bc=>0x145c0).(0=>1) to the IQ.
 646500: system.cpu.iq: Instruction PC (0x145bc=>0x145c0).(0=>1) has src reg 104 that is being added to the dependency chain.
 646500: memdepentry: Memory dependency entry created.  memdep_count=2 (0x145bc=>0x145c0).(0=>1)
 646500: global: Inst 0x145bc with index 367 had no SSID
 646500: system.cpu.memDep0: No dependency for inst PC (0x145bc=>0x145c0).(0=>1) [sn:119].
 646500: system.cpu.memDep0: Inserting store PC (0x145bc=>0x145c0).(0=>1) [sn:119].
 646500: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:118]
 646500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 646500: system.cpu.iq: Thread 0: Issuing instruction PC (0x145b4=>0x145b8).(0=>1) [sn:117]
 646500: system.cpu.memDep0: Issuing instruction PC 0x145b4 [sn:117].
 646500: system.cpu: Activity: 4
 646500: system.cpu.iew: Processing [tid:0]
 646500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 646500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 646500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 646500: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 15 free entries.
 646500: system.cpu.commit: Getting instructions from Rename stage.
 646500: system.cpu.commit: Inserting PC (0x145b4=>0x145b8).(0=>1) [sn:117] [tid:0] into ROB.
 646500: system.cpu.rob: Adding inst PC (0x145b4=>0x145b8).(0=>1) to the ROB.
 646500: system.cpu.rob: [tid:0] Now has 1 instructions.
 646500: system.cpu.commit: Inserting PC (0x145b8=>0x145bc).(0=>1) [sn:118] [tid:0] into ROB.
 646500: system.cpu.rob: Adding inst PC (0x145b8=>0x145bc).(0=>1) to the ROB.
 646500: system.cpu.rob: [tid:0] Now has 2 instructions.
 646500: system.cpu.commit: Inserting PC (0x145bc=>0x145c0).(0=>1) [sn:119] [tid:0] into ROB.
 646500: system.cpu.rob: Adding inst PC (0x145bc=>0x145c0).(0=>1) to the ROB.
 646500: system.cpu.rob: [tid:0] Now has 3 instructions.
 646500: system.cpu.commit: Trying to commit instructions in the ROB.
 646500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:117] PC (0x145b4=>0x145b8).(0=>1) is head of ROB and not ready
 646500: system.cpu.commit: [tid:0]: ROB has 3 insts & 37 free entries.
 646500: system.cpu.commit: Activity This Cycle.
 646500: system.cpu: Scheduling next tick!
 647000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 647000: system.cpu.fetch: Running stage.
 647000: system.cpu.fetch: There are no more threads available to fetch from.
 647000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 647000: system.cpu.decode: Processing [tid:0]
 647000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 647000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 647000: system.cpu.rename: Processing [tid:0]
 647000: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 37, Free LQ: 16, Free SQ: 16
 647000: system.cpu.rename: [tid:0]: 3 instructions not yet in ROB
 647000: system.cpu.rename: calcFreeROBEntires: free robEntries: 37, instsInProgress: 3, dispatched Insts: 3
 647000: system.cpu.rename: [tid:0]: 37 rob free
 647000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 3, dispatched Insts: 3
 647000: system.cpu.rename: [tid:0]: 34 iq free
 647000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 1
 647000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 647000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 647000: system.cpu.iew: Issue: Processing [tid:0]
 647000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 647000: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:118]
 647000: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:118]
 647000: global: RegFile: Access to cc register 325, has data 0
 647000: global: RegFile: Access to cc register 325, has data 0
 647000: global: RegFile: Access to cc register 325, has data 0
 647000: global: RegFile: Setting int register 105 to 0
 647000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 647000: system.cpu.iq: Waking dependents of completed instruction.
 647000: system.cpu.iq: Waking any dependents on register 105.
 647000: system.cpu.iew: Sending instructions to commit, [sn:118] PC (0x145b8=>0x145bc).(0=>1).
 647000: system.cpu.iew: Setting Destination Register 105
 647000: system.cpu.scoreboard: Setting reg 105 as ready
 647000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 647000: system.cpu.iq: Not able to schedule any instructions.
 647000: system.cpu.iew: Processing [tid:0]
 647000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 647000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 647000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 647000: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 15 free entries.
 647000: system.cpu.commit: Getting instructions from Rename stage.
 647000: system.cpu.commit: Trying to commit instructions in the ROB.
 647000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:117] PC (0x145b4=>0x145b8).(0=>1) is head of ROB and not ready
 647000: system.cpu.commit: [tid:0]: ROB has 3 insts & 37 free entries.
 647000: system.cpu: Scheduling next tick!
 647000: system.cpu.iq: Processing FU completion [sn:117]
 647000: system.cpu: CPU already running.
 647500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 647500: system.cpu.fetch: Running stage.
 647500: system.cpu.fetch: There are no more threads available to fetch from.
 647500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 647500: system.cpu.decode: Processing [tid:0]
 647500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 647500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 647500: system.cpu.rename: Processing [tid:0]
 647500: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 37, Free LQ: 16, Free SQ: 16
 647500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 647500: system.cpu.rename: calcFreeROBEntires: free robEntries: 37, instsInProgress: 0, dispatched Insts: 0
 647500: system.cpu.rename: [tid:0]: 37 rob free
 647500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 647500: system.cpu.rename: [tid:0]: 34 iq free
 647500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 647500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 647500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 647500: system.cpu.iew: Issue: Processing [tid:0]
 647500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 647500: system.cpu.iew: Execute: Executing instructions from IQ.
 647500: system.cpu.iew: Execute: Processing PC (0x145b4=>0x145b8).(0=>1), [tid:0] [sn:117].
 647500: system.cpu.iew: Execute: Calculating address for memory reference.
 647500: system.cpu.iew.lsq.thread0: Executing load PC (0x145b4=>0x145b8).(0=>1), [sn:117]
 647500: global: RegFile: Access to int register 84, has data 0xbefffec8
 647500: global: RegFile: Access to cc register 325, has data 0
 647500: global: RegFile: Access to cc register 325, has data 0
 647500: global: RegFile: Access to cc register 325, has data 0
 647500: system.cpu.iew.lsq.thread0: Read called, load idx: 16, store idx: -1, storeHead: 8 addr: 0x77ec4
 647500: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:117] PC (0x145b4=>0x145b8).(0=>1)
 647500: system.cpu: Activity: 5
 647500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 647500: system.cpu.iq: Not able to schedule any instructions.
 647500: system.cpu.iew: Processing [tid:0]
 647500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 647500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 647500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 647500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 647500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 647500: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 15 free entries.
 647500: system.cpu.iew: Activity this cycle.
 647500: system.cpu.commit: Getting instructions from Rename stage.
 647500: system.cpu.commit: Trying to commit instructions in the ROB.
 647500: system.cpu.commit: [tid:0]: Marking PC (0x145b8=>0x145bc).(0=>1), [sn:118] ready within ROB.
 647500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:117] PC (0x145b4=>0x145b8).(0=>1) is head of ROB and not ready
 647500: system.cpu.commit: [tid:0]: ROB has 3 insts & 37 free entries.
 647500: system.cpu: Scheduling next tick!
 648000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 648000: system.cpu.fetch: Running stage.
 648000: system.cpu.fetch: There are no more threads available to fetch from.
 648000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 648000: system.cpu.decode: Processing [tid:0]
 648000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 648000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 648000: system.cpu.rename: Processing [tid:0]
 648000: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 37, Free LQ: 15, Free SQ: 15
 648000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 648000: system.cpu.rename: calcFreeROBEntires: free robEntries: 37, instsInProgress: 0, dispatched Insts: 0
 648000: system.cpu.rename: [tid:0]: 37 rob free
 648000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 648000: system.cpu.rename: [tid:0]: 32 iq free
 648000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 648000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 648000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 648000: system.cpu.iew: Issue: Processing [tid:0]
 648000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 648000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 648000: system.cpu.iq: Not able to schedule any instructions.
 648000: system.cpu.iew: Processing [tid:0]
 648000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 648000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 648000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 648000: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 15 free entries.
 648000: system.cpu.commit: Getting instructions from Rename stage.
 648000: system.cpu.commit: Trying to commit instructions in the ROB.
 648000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:117] PC (0x145b4=>0x145b8).(0=>1) is head of ROB and not ready
 648000: system.cpu.commit: [tid:0]: ROB has 3 insts & 37 free entries.
 648000: system.cpu: Scheduling next tick!
 648500: system.cpu.iew.lsq.thread0: Writeback event [sn:117].
 648500: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:117].
 648500: system.cpu: CPU already running.
 648500: global: RegFile: Access to cc register 325, has data 0
 648500: global: RegFile: Access to cc register 325, has data 0
 648500: global: RegFile: Access to cc register 325, has data 0
 648500: global: RegFile: Setting int register 104 to 0x78d7
 648500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 648500: system.cpu.iew: Activity this cycle.
 648500: system.cpu: Activity: 6
 648500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 648500: system.cpu.fetch: Running stage.
 648500: system.cpu.fetch: There are no more threads available to fetch from.
 648500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 648500: system.cpu.decode: Processing [tid:0]
 648500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 648500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 648500: system.cpu.rename: Processing [tid:0]
 648500: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 37, Free LQ: 15, Free SQ: 15
 648500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 648500: system.cpu.rename: calcFreeROBEntires: free robEntries: 37, instsInProgress: 0, dispatched Insts: 0
 648500: system.cpu.rename: [tid:0]: 37 rob free
 648500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 648500: system.cpu.rename: [tid:0]: 32 iq free
 648500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 648500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 648500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 648500: system.cpu.iew: Issue: Processing [tid:0]
 648500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 648500: system.cpu.iew: Sending instructions to commit, [sn:117] PC (0x145b4=>0x145b8).(0=>1).
 648500: system.cpu.iew: Setting Destination Register 104
 648500: system.cpu.scoreboard: Setting reg 104 as ready
 648500: system.cpu.iq: Waking dependents of completed instruction.
 648500: system.cpu.iq: Completing mem instruction PC: (0x145b4=>0x145b8).(0=>1) [sn:117]
 648500: system.cpu.memDep0: Completed mem instruction PC (0x145b4=>0x145b8).(0=>1) [sn:117].
 648500: memdepentry: Memory dependency entry deleted.  memdep_count=1 (0x145b4=>0x145b8).(0=>1)
 648500: system.cpu.iq: Waking any dependents on register 104.
 648500: system.cpu.iq: Waking up a dependent instruction, [sn:119] PC (0x145bc=>0x145c0).(0=>1).
 648500: global: [sn:119] has 6 ready out of 6 sources. RTI 0)
 648500: system.cpu.iq: Checking if memory instruction can issue.
 648500: system.cpu.memDep0: Marking registers as ready for instruction PC (0x145bc=>0x145c0).(0=>1) [sn:119].
 648500: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
 648500: system.cpu.memDep0: Adding instruction [sn:119] to the ready list.
 648500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x145bc=>0x145c0).(0=>1) opclass:33 [sn:119].
 648500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 648500: system.cpu.iq: Thread 0: Issuing instruction PC (0x145bc=>0x145c0).(0=>1) [sn:119]
 648500: system.cpu.memDep0: Issuing instruction PC 0x145bc [sn:119].
 648500: system.cpu.iew: Processing [tid:0]
 648500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 648500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 648500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 648500: system.cpu.iew: IQ has 33 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 15 free entries.
 648500: system.cpu.commit: Getting instructions from Rename stage.
 648500: system.cpu.commit: Trying to commit instructions in the ROB.
 648500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:117] PC (0x145b4=>0x145b8).(0=>1) is head of ROB and not ready
 648500: system.cpu.commit: [tid:0]: ROB has 3 insts & 37 free entries.
 648500: system.cpu: Activity: 5
 648500: system.cpu: Scheduling next tick!
 649000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 649000: system.cpu.fetch: Running stage.
 649000: system.cpu.fetch: There are no more threads available to fetch from.
 649000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 649000: system.cpu.decode: Processing [tid:0]
 649000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 649000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 649000: system.cpu.rename: Processing [tid:0]
 649000: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 37, Free LQ: 15, Free SQ: 15
 649000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 649000: system.cpu.rename: calcFreeROBEntires: free robEntries: 37, instsInProgress: 0, dispatched Insts: 0
 649000: system.cpu.rename: [tid:0]: 37 rob free
 649000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 649000: system.cpu.rename: [tid:0]: 32 iq free
 649000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 649000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 649000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 649000: system.cpu.iew: Issue: Processing [tid:0]
 649000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 649000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 649000: system.cpu.iq: Not able to schedule any instructions.
 649000: system.cpu.iew: Processing [tid:0]
 649000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 649000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 649000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 649000: system.cpu.iew: IQ has 33 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 15 free entries.
 649000: system.cpu.commit: Getting instructions from Rename stage.
 649000: system.cpu.commit: Trying to commit instructions in the ROB.
 649000: system.cpu.commit: [tid:0]: Marking PC (0x145b4=>0x145b8).(0=>1), [sn:117] ready within ROB.
 649000: system.cpu.commit: [tid:0]: Instruction [sn:117] PC (0x145b4=>0x145b8).(0=>1) is head of ROB and ready to commit
 649000: system.cpu.commit: [tid:0]: ROB has 3 insts & 37 free entries.
 649000: system.cpu.commit: Activating stage.
 649000: system.cpu: Activity: 6
 649000: system.cpu: Scheduling next tick!
 649000: system.cpu.iq: Processing FU completion [sn:119]
 649000: system.cpu: CPU already running.
 649500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 649500: system.cpu.fetch: Running stage.
 649500: system.cpu.fetch: There are no more threads available to fetch from.
 649500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 649500: system.cpu.decode: Processing [tid:0]
 649500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 649500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 649500: system.cpu.rename: Processing [tid:0]
 649500: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 37, Free LQ: 15, Free SQ: 15
 649500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 649500: system.cpu.rename: calcFreeROBEntires: free robEntries: 37, instsInProgress: 0, dispatched Insts: 0
 649500: system.cpu.rename: [tid:0]: 37 rob free
 649500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 0, dispatched Insts: 0
 649500: system.cpu.rename: [tid:0]: 32 iq free
 649500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 649500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 649500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 649500: system.cpu.iew: Issue: Processing [tid:0]
 649500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 649500: system.cpu.iew: Execute: Executing instructions from IQ.
 649500: system.cpu.iew: Execute: Processing PC (0x145bc=>0x145c0).(0=>1), [tid:0] [sn:119].
 649500: system.cpu.iew: Execute: Calculating address for memory reference.
 649500: system.cpu.iew.lsq.thread0: Executing store PC (0x145bc=>0x145c0).(0=>1) [sn:119]
 649500: global: RegFile: Access to int register 77, has data 0xbefffd38
 649500: global: RegFile: Access to cc register 325, has data 0
 649500: global: RegFile: Access to cc register 325, has data 0
 649500: global: RegFile: Access to cc register 325, has data 0
 649500: global: RegFile: Access to int register 104, has data 0x78d7
 649500: system.cpu.iew.lsq.thread0: Doing write to store idx 8, addr 0x77d38 | storeHead:8 [sn:119]
 649500: system.cpu.iew: Store instruction is fault. [sn:119]
 649500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 649500: system.cpu.iew: Activity this cycle.
 649500: system.cpu: Activity: 7
 649500: system.cpu.iew: Sending instructions to commit, [sn:119] PC (0x145bc=>0x145c0).(0=>1).
 649500: system.cpu.iq: Waking dependents of completed instruction.
 649500: system.cpu.iq: Completing mem instruction PC: (0x145bc=>0x145c0).(0=>1) [sn:119]
 649500: system.cpu.memDep0: Completed mem instruction PC (0x145bc=>0x145c0).(0=>1) [sn:119].
 649500: memdepentry: Memory dependency entry deleted.  memdep_count=0 (0x145bc=>0x145c0).(0=>1)
 649500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 649500: system.cpu.iq: Not able to schedule any instructions.
 649500: system.cpu.iew: Processing [tid:0]
 649500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 649500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 649500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 649500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 649500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 649500: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 15 free entries.
 649500: system.cpu.iew: Activity this cycle.
 649500: system.cpu.commit: Getting instructions from Rename stage.
 649500: system.cpu.commit: Trying to commit instructions in the ROB.
 649500: system.cpu.commit: Trying to commit head instruction, [sn:117] [tid:0]
 649500: system.cpu.commit: Committing instruction with [sn:117] PC (0x145b4=>0x145b8).(0=>1)
 649500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x145b4=>0x145b8).(0=>1), [sn:117]
 649500: system.cpu: Removing committed instruction [tid:0] PC (0x145b4=>0x145b8).(0=>1) [sn:117]
 649500: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:117]
 649500: system.cpu.commit: Trying to commit head instruction, [sn:118] [tid:0]
 649500: system.cpu.commit: Committing instruction with [sn:118] PC (0x145b8=>0x145bc).(0=>1)
 649500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x145b8=>0x145bc).(0=>1), [sn:118]
 649500: system.cpu: Removing committed instruction [tid:0] PC (0x145b8=>0x145bc).(0=>1) [sn:118]
 649500: system.cpu.commit: Instruction is committed successfully. num_committed: 2. [sn:118]
 649500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:119] PC (0x145bc=>0x145c0).(0=>1) is head of ROB and not ready
 649500: system.cpu.commit: [tid:0]: ROB has 1 insts & 39 free entries.
 649500: system.cpu.commit: Activity This Cycle.
 649500: system.cpu.commit: Deactivating stage.
 649500: system.cpu: Activity: 6
 649500: system.cpu: Removing instruction, [tid:0] [sn:117] PC (0x145b4=>0x145b8).(0=>1)
 649500: system.cpu: Removing instruction, [tid:0] [sn:118] PC (0x145b8=>0x145bc).(0=>1)
 649500: system.cpu: Scheduling next tick!
 650000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 650000: system.cpu.fetch: Running stage.
 650000: system.cpu.fetch: There are no more threads available to fetch from.
 650000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 650000: system.cpu.decode: Processing [tid:0]
 650000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 650000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 650000: system.cpu.rename: Processing [tid:0]
 650000: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 39, Free LQ: 15, Free SQ: 15
 650000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 650000: system.cpu.rename: calcFreeROBEntires: free robEntries: 39, instsInProgress: 0, dispatched Insts: 0
 650000: system.cpu.rename: [tid:0]: 39 rob free
 650000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 650000: system.cpu.rename: [tid:0]: 34 iq free
 650000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 650000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 650000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 650000: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=2), until [sn:118].
 650000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 99, [sn:117].
 650000: system.cpu.freelist: Freeing register 99.
 650000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 83, [sn:118].
 650000: system.cpu.freelist: Freeing register 83.
 650000: system.cpu.iew: Issue: Processing [tid:0]
 650000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 650000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 650000: system.cpu.iq: Not able to schedule any instructions.
 650000: system.cpu.iew: Processing [tid:0]
 650000: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x145b4=>0x145b8).(0=>1)
 650000: system.cpu.iq: [tid:0]: Committing instructions older than [sn:118]
 650000: global: DynInst: [sn:118] Instruction destroyed. Instcount for system.cpu = 19
 650000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 650000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 650000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 650000: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 15 free entries.
 650000: system.cpu.commit: Getting instructions from Rename stage.
 650000: system.cpu.commit: Trying to commit instructions in the ROB.
 650000: system.cpu.commit: [tid:0]: Marking PC (0x145bc=>0x145c0).(0=>1), [sn:119] ready within ROB.
 650000: system.cpu.commit: [tid:0]: Instruction [sn:119] PC (0x145bc=>0x145c0).(0=>1) is head of ROB and ready to commit
 650000: system.cpu.commit: [tid:0]: ROB has 1 insts & 39 free entries.
 650000: system.cpu.commit: Activating stage.
 650000: system.cpu: Activity: 7
 650000: system.cpu: Activity: 6
 650000: system.cpu: Scheduling next tick!
 650500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 650500: system.cpu.fetch: Running stage.
 650500: system.cpu.fetch: There are no more threads available to fetch from.
 650500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 650500: system.cpu.decode: Processing [tid:0]
 650500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 650500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 650500: system.cpu.rename: Processing [tid:0]
 650500: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 39, Free LQ: 15, Free SQ: 15
 650500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 650500: system.cpu.rename: calcFreeROBEntires: free robEntries: 39, instsInProgress: 0, dispatched Insts: 0
 650500: system.cpu.rename: [tid:0]: 39 rob free
 650500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 650500: system.cpu.rename: [tid:0]: 34 iq free
 650500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 650500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 650500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 650500: system.cpu.iew: Issue: Processing [tid:0]
 650500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 650500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 650500: system.cpu.iq: Not able to schedule any instructions.
 650500: system.cpu.iew: Processing [tid:0]
 650500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 650500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 650500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 650500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 650500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 650500: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 15 free entries.
 650500: system.cpu.iew: Activity this cycle.
 650500: system.cpu: Activity: 7
 650500: system.cpu.commit: Getting instructions from Rename stage.
 650500: system.cpu.commit: Trying to commit instructions in the ROB.
 650500: system.cpu.commit: Trying to commit head instruction, [sn:119] [tid:0]
 650500: system.cpu.commit: Committing instruction with [sn:119] PC (0x145bc=>0x145c0).(0=>1)
 650500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x145bc=>0x145c0).(0=>1), [sn:119]
 650500: system.cpu: Removing committed instruction [tid:0] PC (0x145bc=>0x145c0).(0=>1) [sn:119]
 650500: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:119]
 650500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 650500: system.cpu.commit: Activity This Cycle.
 650500: system.cpu.commit: Deactivating stage.
 650500: system.cpu: Activity: 6
 650500: system.cpu: Removing instruction, [tid:0] [sn:119] PC (0x145bc=>0x145c0).(0=>1)
 650500: system.cpu: Scheduling next tick!
 651000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 651000: system.cpu.fetch: Running stage.
 651000: system.cpu.fetch: There are no more threads available to fetch from.
 651000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 651000: system.cpu.decode: Processing [tid:0]
 651000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 651000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 651000: system.cpu.rename: Processing [tid:0]
 651000: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 15
 651000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 651000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 651000: system.cpu.rename: [tid:0]: 40 rob free
 651000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 651000: system.cpu.rename: [tid:0]: 34 iq free
 651000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 651000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 651000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 651000: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=0), until [sn:119].
 651000: system.cpu.rename: [tid:0]: History buffer is empty.
 651000: system.cpu.iew: Issue: Processing [tid:0]
 651000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 651000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 651000: system.cpu.iq: Not able to schedule any instructions.
 651000: system.cpu.iew: Processing [tid:0]
 651000: system.cpu.iew.lsq.thread0: Marking store as able to write back, PC (0x145bc=>0x145c0).(0=>1) [sn:119]
 651000: system.cpu.iq: [tid:0]: Committing instructions older than [sn:119]
 651000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 651000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 651000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 651000: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 15 free entries.
 651000: system.cpu.iew: IEW switching to active
 651000: system.cpu.iew: Activating stage.
 651000: system.cpu: Activity: 7
 651000: system.cpu.commit: Getting instructions from Rename stage.
 651000: system.cpu.commit: Trying to commit instructions in the ROB.
 651000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 651000: global: DynInst: [sn:117] Instruction destroyed. Instcount for system.cpu = 18
 651000: system.cpu: Activity: 6
 651000: system.cpu: Scheduling next tick!
 651500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 651500: system.cpu.fetch: Running stage.
 651500: system.cpu.fetch: There are no more threads available to fetch from.
 651500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 651500: system.cpu.decode: Processing [tid:0]
 651500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 651500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 651500: system.cpu.rename: Processing [tid:0]
 651500: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 15
 651500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 651500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 651500: system.cpu.rename: [tid:0]: 40 rob free
 651500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 651500: system.cpu.rename: [tid:0]: 34 iq free
 651500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 651500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 651500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 651500: system.cpu.iew: Issue: Processing [tid:0]
 651500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 651500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 651500: system.cpu.iq: Not able to schedule any instructions.
 651500: system.cpu.iew.lsq: [tid:0] Writing back stores. 1 stores available for Writeback.
 651500: system.cpu.iew.lsq.thread0: D-Cache: Writing back store idx:8 PC:(0x145bc=>0x145c0).(0=>1) to Addr:0x77d38, data:0xd7 [sn:119]
 651500: system.cpu.iew: Processing [tid:0]
 651500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 651500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 651500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 651500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 651500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 651500: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 15 free entries.
 651500: system.cpu.iew: IEW switching to idle
 651500: system.cpu.iew: Deactivating stage.
 651500: system.cpu: Activity: 5
 651500: system.cpu.iew: Activity this cycle.
 651500: system.cpu: Activity: 6
 651500: system.cpu.commit: Getting instructions from Rename stage.
 651500: system.cpu.commit: Trying to commit instructions in the ROB.
 651500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 651500: system.cpu: Activity: 5
 651500: system.cpu: Scheduling next tick!
 652000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 652000: system.cpu.fetch: Running stage.
 652000: system.cpu.fetch: There are no more threads available to fetch from.
 652000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 652000: system.cpu.decode: Processing [tid:0]
 652000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 652000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 652000: system.cpu.rename: Processing [tid:0]
 652000: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 15
 652000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 652000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 652000: system.cpu.rename: [tid:0]: 40 rob free
 652000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 652000: system.cpu.rename: [tid:0]: 34 iq free
 652000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 652000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 652000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 652000: system.cpu.iew: Issue: Processing [tid:0]
 652000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 652000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 652000: system.cpu.iq: Not able to schedule any instructions.
 652000: system.cpu.iew.lsq: [tid:0] Writing back stores. 1 stores available for Writeback.
 652000: system.cpu.iew: Processing [tid:0]
 652000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 652000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 652000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 652000: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 15 free entries.
 652000: system.cpu.commit: Getting instructions from Rename stage.
 652000: system.cpu.commit: Trying to commit instructions in the ROB.
 652000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 652000: system.cpu: Scheduling next tick!
 652500: system.cpu.iew.lsq.thread0: Writeback event [sn:119].
 652500: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:119].
 652500: system.cpu: CPU already running.
 652500: system.cpu: Activity: 6
 652500: system.cpu.iew.lsq.thread0: Completing store [sn:119], idx:8, store head idx:9
 652500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 652500: system.cpu.fetch: Running stage.
 652500: system.cpu.fetch: There are no more threads available to fetch from.
 652500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 652500: system.cpu.decode: Processing [tid:0]
 652500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 652500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 652500: system.cpu.rename: Processing [tid:0]
 652500: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 15
 652500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 652500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 652500: system.cpu.rename: [tid:0]: 40 rob free
 652500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 652500: system.cpu.rename: [tid:0]: 34 iq free
 652500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 652500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 652500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 652500: system.cpu.iew: Issue: Processing [tid:0]
 652500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 652500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 652500: system.cpu.iq: Not able to schedule any instructions.
 652500: system.cpu.iew: Processing [tid:0]
 652500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 652500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 652500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 652500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 652500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 652500: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 652500: system.cpu.iew: Activity this cycle.
 652500: system.cpu.commit: Getting instructions from Rename stage.
 652500: system.cpu.commit: Trying to commit instructions in the ROB.
 652500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 652500: system.cpu.commit: Activity This Cycle.
 652500: system.cpu: Activity: 5
 652500: system.cpu: Scheduling next tick!
 653000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 653000: system.cpu.fetch: Running stage.
 653000: system.cpu.fetch: There are no more threads available to fetch from.
 653000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 653000: system.cpu.decode: Processing [tid:0]
 653000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 653000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 653000: system.cpu.rename: Processing [tid:0]
 653000: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 16
 653000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 653000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 653000: system.cpu.rename: [tid:0]: 40 rob free
 653000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 653000: system.cpu.rename: [tid:0]: 34 iq free
 653000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 653000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 653000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 653000: system.cpu.iew: Issue: Processing [tid:0]
 653000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 653000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 653000: system.cpu.iq: Not able to schedule any instructions.
 653000: system.cpu.iew: Processing [tid:0]
 653000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 653000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 653000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 653000: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 653000: system.cpu.commit: Getting instructions from Rename stage.
 653000: system.cpu.commit: Trying to commit instructions in the ROB.
 653000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 653000: system.cpu: Scheduling next tick!
 653500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 653500: system.cpu.fetch: Running stage.
 653500: system.cpu.fetch: There are no more threads available to fetch from.
 653500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 653500: system.cpu.decode: Processing [tid:0]
 653500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 653500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 653500: system.cpu.rename: Processing [tid:0]
 653500: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 16
 653500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 653500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 653500: system.cpu.rename: [tid:0]: 40 rob free
 653500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 653500: system.cpu.rename: [tid:0]: 34 iq free
 653500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 653500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 653500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 653500: system.cpu.iew: Issue: Processing [tid:0]
 653500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 653500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 653500: system.cpu.iq: Not able to schedule any instructions.
 653500: system.cpu.iew: Processing [tid:0]
 653500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 653500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 653500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 653500: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 653500: system.cpu.commit: Getting instructions from Rename stage.
 653500: system.cpu.commit: Trying to commit instructions in the ROB.
 653500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 653500: system.cpu: Activity: 4
 653500: system.cpu: Scheduling next tick!
 654000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 654000: system.cpu.fetch: Running stage.
 654000: system.cpu.fetch: There are no more threads available to fetch from.
 654000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 654000: system.cpu.decode: Processing [tid:0]
 654000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 654000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 654000: system.cpu.rename: Processing [tid:0]
 654000: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 16
 654000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 654000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 654000: system.cpu.rename: [tid:0]: 40 rob free
 654000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 654000: system.cpu.rename: [tid:0]: 34 iq free
 654000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 654000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 654000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 654000: system.cpu.iew: Issue: Processing [tid:0]
 654000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 654000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 654000: system.cpu.iq: Not able to schedule any instructions.
 654000: system.cpu.iew: Processing [tid:0]
 654000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 654000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 654000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 654000: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 654000: system.cpu.commit: Getting instructions from Rename stage.
 654000: system.cpu.commit: Trying to commit instructions in the ROB.
 654000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 654000: system.cpu: Scheduling next tick!
 654500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 654500: system.cpu.fetch: Running stage.
 654500: system.cpu.fetch: There are no more threads available to fetch from.
 654500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 654500: system.cpu.decode: Processing [tid:0]
 654500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 654500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 654500: system.cpu.rename: Processing [tid:0]
 654500: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 16
 654500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 654500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 654500: system.cpu.rename: [tid:0]: 40 rob free
 654500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 654500: system.cpu.rename: [tid:0]: 34 iq free
 654500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 654500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 654500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 654500: system.cpu.iew: Issue: Processing [tid:0]
 654500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 654500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 654500: system.cpu.iq: Not able to schedule any instructions.
 654500: system.cpu.iew: Processing [tid:0]
 654500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 654500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 654500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 654500: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 654500: system.cpu.commit: Getting instructions from Rename stage.
 654500: system.cpu.commit: Trying to commit instructions in the ROB.
 654500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 654500: system.cpu: Activity: 3
 654500: system.cpu: Scheduling next tick!
 655000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 655000: system.cpu.fetch: Running stage.
 655000: system.cpu.fetch: There are no more threads available to fetch from.
 655000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 655000: system.cpu.decode: Processing [tid:0]
 655000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 655000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 655000: system.cpu.rename: Processing [tid:0]
 655000: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 16
 655000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 655000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 655000: system.cpu.rename: [tid:0]: 40 rob free
 655000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 655000: system.cpu.rename: [tid:0]: 34 iq free
 655000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 655000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 655000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 655000: system.cpu.iew: Issue: Processing [tid:0]
 655000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 655000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 655000: system.cpu.iq: Not able to schedule any instructions.
 655000: system.cpu.iew: Processing [tid:0]
 655000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 655000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 655000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 655000: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 655000: system.cpu.commit: Getting instructions from Rename stage.
 655000: system.cpu.commit: Trying to commit instructions in the ROB.
 655000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 655000: system.cpu: Scheduling next tick!
 655500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 655500: system.cpu.fetch: Running stage.
 655500: system.cpu.fetch: There are no more threads available to fetch from.
 655500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 655500: system.cpu.decode: Processing [tid:0]
 655500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 655500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 655500: system.cpu.rename: Processing [tid:0]
 655500: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 16
 655500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 655500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 655500: system.cpu.rename: [tid:0]: 40 rob free
 655500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 655500: system.cpu.rename: [tid:0]: 34 iq free
 655500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 655500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 655500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 655500: system.cpu.iew: Issue: Processing [tid:0]
 655500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 655500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 655500: system.cpu.iq: Not able to schedule any instructions.
 655500: system.cpu.iew: Processing [tid:0]
 655500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 655500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 655500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 655500: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 655500: system.cpu.commit: Getting instructions from Rename stage.
 655500: system.cpu.commit: Trying to commit instructions in the ROB.
 655500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 655500: system.cpu: Activity: 2
 655500: system.cpu: Scheduling next tick!
 656000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 656000: system.cpu.fetch: Running stage.
 656000: system.cpu.fetch: There are no more threads available to fetch from.
 656000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 656000: system.cpu.decode: Processing [tid:0]
 656000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 656000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 656000: system.cpu.rename: Processing [tid:0]
 656000: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 16
 656000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 656000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 656000: system.cpu.rename: [tid:0]: 40 rob free
 656000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 656000: system.cpu.rename: [tid:0]: 34 iq free
 656000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 656000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 656000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 656000: system.cpu.iew: Issue: Processing [tid:0]
 656000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 656000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 656000: system.cpu.iq: Not able to schedule any instructions.
 656000: system.cpu.iew: Processing [tid:0]
 656000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 656000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 656000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 656000: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 656000: system.cpu.commit: Getting instructions from Rename stage.
 656000: system.cpu.commit: Trying to commit instructions in the ROB.
 656000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 656000: system.cpu: Scheduling next tick!
 656500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 656500: system.cpu.fetch: Running stage.
 656500: system.cpu.fetch: There are no more threads available to fetch from.
 656500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 656500: system.cpu.decode: Processing [tid:0]
 656500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 656500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 656500: system.cpu.rename: Processing [tid:0]
 656500: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 16
 656500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 656500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 656500: system.cpu.rename: [tid:0]: 40 rob free
 656500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 656500: system.cpu.rename: [tid:0]: 34 iq free
 656500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 656500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 656500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 656500: system.cpu.iew: Issue: Processing [tid:0]
 656500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 656500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 656500: system.cpu.iq: Not able to schedule any instructions.
 656500: system.cpu.iew: Processing [tid:0]
 656500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 656500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 656500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 656500: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 656500: system.cpu.commit: Getting instructions from Rename stage.
 656500: system.cpu.commit: Trying to commit instructions in the ROB.
 656500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 656500: system.cpu: Activity: 1
 656500: system.cpu: Scheduling next tick!
 657000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 657000: system.cpu.fetch: Running stage.
 657000: system.cpu.fetch: There are no more threads available to fetch from.
 657000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 657000: system.cpu.decode: Processing [tid:0]
 657000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 657000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 657000: system.cpu.rename: Processing [tid:0]
 657000: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 16
 657000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 657000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 657000: system.cpu.rename: [tid:0]: 40 rob free
 657000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 657000: system.cpu.rename: [tid:0]: 34 iq free
 657000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 657000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 657000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 657000: system.cpu.iew: Issue: Processing [tid:0]
 657000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 657000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 657000: system.cpu.iq: Not able to schedule any instructions.
 657000: system.cpu.iew: Processing [tid:0]
 657000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 657000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 657000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 657000: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 657000: system.cpu.commit: Getting instructions from Rename stage.
 657000: system.cpu.commit: Trying to commit instructions in the ROB.
 657000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 657000: system.cpu: Scheduling next tick!
 657500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 657500: system.cpu.fetch: Running stage.
 657500: system.cpu.fetch: There are no more threads available to fetch from.
 657500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 657500: system.cpu.decode: Processing [tid:0]
 657500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 657500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 657500: system.cpu.rename: Processing [tid:0]
 657500: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 16
 657500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 657500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 657500: system.cpu.rename: [tid:0]: 40 rob free
 657500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 657500: system.cpu.rename: [tid:0]: 34 iq free
 657500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 657500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 657500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 657500: system.cpu.iew: Issue: Processing [tid:0]
 657500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 657500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 657500: system.cpu.iq: Not able to schedule any instructions.
 657500: system.cpu.iew: Processing [tid:0]
 657500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 657500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 657500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 657500: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 657500: system.cpu.commit: Getting instructions from Rename stage.
 657500: system.cpu.commit: Trying to commit instructions in the ROB.
 657500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 657500: system.cpu: Activity: 0
 657500: system.cpu: No activity left!
 657500: system.cpu: Idle!
 699500: system.cpu.icache_port: Fetch unit received timing
 699500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 699500: system.cpu: Waking up CPU
 699500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 699500: system.cpu.fetch: Activating stage.
 699500: system.cpu: Activity: 1
 699500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 699500: system.cpu.fetch: Running stage.
 699500: system.cpu.fetch: Attempting to fetch from [tid:0]
 699500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 699500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 699500: global: DynInst: [sn:120] Instruction created. Instcount for system.cpu = 19
 699500: system.cpu.fetch: [tid:0]: Instruction PC 0x145c0 (0) created [sn:120].
 699500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [r0] #8
 699500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 699500: global: DynInst: [sn:121] Instruction created. Instcount for system.cpu = 20
 699500: system.cpu.fetch: [tid:0]: Instruction PC 0x145c0 (1) created [sn:121].
 699500: system.cpu.fetch: [tid:0]: Instruction is:   addi_uop   r0, r0, #8
 699500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 699500: global: DynInst: [sn:122] Instruction created. Instcount for system.cpu = 21
 699500: system.cpu.fetch: [tid:0]: Instruction PC 0x145c4 (0) created [sn:122].
 699500: system.cpu.fetch: [tid:0]: Instruction is:   cmps   r3, #0
 699500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 699500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 699500: system.cpu.fetch: [tid:0][sn:120]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 699500: system.cpu.fetch: [tid:0][sn:121]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 699500: system.cpu.fetch: [tid:0][sn:122]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 699500: system.cpu.fetch: Activity this cycle.
 699500: system.cpu: Activity: 2
 699500: system.cpu.decode: Processing [tid:0]
 699500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 699500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 699500: system.cpu.rename: Processing [tid:0]
 699500: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 16
 699500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 699500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 699500: system.cpu.rename: [tid:0]: 40 rob free
 699500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 699500: system.cpu.rename: [tid:0]: 34 iq free
 699500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 699500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 699500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 699500: system.cpu.iew: Issue: Processing [tid:0]
 699500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 699500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 699500: system.cpu.iq: Not able to schedule any instructions.
 699500: system.cpu.iew: Processing [tid:0]
 699500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 699500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 699500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 699500: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 699500: system.cpu.commit: Getting instructions from Rename stage.
 699500: system.cpu.commit: Trying to commit instructions in the ROB.
 699500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 699500: system.cpu: Scheduling next tick!
 700000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 700000: system.cpu.fetch: Running stage.
 700000: system.cpu.fetch: Attempting to fetch from [tid:0]
 700000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 700000: global: DynInst: [sn:123] Instruction created. Instcount for system.cpu = 22
 700000: system.cpu.fetch: [tid:0]: Instruction PC 0x145c8 (0) created [sn:123].
 700000: system.cpu.fetch: [tid:0]: Instruction is:   bne   
 700000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 700000: system.cpu.fetch: [tid:0]: [sn:123]:Branch predicted to be not taken.
 700000: system.cpu.fetch: [tid:0]: [sn:123] Branch predicted to go to (0x145cc=>0x145d0).(0=>1).
 700000: global: DynInst: [sn:124] Instruction created. Instcount for system.cpu = 23
 700000: system.cpu.fetch: [tid:0]: Instruction PC 0x145cc (0) created [sn:124].
 700000: system.cpu.fetch: [tid:0]: Instruction is:   b   
 700000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 700000: system.cpu.fetch: [tid:0]: [sn:124]:Branch predicted to be not taken.
 700000: system.cpu.fetch: [tid:0]: [sn:124] Branch predicted to go to (0x145d0=>0x145d4).(0=>1).
 700000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x145d0=>0x145d4).(0=>1).
 700000: system.cpu.fetch: [tid:0] Fetching cache line 0x145d0 for addr 0x145d0
 700000: system.cpu: CPU already running.
 700000: system.cpu.fetch: Fetch: Doing instruction read.
 700000: system.cpu.fetch: [tid:0]: Doing Icache access.
 700000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 700000: system.cpu.fetch: Deactivating stage.
 700000: system.cpu: Activity: 1
 700000: system.cpu.fetch: [tid:0][sn:123]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 700000: system.cpu.fetch: [tid:0][sn:124]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 700000: system.cpu.fetch: Activity this cycle.
 700000: system.cpu: Activity: 2
 700000: system.cpu.decode: Processing [tid:0]
 700000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 700000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 700000: system.cpu.rename: Processing [tid:0]
 700000: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 16
 700000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 700000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 700000: system.cpu.rename: [tid:0]: 40 rob free
 700000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 700000: system.cpu.rename: [tid:0]: 34 iq free
 700000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 700000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 700000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 700000: system.cpu.iew: Issue: Processing [tid:0]
 700000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 700000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 700000: system.cpu.iq: Not able to schedule any instructions.
 700000: system.cpu.iew: Processing [tid:0]
 700000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 700000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 700000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 700000: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 700000: system.cpu.commit: Getting instructions from Rename stage.
 700000: system.cpu.commit: Trying to commit instructions in the ROB.
 700000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 700000: system.cpu: Scheduling next tick!
 700500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 700500: system.cpu.fetch: Running stage.
 700500: system.cpu.fetch: There are no more threads available to fetch from.
 700500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 700500: system.cpu.decode: Processing [tid:0]
 700500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 700500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 700500: system.cpu.rename: Processing [tid:0]
 700500: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 16
 700500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 700500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 700500: system.cpu.rename: [tid:0]: 40 rob free
 700500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 700500: system.cpu.rename: [tid:0]: 34 iq free
 700500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 700500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 700500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 700500: system.cpu.iew: Issue: Processing [tid:0]
 700500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 700500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 700500: system.cpu.iq: Not able to schedule any instructions.
 700500: system.cpu.iew: Processing [tid:0]
 700500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 700500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 700500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 700500: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 700500: system.cpu.commit: Getting instructions from Rename stage.
 700500: system.cpu.commit: Trying to commit instructions in the ROB.
 700500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 700500: system.cpu: Scheduling next tick!
 701000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 701000: system.cpu.fetch: Running stage.
 701000: system.cpu.fetch: There are no more threads available to fetch from.
 701000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 701000: system.cpu.decode: Processing [tid:0]
 701000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 701000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 701000: system.cpu.decode: [tid:0]: Processing instruction [sn:120] with PC (0x145c0=>0x145c4).(0=>1)
 701000: system.cpu.decode: [tid:0]: Processing instruction [sn:121] with PC (0x145c0=>0x145c4).(1=>2)
 701000: system.cpu.decode: [tid:0]: Processing instruction [sn:122] with PC (0x145c4=>0x145c8).(0=>1)
 701000: system.cpu.decode: Activity this cycle.
 701000: system.cpu: Activity: 3
 701000: system.cpu.rename: Processing [tid:0]
 701000: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 16
 701000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 701000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 701000: system.cpu.rename: [tid:0]: 40 rob free
 701000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 701000: system.cpu.rename: [tid:0]: 34 iq free
 701000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 701000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 701000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 701000: system.cpu.iew: Issue: Processing [tid:0]
 701000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 701000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 701000: system.cpu.iq: Not able to schedule any instructions.
 701000: system.cpu.iew: Processing [tid:0]
 701000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 701000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 701000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 701000: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 701000: system.cpu.commit: Getting instructions from Rename stage.
 701000: system.cpu.commit: Trying to commit instructions in the ROB.
 701000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 701000: system.cpu: Scheduling next tick!
 701500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 701500: system.cpu.fetch: Running stage.
 701500: system.cpu.fetch: There are no more threads available to fetch from.
 701500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 701500: system.cpu.decode: Processing [tid:0]
 701500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 701500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 701500: system.cpu.decode: [tid:0]: Processing instruction [sn:123] with PC (0x145c8=>0x145cc).(0=>1)
 701500: system.cpu.decode: [tid:0]: Processing instruction [sn:124] with PC (0x145cc=>0x145d0).(0=>1)
 701500: system.cpu.decode: [tid:0]: [sn:124] Squashing due to incorrect branch prediction detected at decode.
 701500: system.cpu: Deleting instructions from instruction list that are from [tid:0] and above [sn:124] (end=124).
 701500: system.cpu.decode: [sn:124]: Updating predictions: PredPC: (0x1450c=>0x14510).(0=>1)
 701500: system.cpu.decode: Activity this cycle.
 701500: system.cpu: Activity: 4
 701500: system.cpu.rename: Processing [tid:0]
 701500: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 16
 701500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 701500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 701500: system.cpu.rename: [tid:0]: 40 rob free
 701500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 701500: system.cpu.rename: [tid:0]: 34 iq free
 701500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 701500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 701500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 701500: system.cpu.iew: Issue: Processing [tid:0]
 701500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 701500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 701500: system.cpu.iq: Not able to schedule any instructions.
 701500: system.cpu.iew: Processing [tid:0]
 701500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 701500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 701500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 701500: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 701500: system.cpu.commit: Getting instructions from Rename stage.
 701500: system.cpu.commit: Trying to commit instructions in the ROB.
 701500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 701500: system.cpu: Scheduling next tick!
 702000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 702000: system.cpu.fetch: [tid:0]: Squashing instructions due to squash from decode.
 702000: system.cpu.fetch: Squashing from decode with PC = (0x1450c=>0x14510).(0=>1)
 702000: system.cpu.fetch: [tid:0]: Squashing from decode.
 702000: system.cpu.fetch: [tid:0]: Squashing, setting PC to: (0x1450c=>0x14510).(0=>1).
 702000: system.cpu.fetch: [tid:0]: Squashing outstanding Icache miss.
 702000: system.cpu: Deleting instructions from instruction list that are from [tid:0] and above [sn:124] (end=124).
 702000: system.cpu.fetch: Running stage.
 702000: system.cpu.fetch: There are no more threads available to fetch from.
 702000: system.cpu.fetch: [tid:0]: Fetch is squashing!
 702000: system.cpu.fetch: [tid:0]: Activating stage.
 702000: system.cpu: Activity: 5
 702000: system.cpu.decode: Processing [tid:0]
 702000: system.cpu.decode: [tid:0]: Done squashing, switching to running.
 702000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 702000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 702000: system.cpu.rename: Processing [tid:0]
 702000: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 16
 702000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 702000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 702000: system.cpu.rename: [tid:0]: 40 rob free
 702000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 702000: system.cpu.rename: [tid:0]: 34 iq free
 702000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 702000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 702000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 702000: system.cpu.rename: [tid:0]: 40 rob free
 702000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 702000: system.cpu.rename: [tid:0]: 34 iq free
 702000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 702000: system.cpu.rename: [tid:0]: 0 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 702000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 702000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 702000: system.cpu.rename: [tid:0]: Processing instruction [sn:120] with PC (0x145c0=>0x145c4).(0=>1).
 702000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0 (flattened 0), got phys reg 84
 702000: system.cpu.rename: [tid:0]: Register 84 is ready.
 702000: global: [sn:120] has 1 ready out of 5 sources. RTI 0)
 702000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 702000: system.cpu.rename: [tid:0]: Register 960 is ready.
 702000: global: [sn:120] has 2 ready out of 5 sources. RTI 0)
 702000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 702000: system.cpu.rename: [tid:0]: Register 325 is ready.
 702000: global: [sn:120] has 3 ready out of 5 sources. RTI 0)
 702000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 702000: system.cpu.rename: [tid:0]: Register 325 is ready.
 702000: global: [sn:120] has 4 ready out of 5 sources. RTI 0)
 702000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 702000: system.cpu.rename: [tid:0]: Register 325 is ready.
 702000: global: [sn:120] has 5 ready out of 5 sources. RTI 0)
 702000: global: Renamed reg 3 to physical reg 106 old mapping was 104
 702000: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 106.
 702000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=1), [sn:120].
 702000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 702000: system.cpu.rename: [tid:0]: Processing instruction [sn:121] with PC (0x145c0=>0x145c4).(1=>2).
 702000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 702000: system.cpu.rename: [tid:0]: Register 325 is ready.
 702000: global: [sn:121] has 1 ready out of 4 sources. RTI 0)
 702000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 702000: system.cpu.rename: [tid:0]: Register 325 is ready.
 702000: global: [sn:121] has 2 ready out of 4 sources. RTI 0)
 702000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 702000: system.cpu.rename: [tid:0]: Register 325 is ready.
 702000: global: [sn:121] has 3 ready out of 4 sources. RTI 0)
 702000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0 (flattened 0), got phys reg 84
 702000: system.cpu.rename: [tid:0]: Register 84 is ready.
 702000: global: [sn:121] has 4 ready out of 4 sources. RTI 0)
 702000: global: Renamed reg 0 to physical reg 107 old mapping was 84
 702000: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 107.
 702000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=2), [sn:121].
 702000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 702000: system.cpu.rename: [tid:0]: Processing instruction [sn:122] with PC (0x145c4=>0x145c8).(0=>1).
 702000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 702000: system.cpu.rename: [tid:0]: Register 325 is ready.
 702000: global: [sn:122] has 1 ready out of 4 sources. RTI 0)
 702000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 702000: system.cpu.rename: [tid:0]: Register 325 is ready.
 702000: global: [sn:122] has 2 ready out of 4 sources. RTI 0)
 702000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 702000: system.cpu.rename: [tid:0]: Register 325 is ready.
 702000: global: [sn:122] has 3 ready out of 4 sources. RTI 0)
 702000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 106
 702000: system.cpu.rename: [tid:0]: Register 106 is not ready.
 702000: global: Renamed reg 0 to physical reg 341 old mapping was 335
 702000: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 341.
 702000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=3), [sn:122].
 702000: global: Renamed reg 2 to physical reg 342 old mapping was 336
 702000: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 342.
 702000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=4), [sn:122].
 702000: global: Renamed reg 1 to physical reg 343 old mapping was 337
 702000: system.cpu.rename: [tid:0]: Renaming arch reg 1 to physical reg 343.
 702000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=5), [sn:122].
 702000: system.cpu.rename: Activity this cycle.
 702000: system.cpu: Activity: 6
 702000: system.cpu.iew: Issue: Processing [tid:0]
 702000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 702000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 702000: system.cpu.iq: Not able to schedule any instructions.
 702000: system.cpu.iew: Processing [tid:0]
 702000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 702000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 702000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 702000: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 702000: system.cpu.commit: Getting instructions from Rename stage.
 702000: system.cpu.commit: Trying to commit instructions in the ROB.
 702000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 702000: system.cpu: Scheduling next tick!
 702500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 702500: system.cpu.fetch: [tid:0]: Done squashing, switching to running.
 702500: system.cpu.fetch: Running stage.
 702500: system.cpu.fetch: Attempting to fetch from [tid:0]
 702500: system.cpu.fetch: [tid:0]: Attempting to translate and read instruction, starting at PC (0x1450c=>0x14510).(0=>1).
 702500: system.cpu.fetch: [tid:0] Fetching cache line 0x14500 for addr 0x1450c
 702500: system.cpu: CPU already running.
 702500: system.cpu.fetch: Fetch: Doing instruction read.
 702500: system.cpu.fetch: [tid:0]: Doing Icache access.
 702500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 702500: system.cpu.fetch: Deactivating stage.
 702500: system.cpu: Activity: 5
 702500: system.cpu.decode: Processing [tid:0]
 702500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 702500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 702500: system.cpu.rename: Processing [tid:0]
 702500: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 40, Free LQ: 16, Free SQ: 16
 702500: system.cpu.rename: [tid:0]: 3 instructions not yet in ROB
 702500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 3, dispatched Insts: 0
 702500: system.cpu.rename: [tid:0]: 37 rob free
 702500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 3, dispatched Insts: 0
 702500: system.cpu.rename: [tid:0]: 31 iq free
 702500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 0
 702500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 702500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 3, dispatched Insts: 0
 702500: system.cpu.rename: [tid:0]: 37 rob free
 702500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 3, dispatched Insts: 0
 702500: system.cpu.rename: [tid:0]: 31 iq free
 702500: system.cpu.rename: [tid:0]: 2 available instructions to send iew.
 702500: system.cpu.rename: [tid:0]: 3 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 702500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 702500: system.cpu.rename: [tid:0]: Processing instruction [sn:123] with PC (0x145c8=>0x145cc).(0=>1).
 702500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1536 (flattened 0), got phys reg 341
 702500: system.cpu.rename: [tid:0]: Register 341 is not ready.
 702500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 702500: system.cpu.rename: [tid:0]: Register 325 is ready.
 702500: global: [sn:123] has 1 ready out of 3 sources. RTI 0)
 702500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 702500: system.cpu.rename: [tid:0]: Register 325 is ready.
 702500: global: [sn:123] has 2 ready out of 3 sources. RTI 0)
 702500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 702500: system.cpu.rename: [tid:0]: Processing instruction [sn:124] with PC (0x145cc=>0x145d0).(0=>1).
 702500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 702500: system.cpu.rename: [tid:0]: Register 325 is ready.
 702500: global: [sn:124] has 1 ready out of 3 sources. RTI 0)
 702500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 702500: system.cpu.rename: [tid:0]: Register 325 is ready.
 702500: global: [sn:124] has 2 ready out of 3 sources. RTI 0)
 702500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 702500: system.cpu.rename: [tid:0]: Register 325 is ready.
 702500: global: [sn:124] has 3 ready out of 3 sources. RTI 0)
 702500: system.cpu.rename: Activity this cycle.
 702500: system.cpu: Activity: 6
 702500: system.cpu.iew: Issue: Processing [tid:0]
 702500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 702500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x145c0=>0x145c4).(0=>1) [sn:120] [tid:0] to IQ.
 702500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:120]
 702500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 702500: system.cpu.iew.lsq.thread0: Inserting load PC (0x145c0=>0x145c4).(0=>1), idx:0 [sn:120]
 702500: system.cpu.iq: Adding instruction [sn:120] PC (0x145c0=>0x145c4).(0=>1) to the IQ.
 702500: memdepentry: Memory dependency entry created.  memdep_count=1 (0x145c0=>0x145c4).(0=>1)
 702500: global: Inst 0x145c0 with index 368 had no SSID
 702500: system.cpu.memDep0: No dependency for inst PC (0x145c0=>0x145c4).(0=>1) [sn:120].
 702500: system.cpu.memDep0: Adding instruction [sn:120] to the ready list.
 702500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x145c0=>0x145c4).(0=>1) opclass:32 [sn:120].
 702500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x145c0=>0x145c4).(1=>2) [sn:121] [tid:0] to IQ.
 702500: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:121]
 702500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x145c4=>0x145c8).(0=>1) [sn:122] [tid:0] to IQ.
 702500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:122]
 702500: system.cpu.iq: Adding instruction [sn:122] PC (0x145c4=>0x145c8).(0=>1) to the IQ.
 702500: system.cpu.iq: Instruction PC (0x145c4=>0x145c8).(0=>1) has src reg 106 that is being added to the dependency chain.
 702500: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:121]
 702500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 702500: system.cpu.iq: Thread 0: Issuing instruction PC (0x145c0=>0x145c4).(0=>1) [sn:120]
 702500: system.cpu.memDep0: Issuing instruction PC 0x145c0 [sn:120].
 702500: system.cpu.iew: Processing [tid:0]
 702500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 702500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 702500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 702500: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 16 free entries.
 702500: system.cpu.commit: Getting instructions from Rename stage.
 702500: system.cpu.commit: Inserting PC (0x145c0=>0x145c4).(0=>1) [sn:120] [tid:0] into ROB.
 702500: system.cpu.rob: Adding inst PC (0x145c0=>0x145c4).(0=>1) to the ROB.
 702500: system.cpu.rob: [tid:0] Now has 1 instructions.
 702500: system.cpu.commit: Inserting PC (0x145c0=>0x145c4).(1=>2) [sn:121] [tid:0] into ROB.
 702500: system.cpu.rob: Adding inst PC (0x145c0=>0x145c4).(1=>2) to the ROB.
 702500: system.cpu.rob: [tid:0] Now has 2 instructions.
 702500: system.cpu.commit: Inserting PC (0x145c4=>0x145c8).(0=>1) [sn:122] [tid:0] into ROB.
 702500: system.cpu.rob: Adding inst PC (0x145c4=>0x145c8).(0=>1) to the ROB.
 702500: system.cpu.rob: [tid:0] Now has 3 instructions.
 702500: system.cpu.commit: Trying to commit instructions in the ROB.
 702500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:120] PC (0x145c0=>0x145c4).(0=>1) is head of ROB and not ready
 702500: system.cpu.commit: [tid:0]: ROB has 3 insts & 37 free entries.
 702500: system.cpu.commit: Activity This Cycle.
 702500: system.cpu: Scheduling next tick!
 703000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 703000: system.cpu.fetch: Running stage.
 703000: system.cpu.fetch: There are no more threads available to fetch from.
 703000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 703000: system.cpu.decode: Processing [tid:0]
 703000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 703000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 703000: system.cpu.rename: Processing [tid:0]
 703000: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 37, Free LQ: 16, Free SQ: 16
 703000: system.cpu.rename: [tid:0]: 5 instructions not yet in ROB
 703000: system.cpu.rename: calcFreeROBEntires: free robEntries: 37, instsInProgress: 5, dispatched Insts: 3
 703000: system.cpu.rename: [tid:0]: 35 rob free
 703000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 5, dispatched Insts: 3
 703000: system.cpu.rename: [tid:0]: 32 iq free
 703000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 1
 703000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 703000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 703000: system.cpu.iew: Issue: Processing [tid:0]
 703000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 703000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x145c8=>0x145cc).(0=>1) [sn:123] [tid:0] to IQ.
 703000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:123]
 703000: system.cpu.iq: Adding instruction [sn:123] PC (0x145c8=>0x145cc).(0=>1) to the IQ.
 703000: system.cpu.iq: Instruction PC (0x145c8=>0x145cc).(0=>1) has src reg 341 that is being added to the dependency chain.
 703000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x145cc=>0x145d0).(0=>1) [sn:124] [tid:0] to IQ.
 703000: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:124]
 703000: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:121]
 703000: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:121]
 703000: global: RegFile: Access to cc register 325, has data 0
 703000: global: RegFile: Access to cc register 325, has data 0
 703000: global: RegFile: Access to cc register 325, has data 0
 703000: global: RegFile: Access to int register 84, has data 0xbefffec8
 703000: global: RegFile: Setting int register 107 to 0xbefffed0
 703000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 703000: system.cpu.iq: Waking dependents of completed instruction.
 703000: system.cpu.iq: Waking any dependents on register 107.
 703000: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:124]
 703000: system.cpu.iew: Sending instructions to commit, [sn:121] PC (0x145c0=>0x145c4).(1=>2).
 703000: system.cpu.iew: Setting Destination Register 107
 703000: system.cpu.scoreboard: Setting reg 107 as ready
 703000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 703000: system.cpu.iq: Not able to schedule any instructions.
 703000: system.cpu.iew: Processing [tid:0]
 703000: system.cpu.iew: [tid:0], Dispatch dispatched 2 instructions.
 703000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 703000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 703000: system.cpu.iew: IQ has 31 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 16 free entries.
 703000: system.cpu.commit: Getting instructions from Rename stage.
 703000: system.cpu.commit: Inserting PC (0x145c8=>0x145cc).(0=>1) [sn:123] [tid:0] into ROB.
 703000: system.cpu.rob: Adding inst PC (0x145c8=>0x145cc).(0=>1) to the ROB.
 703000: system.cpu.rob: [tid:0] Now has 4 instructions.
 703000: system.cpu.commit: Inserting PC (0x145cc=>0x145d0).(0=>1) [sn:124] [tid:0] into ROB.
 703000: system.cpu.rob: Adding inst PC (0x145cc=>0x145d0).(0=>1) to the ROB.
 703000: system.cpu.rob: [tid:0] Now has 5 instructions.
 703000: system.cpu.commit: Trying to commit instructions in the ROB.
 703000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:120] PC (0x145c0=>0x145c4).(0=>1) is head of ROB and not ready
 703000: system.cpu.commit: [tid:0]: ROB has 5 insts & 35 free entries.
 703000: system.cpu.commit: Activity This Cycle.
 703000: system.cpu: Activity: 7
 703000: system.cpu: Scheduling next tick!
 703000: system.cpu.iq: Processing FU completion [sn:120]
 703000: system.cpu: CPU already running.
 703500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 703500: system.cpu.fetch: Running stage.
 703500: system.cpu.fetch: There are no more threads available to fetch from.
 703500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 703500: system.cpu.decode: Processing [tid:0]
 703500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 703500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 703500: system.cpu.rename: Processing [tid:0]
 703500: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 35, Free LQ: 16, Free SQ: 16
 703500: system.cpu.rename: [tid:0]: 2 instructions not yet in ROB
 703500: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 2, dispatched Insts: 2
 703500: system.cpu.rename: [tid:0]: 35 rob free
 703500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 2, dispatched Insts: 2
 703500: system.cpu.rename: [tid:0]: 34 iq free
 703500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 703500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 703500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 703500: system.cpu.iew: Issue: Processing [tid:0]
 703500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 703500: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:124]
 703500: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:124]
 703500: global: RegFile: Access to cc register 325, has data 0
 703500: global: RegFile: Access to cc register 325, has data 0
 703500: global: RegFile: Access to cc register 325, has data 0
 703500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 703500: system.cpu.iq: Waking dependents of completed instruction.
 703500: system.cpu.iew: Execute: Executing instructions from IQ.
 703500: system.cpu.iew: Execute: Processing PC (0x145c0=>0x145c4).(0=>1), [tid:0] [sn:120].
 703500: system.cpu.iew: Execute: Calculating address for memory reference.
 703500: system.cpu.iew.lsq.thread0: Executing load PC (0x145c0=>0x145c4).(0=>1), [sn:120]
 703500: global: RegFile: Access to int register 84, has data 0xbefffec8
 703500: global: RegFile: Access to cc register 325, has data 0
 703500: global: RegFile: Access to cc register 325, has data 0
 703500: global: RegFile: Access to cc register 325, has data 0
 703500: system.cpu.iew.lsq.thread0: Read called, load idx: 0, store idx: -1, storeHead: 9 addr: 0x77ec8
 703500: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:120] PC (0x145c0=>0x145c4).(0=>1)
 703500: system.cpu: Activity: 8
 703500: system.cpu.iew: Sending instructions to commit, [sn:124] PC (0x145cc=>0x1450c).(0=>1).
 703500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 703500: system.cpu.iq: Not able to schedule any instructions.
 703500: system.cpu.iew: Processing [tid:0]
 703500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 703500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 703500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 703500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 703500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 703500: system.cpu.iew: IQ has 31 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 16 free entries.
 703500: system.cpu.iew: Activity this cycle.
 703500: system.cpu.commit: Getting instructions from Rename stage.
 703500: system.cpu.commit: Trying to commit instructions in the ROB.
 703500: system.cpu.commit: [tid:0]: Marking PC (0x145c0=>0x145c4).(1=>2), [sn:121] ready within ROB.
 703500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:120] PC (0x145c0=>0x145c4).(0=>1) is head of ROB and not ready
 703500: system.cpu.commit: [tid:0]: ROB has 5 insts & 35 free entries.
 703500: system.cpu: Scheduling next tick!
 704000: system.cpu.icache_port: Fetch unit received timing
 704000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 704000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 704000: system.cpu.fetch: Running stage.
 704000: system.cpu.fetch: There are no more threads available to fetch from.
 704000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 704000: system.cpu.decode: Processing [tid:0]
 704000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 704000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 704000: system.cpu.rename: Processing [tid:0]
 704000: system.cpu.rename: [tid:0]: Free IQ: 31, Free ROB: 35, Free LQ: 15, Free SQ: 16
 704000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 704000: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 0, dispatched Insts: 0
 704000: system.cpu.rename: [tid:0]: 35 rob free
 704000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 31, instsInProgress: 0, dispatched Insts: 0
 704000: system.cpu.rename: [tid:0]: 31 iq free
 704000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 704000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 704000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 704000: system.cpu.iew: Issue: Processing [tid:0]
 704000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 704000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 704000: system.cpu.iq: Not able to schedule any instructions.
 704000: system.cpu.iew: Processing [tid:0]
 704000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 704000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 704000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 704000: system.cpu.iew: IQ has 31 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 16 free entries.
 704000: system.cpu.commit: Getting instructions from Rename stage.
 704000: system.cpu.commit: Trying to commit instructions in the ROB.
 704000: system.cpu.commit: [tid:0]: Marking PC (0x145cc=>0x1450c).(0=>1), [sn:124] ready within ROB.
 704000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:120] PC (0x145c0=>0x145c4).(0=>1) is head of ROB and not ready
 704000: system.cpu.commit: [tid:0]: ROB has 5 insts & 35 free entries.
 704000: system.cpu: Scheduling next tick!
 704001: system.cpu.icache_port: Fetch unit received timing
 704001: system.cpu.fetch: [tid:0] Waking up from cache miss.
 704001: system.cpu: CPU already running.
 704001: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 704001: system.cpu.fetch: Activating stage.
 704001: system.cpu: Activity: 9
 704500: system.cpu.iew.lsq.thread0: Writeback event [sn:120].
 704500: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:120].
 704500: system.cpu: CPU already running.
 704500: global: RegFile: Access to cc register 325, has data 0
 704500: global: RegFile: Access to cc register 325, has data 0
 704500: global: RegFile: Access to cc register 325, has data 0
 704500: global: RegFile: Setting int register 106 to 0x11
 704500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 704500: system.cpu.iew: Activity this cycle.
 704500: system.cpu: Activity: 10
 704500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 704500: system.cpu.fetch: Running stage.
 704500: system.cpu.fetch: Attempting to fetch from [tid:0]
 704500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 704500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 704500: global: DynInst: [sn:125] Instruction created. Instcount for system.cpu = 24
 704500: system.cpu.fetch: [tid:0]: Instruction PC 0x1450c (0) created [sn:125].
 704500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #360]
 704500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 704500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14510=>0x14514).(0=>1).
 704500: system.cpu.fetch: [tid:0] Fetching cache line 0x14510 for addr 0x14510
 704500: system.cpu: CPU already running.
 704500: system.cpu.fetch: Fetch: Doing instruction read.
 704500: system.cpu.fetch: [tid:0]: Doing Icache access.
 704500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 704500: system.cpu.fetch: Deactivating stage.
 704500: system.cpu: Activity: 9
 704500: system.cpu.fetch: [tid:0][sn:125]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 704500: system.cpu.fetch: Activity this cycle.
 704500: system.cpu.decode: Processing [tid:0]
 704500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 704500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 704500: system.cpu.rename: Processing [tid:0]
 704500: system.cpu.rename: [tid:0]: Free IQ: 31, Free ROB: 35, Free LQ: 15, Free SQ: 16
 704500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 704500: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 0, dispatched Insts: 0
 704500: system.cpu.rename: [tid:0]: 35 rob free
 704500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 31, instsInProgress: 0, dispatched Insts: 0
 704500: system.cpu.rename: [tid:0]: 31 iq free
 704500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 704500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 704500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 704500: system.cpu.iew: Issue: Processing [tid:0]
 704500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 704500: system.cpu.iew: Sending instructions to commit, [sn:120] PC (0x145c0=>0x145c4).(0=>1).
 704500: system.cpu.iew: Setting Destination Register 106
 704500: system.cpu.scoreboard: Setting reg 106 as ready
 704500: system.cpu.iq: Waking dependents of completed instruction.
 704500: system.cpu.iq: Completing mem instruction PC: (0x145c0=>0x145c4).(0=>1) [sn:120]
 704500: system.cpu.memDep0: Completed mem instruction PC (0x145c0=>0x145c4).(0=>1) [sn:120].
 704500: memdepentry: Memory dependency entry deleted.  memdep_count=0 (0x145c0=>0x145c4).(0=>1)
 704500: system.cpu.iq: Waking any dependents on register 106.
 704500: system.cpu.iq: Waking up a dependent instruction, [sn:122] PC (0x145c4=>0x145c8).(0=>1).
 704500: global: [sn:122] has 4 ready out of 4 sources. RTI 0)
 704500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x145c4=>0x145c8).(0=>1) opclass:1 [sn:122].
 704500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 704500: system.cpu.iq: Thread 0: Issuing instruction PC (0x145c4=>0x145c8).(0=>1) [sn:122]
 704500: system.cpu.iew: Processing [tid:0]
 704500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 704500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 704500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 704500: system.cpu.iew: IQ has 33 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 16 free entries.
 704500: system.cpu.commit: Getting instructions from Rename stage.
 704500: system.cpu.commit: Trying to commit instructions in the ROB.
 704500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:120] PC (0x145c0=>0x145c4).(0=>1) is head of ROB and not ready
 704500: system.cpu.commit: [tid:0]: ROB has 5 insts & 35 free entries.
 704500: system.cpu: Activity: 8
 704500: system.cpu: Scheduling next tick!
 705000: system.cpu.icache_port: Fetch unit received timing
 705000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 705000: system.cpu: CPU already running.
 705000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 705000: system.cpu.fetch: Activating stage.
 705000: system.cpu: Activity: 9
 705000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 705000: system.cpu.fetch: Running stage.
 705000: system.cpu.fetch: Attempting to fetch from [tid:0]
 705000: system.cpu.fetch: [tid:0]: Icache miss is complete.
 705000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 705000: global: DynInst: [sn:126] Instruction created. Instcount for system.cpu = 25
 705000: system.cpu.fetch: [tid:0]: Instruction PC 0x14510 (0) created [sn:126].
 705000: system.cpu.fetch: [tid:0]: Instruction is:   cmps   r2, #15
 705000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 705000: global: DynInst: [sn:127] Instruction created. Instcount for system.cpu = 26
 705000: system.cpu.fetch: [tid:0]: Instruction PC 0x14514 (0) created [sn:127].
 705000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #360]
 705000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 705000: global: DynInst: [sn:128] Instruction created. Instcount for system.cpu = 27
 705000: system.cpu.fetch: [tid:0]: Instruction PC 0x14518 (0) created [sn:128].
 705000: system.cpu.fetch: [tid:0]: Instruction is:   str   r5, [r3, #0]
 705000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 705000: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 705000: system.cpu.fetch: [tid:0][sn:126]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 705000: system.cpu.fetch: [tid:0][sn:127]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 705000: system.cpu.fetch: [tid:0][sn:128]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 705000: system.cpu.fetch: Activity this cycle.
 705000: system.cpu: Activity: 10
 705000: system.cpu.decode: Processing [tid:0]
 705000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 705000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 705000: system.cpu.rename: Processing [tid:0]
 705000: system.cpu.rename: [tid:0]: Free IQ: 31, Free ROB: 35, Free LQ: 15, Free SQ: 16
 705000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 705000: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 0, dispatched Insts: 0
 705000: system.cpu.rename: [tid:0]: 35 rob free
 705000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 31, instsInProgress: 0, dispatched Insts: 0
 705000: system.cpu.rename: [tid:0]: 31 iq free
 705000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 705000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 705000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 705000: system.cpu.iew: Issue: Processing [tid:0]
 705000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 705000: system.cpu.iew: Execute: Executing instructions from IQ.
 705000: system.cpu.iew: Execute: Processing PC (0x145c4=>0x145c8).(0=>1), [tid:0] [sn:122].
 705000: global: RegFile: Access to cc register 325, has data 0
 705000: global: RegFile: Access to cc register 325, has data 0
 705000: global: RegFile: Access to cc register 325, has data 0
 705000: global: RegFile: Access to int register 106, has data 0x11
 705000: global: RegFile: Setting cc register 341 to 0
 705000: global: RegFile: Setting cc register 342 to 0
 705000: global: RegFile: Setting cc register 343 to 0x1
 705000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 705000: system.cpu.iew: Sending instructions to commit, [sn:122] PC (0x145c4=>0x145c8).(0=>1).
 705000: system.cpu.iew: Setting Destination Register 341
 705000: system.cpu.scoreboard: Setting reg 341 as ready
 705000: system.cpu.iew: Setting Destination Register 342
 705000: system.cpu.scoreboard: Setting reg 342 as ready
 705000: system.cpu.iew: Setting Destination Register 343
 705000: system.cpu.scoreboard: Setting reg 343 as ready
 705000: system.cpu.iq: Waking dependents of completed instruction.
 705000: system.cpu.iq: Waking any dependents on register 341.
 705000: system.cpu.iq: Waking up a dependent instruction, [sn:123] PC (0x145c8=>0x145cc).(0=>1).
 705000: global: [sn:123] has 3 ready out of 3 sources. RTI 0)
 705000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x145c8=>0x145cc).(0=>1) opclass:1 [sn:123].
 705000: system.cpu.iq: Waking any dependents on register 342.
 705000: system.cpu.iq: Waking any dependents on register 343.
 705000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 705000: system.cpu.iq: Thread 0: Issuing instruction PC (0x145c8=>0x145cc).(0=>1) [sn:123]
 705000: system.cpu.iew: Processing [tid:0]
 705000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 705000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 705000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 705000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 705000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 705000: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 16 free entries.
 705000: system.cpu.iew: Activity this cycle.
 705000: system.cpu.commit: Getting instructions from Rename stage.
 705000: system.cpu.commit: Trying to commit instructions in the ROB.
 705000: system.cpu.commit: [tid:0]: Marking PC (0x145c0=>0x145c4).(0=>1), [sn:120] ready within ROB.
 705000: system.cpu.commit: [tid:0]: Instruction [sn:120] PC (0x145c0=>0x145c4).(0=>1) is head of ROB and ready to commit
 705000: system.cpu.commit: [tid:0]: ROB has 5 insts & 35 free entries.
 705000: system.cpu.commit: Activating stage.
 705000: system.cpu: Activity: 11
 705000: system.cpu: Activity: 10
 705000: system.cpu: Scheduling next tick!
 705500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 705500: system.cpu.fetch: Running stage.
 705500: system.cpu.fetch: Attempting to fetch from [tid:0]
 705500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 705500: global: DynInst: [sn:129] Instruction created. Instcount for system.cpu = 28
 705500: system.cpu.fetch: [tid:0]: Instruction PC 0x1451c (0) created [sn:129].
 705500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [sp, #4]
 705500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 705500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14520=>0x14524).(0=>1).
 705500: system.cpu.fetch: [tid:0] Fetching cache line 0x14520 for addr 0x14520
 705500: system.cpu: CPU already running.
 705500: system.cpu.fetch: Fetch: Doing instruction read.
 705500: system.cpu.fetch: [tid:0]: Doing Icache access.
 705500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 705500: system.cpu.fetch: Deactivating stage.
 705500: system.cpu: Activity: 9
 705500: system.cpu.fetch: [tid:0][sn:129]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 705500: system.cpu.fetch: Activity this cycle.
 705500: system.cpu: Activity: 10
 705500: system.cpu.decode: Processing [tid:0]
 705500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 705500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 705500: system.cpu.rename: Processing [tid:0]
 705500: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 35, Free LQ: 15, Free SQ: 16
 705500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 705500: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 0, dispatched Insts: 0
 705500: system.cpu.rename: [tid:0]: 35 rob free
 705500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 705500: system.cpu.rename: [tid:0]: 34 iq free
 705500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 705500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 705500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 705500: system.cpu.iew: Issue: Processing [tid:0]
 705500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 705500: system.cpu.iew: Execute: Executing instructions from IQ.
 705500: system.cpu.iew: Execute: Processing PC (0x145c8=>0x145cc).(0=>1), [tid:0] [sn:123].
 705500: global: RegFile: Access to cc register 341, has data 0
 705500: global: RegFile: Access to cc register 325, has data 0
 705500: global: RegFile: Access to cc register 325, has data 0
 705500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 705500: system.cpu.iew: Execute: Branch mispredict detected.
 705500: system.cpu.iew: Predicted target was PC: (0x145cc=>0x145d0).(0=>1).
 705500: system.cpu.iew: Execute: Redirecting fetch to PC: (0x145c8=>0x14464).(0=>1).
 705500: system.cpu.iew: [tid:0]: Squashing from a specific instruction, PC: (0x145c8=>0x14464).(0=>1) [sn:123].
 705500: system.cpu.iew: Sending instructions to commit, [sn:123] PC (0x145c8=>0x14464).(0=>1).
 705500: system.cpu.iq: Waking dependents of completed instruction.
 705500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 705500: system.cpu.iq: Not able to schedule any instructions.
 705500: system.cpu.iew: Processing [tid:0]
 705500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 705500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 705500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 705500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 705500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 705500: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 16 free entries.
 705500: system.cpu.iew: Activity this cycle.
 705500: system.cpu.commit: Getting instructions from Rename stage.
 705500: system.cpu.commit: Trying to commit instructions in the ROB.
 705500: system.cpu.commit: Trying to commit head instruction, [sn:120] [tid:0]
 705500: system.cpu.commit: Committing instruction with [sn:120] PC (0x145c0=>0x145c4).(0=>1)
 705500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x145c0=>0x145c4).(0=>1), [sn:120]
 705500: system.cpu: Removing committed instruction [tid:0] PC (0x145c0=>0x145c4).(0=>1) [sn:120]
 705500: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:120]
 705500: system.cpu.commit: Trying to commit head instruction, [sn:121] [tid:0]
 705500: system.cpu.commit: Committing instruction with [sn:121] PC (0x145c0=>0x145c4).(1=>2)
 705500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x145c0=>0x145c4).(1=>2), [sn:121]
 705500: system.cpu: Removing committed instruction [tid:0] PC (0x145c0=>0x145c4).(1=>2) [sn:121]
 705500: system.cpu.commit: Instruction is committed successfully. num_committed: 2. [sn:121]
 705500: system.cpu.commit: [tid:0]: Marking PC (0x145c4=>0x145c8).(0=>1), [sn:122] ready within ROB.
 705500: system.cpu.commit: [tid:0]: Instruction [sn:122] PC (0x145c4=>0x145c8).(0=>1) is head of ROB and ready to commit
 705500: system.cpu.commit: [tid:0]: ROB has 3 insts & 37 free entries.
 705500: system.cpu.commit: Activity This Cycle.
 705500: system.cpu: Removing instruction, [tid:0] [sn:120] PC (0x145c0=>0x145c4).(0=>1)
 705500: system.cpu: Removing instruction, [tid:0] [sn:121] PC (0x145c0=>0x145c4).(1=>2)
 705500: system.cpu: Scheduling next tick!
 706000: system.cpu.icache_port: Fetch unit received timing
 706000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 706000: system.cpu: CPU already running.
 706000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 706000: system.cpu.fetch: Activating stage.
 706000: system.cpu: Activity: 11
 706000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 706000: system.cpu.fetch: Running stage.
 706000: system.cpu.fetch: Attempting to fetch from [tid:0]
 706000: system.cpu.fetch: [tid:0]: Icache miss is complete.
 706000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 706000: global: DynInst: [sn:130] Instruction created. Instcount for system.cpu = 29
 706000: system.cpu.fetch: [tid:0]: Instruction PC 0x14520 (0) created [sn:130].
 706000: system.cpu.fetch: [tid:0]: Instruction is:   str   r6, [r4, #4]
 706000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 706000: global: DynInst: [sn:131] Instruction created. Instcount for system.cpu = 30
 706000: system.cpu.fetch: [tid:0]: Instruction PC 0x14524 (0) created [sn:131].
 706000: system.cpu.fetch: [tid:0]: Instruction is:   str   r3, [r2, #0]
 706000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 706000: global: DynInst: [sn:132] Instruction created. Instcount for system.cpu = 31
 706000: system.cpu.fetch: [tid:0]: Instruction PC 0x14528 (0) created [sn:132].
 706000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #344]
 706000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 706000: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 706000: system.cpu.fetch: [tid:0][sn:130]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 706000: system.cpu.fetch: [tid:0][sn:131]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 706000: system.cpu.fetch: [tid:0][sn:132]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 706000: system.cpu.fetch: Activity this cycle.
 706000: system.cpu: Activity: 12
 706000: system.cpu.decode: Processing [tid:0]
 706000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 706000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 706000: system.cpu.decode: [tid:0]: Processing instruction [sn:125] with PC (0x1450c=>0x14510).(0=>1)
 706000: system.cpu.decode: Activity this cycle.
 706000: system.cpu.rename: Processing [tid:0]
 706000: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 37, Free LQ: 15, Free SQ: 16
 706000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 706000: system.cpu.rename: calcFreeROBEntires: free robEntries: 37, instsInProgress: 0, dispatched Insts: 0
 706000: system.cpu.rename: [tid:0]: 37 rob free
 706000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 706000: system.cpu.rename: [tid:0]: 34 iq free
 706000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 706000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 706000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 706000: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=5), until [sn:121].
 706000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 104, [sn:120].
 706000: system.cpu.freelist: Freeing register 104.
 706000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 84, [sn:121].
 706000: system.cpu.freelist: Freeing register 84.
 706000: system.cpu.iew: Issue: Processing [tid:0]
 706000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 706000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 706000: system.cpu.iq: Not able to schedule any instructions.
 706000: system.cpu.iew: Processing [tid:0]
 706000: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x145c0=>0x145c4).(0=>1)
 706000: system.cpu.iq: [tid:0]: Committing instructions older than [sn:121]
 706000: global: DynInst: [sn:121] Instruction destroyed. Instcount for system.cpu = 30
 706000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 706000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 706000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 706000: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 706000: system.cpu.commit: [tid:0]: Squashing due to branch mispred PC:0x145c8 [sn:123]
 706000: system.cpu.commit: [tid:0]: Redirecting to PC 0x14468
 706000: system.cpu.rob: Starting to squash within the ROB.
 706000: system.cpu.rob: [tid:0]: Squashing instructions until [sn:123].
 706000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x145cc=>0x1450c).(0=>1), seq num 124.
 706000: system.cpu.rob: [tid:0]: Done squashing instructions.
 706000: system.cpu.commit: [tid:0]: Marking PC (0x145c8=>0x14464).(0=>1), [sn:123] ready within ROB.
 706000: system.cpu.commit: [tid:0]: Instruction [sn:122] PC (0x145c4=>0x145c8).(0=>1) is head of ROB and ready to commit
 706000: system.cpu.commit: [tid:0]: ROB has 3 insts & 37 free entries.
 706000: system.cpu.commit: Activity This Cycle.
 706000: system.cpu: Activity: 11
 706000: system.cpu: Scheduling next tick!
 706500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 706500: system.cpu.fetch: [tid:0]: Squashing instructions due to squash from commit.
 706500: system.cpu.fetch: [tid:0]: Squash from commit.
 706500: system.cpu.fetch: [tid:0]: Squashing, setting PC to: (0x14464=>0x14468).(0=>1).
 706500: system.cpu: Thread 0: Deleting instructions from instruction list.
 706500: system.cpu: ROB is not empty, squashing insts not in ROB.
 706500: system.cpu: Squashing instruction, [tid:0] [sn:132] PC (0x14528=>0x1452c).(0=>1)
 706500: system.cpu: Squashing instruction, [tid:0] [sn:131] PC (0x14524=>0x14528).(0=>1)
 706500: system.cpu: Squashing instruction, [tid:0] [sn:130] PC (0x14520=>0x14524).(0=>1)
 706500: system.cpu: Squashing instruction, [tid:0] [sn:129] PC (0x1451c=>0x14520).(0=>1)
 706500: system.cpu: Squashing instruction, [tid:0] [sn:128] PC (0x14518=>0x1451c).(0=>1)
 706500: system.cpu: Squashing instruction, [tid:0] [sn:127] PC (0x14514=>0x14518).(0=>1)
 706500: system.cpu: Squashing instruction, [tid:0] [sn:126] PC (0x14510=>0x14514).(0=>1)
 706500: system.cpu: Squashing instruction, [tid:0] [sn:125] PC (0x1450c=>0x14510).(0=>1)
 706500: system.cpu.fetch: Running stage.
 706500: system.cpu.fetch: There are no more threads available to fetch from.
 706500: system.cpu.fetch: [tid:0]: Fetch is squashing!
 706500: system.cpu.decode: Processing [tid:0]
 706500: system.cpu.decode: [tid:0]: Squashing instructions due to squash from commit.
 706500: system.cpu.decode: [tid:0]: Squashing.
 706500: system.cpu.rename: Processing [tid:0]
 706500: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 37, Free LQ: 15, Free SQ: 16
 706500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 706500: system.cpu.rename: [tid:0]: Squashing instructions due to squash from commit.
 706500: system.cpu.rename: [tid:0]: Squashing instructions.
 706500: system.cpu.iew: Issue: Processing [tid:0]
 706500: system.cpu.iew: [tid:0]: Squashing all instructions.
 706500: system.cpu.iq: [tid:0]: Starting to squash instructions in the IQ.
 706500: system.cpu.iq: [tid:0]: Squashing until sequence number 123!
 706500: system.cpu.iq: [tid:0]: Instruction [sn:124] PC (0x145cc=>0x1450c).(0=>1) squashed.
 706500: global: StoreSet: Squashing until inum 123
 706500: system.cpu.iew.lsq.thread0: Squashing until [sn:123]!(Loads:0 Stores:0)
 706500: system.cpu.iew: [tid:0]: Removing skidbuffer instructions until [sn:123].
 706500: system.cpu.iew: [tid:0]: Removing incoming rename instructions
 706500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 706500: system.cpu.iq: Not able to schedule any instructions.
 706500: system.cpu.iew: Processing [tid:0]
 706500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 706500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 706500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 706500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 706500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 706500: system.cpu.iew: IQ has 35 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 706500: system.cpu.iew: Activity this cycle.
 706500: system.cpu: Activity: 12
 706500: system.cpu.commit: Getting instructions from Rename stage.
 706500: system.cpu.commit: Trying to commit instructions in the ROB.
 706500: system.cpu.commit: Trying to commit head instruction, [sn:122] [tid:0]
 706500: system.cpu.commit: Committing instruction with [sn:122] PC (0x145c4=>0x145c8).(0=>1)
 706500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x145c4=>0x145c8).(0=>1), [sn:122]
 706500: system.cpu: Removing committed instruction [tid:0] PC (0x145c4=>0x145c8).(0=>1) [sn:122]
 706500: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:122]
 706500: system.cpu.commit: Trying to commit head instruction, [sn:123] [tid:0]
 706500: system.cpu.commit: Committing instruction with [sn:123] PC (0x145c8=>0x14464).(0=>1)
 706500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x145c8=>0x14464).(0=>1), [sn:123]
 706500: system.cpu: Removing committed instruction [tid:0] PC (0x145c8=>0x14464).(0=>1) [sn:123]
 706500: system.cpu.commit: Instruction is committed successfully. num_committed: 2. [sn:123]
 706500: system.cpu.commit: Trying to commit head instruction, [sn:124] [tid:0]
 706500: system.cpu.commit: Retiring squashed instruction from ROB.
 706500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x145cc=>0x1450c).(0=>1), [sn:124]
 706500: system.cpu: Removing committed instruction [tid:0] PC (0x145cc=>0x1450c).(0=>1) [sn:124]
 706500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 706500: system.cpu.commit: Activity This Cycle.
 706500: system.cpu.commit: Deactivating stage.
 706500: system.cpu: Activity: 11
 706500: system.cpu: Activity: 10
 706500: system.cpu: Removing instruction, [tid:0] [sn:132] PC (0x14528=>0x1452c).(0=>1)
 706500: system.cpu: Removing instruction, [tid:0] [sn:131] PC (0x14524=>0x14528).(0=>1)
 706500: system.cpu: Removing instruction, [tid:0] [sn:130] PC (0x14520=>0x14524).(0=>1)
 706500: system.cpu: Removing instruction, [tid:0] [sn:129] PC (0x1451c=>0x14520).(0=>1)
 706500: system.cpu: Removing instruction, [tid:0] [sn:128] PC (0x14518=>0x1451c).(0=>1)
 706500: system.cpu: Removing instruction, [tid:0] [sn:127] PC (0x14514=>0x14518).(0=>1)
 706500: system.cpu: Removing instruction, [tid:0] [sn:126] PC (0x14510=>0x14514).(0=>1)
 706500: system.cpu: Removing instruction, [tid:0] [sn:125] PC (0x1450c=>0x14510).(0=>1)
 706500: system.cpu: Removing instruction, [tid:0] [sn:122] PC (0x145c4=>0x145c8).(0=>1)
 706500: system.cpu: Removing instruction, [tid:0] [sn:123] PC (0x145c8=>0x14464).(0=>1)
 706500: system.cpu: Removing instruction, [tid:0] [sn:124] PC (0x145cc=>0x1450c).(0=>1)
 706500: global: DynInst: [sn:124] Instruction destroyed. Instcount for system.cpu = 29
 706500: system.cpu: Scheduling next tick!
 707000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 707000: system.cpu.fetch: [tid:0]: Done squashing, switching to running.
 707000: system.cpu.fetch: Running stage.
 707000: system.cpu.fetch: Attempting to fetch from [tid:0]
 707000: system.cpu.fetch: [tid:0]: Attempting to translate and read instruction, starting at PC (0x14464=>0x14468).(0=>1).
 707000: system.cpu.fetch: [tid:0] Fetching cache line 0x14460 for addr 0x14464
 707000: system.cpu: CPU already running.
 707000: system.cpu.fetch: Fetch: Doing instruction read.
 707000: system.cpu.fetch: [tid:0]: Doing Icache access.
 707000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 707000: system.cpu.fetch: Deactivating stage.
 707000: system.cpu: Activity: 9
 707000: system.cpu.decode: Processing [tid:0]
 707000: system.cpu.decode: [tid:0]: Done squashing, switching to running.
 707000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 707000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 707000: system.cpu.decode: [tid:0]: Processing instruction [sn:129] with PC (0x1451c=>0x14520).(0=>1)
 707000: system.cpu.decode: [tid:0]: Instruction 129 with PC (0x1451c=>0x14520).(0=>1) is squashed, skipping.
 707000: system.cpu.rename: Processing [tid:0]
 707000: system.cpu.rename: [tid:0]: Free IQ: 35, Free ROB: 40, Free LQ: 16, Free SQ: 16
 707000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 707000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 707000: system.cpu.rename: [tid:0]: 40 rob free
 707000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 35, instsInProgress: 0, dispatched Insts: 0
 707000: system.cpu.rename: [tid:0]: 35 iq free
 707000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 707000: system.cpu.rename: [tid:0]: Done squashing, switching to running.
 707000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 707000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 707000: system.cpu.rename: [tid:0]: 40 rob free
 707000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 35, instsInProgress: 0, dispatched Insts: 0
 707000: system.cpu.rename: [tid:0]: 35 iq free
 707000: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
 707000: system.cpu.rename: [tid:0]: 0 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 707000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 707000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 707000: system.cpu.rename: [tid:0]: instruction 125 with PC (0x1450c=>0x14510).(0=>1) is squashed, skipping.
 707000: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=3), until [sn:123].
 707000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 335, [sn:122].
 707000: system.cpu.freelist: Freeing register 335.
 707000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 336, [sn:122].
 707000: system.cpu.freelist: Freeing register 336.
 707000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 337, [sn:122].
 707000: system.cpu.freelist: Freeing register 337.
 707000: system.cpu.iew: Issue: Processing [tid:0]
 707000: system.cpu.iew: [tid:0]: Done squashing, switching to running.
 707000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 707000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 707000: system.cpu.iq: Not able to schedule any instructions.
 707000: system.cpu.iew: Processing [tid:0]
 707000: system.cpu.iq: [tid:0]: Committing instructions older than [sn:123]
 707000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 707000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 707000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 707000: system.cpu.iew: IQ has 35 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 707000: system.cpu.commit: Getting instructions from Rename stage.
 707000: system.cpu.commit: Trying to commit instructions in the ROB.
 707000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 707000: global: DynInst: [sn:120] Instruction destroyed. Instcount for system.cpu = 28
 707000: system.cpu: Activity: 8
 707000: system.cpu: Scheduling next tick!
 707500: system.cpu.icache_port: Fetch unit received timing
 707500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 707500: system.cpu: CPU already running.
 707500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 707500: system.cpu.fetch: Activating stage.
 707500: system.cpu: Activity: 9
 707500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 707500: system.cpu.fetch: Running stage.
 707500: system.cpu.fetch: Attempting to fetch from [tid:0]
 707500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 707500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 707500: global: DynInst: [sn:133] Instruction created. Instcount for system.cpu = 29
 707500: system.cpu.fetch: [tid:0]: Instruction PC 0x14464 (0) created [sn:133].
 707500: system.cpu.fetch: [tid:0]: Instruction is:   sub   r3, r3, #3
 707500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 707500: global: DynInst: [sn:134] Instruction created. Instcount for system.cpu = 30
 707500: system.cpu.fetch: [tid:0]: Instruction PC 0x14468 (0) created [sn:134].
 707500: system.cpu.fetch: [tid:0]: Instruction is:   cmps   r3, #30
 707500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 707500: global: DynInst: [sn:135] Instruction created. Instcount for system.cpu = 31
 707500: system.cpu.fetch: [tid:0]: Instruction PC 0x1446c (0) created [sn:135].
 707500: system.cpu.fetch: [tid:0]: Instruction is:   ldrls   pc, [pc, r3 LSL #2]
 707500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 707500: system.cpu.fetch: [tid:0]: [sn:135]:Branch predicted to be not taken.
 707500: system.cpu.fetch: [tid:0]: [sn:135] Branch predicted to go to (0x14470=>0x14474).(0=>1).
 707500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 707500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14470=>0x14474).(0=>1).
 707500: system.cpu.fetch: [tid:0] Fetching cache line 0x14470 for addr 0x14470
 707500: system.cpu: CPU already running.
 707500: system.cpu.fetch: Fetch: Doing instruction read.
 707500: system.cpu.fetch: [tid:0]: Doing Icache access.
 707500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 707500: system.cpu.fetch: Deactivating stage.
 707500: system.cpu: Activity: 8
 707500: system.cpu.fetch: [tid:0][sn:133]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 707500: system.cpu.fetch: [tid:0][sn:134]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 707500: system.cpu.fetch: [tid:0][sn:135]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 707500: system.cpu.fetch: Activity this cycle.
 707500: system.cpu: Activity: 9
 707500: system.cpu.decode: Processing [tid:0]
 707500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 707500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 707500: system.cpu.decode: [tid:0]: Processing instruction [sn:130] with PC (0x14520=>0x14524).(0=>1)
 707500: system.cpu.decode: [tid:0]: Instruction 130 with PC (0x14520=>0x14524).(0=>1) is squashed, skipping.
 707500: system.cpu.decode: [tid:0]: Processing instruction [sn:131] with PC (0x14524=>0x14528).(0=>1)
 707500: system.cpu.decode: [tid:0]: Instruction 131 with PC (0x14524=>0x14528).(0=>1) is squashed, skipping.
 707500: system.cpu.decode: [tid:0]: Processing instruction [sn:132] with PC (0x14528=>0x1452c).(0=>1)
 707500: system.cpu.decode: [tid:0]: Instruction 132 with PC (0x14528=>0x1452c).(0=>1) is squashed, skipping.
 707500: system.cpu.rename: Processing [tid:0]
 707500: system.cpu.rename: [tid:0]: Free IQ: 35, Free ROB: 40, Free LQ: 16, Free SQ: 16
 707500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 707500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 707500: system.cpu.rename: [tid:0]: 40 rob free
 707500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 35, instsInProgress: 0, dispatched Insts: 0
 707500: system.cpu.rename: [tid:0]: 35 iq free
 707500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 707500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 707500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 707500: system.cpu.iew: Issue: Processing [tid:0]
 707500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 707500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 707500: system.cpu.iq: Not able to schedule any instructions.
 707500: system.cpu.iew: Processing [tid:0]
 707500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 707500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 707500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 707500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 707500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 707500: system.cpu.iew: IQ has 35 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 707500: system.cpu.iew: Activity this cycle.
 707500: system.cpu.commit: Getting instructions from Rename stage.
 707500: system.cpu.commit: Trying to commit instructions in the ROB.
 707500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 707500: global: DynInst: [sn:128] Instruction destroyed. Instcount for system.cpu = 30
 707500: global: DynInst: [sn:127] Instruction destroyed. Instcount for system.cpu = 29
 707500: global: DynInst: [sn:126] Instruction destroyed. Instcount for system.cpu = 28
 707500: global: DynInst: [sn:122] Instruction destroyed. Instcount for system.cpu = 27
 707500: system.cpu: Activity: 8
 707500: system.cpu: Scheduling next tick!
 708000: system.cpu.icache_port: Fetch unit received timing
 708000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 708000: system.cpu: CPU already running.
 708000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 708000: system.cpu.fetch: Activating stage.
 708000: system.cpu: Activity: 9
 708000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 708000: system.cpu.fetch: Running stage.
 708000: system.cpu.fetch: Attempting to fetch from [tid:0]
 708000: system.cpu.fetch: [tid:0]: Icache miss is complete.
 708000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 708000: global: DynInst: [sn:136] Instruction created. Instcount for system.cpu = 28
 708000: system.cpu.fetch: [tid:0]: Instruction PC 0x14470 (0) created [sn:136].
 708000: system.cpu.fetch: [tid:0]: Instruction is:   b   
 708000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 708000: system.cpu.fetch: [tid:0]: [sn:136]:  Branch predicted to be taken to (0x14500=>0x14504).(0=>1).
 708000: system.cpu.fetch: [tid:0]: [sn:136] Branch predicted to go to (0x14500=>0x14504).(0=>1).
 708000: system.cpu.fetch: Branch detected with PC = (0x14470=>0x14474).(0=>1)
 708000: system.cpu.fetch: [tid:0]: Done fetching, predicted branch instruction encountered.
 708000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14500=>0x14504).(0=>1).
 708000: system.cpu.fetch: [tid:0] Fetching cache line 0x14500 for addr 0x14500
 708000: system.cpu: CPU already running.
 708000: system.cpu.fetch: Fetch: Doing instruction read.
 708000: system.cpu.fetch: [tid:0]: Doing Icache access.
 708000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 708000: system.cpu.fetch: Deactivating stage.
 708000: system.cpu: Activity: 8
 708000: system.cpu.fetch: [tid:0][sn:136]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 708000: system.cpu.fetch: Activity this cycle.
 708000: system.cpu: Activity: 9
 708000: system.cpu.decode: Processing [tid:0]
 708000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 708000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 708000: system.cpu.rename: Processing [tid:0]
 708000: system.cpu.rename: [tid:0]: Free IQ: 35, Free ROB: 40, Free LQ: 16, Free SQ: 16
 708000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 708000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 708000: system.cpu.rename: [tid:0]: 40 rob free
 708000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 35, instsInProgress: 0, dispatched Insts: 0
 708000: system.cpu.rename: [tid:0]: 35 iq free
 708000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 708000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 708000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 708000: system.cpu.iew: Issue: Processing [tid:0]
 708000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 708000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 708000: system.cpu.iq: Not able to schedule any instructions.
 708000: system.cpu.iew: Processing [tid:0]
 708000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 708000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 708000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 708000: system.cpu.iew: IQ has 35 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 708000: system.cpu.commit: Getting instructions from Rename stage.
 708000: system.cpu.commit: Trying to commit instructions in the ROB.
 708000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 708000: global: DynInst: [sn:129] Instruction destroyed. Instcount for system.cpu = 27
 708000: system.cpu: Activity: 8
 708000: system.cpu: Scheduling next tick!
 708500: system.cpu.icache_port: Fetch unit received timing
 708500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 708500: system.cpu: CPU already running.
 708500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 708500: system.cpu.fetch: Activating stage.
 708500: system.cpu: Activity: 9
 708500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 708500: system.cpu.fetch: Running stage.
 708500: system.cpu.fetch: Attempting to fetch from [tid:0]
 708500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 708500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 708500: global: DynInst: [sn:137] Instruction created. Instcount for system.cpu = 28
 708500: system.cpu.fetch: [tid:0]: Instruction PC 0x14500 (0) created [sn:137].
 708500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [r0] #8
 708500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 708500: global: DynInst: [sn:138] Instruction created. Instcount for system.cpu = 29
 708500: system.cpu.fetch: [tid:0]: Instruction PC 0x14500 (1) created [sn:138].
 708500: system.cpu.fetch: [tid:0]: Instruction is:   addi_uop   r0, r0, #8
 708500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 708500: global: DynInst: [sn:139] Instruction created. Instcount for system.cpu = 30
 708500: system.cpu.fetch: [tid:0]: Instruction PC 0x14504 (0) created [sn:139].
 708500: system.cpu.fetch: [tid:0]: Instruction is:   cmps   r3, #0
 708500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 708500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 708500: system.cpu.fetch: [tid:0][sn:137]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 708500: system.cpu.fetch: [tid:0][sn:138]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 708500: system.cpu.fetch: [tid:0][sn:139]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 708500: system.cpu.fetch: Activity this cycle.
 708500: system.cpu: Activity: 10
 708500: system.cpu.decode: Processing [tid:0]
 708500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 708500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 708500: system.cpu.rename: Processing [tid:0]
 708500: system.cpu.rename: [tid:0]: Free IQ: 35, Free ROB: 40, Free LQ: 16, Free SQ: 16
 708500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 708500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 708500: system.cpu.rename: [tid:0]: 40 rob free
 708500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 35, instsInProgress: 0, dispatched Insts: 0
 708500: system.cpu.rename: [tid:0]: 35 iq free
 708500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 708500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 708500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 708500: system.cpu.iew: Issue: Processing [tid:0]
 708500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 708500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 708500: system.cpu.iq: Not able to schedule any instructions.
 708500: system.cpu.iew: Processing [tid:0]
 708500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 708500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 708500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 708500: system.cpu.iew: IQ has 35 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 708500: system.cpu.commit: Getting instructions from Rename stage.
 708500: system.cpu.commit: Trying to commit instructions in the ROB.
 708500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 708500: global: DynInst: [sn:123] Instruction destroyed. Instcount for system.cpu = 29
 708500: global: DynInst: [sn:132] Instruction destroyed. Instcount for system.cpu = 28
 708500: global: DynInst: [sn:131] Instruction destroyed. Instcount for system.cpu = 27
 708500: global: DynInst: [sn:130] Instruction destroyed. Instcount for system.cpu = 26
 708500: global: DynInst: [sn:125] Instruction destroyed. Instcount for system.cpu = 25
 708500: system.cpu: Activity: 9
 708500: system.cpu: Scheduling next tick!
 709000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 709000: system.cpu.fetch: Running stage.
 709000: system.cpu.fetch: Attempting to fetch from [tid:0]
 709000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 709000: global: DynInst: [sn:140] Instruction created. Instcount for system.cpu = 26
 709000: system.cpu.fetch: [tid:0]: Instruction PC 0x14508 (0) created [sn:140].
 709000: system.cpu.fetch: [tid:0]: Instruction is:   bne   
 709000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 709000: system.cpu.fetch: [tid:0]: [sn:140]:Branch predicted to be not taken.
 709000: system.cpu.fetch: [tid:0]: [sn:140] Branch predicted to go to (0x1450c=>0x14510).(0=>1).
 709000: global: DynInst: [sn:141] Instruction created. Instcount for system.cpu = 27
 709000: system.cpu.fetch: [tid:0]: Instruction PC 0x1450c (0) created [sn:141].
 709000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #360]
 709000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 709000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14510=>0x14514).(0=>1).
 709000: system.cpu.fetch: [tid:0] Fetching cache line 0x14510 for addr 0x14510
 709000: system.cpu: CPU already running.
 709000: system.cpu.fetch: Fetch: Doing instruction read.
 709000: system.cpu.fetch: [tid:0]: Doing Icache access.
 709000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 709000: system.cpu.fetch: Deactivating stage.
 709000: system.cpu: Activity: 8
 709000: system.cpu.fetch: [tid:0][sn:140]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 709000: system.cpu.fetch: [tid:0][sn:141]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 709000: system.cpu.fetch: Activity this cycle.
 709000: system.cpu: Activity: 9
 709000: system.cpu.decode: Processing [tid:0]
 709000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 709000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 709000: system.cpu.decode: [tid:0]: Processing instruction [sn:133] with PC (0x14464=>0x14468).(0=>1)
 709000: system.cpu.decode: [tid:0]: Processing instruction [sn:134] with PC (0x14468=>0x1446c).(0=>1)
 709000: system.cpu.decode: [tid:0]: Processing instruction [sn:135] with PC (0x1446c=>0x14470).(0=>1)
 709000: system.cpu.decode: Activity this cycle.
 709000: system.cpu.rename: Processing [tid:0]
 709000: system.cpu.rename: [tid:0]: Free IQ: 35, Free ROB: 40, Free LQ: 16, Free SQ: 16
 709000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 709000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 709000: system.cpu.rename: [tid:0]: 40 rob free
 709000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 35, instsInProgress: 0, dispatched Insts: 0
 709000: system.cpu.rename: [tid:0]: 35 iq free
 709000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 709000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 709000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 709000: system.cpu.iew: Issue: Processing [tid:0]
 709000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 709000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 709000: system.cpu.iq: Not able to schedule any instructions.
 709000: system.cpu.iew: Processing [tid:0]
 709000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 709000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 709000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 709000: system.cpu.iew: IQ has 35 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 709000: system.cpu.commit: Getting instructions from Rename stage.
 709000: system.cpu.commit: Trying to commit instructions in the ROB.
 709000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 709000: system.cpu: Scheduling next tick!
 709500: system.cpu.icache_port: Fetch unit received timing
 709500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 709500: system.cpu: CPU already running.
 709500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 709500: system.cpu.fetch: Activating stage.
 709500: system.cpu: Activity: 10
 709500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 709500: system.cpu.fetch: Running stage.
 709500: system.cpu.fetch: Attempting to fetch from [tid:0]
 709500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 709500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 709500: global: DynInst: [sn:142] Instruction created. Instcount for system.cpu = 28
 709500: system.cpu.fetch: [tid:0]: Instruction PC 0x14510 (0) created [sn:142].
 709500: system.cpu.fetch: [tid:0]: Instruction is:   cmps   r2, #15
 709500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 709500: global: DynInst: [sn:143] Instruction created. Instcount for system.cpu = 29
 709500: system.cpu.fetch: [tid:0]: Instruction PC 0x14514 (0) created [sn:143].
 709500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #360]
 709500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 709500: global: DynInst: [sn:144] Instruction created. Instcount for system.cpu = 30
 709500: system.cpu.fetch: [tid:0]: Instruction PC 0x14518 (0) created [sn:144].
 709500: system.cpu.fetch: [tid:0]: Instruction is:   str   r5, [r3, #0]
 709500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 709500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 709500: system.cpu.fetch: [tid:0][sn:142]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 709500: system.cpu.fetch: [tid:0][sn:143]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 709500: system.cpu.fetch: [tid:0][sn:144]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 709500: system.cpu.fetch: Activity this cycle.
 709500: system.cpu: Activity: 11
 709500: system.cpu.decode: Processing [tid:0]
 709500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 709500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 709500: system.cpu.decode: [tid:0]: Processing instruction [sn:136] with PC (0x14470=>0x14474).(0=>1)
 709500: system.cpu.decode: Activity this cycle.
 709500: system.cpu.rename: Processing [tid:0]
 709500: system.cpu.rename: [tid:0]: Free IQ: 35, Free ROB: 40, Free LQ: 16, Free SQ: 16
 709500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 709500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 709500: system.cpu.rename: [tid:0]: 40 rob free
 709500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 35, instsInProgress: 0, dispatched Insts: 0
 709500: system.cpu.rename: [tid:0]: 35 iq free
 709500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 709500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 709500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 709500: system.cpu.iew: Issue: Processing [tid:0]
 709500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 709500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 709500: system.cpu.iq: Not able to schedule any instructions.
 709500: system.cpu.iew: Processing [tid:0]
 709500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 709500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 709500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 709500: system.cpu.iew: IQ has 35 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 709500: system.cpu.commit: Getting instructions from Rename stage.
 709500: system.cpu.commit: Trying to commit instructions in the ROB.
 709500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 709500: system.cpu: Activity: 10
 709500: system.cpu: Scheduling next tick!
 710000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 710000: system.cpu.fetch: Running stage.
 710000: system.cpu.fetch: Attempting to fetch from [tid:0]
 710000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 710000: global: DynInst: [sn:145] Instruction created. Instcount for system.cpu = 31
 710000: system.cpu.fetch: [tid:0]: Instruction PC 0x1451c (0) created [sn:145].
 710000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [sp, #4]
 710000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 710000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14520=>0x14524).(0=>1).
 710000: system.cpu.fetch: [tid:0] Fetching cache line 0x14520 for addr 0x14520
 710000: system.cpu: CPU already running.
 710000: system.cpu.fetch: Fetch: Doing instruction read.
 710000: system.cpu.fetch: [tid:0]: Doing Icache access.
 710000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 710000: system.cpu.fetch: Deactivating stage.
 710000: system.cpu: Activity: 9
 710000: system.cpu.fetch: [tid:0][sn:145]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 710000: system.cpu.fetch: Activity this cycle.
 710000: system.cpu: Activity: 10
 710000: system.cpu.decode: Processing [tid:0]
 710000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 710000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 710000: system.cpu.decode: [tid:0]: Processing instruction [sn:137] with PC (0x14500=>0x14504).(0=>1)
 710000: system.cpu.decode: [tid:0]: Processing instruction [sn:138] with PC (0x14500=>0x14504).(1=>2)
 710000: system.cpu.decode: [tid:0]: Processing instruction [sn:139] with PC (0x14504=>0x14508).(0=>1)
 710000: system.cpu.decode: Activity this cycle.
 710000: system.cpu.rename: Processing [tid:0]
 710000: system.cpu.rename: [tid:0]: Free IQ: 35, Free ROB: 40, Free LQ: 16, Free SQ: 16
 710000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 710000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 710000: system.cpu.rename: [tid:0]: 40 rob free
 710000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 35, instsInProgress: 0, dispatched Insts: 0
 710000: system.cpu.rename: [tid:0]: 35 iq free
 710000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 710000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 710000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 710000: system.cpu.rename: [tid:0]: 40 rob free
 710000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 35, instsInProgress: 0, dispatched Insts: 0
 710000: system.cpu.rename: [tid:0]: 35 iq free
 710000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 710000: system.cpu.rename: [tid:0]: 0 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 710000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 710000: system.cpu.rename: [tid:0]: Processing instruction [sn:133] with PC (0x14464=>0x14468).(0=>1).
 710000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 710000: system.cpu.rename: [tid:0]: Register 325 is ready.
 710000: global: [sn:133] has 1 ready out of 4 sources. RTI 0)
 710000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 710000: system.cpu.rename: [tid:0]: Register 325 is ready.
 710000: global: [sn:133] has 2 ready out of 4 sources. RTI 0)
 710000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 710000: system.cpu.rename: [tid:0]: Register 325 is ready.
 710000: global: [sn:133] has 3 ready out of 4 sources. RTI 0)
 710000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 106
 710000: system.cpu.rename: [tid:0]: Register 106 is ready.
 710000: global: [sn:133] has 4 ready out of 4 sources. RTI 0)
 710000: global: Renamed reg 3 to physical reg 108 old mapping was 106
 710000: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 108.
 710000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=1), [sn:133].
 710000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 710000: system.cpu.rename: [tid:0]: Processing instruction [sn:134] with PC (0x14468=>0x1446c).(0=>1).
 710000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 710000: system.cpu.rename: [tid:0]: Register 325 is ready.
 710000: global: [sn:134] has 1 ready out of 4 sources. RTI 0)
 710000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 710000: system.cpu.rename: [tid:0]: Register 325 is ready.
 710000: global: [sn:134] has 2 ready out of 4 sources. RTI 0)
 710000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 710000: system.cpu.rename: [tid:0]: Register 325 is ready.
 710000: global: [sn:134] has 3 ready out of 4 sources. RTI 0)
 710000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 108
 710000: system.cpu.rename: [tid:0]: Register 108 is not ready.
 710000: global: Renamed reg 0 to physical reg 344 old mapping was 341
 710000: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 344.
 710000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=2), [sn:134].
 710000: global: Renamed reg 2 to physical reg 345 old mapping was 342
 710000: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 345.
 710000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=3), [sn:134].
 710000: global: Renamed reg 1 to physical reg 346 old mapping was 343
 710000: system.cpu.rename: [tid:0]: Renaming arch reg 1 to physical reg 346.
 710000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=4), [sn:134].
 710000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 710000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 710000: system.cpu.rename: [tid:0]: Processing instruction [sn:135] with PC (0x1446c=>0x14470).(0=>1).
 710000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 100
 710000: system.cpu.rename: [tid:0]: Register 100 is ready.
 710000: global: [sn:135] has 1 ready out of 7 sources. RTI 0)
 710000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 710000: system.cpu.rename: [tid:0]: Register 960 is ready.
 710000: global: [sn:135] has 2 ready out of 7 sources. RTI 0)
 710000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1536 (flattened 0), got phys reg 344
 710000: system.cpu.rename: [tid:0]: Register 344 is not ready.
 710000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1537 (flattened 1), got phys reg 346
 710000: system.cpu.rename: [tid:0]: Register 346 is not ready.
 710000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 710000: system.cpu.rename: [tid:0]: Register 325 is ready.
 710000: global: [sn:135] has 3 ready out of 7 sources. RTI 0)
 710000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 108
 710000: system.cpu.rename: [tid:0]: Register 108 is not ready.
 710000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 100
 710000: system.cpu.rename: [tid:0]: Register 100 is ready.
 710000: global: [sn:135] has 4 ready out of 7 sources. RTI 0)
 710000: global: Renamed reg 15 to physical reg 109 old mapping was 100
 710000: system.cpu.rename: [tid:0]: Renaming arch reg 15 to physical reg 109.
 710000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=5), [sn:135].
 710000: system.cpu.rename: Activity this cycle.
 710000: system.cpu.iew: Issue: Processing [tid:0]
 710000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 710000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 710000: system.cpu.iq: Not able to schedule any instructions.
 710000: system.cpu.iew: Processing [tid:0]
 710000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 710000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 710000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 710000: system.cpu.iew: IQ has 35 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 710000: system.cpu.commit: Getting instructions from Rename stage.
 710000: system.cpu.commit: Trying to commit instructions in the ROB.
 710000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 710000: system.cpu: Activity: 9
 710000: system.cpu: Scheduling next tick!
 710500: system.cpu.icache_port: Fetch unit received timing
 710500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 710500: system.cpu: CPU already running.
 710500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 710500: system.cpu.fetch: Activating stage.
 710500: system.cpu: Activity: 10
 710500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 710500: system.cpu.fetch: Running stage.
 710500: system.cpu.fetch: Attempting to fetch from [tid:0]
 710500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 710500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 710500: global: DynInst: [sn:146] Instruction created. Instcount for system.cpu = 32
 710500: system.cpu.fetch: [tid:0]: Instruction PC 0x14520 (0) created [sn:146].
 710500: system.cpu.fetch: [tid:0]: Instruction is:   str   r6, [r4, #4]
 710500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 710500: global: DynInst: [sn:147] Instruction created. Instcount for system.cpu = 33
 710500: system.cpu.fetch: [tid:0]: Instruction PC 0x14524 (0) created [sn:147].
 710500: system.cpu.fetch: [tid:0]: Instruction is:   str   r3, [r2, #0]
 710500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 710500: global: DynInst: [sn:148] Instruction created. Instcount for system.cpu = 34
 710500: system.cpu.fetch: [tid:0]: Instruction PC 0x14528 (0) created [sn:148].
 710500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #344]
 710500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 710500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 710500: system.cpu.fetch: [tid:0][sn:146]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 710500: system.cpu.fetch: [tid:0][sn:147]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 710500: system.cpu.fetch: [tid:0][sn:148]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 710500: system.cpu.fetch: Activity this cycle.
 710500: system.cpu: Activity: 11
 710500: system.cpu.decode: Processing [tid:0]
 710500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 710500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 710500: system.cpu.decode: [tid:0]: Processing instruction [sn:140] with PC (0x14508=>0x1450c).(0=>1)
 710500: system.cpu.decode: [tid:0]: Processing instruction [sn:141] with PC (0x1450c=>0x14510).(0=>1)
 710500: system.cpu.decode: Activity this cycle.
 710500: system.cpu.rename: Processing [tid:0]
 710500: system.cpu.rename: [tid:0]: Free IQ: 35, Free ROB: 40, Free LQ: 16, Free SQ: 16
 710500: system.cpu.rename: [tid:0]: 3 instructions not yet in ROB
 710500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 3, dispatched Insts: 0
 710500: system.cpu.rename: [tid:0]: 37 rob free
 710500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 35, instsInProgress: 3, dispatched Insts: 0
 710500: system.cpu.rename: [tid:0]: 32 iq free
 710500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 0
 710500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 710500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 3, dispatched Insts: 0
 710500: system.cpu.rename: [tid:0]: 37 rob free
 710500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 35, instsInProgress: 3, dispatched Insts: 0
 710500: system.cpu.rename: [tid:0]: 32 iq free
 710500: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
 710500: system.cpu.rename: [tid:0]: 3 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 710500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 710500: system.cpu.rename: [tid:0]: Processing instruction [sn:136] with PC (0x14470=>0x14474).(0=>1).
 710500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 710500: system.cpu.rename: [tid:0]: Register 325 is ready.
 710500: global: [sn:136] has 1 ready out of 3 sources. RTI 0)
 710500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 710500: system.cpu.rename: [tid:0]: Register 325 is ready.
 710500: global: [sn:136] has 2 ready out of 3 sources. RTI 0)
 710500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 710500: system.cpu.rename: [tid:0]: Register 325 is ready.
 710500: global: [sn:136] has 3 ready out of 3 sources. RTI 0)
 710500: system.cpu.rename: Activity this cycle.
 710500: system.cpu.iew: Issue: Processing [tid:0]
 710500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 710500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14464=>0x14468).(0=>1) [sn:133] [tid:0] to IQ.
 710500: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:133]
 710500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14468=>0x1446c).(0=>1) [sn:134] [tid:0] to IQ.
 710500: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:134]
 710500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1446c=>0x14470).(0=>1) [sn:135] [tid:0] to IQ.
 710500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:135]
 710500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 710500: system.cpu.iew.lsq.thread0: Inserting load PC (0x1446c=>0x14470).(0=>1), idx:1 [sn:135]
 710500: system.cpu.iq: Adding instruction [sn:135] PC (0x1446c=>0x14470).(0=>1) to the IQ.
 710500: system.cpu.iq: Instruction PC (0x1446c=>0x14470).(0=>1) has src reg 344 that is being added to the dependency chain.
 710500: system.cpu.iq: Instruction PC (0x1446c=>0x14470).(0=>1) has src reg 346 that is being added to the dependency chain.
 710500: system.cpu.iq: Instruction PC (0x1446c=>0x14470).(0=>1) has src reg 108 that is being added to the dependency chain.
 710500: memdepentry: Memory dependency entry created.  memdep_count=1 (0x1446c=>0x14470).(0=>1)
 710500: global: Inst 0x1446c with index 283 had no SSID
 710500: system.cpu.memDep0: No dependency for inst PC (0x1446c=>0x14470).(0=>1) [sn:135].
 710500: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:133]
 710500: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:134]
 710500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 710500: system.cpu.iq: Not able to schedule any instructions.
 710500: system.cpu.iew: Processing [tid:0]
 710500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 710500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 710500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 710500: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 16 free entries.
 710500: system.cpu.commit: Getting instructions from Rename stage.
 710500: system.cpu.commit: Inserting PC (0x14464=>0x14468).(0=>1) [sn:133] [tid:0] into ROB.
 710500: system.cpu.rob: Adding inst PC (0x14464=>0x14468).(0=>1) to the ROB.
 710500: system.cpu.rob: [tid:0] Now has 1 instructions.
 710500: system.cpu.commit: Inserting PC (0x14468=>0x1446c).(0=>1) [sn:134] [tid:0] into ROB.
 710500: system.cpu.rob: Adding inst PC (0x14468=>0x1446c).(0=>1) to the ROB.
 710500: system.cpu.rob: [tid:0] Now has 2 instructions.
 710500: system.cpu.commit: Inserting PC (0x1446c=>0x14470).(0=>1) [sn:135] [tid:0] into ROB.
 710500: system.cpu.rob: Adding inst PC (0x1446c=>0x14470).(0=>1) to the ROB.
 710500: system.cpu.rob: [tid:0] Now has 3 instructions.
 710500: system.cpu.commit: Trying to commit instructions in the ROB.
 710500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:133] PC (0x14464=>0x14468).(0=>1) is head of ROB and not ready
 710500: system.cpu.commit: [tid:0]: ROB has 3 insts & 37 free entries.
 710500: system.cpu.commit: Activity This Cycle.
 710500: system.cpu: Activity: 10
 710500: system.cpu: Scheduling next tick!
 711000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 711000: system.cpu.fetch: Running stage.
 711000: system.cpu.fetch: Attempting to fetch from [tid:0]
 711000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 711000: global: DynInst: [sn:149] Instruction created. Instcount for system.cpu = 35
 711000: system.cpu.fetch: [tid:0]: Instruction PC 0x1452c (0) created [sn:149].
 711000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #344]
 711000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 711000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14530=>0x14534).(0=>1).
 711000: system.cpu.fetch: [tid:0] Fetching cache line 0x14530 for addr 0x14530
 711000: system.cpu: CPU already running.
 711000: system.cpu.fetch: Fetch: Doing instruction read.
 711000: system.cpu.fetch: [tid:0]: Doing Icache access.
 711000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 711000: system.cpu.fetch: Deactivating stage.
 711000: system.cpu: Activity: 9
 711000: system.cpu.fetch: [tid:0][sn:149]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 711000: system.cpu.fetch: Activity this cycle.
 711000: system.cpu: Activity: 10
 711000: system.cpu.decode: Processing [tid:0]
 711000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 711000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 711000: system.cpu.decode: [tid:0]: Processing instruction [sn:142] with PC (0x14510=>0x14514).(0=>1)
 711000: system.cpu.decode: [tid:0]: Processing instruction [sn:143] with PC (0x14514=>0x14518).(0=>1)
 711000: system.cpu.decode: [tid:0]: Processing instruction [sn:144] with PC (0x14518=>0x1451c).(0=>1)
 711000: system.cpu.decode: Activity this cycle.
 711000: system.cpu.rename: Processing [tid:0]
 711000: system.cpu.rename: [tid:0]: Free IQ: 35, Free ROB: 37, Free LQ: 16, Free SQ: 16
 711000: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 711000: system.cpu.rename: calcFreeROBEntires: free robEntries: 37, instsInProgress: 4, dispatched Insts: 3
 711000: system.cpu.rename: [tid:0]: 36 rob free
 711000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 35, instsInProgress: 4, dispatched Insts: 3
 711000: system.cpu.rename: [tid:0]: 34 iq free
 711000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 1
 711000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 711000: system.cpu.rename: calcFreeROBEntires: free robEntries: 37, instsInProgress: 4, dispatched Insts: 3
 711000: system.cpu.rename: [tid:0]: 36 rob free
 711000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 35, instsInProgress: 4, dispatched Insts: 3
 711000: system.cpu.rename: [tid:0]: 34 iq free
 711000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 711000: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 711000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 711000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 1
 711000: system.cpu.rename: [tid:0]: Processing instruction [sn:137] with PC (0x14500=>0x14504).(0=>1).
 711000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0 (flattened 0), got phys reg 107
 711000: system.cpu.rename: [tid:0]: Register 107 is ready.
 711000: global: [sn:137] has 1 ready out of 5 sources. RTI 0)
 711000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 711000: system.cpu.rename: [tid:0]: Register 960 is ready.
 711000: global: [sn:137] has 2 ready out of 5 sources. RTI 0)
 711000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 711000: system.cpu.rename: [tid:0]: Register 325 is ready.
 711000: global: [sn:137] has 3 ready out of 5 sources. RTI 0)
 711000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 711000: system.cpu.rename: [tid:0]: Register 325 is ready.
 711000: global: [sn:137] has 4 ready out of 5 sources. RTI 0)
 711000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 711000: system.cpu.rename: [tid:0]: Register 325 is ready.
 711000: global: [sn:137] has 5 ready out of 5 sources. RTI 0)
 711000: global: Renamed reg 3 to physical reg 110 old mapping was 108
 711000: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 110.
 711000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=6), [sn:137].
 711000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 711000: system.cpu.rename: [tid:0]: Processing instruction [sn:138] with PC (0x14500=>0x14504).(1=>2).
 711000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 711000: system.cpu.rename: [tid:0]: Register 325 is ready.
 711000: global: [sn:138] has 1 ready out of 4 sources. RTI 0)
 711000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 711000: system.cpu.rename: [tid:0]: Register 325 is ready.
 711000: global: [sn:138] has 2 ready out of 4 sources. RTI 0)
 711000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 711000: system.cpu.rename: [tid:0]: Register 325 is ready.
 711000: global: [sn:138] has 3 ready out of 4 sources. RTI 0)
 711000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0 (flattened 0), got phys reg 107
 711000: system.cpu.rename: [tid:0]: Register 107 is ready.
 711000: global: [sn:138] has 4 ready out of 4 sources. RTI 0)
 711000: global: Renamed reg 0 to physical reg 111 old mapping was 107
 711000: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 111.
 711000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=7), [sn:138].
 711000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 711000: system.cpu.rename: [tid:0]: Processing instruction [sn:139] with PC (0x14504=>0x14508).(0=>1).
 711000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 711000: system.cpu.rename: [tid:0]: Register 325 is ready.
 711000: global: [sn:139] has 1 ready out of 4 sources. RTI 0)
 711000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 711000: system.cpu.rename: [tid:0]: Register 325 is ready.
 711000: global: [sn:139] has 2 ready out of 4 sources. RTI 0)
 711000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 711000: system.cpu.rename: [tid:0]: Register 325 is ready.
 711000: global: [sn:139] has 3 ready out of 4 sources. RTI 0)
 711000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 110
 711000: system.cpu.rename: [tid:0]: Register 110 is not ready.
 711000: global: Renamed reg 0 to physical reg 347 old mapping was 344
 711000: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 347.
 711000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=8), [sn:139].
 711000: global: Renamed reg 2 to physical reg 348 old mapping was 345
 711000: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 348.
 711000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=9), [sn:139].
 711000: global: Renamed reg 1 to physical reg 349 old mapping was 346
 711000: system.cpu.rename: [tid:0]: Renaming arch reg 1 to physical reg 349.
 711000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=10), [sn:139].
 711000: system.cpu.rename: Activity this cycle.
 711000: system.cpu.iew: Issue: Processing [tid:0]
 711000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 711000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14470=>0x14474).(0=>1) [sn:136] [tid:0] to IQ.
 711000: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:136]
 711000: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:133]
 711000: system.cpu.iew: IXU: Instruction[sn:134] is not ready (Src:108).
 711000: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:133]
 711000: global: RegFile: Access to cc register 325, has data 0
 711000: global: RegFile: Access to cc register 325, has data 0
 711000: global: RegFile: Access to cc register 325, has data 0
 711000: global: RegFile: Access to int register 106, has data 0x11
 711000: global: RegFile: Setting int register 108 to 0xe
 711000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 711000: system.cpu.iew: IXU: ***There is still left instruction that is notexecuted in IXU.***
 711000: system.cpu.iq: Waking dependents of completed instruction.
 711000: system.cpu.iq: Waking any dependents on register 108.
 711000: system.cpu.iq: Waking up a dependent instruction, [sn:135] PC (0x1446c=>0x14470).(0=>1).
 711000: global: [sn:135] has 5 ready out of 7 sources. RTI 0)
 711000: system.cpu.iew: IXU: Instruction can't be executed in 1th stage, so moved to 2th stage's buffer. [sn:134]
 711000: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:136]
 711000: system.cpu.iew: Sending instructions to commit, [sn:133] PC (0x14464=>0x14468).(0=>1).
 711000: system.cpu.iew: Setting Destination Register 108
 711000: system.cpu.scoreboard: Setting reg 108 as ready
 711000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 711000: system.cpu.iq: Not able to schedule any instructions.
 711000: system.cpu.iew: Processing [tid:0]
 711000: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 711000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 711000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 711000: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 16 free entries.
 711000: system.cpu.commit: Getting instructions from Rename stage.
 711000: system.cpu.commit: Inserting PC (0x14470=>0x14474).(0=>1) [sn:136] [tid:0] into ROB.
 711000: system.cpu.rob: Adding inst PC (0x14470=>0x14474).(0=>1) to the ROB.
 711000: system.cpu.rob: [tid:0] Now has 4 instructions.
 711000: system.cpu.commit: Trying to commit instructions in the ROB.
 711000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:133] PC (0x14464=>0x14468).(0=>1) is head of ROB and not ready
 711000: system.cpu.commit: [tid:0]: ROB has 4 insts & 36 free entries.
 711000: system.cpu.commit: Activity This Cycle.
 711000: system.cpu: Activity: 9
 711000: system.cpu: Scheduling next tick!
 711500: system.cpu.icache_port: Fetch unit received timing
 711500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 711500: system.cpu: CPU already running.
 711500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 711500: system.cpu.fetch: Activating stage.
 711500: system.cpu: Activity: 10
 711500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 711500: system.cpu.fetch: Running stage.
 711500: system.cpu.fetch: Attempting to fetch from [tid:0]
 711500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 711500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 711500: global: DynInst: [sn:150] Instruction created. Instcount for system.cpu = 36
 711500: system.cpu.fetch: [tid:0]: Instruction PC 0x14530 (0) created [sn:150].
 711500: system.cpu.fetch: [tid:0]: Instruction is:   str   fp, [r2, #0]
 711500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 711500: global: DynInst: [sn:151] Instruction created. Instcount for system.cpu = 37
 711500: system.cpu.fetch: [tid:0]: Instruction PC 0x14534 (0) created [sn:151].
 711500: system.cpu.fetch: [tid:0]: Instruction is:   str   r9, [r3, #0]
 711500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 711500: global: DynInst: [sn:152] Instruction created. Instcount for system.cpu = 38
 711500: system.cpu.fetch: [tid:0]: Instruction PC 0x14538 (0) created [sn:152].
 711500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #336]
 711500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 711500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 711500: system.cpu.fetch: [tid:0][sn:150]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 711500: system.cpu.fetch: [tid:0][sn:151]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 711500: system.cpu.fetch: [tid:0][sn:152]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 711500: system.cpu.fetch: Activity this cycle.
 711500: system.cpu: Activity: 11
 711500: system.cpu.decode: Processing [tid:0]
 711500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 711500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 711500: system.cpu.decode: [tid:0]: Processing instruction [sn:145] with PC (0x1451c=>0x14520).(0=>1)
 711500: system.cpu.decode: Activity this cycle.
 711500: system.cpu.rename: Processing [tid:0]
 711500: system.cpu.rename: [tid:0]: Free IQ: 35, Free ROB: 36, Free LQ: 16, Free SQ: 16
 711500: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 711500: system.cpu.rename: calcFreeROBEntires: free robEntries: 36, instsInProgress: 4, dispatched Insts: 1
 711500: system.cpu.rename: [tid:0]: 33 rob free
 711500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 35, instsInProgress: 4, dispatched Insts: 1
 711500: system.cpu.rename: [tid:0]: 32 iq free
 711500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 0
 711500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 711500: system.cpu.rename: calcFreeROBEntires: free robEntries: 36, instsInProgress: 4, dispatched Insts: 1
 711500: system.cpu.rename: [tid:0]: 33 rob free
 711500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 35, instsInProgress: 4, dispatched Insts: 1
 711500: system.cpu.rename: [tid:0]: 32 iq free
 711500: system.cpu.rename: [tid:0]: 2 available instructions to send iew.
 711500: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 1 insts dispatched to IQ last cycle.
 711500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 711500: system.cpu.rename: [tid:0]: Processing instruction [sn:140] with PC (0x14508=>0x1450c).(0=>1).
 711500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1536 (flattened 0), got phys reg 347
 711500: system.cpu.rename: [tid:0]: Register 347 is not ready.
 711500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 711500: system.cpu.rename: [tid:0]: Register 325 is ready.
 711500: global: [sn:140] has 1 ready out of 3 sources. RTI 0)
 711500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 711500: system.cpu.rename: [tid:0]: Register 325 is ready.
 711500: global: [sn:140] has 2 ready out of 3 sources. RTI 0)
 711500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 711500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 0
 711500: system.cpu.rename: [tid:0]: Processing instruction [sn:141] with PC (0x1450c=>0x14510).(0=>1).
 711500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 109
 711500: system.cpu.rename: [tid:0]: Register 109 is not ready.
 711500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 711500: system.cpu.rename: [tid:0]: Register 960 is ready.
 711500: global: [sn:141] has 1 ready out of 5 sources. RTI 0)
 711500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 711500: system.cpu.rename: [tid:0]: Register 325 is ready.
 711500: global: [sn:141] has 2 ready out of 5 sources. RTI 0)
 711500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 711500: system.cpu.rename: [tid:0]: Register 325 is ready.
 711500: global: [sn:141] has 3 ready out of 5 sources. RTI 0)
 711500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 711500: system.cpu.rename: [tid:0]: Register 325 is ready.
 711500: global: [sn:141] has 4 ready out of 5 sources. RTI 0)
 711500: global: Renamed reg 3 to physical reg 112 old mapping was 110
 711500: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 112.
 711500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=11), [sn:141].
 711500: system.cpu.rename: Activity this cycle.
 711500: system.cpu.iew: Issue: Processing [tid:0]
 711500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 711500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14500=>0x14504).(0=>1) [sn:137] [tid:0] to IQ.
 711500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:137]
 711500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 711500: system.cpu.iew.lsq.thread0: Inserting load PC (0x14500=>0x14504).(0=>1), idx:2 [sn:137]
 711500: system.cpu.iq: Adding instruction [sn:137] PC (0x14500=>0x14504).(0=>1) to the IQ.
 711500: memdepentry: Memory dependency entry created.  memdep_count=2 (0x14500=>0x14504).(0=>1)
 711500: global: Inst 0x14500 with index 320 had no SSID
 711500: system.cpu.memDep0: No dependency for inst PC (0x14500=>0x14504).(0=>1) [sn:137].
 711500: system.cpu.memDep0: Adding instruction [sn:137] to the ready list.
 711500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14500=>0x14504).(0=>1) opclass:32 [sn:137].
 711500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14500=>0x14504).(1=>2) [sn:138] [tid:0] to IQ.
 711500: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:138]
 711500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14504=>0x14508).(0=>1) [sn:139] [tid:0] to IQ.
 711500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:139]
 711500: system.cpu.iq: Adding instruction [sn:139] PC (0x14504=>0x14508).(0=>1) to the IQ.
 711500: system.cpu.iq: Instruction PC (0x14504=>0x14508).(0=>1) has src reg 110 that is being added to the dependency chain.
 711500: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:136]
 711500: system.cpu.iew: IXU: Instruction is ready to issue in 2th buffer. [sn:134]
 711500: system.cpu.iew: IXU: Instruction is executed in 2th stage.  [sn:134]
 711500: global: RegFile: Access to cc register 325, has data 0
 711500: global: RegFile: Access to cc register 325, has data 0
 711500: global: RegFile: Access to cc register 325, has data 0
 711500: global: RegFile: Access to int register 108, has data 0xe
 711500: global: RegFile: Setting cc register 344 to 0x2
 711500: global: RegFile: Setting cc register 345 to 0
 711500: global: RegFile: Setting cc register 346 to 0
 711500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 711500: system.cpu.iq: Waking dependents of completed instruction.
 711500: system.cpu.iq: Waking any dependents on register 344.
 711500: system.cpu.iq: Waking up a dependent instruction, [sn:135] PC (0x1446c=>0x14470).(0=>1).
 711500: global: [sn:135] has 6 ready out of 7 sources. RTI 0)
 711500: system.cpu.iq: Waking any dependents on register 345.
 711500: system.cpu.iq: Waking any dependents on register 346.
 711500: system.cpu.iq: Waking up a dependent instruction, [sn:135] PC (0x1446c=>0x14470).(0=>1).
 711500: global: [sn:135] has 7 ready out of 7 sources. RTI 0)
 711500: system.cpu.iq: Checking if memory instruction can issue.
 711500: system.cpu.memDep0: Marking registers as ready for instruction PC (0x1446c=>0x14470).(0=>1) [sn:135].
 711500: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
 711500: system.cpu.memDep0: Adding instruction [sn:135] to the ready list.
 711500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1446c=>0x14470).(0=>1) opclass:32 [sn:135].
 711500: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:136]
 711500: global: RegFile: Access to cc register 325, has data 0
 711500: global: RegFile: Access to cc register 325, has data 0
 711500: global: RegFile: Access to cc register 325, has data 0
 711500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1, wbActual:1
 711500: system.cpu.iq: Waking dependents of completed instruction.
 711500: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:138]
 711500: system.cpu.iew: Sending instructions to commit, [sn:134] PC (0x14468=>0x1446c).(0=>1).
 711500: system.cpu.iew: Setting Destination Register 344
 711500: system.cpu.scoreboard: Setting reg 344 as ready
 711500: system.cpu.iew: Setting Destination Register 345
 711500: system.cpu.scoreboard: Setting reg 345 as ready
 711500: system.cpu.iew: Setting Destination Register 346
 711500: system.cpu.scoreboard: Setting reg 346 as ready
 711500: system.cpu.iew: Sending instructions to commit, [sn:136] PC (0x14470=>0x14500).(0=>1).
 711500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 711500: system.cpu.iq: Thread 0: Issuing instruction PC (0x1446c=>0x14470).(0=>1) [sn:135]
 711500: system.cpu.memDep0: Issuing instruction PC 0x1446c [sn:135].
 711500: system.cpu.iew: Processing [tid:0]
 711500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 711500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 711500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 711500: system.cpu.iew: IQ has 32 free entries (Can schedule: 1).  LQ has 14 free entries. SQ has 16 free entries.
 711500: system.cpu.iew: IEW switching to active
 711500: system.cpu.iew: Activating stage.
 711500: system.cpu: Activity: 12
 711500: system.cpu.commit: Getting instructions from Rename stage.
 711500: system.cpu.commit: Inserting PC (0x14500=>0x14504).(0=>1) [sn:137] [tid:0] into ROB.
 711500: system.cpu.rob: Adding inst PC (0x14500=>0x14504).(0=>1) to the ROB.
 711500: system.cpu.rob: [tid:0] Now has 5 instructions.
 711500: system.cpu.commit: Inserting PC (0x14500=>0x14504).(1=>2) [sn:138] [tid:0] into ROB.
 711500: system.cpu.rob: Adding inst PC (0x14500=>0x14504).(1=>2) to the ROB.
 711500: system.cpu.rob: [tid:0] Now has 6 instructions.
 711500: system.cpu.commit: Inserting PC (0x14504=>0x14508).(0=>1) [sn:139] [tid:0] into ROB.
 711500: system.cpu.rob: Adding inst PC (0x14504=>0x14508).(0=>1) to the ROB.
 711500: system.cpu.rob: [tid:0] Now has 7 instructions.
 711500: system.cpu.commit: Trying to commit instructions in the ROB.
 711500: system.cpu.commit: [tid:0]: Marking PC (0x14464=>0x14468).(0=>1), [sn:133] ready within ROB.
 711500: system.cpu.commit: [tid:0]: Instruction [sn:133] PC (0x14464=>0x14468).(0=>1) is head of ROB and ready to commit
 711500: system.cpu.commit: [tid:0]: ROB has 7 insts & 33 free entries.
 711500: system.cpu.commit: Activity This Cycle.
 711500: system.cpu.commit: Activating stage.
 711500: system.cpu: Activity: 13
 711500: system.cpu: Activity: 12
 711500: system.cpu: Scheduling next tick!
 712000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 712000: system.cpu.fetch: Running stage.
 712000: system.cpu.fetch: Attempting to fetch from [tid:0]
 712000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 712000: global: DynInst: [sn:153] Instruction created. Instcount for system.cpu = 39
 712000: system.cpu.fetch: [tid:0]: Instruction PC 0x1453c (0) created [sn:153].
 712000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #336]
 712000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 712000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14540=>0x14544).(0=>1).
 712000: system.cpu.fetch: [tid:0] Fetching cache line 0x14540 for addr 0x14540
 712000: system.cpu: CPU already running.
 712000: system.cpu.fetch: Fetch: Doing instruction read.
 712000: system.cpu.fetch: [tid:0]: Doing Icache access.
 712000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 712000: system.cpu.fetch: Deactivating stage.
 712000: system.cpu: Activity: 11
 712000: system.cpu.fetch: [tid:0][sn:153]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 712000: system.cpu.fetch: Activity this cycle.
 712000: system.cpu: Activity: 12
 712000: system.cpu.decode: Processing [tid:0]
 712000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 712000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 712000: system.cpu.decode: [tid:0]: Processing instruction [sn:146] with PC (0x14520=>0x14524).(0=>1)
 712000: system.cpu.decode: [tid:0]: Processing instruction [sn:147] with PC (0x14524=>0x14528).(0=>1)
 712000: system.cpu.decode: [tid:0]: Processing instruction [sn:148] with PC (0x14528=>0x1452c).(0=>1)
 712000: system.cpu.decode: Activity this cycle.
 712000: system.cpu.rename: Processing [tid:0]
 712000: system.cpu.rename: [tid:0]: Free IQ: 35, Free ROB: 33, Free LQ: 16, Free SQ: 16
 712000: system.cpu.rename: [tid:0]: 5 instructions not yet in ROB
 712000: system.cpu.rename: calcFreeROBEntires: free robEntries: 33, instsInProgress: 5, dispatched Insts: 3
 712000: system.cpu.rename: [tid:0]: 31 rob free
 712000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 35, instsInProgress: 5, dispatched Insts: 3
 712000: system.cpu.rename: [tid:0]: 33 iq free
 712000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 2, loads dispatchedToLQ: 1
 712000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 712000: system.cpu.rename: calcFreeROBEntires: free robEntries: 33, instsInProgress: 5, dispatched Insts: 3
 712000: system.cpu.rename: [tid:0]: 31 rob free
 712000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 35, instsInProgress: 5, dispatched Insts: 3
 712000: system.cpu.rename: [tid:0]: 33 iq free
 712000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 712000: system.cpu.rename: [tid:0]: 5 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 712000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 712000: system.cpu.rename: [tid:0]: Processing instruction [sn:142] with PC (0x14510=>0x14514).(0=>1).
 712000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 712000: system.cpu.rename: [tid:0]: Register 325 is ready.
 712000: global: [sn:142] has 1 ready out of 4 sources. RTI 0)
 712000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 712000: system.cpu.rename: [tid:0]: Register 325 is ready.
 712000: global: [sn:142] has 2 ready out of 4 sources. RTI 0)
 712000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 712000: system.cpu.rename: [tid:0]: Register 325 is ready.
 712000: global: [sn:142] has 3 ready out of 4 sources. RTI 0)
 712000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2 (flattened 2), got phys reg 80
 712000: system.cpu.rename: [tid:0]: Register 80 is ready.
 712000: global: [sn:142] has 4 ready out of 4 sources. RTI 0)
 712000: global: Renamed reg 0 to physical reg 350 old mapping was 347
 712000: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 350.
 712000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=12), [sn:142].
 712000: global: Renamed reg 2 to physical reg 351 old mapping was 348
 712000: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 351.
 712000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=13), [sn:142].
 712000: global: Renamed reg 1 to physical reg 352 old mapping was 349
 712000: system.cpu.rename: [tid:0]: Renaming arch reg 1 to physical reg 352.
 712000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=14), [sn:142].
 712000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 712000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 2, loads dispatchedToLQ: 1
 712000: system.cpu.rename: [tid:0]: Processing instruction [sn:143] with PC (0x14514=>0x14518).(0=>1).
 712000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 109
 712000: system.cpu.rename: [tid:0]: Register 109 is not ready.
 712000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 712000: system.cpu.rename: [tid:0]: Register 960 is ready.
 712000: global: [sn:143] has 1 ready out of 5 sources. RTI 0)
 712000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 712000: system.cpu.rename: [tid:0]: Register 325 is ready.
 712000: global: [sn:143] has 2 ready out of 5 sources. RTI 0)
 712000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 712000: system.cpu.rename: [tid:0]: Register 325 is ready.
 712000: global: [sn:143] has 3 ready out of 5 sources. RTI 0)
 712000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 712000: system.cpu.rename: [tid:0]: Register 325 is ready.
 712000: global: [sn:143] has 4 ready out of 5 sources. RTI 0)
 712000: global: Renamed reg 2 to physical reg 113 old mapping was 80
 712000: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 113.
 712000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=15), [sn:143].
 712000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 712000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 16, storesInProgress: 0, stores dispatchedToSQ: 0
 712000: system.cpu.rename: [tid:0]: Processing instruction [sn:144] with PC (0x14518=>0x1451c).(0=>1).
 712000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 112
 712000: system.cpu.rename: [tid:0]: Register 112 is not ready.
 712000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 712000: system.cpu.rename: [tid:0]: Register 960 is ready.
 712000: global: [sn:144] has 1 ready out of 6 sources. RTI 0)
 712000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 712000: system.cpu.rename: [tid:0]: Register 325 is ready.
 712000: global: [sn:144] has 2 ready out of 6 sources. RTI 0)
 712000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 712000: system.cpu.rename: [tid:0]: Register 325 is ready.
 712000: global: [sn:144] has 3 ready out of 6 sources. RTI 0)
 712000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 712000: system.cpu.rename: [tid:0]: Register 325 is ready.
 712000: global: [sn:144] has 4 ready out of 6 sources. RTI 0)
 712000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 5 (flattened 5), got phys reg 81
 712000: system.cpu.rename: [tid:0]: Register 81 is ready.
 712000: global: [sn:144] has 5 ready out of 6 sources. RTI 0)
 712000: system.cpu.rename: Activity this cycle.
 712000: system.cpu.iew: Issue: Processing [tid:0]
 712000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 712000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14508=>0x1450c).(0=>1) [sn:140] [tid:0] to IQ.
 712000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:140]
 712000: system.cpu.iq: Adding instruction [sn:140] PC (0x14508=>0x1450c).(0=>1) to the IQ.
 712000: system.cpu.iq: Instruction PC (0x14508=>0x1450c).(0=>1) has src reg 347 that is being added to the dependency chain.
 712000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1450c=>0x14510).(0=>1) [sn:141] [tid:0] to IQ.
 712000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:141]
 712000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 712000: system.cpu.iew.lsq.thread0: Inserting load PC (0x1450c=>0x14510).(0=>1), idx:3 [sn:141]
 712000: system.cpu.iq: Adding instruction [sn:141] PC (0x1450c=>0x14510).(0=>1) to the IQ.
 712000: system.cpu.iq: Instruction PC (0x1450c=>0x14510).(0=>1) has src reg 109 that is being added to the dependency chain.
 712000: memdepentry: Memory dependency entry created.  memdep_count=3 (0x1450c=>0x14510).(0=>1)
 712000: global: Inst 0x1450c with index 323 had no SSID
 712000: system.cpu.memDep0: No dependency for inst PC (0x1450c=>0x14510).(0=>1) [sn:141].
 712000: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:138]
 712000: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:138]
 712000: global: RegFile: Access to cc register 325, has data 0
 712000: global: RegFile: Access to cc register 325, has data 0
 712000: global: RegFile: Access to cc register 325, has data 0
 712000: global: RegFile: Access to int register 107, has data 0xbefffed0
 712000: global: RegFile: Setting int register 111 to 0xbefffed8
 712000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 712000: system.cpu.iq: Waking dependents of completed instruction.
 712000: system.cpu.iq: Waking any dependents on register 111.
 712000: system.cpu.iew: Sending instructions to commit, [sn:138] PC (0x14500=>0x14504).(1=>2).
 712000: system.cpu.iew: Setting Destination Register 111
 712000: system.cpu.scoreboard: Setting reg 111 as ready
 712000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 712000: system.cpu.iq: Thread 0: Issuing instruction PC (0x14500=>0x14504).(0=>1) [sn:137]
 712000: system.cpu.memDep0: Issuing instruction PC 0x14500 [sn:137].
 712000: system.cpu.iew: Processing [tid:0]
 712000: system.cpu.iew: [tid:0], Dispatch dispatched 2 instructions.
 712000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 712000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 712000: system.cpu.iew: IQ has 30 free entries (Can schedule: 0).  LQ has 13 free entries. SQ has 16 free entries.
 712000: system.cpu.iew: IEW switching to idle
 712000: system.cpu.iew: Deactivating stage.
 712000: system.cpu: Activity: 11
 712000: system.cpu.commit: Getting instructions from Rename stage.
 712000: system.cpu.commit: Inserting PC (0x14508=>0x1450c).(0=>1) [sn:140] [tid:0] into ROB.
 712000: system.cpu.rob: Adding inst PC (0x14508=>0x1450c).(0=>1) to the ROB.
 712000: system.cpu.rob: [tid:0] Now has 8 instructions.
 712000: system.cpu.commit: Inserting PC (0x1450c=>0x14510).(0=>1) [sn:141] [tid:0] into ROB.
 712000: system.cpu.rob: Adding inst PC (0x1450c=>0x14510).(0=>1) to the ROB.
 712000: system.cpu.rob: [tid:0] Now has 9 instructions.
 712000: system.cpu.commit: Trying to commit instructions in the ROB.
 712000: system.cpu.commit: Trying to commit head instruction, [sn:133] [tid:0]
 712000: system.cpu.commit: Committing instruction with [sn:133] PC (0x14464=>0x14468).(0=>1)
 712000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14464=>0x14468).(0=>1), [sn:133]
 712000: system.cpu: Removing committed instruction [tid:0] PC (0x14464=>0x14468).(0=>1) [sn:133]
 712000: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:133]
 712000: system.cpu.commit: [tid:0]: Marking PC (0x14468=>0x1446c).(0=>1), [sn:134] ready within ROB.
 712000: system.cpu.commit: [tid:0]: Marking PC (0x14470=>0x14500).(0=>1), [sn:136] ready within ROB.
 712000: system.cpu.commit: [tid:0]: Instruction [sn:134] PC (0x14468=>0x1446c).(0=>1) is head of ROB and ready to commit
 712000: system.cpu.commit: [tid:0]: ROB has 8 insts & 32 free entries.
 712000: system.cpu.commit: Activity This Cycle.
 712000: system.cpu: Removing instruction, [tid:0] [sn:133] PC (0x14464=>0x14468).(0=>1)
 712000: system.cpu: Scheduling next tick!
 712000: system.cpu.iq: Processing FU completion [sn:135]
 712000: system.cpu: CPU already running.
 712500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 712500: system.cpu.fetch: Running stage.
 712500: system.cpu.fetch: There are no more threads available to fetch from.
 712500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 712500: system.cpu.decode: Processing [tid:0]
 712500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 712500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 712500: system.cpu.decode: [tid:0]: Processing instruction [sn:149] with PC (0x1452c=>0x14530).(0=>1)
 712500: system.cpu.decode: Activity this cycle.
 712500: system.cpu: Activity: 12
 712500: system.cpu.rename: Processing [tid:0]
 712500: system.cpu.rename: [tid:0]: Free IQ: 35, Free ROB: 32, Free LQ: 16, Free SQ: 16
 712500: system.cpu.rename: [tid:0]: 5 instructions not yet in ROB
 712500: system.cpu.rename: calcFreeROBEntires: free robEntries: 32, instsInProgress: 5, dispatched Insts: 2
 712500: system.cpu.rename: [tid:0]: 29 rob free
 712500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 35, instsInProgress: 5, dispatched Insts: 2
 712500: system.cpu.rename: [tid:0]: 32 iq free
 712500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 2, loads dispatchedToLQ: 1
 712500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 712500: system.cpu.rename: calcFreeROBEntires: free robEntries: 32, instsInProgress: 5, dispatched Insts: 2
 712500: system.cpu.rename: [tid:0]: 29 rob free
 712500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 35, instsInProgress: 5, dispatched Insts: 2
 712500: system.cpu.rename: [tid:0]: 32 iq free
 712500: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
 712500: system.cpu.rename: [tid:0]: 5 insts pipelining from Rename | 2 insts dispatched to IQ last cycle.
 712500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 712500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 2, loads dispatchedToLQ: 1
 712500: system.cpu.rename: [tid:0]: Processing instruction [sn:145] with PC (0x1451c=>0x14520).(0=>1).
 712500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13 (flattened 13), got phys reg 77
 712500: system.cpu.rename: [tid:0]: Register 77 is ready.
 712500: global: [sn:145] has 1 ready out of 5 sources. RTI 0)
 712500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 712500: system.cpu.rename: [tid:0]: Register 960 is ready.
 712500: global: [sn:145] has 2 ready out of 5 sources. RTI 0)
 712500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 712500: system.cpu.rename: [tid:0]: Register 325 is ready.
 712500: global: [sn:145] has 3 ready out of 5 sources. RTI 0)
 712500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 712500: system.cpu.rename: [tid:0]: Register 325 is ready.
 712500: global: [sn:145] has 4 ready out of 5 sources. RTI 0)
 712500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 712500: system.cpu.rename: [tid:0]: Register 325 is ready.
 712500: global: [sn:145] has 5 ready out of 5 sources. RTI 0)
 712500: global: Renamed reg 3 to physical reg 114 old mapping was 112
 712500: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 114.
 712500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=16), [sn:145].
 712500: system.cpu.rename: Activity this cycle.
 712500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=16), until [sn:133].
 712500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 106, [sn:133].
 712500: system.cpu.freelist: Freeing register 106.
 712500: system.cpu.iew: Issue: Processing [tid:0]
 712500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 712500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14510=>0x14514).(0=>1) [sn:142] [tid:0] to IQ.
 712500: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:142]
 712500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14514=>0x14518).(0=>1) [sn:143] [tid:0] to IQ.
 712500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:143]
 712500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 712500: system.cpu.iew.lsq.thread0: Inserting load PC (0x14514=>0x14518).(0=>1), idx:4 [sn:143]
 712500: system.cpu.iq: Adding instruction [sn:143] PC (0x14514=>0x14518).(0=>1) to the IQ.
 712500: system.cpu.iq: Instruction PC (0x14514=>0x14518).(0=>1) has src reg 109 that is being added to the dependency chain.
 712500: memdepentry: Memory dependency entry created.  memdep_count=4 (0x14514=>0x14518).(0=>1)
 712500: global: Inst 0x14514 with index 325 had no SSID
 712500: system.cpu.memDep0: No dependency for inst PC (0x14514=>0x14518).(0=>1) [sn:143].
 712500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14518=>0x1451c).(0=>1) [sn:144] [tid:0] to IQ.
 712500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:144]
 712500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 712500: system.cpu.iew.lsq.thread0: Inserting store PC (0x14518=>0x1451c).(0=>1), idx:9 [sn:144]
 712500: global: DynInst: [sn:28] Instruction destroyed. Instcount for system.cpu = 38
 712500: system.cpu.iq: Adding instruction [sn:144] PC (0x14518=>0x1451c).(0=>1) to the IQ.
 712500: system.cpu.iq: Instruction PC (0x14518=>0x1451c).(0=>1) has src reg 112 that is being added to the dependency chain.
 712500: memdepentry: Memory dependency entry created.  memdep_count=5 (0x14518=>0x1451c).(0=>1)
 712500: global: Inst 0x14518 with index 326 had no SSID
 712500: system.cpu.memDep0: No dependency for inst PC (0x14518=>0x1451c).(0=>1) [sn:144].
 712500: system.cpu.memDep0: Inserting store PC (0x14518=>0x1451c).(0=>1) [sn:144].
 712500: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:142]
 712500: system.cpu.iew: Execute: Executing instructions from IQ.
 712500: system.cpu.iew: Execute: Processing PC (0x1446c=>0x14470).(0=>1), [tid:0] [sn:135].
 712500: system.cpu.iew: Execute: Calculating address for memory reference.
 712500: system.cpu.iew.lsq.thread0: Executing load PC (0x1446c=>0x14470).(0=>1), [sn:135]
 712500: global: RegFile: Access to cc register 344, has data 0x2
 712500: global: RegFile: Access to cc register 346, has data 0
 712500: global: RegFile: Access to cc register 325, has data 0
 712500: global: RegFile: Access to int register 108, has data 0xe
 712500: system.cpu.iew.lsq.thread0: Read called, load idx: 1, store idx: -1, storeHead: 9 addr: 0xc4ac
 712500: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:135] PC (0x1446c=>0x14470).(0=>1)
 712500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 712500: system.cpu.iq: Not able to schedule any instructions.
 712500: system.cpu.iew: Processing [tid:0]
 712500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:133]
 712500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 712500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 712500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 712500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 712500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 712500: system.cpu.iew: IQ has 28 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 15 free entries.
 712500: system.cpu.iew: Activity this cycle.
 712500: system.cpu.commit: Getting instructions from Rename stage.
 712500: system.cpu.commit: Inserting PC (0x14510=>0x14514).(0=>1) [sn:142] [tid:0] into ROB.
 712500: system.cpu.rob: Adding inst PC (0x14510=>0x14514).(0=>1) to the ROB.
 712500: system.cpu.rob: [tid:0] Now has 9 instructions.
 712500: system.cpu.commit: Inserting PC (0x14514=>0x14518).(0=>1) [sn:143] [tid:0] into ROB.
 712500: system.cpu.rob: Adding inst PC (0x14514=>0x14518).(0=>1) to the ROB.
 712500: system.cpu.rob: [tid:0] Now has 10 instructions.
 712500: system.cpu.commit: Inserting PC (0x14518=>0x1451c).(0=>1) [sn:144] [tid:0] into ROB.
 712500: system.cpu.rob: Adding inst PC (0x14518=>0x1451c).(0=>1) to the ROB.
 712500: system.cpu.rob: [tid:0] Now has 11 instructions.
 712500: system.cpu.commit: Trying to commit instructions in the ROB.
 712500: system.cpu.commit: Trying to commit head instruction, [sn:134] [tid:0]
 712500: system.cpu.commit: Committing instruction with [sn:134] PC (0x14468=>0x1446c).(0=>1)
 712500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14468=>0x1446c).(0=>1), [sn:134]
 712500: system.cpu: Removing committed instruction [tid:0] PC (0x14468=>0x1446c).(0=>1) [sn:134]
 712500: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:134]
 712500: system.cpu.commit: [tid:0]: Marking PC (0x14500=>0x14504).(1=>2), [sn:138] ready within ROB.
 712500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:135] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 712500: system.cpu.commit: [tid:0]: ROB has 10 insts & 30 free entries.
 712500: system.cpu.commit: Activity This Cycle.
 712500: system.cpu.commit: Deactivating stage.
 712500: system.cpu: Activity: 11
 712500: system.cpu: Activity: 10
 712500: system.cpu: Removing instruction, [tid:0] [sn:134] PC (0x14468=>0x1446c).(0=>1)
 712500: system.cpu: Scheduling next tick!
 712500: system.cpu.iq: Processing FU completion [sn:137]
 712500: system.cpu: CPU already running.
 713000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 713000: system.cpu.fetch: Running stage.
 713000: system.cpu.fetch: There are no more threads available to fetch from.
 713000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 713000: system.cpu.decode: Processing [tid:0]
 713000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 713000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 713000: system.cpu.decode: [tid:0]: Processing instruction [sn:150] with PC (0x14530=>0x14534).(0=>1)
 713000: system.cpu.decode: [tid:0]: Processing instruction [sn:151] with PC (0x14534=>0x14538).(0=>1)
 713000: system.cpu.decode: [tid:0]: Processing instruction [sn:152] with PC (0x14538=>0x1453c).(0=>1)
 713000: system.cpu.decode: Activity this cycle.
 713000: system.cpu: Activity: 11
 713000: system.cpu.rename: Processing [tid:0]
 713000: system.cpu.rename: [tid:0]: Free IQ: 28, Free ROB: 30, Free LQ: 12, Free SQ: 15
 713000: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 713000: system.cpu.rename: calcFreeROBEntires: free robEntries: 30, instsInProgress: 4, dispatched Insts: 3
 713000: system.cpu.rename: [tid:0]: 29 rob free
 713000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 28, instsInProgress: 4, dispatched Insts: 3
 713000: system.cpu.rename: [tid:0]: 27 iq free
 713000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 2, loads dispatchedToLQ: 1
 713000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 713000: system.cpu.rename: calcFreeROBEntires: free robEntries: 30, instsInProgress: 4, dispatched Insts: 3
 713000: system.cpu.rename: [tid:0]: 29 rob free
 713000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 28, instsInProgress: 4, dispatched Insts: 3
 713000: system.cpu.rename: [tid:0]: 27 iq free
 713000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 713000: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 713000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 713000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 15, storesInProgress: 1, stores dispatchedToSQ: 1
 713000: system.cpu.rename: [tid:0]: Processing instruction [sn:146] with PC (0x14520=>0x14524).(0=>1).
 713000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 4 (flattened 4), got phys reg 79
 713000: system.cpu.rename: [tid:0]: Register 79 is ready.
 713000: global: [sn:146] has 1 ready out of 6 sources. RTI 0)
 713000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 713000: system.cpu.rename: [tid:0]: Register 960 is ready.
 713000: global: [sn:146] has 2 ready out of 6 sources. RTI 0)
 713000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 713000: system.cpu.rename: [tid:0]: Register 325 is ready.
 713000: global: [sn:146] has 3 ready out of 6 sources. RTI 0)
 713000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 713000: system.cpu.rename: [tid:0]: Register 325 is ready.
 713000: global: [sn:146] has 4 ready out of 6 sources. RTI 0)
 713000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 713000: system.cpu.rename: [tid:0]: Register 325 is ready.
 713000: global: [sn:146] has 5 ready out of 6 sources. RTI 0)
 713000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 6 (flattened 6), got phys reg 105
 713000: system.cpu.rename: [tid:0]: Register 105 is ready.
 713000: global: [sn:146] has 6 ready out of 6 sources. RTI 0)
 713000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 713000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 15, storesInProgress: 2, stores dispatchedToSQ: 1
 713000: system.cpu.rename: [tid:0]: Processing instruction [sn:147] with PC (0x14524=>0x14528).(0=>1).
 713000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2 (flattened 2), got phys reg 113
 713000: system.cpu.rename: [tid:0]: Register 113 is not ready.
 713000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 713000: system.cpu.rename: [tid:0]: Register 960 is ready.
 713000: global: [sn:147] has 1 ready out of 6 sources. RTI 0)
 713000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 713000: system.cpu.rename: [tid:0]: Register 325 is ready.
 713000: global: [sn:147] has 2 ready out of 6 sources. RTI 0)
 713000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 713000: system.cpu.rename: [tid:0]: Register 325 is ready.
 713000: global: [sn:147] has 3 ready out of 6 sources. RTI 0)
 713000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 713000: system.cpu.rename: [tid:0]: Register 325 is ready.
 713000: global: [sn:147] has 4 ready out of 6 sources. RTI 0)
 713000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 114
 713000: system.cpu.rename: [tid:0]: Register 114 is not ready.
 713000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 713000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 2, loads dispatchedToLQ: 1
 713000: system.cpu.rename: [tid:0]: Processing instruction [sn:148] with PC (0x14528=>0x1452c).(0=>1).
 713000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 109
 713000: system.cpu.rename: [tid:0]: Register 109 is not ready.
 713000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 713000: system.cpu.rename: [tid:0]: Register 960 is ready.
 713000: global: [sn:148] has 1 ready out of 5 sources. RTI 0)
 713000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 713000: system.cpu.rename: [tid:0]: Register 325 is ready.
 713000: global: [sn:148] has 2 ready out of 5 sources. RTI 0)
 713000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 713000: system.cpu.rename: [tid:0]: Register 325 is ready.
 713000: global: [sn:148] has 3 ready out of 5 sources. RTI 0)
 713000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 713000: system.cpu.rename: [tid:0]: Register 325 is ready.
 713000: global: [sn:148] has 4 ready out of 5 sources. RTI 0)
 713000: global: Renamed reg 2 to physical reg 115 old mapping was 113
 713000: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 115.
 713000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=16), [sn:148].
 713000: system.cpu.rename: Activity this cycle.
 713000: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=16), until [sn:134].
 713000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 341, [sn:134].
 713000: system.cpu.freelist: Freeing register 341.
 713000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 342, [sn:134].
 713000: system.cpu.freelist: Freeing register 342.
 713000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 343, [sn:134].
 713000: system.cpu.freelist: Freeing register 343.
 713000: system.cpu.iew: Issue: Processing [tid:0]
 713000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 713000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1451c=>0x14520).(0=>1) [sn:145] [tid:0] to IQ.
 713000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:145]
 713000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 713000: system.cpu.iew.lsq.thread0: Inserting load PC (0x1451c=>0x14520).(0=>1), idx:5 [sn:145]
 713000: system.cpu.iq: Adding instruction [sn:145] PC (0x1451c=>0x14520).(0=>1) to the IQ.
 713000: memdepentry: Memory dependency entry created.  memdep_count=6 (0x1451c=>0x14520).(0=>1)
 713000: global: Inst 0x1451c with index 327 had no SSID
 713000: system.cpu.memDep0: No dependency for inst PC (0x1451c=>0x14520).(0=>1) [sn:145].
 713000: system.cpu.memDep0: Adding instruction [sn:145] to the ready list.
 713000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1451c=>0x14520).(0=>1) opclass:32 [sn:145].
 713000: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:142]
 713000: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:142]
 713000: global: RegFile: Access to cc register 325, has data 0
 713000: global: RegFile: Access to cc register 325, has data 0
 713000: global: RegFile: Access to cc register 325, has data 0
 713000: global: RegFile: Access to int register 80, has data 0
 713000: global: RegFile: Setting cc register 350 to 0x2
 713000: global: RegFile: Setting cc register 351 to 0
 713000: global: RegFile: Setting cc register 352 to 0
 713000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 713000: system.cpu.iq: Waking dependents of completed instruction.
 713000: system.cpu.iq: Waking any dependents on register 350.
 713000: system.cpu.iq: Waking any dependents on register 351.
 713000: system.cpu.iq: Waking any dependents on register 352.
 713000: system.cpu.iew: Execute: Executing instructions from IQ.
 713000: system.cpu.iew: Execute: Processing PC (0x14500=>0x14504).(0=>1), [tid:0] [sn:137].
 713000: system.cpu.iew: Execute: Calculating address for memory reference.
 713000: system.cpu.iew.lsq.thread0: Executing load PC (0x14500=>0x14504).(0=>1), [sn:137]
 713000: global: RegFile: Access to int register 107, has data 0xbefffed0
 713000: global: RegFile: Access to cc register 325, has data 0
 713000: global: RegFile: Access to cc register 325, has data 0
 713000: global: RegFile: Access to cc register 325, has data 0
 713000: system.cpu.iew.lsq.thread0: Read called, load idx: 2, store idx: -1, storeHead: 9 addr: 0x77ed0
 713000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:137] PC (0x14500=>0x14504).(0=>1)
 713000: system.cpu.iew: Sending instructions to commit, [sn:142] PC (0x14510=>0x14514).(0=>1).
 713000: system.cpu.iew: Setting Destination Register 350
 713000: system.cpu.scoreboard: Setting reg 350 as ready
 713000: system.cpu.iew: Setting Destination Register 351
 713000: system.cpu.scoreboard: Setting reg 351 as ready
 713000: system.cpu.iew: Setting Destination Register 352
 713000: system.cpu.scoreboard: Setting reg 352 as ready
 713000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 713000: system.cpu.iq: Thread 0: Issuing instruction PC (0x1451c=>0x14520).(0=>1) [sn:145]
 713000: system.cpu.memDep0: Issuing instruction PC 0x1451c [sn:145].
 713000: system.cpu.iew: Processing [tid:0]
 713000: system.cpu.iq: [tid:0]: Committing instructions older than [sn:134]
 713000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 5
 713000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 713000: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 713000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 713000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 5
 713000: system.cpu.iew: IQ has 27 free entries (Can schedule: 0).  LQ has 11 free entries. SQ has 15 free entries.
 713000: system.cpu.iew: Activity this cycle.
 713000: system.cpu.commit: Getting instructions from Rename stage.
 713000: system.cpu.commit: Inserting PC (0x1451c=>0x14520).(0=>1) [sn:145] [tid:0] into ROB.
 713000: system.cpu.rob: Adding inst PC (0x1451c=>0x14520).(0=>1) to the ROB.
 713000: system.cpu.rob: [tid:0] Now has 11 instructions.
 713000: system.cpu.commit: Trying to commit instructions in the ROB.
 713000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:135] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 713000: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 713000: system.cpu.commit: Activity This Cycle.
 713000: system.cpu: Activity: 10
 713000: system.cpu: Scheduling next tick!
 713500: system.cpu.iew.lsq.thread0: Writeback event [sn:135].
 713500: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:135].
 713500: system.cpu: CPU already running.
 713500: global: RegFile: Access to cc register 344, has data 0x2
 713500: global: RegFile: Access to cc register 346, has data 0
 713500: global: RegFile: Access to cc register 325, has data 0
 713500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 713500: system.cpu.iew: Activity this cycle.
 713500: system.cpu: Activity: 11
 713500: system.cpu.iew: Execute: Branch mispredict detected.
 713500: system.cpu.iew: Predicted target was PC:0x14470, NPC:0x14474.
 713500: system.cpu.iew: Execute: Redirecting fetch to PC: 0x145a0, NPC: 0x145a0.
 713500: system.cpu.iew: [tid:0]: Squashing from a specific instruction, PC: (0x1446c=>0x145a0).(0=>1) [sn:135].
 713500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 713500: system.cpu.fetch: Running stage.
 713500: system.cpu.fetch: There are no more threads available to fetch from.
 713500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 713500: system.cpu.decode: Processing [tid:0]
 713500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 713500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 713500: system.cpu.decode: [tid:0]: Processing instruction [sn:153] with PC (0x1453c=>0x14540).(0=>1)
 713500: system.cpu.decode: Activity this cycle.
 713500: system.cpu.rename: Processing [tid:0]
 713500: system.cpu.rename: [tid:0]: Free IQ: 27, Free ROB: 29, Free LQ: 11, Free SQ: 15
 713500: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 713500: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 4, dispatched Insts: 1
 713500: system.cpu.rename: [tid:0]: 26 rob free
 713500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 27, instsInProgress: 4, dispatched Insts: 1
 713500: system.cpu.rename: [tid:0]: 24 iq free
 713500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 11, loadsInProgress: 2, loads dispatchedToLQ: 1
 713500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 713500: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 4, dispatched Insts: 1
 713500: system.cpu.rename: [tid:0]: 26 rob free
 713500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 27, instsInProgress: 4, dispatched Insts: 1
 713500: system.cpu.rename: [tid:0]: 24 iq free
 713500: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
 713500: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 1 insts dispatched to IQ last cycle.
 713500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 713500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 11, loadsInProgress: 2, loads dispatchedToLQ: 1
 713500: system.cpu.rename: [tid:0]: Processing instruction [sn:149] with PC (0x1452c=>0x14530).(0=>1).
 713500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 109
 713500: system.cpu.rename: [tid:0]: Register 109 is not ready.
 713500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 713500: system.cpu.rename: [tid:0]: Register 960 is ready.
 713500: global: [sn:149] has 1 ready out of 5 sources. RTI 0)
 713500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 713500: system.cpu.rename: [tid:0]: Register 325 is ready.
 713500: global: [sn:149] has 2 ready out of 5 sources. RTI 0)
 713500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 713500: system.cpu.rename: [tid:0]: Register 325 is ready.
 713500: global: [sn:149] has 3 ready out of 5 sources. RTI 0)
 713500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 713500: system.cpu.rename: [tid:0]: Register 325 is ready.
 713500: global: [sn:149] has 4 ready out of 5 sources. RTI 0)
 713500: global: Renamed reg 3 to physical reg 116 old mapping was 114
 713500: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 116.
 713500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=14), [sn:149].
 713500: system.cpu.rename: Activity this cycle.
 713500: system.cpu.iew: Issue: Processing [tid:0]
 713500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 713500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14520=>0x14524).(0=>1) [sn:146] [tid:0] to IQ.
 713500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:146]
 713500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 713500: system.cpu.iew.lsq.thread0: Inserting store PC (0x14520=>0x14524).(0=>1), idx:10 [sn:146]
 713500: global: DynInst: [sn:29] Instruction destroyed. Instcount for system.cpu = 37
 713500: system.cpu.iq: Adding instruction [sn:146] PC (0x14520=>0x14524).(0=>1) to the IQ.
 713500: memdepentry: Memory dependency entry created.  memdep_count=7 (0x14520=>0x14524).(0=>1)
 713500: global: Inst 0x14520 with index 328 had no SSID
 713500: system.cpu.memDep0: No dependency for inst PC (0x14520=>0x14524).(0=>1) [sn:146].
 713500: system.cpu.memDep0: Adding instruction [sn:146] to the ready list.
 713500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14520=>0x14524).(0=>1) opclass:33 [sn:146].
 713500: system.cpu.memDep0: Inserting store PC (0x14520=>0x14524).(0=>1) [sn:146].
 713500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14524=>0x14528).(0=>1) [sn:147] [tid:0] to IQ.
 713500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:147]
 713500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 713500: system.cpu.iew.lsq.thread0: Inserting store PC (0x14524=>0x14528).(0=>1), idx:11 [sn:147]
 713500: global: DynInst: [sn:30] Instruction destroyed. Instcount for system.cpu = 36
 713500: system.cpu.iq: Adding instruction [sn:147] PC (0x14524=>0x14528).(0=>1) to the IQ.
 713500: system.cpu.iq: Instruction PC (0x14524=>0x14528).(0=>1) has src reg 113 that is being added to the dependency chain.
 713500: system.cpu.iq: Instruction PC (0x14524=>0x14528).(0=>1) has src reg 114 that is being added to the dependency chain.
 713500: memdepentry: Memory dependency entry created.  memdep_count=8 (0x14524=>0x14528).(0=>1)
 713500: global: Inst 0x14524 with index 329 had no SSID
 713500: system.cpu.memDep0: No dependency for inst PC (0x14524=>0x14528).(0=>1) [sn:147].
 713500: system.cpu.memDep0: Inserting store PC (0x14524=>0x14528).(0=>1) [sn:147].
 713500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14528=>0x1452c).(0=>1) [sn:148] [tid:0] to IQ.
 713500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:148]
 713500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 713500: system.cpu.iew.lsq.thread0: Inserting load PC (0x14528=>0x1452c).(0=>1), idx:6 [sn:148]
 713500: system.cpu.iq: Adding instruction [sn:148] PC (0x14528=>0x1452c).(0=>1) to the IQ.
 713500: system.cpu.iq: Instruction PC (0x14528=>0x1452c).(0=>1) has src reg 109 that is being added to the dependency chain.
 713500: memdepentry: Memory dependency entry created.  memdep_count=9 (0x14528=>0x1452c).(0=>1)
 713500: global: Inst 0x14528 with index 330 had no SSID
 713500: system.cpu.memDep0: No dependency for inst PC (0x14528=>0x1452c).(0=>1) [sn:148].
 713500: system.cpu.iew: Sending instructions to commit, [sn:135] PC (0x1446c=>0x145a0).(0=>1).
 713500: system.cpu.iew: Setting Destination Register 109
 713500: system.cpu.scoreboard: Setting reg 109 as ready
 713500: system.cpu.iq: Waking dependents of completed instruction.
 713500: system.cpu.iq: Completing mem instruction PC: (0x1446c=>0x145a0).(0=>1) [sn:135]
 713500: system.cpu.memDep0: Completed mem instruction PC (0x1446c=>0x145a0).(0=>1) [sn:135].
 713500: memdepentry: Memory dependency entry deleted.  memdep_count=8 (0x1446c=>0x145a0).(0=>1)
 713500: system.cpu.iq: Waking any dependents on register 109.
 713500: system.cpu.iq: Waking up a dependent instruction, [sn:148] PC (0x14528=>0x1452c).(0=>1).
 713500: global: [sn:148] has 5 ready out of 5 sources. RTI 0)
 713500: system.cpu.iq: Checking if memory instruction can issue.
 713500: system.cpu.memDep0: Marking registers as ready for instruction PC (0x14528=>0x1452c).(0=>1) [sn:148].
 713500: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
 713500: system.cpu.memDep0: Adding instruction [sn:148] to the ready list.
 713500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14528=>0x1452c).(0=>1) opclass:32 [sn:148].
 713500: system.cpu.iq: Waking up a dependent instruction, [sn:143] PC (0x14514=>0x14518).(0=>1).
 713500: global: [sn:143] has 5 ready out of 5 sources. RTI 0)
 713500: system.cpu.iq: Checking if memory instruction can issue.
 713500: system.cpu.memDep0: Marking registers as ready for instruction PC (0x14514=>0x14518).(0=>1) [sn:143].
 713500: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
 713500: system.cpu.memDep0: Adding instruction [sn:143] to the ready list.
 713500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14514=>0x14518).(0=>1) opclass:32 [sn:143].
 713500: system.cpu.iq: Waking up a dependent instruction, [sn:141] PC (0x1450c=>0x14510).(0=>1).
 713500: global: [sn:141] has 5 ready out of 5 sources. RTI 0)
 713500: system.cpu.iq: Checking if memory instruction can issue.
 713500: system.cpu.memDep0: Marking registers as ready for instruction PC (0x1450c=>0x14510).(0=>1) [sn:141].
 713500: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
 713500: system.cpu.memDep0: Adding instruction [sn:141] to the ready list.
 713500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1450c=>0x14510).(0=>1) opclass:32 [sn:141].
 713500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 713500: system.cpu.iq: Thread 0: Issuing instruction PC (0x1450c=>0x14510).(0=>1) [sn:141]
 713500: system.cpu.memDep0: Issuing instruction PC 0x1450c [sn:141].
 713500: system.cpu.iq: Thread 0: Issuing instruction PC (0x14520=>0x14524).(0=>1) [sn:146]
 713500: system.cpu.memDep0: Issuing instruction PC 0x14520 [sn:146].
 713500: system.cpu.iew: Processing [tid:0]
 713500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 6
 713500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 713500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 713500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 713500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 6
 713500: system.cpu.iew: IQ has 25 free entries (Can schedule: 1).  LQ has 10 free entries. SQ has 13 free entries.
 713500: system.cpu.iew: IEW switching to active
 713500: system.cpu.iew: Activating stage.
 713500: system.cpu: Activity: 12
 713500: system.cpu.iew: Activity this cycle.
 713500: system.cpu.commit: Getting instructions from Rename stage.
 713500: system.cpu.commit: Inserting PC (0x14520=>0x14524).(0=>1) [sn:146] [tid:0] into ROB.
 713500: system.cpu.rob: Adding inst PC (0x14520=>0x14524).(0=>1) to the ROB.
 713500: system.cpu.rob: [tid:0] Now has 12 instructions.
 713500: system.cpu.commit: Inserting PC (0x14524=>0x14528).(0=>1) [sn:147] [tid:0] into ROB.
 713500: system.cpu.rob: Adding inst PC (0x14524=>0x14528).(0=>1) to the ROB.
 713500: system.cpu.rob: [tid:0] Now has 13 instructions.
 713500: system.cpu.commit: Inserting PC (0x14528=>0x1452c).(0=>1) [sn:148] [tid:0] into ROB.
 713500: system.cpu.rob: Adding inst PC (0x14528=>0x1452c).(0=>1) to the ROB.
 713500: system.cpu.rob: [tid:0] Now has 14 instructions.
 713500: system.cpu.commit: Trying to commit instructions in the ROB.
 713500: system.cpu.commit: [tid:0]: Marking PC (0x14510=>0x14514).(0=>1), [sn:142] ready within ROB.
 713500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:135] PC (0x1446c=>0x145a0).(0=>1) is head of ROB and not ready
 713500: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
 713500: system.cpu.commit: Activity This Cycle.
 713500: global: DynInst: [sn:133] Instruction destroyed. Instcount for system.cpu = 35
 713500: system.cpu: Activity: 11
 713500: system.cpu: Scheduling next tick!
 713500: system.cpu.iq: Processing FU completion [sn:145]
 713500: system.cpu: CPU already running.
 714000: system.cpu.iew.lsq.thread0: Writeback event [sn:137].
 714000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:137].
 714000: system.cpu: CPU already running.
 714000: global: RegFile: Access to cc register 325, has data 0
 714000: global: RegFile: Access to cc register 325, has data 0
 714000: global: RegFile: Access to cc register 325, has data 0
 714000: global: RegFile: Setting int register 110 to 0x17
 714000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 714000: system.cpu.iew: Activity this cycle.
 714000: system.cpu: Activity: 12
 714000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 714000: system.cpu.fetch: Running stage.
 714000: system.cpu.fetch: There are no more threads available to fetch from.
 714000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 714000: system.cpu.decode: Processing [tid:0]
 714000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 714000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 714000: system.cpu.rename: Processing [tid:0]
 714000: system.cpu.rename: [tid:0]: Free IQ: 25, Free ROB: 26, Free LQ: 10, Free SQ: 13
 714000: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 714000: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 4, dispatched Insts: 3
 714000: system.cpu.rename: [tid:0]: 25 rob free
 714000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 25, instsInProgress: 4, dispatched Insts: 3
 714000: system.cpu.rename: [tid:0]: 24 iq free
 714000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 10, loadsInProgress: 2, loads dispatchedToLQ: 1
 714000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 714000: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 4, dispatched Insts: 3
 714000: system.cpu.rename: [tid:0]: 25 rob free
 714000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 25, instsInProgress: 4, dispatched Insts: 3
 714000: system.cpu.rename: [tid:0]: 24 iq free
 714000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 714000: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 714000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 714000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 13, storesInProgress: 2, stores dispatchedToSQ: 2
 714000: system.cpu.rename: [tid:0]: Processing instruction [sn:150] with PC (0x14530=>0x14534).(0=>1).
 714000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2 (flattened 2), got phys reg 115
 714000: system.cpu.rename: [tid:0]: Register 115 is not ready.
 714000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 714000: system.cpu.rename: [tid:0]: Register 960 is ready.
 714000: global: [sn:150] has 1 ready out of 6 sources. RTI 0)
 714000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 714000: system.cpu.rename: [tid:0]: Register 325 is ready.
 714000: global: [sn:150] has 2 ready out of 6 sources. RTI 0)
 714000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 714000: system.cpu.rename: [tid:0]: Register 325 is ready.
 714000: global: [sn:150] has 3 ready out of 6 sources. RTI 0)
 714000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 714000: system.cpu.rename: [tid:0]: Register 325 is ready.
 714000: global: [sn:150] has 4 ready out of 6 sources. RTI 0)
 714000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 11 (flattened 11), got phys reg 88
 714000: system.cpu.rename: [tid:0]: Register 88 is ready.
 714000: global: [sn:150] has 5 ready out of 6 sources. RTI 0)
 714000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 714000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 13, storesInProgress: 3, stores dispatchedToSQ: 2
 714000: system.cpu.rename: [tid:0]: Processing instruction [sn:151] with PC (0x14534=>0x14538).(0=>1).
 714000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 116
 714000: system.cpu.rename: [tid:0]: Register 116 is not ready.
 714000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 714000: system.cpu.rename: [tid:0]: Register 960 is ready.
 714000: global: [sn:151] has 1 ready out of 6 sources. RTI 0)
 714000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 714000: system.cpu.rename: [tid:0]: Register 325 is ready.
 714000: global: [sn:151] has 2 ready out of 6 sources. RTI 0)
 714000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 714000: system.cpu.rename: [tid:0]: Register 325 is ready.
 714000: global: [sn:151] has 3 ready out of 6 sources. RTI 0)
 714000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 714000: system.cpu.rename: [tid:0]: Register 325 is ready.
 714000: global: [sn:151] has 4 ready out of 6 sources. RTI 0)
 714000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 9 (flattened 9), got phys reg 91
 714000: system.cpu.rename: [tid:0]: Register 91 is ready.
 714000: global: [sn:151] has 5 ready out of 6 sources. RTI 0)
 714000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 714000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 10, loadsInProgress: 2, loads dispatchedToLQ: 1
 714000: system.cpu.rename: [tid:0]: Processing instruction [sn:152] with PC (0x14538=>0x1453c).(0=>1).
 714000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 109
 714000: system.cpu.rename: [tid:0]: Register 109 is ready.
 714000: global: [sn:152] has 1 ready out of 5 sources. RTI 0)
 714000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 714000: system.cpu.rename: [tid:0]: Register 960 is ready.
 714000: global: [sn:152] has 2 ready out of 5 sources. RTI 0)
 714000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 714000: system.cpu.rename: [tid:0]: Register 325 is ready.
 714000: global: [sn:152] has 3 ready out of 5 sources. RTI 0)
 714000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 714000: system.cpu.rename: [tid:0]: Register 325 is ready.
 714000: global: [sn:152] has 4 ready out of 5 sources. RTI 0)
 714000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 714000: system.cpu.rename: [tid:0]: Register 325 is ready.
 714000: global: [sn:152] has 5 ready out of 5 sources. RTI 0)
 714000: global: Renamed reg 2 to physical reg 117 old mapping was 115
 714000: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 117.
 714000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=15), [sn:152].
 714000: system.cpu.rename: Activity this cycle.
 714000: system.cpu.iew: Issue: Processing [tid:0]
 714000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 714000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1452c=>0x14530).(0=>1) [sn:149] [tid:0] to IQ.
 714000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:149]
 714000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 714000: system.cpu.iew.lsq.thread0: Inserting load PC (0x1452c=>0x14530).(0=>1), idx:7 [sn:149]
 714000: system.cpu.iq: Adding instruction [sn:149] PC (0x1452c=>0x14530).(0=>1) to the IQ.
 714000: system.cpu.iq: Instruction PC (0x1452c=>0x14530).(0=>1) has src reg 109 that became ready before it reached the IQ.
 714000: global: [sn:149] has 5 ready out of 5 sources. RTI 0)
 714000: memdepentry: Memory dependency entry created.  memdep_count=9 (0x1452c=>0x14530).(0=>1)
 714000: global: Inst 0x1452c with index 331 had no SSID
 714000: system.cpu.memDep0: No dependency for inst PC (0x1452c=>0x14530).(0=>1) [sn:149].
 714000: system.cpu.memDep0: Adding instruction [sn:149] to the ready list.
 714000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1452c=>0x14530).(0=>1) opclass:32 [sn:149].
 714000: system.cpu.iew: Execute: Executing instructions from IQ.
 714000: system.cpu.iew: Execute: Processing PC (0x1451c=>0x14520).(0=>1), [tid:0] [sn:145].
 714000: system.cpu.iew: Execute: Calculating address for memory reference.
 714000: system.cpu.iew.lsq.thread0: Executing load PC (0x1451c=>0x14520).(0=>1), [sn:145]
 714000: global: RegFile: Access to int register 77, has data 0xbefffd38
 714000: global: RegFile: Access to cc register 325, has data 0
 714000: global: RegFile: Access to cc register 325, has data 0
 714000: global: RegFile: Access to cc register 325, has data 0
 714000: system.cpu.iew.lsq.thread0: Read called, load idx: 5, store idx: 10, storeHead: 9 addr: 0x77d3c
 714000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:145] PC (0x1451c=>0x14520).(0=>1)
 714000: system.cpu.iew: Sending instructions to commit, [sn:137] PC (0x14500=>0x14504).(0=>1).
 714000: system.cpu.iew: Setting Destination Register 110
 714000: system.cpu.scoreboard: Setting reg 110 as ready
 714000: system.cpu.iq: Waking dependents of completed instruction.
 714000: system.cpu.iq: Completing mem instruction PC: (0x14500=>0x14504).(0=>1) [sn:137]
 714000: system.cpu.memDep0: Completed mem instruction PC (0x14500=>0x14504).(0=>1) [sn:137].
 714000: memdepentry: Memory dependency entry deleted.  memdep_count=8 (0x14500=>0x14504).(0=>1)
 714000: system.cpu.iq: Waking any dependents on register 110.
 714000: system.cpu.iq: Waking up a dependent instruction, [sn:139] PC (0x14504=>0x14508).(0=>1).
 714000: global: [sn:139] has 4 ready out of 4 sources. RTI 0)
 714000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14504=>0x14508).(0=>1) opclass:1 [sn:139].
 714000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 714000: system.cpu.iq: Thread 0: Issuing instruction PC (0x14504=>0x14508).(0=>1) [sn:139]
 714000: system.cpu.iq: Thread 0: Issuing instruction PC (0x14514=>0x14518).(0=>1) [sn:143]
 714000: system.cpu.memDep0: Issuing instruction PC 0x14514 [sn:143].
 714000: system.cpu.iew: Processing [tid:0]
 714000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 7
 714000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 714000: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 714000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 714000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 7
 714000: system.cpu.iew: IQ has 26 free entries (Can schedule: 1).  LQ has 9 free entries. SQ has 13 free entries.
 714000: system.cpu.iew: Activity this cycle.
 714000: system.cpu.commit: [tid:0]: Squashing due to branch mispred PC:0x1446c [sn:135]
 714000: system.cpu.commit: [tid:0]: Redirecting to PC 0x145a4
 714000: system.cpu.rob: Starting to squash within the ROB.
 714000: system.cpu.rob: [tid:0]: Squashing instructions until [sn:135].
 714000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14528=>0x1452c).(0=>1), seq num 148.
 714000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14524=>0x14528).(0=>1), seq num 147.
 714000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14520=>0x14524).(0=>1), seq num 146.
 714000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x1451c=>0x14520).(0=>1), seq num 145.
 714000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14518=>0x1451c).(0=>1), seq num 144.
 714000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14514=>0x14518).(0=>1), seq num 143.
 714000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14510=>0x14514).(0=>1), seq num 142.
 714000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x1450c=>0x14510).(0=>1), seq num 141.
 714000: system.cpu.commit: [tid:0]: Marking PC (0x1446c=>0x145a0).(0=>1), [sn:135] ready within ROB.
 714000: system.cpu.commit: [tid:0]: Instruction [sn:135] PC (0x1446c=>0x145a0).(0=>1) is head of ROB and ready to commit
 714000: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
 714000: system.cpu.commit: Activity This Cycle.
 714000: system.cpu.commit: Activating stage.
 714000: system.cpu: Activity: 13
 714000: global: DynInst: [sn:134] Instruction destroyed. Instcount for system.cpu = 34
 714000: system.cpu: Activity: 12
 714000: system.cpu: Scheduling next tick!
 714000: system.cpu.iq: Processing FU completion [sn:146]
 714000: system.cpu: CPU already running.
 714000: system.cpu.iq: Processing FU completion [sn:141]
 714000: system.cpu: CPU already running.
 714500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 714500: system.cpu.fetch: [tid:0]: Squashing instructions due to squash from commit.
 714500: system.cpu.fetch: [tid:0]: Squash from commit.
 714500: system.cpu.fetch: [tid:0]: Squashing, setting PC to: (0x145a0=>0x145a4).(0=>1).
 714500: system.cpu.fetch: [tid:0]: Squashing outstanding Icache miss.
 714500: system.cpu: Thread 0: Deleting instructions from instruction list.
 714500: system.cpu: ROB is not empty, squashing insts not in ROB.
 714500: system.cpu: Squashing instruction, [tid:0] [sn:153] PC (0x1453c=>0x14540).(0=>1)
 714500: system.cpu: Squashing instruction, [tid:0] [sn:152] PC (0x14538=>0x1453c).(0=>1)
 714500: system.cpu: Squashing instruction, [tid:0] [sn:151] PC (0x14534=>0x14538).(0=>1)
 714500: system.cpu: Squashing instruction, [tid:0] [sn:150] PC (0x14530=>0x14534).(0=>1)
 714500: system.cpu: Squashing instruction, [tid:0] [sn:149] PC (0x1452c=>0x14530).(0=>1)
 714500: system.cpu.fetch: Running stage.
 714500: system.cpu.fetch: There are no more threads available to fetch from.
 714500: system.cpu.fetch: [tid:0]: Fetch is squashing!
 714500: system.cpu.fetch: [tid:0]: Activating stage.
 714500: system.cpu: Activity: 13
 714500: system.cpu.decode: Processing [tid:0]
 714500: system.cpu.decode: [tid:0]: Squashing instructions due to squash from commit.
 714500: system.cpu.decode: [tid:0]: Squashing.
 714500: system.cpu.rename: Processing [tid:0]
 714500: system.cpu.rename: [tid:0]: Free IQ: 26, Free ROB: 26, Free LQ: 9, Free SQ: 13
 714500: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 714500: system.cpu.rename: [tid:0]: Squashing instructions due to squash from commit.
 714500: system.cpu.rename: [tid:0]: Squashing instructions.
 714500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 152.
 714500: system.cpu.freelist: Freeing register 117.
 714500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 149.
 714500: system.cpu.freelist: Freeing register 116.
 714500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 148.
 714500: system.cpu.freelist: Freeing register 115.
 714500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 145.
 714500: system.cpu.freelist: Freeing register 114.
 714500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 143.
 714500: system.cpu.freelist: Freeing register 113.
 714500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 142.
 714500: system.cpu.freelist: Freeing register 352.
 714500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 142.
 714500: system.cpu.freelist: Freeing register 351.
 714500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 142.
 714500: system.cpu.freelist: Freeing register 350.
 714500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 141.
 714500: system.cpu.freelist: Freeing register 112.
 714500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 139.
 714500: system.cpu.freelist: Freeing register 349.
 714500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 139.
 714500: system.cpu.freelist: Freeing register 348.
 714500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 139.
 714500: system.cpu.freelist: Freeing register 347.
 714500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 138.
 714500: system.cpu.freelist: Freeing register 111.
 714500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 137.
 714500: system.cpu.freelist: Freeing register 110.
 714500: system.cpu.rename: Activity this cycle.
 714500: system.cpu: Activity: 14
 714500: system.cpu.iew: Issue: Processing [tid:0]
 714500: system.cpu.iew: [tid:0]: Squashing all instructions.
 714500: system.cpu.iq: [tid:0]: Starting to squash instructions in the IQ.
 714500: system.cpu.iq: [tid:0]: Squashing until sequence number 135!
 714500: system.cpu.iq: [tid:0]: Instruction [sn:149] PC (0x1452c=>0x14530).(0=>1) squashed.
 714500: system.cpu.iq: [tid:0]: Instruction [sn:148] PC (0x14528=>0x1452c).(0=>1) squashed.
 714500: system.cpu.iq: [tid:0]: Instruction [sn:147] PC (0x14524=>0x14528).(0=>1) squashed.
 714500: system.cpu.iq: [tid:0]: Instruction [sn:146] PC (0x14520=>0x14524).(0=>1) squashed.
 714500: system.cpu.iq: [tid:0]: Instruction [sn:145] PC (0x1451c=>0x14520).(0=>1) squashed.
 714500: system.cpu.iq: [tid:0]: Instruction [sn:144] PC (0x14518=>0x1451c).(0=>1) squashed.
 714500: system.cpu.iq: [tid:0]: Instruction [sn:143] PC (0x14514=>0x14518).(0=>1) squashed.
 714500: system.cpu.iq: [tid:0]: Instruction [sn:142] PC (0x14510=>0x14514).(0=>1) squashed.
 714500: system.cpu.iq: [tid:0]: Instruction [sn:141] PC (0x1450c=>0x14510).(0=>1) squashed.
 714500: system.cpu.iq: [tid:0]: Instruction [sn:140] PC (0x14508=>0x1450c).(0=>1) squashed.
 714500: system.cpu.iq: [tid:0]: Instruction [sn:138] PC (0x14500=>0x14504).(1=>2) squashed.
 714500: system.cpu.iq: [tid:0]: Instruction [sn:136] PC (0x14470=>0x14500).(0=>1) squashed.
 714500: system.cpu.memDep0: Squashing inst [sn:149]
 714500: memdepentry: Memory dependency entry deleted.  memdep_count=7 (0x1452c=>0x14530).(0=>1)
 714500: system.cpu.memDep0: Squashing inst [sn:148]
 714500: memdepentry: Memory dependency entry deleted.  memdep_count=6 (0x14528=>0x1452c).(0=>1)
 714500: system.cpu.memDep0: Squashing inst [sn:147]
 714500: memdepentry: Memory dependency entry deleted.  memdep_count=5 (0x14524=>0x14528).(0=>1)
 714500: system.cpu.memDep0: Squashing inst [sn:146]
 714500: memdepentry: Memory dependency entry deleted.  memdep_count=4 (0x14520=>0x14524).(0=>1)
 714500: system.cpu.memDep0: Squashing inst [sn:145]
 714500: memdepentry: Memory dependency entry deleted.  memdep_count=3 (0x1451c=>0x14520).(0=>1)
 714500: system.cpu.memDep0: Squashing inst [sn:144]
 714500: memdepentry: Memory dependency entry deleted.  memdep_count=2 (0x14518=>0x1451c).(0=>1)
 714500: system.cpu.memDep0: Squashing inst [sn:143]
 714500: memdepentry: Memory dependency entry deleted.  memdep_count=1 (0x14514=>0x14518).(0=>1)
 714500: system.cpu.memDep0: Squashing inst [sn:141]
 714500: memdepentry: Memory dependency entry deleted.  memdep_count=0 (0x1450c=>0x14510).(0=>1)
 714500: global: StoreSet: Squashing until inum 135
 714500: system.cpu.iew.lsq.thread0: Squashing until [sn:135]!(Loads:7 Stores:3)
 714500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x1452c=>0x14530).(0=>1) squashed, [sn:149]
 714500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x14528=>0x1452c).(0=>1) squashed, [sn:148]
 714500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x1451c=>0x14520).(0=>1) squashed, [sn:145]
 714500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x14514=>0x14518).(0=>1) squashed, [sn:143]
 714500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x1450c=>0x14510).(0=>1) squashed, [sn:141]
 714500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x14500=>0x14504).(0=>1) squashed, [sn:137]
 714500: system.cpu.iew.lsq.thread0: Store Instruction PC (0x14524=>0x14528).(0=>1) squashed, idx:11 [sn:147]
 714500: system.cpu.iew.lsq.thread0: Store Instruction PC (0x14520=>0x14524).(0=>1) squashed, idx:10 [sn:146]
 714500: system.cpu.iew.lsq.thread0: Store Instruction PC (0x14518=>0x1451c).(0=>1) squashed, idx:9 [sn:144]
 714500: system.cpu.iew: [tid:0]: Removing skidbuffer instructions until [sn:135].
 714500: system.cpu.iew: [tid:0]: Removing incoming rename instructions
 714500: system.cpu.iew: Execute: Executing instructions from IQ.
 714500: system.cpu.iew: Execute: Processing PC (0x14504=>0x14508).(0=>1), [tid:0] [sn:139].
 714500: global: RegFile: Access to cc register 325, has data 0
 714500: global: RegFile: Access to cc register 325, has data 0
 714500: global: RegFile: Access to cc register 325, has data 0
 714500: global: RegFile: Access to int register 110, has data 0x17
 714500: global: RegFile: Setting cc register 347 to 0
 714500: global: RegFile: Setting cc register 348 to 0
 714500: global: RegFile: Setting cc register 349 to 0x1
 714500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 714500: system.cpu.iew: Execute: Executing instructions from IQ.
 714500: system.cpu.iew: Execute: Processing PC (0x14520=>0x14524).(0=>1), [tid:0] [sn:146].
 714500: system.cpu.iew: Execute: Instruction was squashed. PC: (0x14520=>0x14524).(0=>1), [tid:0] [sn:146]
 714500: system.cpu.iew: Execute: Executing instructions from IQ.
 714500: system.cpu.iew: Execute: Processing PC (0x1450c=>0x14510).(0=>1), [tid:0] [sn:141].
 714500: system.cpu.iew: Execute: Instruction was squashed. PC: (0x1450c=>0x14510).(0=>1), [tid:0] [sn:141]
 714500: system.cpu.iew: Sending instructions to commit, [sn:139] PC (0x14504=>0x14508).(0=>1).
 714500: system.cpu.iew: Setting Destination Register 347
 714500: system.cpu.scoreboard: Setting reg 347 as ready
 714500: system.cpu.iew: Setting Destination Register 348
 714500: system.cpu.scoreboard: Setting reg 348 as ready
 714500: system.cpu.iew: Setting Destination Register 349
 714500: system.cpu.scoreboard: Setting reg 349 as ready
 714500: system.cpu.iq: Waking dependents of completed instruction.
 714500: system.cpu.iq: Waking any dependents on register 347.
 714500: system.cpu.iq: Waking any dependents on register 348.
 714500: system.cpu.iq: Waking any dependents on register 349.
 714500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 714500: system.cpu.iq: Not able to schedule any instructions.
 714500: system.cpu.iew: Processing [tid:0]
 714500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 714500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 714500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 714500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 714500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 714500: system.cpu.iew: IQ has 38 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 16 free entries.
 714500: system.cpu.iew: IEW switching to idle
 714500: system.cpu.iew: Deactivating stage.
 714500: system.cpu: Activity: 13
 714500: system.cpu.iew: Activity this cycle.
 714500: system.cpu.commit: [tid:0]: Still Squashing, cannot commit any insts this cycle.
 714500: system.cpu.rob: [tid:0]: Squashing instructions until [sn:135].
 714500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14508=>0x1450c).(0=>1), seq num 140.
 714500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14504=>0x14508).(0=>1), seq num 139.
 714500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14500=>0x14504).(1=>2), seq num 138.
 714500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14500=>0x14504).(0=>1), seq num 137.
 714500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14470=>0x14500).(0=>1), seq num 136.
 714500: system.cpu.rob: [tid:0]: Done squashing instructions.
 714500: system.cpu.commit: [tid:0]: Instruction [sn:135] PC (0x1446c=>0x145a0).(0=>1) is head of ROB and ready to commit
 714500: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
 714500: system.cpu.commit: Activity This Cycle.
 714500: system.cpu: Activity: 12
 714500: system.cpu: Removing instruction, [tid:0] [sn:153] PC (0x1453c=>0x14540).(0=>1)
 714500: system.cpu: Removing instruction, [tid:0] [sn:152] PC (0x14538=>0x1453c).(0=>1)
 714500: system.cpu: Removing instruction, [tid:0] [sn:151] PC (0x14534=>0x14538).(0=>1)
 714500: system.cpu: Removing instruction, [tid:0] [sn:150] PC (0x14530=>0x14534).(0=>1)
 714500: system.cpu: Removing instruction, [tid:0] [sn:149] PC (0x1452c=>0x14530).(0=>1)
 714500: system.cpu: Scheduling next tick!
 714500: system.cpu.iq: Processing FU completion [sn:143]
 714500: system.cpu: CPU already running.
 715000: system.cpu.iew.lsq.thread0: Writeback event [sn:145].
 715000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:145].
 715000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 715000: system.cpu.fetch: [tid:0]: Done squashing, switching to running.
 715000: system.cpu.fetch: Running stage.
 715000: system.cpu.fetch: Attempting to fetch from [tid:0]
 715000: system.cpu.fetch: [tid:0]: Attempting to translate and read instruction, starting at PC (0x145a0=>0x145a4).(0=>1).
 715000: system.cpu.fetch: [tid:0] Fetching cache line 0x145a0 for addr 0x145a0
 715000: system.cpu: CPU already running.
 715000: system.cpu.fetch: Fetch: Doing instruction read.
 715000: system.cpu.fetch: [tid:0]: Doing Icache access.
 715000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 715000: system.cpu.fetch: Deactivating stage.
 715000: system.cpu: Activity: 11
 715000: system.cpu.decode: Processing [tid:0]
 715000: system.cpu.decode: [tid:0]: Done squashing, switching to running.
 715000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 715000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 715000: system.cpu.rename: Processing [tid:0]
 715000: system.cpu.rename: [tid:0]: Free IQ: 38, Free ROB: 26, Free LQ: 15, Free SQ: 16
 715000: system.cpu.rename: [tid:0]: 3 instructions not yet in ROB
 715000: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 3, dispatched Insts: 3
 715000: system.cpu.rename: [tid:0]: 26 rob free
 715000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 38, instsInProgress: 3, dispatched Insts: 3
 715000: system.cpu.rename: [tid:0]: 38 iq free
 715000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 1, loads dispatchedToLQ: 1
 715000: system.cpu.rename: [tid:0]: Done squashing, switching to running.
 715000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 715000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 715000: system.cpu.iew: Issue: Processing [tid:0]
 715000: system.cpu.iew: [tid:0]: ROB is still squashing.
 715000: system.cpu.iew: [tid:0]: Removing incoming rename instructions
 715000: system.cpu.iew: [tid:0]: Stall from Commit stage detected.
 715000: system.cpu.iew: [tid:0]: Blocking.
 715000: system.cpu.iew: Execute: Executing instructions from IQ.
 715000: system.cpu.iew: Execute: Processing PC (0x14514=>0x14518).(0=>1), [tid:0] [sn:143].
 715000: system.cpu.iew: Execute: Instruction was squashed. PC: (0x14514=>0x14518).(0=>1), [tid:0] [sn:143]
 715000: system.cpu: Activity: 12
 715000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 715000: system.cpu.iq: Not able to schedule any instructions.
 715000: system.cpu.iew: Processing [tid:0]
 715000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 715000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 715000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 715000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 715000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 715000: system.cpu.iew: IQ has 38 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 16 free entries.
 715000: system.cpu.iew: Activity this cycle.
 715000: system.cpu.commit: Getting instructions from Rename stage.
 715000: system.cpu.commit: Trying to commit instructions in the ROB.
 715000: system.cpu.commit: Trying to commit head instruction, [sn:135] [tid:0]
 715000: system.cpu.commit: Committing instruction with [sn:135] PC (0x1446c=>0x145a0).(0=>1)
 715000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1446c=>0x145a0).(0=>1), [sn:135]
 715000: system.cpu: Removing committed instruction [tid:0] PC (0x1446c=>0x145a0).(0=>1) [sn:135]
 715000: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:135]
 715000: system.cpu.commit: Trying to commit head instruction, [sn:136] [tid:0]
 715000: system.cpu.commit: Retiring squashed instruction from ROB.
 715000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14470=>0x14500).(0=>1), [sn:136]
 715000: system.cpu: Removing committed instruction [tid:0] PC (0x14470=>0x14500).(0=>1) [sn:136]
 715000: system.cpu.commit: Trying to commit head instruction, [sn:137] [tid:0]
 715000: system.cpu.commit: Retiring squashed instruction from ROB.
 715000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14500=>0x14504).(0=>1), [sn:137]
 715000: system.cpu: Removing committed instruction [tid:0] PC (0x14500=>0x14504).(0=>1) [sn:137]
 715000: system.cpu.commit: Trying to commit head instruction, [sn:138] [tid:0]
 715000: system.cpu.commit: Retiring squashed instruction from ROB.
 715000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14500=>0x14504).(1=>2), [sn:138]
 715000: system.cpu: Removing committed instruction [tid:0] PC (0x14500=>0x14504).(1=>2) [sn:138]
 715000: system.cpu.commit: Trying to commit head instruction, [sn:139] [tid:0]
 715000: system.cpu.commit: Retiring squashed instruction from ROB.
 715000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14504=>0x14508).(0=>1), [sn:139]
 715000: system.cpu: Removing committed instruction [tid:0] PC (0x14504=>0x14508).(0=>1) [sn:139]
 715000: system.cpu.commit: Trying to commit head instruction, [sn:140] [tid:0]
 715000: system.cpu.commit: Retiring squashed instruction from ROB.
 715000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14508=>0x1450c).(0=>1), [sn:140]
 715000: system.cpu: Removing committed instruction [tid:0] PC (0x14508=>0x1450c).(0=>1) [sn:140]
 715000: system.cpu.commit: Trying to commit head instruction, [sn:141] [tid:0]
 715000: system.cpu.commit: Retiring squashed instruction from ROB.
 715000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1450c=>0x14510).(0=>1), [sn:141]
 715000: system.cpu: Removing committed instruction [tid:0] PC (0x1450c=>0x14510).(0=>1) [sn:141]
 715000: system.cpu.commit: Trying to commit head instruction, [sn:142] [tid:0]
 715000: system.cpu.commit: Retiring squashed instruction from ROB.
 715000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14510=>0x14514).(0=>1), [sn:142]
 715000: system.cpu: Removing committed instruction [tid:0] PC (0x14510=>0x14514).(0=>1) [sn:142]
 715000: system.cpu.commit: Trying to commit head instruction, [sn:143] [tid:0]
 715000: system.cpu.commit: Retiring squashed instruction from ROB.
 715000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14514=>0x14518).(0=>1), [sn:143]
 715000: system.cpu: Removing committed instruction [tid:0] PC (0x14514=>0x14518).(0=>1) [sn:143]
 715000: system.cpu.commit: Trying to commit head instruction, [sn:144] [tid:0]
 715000: system.cpu.commit: Retiring squashed instruction from ROB.
 715000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14518=>0x1451c).(0=>1), [sn:144]
 715000: system.cpu: Removing committed instruction [tid:0] PC (0x14518=>0x1451c).(0=>1) [sn:144]
 715000: system.cpu.commit: Trying to commit head instruction, [sn:145] [tid:0]
 715000: system.cpu.commit: Retiring squashed instruction from ROB.
 715000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1451c=>0x14520).(0=>1), [sn:145]
 715000: system.cpu: Removing committed instruction [tid:0] PC (0x1451c=>0x14520).(0=>1) [sn:145]
 715000: system.cpu.commit: Trying to commit head instruction, [sn:146] [tid:0]
 715000: system.cpu.commit: Retiring squashed instruction from ROB.
 715000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14520=>0x14524).(0=>1), [sn:146]
 715000: system.cpu: Removing committed instruction [tid:0] PC (0x14520=>0x14524).(0=>1) [sn:146]
 715000: system.cpu.commit: Trying to commit head instruction, [sn:147] [tid:0]
 715000: system.cpu.commit: Retiring squashed instruction from ROB.
 715000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14524=>0x14528).(0=>1), [sn:147]
 715000: system.cpu: Removing committed instruction [tid:0] PC (0x14524=>0x14528).(0=>1) [sn:147]
 715000: system.cpu.commit: Trying to commit head instruction, [sn:148] [tid:0]
 715000: system.cpu.commit: Retiring squashed instruction from ROB.
 715000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14528=>0x1452c).(0=>1), [sn:148]
 715000: system.cpu: Removing committed instruction [tid:0] PC (0x14528=>0x1452c).(0=>1) [sn:148]
 715000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 715000: system.cpu.commit: Activity This Cycle.
 715000: system.cpu.commit: Deactivating stage.
 715000: system.cpu: Activity: 11
 715000: system.cpu: Activity: 10
 715000: system.cpu: Removing instruction, [tid:0] [sn:135] PC (0x1446c=>0x145a0).(0=>1)
 715000: system.cpu: Removing instruction, [tid:0] [sn:136] PC (0x14470=>0x14500).(0=>1)
 715000: global: DynInst: [sn:136] Instruction destroyed. Instcount for system.cpu = 33
 715000: system.cpu: Removing instruction, [tid:0] [sn:137] PC (0x14500=>0x14504).(0=>1)
 715000: system.cpu: Removing instruction, [tid:0] [sn:138] PC (0x14500=>0x14504).(1=>2)
 715000: global: DynInst: [sn:138] Instruction destroyed. Instcount for system.cpu = 32
 715000: system.cpu: Removing instruction, [tid:0] [sn:139] PC (0x14504=>0x14508).(0=>1)
 715000: system.cpu: Removing instruction, [tid:0] [sn:140] PC (0x14508=>0x1450c).(0=>1)
 715000: global: DynInst: [sn:140] Instruction destroyed. Instcount for system.cpu = 31
 715000: system.cpu: Removing instruction, [tid:0] [sn:141] PC (0x1450c=>0x14510).(0=>1)
 715000: system.cpu: Removing instruction, [tid:0] [sn:142] PC (0x14510=>0x14514).(0=>1)
 715000: system.cpu: Removing instruction, [tid:0] [sn:143] PC (0x14514=>0x14518).(0=>1)
 715000: system.cpu: Removing instruction, [tid:0] [sn:144] PC (0x14518=>0x1451c).(0=>1)
 715000: global: DynInst: [sn:144] Instruction destroyed. Instcount for system.cpu = 30
 715000: system.cpu: Removing instruction, [tid:0] [sn:145] PC (0x1451c=>0x14520).(0=>1)
 715000: system.cpu: Removing instruction, [tid:0] [sn:146] PC (0x14520=>0x14524).(0=>1)
 715000: system.cpu: Removing instruction, [tid:0] [sn:147] PC (0x14524=>0x14528).(0=>1)
 715000: system.cpu: Removing instruction, [tid:0] [sn:148] PC (0x14528=>0x1452c).(0=>1)
 715000: system.cpu: Scheduling next tick!
 715500: system.cpu.icache_port: Fetch unit received timing
 715500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 715500: system.cpu: CPU already running.
 715500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 715500: system.cpu.fetch: Activating stage.
 715500: system.cpu: Activity: 11
 715500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 715500: system.cpu.fetch: Running stage.
 715500: system.cpu.fetch: Attempting to fetch from [tid:0]
 715500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 715500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 715500: global: DynInst: [sn:154] Instruction created. Instcount for system.cpu = 31
 715500: system.cpu.fetch: [tid:0]: Instruction PC 0x145a0 (0) created [sn:154].
 715500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r8, [r0, #-4]
 715500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 715500: global: DynInst: [sn:155] Instruction created. Instcount for system.cpu = 32
 715500: system.cpu.fetch: [tid:0]: Instruction PC 0x145a4 (0) created [sn:155].
 715500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [r0] #8
 715500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 715500: global: DynInst: [sn:156] Instruction created. Instcount for system.cpu = 33
 715500: system.cpu.fetch: [tid:0]: Instruction PC 0x145a4 (1) created [sn:156].
 715500: system.cpu.fetch: [tid:0]: Instruction is:   addi_uop   r0, r0, #8
 715500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 715500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 715500: system.cpu.fetch: [tid:0][sn:154]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 715500: system.cpu.fetch: [tid:0][sn:155]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 715500: system.cpu.fetch: [tid:0][sn:156]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 715500: system.cpu.fetch: Activity this cycle.
 715500: system.cpu: Activity: 12
 715500: system.cpu.decode: Processing [tid:0]
 715500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 715500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 715500: system.cpu.rename: Processing [tid:0]
 715500: system.cpu.rename: [tid:0]: Free IQ: 38, Free ROB: 40, Free LQ: 15, Free SQ: 16
 715500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 715500: system.cpu.rename: [tid:0]: Stall from IEW stage detected.
 715500: system.cpu.rename: [tid:0]: Blocking.
 715500: system.cpu.rename: Activity this cycle.
 715500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=1), until [sn:135].
 715500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 100, [sn:135].
 715500: system.cpu.freelist: Freeing register 100.
 715500: system.cpu.iew: Issue: Processing [tid:0]
 715500: system.cpu.iew: [tid:0]: Done blocking, switching to unblocking.
 715500: system.cpu.iew: [tid:0]: Reading instructions out of the skid buffer 0.
 715500: system.cpu.iew: [tid:0]: Done unblocking.
 715500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 715500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 715500: system.cpu.iq: Not able to schedule any instructions.
 715500: system.cpu.iew: Processing [tid:0]
 715500: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x1446c=>0x145a0).(0=>1)
 715500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:135]
 715500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 715500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 715500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 715500: system.cpu.iew: IQ has 38 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 715500: system.cpu.iew: Activity this cycle.
 715500: system.cpu.commit: Getting instructions from Rename stage.
 715500: system.cpu.commit: Trying to commit instructions in the ROB.
 715500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 715500: global: DynInst: [sn:147] Instruction destroyed. Instcount for system.cpu = 32
 715500: global: DynInst: [sn:146] Instruction destroyed. Instcount for system.cpu = 31
 715500: global: DynInst: [sn:142] Instruction destroyed. Instcount for system.cpu = 30
 715500: system.cpu: Activity: 11
 715500: system.cpu: Scheduling next tick!
 716000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 716000: system.cpu.fetch: Running stage.
 716000: system.cpu.fetch: Attempting to fetch from [tid:0]
 716000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 716000: global: DynInst: [sn:157] Instruction created. Instcount for system.cpu = 31
 716000: system.cpu.fetch: [tid:0]: Instruction PC 0x145a8 (0) created [sn:157].
 716000: system.cpu.fetch: [tid:0]: Instruction is:   cmps   r3, #0
 716000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 716000: global: DynInst: [sn:158] Instruction created. Instcount for system.cpu = 32
 716000: system.cpu.fetch: [tid:0]: Instruction PC 0x145ac (0) created [sn:158].
 716000: system.cpu.fetch: [tid:0]: Instruction is:   bne   
 716000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 716000: system.cpu.fetch: [tid:0]: [sn:158]:Branch predicted to be not taken.
 716000: system.cpu.fetch: [tid:0]: [sn:158] Branch predicted to go to (0x145b0=>0x145b4).(0=>1).
 716000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x145b0=>0x145b4).(0=>1).
 716000: system.cpu.fetch: [tid:0] Fetching cache line 0x145b0 for addr 0x145b0
 716000: system.cpu: CPU already running.
 716000: system.cpu.fetch: Fetch: Doing instruction read.
 716000: system.cpu.fetch: [tid:0]: Doing Icache access.
 716000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 716000: system.cpu.fetch: Deactivating stage.
 716000: system.cpu: Activity: 10
 716000: system.cpu.fetch: [tid:0][sn:157]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 716000: system.cpu.fetch: [tid:0][sn:158]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 716000: system.cpu.fetch: Activity this cycle.
 716000: system.cpu: Activity: 11
 716000: system.cpu.decode: Processing [tid:0]
 716000: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 716000: system.cpu.decode: [tid:0]: Blocking.
 716000: system.cpu.decode: Activity this cycle.
 716000: system.cpu.rename: Processing [tid:0]
 716000: system.cpu.rename: [tid:0]: Free IQ: 38, Free ROB: 40, Free LQ: 15, Free SQ: 16
 716000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 716000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 716000: system.cpu.rename: [tid:0]: 40 rob free
 716000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 38, instsInProgress: 0, dispatched Insts: 0
 716000: system.cpu.rename: [tid:0]: 38 iq free
 716000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 716000: system.cpu.rename: [tid:0]: Done blocking, switching to unblocking.
 716000: system.cpu.rename: [tid:0]: Trying to unblock.
 716000: system.cpu.rename: [tid:0]: Done unblocking.
 716000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 716000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 716000: system.cpu.rename: Activity this cycle.
 716000: system.cpu.iew: Issue: Processing [tid:0]
 716000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 716000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 716000: system.cpu.iq: Not able to schedule any instructions.
 716000: system.cpu.iew: Processing [tid:0]
 716000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 716000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 716000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 716000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 716000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 716000: system.cpu.iew: IQ has 38 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 716000: system.cpu.iew: Activity this cycle.
 716000: system.cpu.commit: Getting instructions from Rename stage.
 716000: system.cpu.commit: Trying to commit instructions in the ROB.
 716000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 716000: global: DynInst: [sn:153] Instruction destroyed. Instcount for system.cpu = 31
 716000: system.cpu: Activity: 10
 716000: system.cpu: Scheduling next tick!
 716500: system.cpu.icache_port: Fetch unit received timing
 716500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 716500: system.cpu: CPU already running.
 716500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 716500: system.cpu.fetch: Activating stage.
 716500: system.cpu: Activity: 11
 716500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 716500: system.cpu.fetch: Running stage.
 716500: system.cpu.fetch: Attempting to fetch from [tid:0]
 716500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 716500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 716500: global: DynInst: [sn:159] Instruction created. Instcount for system.cpu = 32
 716500: system.cpu.fetch: [tid:0]: Instruction PC 0x145b0 (0) created [sn:159].
 716500: system.cpu.fetch: [tid:0]: Instruction is:   b   
 716500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 716500: system.cpu.fetch: [tid:0]: [sn:159]:Branch predicted to be not taken.
 716500: system.cpu.fetch: [tid:0]: [sn:159] Branch predicted to go to (0x145b4=>0x145b8).(0=>1).
 716500: global: DynInst: [sn:160] Instruction created. Instcount for system.cpu = 33
 716500: system.cpu.fetch: [tid:0]: Instruction PC 0x145b4 (0) created [sn:160].
 716500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [r0, #-4]
 716500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 716500: global: DynInst: [sn:161] Instruction created. Instcount for system.cpu = 34
 716500: system.cpu.fetch: [tid:0]: Instruction PC 0x145b8 (0) created [sn:161].
 716500: system.cpu.fetch: [tid:0]: Instruction is:   mov   r6, #0
 716500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 716500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 716500: system.cpu.fetch: Activity this cycle.
 716500: system.cpu: Activity: 12
 716500: system.cpu.decode: Processing [tid:0]
 716500: system.cpu.decode: [tid:0]: Done blocking, switching to unblocking.
 716500: system.cpu.decode: [tid:0]: Done unblocking.
 716500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 716500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 716500: system.cpu.decode: Activity this cycle.
 716500: system.cpu.rename: Processing [tid:0]
 716500: system.cpu.rename: [tid:0]: Free IQ: 38, Free ROB: 40, Free LQ: 16, Free SQ: 16
 716500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 716500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 716500: system.cpu.rename: [tid:0]: 40 rob free
 716500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 38, instsInProgress: 0, dispatched Insts: 0
 716500: system.cpu.rename: [tid:0]: 38 iq free
 716500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 716500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 716500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 716500: system.cpu.iew: Issue: Processing [tid:0]
 716500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 716500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 716500: system.cpu.iq: Not able to schedule any instructions.
 716500: system.cpu.iew: Processing [tid:0]
 716500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 716500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 716500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 716500: system.cpu.iew: IQ has 38 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 716500: system.cpu.commit: Getting instructions from Rename stage.
 716500: system.cpu.commit: Trying to commit instructions in the ROB.
 716500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 716500: global: DynInst: [sn:135] Instruction destroyed. Instcount for system.cpu = 33
 716500: global: DynInst: [sn:152] Instruction destroyed. Instcount for system.cpu = 32
 716500: global: DynInst: [sn:151] Instruction destroyed. Instcount for system.cpu = 31
 716500: global: DynInst: [sn:150] Instruction destroyed. Instcount for system.cpu = 30
 716500: global: DynInst: [sn:137] Instruction destroyed. Instcount for system.cpu = 29
 716500: system.cpu: Activity: 11
 716500: system.cpu: Scheduling next tick!
 717000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 717000: system.cpu.fetch: Running stage.
 717000: system.cpu.fetch: Attempting to fetch from [tid:0]
 717000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 717000: global: DynInst: [sn:162] Instruction created. Instcount for system.cpu = 30
 717000: system.cpu.fetch: [tid:0]: Instruction PC 0x145bc (0) created [sn:162].
 717000: system.cpu.fetch: [tid:0]: Instruction is:   str   r3, [sp, #0]
 717000: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
 717000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x145c0=>0x145c4).(0=>1).
 717000: system.cpu.fetch: [tid:0] Fetching cache line 0x145c0 for addr 0x145c0
 717000: system.cpu: CPU already running.
 717000: system.cpu.fetch: Fetch: Doing instruction read.
 717000: system.cpu.fetch: [tid:0]: Doing Icache access.
 717000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 717000: system.cpu.fetch: Deactivating stage.
 717000: system.cpu: Activity: 10
 717000: system.cpu.fetch: [tid:0][sn:159]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
 717000: system.cpu.fetch: [tid:0][sn:160]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 717000: system.cpu.fetch: [tid:0][sn:161]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 717000: system.cpu.fetch: Activity this cycle.
 717000: system.cpu: Activity: 11
 717000: system.cpu.decode: Processing [tid:0]
 717000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 717000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 717000: system.cpu.decode: [tid:0]: Processing instruction [sn:154] with PC (0x145a0=>0x145a4).(0=>1)
 717000: system.cpu.decode: [tid:0]: Processing instruction [sn:155] with PC (0x145a4=>0x145a8).(0=>1)
 717000: system.cpu.decode: [tid:0]: Processing instruction [sn:156] with PC (0x145a4=>0x145a8).(1=>2)
 717000: system.cpu.decode: Activity this cycle.
 717000: system.cpu.rename: Processing [tid:0]
 717000: system.cpu.rename: [tid:0]: Free IQ: 38, Free ROB: 40, Free LQ: 16, Free SQ: 16
 717000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 717000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 717000: system.cpu.rename: [tid:0]: 40 rob free
 717000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 38, instsInProgress: 0, dispatched Insts: 0
 717000: system.cpu.rename: [tid:0]: 38 iq free
 717000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 717000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 717000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 717000: system.cpu.iew: Issue: Processing [tid:0]
 717000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 717000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 717000: system.cpu.iq: Not able to schedule any instructions.
 717000: system.cpu.iew: Processing [tid:0]
 717000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 717000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 717000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 717000: system.cpu.iew: IQ has 38 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 717000: system.cpu.commit: Getting instructions from Rename stage.
 717000: system.cpu.commit: Trying to commit instructions in the ROB.
 717000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 717000: global: DynInst: [sn:139] Instruction destroyed. Instcount for system.cpu = 29
 717000: system.cpu: Activity: 10
 717000: system.cpu: Scheduling next tick!
 717500: system.cpu.icache_port: Fetch unit received timing
 717500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 717500: system.cpu: CPU already running.
 717500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 717500: system.cpu.fetch: Activating stage.
 717500: system.cpu: Activity: 11
 717500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 717500: system.cpu.fetch: Running stage.
 717500: system.cpu.fetch: Attempting to fetch from [tid:0]
 717500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 717500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 717500: global: DynInst: [sn:163] Instruction created. Instcount for system.cpu = 30
 717500: system.cpu.fetch: [tid:0]: Instruction PC 0x145c0 (0) created [sn:163].
 717500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [r0] #8
 717500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 717500: global: DynInst: [sn:164] Instruction created. Instcount for system.cpu = 31
 717500: system.cpu.fetch: [tid:0]: Instruction PC 0x145c0 (1) created [sn:164].
 717500: system.cpu.fetch: [tid:0]: Instruction is:   addi_uop   r0, r0, #8
 717500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 717500: global: DynInst: [sn:165] Instruction created. Instcount for system.cpu = 32
 717500: system.cpu.fetch: [tid:0]: Instruction PC 0x145c4 (0) created [sn:165].
 717500: system.cpu.fetch: [tid:0]: Instruction is:   cmps   r3, #0
 717500: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
 717500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 717500: system.cpu.fetch: [tid:0][sn:162]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
 717500: system.cpu.fetch: [tid:0][sn:163]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 717500: system.cpu.fetch: [tid:0][sn:164]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 717500: system.cpu.fetch: Activity this cycle.
 717500: system.cpu: Activity: 12
 717500: system.cpu.decode: Processing [tid:0]
 717500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 717500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 717500: system.cpu.decode: [tid:0]: Processing instruction [sn:157] with PC (0x145a8=>0x145ac).(0=>1)
 717500: system.cpu.decode: [tid:0]: Processing instruction [sn:158] with PC (0x145ac=>0x145b0).(0=>1)
 717500: system.cpu.decode: Activity this cycle.
 717500: system.cpu.rename: Processing [tid:0]
 717500: system.cpu.rename: [tid:0]: Free IQ: 38, Free ROB: 40, Free LQ: 16, Free SQ: 16
 717500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 717500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 717500: system.cpu.rename: [tid:0]: 40 rob free
 717500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 38, instsInProgress: 0, dispatched Insts: 0
 717500: system.cpu.rename: [tid:0]: 38 iq free
 717500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 717500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 717500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 717500: system.cpu.iew: Issue: Processing [tid:0]
 717500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 717500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 717500: system.cpu.iq: Not able to schedule any instructions.
 717500: system.cpu.iew: Processing [tid:0]
 717500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 717500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 717500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 717500: system.cpu.iew: IQ has 38 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 717500: system.cpu.commit: Getting instructions from Rename stage.
 717500: system.cpu.commit: Trying to commit instructions in the ROB.
 717500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 717500: system.cpu: Activity: 11
 717500: system.cpu: Scheduling next tick!
 718000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 718000: system.cpu.fetch: Running stage.
 718000: system.cpu.fetch: Attempting to fetch from [tid:0]
 718000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 718000: global: DynInst: [sn:166] Instruction created. Instcount for system.cpu = 33
 718000: system.cpu.fetch: [tid:0]: Instruction PC 0x145c8 (0) created [sn:166].
 718000: system.cpu.fetch: [tid:0]: Instruction is:   bne   
 718000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 718000: system.cpu.fetch: [tid:0]: [sn:166]:Branch predicted to be not taken.
 718000: system.cpu.fetch: [tid:0]: [sn:166] Branch predicted to go to (0x145cc=>0x145d0).(0=>1).
 718000: global: DynInst: [sn:167] Instruction created. Instcount for system.cpu = 34
 718000: system.cpu.fetch: [tid:0]: Instruction PC 0x145cc (0) created [sn:167].
 718000: system.cpu.fetch: [tid:0]: Instruction is:   b   
 718000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 718000: system.cpu.fetch: [tid:0]: [sn:167]:  Branch predicted to be taken to (0x1450c=>0x14510).(0=>1).
 718000: system.cpu.fetch: [tid:0]: [sn:167] Branch predicted to go to (0x1450c=>0x14510).(0=>1).
 718000: system.cpu.fetch: Branch detected with PC = (0x145cc=>0x145d0).(0=>1)
 718000: system.cpu.fetch: [tid:0]: Done fetching, predicted branch instruction encountered.
 718000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x1450c=>0x14510).(0=>1).
 718000: system.cpu.fetch: [tid:0] Fetching cache line 0x14500 for addr 0x1450c
 718000: system.cpu: CPU already running.
 718000: system.cpu.fetch: Fetch: Doing instruction read.
 718000: system.cpu.fetch: [tid:0]: Doing Icache access.
 718000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 718000: system.cpu.fetch: Deactivating stage.
 718000: system.cpu: Activity: 10
 718000: system.cpu.fetch: [tid:0][sn:165]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 718000: system.cpu.fetch: [tid:0][sn:166]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 718000: system.cpu.fetch: [tid:0][sn:167]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 718000: system.cpu.fetch: Activity this cycle.
 718000: system.cpu: Activity: 11
 718000: system.cpu.decode: Processing [tid:0]
 718000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 718000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 718000: system.cpu.rename: Processing [tid:0]
 718000: system.cpu.rename: [tid:0]: Free IQ: 38, Free ROB: 40, Free LQ: 16, Free SQ: 16
 718000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 718000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 718000: system.cpu.rename: [tid:0]: 40 rob free
 718000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 38, instsInProgress: 0, dispatched Insts: 0
 718000: system.cpu.rename: [tid:0]: 38 iq free
 718000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 718000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 718000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 718000: system.cpu.rename: [tid:0]: 40 rob free
 718000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 38, instsInProgress: 0, dispatched Insts: 0
 718000: system.cpu.rename: [tid:0]: 38 iq free
 718000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 718000: system.cpu.rename: [tid:0]: 0 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 718000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 718000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 718000: system.cpu.rename: [tid:0]: Processing instruction [sn:154] with PC (0x145a0=>0x145a4).(0=>1).
 718000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0 (flattened 0), got phys reg 107
 718000: system.cpu.rename: [tid:0]: Register 107 is ready.
 718000: global: [sn:154] has 1 ready out of 5 sources. RTI 0)
 718000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 718000: system.cpu.rename: [tid:0]: Register 960 is ready.
 718000: global: [sn:154] has 2 ready out of 5 sources. RTI 0)
 718000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 718000: system.cpu.rename: [tid:0]: Register 325 is ready.
 718000: global: [sn:154] has 3 ready out of 5 sources. RTI 0)
 718000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 718000: system.cpu.rename: [tid:0]: Register 325 is ready.
 718000: global: [sn:154] has 4 ready out of 5 sources. RTI 0)
 718000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 718000: system.cpu.rename: [tid:0]: Register 325 is ready.
 718000: global: [sn:154] has 5 ready out of 5 sources. RTI 0)
 718000: global: Renamed reg 8 to physical reg 118 old mapping was 95
 718000: system.cpu.rename: [tid:0]: Renaming arch reg 8 to physical reg 118.
 718000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=1), [sn:154].
 718000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 718000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 0
 718000: system.cpu.rename: [tid:0]: Processing instruction [sn:155] with PC (0x145a4=>0x145a8).(0=>1).
 718000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0 (flattened 0), got phys reg 107
 718000: system.cpu.rename: [tid:0]: Register 107 is ready.
 718000: global: [sn:155] has 1 ready out of 5 sources. RTI 0)
 718000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 718000: system.cpu.rename: [tid:0]: Register 960 is ready.
 718000: global: [sn:155] has 2 ready out of 5 sources. RTI 0)
 718000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 718000: system.cpu.rename: [tid:0]: Register 325 is ready.
 718000: global: [sn:155] has 3 ready out of 5 sources. RTI 0)
 718000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 718000: system.cpu.rename: [tid:0]: Register 325 is ready.
 718000: global: [sn:155] has 4 ready out of 5 sources. RTI 0)
 718000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 718000: system.cpu.rename: [tid:0]: Register 325 is ready.
 718000: global: [sn:155] has 5 ready out of 5 sources. RTI 0)
 718000: global: Renamed reg 3 to physical reg 119 old mapping was 108
 718000: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 119.
 718000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=2), [sn:155].
 718000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 718000: system.cpu.rename: [tid:0]: Processing instruction [sn:156] with PC (0x145a4=>0x145a8).(1=>2).
 718000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 718000: system.cpu.rename: [tid:0]: Register 325 is ready.
 718000: global: [sn:156] has 1 ready out of 4 sources. RTI 0)
 718000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 718000: system.cpu.rename: [tid:0]: Register 325 is ready.
 718000: global: [sn:156] has 2 ready out of 4 sources. RTI 0)
 718000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 718000: system.cpu.rename: [tid:0]: Register 325 is ready.
 718000: global: [sn:156] has 3 ready out of 4 sources. RTI 0)
 718000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0 (flattened 0), got phys reg 107
 718000: system.cpu.rename: [tid:0]: Register 107 is ready.
 718000: global: [sn:156] has 4 ready out of 4 sources. RTI 0)
 718000: global: Renamed reg 0 to physical reg 120 old mapping was 107
 718000: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 120.
 718000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=3), [sn:156].
 718000: system.cpu.rename: Activity this cycle.
 718000: system.cpu.iew: Issue: Processing [tid:0]
 718000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 718000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 718000: system.cpu.iq: Not able to schedule any instructions.
 718000: system.cpu.iew: Processing [tid:0]
 718000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 718000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 718000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 718000: system.cpu.iew: IQ has 38 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 718000: system.cpu.commit: Getting instructions from Rename stage.
 718000: system.cpu.commit: Trying to commit instructions in the ROB.
 718000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 718000: system.cpu: Activity: 10
 718000: system.cpu: Scheduling next tick!
 718500: system.cpu.icache_port: Fetch unit received timing
 718500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 718500: system.cpu: CPU already running.
 718500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 718500: system.cpu.fetch: Activating stage.
 718500: system.cpu: Activity: 11
 718500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 718500: system.cpu.fetch: Running stage.
 718500: system.cpu.fetch: Attempting to fetch from [tid:0]
 718500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 718500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 718500: global: DynInst: [sn:168] Instruction created. Instcount for system.cpu = 35
 718500: system.cpu.fetch: [tid:0]: Instruction PC 0x1450c (0) created [sn:168].
 718500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #360]
 718500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 718500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14510=>0x14514).(0=>1).
 718500: system.cpu.fetch: [tid:0] Fetching cache line 0x14510 for addr 0x14510
 718500: system.cpu: CPU already running.
 718500: system.cpu.fetch: Fetch: Doing instruction read.
 718500: system.cpu.fetch: [tid:0]: Doing Icache access.
 718500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 718500: system.cpu.fetch: Deactivating stage.
 718500: system.cpu: Activity: 10
 718500: system.cpu.fetch: [tid:0][sn:168]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 718500: system.cpu.fetch: Activity this cycle.
 718500: system.cpu: Activity: 11
 718500: system.cpu.decode: Processing [tid:0]
 718500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 718500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 718500: system.cpu.decode: [tid:0]: Processing instruction [sn:159] with PC (0x145b0=>0x145b4).(0=>1)
 718500: system.cpu.decode: [tid:0]: [sn:159] Squashing due to incorrect branch prediction detected at decode.
 718500: system.cpu: Deleting instructions from instruction list that are from [tid:0] and above [sn:159] (end=168).
 718500: system.cpu: Squashing instruction, [tid:0] [sn:168] PC (0x1450c=>0x14510).(0=>1)
 718500: system.cpu: Squashing instruction, [tid:0] [sn:167] PC (0x145cc=>0x145d0).(0=>1)
 718500: system.cpu: Squashing instruction, [tid:0] [sn:166] PC (0x145c8=>0x145cc).(0=>1)
 718500: system.cpu: Squashing instruction, [tid:0] [sn:165] PC (0x145c4=>0x145c8).(0=>1)
 718500: system.cpu: Squashing instruction, [tid:0] [sn:164] PC (0x145c0=>0x145c4).(1=>2)
 718500: system.cpu: Squashing instruction, [tid:0] [sn:163] PC (0x145c0=>0x145c4).(0=>1)
 718500: system.cpu: Squashing instruction, [tid:0] [sn:162] PC (0x145bc=>0x145c0).(0=>1)
 718500: system.cpu: Squashing instruction, [tid:0] [sn:161] PC (0x145b8=>0x145bc).(0=>1)
 718500: system.cpu: Squashing instruction, [tid:0] [sn:160] PC (0x145b4=>0x145b8).(0=>1)
 718500: system.cpu.decode: [sn:159]: Updating predictions: PredPC: (0x1450c=>0x14510).(0=>1)
 718500: system.cpu.decode: Activity this cycle.
 718500: system.cpu.rename: Processing [tid:0]
 718500: system.cpu.rename: [tid:0]: Free IQ: 38, Free ROB: 40, Free LQ: 16, Free SQ: 16
 718500: system.cpu.rename: [tid:0]: 3 instructions not yet in ROB
 718500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 3, dispatched Insts: 0
 718500: system.cpu.rename: [tid:0]: 37 rob free
 718500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 38, instsInProgress: 3, dispatched Insts: 0
 718500: system.cpu.rename: [tid:0]: 35 iq free
 718500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 2, loads dispatchedToLQ: 0
 718500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 718500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 3, dispatched Insts: 0
 718500: system.cpu.rename: [tid:0]: 37 rob free
 718500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 38, instsInProgress: 3, dispatched Insts: 0
 718500: system.cpu.rename: [tid:0]: 35 iq free
 718500: system.cpu.rename: [tid:0]: 2 available instructions to send iew.
 718500: system.cpu.rename: [tid:0]: 3 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 718500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 718500: system.cpu.rename: [tid:0]: Processing instruction [sn:157] with PC (0x145a8=>0x145ac).(0=>1).
 718500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 718500: system.cpu.rename: [tid:0]: Register 325 is ready.
 718500: global: [sn:157] has 1 ready out of 4 sources. RTI 0)
 718500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 718500: system.cpu.rename: [tid:0]: Register 325 is ready.
 718500: global: [sn:157] has 2 ready out of 4 sources. RTI 0)
 718500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 718500: system.cpu.rename: [tid:0]: Register 325 is ready.
 718500: global: [sn:157] has 3 ready out of 4 sources. RTI 0)
 718500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 119
 718500: system.cpu.rename: [tid:0]: Register 119 is not ready.
 718500: global: Renamed reg 0 to physical reg 353 old mapping was 344
 718500: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 353.
 718500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=4), [sn:157].
 718500: global: Renamed reg 2 to physical reg 354 old mapping was 345
 718500: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 354.
 718500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=5), [sn:157].
 718500: global: Renamed reg 1 to physical reg 355 old mapping was 346
 718500: system.cpu.rename: [tid:0]: Renaming arch reg 1 to physical reg 355.
 718500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=6), [sn:157].
 718500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 718500: system.cpu.rename: [tid:0]: Processing instruction [sn:158] with PC (0x145ac=>0x145b0).(0=>1).
 718500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1536 (flattened 0), got phys reg 353
 718500: system.cpu.rename: [tid:0]: Register 353 is not ready.
 718500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 718500: system.cpu.rename: [tid:0]: Register 325 is ready.
 718500: global: [sn:158] has 1 ready out of 3 sources. RTI 0)
 718500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 718500: system.cpu.rename: [tid:0]: Register 325 is ready.
 718500: global: [sn:158] has 2 ready out of 3 sources. RTI 0)
 718500: system.cpu.rename: Activity this cycle.
 718500: system.cpu.iew: Issue: Processing [tid:0]
 718500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 718500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x145a0=>0x145a4).(0=>1) [sn:154] [tid:0] to IQ.
 718500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:154]
 718500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 718500: system.cpu.iew.lsq.thread0: Inserting load PC (0x145a0=>0x145a4).(0=>1), idx:2 [sn:154]
 718500: system.cpu.iq: Adding instruction [sn:154] PC (0x145a0=>0x145a4).(0=>1) to the IQ.
 718500: memdepentry: Memory dependency entry created.  memdep_count=1 (0x145a0=>0x145a4).(0=>1)
 718500: global: Inst 0x145a0 with index 360 had no SSID
 718500: system.cpu.memDep0: No dependency for inst PC (0x145a0=>0x145a4).(0=>1) [sn:154].
 718500: system.cpu.memDep0: Adding instruction [sn:154] to the ready list.
 718500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x145a0=>0x145a4).(0=>1) opclass:32 [sn:154].
 718500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x145a4=>0x145a8).(0=>1) [sn:155] [tid:0] to IQ.
 718500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:155]
 718500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 718500: system.cpu.iew.lsq.thread0: Inserting load PC (0x145a4=>0x145a8).(0=>1), idx:3 [sn:155]
 718500: system.cpu.iq: Adding instruction [sn:155] PC (0x145a4=>0x145a8).(0=>1) to the IQ.
 718500: memdepentry: Memory dependency entry created.  memdep_count=2 (0x145a4=>0x145a8).(0=>1)
 718500: global: Inst 0x145a4 with index 361 had no SSID
 718500: system.cpu.memDep0: No dependency for inst PC (0x145a4=>0x145a8).(0=>1) [sn:155].
 718500: system.cpu.memDep0: Adding instruction [sn:155] to the ready list.
 718500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x145a4=>0x145a8).(0=>1) opclass:32 [sn:155].
 718500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x145a4=>0x145a8).(1=>2) [sn:156] [tid:0] to IQ.
 718500: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:156]
 718500: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:156]
 718500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 718500: system.cpu.iq: Thread 0: Issuing instruction PC (0x145a0=>0x145a4).(0=>1) [sn:154]
 718500: system.cpu.memDep0: Issuing instruction PC 0x145a0 [sn:154].
 718500: system.cpu.iew: Processing [tid:0]
 718500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 718500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 718500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 718500: system.cpu.iew: IQ has 36 free entries (Can schedule: 1).  LQ has 14 free entries. SQ has 16 free entries.
 718500: system.cpu.iew: IEW switching to active
 718500: system.cpu.iew: Activating stage.
 718500: system.cpu: Activity: 12
 718500: system.cpu.commit: Getting instructions from Rename stage.
 718500: system.cpu.commit: Inserting PC (0x145a0=>0x145a4).(0=>1) [sn:154] [tid:0] into ROB.
 718500: system.cpu.rob: Adding inst PC (0x145a0=>0x145a4).(0=>1) to the ROB.
 718500: system.cpu.rob: [tid:0] Now has 1 instructions.
 718500: system.cpu.commit: Inserting PC (0x145a4=>0x145a8).(0=>1) [sn:155] [tid:0] into ROB.
 718500: system.cpu.rob: Adding inst PC (0x145a4=>0x145a8).(0=>1) to the ROB.
 718500: system.cpu.rob: [tid:0] Now has 2 instructions.
 718500: system.cpu.commit: Inserting PC (0x145a4=>0x145a8).(1=>2) [sn:156] [tid:0] into ROB.
 718500: system.cpu.rob: Adding inst PC (0x145a4=>0x145a8).(1=>2) to the ROB.
 718500: system.cpu.rob: [tid:0] Now has 3 instructions.
 718500: system.cpu.commit: Trying to commit instructions in the ROB.
 718500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:154] PC (0x145a0=>0x145a4).(0=>1) is head of ROB and not ready
 718500: system.cpu.commit: [tid:0]: ROB has 3 insts & 37 free entries.
 718500: system.cpu.commit: Activity This Cycle.
 718500: system.cpu: Activity: 11
 718500: system.cpu: Removing instruction, [tid:0] [sn:168] PC (0x1450c=>0x14510).(0=>1)
 718500: system.cpu: Removing instruction, [tid:0] [sn:167] PC (0x145cc=>0x145d0).(0=>1)
 718500: system.cpu: Removing instruction, [tid:0] [sn:166] PC (0x145c8=>0x145cc).(0=>1)
 718500: system.cpu: Removing instruction, [tid:0] [sn:165] PC (0x145c4=>0x145c8).(0=>1)
 718500: system.cpu: Removing instruction, [tid:0] [sn:164] PC (0x145c0=>0x145c4).(1=>2)
 718500: system.cpu: Removing instruction, [tid:0] [sn:163] PC (0x145c0=>0x145c4).(0=>1)
 718500: system.cpu: Removing instruction, [tid:0] [sn:162] PC (0x145bc=>0x145c0).(0=>1)
 718500: system.cpu: Removing instruction, [tid:0] [sn:161] PC (0x145b8=>0x145bc).(0=>1)
 718500: system.cpu: Removing instruction, [tid:0] [sn:160] PC (0x145b4=>0x145b8).(0=>1)
 718500: system.cpu: Scheduling next tick!
 719000: system.cpu.icache_port: Fetch unit received timing
 719000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 719000: system.cpu: CPU already running.
 719000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 719000: system.cpu.fetch: Activating stage.
 719000: system.cpu: Activity: 12
 719000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 719000: system.cpu.fetch: [tid:0]: Squashing instructions due to squash from decode.
 719000: system.cpu.fetch: Squashing from decode with PC = (0x1450c=>0x14510).(0=>1)
 719000: system.cpu.fetch: [tid:0]: Squashing from decode.
 719000: system.cpu.fetch: [tid:0]: Squashing, setting PC to: (0x1450c=>0x14510).(0=>1).
 719000: system.cpu: Deleting instructions from instruction list that are from [tid:0] and above [sn:159] (end=159).
 719000: system.cpu.fetch: Running stage.
 719000: system.cpu.fetch: There are no more threads available to fetch from.
 719000: system.cpu.fetch: [tid:0]: Fetch is squashing!
 719000: system.cpu.decode: Processing [tid:0]
 719000: system.cpu.decode: [tid:0]: Done squashing, switching to running.
 719000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 719000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 719000: system.cpu.decode: [tid:0]: Processing instruction [sn:162] with PC (0x145bc=>0x145c0).(0=>1)
 719000: system.cpu.decode: [tid:0]: Instruction 162 with PC (0x145bc=>0x145c0).(0=>1) is squashed, skipping.
 719000: system.cpu.decode: [tid:0]: Processing instruction [sn:163] with PC (0x145c0=>0x145c4).(0=>1)
 719000: system.cpu.decode: [tid:0]: Instruction 163 with PC (0x145c0=>0x145c4).(0=>1) is squashed, skipping.
 719000: system.cpu.decode: [tid:0]: Processing instruction [sn:164] with PC (0x145c0=>0x145c4).(1=>2)
 719000: system.cpu.decode: [tid:0]: Instruction 164 with PC (0x145c0=>0x145c4).(1=>2) is squashed, skipping.
 719000: system.cpu.rename: Processing [tid:0]
 719000: system.cpu.rename: [tid:0]: Free IQ: 38, Free ROB: 37, Free LQ: 16, Free SQ: 16
 719000: system.cpu.rename: [tid:0]: 5 instructions not yet in ROB
 719000: system.cpu.rename: calcFreeROBEntires: free robEntries: 37, instsInProgress: 5, dispatched Insts: 3
 719000: system.cpu.rename: [tid:0]: 35 rob free
 719000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 38, instsInProgress: 5, dispatched Insts: 3
 719000: system.cpu.rename: [tid:0]: 36 iq free
 719000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 2, loads dispatchedToLQ: 2
 719000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 719000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 719000: system.cpu.iew: Issue: Processing [tid:0]
 719000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 719000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x145a8=>0x145ac).(0=>1) [sn:157] [tid:0] to IQ.
 719000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:157]
 719000: system.cpu.iq: Adding instruction [sn:157] PC (0x145a8=>0x145ac).(0=>1) to the IQ.
 719000: system.cpu.iq: Instruction PC (0x145a8=>0x145ac).(0=>1) has src reg 119 that is being added to the dependency chain.
 719000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x145ac=>0x145b0).(0=>1) [sn:158] [tid:0] to IQ.
 719000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:158]
 719000: system.cpu.iq: Adding instruction [sn:158] PC (0x145ac=>0x145b0).(0=>1) to the IQ.
 719000: system.cpu.iq: Instruction PC (0x145ac=>0x145b0).(0=>1) has src reg 353 that is being added to the dependency chain.
 719000: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:156]
 719000: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:156]
 719000: global: RegFile: Access to cc register 325, has data 0
 719000: global: RegFile: Access to cc register 325, has data 0
 719000: global: RegFile: Access to cc register 325, has data 0
 719000: global: RegFile: Access to int register 107, has data 0xbefffed0
 719000: global: RegFile: Setting int register 120 to 0xbefffed8
 719000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 719000: system.cpu.iq: Waking dependents of completed instruction.
 719000: system.cpu.iq: Waking any dependents on register 120.
 719000: system.cpu.iew: Sending instructions to commit, [sn:156] PC (0x145a4=>0x145a8).(1=>2).
 719000: system.cpu.iew: Setting Destination Register 120
 719000: system.cpu.scoreboard: Setting reg 120 as ready
 719000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 719000: system.cpu.iq: Thread 0: Issuing instruction PC (0x145a4=>0x145a8).(0=>1) [sn:155]
 719000: system.cpu.memDep0: Issuing instruction PC 0x145a4 [sn:155].
 719000: system.cpu: Activity: 13
 719000: system.cpu.iew: Processing [tid:0]
 719000: system.cpu.iew: [tid:0], Dispatch dispatched 2 instructions.
 719000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 719000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 719000: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 16 free entries.
 719000: system.cpu.iew: IEW switching to idle
 719000: system.cpu.iew: Deactivating stage.
 719000: system.cpu: Activity: 12
 719000: system.cpu.commit: Getting instructions from Rename stage.
 719000: system.cpu.commit: Inserting PC (0x145a8=>0x145ac).(0=>1) [sn:157] [tid:0] into ROB.
 719000: system.cpu.rob: Adding inst PC (0x145a8=>0x145ac).(0=>1) to the ROB.
 719000: system.cpu.rob: [tid:0] Now has 4 instructions.
 719000: system.cpu.commit: Inserting PC (0x145ac=>0x145b0).(0=>1) [sn:158] [tid:0] into ROB.
 719000: system.cpu.rob: Adding inst PC (0x145ac=>0x145b0).(0=>1) to the ROB.
 719000: system.cpu.rob: [tid:0] Now has 5 instructions.
 719000: system.cpu.commit: Trying to commit instructions in the ROB.
 719000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:154] PC (0x145a0=>0x145a4).(0=>1) is head of ROB and not ready
 719000: system.cpu.commit: [tid:0]: ROB has 5 insts & 35 free entries.
 719000: system.cpu.commit: Activity This Cycle.
 719000: system.cpu: Activity: 11
 719000: system.cpu: Scheduling next tick!
 719000: system.cpu.iq: Processing FU completion [sn:154]
 719000: system.cpu: CPU already running.
 719500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 719500: system.cpu.fetch: [tid:0]: Done squashing, switching to running.
 719500: system.cpu.fetch: Running stage.
 719500: system.cpu.fetch: Attempting to fetch from [tid:0]
 719500: system.cpu.fetch: [tid:0]: Attempting to translate and read instruction, starting at PC (0x1450c=>0x14510).(0=>1).
 719500: system.cpu.fetch: [tid:0] Fetching cache line 0x14500 for addr 0x1450c
 719500: system.cpu: CPU already running.
 719500: system.cpu.fetch: Fetch: Doing instruction read.
 719500: system.cpu.fetch: [tid:0]: Doing Icache access.
 719500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 719500: system.cpu.fetch: Deactivating stage.
 719500: system.cpu: Activity: 10
 719500: system.cpu.decode: Processing [tid:0]
 719500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 719500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 719500: system.cpu.decode: [tid:0]: Processing instruction [sn:165] with PC (0x145c4=>0x145c8).(0=>1)
 719500: system.cpu.decode: [tid:0]: Instruction 165 with PC (0x145c4=>0x145c8).(0=>1) is squashed, skipping.
 719500: system.cpu.decode: [tid:0]: Processing instruction [sn:166] with PC (0x145c8=>0x145cc).(0=>1)
 719500: system.cpu.decode: [tid:0]: Instruction 166 with PC (0x145c8=>0x145cc).(0=>1) is squashed, skipping.
 719500: system.cpu.decode: [tid:0]: Processing instruction [sn:167] with PC (0x145cc=>0x145d0).(0=>1)
 719500: system.cpu.decode: [tid:0]: Instruction 167 with PC (0x145cc=>0x145d0).(0=>1) is squashed, skipping.
 719500: system.cpu.rename: Processing [tid:0]
 719500: system.cpu.rename: [tid:0]: Free IQ: 38, Free ROB: 35, Free LQ: 16, Free SQ: 16
 719500: system.cpu.rename: [tid:0]: 2 instructions not yet in ROB
 719500: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 2, dispatched Insts: 2
 719500: system.cpu.rename: [tid:0]: 35 rob free
 719500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 38, instsInProgress: 2, dispatched Insts: 2
 719500: system.cpu.rename: [tid:0]: 38 iq free
 719500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 719500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 719500: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 2, dispatched Insts: 2
 719500: system.cpu.rename: [tid:0]: 35 rob free
 719500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 38, instsInProgress: 2, dispatched Insts: 2
 719500: system.cpu.rename: [tid:0]: 38 iq free
 719500: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
 719500: system.cpu.rename: [tid:0]: 2 insts pipelining from Rename | 2 insts dispatched to IQ last cycle.
 719500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 719500: system.cpu.rename: [tid:0]: Processing instruction [sn:159] with PC (0x145b0=>0x145b4).(0=>1).
 719500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 719500: system.cpu.rename: [tid:0]: Register 325 is ready.
 719500: global: [sn:159] has 1 ready out of 3 sources. RTI 0)
 719500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 719500: system.cpu.rename: [tid:0]: Register 325 is ready.
 719500: global: [sn:159] has 2 ready out of 3 sources. RTI 0)
 719500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 719500: system.cpu.rename: [tid:0]: Register 325 is ready.
 719500: global: [sn:159] has 3 ready out of 3 sources. RTI 0)
 719500: system.cpu.rename: Activity this cycle.
 719500: system.cpu: Activity: 11
 719500: system.cpu.iew: Issue: Processing [tid:0]
 719500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 719500: system.cpu.iew: Execute: Executing instructions from IQ.
 719500: system.cpu.iew: Execute: Processing PC (0x145a0=>0x145a4).(0=>1), [tid:0] [sn:154].
 719500: system.cpu.iew: Execute: Calculating address for memory reference.
 719500: system.cpu.iew.lsq.thread0: Executing load PC (0x145a0=>0x145a4).(0=>1), [sn:154]
 719500: global: RegFile: Access to int register 107, has data 0xbefffed0
 719500: global: RegFile: Access to cc register 325, has data 0
 719500: global: RegFile: Access to cc register 325, has data 0
 719500: global: RegFile: Access to cc register 325, has data 0
 719500: system.cpu.iew.lsq.thread0: Read called, load idx: 2, store idx: -1, storeHead: 9 addr: 0x77ecc
 719500: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:154] PC (0x145a0=>0x145a4).(0=>1)
 719500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 719500: system.cpu.iq: Not able to schedule any instructions.
 719500: system.cpu.iew: Processing [tid:0]
 719500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 719500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 719500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 719500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 719500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 719500: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 16 free entries.
 719500: system.cpu.iew: Activity this cycle.
 719500: system.cpu.commit: Getting instructions from Rename stage.
 719500: system.cpu.commit: Trying to commit instructions in the ROB.
 719500: system.cpu.commit: [tid:0]: Marking PC (0x145a4=>0x145a8).(1=>2), [sn:156] ready within ROB.
 719500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:154] PC (0x145a0=>0x145a4).(0=>1) is head of ROB and not ready
 719500: system.cpu.commit: [tid:0]: ROB has 5 insts & 35 free entries.
 719500: global: DynInst: [sn:161] Instruction destroyed. Instcount for system.cpu = 34
 719500: global: DynInst: [sn:160] Instruction destroyed. Instcount for system.cpu = 33
 719500: system.cpu: Activity: 10
 719500: system.cpu: Scheduling next tick!
 719500: system.cpu.iq: Processing FU completion [sn:155]
 719500: system.cpu: CPU already running.
 720000: system.cpu.icache_port: Fetch unit received timing
 720000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 720000: system.cpu: CPU already running.
 720000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 720000: system.cpu.fetch: Activating stage.
 720000: system.cpu: Activity: 11
 720000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 720000: system.cpu.fetch: Running stage.
 720000: system.cpu.fetch: Attempting to fetch from [tid:0]
 720000: system.cpu.fetch: [tid:0]: Icache miss is complete.
 720000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 720000: global: DynInst: [sn:169] Instruction created. Instcount for system.cpu = 34
 720000: system.cpu.fetch: [tid:0]: Instruction PC 0x1450c (0) created [sn:169].
 720000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #360]
 720000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 720000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14510=>0x14514).(0=>1).
 720000: system.cpu.fetch: [tid:0] Fetching cache line 0x14510 for addr 0x14510
 720000: system.cpu: CPU already running.
 720000: system.cpu.fetch: Fetch: Doing instruction read.
 720000: system.cpu.fetch: [tid:0]: Doing Icache access.
 720000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 720000: system.cpu.fetch: Deactivating stage.
 720000: system.cpu: Activity: 10
 720000: system.cpu.fetch: [tid:0][sn:169]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 720000: system.cpu.fetch: Activity this cycle.
 720000: system.cpu: Activity: 11
 720000: system.cpu.decode: Processing [tid:0]
 720000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 720000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 720000: system.cpu.decode: [tid:0]: Processing instruction [sn:168] with PC (0x1450c=>0x14510).(0=>1)
 720000: system.cpu.decode: [tid:0]: Instruction 168 with PC (0x1450c=>0x14510).(0=>1) is squashed, skipping.
 720000: system.cpu.rename: Processing [tid:0]
 720000: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 35, Free LQ: 14, Free SQ: 16
 720000: system.cpu.rename: [tid:0]: 1 instructions not yet in ROB
 720000: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 1, dispatched Insts: 0
 720000: system.cpu.rename: [tid:0]: 34 rob free
 720000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 1, dispatched Insts: 0
 720000: system.cpu.rename: [tid:0]: 33 iq free
 720000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 720000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 720000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 720000: system.cpu.iew: Issue: Processing [tid:0]
 720000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 720000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x145b0=>0x145b4).(0=>1) [sn:159] [tid:0] to IQ.
 720000: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:159]
 720000: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:159]
 720000: system.cpu.iew: Execute: Executing instructions from IQ.
 720000: system.cpu.iew: Execute: Processing PC (0x145a4=>0x145a8).(0=>1), [tid:0] [sn:155].
 720000: system.cpu.iew: Execute: Calculating address for memory reference.
 720000: system.cpu.iew.lsq.thread0: Executing load PC (0x145a4=>0x145a8).(0=>1), [sn:155]
 720000: global: RegFile: Access to int register 107, has data 0xbefffed0
 720000: global: RegFile: Access to cc register 325, has data 0
 720000: global: RegFile: Access to cc register 325, has data 0
 720000: global: RegFile: Access to cc register 325, has data 0
 720000: system.cpu.iew.lsq.thread0: Read called, load idx: 3, store idx: -1, storeHead: 9 addr: 0x77ed0
 720000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:155] PC (0x145a4=>0x145a8).(0=>1)
 720000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 720000: system.cpu.iq: Not able to schedule any instructions.
 720000: system.cpu.iew: Processing [tid:0]
 720000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 720000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 720000: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 720000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 720000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 720000: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 16 free entries.
 720000: system.cpu.iew: Activity this cycle.
 720000: system.cpu.commit: Getting instructions from Rename stage.
 720000: system.cpu.commit: Inserting PC (0x145b0=>0x145b4).(0=>1) [sn:159] [tid:0] into ROB.
 720000: system.cpu.rob: Adding inst PC (0x145b0=>0x145b4).(0=>1) to the ROB.
 720000: system.cpu.rob: [tid:0] Now has 6 instructions.
 720000: system.cpu.commit: Trying to commit instructions in the ROB.
 720000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:154] PC (0x145a0=>0x145a4).(0=>1) is head of ROB and not ready
 720000: system.cpu.commit: [tid:0]: ROB has 6 insts & 34 free entries.
 720000: system.cpu.commit: Activity This Cycle.
 720000: global: DynInst: [sn:164] Instruction destroyed. Instcount for system.cpu = 33
 720000: global: DynInst: [sn:163] Instruction destroyed. Instcount for system.cpu = 32
 720000: global: DynInst: [sn:162] Instruction destroyed. Instcount for system.cpu = 31
 720000: system.cpu: Activity: 10
 720000: system.cpu: Scheduling next tick!
 720500: system.cpu.icache_port: Fetch unit received timing
 720500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 720500: system.cpu: CPU already running.
 720500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 720500: system.cpu.fetch: Activating stage.
 720500: system.cpu: Activity: 11
 720500: system.cpu.iew.lsq.thread0: Writeback event [sn:154].
 720500: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:154].
 720500: system.cpu: CPU already running.
 720500: global: RegFile: Access to cc register 325, has data 0
 720500: global: RegFile: Access to cc register 325, has data 0
 720500: global: RegFile: Access to cc register 325, has data 0
 720500: global: RegFile: Setting int register 118 to 0x64
 720500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 720500: system.cpu.iew: Activity this cycle.
 720500: system.cpu: Activity: 12
 720500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 720500: system.cpu.fetch: Running stage.
 720500: system.cpu.fetch: Attempting to fetch from [tid:0]
 720500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 720500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 720500: global: DynInst: [sn:170] Instruction created. Instcount for system.cpu = 32
 720500: system.cpu.fetch: [tid:0]: Instruction PC 0x14510 (0) created [sn:170].
 720500: system.cpu.fetch: [tid:0]: Instruction is:   cmps   r2, #15
 720500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 720500: global: DynInst: [sn:171] Instruction created. Instcount for system.cpu = 33
 720500: system.cpu.fetch: [tid:0]: Instruction PC 0x14514 (0) created [sn:171].
 720500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #360]
 720500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 720500: global: DynInst: [sn:172] Instruction created. Instcount for system.cpu = 34
 720500: system.cpu.fetch: [tid:0]: Instruction PC 0x14518 (0) created [sn:172].
 720500: system.cpu.fetch: [tid:0]: Instruction is:   str   r5, [r3, #0]
 720500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 720500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 720500: system.cpu.fetch: [tid:0][sn:170]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 720500: system.cpu.fetch: [tid:0][sn:171]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 720500: system.cpu.fetch: [tid:0][sn:172]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 720500: system.cpu.fetch: Activity this cycle.
 720500: system.cpu.decode: Processing [tid:0]
 720500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 720500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 720500: system.cpu.rename: Processing [tid:0]
 720500: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 34, Free LQ: 14, Free SQ: 16
 720500: system.cpu.rename: [tid:0]: 1 instructions not yet in ROB
 720500: system.cpu.rename: calcFreeROBEntires: free robEntries: 34, instsInProgress: 1, dispatched Insts: 1
 720500: system.cpu.rename: [tid:0]: 34 rob free
 720500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 1, dispatched Insts: 1
 720500: system.cpu.rename: [tid:0]: 34 iq free
 720500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 720500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 720500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 720500: system.cpu.iew: Issue: Processing [tid:0]
 720500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 720500: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:159]
 720500: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:159]
 720500: global: RegFile: Access to cc register 325, has data 0
 720500: global: RegFile: Access to cc register 325, has data 0
 720500: global: RegFile: Access to cc register 325, has data 0
 720500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1, wbActual:1
 720500: system.cpu.iq: Waking dependents of completed instruction.
 720500: system.cpu.iew: Sending instructions to commit, [sn:154] PC (0x145a0=>0x145a4).(0=>1).
 720500: system.cpu.iew: Setting Destination Register 118
 720500: system.cpu.scoreboard: Setting reg 118 as ready
 720500: system.cpu.iq: Waking dependents of completed instruction.
 720500: system.cpu.iq: Completing mem instruction PC: (0x145a0=>0x145a4).(0=>1) [sn:154]
 720500: system.cpu.memDep0: Completed mem instruction PC (0x145a0=>0x145a4).(0=>1) [sn:154].
 720500: memdepentry: Memory dependency entry deleted.  memdep_count=1 (0x145a0=>0x145a4).(0=>1)
 720500: system.cpu.iq: Waking any dependents on register 118.
 720500: system.cpu.iew: Sending instructions to commit, [sn:159] PC (0x145b0=>0x1450c).(0=>1).
 720500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 720500: system.cpu.iq: Not able to schedule any instructions.
 720500: system.cpu.iew: Processing [tid:0]
 720500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 720500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 720500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 720500: system.cpu.iew: IQ has 35 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 16 free entries.
 720500: system.cpu.commit: Getting instructions from Rename stage.
 720500: system.cpu.commit: Trying to commit instructions in the ROB.
 720500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:154] PC (0x145a0=>0x145a4).(0=>1) is head of ROB and not ready
 720500: system.cpu.commit: [tid:0]: ROB has 6 insts & 34 free entries.
 720500: global: DynInst: [sn:167] Instruction destroyed. Instcount for system.cpu = 33
 720500: global: DynInst: [sn:166] Instruction destroyed. Instcount for system.cpu = 32
 720500: global: DynInst: [sn:165] Instruction destroyed. Instcount for system.cpu = 31
 720500: system.cpu: Activity: 11
 720500: system.cpu: Scheduling next tick!
 721000: system.cpu.iew.lsq.thread0: Writeback event [sn:155].
 721000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:155].
 721000: system.cpu: CPU already running.
 721000: global: RegFile: Access to cc register 325, has data 0
 721000: global: RegFile: Access to cc register 325, has data 0
 721000: global: RegFile: Access to cc register 325, has data 0
 721000: global: RegFile: Setting int register 119 to 0x17
 721000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 721000: system.cpu.iew: Activity this cycle.
 721000: system.cpu: Activity: 12
 721000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 721000: system.cpu.fetch: Running stage.
 721000: system.cpu.fetch: Attempting to fetch from [tid:0]
 721000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 721000: global: DynInst: [sn:173] Instruction created. Instcount for system.cpu = 32
 721000: system.cpu.fetch: [tid:0]: Instruction PC 0x1451c (0) created [sn:173].
 721000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [sp, #4]
 721000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 721000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14520=>0x14524).(0=>1).
 721000: system.cpu.fetch: [tid:0] Fetching cache line 0x14520 for addr 0x14520
 721000: system.cpu: CPU already running.
 721000: system.cpu.fetch: Fetch: Doing instruction read.
 721000: system.cpu.fetch: [tid:0]: Doing Icache access.
 721000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 721000: system.cpu.fetch: Deactivating stage.
 721000: system.cpu: Activity: 11
 721000: system.cpu.fetch: [tid:0][sn:173]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 721000: system.cpu.fetch: Activity this cycle.
 721000: system.cpu.decode: Processing [tid:0]
 721000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 721000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 721000: system.cpu.rename: Processing [tid:0]
 721000: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 34, Free LQ: 14, Free SQ: 16
 721000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 721000: system.cpu.rename: calcFreeROBEntires: free robEntries: 34, instsInProgress: 0, dispatched Insts: 0
 721000: system.cpu.rename: [tid:0]: 34 rob free
 721000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 721000: system.cpu.rename: [tid:0]: 34 iq free
 721000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 721000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 721000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 721000: system.cpu.iew: Issue: Processing [tid:0]
 721000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 721000: system.cpu.iew: Sending instructions to commit, [sn:155] PC (0x145a4=>0x145a8).(0=>1).
 721000: system.cpu.iew: Setting Destination Register 119
 721000: system.cpu.scoreboard: Setting reg 119 as ready
 721000: system.cpu.iq: Waking dependents of completed instruction.
 721000: system.cpu.iq: Completing mem instruction PC: (0x145a4=>0x145a8).(0=>1) [sn:155]
 721000: system.cpu.memDep0: Completed mem instruction PC (0x145a4=>0x145a8).(0=>1) [sn:155].
 721000: memdepentry: Memory dependency entry deleted.  memdep_count=0 (0x145a4=>0x145a8).(0=>1)
 721000: system.cpu.iq: Waking any dependents on register 119.
 721000: system.cpu.iq: Waking up a dependent instruction, [sn:157] PC (0x145a8=>0x145ac).(0=>1).
 721000: global: [sn:157] has 4 ready out of 4 sources. RTI 0)
 721000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x145a8=>0x145ac).(0=>1) opclass:1 [sn:157].
 721000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 721000: system.cpu.iq: Thread 0: Issuing instruction PC (0x145a8=>0x145ac).(0=>1) [sn:157]
 721000: system.cpu.iew: Processing [tid:0]
 721000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 721000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 721000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 721000: system.cpu.iew: IQ has 37 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 16 free entries.
 721000: system.cpu.commit: Getting instructions from Rename stage.
 721000: system.cpu.commit: Trying to commit instructions in the ROB.
 721000: system.cpu.commit: [tid:0]: Marking PC (0x145a0=>0x145a4).(0=>1), [sn:154] ready within ROB.
 721000: system.cpu.commit: [tid:0]: Marking PC (0x145b0=>0x1450c).(0=>1), [sn:159] ready within ROB.
 721000: system.cpu.commit: [tid:0]: Instruction [sn:154] PC (0x145a0=>0x145a4).(0=>1) is head of ROB and ready to commit
 721000: system.cpu.commit: [tid:0]: ROB has 6 insts & 34 free entries.
 721000: system.cpu.commit: Activating stage.
 721000: system.cpu: Activity: 12
 721000: global: DynInst: [sn:168] Instruction destroyed. Instcount for system.cpu = 31
 721000: system.cpu: Activity: 11
 721000: system.cpu: Scheduling next tick!
 721500: system.cpu.icache_port: Fetch unit received timing
 721500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 721500: system.cpu: CPU already running.
 721500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 721500: system.cpu.fetch: Activating stage.
 721500: system.cpu: Activity: 12
 721500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 721500: system.cpu.fetch: Running stage.
 721500: system.cpu.fetch: Attempting to fetch from [tid:0]
 721500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 721500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 721500: global: DynInst: [sn:174] Instruction created. Instcount for system.cpu = 32
 721500: system.cpu.fetch: [tid:0]: Instruction PC 0x14520 (0) created [sn:174].
 721500: system.cpu.fetch: [tid:0]: Instruction is:   str   r6, [r4, #4]
 721500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 721500: global: DynInst: [sn:175] Instruction created. Instcount for system.cpu = 33
 721500: system.cpu.fetch: [tid:0]: Instruction PC 0x14524 (0) created [sn:175].
 721500: system.cpu.fetch: [tid:0]: Instruction is:   str   r3, [r2, #0]
 721500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 721500: global: DynInst: [sn:176] Instruction created. Instcount for system.cpu = 34
 721500: system.cpu.fetch: [tid:0]: Instruction PC 0x14528 (0) created [sn:176].
 721500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #344]
 721500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 721500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 721500: system.cpu.fetch: [tid:0][sn:174]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 721500: system.cpu.fetch: [tid:0][sn:175]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 721500: system.cpu.fetch: [tid:0][sn:176]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 721500: system.cpu.fetch: Activity this cycle.
 721500: system.cpu: Activity: 13
 721500: system.cpu.decode: Processing [tid:0]
 721500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 721500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 721500: system.cpu.decode: [tid:0]: Processing instruction [sn:169] with PC (0x1450c=>0x14510).(0=>1)
 721500: system.cpu.decode: Activity this cycle.
 721500: system.cpu.rename: Processing [tid:0]
 721500: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 34, Free LQ: 14, Free SQ: 16
 721500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 721500: system.cpu.rename: calcFreeROBEntires: free robEntries: 34, instsInProgress: 0, dispatched Insts: 0
 721500: system.cpu.rename: [tid:0]: 34 rob free
 721500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 34, instsInProgress: 0, dispatched Insts: 0
 721500: system.cpu.rename: [tid:0]: 34 iq free
 721500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 721500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 721500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 721500: system.cpu.iew: Issue: Processing [tid:0]
 721500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 721500: system.cpu.iew: Execute: Executing instructions from IQ.
 721500: system.cpu.iew: Execute: Processing PC (0x145a8=>0x145ac).(0=>1), [tid:0] [sn:157].
 721500: global: RegFile: Access to cc register 325, has data 0
 721500: global: RegFile: Access to cc register 325, has data 0
 721500: global: RegFile: Access to cc register 325, has data 0
 721500: global: RegFile: Access to int register 119, has data 0x17
 721500: global: RegFile: Setting cc register 353 to 0
 721500: global: RegFile: Setting cc register 354 to 0
 721500: global: RegFile: Setting cc register 355 to 0x1
 721500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 721500: system.cpu.iew: Sending instructions to commit, [sn:157] PC (0x145a8=>0x145ac).(0=>1).
 721500: system.cpu.iew: Setting Destination Register 353
 721500: system.cpu.scoreboard: Setting reg 353 as ready
 721500: system.cpu.iew: Setting Destination Register 354
 721500: system.cpu.scoreboard: Setting reg 354 as ready
 721500: system.cpu.iew: Setting Destination Register 355
 721500: system.cpu.scoreboard: Setting reg 355 as ready
 721500: system.cpu.iq: Waking dependents of completed instruction.
 721500: system.cpu.iq: Waking any dependents on register 353.
 721500: system.cpu.iq: Waking up a dependent instruction, [sn:158] PC (0x145ac=>0x145b0).(0=>1).
 721500: global: [sn:158] has 3 ready out of 3 sources. RTI 0)
 721500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x145ac=>0x145b0).(0=>1) opclass:1 [sn:158].
 721500: system.cpu.iq: Waking any dependents on register 354.
 721500: system.cpu.iq: Waking any dependents on register 355.
 721500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 721500: system.cpu.iq: Thread 0: Issuing instruction PC (0x145ac=>0x145b0).(0=>1) [sn:158]
 721500: system.cpu.iew: Processing [tid:0]
 721500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 721500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 721500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 721500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 721500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 721500: system.cpu.iew: IQ has 38 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 16 free entries.
 721500: system.cpu.iew: Activity this cycle.
 721500: system.cpu.commit: Getting instructions from Rename stage.
 721500: system.cpu.commit: Trying to commit instructions in the ROB.
 721500: system.cpu.commit: Trying to commit head instruction, [sn:154] [tid:0]
 721500: system.cpu.commit: Committing instruction with [sn:154] PC (0x145a0=>0x145a4).(0=>1)
 721500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x145a0=>0x145a4).(0=>1), [sn:154]
 721500: system.cpu: Removing committed instruction [tid:0] PC (0x145a0=>0x145a4).(0=>1) [sn:154]
 721500: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:154]
 721500: system.cpu.commit: [tid:0]: Marking PC (0x145a4=>0x145a8).(0=>1), [sn:155] ready within ROB.
 721500: system.cpu.commit: [tid:0]: Instruction [sn:155] PC (0x145a4=>0x145a8).(0=>1) is head of ROB and ready to commit
 721500: system.cpu.commit: [tid:0]: ROB has 5 insts & 35 free entries.
 721500: system.cpu.commit: Activity This Cycle.
 721500: system.cpu: Activity: 12
 721500: system.cpu: Removing instruction, [tid:0] [sn:154] PC (0x145a0=>0x145a4).(0=>1)
 721500: system.cpu: Scheduling next tick!
 722000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 722000: system.cpu.fetch: Running stage.
 722000: system.cpu.fetch: Attempting to fetch from [tid:0]
 722000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 722000: global: DynInst: [sn:177] Instruction created. Instcount for system.cpu = 35
 722000: system.cpu.fetch: [tid:0]: Instruction PC 0x1452c (0) created [sn:177].
 722000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #344]
 722000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 722000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14530=>0x14534).(0=>1).
 722000: system.cpu.fetch: [tid:0] Fetching cache line 0x14530 for addr 0x14530
 722000: system.cpu: CPU already running.
 722000: system.cpu.fetch: Fetch: Doing instruction read.
 722000: system.cpu.fetch: [tid:0]: Doing Icache access.
 722000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 722000: system.cpu.fetch: Deactivating stage.
 722000: system.cpu: Activity: 11
 722000: system.cpu.fetch: [tid:0][sn:177]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 722000: system.cpu.fetch: Activity this cycle.
 722000: system.cpu: Activity: 12
 722000: system.cpu.decode: Processing [tid:0]
 722000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 722000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 722000: system.cpu.decode: [tid:0]: Processing instruction [sn:170] with PC (0x14510=>0x14514).(0=>1)
 722000: system.cpu.decode: [tid:0]: Processing instruction [sn:171] with PC (0x14514=>0x14518).(0=>1)
 722000: system.cpu.decode: [tid:0]: Processing instruction [sn:172] with PC (0x14518=>0x1451c).(0=>1)
 722000: system.cpu.decode: Activity this cycle.
 722000: system.cpu.rename: Processing [tid:0]
 722000: system.cpu.rename: [tid:0]: Free IQ: 38, Free ROB: 35, Free LQ: 14, Free SQ: 16
 722000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 722000: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 0, dispatched Insts: 0
 722000: system.cpu.rename: [tid:0]: 35 rob free
 722000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 38, instsInProgress: 0, dispatched Insts: 0
 722000: system.cpu.rename: [tid:0]: 38 iq free
 722000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 722000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 722000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 722000: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=6), until [sn:154].
 722000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 95, [sn:154].
 722000: system.cpu.freelist: Freeing register 95.
 722000: system.cpu.iew: Issue: Processing [tid:0]
 722000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 722000: system.cpu.iew: Execute: Executing instructions from IQ.
 722000: system.cpu.iew: Execute: Processing PC (0x145ac=>0x145b0).(0=>1), [tid:0] [sn:158].
 722000: global: RegFile: Access to cc register 353, has data 0
 722000: global: RegFile: Access to cc register 325, has data 0
 722000: global: RegFile: Access to cc register 325, has data 0
 722000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 722000: system.cpu.iew: Execute: Branch mispredict detected.
 722000: system.cpu.iew: Predicted target was PC: (0x145b0=>0x145b4).(0=>1).
 722000: system.cpu.iew: Execute: Redirecting fetch to PC: (0x145ac=>0x14464).(0=>1).
 722000: system.cpu.iew: [tid:0]: Squashing from a specific instruction, PC: (0x145ac=>0x14464).(0=>1) [sn:158].
 722000: system.cpu.iew: Sending instructions to commit, [sn:158] PC (0x145ac=>0x14464).(0=>1).
 722000: system.cpu.iq: Waking dependents of completed instruction.
 722000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 722000: system.cpu.iq: Not able to schedule any instructions.
 722000: system.cpu.iew: Processing [tid:0]
 722000: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x145a0=>0x145a4).(0=>1)
 722000: system.cpu.iq: [tid:0]: Committing instructions older than [sn:154]
 722000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 722000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 722000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 722000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 722000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 722000: system.cpu.iew: IQ has 38 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 16 free entries.
 722000: system.cpu.iew: Activity this cycle.
 722000: system.cpu.commit: Getting instructions from Rename stage.
 722000: system.cpu.commit: Trying to commit instructions in the ROB.
 722000: system.cpu.commit: Trying to commit head instruction, [sn:155] [tid:0]
 722000: system.cpu.commit: Committing instruction with [sn:155] PC (0x145a4=>0x145a8).(0=>1)
 722000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x145a4=>0x145a8).(0=>1), [sn:155]
 722000: system.cpu: Removing committed instruction [tid:0] PC (0x145a4=>0x145a8).(0=>1) [sn:155]
 722000: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:155]
 722000: system.cpu.commit: Trying to commit head instruction, [sn:156] [tid:0]
 722000: system.cpu.commit: Committing instruction with [sn:156] PC (0x145a4=>0x145a8).(1=>2)
 722000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x145a4=>0x145a8).(1=>2), [sn:156]
 722000: system.cpu: Removing committed instruction [tid:0] PC (0x145a4=>0x145a8).(1=>2) [sn:156]
 722000: system.cpu.commit: Instruction is committed successfully. num_committed: 2. [sn:156]
 722000: system.cpu.commit: [tid:0]: Marking PC (0x145a8=>0x145ac).(0=>1), [sn:157] ready within ROB.
 722000: system.cpu.commit: [tid:0]: Instruction [sn:157] PC (0x145a8=>0x145ac).(0=>1) is head of ROB and ready to commit
 722000: system.cpu.commit: [tid:0]: ROB has 3 insts & 37 free entries.
 722000: system.cpu.commit: Activity This Cycle.
 722000: system.cpu: Activity: 11
 722000: system.cpu: Removing instruction, [tid:0] [sn:155] PC (0x145a4=>0x145a8).(0=>1)
 722000: system.cpu: Removing instruction, [tid:0] [sn:156] PC (0x145a4=>0x145a8).(1=>2)
 722000: system.cpu: Scheduling next tick!
 722500: system.cpu.icache_port: Fetch unit received timing
 722500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 722500: system.cpu: CPU already running.
 722500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 722500: system.cpu.fetch: Activating stage.
 722500: system.cpu: Activity: 12
 722500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 722500: system.cpu.fetch: Running stage.
 722500: system.cpu.fetch: Attempting to fetch from [tid:0]
 722500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 722500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 722500: global: DynInst: [sn:178] Instruction created. Instcount for system.cpu = 36
 722500: system.cpu.fetch: [tid:0]: Instruction PC 0x14530 (0) created [sn:178].
 722500: system.cpu.fetch: [tid:0]: Instruction is:   str   fp, [r2, #0]
 722500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 722500: global: DynInst: [sn:179] Instruction created. Instcount for system.cpu = 37
 722500: system.cpu.fetch: [tid:0]: Instruction PC 0x14534 (0) created [sn:179].
 722500: system.cpu.fetch: [tid:0]: Instruction is:   str   r9, [r3, #0]
 722500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 722500: global: DynInst: [sn:180] Instruction created. Instcount for system.cpu = 38
 722500: system.cpu.fetch: [tid:0]: Instruction PC 0x14538 (0) created [sn:180].
 722500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #336]
 722500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 722500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 722500: system.cpu.fetch: [tid:0][sn:178]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 722500: system.cpu.fetch: [tid:0][sn:179]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 722500: system.cpu.fetch: [tid:0][sn:180]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 722500: system.cpu.fetch: Activity this cycle.
 722500: system.cpu: Activity: 13
 722500: system.cpu.decode: Processing [tid:0]
 722500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 722500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 722500: system.cpu.decode: [tid:0]: Processing instruction [sn:173] with PC (0x1451c=>0x14520).(0=>1)
 722500: system.cpu.decode: Activity this cycle.
 722500: system.cpu.rename: Processing [tid:0]
 722500: system.cpu.rename: [tid:0]: Free IQ: 38, Free ROB: 37, Free LQ: 15, Free SQ: 16
 722500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 722500: system.cpu.rename: calcFreeROBEntires: free robEntries: 37, instsInProgress: 0, dispatched Insts: 0
 722500: system.cpu.rename: [tid:0]: 37 rob free
 722500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 38, instsInProgress: 0, dispatched Insts: 0
 722500: system.cpu.rename: [tid:0]: 38 iq free
 722500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 722500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 722500: system.cpu.rename: calcFreeROBEntires: free robEntries: 37, instsInProgress: 0, dispatched Insts: 0
 722500: system.cpu.rename: [tid:0]: 37 rob free
 722500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 38, instsInProgress: 0, dispatched Insts: 0
 722500: system.cpu.rename: [tid:0]: 38 iq free
 722500: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
 722500: system.cpu.rename: [tid:0]: 0 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 722500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 722500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 722500: system.cpu.rename: [tid:0]: Processing instruction [sn:169] with PC (0x1450c=>0x14510).(0=>1).
 722500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 109
 722500: system.cpu.rename: [tid:0]: Register 109 is ready.
 722500: global: [sn:169] has 1 ready out of 5 sources. RTI 0)
 722500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 722500: system.cpu.rename: [tid:0]: Register 960 is ready.
 722500: global: [sn:169] has 2 ready out of 5 sources. RTI 0)
 722500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 722500: system.cpu.rename: [tid:0]: Register 325 is ready.
 722500: global: [sn:169] has 3 ready out of 5 sources. RTI 0)
 722500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 722500: system.cpu.rename: [tid:0]: Register 325 is ready.
 722500: global: [sn:169] has 4 ready out of 5 sources. RTI 0)
 722500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 722500: system.cpu.rename: [tid:0]: Register 325 is ready.
 722500: global: [sn:169] has 5 ready out of 5 sources. RTI 0)
 722500: global: Renamed reg 3 to physical reg 121 old mapping was 119
 722500: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 121.
 722500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=6), [sn:169].
 722500: system.cpu.rename: Activity this cycle.
 722500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=6), until [sn:156].
 722500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 108, [sn:155].
 722500: system.cpu.freelist: Freeing register 108.
 722500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 107, [sn:156].
 722500: system.cpu.freelist: Freeing register 107.
 722500: system.cpu.iew: Issue: Processing [tid:0]
 722500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 722500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 722500: system.cpu.iq: Not able to schedule any instructions.
 722500: system.cpu.iew: Processing [tid:0]
 722500: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x145a4=>0x145a8).(0=>1)
 722500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:156]
 722500: global: DynInst: [sn:156] Instruction destroyed. Instcount for system.cpu = 37
 722500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 722500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 722500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 722500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 722500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 722500: system.cpu.iew: IQ has 38 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 722500: system.cpu.iew: Activity this cycle.
 722500: system.cpu.commit: [tid:0]: Squashing due to branch mispred PC:0x145ac [sn:158]
 722500: system.cpu.commit: [tid:0]: Redirecting to PC 0x14468
 722500: system.cpu.rob: Starting to squash within the ROB.
 722500: system.cpu.rob: [tid:0]: Squashing instructions until [sn:158].
 722500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x145b0=>0x1450c).(0=>1), seq num 159.
 722500: system.cpu.rob: [tid:0]: Done squashing instructions.
 722500: system.cpu.commit: [tid:0]: Marking PC (0x145ac=>0x14464).(0=>1), [sn:158] ready within ROB.
 722500: system.cpu.commit: [tid:0]: Instruction [sn:157] PC (0x145a8=>0x145ac).(0=>1) is head of ROB and ready to commit
 722500: system.cpu.commit: [tid:0]: ROB has 3 insts & 37 free entries.
 722500: system.cpu.commit: Activity This Cycle.
 722500: system.cpu: Activity: 12
 722500: system.cpu: Scheduling next tick!
 723000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 723000: system.cpu.fetch: [tid:0]: Squashing instructions due to squash from commit.
 723000: system.cpu.fetch: [tid:0]: Squash from commit.
 723000: system.cpu.fetch: [tid:0]: Squashing, setting PC to: (0x14464=>0x14468).(0=>1).
 723000: system.cpu: Thread 0: Deleting instructions from instruction list.
 723000: system.cpu: ROB is not empty, squashing insts not in ROB.
 723000: system.cpu: Squashing instruction, [tid:0] [sn:180] PC (0x14538=>0x1453c).(0=>1)
 723000: system.cpu: Squashing instruction, [tid:0] [sn:179] PC (0x14534=>0x14538).(0=>1)
 723000: system.cpu: Squashing instruction, [tid:0] [sn:178] PC (0x14530=>0x14534).(0=>1)
 723000: system.cpu: Squashing instruction, [tid:0] [sn:177] PC (0x1452c=>0x14530).(0=>1)
 723000: system.cpu: Squashing instruction, [tid:0] [sn:176] PC (0x14528=>0x1452c).(0=>1)
 723000: system.cpu: Squashing instruction, [tid:0] [sn:175] PC (0x14524=>0x14528).(0=>1)
 723000: system.cpu: Squashing instruction, [tid:0] [sn:174] PC (0x14520=>0x14524).(0=>1)
 723000: system.cpu: Squashing instruction, [tid:0] [sn:173] PC (0x1451c=>0x14520).(0=>1)
 723000: system.cpu: Squashing instruction, [tid:0] [sn:172] PC (0x14518=>0x1451c).(0=>1)
 723000: system.cpu: Squashing instruction, [tid:0] [sn:171] PC (0x14514=>0x14518).(0=>1)
 723000: system.cpu: Squashing instruction, [tid:0] [sn:170] PC (0x14510=>0x14514).(0=>1)
 723000: system.cpu: Squashing instruction, [tid:0] [sn:169] PC (0x1450c=>0x14510).(0=>1)
 723000: system.cpu.fetch: Running stage.
 723000: system.cpu.fetch: There are no more threads available to fetch from.
 723000: system.cpu.fetch: [tid:0]: Fetch is squashing!
 723000: system.cpu.decode: Processing [tid:0]
 723000: system.cpu.decode: [tid:0]: Squashing instructions due to squash from commit.
 723000: system.cpu.decode: [tid:0]: Squashing.
 723000: system.cpu.rename: Processing [tid:0]
 723000: system.cpu.rename: [tid:0]: Free IQ: 38, Free ROB: 37, Free LQ: 16, Free SQ: 16
 723000: system.cpu.rename: [tid:0]: 1 instructions not yet in ROB
 723000: system.cpu.rename: [tid:0]: Squashing instructions due to squash from commit.
 723000: system.cpu.rename: [tid:0]: Squashing instructions.
 723000: system.cpu.rename: [tid:0]: Removing history entry with sequence number 169.
 723000: system.cpu.freelist: Freeing register 121.
 723000: system.cpu.rename: Activity this cycle.
 723000: system.cpu: Activity: 13
 723000: system.cpu.iew: Issue: Processing [tid:0]
 723000: system.cpu.iew: [tid:0]: Squashing all instructions.
 723000: system.cpu.iq: [tid:0]: Starting to squash instructions in the IQ.
 723000: system.cpu.iq: [tid:0]: Squashing until sequence number 158!
 723000: system.cpu.iq: [tid:0]: Instruction [sn:159] PC (0x145b0=>0x1450c).(0=>1) squashed.
 723000: global: StoreSet: Squashing until inum 158
 723000: system.cpu.iew.lsq.thread0: Squashing until [sn:158]!(Loads:0 Stores:0)
 723000: system.cpu.iew: [tid:0]: Removing skidbuffer instructions until [sn:158].
 723000: system.cpu.iew: [tid:0]: Removing incoming rename instructions
 723000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 723000: system.cpu.iq: Not able to schedule any instructions.
 723000: system.cpu.iew: Processing [tid:0]
 723000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 723000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 723000: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 723000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 723000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 723000: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 723000: system.cpu.iew: Activity this cycle.
 723000: system.cpu.commit: Getting instructions from Rename stage.
 723000: system.cpu.commit: Instruction PC (0x1450c=>0x14510).(0=>1) [sn:169] [tid:0] was squashed, skipping.
 723000: system.cpu.commit: Trying to commit instructions in the ROB.
 723000: system.cpu.commit: Trying to commit head instruction, [sn:157] [tid:0]
 723000: system.cpu.commit: Committing instruction with [sn:157] PC (0x145a8=>0x145ac).(0=>1)
 723000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x145a8=>0x145ac).(0=>1), [sn:157]
 723000: system.cpu: Removing committed instruction [tid:0] PC (0x145a8=>0x145ac).(0=>1) [sn:157]
 723000: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:157]
 723000: system.cpu.commit: Trying to commit head instruction, [sn:158] [tid:0]
 723000: system.cpu.commit: Committing instruction with [sn:158] PC (0x145ac=>0x14464).(0=>1)
 723000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x145ac=>0x14464).(0=>1), [sn:158]
 723000: system.cpu: Removing committed instruction [tid:0] PC (0x145ac=>0x14464).(0=>1) [sn:158]
 723000: system.cpu.commit: Instruction is committed successfully. num_committed: 2. [sn:158]
 723000: system.cpu.commit: Trying to commit head instruction, [sn:159] [tid:0]
 723000: system.cpu.commit: Retiring squashed instruction from ROB.
 723000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x145b0=>0x1450c).(0=>1), [sn:159]
 723000: system.cpu: Removing committed instruction [tid:0] PC (0x145b0=>0x1450c).(0=>1) [sn:159]
 723000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 723000: system.cpu.commit: Activity This Cycle.
 723000: system.cpu.commit: Deactivating stage.
 723000: system.cpu: Activity: 12
 723000: global: DynInst: [sn:154] Instruction destroyed. Instcount for system.cpu = 36
 723000: system.cpu: Activity: 11
 723000: system.cpu: Removing instruction, [tid:0] [sn:180] PC (0x14538=>0x1453c).(0=>1)
 723000: system.cpu: Removing instruction, [tid:0] [sn:179] PC (0x14534=>0x14538).(0=>1)
 723000: system.cpu: Removing instruction, [tid:0] [sn:178] PC (0x14530=>0x14534).(0=>1)
 723000: system.cpu: Removing instruction, [tid:0] [sn:177] PC (0x1452c=>0x14530).(0=>1)
 723000: system.cpu: Removing instruction, [tid:0] [sn:176] PC (0x14528=>0x1452c).(0=>1)
 723000: system.cpu: Removing instruction, [tid:0] [sn:175] PC (0x14524=>0x14528).(0=>1)
 723000: system.cpu: Removing instruction, [tid:0] [sn:174] PC (0x14520=>0x14524).(0=>1)
 723000: system.cpu: Removing instruction, [tid:0] [sn:173] PC (0x1451c=>0x14520).(0=>1)
 723000: system.cpu: Removing instruction, [tid:0] [sn:172] PC (0x14518=>0x1451c).(0=>1)
 723000: system.cpu: Removing instruction, [tid:0] [sn:171] PC (0x14514=>0x14518).(0=>1)
 723000: system.cpu: Removing instruction, [tid:0] [sn:170] PC (0x14510=>0x14514).(0=>1)
 723000: system.cpu: Removing instruction, [tid:0] [sn:169] PC (0x1450c=>0x14510).(0=>1)
 723000: system.cpu: Removing instruction, [tid:0] [sn:157] PC (0x145a8=>0x145ac).(0=>1)
 723000: system.cpu: Removing instruction, [tid:0] [sn:158] PC (0x145ac=>0x14464).(0=>1)
 723000: system.cpu: Removing instruction, [tid:0] [sn:159] PC (0x145b0=>0x1450c).(0=>1)
 723000: global: DynInst: [sn:159] Instruction destroyed. Instcount for system.cpu = 35
 723000: system.cpu: Scheduling next tick!
 723500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 723500: system.cpu.fetch: [tid:0]: Done squashing, switching to running.
 723500: system.cpu.fetch: Running stage.
 723500: system.cpu.fetch: Attempting to fetch from [tid:0]
 723500: system.cpu.fetch: [tid:0]: Attempting to translate and read instruction, starting at PC (0x14464=>0x14468).(0=>1).
 723500: system.cpu.fetch: [tid:0] Fetching cache line 0x14460 for addr 0x14464
 723500: system.cpu: CPU already running.
 723500: system.cpu.fetch: Fetch: Doing instruction read.
 723500: system.cpu.fetch: [tid:0]: Doing Icache access.
 723500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 723500: system.cpu.fetch: Deactivating stage.
 723500: system.cpu: Activity: 10
 723500: system.cpu.decode: Processing [tid:0]
 723500: system.cpu.decode: [tid:0]: Done squashing, switching to running.
 723500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 723500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 723500: system.cpu.decode: [tid:0]: Processing instruction [sn:177] with PC (0x1452c=>0x14530).(0=>1)
 723500: system.cpu.decode: [tid:0]: Instruction 177 with PC (0x1452c=>0x14530).(0=>1) is squashed, skipping.
 723500: system.cpu.rename: Processing [tid:0]
 723500: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 40, Free LQ: 16, Free SQ: 16
 723500: system.cpu.rename: [tid:0]: 1 instructions not yet in ROB
 723500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 1, dispatched Insts: 1
 723500: system.cpu.rename: [tid:0]: 40 rob free
 723500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 39, instsInProgress: 1, dispatched Insts: 1
 723500: system.cpu.rename: [tid:0]: 39 iq free
 723500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 1
 723500: system.cpu.rename: [tid:0]: Done squashing, switching to running.
 723500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 723500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 1, dispatched Insts: 1
 723500: system.cpu.rename: [tid:0]: 40 rob free
 723500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 39, instsInProgress: 1, dispatched Insts: 1
 723500: system.cpu.rename: [tid:0]: 39 iq free
 723500: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
 723500: system.cpu.rename: [tid:0]: 1 insts pipelining from Rename | 1 insts dispatched to IQ last cycle.
 723500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 723500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 1
 723500: system.cpu.rename: [tid:0]: instruction 173 with PC (0x1451c=>0x14520).(0=>1) is squashed, skipping.
 723500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=3), until [sn:158].
 723500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 344, [sn:157].
 723500: system.cpu.freelist: Freeing register 344.
 723500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 345, [sn:157].
 723500: system.cpu.freelist: Freeing register 345.
 723500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 346, [sn:157].
 723500: system.cpu.freelist: Freeing register 346.
 723500: system.cpu.iew: Issue: Processing [tid:0]
 723500: system.cpu.iew: [tid:0]: Done squashing, switching to running.
 723500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 723500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 723500: system.cpu.iq: Not able to schedule any instructions.
 723500: system.cpu.iew: Processing [tid:0]
 723500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:158]
 723500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 723500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 723500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 723500: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 723500: system.cpu.commit: Getting instructions from Rename stage.
 723500: system.cpu.commit: Trying to commit instructions in the ROB.
 723500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 723500: global: DynInst: [sn:155] Instruction destroyed. Instcount for system.cpu = 34
 723500: system.cpu: Activity: 9
 723500: system.cpu: Scheduling next tick!
 724000: system.cpu.icache_port: Fetch unit received timing
 724000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 724000: system.cpu: CPU already running.
 724000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 724000: system.cpu.fetch: Activating stage.
 724000: system.cpu: Activity: 10
 724000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 724000: system.cpu.fetch: Running stage.
 724000: system.cpu.fetch: Attempting to fetch from [tid:0]
 724000: system.cpu.fetch: [tid:0]: Icache miss is complete.
 724000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 724000: global: DynInst: [sn:181] Instruction created. Instcount for system.cpu = 35
 724000: system.cpu.fetch: [tid:0]: Instruction PC 0x14464 (0) created [sn:181].
 724000: system.cpu.fetch: [tid:0]: Instruction is:   sub   r3, r3, #3
 724000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 724000: global: DynInst: [sn:182] Instruction created. Instcount for system.cpu = 36
 724000: system.cpu.fetch: [tid:0]: Instruction PC 0x14468 (0) created [sn:182].
 724000: system.cpu.fetch: [tid:0]: Instruction is:   cmps   r3, #30
 724000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 724000: global: DynInst: [sn:183] Instruction created. Instcount for system.cpu = 37
 724000: system.cpu.fetch: [tid:0]: Instruction PC 0x1446c (0) created [sn:183].
 724000: system.cpu.fetch: [tid:0]: Instruction is:   ldrls   pc, [pc, r3 LSL #2]
 724000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 724000: system.cpu.fetch: [tid:0]: [sn:183]:Branch predicted to be not taken.
 724000: system.cpu.fetch: [tid:0]: [sn:183] Branch predicted to go to (0x14470=>0x14474).(0=>1).
 724000: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 724000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14470=>0x14474).(0=>1).
 724000: system.cpu.fetch: [tid:0] Fetching cache line 0x14470 for addr 0x14470
 724000: system.cpu: CPU already running.
 724000: system.cpu.fetch: Fetch: Doing instruction read.
 724000: system.cpu.fetch: [tid:0]: Doing Icache access.
 724000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 724000: system.cpu.fetch: Deactivating stage.
 724000: system.cpu: Activity: 9
 724000: system.cpu.fetch: [tid:0][sn:181]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 724000: system.cpu.fetch: [tid:0][sn:182]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 724000: system.cpu.fetch: [tid:0][sn:183]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 724000: system.cpu.fetch: Activity this cycle.
 724000: system.cpu: Activity: 10
 724000: system.cpu.decode: Processing [tid:0]
 724000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 724000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 724000: system.cpu.decode: [tid:0]: Processing instruction [sn:178] with PC (0x14530=>0x14534).(0=>1)
 724000: system.cpu.decode: [tid:0]: Instruction 178 with PC (0x14530=>0x14534).(0=>1) is squashed, skipping.
 724000: system.cpu.decode: [tid:0]: Processing instruction [sn:179] with PC (0x14534=>0x14538).(0=>1)
 724000: system.cpu.decode: [tid:0]: Instruction 179 with PC (0x14534=>0x14538).(0=>1) is squashed, skipping.
 724000: system.cpu.decode: [tid:0]: Processing instruction [sn:180] with PC (0x14538=>0x1453c).(0=>1)
 724000: system.cpu.decode: [tid:0]: Instruction 180 with PC (0x14538=>0x1453c).(0=>1) is squashed, skipping.
 724000: system.cpu.rename: Processing [tid:0]
 724000: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 40, Free LQ: 16, Free SQ: 16
 724000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 724000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 724000: system.cpu.rename: [tid:0]: 40 rob free
 724000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 39, instsInProgress: 0, dispatched Insts: 0
 724000: system.cpu.rename: [tid:0]: 39 iq free
 724000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 724000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 724000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 724000: system.cpu.iew: Issue: Processing [tid:0]
 724000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 724000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 724000: system.cpu.iq: Not able to schedule any instructions.
 724000: system.cpu.iew: Processing [tid:0]
 724000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 724000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 724000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 724000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 724000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 724000: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 724000: system.cpu.iew: Activity this cycle.
 724000: system.cpu.commit: Getting instructions from Rename stage.
 724000: system.cpu.commit: Trying to commit instructions in the ROB.
 724000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 724000: global: DynInst: [sn:176] Instruction destroyed. Instcount for system.cpu = 36
 724000: global: DynInst: [sn:175] Instruction destroyed. Instcount for system.cpu = 35
 724000: global: DynInst: [sn:174] Instruction destroyed. Instcount for system.cpu = 34
 724000: global: DynInst: [sn:157] Instruction destroyed. Instcount for system.cpu = 33
 724000: system.cpu: Activity: 9
 724000: system.cpu: Scheduling next tick!
 724500: system.cpu.icache_port: Fetch unit received timing
 724500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 724500: system.cpu: CPU already running.
 724500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 724500: system.cpu.fetch: Activating stage.
 724500: system.cpu: Activity: 10
 724500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 724500: system.cpu.fetch: Running stage.
 724500: system.cpu.fetch: Attempting to fetch from [tid:0]
 724500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 724500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 724500: global: DynInst: [sn:184] Instruction created. Instcount for system.cpu = 34
 724500: system.cpu.fetch: [tid:0]: Instruction PC 0x14470 (0) created [sn:184].
 724500: system.cpu.fetch: [tid:0]: Instruction is:   b   
 724500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 724500: system.cpu.fetch: [tid:0]: [sn:184]:  Branch predicted to be taken to (0x14500=>0x14504).(0=>1).
 724500: system.cpu.fetch: [tid:0]: [sn:184] Branch predicted to go to (0x14500=>0x14504).(0=>1).
 724500: system.cpu.fetch: Branch detected with PC = (0x14470=>0x14474).(0=>1)
 724500: system.cpu.fetch: [tid:0]: Done fetching, predicted branch instruction encountered.
 724500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14500=>0x14504).(0=>1).
 724500: system.cpu.fetch: [tid:0] Fetching cache line 0x14500 for addr 0x14500
 724500: system.cpu: CPU already running.
 724500: system.cpu.fetch: Fetch: Doing instruction read.
 724500: system.cpu.fetch: [tid:0]: Doing Icache access.
 724500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 724500: system.cpu.fetch: Deactivating stage.
 724500: system.cpu: Activity: 9
 724500: system.cpu.fetch: [tid:0][sn:184]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 724500: system.cpu.fetch: Activity this cycle.
 724500: system.cpu: Activity: 10
 724500: system.cpu.decode: Processing [tid:0]
 724500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 724500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 724500: system.cpu.rename: Processing [tid:0]
 724500: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 40, Free LQ: 16, Free SQ: 16
 724500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 724500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 724500: system.cpu.rename: [tid:0]: 40 rob free
 724500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 39, instsInProgress: 0, dispatched Insts: 0
 724500: system.cpu.rename: [tid:0]: 39 iq free
 724500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 724500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 724500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 724500: system.cpu.iew: Issue: Processing [tid:0]
 724500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 724500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 724500: system.cpu.iq: Not able to schedule any instructions.
 724500: system.cpu.iew: Processing [tid:0]
 724500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 724500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 724500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 724500: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 724500: system.cpu.commit: Getting instructions from Rename stage.
 724500: system.cpu.commit: Trying to commit instructions in the ROB.
 724500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 724500: global: DynInst: [sn:177] Instruction destroyed. Instcount for system.cpu = 33
 724500: global: DynInst: [sn:172] Instruction destroyed. Instcount for system.cpu = 32
 724500: global: DynInst: [sn:171] Instruction destroyed. Instcount for system.cpu = 31
 724500: global: DynInst: [sn:170] Instruction destroyed. Instcount for system.cpu = 30
 724500: system.cpu: Activity: 9
 724500: system.cpu: Scheduling next tick!
 725000: system.cpu.icache_port: Fetch unit received timing
 725000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 725000: system.cpu: CPU already running.
 725000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 725000: system.cpu.fetch: Activating stage.
 725000: system.cpu: Activity: 10
 725000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 725000: system.cpu.fetch: Running stage.
 725000: system.cpu.fetch: Attempting to fetch from [tid:0]
 725000: system.cpu.fetch: [tid:0]: Icache miss is complete.
 725000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 725000: global: DynInst: [sn:185] Instruction created. Instcount for system.cpu = 31
 725000: system.cpu.fetch: [tid:0]: Instruction PC 0x14500 (0) created [sn:185].
 725000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [r0] #8
 725000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 725000: global: DynInst: [sn:186] Instruction created. Instcount for system.cpu = 32
 725000: system.cpu.fetch: [tid:0]: Instruction PC 0x14500 (1) created [sn:186].
 725000: system.cpu.fetch: [tid:0]: Instruction is:   addi_uop   r0, r0, #8
 725000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 725000: global: DynInst: [sn:187] Instruction created. Instcount for system.cpu = 33
 725000: system.cpu.fetch: [tid:0]: Instruction PC 0x14504 (0) created [sn:187].
 725000: system.cpu.fetch: [tid:0]: Instruction is:   cmps   r3, #0
 725000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 725000: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 725000: system.cpu.fetch: [tid:0][sn:185]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 725000: system.cpu.fetch: [tid:0][sn:186]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 725000: system.cpu.fetch: [tid:0][sn:187]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 725000: system.cpu.fetch: Activity this cycle.
 725000: system.cpu: Activity: 11
 725000: system.cpu.decode: Processing [tid:0]
 725000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 725000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 725000: system.cpu.rename: Processing [tid:0]
 725000: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 40, Free LQ: 16, Free SQ: 16
 725000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 725000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 725000: system.cpu.rename: [tid:0]: 40 rob free
 725000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 39, instsInProgress: 0, dispatched Insts: 0
 725000: system.cpu.rename: [tid:0]: 39 iq free
 725000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 725000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 725000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 725000: system.cpu.iew: Issue: Processing [tid:0]
 725000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 725000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 725000: system.cpu.iq: Not able to schedule any instructions.
 725000: system.cpu.iew: Processing [tid:0]
 725000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 725000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 725000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 725000: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 725000: system.cpu.commit: Getting instructions from Rename stage.
 725000: system.cpu.commit: Trying to commit instructions in the ROB.
 725000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 725000: global: DynInst: [sn:158] Instruction destroyed. Instcount for system.cpu = 32
 725000: global: DynInst: [sn:180] Instruction destroyed. Instcount for system.cpu = 31
 725000: global: DynInst: [sn:179] Instruction destroyed. Instcount for system.cpu = 30
 725000: global: DynInst: [sn:178] Instruction destroyed. Instcount for system.cpu = 29
 725000: global: DynInst: [sn:173] Instruction destroyed. Instcount for system.cpu = 28
 725000: global: DynInst: [sn:169] Instruction destroyed. Instcount for system.cpu = 27
 725000: system.cpu: Activity: 10
 725000: system.cpu: Scheduling next tick!
 725500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 725500: system.cpu.fetch: Running stage.
 725500: system.cpu.fetch: Attempting to fetch from [tid:0]
 725500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 725500: global: DynInst: [sn:188] Instruction created. Instcount for system.cpu = 28
 725500: system.cpu.fetch: [tid:0]: Instruction PC 0x14508 (0) created [sn:188].
 725500: system.cpu.fetch: [tid:0]: Instruction is:   bne   
 725500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 725500: system.cpu.fetch: [tid:0]: [sn:188]:Branch predicted to be not taken.
 725500: system.cpu.fetch: [tid:0]: [sn:188] Branch predicted to go to (0x1450c=>0x14510).(0=>1).
 725500: global: DynInst: [sn:189] Instruction created. Instcount for system.cpu = 29
 725500: system.cpu.fetch: [tid:0]: Instruction PC 0x1450c (0) created [sn:189].
 725500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #360]
 725500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 725500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14510=>0x14514).(0=>1).
 725500: system.cpu.fetch: [tid:0] Fetching cache line 0x14510 for addr 0x14510
 725500: system.cpu: CPU already running.
 725500: system.cpu.fetch: Fetch: Doing instruction read.
 725500: system.cpu.fetch: [tid:0]: Doing Icache access.
 725500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 725500: system.cpu.fetch: Deactivating stage.
 725500: system.cpu: Activity: 9
 725500: system.cpu.fetch: [tid:0][sn:188]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 725500: system.cpu.fetch: [tid:0][sn:189]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 725500: system.cpu.fetch: Activity this cycle.
 725500: system.cpu: Activity: 10
 725500: system.cpu.decode: Processing [tid:0]
 725500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 725500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 725500: system.cpu.decode: [tid:0]: Processing instruction [sn:181] with PC (0x14464=>0x14468).(0=>1)
 725500: system.cpu.decode: [tid:0]: Processing instruction [sn:182] with PC (0x14468=>0x1446c).(0=>1)
 725500: system.cpu.decode: [tid:0]: Processing instruction [sn:183] with PC (0x1446c=>0x14470).(0=>1)
 725500: system.cpu.decode: Activity this cycle.
 725500: system.cpu.rename: Processing [tid:0]
 725500: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 40, Free LQ: 16, Free SQ: 16
 725500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 725500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 725500: system.cpu.rename: [tid:0]: 40 rob free
 725500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 39, instsInProgress: 0, dispatched Insts: 0
 725500: system.cpu.rename: [tid:0]: 39 iq free
 725500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 725500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 725500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 725500: system.cpu.iew: Issue: Processing [tid:0]
 725500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 725500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 725500: system.cpu.iq: Not able to schedule any instructions.
 725500: system.cpu.iew: Processing [tid:0]
 725500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 725500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 725500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 725500: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 725500: system.cpu.commit: Getting instructions from Rename stage.
 725500: system.cpu.commit: Trying to commit instructions in the ROB.
 725500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 725500: system.cpu: Activity: 9
 725500: system.cpu: Scheduling next tick!
 726000: system.cpu.icache_port: Fetch unit received timing
 726000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 726000: system.cpu: CPU already running.
 726000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 726000: system.cpu.fetch: Activating stage.
 726000: system.cpu: Activity: 10
 726000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 726000: system.cpu.fetch: Running stage.
 726000: system.cpu.fetch: Attempting to fetch from [tid:0]
 726000: system.cpu.fetch: [tid:0]: Icache miss is complete.
 726000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 726000: global: DynInst: [sn:190] Instruction created. Instcount for system.cpu = 30
 726000: system.cpu.fetch: [tid:0]: Instruction PC 0x14510 (0) created [sn:190].
 726000: system.cpu.fetch: [tid:0]: Instruction is:   cmps   r2, #15
 726000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 726000: global: DynInst: [sn:191] Instruction created. Instcount for system.cpu = 31
 726000: system.cpu.fetch: [tid:0]: Instruction PC 0x14514 (0) created [sn:191].
 726000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #360]
 726000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 726000: global: DynInst: [sn:192] Instruction created. Instcount for system.cpu = 32
 726000: system.cpu.fetch: [tid:0]: Instruction PC 0x14518 (0) created [sn:192].
 726000: system.cpu.fetch: [tid:0]: Instruction is:   str   r5, [r3, #0]
 726000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 726000: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 726000: system.cpu.fetch: [tid:0][sn:190]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 726000: system.cpu.fetch: [tid:0][sn:191]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 726000: system.cpu.fetch: [tid:0][sn:192]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 726000: system.cpu.fetch: Activity this cycle.
 726000: system.cpu: Activity: 11
 726000: system.cpu.decode: Processing [tid:0]
 726000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 726000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 726000: system.cpu.decode: [tid:0]: Processing instruction [sn:184] with PC (0x14470=>0x14474).(0=>1)
 726000: system.cpu.decode: Activity this cycle.
 726000: system.cpu.rename: Processing [tid:0]
 726000: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 40, Free LQ: 16, Free SQ: 16
 726000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 726000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 726000: system.cpu.rename: [tid:0]: 40 rob free
 726000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 39, instsInProgress: 0, dispatched Insts: 0
 726000: system.cpu.rename: [tid:0]: 39 iq free
 726000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 726000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 726000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 726000: system.cpu.iew: Issue: Processing [tid:0]
 726000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 726000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 726000: system.cpu.iq: Not able to schedule any instructions.
 726000: system.cpu.iew: Processing [tid:0]
 726000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 726000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 726000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 726000: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 726000: system.cpu.commit: Getting instructions from Rename stage.
 726000: system.cpu.commit: Trying to commit instructions in the ROB.
 726000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 726000: system.cpu: Activity: 10
 726000: system.cpu: Scheduling next tick!
 726500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 726500: system.cpu.fetch: Running stage.
 726500: system.cpu.fetch: Attempting to fetch from [tid:0]
 726500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 726500: global: DynInst: [sn:193] Instruction created. Instcount for system.cpu = 33
 726500: system.cpu.fetch: [tid:0]: Instruction PC 0x1451c (0) created [sn:193].
 726500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [sp, #4]
 726500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 726500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14520=>0x14524).(0=>1).
 726500: system.cpu.fetch: [tid:0] Fetching cache line 0x14520 for addr 0x14520
 726500: system.cpu: CPU already running.
 726500: system.cpu.fetch: Fetch: Doing instruction read.
 726500: system.cpu.fetch: [tid:0]: Doing Icache access.
 726500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 726500: system.cpu.fetch: Deactivating stage.
 726500: system.cpu: Activity: 9
 726500: system.cpu.fetch: [tid:0][sn:193]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 726500: system.cpu.fetch: Activity this cycle.
 726500: system.cpu: Activity: 10
 726500: system.cpu.decode: Processing [tid:0]
 726500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 726500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 726500: system.cpu.decode: [tid:0]: Processing instruction [sn:185] with PC (0x14500=>0x14504).(0=>1)
 726500: system.cpu.decode: [tid:0]: Processing instruction [sn:186] with PC (0x14500=>0x14504).(1=>2)
 726500: system.cpu.decode: [tid:0]: Processing instruction [sn:187] with PC (0x14504=>0x14508).(0=>1)
 726500: system.cpu.decode: Activity this cycle.
 726500: system.cpu.rename: Processing [tid:0]
 726500: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 40, Free LQ: 16, Free SQ: 16
 726500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 726500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 726500: system.cpu.rename: [tid:0]: 40 rob free
 726500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 39, instsInProgress: 0, dispatched Insts: 0
 726500: system.cpu.rename: [tid:0]: 39 iq free
 726500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 726500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 726500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 726500: system.cpu.rename: [tid:0]: 40 rob free
 726500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 39, instsInProgress: 0, dispatched Insts: 0
 726500: system.cpu.rename: [tid:0]: 39 iq free
 726500: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 726500: system.cpu.rename: [tid:0]: 0 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 726500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 726500: system.cpu.rename: [tid:0]: Processing instruction [sn:181] with PC (0x14464=>0x14468).(0=>1).
 726500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 726500: system.cpu.rename: [tid:0]: Register 325 is ready.
 726500: global: [sn:181] has 1 ready out of 4 sources. RTI 0)
 726500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 726500: system.cpu.rename: [tid:0]: Register 325 is ready.
 726500: global: [sn:181] has 2 ready out of 4 sources. RTI 0)
 726500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 726500: system.cpu.rename: [tid:0]: Register 325 is ready.
 726500: global: [sn:181] has 3 ready out of 4 sources. RTI 0)
 726500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 119
 726500: system.cpu.rename: [tid:0]: Register 119 is ready.
 726500: global: [sn:181] has 4 ready out of 4 sources. RTI 0)
 726500: global: Renamed reg 3 to physical reg 122 old mapping was 119
 726500: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 122.
 726500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=1), [sn:181].
 726500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 726500: system.cpu.rename: [tid:0]: Processing instruction [sn:182] with PC (0x14468=>0x1446c).(0=>1).
 726500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 726500: system.cpu.rename: [tid:0]: Register 325 is ready.
 726500: global: [sn:182] has 1 ready out of 4 sources. RTI 0)
 726500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 726500: system.cpu.rename: [tid:0]: Register 325 is ready.
 726500: global: [sn:182] has 2 ready out of 4 sources. RTI 0)
 726500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 726500: system.cpu.rename: [tid:0]: Register 325 is ready.
 726500: global: [sn:182] has 3 ready out of 4 sources. RTI 0)
 726500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 122
 726500: system.cpu.rename: [tid:0]: Register 122 is not ready.
 726500: global: Renamed reg 0 to physical reg 356 old mapping was 353
 726500: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 356.
 726500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=2), [sn:182].
 726500: global: Renamed reg 2 to physical reg 357 old mapping was 354
 726500: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 357.
 726500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=3), [sn:182].
 726500: global: Renamed reg 1 to physical reg 358 old mapping was 355
 726500: system.cpu.rename: [tid:0]: Renaming arch reg 1 to physical reg 358.
 726500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=4), [sn:182].
 726500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 726500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 726500: system.cpu.rename: [tid:0]: Processing instruction [sn:183] with PC (0x1446c=>0x14470).(0=>1).
 726500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 109
 726500: system.cpu.rename: [tid:0]: Register 109 is ready.
 726500: global: [sn:183] has 1 ready out of 7 sources. RTI 0)
 726500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 726500: system.cpu.rename: [tid:0]: Register 960 is ready.
 726500: global: [sn:183] has 2 ready out of 7 sources. RTI 0)
 726500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1536 (flattened 0), got phys reg 356
 726500: system.cpu.rename: [tid:0]: Register 356 is not ready.
 726500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1537 (flattened 1), got phys reg 358
 726500: system.cpu.rename: [tid:0]: Register 358 is not ready.
 726500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 726500: system.cpu.rename: [tid:0]: Register 325 is ready.
 726500: global: [sn:183] has 3 ready out of 7 sources. RTI 0)
 726500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 122
 726500: system.cpu.rename: [tid:0]: Register 122 is not ready.
 726500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 109
 726500: system.cpu.rename: [tid:0]: Register 109 is ready.
 726500: global: [sn:183] has 4 ready out of 7 sources. RTI 0)
 726500: global: Renamed reg 15 to physical reg 123 old mapping was 109
 726500: system.cpu.rename: [tid:0]: Renaming arch reg 15 to physical reg 123.
 726500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=5), [sn:183].
 726500: system.cpu.rename: Activity this cycle.
 726500: system.cpu.iew: Issue: Processing [tid:0]
 726500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 726500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 726500: system.cpu.iq: Not able to schedule any instructions.
 726500: system.cpu.iew: Processing [tid:0]
 726500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 726500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 726500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 726500: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 726500: system.cpu.commit: Getting instructions from Rename stage.
 726500: system.cpu.commit: Trying to commit instructions in the ROB.
 726500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 726500: system.cpu: Activity: 9
 726500: system.cpu: Scheduling next tick!
 727000: system.cpu.icache_port: Fetch unit received timing
 727000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 727000: system.cpu: CPU already running.
 727000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 727000: system.cpu.fetch: Activating stage.
 727000: system.cpu: Activity: 10
 727000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 727000: system.cpu.fetch: Running stage.
 727000: system.cpu.fetch: Attempting to fetch from [tid:0]
 727000: system.cpu.fetch: [tid:0]: Icache miss is complete.
 727000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 727000: global: DynInst: [sn:194] Instruction created. Instcount for system.cpu = 34
 727000: system.cpu.fetch: [tid:0]: Instruction PC 0x14520 (0) created [sn:194].
 727000: system.cpu.fetch: [tid:0]: Instruction is:   str   r6, [r4, #4]
 727000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 727000: global: DynInst: [sn:195] Instruction created. Instcount for system.cpu = 35
 727000: system.cpu.fetch: [tid:0]: Instruction PC 0x14524 (0) created [sn:195].
 727000: system.cpu.fetch: [tid:0]: Instruction is:   str   r3, [r2, #0]
 727000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 727000: global: DynInst: [sn:196] Instruction created. Instcount for system.cpu = 36
 727000: system.cpu.fetch: [tid:0]: Instruction PC 0x14528 (0) created [sn:196].
 727000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #344]
 727000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 727000: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 727000: system.cpu.fetch: [tid:0][sn:194]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 727000: system.cpu.fetch: [tid:0][sn:195]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 727000: system.cpu.fetch: [tid:0][sn:196]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 727000: system.cpu.fetch: Activity this cycle.
 727000: system.cpu: Activity: 11
 727000: system.cpu.decode: Processing [tid:0]
 727000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 727000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 727000: system.cpu.decode: [tid:0]: Processing instruction [sn:188] with PC (0x14508=>0x1450c).(0=>1)
 727000: system.cpu.decode: [tid:0]: Processing instruction [sn:189] with PC (0x1450c=>0x14510).(0=>1)
 727000: system.cpu.decode: Activity this cycle.
 727000: system.cpu.rename: Processing [tid:0]
 727000: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 40, Free LQ: 16, Free SQ: 16
 727000: system.cpu.rename: [tid:0]: 3 instructions not yet in ROB
 727000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 3, dispatched Insts: 0
 727000: system.cpu.rename: [tid:0]: 37 rob free
 727000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 39, instsInProgress: 3, dispatched Insts: 0
 727000: system.cpu.rename: [tid:0]: 36 iq free
 727000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 0
 727000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 727000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 3, dispatched Insts: 0
 727000: system.cpu.rename: [tid:0]: 37 rob free
 727000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 39, instsInProgress: 3, dispatched Insts: 0
 727000: system.cpu.rename: [tid:0]: 36 iq free
 727000: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
 727000: system.cpu.rename: [tid:0]: 3 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 727000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 727000: system.cpu.rename: [tid:0]: Processing instruction [sn:184] with PC (0x14470=>0x14474).(0=>1).
 727000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 727000: system.cpu.rename: [tid:0]: Register 325 is ready.
 727000: global: [sn:184] has 1 ready out of 3 sources. RTI 0)
 727000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 727000: system.cpu.rename: [tid:0]: Register 325 is ready.
 727000: global: [sn:184] has 2 ready out of 3 sources. RTI 0)
 727000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 727000: system.cpu.rename: [tid:0]: Register 325 is ready.
 727000: global: [sn:184] has 3 ready out of 3 sources. RTI 0)
 727000: system.cpu.rename: Activity this cycle.
 727000: system.cpu.iew: Issue: Processing [tid:0]
 727000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 727000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14464=>0x14468).(0=>1) [sn:181] [tid:0] to IQ.
 727000: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:181]
 727000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14468=>0x1446c).(0=>1) [sn:182] [tid:0] to IQ.
 727000: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:182]
 727000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1446c=>0x14470).(0=>1) [sn:183] [tid:0] to IQ.
 727000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:183]
 727000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 727000: system.cpu.iew.lsq.thread0: Inserting load PC (0x1446c=>0x14470).(0=>1), idx:4 [sn:183]
 727000: system.cpu.iq: Adding instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) to the IQ.
 727000: system.cpu.iq: Instruction PC (0x1446c=>0x14470).(0=>1) has src reg 356 that is being added to the dependency chain.
 727000: system.cpu.iq: Instruction PC (0x1446c=>0x14470).(0=>1) has src reg 358 that is being added to the dependency chain.
 727000: system.cpu.iq: Instruction PC (0x1446c=>0x14470).(0=>1) has src reg 122 that is being added to the dependency chain.
 727000: memdepentry: Memory dependency entry created.  memdep_count=1 (0x1446c=>0x14470).(0=>1)
 727000: global: Inst 0x1446c with index 283 had no SSID
 727000: system.cpu.memDep0: No dependency for inst PC (0x1446c=>0x14470).(0=>1) [sn:183].
 727000: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:181]
 727000: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:182]
 727000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 727000: system.cpu.iq: Not able to schedule any instructions.
 727000: system.cpu.iew: Processing [tid:0]
 727000: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 727000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 727000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 727000: system.cpu.iew: IQ has 38 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 16 free entries.
 727000: system.cpu.commit: Getting instructions from Rename stage.
 727000: system.cpu.commit: Inserting PC (0x14464=>0x14468).(0=>1) [sn:181] [tid:0] into ROB.
 727000: system.cpu.rob: Adding inst PC (0x14464=>0x14468).(0=>1) to the ROB.
 727000: system.cpu.rob: [tid:0] Now has 1 instructions.
 727000: system.cpu.commit: Inserting PC (0x14468=>0x1446c).(0=>1) [sn:182] [tid:0] into ROB.
 727000: system.cpu.rob: Adding inst PC (0x14468=>0x1446c).(0=>1) to the ROB.
 727000: system.cpu.rob: [tid:0] Now has 2 instructions.
 727000: system.cpu.commit: Inserting PC (0x1446c=>0x14470).(0=>1) [sn:183] [tid:0] into ROB.
 727000: system.cpu.rob: Adding inst PC (0x1446c=>0x14470).(0=>1) to the ROB.
 727000: system.cpu.rob: [tid:0] Now has 3 instructions.
 727000: system.cpu.commit: Trying to commit instructions in the ROB.
 727000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:181] PC (0x14464=>0x14468).(0=>1) is head of ROB and not ready
 727000: system.cpu.commit: [tid:0]: ROB has 3 insts & 37 free entries.
 727000: system.cpu.commit: Activity This Cycle.
 727000: system.cpu: Activity: 10
 727000: system.cpu: Scheduling next tick!
 727500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 727500: system.cpu.fetch: Running stage.
 727500: system.cpu.fetch: Attempting to fetch from [tid:0]
 727500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 727500: global: DynInst: [sn:197] Instruction created. Instcount for system.cpu = 37
 727500: system.cpu.fetch: [tid:0]: Instruction PC 0x1452c (0) created [sn:197].
 727500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #344]
 727500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 727500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14530=>0x14534).(0=>1).
 727500: system.cpu.fetch: [tid:0] Fetching cache line 0x14530 for addr 0x14530
 727500: system.cpu: CPU already running.
 727500: system.cpu.fetch: Fetch: Doing instruction read.
 727500: system.cpu.fetch: [tid:0]: Doing Icache access.
 727500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 727500: system.cpu.fetch: Deactivating stage.
 727500: system.cpu: Activity: 9
 727500: system.cpu.fetch: [tid:0][sn:197]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 727500: system.cpu.fetch: Activity this cycle.
 727500: system.cpu: Activity: 10
 727500: system.cpu.decode: Processing [tid:0]
 727500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 727500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 727500: system.cpu.decode: [tid:0]: Processing instruction [sn:190] with PC (0x14510=>0x14514).(0=>1)
 727500: system.cpu.decode: [tid:0]: Processing instruction [sn:191] with PC (0x14514=>0x14518).(0=>1)
 727500: system.cpu.decode: [tid:0]: Processing instruction [sn:192] with PC (0x14518=>0x1451c).(0=>1)
 727500: system.cpu.decode: Activity this cycle.
 727500: system.cpu.rename: Processing [tid:0]
 727500: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 37, Free LQ: 16, Free SQ: 16
 727500: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 727500: system.cpu.rename: calcFreeROBEntires: free robEntries: 37, instsInProgress: 4, dispatched Insts: 3
 727500: system.cpu.rename: [tid:0]: 36 rob free
 727500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 39, instsInProgress: 4, dispatched Insts: 3
 727500: system.cpu.rename: [tid:0]: 38 iq free
 727500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 1
 727500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 727500: system.cpu.rename: calcFreeROBEntires: free robEntries: 37, instsInProgress: 4, dispatched Insts: 3
 727500: system.cpu.rename: [tid:0]: 36 rob free
 727500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 39, instsInProgress: 4, dispatched Insts: 3
 727500: system.cpu.rename: [tid:0]: 38 iq free
 727500: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 727500: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 727500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 727500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 1
 727500: system.cpu.rename: [tid:0]: Processing instruction [sn:185] with PC (0x14500=>0x14504).(0=>1).
 727500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0 (flattened 0), got phys reg 120
 727500: system.cpu.rename: [tid:0]: Register 120 is ready.
 727500: global: [sn:185] has 1 ready out of 5 sources. RTI 0)
 727500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 727500: system.cpu.rename: [tid:0]: Register 960 is ready.
 727500: global: [sn:185] has 2 ready out of 5 sources. RTI 0)
 727500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 727500: system.cpu.rename: [tid:0]: Register 325 is ready.
 727500: global: [sn:185] has 3 ready out of 5 sources. RTI 0)
 727500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 727500: system.cpu.rename: [tid:0]: Register 325 is ready.
 727500: global: [sn:185] has 4 ready out of 5 sources. RTI 0)
 727500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 727500: system.cpu.rename: [tid:0]: Register 325 is ready.
 727500: global: [sn:185] has 5 ready out of 5 sources. RTI 0)
 727500: global: Renamed reg 3 to physical reg 124 old mapping was 122
 727500: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 124.
 727500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=6), [sn:185].
 727500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 727500: system.cpu.rename: [tid:0]: Processing instruction [sn:186] with PC (0x14500=>0x14504).(1=>2).
 727500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 727500: system.cpu.rename: [tid:0]: Register 325 is ready.
 727500: global: [sn:186] has 1 ready out of 4 sources. RTI 0)
 727500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 727500: system.cpu.rename: [tid:0]: Register 325 is ready.
 727500: global: [sn:186] has 2 ready out of 4 sources. RTI 0)
 727500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 727500: system.cpu.rename: [tid:0]: Register 325 is ready.
 727500: global: [sn:186] has 3 ready out of 4 sources. RTI 0)
 727500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0 (flattened 0), got phys reg 120
 727500: system.cpu.rename: [tid:0]: Register 120 is ready.
 727500: global: [sn:186] has 4 ready out of 4 sources. RTI 0)
 727500: global: Renamed reg 0 to physical reg 125 old mapping was 120
 727500: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 125.
 727500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=7), [sn:186].
 727500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 727500: system.cpu.rename: [tid:0]: Processing instruction [sn:187] with PC (0x14504=>0x14508).(0=>1).
 727500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 727500: system.cpu.rename: [tid:0]: Register 325 is ready.
 727500: global: [sn:187] has 1 ready out of 4 sources. RTI 0)
 727500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 727500: system.cpu.rename: [tid:0]: Register 325 is ready.
 727500: global: [sn:187] has 2 ready out of 4 sources. RTI 0)
 727500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 727500: system.cpu.rename: [tid:0]: Register 325 is ready.
 727500: global: [sn:187] has 3 ready out of 4 sources. RTI 0)
 727500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 124
 727500: system.cpu.rename: [tid:0]: Register 124 is not ready.
 727500: global: Renamed reg 0 to physical reg 359 old mapping was 356
 727500: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 359.
 727500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=8), [sn:187].
 727500: global: Renamed reg 2 to physical reg 360 old mapping was 357
 727500: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 360.
 727500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=9), [sn:187].
 727500: global: Renamed reg 1 to physical reg 361 old mapping was 358
 727500: system.cpu.rename: [tid:0]: Renaming arch reg 1 to physical reg 361.
 727500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=10), [sn:187].
 727500: system.cpu.rename: Activity this cycle.
 727500: system.cpu.iew: Issue: Processing [tid:0]
 727500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 727500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14470=>0x14474).(0=>1) [sn:184] [tid:0] to IQ.
 727500: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:184]
 727500: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:181]
 727500: system.cpu.iew: IXU: Instruction[sn:182] is not ready (Src:122).
 727500: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:181]
 727500: global: RegFile: Access to cc register 325, has data 0
 727500: global: RegFile: Access to cc register 325, has data 0
 727500: global: RegFile: Access to cc register 325, has data 0
 727500: global: RegFile: Access to int register 119, has data 0x17
 727500: global: RegFile: Setting int register 122 to 0x14
 727500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 727500: system.cpu.iew: IXU: ***There is still left instruction that is notexecuted in IXU.***
 727500: system.cpu.iq: Waking dependents of completed instruction.
 727500: system.cpu.iq: Waking any dependents on register 122.
 727500: system.cpu.iq: Waking up a dependent instruction, [sn:183] PC (0x1446c=>0x14470).(0=>1).
 727500: global: [sn:183] has 5 ready out of 7 sources. RTI 0)
 727500: system.cpu.iew: IXU: Instruction can't be executed in 1th stage, so moved to 2th stage's buffer. [sn:182]
 727500: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:184]
 727500: system.cpu.iew: Sending instructions to commit, [sn:181] PC (0x14464=>0x14468).(0=>1).
 727500: system.cpu.iew: Setting Destination Register 122
 727500: system.cpu.scoreboard: Setting reg 122 as ready
 727500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 727500: system.cpu.iq: Not able to schedule any instructions.
 727500: system.cpu.iew: Processing [tid:0]
 727500: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 727500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 727500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 727500: system.cpu.iew: IQ has 38 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 16 free entries.
 727500: system.cpu.commit: Getting instructions from Rename stage.
 727500: system.cpu.commit: Inserting PC (0x14470=>0x14474).(0=>1) [sn:184] [tid:0] into ROB.
 727500: system.cpu.rob: Adding inst PC (0x14470=>0x14474).(0=>1) to the ROB.
 727500: system.cpu.rob: [tid:0] Now has 4 instructions.
 727500: system.cpu.commit: Trying to commit instructions in the ROB.
 727500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:181] PC (0x14464=>0x14468).(0=>1) is head of ROB and not ready
 727500: system.cpu.commit: [tid:0]: ROB has 4 insts & 36 free entries.
 727500: system.cpu.commit: Activity This Cycle.
 727500: system.cpu: Activity: 9
 727500: system.cpu: Scheduling next tick!
 728000: system.cpu.icache_port: Fetch unit received timing
 728000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 728000: system.cpu: CPU already running.
 728000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 728000: system.cpu.fetch: Activating stage.
 728000: system.cpu: Activity: 10
 728000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 728000: system.cpu.fetch: Running stage.
 728000: system.cpu.fetch: Attempting to fetch from [tid:0]
 728000: system.cpu.fetch: [tid:0]: Icache miss is complete.
 728000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 728000: global: DynInst: [sn:198] Instruction created. Instcount for system.cpu = 38
 728000: system.cpu.fetch: [tid:0]: Instruction PC 0x14530 (0) created [sn:198].
 728000: system.cpu.fetch: [tid:0]: Instruction is:   str   fp, [r2, #0]
 728000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 728000: global: DynInst: [sn:199] Instruction created. Instcount for system.cpu = 39
 728000: system.cpu.fetch: [tid:0]: Instruction PC 0x14534 (0) created [sn:199].
 728000: system.cpu.fetch: [tid:0]: Instruction is:   str   r9, [r3, #0]
 728000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 728000: global: DynInst: [sn:200] Instruction created. Instcount for system.cpu = 40
 728000: system.cpu.fetch: [tid:0]: Instruction PC 0x14538 (0) created [sn:200].
 728000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #336]
 728000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 728000: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 728000: system.cpu.fetch: [tid:0][sn:198]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 728000: system.cpu.fetch: [tid:0][sn:199]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 728000: system.cpu.fetch: [tid:0][sn:200]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 728000: system.cpu.fetch: Activity this cycle.
 728000: system.cpu: Activity: 11
 728000: system.cpu.decode: Processing [tid:0]
 728000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 728000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 728000: system.cpu.decode: [tid:0]: Processing instruction [sn:193] with PC (0x1451c=>0x14520).(0=>1)
 728000: system.cpu.decode: Activity this cycle.
 728000: system.cpu.rename: Processing [tid:0]
 728000: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 36, Free LQ: 16, Free SQ: 16
 728000: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 728000: system.cpu.rename: calcFreeROBEntires: free robEntries: 36, instsInProgress: 4, dispatched Insts: 1
 728000: system.cpu.rename: [tid:0]: 33 rob free
 728000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 39, instsInProgress: 4, dispatched Insts: 1
 728000: system.cpu.rename: [tid:0]: 36 iq free
 728000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 0
 728000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 728000: system.cpu.rename: calcFreeROBEntires: free robEntries: 36, instsInProgress: 4, dispatched Insts: 1
 728000: system.cpu.rename: [tid:0]: 33 rob free
 728000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 39, instsInProgress: 4, dispatched Insts: 1
 728000: system.cpu.rename: [tid:0]: 36 iq free
 728000: system.cpu.rename: [tid:0]: 2 available instructions to send iew.
 728000: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 1 insts dispatched to IQ last cycle.
 728000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 728000: system.cpu.rename: [tid:0]: Processing instruction [sn:188] with PC (0x14508=>0x1450c).(0=>1).
 728000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1536 (flattened 0), got phys reg 359
 728000: system.cpu.rename: [tid:0]: Register 359 is not ready.
 728000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 728000: system.cpu.rename: [tid:0]: Register 325 is ready.
 728000: global: [sn:188] has 1 ready out of 3 sources. RTI 0)
 728000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 728000: system.cpu.rename: [tid:0]: Register 325 is ready.
 728000: global: [sn:188] has 2 ready out of 3 sources. RTI 0)
 728000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 728000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 0
 728000: system.cpu.rename: [tid:0]: Processing instruction [sn:189] with PC (0x1450c=>0x14510).(0=>1).
 728000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 123
 728000: system.cpu.rename: [tid:0]: Register 123 is not ready.
 728000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 728000: system.cpu.rename: [tid:0]: Register 960 is ready.
 728000: global: [sn:189] has 1 ready out of 5 sources. RTI 0)
 728000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 728000: system.cpu.rename: [tid:0]: Register 325 is ready.
 728000: global: [sn:189] has 2 ready out of 5 sources. RTI 0)
 728000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 728000: system.cpu.rename: [tid:0]: Register 325 is ready.
 728000: global: [sn:189] has 3 ready out of 5 sources. RTI 0)
 728000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 728000: system.cpu.rename: [tid:0]: Register 325 is ready.
 728000: global: [sn:189] has 4 ready out of 5 sources. RTI 0)
 728000: global: Renamed reg 3 to physical reg 126 old mapping was 124
 728000: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 126.
 728000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=11), [sn:189].
 728000: system.cpu.rename: Activity this cycle.
 728000: system.cpu.iew: Issue: Processing [tid:0]
 728000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 728000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14500=>0x14504).(0=>1) [sn:185] [tid:0] to IQ.
 728000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:185]
 728000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 728000: system.cpu.iew.lsq.thread0: Inserting load PC (0x14500=>0x14504).(0=>1), idx:5 [sn:185]
 728000: system.cpu.iq: Adding instruction [sn:185] PC (0x14500=>0x14504).(0=>1) to the IQ.
 728000: memdepentry: Memory dependency entry created.  memdep_count=2 (0x14500=>0x14504).(0=>1)
 728000: global: Inst 0x14500 with index 320 had no SSID
 728000: system.cpu.memDep0: No dependency for inst PC (0x14500=>0x14504).(0=>1) [sn:185].
 728000: system.cpu.memDep0: Adding instruction [sn:185] to the ready list.
 728000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14500=>0x14504).(0=>1) opclass:32 [sn:185].
 728000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14500=>0x14504).(1=>2) [sn:186] [tid:0] to IQ.
 728000: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:186]
 728000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14504=>0x14508).(0=>1) [sn:187] [tid:0] to IQ.
 728000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:187]
 728000: system.cpu.iq: Adding instruction [sn:187] PC (0x14504=>0x14508).(0=>1) to the IQ.
 728000: system.cpu.iq: Instruction PC (0x14504=>0x14508).(0=>1) has src reg 124 that is being added to the dependency chain.
 728000: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:184]
 728000: system.cpu.iew: IXU: Instruction is ready to issue in 2th buffer. [sn:182]
 728000: system.cpu.iew: IXU: Instruction is executed in 2th stage.  [sn:182]
 728000: global: RegFile: Access to cc register 325, has data 0
 728000: global: RegFile: Access to cc register 325, has data 0
 728000: global: RegFile: Access to cc register 325, has data 0
 728000: global: RegFile: Access to int register 122, has data 0x14
 728000: global: RegFile: Setting cc register 356 to 0x2
 728000: global: RegFile: Setting cc register 357 to 0
 728000: global: RegFile: Setting cc register 358 to 0
 728000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 728000: system.cpu.iq: Waking dependents of completed instruction.
 728000: system.cpu.iq: Waking any dependents on register 356.
 728000: system.cpu.iq: Waking up a dependent instruction, [sn:183] PC (0x1446c=>0x14470).(0=>1).
 728000: global: [sn:183] has 6 ready out of 7 sources. RTI 0)
 728000: system.cpu.iq: Waking any dependents on register 357.
 728000: system.cpu.iq: Waking any dependents on register 358.
 728000: system.cpu.iq: Waking up a dependent instruction, [sn:183] PC (0x1446c=>0x14470).(0=>1).
 728000: global: [sn:183] has 7 ready out of 7 sources. RTI 0)
 728000: system.cpu.iq: Checking if memory instruction can issue.
 728000: system.cpu.memDep0: Marking registers as ready for instruction PC (0x1446c=>0x14470).(0=>1) [sn:183].
 728000: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
 728000: system.cpu.memDep0: Adding instruction [sn:183] to the ready list.
 728000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1446c=>0x14470).(0=>1) opclass:32 [sn:183].
 728000: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:184]
 728000: global: RegFile: Access to cc register 325, has data 0
 728000: global: RegFile: Access to cc register 325, has data 0
 728000: global: RegFile: Access to cc register 325, has data 0
 728000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1, wbActual:1
 728000: system.cpu.iq: Waking dependents of completed instruction.
 728000: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:186]
 728000: system.cpu.iew: Sending instructions to commit, [sn:182] PC (0x14468=>0x1446c).(0=>1).
 728000: system.cpu.iew: Setting Destination Register 356
 728000: system.cpu.scoreboard: Setting reg 356 as ready
 728000: system.cpu.iew: Setting Destination Register 357
 728000: system.cpu.scoreboard: Setting reg 357 as ready
 728000: system.cpu.iew: Setting Destination Register 358
 728000: system.cpu.scoreboard: Setting reg 358 as ready
 728000: system.cpu.iew: Sending instructions to commit, [sn:184] PC (0x14470=>0x14500).(0=>1).
 728000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 728000: system.cpu.iq: Thread 0: Issuing instruction PC (0x1446c=>0x14470).(0=>1) [sn:183]
 728000: system.cpu.memDep0: Issuing instruction PC 0x1446c [sn:183].
 728000: system.cpu.iew: Processing [tid:0]
 728000: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 728000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 728000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 728000: system.cpu.iew: IQ has 36 free entries (Can schedule: 1).  LQ has 14 free entries. SQ has 16 free entries.
 728000: system.cpu.iew: IEW switching to active
 728000: system.cpu.iew: Activating stage.
 728000: system.cpu: Activity: 12
 728000: system.cpu.commit: Getting instructions from Rename stage.
 728000: system.cpu.commit: Inserting PC (0x14500=>0x14504).(0=>1) [sn:185] [tid:0] into ROB.
 728000: system.cpu.rob: Adding inst PC (0x14500=>0x14504).(0=>1) to the ROB.
 728000: system.cpu.rob: [tid:0] Now has 5 instructions.
 728000: system.cpu.commit: Inserting PC (0x14500=>0x14504).(1=>2) [sn:186] [tid:0] into ROB.
 728000: system.cpu.rob: Adding inst PC (0x14500=>0x14504).(1=>2) to the ROB.
 728000: system.cpu.rob: [tid:0] Now has 6 instructions.
 728000: system.cpu.commit: Inserting PC (0x14504=>0x14508).(0=>1) [sn:187] [tid:0] into ROB.
 728000: system.cpu.rob: Adding inst PC (0x14504=>0x14508).(0=>1) to the ROB.
 728000: system.cpu.rob: [tid:0] Now has 7 instructions.
 728000: system.cpu.commit: Trying to commit instructions in the ROB.
 728000: system.cpu.commit: [tid:0]: Marking PC (0x14464=>0x14468).(0=>1), [sn:181] ready within ROB.
 728000: system.cpu.commit: [tid:0]: Instruction [sn:181] PC (0x14464=>0x14468).(0=>1) is head of ROB and ready to commit
 728000: system.cpu.commit: [tid:0]: ROB has 7 insts & 33 free entries.
 728000: system.cpu.commit: Activity This Cycle.
 728000: system.cpu.commit: Activating stage.
 728000: system.cpu: Activity: 13
 728000: system.cpu: Activity: 12
 728000: system.cpu: Scheduling next tick!
 728500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 728500: system.cpu.fetch: Running stage.
 728500: system.cpu.fetch: Attempting to fetch from [tid:0]
 728500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 728500: global: DynInst: [sn:201] Instruction created. Instcount for system.cpu = 41
 728500: system.cpu.fetch: [tid:0]: Instruction PC 0x1453c (0) created [sn:201].
 728500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #336]
 728500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 728500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14540=>0x14544).(0=>1).
 728500: system.cpu.fetch: [tid:0] Fetching cache line 0x14540 for addr 0x14540
 728500: system.cpu: CPU already running.
 728500: system.cpu.fetch: Fetch: Doing instruction read.
 728500: system.cpu.fetch: [tid:0]: Doing Icache access.
 728500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 728500: system.cpu.fetch: Deactivating stage.
 728500: system.cpu: Activity: 11
 728500: system.cpu.fetch: [tid:0][sn:201]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 728500: system.cpu.fetch: Activity this cycle.
 728500: system.cpu: Activity: 12
 728500: system.cpu.decode: Processing [tid:0]
 728500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 728500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 728500: system.cpu.decode: [tid:0]: Processing instruction [sn:194] with PC (0x14520=>0x14524).(0=>1)
 728500: system.cpu.decode: [tid:0]: Processing instruction [sn:195] with PC (0x14524=>0x14528).(0=>1)
 728500: system.cpu.decode: [tid:0]: Processing instruction [sn:196] with PC (0x14528=>0x1452c).(0=>1)
 728500: system.cpu.decode: Activity this cycle.
 728500: system.cpu.rename: Processing [tid:0]
 728500: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 33, Free LQ: 16, Free SQ: 16
 728500: system.cpu.rename: [tid:0]: 5 instructions not yet in ROB
 728500: system.cpu.rename: calcFreeROBEntires: free robEntries: 33, instsInProgress: 5, dispatched Insts: 3
 728500: system.cpu.rename: [tid:0]: 31 rob free
 728500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 39, instsInProgress: 5, dispatched Insts: 3
 728500: system.cpu.rename: [tid:0]: 37 iq free
 728500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 2, loads dispatchedToLQ: 1
 728500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 728500: system.cpu.rename: calcFreeROBEntires: free robEntries: 33, instsInProgress: 5, dispatched Insts: 3
 728500: system.cpu.rename: [tid:0]: 31 rob free
 728500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 39, instsInProgress: 5, dispatched Insts: 3
 728500: system.cpu.rename: [tid:0]: 37 iq free
 728500: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 728500: system.cpu.rename: [tid:0]: 5 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 728500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 728500: system.cpu.rename: [tid:0]: Processing instruction [sn:190] with PC (0x14510=>0x14514).(0=>1).
 728500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 728500: system.cpu.rename: [tid:0]: Register 325 is ready.
 728500: global: [sn:190] has 1 ready out of 4 sources. RTI 0)
 728500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 728500: system.cpu.rename: [tid:0]: Register 325 is ready.
 728500: global: [sn:190] has 2 ready out of 4 sources. RTI 0)
 728500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 728500: system.cpu.rename: [tid:0]: Register 325 is ready.
 728500: global: [sn:190] has 3 ready out of 4 sources. RTI 0)
 728500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2 (flattened 2), got phys reg 80
 728500: system.cpu.rename: [tid:0]: Register 80 is ready.
 728500: global: [sn:190] has 4 ready out of 4 sources. RTI 0)
 728500: global: Renamed reg 0 to physical reg 362 old mapping was 359
 728500: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 362.
 728500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=12), [sn:190].
 728500: global: Renamed reg 2 to physical reg 363 old mapping was 360
 728500: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 363.
 728500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=13), [sn:190].
 728500: global: Renamed reg 1 to physical reg 364 old mapping was 361
 728500: system.cpu.rename: [tid:0]: Renaming arch reg 1 to physical reg 364.
 728500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=14), [sn:190].
 728500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 728500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 2, loads dispatchedToLQ: 1
 728500: system.cpu.rename: [tid:0]: Processing instruction [sn:191] with PC (0x14514=>0x14518).(0=>1).
 728500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 123
 728500: system.cpu.rename: [tid:0]: Register 123 is not ready.
 728500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 728500: system.cpu.rename: [tid:0]: Register 960 is ready.
 728500: global: [sn:191] has 1 ready out of 5 sources. RTI 0)
 728500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 728500: system.cpu.rename: [tid:0]: Register 325 is ready.
 728500: global: [sn:191] has 2 ready out of 5 sources. RTI 0)
 728500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 728500: system.cpu.rename: [tid:0]: Register 325 is ready.
 728500: global: [sn:191] has 3 ready out of 5 sources. RTI 0)
 728500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 728500: system.cpu.rename: [tid:0]: Register 325 is ready.
 728500: global: [sn:191] has 4 ready out of 5 sources. RTI 0)
 728500: global: Renamed reg 2 to physical reg 127 old mapping was 80
 728500: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 127.
 728500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=15), [sn:191].
 728500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 728500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 16, storesInProgress: 0, stores dispatchedToSQ: 0
 728500: system.cpu.rename: [tid:0]: Processing instruction [sn:192] with PC (0x14518=>0x1451c).(0=>1).
 728500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 126
 728500: system.cpu.rename: [tid:0]: Register 126 is not ready.
 728500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 728500: system.cpu.rename: [tid:0]: Register 960 is ready.
 728500: global: [sn:192] has 1 ready out of 6 sources. RTI 0)
 728500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 728500: system.cpu.rename: [tid:0]: Register 325 is ready.
 728500: global: [sn:192] has 2 ready out of 6 sources. RTI 0)
 728500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 728500: system.cpu.rename: [tid:0]: Register 325 is ready.
 728500: global: [sn:192] has 3 ready out of 6 sources. RTI 0)
 728500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 728500: system.cpu.rename: [tid:0]: Register 325 is ready.
 728500: global: [sn:192] has 4 ready out of 6 sources. RTI 0)
 728500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 5 (flattened 5), got phys reg 81
 728500: system.cpu.rename: [tid:0]: Register 81 is ready.
 728500: global: [sn:192] has 5 ready out of 6 sources. RTI 0)
 728500: system.cpu.rename: Activity this cycle.
 728500: system.cpu.iew: Issue: Processing [tid:0]
 728500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 728500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14508=>0x1450c).(0=>1) [sn:188] [tid:0] to IQ.
 728500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:188]
 728500: system.cpu.iq: Adding instruction [sn:188] PC (0x14508=>0x1450c).(0=>1) to the IQ.
 728500: system.cpu.iq: Instruction PC (0x14508=>0x1450c).(0=>1) has src reg 359 that is being added to the dependency chain.
 728500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1450c=>0x14510).(0=>1) [sn:189] [tid:0] to IQ.
 728500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:189]
 728500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 728500: system.cpu.iew.lsq.thread0: Inserting load PC (0x1450c=>0x14510).(0=>1), idx:6 [sn:189]
 728500: system.cpu.iq: Adding instruction [sn:189] PC (0x1450c=>0x14510).(0=>1) to the IQ.
 728500: system.cpu.iq: Instruction PC (0x1450c=>0x14510).(0=>1) has src reg 123 that is being added to the dependency chain.
 728500: memdepentry: Memory dependency entry created.  memdep_count=3 (0x1450c=>0x14510).(0=>1)
 728500: global: Inst 0x1450c with index 323 had no SSID
 728500: system.cpu.memDep0: No dependency for inst PC (0x1450c=>0x14510).(0=>1) [sn:189].
 728500: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:186]
 728500: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:186]
 728500: global: RegFile: Access to cc register 325, has data 0
 728500: global: RegFile: Access to cc register 325, has data 0
 728500: global: RegFile: Access to cc register 325, has data 0
 728500: global: RegFile: Access to int register 120, has data 0xbefffed8
 728500: global: RegFile: Setting int register 125 to 0xbefffee0
 728500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 728500: system.cpu.iq: Waking dependents of completed instruction.
 728500: system.cpu.iq: Waking any dependents on register 125.
 728500: system.cpu.iew: Sending instructions to commit, [sn:186] PC (0x14500=>0x14504).(1=>2).
 728500: system.cpu.iew: Setting Destination Register 125
 728500: system.cpu.scoreboard: Setting reg 125 as ready
 728500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 728500: system.cpu.iq: Thread 0: Issuing instruction PC (0x14500=>0x14504).(0=>1) [sn:185]
 728500: system.cpu.memDep0: Issuing instruction PC 0x14500 [sn:185].
 728500: system.cpu.iew: Processing [tid:0]
 728500: system.cpu.iew: [tid:0], Dispatch dispatched 2 instructions.
 728500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 728500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 728500: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 13 free entries. SQ has 16 free entries.
 728500: system.cpu.iew: IEW switching to idle
 728500: system.cpu.iew: Deactivating stage.
 728500: system.cpu: Activity: 11
 728500: system.cpu.commit: Getting instructions from Rename stage.
 728500: system.cpu.commit: Inserting PC (0x14508=>0x1450c).(0=>1) [sn:188] [tid:0] into ROB.
 728500: system.cpu.rob: Adding inst PC (0x14508=>0x1450c).(0=>1) to the ROB.
 728500: system.cpu.rob: [tid:0] Now has 8 instructions.
 728500: system.cpu.commit: Inserting PC (0x1450c=>0x14510).(0=>1) [sn:189] [tid:0] into ROB.
 728500: system.cpu.rob: Adding inst PC (0x1450c=>0x14510).(0=>1) to the ROB.
 728500: system.cpu.rob: [tid:0] Now has 9 instructions.
 728500: system.cpu.commit: Trying to commit instructions in the ROB.
 728500: system.cpu.commit: Trying to commit head instruction, [sn:181] [tid:0]
 728500: system.cpu.commit: Committing instruction with [sn:181] PC (0x14464=>0x14468).(0=>1)
 728500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14464=>0x14468).(0=>1), [sn:181]
 728500: system.cpu: Removing committed instruction [tid:0] PC (0x14464=>0x14468).(0=>1) [sn:181]
 728500: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:181]
 728500: system.cpu.commit: [tid:0]: Marking PC (0x14468=>0x1446c).(0=>1), [sn:182] ready within ROB.
 728500: system.cpu.commit: [tid:0]: Marking PC (0x14470=>0x14500).(0=>1), [sn:184] ready within ROB.
 728500: system.cpu.commit: [tid:0]: Instruction [sn:182] PC (0x14468=>0x1446c).(0=>1) is head of ROB and ready to commit
 728500: system.cpu.commit: [tid:0]: ROB has 8 insts & 32 free entries.
 728500: system.cpu.commit: Activity This Cycle.
 728500: system.cpu: Removing instruction, [tid:0] [sn:181] PC (0x14464=>0x14468).(0=>1)
 728500: system.cpu: Scheduling next tick!
 728500: system.cpu.iq: Processing FU completion [sn:183]
 728500: system.cpu: CPU already running.
 729000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 729000: system.cpu.fetch: Running stage.
 729000: system.cpu.fetch: There are no more threads available to fetch from.
 729000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 729000: system.cpu.decode: Processing [tid:0]
 729000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 729000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 729000: system.cpu.decode: [tid:0]: Processing instruction [sn:197] with PC (0x1452c=>0x14530).(0=>1)
 729000: system.cpu.decode: Activity this cycle.
 729000: system.cpu: Activity: 12
 729000: system.cpu.rename: Processing [tid:0]
 729000: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 32, Free LQ: 16, Free SQ: 16
 729000: system.cpu.rename: [tid:0]: 5 instructions not yet in ROB
 729000: system.cpu.rename: calcFreeROBEntires: free robEntries: 32, instsInProgress: 5, dispatched Insts: 2
 729000: system.cpu.rename: [tid:0]: 29 rob free
 729000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 39, instsInProgress: 5, dispatched Insts: 2
 729000: system.cpu.rename: [tid:0]: 36 iq free
 729000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 2, loads dispatchedToLQ: 1
 729000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 729000: system.cpu.rename: calcFreeROBEntires: free robEntries: 32, instsInProgress: 5, dispatched Insts: 2
 729000: system.cpu.rename: [tid:0]: 29 rob free
 729000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 39, instsInProgress: 5, dispatched Insts: 2
 729000: system.cpu.rename: [tid:0]: 36 iq free
 729000: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
 729000: system.cpu.rename: [tid:0]: 5 insts pipelining from Rename | 2 insts dispatched to IQ last cycle.
 729000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 729000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 2, loads dispatchedToLQ: 1
 729000: system.cpu.rename: [tid:0]: Processing instruction [sn:193] with PC (0x1451c=>0x14520).(0=>1).
 729000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13 (flattened 13), got phys reg 77
 729000: system.cpu.rename: [tid:0]: Register 77 is ready.
 729000: global: [sn:193] has 1 ready out of 5 sources. RTI 0)
 729000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 729000: system.cpu.rename: [tid:0]: Register 960 is ready.
 729000: global: [sn:193] has 2 ready out of 5 sources. RTI 0)
 729000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 729000: system.cpu.rename: [tid:0]: Register 325 is ready.
 729000: global: [sn:193] has 3 ready out of 5 sources. RTI 0)
 729000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 729000: system.cpu.rename: [tid:0]: Register 325 is ready.
 729000: global: [sn:193] has 4 ready out of 5 sources. RTI 0)
 729000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 729000: system.cpu.rename: [tid:0]: Register 325 is ready.
 729000: global: [sn:193] has 5 ready out of 5 sources. RTI 0)
 729000: global: Renamed reg 3 to physical reg 12 old mapping was 126
 729000: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 12.
 729000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=16), [sn:193].
 729000: system.cpu.rename: Activity this cycle.
 729000: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=16), until [sn:181].
 729000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 119, [sn:181].
 729000: system.cpu.freelist: Freeing register 119.
 729000: system.cpu.iew: Issue: Processing [tid:0]
 729000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 729000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14510=>0x14514).(0=>1) [sn:190] [tid:0] to IQ.
 729000: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:190]
 729000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14514=>0x14518).(0=>1) [sn:191] [tid:0] to IQ.
 729000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:191]
 729000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 729000: system.cpu.iew.lsq.thread0: Inserting load PC (0x14514=>0x14518).(0=>1), idx:7 [sn:191]
 729000: system.cpu.iq: Adding instruction [sn:191] PC (0x14514=>0x14518).(0=>1) to the IQ.
 729000: system.cpu.iq: Instruction PC (0x14514=>0x14518).(0=>1) has src reg 123 that is being added to the dependency chain.
 729000: memdepentry: Memory dependency entry created.  memdep_count=4 (0x14514=>0x14518).(0=>1)
 729000: global: Inst 0x14514 with index 325 had no SSID
 729000: system.cpu.memDep0: No dependency for inst PC (0x14514=>0x14518).(0=>1) [sn:191].
 729000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14518=>0x1451c).(0=>1) [sn:192] [tid:0] to IQ.
 729000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:192]
 729000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 729000: system.cpu.iew.lsq.thread0: Inserting store PC (0x14518=>0x1451c).(0=>1), idx:9 [sn:192]
 729000: system.cpu.iq: Adding instruction [sn:192] PC (0x14518=>0x1451c).(0=>1) to the IQ.
 729000: system.cpu.iq: Instruction PC (0x14518=>0x1451c).(0=>1) has src reg 126 that is being added to the dependency chain.
 729000: memdepentry: Memory dependency entry created.  memdep_count=5 (0x14518=>0x1451c).(0=>1)
 729000: global: Inst 0x14518 with index 326 had no SSID
 729000: system.cpu.memDep0: No dependency for inst PC (0x14518=>0x1451c).(0=>1) [sn:192].
 729000: system.cpu.memDep0: Inserting store PC (0x14518=>0x1451c).(0=>1) [sn:192].
 729000: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:190]
 729000: system.cpu.iew: Execute: Executing instructions from IQ.
 729000: system.cpu.iew: Execute: Processing PC (0x1446c=>0x14470).(0=>1), [tid:0] [sn:183].
 729000: system.cpu.iew: Execute: Calculating address for memory reference.
 729000: system.cpu.iew.lsq.thread0: Executing load PC (0x1446c=>0x14470).(0=>1), [sn:183]
 729000: global: RegFile: Access to cc register 356, has data 0x2
 729000: global: RegFile: Access to cc register 358, has data 0
 729000: global: RegFile: Access to cc register 325, has data 0
 729000: global: RegFile: Access to int register 122, has data 0x14
 729000: system.cpu.iew.lsq.thread0: Read called, load idx: 4, store idx: -1, storeHead: 9 addr: 0xc4c4
 729000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:183] PC (0x1446c=>0x14470).(0=>1)
 729000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 729000: system.cpu.iq: Not able to schedule any instructions.
 729000: system.cpu.iew: Processing [tid:0]
 729000: system.cpu.iq: [tid:0]: Committing instructions older than [sn:181]
 729000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 729000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 729000: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 729000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 729000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 729000: system.cpu.iew: IQ has 32 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 15 free entries.
 729000: system.cpu.iew: Activity this cycle.
 729000: system.cpu.commit: Getting instructions from Rename stage.
 729000: system.cpu.commit: Inserting PC (0x14510=>0x14514).(0=>1) [sn:190] [tid:0] into ROB.
 729000: system.cpu.rob: Adding inst PC (0x14510=>0x14514).(0=>1) to the ROB.
 729000: system.cpu.rob: [tid:0] Now has 9 instructions.
 729000: system.cpu.commit: Inserting PC (0x14514=>0x14518).(0=>1) [sn:191] [tid:0] into ROB.
 729000: system.cpu.rob: Adding inst PC (0x14514=>0x14518).(0=>1) to the ROB.
 729000: system.cpu.rob: [tid:0] Now has 10 instructions.
 729000: system.cpu.commit: Inserting PC (0x14518=>0x1451c).(0=>1) [sn:192] [tid:0] into ROB.
 729000: system.cpu.rob: Adding inst PC (0x14518=>0x1451c).(0=>1) to the ROB.
 729000: system.cpu.rob: [tid:0] Now has 11 instructions.
 729000: system.cpu.commit: Trying to commit instructions in the ROB.
 729000: system.cpu.commit: Trying to commit head instruction, [sn:182] [tid:0]
 729000: system.cpu.commit: Committing instruction with [sn:182] PC (0x14468=>0x1446c).(0=>1)
 729000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14468=>0x1446c).(0=>1), [sn:182]
 729000: system.cpu: Removing committed instruction [tid:0] PC (0x14468=>0x1446c).(0=>1) [sn:182]
 729000: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:182]
 729000: system.cpu.commit: [tid:0]: Marking PC (0x14500=>0x14504).(1=>2), [sn:186] ready within ROB.
 729000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 729000: system.cpu.commit: [tid:0]: ROB has 10 insts & 30 free entries.
 729000: system.cpu.commit: Activity This Cycle.
 729000: system.cpu.commit: Deactivating stage.
 729000: system.cpu: Activity: 11
 729000: system.cpu: Activity: 10
 729000: system.cpu: Removing instruction, [tid:0] [sn:182] PC (0x14468=>0x1446c).(0=>1)
 729000: system.cpu: Scheduling next tick!
 729000: system.cpu.iq: Processing FU completion [sn:185]
 729000: system.cpu: CPU already running.
 729500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 729500: system.cpu.fetch: Running stage.
 729500: system.cpu.fetch: There are no more threads available to fetch from.
 729500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 729500: system.cpu.decode: Processing [tid:0]
 729500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 729500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 729500: system.cpu.decode: [tid:0]: Processing instruction [sn:198] with PC (0x14530=>0x14534).(0=>1)
 729500: system.cpu.decode: [tid:0]: Processing instruction [sn:199] with PC (0x14534=>0x14538).(0=>1)
 729500: system.cpu.decode: [tid:0]: Processing instruction [sn:200] with PC (0x14538=>0x1453c).(0=>1)
 729500: system.cpu.decode: Activity this cycle.
 729500: system.cpu: Activity: 11
 729500: system.cpu.rename: Processing [tid:0]
 729500: system.cpu.rename: [tid:0]: Free IQ: 32, Free ROB: 30, Free LQ: 12, Free SQ: 15
 729500: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 729500: system.cpu.rename: calcFreeROBEntires: free robEntries: 30, instsInProgress: 4, dispatched Insts: 3
 729500: system.cpu.rename: [tid:0]: 29 rob free
 729500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 4, dispatched Insts: 3
 729500: system.cpu.rename: [tid:0]: 31 iq free
 729500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 2, loads dispatchedToLQ: 1
 729500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 729500: system.cpu.rename: calcFreeROBEntires: free robEntries: 30, instsInProgress: 4, dispatched Insts: 3
 729500: system.cpu.rename: [tid:0]: 29 rob free
 729500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 32, instsInProgress: 4, dispatched Insts: 3
 729500: system.cpu.rename: [tid:0]: 31 iq free
 729500: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 729500: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 729500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 729500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 15, storesInProgress: 1, stores dispatchedToSQ: 1
 729500: system.cpu.rename: [tid:0]: Processing instruction [sn:194] with PC (0x14520=>0x14524).(0=>1).
 729500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 4 (flattened 4), got phys reg 79
 729500: system.cpu.rename: [tid:0]: Register 79 is ready.
 729500: global: [sn:194] has 1 ready out of 6 sources. RTI 0)
 729500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 729500: system.cpu.rename: [tid:0]: Register 960 is ready.
 729500: global: [sn:194] has 2 ready out of 6 sources. RTI 0)
 729500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 729500: system.cpu.rename: [tid:0]: Register 325 is ready.
 729500: global: [sn:194] has 3 ready out of 6 sources. RTI 0)
 729500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 729500: system.cpu.rename: [tid:0]: Register 325 is ready.
 729500: global: [sn:194] has 4 ready out of 6 sources. RTI 0)
 729500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 729500: system.cpu.rename: [tid:0]: Register 325 is ready.
 729500: global: [sn:194] has 5 ready out of 6 sources. RTI 0)
 729500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 6 (flattened 6), got phys reg 105
 729500: system.cpu.rename: [tid:0]: Register 105 is ready.
 729500: global: [sn:194] has 6 ready out of 6 sources. RTI 0)
 729500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 729500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 15, storesInProgress: 2, stores dispatchedToSQ: 1
 729500: system.cpu.rename: [tid:0]: Processing instruction [sn:195] with PC (0x14524=>0x14528).(0=>1).
 729500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2 (flattened 2), got phys reg 127
 729500: system.cpu.rename: [tid:0]: Register 127 is not ready.
 729500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 729500: system.cpu.rename: [tid:0]: Register 960 is ready.
 729500: global: [sn:195] has 1 ready out of 6 sources. RTI 0)
 729500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 729500: system.cpu.rename: [tid:0]: Register 325 is ready.
 729500: global: [sn:195] has 2 ready out of 6 sources. RTI 0)
 729500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 729500: system.cpu.rename: [tid:0]: Register 325 is ready.
 729500: global: [sn:195] has 3 ready out of 6 sources. RTI 0)
 729500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 729500: system.cpu.rename: [tid:0]: Register 325 is ready.
 729500: global: [sn:195] has 4 ready out of 6 sources. RTI 0)
 729500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 12
 729500: system.cpu.rename: [tid:0]: Register 12 is not ready.
 729500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 729500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 2, loads dispatchedToLQ: 1
 729500: system.cpu.rename: [tid:0]: Processing instruction [sn:196] with PC (0x14528=>0x1452c).(0=>1).
 729500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 123
 729500: system.cpu.rename: [tid:0]: Register 123 is not ready.
 729500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 729500: system.cpu.rename: [tid:0]: Register 960 is ready.
 729500: global: [sn:196] has 1 ready out of 5 sources. RTI 0)
 729500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 729500: system.cpu.rename: [tid:0]: Register 325 is ready.
 729500: global: [sn:196] has 2 ready out of 5 sources. RTI 0)
 729500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 729500: system.cpu.rename: [tid:0]: Register 325 is ready.
 729500: global: [sn:196] has 3 ready out of 5 sources. RTI 0)
 729500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 729500: system.cpu.rename: [tid:0]: Register 325 is ready.
 729500: global: [sn:196] has 4 ready out of 5 sources. RTI 0)
 729500: global: Renamed reg 2 to physical reg 11 old mapping was 127
 729500: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 11.
 729500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=16), [sn:196].
 729500: system.cpu.rename: Activity this cycle.
 729500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=16), until [sn:182].
 729500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 353, [sn:182].
 729500: system.cpu.freelist: Freeing register 353.
 729500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 354, [sn:182].
 729500: system.cpu.freelist: Freeing register 354.
 729500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 355, [sn:182].
 729500: system.cpu.freelist: Freeing register 355.
 729500: system.cpu.iew: Issue: Processing [tid:0]
 729500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 729500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1451c=>0x14520).(0=>1) [sn:193] [tid:0] to IQ.
 729500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:193]
 729500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 729500: system.cpu.iew.lsq.thread0: Inserting load PC (0x1451c=>0x14520).(0=>1), idx:8 [sn:193]
 729500: system.cpu.iq: Adding instruction [sn:193] PC (0x1451c=>0x14520).(0=>1) to the IQ.
 729500: memdepentry: Memory dependency entry created.  memdep_count=6 (0x1451c=>0x14520).(0=>1)
 729500: global: Inst 0x1451c with index 327 had no SSID
 729500: system.cpu.memDep0: No dependency for inst PC (0x1451c=>0x14520).(0=>1) [sn:193].
 729500: system.cpu.memDep0: Adding instruction [sn:193] to the ready list.
 729500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1451c=>0x14520).(0=>1) opclass:32 [sn:193].
 729500: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:190]
 729500: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:190]
 729500: global: RegFile: Access to cc register 325, has data 0
 729500: global: RegFile: Access to cc register 325, has data 0
 729500: global: RegFile: Access to cc register 325, has data 0
 729500: global: RegFile: Access to int register 80, has data 0
 729500: global: RegFile: Setting cc register 362 to 0x2
 729500: global: RegFile: Setting cc register 363 to 0
 729500: global: RegFile: Setting cc register 364 to 0
 729500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 729500: system.cpu.iq: Waking dependents of completed instruction.
 729500: system.cpu.iq: Waking any dependents on register 362.
 729500: system.cpu.iq: Waking any dependents on register 363.
 729500: system.cpu.iq: Waking any dependents on register 364.
 729500: system.cpu.iew: Execute: Executing instructions from IQ.
 729500: system.cpu.iew: Execute: Processing PC (0x14500=>0x14504).(0=>1), [tid:0] [sn:185].
 729500: system.cpu.iew: Execute: Calculating address for memory reference.
 729500: system.cpu.iew.lsq.thread0: Executing load PC (0x14500=>0x14504).(0=>1), [sn:185]
 729500: global: RegFile: Access to int register 120, has data 0xbefffed8
 729500: global: RegFile: Access to cc register 325, has data 0
 729500: global: RegFile: Access to cc register 325, has data 0
 729500: global: RegFile: Access to cc register 325, has data 0
 729500: system.cpu.iew.lsq.thread0: Read called, load idx: 5, store idx: -1, storeHead: 9 addr: 0x77ed8
 729500: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:185] PC (0x14500=>0x14504).(0=>1)
 729500: system.cpu.iew: Sending instructions to commit, [sn:190] PC (0x14510=>0x14514).(0=>1).
 729500: system.cpu.iew: Setting Destination Register 362
 729500: system.cpu.scoreboard: Setting reg 362 as ready
 729500: system.cpu.iew: Setting Destination Register 363
 729500: system.cpu.scoreboard: Setting reg 363 as ready
 729500: system.cpu.iew: Setting Destination Register 364
 729500: system.cpu.scoreboard: Setting reg 364 as ready
 729500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 729500: system.cpu.iq: Thread 0: Issuing instruction PC (0x1451c=>0x14520).(0=>1) [sn:193]
 729500: system.cpu.memDep0: Issuing instruction PC 0x1451c [sn:193].
 729500: system.cpu.iew: Processing [tid:0]
 729500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:182]
 729500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 5
 729500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 729500: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 729500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 729500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 5
 729500: system.cpu.iew: IQ has 31 free entries (Can schedule: 0).  LQ has 11 free entries. SQ has 15 free entries.
 729500: system.cpu.iew: Activity this cycle.
 729500: system.cpu.commit: Getting instructions from Rename stage.
 729500: system.cpu.commit: Inserting PC (0x1451c=>0x14520).(0=>1) [sn:193] [tid:0] into ROB.
 729500: system.cpu.rob: Adding inst PC (0x1451c=>0x14520).(0=>1) to the ROB.
 729500: system.cpu.rob: [tid:0] Now has 11 instructions.
 729500: system.cpu.commit: Trying to commit instructions in the ROB.
 729500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 729500: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 729500: system.cpu.commit: Activity This Cycle.
 729500: system.cpu: Activity: 10
 729500: system.cpu: Scheduling next tick!
 730000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 730000: system.cpu.fetch: Running stage.
 730000: system.cpu.fetch: There are no more threads available to fetch from.
 730000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 730000: system.cpu.decode: Processing [tid:0]
 730000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 730000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 730000: system.cpu.decode: [tid:0]: Processing instruction [sn:201] with PC (0x1453c=>0x14540).(0=>1)
 730000: system.cpu.decode: Activity this cycle.
 730000: system.cpu: Activity: 11
 730000: system.cpu.rename: Processing [tid:0]
 730000: system.cpu.rename: [tid:0]: Free IQ: 31, Free ROB: 29, Free LQ: 11, Free SQ: 15
 730000: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 730000: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 4, dispatched Insts: 1
 730000: system.cpu.rename: [tid:0]: 26 rob free
 730000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 31, instsInProgress: 4, dispatched Insts: 1
 730000: system.cpu.rename: [tid:0]: 28 iq free
 730000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 11, loadsInProgress: 2, loads dispatchedToLQ: 1
 730000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 730000: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 4, dispatched Insts: 1
 730000: system.cpu.rename: [tid:0]: 26 rob free
 730000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 31, instsInProgress: 4, dispatched Insts: 1
 730000: system.cpu.rename: [tid:0]: 28 iq free
 730000: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
 730000: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 1 insts dispatched to IQ last cycle.
 730000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 730000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 11, loadsInProgress: 2, loads dispatchedToLQ: 1
 730000: system.cpu.rename: [tid:0]: Processing instruction [sn:197] with PC (0x1452c=>0x14530).(0=>1).
 730000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 123
 730000: system.cpu.rename: [tid:0]: Register 123 is not ready.
 730000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 730000: system.cpu.rename: [tid:0]: Register 960 is ready.
 730000: global: [sn:197] has 1 ready out of 5 sources. RTI 0)
 730000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 730000: system.cpu.rename: [tid:0]: Register 325 is ready.
 730000: global: [sn:197] has 2 ready out of 5 sources. RTI 0)
 730000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 730000: system.cpu.rename: [tid:0]: Register 325 is ready.
 730000: global: [sn:197] has 3 ready out of 5 sources. RTI 0)
 730000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 730000: system.cpu.rename: [tid:0]: Register 325 is ready.
 730000: global: [sn:197] has 4 ready out of 5 sources. RTI 0)
 730000: global: Renamed reg 3 to physical reg 1 old mapping was 12
 730000: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 1.
 730000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=14), [sn:197].
 730000: system.cpu.rename: Activity this cycle.
 730000: system.cpu.iew: Issue: Processing [tid:0]
 730000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 730000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14520=>0x14524).(0=>1) [sn:194] [tid:0] to IQ.
 730000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:194]
 730000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 730000: system.cpu.iew.lsq.thread0: Inserting store PC (0x14520=>0x14524).(0=>1), idx:10 [sn:194]
 730000: system.cpu.iq: Adding instruction [sn:194] PC (0x14520=>0x14524).(0=>1) to the IQ.
 730000: memdepentry: Memory dependency entry created.  memdep_count=7 (0x14520=>0x14524).(0=>1)
 730000: global: Inst 0x14520 with index 328 had no SSID
 730000: system.cpu.memDep0: No dependency for inst PC (0x14520=>0x14524).(0=>1) [sn:194].
 730000: system.cpu.memDep0: Adding instruction [sn:194] to the ready list.
 730000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14520=>0x14524).(0=>1) opclass:33 [sn:194].
 730000: system.cpu.memDep0: Inserting store PC (0x14520=>0x14524).(0=>1) [sn:194].
 730000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14524=>0x14528).(0=>1) [sn:195] [tid:0] to IQ.
 730000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:195]
 730000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 730000: system.cpu.iew.lsq.thread0: Inserting store PC (0x14524=>0x14528).(0=>1), idx:11 [sn:195]
 730000: system.cpu.iq: Adding instruction [sn:195] PC (0x14524=>0x14528).(0=>1) to the IQ.
 730000: system.cpu.iq: Instruction PC (0x14524=>0x14528).(0=>1) has src reg 127 that is being added to the dependency chain.
 730000: system.cpu.iq: Instruction PC (0x14524=>0x14528).(0=>1) has src reg 12 that is being added to the dependency chain.
 730000: memdepentry: Memory dependency entry created.  memdep_count=8 (0x14524=>0x14528).(0=>1)
 730000: global: Inst 0x14524 with index 329 had no SSID
 730000: system.cpu.memDep0: No dependency for inst PC (0x14524=>0x14528).(0=>1) [sn:195].
 730000: system.cpu.memDep0: Inserting store PC (0x14524=>0x14528).(0=>1) [sn:195].
 730000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14528=>0x1452c).(0=>1) [sn:196] [tid:0] to IQ.
 730000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:196]
 730000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 730000: system.cpu.iew.lsq.thread0: Inserting load PC (0x14528=>0x1452c).(0=>1), idx:9 [sn:196]
 730000: system.cpu.iq: Adding instruction [sn:196] PC (0x14528=>0x1452c).(0=>1) to the IQ.
 730000: system.cpu.iq: Instruction PC (0x14528=>0x1452c).(0=>1) has src reg 123 that is being added to the dependency chain.
 730000: memdepentry: Memory dependency entry created.  memdep_count=9 (0x14528=>0x1452c).(0=>1)
 730000: global: Inst 0x14528 with index 330 had no SSID
 730000: system.cpu.memDep0: No dependency for inst PC (0x14528=>0x1452c).(0=>1) [sn:196].
 730000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 730000: system.cpu.iq: Thread 0: Issuing instruction PC (0x14520=>0x14524).(0=>1) [sn:194]
 730000: system.cpu.memDep0: Issuing instruction PC 0x14520 [sn:194].
 730000: system.cpu.iew: Processing [tid:0]
 730000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 6
 730000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 730000: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 730000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 730000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 6
 730000: system.cpu.iew: IQ has 28 free entries (Can schedule: 0).  LQ has 10 free entries. SQ has 13 free entries.
 730000: system.cpu.iew: Activity this cycle.
 730000: system.cpu.commit: Getting instructions from Rename stage.
 730000: system.cpu.commit: Inserting PC (0x14520=>0x14524).(0=>1) [sn:194] [tid:0] into ROB.
 730000: system.cpu.rob: Adding inst PC (0x14520=>0x14524).(0=>1) to the ROB.
 730000: system.cpu.rob: [tid:0] Now has 12 instructions.
 730000: system.cpu.commit: Inserting PC (0x14524=>0x14528).(0=>1) [sn:195] [tid:0] into ROB.
 730000: system.cpu.rob: Adding inst PC (0x14524=>0x14528).(0=>1) to the ROB.
 730000: system.cpu.rob: [tid:0] Now has 13 instructions.
 730000: system.cpu.commit: Inserting PC (0x14528=>0x1452c).(0=>1) [sn:196] [tid:0] into ROB.
 730000: system.cpu.rob: Adding inst PC (0x14528=>0x1452c).(0=>1) to the ROB.
 730000: system.cpu.rob: [tid:0] Now has 14 instructions.
 730000: system.cpu.commit: Trying to commit instructions in the ROB.
 730000: system.cpu.commit: [tid:0]: Marking PC (0x14510=>0x14514).(0=>1), [sn:190] ready within ROB.
 730000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 730000: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
 730000: system.cpu.commit: Activity This Cycle.
 730000: global: DynInst: [sn:181] Instruction destroyed. Instcount for system.cpu = 40
 730000: system.cpu: Activity: 10
 730000: system.cpu: Scheduling next tick!
 730000: system.cpu.iq: Processing FU completion [sn:193]
 730000: system.cpu: CPU already running.
 730500: system.cpu.iew.lsq.thread0: Writeback event [sn:185].
 730500: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:185].
 730500: system.cpu: CPU already running.
 730500: global: RegFile: Access to cc register 325, has data 0
 730500: global: RegFile: Access to cc register 325, has data 0
 730500: global: RegFile: Access to cc register 325, has data 0
 730500: global: RegFile: Setting int register 124 to 0x19
 730500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 730500: system.cpu.iew: Activity this cycle.
 730500: system.cpu: Activity: 11
 730500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 730500: system.cpu.fetch: Running stage.
 730500: system.cpu.fetch: There are no more threads available to fetch from.
 730500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 730500: system.cpu.decode: Processing [tid:0]
 730500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 730500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 730500: system.cpu.rename: Processing [tid:0]
 730500: system.cpu.rename: [tid:0]: Free IQ: 28, Free ROB: 26, Free LQ: 10, Free SQ: 13
 730500: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 730500: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 4, dispatched Insts: 3
 730500: system.cpu.rename: [tid:0]: 25 rob free
 730500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 28, instsInProgress: 4, dispatched Insts: 3
 730500: system.cpu.rename: [tid:0]: 27 iq free
 730500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 10, loadsInProgress: 2, loads dispatchedToLQ: 1
 730500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 730500: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 4, dispatched Insts: 3
 730500: system.cpu.rename: [tid:0]: 25 rob free
 730500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 28, instsInProgress: 4, dispatched Insts: 3
 730500: system.cpu.rename: [tid:0]: 27 iq free
 730500: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 730500: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 730500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 730500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 13, storesInProgress: 2, stores dispatchedToSQ: 2
 730500: system.cpu.rename: [tid:0]: Processing instruction [sn:198] with PC (0x14530=>0x14534).(0=>1).
 730500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2 (flattened 2), got phys reg 11
 730500: system.cpu.rename: [tid:0]: Register 11 is not ready.
 730500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 730500: system.cpu.rename: [tid:0]: Register 960 is ready.
 730500: global: [sn:198] has 1 ready out of 6 sources. RTI 0)
 730500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 730500: system.cpu.rename: [tid:0]: Register 325 is ready.
 730500: global: [sn:198] has 2 ready out of 6 sources. RTI 0)
 730500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 730500: system.cpu.rename: [tid:0]: Register 325 is ready.
 730500: global: [sn:198] has 3 ready out of 6 sources. RTI 0)
 730500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 730500: system.cpu.rename: [tid:0]: Register 325 is ready.
 730500: global: [sn:198] has 4 ready out of 6 sources. RTI 0)
 730500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 11 (flattened 11), got phys reg 88
 730500: system.cpu.rename: [tid:0]: Register 88 is ready.
 730500: global: [sn:198] has 5 ready out of 6 sources. RTI 0)
 730500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 730500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 13, storesInProgress: 3, stores dispatchedToSQ: 2
 730500: system.cpu.rename: [tid:0]: Processing instruction [sn:199] with PC (0x14534=>0x14538).(0=>1).
 730500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 1
 730500: system.cpu.rename: [tid:0]: Register 1 is not ready.
 730500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 730500: system.cpu.rename: [tid:0]: Register 960 is ready.
 730500: global: [sn:199] has 1 ready out of 6 sources. RTI 0)
 730500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 730500: system.cpu.rename: [tid:0]: Register 325 is ready.
 730500: global: [sn:199] has 2 ready out of 6 sources. RTI 0)
 730500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 730500: system.cpu.rename: [tid:0]: Register 325 is ready.
 730500: global: [sn:199] has 3 ready out of 6 sources. RTI 0)
 730500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 730500: system.cpu.rename: [tid:0]: Register 325 is ready.
 730500: global: [sn:199] has 4 ready out of 6 sources. RTI 0)
 730500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 9 (flattened 9), got phys reg 91
 730500: system.cpu.rename: [tid:0]: Register 91 is ready.
 730500: global: [sn:199] has 5 ready out of 6 sources. RTI 0)
 730500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 730500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 10, loadsInProgress: 2, loads dispatchedToLQ: 1
 730500: system.cpu.rename: [tid:0]: Processing instruction [sn:200] with PC (0x14538=>0x1453c).(0=>1).
 730500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 123
 730500: system.cpu.rename: [tid:0]: Register 123 is not ready.
 730500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 730500: system.cpu.rename: [tid:0]: Register 960 is ready.
 730500: global: [sn:200] has 1 ready out of 5 sources. RTI 0)
 730500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 730500: system.cpu.rename: [tid:0]: Register 325 is ready.
 730500: global: [sn:200] has 2 ready out of 5 sources. RTI 0)
 730500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 730500: system.cpu.rename: [tid:0]: Register 325 is ready.
 730500: global: [sn:200] has 3 ready out of 5 sources. RTI 0)
 730500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 730500: system.cpu.rename: [tid:0]: Register 325 is ready.
 730500: global: [sn:200] has 4 ready out of 5 sources. RTI 0)
 730500: global: Renamed reg 2 to physical reg 13 old mapping was 11
 730500: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 13.
 730500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=15), [sn:200].
 730500: system.cpu.rename: Activity this cycle.
 730500: system.cpu.iew: Issue: Processing [tid:0]
 730500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 730500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1452c=>0x14530).(0=>1) [sn:197] [tid:0] to IQ.
 730500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:197]
 730500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 730500: system.cpu.iew.lsq.thread0: Inserting load PC (0x1452c=>0x14530).(0=>1), idx:10 [sn:197]
 730500: system.cpu.iq: Adding instruction [sn:197] PC (0x1452c=>0x14530).(0=>1) to the IQ.
 730500: system.cpu.iq: Instruction PC (0x1452c=>0x14530).(0=>1) has src reg 123 that is being added to the dependency chain.
 730500: memdepentry: Memory dependency entry created.  memdep_count=10 (0x1452c=>0x14530).(0=>1)
 730500: global: Inst 0x1452c with index 331 had no SSID
 730500: system.cpu.memDep0: No dependency for inst PC (0x1452c=>0x14530).(0=>1) [sn:197].
 730500: system.cpu.iew: Execute: Executing instructions from IQ.
 730500: system.cpu.iew: Execute: Processing PC (0x1451c=>0x14520).(0=>1), [tid:0] [sn:193].
 730500: system.cpu.iew: Execute: Calculating address for memory reference.
 730500: system.cpu.iew.lsq.thread0: Executing load PC (0x1451c=>0x14520).(0=>1), [sn:193]
 730500: global: RegFile: Access to int register 77, has data 0xbefffd38
 730500: global: RegFile: Access to cc register 325, has data 0
 730500: global: RegFile: Access to cc register 325, has data 0
 730500: global: RegFile: Access to cc register 325, has data 0
 730500: system.cpu.iew.lsq.thread0: Read called, load idx: 8, store idx: 10, storeHead: 9 addr: 0x77d3c
 730500: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:193] PC (0x1451c=>0x14520).(0=>1)
 730500: system.cpu.iew: Sending instructions to commit, [sn:185] PC (0x14500=>0x14504).(0=>1).
 730500: system.cpu.iew: Setting Destination Register 124
 730500: system.cpu.scoreboard: Setting reg 124 as ready
 730500: system.cpu.iq: Waking dependents of completed instruction.
 730500: system.cpu.iq: Completing mem instruction PC: (0x14500=>0x14504).(0=>1) [sn:185]
 730500: system.cpu.memDep0: Completed mem instruction PC (0x14500=>0x14504).(0=>1) [sn:185].
 730500: memdepentry: Memory dependency entry deleted.  memdep_count=9 (0x14500=>0x14504).(0=>1)
 730500: system.cpu.iq: Waking any dependents on register 124.
 730500: system.cpu.iq: Waking up a dependent instruction, [sn:187] PC (0x14504=>0x14508).(0=>1).
 730500: global: [sn:187] has 4 ready out of 4 sources. RTI 0)
 730500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14504=>0x14508).(0=>1) opclass:1 [sn:187].
 730500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 730500: system.cpu.iq: Thread 0: Issuing instruction PC (0x14504=>0x14508).(0=>1) [sn:187]
 730500: system.cpu.iew: Processing [tid:0]
 730500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 7
 730500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 730500: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 730500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 730500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 7
 730500: system.cpu.iew: IQ has 29 free entries (Can schedule: 0).  LQ has 9 free entries. SQ has 13 free entries.
 730500: system.cpu.iew: Activity this cycle.
 730500: system.cpu.commit: Getting instructions from Rename stage.
 730500: system.cpu.commit: Inserting PC (0x1452c=>0x14530).(0=>1) [sn:197] [tid:0] into ROB.
 730500: system.cpu.rob: Adding inst PC (0x1452c=>0x14530).(0=>1) to the ROB.
 730500: system.cpu.rob: [tid:0] Now has 15 instructions.
 730500: system.cpu.commit: Trying to commit instructions in the ROB.
 730500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 730500: system.cpu.commit: [tid:0]: ROB has 15 insts & 25 free entries.
 730500: system.cpu.commit: Activity This Cycle.
 730500: global: DynInst: [sn:182] Instruction destroyed. Instcount for system.cpu = 39
 730500: system.cpu: Activity: 10
 730500: system.cpu: Scheduling next tick!
 730500: system.cpu.iq: Processing FU completion [sn:194]
 730500: system.cpu: CPU already running.
 731000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 731000: system.cpu.fetch: Running stage.
 731000: system.cpu.fetch: There are no more threads available to fetch from.
 731000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 731000: system.cpu.decode: Processing [tid:0]
 731000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 731000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 731000: system.cpu.rename: Processing [tid:0]
 731000: system.cpu.rename: [tid:0]: Free IQ: 29, Free ROB: 25, Free LQ: 9, Free SQ: 13
 731000: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 731000: system.cpu.rename: calcFreeROBEntires: free robEntries: 25, instsInProgress: 4, dispatched Insts: 1
 731000: system.cpu.rename: [tid:0]: 22 rob free
 731000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 29, instsInProgress: 4, dispatched Insts: 1
 731000: system.cpu.rename: [tid:0]: 26 iq free
 731000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 9, loadsInProgress: 2, loads dispatchedToLQ: 1
 731000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 731000: system.cpu.rename: calcFreeROBEntires: free robEntries: 25, instsInProgress: 4, dispatched Insts: 1
 731000: system.cpu.rename: [tid:0]: 22 rob free
 731000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 29, instsInProgress: 4, dispatched Insts: 1
 731000: system.cpu.rename: [tid:0]: 26 iq free
 731000: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
 731000: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 1 insts dispatched to IQ last cycle.
 731000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 731000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 9, loadsInProgress: 2, loads dispatchedToLQ: 1
 731000: system.cpu.rename: [tid:0]: Processing instruction [sn:201] with PC (0x1453c=>0x14540).(0=>1).
 731000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 123
 731000: system.cpu.rename: [tid:0]: Register 123 is not ready.
 731000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 731000: system.cpu.rename: [tid:0]: Register 960 is ready.
 731000: global: [sn:201] has 1 ready out of 5 sources. RTI 0)
 731000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 731000: system.cpu.rename: [tid:0]: Register 325 is ready.
 731000: global: [sn:201] has 2 ready out of 5 sources. RTI 0)
 731000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 731000: system.cpu.rename: [tid:0]: Register 325 is ready.
 731000: global: [sn:201] has 3 ready out of 5 sources. RTI 0)
 731000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 731000: system.cpu.rename: [tid:0]: Register 325 is ready.
 731000: global: [sn:201] has 4 ready out of 5 sources. RTI 0)
 731000: global: Renamed reg 3 to physical reg 2 old mapping was 1
 731000: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 2.
 731000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=16), [sn:201].
 731000: system.cpu.rename: Activity this cycle.
 731000: system.cpu: Activity: 11
 731000: system.cpu.iew: Issue: Processing [tid:0]
 731000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 731000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14530=>0x14534).(0=>1) [sn:198] [tid:0] to IQ.
 731000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:198]
 731000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 731000: system.cpu.iew.lsq.thread0: Inserting store PC (0x14530=>0x14534).(0=>1), idx:12 [sn:198]
 731000: global: DynInst: [sn:43] Instruction destroyed. Instcount for system.cpu = 38
 731000: system.cpu.iq: Adding instruction [sn:198] PC (0x14530=>0x14534).(0=>1) to the IQ.
 731000: system.cpu.iq: Instruction PC (0x14530=>0x14534).(0=>1) has src reg 11 that is being added to the dependency chain.
 731000: memdepentry: Memory dependency entry created.  memdep_count=10 (0x14530=>0x14534).(0=>1)
 731000: global: Inst 0x14530 with index 332 had no SSID
 731000: system.cpu.memDep0: No dependency for inst PC (0x14530=>0x14534).(0=>1) [sn:198].
 731000: system.cpu.memDep0: Inserting store PC (0x14530=>0x14534).(0=>1) [sn:198].
 731000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14534=>0x14538).(0=>1) [sn:199] [tid:0] to IQ.
 731000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:199]
 731000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 731000: system.cpu.iew.lsq.thread0: Inserting store PC (0x14534=>0x14538).(0=>1), idx:13 [sn:199]
 731000: global: DynInst: [sn:46] Instruction destroyed. Instcount for system.cpu = 37
 731000: system.cpu.iq: Adding instruction [sn:199] PC (0x14534=>0x14538).(0=>1) to the IQ.
 731000: system.cpu.iq: Instruction PC (0x14534=>0x14538).(0=>1) has src reg 1 that is being added to the dependency chain.
 731000: memdepentry: Memory dependency entry created.  memdep_count=11 (0x14534=>0x14538).(0=>1)
 731000: global: Inst 0x14534 with index 333 had no SSID
 731000: system.cpu.memDep0: No dependency for inst PC (0x14534=>0x14538).(0=>1) [sn:199].
 731000: system.cpu.memDep0: Inserting store PC (0x14534=>0x14538).(0=>1) [sn:199].
 731000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14538=>0x1453c).(0=>1) [sn:200] [tid:0] to IQ.
 731000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:200]
 731000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 731000: system.cpu.iew.lsq.thread0: Inserting load PC (0x14538=>0x1453c).(0=>1), idx:11 [sn:200]
 731000: system.cpu.iq: Adding instruction [sn:200] PC (0x14538=>0x1453c).(0=>1) to the IQ.
 731000: system.cpu.iq: Instruction PC (0x14538=>0x1453c).(0=>1) has src reg 123 that is being added to the dependency chain.
 731000: memdepentry: Memory dependency entry created.  memdep_count=12 (0x14538=>0x1453c).(0=>1)
 731000: global: Inst 0x14538 with index 334 had no SSID
 731000: system.cpu.memDep0: No dependency for inst PC (0x14538=>0x1453c).(0=>1) [sn:200].
 731000: system.cpu.iew: Execute: Executing instructions from IQ.
 731000: system.cpu.iew: Execute: Processing PC (0x14504=>0x14508).(0=>1), [tid:0] [sn:187].
 731000: global: RegFile: Access to cc register 325, has data 0
 731000: global: RegFile: Access to cc register 325, has data 0
 731000: global: RegFile: Access to cc register 325, has data 0
 731000: global: RegFile: Access to int register 124, has data 0x19
 731000: global: RegFile: Setting cc register 359 to 0
 731000: global: RegFile: Setting cc register 360 to 0
 731000: global: RegFile: Setting cc register 361 to 0x1
 731000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 731000: system.cpu.iew: Execute: Executing instructions from IQ.
 731000: system.cpu.iew: Execute: Processing PC (0x14520=>0x14524).(0=>1), [tid:0] [sn:194].
 731000: system.cpu.iew: Execute: Calculating address for memory reference.
 731000: system.cpu.iew.lsq.thread0: Executing store PC (0x14520=>0x14524).(0=>1) [sn:194]
 731000: global: RegFile: Access to int register 79, has data 0x85ac8
 731000: global: RegFile: Access to cc register 325, has data 0
 731000: global: RegFile: Access to cc register 325, has data 0
 731000: global: RegFile: Access to cc register 325, has data 0
 731000: global: RegFile: Access to int register 105, has data 0
 731000: system.cpu.iew.lsq.thread0: Doing write to store idx 10, addr 0x76acc | storeHead:9 [sn:194]
 731000: system.cpu.iew: Store instruction is fault. [sn:194]
 731000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1, wbActual:1
 731000: system.cpu.iew: Activity this cycle.
 731000: system.cpu.iew: Sending instructions to commit, [sn:187] PC (0x14504=>0x14508).(0=>1).
 731000: system.cpu.iew: Setting Destination Register 359
 731000: system.cpu.scoreboard: Setting reg 359 as ready
 731000: system.cpu.iew: Setting Destination Register 360
 731000: system.cpu.scoreboard: Setting reg 360 as ready
 731000: system.cpu.iew: Setting Destination Register 361
 731000: system.cpu.scoreboard: Setting reg 361 as ready
 731000: system.cpu.iq: Waking dependents of completed instruction.
 731000: system.cpu.iq: Waking any dependents on register 359.
 731000: system.cpu.iq: Waking up a dependent instruction, [sn:188] PC (0x14508=>0x1450c).(0=>1).
 731000: global: [sn:188] has 3 ready out of 3 sources. RTI 0)
 731000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14508=>0x1450c).(0=>1) opclass:1 [sn:188].
 731000: system.cpu.iq: Waking any dependents on register 360.
 731000: system.cpu.iq: Waking any dependents on register 361.
 731000: system.cpu.iew: Sending instructions to commit, [sn:194] PC (0x14520=>0x14524).(0=>1).
 731000: system.cpu.iq: Waking dependents of completed instruction.
 731000: system.cpu.iq: Completing mem instruction PC: (0x14520=>0x14524).(0=>1) [sn:194]
 731000: system.cpu.memDep0: Completed mem instruction PC (0x14520=>0x14524).(0=>1) [sn:194].
 731000: memdepentry: Memory dependency entry deleted.  memdep_count=11 (0x14520=>0x14524).(0=>1)
 731000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 731000: system.cpu.iq: Thread 0: Issuing instruction PC (0x14508=>0x1450c).(0=>1) [sn:188]
 731000: system.cpu.iew: Processing [tid:0]
 731000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 8
 731000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 5
 731000: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 731000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 5
 731000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 8
 731000: system.cpu.iew: IQ has 28 free entries (Can schedule: 0).  LQ has 8 free entries. SQ has 11 free entries.
 731000: system.cpu.iew: Activity this cycle.
 731000: system.cpu.commit: Getting instructions from Rename stage.
 731000: system.cpu.commit: Inserting PC (0x14530=>0x14534).(0=>1) [sn:198] [tid:0] into ROB.
 731000: system.cpu.rob: Adding inst PC (0x14530=>0x14534).(0=>1) to the ROB.
 731000: system.cpu.rob: [tid:0] Now has 16 instructions.
 731000: system.cpu.commit: Inserting PC (0x14534=>0x14538).(0=>1) [sn:199] [tid:0] into ROB.
 731000: system.cpu.rob: Adding inst PC (0x14534=>0x14538).(0=>1) to the ROB.
 731000: system.cpu.rob: [tid:0] Now has 17 instructions.
 731000: system.cpu.commit: Inserting PC (0x14538=>0x1453c).(0=>1) [sn:200] [tid:0] into ROB.
 731000: system.cpu.rob: Adding inst PC (0x14538=>0x1453c).(0=>1) to the ROB.
 731000: system.cpu.rob: [tid:0] Now has 18 instructions.
 731000: system.cpu.commit: Trying to commit instructions in the ROB.
 731000: system.cpu.commit: [tid:0]: Marking PC (0x14500=>0x14504).(0=>1), [sn:185] ready within ROB.
 731000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 731000: system.cpu.commit: [tid:0]: ROB has 18 insts & 22 free entries.
 731000: system.cpu.commit: Activity This Cycle.
 731000: system.cpu: Activity: 10
 731000: system.cpu: Scheduling next tick!
 731500: system.cpu.iew.lsq.thread0: Writeback event [sn:193].
 731500: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:193].
 731500: system.cpu: CPU already running.
 731500: global: RegFile: Access to cc register 325, has data 0
 731500: global: RegFile: Access to cc register 325, has data 0
 731500: global: RegFile: Access to cc register 325, has data 0
 731500: global: RegFile: Setting int register 12 to 0x1
 731500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 731500: system.cpu.iew: Activity this cycle.
 731500: system.cpu: Activity: 11
 731500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 731500: system.cpu.fetch: Running stage.
 731500: system.cpu.fetch: There are no more threads available to fetch from.
 731500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 731500: system.cpu.decode: Processing [tid:0]
 731500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 731500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 731500: system.cpu.rename: Processing [tid:0]
 731500: system.cpu.rename: [tid:0]: Free IQ: 28, Free ROB: 22, Free LQ: 8, Free SQ: 11
 731500: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 731500: system.cpu.rename: calcFreeROBEntires: free robEntries: 22, instsInProgress: 4, dispatched Insts: 3
 731500: system.cpu.rename: [tid:0]: 21 rob free
 731500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 28, instsInProgress: 4, dispatched Insts: 3
 731500: system.cpu.rename: [tid:0]: 27 iq free
 731500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 8, loadsInProgress: 2, loads dispatchedToLQ: 1
 731500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 731500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 731500: system.cpu.iew: Issue: Processing [tid:0]
 731500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 731500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1453c=>0x14540).(0=>1) [sn:201] [tid:0] to IQ.
 731500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:201]
 731500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 731500: system.cpu.iew.lsq.thread0: Inserting load PC (0x1453c=>0x14540).(0=>1), idx:12 [sn:201]
 731500: system.cpu.iq: Adding instruction [sn:201] PC (0x1453c=>0x14540).(0=>1) to the IQ.
 731500: system.cpu.iq: Instruction PC (0x1453c=>0x14540).(0=>1) has src reg 123 that is being added to the dependency chain.
 731500: memdepentry: Memory dependency entry created.  memdep_count=12 (0x1453c=>0x14540).(0=>1)
 731500: global: Inst 0x1453c with index 335 had no SSID
 731500: system.cpu.memDep0: No dependency for inst PC (0x1453c=>0x14540).(0=>1) [sn:201].
 731500: system.cpu.iew: Execute: Executing instructions from IQ.
 731500: system.cpu.iew: Execute: Processing PC (0x14508=>0x1450c).(0=>1), [tid:0] [sn:188].
 731500: global: RegFile: Access to cc register 359, has data 0
 731500: global: RegFile: Access to cc register 325, has data 0
 731500: global: RegFile: Access to cc register 325, has data 0
 731500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1, wbActual:1
 731500: system.cpu.iew: Execute: Branch mispredict detected.
 731500: system.cpu.iew: Predicted target was PC: (0x1450c=>0x14510).(0=>1).
 731500: system.cpu.iew: Execute: Redirecting fetch to PC: (0x14508=>0x14464).(0=>1).
 731500: system.cpu.iew: [tid:0]: Squashing from a specific instruction, PC: (0x14508=>0x14464).(0=>1) [sn:188].
 731500: system.cpu.iew: Sending instructions to commit, [sn:193] PC (0x1451c=>0x14520).(0=>1).
 731500: system.cpu.iew: Setting Destination Register 12
 731500: system.cpu.scoreboard: Setting reg 12 as ready
 731500: system.cpu.iq: Waking dependents of completed instruction.
 731500: system.cpu.iq: Completing mem instruction PC: (0x1451c=>0x14520).(0=>1) [sn:193]
 731500: system.cpu.memDep0: Completed mem instruction PC (0x1451c=>0x14520).(0=>1) [sn:193].
 731500: memdepentry: Memory dependency entry deleted.  memdep_count=11 (0x1451c=>0x14520).(0=>1)
 731500: system.cpu.iq: Waking any dependents on register 12.
 731500: system.cpu.iq: Waking up a dependent instruction, [sn:195] PC (0x14524=>0x14528).(0=>1).
 731500: global: [sn:195] has 5 ready out of 6 sources. RTI 0)
 731500: system.cpu.iew: Sending instructions to commit, [sn:188] PC (0x14508=>0x14464).(0=>1).
 731500: system.cpu.iq: Waking dependents of completed instruction.
 731500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 731500: system.cpu.iq: Not able to schedule any instructions.
 731500: system.cpu.iew: Processing [tid:0]
 731500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 9
 731500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 5
 731500: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 731500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 5
 731500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 9
 731500: system.cpu.iew: IQ has 28 free entries (Can schedule: 0).  LQ has 7 free entries. SQ has 11 free entries.
 731500: system.cpu.iew: Activity this cycle.
 731500: system.cpu.commit: Getting instructions from Rename stage.
 731500: system.cpu.commit: Inserting PC (0x1453c=>0x14540).(0=>1) [sn:201] [tid:0] into ROB.
 731500: system.cpu.rob: Adding inst PC (0x1453c=>0x14540).(0=>1) to the ROB.
 731500: system.cpu.rob: [tid:0] Now has 19 instructions.
 731500: system.cpu.commit: Trying to commit instructions in the ROB.
 731500: system.cpu.commit: [tid:0]: Marking PC (0x14504=>0x14508).(0=>1), [sn:187] ready within ROB.
 731500: system.cpu.commit: [tid:0]: Marking PC (0x14520=>0x14524).(0=>1), [sn:194] ready within ROB.
 731500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 731500: system.cpu.commit: [tid:0]: ROB has 19 insts & 21 free entries.
 731500: system.cpu.commit: Activity This Cycle.
 731500: system.cpu: Activity: 10
 731500: system.cpu: Scheduling next tick!
 732000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 732000: system.cpu.fetch: Running stage.
 732000: system.cpu.fetch: There are no more threads available to fetch from.
 732000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 732000: system.cpu.decode: Processing [tid:0]
 732000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 732000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 732000: system.cpu.rename: Processing [tid:0]
 732000: system.cpu.rename: [tid:0]: Free IQ: 28, Free ROB: 21, Free LQ: 7, Free SQ: 11
 732000: system.cpu.rename: [tid:0]: 1 instructions not yet in ROB
 732000: system.cpu.rename: calcFreeROBEntires: free robEntries: 21, instsInProgress: 1, dispatched Insts: 1
 732000: system.cpu.rename: [tid:0]: 21 rob free
 732000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 28, instsInProgress: 1, dispatched Insts: 1
 732000: system.cpu.rename: [tid:0]: 28 iq free
 732000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 7, loadsInProgress: 1, loads dispatchedToLQ: 1
 732000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 732000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 732000: system.cpu.iew: Issue: Processing [tid:0]
 732000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 732000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 732000: system.cpu.iq: Not able to schedule any instructions.
 732000: system.cpu.iew: Processing [tid:0]
 732000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 732000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 5
 732000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 9
 732000: system.cpu.iew: IQ has 28 free entries (Can schedule: 0).  LQ has 7 free entries. SQ has 11 free entries.
 732000: system.cpu.commit: [tid:0]: Squashing due to branch mispred PC:0x14508 [sn:188]
 732000: system.cpu.commit: [tid:0]: Redirecting to PC 0x14468
 732000: system.cpu.rob: Starting to squash within the ROB.
 732000: system.cpu.rob: [tid:0]: Squashing instructions until [sn:188].
 732000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x1453c=>0x14540).(0=>1), seq num 201.
 732000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14538=>0x1453c).(0=>1), seq num 200.
 732000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14534=>0x14538).(0=>1), seq num 199.
 732000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14530=>0x14534).(0=>1), seq num 198.
 732000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x1452c=>0x14530).(0=>1), seq num 197.
 732000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14528=>0x1452c).(0=>1), seq num 196.
 732000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14524=>0x14528).(0=>1), seq num 195.
 732000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14520=>0x14524).(0=>1), seq num 194.
 732000: system.cpu.commit: [tid:0]: Marking PC (0x1451c=>0x14520).(0=>1), [sn:193] ready within ROB.
 732000: system.cpu.commit: [tid:0]: Marking PC (0x14508=>0x14464).(0=>1), [sn:188] ready within ROB.
 732000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 732000: system.cpu.commit: [tid:0]: ROB has 19 insts & 21 free entries.
 732000: system.cpu.commit: Activity This Cycle.
 732000: system.cpu: Activity: 11
 732000: system.cpu.commit: Activating stage.
 732000: system.cpu: Activity: 12
 732000: system.cpu: Activity: 11
 732000: system.cpu: Scheduling next tick!
 732500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 732500: system.cpu.fetch: [tid:0]: Squashing instructions due to squash from commit.
 732500: system.cpu.fetch: [tid:0]: Squash from commit.
 732500: system.cpu.fetch: [tid:0]: Squashing, setting PC to: (0x14464=>0x14468).(0=>1).
 732500: system.cpu.fetch: [tid:0]: Squashing outstanding Icache miss.
 732500: system.cpu: Thread 0: Deleting instructions from instruction list.
 732500: system.cpu: ROB is not empty, squashing insts not in ROB.
 732500: system.cpu.fetch: Running stage.
 732500: system.cpu.fetch: There are no more threads available to fetch from.
 732500: system.cpu.fetch: [tid:0]: Fetch is squashing!
 732500: system.cpu.fetch: [tid:0]: Activating stage.
 732500: system.cpu: Activity: 12
 732500: system.cpu.decode: Processing [tid:0]
 732500: system.cpu.decode: [tid:0]: Squashing instructions due to squash from commit.
 732500: system.cpu.decode: [tid:0]: Squashing.
 732500: system.cpu.rename: Processing [tid:0]
 732500: system.cpu.rename: [tid:0]: Free IQ: 28, Free ROB: 21, Free LQ: 7, Free SQ: 11
 732500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 732500: system.cpu.rename: [tid:0]: Squashing instructions due to squash from commit.
 732500: system.cpu.rename: [tid:0]: Squashing instructions.
 732500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 201.
 732500: system.cpu.freelist: Freeing register 2.
 732500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 200.
 732500: system.cpu.freelist: Freeing register 13.
 732500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 197.
 732500: system.cpu.freelist: Freeing register 1.
 732500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 196.
 732500: system.cpu.freelist: Freeing register 11.
 732500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 193.
 732500: system.cpu.freelist: Freeing register 12.
 732500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 191.
 732500: system.cpu.freelist: Freeing register 127.
 732500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 190.
 732500: system.cpu.freelist: Freeing register 364.
 732500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 190.
 732500: system.cpu.freelist: Freeing register 363.
 732500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 190.
 732500: system.cpu.freelist: Freeing register 362.
 732500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 189.
 732500: system.cpu.freelist: Freeing register 126.
 732500: system.cpu.iew: Issue: Processing [tid:0]
 732500: system.cpu.iew: [tid:0]: Squashing all instructions.
 732500: system.cpu.iq: [tid:0]: Starting to squash instructions in the IQ.
 732500: system.cpu.iq: [tid:0]: Squashing until sequence number 188!
 732500: system.cpu.iq: [tid:0]: Instruction [sn:201] PC (0x1453c=>0x14540).(0=>1) squashed.
 732500: system.cpu.iq: [tid:0]: Instruction [sn:200] PC (0x14538=>0x1453c).(0=>1) squashed.
 732500: system.cpu.iq: [tid:0]: Instruction [sn:199] PC (0x14534=>0x14538).(0=>1) squashed.
 732500: system.cpu.iq: [tid:0]: Instruction [sn:198] PC (0x14530=>0x14534).(0=>1) squashed.
 732500: system.cpu.iq: [tid:0]: Instruction [sn:197] PC (0x1452c=>0x14530).(0=>1) squashed.
 732500: system.cpu.iq: [tid:0]: Instruction [sn:196] PC (0x14528=>0x1452c).(0=>1) squashed.
 732500: system.cpu.iq: [tid:0]: Instruction [sn:195] PC (0x14524=>0x14528).(0=>1) squashed.
 732500: system.cpu.iq: [tid:0]: Instruction [sn:192] PC (0x14518=>0x1451c).(0=>1) squashed.
 732500: system.cpu.iq: [tid:0]: Instruction [sn:191] PC (0x14514=>0x14518).(0=>1) squashed.
 732500: system.cpu.iq: [tid:0]: Instruction [sn:190] PC (0x14510=>0x14514).(0=>1) squashed.
 732500: system.cpu.iq: [tid:0]: Instruction [sn:189] PC (0x1450c=>0x14510).(0=>1) squashed.
 732500: system.cpu.memDep0: Squashing inst [sn:201]
 732500: memdepentry: Memory dependency entry deleted.  memdep_count=10 (0x1453c=>0x14540).(0=>1)
 732500: system.cpu.memDep0: Squashing inst [sn:200]
 732500: memdepentry: Memory dependency entry deleted.  memdep_count=9 (0x14538=>0x1453c).(0=>1)
 732500: system.cpu.memDep0: Squashing inst [sn:199]
 732500: memdepentry: Memory dependency entry deleted.  memdep_count=8 (0x14534=>0x14538).(0=>1)
 732500: system.cpu.memDep0: Squashing inst [sn:198]
 732500: memdepentry: Memory dependency entry deleted.  memdep_count=7 (0x14530=>0x14534).(0=>1)
 732500: system.cpu.memDep0: Squashing inst [sn:197]
 732500: memdepentry: Memory dependency entry deleted.  memdep_count=6 (0x1452c=>0x14530).(0=>1)
 732500: system.cpu.memDep0: Squashing inst [sn:196]
 732500: memdepentry: Memory dependency entry deleted.  memdep_count=5 (0x14528=>0x1452c).(0=>1)
 732500: system.cpu.memDep0: Squashing inst [sn:195]
 732500: memdepentry: Memory dependency entry deleted.  memdep_count=4 (0x14524=>0x14528).(0=>1)
 732500: system.cpu.memDep0: Squashing inst [sn:192]
 732500: memdepentry: Memory dependency entry deleted.  memdep_count=3 (0x14518=>0x1451c).(0=>1)
 732500: system.cpu.memDep0: Squashing inst [sn:191]
 732500: memdepentry: Memory dependency entry deleted.  memdep_count=2 (0x14514=>0x14518).(0=>1)
 732500: system.cpu.memDep0: Squashing inst [sn:189]
 732500: memdepentry: Memory dependency entry deleted.  memdep_count=1 (0x1450c=>0x14510).(0=>1)
 732500: global: StoreSet: Squashing until inum 188
 732500: system.cpu.iew.lsq.thread0: Squashing until [sn:188]!(Loads:9 Stores:5)
 732500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x1453c=>0x14540).(0=>1) squashed, [sn:201]
 732500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x14538=>0x1453c).(0=>1) squashed, [sn:200]
 732500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x1452c=>0x14530).(0=>1) squashed, [sn:197]
 732500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x14528=>0x1452c).(0=>1) squashed, [sn:196]
 732500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x1451c=>0x14520).(0=>1) squashed, [sn:193]
 732500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x14514=>0x14518).(0=>1) squashed, [sn:191]
 732500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x1450c=>0x14510).(0=>1) squashed, [sn:189]
 732500: system.cpu.iew.lsq.thread0: Store Instruction PC (0x14534=>0x14538).(0=>1) squashed, idx:13 [sn:199]
 732500: system.cpu.iew.lsq.thread0: Store Instruction PC (0x14530=>0x14534).(0=>1) squashed, idx:12 [sn:198]
 732500: system.cpu.iew.lsq.thread0: Store Instruction PC (0x14524=>0x14528).(0=>1) squashed, idx:11 [sn:195]
 732500: system.cpu.iew.lsq.thread0: Store Instruction PC (0x14520=>0x14524).(0=>1) squashed, idx:10 [sn:194]
 732500: system.cpu.iew.lsq.thread0: Store Instruction PC (0x14518=>0x1451c).(0=>1) squashed, idx:9 [sn:192]
 732500: system.cpu.iew: [tid:0]: Removing skidbuffer instructions until [sn:188].
 732500: system.cpu.iew: [tid:0]: Removing incoming rename instructions
 732500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 732500: system.cpu.iq: Not able to schedule any instructions.
 732500: system.cpu.iew: Processing [tid:0]
 732500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 732500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 732500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 732500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 732500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 732500: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 16 free entries.
 732500: system.cpu.iew: Activity this cycle.
 732500: system.cpu: Activity: 13
 732500: system.cpu.commit: [tid:0]: Still Squashing, cannot commit any insts this cycle.
 732500: system.cpu.rob: [tid:0]: Squashing instructions until [sn:188].
 732500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x1451c=>0x14520).(0=>1), seq num 193.
 732500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14518=>0x1451c).(0=>1), seq num 192.
 732500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14514=>0x14518).(0=>1), seq num 191.
 732500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14510=>0x14514).(0=>1), seq num 190.
 732500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x1450c=>0x14510).(0=>1), seq num 189.
 732500: system.cpu.rob: [tid:0]: Done squashing instructions.
 732500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 732500: system.cpu.commit: [tid:0]: ROB has 19 insts & 21 free entries.
 732500: system.cpu.commit: Activity This Cycle.
 732500: system.cpu: Activity: 12
 732500: system.cpu: Scheduling next tick!
 733000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 733000: system.cpu.fetch: [tid:0]: Done squashing, switching to running.
 733000: system.cpu.fetch: Running stage.
 733000: system.cpu.fetch: Attempting to fetch from [tid:0]
 733000: system.cpu.fetch: [tid:0]: Attempting to translate and read instruction, starting at PC (0x14464=>0x14468).(0=>1).
 733000: system.cpu.fetch: [tid:0] Fetching cache line 0x14460 for addr 0x14464
 733000: system.cpu: CPU already running.
 733000: system.cpu.fetch: Fetch: Doing instruction read.
 733000: system.cpu.fetch: [tid:0]: Doing Icache access.
 733000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 733000: system.cpu.fetch: Deactivating stage.
 733000: system.cpu: Activity: 11
 733000: system.cpu.decode: Processing [tid:0]
 733000: system.cpu.decode: [tid:0]: Done squashing, switching to running.
 733000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 733000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 733000: system.cpu.rename: Processing [tid:0]
 733000: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 21, Free LQ: 14, Free SQ: 16
 733000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 733000: system.cpu.rename: calcFreeROBEntires: free robEntries: 21, instsInProgress: 0, dispatched Insts: 0
 733000: system.cpu.rename: [tid:0]: 21 rob free
 733000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 39, instsInProgress: 0, dispatched Insts: 0
 733000: system.cpu.rename: [tid:0]: 39 iq free
 733000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 733000: system.cpu.rename: [tid:0]: Done squashing, switching to running.
 733000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 733000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 733000: system.cpu.iew: Issue: Processing [tid:0]
 733000: system.cpu.iew: [tid:0]: ROB is still squashing.
 733000: system.cpu.iew: [tid:0]: Removing incoming rename instructions
 733000: system.cpu.iew: [tid:0]: Stall from Commit stage detected.
 733000: system.cpu.iew: [tid:0]: Blocking.
 733000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 733000: system.cpu.iq: Not able to schedule any instructions.
 733000: system.cpu.iew: Processing [tid:0]
 733000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 733000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 733000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 733000: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 16 free entries.
 733000: system.cpu.iew: Activity this cycle.
 733000: system.cpu: Activity: 12
 733000: system.cpu.commit: Getting instructions from Rename stage.
 733000: system.cpu.commit: Trying to commit instructions in the ROB.
 733000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 733000: system.cpu.commit: [tid:0]: ROB has 19 insts & 21 free entries.
 733000: system.cpu.commit: Deactivating stage.
 733000: system.cpu: Activity: 11
 733000: system.cpu: Activity: 10
 733000: system.cpu: Scheduling next tick!
 733500: system.cpu.icache_port: Fetch unit received timing
 733500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 733500: system.cpu: CPU already running.
 733500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 733500: system.cpu.fetch: Activating stage.
 733500: system.cpu: Activity: 11
 733500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 733500: system.cpu.fetch: Running stage.
 733500: system.cpu.fetch: Attempting to fetch from [tid:0]
 733500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 733500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 733500: global: DynInst: [sn:202] Instruction created. Instcount for system.cpu = 38
 733500: system.cpu.fetch: [tid:0]: Instruction PC 0x14464 (0) created [sn:202].
 733500: system.cpu.fetch: [tid:0]: Instruction is:   sub   r3, r3, #3
 733500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 733500: global: DynInst: [sn:203] Instruction created. Instcount for system.cpu = 39
 733500: system.cpu.fetch: [tid:0]: Instruction PC 0x14468 (0) created [sn:203].
 733500: system.cpu.fetch: [tid:0]: Instruction is:   cmps   r3, #30
 733500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 733500: global: DynInst: [sn:204] Instruction created. Instcount for system.cpu = 40
 733500: system.cpu.fetch: [tid:0]: Instruction PC 0x1446c (0) created [sn:204].
 733500: system.cpu.fetch: [tid:0]: Instruction is:   ldrls   pc, [pc, r3 LSL #2]
 733500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 733500: system.cpu.fetch: [tid:0]: [sn:204]:Branch predicted to be not taken.
 733500: system.cpu.fetch: [tid:0]: [sn:204] Branch predicted to go to (0x14470=>0x14474).(0=>1).
 733500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 733500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14470=>0x14474).(0=>1).
 733500: system.cpu.fetch: [tid:0] Fetching cache line 0x14470 for addr 0x14470
 733500: system.cpu: CPU already running.
 733500: system.cpu.fetch: Fetch: Doing instruction read.
 733500: system.cpu.fetch: [tid:0]: Doing Icache access.
 733500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 733500: system.cpu.fetch: Deactivating stage.
 733500: system.cpu: Activity: 10
 733500: system.cpu.fetch: [tid:0][sn:202]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 733500: system.cpu.fetch: [tid:0][sn:203]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 733500: system.cpu.fetch: [tid:0][sn:204]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 733500: system.cpu.fetch: Activity this cycle.
 733500: system.cpu: Activity: 11
 733500: system.cpu.decode: Processing [tid:0]
 733500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 733500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 733500: system.cpu.rename: Processing [tid:0]
 733500: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 21, Free LQ: 14, Free SQ: 16
 733500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 733500: system.cpu.rename: [tid:0]: Stall from IEW stage detected.
 733500: system.cpu.rename: [tid:0]: Blocking.
 733500: system.cpu.rename: Activity this cycle.
 733500: system.cpu.iew: Issue: Processing [tid:0]
 733500: system.cpu.iew: [tid:0]: Done blocking, switching to unblocking.
 733500: system.cpu.iew: [tid:0]: Reading instructions out of the skid buffer 0.
 733500: system.cpu.iew: [tid:0]: Done unblocking.
 733500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 733500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 733500: system.cpu.iq: Not able to schedule any instructions.
 733500: system.cpu.iew: Processing [tid:0]
 733500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 733500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 733500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 733500: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 16 free entries.
 733500: system.cpu.iew: Activity this cycle.
 733500: system.cpu.commit: Getting instructions from Rename stage.
 733500: system.cpu.commit: Trying to commit instructions in the ROB.
 733500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 733500: system.cpu.commit: [tid:0]: ROB has 19 insts & 21 free entries.
 733500: system.cpu: Activity: 10
 733500: system.cpu: Scheduling next tick!
 734000: system.cpu.icache_port: Fetch unit received timing
 734000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 734000: system.cpu: CPU already running.
 734000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 734000: system.cpu.fetch: Activating stage.
 734000: system.cpu: Activity: 11
 734000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 734000: system.cpu.fetch: Running stage.
 734000: system.cpu.fetch: Attempting to fetch from [tid:0]
 734000: system.cpu.fetch: [tid:0]: Icache miss is complete.
 734000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 734000: global: DynInst: [sn:205] Instruction created. Instcount for system.cpu = 41
 734000: system.cpu.fetch: [tid:0]: Instruction PC 0x14470 (0) created [sn:205].
 734000: system.cpu.fetch: [tid:0]: Instruction is:   b   
 734000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 734000: system.cpu.fetch: [tid:0]: [sn:205]:  Branch predicted to be taken to (0x14500=>0x14504).(0=>1).
 734000: system.cpu.fetch: [tid:0]: [sn:205] Branch predicted to go to (0x14500=>0x14504).(0=>1).
 734000: system.cpu.fetch: Branch detected with PC = (0x14470=>0x14474).(0=>1)
 734000: system.cpu.fetch: [tid:0]: Done fetching, predicted branch instruction encountered.
 734000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14500=>0x14504).(0=>1).
 734000: system.cpu.fetch: [tid:0] Fetching cache line 0x14500 for addr 0x14500
 734000: system.cpu: CPU already running.
 734000: system.cpu.fetch: Fetch: Doing instruction read.
 734000: system.cpu.fetch: [tid:0]: Doing Icache access.
 734000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 734000: system.cpu.fetch: Deactivating stage.
 734000: system.cpu: Activity: 10
 734000: system.cpu.fetch: [tid:0][sn:205]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 734000: system.cpu.fetch: Activity this cycle.
 734000: system.cpu: Activity: 11
 734000: system.cpu.decode: Processing [tid:0]
 734000: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 734000: system.cpu.decode: [tid:0]: Blocking.
 734000: system.cpu.decode: Activity this cycle.
 734000: system.cpu.rename: Processing [tid:0]
 734000: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 21, Free LQ: 14, Free SQ: 16
 734000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 734000: system.cpu.rename: calcFreeROBEntires: free robEntries: 21, instsInProgress: 0, dispatched Insts: 0
 734000: system.cpu.rename: [tid:0]: 21 rob free
 734000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 39, instsInProgress: 0, dispatched Insts: 0
 734000: system.cpu.rename: [tid:0]: 39 iq free
 734000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 734000: system.cpu.rename: [tid:0]: Done blocking, switching to unblocking.
 734000: system.cpu.rename: [tid:0]: Trying to unblock.
 734000: system.cpu.rename: [tid:0]: Done unblocking.
 734000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 734000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 734000: system.cpu.rename: Activity this cycle.
 734000: system.cpu.iew: Issue: Processing [tid:0]
 734000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 734000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 734000: system.cpu.iq: Not able to schedule any instructions.
 734000: system.cpu.iew: Processing [tid:0]
 734000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 734000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 734000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 734000: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 16 free entries.
 734000: system.cpu.commit: Getting instructions from Rename stage.
 734000: system.cpu.commit: Trying to commit instructions in the ROB.
 734000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 734000: system.cpu.commit: [tid:0]: ROB has 19 insts & 21 free entries.
 734000: system.cpu: Activity: 10
 734000: system.cpu: Scheduling next tick!
 734500: system.cpu.icache_port: Fetch unit received timing
 734500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 734500: system.cpu: CPU already running.
 734500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 734500: system.cpu.fetch: Activating stage.
 734500: system.cpu: Activity: 11
 734500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 734500: system.cpu.fetch: Running stage.
 734500: system.cpu.fetch: Attempting to fetch from [tid:0]
 734500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 734500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 734500: global: DynInst: [sn:206] Instruction created. Instcount for system.cpu = 42
 734500: system.cpu.fetch: [tid:0]: Instruction PC 0x14500 (0) created [sn:206].
 734500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [r0] #8
 734500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 734500: global: DynInst: [sn:207] Instruction created. Instcount for system.cpu = 43
 734500: system.cpu.fetch: [tid:0]: Instruction PC 0x14500 (1) created [sn:207].
 734500: system.cpu.fetch: [tid:0]: Instruction is:   addi_uop   r0, r0, #8
 734500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 734500: global: DynInst: [sn:208] Instruction created. Instcount for system.cpu = 44
 734500: system.cpu.fetch: [tid:0]: Instruction PC 0x14504 (0) created [sn:208].
 734500: system.cpu.fetch: [tid:0]: Instruction is:   cmps   r3, #0
 734500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 734500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 734500: system.cpu.fetch: Activity this cycle.
 734500: system.cpu: Activity: 12
 734500: system.cpu.decode: Processing [tid:0]
 734500: system.cpu.decode: [tid:0]: Done blocking, switching to unblocking.
 734500: system.cpu.decode: [tid:0]: Done unblocking.
 734500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 734500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 734500: system.cpu.decode: Activity this cycle.
 734500: system.cpu.rename: Processing [tid:0]
 734500: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 21, Free LQ: 14, Free SQ: 16
 734500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 734500: system.cpu.rename: calcFreeROBEntires: free robEntries: 21, instsInProgress: 0, dispatched Insts: 0
 734500: system.cpu.rename: [tid:0]: 21 rob free
 734500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 39, instsInProgress: 0, dispatched Insts: 0
 734500: system.cpu.rename: [tid:0]: 39 iq free
 734500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 734500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 734500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 734500: system.cpu.iew: Issue: Processing [tid:0]
 734500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 734500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 734500: system.cpu.iq: Not able to schedule any instructions.
 734500: system.cpu.iew: Processing [tid:0]
 734500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 734500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 734500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 734500: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 16 free entries.
 734500: system.cpu.commit: Getting instructions from Rename stage.
 734500: system.cpu.commit: Trying to commit instructions in the ROB.
 734500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 734500: system.cpu.commit: [tid:0]: ROB has 19 insts & 21 free entries.
 734500: system.cpu: Activity: 11
 734500: system.cpu: Scheduling next tick!
 735000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 735000: system.cpu.fetch: Running stage.
 735000: system.cpu.fetch: Attempting to fetch from [tid:0]
 735000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 735000: global: DynInst: [sn:209] Instruction created. Instcount for system.cpu = 45
 735000: system.cpu.fetch: [tid:0]: Instruction PC 0x14508 (0) created [sn:209].
 735000: system.cpu.fetch: [tid:0]: Instruction is:   bne   
 735000: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
 735000: system.cpu.fetch: [tid:0]: [sn:209]:Branch predicted to be not taken.
 735000: system.cpu.fetch: [tid:0]: [sn:209] Branch predicted to go to (0x1450c=>0x14510).(0=>1).
 735000: global: DynInst: [sn:210] Instruction created. Instcount for system.cpu = 46
 735000: system.cpu.fetch: [tid:0]: Instruction PC 0x1450c (0) created [sn:210].
 735000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #360]
 735000: system.cpu.fetch: [tid:0]: Fetch queue entry created (5/32).
 735000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14510=>0x14514).(0=>1).
 735000: system.cpu.fetch: [tid:0] Fetching cache line 0x14510 for addr 0x14510
 735000: system.cpu: CPU already running.
 735000: system.cpu.fetch: Fetch: Doing instruction read.
 735000: system.cpu.fetch: [tid:0]: Doing Icache access.
 735000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 735000: system.cpu.fetch: Deactivating stage.
 735000: system.cpu: Activity: 10
 735000: system.cpu.fetch: [tid:0][sn:206]: Sending instruction to decode from fetch queue. Fetch queue size: 5.
 735000: system.cpu.fetch: [tid:0][sn:207]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
 735000: system.cpu.fetch: [tid:0][sn:208]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 735000: system.cpu.fetch: Activity this cycle.
 735000: system.cpu: Activity: 11
 735000: system.cpu.decode: Processing [tid:0]
 735000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 735000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 735000: system.cpu.decode: [tid:0]: Processing instruction [sn:202] with PC (0x14464=>0x14468).(0=>1)
 735000: system.cpu.decode: [tid:0]: Processing instruction [sn:203] with PC (0x14468=>0x1446c).(0=>1)
 735000: system.cpu.decode: [tid:0]: Processing instruction [sn:204] with PC (0x1446c=>0x14470).(0=>1)
 735000: system.cpu.decode: Activity this cycle.
 735000: system.cpu.rename: Processing [tid:0]
 735000: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 21, Free LQ: 14, Free SQ: 16
 735000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 735000: system.cpu.rename: calcFreeROBEntires: free robEntries: 21, instsInProgress: 0, dispatched Insts: 0
 735000: system.cpu.rename: [tid:0]: 21 rob free
 735000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 39, instsInProgress: 0, dispatched Insts: 0
 735000: system.cpu.rename: [tid:0]: 39 iq free
 735000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 735000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 735000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 735000: system.cpu.iew: Issue: Processing [tid:0]
 735000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 735000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 735000: system.cpu.iq: Not able to schedule any instructions.
 735000: system.cpu.iew: Processing [tid:0]
 735000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 735000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 735000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 735000: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 16 free entries.
 735000: system.cpu.commit: Getting instructions from Rename stage.
 735000: system.cpu.commit: Trying to commit instructions in the ROB.
 735000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 735000: system.cpu.commit: [tid:0]: ROB has 19 insts & 21 free entries.
 735000: system.cpu: Activity: 10
 735000: system.cpu: Scheduling next tick!
 735500: system.cpu.icache_port: Fetch unit received timing
 735500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 735500: system.cpu: CPU already running.
 735500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 735500: system.cpu.fetch: Activating stage.
 735500: system.cpu: Activity: 11
 735500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 735500: system.cpu.fetch: Running stage.
 735500: system.cpu.fetch: Attempting to fetch from [tid:0]
 735500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 735500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 735500: global: DynInst: [sn:211] Instruction created. Instcount for system.cpu = 47
 735500: system.cpu.fetch: [tid:0]: Instruction PC 0x14510 (0) created [sn:211].
 735500: system.cpu.fetch: [tid:0]: Instruction is:   cmps   r2, #15
 735500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 735500: global: DynInst: [sn:212] Instruction created. Instcount for system.cpu = 48
 735500: system.cpu.fetch: [tid:0]: Instruction PC 0x14514 (0) created [sn:212].
 735500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #360]
 735500: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
 735500: global: DynInst: [sn:213] Instruction created. Instcount for system.cpu = 49
 735500: system.cpu.fetch: [tid:0]: Instruction PC 0x14518 (0) created [sn:213].
 735500: system.cpu.fetch: [tid:0]: Instruction is:   str   r5, [r3, #0]
 735500: system.cpu.fetch: [tid:0]: Fetch queue entry created (5/32).
 735500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 735500: system.cpu.fetch: [tid:0][sn:209]: Sending instruction to decode from fetch queue. Fetch queue size: 5.
 735500: system.cpu.fetch: [tid:0][sn:210]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
 735500: system.cpu.fetch: [tid:0][sn:211]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 735500: system.cpu.fetch: Activity this cycle.
 735500: system.cpu: Activity: 12
 735500: system.cpu.decode: Processing [tid:0]
 735500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 735500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 735500: system.cpu.decode: [tid:0]: Processing instruction [sn:205] with PC (0x14470=>0x14474).(0=>1)
 735500: system.cpu.decode: Activity this cycle.
 735500: system.cpu.rename: Processing [tid:0]
 735500: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 21, Free LQ: 14, Free SQ: 16
 735500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 735500: system.cpu.rename: calcFreeROBEntires: free robEntries: 21, instsInProgress: 0, dispatched Insts: 0
 735500: system.cpu.rename: [tid:0]: 21 rob free
 735500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 39, instsInProgress: 0, dispatched Insts: 0
 735500: system.cpu.rename: [tid:0]: 39 iq free
 735500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 735500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 735500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 735500: system.cpu.iew: Issue: Processing [tid:0]
 735500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 735500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 735500: system.cpu.iq: Not able to schedule any instructions.
 735500: system.cpu.iew: Processing [tid:0]
 735500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 735500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 735500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 735500: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 16 free entries.
 735500: system.cpu.commit: Getting instructions from Rename stage.
 735500: system.cpu.commit: Trying to commit instructions in the ROB.
 735500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 735500: system.cpu.commit: [tid:0]: ROB has 19 insts & 21 free entries.
 735500: system.cpu: Activity: 11
 735500: system.cpu: Scheduling next tick!
 736000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 736000: system.cpu.fetch: Running stage.
 736000: system.cpu.fetch: Attempting to fetch from [tid:0]
 736000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 736000: global: DynInst: [sn:214] Instruction created. Instcount for system.cpu = 50
 736000: system.cpu.fetch: [tid:0]: Instruction PC 0x1451c (0) created [sn:214].
 736000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [sp, #4]
 736000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 736000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14520=>0x14524).(0=>1).
 736000: system.cpu.fetch: [tid:0] Fetching cache line 0x14520 for addr 0x14520
 736000: system.cpu: CPU already running.
 736000: system.cpu.fetch: Fetch: Doing instruction read.
 736000: system.cpu.fetch: [tid:0]: Doing Icache access.
 736000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 736000: system.cpu.fetch: Deactivating stage.
 736000: system.cpu: Activity: 10
 736000: system.cpu.fetch: [tid:0][sn:212]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 736000: system.cpu.fetch: [tid:0][sn:213]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 736000: system.cpu.fetch: [tid:0][sn:214]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 736000: system.cpu.fetch: Activity this cycle.
 736000: system.cpu: Activity: 11
 736000: system.cpu.decode: Processing [tid:0]
 736000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 736000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 736000: system.cpu.rename: Processing [tid:0]
 736000: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 21, Free LQ: 14, Free SQ: 16
 736000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 736000: system.cpu.rename: calcFreeROBEntires: free robEntries: 21, instsInProgress: 0, dispatched Insts: 0
 736000: system.cpu.rename: [tid:0]: 21 rob free
 736000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 39, instsInProgress: 0, dispatched Insts: 0
 736000: system.cpu.rename: [tid:0]: 39 iq free
 736000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 736000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 736000: system.cpu.rename: calcFreeROBEntires: free robEntries: 21, instsInProgress: 0, dispatched Insts: 0
 736000: system.cpu.rename: [tid:0]: 21 rob free
 736000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 39, instsInProgress: 0, dispatched Insts: 0
 736000: system.cpu.rename: [tid:0]: 39 iq free
 736000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 736000: system.cpu.rename: [tid:0]: 0 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 736000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 736000: system.cpu.rename: [tid:0]: Processing instruction [sn:202] with PC (0x14464=>0x14468).(0=>1).
 736000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 736000: system.cpu.rename: [tid:0]: Register 325 is ready.
 736000: global: [sn:202] has 1 ready out of 4 sources. RTI 0)
 736000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 736000: system.cpu.rename: [tid:0]: Register 325 is ready.
 736000: global: [sn:202] has 2 ready out of 4 sources. RTI 0)
 736000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 736000: system.cpu.rename: [tid:0]: Register 325 is ready.
 736000: global: [sn:202] has 3 ready out of 4 sources. RTI 0)
 736000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 124
 736000: system.cpu.rename: [tid:0]: Register 124 is ready.
 736000: global: [sn:202] has 4 ready out of 4 sources. RTI 0)
 736000: global: Renamed reg 3 to physical reg 46 old mapping was 124
 736000: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 46.
 736000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=7), [sn:202].
 736000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 736000: system.cpu.rename: [tid:0]: Processing instruction [sn:203] with PC (0x14468=>0x1446c).(0=>1).
 736000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 736000: system.cpu.rename: [tid:0]: Register 325 is ready.
 736000: global: [sn:203] has 1 ready out of 4 sources. RTI 0)
 736000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 736000: system.cpu.rename: [tid:0]: Register 325 is ready.
 736000: global: [sn:203] has 2 ready out of 4 sources. RTI 0)
 736000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 736000: system.cpu.rename: [tid:0]: Register 325 is ready.
 736000: global: [sn:203] has 3 ready out of 4 sources. RTI 0)
 736000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 46
 736000: system.cpu.rename: [tid:0]: Register 46 is not ready.
 736000: global: Renamed reg 0 to physical reg 365 old mapping was 359
 736000: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 365.
 736000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=8), [sn:203].
 736000: global: Renamed reg 2 to physical reg 366 old mapping was 360
 736000: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 366.
 736000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=9), [sn:203].
 736000: global: Renamed reg 1 to physical reg 367 old mapping was 361
 736000: system.cpu.rename: [tid:0]: Renaming arch reg 1 to physical reg 367.
 736000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=10), [sn:203].
 736000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 736000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 736000: system.cpu.rename: [tid:0]: Processing instruction [sn:204] with PC (0x1446c=>0x14470).(0=>1).
 736000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 123
 736000: system.cpu.rename: [tid:0]: Register 123 is not ready.
 736000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 736000: system.cpu.rename: [tid:0]: Register 960 is ready.
 736000: global: [sn:204] has 1 ready out of 7 sources. RTI 0)
 736000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1536 (flattened 0), got phys reg 365
 736000: system.cpu.rename: [tid:0]: Register 365 is not ready.
 736000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1537 (flattened 1), got phys reg 367
 736000: system.cpu.rename: [tid:0]: Register 367 is not ready.
 736000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 736000: system.cpu.rename: [tid:0]: Register 325 is ready.
 736000: global: [sn:204] has 2 ready out of 7 sources. RTI 0)
 736000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 46
 736000: system.cpu.rename: [tid:0]: Register 46 is not ready.
 736000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 123
 736000: system.cpu.rename: [tid:0]: Register 123 is not ready.
 736000: global: Renamed reg 15 to physical reg 48 old mapping was 123
 736000: system.cpu.rename: [tid:0]: Renaming arch reg 15 to physical reg 48.
 736000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=11), [sn:204].
 736000: system.cpu.rename: Activity this cycle.
 736000: system.cpu.iew: Issue: Processing [tid:0]
 736000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 736000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 736000: system.cpu.iq: Not able to schedule any instructions.
 736000: system.cpu.iew: Processing [tid:0]
 736000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 736000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 736000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 736000: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 16 free entries.
 736000: system.cpu.commit: Getting instructions from Rename stage.
 736000: system.cpu.commit: Trying to commit instructions in the ROB.
 736000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 736000: system.cpu.commit: [tid:0]: ROB has 19 insts & 21 free entries.
 736000: system.cpu: Activity: 10
 736000: system.cpu: Scheduling next tick!
 736500: system.cpu.icache_port: Fetch unit received timing
 736500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 736500: system.cpu: CPU already running.
 736500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 736500: system.cpu.fetch: Activating stage.
 736500: system.cpu: Activity: 11
 736500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 736500: system.cpu.fetch: Running stage.
 736500: system.cpu.fetch: Attempting to fetch from [tid:0]
 736500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 736500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 736500: global: DynInst: [sn:215] Instruction created. Instcount for system.cpu = 51
 736500: system.cpu.fetch: [tid:0]: Instruction PC 0x14520 (0) created [sn:215].
 736500: system.cpu.fetch: [tid:0]: Instruction is:   str   r6, [r4, #4]
 736500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 736500: global: DynInst: [sn:216] Instruction created. Instcount for system.cpu = 52
 736500: system.cpu.fetch: [tid:0]: Instruction PC 0x14524 (0) created [sn:216].
 736500: system.cpu.fetch: [tid:0]: Instruction is:   str   r3, [r2, #0]
 736500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 736500: global: DynInst: [sn:217] Instruction created. Instcount for system.cpu = 53
 736500: system.cpu.fetch: [tid:0]: Instruction PC 0x14528 (0) created [sn:217].
 736500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #344]
 736500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 736500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 736500: system.cpu.fetch: [tid:0][sn:215]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 736500: system.cpu.fetch: [tid:0][sn:216]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 736500: system.cpu.fetch: [tid:0][sn:217]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 736500: system.cpu.fetch: Activity this cycle.
 736500: system.cpu: Activity: 12
 736500: system.cpu.decode: Processing [tid:0]
 736500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 736500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 736500: system.cpu.decode: [tid:0]: Processing instruction [sn:206] with PC (0x14500=>0x14504).(0=>1)
 736500: system.cpu.decode: [tid:0]: Processing instruction [sn:207] with PC (0x14500=>0x14504).(1=>2)
 736500: system.cpu.decode: [tid:0]: Processing instruction [sn:208] with PC (0x14504=>0x14508).(0=>1)
 736500: system.cpu.decode: Activity this cycle.
 736500: system.cpu.rename: Processing [tid:0]
 736500: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 21, Free LQ: 14, Free SQ: 16
 736500: system.cpu.rename: [tid:0]: 3 instructions not yet in ROB
 736500: system.cpu.rename: calcFreeROBEntires: free robEntries: 21, instsInProgress: 3, dispatched Insts: 0
 736500: system.cpu.rename: [tid:0]: 18 rob free
 736500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 39, instsInProgress: 3, dispatched Insts: 0
 736500: system.cpu.rename: [tid:0]: 36 iq free
 736500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 1, loads dispatchedToLQ: 0
 736500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 736500: system.cpu.rename: calcFreeROBEntires: free robEntries: 21, instsInProgress: 3, dispatched Insts: 0
 736500: system.cpu.rename: [tid:0]: 18 rob free
 736500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 39, instsInProgress: 3, dispatched Insts: 0
 736500: system.cpu.rename: [tid:0]: 36 iq free
 736500: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
 736500: system.cpu.rename: [tid:0]: 3 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 736500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 736500: system.cpu.rename: [tid:0]: Processing instruction [sn:205] with PC (0x14470=>0x14474).(0=>1).
 736500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 736500: system.cpu.rename: [tid:0]: Register 325 is ready.
 736500: global: [sn:205] has 1 ready out of 3 sources. RTI 0)
 736500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 736500: system.cpu.rename: [tid:0]: Register 325 is ready.
 736500: global: [sn:205] has 2 ready out of 3 sources. RTI 0)
 736500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 736500: system.cpu.rename: [tid:0]: Register 325 is ready.
 736500: global: [sn:205] has 3 ready out of 3 sources. RTI 0)
 736500: system.cpu.rename: Activity this cycle.
 736500: system.cpu.iew: Issue: Processing [tid:0]
 736500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 736500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14464=>0x14468).(0=>1) [sn:202] [tid:0] to IQ.
 736500: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:202]
 736500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14468=>0x1446c).(0=>1) [sn:203] [tid:0] to IQ.
 736500: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:203]
 736500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1446c=>0x14470).(0=>1) [sn:204] [tid:0] to IQ.
 736500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:204]
 736500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 736500: system.cpu.iew.lsq.thread0: Inserting load PC (0x1446c=>0x14470).(0=>1), idx:6 [sn:204]
 736500: system.cpu.iq: Adding instruction [sn:204] PC (0x1446c=>0x14470).(0=>1) to the IQ.
 736500: system.cpu.iq: Instruction PC (0x1446c=>0x14470).(0=>1) has src reg 123 that is being added to the dependency chain.
 736500: system.cpu.iq: Instruction PC (0x1446c=>0x14470).(0=>1) has src reg 365 that is being added to the dependency chain.
 736500: system.cpu.iq: Instruction PC (0x1446c=>0x14470).(0=>1) has src reg 367 that is being added to the dependency chain.
 736500: system.cpu.iq: Instruction PC (0x1446c=>0x14470).(0=>1) has src reg 46 that became ready before it reached the IQ.
 736500: global: [sn:204] has 3 ready out of 7 sources. RTI 0)
 736500: system.cpu.iq: Instruction PC (0x1446c=>0x14470).(0=>1) has src reg 123 that is being added to the dependency chain.
 736500: memdepentry: Memory dependency entry created.  memdep_count=2 (0x1446c=>0x14470).(0=>1)
 736500: global: Inst 0x1446c with index 283 had no SSID
 736500: system.cpu.memDep0: No dependency for inst PC (0x1446c=>0x14470).(0=>1) [sn:204].
 736500: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:202]
 736500: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:203]
 736500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 736500: system.cpu.iq: Not able to schedule any instructions.
 736500: system.cpu.iew: Processing [tid:0]
 736500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 736500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 736500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 736500: system.cpu.iew: IQ has 38 free entries (Can schedule: 0).  LQ has 13 free entries. SQ has 16 free entries.
 736500: system.cpu.commit: Getting instructions from Rename stage.
 736500: system.cpu.commit: Inserting PC (0x14464=>0x14468).(0=>1) [sn:202] [tid:0] into ROB.
 736500: system.cpu.rob: Adding inst PC (0x14464=>0x14468).(0=>1) to the ROB.
 736500: system.cpu.rob: [tid:0] Now has 20 instructions.
 736500: system.cpu.commit: Inserting PC (0x14468=>0x1446c).(0=>1) [sn:203] [tid:0] into ROB.
 736500: system.cpu.rob: Adding inst PC (0x14468=>0x1446c).(0=>1) to the ROB.
 736500: system.cpu.rob: [tid:0] Now has 21 instructions.
 736500: system.cpu.commit: Inserting PC (0x1446c=>0x14470).(0=>1) [sn:204] [tid:0] into ROB.
 736500: system.cpu.rob: Adding inst PC (0x1446c=>0x14470).(0=>1) to the ROB.
 736500: system.cpu.rob: [tid:0] Now has 22 instructions.
 736500: system.cpu.commit: Trying to commit instructions in the ROB.
 736500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 736500: system.cpu.commit: [tid:0]: ROB has 22 insts & 18 free entries.
 736500: system.cpu.commit: Activity This Cycle.
 736500: system.cpu: Activity: 11
 736500: system.cpu: Scheduling next tick!
 737000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 737000: system.cpu.fetch: Running stage.
 737000: system.cpu.fetch: Attempting to fetch from [tid:0]
 737000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 737000: global: DynInst: [sn:218] Instruction created. Instcount for system.cpu = 54
 737000: system.cpu.fetch: [tid:0]: Instruction PC 0x1452c (0) created [sn:218].
 737000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #344]
 737000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 737000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14530=>0x14534).(0=>1).
 737000: system.cpu.fetch: [tid:0] Fetching cache line 0x14530 for addr 0x14530
 737000: system.cpu: CPU already running.
 737000: system.cpu.fetch: Fetch: Doing instruction read.
 737000: system.cpu.fetch: [tid:0]: Doing Icache access.
 737000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 737000: system.cpu.fetch: Deactivating stage.
 737000: system.cpu: Activity: 10
 737000: system.cpu.fetch: [tid:0][sn:218]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 737000: system.cpu.fetch: Activity this cycle.
 737000: system.cpu: Activity: 11
 737000: system.cpu.decode: Processing [tid:0]
 737000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 737000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 737000: system.cpu.decode: [tid:0]: Processing instruction [sn:209] with PC (0x14508=>0x1450c).(0=>1)
 737000: system.cpu.decode: [tid:0]: Processing instruction [sn:210] with PC (0x1450c=>0x14510).(0=>1)
 737000: system.cpu.decode: [tid:0]: Processing instruction [sn:211] with PC (0x14510=>0x14514).(0=>1)
 737000: system.cpu.decode: Activity this cycle.
 737000: system.cpu.rename: Processing [tid:0]
 737000: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 18, Free LQ: 14, Free SQ: 16
 737000: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 737000: system.cpu.rename: calcFreeROBEntires: free robEntries: 18, instsInProgress: 4, dispatched Insts: 3
 737000: system.cpu.rename: [tid:0]: 17 rob free
 737000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 39, instsInProgress: 4, dispatched Insts: 3
 737000: system.cpu.rename: [tid:0]: 38 iq free
 737000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 1, loads dispatchedToLQ: 1
 737000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 737000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 737000: system.cpu.iew: Issue: Processing [tid:0]
 737000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 737000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14470=>0x14474).(0=>1) [sn:205] [tid:0] to IQ.
 737000: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:205]
 737000: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:202]
 737000: system.cpu.iew: IXU: Instruction[sn:203] is not ready (Src:46).
 737000: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:202]
 737000: global: RegFile: Access to cc register 325, has data 0
 737000: global: RegFile: Access to cc register 325, has data 0
 737000: global: RegFile: Access to cc register 325, has data 0
 737000: global: RegFile: Access to int register 124, has data 0x19
 737000: global: RegFile: Setting int register 46 to 0x16
 737000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 737000: system.cpu.iew: IXU: ***There is still left instruction that is notexecuted in IXU.***
 737000: system.cpu.iq: Waking dependents of completed instruction.
 737000: system.cpu.iq: Waking any dependents on register 46.
 737000: system.cpu.iew: IXU: Instruction can't be executed in 1th stage, so moved to 2th stage's buffer. [sn:203]
 737000: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:205]
 737000: system.cpu.iew: Sending instructions to commit, [sn:202] PC (0x14464=>0x14468).(0=>1).
 737000: system.cpu.iew: Setting Destination Register 46
 737000: system.cpu.scoreboard: Setting reg 46 as ready
 737000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 737000: system.cpu.iq: Not able to schedule any instructions.
 737000: system.cpu.iew: Processing [tid:0]
 737000: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 737000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 737000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 737000: system.cpu.iew: IQ has 38 free entries (Can schedule: 0).  LQ has 13 free entries. SQ has 16 free entries.
 737000: system.cpu.commit: Getting instructions from Rename stage.
 737000: system.cpu.commit: Inserting PC (0x14470=>0x14474).(0=>1) [sn:205] [tid:0] into ROB.
 737000: system.cpu.rob: Adding inst PC (0x14470=>0x14474).(0=>1) to the ROB.
 737000: system.cpu.rob: [tid:0] Now has 23 instructions.
 737000: system.cpu.commit: Trying to commit instructions in the ROB.
 737000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 737000: system.cpu.commit: [tid:0]: ROB has 23 insts & 17 free entries.
 737000: system.cpu.commit: Activity This Cycle.
 737000: system.cpu: Activity: 10
 737000: system.cpu: Scheduling next tick!
 737500: system.cpu.icache_port: Fetch unit received timing
 737500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 737500: system.cpu: CPU already running.
 737500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 737500: system.cpu.fetch: Activating stage.
 737500: system.cpu: Activity: 11
 737500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 737500: system.cpu.fetch: Running stage.
 737500: system.cpu.fetch: Attempting to fetch from [tid:0]
 737500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 737500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 737500: global: DynInst: [sn:219] Instruction created. Instcount for system.cpu = 55
 737500: system.cpu.fetch: [tid:0]: Instruction PC 0x14530 (0) created [sn:219].
 737500: system.cpu.fetch: [tid:0]: Instruction is:   str   fp, [r2, #0]
 737500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 737500: global: DynInst: [sn:220] Instruction created. Instcount for system.cpu = 56
 737500: system.cpu.fetch: [tid:0]: Instruction PC 0x14534 (0) created [sn:220].
 737500: system.cpu.fetch: [tid:0]: Instruction is:   str   r9, [r3, #0]
 737500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 737500: global: DynInst: [sn:221] Instruction created. Instcount for system.cpu = 57
 737500: system.cpu.fetch: [tid:0]: Instruction PC 0x14538 (0) created [sn:221].
 737500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #336]
 737500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 737500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 737500: system.cpu.fetch: [tid:0][sn:219]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 737500: system.cpu.fetch: [tid:0][sn:220]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 737500: system.cpu.fetch: [tid:0][sn:221]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 737500: system.cpu.fetch: Activity this cycle.
 737500: system.cpu: Activity: 12
 737500: system.cpu.decode: Processing [tid:0]
 737500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 737500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 737500: system.cpu.decode: [tid:0]: Processing instruction [sn:212] with PC (0x14514=>0x14518).(0=>1)
 737500: system.cpu.decode: [tid:0]: Processing instruction [sn:213] with PC (0x14518=>0x1451c).(0=>1)
 737500: system.cpu.decode: [tid:0]: Processing instruction [sn:214] with PC (0x1451c=>0x14520).(0=>1)
 737500: system.cpu.decode: Activity this cycle.
 737500: system.cpu.rename: Processing [tid:0]
 737500: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 17, Free LQ: 14, Free SQ: 16
 737500: system.cpu.rename: [tid:0]: 1 instructions not yet in ROB
 737500: system.cpu.rename: calcFreeROBEntires: free robEntries: 17, instsInProgress: 1, dispatched Insts: 1
 737500: system.cpu.rename: [tid:0]: 17 rob free
 737500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 39, instsInProgress: 1, dispatched Insts: 1
 737500: system.cpu.rename: [tid:0]: 39 iq free
 737500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 737500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 737500: system.cpu.rename: calcFreeROBEntires: free robEntries: 17, instsInProgress: 1, dispatched Insts: 1
 737500: system.cpu.rename: [tid:0]: 17 rob free
 737500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 39, instsInProgress: 1, dispatched Insts: 1
 737500: system.cpu.rename: [tid:0]: 39 iq free
 737500: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 737500: system.cpu.rename: [tid:0]: 1 insts pipelining from Rename | 1 insts dispatched to IQ last cycle.
 737500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 737500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 737500: system.cpu.rename: [tid:0]: Processing instruction [sn:206] with PC (0x14500=>0x14504).(0=>1).
 737500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0 (flattened 0), got phys reg 125
 737500: system.cpu.rename: [tid:0]: Register 125 is ready.
 737500: global: [sn:206] has 1 ready out of 5 sources. RTI 0)
 737500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 737500: system.cpu.rename: [tid:0]: Register 960 is ready.
 737500: global: [sn:206] has 2 ready out of 5 sources. RTI 0)
 737500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 737500: system.cpu.rename: [tid:0]: Register 325 is ready.
 737500: global: [sn:206] has 3 ready out of 5 sources. RTI 0)
 737500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 737500: system.cpu.rename: [tid:0]: Register 325 is ready.
 737500: global: [sn:206] has 4 ready out of 5 sources. RTI 0)
 737500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 737500: system.cpu.rename: [tid:0]: Register 325 is ready.
 737500: global: [sn:206] has 5 ready out of 5 sources. RTI 0)
 737500: global: Renamed reg 3 to physical reg 0 old mapping was 46
 737500: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 0.
 737500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=12), [sn:206].
 737500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 737500: system.cpu.rename: [tid:0]: Processing instruction [sn:207] with PC (0x14500=>0x14504).(1=>2).
 737500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 737500: system.cpu.rename: [tid:0]: Register 325 is ready.
 737500: global: [sn:207] has 1 ready out of 4 sources. RTI 0)
 737500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 737500: system.cpu.rename: [tid:0]: Register 325 is ready.
 737500: global: [sn:207] has 2 ready out of 4 sources. RTI 0)
 737500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 737500: system.cpu.rename: [tid:0]: Register 325 is ready.
 737500: global: [sn:207] has 3 ready out of 4 sources. RTI 0)
 737500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0 (flattened 0), got phys reg 125
 737500: system.cpu.rename: [tid:0]: Register 125 is ready.
 737500: global: [sn:207] has 4 ready out of 4 sources. RTI 0)
 737500: global: Renamed reg 0 to physical reg 3 old mapping was 125
 737500: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 3.
 737500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=13), [sn:207].
 737500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 737500: system.cpu.rename: [tid:0]: Processing instruction [sn:208] with PC (0x14504=>0x14508).(0=>1).
 737500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 737500: system.cpu.rename: [tid:0]: Register 325 is ready.
 737500: global: [sn:208] has 1 ready out of 4 sources. RTI 0)
 737500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 737500: system.cpu.rename: [tid:0]: Register 325 is ready.
 737500: global: [sn:208] has 2 ready out of 4 sources. RTI 0)
 737500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 737500: system.cpu.rename: [tid:0]: Register 325 is ready.
 737500: global: [sn:208] has 3 ready out of 4 sources. RTI 0)
 737500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 0
 737500: system.cpu.rename: [tid:0]: Register 0 is not ready.
 737500: global: Renamed reg 0 to physical reg 368 old mapping was 365
 737500: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 368.
 737500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=14), [sn:208].
 737500: global: Renamed reg 2 to physical reg 369 old mapping was 366
 737500: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 369.
 737500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=15), [sn:208].
 737500: global: Renamed reg 1 to physical reg 370 old mapping was 367
 737500: system.cpu.rename: [tid:0]: Renaming arch reg 1 to physical reg 370.
 737500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=16), [sn:208].
 737500: system.cpu.rename: Activity this cycle.
 737500: system.cpu.iew: Issue: Processing [tid:0]
 737500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 737500: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:205]
 737500: system.cpu.iew: IXU: Instruction is ready to issue in 2th buffer. [sn:203]
 737500: system.cpu.iew: IXU: Instruction is executed in 2th stage.  [sn:203]
 737500: global: RegFile: Access to cc register 325, has data 0
 737500: global: RegFile: Access to cc register 325, has data 0
 737500: global: RegFile: Access to cc register 325, has data 0
 737500: global: RegFile: Access to int register 46, has data 0x16
 737500: global: RegFile: Setting cc register 365 to 0x2
 737500: global: RegFile: Setting cc register 366 to 0
 737500: global: RegFile: Setting cc register 367 to 0
 737500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 737500: system.cpu.iq: Waking dependents of completed instruction.
 737500: system.cpu.iq: Waking any dependents on register 365.
 737500: system.cpu.iq: Waking up a dependent instruction, [sn:204] PC (0x1446c=>0x14470).(0=>1).
 737500: global: [sn:204] has 4 ready out of 7 sources. RTI 0)
 737500: system.cpu.iq: Waking any dependents on register 366.
 737500: system.cpu.iq: Waking any dependents on register 367.
 737500: system.cpu.iq: Waking up a dependent instruction, [sn:204] PC (0x1446c=>0x14470).(0=>1).
 737500: global: [sn:204] has 5 ready out of 7 sources. RTI 0)
 737500: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:205]
 737500: global: RegFile: Access to cc register 325, has data 0
 737500: global: RegFile: Access to cc register 325, has data 0
 737500: global: RegFile: Access to cc register 325, has data 0
 737500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1, wbActual:1
 737500: system.cpu.iq: Waking dependents of completed instruction.
 737500: system.cpu.iew: Sending instructions to commit, [sn:203] PC (0x14468=>0x1446c).(0=>1).
 737500: system.cpu.iew: Setting Destination Register 365
 737500: system.cpu.scoreboard: Setting reg 365 as ready
 737500: system.cpu.iew: Setting Destination Register 366
 737500: system.cpu.scoreboard: Setting reg 366 as ready
 737500: system.cpu.iew: Setting Destination Register 367
 737500: system.cpu.scoreboard: Setting reg 367 as ready
 737500: system.cpu.iew: Sending instructions to commit, [sn:205] PC (0x14470=>0x14500).(0=>1).
 737500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 737500: system.cpu.iq: Not able to schedule any instructions.
 737500: system.cpu.iew: Processing [tid:0]
 737500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 737500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 737500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 737500: system.cpu.iew: IQ has 38 free entries (Can schedule: 0).  LQ has 13 free entries. SQ has 16 free entries.
 737500: system.cpu.commit: Getting instructions from Rename stage.
 737500: system.cpu.commit: Trying to commit instructions in the ROB.
 737500: system.cpu.commit: [tid:0]: Marking PC (0x14464=>0x14468).(0=>1), [sn:202] ready within ROB.
 737500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 737500: system.cpu.commit: [tid:0]: ROB has 23 insts & 17 free entries.
 737500: system.cpu: Activity: 11
 737500: system.cpu: Scheduling next tick!
 738000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 738000: system.cpu.fetch: Running stage.
 738000: system.cpu.fetch: Attempting to fetch from [tid:0]
 738000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 738000: global: DynInst: [sn:222] Instruction created. Instcount for system.cpu = 58
 738000: system.cpu.fetch: [tid:0]: Instruction PC 0x1453c (0) created [sn:222].
 738000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #336]
 738000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 738000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14540=>0x14544).(0=>1).
 738000: system.cpu.fetch: [tid:0] Fetching cache line 0x14540 for addr 0x14540
 738000: system.cpu: CPU already running.
 738000: system.cpu.fetch: Fetch: Doing instruction read.
 738000: system.cpu.fetch: [tid:0]: Doing Icache access.
 738000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 738000: system.cpu.fetch: Deactivating stage.
 738000: system.cpu: Activity: 10
 738000: system.cpu.fetch: [tid:0][sn:222]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 738000: system.cpu.fetch: Activity this cycle.
 738000: system.cpu: Activity: 11
 738000: system.cpu.decode: Processing [tid:0]
 738000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 738000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 738000: system.cpu.decode: [tid:0]: Processing instruction [sn:215] with PC (0x14520=>0x14524).(0=>1)
 738000: system.cpu.decode: [tid:0]: Processing instruction [sn:216] with PC (0x14524=>0x14528).(0=>1)
 738000: system.cpu.decode: [tid:0]: Processing instruction [sn:217] with PC (0x14528=>0x1452c).(0=>1)
 738000: system.cpu.decode: Activity this cycle.
 738000: system.cpu.rename: Processing [tid:0]
 738000: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 17, Free LQ: 14, Free SQ: 16
 738000: system.cpu.rename: [tid:0]: 3 instructions not yet in ROB
 738000: system.cpu.rename: calcFreeROBEntires: free robEntries: 17, instsInProgress: 3, dispatched Insts: 0
 738000: system.cpu.rename: [tid:0]: 14 rob free
 738000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 39, instsInProgress: 3, dispatched Insts: 0
 738000: system.cpu.rename: [tid:0]: 36 iq free
 738000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 1, loads dispatchedToLQ: 0
 738000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 738000: system.cpu.rename: calcFreeROBEntires: free robEntries: 17, instsInProgress: 3, dispatched Insts: 0
 738000: system.cpu.rename: [tid:0]: 14 rob free
 738000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 39, instsInProgress: 3, dispatched Insts: 0
 738000: system.cpu.rename: [tid:0]: 36 iq free
 738000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 738000: system.cpu.rename: [tid:0]: 3 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 738000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 738000: system.cpu.rename: [tid:0]: Processing instruction [sn:209] with PC (0x14508=>0x1450c).(0=>1).
 738000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1536 (flattened 0), got phys reg 368
 738000: system.cpu.rename: [tid:0]: Register 368 is not ready.
 738000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 738000: system.cpu.rename: [tid:0]: Register 325 is ready.
 738000: global: [sn:209] has 1 ready out of 3 sources. RTI 0)
 738000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 738000: system.cpu.rename: [tid:0]: Register 325 is ready.
 738000: global: [sn:209] has 2 ready out of 3 sources. RTI 0)
 738000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 738000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 1, loads dispatchedToLQ: 0
 738000: system.cpu.rename: [tid:0]: Processing instruction [sn:210] with PC (0x1450c=>0x14510).(0=>1).
 738000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 48
 738000: system.cpu.rename: [tid:0]: Register 48 is not ready.
 738000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 738000: system.cpu.rename: [tid:0]: Register 960 is ready.
 738000: global: [sn:210] has 1 ready out of 5 sources. RTI 0)
 738000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 738000: system.cpu.rename: [tid:0]: Register 325 is ready.
 738000: global: [sn:210] has 2 ready out of 5 sources. RTI 0)
 738000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 738000: system.cpu.rename: [tid:0]: Register 325 is ready.
 738000: global: [sn:210] has 3 ready out of 5 sources. RTI 0)
 738000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 738000: system.cpu.rename: [tid:0]: Register 325 is ready.
 738000: global: [sn:210] has 4 ready out of 5 sources. RTI 0)
 738000: global: Renamed reg 3 to physical reg 49 old mapping was 0
 738000: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 49.
 738000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=17), [sn:210].
 738000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 738000: system.cpu.rename: [tid:0]: Processing instruction [sn:211] with PC (0x14510=>0x14514).(0=>1).
 738000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 738000: system.cpu.rename: [tid:0]: Register 325 is ready.
 738000: global: [sn:211] has 1 ready out of 4 sources. RTI 0)
 738000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 738000: system.cpu.rename: [tid:0]: Register 325 is ready.
 738000: global: [sn:211] has 2 ready out of 4 sources. RTI 0)
 738000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 738000: system.cpu.rename: [tid:0]: Register 325 is ready.
 738000: global: [sn:211] has 3 ready out of 4 sources. RTI 0)
 738000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2 (flattened 2), got phys reg 80
 738000: system.cpu.rename: [tid:0]: Register 80 is ready.
 738000: global: [sn:211] has 4 ready out of 4 sources. RTI 0)
 738000: global: Renamed reg 0 to physical reg 371 old mapping was 368
 738000: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 371.
 738000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=18), [sn:211].
 738000: global: Renamed reg 2 to physical reg 372 old mapping was 369
 738000: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 372.
 738000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=19), [sn:211].
 738000: global: Renamed reg 1 to physical reg 373 old mapping was 370
 738000: system.cpu.rename: [tid:0]: Renaming arch reg 1 to physical reg 373.
 738000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=20), [sn:211].
 738000: system.cpu.rename: Activity this cycle.
 738000: system.cpu.iew: Issue: Processing [tid:0]
 738000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 738000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14500=>0x14504).(0=>1) [sn:206] [tid:0] to IQ.
 738000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:206]
 738000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 738000: system.cpu.iew.lsq.thread0: Inserting load PC (0x14500=>0x14504).(0=>1), idx:7 [sn:206]
 738000: system.cpu.iq: Adding instruction [sn:206] PC (0x14500=>0x14504).(0=>1) to the IQ.
 738000: memdepentry: Memory dependency entry created.  memdep_count=3 (0x14500=>0x14504).(0=>1)
 738000: global: Inst 0x14500 with index 320 had no SSID
 738000: system.cpu.memDep0: No dependency for inst PC (0x14500=>0x14504).(0=>1) [sn:206].
 738000: system.cpu.memDep0: Adding instruction [sn:206] to the ready list.
 738000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14500=>0x14504).(0=>1) opclass:32 [sn:206].
 738000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14500=>0x14504).(1=>2) [sn:207] [tid:0] to IQ.
 738000: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:207]
 738000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14504=>0x14508).(0=>1) [sn:208] [tid:0] to IQ.
 738000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:208]
 738000: system.cpu.iq: Adding instruction [sn:208] PC (0x14504=>0x14508).(0=>1) to the IQ.
 738000: system.cpu.iq: Instruction PC (0x14504=>0x14508).(0=>1) has src reg 0 that is being added to the dependency chain.
 738000: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:207]
 738000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 738000: system.cpu.iq: Thread 0: Issuing instruction PC (0x14500=>0x14504).(0=>1) [sn:206]
 738000: system.cpu.memDep0: Issuing instruction PC 0x14500 [sn:206].
 738000: system.cpu.iew: Processing [tid:0]
 738000: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 738000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 738000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 738000: system.cpu.iew: IQ has 36 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 16 free entries.
 738000: system.cpu.commit: Getting instructions from Rename stage.
 738000: system.cpu.commit: Inserting PC (0x14500=>0x14504).(0=>1) [sn:206] [tid:0] into ROB.
 738000: system.cpu.rob: Adding inst PC (0x14500=>0x14504).(0=>1) to the ROB.
 738000: system.cpu.rob: [tid:0] Now has 24 instructions.
 738000: system.cpu.commit: Inserting PC (0x14500=>0x14504).(1=>2) [sn:207] [tid:0] into ROB.
 738000: system.cpu.rob: Adding inst PC (0x14500=>0x14504).(1=>2) to the ROB.
 738000: system.cpu.rob: [tid:0] Now has 25 instructions.
 738000: system.cpu.commit: Inserting PC (0x14504=>0x14508).(0=>1) [sn:208] [tid:0] into ROB.
 738000: system.cpu.rob: Adding inst PC (0x14504=>0x14508).(0=>1) to the ROB.
 738000: system.cpu.rob: [tid:0] Now has 26 instructions.
 738000: system.cpu.commit: Trying to commit instructions in the ROB.
 738000: system.cpu.commit: [tid:0]: Marking PC (0x14468=>0x1446c).(0=>1), [sn:203] ready within ROB.
 738000: system.cpu.commit: [tid:0]: Marking PC (0x14470=>0x14500).(0=>1), [sn:205] ready within ROB.
 738000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 738000: system.cpu.commit: [tid:0]: ROB has 26 insts & 14 free entries.
 738000: system.cpu.commit: Activity This Cycle.
 738000: system.cpu: Activity: 10
 738000: system.cpu: Scheduling next tick!
 738500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 738500: system.cpu.fetch: Running stage.
 738500: system.cpu.fetch: There are no more threads available to fetch from.
 738500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 738500: system.cpu.decode: Processing [tid:0]
 738500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 738500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 738500: system.cpu.decode: [tid:0]: Processing instruction [sn:218] with PC (0x1452c=>0x14530).(0=>1)
 738500: system.cpu.decode: Activity this cycle.
 738500: system.cpu: Activity: 11
 738500: system.cpu.rename: Processing [tid:0]
 738500: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 14, Free LQ: 14, Free SQ: 16
 738500: system.cpu.rename: [tid:0]: 6 instructions not yet in ROB
 738500: system.cpu.rename: calcFreeROBEntires: free robEntries: 14, instsInProgress: 6, dispatched Insts: 3
 738500: system.cpu.rename: [tid:0]: 11 rob free
 738500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 39, instsInProgress: 6, dispatched Insts: 3
 738500: system.cpu.rename: [tid:0]: 36 iq free
 738500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 2, loads dispatchedToLQ: 1
 738500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 738500: system.cpu.rename: calcFreeROBEntires: free robEntries: 14, instsInProgress: 6, dispatched Insts: 3
 738500: system.cpu.rename: [tid:0]: 11 rob free
 738500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 39, instsInProgress: 6, dispatched Insts: 3
 738500: system.cpu.rename: [tid:0]: 36 iq free
 738500: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 738500: system.cpu.rename: [tid:0]: 6 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 738500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 738500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 2, loads dispatchedToLQ: 1
 738500: system.cpu.rename: [tid:0]: Processing instruction [sn:212] with PC (0x14514=>0x14518).(0=>1).
 738500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 48
 738500: system.cpu.rename: [tid:0]: Register 48 is not ready.
 738500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 738500: system.cpu.rename: [tid:0]: Register 960 is ready.
 738500: global: [sn:212] has 1 ready out of 5 sources. RTI 0)
 738500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 738500: system.cpu.rename: [tid:0]: Register 325 is ready.
 738500: global: [sn:212] has 2 ready out of 5 sources. RTI 0)
 738500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 738500: system.cpu.rename: [tid:0]: Register 325 is ready.
 738500: global: [sn:212] has 3 ready out of 5 sources. RTI 0)
 738500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 738500: system.cpu.rename: [tid:0]: Register 325 is ready.
 738500: global: [sn:212] has 4 ready out of 5 sources. RTI 0)
 738500: global: Renamed reg 2 to physical reg 14 old mapping was 80
 738500: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 14.
 738500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=21), [sn:212].
 738500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 738500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 16, storesInProgress: 0, stores dispatchedToSQ: 0
 738500: system.cpu.rename: [tid:0]: Processing instruction [sn:213] with PC (0x14518=>0x1451c).(0=>1).
 738500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 49
 738500: system.cpu.rename: [tid:0]: Register 49 is not ready.
 738500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 738500: system.cpu.rename: [tid:0]: Register 960 is ready.
 738500: global: [sn:213] has 1 ready out of 6 sources. RTI 0)
 738500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 738500: system.cpu.rename: [tid:0]: Register 325 is ready.
 738500: global: [sn:213] has 2 ready out of 6 sources. RTI 0)
 738500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 738500: system.cpu.rename: [tid:0]: Register 325 is ready.
 738500: global: [sn:213] has 3 ready out of 6 sources. RTI 0)
 738500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 738500: system.cpu.rename: [tid:0]: Register 325 is ready.
 738500: global: [sn:213] has 4 ready out of 6 sources. RTI 0)
 738500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 5 (flattened 5), got phys reg 81
 738500: system.cpu.rename: [tid:0]: Register 81 is ready.
 738500: global: [sn:213] has 5 ready out of 6 sources. RTI 0)
 738500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 738500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 3, loads dispatchedToLQ: 1
 738500: system.cpu.rename: [tid:0]: Processing instruction [sn:214] with PC (0x1451c=>0x14520).(0=>1).
 738500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13 (flattened 13), got phys reg 77
 738500: system.cpu.rename: [tid:0]: Register 77 is ready.
 738500: global: [sn:214] has 1 ready out of 5 sources. RTI 0)
 738500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 738500: system.cpu.rename: [tid:0]: Register 960 is ready.
 738500: global: [sn:214] has 2 ready out of 5 sources. RTI 0)
 738500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 738500: system.cpu.rename: [tid:0]: Register 325 is ready.
 738500: global: [sn:214] has 3 ready out of 5 sources. RTI 0)
 738500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 738500: system.cpu.rename: [tid:0]: Register 325 is ready.
 738500: global: [sn:214] has 4 ready out of 5 sources. RTI 0)
 738500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 738500: system.cpu.rename: [tid:0]: Register 325 is ready.
 738500: global: [sn:214] has 5 ready out of 5 sources. RTI 0)
 738500: global: Renamed reg 3 to physical reg 43 old mapping was 49
 738500: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 43.
 738500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=22), [sn:214].
 738500: system.cpu.rename: Activity this cycle.
 738500: system.cpu.iew: Issue: Processing [tid:0]
 738500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 738500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14508=>0x1450c).(0=>1) [sn:209] [tid:0] to IQ.
 738500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:209]
 738500: system.cpu.iq: Adding instruction [sn:209] PC (0x14508=>0x1450c).(0=>1) to the IQ.
 738500: system.cpu.iq: Instruction PC (0x14508=>0x1450c).(0=>1) has src reg 368 that is being added to the dependency chain.
 738500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1450c=>0x14510).(0=>1) [sn:210] [tid:0] to IQ.
 738500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:210]
 738500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 738500: system.cpu.iew.lsq.thread0: Inserting load PC (0x1450c=>0x14510).(0=>1), idx:8 [sn:210]
 738500: system.cpu.iq: Adding instruction [sn:210] PC (0x1450c=>0x14510).(0=>1) to the IQ.
 738500: system.cpu.iq: Instruction PC (0x1450c=>0x14510).(0=>1) has src reg 48 that is being added to the dependency chain.
 738500: memdepentry: Memory dependency entry created.  memdep_count=4 (0x1450c=>0x14510).(0=>1)
 738500: global: Inst 0x1450c with index 323 had no SSID
 738500: system.cpu.memDep0: No dependency for inst PC (0x1450c=>0x14510).(0=>1) [sn:210].
 738500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14510=>0x14514).(0=>1) [sn:211] [tid:0] to IQ.
 738500: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:211]
 738500: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:207]
 738500: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:207]
 738500: global: RegFile: Access to cc register 325, has data 0
 738500: global: RegFile: Access to cc register 325, has data 0
 738500: global: RegFile: Access to cc register 325, has data 0
 738500: global: RegFile: Access to int register 125, has data 0xbefffee0
 738500: global: RegFile: Setting int register 3 to 0xbefffee8
 738500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 738500: system.cpu.iq: Waking dependents of completed instruction.
 738500: system.cpu.iq: Waking any dependents on register 3.
 738500: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:211]
 738500: system.cpu.iew: Sending instructions to commit, [sn:207] PC (0x14500=>0x14504).(1=>2).
 738500: system.cpu.iew: Setting Destination Register 3
 738500: system.cpu.scoreboard: Setting reg 3 as ready
 738500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 738500: system.cpu.iq: Not able to schedule any instructions.
 738500: system.cpu.iew: Processing [tid:0]
 738500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 738500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 738500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 5
 738500: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 11 free entries. SQ has 16 free entries.
 738500: system.cpu.commit: Getting instructions from Rename stage.
 738500: system.cpu.commit: Inserting PC (0x14508=>0x1450c).(0=>1) [sn:209] [tid:0] into ROB.
 738500: system.cpu.rob: Adding inst PC (0x14508=>0x1450c).(0=>1) to the ROB.
 738500: system.cpu.rob: [tid:0] Now has 27 instructions.
 738500: system.cpu.commit: Inserting PC (0x1450c=>0x14510).(0=>1) [sn:210] [tid:0] into ROB.
 738500: system.cpu.rob: Adding inst PC (0x1450c=>0x14510).(0=>1) to the ROB.
 738500: system.cpu.rob: [tid:0] Now has 28 instructions.
 738500: system.cpu.commit: Inserting PC (0x14510=>0x14514).(0=>1) [sn:211] [tid:0] into ROB.
 738500: system.cpu.rob: Adding inst PC (0x14510=>0x14514).(0=>1) to the ROB.
 738500: system.cpu.rob: [tid:0] Now has 29 instructions.
 738500: system.cpu.commit: Trying to commit instructions in the ROB.
 738500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 738500: system.cpu.commit: [tid:0]: ROB has 29 insts & 11 free entries.
 738500: system.cpu.commit: Activity This Cycle.
 738500: system.cpu: Activity: 10
 738500: system.cpu: Scheduling next tick!
 738500: system.cpu.iq: Processing FU completion [sn:206]
 738500: system.cpu: CPU already running.
 739000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 739000: system.cpu.fetch: Running stage.
 739000: system.cpu.fetch: There are no more threads available to fetch from.
 739000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 739000: system.cpu.decode: Processing [tid:0]
 739000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 739000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 739000: system.cpu.decode: [tid:0]: Processing instruction [sn:219] with PC (0x14530=>0x14534).(0=>1)
 739000: system.cpu.decode: [tid:0]: Processing instruction [sn:220] with PC (0x14534=>0x14538).(0=>1)
 739000: system.cpu.decode: [tid:0]: Processing instruction [sn:221] with PC (0x14538=>0x1453c).(0=>1)
 739000: system.cpu.decode: Activity this cycle.
 739000: system.cpu: Activity: 11
 739000: system.cpu.rename: Processing [tid:0]
 739000: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 11, Free LQ: 14, Free SQ: 16
 739000: system.cpu.rename: [tid:0]: 6 instructions not yet in ROB
 739000: system.cpu.rename: calcFreeROBEntires: free robEntries: 11, instsInProgress: 6, dispatched Insts: 3
 739000: system.cpu.rename: [tid:0]: 8 rob free
 739000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 39, instsInProgress: 6, dispatched Insts: 3
 739000: system.cpu.rename: [tid:0]: 36 iq free
 739000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 3, loads dispatchedToLQ: 1
 739000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 739000: system.cpu.rename: calcFreeROBEntires: free robEntries: 11, instsInProgress: 6, dispatched Insts: 3
 739000: system.cpu.rename: [tid:0]: 8 rob free
 739000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 39, instsInProgress: 6, dispatched Insts: 3
 739000: system.cpu.rename: [tid:0]: 36 iq free
 739000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 739000: system.cpu.rename: [tid:0]: 6 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 739000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 739000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 16, storesInProgress: 1, stores dispatchedToSQ: 0
 739000: system.cpu.rename: [tid:0]: Processing instruction [sn:215] with PC (0x14520=>0x14524).(0=>1).
 739000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 4 (flattened 4), got phys reg 79
 739000: system.cpu.rename: [tid:0]: Register 79 is ready.
 739000: global: [sn:215] has 1 ready out of 6 sources. RTI 0)
 739000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 739000: system.cpu.rename: [tid:0]: Register 960 is ready.
 739000: global: [sn:215] has 2 ready out of 6 sources. RTI 0)
 739000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 739000: system.cpu.rename: [tid:0]: Register 325 is ready.
 739000: global: [sn:215] has 3 ready out of 6 sources. RTI 0)
 739000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 739000: system.cpu.rename: [tid:0]: Register 325 is ready.
 739000: global: [sn:215] has 4 ready out of 6 sources. RTI 0)
 739000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 739000: system.cpu.rename: [tid:0]: Register 325 is ready.
 739000: global: [sn:215] has 5 ready out of 6 sources. RTI 0)
 739000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 6 (flattened 6), got phys reg 105
 739000: system.cpu.rename: [tid:0]: Register 105 is ready.
 739000: global: [sn:215] has 6 ready out of 6 sources. RTI 0)
 739000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 739000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 16, storesInProgress: 2, stores dispatchedToSQ: 0
 739000: system.cpu.rename: [tid:0]: Processing instruction [sn:216] with PC (0x14524=>0x14528).(0=>1).
 739000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2 (flattened 2), got phys reg 14
 739000: system.cpu.rename: [tid:0]: Register 14 is not ready.
 739000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 739000: system.cpu.rename: [tid:0]: Register 960 is ready.
 739000: global: [sn:216] has 1 ready out of 6 sources. RTI 0)
 739000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 739000: system.cpu.rename: [tid:0]: Register 325 is ready.
 739000: global: [sn:216] has 2 ready out of 6 sources. RTI 0)
 739000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 739000: system.cpu.rename: [tid:0]: Register 325 is ready.
 739000: global: [sn:216] has 3 ready out of 6 sources. RTI 0)
 739000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 739000: system.cpu.rename: [tid:0]: Register 325 is ready.
 739000: global: [sn:216] has 4 ready out of 6 sources. RTI 0)
 739000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 43
 739000: system.cpu.rename: [tid:0]: Register 43 is not ready.
 739000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 739000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 3, loads dispatchedToLQ: 1
 739000: system.cpu.rename: [tid:0]: Processing instruction [sn:217] with PC (0x14528=>0x1452c).(0=>1).
 739000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 48
 739000: system.cpu.rename: [tid:0]: Register 48 is not ready.
 739000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 739000: system.cpu.rename: [tid:0]: Register 960 is ready.
 739000: global: [sn:217] has 1 ready out of 5 sources. RTI 0)
 739000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 739000: system.cpu.rename: [tid:0]: Register 325 is ready.
 739000: global: [sn:217] has 2 ready out of 5 sources. RTI 0)
 739000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 739000: system.cpu.rename: [tid:0]: Register 325 is ready.
 739000: global: [sn:217] has 3 ready out of 5 sources. RTI 0)
 739000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 739000: system.cpu.rename: [tid:0]: Register 325 is ready.
 739000: global: [sn:217] has 4 ready out of 5 sources. RTI 0)
 739000: global: Renamed reg 2 to physical reg 52 old mapping was 14
 739000: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 52.
 739000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=23), [sn:217].
 739000: system.cpu.rename: Activity this cycle.
 739000: system.cpu.iew: Issue: Processing [tid:0]
 739000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 739000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14514=>0x14518).(0=>1) [sn:212] [tid:0] to IQ.
 739000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:212]
 739000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 739000: system.cpu.iew.lsq.thread0: Inserting load PC (0x14514=>0x14518).(0=>1), idx:9 [sn:212]
 739000: system.cpu.iq: Adding instruction [sn:212] PC (0x14514=>0x14518).(0=>1) to the IQ.
 739000: system.cpu.iq: Instruction PC (0x14514=>0x14518).(0=>1) has src reg 48 that is being added to the dependency chain.
 739000: memdepentry: Memory dependency entry created.  memdep_count=5 (0x14514=>0x14518).(0=>1)
 739000: global: Inst 0x14514 with index 325 had no SSID
 739000: system.cpu.memDep0: No dependency for inst PC (0x14514=>0x14518).(0=>1) [sn:212].
 739000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14518=>0x1451c).(0=>1) [sn:213] [tid:0] to IQ.
 739000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:213]
 739000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 739000: system.cpu.iew.lsq.thread0: Inserting store PC (0x14518=>0x1451c).(0=>1), idx:9 [sn:213]
 739000: system.cpu.iq: Adding instruction [sn:213] PC (0x14518=>0x1451c).(0=>1) to the IQ.
 739000: system.cpu.iq: Instruction PC (0x14518=>0x1451c).(0=>1) has src reg 49 that is being added to the dependency chain.
 739000: memdepentry: Memory dependency entry created.  memdep_count=6 (0x14518=>0x1451c).(0=>1)
 739000: global: Inst 0x14518 with index 326 had no SSID
 739000: system.cpu.memDep0: No dependency for inst PC (0x14518=>0x1451c).(0=>1) [sn:213].
 739000: system.cpu.memDep0: Inserting store PC (0x14518=>0x1451c).(0=>1) [sn:213].
 739000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1451c=>0x14520).(0=>1) [sn:214] [tid:0] to IQ.
 739000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:214]
 739000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 739000: system.cpu.iew.lsq.thread0: Inserting load PC (0x1451c=>0x14520).(0=>1), idx:10 [sn:214]
 739000: system.cpu.iq: Adding instruction [sn:214] PC (0x1451c=>0x14520).(0=>1) to the IQ.
 739000: memdepentry: Memory dependency entry created.  memdep_count=7 (0x1451c=>0x14520).(0=>1)
 739000: global: Inst 0x1451c with index 327 had no SSID
 739000: system.cpu.memDep0: No dependency for inst PC (0x1451c=>0x14520).(0=>1) [sn:214].
 739000: system.cpu.memDep0: Adding instruction [sn:214] to the ready list.
 739000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1451c=>0x14520).(0=>1) opclass:32 [sn:214].
 739000: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:211]
 739000: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:211]
 739000: global: RegFile: Access to cc register 325, has data 0
 739000: global: RegFile: Access to cc register 325, has data 0
 739000: global: RegFile: Access to cc register 325, has data 0
 739000: global: RegFile: Access to int register 80, has data 0
 739000: global: RegFile: Setting cc register 371 to 0x2
 739000: global: RegFile: Setting cc register 372 to 0
 739000: global: RegFile: Setting cc register 373 to 0
 739000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 739000: system.cpu.iq: Waking dependents of completed instruction.
 739000: system.cpu.iq: Waking any dependents on register 371.
 739000: system.cpu.iq: Waking any dependents on register 372.
 739000: system.cpu.iq: Waking any dependents on register 373.
 739000: system.cpu.iew: Execute: Executing instructions from IQ.
 739000: system.cpu.iew: Execute: Processing PC (0x14500=>0x14504).(0=>1), [tid:0] [sn:206].
 739000: system.cpu.iew: Execute: Calculating address for memory reference.
 739000: system.cpu.iew.lsq.thread0: Executing load PC (0x14500=>0x14504).(0=>1), [sn:206]
 739000: global: RegFile: Access to int register 125, has data 0xbefffee0
 739000: global: RegFile: Access to cc register 325, has data 0
 739000: global: RegFile: Access to cc register 325, has data 0
 739000: global: RegFile: Access to cc register 325, has data 0
 739000: system.cpu.iew.lsq.thread0: Read called, load idx: 7, store idx: -1, storeHead: 9 addr: 0x77ee0
 739000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:206] PC (0x14500=>0x14504).(0=>1)
 739000: system.cpu.iew: Sending instructions to commit, [sn:211] PC (0x14510=>0x14514).(0=>1).
 739000: system.cpu.iew: Setting Destination Register 371
 739000: system.cpu.scoreboard: Setting reg 371 as ready
 739000: system.cpu.iew: Setting Destination Register 372
 739000: system.cpu.scoreboard: Setting reg 372 as ready
 739000: system.cpu.iew: Setting Destination Register 373
 739000: system.cpu.scoreboard: Setting reg 373 as ready
 739000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 739000: system.cpu.iq: Thread 0: Issuing instruction PC (0x1451c=>0x14520).(0=>1) [sn:214]
 739000: system.cpu.memDep0: Issuing instruction PC 0x1451c [sn:214].
 739000: system.cpu.iew: Processing [tid:0]
 739000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 7
 739000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 739000: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 739000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 739000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 7
 739000: system.cpu.iew: IQ has 31 free entries (Can schedule: 0).  LQ has 9 free entries. SQ has 15 free entries.
 739000: system.cpu.iew: Activity this cycle.
 739000: system.cpu.commit: Getting instructions from Rename stage.
 739000: system.cpu.commit: Inserting PC (0x14514=>0x14518).(0=>1) [sn:212] [tid:0] into ROB.
 739000: system.cpu.rob: Adding inst PC (0x14514=>0x14518).(0=>1) to the ROB.
 739000: system.cpu.rob: [tid:0] Now has 30 instructions.
 739000: system.cpu.commit: Inserting PC (0x14518=>0x1451c).(0=>1) [sn:213] [tid:0] into ROB.
 739000: system.cpu.rob: Adding inst PC (0x14518=>0x1451c).(0=>1) to the ROB.
 739000: system.cpu.rob: [tid:0] Now has 31 instructions.
 739000: system.cpu.commit: Inserting PC (0x1451c=>0x14520).(0=>1) [sn:214] [tid:0] into ROB.
 739000: system.cpu.rob: Adding inst PC (0x1451c=>0x14520).(0=>1) to the ROB.
 739000: system.cpu.rob: [tid:0] Now has 32 instructions.
 739000: system.cpu.commit: Trying to commit instructions in the ROB.
 739000: system.cpu.commit: [tid:0]: Marking PC (0x14500=>0x14504).(1=>2), [sn:207] ready within ROB.
 739000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 739000: system.cpu.commit: [tid:0]: ROB has 32 insts & 8 free entries.
 739000: system.cpu.commit: Activity This Cycle.
 739000: system.cpu: Activity: 10
 739000: system.cpu: Scheduling next tick!
 739500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 739500: system.cpu.fetch: Running stage.
 739500: system.cpu.fetch: There are no more threads available to fetch from.
 739500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 739500: system.cpu.decode: Processing [tid:0]
 739500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 739500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 739500: system.cpu.decode: [tid:0]: Processing instruction [sn:222] with PC (0x1453c=>0x14540).(0=>1)
 739500: system.cpu.decode: Activity this cycle.
 739500: system.cpu: Activity: 11
 739500: system.cpu.rename: Processing [tid:0]
 739500: system.cpu.rename: [tid:0]: Free IQ: 31, Free ROB: 8, Free LQ: 9, Free SQ: 15
 739500: system.cpu.rename: [tid:0]: 6 instructions not yet in ROB
 739500: system.cpu.rename: calcFreeROBEntires: free robEntries: 8, instsInProgress: 6, dispatched Insts: 3
 739500: system.cpu.rename: [tid:0]: 5 rob free
 739500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 31, instsInProgress: 6, dispatched Insts: 3
 739500: system.cpu.rename: [tid:0]: 28 iq free
 739500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 9, loadsInProgress: 3, loads dispatchedToLQ: 2
 739500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 739500: system.cpu.rename: calcFreeROBEntires: free robEntries: 8, instsInProgress: 6, dispatched Insts: 3
 739500: system.cpu.rename: [tid:0]: 5 rob free
 739500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 31, instsInProgress: 6, dispatched Insts: 3
 739500: system.cpu.rename: [tid:0]: 28 iq free
 739500: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
 739500: system.cpu.rename: [tid:0]: 6 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 739500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 739500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 9, loadsInProgress: 3, loads dispatchedToLQ: 2
 739500: system.cpu.rename: [tid:0]: Processing instruction [sn:218] with PC (0x1452c=>0x14530).(0=>1).
 739500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 48
 739500: system.cpu.rename: [tid:0]: Register 48 is not ready.
 739500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 739500: system.cpu.rename: [tid:0]: Register 960 is ready.
 739500: global: [sn:218] has 1 ready out of 5 sources. RTI 0)
 739500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 739500: system.cpu.rename: [tid:0]: Register 325 is ready.
 739500: global: [sn:218] has 2 ready out of 5 sources. RTI 0)
 739500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 739500: system.cpu.rename: [tid:0]: Register 325 is ready.
 739500: global: [sn:218] has 3 ready out of 5 sources. RTI 0)
 739500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 739500: system.cpu.rename: [tid:0]: Register 325 is ready.
 739500: global: [sn:218] has 4 ready out of 5 sources. RTI 0)
 739500: global: Renamed reg 3 to physical reg 55 old mapping was 43
 739500: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 55.
 739500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=24), [sn:218].
 739500: system.cpu.rename: Activity this cycle.
 739500: system.cpu.iew: Issue: Processing [tid:0]
 739500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 739500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14520=>0x14524).(0=>1) [sn:215] [tid:0] to IQ.
 739500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:215]
 739500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 739500: system.cpu.iew.lsq.thread0: Inserting store PC (0x14520=>0x14524).(0=>1), idx:10 [sn:215]
 739500: system.cpu.iq: Adding instruction [sn:215] PC (0x14520=>0x14524).(0=>1) to the IQ.
 739500: memdepentry: Memory dependency entry created.  memdep_count=8 (0x14520=>0x14524).(0=>1)
 739500: global: Inst 0x14520 with index 328 had no SSID
 739500: system.cpu.memDep0: No dependency for inst PC (0x14520=>0x14524).(0=>1) [sn:215].
 739500: system.cpu.memDep0: Adding instruction [sn:215] to the ready list.
 739500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14520=>0x14524).(0=>1) opclass:33 [sn:215].
 739500: system.cpu.memDep0: Inserting store PC (0x14520=>0x14524).(0=>1) [sn:215].
 739500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14524=>0x14528).(0=>1) [sn:216] [tid:0] to IQ.
 739500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:216]
 739500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 739500: system.cpu.iew.lsq.thread0: Inserting store PC (0x14524=>0x14528).(0=>1), idx:11 [sn:216]
 739500: system.cpu.iq: Adding instruction [sn:216] PC (0x14524=>0x14528).(0=>1) to the IQ.
 739500: system.cpu.iq: Instruction PC (0x14524=>0x14528).(0=>1) has src reg 14 that is being added to the dependency chain.
 739500: system.cpu.iq: Instruction PC (0x14524=>0x14528).(0=>1) has src reg 43 that is being added to the dependency chain.
 739500: memdepentry: Memory dependency entry created.  memdep_count=9 (0x14524=>0x14528).(0=>1)
 739500: global: Inst 0x14524 with index 329 had no SSID
 739500: system.cpu.memDep0: No dependency for inst PC (0x14524=>0x14528).(0=>1) [sn:216].
 739500: system.cpu.memDep0: Inserting store PC (0x14524=>0x14528).(0=>1) [sn:216].
 739500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14528=>0x1452c).(0=>1) [sn:217] [tid:0] to IQ.
 739500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:217]
 739500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 739500: system.cpu.iew.lsq.thread0: Inserting load PC (0x14528=>0x1452c).(0=>1), idx:11 [sn:217]
 739500: system.cpu.iq: Adding instruction [sn:217] PC (0x14528=>0x1452c).(0=>1) to the IQ.
 739500: system.cpu.iq: Instruction PC (0x14528=>0x1452c).(0=>1) has src reg 48 that is being added to the dependency chain.
 739500: memdepentry: Memory dependency entry created.  memdep_count=10 (0x14528=>0x1452c).(0=>1)
 739500: global: Inst 0x14528 with index 330 had no SSID
 739500: system.cpu.memDep0: No dependency for inst PC (0x14528=>0x1452c).(0=>1) [sn:217].
 739500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 739500: system.cpu.iq: Thread 0: Issuing instruction PC (0x14520=>0x14524).(0=>1) [sn:215]
 739500: system.cpu.memDep0: Issuing instruction PC 0x14520 [sn:215].
 739500: system.cpu.iew: Processing [tid:0]
 739500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 739500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 739500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 8
 739500: system.cpu.iew: IQ has 28 free entries (Can schedule: 0).  LQ has 8 free entries. SQ has 13 free entries.
 739500: system.cpu.commit: Getting instructions from Rename stage.
 739500: system.cpu.commit: Inserting PC (0x14520=>0x14524).(0=>1) [sn:215] [tid:0] into ROB.
 739500: system.cpu.rob: Adding inst PC (0x14520=>0x14524).(0=>1) to the ROB.
 739500: system.cpu.rob: [tid:0] Now has 33 instructions.
 739500: system.cpu.commit: Inserting PC (0x14524=>0x14528).(0=>1) [sn:216] [tid:0] into ROB.
 739500: system.cpu.rob: Adding inst PC (0x14524=>0x14528).(0=>1) to the ROB.
 739500: system.cpu.rob: [tid:0] Now has 34 instructions.
 739500: system.cpu.commit: Inserting PC (0x14528=>0x1452c).(0=>1) [sn:217] [tid:0] into ROB.
 739500: system.cpu.rob: Adding inst PC (0x14528=>0x1452c).(0=>1) to the ROB.
 739500: system.cpu.rob: [tid:0] Now has 35 instructions.
 739500: system.cpu.commit: Trying to commit instructions in the ROB.
 739500: system.cpu.commit: [tid:0]: Marking PC (0x14510=>0x14514).(0=>1), [sn:211] ready within ROB.
 739500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 739500: system.cpu.commit: [tid:0]: ROB has 35 insts & 5 free entries.
 739500: system.cpu.commit: Activity This Cycle.
 739500: system.cpu: Activity: 10
 739500: system.cpu: Scheduling next tick!
 739500: system.cpu.iq: Processing FU completion [sn:214]
 739500: system.cpu: CPU already running.
 740000: system.cpu.iew.lsq.thread0: Writeback event [sn:206].
 740000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:206].
 740000: system.cpu: CPU already running.
 740000: global: RegFile: Access to cc register 325, has data 0
 740000: global: RegFile: Access to cc register 325, has data 0
 740000: global: RegFile: Access to cc register 325, has data 0
 740000: global: RegFile: Setting int register 0 to 0x1f
 740000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 740000: system.cpu.iew: Activity this cycle.
 740000: system.cpu: Activity: 11
 740000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 740000: system.cpu.fetch: Running stage.
 740000: system.cpu.fetch: There are no more threads available to fetch from.
 740000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 740000: system.cpu.decode: Processing [tid:0]
 740000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 740000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 740000: system.cpu.rename: Processing [tid:0]
 740000: system.cpu.rename: [tid:0]: Free IQ: 31, Free ROB: 5, Free LQ: 9, Free SQ: 15
 740000: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 740000: system.cpu.rename: calcFreeROBEntires: free robEntries: 5, instsInProgress: 4, dispatched Insts: 3
 740000: system.cpu.rename: [tid:0]: 4 rob free
 740000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 31, instsInProgress: 4, dispatched Insts: 3
 740000: system.cpu.rename: [tid:0]: 30 iq free
 740000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 9, loadsInProgress: 2, loads dispatchedToLQ: 1
 740000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 740000: system.cpu.rename: calcFreeROBEntires: free robEntries: 5, instsInProgress: 4, dispatched Insts: 3
 740000: system.cpu.rename: [tid:0]: 4 rob free
 740000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 31, instsInProgress: 4, dispatched Insts: 3
 740000: system.cpu.rename: [tid:0]: 30 iq free
 740000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 740000: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 740000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 740000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 15, storesInProgress: 2, stores dispatchedToSQ: 2
 740000: system.cpu.rename: [tid:0]: Processing instruction [sn:219] with PC (0x14530=>0x14534).(0=>1).
 740000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2 (flattened 2), got phys reg 52
 740000: system.cpu.rename: [tid:0]: Register 52 is not ready.
 740000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 740000: system.cpu.rename: [tid:0]: Register 960 is ready.
 740000: global: [sn:219] has 1 ready out of 6 sources. RTI 0)
 740000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 740000: system.cpu.rename: [tid:0]: Register 325 is ready.
 740000: global: [sn:219] has 2 ready out of 6 sources. RTI 0)
 740000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 740000: system.cpu.rename: [tid:0]: Register 325 is ready.
 740000: global: [sn:219] has 3 ready out of 6 sources. RTI 0)
 740000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 740000: system.cpu.rename: [tid:0]: Register 325 is ready.
 740000: global: [sn:219] has 4 ready out of 6 sources. RTI 0)
 740000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 11 (flattened 11), got phys reg 88
 740000: system.cpu.rename: [tid:0]: Register 88 is ready.
 740000: global: [sn:219] has 5 ready out of 6 sources. RTI 0)
 740000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 740000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 15, storesInProgress: 3, stores dispatchedToSQ: 2
 740000: system.cpu.rename: [tid:0]: Processing instruction [sn:220] with PC (0x14534=>0x14538).(0=>1).
 740000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 55
 740000: system.cpu.rename: [tid:0]: Register 55 is not ready.
 740000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 740000: system.cpu.rename: [tid:0]: Register 960 is ready.
 740000: global: [sn:220] has 1 ready out of 6 sources. RTI 0)
 740000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 740000: system.cpu.rename: [tid:0]: Register 325 is ready.
 740000: global: [sn:220] has 2 ready out of 6 sources. RTI 0)
 740000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 740000: system.cpu.rename: [tid:0]: Register 325 is ready.
 740000: global: [sn:220] has 3 ready out of 6 sources. RTI 0)
 740000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 740000: system.cpu.rename: [tid:0]: Register 325 is ready.
 740000: global: [sn:220] has 4 ready out of 6 sources. RTI 0)
 740000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 9 (flattened 9), got phys reg 91
 740000: system.cpu.rename: [tid:0]: Register 91 is ready.
 740000: global: [sn:220] has 5 ready out of 6 sources. RTI 0)
 740000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 740000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 9, loadsInProgress: 2, loads dispatchedToLQ: 1
 740000: system.cpu.rename: [tid:0]: Processing instruction [sn:221] with PC (0x14538=>0x1453c).(0=>1).
 740000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 48
 740000: system.cpu.rename: [tid:0]: Register 48 is not ready.
 740000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 740000: system.cpu.rename: [tid:0]: Register 960 is ready.
 740000: global: [sn:221] has 1 ready out of 5 sources. RTI 0)
 740000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 740000: system.cpu.rename: [tid:0]: Register 325 is ready.
 740000: global: [sn:221] has 2 ready out of 5 sources. RTI 0)
 740000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 740000: system.cpu.rename: [tid:0]: Register 325 is ready.
 740000: global: [sn:221] has 3 ready out of 5 sources. RTI 0)
 740000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 740000: system.cpu.rename: [tid:0]: Register 325 is ready.
 740000: global: [sn:221] has 4 ready out of 5 sources. RTI 0)
 740000: global: Renamed reg 2 to physical reg 6 old mapping was 52
 740000: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 6.
 740000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=25), [sn:221].
 740000: system.cpu.rename: Activity this cycle.
 740000: system.cpu.iew: Issue: Processing [tid:0]
 740000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 740000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1452c=>0x14530).(0=>1) [sn:218] [tid:0] to IQ.
 740000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:218]
 740000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 740000: system.cpu.iew.lsq.thread0: Inserting load PC (0x1452c=>0x14530).(0=>1), idx:12 [sn:218]
 740000: system.cpu.iq: Adding instruction [sn:218] PC (0x1452c=>0x14530).(0=>1) to the IQ.
 740000: system.cpu.iq: Instruction PC (0x1452c=>0x14530).(0=>1) has src reg 48 that is being added to the dependency chain.
 740000: memdepentry: Memory dependency entry created.  memdep_count=11 (0x1452c=>0x14530).(0=>1)
 740000: global: Inst 0x1452c with index 331 had no SSID
 740000: system.cpu.memDep0: No dependency for inst PC (0x1452c=>0x14530).(0=>1) [sn:218].
 740000: system.cpu.iew: Execute: Executing instructions from IQ.
 740000: system.cpu.iew: Execute: Processing PC (0x1451c=>0x14520).(0=>1), [tid:0] [sn:214].
 740000: system.cpu.iew: Execute: Calculating address for memory reference.
 740000: system.cpu.iew.lsq.thread0: Executing load PC (0x1451c=>0x14520).(0=>1), [sn:214]
 740000: global: RegFile: Access to int register 77, has data 0xbefffd38
 740000: global: RegFile: Access to cc register 325, has data 0
 740000: global: RegFile: Access to cc register 325, has data 0
 740000: global: RegFile: Access to cc register 325, has data 0
 740000: system.cpu.iew.lsq.thread0: Read called, load idx: 10, store idx: 10, storeHead: 9 addr: 0x77d3c
 740000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:214] PC (0x1451c=>0x14520).(0=>1)
 740000: system.cpu.iew: Sending instructions to commit, [sn:206] PC (0x14500=>0x14504).(0=>1).
 740000: system.cpu.iew: Setting Destination Register 0
 740000: system.cpu.scoreboard: Setting reg 0 as ready
 740000: system.cpu.iq: Waking dependents of completed instruction.
 740000: system.cpu.iq: Completing mem instruction PC: (0x14500=>0x14504).(0=>1) [sn:206]
 740000: system.cpu.memDep0: Completed mem instruction PC (0x14500=>0x14504).(0=>1) [sn:206].
 740000: memdepentry: Memory dependency entry deleted.  memdep_count=10 (0x14500=>0x14504).(0=>1)
 740000: system.cpu.iq: Waking any dependents on register 0.
 740000: system.cpu.iq: Waking up a dependent instruction, [sn:208] PC (0x14504=>0x14508).(0=>1).
 740000: global: [sn:208] has 4 ready out of 4 sources. RTI 0)
 740000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14504=>0x14508).(0=>1) opclass:1 [sn:208].
 740000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 740000: system.cpu.iq: Thread 0: Issuing instruction PC (0x14504=>0x14508).(0=>1) [sn:208]
 740000: system.cpu.iew: Processing [tid:0]
 740000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 9
 740000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 740000: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 740000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 740000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 9
 740000: system.cpu.iew: IQ has 29 free entries (Can schedule: 0).  LQ has 7 free entries. SQ has 13 free entries.
 740000: system.cpu.iew: Activity this cycle.
 740000: system.cpu.commit: Getting instructions from Rename stage.
 740000: system.cpu.commit: Inserting PC (0x1452c=>0x14530).(0=>1) [sn:218] [tid:0] into ROB.
 740000: system.cpu.rob: Adding inst PC (0x1452c=>0x14530).(0=>1) to the ROB.
 740000: system.cpu.rob: [tid:0] Now has 36 instructions.
 740000: system.cpu.commit: Trying to commit instructions in the ROB.
 740000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 740000: system.cpu.commit: [tid:0]: ROB has 36 insts & 4 free entries.
 740000: system.cpu.commit: Activity This Cycle.
 740000: system.cpu: Activity: 10
 740000: system.cpu: Scheduling next tick!
 740000: system.cpu.iq: Processing FU completion [sn:215]
 740000: system.cpu: CPU already running.
 740500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 740500: system.cpu.fetch: Running stage.
 740500: system.cpu.fetch: There are no more threads available to fetch from.
 740500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 740500: system.cpu.decode: Processing [tid:0]
 740500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 740500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 740500: system.cpu.rename: Processing [tid:0]
 740500: system.cpu.rename: [tid:0]: Free IQ: 29, Free ROB: 4, Free LQ: 7, Free SQ: 13
 740500: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 740500: system.cpu.rename: calcFreeROBEntires: free robEntries: 4, instsInProgress: 4, dispatched Insts: 1
 740500: system.cpu.rename: [tid:0]: 1 rob free
 740500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 29, instsInProgress: 4, dispatched Insts: 1
 740500: system.cpu.rename: [tid:0]: 26 iq free
 740500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 7, loadsInProgress: 2, loads dispatchedToLQ: 1
 740500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 740500: system.cpu.rename: calcFreeROBEntires: free robEntries: 4, instsInProgress: 4, dispatched Insts: 1
 740500: system.cpu.rename: [tid:0]: 1 rob free
 740500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 29, instsInProgress: 4, dispatched Insts: 1
 740500: system.cpu.rename: [tid:0]: 26 iq free
 740500: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
 740500: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 1 insts dispatched to IQ last cycle.
 740500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 740500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 7, loadsInProgress: 2, loads dispatchedToLQ: 1
 740500: system.cpu.rename: [tid:0]: Processing instruction [sn:222] with PC (0x1453c=>0x14540).(0=>1).
 740500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 48
 740500: system.cpu.rename: [tid:0]: Register 48 is not ready.
 740500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 740500: system.cpu.rename: [tid:0]: Register 960 is ready.
 740500: global: [sn:222] has 1 ready out of 5 sources. RTI 0)
 740500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 740500: system.cpu.rename: [tid:0]: Register 325 is ready.
 740500: global: [sn:222] has 2 ready out of 5 sources. RTI 0)
 740500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 740500: system.cpu.rename: [tid:0]: Register 325 is ready.
 740500: global: [sn:222] has 3 ready out of 5 sources. RTI 0)
 740500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 740500: system.cpu.rename: [tid:0]: Register 325 is ready.
 740500: global: [sn:222] has 4 ready out of 5 sources. RTI 0)
 740500: global: Renamed reg 3 to physical reg 8 old mapping was 55
 740500: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 8.
 740500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=26), [sn:222].
 740500: system.cpu.rename: Activity this cycle.
 740500: system.cpu: Activity: 11
 740500: system.cpu.iew: Issue: Processing [tid:0]
 740500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 740500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14530=>0x14534).(0=>1) [sn:219] [tid:0] to IQ.
 740500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:219]
 740500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 740500: system.cpu.iew.lsq.thread0: Inserting store PC (0x14530=>0x14534).(0=>1), idx:12 [sn:219]
 740500: system.cpu.iq: Adding instruction [sn:219] PC (0x14530=>0x14534).(0=>1) to the IQ.
 740500: system.cpu.iq: Instruction PC (0x14530=>0x14534).(0=>1) has src reg 52 that is being added to the dependency chain.
 740500: memdepentry: Memory dependency entry created.  memdep_count=11 (0x14530=>0x14534).(0=>1)
 740500: global: Inst 0x14530 with index 332 had no SSID
 740500: system.cpu.memDep0: No dependency for inst PC (0x14530=>0x14534).(0=>1) [sn:219].
 740500: system.cpu.memDep0: Inserting store PC (0x14530=>0x14534).(0=>1) [sn:219].
 740500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14534=>0x14538).(0=>1) [sn:220] [tid:0] to IQ.
 740500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:220]
 740500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 740500: system.cpu.iew.lsq.thread0: Inserting store PC (0x14534=>0x14538).(0=>1), idx:13 [sn:220]
 740500: system.cpu.iq: Adding instruction [sn:220] PC (0x14534=>0x14538).(0=>1) to the IQ.
 740500: system.cpu.iq: Instruction PC (0x14534=>0x14538).(0=>1) has src reg 55 that is being added to the dependency chain.
 740500: memdepentry: Memory dependency entry created.  memdep_count=12 (0x14534=>0x14538).(0=>1)
 740500: global: Inst 0x14534 with index 333 had no SSID
 740500: system.cpu.memDep0: No dependency for inst PC (0x14534=>0x14538).(0=>1) [sn:220].
 740500: system.cpu.memDep0: Inserting store PC (0x14534=>0x14538).(0=>1) [sn:220].
 740500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14538=>0x1453c).(0=>1) [sn:221] [tid:0] to IQ.
 740500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:221]
 740500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 740500: system.cpu.iew.lsq.thread0: Inserting load PC (0x14538=>0x1453c).(0=>1), idx:13 [sn:221]
 740500: system.cpu.iq: Adding instruction [sn:221] PC (0x14538=>0x1453c).(0=>1) to the IQ.
 740500: system.cpu.iq: Instruction PC (0x14538=>0x1453c).(0=>1) has src reg 48 that is being added to the dependency chain.
 740500: memdepentry: Memory dependency entry created.  memdep_count=13 (0x14538=>0x1453c).(0=>1)
 740500: global: Inst 0x14538 with index 334 had no SSID
 740500: system.cpu.memDep0: No dependency for inst PC (0x14538=>0x1453c).(0=>1) [sn:221].
 740500: system.cpu.iew: Execute: Executing instructions from IQ.
 740500: system.cpu.iew: Execute: Processing PC (0x14504=>0x14508).(0=>1), [tid:0] [sn:208].
 740500: global: RegFile: Access to cc register 325, has data 0
 740500: global: RegFile: Access to cc register 325, has data 0
 740500: global: RegFile: Access to cc register 325, has data 0
 740500: global: RegFile: Access to int register 0, has data 0x1f
 740500: global: RegFile: Setting cc register 368 to 0
 740500: global: RegFile: Setting cc register 369 to 0
 740500: global: RegFile: Setting cc register 370 to 0x1
 740500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 740500: system.cpu.iew: Execute: Executing instructions from IQ.
 740500: system.cpu.iew: Execute: Processing PC (0x14520=>0x14524).(0=>1), [tid:0] [sn:215].
 740500: system.cpu.iew: Execute: Calculating address for memory reference.
 740500: system.cpu.iew.lsq.thread0: Executing store PC (0x14520=>0x14524).(0=>1) [sn:215]
 740500: global: RegFile: Access to int register 79, has data 0x85ac8
 740500: global: RegFile: Access to cc register 325, has data 0
 740500: global: RegFile: Access to cc register 325, has data 0
 740500: global: RegFile: Access to cc register 325, has data 0
 740500: global: RegFile: Access to int register 105, has data 0
 740500: system.cpu.iew.lsq.thread0: Doing write to store idx 10, addr 0x76acc | storeHead:9 [sn:215]
 740500: system.cpu.iew: Store instruction is fault. [sn:215]
 740500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1, wbActual:1
 740500: system.cpu.iew: Activity this cycle.
 740500: system.cpu.iew: Sending instructions to commit, [sn:208] PC (0x14504=>0x14508).(0=>1).
 740500: system.cpu.iew: Setting Destination Register 368
 740500: system.cpu.scoreboard: Setting reg 368 as ready
 740500: system.cpu.iew: Setting Destination Register 369
 740500: system.cpu.scoreboard: Setting reg 369 as ready
 740500: system.cpu.iew: Setting Destination Register 370
 740500: system.cpu.scoreboard: Setting reg 370 as ready
 740500: system.cpu.iq: Waking dependents of completed instruction.
 740500: system.cpu.iq: Waking any dependents on register 368.
 740500: system.cpu.iq: Waking up a dependent instruction, [sn:209] PC (0x14508=>0x1450c).(0=>1).
 740500: global: [sn:209] has 3 ready out of 3 sources. RTI 0)
 740500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14508=>0x1450c).(0=>1) opclass:1 [sn:209].
 740500: system.cpu.iq: Waking any dependents on register 369.
 740500: system.cpu.iq: Waking any dependents on register 370.
 740500: system.cpu.iew: Sending instructions to commit, [sn:215] PC (0x14520=>0x14524).(0=>1).
 740500: system.cpu.iq: Waking dependents of completed instruction.
 740500: system.cpu.iq: Completing mem instruction PC: (0x14520=>0x14524).(0=>1) [sn:215]
 740500: system.cpu.memDep0: Completed mem instruction PC (0x14520=>0x14524).(0=>1) [sn:215].
 740500: memdepentry: Memory dependency entry deleted.  memdep_count=12 (0x14520=>0x14524).(0=>1)
 740500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 740500: system.cpu.iq: Thread 0: Issuing instruction PC (0x14508=>0x1450c).(0=>1) [sn:209]
 740500: system.cpu.iew: Processing [tid:0]
 740500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 10
 740500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 5
 740500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 740500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 5
 740500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 10
 740500: system.cpu.iew: IQ has 28 free entries (Can schedule: 0).  LQ has 6 free entries. SQ has 11 free entries.
 740500: system.cpu.iew: Activity this cycle.
 740500: system.cpu.commit: Getting instructions from Rename stage.
 740500: system.cpu.commit: Inserting PC (0x14530=>0x14534).(0=>1) [sn:219] [tid:0] into ROB.
 740500: system.cpu.rob: Adding inst PC (0x14530=>0x14534).(0=>1) to the ROB.
 740500: system.cpu.rob: [tid:0] Now has 37 instructions.
 740500: system.cpu.commit: Inserting PC (0x14534=>0x14538).(0=>1) [sn:220] [tid:0] into ROB.
 740500: system.cpu.rob: Adding inst PC (0x14534=>0x14538).(0=>1) to the ROB.
 740500: system.cpu.rob: [tid:0] Now has 38 instructions.
 740500: system.cpu.commit: Inserting PC (0x14538=>0x1453c).(0=>1) [sn:221] [tid:0] into ROB.
 740500: system.cpu.rob: Adding inst PC (0x14538=>0x1453c).(0=>1) to the ROB.
 740500: system.cpu.rob: [tid:0] Now has 39 instructions.
 740500: system.cpu.commit: Trying to commit instructions in the ROB.
 740500: system.cpu.commit: [tid:0]: Marking PC (0x14500=>0x14504).(0=>1), [sn:206] ready within ROB.
 740500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 740500: system.cpu.commit: [tid:0]: ROB has 39 insts & 1 free entries.
 740500: system.cpu.commit: Activity This Cycle.
 740500: system.cpu: Activity: 10
 740500: system.cpu: Scheduling next tick!
 741000: system.cpu.iew.lsq.thread0: Writeback event [sn:214].
 741000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:214].
 741000: system.cpu: CPU already running.
 741000: global: RegFile: Access to cc register 325, has data 0
 741000: global: RegFile: Access to cc register 325, has data 0
 741000: global: RegFile: Access to cc register 325, has data 0
 741000: global: RegFile: Setting int register 43 to 0x1
 741000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 741000: system.cpu.iew: Activity this cycle.
 741000: system.cpu: Activity: 11
 741000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 741000: system.cpu.fetch: Running stage.
 741000: system.cpu.fetch: There are no more threads available to fetch from.
 741000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 741000: system.cpu.decode: Processing [tid:0]
 741000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 741000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 741000: system.cpu.rename: Processing [tid:0]
 741000: system.cpu.rename: [tid:0]: Free IQ: 28, Free ROB: 1, Free LQ: 6, Free SQ: 11
 741000: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 741000: system.cpu.rename: calcFreeROBEntires: free robEntries: 1, instsInProgress: 4, dispatched Insts: 3
 741000: system.cpu.rename: [tid:0]: 0 rob free
 741000: system.cpu.rename: [tid:0]: Stall: ROB has 0 free entries.
 741000: system.cpu.rename: [tid:0]: Blocking.
 741000: system.cpu.rename: Activity this cycle.
 741000: system.cpu.iew: Issue: Processing [tid:0]
 741000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 741000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1453c=>0x14540).(0=>1) [sn:222] [tid:0] to IQ.
 741000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:222]
 741000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 741000: system.cpu.iew.lsq.thread0: Inserting load PC (0x1453c=>0x14540).(0=>1), idx:14 [sn:222]
 741000: system.cpu.iq: Adding instruction [sn:222] PC (0x1453c=>0x14540).(0=>1) to the IQ.
 741000: system.cpu.iq: Instruction PC (0x1453c=>0x14540).(0=>1) has src reg 48 that is being added to the dependency chain.
 741000: memdepentry: Memory dependency entry created.  memdep_count=13 (0x1453c=>0x14540).(0=>1)
 741000: global: Inst 0x1453c with index 335 had no SSID
 741000: system.cpu.memDep0: No dependency for inst PC (0x1453c=>0x14540).(0=>1) [sn:222].
 741000: system.cpu.iew: Execute: Executing instructions from IQ.
 741000: system.cpu.iew: Execute: Processing PC (0x14508=>0x1450c).(0=>1), [tid:0] [sn:209].
 741000: global: RegFile: Access to cc register 368, has data 0
 741000: global: RegFile: Access to cc register 325, has data 0
 741000: global: RegFile: Access to cc register 325, has data 0
 741000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1, wbActual:1
 741000: system.cpu.iew: Execute: Branch mispredict detected.
 741000: system.cpu.iew: Predicted target was PC: (0x1450c=>0x14510).(0=>1).
 741000: system.cpu.iew: Execute: Redirecting fetch to PC: (0x14508=>0x14464).(0=>1).
 741000: system.cpu.iew: [tid:0]: Squashing from a specific instruction, PC: (0x14508=>0x14464).(0=>1) [sn:209].
 741000: system.cpu.iew: Sending instructions to commit, [sn:214] PC (0x1451c=>0x14520).(0=>1).
 741000: system.cpu.iew: Setting Destination Register 43
 741000: system.cpu.scoreboard: Setting reg 43 as ready
 741000: system.cpu.iq: Waking dependents of completed instruction.
 741000: system.cpu.iq: Completing mem instruction PC: (0x1451c=>0x14520).(0=>1) [sn:214]
 741000: system.cpu.memDep0: Completed mem instruction PC (0x1451c=>0x14520).(0=>1) [sn:214].
 741000: memdepentry: Memory dependency entry deleted.  memdep_count=12 (0x1451c=>0x14520).(0=>1)
 741000: system.cpu.iq: Waking any dependents on register 43.
 741000: system.cpu.iq: Waking up a dependent instruction, [sn:216] PC (0x14524=>0x14528).(0=>1).
 741000: global: [sn:216] has 5 ready out of 6 sources. RTI 0)
 741000: system.cpu.iew: Sending instructions to commit, [sn:209] PC (0x14508=>0x14464).(0=>1).
 741000: system.cpu.iq: Waking dependents of completed instruction.
 741000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 741000: system.cpu.iq: Not able to schedule any instructions.
 741000: system.cpu.iew: Processing [tid:0]
 741000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 11
 741000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 5
 741000: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 741000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 5
 741000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 11
 741000: system.cpu.iew: IQ has 28 free entries (Can schedule: 0).  LQ has 5 free entries. SQ has 11 free entries.
 741000: system.cpu.iew: Activity this cycle.
 741000: system.cpu.commit: Getting instructions from Rename stage.
 741000: system.cpu.commit: Inserting PC (0x1453c=>0x14540).(0=>1) [sn:222] [tid:0] into ROB.
 741000: system.cpu.rob: Adding inst PC (0x1453c=>0x14540).(0=>1) to the ROB.
 741000: system.cpu.rob: [tid:0] Now has 40 instructions.
 741000: system.cpu.commit: Trying to commit instructions in the ROB.
 741000: system.cpu.commit: [tid:0]: Marking PC (0x14504=>0x14508).(0=>1), [sn:208] ready within ROB.
 741000: system.cpu.commit: [tid:0]: Marking PC (0x14520=>0x14524).(0=>1), [sn:215] ready within ROB.
 741000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 741000: system.cpu.commit: [tid:0]: ROB has 40 insts & 0 free entries.
 741000: system.cpu.commit: Activity This Cycle.
 741000: system.cpu: Activity: 10
 741000: system.cpu: Scheduling next tick!
 741500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 741500: system.cpu.fetch: Running stage.
 741500: system.cpu.fetch: There are no more threads available to fetch from.
 741500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 741500: system.cpu.decode: Processing [tid:0]
 741500: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 741500: system.cpu.decode: [tid:0]: Blocking.
 741500: system.cpu.decode: Activity this cycle.
 741500: system.cpu: Activity: 11
 741500: system.cpu.rename: Processing [tid:0]
 741500: system.cpu.rename: [tid:0]: Free IQ: 28, Free ROB: 0, Free LQ: 5, Free SQ: 11
 741500: system.cpu.rename: [tid:0]: 1 instructions not yet in ROB
 741500: system.cpu.rename: calcFreeROBEntires: free robEntries: 0, instsInProgress: 1, dispatched Insts: 1
 741500: system.cpu.rename: [tid:0]: 0 rob free
 741500: system.cpu.rename: [tid:0]: Stall: ROB has 0 free entries.
 741500: system.cpu.rename: [tid:0]: Blocking.
 741500: system.cpu.iew: Issue: Processing [tid:0]
 741500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 741500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 741500: system.cpu.iq: Not able to schedule any instructions.
 741500: system.cpu.iew: Processing [tid:0]
 741500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 741500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 5
 741500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 11
 741500: system.cpu.iew: IQ has 28 free entries (Can schedule: 0).  LQ has 5 free entries. SQ has 11 free entries.
 741500: system.cpu.commit: [tid:0]: Squashing due to branch mispred PC:0x14508 [sn:209]
 741500: system.cpu.commit: [tid:0]: Redirecting to PC 0x14468
 741500: system.cpu.rob: Starting to squash within the ROB.
 741500: system.cpu.rob: [tid:0]: Squashing instructions until [sn:209].
 741500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x1453c=>0x14540).(0=>1), seq num 222.
 741500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14538=>0x1453c).(0=>1), seq num 221.
 741500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14534=>0x14538).(0=>1), seq num 220.
 741500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14530=>0x14534).(0=>1), seq num 219.
 741500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x1452c=>0x14530).(0=>1), seq num 218.
 741500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14528=>0x1452c).(0=>1), seq num 217.
 741500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14524=>0x14528).(0=>1), seq num 216.
 741500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14520=>0x14524).(0=>1), seq num 215.
 741500: system.cpu.commit: [tid:0]: Marking PC (0x1451c=>0x14520).(0=>1), [sn:214] ready within ROB.
 741500: system.cpu.commit: [tid:0]: Marking PC (0x14508=>0x14464).(0=>1), [sn:209] ready within ROB.
 741500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 741500: system.cpu.commit: [tid:0]: ROB has 40 insts & 0 free entries.
 741500: system.cpu.commit: Activity This Cycle.
 741500: system.cpu.commit: Activating stage.
 741500: system.cpu: Activity: 12
 741500: system.cpu: Activity: 11
 741500: system.cpu: Scheduling next tick!
 742000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 742000: system.cpu.fetch: [tid:0]: Squashing instructions due to squash from commit.
 742000: system.cpu.fetch: [tid:0]: Squash from commit.
 742000: system.cpu.fetch: [tid:0]: Squashing, setting PC to: (0x14464=>0x14468).(0=>1).
 742000: system.cpu.fetch: [tid:0]: Squashing outstanding Icache miss.
 742000: system.cpu: Thread 0: Deleting instructions from instruction list.
 742000: system.cpu: ROB is not empty, squashing insts not in ROB.
 742000: system.cpu.fetch: Running stage.
 742000: system.cpu.fetch: There are no more threads available to fetch from.
 742000: system.cpu.fetch: [tid:0]: Fetch is squashing!
 742000: system.cpu.fetch: [tid:0]: Activating stage.
 742000: system.cpu: Activity: 12
 742000: system.cpu.decode: Processing [tid:0]
 742000: system.cpu.decode: [tid:0]: Squashing instructions due to squash from commit.
 742000: system.cpu.decode: [tid:0]: Squashing.
 742000: system.cpu.rename: Processing [tid:0]
 742000: system.cpu.rename: [tid:0]: Free IQ: 28, Free ROB: 0, Free LQ: 5, Free SQ: 11
 742000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 742000: system.cpu.rename: [tid:0]: Squashing instructions due to squash from commit.
 742000: system.cpu.rename: [tid:0]: Squashing instructions.
 742000: system.cpu.rename: [tid:0]: Removing history entry with sequence number 222.
 742000: system.cpu.freelist: Freeing register 8.
 742000: system.cpu.rename: [tid:0]: Removing history entry with sequence number 221.
 742000: system.cpu.freelist: Freeing register 6.
 742000: system.cpu.rename: [tid:0]: Removing history entry with sequence number 218.
 742000: system.cpu.freelist: Freeing register 55.
 742000: system.cpu.rename: [tid:0]: Removing history entry with sequence number 217.
 742000: system.cpu.freelist: Freeing register 52.
 742000: system.cpu.rename: [tid:0]: Removing history entry with sequence number 214.
 742000: system.cpu.freelist: Freeing register 43.
 742000: system.cpu.rename: [tid:0]: Removing history entry with sequence number 212.
 742000: system.cpu.freelist: Freeing register 14.
 742000: system.cpu.rename: [tid:0]: Removing history entry with sequence number 211.
 742000: system.cpu.freelist: Freeing register 373.
 742000: system.cpu.rename: [tid:0]: Removing history entry with sequence number 211.
 742000: system.cpu.freelist: Freeing register 372.
 742000: system.cpu.rename: [tid:0]: Removing history entry with sequence number 211.
 742000: system.cpu.freelist: Freeing register 371.
 742000: system.cpu.rename: [tid:0]: Removing history entry with sequence number 210.
 742000: system.cpu.freelist: Freeing register 49.
 742000: system.cpu.iew: Issue: Processing [tid:0]
 742000: system.cpu.iew: [tid:0]: Squashing all instructions.
 742000: system.cpu.iq: [tid:0]: Starting to squash instructions in the IQ.
 742000: system.cpu.iq: [tid:0]: Squashing until sequence number 209!
 742000: system.cpu.iq: [tid:0]: Instruction [sn:222] PC (0x1453c=>0x14540).(0=>1) squashed.
 742000: system.cpu.iq: [tid:0]: Instruction [sn:221] PC (0x14538=>0x1453c).(0=>1) squashed.
 742000: system.cpu.iq: [tid:0]: Instruction [sn:220] PC (0x14534=>0x14538).(0=>1) squashed.
 742000: system.cpu.iq: [tid:0]: Instruction [sn:219] PC (0x14530=>0x14534).(0=>1) squashed.
 742000: system.cpu.iq: [tid:0]: Instruction [sn:218] PC (0x1452c=>0x14530).(0=>1) squashed.
 742000: system.cpu.iq: [tid:0]: Instruction [sn:217] PC (0x14528=>0x1452c).(0=>1) squashed.
 742000: system.cpu.iq: [tid:0]: Instruction [sn:216] PC (0x14524=>0x14528).(0=>1) squashed.
 742000: system.cpu.iq: [tid:0]: Instruction [sn:213] PC (0x14518=>0x1451c).(0=>1) squashed.
 742000: system.cpu.iq: [tid:0]: Instruction [sn:212] PC (0x14514=>0x14518).(0=>1) squashed.
 742000: system.cpu.iq: [tid:0]: Instruction [sn:211] PC (0x14510=>0x14514).(0=>1) squashed.
 742000: system.cpu.iq: [tid:0]: Instruction [sn:210] PC (0x1450c=>0x14510).(0=>1) squashed.
 742000: system.cpu.memDep0: Squashing inst [sn:222]
 742000: memdepentry: Memory dependency entry deleted.  memdep_count=11 (0x1453c=>0x14540).(0=>1)
 742000: system.cpu.memDep0: Squashing inst [sn:221]
 742000: memdepentry: Memory dependency entry deleted.  memdep_count=10 (0x14538=>0x1453c).(0=>1)
 742000: system.cpu.memDep0: Squashing inst [sn:220]
 742000: memdepentry: Memory dependency entry deleted.  memdep_count=9 (0x14534=>0x14538).(0=>1)
 742000: system.cpu.memDep0: Squashing inst [sn:219]
 742000: memdepentry: Memory dependency entry deleted.  memdep_count=8 (0x14530=>0x14534).(0=>1)
 742000: system.cpu.memDep0: Squashing inst [sn:218]
 742000: memdepentry: Memory dependency entry deleted.  memdep_count=7 (0x1452c=>0x14530).(0=>1)
 742000: system.cpu.memDep0: Squashing inst [sn:217]
 742000: memdepentry: Memory dependency entry deleted.  memdep_count=6 (0x14528=>0x1452c).(0=>1)
 742000: system.cpu.memDep0: Squashing inst [sn:216]
 742000: memdepentry: Memory dependency entry deleted.  memdep_count=5 (0x14524=>0x14528).(0=>1)
 742000: system.cpu.memDep0: Squashing inst [sn:213]
 742000: memdepentry: Memory dependency entry deleted.  memdep_count=4 (0x14518=>0x1451c).(0=>1)
 742000: system.cpu.memDep0: Squashing inst [sn:212]
 742000: memdepentry: Memory dependency entry deleted.  memdep_count=3 (0x14514=>0x14518).(0=>1)
 742000: system.cpu.memDep0: Squashing inst [sn:210]
 742000: memdepentry: Memory dependency entry deleted.  memdep_count=2 (0x1450c=>0x14510).(0=>1)
 742000: global: StoreSet: Squashing until inum 209
 742000: system.cpu.iew.lsq.thread0: Squashing until [sn:209]!(Loads:11 Stores:5)
 742000: system.cpu.iew.lsq.thread0: Load Instruction PC (0x1453c=>0x14540).(0=>1) squashed, [sn:222]
 742000: system.cpu.iew.lsq.thread0: Load Instruction PC (0x14538=>0x1453c).(0=>1) squashed, [sn:221]
 742000: system.cpu.iew.lsq.thread0: Load Instruction PC (0x1452c=>0x14530).(0=>1) squashed, [sn:218]
 742000: system.cpu.iew.lsq.thread0: Load Instruction PC (0x14528=>0x1452c).(0=>1) squashed, [sn:217]
 742000: system.cpu.iew.lsq.thread0: Load Instruction PC (0x1451c=>0x14520).(0=>1) squashed, [sn:214]
 742000: system.cpu.iew.lsq.thread0: Load Instruction PC (0x14514=>0x14518).(0=>1) squashed, [sn:212]
 742000: system.cpu.iew.lsq.thread0: Load Instruction PC (0x1450c=>0x14510).(0=>1) squashed, [sn:210]
 742000: system.cpu.iew.lsq.thread0: Store Instruction PC (0x14534=>0x14538).(0=>1) squashed, idx:13 [sn:220]
 742000: system.cpu.iew.lsq.thread0: Store Instruction PC (0x14530=>0x14534).(0=>1) squashed, idx:12 [sn:219]
 742000: system.cpu.iew.lsq.thread0: Store Instruction PC (0x14524=>0x14528).(0=>1) squashed, idx:11 [sn:216]
 742000: system.cpu.iew.lsq.thread0: Store Instruction PC (0x14520=>0x14524).(0=>1) squashed, idx:10 [sn:215]
 742000: system.cpu.iew.lsq.thread0: Store Instruction PC (0x14518=>0x1451c).(0=>1) squashed, idx:9 [sn:213]
 742000: system.cpu.iew: [tid:0]: Removing skidbuffer instructions until [sn:209].
 742000: system.cpu.iew: [tid:0]: Removing incoming rename instructions
 742000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 742000: system.cpu.iq: Not able to schedule any instructions.
 742000: system.cpu.iew: Processing [tid:0]
 742000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 742000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 742000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 742000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 742000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 742000: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 16 free entries.
 742000: system.cpu.iew: Activity this cycle.
 742000: system.cpu: Activity: 13
 742000: system.cpu.commit: [tid:0]: Still Squashing, cannot commit any insts this cycle.
 742000: system.cpu.rob: [tid:0]: Squashing instructions until [sn:209].
 742000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x1451c=>0x14520).(0=>1), seq num 214.
 742000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14518=>0x1451c).(0=>1), seq num 213.
 742000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14514=>0x14518).(0=>1), seq num 212.
 742000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14510=>0x14514).(0=>1), seq num 211.
 742000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x1450c=>0x14510).(0=>1), seq num 210.
 742000: system.cpu.rob: [tid:0]: Done squashing instructions.
 742000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 742000: system.cpu.commit: [tid:0]: ROB has 40 insts & 0 free entries.
 742000: system.cpu.commit: Activity This Cycle.
 742000: system.cpu: Activity: 12
 742000: system.cpu: Scheduling next tick!
 742500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 742500: system.cpu.fetch: [tid:0]: Done squashing, switching to running.
 742500: system.cpu.fetch: Running stage.
 742500: system.cpu.fetch: Attempting to fetch from [tid:0]
 742500: system.cpu.fetch: [tid:0]: Attempting to translate and read instruction, starting at PC (0x14464=>0x14468).(0=>1).
 742500: system.cpu.fetch: [tid:0] Fetching cache line 0x14460 for addr 0x14464
 742500: system.cpu: CPU already running.
 742500: system.cpu.fetch: Fetch: Doing instruction read.
 742500: system.cpu.fetch: [tid:0]: Doing Icache access.
 742500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 742500: system.cpu.fetch: Deactivating stage.
 742500: system.cpu: Activity: 11
 742500: system.cpu.decode: Processing [tid:0]
 742500: system.cpu.decode: [tid:0]: Done squashing, switching to running.
 742500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 742500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 742500: system.cpu.rename: Processing [tid:0]
 742500: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 0, Free LQ: 12, Free SQ: 16
 742500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 742500: system.cpu.rename: calcFreeROBEntires: free robEntries: 0, instsInProgress: 0, dispatched Insts: 0
 742500: system.cpu.rename: [tid:0]: 0 rob free
 742500: system.cpu.rename: [tid:0]: Stall: ROB has 0 free entries.
 742500: system.cpu.rename: [tid:0]: Blocking.
 742500: system.cpu.rename: Activity this cycle.
 742500: system.cpu: Activity: 12
 742500: system.cpu.iew: Issue: Processing [tid:0]
 742500: system.cpu.iew: [tid:0]: ROB is still squashing.
 742500: system.cpu.iew: [tid:0]: Removing incoming rename instructions
 742500: system.cpu.iew: [tid:0]: Stall from Commit stage detected.
 742500: system.cpu.iew: [tid:0]: Blocking.
 742500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 742500: system.cpu.iq: Not able to schedule any instructions.
 742500: system.cpu.iew: Processing [tid:0]
 742500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 742500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 742500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 742500: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 16 free entries.
 742500: system.cpu.iew: Activity this cycle.
 742500: system.cpu.commit: Getting instructions from Rename stage.
 742500: system.cpu.commit: Trying to commit instructions in the ROB.
 742500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 742500: system.cpu.commit: [tid:0]: ROB has 40 insts & 0 free entries.
 742500: system.cpu.commit: Deactivating stage.
 742500: system.cpu: Activity: 11
 742500: system.cpu: Activity: 10
 742500: system.cpu: Scheduling next tick!
 743000: system.cpu.icache_port: Fetch unit received timing
 743000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 743000: system.cpu: CPU already running.
 743000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 743000: system.cpu.fetch: Activating stage.
 743000: system.cpu: Activity: 11
 743000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 743000: system.cpu.fetch: Running stage.
 743000: system.cpu.fetch: Attempting to fetch from [tid:0]
 743000: system.cpu.fetch: [tid:0]: Icache miss is complete.
 743000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 743000: global: DynInst: [sn:223] Instruction created. Instcount for system.cpu = 59
 743000: system.cpu.fetch: [tid:0]: Instruction PC 0x14464 (0) created [sn:223].
 743000: system.cpu.fetch: [tid:0]: Instruction is:   sub   r3, r3, #3
 743000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 743000: global: DynInst: [sn:224] Instruction created. Instcount for system.cpu = 60
 743000: system.cpu.fetch: [tid:0]: Instruction PC 0x14468 (0) created [sn:224].
 743000: system.cpu.fetch: [tid:0]: Instruction is:   cmps   r3, #30
 743000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 743000: global: DynInst: [sn:225] Instruction created. Instcount for system.cpu = 61
 743000: system.cpu.fetch: [tid:0]: Instruction PC 0x1446c (0) created [sn:225].
 743000: system.cpu.fetch: [tid:0]: Instruction is:   ldrls   pc, [pc, r3 LSL #2]
 743000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 743000: system.cpu.fetch: [tid:0]: [sn:225]:Branch predicted to be not taken.
 743000: system.cpu.fetch: [tid:0]: [sn:225] Branch predicted to go to (0x14470=>0x14474).(0=>1).
 743000: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 743000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14470=>0x14474).(0=>1).
 743000: system.cpu.fetch: [tid:0] Fetching cache line 0x14470 for addr 0x14470
 743000: system.cpu: CPU already running.
 743000: system.cpu.fetch: Fetch: Doing instruction read.
 743000: system.cpu.fetch: [tid:0]: Doing Icache access.
 743000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 743000: system.cpu.fetch: Deactivating stage.
 743000: system.cpu: Activity: 10
 743000: system.cpu.fetch: [tid:0][sn:223]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 743000: system.cpu.fetch: [tid:0][sn:224]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 743000: system.cpu.fetch: [tid:0][sn:225]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 743000: system.cpu.fetch: Activity this cycle.
 743000: system.cpu: Activity: 11
 743000: system.cpu.decode: Processing [tid:0]
 743000: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 743000: system.cpu.decode: [tid:0]: Blocking.
 743000: system.cpu.decode: Activity this cycle.
 743000: system.cpu.rename: Processing [tid:0]
 743000: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 0, Free LQ: 12, Free SQ: 16
 743000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 743000: system.cpu.rename: [tid:0]: Stall from IEW stage detected.
 743000: system.cpu.rename: [tid:0]: Blocking.
 743000: system.cpu.iew: Issue: Processing [tid:0]
 743000: system.cpu.iew: [tid:0]: Done blocking, switching to unblocking.
 743000: system.cpu.iew: [tid:0]: Reading instructions out of the skid buffer 0.
 743000: system.cpu.iew: [tid:0]: Done unblocking.
 743000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 743000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 743000: system.cpu.iq: Not able to schedule any instructions.
 743000: system.cpu.iew: Processing [tid:0]
 743000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 743000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 743000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 743000: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 16 free entries.
 743000: system.cpu.iew: Activity this cycle.
 743000: system.cpu.commit: Getting instructions from Rename stage.
 743000: system.cpu.commit: Trying to commit instructions in the ROB.
 743000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 743000: system.cpu.commit: [tid:0]: ROB has 40 insts & 0 free entries.
 743000: system.cpu: Activity: 10
 743000: system.cpu: Scheduling next tick!
 743500: system.cpu.icache_port: Fetch unit received timing
 743500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 743500: system.cpu: CPU already running.
 743500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 743500: system.cpu.fetch: Activating stage.
 743500: system.cpu: Activity: 11
 743500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 743500: system.cpu.fetch: Running stage.
 743500: system.cpu.fetch: Attempting to fetch from [tid:0]
 743500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 743500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 743500: global: DynInst: [sn:226] Instruction created. Instcount for system.cpu = 62
 743500: system.cpu.fetch: [tid:0]: Instruction PC 0x14470 (0) created [sn:226].
 743500: system.cpu.fetch: [tid:0]: Instruction is:   b   
 743500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 743500: system.cpu.fetch: [tid:0]: [sn:226]:  Branch predicted to be taken to (0x14500=>0x14504).(0=>1).
 743500: system.cpu.fetch: [tid:0]: [sn:226] Branch predicted to go to (0x14500=>0x14504).(0=>1).
 743500: system.cpu.fetch: Branch detected with PC = (0x14470=>0x14474).(0=>1)
 743500: system.cpu.fetch: [tid:0]: Done fetching, predicted branch instruction encountered.
 743500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14500=>0x14504).(0=>1).
 743500: system.cpu.fetch: [tid:0] Fetching cache line 0x14500 for addr 0x14500
 743500: system.cpu: CPU already running.
 743500: system.cpu.fetch: Fetch: Doing instruction read.
 743500: system.cpu.fetch: [tid:0]: Doing Icache access.
 743500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 743500: system.cpu.fetch: Deactivating stage.
 743500: system.cpu: Activity: 10
 743500: system.cpu.fetch: Activity this cycle.
 743500: system.cpu: Activity: 11
 743500: system.cpu.decode: Processing [tid:0]
 743500: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 743500: system.cpu.decode: [tid:0]: Blocking.
 743500: system.cpu.rename: Processing [tid:0]
 743500: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 0, Free LQ: 12, Free SQ: 16
 743500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 743500: system.cpu.rename: calcFreeROBEntires: free robEntries: 0, instsInProgress: 0, dispatched Insts: 0
 743500: system.cpu.rename: [tid:0]: 0 rob free
 743500: system.cpu.rename: [tid:0]: Stall: ROB has 0 free entries.
 743500: system.cpu.rename: [tid:0]: Blocking.
 743500: system.cpu.iew: Issue: Processing [tid:0]
 743500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 743500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 743500: system.cpu.iq: Not able to schedule any instructions.
 743500: system.cpu.iew: Processing [tid:0]
 743500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 743500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 743500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 743500: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 16 free entries.
 743500: system.cpu.commit: Getting instructions from Rename stage.
 743500: system.cpu.commit: Trying to commit instructions in the ROB.
 743500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 743500: system.cpu.commit: [tid:0]: ROB has 40 insts & 0 free entries.
 743500: system.cpu: Activity: 10
 743500: system.cpu: Scheduling next tick!
 744000: system.cpu.icache_port: Fetch unit received timing
 744000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 744000: system.cpu: CPU already running.
 744000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 744000: system.cpu.fetch: Activating stage.
 744000: system.cpu: Activity: 11
 744000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 744000: system.cpu.fetch: Running stage.
 744000: system.cpu.fetch: Attempting to fetch from [tid:0]
 744000: system.cpu.fetch: [tid:0]: Icache miss is complete.
 744000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 744000: global: DynInst: [sn:227] Instruction created. Instcount for system.cpu = 63
 744000: system.cpu.fetch: [tid:0]: Instruction PC 0x14500 (0) created [sn:227].
 744000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [r0] #8
 744000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 744000: global: DynInst: [sn:228] Instruction created. Instcount for system.cpu = 64
 744000: system.cpu.fetch: [tid:0]: Instruction PC 0x14500 (1) created [sn:228].
 744000: system.cpu.fetch: [tid:0]: Instruction is:   addi_uop   r0, r0, #8
 744000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 744000: global: DynInst: [sn:229] Instruction created. Instcount for system.cpu = 65
 744000: system.cpu.fetch: [tid:0]: Instruction PC 0x14504 (0) created [sn:229].
 744000: system.cpu.fetch: [tid:0]: Instruction is:   cmps   r3, #0
 744000: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
 744000: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 744000: system.cpu.fetch: Activity this cycle.
 744000: system.cpu: Activity: 12
 744000: system.cpu.decode: Processing [tid:0]
 744000: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 744000: system.cpu.decode: [tid:0]: Blocking.
 744000: system.cpu.rename: Processing [tid:0]
 744000: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 0, Free LQ: 12, Free SQ: 16
 744000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 744000: system.cpu.rename: calcFreeROBEntires: free robEntries: 0, instsInProgress: 0, dispatched Insts: 0
 744000: system.cpu.rename: [tid:0]: 0 rob free
 744000: system.cpu.rename: [tid:0]: Stall: ROB has 0 free entries.
 744000: system.cpu.rename: [tid:0]: Blocking.
 744000: system.cpu.iew: Issue: Processing [tid:0]
 744000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 744000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 744000: system.cpu.iq: Not able to schedule any instructions.
 744000: system.cpu.iew: Processing [tid:0]
 744000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 744000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 744000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 744000: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 16 free entries.
 744000: system.cpu.commit: Getting instructions from Rename stage.
 744000: system.cpu.commit: Trying to commit instructions in the ROB.
 744000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 744000: system.cpu.commit: [tid:0]: ROB has 40 insts & 0 free entries.
 744000: system.cpu: Activity: 11
 744000: system.cpu: Scheduling next tick!
 744500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 744500: system.cpu.fetch: Running stage.
 744500: system.cpu.fetch: Attempting to fetch from [tid:0]
 744500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 744500: global: DynInst: [sn:230] Instruction created. Instcount for system.cpu = 66
 744500: system.cpu.fetch: [tid:0]: Instruction PC 0x14508 (0) created [sn:230].
 744500: system.cpu.fetch: [tid:0]: Instruction is:   bne   
 744500: system.cpu.fetch: [tid:0]: Fetch queue entry created (5/32).
 744500: system.cpu.fetch: [tid:0]: [sn:230]:Branch predicted to be not taken.
 744500: system.cpu.fetch: [tid:0]: [sn:230] Branch predicted to go to (0x1450c=>0x14510).(0=>1).
 744500: global: DynInst: [sn:231] Instruction created. Instcount for system.cpu = 67
 744500: system.cpu.fetch: [tid:0]: Instruction PC 0x1450c (0) created [sn:231].
 744500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #360]
 744500: system.cpu.fetch: [tid:0]: Fetch queue entry created (6/32).
 744500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14510=>0x14514).(0=>1).
 744500: system.cpu.fetch: [tid:0] Fetching cache line 0x14510 for addr 0x14510
 744500: system.cpu: CPU already running.
 744500: system.cpu.fetch: Fetch: Doing instruction read.
 744500: system.cpu.fetch: [tid:0]: Doing Icache access.
 744500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 744500: system.cpu.fetch: Deactivating stage.
 744500: system.cpu: Activity: 10
 744500: system.cpu.fetch: Activity this cycle.
 744500: system.cpu: Activity: 11
 744500: system.cpu.decode: Processing [tid:0]
 744500: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 744500: system.cpu.decode: [tid:0]: Blocking.
 744500: system.cpu.decode: Inserting [tid:0][sn:223] PC: (0x14464=>0x14468).(0=>1) into decode skidBuffer 1
 744500: system.cpu.decode: Inserting [tid:0][sn:224] PC: (0x14468=>0x1446c).(0=>1) into decode skidBuffer 2
 744500: system.cpu.decode: Inserting [tid:0][sn:225] PC: (0x1446c=>0x14470).(0=>1) into decode skidBuffer 3
 744500: system.cpu.rename: Processing [tid:0]
 744500: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 0, Free LQ: 12, Free SQ: 16
 744500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 744500: system.cpu.rename: calcFreeROBEntires: free robEntries: 0, instsInProgress: 0, dispatched Insts: 0
 744500: system.cpu.rename: [tid:0]: 0 rob free
 744500: system.cpu.rename: [tid:0]: Stall: ROB has 0 free entries.
 744500: system.cpu.rename: [tid:0]: Blocking.
 744500: system.cpu.iew: Issue: Processing [tid:0]
 744500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 744500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 744500: system.cpu.iq: Not able to schedule any instructions.
 744500: system.cpu.iew: Processing [tid:0]
 744500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 744500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 744500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 744500: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 16 free entries.
 744500: system.cpu.commit: Getting instructions from Rename stage.
 744500: system.cpu.commit: Trying to commit instructions in the ROB.
 744500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 744500: system.cpu.commit: [tid:0]: ROB has 40 insts & 0 free entries.
 744500: system.cpu: Activity: 10
 744500: system.cpu: Scheduling next tick!
 745000: system.cpu.icache_port: Fetch unit received timing
 745000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 745000: system.cpu: CPU already running.
 745000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 745000: system.cpu.fetch: Activating stage.
 745000: system.cpu: Activity: 11
 745000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 745000: system.cpu.fetch: Running stage.
 745000: system.cpu.fetch: Attempting to fetch from [tid:0]
 745000: system.cpu.fetch: [tid:0]: Icache miss is complete.
 745000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 745000: global: DynInst: [sn:232] Instruction created. Instcount for system.cpu = 68
 745000: system.cpu.fetch: [tid:0]: Instruction PC 0x14510 (0) created [sn:232].
 745000: system.cpu.fetch: [tid:0]: Instruction is:   cmps   r2, #15
 745000: system.cpu.fetch: [tid:0]: Fetch queue entry created (7/32).
 745000: global: DynInst: [sn:233] Instruction created. Instcount for system.cpu = 69
 745000: system.cpu.fetch: [tid:0]: Instruction PC 0x14514 (0) created [sn:233].
 745000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #360]
 745000: system.cpu.fetch: [tid:0]: Fetch queue entry created (8/32).
 745000: global: DynInst: [sn:234] Instruction created. Instcount for system.cpu = 70
 745000: system.cpu.fetch: [tid:0]: Instruction PC 0x14518 (0) created [sn:234].
 745000: system.cpu.fetch: [tid:0]: Instruction is:   str   r5, [r3, #0]
 745000: system.cpu.fetch: [tid:0]: Fetch queue entry created (9/32).
 745000: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 745000: system.cpu.fetch: Activity this cycle.
 745000: system.cpu: Activity: 12
 745000: system.cpu.decode: Processing [tid:0]
 745000: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 745000: system.cpu.decode: [tid:0]: Blocking.
 745000: system.cpu.rename: Processing [tid:0]
 745000: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 0, Free LQ: 12, Free SQ: 16
 745000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 745000: system.cpu.rename: calcFreeROBEntires: free robEntries: 0, instsInProgress: 0, dispatched Insts: 0
 745000: system.cpu.rename: [tid:0]: 0 rob free
 745000: system.cpu.rename: [tid:0]: Stall: ROB has 0 free entries.
 745000: system.cpu.rename: [tid:0]: Blocking.
 745000: system.cpu.iew: Issue: Processing [tid:0]
 745000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 745000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 745000: system.cpu.iq: Not able to schedule any instructions.
 745000: system.cpu.iew: Processing [tid:0]
 745000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 745000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 745000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 745000: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 16 free entries.
 745000: system.cpu.commit: Getting instructions from Rename stage.
 745000: system.cpu.commit: Trying to commit instructions in the ROB.
 745000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 745000: system.cpu.commit: [tid:0]: ROB has 40 insts & 0 free entries.
 745000: system.cpu: Activity: 11
 745000: system.cpu: Scheduling next tick!
 745500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 745500: system.cpu.fetch: Running stage.
 745500: system.cpu.fetch: Attempting to fetch from [tid:0]
 745500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 745500: global: DynInst: [sn:235] Instruction created. Instcount for system.cpu = 71
 745500: system.cpu.fetch: [tid:0]: Instruction PC 0x1451c (0) created [sn:235].
 745500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [sp, #4]
 745500: system.cpu.fetch: [tid:0]: Fetch queue entry created (10/32).
 745500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14520=>0x14524).(0=>1).
 745500: system.cpu.fetch: [tid:0] Fetching cache line 0x14520 for addr 0x14520
 745500: system.cpu: CPU already running.
 745500: system.cpu.fetch: Fetch: Doing instruction read.
 745500: system.cpu.fetch: [tid:0]: Doing Icache access.
 745500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 745500: system.cpu.fetch: Deactivating stage.
 745500: system.cpu: Activity: 10
 745500: system.cpu.fetch: Activity this cycle.
 745500: system.cpu: Activity: 11
 745500: system.cpu.decode: Processing [tid:0]
 745500: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 745500: system.cpu.decode: [tid:0]: Blocking.
 745500: system.cpu.rename: Processing [tid:0]
 745500: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 0, Free LQ: 12, Free SQ: 16
 745500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 745500: system.cpu.rename: calcFreeROBEntires: free robEntries: 0, instsInProgress: 0, dispatched Insts: 0
 745500: system.cpu.rename: [tid:0]: 0 rob free
 745500: system.cpu.rename: [tid:0]: Stall: ROB has 0 free entries.
 745500: system.cpu.rename: [tid:0]: Blocking.
 745500: system.cpu.iew: Issue: Processing [tid:0]
 745500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 745500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 745500: system.cpu.iq: Not able to schedule any instructions.
 745500: system.cpu.iew: Processing [tid:0]
 745500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 745500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 745500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 745500: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 16 free entries.
 745500: system.cpu.commit: Getting instructions from Rename stage.
 745500: system.cpu.commit: Trying to commit instructions in the ROB.
 745500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 745500: system.cpu.commit: [tid:0]: ROB has 40 insts & 0 free entries.
 745500: system.cpu: Activity: 10
 745500: system.cpu: Scheduling next tick!
 746000: system.cpu.icache_port: Fetch unit received timing
 746000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 746000: system.cpu: CPU already running.
 746000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 746000: system.cpu.fetch: Activating stage.
 746000: system.cpu: Activity: 11
 746000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 746000: system.cpu.fetch: Running stage.
 746000: system.cpu.fetch: Attempting to fetch from [tid:0]
 746000: system.cpu.fetch: [tid:0]: Icache miss is complete.
 746000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 746000: global: DynInst: [sn:236] Instruction created. Instcount for system.cpu = 72
 746000: system.cpu.fetch: [tid:0]: Instruction PC 0x14520 (0) created [sn:236].
 746000: system.cpu.fetch: [tid:0]: Instruction is:   str   r6, [r4, #4]
 746000: system.cpu.fetch: [tid:0]: Fetch queue entry created (11/32).
 746000: global: DynInst: [sn:237] Instruction created. Instcount for system.cpu = 73
 746000: system.cpu.fetch: [tid:0]: Instruction PC 0x14524 (0) created [sn:237].
 746000: system.cpu.fetch: [tid:0]: Instruction is:   str   r3, [r2, #0]
 746000: system.cpu.fetch: [tid:0]: Fetch queue entry created (12/32).
 746000: global: DynInst: [sn:238] Instruction created. Instcount for system.cpu = 74
 746000: system.cpu.fetch: [tid:0]: Instruction PC 0x14528 (0) created [sn:238].
 746000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #344]
 746000: system.cpu.fetch: [tid:0]: Fetch queue entry created (13/32).
 746000: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 746000: system.cpu.fetch: Activity this cycle.
 746000: system.cpu: Activity: 12
 746000: system.cpu.decode: Processing [tid:0]
 746000: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 746000: system.cpu.decode: [tid:0]: Blocking.
 746000: system.cpu.rename: Processing [tid:0]
 746000: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 0, Free LQ: 12, Free SQ: 16
 746000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 746000: system.cpu.rename: calcFreeROBEntires: free robEntries: 0, instsInProgress: 0, dispatched Insts: 0
 746000: system.cpu.rename: [tid:0]: 0 rob free
 746000: system.cpu.rename: [tid:0]: Stall: ROB has 0 free entries.
 746000: system.cpu.rename: [tid:0]: Blocking.
 746000: system.cpu.iew: Issue: Processing [tid:0]
 746000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 746000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 746000: system.cpu.iq: Not able to schedule any instructions.
 746000: system.cpu.iew: Processing [tid:0]
 746000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 746000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 746000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 746000: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 16 free entries.
 746000: system.cpu.commit: Getting instructions from Rename stage.
 746000: system.cpu.commit: Trying to commit instructions in the ROB.
 746000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 746000: system.cpu.commit: [tid:0]: ROB has 40 insts & 0 free entries.
 746000: system.cpu: Activity: 11
 746000: system.cpu: Scheduling next tick!
 746500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 746500: system.cpu.fetch: Running stage.
 746500: system.cpu.fetch: Attempting to fetch from [tid:0]
 746500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 746500: global: DynInst: [sn:239] Instruction created. Instcount for system.cpu = 75
 746500: system.cpu.fetch: [tid:0]: Instruction PC 0x1452c (0) created [sn:239].
 746500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #344]
 746500: system.cpu.fetch: [tid:0]: Fetch queue entry created (14/32).
 746500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14530=>0x14534).(0=>1).
 746500: system.cpu.fetch: [tid:0] Fetching cache line 0x14530 for addr 0x14530
 746500: system.cpu: CPU already running.
 746500: system.cpu.fetch: Fetch: Doing instruction read.
 746500: system.cpu.fetch: [tid:0]: Doing Icache access.
 746500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 746500: system.cpu.fetch: Deactivating stage.
 746500: system.cpu: Activity: 10
 746500: system.cpu.fetch: Activity this cycle.
 746500: system.cpu: Activity: 11
 746500: system.cpu.decode: Processing [tid:0]
 746500: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 746500: system.cpu.decode: [tid:0]: Blocking.
 746500: system.cpu.rename: Processing [tid:0]
 746500: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 0, Free LQ: 12, Free SQ: 16
 746500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 746500: system.cpu.rename: calcFreeROBEntires: free robEntries: 0, instsInProgress: 0, dispatched Insts: 0
 746500: system.cpu.rename: [tid:0]: 0 rob free
 746500: system.cpu.rename: [tid:0]: Stall: ROB has 0 free entries.
 746500: system.cpu.rename: [tid:0]: Blocking.
 746500: system.cpu.iew: Issue: Processing [tid:0]
 746500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 746500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 746500: system.cpu.iq: Not able to schedule any instructions.
 746500: system.cpu.iew: Processing [tid:0]
 746500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 746500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 746500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 746500: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 16 free entries.
 746500: system.cpu.commit: Getting instructions from Rename stage.
 746500: system.cpu.commit: Trying to commit instructions in the ROB.
 746500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 746500: system.cpu.commit: [tid:0]: ROB has 40 insts & 0 free entries.
 746500: system.cpu: Activity: 10
 746500: system.cpu: Scheduling next tick!
 747000: system.cpu.icache_port: Fetch unit received timing
 747000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 747000: system.cpu: CPU already running.
 747000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 747000: system.cpu.fetch: Activating stage.
 747000: system.cpu: Activity: 11
 747000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 747000: system.cpu.fetch: Running stage.
 747000: system.cpu.fetch: Attempting to fetch from [tid:0]
 747000: system.cpu.fetch: [tid:0]: Icache miss is complete.
 747000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 747000: global: DynInst: [sn:240] Instruction created. Instcount for system.cpu = 76
 747000: system.cpu.fetch: [tid:0]: Instruction PC 0x14530 (0) created [sn:240].
 747000: system.cpu.fetch: [tid:0]: Instruction is:   str   fp, [r2, #0]
 747000: system.cpu.fetch: [tid:0]: Fetch queue entry created (15/32).
 747000: global: DynInst: [sn:241] Instruction created. Instcount for system.cpu = 77
 747000: system.cpu.fetch: [tid:0]: Instruction PC 0x14534 (0) created [sn:241].
 747000: system.cpu.fetch: [tid:0]: Instruction is:   str   r9, [r3, #0]
 747000: system.cpu.fetch: [tid:0]: Fetch queue entry created (16/32).
 747000: global: DynInst: [sn:242] Instruction created. Instcount for system.cpu = 78
 747000: system.cpu.fetch: [tid:0]: Instruction PC 0x14538 (0) created [sn:242].
 747000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #336]
 747000: system.cpu.fetch: [tid:0]: Fetch queue entry created (17/32).
 747000: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 747000: system.cpu.fetch: Activity this cycle.
 747000: system.cpu: Activity: 12
 747000: system.cpu.decode: Processing [tid:0]
 747000: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 747000: system.cpu.decode: [tid:0]: Blocking.
 747000: system.cpu.rename: Processing [tid:0]
 747000: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 0, Free LQ: 12, Free SQ: 16
 747000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 747000: system.cpu.rename: calcFreeROBEntires: free robEntries: 0, instsInProgress: 0, dispatched Insts: 0
 747000: system.cpu.rename: [tid:0]: 0 rob free
 747000: system.cpu.rename: [tid:0]: Stall: ROB has 0 free entries.
 747000: system.cpu.rename: [tid:0]: Blocking.
 747000: system.cpu.iew: Issue: Processing [tid:0]
 747000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 747000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 747000: system.cpu.iq: Not able to schedule any instructions.
 747000: system.cpu.iew: Processing [tid:0]
 747000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 747000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 747000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 747000: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 16 free entries.
 747000: system.cpu.commit: Getting instructions from Rename stage.
 747000: system.cpu.commit: Trying to commit instructions in the ROB.
 747000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 747000: system.cpu.commit: [tid:0]: ROB has 40 insts & 0 free entries.
 747000: system.cpu: Activity: 11
 747000: system.cpu: Scheduling next tick!
 747500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 747500: system.cpu.fetch: Running stage.
 747500: system.cpu.fetch: Attempting to fetch from [tid:0]
 747500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 747500: global: DynInst: [sn:243] Instruction created. Instcount for system.cpu = 79
 747500: system.cpu.fetch: [tid:0]: Instruction PC 0x1453c (0) created [sn:243].
 747500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #336]
 747500: system.cpu.fetch: [tid:0]: Fetch queue entry created (18/32).
 747500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14540=>0x14544).(0=>1).
 747500: system.cpu.fetch: [tid:0] Fetching cache line 0x14540 for addr 0x14540
 747500: system.cpu: CPU already running.
 747500: system.cpu.fetch: Fetch: Doing instruction read.
 747500: system.cpu.fetch: [tid:0]: Doing Icache access.
 747500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 747500: system.cpu.fetch: Deactivating stage.
 747500: system.cpu: Activity: 10
 747500: system.cpu.fetch: Activity this cycle.
 747500: system.cpu: Activity: 11
 747500: system.cpu.decode: Processing [tid:0]
 747500: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 747500: system.cpu.decode: [tid:0]: Blocking.
 747500: system.cpu.rename: Processing [tid:0]
 747500: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 0, Free LQ: 12, Free SQ: 16
 747500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 747500: system.cpu.rename: calcFreeROBEntires: free robEntries: 0, instsInProgress: 0, dispatched Insts: 0
 747500: system.cpu.rename: [tid:0]: 0 rob free
 747500: system.cpu.rename: [tid:0]: Stall: ROB has 0 free entries.
 747500: system.cpu.rename: [tid:0]: Blocking.
 747500: system.cpu.iew: Issue: Processing [tid:0]
 747500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 747500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 747500: system.cpu.iq: Not able to schedule any instructions.
 747500: system.cpu.iew: Processing [tid:0]
 747500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 747500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 747500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 747500: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 16 free entries.
 747500: system.cpu.commit: Getting instructions from Rename stage.
 747500: system.cpu.commit: Trying to commit instructions in the ROB.
 747500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 747500: system.cpu.commit: [tid:0]: ROB has 40 insts & 0 free entries.
 747500: system.cpu: Activity: 10
 747500: system.cpu: Scheduling next tick!
 748000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 748000: system.cpu.fetch: Running stage.
 748000: system.cpu.fetch: There are no more threads available to fetch from.
 748000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 748000: system.cpu.decode: Processing [tid:0]
 748000: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 748000: system.cpu.decode: [tid:0]: Blocking.
 748000: system.cpu.rename: Processing [tid:0]
 748000: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 0, Free LQ: 12, Free SQ: 16
 748000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 748000: system.cpu.rename: calcFreeROBEntires: free robEntries: 0, instsInProgress: 0, dispatched Insts: 0
 748000: system.cpu.rename: [tid:0]: 0 rob free
 748000: system.cpu.rename: [tid:0]: Stall: ROB has 0 free entries.
 748000: system.cpu.rename: [tid:0]: Blocking.
 748000: system.cpu.iew: Issue: Processing [tid:0]
 748000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 748000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 748000: system.cpu.iq: Not able to schedule any instructions.
 748000: system.cpu.iew: Processing [tid:0]
 748000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 748000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 748000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 748000: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 16 free entries.
 748000: system.cpu.commit: Getting instructions from Rename stage.
 748000: system.cpu.commit: Trying to commit instructions in the ROB.
 748000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 748000: system.cpu.commit: [tid:0]: ROB has 40 insts & 0 free entries.
 748000: system.cpu: Activity: 9
 748000: system.cpu: Scheduling next tick!
 748500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 748500: system.cpu.fetch: Running stage.
 748500: system.cpu.fetch: There are no more threads available to fetch from.
 748500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 748500: system.cpu.decode: Processing [tid:0]
 748500: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 748500: system.cpu.decode: [tid:0]: Blocking.
 748500: system.cpu.rename: Processing [tid:0]
 748500: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 0, Free LQ: 12, Free SQ: 16
 748500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 748500: system.cpu.rename: calcFreeROBEntires: free robEntries: 0, instsInProgress: 0, dispatched Insts: 0
 748500: system.cpu.rename: [tid:0]: 0 rob free
 748500: system.cpu.rename: [tid:0]: Stall: ROB has 0 free entries.
 748500: system.cpu.rename: [tid:0]: Blocking.
 748500: system.cpu.iew: Issue: Processing [tid:0]
 748500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 748500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 748500: system.cpu.iq: Not able to schedule any instructions.
 748500: system.cpu.iew: Processing [tid:0]
 748500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 748500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 748500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 748500: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 16 free entries.
 748500: system.cpu.commit: Getting instructions from Rename stage.
 748500: system.cpu.commit: Trying to commit instructions in the ROB.
 748500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 748500: system.cpu.commit: [tid:0]: ROB has 40 insts & 0 free entries.
 748500: system.cpu: Activity: 8
 748500: system.cpu: Scheduling next tick!
 749000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 749000: system.cpu.fetch: Running stage.
 749000: system.cpu.fetch: There are no more threads available to fetch from.
 749000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 749000: system.cpu.decode: Processing [tid:0]
 749000: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 749000: system.cpu.decode: [tid:0]: Blocking.
 749000: system.cpu.rename: Processing [tid:0]
 749000: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 0, Free LQ: 12, Free SQ: 16
 749000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 749000: system.cpu.rename: calcFreeROBEntires: free robEntries: 0, instsInProgress: 0, dispatched Insts: 0
 749000: system.cpu.rename: [tid:0]: 0 rob free
 749000: system.cpu.rename: [tid:0]: Stall: ROB has 0 free entries.
 749000: system.cpu.rename: [tid:0]: Blocking.
 749000: system.cpu.iew: Issue: Processing [tid:0]
 749000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 749000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 749000: system.cpu.iq: Not able to schedule any instructions.
 749000: system.cpu.iew: Processing [tid:0]
 749000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 749000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 749000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 749000: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 16 free entries.
 749000: system.cpu.commit: Getting instructions from Rename stage.
 749000: system.cpu.commit: Trying to commit instructions in the ROB.
 749000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 749000: system.cpu.commit: [tid:0]: ROB has 40 insts & 0 free entries.
 749000: system.cpu: Activity: 7
 749000: system.cpu: Scheduling next tick!
 749500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 749500: system.cpu.fetch: Running stage.
 749500: system.cpu.fetch: There are no more threads available to fetch from.
 749500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 749500: system.cpu.decode: Processing [tid:0]
 749500: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 749500: system.cpu.decode: [tid:0]: Blocking.
 749500: system.cpu.rename: Processing [tid:0]
 749500: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 0, Free LQ: 12, Free SQ: 16
 749500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 749500: system.cpu.rename: calcFreeROBEntires: free robEntries: 0, instsInProgress: 0, dispatched Insts: 0
 749500: system.cpu.rename: [tid:0]: 0 rob free
 749500: system.cpu.rename: [tid:0]: Stall: ROB has 0 free entries.
 749500: system.cpu.rename: [tid:0]: Blocking.
 749500: system.cpu.iew: Issue: Processing [tid:0]
 749500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 749500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 749500: system.cpu.iq: Not able to schedule any instructions.
 749500: system.cpu.iew: Processing [tid:0]
 749500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 749500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 749500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 749500: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 16 free entries.
 749500: system.cpu.commit: Getting instructions from Rename stage.
 749500: system.cpu.commit: Trying to commit instructions in the ROB.
 749500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 749500: system.cpu.commit: [tid:0]: ROB has 40 insts & 0 free entries.
 749500: system.cpu: Activity: 6
 749500: system.cpu: Scheduling next tick!
 750000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 750000: system.cpu.fetch: Running stage.
 750000: system.cpu.fetch: There are no more threads available to fetch from.
 750000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 750000: system.cpu.decode: Processing [tid:0]
 750000: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 750000: system.cpu.decode: [tid:0]: Blocking.
 750000: system.cpu.rename: Processing [tid:0]
 750000: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 0, Free LQ: 12, Free SQ: 16
 750000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 750000: system.cpu.rename: calcFreeROBEntires: free robEntries: 0, instsInProgress: 0, dispatched Insts: 0
 750000: system.cpu.rename: [tid:0]: 0 rob free
 750000: system.cpu.rename: [tid:0]: Stall: ROB has 0 free entries.
 750000: system.cpu.rename: [tid:0]: Blocking.
 750000: system.cpu.iew: Issue: Processing [tid:0]
 750000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 750000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 750000: system.cpu.iq: Not able to schedule any instructions.
 750000: system.cpu.iew: Processing [tid:0]
 750000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 750000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 750000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 750000: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 16 free entries.
 750000: system.cpu.commit: Getting instructions from Rename stage.
 750000: system.cpu.commit: Trying to commit instructions in the ROB.
 750000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 750000: system.cpu.commit: [tid:0]: ROB has 40 insts & 0 free entries.
 750000: system.cpu: Activity: 5
 750000: system.cpu: Scheduling next tick!
 750500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 750500: system.cpu.fetch: Running stage.
 750500: system.cpu.fetch: There are no more threads available to fetch from.
 750500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 750500: system.cpu.decode: Processing [tid:0]
 750500: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 750500: system.cpu.decode: [tid:0]: Blocking.
 750500: system.cpu.rename: Processing [tid:0]
 750500: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 0, Free LQ: 12, Free SQ: 16
 750500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 750500: system.cpu.rename: calcFreeROBEntires: free robEntries: 0, instsInProgress: 0, dispatched Insts: 0
 750500: system.cpu.rename: [tid:0]: 0 rob free
 750500: system.cpu.rename: [tid:0]: Stall: ROB has 0 free entries.
 750500: system.cpu.rename: [tid:0]: Blocking.
 750500: system.cpu.iew: Issue: Processing [tid:0]
 750500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 750500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 750500: system.cpu.iq: Not able to schedule any instructions.
 750500: system.cpu.iew: Processing [tid:0]
 750500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 750500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 750500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 750500: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 16 free entries.
 750500: system.cpu.commit: Getting instructions from Rename stage.
 750500: system.cpu.commit: Trying to commit instructions in the ROB.
 750500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 750500: system.cpu.commit: [tid:0]: ROB has 40 insts & 0 free entries.
 750500: system.cpu: Activity: 4
 750500: system.cpu: Scheduling next tick!
 751000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 751000: system.cpu.fetch: Running stage.
 751000: system.cpu.fetch: There are no more threads available to fetch from.
 751000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 751000: system.cpu.decode: Processing [tid:0]
 751000: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 751000: system.cpu.decode: [tid:0]: Blocking.
 751000: system.cpu.rename: Processing [tid:0]
 751000: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 0, Free LQ: 12, Free SQ: 16
 751000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 751000: system.cpu.rename: calcFreeROBEntires: free robEntries: 0, instsInProgress: 0, dispatched Insts: 0
 751000: system.cpu.rename: [tid:0]: 0 rob free
 751000: system.cpu.rename: [tid:0]: Stall: ROB has 0 free entries.
 751000: system.cpu.rename: [tid:0]: Blocking.
 751000: system.cpu.iew: Issue: Processing [tid:0]
 751000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 751000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 751000: system.cpu.iq: Not able to schedule any instructions.
 751000: system.cpu.iew: Processing [tid:0]
 751000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 751000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 751000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 751000: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 16 free entries.
 751000: system.cpu.commit: Getting instructions from Rename stage.
 751000: system.cpu.commit: Trying to commit instructions in the ROB.
 751000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 751000: system.cpu.commit: [tid:0]: ROB has 40 insts & 0 free entries.
 751000: system.cpu: Activity: 3
 751000: system.cpu: Scheduling next tick!
 751500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 751500: system.cpu.fetch: Running stage.
 751500: system.cpu.fetch: There are no more threads available to fetch from.
 751500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 751500: system.cpu.decode: Processing [tid:0]
 751500: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 751500: system.cpu.decode: [tid:0]: Blocking.
 751500: system.cpu.rename: Processing [tid:0]
 751500: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 0, Free LQ: 12, Free SQ: 16
 751500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 751500: system.cpu.rename: calcFreeROBEntires: free robEntries: 0, instsInProgress: 0, dispatched Insts: 0
 751500: system.cpu.rename: [tid:0]: 0 rob free
 751500: system.cpu.rename: [tid:0]: Stall: ROB has 0 free entries.
 751500: system.cpu.rename: [tid:0]: Blocking.
 751500: system.cpu.iew: Issue: Processing [tid:0]
 751500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 751500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 751500: system.cpu.iq: Not able to schedule any instructions.
 751500: system.cpu.iew: Processing [tid:0]
 751500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 751500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 751500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 751500: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 16 free entries.
 751500: system.cpu.commit: Getting instructions from Rename stage.
 751500: system.cpu.commit: Trying to commit instructions in the ROB.
 751500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 751500: system.cpu.commit: [tid:0]: ROB has 40 insts & 0 free entries.
 751500: system.cpu: Activity: 2
 751500: system.cpu: Scheduling next tick!
 752000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 752000: system.cpu.fetch: Running stage.
 752000: system.cpu.fetch: There are no more threads available to fetch from.
 752000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 752000: system.cpu.decode: Processing [tid:0]
 752000: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 752000: system.cpu.decode: [tid:0]: Blocking.
 752000: system.cpu.rename: Processing [tid:0]
 752000: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 0, Free LQ: 12, Free SQ: 16
 752000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 752000: system.cpu.rename: calcFreeROBEntires: free robEntries: 0, instsInProgress: 0, dispatched Insts: 0
 752000: system.cpu.rename: [tid:0]: 0 rob free
 752000: system.cpu.rename: [tid:0]: Stall: ROB has 0 free entries.
 752000: system.cpu.rename: [tid:0]: Blocking.
 752000: system.cpu.iew: Issue: Processing [tid:0]
 752000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 752000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 752000: system.cpu.iq: Not able to schedule any instructions.
 752000: system.cpu.iew: Processing [tid:0]
 752000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 752000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 752000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 752000: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 16 free entries.
 752000: system.cpu.commit: Getting instructions from Rename stage.
 752000: system.cpu.commit: Trying to commit instructions in the ROB.
 752000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 752000: system.cpu.commit: [tid:0]: ROB has 40 insts & 0 free entries.
 752000: system.cpu: Activity: 1
 752000: system.cpu: Scheduling next tick!
 752500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 752500: system.cpu.fetch: Running stage.
 752500: system.cpu.fetch: There are no more threads available to fetch from.
 752500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 752500: system.cpu.decode: Processing [tid:0]
 752500: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 752500: system.cpu.decode: [tid:0]: Blocking.
 752500: system.cpu.rename: Processing [tid:0]
 752500: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 0, Free LQ: 12, Free SQ: 16
 752500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 752500: system.cpu.rename: calcFreeROBEntires: free robEntries: 0, instsInProgress: 0, dispatched Insts: 0
 752500: system.cpu.rename: [tid:0]: 0 rob free
 752500: system.cpu.rename: [tid:0]: Stall: ROB has 0 free entries.
 752500: system.cpu.rename: [tid:0]: Blocking.
 752500: system.cpu.iew: Issue: Processing [tid:0]
 752500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 752500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 752500: system.cpu.iq: Not able to schedule any instructions.
 752500: system.cpu.iew: Processing [tid:0]
 752500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 752500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 752500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 752500: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 16 free entries.
 752500: system.cpu.commit: Getting instructions from Rename stage.
 752500: system.cpu.commit: Trying to commit instructions in the ROB.
 752500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 752500: system.cpu.commit: [tid:0]: ROB has 40 insts & 0 free entries.
 752500: system.cpu: Activity: 0
 752500: system.cpu: No activity left!
 752500: system.cpu: Idle!
 768500: system.cpu.icache_port: Fetch unit received timing
 768500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 768501: system.cpu.icache_port: Fetch unit received timing
 768501: system.cpu.fetch: [tid:0] Waking up from cache miss.
 768502: system.cpu.icache_port: Fetch unit received timing
 768502: system.cpu.fetch: [tid:0] Waking up from cache miss.
 768503: system.cpu.icache_port: Fetch unit received timing
 768503: system.cpu.fetch: [tid:0] Waking up from cache miss.
 768503: system.cpu: Waking up CPU
 768503: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 768503: system.cpu.fetch: Activating stage.
 768503: system.cpu: Activity: 1
 769000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 769000: system.cpu.fetch: Running stage.
 769000: system.cpu.fetch: Attempting to fetch from [tid:0]
 769000: system.cpu.fetch: [tid:0]: Icache miss is complete.
 769000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 769000: global: DynInst: [sn:244] Instruction created. Instcount for system.cpu = 80
 769000: system.cpu.fetch: [tid:0]: Instruction PC 0x14540 (0) created [sn:244].
 769000: system.cpu.fetch: [tid:0]: Instruction is:   str   r10, [r2, #0]
 769000: system.cpu.fetch: [tid:0]: Fetch queue entry created (19/32).
 769000: global: DynInst: [sn:245] Instruction created. Instcount for system.cpu = 81
 769000: system.cpu.fetch: [tid:0]: Instruction PC 0x14544 (0) created [sn:245].
 769000: system.cpu.fetch: [tid:0]: Instruction is:   str   r8, [r3, #0]
 769000: system.cpu.fetch: [tid:0]: Fetch queue entry created (20/32).
 769000: global: DynInst: [sn:246] Instruction created. Instcount for system.cpu = 82
 769000: system.cpu.fetch: [tid:0]: Instruction PC 0x14548 (0) created [sn:246].
 769000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #328]
 769000: system.cpu.fetch: [tid:0]: Fetch queue entry created (21/32).
 769000: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 769000: system.cpu.fetch: Activity this cycle.
 769000: system.cpu: Activity: 2
 769000: system.cpu.decode: Processing [tid:0]
 769000: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 769000: system.cpu.decode: [tid:0]: Blocking.
 769000: system.cpu.rename: Processing [tid:0]
 769000: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 0, Free LQ: 12, Free SQ: 16
 769000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 769000: system.cpu.rename: calcFreeROBEntires: free robEntries: 0, instsInProgress: 0, dispatched Insts: 0
 769000: system.cpu.rename: [tid:0]: 0 rob free
 769000: system.cpu.rename: [tid:0]: Stall: ROB has 0 free entries.
 769000: system.cpu.rename: [tid:0]: Blocking.
 769000: system.cpu.iew: Issue: Processing [tid:0]
 769000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 769000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 769000: system.cpu.iq: Not able to schedule any instructions.
 769000: system.cpu.iew: Processing [tid:0]
 769000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 769000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 769000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 769000: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 16 free entries.
 769000: system.cpu.commit: Getting instructions from Rename stage.
 769000: system.cpu.commit: Trying to commit instructions in the ROB.
 769000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 769000: system.cpu.commit: [tid:0]: ROB has 40 insts & 0 free entries.
 769000: system.cpu: Scheduling next tick!
 769500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 769500: system.cpu.fetch: Running stage.
 769500: system.cpu.fetch: Attempting to fetch from [tid:0]
 769500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 769500: global: DynInst: [sn:247] Instruction created. Instcount for system.cpu = 83
 769500: system.cpu.fetch: [tid:0]: Instruction PC 0x1454c (0) created [sn:247].
 769500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [sp, #0]
 769500: system.cpu.fetch: [tid:0]: Fetch queue entry created (22/32).
 769500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14550=>0x14554).(0=>1).
 769500: system.cpu.fetch: [tid:0] Fetching cache line 0x14550 for addr 0x14550
 769500: system.cpu: CPU already running.
 769500: system.cpu.fetch: Fetch: Doing instruction read.
 769500: system.cpu.fetch: [tid:0]: Doing Icache access.
 769500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 769500: system.cpu.fetch: Deactivating stage.
 769500: system.cpu: Activity: 1
 769500: system.cpu.fetch: Activity this cycle.
 769500: system.cpu: Activity: 2
 769500: system.cpu.decode: Processing [tid:0]
 769500: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 769500: system.cpu.decode: [tid:0]: Blocking.
 769500: system.cpu.rename: Processing [tid:0]
 769500: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 0, Free LQ: 12, Free SQ: 16
 769500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 769500: system.cpu.rename: calcFreeROBEntires: free robEntries: 0, instsInProgress: 0, dispatched Insts: 0
 769500: system.cpu.rename: [tid:0]: 0 rob free
 769500: system.cpu.rename: [tid:0]: Stall: ROB has 0 free entries.
 769500: system.cpu.rename: [tid:0]: Blocking.
 769500: system.cpu.iew: Issue: Processing [tid:0]
 769500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 769500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 769500: system.cpu.iq: Not able to schedule any instructions.
 769500: system.cpu.iew: Processing [tid:0]
 769500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 769500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 769500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 769500: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 16 free entries.
 769500: system.cpu.commit: Getting instructions from Rename stage.
 769500: system.cpu.commit: Trying to commit instructions in the ROB.
 769500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 769500: system.cpu.commit: [tid:0]: ROB has 40 insts & 0 free entries.
 769500: system.cpu: Scheduling next tick!
 770000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 770000: system.cpu.fetch: Running stage.
 770000: system.cpu.fetch: There are no more threads available to fetch from.
 770000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 770000: system.cpu.decode: Processing [tid:0]
 770000: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 770000: system.cpu.decode: [tid:0]: Blocking.
 770000: system.cpu.rename: Processing [tid:0]
 770000: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 0, Free LQ: 12, Free SQ: 16
 770000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 770000: system.cpu.rename: calcFreeROBEntires: free robEntries: 0, instsInProgress: 0, dispatched Insts: 0
 770000: system.cpu.rename: [tid:0]: 0 rob free
 770000: system.cpu.rename: [tid:0]: Stall: ROB has 0 free entries.
 770000: system.cpu.rename: [tid:0]: Blocking.
 770000: system.cpu.iew: Issue: Processing [tid:0]
 770000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 770000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 770000: system.cpu.iq: Not able to schedule any instructions.
 770000: system.cpu.iew: Processing [tid:0]
 770000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 770000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 770000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 770000: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 16 free entries.
 770000: system.cpu.commit: Getting instructions from Rename stage.
 770000: system.cpu.commit: Trying to commit instructions in the ROB.
 770000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 770000: system.cpu.commit: [tid:0]: ROB has 40 insts & 0 free entries.
 770000: system.cpu: Scheduling next tick!
 770500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 770500: system.cpu.fetch: Running stage.
 770500: system.cpu.fetch: There are no more threads available to fetch from.
 770500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 770500: system.cpu.decode: Processing [tid:0]
 770500: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 770500: system.cpu.decode: [tid:0]: Blocking.
 770500: system.cpu.rename: Processing [tid:0]
 770500: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 0, Free LQ: 12, Free SQ: 16
 770500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 770500: system.cpu.rename: calcFreeROBEntires: free robEntries: 0, instsInProgress: 0, dispatched Insts: 0
 770500: system.cpu.rename: [tid:0]: 0 rob free
 770500: system.cpu.rename: [tid:0]: Stall: ROB has 0 free entries.
 770500: system.cpu.rename: [tid:0]: Blocking.
 770500: system.cpu.iew: Issue: Processing [tid:0]
 770500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 770500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 770500: system.cpu.iq: Not able to schedule any instructions.
 770500: system.cpu.iew: Processing [tid:0]
 770500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 770500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 770500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 770500: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 16 free entries.
 770500: system.cpu.commit: Getting instructions from Rename stage.
 770500: system.cpu.commit: Trying to commit instructions in the ROB.
 770500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 770500: system.cpu.commit: [tid:0]: ROB has 40 insts & 0 free entries.
 770500: system.cpu: Scheduling next tick!
 771000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 771000: system.cpu.fetch: Running stage.
 771000: system.cpu.fetch: There are no more threads available to fetch from.
 771000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 771000: system.cpu.decode: Processing [tid:0]
 771000: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 771000: system.cpu.decode: [tid:0]: Blocking.
 771000: system.cpu.rename: Processing [tid:0]
 771000: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 0, Free LQ: 12, Free SQ: 16
 771000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 771000: system.cpu.rename: calcFreeROBEntires: free robEntries: 0, instsInProgress: 0, dispatched Insts: 0
 771000: system.cpu.rename: [tid:0]: 0 rob free
 771000: system.cpu.rename: [tid:0]: Stall: ROB has 0 free entries.
 771000: system.cpu.rename: [tid:0]: Blocking.
 771000: system.cpu.iew: Issue: Processing [tid:0]
 771000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 771000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 771000: system.cpu.iq: Not able to schedule any instructions.
 771000: system.cpu.iew: Processing [tid:0]
 771000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 771000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 771000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 771000: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 16 free entries.
 771000: system.cpu.commit: Getting instructions from Rename stage.
 771000: system.cpu.commit: Trying to commit instructions in the ROB.
 771000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 771000: system.cpu.commit: [tid:0]: ROB has 40 insts & 0 free entries.
 771000: system.cpu: Scheduling next tick!
 771500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 771500: system.cpu.fetch: Running stage.
 771500: system.cpu.fetch: There are no more threads available to fetch from.
 771500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 771500: system.cpu.decode: Processing [tid:0]
 771500: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 771500: system.cpu.decode: [tid:0]: Blocking.
 771500: system.cpu.rename: Processing [tid:0]
 771500: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 0, Free LQ: 12, Free SQ: 16
 771500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 771500: system.cpu.rename: calcFreeROBEntires: free robEntries: 0, instsInProgress: 0, dispatched Insts: 0
 771500: system.cpu.rename: [tid:0]: 0 rob free
 771500: system.cpu.rename: [tid:0]: Stall: ROB has 0 free entries.
 771500: system.cpu.rename: [tid:0]: Blocking.
 771500: system.cpu.iew: Issue: Processing [tid:0]
 771500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 771500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 771500: system.cpu.iq: Not able to schedule any instructions.
 771500: system.cpu.iew: Processing [tid:0]
 771500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 771500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 771500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 771500: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 16 free entries.
 771500: system.cpu.commit: Getting instructions from Rename stage.
 771500: system.cpu.commit: Trying to commit instructions in the ROB.
 771500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 771500: system.cpu.commit: [tid:0]: ROB has 40 insts & 0 free entries.
 771500: system.cpu: Scheduling next tick!
 772000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 772000: system.cpu.fetch: Running stage.
 772000: system.cpu.fetch: There are no more threads available to fetch from.
 772000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 772000: system.cpu.decode: Processing [tid:0]
 772000: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 772000: system.cpu.decode: [tid:0]: Blocking.
 772000: system.cpu.rename: Processing [tid:0]
 772000: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 0, Free LQ: 12, Free SQ: 16
 772000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 772000: system.cpu.rename: calcFreeROBEntires: free robEntries: 0, instsInProgress: 0, dispatched Insts: 0
 772000: system.cpu.rename: [tid:0]: 0 rob free
 772000: system.cpu.rename: [tid:0]: Stall: ROB has 0 free entries.
 772000: system.cpu.rename: [tid:0]: Blocking.
 772000: system.cpu.iew: Issue: Processing [tid:0]
 772000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 772000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 772000: system.cpu.iq: Not able to schedule any instructions.
 772000: system.cpu.iew: Processing [tid:0]
 772000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 772000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 772000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 772000: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 16 free entries.
 772000: system.cpu.commit: Getting instructions from Rename stage.
 772000: system.cpu.commit: Trying to commit instructions in the ROB.
 772000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 772000: system.cpu.commit: [tid:0]: ROB has 40 insts & 0 free entries.
 772000: system.cpu: Scheduling next tick!
 772500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 772500: system.cpu.fetch: Running stage.
 772500: system.cpu.fetch: There are no more threads available to fetch from.
 772500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 772500: system.cpu.decode: Processing [tid:0]
 772500: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 772500: system.cpu.decode: [tid:0]: Blocking.
 772500: system.cpu.rename: Processing [tid:0]
 772500: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 0, Free LQ: 12, Free SQ: 16
 772500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 772500: system.cpu.rename: calcFreeROBEntires: free robEntries: 0, instsInProgress: 0, dispatched Insts: 0
 772500: system.cpu.rename: [tid:0]: 0 rob free
 772500: system.cpu.rename: [tid:0]: Stall: ROB has 0 free entries.
 772500: system.cpu.rename: [tid:0]: Blocking.
 772500: system.cpu.iew: Issue: Processing [tid:0]
 772500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 772500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 772500: system.cpu.iq: Not able to schedule any instructions.
 772500: system.cpu.iew: Processing [tid:0]
 772500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 772500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 772500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 772500: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 16 free entries.
 772500: system.cpu.commit: Getting instructions from Rename stage.
 772500: system.cpu.commit: Trying to commit instructions in the ROB.
 772500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 772500: system.cpu.commit: [tid:0]: ROB has 40 insts & 0 free entries.
 772500: system.cpu: Scheduling next tick!
 773000: system.cpu.icache_port: Fetch unit received timing
 773000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 773000: system.cpu: CPU already running.
 773000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 773000: system.cpu.fetch: Activating stage.
 773000: system.cpu: Activity: 3
 773000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 773000: system.cpu.fetch: Running stage.
 773000: system.cpu.fetch: Attempting to fetch from [tid:0]
 773000: system.cpu.fetch: [tid:0]: Icache miss is complete.
 773000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 773000: global: DynInst: [sn:248] Instruction created. Instcount for system.cpu = 84
 773000: system.cpu.fetch: [tid:0]: Instruction PC 0x14550 (0) created [sn:248].
 773000: system.cpu.fetch: [tid:0]: Instruction is:   str   r7, [r2, #0]
 773000: system.cpu.fetch: [tid:0]: Fetch queue entry created (23/32).
 773000: global: DynInst: [sn:249] Instruction created. Instcount for system.cpu = 85
 773000: system.cpu.fetch: [tid:0]: Instruction PC 0x14554 (0) created [sn:249].
 773000: system.cpu.fetch: [tid:0]: Instruction is:   str   r3, [r4, #0]
 773000: system.cpu.fetch: [tid:0]: Fetch queue entry created (24/32).
 773000: global: DynInst: [sn:250] Instruction created. Instcount for system.cpu = 86
 773000: system.cpu.fetch: [tid:0]: Instruction PC 0x14558 (0) created [sn:250].
 773000: system.cpu.fetch: [tid:0]: Instruction is:   bne   
 773000: system.cpu.fetch: [tid:0]: Fetch queue entry created (25/32).
 773000: system.cpu.fetch: [tid:0]: [sn:250]:Branch predicted to be not taken.
 773000: system.cpu.fetch: [tid:0]: [sn:250] Branch predicted to go to (0x1455c=>0x14560).(0=>1).
 773000: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 773000: system.cpu.fetch: Activity this cycle.
 773000: system.cpu: Activity: 4
 773000: system.cpu.decode: Processing [tid:0]
 773000: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 773000: system.cpu.decode: [tid:0]: Blocking.
 773000: system.cpu.rename: Processing [tid:0]
 773000: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 0, Free LQ: 12, Free SQ: 16
 773000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 773000: system.cpu.rename: calcFreeROBEntires: free robEntries: 0, instsInProgress: 0, dispatched Insts: 0
 773000: system.cpu.rename: [tid:0]: 0 rob free
 773000: system.cpu.rename: [tid:0]: Stall: ROB has 0 free entries.
 773000: system.cpu.rename: [tid:0]: Blocking.
 773000: system.cpu.iew: Issue: Processing [tid:0]
 773000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 773000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 773000: system.cpu.iq: Not able to schedule any instructions.
 773000: system.cpu.iew: Processing [tid:0]
 773000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 773000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 773000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 773000: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 16 free entries.
 773000: system.cpu.commit: Getting instructions from Rename stage.
 773000: system.cpu.commit: Trying to commit instructions in the ROB.
 773000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 773000: system.cpu.commit: [tid:0]: ROB has 40 insts & 0 free entries.
 773000: system.cpu: Scheduling next tick!
 773500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 773500: system.cpu.fetch: Running stage.
 773500: system.cpu.fetch: Attempting to fetch from [tid:0]
 773500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 773500: global: DynInst: [sn:251] Instruction created. Instcount for system.cpu = 87
 773500: system.cpu.fetch: [tid:0]: Instruction PC 0x1455c (0) created [sn:251].
 773500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #288]
 773500: system.cpu.fetch: [tid:0]: Fetch queue entry created (26/32).
 773500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14560=>0x14564).(0=>1).
 773500: system.cpu.fetch: [tid:0] Fetching cache line 0x14560 for addr 0x14560
 773500: system.cpu: CPU already running.
 773500: system.cpu.fetch: Fetch: Doing instruction read.
 773500: system.cpu.fetch: [tid:0]: Doing Icache access.
 773500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 773500: system.cpu.fetch: Deactivating stage.
 773500: system.cpu: Activity: 3
 773500: system.cpu.fetch: Activity this cycle.
 773500: system.cpu: Activity: 4
 773500: system.cpu.decode: Processing [tid:0]
 773500: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 773500: system.cpu.decode: [tid:0]: Blocking.
 773500: system.cpu.rename: Processing [tid:0]
 773500: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 0, Free LQ: 12, Free SQ: 16
 773500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 773500: system.cpu.rename: calcFreeROBEntires: free robEntries: 0, instsInProgress: 0, dispatched Insts: 0
 773500: system.cpu.rename: [tid:0]: 0 rob free
 773500: system.cpu.rename: [tid:0]: Stall: ROB has 0 free entries.
 773500: system.cpu.rename: [tid:0]: Blocking.
 773500: system.cpu.iew: Issue: Processing [tid:0]
 773500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 773500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 773500: system.cpu.iq: Not able to schedule any instructions.
 773500: system.cpu.iew: Processing [tid:0]
 773500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 773500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 773500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 773500: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 16 free entries.
 773500: system.cpu.commit: Getting instructions from Rename stage.
 773500: system.cpu.commit: Trying to commit instructions in the ROB.
 773500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 773500: system.cpu.commit: [tid:0]: ROB has 40 insts & 0 free entries.
 773500: system.cpu: Scheduling next tick!
 774000: system.cpu.icache_port: Fetch unit received timing
 774000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 774000: system.cpu: CPU already running.
 774000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 774000: system.cpu.fetch: Activating stage.
 774000: system.cpu: Activity: 5
 774000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 774000: system.cpu.fetch: Running stage.
 774000: system.cpu.fetch: Attempting to fetch from [tid:0]
 774000: system.cpu.fetch: [tid:0]: Icache miss is complete.
 774000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 774000: global: DynInst: [sn:252] Instruction created. Instcount for system.cpu = 88
 774000: system.cpu.fetch: [tid:0]: Instruction PC 0x14560 (0) created [sn:252].
 774000: system.cpu.fetch: [tid:0]: Instruction is:   cmps   r1, #0
 774000: system.cpu.fetch: [tid:0]: Fetch queue entry created (27/32).
 774000: global: DynInst: [sn:253] Instruction created. Instcount for system.cpu = 89
 774000: system.cpu.fetch: [tid:0]: Instruction PC 0x14564 (0) created [sn:253].
 774000: system.cpu.fetch: [tid:0]: Instruction is:   cmpseq   r12, #0
 774000: system.cpu.fetch: [tid:0]: Fetch queue entry created (28/32).
 774000: global: DynInst: [sn:254] Instruction created. Instcount for system.cpu = 90
 774000: system.cpu.fetch: [tid:0]: Instruction PC 0x14568 (0) created [sn:254].
 774000: system.cpu.fetch: [tid:0]: Instruction is:   moveq   r2, #0
 774000: system.cpu.fetch: [tid:0]: Fetch queue entry created (29/32).
 774000: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 774000: system.cpu.fetch: Activity this cycle.
 774000: system.cpu: Activity: 6
 774000: system.cpu.decode: Processing [tid:0]
 774000: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 774000: system.cpu.decode: [tid:0]: Blocking.
 774000: system.cpu.rename: Processing [tid:0]
 774000: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 0, Free LQ: 12, Free SQ: 16
 774000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 774000: system.cpu.rename: calcFreeROBEntires: free robEntries: 0, instsInProgress: 0, dispatched Insts: 0
 774000: system.cpu.rename: [tid:0]: 0 rob free
 774000: system.cpu.rename: [tid:0]: Stall: ROB has 0 free entries.
 774000: system.cpu.rename: [tid:0]: Blocking.
 774000: system.cpu.iew: Issue: Processing [tid:0]
 774000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 774000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 774000: system.cpu.iq: Not able to schedule any instructions.
 774000: system.cpu.iew: Processing [tid:0]
 774000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 774000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 774000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 774000: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 16 free entries.
 774000: system.cpu.commit: Getting instructions from Rename stage.
 774000: system.cpu.commit: Trying to commit instructions in the ROB.
 774000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 774000: system.cpu.commit: [tid:0]: ROB has 40 insts & 0 free entries.
 774000: system.cpu: Activity: 5
 774000: system.cpu: Scheduling next tick!
 774500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 774500: system.cpu.fetch: Running stage.
 774500: system.cpu.fetch: Attempting to fetch from [tid:0]
 774500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 774500: global: DynInst: [sn:255] Instruction created. Instcount for system.cpu = 91
 774500: system.cpu.fetch: [tid:0]: Instruction PC 0x1456c (0) created [sn:255].
 774500: system.cpu.fetch: [tid:0]: Instruction is:   movne   r2, #1
 774500: system.cpu.fetch: [tid:0]: Fetch queue entry created (30/32).
 774500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14570=>0x14574).(0=>1).
 774500: system.cpu.fetch: [tid:0] Fetching cache line 0x14570 for addr 0x14570
 774500: system.cpu: CPU already running.
 774500: system.cpu.fetch: Fetch: Doing instruction read.
 774500: system.cpu.fetch: [tid:0]: Doing Icache access.
 774500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 774500: system.cpu.fetch: Deactivating stage.
 774500: system.cpu: Activity: 4
 774500: system.cpu.fetch: Activity this cycle.
 774500: system.cpu: Activity: 5
 774500: system.cpu.decode: Processing [tid:0]
 774500: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 774500: system.cpu.decode: [tid:0]: Blocking.
 774500: system.cpu.rename: Processing [tid:0]
 774500: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 0, Free LQ: 12, Free SQ: 16
 774500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 774500: system.cpu.rename: calcFreeROBEntires: free robEntries: 0, instsInProgress: 0, dispatched Insts: 0
 774500: system.cpu.rename: [tid:0]: 0 rob free
 774500: system.cpu.rename: [tid:0]: Stall: ROB has 0 free entries.
 774500: system.cpu.rename: [tid:0]: Blocking.
 774500: system.cpu.iew: Issue: Processing [tid:0]
 774500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 774500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 774500: system.cpu.iq: Not able to schedule any instructions.
 774500: system.cpu.iew: Processing [tid:0]
 774500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 774500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 774500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 774500: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 16 free entries.
 774500: system.cpu.commit: Getting instructions from Rename stage.
 774500: system.cpu.commit: Trying to commit instructions in the ROB.
 774500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 774500: system.cpu.commit: [tid:0]: ROB has 40 insts & 0 free entries.
 774500: system.cpu: Activity: 4
 774500: system.cpu: Scheduling next tick!
 775000: system.cpu.icache_port: Fetch unit received timing
 775000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 775000: system.cpu: CPU already running.
 775000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 775000: system.cpu.fetch: Activating stage.
 775000: system.cpu: Activity: 5
 775000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 775000: system.cpu.fetch: Running stage.
 775000: system.cpu.fetch: Attempting to fetch from [tid:0]
 775000: system.cpu.fetch: [tid:0]: Icache miss is complete.
 775000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 775000: global: DynInst: [sn:256] Instruction created. Instcount for system.cpu = 92
 775000: system.cpu.fetch: [tid:0]: Instruction PC 0x14570 (0) created [sn:256].
 775000: system.cpu.fetch: [tid:0]: Instruction is:   str   r2, [r3, #0]
 775000: system.cpu.fetch: [tid:0]: Fetch queue entry created (31/32).
 775000: global: DynInst: [sn:257] Instruction created. Instcount for system.cpu = 93
 775000: system.cpu.fetch: [tid:0]: Instruction PC 0x14574 (0) created [sn:257].
 775000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #256]
 775000: system.cpu.fetch: [tid:0]: Fetch queue entry created (32/32).
 775000: system.cpu.fetch: Activity this cycle.
 775000: system.cpu: Activity: 6
 775000: system.cpu.decode: Processing [tid:0]
 775000: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 775000: system.cpu.decode: [tid:0]: Blocking.
 775000: system.cpu.rename: Processing [tid:0]
 775000: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 0, Free LQ: 12, Free SQ: 16
 775000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 775000: system.cpu.rename: calcFreeROBEntires: free robEntries: 0, instsInProgress: 0, dispatched Insts: 0
 775000: system.cpu.rename: [tid:0]: 0 rob free
 775000: system.cpu.rename: [tid:0]: Stall: ROB has 0 free entries.
 775000: system.cpu.rename: [tid:0]: Blocking.
 775000: system.cpu.iew: Issue: Processing [tid:0]
 775000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 775000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 775000: system.cpu.iq: Not able to schedule any instructions.
 775000: system.cpu.iew: Processing [tid:0]
 775000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 775000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 775000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 775000: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 16 free entries.
 775000: system.cpu.commit: Getting instructions from Rename stage.
 775000: system.cpu.commit: Trying to commit instructions in the ROB.
 775000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 775000: system.cpu.commit: [tid:0]: ROB has 40 insts & 0 free entries.
 775000: system.cpu: Scheduling next tick!
 775500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 775500: system.cpu.fetch: Running stage.
 775500: system.cpu.fetch: Attempting to fetch from [tid:0]
 775500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 775500: system.cpu.decode: Processing [tid:0]
 775500: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 775500: system.cpu.decode: [tid:0]: Blocking.
 775500: system.cpu.rename: Processing [tid:0]
 775500: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 0, Free LQ: 12, Free SQ: 16
 775500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 775500: system.cpu.rename: calcFreeROBEntires: free robEntries: 0, instsInProgress: 0, dispatched Insts: 0
 775500: system.cpu.rename: [tid:0]: 0 rob free
 775500: system.cpu.rename: [tid:0]: Stall: ROB has 0 free entries.
 775500: system.cpu.rename: [tid:0]: Blocking.
 775500: system.cpu.iew: Issue: Processing [tid:0]
 775500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 775500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 775500: system.cpu.iq: Not able to schedule any instructions.
 775500: system.cpu.iew: Processing [tid:0]
 775500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 775500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 775500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 775500: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 16 free entries.
 775500: system.cpu.commit: Getting instructions from Rename stage.
 775500: system.cpu.commit: Trying to commit instructions in the ROB.
 775500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 775500: system.cpu.commit: [tid:0]: ROB has 40 insts & 0 free entries.
 775500: system.cpu: Scheduling next tick!
 776000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 776000: system.cpu.fetch: Running stage.
 776000: system.cpu.fetch: Attempting to fetch from [tid:0]
 776000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 776000: system.cpu.decode: Processing [tid:0]
 776000: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 776000: system.cpu.decode: [tid:0]: Blocking.
 776000: system.cpu.rename: Processing [tid:0]
 776000: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 0, Free LQ: 12, Free SQ: 16
 776000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 776000: system.cpu.rename: calcFreeROBEntires: free robEntries: 0, instsInProgress: 0, dispatched Insts: 0
 776000: system.cpu.rename: [tid:0]: 0 rob free
 776000: system.cpu.rename: [tid:0]: Stall: ROB has 0 free entries.
 776000: system.cpu.rename: [tid:0]: Blocking.
 776000: system.cpu.iew: Issue: Processing [tid:0]
 776000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 776000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 776000: system.cpu.iq: Not able to schedule any instructions.
 776000: system.cpu.iew: Processing [tid:0]
 776000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 776000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 776000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 776000: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 16 free entries.
 776000: system.cpu.commit: Getting instructions from Rename stage.
 776000: system.cpu.commit: Trying to commit instructions in the ROB.
 776000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 776000: system.cpu.commit: [tid:0]: ROB has 40 insts & 0 free entries.
 776000: system.cpu: Scheduling next tick!
 776500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 776500: system.cpu.fetch: Running stage.
 776500: system.cpu.fetch: Attempting to fetch from [tid:0]
 776500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 776500: system.cpu.decode: Processing [tid:0]
 776500: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 776500: system.cpu.decode: [tid:0]: Blocking.
 776500: system.cpu.rename: Processing [tid:0]
 776500: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 0, Free LQ: 12, Free SQ: 16
 776500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 776500: system.cpu.rename: calcFreeROBEntires: free robEntries: 0, instsInProgress: 0, dispatched Insts: 0
 776500: system.cpu.rename: [tid:0]: 0 rob free
 776500: system.cpu.rename: [tid:0]: Stall: ROB has 0 free entries.
 776500: system.cpu.rename: [tid:0]: Blocking.
 776500: system.cpu.iew: Issue: Processing [tid:0]
 776500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 776500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 776500: system.cpu.iq: Not able to schedule any instructions.
 776500: system.cpu.iew: Processing [tid:0]
 776500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 776500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 776500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 776500: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 16 free entries.
 776500: system.cpu.commit: Getting instructions from Rename stage.
 776500: system.cpu.commit: Trying to commit instructions in the ROB.
 776500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 776500: system.cpu.commit: [tid:0]: ROB has 40 insts & 0 free entries.
 776500: system.cpu: Scheduling next tick!
 777000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 777000: system.cpu.fetch: Running stage.
 777000: system.cpu.fetch: Attempting to fetch from [tid:0]
 777000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 777000: system.cpu.decode: Processing [tid:0]
 777000: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 777000: system.cpu.decode: [tid:0]: Blocking.
 777000: system.cpu.rename: Processing [tid:0]
 777000: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 0, Free LQ: 12, Free SQ: 16
 777000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 777000: system.cpu.rename: calcFreeROBEntires: free robEntries: 0, instsInProgress: 0, dispatched Insts: 0
 777000: system.cpu.rename: [tid:0]: 0 rob free
 777000: system.cpu.rename: [tid:0]: Stall: ROB has 0 free entries.
 777000: system.cpu.rename: [tid:0]: Blocking.
 777000: system.cpu.iew: Issue: Processing [tid:0]
 777000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 777000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 777000: system.cpu.iq: Not able to schedule any instructions.
 777000: system.cpu.iew: Processing [tid:0]
 777000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 777000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 777000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 777000: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 16 free entries.
 777000: system.cpu.commit: Getting instructions from Rename stage.
 777000: system.cpu.commit: Trying to commit instructions in the ROB.
 777000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 777000: system.cpu.commit: [tid:0]: ROB has 40 insts & 0 free entries.
 777000: system.cpu: Scheduling next tick!
 777500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 777500: system.cpu.fetch: Running stage.
 777500: system.cpu.fetch: Attempting to fetch from [tid:0]
 777500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 777500: system.cpu.decode: Processing [tid:0]
 777500: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 777500: system.cpu.decode: [tid:0]: Blocking.
 777500: system.cpu.rename: Processing [tid:0]
 777500: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 0, Free LQ: 12, Free SQ: 16
 777500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 777500: system.cpu.rename: calcFreeROBEntires: free robEntries: 0, instsInProgress: 0, dispatched Insts: 0
 777500: system.cpu.rename: [tid:0]: 0 rob free
 777500: system.cpu.rename: [tid:0]: Stall: ROB has 0 free entries.
 777500: system.cpu.rename: [tid:0]: Blocking.
 777500: system.cpu.iew: Issue: Processing [tid:0]
 777500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 777500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 777500: system.cpu.iq: Not able to schedule any instructions.
 777500: system.cpu.iew: Processing [tid:0]
 777500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 777500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 777500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 777500: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 16 free entries.
 777500: system.cpu.commit: Getting instructions from Rename stage.
 777500: system.cpu.commit: Trying to commit instructions in the ROB.
 777500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 777500: system.cpu.commit: [tid:0]: ROB has 40 insts & 0 free entries.
 777500: system.cpu: Scheduling next tick!
 778000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 778000: system.cpu.fetch: Running stage.
 778000: system.cpu.fetch: Attempting to fetch from [tid:0]
 778000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 778000: system.cpu.decode: Processing [tid:0]
 778000: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 778000: system.cpu.decode: [tid:0]: Blocking.
 778000: system.cpu.rename: Processing [tid:0]
 778000: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 0, Free LQ: 12, Free SQ: 16
 778000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 778000: system.cpu.rename: calcFreeROBEntires: free robEntries: 0, instsInProgress: 0, dispatched Insts: 0
 778000: system.cpu.rename: [tid:0]: 0 rob free
 778000: system.cpu.rename: [tid:0]: Stall: ROB has 0 free entries.
 778000: system.cpu.rename: [tid:0]: Blocking.
 778000: system.cpu.iew: Issue: Processing [tid:0]
 778000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 778000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 778000: system.cpu.iq: Not able to schedule any instructions.
 778000: system.cpu.iew: Processing [tid:0]
 778000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 778000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 778000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 778000: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 16 free entries.
 778000: system.cpu.commit: Getting instructions from Rename stage.
 778000: system.cpu.commit: Trying to commit instructions in the ROB.
 778000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 778000: system.cpu.commit: [tid:0]: ROB has 40 insts & 0 free entries.
 778000: system.cpu: Activity: 5
 778000: system.cpu: Scheduling next tick!
 778500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 778500: system.cpu.fetch: Running stage.
 778500: system.cpu.fetch: Attempting to fetch from [tid:0]
 778500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 778500: system.cpu.decode: Processing [tid:0]
 778500: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 778500: system.cpu.decode: [tid:0]: Blocking.
 778500: system.cpu.rename: Processing [tid:0]
 778500: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 0, Free LQ: 12, Free SQ: 16
 778500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 778500: system.cpu.rename: calcFreeROBEntires: free robEntries: 0, instsInProgress: 0, dispatched Insts: 0
 778500: system.cpu.rename: [tid:0]: 0 rob free
 778500: system.cpu.rename: [tid:0]: Stall: ROB has 0 free entries.
 778500: system.cpu.rename: [tid:0]: Blocking.
 778500: system.cpu.iew: Issue: Processing [tid:0]
 778500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 778500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 778500: system.cpu.iq: Not able to schedule any instructions.
 778500: system.cpu.iew: Processing [tid:0]
 778500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 778500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 778500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 778500: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 16 free entries.
 778500: system.cpu.commit: Getting instructions from Rename stage.
 778500: system.cpu.commit: Trying to commit instructions in the ROB.
 778500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 778500: system.cpu.commit: [tid:0]: ROB has 40 insts & 0 free entries.
 778500: system.cpu: Activity: 4
 778500: system.cpu: Scheduling next tick!
 779000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 779000: system.cpu.fetch: Running stage.
 779000: system.cpu.fetch: Attempting to fetch from [tid:0]
 779000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 779000: system.cpu.decode: Processing [tid:0]
 779000: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 779000: system.cpu.decode: [tid:0]: Blocking.
 779000: system.cpu.rename: Processing [tid:0]
 779000: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 0, Free LQ: 12, Free SQ: 16
 779000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 779000: system.cpu.rename: calcFreeROBEntires: free robEntries: 0, instsInProgress: 0, dispatched Insts: 0
 779000: system.cpu.rename: [tid:0]: 0 rob free
 779000: system.cpu.rename: [tid:0]: Stall: ROB has 0 free entries.
 779000: system.cpu.rename: [tid:0]: Blocking.
 779000: system.cpu.iew: Issue: Processing [tid:0]
 779000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 779000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 779000: system.cpu.iq: Not able to schedule any instructions.
 779000: system.cpu.iew: Processing [tid:0]
 779000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 779000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 779000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 779000: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 16 free entries.
 779000: system.cpu.commit: Getting instructions from Rename stage.
 779000: system.cpu.commit: Trying to commit instructions in the ROB.
 779000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 779000: system.cpu.commit: [tid:0]: ROB has 40 insts & 0 free entries.
 779000: system.cpu: Activity: 3
 779000: system.cpu: Scheduling next tick!
 779500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 779500: system.cpu.fetch: Running stage.
 779500: system.cpu.fetch: Attempting to fetch from [tid:0]
 779500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 779500: system.cpu.decode: Processing [tid:0]
 779500: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 779500: system.cpu.decode: [tid:0]: Blocking.
 779500: system.cpu.rename: Processing [tid:0]
 779500: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 0, Free LQ: 12, Free SQ: 16
 779500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 779500: system.cpu.rename: calcFreeROBEntires: free robEntries: 0, instsInProgress: 0, dispatched Insts: 0
 779500: system.cpu.rename: [tid:0]: 0 rob free
 779500: system.cpu.rename: [tid:0]: Stall: ROB has 0 free entries.
 779500: system.cpu.rename: [tid:0]: Blocking.
 779500: system.cpu.iew: Issue: Processing [tid:0]
 779500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 779500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 779500: system.cpu.iq: Not able to schedule any instructions.
 779500: system.cpu.iew: Processing [tid:0]
 779500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 779500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 779500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 779500: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 16 free entries.
 779500: system.cpu.commit: Getting instructions from Rename stage.
 779500: system.cpu.commit: Trying to commit instructions in the ROB.
 779500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 779500: system.cpu.commit: [tid:0]: ROB has 40 insts & 0 free entries.
 779500: system.cpu: Activity: 2
 779500: system.cpu: Scheduling next tick!
 780000: system.cpu.iew.lsq.thread0: Writeback event [sn:183].
 780000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:183].
 780000: system.cpu: CPU already running.
 780000: global: RegFile: Access to cc register 356, has data 0x2
 780000: global: RegFile: Access to cc register 358, has data 0
 780000: global: RegFile: Access to cc register 325, has data 0
 780000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 780000: system.cpu.iew: Activity this cycle.
 780000: system.cpu: Activity: 3
 780000: system.cpu.iew: Execute: Branch mispredict detected.
 780000: system.cpu.iew: Predicted target was PC:0x14470, NPC:0x14474.
 780000: system.cpu.iew: Execute: Redirecting fetch to PC: 0x144f0, NPC: 0x144f0.
 780000: system.cpu.iew: [tid:0]: Squashing from a specific instruction, PC: (0x1446c=>0x144f0).(0=>1) [sn:183].
 780000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 780000: system.cpu.fetch: Running stage.
 780000: system.cpu.fetch: Attempting to fetch from [tid:0]
 780000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 780000: system.cpu.decode: Processing [tid:0]
 780000: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 780000: system.cpu.decode: [tid:0]: Blocking.
 780000: system.cpu.rename: Processing [tid:0]
 780000: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 0, Free LQ: 12, Free SQ: 16
 780000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 780000: system.cpu.rename: calcFreeROBEntires: free robEntries: 0, instsInProgress: 0, dispatched Insts: 0
 780000: system.cpu.rename: [tid:0]: 0 rob free
 780000: system.cpu.rename: [tid:0]: Stall: ROB has 0 free entries.
 780000: system.cpu.rename: [tid:0]: Blocking.
 780000: system.cpu.iew: Issue: Processing [tid:0]
 780000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 780000: system.cpu.iew: Sending instructions to commit, [sn:183] PC (0x1446c=>0x144f0).(0=>1).
 780000: system.cpu.iew: Setting Destination Register 123
 780000: system.cpu.scoreboard: Setting reg 123 as ready
 780000: system.cpu.iq: Waking dependents of completed instruction.
 780000: system.cpu.iq: Completing mem instruction PC: (0x1446c=>0x144f0).(0=>1) [sn:183]
 780000: system.cpu.memDep0: Completed mem instruction PC (0x1446c=>0x144f0).(0=>1) [sn:183].
 780000: memdepentry: Memory dependency entry deleted.  memdep_count=1 (0x1446c=>0x144f0).(0=>1)
 780000: system.cpu.iq: Waking any dependents on register 123.
 780000: system.cpu.iq: Waking up a dependent instruction, [sn:204] PC (0x1446c=>0x14470).(0=>1).
 780000: global: [sn:204] has 6 ready out of 7 sources. RTI 0)
 780000: system.cpu.iq: Waking up a dependent instruction, [sn:204] PC (0x1446c=>0x14470).(0=>1).
 780000: global: [sn:204] has 7 ready out of 7 sources. RTI 0)
 780000: system.cpu.iq: Checking if memory instruction can issue.
 780000: system.cpu.memDep0: Marking registers as ready for instruction PC (0x1446c=>0x14470).(0=>1) [sn:204].
 780000: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
 780000: system.cpu.memDep0: Adding instruction [sn:204] to the ready list.
 780000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1446c=>0x14470).(0=>1) opclass:32 [sn:204].
 780000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 780000: system.cpu.iq: Thread 0: Issuing instruction PC (0x1446c=>0x14470).(0=>1) [sn:204]
 780000: system.cpu.memDep0: Issuing instruction PC 0x1446c [sn:204].
 780000: system.cpu.iew: Processing [tid:0]
 780000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 780000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 780000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 780000: system.cpu.iew: IQ has 40 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 16 free entries.
 780000: system.cpu.commit: Getting instructions from Rename stage.
 780000: system.cpu.commit: Trying to commit instructions in the ROB.
 780000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:183] PC (0x1446c=>0x144f0).(0=>1) is head of ROB and not ready
 780000: system.cpu.commit: [tid:0]: ROB has 40 insts & 0 free entries.
 780000: system.cpu: Activity: 2
 780000: system.cpu: Scheduling next tick!
 780500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 780500: system.cpu.fetch: Running stage.
 780500: system.cpu.fetch: Attempting to fetch from [tid:0]
 780500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 780500: system.cpu.decode: Processing [tid:0]
 780500: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 780500: system.cpu.decode: [tid:0]: Blocking.
 780500: system.cpu.rename: Processing [tid:0]
 780500: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 0, Free LQ: 12, Free SQ: 16
 780500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 780500: system.cpu.rename: calcFreeROBEntires: free robEntries: 0, instsInProgress: 0, dispatched Insts: 0
 780500: system.cpu.rename: [tid:0]: 0 rob free
 780500: system.cpu.rename: [tid:0]: Stall: ROB has 0 free entries.
 780500: system.cpu.rename: [tid:0]: Blocking.
 780500: system.cpu.iew: Issue: Processing [tid:0]
 780500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 780500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 780500: system.cpu.iq: Not able to schedule any instructions.
 780500: system.cpu.iew: Processing [tid:0]
 780500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 780500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 780500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 780500: system.cpu.iew: IQ has 40 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 16 free entries.
 780500: system.cpu.commit: [tid:0]: Squashing due to branch mispred PC:0x1446c [sn:183]
 780500: system.cpu.commit: [tid:0]: Redirecting to PC 0x144f4
 780500: system.cpu.rob: Starting to squash within the ROB.
 780500: system.cpu.rob: [tid:0]: Squashing instructions until [sn:183].
 780500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x1453c=>0x14540).(0=>1), seq num 222.
 780500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14538=>0x1453c).(0=>1), seq num 221.
 780500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14534=>0x14538).(0=>1), seq num 220.
 780500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14530=>0x14534).(0=>1), seq num 219.
 780500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x1452c=>0x14530).(0=>1), seq num 218.
 780500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14528=>0x1452c).(0=>1), seq num 217.
 780500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14524=>0x14528).(0=>1), seq num 216.
 780500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14520=>0x14524).(0=>1), seq num 215.
 780500: system.cpu.commit: [tid:0]: Marking PC (0x1446c=>0x144f0).(0=>1), [sn:183] ready within ROB.
 780500: system.cpu.commit: [tid:0]: Instruction [sn:183] PC (0x1446c=>0x144f0).(0=>1) is head of ROB and ready to commit
 780500: system.cpu.commit: [tid:0]: ROB has 40 insts & 0 free entries.
 780500: system.cpu.commit: Activity This Cycle.
 780500: system.cpu: Activity: 3
 780500: system.cpu.commit: Activating stage.
 780500: system.cpu: Activity: 4
 780500: system.cpu: Scheduling next tick!
 780500: system.cpu.iq: Processing FU completion [sn:204]
 780500: system.cpu: CPU already running.
 781000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 781000: system.cpu.fetch: [tid:0]: Squashing instructions due to squash from commit.
 781000: system.cpu.fetch: [tid:0]: Squash from commit.
 781000: system.cpu.fetch: [tid:0]: Squashing, setting PC to: (0x144f0=>0x144f4).(0=>1).
 781000: system.cpu: Thread 0: Deleting instructions from instruction list.
 781000: system.cpu: ROB is not empty, squashing insts not in ROB.
 781000: system.cpu: Squashing instruction, [tid:0] [sn:257] PC (0x14574=>0x14578).(0=>1)
 781000: system.cpu: Squashing instruction, [tid:0] [sn:256] PC (0x14570=>0x14574).(0=>1)
 781000: system.cpu: Squashing instruction, [tid:0] [sn:255] PC (0x1456c=>0x14570).(0=>1)
 781000: system.cpu: Squashing instruction, [tid:0] [sn:254] PC (0x14568=>0x1456c).(0=>1)
 781000: system.cpu: Squashing instruction, [tid:0] [sn:253] PC (0x14564=>0x14568).(0=>1)
 781000: system.cpu: Squashing instruction, [tid:0] [sn:252] PC (0x14560=>0x14564).(0=>1)
 781000: system.cpu: Squashing instruction, [tid:0] [sn:251] PC (0x1455c=>0x14560).(0=>1)
 781000: system.cpu: Squashing instruction, [tid:0] [sn:250] PC (0x14558=>0x1455c).(0=>1)
 781000: system.cpu: Squashing instruction, [tid:0] [sn:249] PC (0x14554=>0x14558).(0=>1)
 781000: system.cpu: Squashing instruction, [tid:0] [sn:248] PC (0x14550=>0x14554).(0=>1)
 781000: system.cpu: Squashing instruction, [tid:0] [sn:247] PC (0x1454c=>0x14550).(0=>1)
 781000: system.cpu: Squashing instruction, [tid:0] [sn:246] PC (0x14548=>0x1454c).(0=>1)
 781000: system.cpu: Squashing instruction, [tid:0] [sn:245] PC (0x14544=>0x14548).(0=>1)
 781000: system.cpu: Squashing instruction, [tid:0] [sn:244] PC (0x14540=>0x14544).(0=>1)
 781000: system.cpu: Squashing instruction, [tid:0] [sn:243] PC (0x1453c=>0x14540).(0=>1)
 781000: system.cpu: Squashing instruction, [tid:0] [sn:242] PC (0x14538=>0x1453c).(0=>1)
 781000: system.cpu: Squashing instruction, [tid:0] [sn:241] PC (0x14534=>0x14538).(0=>1)
 781000: system.cpu: Squashing instruction, [tid:0] [sn:240] PC (0x14530=>0x14534).(0=>1)
 781000: system.cpu: Squashing instruction, [tid:0] [sn:239] PC (0x1452c=>0x14530).(0=>1)
 781000: system.cpu: Squashing instruction, [tid:0] [sn:238] PC (0x14528=>0x1452c).(0=>1)
 781000: system.cpu: Squashing instruction, [tid:0] [sn:237] PC (0x14524=>0x14528).(0=>1)
 781000: system.cpu: Squashing instruction, [tid:0] [sn:236] PC (0x14520=>0x14524).(0=>1)
 781000: system.cpu: Squashing instruction, [tid:0] [sn:235] PC (0x1451c=>0x14520).(0=>1)
 781000: system.cpu: Squashing instruction, [tid:0] [sn:234] PC (0x14518=>0x1451c).(0=>1)
 781000: system.cpu: Squashing instruction, [tid:0] [sn:233] PC (0x14514=>0x14518).(0=>1)
 781000: system.cpu: Squashing instruction, [tid:0] [sn:232] PC (0x14510=>0x14514).(0=>1)
 781000: system.cpu: Squashing instruction, [tid:0] [sn:231] PC (0x1450c=>0x14510).(0=>1)
 781000: system.cpu: Squashing instruction, [tid:0] [sn:230] PC (0x14508=>0x1450c).(0=>1)
 781000: system.cpu: Squashing instruction, [tid:0] [sn:229] PC (0x14504=>0x14508).(0=>1)
 781000: system.cpu: Squashing instruction, [tid:0] [sn:228] PC (0x14500=>0x14504).(1=>2)
 781000: system.cpu: Squashing instruction, [tid:0] [sn:227] PC (0x14500=>0x14504).(0=>1)
 781000: system.cpu: Squashing instruction, [tid:0] [sn:226] PC (0x14470=>0x14474).(0=>1)
 781000: system.cpu: Squashing instruction, [tid:0] [sn:225] PC (0x1446c=>0x14470).(0=>1)
 781000: system.cpu: Squashing instruction, [tid:0] [sn:224] PC (0x14468=>0x1446c).(0=>1)
 781000: system.cpu: Squashing instruction, [tid:0] [sn:223] PC (0x14464=>0x14468).(0=>1)
 781000: system.cpu.fetch: Running stage.
 781000: system.cpu.fetch: There are no more threads available to fetch from.
 781000: system.cpu.fetch: [tid:0]: Fetch is squashing!
 781000: system.cpu.decode: Processing [tid:0]
 781000: system.cpu.decode: [tid:0]: Squashing instructions due to squash from commit.
 781000: system.cpu.decode: [tid:0]: Squashing.
 781000: system.cpu.rename: Processing [tid:0]
 781000: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 0, Free LQ: 12, Free SQ: 16
 781000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 781000: system.cpu.rename: [tid:0]: Squashing instructions due to squash from commit.
 781000: system.cpu.rename: [tid:0]: Squashing instructions.
 781000: system.cpu.rename: [tid:0]: Removing history entry with sequence number 208.
 781000: system.cpu.freelist: Freeing register 370.
 781000: system.cpu.rename: [tid:0]: Removing history entry with sequence number 208.
 781000: system.cpu.freelist: Freeing register 369.
 781000: system.cpu.rename: [tid:0]: Removing history entry with sequence number 208.
 781000: system.cpu.freelist: Freeing register 368.
 781000: system.cpu.rename: [tid:0]: Removing history entry with sequence number 207.
 781000: system.cpu.freelist: Freeing register 3.
 781000: system.cpu.rename: [tid:0]: Removing history entry with sequence number 206.
 781000: system.cpu.freelist: Freeing register 0.
 781000: system.cpu.rename: [tid:0]: Removing history entry with sequence number 204.
 781000: system.cpu.freelist: Freeing register 48.
 781000: system.cpu.rename: [tid:0]: Removing history entry with sequence number 203.
 781000: system.cpu.freelist: Freeing register 367.
 781000: system.cpu.rename: [tid:0]: Removing history entry with sequence number 203.
 781000: system.cpu.freelist: Freeing register 366.
 781000: system.cpu.rename: [tid:0]: Removing history entry with sequence number 203.
 781000: system.cpu.freelist: Freeing register 365.
 781000: system.cpu.rename: [tid:0]: Removing history entry with sequence number 202.
 781000: system.cpu.freelist: Freeing register 46.
 781000: system.cpu.rename: [tid:0]: Removing history entry with sequence number 187.
 781000: system.cpu.freelist: Freeing register 361.
 781000: system.cpu.rename: [tid:0]: Removing history entry with sequence number 187.
 781000: system.cpu.freelist: Freeing register 360.
 781000: system.cpu.rename: [tid:0]: Removing history entry with sequence number 187.
 781000: system.cpu.freelist: Freeing register 359.
 781000: system.cpu.rename: [tid:0]: Removing history entry with sequence number 186.
 781000: system.cpu.freelist: Freeing register 125.
 781000: system.cpu.rename: [tid:0]: Removing history entry with sequence number 185.
 781000: system.cpu.freelist: Freeing register 124.
 781000: system.cpu.iew: Issue: Processing [tid:0]
 781000: system.cpu.iew: [tid:0]: Squashing all instructions.
 781000: system.cpu.iq: [tid:0]: Starting to squash instructions in the IQ.
 781000: system.cpu.iq: [tid:0]: Squashing until sequence number 183!
 781000: system.cpu.iq: [tid:0]: Instruction [sn:207] PC (0x14500=>0x14504).(1=>2) squashed.
 781000: system.cpu.iq: [tid:0]: Instruction [sn:205] PC (0x14470=>0x14500).(0=>1) squashed.
 781000: system.cpu.iq: [tid:0]: Instruction [sn:204] PC (0x1446c=>0x14470).(0=>1) squashed.
 781000: system.cpu.iq: [tid:0]: Instruction [sn:203] PC (0x14468=>0x1446c).(0=>1) squashed.
 781000: system.cpu.iq: [tid:0]: Instruction [sn:202] PC (0x14464=>0x14468).(0=>1) squashed.
 781000: system.cpu.iq: [tid:0]: Instruction [sn:186] PC (0x14500=>0x14504).(1=>2) squashed.
 781000: system.cpu.iq: [tid:0]: Instruction [sn:184] PC (0x14470=>0x14500).(0=>1) squashed.
 781000: system.cpu.memDep0: Squashing inst [sn:204]
 781000: memdepentry: Memory dependency entry deleted.  memdep_count=0 (0x1446c=>0x14470).(0=>1)
 781000: global: StoreSet: Squashing until inum 183
 781000: system.cpu.iew.lsq.thread0: Squashing until [sn:183]!(Loads:4 Stores:0)
 781000: system.cpu.iew.lsq.thread0: Load Instruction PC (0x14500=>0x14504).(0=>1) squashed, [sn:206]
 781000: system.cpu.iew.lsq.thread0: Load Instruction PC (0x1446c=>0x14470).(0=>1) squashed, [sn:204]
 781000: system.cpu.iew.lsq.thread0: Load Instruction PC (0x14500=>0x14504).(0=>1) squashed, [sn:185]
 781000: system.cpu.iew: [tid:0]: Removing skidbuffer instructions until [sn:183].
 781000: system.cpu.iew: [tid:0]: Removing incoming rename instructions
 781000: system.cpu.iew: Execute: Executing instructions from IQ.
 781000: system.cpu.iew: Execute: Processing PC (0x1446c=>0x14470).(0=>1), [tid:0] [sn:204].
 781000: system.cpu.iew: Execute: Instruction was squashed. PC: (0x1446c=>0x14470).(0=>1), [tid:0] [sn:204]
 781000: system.cpu: Activity: 5
 781000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 781000: system.cpu.iq: Not able to schedule any instructions.
 781000: system.cpu.iew: Processing [tid:0]
 781000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 781000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 781000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 781000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 781000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 781000: system.cpu.iew: IQ has 47 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 16 free entries.
 781000: system.cpu.iew: Activity this cycle.
 781000: system.cpu.commit: [tid:0]: Still Squashing, cannot commit any insts this cycle.
 781000: system.cpu.rob: [tid:0]: Squashing instructions until [sn:183].
 781000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x1451c=>0x14520).(0=>1), seq num 214.
 781000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14518=>0x1451c).(0=>1), seq num 213.
 781000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14514=>0x14518).(0=>1), seq num 212.
 781000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14510=>0x14514).(0=>1), seq num 211.
 781000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x1450c=>0x14510).(0=>1), seq num 210.
 781000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14508=>0x14464).(0=>1), seq num 209.
 781000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14504=>0x14508).(0=>1), seq num 208.
 781000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14500=>0x14504).(1=>2), seq num 207.
 781000: system.cpu.commit: [tid:0]: Instruction [sn:183] PC (0x1446c=>0x144f0).(0=>1) is head of ROB and ready to commit
 781000: system.cpu.commit: [tid:0]: ROB has 40 insts & 0 free entries.
 781000: system.cpu.commit: Activity This Cycle.
 781000: system.cpu: Removing instruction, [tid:0] [sn:257] PC (0x14574=>0x14578).(0=>1)
 781000: global: DynInst: [sn:257] Instruction destroyed. Instcount for system.cpu = 92
 781000: system.cpu: Removing instruction, [tid:0] [sn:256] PC (0x14570=>0x14574).(0=>1)
 781000: global: DynInst: [sn:256] Instruction destroyed. Instcount for system.cpu = 91
 781000: system.cpu: Removing instruction, [tid:0] [sn:255] PC (0x1456c=>0x14570).(0=>1)
 781000: global: DynInst: [sn:255] Instruction destroyed. Instcount for system.cpu = 90
 781000: system.cpu: Removing instruction, [tid:0] [sn:254] PC (0x14568=>0x1456c).(0=>1)
 781000: global: DynInst: [sn:254] Instruction destroyed. Instcount for system.cpu = 89
 781000: system.cpu: Removing instruction, [tid:0] [sn:253] PC (0x14564=>0x14568).(0=>1)
 781000: global: DynInst: [sn:253] Instruction destroyed. Instcount for system.cpu = 88
 781000: system.cpu: Removing instruction, [tid:0] [sn:252] PC (0x14560=>0x14564).(0=>1)
 781000: global: DynInst: [sn:252] Instruction destroyed. Instcount for system.cpu = 87
 781000: system.cpu: Removing instruction, [tid:0] [sn:251] PC (0x1455c=>0x14560).(0=>1)
 781000: global: DynInst: [sn:251] Instruction destroyed. Instcount for system.cpu = 86
 781000: system.cpu: Removing instruction, [tid:0] [sn:250] PC (0x14558=>0x1455c).(0=>1)
 781000: global: DynInst: [sn:250] Instruction destroyed. Instcount for system.cpu = 85
 781000: system.cpu: Removing instruction, [tid:0] [sn:249] PC (0x14554=>0x14558).(0=>1)
 781000: global: DynInst: [sn:249] Instruction destroyed. Instcount for system.cpu = 84
 781000: system.cpu: Removing instruction, [tid:0] [sn:248] PC (0x14550=>0x14554).(0=>1)
 781000: global: DynInst: [sn:248] Instruction destroyed. Instcount for system.cpu = 83
 781000: system.cpu: Removing instruction, [tid:0] [sn:247] PC (0x1454c=>0x14550).(0=>1)
 781000: global: DynInst: [sn:247] Instruction destroyed. Instcount for system.cpu = 82
 781000: system.cpu: Removing instruction, [tid:0] [sn:246] PC (0x14548=>0x1454c).(0=>1)
 781000: global: DynInst: [sn:246] Instruction destroyed. Instcount for system.cpu = 81
 781000: system.cpu: Removing instruction, [tid:0] [sn:245] PC (0x14544=>0x14548).(0=>1)
 781000: global: DynInst: [sn:245] Instruction destroyed. Instcount for system.cpu = 80
 781000: system.cpu: Removing instruction, [tid:0] [sn:244] PC (0x14540=>0x14544).(0=>1)
 781000: global: DynInst: [sn:244] Instruction destroyed. Instcount for system.cpu = 79
 781000: system.cpu: Removing instruction, [tid:0] [sn:243] PC (0x1453c=>0x14540).(0=>1)
 781000: global: DynInst: [sn:243] Instruction destroyed. Instcount for system.cpu = 78
 781000: system.cpu: Removing instruction, [tid:0] [sn:242] PC (0x14538=>0x1453c).(0=>1)
 781000: global: DynInst: [sn:242] Instruction destroyed. Instcount for system.cpu = 77
 781000: system.cpu: Removing instruction, [tid:0] [sn:241] PC (0x14534=>0x14538).(0=>1)
 781000: global: DynInst: [sn:241] Instruction destroyed. Instcount for system.cpu = 76
 781000: system.cpu: Removing instruction, [tid:0] [sn:240] PC (0x14530=>0x14534).(0=>1)
 781000: global: DynInst: [sn:240] Instruction destroyed. Instcount for system.cpu = 75
 781000: system.cpu: Removing instruction, [tid:0] [sn:239] PC (0x1452c=>0x14530).(0=>1)
 781000: global: DynInst: [sn:239] Instruction destroyed. Instcount for system.cpu = 74
 781000: system.cpu: Removing instruction, [tid:0] [sn:238] PC (0x14528=>0x1452c).(0=>1)
 781000: global: DynInst: [sn:238] Instruction destroyed. Instcount for system.cpu = 73
 781000: system.cpu: Removing instruction, [tid:0] [sn:237] PC (0x14524=>0x14528).(0=>1)
 781000: global: DynInst: [sn:237] Instruction destroyed. Instcount for system.cpu = 72
 781000: system.cpu: Removing instruction, [tid:0] [sn:236] PC (0x14520=>0x14524).(0=>1)
 781000: global: DynInst: [sn:236] Instruction destroyed. Instcount for system.cpu = 71
 781000: system.cpu: Removing instruction, [tid:0] [sn:235] PC (0x1451c=>0x14520).(0=>1)
 781000: global: DynInst: [sn:235] Instruction destroyed. Instcount for system.cpu = 70
 781000: system.cpu: Removing instruction, [tid:0] [sn:234] PC (0x14518=>0x1451c).(0=>1)
 781000: global: DynInst: [sn:234] Instruction destroyed. Instcount for system.cpu = 69
 781000: system.cpu: Removing instruction, [tid:0] [sn:233] PC (0x14514=>0x14518).(0=>1)
 781000: global: DynInst: [sn:233] Instruction destroyed. Instcount for system.cpu = 68
 781000: system.cpu: Removing instruction, [tid:0] [sn:232] PC (0x14510=>0x14514).(0=>1)
 781000: global: DynInst: [sn:232] Instruction destroyed. Instcount for system.cpu = 67
 781000: system.cpu: Removing instruction, [tid:0] [sn:231] PC (0x1450c=>0x14510).(0=>1)
 781000: global: DynInst: [sn:231] Instruction destroyed. Instcount for system.cpu = 66
 781000: system.cpu: Removing instruction, [tid:0] [sn:230] PC (0x14508=>0x1450c).(0=>1)
 781000: global: DynInst: [sn:230] Instruction destroyed. Instcount for system.cpu = 65
 781000: system.cpu: Removing instruction, [tid:0] [sn:229] PC (0x14504=>0x14508).(0=>1)
 781000: global: DynInst: [sn:229] Instruction destroyed. Instcount for system.cpu = 64
 781000: system.cpu: Removing instruction, [tid:0] [sn:228] PC (0x14500=>0x14504).(1=>2)
 781000: global: DynInst: [sn:228] Instruction destroyed. Instcount for system.cpu = 63
 781000: system.cpu: Removing instruction, [tid:0] [sn:227] PC (0x14500=>0x14504).(0=>1)
 781000: global: DynInst: [sn:227] Instruction destroyed. Instcount for system.cpu = 62
 781000: system.cpu: Removing instruction, [tid:0] [sn:226] PC (0x14470=>0x14474).(0=>1)
 781000: global: DynInst: [sn:226] Instruction destroyed. Instcount for system.cpu = 61
 781000: system.cpu: Removing instruction, [tid:0] [sn:225] PC (0x1446c=>0x14470).(0=>1)
 781000: global: DynInst: [sn:225] Instruction destroyed. Instcount for system.cpu = 60
 781000: system.cpu: Removing instruction, [tid:0] [sn:224] PC (0x14468=>0x1446c).(0=>1)
 781000: global: DynInst: [sn:224] Instruction destroyed. Instcount for system.cpu = 59
 781000: system.cpu: Removing instruction, [tid:0] [sn:223] PC (0x14464=>0x14468).(0=>1)
 781000: global: DynInst: [sn:223] Instruction destroyed. Instcount for system.cpu = 58
 781000: system.cpu: Scheduling next tick!
 781500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 781500: system.cpu.fetch: [tid:0]: Done squashing, switching to running.
 781500: system.cpu.fetch: Running stage.
 781500: system.cpu.fetch: Attempting to fetch from [tid:0]
 781500: system.cpu.fetch: [tid:0]: Attempting to translate and read instruction, starting at PC (0x144f0=>0x144f4).(0=>1).
 781500: system.cpu.fetch: [tid:0] Fetching cache line 0x144f0 for addr 0x144f0
 781500: system.cpu: CPU already running.
 781500: system.cpu.fetch: Fetch: Doing instruction read.
 781500: system.cpu.fetch: [tid:0]: Doing Icache access.
 781500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 781500: system.cpu.fetch: Deactivating stage.
 781500: system.cpu: Activity: 4
 781500: system.cpu.decode: Processing [tid:0]
 781500: system.cpu.decode: [tid:0]: Done squashing, switching to running.
 781500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 781500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 781500: system.cpu.rename: Processing [tid:0]
 781500: system.cpu.rename: [tid:0]: Free IQ: 47, Free ROB: 0, Free LQ: 15, Free SQ: 16
 781500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 781500: system.cpu.rename: calcFreeROBEntires: free robEntries: 0, instsInProgress: 0, dispatched Insts: 0
 781500: system.cpu.rename: [tid:0]: 0 rob free
 781500: system.cpu.rename: [tid:0]: Stall: ROB has 0 free entries.
 781500: system.cpu.rename: [tid:0]: Blocking.
 781500: system.cpu.rename: Activity this cycle.
 781500: system.cpu: Activity: 5
 781500: system.cpu.iew: Issue: Processing [tid:0]
 781500: system.cpu.iew: [tid:0]: ROB is still squashing.
 781500: system.cpu.iew: [tid:0]: Removing incoming rename instructions
 781500: system.cpu.iew: [tid:0]: Stall from Commit stage detected.
 781500: system.cpu.iew: [tid:0]: Blocking.
 781500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 781500: system.cpu.iq: Not able to schedule any instructions.
 781500: system.cpu.iew: Processing [tid:0]
 781500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 781500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 781500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 781500: system.cpu.iew: IQ has 47 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 16 free entries.
 781500: system.cpu.iew: Activity this cycle.
 781500: system.cpu.commit: [tid:0]: Still Squashing, cannot commit any insts this cycle.
 781500: system.cpu.rob: [tid:0]: Squashing instructions until [sn:183].
 781500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14500=>0x14504).(0=>1), seq num 206.
 781500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14470=>0x14500).(0=>1), seq num 205.
 781500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x1446c=>0x14470).(0=>1), seq num 204.
 781500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14468=>0x1446c).(0=>1), seq num 203.
 781500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14464=>0x14468).(0=>1), seq num 202.
 781500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x1453c=>0x14540).(0=>1), seq num 201.
 781500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14538=>0x1453c).(0=>1), seq num 200.
 781500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14534=>0x14538).(0=>1), seq num 199.
 781500: system.cpu.commit: [tid:0]: Instruction [sn:183] PC (0x1446c=>0x144f0).(0=>1) is head of ROB and ready to commit
 781500: system.cpu.commit: [tid:0]: ROB has 40 insts & 0 free entries.
 781500: system.cpu.commit: Activity This Cycle.
 781500: system.cpu: Scheduling next tick!
 782000: system.cpu.iew.lsq: received pkt for addr:0xc4c0 ReadCleanReq
 782000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 782000: system.cpu.fetch: Running stage.
 782000: system.cpu.fetch: There are no more threads available to fetch from.
 782000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 782000: system.cpu.decode: Processing [tid:0]
 782000: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 782000: system.cpu.decode: [tid:0]: Blocking.
 782000: system.cpu.decode: Activity this cycle.
 782000: system.cpu: Activity: 6
 782000: system.cpu.rename: Processing [tid:0]
 782000: system.cpu.rename: [tid:0]: Free IQ: 47, Free ROB: 0, Free LQ: 15, Free SQ: 16
 782000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 782000: system.cpu.rename: [tid:0]: Stall from IEW stage detected.
 782000: system.cpu.rename: [tid:0]: Blocking.
 782000: system.cpu.iew: Issue: Processing [tid:0]
 782000: system.cpu.iew: [tid:0]: ROB is still squashing.
 782000: system.cpu.iew: [tid:0]: Removing incoming rename instructions
 782000: system.cpu.iew: [tid:0]: Stall from Commit stage detected.
 782000: system.cpu.iew: [tid:0]: Blocking.
 782000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 782000: system.cpu.iq: Not able to schedule any instructions.
 782000: system.cpu.iew: Processing [tid:0]
 782000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 782000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 782000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 782000: system.cpu.iew: IQ has 47 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 16 free entries.
 782000: system.cpu.iew: Activity this cycle.
 782000: system.cpu.commit: [tid:0]: Still Squashing, cannot commit any insts this cycle.
 782000: system.cpu.rob: [tid:0]: Squashing instructions until [sn:183].
 782000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14530=>0x14534).(0=>1), seq num 198.
 782000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x1452c=>0x14530).(0=>1), seq num 197.
 782000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14528=>0x1452c).(0=>1), seq num 196.
 782000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14524=>0x14528).(0=>1), seq num 195.
 782000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14520=>0x14524).(0=>1), seq num 194.
 782000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x1451c=>0x14520).(0=>1), seq num 193.
 782000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14518=>0x1451c).(0=>1), seq num 192.
 782000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14514=>0x14518).(0=>1), seq num 191.
 782000: system.cpu.commit: [tid:0]: Instruction [sn:183] PC (0x1446c=>0x144f0).(0=>1) is head of ROB and ready to commit
 782000: system.cpu.commit: [tid:0]: ROB has 40 insts & 0 free entries.
 782000: system.cpu.commit: Activity This Cycle.
 782000: system.cpu: Scheduling next tick!
 782500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 782500: system.cpu.fetch: Running stage.
 782500: system.cpu.fetch: There are no more threads available to fetch from.
 782500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 782500: system.cpu.decode: Processing [tid:0]
 782500: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 782500: system.cpu.decode: [tid:0]: Blocking.
 782500: system.cpu.rename: Processing [tid:0]
 782500: system.cpu.rename: [tid:0]: Free IQ: 47, Free ROB: 0, Free LQ: 15, Free SQ: 16
 782500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 782500: system.cpu.rename: [tid:0]: Stall from IEW stage detected.
 782500: system.cpu.rename: [tid:0]: Blocking.
 782500: system.cpu.iew: Issue: Processing [tid:0]
 782500: system.cpu.iew: [tid:0]: ROB is still squashing.
 782500: system.cpu.iew: [tid:0]: Removing incoming rename instructions
 782500: system.cpu.iew: [tid:0]: Stall from Commit stage detected.
 782500: system.cpu.iew: [tid:0]: Blocking.
 782500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 782500: system.cpu.iq: Not able to schedule any instructions.
 782500: system.cpu.iew: Processing [tid:0]
 782500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 782500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 782500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 782500: system.cpu.iew: IQ has 47 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 16 free entries.
 782500: system.cpu.iew: Activity this cycle.
 782500: system.cpu: Activity: 7
 782500: system.cpu.commit: [tid:0]: Still Squashing, cannot commit any insts this cycle.
 782500: system.cpu.rob: [tid:0]: Squashing instructions until [sn:183].
 782500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14510=>0x14514).(0=>1), seq num 190.
 782500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x1450c=>0x14510).(0=>1), seq num 189.
 782500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14508=>0x14464).(0=>1), seq num 188.
 782500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14504=>0x14508).(0=>1), seq num 187.
 782500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14500=>0x14504).(1=>2), seq num 186.
 782500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14500=>0x14504).(0=>1), seq num 185.
 782500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14470=>0x14500).(0=>1), seq num 184.
 782500: system.cpu.rob: [tid:0]: Done squashing instructions.
 782500: system.cpu.commit: [tid:0]: Instruction [sn:183] PC (0x1446c=>0x144f0).(0=>1) is head of ROB and ready to commit
 782500: system.cpu.commit: [tid:0]: ROB has 40 insts & 0 free entries.
 782500: system.cpu.commit: Activity This Cycle.
 782500: system.cpu: Scheduling next tick!
 783000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 783000: system.cpu.fetch: Running stage.
 783000: system.cpu.fetch: There are no more threads available to fetch from.
 783000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 783000: system.cpu.decode: Processing [tid:0]
 783000: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 783000: system.cpu.decode: [tid:0]: Blocking.
 783000: system.cpu.rename: Processing [tid:0]
 783000: system.cpu.rename: [tid:0]: Free IQ: 47, Free ROB: 0, Free LQ: 15, Free SQ: 16
 783000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 783000: system.cpu.rename: [tid:0]: Stall from IEW stage detected.
 783000: system.cpu.rename: [tid:0]: Blocking.
 783000: system.cpu.iew: Issue: Processing [tid:0]
 783000: system.cpu.iew: [tid:0]: ROB is still squashing.
 783000: system.cpu.iew: [tid:0]: Removing incoming rename instructions
 783000: system.cpu.iew: [tid:0]: Stall from Commit stage detected.
 783000: system.cpu.iew: [tid:0]: Blocking.
 783000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 783000: system.cpu.iq: Not able to schedule any instructions.
 783000: system.cpu.iew: Processing [tid:0]
 783000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 783000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 783000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 783000: system.cpu.iew: IQ has 47 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 16 free entries.
 783000: system.cpu.iew: Activity this cycle.
 783000: system.cpu: Activity: 8
 783000: system.cpu.commit: Getting instructions from Rename stage.
 783000: system.cpu.commit: Trying to commit instructions in the ROB.
 783000: system.cpu.commit: Trying to commit head instruction, [sn:183] [tid:0]
 783000: system.cpu.commit: Committing instruction with [sn:183] PC (0x1446c=>0x144f0).(0=>1)
 783000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1446c=>0x144f0).(0=>1), [sn:183]
 783000: system.cpu: Removing committed instruction [tid:0] PC (0x1446c=>0x144f0).(0=>1) [sn:183]
 783000: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:183]
 783000: system.cpu.commit: Trying to commit head instruction, [sn:184] [tid:0]
 783000: system.cpu.commit: Retiring squashed instruction from ROB.
 783000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14470=>0x14500).(0=>1), [sn:184]
 783000: system.cpu: Removing committed instruction [tid:0] PC (0x14470=>0x14500).(0=>1) [sn:184]
 783000: system.cpu.commit: Trying to commit head instruction, [sn:185] [tid:0]
 783000: system.cpu.commit: Retiring squashed instruction from ROB.
 783000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14500=>0x14504).(0=>1), [sn:185]
 783000: system.cpu: Removing committed instruction [tid:0] PC (0x14500=>0x14504).(0=>1) [sn:185]
 783000: system.cpu.commit: Trying to commit head instruction, [sn:186] [tid:0]
 783000: system.cpu.commit: Retiring squashed instruction from ROB.
 783000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14500=>0x14504).(1=>2), [sn:186]
 783000: system.cpu: Removing committed instruction [tid:0] PC (0x14500=>0x14504).(1=>2) [sn:186]
 783000: system.cpu.commit: Trying to commit head instruction, [sn:187] [tid:0]
 783000: system.cpu.commit: Retiring squashed instruction from ROB.
 783000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14504=>0x14508).(0=>1), [sn:187]
 783000: system.cpu: Removing committed instruction [tid:0] PC (0x14504=>0x14508).(0=>1) [sn:187]
 783000: system.cpu.commit: Trying to commit head instruction, [sn:188] [tid:0]
 783000: system.cpu.commit: Retiring squashed instruction from ROB.
 783000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14508=>0x14464).(0=>1), [sn:188]
 783000: system.cpu: Removing committed instruction [tid:0] PC (0x14508=>0x14464).(0=>1) [sn:188]
 783000: system.cpu.commit: Trying to commit head instruction, [sn:189] [tid:0]
 783000: system.cpu.commit: Retiring squashed instruction from ROB.
 783000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1450c=>0x14510).(0=>1), [sn:189]
 783000: system.cpu: Removing committed instruction [tid:0] PC (0x1450c=>0x14510).(0=>1) [sn:189]
 783000: system.cpu.commit: Trying to commit head instruction, [sn:190] [tid:0]
 783000: system.cpu.commit: Retiring squashed instruction from ROB.
 783000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14510=>0x14514).(0=>1), [sn:190]
 783000: system.cpu: Removing committed instruction [tid:0] PC (0x14510=>0x14514).(0=>1) [sn:190]
 783000: system.cpu.commit: Trying to commit head instruction, [sn:191] [tid:0]
 783000: system.cpu.commit: Retiring squashed instruction from ROB.
 783000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14514=>0x14518).(0=>1), [sn:191]
 783000: system.cpu: Removing committed instruction [tid:0] PC (0x14514=>0x14518).(0=>1) [sn:191]
 783000: system.cpu.commit: Trying to commit head instruction, [sn:192] [tid:0]
 783000: system.cpu.commit: Retiring squashed instruction from ROB.
 783000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14518=>0x1451c).(0=>1), [sn:192]
 783000: system.cpu: Removing committed instruction [tid:0] PC (0x14518=>0x1451c).(0=>1) [sn:192]
 783000: system.cpu.commit: Trying to commit head instruction, [sn:193] [tid:0]
 783000: system.cpu.commit: Retiring squashed instruction from ROB.
 783000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1451c=>0x14520).(0=>1), [sn:193]
 783000: system.cpu: Removing committed instruction [tid:0] PC (0x1451c=>0x14520).(0=>1) [sn:193]
 783000: system.cpu.commit: Trying to commit head instruction, [sn:194] [tid:0]
 783000: system.cpu.commit: Retiring squashed instruction from ROB.
 783000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14520=>0x14524).(0=>1), [sn:194]
 783000: system.cpu: Removing committed instruction [tid:0] PC (0x14520=>0x14524).(0=>1) [sn:194]
 783000: system.cpu.commit: Trying to commit head instruction, [sn:195] [tid:0]
 783000: system.cpu.commit: Retiring squashed instruction from ROB.
 783000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14524=>0x14528).(0=>1), [sn:195]
 783000: system.cpu: Removing committed instruction [tid:0] PC (0x14524=>0x14528).(0=>1) [sn:195]
 783000: system.cpu.commit: Trying to commit head instruction, [sn:196] [tid:0]
 783000: system.cpu.commit: Retiring squashed instruction from ROB.
 783000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14528=>0x1452c).(0=>1), [sn:196]
 783000: system.cpu: Removing committed instruction [tid:0] PC (0x14528=>0x1452c).(0=>1) [sn:196]
 783000: system.cpu.commit: Trying to commit head instruction, [sn:197] [tid:0]
 783000: system.cpu.commit: Retiring squashed instruction from ROB.
 783000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1452c=>0x14530).(0=>1), [sn:197]
 783000: system.cpu: Removing committed instruction [tid:0] PC (0x1452c=>0x14530).(0=>1) [sn:197]
 783000: system.cpu.commit: Trying to commit head instruction, [sn:198] [tid:0]
 783000: system.cpu.commit: Retiring squashed instruction from ROB.
 783000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14530=>0x14534).(0=>1), [sn:198]
 783000: system.cpu: Removing committed instruction [tid:0] PC (0x14530=>0x14534).(0=>1) [sn:198]
 783000: system.cpu.commit: Trying to commit head instruction, [sn:199] [tid:0]
 783000: system.cpu.commit: Retiring squashed instruction from ROB.
 783000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14534=>0x14538).(0=>1), [sn:199]
 783000: system.cpu: Removing committed instruction [tid:0] PC (0x14534=>0x14538).(0=>1) [sn:199]
 783000: system.cpu.commit: Trying to commit head instruction, [sn:200] [tid:0]
 783000: system.cpu.commit: Retiring squashed instruction from ROB.
 783000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14538=>0x1453c).(0=>1), [sn:200]
 783000: system.cpu: Removing committed instruction [tid:0] PC (0x14538=>0x1453c).(0=>1) [sn:200]
 783000: system.cpu.commit: Trying to commit head instruction, [sn:201] [tid:0]
 783000: system.cpu.commit: Retiring squashed instruction from ROB.
 783000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1453c=>0x14540).(0=>1), [sn:201]
 783000: system.cpu: Removing committed instruction [tid:0] PC (0x1453c=>0x14540).(0=>1) [sn:201]
 783000: system.cpu.commit: Trying to commit head instruction, [sn:202] [tid:0]
 783000: system.cpu.commit: Retiring squashed instruction from ROB.
 783000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14464=>0x14468).(0=>1), [sn:202]
 783000: system.cpu: Removing committed instruction [tid:0] PC (0x14464=>0x14468).(0=>1) [sn:202]
 783000: system.cpu.commit: Trying to commit head instruction, [sn:203] [tid:0]
 783000: system.cpu.commit: Retiring squashed instruction from ROB.
 783000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14468=>0x1446c).(0=>1), [sn:203]
 783000: system.cpu: Removing committed instruction [tid:0] PC (0x14468=>0x1446c).(0=>1) [sn:203]
 783000: system.cpu.commit: Trying to commit head instruction, [sn:204] [tid:0]
 783000: system.cpu.commit: Retiring squashed instruction from ROB.
 783000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1446c=>0x14470).(0=>1), [sn:204]
 783000: system.cpu: Removing committed instruction [tid:0] PC (0x1446c=>0x14470).(0=>1) [sn:204]
 783000: system.cpu.commit: Trying to commit head instruction, [sn:205] [tid:0]
 783000: system.cpu.commit: Retiring squashed instruction from ROB.
 783000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14470=>0x14500).(0=>1), [sn:205]
 783000: system.cpu: Removing committed instruction [tid:0] PC (0x14470=>0x14500).(0=>1) [sn:205]
 783000: system.cpu.commit: Trying to commit head instruction, [sn:206] [tid:0]
 783000: system.cpu.commit: Retiring squashed instruction from ROB.
 783000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14500=>0x14504).(0=>1), [sn:206]
 783000: system.cpu: Removing committed instruction [tid:0] PC (0x14500=>0x14504).(0=>1) [sn:206]
 783000: system.cpu.commit: Trying to commit head instruction, [sn:207] [tid:0]
 783000: system.cpu.commit: Retiring squashed instruction from ROB.
 783000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14500=>0x14504).(1=>2), [sn:207]
 783000: system.cpu: Removing committed instruction [tid:0] PC (0x14500=>0x14504).(1=>2) [sn:207]
 783000: system.cpu.commit: Trying to commit head instruction, [sn:208] [tid:0]
 783000: system.cpu.commit: Retiring squashed instruction from ROB.
 783000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14504=>0x14508).(0=>1), [sn:208]
 783000: system.cpu: Removing committed instruction [tid:0] PC (0x14504=>0x14508).(0=>1) [sn:208]
 783000: system.cpu.commit: Trying to commit head instruction, [sn:209] [tid:0]
 783000: system.cpu.commit: Retiring squashed instruction from ROB.
 783000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14508=>0x14464).(0=>1), [sn:209]
 783000: system.cpu: Removing committed instruction [tid:0] PC (0x14508=>0x14464).(0=>1) [sn:209]
 783000: system.cpu.commit: Trying to commit head instruction, [sn:210] [tid:0]
 783000: system.cpu.commit: Retiring squashed instruction from ROB.
 783000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1450c=>0x14510).(0=>1), [sn:210]
 783000: system.cpu: Removing committed instruction [tid:0] PC (0x1450c=>0x14510).(0=>1) [sn:210]
 783000: system.cpu.commit: Trying to commit head instruction, [sn:211] [tid:0]
 783000: system.cpu.commit: Retiring squashed instruction from ROB.
 783000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14510=>0x14514).(0=>1), [sn:211]
 783000: system.cpu: Removing committed instruction [tid:0] PC (0x14510=>0x14514).(0=>1) [sn:211]
 783000: system.cpu.commit: Trying to commit head instruction, [sn:212] [tid:0]
 783000: system.cpu.commit: Retiring squashed instruction from ROB.
 783000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14514=>0x14518).(0=>1), [sn:212]
 783000: system.cpu: Removing committed instruction [tid:0] PC (0x14514=>0x14518).(0=>1) [sn:212]
 783000: system.cpu.commit: Trying to commit head instruction, [sn:213] [tid:0]
 783000: system.cpu.commit: Retiring squashed instruction from ROB.
 783000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14518=>0x1451c).(0=>1), [sn:213]
 783000: system.cpu: Removing committed instruction [tid:0] PC (0x14518=>0x1451c).(0=>1) [sn:213]
 783000: system.cpu.commit: Trying to commit head instruction, [sn:214] [tid:0]
 783000: system.cpu.commit: Retiring squashed instruction from ROB.
 783000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1451c=>0x14520).(0=>1), [sn:214]
 783000: system.cpu: Removing committed instruction [tid:0] PC (0x1451c=>0x14520).(0=>1) [sn:214]
 783000: system.cpu.commit: Trying to commit head instruction, [sn:215] [tid:0]
 783000: system.cpu.commit: Retiring squashed instruction from ROB.
 783000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14520=>0x14524).(0=>1), [sn:215]
 783000: system.cpu: Removing committed instruction [tid:0] PC (0x14520=>0x14524).(0=>1) [sn:215]
 783000: system.cpu.commit: Trying to commit head instruction, [sn:216] [tid:0]
 783000: system.cpu.commit: Retiring squashed instruction from ROB.
 783000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14524=>0x14528).(0=>1), [sn:216]
 783000: system.cpu: Removing committed instruction [tid:0] PC (0x14524=>0x14528).(0=>1) [sn:216]
 783000: system.cpu.commit: Trying to commit head instruction, [sn:217] [tid:0]
 783000: system.cpu.commit: Retiring squashed instruction from ROB.
 783000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14528=>0x1452c).(0=>1), [sn:217]
 783000: system.cpu: Removing committed instruction [tid:0] PC (0x14528=>0x1452c).(0=>1) [sn:217]
 783000: system.cpu.commit: Trying to commit head instruction, [sn:218] [tid:0]
 783000: system.cpu.commit: Retiring squashed instruction from ROB.
 783000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1452c=>0x14530).(0=>1), [sn:218]
 783000: system.cpu: Removing committed instruction [tid:0] PC (0x1452c=>0x14530).(0=>1) [sn:218]
 783000: system.cpu.commit: Trying to commit head instruction, [sn:219] [tid:0]
 783000: system.cpu.commit: Retiring squashed instruction from ROB.
 783000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14530=>0x14534).(0=>1), [sn:219]
 783000: system.cpu: Removing committed instruction [tid:0] PC (0x14530=>0x14534).(0=>1) [sn:219]
 783000: system.cpu.commit: Trying to commit head instruction, [sn:220] [tid:0]
 783000: system.cpu.commit: Retiring squashed instruction from ROB.
 783000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14534=>0x14538).(0=>1), [sn:220]
 783000: system.cpu: Removing committed instruction [tid:0] PC (0x14534=>0x14538).(0=>1) [sn:220]
 783000: system.cpu.commit: Trying to commit head instruction, [sn:221] [tid:0]
 783000: system.cpu.commit: Retiring squashed instruction from ROB.
 783000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14538=>0x1453c).(0=>1), [sn:221]
 783000: system.cpu: Removing committed instruction [tid:0] PC (0x14538=>0x1453c).(0=>1) [sn:221]
 783000: system.cpu.commit: Trying to commit head instruction, [sn:222] [tid:0]
 783000: system.cpu.commit: Retiring squashed instruction from ROB.
 783000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1453c=>0x14540).(0=>1), [sn:222]
 783000: system.cpu: Removing committed instruction [tid:0] PC (0x1453c=>0x14540).(0=>1) [sn:222]
 783000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 783000: system.cpu.commit: Activity This Cycle.
 783000: system.cpu.commit: Deactivating stage.
 783000: system.cpu: Activity: 7
 783000: system.cpu: Removing instruction, [tid:0] [sn:183] PC (0x1446c=>0x144f0).(0=>1)
 783000: system.cpu: Removing instruction, [tid:0] [sn:184] PC (0x14470=>0x14500).(0=>1)
 783000: global: DynInst: [sn:184] Instruction destroyed. Instcount for system.cpu = 57
 783000: system.cpu: Removing instruction, [tid:0] [sn:185] PC (0x14500=>0x14504).(0=>1)
 783000: global: DynInst: [sn:185] Instruction destroyed. Instcount for system.cpu = 56
 783000: system.cpu: Removing instruction, [tid:0] [sn:186] PC (0x14500=>0x14504).(1=>2)
 783000: global: DynInst: [sn:186] Instruction destroyed. Instcount for system.cpu = 55
 783000: system.cpu: Removing instruction, [tid:0] [sn:187] PC (0x14504=>0x14508).(0=>1)
 783000: global: DynInst: [sn:187] Instruction destroyed. Instcount for system.cpu = 54
 783000: system.cpu: Removing instruction, [tid:0] [sn:188] PC (0x14508=>0x14464).(0=>1)
 783000: global: DynInst: [sn:188] Instruction destroyed. Instcount for system.cpu = 53
 783000: system.cpu: Removing instruction, [tid:0] [sn:189] PC (0x1450c=>0x14510).(0=>1)
 783000: system.cpu: Removing instruction, [tid:0] [sn:190] PC (0x14510=>0x14514).(0=>1)
 783000: global: DynInst: [sn:190] Instruction destroyed. Instcount for system.cpu = 52
 783000: system.cpu: Removing instruction, [tid:0] [sn:191] PC (0x14514=>0x14518).(0=>1)
 783000: system.cpu: Removing instruction, [tid:0] [sn:192] PC (0x14518=>0x1451c).(0=>1)
 783000: global: DynInst: [sn:192] Instruction destroyed. Instcount for system.cpu = 51
 783000: system.cpu: Removing instruction, [tid:0] [sn:193] PC (0x1451c=>0x14520).(0=>1)
 783000: global: DynInst: [sn:193] Instruction destroyed. Instcount for system.cpu = 50
 783000: system.cpu: Removing instruction, [tid:0] [sn:194] PC (0x14520=>0x14524).(0=>1)
 783000: global: DynInst: [sn:194] Instruction destroyed. Instcount for system.cpu = 49
 783000: system.cpu: Removing instruction, [tid:0] [sn:195] PC (0x14524=>0x14528).(0=>1)
 783000: global: DynInst: [sn:195] Instruction destroyed. Instcount for system.cpu = 48
 783000: system.cpu: Removing instruction, [tid:0] [sn:196] PC (0x14528=>0x1452c).(0=>1)
 783000: system.cpu: Removing instruction, [tid:0] [sn:197] PC (0x1452c=>0x14530).(0=>1)
 783000: system.cpu: Removing instruction, [tid:0] [sn:198] PC (0x14530=>0x14534).(0=>1)
 783000: global: DynInst: [sn:198] Instruction destroyed. Instcount for system.cpu = 47
 783000: system.cpu: Removing instruction, [tid:0] [sn:199] PC (0x14534=>0x14538).(0=>1)
 783000: global: DynInst: [sn:199] Instruction destroyed. Instcount for system.cpu = 46
 783000: system.cpu: Removing instruction, [tid:0] [sn:200] PC (0x14538=>0x1453c).(0=>1)
 783000: system.cpu: Removing instruction, [tid:0] [sn:201] PC (0x1453c=>0x14540).(0=>1)
 783000: system.cpu: Removing instruction, [tid:0] [sn:202] PC (0x14464=>0x14468).(0=>1)
 783000: global: DynInst: [sn:202] Instruction destroyed. Instcount for system.cpu = 45
 783000: system.cpu: Removing instruction, [tid:0] [sn:203] PC (0x14468=>0x1446c).(0=>1)
 783000: global: DynInst: [sn:203] Instruction destroyed. Instcount for system.cpu = 44
 783000: system.cpu: Removing instruction, [tid:0] [sn:204] PC (0x1446c=>0x14470).(0=>1)
 783000: system.cpu: Removing instruction, [tid:0] [sn:205] PC (0x14470=>0x14500).(0=>1)
 783000: global: DynInst: [sn:205] Instruction destroyed. Instcount for system.cpu = 43
 783000: system.cpu: Removing instruction, [tid:0] [sn:206] PC (0x14500=>0x14504).(0=>1)
 783000: global: DynInst: [sn:206] Instruction destroyed. Instcount for system.cpu = 42
 783000: system.cpu: Removing instruction, [tid:0] [sn:207] PC (0x14500=>0x14504).(1=>2)
 783000: global: DynInst: [sn:207] Instruction destroyed. Instcount for system.cpu = 41
 783000: system.cpu: Removing instruction, [tid:0] [sn:208] PC (0x14504=>0x14508).(0=>1)
 783000: global: DynInst: [sn:208] Instruction destroyed. Instcount for system.cpu = 40
 783000: system.cpu: Removing instruction, [tid:0] [sn:209] PC (0x14508=>0x14464).(0=>1)
 783000: global: DynInst: [sn:209] Instruction destroyed. Instcount for system.cpu = 39
 783000: system.cpu: Removing instruction, [tid:0] [sn:210] PC (0x1450c=>0x14510).(0=>1)
 783000: system.cpu: Removing instruction, [tid:0] [sn:211] PC (0x14510=>0x14514).(0=>1)
 783000: global: DynInst: [sn:211] Instruction destroyed. Instcount for system.cpu = 38
 783000: system.cpu: Removing instruction, [tid:0] [sn:212] PC (0x14514=>0x14518).(0=>1)
 783000: system.cpu: Removing instruction, [tid:0] [sn:213] PC (0x14518=>0x1451c).(0=>1)
 783000: global: DynInst: [sn:213] Instruction destroyed. Instcount for system.cpu = 37
 783000: system.cpu: Removing instruction, [tid:0] [sn:214] PC (0x1451c=>0x14520).(0=>1)
 783000: global: DynInst: [sn:214] Instruction destroyed. Instcount for system.cpu = 36
 783000: system.cpu: Removing instruction, [tid:0] [sn:215] PC (0x14520=>0x14524).(0=>1)
 783000: global: DynInst: [sn:215] Instruction destroyed. Instcount for system.cpu = 35
 783000: system.cpu: Removing instruction, [tid:0] [sn:216] PC (0x14524=>0x14528).(0=>1)
 783000: global: DynInst: [sn:216] Instruction destroyed. Instcount for system.cpu = 34
 783000: system.cpu: Removing instruction, [tid:0] [sn:217] PC (0x14528=>0x1452c).(0=>1)
 783000: system.cpu: Removing instruction, [tid:0] [sn:218] PC (0x1452c=>0x14530).(0=>1)
 783000: system.cpu: Removing instruction, [tid:0] [sn:219] PC (0x14530=>0x14534).(0=>1)
 783000: global: DynInst: [sn:219] Instruction destroyed. Instcount for system.cpu = 33
 783000: system.cpu: Removing instruction, [tid:0] [sn:220] PC (0x14534=>0x14538).(0=>1)
 783000: global: DynInst: [sn:220] Instruction destroyed. Instcount for system.cpu = 32
 783000: system.cpu: Removing instruction, [tid:0] [sn:221] PC (0x14538=>0x1453c).(0=>1)
 783000: system.cpu: Removing instruction, [tid:0] [sn:222] PC (0x1453c=>0x14540).(0=>1)
 783000: system.cpu: Scheduling next tick!
 783500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 783500: system.cpu.fetch: Running stage.
 783500: system.cpu.fetch: There are no more threads available to fetch from.
 783500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 783500: system.cpu.decode: Processing [tid:0]
 783500: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 783500: system.cpu.decode: [tid:0]: Blocking.
 783500: system.cpu.rename: Processing [tid:0]
 783500: system.cpu.rename: [tid:0]: Free IQ: 47, Free ROB: 40, Free LQ: 15, Free SQ: 16
 783500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 783500: system.cpu.rename: [tid:0]: Stall from IEW stage detected.
 783500: system.cpu.rename: [tid:0]: Blocking.
 783500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=1), until [sn:183].
 783500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 109, [sn:183].
 783500: system.cpu.freelist: Freeing register 109.
 783500: system.cpu.iew: Issue: Processing [tid:0]
 783500: system.cpu.iew: [tid:0]: Done blocking, switching to unblocking.
 783500: system.cpu.iew: [tid:0]: Reading instructions out of the skid buffer 0.
 783500: system.cpu.iew: [tid:0]: Done unblocking.
 783500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 783500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 783500: system.cpu.iq: Not able to schedule any instructions.
 783500: system.cpu.iew: Processing [tid:0]
 783500: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x1446c=>0x144f0).(0=>1)
 783500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:183]
 783500: global: DynInst: [sn:183] Instruction destroyed. Instcount for system.cpu = 31
 783500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 783500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 783500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 783500: system.cpu.iew: IQ has 47 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 783500: system.cpu.iew: Activity this cycle.
 783500: system.cpu: Activity: 8
 783500: system.cpu.commit: Getting instructions from Rename stage.
 783500: system.cpu.commit: Trying to commit instructions in the ROB.
 783500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 783500: system.cpu: Scheduling next tick!
 784000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 784000: system.cpu.fetch: Running stage.
 784000: system.cpu.fetch: There are no more threads available to fetch from.
 784000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 784000: system.cpu.decode: Processing [tid:0]
 784000: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 784000: system.cpu.decode: [tid:0]: Blocking.
 784000: system.cpu.rename: Processing [tid:0]
 784000: system.cpu.rename: [tid:0]: Free IQ: 47, Free ROB: 40, Free LQ: 15, Free SQ: 16
 784000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 784000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 784000: system.cpu.rename: [tid:0]: 40 rob free
 784000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 47, instsInProgress: 0, dispatched Insts: 0
 784000: system.cpu.rename: [tid:0]: 47 iq free
 784000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 784000: system.cpu.rename: [tid:0]: Done blocking, switching to unblocking.
 784000: system.cpu.rename: [tid:0]: Trying to unblock.
 784000: system.cpu.rename: [tid:0]: Done unblocking.
 784000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 784000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 784000: system.cpu.rename: Activity this cycle.
 784000: system.cpu: Activity: 9
 784000: system.cpu.iew: Issue: Processing [tid:0]
 784000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 784000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 784000: system.cpu.iq: Not able to schedule any instructions.
 784000: system.cpu.iew: Processing [tid:0]
 784000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 784000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 784000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 784000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 784000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 784000: system.cpu.iew: IQ has 47 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 784000: system.cpu.iew: Activity this cycle.
 784000: system.cpu.commit: Getting instructions from Rename stage.
 784000: system.cpu.commit: Trying to commit instructions in the ROB.
 784000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 784000: system.cpu: Scheduling next tick!
 784500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 784500: system.cpu.fetch: Running stage.
 784500: system.cpu.fetch: There are no more threads available to fetch from.
 784500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 784500: system.cpu.decode: Processing [tid:0]
 784500: system.cpu.decode: [tid:0]: Done blocking, switching to unblocking.
 784500: system.cpu.decode: [tid:0]: Done unblocking.
 784500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 784500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 784500: system.cpu.decode: Activity this cycle.
 784500: system.cpu: Activity: 10
 784500: system.cpu.rename: Processing [tid:0]
 784500: system.cpu.rename: [tid:0]: Free IQ: 47, Free ROB: 40, Free LQ: 16, Free SQ: 16
 784500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 784500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 784500: system.cpu.rename: [tid:0]: 40 rob free
 784500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 47, instsInProgress: 0, dispatched Insts: 0
 784500: system.cpu.rename: [tid:0]: 47 iq free
 784500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 784500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 784500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 784500: system.cpu.iew: Issue: Processing [tid:0]
 784500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 784500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 784500: system.cpu.iq: Not able to schedule any instructions.
 784500: system.cpu.iew: Processing [tid:0]
 784500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 784500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 784500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 784500: system.cpu.iew: IQ has 47 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 784500: system.cpu.commit: Getting instructions from Rename stage.
 784500: system.cpu.commit: Trying to commit instructions in the ROB.
 784500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 784500: system.cpu: Scheduling next tick!
 785000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 785000: system.cpu.fetch: Running stage.
 785000: system.cpu.fetch: There are no more threads available to fetch from.
 785000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 785000: system.cpu.decode: Processing [tid:0]
 785000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 785000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 785000: system.cpu.rename: Processing [tid:0]
 785000: system.cpu.rename: [tid:0]: Free IQ: 47, Free ROB: 40, Free LQ: 16, Free SQ: 16
 785000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 785000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 785000: system.cpu.rename: [tid:0]: 40 rob free
 785000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 47, instsInProgress: 0, dispatched Insts: 0
 785000: system.cpu.rename: [tid:0]: 47 iq free
 785000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 785000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 785000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 785000: system.cpu.iew: Issue: Processing [tid:0]
 785000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 785000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 785000: system.cpu.iq: Not able to schedule any instructions.
 785000: system.cpu.iew: Processing [tid:0]
 785000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 785000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 785000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 785000: system.cpu.iew: IQ has 47 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 785000: system.cpu.commit: Getting instructions from Rename stage.
 785000: system.cpu.commit: Trying to commit instructions in the ROB.
 785000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 785000: system.cpu: Activity: 9
 785000: system.cpu: Scheduling next tick!
 785500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 785500: system.cpu.fetch: Running stage.
 785500: system.cpu.fetch: There are no more threads available to fetch from.
 785500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 785500: system.cpu.decode: Processing [tid:0]
 785500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 785500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 785500: system.cpu.rename: Processing [tid:0]
 785500: system.cpu.rename: [tid:0]: Free IQ: 47, Free ROB: 40, Free LQ: 16, Free SQ: 16
 785500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 785500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 785500: system.cpu.rename: [tid:0]: 40 rob free
 785500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 47, instsInProgress: 0, dispatched Insts: 0
 785500: system.cpu.rename: [tid:0]: 47 iq free
 785500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 785500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 785500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 785500: system.cpu.iew: Issue: Processing [tid:0]
 785500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 785500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 785500: system.cpu.iq: Not able to schedule any instructions.
 785500: system.cpu.iew: Processing [tid:0]
 785500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 785500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 785500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 785500: system.cpu.iew: IQ has 47 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 785500: system.cpu.commit: Getting instructions from Rename stage.
 785500: system.cpu.commit: Trying to commit instructions in the ROB.
 785500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 785500: system.cpu: Activity: 8
 785500: system.cpu: Scheduling next tick!
 786000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 786000: system.cpu.fetch: Running stage.
 786000: system.cpu.fetch: There are no more threads available to fetch from.
 786000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 786000: system.cpu.decode: Processing [tid:0]
 786000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 786000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 786000: system.cpu.rename: Processing [tid:0]
 786000: system.cpu.rename: [tid:0]: Free IQ: 47, Free ROB: 40, Free LQ: 16, Free SQ: 16
 786000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 786000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 786000: system.cpu.rename: [tid:0]: 40 rob free
 786000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 47, instsInProgress: 0, dispatched Insts: 0
 786000: system.cpu.rename: [tid:0]: 47 iq free
 786000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 786000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 786000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 786000: system.cpu.iew: Issue: Processing [tid:0]
 786000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 786000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 786000: system.cpu.iq: Not able to schedule any instructions.
 786000: system.cpu.iew: Processing [tid:0]
 786000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 786000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 786000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 786000: system.cpu.iew: IQ has 47 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 786000: system.cpu.commit: Getting instructions from Rename stage.
 786000: system.cpu.commit: Trying to commit instructions in the ROB.
 786000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 786000: system.cpu: Activity: 7
 786000: system.cpu: Scheduling next tick!
 786500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 786500: system.cpu.fetch: Running stage.
 786500: system.cpu.fetch: There are no more threads available to fetch from.
 786500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 786500: system.cpu.decode: Processing [tid:0]
 786500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 786500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 786500: system.cpu.rename: Processing [tid:0]
 786500: system.cpu.rename: [tid:0]: Free IQ: 47, Free ROB: 40, Free LQ: 16, Free SQ: 16
 786500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 786500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 786500: system.cpu.rename: [tid:0]: 40 rob free
 786500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 47, instsInProgress: 0, dispatched Insts: 0
 786500: system.cpu.rename: [tid:0]: 47 iq free
 786500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 786500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 786500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 786500: system.cpu.iew: Issue: Processing [tid:0]
 786500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 786500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 786500: system.cpu.iq: Not able to schedule any instructions.
 786500: system.cpu.iew: Processing [tid:0]
 786500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 786500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 786500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 786500: system.cpu.iew: IQ has 47 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 786500: system.cpu.commit: Getting instructions from Rename stage.
 786500: system.cpu.commit: Trying to commit instructions in the ROB.
 786500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 786500: system.cpu: Activity: 6
 786500: system.cpu: Scheduling next tick!
 787000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 787000: system.cpu.fetch: Running stage.
 787000: system.cpu.fetch: There are no more threads available to fetch from.
 787000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 787000: system.cpu.decode: Processing [tid:0]
 787000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 787000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 787000: system.cpu.rename: Processing [tid:0]
 787000: system.cpu.rename: [tid:0]: Free IQ: 47, Free ROB: 40, Free LQ: 16, Free SQ: 16
 787000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 787000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 787000: system.cpu.rename: [tid:0]: 40 rob free
 787000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 47, instsInProgress: 0, dispatched Insts: 0
 787000: system.cpu.rename: [tid:0]: 47 iq free
 787000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 787000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 787000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 787000: system.cpu.iew: Issue: Processing [tid:0]
 787000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 787000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 787000: system.cpu.iq: Not able to schedule any instructions.
 787000: system.cpu.iew: Processing [tid:0]
 787000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 787000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 787000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 787000: system.cpu.iew: IQ has 47 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 787000: system.cpu.commit: Getting instructions from Rename stage.
 787000: system.cpu.commit: Trying to commit instructions in the ROB.
 787000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 787000: system.cpu: Activity: 5
 787000: system.cpu: Scheduling next tick!
 787500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 787500: system.cpu.fetch: Running stage.
 787500: system.cpu.fetch: There are no more threads available to fetch from.
 787500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 787500: system.cpu.decode: Processing [tid:0]
 787500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 787500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 787500: system.cpu.rename: Processing [tid:0]
 787500: system.cpu.rename: [tid:0]: Free IQ: 47, Free ROB: 40, Free LQ: 16, Free SQ: 16
 787500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 787500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 787500: system.cpu.rename: [tid:0]: 40 rob free
 787500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 47, instsInProgress: 0, dispatched Insts: 0
 787500: system.cpu.rename: [tid:0]: 47 iq free
 787500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 787500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 787500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 787500: system.cpu.iew: Issue: Processing [tid:0]
 787500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 787500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 787500: system.cpu.iq: Not able to schedule any instructions.
 787500: system.cpu.iew: Processing [tid:0]
 787500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 787500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 787500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 787500: system.cpu.iew: IQ has 47 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 787500: system.cpu.commit: Getting instructions from Rename stage.
 787500: system.cpu.commit: Trying to commit instructions in the ROB.
 787500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 787500: system.cpu: Activity: 4
 787500: system.cpu: Scheduling next tick!
 788000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 788000: system.cpu.fetch: Running stage.
 788000: system.cpu.fetch: There are no more threads available to fetch from.
 788000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 788000: system.cpu.decode: Processing [tid:0]
 788000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 788000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 788000: system.cpu.rename: Processing [tid:0]
 788000: system.cpu.rename: [tid:0]: Free IQ: 47, Free ROB: 40, Free LQ: 16, Free SQ: 16
 788000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 788000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 788000: system.cpu.rename: [tid:0]: 40 rob free
 788000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 47, instsInProgress: 0, dispatched Insts: 0
 788000: system.cpu.rename: [tid:0]: 47 iq free
 788000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 788000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 788000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 788000: system.cpu.iew: Issue: Processing [tid:0]
 788000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 788000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 788000: system.cpu.iq: Not able to schedule any instructions.
 788000: system.cpu.iew: Processing [tid:0]
 788000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 788000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 788000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 788000: system.cpu.iew: IQ has 47 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 788000: system.cpu.commit: Getting instructions from Rename stage.
 788000: system.cpu.commit: Trying to commit instructions in the ROB.
 788000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 788000: system.cpu: Activity: 3
 788000: system.cpu: Scheduling next tick!
 788500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 788500: system.cpu.fetch: Running stage.
 788500: system.cpu.fetch: There are no more threads available to fetch from.
 788500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 788500: system.cpu.decode: Processing [tid:0]
 788500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 788500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 788500: system.cpu.rename: Processing [tid:0]
 788500: system.cpu.rename: [tid:0]: Free IQ: 47, Free ROB: 40, Free LQ: 16, Free SQ: 16
 788500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 788500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 788500: system.cpu.rename: [tid:0]: 40 rob free
 788500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 47, instsInProgress: 0, dispatched Insts: 0
 788500: system.cpu.rename: [tid:0]: 47 iq free
 788500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 788500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 788500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 788500: system.cpu.iew: Issue: Processing [tid:0]
 788500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 788500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 788500: system.cpu.iq: Not able to schedule any instructions.
 788500: system.cpu.iew: Processing [tid:0]
 788500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 788500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 788500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 788500: system.cpu.iew: IQ has 47 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 788500: system.cpu.commit: Getting instructions from Rename stage.
 788500: system.cpu.commit: Trying to commit instructions in the ROB.
 788500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 788500: system.cpu: Activity: 2
 788500: system.cpu: Scheduling next tick!
 789000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 789000: system.cpu.fetch: Running stage.
 789000: system.cpu.fetch: There are no more threads available to fetch from.
 789000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 789000: system.cpu.decode: Processing [tid:0]
 789000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 789000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 789000: system.cpu.rename: Processing [tid:0]
 789000: system.cpu.rename: [tid:0]: Free IQ: 47, Free ROB: 40, Free LQ: 16, Free SQ: 16
 789000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 789000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 789000: system.cpu.rename: [tid:0]: 40 rob free
 789000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 47, instsInProgress: 0, dispatched Insts: 0
 789000: system.cpu.rename: [tid:0]: 47 iq free
 789000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 789000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 789000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 789000: system.cpu.iew: Issue: Processing [tid:0]
 789000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 789000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 789000: system.cpu.iq: Not able to schedule any instructions.
 789000: system.cpu.iew: Processing [tid:0]
 789000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 789000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 789000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 789000: system.cpu.iew: IQ has 47 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 789000: system.cpu.commit: Getting instructions from Rename stage.
 789000: system.cpu.commit: Trying to commit instructions in the ROB.
 789000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 789000: system.cpu: Activity: 1
 789000: system.cpu: Scheduling next tick!
 789500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 789500: system.cpu.fetch: Running stage.
 789500: system.cpu.fetch: There are no more threads available to fetch from.
 789500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 789500: system.cpu.decode: Processing [tid:0]
 789500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 789500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 789500: system.cpu.rename: Processing [tid:0]
 789500: system.cpu.rename: [tid:0]: Free IQ: 47, Free ROB: 40, Free LQ: 16, Free SQ: 16
 789500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 789500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 789500: system.cpu.rename: [tid:0]: 40 rob free
 789500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 47, instsInProgress: 0, dispatched Insts: 0
 789500: system.cpu.rename: [tid:0]: 47 iq free
 789500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 789500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 789500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 789500: system.cpu.iew: Issue: Processing [tid:0]
 789500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 789500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 789500: system.cpu.iq: Not able to schedule any instructions.
 789500: system.cpu.iew: Processing [tid:0]
 789500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 789500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 789500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 789500: system.cpu.iew: IQ has 47 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 789500: system.cpu.commit: Getting instructions from Rename stage.
 789500: system.cpu.commit: Trying to commit instructions in the ROB.
 789500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 789500: system.cpu: Activity: 0
 789500: system.cpu: No activity left!
 789500: system.cpu: Idle!
 838500: system.cpu.icache_port: Fetch unit received timing
 838500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 838500: system.cpu: Waking up CPU
 838500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 838500: system.cpu.fetch: Activating stage.
 838500: system.cpu: Activity: 1
 838500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 838500: system.cpu.fetch: Running stage.
 838500: system.cpu.fetch: Attempting to fetch from [tid:0]
 838500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 838500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 838500: global: DynInst: [sn:258] Instruction created. Instcount for system.cpu = 32
 838500: system.cpu.fetch: [tid:0]: Instruction PC 0x144f0 (0) created [sn:258].
 838500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [r0, #-4]
 838500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 838500: global: DynInst: [sn:259] Instruction created. Instcount for system.cpu = 33
 838500: system.cpu.fetch: [tid:0]: Instruction PC 0x144f4 (0) created [sn:259].
 838500: system.cpu.fetch: [tid:0]: Instruction is:   mov   r5, #1
 838500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 838500: global: DynInst: [sn:260] Instruction created. Instcount for system.cpu = 34
 838500: system.cpu.fetch: [tid:0]: Instruction PC 0x144f8 (0) created [sn:260].
 838500: system.cpu.fetch: [tid:0]: Instruction is:   str   r2, [sp, #4]
 838500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 838500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 838500: system.cpu.fetch: [tid:0][sn:258]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 838500: system.cpu.fetch: [tid:0][sn:259]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 838500: system.cpu.fetch: [tid:0][sn:260]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 838500: system.cpu.fetch: Activity this cycle.
 838500: system.cpu: Activity: 2
 838500: system.cpu.decode: Processing [tid:0]
 838500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 838500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 838500: system.cpu.rename: Processing [tid:0]
 838500: system.cpu.rename: [tid:0]: Free IQ: 47, Free ROB: 40, Free LQ: 16, Free SQ: 16
 838500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 838500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 838500: system.cpu.rename: [tid:0]: 40 rob free
 838500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 47, instsInProgress: 0, dispatched Insts: 0
 838500: system.cpu.rename: [tid:0]: 47 iq free
 838500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 838500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 838500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 838500: system.cpu.iew: Issue: Processing [tid:0]
 838500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 838500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 838500: system.cpu.iq: Not able to schedule any instructions.
 838500: system.cpu.iew: Processing [tid:0]
 838500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 838500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 838500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 838500: system.cpu.iew: IQ has 47 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 838500: system.cpu.commit: Getting instructions from Rename stage.
 838500: system.cpu.commit: Trying to commit instructions in the ROB.
 838500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 838500: system.cpu: Scheduling next tick!
 839000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 839000: system.cpu.fetch: Running stage.
 839000: system.cpu.fetch: Attempting to fetch from [tid:0]
 839000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 839000: global: DynInst: [sn:261] Instruction created. Instcount for system.cpu = 35
 839000: system.cpu.fetch: [tid:0]: Instruction PC 0x144fc (0) created [sn:261].
 839000: system.cpu.fetch: [tid:0]: Instruction is:   mvn   r2, #0
 839000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 839000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14500=>0x14504).(0=>1).
 839000: system.cpu.fetch: [tid:0] Fetching cache line 0x14500 for addr 0x14500
 839000: system.cpu: CPU already running.
 839000: system.cpu.fetch: Fetch: Doing instruction read.
 839000: system.cpu.fetch: [tid:0]: Doing Icache access.
 839000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 839000: system.cpu.fetch: Deactivating stage.
 839000: system.cpu: Activity: 1
 839000: system.cpu.fetch: [tid:0][sn:261]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 839000: system.cpu.fetch: Activity this cycle.
 839000: system.cpu: Activity: 2
 839000: system.cpu.decode: Processing [tid:0]
 839000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 839000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 839000: system.cpu.rename: Processing [tid:0]
 839000: system.cpu.rename: [tid:0]: Free IQ: 47, Free ROB: 40, Free LQ: 16, Free SQ: 16
 839000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 839000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 839000: system.cpu.rename: [tid:0]: 40 rob free
 839000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 47, instsInProgress: 0, dispatched Insts: 0
 839000: system.cpu.rename: [tid:0]: 47 iq free
 839000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 839000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 839000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 839000: system.cpu.iew: Issue: Processing [tid:0]
 839000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 839000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 839000: system.cpu.iq: Not able to schedule any instructions.
 839000: system.cpu.iew: Processing [tid:0]
 839000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 839000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 839000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 839000: system.cpu.iew: IQ has 47 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 839000: system.cpu.commit: Getting instructions from Rename stage.
 839000: system.cpu.commit: Trying to commit instructions in the ROB.
 839000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 839000: system.cpu: Scheduling next tick!
 839500: system.cpu.icache_port: Fetch unit received timing
 839500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 839500: system.cpu: CPU already running.
 839500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 839500: system.cpu.fetch: Activating stage.
 839500: system.cpu: Activity: 3
 839500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 839500: system.cpu.fetch: Running stage.
 839500: system.cpu.fetch: Attempting to fetch from [tid:0]
 839500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 839500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 839500: global: DynInst: [sn:262] Instruction created. Instcount for system.cpu = 36
 839500: system.cpu.fetch: [tid:0]: Instruction PC 0x14500 (0) created [sn:262].
 839500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [r0] #8
 839500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 839500: global: DynInst: [sn:263] Instruction created. Instcount for system.cpu = 37
 839500: system.cpu.fetch: [tid:0]: Instruction PC 0x14500 (1) created [sn:263].
 839500: system.cpu.fetch: [tid:0]: Instruction is:   addi_uop   r0, r0, #8
 839500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 839500: global: DynInst: [sn:264] Instruction created. Instcount for system.cpu = 38
 839500: system.cpu.fetch: [tid:0]: Instruction PC 0x14504 (0) created [sn:264].
 839500: system.cpu.fetch: [tid:0]: Instruction is:   cmps   r3, #0
 839500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 839500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 839500: system.cpu.fetch: [tid:0][sn:262]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 839500: system.cpu.fetch: [tid:0][sn:263]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 839500: system.cpu.fetch: [tid:0][sn:264]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 839500: system.cpu.fetch: Activity this cycle.
 839500: system.cpu: Activity: 4
 839500: system.cpu.decode: Processing [tid:0]
 839500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 839500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 839500: system.cpu.rename: Processing [tid:0]
 839500: system.cpu.rename: [tid:0]: Free IQ: 47, Free ROB: 40, Free LQ: 16, Free SQ: 16
 839500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 839500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 839500: system.cpu.rename: [tid:0]: 40 rob free
 839500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 47, instsInProgress: 0, dispatched Insts: 0
 839500: system.cpu.rename: [tid:0]: 47 iq free
 839500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 839500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 839500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 839500: system.cpu.iew: Issue: Processing [tid:0]
 839500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 839500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 839500: system.cpu.iq: Not able to schedule any instructions.
 839500: system.cpu.iew: Processing [tid:0]
 839500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 839500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 839500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 839500: system.cpu.iew: IQ has 47 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 839500: system.cpu.commit: Getting instructions from Rename stage.
 839500: system.cpu.commit: Trying to commit instructions in the ROB.
 839500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 839500: system.cpu: Scheduling next tick!
 840000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 840000: system.cpu.fetch: Running stage.
 840000: system.cpu.fetch: Attempting to fetch from [tid:0]
 840000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 840000: global: DynInst: [sn:265] Instruction created. Instcount for system.cpu = 39
 840000: system.cpu.fetch: [tid:0]: Instruction PC 0x14508 (0) created [sn:265].
 840000: system.cpu.fetch: [tid:0]: Instruction is:   bne   
 840000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 840000: system.cpu.fetch: [tid:0]: [sn:265]:Branch predicted to be not taken.
 840000: system.cpu.fetch: [tid:0]: [sn:265] Branch predicted to go to (0x1450c=>0x14510).(0=>1).
 840000: global: DynInst: [sn:266] Instruction created. Instcount for system.cpu = 40
 840000: system.cpu.fetch: [tid:0]: Instruction PC 0x1450c (0) created [sn:266].
 840000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #360]
 840000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 840000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14510=>0x14514).(0=>1).
 840000: system.cpu.fetch: [tid:0] Fetching cache line 0x14510 for addr 0x14510
 840000: system.cpu: CPU already running.
 840000: system.cpu.fetch: Fetch: Doing instruction read.
 840000: system.cpu.fetch: [tid:0]: Doing Icache access.
 840000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 840000: system.cpu.fetch: Deactivating stage.
 840000: system.cpu: Activity: 3
 840000: system.cpu.fetch: [tid:0][sn:265]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 840000: system.cpu.fetch: [tid:0][sn:266]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 840000: system.cpu.fetch: Activity this cycle.
 840000: system.cpu: Activity: 4
 840000: system.cpu.decode: Processing [tid:0]
 840000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 840000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 840000: system.cpu.decode: [tid:0]: Processing instruction [sn:258] with PC (0x144f0=>0x144f4).(0=>1)
 840000: system.cpu.decode: [tid:0]: Processing instruction [sn:259] with PC (0x144f4=>0x144f8).(0=>1)
 840000: system.cpu.decode: [tid:0]: Processing instruction [sn:260] with PC (0x144f8=>0x144fc).(0=>1)
 840000: system.cpu.decode: Activity this cycle.
 840000: system.cpu.rename: Processing [tid:0]
 840000: system.cpu.rename: [tid:0]: Free IQ: 47, Free ROB: 40, Free LQ: 16, Free SQ: 16
 840000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 840000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 840000: system.cpu.rename: [tid:0]: 40 rob free
 840000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 47, instsInProgress: 0, dispatched Insts: 0
 840000: system.cpu.rename: [tid:0]: 47 iq free
 840000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 840000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 840000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 840000: system.cpu.iew: Issue: Processing [tid:0]
 840000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 840000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 840000: system.cpu.iq: Not able to schedule any instructions.
 840000: system.cpu.iew: Processing [tid:0]
 840000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 840000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 840000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 840000: system.cpu.iew: IQ has 47 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 840000: system.cpu.commit: Getting instructions from Rename stage.
 840000: system.cpu.commit: Trying to commit instructions in the ROB.
 840000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 840000: system.cpu: Scheduling next tick!
 840500: system.cpu.icache_port: Fetch unit received timing
 840500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 840500: system.cpu: CPU already running.
 840500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 840500: system.cpu.fetch: Activating stage.
 840500: system.cpu: Activity: 5
 840500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 840500: system.cpu.fetch: Running stage.
 840500: system.cpu.fetch: Attempting to fetch from [tid:0]
 840500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 840500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 840500: global: DynInst: [sn:267] Instruction created. Instcount for system.cpu = 41
 840500: system.cpu.fetch: [tid:0]: Instruction PC 0x14510 (0) created [sn:267].
 840500: system.cpu.fetch: [tid:0]: Instruction is:   cmps   r2, #15
 840500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 840500: global: DynInst: [sn:268] Instruction created. Instcount for system.cpu = 42
 840500: system.cpu.fetch: [tid:0]: Instruction PC 0x14514 (0) created [sn:268].
 840500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #360]
 840500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 840500: global: DynInst: [sn:269] Instruction created. Instcount for system.cpu = 43
 840500: system.cpu.fetch: [tid:0]: Instruction PC 0x14518 (0) created [sn:269].
 840500: system.cpu.fetch: [tid:0]: Instruction is:   str   r5, [r3, #0]
 840500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 840500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 840500: system.cpu.fetch: [tid:0][sn:267]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 840500: system.cpu.fetch: [tid:0][sn:268]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 840500: system.cpu.fetch: [tid:0][sn:269]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 840500: system.cpu.fetch: Activity this cycle.
 840500: system.cpu: Activity: 6
 840500: system.cpu.decode: Processing [tid:0]
 840500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 840500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 840500: system.cpu.decode: [tid:0]: Processing instruction [sn:261] with PC (0x144fc=>0x14500).(0=>1)
 840500: system.cpu.decode: Activity this cycle.
 840500: system.cpu.rename: Processing [tid:0]
 840500: system.cpu.rename: [tid:0]: Free IQ: 47, Free ROB: 40, Free LQ: 16, Free SQ: 16
 840500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 840500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 840500: system.cpu.rename: [tid:0]: 40 rob free
 840500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 47, instsInProgress: 0, dispatched Insts: 0
 840500: system.cpu.rename: [tid:0]: 47 iq free
 840500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 840500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 840500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 840500: system.cpu.iew: Issue: Processing [tid:0]
 840500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 840500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 840500: system.cpu.iq: Not able to schedule any instructions.
 840500: system.cpu.iew: Processing [tid:0]
 840500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 840500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 840500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 840500: system.cpu.iew: IQ has 47 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 840500: system.cpu.commit: Getting instructions from Rename stage.
 840500: system.cpu.commit: Trying to commit instructions in the ROB.
 840500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 840500: system.cpu: Scheduling next tick!
 841000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 841000: system.cpu.fetch: Running stage.
 841000: system.cpu.fetch: Attempting to fetch from [tid:0]
 841000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 841000: global: DynInst: [sn:270] Instruction created. Instcount for system.cpu = 44
 841000: system.cpu.fetch: [tid:0]: Instruction PC 0x1451c (0) created [sn:270].
 841000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [sp, #4]
 841000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 841000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14520=>0x14524).(0=>1).
 841000: system.cpu.fetch: [tid:0] Fetching cache line 0x14520 for addr 0x14520
 841000: system.cpu: CPU already running.
 841000: system.cpu.fetch: Fetch: Doing instruction read.
 841000: system.cpu.fetch: [tid:0]: Doing Icache access.
 841000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 841000: system.cpu.fetch: Deactivating stage.
 841000: system.cpu: Activity: 5
 841000: system.cpu.fetch: [tid:0][sn:270]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 841000: system.cpu.fetch: Activity this cycle.
 841000: system.cpu: Activity: 6
 841000: system.cpu.decode: Processing [tid:0]
 841000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 841000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 841000: system.cpu.decode: [tid:0]: Processing instruction [sn:262] with PC (0x14500=>0x14504).(0=>1)
 841000: system.cpu.decode: [tid:0]: Processing instruction [sn:263] with PC (0x14500=>0x14504).(1=>2)
 841000: system.cpu.decode: [tid:0]: Processing instruction [sn:264] with PC (0x14504=>0x14508).(0=>1)
 841000: system.cpu.decode: Activity this cycle.
 841000: system.cpu.rename: Processing [tid:0]
 841000: system.cpu.rename: [tid:0]: Free IQ: 47, Free ROB: 40, Free LQ: 16, Free SQ: 16
 841000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 841000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 841000: system.cpu.rename: [tid:0]: 40 rob free
 841000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 47, instsInProgress: 0, dispatched Insts: 0
 841000: system.cpu.rename: [tid:0]: 47 iq free
 841000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 841000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 841000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 841000: system.cpu.rename: [tid:0]: 40 rob free
 841000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 47, instsInProgress: 0, dispatched Insts: 0
 841000: system.cpu.rename: [tid:0]: 47 iq free
 841000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 841000: system.cpu.rename: [tid:0]: 0 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 841000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 841000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 841000: system.cpu.rename: [tid:0]: Processing instruction [sn:258] with PC (0x144f0=>0x144f4).(0=>1).
 841000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0 (flattened 0), got phys reg 120
 841000: system.cpu.rename: [tid:0]: Register 120 is ready.
 841000: global: [sn:258] has 1 ready out of 5 sources. RTI 0)
 841000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 841000: system.cpu.rename: [tid:0]: Register 960 is ready.
 841000: global: [sn:258] has 2 ready out of 5 sources. RTI 0)
 841000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 841000: system.cpu.rename: [tid:0]: Register 325 is ready.
 841000: global: [sn:258] has 3 ready out of 5 sources. RTI 0)
 841000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 841000: system.cpu.rename: [tid:0]: Register 325 is ready.
 841000: global: [sn:258] has 4 ready out of 5 sources. RTI 0)
 841000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 841000: system.cpu.rename: [tid:0]: Register 325 is ready.
 841000: global: [sn:258] has 5 ready out of 5 sources. RTI 0)
 841000: global: Renamed reg 2 to physical reg 7 old mapping was 80
 841000: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 7.
 841000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=1), [sn:258].
 841000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 841000: system.cpu.rename: [tid:0]: Processing instruction [sn:259] with PC (0x144f4=>0x144f8).(0=>1).
 841000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 841000: system.cpu.rename: [tid:0]: Register 325 is ready.
 841000: global: [sn:259] has 1 ready out of 3 sources. RTI 0)
 841000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 841000: system.cpu.rename: [tid:0]: Register 325 is ready.
 841000: global: [sn:259] has 2 ready out of 3 sources. RTI 0)
 841000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 841000: system.cpu.rename: [tid:0]: Register 325 is ready.
 841000: global: [sn:259] has 3 ready out of 3 sources. RTI 0)
 841000: global: Renamed reg 5 to physical reg 47 old mapping was 81
 841000: system.cpu.rename: [tid:0]: Renaming arch reg 5 to physical reg 47.
 841000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=2), [sn:259].
 841000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 841000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 16, storesInProgress: 0, stores dispatchedToSQ: 0
 841000: system.cpu.rename: [tid:0]: Processing instruction [sn:260] with PC (0x144f8=>0x144fc).(0=>1).
 841000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13 (flattened 13), got phys reg 77
 841000: system.cpu.rename: [tid:0]: Register 77 is ready.
 841000: global: [sn:260] has 1 ready out of 6 sources. RTI 0)
 841000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 841000: system.cpu.rename: [tid:0]: Register 960 is ready.
 841000: global: [sn:260] has 2 ready out of 6 sources. RTI 0)
 841000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 841000: system.cpu.rename: [tid:0]: Register 325 is ready.
 841000: global: [sn:260] has 3 ready out of 6 sources. RTI 0)
 841000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 841000: system.cpu.rename: [tid:0]: Register 325 is ready.
 841000: global: [sn:260] has 4 ready out of 6 sources. RTI 0)
 841000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 841000: system.cpu.rename: [tid:0]: Register 325 is ready.
 841000: global: [sn:260] has 5 ready out of 6 sources. RTI 0)
 841000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2 (flattened 2), got phys reg 7
 841000: system.cpu.rename: [tid:0]: Register 7 is not ready.
 841000: system.cpu.rename: Activity this cycle.
 841000: system.cpu.iew: Issue: Processing [tid:0]
 841000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 841000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 841000: system.cpu.iq: Not able to schedule any instructions.
 841000: system.cpu.iew: Processing [tid:0]
 841000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 841000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 841000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 841000: system.cpu.iew: IQ has 47 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 841000: system.cpu.commit: Getting instructions from Rename stage.
 841000: system.cpu.commit: Trying to commit instructions in the ROB.
 841000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 841000: system.cpu: Scheduling next tick!
 841500: system.cpu.icache_port: Fetch unit received timing
 841500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 841500: system.cpu: CPU already running.
 841500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 841500: system.cpu.fetch: Activating stage.
 841500: system.cpu: Activity: 7
 841500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 841500: system.cpu.fetch: Running stage.
 841500: system.cpu.fetch: Attempting to fetch from [tid:0]
 841500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 841500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 841500: global: DynInst: [sn:271] Instruction created. Instcount for system.cpu = 45
 841500: system.cpu.fetch: [tid:0]: Instruction PC 0x14520 (0) created [sn:271].
 841500: system.cpu.fetch: [tid:0]: Instruction is:   str   r6, [r4, #4]
 841500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 841500: global: DynInst: [sn:272] Instruction created. Instcount for system.cpu = 46
 841500: system.cpu.fetch: [tid:0]: Instruction PC 0x14524 (0) created [sn:272].
 841500: system.cpu.fetch: [tid:0]: Instruction is:   str   r3, [r2, #0]
 841500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 841500: global: DynInst: [sn:273] Instruction created. Instcount for system.cpu = 47
 841500: system.cpu.fetch: [tid:0]: Instruction PC 0x14528 (0) created [sn:273].
 841500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #344]
 841500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 841500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 841500: system.cpu.fetch: [tid:0][sn:271]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 841500: system.cpu.fetch: [tid:0][sn:272]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 841500: system.cpu.fetch: [tid:0][sn:273]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 841500: system.cpu.fetch: Activity this cycle.
 841500: system.cpu: Activity: 8
 841500: system.cpu.decode: Processing [tid:0]
 841500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 841500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 841500: system.cpu.decode: [tid:0]: Processing instruction [sn:265] with PC (0x14508=>0x1450c).(0=>1)
 841500: system.cpu.decode: [tid:0]: Processing instruction [sn:266] with PC (0x1450c=>0x14510).(0=>1)
 841500: system.cpu.decode: Activity this cycle.
 841500: system.cpu.rename: Processing [tid:0]
 841500: system.cpu.rename: [tid:0]: Free IQ: 47, Free ROB: 40, Free LQ: 16, Free SQ: 16
 841500: system.cpu.rename: [tid:0]: 3 instructions not yet in ROB
 841500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 3, dispatched Insts: 0
 841500: system.cpu.rename: [tid:0]: 37 rob free
 841500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 47, instsInProgress: 3, dispatched Insts: 0
 841500: system.cpu.rename: [tid:0]: 44 iq free
 841500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 0
 841500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 841500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 3, dispatched Insts: 0
 841500: system.cpu.rename: [tid:0]: 37 rob free
 841500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 47, instsInProgress: 3, dispatched Insts: 0
 841500: system.cpu.rename: [tid:0]: 44 iq free
 841500: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
 841500: system.cpu.rename: [tid:0]: 3 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 841500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 841500: system.cpu.rename: [tid:0]: Processing instruction [sn:261] with PC (0x144fc=>0x14500).(0=>1).
 841500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 841500: system.cpu.rename: [tid:0]: Register 325 is ready.
 841500: global: [sn:261] has 1 ready out of 3 sources. RTI 0)
 841500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 841500: system.cpu.rename: [tid:0]: Register 325 is ready.
 841500: global: [sn:261] has 2 ready out of 3 sources. RTI 0)
 841500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 841500: system.cpu.rename: [tid:0]: Register 325 is ready.
 841500: global: [sn:261] has 3 ready out of 3 sources. RTI 0)
 841500: global: Renamed reg 2 to physical reg 51 old mapping was 7
 841500: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 51.
 841500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=3), [sn:261].
 841500: system.cpu.rename: Activity this cycle.
 841500: system.cpu.iew: Issue: Processing [tid:0]
 841500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 841500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x144f0=>0x144f4).(0=>1) [sn:258] [tid:0] to IQ.
 841500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:258]
 841500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 841500: system.cpu.iew.lsq.thread0: Inserting load PC (0x144f0=>0x144f4).(0=>1), idx:5 [sn:258]
 841500: system.cpu.iq: Adding instruction [sn:258] PC (0x144f0=>0x144f4).(0=>1) to the IQ.
 841500: memdepentry: Memory dependency entry created.  memdep_count=1 (0x144f0=>0x144f4).(0=>1)
 841500: global: Inst 0x144f0 with index 316 had no SSID
 841500: system.cpu.memDep0: No dependency for inst PC (0x144f0=>0x144f4).(0=>1) [sn:258].
 841500: system.cpu.memDep0: Adding instruction [sn:258] to the ready list.
 841500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x144f0=>0x144f4).(0=>1) opclass:32 [sn:258].
 841500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x144f4=>0x144f8).(0=>1) [sn:259] [tid:0] to IQ.
 841500: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:259]
 841500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x144f8=>0x144fc).(0=>1) [sn:260] [tid:0] to IQ.
 841500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:260]
 841500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 841500: system.cpu.iew.lsq.thread0: Inserting store PC (0x144f8=>0x144fc).(0=>1), idx:9 [sn:260]
 841500: system.cpu.iq: Adding instruction [sn:260] PC (0x144f8=>0x144fc).(0=>1) to the IQ.
 841500: system.cpu.iq: Instruction PC (0x144f8=>0x144fc).(0=>1) has src reg 7 that is being added to the dependency chain.
 841500: memdepentry: Memory dependency entry created.  memdep_count=2 (0x144f8=>0x144fc).(0=>1)
 841500: global: Inst 0x144f8 with index 318 had no SSID
 841500: system.cpu.memDep0: No dependency for inst PC (0x144f8=>0x144fc).(0=>1) [sn:260].
 841500: system.cpu.memDep0: Inserting store PC (0x144f8=>0x144fc).(0=>1) [sn:260].
 841500: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:259]
 841500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 841500: system.cpu.iq: Thread 0: Issuing instruction PC (0x144f0=>0x144f4).(0=>1) [sn:258]
 841500: system.cpu.memDep0: Issuing instruction PC 0x144f0 [sn:258].
 841500: system.cpu.iew: Processing [tid:0]
 841500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 841500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 841500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 841500: system.cpu.iew: IQ has 45 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 15 free entries.
 841500: system.cpu.commit: Getting instructions from Rename stage.
 841500: system.cpu.commit: Inserting PC (0x144f0=>0x144f4).(0=>1) [sn:258] [tid:0] into ROB.
 841500: system.cpu.rob: Adding inst PC (0x144f0=>0x144f4).(0=>1) to the ROB.
 841500: system.cpu.rob: [tid:0] Now has 1 instructions.
 841500: system.cpu.commit: Inserting PC (0x144f4=>0x144f8).(0=>1) [sn:259] [tid:0] into ROB.
 841500: system.cpu.rob: Adding inst PC (0x144f4=>0x144f8).(0=>1) to the ROB.
 841500: system.cpu.rob: [tid:0] Now has 2 instructions.
 841500: system.cpu.commit: Inserting PC (0x144f8=>0x144fc).(0=>1) [sn:260] [tid:0] into ROB.
 841500: system.cpu.rob: Adding inst PC (0x144f8=>0x144fc).(0=>1) to the ROB.
 841500: system.cpu.rob: [tid:0] Now has 3 instructions.
 841500: system.cpu.commit: Trying to commit instructions in the ROB.
 841500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:258] PC (0x144f0=>0x144f4).(0=>1) is head of ROB and not ready
 841500: system.cpu.commit: [tid:0]: ROB has 3 insts & 37 free entries.
 841500: system.cpu.commit: Activity This Cycle.
 841500: system.cpu: Scheduling next tick!
 842000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 842000: system.cpu.fetch: Running stage.
 842000: system.cpu.fetch: Attempting to fetch from [tid:0]
 842000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 842000: global: DynInst: [sn:274] Instruction created. Instcount for system.cpu = 48
 842000: system.cpu.fetch: [tid:0]: Instruction PC 0x1452c (0) created [sn:274].
 842000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #344]
 842000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 842000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14530=>0x14534).(0=>1).
 842000: system.cpu.fetch: [tid:0] Fetching cache line 0x14530 for addr 0x14530
 842000: system.cpu: CPU already running.
 842000: system.cpu.fetch: Fetch: Doing instruction read.
 842000: system.cpu.fetch: [tid:0]: Doing Icache access.
 842000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 842000: system.cpu.fetch: Deactivating stage.
 842000: system.cpu: Activity: 7
 842000: system.cpu.fetch: [tid:0][sn:274]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 842000: system.cpu.fetch: Activity this cycle.
 842000: system.cpu: Activity: 8
 842000: system.cpu.decode: Processing [tid:0]
 842000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 842000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 842000: system.cpu.decode: [tid:0]: Processing instruction [sn:267] with PC (0x14510=>0x14514).(0=>1)
 842000: system.cpu.decode: [tid:0]: Processing instruction [sn:268] with PC (0x14514=>0x14518).(0=>1)
 842000: system.cpu.decode: [tid:0]: Processing instruction [sn:269] with PC (0x14518=>0x1451c).(0=>1)
 842000: system.cpu.decode: Activity this cycle.
 842000: system.cpu.rename: Processing [tid:0]
 842000: system.cpu.rename: [tid:0]: Free IQ: 47, Free ROB: 37, Free LQ: 16, Free SQ: 16
 842000: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 842000: system.cpu.rename: calcFreeROBEntires: free robEntries: 37, instsInProgress: 4, dispatched Insts: 3
 842000: system.cpu.rename: [tid:0]: 36 rob free
 842000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 47, instsInProgress: 4, dispatched Insts: 3
 842000: system.cpu.rename: [tid:0]: 46 iq free
 842000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 1
 842000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 842000: system.cpu.rename: calcFreeROBEntires: free robEntries: 37, instsInProgress: 4, dispatched Insts: 3
 842000: system.cpu.rename: [tid:0]: 36 rob free
 842000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 47, instsInProgress: 4, dispatched Insts: 3
 842000: system.cpu.rename: [tid:0]: 46 iq free
 842000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 842000: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 842000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 842000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 1
 842000: system.cpu.rename: [tid:0]: Processing instruction [sn:262] with PC (0x14500=>0x14504).(0=>1).
 842000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0 (flattened 0), got phys reg 120
 842000: system.cpu.rename: [tid:0]: Register 120 is ready.
 842000: global: [sn:262] has 1 ready out of 5 sources. RTI 0)
 842000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 842000: system.cpu.rename: [tid:0]: Register 960 is ready.
 842000: global: [sn:262] has 2 ready out of 5 sources. RTI 0)
 842000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 842000: system.cpu.rename: [tid:0]: Register 325 is ready.
 842000: global: [sn:262] has 3 ready out of 5 sources. RTI 0)
 842000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 842000: system.cpu.rename: [tid:0]: Register 325 is ready.
 842000: global: [sn:262] has 4 ready out of 5 sources. RTI 0)
 842000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 842000: system.cpu.rename: [tid:0]: Register 325 is ready.
 842000: global: [sn:262] has 5 ready out of 5 sources. RTI 0)
 842000: global: Renamed reg 3 to physical reg 50 old mapping was 122
 842000: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 50.
 842000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=4), [sn:262].
 842000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 842000: system.cpu.rename: [tid:0]: Processing instruction [sn:263] with PC (0x14500=>0x14504).(1=>2).
 842000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 842000: system.cpu.rename: [tid:0]: Register 325 is ready.
 842000: global: [sn:263] has 1 ready out of 4 sources. RTI 0)
 842000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 842000: system.cpu.rename: [tid:0]: Register 325 is ready.
 842000: global: [sn:263] has 2 ready out of 4 sources. RTI 0)
 842000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 842000: system.cpu.rename: [tid:0]: Register 325 is ready.
 842000: global: [sn:263] has 3 ready out of 4 sources. RTI 0)
 842000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0 (flattened 0), got phys reg 120
 842000: system.cpu.rename: [tid:0]: Register 120 is ready.
 842000: global: [sn:263] has 4 ready out of 4 sources. RTI 0)
 842000: global: Renamed reg 0 to physical reg 45 old mapping was 120
 842000: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 45.
 842000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=5), [sn:263].
 842000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 842000: system.cpu.rename: [tid:0]: Processing instruction [sn:264] with PC (0x14504=>0x14508).(0=>1).
 842000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 842000: system.cpu.rename: [tid:0]: Register 325 is ready.
 842000: global: [sn:264] has 1 ready out of 4 sources. RTI 0)
 842000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 842000: system.cpu.rename: [tid:0]: Register 325 is ready.
 842000: global: [sn:264] has 2 ready out of 4 sources. RTI 0)
 842000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 842000: system.cpu.rename: [tid:0]: Register 325 is ready.
 842000: global: [sn:264] has 3 ready out of 4 sources. RTI 0)
 842000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 50
 842000: system.cpu.rename: [tid:0]: Register 50 is not ready.
 842000: global: Renamed reg 0 to physical reg 374 old mapping was 356
 842000: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 374.
 842000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=6), [sn:264].
 842000: global: Renamed reg 2 to physical reg 375 old mapping was 357
 842000: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 375.
 842000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=7), [sn:264].
 842000: global: Renamed reg 1 to physical reg 376 old mapping was 358
 842000: system.cpu.rename: [tid:0]: Renaming arch reg 1 to physical reg 376.
 842000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=8), [sn:264].
 842000: system.cpu.rename: Activity this cycle.
 842000: system.cpu.iew: Issue: Processing [tid:0]
 842000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 842000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x144fc=>0x14500).(0=>1) [sn:261] [tid:0] to IQ.
 842000: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:261]
 842000: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:259]
 842000: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:259]
 842000: global: RegFile: Access to cc register 325, has data 0
 842000: global: RegFile: Access to cc register 325, has data 0
 842000: global: RegFile: Access to cc register 325, has data 0
 842000: global: RegFile: Setting int register 47 to 0x1
 842000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 842000: system.cpu.iq: Waking dependents of completed instruction.
 842000: system.cpu.iq: Waking any dependents on register 47.
 842000: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:261]
 842000: system.cpu.iew: Sending instructions to commit, [sn:259] PC (0x144f4=>0x144f8).(0=>1).
 842000: system.cpu.iew: Setting Destination Register 47
 842000: system.cpu.scoreboard: Setting reg 47 as ready
 842000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 842000: system.cpu.iq: Not able to schedule any instructions.
 842000: system.cpu.iew: Processing [tid:0]
 842000: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 842000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 842000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 842000: system.cpu.iew: IQ has 45 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 15 free entries.
 842000: system.cpu.commit: Getting instructions from Rename stage.
 842000: system.cpu.commit: Inserting PC (0x144fc=>0x14500).(0=>1) [sn:261] [tid:0] into ROB.
 842000: system.cpu.rob: Adding inst PC (0x144fc=>0x14500).(0=>1) to the ROB.
 842000: system.cpu.rob: [tid:0] Now has 4 instructions.
 842000: system.cpu.commit: Trying to commit instructions in the ROB.
 842000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:258] PC (0x144f0=>0x144f4).(0=>1) is head of ROB and not ready
 842000: system.cpu.commit: [tid:0]: ROB has 4 insts & 36 free entries.
 842000: system.cpu.commit: Activity This Cycle.
 842000: system.cpu: Scheduling next tick!
 842000: system.cpu.iq: Processing FU completion [sn:258]
 842000: system.cpu: CPU already running.
 842500: system.cpu.icache_port: Fetch unit received timing
 842500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 842500: system.cpu: CPU already running.
 842500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 842500: system.cpu.fetch: Activating stage.
 842500: system.cpu: Activity: 9
 842500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 842500: system.cpu.fetch: Running stage.
 842500: system.cpu.fetch: Attempting to fetch from [tid:0]
 842500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 842500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 842500: global: DynInst: [sn:275] Instruction created. Instcount for system.cpu = 49
 842500: system.cpu.fetch: [tid:0]: Instruction PC 0x14530 (0) created [sn:275].
 842500: system.cpu.fetch: [tid:0]: Instruction is:   str   fp, [r2, #0]
 842500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 842500: global: DynInst: [sn:276] Instruction created. Instcount for system.cpu = 50
 842500: system.cpu.fetch: [tid:0]: Instruction PC 0x14534 (0) created [sn:276].
 842500: system.cpu.fetch: [tid:0]: Instruction is:   str   r9, [r3, #0]
 842500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 842500: global: DynInst: [sn:277] Instruction created. Instcount for system.cpu = 51
 842500: system.cpu.fetch: [tid:0]: Instruction PC 0x14538 (0) created [sn:277].
 842500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #336]
 842500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 842500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 842500: system.cpu.fetch: [tid:0][sn:275]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 842500: system.cpu.fetch: [tid:0][sn:276]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 842500: system.cpu.fetch: [tid:0][sn:277]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 842500: system.cpu.fetch: Activity this cycle.
 842500: system.cpu: Activity: 10
 842500: system.cpu.decode: Processing [tid:0]
 842500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 842500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 842500: system.cpu.decode: [tid:0]: Processing instruction [sn:270] with PC (0x1451c=>0x14520).(0=>1)
 842500: system.cpu.decode: Activity this cycle.
 842500: system.cpu.rename: Processing [tid:0]
 842500: system.cpu.rename: [tid:0]: Free IQ: 47, Free ROB: 36, Free LQ: 16, Free SQ: 16
 842500: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 842500: system.cpu.rename: calcFreeROBEntires: free robEntries: 36, instsInProgress: 4, dispatched Insts: 1
 842500: system.cpu.rename: [tid:0]: 33 rob free
 842500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 47, instsInProgress: 4, dispatched Insts: 1
 842500: system.cpu.rename: [tid:0]: 44 iq free
 842500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 0
 842500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 842500: system.cpu.rename: calcFreeROBEntires: free robEntries: 36, instsInProgress: 4, dispatched Insts: 1
 842500: system.cpu.rename: [tid:0]: 33 rob free
 842500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 47, instsInProgress: 4, dispatched Insts: 1
 842500: system.cpu.rename: [tid:0]: 44 iq free
 842500: system.cpu.rename: [tid:0]: 2 available instructions to send iew.
 842500: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 1 insts dispatched to IQ last cycle.
 842500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 842500: system.cpu.rename: [tid:0]: Processing instruction [sn:265] with PC (0x14508=>0x1450c).(0=>1).
 842500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1536 (flattened 0), got phys reg 374
 842500: system.cpu.rename: [tid:0]: Register 374 is not ready.
 842500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 842500: system.cpu.rename: [tid:0]: Register 325 is ready.
 842500: global: [sn:265] has 1 ready out of 3 sources. RTI 0)
 842500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 842500: system.cpu.rename: [tid:0]: Register 325 is ready.
 842500: global: [sn:265] has 2 ready out of 3 sources. RTI 0)
 842500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 842500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 0
 842500: system.cpu.rename: [tid:0]: Processing instruction [sn:266] with PC (0x1450c=>0x14510).(0=>1).
 842500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 123
 842500: system.cpu.rename: [tid:0]: Register 123 is ready.
 842500: global: [sn:266] has 1 ready out of 5 sources. RTI 0)
 842500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 842500: system.cpu.rename: [tid:0]: Register 960 is ready.
 842500: global: [sn:266] has 2 ready out of 5 sources. RTI 0)
 842500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 842500: system.cpu.rename: [tid:0]: Register 325 is ready.
 842500: global: [sn:266] has 3 ready out of 5 sources. RTI 0)
 842500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 842500: system.cpu.rename: [tid:0]: Register 325 is ready.
 842500: global: [sn:266] has 4 ready out of 5 sources. RTI 0)
 842500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 842500: system.cpu.rename: [tid:0]: Register 325 is ready.
 842500: global: [sn:266] has 5 ready out of 5 sources. RTI 0)
 842500: global: Renamed reg 3 to physical reg 61 old mapping was 50
 842500: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 61.
 842500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=9), [sn:266].
 842500: system.cpu.rename: Activity this cycle.
 842500: system.cpu.iew: Issue: Processing [tid:0]
 842500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 842500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14500=>0x14504).(0=>1) [sn:262] [tid:0] to IQ.
 842500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:262]
 842500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 842500: system.cpu.iew.lsq.thread0: Inserting load PC (0x14500=>0x14504).(0=>1), idx:6 [sn:262]
 842500: system.cpu.iq: Adding instruction [sn:262] PC (0x14500=>0x14504).(0=>1) to the IQ.
 842500: memdepentry: Memory dependency entry created.  memdep_count=3 (0x14500=>0x14504).(0=>1)
 842500: global: Inst 0x14500 with index 320 had no SSID
 842500: system.cpu.memDep0: No dependency for inst PC (0x14500=>0x14504).(0=>1) [sn:262].
 842500: system.cpu.memDep0: Adding instruction [sn:262] to the ready list.
 842500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14500=>0x14504).(0=>1) opclass:32 [sn:262].
 842500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14500=>0x14504).(1=>2) [sn:263] [tid:0] to IQ.
 842500: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:263]
 842500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14504=>0x14508).(0=>1) [sn:264] [tid:0] to IQ.
 842500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:264]
 842500: system.cpu.iq: Adding instruction [sn:264] PC (0x14504=>0x14508).(0=>1) to the IQ.
 842500: system.cpu.iq: Instruction PC (0x14504=>0x14508).(0=>1) has src reg 50 that is being added to the dependency chain.
 842500: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:261]
 842500: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:261]
 842500: global: RegFile: Access to cc register 325, has data 0
 842500: global: RegFile: Access to cc register 325, has data 0
 842500: global: RegFile: Access to cc register 325, has data 0
 842500: global: RegFile: Setting int register 51 to 0xffffffff
 842500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 842500: system.cpu.iq: Waking dependents of completed instruction.
 842500: system.cpu.iq: Waking any dependents on register 51.
 842500: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:263]
 842500: system.cpu.iew: Execute: Executing instructions from IQ.
 842500: system.cpu.iew: Execute: Processing PC (0x144f0=>0x144f4).(0=>1), [tid:0] [sn:258].
 842500: system.cpu.iew: Execute: Calculating address for memory reference.
 842500: system.cpu.iew.lsq.thread0: Executing load PC (0x144f0=>0x144f4).(0=>1), [sn:258]
 842500: global: RegFile: Access to int register 120, has data 0xbefffed8
 842500: global: RegFile: Access to cc register 325, has data 0
 842500: global: RegFile: Access to cc register 325, has data 0
 842500: global: RegFile: Access to cc register 325, has data 0
 842500: system.cpu.iew.lsq.thread0: Read called, load idx: 5, store idx: -1, storeHead: 9 addr: 0x77ed4
 842500: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:258] PC (0x144f0=>0x144f4).(0=>1)
 842500: system.cpu.iew: Sending instructions to commit, [sn:261] PC (0x144fc=>0x14500).(0=>1).
 842500: system.cpu.iew: Setting Destination Register 51
 842500: system.cpu.scoreboard: Setting reg 51 as ready
 842500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 842500: system.cpu.iq: Thread 0: Issuing instruction PC (0x14500=>0x14504).(0=>1) [sn:262]
 842500: system.cpu.memDep0: Issuing instruction PC 0x14500 [sn:262].
 842500: system.cpu.iew: Processing [tid:0]
 842500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 842500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 842500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 842500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 842500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 842500: system.cpu.iew: IQ has 43 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 15 free entries.
 842500: system.cpu.iew: Activity this cycle.
 842500: system.cpu.commit: Getting instructions from Rename stage.
 842500: system.cpu.commit: Inserting PC (0x14500=>0x14504).(0=>1) [sn:262] [tid:0] into ROB.
 842500: system.cpu.rob: Adding inst PC (0x14500=>0x14504).(0=>1) to the ROB.
 842500: system.cpu.rob: [tid:0] Now has 5 instructions.
 842500: system.cpu.commit: Inserting PC (0x14500=>0x14504).(1=>2) [sn:263] [tid:0] into ROB.
 842500: system.cpu.rob: Adding inst PC (0x14500=>0x14504).(1=>2) to the ROB.
 842500: system.cpu.rob: [tid:0] Now has 6 instructions.
 842500: system.cpu.commit: Inserting PC (0x14504=>0x14508).(0=>1) [sn:264] [tid:0] into ROB.
 842500: system.cpu.rob: Adding inst PC (0x14504=>0x14508).(0=>1) to the ROB.
 842500: system.cpu.rob: [tid:0] Now has 7 instructions.
 842500: system.cpu.commit: Trying to commit instructions in the ROB.
 842500: system.cpu.commit: [tid:0]: Marking PC (0x144f4=>0x144f8).(0=>1), [sn:259] ready within ROB.
 842500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:258] PC (0x144f0=>0x144f4).(0=>1) is head of ROB and not ready
 842500: system.cpu.commit: [tid:0]: ROB has 7 insts & 33 free entries.
 842500: system.cpu.commit: Activity This Cycle.
 842500: system.cpu: Scheduling next tick!
 843000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 843000: system.cpu.fetch: Running stage.
 843000: system.cpu.fetch: Attempting to fetch from [tid:0]
 843000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 843000: global: DynInst: [sn:278] Instruction created. Instcount for system.cpu = 52
 843000: system.cpu.fetch: [tid:0]: Instruction PC 0x1453c (0) created [sn:278].
 843000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #336]
 843000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 843000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14540=>0x14544).(0=>1).
 843000: system.cpu.fetch: [tid:0] Fetching cache line 0x14540 for addr 0x14540
 843000: system.cpu: CPU already running.
 843000: system.cpu.fetch: Fetch: Doing instruction read.
 843000: system.cpu.fetch: [tid:0]: Doing Icache access.
 843000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 843000: system.cpu.fetch: Deactivating stage.
 843000: system.cpu: Activity: 9
 843000: system.cpu.fetch: [tid:0][sn:278]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 843000: system.cpu.fetch: Activity this cycle.
 843000: system.cpu: Activity: 10
 843000: system.cpu.decode: Processing [tid:0]
 843000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 843000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 843000: system.cpu.decode: [tid:0]: Processing instruction [sn:271] with PC (0x14520=>0x14524).(0=>1)
 843000: system.cpu.decode: [tid:0]: Processing instruction [sn:272] with PC (0x14524=>0x14528).(0=>1)
 843000: system.cpu.decode: [tid:0]: Processing instruction [sn:273] with PC (0x14528=>0x1452c).(0=>1)
 843000: system.cpu.decode: Activity this cycle.
 843000: system.cpu.rename: Processing [tid:0]
 843000: system.cpu.rename: [tid:0]: Free IQ: 43, Free ROB: 33, Free LQ: 14, Free SQ: 15
 843000: system.cpu.rename: [tid:0]: 5 instructions not yet in ROB
 843000: system.cpu.rename: calcFreeROBEntires: free robEntries: 33, instsInProgress: 5, dispatched Insts: 3
 843000: system.cpu.rename: [tid:0]: 31 rob free
 843000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 43, instsInProgress: 5, dispatched Insts: 3
 843000: system.cpu.rename: [tid:0]: 41 iq free
 843000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 2, loads dispatchedToLQ: 1
 843000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 843000: system.cpu.rename: calcFreeROBEntires: free robEntries: 33, instsInProgress: 5, dispatched Insts: 3
 843000: system.cpu.rename: [tid:0]: 31 rob free
 843000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 43, instsInProgress: 5, dispatched Insts: 3
 843000: system.cpu.rename: [tid:0]: 41 iq free
 843000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 843000: system.cpu.rename: [tid:0]: 5 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 843000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 843000: system.cpu.rename: [tid:0]: Processing instruction [sn:267] with PC (0x14510=>0x14514).(0=>1).
 843000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 843000: system.cpu.rename: [tid:0]: Register 325 is ready.
 843000: global: [sn:267] has 1 ready out of 4 sources. RTI 0)
 843000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 843000: system.cpu.rename: [tid:0]: Register 325 is ready.
 843000: global: [sn:267] has 2 ready out of 4 sources. RTI 0)
 843000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 843000: system.cpu.rename: [tid:0]: Register 325 is ready.
 843000: global: [sn:267] has 3 ready out of 4 sources. RTI 0)
 843000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2 (flattened 2), got phys reg 51
 843000: system.cpu.rename: [tid:0]: Register 51 is ready.
 843000: global: [sn:267] has 4 ready out of 4 sources. RTI 0)
 843000: global: Renamed reg 0 to physical reg 377 old mapping was 374
 843000: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 377.
 843000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=10), [sn:267].
 843000: global: Renamed reg 2 to physical reg 378 old mapping was 375
 843000: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 378.
 843000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=11), [sn:267].
 843000: global: Renamed reg 1 to physical reg 379 old mapping was 376
 843000: system.cpu.rename: [tid:0]: Renaming arch reg 1 to physical reg 379.
 843000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=12), [sn:267].
 843000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 843000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 2, loads dispatchedToLQ: 1
 843000: system.cpu.rename: [tid:0]: Processing instruction [sn:268] with PC (0x14514=>0x14518).(0=>1).
 843000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 123
 843000: system.cpu.rename: [tid:0]: Register 123 is ready.
 843000: global: [sn:268] has 1 ready out of 5 sources. RTI 0)
 843000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 843000: system.cpu.rename: [tid:0]: Register 960 is ready.
 843000: global: [sn:268] has 2 ready out of 5 sources. RTI 0)
 843000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 843000: system.cpu.rename: [tid:0]: Register 325 is ready.
 843000: global: [sn:268] has 3 ready out of 5 sources. RTI 0)
 843000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 843000: system.cpu.rename: [tid:0]: Register 325 is ready.
 843000: global: [sn:268] has 4 ready out of 5 sources. RTI 0)
 843000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 843000: system.cpu.rename: [tid:0]: Register 325 is ready.
 843000: global: [sn:268] has 5 ready out of 5 sources. RTI 0)
 843000: global: Renamed reg 2 to physical reg 63 old mapping was 51
 843000: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 63.
 843000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=13), [sn:268].
 843000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 843000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 15, storesInProgress: 0, stores dispatchedToSQ: 0
 843000: system.cpu.rename: [tid:0]: Processing instruction [sn:269] with PC (0x14518=>0x1451c).(0=>1).
 843000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 61
 843000: system.cpu.rename: [tid:0]: Register 61 is not ready.
 843000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 843000: system.cpu.rename: [tid:0]: Register 960 is ready.
 843000: global: [sn:269] has 1 ready out of 6 sources. RTI 0)
 843000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 843000: system.cpu.rename: [tid:0]: Register 325 is ready.
 843000: global: [sn:269] has 2 ready out of 6 sources. RTI 0)
 843000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 843000: system.cpu.rename: [tid:0]: Register 325 is ready.
 843000: global: [sn:269] has 3 ready out of 6 sources. RTI 0)
 843000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 843000: system.cpu.rename: [tid:0]: Register 325 is ready.
 843000: global: [sn:269] has 4 ready out of 6 sources. RTI 0)
 843000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 5 (flattened 5), got phys reg 47
 843000: system.cpu.rename: [tid:0]: Register 47 is ready.
 843000: global: [sn:269] has 5 ready out of 6 sources. RTI 0)
 843000: system.cpu.rename: Activity this cycle.
 843000: system.cpu.iew: Issue: Processing [tid:0]
 843000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 843000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14508=>0x1450c).(0=>1) [sn:265] [tid:0] to IQ.
 843000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:265]
 843000: system.cpu.iq: Adding instruction [sn:265] PC (0x14508=>0x1450c).(0=>1) to the IQ.
 843000: system.cpu.iq: Instruction PC (0x14508=>0x1450c).(0=>1) has src reg 374 that is being added to the dependency chain.
 843000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1450c=>0x14510).(0=>1) [sn:266] [tid:0] to IQ.
 843000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:266]
 843000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 843000: system.cpu.iew.lsq.thread0: Inserting load PC (0x1450c=>0x14510).(0=>1), idx:7 [sn:266]
 843000: system.cpu.iq: Adding instruction [sn:266] PC (0x1450c=>0x14510).(0=>1) to the IQ.
 843000: memdepentry: Memory dependency entry created.  memdep_count=4 (0x1450c=>0x14510).(0=>1)
 843000: global: Inst 0x1450c with index 323 had no SSID
 843000: system.cpu.memDep0: No dependency for inst PC (0x1450c=>0x14510).(0=>1) [sn:266].
 843000: system.cpu.memDep0: Adding instruction [sn:266] to the ready list.
 843000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1450c=>0x14510).(0=>1) opclass:32 [sn:266].
 843000: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:263]
 843000: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:263]
 843000: global: RegFile: Access to cc register 325, has data 0
 843000: global: RegFile: Access to cc register 325, has data 0
 843000: global: RegFile: Access to cc register 325, has data 0
 843000: global: RegFile: Access to int register 120, has data 0xbefffed8
 843000: global: RegFile: Setting int register 45 to 0xbefffee0
 843000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 843000: system.cpu.iq: Waking dependents of completed instruction.
 843000: system.cpu.iq: Waking any dependents on register 45.
 843000: system.cpu.iew: Sending instructions to commit, [sn:263] PC (0x14500=>0x14504).(1=>2).
 843000: system.cpu.iew: Setting Destination Register 45
 843000: system.cpu.scoreboard: Setting reg 45 as ready
 843000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 843000: system.cpu.iq: Thread 0: Issuing instruction PC (0x1450c=>0x14510).(0=>1) [sn:266]
 843000: system.cpu.memDep0: Issuing instruction PC 0x1450c [sn:266].
 843000: system.cpu.iew: Processing [tid:0]
 843000: system.cpu.iew: [tid:0], Dispatch dispatched 2 instructions.
 843000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 843000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 843000: system.cpu.iew: IQ has 41 free entries (Can schedule: 0).  LQ has 13 free entries. SQ has 15 free entries.
 843000: system.cpu.commit: Getting instructions from Rename stage.
 843000: system.cpu.commit: Inserting PC (0x14508=>0x1450c).(0=>1) [sn:265] [tid:0] into ROB.
 843000: system.cpu.rob: Adding inst PC (0x14508=>0x1450c).(0=>1) to the ROB.
 843000: system.cpu.rob: [tid:0] Now has 8 instructions.
 843000: system.cpu.commit: Inserting PC (0x1450c=>0x14510).(0=>1) [sn:266] [tid:0] into ROB.
 843000: system.cpu.rob: Adding inst PC (0x1450c=>0x14510).(0=>1) to the ROB.
 843000: system.cpu.rob: [tid:0] Now has 9 instructions.
 843000: system.cpu.commit: Trying to commit instructions in the ROB.
 843000: system.cpu.commit: [tid:0]: Marking PC (0x144fc=>0x14500).(0=>1), [sn:261] ready within ROB.
 843000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:258] PC (0x144f0=>0x144f4).(0=>1) is head of ROB and not ready
 843000: system.cpu.commit: [tid:0]: ROB has 9 insts & 31 free entries.
 843000: system.cpu.commit: Activity This Cycle.
 843000: system.cpu: Scheduling next tick!
 843000: system.cpu.iq: Processing FU completion [sn:262]
 843000: system.cpu: CPU already running.
 843500: system.cpu.icache_port: Fetch unit received timing
 843500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 843500: system.cpu: CPU already running.
 843500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 843500: system.cpu.fetch: Activating stage.
 843500: system.cpu: Activity: 11
 843500: system.cpu.iew.lsq.thread0: Writeback event [sn:258].
 843500: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:258].
 843500: system.cpu: CPU already running.
 843500: global: RegFile: Access to cc register 325, has data 0
 843500: global: RegFile: Access to cc register 325, has data 0
 843500: global: RegFile: Access to cc register 325, has data 0
 843500: global: RegFile: Setting int register 7 to 0
 843500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 843500: system.cpu.iew: Activity this cycle.
 843500: system.cpu: Activity: 12
 843500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 843500: system.cpu.fetch: Running stage.
 843500: system.cpu.fetch: Attempting to fetch from [tid:0]
 843500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 843500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 843500: global: DynInst: [sn:279] Instruction created. Instcount for system.cpu = 53
 843500: system.cpu.fetch: [tid:0]: Instruction PC 0x14540 (0) created [sn:279].
 843500: system.cpu.fetch: [tid:0]: Instruction is:   str   r10, [r2, #0]
 843500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 843500: global: DynInst: [sn:280] Instruction created. Instcount for system.cpu = 54
 843500: system.cpu.fetch: [tid:0]: Instruction PC 0x14544 (0) created [sn:280].
 843500: system.cpu.fetch: [tid:0]: Instruction is:   str   r8, [r3, #0]
 843500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 843500: global: DynInst: [sn:281] Instruction created. Instcount for system.cpu = 55
 843500: system.cpu.fetch: [tid:0]: Instruction PC 0x14548 (0) created [sn:281].
 843500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #328]
 843500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 843500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 843500: system.cpu.fetch: [tid:0][sn:279]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 843500: system.cpu.fetch: [tid:0][sn:280]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 843500: system.cpu.fetch: [tid:0][sn:281]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 843500: system.cpu.fetch: Activity this cycle.
 843500: system.cpu.decode: Processing [tid:0]
 843500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 843500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 843500: system.cpu.decode: [tid:0]: Processing instruction [sn:274] with PC (0x1452c=>0x14530).(0=>1)
 843500: system.cpu.decode: Activity this cycle.
 843500: system.cpu.rename: Processing [tid:0]
 843500: system.cpu.rename: [tid:0]: Free IQ: 43, Free ROB: 31, Free LQ: 14, Free SQ: 15
 843500: system.cpu.rename: [tid:0]: 5 instructions not yet in ROB
 843500: system.cpu.rename: calcFreeROBEntires: free robEntries: 31, instsInProgress: 5, dispatched Insts: 2
 843500: system.cpu.rename: [tid:0]: 28 rob free
 843500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 43, instsInProgress: 5, dispatched Insts: 2
 843500: system.cpu.rename: [tid:0]: 40 iq free
 843500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 2, loads dispatchedToLQ: 1
 843500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 843500: system.cpu.rename: calcFreeROBEntires: free robEntries: 31, instsInProgress: 5, dispatched Insts: 2
 843500: system.cpu.rename: [tid:0]: 28 rob free
 843500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 43, instsInProgress: 5, dispatched Insts: 2
 843500: system.cpu.rename: [tid:0]: 40 iq free
 843500: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
 843500: system.cpu.rename: [tid:0]: 5 insts pipelining from Rename | 2 insts dispatched to IQ last cycle.
 843500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 843500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 2, loads dispatchedToLQ: 1
 843500: system.cpu.rename: [tid:0]: Processing instruction [sn:270] with PC (0x1451c=>0x14520).(0=>1).
 843500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13 (flattened 13), got phys reg 77
 843500: system.cpu.rename: [tid:0]: Register 77 is ready.
 843500: global: [sn:270] has 1 ready out of 5 sources. RTI 0)
 843500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 843500: system.cpu.rename: [tid:0]: Register 960 is ready.
 843500: global: [sn:270] has 2 ready out of 5 sources. RTI 0)
 843500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 843500: system.cpu.rename: [tid:0]: Register 325 is ready.
 843500: global: [sn:270] has 3 ready out of 5 sources. RTI 0)
 843500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 843500: system.cpu.rename: [tid:0]: Register 325 is ready.
 843500: global: [sn:270] has 4 ready out of 5 sources. RTI 0)
 843500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 843500: system.cpu.rename: [tid:0]: Register 325 is ready.
 843500: global: [sn:270] has 5 ready out of 5 sources. RTI 0)
 843500: global: Renamed reg 3 to physical reg 65 old mapping was 61
 843500: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 65.
 843500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=14), [sn:270].
 843500: system.cpu.rename: Activity this cycle.
 843500: system.cpu.iew: Issue: Processing [tid:0]
 843500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 843500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14510=>0x14514).(0=>1) [sn:267] [tid:0] to IQ.
 843500: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:267]
 843500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14514=>0x14518).(0=>1) [sn:268] [tid:0] to IQ.
 843500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:268]
 843500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 843500: system.cpu.iew.lsq.thread0: Inserting load PC (0x14514=>0x14518).(0=>1), idx:8 [sn:268]
 843500: system.cpu.iq: Adding instruction [sn:268] PC (0x14514=>0x14518).(0=>1) to the IQ.
 843500: memdepentry: Memory dependency entry created.  memdep_count=5 (0x14514=>0x14518).(0=>1)
 843500: global: Inst 0x14514 with index 325 had no SSID
 843500: system.cpu.memDep0: No dependency for inst PC (0x14514=>0x14518).(0=>1) [sn:268].
 843500: system.cpu.memDep0: Adding instruction [sn:268] to the ready list.
 843500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14514=>0x14518).(0=>1) opclass:32 [sn:268].
 843500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14518=>0x1451c).(0=>1) [sn:269] [tid:0] to IQ.
 843500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:269]
 843500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 843500: system.cpu.iew.lsq.thread0: Inserting store PC (0x14518=>0x1451c).(0=>1), idx:10 [sn:269]
 843500: system.cpu.iq: Adding instruction [sn:269] PC (0x14518=>0x1451c).(0=>1) to the IQ.
 843500: system.cpu.iq: Instruction PC (0x14518=>0x1451c).(0=>1) has src reg 61 that is being added to the dependency chain.
 843500: memdepentry: Memory dependency entry created.  memdep_count=6 (0x14518=>0x1451c).(0=>1)
 843500: global: Inst 0x14518 with index 326 had no SSID
 843500: system.cpu.memDep0: No dependency for inst PC (0x14518=>0x1451c).(0=>1) [sn:269].
 843500: system.cpu.memDep0: Inserting store PC (0x14518=>0x1451c).(0=>1) [sn:269].
 843500: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:267]
 843500: system.cpu.iew: Execute: Executing instructions from IQ.
 843500: system.cpu.iew: Execute: Processing PC (0x14500=>0x14504).(0=>1), [tid:0] [sn:262].
 843500: system.cpu.iew: Execute: Calculating address for memory reference.
 843500: system.cpu.iew.lsq.thread0: Executing load PC (0x14500=>0x14504).(0=>1), [sn:262]
 843500: global: RegFile: Access to int register 120, has data 0xbefffed8
 843500: global: RegFile: Access to cc register 325, has data 0
 843500: global: RegFile: Access to cc register 325, has data 0
 843500: global: RegFile: Access to cc register 325, has data 0
 843500: system.cpu.iew.lsq.thread0: Read called, load idx: 6, store idx: 10, storeHead: 9 addr: 0x77ed8
 843500: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:262] PC (0x14500=>0x14504).(0=>1)
 843500: system.cpu.iew: Sending instructions to commit, [sn:258] PC (0x144f0=>0x144f4).(0=>1).
 843500: system.cpu.iew: Setting Destination Register 7
 843500: system.cpu.scoreboard: Setting reg 7 as ready
 843500: system.cpu.iq: Waking dependents of completed instruction.
 843500: system.cpu.iq: Completing mem instruction PC: (0x144f0=>0x144f4).(0=>1) [sn:258]
 843500: system.cpu.memDep0: Completed mem instruction PC (0x144f0=>0x144f4).(0=>1) [sn:258].
 843500: memdepentry: Memory dependency entry deleted.  memdep_count=5 (0x144f0=>0x144f4).(0=>1)
 843500: system.cpu.iq: Waking any dependents on register 7.
 843500: system.cpu.iq: Waking up a dependent instruction, [sn:260] PC (0x144f8=>0x144fc).(0=>1).
 843500: global: [sn:260] has 6 ready out of 6 sources. RTI 0)
 843500: system.cpu.iq: Checking if memory instruction can issue.
 843500: system.cpu.memDep0: Marking registers as ready for instruction PC (0x144f8=>0x144fc).(0=>1) [sn:260].
 843500: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
 843500: system.cpu.memDep0: Adding instruction [sn:260] to the ready list.
 843500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x144f8=>0x144fc).(0=>1) opclass:33 [sn:260].
 843500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 843500: system.cpu.iq: Thread 0: Issuing instruction PC (0x144f8=>0x144fc).(0=>1) [sn:260]
 843500: system.cpu.memDep0: Issuing instruction PC 0x144f8 [sn:260].
 843500: system.cpu.iq: Thread 0: Issuing instruction PC (0x14514=>0x14518).(0=>1) [sn:268]
 843500: system.cpu.memDep0: Issuing instruction PC 0x14514 [sn:268].
 843500: system.cpu.iew: Processing [tid:0]
 843500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 843500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 843500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 843500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 843500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 843500: system.cpu.iew: IQ has 40 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 14 free entries.
 843500: system.cpu.iew: Activity this cycle.
 843500: system.cpu.commit: Getting instructions from Rename stage.
 843500: system.cpu.commit: Inserting PC (0x14510=>0x14514).(0=>1) [sn:267] [tid:0] into ROB.
 843500: system.cpu.rob: Adding inst PC (0x14510=>0x14514).(0=>1) to the ROB.
 843500: system.cpu.rob: [tid:0] Now has 10 instructions.
 843500: system.cpu.commit: Inserting PC (0x14514=>0x14518).(0=>1) [sn:268] [tid:0] into ROB.
 843500: system.cpu.rob: Adding inst PC (0x14514=>0x14518).(0=>1) to the ROB.
 843500: system.cpu.rob: [tid:0] Now has 11 instructions.
 843500: system.cpu.commit: Inserting PC (0x14518=>0x1451c).(0=>1) [sn:269] [tid:0] into ROB.
 843500: system.cpu.rob: Adding inst PC (0x14518=>0x1451c).(0=>1) to the ROB.
 843500: system.cpu.rob: [tid:0] Now has 12 instructions.
 843500: system.cpu.commit: Trying to commit instructions in the ROB.
 843500: system.cpu.commit: [tid:0]: Marking PC (0x14500=>0x14504).(1=>2), [sn:263] ready within ROB.
 843500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:258] PC (0x144f0=>0x144f4).(0=>1) is head of ROB and not ready
 843500: system.cpu.commit: [tid:0]: ROB has 12 insts & 28 free entries.
 843500: system.cpu.commit: Activity This Cycle.
 843500: system.cpu: Activity: 11
 843500: system.cpu: Scheduling next tick!
 843500: system.cpu.iq: Processing FU completion [sn:266]
 843500: system.cpu: CPU already running.
 844000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 844000: system.cpu.fetch: Running stage.
 844000: system.cpu.fetch: Attempting to fetch from [tid:0]
 844000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 844000: global: DynInst: [sn:282] Instruction created. Instcount for system.cpu = 56
 844000: system.cpu.fetch: [tid:0]: Instruction PC 0x1454c (0) created [sn:282].
 844000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [sp, #0]
 844000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 844000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14550=>0x14554).(0=>1).
 844000: system.cpu.fetch: [tid:0] Fetching cache line 0x14550 for addr 0x14550
 844000: system.cpu: CPU already running.
 844000: system.cpu.fetch: Fetch: Doing instruction read.
 844000: system.cpu.fetch: [tid:0]: Doing Icache access.
 844000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 844000: system.cpu.fetch: Deactivating stage.
 844000: system.cpu: Activity: 10
 844000: system.cpu.fetch: [tid:0][sn:282]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 844000: system.cpu.fetch: Activity this cycle.
 844000: system.cpu: Activity: 11
 844000: system.cpu.decode: Processing [tid:0]
 844000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 844000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 844000: system.cpu.decode: [tid:0]: Processing instruction [sn:275] with PC (0x14530=>0x14534).(0=>1)
 844000: system.cpu.decode: [tid:0]: Processing instruction [sn:276] with PC (0x14534=>0x14538).(0=>1)
 844000: system.cpu.decode: [tid:0]: Processing instruction [sn:277] with PC (0x14538=>0x1453c).(0=>1)
 844000: system.cpu.decode: Activity this cycle.
 844000: system.cpu.rename: Processing [tid:0]
 844000: system.cpu.rename: [tid:0]: Free IQ: 40, Free ROB: 28, Free LQ: 12, Free SQ: 14
 844000: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 844000: system.cpu.rename: calcFreeROBEntires: free robEntries: 28, instsInProgress: 4, dispatched Insts: 3
 844000: system.cpu.rename: [tid:0]: 27 rob free
 844000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 40, instsInProgress: 4, dispatched Insts: 3
 844000: system.cpu.rename: [tid:0]: 39 iq free
 844000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 2, loads dispatchedToLQ: 1
 844000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 844000: system.cpu.rename: calcFreeROBEntires: free robEntries: 28, instsInProgress: 4, dispatched Insts: 3
 844000: system.cpu.rename: [tid:0]: 27 rob free
 844000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 40, instsInProgress: 4, dispatched Insts: 3
 844000: system.cpu.rename: [tid:0]: 39 iq free
 844000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 844000: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 844000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 844000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 14, storesInProgress: 1, stores dispatchedToSQ: 1
 844000: system.cpu.rename: [tid:0]: Processing instruction [sn:271] with PC (0x14520=>0x14524).(0=>1).
 844000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 4 (flattened 4), got phys reg 79
 844000: system.cpu.rename: [tid:0]: Register 79 is ready.
 844000: global: [sn:271] has 1 ready out of 6 sources. RTI 0)
 844000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 844000: system.cpu.rename: [tid:0]: Register 960 is ready.
 844000: global: [sn:271] has 2 ready out of 6 sources. RTI 0)
 844000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 844000: system.cpu.rename: [tid:0]: Register 325 is ready.
 844000: global: [sn:271] has 3 ready out of 6 sources. RTI 0)
 844000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 844000: system.cpu.rename: [tid:0]: Register 325 is ready.
 844000: global: [sn:271] has 4 ready out of 6 sources. RTI 0)
 844000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 844000: system.cpu.rename: [tid:0]: Register 325 is ready.
 844000: global: [sn:271] has 5 ready out of 6 sources. RTI 0)
 844000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 6 (flattened 6), got phys reg 105
 844000: system.cpu.rename: [tid:0]: Register 105 is ready.
 844000: global: [sn:271] has 6 ready out of 6 sources. RTI 0)
 844000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 844000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 14, storesInProgress: 2, stores dispatchedToSQ: 1
 844000: system.cpu.rename: [tid:0]: Processing instruction [sn:272] with PC (0x14524=>0x14528).(0=>1).
 844000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2 (flattened 2), got phys reg 63
 844000: system.cpu.rename: [tid:0]: Register 63 is not ready.
 844000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 844000: system.cpu.rename: [tid:0]: Register 960 is ready.
 844000: global: [sn:272] has 1 ready out of 6 sources. RTI 0)
 844000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 844000: system.cpu.rename: [tid:0]: Register 325 is ready.
 844000: global: [sn:272] has 2 ready out of 6 sources. RTI 0)
 844000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 844000: system.cpu.rename: [tid:0]: Register 325 is ready.
 844000: global: [sn:272] has 3 ready out of 6 sources. RTI 0)
 844000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 844000: system.cpu.rename: [tid:0]: Register 325 is ready.
 844000: global: [sn:272] has 4 ready out of 6 sources. RTI 0)
 844000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 65
 844000: system.cpu.rename: [tid:0]: Register 65 is not ready.
 844000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 844000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 2, loads dispatchedToLQ: 1
 844000: system.cpu.rename: [tid:0]: Processing instruction [sn:273] with PC (0x14528=>0x1452c).(0=>1).
 844000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 123
 844000: system.cpu.rename: [tid:0]: Register 123 is ready.
 844000: global: [sn:273] has 1 ready out of 5 sources. RTI 0)
 844000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 844000: system.cpu.rename: [tid:0]: Register 960 is ready.
 844000: global: [sn:273] has 2 ready out of 5 sources. RTI 0)
 844000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 844000: system.cpu.rename: [tid:0]: Register 325 is ready.
 844000: global: [sn:273] has 3 ready out of 5 sources. RTI 0)
 844000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 844000: system.cpu.rename: [tid:0]: Register 325 is ready.
 844000: global: [sn:273] has 4 ready out of 5 sources. RTI 0)
 844000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 844000: system.cpu.rename: [tid:0]: Register 325 is ready.
 844000: global: [sn:273] has 5 ready out of 5 sources. RTI 0)
 844000: global: Renamed reg 2 to physical reg 64 old mapping was 63
 844000: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 64.
 844000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=15), [sn:273].
 844000: system.cpu.rename: Activity this cycle.
 844000: system.cpu.iew: Issue: Processing [tid:0]
 844000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 844000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1451c=>0x14520).(0=>1) [sn:270] [tid:0] to IQ.
 844000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:270]
 844000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 844000: system.cpu.iew.lsq.thread0: Inserting load PC (0x1451c=>0x14520).(0=>1), idx:9 [sn:270]
 844000: system.cpu.iq: Adding instruction [sn:270] PC (0x1451c=>0x14520).(0=>1) to the IQ.
 844000: memdepentry: Memory dependency entry created.  memdep_count=6 (0x1451c=>0x14520).(0=>1)
 844000: global: Inst 0x1451c with index 327 had no SSID
 844000: system.cpu.memDep0: No dependency for inst PC (0x1451c=>0x14520).(0=>1) [sn:270].
 844000: system.cpu.memDep0: Adding instruction [sn:270] to the ready list.
 844000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1451c=>0x14520).(0=>1) opclass:32 [sn:270].
 844000: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:267]
 844000: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:267]
 844000: global: RegFile: Access to cc register 325, has data 0
 844000: global: RegFile: Access to cc register 325, has data 0
 844000: global: RegFile: Access to cc register 325, has data 0
 844000: global: RegFile: Access to int register 51, has data 0xffffffff
 844000: global: RegFile: Setting cc register 377 to 0x2
 844000: global: RegFile: Setting cc register 378 to 0
 844000: global: RegFile: Setting cc register 379 to 0x1
 844000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 844000: system.cpu.iq: Waking dependents of completed instruction.
 844000: system.cpu.iq: Waking any dependents on register 377.
 844000: system.cpu.iq: Waking any dependents on register 378.
 844000: system.cpu.iq: Waking any dependents on register 379.
 844000: system.cpu.iew: Execute: Executing instructions from IQ.
 844000: system.cpu.iew: Execute: Processing PC (0x1450c=>0x14510).(0=>1), [tid:0] [sn:266].
 844000: system.cpu.iew: Execute: Calculating address for memory reference.
 844000: system.cpu.iew.lsq.thread0: Executing load PC (0x1450c=>0x14510).(0=>1), [sn:266]
 844000: global: RegFile: Access to cc register 325, has data 0
 844000: global: RegFile: Access to cc register 325, has data 0
 844000: global: RegFile: Access to cc register 325, has data 0
 844000: system.cpu.iew.lsq.thread0: Read called, load idx: 7, store idx: 10, storeHead: 9 addr: 0xc67c
 844000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:266] PC (0x1450c=>0x14510).(0=>1)
 844000: system.cpu.iew: Sending instructions to commit, [sn:267] PC (0x14510=>0x14514).(0=>1).
 844000: system.cpu.iew: Setting Destination Register 377
 844000: system.cpu.scoreboard: Setting reg 377 as ready
 844000: system.cpu.iew: Setting Destination Register 378
 844000: system.cpu.scoreboard: Setting reg 378 as ready
 844000: system.cpu.iew: Setting Destination Register 379
 844000: system.cpu.scoreboard: Setting reg 379 as ready
 844000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 844000: system.cpu.iq: Thread 0: Issuing instruction PC (0x1451c=>0x14520).(0=>1) [sn:270]
 844000: system.cpu.memDep0: Issuing instruction PC 0x1451c [sn:270].
 844000: system.cpu.iew: Processing [tid:0]
 844000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 5
 844000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 844000: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 844000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 2
 844000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 5
 844000: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 11 free entries. SQ has 14 free entries.
 844000: system.cpu.iew: Activity this cycle.
 844000: system.cpu.commit: Getting instructions from Rename stage.
 844000: system.cpu.commit: Inserting PC (0x1451c=>0x14520).(0=>1) [sn:270] [tid:0] into ROB.
 844000: system.cpu.rob: Adding inst PC (0x1451c=>0x14520).(0=>1) to the ROB.
 844000: system.cpu.rob: [tid:0] Now has 13 instructions.
 844000: system.cpu.commit: Trying to commit instructions in the ROB.
 844000: system.cpu.commit: [tid:0]: Marking PC (0x144f0=>0x144f4).(0=>1), [sn:258] ready within ROB.
 844000: system.cpu.commit: [tid:0]: Instruction [sn:258] PC (0x144f0=>0x144f4).(0=>1) is head of ROB and ready to commit
 844000: system.cpu.commit: [tid:0]: ROB has 13 insts & 27 free entries.
 844000: system.cpu.commit: Activity This Cycle.
 844000: system.cpu.commit: Activating stage.
 844000: system.cpu: Activity: 12
 844000: system.cpu: Activity: 11
 844000: system.cpu: Scheduling next tick!
 844000: system.cpu.iq: Processing FU completion [sn:268]
 844000: system.cpu: CPU already running.
 844000: system.cpu.iq: Processing FU completion [sn:260]
 844000: system.cpu: CPU already running.
 844500: system.cpu.icache_port: Fetch unit received timing
 844500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 844500: system.cpu: CPU already running.
 844500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 844500: system.cpu.fetch: Activating stage.
 844500: system.cpu: Activity: 12
 844500: system.cpu.iew.lsq.thread0: Writeback event [sn:262].
 844500: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:262].
 844500: system.cpu: CPU already running.
 844500: global: RegFile: Access to cc register 325, has data 0
 844500: global: RegFile: Access to cc register 325, has data 0
 844500: global: RegFile: Access to cc register 325, has data 0
 844500: global: RegFile: Setting int register 50 to 0x19
 844500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 844500: system.cpu.iew: Activity this cycle.
 844500: system.cpu: Activity: 13
 844500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 844500: system.cpu.fetch: Running stage.
 844500: system.cpu.fetch: Attempting to fetch from [tid:0]
 844500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 844500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 844500: global: DynInst: [sn:283] Instruction created. Instcount for system.cpu = 57
 844500: system.cpu.fetch: [tid:0]: Instruction PC 0x14550 (0) created [sn:283].
 844500: system.cpu.fetch: [tid:0]: Instruction is:   str   r7, [r2, #0]
 844500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 844500: global: DynInst: [sn:284] Instruction created. Instcount for system.cpu = 58
 844500: system.cpu.fetch: [tid:0]: Instruction PC 0x14554 (0) created [sn:284].
 844500: system.cpu.fetch: [tid:0]: Instruction is:   str   r3, [r4, #0]
 844500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 844500: global: DynInst: [sn:285] Instruction created. Instcount for system.cpu = 59
 844500: system.cpu.fetch: [tid:0]: Instruction PC 0x14558 (0) created [sn:285].
 844500: system.cpu.fetch: [tid:0]: Instruction is:   bne   
 844500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 844500: system.cpu.fetch: [tid:0]: [sn:285]:Branch predicted to be not taken.
 844500: system.cpu.fetch: [tid:0]: [sn:285] Branch predicted to go to (0x1455c=>0x14560).(0=>1).
 844500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 844500: system.cpu.fetch: [tid:0][sn:283]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 844500: system.cpu.fetch: [tid:0][sn:284]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 844500: system.cpu.fetch: [tid:0][sn:285]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 844500: system.cpu.fetch: Activity this cycle.
 844500: system.cpu.decode: Processing [tid:0]
 844500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 844500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 844500: system.cpu.decode: [tid:0]: Processing instruction [sn:278] with PC (0x1453c=>0x14540).(0=>1)
 844500: system.cpu.decode: Activity this cycle.
 844500: system.cpu.rename: Processing [tid:0]
 844500: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 27, Free LQ: 11, Free SQ: 14
 844500: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 844500: system.cpu.rename: calcFreeROBEntires: free robEntries: 27, instsInProgress: 4, dispatched Insts: 1
 844500: system.cpu.rename: [tid:0]: 24 rob free
 844500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 39, instsInProgress: 4, dispatched Insts: 1
 844500: system.cpu.rename: [tid:0]: 36 iq free
 844500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 11, loadsInProgress: 2, loads dispatchedToLQ: 1
 844500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 844500: system.cpu.rename: calcFreeROBEntires: free robEntries: 27, instsInProgress: 4, dispatched Insts: 1
 844500: system.cpu.rename: [tid:0]: 24 rob free
 844500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 39, instsInProgress: 4, dispatched Insts: 1
 844500: system.cpu.rename: [tid:0]: 36 iq free
 844500: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
 844500: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 1 insts dispatched to IQ last cycle.
 844500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 844500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 11, loadsInProgress: 2, loads dispatchedToLQ: 1
 844500: system.cpu.rename: [tid:0]: Processing instruction [sn:274] with PC (0x1452c=>0x14530).(0=>1).
 844500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 123
 844500: system.cpu.rename: [tid:0]: Register 123 is ready.
 844500: global: [sn:274] has 1 ready out of 5 sources. RTI 0)
 844500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 844500: system.cpu.rename: [tid:0]: Register 960 is ready.
 844500: global: [sn:274] has 2 ready out of 5 sources. RTI 0)
 844500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 844500: system.cpu.rename: [tid:0]: Register 325 is ready.
 844500: global: [sn:274] has 3 ready out of 5 sources. RTI 0)
 844500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 844500: system.cpu.rename: [tid:0]: Register 325 is ready.
 844500: global: [sn:274] has 4 ready out of 5 sources. RTI 0)
 844500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 844500: system.cpu.rename: [tid:0]: Register 325 is ready.
 844500: global: [sn:274] has 5 ready out of 5 sources. RTI 0)
 844500: global: Renamed reg 3 to physical reg 54 old mapping was 65
 844500: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 54.
 844500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=16), [sn:274].
 844500: system.cpu.rename: Activity this cycle.
 844500: system.cpu.iew: Issue: Processing [tid:0]
 844500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 844500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14520=>0x14524).(0=>1) [sn:271] [tid:0] to IQ.
 844500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:271]
 844500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 844500: system.cpu.iew.lsq.thread0: Inserting store PC (0x14520=>0x14524).(0=>1), idx:11 [sn:271]
 844500: system.cpu.iq: Adding instruction [sn:271] PC (0x14520=>0x14524).(0=>1) to the IQ.
 844500: memdepentry: Memory dependency entry created.  memdep_count=7 (0x14520=>0x14524).(0=>1)
 844500: global: Inst 0x14520 with index 328 had no SSID
 844500: system.cpu.memDep0: No dependency for inst PC (0x14520=>0x14524).(0=>1) [sn:271].
 844500: system.cpu.memDep0: Adding instruction [sn:271] to the ready list.
 844500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14520=>0x14524).(0=>1) opclass:33 [sn:271].
 844500: system.cpu.memDep0: Inserting store PC (0x14520=>0x14524).(0=>1) [sn:271].
 844500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14524=>0x14528).(0=>1) [sn:272] [tid:0] to IQ.
 844500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:272]
 844500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 844500: system.cpu.iew.lsq.thread0: Inserting store PC (0x14524=>0x14528).(0=>1), idx:12 [sn:272]
 844500: system.cpu.iq: Adding instruction [sn:272] PC (0x14524=>0x14528).(0=>1) to the IQ.
 844500: system.cpu.iq: Instruction PC (0x14524=>0x14528).(0=>1) has src reg 63 that is being added to the dependency chain.
 844500: system.cpu.iq: Instruction PC (0x14524=>0x14528).(0=>1) has src reg 65 that is being added to the dependency chain.
 844500: memdepentry: Memory dependency entry created.  memdep_count=8 (0x14524=>0x14528).(0=>1)
 844500: global: Inst 0x14524 with index 329 had no SSID
 844500: system.cpu.memDep0: No dependency for inst PC (0x14524=>0x14528).(0=>1) [sn:272].
 844500: system.cpu.memDep0: Inserting store PC (0x14524=>0x14528).(0=>1) [sn:272].
 844500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14528=>0x1452c).(0=>1) [sn:273] [tid:0] to IQ.
 844500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:273]
 844500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 844500: system.cpu.iew.lsq.thread0: Inserting load PC (0x14528=>0x1452c).(0=>1), idx:10 [sn:273]
 844500: system.cpu.iq: Adding instruction [sn:273] PC (0x14528=>0x1452c).(0=>1) to the IQ.
 844500: memdepentry: Memory dependency entry created.  memdep_count=9 (0x14528=>0x1452c).(0=>1)
 844500: global: Inst 0x14528 with index 330 had no SSID
 844500: system.cpu.memDep0: No dependency for inst PC (0x14528=>0x1452c).(0=>1) [sn:273].
 844500: system.cpu.memDep0: Adding instruction [sn:273] to the ready list.
 844500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14528=>0x1452c).(0=>1) opclass:32 [sn:273].
 844500: system.cpu.iew: Execute: Executing instructions from IQ.
 844500: system.cpu.iew: Execute: Processing PC (0x14514=>0x14518).(0=>1), [tid:0] [sn:268].
 844500: system.cpu.iew: Execute: Calculating address for memory reference.
 844500: system.cpu.iew.lsq.thread0: Executing load PC (0x14514=>0x14518).(0=>1), [sn:268]
 844500: global: RegFile: Access to cc register 325, has data 0
 844500: global: RegFile: Access to cc register 325, has data 0
 844500: global: RegFile: Access to cc register 325, has data 0
 844500: system.cpu.iew.lsq.thread0: Read called, load idx: 8, store idx: 10, storeHead: 9 addr: 0xc684
 844500: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:268] PC (0x14514=>0x14518).(0=>1)
 844500: system.cpu.iew: Execute: Executing instructions from IQ.
 844500: system.cpu.iew: Execute: Processing PC (0x144f8=>0x144fc).(0=>1), [tid:0] [sn:260].
 844500: system.cpu.iew: Execute: Calculating address for memory reference.
 844500: system.cpu.iew.lsq.thread0: Executing store PC (0x144f8=>0x144fc).(0=>1) [sn:260]
 844500: global: RegFile: Access to int register 77, has data 0xbefffd38
 844500: global: RegFile: Access to cc register 325, has data 0
 844500: global: RegFile: Access to cc register 325, has data 0
 844500: global: RegFile: Access to cc register 325, has data 0
 844500: global: RegFile: Access to int register 7, has data 0
 844500: system.cpu.iew.lsq.thread0: Doing write to store idx 9, addr 0x77d3c | storeHead:9 [sn:260]
 844500: system.cpu.iew: Store instruction is fault. [sn:260]
 844500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1, wbActual:1
 844500: system.cpu.iew: Activity this cycle.
 844500: system.cpu.iew: Sending instructions to commit, [sn:262] PC (0x14500=>0x14504).(0=>1).
 844500: system.cpu.iew: Setting Destination Register 50
 844500: system.cpu.scoreboard: Setting reg 50 as ready
 844500: system.cpu.iq: Waking dependents of completed instruction.
 844500: system.cpu.iq: Completing mem instruction PC: (0x14500=>0x14504).(0=>1) [sn:262]
 844500: system.cpu.memDep0: Completed mem instruction PC (0x14500=>0x14504).(0=>1) [sn:262].
 844500: memdepentry: Memory dependency entry deleted.  memdep_count=8 (0x14500=>0x14504).(0=>1)
 844500: system.cpu.iq: Waking any dependents on register 50.
 844500: system.cpu.iq: Waking up a dependent instruction, [sn:264] PC (0x14504=>0x14508).(0=>1).
 844500: global: [sn:264] has 4 ready out of 4 sources. RTI 0)
 844500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14504=>0x14508).(0=>1) opclass:1 [sn:264].
 844500: system.cpu.iew: Sending instructions to commit, [sn:260] PC (0x144f8=>0x144fc).(0=>1).
 844500: system.cpu.iq: Waking dependents of completed instruction.
 844500: system.cpu.iq: Completing mem instruction PC: (0x144f8=>0x144fc).(0=>1) [sn:260]
 844500: system.cpu.memDep0: Completed mem instruction PC (0x144f8=>0x144fc).(0=>1) [sn:260].
 844500: memdepentry: Memory dependency entry deleted.  memdep_count=7 (0x144f8=>0x144fc).(0=>1)
 844500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 844500: system.cpu.iq: Thread 0: Issuing instruction PC (0x14504=>0x14508).(0=>1) [sn:264]
 844500: system.cpu.iq: Thread 0: Issuing instruction PC (0x14520=>0x14524).(0=>1) [sn:271]
 844500: system.cpu.memDep0: Issuing instruction PC 0x14520 [sn:271].
 844500: system.cpu.iq: Thread 0: Issuing instruction PC (0x14528=>0x1452c).(0=>1) [sn:273]
 844500: system.cpu.memDep0: Issuing instruction PC 0x14528 [sn:273].
 844500: system.cpu.iew: Processing [tid:0]
 844500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 6
 844500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 4
 844500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 844500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 4
 844500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 6
 844500: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 10 free entries. SQ has 12 free entries.
 844500: system.cpu.iew: Activity this cycle.
 844500: system.cpu.commit: Getting instructions from Rename stage.
 844500: system.cpu.commit: Inserting PC (0x14520=>0x14524).(0=>1) [sn:271] [tid:0] into ROB.
 844500: system.cpu.rob: Adding inst PC (0x14520=>0x14524).(0=>1) to the ROB.
 844500: system.cpu.rob: [tid:0] Now has 14 instructions.
 844500: system.cpu.commit: Inserting PC (0x14524=>0x14528).(0=>1) [sn:272] [tid:0] into ROB.
 844500: system.cpu.rob: Adding inst PC (0x14524=>0x14528).(0=>1) to the ROB.
 844500: system.cpu.rob: [tid:0] Now has 15 instructions.
 844500: system.cpu.commit: Inserting PC (0x14528=>0x1452c).(0=>1) [sn:273] [tid:0] into ROB.
 844500: system.cpu.rob: Adding inst PC (0x14528=>0x1452c).(0=>1) to the ROB.
 844500: system.cpu.rob: [tid:0] Now has 16 instructions.
 844500: system.cpu.commit: Trying to commit instructions in the ROB.
 844500: system.cpu.commit: Trying to commit head instruction, [sn:258] [tid:0]
 844500: system.cpu.commit: Committing instruction with [sn:258] PC (0x144f0=>0x144f4).(0=>1)
 844500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x144f0=>0x144f4).(0=>1), [sn:258]
 844500: system.cpu: Removing committed instruction [tid:0] PC (0x144f0=>0x144f4).(0=>1) [sn:258]
 844500: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:258]
 844500: system.cpu.commit: Trying to commit head instruction, [sn:259] [tid:0]
 844500: system.cpu.commit: Committing instruction with [sn:259] PC (0x144f4=>0x144f8).(0=>1)
 844500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x144f4=>0x144f8).(0=>1), [sn:259]
 844500: system.cpu: Removing committed instruction [tid:0] PC (0x144f4=>0x144f8).(0=>1) [sn:259]
 844500: system.cpu.commit: Instruction is committed successfully. num_committed: 2. [sn:259]
 844500: system.cpu.commit: [tid:0]: Marking PC (0x14510=>0x14514).(0=>1), [sn:267] ready within ROB.
 844500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:260] PC (0x144f8=>0x144fc).(0=>1) is head of ROB and not ready
 844500: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
 844500: system.cpu.commit: Activity This Cycle.
 844500: system.cpu.commit: Deactivating stage.
 844500: system.cpu: Activity: 12
 844500: system.cpu: Activity: 11
 844500: system.cpu: Removing instruction, [tid:0] [sn:258] PC (0x144f0=>0x144f4).(0=>1)
 844500: system.cpu: Removing instruction, [tid:0] [sn:259] PC (0x144f4=>0x144f8).(0=>1)
 844500: system.cpu: Scheduling next tick!
 844500: system.cpu.iq: Processing FU completion [sn:270]
 844500: system.cpu: CPU already running.
 845000: system.cpu.iew.lsq.thread0: Writeback event [sn:266].
 845000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:266].
 845000: system.cpu: CPU already running.
 845000: global: RegFile: Access to cc register 325, has data 0
 845000: global: RegFile: Access to cc register 325, has data 0
 845000: global: RegFile: Access to cc register 325, has data 0
 845000: global: RegFile: Setting int register 61 to 0x85f24
 845000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 845000: system.cpu.iew: Activity this cycle.
 845000: system.cpu: Activity: 12
 845000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 845000: system.cpu.fetch: Running stage.
 845000: system.cpu.fetch: Attempting to fetch from [tid:0]
 845000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 845000: global: DynInst: [sn:286] Instruction created. Instcount for system.cpu = 60
 845000: system.cpu.fetch: [tid:0]: Instruction PC 0x1455c (0) created [sn:286].
 845000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #288]
 845000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 845000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14560=>0x14564).(0=>1).
 845000: system.cpu.fetch: [tid:0] Fetching cache line 0x14560 for addr 0x14560
 845000: system.cpu: CPU already running.
 845000: system.cpu.fetch: Fetch: Doing instruction read.
 845000: system.cpu.fetch: [tid:0]: Doing Icache access.
 845000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 845000: system.cpu.fetch: Deactivating stage.
 845000: system.cpu: Activity: 11
 845000: system.cpu.fetch: [tid:0][sn:286]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 845000: system.cpu.fetch: Activity this cycle.
 845000: system.cpu.decode: Processing [tid:0]
 845000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 845000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 845000: system.cpu.decode: [tid:0]: Processing instruction [sn:279] with PC (0x14540=>0x14544).(0=>1)
 845000: system.cpu.decode: [tid:0]: Processing instruction [sn:280] with PC (0x14544=>0x14548).(0=>1)
 845000: system.cpu.decode: [tid:0]: Processing instruction [sn:281] with PC (0x14548=>0x1454c).(0=>1)
 845000: system.cpu.decode: Activity this cycle.
 845000: system.cpu.rename: Processing [tid:0]
 845000: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 26, Free LQ: 10, Free SQ: 12
 845000: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 845000: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 4, dispatched Insts: 3
 845000: system.cpu.rename: [tid:0]: 25 rob free
 845000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 39, instsInProgress: 4, dispatched Insts: 3
 845000: system.cpu.rename: [tid:0]: 38 iq free
 845000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 10, loadsInProgress: 2, loads dispatchedToLQ: 1
 845000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 845000: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 4, dispatched Insts: 3
 845000: system.cpu.rename: [tid:0]: 25 rob free
 845000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 39, instsInProgress: 4, dispatched Insts: 3
 845000: system.cpu.rename: [tid:0]: 38 iq free
 845000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 845000: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 845000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 845000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 12, storesInProgress: 2, stores dispatchedToSQ: 2
 845000: system.cpu.rename: [tid:0]: Processing instruction [sn:275] with PC (0x14530=>0x14534).(0=>1).
 845000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2 (flattened 2), got phys reg 64
 845000: system.cpu.rename: [tid:0]: Register 64 is not ready.
 845000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 845000: system.cpu.rename: [tid:0]: Register 960 is ready.
 845000: global: [sn:275] has 1 ready out of 6 sources. RTI 0)
 845000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 845000: system.cpu.rename: [tid:0]: Register 325 is ready.
 845000: global: [sn:275] has 2 ready out of 6 sources. RTI 0)
 845000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 845000: system.cpu.rename: [tid:0]: Register 325 is ready.
 845000: global: [sn:275] has 3 ready out of 6 sources. RTI 0)
 845000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 845000: system.cpu.rename: [tid:0]: Register 325 is ready.
 845000: global: [sn:275] has 4 ready out of 6 sources. RTI 0)
 845000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 11 (flattened 11), got phys reg 88
 845000: system.cpu.rename: [tid:0]: Register 88 is ready.
 845000: global: [sn:275] has 5 ready out of 6 sources. RTI 0)
 845000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 845000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 12, storesInProgress: 3, stores dispatchedToSQ: 2
 845000: system.cpu.rename: [tid:0]: Processing instruction [sn:276] with PC (0x14534=>0x14538).(0=>1).
 845000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 54
 845000: system.cpu.rename: [tid:0]: Register 54 is not ready.
 845000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 845000: system.cpu.rename: [tid:0]: Register 960 is ready.
 845000: global: [sn:276] has 1 ready out of 6 sources. RTI 0)
 845000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 845000: system.cpu.rename: [tid:0]: Register 325 is ready.
 845000: global: [sn:276] has 2 ready out of 6 sources. RTI 0)
 845000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 845000: system.cpu.rename: [tid:0]: Register 325 is ready.
 845000: global: [sn:276] has 3 ready out of 6 sources. RTI 0)
 845000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 845000: system.cpu.rename: [tid:0]: Register 325 is ready.
 845000: global: [sn:276] has 4 ready out of 6 sources. RTI 0)
 845000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 9 (flattened 9), got phys reg 91
 845000: system.cpu.rename: [tid:0]: Register 91 is ready.
 845000: global: [sn:276] has 5 ready out of 6 sources. RTI 0)
 845000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 845000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 10, loadsInProgress: 2, loads dispatchedToLQ: 1
 845000: system.cpu.rename: [tid:0]: Processing instruction [sn:277] with PC (0x14538=>0x1453c).(0=>1).
 845000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 123
 845000: system.cpu.rename: [tid:0]: Register 123 is ready.
 845000: global: [sn:277] has 1 ready out of 5 sources. RTI 0)
 845000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 845000: system.cpu.rename: [tid:0]: Register 960 is ready.
 845000: global: [sn:277] has 2 ready out of 5 sources. RTI 0)
 845000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 845000: system.cpu.rename: [tid:0]: Register 325 is ready.
 845000: global: [sn:277] has 3 ready out of 5 sources. RTI 0)
 845000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 845000: system.cpu.rename: [tid:0]: Register 325 is ready.
 845000: global: [sn:277] has 4 ready out of 5 sources. RTI 0)
 845000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 845000: system.cpu.rename: [tid:0]: Register 325 is ready.
 845000: global: [sn:277] has 5 ready out of 5 sources. RTI 0)
 845000: global: Renamed reg 2 to physical reg 67 old mapping was 64
 845000: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 67.
 845000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=17), [sn:277].
 845000: system.cpu.rename: Activity this cycle.
 845000: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=17), until [sn:259].
 845000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 80, [sn:258].
 845000: system.cpu.freelist: Freeing register 80.
 845000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 81, [sn:259].
 845000: system.cpu.freelist: Freeing register 81.
 845000: system.cpu.iew: Issue: Processing [tid:0]
 845000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 845000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1452c=>0x14530).(0=>1) [sn:274] [tid:0] to IQ.
 845000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:274]
 845000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 845000: system.cpu.iew.lsq.thread0: Inserting load PC (0x1452c=>0x14530).(0=>1), idx:11 [sn:274]
 845000: system.cpu.iq: Adding instruction [sn:274] PC (0x1452c=>0x14530).(0=>1) to the IQ.
 845000: memdepentry: Memory dependency entry created.  memdep_count=8 (0x1452c=>0x14530).(0=>1)
 845000: global: Inst 0x1452c with index 331 had no SSID
 845000: system.cpu.memDep0: No dependency for inst PC (0x1452c=>0x14530).(0=>1) [sn:274].
 845000: system.cpu.memDep0: Adding instruction [sn:274] to the ready list.
 845000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1452c=>0x14530).(0=>1) opclass:32 [sn:274].
 845000: system.cpu.iew: Execute: Executing instructions from IQ.
 845000: system.cpu.iew: Execute: Processing PC (0x14504=>0x14508).(0=>1), [tid:0] [sn:264].
 845000: global: RegFile: Access to cc register 325, has data 0
 845000: global: RegFile: Access to cc register 325, has data 0
 845000: global: RegFile: Access to cc register 325, has data 0
 845000: global: RegFile: Access to int register 50, has data 0x19
 845000: global: RegFile: Setting cc register 374 to 0
 845000: global: RegFile: Setting cc register 375 to 0
 845000: global: RegFile: Setting cc register 376 to 0x1
 845000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1, wbActual:1
 845000: system.cpu.iew: Execute: Executing instructions from IQ.
 845000: system.cpu.iew: Execute: Processing PC (0x1451c=>0x14520).(0=>1), [tid:0] [sn:270].
 845000: system.cpu.iew: Execute: Calculating address for memory reference.
 845000: system.cpu.iew.lsq.thread0: Executing load PC (0x1451c=>0x14520).(0=>1), [sn:270]
 845000: global: RegFile: Access to int register 77, has data 0xbefffd38
 845000: global: RegFile: Access to cc register 325, has data 0
 845000: global: RegFile: Access to cc register 325, has data 0
 845000: global: RegFile: Access to cc register 325, has data 0
 845000: system.cpu.iew.lsq.thread0: Read called, load idx: 9, store idx: 11, storeHead: 9 addr: 0x77d3c
 845000: system.cpu.iew.lsq.thread0: Forwarding from store idx 9 to load to addr 0xbefffd3c
 845000: system.cpu.iew: Sending instructions to commit, [sn:266] PC (0x1450c=>0x14510).(0=>1).
 845000: system.cpu.iew: Setting Destination Register 61
 845000: system.cpu.scoreboard: Setting reg 61 as ready
 845000: system.cpu.iq: Waking dependents of completed instruction.
 845000: system.cpu.iq: Completing mem instruction PC: (0x1450c=>0x14510).(0=>1) [sn:266]
 845000: system.cpu.memDep0: Completed mem instruction PC (0x1450c=>0x14510).(0=>1) [sn:266].
 845000: memdepentry: Memory dependency entry deleted.  memdep_count=7 (0x1450c=>0x14510).(0=>1)
 845000: system.cpu.iq: Waking any dependents on register 61.
 845000: system.cpu.iq: Waking up a dependent instruction, [sn:269] PC (0x14518=>0x1451c).(0=>1).
 845000: global: [sn:269] has 6 ready out of 6 sources. RTI 0)
 845000: system.cpu.iq: Checking if memory instruction can issue.
 845000: system.cpu.memDep0: Marking registers as ready for instruction PC (0x14518=>0x1451c).(0=>1) [sn:269].
 845000: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
 845000: system.cpu.memDep0: Adding instruction [sn:269] to the ready list.
 845000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14518=>0x1451c).(0=>1) opclass:33 [sn:269].
 845000: system.cpu.iew: Sending instructions to commit, [sn:264] PC (0x14504=>0x14508).(0=>1).
 845000: system.cpu.iew: Setting Destination Register 374
 845000: system.cpu.scoreboard: Setting reg 374 as ready
 845000: system.cpu.iew: Setting Destination Register 375
 845000: system.cpu.scoreboard: Setting reg 375 as ready
 845000: system.cpu.iew: Setting Destination Register 376
 845000: system.cpu.scoreboard: Setting reg 376 as ready
 845000: system.cpu.iq: Waking dependents of completed instruction.
 845000: system.cpu.iq: Waking any dependents on register 374.
 845000: system.cpu.iq: Waking up a dependent instruction, [sn:265] PC (0x14508=>0x1450c).(0=>1).
 845000: global: [sn:265] has 3 ready out of 3 sources. RTI 0)
 845000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14508=>0x1450c).(0=>1) opclass:1 [sn:265].
 845000: system.cpu.iq: Waking any dependents on register 375.
 845000: system.cpu.iq: Waking any dependents on register 376.
 845000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 845000: system.cpu.iq: Thread 0: Issuing instruction PC (0x14508=>0x1450c).(0=>1) [sn:265]
 845000: system.cpu.iq: Thread 0: Issuing instruction PC (0x14518=>0x1451c).(0=>1) [sn:269]
 845000: system.cpu.memDep0: Issuing instruction PC 0x14518 [sn:269].
 845000: system.cpu.iq: Thread 0: Issuing instruction PC (0x1452c=>0x14530).(0=>1) [sn:274]
 845000: system.cpu.memDep0: Issuing instruction PC 0x1452c [sn:274].
 845000: system.cpu.iew: Processing [tid:0]
 845000: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x144f0=>0x144f4).(0=>1)
 845000: system.cpu.iq: [tid:0]: Committing instructions older than [sn:259]
 845000: global: DynInst: [sn:259] Instruction destroyed. Instcount for system.cpu = 59
 845000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 6
 845000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 4
 845000: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 845000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 4
 845000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 6
 845000: system.cpu.iew: IQ has 40 free entries (Can schedule: 0).  LQ has 10 free entries. SQ has 12 free entries.
 845000: system.cpu.iew: Activity this cycle.
 845000: system.cpu.commit: Getting instructions from Rename stage.
 845000: system.cpu.commit: Inserting PC (0x1452c=>0x14530).(0=>1) [sn:274] [tid:0] into ROB.
 845000: system.cpu.rob: Adding inst PC (0x1452c=>0x14530).(0=>1) to the ROB.
 845000: system.cpu.rob: [tid:0] Now has 15 instructions.
 845000: system.cpu.commit: Trying to commit instructions in the ROB.
 845000: system.cpu.commit: [tid:0]: Marking PC (0x14500=>0x14504).(0=>1), [sn:262] ready within ROB.
 845000: system.cpu.commit: [tid:0]: Marking PC (0x144f8=>0x144fc).(0=>1), [sn:260] ready within ROB.
 845000: system.cpu.commit: [tid:0]: Instruction [sn:260] PC (0x144f8=>0x144fc).(0=>1) is head of ROB and ready to commit
 845000: system.cpu.commit: [tid:0]: ROB has 15 insts & 25 free entries.
 845000: system.cpu.commit: Activity This Cycle.
 845000: system.cpu.commit: Activating stage.
 845000: system.cpu: Activity: 12
 845000: system.cpu: Activity: 11
 845000: system.cpu: Scheduling next tick!
 845000: system.cpu: CPU already running.
 845000: global: RegFile: Access to cc register 325, has data 0
 845000: global: RegFile: Access to cc register 325, has data 0
 845000: global: RegFile: Access to cc register 325, has data 0
 845000: global: RegFile: Setting int register 65 to 0
 845000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 845000: system.cpu.iew: Activity this cycle.
 845000: system.cpu: Activity: 12
 845000: system.cpu.iq: Processing FU completion [sn:273]
 845000: system.cpu: CPU already running.
 845000: system.cpu.iq: Processing FU completion [sn:271]
 845000: system.cpu: CPU already running.
 845500: system.cpu.icache_port: Fetch unit received timing
 845500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 845500: system.cpu: CPU already running.
 845500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 845500: system.cpu.fetch: Activating stage.
 845500: system.cpu: Activity: 13
 845500: system.cpu.iew.lsq.thread0: Writeback event [sn:268].
 845500: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:268].
 845500: system.cpu: CPU already running.
 845500: global: RegFile: Access to cc register 325, has data 0
 845500: global: RegFile: Access to cc register 325, has data 0
 845500: global: RegFile: Access to cc register 325, has data 0
 845500: global: RegFile: Setting int register 63 to 0x83fdc
 845500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1, wbActual:1
 845500: system.cpu.iew: Activity this cycle.
 845500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 845500: system.cpu.fetch: Running stage.
 845500: system.cpu.fetch: Attempting to fetch from [tid:0]
 845500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 845500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 845500: global: DynInst: [sn:287] Instruction created. Instcount for system.cpu = 60
 845500: system.cpu.fetch: [tid:0]: Instruction PC 0x14560 (0) created [sn:287].
 845500: system.cpu.fetch: [tid:0]: Instruction is:   cmps   r1, #0
 845500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 845500: global: DynInst: [sn:288] Instruction created. Instcount for system.cpu = 61
 845500: system.cpu.fetch: [tid:0]: Instruction PC 0x14564 (0) created [sn:288].
 845500: system.cpu.fetch: [tid:0]: Instruction is:   cmpseq   r12, #0
 845500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 845500: global: DynInst: [sn:289] Instruction created. Instcount for system.cpu = 62
 845500: system.cpu.fetch: [tid:0]: Instruction PC 0x14568 (0) created [sn:289].
 845500: system.cpu.fetch: [tid:0]: Instruction is:   moveq   r2, #0
 845500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 845500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 845500: system.cpu.fetch: [tid:0][sn:287]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 845500: system.cpu.fetch: [tid:0][sn:288]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 845500: system.cpu.fetch: [tid:0][sn:289]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 845500: system.cpu.fetch: Activity this cycle.
 845500: system.cpu.decode: Processing [tid:0]
 845500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 845500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 845500: system.cpu.decode: [tid:0]: Processing instruction [sn:282] with PC (0x1454c=>0x14550).(0=>1)
 845500: system.cpu.decode: Activity this cycle.
 845500: system.cpu.rename: Processing [tid:0]
 845500: system.cpu.rename: [tid:0]: Free IQ: 40, Free ROB: 25, Free LQ: 10, Free SQ: 12
 845500: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 845500: system.cpu.rename: calcFreeROBEntires: free robEntries: 25, instsInProgress: 4, dispatched Insts: 1
 845500: system.cpu.rename: [tid:0]: 22 rob free
 845500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 40, instsInProgress: 4, dispatched Insts: 1
 845500: system.cpu.rename: [tid:0]: 37 iq free
 845500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 10, loadsInProgress: 2, loads dispatchedToLQ: 1
 845500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 845500: system.cpu.rename: calcFreeROBEntires: free robEntries: 25, instsInProgress: 4, dispatched Insts: 1
 845500: system.cpu.rename: [tid:0]: 22 rob free
 845500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 40, instsInProgress: 4, dispatched Insts: 1
 845500: system.cpu.rename: [tid:0]: 37 iq free
 845500: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
 845500: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 1 insts dispatched to IQ last cycle.
 845500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 845500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 10, loadsInProgress: 2, loads dispatchedToLQ: 1
 845500: system.cpu.rename: [tid:0]: Processing instruction [sn:278] with PC (0x1453c=>0x14540).(0=>1).
 845500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 123
 845500: system.cpu.rename: [tid:0]: Register 123 is ready.
 845500: global: [sn:278] has 1 ready out of 5 sources. RTI 0)
 845500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 845500: system.cpu.rename: [tid:0]: Register 960 is ready.
 845500: global: [sn:278] has 2 ready out of 5 sources. RTI 0)
 845500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 845500: system.cpu.rename: [tid:0]: Register 325 is ready.
 845500: global: [sn:278] has 3 ready out of 5 sources. RTI 0)
 845500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 845500: system.cpu.rename: [tid:0]: Register 325 is ready.
 845500: global: [sn:278] has 4 ready out of 5 sources. RTI 0)
 845500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 845500: system.cpu.rename: [tid:0]: Register 325 is ready.
 845500: global: [sn:278] has 5 ready out of 5 sources. RTI 0)
 845500: global: Renamed reg 3 to physical reg 60 old mapping was 54
 845500: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 60.
 845500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=16), [sn:278].
 845500: system.cpu.rename: Activity this cycle.
 845500: system.cpu.iew: Issue: Processing [tid:0]
 845500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 845500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14530=>0x14534).(0=>1) [sn:275] [tid:0] to IQ.
 845500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:275]
 845500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 845500: system.cpu.iew.lsq.thread0: Inserting store PC (0x14530=>0x14534).(0=>1), idx:13 [sn:275]
 845500: system.cpu.iq: Adding instruction [sn:275] PC (0x14530=>0x14534).(0=>1) to the IQ.
 845500: system.cpu.iq: Instruction PC (0x14530=>0x14534).(0=>1) has src reg 64 that is being added to the dependency chain.
 845500: memdepentry: Memory dependency entry created.  memdep_count=8 (0x14530=>0x14534).(0=>1)
 845500: global: Inst 0x14530 with index 332 had no SSID
 845500: system.cpu.memDep0: No dependency for inst PC (0x14530=>0x14534).(0=>1) [sn:275].
 845500: system.cpu.memDep0: Inserting store PC (0x14530=>0x14534).(0=>1) [sn:275].
 845500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14534=>0x14538).(0=>1) [sn:276] [tid:0] to IQ.
 845500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:276]
 845500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 845500: system.cpu.iew.lsq.thread0: Inserting store PC (0x14534=>0x14538).(0=>1), idx:14 [sn:276]
 845500: global: DynInst: [sn:47] Instruction destroyed. Instcount for system.cpu = 61
 845500: system.cpu.iq: Adding instruction [sn:276] PC (0x14534=>0x14538).(0=>1) to the IQ.
 845500: system.cpu.iq: Instruction PC (0x14534=>0x14538).(0=>1) has src reg 54 that is being added to the dependency chain.
 845500: memdepentry: Memory dependency entry created.  memdep_count=9 (0x14534=>0x14538).(0=>1)
 845500: global: Inst 0x14534 with index 333 had no SSID
 845500: system.cpu.memDep0: No dependency for inst PC (0x14534=>0x14538).(0=>1) [sn:276].
 845500: system.cpu.memDep0: Inserting store PC (0x14534=>0x14538).(0=>1) [sn:276].
 845500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14538=>0x1453c).(0=>1) [sn:277] [tid:0] to IQ.
 845500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:277]
 845500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 845500: system.cpu.iew.lsq.thread0: Inserting load PC (0x14538=>0x1453c).(0=>1), idx:12 [sn:277]
 845500: system.cpu.iq: Adding instruction [sn:277] PC (0x14538=>0x1453c).(0=>1) to the IQ.
 845500: memdepentry: Memory dependency entry created.  memdep_count=10 (0x14538=>0x1453c).(0=>1)
 845500: global: Inst 0x14538 with index 334 had no SSID
 845500: system.cpu.memDep0: No dependency for inst PC (0x14538=>0x1453c).(0=>1) [sn:277].
 845500: system.cpu.memDep0: Adding instruction [sn:277] to the ready list.
 845500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14538=>0x1453c).(0=>1) opclass:32 [sn:277].
 845500: system.cpu.iew: Execute: Executing instructions from IQ.
 845500: system.cpu.iew: Execute: Processing PC (0x14508=>0x1450c).(0=>1), [tid:0] [sn:265].
 845500: global: RegFile: Access to cc register 374, has data 0
 845500: global: RegFile: Access to cc register 325, has data 0
 845500: global: RegFile: Access to cc register 325, has data 0
 845500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 2, wbActual:2
 845500: system.cpu.iew: Execute: Branch mispredict detected.
 845500: system.cpu.iew: Predicted target was PC: (0x1450c=>0x14510).(0=>1).
 845500: system.cpu.iew: Execute: Redirecting fetch to PC: (0x14508=>0x14464).(0=>1).
 845500: system.cpu.iew: [tid:0]: Squashing from a specific instruction, PC: (0x14508=>0x14464).(0=>1) [sn:265].
 845500: system.cpu.iew: Execute: Executing instructions from IQ.
 845500: system.cpu.iew: Execute: Processing PC (0x14528=>0x1452c).(0=>1), [tid:0] [sn:273].
 845500: system.cpu.iew: Execute: Calculating address for memory reference.
 845500: system.cpu.iew.lsq.thread0: Executing load PC (0x14528=>0x1452c).(0=>1), [sn:273]
 845500: global: RegFile: Access to cc register 325, has data 0
 845500: global: RegFile: Access to cc register 325, has data 0
 845500: global: RegFile: Access to cc register 325, has data 0
 845500: system.cpu.iew.lsq.thread0: Read called, load idx: 10, store idx: 13, storeHead: 9 addr: 0xc688
 845500: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:273] PC (0x14528=>0x1452c).(0=>1)
 845500: system.cpu.iew: Execute: Executing instructions from IQ.
 845500: system.cpu.iew: Execute: Processing PC (0x14520=>0x14524).(0=>1), [tid:0] [sn:271].
 845500: system.cpu.iew: Execute: Calculating address for memory reference.
 845500: system.cpu.iew.lsq.thread0: Executing store PC (0x14520=>0x14524).(0=>1) [sn:271]
 845500: global: RegFile: Access to int register 79, has data 0x85ac8
 845500: global: RegFile: Access to cc register 325, has data 0
 845500: global: RegFile: Access to cc register 325, has data 0
 845500: global: RegFile: Access to cc register 325, has data 0
 845500: global: RegFile: Access to int register 105, has data 0
 845500: system.cpu.iew.lsq.thread0: Doing write to store idx 11, addr 0x76acc | storeHead:9 [sn:271]
 845500: system.cpu.iew: Store instruction is fault. [sn:271]
 845500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 3, wbActual:3
 845500: system.cpu.iew: Activity this cycle.
 845500: system.cpu.iew: Sending instructions to commit, [sn:270] PC (0x1451c=>0x14520).(0=>1).
 845500: system.cpu.iew: Setting Destination Register 65
 845500: system.cpu.scoreboard: Setting reg 65 as ready
 845500: system.cpu.iq: Waking dependents of completed instruction.
 845500: system.cpu.iq: Completing mem instruction PC: (0x1451c=>0x14520).(0=>1) [sn:270]
 845500: system.cpu.memDep0: Completed mem instruction PC (0x1451c=>0x14520).(0=>1) [sn:270].
 845500: memdepentry: Memory dependency entry deleted.  memdep_count=9 (0x1451c=>0x14520).(0=>1)
 845500: system.cpu.iq: Waking any dependents on register 65.
 845500: system.cpu.iq: Waking up a dependent instruction, [sn:272] PC (0x14524=>0x14528).(0=>1).
 845500: global: [sn:272] has 5 ready out of 6 sources. RTI 0)
 845500: system.cpu.iew: Sending instructions to commit, [sn:268] PC (0x14514=>0x14518).(0=>1).
 845500: system.cpu.iew: Setting Destination Register 63
 845500: system.cpu.scoreboard: Setting reg 63 as ready
 845500: system.cpu.iq: Waking dependents of completed instruction.
 845500: system.cpu.iq: Completing mem instruction PC: (0x14514=>0x14518).(0=>1) [sn:268]
 845500: system.cpu.memDep0: Completed mem instruction PC (0x14514=>0x14518).(0=>1) [sn:268].
 845500: memdepentry: Memory dependency entry deleted.  memdep_count=8 (0x14514=>0x14518).(0=>1)
 845500: system.cpu.iq: Waking any dependents on register 63.
 845500: system.cpu.iq: Waking up a dependent instruction, [sn:272] PC (0x14524=>0x14528).(0=>1).
 845500: global: [sn:272] has 6 ready out of 6 sources. RTI 0)
 845500: system.cpu.iq: Checking if memory instruction can issue.
 845500: system.cpu.memDep0: Marking registers as ready for instruction PC (0x14524=>0x14528).(0=>1) [sn:272].
 845500: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
 845500: system.cpu.memDep0: Adding instruction [sn:272] to the ready list.
 845500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14524=>0x14528).(0=>1) opclass:33 [sn:272].
 845500: system.cpu.iew: Sending instructions to commit, [sn:265] PC (0x14508=>0x14464).(0=>1).
 845500: system.cpu.iq: Waking dependents of completed instruction.
 845500: system.cpu.iew: Sending instructions to commit, [sn:271] PC (0x14520=>0x14524).(0=>1).
 845500: system.cpu.iq: Waking dependents of completed instruction.
 845500: system.cpu.iq: Completing mem instruction PC: (0x14520=>0x14524).(0=>1) [sn:271]
 845500: system.cpu.memDep0: Completed mem instruction PC (0x14520=>0x14524).(0=>1) [sn:271].
 845500: memdepentry: Memory dependency entry deleted.  memdep_count=7 (0x14520=>0x14524).(0=>1)
 845500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 845500: system.cpu.iq: Thread 0: Issuing instruction PC (0x14524=>0x14528).(0=>1) [sn:272]
 845500: system.cpu.memDep0: Issuing instruction PC 0x14524 [sn:272].
 845500: system.cpu.iq: Thread 0: Issuing instruction PC (0x14538=>0x1453c).(0=>1) [sn:277]
 845500: system.cpu.memDep0: Issuing instruction PC 0x14538 [sn:277].
 845500: system.cpu.iew: Processing [tid:0]
 845500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 7
 845500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 6
 845500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 845500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 6
 845500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 7
 845500: system.cpu.iew: IQ has 40 free entries (Can schedule: 0).  LQ has 9 free entries. SQ has 10 free entries.
 845500: system.cpu.iew: Activity this cycle.
 845500: system.cpu.commit: Getting instructions from Rename stage.
 845500: system.cpu.commit: Inserting PC (0x14530=>0x14534).(0=>1) [sn:275] [tid:0] into ROB.
 845500: system.cpu.rob: Adding inst PC (0x14530=>0x14534).(0=>1) to the ROB.
 845500: system.cpu.rob: [tid:0] Now has 16 instructions.
 845500: system.cpu.commit: Inserting PC (0x14534=>0x14538).(0=>1) [sn:276] [tid:0] into ROB.
 845500: system.cpu.rob: Adding inst PC (0x14534=>0x14538).(0=>1) to the ROB.
 845500: system.cpu.rob: [tid:0] Now has 17 instructions.
 845500: system.cpu.commit: Inserting PC (0x14538=>0x1453c).(0=>1) [sn:277] [tid:0] into ROB.
 845500: system.cpu.rob: Adding inst PC (0x14538=>0x1453c).(0=>1) to the ROB.
 845500: system.cpu.rob: [tid:0] Now has 18 instructions.
 845500: system.cpu.commit: Trying to commit instructions in the ROB.
 845500: system.cpu.commit: Trying to commit head instruction, [sn:260] [tid:0]
 845500: system.cpu.commit: Committing instruction with [sn:260] PC (0x144f8=>0x144fc).(0=>1)
 845500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x144f8=>0x144fc).(0=>1), [sn:260]
 845500: system.cpu: Removing committed instruction [tid:0] PC (0x144f8=>0x144fc).(0=>1) [sn:260]
 845500: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:260]
 845500: system.cpu.commit: Trying to commit head instruction, [sn:261] [tid:0]
 845500: system.cpu.commit: Committing instruction with [sn:261] PC (0x144fc=>0x14500).(0=>1)
 845500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x144fc=>0x14500).(0=>1), [sn:261]
 845500: system.cpu: Removing committed instruction [tid:0] PC (0x144fc=>0x14500).(0=>1) [sn:261]
 845500: system.cpu.commit: Instruction is committed successfully. num_committed: 2. [sn:261]
 845500: system.cpu.commit: Trying to commit head instruction, [sn:262] [tid:0]
 845500: system.cpu.commit: Committing instruction with [sn:262] PC (0x14500=>0x14504).(0=>1)
 845500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14500=>0x14504).(0=>1), [sn:262]
 845500: system.cpu: Removing committed instruction [tid:0] PC (0x14500=>0x14504).(0=>1) [sn:262]
 845500: system.cpu.commit: Instruction is committed successfully. num_committed: 3. [sn:262]
 845500: system.cpu.commit: Trying to commit head instruction, [sn:263] [tid:0]
 845500: system.cpu.commit: Committing instruction with [sn:263] PC (0x14500=>0x14504).(1=>2)
 845500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14500=>0x14504).(1=>2), [sn:263]
 845500: system.cpu: Removing committed instruction [tid:0] PC (0x14500=>0x14504).(1=>2) [sn:263]
 845500: system.cpu.commit: Instruction is committed successfully. num_committed: 4. [sn:263]
 845500: system.cpu.commit: [tid:0]: Marking PC (0x1450c=>0x14510).(0=>1), [sn:266] ready within ROB.
 845500: system.cpu.commit: [tid:0]: Marking PC (0x14504=>0x14508).(0=>1), [sn:264] ready within ROB.
 845500: system.cpu.commit: [tid:0]: Instruction [sn:264] PC (0x14504=>0x14508).(0=>1) is head of ROB and ready to commit
 845500: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
 845500: system.cpu.commit: Activity This Cycle.
 845500: system.cpu: Activity: 12
 845500: system.cpu: Removing instruction, [tid:0] [sn:260] PC (0x144f8=>0x144fc).(0=>1)
 845500: system.cpu: Removing instruction, [tid:0] [sn:261] PC (0x144fc=>0x14500).(0=>1)
 845500: system.cpu: Removing instruction, [tid:0] [sn:262] PC (0x14500=>0x14504).(0=>1)
 845500: system.cpu: Removing instruction, [tid:0] [sn:263] PC (0x14500=>0x14504).(1=>2)
 845500: system.cpu: Scheduling next tick!
 845500: system.cpu.iq: Processing FU completion [sn:274]
 845500: system.cpu: CPU already running.
 845500: system.cpu.iq: Processing FU completion [sn:269]
 845500: system.cpu: CPU already running.
 846000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 846000: system.cpu.fetch: Running stage.
 846000: system.cpu.fetch: Attempting to fetch from [tid:0]
 846000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 846000: global: DynInst: [sn:290] Instruction created. Instcount for system.cpu = 62
 846000: system.cpu.fetch: [tid:0]: Instruction PC 0x1456c (0) created [sn:290].
 846000: system.cpu.fetch: [tid:0]: Instruction is:   movne   r2, #1
 846000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 846000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14570=>0x14574).(0=>1).
 846000: system.cpu.fetch: [tid:0] Fetching cache line 0x14570 for addr 0x14570
 846000: system.cpu: CPU already running.
 846000: system.cpu.fetch: Fetch: Doing instruction read.
 846000: system.cpu.fetch: [tid:0]: Doing Icache access.
 846000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 846000: system.cpu.fetch: Deactivating stage.
 846000: system.cpu: Activity: 11
 846000: system.cpu.fetch: [tid:0][sn:290]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 846000: system.cpu.fetch: Activity this cycle.
 846000: system.cpu: Activity: 12
 846000: system.cpu.decode: Processing [tid:0]
 846000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 846000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 846000: system.cpu.decode: [tid:0]: Processing instruction [sn:283] with PC (0x14550=>0x14554).(0=>1)
 846000: system.cpu.decode: [tid:0]: Processing instruction [sn:284] with PC (0x14554=>0x14558).(0=>1)
 846000: system.cpu.decode: [tid:0]: Processing instruction [sn:285] with PC (0x14558=>0x1455c).(0=>1)
 846000: system.cpu.decode: Activity this cycle.
 846000: system.cpu.rename: Processing [tid:0]
 846000: system.cpu.rename: [tid:0]: Free IQ: 40, Free ROB: 26, Free LQ: 9, Free SQ: 10
 846000: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 846000: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 4, dispatched Insts: 3
 846000: system.cpu.rename: [tid:0]: 25 rob free
 846000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 40, instsInProgress: 4, dispatched Insts: 3
 846000: system.cpu.rename: [tid:0]: 39 iq free
 846000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 9, loadsInProgress: 2, loads dispatchedToLQ: 1
 846000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 846000: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 4, dispatched Insts: 3
 846000: system.cpu.rename: [tid:0]: 25 rob free
 846000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 40, instsInProgress: 4, dispatched Insts: 3
 846000: system.cpu.rename: [tid:0]: 39 iq free
 846000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 846000: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 846000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 846000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 10, storesInProgress: 2, stores dispatchedToSQ: 2
 846000: system.cpu.rename: [tid:0]: Processing instruction [sn:279] with PC (0x14540=>0x14544).(0=>1).
 846000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2 (flattened 2), got phys reg 67
 846000: system.cpu.rename: [tid:0]: Register 67 is not ready.
 846000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 846000: system.cpu.rename: [tid:0]: Register 960 is ready.
 846000: global: [sn:279] has 1 ready out of 6 sources. RTI 0)
 846000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 846000: system.cpu.rename: [tid:0]: Register 325 is ready.
 846000: global: [sn:279] has 2 ready out of 6 sources. RTI 0)
 846000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 846000: system.cpu.rename: [tid:0]: Register 325 is ready.
 846000: global: [sn:279] has 3 ready out of 6 sources. RTI 0)
 846000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 846000: system.cpu.rename: [tid:0]: Register 325 is ready.
 846000: global: [sn:279] has 4 ready out of 6 sources. RTI 0)
 846000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 10 (flattened 10), got phys reg 93
 846000: system.cpu.rename: [tid:0]: Register 93 is ready.
 846000: global: [sn:279] has 5 ready out of 6 sources. RTI 0)
 846000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 846000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 10, storesInProgress: 3, stores dispatchedToSQ: 2
 846000: system.cpu.rename: [tid:0]: Processing instruction [sn:280] with PC (0x14544=>0x14548).(0=>1).
 846000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 60
 846000: system.cpu.rename: [tid:0]: Register 60 is not ready.
 846000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 846000: system.cpu.rename: [tid:0]: Register 960 is ready.
 846000: global: [sn:280] has 1 ready out of 6 sources. RTI 0)
 846000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 846000: system.cpu.rename: [tid:0]: Register 325 is ready.
 846000: global: [sn:280] has 2 ready out of 6 sources. RTI 0)
 846000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 846000: system.cpu.rename: [tid:0]: Register 325 is ready.
 846000: global: [sn:280] has 3 ready out of 6 sources. RTI 0)
 846000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 846000: system.cpu.rename: [tid:0]: Register 325 is ready.
 846000: global: [sn:280] has 4 ready out of 6 sources. RTI 0)
 846000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 8 (flattened 8), got phys reg 118
 846000: system.cpu.rename: [tid:0]: Register 118 is ready.
 846000: global: [sn:280] has 5 ready out of 6 sources. RTI 0)
 846000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 846000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 9, loadsInProgress: 2, loads dispatchedToLQ: 1
 846000: system.cpu.rename: [tid:0]: Processing instruction [sn:281] with PC (0x14548=>0x1454c).(0=>1).
 846000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 123
 846000: system.cpu.rename: [tid:0]: Register 123 is ready.
 846000: global: [sn:281] has 1 ready out of 5 sources. RTI 0)
 846000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 846000: system.cpu.rename: [tid:0]: Register 960 is ready.
 846000: global: [sn:281] has 2 ready out of 5 sources. RTI 0)
 846000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 846000: system.cpu.rename: [tid:0]: Register 325 is ready.
 846000: global: [sn:281] has 3 ready out of 5 sources. RTI 0)
 846000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 846000: system.cpu.rename: [tid:0]: Register 325 is ready.
 846000: global: [sn:281] has 4 ready out of 5 sources. RTI 0)
 846000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 846000: system.cpu.rename: [tid:0]: Register 325 is ready.
 846000: global: [sn:281] has 5 ready out of 5 sources. RTI 0)
 846000: global: Renamed reg 2 to physical reg 69 old mapping was 67
 846000: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 69.
 846000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=17), [sn:281].
 846000: system.cpu.rename: Activity this cycle.
 846000: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=17), until [sn:263].
 846000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 7, [sn:261].
 846000: system.cpu.freelist: Freeing register 7.
 846000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 122, [sn:262].
 846000: system.cpu.freelist: Freeing register 122.
 846000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 120, [sn:263].
 846000: system.cpu.freelist: Freeing register 120.
 846000: system.cpu.iew: Issue: Processing [tid:0]
 846000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 846000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1453c=>0x14540).(0=>1) [sn:278] [tid:0] to IQ.
 846000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:278]
 846000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 846000: system.cpu.iew.lsq.thread0: Inserting load PC (0x1453c=>0x14540).(0=>1), idx:13 [sn:278]
 846000: system.cpu.iq: Adding instruction [sn:278] PC (0x1453c=>0x14540).(0=>1) to the IQ.
 846000: memdepentry: Memory dependency entry created.  memdep_count=8 (0x1453c=>0x14540).(0=>1)
 846000: global: Inst 0x1453c with index 335 had no SSID
 846000: system.cpu.memDep0: No dependency for inst PC (0x1453c=>0x14540).(0=>1) [sn:278].
 846000: system.cpu.memDep0: Adding instruction [sn:278] to the ready list.
 846000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1453c=>0x14540).(0=>1) opclass:32 [sn:278].
 846000: system.cpu.iew: Execute: Executing instructions from IQ.
 846000: system.cpu.iew: Execute: Processing PC (0x1452c=>0x14530).(0=>1), [tid:0] [sn:274].
 846000: system.cpu.iew: Execute: Calculating address for memory reference.
 846000: system.cpu.iew.lsq.thread0: Executing load PC (0x1452c=>0x14530).(0=>1), [sn:274]
 846000: global: RegFile: Access to cc register 325, has data 0
 846000: global: RegFile: Access to cc register 325, has data 0
 846000: global: RegFile: Access to cc register 325, has data 0
 846000: system.cpu.iew.lsq.thread0: Read called, load idx: 11, store idx: 13, storeHead: 9 addr: 0xc68c
 846000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:274] PC (0x1452c=>0x14530).(0=>1)
 846000: system.cpu.iew: Execute: Executing instructions from IQ.
 846000: system.cpu.iew: Execute: Processing PC (0x14518=>0x1451c).(0=>1), [tid:0] [sn:269].
 846000: system.cpu.iew: Execute: Calculating address for memory reference.
 846000: system.cpu.iew.lsq.thread0: Executing store PC (0x14518=>0x1451c).(0=>1) [sn:269]
 846000: global: RegFile: Access to int register 61, has data 0x85f24
 846000: global: RegFile: Access to cc register 325, has data 0
 846000: global: RegFile: Access to cc register 325, has data 0
 846000: global: RegFile: Access to cc register 325, has data 0
 846000: global: RegFile: Access to int register 47, has data 0x1
 846000: system.cpu.iew.lsq.thread0: Doing write to store idx 10, addr 0x76f24 | storeHead:9 [sn:269]
 846000: system.cpu.iew: Store instruction is fault. [sn:269]
 846000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 846000: system.cpu.iew: Activity this cycle.
 846000: system.cpu.iew: Sending instructions to commit, [sn:269] PC (0x14518=>0x1451c).(0=>1).
 846000: system.cpu.iq: Waking dependents of completed instruction.
 846000: system.cpu.iq: Completing mem instruction PC: (0x14518=>0x1451c).(0=>1) [sn:269]
 846000: system.cpu.memDep0: Completed mem instruction PC (0x14518=>0x1451c).(0=>1) [sn:269].
 846000: memdepentry: Memory dependency entry deleted.  memdep_count=7 (0x14518=>0x1451c).(0=>1)
 846000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 846000: system.cpu.iq: Thread 0: Issuing instruction PC (0x1453c=>0x14540).(0=>1) [sn:278]
 846000: system.cpu.memDep0: Issuing instruction PC 0x1453c [sn:278].
 846000: system.cpu.iew: Processing [tid:0]
 846000: system.cpu.iew.lsq.thread0: Marking store as able to write back, PC (0x144f8=>0x144fc).(0=>1) [sn:260]
 846000: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x14500=>0x14504).(0=>1)
 846000: system.cpu.iq: [tid:0]: Committing instructions older than [sn:263]
 846000: global: DynInst: [sn:261] Instruction destroyed. Instcount for system.cpu = 61
 846000: global: DynInst: [sn:263] Instruction destroyed. Instcount for system.cpu = 60
 846000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 7
 846000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 6
 846000: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 846000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 6
 846000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 7
 846000: system.cpu.iew: IQ has 40 free entries (Can schedule: 0).  LQ has 9 free entries. SQ has 10 free entries.
 846000: system.cpu.iew: IEW switching to active
 846000: system.cpu.iew: Activating stage.
 846000: system.cpu: Activity: 13
 846000: system.cpu.iew: Activity this cycle.
 846000: system.cpu.commit: [tid:0]: Squashing due to branch mispred PC:0x14508 [sn:265]
 846000: system.cpu.commit: [tid:0]: Redirecting to PC 0x14468
 846000: system.cpu.rob: Starting to squash within the ROB.
 846000: system.cpu.rob: [tid:0]: Squashing instructions until [sn:265].
 846000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14538=>0x1453c).(0=>1), seq num 277.
 846000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14534=>0x14538).(0=>1), seq num 276.
 846000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14530=>0x14534).(0=>1), seq num 275.
 846000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x1452c=>0x14530).(0=>1), seq num 274.
 846000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14528=>0x1452c).(0=>1), seq num 273.
 846000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14524=>0x14528).(0=>1), seq num 272.
 846000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14520=>0x14524).(0=>1), seq num 271.
 846000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x1451c=>0x14520).(0=>1), seq num 270.
 846000: system.cpu.commit: [tid:0]: Marking PC (0x14514=>0x14518).(0=>1), [sn:268] ready within ROB.
 846000: system.cpu.commit: [tid:0]: Marking PC (0x14508=>0x14464).(0=>1), [sn:265] ready within ROB.
 846000: system.cpu.commit: [tid:0]: Instruction [sn:264] PC (0x14504=>0x14508).(0=>1) is head of ROB and ready to commit
 846000: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
 846000: system.cpu.commit: Activity This Cycle.
 846000: global: DynInst: [sn:258] Instruction destroyed. Instcount for system.cpu = 59
 846000: system.cpu: Activity: 12
 846000: system.cpu: Scheduling next tick!
 846000: system.cpu.iq: Processing FU completion [sn:277]
 846000: system.cpu: CPU already running.
 846000: system.cpu.iq: Processing FU completion [sn:272]
 846000: system.cpu: CPU already running.
 846500: system.cpu.icache_port: Fetch unit received timing
 846500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 846500: system.cpu: CPU already running.
 846500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 846500: system.cpu.fetch: Activating stage.
 846500: system.cpu: Activity: 13
 846500: system.cpu.iew.lsq.thread0: Writeback event [sn:273].
 846500: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:273].
 846500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 846500: system.cpu.fetch: [tid:0]: Squashing instructions due to squash from commit.
 846500: system.cpu.fetch: [tid:0]: Squash from commit.
 846500: system.cpu.fetch: [tid:0]: Squashing, setting PC to: (0x14464=>0x14468).(0=>1).
 846500: system.cpu: Thread 0: Deleting instructions from instruction list.
 846500: system.cpu: ROB is not empty, squashing insts not in ROB.
 846500: system.cpu: Squashing instruction, [tid:0] [sn:290] PC (0x1456c=>0x14570).(0=>1)
 846500: system.cpu: Squashing instruction, [tid:0] [sn:289] PC (0x14568=>0x1456c).(0=>1)
 846500: system.cpu: Squashing instruction, [tid:0] [sn:288] PC (0x14564=>0x14568).(0=>1)
 846500: system.cpu: Squashing instruction, [tid:0] [sn:287] PC (0x14560=>0x14564).(0=>1)
 846500: system.cpu: Squashing instruction, [tid:0] [sn:286] PC (0x1455c=>0x14560).(0=>1)
 846500: system.cpu: Squashing instruction, [tid:0] [sn:285] PC (0x14558=>0x1455c).(0=>1)
 846500: system.cpu: Squashing instruction, [tid:0] [sn:284] PC (0x14554=>0x14558).(0=>1)
 846500: system.cpu: Squashing instruction, [tid:0] [sn:283] PC (0x14550=>0x14554).(0=>1)
 846500: system.cpu: Squashing instruction, [tid:0] [sn:282] PC (0x1454c=>0x14550).(0=>1)
 846500: system.cpu: Squashing instruction, [tid:0] [sn:281] PC (0x14548=>0x1454c).(0=>1)
 846500: system.cpu: Squashing instruction, [tid:0] [sn:280] PC (0x14544=>0x14548).(0=>1)
 846500: system.cpu: Squashing instruction, [tid:0] [sn:279] PC (0x14540=>0x14544).(0=>1)
 846500: system.cpu: Squashing instruction, [tid:0] [sn:278] PC (0x1453c=>0x14540).(0=>1)
 846500: system.cpu.fetch: Running stage.
 846500: system.cpu.fetch: There are no more threads available to fetch from.
 846500: system.cpu.fetch: [tid:0]: Fetch is squashing!
 846500: system.cpu.decode: Processing [tid:0]
 846500: system.cpu.decode: [tid:0]: Squashing instructions due to squash from commit.
 846500: system.cpu.decode: [tid:0]: Squashing.
 846500: system.cpu.rename: Processing [tid:0]
 846500: system.cpu.rename: [tid:0]: Free IQ: 40, Free ROB: 26, Free LQ: 9, Free SQ: 10
 846500: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 846500: system.cpu.rename: [tid:0]: Squashing instructions due to squash from commit.
 846500: system.cpu.rename: [tid:0]: Squashing instructions.
 846500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 281.
 846500: system.cpu.freelist: Freeing register 69.
 846500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 278.
 846500: system.cpu.freelist: Freeing register 60.
 846500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 277.
 846500: system.cpu.freelist: Freeing register 67.
 846500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 274.
 846500: system.cpu.freelist: Freeing register 54.
 846500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 273.
 846500: system.cpu.freelist: Freeing register 64.
 846500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 270.
 846500: system.cpu.freelist: Freeing register 65.
 846500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 268.
 846500: system.cpu.freelist: Freeing register 63.
 846500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 267.
 846500: system.cpu.freelist: Freeing register 379.
 846500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 267.
 846500: system.cpu.freelist: Freeing register 378.
 846500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 267.
 846500: system.cpu.freelist: Freeing register 377.
 846500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 266.
 846500: system.cpu.freelist: Freeing register 61.
 846500: system.cpu.rename: Activity this cycle.
 846500: system.cpu: Activity: 14
 846500: system.cpu.iew: Issue: Processing [tid:0]
 846500: system.cpu.iew: [tid:0]: Squashing all instructions.
 846500: system.cpu.iq: [tid:0]: Starting to squash instructions in the IQ.
 846500: system.cpu.iq: [tid:0]: Squashing until sequence number 265!
 846500: system.cpu.iq: [tid:0]: Instruction [sn:278] PC (0x1453c=>0x14540).(0=>1) squashed.
 846500: system.cpu.iq: [tid:0]: Instruction [sn:277] PC (0x14538=>0x1453c).(0=>1) squashed.
 846500: system.cpu.iq: [tid:0]: Instruction [sn:276] PC (0x14534=>0x14538).(0=>1) squashed.
 846500: system.cpu.iq: [tid:0]: Instruction [sn:275] PC (0x14530=>0x14534).(0=>1) squashed.
 846500: system.cpu.iq: [tid:0]: Instruction [sn:274] PC (0x1452c=>0x14530).(0=>1) squashed.
 846500: system.cpu.iq: [tid:0]: Instruction [sn:273] PC (0x14528=>0x1452c).(0=>1) squashed.
 846500: system.cpu.iq: [tid:0]: Instruction [sn:272] PC (0x14524=>0x14528).(0=>1) squashed.
 846500: system.cpu.iq: [tid:0]: Instruction [sn:267] PC (0x14510=>0x14514).(0=>1) squashed.
 846500: system.cpu.memDep0: Squashing inst [sn:278]
 846500: memdepentry: Memory dependency entry deleted.  memdep_count=6 (0x1453c=>0x14540).(0=>1)
 846500: system.cpu.memDep0: Squashing inst [sn:277]
 846500: memdepentry: Memory dependency entry deleted.  memdep_count=5 (0x14538=>0x1453c).(0=>1)
 846500: system.cpu.memDep0: Squashing inst [sn:276]
 846500: memdepentry: Memory dependency entry deleted.  memdep_count=4 (0x14534=>0x14538).(0=>1)
 846500: system.cpu.memDep0: Squashing inst [sn:275]
 846500: memdepentry: Memory dependency entry deleted.  memdep_count=3 (0x14530=>0x14534).(0=>1)
 846500: system.cpu.memDep0: Squashing inst [sn:274]
 846500: memdepentry: Memory dependency entry deleted.  memdep_count=2 (0x1452c=>0x14530).(0=>1)
 846500: system.cpu.memDep0: Squashing inst [sn:273]
 846500: memdepentry: Memory dependency entry deleted.  memdep_count=1 (0x14528=>0x1452c).(0=>1)
 846500: system.cpu.memDep0: Squashing inst [sn:272]
 846500: memdepentry: Memory dependency entry deleted.  memdep_count=0 (0x14524=>0x14528).(0=>1)
 846500: global: StoreSet: Squashing until inum 265
 846500: system.cpu.iew.lsq.thread0: Squashing until [sn:265]!(Loads:7 Stores:6)
 846500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x1453c=>0x14540).(0=>1) squashed, [sn:278]
 846500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x14538=>0x1453c).(0=>1) squashed, [sn:277]
 846500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x1452c=>0x14530).(0=>1) squashed, [sn:274]
 846500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x14528=>0x1452c).(0=>1) squashed, [sn:273]
 846500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x1451c=>0x14520).(0=>1) squashed, [sn:270]
 846500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x14514=>0x14518).(0=>1) squashed, [sn:268]
 846500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x1450c=>0x14510).(0=>1) squashed, [sn:266]
 846500: system.cpu.iew.lsq.thread0: Store Instruction PC (0x14534=>0x14538).(0=>1) squashed, idx:14 [sn:276]
 846500: system.cpu.iew.lsq.thread0: Store Instruction PC (0x14530=>0x14534).(0=>1) squashed, idx:13 [sn:275]
 846500: system.cpu.iew.lsq.thread0: Store Instruction PC (0x14524=>0x14528).(0=>1) squashed, idx:12 [sn:272]
 846500: system.cpu.iew.lsq.thread0: Store Instruction PC (0x14520=>0x14524).(0=>1) squashed, idx:11 [sn:271]
 846500: system.cpu.iew.lsq.thread0: Store Instruction PC (0x14518=>0x1451c).(0=>1) squashed, idx:10 [sn:269]
 846500: system.cpu.iew: [tid:0]: Removing skidbuffer instructions until [sn:265].
 846500: system.cpu.iew: [tid:0]: Removing incoming rename instructions
 846500: system.cpu.iew: Execute: Executing instructions from IQ.
 846500: system.cpu.iew: Execute: Processing PC (0x14538=>0x1453c).(0=>1), [tid:0] [sn:277].
 846500: system.cpu.iew: Execute: Instruction was squashed. PC: (0x14538=>0x1453c).(0=>1), [tid:0] [sn:277]
 846500: system.cpu.iew: Execute: Executing instructions from IQ.
 846500: system.cpu.iew: Execute: Processing PC (0x14524=>0x14528).(0=>1), [tid:0] [sn:272].
 846500: system.cpu.iew: Execute: Instruction was squashed. PC: (0x14524=>0x14528).(0=>1), [tid:0] [sn:272]
 846500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 846500: system.cpu.iq: Not able to schedule any instructions.
 846500: system.cpu.iew.lsq: [tid:0] Writing back stores. 1 stores available for Writeback.
 846500: system.cpu.iew.lsq.thread0: D-Cache: Writing back store idx:9 PC:(0x144f8=>0x144fc).(0=>1) to Addr:0x77d3c, data:0 [sn:260]
 846500: system.cpu.iew: Processing [tid:0]
 846500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 846500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 846500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 846500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 846500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 846500: system.cpu.iew: IQ has 48 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 15 free entries.
 846500: system.cpu.iew: IEW switching to idle
 846500: system.cpu.iew: Deactivating stage.
 846500: system.cpu: Activity: 13
 846500: system.cpu.iew: Activity this cycle.
 846500: system.cpu.commit: [tid:0]: Still Squashing, cannot commit any insts this cycle.
 846500: system.cpu.rob: [tid:0]: Squashing instructions until [sn:265].
 846500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14518=>0x1451c).(0=>1), seq num 269.
 846500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14514=>0x14518).(0=>1), seq num 268.
 846500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14510=>0x14514).(0=>1), seq num 267.
 846500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x1450c=>0x14510).(0=>1), seq num 266.
 846500: system.cpu.rob: [tid:0]: Done squashing instructions.
 846500: system.cpu.commit: [tid:0]: Instruction [sn:264] PC (0x14504=>0x14508).(0=>1) is head of ROB and ready to commit
 846500: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
 846500: system.cpu.commit: Activity This Cycle.
 846500: system.cpu: Activity: 12
 846500: system.cpu: Removing instruction, [tid:0] [sn:290] PC (0x1456c=>0x14570).(0=>1)
 846500: system.cpu: Removing instruction, [tid:0] [sn:289] PC (0x14568=>0x1456c).(0=>1)
 846500: system.cpu: Removing instruction, [tid:0] [sn:288] PC (0x14564=>0x14568).(0=>1)
 846500: system.cpu: Removing instruction, [tid:0] [sn:287] PC (0x14560=>0x14564).(0=>1)
 846500: system.cpu: Removing instruction, [tid:0] [sn:286] PC (0x1455c=>0x14560).(0=>1)
 846500: system.cpu: Removing instruction, [tid:0] [sn:285] PC (0x14558=>0x1455c).(0=>1)
 846500: system.cpu: Removing instruction, [tid:0] [sn:284] PC (0x14554=>0x14558).(0=>1)
 846500: system.cpu: Removing instruction, [tid:0] [sn:283] PC (0x14550=>0x14554).(0=>1)
 846500: system.cpu: Removing instruction, [tid:0] [sn:282] PC (0x1454c=>0x14550).(0=>1)
 846500: system.cpu: Removing instruction, [tid:0] [sn:281] PC (0x14548=>0x1454c).(0=>1)
 846500: system.cpu: Removing instruction, [tid:0] [sn:280] PC (0x14544=>0x14548).(0=>1)
 846500: system.cpu: Removing instruction, [tid:0] [sn:279] PC (0x14540=>0x14544).(0=>1)
 846500: system.cpu: Removing instruction, [tid:0] [sn:278] PC (0x1453c=>0x14540).(0=>1)
 846500: system.cpu: Scheduling next tick!
 846500: system.cpu.iq: Processing FU completion [sn:278]
 846500: system.cpu: CPU already running.
 847000: system.cpu.iew.lsq.thread0: Writeback event [sn:274].
 847000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:274].
 847000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 847000: system.cpu.fetch: [tid:0]: Done squashing, switching to running.
 847000: system.cpu.fetch: Running stage.
 847000: system.cpu.fetch: Attempting to fetch from [tid:0]
 847000: system.cpu.fetch: [tid:0]: Attempting to translate and read instruction, starting at PC (0x14464=>0x14468).(0=>1).
 847000: system.cpu.fetch: [tid:0] Fetching cache line 0x14460 for addr 0x14464
 847000: system.cpu: CPU already running.
 847000: system.cpu.fetch: Fetch: Doing instruction read.
 847000: system.cpu.fetch: [tid:0]: Doing Icache access.
 847000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 847000: system.cpu.fetch: Deactivating stage.
 847000: system.cpu: Activity: 11
 847000: system.cpu.decode: Processing [tid:0]
 847000: system.cpu.decode: [tid:0]: Done squashing, switching to running.
 847000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 847000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 847000: system.cpu.decode: [tid:0]: Processing instruction [sn:287] with PC (0x14560=>0x14564).(0=>1)
 847000: system.cpu.decode: [tid:0]: Instruction 287 with PC (0x14560=>0x14564).(0=>1) is squashed, skipping.
 847000: system.cpu.decode: [tid:0]: Processing instruction [sn:288] with PC (0x14564=>0x14568).(0=>1)
 847000: system.cpu.decode: [tid:0]: Instruction 288 with PC (0x14564=>0x14568).(0=>1) is squashed, skipping.
 847000: system.cpu.decode: [tid:0]: Processing instruction [sn:289] with PC (0x14568=>0x1456c).(0=>1)
 847000: system.cpu.decode: [tid:0]: Instruction 289 with PC (0x14568=>0x1456c).(0=>1) is squashed, skipping.
 847000: system.cpu.rename: Processing [tid:0]
 847000: system.cpu.rename: [tid:0]: Free IQ: 48, Free ROB: 26, Free LQ: 16, Free SQ: 15
 847000: system.cpu.rename: [tid:0]: 3 instructions not yet in ROB
 847000: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 3, dispatched Insts: 3
 847000: system.cpu.rename: [tid:0]: 26 rob free
 847000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 48, instsInProgress: 3, dispatched Insts: 3
 847000: system.cpu.rename: [tid:0]: 48 iq free
 847000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 1
 847000: system.cpu.rename: [tid:0]: Done squashing, switching to running.
 847000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 847000: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 3, dispatched Insts: 3
 847000: system.cpu.rename: [tid:0]: 26 rob free
 847000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 48, instsInProgress: 3, dispatched Insts: 3
 847000: system.cpu.rename: [tid:0]: 48 iq free
 847000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 847000: system.cpu.rename: [tid:0]: 3 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 847000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 847000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 15, storesInProgress: 2, stores dispatchedToSQ: 2
 847000: system.cpu.rename: [tid:0]: instruction 283 with PC (0x14550=>0x14554).(0=>1) is squashed, skipping.
 847000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 847000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 15, storesInProgress: 2, stores dispatchedToSQ: 2
 847000: system.cpu.rename: [tid:0]: instruction 284 with PC (0x14554=>0x14558).(0=>1) is squashed, skipping.
 847000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 847000: system.cpu.rename: [tid:0]: instruction 285 with PC (0x14558=>0x1455c).(0=>1) is squashed, skipping.
 847000: system.cpu.iew: Issue: Processing [tid:0]
 847000: system.cpu.iew: [tid:0]: ROB is still squashing.
 847000: system.cpu.iew: [tid:0]: Removing incoming rename instructions
 847000: system.cpu.iew: [tid:0]: Stall from Commit stage detected.
 847000: system.cpu.iew: [tid:0]: Blocking.
 847000: system.cpu.iew: Execute: Executing instructions from IQ.
 847000: system.cpu.iew: Execute: Processing PC (0x1453c=>0x14540).(0=>1), [tid:0] [sn:278].
 847000: system.cpu.iew: Execute: Instruction was squashed. PC: (0x1453c=>0x14540).(0=>1), [tid:0] [sn:278]
 847000: system.cpu: Activity: 12
 847000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 847000: system.cpu.iq: Not able to schedule any instructions.
 847000: system.cpu.iew.lsq: [tid:0] Writing back stores. 1 stores available for Writeback.
 847000: system.cpu.iew: Processing [tid:0]
 847000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 847000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 847000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 847000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 847000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 847000: system.cpu.iew: IQ has 48 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 15 free entries.
 847000: system.cpu.iew: Activity this cycle.
 847000: system.cpu.commit: Getting instructions from Rename stage.
 847000: system.cpu.commit: Trying to commit instructions in the ROB.
 847000: system.cpu.commit: Trying to commit head instruction, [sn:264] [tid:0]
 847000: system.cpu.commit: Committing instruction with [sn:264] PC (0x14504=>0x14508).(0=>1)
 847000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14504=>0x14508).(0=>1), [sn:264]
 847000: system.cpu: Removing committed instruction [tid:0] PC (0x14504=>0x14508).(0=>1) [sn:264]
 847000: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:264]
 847000: system.cpu.commit: Trying to commit head instruction, [sn:265] [tid:0]
 847000: system.cpu.commit: Committing instruction with [sn:265] PC (0x14508=>0x14464).(0=>1)
 847000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14508=>0x14464).(0=>1), [sn:265]
 847000: system.cpu: Removing committed instruction [tid:0] PC (0x14508=>0x14464).(0=>1) [sn:265]
 847000: system.cpu.commit: Instruction is committed successfully. num_committed: 2. [sn:265]
 847000: system.cpu.commit: Trying to commit head instruction, [sn:266] [tid:0]
 847000: system.cpu.commit: Retiring squashed instruction from ROB.
 847000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1450c=>0x14510).(0=>1), [sn:266]
 847000: system.cpu: Removing committed instruction [tid:0] PC (0x1450c=>0x14510).(0=>1) [sn:266]
 847000: system.cpu.commit: Trying to commit head instruction, [sn:267] [tid:0]
 847000: system.cpu.commit: Retiring squashed instruction from ROB.
 847000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14510=>0x14514).(0=>1), [sn:267]
 847000: system.cpu: Removing committed instruction [tid:0] PC (0x14510=>0x14514).(0=>1) [sn:267]
 847000: system.cpu.commit: Trying to commit head instruction, [sn:268] [tid:0]
 847000: system.cpu.commit: Retiring squashed instruction from ROB.
 847000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14514=>0x14518).(0=>1), [sn:268]
 847000: system.cpu: Removing committed instruction [tid:0] PC (0x14514=>0x14518).(0=>1) [sn:268]
 847000: system.cpu.commit: Trying to commit head instruction, [sn:269] [tid:0]
 847000: system.cpu.commit: Retiring squashed instruction from ROB.
 847000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14518=>0x1451c).(0=>1), [sn:269]
 847000: system.cpu: Removing committed instruction [tid:0] PC (0x14518=>0x1451c).(0=>1) [sn:269]
 847000: system.cpu.commit: Trying to commit head instruction, [sn:270] [tid:0]
 847000: system.cpu.commit: Retiring squashed instruction from ROB.
 847000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1451c=>0x14520).(0=>1), [sn:270]
 847000: system.cpu: Removing committed instruction [tid:0] PC (0x1451c=>0x14520).(0=>1) [sn:270]
 847000: system.cpu.commit: Trying to commit head instruction, [sn:271] [tid:0]
 847000: system.cpu.commit: Retiring squashed instruction from ROB.
 847000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14520=>0x14524).(0=>1), [sn:271]
 847000: system.cpu: Removing committed instruction [tid:0] PC (0x14520=>0x14524).(0=>1) [sn:271]
 847000: system.cpu.commit: Trying to commit head instruction, [sn:272] [tid:0]
 847000: system.cpu.commit: Retiring squashed instruction from ROB.
 847000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14524=>0x14528).(0=>1), [sn:272]
 847000: system.cpu: Removing committed instruction [tid:0] PC (0x14524=>0x14528).(0=>1) [sn:272]
 847000: system.cpu.commit: Trying to commit head instruction, [sn:273] [tid:0]
 847000: system.cpu.commit: Retiring squashed instruction from ROB.
 847000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14528=>0x1452c).(0=>1), [sn:273]
 847000: system.cpu: Removing committed instruction [tid:0] PC (0x14528=>0x1452c).(0=>1) [sn:273]
 847000: system.cpu.commit: Trying to commit head instruction, [sn:274] [tid:0]
 847000: system.cpu.commit: Retiring squashed instruction from ROB.
 847000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1452c=>0x14530).(0=>1), [sn:274]
 847000: system.cpu: Removing committed instruction [tid:0] PC (0x1452c=>0x14530).(0=>1) [sn:274]
 847000: system.cpu.commit: Trying to commit head instruction, [sn:275] [tid:0]
 847000: system.cpu.commit: Retiring squashed instruction from ROB.
 847000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14530=>0x14534).(0=>1), [sn:275]
 847000: system.cpu: Removing committed instruction [tid:0] PC (0x14530=>0x14534).(0=>1) [sn:275]
 847000: system.cpu.commit: Trying to commit head instruction, [sn:276] [tid:0]
 847000: system.cpu.commit: Retiring squashed instruction from ROB.
 847000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14534=>0x14538).(0=>1), [sn:276]
 847000: system.cpu: Removing committed instruction [tid:0] PC (0x14534=>0x14538).(0=>1) [sn:276]
 847000: system.cpu.commit: Trying to commit head instruction, [sn:277] [tid:0]
 847000: system.cpu.commit: Retiring squashed instruction from ROB.
 847000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14538=>0x1453c).(0=>1), [sn:277]
 847000: system.cpu: Removing committed instruction [tid:0] PC (0x14538=>0x1453c).(0=>1) [sn:277]
 847000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 847000: system.cpu.commit: Activity This Cycle.
 847000: system.cpu.commit: Deactivating stage.
 847000: system.cpu: Activity: 11
 847000: global: DynInst: [sn:262] Instruction destroyed. Instcount for system.cpu = 58
 847000: system.cpu: Activity: 10
 847000: system.cpu: Removing instruction, [tid:0] [sn:264] PC (0x14504=>0x14508).(0=>1)
 847000: system.cpu: Removing instruction, [tid:0] [sn:265] PC (0x14508=>0x14464).(0=>1)
 847000: system.cpu: Removing instruction, [tid:0] [sn:266] PC (0x1450c=>0x14510).(0=>1)
 847000: system.cpu: Removing instruction, [tid:0] [sn:267] PC (0x14510=>0x14514).(0=>1)
 847000: global: DynInst: [sn:267] Instruction destroyed. Instcount for system.cpu = 57
 847000: system.cpu: Removing instruction, [tid:0] [sn:268] PC (0x14514=>0x14518).(0=>1)
 847000: system.cpu: Removing instruction, [tid:0] [sn:269] PC (0x14518=>0x1451c).(0=>1)
 847000: system.cpu: Removing instruction, [tid:0] [sn:270] PC (0x1451c=>0x14520).(0=>1)
 847000: system.cpu: Removing instruction, [tid:0] [sn:271] PC (0x14520=>0x14524).(0=>1)
 847000: system.cpu: Removing instruction, [tid:0] [sn:272] PC (0x14524=>0x14528).(0=>1)
 847000: global: DynInst: [sn:272] Instruction destroyed. Instcount for system.cpu = 56
 847000: system.cpu: Removing instruction, [tid:0] [sn:273] PC (0x14528=>0x1452c).(0=>1)
 847000: system.cpu: Removing instruction, [tid:0] [sn:274] PC (0x1452c=>0x14530).(0=>1)
 847000: system.cpu: Removing instruction, [tid:0] [sn:275] PC (0x14530=>0x14534).(0=>1)
 847000: system.cpu: Removing instruction, [tid:0] [sn:276] PC (0x14534=>0x14538).(0=>1)
 847000: system.cpu: Removing instruction, [tid:0] [sn:277] PC (0x14538=>0x1453c).(0=>1)
 847000: system.cpu: Scheduling next tick!
 847500: system.cpu.icache_port: Fetch unit received timing
 847500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 847500: system.cpu: CPU already running.
 847500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 847500: system.cpu.fetch: Activating stage.
 847500: system.cpu: Activity: 11
 847500: system.cpu.iew.lsq.thread0: Writeback event [sn:260].
 847500: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:260].
 847500: system.cpu: CPU already running.
 847500: system.cpu: Activity: 12
 847500: system.cpu.iew.lsq.thread0: Completing store [sn:260], idx:9, store head idx:10
 847500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 847500: system.cpu.fetch: Running stage.
 847500: system.cpu.fetch: Attempting to fetch from [tid:0]
 847500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 847500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 847500: global: DynInst: [sn:291] Instruction created. Instcount for system.cpu = 57
 847500: system.cpu.fetch: [tid:0]: Instruction PC 0x14464 (0) created [sn:291].
 847500: system.cpu.fetch: [tid:0]: Instruction is:   sub   r3, r3, #3
 847500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 847500: global: DynInst: [sn:292] Instruction created. Instcount for system.cpu = 58
 847500: system.cpu.fetch: [tid:0]: Instruction PC 0x14468 (0) created [sn:292].
 847500: system.cpu.fetch: [tid:0]: Instruction is:   cmps   r3, #30
 847500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 847500: global: DynInst: [sn:293] Instruction created. Instcount for system.cpu = 59
 847500: system.cpu.fetch: [tid:0]: Instruction PC 0x1446c (0) created [sn:293].
 847500: system.cpu.fetch: [tid:0]: Instruction is:   ldrls   pc, [pc, r3 LSL #2]
 847500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 847500: system.cpu.fetch: [tid:0]: [sn:293]:Branch predicted to be not taken.
 847500: system.cpu.fetch: [tid:0]: [sn:293] Branch predicted to go to (0x14470=>0x14474).(0=>1).
 847500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 847500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14470=>0x14474).(0=>1).
 847500: system.cpu.fetch: [tid:0] Fetching cache line 0x14470 for addr 0x14470
 847500: system.cpu: CPU already running.
 847500: system.cpu.fetch: Fetch: Doing instruction read.
 847500: system.cpu.fetch: [tid:0]: Doing Icache access.
 847500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 847500: system.cpu.fetch: Deactivating stage.
 847500: system.cpu: Activity: 11
 847500: system.cpu.fetch: [tid:0][sn:291]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 847500: system.cpu.fetch: [tid:0][sn:292]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 847500: system.cpu.fetch: [tid:0][sn:293]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 847500: system.cpu.fetch: Activity this cycle.
 847500: system.cpu.decode: Processing [tid:0]
 847500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 847500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 847500: system.cpu.decode: [tid:0]: Processing instruction [sn:290] with PC (0x1456c=>0x14570).(0=>1)
 847500: system.cpu.decode: [tid:0]: Instruction 290 with PC (0x1456c=>0x14570).(0=>1) is squashed, skipping.
 847500: system.cpu.rename: Processing [tid:0]
 847500: system.cpu.rename: [tid:0]: Free IQ: 48, Free ROB: 40, Free LQ: 16, Free SQ: 15
 847500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 847500: system.cpu.rename: [tid:0]: Stall from IEW stage detected.
 847500: system.cpu.rename: [tid:0]: Blocking.
 847500: system.cpu.rename: Activity this cycle.
 847500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=3), until [sn:265].
 847500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 356, [sn:264].
 847500: system.cpu.freelist: Freeing register 356.
 847500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 357, [sn:264].
 847500: system.cpu.freelist: Freeing register 357.
 847500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 358, [sn:264].
 847500: system.cpu.freelist: Freeing register 358.
 847500: system.cpu.iew: Issue: Processing [tid:0]
 847500: system.cpu.iew: [tid:0]: Done blocking, switching to unblocking.
 847500: system.cpu.iew: [tid:0]: Reading instructions out of the skid buffer 0.
 847500: system.cpu.iew: [tid:0]: Done unblocking.
 847500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 847500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 847500: system.cpu.iq: Not able to schedule any instructions.
 847500: system.cpu.iew: Processing [tid:0]
 847500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:265]
 847500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 847500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 847500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 847500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 847500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 847500: system.cpu.iew: IQ has 48 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 847500: system.cpu.iew: Activity this cycle.
 847500: system.cpu.commit: Getting instructions from Rename stage.
 847500: system.cpu.commit: Trying to commit instructions in the ROB.
 847500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 847500: system.cpu.commit: Activity This Cycle.
 847500: global: DynInst: [sn:286] Instruction destroyed. Instcount for system.cpu = 58
 847500: global: DynInst: [sn:276] Instruction destroyed. Instcount for system.cpu = 57
 847500: global: DynInst: [sn:275] Instruction destroyed. Instcount for system.cpu = 56
 847500: global: DynInst: [sn:264] Instruction destroyed. Instcount for system.cpu = 55
 847500: global: DynInst: [sn:266] Instruction destroyed. Instcount for system.cpu = 54
 847500: system.cpu: Activity: 10
 847500: system.cpu: Scheduling next tick!
 848000: system.cpu.icache_port: Fetch unit received timing
 848000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 848000: system.cpu: CPU already running.
 848000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 848000: system.cpu.fetch: Activating stage.
 848000: system.cpu: Activity: 11
 848000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 848000: system.cpu.fetch: Running stage.
 848000: system.cpu.fetch: Attempting to fetch from [tid:0]
 848000: system.cpu.fetch: [tid:0]: Icache miss is complete.
 848000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 848000: global: DynInst: [sn:294] Instruction created. Instcount for system.cpu = 55
 848000: system.cpu.fetch: [tid:0]: Instruction PC 0x14470 (0) created [sn:294].
 848000: system.cpu.fetch: [tid:0]: Instruction is:   b   
 848000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 848000: system.cpu.fetch: [tid:0]: [sn:294]:  Branch predicted to be taken to (0x14500=>0x14504).(0=>1).
 848000: system.cpu.fetch: [tid:0]: [sn:294] Branch predicted to go to (0x14500=>0x14504).(0=>1).
 848000: system.cpu.fetch: Branch detected with PC = (0x14470=>0x14474).(0=>1)
 848000: system.cpu.fetch: [tid:0]: Done fetching, predicted branch instruction encountered.
 848000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14500=>0x14504).(0=>1).
 848000: system.cpu.fetch: [tid:0] Fetching cache line 0x14500 for addr 0x14500
 848000: system.cpu: CPU already running.
 848000: system.cpu.fetch: Fetch: Doing instruction read.
 848000: system.cpu.fetch: [tid:0]: Doing Icache access.
 848000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 848000: system.cpu.fetch: Deactivating stage.
 848000: system.cpu: Activity: 10
 848000: system.cpu.fetch: [tid:0][sn:294]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 848000: system.cpu.fetch: Activity this cycle.
 848000: system.cpu: Activity: 11
 848000: system.cpu.decode: Processing [tid:0]
 848000: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 848000: system.cpu.decode: [tid:0]: Blocking.
 848000: system.cpu.decode: Activity this cycle.
 848000: system.cpu.rename: Processing [tid:0]
 848000: system.cpu.rename: [tid:0]: Free IQ: 48, Free ROB: 40, Free LQ: 16, Free SQ: 16
 848000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 848000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 848000: system.cpu.rename: [tid:0]: 40 rob free
 848000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 48, instsInProgress: 0, dispatched Insts: 0
 848000: system.cpu.rename: [tid:0]: 48 iq free
 848000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 848000: system.cpu.rename: [tid:0]: Done blocking, switching to unblocking.
 848000: system.cpu.rename: [tid:0]: Trying to unblock.
 848000: system.cpu.rename: [tid:0]: Done unblocking.
 848000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 848000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 848000: system.cpu.rename: Activity this cycle.
 848000: system.cpu.iew: Issue: Processing [tid:0]
 848000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 848000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 848000: system.cpu.iq: Not able to schedule any instructions.
 848000: system.cpu.iew: Processing [tid:0]
 848000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 848000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 848000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 848000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 848000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 848000: system.cpu.iew: IQ has 48 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 848000: system.cpu.iew: Activity this cycle.
 848000: system.cpu.commit: Getting instructions from Rename stage.
 848000: system.cpu.commit: Trying to commit instructions in the ROB.
 848000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 848000: global: DynInst: [sn:289] Instruction destroyed. Instcount for system.cpu = 54
 848000: global: DynInst: [sn:288] Instruction destroyed. Instcount for system.cpu = 53
 848000: global: DynInst: [sn:287] Instruction destroyed. Instcount for system.cpu = 52
 848000: global: DynInst: [sn:282] Instruction destroyed. Instcount for system.cpu = 51
 848000: global: DynInst: [sn:271] Instruction destroyed. Instcount for system.cpu = 50
 848000: global: DynInst: [sn:268] Instruction destroyed. Instcount for system.cpu = 49
 848000: global: DynInst: [sn:270] Instruction destroyed. Instcount for system.cpu = 48
 848000: system.cpu: Activity: 10
 848000: system.cpu: Scheduling next tick!
 848500: system.cpu.icache_port: Fetch unit received timing
 848500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 848500: system.cpu: CPU already running.
 848500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 848500: system.cpu.fetch: Activating stage.
 848500: system.cpu: Activity: 11
 848500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 848500: system.cpu.fetch: Running stage.
 848500: system.cpu.fetch: Attempting to fetch from [tid:0]
 848500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 848500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 848500: global: DynInst: [sn:295] Instruction created. Instcount for system.cpu = 49
 848500: system.cpu.fetch: [tid:0]: Instruction PC 0x14500 (0) created [sn:295].
 848500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [r0] #8
 848500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 848500: global: DynInst: [sn:296] Instruction created. Instcount for system.cpu = 50
 848500: system.cpu.fetch: [tid:0]: Instruction PC 0x14500 (1) created [sn:296].
 848500: system.cpu.fetch: [tid:0]: Instruction is:   addi_uop   r0, r0, #8
 848500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 848500: global: DynInst: [sn:297] Instruction created. Instcount for system.cpu = 51
 848500: system.cpu.fetch: [tid:0]: Instruction PC 0x14504 (0) created [sn:297].
 848500: system.cpu.fetch: [tid:0]: Instruction is:   cmps   r3, #0
 848500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 848500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 848500: system.cpu.fetch: Activity this cycle.
 848500: system.cpu: Activity: 12
 848500: system.cpu.decode: Processing [tid:0]
 848500: system.cpu.decode: [tid:0]: Done blocking, switching to unblocking.
 848500: system.cpu.decode: [tid:0]: Done unblocking.
 848500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 848500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 848500: system.cpu.decode: Activity this cycle.
 848500: system.cpu.rename: Processing [tid:0]
 848500: system.cpu.rename: [tid:0]: Free IQ: 48, Free ROB: 40, Free LQ: 16, Free SQ: 16
 848500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 848500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 848500: system.cpu.rename: [tid:0]: 40 rob free
 848500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 48, instsInProgress: 0, dispatched Insts: 0
 848500: system.cpu.rename: [tid:0]: 48 iq free
 848500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 848500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 848500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 848500: system.cpu.iew: Issue: Processing [tid:0]
 848500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 848500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 848500: system.cpu.iq: Not able to schedule any instructions.
 848500: system.cpu.iew: Processing [tid:0]
 848500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 848500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 848500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 848500: system.cpu.iew: IQ has 48 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 848500: system.cpu.commit: Getting instructions from Rename stage.
 848500: system.cpu.commit: Trying to commit instructions in the ROB.
 848500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 848500: global: DynInst: [sn:265] Instruction destroyed. Instcount for system.cpu = 50
 848500: global: DynInst: [sn:290] Instruction destroyed. Instcount for system.cpu = 49
 848500: global: DynInst: [sn:285] Instruction destroyed. Instcount for system.cpu = 48
 848500: global: DynInst: [sn:284] Instruction destroyed. Instcount for system.cpu = 47
 848500: global: DynInst: [sn:283] Instruction destroyed. Instcount for system.cpu = 46
 848500: global: DynInst: [sn:281] Instruction destroyed. Instcount for system.cpu = 45
 848500: global: DynInst: [sn:280] Instruction destroyed. Instcount for system.cpu = 44
 848500: global: DynInst: [sn:279] Instruction destroyed. Instcount for system.cpu = 43
 848500: global: DynInst: [sn:269] Instruction destroyed. Instcount for system.cpu = 42
 848500: system.cpu: Activity: 11
 848500: system.cpu: Scheduling next tick!
 849000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 849000: system.cpu.fetch: Running stage.
 849000: system.cpu.fetch: Attempting to fetch from [tid:0]
 849000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 849000: global: DynInst: [sn:298] Instruction created. Instcount for system.cpu = 43
 849000: system.cpu.fetch: [tid:0]: Instruction PC 0x14508 (0) created [sn:298].
 849000: system.cpu.fetch: [tid:0]: Instruction is:   bne   
 849000: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
 849000: system.cpu.fetch: [tid:0]: [sn:298]:Branch predicted to be not taken.
 849000: system.cpu.fetch: [tid:0]: [sn:298] Branch predicted to go to (0x1450c=>0x14510).(0=>1).
 849000: global: DynInst: [sn:299] Instruction created. Instcount for system.cpu = 44
 849000: system.cpu.fetch: [tid:0]: Instruction PC 0x1450c (0) created [sn:299].
 849000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #360]
 849000: system.cpu.fetch: [tid:0]: Fetch queue entry created (5/32).
 849000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14510=>0x14514).(0=>1).
 849000: system.cpu.fetch: [tid:0] Fetching cache line 0x14510 for addr 0x14510
 849000: system.cpu: CPU already running.
 849000: system.cpu.fetch: Fetch: Doing instruction read.
 849000: system.cpu.fetch: [tid:0]: Doing Icache access.
 849000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 849000: system.cpu.fetch: Deactivating stage.
 849000: system.cpu: Activity: 10
 849000: system.cpu.fetch: [tid:0][sn:295]: Sending instruction to decode from fetch queue. Fetch queue size: 5.
 849000: system.cpu.fetch: [tid:0][sn:296]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
 849000: system.cpu.fetch: [tid:0][sn:297]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 849000: system.cpu.fetch: Activity this cycle.
 849000: system.cpu: Activity: 11
 849000: system.cpu.decode: Processing [tid:0]
 849000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 849000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 849000: system.cpu.decode: [tid:0]: Processing instruction [sn:291] with PC (0x14464=>0x14468).(0=>1)
 849000: system.cpu.decode: [tid:0]: Processing instruction [sn:292] with PC (0x14468=>0x1446c).(0=>1)
 849000: system.cpu.decode: [tid:0]: Processing instruction [sn:293] with PC (0x1446c=>0x14470).(0=>1)
 849000: system.cpu.decode: Activity this cycle.
 849000: system.cpu.rename: Processing [tid:0]
 849000: system.cpu.rename: [tid:0]: Free IQ: 48, Free ROB: 40, Free LQ: 16, Free SQ: 16
 849000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 849000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 849000: system.cpu.rename: [tid:0]: 40 rob free
 849000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 48, instsInProgress: 0, dispatched Insts: 0
 849000: system.cpu.rename: [tid:0]: 48 iq free
 849000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 849000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 849000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 849000: system.cpu.iew: Issue: Processing [tid:0]
 849000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 849000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 849000: system.cpu.iq: Not able to schedule any instructions.
 849000: system.cpu.iew: Processing [tid:0]
 849000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 849000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 849000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 849000: system.cpu.iew: IQ has 48 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 849000: system.cpu.commit: Getting instructions from Rename stage.
 849000: system.cpu.commit: Trying to commit instructions in the ROB.
 849000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 849000: system.cpu: Activity: 10
 849000: system.cpu: Scheduling next tick!
 849500: system.cpu.icache_port: Fetch unit received timing
 849500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 849500: system.cpu: CPU already running.
 849500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 849500: system.cpu.fetch: Activating stage.
 849500: system.cpu: Activity: 11
 849500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 849500: system.cpu.fetch: Running stage.
 849500: system.cpu.fetch: Attempting to fetch from [tid:0]
 849500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 849500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 849500: global: DynInst: [sn:300] Instruction created. Instcount for system.cpu = 45
 849500: system.cpu.fetch: [tid:0]: Instruction PC 0x14510 (0) created [sn:300].
 849500: system.cpu.fetch: [tid:0]: Instruction is:   cmps   r2, #15
 849500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 849500: global: DynInst: [sn:301] Instruction created. Instcount for system.cpu = 46
 849500: system.cpu.fetch: [tid:0]: Instruction PC 0x14514 (0) created [sn:301].
 849500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #360]
 849500: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
 849500: global: DynInst: [sn:302] Instruction created. Instcount for system.cpu = 47
 849500: system.cpu.fetch: [tid:0]: Instruction PC 0x14518 (0) created [sn:302].
 849500: system.cpu.fetch: [tid:0]: Instruction is:   str   r5, [r3, #0]
 849500: system.cpu.fetch: [tid:0]: Fetch queue entry created (5/32).
 849500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 849500: system.cpu.fetch: [tid:0][sn:298]: Sending instruction to decode from fetch queue. Fetch queue size: 5.
 849500: system.cpu.fetch: [tid:0][sn:299]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
 849500: system.cpu.fetch: [tid:0][sn:300]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 849500: system.cpu.fetch: Activity this cycle.
 849500: system.cpu: Activity: 12
 849500: system.cpu.decode: Processing [tid:0]
 849500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 849500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 849500: system.cpu.decode: [tid:0]: Processing instruction [sn:294] with PC (0x14470=>0x14474).(0=>1)
 849500: system.cpu.decode: Activity this cycle.
 849500: system.cpu.rename: Processing [tid:0]
 849500: system.cpu.rename: [tid:0]: Free IQ: 48, Free ROB: 40, Free LQ: 16, Free SQ: 16
 849500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 849500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 849500: system.cpu.rename: [tid:0]: 40 rob free
 849500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 48, instsInProgress: 0, dispatched Insts: 0
 849500: system.cpu.rename: [tid:0]: 48 iq free
 849500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 849500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 849500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 849500: system.cpu.iew: Issue: Processing [tid:0]
 849500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 849500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 849500: system.cpu.iq: Not able to schedule any instructions.
 849500: system.cpu.iew: Processing [tid:0]
 849500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 849500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 849500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 849500: system.cpu.iew: IQ has 48 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 849500: system.cpu.commit: Getting instructions from Rename stage.
 849500: system.cpu.commit: Trying to commit instructions in the ROB.
 849500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 849500: system.cpu: Activity: 11
 849500: system.cpu: Scheduling next tick!
 850000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 850000: system.cpu.fetch: Running stage.
 850000: system.cpu.fetch: Attempting to fetch from [tid:0]
 850000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 850000: global: DynInst: [sn:303] Instruction created. Instcount for system.cpu = 48
 850000: system.cpu.fetch: [tid:0]: Instruction PC 0x1451c (0) created [sn:303].
 850000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [sp, #4]
 850000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 850000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14520=>0x14524).(0=>1).
 850000: system.cpu.fetch: [tid:0] Fetching cache line 0x14520 for addr 0x14520
 850000: system.cpu: CPU already running.
 850000: system.cpu.fetch: Fetch: Doing instruction read.
 850000: system.cpu.fetch: [tid:0]: Doing Icache access.
 850000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 850000: system.cpu.fetch: Deactivating stage.
 850000: system.cpu: Activity: 10
 850000: system.cpu.fetch: [tid:0][sn:301]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 850000: system.cpu.fetch: [tid:0][sn:302]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 850000: system.cpu.fetch: [tid:0][sn:303]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 850000: system.cpu.fetch: Activity this cycle.
 850000: system.cpu: Activity: 11
 850000: system.cpu.decode: Processing [tid:0]
 850000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 850000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 850000: system.cpu.rename: Processing [tid:0]
 850000: system.cpu.rename: [tid:0]: Free IQ: 48, Free ROB: 40, Free LQ: 16, Free SQ: 16
 850000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 850000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 850000: system.cpu.rename: [tid:0]: 40 rob free
 850000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 48, instsInProgress: 0, dispatched Insts: 0
 850000: system.cpu.rename: [tid:0]: 48 iq free
 850000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 850000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 850000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 850000: system.cpu.rename: [tid:0]: 40 rob free
 850000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 48, instsInProgress: 0, dispatched Insts: 0
 850000: system.cpu.rename: [tid:0]: 48 iq free
 850000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 850000: system.cpu.rename: [tid:0]: 0 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 850000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 850000: system.cpu.rename: [tid:0]: Processing instruction [sn:291] with PC (0x14464=>0x14468).(0=>1).
 850000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 850000: system.cpu.rename: [tid:0]: Register 325 is ready.
 850000: global: [sn:291] has 1 ready out of 4 sources. RTI 0)
 850000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 850000: system.cpu.rename: [tid:0]: Register 325 is ready.
 850000: global: [sn:291] has 2 ready out of 4 sources. RTI 0)
 850000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 850000: system.cpu.rename: [tid:0]: Register 325 is ready.
 850000: global: [sn:291] has 3 ready out of 4 sources. RTI 0)
 850000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 50
 850000: system.cpu.rename: [tid:0]: Register 50 is ready.
 850000: global: [sn:291] has 4 ready out of 4 sources. RTI 0)
 850000: global: Renamed reg 3 to physical reg 68 old mapping was 50
 850000: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 68.
 850000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=1), [sn:291].
 850000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 850000: system.cpu.rename: [tid:0]: Processing instruction [sn:292] with PC (0x14468=>0x1446c).(0=>1).
 850000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 850000: system.cpu.rename: [tid:0]: Register 325 is ready.
 850000: global: [sn:292] has 1 ready out of 4 sources. RTI 0)
 850000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 850000: system.cpu.rename: [tid:0]: Register 325 is ready.
 850000: global: [sn:292] has 2 ready out of 4 sources. RTI 0)
 850000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 850000: system.cpu.rename: [tid:0]: Register 325 is ready.
 850000: global: [sn:292] has 3 ready out of 4 sources. RTI 0)
 850000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 68
 850000: system.cpu.rename: [tid:0]: Register 68 is not ready.
 850000: global: Renamed reg 0 to physical reg 380 old mapping was 374
 850000: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 380.
 850000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=2), [sn:292].
 850000: global: Renamed reg 2 to physical reg 381 old mapping was 375
 850000: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 381.
 850000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=3), [sn:292].
 850000: global: Renamed reg 1 to physical reg 382 old mapping was 376
 850000: system.cpu.rename: [tid:0]: Renaming arch reg 1 to physical reg 382.
 850000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=4), [sn:292].
 850000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 850000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 850000: system.cpu.rename: [tid:0]: Processing instruction [sn:293] with PC (0x1446c=>0x14470).(0=>1).
 850000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 123
 850000: system.cpu.rename: [tid:0]: Register 123 is ready.
 850000: global: [sn:293] has 1 ready out of 7 sources. RTI 0)
 850000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 850000: system.cpu.rename: [tid:0]: Register 960 is ready.
 850000: global: [sn:293] has 2 ready out of 7 sources. RTI 0)
 850000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1536 (flattened 0), got phys reg 380
 850000: system.cpu.rename: [tid:0]: Register 380 is not ready.
 850000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1537 (flattened 1), got phys reg 382
 850000: system.cpu.rename: [tid:0]: Register 382 is not ready.
 850000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 850000: system.cpu.rename: [tid:0]: Register 325 is ready.
 850000: global: [sn:293] has 3 ready out of 7 sources. RTI 0)
 850000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 68
 850000: system.cpu.rename: [tid:0]: Register 68 is not ready.
 850000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 123
 850000: system.cpu.rename: [tid:0]: Register 123 is ready.
 850000: global: [sn:293] has 4 ready out of 7 sources. RTI 0)
 850000: global: Renamed reg 15 to physical reg 62 old mapping was 123
 850000: system.cpu.rename: [tid:0]: Renaming arch reg 15 to physical reg 62.
 850000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=5), [sn:293].
 850000: system.cpu.rename: Activity this cycle.
 850000: system.cpu.iew: Issue: Processing [tid:0]
 850000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 850000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 850000: system.cpu.iq: Not able to schedule any instructions.
 850000: system.cpu.iew: Processing [tid:0]
 850000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 850000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 850000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 850000: system.cpu.iew: IQ has 48 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 850000: system.cpu.commit: Getting instructions from Rename stage.
 850000: system.cpu.commit: Trying to commit instructions in the ROB.
 850000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 850000: system.cpu: Activity: 10
 850000: system.cpu: Scheduling next tick!
 850500: system.cpu.icache_port: Fetch unit received timing
 850500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 850500: system.cpu: CPU already running.
 850500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 850500: system.cpu.fetch: Activating stage.
 850500: system.cpu: Activity: 11
 850500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 850500: system.cpu.fetch: Running stage.
 850500: system.cpu.fetch: Attempting to fetch from [tid:0]
 850500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 850500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 850500: global: DynInst: [sn:304] Instruction created. Instcount for system.cpu = 49
 850500: system.cpu.fetch: [tid:0]: Instruction PC 0x14520 (0) created [sn:304].
 850500: system.cpu.fetch: [tid:0]: Instruction is:   str   r6, [r4, #4]
 850500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 850500: global: DynInst: [sn:305] Instruction created. Instcount for system.cpu = 50
 850500: system.cpu.fetch: [tid:0]: Instruction PC 0x14524 (0) created [sn:305].
 850500: system.cpu.fetch: [tid:0]: Instruction is:   str   r3, [r2, #0]
 850500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 850500: global: DynInst: [sn:306] Instruction created. Instcount for system.cpu = 51
 850500: system.cpu.fetch: [tid:0]: Instruction PC 0x14528 (0) created [sn:306].
 850500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #344]
 850500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 850500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 850500: system.cpu.fetch: [tid:0][sn:304]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 850500: system.cpu.fetch: [tid:0][sn:305]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 850500: system.cpu.fetch: [tid:0][sn:306]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 850500: system.cpu.fetch: Activity this cycle.
 850500: system.cpu: Activity: 12
 850500: system.cpu.decode: Processing [tid:0]
 850500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 850500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 850500: system.cpu.decode: [tid:0]: Processing instruction [sn:295] with PC (0x14500=>0x14504).(0=>1)
 850500: system.cpu.decode: [tid:0]: Processing instruction [sn:296] with PC (0x14500=>0x14504).(1=>2)
 850500: system.cpu.decode: [tid:0]: Processing instruction [sn:297] with PC (0x14504=>0x14508).(0=>1)
 850500: system.cpu.decode: Activity this cycle.
 850500: system.cpu.rename: Processing [tid:0]
 850500: system.cpu.rename: [tid:0]: Free IQ: 48, Free ROB: 40, Free LQ: 16, Free SQ: 16
 850500: system.cpu.rename: [tid:0]: 3 instructions not yet in ROB
 850500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 3, dispatched Insts: 0
 850500: system.cpu.rename: [tid:0]: 37 rob free
 850500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 48, instsInProgress: 3, dispatched Insts: 0
 850500: system.cpu.rename: [tid:0]: 45 iq free
 850500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 0
 850500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 850500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 3, dispatched Insts: 0
 850500: system.cpu.rename: [tid:0]: 37 rob free
 850500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 48, instsInProgress: 3, dispatched Insts: 0
 850500: system.cpu.rename: [tid:0]: 45 iq free
 850500: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
 850500: system.cpu.rename: [tid:0]: 3 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 850500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 850500: system.cpu.rename: [tid:0]: Processing instruction [sn:294] with PC (0x14470=>0x14474).(0=>1).
 850500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 850500: system.cpu.rename: [tid:0]: Register 325 is ready.
 850500: global: [sn:294] has 1 ready out of 3 sources. RTI 0)
 850500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 850500: system.cpu.rename: [tid:0]: Register 325 is ready.
 850500: global: [sn:294] has 2 ready out of 3 sources. RTI 0)
 850500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 850500: system.cpu.rename: [tid:0]: Register 325 is ready.
 850500: global: [sn:294] has 3 ready out of 3 sources. RTI 0)
 850500: system.cpu.rename: Activity this cycle.
 850500: system.cpu.iew: Issue: Processing [tid:0]
 850500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 850500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14464=>0x14468).(0=>1) [sn:291] [tid:0] to IQ.
 850500: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:291]
 850500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14468=>0x1446c).(0=>1) [sn:292] [tid:0] to IQ.
 850500: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:292]
 850500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1446c=>0x14470).(0=>1) [sn:293] [tid:0] to IQ.
 850500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:293]
 850500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 850500: system.cpu.iew.lsq.thread0: Inserting load PC (0x1446c=>0x14470).(0=>1), idx:7 [sn:293]
 850500: system.cpu.iq: Adding instruction [sn:293] PC (0x1446c=>0x14470).(0=>1) to the IQ.
 850500: system.cpu.iq: Instruction PC (0x1446c=>0x14470).(0=>1) has src reg 380 that is being added to the dependency chain.
 850500: system.cpu.iq: Instruction PC (0x1446c=>0x14470).(0=>1) has src reg 382 that is being added to the dependency chain.
 850500: system.cpu.iq: Instruction PC (0x1446c=>0x14470).(0=>1) has src reg 68 that became ready before it reached the IQ.
 850500: global: [sn:293] has 5 ready out of 7 sources. RTI 0)
 850500: memdepentry: Memory dependency entry created.  memdep_count=1 (0x1446c=>0x14470).(0=>1)
 850500: global: Inst 0x1446c with index 283 had no SSID
 850500: system.cpu.memDep0: No dependency for inst PC (0x1446c=>0x14470).(0=>1) [sn:293].
 850500: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:291]
 850500: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:292]
 850500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 850500: system.cpu.iq: Not able to schedule any instructions.
 850500: system.cpu.iew: Processing [tid:0]
 850500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 850500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 850500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 850500: system.cpu.iew: IQ has 47 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 16 free entries.
 850500: system.cpu.commit: Getting instructions from Rename stage.
 850500: system.cpu.commit: Inserting PC (0x14464=>0x14468).(0=>1) [sn:291] [tid:0] into ROB.
 850500: system.cpu.rob: Adding inst PC (0x14464=>0x14468).(0=>1) to the ROB.
 850500: system.cpu.rob: [tid:0] Now has 1 instructions.
 850500: system.cpu.commit: Inserting PC (0x14468=>0x1446c).(0=>1) [sn:292] [tid:0] into ROB.
 850500: system.cpu.rob: Adding inst PC (0x14468=>0x1446c).(0=>1) to the ROB.
 850500: system.cpu.rob: [tid:0] Now has 2 instructions.
 850500: system.cpu.commit: Inserting PC (0x1446c=>0x14470).(0=>1) [sn:293] [tid:0] into ROB.
 850500: system.cpu.rob: Adding inst PC (0x1446c=>0x14470).(0=>1) to the ROB.
 850500: system.cpu.rob: [tid:0] Now has 3 instructions.
 850500: system.cpu.commit: Trying to commit instructions in the ROB.
 850500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:291] PC (0x14464=>0x14468).(0=>1) is head of ROB and not ready
 850500: system.cpu.commit: [tid:0]: ROB has 3 insts & 37 free entries.
 850500: system.cpu.commit: Activity This Cycle.
 850500: system.cpu: Activity: 11
 850500: system.cpu: Scheduling next tick!
 851000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 851000: system.cpu.fetch: Running stage.
 851000: system.cpu.fetch: Attempting to fetch from [tid:0]
 851000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 851000: global: DynInst: [sn:307] Instruction created. Instcount for system.cpu = 52
 851000: system.cpu.fetch: [tid:0]: Instruction PC 0x1452c (0) created [sn:307].
 851000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #344]
 851000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 851000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14530=>0x14534).(0=>1).
 851000: system.cpu.fetch: [tid:0] Fetching cache line 0x14530 for addr 0x14530
 851000: system.cpu: CPU already running.
 851000: system.cpu.fetch: Fetch: Doing instruction read.
 851000: system.cpu.fetch: [tid:0]: Doing Icache access.
 851000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 851000: system.cpu.fetch: Deactivating stage.
 851000: system.cpu: Activity: 10
 851000: system.cpu.fetch: [tid:0][sn:307]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 851000: system.cpu.fetch: Activity this cycle.
 851000: system.cpu: Activity: 11
 851000: system.cpu.decode: Processing [tid:0]
 851000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 851000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 851000: system.cpu.decode: [tid:0]: Processing instruction [sn:298] with PC (0x14508=>0x1450c).(0=>1)
 851000: system.cpu.decode: [tid:0]: Processing instruction [sn:299] with PC (0x1450c=>0x14510).(0=>1)
 851000: system.cpu.decode: [tid:0]: Processing instruction [sn:300] with PC (0x14510=>0x14514).(0=>1)
 851000: system.cpu.decode: Activity this cycle.
 851000: system.cpu.rename: Processing [tid:0]
 851000: system.cpu.rename: [tid:0]: Free IQ: 48, Free ROB: 37, Free LQ: 16, Free SQ: 16
 851000: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 851000: system.cpu.rename: calcFreeROBEntires: free robEntries: 37, instsInProgress: 4, dispatched Insts: 3
 851000: system.cpu.rename: [tid:0]: 36 rob free
 851000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 48, instsInProgress: 4, dispatched Insts: 3
 851000: system.cpu.rename: [tid:0]: 47 iq free
 851000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 1
 851000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 851000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 851000: system.cpu.iew: Issue: Processing [tid:0]
 851000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 851000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14470=>0x14474).(0=>1) [sn:294] [tid:0] to IQ.
 851000: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:294]
 851000: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:291]
 851000: system.cpu.iew: IXU: Instruction[sn:292] is not ready (Src:68).
 851000: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:291]
 851000: global: RegFile: Access to cc register 325, has data 0
 851000: global: RegFile: Access to cc register 325, has data 0
 851000: global: RegFile: Access to cc register 325, has data 0
 851000: global: RegFile: Access to int register 50, has data 0x19
 851000: global: RegFile: Setting int register 68 to 0x16
 851000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 851000: system.cpu.iew: IXU: ***There is still left instruction that is notexecuted in IXU.***
 851000: system.cpu.iq: Waking dependents of completed instruction.
 851000: system.cpu.iq: Waking any dependents on register 68.
 851000: system.cpu.iew: IXU: Instruction can't be executed in 1th stage, so moved to 2th stage's buffer. [sn:292]
 851000: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:294]
 851000: system.cpu.iew: Sending instructions to commit, [sn:291] PC (0x14464=>0x14468).(0=>1).
 851000: system.cpu.iew: Setting Destination Register 68
 851000: system.cpu.scoreboard: Setting reg 68 as ready
 851000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 851000: system.cpu.iq: Not able to schedule any instructions.
 851000: system.cpu.iew: Processing [tid:0]
 851000: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 851000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 851000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 851000: system.cpu.iew: IQ has 47 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 16 free entries.
 851000: system.cpu.commit: Getting instructions from Rename stage.
 851000: system.cpu.commit: Inserting PC (0x14470=>0x14474).(0=>1) [sn:294] [tid:0] into ROB.
 851000: system.cpu.rob: Adding inst PC (0x14470=>0x14474).(0=>1) to the ROB.
 851000: system.cpu.rob: [tid:0] Now has 4 instructions.
 851000: system.cpu.commit: Trying to commit instructions in the ROB.
 851000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:291] PC (0x14464=>0x14468).(0=>1) is head of ROB and not ready
 851000: system.cpu.commit: [tid:0]: ROB has 4 insts & 36 free entries.
 851000: system.cpu.commit: Activity This Cycle.
 851000: system.cpu: Activity: 10
 851000: system.cpu: Scheduling next tick!
 851500: system.cpu.icache_port: Fetch unit received timing
 851500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 851500: system.cpu: CPU already running.
 851500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 851500: system.cpu.fetch: Activating stage.
 851500: system.cpu: Activity: 11
 851500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 851500: system.cpu.fetch: Running stage.
 851500: system.cpu.fetch: Attempting to fetch from [tid:0]
 851500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 851500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 851500: global: DynInst: [sn:308] Instruction created. Instcount for system.cpu = 53
 851500: system.cpu.fetch: [tid:0]: Instruction PC 0x14530 (0) created [sn:308].
 851500: system.cpu.fetch: [tid:0]: Instruction is:   str   fp, [r2, #0]
 851500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 851500: global: DynInst: [sn:309] Instruction created. Instcount for system.cpu = 54
 851500: system.cpu.fetch: [tid:0]: Instruction PC 0x14534 (0) created [sn:309].
 851500: system.cpu.fetch: [tid:0]: Instruction is:   str   r9, [r3, #0]
 851500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 851500: global: DynInst: [sn:310] Instruction created. Instcount for system.cpu = 55
 851500: system.cpu.fetch: [tid:0]: Instruction PC 0x14538 (0) created [sn:310].
 851500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #336]
 851500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 851500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 851500: system.cpu.fetch: [tid:0][sn:308]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 851500: system.cpu.fetch: [tid:0][sn:309]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 851500: system.cpu.fetch: [tid:0][sn:310]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 851500: system.cpu.fetch: Activity this cycle.
 851500: system.cpu: Activity: 12
 851500: system.cpu.decode: Processing [tid:0]
 851500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 851500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 851500: system.cpu.decode: [tid:0]: Processing instruction [sn:301] with PC (0x14514=>0x14518).(0=>1)
 851500: system.cpu.decode: [tid:0]: Processing instruction [sn:302] with PC (0x14518=>0x1451c).(0=>1)
 851500: system.cpu.decode: [tid:0]: Processing instruction [sn:303] with PC (0x1451c=>0x14520).(0=>1)
 851500: system.cpu.decode: Activity this cycle.
 851500: system.cpu.rename: Processing [tid:0]
 851500: system.cpu.rename: [tid:0]: Free IQ: 48, Free ROB: 36, Free LQ: 16, Free SQ: 16
 851500: system.cpu.rename: [tid:0]: 1 instructions not yet in ROB
 851500: system.cpu.rename: calcFreeROBEntires: free robEntries: 36, instsInProgress: 1, dispatched Insts: 1
 851500: system.cpu.rename: [tid:0]: 36 rob free
 851500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 48, instsInProgress: 1, dispatched Insts: 1
 851500: system.cpu.rename: [tid:0]: 48 iq free
 851500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 851500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 851500: system.cpu.rename: calcFreeROBEntires: free robEntries: 36, instsInProgress: 1, dispatched Insts: 1
 851500: system.cpu.rename: [tid:0]: 36 rob free
 851500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 48, instsInProgress: 1, dispatched Insts: 1
 851500: system.cpu.rename: [tid:0]: 48 iq free
 851500: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 851500: system.cpu.rename: [tid:0]: 1 insts pipelining from Rename | 1 insts dispatched to IQ last cycle.
 851500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 851500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 851500: system.cpu.rename: [tid:0]: Processing instruction [sn:295] with PC (0x14500=>0x14504).(0=>1).
 851500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0 (flattened 0), got phys reg 45
 851500: system.cpu.rename: [tid:0]: Register 45 is ready.
 851500: global: [sn:295] has 1 ready out of 5 sources. RTI 0)
 851500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 851500: system.cpu.rename: [tid:0]: Register 960 is ready.
 851500: global: [sn:295] has 2 ready out of 5 sources. RTI 0)
 851500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 851500: system.cpu.rename: [tid:0]: Register 325 is ready.
 851500: global: [sn:295] has 3 ready out of 5 sources. RTI 0)
 851500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 851500: system.cpu.rename: [tid:0]: Register 325 is ready.
 851500: global: [sn:295] has 4 ready out of 5 sources. RTI 0)
 851500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 851500: system.cpu.rename: [tid:0]: Register 325 is ready.
 851500: global: [sn:295] has 5 ready out of 5 sources. RTI 0)
 851500: global: Renamed reg 3 to physical reg 53 old mapping was 68
 851500: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 53.
 851500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=6), [sn:295].
 851500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 851500: system.cpu.rename: [tid:0]: Processing instruction [sn:296] with PC (0x14500=>0x14504).(1=>2).
 851500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 851500: system.cpu.rename: [tid:0]: Register 325 is ready.
 851500: global: [sn:296] has 1 ready out of 4 sources. RTI 0)
 851500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 851500: system.cpu.rename: [tid:0]: Register 325 is ready.
 851500: global: [sn:296] has 2 ready out of 4 sources. RTI 0)
 851500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 851500: system.cpu.rename: [tid:0]: Register 325 is ready.
 851500: global: [sn:296] has 3 ready out of 4 sources. RTI 0)
 851500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0 (flattened 0), got phys reg 45
 851500: system.cpu.rename: [tid:0]: Register 45 is ready.
 851500: global: [sn:296] has 4 ready out of 4 sources. RTI 0)
 851500: global: Renamed reg 0 to physical reg 71 old mapping was 45
 851500: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 71.
 851500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=7), [sn:296].
 851500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 851500: system.cpu.rename: [tid:0]: Processing instruction [sn:297] with PC (0x14504=>0x14508).(0=>1).
 851500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 851500: system.cpu.rename: [tid:0]: Register 325 is ready.
 851500: global: [sn:297] has 1 ready out of 4 sources. RTI 0)
 851500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 851500: system.cpu.rename: [tid:0]: Register 325 is ready.
 851500: global: [sn:297] has 2 ready out of 4 sources. RTI 0)
 851500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 851500: system.cpu.rename: [tid:0]: Register 325 is ready.
 851500: global: [sn:297] has 3 ready out of 4 sources. RTI 0)
 851500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 53
 851500: system.cpu.rename: [tid:0]: Register 53 is not ready.
 851500: global: Renamed reg 0 to physical reg 383 old mapping was 380
 851500: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 383.
 851500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=8), [sn:297].
 851500: global: Renamed reg 2 to physical reg 384 old mapping was 381
 851500: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 384.
 851500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=9), [sn:297].
 851500: global: Renamed reg 1 to physical reg 385 old mapping was 382
 851500: system.cpu.rename: [tid:0]: Renaming arch reg 1 to physical reg 385.
 851500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=10), [sn:297].
 851500: system.cpu.rename: Activity this cycle.
 851500: system.cpu.iew: Issue: Processing [tid:0]
 851500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 851500: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:294]
 851500: system.cpu.iew: IXU: Instruction is ready to issue in 2th buffer. [sn:292]
 851500: system.cpu.iew: IXU: Instruction is executed in 2th stage.  [sn:292]
 851500: global: RegFile: Access to cc register 325, has data 0
 851500: global: RegFile: Access to cc register 325, has data 0
 851500: global: RegFile: Access to cc register 325, has data 0
 851500: global: RegFile: Access to int register 68, has data 0x16
 851500: global: RegFile: Setting cc register 380 to 0x2
 851500: global: RegFile: Setting cc register 381 to 0
 851500: global: RegFile: Setting cc register 382 to 0
 851500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 851500: system.cpu.iq: Waking dependents of completed instruction.
 851500: system.cpu.iq: Waking any dependents on register 380.
 851500: system.cpu.iq: Waking up a dependent instruction, [sn:293] PC (0x1446c=>0x14470).(0=>1).
 851500: global: [sn:293] has 6 ready out of 7 sources. RTI 0)
 851500: system.cpu.iq: Waking any dependents on register 381.
 851500: system.cpu.iq: Waking any dependents on register 382.
 851500: system.cpu.iq: Waking up a dependent instruction, [sn:293] PC (0x1446c=>0x14470).(0=>1).
 851500: global: [sn:293] has 7 ready out of 7 sources. RTI 0)
 851500: system.cpu.iq: Checking if memory instruction can issue.
 851500: system.cpu.memDep0: Marking registers as ready for instruction PC (0x1446c=>0x14470).(0=>1) [sn:293].
 851500: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
 851500: system.cpu.memDep0: Adding instruction [sn:293] to the ready list.
 851500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1446c=>0x14470).(0=>1) opclass:32 [sn:293].
 851500: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:294]
 851500: global: RegFile: Access to cc register 325, has data 0
 851500: global: RegFile: Access to cc register 325, has data 0
 851500: global: RegFile: Access to cc register 325, has data 0
 851500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1, wbActual:1
 851500: system.cpu.iq: Waking dependents of completed instruction.
 851500: system.cpu.iew: Sending instructions to commit, [sn:292] PC (0x14468=>0x1446c).(0=>1).
 851500: system.cpu.iew: Setting Destination Register 380
 851500: system.cpu.scoreboard: Setting reg 380 as ready
 851500: system.cpu.iew: Setting Destination Register 381
 851500: system.cpu.scoreboard: Setting reg 381 as ready
 851500: system.cpu.iew: Setting Destination Register 382
 851500: system.cpu.scoreboard: Setting reg 382 as ready
 851500: system.cpu.iew: Sending instructions to commit, [sn:294] PC (0x14470=>0x14500).(0=>1).
 851500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 851500: system.cpu.iq: Thread 0: Issuing instruction PC (0x1446c=>0x14470).(0=>1) [sn:293]
 851500: system.cpu.memDep0: Issuing instruction PC 0x1446c [sn:293].
 851500: system.cpu.iew: Processing [tid:0]
 851500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 851500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 851500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 851500: system.cpu.iew: IQ has 47 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 16 free entries.
 851500: system.cpu.commit: Getting instructions from Rename stage.
 851500: system.cpu.commit: Trying to commit instructions in the ROB.
 851500: system.cpu.commit: [tid:0]: Marking PC (0x14464=>0x14468).(0=>1), [sn:291] ready within ROB.
 851500: system.cpu.commit: [tid:0]: Instruction [sn:291] PC (0x14464=>0x14468).(0=>1) is head of ROB and ready to commit
 851500: system.cpu.commit: [tid:0]: ROB has 4 insts & 36 free entries.
 851500: system.cpu.commit: Activating stage.
 851500: system.cpu: Activity: 13
 851500: system.cpu: Activity: 12
 851500: system.cpu: Scheduling next tick!
 852000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 852000: system.cpu.fetch: Running stage.
 852000: system.cpu.fetch: Attempting to fetch from [tid:0]
 852000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 852000: global: DynInst: [sn:311] Instruction created. Instcount for system.cpu = 56
 852000: system.cpu.fetch: [tid:0]: Instruction PC 0x1453c (0) created [sn:311].
 852000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #336]
 852000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 852000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14540=>0x14544).(0=>1).
 852000: system.cpu.fetch: [tid:0] Fetching cache line 0x14540 for addr 0x14540
 852000: system.cpu: CPU already running.
 852000: system.cpu.fetch: Fetch: Doing instruction read.
 852000: system.cpu.fetch: [tid:0]: Doing Icache access.
 852000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 852000: system.cpu.fetch: Deactivating stage.
 852000: system.cpu: Activity: 11
 852000: system.cpu.fetch: [tid:0][sn:311]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 852000: system.cpu.fetch: Activity this cycle.
 852000: system.cpu: Activity: 12
 852000: system.cpu.decode: Processing [tid:0]
 852000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 852000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 852000: system.cpu.decode: [tid:0]: Processing instruction [sn:304] with PC (0x14520=>0x14524).(0=>1)
 852000: system.cpu.decode: [tid:0]: Processing instruction [sn:305] with PC (0x14524=>0x14528).(0=>1)
 852000: system.cpu.decode: [tid:0]: Processing instruction [sn:306] with PC (0x14528=>0x1452c).(0=>1)
 852000: system.cpu.decode: Activity this cycle.
 852000: system.cpu.rename: Processing [tid:0]
 852000: system.cpu.rename: [tid:0]: Free IQ: 48, Free ROB: 36, Free LQ: 16, Free SQ: 16
 852000: system.cpu.rename: [tid:0]: 3 instructions not yet in ROB
 852000: system.cpu.rename: calcFreeROBEntires: free robEntries: 36, instsInProgress: 3, dispatched Insts: 0
 852000: system.cpu.rename: [tid:0]: 33 rob free
 852000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 48, instsInProgress: 3, dispatched Insts: 0
 852000: system.cpu.rename: [tid:0]: 45 iq free
 852000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 0
 852000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 852000: system.cpu.rename: calcFreeROBEntires: free robEntries: 36, instsInProgress: 3, dispatched Insts: 0
 852000: system.cpu.rename: [tid:0]: 33 rob free
 852000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 48, instsInProgress: 3, dispatched Insts: 0
 852000: system.cpu.rename: [tid:0]: 45 iq free
 852000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 852000: system.cpu.rename: [tid:0]: 3 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 852000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 852000: system.cpu.rename: [tid:0]: Processing instruction [sn:298] with PC (0x14508=>0x1450c).(0=>1).
 852000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1536 (flattened 0), got phys reg 383
 852000: system.cpu.rename: [tid:0]: Register 383 is not ready.
 852000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 852000: system.cpu.rename: [tid:0]: Register 325 is ready.
 852000: global: [sn:298] has 1 ready out of 3 sources. RTI 0)
 852000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 852000: system.cpu.rename: [tid:0]: Register 325 is ready.
 852000: global: [sn:298] has 2 ready out of 3 sources. RTI 0)
 852000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 852000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 0
 852000: system.cpu.rename: [tid:0]: Processing instruction [sn:299] with PC (0x1450c=>0x14510).(0=>1).
 852000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 62
 852000: system.cpu.rename: [tid:0]: Register 62 is not ready.
 852000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 852000: system.cpu.rename: [tid:0]: Register 960 is ready.
 852000: global: [sn:299] has 1 ready out of 5 sources. RTI 0)
 852000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 852000: system.cpu.rename: [tid:0]: Register 325 is ready.
 852000: global: [sn:299] has 2 ready out of 5 sources. RTI 0)
 852000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 852000: system.cpu.rename: [tid:0]: Register 325 is ready.
 852000: global: [sn:299] has 3 ready out of 5 sources. RTI 0)
 852000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 852000: system.cpu.rename: [tid:0]: Register 325 is ready.
 852000: global: [sn:299] has 4 ready out of 5 sources. RTI 0)
 852000: global: Renamed reg 3 to physical reg 56 old mapping was 53
 852000: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 56.
 852000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=11), [sn:299].
 852000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 852000: system.cpu.rename: [tid:0]: Processing instruction [sn:300] with PC (0x14510=>0x14514).(0=>1).
 852000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 852000: system.cpu.rename: [tid:0]: Register 325 is ready.
 852000: global: [sn:300] has 1 ready out of 4 sources. RTI 0)
 852000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 852000: system.cpu.rename: [tid:0]: Register 325 is ready.
 852000: global: [sn:300] has 2 ready out of 4 sources. RTI 0)
 852000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 852000: system.cpu.rename: [tid:0]: Register 325 is ready.
 852000: global: [sn:300] has 3 ready out of 4 sources. RTI 0)
 852000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2 (flattened 2), got phys reg 51
 852000: system.cpu.rename: [tid:0]: Register 51 is ready.
 852000: global: [sn:300] has 4 ready out of 4 sources. RTI 0)
 852000: global: Renamed reg 0 to physical reg 386 old mapping was 383
 852000: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 386.
 852000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=12), [sn:300].
 852000: global: Renamed reg 2 to physical reg 387 old mapping was 384
 852000: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 387.
 852000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=13), [sn:300].
 852000: global: Renamed reg 1 to physical reg 388 old mapping was 385
 852000: system.cpu.rename: [tid:0]: Renaming arch reg 1 to physical reg 388.
 852000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=14), [sn:300].
 852000: system.cpu.rename: Activity this cycle.
 852000: system.cpu.iew: Issue: Processing [tid:0]
 852000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 852000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14500=>0x14504).(0=>1) [sn:295] [tid:0] to IQ.
 852000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:295]
 852000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 852000: system.cpu.iew.lsq.thread0: Inserting load PC (0x14500=>0x14504).(0=>1), idx:8 [sn:295]
 852000: system.cpu.iq: Adding instruction [sn:295] PC (0x14500=>0x14504).(0=>1) to the IQ.
 852000: memdepentry: Memory dependency entry created.  memdep_count=2 (0x14500=>0x14504).(0=>1)
 852000: global: Inst 0x14500 with index 320 had no SSID
 852000: system.cpu.memDep0: No dependency for inst PC (0x14500=>0x14504).(0=>1) [sn:295].
 852000: system.cpu.memDep0: Adding instruction [sn:295] to the ready list.
 852000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14500=>0x14504).(0=>1) opclass:32 [sn:295].
 852000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14500=>0x14504).(1=>2) [sn:296] [tid:0] to IQ.
 852000: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:296]
 852000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14504=>0x14508).(0=>1) [sn:297] [tid:0] to IQ.
 852000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:297]
 852000: system.cpu.iq: Adding instruction [sn:297] PC (0x14504=>0x14508).(0=>1) to the IQ.
 852000: system.cpu.iq: Instruction PC (0x14504=>0x14508).(0=>1) has src reg 53 that is being added to the dependency chain.
 852000: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:296]
 852000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 852000: system.cpu.iq: Thread 0: Issuing instruction PC (0x14500=>0x14504).(0=>1) [sn:295]
 852000: system.cpu.memDep0: Issuing instruction PC 0x14500 [sn:295].
 852000: system.cpu.iew: Processing [tid:0]
 852000: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 852000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 852000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 852000: system.cpu.iew: IQ has 45 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 16 free entries.
 852000: system.cpu.commit: Getting instructions from Rename stage.
 852000: system.cpu.commit: Inserting PC (0x14500=>0x14504).(0=>1) [sn:295] [tid:0] into ROB.
 852000: system.cpu.rob: Adding inst PC (0x14500=>0x14504).(0=>1) to the ROB.
 852000: system.cpu.rob: [tid:0] Now has 5 instructions.
 852000: system.cpu.commit: Inserting PC (0x14500=>0x14504).(1=>2) [sn:296] [tid:0] into ROB.
 852000: system.cpu.rob: Adding inst PC (0x14500=>0x14504).(1=>2) to the ROB.
 852000: system.cpu.rob: [tid:0] Now has 6 instructions.
 852000: system.cpu.commit: Inserting PC (0x14504=>0x14508).(0=>1) [sn:297] [tid:0] into ROB.
 852000: system.cpu.rob: Adding inst PC (0x14504=>0x14508).(0=>1) to the ROB.
 852000: system.cpu.rob: [tid:0] Now has 7 instructions.
 852000: system.cpu.commit: Trying to commit instructions in the ROB.
 852000: system.cpu.commit: Trying to commit head instruction, [sn:291] [tid:0]
 852000: system.cpu.commit: Committing instruction with [sn:291] PC (0x14464=>0x14468).(0=>1)
 852000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14464=>0x14468).(0=>1), [sn:291]
 852000: system.cpu: Removing committed instruction [tid:0] PC (0x14464=>0x14468).(0=>1) [sn:291]
 852000: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:291]
 852000: system.cpu.commit: [tid:0]: Marking PC (0x14468=>0x1446c).(0=>1), [sn:292] ready within ROB.
 852000: system.cpu.commit: [tid:0]: Marking PC (0x14470=>0x14500).(0=>1), [sn:294] ready within ROB.
 852000: system.cpu.commit: [tid:0]: Instruction [sn:292] PC (0x14468=>0x1446c).(0=>1) is head of ROB and ready to commit
 852000: system.cpu.commit: [tid:0]: ROB has 6 insts & 34 free entries.
 852000: system.cpu.commit: Activity This Cycle.
 852000: system.cpu: Activity: 11
 852000: system.cpu: Removing instruction, [tid:0] [sn:291] PC (0x14464=>0x14468).(0=>1)
 852000: system.cpu: Scheduling next tick!
 852000: system.cpu.iq: Processing FU completion [sn:293]
 852000: system.cpu: CPU already running.
 852500: system.cpu.icache_port: Fetch unit received timing
 852500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 852500: system.cpu: CPU already running.
 852500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 852500: system.cpu.fetch: Activating stage.
 852500: system.cpu: Activity: 12
 852500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 852500: system.cpu.fetch: Running stage.
 852500: system.cpu.fetch: Attempting to fetch from [tid:0]
 852500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 852500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 852500: global: DynInst: [sn:312] Instruction created. Instcount for system.cpu = 57
 852500: system.cpu.fetch: [tid:0]: Instruction PC 0x14540 (0) created [sn:312].
 852500: system.cpu.fetch: [tid:0]: Instruction is:   str   r10, [r2, #0]
 852500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 852500: global: DynInst: [sn:313] Instruction created. Instcount for system.cpu = 58
 852500: system.cpu.fetch: [tid:0]: Instruction PC 0x14544 (0) created [sn:313].
 852500: system.cpu.fetch: [tid:0]: Instruction is:   str   r8, [r3, #0]
 852500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 852500: global: DynInst: [sn:314] Instruction created. Instcount for system.cpu = 59
 852500: system.cpu.fetch: [tid:0]: Instruction PC 0x14548 (0) created [sn:314].
 852500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #328]
 852500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 852500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 852500: system.cpu.fetch: [tid:0][sn:312]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 852500: system.cpu.fetch: [tid:0][sn:313]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 852500: system.cpu.fetch: [tid:0][sn:314]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 852500: system.cpu.fetch: Activity this cycle.
 852500: system.cpu: Activity: 13
 852500: system.cpu.decode: Processing [tid:0]
 852500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 852500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 852500: system.cpu.decode: [tid:0]: Processing instruction [sn:307] with PC (0x1452c=>0x14530).(0=>1)
 852500: system.cpu.decode: Activity this cycle.
 852500: system.cpu.rename: Processing [tid:0]
 852500: system.cpu.rename: [tid:0]: Free IQ: 48, Free ROB: 34, Free LQ: 16, Free SQ: 16
 852500: system.cpu.rename: [tid:0]: 6 instructions not yet in ROB
 852500: system.cpu.rename: calcFreeROBEntires: free robEntries: 34, instsInProgress: 6, dispatched Insts: 3
 852500: system.cpu.rename: [tid:0]: 31 rob free
 852500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 48, instsInProgress: 6, dispatched Insts: 3
 852500: system.cpu.rename: [tid:0]: 45 iq free
 852500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 2, loads dispatchedToLQ: 1
 852500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 852500: system.cpu.rename: calcFreeROBEntires: free robEntries: 34, instsInProgress: 6, dispatched Insts: 3
 852500: system.cpu.rename: [tid:0]: 31 rob free
 852500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 48, instsInProgress: 6, dispatched Insts: 3
 852500: system.cpu.rename: [tid:0]: 45 iq free
 852500: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 852500: system.cpu.rename: [tid:0]: 6 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 852500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 852500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 2, loads dispatchedToLQ: 1
 852500: system.cpu.rename: [tid:0]: Processing instruction [sn:301] with PC (0x14514=>0x14518).(0=>1).
 852500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 62
 852500: system.cpu.rename: [tid:0]: Register 62 is not ready.
 852500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 852500: system.cpu.rename: [tid:0]: Register 960 is ready.
 852500: global: [sn:301] has 1 ready out of 5 sources. RTI 0)
 852500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 852500: system.cpu.rename: [tid:0]: Register 325 is ready.
 852500: global: [sn:301] has 2 ready out of 5 sources. RTI 0)
 852500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 852500: system.cpu.rename: [tid:0]: Register 325 is ready.
 852500: global: [sn:301] has 3 ready out of 5 sources. RTI 0)
 852500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 852500: system.cpu.rename: [tid:0]: Register 325 is ready.
 852500: global: [sn:301] has 4 ready out of 5 sources. RTI 0)
 852500: global: Renamed reg 2 to physical reg 76 old mapping was 51
 852500: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 76.
 852500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=15), [sn:301].
 852500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 852500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 16, storesInProgress: 0, stores dispatchedToSQ: 0
 852500: system.cpu.rename: [tid:0]: Processing instruction [sn:302] with PC (0x14518=>0x1451c).(0=>1).
 852500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 56
 852500: system.cpu.rename: [tid:0]: Register 56 is not ready.
 852500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 852500: system.cpu.rename: [tid:0]: Register 960 is ready.
 852500: global: [sn:302] has 1 ready out of 6 sources. RTI 0)
 852500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 852500: system.cpu.rename: [tid:0]: Register 325 is ready.
 852500: global: [sn:302] has 2 ready out of 6 sources. RTI 0)
 852500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 852500: system.cpu.rename: [tid:0]: Register 325 is ready.
 852500: global: [sn:302] has 3 ready out of 6 sources. RTI 0)
 852500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 852500: system.cpu.rename: [tid:0]: Register 325 is ready.
 852500: global: [sn:302] has 4 ready out of 6 sources. RTI 0)
 852500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 5 (flattened 5), got phys reg 47
 852500: system.cpu.rename: [tid:0]: Register 47 is ready.
 852500: global: [sn:302] has 5 ready out of 6 sources. RTI 0)
 852500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 852500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 3, loads dispatchedToLQ: 1
 852500: system.cpu.rename: [tid:0]: Processing instruction [sn:303] with PC (0x1451c=>0x14520).(0=>1).
 852500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13 (flattened 13), got phys reg 77
 852500: system.cpu.rename: [tid:0]: Register 77 is ready.
 852500: global: [sn:303] has 1 ready out of 5 sources. RTI 0)
 852500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 852500: system.cpu.rename: [tid:0]: Register 960 is ready.
 852500: global: [sn:303] has 2 ready out of 5 sources. RTI 0)
 852500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 852500: system.cpu.rename: [tid:0]: Register 325 is ready.
 852500: global: [sn:303] has 3 ready out of 5 sources. RTI 0)
 852500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 852500: system.cpu.rename: [tid:0]: Register 325 is ready.
 852500: global: [sn:303] has 4 ready out of 5 sources. RTI 0)
 852500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 852500: system.cpu.rename: [tid:0]: Register 325 is ready.
 852500: global: [sn:303] has 5 ready out of 5 sources. RTI 0)
 852500: global: Renamed reg 3 to physical reg 66 old mapping was 56
 852500: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 66.
 852500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=16), [sn:303].
 852500: system.cpu.rename: Activity this cycle.
 852500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=16), until [sn:291].
 852500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 50, [sn:291].
 852500: system.cpu.freelist: Freeing register 50.
 852500: system.cpu.iew: Issue: Processing [tid:0]
 852500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 852500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14508=>0x1450c).(0=>1) [sn:298] [tid:0] to IQ.
 852500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:298]
 852500: system.cpu.iq: Adding instruction [sn:298] PC (0x14508=>0x1450c).(0=>1) to the IQ.
 852500: system.cpu.iq: Instruction PC (0x14508=>0x1450c).(0=>1) has src reg 383 that is being added to the dependency chain.
 852500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1450c=>0x14510).(0=>1) [sn:299] [tid:0] to IQ.
 852500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:299]
 852500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 852500: system.cpu.iew.lsq.thread0: Inserting load PC (0x1450c=>0x14510).(0=>1), idx:9 [sn:299]
 852500: system.cpu.iq: Adding instruction [sn:299] PC (0x1450c=>0x14510).(0=>1) to the IQ.
 852500: system.cpu.iq: Instruction PC (0x1450c=>0x14510).(0=>1) has src reg 62 that is being added to the dependency chain.
 852500: memdepentry: Memory dependency entry created.  memdep_count=3 (0x1450c=>0x14510).(0=>1)
 852500: global: Inst 0x1450c with index 323 had no SSID
 852500: system.cpu.memDep0: No dependency for inst PC (0x1450c=>0x14510).(0=>1) [sn:299].
 852500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14510=>0x14514).(0=>1) [sn:300] [tid:0] to IQ.
 852500: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:300]
 852500: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:296]
 852500: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:296]
 852500: global: RegFile: Access to cc register 325, has data 0
 852500: global: RegFile: Access to cc register 325, has data 0
 852500: global: RegFile: Access to cc register 325, has data 0
 852500: global: RegFile: Access to int register 45, has data 0xbefffee0
 852500: global: RegFile: Setting int register 71 to 0xbefffee8
 852500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 852500: system.cpu.iq: Waking dependents of completed instruction.
 852500: system.cpu.iq: Waking any dependents on register 71.
 852500: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:300]
 852500: system.cpu.iew: Execute: Executing instructions from IQ.
 852500: system.cpu.iew: Execute: Processing PC (0x1446c=>0x14470).(0=>1), [tid:0] [sn:293].
 852500: system.cpu.iew: Execute: Calculating address for memory reference.
 852500: system.cpu.iew.lsq.thread0: Executing load PC (0x1446c=>0x14470).(0=>1), [sn:293]
 852500: global: RegFile: Access to cc register 380, has data 0x2
 852500: global: RegFile: Access to cc register 382, has data 0
 852500: global: RegFile: Access to cc register 325, has data 0
 852500: global: RegFile: Access to int register 68, has data 0x16
 852500: system.cpu.iew.lsq.thread0: Read called, load idx: 7, store idx: -1, storeHead: 10 addr: 0xc4cc
 852500: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:293] PC (0x1446c=>0x14470).(0=>1)
 852500: system.cpu.iew: Sending instructions to commit, [sn:296] PC (0x14500=>0x14504).(1=>2).
 852500: system.cpu.iew: Setting Destination Register 71
 852500: system.cpu.scoreboard: Setting reg 71 as ready
 852500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 852500: system.cpu.iq: Not able to schedule any instructions.
 852500: system.cpu.iew: Processing [tid:0]
 852500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:291]
 852500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 852500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 852500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 852500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 852500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 852500: system.cpu.iew: IQ has 43 free entries (Can schedule: 0).  LQ has 13 free entries. SQ has 16 free entries.
 852500: system.cpu.iew: Activity this cycle.
 852500: system.cpu.commit: Getting instructions from Rename stage.
 852500: system.cpu.commit: Inserting PC (0x14508=>0x1450c).(0=>1) [sn:298] [tid:0] into ROB.
 852500: system.cpu.rob: Adding inst PC (0x14508=>0x1450c).(0=>1) to the ROB.
 852500: system.cpu.rob: [tid:0] Now has 7 instructions.
 852500: system.cpu.commit: Inserting PC (0x1450c=>0x14510).(0=>1) [sn:299] [tid:0] into ROB.
 852500: system.cpu.rob: Adding inst PC (0x1450c=>0x14510).(0=>1) to the ROB.
 852500: system.cpu.rob: [tid:0] Now has 8 instructions.
 852500: system.cpu.commit: Inserting PC (0x14510=>0x14514).(0=>1) [sn:300] [tid:0] into ROB.
 852500: system.cpu.rob: Adding inst PC (0x14510=>0x14514).(0=>1) to the ROB.
 852500: system.cpu.rob: [tid:0] Now has 9 instructions.
 852500: system.cpu.commit: Trying to commit instructions in the ROB.
 852500: system.cpu.commit: Trying to commit head instruction, [sn:292] [tid:0]
 852500: system.cpu.commit: Committing instruction with [sn:292] PC (0x14468=>0x1446c).(0=>1)
 852500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14468=>0x1446c).(0=>1), [sn:292]
 852500: system.cpu: Removing committed instruction [tid:0] PC (0x14468=>0x1446c).(0=>1) [sn:292]
 852500: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:292]
 852500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:293] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 852500: system.cpu.commit: [tid:0]: ROB has 8 insts & 32 free entries.
 852500: system.cpu.commit: Activity This Cycle.
 852500: system.cpu.commit: Deactivating stage.
 852500: system.cpu: Activity: 12
 852500: system.cpu: Activity: 11
 852500: system.cpu: Removing instruction, [tid:0] [sn:292] PC (0x14468=>0x1446c).(0=>1)
 852500: system.cpu: Scheduling next tick!
 852500: system.cpu.iq: Processing FU completion [sn:295]
 852500: system.cpu: CPU already running.
 853000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 853000: system.cpu.fetch: Running stage.
 853000: system.cpu.fetch: Attempting to fetch from [tid:0]
 853000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 853000: global: DynInst: [sn:315] Instruction created. Instcount for system.cpu = 60
 853000: system.cpu.fetch: [tid:0]: Instruction PC 0x1454c (0) created [sn:315].
 853000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [sp, #0]
 853000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 853000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14550=>0x14554).(0=>1).
 853000: system.cpu.fetch: [tid:0] Fetching cache line 0x14550 for addr 0x14550
 853000: system.cpu: CPU already running.
 853000: system.cpu.fetch: Fetch: Doing instruction read.
 853000: system.cpu.fetch: [tid:0]: Doing Icache access.
 853000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 853000: system.cpu.fetch: Deactivating stage.
 853000: system.cpu: Activity: 10
 853000: system.cpu.fetch: [tid:0][sn:315]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 853000: system.cpu.fetch: Activity this cycle.
 853000: system.cpu: Activity: 11
 853000: system.cpu.decode: Processing [tid:0]
 853000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 853000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 853000: system.cpu.decode: [tid:0]: Processing instruction [sn:308] with PC (0x14530=>0x14534).(0=>1)
 853000: system.cpu.decode: [tid:0]: Processing instruction [sn:309] with PC (0x14534=>0x14538).(0=>1)
 853000: system.cpu.decode: [tid:0]: Processing instruction [sn:310] with PC (0x14538=>0x1453c).(0=>1)
 853000: system.cpu.decode: Activity this cycle.
 853000: system.cpu.rename: Processing [tid:0]
 853000: system.cpu.rename: [tid:0]: Free IQ: 43, Free ROB: 32, Free LQ: 13, Free SQ: 16
 853000: system.cpu.rename: [tid:0]: 6 instructions not yet in ROB
 853000: system.cpu.rename: calcFreeROBEntires: free robEntries: 32, instsInProgress: 6, dispatched Insts: 3
 853000: system.cpu.rename: [tid:0]: 29 rob free
 853000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 43, instsInProgress: 6, dispatched Insts: 3
 853000: system.cpu.rename: [tid:0]: 40 iq free
 853000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 3, loads dispatchedToLQ: 1
 853000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 853000: system.cpu.rename: calcFreeROBEntires: free robEntries: 32, instsInProgress: 6, dispatched Insts: 3
 853000: system.cpu.rename: [tid:0]: 29 rob free
 853000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 43, instsInProgress: 6, dispatched Insts: 3
 853000: system.cpu.rename: [tid:0]: 40 iq free
 853000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 853000: system.cpu.rename: [tid:0]: 6 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 853000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 853000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 16, storesInProgress: 1, stores dispatchedToSQ: 0
 853000: system.cpu.rename: [tid:0]: Processing instruction [sn:304] with PC (0x14520=>0x14524).(0=>1).
 853000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 4 (flattened 4), got phys reg 79
 853000: system.cpu.rename: [tid:0]: Register 79 is ready.
 853000: global: [sn:304] has 1 ready out of 6 sources. RTI 0)
 853000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 853000: system.cpu.rename: [tid:0]: Register 960 is ready.
 853000: global: [sn:304] has 2 ready out of 6 sources. RTI 0)
 853000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 853000: system.cpu.rename: [tid:0]: Register 325 is ready.
 853000: global: [sn:304] has 3 ready out of 6 sources. RTI 0)
 853000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 853000: system.cpu.rename: [tid:0]: Register 325 is ready.
 853000: global: [sn:304] has 4 ready out of 6 sources. RTI 0)
 853000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 853000: system.cpu.rename: [tid:0]: Register 325 is ready.
 853000: global: [sn:304] has 5 ready out of 6 sources. RTI 0)
 853000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 6 (flattened 6), got phys reg 105
 853000: system.cpu.rename: [tid:0]: Register 105 is ready.
 853000: global: [sn:304] has 6 ready out of 6 sources. RTI 0)
 853000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 853000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 16, storesInProgress: 2, stores dispatchedToSQ: 0
 853000: system.cpu.rename: [tid:0]: Processing instruction [sn:305] with PC (0x14524=>0x14528).(0=>1).
 853000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2 (flattened 2), got phys reg 76
 853000: system.cpu.rename: [tid:0]: Register 76 is not ready.
 853000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 853000: system.cpu.rename: [tid:0]: Register 960 is ready.
 853000: global: [sn:305] has 1 ready out of 6 sources. RTI 0)
 853000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 853000: system.cpu.rename: [tid:0]: Register 325 is ready.
 853000: global: [sn:305] has 2 ready out of 6 sources. RTI 0)
 853000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 853000: system.cpu.rename: [tid:0]: Register 325 is ready.
 853000: global: [sn:305] has 3 ready out of 6 sources. RTI 0)
 853000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 853000: system.cpu.rename: [tid:0]: Register 325 is ready.
 853000: global: [sn:305] has 4 ready out of 6 sources. RTI 0)
 853000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 66
 853000: system.cpu.rename: [tid:0]: Register 66 is not ready.
 853000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 853000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 3, loads dispatchedToLQ: 1
 853000: system.cpu.rename: [tid:0]: Processing instruction [sn:306] with PC (0x14528=>0x1452c).(0=>1).
 853000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 62
 853000: system.cpu.rename: [tid:0]: Register 62 is not ready.
 853000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 853000: system.cpu.rename: [tid:0]: Register 960 is ready.
 853000: global: [sn:306] has 1 ready out of 5 sources. RTI 0)
 853000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 853000: system.cpu.rename: [tid:0]: Register 325 is ready.
 853000: global: [sn:306] has 2 ready out of 5 sources. RTI 0)
 853000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 853000: system.cpu.rename: [tid:0]: Register 325 is ready.
 853000: global: [sn:306] has 3 ready out of 5 sources. RTI 0)
 853000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 853000: system.cpu.rename: [tid:0]: Register 325 is ready.
 853000: global: [sn:306] has 4 ready out of 5 sources. RTI 0)
 853000: global: Renamed reg 2 to physical reg 4 old mapping was 76
 853000: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 4.
 853000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=16), [sn:306].
 853000: system.cpu.rename: Activity this cycle.
 853000: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=16), until [sn:292].
 853000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 374, [sn:292].
 853000: system.cpu.freelist: Freeing register 374.
 853000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 375, [sn:292].
 853000: system.cpu.freelist: Freeing register 375.
 853000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 376, [sn:292].
 853000: system.cpu.freelist: Freeing register 376.
 853000: system.cpu.iew: Issue: Processing [tid:0]
 853000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 853000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14514=>0x14518).(0=>1) [sn:301] [tid:0] to IQ.
 853000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:301]
 853000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 853000: system.cpu.iew.lsq.thread0: Inserting load PC (0x14514=>0x14518).(0=>1), idx:10 [sn:301]
 853000: system.cpu.iq: Adding instruction [sn:301] PC (0x14514=>0x14518).(0=>1) to the IQ.
 853000: system.cpu.iq: Instruction PC (0x14514=>0x14518).(0=>1) has src reg 62 that is being added to the dependency chain.
 853000: memdepentry: Memory dependency entry created.  memdep_count=4 (0x14514=>0x14518).(0=>1)
 853000: global: Inst 0x14514 with index 325 had no SSID
 853000: system.cpu.memDep0: No dependency for inst PC (0x14514=>0x14518).(0=>1) [sn:301].
 853000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14518=>0x1451c).(0=>1) [sn:302] [tid:0] to IQ.
 853000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:302]
 853000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 853000: system.cpu.iew.lsq.thread0: Inserting store PC (0x14518=>0x1451c).(0=>1), idx:10 [sn:302]
 853000: system.cpu.iq: Adding instruction [sn:302] PC (0x14518=>0x1451c).(0=>1) to the IQ.
 853000: system.cpu.iq: Instruction PC (0x14518=>0x1451c).(0=>1) has src reg 56 that is being added to the dependency chain.
 853000: memdepentry: Memory dependency entry created.  memdep_count=5 (0x14518=>0x1451c).(0=>1)
 853000: global: Inst 0x14518 with index 326 had no SSID
 853000: system.cpu.memDep0: No dependency for inst PC (0x14518=>0x1451c).(0=>1) [sn:302].
 853000: system.cpu.memDep0: Inserting store PC (0x14518=>0x1451c).(0=>1) [sn:302].
 853000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1451c=>0x14520).(0=>1) [sn:303] [tid:0] to IQ.
 853000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:303]
 853000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 853000: system.cpu.iew.lsq.thread0: Inserting load PC (0x1451c=>0x14520).(0=>1), idx:11 [sn:303]
 853000: system.cpu.iq: Adding instruction [sn:303] PC (0x1451c=>0x14520).(0=>1) to the IQ.
 853000: memdepentry: Memory dependency entry created.  memdep_count=6 (0x1451c=>0x14520).(0=>1)
 853000: global: Inst 0x1451c with index 327 had no SSID
 853000: system.cpu.memDep0: No dependency for inst PC (0x1451c=>0x14520).(0=>1) [sn:303].
 853000: system.cpu.memDep0: Adding instruction [sn:303] to the ready list.
 853000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1451c=>0x14520).(0=>1) opclass:32 [sn:303].
 853000: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:300]
 853000: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:300]
 853000: global: RegFile: Access to cc register 325, has data 0
 853000: global: RegFile: Access to cc register 325, has data 0
 853000: global: RegFile: Access to cc register 325, has data 0
 853000: global: RegFile: Access to int register 51, has data 0xffffffff
 853000: global: RegFile: Setting cc register 386 to 0x2
 853000: global: RegFile: Setting cc register 387 to 0
 853000: global: RegFile: Setting cc register 388 to 0x1
 853000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 853000: system.cpu.iq: Waking dependents of completed instruction.
 853000: system.cpu.iq: Waking any dependents on register 386.
 853000: system.cpu.iq: Waking any dependents on register 387.
 853000: system.cpu.iq: Waking any dependents on register 388.
 853000: system.cpu.iew: Execute: Executing instructions from IQ.
 853000: system.cpu.iew: Execute: Processing PC (0x14500=>0x14504).(0=>1), [tid:0] [sn:295].
 853000: system.cpu.iew: Execute: Calculating address for memory reference.
 853000: system.cpu.iew.lsq.thread0: Executing load PC (0x14500=>0x14504).(0=>1), [sn:295]
 853000: global: RegFile: Access to int register 45, has data 0xbefffee0
 853000: global: RegFile: Access to cc register 325, has data 0
 853000: global: RegFile: Access to cc register 325, has data 0
 853000: global: RegFile: Access to cc register 325, has data 0
 853000: system.cpu.iew.lsq.thread0: Read called, load idx: 8, store idx: -1, storeHead: 10 addr: 0x77ee0
 853000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:295] PC (0x14500=>0x14504).(0=>1)
 853000: system.cpu.iew: Sending instructions to commit, [sn:300] PC (0x14510=>0x14514).(0=>1).
 853000: system.cpu.iew: Setting Destination Register 386
 853000: system.cpu.scoreboard: Setting reg 386 as ready
 853000: system.cpu.iew: Setting Destination Register 387
 853000: system.cpu.scoreboard: Setting reg 387 as ready
 853000: system.cpu.iew: Setting Destination Register 388
 853000: system.cpu.scoreboard: Setting reg 388 as ready
 853000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 853000: system.cpu.iq: Thread 0: Issuing instruction PC (0x1451c=>0x14520).(0=>1) [sn:303]
 853000: system.cpu.memDep0: Issuing instruction PC 0x1451c [sn:303].
 853000: system.cpu.iew: Processing [tid:0]
 853000: system.cpu.iq: [tid:0]: Committing instructions older than [sn:292]
 853000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 5
 853000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 853000: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 853000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 853000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 5
 853000: system.cpu.iew: IQ has 40 free entries (Can schedule: 0).  LQ has 11 free entries. SQ has 15 free entries.
 853000: system.cpu.iew: Activity this cycle.
 853000: system.cpu.commit: Getting instructions from Rename stage.
 853000: system.cpu.commit: Inserting PC (0x14514=>0x14518).(0=>1) [sn:301] [tid:0] into ROB.
 853000: system.cpu.rob: Adding inst PC (0x14514=>0x14518).(0=>1) to the ROB.
 853000: system.cpu.rob: [tid:0] Now has 9 instructions.
 853000: system.cpu.commit: Inserting PC (0x14518=>0x1451c).(0=>1) [sn:302] [tid:0] into ROB.
 853000: system.cpu.rob: Adding inst PC (0x14518=>0x1451c).(0=>1) to the ROB.
 853000: system.cpu.rob: [tid:0] Now has 10 instructions.
 853000: system.cpu.commit: Inserting PC (0x1451c=>0x14520).(0=>1) [sn:303] [tid:0] into ROB.
 853000: system.cpu.rob: Adding inst PC (0x1451c=>0x14520).(0=>1) to the ROB.
 853000: system.cpu.rob: [tid:0] Now has 11 instructions.
 853000: system.cpu.commit: Trying to commit instructions in the ROB.
 853000: system.cpu.commit: [tid:0]: Marking PC (0x14500=>0x14504).(1=>2), [sn:296] ready within ROB.
 853000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:293] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 853000: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 853000: system.cpu.commit: Activity This Cycle.
 853000: system.cpu: Activity: 10
 853000: system.cpu: Scheduling next tick!
 853500: system.cpu.icache_port: Fetch unit received timing
 853500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 853500: system.cpu: CPU already running.
 853500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 853500: system.cpu.fetch: Activating stage.
 853500: system.cpu: Activity: 11
 853500: system.cpu.iew.lsq.thread0: Writeback event [sn:293].
 853500: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:293].
 853500: system.cpu: CPU already running.
 853500: global: RegFile: Access to cc register 380, has data 0x2
 853500: global: RegFile: Access to cc register 382, has data 0
 853500: global: RegFile: Access to cc register 325, has data 0
 853500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 853500: system.cpu.iew: Activity this cycle.
 853500: system.cpu: Activity: 12
 853500: system.cpu.iew: Execute: Branch mispredict detected.
 853500: system.cpu.iew: Predicted target was PC:0x14470, NPC:0x14474.
 853500: system.cpu.iew: Execute: Redirecting fetch to PC: 0x14500, NPC: 0x14500.
 853500: system.cpu.iew: [tid:0]: Squashing from a specific instruction, PC: (0x1446c=>0x14500).(0=>1) [sn:293].
 853500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 853500: system.cpu.fetch: Running stage.
 853500: system.cpu.fetch: Attempting to fetch from [tid:0]
 853500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 853500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 853500: global: DynInst: [sn:316] Instruction created. Instcount for system.cpu = 61
 853500: system.cpu.fetch: [tid:0]: Instruction PC 0x14550 (0) created [sn:316].
 853500: system.cpu.fetch: [tid:0]: Instruction is:   str   r7, [r2, #0]
 853500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 853500: global: DynInst: [sn:317] Instruction created. Instcount for system.cpu = 62
 853500: system.cpu.fetch: [tid:0]: Instruction PC 0x14554 (0) created [sn:317].
 853500: system.cpu.fetch: [tid:0]: Instruction is:   str   r3, [r4, #0]
 853500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 853500: global: DynInst: [sn:318] Instruction created. Instcount for system.cpu = 63
 853500: system.cpu.fetch: [tid:0]: Instruction PC 0x14558 (0) created [sn:318].
 853500: system.cpu.fetch: [tid:0]: Instruction is:   bne   
 853500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 853500: system.cpu.fetch: [tid:0]: [sn:318]:Branch predicted to be not taken.
 853500: system.cpu.fetch: [tid:0]: [sn:318] Branch predicted to go to (0x1455c=>0x14560).(0=>1).
 853500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 853500: system.cpu.fetch: [tid:0][sn:316]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 853500: system.cpu.fetch: [tid:0][sn:317]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 853500: system.cpu.fetch: [tid:0][sn:318]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 853500: system.cpu.fetch: Activity this cycle.
 853500: system.cpu.decode: Processing [tid:0]
 853500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 853500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 853500: system.cpu.decode: [tid:0]: Processing instruction [sn:311] with PC (0x1453c=>0x14540).(0=>1)
 853500: system.cpu.decode: Activity this cycle.
 853500: system.cpu.rename: Processing [tid:0]
 853500: system.cpu.rename: [tid:0]: Free IQ: 40, Free ROB: 29, Free LQ: 11, Free SQ: 15
 853500: system.cpu.rename: [tid:0]: 6 instructions not yet in ROB
 853500: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 6, dispatched Insts: 3
 853500: system.cpu.rename: [tid:0]: 26 rob free
 853500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 40, instsInProgress: 6, dispatched Insts: 3
 853500: system.cpu.rename: [tid:0]: 37 iq free
 853500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 11, loadsInProgress: 3, loads dispatchedToLQ: 2
 853500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 853500: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 6, dispatched Insts: 3
 853500: system.cpu.rename: [tid:0]: 26 rob free
 853500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 40, instsInProgress: 6, dispatched Insts: 3
 853500: system.cpu.rename: [tid:0]: 37 iq free
 853500: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
 853500: system.cpu.rename: [tid:0]: 6 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 853500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 853500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 11, loadsInProgress: 3, loads dispatchedToLQ: 2
 853500: system.cpu.rename: [tid:0]: Processing instruction [sn:307] with PC (0x1452c=>0x14530).(0=>1).
 853500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 62
 853500: system.cpu.rename: [tid:0]: Register 62 is not ready.
 853500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 853500: system.cpu.rename: [tid:0]: Register 960 is ready.
 853500: global: [sn:307] has 1 ready out of 5 sources. RTI 0)
 853500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 853500: system.cpu.rename: [tid:0]: Register 325 is ready.
 853500: global: [sn:307] has 2 ready out of 5 sources. RTI 0)
 853500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 853500: system.cpu.rename: [tid:0]: Register 325 is ready.
 853500: global: [sn:307] has 3 ready out of 5 sources. RTI 0)
 853500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 853500: system.cpu.rename: [tid:0]: Register 325 is ready.
 853500: global: [sn:307] has 4 ready out of 5 sources. RTI 0)
 853500: global: Renamed reg 3 to physical reg 70 old mapping was 66
 853500: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 70.
 853500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=14), [sn:307].
 853500: system.cpu.rename: Activity this cycle.
 853500: system.cpu.iew: Issue: Processing [tid:0]
 853500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 853500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14520=>0x14524).(0=>1) [sn:304] [tid:0] to IQ.
 853500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:304]
 853500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 853500: system.cpu.iew.lsq.thread0: Inserting store PC (0x14520=>0x14524).(0=>1), idx:11 [sn:304]
 853500: system.cpu.iq: Adding instruction [sn:304] PC (0x14520=>0x14524).(0=>1) to the IQ.
 853500: memdepentry: Memory dependency entry created.  memdep_count=7 (0x14520=>0x14524).(0=>1)
 853500: global: Inst 0x14520 with index 328 had no SSID
 853500: system.cpu.memDep0: No dependency for inst PC (0x14520=>0x14524).(0=>1) [sn:304].
 853500: system.cpu.memDep0: Adding instruction [sn:304] to the ready list.
 853500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14520=>0x14524).(0=>1) opclass:33 [sn:304].
 853500: system.cpu.memDep0: Inserting store PC (0x14520=>0x14524).(0=>1) [sn:304].
 853500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14524=>0x14528).(0=>1) [sn:305] [tid:0] to IQ.
 853500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:305]
 853500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 853500: system.cpu.iew.lsq.thread0: Inserting store PC (0x14524=>0x14528).(0=>1), idx:12 [sn:305]
 853500: system.cpu.iq: Adding instruction [sn:305] PC (0x14524=>0x14528).(0=>1) to the IQ.
 853500: system.cpu.iq: Instruction PC (0x14524=>0x14528).(0=>1) has src reg 76 that is being added to the dependency chain.
 853500: system.cpu.iq: Instruction PC (0x14524=>0x14528).(0=>1) has src reg 66 that is being added to the dependency chain.
 853500: memdepentry: Memory dependency entry created.  memdep_count=8 (0x14524=>0x14528).(0=>1)
 853500: global: Inst 0x14524 with index 329 had no SSID
 853500: system.cpu.memDep0: No dependency for inst PC (0x14524=>0x14528).(0=>1) [sn:305].
 853500: system.cpu.memDep0: Inserting store PC (0x14524=>0x14528).(0=>1) [sn:305].
 853500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14528=>0x1452c).(0=>1) [sn:306] [tid:0] to IQ.
 853500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:306]
 853500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 853500: system.cpu.iew.lsq.thread0: Inserting load PC (0x14528=>0x1452c).(0=>1), idx:12 [sn:306]
 853500: system.cpu.iq: Adding instruction [sn:306] PC (0x14528=>0x1452c).(0=>1) to the IQ.
 853500: system.cpu.iq: Instruction PC (0x14528=>0x1452c).(0=>1) has src reg 62 that is being added to the dependency chain.
 853500: memdepentry: Memory dependency entry created.  memdep_count=9 (0x14528=>0x1452c).(0=>1)
 853500: global: Inst 0x14528 with index 330 had no SSID
 853500: system.cpu.memDep0: No dependency for inst PC (0x14528=>0x1452c).(0=>1) [sn:306].
 853500: system.cpu.iew: Sending instructions to commit, [sn:293] PC (0x1446c=>0x14500).(0=>1).
 853500: system.cpu.iew: Setting Destination Register 62
 853500: system.cpu.scoreboard: Setting reg 62 as ready
 853500: system.cpu.iq: Waking dependents of completed instruction.
 853500: system.cpu.iq: Completing mem instruction PC: (0x1446c=>0x14500).(0=>1) [sn:293]
 853500: system.cpu.memDep0: Completed mem instruction PC (0x1446c=>0x14500).(0=>1) [sn:293].
 853500: memdepentry: Memory dependency entry deleted.  memdep_count=8 (0x1446c=>0x14500).(0=>1)
 853500: system.cpu.iq: Waking any dependents on register 62.
 853500: system.cpu.iq: Waking up a dependent instruction, [sn:306] PC (0x14528=>0x1452c).(0=>1).
 853500: global: [sn:306] has 5 ready out of 5 sources. RTI 0)
 853500: system.cpu.iq: Checking if memory instruction can issue.
 853500: system.cpu.memDep0: Marking registers as ready for instruction PC (0x14528=>0x1452c).(0=>1) [sn:306].
 853500: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
 853500: system.cpu.memDep0: Adding instruction [sn:306] to the ready list.
 853500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14528=>0x1452c).(0=>1) opclass:32 [sn:306].
 853500: system.cpu.iq: Waking up a dependent instruction, [sn:301] PC (0x14514=>0x14518).(0=>1).
 853500: global: [sn:301] has 5 ready out of 5 sources. RTI 0)
 853500: system.cpu.iq: Checking if memory instruction can issue.
 853500: system.cpu.memDep0: Marking registers as ready for instruction PC (0x14514=>0x14518).(0=>1) [sn:301].
 853500: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
 853500: system.cpu.memDep0: Adding instruction [sn:301] to the ready list.
 853500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14514=>0x14518).(0=>1) opclass:32 [sn:301].
 853500: system.cpu.iq: Waking up a dependent instruction, [sn:299] PC (0x1450c=>0x14510).(0=>1).
 853500: global: [sn:299] has 5 ready out of 5 sources. RTI 0)
 853500: system.cpu.iq: Checking if memory instruction can issue.
 853500: system.cpu.memDep0: Marking registers as ready for instruction PC (0x1450c=>0x14510).(0=>1) [sn:299].
 853500: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
 853500: system.cpu.memDep0: Adding instruction [sn:299] to the ready list.
 853500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1450c=>0x14510).(0=>1) opclass:32 [sn:299].
 853500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 853500: system.cpu.iq: Thread 0: Issuing instruction PC (0x1450c=>0x14510).(0=>1) [sn:299]
 853500: system.cpu.memDep0: Issuing instruction PC 0x1450c [sn:299].
 853500: system.cpu.iq: Thread 0: Issuing instruction PC (0x14520=>0x14524).(0=>1) [sn:304]
 853500: system.cpu.memDep0: Issuing instruction PC 0x14520 [sn:304].
 853500: system.cpu.iew: Processing [tid:0]
 853500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 6
 853500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 853500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 853500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 853500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 6
 853500: system.cpu.iew: IQ has 38 free entries (Can schedule: 1).  LQ has 10 free entries. SQ has 13 free entries.
 853500: system.cpu.iew: IEW switching to active
 853500: system.cpu.iew: Activating stage.
 853500: system.cpu: Activity: 13
 853500: system.cpu.iew: Activity this cycle.
 853500: system.cpu.commit: Getting instructions from Rename stage.
 853500: system.cpu.commit: Inserting PC (0x14520=>0x14524).(0=>1) [sn:304] [tid:0] into ROB.
 853500: system.cpu.rob: Adding inst PC (0x14520=>0x14524).(0=>1) to the ROB.
 853500: system.cpu.rob: [tid:0] Now has 12 instructions.
 853500: system.cpu.commit: Inserting PC (0x14524=>0x14528).(0=>1) [sn:305] [tid:0] into ROB.
 853500: system.cpu.rob: Adding inst PC (0x14524=>0x14528).(0=>1) to the ROB.
 853500: system.cpu.rob: [tid:0] Now has 13 instructions.
 853500: system.cpu.commit: Inserting PC (0x14528=>0x1452c).(0=>1) [sn:306] [tid:0] into ROB.
 853500: system.cpu.rob: Adding inst PC (0x14528=>0x1452c).(0=>1) to the ROB.
 853500: system.cpu.rob: [tid:0] Now has 14 instructions.
 853500: system.cpu.commit: Trying to commit instructions in the ROB.
 853500: system.cpu.commit: [tid:0]: Marking PC (0x14510=>0x14514).(0=>1), [sn:300] ready within ROB.
 853500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:293] PC (0x1446c=>0x14500).(0=>1) is head of ROB and not ready
 853500: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
 853500: system.cpu.commit: Activity This Cycle.
 853500: global: DynInst: [sn:291] Instruction destroyed. Instcount for system.cpu = 62
 853500: system.cpu: Activity: 12
 853500: system.cpu: Scheduling next tick!
 853500: system.cpu.iq: Processing FU completion [sn:303]
 853500: system.cpu: CPU already running.
 854000: system.cpu.iew.lsq.thread0: Writeback event [sn:295].
 854000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:295].
 854000: system.cpu: CPU already running.
 854000: global: RegFile: Access to cc register 325, has data 0
 854000: global: RegFile: Access to cc register 325, has data 0
 854000: global: RegFile: Access to cc register 325, has data 0
 854000: global: RegFile: Setting int register 53 to 0x1f
 854000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 854000: system.cpu.iew: Activity this cycle.
 854000: system.cpu: Activity: 13
 854000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 854000: system.cpu.fetch: Running stage.
 854000: system.cpu.fetch: Attempting to fetch from [tid:0]
 854000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 854000: global: DynInst: [sn:319] Instruction created. Instcount for system.cpu = 63
 854000: system.cpu.fetch: [tid:0]: Instruction PC 0x1455c (0) created [sn:319].
 854000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #288]
 854000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 854000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14560=>0x14564).(0=>1).
 854000: system.cpu.fetch: [tid:0] Fetching cache line 0x14560 for addr 0x14560
 854000: system.cpu: CPU already running.
 854000: system.cpu.fetch: Fetch: Doing instruction read.
 854000: system.cpu.fetch: [tid:0]: Doing Icache access.
 854000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 854000: system.cpu.fetch: Deactivating stage.
 854000: system.cpu: Activity: 12
 854000: system.cpu.fetch: [tid:0][sn:319]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 854000: system.cpu.fetch: Activity this cycle.
 854000: system.cpu.decode: Processing [tid:0]
 854000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 854000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 854000: system.cpu.decode: [tid:0]: Processing instruction [sn:312] with PC (0x14540=>0x14544).(0=>1)
 854000: system.cpu.decode: [tid:0]: Processing instruction [sn:313] with PC (0x14544=>0x14548).(0=>1)
 854000: system.cpu.decode: [tid:0]: Processing instruction [sn:314] with PC (0x14548=>0x1454c).(0=>1)
 854000: system.cpu.decode: Activity this cycle.
 854000: system.cpu.rename: Processing [tid:0]
 854000: system.cpu.rename: [tid:0]: Free IQ: 38, Free ROB: 26, Free LQ: 10, Free SQ: 13
 854000: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 854000: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 4, dispatched Insts: 3
 854000: system.cpu.rename: [tid:0]: 25 rob free
 854000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 38, instsInProgress: 4, dispatched Insts: 3
 854000: system.cpu.rename: [tid:0]: 37 iq free
 854000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 10, loadsInProgress: 2, loads dispatchedToLQ: 1
 854000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 854000: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 4, dispatched Insts: 3
 854000: system.cpu.rename: [tid:0]: 25 rob free
 854000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 38, instsInProgress: 4, dispatched Insts: 3
 854000: system.cpu.rename: [tid:0]: 37 iq free
 854000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 854000: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 854000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 854000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 13, storesInProgress: 2, stores dispatchedToSQ: 2
 854000: system.cpu.rename: [tid:0]: Processing instruction [sn:308] with PC (0x14530=>0x14534).(0=>1).
 854000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2 (flattened 2), got phys reg 4
 854000: system.cpu.rename: [tid:0]: Register 4 is not ready.
 854000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 854000: system.cpu.rename: [tid:0]: Register 960 is ready.
 854000: global: [sn:308] has 1 ready out of 6 sources. RTI 0)
 854000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 854000: system.cpu.rename: [tid:0]: Register 325 is ready.
 854000: global: [sn:308] has 2 ready out of 6 sources. RTI 0)
 854000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 854000: system.cpu.rename: [tid:0]: Register 325 is ready.
 854000: global: [sn:308] has 3 ready out of 6 sources. RTI 0)
 854000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 854000: system.cpu.rename: [tid:0]: Register 325 is ready.
 854000: global: [sn:308] has 4 ready out of 6 sources. RTI 0)
 854000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 11 (flattened 11), got phys reg 88
 854000: system.cpu.rename: [tid:0]: Register 88 is ready.
 854000: global: [sn:308] has 5 ready out of 6 sources. RTI 0)
 854000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 854000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 13, storesInProgress: 3, stores dispatchedToSQ: 2
 854000: system.cpu.rename: [tid:0]: Processing instruction [sn:309] with PC (0x14534=>0x14538).(0=>1).
 854000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 70
 854000: system.cpu.rename: [tid:0]: Register 70 is not ready.
 854000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 854000: system.cpu.rename: [tid:0]: Register 960 is ready.
 854000: global: [sn:309] has 1 ready out of 6 sources. RTI 0)
 854000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 854000: system.cpu.rename: [tid:0]: Register 325 is ready.
 854000: global: [sn:309] has 2 ready out of 6 sources. RTI 0)
 854000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 854000: system.cpu.rename: [tid:0]: Register 325 is ready.
 854000: global: [sn:309] has 3 ready out of 6 sources. RTI 0)
 854000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 854000: system.cpu.rename: [tid:0]: Register 325 is ready.
 854000: global: [sn:309] has 4 ready out of 6 sources. RTI 0)
 854000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 9 (flattened 9), got phys reg 91
 854000: system.cpu.rename: [tid:0]: Register 91 is ready.
 854000: global: [sn:309] has 5 ready out of 6 sources. RTI 0)
 854000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 854000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 10, loadsInProgress: 2, loads dispatchedToLQ: 1
 854000: system.cpu.rename: [tid:0]: Processing instruction [sn:310] with PC (0x14538=>0x1453c).(0=>1).
 854000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 62
 854000: system.cpu.rename: [tid:0]: Register 62 is ready.
 854000: global: [sn:310] has 1 ready out of 5 sources. RTI 0)
 854000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 854000: system.cpu.rename: [tid:0]: Register 960 is ready.
 854000: global: [sn:310] has 2 ready out of 5 sources. RTI 0)
 854000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 854000: system.cpu.rename: [tid:0]: Register 325 is ready.
 854000: global: [sn:310] has 3 ready out of 5 sources. RTI 0)
 854000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 854000: system.cpu.rename: [tid:0]: Register 325 is ready.
 854000: global: [sn:310] has 4 ready out of 5 sources. RTI 0)
 854000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 854000: system.cpu.rename: [tid:0]: Register 325 is ready.
 854000: global: [sn:310] has 5 ready out of 5 sources. RTI 0)
 854000: global: Renamed reg 2 to physical reg 5 old mapping was 4
 854000: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 5.
 854000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=15), [sn:310].
 854000: system.cpu.rename: Activity this cycle.
 854000: system.cpu.iew: Issue: Processing [tid:0]
 854000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 854000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1452c=>0x14530).(0=>1) [sn:307] [tid:0] to IQ.
 854000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:307]
 854000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 854000: system.cpu.iew.lsq.thread0: Inserting load PC (0x1452c=>0x14530).(0=>1), idx:13 [sn:307]
 854000: system.cpu.iq: Adding instruction [sn:307] PC (0x1452c=>0x14530).(0=>1) to the IQ.
 854000: system.cpu.iq: Instruction PC (0x1452c=>0x14530).(0=>1) has src reg 62 that became ready before it reached the IQ.
 854000: global: [sn:307] has 5 ready out of 5 sources. RTI 0)
 854000: memdepentry: Memory dependency entry created.  memdep_count=9 (0x1452c=>0x14530).(0=>1)
 854000: global: Inst 0x1452c with index 331 had no SSID
 854000: system.cpu.memDep0: No dependency for inst PC (0x1452c=>0x14530).(0=>1) [sn:307].
 854000: system.cpu.memDep0: Adding instruction [sn:307] to the ready list.
 854000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1452c=>0x14530).(0=>1) opclass:32 [sn:307].
 854000: system.cpu.iew: Execute: Executing instructions from IQ.
 854000: system.cpu.iew: Execute: Processing PC (0x1451c=>0x14520).(0=>1), [tid:0] [sn:303].
 854000: system.cpu.iew: Execute: Calculating address for memory reference.
 854000: system.cpu.iew.lsq.thread0: Executing load PC (0x1451c=>0x14520).(0=>1), [sn:303]
 854000: global: RegFile: Access to int register 77, has data 0xbefffd38
 854000: global: RegFile: Access to cc register 325, has data 0
 854000: global: RegFile: Access to cc register 325, has data 0
 854000: global: RegFile: Access to cc register 325, has data 0
 854000: system.cpu.iew.lsq.thread0: Read called, load idx: 11, store idx: 11, storeHead: 10 addr: 0x77d3c
 854000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:303] PC (0x1451c=>0x14520).(0=>1)
 854000: system.cpu.iew: Sending instructions to commit, [sn:295] PC (0x14500=>0x14504).(0=>1).
 854000: system.cpu.iew: Setting Destination Register 53
 854000: system.cpu.scoreboard: Setting reg 53 as ready
 854000: system.cpu.iq: Waking dependents of completed instruction.
 854000: system.cpu.iq: Completing mem instruction PC: (0x14500=>0x14504).(0=>1) [sn:295]
 854000: system.cpu.memDep0: Completed mem instruction PC (0x14500=>0x14504).(0=>1) [sn:295].
 854000: memdepentry: Memory dependency entry deleted.  memdep_count=8 (0x14500=>0x14504).(0=>1)
 854000: system.cpu.iq: Waking any dependents on register 53.
 854000: system.cpu.iq: Waking up a dependent instruction, [sn:297] PC (0x14504=>0x14508).(0=>1).
 854000: global: [sn:297] has 4 ready out of 4 sources. RTI 0)
 854000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14504=>0x14508).(0=>1) opclass:1 [sn:297].
 854000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 854000: system.cpu.iq: Thread 0: Issuing instruction PC (0x14504=>0x14508).(0=>1) [sn:297]
 854000: system.cpu.iq: Thread 0: Issuing instruction PC (0x14514=>0x14518).(0=>1) [sn:301]
 854000: system.cpu.memDep0: Issuing instruction PC 0x14514 [sn:301].
 854000: system.cpu.iew: Processing [tid:0]
 854000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 7
 854000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 854000: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 854000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 854000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 7
 854000: system.cpu.iew: IQ has 39 free entries (Can schedule: 1).  LQ has 9 free entries. SQ has 13 free entries.
 854000: system.cpu.iew: Activity this cycle.
 854000: system.cpu.commit: [tid:0]: Squashing due to branch mispred PC:0x1446c [sn:293]
 854000: system.cpu.commit: [tid:0]: Redirecting to PC 0x14504
 854000: system.cpu.rob: Starting to squash within the ROB.
 854000: system.cpu.rob: [tid:0]: Squashing instructions until [sn:293].
 854000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14528=>0x1452c).(0=>1), seq num 306.
 854000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14524=>0x14528).(0=>1), seq num 305.
 854000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14520=>0x14524).(0=>1), seq num 304.
 854000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x1451c=>0x14520).(0=>1), seq num 303.
 854000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14518=>0x1451c).(0=>1), seq num 302.
 854000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14514=>0x14518).(0=>1), seq num 301.
 854000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14510=>0x14514).(0=>1), seq num 300.
 854000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x1450c=>0x14510).(0=>1), seq num 299.
 854000: system.cpu.commit: [tid:0]: Marking PC (0x1446c=>0x14500).(0=>1), [sn:293] ready within ROB.
 854000: system.cpu.commit: [tid:0]: Instruction [sn:293] PC (0x1446c=>0x14500).(0=>1) is head of ROB and ready to commit
 854000: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
 854000: system.cpu.commit: Activity This Cycle.
 854000: system.cpu.commit: Activating stage.
 854000: system.cpu: Activity: 13
 854000: global: DynInst: [sn:292] Instruction destroyed. Instcount for system.cpu = 62
 854000: system.cpu: Activity: 12
 854000: system.cpu: Scheduling next tick!
 854000: system.cpu.iq: Processing FU completion [sn:304]
 854000: system.cpu: CPU already running.
 854000: system.cpu.iq: Processing FU completion [sn:299]
 854000: system.cpu: CPU already running.
 854500: system.cpu.icache_port: Fetch unit received timing
 854500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 854500: system.cpu: CPU already running.
 854500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 854500: system.cpu.fetch: Activating stage.
 854500: system.cpu: Activity: 13
 854500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 854500: system.cpu.fetch: [tid:0]: Squashing instructions due to squash from commit.
 854500: system.cpu.fetch: [tid:0]: Squash from commit.
 854500: system.cpu.fetch: [tid:0]: Squashing, setting PC to: (0x14500=>0x14504).(0=>1).
 854500: system.cpu: Thread 0: Deleting instructions from instruction list.
 854500: system.cpu: ROB is not empty, squashing insts not in ROB.
 854500: system.cpu: Squashing instruction, [tid:0] [sn:319] PC (0x1455c=>0x14560).(0=>1)
 854500: system.cpu: Squashing instruction, [tid:0] [sn:318] PC (0x14558=>0x1455c).(0=>1)
 854500: system.cpu: Squashing instruction, [tid:0] [sn:317] PC (0x14554=>0x14558).(0=>1)
 854500: system.cpu: Squashing instruction, [tid:0] [sn:316] PC (0x14550=>0x14554).(0=>1)
 854500: system.cpu: Squashing instruction, [tid:0] [sn:315] PC (0x1454c=>0x14550).(0=>1)
 854500: system.cpu: Squashing instruction, [tid:0] [sn:314] PC (0x14548=>0x1454c).(0=>1)
 854500: system.cpu: Squashing instruction, [tid:0] [sn:313] PC (0x14544=>0x14548).(0=>1)
 854500: system.cpu: Squashing instruction, [tid:0] [sn:312] PC (0x14540=>0x14544).(0=>1)
 854500: system.cpu: Squashing instruction, [tid:0] [sn:311] PC (0x1453c=>0x14540).(0=>1)
 854500: system.cpu: Squashing instruction, [tid:0] [sn:310] PC (0x14538=>0x1453c).(0=>1)
 854500: system.cpu: Squashing instruction, [tid:0] [sn:309] PC (0x14534=>0x14538).(0=>1)
 854500: system.cpu: Squashing instruction, [tid:0] [sn:308] PC (0x14530=>0x14534).(0=>1)
 854500: system.cpu: Squashing instruction, [tid:0] [sn:307] PC (0x1452c=>0x14530).(0=>1)
 854500: system.cpu.fetch: Running stage.
 854500: system.cpu.fetch: There are no more threads available to fetch from.
 854500: system.cpu.fetch: [tid:0]: Fetch is squashing!
 854500: system.cpu.decode: Processing [tid:0]
 854500: system.cpu.decode: [tid:0]: Squashing instructions due to squash from commit.
 854500: system.cpu.decode: [tid:0]: Squashing.
 854500: system.cpu.rename: Processing [tid:0]
 854500: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 26, Free LQ: 9, Free SQ: 13
 854500: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 854500: system.cpu.rename: [tid:0]: Squashing instructions due to squash from commit.
 854500: system.cpu.rename: [tid:0]: Squashing instructions.
 854500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 310.
 854500: system.cpu.freelist: Freeing register 5.
 854500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 307.
 854500: system.cpu.freelist: Freeing register 70.
 854500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 306.
 854500: system.cpu.freelist: Freeing register 4.
 854500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 303.
 854500: system.cpu.freelist: Freeing register 66.
 854500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 301.
 854500: system.cpu.freelist: Freeing register 76.
 854500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 300.
 854500: system.cpu.freelist: Freeing register 388.
 854500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 300.
 854500: system.cpu.freelist: Freeing register 387.
 854500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 300.
 854500: system.cpu.freelist: Freeing register 386.
 854500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 299.
 854500: system.cpu.freelist: Freeing register 56.
 854500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 297.
 854500: system.cpu.freelist: Freeing register 385.
 854500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 297.
 854500: system.cpu.freelist: Freeing register 384.
 854500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 297.
 854500: system.cpu.freelist: Freeing register 383.
 854500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 296.
 854500: system.cpu.freelist: Freeing register 71.
 854500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 295.
 854500: system.cpu.freelist: Freeing register 53.
 854500: system.cpu.rename: Activity this cycle.
 854500: system.cpu: Activity: 14
 854500: system.cpu.iew: Issue: Processing [tid:0]
 854500: system.cpu.iew: [tid:0]: Squashing all instructions.
 854500: system.cpu.iq: [tid:0]: Starting to squash instructions in the IQ.
 854500: system.cpu.iq: [tid:0]: Squashing until sequence number 293!
 854500: system.cpu.iq: [tid:0]: Instruction [sn:307] PC (0x1452c=>0x14530).(0=>1) squashed.
 854500: system.cpu.iq: [tid:0]: Instruction [sn:306] PC (0x14528=>0x1452c).(0=>1) squashed.
 854500: system.cpu.iq: [tid:0]: Instruction [sn:305] PC (0x14524=>0x14528).(0=>1) squashed.
 854500: system.cpu.iq: [tid:0]: Instruction [sn:304] PC (0x14520=>0x14524).(0=>1) squashed.
 854500: system.cpu.iq: [tid:0]: Instruction [sn:303] PC (0x1451c=>0x14520).(0=>1) squashed.
 854500: system.cpu.iq: [tid:0]: Instruction [sn:302] PC (0x14518=>0x1451c).(0=>1) squashed.
 854500: system.cpu.iq: [tid:0]: Instruction [sn:301] PC (0x14514=>0x14518).(0=>1) squashed.
 854500: system.cpu.iq: [tid:0]: Instruction [sn:300] PC (0x14510=>0x14514).(0=>1) squashed.
 854500: system.cpu.iq: [tid:0]: Instruction [sn:299] PC (0x1450c=>0x14510).(0=>1) squashed.
 854500: system.cpu.iq: [tid:0]: Instruction [sn:298] PC (0x14508=>0x1450c).(0=>1) squashed.
 854500: system.cpu.iq: [tid:0]: Instruction [sn:296] PC (0x14500=>0x14504).(1=>2) squashed.
 854500: system.cpu.iq: [tid:0]: Instruction [sn:294] PC (0x14470=>0x14500).(0=>1) squashed.
 854500: system.cpu.memDep0: Squashing inst [sn:307]
 854500: memdepentry: Memory dependency entry deleted.  memdep_count=7 (0x1452c=>0x14530).(0=>1)
 854500: system.cpu.memDep0: Squashing inst [sn:306]
 854500: memdepentry: Memory dependency entry deleted.  memdep_count=6 (0x14528=>0x1452c).(0=>1)
 854500: system.cpu.memDep0: Squashing inst [sn:305]
 854500: memdepentry: Memory dependency entry deleted.  memdep_count=5 (0x14524=>0x14528).(0=>1)
 854500: system.cpu.memDep0: Squashing inst [sn:304]
 854500: memdepentry: Memory dependency entry deleted.  memdep_count=4 (0x14520=>0x14524).(0=>1)
 854500: system.cpu.memDep0: Squashing inst [sn:303]
 854500: memdepentry: Memory dependency entry deleted.  memdep_count=3 (0x1451c=>0x14520).(0=>1)
 854500: system.cpu.memDep0: Squashing inst [sn:302]
 854500: memdepentry: Memory dependency entry deleted.  memdep_count=2 (0x14518=>0x1451c).(0=>1)
 854500: system.cpu.memDep0: Squashing inst [sn:301]
 854500: memdepentry: Memory dependency entry deleted.  memdep_count=1 (0x14514=>0x14518).(0=>1)
 854500: system.cpu.memDep0: Squashing inst [sn:299]
 854500: memdepentry: Memory dependency entry deleted.  memdep_count=0 (0x1450c=>0x14510).(0=>1)
 854500: global: StoreSet: Squashing until inum 293
 854500: system.cpu.iew.lsq.thread0: Squashing until [sn:293]!(Loads:7 Stores:3)
 854500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x1452c=>0x14530).(0=>1) squashed, [sn:307]
 854500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x14528=>0x1452c).(0=>1) squashed, [sn:306]
 854500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x1451c=>0x14520).(0=>1) squashed, [sn:303]
 854500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x14514=>0x14518).(0=>1) squashed, [sn:301]
 854500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x1450c=>0x14510).(0=>1) squashed, [sn:299]
 854500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x14500=>0x14504).(0=>1) squashed, [sn:295]
 854500: system.cpu.iew.lsq.thread0: Store Instruction PC (0x14524=>0x14528).(0=>1) squashed, idx:12 [sn:305]
 854500: system.cpu.iew.lsq.thread0: Store Instruction PC (0x14520=>0x14524).(0=>1) squashed, idx:11 [sn:304]
 854500: system.cpu.iew.lsq.thread0: Store Instruction PC (0x14518=>0x1451c).(0=>1) squashed, idx:10 [sn:302]
 854500: system.cpu.iew: [tid:0]: Removing skidbuffer instructions until [sn:293].
 854500: system.cpu.iew: [tid:0]: Removing incoming rename instructions
 854500: system.cpu.iew: Execute: Executing instructions from IQ.
 854500: system.cpu.iew: Execute: Processing PC (0x14504=>0x14508).(0=>1), [tid:0] [sn:297].
 854500: global: RegFile: Access to cc register 325, has data 0
 854500: global: RegFile: Access to cc register 325, has data 0
 854500: global: RegFile: Access to cc register 325, has data 0
 854500: global: RegFile: Access to int register 53, has data 0x1f
 854500: global: RegFile: Setting cc register 383 to 0
 854500: global: RegFile: Setting cc register 384 to 0
 854500: global: RegFile: Setting cc register 385 to 0x1
 854500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 854500: system.cpu.iew: Execute: Executing instructions from IQ.
 854500: system.cpu.iew: Execute: Processing PC (0x14520=>0x14524).(0=>1), [tid:0] [sn:304].
 854500: system.cpu.iew: Execute: Instruction was squashed. PC: (0x14520=>0x14524).(0=>1), [tid:0] [sn:304]
 854500: system.cpu.iew: Execute: Executing instructions from IQ.
 854500: system.cpu.iew: Execute: Processing PC (0x1450c=>0x14510).(0=>1), [tid:0] [sn:299].
 854500: system.cpu.iew: Execute: Instruction was squashed. PC: (0x1450c=>0x14510).(0=>1), [tid:0] [sn:299]
 854500: system.cpu.iew: Sending instructions to commit, [sn:297] PC (0x14504=>0x14508).(0=>1).
 854500: system.cpu.iew: Setting Destination Register 383
 854500: system.cpu.scoreboard: Setting reg 383 as ready
 854500: system.cpu.iew: Setting Destination Register 384
 854500: system.cpu.scoreboard: Setting reg 384 as ready
 854500: system.cpu.iew: Setting Destination Register 385
 854500: system.cpu.scoreboard: Setting reg 385 as ready
 854500: system.cpu.iq: Waking dependents of completed instruction.
 854500: system.cpu.iq: Waking any dependents on register 383.
 854500: system.cpu.iq: Waking any dependents on register 384.
 854500: system.cpu.iq: Waking any dependents on register 385.
 854500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 854500: system.cpu.iq: Not able to schedule any instructions.
 854500: system.cpu.iew: Processing [tid:0]
 854500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 854500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 854500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 854500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 854500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 854500: system.cpu.iew: IQ has 51 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 16 free entries.
 854500: system.cpu.iew: IEW switching to idle
 854500: system.cpu.iew: Deactivating stage.
 854500: system.cpu: Activity: 13
 854500: system.cpu.iew: Activity this cycle.
 854500: system.cpu.commit: [tid:0]: Still Squashing, cannot commit any insts this cycle.
 854500: system.cpu.rob: [tid:0]: Squashing instructions until [sn:293].
 854500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14508=>0x1450c).(0=>1), seq num 298.
 854500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14504=>0x14508).(0=>1), seq num 297.
 854500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14500=>0x14504).(1=>2), seq num 296.
 854500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14500=>0x14504).(0=>1), seq num 295.
 854500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14470=>0x14500).(0=>1), seq num 294.
 854500: system.cpu.rob: [tid:0]: Done squashing instructions.
 854500: system.cpu.commit: [tid:0]: Instruction [sn:293] PC (0x1446c=>0x14500).(0=>1) is head of ROB and ready to commit
 854500: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
 854500: system.cpu.commit: Activity This Cycle.
 854500: system.cpu: Activity: 12
 854500: system.cpu: Removing instruction, [tid:0] [sn:319] PC (0x1455c=>0x14560).(0=>1)
 854500: system.cpu: Removing instruction, [tid:0] [sn:318] PC (0x14558=>0x1455c).(0=>1)
 854500: system.cpu: Removing instruction, [tid:0] [sn:317] PC (0x14554=>0x14558).(0=>1)
 854500: system.cpu: Removing instruction, [tid:0] [sn:316] PC (0x14550=>0x14554).(0=>1)
 854500: system.cpu: Removing instruction, [tid:0] [sn:315] PC (0x1454c=>0x14550).(0=>1)
 854500: system.cpu: Removing instruction, [tid:0] [sn:314] PC (0x14548=>0x1454c).(0=>1)
 854500: system.cpu: Removing instruction, [tid:0] [sn:313] PC (0x14544=>0x14548).(0=>1)
 854500: system.cpu: Removing instruction, [tid:0] [sn:312] PC (0x14540=>0x14544).(0=>1)
 854500: system.cpu: Removing instruction, [tid:0] [sn:311] PC (0x1453c=>0x14540).(0=>1)
 854500: system.cpu: Removing instruction, [tid:0] [sn:310] PC (0x14538=>0x1453c).(0=>1)
 854500: system.cpu: Removing instruction, [tid:0] [sn:309] PC (0x14534=>0x14538).(0=>1)
 854500: system.cpu: Removing instruction, [tid:0] [sn:308] PC (0x14530=>0x14534).(0=>1)
 854500: system.cpu: Removing instruction, [tid:0] [sn:307] PC (0x1452c=>0x14530).(0=>1)
 854500: system.cpu: Scheduling next tick!
 854500: system.cpu.iq: Processing FU completion [sn:301]
 854500: system.cpu: CPU already running.
 855000: system.cpu.iew.lsq.thread0: Writeback event [sn:303].
 855000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:303].
 855000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 855000: system.cpu.fetch: [tid:0]: Done squashing, switching to running.
 855000: system.cpu.fetch: Running stage.
 855000: system.cpu.fetch: Attempting to fetch from [tid:0]
 855000: system.cpu.fetch: [tid:0]: Attempting to translate and read instruction, starting at PC (0x14500=>0x14504).(0=>1).
 855000: system.cpu.fetch: [tid:0] Fetching cache line 0x14500 for addr 0x14500
 855000: system.cpu: CPU already running.
 855000: system.cpu.fetch: Fetch: Doing instruction read.
 855000: system.cpu.fetch: [tid:0]: Doing Icache access.
 855000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 855000: system.cpu.fetch: Deactivating stage.
 855000: system.cpu: Activity: 11
 855000: system.cpu.decode: Processing [tid:0]
 855000: system.cpu.decode: [tid:0]: Done squashing, switching to running.
 855000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 855000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 855000: system.cpu.decode: [tid:0]: Processing instruction [sn:316] with PC (0x14550=>0x14554).(0=>1)
 855000: system.cpu.decode: [tid:0]: Instruction 316 with PC (0x14550=>0x14554).(0=>1) is squashed, skipping.
 855000: system.cpu.decode: [tid:0]: Processing instruction [sn:317] with PC (0x14554=>0x14558).(0=>1)
 855000: system.cpu.decode: [tid:0]: Instruction 317 with PC (0x14554=>0x14558).(0=>1) is squashed, skipping.
 855000: system.cpu.decode: [tid:0]: Processing instruction [sn:318] with PC (0x14558=>0x1455c).(0=>1)
 855000: system.cpu.decode: [tid:0]: Instruction 318 with PC (0x14558=>0x1455c).(0=>1) is squashed, skipping.
 855000: system.cpu.rename: Processing [tid:0]
 855000: system.cpu.rename: [tid:0]: Free IQ: 51, Free ROB: 26, Free LQ: 15, Free SQ: 16
 855000: system.cpu.rename: [tid:0]: 3 instructions not yet in ROB
 855000: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 3, dispatched Insts: 3
 855000: system.cpu.rename: [tid:0]: 26 rob free
 855000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 51, instsInProgress: 3, dispatched Insts: 3
 855000: system.cpu.rename: [tid:0]: 51 iq free
 855000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 1, loads dispatchedToLQ: 1
 855000: system.cpu.rename: [tid:0]: Done squashing, switching to running.
 855000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 855000: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 3, dispatched Insts: 3
 855000: system.cpu.rename: [tid:0]: 26 rob free
 855000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 51, instsInProgress: 3, dispatched Insts: 3
 855000: system.cpu.rename: [tid:0]: 51 iq free
 855000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 855000: system.cpu.rename: [tid:0]: 3 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 855000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 855000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 16, storesInProgress: 2, stores dispatchedToSQ: 2
 855000: system.cpu.rename: [tid:0]: instruction 312 with PC (0x14540=>0x14544).(0=>1) is squashed, skipping.
 855000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 855000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 16, storesInProgress: 2, stores dispatchedToSQ: 2
 855000: system.cpu.rename: [tid:0]: instruction 313 with PC (0x14544=>0x14548).(0=>1) is squashed, skipping.
 855000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 855000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 1, loads dispatchedToLQ: 1
 855000: system.cpu.rename: [tid:0]: instruction 314 with PC (0x14548=>0x1454c).(0=>1) is squashed, skipping.
 855000: system.cpu.iew: Issue: Processing [tid:0]
 855000: system.cpu.iew: [tid:0]: ROB is still squashing.
 855000: system.cpu.iew: [tid:0]: Removing incoming rename instructions
 855000: system.cpu.iew: [tid:0]: Stall from Commit stage detected.
 855000: system.cpu.iew: [tid:0]: Blocking.
 855000: system.cpu.iew: Execute: Executing instructions from IQ.
 855000: system.cpu.iew: Execute: Processing PC (0x14514=>0x14518).(0=>1), [tid:0] [sn:301].
 855000: system.cpu.iew: Execute: Instruction was squashed. PC: (0x14514=>0x14518).(0=>1), [tid:0] [sn:301]
 855000: system.cpu: Activity: 12
 855000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 855000: system.cpu.iq: Not able to schedule any instructions.
 855000: system.cpu.iew: Processing [tid:0]
 855000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 855000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 855000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 855000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 855000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 855000: system.cpu.iew: IQ has 51 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 16 free entries.
 855000: system.cpu.iew: Activity this cycle.
 855000: system.cpu.commit: Getting instructions from Rename stage.
 855000: system.cpu.commit: Trying to commit instructions in the ROB.
 855000: system.cpu.commit: Trying to commit head instruction, [sn:293] [tid:0]
 855000: system.cpu.commit: Committing instruction with [sn:293] PC (0x1446c=>0x14500).(0=>1)
 855000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1446c=>0x14500).(0=>1), [sn:293]
 855000: system.cpu: Removing committed instruction [tid:0] PC (0x1446c=>0x14500).(0=>1) [sn:293]
 855000: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:293]
 855000: system.cpu.commit: Trying to commit head instruction, [sn:294] [tid:0]
 855000: system.cpu.commit: Retiring squashed instruction from ROB.
 855000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14470=>0x14500).(0=>1), [sn:294]
 855000: system.cpu: Removing committed instruction [tid:0] PC (0x14470=>0x14500).(0=>1) [sn:294]
 855000: system.cpu.commit: Trying to commit head instruction, [sn:295] [tid:0]
 855000: system.cpu.commit: Retiring squashed instruction from ROB.
 855000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14500=>0x14504).(0=>1), [sn:295]
 855000: system.cpu: Removing committed instruction [tid:0] PC (0x14500=>0x14504).(0=>1) [sn:295]
 855000: system.cpu.commit: Trying to commit head instruction, [sn:296] [tid:0]
 855000: system.cpu.commit: Retiring squashed instruction from ROB.
 855000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14500=>0x14504).(1=>2), [sn:296]
 855000: system.cpu: Removing committed instruction [tid:0] PC (0x14500=>0x14504).(1=>2) [sn:296]
 855000: system.cpu.commit: Trying to commit head instruction, [sn:297] [tid:0]
 855000: system.cpu.commit: Retiring squashed instruction from ROB.
 855000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14504=>0x14508).(0=>1), [sn:297]
 855000: system.cpu: Removing committed instruction [tid:0] PC (0x14504=>0x14508).(0=>1) [sn:297]
 855000: system.cpu.commit: Trying to commit head instruction, [sn:298] [tid:0]
 855000: system.cpu.commit: Retiring squashed instruction from ROB.
 855000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14508=>0x1450c).(0=>1), [sn:298]
 855000: system.cpu: Removing committed instruction [tid:0] PC (0x14508=>0x1450c).(0=>1) [sn:298]
 855000: system.cpu.commit: Trying to commit head instruction, [sn:299] [tid:0]
 855000: system.cpu.commit: Retiring squashed instruction from ROB.
 855000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1450c=>0x14510).(0=>1), [sn:299]
 855000: system.cpu: Removing committed instruction [tid:0] PC (0x1450c=>0x14510).(0=>1) [sn:299]
 855000: system.cpu.commit: Trying to commit head instruction, [sn:300] [tid:0]
 855000: system.cpu.commit: Retiring squashed instruction from ROB.
 855000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14510=>0x14514).(0=>1), [sn:300]
 855000: system.cpu: Removing committed instruction [tid:0] PC (0x14510=>0x14514).(0=>1) [sn:300]
 855000: system.cpu.commit: Trying to commit head instruction, [sn:301] [tid:0]
 855000: system.cpu.commit: Retiring squashed instruction from ROB.
 855000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14514=>0x14518).(0=>1), [sn:301]
 855000: system.cpu: Removing committed instruction [tid:0] PC (0x14514=>0x14518).(0=>1) [sn:301]
 855000: system.cpu.commit: Trying to commit head instruction, [sn:302] [tid:0]
 855000: system.cpu.commit: Retiring squashed instruction from ROB.
 855000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14518=>0x1451c).(0=>1), [sn:302]
 855000: system.cpu: Removing committed instruction [tid:0] PC (0x14518=>0x1451c).(0=>1) [sn:302]
 855000: system.cpu.commit: Trying to commit head instruction, [sn:303] [tid:0]
 855000: system.cpu.commit: Retiring squashed instruction from ROB.
 855000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1451c=>0x14520).(0=>1), [sn:303]
 855000: system.cpu: Removing committed instruction [tid:0] PC (0x1451c=>0x14520).(0=>1) [sn:303]
 855000: system.cpu.commit: Trying to commit head instruction, [sn:304] [tid:0]
 855000: system.cpu.commit: Retiring squashed instruction from ROB.
 855000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14520=>0x14524).(0=>1), [sn:304]
 855000: system.cpu: Removing committed instruction [tid:0] PC (0x14520=>0x14524).(0=>1) [sn:304]
 855000: system.cpu.commit: Trying to commit head instruction, [sn:305] [tid:0]
 855000: system.cpu.commit: Retiring squashed instruction from ROB.
 855000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14524=>0x14528).(0=>1), [sn:305]
 855000: system.cpu: Removing committed instruction [tid:0] PC (0x14524=>0x14528).(0=>1) [sn:305]
 855000: system.cpu.commit: Trying to commit head instruction, [sn:306] [tid:0]
 855000: system.cpu.commit: Retiring squashed instruction from ROB.
 855000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14528=>0x1452c).(0=>1), [sn:306]
 855000: system.cpu: Removing committed instruction [tid:0] PC (0x14528=>0x1452c).(0=>1) [sn:306]
 855000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 855000: system.cpu.commit: Activity This Cycle.
 855000: system.cpu.commit: Deactivating stage.
 855000: system.cpu: Activity: 11
 855000: system.cpu: Activity: 10
 855000: system.cpu: Removing instruction, [tid:0] [sn:293] PC (0x1446c=>0x14500).(0=>1)
 855000: system.cpu: Removing instruction, [tid:0] [sn:294] PC (0x14470=>0x14500).(0=>1)
 855000: global: DynInst: [sn:294] Instruction destroyed. Instcount for system.cpu = 61
 855000: system.cpu: Removing instruction, [tid:0] [sn:295] PC (0x14500=>0x14504).(0=>1)
 855000: system.cpu: Removing instruction, [tid:0] [sn:296] PC (0x14500=>0x14504).(1=>2)
 855000: global: DynInst: [sn:296] Instruction destroyed. Instcount for system.cpu = 60
 855000: system.cpu: Removing instruction, [tid:0] [sn:297] PC (0x14504=>0x14508).(0=>1)
 855000: system.cpu: Removing instruction, [tid:0] [sn:298] PC (0x14508=>0x1450c).(0=>1)
 855000: global: DynInst: [sn:298] Instruction destroyed. Instcount for system.cpu = 59
 855000: system.cpu: Removing instruction, [tid:0] [sn:299] PC (0x1450c=>0x14510).(0=>1)
 855000: system.cpu: Removing instruction, [tid:0] [sn:300] PC (0x14510=>0x14514).(0=>1)
 855000: system.cpu: Removing instruction, [tid:0] [sn:301] PC (0x14514=>0x14518).(0=>1)
 855000: system.cpu: Removing instruction, [tid:0] [sn:302] PC (0x14518=>0x1451c).(0=>1)
 855000: global: DynInst: [sn:302] Instruction destroyed. Instcount for system.cpu = 58
 855000: system.cpu: Removing instruction, [tid:0] [sn:303] PC (0x1451c=>0x14520).(0=>1)
 855000: system.cpu: Removing instruction, [tid:0] [sn:304] PC (0x14520=>0x14524).(0=>1)
 855000: system.cpu: Removing instruction, [tid:0] [sn:305] PC (0x14524=>0x14528).(0=>1)
 855000: system.cpu: Removing instruction, [tid:0] [sn:306] PC (0x14528=>0x1452c).(0=>1)
 855000: system.cpu: Scheduling next tick!
 855500: system.cpu.icache_port: Fetch unit received timing
 855500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 855500: system.cpu: CPU already running.
 855500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 855500: system.cpu.fetch: Activating stage.
 855500: system.cpu: Activity: 11
 855500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 855500: system.cpu.fetch: Running stage.
 855500: system.cpu.fetch: Attempting to fetch from [tid:0]
 855500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 855500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 855500: global: DynInst: [sn:320] Instruction created. Instcount for system.cpu = 59
 855500: system.cpu.fetch: [tid:0]: Instruction PC 0x14500 (0) created [sn:320].
 855500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [r0] #8
 855500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 855500: global: DynInst: [sn:321] Instruction created. Instcount for system.cpu = 60
 855500: system.cpu.fetch: [tid:0]: Instruction PC 0x14500 (1) created [sn:321].
 855500: system.cpu.fetch: [tid:0]: Instruction is:   addi_uop   r0, r0, #8
 855500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 855500: global: DynInst: [sn:322] Instruction created. Instcount for system.cpu = 61
 855500: system.cpu.fetch: [tid:0]: Instruction PC 0x14504 (0) created [sn:322].
 855500: system.cpu.fetch: [tid:0]: Instruction is:   cmps   r3, #0
 855500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 855500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 855500: system.cpu.fetch: [tid:0][sn:320]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 855500: system.cpu.fetch: [tid:0][sn:321]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 855500: system.cpu.fetch: [tid:0][sn:322]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 855500: system.cpu.fetch: Activity this cycle.
 855500: system.cpu: Activity: 12
 855500: system.cpu.decode: Processing [tid:0]
 855500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 855500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 855500: system.cpu.decode: [tid:0]: Processing instruction [sn:319] with PC (0x1455c=>0x14560).(0=>1)
 855500: system.cpu.decode: [tid:0]: Instruction 319 with PC (0x1455c=>0x14560).(0=>1) is squashed, skipping.
 855500: system.cpu.rename: Processing [tid:0]
 855500: system.cpu.rename: [tid:0]: Free IQ: 51, Free ROB: 40, Free LQ: 15, Free SQ: 16
 855500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 855500: system.cpu.rename: [tid:0]: Stall from IEW stage detected.
 855500: system.cpu.rename: [tid:0]: Blocking.
 855500: system.cpu.rename: Activity this cycle.
 855500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=1), until [sn:293].
 855500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 123, [sn:293].
 855500: system.cpu.freelist: Freeing register 123.
 855500: system.cpu.iew: Issue: Processing [tid:0]
 855500: system.cpu.iew: [tid:0]: Done blocking, switching to unblocking.
 855500: system.cpu.iew: [tid:0]: Reading instructions out of the skid buffer 0.
 855500: system.cpu.iew: [tid:0]: Done unblocking.
 855500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 855500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 855500: system.cpu.iq: Not able to schedule any instructions.
 855500: system.cpu.iew: Processing [tid:0]
 855500: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x1446c=>0x14500).(0=>1)
 855500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:293]
 855500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 855500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 855500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 855500: system.cpu.iew: IQ has 51 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 855500: system.cpu.iew: Activity this cycle.
 855500: system.cpu.commit: Getting instructions from Rename stage.
 855500: system.cpu.commit: Trying to commit instructions in the ROB.
 855500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 855500: global: DynInst: [sn:315] Instruction destroyed. Instcount for system.cpu = 60
 855500: global: DynInst: [sn:305] Instruction destroyed. Instcount for system.cpu = 59
 855500: global: DynInst: [sn:304] Instruction destroyed. Instcount for system.cpu = 58
 855500: global: DynInst: [sn:300] Instruction destroyed. Instcount for system.cpu = 57
 855500: system.cpu: Activity: 11
 855500: system.cpu: Scheduling next tick!
 856000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 856000: system.cpu.fetch: Running stage.
 856000: system.cpu.fetch: Attempting to fetch from [tid:0]
 856000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 856000: global: DynInst: [sn:323] Instruction created. Instcount for system.cpu = 58
 856000: system.cpu.fetch: [tid:0]: Instruction PC 0x14508 (0) created [sn:323].
 856000: system.cpu.fetch: [tid:0]: Instruction is:   bne   
 856000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 856000: system.cpu.fetch: [tid:0]: [sn:323]:Branch predicted to be not taken.
 856000: system.cpu.fetch: [tid:0]: [sn:323] Branch predicted to go to (0x1450c=>0x14510).(0=>1).
 856000: global: DynInst: [sn:324] Instruction created. Instcount for system.cpu = 59
 856000: system.cpu.fetch: [tid:0]: Instruction PC 0x1450c (0) created [sn:324].
 856000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #360]
 856000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 856000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14510=>0x14514).(0=>1).
 856000: system.cpu.fetch: [tid:0] Fetching cache line 0x14510 for addr 0x14510
 856000: system.cpu: CPU already running.
 856000: system.cpu.fetch: Fetch: Doing instruction read.
 856000: system.cpu.fetch: [tid:0]: Doing Icache access.
 856000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 856000: system.cpu.fetch: Deactivating stage.
 856000: system.cpu: Activity: 10
 856000: system.cpu.fetch: [tid:0][sn:323]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 856000: system.cpu.fetch: [tid:0][sn:324]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 856000: system.cpu.fetch: Activity this cycle.
 856000: system.cpu: Activity: 11
 856000: system.cpu.decode: Processing [tid:0]
 856000: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 856000: system.cpu.decode: [tid:0]: Blocking.
 856000: system.cpu.decode: Activity this cycle.
 856000: system.cpu.rename: Processing [tid:0]
 856000: system.cpu.rename: [tid:0]: Free IQ: 51, Free ROB: 40, Free LQ: 15, Free SQ: 16
 856000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 856000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 856000: system.cpu.rename: [tid:0]: 40 rob free
 856000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 51, instsInProgress: 0, dispatched Insts: 0
 856000: system.cpu.rename: [tid:0]: 51 iq free
 856000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 856000: system.cpu.rename: [tid:0]: Done blocking, switching to unblocking.
 856000: system.cpu.rename: [tid:0]: Trying to unblock.
 856000: system.cpu.rename: [tid:0]: Done unblocking.
 856000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 856000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 856000: system.cpu.rename: Activity this cycle.
 856000: system.cpu.iew: Issue: Processing [tid:0]
 856000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 856000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 856000: system.cpu.iq: Not able to schedule any instructions.
 856000: system.cpu.iew: Processing [tid:0]
 856000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 856000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 856000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 856000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 856000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 856000: system.cpu.iew: IQ has 51 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 856000: system.cpu.iew: Activity this cycle.
 856000: system.cpu.commit: Getting instructions from Rename stage.
 856000: system.cpu.commit: Trying to commit instructions in the ROB.
 856000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 856000: global: DynInst: [sn:318] Instruction destroyed. Instcount for system.cpu = 58
 856000: global: DynInst: [sn:317] Instruction destroyed. Instcount for system.cpu = 57
 856000: global: DynInst: [sn:316] Instruction destroyed. Instcount for system.cpu = 56
 856000: global: DynInst: [sn:311] Instruction destroyed. Instcount for system.cpu = 55
 856000: system.cpu: Activity: 10
 856000: system.cpu: Scheduling next tick!
 856500: system.cpu.icache_port: Fetch unit received timing
 856500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 856500: system.cpu: CPU already running.
 856500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 856500: system.cpu.fetch: Activating stage.
 856500: system.cpu: Activity: 11
 856500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 856500: system.cpu.fetch: Running stage.
 856500: system.cpu.fetch: Attempting to fetch from [tid:0]
 856500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 856500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 856500: global: DynInst: [sn:325] Instruction created. Instcount for system.cpu = 56
 856500: system.cpu.fetch: [tid:0]: Instruction PC 0x14510 (0) created [sn:325].
 856500: system.cpu.fetch: [tid:0]: Instruction is:   cmps   r2, #15
 856500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 856500: global: DynInst: [sn:326] Instruction created. Instcount for system.cpu = 57
 856500: system.cpu.fetch: [tid:0]: Instruction PC 0x14514 (0) created [sn:326].
 856500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #360]
 856500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 856500: global: DynInst: [sn:327] Instruction created. Instcount for system.cpu = 58
 856500: system.cpu.fetch: [tid:0]: Instruction PC 0x14518 (0) created [sn:327].
 856500: system.cpu.fetch: [tid:0]: Instruction is:   str   r5, [r3, #0]
 856500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 856500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 856500: system.cpu.fetch: Activity this cycle.
 856500: system.cpu: Activity: 12
 856500: system.cpu.decode: Processing [tid:0]
 856500: system.cpu.decode: [tid:0]: Done blocking, switching to unblocking.
 856500: system.cpu.decode: [tid:0]: Done unblocking.
 856500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 856500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 856500: system.cpu.decode: Activity this cycle.
 856500: system.cpu.rename: Processing [tid:0]
 856500: system.cpu.rename: [tid:0]: Free IQ: 51, Free ROB: 40, Free LQ: 16, Free SQ: 16
 856500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 856500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 856500: system.cpu.rename: [tid:0]: 40 rob free
 856500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 51, instsInProgress: 0, dispatched Insts: 0
 856500: system.cpu.rename: [tid:0]: 51 iq free
 856500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 856500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 856500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 856500: system.cpu.iew: Issue: Processing [tid:0]
 856500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 856500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 856500: system.cpu.iq: Not able to schedule any instructions.
 856500: system.cpu.iew: Processing [tid:0]
 856500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 856500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 856500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 856500: system.cpu.iew: IQ has 51 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 856500: system.cpu.commit: Getting instructions from Rename stage.
 856500: system.cpu.commit: Trying to commit instructions in the ROB.
 856500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 856500: global: DynInst: [sn:293] Instruction destroyed. Instcount for system.cpu = 57
 856500: global: DynInst: [sn:319] Instruction destroyed. Instcount for system.cpu = 56
 856500: global: DynInst: [sn:314] Instruction destroyed. Instcount for system.cpu = 55
 856500: global: DynInst: [sn:313] Instruction destroyed. Instcount for system.cpu = 54
 856500: global: DynInst: [sn:312] Instruction destroyed. Instcount for system.cpu = 53
 856500: global: DynInst: [sn:310] Instruction destroyed. Instcount for system.cpu = 52
 856500: global: DynInst: [sn:309] Instruction destroyed. Instcount for system.cpu = 51
 856500: global: DynInst: [sn:308] Instruction destroyed. Instcount for system.cpu = 50
 856500: global: DynInst: [sn:295] Instruction destroyed. Instcount for system.cpu = 49
 856500: system.cpu: Activity: 11
 856500: system.cpu: Scheduling next tick!
 857000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 857000: system.cpu.fetch: Running stage.
 857000: system.cpu.fetch: Attempting to fetch from [tid:0]
 857000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 857000: global: DynInst: [sn:328] Instruction created. Instcount for system.cpu = 50
 857000: system.cpu.fetch: [tid:0]: Instruction PC 0x1451c (0) created [sn:328].
 857000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [sp, #4]
 857000: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
 857000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14520=>0x14524).(0=>1).
 857000: system.cpu.fetch: [tid:0] Fetching cache line 0x14520 for addr 0x14520
 857000: system.cpu: CPU already running.
 857000: system.cpu.fetch: Fetch: Doing instruction read.
 857000: system.cpu.fetch: [tid:0]: Doing Icache access.
 857000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 857000: system.cpu.fetch: Deactivating stage.
 857000: system.cpu: Activity: 10
 857000: system.cpu.fetch: [tid:0][sn:325]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
 857000: system.cpu.fetch: [tid:0][sn:326]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 857000: system.cpu.fetch: [tid:0][sn:327]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 857000: system.cpu.fetch: Activity this cycle.
 857000: system.cpu: Activity: 11
 857000: system.cpu.decode: Processing [tid:0]
 857000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 857000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 857000: system.cpu.decode: [tid:0]: Processing instruction [sn:320] with PC (0x14500=>0x14504).(0=>1)
 857000: system.cpu.decode: [tid:0]: Processing instruction [sn:321] with PC (0x14500=>0x14504).(1=>2)
 857000: system.cpu.decode: [tid:0]: Processing instruction [sn:322] with PC (0x14504=>0x14508).(0=>1)
 857000: system.cpu.decode: Activity this cycle.
 857000: system.cpu.rename: Processing [tid:0]
 857000: system.cpu.rename: [tid:0]: Free IQ: 51, Free ROB: 40, Free LQ: 16, Free SQ: 16
 857000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 857000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 857000: system.cpu.rename: [tid:0]: 40 rob free
 857000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 51, instsInProgress: 0, dispatched Insts: 0
 857000: system.cpu.rename: [tid:0]: 51 iq free
 857000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 857000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 857000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 857000: system.cpu.iew: Issue: Processing [tid:0]
 857000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 857000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 857000: system.cpu.iq: Not able to schedule any instructions.
 857000: system.cpu.iew: Processing [tid:0]
 857000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 857000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 857000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 857000: system.cpu.iew: IQ has 51 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 857000: system.cpu.commit: Getting instructions from Rename stage.
 857000: system.cpu.commit: Trying to commit instructions in the ROB.
 857000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 857000: global: DynInst: [sn:297] Instruction destroyed. Instcount for system.cpu = 49
 857000: system.cpu: Activity: 10
 857000: system.cpu: Scheduling next tick!
 857500: system.cpu.icache_port: Fetch unit received timing
 857500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 857500: system.cpu: CPU already running.
 857500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 857500: system.cpu.fetch: Activating stage.
 857500: system.cpu: Activity: 11
 857500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 857500: system.cpu.fetch: Running stage.
 857500: system.cpu.fetch: Attempting to fetch from [tid:0]
 857500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 857500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 857500: global: DynInst: [sn:329] Instruction created. Instcount for system.cpu = 50
 857500: system.cpu.fetch: [tid:0]: Instruction PC 0x14520 (0) created [sn:329].
 857500: system.cpu.fetch: [tid:0]: Instruction is:   str   r6, [r4, #4]
 857500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 857500: global: DynInst: [sn:330] Instruction created. Instcount for system.cpu = 51
 857500: system.cpu.fetch: [tid:0]: Instruction PC 0x14524 (0) created [sn:330].
 857500: system.cpu.fetch: [tid:0]: Instruction is:   str   r3, [r2, #0]
 857500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 857500: global: DynInst: [sn:331] Instruction created. Instcount for system.cpu = 52
 857500: system.cpu.fetch: [tid:0]: Instruction PC 0x14528 (0) created [sn:331].
 857500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #344]
 857500: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
 857500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 857500: system.cpu.fetch: [tid:0][sn:328]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
 857500: system.cpu.fetch: [tid:0][sn:329]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 857500: system.cpu.fetch: [tid:0][sn:330]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 857500: system.cpu.fetch: Activity this cycle.
 857500: system.cpu: Activity: 12
 857500: system.cpu.decode: Processing [tid:0]
 857500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 857500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 857500: system.cpu.decode: [tid:0]: Processing instruction [sn:323] with PC (0x14508=>0x1450c).(0=>1)
 857500: system.cpu.decode: [tid:0]: Processing instruction [sn:324] with PC (0x1450c=>0x14510).(0=>1)
 857500: system.cpu.decode: Activity this cycle.
 857500: system.cpu.rename: Processing [tid:0]
 857500: system.cpu.rename: [tid:0]: Free IQ: 51, Free ROB: 40, Free LQ: 16, Free SQ: 16
 857500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 857500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 857500: system.cpu.rename: [tid:0]: 40 rob free
 857500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 51, instsInProgress: 0, dispatched Insts: 0
 857500: system.cpu.rename: [tid:0]: 51 iq free
 857500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 857500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 857500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 857500: system.cpu.iew: Issue: Processing [tid:0]
 857500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 857500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 857500: system.cpu.iq: Not able to schedule any instructions.
 857500: system.cpu.iew: Processing [tid:0]
 857500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 857500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 857500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 857500: system.cpu.iew: IQ has 51 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 857500: system.cpu.commit: Getting instructions from Rename stage.
 857500: system.cpu.commit: Trying to commit instructions in the ROB.
 857500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 857500: system.cpu: Activity: 11
 857500: system.cpu: Scheduling next tick!
 858000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 858000: system.cpu.fetch: Running stage.
 858000: system.cpu.fetch: Attempting to fetch from [tid:0]
 858000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 858000: global: DynInst: [sn:332] Instruction created. Instcount for system.cpu = 53
 858000: system.cpu.fetch: [tid:0]: Instruction PC 0x1452c (0) created [sn:332].
 858000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #344]
 858000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 858000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14530=>0x14534).(0=>1).
 858000: system.cpu.fetch: [tid:0] Fetching cache line 0x14530 for addr 0x14530
 858000: system.cpu: CPU already running.
 858000: system.cpu.fetch: Fetch: Doing instruction read.
 858000: system.cpu.fetch: [tid:0]: Doing Icache access.
 858000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 858000: system.cpu.fetch: Deactivating stage.
 858000: system.cpu: Activity: 10
 858000: system.cpu.fetch: [tid:0][sn:331]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 858000: system.cpu.fetch: [tid:0][sn:332]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 858000: system.cpu.fetch: Activity this cycle.
 858000: system.cpu: Activity: 11
 858000: system.cpu.decode: Processing [tid:0]
 858000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 858000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 858000: system.cpu.rename: Processing [tid:0]
 858000: system.cpu.rename: [tid:0]: Free IQ: 51, Free ROB: 40, Free LQ: 16, Free SQ: 16
 858000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 858000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 858000: system.cpu.rename: [tid:0]: 40 rob free
 858000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 51, instsInProgress: 0, dispatched Insts: 0
 858000: system.cpu.rename: [tid:0]: 51 iq free
 858000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 858000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 858000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 858000: system.cpu.rename: [tid:0]: 40 rob free
 858000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 51, instsInProgress: 0, dispatched Insts: 0
 858000: system.cpu.rename: [tid:0]: 51 iq free
 858000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 858000: system.cpu.rename: [tid:0]: 0 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 858000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 858000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 858000: system.cpu.rename: [tid:0]: Processing instruction [sn:320] with PC (0x14500=>0x14504).(0=>1).
 858000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0 (flattened 0), got phys reg 45
 858000: system.cpu.rename: [tid:0]: Register 45 is ready.
 858000: global: [sn:320] has 1 ready out of 5 sources. RTI 0)
 858000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 858000: system.cpu.rename: [tid:0]: Register 960 is ready.
 858000: global: [sn:320] has 2 ready out of 5 sources. RTI 0)
 858000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 858000: system.cpu.rename: [tid:0]: Register 325 is ready.
 858000: global: [sn:320] has 3 ready out of 5 sources. RTI 0)
 858000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 858000: system.cpu.rename: [tid:0]: Register 325 is ready.
 858000: global: [sn:320] has 4 ready out of 5 sources. RTI 0)
 858000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 858000: system.cpu.rename: [tid:0]: Register 325 is ready.
 858000: global: [sn:320] has 5 ready out of 5 sources. RTI 0)
 858000: global: Renamed reg 3 to physical reg 78 old mapping was 68
 858000: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 78.
 858000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=1), [sn:320].
 858000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 858000: system.cpu.rename: [tid:0]: Processing instruction [sn:321] with PC (0x14500=>0x14504).(1=>2).
 858000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 858000: system.cpu.rename: [tid:0]: Register 325 is ready.
 858000: global: [sn:321] has 1 ready out of 4 sources. RTI 0)
 858000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 858000: system.cpu.rename: [tid:0]: Register 325 is ready.
 858000: global: [sn:321] has 2 ready out of 4 sources. RTI 0)
 858000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 858000: system.cpu.rename: [tid:0]: Register 325 is ready.
 858000: global: [sn:321] has 3 ready out of 4 sources. RTI 0)
 858000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0 (flattened 0), got phys reg 45
 858000: system.cpu.rename: [tid:0]: Register 45 is ready.
 858000: global: [sn:321] has 4 ready out of 4 sources. RTI 0)
 858000: global: Renamed reg 0 to physical reg 57 old mapping was 45
 858000: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 57.
 858000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=2), [sn:321].
 858000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 858000: system.cpu.rename: [tid:0]: Processing instruction [sn:322] with PC (0x14504=>0x14508).(0=>1).
 858000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 858000: system.cpu.rename: [tid:0]: Register 325 is ready.
 858000: global: [sn:322] has 1 ready out of 4 sources. RTI 0)
 858000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 858000: system.cpu.rename: [tid:0]: Register 325 is ready.
 858000: global: [sn:322] has 2 ready out of 4 sources. RTI 0)
 858000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 858000: system.cpu.rename: [tid:0]: Register 325 is ready.
 858000: global: [sn:322] has 3 ready out of 4 sources. RTI 0)
 858000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 78
 858000: system.cpu.rename: [tid:0]: Register 78 is not ready.
 858000: global: Renamed reg 0 to physical reg 389 old mapping was 380
 858000: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 389.
 858000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=3), [sn:322].
 858000: global: Renamed reg 2 to physical reg 390 old mapping was 381
 858000: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 390.
 858000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=4), [sn:322].
 858000: global: Renamed reg 1 to physical reg 391 old mapping was 382
 858000: system.cpu.rename: [tid:0]: Renaming arch reg 1 to physical reg 391.
 858000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=5), [sn:322].
 858000: system.cpu.rename: Activity this cycle.
 858000: system.cpu.iew: Issue: Processing [tid:0]
 858000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 858000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 858000: system.cpu.iq: Not able to schedule any instructions.
 858000: system.cpu.iew: Processing [tid:0]
 858000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 858000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 858000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 858000: system.cpu.iew: IQ has 51 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 858000: system.cpu.commit: Getting instructions from Rename stage.
 858000: system.cpu.commit: Trying to commit instructions in the ROB.
 858000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 858000: system.cpu: Activity: 10
 858000: system.cpu: Scheduling next tick!
 858500: system.cpu.icache_port: Fetch unit received timing
 858500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 858500: system.cpu: CPU already running.
 858500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 858500: system.cpu.fetch: Activating stage.
 858500: system.cpu: Activity: 11
 858500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 858500: system.cpu.fetch: Running stage.
 858500: system.cpu.fetch: Attempting to fetch from [tid:0]
 858500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 858500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 858500: global: DynInst: [sn:333] Instruction created. Instcount for system.cpu = 54
 858500: system.cpu.fetch: [tid:0]: Instruction PC 0x14530 (0) created [sn:333].
 858500: system.cpu.fetch: [tid:0]: Instruction is:   str   fp, [r2, #0]
 858500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 858500: global: DynInst: [sn:334] Instruction created. Instcount for system.cpu = 55
 858500: system.cpu.fetch: [tid:0]: Instruction PC 0x14534 (0) created [sn:334].
 858500: system.cpu.fetch: [tid:0]: Instruction is:   str   r9, [r3, #0]
 858500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 858500: global: DynInst: [sn:335] Instruction created. Instcount for system.cpu = 56
 858500: system.cpu.fetch: [tid:0]: Instruction PC 0x14538 (0) created [sn:335].
 858500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #336]
 858500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 858500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 858500: system.cpu.fetch: [tid:0][sn:333]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 858500: system.cpu.fetch: [tid:0][sn:334]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 858500: system.cpu.fetch: [tid:0][sn:335]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 858500: system.cpu.fetch: Activity this cycle.
 858500: system.cpu: Activity: 12
 858500: system.cpu.decode: Processing [tid:0]
 858500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 858500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 858500: system.cpu.decode: [tid:0]: Processing instruction [sn:325] with PC (0x14510=>0x14514).(0=>1)
 858500: system.cpu.decode: [tid:0]: Processing instruction [sn:326] with PC (0x14514=>0x14518).(0=>1)
 858500: system.cpu.decode: [tid:0]: Processing instruction [sn:327] with PC (0x14518=>0x1451c).(0=>1)
 858500: system.cpu.decode: Activity this cycle.
 858500: system.cpu.rename: Processing [tid:0]
 858500: system.cpu.rename: [tid:0]: Free IQ: 51, Free ROB: 40, Free LQ: 16, Free SQ: 16
 858500: system.cpu.rename: [tid:0]: 3 instructions not yet in ROB
 858500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 3, dispatched Insts: 0
 858500: system.cpu.rename: [tid:0]: 37 rob free
 858500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 51, instsInProgress: 3, dispatched Insts: 0
 858500: system.cpu.rename: [tid:0]: 48 iq free
 858500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 0
 858500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 858500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 3, dispatched Insts: 0
 858500: system.cpu.rename: [tid:0]: 37 rob free
 858500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 51, instsInProgress: 3, dispatched Insts: 0
 858500: system.cpu.rename: [tid:0]: 48 iq free
 858500: system.cpu.rename: [tid:0]: 2 available instructions to send iew.
 858500: system.cpu.rename: [tid:0]: 3 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 858500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 858500: system.cpu.rename: [tid:0]: Processing instruction [sn:323] with PC (0x14508=>0x1450c).(0=>1).
 858500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1536 (flattened 0), got phys reg 389
 858500: system.cpu.rename: [tid:0]: Register 389 is not ready.
 858500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 858500: system.cpu.rename: [tid:0]: Register 325 is ready.
 858500: global: [sn:323] has 1 ready out of 3 sources. RTI 0)
 858500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 858500: system.cpu.rename: [tid:0]: Register 325 is ready.
 858500: global: [sn:323] has 2 ready out of 3 sources. RTI 0)
 858500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 858500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 0
 858500: system.cpu.rename: [tid:0]: Processing instruction [sn:324] with PC (0x1450c=>0x14510).(0=>1).
 858500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 62
 858500: system.cpu.rename: [tid:0]: Register 62 is ready.
 858500: global: [sn:324] has 1 ready out of 5 sources. RTI 0)
 858500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 858500: system.cpu.rename: [tid:0]: Register 960 is ready.
 858500: global: [sn:324] has 2 ready out of 5 sources. RTI 0)
 858500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 858500: system.cpu.rename: [tid:0]: Register 325 is ready.
 858500: global: [sn:324] has 3 ready out of 5 sources. RTI 0)
 858500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 858500: system.cpu.rename: [tid:0]: Register 325 is ready.
 858500: global: [sn:324] has 4 ready out of 5 sources. RTI 0)
 858500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 858500: system.cpu.rename: [tid:0]: Register 325 is ready.
 858500: global: [sn:324] has 5 ready out of 5 sources. RTI 0)
 858500: global: Renamed reg 3 to physical reg 73 old mapping was 78
 858500: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 73.
 858500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=6), [sn:324].
 858500: system.cpu.rename: Activity this cycle.
 858500: system.cpu.iew: Issue: Processing [tid:0]
 858500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 858500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14500=>0x14504).(0=>1) [sn:320] [tid:0] to IQ.
 858500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:320]
 858500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 858500: system.cpu.iew.lsq.thread0: Inserting load PC (0x14500=>0x14504).(0=>1), idx:8 [sn:320]
 858500: system.cpu.iq: Adding instruction [sn:320] PC (0x14500=>0x14504).(0=>1) to the IQ.
 858500: memdepentry: Memory dependency entry created.  memdep_count=1 (0x14500=>0x14504).(0=>1)
 858500: global: Inst 0x14500 with index 320 had no SSID
 858500: system.cpu.memDep0: No dependency for inst PC (0x14500=>0x14504).(0=>1) [sn:320].
 858500: system.cpu.memDep0: Adding instruction [sn:320] to the ready list.
 858500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14500=>0x14504).(0=>1) opclass:32 [sn:320].
 858500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14500=>0x14504).(1=>2) [sn:321] [tid:0] to IQ.
 858500: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:321]
 858500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14504=>0x14508).(0=>1) [sn:322] [tid:0] to IQ.
 858500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:322]
 858500: system.cpu.iq: Adding instruction [sn:322] PC (0x14504=>0x14508).(0=>1) to the IQ.
 858500: system.cpu.iq: Instruction PC (0x14504=>0x14508).(0=>1) has src reg 78 that is being added to the dependency chain.
 858500: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:321]
 858500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 858500: system.cpu.iq: Thread 0: Issuing instruction PC (0x14500=>0x14504).(0=>1) [sn:320]
 858500: system.cpu.memDep0: Issuing instruction PC 0x14500 [sn:320].
 858500: system.cpu.iew: Processing [tid:0]
 858500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 858500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 858500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 858500: system.cpu.iew: IQ has 49 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 16 free entries.
 858500: system.cpu.commit: Getting instructions from Rename stage.
 858500: system.cpu.commit: Inserting PC (0x14500=>0x14504).(0=>1) [sn:320] [tid:0] into ROB.
 858500: system.cpu.rob: Adding inst PC (0x14500=>0x14504).(0=>1) to the ROB.
 858500: system.cpu.rob: [tid:0] Now has 1 instructions.
 858500: system.cpu.commit: Inserting PC (0x14500=>0x14504).(1=>2) [sn:321] [tid:0] into ROB.
 858500: system.cpu.rob: Adding inst PC (0x14500=>0x14504).(1=>2) to the ROB.
 858500: system.cpu.rob: [tid:0] Now has 2 instructions.
 858500: system.cpu.commit: Inserting PC (0x14504=>0x14508).(0=>1) [sn:322] [tid:0] into ROB.
 858500: system.cpu.rob: Adding inst PC (0x14504=>0x14508).(0=>1) to the ROB.
 858500: system.cpu.rob: [tid:0] Now has 3 instructions.
 858500: system.cpu.commit: Trying to commit instructions in the ROB.
 858500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:320] PC (0x14500=>0x14504).(0=>1) is head of ROB and not ready
 858500: system.cpu.commit: [tid:0]: ROB has 3 insts & 37 free entries.
 858500: system.cpu.commit: Activity This Cycle.
 858500: system.cpu: Activity: 11
 858500: system.cpu: Scheduling next tick!
 859000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 859000: system.cpu.fetch: Running stage.
 859000: system.cpu.fetch: Attempting to fetch from [tid:0]
 859000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 859000: global: DynInst: [sn:336] Instruction created. Instcount for system.cpu = 57
 859000: system.cpu.fetch: [tid:0]: Instruction PC 0x1453c (0) created [sn:336].
 859000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #336]
 859000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 859000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14540=>0x14544).(0=>1).
 859000: system.cpu.fetch: [tid:0] Fetching cache line 0x14540 for addr 0x14540
 859000: system.cpu: CPU already running.
 859000: system.cpu.fetch: Fetch: Doing instruction read.
 859000: system.cpu.fetch: [tid:0]: Doing Icache access.
 859000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 859000: system.cpu.fetch: Deactivating stage.
 859000: system.cpu: Activity: 10
 859000: system.cpu.fetch: [tid:0][sn:336]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 859000: system.cpu.fetch: Activity this cycle.
 859000: system.cpu: Activity: 11
 859000: system.cpu.decode: Processing [tid:0]
 859000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 859000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 859000: system.cpu.decode: [tid:0]: Processing instruction [sn:328] with PC (0x1451c=>0x14520).(0=>1)
 859000: system.cpu.decode: [tid:0]: Processing instruction [sn:329] with PC (0x14520=>0x14524).(0=>1)
 859000: system.cpu.decode: [tid:0]: Processing instruction [sn:330] with PC (0x14524=>0x14528).(0=>1)
 859000: system.cpu.decode: Activity this cycle.
 859000: system.cpu.rename: Processing [tid:0]
 859000: system.cpu.rename: [tid:0]: Free IQ: 51, Free ROB: 37, Free LQ: 16, Free SQ: 16
 859000: system.cpu.rename: [tid:0]: 5 instructions not yet in ROB
 859000: system.cpu.rename: calcFreeROBEntires: free robEntries: 37, instsInProgress: 5, dispatched Insts: 3
 859000: system.cpu.rename: [tid:0]: 35 rob free
 859000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 51, instsInProgress: 5, dispatched Insts: 3
 859000: system.cpu.rename: [tid:0]: 49 iq free
 859000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 2, loads dispatchedToLQ: 1
 859000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 859000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 859000: system.cpu.iew: Issue: Processing [tid:0]
 859000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 859000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14508=>0x1450c).(0=>1) [sn:323] [tid:0] to IQ.
 859000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:323]
 859000: system.cpu.iq: Adding instruction [sn:323] PC (0x14508=>0x1450c).(0=>1) to the IQ.
 859000: system.cpu.iq: Instruction PC (0x14508=>0x1450c).(0=>1) has src reg 389 that is being added to the dependency chain.
 859000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1450c=>0x14510).(0=>1) [sn:324] [tid:0] to IQ.
 859000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:324]
 859000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 859000: system.cpu.iew.lsq.thread0: Inserting load PC (0x1450c=>0x14510).(0=>1), idx:9 [sn:324]
 859000: system.cpu.iq: Adding instruction [sn:324] PC (0x1450c=>0x14510).(0=>1) to the IQ.
 859000: memdepentry: Memory dependency entry created.  memdep_count=2 (0x1450c=>0x14510).(0=>1)
 859000: global: Inst 0x1450c with index 323 had no SSID
 859000: system.cpu.memDep0: No dependency for inst PC (0x1450c=>0x14510).(0=>1) [sn:324].
 859000: system.cpu.memDep0: Adding instruction [sn:324] to the ready list.
 859000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1450c=>0x14510).(0=>1) opclass:32 [sn:324].
 859000: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:321]
 859000: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:321]
 859000: global: RegFile: Access to cc register 325, has data 0
 859000: global: RegFile: Access to cc register 325, has data 0
 859000: global: RegFile: Access to cc register 325, has data 0
 859000: global: RegFile: Access to int register 45, has data 0xbefffee0
 859000: global: RegFile: Setting int register 57 to 0xbefffee8
 859000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 859000: system.cpu.iq: Waking dependents of completed instruction.
 859000: system.cpu.iq: Waking any dependents on register 57.
 859000: system.cpu.iew: Sending instructions to commit, [sn:321] PC (0x14500=>0x14504).(1=>2).
 859000: system.cpu.iew: Setting Destination Register 57
 859000: system.cpu.scoreboard: Setting reg 57 as ready
 859000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 859000: system.cpu.iq: Thread 0: Issuing instruction PC (0x1450c=>0x14510).(0=>1) [sn:324]
 859000: system.cpu.memDep0: Issuing instruction PC 0x1450c [sn:324].
 859000: system.cpu.iew: Processing [tid:0]
 859000: system.cpu.iew: [tid:0], Dispatch dispatched 2 instructions.
 859000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 859000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 859000: system.cpu.iew: IQ has 47 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 16 free entries.
 859000: system.cpu.commit: Getting instructions from Rename stage.
 859000: system.cpu.commit: Inserting PC (0x14508=>0x1450c).(0=>1) [sn:323] [tid:0] into ROB.
 859000: system.cpu.rob: Adding inst PC (0x14508=>0x1450c).(0=>1) to the ROB.
 859000: system.cpu.rob: [tid:0] Now has 4 instructions.
 859000: system.cpu.commit: Inserting PC (0x1450c=>0x14510).(0=>1) [sn:324] [tid:0] into ROB.
 859000: system.cpu.rob: Adding inst PC (0x1450c=>0x14510).(0=>1) to the ROB.
 859000: system.cpu.rob: [tid:0] Now has 5 instructions.
 859000: system.cpu.commit: Trying to commit instructions in the ROB.
 859000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:320] PC (0x14500=>0x14504).(0=>1) is head of ROB and not ready
 859000: system.cpu.commit: [tid:0]: ROB has 5 insts & 35 free entries.
 859000: system.cpu.commit: Activity This Cycle.
 859000: system.cpu: Activity: 10
 859000: system.cpu: Scheduling next tick!
 859000: system.cpu.iq: Processing FU completion [sn:320]
 859000: system.cpu: CPU already running.
 859500: system.cpu.icache_port: Fetch unit received timing
 859500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 859500: system.cpu: CPU already running.
 859500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 859500: system.cpu.fetch: Activating stage.
 859500: system.cpu: Activity: 11
 859500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 859500: system.cpu.fetch: Running stage.
 859500: system.cpu.fetch: Attempting to fetch from [tid:0]
 859500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 859500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 859500: global: DynInst: [sn:337] Instruction created. Instcount for system.cpu = 58
 859500: system.cpu.fetch: [tid:0]: Instruction PC 0x14540 (0) created [sn:337].
 859500: system.cpu.fetch: [tid:0]: Instruction is:   str   r10, [r2, #0]
 859500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 859500: global: DynInst: [sn:338] Instruction created. Instcount for system.cpu = 59
 859500: system.cpu.fetch: [tid:0]: Instruction PC 0x14544 (0) created [sn:338].
 859500: system.cpu.fetch: [tid:0]: Instruction is:   str   r8, [r3, #0]
 859500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 859500: global: DynInst: [sn:339] Instruction created. Instcount for system.cpu = 60
 859500: system.cpu.fetch: [tid:0]: Instruction PC 0x14548 (0) created [sn:339].
 859500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #328]
 859500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 859500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 859500: system.cpu.fetch: [tid:0][sn:337]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 859500: system.cpu.fetch: [tid:0][sn:338]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 859500: system.cpu.fetch: [tid:0][sn:339]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 859500: system.cpu.fetch: Activity this cycle.
 859500: system.cpu: Activity: 12
 859500: system.cpu.decode: Processing [tid:0]
 859500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 859500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 859500: system.cpu.decode: [tid:0]: Processing instruction [sn:331] with PC (0x14528=>0x1452c).(0=>1)
 859500: system.cpu.decode: [tid:0]: Processing instruction [sn:332] with PC (0x1452c=>0x14530).(0=>1)
 859500: system.cpu.decode: Activity this cycle.
 859500: system.cpu.rename: Processing [tid:0]
 859500: system.cpu.rename: [tid:0]: Free IQ: 51, Free ROB: 35, Free LQ: 16, Free SQ: 16
 859500: system.cpu.rename: [tid:0]: 2 instructions not yet in ROB
 859500: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 2, dispatched Insts: 2
 859500: system.cpu.rename: [tid:0]: 35 rob free
 859500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 51, instsInProgress: 2, dispatched Insts: 2
 859500: system.cpu.rename: [tid:0]: 51 iq free
 859500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 1
 859500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 859500: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 2, dispatched Insts: 2
 859500: system.cpu.rename: [tid:0]: 35 rob free
 859500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 51, instsInProgress: 2, dispatched Insts: 2
 859500: system.cpu.rename: [tid:0]: 51 iq free
 859500: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 859500: system.cpu.rename: [tid:0]: 2 insts pipelining from Rename | 2 insts dispatched to IQ last cycle.
 859500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 859500: system.cpu.rename: [tid:0]: Processing instruction [sn:325] with PC (0x14510=>0x14514).(0=>1).
 859500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 859500: system.cpu.rename: [tid:0]: Register 325 is ready.
 859500: global: [sn:325] has 1 ready out of 4 sources. RTI 0)
 859500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 859500: system.cpu.rename: [tid:0]: Register 325 is ready.
 859500: global: [sn:325] has 2 ready out of 4 sources. RTI 0)
 859500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 859500: system.cpu.rename: [tid:0]: Register 325 is ready.
 859500: global: [sn:325] has 3 ready out of 4 sources. RTI 0)
 859500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2 (flattened 2), got phys reg 51
 859500: system.cpu.rename: [tid:0]: Register 51 is ready.
 859500: global: [sn:325] has 4 ready out of 4 sources. RTI 0)
 859500: global: Renamed reg 0 to physical reg 392 old mapping was 389
 859500: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 392.
 859500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=7), [sn:325].
 859500: global: Renamed reg 2 to physical reg 393 old mapping was 390
 859500: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 393.
 859500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=8), [sn:325].
 859500: global: Renamed reg 1 to physical reg 394 old mapping was 391
 859500: system.cpu.rename: [tid:0]: Renaming arch reg 1 to physical reg 394.
 859500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=9), [sn:325].
 859500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 859500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 1
 859500: system.cpu.rename: [tid:0]: Processing instruction [sn:326] with PC (0x14514=>0x14518).(0=>1).
 859500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 62
 859500: system.cpu.rename: [tid:0]: Register 62 is ready.
 859500: global: [sn:326] has 1 ready out of 5 sources. RTI 0)
 859500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 859500: system.cpu.rename: [tid:0]: Register 960 is ready.
 859500: global: [sn:326] has 2 ready out of 5 sources. RTI 0)
 859500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 859500: system.cpu.rename: [tid:0]: Register 325 is ready.
 859500: global: [sn:326] has 3 ready out of 5 sources. RTI 0)
 859500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 859500: system.cpu.rename: [tid:0]: Register 325 is ready.
 859500: global: [sn:326] has 4 ready out of 5 sources. RTI 0)
 859500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 859500: system.cpu.rename: [tid:0]: Register 325 is ready.
 859500: global: [sn:326] has 5 ready out of 5 sources. RTI 0)
 859500: global: Renamed reg 2 to physical reg 82 old mapping was 51
 859500: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 82.
 859500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=10), [sn:326].
 859500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 859500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 16, storesInProgress: 0, stores dispatchedToSQ: 0
 859500: system.cpu.rename: [tid:0]: Processing instruction [sn:327] with PC (0x14518=>0x1451c).(0=>1).
 859500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 73
 859500: system.cpu.rename: [tid:0]: Register 73 is not ready.
 859500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 859500: system.cpu.rename: [tid:0]: Register 960 is ready.
 859500: global: [sn:327] has 1 ready out of 6 sources. RTI 0)
 859500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 859500: system.cpu.rename: [tid:0]: Register 325 is ready.
 859500: global: [sn:327] has 2 ready out of 6 sources. RTI 0)
 859500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 859500: system.cpu.rename: [tid:0]: Register 325 is ready.
 859500: global: [sn:327] has 3 ready out of 6 sources. RTI 0)
 859500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 859500: system.cpu.rename: [tid:0]: Register 325 is ready.
 859500: global: [sn:327] has 4 ready out of 6 sources. RTI 0)
 859500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 5 (flattened 5), got phys reg 47
 859500: system.cpu.rename: [tid:0]: Register 47 is ready.
 859500: global: [sn:327] has 5 ready out of 6 sources. RTI 0)
 859500: system.cpu.rename: Activity this cycle.
 859500: system.cpu.iew: Issue: Processing [tid:0]
 859500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 859500: system.cpu.iew: Execute: Executing instructions from IQ.
 859500: system.cpu.iew: Execute: Processing PC (0x14500=>0x14504).(0=>1), [tid:0] [sn:320].
 859500: system.cpu.iew: Execute: Calculating address for memory reference.
 859500: system.cpu.iew.lsq.thread0: Executing load PC (0x14500=>0x14504).(0=>1), [sn:320]
 859500: global: RegFile: Access to int register 45, has data 0xbefffee0
 859500: global: RegFile: Access to cc register 325, has data 0
 859500: global: RegFile: Access to cc register 325, has data 0
 859500: global: RegFile: Access to cc register 325, has data 0
 859500: system.cpu.iew.lsq.thread0: Read called, load idx: 8, store idx: -1, storeHead: 10 addr: 0x77ee0
 859500: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:320] PC (0x14500=>0x14504).(0=>1)
 859500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 859500: system.cpu.iq: Not able to schedule any instructions.
 859500: system.cpu.iew: Processing [tid:0]
 859500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 859500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 859500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 859500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 859500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 859500: system.cpu.iew: IQ has 47 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 16 free entries.
 859500: system.cpu.iew: Activity this cycle.
 859500: system.cpu.commit: Getting instructions from Rename stage.
 859500: system.cpu.commit: Trying to commit instructions in the ROB.
 859500: system.cpu.commit: [tid:0]: Marking PC (0x14500=>0x14504).(1=>2), [sn:321] ready within ROB.
 859500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:320] PC (0x14500=>0x14504).(0=>1) is head of ROB and not ready
 859500: system.cpu.commit: [tid:0]: ROB has 5 insts & 35 free entries.
 859500: system.cpu: Activity: 11
 859500: system.cpu: Scheduling next tick!
 859500: system.cpu.iq: Processing FU completion [sn:324]
 859500: system.cpu: CPU already running.
 860000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 860000: system.cpu.fetch: Running stage.
 860000: system.cpu.fetch: Attempting to fetch from [tid:0]
 860000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 860000: global: DynInst: [sn:340] Instruction created. Instcount for system.cpu = 61
 860000: system.cpu.fetch: [tid:0]: Instruction PC 0x1454c (0) created [sn:340].
 860000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [sp, #0]
 860000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 860000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14550=>0x14554).(0=>1).
 860000: system.cpu.fetch: [tid:0] Fetching cache line 0x14550 for addr 0x14550
 860000: system.cpu: CPU already running.
 860000: system.cpu.fetch: Fetch: Doing instruction read.
 860000: system.cpu.fetch: [tid:0]: Doing Icache access.
 860000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 860000: system.cpu.fetch: Deactivating stage.
 860000: system.cpu: Activity: 10
 860000: system.cpu.fetch: [tid:0][sn:340]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 860000: system.cpu.fetch: Activity this cycle.
 860000: system.cpu: Activity: 11
 860000: system.cpu.decode: Processing [tid:0]
 860000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 860000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 860000: system.cpu.decode: [tid:0]: Processing instruction [sn:333] with PC (0x14530=>0x14534).(0=>1)
 860000: system.cpu.decode: [tid:0]: Processing instruction [sn:334] with PC (0x14534=>0x14538).(0=>1)
 860000: system.cpu.decode: [tid:0]: Processing instruction [sn:335] with PC (0x14538=>0x1453c).(0=>1)
 860000: system.cpu.decode: Activity this cycle.
 860000: system.cpu.rename: Processing [tid:0]
 860000: system.cpu.rename: [tid:0]: Free IQ: 47, Free ROB: 35, Free LQ: 14, Free SQ: 16
 860000: system.cpu.rename: [tid:0]: 3 instructions not yet in ROB
 860000: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 3, dispatched Insts: 0
 860000: system.cpu.rename: [tid:0]: 32 rob free
 860000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 47, instsInProgress: 3, dispatched Insts: 0
 860000: system.cpu.rename: [tid:0]: 44 iq free
 860000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 1, loads dispatchedToLQ: 0
 860000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 860000: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 3, dispatched Insts: 0
 860000: system.cpu.rename: [tid:0]: 32 rob free
 860000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 47, instsInProgress: 3, dispatched Insts: 0
 860000: system.cpu.rename: [tid:0]: 44 iq free
 860000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 860000: system.cpu.rename: [tid:0]: 3 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 860000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 860000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 1, loads dispatchedToLQ: 0
 860000: system.cpu.rename: [tid:0]: Processing instruction [sn:328] with PC (0x1451c=>0x14520).(0=>1).
 860000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13 (flattened 13), got phys reg 77
 860000: system.cpu.rename: [tid:0]: Register 77 is ready.
 860000: global: [sn:328] has 1 ready out of 5 sources. RTI 0)
 860000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 860000: system.cpu.rename: [tid:0]: Register 960 is ready.
 860000: global: [sn:328] has 2 ready out of 5 sources. RTI 0)
 860000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 860000: system.cpu.rename: [tid:0]: Register 325 is ready.
 860000: global: [sn:328] has 3 ready out of 5 sources. RTI 0)
 860000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 860000: system.cpu.rename: [tid:0]: Register 325 is ready.
 860000: global: [sn:328] has 4 ready out of 5 sources. RTI 0)
 860000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 860000: system.cpu.rename: [tid:0]: Register 325 is ready.
 860000: global: [sn:328] has 5 ready out of 5 sources. RTI 0)
 860000: global: Renamed reg 3 to physical reg 72 old mapping was 73
 860000: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 72.
 860000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=11), [sn:328].
 860000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 860000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 16, storesInProgress: 1, stores dispatchedToSQ: 0
 860000: system.cpu.rename: [tid:0]: Processing instruction [sn:329] with PC (0x14520=>0x14524).(0=>1).
 860000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 4 (flattened 4), got phys reg 79
 860000: system.cpu.rename: [tid:0]: Register 79 is ready.
 860000: global: [sn:329] has 1 ready out of 6 sources. RTI 0)
 860000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 860000: system.cpu.rename: [tid:0]: Register 960 is ready.
 860000: global: [sn:329] has 2 ready out of 6 sources. RTI 0)
 860000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 860000: system.cpu.rename: [tid:0]: Register 325 is ready.
 860000: global: [sn:329] has 3 ready out of 6 sources. RTI 0)
 860000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 860000: system.cpu.rename: [tid:0]: Register 325 is ready.
 860000: global: [sn:329] has 4 ready out of 6 sources. RTI 0)
 860000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 860000: system.cpu.rename: [tid:0]: Register 325 is ready.
 860000: global: [sn:329] has 5 ready out of 6 sources. RTI 0)
 860000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 6 (flattened 6), got phys reg 105
 860000: system.cpu.rename: [tid:0]: Register 105 is ready.
 860000: global: [sn:329] has 6 ready out of 6 sources. RTI 0)
 860000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 860000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 16, storesInProgress: 2, stores dispatchedToSQ: 0
 860000: system.cpu.rename: [tid:0]: Processing instruction [sn:330] with PC (0x14524=>0x14528).(0=>1).
 860000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2 (flattened 2), got phys reg 82
 860000: system.cpu.rename: [tid:0]: Register 82 is not ready.
 860000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 860000: system.cpu.rename: [tid:0]: Register 960 is ready.
 860000: global: [sn:330] has 1 ready out of 6 sources. RTI 0)
 860000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 860000: system.cpu.rename: [tid:0]: Register 325 is ready.
 860000: global: [sn:330] has 2 ready out of 6 sources. RTI 0)
 860000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 860000: system.cpu.rename: [tid:0]: Register 325 is ready.
 860000: global: [sn:330] has 3 ready out of 6 sources. RTI 0)
 860000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 860000: system.cpu.rename: [tid:0]: Register 325 is ready.
 860000: global: [sn:330] has 4 ready out of 6 sources. RTI 0)
 860000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 72
 860000: system.cpu.rename: [tid:0]: Register 72 is not ready.
 860000: system.cpu.rename: Activity this cycle.
 860000: system.cpu.iew: Issue: Processing [tid:0]
 860000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 860000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14510=>0x14514).(0=>1) [sn:325] [tid:0] to IQ.
 860000: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:325]
 860000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14514=>0x14518).(0=>1) [sn:326] [tid:0] to IQ.
 860000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:326]
 860000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 860000: system.cpu.iew.lsq.thread0: Inserting load PC (0x14514=>0x14518).(0=>1), idx:10 [sn:326]
 860000: system.cpu.iq: Adding instruction [sn:326] PC (0x14514=>0x14518).(0=>1) to the IQ.
 860000: memdepentry: Memory dependency entry created.  memdep_count=3 (0x14514=>0x14518).(0=>1)
 860000: global: Inst 0x14514 with index 325 had no SSID
 860000: system.cpu.memDep0: No dependency for inst PC (0x14514=>0x14518).(0=>1) [sn:326].
 860000: system.cpu.memDep0: Adding instruction [sn:326] to the ready list.
 860000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14514=>0x14518).(0=>1) opclass:32 [sn:326].
 860000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14518=>0x1451c).(0=>1) [sn:327] [tid:0] to IQ.
 860000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:327]
 860000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 860000: system.cpu.iew.lsq.thread0: Inserting store PC (0x14518=>0x1451c).(0=>1), idx:10 [sn:327]
 860000: system.cpu.iq: Adding instruction [sn:327] PC (0x14518=>0x1451c).(0=>1) to the IQ.
 860000: system.cpu.iq: Instruction PC (0x14518=>0x1451c).(0=>1) has src reg 73 that is being added to the dependency chain.
 860000: memdepentry: Memory dependency entry created.  memdep_count=4 (0x14518=>0x1451c).(0=>1)
 860000: global: Inst 0x14518 with index 326 had no SSID
 860000: system.cpu.memDep0: No dependency for inst PC (0x14518=>0x1451c).(0=>1) [sn:327].
 860000: system.cpu.memDep0: Inserting store PC (0x14518=>0x1451c).(0=>1) [sn:327].
 860000: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:325]
 860000: system.cpu.iew: Execute: Executing instructions from IQ.
 860000: system.cpu.iew: Execute: Processing PC (0x1450c=>0x14510).(0=>1), [tid:0] [sn:324].
 860000: system.cpu.iew: Execute: Calculating address for memory reference.
 860000: system.cpu.iew.lsq.thread0: Executing load PC (0x1450c=>0x14510).(0=>1), [sn:324]
 860000: global: RegFile: Access to cc register 325, has data 0
 860000: global: RegFile: Access to cc register 325, has data 0
 860000: global: RegFile: Access to cc register 325, has data 0
 860000: system.cpu.iew.lsq.thread0: Read called, load idx: 9, store idx: -1, storeHead: 10 addr: 0xc67c
 860000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:324] PC (0x1450c=>0x14510).(0=>1)
 860000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 860000: system.cpu.iq: Thread 0: Issuing instruction PC (0x14514=>0x14518).(0=>1) [sn:326]
 860000: system.cpu.memDep0: Issuing instruction PC 0x14514 [sn:326].
 860000: system.cpu.iew: Processing [tid:0]
 860000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 860000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 860000: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 860000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 860000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 860000: system.cpu.iew: IQ has 45 free entries (Can schedule: 0).  LQ has 13 free entries. SQ has 15 free entries.
 860000: system.cpu.iew: Activity this cycle.
 860000: system.cpu.commit: Getting instructions from Rename stage.
 860000: system.cpu.commit: Inserting PC (0x14510=>0x14514).(0=>1) [sn:325] [tid:0] into ROB.
 860000: system.cpu.rob: Adding inst PC (0x14510=>0x14514).(0=>1) to the ROB.
 860000: system.cpu.rob: [tid:0] Now has 6 instructions.
 860000: system.cpu.commit: Inserting PC (0x14514=>0x14518).(0=>1) [sn:326] [tid:0] into ROB.
 860000: system.cpu.rob: Adding inst PC (0x14514=>0x14518).(0=>1) to the ROB.
 860000: system.cpu.rob: [tid:0] Now has 7 instructions.
 860000: system.cpu.commit: Inserting PC (0x14518=>0x1451c).(0=>1) [sn:327] [tid:0] into ROB.
 860000: system.cpu.rob: Adding inst PC (0x14518=>0x1451c).(0=>1) to the ROB.
 860000: system.cpu.rob: [tid:0] Now has 8 instructions.
 860000: system.cpu.commit: Trying to commit instructions in the ROB.
 860000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:320] PC (0x14500=>0x14504).(0=>1) is head of ROB and not ready
 860000: system.cpu.commit: [tid:0]: ROB has 8 insts & 32 free entries.
 860000: system.cpu.commit: Activity This Cycle.
 860000: system.cpu: Activity: 10
 860000: system.cpu: Scheduling next tick!
 860500: system.cpu.icache_port: Fetch unit received timing
 860500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 860500: system.cpu: CPU already running.
 860500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 860500: system.cpu.fetch: Activating stage.
 860500: system.cpu: Activity: 11
 860500: system.cpu.iew.lsq.thread0: Writeback event [sn:320].
 860500: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:320].
 860500: system.cpu: CPU already running.
 860500: global: RegFile: Access to cc register 325, has data 0
 860500: global: RegFile: Access to cc register 325, has data 0
 860500: global: RegFile: Access to cc register 325, has data 0
 860500: global: RegFile: Setting int register 78 to 0x1f
 860500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 860500: system.cpu.iew: Activity this cycle.
 860500: system.cpu: Activity: 12
 860500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 860500: system.cpu.fetch: Running stage.
 860500: system.cpu.fetch: Attempting to fetch from [tid:0]
 860500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 860500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 860500: global: DynInst: [sn:341] Instruction created. Instcount for system.cpu = 62
 860500: system.cpu.fetch: [tid:0]: Instruction PC 0x14550 (0) created [sn:341].
 860500: system.cpu.fetch: [tid:0]: Instruction is:   str   r7, [r2, #0]
 860500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 860500: global: DynInst: [sn:342] Instruction created. Instcount for system.cpu = 63
 860500: system.cpu.fetch: [tid:0]: Instruction PC 0x14554 (0) created [sn:342].
 860500: system.cpu.fetch: [tid:0]: Instruction is:   str   r3, [r4, #0]
 860500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 860500: global: DynInst: [sn:343] Instruction created. Instcount for system.cpu = 64
 860500: system.cpu.fetch: [tid:0]: Instruction PC 0x14558 (0) created [sn:343].
 860500: system.cpu.fetch: [tid:0]: Instruction is:   bne   
 860500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 860500: system.cpu.fetch: [tid:0]: [sn:343]:Branch predicted to be not taken.
 860500: system.cpu.fetch: [tid:0]: [sn:343] Branch predicted to go to (0x1455c=>0x14560).(0=>1).
 860500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 860500: system.cpu.fetch: [tid:0][sn:341]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 860500: system.cpu.fetch: [tid:0][sn:342]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 860500: system.cpu.fetch: [tid:0][sn:343]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 860500: system.cpu.fetch: Activity this cycle.
 860500: system.cpu.decode: Processing [tid:0]
 860500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 860500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 860500: system.cpu.decode: [tid:0]: Processing instruction [sn:336] with PC (0x1453c=>0x14540).(0=>1)
 860500: system.cpu.decode: Activity this cycle.
 860500: system.cpu.rename: Processing [tid:0]
 860500: system.cpu.rename: [tid:0]: Free IQ: 45, Free ROB: 32, Free LQ: 13, Free SQ: 15
 860500: system.cpu.rename: [tid:0]: 6 instructions not yet in ROB
 860500: system.cpu.rename: calcFreeROBEntires: free robEntries: 32, instsInProgress: 6, dispatched Insts: 3
 860500: system.cpu.rename: [tid:0]: 29 rob free
 860500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 45, instsInProgress: 6, dispatched Insts: 3
 860500: system.cpu.rename: [tid:0]: 42 iq free
 860500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 2, loads dispatchedToLQ: 1
 860500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 860500: system.cpu.rename: calcFreeROBEntires: free robEntries: 32, instsInProgress: 6, dispatched Insts: 3
 860500: system.cpu.rename: [tid:0]: 29 rob free
 860500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 45, instsInProgress: 6, dispatched Insts: 3
 860500: system.cpu.rename: [tid:0]: 42 iq free
 860500: system.cpu.rename: [tid:0]: 2 available instructions to send iew.
 860500: system.cpu.rename: [tid:0]: 6 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 860500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 860500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 2, loads dispatchedToLQ: 1
 860500: system.cpu.rename: [tid:0]: Processing instruction [sn:331] with PC (0x14528=>0x1452c).(0=>1).
 860500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 62
 860500: system.cpu.rename: [tid:0]: Register 62 is ready.
 860500: global: [sn:331] has 1 ready out of 5 sources. RTI 0)
 860500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 860500: system.cpu.rename: [tid:0]: Register 960 is ready.
 860500: global: [sn:331] has 2 ready out of 5 sources. RTI 0)
 860500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 860500: system.cpu.rename: [tid:0]: Register 325 is ready.
 860500: global: [sn:331] has 3 ready out of 5 sources. RTI 0)
 860500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 860500: system.cpu.rename: [tid:0]: Register 325 is ready.
 860500: global: [sn:331] has 4 ready out of 5 sources. RTI 0)
 860500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 860500: system.cpu.rename: [tid:0]: Register 325 is ready.
 860500: global: [sn:331] has 5 ready out of 5 sources. RTI 0)
 860500: global: Renamed reg 2 to physical reg 85 old mapping was 82
 860500: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 85.
 860500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=12), [sn:331].
 860500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 860500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 3, loads dispatchedToLQ: 1
 860500: system.cpu.rename: [tid:0]: Processing instruction [sn:332] with PC (0x1452c=>0x14530).(0=>1).
 860500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 62
 860500: system.cpu.rename: [tid:0]: Register 62 is ready.
 860500: global: [sn:332] has 1 ready out of 5 sources. RTI 0)
 860500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 860500: system.cpu.rename: [tid:0]: Register 960 is ready.
 860500: global: [sn:332] has 2 ready out of 5 sources. RTI 0)
 860500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 860500: system.cpu.rename: [tid:0]: Register 325 is ready.
 860500: global: [sn:332] has 3 ready out of 5 sources. RTI 0)
 860500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 860500: system.cpu.rename: [tid:0]: Register 325 is ready.
 860500: global: [sn:332] has 4 ready out of 5 sources. RTI 0)
 860500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 860500: system.cpu.rename: [tid:0]: Register 325 is ready.
 860500: global: [sn:332] has 5 ready out of 5 sources. RTI 0)
 860500: global: Renamed reg 3 to physical reg 44 old mapping was 72
 860500: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 44.
 860500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=13), [sn:332].
 860500: system.cpu.rename: Activity this cycle.
 860500: system.cpu.iew: Issue: Processing [tid:0]
 860500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 860500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1451c=>0x14520).(0=>1) [sn:328] [tid:0] to IQ.
 860500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:328]
 860500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 860500: system.cpu.iew.lsq.thread0: Inserting load PC (0x1451c=>0x14520).(0=>1), idx:11 [sn:328]
 860500: system.cpu.iq: Adding instruction [sn:328] PC (0x1451c=>0x14520).(0=>1) to the IQ.
 860500: memdepentry: Memory dependency entry created.  memdep_count=5 (0x1451c=>0x14520).(0=>1)
 860500: global: Inst 0x1451c with index 327 had no SSID
 860500: system.cpu.memDep0: No dependency for inst PC (0x1451c=>0x14520).(0=>1) [sn:328].
 860500: system.cpu.memDep0: Adding instruction [sn:328] to the ready list.
 860500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1451c=>0x14520).(0=>1) opclass:32 [sn:328].
 860500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14520=>0x14524).(0=>1) [sn:329] [tid:0] to IQ.
 860500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:329]
 860500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 860500: system.cpu.iew.lsq.thread0: Inserting store PC (0x14520=>0x14524).(0=>1), idx:11 [sn:329]
 860500: system.cpu.iq: Adding instruction [sn:329] PC (0x14520=>0x14524).(0=>1) to the IQ.
 860500: memdepentry: Memory dependency entry created.  memdep_count=6 (0x14520=>0x14524).(0=>1)
 860500: global: Inst 0x14520 with index 328 had no SSID
 860500: system.cpu.memDep0: No dependency for inst PC (0x14520=>0x14524).(0=>1) [sn:329].
 860500: system.cpu.memDep0: Adding instruction [sn:329] to the ready list.
 860500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14520=>0x14524).(0=>1) opclass:33 [sn:329].
 860500: system.cpu.memDep0: Inserting store PC (0x14520=>0x14524).(0=>1) [sn:329].
 860500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14524=>0x14528).(0=>1) [sn:330] [tid:0] to IQ.
 860500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:330]
 860500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 860500: system.cpu.iew.lsq.thread0: Inserting store PC (0x14524=>0x14528).(0=>1), idx:12 [sn:330]
 860500: system.cpu.iq: Adding instruction [sn:330] PC (0x14524=>0x14528).(0=>1) to the IQ.
 860500: system.cpu.iq: Instruction PC (0x14524=>0x14528).(0=>1) has src reg 82 that is being added to the dependency chain.
 860500: system.cpu.iq: Instruction PC (0x14524=>0x14528).(0=>1) has src reg 72 that is being added to the dependency chain.
 860500: memdepentry: Memory dependency entry created.  memdep_count=7 (0x14524=>0x14528).(0=>1)
 860500: global: Inst 0x14524 with index 329 had no SSID
 860500: system.cpu.memDep0: No dependency for inst PC (0x14524=>0x14528).(0=>1) [sn:330].
 860500: system.cpu.memDep0: Inserting store PC (0x14524=>0x14528).(0=>1) [sn:330].
 860500: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:325]
 860500: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:325]
 860500: global: RegFile: Access to cc register 325, has data 0
 860500: global: RegFile: Access to cc register 325, has data 0
 860500: global: RegFile: Access to cc register 325, has data 0
 860500: global: RegFile: Access to int register 51, has data 0xffffffff
 860500: global: RegFile: Setting cc register 392 to 0x2
 860500: global: RegFile: Setting cc register 393 to 0
 860500: global: RegFile: Setting cc register 394 to 0x1
 860500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1, wbActual:1
 860500: system.cpu.iq: Waking dependents of completed instruction.
 860500: system.cpu.iq: Waking any dependents on register 392.
 860500: system.cpu.iq: Waking any dependents on register 393.
 860500: system.cpu.iq: Waking any dependents on register 394.
 860500: system.cpu.iew: Sending instructions to commit, [sn:320] PC (0x14500=>0x14504).(0=>1).
 860500: system.cpu.iew: Setting Destination Register 78
 860500: system.cpu.scoreboard: Setting reg 78 as ready
 860500: system.cpu.iq: Waking dependents of completed instruction.
 860500: system.cpu.iq: Completing mem instruction PC: (0x14500=>0x14504).(0=>1) [sn:320]
 860500: system.cpu.memDep0: Completed mem instruction PC (0x14500=>0x14504).(0=>1) [sn:320].
 860500: memdepentry: Memory dependency entry deleted.  memdep_count=6 (0x14500=>0x14504).(0=>1)
 860500: system.cpu.iq: Waking any dependents on register 78.
 860500: system.cpu.iq: Waking up a dependent instruction, [sn:322] PC (0x14504=>0x14508).(0=>1).
 860500: global: [sn:322] has 4 ready out of 4 sources. RTI 0)
 860500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14504=>0x14508).(0=>1) opclass:1 [sn:322].
 860500: system.cpu.iew: Sending instructions to commit, [sn:325] PC (0x14510=>0x14514).(0=>1).
 860500: system.cpu.iew: Setting Destination Register 392
 860500: system.cpu.scoreboard: Setting reg 392 as ready
 860500: system.cpu.iew: Setting Destination Register 393
 860500: system.cpu.scoreboard: Setting reg 393 as ready
 860500: system.cpu.iew: Setting Destination Register 394
 860500: system.cpu.scoreboard: Setting reg 394 as ready
 860500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 860500: system.cpu.iq: Thread 0: Issuing instruction PC (0x14504=>0x14508).(0=>1) [sn:322]
 860500: system.cpu.iq: Thread 0: Issuing instruction PC (0x1451c=>0x14520).(0=>1) [sn:328]
 860500: system.cpu.memDep0: Issuing instruction PC 0x1451c [sn:328].
 860500: system.cpu.iq: Thread 0: Issuing instruction PC (0x14520=>0x14524).(0=>1) [sn:329]
 860500: system.cpu.memDep0: Issuing instruction PC 0x14520 [sn:329].
 860500: system.cpu.iew: Processing [tid:0]
 860500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 860500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 860500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 860500: system.cpu.iew: IQ has 44 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 13 free entries.
 860500: system.cpu.commit: Getting instructions from Rename stage.
 860500: system.cpu.commit: Inserting PC (0x1451c=>0x14520).(0=>1) [sn:328] [tid:0] into ROB.
 860500: system.cpu.rob: Adding inst PC (0x1451c=>0x14520).(0=>1) to the ROB.
 860500: system.cpu.rob: [tid:0] Now has 9 instructions.
 860500: system.cpu.commit: Inserting PC (0x14520=>0x14524).(0=>1) [sn:329] [tid:0] into ROB.
 860500: system.cpu.rob: Adding inst PC (0x14520=>0x14524).(0=>1) to the ROB.
 860500: system.cpu.rob: [tid:0] Now has 10 instructions.
 860500: system.cpu.commit: Inserting PC (0x14524=>0x14528).(0=>1) [sn:330] [tid:0] into ROB.
 860500: system.cpu.rob: Adding inst PC (0x14524=>0x14528).(0=>1) to the ROB.
 860500: system.cpu.rob: [tid:0] Now has 11 instructions.
 860500: system.cpu.commit: Trying to commit instructions in the ROB.
 860500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:320] PC (0x14500=>0x14504).(0=>1) is head of ROB and not ready
 860500: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 860500: system.cpu.commit: Activity This Cycle.
 860500: system.cpu: Activity: 11
 860500: system.cpu: Scheduling next tick!
 860500: system.cpu.iq: Processing FU completion [sn:326]
 860500: system.cpu: CPU already running.
 861000: system.cpu.iew.lsq.thread0: Writeback event [sn:324].
 861000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:324].
 861000: system.cpu: CPU already running.
 861000: global: RegFile: Access to cc register 325, has data 0
 861000: global: RegFile: Access to cc register 325, has data 0
 861000: global: RegFile: Access to cc register 325, has data 0
 861000: global: RegFile: Setting int register 73 to 0x85f24
 861000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 861000: system.cpu.iew: Activity this cycle.
 861000: system.cpu: Activity: 12
 861000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 861000: system.cpu.fetch: Running stage.
 861000: system.cpu.fetch: Attempting to fetch from [tid:0]
 861000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 861000: global: DynInst: [sn:344] Instruction created. Instcount for system.cpu = 65
 861000: system.cpu.fetch: [tid:0]: Instruction PC 0x1455c (0) created [sn:344].
 861000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #288]
 861000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 861000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14560=>0x14564).(0=>1).
 861000: system.cpu.fetch: [tid:0] Fetching cache line 0x14560 for addr 0x14560
 861000: system.cpu: CPU already running.
 861000: system.cpu.fetch: Fetch: Doing instruction read.
 861000: system.cpu.fetch: [tid:0]: Doing Icache access.
 861000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 861000: system.cpu.fetch: Deactivating stage.
 861000: system.cpu: Activity: 11
 861000: system.cpu.fetch: [tid:0][sn:344]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 861000: system.cpu.fetch: Activity this cycle.
 861000: system.cpu.decode: Processing [tid:0]
 861000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 861000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 861000: system.cpu.decode: [tid:0]: Processing instruction [sn:337] with PC (0x14540=>0x14544).(0=>1)
 861000: system.cpu.decode: [tid:0]: Processing instruction [sn:338] with PC (0x14544=>0x14548).(0=>1)
 861000: system.cpu.decode: [tid:0]: Processing instruction [sn:339] with PC (0x14548=>0x1454c).(0=>1)
 861000: system.cpu.decode: Activity this cycle.
 861000: system.cpu.rename: Processing [tid:0]
 861000: system.cpu.rename: [tid:0]: Free IQ: 45, Free ROB: 29, Free LQ: 13, Free SQ: 15
 861000: system.cpu.rename: [tid:0]: 5 instructions not yet in ROB
 861000: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 5, dispatched Insts: 3
 861000: system.cpu.rename: [tid:0]: 27 rob free
 861000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 45, instsInProgress: 5, dispatched Insts: 3
 861000: system.cpu.rename: [tid:0]: 43 iq free
 861000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 3, loads dispatchedToLQ: 1
 861000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 861000: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 5, dispatched Insts: 3
 861000: system.cpu.rename: [tid:0]: 27 rob free
 861000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 45, instsInProgress: 5, dispatched Insts: 3
 861000: system.cpu.rename: [tid:0]: 43 iq free
 861000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 861000: system.cpu.rename: [tid:0]: 5 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 861000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 861000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 15, storesInProgress: 2, stores dispatchedToSQ: 2
 861000: system.cpu.rename: [tid:0]: Processing instruction [sn:333] with PC (0x14530=>0x14534).(0=>1).
 861000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2 (flattened 2), got phys reg 85
 861000: system.cpu.rename: [tid:0]: Register 85 is not ready.
 861000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 861000: system.cpu.rename: [tid:0]: Register 960 is ready.
 861000: global: [sn:333] has 1 ready out of 6 sources. RTI 0)
 861000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 861000: system.cpu.rename: [tid:0]: Register 325 is ready.
 861000: global: [sn:333] has 2 ready out of 6 sources. RTI 0)
 861000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 861000: system.cpu.rename: [tid:0]: Register 325 is ready.
 861000: global: [sn:333] has 3 ready out of 6 sources. RTI 0)
 861000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 861000: system.cpu.rename: [tid:0]: Register 325 is ready.
 861000: global: [sn:333] has 4 ready out of 6 sources. RTI 0)
 861000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 11 (flattened 11), got phys reg 88
 861000: system.cpu.rename: [tid:0]: Register 88 is ready.
 861000: global: [sn:333] has 5 ready out of 6 sources. RTI 0)
 861000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 861000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 15, storesInProgress: 3, stores dispatchedToSQ: 2
 861000: system.cpu.rename: [tid:0]: Processing instruction [sn:334] with PC (0x14534=>0x14538).(0=>1).
 861000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 44
 861000: system.cpu.rename: [tid:0]: Register 44 is not ready.
 861000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 861000: system.cpu.rename: [tid:0]: Register 960 is ready.
 861000: global: [sn:334] has 1 ready out of 6 sources. RTI 0)
 861000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 861000: system.cpu.rename: [tid:0]: Register 325 is ready.
 861000: global: [sn:334] has 2 ready out of 6 sources. RTI 0)
 861000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 861000: system.cpu.rename: [tid:0]: Register 325 is ready.
 861000: global: [sn:334] has 3 ready out of 6 sources. RTI 0)
 861000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 861000: system.cpu.rename: [tid:0]: Register 325 is ready.
 861000: global: [sn:334] has 4 ready out of 6 sources. RTI 0)
 861000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 9 (flattened 9), got phys reg 91
 861000: system.cpu.rename: [tid:0]: Register 91 is ready.
 861000: global: [sn:334] has 5 ready out of 6 sources. RTI 0)
 861000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 861000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 3, loads dispatchedToLQ: 1
 861000: system.cpu.rename: [tid:0]: Processing instruction [sn:335] with PC (0x14538=>0x1453c).(0=>1).
 861000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 62
 861000: system.cpu.rename: [tid:0]: Register 62 is ready.
 861000: global: [sn:335] has 1 ready out of 5 sources. RTI 0)
 861000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 861000: system.cpu.rename: [tid:0]: Register 960 is ready.
 861000: global: [sn:335] has 2 ready out of 5 sources. RTI 0)
 861000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 861000: system.cpu.rename: [tid:0]: Register 325 is ready.
 861000: global: [sn:335] has 3 ready out of 5 sources. RTI 0)
 861000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 861000: system.cpu.rename: [tid:0]: Register 325 is ready.
 861000: global: [sn:335] has 4 ready out of 5 sources. RTI 0)
 861000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 861000: system.cpu.rename: [tid:0]: Register 325 is ready.
 861000: global: [sn:335] has 5 ready out of 5 sources. RTI 0)
 861000: global: Renamed reg 2 to physical reg 87 old mapping was 85
 861000: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 87.
 861000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=14), [sn:335].
 861000: system.cpu.rename: Activity this cycle.
 861000: system.cpu.iew: Issue: Processing [tid:0]
 861000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 861000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14528=>0x1452c).(0=>1) [sn:331] [tid:0] to IQ.
 861000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:331]
 861000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 861000: system.cpu.iew.lsq.thread0: Inserting load PC (0x14528=>0x1452c).(0=>1), idx:12 [sn:331]
 861000: system.cpu.iq: Adding instruction [sn:331] PC (0x14528=>0x1452c).(0=>1) to the IQ.
 861000: memdepentry: Memory dependency entry created.  memdep_count=7 (0x14528=>0x1452c).(0=>1)
 861000: global: Inst 0x14528 with index 330 had no SSID
 861000: system.cpu.memDep0: No dependency for inst PC (0x14528=>0x1452c).(0=>1) [sn:331].
 861000: system.cpu.memDep0: Adding instruction [sn:331] to the ready list.
 861000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14528=>0x1452c).(0=>1) opclass:32 [sn:331].
 861000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1452c=>0x14530).(0=>1) [sn:332] [tid:0] to IQ.
 861000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:332]
 861000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 861000: system.cpu.iew.lsq.thread0: Inserting load PC (0x1452c=>0x14530).(0=>1), idx:13 [sn:332]
 861000: system.cpu.iq: Adding instruction [sn:332] PC (0x1452c=>0x14530).(0=>1) to the IQ.
 861000: memdepentry: Memory dependency entry created.  memdep_count=8 (0x1452c=>0x14530).(0=>1)
 861000: global: Inst 0x1452c with index 331 had no SSID
 861000: system.cpu.memDep0: No dependency for inst PC (0x1452c=>0x14530).(0=>1) [sn:332].
 861000: system.cpu.memDep0: Adding instruction [sn:332] to the ready list.
 861000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1452c=>0x14530).(0=>1) opclass:32 [sn:332].
 861000: system.cpu.iew: Execute: Executing instructions from IQ.
 861000: system.cpu.iew: Execute: Processing PC (0x14504=>0x14508).(0=>1), [tid:0] [sn:322].
 861000: global: RegFile: Access to cc register 325, has data 0
 861000: global: RegFile: Access to cc register 325, has data 0
 861000: global: RegFile: Access to cc register 325, has data 0
 861000: global: RegFile: Access to int register 78, has data 0x1f
 861000: global: RegFile: Setting cc register 389 to 0
 861000: global: RegFile: Setting cc register 390 to 0
 861000: global: RegFile: Setting cc register 391 to 0x1
 861000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1, wbActual:1
 861000: system.cpu.iew: Execute: Executing instructions from IQ.
 861000: system.cpu.iew: Execute: Processing PC (0x14514=>0x14518).(0=>1), [tid:0] [sn:326].
 861000: system.cpu.iew: Execute: Calculating address for memory reference.
 861000: system.cpu.iew.lsq.thread0: Executing load PC (0x14514=>0x14518).(0=>1), [sn:326]
 861000: global: RegFile: Access to cc register 325, has data 0
 861000: global: RegFile: Access to cc register 325, has data 0
 861000: global: RegFile: Access to cc register 325, has data 0
 861000: system.cpu.iew.lsq.thread0: Read called, load idx: 10, store idx: -1, storeHead: 10 addr: 0xc684
 861000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:326] PC (0x14514=>0x14518).(0=>1)
 861000: system.cpu.iew: Sending instructions to commit, [sn:324] PC (0x1450c=>0x14510).(0=>1).
 861000: system.cpu.iew: Setting Destination Register 73
 861000: system.cpu.scoreboard: Setting reg 73 as ready
 861000: system.cpu.iq: Waking dependents of completed instruction.
 861000: system.cpu.iq: Completing mem instruction PC: (0x1450c=>0x14510).(0=>1) [sn:324]
 861000: system.cpu.memDep0: Completed mem instruction PC (0x1450c=>0x14510).(0=>1) [sn:324].
 861000: memdepentry: Memory dependency entry deleted.  memdep_count=7 (0x1450c=>0x14510).(0=>1)
 861000: system.cpu.iq: Waking any dependents on register 73.
 861000: system.cpu.iq: Waking up a dependent instruction, [sn:327] PC (0x14518=>0x1451c).(0=>1).
 861000: global: [sn:327] has 6 ready out of 6 sources. RTI 0)
 861000: system.cpu.iq: Checking if memory instruction can issue.
 861000: system.cpu.memDep0: Marking registers as ready for instruction PC (0x14518=>0x1451c).(0=>1) [sn:327].
 861000: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
 861000: system.cpu.memDep0: Adding instruction [sn:327] to the ready list.
 861000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14518=>0x1451c).(0=>1) opclass:33 [sn:327].
 861000: system.cpu.iew: Sending instructions to commit, [sn:322] PC (0x14504=>0x14508).(0=>1).
 861000: system.cpu.iew: Setting Destination Register 389
 861000: system.cpu.scoreboard: Setting reg 389 as ready
 861000: system.cpu.iew: Setting Destination Register 390
 861000: system.cpu.scoreboard: Setting reg 390 as ready
 861000: system.cpu.iew: Setting Destination Register 391
 861000: system.cpu.scoreboard: Setting reg 391 as ready
 861000: system.cpu.iq: Waking dependents of completed instruction.
 861000: system.cpu.iq: Waking any dependents on register 389.
 861000: system.cpu.iq: Waking up a dependent instruction, [sn:323] PC (0x14508=>0x1450c).(0=>1).
 861000: global: [sn:323] has 3 ready out of 3 sources. RTI 0)
 861000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14508=>0x1450c).(0=>1) opclass:1 [sn:323].
 861000: system.cpu.iq: Waking any dependents on register 390.
 861000: system.cpu.iq: Waking any dependents on register 391.
 861000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 861000: system.cpu.iq: Thread 0: Issuing instruction PC (0x14508=>0x1450c).(0=>1) [sn:323]
 861000: system.cpu.iq: Thread 0: Issuing instruction PC (0x14518=>0x1451c).(0=>1) [sn:327]
 861000: system.cpu.memDep0: Issuing instruction PC 0x14518 [sn:327].
 861000: system.cpu.iq: Thread 0: Issuing instruction PC (0x14528=>0x1452c).(0=>1) [sn:331]
 861000: system.cpu.memDep0: Issuing instruction PC 0x14528 [sn:331].
 861000: system.cpu.iew: Processing [tid:0]
 861000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 6
 861000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 861000: system.cpu.iew: [tid:0], Dispatch dispatched 2 instructions.
 861000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 861000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 6
 861000: system.cpu.iew: IQ has 44 free entries (Can schedule: 1).  LQ has 10 free entries. SQ has 13 free entries.
 861000: system.cpu.iew: IEW switching to active
 861000: system.cpu.iew: Activating stage.
 861000: system.cpu: Activity: 12
 861000: system.cpu.iew: Activity this cycle.
 861000: system.cpu.commit: Getting instructions from Rename stage.
 861000: system.cpu.commit: Inserting PC (0x14528=>0x1452c).(0=>1) [sn:331] [tid:0] into ROB.
 861000: system.cpu.rob: Adding inst PC (0x14528=>0x1452c).(0=>1) to the ROB.
 861000: system.cpu.rob: [tid:0] Now has 12 instructions.
 861000: system.cpu.commit: Inserting PC (0x1452c=>0x14530).(0=>1) [sn:332] [tid:0] into ROB.
 861000: system.cpu.rob: Adding inst PC (0x1452c=>0x14530).(0=>1) to the ROB.
 861000: system.cpu.rob: [tid:0] Now has 13 instructions.
 861000: system.cpu.commit: Trying to commit instructions in the ROB.
 861000: system.cpu.commit: [tid:0]: Marking PC (0x14500=>0x14504).(0=>1), [sn:320] ready within ROB.
 861000: system.cpu.commit: [tid:0]: Marking PC (0x14510=>0x14514).(0=>1), [sn:325] ready within ROB.
 861000: system.cpu.commit: [tid:0]: Instruction [sn:320] PC (0x14500=>0x14504).(0=>1) is head of ROB and ready to commit
 861000: system.cpu.commit: [tid:0]: ROB has 13 insts & 27 free entries.
 861000: system.cpu.commit: Activity This Cycle.
 861000: system.cpu.commit: Activating stage.
 861000: system.cpu: Activity: 13
 861000: system.cpu: Activity: 12
 861000: system.cpu: Scheduling next tick!
 861000: system.cpu.iq: Processing FU completion [sn:329]
 861000: system.cpu: CPU already running.
 861000: system.cpu.iq: Processing FU completion [sn:328]
 861000: system.cpu: CPU already running.
 861500: system.cpu.icache_port: Fetch unit received timing
 861500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 861500: system.cpu: CPU already running.
 861500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 861500: system.cpu.fetch: Activating stage.
 861500: system.cpu: Activity: 13
 861500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 861500: system.cpu.fetch: Running stage.
 861500: system.cpu.fetch: Attempting to fetch from [tid:0]
 861500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 861500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 861500: global: DynInst: [sn:345] Instruction created. Instcount for system.cpu = 66
 861500: system.cpu.fetch: [tid:0]: Instruction PC 0x14560 (0) created [sn:345].
 861500: system.cpu.fetch: [tid:0]: Instruction is:   cmps   r1, #0
 861500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 861500: global: DynInst: [sn:346] Instruction created. Instcount for system.cpu = 67
 861500: system.cpu.fetch: [tid:0]: Instruction PC 0x14564 (0) created [sn:346].
 861500: system.cpu.fetch: [tid:0]: Instruction is:   cmpseq   r12, #0
 861500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 861500: global: DynInst: [sn:347] Instruction created. Instcount for system.cpu = 68
 861500: system.cpu.fetch: [tid:0]: Instruction PC 0x14568 (0) created [sn:347].
 861500: system.cpu.fetch: [tid:0]: Instruction is:   moveq   r2, #0
 861500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 861500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 861500: system.cpu.fetch: [tid:0][sn:345]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 861500: system.cpu.fetch: [tid:0][sn:346]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 861500: system.cpu.fetch: [tid:0][sn:347]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 861500: system.cpu.fetch: Activity this cycle.
 861500: system.cpu: Activity: 14
 861500: system.cpu.decode: Processing [tid:0]
 861500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 861500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 861500: system.cpu.decode: [tid:0]: Processing instruction [sn:340] with PC (0x1454c=>0x14550).(0=>1)
 861500: system.cpu.decode: Activity this cycle.
 861500: system.cpu.rename: Processing [tid:0]
 861500: system.cpu.rename: [tid:0]: Free IQ: 44, Free ROB: 27, Free LQ: 10, Free SQ: 13
 861500: system.cpu.rename: [tid:0]: 5 instructions not yet in ROB
 861500: system.cpu.rename: calcFreeROBEntires: free robEntries: 27, instsInProgress: 5, dispatched Insts: 2
 861500: system.cpu.rename: [tid:0]: 24 rob free
 861500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 44, instsInProgress: 5, dispatched Insts: 2
 861500: system.cpu.rename: [tid:0]: 41 iq free
 861500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 10, loadsInProgress: 3, loads dispatchedToLQ: 2
 861500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 861500: system.cpu.rename: calcFreeROBEntires: free robEntries: 27, instsInProgress: 5, dispatched Insts: 2
 861500: system.cpu.rename: [tid:0]: 24 rob free
 861500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 44, instsInProgress: 5, dispatched Insts: 2
 861500: system.cpu.rename: [tid:0]: 41 iq free
 861500: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
 861500: system.cpu.rename: [tid:0]: 5 insts pipelining from Rename | 2 insts dispatched to IQ last cycle.
 861500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 861500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 10, loadsInProgress: 3, loads dispatchedToLQ: 2
 861500: system.cpu.rename: [tid:0]: Processing instruction [sn:336] with PC (0x1453c=>0x14540).(0=>1).
 861500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 62
 861500: system.cpu.rename: [tid:0]: Register 62 is ready.
 861500: global: [sn:336] has 1 ready out of 5 sources. RTI 0)
 861500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 861500: system.cpu.rename: [tid:0]: Register 960 is ready.
 861500: global: [sn:336] has 2 ready out of 5 sources. RTI 0)
 861500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 861500: system.cpu.rename: [tid:0]: Register 325 is ready.
 861500: global: [sn:336] has 3 ready out of 5 sources. RTI 0)
 861500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 861500: system.cpu.rename: [tid:0]: Register 325 is ready.
 861500: global: [sn:336] has 4 ready out of 5 sources. RTI 0)
 861500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 861500: system.cpu.rename: [tid:0]: Register 325 is ready.
 861500: global: [sn:336] has 5 ready out of 5 sources. RTI 0)
 861500: global: Renamed reg 3 to physical reg 89 old mapping was 44
 861500: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 89.
 861500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=15), [sn:336].
 861500: system.cpu.rename: Activity this cycle.
 861500: system.cpu.iew: Issue: Processing [tid:0]
 861500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 861500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14530=>0x14534).(0=>1) [sn:333] [tid:0] to IQ.
 861500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:333]
 861500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 861500: system.cpu.iew.lsq.thread0: Inserting store PC (0x14530=>0x14534).(0=>1), idx:13 [sn:333]
 861500: system.cpu.iq: Adding instruction [sn:333] PC (0x14530=>0x14534).(0=>1) to the IQ.
 861500: system.cpu.iq: Instruction PC (0x14530=>0x14534).(0=>1) has src reg 85 that is being added to the dependency chain.
 861500: memdepentry: Memory dependency entry created.  memdep_count=8 (0x14530=>0x14534).(0=>1)
 861500: global: Inst 0x14530 with index 332 had no SSID
 861500: system.cpu.memDep0: No dependency for inst PC (0x14530=>0x14534).(0=>1) [sn:333].
 861500: system.cpu.memDep0: Inserting store PC (0x14530=>0x14534).(0=>1) [sn:333].
 861500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14534=>0x14538).(0=>1) [sn:334] [tid:0] to IQ.
 861500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:334]
 861500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 861500: system.cpu.iew.lsq.thread0: Inserting store PC (0x14534=>0x14538).(0=>1), idx:14 [sn:334]
 861500: system.cpu.iq: Adding instruction [sn:334] PC (0x14534=>0x14538).(0=>1) to the IQ.
 861500: system.cpu.iq: Instruction PC (0x14534=>0x14538).(0=>1) has src reg 44 that is being added to the dependency chain.
 861500: memdepentry: Memory dependency entry created.  memdep_count=9 (0x14534=>0x14538).(0=>1)
 861500: global: Inst 0x14534 with index 333 had no SSID
 861500: system.cpu.memDep0: No dependency for inst PC (0x14534=>0x14538).(0=>1) [sn:334].
 861500: system.cpu.memDep0: Inserting store PC (0x14534=>0x14538).(0=>1) [sn:334].
 861500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14538=>0x1453c).(0=>1) [sn:335] [tid:0] to IQ.
 861500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:335]
 861500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 861500: system.cpu.iew.lsq.thread0: Inserting load PC (0x14538=>0x1453c).(0=>1), idx:14 [sn:335]
 861500: system.cpu.iq: Adding instruction [sn:335] PC (0x14538=>0x1453c).(0=>1) to the IQ.
 861500: memdepentry: Memory dependency entry created.  memdep_count=10 (0x14538=>0x1453c).(0=>1)
 861500: global: Inst 0x14538 with index 334 had no SSID
 861500: system.cpu.memDep0: No dependency for inst PC (0x14538=>0x1453c).(0=>1) [sn:335].
 861500: system.cpu.memDep0: Adding instruction [sn:335] to the ready list.
 861500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14538=>0x1453c).(0=>1) opclass:32 [sn:335].
 861500: system.cpu.iew: Execute: Executing instructions from IQ.
 861500: system.cpu.iew: Execute: Processing PC (0x14508=>0x1450c).(0=>1), [tid:0] [sn:323].
 861500: global: RegFile: Access to cc register 389, has data 0
 861500: global: RegFile: Access to cc register 325, has data 0
 861500: global: RegFile: Access to cc register 325, has data 0
 861500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 861500: system.cpu.iew: Execute: Branch mispredict detected.
 861500: system.cpu.iew: Predicted target was PC: (0x1450c=>0x14510).(0=>1).
 861500: system.cpu.iew: Execute: Redirecting fetch to PC: (0x14508=>0x14464).(0=>1).
 861500: system.cpu.iew: [tid:0]: Squashing from a specific instruction, PC: (0x14508=>0x14464).(0=>1) [sn:323].
 861500: system.cpu.iew: Execute: Executing instructions from IQ.
 861500: system.cpu.iew: Execute: Processing PC (0x14520=>0x14524).(0=>1), [tid:0] [sn:329].
 861500: system.cpu.iew: Execute: Calculating address for memory reference.
 861500: system.cpu.iew.lsq.thread0: Executing store PC (0x14520=>0x14524).(0=>1) [sn:329]
 861500: global: RegFile: Access to int register 79, has data 0x85ac8
 861500: global: RegFile: Access to cc register 325, has data 0
 861500: global: RegFile: Access to cc register 325, has data 0
 861500: global: RegFile: Access to cc register 325, has data 0
 861500: global: RegFile: Access to int register 105, has data 0
 861500: system.cpu.iew.lsq.thread0: Doing write to store idx 11, addr 0x76acc | storeHead:10 [sn:329]
 861500: system.cpu.iew: Store instruction is fault. [sn:329]
 861500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1, wbActual:1
 861500: system.cpu.iew: Activity this cycle.
 861500: system.cpu.iew: Execute: Executing instructions from IQ.
 861500: system.cpu.iew: Execute: Processing PC (0x1451c=>0x14520).(0=>1), [tid:0] [sn:328].
 861500: system.cpu.iew: Execute: Calculating address for memory reference.
 861500: system.cpu.iew.lsq.thread0: Executing load PC (0x1451c=>0x14520).(0=>1), [sn:328]
 861500: global: RegFile: Access to int register 77, has data 0xbefffd38
 861500: global: RegFile: Access to cc register 325, has data 0
 861500: global: RegFile: Access to cc register 325, has data 0
 861500: global: RegFile: Access to cc register 325, has data 0
 861500: system.cpu.iew.lsq.thread0: Read called, load idx: 11, store idx: 11, storeHead: 10 addr: 0x77d3c
 861500: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:328] PC (0x1451c=>0x14520).(0=>1)
 861500: system.cpu.iew: Sending instructions to commit, [sn:323] PC (0x14508=>0x14464).(0=>1).
 861500: system.cpu.iq: Waking dependents of completed instruction.
 861500: system.cpu.iew: Sending instructions to commit, [sn:329] PC (0x14520=>0x14524).(0=>1).
 861500: system.cpu.iq: Waking dependents of completed instruction.
 861500: system.cpu.iq: Completing mem instruction PC: (0x14520=>0x14524).(0=>1) [sn:329]
 861500: system.cpu.memDep0: Completed mem instruction PC (0x14520=>0x14524).(0=>1) [sn:329].
 861500: memdepentry: Memory dependency entry deleted.  memdep_count=9 (0x14520=>0x14524).(0=>1)
 861500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 861500: system.cpu.iq: Thread 0: Issuing instruction PC (0x1452c=>0x14530).(0=>1) [sn:332]
 861500: system.cpu.memDep0: Issuing instruction PC 0x1452c [sn:332].
 861500: system.cpu.iew: Processing [tid:0]
 861500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 7
 861500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 5
 861500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 861500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 5
 861500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 7
 861500: system.cpu.iew: IQ has 42 free entries (Can schedule: 1).  LQ has 9 free entries. SQ has 11 free entries.
 861500: system.cpu.iew: Activity this cycle.
 861500: system.cpu.commit: Getting instructions from Rename stage.
 861500: system.cpu.commit: Inserting PC (0x14530=>0x14534).(0=>1) [sn:333] [tid:0] into ROB.
 861500: system.cpu.rob: Adding inst PC (0x14530=>0x14534).(0=>1) to the ROB.
 861500: system.cpu.rob: [tid:0] Now has 14 instructions.
 861500: system.cpu.commit: Inserting PC (0x14534=>0x14538).(0=>1) [sn:334] [tid:0] into ROB.
 861500: system.cpu.rob: Adding inst PC (0x14534=>0x14538).(0=>1) to the ROB.
 861500: system.cpu.rob: [tid:0] Now has 15 instructions.
 861500: system.cpu.commit: Inserting PC (0x14538=>0x1453c).(0=>1) [sn:335] [tid:0] into ROB.
 861500: system.cpu.rob: Adding inst PC (0x14538=>0x1453c).(0=>1) to the ROB.
 861500: system.cpu.rob: [tid:0] Now has 16 instructions.
 861500: system.cpu.commit: Trying to commit instructions in the ROB.
 861500: system.cpu.commit: Trying to commit head instruction, [sn:320] [tid:0]
 861500: system.cpu.commit: Committing instruction with [sn:320] PC (0x14500=>0x14504).(0=>1)
 861500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14500=>0x14504).(0=>1), [sn:320]
 861500: system.cpu: Removing committed instruction [tid:0] PC (0x14500=>0x14504).(0=>1) [sn:320]
 861500: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:320]
 861500: system.cpu.commit: Trying to commit head instruction, [sn:321] [tid:0]
 861500: system.cpu.commit: Committing instruction with [sn:321] PC (0x14500=>0x14504).(1=>2)
 861500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14500=>0x14504).(1=>2), [sn:321]
 861500: system.cpu: Removing committed instruction [tid:0] PC (0x14500=>0x14504).(1=>2) [sn:321]
 861500: system.cpu.commit: Instruction is committed successfully. num_committed: 2. [sn:321]
 861500: system.cpu.commit: [tid:0]: Marking PC (0x1450c=>0x14510).(0=>1), [sn:324] ready within ROB.
 861500: system.cpu.commit: [tid:0]: Marking PC (0x14504=>0x14508).(0=>1), [sn:322] ready within ROB.
 861500: system.cpu.commit: [tid:0]: Instruction [sn:322] PC (0x14504=>0x14508).(0=>1) is head of ROB and ready to commit
 861500: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
 861500: system.cpu.commit: Activity This Cycle.
 861500: system.cpu: Activity: 13
 861500: system.cpu: Removing instruction, [tid:0] [sn:320] PC (0x14500=>0x14504).(0=>1)
 861500: system.cpu: Removing instruction, [tid:0] [sn:321] PC (0x14500=>0x14504).(1=>2)
 861500: system.cpu: Scheduling next tick!
 861500: system.cpu.iq: Processing FU completion [sn:331]
 861500: system.cpu: CPU already running.
 861500: system.cpu.iq: Processing FU completion [sn:327]
 861500: system.cpu: CPU already running.
 862000: system.cpu.iew.lsq.thread0: Writeback event [sn:326].
 862000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:326].
 862000: system.cpu: CPU already running.
 862000: global: RegFile: Access to cc register 325, has data 0
 862000: global: RegFile: Access to cc register 325, has data 0
 862000: global: RegFile: Access to cc register 325, has data 0
 862000: global: RegFile: Setting int register 82 to 0x83fdc
 862000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 862000: system.cpu.iew: Activity this cycle.
 862000: system.cpu: Activity: 14
 862000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 862000: system.cpu.fetch: Running stage.
 862000: system.cpu.fetch: Attempting to fetch from [tid:0]
 862000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 862000: global: DynInst: [sn:348] Instruction created. Instcount for system.cpu = 69
 862000: system.cpu.fetch: [tid:0]: Instruction PC 0x1456c (0) created [sn:348].
 862000: system.cpu.fetch: [tid:0]: Instruction is:   movne   r2, #1
 862000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 862000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14570=>0x14574).(0=>1).
 862000: system.cpu.fetch: [tid:0] Fetching cache line 0x14570 for addr 0x14570
 862000: system.cpu: CPU already running.
 862000: system.cpu.fetch: Fetch: Doing instruction read.
 862000: system.cpu.fetch: [tid:0]: Doing Icache access.
 862000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 862000: system.cpu.fetch: Deactivating stage.
 862000: system.cpu: Activity: 13
 862000: system.cpu.fetch: [tid:0][sn:348]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 862000: system.cpu.fetch: Activity this cycle.
 862000: system.cpu.decode: Processing [tid:0]
 862000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 862000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 862000: system.cpu.decode: [tid:0]: Processing instruction [sn:341] with PC (0x14550=>0x14554).(0=>1)
 862000: system.cpu.decode: [tid:0]: Processing instruction [sn:342] with PC (0x14554=>0x14558).(0=>1)
 862000: system.cpu.decode: [tid:0]: Processing instruction [sn:343] with PC (0x14558=>0x1455c).(0=>1)
 862000: system.cpu.decode: Activity this cycle.
 862000: system.cpu.rename: Processing [tid:0]
 862000: system.cpu.rename: [tid:0]: Free IQ: 42, Free ROB: 26, Free LQ: 9, Free SQ: 11
 862000: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 862000: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 4, dispatched Insts: 3
 862000: system.cpu.rename: [tid:0]: 25 rob free
 862000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 42, instsInProgress: 4, dispatched Insts: 3
 862000: system.cpu.rename: [tid:0]: 41 iq free
 862000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 9, loadsInProgress: 2, loads dispatchedToLQ: 1
 862000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 862000: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 4, dispatched Insts: 3
 862000: system.cpu.rename: [tid:0]: 25 rob free
 862000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 42, instsInProgress: 4, dispatched Insts: 3
 862000: system.cpu.rename: [tid:0]: 41 iq free
 862000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 862000: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 862000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 862000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 11, storesInProgress: 2, stores dispatchedToSQ: 2
 862000: system.cpu.rename: [tid:0]: Processing instruction [sn:337] with PC (0x14540=>0x14544).(0=>1).
 862000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2 (flattened 2), got phys reg 87
 862000: system.cpu.rename: [tid:0]: Register 87 is not ready.
 862000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 862000: system.cpu.rename: [tid:0]: Register 960 is ready.
 862000: global: [sn:337] has 1 ready out of 6 sources. RTI 0)
 862000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 862000: system.cpu.rename: [tid:0]: Register 325 is ready.
 862000: global: [sn:337] has 2 ready out of 6 sources. RTI 0)
 862000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 862000: system.cpu.rename: [tid:0]: Register 325 is ready.
 862000: global: [sn:337] has 3 ready out of 6 sources. RTI 0)
 862000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 862000: system.cpu.rename: [tid:0]: Register 325 is ready.
 862000: global: [sn:337] has 4 ready out of 6 sources. RTI 0)
 862000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 10 (flattened 10), got phys reg 93
 862000: system.cpu.rename: [tid:0]: Register 93 is ready.
 862000: global: [sn:337] has 5 ready out of 6 sources. RTI 0)
 862000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 862000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 11, storesInProgress: 3, stores dispatchedToSQ: 2
 862000: system.cpu.rename: [tid:0]: Processing instruction [sn:338] with PC (0x14544=>0x14548).(0=>1).
 862000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 89
 862000: system.cpu.rename: [tid:0]: Register 89 is not ready.
 862000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 862000: system.cpu.rename: [tid:0]: Register 960 is ready.
 862000: global: [sn:338] has 1 ready out of 6 sources. RTI 0)
 862000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 862000: system.cpu.rename: [tid:0]: Register 325 is ready.
 862000: global: [sn:338] has 2 ready out of 6 sources. RTI 0)
 862000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 862000: system.cpu.rename: [tid:0]: Register 325 is ready.
 862000: global: [sn:338] has 3 ready out of 6 sources. RTI 0)
 862000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 862000: system.cpu.rename: [tid:0]: Register 325 is ready.
 862000: global: [sn:338] has 4 ready out of 6 sources. RTI 0)
 862000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 8 (flattened 8), got phys reg 118
 862000: system.cpu.rename: [tid:0]: Register 118 is ready.
 862000: global: [sn:338] has 5 ready out of 6 sources. RTI 0)
 862000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 862000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 9, loadsInProgress: 2, loads dispatchedToLQ: 1
 862000: system.cpu.rename: [tid:0]: Processing instruction [sn:339] with PC (0x14548=>0x1454c).(0=>1).
 862000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 62
 862000: system.cpu.rename: [tid:0]: Register 62 is ready.
 862000: global: [sn:339] has 1 ready out of 5 sources. RTI 0)
 862000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 862000: system.cpu.rename: [tid:0]: Register 960 is ready.
 862000: global: [sn:339] has 2 ready out of 5 sources. RTI 0)
 862000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 862000: system.cpu.rename: [tid:0]: Register 325 is ready.
 862000: global: [sn:339] has 3 ready out of 5 sources. RTI 0)
 862000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 862000: system.cpu.rename: [tid:0]: Register 325 is ready.
 862000: global: [sn:339] has 4 ready out of 5 sources. RTI 0)
 862000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 862000: system.cpu.rename: [tid:0]: Register 325 is ready.
 862000: global: [sn:339] has 5 ready out of 5 sources. RTI 0)
 862000: global: Renamed reg 2 to physical reg 9 old mapping was 87
 862000: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 9.
 862000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=16), [sn:339].
 862000: system.cpu.rename: Activity this cycle.
 862000: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=16), until [sn:321].
 862000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 68, [sn:320].
 862000: system.cpu.freelist: Freeing register 68.
 862000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 45, [sn:321].
 862000: system.cpu.freelist: Freeing register 45.
 862000: system.cpu.iew: Issue: Processing [tid:0]
 862000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 862000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1453c=>0x14540).(0=>1) [sn:336] [tid:0] to IQ.
 862000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:336]
 862000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 862000: system.cpu.iew.lsq.thread0: Inserting load PC (0x1453c=>0x14540).(0=>1), idx:15 [sn:336]
 862000: system.cpu.iq: Adding instruction [sn:336] PC (0x1453c=>0x14540).(0=>1) to the IQ.
 862000: memdepentry: Memory dependency entry created.  memdep_count=10 (0x1453c=>0x14540).(0=>1)
 862000: global: Inst 0x1453c with index 335 had no SSID
 862000: system.cpu.memDep0: No dependency for inst PC (0x1453c=>0x14540).(0=>1) [sn:336].
 862000: system.cpu.memDep0: Adding instruction [sn:336] to the ready list.
 862000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1453c=>0x14540).(0=>1) opclass:32 [sn:336].
 862000: system.cpu.iew: Execute: Executing instructions from IQ.
 862000: system.cpu.iew: Execute: Processing PC (0x14528=>0x1452c).(0=>1), [tid:0] [sn:331].
 862000: system.cpu.iew: Execute: Calculating address for memory reference.
 862000: system.cpu.iew.lsq.thread0: Executing load PC (0x14528=>0x1452c).(0=>1), [sn:331]
 862000: global: RegFile: Access to cc register 325, has data 0
 862000: global: RegFile: Access to cc register 325, has data 0
 862000: global: RegFile: Access to cc register 325, has data 0
 862000: system.cpu.iew.lsq.thread0: Read called, load idx: 12, store idx: 13, storeHead: 10 addr: 0xc688
 862000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:331] PC (0x14528=>0x1452c).(0=>1)
 862000: system.cpu.iew: Execute: Executing instructions from IQ.
 862000: system.cpu.iew: Execute: Processing PC (0x14518=>0x1451c).(0=>1), [tid:0] [sn:327].
 862000: system.cpu.iew: Execute: Calculating address for memory reference.
 862000: system.cpu.iew.lsq.thread0: Executing store PC (0x14518=>0x1451c).(0=>1) [sn:327]
 862000: global: RegFile: Access to int register 73, has data 0x85f24
 862000: global: RegFile: Access to cc register 325, has data 0
 862000: global: RegFile: Access to cc register 325, has data 0
 862000: global: RegFile: Access to cc register 325, has data 0
 862000: global: RegFile: Access to int register 47, has data 0x1
 862000: system.cpu.iew.lsq.thread0: Doing write to store idx 10, addr 0x76f24 | storeHead:10 [sn:327]
 862000: system.cpu.iew: Store instruction is fault. [sn:327]
 862000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1, wbActual:1
 862000: system.cpu.iew: Activity this cycle.
 862000: system.cpu.iew: Sending instructions to commit, [sn:326] PC (0x14514=>0x14518).(0=>1).
 862000: system.cpu.iew: Setting Destination Register 82
 862000: system.cpu.scoreboard: Setting reg 82 as ready
 862000: system.cpu.iq: Waking dependents of completed instruction.
 862000: system.cpu.iq: Completing mem instruction PC: (0x14514=>0x14518).(0=>1) [sn:326]
 862000: system.cpu.memDep0: Completed mem instruction PC (0x14514=>0x14518).(0=>1) [sn:326].
 862000: memdepentry: Memory dependency entry deleted.  memdep_count=9 (0x14514=>0x14518).(0=>1)
 862000: system.cpu.iq: Waking any dependents on register 82.
 862000: system.cpu.iq: Waking up a dependent instruction, [sn:330] PC (0x14524=>0x14528).(0=>1).
 862000: global: [sn:330] has 5 ready out of 6 sources. RTI 0)
 862000: system.cpu.iew: Sending instructions to commit, [sn:327] PC (0x14518=>0x1451c).(0=>1).
 862000: system.cpu.iq: Waking dependents of completed instruction.
 862000: system.cpu.iq: Completing mem instruction PC: (0x14518=>0x1451c).(0=>1) [sn:327]
 862000: system.cpu.memDep0: Completed mem instruction PC (0x14518=>0x1451c).(0=>1) [sn:327].
 862000: memdepentry: Memory dependency entry deleted.  memdep_count=8 (0x14518=>0x1451c).(0=>1)
 862000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 862000: system.cpu.iq: Thread 0: Issuing instruction PC (0x14538=>0x1453c).(0=>1) [sn:335]
 862000: system.cpu.memDep0: Issuing instruction PC 0x14538 [sn:335].
 862000: system.cpu.iew: Processing [tid:0]
 862000: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x14500=>0x14504).(0=>1)
 862000: system.cpu.iq: [tid:0]: Committing instructions older than [sn:321]
 862000: global: DynInst: [sn:321] Instruction destroyed. Instcount for system.cpu = 68
 862000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 7
 862000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 5
 862000: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 862000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 5
 862000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 7
 862000: system.cpu.iew: IQ has 43 free entries (Can schedule: 1).  LQ has 9 free entries. SQ has 11 free entries.
 862000: system.cpu.iew: Activity this cycle.
 862000: system.cpu.commit: [tid:0]: Squashing due to branch mispred PC:0x14508 [sn:323]
 862000: system.cpu.commit: [tid:0]: Redirecting to PC 0x14468
 862000: system.cpu.rob: Starting to squash within the ROB.
 862000: system.cpu.rob: [tid:0]: Squashing instructions until [sn:323].
 862000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14538=>0x1453c).(0=>1), seq num 335.
 862000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14534=>0x14538).(0=>1), seq num 334.
 862000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14530=>0x14534).(0=>1), seq num 333.
 862000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x1452c=>0x14530).(0=>1), seq num 332.
 862000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14528=>0x1452c).(0=>1), seq num 331.
 862000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14524=>0x14528).(0=>1), seq num 330.
 862000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14520=>0x14524).(0=>1), seq num 329.
 862000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x1451c=>0x14520).(0=>1), seq num 328.
 862000: system.cpu.commit: [tid:0]: Marking PC (0x14508=>0x14464).(0=>1), [sn:323] ready within ROB.
 862000: system.cpu.commit: [tid:0]: Instruction [sn:322] PC (0x14504=>0x14508).(0=>1) is head of ROB and ready to commit
 862000: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
 862000: system.cpu.commit: Activity This Cycle.
 862000: system.cpu: Activity: 12
 862000: system.cpu: Scheduling next tick!
 862000: system.cpu.iq: Processing FU completion [sn:332]
 862000: system.cpu: CPU already running.
 862500: system.cpu.icache_port: Fetch unit received timing
 862500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 862500: system.cpu: CPU already running.
 862500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 862500: system.cpu.fetch: Activating stage.
 862500: system.cpu: Activity: 13
 862500: system.cpu.iew.lsq.thread0: Writeback event [sn:328].
 862500: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:328].
 862500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 862500: system.cpu.fetch: [tid:0]: Squashing instructions due to squash from commit.
 862500: system.cpu.fetch: [tid:0]: Squash from commit.
 862500: system.cpu.fetch: [tid:0]: Squashing, setting PC to: (0x14464=>0x14468).(0=>1).
 862500: system.cpu: Thread 0: Deleting instructions from instruction list.
 862500: system.cpu: ROB is not empty, squashing insts not in ROB.
 862500: system.cpu: Squashing instruction, [tid:0] [sn:348] PC (0x1456c=>0x14570).(0=>1)
 862500: system.cpu: Squashing instruction, [tid:0] [sn:347] PC (0x14568=>0x1456c).(0=>1)
 862500: system.cpu: Squashing instruction, [tid:0] [sn:346] PC (0x14564=>0x14568).(0=>1)
 862500: system.cpu: Squashing instruction, [tid:0] [sn:345] PC (0x14560=>0x14564).(0=>1)
 862500: system.cpu: Squashing instruction, [tid:0] [sn:344] PC (0x1455c=>0x14560).(0=>1)
 862500: system.cpu: Squashing instruction, [tid:0] [sn:343] PC (0x14558=>0x1455c).(0=>1)
 862500: system.cpu: Squashing instruction, [tid:0] [sn:342] PC (0x14554=>0x14558).(0=>1)
 862500: system.cpu: Squashing instruction, [tid:0] [sn:341] PC (0x14550=>0x14554).(0=>1)
 862500: system.cpu: Squashing instruction, [tid:0] [sn:340] PC (0x1454c=>0x14550).(0=>1)
 862500: system.cpu: Squashing instruction, [tid:0] [sn:339] PC (0x14548=>0x1454c).(0=>1)
 862500: system.cpu: Squashing instruction, [tid:0] [sn:338] PC (0x14544=>0x14548).(0=>1)
 862500: system.cpu: Squashing instruction, [tid:0] [sn:337] PC (0x14540=>0x14544).(0=>1)
 862500: system.cpu: Squashing instruction, [tid:0] [sn:336] PC (0x1453c=>0x14540).(0=>1)
 862500: system.cpu.fetch: Running stage.
 862500: system.cpu.fetch: There are no more threads available to fetch from.
 862500: system.cpu.fetch: [tid:0]: Fetch is squashing!
 862500: system.cpu.decode: Processing [tid:0]
 862500: system.cpu.decode: [tid:0]: Squashing instructions due to squash from commit.
 862500: system.cpu.decode: [tid:0]: Squashing.
 862500: system.cpu.rename: Processing [tid:0]
 862500: system.cpu.rename: [tid:0]: Free IQ: 43, Free ROB: 26, Free LQ: 9, Free SQ: 11
 862500: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 862500: system.cpu.rename: [tid:0]: Squashing instructions due to squash from commit.
 862500: system.cpu.rename: [tid:0]: Squashing instructions.
 862500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 339.
 862500: system.cpu.freelist: Freeing register 9.
 862500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 336.
 862500: system.cpu.freelist: Freeing register 89.
 862500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 335.
 862500: system.cpu.freelist: Freeing register 87.
 862500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 332.
 862500: system.cpu.freelist: Freeing register 44.
 862500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 331.
 862500: system.cpu.freelist: Freeing register 85.
 862500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 328.
 862500: system.cpu.freelist: Freeing register 72.
 862500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 326.
 862500: system.cpu.freelist: Freeing register 82.
 862500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 325.
 862500: system.cpu.freelist: Freeing register 394.
 862500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 325.
 862500: system.cpu.freelist: Freeing register 393.
 862500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 325.
 862500: system.cpu.freelist: Freeing register 392.
 862500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 324.
 862500: system.cpu.freelist: Freeing register 73.
 862500: system.cpu.rename: Activity this cycle.
 862500: system.cpu: Activity: 14
 862500: system.cpu.iew: Issue: Processing [tid:0]
 862500: system.cpu.iew: [tid:0]: Squashing all instructions.
 862500: system.cpu.iq: [tid:0]: Starting to squash instructions in the IQ.
 862500: system.cpu.iq: [tid:0]: Squashing until sequence number 323!
 862500: system.cpu.iq: [tid:0]: Instruction [sn:336] PC (0x1453c=>0x14540).(0=>1) squashed.
 862500: system.cpu.iq: [tid:0]: Instruction [sn:335] PC (0x14538=>0x1453c).(0=>1) squashed.
 862500: system.cpu.iq: [tid:0]: Instruction [sn:334] PC (0x14534=>0x14538).(0=>1) squashed.
 862500: system.cpu.iq: [tid:0]: Instruction [sn:333] PC (0x14530=>0x14534).(0=>1) squashed.
 862500: system.cpu.iq: [tid:0]: Instruction [sn:332] PC (0x1452c=>0x14530).(0=>1) squashed.
 862500: system.cpu.iq: [tid:0]: Instruction [sn:331] PC (0x14528=>0x1452c).(0=>1) squashed.
 862500: system.cpu.iq: [tid:0]: Instruction [sn:330] PC (0x14524=>0x14528).(0=>1) squashed.
 862500: system.cpu.iq: [tid:0]: Instruction [sn:328] PC (0x1451c=>0x14520).(0=>1) squashed.
 862500: system.cpu.iq: [tid:0]: Instruction [sn:325] PC (0x14510=>0x14514).(0=>1) squashed.
 862500: system.cpu.memDep0: Squashing inst [sn:336]
 862500: memdepentry: Memory dependency entry deleted.  memdep_count=7 (0x1453c=>0x14540).(0=>1)
 862500: system.cpu.memDep0: Squashing inst [sn:335]
 862500: memdepentry: Memory dependency entry deleted.  memdep_count=6 (0x14538=>0x1453c).(0=>1)
 862500: system.cpu.memDep0: Squashing inst [sn:334]
 862500: memdepentry: Memory dependency entry deleted.  memdep_count=5 (0x14534=>0x14538).(0=>1)
 862500: system.cpu.memDep0: Squashing inst [sn:333]
 862500: memdepentry: Memory dependency entry deleted.  memdep_count=4 (0x14530=>0x14534).(0=>1)
 862500: system.cpu.memDep0: Squashing inst [sn:332]
 862500: memdepentry: Memory dependency entry deleted.  memdep_count=3 (0x1452c=>0x14530).(0=>1)
 862500: system.cpu.memDep0: Squashing inst [sn:331]
 862500: memdepentry: Memory dependency entry deleted.  memdep_count=2 (0x14528=>0x1452c).(0=>1)
 862500: system.cpu.memDep0: Squashing inst [sn:330]
 862500: memdepentry: Memory dependency entry deleted.  memdep_count=1 (0x14524=>0x14528).(0=>1)
 862500: system.cpu.memDep0: Squashing inst [sn:328]
 862500: memdepentry: Memory dependency entry deleted.  memdep_count=0 (0x1451c=>0x14520).(0=>1)
 862500: global: StoreSet: Squashing until inum 323
 862500: system.cpu.iew.lsq.thread0: Squashing until [sn:323]!(Loads:7 Stores:5)
 862500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x1453c=>0x14540).(0=>1) squashed, [sn:336]
 862500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x14538=>0x1453c).(0=>1) squashed, [sn:335]
 862500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x1452c=>0x14530).(0=>1) squashed, [sn:332]
 862500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x14528=>0x1452c).(0=>1) squashed, [sn:331]
 862500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x1451c=>0x14520).(0=>1) squashed, [sn:328]
 862500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x14514=>0x14518).(0=>1) squashed, [sn:326]
 862500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x1450c=>0x14510).(0=>1) squashed, [sn:324]
 862500: system.cpu.iew.lsq.thread0: Store Instruction PC (0x14534=>0x14538).(0=>1) squashed, idx:14 [sn:334]
 862500: system.cpu.iew.lsq.thread0: Store Instruction PC (0x14530=>0x14534).(0=>1) squashed, idx:13 [sn:333]
 862500: system.cpu.iew.lsq.thread0: Store Instruction PC (0x14524=>0x14528).(0=>1) squashed, idx:12 [sn:330]
 862500: system.cpu.iew.lsq.thread0: Store Instruction PC (0x14520=>0x14524).(0=>1) squashed, idx:11 [sn:329]
 862500: system.cpu.iew.lsq.thread0: Store Instruction PC (0x14518=>0x1451c).(0=>1) squashed, idx:10 [sn:327]
 862500: system.cpu.iew: [tid:0]: Removing skidbuffer instructions until [sn:323].
 862500: system.cpu.iew: [tid:0]: Removing incoming rename instructions
 862500: system.cpu.iew: Execute: Executing instructions from IQ.
 862500: system.cpu.iew: Execute: Processing PC (0x1452c=>0x14530).(0=>1), [tid:0] [sn:332].
 862500: system.cpu.iew: Execute: Instruction was squashed. PC: (0x1452c=>0x14530).(0=>1), [tid:0] [sn:332]
 862500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 862500: system.cpu.iq: Not able to schedule any instructions.
 862500: system.cpu.iew: Processing [tid:0]
 862500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 862500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 862500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 862500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 862500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 862500: system.cpu.iew: IQ has 52 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 862500: system.cpu.iew: IEW switching to idle
 862500: system.cpu.iew: Deactivating stage.
 862500: system.cpu: Activity: 13
 862500: system.cpu.iew: Activity this cycle.
 862500: system.cpu.commit: [tid:0]: Still Squashing, cannot commit any insts this cycle.
 862500: system.cpu.rob: [tid:0]: Squashing instructions until [sn:323].
 862500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14518=>0x1451c).(0=>1), seq num 327.
 862500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14514=>0x14518).(0=>1), seq num 326.
 862500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14510=>0x14514).(0=>1), seq num 325.
 862500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x1450c=>0x14510).(0=>1), seq num 324.
 862500: system.cpu.rob: [tid:0]: Done squashing instructions.
 862500: system.cpu.commit: [tid:0]: Instruction [sn:322] PC (0x14504=>0x14508).(0=>1) is head of ROB and ready to commit
 862500: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
 862500: system.cpu.commit: Activity This Cycle.
 862500: system.cpu: Activity: 12
 862500: system.cpu: Removing instruction, [tid:0] [sn:348] PC (0x1456c=>0x14570).(0=>1)
 862500: system.cpu: Removing instruction, [tid:0] [sn:347] PC (0x14568=>0x1456c).(0=>1)
 862500: system.cpu: Removing instruction, [tid:0] [sn:346] PC (0x14564=>0x14568).(0=>1)
 862500: system.cpu: Removing instruction, [tid:0] [sn:345] PC (0x14560=>0x14564).(0=>1)
 862500: system.cpu: Removing instruction, [tid:0] [sn:344] PC (0x1455c=>0x14560).(0=>1)
 862500: system.cpu: Removing instruction, [tid:0] [sn:343] PC (0x14558=>0x1455c).(0=>1)
 862500: system.cpu: Removing instruction, [tid:0] [sn:342] PC (0x14554=>0x14558).(0=>1)
 862500: system.cpu: Removing instruction, [tid:0] [sn:341] PC (0x14550=>0x14554).(0=>1)
 862500: system.cpu: Removing instruction, [tid:0] [sn:340] PC (0x1454c=>0x14550).(0=>1)
 862500: system.cpu: Removing instruction, [tid:0] [sn:339] PC (0x14548=>0x1454c).(0=>1)
 862500: system.cpu: Removing instruction, [tid:0] [sn:338] PC (0x14544=>0x14548).(0=>1)
 862500: system.cpu: Removing instruction, [tid:0] [sn:337] PC (0x14540=>0x14544).(0=>1)
 862500: system.cpu: Removing instruction, [tid:0] [sn:336] PC (0x1453c=>0x14540).(0=>1)
 862500: system.cpu: Scheduling next tick!
 862500: system.cpu.iq: Processing FU completion [sn:335]
 862500: system.cpu: CPU already running.
 863000: system.cpu.iew.lsq.thread0: Writeback event [sn:331].
 863000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:331].
 863000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 863000: system.cpu.fetch: [tid:0]: Done squashing, switching to running.
 863000: system.cpu.fetch: Running stage.
 863000: system.cpu.fetch: Attempting to fetch from [tid:0]
 863000: system.cpu.fetch: [tid:0]: Attempting to translate and read instruction, starting at PC (0x14464=>0x14468).(0=>1).
 863000: system.cpu.fetch: [tid:0] Fetching cache line 0x14460 for addr 0x14464
 863000: system.cpu: CPU already running.
 863000: system.cpu.fetch: Fetch: Doing instruction read.
 863000: system.cpu.fetch: [tid:0]: Doing Icache access.
 863000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 863000: system.cpu.fetch: Deactivating stage.
 863000: system.cpu: Activity: 11
 863000: system.cpu.decode: Processing [tid:0]
 863000: system.cpu.decode: [tid:0]: Done squashing, switching to running.
 863000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 863000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 863000: system.cpu.decode: [tid:0]: Processing instruction [sn:345] with PC (0x14560=>0x14564).(0=>1)
 863000: system.cpu.decode: [tid:0]: Instruction 345 with PC (0x14560=>0x14564).(0=>1) is squashed, skipping.
 863000: system.cpu.decode: [tid:0]: Processing instruction [sn:346] with PC (0x14564=>0x14568).(0=>1)
 863000: system.cpu.decode: [tid:0]: Instruction 346 with PC (0x14564=>0x14568).(0=>1) is squashed, skipping.
 863000: system.cpu.decode: [tid:0]: Processing instruction [sn:347] with PC (0x14568=>0x1456c).(0=>1)
 863000: system.cpu.decode: [tid:0]: Instruction 347 with PC (0x14568=>0x1456c).(0=>1) is squashed, skipping.
 863000: system.cpu.rename: Processing [tid:0]
 863000: system.cpu.rename: [tid:0]: Free IQ: 52, Free ROB: 26, Free LQ: 16, Free SQ: 16
 863000: system.cpu.rename: [tid:0]: 3 instructions not yet in ROB
 863000: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 3, dispatched Insts: 3
 863000: system.cpu.rename: [tid:0]: 26 rob free
 863000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 52, instsInProgress: 3, dispatched Insts: 3
 863000: system.cpu.rename: [tid:0]: 52 iq free
 863000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 1
 863000: system.cpu.rename: [tid:0]: Done squashing, switching to running.
 863000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 863000: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 3, dispatched Insts: 3
 863000: system.cpu.rename: [tid:0]: 26 rob free
 863000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 52, instsInProgress: 3, dispatched Insts: 3
 863000: system.cpu.rename: [tid:0]: 52 iq free
 863000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 863000: system.cpu.rename: [tid:0]: 3 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 863000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 863000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 16, storesInProgress: 2, stores dispatchedToSQ: 2
 863000: system.cpu.rename: [tid:0]: instruction 341 with PC (0x14550=>0x14554).(0=>1) is squashed, skipping.
 863000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 863000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 16, storesInProgress: 2, stores dispatchedToSQ: 2
 863000: system.cpu.rename: [tid:0]: instruction 342 with PC (0x14554=>0x14558).(0=>1) is squashed, skipping.
 863000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 863000: system.cpu.rename: [tid:0]: instruction 343 with PC (0x14558=>0x1455c).(0=>1) is squashed, skipping.
 863000: system.cpu.iew: Issue: Processing [tid:0]
 863000: system.cpu.iew: [tid:0]: ROB is still squashing.
 863000: system.cpu.iew: [tid:0]: Removing incoming rename instructions
 863000: system.cpu.iew: [tid:0]: Stall from Commit stage detected.
 863000: system.cpu.iew: [tid:0]: Blocking.
 863000: system.cpu.iew: Execute: Executing instructions from IQ.
 863000: system.cpu.iew: Execute: Processing PC (0x14538=>0x1453c).(0=>1), [tid:0] [sn:335].
 863000: system.cpu.iew: Execute: Instruction was squashed. PC: (0x14538=>0x1453c).(0=>1), [tid:0] [sn:335]
 863000: system.cpu: Activity: 12
 863000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 863000: system.cpu.iq: Not able to schedule any instructions.
 863000: system.cpu.iew: Processing [tid:0]
 863000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 863000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 863000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 863000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 863000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 863000: system.cpu.iew: IQ has 52 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 863000: system.cpu.iew: Activity this cycle.
 863000: system.cpu.commit: Getting instructions from Rename stage.
 863000: system.cpu.commit: Trying to commit instructions in the ROB.
 863000: system.cpu.commit: Trying to commit head instruction, [sn:322] [tid:0]
 863000: system.cpu.commit: Committing instruction with [sn:322] PC (0x14504=>0x14508).(0=>1)
 863000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14504=>0x14508).(0=>1), [sn:322]
 863000: system.cpu: Removing committed instruction [tid:0] PC (0x14504=>0x14508).(0=>1) [sn:322]
 863000: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:322]
 863000: system.cpu.commit: Trying to commit head instruction, [sn:323] [tid:0]
 863000: system.cpu.commit: Committing instruction with [sn:323] PC (0x14508=>0x14464).(0=>1)
 863000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14508=>0x14464).(0=>1), [sn:323]
 863000: system.cpu: Removing committed instruction [tid:0] PC (0x14508=>0x14464).(0=>1) [sn:323]
 863000: system.cpu.commit: Instruction is committed successfully. num_committed: 2. [sn:323]
 863000: system.cpu.commit: Trying to commit head instruction, [sn:324] [tid:0]
 863000: system.cpu.commit: Retiring squashed instruction from ROB.
 863000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1450c=>0x14510).(0=>1), [sn:324]
 863000: system.cpu: Removing committed instruction [tid:0] PC (0x1450c=>0x14510).(0=>1) [sn:324]
 863000: system.cpu.commit: Trying to commit head instruction, [sn:325] [tid:0]
 863000: system.cpu.commit: Retiring squashed instruction from ROB.
 863000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14510=>0x14514).(0=>1), [sn:325]
 863000: system.cpu: Removing committed instruction [tid:0] PC (0x14510=>0x14514).(0=>1) [sn:325]
 863000: system.cpu.commit: Trying to commit head instruction, [sn:326] [tid:0]
 863000: system.cpu.commit: Retiring squashed instruction from ROB.
 863000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14514=>0x14518).(0=>1), [sn:326]
 863000: system.cpu: Removing committed instruction [tid:0] PC (0x14514=>0x14518).(0=>1) [sn:326]
 863000: system.cpu.commit: Trying to commit head instruction, [sn:327] [tid:0]
 863000: system.cpu.commit: Retiring squashed instruction from ROB.
 863000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14518=>0x1451c).(0=>1), [sn:327]
 863000: system.cpu: Removing committed instruction [tid:0] PC (0x14518=>0x1451c).(0=>1) [sn:327]
 863000: system.cpu.commit: Trying to commit head instruction, [sn:328] [tid:0]
 863000: system.cpu.commit: Retiring squashed instruction from ROB.
 863000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1451c=>0x14520).(0=>1), [sn:328]
 863000: system.cpu: Removing committed instruction [tid:0] PC (0x1451c=>0x14520).(0=>1) [sn:328]
 863000: system.cpu.commit: Trying to commit head instruction, [sn:329] [tid:0]
 863000: system.cpu.commit: Retiring squashed instruction from ROB.
 863000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14520=>0x14524).(0=>1), [sn:329]
 863000: system.cpu: Removing committed instruction [tid:0] PC (0x14520=>0x14524).(0=>1) [sn:329]
 863000: system.cpu.commit: Trying to commit head instruction, [sn:330] [tid:0]
 863000: system.cpu.commit: Retiring squashed instruction from ROB.
 863000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14524=>0x14528).(0=>1), [sn:330]
 863000: system.cpu: Removing committed instruction [tid:0] PC (0x14524=>0x14528).(0=>1) [sn:330]
 863000: system.cpu.commit: Trying to commit head instruction, [sn:331] [tid:0]
 863000: system.cpu.commit: Retiring squashed instruction from ROB.
 863000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14528=>0x1452c).(0=>1), [sn:331]
 863000: system.cpu: Removing committed instruction [tid:0] PC (0x14528=>0x1452c).(0=>1) [sn:331]
 863000: system.cpu.commit: Trying to commit head instruction, [sn:332] [tid:0]
 863000: system.cpu.commit: Retiring squashed instruction from ROB.
 863000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1452c=>0x14530).(0=>1), [sn:332]
 863000: system.cpu: Removing committed instruction [tid:0] PC (0x1452c=>0x14530).(0=>1) [sn:332]
 863000: system.cpu.commit: Trying to commit head instruction, [sn:333] [tid:0]
 863000: system.cpu.commit: Retiring squashed instruction from ROB.
 863000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14530=>0x14534).(0=>1), [sn:333]
 863000: system.cpu: Removing committed instruction [tid:0] PC (0x14530=>0x14534).(0=>1) [sn:333]
 863000: system.cpu.commit: Trying to commit head instruction, [sn:334] [tid:0]
 863000: system.cpu.commit: Retiring squashed instruction from ROB.
 863000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14534=>0x14538).(0=>1), [sn:334]
 863000: system.cpu: Removing committed instruction [tid:0] PC (0x14534=>0x14538).(0=>1) [sn:334]
 863000: system.cpu.commit: Trying to commit head instruction, [sn:335] [tid:0]
 863000: system.cpu.commit: Retiring squashed instruction from ROB.
 863000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14538=>0x1453c).(0=>1), [sn:335]
 863000: system.cpu: Removing committed instruction [tid:0] PC (0x14538=>0x1453c).(0=>1) [sn:335]
 863000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 863000: system.cpu.commit: Activity This Cycle.
 863000: system.cpu.commit: Deactivating stage.
 863000: system.cpu: Activity: 11
 863000: global: DynInst: [sn:320] Instruction destroyed. Instcount for system.cpu = 67
 863000: system.cpu: Activity: 10
 863000: system.cpu: Removing instruction, [tid:0] [sn:322] PC (0x14504=>0x14508).(0=>1)
 863000: system.cpu: Removing instruction, [tid:0] [sn:323] PC (0x14508=>0x14464).(0=>1)
 863000: system.cpu: Removing instruction, [tid:0] [sn:324] PC (0x1450c=>0x14510).(0=>1)
 863000: system.cpu: Removing instruction, [tid:0] [sn:325] PC (0x14510=>0x14514).(0=>1)
 863000: global: DynInst: [sn:325] Instruction destroyed. Instcount for system.cpu = 66
 863000: system.cpu: Removing instruction, [tid:0] [sn:326] PC (0x14514=>0x14518).(0=>1)
 863000: system.cpu: Removing instruction, [tid:0] [sn:327] PC (0x14518=>0x1451c).(0=>1)
 863000: system.cpu: Removing instruction, [tid:0] [sn:328] PC (0x1451c=>0x14520).(0=>1)
 863000: system.cpu: Removing instruction, [tid:0] [sn:329] PC (0x14520=>0x14524).(0=>1)
 863000: system.cpu: Removing instruction, [tid:0] [sn:330] PC (0x14524=>0x14528).(0=>1)
 863000: global: DynInst: [sn:330] Instruction destroyed. Instcount for system.cpu = 65
 863000: system.cpu: Removing instruction, [tid:0] [sn:331] PC (0x14528=>0x1452c).(0=>1)
 863000: system.cpu: Removing instruction, [tid:0] [sn:332] PC (0x1452c=>0x14530).(0=>1)
 863000: system.cpu: Removing instruction, [tid:0] [sn:333] PC (0x14530=>0x14534).(0=>1)
 863000: system.cpu: Removing instruction, [tid:0] [sn:334] PC (0x14534=>0x14538).(0=>1)
 863000: system.cpu: Removing instruction, [tid:0] [sn:335] PC (0x14538=>0x1453c).(0=>1)
 863000: system.cpu: Scheduling next tick!
 863500: system.cpu.icache_port: Fetch unit received timing
 863500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 863500: system.cpu: CPU already running.
 863500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 863500: system.cpu.fetch: Activating stage.
 863500: system.cpu: Activity: 11
 863500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 863500: system.cpu.fetch: Running stage.
 863500: system.cpu.fetch: Attempting to fetch from [tid:0]
 863500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 863500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 863500: global: DynInst: [sn:349] Instruction created. Instcount for system.cpu = 66
 863500: system.cpu.fetch: [tid:0]: Instruction PC 0x14464 (0) created [sn:349].
 863500: system.cpu.fetch: [tid:0]: Instruction is:   sub   r3, r3, #3
 863500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 863500: global: DynInst: [sn:350] Instruction created. Instcount for system.cpu = 67
 863500: system.cpu.fetch: [tid:0]: Instruction PC 0x14468 (0) created [sn:350].
 863500: system.cpu.fetch: [tid:0]: Instruction is:   cmps   r3, #30
 863500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 863500: global: DynInst: [sn:351] Instruction created. Instcount for system.cpu = 68
 863500: system.cpu.fetch: [tid:0]: Instruction PC 0x1446c (0) created [sn:351].
 863500: system.cpu.fetch: [tid:0]: Instruction is:   ldrls   pc, [pc, r3 LSL #2]
 863500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 863500: system.cpu.fetch: [tid:0]: [sn:351]:Branch predicted to be not taken.
 863500: system.cpu.fetch: [tid:0]: [sn:351] Branch predicted to go to (0x14470=>0x14474).(0=>1).
 863500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 863500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14470=>0x14474).(0=>1).
 863500: system.cpu.fetch: [tid:0] Fetching cache line 0x14470 for addr 0x14470
 863500: system.cpu: CPU already running.
 863500: system.cpu.fetch: Fetch: Doing instruction read.
 863500: system.cpu.fetch: [tid:0]: Doing Icache access.
 863500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 863500: system.cpu.fetch: Deactivating stage.
 863500: system.cpu: Activity: 10
 863500: system.cpu.fetch: [tid:0][sn:349]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 863500: system.cpu.fetch: [tid:0][sn:350]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 863500: system.cpu.fetch: [tid:0][sn:351]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 863500: system.cpu.fetch: Activity this cycle.
 863500: system.cpu: Activity: 11
 863500: system.cpu.decode: Processing [tid:0]
 863500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 863500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 863500: system.cpu.decode: [tid:0]: Processing instruction [sn:348] with PC (0x1456c=>0x14570).(0=>1)
 863500: system.cpu.decode: [tid:0]: Instruction 348 with PC (0x1456c=>0x14570).(0=>1) is squashed, skipping.
 863500: system.cpu.rename: Processing [tid:0]
 863500: system.cpu.rename: [tid:0]: Free IQ: 52, Free ROB: 40, Free LQ: 16, Free SQ: 16
 863500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 863500: system.cpu.rename: [tid:0]: Stall from IEW stage detected.
 863500: system.cpu.rename: [tid:0]: Blocking.
 863500: system.cpu.rename: Activity this cycle.
 863500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=3), until [sn:323].
 863500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 380, [sn:322].
 863500: system.cpu.freelist: Freeing register 380.
 863500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 381, [sn:322].
 863500: system.cpu.freelist: Freeing register 381.
 863500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 382, [sn:322].
 863500: system.cpu.freelist: Freeing register 382.
 863500: system.cpu.iew: Issue: Processing [tid:0]
 863500: system.cpu.iew: [tid:0]: Done blocking, switching to unblocking.
 863500: system.cpu.iew: [tid:0]: Reading instructions out of the skid buffer 0.
 863500: system.cpu.iew: [tid:0]: Done unblocking.
 863500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 863500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 863500: system.cpu.iq: Not able to schedule any instructions.
 863500: system.cpu.iew: Processing [tid:0]
 863500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:323]
 863500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 863500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 863500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 863500: system.cpu.iew: IQ has 52 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 863500: system.cpu.iew: Activity this cycle.
 863500: system.cpu.commit: Getting instructions from Rename stage.
 863500: system.cpu.commit: Trying to commit instructions in the ROB.
 863500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 863500: global: DynInst: [sn:344] Instruction destroyed. Instcount for system.cpu = 67
 863500: global: DynInst: [sn:334] Instruction destroyed. Instcount for system.cpu = 66
 863500: global: DynInst: [sn:333] Instruction destroyed. Instcount for system.cpu = 65
 863500: global: DynInst: [sn:322] Instruction destroyed. Instcount for system.cpu = 64
 863500: global: DynInst: [sn:324] Instruction destroyed. Instcount for system.cpu = 63
 863500: system.cpu: Activity: 10
 863500: system.cpu: Scheduling next tick!
 864000: system.cpu.icache_port: Fetch unit received timing
 864000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 864000: system.cpu: CPU already running.
 864000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 864000: system.cpu.fetch: Activating stage.
 864000: system.cpu: Activity: 11
 864000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 864000: system.cpu.fetch: Running stage.
 864000: system.cpu.fetch: Attempting to fetch from [tid:0]
 864000: system.cpu.fetch: [tid:0]: Icache miss is complete.
 864000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 864000: global: DynInst: [sn:352] Instruction created. Instcount for system.cpu = 64
 864000: system.cpu.fetch: [tid:0]: Instruction PC 0x14470 (0) created [sn:352].
 864000: system.cpu.fetch: [tid:0]: Instruction is:   b   
 864000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 864000: system.cpu.fetch: [tid:0]: [sn:352]:  Branch predicted to be taken to (0x14500=>0x14504).(0=>1).
 864000: system.cpu.fetch: [tid:0]: [sn:352] Branch predicted to go to (0x14500=>0x14504).(0=>1).
 864000: system.cpu.fetch: Branch detected with PC = (0x14470=>0x14474).(0=>1)
 864000: system.cpu.fetch: [tid:0]: Done fetching, predicted branch instruction encountered.
 864000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14500=>0x14504).(0=>1).
 864000: system.cpu.fetch: [tid:0] Fetching cache line 0x14500 for addr 0x14500
 864000: system.cpu: CPU already running.
 864000: system.cpu.fetch: Fetch: Doing instruction read.
 864000: system.cpu.fetch: [tid:0]: Doing Icache access.
 864000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 864000: system.cpu.fetch: Deactivating stage.
 864000: system.cpu: Activity: 10
 864000: system.cpu.fetch: [tid:0][sn:352]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 864000: system.cpu.fetch: Activity this cycle.
 864000: system.cpu: Activity: 11
 864000: system.cpu.decode: Processing [tid:0]
 864000: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 864000: system.cpu.decode: [tid:0]: Blocking.
 864000: system.cpu.decode: Activity this cycle.
 864000: system.cpu.rename: Processing [tid:0]
 864000: system.cpu.rename: [tid:0]: Free IQ: 52, Free ROB: 40, Free LQ: 16, Free SQ: 16
 864000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 864000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 864000: system.cpu.rename: [tid:0]: 40 rob free
 864000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 52, instsInProgress: 0, dispatched Insts: 0
 864000: system.cpu.rename: [tid:0]: 52 iq free
 864000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 864000: system.cpu.rename: [tid:0]: Done blocking, switching to unblocking.
 864000: system.cpu.rename: [tid:0]: Trying to unblock.
 864000: system.cpu.rename: [tid:0]: Done unblocking.
 864000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 864000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 864000: system.cpu.rename: Activity this cycle.
 864000: system.cpu.iew: Issue: Processing [tid:0]
 864000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 864000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 864000: system.cpu.iq: Not able to schedule any instructions.
 864000: system.cpu.iew: Processing [tid:0]
 864000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 864000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 864000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 864000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 864000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 864000: system.cpu.iew: IQ has 52 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 864000: system.cpu.iew: Activity this cycle.
 864000: system.cpu.commit: Getting instructions from Rename stage.
 864000: system.cpu.commit: Trying to commit instructions in the ROB.
 864000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 864000: global: DynInst: [sn:347] Instruction destroyed. Instcount for system.cpu = 63
 864000: global: DynInst: [sn:346] Instruction destroyed. Instcount for system.cpu = 62
 864000: global: DynInst: [sn:345] Instruction destroyed. Instcount for system.cpu = 61
 864000: global: DynInst: [sn:340] Instruction destroyed. Instcount for system.cpu = 60
 864000: global: DynInst: [sn:329] Instruction destroyed. Instcount for system.cpu = 59
 864000: system.cpu: Activity: 10
 864000: system.cpu: Scheduling next tick!
 864500: system.cpu.icache_port: Fetch unit received timing
 864500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 864500: system.cpu: CPU already running.
 864500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 864500: system.cpu.fetch: Activating stage.
 864500: system.cpu: Activity: 11
 864500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 864500: system.cpu.fetch: Running stage.
 864500: system.cpu.fetch: Attempting to fetch from [tid:0]
 864500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 864500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 864500: global: DynInst: [sn:353] Instruction created. Instcount for system.cpu = 60
 864500: system.cpu.fetch: [tid:0]: Instruction PC 0x14500 (0) created [sn:353].
 864500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [r0] #8
 864500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 864500: global: DynInst: [sn:354] Instruction created. Instcount for system.cpu = 61
 864500: system.cpu.fetch: [tid:0]: Instruction PC 0x14500 (1) created [sn:354].
 864500: system.cpu.fetch: [tid:0]: Instruction is:   addi_uop   r0, r0, #8
 864500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 864500: global: DynInst: [sn:355] Instruction created. Instcount for system.cpu = 62
 864500: system.cpu.fetch: [tid:0]: Instruction PC 0x14504 (0) created [sn:355].
 864500: system.cpu.fetch: [tid:0]: Instruction is:   cmps   r3, #0
 864500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 864500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 864500: system.cpu.fetch: Activity this cycle.
 864500: system.cpu: Activity: 12
 864500: system.cpu.decode: Processing [tid:0]
 864500: system.cpu.decode: [tid:0]: Done blocking, switching to unblocking.
 864500: system.cpu.decode: [tid:0]: Done unblocking.
 864500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 864500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 864500: system.cpu.decode: Activity this cycle.
 864500: system.cpu.rename: Processing [tid:0]
 864500: system.cpu.rename: [tid:0]: Free IQ: 52, Free ROB: 40, Free LQ: 16, Free SQ: 16
 864500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 864500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 864500: system.cpu.rename: [tid:0]: 40 rob free
 864500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 52, instsInProgress: 0, dispatched Insts: 0
 864500: system.cpu.rename: [tid:0]: 52 iq free
 864500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 864500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 864500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 864500: system.cpu.iew: Issue: Processing [tid:0]
 864500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 864500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 864500: system.cpu.iq: Not able to schedule any instructions.
 864500: system.cpu.iew: Processing [tid:0]
 864500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 864500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 864500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 864500: system.cpu.iew: IQ has 52 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 864500: system.cpu.commit: Getting instructions from Rename stage.
 864500: system.cpu.commit: Trying to commit instructions in the ROB.
 864500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 864500: global: DynInst: [sn:323] Instruction destroyed. Instcount for system.cpu = 61
 864500: global: DynInst: [sn:348] Instruction destroyed. Instcount for system.cpu = 60
 864500: global: DynInst: [sn:343] Instruction destroyed. Instcount for system.cpu = 59
 864500: global: DynInst: [sn:342] Instruction destroyed. Instcount for system.cpu = 58
 864500: global: DynInst: [sn:341] Instruction destroyed. Instcount for system.cpu = 57
 864500: global: DynInst: [sn:339] Instruction destroyed. Instcount for system.cpu = 56
 864500: global: DynInst: [sn:338] Instruction destroyed. Instcount for system.cpu = 55
 864500: global: DynInst: [sn:337] Instruction destroyed. Instcount for system.cpu = 54
 864500: global: DynInst: [sn:327] Instruction destroyed. Instcount for system.cpu = 53
 864500: global: DynInst: [sn:326] Instruction destroyed. Instcount for system.cpu = 52
 864500: system.cpu: Activity: 11
 864500: system.cpu: Scheduling next tick!
 865000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 865000: system.cpu.fetch: Running stage.
 865000: system.cpu.fetch: Attempting to fetch from [tid:0]
 865000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 865000: global: DynInst: [sn:356] Instruction created. Instcount for system.cpu = 53
 865000: system.cpu.fetch: [tid:0]: Instruction PC 0x14508 (0) created [sn:356].
 865000: system.cpu.fetch: [tid:0]: Instruction is:   bne   
 865000: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
 865000: system.cpu.fetch: [tid:0]: [sn:356]:Branch predicted to be not taken.
 865000: system.cpu.fetch: [tid:0]: [sn:356] Branch predicted to go to (0x1450c=>0x14510).(0=>1).
 865000: global: DynInst: [sn:357] Instruction created. Instcount for system.cpu = 54
 865000: system.cpu.fetch: [tid:0]: Instruction PC 0x1450c (0) created [sn:357].
 865000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #360]
 865000: system.cpu.fetch: [tid:0]: Fetch queue entry created (5/32).
 865000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14510=>0x14514).(0=>1).
 865000: system.cpu.fetch: [tid:0] Fetching cache line 0x14510 for addr 0x14510
 865000: system.cpu: CPU already running.
 865000: system.cpu.fetch: Fetch: Doing instruction read.
 865000: system.cpu.fetch: [tid:0]: Doing Icache access.
 865000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 865000: system.cpu.fetch: Deactivating stage.
 865000: system.cpu: Activity: 10
 865000: system.cpu.fetch: [tid:0][sn:353]: Sending instruction to decode from fetch queue. Fetch queue size: 5.
 865000: system.cpu.fetch: [tid:0][sn:354]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
 865000: system.cpu.fetch: [tid:0][sn:355]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 865000: system.cpu.fetch: Activity this cycle.
 865000: system.cpu: Activity: 11
 865000: system.cpu.decode: Processing [tid:0]
 865000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 865000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 865000: system.cpu.decode: [tid:0]: Processing instruction [sn:349] with PC (0x14464=>0x14468).(0=>1)
 865000: system.cpu.decode: [tid:0]: Processing instruction [sn:350] with PC (0x14468=>0x1446c).(0=>1)
 865000: system.cpu.decode: [tid:0]: Processing instruction [sn:351] with PC (0x1446c=>0x14470).(0=>1)
 865000: system.cpu.decode: Activity this cycle.
 865000: system.cpu.rename: Processing [tid:0]
 865000: system.cpu.rename: [tid:0]: Free IQ: 52, Free ROB: 40, Free LQ: 16, Free SQ: 16
 865000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 865000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 865000: system.cpu.rename: [tid:0]: 40 rob free
 865000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 52, instsInProgress: 0, dispatched Insts: 0
 865000: system.cpu.rename: [tid:0]: 52 iq free
 865000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 865000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 865000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 865000: system.cpu.iew: Issue: Processing [tid:0]
 865000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 865000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 865000: system.cpu.iq: Not able to schedule any instructions.
 865000: system.cpu.iew: Processing [tid:0]
 865000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 865000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 865000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 865000: system.cpu.iew: IQ has 52 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 865000: system.cpu.commit: Getting instructions from Rename stage.
 865000: system.cpu.commit: Trying to commit instructions in the ROB.
 865000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 865000: system.cpu: Activity: 10
 865000: system.cpu: Scheduling next tick!
 865500: system.cpu.icache_port: Fetch unit received timing
 865500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 865500: system.cpu: CPU already running.
 865500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 865500: system.cpu.fetch: Activating stage.
 865500: system.cpu: Activity: 11
 865500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 865500: system.cpu.fetch: Running stage.
 865500: system.cpu.fetch: Attempting to fetch from [tid:0]
 865500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 865500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 865500: global: DynInst: [sn:358] Instruction created. Instcount for system.cpu = 55
 865500: system.cpu.fetch: [tid:0]: Instruction PC 0x14510 (0) created [sn:358].
 865500: system.cpu.fetch: [tid:0]: Instruction is:   cmps   r2, #15
 865500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 865500: global: DynInst: [sn:359] Instruction created. Instcount for system.cpu = 56
 865500: system.cpu.fetch: [tid:0]: Instruction PC 0x14514 (0) created [sn:359].
 865500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #360]
 865500: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
 865500: global: DynInst: [sn:360] Instruction created. Instcount for system.cpu = 57
 865500: system.cpu.fetch: [tid:0]: Instruction PC 0x14518 (0) created [sn:360].
 865500: system.cpu.fetch: [tid:0]: Instruction is:   str   r5, [r3, #0]
 865500: system.cpu.fetch: [tid:0]: Fetch queue entry created (5/32).
 865500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 865500: system.cpu.fetch: [tid:0][sn:356]: Sending instruction to decode from fetch queue. Fetch queue size: 5.
 865500: system.cpu.fetch: [tid:0][sn:357]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
 865500: system.cpu.fetch: [tid:0][sn:358]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 865500: system.cpu.fetch: Activity this cycle.
 865500: system.cpu: Activity: 12
 865500: system.cpu.decode: Processing [tid:0]
 865500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 865500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 865500: system.cpu.decode: [tid:0]: Processing instruction [sn:352] with PC (0x14470=>0x14474).(0=>1)
 865500: system.cpu.decode: Activity this cycle.
 865500: system.cpu.rename: Processing [tid:0]
 865500: system.cpu.rename: [tid:0]: Free IQ: 52, Free ROB: 40, Free LQ: 16, Free SQ: 16
 865500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 865500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 865500: system.cpu.rename: [tid:0]: 40 rob free
 865500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 52, instsInProgress: 0, dispatched Insts: 0
 865500: system.cpu.rename: [tid:0]: 52 iq free
 865500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 865500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 865500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 865500: system.cpu.iew: Issue: Processing [tid:0]
 865500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 865500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 865500: system.cpu.iq: Not able to schedule any instructions.
 865500: system.cpu.iew: Processing [tid:0]
 865500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 865500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 865500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 865500: system.cpu.iew: IQ has 52 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 865500: system.cpu.commit: Getting instructions from Rename stage.
 865500: system.cpu.commit: Trying to commit instructions in the ROB.
 865500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 865500: system.cpu: Activity: 11
 865500: system.cpu: Scheduling next tick!
 866000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 866000: system.cpu.fetch: Running stage.
 866000: system.cpu.fetch: Attempting to fetch from [tid:0]
 866000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 866000: global: DynInst: [sn:361] Instruction created. Instcount for system.cpu = 58
 866000: system.cpu.fetch: [tid:0]: Instruction PC 0x1451c (0) created [sn:361].
 866000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [sp, #4]
 866000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 866000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14520=>0x14524).(0=>1).
 866000: system.cpu.fetch: [tid:0] Fetching cache line 0x14520 for addr 0x14520
 866000: system.cpu: CPU already running.
 866000: system.cpu.fetch: Fetch: Doing instruction read.
 866000: system.cpu.fetch: [tid:0]: Doing Icache access.
 866000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 866000: system.cpu.fetch: Deactivating stage.
 866000: system.cpu: Activity: 10
 866000: system.cpu.fetch: [tid:0][sn:359]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 866000: system.cpu.fetch: [tid:0][sn:360]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 866000: system.cpu.fetch: [tid:0][sn:361]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 866000: system.cpu.fetch: Activity this cycle.
 866000: system.cpu: Activity: 11
 866000: system.cpu.decode: Processing [tid:0]
 866000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 866000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 866000: system.cpu.rename: Processing [tid:0]
 866000: system.cpu.rename: [tid:0]: Free IQ: 52, Free ROB: 40, Free LQ: 16, Free SQ: 16
 866000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 866000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 866000: system.cpu.rename: [tid:0]: 40 rob free
 866000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 52, instsInProgress: 0, dispatched Insts: 0
 866000: system.cpu.rename: [tid:0]: 52 iq free
 866000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 866000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 866000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 866000: system.cpu.rename: [tid:0]: 40 rob free
 866000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 52, instsInProgress: 0, dispatched Insts: 0
 866000: system.cpu.rename: [tid:0]: 52 iq free
 866000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 866000: system.cpu.rename: [tid:0]: 0 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 866000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 866000: system.cpu.rename: [tid:0]: Processing instruction [sn:349] with PC (0x14464=>0x14468).(0=>1).
 866000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 866000: system.cpu.rename: [tid:0]: Register 325 is ready.
 866000: global: [sn:349] has 1 ready out of 4 sources. RTI 0)
 866000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 866000: system.cpu.rename: [tid:0]: Register 325 is ready.
 866000: global: [sn:349] has 2 ready out of 4 sources. RTI 0)
 866000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 866000: system.cpu.rename: [tid:0]: Register 325 is ready.
 866000: global: [sn:349] has 3 ready out of 4 sources. RTI 0)
 866000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 78
 866000: system.cpu.rename: [tid:0]: Register 78 is ready.
 866000: global: [sn:349] has 4 ready out of 4 sources. RTI 0)
 866000: global: Renamed reg 3 to physical reg 90 old mapping was 78
 866000: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 90.
 866000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=1), [sn:349].
 866000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 866000: system.cpu.rename: [tid:0]: Processing instruction [sn:350] with PC (0x14468=>0x1446c).(0=>1).
 866000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 866000: system.cpu.rename: [tid:0]: Register 325 is ready.
 866000: global: [sn:350] has 1 ready out of 4 sources. RTI 0)
 866000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 866000: system.cpu.rename: [tid:0]: Register 325 is ready.
 866000: global: [sn:350] has 2 ready out of 4 sources. RTI 0)
 866000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 866000: system.cpu.rename: [tid:0]: Register 325 is ready.
 866000: global: [sn:350] has 3 ready out of 4 sources. RTI 0)
 866000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 90
 866000: system.cpu.rename: [tid:0]: Register 90 is not ready.
 866000: global: Renamed reg 0 to physical reg 395 old mapping was 389
 866000: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 395.
 866000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=2), [sn:350].
 866000: global: Renamed reg 2 to physical reg 396 old mapping was 390
 866000: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 396.
 866000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=3), [sn:350].
 866000: global: Renamed reg 1 to physical reg 397 old mapping was 391
 866000: system.cpu.rename: [tid:0]: Renaming arch reg 1 to physical reg 397.
 866000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=4), [sn:350].
 866000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 866000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 866000: system.cpu.rename: [tid:0]: Processing instruction [sn:351] with PC (0x1446c=>0x14470).(0=>1).
 866000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 62
 866000: system.cpu.rename: [tid:0]: Register 62 is ready.
 866000: global: [sn:351] has 1 ready out of 7 sources. RTI 0)
 866000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 866000: system.cpu.rename: [tid:0]: Register 960 is ready.
 866000: global: [sn:351] has 2 ready out of 7 sources. RTI 0)
 866000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1536 (flattened 0), got phys reg 395
 866000: system.cpu.rename: [tid:0]: Register 395 is not ready.
 866000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1537 (flattened 1), got phys reg 397
 866000: system.cpu.rename: [tid:0]: Register 397 is not ready.
 866000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 866000: system.cpu.rename: [tid:0]: Register 325 is ready.
 866000: global: [sn:351] has 3 ready out of 7 sources. RTI 0)
 866000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 90
 866000: system.cpu.rename: [tid:0]: Register 90 is not ready.
 866000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 62
 866000: system.cpu.rename: [tid:0]: Register 62 is ready.
 866000: global: [sn:351] has 4 ready out of 7 sources. RTI 0)
 866000: global: Renamed reg 15 to physical reg 10 old mapping was 62
 866000: system.cpu.rename: [tid:0]: Renaming arch reg 15 to physical reg 10.
 866000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=5), [sn:351].
 866000: system.cpu.rename: Activity this cycle.
 866000: system.cpu.iew: Issue: Processing [tid:0]
 866000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 866000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 866000: system.cpu.iq: Not able to schedule any instructions.
 866000: system.cpu.iew: Processing [tid:0]
 866000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 866000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 866000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 866000: system.cpu.iew: IQ has 52 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 866000: system.cpu.commit: Getting instructions from Rename stage.
 866000: system.cpu.commit: Trying to commit instructions in the ROB.
 866000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 866000: system.cpu: Activity: 10
 866000: system.cpu: Scheduling next tick!
 866500: system.cpu.icache_port: Fetch unit received timing
 866500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 866500: system.cpu: CPU already running.
 866500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 866500: system.cpu.fetch: Activating stage.
 866500: system.cpu: Activity: 11
 866500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 866500: system.cpu.fetch: Running stage.
 866500: system.cpu.fetch: Attempting to fetch from [tid:0]
 866500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 866500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 866500: global: DynInst: [sn:362] Instruction created. Instcount for system.cpu = 59
 866500: system.cpu.fetch: [tid:0]: Instruction PC 0x14520 (0) created [sn:362].
 866500: system.cpu.fetch: [tid:0]: Instruction is:   str   r6, [r4, #4]
 866500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 866500: global: DynInst: [sn:363] Instruction created. Instcount for system.cpu = 60
 866500: system.cpu.fetch: [tid:0]: Instruction PC 0x14524 (0) created [sn:363].
 866500: system.cpu.fetch: [tid:0]: Instruction is:   str   r3, [r2, #0]
 866500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 866500: global: DynInst: [sn:364] Instruction created. Instcount for system.cpu = 61
 866500: system.cpu.fetch: [tid:0]: Instruction PC 0x14528 (0) created [sn:364].
 866500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #344]
 866500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 866500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 866500: system.cpu.fetch: [tid:0][sn:362]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 866500: system.cpu.fetch: [tid:0][sn:363]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 866500: system.cpu.fetch: [tid:0][sn:364]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 866500: system.cpu.fetch: Activity this cycle.
 866500: system.cpu: Activity: 12
 866500: system.cpu.decode: Processing [tid:0]
 866500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 866500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 866500: system.cpu.decode: [tid:0]: Processing instruction [sn:353] with PC (0x14500=>0x14504).(0=>1)
 866500: system.cpu.decode: [tid:0]: Processing instruction [sn:354] with PC (0x14500=>0x14504).(1=>2)
 866500: system.cpu.decode: [tid:0]: Processing instruction [sn:355] with PC (0x14504=>0x14508).(0=>1)
 866500: system.cpu.decode: Activity this cycle.
 866500: system.cpu.rename: Processing [tid:0]
 866500: system.cpu.rename: [tid:0]: Free IQ: 52, Free ROB: 40, Free LQ: 16, Free SQ: 16
 866500: system.cpu.rename: [tid:0]: 3 instructions not yet in ROB
 866500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 3, dispatched Insts: 0
 866500: system.cpu.rename: [tid:0]: 37 rob free
 866500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 52, instsInProgress: 3, dispatched Insts: 0
 866500: system.cpu.rename: [tid:0]: 49 iq free
 866500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 0
 866500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 866500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 3, dispatched Insts: 0
 866500: system.cpu.rename: [tid:0]: 37 rob free
 866500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 52, instsInProgress: 3, dispatched Insts: 0
 866500: system.cpu.rename: [tid:0]: 49 iq free
 866500: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
 866500: system.cpu.rename: [tid:0]: 3 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 866500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 866500: system.cpu.rename: [tid:0]: Processing instruction [sn:352] with PC (0x14470=>0x14474).(0=>1).
 866500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 866500: system.cpu.rename: [tid:0]: Register 325 is ready.
 866500: global: [sn:352] has 1 ready out of 3 sources. RTI 0)
 866500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 866500: system.cpu.rename: [tid:0]: Register 325 is ready.
 866500: global: [sn:352] has 2 ready out of 3 sources. RTI 0)
 866500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 866500: system.cpu.rename: [tid:0]: Register 325 is ready.
 866500: global: [sn:352] has 3 ready out of 3 sources. RTI 0)
 866500: system.cpu.rename: Activity this cycle.
 866500: system.cpu.iew: Issue: Processing [tid:0]
 866500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 866500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14464=>0x14468).(0=>1) [sn:349] [tid:0] to IQ.
 866500: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:349]
 866500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14468=>0x1446c).(0=>1) [sn:350] [tid:0] to IQ.
 866500: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:350]
 866500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1446c=>0x14470).(0=>1) [sn:351] [tid:0] to IQ.
 866500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:351]
 866500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 866500: system.cpu.iew.lsq.thread0: Inserting load PC (0x1446c=>0x14470).(0=>1), idx:9 [sn:351]
 866500: system.cpu.iq: Adding instruction [sn:351] PC (0x1446c=>0x14470).(0=>1) to the IQ.
 866500: system.cpu.iq: Instruction PC (0x1446c=>0x14470).(0=>1) has src reg 395 that is being added to the dependency chain.
 866500: system.cpu.iq: Instruction PC (0x1446c=>0x14470).(0=>1) has src reg 397 that is being added to the dependency chain.
 866500: system.cpu.iq: Instruction PC (0x1446c=>0x14470).(0=>1) has src reg 90 that became ready before it reached the IQ.
 866500: global: [sn:351] has 5 ready out of 7 sources. RTI 0)
 866500: memdepentry: Memory dependency entry created.  memdep_count=1 (0x1446c=>0x14470).(0=>1)
 866500: global: Inst 0x1446c with index 283 had no SSID
 866500: system.cpu.memDep0: No dependency for inst PC (0x1446c=>0x14470).(0=>1) [sn:351].
 866500: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:349]
 866500: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:350]
 866500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 866500: system.cpu.iq: Not able to schedule any instructions.
 866500: system.cpu.iew: Processing [tid:0]
 866500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 866500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 866500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 866500: system.cpu.iew: IQ has 51 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 16 free entries.
 866500: system.cpu.commit: Getting instructions from Rename stage.
 866500: system.cpu.commit: Inserting PC (0x14464=>0x14468).(0=>1) [sn:349] [tid:0] into ROB.
 866500: system.cpu.rob: Adding inst PC (0x14464=>0x14468).(0=>1) to the ROB.
 866500: system.cpu.rob: [tid:0] Now has 1 instructions.
 866500: system.cpu.commit: Inserting PC (0x14468=>0x1446c).(0=>1) [sn:350] [tid:0] into ROB.
 866500: system.cpu.rob: Adding inst PC (0x14468=>0x1446c).(0=>1) to the ROB.
 866500: system.cpu.rob: [tid:0] Now has 2 instructions.
 866500: system.cpu.commit: Inserting PC (0x1446c=>0x14470).(0=>1) [sn:351] [tid:0] into ROB.
 866500: system.cpu.rob: Adding inst PC (0x1446c=>0x14470).(0=>1) to the ROB.
 866500: system.cpu.rob: [tid:0] Now has 3 instructions.
 866500: system.cpu.commit: Trying to commit instructions in the ROB.
 866500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:349] PC (0x14464=>0x14468).(0=>1) is head of ROB and not ready
 866500: system.cpu.commit: [tid:0]: ROB has 3 insts & 37 free entries.
 866500: system.cpu.commit: Activity This Cycle.
 866500: system.cpu: Activity: 11
 866500: system.cpu: Scheduling next tick!
 867000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 867000: system.cpu.fetch: Running stage.
 867000: system.cpu.fetch: Attempting to fetch from [tid:0]
 867000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 867000: global: DynInst: [sn:365] Instruction created. Instcount for system.cpu = 62
 867000: system.cpu.fetch: [tid:0]: Instruction PC 0x1452c (0) created [sn:365].
 867000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #344]
 867000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 867000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14530=>0x14534).(0=>1).
 867000: system.cpu.fetch: [tid:0] Fetching cache line 0x14530 for addr 0x14530
 867000: system.cpu: CPU already running.
 867000: system.cpu.fetch: Fetch: Doing instruction read.
 867000: system.cpu.fetch: [tid:0]: Doing Icache access.
 867000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 867000: system.cpu.fetch: Deactivating stage.
 867000: system.cpu: Activity: 10
 867000: system.cpu.fetch: [tid:0][sn:365]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 867000: system.cpu.fetch: Activity this cycle.
 867000: system.cpu: Activity: 11
 867000: system.cpu.decode: Processing [tid:0]
 867000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 867000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 867000: system.cpu.decode: [tid:0]: Processing instruction [sn:356] with PC (0x14508=>0x1450c).(0=>1)
 867000: system.cpu.decode: [tid:0]: Processing instruction [sn:357] with PC (0x1450c=>0x14510).(0=>1)
 867000: system.cpu.decode: [tid:0]: Processing instruction [sn:358] with PC (0x14510=>0x14514).(0=>1)
 867000: system.cpu.decode: Activity this cycle.
 867000: system.cpu.rename: Processing [tid:0]
 867000: system.cpu.rename: [tid:0]: Free IQ: 52, Free ROB: 37, Free LQ: 16, Free SQ: 16
 867000: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 867000: system.cpu.rename: calcFreeROBEntires: free robEntries: 37, instsInProgress: 4, dispatched Insts: 3
 867000: system.cpu.rename: [tid:0]: 36 rob free
 867000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 52, instsInProgress: 4, dispatched Insts: 3
 867000: system.cpu.rename: [tid:0]: 51 iq free
 867000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 1
 867000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 867000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 867000: system.cpu.iew: Issue: Processing [tid:0]
 867000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 867000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14470=>0x14474).(0=>1) [sn:352] [tid:0] to IQ.
 867000: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:352]
 867000: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:349]
 867000: system.cpu.iew: IXU: Instruction[sn:350] is not ready (Src:90).
 867000: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:349]
 867000: global: RegFile: Access to cc register 325, has data 0
 867000: global: RegFile: Access to cc register 325, has data 0
 867000: global: RegFile: Access to cc register 325, has data 0
 867000: global: RegFile: Access to int register 78, has data 0x1f
 867000: global: RegFile: Setting int register 90 to 0x1c
 867000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 867000: system.cpu.iew: IXU: ***There is still left instruction that is notexecuted in IXU.***
 867000: system.cpu.iq: Waking dependents of completed instruction.
 867000: system.cpu.iq: Waking any dependents on register 90.
 867000: system.cpu.iew: IXU: Instruction can't be executed in 1th stage, so moved to 2th stage's buffer. [sn:350]
 867000: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:352]
 867000: system.cpu.iew: Sending instructions to commit, [sn:349] PC (0x14464=>0x14468).(0=>1).
 867000: system.cpu.iew: Setting Destination Register 90
 867000: system.cpu.scoreboard: Setting reg 90 as ready
 867000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 867000: system.cpu.iq: Not able to schedule any instructions.
 867000: system.cpu.iew: Processing [tid:0]
 867000: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 867000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 867000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 867000: system.cpu.iew: IQ has 51 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 16 free entries.
 867000: system.cpu.commit: Getting instructions from Rename stage.
 867000: system.cpu.commit: Inserting PC (0x14470=>0x14474).(0=>1) [sn:352] [tid:0] into ROB.
 867000: system.cpu.rob: Adding inst PC (0x14470=>0x14474).(0=>1) to the ROB.
 867000: system.cpu.rob: [tid:0] Now has 4 instructions.
 867000: system.cpu.commit: Trying to commit instructions in the ROB.
 867000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:349] PC (0x14464=>0x14468).(0=>1) is head of ROB and not ready
 867000: system.cpu.commit: [tid:0]: ROB has 4 insts & 36 free entries.
 867000: system.cpu.commit: Activity This Cycle.
 867000: system.cpu: Activity: 10
 867000: system.cpu: Scheduling next tick!
 867500: system.cpu.icache_port: Fetch unit received timing
 867500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 867500: system.cpu: CPU already running.
 867500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 867500: system.cpu.fetch: Activating stage.
 867500: system.cpu: Activity: 11
 867500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 867500: system.cpu.fetch: Running stage.
 867500: system.cpu.fetch: Attempting to fetch from [tid:0]
 867500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 867500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 867500: global: DynInst: [sn:366] Instruction created. Instcount for system.cpu = 63
 867500: system.cpu.fetch: [tid:0]: Instruction PC 0x14530 (0) created [sn:366].
 867500: system.cpu.fetch: [tid:0]: Instruction is:   str   fp, [r2, #0]
 867500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 867500: global: DynInst: [sn:367] Instruction created. Instcount for system.cpu = 64
 867500: system.cpu.fetch: [tid:0]: Instruction PC 0x14534 (0) created [sn:367].
 867500: system.cpu.fetch: [tid:0]: Instruction is:   str   r9, [r3, #0]
 867500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 867500: global: DynInst: [sn:368] Instruction created. Instcount for system.cpu = 65
 867500: system.cpu.fetch: [tid:0]: Instruction PC 0x14538 (0) created [sn:368].
 867500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #336]
 867500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 867500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 867500: system.cpu.fetch: [tid:0][sn:366]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 867500: system.cpu.fetch: [tid:0][sn:367]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 867500: system.cpu.fetch: [tid:0][sn:368]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 867500: system.cpu.fetch: Activity this cycle.
 867500: system.cpu: Activity: 12
 867500: system.cpu.decode: Processing [tid:0]
 867500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 867500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 867500: system.cpu.decode: [tid:0]: Processing instruction [sn:359] with PC (0x14514=>0x14518).(0=>1)
 867500: system.cpu.decode: [tid:0]: Processing instruction [sn:360] with PC (0x14518=>0x1451c).(0=>1)
 867500: system.cpu.decode: [tid:0]: Processing instruction [sn:361] with PC (0x1451c=>0x14520).(0=>1)
 867500: system.cpu.decode: Activity this cycle.
 867500: system.cpu.rename: Processing [tid:0]
 867500: system.cpu.rename: [tid:0]: Free IQ: 52, Free ROB: 36, Free LQ: 16, Free SQ: 16
 867500: system.cpu.rename: [tid:0]: 1 instructions not yet in ROB
 867500: system.cpu.rename: calcFreeROBEntires: free robEntries: 36, instsInProgress: 1, dispatched Insts: 1
 867500: system.cpu.rename: [tid:0]: 36 rob free
 867500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 52, instsInProgress: 1, dispatched Insts: 1
 867500: system.cpu.rename: [tid:0]: 52 iq free
 867500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 867500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 867500: system.cpu.rename: calcFreeROBEntires: free robEntries: 36, instsInProgress: 1, dispatched Insts: 1
 867500: system.cpu.rename: [tid:0]: 36 rob free
 867500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 52, instsInProgress: 1, dispatched Insts: 1
 867500: system.cpu.rename: [tid:0]: 52 iq free
 867500: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 867500: system.cpu.rename: [tid:0]: 1 insts pipelining from Rename | 1 insts dispatched to IQ last cycle.
 867500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 867500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 867500: system.cpu.rename: [tid:0]: Processing instruction [sn:353] with PC (0x14500=>0x14504).(0=>1).
 867500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0 (flattened 0), got phys reg 57
 867500: system.cpu.rename: [tid:0]: Register 57 is ready.
 867500: global: [sn:353] has 1 ready out of 5 sources. RTI 0)
 867500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 867500: system.cpu.rename: [tid:0]: Register 960 is ready.
 867500: global: [sn:353] has 2 ready out of 5 sources. RTI 0)
 867500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 867500: system.cpu.rename: [tid:0]: Register 325 is ready.
 867500: global: [sn:353] has 3 ready out of 5 sources. RTI 0)
 867500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 867500: system.cpu.rename: [tid:0]: Register 325 is ready.
 867500: global: [sn:353] has 4 ready out of 5 sources. RTI 0)
 867500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 867500: system.cpu.rename: [tid:0]: Register 325 is ready.
 867500: global: [sn:353] has 5 ready out of 5 sources. RTI 0)
 867500: global: Renamed reg 3 to physical reg 92 old mapping was 90
 867500: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 92.
 867500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=6), [sn:353].
 867500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 867500: system.cpu.rename: [tid:0]: Processing instruction [sn:354] with PC (0x14500=>0x14504).(1=>2).
 867500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 867500: system.cpu.rename: [tid:0]: Register 325 is ready.
 867500: global: [sn:354] has 1 ready out of 4 sources. RTI 0)
 867500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 867500: system.cpu.rename: [tid:0]: Register 325 is ready.
 867500: global: [sn:354] has 2 ready out of 4 sources. RTI 0)
 867500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 867500: system.cpu.rename: [tid:0]: Register 325 is ready.
 867500: global: [sn:354] has 3 ready out of 4 sources. RTI 0)
 867500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0 (flattened 0), got phys reg 57
 867500: system.cpu.rename: [tid:0]: Register 57 is ready.
 867500: global: [sn:354] has 4 ready out of 4 sources. RTI 0)
 867500: global: Renamed reg 0 to physical reg 58 old mapping was 57
 867500: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 58.
 867500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=7), [sn:354].
 867500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 867500: system.cpu.rename: [tid:0]: Processing instruction [sn:355] with PC (0x14504=>0x14508).(0=>1).
 867500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 867500: system.cpu.rename: [tid:0]: Register 325 is ready.
 867500: global: [sn:355] has 1 ready out of 4 sources. RTI 0)
 867500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 867500: system.cpu.rename: [tid:0]: Register 325 is ready.
 867500: global: [sn:355] has 2 ready out of 4 sources. RTI 0)
 867500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 867500: system.cpu.rename: [tid:0]: Register 325 is ready.
 867500: global: [sn:355] has 3 ready out of 4 sources. RTI 0)
 867500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 92
 867500: system.cpu.rename: [tid:0]: Register 92 is not ready.
 867500: global: Renamed reg 0 to physical reg 398 old mapping was 395
 867500: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 398.
 867500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=8), [sn:355].
 867500: global: Renamed reg 2 to physical reg 399 old mapping was 396
 867500: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 399.
 867500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=9), [sn:355].
 867500: global: Renamed reg 1 to physical reg 400 old mapping was 397
 867500: system.cpu.rename: [tid:0]: Renaming arch reg 1 to physical reg 400.
 867500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=10), [sn:355].
 867500: system.cpu.rename: Activity this cycle.
 867500: system.cpu.iew: Issue: Processing [tid:0]
 867500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 867500: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:352]
 867500: system.cpu.iew: IXU: Instruction is ready to issue in 2th buffer. [sn:350]
 867500: system.cpu.iew: IXU: Instruction is executed in 2th stage.  [sn:350]
 867500: global: RegFile: Access to cc register 325, has data 0
 867500: global: RegFile: Access to cc register 325, has data 0
 867500: global: RegFile: Access to cc register 325, has data 0
 867500: global: RegFile: Access to int register 90, has data 0x1c
 867500: global: RegFile: Setting cc register 395 to 0x2
 867500: global: RegFile: Setting cc register 396 to 0
 867500: global: RegFile: Setting cc register 397 to 0
 867500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 867500: system.cpu.iq: Waking dependents of completed instruction.
 867500: system.cpu.iq: Waking any dependents on register 395.
 867500: system.cpu.iq: Waking up a dependent instruction, [sn:351] PC (0x1446c=>0x14470).(0=>1).
 867500: global: [sn:351] has 6 ready out of 7 sources. RTI 0)
 867500: system.cpu.iq: Waking any dependents on register 396.
 867500: system.cpu.iq: Waking any dependents on register 397.
 867500: system.cpu.iq: Waking up a dependent instruction, [sn:351] PC (0x1446c=>0x14470).(0=>1).
 867500: global: [sn:351] has 7 ready out of 7 sources. RTI 0)
 867500: system.cpu.iq: Checking if memory instruction can issue.
 867500: system.cpu.memDep0: Marking registers as ready for instruction PC (0x1446c=>0x14470).(0=>1) [sn:351].
 867500: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
 867500: system.cpu.memDep0: Adding instruction [sn:351] to the ready list.
 867500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1446c=>0x14470).(0=>1) opclass:32 [sn:351].
 867500: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:352]
 867500: global: RegFile: Access to cc register 325, has data 0
 867500: global: RegFile: Access to cc register 325, has data 0
 867500: global: RegFile: Access to cc register 325, has data 0
 867500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1, wbActual:1
 867500: system.cpu.iq: Waking dependents of completed instruction.
 867500: system.cpu.iew: Sending instructions to commit, [sn:350] PC (0x14468=>0x1446c).(0=>1).
 867500: system.cpu.iew: Setting Destination Register 395
 867500: system.cpu.scoreboard: Setting reg 395 as ready
 867500: system.cpu.iew: Setting Destination Register 396
 867500: system.cpu.scoreboard: Setting reg 396 as ready
 867500: system.cpu.iew: Setting Destination Register 397
 867500: system.cpu.scoreboard: Setting reg 397 as ready
 867500: system.cpu.iew: Sending instructions to commit, [sn:352] PC (0x14470=>0x14500).(0=>1).
 867500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 867500: system.cpu.iq: Thread 0: Issuing instruction PC (0x1446c=>0x14470).(0=>1) [sn:351]
 867500: system.cpu.memDep0: Issuing instruction PC 0x1446c [sn:351].
 867500: system.cpu.iew: Processing [tid:0]
 867500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 867500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 867500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 867500: system.cpu.iew: IQ has 51 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 16 free entries.
 867500: system.cpu.commit: Getting instructions from Rename stage.
 867500: system.cpu.commit: Trying to commit instructions in the ROB.
 867500: system.cpu.commit: [tid:0]: Marking PC (0x14464=>0x14468).(0=>1), [sn:349] ready within ROB.
 867500: system.cpu.commit: [tid:0]: Instruction [sn:349] PC (0x14464=>0x14468).(0=>1) is head of ROB and ready to commit
 867500: system.cpu.commit: [tid:0]: ROB has 4 insts & 36 free entries.
 867500: system.cpu.commit: Activating stage.
 867500: system.cpu: Activity: 13
 867500: system.cpu: Activity: 12
 867500: system.cpu: Scheduling next tick!
 868000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 868000: system.cpu.fetch: Running stage.
 868000: system.cpu.fetch: Attempting to fetch from [tid:0]
 868000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 868000: global: DynInst: [sn:369] Instruction created. Instcount for system.cpu = 66
 868000: system.cpu.fetch: [tid:0]: Instruction PC 0x1453c (0) created [sn:369].
 868000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #336]
 868000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 868000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14540=>0x14544).(0=>1).
 868000: system.cpu.fetch: [tid:0] Fetching cache line 0x14540 for addr 0x14540
 868000: system.cpu: CPU already running.
 868000: system.cpu.fetch: Fetch: Doing instruction read.
 868000: system.cpu.fetch: [tid:0]: Doing Icache access.
 868000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 868000: system.cpu.fetch: Deactivating stage.
 868000: system.cpu: Activity: 11
 868000: system.cpu.fetch: [tid:0][sn:369]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 868000: system.cpu.fetch: Activity this cycle.
 868000: system.cpu: Activity: 12
 868000: system.cpu.decode: Processing [tid:0]
 868000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 868000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 868000: system.cpu.decode: [tid:0]: Processing instruction [sn:362] with PC (0x14520=>0x14524).(0=>1)
 868000: system.cpu.decode: [tid:0]: Processing instruction [sn:363] with PC (0x14524=>0x14528).(0=>1)
 868000: system.cpu.decode: [tid:0]: Processing instruction [sn:364] with PC (0x14528=>0x1452c).(0=>1)
 868000: system.cpu.decode: Activity this cycle.
 868000: system.cpu.rename: Processing [tid:0]
 868000: system.cpu.rename: [tid:0]: Free IQ: 52, Free ROB: 36, Free LQ: 16, Free SQ: 16
 868000: system.cpu.rename: [tid:0]: 3 instructions not yet in ROB
 868000: system.cpu.rename: calcFreeROBEntires: free robEntries: 36, instsInProgress: 3, dispatched Insts: 0
 868000: system.cpu.rename: [tid:0]: 33 rob free
 868000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 52, instsInProgress: 3, dispatched Insts: 0
 868000: system.cpu.rename: [tid:0]: 49 iq free
 868000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 0
 868000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 868000: system.cpu.rename: calcFreeROBEntires: free robEntries: 36, instsInProgress: 3, dispatched Insts: 0
 868000: system.cpu.rename: [tid:0]: 33 rob free
 868000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 52, instsInProgress: 3, dispatched Insts: 0
 868000: system.cpu.rename: [tid:0]: 49 iq free
 868000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 868000: system.cpu.rename: [tid:0]: 3 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 868000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 868000: system.cpu.rename: [tid:0]: Processing instruction [sn:356] with PC (0x14508=>0x1450c).(0=>1).
 868000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1536 (flattened 0), got phys reg 398
 868000: system.cpu.rename: [tid:0]: Register 398 is not ready.
 868000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 868000: system.cpu.rename: [tid:0]: Register 325 is ready.
 868000: global: [sn:356] has 1 ready out of 3 sources. RTI 0)
 868000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 868000: system.cpu.rename: [tid:0]: Register 325 is ready.
 868000: global: [sn:356] has 2 ready out of 3 sources. RTI 0)
 868000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 868000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 0
 868000: system.cpu.rename: [tid:0]: Processing instruction [sn:357] with PC (0x1450c=>0x14510).(0=>1).
 868000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 10
 868000: system.cpu.rename: [tid:0]: Register 10 is not ready.
 868000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 868000: system.cpu.rename: [tid:0]: Register 960 is ready.
 868000: global: [sn:357] has 1 ready out of 5 sources. RTI 0)
 868000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 868000: system.cpu.rename: [tid:0]: Register 325 is ready.
 868000: global: [sn:357] has 2 ready out of 5 sources. RTI 0)
 868000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 868000: system.cpu.rename: [tid:0]: Register 325 is ready.
 868000: global: [sn:357] has 3 ready out of 5 sources. RTI 0)
 868000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 868000: system.cpu.rename: [tid:0]: Register 325 is ready.
 868000: global: [sn:357] has 4 ready out of 5 sources. RTI 0)
 868000: global: Renamed reg 3 to physical reg 94 old mapping was 92
 868000: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 94.
 868000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=11), [sn:357].
 868000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 868000: system.cpu.rename: [tid:0]: Processing instruction [sn:358] with PC (0x14510=>0x14514).(0=>1).
 868000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 868000: system.cpu.rename: [tid:0]: Register 325 is ready.
 868000: global: [sn:358] has 1 ready out of 4 sources. RTI 0)
 868000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 868000: system.cpu.rename: [tid:0]: Register 325 is ready.
 868000: global: [sn:358] has 2 ready out of 4 sources. RTI 0)
 868000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 868000: system.cpu.rename: [tid:0]: Register 325 is ready.
 868000: global: [sn:358] has 3 ready out of 4 sources. RTI 0)
 868000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2 (flattened 2), got phys reg 51
 868000: system.cpu.rename: [tid:0]: Register 51 is ready.
 868000: global: [sn:358] has 4 ready out of 4 sources. RTI 0)
 868000: global: Renamed reg 0 to physical reg 401 old mapping was 398
 868000: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 401.
 868000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=12), [sn:358].
 868000: global: Renamed reg 2 to physical reg 402 old mapping was 399
 868000: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 402.
 868000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=13), [sn:358].
 868000: global: Renamed reg 1 to physical reg 403 old mapping was 400
 868000: system.cpu.rename: [tid:0]: Renaming arch reg 1 to physical reg 403.
 868000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=14), [sn:358].
 868000: system.cpu.rename: Activity this cycle.
 868000: system.cpu.iew: Issue: Processing [tid:0]
 868000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 868000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14500=>0x14504).(0=>1) [sn:353] [tid:0] to IQ.
 868000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:353]
 868000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 868000: system.cpu.iew.lsq.thread0: Inserting load PC (0x14500=>0x14504).(0=>1), idx:10 [sn:353]
 868000: system.cpu.iq: Adding instruction [sn:353] PC (0x14500=>0x14504).(0=>1) to the IQ.
 868000: memdepentry: Memory dependency entry created.  memdep_count=2 (0x14500=>0x14504).(0=>1)
 868000: global: Inst 0x14500 with index 320 had no SSID
 868000: system.cpu.memDep0: No dependency for inst PC (0x14500=>0x14504).(0=>1) [sn:353].
 868000: system.cpu.memDep0: Adding instruction [sn:353] to the ready list.
 868000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14500=>0x14504).(0=>1) opclass:32 [sn:353].
 868000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14500=>0x14504).(1=>2) [sn:354] [tid:0] to IQ.
 868000: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:354]
 868000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14504=>0x14508).(0=>1) [sn:355] [tid:0] to IQ.
 868000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:355]
 868000: system.cpu.iq: Adding instruction [sn:355] PC (0x14504=>0x14508).(0=>1) to the IQ.
 868000: system.cpu.iq: Instruction PC (0x14504=>0x14508).(0=>1) has src reg 92 that is being added to the dependency chain.
 868000: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:354]
 868000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 868000: system.cpu.iq: Thread 0: Issuing instruction PC (0x14500=>0x14504).(0=>1) [sn:353]
 868000: system.cpu.memDep0: Issuing instruction PC 0x14500 [sn:353].
 868000: system.cpu.iew: Processing [tid:0]
 868000: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 868000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 868000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 868000: system.cpu.iew: IQ has 49 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 16 free entries.
 868000: system.cpu.commit: Getting instructions from Rename stage.
 868000: system.cpu.commit: Inserting PC (0x14500=>0x14504).(0=>1) [sn:353] [tid:0] into ROB.
 868000: system.cpu.rob: Adding inst PC (0x14500=>0x14504).(0=>1) to the ROB.
 868000: system.cpu.rob: [tid:0] Now has 5 instructions.
 868000: system.cpu.commit: Inserting PC (0x14500=>0x14504).(1=>2) [sn:354] [tid:0] into ROB.
 868000: system.cpu.rob: Adding inst PC (0x14500=>0x14504).(1=>2) to the ROB.
 868000: system.cpu.rob: [tid:0] Now has 6 instructions.
 868000: system.cpu.commit: Inserting PC (0x14504=>0x14508).(0=>1) [sn:355] [tid:0] into ROB.
 868000: system.cpu.rob: Adding inst PC (0x14504=>0x14508).(0=>1) to the ROB.
 868000: system.cpu.rob: [tid:0] Now has 7 instructions.
 868000: system.cpu.commit: Trying to commit instructions in the ROB.
 868000: system.cpu.commit: Trying to commit head instruction, [sn:349] [tid:0]
 868000: system.cpu.commit: Committing instruction with [sn:349] PC (0x14464=>0x14468).(0=>1)
 868000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14464=>0x14468).(0=>1), [sn:349]
 868000: system.cpu: Removing committed instruction [tid:0] PC (0x14464=>0x14468).(0=>1) [sn:349]
 868000: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:349]
 868000: system.cpu.commit: [tid:0]: Marking PC (0x14468=>0x1446c).(0=>1), [sn:350] ready within ROB.
 868000: system.cpu.commit: [tid:0]: Marking PC (0x14470=>0x14500).(0=>1), [sn:352] ready within ROB.
 868000: system.cpu.commit: [tid:0]: Instruction [sn:350] PC (0x14468=>0x1446c).(0=>1) is head of ROB and ready to commit
 868000: system.cpu.commit: [tid:0]: ROB has 6 insts & 34 free entries.
 868000: system.cpu.commit: Activity This Cycle.
 868000: system.cpu: Activity: 11
 868000: system.cpu: Removing instruction, [tid:0] [sn:349] PC (0x14464=>0x14468).(0=>1)
 868000: system.cpu: Scheduling next tick!
 868000: system.cpu.iq: Processing FU completion [sn:351]
 868000: system.cpu: CPU already running.
 868500: system.cpu.icache_port: Fetch unit received timing
 868500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 868500: system.cpu: CPU already running.
 868500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 868500: system.cpu.fetch: Activating stage.
 868500: system.cpu: Activity: 12
 868500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 868500: system.cpu.fetch: Running stage.
 868500: system.cpu.fetch: Attempting to fetch from [tid:0]
 868500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 868500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 868500: global: DynInst: [sn:370] Instruction created. Instcount for system.cpu = 67
 868500: system.cpu.fetch: [tid:0]: Instruction PC 0x14540 (0) created [sn:370].
 868500: system.cpu.fetch: [tid:0]: Instruction is:   str   r10, [r2, #0]
 868500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 868500: global: DynInst: [sn:371] Instruction created. Instcount for system.cpu = 68
 868500: system.cpu.fetch: [tid:0]: Instruction PC 0x14544 (0) created [sn:371].
 868500: system.cpu.fetch: [tid:0]: Instruction is:   str   r8, [r3, #0]
 868500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 868500: global: DynInst: [sn:372] Instruction created. Instcount for system.cpu = 69
 868500: system.cpu.fetch: [tid:0]: Instruction PC 0x14548 (0) created [sn:372].
 868500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #328]
 868500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 868500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 868500: system.cpu.fetch: [tid:0][sn:370]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 868500: system.cpu.fetch: [tid:0][sn:371]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 868500: system.cpu.fetch: [tid:0][sn:372]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 868500: system.cpu.fetch: Activity this cycle.
 868500: system.cpu: Activity: 13
 868500: system.cpu.decode: Processing [tid:0]
 868500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 868500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 868500: system.cpu.decode: [tid:0]: Processing instruction [sn:365] with PC (0x1452c=>0x14530).(0=>1)
 868500: system.cpu.decode: Activity this cycle.
 868500: system.cpu.rename: Processing [tid:0]
 868500: system.cpu.rename: [tid:0]: Free IQ: 52, Free ROB: 34, Free LQ: 16, Free SQ: 16
 868500: system.cpu.rename: [tid:0]: 6 instructions not yet in ROB
 868500: system.cpu.rename: calcFreeROBEntires: free robEntries: 34, instsInProgress: 6, dispatched Insts: 3
 868500: system.cpu.rename: [tid:0]: 31 rob free
 868500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 52, instsInProgress: 6, dispatched Insts: 3
 868500: system.cpu.rename: [tid:0]: 49 iq free
 868500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 2, loads dispatchedToLQ: 1
 868500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 868500: system.cpu.rename: calcFreeROBEntires: free robEntries: 34, instsInProgress: 6, dispatched Insts: 3
 868500: system.cpu.rename: [tid:0]: 31 rob free
 868500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 52, instsInProgress: 6, dispatched Insts: 3
 868500: system.cpu.rename: [tid:0]: 49 iq free
 868500: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 868500: system.cpu.rename: [tid:0]: 6 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 868500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 868500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 2, loads dispatchedToLQ: 1
 868500: system.cpu.rename: [tid:0]: Processing instruction [sn:359] with PC (0x14514=>0x14518).(0=>1).
 868500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 10
 868500: system.cpu.rename: [tid:0]: Register 10 is not ready.
 868500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 868500: system.cpu.rename: [tid:0]: Register 960 is ready.
 868500: global: [sn:359] has 1 ready out of 5 sources. RTI 0)
 868500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 868500: system.cpu.rename: [tid:0]: Register 325 is ready.
 868500: global: [sn:359] has 2 ready out of 5 sources. RTI 0)
 868500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 868500: system.cpu.rename: [tid:0]: Register 325 is ready.
 868500: global: [sn:359] has 3 ready out of 5 sources. RTI 0)
 868500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 868500: system.cpu.rename: [tid:0]: Register 325 is ready.
 868500: global: [sn:359] has 4 ready out of 5 sources. RTI 0)
 868500: global: Renamed reg 2 to physical reg 59 old mapping was 51
 868500: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 59.
 868500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=15), [sn:359].
 868500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 868500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 16, storesInProgress: 0, stores dispatchedToSQ: 0
 868500: system.cpu.rename: [tid:0]: Processing instruction [sn:360] with PC (0x14518=>0x1451c).(0=>1).
 868500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 94
 868500: system.cpu.rename: [tid:0]: Register 94 is not ready.
 868500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 868500: system.cpu.rename: [tid:0]: Register 960 is ready.
 868500: global: [sn:360] has 1 ready out of 6 sources. RTI 0)
 868500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 868500: system.cpu.rename: [tid:0]: Register 325 is ready.
 868500: global: [sn:360] has 2 ready out of 6 sources. RTI 0)
 868500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 868500: system.cpu.rename: [tid:0]: Register 325 is ready.
 868500: global: [sn:360] has 3 ready out of 6 sources. RTI 0)
 868500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 868500: system.cpu.rename: [tid:0]: Register 325 is ready.
 868500: global: [sn:360] has 4 ready out of 6 sources. RTI 0)
 868500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 5 (flattened 5), got phys reg 47
 868500: system.cpu.rename: [tid:0]: Register 47 is ready.
 868500: global: [sn:360] has 5 ready out of 6 sources. RTI 0)
 868500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 868500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 3, loads dispatchedToLQ: 1
 868500: system.cpu.rename: [tid:0]: Processing instruction [sn:361] with PC (0x1451c=>0x14520).(0=>1).
 868500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13 (flattened 13), got phys reg 77
 868500: system.cpu.rename: [tid:0]: Register 77 is ready.
 868500: global: [sn:361] has 1 ready out of 5 sources. RTI 0)
 868500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 868500: system.cpu.rename: [tid:0]: Register 960 is ready.
 868500: global: [sn:361] has 2 ready out of 5 sources. RTI 0)
 868500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 868500: system.cpu.rename: [tid:0]: Register 325 is ready.
 868500: global: [sn:361] has 3 ready out of 5 sources. RTI 0)
 868500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 868500: system.cpu.rename: [tid:0]: Register 325 is ready.
 868500: global: [sn:361] has 4 ready out of 5 sources. RTI 0)
 868500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 868500: system.cpu.rename: [tid:0]: Register 325 is ready.
 868500: global: [sn:361] has 5 ready out of 5 sources. RTI 0)
 868500: global: Renamed reg 3 to physical reg 96 old mapping was 94
 868500: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 96.
 868500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=16), [sn:361].
 868500: system.cpu.rename: Activity this cycle.
 868500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=16), until [sn:349].
 868500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 78, [sn:349].
 868500: system.cpu.freelist: Freeing register 78.
 868500: system.cpu.iew: Issue: Processing [tid:0]
 868500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 868500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14508=>0x1450c).(0=>1) [sn:356] [tid:0] to IQ.
 868500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:356]
 868500: system.cpu.iq: Adding instruction [sn:356] PC (0x14508=>0x1450c).(0=>1) to the IQ.
 868500: system.cpu.iq: Instruction PC (0x14508=>0x1450c).(0=>1) has src reg 398 that is being added to the dependency chain.
 868500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1450c=>0x14510).(0=>1) [sn:357] [tid:0] to IQ.
 868500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:357]
 868500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 868500: system.cpu.iew.lsq.thread0: Inserting load PC (0x1450c=>0x14510).(0=>1), idx:11 [sn:357]
 868500: system.cpu.iq: Adding instruction [sn:357] PC (0x1450c=>0x14510).(0=>1) to the IQ.
 868500: system.cpu.iq: Instruction PC (0x1450c=>0x14510).(0=>1) has src reg 10 that is being added to the dependency chain.
 868500: memdepentry: Memory dependency entry created.  memdep_count=3 (0x1450c=>0x14510).(0=>1)
 868500: global: Inst 0x1450c with index 323 had no SSID
 868500: system.cpu.memDep0: No dependency for inst PC (0x1450c=>0x14510).(0=>1) [sn:357].
 868500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14510=>0x14514).(0=>1) [sn:358] [tid:0] to IQ.
 868500: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:358]
 868500: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:354]
 868500: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:354]
 868500: global: RegFile: Access to cc register 325, has data 0
 868500: global: RegFile: Access to cc register 325, has data 0
 868500: global: RegFile: Access to cc register 325, has data 0
 868500: global: RegFile: Access to int register 57, has data 0xbefffee8
 868500: global: RegFile: Setting int register 58 to 0xbefffef0
 868500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 868500: system.cpu.iq: Waking dependents of completed instruction.
 868500: system.cpu.iq: Waking any dependents on register 58.
 868500: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:358]
 868500: system.cpu.iew: Execute: Executing instructions from IQ.
 868500: system.cpu.iew: Execute: Processing PC (0x1446c=>0x14470).(0=>1), [tid:0] [sn:351].
 868500: system.cpu.iew: Execute: Calculating address for memory reference.
 868500: system.cpu.iew.lsq.thread0: Executing load PC (0x1446c=>0x14470).(0=>1), [sn:351]
 868500: global: RegFile: Access to cc register 395, has data 0x2
 868500: global: RegFile: Access to cc register 397, has data 0
 868500: global: RegFile: Access to cc register 325, has data 0
 868500: global: RegFile: Access to int register 90, has data 0x1c
 868500: system.cpu.iew.lsq.thread0: Read called, load idx: 9, store idx: -1, storeHead: 10 addr: 0xc4e4
 868500: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:351] PC (0x1446c=>0x14470).(0=>1)
 868500: system.cpu.iew: Sending instructions to commit, [sn:354] PC (0x14500=>0x14504).(1=>2).
 868500: system.cpu.iew: Setting Destination Register 58
 868500: system.cpu.scoreboard: Setting reg 58 as ready
 868500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 868500: system.cpu.iq: Not able to schedule any instructions.
 868500: system.cpu.iew: Processing [tid:0]
 868500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:349]
 868500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 868500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 868500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 868500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 868500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 868500: system.cpu.iew: IQ has 47 free entries (Can schedule: 0).  LQ has 13 free entries. SQ has 16 free entries.
 868500: system.cpu.iew: Activity this cycle.
 868500: system.cpu.commit: Getting instructions from Rename stage.
 868500: system.cpu.commit: Inserting PC (0x14508=>0x1450c).(0=>1) [sn:356] [tid:0] into ROB.
 868500: system.cpu.rob: Adding inst PC (0x14508=>0x1450c).(0=>1) to the ROB.
 868500: system.cpu.rob: [tid:0] Now has 7 instructions.
 868500: system.cpu.commit: Inserting PC (0x1450c=>0x14510).(0=>1) [sn:357] [tid:0] into ROB.
 868500: system.cpu.rob: Adding inst PC (0x1450c=>0x14510).(0=>1) to the ROB.
 868500: system.cpu.rob: [tid:0] Now has 8 instructions.
 868500: system.cpu.commit: Inserting PC (0x14510=>0x14514).(0=>1) [sn:358] [tid:0] into ROB.
 868500: system.cpu.rob: Adding inst PC (0x14510=>0x14514).(0=>1) to the ROB.
 868500: system.cpu.rob: [tid:0] Now has 9 instructions.
 868500: system.cpu.commit: Trying to commit instructions in the ROB.
 868500: system.cpu.commit: Trying to commit head instruction, [sn:350] [tid:0]
 868500: system.cpu.commit: Committing instruction with [sn:350] PC (0x14468=>0x1446c).(0=>1)
 868500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14468=>0x1446c).(0=>1), [sn:350]
 868500: system.cpu: Removing committed instruction [tid:0] PC (0x14468=>0x1446c).(0=>1) [sn:350]
 868500: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:350]
 868500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:351] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 868500: system.cpu.commit: [tid:0]: ROB has 8 insts & 32 free entries.
 868500: system.cpu.commit: Activity This Cycle.
 868500: system.cpu.commit: Deactivating stage.
 868500: system.cpu: Activity: 12
 868500: system.cpu: Activity: 11
 868500: system.cpu: Removing instruction, [tid:0] [sn:350] PC (0x14468=>0x1446c).(0=>1)
 868500: system.cpu: Scheduling next tick!
 868500: system.cpu.iq: Processing FU completion [sn:353]
 868500: system.cpu: CPU already running.
 869000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 869000: system.cpu.fetch: Running stage.
 869000: system.cpu.fetch: Attempting to fetch from [tid:0]
 869000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 869000: global: DynInst: [sn:373] Instruction created. Instcount for system.cpu = 70
 869000: system.cpu.fetch: [tid:0]: Instruction PC 0x1454c (0) created [sn:373].
 869000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [sp, #0]
 869000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 869000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14550=>0x14554).(0=>1).
 869000: system.cpu.fetch: [tid:0] Fetching cache line 0x14550 for addr 0x14550
 869000: system.cpu: CPU already running.
 869000: system.cpu.fetch: Fetch: Doing instruction read.
 869000: system.cpu.fetch: [tid:0]: Doing Icache access.
 869000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 869000: system.cpu.fetch: Deactivating stage.
 869000: system.cpu: Activity: 10
 869000: system.cpu.fetch: [tid:0][sn:373]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 869000: system.cpu.fetch: Activity this cycle.
 869000: system.cpu: Activity: 11
 869000: system.cpu.decode: Processing [tid:0]
 869000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 869000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 869000: system.cpu.decode: [tid:0]: Processing instruction [sn:366] with PC (0x14530=>0x14534).(0=>1)
 869000: system.cpu.decode: [tid:0]: Processing instruction [sn:367] with PC (0x14534=>0x14538).(0=>1)
 869000: system.cpu.decode: [tid:0]: Processing instruction [sn:368] with PC (0x14538=>0x1453c).(0=>1)
 869000: system.cpu.decode: Activity this cycle.
 869000: system.cpu.rename: Processing [tid:0]
 869000: system.cpu.rename: [tid:0]: Free IQ: 47, Free ROB: 32, Free LQ: 13, Free SQ: 16
 869000: system.cpu.rename: [tid:0]: 6 instructions not yet in ROB
 869000: system.cpu.rename: calcFreeROBEntires: free robEntries: 32, instsInProgress: 6, dispatched Insts: 3
 869000: system.cpu.rename: [tid:0]: 29 rob free
 869000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 47, instsInProgress: 6, dispatched Insts: 3
 869000: system.cpu.rename: [tid:0]: 44 iq free
 869000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 3, loads dispatchedToLQ: 1
 869000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 869000: system.cpu.rename: calcFreeROBEntires: free robEntries: 32, instsInProgress: 6, dispatched Insts: 3
 869000: system.cpu.rename: [tid:0]: 29 rob free
 869000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 47, instsInProgress: 6, dispatched Insts: 3
 869000: system.cpu.rename: [tid:0]: 44 iq free
 869000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 869000: system.cpu.rename: [tid:0]: 6 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 869000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 869000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 16, storesInProgress: 1, stores dispatchedToSQ: 0
 869000: system.cpu.rename: [tid:0]: Processing instruction [sn:362] with PC (0x14520=>0x14524).(0=>1).
 869000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 4 (flattened 4), got phys reg 79
 869000: system.cpu.rename: [tid:0]: Register 79 is ready.
 869000: global: [sn:362] has 1 ready out of 6 sources. RTI 0)
 869000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 869000: system.cpu.rename: [tid:0]: Register 960 is ready.
 869000: global: [sn:362] has 2 ready out of 6 sources. RTI 0)
 869000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 869000: system.cpu.rename: [tid:0]: Register 325 is ready.
 869000: global: [sn:362] has 3 ready out of 6 sources. RTI 0)
 869000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 869000: system.cpu.rename: [tid:0]: Register 325 is ready.
 869000: global: [sn:362] has 4 ready out of 6 sources. RTI 0)
 869000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 869000: system.cpu.rename: [tid:0]: Register 325 is ready.
 869000: global: [sn:362] has 5 ready out of 6 sources. RTI 0)
 869000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 6 (flattened 6), got phys reg 105
 869000: system.cpu.rename: [tid:0]: Register 105 is ready.
 869000: global: [sn:362] has 6 ready out of 6 sources. RTI 0)
 869000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 869000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 16, storesInProgress: 2, stores dispatchedToSQ: 0
 869000: system.cpu.rename: [tid:0]: Processing instruction [sn:363] with PC (0x14524=>0x14528).(0=>1).
 869000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2 (flattened 2), got phys reg 59
 869000: system.cpu.rename: [tid:0]: Register 59 is not ready.
 869000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 869000: system.cpu.rename: [tid:0]: Register 960 is ready.
 869000: global: [sn:363] has 1 ready out of 6 sources. RTI 0)
 869000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 869000: system.cpu.rename: [tid:0]: Register 325 is ready.
 869000: global: [sn:363] has 2 ready out of 6 sources. RTI 0)
 869000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 869000: system.cpu.rename: [tid:0]: Register 325 is ready.
 869000: global: [sn:363] has 3 ready out of 6 sources. RTI 0)
 869000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 869000: system.cpu.rename: [tid:0]: Register 325 is ready.
 869000: global: [sn:363] has 4 ready out of 6 sources. RTI 0)
 869000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 96
 869000: system.cpu.rename: [tid:0]: Register 96 is not ready.
 869000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 869000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 3, loads dispatchedToLQ: 1
 869000: system.cpu.rename: [tid:0]: Processing instruction [sn:364] with PC (0x14528=>0x1452c).(0=>1).
 869000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 10
 869000: system.cpu.rename: [tid:0]: Register 10 is not ready.
 869000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 869000: system.cpu.rename: [tid:0]: Register 960 is ready.
 869000: global: [sn:364] has 1 ready out of 5 sources. RTI 0)
 869000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 869000: system.cpu.rename: [tid:0]: Register 325 is ready.
 869000: global: [sn:364] has 2 ready out of 5 sources. RTI 0)
 869000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 869000: system.cpu.rename: [tid:0]: Register 325 is ready.
 869000: global: [sn:364] has 3 ready out of 5 sources. RTI 0)
 869000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 869000: system.cpu.rename: [tid:0]: Register 325 is ready.
 869000: global: [sn:364] has 4 ready out of 5 sources. RTI 0)
 869000: global: Renamed reg 2 to physical reg 75 old mapping was 59
 869000: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 75.
 869000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=16), [sn:364].
 869000: system.cpu.rename: Activity this cycle.
 869000: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=16), until [sn:350].
 869000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 389, [sn:350].
 869000: system.cpu.freelist: Freeing register 389.
 869000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 390, [sn:350].
 869000: system.cpu.freelist: Freeing register 390.
 869000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 391, [sn:350].
 869000: system.cpu.freelist: Freeing register 391.
 869000: system.cpu.iew: Issue: Processing [tid:0]
 869000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 869000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14514=>0x14518).(0=>1) [sn:359] [tid:0] to IQ.
 869000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:359]
 869000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 869000: system.cpu.iew.lsq.thread0: Inserting load PC (0x14514=>0x14518).(0=>1), idx:12 [sn:359]
 869000: system.cpu.iq: Adding instruction [sn:359] PC (0x14514=>0x14518).(0=>1) to the IQ.
 869000: system.cpu.iq: Instruction PC (0x14514=>0x14518).(0=>1) has src reg 10 that is being added to the dependency chain.
 869000: memdepentry: Memory dependency entry created.  memdep_count=4 (0x14514=>0x14518).(0=>1)
 869000: global: Inst 0x14514 with index 325 had no SSID
 869000: system.cpu.memDep0: No dependency for inst PC (0x14514=>0x14518).(0=>1) [sn:359].
 869000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14518=>0x1451c).(0=>1) [sn:360] [tid:0] to IQ.
 869000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:360]
 869000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 869000: system.cpu.iew.lsq.thread0: Inserting store PC (0x14518=>0x1451c).(0=>1), idx:10 [sn:360]
 869000: system.cpu.iq: Adding instruction [sn:360] PC (0x14518=>0x1451c).(0=>1) to the IQ.
 869000: system.cpu.iq: Instruction PC (0x14518=>0x1451c).(0=>1) has src reg 94 that is being added to the dependency chain.
 869000: memdepentry: Memory dependency entry created.  memdep_count=5 (0x14518=>0x1451c).(0=>1)
 869000: global: Inst 0x14518 with index 326 had no SSID
 869000: system.cpu.memDep0: No dependency for inst PC (0x14518=>0x1451c).(0=>1) [sn:360].
 869000: system.cpu.memDep0: Inserting store PC (0x14518=>0x1451c).(0=>1) [sn:360].
 869000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1451c=>0x14520).(0=>1) [sn:361] [tid:0] to IQ.
 869000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:361]
 869000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 869000: system.cpu.iew.lsq.thread0: Inserting load PC (0x1451c=>0x14520).(0=>1), idx:13 [sn:361]
 869000: system.cpu.iq: Adding instruction [sn:361] PC (0x1451c=>0x14520).(0=>1) to the IQ.
 869000: memdepentry: Memory dependency entry created.  memdep_count=6 (0x1451c=>0x14520).(0=>1)
 869000: global: Inst 0x1451c with index 327 had no SSID
 869000: system.cpu.memDep0: No dependency for inst PC (0x1451c=>0x14520).(0=>1) [sn:361].
 869000: system.cpu.memDep0: Adding instruction [sn:361] to the ready list.
 869000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1451c=>0x14520).(0=>1) opclass:32 [sn:361].
 869000: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:358]
 869000: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:358]
 869000: global: RegFile: Access to cc register 325, has data 0
 869000: global: RegFile: Access to cc register 325, has data 0
 869000: global: RegFile: Access to cc register 325, has data 0
 869000: global: RegFile: Access to int register 51, has data 0xffffffff
 869000: global: RegFile: Setting cc register 401 to 0x2
 869000: global: RegFile: Setting cc register 402 to 0
 869000: global: RegFile: Setting cc register 403 to 0x1
 869000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 869000: system.cpu.iq: Waking dependents of completed instruction.
 869000: system.cpu.iq: Waking any dependents on register 401.
 869000: system.cpu.iq: Waking any dependents on register 402.
 869000: system.cpu.iq: Waking any dependents on register 403.
 869000: system.cpu.iew: Execute: Executing instructions from IQ.
 869000: system.cpu.iew: Execute: Processing PC (0x14500=>0x14504).(0=>1), [tid:0] [sn:353].
 869000: system.cpu.iew: Execute: Calculating address for memory reference.
 869000: system.cpu.iew.lsq.thread0: Executing load PC (0x14500=>0x14504).(0=>1), [sn:353]
 869000: global: RegFile: Access to int register 57, has data 0xbefffee8
 869000: global: RegFile: Access to cc register 325, has data 0
 869000: global: RegFile: Access to cc register 325, has data 0
 869000: global: RegFile: Access to cc register 325, has data 0
 869000: system.cpu.iew.lsq.thread0: Read called, load idx: 10, store idx: -1, storeHead: 10 addr: 0x77ee8
 869000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:353] PC (0x14500=>0x14504).(0=>1)
 869000: system.cpu.iew: Sending instructions to commit, [sn:358] PC (0x14510=>0x14514).(0=>1).
 869000: system.cpu.iew: Setting Destination Register 401
 869000: system.cpu.scoreboard: Setting reg 401 as ready
 869000: system.cpu.iew: Setting Destination Register 402
 869000: system.cpu.scoreboard: Setting reg 402 as ready
 869000: system.cpu.iew: Setting Destination Register 403
 869000: system.cpu.scoreboard: Setting reg 403 as ready
 869000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 869000: system.cpu.iq: Thread 0: Issuing instruction PC (0x1451c=>0x14520).(0=>1) [sn:361]
 869000: system.cpu.memDep0: Issuing instruction PC 0x1451c [sn:361].
 869000: system.cpu.iew: Processing [tid:0]
 869000: system.cpu.iq: [tid:0]: Committing instructions older than [sn:350]
 869000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 5
 869000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 869000: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 869000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 869000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 5
 869000: system.cpu.iew: IQ has 44 free entries (Can schedule: 0).  LQ has 11 free entries. SQ has 15 free entries.
 869000: system.cpu.iew: Activity this cycle.
 869000: system.cpu.commit: Getting instructions from Rename stage.
 869000: system.cpu.commit: Inserting PC (0x14514=>0x14518).(0=>1) [sn:359] [tid:0] into ROB.
 869000: system.cpu.rob: Adding inst PC (0x14514=>0x14518).(0=>1) to the ROB.
 869000: system.cpu.rob: [tid:0] Now has 9 instructions.
 869000: system.cpu.commit: Inserting PC (0x14518=>0x1451c).(0=>1) [sn:360] [tid:0] into ROB.
 869000: system.cpu.rob: Adding inst PC (0x14518=>0x1451c).(0=>1) to the ROB.
 869000: system.cpu.rob: [tid:0] Now has 10 instructions.
 869000: system.cpu.commit: Inserting PC (0x1451c=>0x14520).(0=>1) [sn:361] [tid:0] into ROB.
 869000: system.cpu.rob: Adding inst PC (0x1451c=>0x14520).(0=>1) to the ROB.
 869000: system.cpu.rob: [tid:0] Now has 11 instructions.
 869000: system.cpu.commit: Trying to commit instructions in the ROB.
 869000: system.cpu.commit: [tid:0]: Marking PC (0x14500=>0x14504).(1=>2), [sn:354] ready within ROB.
 869000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:351] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 869000: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 869000: system.cpu.commit: Activity This Cycle.
 869000: system.cpu: Activity: 10
 869000: system.cpu: Scheduling next tick!
 869500: system.cpu.icache_port: Fetch unit received timing
 869500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 869500: system.cpu: CPU already running.
 869500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 869500: system.cpu.fetch: Activating stage.
 869500: system.cpu: Activity: 11
 869500: system.cpu.iew.lsq.thread0: Writeback event [sn:351].
 869500: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:351].
 869500: system.cpu: CPU already running.
 869500: global: RegFile: Access to cc register 395, has data 0x2
 869500: global: RegFile: Access to cc register 397, has data 0
 869500: global: RegFile: Access to cc register 325, has data 0
 869500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 869500: system.cpu.iew: Activity this cycle.
 869500: system.cpu: Activity: 12
 869500: system.cpu.iew: Execute: Branch mispredict detected.
 869500: system.cpu.iew: Predicted target was PC:0x14470, NPC:0x14474.
 869500: system.cpu.iew: Execute: Redirecting fetch to PC: 0x14500, NPC: 0x14500.
 869500: system.cpu.iew: [tid:0]: Squashing from a specific instruction, PC: (0x1446c=>0x14500).(0=>1) [sn:351].
 869500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 869500: system.cpu.fetch: Running stage.
 869500: system.cpu.fetch: Attempting to fetch from [tid:0]
 869500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 869500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 869500: global: DynInst: [sn:374] Instruction created. Instcount for system.cpu = 71
 869500: system.cpu.fetch: [tid:0]: Instruction PC 0x14550 (0) created [sn:374].
 869500: system.cpu.fetch: [tid:0]: Instruction is:   str   r7, [r2, #0]
 869500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 869500: global: DynInst: [sn:375] Instruction created. Instcount for system.cpu = 72
 869500: system.cpu.fetch: [tid:0]: Instruction PC 0x14554 (0) created [sn:375].
 869500: system.cpu.fetch: [tid:0]: Instruction is:   str   r3, [r4, #0]
 869500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 869500: global: DynInst: [sn:376] Instruction created. Instcount for system.cpu = 73
 869500: system.cpu.fetch: [tid:0]: Instruction PC 0x14558 (0) created [sn:376].
 869500: system.cpu.fetch: [tid:0]: Instruction is:   bne   
 869500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 869500: system.cpu.fetch: [tid:0]: [sn:376]:Branch predicted to be not taken.
 869500: system.cpu.fetch: [tid:0]: [sn:376] Branch predicted to go to (0x1455c=>0x14560).(0=>1).
 869500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 869500: system.cpu.fetch: [tid:0][sn:374]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 869500: system.cpu.fetch: [tid:0][sn:375]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 869500: system.cpu.fetch: [tid:0][sn:376]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 869500: system.cpu.fetch: Activity this cycle.
 869500: system.cpu.decode: Processing [tid:0]
 869500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 869500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 869500: system.cpu.decode: [tid:0]: Processing instruction [sn:369] with PC (0x1453c=>0x14540).(0=>1)
 869500: system.cpu.decode: Activity this cycle.
 869500: system.cpu.rename: Processing [tid:0]
 869500: system.cpu.rename: [tid:0]: Free IQ: 44, Free ROB: 29, Free LQ: 11, Free SQ: 15
 869500: system.cpu.rename: [tid:0]: 6 instructions not yet in ROB
 869500: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 6, dispatched Insts: 3
 869500: system.cpu.rename: [tid:0]: 26 rob free
 869500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 44, instsInProgress: 6, dispatched Insts: 3
 869500: system.cpu.rename: [tid:0]: 41 iq free
 869500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 11, loadsInProgress: 3, loads dispatchedToLQ: 2
 869500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 869500: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 6, dispatched Insts: 3
 869500: system.cpu.rename: [tid:0]: 26 rob free
 869500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 44, instsInProgress: 6, dispatched Insts: 3
 869500: system.cpu.rename: [tid:0]: 41 iq free
 869500: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
 869500: system.cpu.rename: [tid:0]: 6 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 869500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 869500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 11, loadsInProgress: 3, loads dispatchedToLQ: 2
 869500: system.cpu.rename: [tid:0]: Processing instruction [sn:365] with PC (0x1452c=>0x14530).(0=>1).
 869500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 10
 869500: system.cpu.rename: [tid:0]: Register 10 is not ready.
 869500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 869500: system.cpu.rename: [tid:0]: Register 960 is ready.
 869500: global: [sn:365] has 1 ready out of 5 sources. RTI 0)
 869500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 869500: system.cpu.rename: [tid:0]: Register 325 is ready.
 869500: global: [sn:365] has 2 ready out of 5 sources. RTI 0)
 869500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 869500: system.cpu.rename: [tid:0]: Register 325 is ready.
 869500: global: [sn:365] has 3 ready out of 5 sources. RTI 0)
 869500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 869500: system.cpu.rename: [tid:0]: Register 325 is ready.
 869500: global: [sn:365] has 4 ready out of 5 sources. RTI 0)
 869500: global: Renamed reg 3 to physical reg 103 old mapping was 96
 869500: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 103.
 869500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=14), [sn:365].
 869500: system.cpu.rename: Activity this cycle.
 869500: system.cpu.iew: Issue: Processing [tid:0]
 869500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 869500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14520=>0x14524).(0=>1) [sn:362] [tid:0] to IQ.
 869500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:362]
 869500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 869500: system.cpu.iew.lsq.thread0: Inserting store PC (0x14520=>0x14524).(0=>1), idx:11 [sn:362]
 869500: system.cpu.iq: Adding instruction [sn:362] PC (0x14520=>0x14524).(0=>1) to the IQ.
 869500: memdepentry: Memory dependency entry created.  memdep_count=7 (0x14520=>0x14524).(0=>1)
 869500: global: Inst 0x14520 with index 328 had no SSID
 869500: system.cpu.memDep0: No dependency for inst PC (0x14520=>0x14524).(0=>1) [sn:362].
 869500: system.cpu.memDep0: Adding instruction [sn:362] to the ready list.
 869500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14520=>0x14524).(0=>1) opclass:33 [sn:362].
 869500: system.cpu.memDep0: Inserting store PC (0x14520=>0x14524).(0=>1) [sn:362].
 869500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14524=>0x14528).(0=>1) [sn:363] [tid:0] to IQ.
 869500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:363]
 869500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 869500: system.cpu.iew.lsq.thread0: Inserting store PC (0x14524=>0x14528).(0=>1), idx:12 [sn:363]
 869500: system.cpu.iq: Adding instruction [sn:363] PC (0x14524=>0x14528).(0=>1) to the IQ.
 869500: system.cpu.iq: Instruction PC (0x14524=>0x14528).(0=>1) has src reg 59 that is being added to the dependency chain.
 869500: system.cpu.iq: Instruction PC (0x14524=>0x14528).(0=>1) has src reg 96 that is being added to the dependency chain.
 869500: memdepentry: Memory dependency entry created.  memdep_count=8 (0x14524=>0x14528).(0=>1)
 869500: global: Inst 0x14524 with index 329 had no SSID
 869500: system.cpu.memDep0: No dependency for inst PC (0x14524=>0x14528).(0=>1) [sn:363].
 869500: system.cpu.memDep0: Inserting store PC (0x14524=>0x14528).(0=>1) [sn:363].
 869500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14528=>0x1452c).(0=>1) [sn:364] [tid:0] to IQ.
 869500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:364]
 869500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 869500: system.cpu.iew.lsq.thread0: Inserting load PC (0x14528=>0x1452c).(0=>1), idx:14 [sn:364]
 869500: system.cpu.iq: Adding instruction [sn:364] PC (0x14528=>0x1452c).(0=>1) to the IQ.
 869500: system.cpu.iq: Instruction PC (0x14528=>0x1452c).(0=>1) has src reg 10 that is being added to the dependency chain.
 869500: memdepentry: Memory dependency entry created.  memdep_count=9 (0x14528=>0x1452c).(0=>1)
 869500: global: Inst 0x14528 with index 330 had no SSID
 869500: system.cpu.memDep0: No dependency for inst PC (0x14528=>0x1452c).(0=>1) [sn:364].
 869500: system.cpu.iew: Sending instructions to commit, [sn:351] PC (0x1446c=>0x14500).(0=>1).
 869500: system.cpu.iew: Setting Destination Register 10
 869500: system.cpu.scoreboard: Setting reg 10 as ready
 869500: system.cpu.iq: Waking dependents of completed instruction.
 869500: system.cpu.iq: Completing mem instruction PC: (0x1446c=>0x14500).(0=>1) [sn:351]
 869500: system.cpu.memDep0: Completed mem instruction PC (0x1446c=>0x14500).(0=>1) [sn:351].
 869500: memdepentry: Memory dependency entry deleted.  memdep_count=8 (0x1446c=>0x14500).(0=>1)
 869500: system.cpu.iq: Waking any dependents on register 10.
 869500: system.cpu.iq: Waking up a dependent instruction, [sn:364] PC (0x14528=>0x1452c).(0=>1).
 869500: global: [sn:364] has 5 ready out of 5 sources. RTI 0)
 869500: system.cpu.iq: Checking if memory instruction can issue.
 869500: system.cpu.memDep0: Marking registers as ready for instruction PC (0x14528=>0x1452c).(0=>1) [sn:364].
 869500: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
 869500: system.cpu.memDep0: Adding instruction [sn:364] to the ready list.
 869500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14528=>0x1452c).(0=>1) opclass:32 [sn:364].
 869500: system.cpu.iq: Waking up a dependent instruction, [sn:359] PC (0x14514=>0x14518).(0=>1).
 869500: global: [sn:359] has 5 ready out of 5 sources. RTI 0)
 869500: system.cpu.iq: Checking if memory instruction can issue.
 869500: system.cpu.memDep0: Marking registers as ready for instruction PC (0x14514=>0x14518).(0=>1) [sn:359].
 869500: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
 869500: system.cpu.memDep0: Adding instruction [sn:359] to the ready list.
 869500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14514=>0x14518).(0=>1) opclass:32 [sn:359].
 869500: system.cpu.iq: Waking up a dependent instruction, [sn:357] PC (0x1450c=>0x14510).(0=>1).
 869500: global: [sn:357] has 5 ready out of 5 sources. RTI 0)
 869500: system.cpu.iq: Checking if memory instruction can issue.
 869500: system.cpu.memDep0: Marking registers as ready for instruction PC (0x1450c=>0x14510).(0=>1) [sn:357].
 869500: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
 869500: system.cpu.memDep0: Adding instruction [sn:357] to the ready list.
 869500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1450c=>0x14510).(0=>1) opclass:32 [sn:357].
 869500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 869500: system.cpu.iq: Thread 0: Issuing instruction PC (0x1450c=>0x14510).(0=>1) [sn:357]
 869500: system.cpu.memDep0: Issuing instruction PC 0x1450c [sn:357].
 869500: system.cpu.iq: Thread 0: Issuing instruction PC (0x14520=>0x14524).(0=>1) [sn:362]
 869500: system.cpu.memDep0: Issuing instruction PC 0x14520 [sn:362].
 869500: system.cpu.iew: Processing [tid:0]
 869500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 6
 869500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 869500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 869500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 869500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 6
 869500: system.cpu.iew: IQ has 42 free entries (Can schedule: 1).  LQ has 10 free entries. SQ has 13 free entries.
 869500: system.cpu.iew: IEW switching to active
 869500: system.cpu.iew: Activating stage.
 869500: system.cpu: Activity: 13
 869500: system.cpu.iew: Activity this cycle.
 869500: system.cpu.commit: Getting instructions from Rename stage.
 869500: system.cpu.commit: Inserting PC (0x14520=>0x14524).(0=>1) [sn:362] [tid:0] into ROB.
 869500: system.cpu.rob: Adding inst PC (0x14520=>0x14524).(0=>1) to the ROB.
 869500: system.cpu.rob: [tid:0] Now has 12 instructions.
 869500: system.cpu.commit: Inserting PC (0x14524=>0x14528).(0=>1) [sn:363] [tid:0] into ROB.
 869500: system.cpu.rob: Adding inst PC (0x14524=>0x14528).(0=>1) to the ROB.
 869500: system.cpu.rob: [tid:0] Now has 13 instructions.
 869500: system.cpu.commit: Inserting PC (0x14528=>0x1452c).(0=>1) [sn:364] [tid:0] into ROB.
 869500: system.cpu.rob: Adding inst PC (0x14528=>0x1452c).(0=>1) to the ROB.
 869500: system.cpu.rob: [tid:0] Now has 14 instructions.
 869500: system.cpu.commit: Trying to commit instructions in the ROB.
 869500: system.cpu.commit: [tid:0]: Marking PC (0x14510=>0x14514).(0=>1), [sn:358] ready within ROB.
 869500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:351] PC (0x1446c=>0x14500).(0=>1) is head of ROB and not ready
 869500: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
 869500: system.cpu.commit: Activity This Cycle.
 869500: global: DynInst: [sn:349] Instruction destroyed. Instcount for system.cpu = 72
 869500: system.cpu: Activity: 12
 869500: system.cpu: Scheduling next tick!
 869500: system.cpu.iq: Processing FU completion [sn:361]
 869500: system.cpu: CPU already running.
 870000: system.cpu.iew.lsq.thread0: Writeback event [sn:353].
 870000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:353].
 870000: system.cpu: CPU already running.
 870000: global: RegFile: Access to cc register 325, has data 0
 870000: global: RegFile: Access to cc register 325, has data 0
 870000: global: RegFile: Access to cc register 325, has data 0
 870000: global: RegFile: Setting int register 92 to 0xf
 870000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 870000: system.cpu.iew: Activity this cycle.
 870000: system.cpu: Activity: 13
 870000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 870000: system.cpu.fetch: Running stage.
 870000: system.cpu.fetch: Attempting to fetch from [tid:0]
 870000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 870000: global: DynInst: [sn:377] Instruction created. Instcount for system.cpu = 73
 870000: system.cpu.fetch: [tid:0]: Instruction PC 0x1455c (0) created [sn:377].
 870000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #288]
 870000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 870000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14560=>0x14564).(0=>1).
 870000: system.cpu.fetch: [tid:0] Fetching cache line 0x14560 for addr 0x14560
 870000: system.cpu: CPU already running.
 870000: system.cpu.fetch: Fetch: Doing instruction read.
 870000: system.cpu.fetch: [tid:0]: Doing Icache access.
 870000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 870000: system.cpu.fetch: Deactivating stage.
 870000: system.cpu: Activity: 12
 870000: system.cpu.fetch: [tid:0][sn:377]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 870000: system.cpu.fetch: Activity this cycle.
 870000: system.cpu.decode: Processing [tid:0]
 870000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 870000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 870000: system.cpu.decode: [tid:0]: Processing instruction [sn:370] with PC (0x14540=>0x14544).(0=>1)
 870000: system.cpu.decode: [tid:0]: Processing instruction [sn:371] with PC (0x14544=>0x14548).(0=>1)
 870000: system.cpu.decode: [tid:0]: Processing instruction [sn:372] with PC (0x14548=>0x1454c).(0=>1)
 870000: system.cpu.decode: Activity this cycle.
 870000: system.cpu.rename: Processing [tid:0]
 870000: system.cpu.rename: [tid:0]: Free IQ: 42, Free ROB: 26, Free LQ: 10, Free SQ: 13
 870000: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 870000: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 4, dispatched Insts: 3
 870000: system.cpu.rename: [tid:0]: 25 rob free
 870000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 42, instsInProgress: 4, dispatched Insts: 3
 870000: system.cpu.rename: [tid:0]: 41 iq free
 870000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 10, loadsInProgress: 2, loads dispatchedToLQ: 1
 870000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 870000: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 4, dispatched Insts: 3
 870000: system.cpu.rename: [tid:0]: 25 rob free
 870000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 42, instsInProgress: 4, dispatched Insts: 3
 870000: system.cpu.rename: [tid:0]: 41 iq free
 870000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 870000: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 870000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 870000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 13, storesInProgress: 2, stores dispatchedToSQ: 2
 870000: system.cpu.rename: [tid:0]: Processing instruction [sn:366] with PC (0x14530=>0x14534).(0=>1).
 870000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2 (flattened 2), got phys reg 75
 870000: system.cpu.rename: [tid:0]: Register 75 is not ready.
 870000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 870000: system.cpu.rename: [tid:0]: Register 960 is ready.
 870000: global: [sn:366] has 1 ready out of 6 sources. RTI 0)
 870000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 870000: system.cpu.rename: [tid:0]: Register 325 is ready.
 870000: global: [sn:366] has 2 ready out of 6 sources. RTI 0)
 870000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 870000: system.cpu.rename: [tid:0]: Register 325 is ready.
 870000: global: [sn:366] has 3 ready out of 6 sources. RTI 0)
 870000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 870000: system.cpu.rename: [tid:0]: Register 325 is ready.
 870000: global: [sn:366] has 4 ready out of 6 sources. RTI 0)
 870000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 11 (flattened 11), got phys reg 88
 870000: system.cpu.rename: [tid:0]: Register 88 is ready.
 870000: global: [sn:366] has 5 ready out of 6 sources. RTI 0)
 870000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 870000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 13, storesInProgress: 3, stores dispatchedToSQ: 2
 870000: system.cpu.rename: [tid:0]: Processing instruction [sn:367] with PC (0x14534=>0x14538).(0=>1).
 870000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 103
 870000: system.cpu.rename: [tid:0]: Register 103 is not ready.
 870000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 870000: system.cpu.rename: [tid:0]: Register 960 is ready.
 870000: global: [sn:367] has 1 ready out of 6 sources. RTI 0)
 870000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 870000: system.cpu.rename: [tid:0]: Register 325 is ready.
 870000: global: [sn:367] has 2 ready out of 6 sources. RTI 0)
 870000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 870000: system.cpu.rename: [tid:0]: Register 325 is ready.
 870000: global: [sn:367] has 3 ready out of 6 sources. RTI 0)
 870000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 870000: system.cpu.rename: [tid:0]: Register 325 is ready.
 870000: global: [sn:367] has 4 ready out of 6 sources. RTI 0)
 870000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 9 (flattened 9), got phys reg 91
 870000: system.cpu.rename: [tid:0]: Register 91 is ready.
 870000: global: [sn:367] has 5 ready out of 6 sources. RTI 0)
 870000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 870000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 10, loadsInProgress: 2, loads dispatchedToLQ: 1
 870000: system.cpu.rename: [tid:0]: Processing instruction [sn:368] with PC (0x14538=>0x1453c).(0=>1).
 870000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 10
 870000: system.cpu.rename: [tid:0]: Register 10 is ready.
 870000: global: [sn:368] has 1 ready out of 5 sources. RTI 0)
 870000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 870000: system.cpu.rename: [tid:0]: Register 960 is ready.
 870000: global: [sn:368] has 2 ready out of 5 sources. RTI 0)
 870000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 870000: system.cpu.rename: [tid:0]: Register 325 is ready.
 870000: global: [sn:368] has 3 ready out of 5 sources. RTI 0)
 870000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 870000: system.cpu.rename: [tid:0]: Register 325 is ready.
 870000: global: [sn:368] has 4 ready out of 5 sources. RTI 0)
 870000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 870000: system.cpu.rename: [tid:0]: Register 325 is ready.
 870000: global: [sn:368] has 5 ready out of 5 sources. RTI 0)
 870000: global: Renamed reg 2 to physical reg 102 old mapping was 75
 870000: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 102.
 870000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=15), [sn:368].
 870000: system.cpu.rename: Activity this cycle.
 870000: system.cpu.iew: Issue: Processing [tid:0]
 870000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 870000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1452c=>0x14530).(0=>1) [sn:365] [tid:0] to IQ.
 870000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:365]
 870000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 870000: system.cpu.iew.lsq.thread0: Inserting load PC (0x1452c=>0x14530).(0=>1), idx:15 [sn:365]
 870000: system.cpu.iq: Adding instruction [sn:365] PC (0x1452c=>0x14530).(0=>1) to the IQ.
 870000: system.cpu.iq: Instruction PC (0x1452c=>0x14530).(0=>1) has src reg 10 that became ready before it reached the IQ.
 870000: global: [sn:365] has 5 ready out of 5 sources. RTI 0)
 870000: global: DynInst: [sn:108] Instruction destroyed. Instcount for system.cpu = 72
 870000: memdepentry: Memory dependency entry created.  memdep_count=9 (0x1452c=>0x14530).(0=>1)
 870000: global: Inst 0x1452c with index 331 had no SSID
 870000: system.cpu.memDep0: No dependency for inst PC (0x1452c=>0x14530).(0=>1) [sn:365].
 870000: system.cpu.memDep0: Adding instruction [sn:365] to the ready list.
 870000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1452c=>0x14530).(0=>1) opclass:32 [sn:365].
 870000: system.cpu.iew: Execute: Executing instructions from IQ.
 870000: system.cpu.iew: Execute: Processing PC (0x1451c=>0x14520).(0=>1), [tid:0] [sn:361].
 870000: system.cpu.iew: Execute: Calculating address for memory reference.
 870000: system.cpu.iew.lsq.thread0: Executing load PC (0x1451c=>0x14520).(0=>1), [sn:361]
 870000: global: RegFile: Access to int register 77, has data 0xbefffd38
 870000: global: RegFile: Access to cc register 325, has data 0
 870000: global: RegFile: Access to cc register 325, has data 0
 870000: global: RegFile: Access to cc register 325, has data 0
 870000: system.cpu.iew.lsq.thread0: Read called, load idx: 13, store idx: 11, storeHead: 10 addr: 0x77d3c
 870000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:361] PC (0x1451c=>0x14520).(0=>1)
 870000: system.cpu.iew: Sending instructions to commit, [sn:353] PC (0x14500=>0x14504).(0=>1).
 870000: system.cpu.iew: Setting Destination Register 92
 870000: system.cpu.scoreboard: Setting reg 92 as ready
 870000: system.cpu.iq: Waking dependents of completed instruction.
 870000: system.cpu.iq: Completing mem instruction PC: (0x14500=>0x14504).(0=>1) [sn:353]
 870000: system.cpu.memDep0: Completed mem instruction PC (0x14500=>0x14504).(0=>1) [sn:353].
 870000: memdepentry: Memory dependency entry deleted.  memdep_count=8 (0x14500=>0x14504).(0=>1)
 870000: system.cpu.iq: Waking any dependents on register 92.
 870000: system.cpu.iq: Waking up a dependent instruction, [sn:355] PC (0x14504=>0x14508).(0=>1).
 870000: global: [sn:355] has 4 ready out of 4 sources. RTI 0)
 870000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14504=>0x14508).(0=>1) opclass:1 [sn:355].
 870000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 870000: system.cpu.iq: Thread 0: Issuing instruction PC (0x14504=>0x14508).(0=>1) [sn:355]
 870000: system.cpu.iq: Thread 0: Issuing instruction PC (0x14514=>0x14518).(0=>1) [sn:359]
 870000: system.cpu.memDep0: Issuing instruction PC 0x14514 [sn:359].
 870000: system.cpu.iew: Processing [tid:0]
 870000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 7
 870000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 870000: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 870000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 870000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 7
 870000: system.cpu.iew: IQ has 43 free entries (Can schedule: 1).  LQ has 9 free entries. SQ has 13 free entries.
 870000: system.cpu.iew: Activity this cycle.
 870000: system.cpu.commit: [tid:0]: Squashing due to branch mispred PC:0x1446c [sn:351]
 870000: system.cpu.commit: [tid:0]: Redirecting to PC 0x14504
 870000: system.cpu.rob: Starting to squash within the ROB.
 870000: system.cpu.rob: [tid:0]: Squashing instructions until [sn:351].
 870000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14528=>0x1452c).(0=>1), seq num 364.
 870000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14524=>0x14528).(0=>1), seq num 363.
 870000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14520=>0x14524).(0=>1), seq num 362.
 870000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x1451c=>0x14520).(0=>1), seq num 361.
 870000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14518=>0x1451c).(0=>1), seq num 360.
 870000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14514=>0x14518).(0=>1), seq num 359.
 870000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14510=>0x14514).(0=>1), seq num 358.
 870000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x1450c=>0x14510).(0=>1), seq num 357.
 870000: system.cpu.commit: [tid:0]: Marking PC (0x1446c=>0x14500).(0=>1), [sn:351] ready within ROB.
 870000: system.cpu.commit: [tid:0]: Instruction [sn:351] PC (0x1446c=>0x14500).(0=>1) is head of ROB and ready to commit
 870000: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
 870000: system.cpu.commit: Activity This Cycle.
 870000: system.cpu.commit: Activating stage.
 870000: system.cpu: Activity: 13
 870000: global: DynInst: [sn:350] Instruction destroyed. Instcount for system.cpu = 71
 870000: system.cpu: Activity: 12
 870000: system.cpu: Scheduling next tick!
 870000: system.cpu.iq: Processing FU completion [sn:362]
 870000: system.cpu: CPU already running.
 870000: system.cpu.iq: Processing FU completion [sn:357]
 870000: system.cpu: CPU already running.
 870500: system.cpu.icache_port: Fetch unit received timing
 870500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 870500: system.cpu: CPU already running.
 870500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 870500: system.cpu.fetch: Activating stage.
 870500: system.cpu: Activity: 13
 870500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 870500: system.cpu.fetch: [tid:0]: Squashing instructions due to squash from commit.
 870500: system.cpu.fetch: [tid:0]: Squash from commit.
 870500: system.cpu.fetch: [tid:0]: Squashing, setting PC to: (0x14500=>0x14504).(0=>1).
 870500: system.cpu: Thread 0: Deleting instructions from instruction list.
 870500: system.cpu: ROB is not empty, squashing insts not in ROB.
 870500: system.cpu: Squashing instruction, [tid:0] [sn:377] PC (0x1455c=>0x14560).(0=>1)
 870500: system.cpu: Squashing instruction, [tid:0] [sn:376] PC (0x14558=>0x1455c).(0=>1)
 870500: system.cpu: Squashing instruction, [tid:0] [sn:375] PC (0x14554=>0x14558).(0=>1)
 870500: system.cpu: Squashing instruction, [tid:0] [sn:374] PC (0x14550=>0x14554).(0=>1)
 870500: system.cpu: Squashing instruction, [tid:0] [sn:373] PC (0x1454c=>0x14550).(0=>1)
 870500: system.cpu: Squashing instruction, [tid:0] [sn:372] PC (0x14548=>0x1454c).(0=>1)
 870500: system.cpu: Squashing instruction, [tid:0] [sn:371] PC (0x14544=>0x14548).(0=>1)
 870500: system.cpu: Squashing instruction, [tid:0] [sn:370] PC (0x14540=>0x14544).(0=>1)
 870500: system.cpu: Squashing instruction, [tid:0] [sn:369] PC (0x1453c=>0x14540).(0=>1)
 870500: system.cpu: Squashing instruction, [tid:0] [sn:368] PC (0x14538=>0x1453c).(0=>1)
 870500: system.cpu: Squashing instruction, [tid:0] [sn:367] PC (0x14534=>0x14538).(0=>1)
 870500: system.cpu: Squashing instruction, [tid:0] [sn:366] PC (0x14530=>0x14534).(0=>1)
 870500: system.cpu: Squashing instruction, [tid:0] [sn:365] PC (0x1452c=>0x14530).(0=>1)
 870500: system.cpu.fetch: Running stage.
 870500: system.cpu.fetch: There are no more threads available to fetch from.
 870500: system.cpu.fetch: [tid:0]: Fetch is squashing!
 870500: system.cpu.decode: Processing [tid:0]
 870500: system.cpu.decode: [tid:0]: Squashing instructions due to squash from commit.
 870500: system.cpu.decode: [tid:0]: Squashing.
 870500: system.cpu.rename: Processing [tid:0]
 870500: system.cpu.rename: [tid:0]: Free IQ: 43, Free ROB: 26, Free LQ: 9, Free SQ: 13
 870500: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 870500: system.cpu.rename: [tid:0]: Squashing instructions due to squash from commit.
 870500: system.cpu.rename: [tid:0]: Squashing instructions.
 870500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 368.
 870500: system.cpu.freelist: Freeing register 102.
 870500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 365.
 870500: system.cpu.freelist: Freeing register 103.
 870500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 364.
 870500: system.cpu.freelist: Freeing register 75.
 870500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 361.
 870500: system.cpu.freelist: Freeing register 96.
 870500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 359.
 870500: system.cpu.freelist: Freeing register 59.
 870500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 358.
 870500: system.cpu.freelist: Freeing register 403.
 870500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 358.
 870500: system.cpu.freelist: Freeing register 402.
 870500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 358.
 870500: system.cpu.freelist: Freeing register 401.
 870500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 357.
 870500: system.cpu.freelist: Freeing register 94.
 870500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 355.
 870500: system.cpu.freelist: Freeing register 400.
 870500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 355.
 870500: system.cpu.freelist: Freeing register 399.
 870500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 355.
 870500: system.cpu.freelist: Freeing register 398.
 870500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 354.
 870500: system.cpu.freelist: Freeing register 58.
 870500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 353.
 870500: system.cpu.freelist: Freeing register 92.
 870500: system.cpu.rename: Activity this cycle.
 870500: system.cpu: Activity: 14
 870500: system.cpu.iew: Issue: Processing [tid:0]
 870500: system.cpu.iew: [tid:0]: Squashing all instructions.
 870500: system.cpu.iq: [tid:0]: Starting to squash instructions in the IQ.
 870500: system.cpu.iq: [tid:0]: Squashing until sequence number 351!
 870500: system.cpu.iq: [tid:0]: Instruction [sn:365] PC (0x1452c=>0x14530).(0=>1) squashed.
 870500: system.cpu.iq: [tid:0]: Instruction [sn:364] PC (0x14528=>0x1452c).(0=>1) squashed.
 870500: system.cpu.iq: [tid:0]: Instruction [sn:363] PC (0x14524=>0x14528).(0=>1) squashed.
 870500: system.cpu.iq: [tid:0]: Instruction [sn:362] PC (0x14520=>0x14524).(0=>1) squashed.
 870500: system.cpu.iq: [tid:0]: Instruction [sn:361] PC (0x1451c=>0x14520).(0=>1) squashed.
 870500: system.cpu.iq: [tid:0]: Instruction [sn:360] PC (0x14518=>0x1451c).(0=>1) squashed.
 870500: system.cpu.iq: [tid:0]: Instruction [sn:359] PC (0x14514=>0x14518).(0=>1) squashed.
 870500: system.cpu.iq: [tid:0]: Instruction [sn:358] PC (0x14510=>0x14514).(0=>1) squashed.
 870500: system.cpu.iq: [tid:0]: Instruction [sn:357] PC (0x1450c=>0x14510).(0=>1) squashed.
 870500: system.cpu.iq: [tid:0]: Instruction [sn:356] PC (0x14508=>0x1450c).(0=>1) squashed.
 870500: system.cpu.iq: [tid:0]: Instruction [sn:354] PC (0x14500=>0x14504).(1=>2) squashed.
 870500: system.cpu.iq: [tid:0]: Instruction [sn:352] PC (0x14470=>0x14500).(0=>1) squashed.
 870500: system.cpu.memDep0: Squashing inst [sn:365]
 870500: memdepentry: Memory dependency entry deleted.  memdep_count=7 (0x1452c=>0x14530).(0=>1)
 870500: system.cpu.memDep0: Squashing inst [sn:364]
 870500: memdepentry: Memory dependency entry deleted.  memdep_count=6 (0x14528=>0x1452c).(0=>1)
 870500: system.cpu.memDep0: Squashing inst [sn:363]
 870500: memdepentry: Memory dependency entry deleted.  memdep_count=5 (0x14524=>0x14528).(0=>1)
 870500: system.cpu.memDep0: Squashing inst [sn:362]
 870500: memdepentry: Memory dependency entry deleted.  memdep_count=4 (0x14520=>0x14524).(0=>1)
 870500: system.cpu.memDep0: Squashing inst [sn:361]
 870500: memdepentry: Memory dependency entry deleted.  memdep_count=3 (0x1451c=>0x14520).(0=>1)
 870500: system.cpu.memDep0: Squashing inst [sn:360]
 870500: memdepentry: Memory dependency entry deleted.  memdep_count=2 (0x14518=>0x1451c).(0=>1)
 870500: system.cpu.memDep0: Squashing inst [sn:359]
 870500: memdepentry: Memory dependency entry deleted.  memdep_count=1 (0x14514=>0x14518).(0=>1)
 870500: system.cpu.memDep0: Squashing inst [sn:357]
 870500: memdepentry: Memory dependency entry deleted.  memdep_count=0 (0x1450c=>0x14510).(0=>1)
 870500: global: StoreSet: Squashing until inum 351
 870500: system.cpu.iew.lsq.thread0: Squashing until [sn:351]!(Loads:7 Stores:3)
 870500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x1452c=>0x14530).(0=>1) squashed, [sn:365]
 870500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x14528=>0x1452c).(0=>1) squashed, [sn:364]
 870500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x1451c=>0x14520).(0=>1) squashed, [sn:361]
 870500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x14514=>0x14518).(0=>1) squashed, [sn:359]
 870500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x1450c=>0x14510).(0=>1) squashed, [sn:357]
 870500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x14500=>0x14504).(0=>1) squashed, [sn:353]
 870500: system.cpu.iew.lsq.thread0: Store Instruction PC (0x14524=>0x14528).(0=>1) squashed, idx:12 [sn:363]
 870500: system.cpu.iew.lsq.thread0: Store Instruction PC (0x14520=>0x14524).(0=>1) squashed, idx:11 [sn:362]
 870500: system.cpu.iew.lsq.thread0: Store Instruction PC (0x14518=>0x1451c).(0=>1) squashed, idx:10 [sn:360]
 870500: system.cpu.iew: [tid:0]: Removing skidbuffer instructions until [sn:351].
 870500: system.cpu.iew: [tid:0]: Removing incoming rename instructions
 870500: system.cpu.iew: Execute: Executing instructions from IQ.
 870500: system.cpu.iew: Execute: Processing PC (0x14504=>0x14508).(0=>1), [tid:0] [sn:355].
 870500: global: RegFile: Access to cc register 325, has data 0
 870500: global: RegFile: Access to cc register 325, has data 0
 870500: global: RegFile: Access to cc register 325, has data 0
 870500: global: RegFile: Access to int register 92, has data 0xf
 870500: global: RegFile: Setting cc register 398 to 0
 870500: global: RegFile: Setting cc register 399 to 0
 870500: global: RegFile: Setting cc register 400 to 0x1
 870500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 870500: system.cpu.iew: Execute: Executing instructions from IQ.
 870500: system.cpu.iew: Execute: Processing PC (0x14520=>0x14524).(0=>1), [tid:0] [sn:362].
 870500: system.cpu.iew: Execute: Instruction was squashed. PC: (0x14520=>0x14524).(0=>1), [tid:0] [sn:362]
 870500: system.cpu.iew: Execute: Executing instructions from IQ.
 870500: system.cpu.iew: Execute: Processing PC (0x1450c=>0x14510).(0=>1), [tid:0] [sn:357].
 870500: system.cpu.iew: Execute: Instruction was squashed. PC: (0x1450c=>0x14510).(0=>1), [tid:0] [sn:357]
 870500: system.cpu.iew: Sending instructions to commit, [sn:355] PC (0x14504=>0x14508).(0=>1).
 870500: system.cpu.iew: Setting Destination Register 398
 870500: system.cpu.scoreboard: Setting reg 398 as ready
 870500: system.cpu.iew: Setting Destination Register 399
 870500: system.cpu.scoreboard: Setting reg 399 as ready
 870500: system.cpu.iew: Setting Destination Register 400
 870500: system.cpu.scoreboard: Setting reg 400 as ready
 870500: system.cpu.iq: Waking dependents of completed instruction.
 870500: system.cpu.iq: Waking any dependents on register 398.
 870500: system.cpu.iq: Waking any dependents on register 399.
 870500: system.cpu.iq: Waking any dependents on register 400.
 870500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 870500: system.cpu.iq: Not able to schedule any instructions.
 870500: system.cpu.iew: Processing [tid:0]
 870500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 870500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 870500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 870500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 870500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 870500: system.cpu.iew: IQ has 55 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 16 free entries.
 870500: system.cpu.iew: IEW switching to idle
 870500: system.cpu.iew: Deactivating stage.
 870500: system.cpu: Activity: 13
 870500: system.cpu.iew: Activity this cycle.
 870500: system.cpu.commit: [tid:0]: Still Squashing, cannot commit any insts this cycle.
 870500: system.cpu.rob: [tid:0]: Squashing instructions until [sn:351].
 870500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14508=>0x1450c).(0=>1), seq num 356.
 870500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14504=>0x14508).(0=>1), seq num 355.
 870500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14500=>0x14504).(1=>2), seq num 354.
 870500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14500=>0x14504).(0=>1), seq num 353.
 870500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14470=>0x14500).(0=>1), seq num 352.
 870500: system.cpu.rob: [tid:0]: Done squashing instructions.
 870500: system.cpu.commit: [tid:0]: Instruction [sn:351] PC (0x1446c=>0x14500).(0=>1) is head of ROB and ready to commit
 870500: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
 870500: system.cpu.commit: Activity This Cycle.
 870500: system.cpu: Activity: 12
 870500: system.cpu: Removing instruction, [tid:0] [sn:377] PC (0x1455c=>0x14560).(0=>1)
 870500: system.cpu: Removing instruction, [tid:0] [sn:376] PC (0x14558=>0x1455c).(0=>1)
 870500: system.cpu: Removing instruction, [tid:0] [sn:375] PC (0x14554=>0x14558).(0=>1)
 870500: system.cpu: Removing instruction, [tid:0] [sn:374] PC (0x14550=>0x14554).(0=>1)
 870500: system.cpu: Removing instruction, [tid:0] [sn:373] PC (0x1454c=>0x14550).(0=>1)
 870500: system.cpu: Removing instruction, [tid:0] [sn:372] PC (0x14548=>0x1454c).(0=>1)
 870500: system.cpu: Removing instruction, [tid:0] [sn:371] PC (0x14544=>0x14548).(0=>1)
 870500: system.cpu: Removing instruction, [tid:0] [sn:370] PC (0x14540=>0x14544).(0=>1)
 870500: system.cpu: Removing instruction, [tid:0] [sn:369] PC (0x1453c=>0x14540).(0=>1)
 870500: system.cpu: Removing instruction, [tid:0] [sn:368] PC (0x14538=>0x1453c).(0=>1)
 870500: system.cpu: Removing instruction, [tid:0] [sn:367] PC (0x14534=>0x14538).(0=>1)
 870500: system.cpu: Removing instruction, [tid:0] [sn:366] PC (0x14530=>0x14534).(0=>1)
 870500: system.cpu: Removing instruction, [tid:0] [sn:365] PC (0x1452c=>0x14530).(0=>1)
 870500: system.cpu: Scheduling next tick!
 870500: system.cpu.iq: Processing FU completion [sn:359]
 870500: system.cpu: CPU already running.
 871000: system.cpu.iew.lsq.thread0: Writeback event [sn:361].
 871000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:361].
 871000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 871000: system.cpu.fetch: [tid:0]: Done squashing, switching to running.
 871000: system.cpu.fetch: Running stage.
 871000: system.cpu.fetch: Attempting to fetch from [tid:0]
 871000: system.cpu.fetch: [tid:0]: Attempting to translate and read instruction, starting at PC (0x14500=>0x14504).(0=>1).
 871000: system.cpu.fetch: [tid:0] Fetching cache line 0x14500 for addr 0x14500
 871000: system.cpu: CPU already running.
 871000: system.cpu.fetch: Fetch: Doing instruction read.
 871000: system.cpu.fetch: [tid:0]: Doing Icache access.
 871000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 871000: system.cpu.fetch: Deactivating stage.
 871000: system.cpu: Activity: 11
 871000: system.cpu.decode: Processing [tid:0]
 871000: system.cpu.decode: [tid:0]: Done squashing, switching to running.
 871000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 871000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 871000: system.cpu.decode: [tid:0]: Processing instruction [sn:374] with PC (0x14550=>0x14554).(0=>1)
 871000: system.cpu.decode: [tid:0]: Instruction 374 with PC (0x14550=>0x14554).(0=>1) is squashed, skipping.
 871000: system.cpu.decode: [tid:0]: Processing instruction [sn:375] with PC (0x14554=>0x14558).(0=>1)
 871000: system.cpu.decode: [tid:0]: Instruction 375 with PC (0x14554=>0x14558).(0=>1) is squashed, skipping.
 871000: system.cpu.decode: [tid:0]: Processing instruction [sn:376] with PC (0x14558=>0x1455c).(0=>1)
 871000: system.cpu.decode: [tid:0]: Instruction 376 with PC (0x14558=>0x1455c).(0=>1) is squashed, skipping.
 871000: system.cpu.rename: Processing [tid:0]
 871000: system.cpu.rename: [tid:0]: Free IQ: 55, Free ROB: 26, Free LQ: 15, Free SQ: 16
 871000: system.cpu.rename: [tid:0]: 3 instructions not yet in ROB
 871000: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 3, dispatched Insts: 3
 871000: system.cpu.rename: [tid:0]: 26 rob free
 871000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 55, instsInProgress: 3, dispatched Insts: 3
 871000: system.cpu.rename: [tid:0]: 55 iq free
 871000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 1, loads dispatchedToLQ: 1
 871000: system.cpu.rename: [tid:0]: Done squashing, switching to running.
 871000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 871000: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 3, dispatched Insts: 3
 871000: system.cpu.rename: [tid:0]: 26 rob free
 871000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 55, instsInProgress: 3, dispatched Insts: 3
 871000: system.cpu.rename: [tid:0]: 55 iq free
 871000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 871000: system.cpu.rename: [tid:0]: 3 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 871000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 871000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 16, storesInProgress: 2, stores dispatchedToSQ: 2
 871000: system.cpu.rename: [tid:0]: instruction 370 with PC (0x14540=>0x14544).(0=>1) is squashed, skipping.
 871000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 871000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 16, storesInProgress: 2, stores dispatchedToSQ: 2
 871000: system.cpu.rename: [tid:0]: instruction 371 with PC (0x14544=>0x14548).(0=>1) is squashed, skipping.
 871000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 871000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 1, loads dispatchedToLQ: 1
 871000: system.cpu.rename: [tid:0]: instruction 372 with PC (0x14548=>0x1454c).(0=>1) is squashed, skipping.
 871000: system.cpu.iew: Issue: Processing [tid:0]
 871000: system.cpu.iew: [tid:0]: ROB is still squashing.
 871000: system.cpu.iew: [tid:0]: Removing incoming rename instructions
 871000: system.cpu.iew: [tid:0]: Stall from Commit stage detected.
 871000: system.cpu.iew: [tid:0]: Blocking.
 871000: system.cpu.iew: Execute: Executing instructions from IQ.
 871000: system.cpu.iew: Execute: Processing PC (0x14514=>0x14518).(0=>1), [tid:0] [sn:359].
 871000: system.cpu.iew: Execute: Instruction was squashed. PC: (0x14514=>0x14518).(0=>1), [tid:0] [sn:359]
 871000: system.cpu: Activity: 12
 871000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 871000: system.cpu.iq: Not able to schedule any instructions.
 871000: system.cpu.iew: Processing [tid:0]
 871000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 871000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 871000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 871000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 871000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 871000: system.cpu.iew: IQ has 55 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 16 free entries.
 871000: system.cpu.iew: Activity this cycle.
 871000: system.cpu.commit: Getting instructions from Rename stage.
 871000: system.cpu.commit: Trying to commit instructions in the ROB.
 871000: system.cpu.commit: Trying to commit head instruction, [sn:351] [tid:0]
 871000: system.cpu.commit: Committing instruction with [sn:351] PC (0x1446c=>0x14500).(0=>1)
 871000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1446c=>0x14500).(0=>1), [sn:351]
 871000: system.cpu: Removing committed instruction [tid:0] PC (0x1446c=>0x14500).(0=>1) [sn:351]
 871000: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:351]
 871000: system.cpu.commit: Trying to commit head instruction, [sn:352] [tid:0]
 871000: system.cpu.commit: Retiring squashed instruction from ROB.
 871000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14470=>0x14500).(0=>1), [sn:352]
 871000: system.cpu: Removing committed instruction [tid:0] PC (0x14470=>0x14500).(0=>1) [sn:352]
 871000: system.cpu.commit: Trying to commit head instruction, [sn:353] [tid:0]
 871000: system.cpu.commit: Retiring squashed instruction from ROB.
 871000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14500=>0x14504).(0=>1), [sn:353]
 871000: system.cpu: Removing committed instruction [tid:0] PC (0x14500=>0x14504).(0=>1) [sn:353]
 871000: system.cpu.commit: Trying to commit head instruction, [sn:354] [tid:0]
 871000: system.cpu.commit: Retiring squashed instruction from ROB.
 871000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14500=>0x14504).(1=>2), [sn:354]
 871000: system.cpu: Removing committed instruction [tid:0] PC (0x14500=>0x14504).(1=>2) [sn:354]
 871000: system.cpu.commit: Trying to commit head instruction, [sn:355] [tid:0]
 871000: system.cpu.commit: Retiring squashed instruction from ROB.
 871000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14504=>0x14508).(0=>1), [sn:355]
 871000: system.cpu: Removing committed instruction [tid:0] PC (0x14504=>0x14508).(0=>1) [sn:355]
 871000: system.cpu.commit: Trying to commit head instruction, [sn:356] [tid:0]
 871000: system.cpu.commit: Retiring squashed instruction from ROB.
 871000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14508=>0x1450c).(0=>1), [sn:356]
 871000: system.cpu: Removing committed instruction [tid:0] PC (0x14508=>0x1450c).(0=>1) [sn:356]
 871000: system.cpu.commit: Trying to commit head instruction, [sn:357] [tid:0]
 871000: system.cpu.commit: Retiring squashed instruction from ROB.
 871000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1450c=>0x14510).(0=>1), [sn:357]
 871000: system.cpu: Removing committed instruction [tid:0] PC (0x1450c=>0x14510).(0=>1) [sn:357]
 871000: system.cpu.commit: Trying to commit head instruction, [sn:358] [tid:0]
 871000: system.cpu.commit: Retiring squashed instruction from ROB.
 871000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14510=>0x14514).(0=>1), [sn:358]
 871000: system.cpu: Removing committed instruction [tid:0] PC (0x14510=>0x14514).(0=>1) [sn:358]
 871000: system.cpu.commit: Trying to commit head instruction, [sn:359] [tid:0]
 871000: system.cpu.commit: Retiring squashed instruction from ROB.
 871000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14514=>0x14518).(0=>1), [sn:359]
 871000: system.cpu: Removing committed instruction [tid:0] PC (0x14514=>0x14518).(0=>1) [sn:359]
 871000: system.cpu.commit: Trying to commit head instruction, [sn:360] [tid:0]
 871000: system.cpu.commit: Retiring squashed instruction from ROB.
 871000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14518=>0x1451c).(0=>1), [sn:360]
 871000: system.cpu: Removing committed instruction [tid:0] PC (0x14518=>0x1451c).(0=>1) [sn:360]
 871000: system.cpu.commit: Trying to commit head instruction, [sn:361] [tid:0]
 871000: system.cpu.commit: Retiring squashed instruction from ROB.
 871000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1451c=>0x14520).(0=>1), [sn:361]
 871000: system.cpu: Removing committed instruction [tid:0] PC (0x1451c=>0x14520).(0=>1) [sn:361]
 871000: system.cpu.commit: Trying to commit head instruction, [sn:362] [tid:0]
 871000: system.cpu.commit: Retiring squashed instruction from ROB.
 871000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14520=>0x14524).(0=>1), [sn:362]
 871000: system.cpu: Removing committed instruction [tid:0] PC (0x14520=>0x14524).(0=>1) [sn:362]
 871000: system.cpu.commit: Trying to commit head instruction, [sn:363] [tid:0]
 871000: system.cpu.commit: Retiring squashed instruction from ROB.
 871000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14524=>0x14528).(0=>1), [sn:363]
 871000: system.cpu: Removing committed instruction [tid:0] PC (0x14524=>0x14528).(0=>1) [sn:363]
 871000: system.cpu.commit: Trying to commit head instruction, [sn:364] [tid:0]
 871000: system.cpu.commit: Retiring squashed instruction from ROB.
 871000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14528=>0x1452c).(0=>1), [sn:364]
 871000: system.cpu: Removing committed instruction [tid:0] PC (0x14528=>0x1452c).(0=>1) [sn:364]
 871000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 871000: system.cpu.commit: Activity This Cycle.
 871000: system.cpu.commit: Deactivating stage.
 871000: system.cpu: Activity: 11
 871000: system.cpu: Activity: 10
 871000: system.cpu: Removing instruction, [tid:0] [sn:351] PC (0x1446c=>0x14500).(0=>1)
 871000: system.cpu: Removing instruction, [tid:0] [sn:352] PC (0x14470=>0x14500).(0=>1)
 871000: global: DynInst: [sn:352] Instruction destroyed. Instcount for system.cpu = 70
 871000: system.cpu: Removing instruction, [tid:0] [sn:353] PC (0x14500=>0x14504).(0=>1)
 871000: system.cpu: Removing instruction, [tid:0] [sn:354] PC (0x14500=>0x14504).(1=>2)
 871000: global: DynInst: [sn:354] Instruction destroyed. Instcount for system.cpu = 69
 871000: system.cpu: Removing instruction, [tid:0] [sn:355] PC (0x14504=>0x14508).(0=>1)
 871000: system.cpu: Removing instruction, [tid:0] [sn:356] PC (0x14508=>0x1450c).(0=>1)
 871000: global: DynInst: [sn:356] Instruction destroyed. Instcount for system.cpu = 68
 871000: system.cpu: Removing instruction, [tid:0] [sn:357] PC (0x1450c=>0x14510).(0=>1)
 871000: system.cpu: Removing instruction, [tid:0] [sn:358] PC (0x14510=>0x14514).(0=>1)
 871000: system.cpu: Removing instruction, [tid:0] [sn:359] PC (0x14514=>0x14518).(0=>1)
 871000: system.cpu: Removing instruction, [tid:0] [sn:360] PC (0x14518=>0x1451c).(0=>1)
 871000: global: DynInst: [sn:360] Instruction destroyed. Instcount for system.cpu = 67
 871000: system.cpu: Removing instruction, [tid:0] [sn:361] PC (0x1451c=>0x14520).(0=>1)
 871000: system.cpu: Removing instruction, [tid:0] [sn:362] PC (0x14520=>0x14524).(0=>1)
 871000: system.cpu: Removing instruction, [tid:0] [sn:363] PC (0x14524=>0x14528).(0=>1)
 871000: system.cpu: Removing instruction, [tid:0] [sn:364] PC (0x14528=>0x1452c).(0=>1)
 871000: system.cpu: Scheduling next tick!
 871500: system.cpu.icache_port: Fetch unit received timing
 871500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 871500: system.cpu: CPU already running.
 871500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 871500: system.cpu.fetch: Activating stage.
 871500: system.cpu: Activity: 11
 871500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 871500: system.cpu.fetch: Running stage.
 871500: system.cpu.fetch: Attempting to fetch from [tid:0]
 871500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 871500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 871500: global: DynInst: [sn:378] Instruction created. Instcount for system.cpu = 68
 871500: system.cpu.fetch: [tid:0]: Instruction PC 0x14500 (0) created [sn:378].
 871500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [r0] #8
 871500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 871500: global: DynInst: [sn:379] Instruction created. Instcount for system.cpu = 69
 871500: system.cpu.fetch: [tid:0]: Instruction PC 0x14500 (1) created [sn:379].
 871500: system.cpu.fetch: [tid:0]: Instruction is:   addi_uop   r0, r0, #8
 871500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 871500: global: DynInst: [sn:380] Instruction created. Instcount for system.cpu = 70
 871500: system.cpu.fetch: [tid:0]: Instruction PC 0x14504 (0) created [sn:380].
 871500: system.cpu.fetch: [tid:0]: Instruction is:   cmps   r3, #0
 871500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 871500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 871500: system.cpu.fetch: [tid:0][sn:378]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 871500: system.cpu.fetch: [tid:0][sn:379]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 871500: system.cpu.fetch: [tid:0][sn:380]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 871500: system.cpu.fetch: Activity this cycle.
 871500: system.cpu: Activity: 12
 871500: system.cpu.decode: Processing [tid:0]
 871500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 871500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 871500: system.cpu.decode: [tid:0]: Processing instruction [sn:377] with PC (0x1455c=>0x14560).(0=>1)
 871500: system.cpu.decode: [tid:0]: Instruction 377 with PC (0x1455c=>0x14560).(0=>1) is squashed, skipping.
 871500: system.cpu.rename: Processing [tid:0]
 871500: system.cpu.rename: [tid:0]: Free IQ: 55, Free ROB: 40, Free LQ: 15, Free SQ: 16
 871500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 871500: system.cpu.rename: [tid:0]: Stall from IEW stage detected.
 871500: system.cpu.rename: [tid:0]: Blocking.
 871500: system.cpu.rename: Activity this cycle.
 871500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=1), until [sn:351].
 871500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 62, [sn:351].
 871500: system.cpu.freelist: Freeing register 62.
 871500: system.cpu.iew: Issue: Processing [tid:0]
 871500: system.cpu.iew: [tid:0]: Done blocking, switching to unblocking.
 871500: system.cpu.iew: [tid:0]: Reading instructions out of the skid buffer 0.
 871500: system.cpu.iew: [tid:0]: Done unblocking.
 871500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 871500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 871500: system.cpu.iq: Not able to schedule any instructions.
 871500: system.cpu.iew: Processing [tid:0]
 871500: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x1446c=>0x14500).(0=>1)
 871500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:351]
 871500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 871500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 871500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 871500: system.cpu.iew: IQ has 55 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 871500: system.cpu.iew: Activity this cycle.
 871500: system.cpu.commit: Getting instructions from Rename stage.
 871500: system.cpu.commit: Trying to commit instructions in the ROB.
 871500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 871500: global: DynInst: [sn:373] Instruction destroyed. Instcount for system.cpu = 69
 871500: global: DynInst: [sn:363] Instruction destroyed. Instcount for system.cpu = 68
 871500: global: DynInst: [sn:362] Instruction destroyed. Instcount for system.cpu = 67
 871500: global: DynInst: [sn:358] Instruction destroyed. Instcount for system.cpu = 66
 871500: system.cpu: Activity: 11
 871500: system.cpu: Scheduling next tick!
 872000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 872000: system.cpu.fetch: Running stage.
 872000: system.cpu.fetch: Attempting to fetch from [tid:0]
 872000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 872000: global: DynInst: [sn:381] Instruction created. Instcount for system.cpu = 67
 872000: system.cpu.fetch: [tid:0]: Instruction PC 0x14508 (0) created [sn:381].
 872000: system.cpu.fetch: [tid:0]: Instruction is:   bne   
 872000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 872000: system.cpu.fetch: [tid:0]: [sn:381]:Branch predicted to be not taken.
 872000: system.cpu.fetch: [tid:0]: [sn:381] Branch predicted to go to (0x1450c=>0x14510).(0=>1).
 872000: global: DynInst: [sn:382] Instruction created. Instcount for system.cpu = 68
 872000: system.cpu.fetch: [tid:0]: Instruction PC 0x1450c (0) created [sn:382].
 872000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #360]
 872000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 872000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14510=>0x14514).(0=>1).
 872000: system.cpu.fetch: [tid:0] Fetching cache line 0x14510 for addr 0x14510
 872000: system.cpu: CPU already running.
 872000: system.cpu.fetch: Fetch: Doing instruction read.
 872000: system.cpu.fetch: [tid:0]: Doing Icache access.
 872000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 872000: system.cpu.fetch: Deactivating stage.
 872000: system.cpu: Activity: 10
 872000: system.cpu.fetch: [tid:0][sn:381]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 872000: system.cpu.fetch: [tid:0][sn:382]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 872000: system.cpu.fetch: Activity this cycle.
 872000: system.cpu: Activity: 11
 872000: system.cpu.decode: Processing [tid:0]
 872000: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 872000: system.cpu.decode: [tid:0]: Blocking.
 872000: system.cpu.decode: Activity this cycle.
 872000: system.cpu.rename: Processing [tid:0]
 872000: system.cpu.rename: [tid:0]: Free IQ: 55, Free ROB: 40, Free LQ: 15, Free SQ: 16
 872000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 872000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 872000: system.cpu.rename: [tid:0]: 40 rob free
 872000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 55, instsInProgress: 0, dispatched Insts: 0
 872000: system.cpu.rename: [tid:0]: 55 iq free
 872000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 872000: system.cpu.rename: [tid:0]: Done blocking, switching to unblocking.
 872000: system.cpu.rename: [tid:0]: Trying to unblock.
 872000: system.cpu.rename: [tid:0]: Done unblocking.
 872000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 872000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 872000: system.cpu.rename: Activity this cycle.
 872000: system.cpu.iew: Issue: Processing [tid:0]
 872000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 872000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 872000: system.cpu.iq: Not able to schedule any instructions.
 872000: system.cpu.iew: Processing [tid:0]
 872000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 872000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 872000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 872000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 872000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 872000: system.cpu.iew: IQ has 55 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 872000: system.cpu.iew: Activity this cycle.
 872000: system.cpu.commit: Getting instructions from Rename stage.
 872000: system.cpu.commit: Trying to commit instructions in the ROB.
 872000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 872000: global: DynInst: [sn:376] Instruction destroyed. Instcount for system.cpu = 67
 872000: global: DynInst: [sn:375] Instruction destroyed. Instcount for system.cpu = 66
 872000: global: DynInst: [sn:374] Instruction destroyed. Instcount for system.cpu = 65
 872000: global: DynInst: [sn:369] Instruction destroyed. Instcount for system.cpu = 64
 872000: system.cpu: Activity: 10
 872000: system.cpu: Scheduling next tick!
 872500: system.cpu.icache_port: Fetch unit received timing
 872500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 872500: system.cpu: CPU already running.
 872500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 872500: system.cpu.fetch: Activating stage.
 872500: system.cpu: Activity: 11
 872500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 872500: system.cpu.fetch: Running stage.
 872500: system.cpu.fetch: Attempting to fetch from [tid:0]
 872500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 872500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 872500: global: DynInst: [sn:383] Instruction created. Instcount for system.cpu = 65
 872500: system.cpu.fetch: [tid:0]: Instruction PC 0x14510 (0) created [sn:383].
 872500: system.cpu.fetch: [tid:0]: Instruction is:   cmps   r2, #15
 872500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 872500: global: DynInst: [sn:384] Instruction created. Instcount for system.cpu = 66
 872500: system.cpu.fetch: [tid:0]: Instruction PC 0x14514 (0) created [sn:384].
 872500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #360]
 872500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 872500: global: DynInst: [sn:385] Instruction created. Instcount for system.cpu = 67
 872500: system.cpu.fetch: [tid:0]: Instruction PC 0x14518 (0) created [sn:385].
 872500: system.cpu.fetch: [tid:0]: Instruction is:   str   r5, [r3, #0]
 872500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 872500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 872500: system.cpu.fetch: Activity this cycle.
 872500: system.cpu: Activity: 12
 872500: system.cpu.decode: Processing [tid:0]
 872500: system.cpu.decode: [tid:0]: Done blocking, switching to unblocking.
 872500: system.cpu.decode: [tid:0]: Done unblocking.
 872500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 872500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 872500: system.cpu.decode: Activity this cycle.
 872500: system.cpu.rename: Processing [tid:0]
 872500: system.cpu.rename: [tid:0]: Free IQ: 55, Free ROB: 40, Free LQ: 16, Free SQ: 16
 872500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 872500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 872500: system.cpu.rename: [tid:0]: 40 rob free
 872500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 55, instsInProgress: 0, dispatched Insts: 0
 872500: system.cpu.rename: [tid:0]: 55 iq free
 872500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 872500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 872500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 872500: system.cpu.iew: Issue: Processing [tid:0]
 872500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 872500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 872500: system.cpu.iq: Not able to schedule any instructions.
 872500: system.cpu.iew: Processing [tid:0]
 872500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 872500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 872500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 872500: system.cpu.iew: IQ has 55 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 872500: system.cpu.commit: Getting instructions from Rename stage.
 872500: system.cpu.commit: Trying to commit instructions in the ROB.
 872500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 872500: global: DynInst: [sn:351] Instruction destroyed. Instcount for system.cpu = 66
 872500: global: DynInst: [sn:377] Instruction destroyed. Instcount for system.cpu = 65
 872500: global: DynInst: [sn:372] Instruction destroyed. Instcount for system.cpu = 64
 872500: global: DynInst: [sn:371] Instruction destroyed. Instcount for system.cpu = 63
 872500: global: DynInst: [sn:370] Instruction destroyed. Instcount for system.cpu = 62
 872500: global: DynInst: [sn:368] Instruction destroyed. Instcount for system.cpu = 61
 872500: global: DynInst: [sn:367] Instruction destroyed. Instcount for system.cpu = 60
 872500: global: DynInst: [sn:366] Instruction destroyed. Instcount for system.cpu = 59
 872500: global: DynInst: [sn:353] Instruction destroyed. Instcount for system.cpu = 58
 872500: system.cpu: Activity: 11
 872500: system.cpu: Scheduling next tick!
 873000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 873000: system.cpu.fetch: Running stage.
 873000: system.cpu.fetch: Attempting to fetch from [tid:0]
 873000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 873000: global: DynInst: [sn:386] Instruction created. Instcount for system.cpu = 59
 873000: system.cpu.fetch: [tid:0]: Instruction PC 0x1451c (0) created [sn:386].
 873000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [sp, #4]
 873000: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
 873000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14520=>0x14524).(0=>1).
 873000: system.cpu.fetch: [tid:0] Fetching cache line 0x14520 for addr 0x14520
 873000: system.cpu: CPU already running.
 873000: system.cpu.fetch: Fetch: Doing instruction read.
 873000: system.cpu.fetch: [tid:0]: Doing Icache access.
 873000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 873000: system.cpu.fetch: Deactivating stage.
 873000: system.cpu: Activity: 10
 873000: system.cpu.fetch: [tid:0][sn:383]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
 873000: system.cpu.fetch: [tid:0][sn:384]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 873000: system.cpu.fetch: [tid:0][sn:385]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 873000: system.cpu.fetch: Activity this cycle.
 873000: system.cpu: Activity: 11
 873000: system.cpu.decode: Processing [tid:0]
 873000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 873000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 873000: system.cpu.decode: [tid:0]: Processing instruction [sn:378] with PC (0x14500=>0x14504).(0=>1)
 873000: system.cpu.decode: [tid:0]: Processing instruction [sn:379] with PC (0x14500=>0x14504).(1=>2)
 873000: system.cpu.decode: [tid:0]: Processing instruction [sn:380] with PC (0x14504=>0x14508).(0=>1)
 873000: system.cpu.decode: Activity this cycle.
 873000: system.cpu.rename: Processing [tid:0]
 873000: system.cpu.rename: [tid:0]: Free IQ: 55, Free ROB: 40, Free LQ: 16, Free SQ: 16
 873000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 873000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 873000: system.cpu.rename: [tid:0]: 40 rob free
 873000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 55, instsInProgress: 0, dispatched Insts: 0
 873000: system.cpu.rename: [tid:0]: 55 iq free
 873000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 873000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 873000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 873000: system.cpu.iew: Issue: Processing [tid:0]
 873000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 873000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 873000: system.cpu.iq: Not able to schedule any instructions.
 873000: system.cpu.iew: Processing [tid:0]
 873000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 873000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 873000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 873000: system.cpu.iew: IQ has 55 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 873000: system.cpu.commit: Getting instructions from Rename stage.
 873000: system.cpu.commit: Trying to commit instructions in the ROB.
 873000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 873000: global: DynInst: [sn:355] Instruction destroyed. Instcount for system.cpu = 58
 873000: system.cpu: Activity: 10
 873000: system.cpu: Scheduling next tick!
 873500: system.cpu.icache_port: Fetch unit received timing
 873500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 873500: system.cpu: CPU already running.
 873500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 873500: system.cpu.fetch: Activating stage.
 873500: system.cpu: Activity: 11
 873500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 873500: system.cpu.fetch: Running stage.
 873500: system.cpu.fetch: Attempting to fetch from [tid:0]
 873500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 873500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 873500: global: DynInst: [sn:387] Instruction created. Instcount for system.cpu = 59
 873500: system.cpu.fetch: [tid:0]: Instruction PC 0x14520 (0) created [sn:387].
 873500: system.cpu.fetch: [tid:0]: Instruction is:   str   r6, [r4, #4]
 873500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 873500: global: DynInst: [sn:388] Instruction created. Instcount for system.cpu = 60
 873500: system.cpu.fetch: [tid:0]: Instruction PC 0x14524 (0) created [sn:388].
 873500: system.cpu.fetch: [tid:0]: Instruction is:   str   r3, [r2, #0]
 873500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 873500: global: DynInst: [sn:389] Instruction created. Instcount for system.cpu = 61
 873500: system.cpu.fetch: [tid:0]: Instruction PC 0x14528 (0) created [sn:389].
 873500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #344]
 873500: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
 873500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 873500: system.cpu.fetch: [tid:0][sn:386]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
 873500: system.cpu.fetch: [tid:0][sn:387]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 873500: system.cpu.fetch: [tid:0][sn:388]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 873500: system.cpu.fetch: Activity this cycle.
 873500: system.cpu: Activity: 12
 873500: system.cpu.decode: Processing [tid:0]
 873500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 873500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 873500: system.cpu.decode: [tid:0]: Processing instruction [sn:381] with PC (0x14508=>0x1450c).(0=>1)
 873500: system.cpu.decode: [tid:0]: Processing instruction [sn:382] with PC (0x1450c=>0x14510).(0=>1)
 873500: system.cpu.decode: Activity this cycle.
 873500: system.cpu.rename: Processing [tid:0]
 873500: system.cpu.rename: [tid:0]: Free IQ: 55, Free ROB: 40, Free LQ: 16, Free SQ: 16
 873500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 873500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 873500: system.cpu.rename: [tid:0]: 40 rob free
 873500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 55, instsInProgress: 0, dispatched Insts: 0
 873500: system.cpu.rename: [tid:0]: 55 iq free
 873500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 873500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 873500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 873500: system.cpu.iew: Issue: Processing [tid:0]
 873500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 873500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 873500: system.cpu.iq: Not able to schedule any instructions.
 873500: system.cpu.iew: Processing [tid:0]
 873500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 873500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 873500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 873500: system.cpu.iew: IQ has 55 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 873500: system.cpu.commit: Getting instructions from Rename stage.
 873500: system.cpu.commit: Trying to commit instructions in the ROB.
 873500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 873500: system.cpu: Activity: 11
 873500: system.cpu: Scheduling next tick!
 874000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 874000: system.cpu.fetch: Running stage.
 874000: system.cpu.fetch: Attempting to fetch from [tid:0]
 874000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 874000: global: DynInst: [sn:390] Instruction created. Instcount for system.cpu = 62
 874000: system.cpu.fetch: [tid:0]: Instruction PC 0x1452c (0) created [sn:390].
 874000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #344]
 874000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 874000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14530=>0x14534).(0=>1).
 874000: system.cpu.fetch: [tid:0] Fetching cache line 0x14530 for addr 0x14530
 874000: system.cpu: CPU already running.
 874000: system.cpu.fetch: Fetch: Doing instruction read.
 874000: system.cpu.fetch: [tid:0]: Doing Icache access.
 874000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 874000: system.cpu.fetch: Deactivating stage.
 874000: system.cpu: Activity: 10
 874000: system.cpu.fetch: [tid:0][sn:389]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 874000: system.cpu.fetch: [tid:0][sn:390]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 874000: system.cpu.fetch: Activity this cycle.
 874000: system.cpu: Activity: 11
 874000: system.cpu.decode: Processing [tid:0]
 874000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 874000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 874000: system.cpu.rename: Processing [tid:0]
 874000: system.cpu.rename: [tid:0]: Free IQ: 55, Free ROB: 40, Free LQ: 16, Free SQ: 16
 874000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 874000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 874000: system.cpu.rename: [tid:0]: 40 rob free
 874000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 55, instsInProgress: 0, dispatched Insts: 0
 874000: system.cpu.rename: [tid:0]: 55 iq free
 874000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 874000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 874000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 874000: system.cpu.rename: [tid:0]: 40 rob free
 874000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 55, instsInProgress: 0, dispatched Insts: 0
 874000: system.cpu.rename: [tid:0]: 55 iq free
 874000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 874000: system.cpu.rename: [tid:0]: 0 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 874000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 874000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 874000: system.cpu.rename: [tid:0]: Processing instruction [sn:378] with PC (0x14500=>0x14504).(0=>1).
 874000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0 (flattened 0), got phys reg 57
 874000: system.cpu.rename: [tid:0]: Register 57 is ready.
 874000: global: [sn:378] has 1 ready out of 5 sources. RTI 0)
 874000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 874000: system.cpu.rename: [tid:0]: Register 960 is ready.
 874000: global: [sn:378] has 2 ready out of 5 sources. RTI 0)
 874000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 874000: system.cpu.rename: [tid:0]: Register 325 is ready.
 874000: global: [sn:378] has 3 ready out of 5 sources. RTI 0)
 874000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 874000: system.cpu.rename: [tid:0]: Register 325 is ready.
 874000: global: [sn:378] has 4 ready out of 5 sources. RTI 0)
 874000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 874000: system.cpu.rename: [tid:0]: Register 325 is ready.
 874000: global: [sn:378] has 5 ready out of 5 sources. RTI 0)
 874000: global: Renamed reg 3 to physical reg 101 old mapping was 90
 874000: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 101.
 874000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=1), [sn:378].
 874000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 874000: system.cpu.rename: [tid:0]: Processing instruction [sn:379] with PC (0x14500=>0x14504).(1=>2).
 874000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 874000: system.cpu.rename: [tid:0]: Register 325 is ready.
 874000: global: [sn:379] has 1 ready out of 4 sources. RTI 0)
 874000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 874000: system.cpu.rename: [tid:0]: Register 325 is ready.
 874000: global: [sn:379] has 2 ready out of 4 sources. RTI 0)
 874000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 874000: system.cpu.rename: [tid:0]: Register 325 is ready.
 874000: global: [sn:379] has 3 ready out of 4 sources. RTI 0)
 874000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0 (flattened 0), got phys reg 57
 874000: system.cpu.rename: [tid:0]: Register 57 is ready.
 874000: global: [sn:379] has 4 ready out of 4 sources. RTI 0)
 874000: global: Renamed reg 0 to physical reg 15 old mapping was 57
 874000: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 15.
 874000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=2), [sn:379].
 874000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 874000: system.cpu.rename: [tid:0]: Processing instruction [sn:380] with PC (0x14504=>0x14508).(0=>1).
 874000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 874000: system.cpu.rename: [tid:0]: Register 325 is ready.
 874000: global: [sn:380] has 1 ready out of 4 sources. RTI 0)
 874000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 874000: system.cpu.rename: [tid:0]: Register 325 is ready.
 874000: global: [sn:380] has 2 ready out of 4 sources. RTI 0)
 874000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 874000: system.cpu.rename: [tid:0]: Register 325 is ready.
 874000: global: [sn:380] has 3 ready out of 4 sources. RTI 0)
 874000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 101
 874000: system.cpu.rename: [tid:0]: Register 101 is not ready.
 874000: global: Renamed reg 0 to physical reg 404 old mapping was 395
 874000: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 404.
 874000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=3), [sn:380].
 874000: global: Renamed reg 2 to physical reg 405 old mapping was 396
 874000: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 405.
 874000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=4), [sn:380].
 874000: global: Renamed reg 1 to physical reg 406 old mapping was 397
 874000: system.cpu.rename: [tid:0]: Renaming arch reg 1 to physical reg 406.
 874000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=5), [sn:380].
 874000: system.cpu.rename: Activity this cycle.
 874000: system.cpu.iew: Issue: Processing [tid:0]
 874000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 874000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 874000: system.cpu.iq: Not able to schedule any instructions.
 874000: system.cpu.iew: Processing [tid:0]
 874000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 874000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 874000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 874000: system.cpu.iew: IQ has 55 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 874000: system.cpu.commit: Getting instructions from Rename stage.
 874000: system.cpu.commit: Trying to commit instructions in the ROB.
 874000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 874000: system.cpu: Activity: 10
 874000: system.cpu: Scheduling next tick!
 874500: system.cpu.icache_port: Fetch unit received timing
 874500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 874500: system.cpu: CPU already running.
 874500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 874500: system.cpu.fetch: Activating stage.
 874500: system.cpu: Activity: 11
 874500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 874500: system.cpu.fetch: Running stage.
 874500: system.cpu.fetch: Attempting to fetch from [tid:0]
 874500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 874500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 874500: global: DynInst: [sn:391] Instruction created. Instcount for system.cpu = 63
 874500: system.cpu.fetch: [tid:0]: Instruction PC 0x14530 (0) created [sn:391].
 874500: system.cpu.fetch: [tid:0]: Instruction is:   str   fp, [r2, #0]
 874500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 874500: global: DynInst: [sn:392] Instruction created. Instcount for system.cpu = 64
 874500: system.cpu.fetch: [tid:0]: Instruction PC 0x14534 (0) created [sn:392].
 874500: system.cpu.fetch: [tid:0]: Instruction is:   str   r9, [r3, #0]
 874500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 874500: global: DynInst: [sn:393] Instruction created. Instcount for system.cpu = 65
 874500: system.cpu.fetch: [tid:0]: Instruction PC 0x14538 (0) created [sn:393].
 874500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #336]
 874500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 874500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 874500: system.cpu.fetch: [tid:0][sn:391]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 874500: system.cpu.fetch: [tid:0][sn:392]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 874500: system.cpu.fetch: [tid:0][sn:393]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 874500: system.cpu.fetch: Activity this cycle.
 874500: system.cpu: Activity: 12
 874500: system.cpu.decode: Processing [tid:0]
 874500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 874500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 874500: system.cpu.decode: [tid:0]: Processing instruction [sn:383] with PC (0x14510=>0x14514).(0=>1)
 874500: system.cpu.decode: [tid:0]: Processing instruction [sn:384] with PC (0x14514=>0x14518).(0=>1)
 874500: system.cpu.decode: [tid:0]: Processing instruction [sn:385] with PC (0x14518=>0x1451c).(0=>1)
 874500: system.cpu.decode: Activity this cycle.
 874500: system.cpu.rename: Processing [tid:0]
 874500: system.cpu.rename: [tid:0]: Free IQ: 55, Free ROB: 40, Free LQ: 16, Free SQ: 16
 874500: system.cpu.rename: [tid:0]: 3 instructions not yet in ROB
 874500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 3, dispatched Insts: 0
 874500: system.cpu.rename: [tid:0]: 37 rob free
 874500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 55, instsInProgress: 3, dispatched Insts: 0
 874500: system.cpu.rename: [tid:0]: 52 iq free
 874500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 0
 874500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 874500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 3, dispatched Insts: 0
 874500: system.cpu.rename: [tid:0]: 37 rob free
 874500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 55, instsInProgress: 3, dispatched Insts: 0
 874500: system.cpu.rename: [tid:0]: 52 iq free
 874500: system.cpu.rename: [tid:0]: 2 available instructions to send iew.
 874500: system.cpu.rename: [tid:0]: 3 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 874500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 874500: system.cpu.rename: [tid:0]: Processing instruction [sn:381] with PC (0x14508=>0x1450c).(0=>1).
 874500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1536 (flattened 0), got phys reg 404
 874500: system.cpu.rename: [tid:0]: Register 404 is not ready.
 874500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 874500: system.cpu.rename: [tid:0]: Register 325 is ready.
 874500: global: [sn:381] has 1 ready out of 3 sources. RTI 0)
 874500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 874500: system.cpu.rename: [tid:0]: Register 325 is ready.
 874500: global: [sn:381] has 2 ready out of 3 sources. RTI 0)
 874500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 874500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 0
 874500: system.cpu.rename: [tid:0]: Processing instruction [sn:382] with PC (0x1450c=>0x14510).(0=>1).
 874500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 10
 874500: system.cpu.rename: [tid:0]: Register 10 is ready.
 874500: global: [sn:382] has 1 ready out of 5 sources. RTI 0)
 874500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 874500: system.cpu.rename: [tid:0]: Register 960 is ready.
 874500: global: [sn:382] has 2 ready out of 5 sources. RTI 0)
 874500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 874500: system.cpu.rename: [tid:0]: Register 325 is ready.
 874500: global: [sn:382] has 3 ready out of 5 sources. RTI 0)
 874500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 874500: system.cpu.rename: [tid:0]: Register 325 is ready.
 874500: global: [sn:382] has 4 ready out of 5 sources. RTI 0)
 874500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 874500: system.cpu.rename: [tid:0]: Register 325 is ready.
 874500: global: [sn:382] has 5 ready out of 5 sources. RTI 0)
 874500: global: Renamed reg 3 to physical reg 99 old mapping was 101
 874500: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 99.
 874500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=6), [sn:382].
 874500: system.cpu.rename: Activity this cycle.
 874500: system.cpu.iew: Issue: Processing [tid:0]
 874500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 874500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14500=>0x14504).(0=>1) [sn:378] [tid:0] to IQ.
 874500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:378]
 874500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 874500: system.cpu.iew.lsq.thread0: Inserting load PC (0x14500=>0x14504).(0=>1), idx:10 [sn:378]
 874500: system.cpu.iq: Adding instruction [sn:378] PC (0x14500=>0x14504).(0=>1) to the IQ.
 874500: memdepentry: Memory dependency entry created.  memdep_count=1 (0x14500=>0x14504).(0=>1)
 874500: global: Inst 0x14500 with index 320 had no SSID
 874500: system.cpu.memDep0: No dependency for inst PC (0x14500=>0x14504).(0=>1) [sn:378].
 874500: system.cpu.memDep0: Adding instruction [sn:378] to the ready list.
 874500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14500=>0x14504).(0=>1) opclass:32 [sn:378].
 874500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14500=>0x14504).(1=>2) [sn:379] [tid:0] to IQ.
 874500: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:379]
 874500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14504=>0x14508).(0=>1) [sn:380] [tid:0] to IQ.
 874500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:380]
 874500: system.cpu.iq: Adding instruction [sn:380] PC (0x14504=>0x14508).(0=>1) to the IQ.
 874500: system.cpu.iq: Instruction PC (0x14504=>0x14508).(0=>1) has src reg 101 that is being added to the dependency chain.
 874500: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:379]
 874500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 874500: system.cpu.iq: Thread 0: Issuing instruction PC (0x14500=>0x14504).(0=>1) [sn:378]
 874500: system.cpu.memDep0: Issuing instruction PC 0x14500 [sn:378].
 874500: system.cpu.iew: Processing [tid:0]
 874500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 874500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 874500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 874500: system.cpu.iew: IQ has 53 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 16 free entries.
 874500: system.cpu.commit: Getting instructions from Rename stage.
 874500: system.cpu.commit: Inserting PC (0x14500=>0x14504).(0=>1) [sn:378] [tid:0] into ROB.
 874500: system.cpu.rob: Adding inst PC (0x14500=>0x14504).(0=>1) to the ROB.
 874500: system.cpu.rob: [tid:0] Now has 1 instructions.
 874500: system.cpu.commit: Inserting PC (0x14500=>0x14504).(1=>2) [sn:379] [tid:0] into ROB.
 874500: system.cpu.rob: Adding inst PC (0x14500=>0x14504).(1=>2) to the ROB.
 874500: system.cpu.rob: [tid:0] Now has 2 instructions.
 874500: system.cpu.commit: Inserting PC (0x14504=>0x14508).(0=>1) [sn:380] [tid:0] into ROB.
 874500: system.cpu.rob: Adding inst PC (0x14504=>0x14508).(0=>1) to the ROB.
 874500: system.cpu.rob: [tid:0] Now has 3 instructions.
 874500: system.cpu.commit: Trying to commit instructions in the ROB.
 874500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:378] PC (0x14500=>0x14504).(0=>1) is head of ROB and not ready
 874500: system.cpu.commit: [tid:0]: ROB has 3 insts & 37 free entries.
 874500: system.cpu.commit: Activity This Cycle.
 874500: system.cpu: Activity: 11
 874500: system.cpu: Scheduling next tick!
 875000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 875000: system.cpu.fetch: Running stage.
 875000: system.cpu.fetch: Attempting to fetch from [tid:0]
 875000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 875000: global: DynInst: [sn:394] Instruction created. Instcount for system.cpu = 66
 875000: system.cpu.fetch: [tid:0]: Instruction PC 0x1453c (0) created [sn:394].
 875000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #336]
 875000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 875000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14540=>0x14544).(0=>1).
 875000: system.cpu.fetch: [tid:0] Fetching cache line 0x14540 for addr 0x14540
 875000: system.cpu: CPU already running.
 875000: system.cpu.fetch: Fetch: Doing instruction read.
 875000: system.cpu.fetch: [tid:0]: Doing Icache access.
 875000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 875000: system.cpu.fetch: Deactivating stage.
 875000: system.cpu: Activity: 10
 875000: system.cpu.fetch: [tid:0][sn:394]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 875000: system.cpu.fetch: Activity this cycle.
 875000: system.cpu: Activity: 11
 875000: system.cpu.decode: Processing [tid:0]
 875000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 875000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 875000: system.cpu.decode: [tid:0]: Processing instruction [sn:386] with PC (0x1451c=>0x14520).(0=>1)
 875000: system.cpu.decode: [tid:0]: Processing instruction [sn:387] with PC (0x14520=>0x14524).(0=>1)
 875000: system.cpu.decode: [tid:0]: Processing instruction [sn:388] with PC (0x14524=>0x14528).(0=>1)
 875000: system.cpu.decode: Activity this cycle.
 875000: system.cpu.rename: Processing [tid:0]
 875000: system.cpu.rename: [tid:0]: Free IQ: 55, Free ROB: 37, Free LQ: 16, Free SQ: 16
 875000: system.cpu.rename: [tid:0]: 5 instructions not yet in ROB
 875000: system.cpu.rename: calcFreeROBEntires: free robEntries: 37, instsInProgress: 5, dispatched Insts: 3
 875000: system.cpu.rename: [tid:0]: 35 rob free
 875000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 55, instsInProgress: 5, dispatched Insts: 3
 875000: system.cpu.rename: [tid:0]: 53 iq free
 875000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 2, loads dispatchedToLQ: 1
 875000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 875000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 875000: system.cpu.iew: Issue: Processing [tid:0]
 875000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 875000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14508=>0x1450c).(0=>1) [sn:381] [tid:0] to IQ.
 875000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:381]
 875000: system.cpu.iq: Adding instruction [sn:381] PC (0x14508=>0x1450c).(0=>1) to the IQ.
 875000: system.cpu.iq: Instruction PC (0x14508=>0x1450c).(0=>1) has src reg 404 that is being added to the dependency chain.
 875000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1450c=>0x14510).(0=>1) [sn:382] [tid:0] to IQ.
 875000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:382]
 875000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 875000: system.cpu.iew.lsq.thread0: Inserting load PC (0x1450c=>0x14510).(0=>1), idx:11 [sn:382]
 875000: system.cpu.iq: Adding instruction [sn:382] PC (0x1450c=>0x14510).(0=>1) to the IQ.
 875000: memdepentry: Memory dependency entry created.  memdep_count=2 (0x1450c=>0x14510).(0=>1)
 875000: global: Inst 0x1450c with index 323 had no SSID
 875000: system.cpu.memDep0: No dependency for inst PC (0x1450c=>0x14510).(0=>1) [sn:382].
 875000: system.cpu.memDep0: Adding instruction [sn:382] to the ready list.
 875000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1450c=>0x14510).(0=>1) opclass:32 [sn:382].
 875000: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:379]
 875000: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:379]
 875000: global: RegFile: Access to cc register 325, has data 0
 875000: global: RegFile: Access to cc register 325, has data 0
 875000: global: RegFile: Access to cc register 325, has data 0
 875000: global: RegFile: Access to int register 57, has data 0xbefffee8
 875000: global: RegFile: Setting int register 15 to 0xbefffef0
 875000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 875000: system.cpu.iq: Waking dependents of completed instruction.
 875000: system.cpu.iq: Waking any dependents on register 15.
 875000: system.cpu.iew: Sending instructions to commit, [sn:379] PC (0x14500=>0x14504).(1=>2).
 875000: system.cpu.iew: Setting Destination Register 15
 875000: system.cpu.scoreboard: Setting reg 15 as ready
 875000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 875000: system.cpu.iq: Thread 0: Issuing instruction PC (0x1450c=>0x14510).(0=>1) [sn:382]
 875000: system.cpu.memDep0: Issuing instruction PC 0x1450c [sn:382].
 875000: system.cpu.iew: Processing [tid:0]
 875000: system.cpu.iew: [tid:0], Dispatch dispatched 2 instructions.
 875000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 875000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 875000: system.cpu.iew: IQ has 51 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 16 free entries.
 875000: system.cpu.commit: Getting instructions from Rename stage.
 875000: system.cpu.commit: Inserting PC (0x14508=>0x1450c).(0=>1) [sn:381] [tid:0] into ROB.
 875000: system.cpu.rob: Adding inst PC (0x14508=>0x1450c).(0=>1) to the ROB.
 875000: system.cpu.rob: [tid:0] Now has 4 instructions.
 875000: system.cpu.commit: Inserting PC (0x1450c=>0x14510).(0=>1) [sn:382] [tid:0] into ROB.
 875000: system.cpu.rob: Adding inst PC (0x1450c=>0x14510).(0=>1) to the ROB.
 875000: system.cpu.rob: [tid:0] Now has 5 instructions.
 875000: system.cpu.commit: Trying to commit instructions in the ROB.
 875000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:378] PC (0x14500=>0x14504).(0=>1) is head of ROB and not ready
 875000: system.cpu.commit: [tid:0]: ROB has 5 insts & 35 free entries.
 875000: system.cpu.commit: Activity This Cycle.
 875000: system.cpu: Activity: 10
 875000: system.cpu: Scheduling next tick!
 875000: system.cpu.iq: Processing FU completion [sn:378]
 875000: system.cpu: CPU already running.
 875500: system.cpu.icache_port: Fetch unit received timing
 875500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 875500: system.cpu: CPU already running.
 875500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 875500: system.cpu.fetch: Activating stage.
 875500: system.cpu: Activity: 11
 875500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 875500: system.cpu.fetch: Running stage.
 875500: system.cpu.fetch: Attempting to fetch from [tid:0]
 875500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 875500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 875500: global: DynInst: [sn:395] Instruction created. Instcount for system.cpu = 67
 875500: system.cpu.fetch: [tid:0]: Instruction PC 0x14540 (0) created [sn:395].
 875500: system.cpu.fetch: [tid:0]: Instruction is:   str   r10, [r2, #0]
 875500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 875500: global: DynInst: [sn:396] Instruction created. Instcount for system.cpu = 68
 875500: system.cpu.fetch: [tid:0]: Instruction PC 0x14544 (0) created [sn:396].
 875500: system.cpu.fetch: [tid:0]: Instruction is:   str   r8, [r3, #0]
 875500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 875500: global: DynInst: [sn:397] Instruction created. Instcount for system.cpu = 69
 875500: system.cpu.fetch: [tid:0]: Instruction PC 0x14548 (0) created [sn:397].
 875500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #328]
 875500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 875500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 875500: system.cpu.fetch: [tid:0][sn:395]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 875500: system.cpu.fetch: [tid:0][sn:396]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 875500: system.cpu.fetch: [tid:0][sn:397]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 875500: system.cpu.fetch: Activity this cycle.
 875500: system.cpu: Activity: 12
 875500: system.cpu.decode: Processing [tid:0]
 875500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 875500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 875500: system.cpu.decode: [tid:0]: Processing instruction [sn:389] with PC (0x14528=>0x1452c).(0=>1)
 875500: system.cpu.decode: [tid:0]: Processing instruction [sn:390] with PC (0x1452c=>0x14530).(0=>1)
 875500: system.cpu.decode: Activity this cycle.
 875500: system.cpu.rename: Processing [tid:0]
 875500: system.cpu.rename: [tid:0]: Free IQ: 55, Free ROB: 35, Free LQ: 16, Free SQ: 16
 875500: system.cpu.rename: [tid:0]: 2 instructions not yet in ROB
 875500: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 2, dispatched Insts: 2
 875500: system.cpu.rename: [tid:0]: 35 rob free
 875500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 55, instsInProgress: 2, dispatched Insts: 2
 875500: system.cpu.rename: [tid:0]: 55 iq free
 875500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 1
 875500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 875500: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 2, dispatched Insts: 2
 875500: system.cpu.rename: [tid:0]: 35 rob free
 875500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 55, instsInProgress: 2, dispatched Insts: 2
 875500: system.cpu.rename: [tid:0]: 55 iq free
 875500: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 875500: system.cpu.rename: [tid:0]: 2 insts pipelining from Rename | 2 insts dispatched to IQ last cycle.
 875500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 875500: system.cpu.rename: [tid:0]: Processing instruction [sn:383] with PC (0x14510=>0x14514).(0=>1).
 875500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 875500: system.cpu.rename: [tid:0]: Register 325 is ready.
 875500: global: [sn:383] has 1 ready out of 4 sources. RTI 0)
 875500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 875500: system.cpu.rename: [tid:0]: Register 325 is ready.
 875500: global: [sn:383] has 2 ready out of 4 sources. RTI 0)
 875500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 875500: system.cpu.rename: [tid:0]: Register 325 is ready.
 875500: global: [sn:383] has 3 ready out of 4 sources. RTI 0)
 875500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2 (flattened 2), got phys reg 51
 875500: system.cpu.rename: [tid:0]: Register 51 is ready.
 875500: global: [sn:383] has 4 ready out of 4 sources. RTI 0)
 875500: global: Renamed reg 0 to physical reg 407 old mapping was 404
 875500: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 407.
 875500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=7), [sn:383].
 875500: global: Renamed reg 2 to physical reg 408 old mapping was 405
 875500: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 408.
 875500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=8), [sn:383].
 875500: global: Renamed reg 1 to physical reg 409 old mapping was 406
 875500: system.cpu.rename: [tid:0]: Renaming arch reg 1 to physical reg 409.
 875500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=9), [sn:383].
 875500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 875500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 1
 875500: system.cpu.rename: [tid:0]: Processing instruction [sn:384] with PC (0x14514=>0x14518).(0=>1).
 875500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 10
 875500: system.cpu.rename: [tid:0]: Register 10 is ready.
 875500: global: [sn:384] has 1 ready out of 5 sources. RTI 0)
 875500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 875500: system.cpu.rename: [tid:0]: Register 960 is ready.
 875500: global: [sn:384] has 2 ready out of 5 sources. RTI 0)
 875500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 875500: system.cpu.rename: [tid:0]: Register 325 is ready.
 875500: global: [sn:384] has 3 ready out of 5 sources. RTI 0)
 875500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 875500: system.cpu.rename: [tid:0]: Register 325 is ready.
 875500: global: [sn:384] has 4 ready out of 5 sources. RTI 0)
 875500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 875500: system.cpu.rename: [tid:0]: Register 325 is ready.
 875500: global: [sn:384] has 5 ready out of 5 sources. RTI 0)
 875500: global: Renamed reg 2 to physical reg 83 old mapping was 51
 875500: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 83.
 875500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=10), [sn:384].
 875500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 875500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 16, storesInProgress: 0, stores dispatchedToSQ: 0
 875500: system.cpu.rename: [tid:0]: Processing instruction [sn:385] with PC (0x14518=>0x1451c).(0=>1).
 875500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 99
 875500: system.cpu.rename: [tid:0]: Register 99 is not ready.
 875500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 875500: system.cpu.rename: [tid:0]: Register 960 is ready.
 875500: global: [sn:385] has 1 ready out of 6 sources. RTI 0)
 875500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 875500: system.cpu.rename: [tid:0]: Register 325 is ready.
 875500: global: [sn:385] has 2 ready out of 6 sources. RTI 0)
 875500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 875500: system.cpu.rename: [tid:0]: Register 325 is ready.
 875500: global: [sn:385] has 3 ready out of 6 sources. RTI 0)
 875500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 875500: system.cpu.rename: [tid:0]: Register 325 is ready.
 875500: global: [sn:385] has 4 ready out of 6 sources. RTI 0)
 875500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 5 (flattened 5), got phys reg 47
 875500: system.cpu.rename: [tid:0]: Register 47 is ready.
 875500: global: [sn:385] has 5 ready out of 6 sources. RTI 0)
 875500: system.cpu.rename: Activity this cycle.
 875500: system.cpu.iew: Issue: Processing [tid:0]
 875500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 875500: system.cpu.iew: Execute: Executing instructions from IQ.
 875500: system.cpu.iew: Execute: Processing PC (0x14500=>0x14504).(0=>1), [tid:0] [sn:378].
 875500: system.cpu.iew: Execute: Calculating address for memory reference.
 875500: system.cpu.iew.lsq.thread0: Executing load PC (0x14500=>0x14504).(0=>1), [sn:378]
 875500: global: RegFile: Access to int register 57, has data 0xbefffee8
 875500: global: RegFile: Access to cc register 325, has data 0
 875500: global: RegFile: Access to cc register 325, has data 0
 875500: global: RegFile: Access to cc register 325, has data 0
 875500: system.cpu.iew.lsq.thread0: Read called, load idx: 10, store idx: -1, storeHead: 10 addr: 0x77ee8
 875500: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:378] PC (0x14500=>0x14504).(0=>1)
 875500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 875500: system.cpu.iq: Not able to schedule any instructions.
 875500: system.cpu.iew: Processing [tid:0]
 875500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 875500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 875500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 875500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 875500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 875500: system.cpu.iew: IQ has 51 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 16 free entries.
 875500: system.cpu.iew: Activity this cycle.
 875500: system.cpu.commit: Getting instructions from Rename stage.
 875500: system.cpu.commit: Trying to commit instructions in the ROB.
 875500: system.cpu.commit: [tid:0]: Marking PC (0x14500=>0x14504).(1=>2), [sn:379] ready within ROB.
 875500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:378] PC (0x14500=>0x14504).(0=>1) is head of ROB and not ready
 875500: system.cpu.commit: [tid:0]: ROB has 5 insts & 35 free entries.
 875500: system.cpu: Activity: 11
 875500: system.cpu: Scheduling next tick!
 875500: system.cpu.iq: Processing FU completion [sn:382]
 875500: system.cpu: CPU already running.
 876000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 876000: system.cpu.fetch: Running stage.
 876000: system.cpu.fetch: Attempting to fetch from [tid:0]
 876000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 876000: global: DynInst: [sn:398] Instruction created. Instcount for system.cpu = 70
 876000: system.cpu.fetch: [tid:0]: Instruction PC 0x1454c (0) created [sn:398].
 876000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [sp, #0]
 876000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 876000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14550=>0x14554).(0=>1).
 876000: system.cpu.fetch: [tid:0] Fetching cache line 0x14550 for addr 0x14550
 876000: system.cpu: CPU already running.
 876000: system.cpu.fetch: Fetch: Doing instruction read.
 876000: system.cpu.fetch: [tid:0]: Doing Icache access.
 876000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 876000: system.cpu.fetch: Deactivating stage.
 876000: system.cpu: Activity: 10
 876000: system.cpu.fetch: [tid:0][sn:398]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 876000: system.cpu.fetch: Activity this cycle.
 876000: system.cpu: Activity: 11
 876000: system.cpu.decode: Processing [tid:0]
 876000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 876000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 876000: system.cpu.decode: [tid:0]: Processing instruction [sn:391] with PC (0x14530=>0x14534).(0=>1)
 876000: system.cpu.decode: [tid:0]: Processing instruction [sn:392] with PC (0x14534=>0x14538).(0=>1)
 876000: system.cpu.decode: [tid:0]: Processing instruction [sn:393] with PC (0x14538=>0x1453c).(0=>1)
 876000: system.cpu.decode: Activity this cycle.
 876000: system.cpu.rename: Processing [tid:0]
 876000: system.cpu.rename: [tid:0]: Free IQ: 51, Free ROB: 35, Free LQ: 14, Free SQ: 16
 876000: system.cpu.rename: [tid:0]: 3 instructions not yet in ROB
 876000: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 3, dispatched Insts: 0
 876000: system.cpu.rename: [tid:0]: 32 rob free
 876000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 51, instsInProgress: 3, dispatched Insts: 0
 876000: system.cpu.rename: [tid:0]: 48 iq free
 876000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 1, loads dispatchedToLQ: 0
 876000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 876000: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 3, dispatched Insts: 0
 876000: system.cpu.rename: [tid:0]: 32 rob free
 876000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 51, instsInProgress: 3, dispatched Insts: 0
 876000: system.cpu.rename: [tid:0]: 48 iq free
 876000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 876000: system.cpu.rename: [tid:0]: 3 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 876000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 876000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 1, loads dispatchedToLQ: 0
 876000: system.cpu.rename: [tid:0]: Processing instruction [sn:386] with PC (0x1451c=>0x14520).(0=>1).
 876000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13 (flattened 13), got phys reg 77
 876000: system.cpu.rename: [tid:0]: Register 77 is ready.
 876000: global: [sn:386] has 1 ready out of 5 sources. RTI 0)
 876000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 876000: system.cpu.rename: [tid:0]: Register 960 is ready.
 876000: global: [sn:386] has 2 ready out of 5 sources. RTI 0)
 876000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 876000: system.cpu.rename: [tid:0]: Register 325 is ready.
 876000: global: [sn:386] has 3 ready out of 5 sources. RTI 0)
 876000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 876000: system.cpu.rename: [tid:0]: Register 325 is ready.
 876000: global: [sn:386] has 4 ready out of 5 sources. RTI 0)
 876000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 876000: system.cpu.rename: [tid:0]: Register 325 is ready.
 876000: global: [sn:386] has 5 ready out of 5 sources. RTI 0)
 876000: global: Renamed reg 3 to physical reg 104 old mapping was 99
 876000: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 104.
 876000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=11), [sn:386].
 876000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 876000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 16, storesInProgress: 1, stores dispatchedToSQ: 0
 876000: system.cpu.rename: [tid:0]: Processing instruction [sn:387] with PC (0x14520=>0x14524).(0=>1).
 876000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 4 (flattened 4), got phys reg 79
 876000: system.cpu.rename: [tid:0]: Register 79 is ready.
 876000: global: [sn:387] has 1 ready out of 6 sources. RTI 0)
 876000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 876000: system.cpu.rename: [tid:0]: Register 960 is ready.
 876000: global: [sn:387] has 2 ready out of 6 sources. RTI 0)
 876000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 876000: system.cpu.rename: [tid:0]: Register 325 is ready.
 876000: global: [sn:387] has 3 ready out of 6 sources. RTI 0)
 876000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 876000: system.cpu.rename: [tid:0]: Register 325 is ready.
 876000: global: [sn:387] has 4 ready out of 6 sources. RTI 0)
 876000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 876000: system.cpu.rename: [tid:0]: Register 325 is ready.
 876000: global: [sn:387] has 5 ready out of 6 sources. RTI 0)
 876000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 6 (flattened 6), got phys reg 105
 876000: system.cpu.rename: [tid:0]: Register 105 is ready.
 876000: global: [sn:387] has 6 ready out of 6 sources. RTI 0)
 876000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 876000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 16, storesInProgress: 2, stores dispatchedToSQ: 0
 876000: system.cpu.rename: [tid:0]: Processing instruction [sn:388] with PC (0x14524=>0x14528).(0=>1).
 876000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2 (flattened 2), got phys reg 83
 876000: system.cpu.rename: [tid:0]: Register 83 is not ready.
 876000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 876000: system.cpu.rename: [tid:0]: Register 960 is ready.
 876000: global: [sn:388] has 1 ready out of 6 sources. RTI 0)
 876000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 876000: system.cpu.rename: [tid:0]: Register 325 is ready.
 876000: global: [sn:388] has 2 ready out of 6 sources. RTI 0)
 876000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 876000: system.cpu.rename: [tid:0]: Register 325 is ready.
 876000: global: [sn:388] has 3 ready out of 6 sources. RTI 0)
 876000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 876000: system.cpu.rename: [tid:0]: Register 325 is ready.
 876000: global: [sn:388] has 4 ready out of 6 sources. RTI 0)
 876000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 104
 876000: system.cpu.rename: [tid:0]: Register 104 is not ready.
 876000: system.cpu.rename: Activity this cycle.
 876000: system.cpu.iew: Issue: Processing [tid:0]
 876000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 876000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14510=>0x14514).(0=>1) [sn:383] [tid:0] to IQ.
 876000: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:383]
 876000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14514=>0x14518).(0=>1) [sn:384] [tid:0] to IQ.
 876000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:384]
 876000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 876000: system.cpu.iew.lsq.thread0: Inserting load PC (0x14514=>0x14518).(0=>1), idx:12 [sn:384]
 876000: system.cpu.iq: Adding instruction [sn:384] PC (0x14514=>0x14518).(0=>1) to the IQ.
 876000: memdepentry: Memory dependency entry created.  memdep_count=3 (0x14514=>0x14518).(0=>1)
 876000: global: Inst 0x14514 with index 325 had no SSID
 876000: system.cpu.memDep0: No dependency for inst PC (0x14514=>0x14518).(0=>1) [sn:384].
 876000: system.cpu.memDep0: Adding instruction [sn:384] to the ready list.
 876000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14514=>0x14518).(0=>1) opclass:32 [sn:384].
 876000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14518=>0x1451c).(0=>1) [sn:385] [tid:0] to IQ.
 876000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:385]
 876000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 876000: system.cpu.iew.lsq.thread0: Inserting store PC (0x14518=>0x1451c).(0=>1), idx:10 [sn:385]
 876000: system.cpu.iq: Adding instruction [sn:385] PC (0x14518=>0x1451c).(0=>1) to the IQ.
 876000: system.cpu.iq: Instruction PC (0x14518=>0x1451c).(0=>1) has src reg 99 that is being added to the dependency chain.
 876000: memdepentry: Memory dependency entry created.  memdep_count=4 (0x14518=>0x1451c).(0=>1)
 876000: global: Inst 0x14518 with index 326 had no SSID
 876000: system.cpu.memDep0: No dependency for inst PC (0x14518=>0x1451c).(0=>1) [sn:385].
 876000: system.cpu.memDep0: Inserting store PC (0x14518=>0x1451c).(0=>1) [sn:385].
 876000: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:383]
 876000: system.cpu.iew: Execute: Executing instructions from IQ.
 876000: system.cpu.iew: Execute: Processing PC (0x1450c=>0x14510).(0=>1), [tid:0] [sn:382].
 876000: system.cpu.iew: Execute: Calculating address for memory reference.
 876000: system.cpu.iew.lsq.thread0: Executing load PC (0x1450c=>0x14510).(0=>1), [sn:382]
 876000: global: RegFile: Access to cc register 325, has data 0
 876000: global: RegFile: Access to cc register 325, has data 0
 876000: global: RegFile: Access to cc register 325, has data 0
 876000: system.cpu.iew.lsq.thread0: Read called, load idx: 11, store idx: -1, storeHead: 10 addr: 0xc67c
 876000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:382] PC (0x1450c=>0x14510).(0=>1)
 876000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 876000: system.cpu.iq: Thread 0: Issuing instruction PC (0x14514=>0x14518).(0=>1) [sn:384]
 876000: system.cpu.memDep0: Issuing instruction PC 0x14514 [sn:384].
 876000: system.cpu.iew: Processing [tid:0]
 876000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 876000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 876000: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 876000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 876000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 876000: system.cpu.iew: IQ has 49 free entries (Can schedule: 0).  LQ has 13 free entries. SQ has 15 free entries.
 876000: system.cpu.iew: Activity this cycle.
 876000: system.cpu.commit: Getting instructions from Rename stage.
 876000: system.cpu.commit: Inserting PC (0x14510=>0x14514).(0=>1) [sn:383] [tid:0] into ROB.
 876000: system.cpu.rob: Adding inst PC (0x14510=>0x14514).(0=>1) to the ROB.
 876000: system.cpu.rob: [tid:0] Now has 6 instructions.
 876000: system.cpu.commit: Inserting PC (0x14514=>0x14518).(0=>1) [sn:384] [tid:0] into ROB.
 876000: system.cpu.rob: Adding inst PC (0x14514=>0x14518).(0=>1) to the ROB.
 876000: system.cpu.rob: [tid:0] Now has 7 instructions.
 876000: system.cpu.commit: Inserting PC (0x14518=>0x1451c).(0=>1) [sn:385] [tid:0] into ROB.
 876000: system.cpu.rob: Adding inst PC (0x14518=>0x1451c).(0=>1) to the ROB.
 876000: system.cpu.rob: [tid:0] Now has 8 instructions.
 876000: system.cpu.commit: Trying to commit instructions in the ROB.
 876000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:378] PC (0x14500=>0x14504).(0=>1) is head of ROB and not ready
 876000: system.cpu.commit: [tid:0]: ROB has 8 insts & 32 free entries.
 876000: system.cpu.commit: Activity This Cycle.
 876000: system.cpu: Activity: 10
 876000: system.cpu: Scheduling next tick!
 876500: system.cpu.icache_port: Fetch unit received timing
 876500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 876500: system.cpu: CPU already running.
 876500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 876500: system.cpu.fetch: Activating stage.
 876500: system.cpu: Activity: 11
 876500: system.cpu.iew.lsq.thread0: Writeback event [sn:378].
 876500: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:378].
 876500: system.cpu: CPU already running.
 876500: global: RegFile: Access to cc register 325, has data 0
 876500: global: RegFile: Access to cc register 325, has data 0
 876500: global: RegFile: Access to cc register 325, has data 0
 876500: global: RegFile: Setting int register 101 to 0xf
 876500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 876500: system.cpu.iew: Activity this cycle.
 876500: system.cpu: Activity: 12
 876500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 876500: system.cpu.fetch: Running stage.
 876500: system.cpu.fetch: Attempting to fetch from [tid:0]
 876500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 876500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 876500: global: DynInst: [sn:399] Instruction created. Instcount for system.cpu = 71
 876500: system.cpu.fetch: [tid:0]: Instruction PC 0x14550 (0) created [sn:399].
 876500: system.cpu.fetch: [tid:0]: Instruction is:   str   r7, [r2, #0]
 876500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 876500: global: DynInst: [sn:400] Instruction created. Instcount for system.cpu = 72
 876500: system.cpu.fetch: [tid:0]: Instruction PC 0x14554 (0) created [sn:400].
 876500: system.cpu.fetch: [tid:0]: Instruction is:   str   r3, [r4, #0]
 876500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 876500: global: DynInst: [sn:401] Instruction created. Instcount for system.cpu = 73
 876500: system.cpu.fetch: [tid:0]: Instruction PC 0x14558 (0) created [sn:401].
 876500: system.cpu.fetch: [tid:0]: Instruction is:   bne   
 876500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 876500: system.cpu.fetch: [tid:0]: [sn:401]:Branch predicted to be not taken.
 876500: system.cpu.fetch: [tid:0]: [sn:401] Branch predicted to go to (0x1455c=>0x14560).(0=>1).
 876500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 876500: system.cpu.fetch: [tid:0][sn:399]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 876500: system.cpu.fetch: [tid:0][sn:400]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 876500: system.cpu.fetch: [tid:0][sn:401]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 876500: system.cpu.fetch: Activity this cycle.
 876500: system.cpu.decode: Processing [tid:0]
 876500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 876500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 876500: system.cpu.decode: [tid:0]: Processing instruction [sn:394] with PC (0x1453c=>0x14540).(0=>1)
 876500: system.cpu.decode: Activity this cycle.
 876500: system.cpu.rename: Processing [tid:0]
 876500: system.cpu.rename: [tid:0]: Free IQ: 49, Free ROB: 32, Free LQ: 13, Free SQ: 15
 876500: system.cpu.rename: [tid:0]: 6 instructions not yet in ROB
 876500: system.cpu.rename: calcFreeROBEntires: free robEntries: 32, instsInProgress: 6, dispatched Insts: 3
 876500: system.cpu.rename: [tid:0]: 29 rob free
 876500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 49, instsInProgress: 6, dispatched Insts: 3
 876500: system.cpu.rename: [tid:0]: 46 iq free
 876500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 2, loads dispatchedToLQ: 1
 876500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 876500: system.cpu.rename: calcFreeROBEntires: free robEntries: 32, instsInProgress: 6, dispatched Insts: 3
 876500: system.cpu.rename: [tid:0]: 29 rob free
 876500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 49, instsInProgress: 6, dispatched Insts: 3
 876500: system.cpu.rename: [tid:0]: 46 iq free
 876500: system.cpu.rename: [tid:0]: 2 available instructions to send iew.
 876500: system.cpu.rename: [tid:0]: 6 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 876500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 876500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 2, loads dispatchedToLQ: 1
 876500: system.cpu.rename: [tid:0]: Processing instruction [sn:389] with PC (0x14528=>0x1452c).(0=>1).
 876500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 10
 876500: system.cpu.rename: [tid:0]: Register 10 is ready.
 876500: global: [sn:389] has 1 ready out of 5 sources. RTI 0)
 876500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 876500: system.cpu.rename: [tid:0]: Register 960 is ready.
 876500: global: [sn:389] has 2 ready out of 5 sources. RTI 0)
 876500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 876500: system.cpu.rename: [tid:0]: Register 325 is ready.
 876500: global: [sn:389] has 3 ready out of 5 sources. RTI 0)
 876500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 876500: system.cpu.rename: [tid:0]: Register 325 is ready.
 876500: global: [sn:389] has 4 ready out of 5 sources. RTI 0)
 876500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 876500: system.cpu.rename: [tid:0]: Register 325 is ready.
 876500: global: [sn:389] has 5 ready out of 5 sources. RTI 0)
 876500: global: Renamed reg 2 to physical reg 84 old mapping was 83
 876500: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 84.
 876500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=12), [sn:389].
 876500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 876500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 3, loads dispatchedToLQ: 1
 876500: system.cpu.rename: [tid:0]: Processing instruction [sn:390] with PC (0x1452c=>0x14530).(0=>1).
 876500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 10
 876500: system.cpu.rename: [tid:0]: Register 10 is ready.
 876500: global: [sn:390] has 1 ready out of 5 sources. RTI 0)
 876500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 876500: system.cpu.rename: [tid:0]: Register 960 is ready.
 876500: global: [sn:390] has 2 ready out of 5 sources. RTI 0)
 876500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 876500: system.cpu.rename: [tid:0]: Register 325 is ready.
 876500: global: [sn:390] has 3 ready out of 5 sources. RTI 0)
 876500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 876500: system.cpu.rename: [tid:0]: Register 325 is ready.
 876500: global: [sn:390] has 4 ready out of 5 sources. RTI 0)
 876500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 876500: system.cpu.rename: [tid:0]: Register 325 is ready.
 876500: global: [sn:390] has 5 ready out of 5 sources. RTI 0)
 876500: global: Renamed reg 3 to physical reg 106 old mapping was 104
 876500: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 106.
 876500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=13), [sn:390].
 876500: system.cpu.rename: Activity this cycle.
 876500: system.cpu.iew: Issue: Processing [tid:0]
 876500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 876500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1451c=>0x14520).(0=>1) [sn:386] [tid:0] to IQ.
 876500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:386]
 876500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 876500: system.cpu.iew.lsq.thread0: Inserting load PC (0x1451c=>0x14520).(0=>1), idx:13 [sn:386]
 876500: system.cpu.iq: Adding instruction [sn:386] PC (0x1451c=>0x14520).(0=>1) to the IQ.
 876500: memdepentry: Memory dependency entry created.  memdep_count=5 (0x1451c=>0x14520).(0=>1)
 876500: global: Inst 0x1451c with index 327 had no SSID
 876500: system.cpu.memDep0: No dependency for inst PC (0x1451c=>0x14520).(0=>1) [sn:386].
 876500: system.cpu.memDep0: Adding instruction [sn:386] to the ready list.
 876500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1451c=>0x14520).(0=>1) opclass:32 [sn:386].
 876500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14520=>0x14524).(0=>1) [sn:387] [tid:0] to IQ.
 876500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:387]
 876500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 876500: system.cpu.iew.lsq.thread0: Inserting store PC (0x14520=>0x14524).(0=>1), idx:11 [sn:387]
 876500: system.cpu.iq: Adding instruction [sn:387] PC (0x14520=>0x14524).(0=>1) to the IQ.
 876500: memdepentry: Memory dependency entry created.  memdep_count=6 (0x14520=>0x14524).(0=>1)
 876500: global: Inst 0x14520 with index 328 had no SSID
 876500: system.cpu.memDep0: No dependency for inst PC (0x14520=>0x14524).(0=>1) [sn:387].
 876500: system.cpu.memDep0: Adding instruction [sn:387] to the ready list.
 876500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14520=>0x14524).(0=>1) opclass:33 [sn:387].
 876500: system.cpu.memDep0: Inserting store PC (0x14520=>0x14524).(0=>1) [sn:387].
 876500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14524=>0x14528).(0=>1) [sn:388] [tid:0] to IQ.
 876500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:388]
 876500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 876500: system.cpu.iew.lsq.thread0: Inserting store PC (0x14524=>0x14528).(0=>1), idx:12 [sn:388]
 876500: system.cpu.iq: Adding instruction [sn:388] PC (0x14524=>0x14528).(0=>1) to the IQ.
 876500: system.cpu.iq: Instruction PC (0x14524=>0x14528).(0=>1) has src reg 83 that is being added to the dependency chain.
 876500: system.cpu.iq: Instruction PC (0x14524=>0x14528).(0=>1) has src reg 104 that is being added to the dependency chain.
 876500: memdepentry: Memory dependency entry created.  memdep_count=7 (0x14524=>0x14528).(0=>1)
 876500: global: Inst 0x14524 with index 329 had no SSID
 876500: system.cpu.memDep0: No dependency for inst PC (0x14524=>0x14528).(0=>1) [sn:388].
 876500: system.cpu.memDep0: Inserting store PC (0x14524=>0x14528).(0=>1) [sn:388].
 876500: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:383]
 876500: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:383]
 876500: global: RegFile: Access to cc register 325, has data 0
 876500: global: RegFile: Access to cc register 325, has data 0
 876500: global: RegFile: Access to cc register 325, has data 0
 876500: global: RegFile: Access to int register 51, has data 0xffffffff
 876500: global: RegFile: Setting cc register 407 to 0x2
 876500: global: RegFile: Setting cc register 408 to 0
 876500: global: RegFile: Setting cc register 409 to 0x1
 876500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1, wbActual:1
 876500: system.cpu.iq: Waking dependents of completed instruction.
 876500: system.cpu.iq: Waking any dependents on register 407.
 876500: system.cpu.iq: Waking any dependents on register 408.
 876500: system.cpu.iq: Waking any dependents on register 409.
 876500: system.cpu.iew: Sending instructions to commit, [sn:378] PC (0x14500=>0x14504).(0=>1).
 876500: system.cpu.iew: Setting Destination Register 101
 876500: system.cpu.scoreboard: Setting reg 101 as ready
 876500: system.cpu.iq: Waking dependents of completed instruction.
 876500: system.cpu.iq: Completing mem instruction PC: (0x14500=>0x14504).(0=>1) [sn:378]
 876500: system.cpu.memDep0: Completed mem instruction PC (0x14500=>0x14504).(0=>1) [sn:378].
 876500: memdepentry: Memory dependency entry deleted.  memdep_count=6 (0x14500=>0x14504).(0=>1)
 876500: system.cpu.iq: Waking any dependents on register 101.
 876500: system.cpu.iq: Waking up a dependent instruction, [sn:380] PC (0x14504=>0x14508).(0=>1).
 876500: global: [sn:380] has 4 ready out of 4 sources. RTI 0)
 876500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14504=>0x14508).(0=>1) opclass:1 [sn:380].
 876500: system.cpu.iew: Sending instructions to commit, [sn:383] PC (0x14510=>0x14514).(0=>1).
 876500: system.cpu.iew: Setting Destination Register 407
 876500: system.cpu.scoreboard: Setting reg 407 as ready
 876500: system.cpu.iew: Setting Destination Register 408
 876500: system.cpu.scoreboard: Setting reg 408 as ready
 876500: system.cpu.iew: Setting Destination Register 409
 876500: system.cpu.scoreboard: Setting reg 409 as ready
 876500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 876500: system.cpu.iq: Thread 0: Issuing instruction PC (0x14504=>0x14508).(0=>1) [sn:380]
 876500: system.cpu.iq: Thread 0: Issuing instruction PC (0x1451c=>0x14520).(0=>1) [sn:386]
 876500: system.cpu.memDep0: Issuing instruction PC 0x1451c [sn:386].
 876500: system.cpu.iq: Thread 0: Issuing instruction PC (0x14520=>0x14524).(0=>1) [sn:387]
 876500: system.cpu.memDep0: Issuing instruction PC 0x14520 [sn:387].
 876500: system.cpu.iew: Processing [tid:0]
 876500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 876500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 876500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 876500: system.cpu.iew: IQ has 48 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 13 free entries.
 876500: system.cpu.commit: Getting instructions from Rename stage.
 876500: system.cpu.commit: Inserting PC (0x1451c=>0x14520).(0=>1) [sn:386] [tid:0] into ROB.
 876500: system.cpu.rob: Adding inst PC (0x1451c=>0x14520).(0=>1) to the ROB.
 876500: system.cpu.rob: [tid:0] Now has 9 instructions.
 876500: system.cpu.commit: Inserting PC (0x14520=>0x14524).(0=>1) [sn:387] [tid:0] into ROB.
 876500: system.cpu.rob: Adding inst PC (0x14520=>0x14524).(0=>1) to the ROB.
 876500: system.cpu.rob: [tid:0] Now has 10 instructions.
 876500: system.cpu.commit: Inserting PC (0x14524=>0x14528).(0=>1) [sn:388] [tid:0] into ROB.
 876500: system.cpu.rob: Adding inst PC (0x14524=>0x14528).(0=>1) to the ROB.
 876500: system.cpu.rob: [tid:0] Now has 11 instructions.
 876500: system.cpu.commit: Trying to commit instructions in the ROB.
 876500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:378] PC (0x14500=>0x14504).(0=>1) is head of ROB and not ready
 876500: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 876500: system.cpu.commit: Activity This Cycle.
 876500: system.cpu: Activity: 11
 876500: system.cpu: Scheduling next tick!
 876500: system.cpu.iq: Processing FU completion [sn:384]
 876500: system.cpu: CPU already running.
 877000: system.cpu.iew.lsq.thread0: Writeback event [sn:382].
 877000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:382].
 877000: system.cpu: CPU already running.
 877000: global: RegFile: Access to cc register 325, has data 0
 877000: global: RegFile: Access to cc register 325, has data 0
 877000: global: RegFile: Access to cc register 325, has data 0
 877000: global: RegFile: Setting int register 99 to 0x85f24
 877000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 877000: system.cpu.iew: Activity this cycle.
 877000: system.cpu: Activity: 12
 877000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 877000: system.cpu.fetch: Running stage.
 877000: system.cpu.fetch: Attempting to fetch from [tid:0]
 877000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 877000: global: DynInst: [sn:402] Instruction created. Instcount for system.cpu = 74
 877000: system.cpu.fetch: [tid:0]: Instruction PC 0x1455c (0) created [sn:402].
 877000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #288]
 877000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 877000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14560=>0x14564).(0=>1).
 877000: system.cpu.fetch: [tid:0] Fetching cache line 0x14560 for addr 0x14560
 877000: system.cpu: CPU already running.
 877000: system.cpu.fetch: Fetch: Doing instruction read.
 877000: system.cpu.fetch: [tid:0]: Doing Icache access.
 877000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 877000: system.cpu.fetch: Deactivating stage.
 877000: system.cpu: Activity: 11
 877000: system.cpu.fetch: [tid:0][sn:402]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 877000: system.cpu.fetch: Activity this cycle.
 877000: system.cpu.decode: Processing [tid:0]
 877000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 877000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 877000: system.cpu.decode: [tid:0]: Processing instruction [sn:395] with PC (0x14540=>0x14544).(0=>1)
 877000: system.cpu.decode: [tid:0]: Processing instruction [sn:396] with PC (0x14544=>0x14548).(0=>1)
 877000: system.cpu.decode: [tid:0]: Processing instruction [sn:397] with PC (0x14548=>0x1454c).(0=>1)
 877000: system.cpu.decode: Activity this cycle.
 877000: system.cpu.rename: Processing [tid:0]
 877000: system.cpu.rename: [tid:0]: Free IQ: 49, Free ROB: 29, Free LQ: 13, Free SQ: 15
 877000: system.cpu.rename: [tid:0]: 5 instructions not yet in ROB
 877000: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 5, dispatched Insts: 3
 877000: system.cpu.rename: [tid:0]: 27 rob free
 877000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 49, instsInProgress: 5, dispatched Insts: 3
 877000: system.cpu.rename: [tid:0]: 47 iq free
 877000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 3, loads dispatchedToLQ: 1
 877000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 877000: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 5, dispatched Insts: 3
 877000: system.cpu.rename: [tid:0]: 27 rob free
 877000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 49, instsInProgress: 5, dispatched Insts: 3
 877000: system.cpu.rename: [tid:0]: 47 iq free
 877000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 877000: system.cpu.rename: [tid:0]: 5 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 877000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 877000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 15, storesInProgress: 2, stores dispatchedToSQ: 2
 877000: system.cpu.rename: [tid:0]: Processing instruction [sn:391] with PC (0x14530=>0x14534).(0=>1).
 877000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2 (flattened 2), got phys reg 84
 877000: system.cpu.rename: [tid:0]: Register 84 is not ready.
 877000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 877000: system.cpu.rename: [tid:0]: Register 960 is ready.
 877000: global: [sn:391] has 1 ready out of 6 sources. RTI 0)
 877000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 877000: system.cpu.rename: [tid:0]: Register 325 is ready.
 877000: global: [sn:391] has 2 ready out of 6 sources. RTI 0)
 877000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 877000: system.cpu.rename: [tid:0]: Register 325 is ready.
 877000: global: [sn:391] has 3 ready out of 6 sources. RTI 0)
 877000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 877000: system.cpu.rename: [tid:0]: Register 325 is ready.
 877000: global: [sn:391] has 4 ready out of 6 sources. RTI 0)
 877000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 11 (flattened 11), got phys reg 88
 877000: system.cpu.rename: [tid:0]: Register 88 is ready.
 877000: global: [sn:391] has 5 ready out of 6 sources. RTI 0)
 877000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 877000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 15, storesInProgress: 3, stores dispatchedToSQ: 2
 877000: system.cpu.rename: [tid:0]: Processing instruction [sn:392] with PC (0x14534=>0x14538).(0=>1).
 877000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 106
 877000: system.cpu.rename: [tid:0]: Register 106 is not ready.
 877000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 877000: system.cpu.rename: [tid:0]: Register 960 is ready.
 877000: global: [sn:392] has 1 ready out of 6 sources. RTI 0)
 877000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 877000: system.cpu.rename: [tid:0]: Register 325 is ready.
 877000: global: [sn:392] has 2 ready out of 6 sources. RTI 0)
 877000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 877000: system.cpu.rename: [tid:0]: Register 325 is ready.
 877000: global: [sn:392] has 3 ready out of 6 sources. RTI 0)
 877000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 877000: system.cpu.rename: [tid:0]: Register 325 is ready.
 877000: global: [sn:392] has 4 ready out of 6 sources. RTI 0)
 877000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 9 (flattened 9), got phys reg 91
 877000: system.cpu.rename: [tid:0]: Register 91 is ready.
 877000: global: [sn:392] has 5 ready out of 6 sources. RTI 0)
 877000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 877000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 3, loads dispatchedToLQ: 1
 877000: system.cpu.rename: [tid:0]: Processing instruction [sn:393] with PC (0x14538=>0x1453c).(0=>1).
 877000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 10
 877000: system.cpu.rename: [tid:0]: Register 10 is ready.
 877000: global: [sn:393] has 1 ready out of 5 sources. RTI 0)
 877000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 877000: system.cpu.rename: [tid:0]: Register 960 is ready.
 877000: global: [sn:393] has 2 ready out of 5 sources. RTI 0)
 877000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 877000: system.cpu.rename: [tid:0]: Register 325 is ready.
 877000: global: [sn:393] has 3 ready out of 5 sources. RTI 0)
 877000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 877000: system.cpu.rename: [tid:0]: Register 325 is ready.
 877000: global: [sn:393] has 4 ready out of 5 sources. RTI 0)
 877000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 877000: system.cpu.rename: [tid:0]: Register 325 is ready.
 877000: global: [sn:393] has 5 ready out of 5 sources. RTI 0)
 877000: global: Renamed reg 2 to physical reg 117 old mapping was 84
 877000: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 117.
 877000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=14), [sn:393].
 877000: system.cpu.rename: Activity this cycle.
 877000: system.cpu.iew: Issue: Processing [tid:0]
 877000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 877000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14528=>0x1452c).(0=>1) [sn:389] [tid:0] to IQ.
 877000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:389]
 877000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 877000: system.cpu.iew.lsq.thread0: Inserting load PC (0x14528=>0x1452c).(0=>1), idx:14 [sn:389]
 877000: system.cpu.iq: Adding instruction [sn:389] PC (0x14528=>0x1452c).(0=>1) to the IQ.
 877000: memdepentry: Memory dependency entry created.  memdep_count=7 (0x14528=>0x1452c).(0=>1)
 877000: global: Inst 0x14528 with index 330 had no SSID
 877000: system.cpu.memDep0: No dependency for inst PC (0x14528=>0x1452c).(0=>1) [sn:389].
 877000: system.cpu.memDep0: Adding instruction [sn:389] to the ready list.
 877000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14528=>0x1452c).(0=>1) opclass:32 [sn:389].
 877000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1452c=>0x14530).(0=>1) [sn:390] [tid:0] to IQ.
 877000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:390]
 877000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 877000: system.cpu.iew.lsq.thread0: Inserting load PC (0x1452c=>0x14530).(0=>1), idx:15 [sn:390]
 877000: system.cpu.iq: Adding instruction [sn:390] PC (0x1452c=>0x14530).(0=>1) to the IQ.
 877000: memdepentry: Memory dependency entry created.  memdep_count=8 (0x1452c=>0x14530).(0=>1)
 877000: global: Inst 0x1452c with index 331 had no SSID
 877000: system.cpu.memDep0: No dependency for inst PC (0x1452c=>0x14530).(0=>1) [sn:390].
 877000: system.cpu.memDep0: Adding instruction [sn:390] to the ready list.
 877000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1452c=>0x14530).(0=>1) opclass:32 [sn:390].
 877000: system.cpu.iew: Execute: Executing instructions from IQ.
 877000: system.cpu.iew: Execute: Processing PC (0x14504=>0x14508).(0=>1), [tid:0] [sn:380].
 877000: global: RegFile: Access to cc register 325, has data 0
 877000: global: RegFile: Access to cc register 325, has data 0
 877000: global: RegFile: Access to cc register 325, has data 0
 877000: global: RegFile: Access to int register 101, has data 0xf
 877000: global: RegFile: Setting cc register 404 to 0
 877000: global: RegFile: Setting cc register 405 to 0
 877000: global: RegFile: Setting cc register 406 to 0x1
 877000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1, wbActual:1
 877000: system.cpu.iew: Execute: Executing instructions from IQ.
 877000: system.cpu.iew: Execute: Processing PC (0x14514=>0x14518).(0=>1), [tid:0] [sn:384].
 877000: system.cpu.iew: Execute: Calculating address for memory reference.
 877000: system.cpu.iew.lsq.thread0: Executing load PC (0x14514=>0x14518).(0=>1), [sn:384]
 877000: global: RegFile: Access to cc register 325, has data 0
 877000: global: RegFile: Access to cc register 325, has data 0
 877000: global: RegFile: Access to cc register 325, has data 0
 877000: system.cpu.iew.lsq.thread0: Read called, load idx: 12, store idx: -1, storeHead: 10 addr: 0xc684
 877000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:384] PC (0x14514=>0x14518).(0=>1)
 877000: system.cpu.iew: Sending instructions to commit, [sn:382] PC (0x1450c=>0x14510).(0=>1).
 877000: system.cpu.iew: Setting Destination Register 99
 877000: system.cpu.scoreboard: Setting reg 99 as ready
 877000: system.cpu.iq: Waking dependents of completed instruction.
 877000: system.cpu.iq: Completing mem instruction PC: (0x1450c=>0x14510).(0=>1) [sn:382]
 877000: system.cpu.memDep0: Completed mem instruction PC (0x1450c=>0x14510).(0=>1) [sn:382].
 877000: memdepentry: Memory dependency entry deleted.  memdep_count=7 (0x1450c=>0x14510).(0=>1)
 877000: system.cpu.iq: Waking any dependents on register 99.
 877000: system.cpu.iq: Waking up a dependent instruction, [sn:385] PC (0x14518=>0x1451c).(0=>1).
 877000: global: [sn:385] has 6 ready out of 6 sources. RTI 0)
 877000: system.cpu.iq: Checking if memory instruction can issue.
 877000: system.cpu.memDep0: Marking registers as ready for instruction PC (0x14518=>0x1451c).(0=>1) [sn:385].
 877000: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
 877000: system.cpu.memDep0: Adding instruction [sn:385] to the ready list.
 877000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14518=>0x1451c).(0=>1) opclass:33 [sn:385].
 877000: system.cpu.iew: Sending instructions to commit, [sn:380] PC (0x14504=>0x14508).(0=>1).
 877000: system.cpu.iew: Setting Destination Register 404
 877000: system.cpu.scoreboard: Setting reg 404 as ready
 877000: system.cpu.iew: Setting Destination Register 405
 877000: system.cpu.scoreboard: Setting reg 405 as ready
 877000: system.cpu.iew: Setting Destination Register 406
 877000: system.cpu.scoreboard: Setting reg 406 as ready
 877000: system.cpu.iq: Waking dependents of completed instruction.
 877000: system.cpu.iq: Waking any dependents on register 404.
 877000: system.cpu.iq: Waking up a dependent instruction, [sn:381] PC (0x14508=>0x1450c).(0=>1).
 877000: global: [sn:381] has 3 ready out of 3 sources. RTI 0)
 877000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14508=>0x1450c).(0=>1) opclass:1 [sn:381].
 877000: system.cpu.iq: Waking any dependents on register 405.
 877000: system.cpu.iq: Waking any dependents on register 406.
 877000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 877000: system.cpu.iq: Thread 0: Issuing instruction PC (0x14508=>0x1450c).(0=>1) [sn:381]
 877000: system.cpu.iq: Thread 0: Issuing instruction PC (0x14518=>0x1451c).(0=>1) [sn:385]
 877000: system.cpu.memDep0: Issuing instruction PC 0x14518 [sn:385].
 877000: system.cpu.iq: Thread 0: Issuing instruction PC (0x14528=>0x1452c).(0=>1) [sn:389]
 877000: system.cpu.memDep0: Issuing instruction PC 0x14528 [sn:389].
 877000: system.cpu.iew: Processing [tid:0]
 877000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 6
 877000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 877000: system.cpu.iew: [tid:0], Dispatch dispatched 2 instructions.
 877000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 877000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 6
 877000: system.cpu.iew: IQ has 48 free entries (Can schedule: 1).  LQ has 10 free entries. SQ has 13 free entries.
 877000: system.cpu.iew: IEW switching to active
 877000: system.cpu.iew: Activating stage.
 877000: system.cpu: Activity: 12
 877000: system.cpu.iew: Activity this cycle.
 877000: system.cpu.commit: Getting instructions from Rename stage.
 877000: system.cpu.commit: Inserting PC (0x14528=>0x1452c).(0=>1) [sn:389] [tid:0] into ROB.
 877000: system.cpu.rob: Adding inst PC (0x14528=>0x1452c).(0=>1) to the ROB.
 877000: system.cpu.rob: [tid:0] Now has 12 instructions.
 877000: system.cpu.commit: Inserting PC (0x1452c=>0x14530).(0=>1) [sn:390] [tid:0] into ROB.
 877000: system.cpu.rob: Adding inst PC (0x1452c=>0x14530).(0=>1) to the ROB.
 877000: system.cpu.rob: [tid:0] Now has 13 instructions.
 877000: system.cpu.commit: Trying to commit instructions in the ROB.
 877000: system.cpu.commit: [tid:0]: Marking PC (0x14500=>0x14504).(0=>1), [sn:378] ready within ROB.
 877000: system.cpu.commit: [tid:0]: Marking PC (0x14510=>0x14514).(0=>1), [sn:383] ready within ROB.
 877000: system.cpu.commit: [tid:0]: Instruction [sn:378] PC (0x14500=>0x14504).(0=>1) is head of ROB and ready to commit
 877000: system.cpu.commit: [tid:0]: ROB has 13 insts & 27 free entries.
 877000: system.cpu.commit: Activity This Cycle.
 877000: system.cpu.commit: Activating stage.
 877000: system.cpu: Activity: 13
 877000: system.cpu: Activity: 12
 877000: system.cpu: Scheduling next tick!
 877000: system.cpu.iq: Processing FU completion [sn:387]
 877000: system.cpu: CPU already running.
 877000: system.cpu.iq: Processing FU completion [sn:386]
 877000: system.cpu: CPU already running.
 877500: system.cpu.icache_port: Fetch unit received timing
 877500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 877500: system.cpu: CPU already running.
 877500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 877500: system.cpu.fetch: Activating stage.
 877500: system.cpu: Activity: 13
 877500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 877500: system.cpu.fetch: Running stage.
 877500: system.cpu.fetch: Attempting to fetch from [tid:0]
 877500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 877500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 877500: global: DynInst: [sn:403] Instruction created. Instcount for system.cpu = 75
 877500: system.cpu.fetch: [tid:0]: Instruction PC 0x14560 (0) created [sn:403].
 877500: system.cpu.fetch: [tid:0]: Instruction is:   cmps   r1, #0
 877500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 877500: global: DynInst: [sn:404] Instruction created. Instcount for system.cpu = 76
 877500: system.cpu.fetch: [tid:0]: Instruction PC 0x14564 (0) created [sn:404].
 877500: system.cpu.fetch: [tid:0]: Instruction is:   cmpseq   r12, #0
 877500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 877500: global: DynInst: [sn:405] Instruction created. Instcount for system.cpu = 77
 877500: system.cpu.fetch: [tid:0]: Instruction PC 0x14568 (0) created [sn:405].
 877500: system.cpu.fetch: [tid:0]: Instruction is:   moveq   r2, #0
 877500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 877500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 877500: system.cpu.fetch: [tid:0][sn:403]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 877500: system.cpu.fetch: [tid:0][sn:404]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 877500: system.cpu.fetch: [tid:0][sn:405]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 877500: system.cpu.fetch: Activity this cycle.
 877500: system.cpu: Activity: 14
 877500: system.cpu.decode: Processing [tid:0]
 877500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 877500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 877500: system.cpu.decode: [tid:0]: Processing instruction [sn:398] with PC (0x1454c=>0x14550).(0=>1)
 877500: system.cpu.decode: Activity this cycle.
 877500: system.cpu.rename: Processing [tid:0]
 877500: system.cpu.rename: [tid:0]: Free IQ: 48, Free ROB: 27, Free LQ: 10, Free SQ: 13
 877500: system.cpu.rename: [tid:0]: 5 instructions not yet in ROB
 877500: system.cpu.rename: calcFreeROBEntires: free robEntries: 27, instsInProgress: 5, dispatched Insts: 2
 877500: system.cpu.rename: [tid:0]: 24 rob free
 877500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 48, instsInProgress: 5, dispatched Insts: 2
 877500: system.cpu.rename: [tid:0]: 45 iq free
 877500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 10, loadsInProgress: 3, loads dispatchedToLQ: 2
 877500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 877500: system.cpu.rename: calcFreeROBEntires: free robEntries: 27, instsInProgress: 5, dispatched Insts: 2
 877500: system.cpu.rename: [tid:0]: 24 rob free
 877500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 48, instsInProgress: 5, dispatched Insts: 2
 877500: system.cpu.rename: [tid:0]: 45 iq free
 877500: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
 877500: system.cpu.rename: [tid:0]: 5 insts pipelining from Rename | 2 insts dispatched to IQ last cycle.
 877500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 877500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 10, loadsInProgress: 3, loads dispatchedToLQ: 2
 877500: system.cpu.rename: [tid:0]: Processing instruction [sn:394] with PC (0x1453c=>0x14540).(0=>1).
 877500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 10
 877500: system.cpu.rename: [tid:0]: Register 10 is ready.
 877500: global: [sn:394] has 1 ready out of 5 sources. RTI 0)
 877500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 877500: system.cpu.rename: [tid:0]: Register 960 is ready.
 877500: global: [sn:394] has 2 ready out of 5 sources. RTI 0)
 877500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 877500: system.cpu.rename: [tid:0]: Register 325 is ready.
 877500: global: [sn:394] has 3 ready out of 5 sources. RTI 0)
 877500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 877500: system.cpu.rename: [tid:0]: Register 325 is ready.
 877500: global: [sn:394] has 4 ready out of 5 sources. RTI 0)
 877500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 877500: system.cpu.rename: [tid:0]: Register 325 is ready.
 877500: global: [sn:394] has 5 ready out of 5 sources. RTI 0)
 877500: global: Renamed reg 3 to physical reg 116 old mapping was 106
 877500: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 116.
 877500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=15), [sn:394].
 877500: system.cpu.rename: Activity this cycle.
 877500: system.cpu.iew: Issue: Processing [tid:0]
 877500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 877500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14530=>0x14534).(0=>1) [sn:391] [tid:0] to IQ.
 877500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:391]
 877500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 877500: system.cpu.iew.lsq.thread0: Inserting store PC (0x14530=>0x14534).(0=>1), idx:13 [sn:391]
 877500: system.cpu.iq: Adding instruction [sn:391] PC (0x14530=>0x14534).(0=>1) to the IQ.
 877500: system.cpu.iq: Instruction PC (0x14530=>0x14534).(0=>1) has src reg 84 that is being added to the dependency chain.
 877500: memdepentry: Memory dependency entry created.  memdep_count=8 (0x14530=>0x14534).(0=>1)
 877500: global: Inst 0x14530 with index 332 had no SSID
 877500: system.cpu.memDep0: No dependency for inst PC (0x14530=>0x14534).(0=>1) [sn:391].
 877500: system.cpu.memDep0: Inserting store PC (0x14530=>0x14534).(0=>1) [sn:391].
 877500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14534=>0x14538).(0=>1) [sn:392] [tid:0] to IQ.
 877500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:392]
 877500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 877500: system.cpu.iew.lsq.thread0: Inserting store PC (0x14534=>0x14538).(0=>1), idx:14 [sn:392]
 877500: system.cpu.iq: Adding instruction [sn:392] PC (0x14534=>0x14538).(0=>1) to the IQ.
 877500: system.cpu.iq: Instruction PC (0x14534=>0x14538).(0=>1) has src reg 106 that is being added to the dependency chain.
 877500: memdepentry: Memory dependency entry created.  memdep_count=9 (0x14534=>0x14538).(0=>1)
 877500: global: Inst 0x14534 with index 333 had no SSID
 877500: system.cpu.memDep0: No dependency for inst PC (0x14534=>0x14538).(0=>1) [sn:392].
 877500: system.cpu.memDep0: Inserting store PC (0x14534=>0x14538).(0=>1) [sn:392].
 877500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14538=>0x1453c).(0=>1) [sn:393] [tid:0] to IQ.
 877500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:393]
 877500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 877500: system.cpu.iew.lsq.thread0: Inserting load PC (0x14538=>0x1453c).(0=>1), idx:16 [sn:393]
 877500: system.cpu.iq: Adding instruction [sn:393] PC (0x14538=>0x1453c).(0=>1) to the IQ.
 877500: memdepentry: Memory dependency entry created.  memdep_count=10 (0x14538=>0x1453c).(0=>1)
 877500: global: Inst 0x14538 with index 334 had no SSID
 877500: system.cpu.memDep0: No dependency for inst PC (0x14538=>0x1453c).(0=>1) [sn:393].
 877500: system.cpu.memDep0: Adding instruction [sn:393] to the ready list.
 877500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14538=>0x1453c).(0=>1) opclass:32 [sn:393].
 877500: system.cpu.iew: Execute: Executing instructions from IQ.
 877500: system.cpu.iew: Execute: Processing PC (0x14508=>0x1450c).(0=>1), [tid:0] [sn:381].
 877500: global: RegFile: Access to cc register 404, has data 0
 877500: global: RegFile: Access to cc register 325, has data 0
 877500: global: RegFile: Access to cc register 325, has data 0
 877500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 877500: system.cpu.iew: Execute: Branch mispredict detected.
 877500: system.cpu.iew: Predicted target was PC: (0x1450c=>0x14510).(0=>1).
 877500: system.cpu.iew: Execute: Redirecting fetch to PC: (0x14508=>0x14464).(0=>1).
 877500: system.cpu.iew: [tid:0]: Squashing from a specific instruction, PC: (0x14508=>0x14464).(0=>1) [sn:381].
 877500: system.cpu.iew: Execute: Executing instructions from IQ.
 877500: system.cpu.iew: Execute: Processing PC (0x14520=>0x14524).(0=>1), [tid:0] [sn:387].
 877500: system.cpu.iew: Execute: Calculating address for memory reference.
 877500: system.cpu.iew.lsq.thread0: Executing store PC (0x14520=>0x14524).(0=>1) [sn:387]
 877500: global: RegFile: Access to int register 79, has data 0x85ac8
 877500: global: RegFile: Access to cc register 325, has data 0
 877500: global: RegFile: Access to cc register 325, has data 0
 877500: global: RegFile: Access to cc register 325, has data 0
 877500: global: RegFile: Access to int register 105, has data 0
 877500: system.cpu.iew.lsq.thread0: Doing write to store idx 11, addr 0x76acc | storeHead:10 [sn:387]
 877500: system.cpu.iew: Store instruction is fault. [sn:387]
 877500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1, wbActual:1
 877500: system.cpu.iew: Activity this cycle.
 877500: system.cpu.iew: Execute: Executing instructions from IQ.
 877500: system.cpu.iew: Execute: Processing PC (0x1451c=>0x14520).(0=>1), [tid:0] [sn:386].
 877500: system.cpu.iew: Execute: Calculating address for memory reference.
 877500: system.cpu.iew.lsq.thread0: Executing load PC (0x1451c=>0x14520).(0=>1), [sn:386]
 877500: global: RegFile: Access to int register 77, has data 0xbefffd38
 877500: global: RegFile: Access to cc register 325, has data 0
 877500: global: RegFile: Access to cc register 325, has data 0
 877500: global: RegFile: Access to cc register 325, has data 0
 877500: system.cpu.iew.lsq.thread0: Read called, load idx: 13, store idx: 11, storeHead: 10 addr: 0x77d3c
 877500: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:386] PC (0x1451c=>0x14520).(0=>1)
 877500: system.cpu.iew: Sending instructions to commit, [sn:381] PC (0x14508=>0x14464).(0=>1).
 877500: system.cpu.iq: Waking dependents of completed instruction.
 877500: system.cpu.iew: Sending instructions to commit, [sn:387] PC (0x14520=>0x14524).(0=>1).
 877500: system.cpu.iq: Waking dependents of completed instruction.
 877500: system.cpu.iq: Completing mem instruction PC: (0x14520=>0x14524).(0=>1) [sn:387]
 877500: system.cpu.memDep0: Completed mem instruction PC (0x14520=>0x14524).(0=>1) [sn:387].
 877500: memdepentry: Memory dependency entry deleted.  memdep_count=9 (0x14520=>0x14524).(0=>1)
 877500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 877500: system.cpu.iq: Thread 0: Issuing instruction PC (0x1452c=>0x14530).(0=>1) [sn:390]
 877500: system.cpu.memDep0: Issuing instruction PC 0x1452c [sn:390].
 877500: system.cpu.iew: Processing [tid:0]
 877500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 7
 877500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 5
 877500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 877500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 5
 877500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 7
 877500: system.cpu.iew: IQ has 46 free entries (Can schedule: 1).  LQ has 9 free entries. SQ has 11 free entries.
 877500: system.cpu.iew: Activity this cycle.
 877500: system.cpu.commit: Getting instructions from Rename stage.
 877500: system.cpu.commit: Inserting PC (0x14530=>0x14534).(0=>1) [sn:391] [tid:0] into ROB.
 877500: system.cpu.rob: Adding inst PC (0x14530=>0x14534).(0=>1) to the ROB.
 877500: system.cpu.rob: [tid:0] Now has 14 instructions.
 877500: system.cpu.commit: Inserting PC (0x14534=>0x14538).(0=>1) [sn:392] [tid:0] into ROB.
 877500: system.cpu.rob: Adding inst PC (0x14534=>0x14538).(0=>1) to the ROB.
 877500: system.cpu.rob: [tid:0] Now has 15 instructions.
 877500: system.cpu.commit: Inserting PC (0x14538=>0x1453c).(0=>1) [sn:393] [tid:0] into ROB.
 877500: system.cpu.rob: Adding inst PC (0x14538=>0x1453c).(0=>1) to the ROB.
 877500: system.cpu.rob: [tid:0] Now has 16 instructions.
 877500: system.cpu.commit: Trying to commit instructions in the ROB.
 877500: system.cpu.commit: Trying to commit head instruction, [sn:378] [tid:0]
 877500: system.cpu.commit: Committing instruction with [sn:378] PC (0x14500=>0x14504).(0=>1)
 877500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14500=>0x14504).(0=>1), [sn:378]
 877500: system.cpu: Removing committed instruction [tid:0] PC (0x14500=>0x14504).(0=>1) [sn:378]
 877500: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:378]
 877500: system.cpu.commit: Trying to commit head instruction, [sn:379] [tid:0]
 877500: system.cpu.commit: Committing instruction with [sn:379] PC (0x14500=>0x14504).(1=>2)
 877500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14500=>0x14504).(1=>2), [sn:379]
 877500: system.cpu: Removing committed instruction [tid:0] PC (0x14500=>0x14504).(1=>2) [sn:379]
 877500: system.cpu.commit: Instruction is committed successfully. num_committed: 2. [sn:379]
 877500: system.cpu.commit: [tid:0]: Marking PC (0x1450c=>0x14510).(0=>1), [sn:382] ready within ROB.
 877500: system.cpu.commit: [tid:0]: Marking PC (0x14504=>0x14508).(0=>1), [sn:380] ready within ROB.
 877500: system.cpu.commit: [tid:0]: Instruction [sn:380] PC (0x14504=>0x14508).(0=>1) is head of ROB and ready to commit
 877500: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
 877500: system.cpu.commit: Activity This Cycle.
 877500: system.cpu: Activity: 13
 877500: system.cpu: Removing instruction, [tid:0] [sn:378] PC (0x14500=>0x14504).(0=>1)
 877500: system.cpu: Removing instruction, [tid:0] [sn:379] PC (0x14500=>0x14504).(1=>2)
 877500: system.cpu: Scheduling next tick!
 877500: system.cpu.iq: Processing FU completion [sn:389]
 877500: system.cpu: CPU already running.
 877500: system.cpu.iq: Processing FU completion [sn:385]
 877500: system.cpu: CPU already running.
 878000: system.cpu.iew.lsq.thread0: Writeback event [sn:384].
 878000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:384].
 878000: system.cpu: CPU already running.
 878000: global: RegFile: Access to cc register 325, has data 0
 878000: global: RegFile: Access to cc register 325, has data 0
 878000: global: RegFile: Access to cc register 325, has data 0
 878000: global: RegFile: Setting int register 83 to 0x83fdc
 878000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 878000: system.cpu.iew: Activity this cycle.
 878000: system.cpu: Activity: 14
 878000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 878000: system.cpu.fetch: Running stage.
 878000: system.cpu.fetch: Attempting to fetch from [tid:0]
 878000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 878000: global: DynInst: [sn:406] Instruction created. Instcount for system.cpu = 78
 878000: system.cpu.fetch: [tid:0]: Instruction PC 0x1456c (0) created [sn:406].
 878000: system.cpu.fetch: [tid:0]: Instruction is:   movne   r2, #1
 878000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 878000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14570=>0x14574).(0=>1).
 878000: system.cpu.fetch: [tid:0] Fetching cache line 0x14570 for addr 0x14570
 878000: system.cpu: CPU already running.
 878000: system.cpu.fetch: Fetch: Doing instruction read.
 878000: system.cpu.fetch: [tid:0]: Doing Icache access.
 878000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 878000: system.cpu.fetch: Deactivating stage.
 878000: system.cpu: Activity: 13
 878000: system.cpu.fetch: [tid:0][sn:406]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 878000: system.cpu.fetch: Activity this cycle.
 878000: system.cpu.decode: Processing [tid:0]
 878000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 878000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 878000: system.cpu.decode: [tid:0]: Processing instruction [sn:399] with PC (0x14550=>0x14554).(0=>1)
 878000: system.cpu.decode: [tid:0]: Processing instruction [sn:400] with PC (0x14554=>0x14558).(0=>1)
 878000: system.cpu.decode: [tid:0]: Processing instruction [sn:401] with PC (0x14558=>0x1455c).(0=>1)
 878000: system.cpu.decode: Activity this cycle.
 878000: system.cpu.rename: Processing [tid:0]
 878000: system.cpu.rename: [tid:0]: Free IQ: 46, Free ROB: 26, Free LQ: 9, Free SQ: 11
 878000: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 878000: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 4, dispatched Insts: 3
 878000: system.cpu.rename: [tid:0]: 25 rob free
 878000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 46, instsInProgress: 4, dispatched Insts: 3
 878000: system.cpu.rename: [tid:0]: 45 iq free
 878000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 9, loadsInProgress: 2, loads dispatchedToLQ: 1
 878000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 878000: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 4, dispatched Insts: 3
 878000: system.cpu.rename: [tid:0]: 25 rob free
 878000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 46, instsInProgress: 4, dispatched Insts: 3
 878000: system.cpu.rename: [tid:0]: 45 iq free
 878000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 878000: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 878000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 878000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 11, storesInProgress: 2, stores dispatchedToSQ: 2
 878000: system.cpu.rename: [tid:0]: Processing instruction [sn:395] with PC (0x14540=>0x14544).(0=>1).
 878000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2 (flattened 2), got phys reg 117
 878000: system.cpu.rename: [tid:0]: Register 117 is not ready.
 878000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 878000: system.cpu.rename: [tid:0]: Register 960 is ready.
 878000: global: [sn:395] has 1 ready out of 6 sources. RTI 0)
 878000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 878000: system.cpu.rename: [tid:0]: Register 325 is ready.
 878000: global: [sn:395] has 2 ready out of 6 sources. RTI 0)
 878000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 878000: system.cpu.rename: [tid:0]: Register 325 is ready.
 878000: global: [sn:395] has 3 ready out of 6 sources. RTI 0)
 878000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 878000: system.cpu.rename: [tid:0]: Register 325 is ready.
 878000: global: [sn:395] has 4 ready out of 6 sources. RTI 0)
 878000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 10 (flattened 10), got phys reg 93
 878000: system.cpu.rename: [tid:0]: Register 93 is ready.
 878000: global: [sn:395] has 5 ready out of 6 sources. RTI 0)
 878000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 878000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 11, storesInProgress: 3, stores dispatchedToSQ: 2
 878000: system.cpu.rename: [tid:0]: Processing instruction [sn:396] with PC (0x14544=>0x14548).(0=>1).
 878000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 116
 878000: system.cpu.rename: [tid:0]: Register 116 is not ready.
 878000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 878000: system.cpu.rename: [tid:0]: Register 960 is ready.
 878000: global: [sn:396] has 1 ready out of 6 sources. RTI 0)
 878000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 878000: system.cpu.rename: [tid:0]: Register 325 is ready.
 878000: global: [sn:396] has 2 ready out of 6 sources. RTI 0)
 878000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 878000: system.cpu.rename: [tid:0]: Register 325 is ready.
 878000: global: [sn:396] has 3 ready out of 6 sources. RTI 0)
 878000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 878000: system.cpu.rename: [tid:0]: Register 325 is ready.
 878000: global: [sn:396] has 4 ready out of 6 sources. RTI 0)
 878000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 8 (flattened 8), got phys reg 118
 878000: system.cpu.rename: [tid:0]: Register 118 is ready.
 878000: global: [sn:396] has 5 ready out of 6 sources. RTI 0)
 878000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 878000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 9, loadsInProgress: 2, loads dispatchedToLQ: 1
 878000: system.cpu.rename: [tid:0]: Processing instruction [sn:397] with PC (0x14548=>0x1454c).(0=>1).
 878000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 10
 878000: system.cpu.rename: [tid:0]: Register 10 is ready.
 878000: global: [sn:397] has 1 ready out of 5 sources. RTI 0)
 878000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 878000: system.cpu.rename: [tid:0]: Register 960 is ready.
 878000: global: [sn:397] has 2 ready out of 5 sources. RTI 0)
 878000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 878000: system.cpu.rename: [tid:0]: Register 325 is ready.
 878000: global: [sn:397] has 3 ready out of 5 sources. RTI 0)
 878000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 878000: system.cpu.rename: [tid:0]: Register 325 is ready.
 878000: global: [sn:397] has 4 ready out of 5 sources. RTI 0)
 878000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 878000: system.cpu.rename: [tid:0]: Register 325 is ready.
 878000: global: [sn:397] has 5 ready out of 5 sources. RTI 0)
 878000: global: Renamed reg 2 to physical reg 115 old mapping was 117
 878000: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 115.
 878000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=16), [sn:397].
 878000: system.cpu.rename: Activity this cycle.
 878000: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=16), until [sn:379].
 878000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 90, [sn:378].
 878000: system.cpu.freelist: Freeing register 90.
 878000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 57, [sn:379].
 878000: system.cpu.freelist: Freeing register 57.
 878000: system.cpu.iew: Issue: Processing [tid:0]
 878000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 878000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1453c=>0x14540).(0=>1) [sn:394] [tid:0] to IQ.
 878000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:394]
 878000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 878000: system.cpu.iew.lsq.thread0: Inserting load PC (0x1453c=>0x14540).(0=>1), idx:0 [sn:394]
 878000: system.cpu.iq: Adding instruction [sn:394] PC (0x1453c=>0x14540).(0=>1) to the IQ.
 878000: global: DynInst: [sn:149] Instruction destroyed. Instcount for system.cpu = 77
 878000: memdepentry: Memory dependency entry created.  memdep_count=10 (0x1453c=>0x14540).(0=>1)
 878000: global: Inst 0x1453c with index 335 had no SSID
 878000: system.cpu.memDep0: No dependency for inst PC (0x1453c=>0x14540).(0=>1) [sn:394].
 878000: system.cpu.memDep0: Adding instruction [sn:394] to the ready list.
 878000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1453c=>0x14540).(0=>1) opclass:32 [sn:394].
 878000: system.cpu.iew: Execute: Executing instructions from IQ.
 878000: system.cpu.iew: Execute: Processing PC (0x14528=>0x1452c).(0=>1), [tid:0] [sn:389].
 878000: system.cpu.iew: Execute: Calculating address for memory reference.
 878000: system.cpu.iew.lsq.thread0: Executing load PC (0x14528=>0x1452c).(0=>1), [sn:389]
 878000: global: RegFile: Access to cc register 325, has data 0
 878000: global: RegFile: Access to cc register 325, has data 0
 878000: global: RegFile: Access to cc register 325, has data 0
 878000: system.cpu.iew.lsq.thread0: Read called, load idx: 14, store idx: 13, storeHead: 10 addr: 0xc688
 878000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:389] PC (0x14528=>0x1452c).(0=>1)
 878000: system.cpu.iew: Execute: Executing instructions from IQ.
 878000: system.cpu.iew: Execute: Processing PC (0x14518=>0x1451c).(0=>1), [tid:0] [sn:385].
 878000: system.cpu.iew: Execute: Calculating address for memory reference.
 878000: system.cpu.iew.lsq.thread0: Executing store PC (0x14518=>0x1451c).(0=>1) [sn:385]
 878000: global: RegFile: Access to int register 99, has data 0x85f24
 878000: global: RegFile: Access to cc register 325, has data 0
 878000: global: RegFile: Access to cc register 325, has data 0
 878000: global: RegFile: Access to cc register 325, has data 0
 878000: global: RegFile: Access to int register 47, has data 0x1
 878000: system.cpu.iew.lsq.thread0: Doing write to store idx 10, addr 0x76f24 | storeHead:10 [sn:385]
 878000: system.cpu.iew: Store instruction is fault. [sn:385]
 878000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1, wbActual:1
 878000: system.cpu.iew: Activity this cycle.
 878000: system.cpu.iew: Sending instructions to commit, [sn:384] PC (0x14514=>0x14518).(0=>1).
 878000: system.cpu.iew: Setting Destination Register 83
 878000: system.cpu.scoreboard: Setting reg 83 as ready
 878000: system.cpu.iq: Waking dependents of completed instruction.
 878000: system.cpu.iq: Completing mem instruction PC: (0x14514=>0x14518).(0=>1) [sn:384]
 878000: system.cpu.memDep0: Completed mem instruction PC (0x14514=>0x14518).(0=>1) [sn:384].
 878000: memdepentry: Memory dependency entry deleted.  memdep_count=9 (0x14514=>0x14518).(0=>1)
 878000: system.cpu.iq: Waking any dependents on register 83.
 878000: system.cpu.iq: Waking up a dependent instruction, [sn:388] PC (0x14524=>0x14528).(0=>1).
 878000: global: [sn:388] has 5 ready out of 6 sources. RTI 0)
 878000: system.cpu.iew: Sending instructions to commit, [sn:385] PC (0x14518=>0x1451c).(0=>1).
 878000: system.cpu.iq: Waking dependents of completed instruction.
 878000: system.cpu.iq: Completing mem instruction PC: (0x14518=>0x1451c).(0=>1) [sn:385]
 878000: system.cpu.memDep0: Completed mem instruction PC (0x14518=>0x1451c).(0=>1) [sn:385].
 878000: memdepentry: Memory dependency entry deleted.  memdep_count=8 (0x14518=>0x1451c).(0=>1)
 878000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 878000: system.cpu.iq: Thread 0: Issuing instruction PC (0x14538=>0x1453c).(0=>1) [sn:393]
 878000: system.cpu.memDep0: Issuing instruction PC 0x14538 [sn:393].
 878000: system.cpu.iew: Processing [tid:0]
 878000: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x14500=>0x14504).(0=>1)
 878000: system.cpu.iq: [tid:0]: Committing instructions older than [sn:379]
 878000: global: DynInst: [sn:379] Instruction destroyed. Instcount for system.cpu = 76
 878000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 7
 878000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 5
 878000: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 878000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 5
 878000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 7
 878000: system.cpu.iew: IQ has 47 free entries (Can schedule: 1).  LQ has 9 free entries. SQ has 11 free entries.
 878000: system.cpu.iew: Activity this cycle.
 878000: system.cpu.commit: [tid:0]: Squashing due to branch mispred PC:0x14508 [sn:381]
 878000: system.cpu.commit: [tid:0]: Redirecting to PC 0x14468
 878000: system.cpu.rob: Starting to squash within the ROB.
 878000: system.cpu.rob: [tid:0]: Squashing instructions until [sn:381].
 878000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14538=>0x1453c).(0=>1), seq num 393.
 878000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14534=>0x14538).(0=>1), seq num 392.
 878000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14530=>0x14534).(0=>1), seq num 391.
 878000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x1452c=>0x14530).(0=>1), seq num 390.
 878000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14528=>0x1452c).(0=>1), seq num 389.
 878000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14524=>0x14528).(0=>1), seq num 388.
 878000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14520=>0x14524).(0=>1), seq num 387.
 878000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x1451c=>0x14520).(0=>1), seq num 386.
 878000: system.cpu.commit: [tid:0]: Marking PC (0x14508=>0x14464).(0=>1), [sn:381] ready within ROB.
 878000: system.cpu.commit: [tid:0]: Instruction [sn:380] PC (0x14504=>0x14508).(0=>1) is head of ROB and ready to commit
 878000: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
 878000: system.cpu.commit: Activity This Cycle.
 878000: system.cpu: Activity: 12
 878000: system.cpu: Scheduling next tick!
 878000: system.cpu.iq: Processing FU completion [sn:390]
 878000: system.cpu: CPU already running.
 878500: system.cpu.icache_port: Fetch unit received timing
 878500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 878500: system.cpu: CPU already running.
 878500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 878500: system.cpu.fetch: Activating stage.
 878500: system.cpu: Activity: 13
 878500: system.cpu.iew.lsq.thread0: Writeback event [sn:386].
 878500: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:386].
 878500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 878500: system.cpu.fetch: [tid:0]: Squashing instructions due to squash from commit.
 878500: system.cpu.fetch: [tid:0]: Squash from commit.
 878500: system.cpu.fetch: [tid:0]: Squashing, setting PC to: (0x14464=>0x14468).(0=>1).
 878500: system.cpu: Thread 0: Deleting instructions from instruction list.
 878500: system.cpu: ROB is not empty, squashing insts not in ROB.
 878500: system.cpu: Squashing instruction, [tid:0] [sn:406] PC (0x1456c=>0x14570).(0=>1)
 878500: system.cpu: Squashing instruction, [tid:0] [sn:405] PC (0x14568=>0x1456c).(0=>1)
 878500: system.cpu: Squashing instruction, [tid:0] [sn:404] PC (0x14564=>0x14568).(0=>1)
 878500: system.cpu: Squashing instruction, [tid:0] [sn:403] PC (0x14560=>0x14564).(0=>1)
 878500: system.cpu: Squashing instruction, [tid:0] [sn:402] PC (0x1455c=>0x14560).(0=>1)
 878500: system.cpu: Squashing instruction, [tid:0] [sn:401] PC (0x14558=>0x1455c).(0=>1)
 878500: system.cpu: Squashing instruction, [tid:0] [sn:400] PC (0x14554=>0x14558).(0=>1)
 878500: system.cpu: Squashing instruction, [tid:0] [sn:399] PC (0x14550=>0x14554).(0=>1)
 878500: system.cpu: Squashing instruction, [tid:0] [sn:398] PC (0x1454c=>0x14550).(0=>1)
 878500: system.cpu: Squashing instruction, [tid:0] [sn:397] PC (0x14548=>0x1454c).(0=>1)
 878500: system.cpu: Squashing instruction, [tid:0] [sn:396] PC (0x14544=>0x14548).(0=>1)
 878500: system.cpu: Squashing instruction, [tid:0] [sn:395] PC (0x14540=>0x14544).(0=>1)
 878500: system.cpu: Squashing instruction, [tid:0] [sn:394] PC (0x1453c=>0x14540).(0=>1)
 878500: system.cpu.fetch: Running stage.
 878500: system.cpu.fetch: There are no more threads available to fetch from.
 878500: system.cpu.fetch: [tid:0]: Fetch is squashing!
 878500: system.cpu.decode: Processing [tid:0]
 878500: system.cpu.decode: [tid:0]: Squashing instructions due to squash from commit.
 878500: system.cpu.decode: [tid:0]: Squashing.
 878500: system.cpu.rename: Processing [tid:0]
 878500: system.cpu.rename: [tid:0]: Free IQ: 47, Free ROB: 26, Free LQ: 9, Free SQ: 11
 878500: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 878500: system.cpu.rename: [tid:0]: Squashing instructions due to squash from commit.
 878500: system.cpu.rename: [tid:0]: Squashing instructions.
 878500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 397.
 878500: system.cpu.freelist: Freeing register 115.
 878500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 394.
 878500: system.cpu.freelist: Freeing register 116.
 878500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 393.
 878500: system.cpu.freelist: Freeing register 117.
 878500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 390.
 878500: system.cpu.freelist: Freeing register 106.
 878500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 389.
 878500: system.cpu.freelist: Freeing register 84.
 878500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 386.
 878500: system.cpu.freelist: Freeing register 104.
 878500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 384.
 878500: system.cpu.freelist: Freeing register 83.
 878500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 383.
 878500: system.cpu.freelist: Freeing register 409.
 878500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 383.
 878500: system.cpu.freelist: Freeing register 408.
 878500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 383.
 878500: system.cpu.freelist: Freeing register 407.
 878500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 382.
 878500: system.cpu.freelist: Freeing register 99.
 878500: system.cpu.rename: Activity this cycle.
 878500: system.cpu: Activity: 14
 878500: system.cpu.iew: Issue: Processing [tid:0]
 878500: system.cpu.iew: [tid:0]: Squashing all instructions.
 878500: system.cpu.iq: [tid:0]: Starting to squash instructions in the IQ.
 878500: system.cpu.iq: [tid:0]: Squashing until sequence number 381!
 878500: system.cpu.iq: [tid:0]: Instruction [sn:394] PC (0x1453c=>0x14540).(0=>1) squashed.
 878500: system.cpu.iq: [tid:0]: Instruction [sn:393] PC (0x14538=>0x1453c).(0=>1) squashed.
 878500: system.cpu.iq: [tid:0]: Instruction [sn:392] PC (0x14534=>0x14538).(0=>1) squashed.
 878500: system.cpu.iq: [tid:0]: Instruction [sn:391] PC (0x14530=>0x14534).(0=>1) squashed.
 878500: system.cpu.iq: [tid:0]: Instruction [sn:390] PC (0x1452c=>0x14530).(0=>1) squashed.
 878500: system.cpu.iq: [tid:0]: Instruction [sn:389] PC (0x14528=>0x1452c).(0=>1) squashed.
 878500: system.cpu.iq: [tid:0]: Instruction [sn:388] PC (0x14524=>0x14528).(0=>1) squashed.
 878500: system.cpu.iq: [tid:0]: Instruction [sn:386] PC (0x1451c=>0x14520).(0=>1) squashed.
 878500: system.cpu.iq: [tid:0]: Instruction [sn:383] PC (0x14510=>0x14514).(0=>1) squashed.
 878500: system.cpu.memDep0: Squashing inst [sn:394]
 878500: memdepentry: Memory dependency entry deleted.  memdep_count=7 (0x1453c=>0x14540).(0=>1)
 878500: system.cpu.memDep0: Squashing inst [sn:393]
 878500: memdepentry: Memory dependency entry deleted.  memdep_count=6 (0x14538=>0x1453c).(0=>1)
 878500: system.cpu.memDep0: Squashing inst [sn:392]
 878500: memdepentry: Memory dependency entry deleted.  memdep_count=5 (0x14534=>0x14538).(0=>1)
 878500: system.cpu.memDep0: Squashing inst [sn:391]
 878500: memdepentry: Memory dependency entry deleted.  memdep_count=4 (0x14530=>0x14534).(0=>1)
 878500: system.cpu.memDep0: Squashing inst [sn:390]
 878500: memdepentry: Memory dependency entry deleted.  memdep_count=3 (0x1452c=>0x14530).(0=>1)
 878500: system.cpu.memDep0: Squashing inst [sn:389]
 878500: memdepentry: Memory dependency entry deleted.  memdep_count=2 (0x14528=>0x1452c).(0=>1)
 878500: system.cpu.memDep0: Squashing inst [sn:388]
 878500: memdepentry: Memory dependency entry deleted.  memdep_count=1 (0x14524=>0x14528).(0=>1)
 878500: system.cpu.memDep0: Squashing inst [sn:386]
 878500: memdepentry: Memory dependency entry deleted.  memdep_count=0 (0x1451c=>0x14520).(0=>1)
 878500: global: StoreSet: Squashing until inum 381
 878500: system.cpu.iew.lsq.thread0: Squashing until [sn:381]!(Loads:7 Stores:5)
 878500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x1453c=>0x14540).(0=>1) squashed, [sn:394]
 878500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x14538=>0x1453c).(0=>1) squashed, [sn:393]
 878500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x1452c=>0x14530).(0=>1) squashed, [sn:390]
 878500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x14528=>0x1452c).(0=>1) squashed, [sn:389]
 878500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x1451c=>0x14520).(0=>1) squashed, [sn:386]
 878500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x14514=>0x14518).(0=>1) squashed, [sn:384]
 878500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x1450c=>0x14510).(0=>1) squashed, [sn:382]
 878500: system.cpu.iew.lsq.thread0: Store Instruction PC (0x14534=>0x14538).(0=>1) squashed, idx:14 [sn:392]
 878500: system.cpu.iew.lsq.thread0: Store Instruction PC (0x14530=>0x14534).(0=>1) squashed, idx:13 [sn:391]
 878500: system.cpu.iew.lsq.thread0: Store Instruction PC (0x14524=>0x14528).(0=>1) squashed, idx:12 [sn:388]
 878500: system.cpu.iew.lsq.thread0: Store Instruction PC (0x14520=>0x14524).(0=>1) squashed, idx:11 [sn:387]
 878500: system.cpu.iew.lsq.thread0: Store Instruction PC (0x14518=>0x1451c).(0=>1) squashed, idx:10 [sn:385]
 878500: system.cpu.iew: [tid:0]: Removing skidbuffer instructions until [sn:381].
 878500: system.cpu.iew: [tid:0]: Removing incoming rename instructions
 878500: system.cpu.iew: Execute: Executing instructions from IQ.
 878500: system.cpu.iew: Execute: Processing PC (0x1452c=>0x14530).(0=>1), [tid:0] [sn:390].
 878500: system.cpu.iew: Execute: Instruction was squashed. PC: (0x1452c=>0x14530).(0=>1), [tid:0] [sn:390]
 878500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 878500: system.cpu.iq: Not able to schedule any instructions.
 878500: system.cpu.iew: Processing [tid:0]
 878500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 878500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 878500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 878500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 878500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 878500: system.cpu.iew: IQ has 56 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 878500: system.cpu.iew: IEW switching to idle
 878500: system.cpu.iew: Deactivating stage.
 878500: system.cpu: Activity: 13
 878500: system.cpu.iew: Activity this cycle.
 878500: system.cpu.commit: [tid:0]: Still Squashing, cannot commit any insts this cycle.
 878500: system.cpu.rob: [tid:0]: Squashing instructions until [sn:381].
 878500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14518=>0x1451c).(0=>1), seq num 385.
 878500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14514=>0x14518).(0=>1), seq num 384.
 878500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14510=>0x14514).(0=>1), seq num 383.
 878500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x1450c=>0x14510).(0=>1), seq num 382.
 878500: system.cpu.rob: [tid:0]: Done squashing instructions.
 878500: system.cpu.commit: [tid:0]: Instruction [sn:380] PC (0x14504=>0x14508).(0=>1) is head of ROB and ready to commit
 878500: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
 878500: system.cpu.commit: Activity This Cycle.
 878500: system.cpu: Activity: 12
 878500: system.cpu: Removing instruction, [tid:0] [sn:406] PC (0x1456c=>0x14570).(0=>1)
 878500: system.cpu: Removing instruction, [tid:0] [sn:405] PC (0x14568=>0x1456c).(0=>1)
 878500: system.cpu: Removing instruction, [tid:0] [sn:404] PC (0x14564=>0x14568).(0=>1)
 878500: system.cpu: Removing instruction, [tid:0] [sn:403] PC (0x14560=>0x14564).(0=>1)
 878500: system.cpu: Removing instruction, [tid:0] [sn:402] PC (0x1455c=>0x14560).(0=>1)
 878500: system.cpu: Removing instruction, [tid:0] [sn:401] PC (0x14558=>0x1455c).(0=>1)
 878500: system.cpu: Removing instruction, [tid:0] [sn:400] PC (0x14554=>0x14558).(0=>1)
 878500: system.cpu: Removing instruction, [tid:0] [sn:399] PC (0x14550=>0x14554).(0=>1)
 878500: system.cpu: Removing instruction, [tid:0] [sn:398] PC (0x1454c=>0x14550).(0=>1)
 878500: system.cpu: Removing instruction, [tid:0] [sn:397] PC (0x14548=>0x1454c).(0=>1)
 878500: system.cpu: Removing instruction, [tid:0] [sn:396] PC (0x14544=>0x14548).(0=>1)
 878500: system.cpu: Removing instruction, [tid:0] [sn:395] PC (0x14540=>0x14544).(0=>1)
 878500: system.cpu: Removing instruction, [tid:0] [sn:394] PC (0x1453c=>0x14540).(0=>1)
 878500: system.cpu: Scheduling next tick!
 878500: system.cpu.iq: Processing FU completion [sn:393]
 878500: system.cpu: CPU already running.
 879000: system.cpu.iew.lsq.thread0: Writeback event [sn:389].
 879000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:389].
 879000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 879000: system.cpu.fetch: [tid:0]: Done squashing, switching to running.
 879000: system.cpu.fetch: Running stage.
 879000: system.cpu.fetch: Attempting to fetch from [tid:0]
 879000: system.cpu.fetch: [tid:0]: Attempting to translate and read instruction, starting at PC (0x14464=>0x14468).(0=>1).
 879000: system.cpu.fetch: [tid:0] Fetching cache line 0x14460 for addr 0x14464
 879000: system.cpu: CPU already running.
 879000: system.cpu.fetch: Fetch: Doing instruction read.
 879000: system.cpu.fetch: [tid:0]: Doing Icache access.
 879000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 879000: system.cpu.fetch: Deactivating stage.
 879000: system.cpu: Activity: 11
 879000: system.cpu.decode: Processing [tid:0]
 879000: system.cpu.decode: [tid:0]: Done squashing, switching to running.
 879000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 879000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 879000: system.cpu.decode: [tid:0]: Processing instruction [sn:403] with PC (0x14560=>0x14564).(0=>1)
 879000: system.cpu.decode: [tid:0]: Instruction 403 with PC (0x14560=>0x14564).(0=>1) is squashed, skipping.
 879000: system.cpu.decode: [tid:0]: Processing instruction [sn:404] with PC (0x14564=>0x14568).(0=>1)
 879000: system.cpu.decode: [tid:0]: Instruction 404 with PC (0x14564=>0x14568).(0=>1) is squashed, skipping.
 879000: system.cpu.decode: [tid:0]: Processing instruction [sn:405] with PC (0x14568=>0x1456c).(0=>1)
 879000: system.cpu.decode: [tid:0]: Instruction 405 with PC (0x14568=>0x1456c).(0=>1) is squashed, skipping.
 879000: system.cpu.rename: Processing [tid:0]
 879000: system.cpu.rename: [tid:0]: Free IQ: 56, Free ROB: 26, Free LQ: 16, Free SQ: 16
 879000: system.cpu.rename: [tid:0]: 3 instructions not yet in ROB
 879000: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 3, dispatched Insts: 3
 879000: system.cpu.rename: [tid:0]: 26 rob free
 879000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 56, instsInProgress: 3, dispatched Insts: 3
 879000: system.cpu.rename: [tid:0]: 56 iq free
 879000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 1
 879000: system.cpu.rename: [tid:0]: Done squashing, switching to running.
 879000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 879000: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 3, dispatched Insts: 3
 879000: system.cpu.rename: [tid:0]: 26 rob free
 879000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 56, instsInProgress: 3, dispatched Insts: 3
 879000: system.cpu.rename: [tid:0]: 56 iq free
 879000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 879000: system.cpu.rename: [tid:0]: 3 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 879000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 879000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 16, storesInProgress: 2, stores dispatchedToSQ: 2
 879000: system.cpu.rename: [tid:0]: instruction 399 with PC (0x14550=>0x14554).(0=>1) is squashed, skipping.
 879000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 879000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 16, storesInProgress: 2, stores dispatchedToSQ: 2
 879000: system.cpu.rename: [tid:0]: instruction 400 with PC (0x14554=>0x14558).(0=>1) is squashed, skipping.
 879000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 879000: system.cpu.rename: [tid:0]: instruction 401 with PC (0x14558=>0x1455c).(0=>1) is squashed, skipping.
 879000: system.cpu.iew: Issue: Processing [tid:0]
 879000: system.cpu.iew: [tid:0]: ROB is still squashing.
 879000: system.cpu.iew: [tid:0]: Removing incoming rename instructions
 879000: system.cpu.iew: [tid:0]: Stall from Commit stage detected.
 879000: system.cpu.iew: [tid:0]: Blocking.
 879000: system.cpu.iew: Execute: Executing instructions from IQ.
 879000: system.cpu.iew: Execute: Processing PC (0x14538=>0x1453c).(0=>1), [tid:0] [sn:393].
 879000: system.cpu.iew: Execute: Instruction was squashed. PC: (0x14538=>0x1453c).(0=>1), [tid:0] [sn:393]
 879000: system.cpu: Activity: 12
 879000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 879000: system.cpu.iq: Not able to schedule any instructions.
 879000: system.cpu.iew: Processing [tid:0]
 879000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 879000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 879000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 879000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 879000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 879000: system.cpu.iew: IQ has 56 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 879000: system.cpu.iew: Activity this cycle.
 879000: system.cpu.commit: Getting instructions from Rename stage.
 879000: system.cpu.commit: Trying to commit instructions in the ROB.
 879000: system.cpu.commit: Trying to commit head instruction, [sn:380] [tid:0]
 879000: system.cpu.commit: Committing instruction with [sn:380] PC (0x14504=>0x14508).(0=>1)
 879000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14504=>0x14508).(0=>1), [sn:380]
 879000: system.cpu: Removing committed instruction [tid:0] PC (0x14504=>0x14508).(0=>1) [sn:380]
 879000: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:380]
 879000: system.cpu.commit: Trying to commit head instruction, [sn:381] [tid:0]
 879000: system.cpu.commit: Committing instruction with [sn:381] PC (0x14508=>0x14464).(0=>1)
 879000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14508=>0x14464).(0=>1), [sn:381]
 879000: system.cpu: Removing committed instruction [tid:0] PC (0x14508=>0x14464).(0=>1) [sn:381]
 879000: system.cpu.commit: Instruction is committed successfully. num_committed: 2. [sn:381]
 879000: system.cpu.commit: Trying to commit head instruction, [sn:382] [tid:0]
 879000: system.cpu.commit: Retiring squashed instruction from ROB.
 879000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1450c=>0x14510).(0=>1), [sn:382]
 879000: system.cpu: Removing committed instruction [tid:0] PC (0x1450c=>0x14510).(0=>1) [sn:382]
 879000: system.cpu.commit: Trying to commit head instruction, [sn:383] [tid:0]
 879000: system.cpu.commit: Retiring squashed instruction from ROB.
 879000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14510=>0x14514).(0=>1), [sn:383]
 879000: system.cpu: Removing committed instruction [tid:0] PC (0x14510=>0x14514).(0=>1) [sn:383]
 879000: system.cpu.commit: Trying to commit head instruction, [sn:384] [tid:0]
 879000: system.cpu.commit: Retiring squashed instruction from ROB.
 879000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14514=>0x14518).(0=>1), [sn:384]
 879000: system.cpu: Removing committed instruction [tid:0] PC (0x14514=>0x14518).(0=>1) [sn:384]
 879000: system.cpu.commit: Trying to commit head instruction, [sn:385] [tid:0]
 879000: system.cpu.commit: Retiring squashed instruction from ROB.
 879000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14518=>0x1451c).(0=>1), [sn:385]
 879000: system.cpu: Removing committed instruction [tid:0] PC (0x14518=>0x1451c).(0=>1) [sn:385]
 879000: system.cpu.commit: Trying to commit head instruction, [sn:386] [tid:0]
 879000: system.cpu.commit: Retiring squashed instruction from ROB.
 879000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1451c=>0x14520).(0=>1), [sn:386]
 879000: system.cpu: Removing committed instruction [tid:0] PC (0x1451c=>0x14520).(0=>1) [sn:386]
 879000: system.cpu.commit: Trying to commit head instruction, [sn:387] [tid:0]
 879000: system.cpu.commit: Retiring squashed instruction from ROB.
 879000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14520=>0x14524).(0=>1), [sn:387]
 879000: system.cpu: Removing committed instruction [tid:0] PC (0x14520=>0x14524).(0=>1) [sn:387]
 879000: system.cpu.commit: Trying to commit head instruction, [sn:388] [tid:0]
 879000: system.cpu.commit: Retiring squashed instruction from ROB.
 879000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14524=>0x14528).(0=>1), [sn:388]
 879000: system.cpu: Removing committed instruction [tid:0] PC (0x14524=>0x14528).(0=>1) [sn:388]
 879000: system.cpu.commit: Trying to commit head instruction, [sn:389] [tid:0]
 879000: system.cpu.commit: Retiring squashed instruction from ROB.
 879000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14528=>0x1452c).(0=>1), [sn:389]
 879000: system.cpu: Removing committed instruction [tid:0] PC (0x14528=>0x1452c).(0=>1) [sn:389]
 879000: system.cpu.commit: Trying to commit head instruction, [sn:390] [tid:0]
 879000: system.cpu.commit: Retiring squashed instruction from ROB.
 879000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1452c=>0x14530).(0=>1), [sn:390]
 879000: system.cpu: Removing committed instruction [tid:0] PC (0x1452c=>0x14530).(0=>1) [sn:390]
 879000: system.cpu.commit: Trying to commit head instruction, [sn:391] [tid:0]
 879000: system.cpu.commit: Retiring squashed instruction from ROB.
 879000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14530=>0x14534).(0=>1), [sn:391]
 879000: system.cpu: Removing committed instruction [tid:0] PC (0x14530=>0x14534).(0=>1) [sn:391]
 879000: system.cpu.commit: Trying to commit head instruction, [sn:392] [tid:0]
 879000: system.cpu.commit: Retiring squashed instruction from ROB.
 879000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14534=>0x14538).(0=>1), [sn:392]
 879000: system.cpu: Removing committed instruction [tid:0] PC (0x14534=>0x14538).(0=>1) [sn:392]
 879000: system.cpu.commit: Trying to commit head instruction, [sn:393] [tid:0]
 879000: system.cpu.commit: Retiring squashed instruction from ROB.
 879000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14538=>0x1453c).(0=>1), [sn:393]
 879000: system.cpu: Removing committed instruction [tid:0] PC (0x14538=>0x1453c).(0=>1) [sn:393]
 879000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 879000: system.cpu.commit: Activity This Cycle.
 879000: system.cpu.commit: Deactivating stage.
 879000: system.cpu: Activity: 11
 879000: global: DynInst: [sn:378] Instruction destroyed. Instcount for system.cpu = 75
 879000: system.cpu: Activity: 10
 879000: system.cpu: Removing instruction, [tid:0] [sn:380] PC (0x14504=>0x14508).(0=>1)
 879000: system.cpu: Removing instruction, [tid:0] [sn:381] PC (0x14508=>0x14464).(0=>1)
 879000: system.cpu: Removing instruction, [tid:0] [sn:382] PC (0x1450c=>0x14510).(0=>1)
 879000: system.cpu: Removing instruction, [tid:0] [sn:383] PC (0x14510=>0x14514).(0=>1)
 879000: global: DynInst: [sn:383] Instruction destroyed. Instcount for system.cpu = 74
 879000: system.cpu: Removing instruction, [tid:0] [sn:384] PC (0x14514=>0x14518).(0=>1)
 879000: system.cpu: Removing instruction, [tid:0] [sn:385] PC (0x14518=>0x1451c).(0=>1)
 879000: system.cpu: Removing instruction, [tid:0] [sn:386] PC (0x1451c=>0x14520).(0=>1)
 879000: system.cpu: Removing instruction, [tid:0] [sn:387] PC (0x14520=>0x14524).(0=>1)
 879000: system.cpu: Removing instruction, [tid:0] [sn:388] PC (0x14524=>0x14528).(0=>1)
 879000: global: DynInst: [sn:388] Instruction destroyed. Instcount for system.cpu = 73
 879000: system.cpu: Removing instruction, [tid:0] [sn:389] PC (0x14528=>0x1452c).(0=>1)
 879000: system.cpu: Removing instruction, [tid:0] [sn:390] PC (0x1452c=>0x14530).(0=>1)
 879000: system.cpu: Removing instruction, [tid:0] [sn:391] PC (0x14530=>0x14534).(0=>1)
 879000: system.cpu: Removing instruction, [tid:0] [sn:392] PC (0x14534=>0x14538).(0=>1)
 879000: system.cpu: Removing instruction, [tid:0] [sn:393] PC (0x14538=>0x1453c).(0=>1)
 879000: system.cpu: Scheduling next tick!
 879500: system.cpu.icache_port: Fetch unit received timing
 879500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 879500: system.cpu: CPU already running.
 879500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 879500: system.cpu.fetch: Activating stage.
 879500: system.cpu: Activity: 11
 879500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 879500: system.cpu.fetch: Running stage.
 879500: system.cpu.fetch: Attempting to fetch from [tid:0]
 879500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 879500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 879500: global: DynInst: [sn:407] Instruction created. Instcount for system.cpu = 74
 879500: system.cpu.fetch: [tid:0]: Instruction PC 0x14464 (0) created [sn:407].
 879500: system.cpu.fetch: [tid:0]: Instruction is:   sub   r3, r3, #3
 879500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 879500: global: DynInst: [sn:408] Instruction created. Instcount for system.cpu = 75
 879500: system.cpu.fetch: [tid:0]: Instruction PC 0x14468 (0) created [sn:408].
 879500: system.cpu.fetch: [tid:0]: Instruction is:   cmps   r3, #30
 879500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 879500: global: DynInst: [sn:409] Instruction created. Instcount for system.cpu = 76
 879500: system.cpu.fetch: [tid:0]: Instruction PC 0x1446c (0) created [sn:409].
 879500: system.cpu.fetch: [tid:0]: Instruction is:   ldrls   pc, [pc, r3 LSL #2]
 879500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 879500: system.cpu.fetch: [tid:0]: [sn:409]:Branch predicted to be not taken.
 879500: system.cpu.fetch: [tid:0]: [sn:409] Branch predicted to go to (0x14470=>0x14474).(0=>1).
 879500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 879500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14470=>0x14474).(0=>1).
 879500: system.cpu.fetch: [tid:0] Fetching cache line 0x14470 for addr 0x14470
 879500: system.cpu: CPU already running.
 879500: system.cpu.fetch: Fetch: Doing instruction read.
 879500: system.cpu.fetch: [tid:0]: Doing Icache access.
 879500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 879500: system.cpu.fetch: Deactivating stage.
 879500: system.cpu: Activity: 10
 879500: system.cpu.fetch: [tid:0][sn:407]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 879500: system.cpu.fetch: [tid:0][sn:408]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 879500: system.cpu.fetch: [tid:0][sn:409]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 879500: system.cpu.fetch: Activity this cycle.
 879500: system.cpu: Activity: 11
 879500: system.cpu.decode: Processing [tid:0]
 879500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 879500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 879500: system.cpu.decode: [tid:0]: Processing instruction [sn:406] with PC (0x1456c=>0x14570).(0=>1)
 879500: system.cpu.decode: [tid:0]: Instruction 406 with PC (0x1456c=>0x14570).(0=>1) is squashed, skipping.
 879500: system.cpu.rename: Processing [tid:0]
 879500: system.cpu.rename: [tid:0]: Free IQ: 56, Free ROB: 40, Free LQ: 16, Free SQ: 16
 879500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 879500: system.cpu.rename: [tid:0]: Stall from IEW stage detected.
 879500: system.cpu.rename: [tid:0]: Blocking.
 879500: system.cpu.rename: Activity this cycle.
 879500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=3), until [sn:381].
 879500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 395, [sn:380].
 879500: system.cpu.freelist: Freeing register 395.
 879500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 396, [sn:380].
 879500: system.cpu.freelist: Freeing register 396.
 879500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 397, [sn:380].
 879500: system.cpu.freelist: Freeing register 397.
 879500: system.cpu.iew: Issue: Processing [tid:0]
 879500: system.cpu.iew: [tid:0]: Done blocking, switching to unblocking.
 879500: system.cpu.iew: [tid:0]: Reading instructions out of the skid buffer 0.
 879500: system.cpu.iew: [tid:0]: Done unblocking.
 879500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 879500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 879500: system.cpu.iq: Not able to schedule any instructions.
 879500: system.cpu.iew: Processing [tid:0]
 879500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:381]
 879500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 879500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 879500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 879500: system.cpu.iew: IQ has 56 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 879500: system.cpu.iew: Activity this cycle.
 879500: system.cpu.commit: Getting instructions from Rename stage.
 879500: system.cpu.commit: Trying to commit instructions in the ROB.
 879500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 879500: global: DynInst: [sn:402] Instruction destroyed. Instcount for system.cpu = 75
 879500: global: DynInst: [sn:392] Instruction destroyed. Instcount for system.cpu = 74
 879500: global: DynInst: [sn:391] Instruction destroyed. Instcount for system.cpu = 73
 879500: global: DynInst: [sn:380] Instruction destroyed. Instcount for system.cpu = 72
 879500: global: DynInst: [sn:382] Instruction destroyed. Instcount for system.cpu = 71
 879500: system.cpu: Activity: 10
 879500: system.cpu: Scheduling next tick!
 880000: system.cpu.icache_port: Fetch unit received timing
 880000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 880000: system.cpu: CPU already running.
 880000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 880000: system.cpu.fetch: Activating stage.
 880000: system.cpu: Activity: 11
 880000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 880000: system.cpu.fetch: Running stage.
 880000: system.cpu.fetch: Attempting to fetch from [tid:0]
 880000: system.cpu.fetch: [tid:0]: Icache miss is complete.
 880000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 880000: global: DynInst: [sn:410] Instruction created. Instcount for system.cpu = 72
 880000: system.cpu.fetch: [tid:0]: Instruction PC 0x14470 (0) created [sn:410].
 880000: system.cpu.fetch: [tid:0]: Instruction is:   b   
 880000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 880000: system.cpu.fetch: [tid:0]: [sn:410]:  Branch predicted to be taken to (0x14500=>0x14504).(0=>1).
 880000: system.cpu.fetch: [tid:0]: [sn:410] Branch predicted to go to (0x14500=>0x14504).(0=>1).
 880000: system.cpu.fetch: Branch detected with PC = (0x14470=>0x14474).(0=>1)
 880000: system.cpu.fetch: [tid:0]: Done fetching, predicted branch instruction encountered.
 880000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14500=>0x14504).(0=>1).
 880000: system.cpu.fetch: [tid:0] Fetching cache line 0x14500 for addr 0x14500
 880000: system.cpu: CPU already running.
 880000: system.cpu.fetch: Fetch: Doing instruction read.
 880000: system.cpu.fetch: [tid:0]: Doing Icache access.
 880000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 880000: system.cpu.fetch: Deactivating stage.
 880000: system.cpu: Activity: 10
 880000: system.cpu.fetch: [tid:0][sn:410]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 880000: system.cpu.fetch: Activity this cycle.
 880000: system.cpu: Activity: 11
 880000: system.cpu.decode: Processing [tid:0]
 880000: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 880000: system.cpu.decode: [tid:0]: Blocking.
 880000: system.cpu.decode: Activity this cycle.
 880000: system.cpu.rename: Processing [tid:0]
 880000: system.cpu.rename: [tid:0]: Free IQ: 56, Free ROB: 40, Free LQ: 16, Free SQ: 16
 880000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 880000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 880000: system.cpu.rename: [tid:0]: 40 rob free
 880000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 56, instsInProgress: 0, dispatched Insts: 0
 880000: system.cpu.rename: [tid:0]: 56 iq free
 880000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 880000: system.cpu.rename: [tid:0]: Done blocking, switching to unblocking.
 880000: system.cpu.rename: [tid:0]: Trying to unblock.
 880000: system.cpu.rename: [tid:0]: Done unblocking.
 880000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 880000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 880000: system.cpu.rename: Activity this cycle.
 880000: system.cpu.iew: Issue: Processing [tid:0]
 880000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 880000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 880000: system.cpu.iq: Not able to schedule any instructions.
 880000: system.cpu.iew: Processing [tid:0]
 880000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 880000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 880000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 880000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 880000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 880000: system.cpu.iew: IQ has 56 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 880000: system.cpu.iew: Activity this cycle.
 880000: system.cpu.commit: Getting instructions from Rename stage.
 880000: system.cpu.commit: Trying to commit instructions in the ROB.
 880000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 880000: global: DynInst: [sn:405] Instruction destroyed. Instcount for system.cpu = 71
 880000: global: DynInst: [sn:404] Instruction destroyed. Instcount for system.cpu = 70
 880000: global: DynInst: [sn:403] Instruction destroyed. Instcount for system.cpu = 69
 880000: global: DynInst: [sn:398] Instruction destroyed. Instcount for system.cpu = 68
 880000: global: DynInst: [sn:387] Instruction destroyed. Instcount for system.cpu = 67
 880000: system.cpu: Activity: 10
 880000: system.cpu: Scheduling next tick!
 880500: system.cpu.icache_port: Fetch unit received timing
 880500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 880500: system.cpu: CPU already running.
 880500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 880500: system.cpu.fetch: Activating stage.
 880500: system.cpu: Activity: 11
 880500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 880500: system.cpu.fetch: Running stage.
 880500: system.cpu.fetch: Attempting to fetch from [tid:0]
 880500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 880500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 880500: global: DynInst: [sn:411] Instruction created. Instcount for system.cpu = 68
 880500: system.cpu.fetch: [tid:0]: Instruction PC 0x14500 (0) created [sn:411].
 880500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [r0] #8
 880500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 880500: global: DynInst: [sn:412] Instruction created. Instcount for system.cpu = 69
 880500: system.cpu.fetch: [tid:0]: Instruction PC 0x14500 (1) created [sn:412].
 880500: system.cpu.fetch: [tid:0]: Instruction is:   addi_uop   r0, r0, #8
 880500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 880500: global: DynInst: [sn:413] Instruction created. Instcount for system.cpu = 70
 880500: system.cpu.fetch: [tid:0]: Instruction PC 0x14504 (0) created [sn:413].
 880500: system.cpu.fetch: [tid:0]: Instruction is:   cmps   r3, #0
 880500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 880500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 880500: system.cpu.fetch: Activity this cycle.
 880500: system.cpu: Activity: 12
 880500: system.cpu.decode: Processing [tid:0]
 880500: system.cpu.decode: [tid:0]: Done blocking, switching to unblocking.
 880500: system.cpu.decode: [tid:0]: Done unblocking.
 880500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 880500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 880500: system.cpu.decode: Activity this cycle.
 880500: system.cpu.rename: Processing [tid:0]
 880500: system.cpu.rename: [tid:0]: Free IQ: 56, Free ROB: 40, Free LQ: 16, Free SQ: 16
 880500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 880500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 880500: system.cpu.rename: [tid:0]: 40 rob free
 880500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 56, instsInProgress: 0, dispatched Insts: 0
 880500: system.cpu.rename: [tid:0]: 56 iq free
 880500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 880500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 880500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 880500: system.cpu.iew: Issue: Processing [tid:0]
 880500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 880500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 880500: system.cpu.iq: Not able to schedule any instructions.
 880500: system.cpu.iew: Processing [tid:0]
 880500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 880500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 880500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 880500: system.cpu.iew: IQ has 56 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 880500: system.cpu.commit: Getting instructions from Rename stage.
 880500: system.cpu.commit: Trying to commit instructions in the ROB.
 880500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 880500: global: DynInst: [sn:381] Instruction destroyed. Instcount for system.cpu = 69
 880500: global: DynInst: [sn:406] Instruction destroyed. Instcount for system.cpu = 68
 880500: global: DynInst: [sn:401] Instruction destroyed. Instcount for system.cpu = 67
 880500: global: DynInst: [sn:400] Instruction destroyed. Instcount for system.cpu = 66
 880500: global: DynInst: [sn:399] Instruction destroyed. Instcount for system.cpu = 65
 880500: global: DynInst: [sn:397] Instruction destroyed. Instcount for system.cpu = 64
 880500: global: DynInst: [sn:396] Instruction destroyed. Instcount for system.cpu = 63
 880500: global: DynInst: [sn:395] Instruction destroyed. Instcount for system.cpu = 62
 880500: global: DynInst: [sn:385] Instruction destroyed. Instcount for system.cpu = 61
 880500: global: DynInst: [sn:384] Instruction destroyed. Instcount for system.cpu = 60
 880500: system.cpu: Activity: 11
 880500: system.cpu: Scheduling next tick!
 881000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 881000: system.cpu.fetch: Running stage.
 881000: system.cpu.fetch: Attempting to fetch from [tid:0]
 881000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 881000: global: DynInst: [sn:414] Instruction created. Instcount for system.cpu = 61
 881000: system.cpu.fetch: [tid:0]: Instruction PC 0x14508 (0) created [sn:414].
 881000: system.cpu.fetch: [tid:0]: Instruction is:   bne   
 881000: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
 881000: system.cpu.fetch: [tid:0]: [sn:414]:Branch predicted to be not taken.
 881000: system.cpu.fetch: [tid:0]: [sn:414] Branch predicted to go to (0x1450c=>0x14510).(0=>1).
 881000: global: DynInst: [sn:415] Instruction created. Instcount for system.cpu = 62
 881000: system.cpu.fetch: [tid:0]: Instruction PC 0x1450c (0) created [sn:415].
 881000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #360]
 881000: system.cpu.fetch: [tid:0]: Fetch queue entry created (5/32).
 881000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14510=>0x14514).(0=>1).
 881000: system.cpu.fetch: [tid:0] Fetching cache line 0x14510 for addr 0x14510
 881000: system.cpu: CPU already running.
 881000: system.cpu.fetch: Fetch: Doing instruction read.
 881000: system.cpu.fetch: [tid:0]: Doing Icache access.
 881000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 881000: system.cpu.fetch: Deactivating stage.
 881000: system.cpu: Activity: 10
 881000: system.cpu.fetch: [tid:0][sn:411]: Sending instruction to decode from fetch queue. Fetch queue size: 5.
 881000: system.cpu.fetch: [tid:0][sn:412]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
 881000: system.cpu.fetch: [tid:0][sn:413]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 881000: system.cpu.fetch: Activity this cycle.
 881000: system.cpu: Activity: 11
 881000: system.cpu.decode: Processing [tid:0]
 881000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 881000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 881000: system.cpu.decode: [tid:0]: Processing instruction [sn:407] with PC (0x14464=>0x14468).(0=>1)
 881000: system.cpu.decode: [tid:0]: Processing instruction [sn:408] with PC (0x14468=>0x1446c).(0=>1)
 881000: system.cpu.decode: [tid:0]: Processing instruction [sn:409] with PC (0x1446c=>0x14470).(0=>1)
 881000: system.cpu.decode: Activity this cycle.
 881000: system.cpu.rename: Processing [tid:0]
 881000: system.cpu.rename: [tid:0]: Free IQ: 56, Free ROB: 40, Free LQ: 16, Free SQ: 16
 881000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 881000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 881000: system.cpu.rename: [tid:0]: 40 rob free
 881000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 56, instsInProgress: 0, dispatched Insts: 0
 881000: system.cpu.rename: [tid:0]: 56 iq free
 881000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 881000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 881000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 881000: system.cpu.iew: Issue: Processing [tid:0]
 881000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 881000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 881000: system.cpu.iq: Not able to schedule any instructions.
 881000: system.cpu.iew: Processing [tid:0]
 881000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 881000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 881000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 881000: system.cpu.iew: IQ has 56 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 881000: system.cpu.commit: Getting instructions from Rename stage.
 881000: system.cpu.commit: Trying to commit instructions in the ROB.
 881000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 881000: system.cpu: Activity: 10
 881000: system.cpu: Scheduling next tick!
 881500: system.cpu.icache_port: Fetch unit received timing
 881500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 881500: system.cpu: CPU already running.
 881500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 881500: system.cpu.fetch: Activating stage.
 881500: system.cpu: Activity: 11
 881500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 881500: system.cpu.fetch: Running stage.
 881500: system.cpu.fetch: Attempting to fetch from [tid:0]
 881500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 881500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 881500: global: DynInst: [sn:416] Instruction created. Instcount for system.cpu = 63
 881500: system.cpu.fetch: [tid:0]: Instruction PC 0x14510 (0) created [sn:416].
 881500: system.cpu.fetch: [tid:0]: Instruction is:   cmps   r2, #15
 881500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 881500: global: DynInst: [sn:417] Instruction created. Instcount for system.cpu = 64
 881500: system.cpu.fetch: [tid:0]: Instruction PC 0x14514 (0) created [sn:417].
 881500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #360]
 881500: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
 881500: global: DynInst: [sn:418] Instruction created. Instcount for system.cpu = 65
 881500: system.cpu.fetch: [tid:0]: Instruction PC 0x14518 (0) created [sn:418].
 881500: system.cpu.fetch: [tid:0]: Instruction is:   str   r5, [r3, #0]
 881500: system.cpu.fetch: [tid:0]: Fetch queue entry created (5/32).
 881500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 881500: system.cpu.fetch: [tid:0][sn:414]: Sending instruction to decode from fetch queue. Fetch queue size: 5.
 881500: system.cpu.fetch: [tid:0][sn:415]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
 881500: system.cpu.fetch: [tid:0][sn:416]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 881500: system.cpu.fetch: Activity this cycle.
 881500: system.cpu: Activity: 12
 881500: system.cpu.decode: Processing [tid:0]
 881500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 881500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 881500: system.cpu.decode: [tid:0]: Processing instruction [sn:410] with PC (0x14470=>0x14474).(0=>1)
 881500: system.cpu.decode: Activity this cycle.
 881500: system.cpu.rename: Processing [tid:0]
 881500: system.cpu.rename: [tid:0]: Free IQ: 56, Free ROB: 40, Free LQ: 16, Free SQ: 16
 881500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 881500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 881500: system.cpu.rename: [tid:0]: 40 rob free
 881500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 56, instsInProgress: 0, dispatched Insts: 0
 881500: system.cpu.rename: [tid:0]: 56 iq free
 881500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 881500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 881500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 881500: system.cpu.iew: Issue: Processing [tid:0]
 881500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 881500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 881500: system.cpu.iq: Not able to schedule any instructions.
 881500: system.cpu.iew: Processing [tid:0]
 881500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 881500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 881500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 881500: system.cpu.iew: IQ has 56 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 881500: system.cpu.commit: Getting instructions from Rename stage.
 881500: system.cpu.commit: Trying to commit instructions in the ROB.
 881500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 881500: system.cpu: Activity: 11
 881500: system.cpu: Scheduling next tick!
 882000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 882000: system.cpu.fetch: Running stage.
 882000: system.cpu.fetch: Attempting to fetch from [tid:0]
 882000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 882000: global: DynInst: [sn:419] Instruction created. Instcount for system.cpu = 66
 882000: system.cpu.fetch: [tid:0]: Instruction PC 0x1451c (0) created [sn:419].
 882000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [sp, #4]
 882000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 882000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14520=>0x14524).(0=>1).
 882000: system.cpu.fetch: [tid:0] Fetching cache line 0x14520 for addr 0x14520
 882000: system.cpu: CPU already running.
 882000: system.cpu.fetch: Fetch: Doing instruction read.
 882000: system.cpu.fetch: [tid:0]: Doing Icache access.
 882000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 882000: system.cpu.fetch: Deactivating stage.
 882000: system.cpu: Activity: 10
 882000: system.cpu.fetch: [tid:0][sn:417]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 882000: system.cpu.fetch: [tid:0][sn:418]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 882000: system.cpu.fetch: [tid:0][sn:419]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 882000: system.cpu.fetch: Activity this cycle.
 882000: system.cpu: Activity: 11
 882000: system.cpu.decode: Processing [tid:0]
 882000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 882000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 882000: system.cpu.rename: Processing [tid:0]
 882000: system.cpu.rename: [tid:0]: Free IQ: 56, Free ROB: 40, Free LQ: 16, Free SQ: 16
 882000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 882000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 882000: system.cpu.rename: [tid:0]: 40 rob free
 882000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 56, instsInProgress: 0, dispatched Insts: 0
 882000: system.cpu.rename: [tid:0]: 56 iq free
 882000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 882000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 882000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 882000: system.cpu.rename: [tid:0]: 40 rob free
 882000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 56, instsInProgress: 0, dispatched Insts: 0
 882000: system.cpu.rename: [tid:0]: 56 iq free
 882000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 882000: system.cpu.rename: [tid:0]: 0 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 882000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 882000: system.cpu.rename: [tid:0]: Processing instruction [sn:407] with PC (0x14464=>0x14468).(0=>1).
 882000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 882000: system.cpu.rename: [tid:0]: Register 325 is ready.
 882000: global: [sn:407] has 1 ready out of 4 sources. RTI 0)
 882000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 882000: system.cpu.rename: [tid:0]: Register 325 is ready.
 882000: global: [sn:407] has 2 ready out of 4 sources. RTI 0)
 882000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 882000: system.cpu.rename: [tid:0]: Register 325 is ready.
 882000: global: [sn:407] has 3 ready out of 4 sources. RTI 0)
 882000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 101
 882000: system.cpu.rename: [tid:0]: Register 101 is ready.
 882000: global: [sn:407] has 4 ready out of 4 sources. RTI 0)
 882000: global: Renamed reg 3 to physical reg 114 old mapping was 101
 882000: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 114.
 882000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=1), [sn:407].
 882000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 882000: system.cpu.rename: [tid:0]: Processing instruction [sn:408] with PC (0x14468=>0x1446c).(0=>1).
 882000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 882000: system.cpu.rename: [tid:0]: Register 325 is ready.
 882000: global: [sn:408] has 1 ready out of 4 sources. RTI 0)
 882000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 882000: system.cpu.rename: [tid:0]: Register 325 is ready.
 882000: global: [sn:408] has 2 ready out of 4 sources. RTI 0)
 882000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 882000: system.cpu.rename: [tid:0]: Register 325 is ready.
 882000: global: [sn:408] has 3 ready out of 4 sources. RTI 0)
 882000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 114
 882000: system.cpu.rename: [tid:0]: Register 114 is not ready.
 882000: global: Renamed reg 0 to physical reg 410 old mapping was 404
 882000: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 410.
 882000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=2), [sn:408].
 882000: global: Renamed reg 2 to physical reg 411 old mapping was 405
 882000: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 411.
 882000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=3), [sn:408].
 882000: global: Renamed reg 1 to physical reg 412 old mapping was 406
 882000: system.cpu.rename: [tid:0]: Renaming arch reg 1 to physical reg 412.
 882000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=4), [sn:408].
 882000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 882000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 882000: system.cpu.rename: [tid:0]: Processing instruction [sn:409] with PC (0x1446c=>0x14470).(0=>1).
 882000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 10
 882000: system.cpu.rename: [tid:0]: Register 10 is ready.
 882000: global: [sn:409] has 1 ready out of 7 sources. RTI 0)
 882000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 882000: system.cpu.rename: [tid:0]: Register 960 is ready.
 882000: global: [sn:409] has 2 ready out of 7 sources. RTI 0)
 882000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1536 (flattened 0), got phys reg 410
 882000: system.cpu.rename: [tid:0]: Register 410 is not ready.
 882000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1537 (flattened 1), got phys reg 412
 882000: system.cpu.rename: [tid:0]: Register 412 is not ready.
 882000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 882000: system.cpu.rename: [tid:0]: Register 325 is ready.
 882000: global: [sn:409] has 3 ready out of 7 sources. RTI 0)
 882000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 114
 882000: system.cpu.rename: [tid:0]: Register 114 is not ready.
 882000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 10
 882000: system.cpu.rename: [tid:0]: Register 10 is ready.
 882000: global: [sn:409] has 4 ready out of 7 sources. RTI 0)
 882000: global: Renamed reg 15 to physical reg 113 old mapping was 10
 882000: system.cpu.rename: [tid:0]: Renaming arch reg 15 to physical reg 113.
 882000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=5), [sn:409].
 882000: system.cpu.rename: Activity this cycle.
 882000: system.cpu.iew: Issue: Processing [tid:0]
 882000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 882000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 882000: system.cpu.iq: Not able to schedule any instructions.
 882000: system.cpu.iew: Processing [tid:0]
 882000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 882000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 882000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 882000: system.cpu.iew: IQ has 56 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 882000: system.cpu.commit: Getting instructions from Rename stage.
 882000: system.cpu.commit: Trying to commit instructions in the ROB.
 882000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 882000: system.cpu: Activity: 10
 882000: system.cpu: Scheduling next tick!
 882500: system.cpu.icache_port: Fetch unit received timing
 882500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 882500: system.cpu: CPU already running.
 882500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 882500: system.cpu.fetch: Activating stage.
 882500: system.cpu: Activity: 11
 882500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 882500: system.cpu.fetch: Running stage.
 882500: system.cpu.fetch: Attempting to fetch from [tid:0]
 882500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 882500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 882500: global: DynInst: [sn:420] Instruction created. Instcount for system.cpu = 67
 882500: system.cpu.fetch: [tid:0]: Instruction PC 0x14520 (0) created [sn:420].
 882500: system.cpu.fetch: [tid:0]: Instruction is:   str   r6, [r4, #4]
 882500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 882500: global: DynInst: [sn:421] Instruction created. Instcount for system.cpu = 68
 882500: system.cpu.fetch: [tid:0]: Instruction PC 0x14524 (0) created [sn:421].
 882500: system.cpu.fetch: [tid:0]: Instruction is:   str   r3, [r2, #0]
 882500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 882500: global: DynInst: [sn:422] Instruction created. Instcount for system.cpu = 69
 882500: system.cpu.fetch: [tid:0]: Instruction PC 0x14528 (0) created [sn:422].
 882500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #344]
 882500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 882500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 882500: system.cpu.fetch: [tid:0][sn:420]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 882500: system.cpu.fetch: [tid:0][sn:421]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 882500: system.cpu.fetch: [tid:0][sn:422]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 882500: system.cpu.fetch: Activity this cycle.
 882500: system.cpu: Activity: 12
 882500: system.cpu.decode: Processing [tid:0]
 882500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 882500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 882500: system.cpu.decode: [tid:0]: Processing instruction [sn:411] with PC (0x14500=>0x14504).(0=>1)
 882500: system.cpu.decode: [tid:0]: Processing instruction [sn:412] with PC (0x14500=>0x14504).(1=>2)
 882500: system.cpu.decode: [tid:0]: Processing instruction [sn:413] with PC (0x14504=>0x14508).(0=>1)
 882500: system.cpu.decode: Activity this cycle.
 882500: system.cpu.rename: Processing [tid:0]
 882500: system.cpu.rename: [tid:0]: Free IQ: 56, Free ROB: 40, Free LQ: 16, Free SQ: 16
 882500: system.cpu.rename: [tid:0]: 3 instructions not yet in ROB
 882500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 3, dispatched Insts: 0
 882500: system.cpu.rename: [tid:0]: 37 rob free
 882500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 56, instsInProgress: 3, dispatched Insts: 0
 882500: system.cpu.rename: [tid:0]: 53 iq free
 882500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 0
 882500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 882500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 3, dispatched Insts: 0
 882500: system.cpu.rename: [tid:0]: 37 rob free
 882500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 56, instsInProgress: 3, dispatched Insts: 0
 882500: system.cpu.rename: [tid:0]: 53 iq free
 882500: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
 882500: system.cpu.rename: [tid:0]: 3 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 882500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 882500: system.cpu.rename: [tid:0]: Processing instruction [sn:410] with PC (0x14470=>0x14474).(0=>1).
 882500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 882500: system.cpu.rename: [tid:0]: Register 325 is ready.
 882500: global: [sn:410] has 1 ready out of 3 sources. RTI 0)
 882500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 882500: system.cpu.rename: [tid:0]: Register 325 is ready.
 882500: global: [sn:410] has 2 ready out of 3 sources. RTI 0)
 882500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 882500: system.cpu.rename: [tid:0]: Register 325 is ready.
 882500: global: [sn:410] has 3 ready out of 3 sources. RTI 0)
 882500: system.cpu.rename: Activity this cycle.
 882500: system.cpu.iew: Issue: Processing [tid:0]
 882500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 882500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14464=>0x14468).(0=>1) [sn:407] [tid:0] to IQ.
 882500: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:407]
 882500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14468=>0x1446c).(0=>1) [sn:408] [tid:0] to IQ.
 882500: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:408]
 882500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1446c=>0x14470).(0=>1) [sn:409] [tid:0] to IQ.
 882500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:409]
 882500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 882500: system.cpu.iew.lsq.thread0: Inserting load PC (0x1446c=>0x14470).(0=>1), idx:11 [sn:409]
 882500: system.cpu.iq: Adding instruction [sn:409] PC (0x1446c=>0x14470).(0=>1) to the IQ.
 882500: system.cpu.iq: Instruction PC (0x1446c=>0x14470).(0=>1) has src reg 410 that is being added to the dependency chain.
 882500: system.cpu.iq: Instruction PC (0x1446c=>0x14470).(0=>1) has src reg 412 that is being added to the dependency chain.
 882500: system.cpu.iq: Instruction PC (0x1446c=>0x14470).(0=>1) has src reg 114 that is being added to the dependency chain.
 882500: global: DynInst: [sn:143] Instruction destroyed. Instcount for system.cpu = 68
 882500: memdepentry: Memory dependency entry created.  memdep_count=1 (0x1446c=>0x14470).(0=>1)
 882500: global: Inst 0x1446c with index 283 had no SSID
 882500: system.cpu.memDep0: No dependency for inst PC (0x1446c=>0x14470).(0=>1) [sn:409].
 882500: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:407]
 882500: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:408]
 882500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 882500: system.cpu.iq: Not able to schedule any instructions.
 882500: system.cpu.iew: Processing [tid:0]
 882500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 882500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 882500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 882500: system.cpu.iew: IQ has 55 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 16 free entries.
 882500: system.cpu.commit: Getting instructions from Rename stage.
 882500: system.cpu.commit: Inserting PC (0x14464=>0x14468).(0=>1) [sn:407] [tid:0] into ROB.
 882500: system.cpu.rob: Adding inst PC (0x14464=>0x14468).(0=>1) to the ROB.
 882500: system.cpu.rob: [tid:0] Now has 1 instructions.
 882500: system.cpu.commit: Inserting PC (0x14468=>0x1446c).(0=>1) [sn:408] [tid:0] into ROB.
 882500: system.cpu.rob: Adding inst PC (0x14468=>0x1446c).(0=>1) to the ROB.
 882500: system.cpu.rob: [tid:0] Now has 2 instructions.
 882500: system.cpu.commit: Inserting PC (0x1446c=>0x14470).(0=>1) [sn:409] [tid:0] into ROB.
 882500: system.cpu.rob: Adding inst PC (0x1446c=>0x14470).(0=>1) to the ROB.
 882500: system.cpu.rob: [tid:0] Now has 3 instructions.
 882500: system.cpu.commit: Trying to commit instructions in the ROB.
 882500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:407] PC (0x14464=>0x14468).(0=>1) is head of ROB and not ready
 882500: system.cpu.commit: [tid:0]: ROB has 3 insts & 37 free entries.
 882500: system.cpu.commit: Activity This Cycle.
 882500: system.cpu: Activity: 11
 882500: system.cpu: Scheduling next tick!
 883000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 883000: system.cpu.fetch: Running stage.
 883000: system.cpu.fetch: Attempting to fetch from [tid:0]
 883000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 883000: global: DynInst: [sn:423] Instruction created. Instcount for system.cpu = 69
 883000: system.cpu.fetch: [tid:0]: Instruction PC 0x1452c (0) created [sn:423].
 883000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #344]
 883000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 883000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14530=>0x14534).(0=>1).
 883000: system.cpu.fetch: [tid:0] Fetching cache line 0x14530 for addr 0x14530
 883000: system.cpu: CPU already running.
 883000: system.cpu.fetch: Fetch: Doing instruction read.
 883000: system.cpu.fetch: [tid:0]: Doing Icache access.
 883000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 883000: system.cpu.fetch: Deactivating stage.
 883000: system.cpu: Activity: 10
 883000: system.cpu.fetch: [tid:0][sn:423]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 883000: system.cpu.fetch: Activity this cycle.
 883000: system.cpu: Activity: 11
 883000: system.cpu.decode: Processing [tid:0]
 883000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 883000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 883000: system.cpu.decode: [tid:0]: Processing instruction [sn:414] with PC (0x14508=>0x1450c).(0=>1)
 883000: system.cpu.decode: [tid:0]: Processing instruction [sn:415] with PC (0x1450c=>0x14510).(0=>1)
 883000: system.cpu.decode: [tid:0]: Processing instruction [sn:416] with PC (0x14510=>0x14514).(0=>1)
 883000: system.cpu.decode: Activity this cycle.
 883000: system.cpu.rename: Processing [tid:0]
 883000: system.cpu.rename: [tid:0]: Free IQ: 56, Free ROB: 37, Free LQ: 16, Free SQ: 16
 883000: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 883000: system.cpu.rename: calcFreeROBEntires: free robEntries: 37, instsInProgress: 4, dispatched Insts: 3
 883000: system.cpu.rename: [tid:0]: 36 rob free
 883000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 56, instsInProgress: 4, dispatched Insts: 3
 883000: system.cpu.rename: [tid:0]: 55 iq free
 883000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 1
 883000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 883000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 883000: system.cpu.iew: Issue: Processing [tid:0]
 883000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 883000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14470=>0x14474).(0=>1) [sn:410] [tid:0] to IQ.
 883000: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:410]
 883000: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:407]
 883000: system.cpu.iew: IXU: Instruction[sn:408] is not ready (Src:114).
 883000: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:407]
 883000: global: RegFile: Access to cc register 325, has data 0
 883000: global: RegFile: Access to cc register 325, has data 0
 883000: global: RegFile: Access to cc register 325, has data 0
 883000: global: RegFile: Access to int register 101, has data 0xf
 883000: global: RegFile: Setting int register 114 to 0xc
 883000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 883000: system.cpu.iew: IXU: ***There is still left instruction that is notexecuted in IXU.***
 883000: system.cpu.iq: Waking dependents of completed instruction.
 883000: system.cpu.iq: Waking any dependents on register 114.
 883000: system.cpu.iq: Waking up a dependent instruction, [sn:409] PC (0x1446c=>0x14470).(0=>1).
 883000: global: [sn:409] has 5 ready out of 7 sources. RTI 0)
 883000: global: DynInst: [sn:145] Instruction destroyed. Instcount for system.cpu = 68
 883000: system.cpu.iew: IXU: Instruction can't be executed in 1th stage, so moved to 2th stage's buffer. [sn:408]
 883000: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:410]
 883000: system.cpu.iew: Sending instructions to commit, [sn:407] PC (0x14464=>0x14468).(0=>1).
 883000: system.cpu.iew: Setting Destination Register 114
 883000: system.cpu.scoreboard: Setting reg 114 as ready
 883000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 883000: system.cpu.iq: Not able to schedule any instructions.
 883000: system.cpu.iew: Processing [tid:0]
 883000: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 883000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 883000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 883000: system.cpu.iew: IQ has 55 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 16 free entries.
 883000: system.cpu.commit: Getting instructions from Rename stage.
 883000: system.cpu.commit: Inserting PC (0x14470=>0x14474).(0=>1) [sn:410] [tid:0] into ROB.
 883000: system.cpu.rob: Adding inst PC (0x14470=>0x14474).(0=>1) to the ROB.
 883000: system.cpu.rob: [tid:0] Now has 4 instructions.
 883000: system.cpu.commit: Trying to commit instructions in the ROB.
 883000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:407] PC (0x14464=>0x14468).(0=>1) is head of ROB and not ready
 883000: system.cpu.commit: [tid:0]: ROB has 4 insts & 36 free entries.
 883000: system.cpu.commit: Activity This Cycle.
 883000: system.cpu: Activity: 10
 883000: system.cpu: Scheduling next tick!
 883500: system.cpu.icache_port: Fetch unit received timing
 883500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 883500: system.cpu: CPU already running.
 883500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 883500: system.cpu.fetch: Activating stage.
 883500: system.cpu: Activity: 11
 883500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 883500: system.cpu.fetch: Running stage.
 883500: system.cpu.fetch: Attempting to fetch from [tid:0]
 883500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 883500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 883500: global: DynInst: [sn:424] Instruction created. Instcount for system.cpu = 69
 883500: system.cpu.fetch: [tid:0]: Instruction PC 0x14530 (0) created [sn:424].
 883500: system.cpu.fetch: [tid:0]: Instruction is:   str   fp, [r2, #0]
 883500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 883500: global: DynInst: [sn:425] Instruction created. Instcount for system.cpu = 70
 883500: system.cpu.fetch: [tid:0]: Instruction PC 0x14534 (0) created [sn:425].
 883500: system.cpu.fetch: [tid:0]: Instruction is:   str   r9, [r3, #0]
 883500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 883500: global: DynInst: [sn:426] Instruction created. Instcount for system.cpu = 71
 883500: system.cpu.fetch: [tid:0]: Instruction PC 0x14538 (0) created [sn:426].
 883500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #336]
 883500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 883500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 883500: system.cpu.fetch: [tid:0][sn:424]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 883500: system.cpu.fetch: [tid:0][sn:425]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 883500: system.cpu.fetch: [tid:0][sn:426]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 883500: system.cpu.fetch: Activity this cycle.
 883500: system.cpu: Activity: 12
 883500: system.cpu.decode: Processing [tid:0]
 883500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 883500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 883500: system.cpu.decode: [tid:0]: Processing instruction [sn:417] with PC (0x14514=>0x14518).(0=>1)
 883500: system.cpu.decode: [tid:0]: Processing instruction [sn:418] with PC (0x14518=>0x1451c).(0=>1)
 883500: system.cpu.decode: [tid:0]: Processing instruction [sn:419] with PC (0x1451c=>0x14520).(0=>1)
 883500: system.cpu.decode: Activity this cycle.
 883500: system.cpu.rename: Processing [tid:0]
 883500: system.cpu.rename: [tid:0]: Free IQ: 56, Free ROB: 36, Free LQ: 16, Free SQ: 16
 883500: system.cpu.rename: [tid:0]: 1 instructions not yet in ROB
 883500: system.cpu.rename: calcFreeROBEntires: free robEntries: 36, instsInProgress: 1, dispatched Insts: 1
 883500: system.cpu.rename: [tid:0]: 36 rob free
 883500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 56, instsInProgress: 1, dispatched Insts: 1
 883500: system.cpu.rename: [tid:0]: 56 iq free
 883500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 883500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 883500: system.cpu.rename: calcFreeROBEntires: free robEntries: 36, instsInProgress: 1, dispatched Insts: 1
 883500: system.cpu.rename: [tid:0]: 36 rob free
 883500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 56, instsInProgress: 1, dispatched Insts: 1
 883500: system.cpu.rename: [tid:0]: 56 iq free
 883500: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 883500: system.cpu.rename: [tid:0]: 1 insts pipelining from Rename | 1 insts dispatched to IQ last cycle.
 883500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 883500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 883500: system.cpu.rename: [tid:0]: Processing instruction [sn:411] with PC (0x14500=>0x14504).(0=>1).
 883500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0 (flattened 0), got phys reg 15
 883500: system.cpu.rename: [tid:0]: Register 15 is ready.
 883500: global: [sn:411] has 1 ready out of 5 sources. RTI 0)
 883500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 883500: system.cpu.rename: [tid:0]: Register 960 is ready.
 883500: global: [sn:411] has 2 ready out of 5 sources. RTI 0)
 883500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 883500: system.cpu.rename: [tid:0]: Register 325 is ready.
 883500: global: [sn:411] has 3 ready out of 5 sources. RTI 0)
 883500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 883500: system.cpu.rename: [tid:0]: Register 325 is ready.
 883500: global: [sn:411] has 4 ready out of 5 sources. RTI 0)
 883500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 883500: system.cpu.rename: [tid:0]: Register 325 is ready.
 883500: global: [sn:411] has 5 ready out of 5 sources. RTI 0)
 883500: global: Renamed reg 3 to physical reg 112 old mapping was 114
 883500: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 112.
 883500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=6), [sn:411].
 883500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 883500: system.cpu.rename: [tid:0]: Processing instruction [sn:412] with PC (0x14500=>0x14504).(1=>2).
 883500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 883500: system.cpu.rename: [tid:0]: Register 325 is ready.
 883500: global: [sn:412] has 1 ready out of 4 sources. RTI 0)
 883500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 883500: system.cpu.rename: [tid:0]: Register 325 is ready.
 883500: global: [sn:412] has 2 ready out of 4 sources. RTI 0)
 883500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 883500: system.cpu.rename: [tid:0]: Register 325 is ready.
 883500: global: [sn:412] has 3 ready out of 4 sources. RTI 0)
 883500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0 (flattened 0), got phys reg 15
 883500: system.cpu.rename: [tid:0]: Register 15 is ready.
 883500: global: [sn:412] has 4 ready out of 4 sources. RTI 0)
 883500: global: Renamed reg 0 to physical reg 111 old mapping was 15
 883500: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 111.
 883500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=7), [sn:412].
 883500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 883500: system.cpu.rename: [tid:0]: Processing instruction [sn:413] with PC (0x14504=>0x14508).(0=>1).
 883500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 883500: system.cpu.rename: [tid:0]: Register 325 is ready.
 883500: global: [sn:413] has 1 ready out of 4 sources. RTI 0)
 883500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 883500: system.cpu.rename: [tid:0]: Register 325 is ready.
 883500: global: [sn:413] has 2 ready out of 4 sources. RTI 0)
 883500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 883500: system.cpu.rename: [tid:0]: Register 325 is ready.
 883500: global: [sn:413] has 3 ready out of 4 sources. RTI 0)
 883500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 112
 883500: system.cpu.rename: [tid:0]: Register 112 is not ready.
 883500: global: Renamed reg 0 to physical reg 413 old mapping was 410
 883500: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 413.
 883500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=8), [sn:413].
 883500: global: Renamed reg 2 to physical reg 414 old mapping was 411
 883500: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 414.
 883500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=9), [sn:413].
 883500: global: Renamed reg 1 to physical reg 415 old mapping was 412
 883500: system.cpu.rename: [tid:0]: Renaming arch reg 1 to physical reg 415.
 883500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=10), [sn:413].
 883500: system.cpu.rename: Activity this cycle.
 883500: system.cpu.iew: Issue: Processing [tid:0]
 883500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 883500: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:410]
 883500: system.cpu.iew: IXU: Instruction is ready to issue in 2th buffer. [sn:408]
 883500: system.cpu.iew: IXU: Instruction is executed in 2th stage.  [sn:408]
 883500: global: RegFile: Access to cc register 325, has data 0
 883500: global: RegFile: Access to cc register 325, has data 0
 883500: global: RegFile: Access to cc register 325, has data 0
 883500: global: RegFile: Access to int register 114, has data 0xc
 883500: global: RegFile: Setting cc register 410 to 0x2
 883500: global: RegFile: Setting cc register 411 to 0
 883500: global: RegFile: Setting cc register 412 to 0
 883500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 883500: system.cpu.iq: Waking dependents of completed instruction.
 883500: system.cpu.iq: Waking any dependents on register 410.
 883500: system.cpu.iq: Waking up a dependent instruction, [sn:409] PC (0x1446c=>0x14470).(0=>1).
 883500: global: [sn:409] has 6 ready out of 7 sources. RTI 0)
 883500: system.cpu.iq: Waking any dependents on register 411.
 883500: system.cpu.iq: Waking any dependents on register 412.
 883500: system.cpu.iq: Waking up a dependent instruction, [sn:409] PC (0x1446c=>0x14470).(0=>1).
 883500: global: [sn:409] has 7 ready out of 7 sources. RTI 0)
 883500: system.cpu.iq: Checking if memory instruction can issue.
 883500: system.cpu.memDep0: Marking registers as ready for instruction PC (0x1446c=>0x14470).(0=>1) [sn:409].
 883500: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
 883500: system.cpu.memDep0: Adding instruction [sn:409] to the ready list.
 883500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1446c=>0x14470).(0=>1) opclass:32 [sn:409].
 883500: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:410]
 883500: global: RegFile: Access to cc register 325, has data 0
 883500: global: RegFile: Access to cc register 325, has data 0
 883500: global: RegFile: Access to cc register 325, has data 0
 883500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1, wbActual:1
 883500: system.cpu.iq: Waking dependents of completed instruction.
 883500: system.cpu.iew: Sending instructions to commit, [sn:408] PC (0x14468=>0x1446c).(0=>1).
 883500: system.cpu.iew: Setting Destination Register 410
 883500: system.cpu.scoreboard: Setting reg 410 as ready
 883500: system.cpu.iew: Setting Destination Register 411
 883500: system.cpu.scoreboard: Setting reg 411 as ready
 883500: system.cpu.iew: Setting Destination Register 412
 883500: system.cpu.scoreboard: Setting reg 412 as ready
 883500: system.cpu.iew: Sending instructions to commit, [sn:410] PC (0x14470=>0x14500).(0=>1).
 883500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 883500: system.cpu.iq: Thread 0: Issuing instruction PC (0x1446c=>0x14470).(0=>1) [sn:409]
 883500: system.cpu.memDep0: Issuing instruction PC 0x1446c [sn:409].
 883500: system.cpu.iew: Processing [tid:0]
 883500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 883500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 883500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 883500: system.cpu.iew: IQ has 55 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 16 free entries.
 883500: system.cpu.commit: Getting instructions from Rename stage.
 883500: system.cpu.commit: Trying to commit instructions in the ROB.
 883500: system.cpu.commit: [tid:0]: Marking PC (0x14464=>0x14468).(0=>1), [sn:407] ready within ROB.
 883500: system.cpu.commit: [tid:0]: Instruction [sn:407] PC (0x14464=>0x14468).(0=>1) is head of ROB and ready to commit
 883500: system.cpu.commit: [tid:0]: ROB has 4 insts & 36 free entries.
 883500: system.cpu.commit: Activating stage.
 883500: system.cpu: Activity: 13
 883500: system.cpu: Activity: 12
 883500: system.cpu: Scheduling next tick!
 884000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 884000: system.cpu.fetch: Running stage.
 884000: system.cpu.fetch: Attempting to fetch from [tid:0]
 884000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 884000: global: DynInst: [sn:427] Instruction created. Instcount for system.cpu = 72
 884000: system.cpu.fetch: [tid:0]: Instruction PC 0x1453c (0) created [sn:427].
 884000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #336]
 884000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 884000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14540=>0x14544).(0=>1).
 884000: system.cpu.fetch: [tid:0] Fetching cache line 0x14540 for addr 0x14540
 884000: system.cpu: CPU already running.
 884000: system.cpu.fetch: Fetch: Doing instruction read.
 884000: system.cpu.fetch: [tid:0]: Doing Icache access.
 884000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 884000: system.cpu.fetch: Deactivating stage.
 884000: system.cpu: Activity: 11
 884000: system.cpu.fetch: [tid:0][sn:427]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 884000: system.cpu.fetch: Activity this cycle.
 884000: system.cpu: Activity: 12
 884000: system.cpu.decode: Processing [tid:0]
 884000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 884000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 884000: system.cpu.decode: [tid:0]: Processing instruction [sn:420] with PC (0x14520=>0x14524).(0=>1)
 884000: system.cpu.decode: [tid:0]: Processing instruction [sn:421] with PC (0x14524=>0x14528).(0=>1)
 884000: system.cpu.decode: [tid:0]: Processing instruction [sn:422] with PC (0x14528=>0x1452c).(0=>1)
 884000: system.cpu.decode: Activity this cycle.
 884000: system.cpu.rename: Processing [tid:0]
 884000: system.cpu.rename: [tid:0]: Free IQ: 56, Free ROB: 36, Free LQ: 16, Free SQ: 16
 884000: system.cpu.rename: [tid:0]: 3 instructions not yet in ROB
 884000: system.cpu.rename: calcFreeROBEntires: free robEntries: 36, instsInProgress: 3, dispatched Insts: 0
 884000: system.cpu.rename: [tid:0]: 33 rob free
 884000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 56, instsInProgress: 3, dispatched Insts: 0
 884000: system.cpu.rename: [tid:0]: 53 iq free
 884000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 0
 884000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 884000: system.cpu.rename: calcFreeROBEntires: free robEntries: 36, instsInProgress: 3, dispatched Insts: 0
 884000: system.cpu.rename: [tid:0]: 33 rob free
 884000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 56, instsInProgress: 3, dispatched Insts: 0
 884000: system.cpu.rename: [tid:0]: 53 iq free
 884000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 884000: system.cpu.rename: [tid:0]: 3 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 884000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 884000: system.cpu.rename: [tid:0]: Processing instruction [sn:414] with PC (0x14508=>0x1450c).(0=>1).
 884000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1536 (flattened 0), got phys reg 413
 884000: system.cpu.rename: [tid:0]: Register 413 is not ready.
 884000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 884000: system.cpu.rename: [tid:0]: Register 325 is ready.
 884000: global: [sn:414] has 1 ready out of 3 sources. RTI 0)
 884000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 884000: system.cpu.rename: [tid:0]: Register 325 is ready.
 884000: global: [sn:414] has 2 ready out of 3 sources. RTI 0)
 884000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 884000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 0
 884000: system.cpu.rename: [tid:0]: Processing instruction [sn:415] with PC (0x1450c=>0x14510).(0=>1).
 884000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 113
 884000: system.cpu.rename: [tid:0]: Register 113 is not ready.
 884000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 884000: system.cpu.rename: [tid:0]: Register 960 is ready.
 884000: global: [sn:415] has 1 ready out of 5 sources. RTI 0)
 884000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 884000: system.cpu.rename: [tid:0]: Register 325 is ready.
 884000: global: [sn:415] has 2 ready out of 5 sources. RTI 0)
 884000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 884000: system.cpu.rename: [tid:0]: Register 325 is ready.
 884000: global: [sn:415] has 3 ready out of 5 sources. RTI 0)
 884000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 884000: system.cpu.rename: [tid:0]: Register 325 is ready.
 884000: global: [sn:415] has 4 ready out of 5 sources. RTI 0)
 884000: global: Renamed reg 3 to physical reg 110 old mapping was 112
 884000: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 110.
 884000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=11), [sn:415].
 884000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 884000: system.cpu.rename: [tid:0]: Processing instruction [sn:416] with PC (0x14510=>0x14514).(0=>1).
 884000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 884000: system.cpu.rename: [tid:0]: Register 325 is ready.
 884000: global: [sn:416] has 1 ready out of 4 sources. RTI 0)
 884000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 884000: system.cpu.rename: [tid:0]: Register 325 is ready.
 884000: global: [sn:416] has 2 ready out of 4 sources. RTI 0)
 884000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 884000: system.cpu.rename: [tid:0]: Register 325 is ready.
 884000: global: [sn:416] has 3 ready out of 4 sources. RTI 0)
 884000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2 (flattened 2), got phys reg 51
 884000: system.cpu.rename: [tid:0]: Register 51 is ready.
 884000: global: [sn:416] has 4 ready out of 4 sources. RTI 0)
 884000: global: Renamed reg 0 to physical reg 416 old mapping was 413
 884000: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 416.
 884000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=12), [sn:416].
 884000: global: Renamed reg 2 to physical reg 417 old mapping was 414
 884000: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 417.
 884000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=13), [sn:416].
 884000: global: Renamed reg 1 to physical reg 418 old mapping was 415
 884000: system.cpu.rename: [tid:0]: Renaming arch reg 1 to physical reg 418.
 884000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=14), [sn:416].
 884000: system.cpu.rename: Activity this cycle.
 884000: system.cpu.iew: Issue: Processing [tid:0]
 884000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 884000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14500=>0x14504).(0=>1) [sn:411] [tid:0] to IQ.
 884000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:411]
 884000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 884000: system.cpu.iew.lsq.thread0: Inserting load PC (0x14500=>0x14504).(0=>1), idx:12 [sn:411]
 884000: system.cpu.iq: Adding instruction [sn:411] PC (0x14500=>0x14504).(0=>1) to the IQ.
 884000: global: DynInst: [sn:141] Instruction destroyed. Instcount for system.cpu = 71
 884000: memdepentry: Memory dependency entry created.  memdep_count=2 (0x14500=>0x14504).(0=>1)
 884000: global: Inst 0x14500 with index 320 had no SSID
 884000: system.cpu.memDep0: No dependency for inst PC (0x14500=>0x14504).(0=>1) [sn:411].
 884000: system.cpu.memDep0: Adding instruction [sn:411] to the ready list.
 884000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14500=>0x14504).(0=>1) opclass:32 [sn:411].
 884000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14500=>0x14504).(1=>2) [sn:412] [tid:0] to IQ.
 884000: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:412]
 884000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14504=>0x14508).(0=>1) [sn:413] [tid:0] to IQ.
 884000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:413]
 884000: system.cpu.iq: Adding instruction [sn:413] PC (0x14504=>0x14508).(0=>1) to the IQ.
 884000: system.cpu.iq: Instruction PC (0x14504=>0x14508).(0=>1) has src reg 112 that is being added to the dependency chain.
 884000: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:412]
 884000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 884000: system.cpu.iq: Thread 0: Issuing instruction PC (0x14500=>0x14504).(0=>1) [sn:411]
 884000: system.cpu.memDep0: Issuing instruction PC 0x14500 [sn:411].
 884000: system.cpu.iew: Processing [tid:0]
 884000: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 884000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 884000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 884000: system.cpu.iew: IQ has 53 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 16 free entries.
 884000: system.cpu.commit: Getting instructions from Rename stage.
 884000: system.cpu.commit: Inserting PC (0x14500=>0x14504).(0=>1) [sn:411] [tid:0] into ROB.
 884000: system.cpu.rob: Adding inst PC (0x14500=>0x14504).(0=>1) to the ROB.
 884000: system.cpu.rob: [tid:0] Now has 5 instructions.
 884000: system.cpu.commit: Inserting PC (0x14500=>0x14504).(1=>2) [sn:412] [tid:0] into ROB.
 884000: system.cpu.rob: Adding inst PC (0x14500=>0x14504).(1=>2) to the ROB.
 884000: system.cpu.rob: [tid:0] Now has 6 instructions.
 884000: system.cpu.commit: Inserting PC (0x14504=>0x14508).(0=>1) [sn:413] [tid:0] into ROB.
 884000: system.cpu.rob: Adding inst PC (0x14504=>0x14508).(0=>1) to the ROB.
 884000: system.cpu.rob: [tid:0] Now has 7 instructions.
 884000: system.cpu.commit: Trying to commit instructions in the ROB.
 884000: system.cpu.commit: Trying to commit head instruction, [sn:407] [tid:0]
 884000: system.cpu.commit: Committing instruction with [sn:407] PC (0x14464=>0x14468).(0=>1)
 884000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14464=>0x14468).(0=>1), [sn:407]
 884000: system.cpu: Removing committed instruction [tid:0] PC (0x14464=>0x14468).(0=>1) [sn:407]
 884000: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:407]
 884000: system.cpu.commit: [tid:0]: Marking PC (0x14468=>0x1446c).(0=>1), [sn:408] ready within ROB.
 884000: system.cpu.commit: [tid:0]: Marking PC (0x14470=>0x14500).(0=>1), [sn:410] ready within ROB.
 884000: system.cpu.commit: [tid:0]: Instruction [sn:408] PC (0x14468=>0x1446c).(0=>1) is head of ROB and ready to commit
 884000: system.cpu.commit: [tid:0]: ROB has 6 insts & 34 free entries.
 884000: system.cpu.commit: Activity This Cycle.
 884000: system.cpu: Activity: 11
 884000: system.cpu: Removing instruction, [tid:0] [sn:407] PC (0x14464=>0x14468).(0=>1)
 884000: system.cpu: Scheduling next tick!
 884000: system.cpu.iq: Processing FU completion [sn:409]
 884000: system.cpu: CPU already running.
 884500: system.cpu.icache_port: Fetch unit received timing
 884500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 884500: system.cpu: CPU already running.
 884500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 884500: system.cpu.fetch: Activating stage.
 884500: system.cpu: Activity: 12
 884500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 884500: system.cpu.fetch: Running stage.
 884500: system.cpu.fetch: Attempting to fetch from [tid:0]
 884500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 884500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 884500: global: DynInst: [sn:428] Instruction created. Instcount for system.cpu = 72
 884500: system.cpu.fetch: [tid:0]: Instruction PC 0x14540 (0) created [sn:428].
 884500: system.cpu.fetch: [tid:0]: Instruction is:   str   r10, [r2, #0]
 884500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 884500: global: DynInst: [sn:429] Instruction created. Instcount for system.cpu = 73
 884500: system.cpu.fetch: [tid:0]: Instruction PC 0x14544 (0) created [sn:429].
 884500: system.cpu.fetch: [tid:0]: Instruction is:   str   r8, [r3, #0]
 884500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 884500: global: DynInst: [sn:430] Instruction created. Instcount for system.cpu = 74
 884500: system.cpu.fetch: [tid:0]: Instruction PC 0x14548 (0) created [sn:430].
 884500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #328]
 884500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 884500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 884500: system.cpu.fetch: [tid:0][sn:428]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 884500: system.cpu.fetch: [tid:0][sn:429]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 884500: system.cpu.fetch: [tid:0][sn:430]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 884500: system.cpu.fetch: Activity this cycle.
 884500: system.cpu: Activity: 13
 884500: system.cpu.decode: Processing [tid:0]
 884500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 884500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 884500: system.cpu.decode: [tid:0]: Processing instruction [sn:423] with PC (0x1452c=>0x14530).(0=>1)
 884500: system.cpu.decode: Activity this cycle.
 884500: system.cpu.rename: Processing [tid:0]
 884500: system.cpu.rename: [tid:0]: Free IQ: 56, Free ROB: 34, Free LQ: 16, Free SQ: 16
 884500: system.cpu.rename: [tid:0]: 6 instructions not yet in ROB
 884500: system.cpu.rename: calcFreeROBEntires: free robEntries: 34, instsInProgress: 6, dispatched Insts: 3
 884500: system.cpu.rename: [tid:0]: 31 rob free
 884500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 56, instsInProgress: 6, dispatched Insts: 3
 884500: system.cpu.rename: [tid:0]: 53 iq free
 884500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 2, loads dispatchedToLQ: 1
 884500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 884500: system.cpu.rename: calcFreeROBEntires: free robEntries: 34, instsInProgress: 6, dispatched Insts: 3
 884500: system.cpu.rename: [tid:0]: 31 rob free
 884500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 56, instsInProgress: 6, dispatched Insts: 3
 884500: system.cpu.rename: [tid:0]: 53 iq free
 884500: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 884500: system.cpu.rename: [tid:0]: 6 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 884500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 884500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 2, loads dispatchedToLQ: 1
 884500: system.cpu.rename: [tid:0]: Processing instruction [sn:417] with PC (0x14514=>0x14518).(0=>1).
 884500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 113
 884500: system.cpu.rename: [tid:0]: Register 113 is not ready.
 884500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 884500: system.cpu.rename: [tid:0]: Register 960 is ready.
 884500: global: [sn:417] has 1 ready out of 5 sources. RTI 0)
 884500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 884500: system.cpu.rename: [tid:0]: Register 325 is ready.
 884500: global: [sn:417] has 2 ready out of 5 sources. RTI 0)
 884500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 884500: system.cpu.rename: [tid:0]: Register 325 is ready.
 884500: global: [sn:417] has 3 ready out of 5 sources. RTI 0)
 884500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 884500: system.cpu.rename: [tid:0]: Register 325 is ready.
 884500: global: [sn:417] has 4 ready out of 5 sources. RTI 0)
 884500: global: Renamed reg 2 to physical reg 100 old mapping was 51
 884500: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 100.
 884500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=15), [sn:417].
 884500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 884500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 16, storesInProgress: 0, stores dispatchedToSQ: 0
 884500: system.cpu.rename: [tid:0]: Processing instruction [sn:418] with PC (0x14518=>0x1451c).(0=>1).
 884500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 110
 884500: system.cpu.rename: [tid:0]: Register 110 is not ready.
 884500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 884500: system.cpu.rename: [tid:0]: Register 960 is ready.
 884500: global: [sn:418] has 1 ready out of 6 sources. RTI 0)
 884500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 884500: system.cpu.rename: [tid:0]: Register 325 is ready.
 884500: global: [sn:418] has 2 ready out of 6 sources. RTI 0)
 884500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 884500: system.cpu.rename: [tid:0]: Register 325 is ready.
 884500: global: [sn:418] has 3 ready out of 6 sources. RTI 0)
 884500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 884500: system.cpu.rename: [tid:0]: Register 325 is ready.
 884500: global: [sn:418] has 4 ready out of 6 sources. RTI 0)
 884500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 5 (flattened 5), got phys reg 47
 884500: system.cpu.rename: [tid:0]: Register 47 is ready.
 884500: global: [sn:418] has 5 ready out of 6 sources. RTI 0)
 884500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 884500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 3, loads dispatchedToLQ: 1
 884500: system.cpu.rename: [tid:0]: Processing instruction [sn:419] with PC (0x1451c=>0x14520).(0=>1).
 884500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13 (flattened 13), got phys reg 77
 884500: system.cpu.rename: [tid:0]: Register 77 is ready.
 884500: global: [sn:419] has 1 ready out of 5 sources. RTI 0)
 884500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 884500: system.cpu.rename: [tid:0]: Register 960 is ready.
 884500: global: [sn:419] has 2 ready out of 5 sources. RTI 0)
 884500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 884500: system.cpu.rename: [tid:0]: Register 325 is ready.
 884500: global: [sn:419] has 3 ready out of 5 sources. RTI 0)
 884500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 884500: system.cpu.rename: [tid:0]: Register 325 is ready.
 884500: global: [sn:419] has 4 ready out of 5 sources. RTI 0)
 884500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 884500: system.cpu.rename: [tid:0]: Register 325 is ready.
 884500: global: [sn:419] has 5 ready out of 5 sources. RTI 0)
 884500: global: Renamed reg 3 to physical reg 95 old mapping was 110
 884500: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 95.
 884500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=16), [sn:419].
 884500: system.cpu.rename: Activity this cycle.
 884500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=16), until [sn:407].
 884500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 101, [sn:407].
 884500: system.cpu.freelist: Freeing register 101.
 884500: system.cpu.iew: Issue: Processing [tid:0]
 884500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 884500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14508=>0x1450c).(0=>1) [sn:414] [tid:0] to IQ.
 884500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:414]
 884500: system.cpu.iq: Adding instruction [sn:414] PC (0x14508=>0x1450c).(0=>1) to the IQ.
 884500: system.cpu.iq: Instruction PC (0x14508=>0x1450c).(0=>1) has src reg 413 that is being added to the dependency chain.
 884500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1450c=>0x14510).(0=>1) [sn:415] [tid:0] to IQ.
 884500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:415]
 884500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 884500: system.cpu.iew.lsq.thread0: Inserting load PC (0x1450c=>0x14510).(0=>1), idx:13 [sn:415]
 884500: system.cpu.iq: Adding instruction [sn:415] PC (0x1450c=>0x14510).(0=>1) to the IQ.
 884500: system.cpu.iq: Instruction PC (0x1450c=>0x14510).(0=>1) has src reg 113 that is being added to the dependency chain.
 884500: memdepentry: Memory dependency entry created.  memdep_count=3 (0x1450c=>0x14510).(0=>1)
 884500: global: Inst 0x1450c with index 323 had no SSID
 884500: system.cpu.memDep0: No dependency for inst PC (0x1450c=>0x14510).(0=>1) [sn:415].
 884500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14510=>0x14514).(0=>1) [sn:416] [tid:0] to IQ.
 884500: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:416]
 884500: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:412]
 884500: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:412]
 884500: global: RegFile: Access to cc register 325, has data 0
 884500: global: RegFile: Access to cc register 325, has data 0
 884500: global: RegFile: Access to cc register 325, has data 0
 884500: global: RegFile: Access to int register 15, has data 0xbefffef0
 884500: global: RegFile: Setting int register 111 to 0xbefffef8
 884500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 884500: system.cpu.iq: Waking dependents of completed instruction.
 884500: system.cpu.iq: Waking any dependents on register 111.
 884500: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:416]
 884500: system.cpu.iew: Execute: Executing instructions from IQ.
 884500: system.cpu.iew: Execute: Processing PC (0x1446c=>0x14470).(0=>1), [tid:0] [sn:409].
 884500: system.cpu.iew: Execute: Calculating address for memory reference.
 884500: system.cpu.iew.lsq.thread0: Executing load PC (0x1446c=>0x14470).(0=>1), [sn:409]
 884500: global: RegFile: Access to cc register 410, has data 0x2
 884500: global: RegFile: Access to cc register 412, has data 0
 884500: global: RegFile: Access to cc register 325, has data 0
 884500: global: RegFile: Access to int register 114, has data 0xc
 884500: system.cpu.iew.lsq.thread0: Read called, load idx: 11, store idx: -1, storeHead: 10 addr: 0xc4a4
 884500: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:409] PC (0x1446c=>0x14470).(0=>1)
 884500: system.cpu.iew: Sending instructions to commit, [sn:412] PC (0x14500=>0x14504).(1=>2).
 884500: system.cpu.iew: Setting Destination Register 111
 884500: system.cpu.scoreboard: Setting reg 111 as ready
 884500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 884500: system.cpu.iq: Not able to schedule any instructions.
 884500: system.cpu.iew: Processing [tid:0]
 884500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:407]
 884500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 884500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 884500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 884500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 884500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 884500: system.cpu.iew: IQ has 51 free entries (Can schedule: 0).  LQ has 13 free entries. SQ has 16 free entries.
 884500: system.cpu.iew: Activity this cycle.
 884500: system.cpu.commit: Getting instructions from Rename stage.
 884500: system.cpu.commit: Inserting PC (0x14508=>0x1450c).(0=>1) [sn:414] [tid:0] into ROB.
 884500: system.cpu.rob: Adding inst PC (0x14508=>0x1450c).(0=>1) to the ROB.
 884500: system.cpu.rob: [tid:0] Now has 7 instructions.
 884500: system.cpu.commit: Inserting PC (0x1450c=>0x14510).(0=>1) [sn:415] [tid:0] into ROB.
 884500: system.cpu.rob: Adding inst PC (0x1450c=>0x14510).(0=>1) to the ROB.
 884500: system.cpu.rob: [tid:0] Now has 8 instructions.
 884500: system.cpu.commit: Inserting PC (0x14510=>0x14514).(0=>1) [sn:416] [tid:0] into ROB.
 884500: system.cpu.rob: Adding inst PC (0x14510=>0x14514).(0=>1) to the ROB.
 884500: system.cpu.rob: [tid:0] Now has 9 instructions.
 884500: system.cpu.commit: Trying to commit instructions in the ROB.
 884500: system.cpu.commit: Trying to commit head instruction, [sn:408] [tid:0]
 884500: system.cpu.commit: Committing instruction with [sn:408] PC (0x14468=>0x1446c).(0=>1)
 884500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14468=>0x1446c).(0=>1), [sn:408]
 884500: system.cpu: Removing committed instruction [tid:0] PC (0x14468=>0x1446c).(0=>1) [sn:408]
 884500: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:408]
 884500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:409] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 884500: system.cpu.commit: [tid:0]: ROB has 8 insts & 32 free entries.
 884500: system.cpu.commit: Activity This Cycle.
 884500: system.cpu.commit: Deactivating stage.
 884500: system.cpu: Activity: 12
 884500: system.cpu: Activity: 11
 884500: system.cpu: Removing instruction, [tid:0] [sn:408] PC (0x14468=>0x1446c).(0=>1)
 884500: system.cpu: Scheduling next tick!
 884500: system.cpu.iq: Processing FU completion [sn:411]
 884500: system.cpu: CPU already running.
 885000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 885000: system.cpu.fetch: Running stage.
 885000: system.cpu.fetch: Attempting to fetch from [tid:0]
 885000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 885000: global: DynInst: [sn:431] Instruction created. Instcount for system.cpu = 75
 885000: system.cpu.fetch: [tid:0]: Instruction PC 0x1454c (0) created [sn:431].
 885000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [sp, #0]
 885000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 885000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14550=>0x14554).(0=>1).
 885000: system.cpu.fetch: [tid:0] Fetching cache line 0x14550 for addr 0x14550
 885000: system.cpu: CPU already running.
 885000: system.cpu.fetch: Fetch: Doing instruction read.
 885000: system.cpu.fetch: [tid:0]: Doing Icache access.
 885000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 885000: system.cpu.fetch: Deactivating stage.
 885000: system.cpu: Activity: 10
 885000: system.cpu.fetch: [tid:0][sn:431]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 885000: system.cpu.fetch: Activity this cycle.
 885000: system.cpu: Activity: 11
 885000: system.cpu.decode: Processing [tid:0]
 885000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 885000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 885000: system.cpu.decode: [tid:0]: Processing instruction [sn:424] with PC (0x14530=>0x14534).(0=>1)
 885000: system.cpu.decode: [tid:0]: Processing instruction [sn:425] with PC (0x14534=>0x14538).(0=>1)
 885000: system.cpu.decode: [tid:0]: Processing instruction [sn:426] with PC (0x14538=>0x1453c).(0=>1)
 885000: system.cpu.decode: Activity this cycle.
 885000: system.cpu.rename: Processing [tid:0]
 885000: system.cpu.rename: [tid:0]: Free IQ: 51, Free ROB: 32, Free LQ: 13, Free SQ: 16
 885000: system.cpu.rename: [tid:0]: 6 instructions not yet in ROB
 885000: system.cpu.rename: calcFreeROBEntires: free robEntries: 32, instsInProgress: 6, dispatched Insts: 3
 885000: system.cpu.rename: [tid:0]: 29 rob free
 885000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 51, instsInProgress: 6, dispatched Insts: 3
 885000: system.cpu.rename: [tid:0]: 48 iq free
 885000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 3, loads dispatchedToLQ: 1
 885000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 885000: system.cpu.rename: calcFreeROBEntires: free robEntries: 32, instsInProgress: 6, dispatched Insts: 3
 885000: system.cpu.rename: [tid:0]: 29 rob free
 885000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 51, instsInProgress: 6, dispatched Insts: 3
 885000: system.cpu.rename: [tid:0]: 48 iq free
 885000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 885000: system.cpu.rename: [tid:0]: 6 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 885000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 885000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 16, storesInProgress: 1, stores dispatchedToSQ: 0
 885000: system.cpu.rename: [tid:0]: Processing instruction [sn:420] with PC (0x14520=>0x14524).(0=>1).
 885000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 4 (flattened 4), got phys reg 79
 885000: system.cpu.rename: [tid:0]: Register 79 is ready.
 885000: global: [sn:420] has 1 ready out of 6 sources. RTI 0)
 885000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 885000: system.cpu.rename: [tid:0]: Register 960 is ready.
 885000: global: [sn:420] has 2 ready out of 6 sources. RTI 0)
 885000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 885000: system.cpu.rename: [tid:0]: Register 325 is ready.
 885000: global: [sn:420] has 3 ready out of 6 sources. RTI 0)
 885000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 885000: system.cpu.rename: [tid:0]: Register 325 is ready.
 885000: global: [sn:420] has 4 ready out of 6 sources. RTI 0)
 885000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 885000: system.cpu.rename: [tid:0]: Register 325 is ready.
 885000: global: [sn:420] has 5 ready out of 6 sources. RTI 0)
 885000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 6 (flattened 6), got phys reg 105
 885000: system.cpu.rename: [tid:0]: Register 105 is ready.
 885000: global: [sn:420] has 6 ready out of 6 sources. RTI 0)
 885000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 885000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 16, storesInProgress: 2, stores dispatchedToSQ: 0
 885000: system.cpu.rename: [tid:0]: Processing instruction [sn:421] with PC (0x14524=>0x14528).(0=>1).
 885000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2 (flattened 2), got phys reg 100
 885000: system.cpu.rename: [tid:0]: Register 100 is not ready.
 885000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 885000: system.cpu.rename: [tid:0]: Register 960 is ready.
 885000: global: [sn:421] has 1 ready out of 6 sources. RTI 0)
 885000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 885000: system.cpu.rename: [tid:0]: Register 325 is ready.
 885000: global: [sn:421] has 2 ready out of 6 sources. RTI 0)
 885000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 885000: system.cpu.rename: [tid:0]: Register 325 is ready.
 885000: global: [sn:421] has 3 ready out of 6 sources. RTI 0)
 885000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 885000: system.cpu.rename: [tid:0]: Register 325 is ready.
 885000: global: [sn:421] has 4 ready out of 6 sources. RTI 0)
 885000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 95
 885000: system.cpu.rename: [tid:0]: Register 95 is not ready.
 885000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 885000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 3, loads dispatchedToLQ: 1
 885000: system.cpu.rename: [tid:0]: Processing instruction [sn:422] with PC (0x14528=>0x1452c).(0=>1).
 885000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 113
 885000: system.cpu.rename: [tid:0]: Register 113 is not ready.
 885000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 885000: system.cpu.rename: [tid:0]: Register 960 is ready.
 885000: global: [sn:422] has 1 ready out of 5 sources. RTI 0)
 885000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 885000: system.cpu.rename: [tid:0]: Register 325 is ready.
 885000: global: [sn:422] has 2 ready out of 5 sources. RTI 0)
 885000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 885000: system.cpu.rename: [tid:0]: Register 325 is ready.
 885000: global: [sn:422] has 3 ready out of 5 sources. RTI 0)
 885000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 885000: system.cpu.rename: [tid:0]: Register 325 is ready.
 885000: global: [sn:422] has 4 ready out of 5 sources. RTI 0)
 885000: global: Renamed reg 2 to physical reg 108 old mapping was 100
 885000: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 108.
 885000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=16), [sn:422].
 885000: system.cpu.rename: Activity this cycle.
 885000: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=16), until [sn:408].
 885000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 404, [sn:408].
 885000: system.cpu.freelist: Freeing register 404.
 885000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 405, [sn:408].
 885000: system.cpu.freelist: Freeing register 405.
 885000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 406, [sn:408].
 885000: system.cpu.freelist: Freeing register 406.
 885000: system.cpu.iew: Issue: Processing [tid:0]
 885000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 885000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14514=>0x14518).(0=>1) [sn:417] [tid:0] to IQ.
 885000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:417]
 885000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 885000: system.cpu.iew.lsq.thread0: Inserting load PC (0x14514=>0x14518).(0=>1), idx:14 [sn:417]
 885000: system.cpu.iq: Adding instruction [sn:417] PC (0x14514=>0x14518).(0=>1) to the IQ.
 885000: system.cpu.iq: Instruction PC (0x14514=>0x14518).(0=>1) has src reg 113 that is being added to the dependency chain.
 885000: memdepentry: Memory dependency entry created.  memdep_count=4 (0x14514=>0x14518).(0=>1)
 885000: global: Inst 0x14514 with index 325 had no SSID
 885000: system.cpu.memDep0: No dependency for inst PC (0x14514=>0x14518).(0=>1) [sn:417].
 885000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14518=>0x1451c).(0=>1) [sn:418] [tid:0] to IQ.
 885000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:418]
 885000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 885000: system.cpu.iew.lsq.thread0: Inserting store PC (0x14518=>0x1451c).(0=>1), idx:10 [sn:418]
 885000: system.cpu.iq: Adding instruction [sn:418] PC (0x14518=>0x1451c).(0=>1) to the IQ.
 885000: system.cpu.iq: Instruction PC (0x14518=>0x1451c).(0=>1) has src reg 110 that is being added to the dependency chain.
 885000: memdepentry: Memory dependency entry created.  memdep_count=5 (0x14518=>0x1451c).(0=>1)
 885000: global: Inst 0x14518 with index 326 had no SSID
 885000: system.cpu.memDep0: No dependency for inst PC (0x14518=>0x1451c).(0=>1) [sn:418].
 885000: system.cpu.memDep0: Inserting store PC (0x14518=>0x1451c).(0=>1) [sn:418].
 885000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1451c=>0x14520).(0=>1) [sn:419] [tid:0] to IQ.
 885000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:419]
 885000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 885000: system.cpu.iew.lsq.thread0: Inserting load PC (0x1451c=>0x14520).(0=>1), idx:15 [sn:419]
 885000: system.cpu.iq: Adding instruction [sn:419] PC (0x1451c=>0x14520).(0=>1) to the IQ.
 885000: memdepentry: Memory dependency entry created.  memdep_count=6 (0x1451c=>0x14520).(0=>1)
 885000: global: Inst 0x1451c with index 327 had no SSID
 885000: system.cpu.memDep0: No dependency for inst PC (0x1451c=>0x14520).(0=>1) [sn:419].
 885000: system.cpu.memDep0: Adding instruction [sn:419] to the ready list.
 885000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1451c=>0x14520).(0=>1) opclass:32 [sn:419].
 885000: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:416]
 885000: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:416]
 885000: global: RegFile: Access to cc register 325, has data 0
 885000: global: RegFile: Access to cc register 325, has data 0
 885000: global: RegFile: Access to cc register 325, has data 0
 885000: global: RegFile: Access to int register 51, has data 0xffffffff
 885000: global: RegFile: Setting cc register 416 to 0x2
 885000: global: RegFile: Setting cc register 417 to 0
 885000: global: RegFile: Setting cc register 418 to 0x1
 885000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 885000: system.cpu.iq: Waking dependents of completed instruction.
 885000: system.cpu.iq: Waking any dependents on register 416.
 885000: system.cpu.iq: Waking any dependents on register 417.
 885000: system.cpu.iq: Waking any dependents on register 418.
 885000: system.cpu.iew: Execute: Executing instructions from IQ.
 885000: system.cpu.iew: Execute: Processing PC (0x14500=>0x14504).(0=>1), [tid:0] [sn:411].
 885000: system.cpu.iew: Execute: Calculating address for memory reference.
 885000: system.cpu.iew.lsq.thread0: Executing load PC (0x14500=>0x14504).(0=>1), [sn:411]
 885000: global: RegFile: Access to int register 15, has data 0xbefffef0
 885000: global: RegFile: Access to cc register 325, has data 0
 885000: global: RegFile: Access to cc register 325, has data 0
 885000: global: RegFile: Access to cc register 325, has data 0
 885000: system.cpu.iew.lsq.thread0: Read called, load idx: 12, store idx: -1, storeHead: 10 addr: 0x77ef0
 885000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:411] PC (0x14500=>0x14504).(0=>1)
 885000: system.cpu.iew: Sending instructions to commit, [sn:416] PC (0x14510=>0x14514).(0=>1).
 885000: system.cpu.iew: Setting Destination Register 416
 885000: system.cpu.scoreboard: Setting reg 416 as ready
 885000: system.cpu.iew: Setting Destination Register 417
 885000: system.cpu.scoreboard: Setting reg 417 as ready
 885000: system.cpu.iew: Setting Destination Register 418
 885000: system.cpu.scoreboard: Setting reg 418 as ready
 885000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 885000: system.cpu.iq: Thread 0: Issuing instruction PC (0x1451c=>0x14520).(0=>1) [sn:419]
 885000: system.cpu.memDep0: Issuing instruction PC 0x1451c [sn:419].
 885000: system.cpu.iew: Processing [tid:0]
 885000: system.cpu.iq: [tid:0]: Committing instructions older than [sn:408]
 885000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 5
 885000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 885000: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 885000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 885000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 5
 885000: system.cpu.iew: IQ has 48 free entries (Can schedule: 0).  LQ has 11 free entries. SQ has 15 free entries.
 885000: system.cpu.iew: Activity this cycle.
 885000: system.cpu.commit: Getting instructions from Rename stage.
 885000: system.cpu.commit: Inserting PC (0x14514=>0x14518).(0=>1) [sn:417] [tid:0] into ROB.
 885000: system.cpu.rob: Adding inst PC (0x14514=>0x14518).(0=>1) to the ROB.
 885000: system.cpu.rob: [tid:0] Now has 9 instructions.
 885000: system.cpu.commit: Inserting PC (0x14518=>0x1451c).(0=>1) [sn:418] [tid:0] into ROB.
 885000: system.cpu.rob: Adding inst PC (0x14518=>0x1451c).(0=>1) to the ROB.
 885000: system.cpu.rob: [tid:0] Now has 10 instructions.
 885000: system.cpu.commit: Inserting PC (0x1451c=>0x14520).(0=>1) [sn:419] [tid:0] into ROB.
 885000: system.cpu.rob: Adding inst PC (0x1451c=>0x14520).(0=>1) to the ROB.
 885000: system.cpu.rob: [tid:0] Now has 11 instructions.
 885000: system.cpu.commit: Trying to commit instructions in the ROB.
 885000: system.cpu.commit: [tid:0]: Marking PC (0x14500=>0x14504).(1=>2), [sn:412] ready within ROB.
 885000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:409] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 885000: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 885000: system.cpu.commit: Activity This Cycle.
 885000: system.cpu: Activity: 10
 885000: system.cpu: Scheduling next tick!
 885500: system.cpu.icache_port: Fetch unit received timing
 885500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 885500: system.cpu: CPU already running.
 885500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 885500: system.cpu.fetch: Activating stage.
 885500: system.cpu: Activity: 11
 885500: system.cpu.iew.lsq.thread0: Writeback event [sn:409].
 885500: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:409].
 885500: system.cpu: CPU already running.
 885500: global: RegFile: Access to cc register 410, has data 0x2
 885500: global: RegFile: Access to cc register 412, has data 0
 885500: global: RegFile: Access to cc register 325, has data 0
 885500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 885500: system.cpu.iew: Activity this cycle.
 885500: system.cpu: Activity: 12
 885500: system.cpu.iew: Execute: Branch mispredict detected.
 885500: system.cpu.iew: Predicted target was PC:0x14470, NPC:0x14474.
 885500: system.cpu.iew: Execute: Redirecting fetch to PC: 0x14500, NPC: 0x14500.
 885500: system.cpu.iew: [tid:0]: Squashing from a specific instruction, PC: (0x1446c=>0x14500).(0=>1) [sn:409].
 885500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 885500: system.cpu.fetch: Running stage.
 885500: system.cpu.fetch: Attempting to fetch from [tid:0]
 885500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 885500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 885500: global: DynInst: [sn:432] Instruction created. Instcount for system.cpu = 76
 885500: system.cpu.fetch: [tid:0]: Instruction PC 0x14550 (0) created [sn:432].
 885500: system.cpu.fetch: [tid:0]: Instruction is:   str   r7, [r2, #0]
 885500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 885500: global: DynInst: [sn:433] Instruction created. Instcount for system.cpu = 77
 885500: system.cpu.fetch: [tid:0]: Instruction PC 0x14554 (0) created [sn:433].
 885500: system.cpu.fetch: [tid:0]: Instruction is:   str   r3, [r4, #0]
 885500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 885500: global: DynInst: [sn:434] Instruction created. Instcount for system.cpu = 78
 885500: system.cpu.fetch: [tid:0]: Instruction PC 0x14558 (0) created [sn:434].
 885500: system.cpu.fetch: [tid:0]: Instruction is:   bne   
 885500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 885500: system.cpu.fetch: [tid:0]: [sn:434]:Branch predicted to be not taken.
 885500: system.cpu.fetch: [tid:0]: [sn:434] Branch predicted to go to (0x1455c=>0x14560).(0=>1).
 885500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 885500: system.cpu.fetch: [tid:0][sn:432]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 885500: system.cpu.fetch: [tid:0][sn:433]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 885500: system.cpu.fetch: [tid:0][sn:434]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 885500: system.cpu.fetch: Activity this cycle.
 885500: system.cpu.decode: Processing [tid:0]
 885500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 885500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 885500: system.cpu.decode: [tid:0]: Processing instruction [sn:427] with PC (0x1453c=>0x14540).(0=>1)
 885500: system.cpu.decode: Activity this cycle.
 885500: system.cpu.rename: Processing [tid:0]
 885500: system.cpu.rename: [tid:0]: Free IQ: 48, Free ROB: 29, Free LQ: 11, Free SQ: 15
 885500: system.cpu.rename: [tid:0]: 6 instructions not yet in ROB
 885500: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 6, dispatched Insts: 3
 885500: system.cpu.rename: [tid:0]: 26 rob free
 885500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 48, instsInProgress: 6, dispatched Insts: 3
 885500: system.cpu.rename: [tid:0]: 45 iq free
 885500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 11, loadsInProgress: 3, loads dispatchedToLQ: 2
 885500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 885500: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 6, dispatched Insts: 3
 885500: system.cpu.rename: [tid:0]: 26 rob free
 885500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 48, instsInProgress: 6, dispatched Insts: 3
 885500: system.cpu.rename: [tid:0]: 45 iq free
 885500: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
 885500: system.cpu.rename: [tid:0]: 6 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 885500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 885500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 11, loadsInProgress: 3, loads dispatchedToLQ: 2
 885500: system.cpu.rename: [tid:0]: Processing instruction [sn:423] with PC (0x1452c=>0x14530).(0=>1).
 885500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 113
 885500: system.cpu.rename: [tid:0]: Register 113 is not ready.
 885500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 885500: system.cpu.rename: [tid:0]: Register 960 is ready.
 885500: global: [sn:423] has 1 ready out of 5 sources. RTI 0)
 885500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 885500: system.cpu.rename: [tid:0]: Register 325 is ready.
 885500: global: [sn:423] has 2 ready out of 5 sources. RTI 0)
 885500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 885500: system.cpu.rename: [tid:0]: Register 325 is ready.
 885500: global: [sn:423] has 3 ready out of 5 sources. RTI 0)
 885500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 885500: system.cpu.rename: [tid:0]: Register 325 is ready.
 885500: global: [sn:423] has 4 ready out of 5 sources. RTI 0)
 885500: global: Renamed reg 3 to physical reg 107 old mapping was 95
 885500: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 107.
 885500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=14), [sn:423].
 885500: system.cpu.rename: Activity this cycle.
 885500: system.cpu.iew: Issue: Processing [tid:0]
 885500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 885500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14520=>0x14524).(0=>1) [sn:420] [tid:0] to IQ.
 885500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:420]
 885500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 885500: system.cpu.iew.lsq.thread0: Inserting store PC (0x14520=>0x14524).(0=>1), idx:11 [sn:420]
 885500: system.cpu.iq: Adding instruction [sn:420] PC (0x14520=>0x14524).(0=>1) to the IQ.
 885500: memdepentry: Memory dependency entry created.  memdep_count=7 (0x14520=>0x14524).(0=>1)
 885500: global: Inst 0x14520 with index 328 had no SSID
 885500: system.cpu.memDep0: No dependency for inst PC (0x14520=>0x14524).(0=>1) [sn:420].
 885500: system.cpu.memDep0: Adding instruction [sn:420] to the ready list.
 885500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14520=>0x14524).(0=>1) opclass:33 [sn:420].
 885500: system.cpu.memDep0: Inserting store PC (0x14520=>0x14524).(0=>1) [sn:420].
 885500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14524=>0x14528).(0=>1) [sn:421] [tid:0] to IQ.
 885500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:421]
 885500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 885500: system.cpu.iew.lsq.thread0: Inserting store PC (0x14524=>0x14528).(0=>1), idx:12 [sn:421]
 885500: system.cpu.iq: Adding instruction [sn:421] PC (0x14524=>0x14528).(0=>1) to the IQ.
 885500: system.cpu.iq: Instruction PC (0x14524=>0x14528).(0=>1) has src reg 100 that is being added to the dependency chain.
 885500: system.cpu.iq: Instruction PC (0x14524=>0x14528).(0=>1) has src reg 95 that is being added to the dependency chain.
 885500: memdepentry: Memory dependency entry created.  memdep_count=8 (0x14524=>0x14528).(0=>1)
 885500: global: Inst 0x14524 with index 329 had no SSID
 885500: system.cpu.memDep0: No dependency for inst PC (0x14524=>0x14528).(0=>1) [sn:421].
 885500: system.cpu.memDep0: Inserting store PC (0x14524=>0x14528).(0=>1) [sn:421].
 885500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14528=>0x1452c).(0=>1) [sn:422] [tid:0] to IQ.
 885500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:422]
 885500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 885500: system.cpu.iew.lsq.thread0: Inserting load PC (0x14528=>0x1452c).(0=>1), idx:16 [sn:422]
 885500: system.cpu.iq: Adding instruction [sn:422] PC (0x14528=>0x1452c).(0=>1) to the IQ.
 885500: system.cpu.iq: Instruction PC (0x14528=>0x1452c).(0=>1) has src reg 113 that is being added to the dependency chain.
 885500: memdepentry: Memory dependency entry created.  memdep_count=9 (0x14528=>0x1452c).(0=>1)
 885500: global: Inst 0x14528 with index 330 had no SSID
 885500: system.cpu.memDep0: No dependency for inst PC (0x14528=>0x1452c).(0=>1) [sn:422].
 885500: system.cpu.iew: Sending instructions to commit, [sn:409] PC (0x1446c=>0x14500).(0=>1).
 885500: system.cpu.iew: Setting Destination Register 113
 885500: system.cpu.scoreboard: Setting reg 113 as ready
 885500: system.cpu.iq: Waking dependents of completed instruction.
 885500: system.cpu.iq: Completing mem instruction PC: (0x1446c=>0x14500).(0=>1) [sn:409]
 885500: system.cpu.memDep0: Completed mem instruction PC (0x1446c=>0x14500).(0=>1) [sn:409].
 885500: memdepentry: Memory dependency entry deleted.  memdep_count=8 (0x1446c=>0x14500).(0=>1)
 885500: system.cpu.iq: Waking any dependents on register 113.
 885500: system.cpu.iq: Waking up a dependent instruction, [sn:422] PC (0x14528=>0x1452c).(0=>1).
 885500: global: [sn:422] has 5 ready out of 5 sources. RTI 0)
 885500: system.cpu.iq: Checking if memory instruction can issue.
 885500: system.cpu.memDep0: Marking registers as ready for instruction PC (0x14528=>0x1452c).(0=>1) [sn:422].
 885500: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
 885500: system.cpu.memDep0: Adding instruction [sn:422] to the ready list.
 885500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14528=>0x1452c).(0=>1) opclass:32 [sn:422].
 885500: system.cpu.iq: Waking up a dependent instruction, [sn:417] PC (0x14514=>0x14518).(0=>1).
 885500: global: [sn:417] has 5 ready out of 5 sources. RTI 0)
 885500: system.cpu.iq: Checking if memory instruction can issue.
 885500: system.cpu.memDep0: Marking registers as ready for instruction PC (0x14514=>0x14518).(0=>1) [sn:417].
 885500: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
 885500: system.cpu.memDep0: Adding instruction [sn:417] to the ready list.
 885500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14514=>0x14518).(0=>1) opclass:32 [sn:417].
 885500: system.cpu.iq: Waking up a dependent instruction, [sn:415] PC (0x1450c=>0x14510).(0=>1).
 885500: global: [sn:415] has 5 ready out of 5 sources. RTI 0)
 885500: system.cpu.iq: Checking if memory instruction can issue.
 885500: system.cpu.memDep0: Marking registers as ready for instruction PC (0x1450c=>0x14510).(0=>1) [sn:415].
 885500: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
 885500: system.cpu.memDep0: Adding instruction [sn:415] to the ready list.
 885500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1450c=>0x14510).(0=>1) opclass:32 [sn:415].
 885500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 885500: system.cpu.iq: Thread 0: Issuing instruction PC (0x1450c=>0x14510).(0=>1) [sn:415]
 885500: system.cpu.memDep0: Issuing instruction PC 0x1450c [sn:415].
 885500: system.cpu.iq: Thread 0: Issuing instruction PC (0x14520=>0x14524).(0=>1) [sn:420]
 885500: system.cpu.memDep0: Issuing instruction PC 0x14520 [sn:420].
 885500: system.cpu.iew: Processing [tid:0]
 885500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 6
 885500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 885500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 885500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 885500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 6
 885500: system.cpu.iew: IQ has 46 free entries (Can schedule: 1).  LQ has 10 free entries. SQ has 13 free entries.
 885500: system.cpu.iew: IEW switching to active
 885500: system.cpu.iew: Activating stage.
 885500: system.cpu: Activity: 13
 885500: system.cpu.iew: Activity this cycle.
 885500: system.cpu.commit: Getting instructions from Rename stage.
 885500: system.cpu.commit: Inserting PC (0x14520=>0x14524).(0=>1) [sn:420] [tid:0] into ROB.
 885500: system.cpu.rob: Adding inst PC (0x14520=>0x14524).(0=>1) to the ROB.
 885500: system.cpu.rob: [tid:0] Now has 12 instructions.
 885500: system.cpu.commit: Inserting PC (0x14524=>0x14528).(0=>1) [sn:421] [tid:0] into ROB.
 885500: system.cpu.rob: Adding inst PC (0x14524=>0x14528).(0=>1) to the ROB.
 885500: system.cpu.rob: [tid:0] Now has 13 instructions.
 885500: system.cpu.commit: Inserting PC (0x14528=>0x1452c).(0=>1) [sn:422] [tid:0] into ROB.
 885500: system.cpu.rob: Adding inst PC (0x14528=>0x1452c).(0=>1) to the ROB.
 885500: system.cpu.rob: [tid:0] Now has 14 instructions.
 885500: system.cpu.commit: Trying to commit instructions in the ROB.
 885500: system.cpu.commit: [tid:0]: Marking PC (0x14510=>0x14514).(0=>1), [sn:416] ready within ROB.
 885500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:409] PC (0x1446c=>0x14500).(0=>1) is head of ROB and not ready
 885500: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
 885500: system.cpu.commit: Activity This Cycle.
 885500: global: DynInst: [sn:407] Instruction destroyed. Instcount for system.cpu = 77
 885500: system.cpu: Activity: 12
 885500: system.cpu: Scheduling next tick!
 885500: system.cpu.iq: Processing FU completion [sn:419]
 885500: system.cpu: CPU already running.
 886000: system.cpu.iew.lsq.thread0: Writeback event [sn:411].
 886000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:411].
 886000: system.cpu: CPU already running.
 886000: global: RegFile: Access to cc register 325, has data 0
 886000: global: RegFile: Access to cc register 325, has data 0
 886000: global: RegFile: Access to cc register 325, has data 0
 886000: global: RegFile: Setting int register 112 to 0x6
 886000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 886000: system.cpu.iew: Activity this cycle.
 886000: system.cpu: Activity: 13
 886000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 886000: system.cpu.fetch: Running stage.
 886000: system.cpu.fetch: Attempting to fetch from [tid:0]
 886000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 886000: global: DynInst: [sn:435] Instruction created. Instcount for system.cpu = 78
 886000: system.cpu.fetch: [tid:0]: Instruction PC 0x1455c (0) created [sn:435].
 886000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #288]
 886000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 886000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14560=>0x14564).(0=>1).
 886000: system.cpu.fetch: [tid:0] Fetching cache line 0x14560 for addr 0x14560
 886000: system.cpu: CPU already running.
 886000: system.cpu.fetch: Fetch: Doing instruction read.
 886000: system.cpu.fetch: [tid:0]: Doing Icache access.
 886000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 886000: system.cpu.fetch: Deactivating stage.
 886000: system.cpu: Activity: 12
 886000: system.cpu.fetch: [tid:0][sn:435]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 886000: system.cpu.fetch: Activity this cycle.
 886000: system.cpu.decode: Processing [tid:0]
 886000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 886000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 886000: system.cpu.decode: [tid:0]: Processing instruction [sn:428] with PC (0x14540=>0x14544).(0=>1)
 886000: system.cpu.decode: [tid:0]: Processing instruction [sn:429] with PC (0x14544=>0x14548).(0=>1)
 886000: system.cpu.decode: [tid:0]: Processing instruction [sn:430] with PC (0x14548=>0x1454c).(0=>1)
 886000: system.cpu.decode: Activity this cycle.
 886000: system.cpu.rename: Processing [tid:0]
 886000: system.cpu.rename: [tid:0]: Free IQ: 46, Free ROB: 26, Free LQ: 10, Free SQ: 13
 886000: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 886000: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 4, dispatched Insts: 3
 886000: system.cpu.rename: [tid:0]: 25 rob free
 886000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 46, instsInProgress: 4, dispatched Insts: 3
 886000: system.cpu.rename: [tid:0]: 45 iq free
 886000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 10, loadsInProgress: 2, loads dispatchedToLQ: 1
 886000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 886000: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 4, dispatched Insts: 3
 886000: system.cpu.rename: [tid:0]: 25 rob free
 886000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 46, instsInProgress: 4, dispatched Insts: 3
 886000: system.cpu.rename: [tid:0]: 45 iq free
 886000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 886000: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 886000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 886000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 13, storesInProgress: 2, stores dispatchedToSQ: 2
 886000: system.cpu.rename: [tid:0]: Processing instruction [sn:424] with PC (0x14530=>0x14534).(0=>1).
 886000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2 (flattened 2), got phys reg 108
 886000: system.cpu.rename: [tid:0]: Register 108 is not ready.
 886000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 886000: system.cpu.rename: [tid:0]: Register 960 is ready.
 886000: global: [sn:424] has 1 ready out of 6 sources. RTI 0)
 886000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 886000: system.cpu.rename: [tid:0]: Register 325 is ready.
 886000: global: [sn:424] has 2 ready out of 6 sources. RTI 0)
 886000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 886000: system.cpu.rename: [tid:0]: Register 325 is ready.
 886000: global: [sn:424] has 3 ready out of 6 sources. RTI 0)
 886000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 886000: system.cpu.rename: [tid:0]: Register 325 is ready.
 886000: global: [sn:424] has 4 ready out of 6 sources. RTI 0)
 886000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 11 (flattened 11), got phys reg 88
 886000: system.cpu.rename: [tid:0]: Register 88 is ready.
 886000: global: [sn:424] has 5 ready out of 6 sources. RTI 0)
 886000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 886000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 13, storesInProgress: 3, stores dispatchedToSQ: 2
 886000: system.cpu.rename: [tid:0]: Processing instruction [sn:425] with PC (0x14534=>0x14538).(0=>1).
 886000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 107
 886000: system.cpu.rename: [tid:0]: Register 107 is not ready.
 886000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 886000: system.cpu.rename: [tid:0]: Register 960 is ready.
 886000: global: [sn:425] has 1 ready out of 6 sources. RTI 0)
 886000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 886000: system.cpu.rename: [tid:0]: Register 325 is ready.
 886000: global: [sn:425] has 2 ready out of 6 sources. RTI 0)
 886000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 886000: system.cpu.rename: [tid:0]: Register 325 is ready.
 886000: global: [sn:425] has 3 ready out of 6 sources. RTI 0)
 886000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 886000: system.cpu.rename: [tid:0]: Register 325 is ready.
 886000: global: [sn:425] has 4 ready out of 6 sources. RTI 0)
 886000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 9 (flattened 9), got phys reg 91
 886000: system.cpu.rename: [tid:0]: Register 91 is ready.
 886000: global: [sn:425] has 5 ready out of 6 sources. RTI 0)
 886000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 886000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 10, loadsInProgress: 2, loads dispatchedToLQ: 1
 886000: system.cpu.rename: [tid:0]: Processing instruction [sn:426] with PC (0x14538=>0x1453c).(0=>1).
 886000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 113
 886000: system.cpu.rename: [tid:0]: Register 113 is ready.
 886000: global: [sn:426] has 1 ready out of 5 sources. RTI 0)
 886000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 886000: system.cpu.rename: [tid:0]: Register 960 is ready.
 886000: global: [sn:426] has 2 ready out of 5 sources. RTI 0)
 886000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 886000: system.cpu.rename: [tid:0]: Register 325 is ready.
 886000: global: [sn:426] has 3 ready out of 5 sources. RTI 0)
 886000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 886000: system.cpu.rename: [tid:0]: Register 325 is ready.
 886000: global: [sn:426] has 4 ready out of 5 sources. RTI 0)
 886000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 886000: system.cpu.rename: [tid:0]: Register 325 is ready.
 886000: global: [sn:426] has 5 ready out of 5 sources. RTI 0)
 886000: global: Renamed reg 2 to physical reg 121 old mapping was 108
 886000: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 121.
 886000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=15), [sn:426].
 886000: system.cpu.rename: Activity this cycle.
 886000: system.cpu.iew: Issue: Processing [tid:0]
 886000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 886000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1452c=>0x14530).(0=>1) [sn:423] [tid:0] to IQ.
 886000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:423]
 886000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 886000: system.cpu.iew.lsq.thread0: Inserting load PC (0x1452c=>0x14530).(0=>1), idx:0 [sn:423]
 886000: system.cpu.iq: Adding instruction [sn:423] PC (0x1452c=>0x14530).(0=>1) to the IQ.
 886000: system.cpu.iq: Instruction PC (0x1452c=>0x14530).(0=>1) has src reg 113 that became ready before it reached the IQ.
 886000: global: [sn:423] has 5 ready out of 5 sources. RTI 0)
 886000: memdepentry: Memory dependency entry created.  memdep_count=9 (0x1452c=>0x14530).(0=>1)
 886000: global: Inst 0x1452c with index 331 had no SSID
 886000: system.cpu.memDep0: No dependency for inst PC (0x1452c=>0x14530).(0=>1) [sn:423].
 886000: system.cpu.memDep0: Adding instruction [sn:423] to the ready list.
 886000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1452c=>0x14530).(0=>1) opclass:32 [sn:423].
 886000: system.cpu.iew: Execute: Executing instructions from IQ.
 886000: system.cpu.iew: Execute: Processing PC (0x1451c=>0x14520).(0=>1), [tid:0] [sn:419].
 886000: system.cpu.iew: Execute: Calculating address for memory reference.
 886000: system.cpu.iew.lsq.thread0: Executing load PC (0x1451c=>0x14520).(0=>1), [sn:419]
 886000: global: RegFile: Access to int register 77, has data 0xbefffd38
 886000: global: RegFile: Access to cc register 325, has data 0
 886000: global: RegFile: Access to cc register 325, has data 0
 886000: global: RegFile: Access to cc register 325, has data 0
 886000: system.cpu.iew.lsq.thread0: Read called, load idx: 15, store idx: 11, storeHead: 10 addr: 0x77d3c
 886000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:419] PC (0x1451c=>0x14520).(0=>1)
 886000: system.cpu.iew: Sending instructions to commit, [sn:411] PC (0x14500=>0x14504).(0=>1).
 886000: system.cpu.iew: Setting Destination Register 112
 886000: system.cpu.scoreboard: Setting reg 112 as ready
 886000: system.cpu.iq: Waking dependents of completed instruction.
 886000: system.cpu.iq: Completing mem instruction PC: (0x14500=>0x14504).(0=>1) [sn:411]
 886000: system.cpu.memDep0: Completed mem instruction PC (0x14500=>0x14504).(0=>1) [sn:411].
 886000: memdepentry: Memory dependency entry deleted.  memdep_count=8 (0x14500=>0x14504).(0=>1)
 886000: system.cpu.iq: Waking any dependents on register 112.
 886000: system.cpu.iq: Waking up a dependent instruction, [sn:413] PC (0x14504=>0x14508).(0=>1).
 886000: global: [sn:413] has 4 ready out of 4 sources. RTI 0)
 886000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14504=>0x14508).(0=>1) opclass:1 [sn:413].
 886000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 886000: system.cpu.iq: Thread 0: Issuing instruction PC (0x14504=>0x14508).(0=>1) [sn:413]
 886000: system.cpu.iq: Thread 0: Issuing instruction PC (0x14514=>0x14518).(0=>1) [sn:417]
 886000: system.cpu.memDep0: Issuing instruction PC 0x14514 [sn:417].
 886000: system.cpu.iew: Processing [tid:0]
 886000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 7
 886000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 886000: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 886000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 886000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 7
 886000: system.cpu.iew: IQ has 47 free entries (Can schedule: 1).  LQ has 9 free entries. SQ has 13 free entries.
 886000: system.cpu.iew: Activity this cycle.
 886000: system.cpu.commit: [tid:0]: Squashing due to branch mispred PC:0x1446c [sn:409]
 886000: system.cpu.commit: [tid:0]: Redirecting to PC 0x14504
 886000: system.cpu.rob: Starting to squash within the ROB.
 886000: system.cpu.rob: [tid:0]: Squashing instructions until [sn:409].
 886000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14528=>0x1452c).(0=>1), seq num 422.
 886000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14524=>0x14528).(0=>1), seq num 421.
 886000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14520=>0x14524).(0=>1), seq num 420.
 886000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x1451c=>0x14520).(0=>1), seq num 419.
 886000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14518=>0x1451c).(0=>1), seq num 418.
 886000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14514=>0x14518).(0=>1), seq num 417.
 886000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14510=>0x14514).(0=>1), seq num 416.
 886000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x1450c=>0x14510).(0=>1), seq num 415.
 886000: system.cpu.commit: [tid:0]: Marking PC (0x1446c=>0x14500).(0=>1), [sn:409] ready within ROB.
 886000: system.cpu.commit: [tid:0]: Instruction [sn:409] PC (0x1446c=>0x14500).(0=>1) is head of ROB and ready to commit
 886000: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
 886000: system.cpu.commit: Activity This Cycle.
 886000: system.cpu.commit: Activating stage.
 886000: system.cpu: Activity: 13
 886000: global: DynInst: [sn:408] Instruction destroyed. Instcount for system.cpu = 77
 886000: system.cpu: Activity: 12
 886000: system.cpu: Scheduling next tick!
 886000: system.cpu.iq: Processing FU completion [sn:420]
 886000: system.cpu: CPU already running.
 886000: system.cpu.iq: Processing FU completion [sn:415]
 886000: system.cpu: CPU already running.
 886500: system.cpu.icache_port: Fetch unit received timing
 886500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 886500: system.cpu: CPU already running.
 886500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 886500: system.cpu.fetch: Activating stage.
 886500: system.cpu: Activity: 13
 886500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 886500: system.cpu.fetch: [tid:0]: Squashing instructions due to squash from commit.
 886500: system.cpu.fetch: [tid:0]: Squash from commit.
 886500: system.cpu.fetch: [tid:0]: Squashing, setting PC to: (0x14500=>0x14504).(0=>1).
 886500: system.cpu: Thread 0: Deleting instructions from instruction list.
 886500: system.cpu: ROB is not empty, squashing insts not in ROB.
 886500: system.cpu: Squashing instruction, [tid:0] [sn:435] PC (0x1455c=>0x14560).(0=>1)
 886500: system.cpu: Squashing instruction, [tid:0] [sn:434] PC (0x14558=>0x1455c).(0=>1)
 886500: system.cpu: Squashing instruction, [tid:0] [sn:433] PC (0x14554=>0x14558).(0=>1)
 886500: system.cpu: Squashing instruction, [tid:0] [sn:432] PC (0x14550=>0x14554).(0=>1)
 886500: system.cpu: Squashing instruction, [tid:0] [sn:431] PC (0x1454c=>0x14550).(0=>1)
 886500: system.cpu: Squashing instruction, [tid:0] [sn:430] PC (0x14548=>0x1454c).(0=>1)
 886500: system.cpu: Squashing instruction, [tid:0] [sn:429] PC (0x14544=>0x14548).(0=>1)
 886500: system.cpu: Squashing instruction, [tid:0] [sn:428] PC (0x14540=>0x14544).(0=>1)
 886500: system.cpu: Squashing instruction, [tid:0] [sn:427] PC (0x1453c=>0x14540).(0=>1)
 886500: system.cpu: Squashing instruction, [tid:0] [sn:426] PC (0x14538=>0x1453c).(0=>1)
 886500: system.cpu: Squashing instruction, [tid:0] [sn:425] PC (0x14534=>0x14538).(0=>1)
 886500: system.cpu: Squashing instruction, [tid:0] [sn:424] PC (0x14530=>0x14534).(0=>1)
 886500: system.cpu: Squashing instruction, [tid:0] [sn:423] PC (0x1452c=>0x14530).(0=>1)
 886500: system.cpu.fetch: Running stage.
 886500: system.cpu.fetch: There are no more threads available to fetch from.
 886500: system.cpu.fetch: [tid:0]: Fetch is squashing!
 886500: system.cpu.decode: Processing [tid:0]
 886500: system.cpu.decode: [tid:0]: Squashing instructions due to squash from commit.
 886500: system.cpu.decode: [tid:0]: Squashing.
 886500: system.cpu.rename: Processing [tid:0]
 886500: system.cpu.rename: [tid:0]: Free IQ: 47, Free ROB: 26, Free LQ: 9, Free SQ: 13
 886500: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 886500: system.cpu.rename: [tid:0]: Squashing instructions due to squash from commit.
 886500: system.cpu.rename: [tid:0]: Squashing instructions.
 886500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 426.
 886500: system.cpu.freelist: Freeing register 121.
 886500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 423.
 886500: system.cpu.freelist: Freeing register 107.
 886500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 422.
 886500: system.cpu.freelist: Freeing register 108.
 886500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 419.
 886500: system.cpu.freelist: Freeing register 95.
 886500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 417.
 886500: system.cpu.freelist: Freeing register 100.
 886500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 416.
 886500: system.cpu.freelist: Freeing register 418.
 886500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 416.
 886500: system.cpu.freelist: Freeing register 417.
 886500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 416.
 886500: system.cpu.freelist: Freeing register 416.
 886500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 415.
 886500: system.cpu.freelist: Freeing register 110.
 886500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 413.
 886500: system.cpu.freelist: Freeing register 415.
 886500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 413.
 886500: system.cpu.freelist: Freeing register 414.
 886500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 413.
 886500: system.cpu.freelist: Freeing register 413.
 886500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 412.
 886500: system.cpu.freelist: Freeing register 111.
 886500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 411.
 886500: system.cpu.freelist: Freeing register 112.
 886500: system.cpu.rename: Activity this cycle.
 886500: system.cpu: Activity: 14
 886500: system.cpu.iew: Issue: Processing [tid:0]
 886500: system.cpu.iew: [tid:0]: Squashing all instructions.
 886500: system.cpu.iq: [tid:0]: Starting to squash instructions in the IQ.
 886500: system.cpu.iq: [tid:0]: Squashing until sequence number 409!
 886500: system.cpu.iq: [tid:0]: Instruction [sn:423] PC (0x1452c=>0x14530).(0=>1) squashed.
 886500: system.cpu.iq: [tid:0]: Instruction [sn:422] PC (0x14528=>0x1452c).(0=>1) squashed.
 886500: system.cpu.iq: [tid:0]: Instruction [sn:421] PC (0x14524=>0x14528).(0=>1) squashed.
 886500: system.cpu.iq: [tid:0]: Instruction [sn:420] PC (0x14520=>0x14524).(0=>1) squashed.
 886500: system.cpu.iq: [tid:0]: Instruction [sn:419] PC (0x1451c=>0x14520).(0=>1) squashed.
 886500: system.cpu.iq: [tid:0]: Instruction [sn:418] PC (0x14518=>0x1451c).(0=>1) squashed.
 886500: system.cpu.iq: [tid:0]: Instruction [sn:417] PC (0x14514=>0x14518).(0=>1) squashed.
 886500: system.cpu.iq: [tid:0]: Instruction [sn:416] PC (0x14510=>0x14514).(0=>1) squashed.
 886500: system.cpu.iq: [tid:0]: Instruction [sn:415] PC (0x1450c=>0x14510).(0=>1) squashed.
 886500: system.cpu.iq: [tid:0]: Instruction [sn:414] PC (0x14508=>0x1450c).(0=>1) squashed.
 886500: system.cpu.iq: [tid:0]: Instruction [sn:412] PC (0x14500=>0x14504).(1=>2) squashed.
 886500: system.cpu.iq: [tid:0]: Instruction [sn:410] PC (0x14470=>0x14500).(0=>1) squashed.
 886500: system.cpu.memDep0: Squashing inst [sn:423]
 886500: memdepentry: Memory dependency entry deleted.  memdep_count=7 (0x1452c=>0x14530).(0=>1)
 886500: system.cpu.memDep0: Squashing inst [sn:422]
 886500: memdepentry: Memory dependency entry deleted.  memdep_count=6 (0x14528=>0x1452c).(0=>1)
 886500: system.cpu.memDep0: Squashing inst [sn:421]
 886500: memdepentry: Memory dependency entry deleted.  memdep_count=5 (0x14524=>0x14528).(0=>1)
 886500: system.cpu.memDep0: Squashing inst [sn:420]
 886500: memdepentry: Memory dependency entry deleted.  memdep_count=4 (0x14520=>0x14524).(0=>1)
 886500: system.cpu.memDep0: Squashing inst [sn:419]
 886500: memdepentry: Memory dependency entry deleted.  memdep_count=3 (0x1451c=>0x14520).(0=>1)
 886500: system.cpu.memDep0: Squashing inst [sn:418]
 886500: memdepentry: Memory dependency entry deleted.  memdep_count=2 (0x14518=>0x1451c).(0=>1)
 886500: system.cpu.memDep0: Squashing inst [sn:417]
 886500: memdepentry: Memory dependency entry deleted.  memdep_count=1 (0x14514=>0x14518).(0=>1)
 886500: system.cpu.memDep0: Squashing inst [sn:415]
 886500: memdepentry: Memory dependency entry deleted.  memdep_count=0 (0x1450c=>0x14510).(0=>1)
 886500: global: StoreSet: Squashing until inum 409
 886500: system.cpu.iew.lsq.thread0: Squashing until [sn:409]!(Loads:7 Stores:3)
 886500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x1452c=>0x14530).(0=>1) squashed, [sn:423]
 886500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x14528=>0x1452c).(0=>1) squashed, [sn:422]
 886500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x1451c=>0x14520).(0=>1) squashed, [sn:419]
 886500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x14514=>0x14518).(0=>1) squashed, [sn:417]
 886500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x1450c=>0x14510).(0=>1) squashed, [sn:415]
 886500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x14500=>0x14504).(0=>1) squashed, [sn:411]
 886500: system.cpu.iew.lsq.thread0: Store Instruction PC (0x14524=>0x14528).(0=>1) squashed, idx:12 [sn:421]
 886500: system.cpu.iew.lsq.thread0: Store Instruction PC (0x14520=>0x14524).(0=>1) squashed, idx:11 [sn:420]
 886500: system.cpu.iew.lsq.thread0: Store Instruction PC (0x14518=>0x1451c).(0=>1) squashed, idx:10 [sn:418]
 886500: system.cpu.iew: [tid:0]: Removing skidbuffer instructions until [sn:409].
 886500: system.cpu.iew: [tid:0]: Removing incoming rename instructions
 886500: system.cpu.iew: Execute: Executing instructions from IQ.
 886500: system.cpu.iew: Execute: Processing PC (0x14504=>0x14508).(0=>1), [tid:0] [sn:413].
 886500: global: RegFile: Access to cc register 325, has data 0
 886500: global: RegFile: Access to cc register 325, has data 0
 886500: global: RegFile: Access to cc register 325, has data 0
 886500: global: RegFile: Access to int register 112, has data 0x6
 886500: global: RegFile: Setting cc register 413 to 0
 886500: global: RegFile: Setting cc register 414 to 0
 886500: global: RegFile: Setting cc register 415 to 0x1
 886500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 886500: system.cpu.iew: Execute: Executing instructions from IQ.
 886500: system.cpu.iew: Execute: Processing PC (0x14520=>0x14524).(0=>1), [tid:0] [sn:420].
 886500: system.cpu.iew: Execute: Instruction was squashed. PC: (0x14520=>0x14524).(0=>1), [tid:0] [sn:420]
 886500: system.cpu.iew: Execute: Executing instructions from IQ.
 886500: system.cpu.iew: Execute: Processing PC (0x1450c=>0x14510).(0=>1), [tid:0] [sn:415].
 886500: system.cpu.iew: Execute: Instruction was squashed. PC: (0x1450c=>0x14510).(0=>1), [tid:0] [sn:415]
 886500: system.cpu.iew: Sending instructions to commit, [sn:413] PC (0x14504=>0x14508).(0=>1).
 886500: system.cpu.iew: Setting Destination Register 413
 886500: system.cpu.scoreboard: Setting reg 413 as ready
 886500: system.cpu.iew: Setting Destination Register 414
 886500: system.cpu.scoreboard: Setting reg 414 as ready
 886500: system.cpu.iew: Setting Destination Register 415
 886500: system.cpu.scoreboard: Setting reg 415 as ready
 886500: system.cpu.iq: Waking dependents of completed instruction.
 886500: system.cpu.iq: Waking any dependents on register 413.
 886500: system.cpu.iq: Waking any dependents on register 414.
 886500: system.cpu.iq: Waking any dependents on register 415.
 886500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 886500: system.cpu.iq: Not able to schedule any instructions.
 886500: system.cpu.iew: Processing [tid:0]
 886500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 886500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 886500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 886500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 886500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 886500: system.cpu.iew: IQ has 59 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 16 free entries.
 886500: system.cpu.iew: IEW switching to idle
 886500: system.cpu.iew: Deactivating stage.
 886500: system.cpu: Activity: 13
 886500: system.cpu.iew: Activity this cycle.
 886500: system.cpu.commit: [tid:0]: Still Squashing, cannot commit any insts this cycle.
 886500: system.cpu.rob: [tid:0]: Squashing instructions until [sn:409].
 886500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14508=>0x1450c).(0=>1), seq num 414.
 886500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14504=>0x14508).(0=>1), seq num 413.
 886500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14500=>0x14504).(1=>2), seq num 412.
 886500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14500=>0x14504).(0=>1), seq num 411.
 886500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14470=>0x14500).(0=>1), seq num 410.
 886500: system.cpu.rob: [tid:0]: Done squashing instructions.
 886500: system.cpu.commit: [tid:0]: Instruction [sn:409] PC (0x1446c=>0x14500).(0=>1) is head of ROB and ready to commit
 886500: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
 886500: system.cpu.commit: Activity This Cycle.
 886500: system.cpu: Activity: 12
 886500: system.cpu: Removing instruction, [tid:0] [sn:435] PC (0x1455c=>0x14560).(0=>1)
 886500: system.cpu: Removing instruction, [tid:0] [sn:434] PC (0x14558=>0x1455c).(0=>1)
 886500: system.cpu: Removing instruction, [tid:0] [sn:433] PC (0x14554=>0x14558).(0=>1)
 886500: system.cpu: Removing instruction, [tid:0] [sn:432] PC (0x14550=>0x14554).(0=>1)
 886500: system.cpu: Removing instruction, [tid:0] [sn:431] PC (0x1454c=>0x14550).(0=>1)
 886500: system.cpu: Removing instruction, [tid:0] [sn:430] PC (0x14548=>0x1454c).(0=>1)
 886500: system.cpu: Removing instruction, [tid:0] [sn:429] PC (0x14544=>0x14548).(0=>1)
 886500: system.cpu: Removing instruction, [tid:0] [sn:428] PC (0x14540=>0x14544).(0=>1)
 886500: system.cpu: Removing instruction, [tid:0] [sn:427] PC (0x1453c=>0x14540).(0=>1)
 886500: system.cpu: Removing instruction, [tid:0] [sn:426] PC (0x14538=>0x1453c).(0=>1)
 886500: system.cpu: Removing instruction, [tid:0] [sn:425] PC (0x14534=>0x14538).(0=>1)
 886500: system.cpu: Removing instruction, [tid:0] [sn:424] PC (0x14530=>0x14534).(0=>1)
 886500: system.cpu: Removing instruction, [tid:0] [sn:423] PC (0x1452c=>0x14530).(0=>1)
 886500: system.cpu: Scheduling next tick!
 886500: system.cpu.iq: Processing FU completion [sn:417]
 886500: system.cpu: CPU already running.
 887000: system.cpu.iew.lsq.thread0: Writeback event [sn:419].
 887000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:419].
 887000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 887000: system.cpu.fetch: [tid:0]: Done squashing, switching to running.
 887000: system.cpu.fetch: Running stage.
 887000: system.cpu.fetch: Attempting to fetch from [tid:0]
 887000: system.cpu.fetch: [tid:0]: Attempting to translate and read instruction, starting at PC (0x14500=>0x14504).(0=>1).
 887000: system.cpu.fetch: [tid:0] Fetching cache line 0x14500 for addr 0x14500
 887000: system.cpu: CPU already running.
 887000: system.cpu.fetch: Fetch: Doing instruction read.
 887000: system.cpu.fetch: [tid:0]: Doing Icache access.
 887000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 887000: system.cpu.fetch: Deactivating stage.
 887000: system.cpu: Activity: 11
 887000: system.cpu.decode: Processing [tid:0]
 887000: system.cpu.decode: [tid:0]: Done squashing, switching to running.
 887000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 887000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 887000: system.cpu.decode: [tid:0]: Processing instruction [sn:432] with PC (0x14550=>0x14554).(0=>1)
 887000: system.cpu.decode: [tid:0]: Instruction 432 with PC (0x14550=>0x14554).(0=>1) is squashed, skipping.
 887000: system.cpu.decode: [tid:0]: Processing instruction [sn:433] with PC (0x14554=>0x14558).(0=>1)
 887000: system.cpu.decode: [tid:0]: Instruction 433 with PC (0x14554=>0x14558).(0=>1) is squashed, skipping.
 887000: system.cpu.decode: [tid:0]: Processing instruction [sn:434] with PC (0x14558=>0x1455c).(0=>1)
 887000: system.cpu.decode: [tid:0]: Instruction 434 with PC (0x14558=>0x1455c).(0=>1) is squashed, skipping.
 887000: system.cpu.rename: Processing [tid:0]
 887000: system.cpu.rename: [tid:0]: Free IQ: 59, Free ROB: 26, Free LQ: 15, Free SQ: 16
 887000: system.cpu.rename: [tid:0]: 3 instructions not yet in ROB
 887000: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 3, dispatched Insts: 3
 887000: system.cpu.rename: [tid:0]: 26 rob free
 887000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 59, instsInProgress: 3, dispatched Insts: 3
 887000: system.cpu.rename: [tid:0]: 59 iq free
 887000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 1, loads dispatchedToLQ: 1
 887000: system.cpu.rename: [tid:0]: Done squashing, switching to running.
 887000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 887000: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 3, dispatched Insts: 3
 887000: system.cpu.rename: [tid:0]: 26 rob free
 887000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 59, instsInProgress: 3, dispatched Insts: 3
 887000: system.cpu.rename: [tid:0]: 59 iq free
 887000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 887000: system.cpu.rename: [tid:0]: 3 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 887000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 887000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 16, storesInProgress: 2, stores dispatchedToSQ: 2
 887000: system.cpu.rename: [tid:0]: instruction 428 with PC (0x14540=>0x14544).(0=>1) is squashed, skipping.
 887000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 887000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 16, storesInProgress: 2, stores dispatchedToSQ: 2
 887000: system.cpu.rename: [tid:0]: instruction 429 with PC (0x14544=>0x14548).(0=>1) is squashed, skipping.
 887000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 887000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 1, loads dispatchedToLQ: 1
 887000: system.cpu.rename: [tid:0]: instruction 430 with PC (0x14548=>0x1454c).(0=>1) is squashed, skipping.
 887000: system.cpu.iew: Issue: Processing [tid:0]
 887000: system.cpu.iew: [tid:0]: ROB is still squashing.
 887000: system.cpu.iew: [tid:0]: Removing incoming rename instructions
 887000: system.cpu.iew: [tid:0]: Stall from Commit stage detected.
 887000: system.cpu.iew: [tid:0]: Blocking.
 887000: system.cpu.iew: Execute: Executing instructions from IQ.
 887000: system.cpu.iew: Execute: Processing PC (0x14514=>0x14518).(0=>1), [tid:0] [sn:417].
 887000: system.cpu.iew: Execute: Instruction was squashed. PC: (0x14514=>0x14518).(0=>1), [tid:0] [sn:417]
 887000: system.cpu: Activity: 12
 887000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 887000: system.cpu.iq: Not able to schedule any instructions.
 887000: system.cpu.iew: Processing [tid:0]
 887000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 887000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 887000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 887000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 887000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 887000: system.cpu.iew: IQ has 59 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 16 free entries.
 887000: system.cpu.iew: Activity this cycle.
 887000: system.cpu.commit: Getting instructions from Rename stage.
 887000: system.cpu.commit: Trying to commit instructions in the ROB.
 887000: system.cpu.commit: Trying to commit head instruction, [sn:409] [tid:0]
 887000: system.cpu.commit: Committing instruction with [sn:409] PC (0x1446c=>0x14500).(0=>1)
 887000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1446c=>0x14500).(0=>1), [sn:409]
 887000: system.cpu: Removing committed instruction [tid:0] PC (0x1446c=>0x14500).(0=>1) [sn:409]
 887000: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:409]
 887000: system.cpu.commit: Trying to commit head instruction, [sn:410] [tid:0]
 887000: system.cpu.commit: Retiring squashed instruction from ROB.
 887000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14470=>0x14500).(0=>1), [sn:410]
 887000: system.cpu: Removing committed instruction [tid:0] PC (0x14470=>0x14500).(0=>1) [sn:410]
 887000: system.cpu.commit: Trying to commit head instruction, [sn:411] [tid:0]
 887000: system.cpu.commit: Retiring squashed instruction from ROB.
 887000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14500=>0x14504).(0=>1), [sn:411]
 887000: system.cpu: Removing committed instruction [tid:0] PC (0x14500=>0x14504).(0=>1) [sn:411]
 887000: system.cpu.commit: Trying to commit head instruction, [sn:412] [tid:0]
 887000: system.cpu.commit: Retiring squashed instruction from ROB.
 887000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14500=>0x14504).(1=>2), [sn:412]
 887000: system.cpu: Removing committed instruction [tid:0] PC (0x14500=>0x14504).(1=>2) [sn:412]
 887000: system.cpu.commit: Trying to commit head instruction, [sn:413] [tid:0]
 887000: system.cpu.commit: Retiring squashed instruction from ROB.
 887000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14504=>0x14508).(0=>1), [sn:413]
 887000: system.cpu: Removing committed instruction [tid:0] PC (0x14504=>0x14508).(0=>1) [sn:413]
 887000: system.cpu.commit: Trying to commit head instruction, [sn:414] [tid:0]
 887000: system.cpu.commit: Retiring squashed instruction from ROB.
 887000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14508=>0x1450c).(0=>1), [sn:414]
 887000: system.cpu: Removing committed instruction [tid:0] PC (0x14508=>0x1450c).(0=>1) [sn:414]
 887000: system.cpu.commit: Trying to commit head instruction, [sn:415] [tid:0]
 887000: system.cpu.commit: Retiring squashed instruction from ROB.
 887000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1450c=>0x14510).(0=>1), [sn:415]
 887000: system.cpu: Removing committed instruction [tid:0] PC (0x1450c=>0x14510).(0=>1) [sn:415]
 887000: system.cpu.commit: Trying to commit head instruction, [sn:416] [tid:0]
 887000: system.cpu.commit: Retiring squashed instruction from ROB.
 887000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14510=>0x14514).(0=>1), [sn:416]
 887000: system.cpu: Removing committed instruction [tid:0] PC (0x14510=>0x14514).(0=>1) [sn:416]
 887000: system.cpu.commit: Trying to commit head instruction, [sn:417] [tid:0]
 887000: system.cpu.commit: Retiring squashed instruction from ROB.
 887000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14514=>0x14518).(0=>1), [sn:417]
 887000: system.cpu: Removing committed instruction [tid:0] PC (0x14514=>0x14518).(0=>1) [sn:417]
 887000: system.cpu.commit: Trying to commit head instruction, [sn:418] [tid:0]
 887000: system.cpu.commit: Retiring squashed instruction from ROB.
 887000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14518=>0x1451c).(0=>1), [sn:418]
 887000: system.cpu: Removing committed instruction [tid:0] PC (0x14518=>0x1451c).(0=>1) [sn:418]
 887000: system.cpu.commit: Trying to commit head instruction, [sn:419] [tid:0]
 887000: system.cpu.commit: Retiring squashed instruction from ROB.
 887000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1451c=>0x14520).(0=>1), [sn:419]
 887000: system.cpu: Removing committed instruction [tid:0] PC (0x1451c=>0x14520).(0=>1) [sn:419]
 887000: system.cpu.commit: Trying to commit head instruction, [sn:420] [tid:0]
 887000: system.cpu.commit: Retiring squashed instruction from ROB.
 887000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14520=>0x14524).(0=>1), [sn:420]
 887000: system.cpu: Removing committed instruction [tid:0] PC (0x14520=>0x14524).(0=>1) [sn:420]
 887000: system.cpu.commit: Trying to commit head instruction, [sn:421] [tid:0]
 887000: system.cpu.commit: Retiring squashed instruction from ROB.
 887000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14524=>0x14528).(0=>1), [sn:421]
 887000: system.cpu: Removing committed instruction [tid:0] PC (0x14524=>0x14528).(0=>1) [sn:421]
 887000: system.cpu.commit: Trying to commit head instruction, [sn:422] [tid:0]
 887000: system.cpu.commit: Retiring squashed instruction from ROB.
 887000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14528=>0x1452c).(0=>1), [sn:422]
 887000: system.cpu: Removing committed instruction [tid:0] PC (0x14528=>0x1452c).(0=>1) [sn:422]
 887000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 887000: system.cpu.commit: Activity This Cycle.
 887000: system.cpu.commit: Deactivating stage.
 887000: system.cpu: Activity: 11
 887000: system.cpu: Activity: 10
 887000: system.cpu: Removing instruction, [tid:0] [sn:409] PC (0x1446c=>0x14500).(0=>1)
 887000: system.cpu: Removing instruction, [tid:0] [sn:410] PC (0x14470=>0x14500).(0=>1)
 887000: global: DynInst: [sn:410] Instruction destroyed. Instcount for system.cpu = 76
 887000: system.cpu: Removing instruction, [tid:0] [sn:411] PC (0x14500=>0x14504).(0=>1)
 887000: system.cpu: Removing instruction, [tid:0] [sn:412] PC (0x14500=>0x14504).(1=>2)
 887000: global: DynInst: [sn:412] Instruction destroyed. Instcount for system.cpu = 75
 887000: system.cpu: Removing instruction, [tid:0] [sn:413] PC (0x14504=>0x14508).(0=>1)
 887000: system.cpu: Removing instruction, [tid:0] [sn:414] PC (0x14508=>0x1450c).(0=>1)
 887000: global: DynInst: [sn:414] Instruction destroyed. Instcount for system.cpu = 74
 887000: system.cpu: Removing instruction, [tid:0] [sn:415] PC (0x1450c=>0x14510).(0=>1)
 887000: system.cpu: Removing instruction, [tid:0] [sn:416] PC (0x14510=>0x14514).(0=>1)
 887000: system.cpu: Removing instruction, [tid:0] [sn:417] PC (0x14514=>0x14518).(0=>1)
 887000: system.cpu: Removing instruction, [tid:0] [sn:418] PC (0x14518=>0x1451c).(0=>1)
 887000: global: DynInst: [sn:418] Instruction destroyed. Instcount for system.cpu = 73
 887000: system.cpu: Removing instruction, [tid:0] [sn:419] PC (0x1451c=>0x14520).(0=>1)
 887000: system.cpu: Removing instruction, [tid:0] [sn:420] PC (0x14520=>0x14524).(0=>1)
 887000: system.cpu: Removing instruction, [tid:0] [sn:421] PC (0x14524=>0x14528).(0=>1)
 887000: system.cpu: Removing instruction, [tid:0] [sn:422] PC (0x14528=>0x1452c).(0=>1)
 887000: system.cpu: Scheduling next tick!
 887500: system.cpu.icache_port: Fetch unit received timing
 887500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 887500: system.cpu: CPU already running.
 887500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 887500: system.cpu.fetch: Activating stage.
 887500: system.cpu: Activity: 11
 887500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 887500: system.cpu.fetch: Running stage.
 887500: system.cpu.fetch: Attempting to fetch from [tid:0]
 887500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 887500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 887500: global: DynInst: [sn:436] Instruction created. Instcount for system.cpu = 74
 887500: system.cpu.fetch: [tid:0]: Instruction PC 0x14500 (0) created [sn:436].
 887500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [r0] #8
 887500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 887500: global: DynInst: [sn:437] Instruction created. Instcount for system.cpu = 75
 887500: system.cpu.fetch: [tid:0]: Instruction PC 0x14500 (1) created [sn:437].
 887500: system.cpu.fetch: [tid:0]: Instruction is:   addi_uop   r0, r0, #8
 887500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 887500: global: DynInst: [sn:438] Instruction created. Instcount for system.cpu = 76
 887500: system.cpu.fetch: [tid:0]: Instruction PC 0x14504 (0) created [sn:438].
 887500: system.cpu.fetch: [tid:0]: Instruction is:   cmps   r3, #0
 887500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 887500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 887500: system.cpu.fetch: [tid:0][sn:436]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 887500: system.cpu.fetch: [tid:0][sn:437]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 887500: system.cpu.fetch: [tid:0][sn:438]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 887500: system.cpu.fetch: Activity this cycle.
 887500: system.cpu: Activity: 12
 887500: system.cpu.decode: Processing [tid:0]
 887500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 887500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 887500: system.cpu.decode: [tid:0]: Processing instruction [sn:435] with PC (0x1455c=>0x14560).(0=>1)
 887500: system.cpu.decode: [tid:0]: Instruction 435 with PC (0x1455c=>0x14560).(0=>1) is squashed, skipping.
 887500: system.cpu.rename: Processing [tid:0]
 887500: system.cpu.rename: [tid:0]: Free IQ: 59, Free ROB: 40, Free LQ: 15, Free SQ: 16
 887500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 887500: system.cpu.rename: [tid:0]: Stall from IEW stage detected.
 887500: system.cpu.rename: [tid:0]: Blocking.
 887500: system.cpu.rename: Activity this cycle.
 887500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=1), until [sn:409].
 887500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 10, [sn:409].
 887500: system.cpu.freelist: Freeing register 10.
 887500: system.cpu.iew: Issue: Processing [tid:0]
 887500: system.cpu.iew: [tid:0]: Done blocking, switching to unblocking.
 887500: system.cpu.iew: [tid:0]: Reading instructions out of the skid buffer 0.
 887500: system.cpu.iew: [tid:0]: Done unblocking.
 887500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 887500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 887500: system.cpu.iq: Not able to schedule any instructions.
 887500: system.cpu.iew: Processing [tid:0]
 887500: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x1446c=>0x14500).(0=>1)
 887500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:409]
 887500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 887500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 887500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 887500: system.cpu.iew: IQ has 59 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 887500: system.cpu.iew: Activity this cycle.
 887500: system.cpu.commit: Getting instructions from Rename stage.
 887500: system.cpu.commit: Trying to commit instructions in the ROB.
 887500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 887500: global: DynInst: [sn:431] Instruction destroyed. Instcount for system.cpu = 75
 887500: global: DynInst: [sn:421] Instruction destroyed. Instcount for system.cpu = 74
 887500: global: DynInst: [sn:420] Instruction destroyed. Instcount for system.cpu = 73
 887500: global: DynInst: [sn:416] Instruction destroyed. Instcount for system.cpu = 72
 887500: system.cpu: Activity: 11
 887500: system.cpu: Scheduling next tick!
 888000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 888000: system.cpu.fetch: Running stage.
 888000: system.cpu.fetch: Attempting to fetch from [tid:0]
 888000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 888000: global: DynInst: [sn:439] Instruction created. Instcount for system.cpu = 73
 888000: system.cpu.fetch: [tid:0]: Instruction PC 0x14508 (0) created [sn:439].
 888000: system.cpu.fetch: [tid:0]: Instruction is:   bne   
 888000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 888000: system.cpu.fetch: [tid:0]: [sn:439]:Branch predicted to be not taken.
 888000: system.cpu.fetch: [tid:0]: [sn:439] Branch predicted to go to (0x1450c=>0x14510).(0=>1).
 888000: global: DynInst: [sn:440] Instruction created. Instcount for system.cpu = 74
 888000: system.cpu.fetch: [tid:0]: Instruction PC 0x1450c (0) created [sn:440].
 888000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #360]
 888000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 888000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14510=>0x14514).(0=>1).
 888000: system.cpu.fetch: [tid:0] Fetching cache line 0x14510 for addr 0x14510
 888000: system.cpu: CPU already running.
 888000: system.cpu.fetch: Fetch: Doing instruction read.
 888000: system.cpu.fetch: [tid:0]: Doing Icache access.
 888000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 888000: system.cpu.fetch: Deactivating stage.
 888000: system.cpu: Activity: 10
 888000: system.cpu.fetch: [tid:0][sn:439]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 888000: system.cpu.fetch: [tid:0][sn:440]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 888000: system.cpu.fetch: Activity this cycle.
 888000: system.cpu: Activity: 11
 888000: system.cpu.decode: Processing [tid:0]
 888000: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 888000: system.cpu.decode: [tid:0]: Blocking.
 888000: system.cpu.decode: Activity this cycle.
 888000: system.cpu.rename: Processing [tid:0]
 888000: system.cpu.rename: [tid:0]: Free IQ: 59, Free ROB: 40, Free LQ: 15, Free SQ: 16
 888000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 888000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 888000: system.cpu.rename: [tid:0]: 40 rob free
 888000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 59, instsInProgress: 0, dispatched Insts: 0
 888000: system.cpu.rename: [tid:0]: 59 iq free
 888000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 888000: system.cpu.rename: [tid:0]: Done blocking, switching to unblocking.
 888000: system.cpu.rename: [tid:0]: Trying to unblock.
 888000: system.cpu.rename: [tid:0]: Done unblocking.
 888000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 888000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 888000: system.cpu.rename: Activity this cycle.
 888000: system.cpu.iew: Issue: Processing [tid:0]
 888000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 888000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 888000: system.cpu.iq: Not able to schedule any instructions.
 888000: system.cpu.iew: Processing [tid:0]
 888000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 888000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 888000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 888000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 888000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 888000: system.cpu.iew: IQ has 59 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 888000: system.cpu.iew: Activity this cycle.
 888000: system.cpu.commit: Getting instructions from Rename stage.
 888000: system.cpu.commit: Trying to commit instructions in the ROB.
 888000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 888000: global: DynInst: [sn:434] Instruction destroyed. Instcount for system.cpu = 73
 888000: global: DynInst: [sn:433] Instruction destroyed. Instcount for system.cpu = 72
 888000: global: DynInst: [sn:432] Instruction destroyed. Instcount for system.cpu = 71
 888000: global: DynInst: [sn:427] Instruction destroyed. Instcount for system.cpu = 70
 888000: system.cpu: Activity: 10
 888000: system.cpu: Scheduling next tick!
 888500: system.cpu.icache_port: Fetch unit received timing
 888500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 888500: system.cpu: CPU already running.
 888500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 888500: system.cpu.fetch: Activating stage.
 888500: system.cpu: Activity: 11
 888500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 888500: system.cpu.fetch: Running stage.
 888500: system.cpu.fetch: Attempting to fetch from [tid:0]
 888500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 888500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 888500: global: DynInst: [sn:441] Instruction created. Instcount for system.cpu = 71
 888500: system.cpu.fetch: [tid:0]: Instruction PC 0x14510 (0) created [sn:441].
 888500: system.cpu.fetch: [tid:0]: Instruction is:   cmps   r2, #15
 888500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 888500: global: DynInst: [sn:442] Instruction created. Instcount for system.cpu = 72
 888500: system.cpu.fetch: [tid:0]: Instruction PC 0x14514 (0) created [sn:442].
 888500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #360]
 888500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 888500: global: DynInst: [sn:443] Instruction created. Instcount for system.cpu = 73
 888500: system.cpu.fetch: [tid:0]: Instruction PC 0x14518 (0) created [sn:443].
 888500: system.cpu.fetch: [tid:0]: Instruction is:   str   r5, [r3, #0]
 888500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 888500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 888500: system.cpu.fetch: Activity this cycle.
 888500: system.cpu: Activity: 12
 888500: system.cpu.decode: Processing [tid:0]
 888500: system.cpu.decode: [tid:0]: Done blocking, switching to unblocking.
 888500: system.cpu.decode: [tid:0]: Done unblocking.
 888500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 888500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 888500: system.cpu.decode: Activity this cycle.
 888500: system.cpu.rename: Processing [tid:0]
 888500: system.cpu.rename: [tid:0]: Free IQ: 59, Free ROB: 40, Free LQ: 16, Free SQ: 16
 888500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 888500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 888500: system.cpu.rename: [tid:0]: 40 rob free
 888500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 59, instsInProgress: 0, dispatched Insts: 0
 888500: system.cpu.rename: [tid:0]: 59 iq free
 888500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 888500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 888500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 888500: system.cpu.iew: Issue: Processing [tid:0]
 888500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 888500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 888500: system.cpu.iq: Not able to schedule any instructions.
 888500: system.cpu.iew: Processing [tid:0]
 888500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 888500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 888500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 888500: system.cpu.iew: IQ has 59 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 888500: system.cpu.commit: Getting instructions from Rename stage.
 888500: system.cpu.commit: Trying to commit instructions in the ROB.
 888500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 888500: global: DynInst: [sn:409] Instruction destroyed. Instcount for system.cpu = 72
 888500: global: DynInst: [sn:435] Instruction destroyed. Instcount for system.cpu = 71
 888500: global: DynInst: [sn:430] Instruction destroyed. Instcount for system.cpu = 70
 888500: global: DynInst: [sn:429] Instruction destroyed. Instcount for system.cpu = 69
 888500: global: DynInst: [sn:428] Instruction destroyed. Instcount for system.cpu = 68
 888500: global: DynInst: [sn:426] Instruction destroyed. Instcount for system.cpu = 67
 888500: global: DynInst: [sn:425] Instruction destroyed. Instcount for system.cpu = 66
 888500: global: DynInst: [sn:424] Instruction destroyed. Instcount for system.cpu = 65
 888500: global: DynInst: [sn:411] Instruction destroyed. Instcount for system.cpu = 64
 888500: system.cpu: Activity: 11
 888500: system.cpu: Scheduling next tick!
 889000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 889000: system.cpu.fetch: Running stage.
 889000: system.cpu.fetch: Attempting to fetch from [tid:0]
 889000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 889000: global: DynInst: [sn:444] Instruction created. Instcount for system.cpu = 65
 889000: system.cpu.fetch: [tid:0]: Instruction PC 0x1451c (0) created [sn:444].
 889000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [sp, #4]
 889000: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
 889000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14520=>0x14524).(0=>1).
 889000: system.cpu.fetch: [tid:0] Fetching cache line 0x14520 for addr 0x14520
 889000: system.cpu: CPU already running.
 889000: system.cpu.fetch: Fetch: Doing instruction read.
 889000: system.cpu.fetch: [tid:0]: Doing Icache access.
 889000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 889000: system.cpu.fetch: Deactivating stage.
 889000: system.cpu: Activity: 10
 889000: system.cpu.fetch: [tid:0][sn:441]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
 889000: system.cpu.fetch: [tid:0][sn:442]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 889000: system.cpu.fetch: [tid:0][sn:443]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 889000: system.cpu.fetch: Activity this cycle.
 889000: system.cpu: Activity: 11
 889000: system.cpu.decode: Processing [tid:0]
 889000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 889000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 889000: system.cpu.decode: [tid:0]: Processing instruction [sn:436] with PC (0x14500=>0x14504).(0=>1)
 889000: system.cpu.decode: [tid:0]: Processing instruction [sn:437] with PC (0x14500=>0x14504).(1=>2)
 889000: system.cpu.decode: [tid:0]: Processing instruction [sn:438] with PC (0x14504=>0x14508).(0=>1)
 889000: system.cpu.decode: Activity this cycle.
 889000: system.cpu.rename: Processing [tid:0]
 889000: system.cpu.rename: [tid:0]: Free IQ: 59, Free ROB: 40, Free LQ: 16, Free SQ: 16
 889000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 889000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 889000: system.cpu.rename: [tid:0]: 40 rob free
 889000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 59, instsInProgress: 0, dispatched Insts: 0
 889000: system.cpu.rename: [tid:0]: 59 iq free
 889000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 889000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 889000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 889000: system.cpu.iew: Issue: Processing [tid:0]
 889000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 889000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 889000: system.cpu.iq: Not able to schedule any instructions.
 889000: system.cpu.iew: Processing [tid:0]
 889000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 889000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 889000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 889000: system.cpu.iew: IQ has 59 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 889000: system.cpu.commit: Getting instructions from Rename stage.
 889000: system.cpu.commit: Trying to commit instructions in the ROB.
 889000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 889000: global: DynInst: [sn:413] Instruction destroyed. Instcount for system.cpu = 64
 889000: system.cpu: Activity: 10
 889000: system.cpu: Scheduling next tick!
 889500: system.cpu.icache_port: Fetch unit received timing
 889500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 889500: system.cpu: CPU already running.
 889500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 889500: system.cpu.fetch: Activating stage.
 889500: system.cpu: Activity: 11
 889500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 889500: system.cpu.fetch: Running stage.
 889500: system.cpu.fetch: Attempting to fetch from [tid:0]
 889500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 889500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 889500: global: DynInst: [sn:445] Instruction created. Instcount for system.cpu = 65
 889500: system.cpu.fetch: [tid:0]: Instruction PC 0x14520 (0) created [sn:445].
 889500: system.cpu.fetch: [tid:0]: Instruction is:   str   r6, [r4, #4]
 889500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 889500: global: DynInst: [sn:446] Instruction created. Instcount for system.cpu = 66
 889500: system.cpu.fetch: [tid:0]: Instruction PC 0x14524 (0) created [sn:446].
 889500: system.cpu.fetch: [tid:0]: Instruction is:   str   r3, [r2, #0]
 889500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 889500: global: DynInst: [sn:447] Instruction created. Instcount for system.cpu = 67
 889500: system.cpu.fetch: [tid:0]: Instruction PC 0x14528 (0) created [sn:447].
 889500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #344]
 889500: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
 889500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 889500: system.cpu.fetch: [tid:0][sn:444]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
 889500: system.cpu.fetch: [tid:0][sn:445]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 889500: system.cpu.fetch: [tid:0][sn:446]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 889500: system.cpu.fetch: Activity this cycle.
 889500: system.cpu: Activity: 12
 889500: system.cpu.decode: Processing [tid:0]
 889500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 889500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 889500: system.cpu.decode: [tid:0]: Processing instruction [sn:439] with PC (0x14508=>0x1450c).(0=>1)
 889500: system.cpu.decode: [tid:0]: Processing instruction [sn:440] with PC (0x1450c=>0x14510).(0=>1)
 889500: system.cpu.decode: Activity this cycle.
 889500: system.cpu.rename: Processing [tid:0]
 889500: system.cpu.rename: [tid:0]: Free IQ: 59, Free ROB: 40, Free LQ: 16, Free SQ: 16
 889500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 889500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 889500: system.cpu.rename: [tid:0]: 40 rob free
 889500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 59, instsInProgress: 0, dispatched Insts: 0
 889500: system.cpu.rename: [tid:0]: 59 iq free
 889500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 889500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 889500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 889500: system.cpu.iew: Issue: Processing [tid:0]
 889500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 889500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 889500: system.cpu.iq: Not able to schedule any instructions.
 889500: system.cpu.iew: Processing [tid:0]
 889500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 889500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 889500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 889500: system.cpu.iew: IQ has 59 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 889500: system.cpu.commit: Getting instructions from Rename stage.
 889500: system.cpu.commit: Trying to commit instructions in the ROB.
 889500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 889500: system.cpu: Activity: 11
 889500: system.cpu: Scheduling next tick!
 890000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 890000: system.cpu.fetch: Running stage.
 890000: system.cpu.fetch: Attempting to fetch from [tid:0]
 890000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 890000: global: DynInst: [sn:448] Instruction created. Instcount for system.cpu = 68
 890000: system.cpu.fetch: [tid:0]: Instruction PC 0x1452c (0) created [sn:448].
 890000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #344]
 890000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 890000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14530=>0x14534).(0=>1).
 890000: system.cpu.fetch: [tid:0] Fetching cache line 0x14530 for addr 0x14530
 890000: system.cpu: CPU already running.
 890000: system.cpu.fetch: Fetch: Doing instruction read.
 890000: system.cpu.fetch: [tid:0]: Doing Icache access.
 890000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 890000: system.cpu.fetch: Deactivating stage.
 890000: system.cpu: Activity: 10
 890000: system.cpu.fetch: [tid:0][sn:447]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 890000: system.cpu.fetch: [tid:0][sn:448]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 890000: system.cpu.fetch: Activity this cycle.
 890000: system.cpu: Activity: 11
 890000: system.cpu.decode: Processing [tid:0]
 890000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 890000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 890000: system.cpu.rename: Processing [tid:0]
 890000: system.cpu.rename: [tid:0]: Free IQ: 59, Free ROB: 40, Free LQ: 16, Free SQ: 16
 890000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 890000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 890000: system.cpu.rename: [tid:0]: 40 rob free
 890000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 59, instsInProgress: 0, dispatched Insts: 0
 890000: system.cpu.rename: [tid:0]: 59 iq free
 890000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 890000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 890000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 890000: system.cpu.rename: [tid:0]: 40 rob free
 890000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 59, instsInProgress: 0, dispatched Insts: 0
 890000: system.cpu.rename: [tid:0]: 59 iq free
 890000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 890000: system.cpu.rename: [tid:0]: 0 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 890000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 890000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 890000: system.cpu.rename: [tid:0]: Processing instruction [sn:436] with PC (0x14500=>0x14504).(0=>1).
 890000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0 (flattened 0), got phys reg 15
 890000: system.cpu.rename: [tid:0]: Register 15 is ready.
 890000: global: [sn:436] has 1 ready out of 5 sources. RTI 0)
 890000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 890000: system.cpu.rename: [tid:0]: Register 960 is ready.
 890000: global: [sn:436] has 2 ready out of 5 sources. RTI 0)
 890000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 890000: system.cpu.rename: [tid:0]: Register 325 is ready.
 890000: global: [sn:436] has 3 ready out of 5 sources. RTI 0)
 890000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 890000: system.cpu.rename: [tid:0]: Register 325 is ready.
 890000: global: [sn:436] has 4 ready out of 5 sources. RTI 0)
 890000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 890000: system.cpu.rename: [tid:0]: Register 325 is ready.
 890000: global: [sn:436] has 5 ready out of 5 sources. RTI 0)
 890000: global: Renamed reg 3 to physical reg 119 old mapping was 114
 890000: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 119.
 890000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=1), [sn:436].
 890000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 890000: system.cpu.rename: [tid:0]: Processing instruction [sn:437] with PC (0x14500=>0x14504).(1=>2).
 890000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 890000: system.cpu.rename: [tid:0]: Register 325 is ready.
 890000: global: [sn:437] has 1 ready out of 4 sources. RTI 0)
 890000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 890000: system.cpu.rename: [tid:0]: Register 325 is ready.
 890000: global: [sn:437] has 2 ready out of 4 sources. RTI 0)
 890000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 890000: system.cpu.rename: [tid:0]: Register 325 is ready.
 890000: global: [sn:437] has 3 ready out of 4 sources. RTI 0)
 890000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0 (flattened 0), got phys reg 15
 890000: system.cpu.rename: [tid:0]: Register 15 is ready.
 890000: global: [sn:437] has 4 ready out of 4 sources. RTI 0)
 890000: global: Renamed reg 0 to physical reg 2 old mapping was 15
 890000: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 2.
 890000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=2), [sn:437].
 890000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 890000: system.cpu.rename: [tid:0]: Processing instruction [sn:438] with PC (0x14504=>0x14508).(0=>1).
 890000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 890000: system.cpu.rename: [tid:0]: Register 325 is ready.
 890000: global: [sn:438] has 1 ready out of 4 sources. RTI 0)
 890000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 890000: system.cpu.rename: [tid:0]: Register 325 is ready.
 890000: global: [sn:438] has 2 ready out of 4 sources. RTI 0)
 890000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 890000: system.cpu.rename: [tid:0]: Register 325 is ready.
 890000: global: [sn:438] has 3 ready out of 4 sources. RTI 0)
 890000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 119
 890000: system.cpu.rename: [tid:0]: Register 119 is not ready.
 890000: global: Renamed reg 0 to physical reg 419 old mapping was 410
 890000: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 419.
 890000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=3), [sn:438].
 890000: global: Renamed reg 2 to physical reg 420 old mapping was 411
 890000: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 420.
 890000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=4), [sn:438].
 890000: global: Renamed reg 1 to physical reg 421 old mapping was 412
 890000: system.cpu.rename: [tid:0]: Renaming arch reg 1 to physical reg 421.
 890000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=5), [sn:438].
 890000: system.cpu.rename: Activity this cycle.
 890000: system.cpu.iew: Issue: Processing [tid:0]
 890000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 890000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 890000: system.cpu.iq: Not able to schedule any instructions.
 890000: system.cpu.iew: Processing [tid:0]
 890000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 890000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 890000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 890000: system.cpu.iew: IQ has 59 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 890000: system.cpu.commit: Getting instructions from Rename stage.
 890000: system.cpu.commit: Trying to commit instructions in the ROB.
 890000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 890000: system.cpu: Activity: 10
 890000: system.cpu: Scheduling next tick!
 890500: system.cpu.icache_port: Fetch unit received timing
 890500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 890500: system.cpu: CPU already running.
 890500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 890500: system.cpu.fetch: Activating stage.
 890500: system.cpu: Activity: 11
 890500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 890500: system.cpu.fetch: Running stage.
 890500: system.cpu.fetch: Attempting to fetch from [tid:0]
 890500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 890500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 890500: global: DynInst: [sn:449] Instruction created. Instcount for system.cpu = 69
 890500: system.cpu.fetch: [tid:0]: Instruction PC 0x14530 (0) created [sn:449].
 890500: system.cpu.fetch: [tid:0]: Instruction is:   str   fp, [r2, #0]
 890500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 890500: global: DynInst: [sn:450] Instruction created. Instcount for system.cpu = 70
 890500: system.cpu.fetch: [tid:0]: Instruction PC 0x14534 (0) created [sn:450].
 890500: system.cpu.fetch: [tid:0]: Instruction is:   str   r9, [r3, #0]
 890500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 890500: global: DynInst: [sn:451] Instruction created. Instcount for system.cpu = 71
 890500: system.cpu.fetch: [tid:0]: Instruction PC 0x14538 (0) created [sn:451].
 890500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #336]
 890500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 890500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 890500: system.cpu.fetch: [tid:0][sn:449]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 890500: system.cpu.fetch: [tid:0][sn:450]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 890500: system.cpu.fetch: [tid:0][sn:451]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 890500: system.cpu.fetch: Activity this cycle.
 890500: system.cpu: Activity: 12
 890500: system.cpu.decode: Processing [tid:0]
 890500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 890500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 890500: system.cpu.decode: [tid:0]: Processing instruction [sn:441] with PC (0x14510=>0x14514).(0=>1)
 890500: system.cpu.decode: [tid:0]: Processing instruction [sn:442] with PC (0x14514=>0x14518).(0=>1)
 890500: system.cpu.decode: [tid:0]: Processing instruction [sn:443] with PC (0x14518=>0x1451c).(0=>1)
 890500: system.cpu.decode: Activity this cycle.
 890500: system.cpu.rename: Processing [tid:0]
 890500: system.cpu.rename: [tid:0]: Free IQ: 59, Free ROB: 40, Free LQ: 16, Free SQ: 16
 890500: system.cpu.rename: [tid:0]: 3 instructions not yet in ROB
 890500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 3, dispatched Insts: 0
 890500: system.cpu.rename: [tid:0]: 37 rob free
 890500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 59, instsInProgress: 3, dispatched Insts: 0
 890500: system.cpu.rename: [tid:0]: 56 iq free
 890500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 0
 890500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 890500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 3, dispatched Insts: 0
 890500: system.cpu.rename: [tid:0]: 37 rob free
 890500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 59, instsInProgress: 3, dispatched Insts: 0
 890500: system.cpu.rename: [tid:0]: 56 iq free
 890500: system.cpu.rename: [tid:0]: 2 available instructions to send iew.
 890500: system.cpu.rename: [tid:0]: 3 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 890500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 890500: system.cpu.rename: [tid:0]: Processing instruction [sn:439] with PC (0x14508=>0x1450c).(0=>1).
 890500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1536 (flattened 0), got phys reg 419
 890500: system.cpu.rename: [tid:0]: Register 419 is not ready.
 890500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 890500: system.cpu.rename: [tid:0]: Register 325 is ready.
 890500: global: [sn:439] has 1 ready out of 3 sources. RTI 0)
 890500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 890500: system.cpu.rename: [tid:0]: Register 325 is ready.
 890500: global: [sn:439] has 2 ready out of 3 sources. RTI 0)
 890500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 890500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 0
 890500: system.cpu.rename: [tid:0]: Processing instruction [sn:440] with PC (0x1450c=>0x14510).(0=>1).
 890500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 113
 890500: system.cpu.rename: [tid:0]: Register 113 is ready.
 890500: global: [sn:440] has 1 ready out of 5 sources. RTI 0)
 890500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 890500: system.cpu.rename: [tid:0]: Register 960 is ready.
 890500: global: [sn:440] has 2 ready out of 5 sources. RTI 0)
 890500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 890500: system.cpu.rename: [tid:0]: Register 325 is ready.
 890500: global: [sn:440] has 3 ready out of 5 sources. RTI 0)
 890500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 890500: system.cpu.rename: [tid:0]: Register 325 is ready.
 890500: global: [sn:440] has 4 ready out of 5 sources. RTI 0)
 890500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 890500: system.cpu.rename: [tid:0]: Register 325 is ready.
 890500: global: [sn:440] has 5 ready out of 5 sources. RTI 0)
 890500: global: Renamed reg 3 to physical reg 13 old mapping was 119
 890500: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 13.
 890500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=6), [sn:440].
 890500: system.cpu.rename: Activity this cycle.
 890500: system.cpu.iew: Issue: Processing [tid:0]
 890500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 890500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14500=>0x14504).(0=>1) [sn:436] [tid:0] to IQ.
 890500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:436]
 890500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 890500: system.cpu.iew.lsq.thread0: Inserting load PC (0x14500=>0x14504).(0=>1), idx:12 [sn:436]
 890500: system.cpu.iq: Adding instruction [sn:436] PC (0x14500=>0x14504).(0=>1) to the IQ.
 890500: memdepentry: Memory dependency entry created.  memdep_count=1 (0x14500=>0x14504).(0=>1)
 890500: global: Inst 0x14500 with index 320 had no SSID
 890500: system.cpu.memDep0: No dependency for inst PC (0x14500=>0x14504).(0=>1) [sn:436].
 890500: system.cpu.memDep0: Adding instruction [sn:436] to the ready list.
 890500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14500=>0x14504).(0=>1) opclass:32 [sn:436].
 890500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14500=>0x14504).(1=>2) [sn:437] [tid:0] to IQ.
 890500: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:437]
 890500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14504=>0x14508).(0=>1) [sn:438] [tid:0] to IQ.
 890500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:438]
 890500: system.cpu.iq: Adding instruction [sn:438] PC (0x14504=>0x14508).(0=>1) to the IQ.
 890500: system.cpu.iq: Instruction PC (0x14504=>0x14508).(0=>1) has src reg 119 that is being added to the dependency chain.
 890500: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:437]
 890500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 890500: system.cpu.iq: Thread 0: Issuing instruction PC (0x14500=>0x14504).(0=>1) [sn:436]
 890500: system.cpu.memDep0: Issuing instruction PC 0x14500 [sn:436].
 890500: system.cpu.iew: Processing [tid:0]
 890500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 890500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 890500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 890500: system.cpu.iew: IQ has 57 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 16 free entries.
 890500: system.cpu.commit: Getting instructions from Rename stage.
 890500: system.cpu.commit: Inserting PC (0x14500=>0x14504).(0=>1) [sn:436] [tid:0] into ROB.
 890500: system.cpu.rob: Adding inst PC (0x14500=>0x14504).(0=>1) to the ROB.
 890500: system.cpu.rob: [tid:0] Now has 1 instructions.
 890500: system.cpu.commit: Inserting PC (0x14500=>0x14504).(1=>2) [sn:437] [tid:0] into ROB.
 890500: system.cpu.rob: Adding inst PC (0x14500=>0x14504).(1=>2) to the ROB.
 890500: system.cpu.rob: [tid:0] Now has 2 instructions.
 890500: system.cpu.commit: Inserting PC (0x14504=>0x14508).(0=>1) [sn:438] [tid:0] into ROB.
 890500: system.cpu.rob: Adding inst PC (0x14504=>0x14508).(0=>1) to the ROB.
 890500: system.cpu.rob: [tid:0] Now has 3 instructions.
 890500: system.cpu.commit: Trying to commit instructions in the ROB.
 890500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:436] PC (0x14500=>0x14504).(0=>1) is head of ROB and not ready
 890500: system.cpu.commit: [tid:0]: ROB has 3 insts & 37 free entries.
 890500: system.cpu.commit: Activity This Cycle.
 890500: system.cpu: Activity: 11
 890500: system.cpu: Scheduling next tick!
 891000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 891000: system.cpu.fetch: Running stage.
 891000: system.cpu.fetch: Attempting to fetch from [tid:0]
 891000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 891000: global: DynInst: [sn:452] Instruction created. Instcount for system.cpu = 72
 891000: system.cpu.fetch: [tid:0]: Instruction PC 0x1453c (0) created [sn:452].
 891000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #336]
 891000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 891000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14540=>0x14544).(0=>1).
 891000: system.cpu.fetch: [tid:0] Fetching cache line 0x14540 for addr 0x14540
 891000: system.cpu: CPU already running.
 891000: system.cpu.fetch: Fetch: Doing instruction read.
 891000: system.cpu.fetch: [tid:0]: Doing Icache access.
 891000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 891000: system.cpu.fetch: Deactivating stage.
 891000: system.cpu: Activity: 10
 891000: system.cpu.fetch: [tid:0][sn:452]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 891000: system.cpu.fetch: Activity this cycle.
 891000: system.cpu: Activity: 11
 891000: system.cpu.decode: Processing [tid:0]
 891000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 891000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 891000: system.cpu.decode: [tid:0]: Processing instruction [sn:444] with PC (0x1451c=>0x14520).(0=>1)
 891000: system.cpu.decode: [tid:0]: Processing instruction [sn:445] with PC (0x14520=>0x14524).(0=>1)
 891000: system.cpu.decode: [tid:0]: Processing instruction [sn:446] with PC (0x14524=>0x14528).(0=>1)
 891000: system.cpu.decode: Activity this cycle.
 891000: system.cpu.rename: Processing [tid:0]
 891000: system.cpu.rename: [tid:0]: Free IQ: 59, Free ROB: 37, Free LQ: 16, Free SQ: 16
 891000: system.cpu.rename: [tid:0]: 5 instructions not yet in ROB
 891000: system.cpu.rename: calcFreeROBEntires: free robEntries: 37, instsInProgress: 5, dispatched Insts: 3
 891000: system.cpu.rename: [tid:0]: 35 rob free
 891000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 59, instsInProgress: 5, dispatched Insts: 3
 891000: system.cpu.rename: [tid:0]: 57 iq free
 891000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 2, loads dispatchedToLQ: 1
 891000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 891000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 891000: system.cpu.iew: Issue: Processing [tid:0]
 891000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 891000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14508=>0x1450c).(0=>1) [sn:439] [tid:0] to IQ.
 891000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:439]
 891000: system.cpu.iq: Adding instruction [sn:439] PC (0x14508=>0x1450c).(0=>1) to the IQ.
 891000: system.cpu.iq: Instruction PC (0x14508=>0x1450c).(0=>1) has src reg 419 that is being added to the dependency chain.
 891000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1450c=>0x14510).(0=>1) [sn:440] [tid:0] to IQ.
 891000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:440]
 891000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 891000: system.cpu.iew.lsq.thread0: Inserting load PC (0x1450c=>0x14510).(0=>1), idx:13 [sn:440]
 891000: system.cpu.iq: Adding instruction [sn:440] PC (0x1450c=>0x14510).(0=>1) to the IQ.
 891000: global: DynInst: [sn:200] Instruction destroyed. Instcount for system.cpu = 71
 891000: memdepentry: Memory dependency entry created.  memdep_count=2 (0x1450c=>0x14510).(0=>1)
 891000: global: Inst 0x1450c with index 323 had no SSID
 891000: system.cpu.memDep0: No dependency for inst PC (0x1450c=>0x14510).(0=>1) [sn:440].
 891000: system.cpu.memDep0: Adding instruction [sn:440] to the ready list.
 891000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1450c=>0x14510).(0=>1) opclass:32 [sn:440].
 891000: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:437]
 891000: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:437]
 891000: global: RegFile: Access to cc register 325, has data 0
 891000: global: RegFile: Access to cc register 325, has data 0
 891000: global: RegFile: Access to cc register 325, has data 0
 891000: global: RegFile: Access to int register 15, has data 0xbefffef0
 891000: global: RegFile: Setting int register 2 to 0xbefffef8
 891000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 891000: system.cpu.iq: Waking dependents of completed instruction.
 891000: system.cpu.iq: Waking any dependents on register 2.
 891000: global: DynInst: [sn:201] Instruction destroyed. Instcount for system.cpu = 70
 891000: system.cpu.iew: Sending instructions to commit, [sn:437] PC (0x14500=>0x14504).(1=>2).
 891000: system.cpu.iew: Setting Destination Register 2
 891000: system.cpu.scoreboard: Setting reg 2 as ready
 891000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 891000: system.cpu.iq: Thread 0: Issuing instruction PC (0x1450c=>0x14510).(0=>1) [sn:440]
 891000: system.cpu.memDep0: Issuing instruction PC 0x1450c [sn:440].
 891000: system.cpu.iew: Processing [tid:0]
 891000: system.cpu.iew: [tid:0], Dispatch dispatched 2 instructions.
 891000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 891000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 891000: system.cpu.iew: IQ has 55 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 16 free entries.
 891000: system.cpu.commit: Getting instructions from Rename stage.
 891000: system.cpu.commit: Inserting PC (0x14508=>0x1450c).(0=>1) [sn:439] [tid:0] into ROB.
 891000: system.cpu.rob: Adding inst PC (0x14508=>0x1450c).(0=>1) to the ROB.
 891000: system.cpu.rob: [tid:0] Now has 4 instructions.
 891000: system.cpu.commit: Inserting PC (0x1450c=>0x14510).(0=>1) [sn:440] [tid:0] into ROB.
 891000: system.cpu.rob: Adding inst PC (0x1450c=>0x14510).(0=>1) to the ROB.
 891000: system.cpu.rob: [tid:0] Now has 5 instructions.
 891000: system.cpu.commit: Trying to commit instructions in the ROB.
 891000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:436] PC (0x14500=>0x14504).(0=>1) is head of ROB and not ready
 891000: system.cpu.commit: [tid:0]: ROB has 5 insts & 35 free entries.
 891000: system.cpu.commit: Activity This Cycle.
 891000: system.cpu: Activity: 10
 891000: system.cpu: Scheduling next tick!
 891000: system.cpu.iq: Processing FU completion [sn:436]
 891000: system.cpu: CPU already running.
 891500: system.cpu.icache_port: Fetch unit received timing
 891500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 891500: system.cpu: CPU already running.
 891500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 891500: system.cpu.fetch: Activating stage.
 891500: system.cpu: Activity: 11
 891500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 891500: system.cpu.fetch: Running stage.
 891500: system.cpu.fetch: Attempting to fetch from [tid:0]
 891500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 891500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 891500: global: DynInst: [sn:453] Instruction created. Instcount for system.cpu = 71
 891500: system.cpu.fetch: [tid:0]: Instruction PC 0x14540 (0) created [sn:453].
 891500: system.cpu.fetch: [tid:0]: Instruction is:   str   r10, [r2, #0]
 891500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 891500: global: DynInst: [sn:454] Instruction created. Instcount for system.cpu = 72
 891500: system.cpu.fetch: [tid:0]: Instruction PC 0x14544 (0) created [sn:454].
 891500: system.cpu.fetch: [tid:0]: Instruction is:   str   r8, [r3, #0]
 891500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 891500: global: DynInst: [sn:455] Instruction created. Instcount for system.cpu = 73
 891500: system.cpu.fetch: [tid:0]: Instruction PC 0x14548 (0) created [sn:455].
 891500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #328]
 891500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 891500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 891500: system.cpu.fetch: [tid:0][sn:453]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 891500: system.cpu.fetch: [tid:0][sn:454]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 891500: system.cpu.fetch: [tid:0][sn:455]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 891500: system.cpu.fetch: Activity this cycle.
 891500: system.cpu: Activity: 12
 891500: system.cpu.decode: Processing [tid:0]
 891500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 891500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 891500: system.cpu.decode: [tid:0]: Processing instruction [sn:447] with PC (0x14528=>0x1452c).(0=>1)
 891500: system.cpu.decode: [tid:0]: Processing instruction [sn:448] with PC (0x1452c=>0x14530).(0=>1)
 891500: system.cpu.decode: Activity this cycle.
 891500: system.cpu.rename: Processing [tid:0]
 891500: system.cpu.rename: [tid:0]: Free IQ: 59, Free ROB: 35, Free LQ: 16, Free SQ: 16
 891500: system.cpu.rename: [tid:0]: 2 instructions not yet in ROB
 891500: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 2, dispatched Insts: 2
 891500: system.cpu.rename: [tid:0]: 35 rob free
 891500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 59, instsInProgress: 2, dispatched Insts: 2
 891500: system.cpu.rename: [tid:0]: 59 iq free
 891500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 1
 891500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 891500: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 2, dispatched Insts: 2
 891500: system.cpu.rename: [tid:0]: 35 rob free
 891500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 59, instsInProgress: 2, dispatched Insts: 2
 891500: system.cpu.rename: [tid:0]: 59 iq free
 891500: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 891500: system.cpu.rename: [tid:0]: 2 insts pipelining from Rename | 2 insts dispatched to IQ last cycle.
 891500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 891500: system.cpu.rename: [tid:0]: Processing instruction [sn:441] with PC (0x14510=>0x14514).(0=>1).
 891500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 891500: system.cpu.rename: [tid:0]: Register 325 is ready.
 891500: global: [sn:441] has 1 ready out of 4 sources. RTI 0)
 891500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 891500: system.cpu.rename: [tid:0]: Register 325 is ready.
 891500: global: [sn:441] has 2 ready out of 4 sources. RTI 0)
 891500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 891500: system.cpu.rename: [tid:0]: Register 325 is ready.
 891500: global: [sn:441] has 3 ready out of 4 sources. RTI 0)
 891500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2 (flattened 2), got phys reg 51
 891500: system.cpu.rename: [tid:0]: Register 51 is ready.
 891500: global: [sn:441] has 4 ready out of 4 sources. RTI 0)
 891500: global: Renamed reg 0 to physical reg 422 old mapping was 419
 891500: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 422.
 891500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=7), [sn:441].
 891500: global: Renamed reg 2 to physical reg 423 old mapping was 420
 891500: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 423.
 891500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=8), [sn:441].
 891500: global: Renamed reg 1 to physical reg 424 old mapping was 421
 891500: system.cpu.rename: [tid:0]: Renaming arch reg 1 to physical reg 424.
 891500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=9), [sn:441].
 891500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 891500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 1
 891500: system.cpu.rename: [tid:0]: Processing instruction [sn:442] with PC (0x14514=>0x14518).(0=>1).
 891500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 113
 891500: system.cpu.rename: [tid:0]: Register 113 is ready.
 891500: global: [sn:442] has 1 ready out of 5 sources. RTI 0)
 891500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 891500: system.cpu.rename: [tid:0]: Register 960 is ready.
 891500: global: [sn:442] has 2 ready out of 5 sources. RTI 0)
 891500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 891500: system.cpu.rename: [tid:0]: Register 325 is ready.
 891500: global: [sn:442] has 3 ready out of 5 sources. RTI 0)
 891500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 891500: system.cpu.rename: [tid:0]: Register 325 is ready.
 891500: global: [sn:442] has 4 ready out of 5 sources. RTI 0)
 891500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 891500: system.cpu.rename: [tid:0]: Register 325 is ready.
 891500: global: [sn:442] has 5 ready out of 5 sources. RTI 0)
 891500: global: Renamed reg 2 to physical reg 1 old mapping was 51
 891500: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 1.
 891500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=10), [sn:442].
 891500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 891500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 16, storesInProgress: 0, stores dispatchedToSQ: 0
 891500: system.cpu.rename: [tid:0]: Processing instruction [sn:443] with PC (0x14518=>0x1451c).(0=>1).
 891500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 13
 891500: system.cpu.rename: [tid:0]: Register 13 is not ready.
 891500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 891500: system.cpu.rename: [tid:0]: Register 960 is ready.
 891500: global: [sn:443] has 1 ready out of 6 sources. RTI 0)
 891500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 891500: system.cpu.rename: [tid:0]: Register 325 is ready.
 891500: global: [sn:443] has 2 ready out of 6 sources. RTI 0)
 891500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 891500: system.cpu.rename: [tid:0]: Register 325 is ready.
 891500: global: [sn:443] has 3 ready out of 6 sources. RTI 0)
 891500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 891500: system.cpu.rename: [tid:0]: Register 325 is ready.
 891500: global: [sn:443] has 4 ready out of 6 sources. RTI 0)
 891500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 5 (flattened 5), got phys reg 47
 891500: system.cpu.rename: [tid:0]: Register 47 is ready.
 891500: global: [sn:443] has 5 ready out of 6 sources. RTI 0)
 891500: system.cpu.rename: Activity this cycle.
 891500: system.cpu.iew: Issue: Processing [tid:0]
 891500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 891500: system.cpu.iew: Execute: Executing instructions from IQ.
 891500: system.cpu.iew: Execute: Processing PC (0x14500=>0x14504).(0=>1), [tid:0] [sn:436].
 891500: system.cpu.iew: Execute: Calculating address for memory reference.
 891500: system.cpu.iew.lsq.thread0: Executing load PC (0x14500=>0x14504).(0=>1), [sn:436]
 891500: global: RegFile: Access to int register 15, has data 0xbefffef0
 891500: global: RegFile: Access to cc register 325, has data 0
 891500: global: RegFile: Access to cc register 325, has data 0
 891500: global: RegFile: Access to cc register 325, has data 0
 891500: system.cpu.iew.lsq.thread0: Read called, load idx: 12, store idx: -1, storeHead: 10 addr: 0x77ef0
 891500: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:436] PC (0x14500=>0x14504).(0=>1)
 891500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 891500: system.cpu.iq: Not able to schedule any instructions.
 891500: system.cpu.iew: Processing [tid:0]
 891500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 891500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 891500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 891500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 891500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 891500: system.cpu.iew: IQ has 55 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 16 free entries.
 891500: system.cpu.iew: Activity this cycle.
 891500: system.cpu.commit: Getting instructions from Rename stage.
 891500: system.cpu.commit: Trying to commit instructions in the ROB.
 891500: system.cpu.commit: [tid:0]: Marking PC (0x14500=>0x14504).(1=>2), [sn:437] ready within ROB.
 891500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:436] PC (0x14500=>0x14504).(0=>1) is head of ROB and not ready
 891500: system.cpu.commit: [tid:0]: ROB has 5 insts & 35 free entries.
 891500: system.cpu: Activity: 11
 891500: system.cpu: Scheduling next tick!
 891500: system.cpu.iq: Processing FU completion [sn:440]
 891500: system.cpu: CPU already running.
 892000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 892000: system.cpu.fetch: Running stage.
 892000: system.cpu.fetch: Attempting to fetch from [tid:0]
 892000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 892000: global: DynInst: [sn:456] Instruction created. Instcount for system.cpu = 74
 892000: system.cpu.fetch: [tid:0]: Instruction PC 0x1454c (0) created [sn:456].
 892000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [sp, #0]
 892000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 892000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14550=>0x14554).(0=>1).
 892000: system.cpu.fetch: [tid:0] Fetching cache line 0x14550 for addr 0x14550
 892000: system.cpu: CPU already running.
 892000: system.cpu.fetch: Fetch: Doing instruction read.
 892000: system.cpu.fetch: [tid:0]: Doing Icache access.
 892000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 892000: system.cpu.fetch: Deactivating stage.
 892000: system.cpu: Activity: 10
 892000: system.cpu.fetch: [tid:0][sn:456]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 892000: system.cpu.fetch: Activity this cycle.
 892000: system.cpu: Activity: 11
 892000: system.cpu.decode: Processing [tid:0]
 892000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 892000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 892000: system.cpu.decode: [tid:0]: Processing instruction [sn:449] with PC (0x14530=>0x14534).(0=>1)
 892000: system.cpu.decode: [tid:0]: Processing instruction [sn:450] with PC (0x14534=>0x14538).(0=>1)
 892000: system.cpu.decode: [tid:0]: Processing instruction [sn:451] with PC (0x14538=>0x1453c).(0=>1)
 892000: system.cpu.decode: Activity this cycle.
 892000: system.cpu.rename: Processing [tid:0]
 892000: system.cpu.rename: [tid:0]: Free IQ: 55, Free ROB: 35, Free LQ: 14, Free SQ: 16
 892000: system.cpu.rename: [tid:0]: 3 instructions not yet in ROB
 892000: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 3, dispatched Insts: 0
 892000: system.cpu.rename: [tid:0]: 32 rob free
 892000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 55, instsInProgress: 3, dispatched Insts: 0
 892000: system.cpu.rename: [tid:0]: 52 iq free
 892000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 1, loads dispatchedToLQ: 0
 892000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 892000: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 3, dispatched Insts: 0
 892000: system.cpu.rename: [tid:0]: 32 rob free
 892000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 55, instsInProgress: 3, dispatched Insts: 0
 892000: system.cpu.rename: [tid:0]: 52 iq free
 892000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 892000: system.cpu.rename: [tid:0]: 3 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 892000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 892000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 1, loads dispatchedToLQ: 0
 892000: system.cpu.rename: [tid:0]: Processing instruction [sn:444] with PC (0x1451c=>0x14520).(0=>1).
 892000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13 (flattened 13), got phys reg 77
 892000: system.cpu.rename: [tid:0]: Register 77 is ready.
 892000: global: [sn:444] has 1 ready out of 5 sources. RTI 0)
 892000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 892000: system.cpu.rename: [tid:0]: Register 960 is ready.
 892000: global: [sn:444] has 2 ready out of 5 sources. RTI 0)
 892000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 892000: system.cpu.rename: [tid:0]: Register 325 is ready.
 892000: global: [sn:444] has 3 ready out of 5 sources. RTI 0)
 892000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 892000: system.cpu.rename: [tid:0]: Register 325 is ready.
 892000: global: [sn:444] has 4 ready out of 5 sources. RTI 0)
 892000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 892000: system.cpu.rename: [tid:0]: Register 325 is ready.
 892000: global: [sn:444] has 5 ready out of 5 sources. RTI 0)
 892000: global: Renamed reg 3 to physical reg 11 old mapping was 13
 892000: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 11.
 892000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=11), [sn:444].
 892000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 892000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 16, storesInProgress: 1, stores dispatchedToSQ: 0
 892000: system.cpu.rename: [tid:0]: Processing instruction [sn:445] with PC (0x14520=>0x14524).(0=>1).
 892000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 4 (flattened 4), got phys reg 79
 892000: system.cpu.rename: [tid:0]: Register 79 is ready.
 892000: global: [sn:445] has 1 ready out of 6 sources. RTI 0)
 892000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 892000: system.cpu.rename: [tid:0]: Register 960 is ready.
 892000: global: [sn:445] has 2 ready out of 6 sources. RTI 0)
 892000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 892000: system.cpu.rename: [tid:0]: Register 325 is ready.
 892000: global: [sn:445] has 3 ready out of 6 sources. RTI 0)
 892000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 892000: system.cpu.rename: [tid:0]: Register 325 is ready.
 892000: global: [sn:445] has 4 ready out of 6 sources. RTI 0)
 892000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 892000: system.cpu.rename: [tid:0]: Register 325 is ready.
 892000: global: [sn:445] has 5 ready out of 6 sources. RTI 0)
 892000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 6 (flattened 6), got phys reg 105
 892000: system.cpu.rename: [tid:0]: Register 105 is ready.
 892000: global: [sn:445] has 6 ready out of 6 sources. RTI 0)
 892000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 892000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 16, storesInProgress: 2, stores dispatchedToSQ: 0
 892000: system.cpu.rename: [tid:0]: Processing instruction [sn:446] with PC (0x14524=>0x14528).(0=>1).
 892000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2 (flattened 2), got phys reg 1
 892000: system.cpu.rename: [tid:0]: Register 1 is not ready.
 892000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 892000: system.cpu.rename: [tid:0]: Register 960 is ready.
 892000: global: [sn:446] has 1 ready out of 6 sources. RTI 0)
 892000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 892000: system.cpu.rename: [tid:0]: Register 325 is ready.
 892000: global: [sn:446] has 2 ready out of 6 sources. RTI 0)
 892000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 892000: system.cpu.rename: [tid:0]: Register 325 is ready.
 892000: global: [sn:446] has 3 ready out of 6 sources. RTI 0)
 892000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 892000: system.cpu.rename: [tid:0]: Register 325 is ready.
 892000: global: [sn:446] has 4 ready out of 6 sources. RTI 0)
 892000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 11
 892000: system.cpu.rename: [tid:0]: Register 11 is not ready.
 892000: system.cpu.rename: Activity this cycle.
 892000: system.cpu.iew: Issue: Processing [tid:0]
 892000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 892000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14510=>0x14514).(0=>1) [sn:441] [tid:0] to IQ.
 892000: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:441]
 892000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14514=>0x14518).(0=>1) [sn:442] [tid:0] to IQ.
 892000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:442]
 892000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 892000: system.cpu.iew.lsq.thread0: Inserting load PC (0x14514=>0x14518).(0=>1), idx:14 [sn:442]
 892000: system.cpu.iq: Adding instruction [sn:442] PC (0x14514=>0x14518).(0=>1) to the IQ.
 892000: global: DynInst: [sn:197] Instruction destroyed. Instcount for system.cpu = 73
 892000: memdepentry: Memory dependency entry created.  memdep_count=3 (0x14514=>0x14518).(0=>1)
 892000: global: Inst 0x14514 with index 325 had no SSID
 892000: system.cpu.memDep0: No dependency for inst PC (0x14514=>0x14518).(0=>1) [sn:442].
 892000: system.cpu.memDep0: Adding instruction [sn:442] to the ready list.
 892000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14514=>0x14518).(0=>1) opclass:32 [sn:442].
 892000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14518=>0x1451c).(0=>1) [sn:443] [tid:0] to IQ.
 892000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:443]
 892000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 892000: system.cpu.iew.lsq.thread0: Inserting store PC (0x14518=>0x1451c).(0=>1), idx:10 [sn:443]
 892000: system.cpu.iq: Adding instruction [sn:443] PC (0x14518=>0x1451c).(0=>1) to the IQ.
 892000: system.cpu.iq: Instruction PC (0x14518=>0x1451c).(0=>1) has src reg 13 that is being added to the dependency chain.
 892000: memdepentry: Memory dependency entry created.  memdep_count=4 (0x14518=>0x1451c).(0=>1)
 892000: global: Inst 0x14518 with index 326 had no SSID
 892000: system.cpu.memDep0: No dependency for inst PC (0x14518=>0x1451c).(0=>1) [sn:443].
 892000: system.cpu.memDep0: Inserting store PC (0x14518=>0x1451c).(0=>1) [sn:443].
 892000: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:441]
 892000: system.cpu.iew: Execute: Executing instructions from IQ.
 892000: system.cpu.iew: Execute: Processing PC (0x1450c=>0x14510).(0=>1), [tid:0] [sn:440].
 892000: system.cpu.iew: Execute: Calculating address for memory reference.
 892000: system.cpu.iew.lsq.thread0: Executing load PC (0x1450c=>0x14510).(0=>1), [sn:440]
 892000: global: RegFile: Access to cc register 325, has data 0
 892000: global: RegFile: Access to cc register 325, has data 0
 892000: global: RegFile: Access to cc register 325, has data 0
 892000: system.cpu.iew.lsq.thread0: Read called, load idx: 13, store idx: -1, storeHead: 10 addr: 0xc67c
 892000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:440] PC (0x1450c=>0x14510).(0=>1)
 892000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 892000: system.cpu.iq: Thread 0: Issuing instruction PC (0x14514=>0x14518).(0=>1) [sn:442]
 892000: system.cpu.memDep0: Issuing instruction PC 0x14514 [sn:442].
 892000: system.cpu.iew: Processing [tid:0]
 892000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 892000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 892000: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 892000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 892000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 892000: system.cpu.iew: IQ has 53 free entries (Can schedule: 0).  LQ has 13 free entries. SQ has 15 free entries.
 892000: system.cpu.iew: Activity this cycle.
 892000: system.cpu.commit: Getting instructions from Rename stage.
 892000: system.cpu.commit: Inserting PC (0x14510=>0x14514).(0=>1) [sn:441] [tid:0] into ROB.
 892000: system.cpu.rob: Adding inst PC (0x14510=>0x14514).(0=>1) to the ROB.
 892000: system.cpu.rob: [tid:0] Now has 6 instructions.
 892000: system.cpu.commit: Inserting PC (0x14514=>0x14518).(0=>1) [sn:442] [tid:0] into ROB.
 892000: system.cpu.rob: Adding inst PC (0x14514=>0x14518).(0=>1) to the ROB.
 892000: system.cpu.rob: [tid:0] Now has 7 instructions.
 892000: system.cpu.commit: Inserting PC (0x14518=>0x1451c).(0=>1) [sn:443] [tid:0] into ROB.
 892000: system.cpu.rob: Adding inst PC (0x14518=>0x1451c).(0=>1) to the ROB.
 892000: system.cpu.rob: [tid:0] Now has 8 instructions.
 892000: system.cpu.commit: Trying to commit instructions in the ROB.
 892000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:436] PC (0x14500=>0x14504).(0=>1) is head of ROB and not ready
 892000: system.cpu.commit: [tid:0]: ROB has 8 insts & 32 free entries.
 892000: system.cpu.commit: Activity This Cycle.
 892000: system.cpu: Activity: 10
 892000: system.cpu: Scheduling next tick!
 892500: system.cpu.icache_port: Fetch unit received timing
 892500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 892500: system.cpu: CPU already running.
 892500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 892500: system.cpu.fetch: Activating stage.
 892500: system.cpu: Activity: 11
 892500: system.cpu.iew.lsq.thread0: Writeback event [sn:436].
 892500: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:436].
 892500: system.cpu: CPU already running.
 892500: global: RegFile: Access to cc register 325, has data 0
 892500: global: RegFile: Access to cc register 325, has data 0
 892500: global: RegFile: Access to cc register 325, has data 0
 892500: global: RegFile: Setting int register 119 to 0x6
 892500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 892500: system.cpu.iew: Activity this cycle.
 892500: system.cpu: Activity: 12
 892500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 892500: system.cpu.fetch: Running stage.
 892500: system.cpu.fetch: Attempting to fetch from [tid:0]
 892500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 892500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 892500: global: DynInst: [sn:457] Instruction created. Instcount for system.cpu = 74
 892500: system.cpu.fetch: [tid:0]: Instruction PC 0x14550 (0) created [sn:457].
 892500: system.cpu.fetch: [tid:0]: Instruction is:   str   r7, [r2, #0]
 892500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 892500: global: DynInst: [sn:458] Instruction created. Instcount for system.cpu = 75
 892500: system.cpu.fetch: [tid:0]: Instruction PC 0x14554 (0) created [sn:458].
 892500: system.cpu.fetch: [tid:0]: Instruction is:   str   r3, [r4, #0]
 892500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 892500: global: DynInst: [sn:459] Instruction created. Instcount for system.cpu = 76
 892500: system.cpu.fetch: [tid:0]: Instruction PC 0x14558 (0) created [sn:459].
 892500: system.cpu.fetch: [tid:0]: Instruction is:   bne   
 892500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 892500: system.cpu.fetch: [tid:0]: [sn:459]:Branch predicted to be not taken.
 892500: system.cpu.fetch: [tid:0]: [sn:459] Branch predicted to go to (0x1455c=>0x14560).(0=>1).
 892500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 892500: system.cpu.fetch: [tid:0][sn:457]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 892500: system.cpu.fetch: [tid:0][sn:458]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 892500: system.cpu.fetch: [tid:0][sn:459]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 892500: system.cpu.fetch: Activity this cycle.
 892500: system.cpu.decode: Processing [tid:0]
 892500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 892500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 892500: system.cpu.decode: [tid:0]: Processing instruction [sn:452] with PC (0x1453c=>0x14540).(0=>1)
 892500: system.cpu.decode: Activity this cycle.
 892500: system.cpu.rename: Processing [tid:0]
 892500: system.cpu.rename: [tid:0]: Free IQ: 53, Free ROB: 32, Free LQ: 13, Free SQ: 15
 892500: system.cpu.rename: [tid:0]: 6 instructions not yet in ROB
 892500: system.cpu.rename: calcFreeROBEntires: free robEntries: 32, instsInProgress: 6, dispatched Insts: 3
 892500: system.cpu.rename: [tid:0]: 29 rob free
 892500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 53, instsInProgress: 6, dispatched Insts: 3
 892500: system.cpu.rename: [tid:0]: 50 iq free
 892500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 2, loads dispatchedToLQ: 1
 892500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 892500: system.cpu.rename: calcFreeROBEntires: free robEntries: 32, instsInProgress: 6, dispatched Insts: 3
 892500: system.cpu.rename: [tid:0]: 29 rob free
 892500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 53, instsInProgress: 6, dispatched Insts: 3
 892500: system.cpu.rename: [tid:0]: 50 iq free
 892500: system.cpu.rename: [tid:0]: 2 available instructions to send iew.
 892500: system.cpu.rename: [tid:0]: 6 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 892500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 892500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 2, loads dispatchedToLQ: 1
 892500: system.cpu.rename: [tid:0]: Processing instruction [sn:447] with PC (0x14528=>0x1452c).(0=>1).
 892500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 113
 892500: system.cpu.rename: [tid:0]: Register 113 is ready.
 892500: global: [sn:447] has 1 ready out of 5 sources. RTI 0)
 892500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 892500: system.cpu.rename: [tid:0]: Register 960 is ready.
 892500: global: [sn:447] has 2 ready out of 5 sources. RTI 0)
 892500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 892500: system.cpu.rename: [tid:0]: Register 325 is ready.
 892500: global: [sn:447] has 3 ready out of 5 sources. RTI 0)
 892500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 892500: system.cpu.rename: [tid:0]: Register 325 is ready.
 892500: global: [sn:447] has 4 ready out of 5 sources. RTI 0)
 892500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 892500: system.cpu.rename: [tid:0]: Register 325 is ready.
 892500: global: [sn:447] has 5 ready out of 5 sources. RTI 0)
 892500: global: Renamed reg 2 to physical reg 12 old mapping was 1
 892500: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 12.
 892500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=12), [sn:447].
 892500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 892500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 3, loads dispatchedToLQ: 1
 892500: system.cpu.rename: [tid:0]: Processing instruction [sn:448] with PC (0x1452c=>0x14530).(0=>1).
 892500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 113
 892500: system.cpu.rename: [tid:0]: Register 113 is ready.
 892500: global: [sn:448] has 1 ready out of 5 sources. RTI 0)
 892500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 892500: system.cpu.rename: [tid:0]: Register 960 is ready.
 892500: global: [sn:448] has 2 ready out of 5 sources. RTI 0)
 892500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 892500: system.cpu.rename: [tid:0]: Register 325 is ready.
 892500: global: [sn:448] has 3 ready out of 5 sources. RTI 0)
 892500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 892500: system.cpu.rename: [tid:0]: Register 325 is ready.
 892500: global: [sn:448] has 4 ready out of 5 sources. RTI 0)
 892500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 892500: system.cpu.rename: [tid:0]: Register 325 is ready.
 892500: global: [sn:448] has 5 ready out of 5 sources. RTI 0)
 892500: global: Renamed reg 3 to physical reg 127 old mapping was 11
 892500: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 127.
 892500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=13), [sn:448].
 892500: system.cpu.rename: Activity this cycle.
 892500: system.cpu.iew: Issue: Processing [tid:0]
 892500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 892500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1451c=>0x14520).(0=>1) [sn:444] [tid:0] to IQ.
 892500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:444]
 892500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 892500: system.cpu.iew.lsq.thread0: Inserting load PC (0x1451c=>0x14520).(0=>1), idx:15 [sn:444]
 892500: system.cpu.iq: Adding instruction [sn:444] PC (0x1451c=>0x14520).(0=>1) to the IQ.
 892500: global: DynInst: [sn:196] Instruction destroyed. Instcount for system.cpu = 75
 892500: memdepentry: Memory dependency entry created.  memdep_count=5 (0x1451c=>0x14520).(0=>1)
 892500: global: Inst 0x1451c with index 327 had no SSID
 892500: system.cpu.memDep0: No dependency for inst PC (0x1451c=>0x14520).(0=>1) [sn:444].
 892500: system.cpu.memDep0: Adding instruction [sn:444] to the ready list.
 892500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1451c=>0x14520).(0=>1) opclass:32 [sn:444].
 892500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14520=>0x14524).(0=>1) [sn:445] [tid:0] to IQ.
 892500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:445]
 892500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 892500: system.cpu.iew.lsq.thread0: Inserting store PC (0x14520=>0x14524).(0=>1), idx:11 [sn:445]
 892500: system.cpu.iq: Adding instruction [sn:445] PC (0x14520=>0x14524).(0=>1) to the IQ.
 892500: memdepentry: Memory dependency entry created.  memdep_count=6 (0x14520=>0x14524).(0=>1)
 892500: global: Inst 0x14520 with index 328 had no SSID
 892500: system.cpu.memDep0: No dependency for inst PC (0x14520=>0x14524).(0=>1) [sn:445].
 892500: system.cpu.memDep0: Adding instruction [sn:445] to the ready list.
 892500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14520=>0x14524).(0=>1) opclass:33 [sn:445].
 892500: system.cpu.memDep0: Inserting store PC (0x14520=>0x14524).(0=>1) [sn:445].
 892500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14524=>0x14528).(0=>1) [sn:446] [tid:0] to IQ.
 892500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:446]
 892500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 892500: system.cpu.iew.lsq.thread0: Inserting store PC (0x14524=>0x14528).(0=>1), idx:12 [sn:446]
 892500: system.cpu.iq: Adding instruction [sn:446] PC (0x14524=>0x14528).(0=>1) to the IQ.
 892500: system.cpu.iq: Instruction PC (0x14524=>0x14528).(0=>1) has src reg 1 that is being added to the dependency chain.
 892500: system.cpu.iq: Instruction PC (0x14524=>0x14528).(0=>1) has src reg 11 that is being added to the dependency chain.
 892500: memdepentry: Memory dependency entry created.  memdep_count=7 (0x14524=>0x14528).(0=>1)
 892500: global: Inst 0x14524 with index 329 had no SSID
 892500: system.cpu.memDep0: No dependency for inst PC (0x14524=>0x14528).(0=>1) [sn:446].
 892500: system.cpu.memDep0: Inserting store PC (0x14524=>0x14528).(0=>1) [sn:446].
 892500: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:441]
 892500: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:441]
 892500: global: RegFile: Access to cc register 325, has data 0
 892500: global: RegFile: Access to cc register 325, has data 0
 892500: global: RegFile: Access to cc register 325, has data 0
 892500: global: RegFile: Access to int register 51, has data 0xffffffff
 892500: global: RegFile: Setting cc register 422 to 0x2
 892500: global: RegFile: Setting cc register 423 to 0
 892500: global: RegFile: Setting cc register 424 to 0x1
 892500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1, wbActual:1
 892500: system.cpu.iq: Waking dependents of completed instruction.
 892500: system.cpu.iq: Waking any dependents on register 422.
 892500: system.cpu.iq: Waking any dependents on register 423.
 892500: system.cpu.iq: Waking any dependents on register 424.
 892500: system.cpu.iew: Sending instructions to commit, [sn:436] PC (0x14500=>0x14504).(0=>1).
 892500: system.cpu.iew: Setting Destination Register 119
 892500: system.cpu.scoreboard: Setting reg 119 as ready
 892500: system.cpu.iq: Waking dependents of completed instruction.
 892500: system.cpu.iq: Completing mem instruction PC: (0x14500=>0x14504).(0=>1) [sn:436]
 892500: system.cpu.memDep0: Completed mem instruction PC (0x14500=>0x14504).(0=>1) [sn:436].
 892500: memdepentry: Memory dependency entry deleted.  memdep_count=6 (0x14500=>0x14504).(0=>1)
 892500: system.cpu.iq: Waking any dependents on register 119.
 892500: system.cpu.iq: Waking up a dependent instruction, [sn:438] PC (0x14504=>0x14508).(0=>1).
 892500: global: [sn:438] has 4 ready out of 4 sources. RTI 0)
 892500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14504=>0x14508).(0=>1) opclass:1 [sn:438].
 892500: system.cpu.iew: Sending instructions to commit, [sn:441] PC (0x14510=>0x14514).(0=>1).
 892500: system.cpu.iew: Setting Destination Register 422
 892500: system.cpu.scoreboard: Setting reg 422 as ready
 892500: system.cpu.iew: Setting Destination Register 423
 892500: system.cpu.scoreboard: Setting reg 423 as ready
 892500: system.cpu.iew: Setting Destination Register 424
 892500: system.cpu.scoreboard: Setting reg 424 as ready
 892500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 892500: system.cpu.iq: Thread 0: Issuing instruction PC (0x14504=>0x14508).(0=>1) [sn:438]
 892500: system.cpu.iq: Thread 0: Issuing instruction PC (0x1451c=>0x14520).(0=>1) [sn:444]
 892500: system.cpu.memDep0: Issuing instruction PC 0x1451c [sn:444].
 892500: system.cpu.iq: Thread 0: Issuing instruction PC (0x14520=>0x14524).(0=>1) [sn:445]
 892500: system.cpu.memDep0: Issuing instruction PC 0x14520 [sn:445].
 892500: system.cpu.iew: Processing [tid:0]
 892500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 892500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 892500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 892500: system.cpu.iew: IQ has 52 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 13 free entries.
 892500: system.cpu.commit: Getting instructions from Rename stage.
 892500: system.cpu.commit: Inserting PC (0x1451c=>0x14520).(0=>1) [sn:444] [tid:0] into ROB.
 892500: system.cpu.rob: Adding inst PC (0x1451c=>0x14520).(0=>1) to the ROB.
 892500: system.cpu.rob: [tid:0] Now has 9 instructions.
 892500: system.cpu.commit: Inserting PC (0x14520=>0x14524).(0=>1) [sn:445] [tid:0] into ROB.
 892500: system.cpu.rob: Adding inst PC (0x14520=>0x14524).(0=>1) to the ROB.
 892500: system.cpu.rob: [tid:0] Now has 10 instructions.
 892500: system.cpu.commit: Inserting PC (0x14524=>0x14528).(0=>1) [sn:446] [tid:0] into ROB.
 892500: system.cpu.rob: Adding inst PC (0x14524=>0x14528).(0=>1) to the ROB.
 892500: system.cpu.rob: [tid:0] Now has 11 instructions.
 892500: system.cpu.commit: Trying to commit instructions in the ROB.
 892500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:436] PC (0x14500=>0x14504).(0=>1) is head of ROB and not ready
 892500: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 892500: system.cpu.commit: Activity This Cycle.
 892500: system.cpu: Activity: 11
 892500: system.cpu: Scheduling next tick!
 892500: system.cpu.iq: Processing FU completion [sn:442]
 892500: system.cpu: CPU already running.
 893000: system.cpu.iew.lsq.thread0: Writeback event [sn:440].
 893000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:440].
 893000: system.cpu: CPU already running.
 893000: global: RegFile: Access to cc register 325, has data 0
 893000: global: RegFile: Access to cc register 325, has data 0
 893000: global: RegFile: Access to cc register 325, has data 0
 893000: global: RegFile: Setting int register 13 to 0x85f24
 893000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 893000: system.cpu.iew: Activity this cycle.
 893000: system.cpu: Activity: 12
 893000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 893000: system.cpu.fetch: Running stage.
 893000: system.cpu.fetch: Attempting to fetch from [tid:0]
 893000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 893000: global: DynInst: [sn:460] Instruction created. Instcount for system.cpu = 76
 893000: system.cpu.fetch: [tid:0]: Instruction PC 0x1455c (0) created [sn:460].
 893000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #288]
 893000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 893000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14560=>0x14564).(0=>1).
 893000: system.cpu.fetch: [tid:0] Fetching cache line 0x14560 for addr 0x14560
 893000: system.cpu: CPU already running.
 893000: system.cpu.fetch: Fetch: Doing instruction read.
 893000: system.cpu.fetch: [tid:0]: Doing Icache access.
 893000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 893000: system.cpu.fetch: Deactivating stage.
 893000: system.cpu: Activity: 11
 893000: system.cpu.fetch: [tid:0][sn:460]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 893000: system.cpu.fetch: Activity this cycle.
 893000: system.cpu.decode: Processing [tid:0]
 893000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 893000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 893000: system.cpu.decode: [tid:0]: Processing instruction [sn:453] with PC (0x14540=>0x14544).(0=>1)
 893000: system.cpu.decode: [tid:0]: Processing instruction [sn:454] with PC (0x14544=>0x14548).(0=>1)
 893000: system.cpu.decode: [tid:0]: Processing instruction [sn:455] with PC (0x14548=>0x1454c).(0=>1)
 893000: system.cpu.decode: Activity this cycle.
 893000: system.cpu.rename: Processing [tid:0]
 893000: system.cpu.rename: [tid:0]: Free IQ: 53, Free ROB: 29, Free LQ: 13, Free SQ: 15
 893000: system.cpu.rename: [tid:0]: 5 instructions not yet in ROB
 893000: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 5, dispatched Insts: 3
 893000: system.cpu.rename: [tid:0]: 27 rob free
 893000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 53, instsInProgress: 5, dispatched Insts: 3
 893000: system.cpu.rename: [tid:0]: 51 iq free
 893000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 3, loads dispatchedToLQ: 1
 893000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 893000: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 5, dispatched Insts: 3
 893000: system.cpu.rename: [tid:0]: 27 rob free
 893000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 53, instsInProgress: 5, dispatched Insts: 3
 893000: system.cpu.rename: [tid:0]: 51 iq free
 893000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 893000: system.cpu.rename: [tid:0]: 5 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 893000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 893000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 15, storesInProgress: 2, stores dispatchedToSQ: 2
 893000: system.cpu.rename: [tid:0]: Processing instruction [sn:449] with PC (0x14530=>0x14534).(0=>1).
 893000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2 (flattened 2), got phys reg 12
 893000: system.cpu.rename: [tid:0]: Register 12 is not ready.
 893000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 893000: system.cpu.rename: [tid:0]: Register 960 is ready.
 893000: global: [sn:449] has 1 ready out of 6 sources. RTI 0)
 893000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 893000: system.cpu.rename: [tid:0]: Register 325 is ready.
 893000: global: [sn:449] has 2 ready out of 6 sources. RTI 0)
 893000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 893000: system.cpu.rename: [tid:0]: Register 325 is ready.
 893000: global: [sn:449] has 3 ready out of 6 sources. RTI 0)
 893000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 893000: system.cpu.rename: [tid:0]: Register 325 is ready.
 893000: global: [sn:449] has 4 ready out of 6 sources. RTI 0)
 893000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 11 (flattened 11), got phys reg 88
 893000: system.cpu.rename: [tid:0]: Register 88 is ready.
 893000: global: [sn:449] has 5 ready out of 6 sources. RTI 0)
 893000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 893000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 15, storesInProgress: 3, stores dispatchedToSQ: 2
 893000: system.cpu.rename: [tid:0]: Processing instruction [sn:450] with PC (0x14534=>0x14538).(0=>1).
 893000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 127
 893000: system.cpu.rename: [tid:0]: Register 127 is not ready.
 893000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 893000: system.cpu.rename: [tid:0]: Register 960 is ready.
 893000: global: [sn:450] has 1 ready out of 6 sources. RTI 0)
 893000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 893000: system.cpu.rename: [tid:0]: Register 325 is ready.
 893000: global: [sn:450] has 2 ready out of 6 sources. RTI 0)
 893000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 893000: system.cpu.rename: [tid:0]: Register 325 is ready.
 893000: global: [sn:450] has 3 ready out of 6 sources. RTI 0)
 893000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 893000: system.cpu.rename: [tid:0]: Register 325 is ready.
 893000: global: [sn:450] has 4 ready out of 6 sources. RTI 0)
 893000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 9 (flattened 9), got phys reg 91
 893000: system.cpu.rename: [tid:0]: Register 91 is ready.
 893000: global: [sn:450] has 5 ready out of 6 sources. RTI 0)
 893000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 893000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 3, loads dispatchedToLQ: 1
 893000: system.cpu.rename: [tid:0]: Processing instruction [sn:451] with PC (0x14538=>0x1453c).(0=>1).
 893000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 113
 893000: system.cpu.rename: [tid:0]: Register 113 is ready.
 893000: global: [sn:451] has 1 ready out of 5 sources. RTI 0)
 893000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 893000: system.cpu.rename: [tid:0]: Register 960 is ready.
 893000: global: [sn:451] has 2 ready out of 5 sources. RTI 0)
 893000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 893000: system.cpu.rename: [tid:0]: Register 325 is ready.
 893000: global: [sn:451] has 3 ready out of 5 sources. RTI 0)
 893000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 893000: system.cpu.rename: [tid:0]: Register 325 is ready.
 893000: global: [sn:451] has 4 ready out of 5 sources. RTI 0)
 893000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 893000: system.cpu.rename: [tid:0]: Register 325 is ready.
 893000: global: [sn:451] has 5 ready out of 5 sources. RTI 0)
 893000: global: Renamed reg 2 to physical reg 126 old mapping was 12
 893000: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 126.
 893000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=14), [sn:451].
 893000: system.cpu.rename: Activity this cycle.
 893000: system.cpu.iew: Issue: Processing [tid:0]
 893000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 893000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14528=>0x1452c).(0=>1) [sn:447] [tid:0] to IQ.
 893000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:447]
 893000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 893000: system.cpu.iew.lsq.thread0: Inserting load PC (0x14528=>0x1452c).(0=>1), idx:16 [sn:447]
 893000: system.cpu.iq: Adding instruction [sn:447] PC (0x14528=>0x1452c).(0=>1) to the IQ.
 893000: memdepentry: Memory dependency entry created.  memdep_count=7 (0x14528=>0x1452c).(0=>1)
 893000: global: Inst 0x14528 with index 330 had no SSID
 893000: system.cpu.memDep0: No dependency for inst PC (0x14528=>0x1452c).(0=>1) [sn:447].
 893000: system.cpu.memDep0: Adding instruction [sn:447] to the ready list.
 893000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14528=>0x1452c).(0=>1) opclass:32 [sn:447].
 893000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1452c=>0x14530).(0=>1) [sn:448] [tid:0] to IQ.
 893000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:448]
 893000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 893000: system.cpu.iew.lsq.thread0: Inserting load PC (0x1452c=>0x14530).(0=>1), idx:0 [sn:448]
 893000: system.cpu.iq: Adding instruction [sn:448] PC (0x1452c=>0x14530).(0=>1) to the IQ.
 893000: global: DynInst: [sn:191] Instruction destroyed. Instcount for system.cpu = 75
 893000: memdepentry: Memory dependency entry created.  memdep_count=8 (0x1452c=>0x14530).(0=>1)
 893000: global: Inst 0x1452c with index 331 had no SSID
 893000: system.cpu.memDep0: No dependency for inst PC (0x1452c=>0x14530).(0=>1) [sn:448].
 893000: system.cpu.memDep0: Adding instruction [sn:448] to the ready list.
 893000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1452c=>0x14530).(0=>1) opclass:32 [sn:448].
 893000: system.cpu.iew: Execute: Executing instructions from IQ.
 893000: system.cpu.iew: Execute: Processing PC (0x14504=>0x14508).(0=>1), [tid:0] [sn:438].
 893000: global: RegFile: Access to cc register 325, has data 0
 893000: global: RegFile: Access to cc register 325, has data 0
 893000: global: RegFile: Access to cc register 325, has data 0
 893000: global: RegFile: Access to int register 119, has data 0x6
 893000: global: RegFile: Setting cc register 419 to 0
 893000: global: RegFile: Setting cc register 420 to 0
 893000: global: RegFile: Setting cc register 421 to 0x1
 893000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1, wbActual:1
 893000: system.cpu.iew: Execute: Executing instructions from IQ.
 893000: system.cpu.iew: Execute: Processing PC (0x14514=>0x14518).(0=>1), [tid:0] [sn:442].
 893000: system.cpu.iew: Execute: Calculating address for memory reference.
 893000: system.cpu.iew.lsq.thread0: Executing load PC (0x14514=>0x14518).(0=>1), [sn:442]
 893000: global: RegFile: Access to cc register 325, has data 0
 893000: global: RegFile: Access to cc register 325, has data 0
 893000: global: RegFile: Access to cc register 325, has data 0
 893000: system.cpu.iew.lsq.thread0: Read called, load idx: 14, store idx: -1, storeHead: 10 addr: 0xc684
 893000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:442] PC (0x14514=>0x14518).(0=>1)
 893000: system.cpu.iew: Sending instructions to commit, [sn:440] PC (0x1450c=>0x14510).(0=>1).
 893000: system.cpu.iew: Setting Destination Register 13
 893000: system.cpu.scoreboard: Setting reg 13 as ready
 893000: system.cpu.iq: Waking dependents of completed instruction.
 893000: system.cpu.iq: Completing mem instruction PC: (0x1450c=>0x14510).(0=>1) [sn:440]
 893000: system.cpu.memDep0: Completed mem instruction PC (0x1450c=>0x14510).(0=>1) [sn:440].
 893000: memdepentry: Memory dependency entry deleted.  memdep_count=7 (0x1450c=>0x14510).(0=>1)
 893000: system.cpu.iq: Waking any dependents on register 13.
 893000: system.cpu.iq: Waking up a dependent instruction, [sn:443] PC (0x14518=>0x1451c).(0=>1).
 893000: global: [sn:443] has 6 ready out of 6 sources. RTI 0)
 893000: system.cpu.iq: Checking if memory instruction can issue.
 893000: system.cpu.memDep0: Marking registers as ready for instruction PC (0x14518=>0x1451c).(0=>1) [sn:443].
 893000: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
 893000: system.cpu.memDep0: Adding instruction [sn:443] to the ready list.
 893000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14518=>0x1451c).(0=>1) opclass:33 [sn:443].
 893000: system.cpu.iew: Sending instructions to commit, [sn:438] PC (0x14504=>0x14508).(0=>1).
 893000: system.cpu.iew: Setting Destination Register 419
 893000: system.cpu.scoreboard: Setting reg 419 as ready
 893000: system.cpu.iew: Setting Destination Register 420
 893000: system.cpu.scoreboard: Setting reg 420 as ready
 893000: system.cpu.iew: Setting Destination Register 421
 893000: system.cpu.scoreboard: Setting reg 421 as ready
 893000: system.cpu.iq: Waking dependents of completed instruction.
 893000: system.cpu.iq: Waking any dependents on register 419.
 893000: system.cpu.iq: Waking up a dependent instruction, [sn:439] PC (0x14508=>0x1450c).(0=>1).
 893000: global: [sn:439] has 3 ready out of 3 sources. RTI 0)
 893000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14508=>0x1450c).(0=>1) opclass:1 [sn:439].
 893000: system.cpu.iq: Waking any dependents on register 420.
 893000: system.cpu.iq: Waking any dependents on register 421.
 893000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 893000: system.cpu.iq: Thread 0: Issuing instruction PC (0x14508=>0x1450c).(0=>1) [sn:439]
 893000: system.cpu.iq: Thread 0: Issuing instruction PC (0x14518=>0x1451c).(0=>1) [sn:443]
 893000: system.cpu.memDep0: Issuing instruction PC 0x14518 [sn:443].
 893000: system.cpu.iq: Thread 0: Issuing instruction PC (0x14528=>0x1452c).(0=>1) [sn:447]
 893000: system.cpu.memDep0: Issuing instruction PC 0x14528 [sn:447].
 893000: system.cpu.iew: Processing [tid:0]
 893000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 6
 893000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 893000: system.cpu.iew: [tid:0], Dispatch dispatched 2 instructions.
 893000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 893000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 6
 893000: system.cpu.iew: IQ has 52 free entries (Can schedule: 1).  LQ has 10 free entries. SQ has 13 free entries.
 893000: system.cpu.iew: IEW switching to active
 893000: system.cpu.iew: Activating stage.
 893000: system.cpu: Activity: 12
 893000: system.cpu.iew: Activity this cycle.
 893000: system.cpu.commit: Getting instructions from Rename stage.
 893000: system.cpu.commit: Inserting PC (0x14528=>0x1452c).(0=>1) [sn:447] [tid:0] into ROB.
 893000: system.cpu.rob: Adding inst PC (0x14528=>0x1452c).(0=>1) to the ROB.
 893000: system.cpu.rob: [tid:0] Now has 12 instructions.
 893000: system.cpu.commit: Inserting PC (0x1452c=>0x14530).(0=>1) [sn:448] [tid:0] into ROB.
 893000: system.cpu.rob: Adding inst PC (0x1452c=>0x14530).(0=>1) to the ROB.
 893000: system.cpu.rob: [tid:0] Now has 13 instructions.
 893000: system.cpu.commit: Trying to commit instructions in the ROB.
 893000: system.cpu.commit: [tid:0]: Marking PC (0x14500=>0x14504).(0=>1), [sn:436] ready within ROB.
 893000: system.cpu.commit: [tid:0]: Marking PC (0x14510=>0x14514).(0=>1), [sn:441] ready within ROB.
 893000: system.cpu.commit: [tid:0]: Instruction [sn:436] PC (0x14500=>0x14504).(0=>1) is head of ROB and ready to commit
 893000: system.cpu.commit: [tid:0]: ROB has 13 insts & 27 free entries.
 893000: system.cpu.commit: Activity This Cycle.
 893000: system.cpu.commit: Activating stage.
 893000: system.cpu: Activity: 13
 893000: system.cpu: Activity: 12
 893000: system.cpu: Scheduling next tick!
 893000: system.cpu.iq: Processing FU completion [sn:445]
 893000: system.cpu: CPU already running.
 893000: system.cpu.iq: Processing FU completion [sn:444]
 893000: system.cpu: CPU already running.
 893500: system.cpu.icache_port: Fetch unit received timing
 893500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 893500: system.cpu: CPU already running.
 893500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 893500: system.cpu.fetch: Activating stage.
 893500: system.cpu: Activity: 13
 893500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 893500: system.cpu.fetch: Running stage.
 893500: system.cpu.fetch: Attempting to fetch from [tid:0]
 893500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 893500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 893500: global: DynInst: [sn:461] Instruction created. Instcount for system.cpu = 76
 893500: system.cpu.fetch: [tid:0]: Instruction PC 0x14560 (0) created [sn:461].
 893500: system.cpu.fetch: [tid:0]: Instruction is:   cmps   r1, #0
 893500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 893500: global: DynInst: [sn:462] Instruction created. Instcount for system.cpu = 77
 893500: system.cpu.fetch: [tid:0]: Instruction PC 0x14564 (0) created [sn:462].
 893500: system.cpu.fetch: [tid:0]: Instruction is:   cmpseq   r12, #0
 893500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 893500: global: DynInst: [sn:463] Instruction created. Instcount for system.cpu = 78
 893500: system.cpu.fetch: [tid:0]: Instruction PC 0x14568 (0) created [sn:463].
 893500: system.cpu.fetch: [tid:0]: Instruction is:   moveq   r2, #0
 893500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 893500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 893500: system.cpu.fetch: [tid:0][sn:461]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 893500: system.cpu.fetch: [tid:0][sn:462]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 893500: system.cpu.fetch: [tid:0][sn:463]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 893500: system.cpu.fetch: Activity this cycle.
 893500: system.cpu: Activity: 14
 893500: system.cpu.decode: Processing [tid:0]
 893500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 893500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 893500: system.cpu.decode: [tid:0]: Processing instruction [sn:456] with PC (0x1454c=>0x14550).(0=>1)
 893500: system.cpu.decode: Activity this cycle.
 893500: system.cpu.rename: Processing [tid:0]
 893500: system.cpu.rename: [tid:0]: Free IQ: 52, Free ROB: 27, Free LQ: 10, Free SQ: 13
 893500: system.cpu.rename: [tid:0]: 5 instructions not yet in ROB
 893500: system.cpu.rename: calcFreeROBEntires: free robEntries: 27, instsInProgress: 5, dispatched Insts: 2
 893500: system.cpu.rename: [tid:0]: 24 rob free
 893500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 52, instsInProgress: 5, dispatched Insts: 2
 893500: system.cpu.rename: [tid:0]: 49 iq free
 893500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 10, loadsInProgress: 3, loads dispatchedToLQ: 2
 893500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 893500: system.cpu.rename: calcFreeROBEntires: free robEntries: 27, instsInProgress: 5, dispatched Insts: 2
 893500: system.cpu.rename: [tid:0]: 24 rob free
 893500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 52, instsInProgress: 5, dispatched Insts: 2
 893500: system.cpu.rename: [tid:0]: 49 iq free
 893500: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
 893500: system.cpu.rename: [tid:0]: 5 insts pipelining from Rename | 2 insts dispatched to IQ last cycle.
 893500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 893500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 10, loadsInProgress: 3, loads dispatchedToLQ: 2
 893500: system.cpu.rename: [tid:0]: Processing instruction [sn:452] with PC (0x1453c=>0x14540).(0=>1).
 893500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 113
 893500: system.cpu.rename: [tid:0]: Register 113 is ready.
 893500: global: [sn:452] has 1 ready out of 5 sources. RTI 0)
 893500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 893500: system.cpu.rename: [tid:0]: Register 960 is ready.
 893500: global: [sn:452] has 2 ready out of 5 sources. RTI 0)
 893500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 893500: system.cpu.rename: [tid:0]: Register 325 is ready.
 893500: global: [sn:452] has 3 ready out of 5 sources. RTI 0)
 893500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 893500: system.cpu.rename: [tid:0]: Register 325 is ready.
 893500: global: [sn:452] has 4 ready out of 5 sources. RTI 0)
 893500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 893500: system.cpu.rename: [tid:0]: Register 325 is ready.
 893500: global: [sn:452] has 5 ready out of 5 sources. RTI 0)
 893500: global: Renamed reg 3 to physical reg 8 old mapping was 127
 893500: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 8.
 893500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=15), [sn:452].
 893500: system.cpu.rename: Activity this cycle.
 893500: system.cpu.iew: Issue: Processing [tid:0]
 893500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 893500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14530=>0x14534).(0=>1) [sn:449] [tid:0] to IQ.
 893500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:449]
 893500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 893500: system.cpu.iew.lsq.thread0: Inserting store PC (0x14530=>0x14534).(0=>1), idx:13 [sn:449]
 893500: system.cpu.iq: Adding instruction [sn:449] PC (0x14530=>0x14534).(0=>1) to the IQ.
 893500: system.cpu.iq: Instruction PC (0x14530=>0x14534).(0=>1) has src reg 12 that is being added to the dependency chain.
 893500: memdepentry: Memory dependency entry created.  memdep_count=8 (0x14530=>0x14534).(0=>1)
 893500: global: Inst 0x14530 with index 332 had no SSID
 893500: system.cpu.memDep0: No dependency for inst PC (0x14530=>0x14534).(0=>1) [sn:449].
 893500: system.cpu.memDep0: Inserting store PC (0x14530=>0x14534).(0=>1) [sn:449].
 893500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14534=>0x14538).(0=>1) [sn:450] [tid:0] to IQ.
 893500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:450]
 893500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 893500: system.cpu.iew.lsq.thread0: Inserting store PC (0x14534=>0x14538).(0=>1), idx:14 [sn:450]
 893500: system.cpu.iq: Adding instruction [sn:450] PC (0x14534=>0x14538).(0=>1) to the IQ.
 893500: system.cpu.iq: Instruction PC (0x14534=>0x14538).(0=>1) has src reg 127 that is being added to the dependency chain.
 893500: memdepentry: Memory dependency entry created.  memdep_count=9 (0x14534=>0x14538).(0=>1)
 893500: global: Inst 0x14534 with index 333 had no SSID
 893500: system.cpu.memDep0: No dependency for inst PC (0x14534=>0x14538).(0=>1) [sn:450].
 893500: system.cpu.memDep0: Inserting store PC (0x14534=>0x14538).(0=>1) [sn:450].
 893500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14538=>0x1453c).(0=>1) [sn:451] [tid:0] to IQ.
 893500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:451]
 893500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 893500: system.cpu.iew.lsq.thread0: Inserting load PC (0x14538=>0x1453c).(0=>1), idx:1 [sn:451]
 893500: system.cpu.iq: Adding instruction [sn:451] PC (0x14538=>0x1453c).(0=>1) to the IQ.
 893500: global: DynInst: [sn:189] Instruction destroyed. Instcount for system.cpu = 77
 893500: memdepentry: Memory dependency entry created.  memdep_count=10 (0x14538=>0x1453c).(0=>1)
 893500: global: Inst 0x14538 with index 334 had no SSID
 893500: system.cpu.memDep0: No dependency for inst PC (0x14538=>0x1453c).(0=>1) [sn:451].
 893500: system.cpu.memDep0: Adding instruction [sn:451] to the ready list.
 893500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14538=>0x1453c).(0=>1) opclass:32 [sn:451].
 893500: system.cpu.iew: Execute: Executing instructions from IQ.
 893500: system.cpu.iew: Execute: Processing PC (0x14508=>0x1450c).(0=>1), [tid:0] [sn:439].
 893500: global: RegFile: Access to cc register 419, has data 0
 893500: global: RegFile: Access to cc register 325, has data 0
 893500: global: RegFile: Access to cc register 325, has data 0
 893500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 893500: system.cpu.iew: Execute: Branch mispredict detected.
 893500: system.cpu.iew: Predicted target was PC: (0x1450c=>0x14510).(0=>1).
 893500: system.cpu.iew: Execute: Redirecting fetch to PC: (0x14508=>0x14464).(0=>1).
 893500: system.cpu.iew: [tid:0]: Squashing from a specific instruction, PC: (0x14508=>0x14464).(0=>1) [sn:439].
 893500: system.cpu.iew: Execute: Executing instructions from IQ.
 893500: system.cpu.iew: Execute: Processing PC (0x14520=>0x14524).(0=>1), [tid:0] [sn:445].
 893500: system.cpu.iew: Execute: Calculating address for memory reference.
 893500: system.cpu.iew.lsq.thread0: Executing store PC (0x14520=>0x14524).(0=>1) [sn:445]
 893500: global: RegFile: Access to int register 79, has data 0x85ac8
 893500: global: RegFile: Access to cc register 325, has data 0
 893500: global: RegFile: Access to cc register 325, has data 0
 893500: global: RegFile: Access to cc register 325, has data 0
 893500: global: RegFile: Access to int register 105, has data 0
 893500: system.cpu.iew.lsq.thread0: Doing write to store idx 11, addr 0x76acc | storeHead:10 [sn:445]
 893500: system.cpu.iew: Store instruction is fault. [sn:445]
 893500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1, wbActual:1
 893500: system.cpu.iew: Activity this cycle.
 893500: system.cpu.iew: Execute: Executing instructions from IQ.
 893500: system.cpu.iew: Execute: Processing PC (0x1451c=>0x14520).(0=>1), [tid:0] [sn:444].
 893500: system.cpu.iew: Execute: Calculating address for memory reference.
 893500: system.cpu.iew.lsq.thread0: Executing load PC (0x1451c=>0x14520).(0=>1), [sn:444]
 893500: global: RegFile: Access to int register 77, has data 0xbefffd38
 893500: global: RegFile: Access to cc register 325, has data 0
 893500: global: RegFile: Access to cc register 325, has data 0
 893500: global: RegFile: Access to cc register 325, has data 0
 893500: system.cpu.iew.lsq.thread0: Read called, load idx: 15, store idx: 11, storeHead: 10 addr: 0x77d3c
 893500: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:444] PC (0x1451c=>0x14520).(0=>1)
 893500: system.cpu.iew: Sending instructions to commit, [sn:439] PC (0x14508=>0x14464).(0=>1).
 893500: system.cpu.iq: Waking dependents of completed instruction.
 893500: system.cpu.iew: Sending instructions to commit, [sn:445] PC (0x14520=>0x14524).(0=>1).
 893500: system.cpu.iq: Waking dependents of completed instruction.
 893500: system.cpu.iq: Completing mem instruction PC: (0x14520=>0x14524).(0=>1) [sn:445]
 893500: system.cpu.memDep0: Completed mem instruction PC (0x14520=>0x14524).(0=>1) [sn:445].
 893500: memdepentry: Memory dependency entry deleted.  memdep_count=9 (0x14520=>0x14524).(0=>1)
 893500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 893500: system.cpu.iq: Thread 0: Issuing instruction PC (0x1452c=>0x14530).(0=>1) [sn:448]
 893500: system.cpu.memDep0: Issuing instruction PC 0x1452c [sn:448].
 893500: system.cpu.iew: Processing [tid:0]
 893500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 7
 893500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 5
 893500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 893500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 5
 893500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 7
 893500: system.cpu.iew: IQ has 50 free entries (Can schedule: 1).  LQ has 9 free entries. SQ has 11 free entries.
 893500: system.cpu.iew: Activity this cycle.
 893500: system.cpu.commit: Getting instructions from Rename stage.
 893500: system.cpu.commit: Inserting PC (0x14530=>0x14534).(0=>1) [sn:449] [tid:0] into ROB.
 893500: system.cpu.rob: Adding inst PC (0x14530=>0x14534).(0=>1) to the ROB.
 893500: system.cpu.rob: [tid:0] Now has 14 instructions.
 893500: system.cpu.commit: Inserting PC (0x14534=>0x14538).(0=>1) [sn:450] [tid:0] into ROB.
 893500: system.cpu.rob: Adding inst PC (0x14534=>0x14538).(0=>1) to the ROB.
 893500: system.cpu.rob: [tid:0] Now has 15 instructions.
 893500: system.cpu.commit: Inserting PC (0x14538=>0x1453c).(0=>1) [sn:451] [tid:0] into ROB.
 893500: system.cpu.rob: Adding inst PC (0x14538=>0x1453c).(0=>1) to the ROB.
 893500: system.cpu.rob: [tid:0] Now has 16 instructions.
 893500: system.cpu.commit: Trying to commit instructions in the ROB.
 893500: system.cpu.commit: Trying to commit head instruction, [sn:436] [tid:0]
 893500: system.cpu.commit: Committing instruction with [sn:436] PC (0x14500=>0x14504).(0=>1)
 893500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14500=>0x14504).(0=>1), [sn:436]
 893500: system.cpu: Removing committed instruction [tid:0] PC (0x14500=>0x14504).(0=>1) [sn:436]
 893500: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:436]
 893500: system.cpu.commit: Trying to commit head instruction, [sn:437] [tid:0]
 893500: system.cpu.commit: Committing instruction with [sn:437] PC (0x14500=>0x14504).(1=>2)
 893500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14500=>0x14504).(1=>2), [sn:437]
 893500: system.cpu: Removing committed instruction [tid:0] PC (0x14500=>0x14504).(1=>2) [sn:437]
 893500: system.cpu.commit: Instruction is committed successfully. num_committed: 2. [sn:437]
 893500: system.cpu.commit: [tid:0]: Marking PC (0x1450c=>0x14510).(0=>1), [sn:440] ready within ROB.
 893500: system.cpu.commit: [tid:0]: Marking PC (0x14504=>0x14508).(0=>1), [sn:438] ready within ROB.
 893500: system.cpu.commit: [tid:0]: Instruction [sn:438] PC (0x14504=>0x14508).(0=>1) is head of ROB and ready to commit
 893500: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
 893500: system.cpu.commit: Activity This Cycle.
 893500: system.cpu: Activity: 13
 893500: system.cpu: Removing instruction, [tid:0] [sn:436] PC (0x14500=>0x14504).(0=>1)
 893500: system.cpu: Removing instruction, [tid:0] [sn:437] PC (0x14500=>0x14504).(1=>2)
 893500: system.cpu: Scheduling next tick!
 893500: system.cpu.iq: Processing FU completion [sn:447]
 893500: system.cpu: CPU already running.
 893500: system.cpu.iq: Processing FU completion [sn:443]
 893500: system.cpu: CPU already running.
 894000: system.cpu.iew.lsq.thread0: Writeback event [sn:442].
 894000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:442].
 894000: system.cpu: CPU already running.
 894000: global: RegFile: Access to cc register 325, has data 0
 894000: global: RegFile: Access to cc register 325, has data 0
 894000: global: RegFile: Access to cc register 325, has data 0
 894000: global: RegFile: Setting int register 1 to 0x83fdc
 894000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 894000: system.cpu.iew: Activity this cycle.
 894000: system.cpu: Activity: 14
 894000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 894000: system.cpu.fetch: Running stage.
 894000: system.cpu.fetch: Attempting to fetch from [tid:0]
 894000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 894000: global: DynInst: [sn:464] Instruction created. Instcount for system.cpu = 78
 894000: system.cpu.fetch: [tid:0]: Instruction PC 0x1456c (0) created [sn:464].
 894000: system.cpu.fetch: [tid:0]: Instruction is:   movne   r2, #1
 894000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 894000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14570=>0x14574).(0=>1).
 894000: system.cpu.fetch: [tid:0] Fetching cache line 0x14570 for addr 0x14570
 894000: system.cpu: CPU already running.
 894000: system.cpu.fetch: Fetch: Doing instruction read.
 894000: system.cpu.fetch: [tid:0]: Doing Icache access.
 894000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 894000: system.cpu.fetch: Deactivating stage.
 894000: system.cpu: Activity: 13
 894000: system.cpu.fetch: [tid:0][sn:464]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 894000: system.cpu.fetch: Activity this cycle.
 894000: system.cpu.decode: Processing [tid:0]
 894000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 894000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 894000: system.cpu.decode: [tid:0]: Processing instruction [sn:457] with PC (0x14550=>0x14554).(0=>1)
 894000: system.cpu.decode: [tid:0]: Processing instruction [sn:458] with PC (0x14554=>0x14558).(0=>1)
 894000: system.cpu.decode: [tid:0]: Processing instruction [sn:459] with PC (0x14558=>0x1455c).(0=>1)
 894000: system.cpu.decode: Activity this cycle.
 894000: system.cpu.rename: Processing [tid:0]
 894000: system.cpu.rename: [tid:0]: Free IQ: 50, Free ROB: 26, Free LQ: 9, Free SQ: 11
 894000: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 894000: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 4, dispatched Insts: 3
 894000: system.cpu.rename: [tid:0]: 25 rob free
 894000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 50, instsInProgress: 4, dispatched Insts: 3
 894000: system.cpu.rename: [tid:0]: 49 iq free
 894000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 9, loadsInProgress: 2, loads dispatchedToLQ: 1
 894000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 894000: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 4, dispatched Insts: 3
 894000: system.cpu.rename: [tid:0]: 25 rob free
 894000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 50, instsInProgress: 4, dispatched Insts: 3
 894000: system.cpu.rename: [tid:0]: 49 iq free
 894000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 894000: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 894000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 894000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 11, storesInProgress: 2, stores dispatchedToSQ: 2
 894000: system.cpu.rename: [tid:0]: Processing instruction [sn:453] with PC (0x14540=>0x14544).(0=>1).
 894000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2 (flattened 2), got phys reg 126
 894000: system.cpu.rename: [tid:0]: Register 126 is not ready.
 894000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 894000: system.cpu.rename: [tid:0]: Register 960 is ready.
 894000: global: [sn:453] has 1 ready out of 6 sources. RTI 0)
 894000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 894000: system.cpu.rename: [tid:0]: Register 325 is ready.
 894000: global: [sn:453] has 2 ready out of 6 sources. RTI 0)
 894000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 894000: system.cpu.rename: [tid:0]: Register 325 is ready.
 894000: global: [sn:453] has 3 ready out of 6 sources. RTI 0)
 894000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 894000: system.cpu.rename: [tid:0]: Register 325 is ready.
 894000: global: [sn:453] has 4 ready out of 6 sources. RTI 0)
 894000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 10 (flattened 10), got phys reg 93
 894000: system.cpu.rename: [tid:0]: Register 93 is ready.
 894000: global: [sn:453] has 5 ready out of 6 sources. RTI 0)
 894000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 894000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 11, storesInProgress: 3, stores dispatchedToSQ: 2
 894000: system.cpu.rename: [tid:0]: Processing instruction [sn:454] with PC (0x14544=>0x14548).(0=>1).
 894000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 8
 894000: system.cpu.rename: [tid:0]: Register 8 is not ready.
 894000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 894000: system.cpu.rename: [tid:0]: Register 960 is ready.
 894000: global: [sn:454] has 1 ready out of 6 sources. RTI 0)
 894000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 894000: system.cpu.rename: [tid:0]: Register 325 is ready.
 894000: global: [sn:454] has 2 ready out of 6 sources. RTI 0)
 894000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 894000: system.cpu.rename: [tid:0]: Register 325 is ready.
 894000: global: [sn:454] has 3 ready out of 6 sources. RTI 0)
 894000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 894000: system.cpu.rename: [tid:0]: Register 325 is ready.
 894000: global: [sn:454] has 4 ready out of 6 sources. RTI 0)
 894000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 8 (flattened 8), got phys reg 118
 894000: system.cpu.rename: [tid:0]: Register 118 is ready.
 894000: global: [sn:454] has 5 ready out of 6 sources. RTI 0)
 894000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 894000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 9, loadsInProgress: 2, loads dispatchedToLQ: 1
 894000: system.cpu.rename: [tid:0]: Processing instruction [sn:455] with PC (0x14548=>0x1454c).(0=>1).
 894000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 113
 894000: system.cpu.rename: [tid:0]: Register 113 is ready.
 894000: global: [sn:455] has 1 ready out of 5 sources. RTI 0)
 894000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 894000: system.cpu.rename: [tid:0]: Register 960 is ready.
 894000: global: [sn:455] has 2 ready out of 5 sources. RTI 0)
 894000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 894000: system.cpu.rename: [tid:0]: Register 325 is ready.
 894000: global: [sn:455] has 3 ready out of 5 sources. RTI 0)
 894000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 894000: system.cpu.rename: [tid:0]: Register 325 is ready.
 894000: global: [sn:455] has 4 ready out of 5 sources. RTI 0)
 894000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 894000: system.cpu.rename: [tid:0]: Register 325 is ready.
 894000: global: [sn:455] has 5 ready out of 5 sources. RTI 0)
 894000: global: Renamed reg 2 to physical reg 6 old mapping was 126
 894000: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 6.
 894000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=16), [sn:455].
 894000: system.cpu.rename: Activity this cycle.
 894000: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=16), until [sn:437].
 894000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 114, [sn:436].
 894000: system.cpu.freelist: Freeing register 114.
 894000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 15, [sn:437].
 894000: system.cpu.freelist: Freeing register 15.
 894000: system.cpu.iew: Issue: Processing [tid:0]
 894000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 894000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1453c=>0x14540).(0=>1) [sn:452] [tid:0] to IQ.
 894000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:452]
 894000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 894000: system.cpu.iew.lsq.thread0: Inserting load PC (0x1453c=>0x14540).(0=>1), idx:2 [sn:452]
 894000: system.cpu.iq: Adding instruction [sn:452] PC (0x1453c=>0x14540).(0=>1) to the IQ.
 894000: global: DynInst: [sn:222] Instruction destroyed. Instcount for system.cpu = 77
 894000: memdepentry: Memory dependency entry created.  memdep_count=10 (0x1453c=>0x14540).(0=>1)
 894000: global: Inst 0x1453c with index 335 had no SSID
 894000: system.cpu.memDep0: No dependency for inst PC (0x1453c=>0x14540).(0=>1) [sn:452].
 894000: system.cpu.memDep0: Adding instruction [sn:452] to the ready list.
 894000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1453c=>0x14540).(0=>1) opclass:32 [sn:452].
 894000: system.cpu.iew: Execute: Executing instructions from IQ.
 894000: system.cpu.iew: Execute: Processing PC (0x14528=>0x1452c).(0=>1), [tid:0] [sn:447].
 894000: system.cpu.iew: Execute: Calculating address for memory reference.
 894000: system.cpu.iew.lsq.thread0: Executing load PC (0x14528=>0x1452c).(0=>1), [sn:447]
 894000: global: RegFile: Access to cc register 325, has data 0
 894000: global: RegFile: Access to cc register 325, has data 0
 894000: global: RegFile: Access to cc register 325, has data 0
 894000: system.cpu.iew.lsq.thread0: Read called, load idx: 16, store idx: 13, storeHead: 10 addr: 0xc688
 894000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:447] PC (0x14528=>0x1452c).(0=>1)
 894000: system.cpu.iew: Execute: Executing instructions from IQ.
 894000: system.cpu.iew: Execute: Processing PC (0x14518=>0x1451c).(0=>1), [tid:0] [sn:443].
 894000: system.cpu.iew: Execute: Calculating address for memory reference.
 894000: system.cpu.iew.lsq.thread0: Executing store PC (0x14518=>0x1451c).(0=>1) [sn:443]
 894000: global: RegFile: Access to int register 13, has data 0x85f24
 894000: global: RegFile: Access to cc register 325, has data 0
 894000: global: RegFile: Access to cc register 325, has data 0
 894000: global: RegFile: Access to cc register 325, has data 0
 894000: global: RegFile: Access to int register 47, has data 0x1
 894000: system.cpu.iew.lsq.thread0: Doing write to store idx 10, addr 0x76f24 | storeHead:10 [sn:443]
 894000: system.cpu.iew: Store instruction is fault. [sn:443]
 894000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1, wbActual:1
 894000: system.cpu.iew: Activity this cycle.
 894000: system.cpu.iew: Sending instructions to commit, [sn:442] PC (0x14514=>0x14518).(0=>1).
 894000: system.cpu.iew: Setting Destination Register 1
 894000: system.cpu.scoreboard: Setting reg 1 as ready
 894000: system.cpu.iq: Waking dependents of completed instruction.
 894000: system.cpu.iq: Completing mem instruction PC: (0x14514=>0x14518).(0=>1) [sn:442]
 894000: system.cpu.memDep0: Completed mem instruction PC (0x14514=>0x14518).(0=>1) [sn:442].
 894000: memdepentry: Memory dependency entry deleted.  memdep_count=9 (0x14514=>0x14518).(0=>1)
 894000: system.cpu.iq: Waking any dependents on register 1.
 894000: system.cpu.iq: Waking up a dependent instruction, [sn:446] PC (0x14524=>0x14528).(0=>1).
 894000: global: [sn:446] has 5 ready out of 6 sources. RTI 0)
 894000: system.cpu.iew: Sending instructions to commit, [sn:443] PC (0x14518=>0x1451c).(0=>1).
 894000: system.cpu.iq: Waking dependents of completed instruction.
 894000: system.cpu.iq: Completing mem instruction PC: (0x14518=>0x1451c).(0=>1) [sn:443]
 894000: system.cpu.memDep0: Completed mem instruction PC (0x14518=>0x1451c).(0=>1) [sn:443].
 894000: memdepentry: Memory dependency entry deleted.  memdep_count=8 (0x14518=>0x1451c).(0=>1)
 894000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 894000: system.cpu.iq: Thread 0: Issuing instruction PC (0x14538=>0x1453c).(0=>1) [sn:451]
 894000: system.cpu.memDep0: Issuing instruction PC 0x14538 [sn:451].
 894000: system.cpu.iew: Processing [tid:0]
 894000: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x14500=>0x14504).(0=>1)
 894000: system.cpu.iq: [tid:0]: Committing instructions older than [sn:437]
 894000: global: DynInst: [sn:437] Instruction destroyed. Instcount for system.cpu = 76
 894000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 7
 894000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 5
 894000: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 894000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 5
 894000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 7
 894000: system.cpu.iew: IQ has 51 free entries (Can schedule: 1).  LQ has 9 free entries. SQ has 11 free entries.
 894000: system.cpu.iew: Activity this cycle.
 894000: system.cpu.commit: [tid:0]: Squashing due to branch mispred PC:0x14508 [sn:439]
 894000: system.cpu.commit: [tid:0]: Redirecting to PC 0x14468
 894000: system.cpu.rob: Starting to squash within the ROB.
 894000: system.cpu.rob: [tid:0]: Squashing instructions until [sn:439].
 894000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14538=>0x1453c).(0=>1), seq num 451.
 894000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14534=>0x14538).(0=>1), seq num 450.
 894000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14530=>0x14534).(0=>1), seq num 449.
 894000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x1452c=>0x14530).(0=>1), seq num 448.
 894000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14528=>0x1452c).(0=>1), seq num 447.
 894000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14524=>0x14528).(0=>1), seq num 446.
 894000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14520=>0x14524).(0=>1), seq num 445.
 894000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x1451c=>0x14520).(0=>1), seq num 444.
 894000: system.cpu.commit: [tid:0]: Marking PC (0x14508=>0x14464).(0=>1), [sn:439] ready within ROB.
 894000: system.cpu.commit: [tid:0]: Instruction [sn:438] PC (0x14504=>0x14508).(0=>1) is head of ROB and ready to commit
 894000: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
 894000: system.cpu.commit: Activity This Cycle.
 894000: system.cpu: Activity: 12
 894000: system.cpu: Scheduling next tick!
 894000: system.cpu.iq: Processing FU completion [sn:448]
 894000: system.cpu: CPU already running.
 894500: system.cpu.icache_port: Fetch unit received timing
 894500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 894500: system.cpu: CPU already running.
 894500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 894500: system.cpu.fetch: Activating stage.
 894500: system.cpu: Activity: 13
 894500: system.cpu.iew.lsq.thread0: Writeback event [sn:444].
 894500: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:444].
 894500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 894500: system.cpu.fetch: [tid:0]: Squashing instructions due to squash from commit.
 894500: system.cpu.fetch: [tid:0]: Squash from commit.
 894500: system.cpu.fetch: [tid:0]: Squashing, setting PC to: (0x14464=>0x14468).(0=>1).
 894500: system.cpu: Thread 0: Deleting instructions from instruction list.
 894500: system.cpu: ROB is not empty, squashing insts not in ROB.
 894500: system.cpu: Squashing instruction, [tid:0] [sn:464] PC (0x1456c=>0x14570).(0=>1)
 894500: system.cpu: Squashing instruction, [tid:0] [sn:463] PC (0x14568=>0x1456c).(0=>1)
 894500: system.cpu: Squashing instruction, [tid:0] [sn:462] PC (0x14564=>0x14568).(0=>1)
 894500: system.cpu: Squashing instruction, [tid:0] [sn:461] PC (0x14560=>0x14564).(0=>1)
 894500: system.cpu: Squashing instruction, [tid:0] [sn:460] PC (0x1455c=>0x14560).(0=>1)
 894500: system.cpu: Squashing instruction, [tid:0] [sn:459] PC (0x14558=>0x1455c).(0=>1)
 894500: system.cpu: Squashing instruction, [tid:0] [sn:458] PC (0x14554=>0x14558).(0=>1)
 894500: system.cpu: Squashing instruction, [tid:0] [sn:457] PC (0x14550=>0x14554).(0=>1)
 894500: system.cpu: Squashing instruction, [tid:0] [sn:456] PC (0x1454c=>0x14550).(0=>1)
 894500: system.cpu: Squashing instruction, [tid:0] [sn:455] PC (0x14548=>0x1454c).(0=>1)
 894500: system.cpu: Squashing instruction, [tid:0] [sn:454] PC (0x14544=>0x14548).(0=>1)
 894500: system.cpu: Squashing instruction, [tid:0] [sn:453] PC (0x14540=>0x14544).(0=>1)
 894500: system.cpu: Squashing instruction, [tid:0] [sn:452] PC (0x1453c=>0x14540).(0=>1)
 894500: system.cpu.fetch: Running stage.
 894500: system.cpu.fetch: There are no more threads available to fetch from.
 894500: system.cpu.fetch: [tid:0]: Fetch is squashing!
 894500: system.cpu.decode: Processing [tid:0]
 894500: system.cpu.decode: [tid:0]: Squashing instructions due to squash from commit.
 894500: system.cpu.decode: [tid:0]: Squashing.
 894500: system.cpu.rename: Processing [tid:0]
 894500: system.cpu.rename: [tid:0]: Free IQ: 51, Free ROB: 26, Free LQ: 9, Free SQ: 11
 894500: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 894500: system.cpu.rename: [tid:0]: Squashing instructions due to squash from commit.
 894500: system.cpu.rename: [tid:0]: Squashing instructions.
 894500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 455.
 894500: system.cpu.freelist: Freeing register 6.
 894500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 452.
 894500: system.cpu.freelist: Freeing register 8.
 894500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 451.
 894500: system.cpu.freelist: Freeing register 126.
 894500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 448.
 894500: system.cpu.freelist: Freeing register 127.
 894500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 447.
 894500: system.cpu.freelist: Freeing register 12.
 894500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 444.
 894500: system.cpu.freelist: Freeing register 11.
 894500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 442.
 894500: system.cpu.freelist: Freeing register 1.
 894500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 441.
 894500: system.cpu.freelist: Freeing register 424.
 894500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 441.
 894500: system.cpu.freelist: Freeing register 423.
 894500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 441.
 894500: system.cpu.freelist: Freeing register 422.
 894500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 440.
 894500: system.cpu.freelist: Freeing register 13.
 894500: system.cpu.rename: Activity this cycle.
 894500: system.cpu: Activity: 14
 894500: system.cpu.iew: Issue: Processing [tid:0]
 894500: system.cpu.iew: [tid:0]: Squashing all instructions.
 894500: system.cpu.iq: [tid:0]: Starting to squash instructions in the IQ.
 894500: system.cpu.iq: [tid:0]: Squashing until sequence number 439!
 894500: system.cpu.iq: [tid:0]: Instruction [sn:452] PC (0x1453c=>0x14540).(0=>1) squashed.
 894500: system.cpu.iq: [tid:0]: Instruction [sn:451] PC (0x14538=>0x1453c).(0=>1) squashed.
 894500: system.cpu.iq: [tid:0]: Instruction [sn:450] PC (0x14534=>0x14538).(0=>1) squashed.
 894500: system.cpu.iq: [tid:0]: Instruction [sn:449] PC (0x14530=>0x14534).(0=>1) squashed.
 894500: system.cpu.iq: [tid:0]: Instruction [sn:448] PC (0x1452c=>0x14530).(0=>1) squashed.
 894500: system.cpu.iq: [tid:0]: Instruction [sn:447] PC (0x14528=>0x1452c).(0=>1) squashed.
 894500: system.cpu.iq: [tid:0]: Instruction [sn:446] PC (0x14524=>0x14528).(0=>1) squashed.
 894500: system.cpu.iq: [tid:0]: Instruction [sn:444] PC (0x1451c=>0x14520).(0=>1) squashed.
 894500: system.cpu.iq: [tid:0]: Instruction [sn:441] PC (0x14510=>0x14514).(0=>1) squashed.
 894500: system.cpu.memDep0: Squashing inst [sn:452]
 894500: memdepentry: Memory dependency entry deleted.  memdep_count=7 (0x1453c=>0x14540).(0=>1)
 894500: system.cpu.memDep0: Squashing inst [sn:451]
 894500: memdepentry: Memory dependency entry deleted.  memdep_count=6 (0x14538=>0x1453c).(0=>1)
 894500: system.cpu.memDep0: Squashing inst [sn:450]
 894500: memdepentry: Memory dependency entry deleted.  memdep_count=5 (0x14534=>0x14538).(0=>1)
 894500: system.cpu.memDep0: Squashing inst [sn:449]
 894500: memdepentry: Memory dependency entry deleted.  memdep_count=4 (0x14530=>0x14534).(0=>1)
 894500: system.cpu.memDep0: Squashing inst [sn:448]
 894500: memdepentry: Memory dependency entry deleted.  memdep_count=3 (0x1452c=>0x14530).(0=>1)
 894500: system.cpu.memDep0: Squashing inst [sn:447]
 894500: memdepentry: Memory dependency entry deleted.  memdep_count=2 (0x14528=>0x1452c).(0=>1)
 894500: system.cpu.memDep0: Squashing inst [sn:446]
 894500: memdepentry: Memory dependency entry deleted.  memdep_count=1 (0x14524=>0x14528).(0=>1)
 894500: system.cpu.memDep0: Squashing inst [sn:444]
 894500: memdepentry: Memory dependency entry deleted.  memdep_count=0 (0x1451c=>0x14520).(0=>1)
 894500: global: StoreSet: Squashing until inum 439
 894500: system.cpu.iew.lsq.thread0: Squashing until [sn:439]!(Loads:7 Stores:5)
 894500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x1453c=>0x14540).(0=>1) squashed, [sn:452]
 894500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x14538=>0x1453c).(0=>1) squashed, [sn:451]
 894500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x1452c=>0x14530).(0=>1) squashed, [sn:448]
 894500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x14528=>0x1452c).(0=>1) squashed, [sn:447]
 894500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x1451c=>0x14520).(0=>1) squashed, [sn:444]
 894500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x14514=>0x14518).(0=>1) squashed, [sn:442]
 894500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x1450c=>0x14510).(0=>1) squashed, [sn:440]
 894500: system.cpu.iew.lsq.thread0: Store Instruction PC (0x14534=>0x14538).(0=>1) squashed, idx:14 [sn:450]
 894500: system.cpu.iew.lsq.thread0: Store Instruction PC (0x14530=>0x14534).(0=>1) squashed, idx:13 [sn:449]
 894500: system.cpu.iew.lsq.thread0: Store Instruction PC (0x14524=>0x14528).(0=>1) squashed, idx:12 [sn:446]
 894500: system.cpu.iew.lsq.thread0: Store Instruction PC (0x14520=>0x14524).(0=>1) squashed, idx:11 [sn:445]
 894500: system.cpu.iew.lsq.thread0: Store Instruction PC (0x14518=>0x1451c).(0=>1) squashed, idx:10 [sn:443]
 894500: system.cpu.iew: [tid:0]: Removing skidbuffer instructions until [sn:439].
 894500: system.cpu.iew: [tid:0]: Removing incoming rename instructions
 894500: system.cpu.iew: Execute: Executing instructions from IQ.
 894500: system.cpu.iew: Execute: Processing PC (0x1452c=>0x14530).(0=>1), [tid:0] [sn:448].
 894500: system.cpu.iew: Execute: Instruction was squashed. PC: (0x1452c=>0x14530).(0=>1), [tid:0] [sn:448]
 894500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 894500: system.cpu.iq: Not able to schedule any instructions.
 894500: system.cpu.iew: Processing [tid:0]
 894500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 894500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 894500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 894500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 894500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 894500: system.cpu.iew: IQ has 60 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 894500: system.cpu.iew: IEW switching to idle
 894500: system.cpu.iew: Deactivating stage.
 894500: system.cpu: Activity: 13
 894500: system.cpu.iew: Activity this cycle.
 894500: system.cpu.commit: [tid:0]: Still Squashing, cannot commit any insts this cycle.
 894500: system.cpu.rob: [tid:0]: Squashing instructions until [sn:439].
 894500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14518=>0x1451c).(0=>1), seq num 443.
 894500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14514=>0x14518).(0=>1), seq num 442.
 894500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14510=>0x14514).(0=>1), seq num 441.
 894500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x1450c=>0x14510).(0=>1), seq num 440.
 894500: system.cpu.rob: [tid:0]: Done squashing instructions.
 894500: system.cpu.commit: [tid:0]: Instruction [sn:438] PC (0x14504=>0x14508).(0=>1) is head of ROB and ready to commit
 894500: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
 894500: system.cpu.commit: Activity This Cycle.
 894500: system.cpu: Activity: 12
 894500: system.cpu: Removing instruction, [tid:0] [sn:464] PC (0x1456c=>0x14570).(0=>1)
 894500: system.cpu: Removing instruction, [tid:0] [sn:463] PC (0x14568=>0x1456c).(0=>1)
 894500: system.cpu: Removing instruction, [tid:0] [sn:462] PC (0x14564=>0x14568).(0=>1)
 894500: system.cpu: Removing instruction, [tid:0] [sn:461] PC (0x14560=>0x14564).(0=>1)
 894500: system.cpu: Removing instruction, [tid:0] [sn:460] PC (0x1455c=>0x14560).(0=>1)
 894500: system.cpu: Removing instruction, [tid:0] [sn:459] PC (0x14558=>0x1455c).(0=>1)
 894500: system.cpu: Removing instruction, [tid:0] [sn:458] PC (0x14554=>0x14558).(0=>1)
 894500: system.cpu: Removing instruction, [tid:0] [sn:457] PC (0x14550=>0x14554).(0=>1)
 894500: system.cpu: Removing instruction, [tid:0] [sn:456] PC (0x1454c=>0x14550).(0=>1)
 894500: system.cpu: Removing instruction, [tid:0] [sn:455] PC (0x14548=>0x1454c).(0=>1)
 894500: system.cpu: Removing instruction, [tid:0] [sn:454] PC (0x14544=>0x14548).(0=>1)
 894500: system.cpu: Removing instruction, [tid:0] [sn:453] PC (0x14540=>0x14544).(0=>1)
 894500: system.cpu: Removing instruction, [tid:0] [sn:452] PC (0x1453c=>0x14540).(0=>1)
 894500: system.cpu: Scheduling next tick!
 894500: system.cpu.iq: Processing FU completion [sn:451]
 894500: system.cpu: CPU already running.
 895000: system.cpu.iew.lsq.thread0: Writeback event [sn:447].
 895000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:447].
 895000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 895000: system.cpu.fetch: [tid:0]: Done squashing, switching to running.
 895000: system.cpu.fetch: Running stage.
 895000: system.cpu.fetch: Attempting to fetch from [tid:0]
 895000: system.cpu.fetch: [tid:0]: Attempting to translate and read instruction, starting at PC (0x14464=>0x14468).(0=>1).
 895000: system.cpu.fetch: [tid:0] Fetching cache line 0x14460 for addr 0x14464
 895000: system.cpu: CPU already running.
 895000: system.cpu.fetch: Fetch: Doing instruction read.
 895000: system.cpu.fetch: [tid:0]: Doing Icache access.
 895000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 895000: system.cpu.fetch: Deactivating stage.
 895000: system.cpu: Activity: 11
 895000: system.cpu.decode: Processing [tid:0]
 895000: system.cpu.decode: [tid:0]: Done squashing, switching to running.
 895000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 895000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 895000: system.cpu.decode: [tid:0]: Processing instruction [sn:461] with PC (0x14560=>0x14564).(0=>1)
 895000: system.cpu.decode: [tid:0]: Instruction 461 with PC (0x14560=>0x14564).(0=>1) is squashed, skipping.
 895000: system.cpu.decode: [tid:0]: Processing instruction [sn:462] with PC (0x14564=>0x14568).(0=>1)
 895000: system.cpu.decode: [tid:0]: Instruction 462 with PC (0x14564=>0x14568).(0=>1) is squashed, skipping.
 895000: system.cpu.decode: [tid:0]: Processing instruction [sn:463] with PC (0x14568=>0x1456c).(0=>1)
 895000: system.cpu.decode: [tid:0]: Instruction 463 with PC (0x14568=>0x1456c).(0=>1) is squashed, skipping.
 895000: system.cpu.rename: Processing [tid:0]
 895000: system.cpu.rename: [tid:0]: Free IQ: 60, Free ROB: 26, Free LQ: 16, Free SQ: 16
 895000: system.cpu.rename: [tid:0]: 3 instructions not yet in ROB
 895000: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 3, dispatched Insts: 3
 895000: system.cpu.rename: [tid:0]: 26 rob free
 895000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 60, instsInProgress: 3, dispatched Insts: 3
 895000: system.cpu.rename: [tid:0]: 60 iq free
 895000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 1
 895000: system.cpu.rename: [tid:0]: Done squashing, switching to running.
 895000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 895000: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 3, dispatched Insts: 3
 895000: system.cpu.rename: [tid:0]: 26 rob free
 895000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 60, instsInProgress: 3, dispatched Insts: 3
 895000: system.cpu.rename: [tid:0]: 60 iq free
 895000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 895000: system.cpu.rename: [tid:0]: 3 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 895000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 895000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 16, storesInProgress: 2, stores dispatchedToSQ: 2
 895000: system.cpu.rename: [tid:0]: instruction 457 with PC (0x14550=>0x14554).(0=>1) is squashed, skipping.
 895000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 895000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 16, storesInProgress: 2, stores dispatchedToSQ: 2
 895000: system.cpu.rename: [tid:0]: instruction 458 with PC (0x14554=>0x14558).(0=>1) is squashed, skipping.
 895000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 895000: system.cpu.rename: [tid:0]: instruction 459 with PC (0x14558=>0x1455c).(0=>1) is squashed, skipping.
 895000: system.cpu.iew: Issue: Processing [tid:0]
 895000: system.cpu.iew: [tid:0]: ROB is still squashing.
 895000: system.cpu.iew: [tid:0]: Removing incoming rename instructions
 895000: system.cpu.iew: [tid:0]: Stall from Commit stage detected.
 895000: system.cpu.iew: [tid:0]: Blocking.
 895000: system.cpu.iew: Execute: Executing instructions from IQ.
 895000: system.cpu.iew: Execute: Processing PC (0x14538=>0x1453c).(0=>1), [tid:0] [sn:451].
 895000: system.cpu.iew: Execute: Instruction was squashed. PC: (0x14538=>0x1453c).(0=>1), [tid:0] [sn:451]
 895000: system.cpu: Activity: 12
 895000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 895000: system.cpu.iq: Not able to schedule any instructions.
 895000: system.cpu.iew: Processing [tid:0]
 895000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 895000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 895000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 895000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 895000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 895000: system.cpu.iew: IQ has 60 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 895000: system.cpu.iew: Activity this cycle.
 895000: system.cpu.commit: Getting instructions from Rename stage.
 895000: system.cpu.commit: Trying to commit instructions in the ROB.
 895000: system.cpu.commit: Trying to commit head instruction, [sn:438] [tid:0]
 895000: system.cpu.commit: Committing instruction with [sn:438] PC (0x14504=>0x14508).(0=>1)
 895000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14504=>0x14508).(0=>1), [sn:438]
 895000: system.cpu: Removing committed instruction [tid:0] PC (0x14504=>0x14508).(0=>1) [sn:438]
 895000: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:438]
 895000: system.cpu.commit: Trying to commit head instruction, [sn:439] [tid:0]
 895000: system.cpu.commit: Committing instruction with [sn:439] PC (0x14508=>0x14464).(0=>1)
 895000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14508=>0x14464).(0=>1), [sn:439]
 895000: system.cpu: Removing committed instruction [tid:0] PC (0x14508=>0x14464).(0=>1) [sn:439]
 895000: system.cpu.commit: Instruction is committed successfully. num_committed: 2. [sn:439]
 895000: system.cpu.commit: Trying to commit head instruction, [sn:440] [tid:0]
 895000: system.cpu.commit: Retiring squashed instruction from ROB.
 895000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1450c=>0x14510).(0=>1), [sn:440]
 895000: system.cpu: Removing committed instruction [tid:0] PC (0x1450c=>0x14510).(0=>1) [sn:440]
 895000: system.cpu.commit: Trying to commit head instruction, [sn:441] [tid:0]
 895000: system.cpu.commit: Retiring squashed instruction from ROB.
 895000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14510=>0x14514).(0=>1), [sn:441]
 895000: system.cpu: Removing committed instruction [tid:0] PC (0x14510=>0x14514).(0=>1) [sn:441]
 895000: system.cpu.commit: Trying to commit head instruction, [sn:442] [tid:0]
 895000: system.cpu.commit: Retiring squashed instruction from ROB.
 895000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14514=>0x14518).(0=>1), [sn:442]
 895000: system.cpu: Removing committed instruction [tid:0] PC (0x14514=>0x14518).(0=>1) [sn:442]
 895000: system.cpu.commit: Trying to commit head instruction, [sn:443] [tid:0]
 895000: system.cpu.commit: Retiring squashed instruction from ROB.
 895000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14518=>0x1451c).(0=>1), [sn:443]
 895000: system.cpu: Removing committed instruction [tid:0] PC (0x14518=>0x1451c).(0=>1) [sn:443]
 895000: system.cpu.commit: Trying to commit head instruction, [sn:444] [tid:0]
 895000: system.cpu.commit: Retiring squashed instruction from ROB.
 895000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1451c=>0x14520).(0=>1), [sn:444]
 895000: system.cpu: Removing committed instruction [tid:0] PC (0x1451c=>0x14520).(0=>1) [sn:444]
 895000: system.cpu.commit: Trying to commit head instruction, [sn:445] [tid:0]
 895000: system.cpu.commit: Retiring squashed instruction from ROB.
 895000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14520=>0x14524).(0=>1), [sn:445]
 895000: system.cpu: Removing committed instruction [tid:0] PC (0x14520=>0x14524).(0=>1) [sn:445]
 895000: system.cpu.commit: Trying to commit head instruction, [sn:446] [tid:0]
 895000: system.cpu.commit: Retiring squashed instruction from ROB.
 895000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14524=>0x14528).(0=>1), [sn:446]
 895000: system.cpu: Removing committed instruction [tid:0] PC (0x14524=>0x14528).(0=>1) [sn:446]
 895000: system.cpu.commit: Trying to commit head instruction, [sn:447] [tid:0]
 895000: system.cpu.commit: Retiring squashed instruction from ROB.
 895000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14528=>0x1452c).(0=>1), [sn:447]
 895000: system.cpu: Removing committed instruction [tid:0] PC (0x14528=>0x1452c).(0=>1) [sn:447]
 895000: system.cpu.commit: Trying to commit head instruction, [sn:448] [tid:0]
 895000: system.cpu.commit: Retiring squashed instruction from ROB.
 895000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1452c=>0x14530).(0=>1), [sn:448]
 895000: system.cpu: Removing committed instruction [tid:0] PC (0x1452c=>0x14530).(0=>1) [sn:448]
 895000: system.cpu.commit: Trying to commit head instruction, [sn:449] [tid:0]
 895000: system.cpu.commit: Retiring squashed instruction from ROB.
 895000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14530=>0x14534).(0=>1), [sn:449]
 895000: system.cpu: Removing committed instruction [tid:0] PC (0x14530=>0x14534).(0=>1) [sn:449]
 895000: system.cpu.commit: Trying to commit head instruction, [sn:450] [tid:0]
 895000: system.cpu.commit: Retiring squashed instruction from ROB.
 895000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14534=>0x14538).(0=>1), [sn:450]
 895000: system.cpu: Removing committed instruction [tid:0] PC (0x14534=>0x14538).(0=>1) [sn:450]
 895000: system.cpu.commit: Trying to commit head instruction, [sn:451] [tid:0]
 895000: system.cpu.commit: Retiring squashed instruction from ROB.
 895000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14538=>0x1453c).(0=>1), [sn:451]
 895000: system.cpu: Removing committed instruction [tid:0] PC (0x14538=>0x1453c).(0=>1) [sn:451]
 895000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 895000: system.cpu.commit: Activity This Cycle.
 895000: system.cpu.commit: Deactivating stage.
 895000: system.cpu: Activity: 11
 895000: global: DynInst: [sn:436] Instruction destroyed. Instcount for system.cpu = 75
 895000: system.cpu: Activity: 10
 895000: system.cpu: Removing instruction, [tid:0] [sn:438] PC (0x14504=>0x14508).(0=>1)
 895000: system.cpu: Removing instruction, [tid:0] [sn:439] PC (0x14508=>0x14464).(0=>1)
 895000: system.cpu: Removing instruction, [tid:0] [sn:440] PC (0x1450c=>0x14510).(0=>1)
 895000: system.cpu: Removing instruction, [tid:0] [sn:441] PC (0x14510=>0x14514).(0=>1)
 895000: global: DynInst: [sn:441] Instruction destroyed. Instcount for system.cpu = 74
 895000: system.cpu: Removing instruction, [tid:0] [sn:442] PC (0x14514=>0x14518).(0=>1)
 895000: system.cpu: Removing instruction, [tid:0] [sn:443] PC (0x14518=>0x1451c).(0=>1)
 895000: system.cpu: Removing instruction, [tid:0] [sn:444] PC (0x1451c=>0x14520).(0=>1)
 895000: system.cpu: Removing instruction, [tid:0] [sn:445] PC (0x14520=>0x14524).(0=>1)
 895000: system.cpu: Removing instruction, [tid:0] [sn:446] PC (0x14524=>0x14528).(0=>1)
 895000: global: DynInst: [sn:446] Instruction destroyed. Instcount for system.cpu = 73
 895000: system.cpu: Removing instruction, [tid:0] [sn:447] PC (0x14528=>0x1452c).(0=>1)
 895000: system.cpu: Removing instruction, [tid:0] [sn:448] PC (0x1452c=>0x14530).(0=>1)
 895000: system.cpu: Removing instruction, [tid:0] [sn:449] PC (0x14530=>0x14534).(0=>1)
 895000: system.cpu: Removing instruction, [tid:0] [sn:450] PC (0x14534=>0x14538).(0=>1)
 895000: system.cpu: Removing instruction, [tid:0] [sn:451] PC (0x14538=>0x1453c).(0=>1)
 895000: system.cpu: Scheduling next tick!
 895500: system.cpu.icache_port: Fetch unit received timing
 895500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 895500: system.cpu: CPU already running.
 895500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 895500: system.cpu.fetch: Activating stage.
 895500: system.cpu: Activity: 11
 895500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 895500: system.cpu.fetch: Running stage.
 895500: system.cpu.fetch: Attempting to fetch from [tid:0]
 895500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 895500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 895500: global: DynInst: [sn:465] Instruction created. Instcount for system.cpu = 74
 895500: system.cpu.fetch: [tid:0]: Instruction PC 0x14464 (0) created [sn:465].
 895500: system.cpu.fetch: [tid:0]: Instruction is:   sub   r3, r3, #3
 895500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 895500: global: DynInst: [sn:466] Instruction created. Instcount for system.cpu = 75
 895500: system.cpu.fetch: [tid:0]: Instruction PC 0x14468 (0) created [sn:466].
 895500: system.cpu.fetch: [tid:0]: Instruction is:   cmps   r3, #30
 895500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 895500: global: DynInst: [sn:467] Instruction created. Instcount for system.cpu = 76
 895500: system.cpu.fetch: [tid:0]: Instruction PC 0x1446c (0) created [sn:467].
 895500: system.cpu.fetch: [tid:0]: Instruction is:   ldrls   pc, [pc, r3 LSL #2]
 895500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 895500: system.cpu.fetch: [tid:0]: [sn:467]:Branch predicted to be not taken.
 895500: system.cpu.fetch: [tid:0]: [sn:467] Branch predicted to go to (0x14470=>0x14474).(0=>1).
 895500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 895500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14470=>0x14474).(0=>1).
 895500: system.cpu.fetch: [tid:0] Fetching cache line 0x14470 for addr 0x14470
 895500: system.cpu: CPU already running.
 895500: system.cpu.fetch: Fetch: Doing instruction read.
 895500: system.cpu.fetch: [tid:0]: Doing Icache access.
 895500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 895500: system.cpu.fetch: Deactivating stage.
 895500: system.cpu: Activity: 10
 895500: system.cpu.fetch: [tid:0][sn:465]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 895500: system.cpu.fetch: [tid:0][sn:466]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 895500: system.cpu.fetch: [tid:0][sn:467]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 895500: system.cpu.fetch: Activity this cycle.
 895500: system.cpu: Activity: 11
 895500: system.cpu.decode: Processing [tid:0]
 895500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 895500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 895500: system.cpu.decode: [tid:0]: Processing instruction [sn:464] with PC (0x1456c=>0x14570).(0=>1)
 895500: system.cpu.decode: [tid:0]: Instruction 464 with PC (0x1456c=>0x14570).(0=>1) is squashed, skipping.
 895500: system.cpu.rename: Processing [tid:0]
 895500: system.cpu.rename: [tid:0]: Free IQ: 60, Free ROB: 40, Free LQ: 16, Free SQ: 16
 895500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 895500: system.cpu.rename: [tid:0]: Stall from IEW stage detected.
 895500: system.cpu.rename: [tid:0]: Blocking.
 895500: system.cpu.rename: Activity this cycle.
 895500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=3), until [sn:439].
 895500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 410, [sn:438].
 895500: system.cpu.freelist: Freeing register 410.
 895500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 411, [sn:438].
 895500: system.cpu.freelist: Freeing register 411.
 895500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 412, [sn:438].
 895500: system.cpu.freelist: Freeing register 412.
 895500: system.cpu.iew: Issue: Processing [tid:0]
 895500: system.cpu.iew: [tid:0]: Done blocking, switching to unblocking.
 895500: system.cpu.iew: [tid:0]: Reading instructions out of the skid buffer 0.
 895500: system.cpu.iew: [tid:0]: Done unblocking.
 895500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 895500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 895500: system.cpu.iq: Not able to schedule any instructions.
 895500: system.cpu.iew: Processing [tid:0]
 895500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:439]
 895500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 895500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 895500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 895500: system.cpu.iew: IQ has 60 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 895500: system.cpu.iew: Activity this cycle.
 895500: system.cpu.commit: Getting instructions from Rename stage.
 895500: system.cpu.commit: Trying to commit instructions in the ROB.
 895500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 895500: global: DynInst: [sn:460] Instruction destroyed. Instcount for system.cpu = 75
 895500: global: DynInst: [sn:450] Instruction destroyed. Instcount for system.cpu = 74
 895500: global: DynInst: [sn:449] Instruction destroyed. Instcount for system.cpu = 73
 895500: global: DynInst: [sn:438] Instruction destroyed. Instcount for system.cpu = 72
 895500: global: DynInst: [sn:440] Instruction destroyed. Instcount for system.cpu = 71
 895500: system.cpu: Activity: 10
 895500: system.cpu: Scheduling next tick!
 896000: system.cpu.icache_port: Fetch unit received timing
 896000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 896000: system.cpu: CPU already running.
 896000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 896000: system.cpu.fetch: Activating stage.
 896000: system.cpu: Activity: 11
 896000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 896000: system.cpu.fetch: Running stage.
 896000: system.cpu.fetch: Attempting to fetch from [tid:0]
 896000: system.cpu.fetch: [tid:0]: Icache miss is complete.
 896000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 896000: global: DynInst: [sn:468] Instruction created. Instcount for system.cpu = 72
 896000: system.cpu.fetch: [tid:0]: Instruction PC 0x14470 (0) created [sn:468].
 896000: system.cpu.fetch: [tid:0]: Instruction is:   b   
 896000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 896000: system.cpu.fetch: [tid:0]: [sn:468]:  Branch predicted to be taken to (0x14500=>0x14504).(0=>1).
 896000: system.cpu.fetch: [tid:0]: [sn:468] Branch predicted to go to (0x14500=>0x14504).(0=>1).
 896000: system.cpu.fetch: Branch detected with PC = (0x14470=>0x14474).(0=>1)
 896000: system.cpu.fetch: [tid:0]: Done fetching, predicted branch instruction encountered.
 896000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14500=>0x14504).(0=>1).
 896000: system.cpu.fetch: [tid:0] Fetching cache line 0x14500 for addr 0x14500
 896000: system.cpu: CPU already running.
 896000: system.cpu.fetch: Fetch: Doing instruction read.
 896000: system.cpu.fetch: [tid:0]: Doing Icache access.
 896000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 896000: system.cpu.fetch: Deactivating stage.
 896000: system.cpu: Activity: 10
 896000: system.cpu.fetch: [tid:0][sn:468]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 896000: system.cpu.fetch: Activity this cycle.
 896000: system.cpu: Activity: 11
 896000: system.cpu.decode: Processing [tid:0]
 896000: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 896000: system.cpu.decode: [tid:0]: Blocking.
 896000: system.cpu.decode: Activity this cycle.
 896000: system.cpu.rename: Processing [tid:0]
 896000: system.cpu.rename: [tid:0]: Free IQ: 60, Free ROB: 40, Free LQ: 16, Free SQ: 16
 896000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 896000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 896000: system.cpu.rename: [tid:0]: 40 rob free
 896000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 60, instsInProgress: 0, dispatched Insts: 0
 896000: system.cpu.rename: [tid:0]: 60 iq free
 896000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 896000: system.cpu.rename: [tid:0]: Done blocking, switching to unblocking.
 896000: system.cpu.rename: [tid:0]: Trying to unblock.
 896000: system.cpu.rename: [tid:0]: Done unblocking.
 896000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 896000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 896000: system.cpu.rename: Activity this cycle.
 896000: system.cpu.iew: Issue: Processing [tid:0]
 896000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 896000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 896000: system.cpu.iq: Not able to schedule any instructions.
 896000: system.cpu.iew: Processing [tid:0]
 896000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 896000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 896000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 896000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 896000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 896000: system.cpu.iew: IQ has 60 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 896000: system.cpu.iew: Activity this cycle.
 896000: system.cpu.commit: Getting instructions from Rename stage.
 896000: system.cpu.commit: Trying to commit instructions in the ROB.
 896000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 896000: global: DynInst: [sn:463] Instruction destroyed. Instcount for system.cpu = 71
 896000: global: DynInst: [sn:462] Instruction destroyed. Instcount for system.cpu = 70
 896000: global: DynInst: [sn:461] Instruction destroyed. Instcount for system.cpu = 69
 896000: global: DynInst: [sn:456] Instruction destroyed. Instcount for system.cpu = 68
 896000: global: DynInst: [sn:445] Instruction destroyed. Instcount for system.cpu = 67
 896000: system.cpu: Activity: 10
 896000: system.cpu: Scheduling next tick!
 896500: system.cpu.icache_port: Fetch unit received timing
 896500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 896500: system.cpu: CPU already running.
 896500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 896500: system.cpu.fetch: Activating stage.
 896500: system.cpu: Activity: 11
 896500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 896500: system.cpu.fetch: Running stage.
 896500: system.cpu.fetch: Attempting to fetch from [tid:0]
 896500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 896500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 896500: global: DynInst: [sn:469] Instruction created. Instcount for system.cpu = 68
 896500: system.cpu.fetch: [tid:0]: Instruction PC 0x14500 (0) created [sn:469].
 896500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [r0] #8
 896500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 896500: global: DynInst: [sn:470] Instruction created. Instcount for system.cpu = 69
 896500: system.cpu.fetch: [tid:0]: Instruction PC 0x14500 (1) created [sn:470].
 896500: system.cpu.fetch: [tid:0]: Instruction is:   addi_uop   r0, r0, #8
 896500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 896500: global: DynInst: [sn:471] Instruction created. Instcount for system.cpu = 70
 896500: system.cpu.fetch: [tid:0]: Instruction PC 0x14504 (0) created [sn:471].
 896500: system.cpu.fetch: [tid:0]: Instruction is:   cmps   r3, #0
 896500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 896500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 896500: system.cpu.fetch: Activity this cycle.
 896500: system.cpu: Activity: 12
 896500: system.cpu.decode: Processing [tid:0]
 896500: system.cpu.decode: [tid:0]: Done blocking, switching to unblocking.
 896500: system.cpu.decode: [tid:0]: Done unblocking.
 896500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 896500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 896500: system.cpu.decode: Activity this cycle.
 896500: system.cpu.rename: Processing [tid:0]
 896500: system.cpu.rename: [tid:0]: Free IQ: 60, Free ROB: 40, Free LQ: 16, Free SQ: 16
 896500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 896500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 896500: system.cpu.rename: [tid:0]: 40 rob free
 896500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 60, instsInProgress: 0, dispatched Insts: 0
 896500: system.cpu.rename: [tid:0]: 60 iq free
 896500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 896500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 896500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 896500: system.cpu.iew: Issue: Processing [tid:0]
 896500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 896500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 896500: system.cpu.iq: Not able to schedule any instructions.
 896500: system.cpu.iew: Processing [tid:0]
 896500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 896500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 896500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 896500: system.cpu.iew: IQ has 60 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 896500: system.cpu.commit: Getting instructions from Rename stage.
 896500: system.cpu.commit: Trying to commit instructions in the ROB.
 896500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 896500: global: DynInst: [sn:439] Instruction destroyed. Instcount for system.cpu = 69
 896500: global: DynInst: [sn:464] Instruction destroyed. Instcount for system.cpu = 68
 896500: global: DynInst: [sn:459] Instruction destroyed. Instcount for system.cpu = 67
 896500: global: DynInst: [sn:458] Instruction destroyed. Instcount for system.cpu = 66
 896500: global: DynInst: [sn:457] Instruction destroyed. Instcount for system.cpu = 65
 896500: global: DynInst: [sn:455] Instruction destroyed. Instcount for system.cpu = 64
 896500: global: DynInst: [sn:454] Instruction destroyed. Instcount for system.cpu = 63
 896500: global: DynInst: [sn:453] Instruction destroyed. Instcount for system.cpu = 62
 896500: global: DynInst: [sn:443] Instruction destroyed. Instcount for system.cpu = 61
 896500: global: DynInst: [sn:442] Instruction destroyed. Instcount for system.cpu = 60
 896500: system.cpu: Activity: 11
 896500: system.cpu: Scheduling next tick!
 897000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 897000: system.cpu.fetch: Running stage.
 897000: system.cpu.fetch: Attempting to fetch from [tid:0]
 897000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 897000: global: DynInst: [sn:472] Instruction created. Instcount for system.cpu = 61
 897000: system.cpu.fetch: [tid:0]: Instruction PC 0x14508 (0) created [sn:472].
 897000: system.cpu.fetch: [tid:0]: Instruction is:   bne   
 897000: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
 897000: system.cpu.fetch: [tid:0]: [sn:472]:Branch predicted to be not taken.
 897000: system.cpu.fetch: [tid:0]: [sn:472] Branch predicted to go to (0x1450c=>0x14510).(0=>1).
 897000: global: DynInst: [sn:473] Instruction created. Instcount for system.cpu = 62
 897000: system.cpu.fetch: [tid:0]: Instruction PC 0x1450c (0) created [sn:473].
 897000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #360]
 897000: system.cpu.fetch: [tid:0]: Fetch queue entry created (5/32).
 897000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14510=>0x14514).(0=>1).
 897000: system.cpu.fetch: [tid:0] Fetching cache line 0x14510 for addr 0x14510
 897000: system.cpu: CPU already running.
 897000: system.cpu.fetch: Fetch: Doing instruction read.
 897000: system.cpu.fetch: [tid:0]: Doing Icache access.
 897000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 897000: system.cpu.fetch: Deactivating stage.
 897000: system.cpu: Activity: 10
 897000: system.cpu.fetch: [tid:0][sn:469]: Sending instruction to decode from fetch queue. Fetch queue size: 5.
 897000: system.cpu.fetch: [tid:0][sn:470]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
 897000: system.cpu.fetch: [tid:0][sn:471]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 897000: system.cpu.fetch: Activity this cycle.
 897000: system.cpu: Activity: 11
 897000: system.cpu.decode: Processing [tid:0]
 897000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 897000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 897000: system.cpu.decode: [tid:0]: Processing instruction [sn:465] with PC (0x14464=>0x14468).(0=>1)
 897000: system.cpu.decode: [tid:0]: Processing instruction [sn:466] with PC (0x14468=>0x1446c).(0=>1)
 897000: system.cpu.decode: [tid:0]: Processing instruction [sn:467] with PC (0x1446c=>0x14470).(0=>1)
 897000: system.cpu.decode: Activity this cycle.
 897000: system.cpu.rename: Processing [tid:0]
 897000: system.cpu.rename: [tid:0]: Free IQ: 60, Free ROB: 40, Free LQ: 16, Free SQ: 16
 897000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 897000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 897000: system.cpu.rename: [tid:0]: 40 rob free
 897000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 60, instsInProgress: 0, dispatched Insts: 0
 897000: system.cpu.rename: [tid:0]: 60 iq free
 897000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 897000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 897000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 897000: system.cpu.iew: Issue: Processing [tid:0]
 897000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 897000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 897000: system.cpu.iq: Not able to schedule any instructions.
 897000: system.cpu.iew: Processing [tid:0]
 897000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 897000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 897000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 897000: system.cpu.iew: IQ has 60 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 897000: system.cpu.commit: Getting instructions from Rename stage.
 897000: system.cpu.commit: Trying to commit instructions in the ROB.
 897000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 897000: system.cpu: Activity: 10
 897000: system.cpu: Scheduling next tick!
 897500: system.cpu.icache_port: Fetch unit received timing
 897500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 897500: system.cpu: CPU already running.
 897500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 897500: system.cpu.fetch: Activating stage.
 897500: system.cpu: Activity: 11
 897500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 897500: system.cpu.fetch: Running stage.
 897500: system.cpu.fetch: Attempting to fetch from [tid:0]
 897500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 897500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 897500: global: DynInst: [sn:474] Instruction created. Instcount for system.cpu = 63
 897500: system.cpu.fetch: [tid:0]: Instruction PC 0x14510 (0) created [sn:474].
 897500: system.cpu.fetch: [tid:0]: Instruction is:   cmps   r2, #15
 897500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 897500: global: DynInst: [sn:475] Instruction created. Instcount for system.cpu = 64
 897500: system.cpu.fetch: [tid:0]: Instruction PC 0x14514 (0) created [sn:475].
 897500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #360]
 897500: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
 897500: global: DynInst: [sn:476] Instruction created. Instcount for system.cpu = 65
 897500: system.cpu.fetch: [tid:0]: Instruction PC 0x14518 (0) created [sn:476].
 897500: system.cpu.fetch: [tid:0]: Instruction is:   str   r5, [r3, #0]
 897500: system.cpu.fetch: [tid:0]: Fetch queue entry created (5/32).
 897500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 897500: system.cpu.fetch: [tid:0][sn:472]: Sending instruction to decode from fetch queue. Fetch queue size: 5.
 897500: system.cpu.fetch: [tid:0][sn:473]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
 897500: system.cpu.fetch: [tid:0][sn:474]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 897500: system.cpu.fetch: Activity this cycle.
 897500: system.cpu: Activity: 12
 897500: system.cpu.decode: Processing [tid:0]
 897500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 897500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 897500: system.cpu.decode: [tid:0]: Processing instruction [sn:468] with PC (0x14470=>0x14474).(0=>1)
 897500: system.cpu.decode: Activity this cycle.
 897500: system.cpu.rename: Processing [tid:0]
 897500: system.cpu.rename: [tid:0]: Free IQ: 60, Free ROB: 40, Free LQ: 16, Free SQ: 16
 897500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 897500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 897500: system.cpu.rename: [tid:0]: 40 rob free
 897500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 60, instsInProgress: 0, dispatched Insts: 0
 897500: system.cpu.rename: [tid:0]: 60 iq free
 897500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 897500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 897500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 897500: system.cpu.iew: Issue: Processing [tid:0]
 897500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 897500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 897500: system.cpu.iq: Not able to schedule any instructions.
 897500: system.cpu.iew: Processing [tid:0]
 897500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 897500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 897500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 897500: system.cpu.iew: IQ has 60 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 897500: system.cpu.commit: Getting instructions from Rename stage.
 897500: system.cpu.commit: Trying to commit instructions in the ROB.
 897500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 897500: system.cpu: Activity: 11
 897500: system.cpu: Scheduling next tick!
 898000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 898000: system.cpu.fetch: Running stage.
 898000: system.cpu.fetch: Attempting to fetch from [tid:0]
 898000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 898000: global: DynInst: [sn:477] Instruction created. Instcount for system.cpu = 66
 898000: system.cpu.fetch: [tid:0]: Instruction PC 0x1451c (0) created [sn:477].
 898000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [sp, #4]
 898000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 898000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14520=>0x14524).(0=>1).
 898000: system.cpu.fetch: [tid:0] Fetching cache line 0x14520 for addr 0x14520
 898000: system.cpu: CPU already running.
 898000: system.cpu.fetch: Fetch: Doing instruction read.
 898000: system.cpu.fetch: [tid:0]: Doing Icache access.
 898000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 898000: system.cpu.fetch: Deactivating stage.
 898000: system.cpu: Activity: 10
 898000: system.cpu.fetch: [tid:0][sn:475]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 898000: system.cpu.fetch: [tid:0][sn:476]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 898000: system.cpu.fetch: [tid:0][sn:477]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 898000: system.cpu.fetch: Activity this cycle.
 898000: system.cpu: Activity: 11
 898000: system.cpu.decode: Processing [tid:0]
 898000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 898000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 898000: system.cpu.rename: Processing [tid:0]
 898000: system.cpu.rename: [tid:0]: Free IQ: 60, Free ROB: 40, Free LQ: 16, Free SQ: 16
 898000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 898000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 898000: system.cpu.rename: [tid:0]: 40 rob free
 898000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 60, instsInProgress: 0, dispatched Insts: 0
 898000: system.cpu.rename: [tid:0]: 60 iq free
 898000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 898000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 898000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 898000: system.cpu.rename: [tid:0]: 40 rob free
 898000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 60, instsInProgress: 0, dispatched Insts: 0
 898000: system.cpu.rename: [tid:0]: 60 iq free
 898000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 898000: system.cpu.rename: [tid:0]: 0 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 898000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 898000: system.cpu.rename: [tid:0]: Processing instruction [sn:465] with PC (0x14464=>0x14468).(0=>1).
 898000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 898000: system.cpu.rename: [tid:0]: Register 325 is ready.
 898000: global: [sn:465] has 1 ready out of 4 sources. RTI 0)
 898000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 898000: system.cpu.rename: [tid:0]: Register 325 is ready.
 898000: global: [sn:465] has 2 ready out of 4 sources. RTI 0)
 898000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 898000: system.cpu.rename: [tid:0]: Register 325 is ready.
 898000: global: [sn:465] has 3 ready out of 4 sources. RTI 0)
 898000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 119
 898000: system.cpu.rename: [tid:0]: Register 119 is ready.
 898000: global: [sn:465] has 4 ready out of 4 sources. RTI 0)
 898000: global: Renamed reg 3 to physical reg 55 old mapping was 119
 898000: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 55.
 898000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=1), [sn:465].
 898000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 898000: system.cpu.rename: [tid:0]: Processing instruction [sn:466] with PC (0x14468=>0x1446c).(0=>1).
 898000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 898000: system.cpu.rename: [tid:0]: Register 325 is ready.
 898000: global: [sn:466] has 1 ready out of 4 sources. RTI 0)
 898000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 898000: system.cpu.rename: [tid:0]: Register 325 is ready.
 898000: global: [sn:466] has 2 ready out of 4 sources. RTI 0)
 898000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 898000: system.cpu.rename: [tid:0]: Register 325 is ready.
 898000: global: [sn:466] has 3 ready out of 4 sources. RTI 0)
 898000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 55
 898000: system.cpu.rename: [tid:0]: Register 55 is not ready.
 898000: global: Renamed reg 0 to physical reg 425 old mapping was 419
 898000: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 425.
 898000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=2), [sn:466].
 898000: global: Renamed reg 2 to physical reg 426 old mapping was 420
 898000: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 426.
 898000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=3), [sn:466].
 898000: global: Renamed reg 1 to physical reg 427 old mapping was 421
 898000: system.cpu.rename: [tid:0]: Renaming arch reg 1 to physical reg 427.
 898000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=4), [sn:466].
 898000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 898000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 898000: system.cpu.rename: [tid:0]: Processing instruction [sn:467] with PC (0x1446c=>0x14470).(0=>1).
 898000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 113
 898000: system.cpu.rename: [tid:0]: Register 113 is ready.
 898000: global: [sn:467] has 1 ready out of 7 sources. RTI 0)
 898000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 898000: system.cpu.rename: [tid:0]: Register 960 is ready.
 898000: global: [sn:467] has 2 ready out of 7 sources. RTI 0)
 898000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1536 (flattened 0), got phys reg 425
 898000: system.cpu.rename: [tid:0]: Register 425 is not ready.
 898000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1537 (flattened 1), got phys reg 427
 898000: system.cpu.rename: [tid:0]: Register 427 is not ready.
 898000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 898000: system.cpu.rename: [tid:0]: Register 325 is ready.
 898000: global: [sn:467] has 3 ready out of 7 sources. RTI 0)
 898000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 55
 898000: system.cpu.rename: [tid:0]: Register 55 is not ready.
 898000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 113
 898000: system.cpu.rename: [tid:0]: Register 113 is ready.
 898000: global: [sn:467] has 4 ready out of 7 sources. RTI 0)
 898000: global: Renamed reg 15 to physical reg 52 old mapping was 113
 898000: system.cpu.rename: [tid:0]: Renaming arch reg 15 to physical reg 52.
 898000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=5), [sn:467].
 898000: system.cpu.rename: Activity this cycle.
 898000: system.cpu.iew: Issue: Processing [tid:0]
 898000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 898000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 898000: system.cpu.iq: Not able to schedule any instructions.
 898000: system.cpu.iew: Processing [tid:0]
 898000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 898000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 898000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 898000: system.cpu.iew: IQ has 60 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 898000: system.cpu.commit: Getting instructions from Rename stage.
 898000: system.cpu.commit: Trying to commit instructions in the ROB.
 898000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 898000: system.cpu: Activity: 10
 898000: system.cpu: Scheduling next tick!
 898500: system.cpu.icache_port: Fetch unit received timing
 898500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 898500: system.cpu: CPU already running.
 898500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 898500: system.cpu.fetch: Activating stage.
 898500: system.cpu: Activity: 11
 898500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 898500: system.cpu.fetch: Running stage.
 898500: system.cpu.fetch: Attempting to fetch from [tid:0]
 898500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 898500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 898500: global: DynInst: [sn:478] Instruction created. Instcount for system.cpu = 67
 898500: system.cpu.fetch: [tid:0]: Instruction PC 0x14520 (0) created [sn:478].
 898500: system.cpu.fetch: [tid:0]: Instruction is:   str   r6, [r4, #4]
 898500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 898500: global: DynInst: [sn:479] Instruction created. Instcount for system.cpu = 68
 898500: system.cpu.fetch: [tid:0]: Instruction PC 0x14524 (0) created [sn:479].
 898500: system.cpu.fetch: [tid:0]: Instruction is:   str   r3, [r2, #0]
 898500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 898500: global: DynInst: [sn:480] Instruction created. Instcount for system.cpu = 69
 898500: system.cpu.fetch: [tid:0]: Instruction PC 0x14528 (0) created [sn:480].
 898500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #344]
 898500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 898500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 898500: system.cpu.fetch: [tid:0][sn:478]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 898500: system.cpu.fetch: [tid:0][sn:479]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 898500: system.cpu.fetch: [tid:0][sn:480]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 898500: system.cpu.fetch: Activity this cycle.
 898500: system.cpu: Activity: 12
 898500: system.cpu.decode: Processing [tid:0]
 898500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 898500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 898500: system.cpu.decode: [tid:0]: Processing instruction [sn:469] with PC (0x14500=>0x14504).(0=>1)
 898500: system.cpu.decode: [tid:0]: Processing instruction [sn:470] with PC (0x14500=>0x14504).(1=>2)
 898500: system.cpu.decode: [tid:0]: Processing instruction [sn:471] with PC (0x14504=>0x14508).(0=>1)
 898500: system.cpu.decode: Activity this cycle.
 898500: system.cpu.rename: Processing [tid:0]
 898500: system.cpu.rename: [tid:0]: Free IQ: 60, Free ROB: 40, Free LQ: 16, Free SQ: 16
 898500: system.cpu.rename: [tid:0]: 3 instructions not yet in ROB
 898500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 3, dispatched Insts: 0
 898500: system.cpu.rename: [tid:0]: 37 rob free
 898500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 60, instsInProgress: 3, dispatched Insts: 0
 898500: system.cpu.rename: [tid:0]: 57 iq free
 898500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 0
 898500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 898500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 3, dispatched Insts: 0
 898500: system.cpu.rename: [tid:0]: 37 rob free
 898500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 60, instsInProgress: 3, dispatched Insts: 0
 898500: system.cpu.rename: [tid:0]: 57 iq free
 898500: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
 898500: system.cpu.rename: [tid:0]: 3 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 898500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 898500: system.cpu.rename: [tid:0]: Processing instruction [sn:468] with PC (0x14470=>0x14474).(0=>1).
 898500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 898500: system.cpu.rename: [tid:0]: Register 325 is ready.
 898500: global: [sn:468] has 1 ready out of 3 sources. RTI 0)
 898500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 898500: system.cpu.rename: [tid:0]: Register 325 is ready.
 898500: global: [sn:468] has 2 ready out of 3 sources. RTI 0)
 898500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 898500: system.cpu.rename: [tid:0]: Register 325 is ready.
 898500: global: [sn:468] has 3 ready out of 3 sources. RTI 0)
 898500: system.cpu.rename: Activity this cycle.
 898500: system.cpu.iew: Issue: Processing [tid:0]
 898500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 898500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14464=>0x14468).(0=>1) [sn:465] [tid:0] to IQ.
 898500: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:465]
 898500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14468=>0x1446c).(0=>1) [sn:466] [tid:0] to IQ.
 898500: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:466]
 898500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1446c=>0x14470).(0=>1) [sn:467] [tid:0] to IQ.
 898500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:467]
 898500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 898500: system.cpu.iew.lsq.thread0: Inserting load PC (0x1446c=>0x14470).(0=>1), idx:13 [sn:467]
 898500: system.cpu.iq: Adding instruction [sn:467] PC (0x1446c=>0x14470).(0=>1) to the IQ.
 898500: system.cpu.iq: Instruction PC (0x1446c=>0x14470).(0=>1) has src reg 425 that is being added to the dependency chain.
 898500: system.cpu.iq: Instruction PC (0x1446c=>0x14470).(0=>1) has src reg 427 that is being added to the dependency chain.
 898500: system.cpu.iq: Instruction PC (0x1446c=>0x14470).(0=>1) has src reg 55 that is being added to the dependency chain.
 898500: global: DynInst: [sn:217] Instruction destroyed. Instcount for system.cpu = 68
 898500: memdepentry: Memory dependency entry created.  memdep_count=1 (0x1446c=>0x14470).(0=>1)
 898500: global: Inst 0x1446c with index 283 had no SSID
 898500: system.cpu.memDep0: No dependency for inst PC (0x1446c=>0x14470).(0=>1) [sn:467].
 898500: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:465]
 898500: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:466]
 898500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 898500: system.cpu.iq: Not able to schedule any instructions.
 898500: system.cpu.iew: Processing [tid:0]
 898500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 898500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 898500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 898500: system.cpu.iew: IQ has 59 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 16 free entries.
 898500: system.cpu.commit: Getting instructions from Rename stage.
 898500: system.cpu.commit: Inserting PC (0x14464=>0x14468).(0=>1) [sn:465] [tid:0] into ROB.
 898500: system.cpu.rob: Adding inst PC (0x14464=>0x14468).(0=>1) to the ROB.
 898500: system.cpu.rob: [tid:0] Now has 1 instructions.
 898500: system.cpu.commit: Inserting PC (0x14468=>0x1446c).(0=>1) [sn:466] [tid:0] into ROB.
 898500: system.cpu.rob: Adding inst PC (0x14468=>0x1446c).(0=>1) to the ROB.
 898500: system.cpu.rob: [tid:0] Now has 2 instructions.
 898500: system.cpu.commit: Inserting PC (0x1446c=>0x14470).(0=>1) [sn:467] [tid:0] into ROB.
 898500: system.cpu.rob: Adding inst PC (0x1446c=>0x14470).(0=>1) to the ROB.
 898500: system.cpu.rob: [tid:0] Now has 3 instructions.
 898500: system.cpu.commit: Trying to commit instructions in the ROB.
 898500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:465] PC (0x14464=>0x14468).(0=>1) is head of ROB and not ready
 898500: system.cpu.commit: [tid:0]: ROB has 3 insts & 37 free entries.
 898500: system.cpu.commit: Activity This Cycle.
 898500: system.cpu: Activity: 11
 898500: system.cpu: Scheduling next tick!
 899000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 899000: system.cpu.fetch: Running stage.
 899000: system.cpu.fetch: Attempting to fetch from [tid:0]
 899000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 899000: global: DynInst: [sn:481] Instruction created. Instcount for system.cpu = 69
 899000: system.cpu.fetch: [tid:0]: Instruction PC 0x1452c (0) created [sn:481].
 899000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #344]
 899000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 899000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14530=>0x14534).(0=>1).
 899000: system.cpu.fetch: [tid:0] Fetching cache line 0x14530 for addr 0x14530
 899000: system.cpu: CPU already running.
 899000: system.cpu.fetch: Fetch: Doing instruction read.
 899000: system.cpu.fetch: [tid:0]: Doing Icache access.
 899000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 899000: system.cpu.fetch: Deactivating stage.
 899000: system.cpu: Activity: 10
 899000: system.cpu.fetch: [tid:0][sn:481]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 899000: system.cpu.fetch: Activity this cycle.
 899000: system.cpu: Activity: 11
 899000: system.cpu.decode: Processing [tid:0]
 899000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 899000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 899000: system.cpu.decode: [tid:0]: Processing instruction [sn:472] with PC (0x14508=>0x1450c).(0=>1)
 899000: system.cpu.decode: [tid:0]: Processing instruction [sn:473] with PC (0x1450c=>0x14510).(0=>1)
 899000: system.cpu.decode: [tid:0]: Processing instruction [sn:474] with PC (0x14510=>0x14514).(0=>1)
 899000: system.cpu.decode: Activity this cycle.
 899000: system.cpu.rename: Processing [tid:0]
 899000: system.cpu.rename: [tid:0]: Free IQ: 60, Free ROB: 37, Free LQ: 16, Free SQ: 16
 899000: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 899000: system.cpu.rename: calcFreeROBEntires: free robEntries: 37, instsInProgress: 4, dispatched Insts: 3
 899000: system.cpu.rename: [tid:0]: 36 rob free
 899000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 60, instsInProgress: 4, dispatched Insts: 3
 899000: system.cpu.rename: [tid:0]: 59 iq free
 899000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 1
 899000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 899000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 899000: system.cpu.iew: Issue: Processing [tid:0]
 899000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 899000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14470=>0x14474).(0=>1) [sn:468] [tid:0] to IQ.
 899000: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:468]
 899000: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:465]
 899000: system.cpu.iew: IXU: Instruction[sn:466] is not ready (Src:55).
 899000: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:465]
 899000: global: RegFile: Access to cc register 325, has data 0
 899000: global: RegFile: Access to cc register 325, has data 0
 899000: global: RegFile: Access to cc register 325, has data 0
 899000: global: RegFile: Access to int register 119, has data 0x6
 899000: global: RegFile: Setting int register 55 to 0x3
 899000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 899000: system.cpu.iew: IXU: ***There is still left instruction that is notexecuted in IXU.***
 899000: system.cpu.iq: Waking dependents of completed instruction.
 899000: system.cpu.iq: Waking any dependents on register 55.
 899000: system.cpu.iq: Waking up a dependent instruction, [sn:467] PC (0x1446c=>0x14470).(0=>1).
 899000: global: [sn:467] has 5 ready out of 7 sources. RTI 0)
 899000: global: DynInst: [sn:218] Instruction destroyed. Instcount for system.cpu = 68
 899000: system.cpu.iew: IXU: Instruction can't be executed in 1th stage, so moved to 2th stage's buffer. [sn:466]
 899000: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:468]
 899000: system.cpu.iew: Sending instructions to commit, [sn:465] PC (0x14464=>0x14468).(0=>1).
 899000: system.cpu.iew: Setting Destination Register 55
 899000: system.cpu.scoreboard: Setting reg 55 as ready
 899000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 899000: system.cpu.iq: Not able to schedule any instructions.
 899000: system.cpu.iew: Processing [tid:0]
 899000: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 899000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 899000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 899000: system.cpu.iew: IQ has 59 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 16 free entries.
 899000: system.cpu.commit: Getting instructions from Rename stage.
 899000: system.cpu.commit: Inserting PC (0x14470=>0x14474).(0=>1) [sn:468] [tid:0] into ROB.
 899000: system.cpu.rob: Adding inst PC (0x14470=>0x14474).(0=>1) to the ROB.
 899000: system.cpu.rob: [tid:0] Now has 4 instructions.
 899000: system.cpu.commit: Trying to commit instructions in the ROB.
 899000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:465] PC (0x14464=>0x14468).(0=>1) is head of ROB and not ready
 899000: system.cpu.commit: [tid:0]: ROB has 4 insts & 36 free entries.
 899000: system.cpu.commit: Activity This Cycle.
 899000: system.cpu: Activity: 10
 899000: system.cpu: Scheduling next tick!
 899500: system.cpu.icache_port: Fetch unit received timing
 899500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 899500: system.cpu: CPU already running.
 899500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 899500: system.cpu.fetch: Activating stage.
 899500: system.cpu: Activity: 11
 899500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 899500: system.cpu.fetch: Running stage.
 899500: system.cpu.fetch: Attempting to fetch from [tid:0]
 899500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 899500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 899500: global: DynInst: [sn:482] Instruction created. Instcount for system.cpu = 69
 899500: system.cpu.fetch: [tid:0]: Instruction PC 0x14530 (0) created [sn:482].
 899500: system.cpu.fetch: [tid:0]: Instruction is:   str   fp, [r2, #0]
 899500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 899500: global: DynInst: [sn:483] Instruction created. Instcount for system.cpu = 70
 899500: system.cpu.fetch: [tid:0]: Instruction PC 0x14534 (0) created [sn:483].
 899500: system.cpu.fetch: [tid:0]: Instruction is:   str   r9, [r3, #0]
 899500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 899500: global: DynInst: [sn:484] Instruction created. Instcount for system.cpu = 71
 899500: system.cpu.fetch: [tid:0]: Instruction PC 0x14538 (0) created [sn:484].
 899500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #336]
 899500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 899500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 899500: system.cpu.fetch: [tid:0][sn:482]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 899500: system.cpu.fetch: [tid:0][sn:483]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 899500: system.cpu.fetch: [tid:0][sn:484]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 899500: system.cpu.fetch: Activity this cycle.
 899500: system.cpu: Activity: 12
 899500: system.cpu.decode: Processing [tid:0]
 899500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 899500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 899500: system.cpu.decode: [tid:0]: Processing instruction [sn:475] with PC (0x14514=>0x14518).(0=>1)
 899500: system.cpu.decode: [tid:0]: Processing instruction [sn:476] with PC (0x14518=>0x1451c).(0=>1)
 899500: system.cpu.decode: [tid:0]: Processing instruction [sn:477] with PC (0x1451c=>0x14520).(0=>1)
 899500: system.cpu.decode: Activity this cycle.
 899500: system.cpu.rename: Processing [tid:0]
 899500: system.cpu.rename: [tid:0]: Free IQ: 60, Free ROB: 36, Free LQ: 16, Free SQ: 16
 899500: system.cpu.rename: [tid:0]: 1 instructions not yet in ROB
 899500: system.cpu.rename: calcFreeROBEntires: free robEntries: 36, instsInProgress: 1, dispatched Insts: 1
 899500: system.cpu.rename: [tid:0]: 36 rob free
 899500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 60, instsInProgress: 1, dispatched Insts: 1
 899500: system.cpu.rename: [tid:0]: 60 iq free
 899500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 899500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 899500: system.cpu.rename: calcFreeROBEntires: free robEntries: 36, instsInProgress: 1, dispatched Insts: 1
 899500: system.cpu.rename: [tid:0]: 36 rob free
 899500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 60, instsInProgress: 1, dispatched Insts: 1
 899500: system.cpu.rename: [tid:0]: 60 iq free
 899500: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 899500: system.cpu.rename: [tid:0]: 1 insts pipelining from Rename | 1 insts dispatched to IQ last cycle.
 899500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 899500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 899500: system.cpu.rename: [tid:0]: Processing instruction [sn:469] with PC (0x14500=>0x14504).(0=>1).
 899500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0 (flattened 0), got phys reg 2
 899500: system.cpu.rename: [tid:0]: Register 2 is ready.
 899500: global: [sn:469] has 1 ready out of 5 sources. RTI 0)
 899500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 899500: system.cpu.rename: [tid:0]: Register 960 is ready.
 899500: global: [sn:469] has 2 ready out of 5 sources. RTI 0)
 899500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 899500: system.cpu.rename: [tid:0]: Register 325 is ready.
 899500: global: [sn:469] has 3 ready out of 5 sources. RTI 0)
 899500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 899500: system.cpu.rename: [tid:0]: Register 325 is ready.
 899500: global: [sn:469] has 4 ready out of 5 sources. RTI 0)
 899500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 899500: system.cpu.rename: [tid:0]: Register 325 is ready.
 899500: global: [sn:469] has 5 ready out of 5 sources. RTI 0)
 899500: global: Renamed reg 3 to physical reg 43 old mapping was 55
 899500: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 43.
 899500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=6), [sn:469].
 899500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 899500: system.cpu.rename: [tid:0]: Processing instruction [sn:470] with PC (0x14500=>0x14504).(1=>2).
 899500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 899500: system.cpu.rename: [tid:0]: Register 325 is ready.
 899500: global: [sn:470] has 1 ready out of 4 sources. RTI 0)
 899500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 899500: system.cpu.rename: [tid:0]: Register 325 is ready.
 899500: global: [sn:470] has 2 ready out of 4 sources. RTI 0)
 899500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 899500: system.cpu.rename: [tid:0]: Register 325 is ready.
 899500: global: [sn:470] has 3 ready out of 4 sources. RTI 0)
 899500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0 (flattened 0), got phys reg 2
 899500: system.cpu.rename: [tid:0]: Register 2 is ready.
 899500: global: [sn:470] has 4 ready out of 4 sources. RTI 0)
 899500: global: Renamed reg 0 to physical reg 14 old mapping was 2
 899500: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 14.
 899500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=7), [sn:470].
 899500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 899500: system.cpu.rename: [tid:0]: Processing instruction [sn:471] with PC (0x14504=>0x14508).(0=>1).
 899500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 899500: system.cpu.rename: [tid:0]: Register 325 is ready.
 899500: global: [sn:471] has 1 ready out of 4 sources. RTI 0)
 899500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 899500: system.cpu.rename: [tid:0]: Register 325 is ready.
 899500: global: [sn:471] has 2 ready out of 4 sources. RTI 0)
 899500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 899500: system.cpu.rename: [tid:0]: Register 325 is ready.
 899500: global: [sn:471] has 3 ready out of 4 sources. RTI 0)
 899500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 43
 899500: system.cpu.rename: [tid:0]: Register 43 is not ready.
 899500: global: Renamed reg 0 to physical reg 428 old mapping was 425
 899500: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 428.
 899500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=8), [sn:471].
 899500: global: Renamed reg 2 to physical reg 429 old mapping was 426
 899500: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 429.
 899500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=9), [sn:471].
 899500: global: Renamed reg 1 to physical reg 430 old mapping was 427
 899500: system.cpu.rename: [tid:0]: Renaming arch reg 1 to physical reg 430.
 899500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=10), [sn:471].
 899500: system.cpu.rename: Activity this cycle.
 899500: system.cpu.iew: Issue: Processing [tid:0]
 899500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 899500: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:468]
 899500: system.cpu.iew: IXU: Instruction is ready to issue in 2th buffer. [sn:466]
 899500: system.cpu.iew: IXU: Instruction is executed in 2th stage.  [sn:466]
 899500: global: RegFile: Access to cc register 325, has data 0
 899500: global: RegFile: Access to cc register 325, has data 0
 899500: global: RegFile: Access to cc register 325, has data 0
 899500: global: RegFile: Access to int register 55, has data 0x3
 899500: global: RegFile: Setting cc register 425 to 0x2
 899500: global: RegFile: Setting cc register 426 to 0
 899500: global: RegFile: Setting cc register 427 to 0
 899500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 899500: system.cpu.iq: Waking dependents of completed instruction.
 899500: system.cpu.iq: Waking any dependents on register 425.
 899500: system.cpu.iq: Waking up a dependent instruction, [sn:467] PC (0x1446c=>0x14470).(0=>1).
 899500: global: [sn:467] has 6 ready out of 7 sources. RTI 0)
 899500: system.cpu.iq: Waking any dependents on register 426.
 899500: system.cpu.iq: Waking any dependents on register 427.
 899500: system.cpu.iq: Waking up a dependent instruction, [sn:467] PC (0x1446c=>0x14470).(0=>1).
 899500: global: [sn:467] has 7 ready out of 7 sources. RTI 0)
 899500: system.cpu.iq: Checking if memory instruction can issue.
 899500: system.cpu.memDep0: Marking registers as ready for instruction PC (0x1446c=>0x14470).(0=>1) [sn:467].
 899500: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
 899500: system.cpu.memDep0: Adding instruction [sn:467] to the ready list.
 899500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1446c=>0x14470).(0=>1) opclass:32 [sn:467].
 899500: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:468]
 899500: global: RegFile: Access to cc register 325, has data 0
 899500: global: RegFile: Access to cc register 325, has data 0
 899500: global: RegFile: Access to cc register 325, has data 0
 899500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1, wbActual:1
 899500: system.cpu.iq: Waking dependents of completed instruction.
 899500: system.cpu.iew: Sending instructions to commit, [sn:466] PC (0x14468=>0x1446c).(0=>1).
 899500: system.cpu.iew: Setting Destination Register 425
 899500: system.cpu.scoreboard: Setting reg 425 as ready
 899500: system.cpu.iew: Setting Destination Register 426
 899500: system.cpu.scoreboard: Setting reg 426 as ready
 899500: system.cpu.iew: Setting Destination Register 427
 899500: system.cpu.scoreboard: Setting reg 427 as ready
 899500: system.cpu.iew: Sending instructions to commit, [sn:468] PC (0x14470=>0x14500).(0=>1).
 899500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 899500: system.cpu.iq: Thread 0: Issuing instruction PC (0x1446c=>0x14470).(0=>1) [sn:467]
 899500: system.cpu.memDep0: Issuing instruction PC 0x1446c [sn:467].
 899500: system.cpu.iew: Processing [tid:0]
 899500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 899500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 899500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 899500: system.cpu.iew: IQ has 59 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 16 free entries.
 899500: system.cpu.commit: Getting instructions from Rename stage.
 899500: system.cpu.commit: Trying to commit instructions in the ROB.
 899500: system.cpu.commit: [tid:0]: Marking PC (0x14464=>0x14468).(0=>1), [sn:465] ready within ROB.
 899500: system.cpu.commit: [tid:0]: Instruction [sn:465] PC (0x14464=>0x14468).(0=>1) is head of ROB and ready to commit
 899500: system.cpu.commit: [tid:0]: ROB has 4 insts & 36 free entries.
 899500: system.cpu.commit: Activating stage.
 899500: system.cpu: Activity: 13
 899500: system.cpu: Activity: 12
 899500: system.cpu: Scheduling next tick!
 900000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 900000: system.cpu.fetch: Running stage.
 900000: system.cpu.fetch: Attempting to fetch from [tid:0]
 900000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 900000: global: DynInst: [sn:485] Instruction created. Instcount for system.cpu = 72
 900000: system.cpu.fetch: [tid:0]: Instruction PC 0x1453c (0) created [sn:485].
 900000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #336]
 900000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 900000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14540=>0x14544).(0=>1).
 900000: system.cpu.fetch: [tid:0] Fetching cache line 0x14540 for addr 0x14540
 900000: system.cpu: CPU already running.
 900000: system.cpu.fetch: Fetch: Doing instruction read.
 900000: system.cpu.fetch: [tid:0]: Doing Icache access.
 900000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 900000: system.cpu.fetch: Deactivating stage.
 900000: system.cpu: Activity: 11
 900000: system.cpu.fetch: [tid:0][sn:485]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 900000: system.cpu.fetch: Activity this cycle.
 900000: system.cpu: Activity: 12
 900000: system.cpu.decode: Processing [tid:0]
 900000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 900000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 900000: system.cpu.decode: [tid:0]: Processing instruction [sn:478] with PC (0x14520=>0x14524).(0=>1)
 900000: system.cpu.decode: [tid:0]: Processing instruction [sn:479] with PC (0x14524=>0x14528).(0=>1)
 900000: system.cpu.decode: [tid:0]: Processing instruction [sn:480] with PC (0x14528=>0x1452c).(0=>1)
 900000: system.cpu.decode: Activity this cycle.
 900000: system.cpu.rename: Processing [tid:0]
 900000: system.cpu.rename: [tid:0]: Free IQ: 60, Free ROB: 36, Free LQ: 16, Free SQ: 16
 900000: system.cpu.rename: [tid:0]: 3 instructions not yet in ROB
 900000: system.cpu.rename: calcFreeROBEntires: free robEntries: 36, instsInProgress: 3, dispatched Insts: 0
 900000: system.cpu.rename: [tid:0]: 33 rob free
 900000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 60, instsInProgress: 3, dispatched Insts: 0
 900000: system.cpu.rename: [tid:0]: 57 iq free
 900000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 0
 900000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 900000: system.cpu.rename: calcFreeROBEntires: free robEntries: 36, instsInProgress: 3, dispatched Insts: 0
 900000: system.cpu.rename: [tid:0]: 33 rob free
 900000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 60, instsInProgress: 3, dispatched Insts: 0
 900000: system.cpu.rename: [tid:0]: 57 iq free
 900000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 900000: system.cpu.rename: [tid:0]: 3 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 900000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 900000: system.cpu.rename: [tid:0]: Processing instruction [sn:472] with PC (0x14508=>0x1450c).(0=>1).
 900000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1536 (flattened 0), got phys reg 428
 900000: system.cpu.rename: [tid:0]: Register 428 is not ready.
 900000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 900000: system.cpu.rename: [tid:0]: Register 325 is ready.
 900000: global: [sn:472] has 1 ready out of 3 sources. RTI 0)
 900000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 900000: system.cpu.rename: [tid:0]: Register 325 is ready.
 900000: global: [sn:472] has 2 ready out of 3 sources. RTI 0)
 900000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 900000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 0
 900000: system.cpu.rename: [tid:0]: Processing instruction [sn:473] with PC (0x1450c=>0x14510).(0=>1).
 900000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 52
 900000: system.cpu.rename: [tid:0]: Register 52 is not ready.
 900000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 900000: system.cpu.rename: [tid:0]: Register 960 is ready.
 900000: global: [sn:473] has 1 ready out of 5 sources. RTI 0)
 900000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 900000: system.cpu.rename: [tid:0]: Register 325 is ready.
 900000: global: [sn:473] has 2 ready out of 5 sources. RTI 0)
 900000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 900000: system.cpu.rename: [tid:0]: Register 325 is ready.
 900000: global: [sn:473] has 3 ready out of 5 sources. RTI 0)
 900000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 900000: system.cpu.rename: [tid:0]: Register 325 is ready.
 900000: global: [sn:473] has 4 ready out of 5 sources. RTI 0)
 900000: global: Renamed reg 3 to physical reg 49 old mapping was 43
 900000: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 49.
 900000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=11), [sn:473].
 900000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 900000: system.cpu.rename: [tid:0]: Processing instruction [sn:474] with PC (0x14510=>0x14514).(0=>1).
 900000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 900000: system.cpu.rename: [tid:0]: Register 325 is ready.
 900000: global: [sn:474] has 1 ready out of 4 sources. RTI 0)
 900000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 900000: system.cpu.rename: [tid:0]: Register 325 is ready.
 900000: global: [sn:474] has 2 ready out of 4 sources. RTI 0)
 900000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 900000: system.cpu.rename: [tid:0]: Register 325 is ready.
 900000: global: [sn:474] has 3 ready out of 4 sources. RTI 0)
 900000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2 (flattened 2), got phys reg 51
 900000: system.cpu.rename: [tid:0]: Register 51 is ready.
 900000: global: [sn:474] has 4 ready out of 4 sources. RTI 0)
 900000: global: Renamed reg 0 to physical reg 431 old mapping was 428
 900000: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 431.
 900000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=12), [sn:474].
 900000: global: Renamed reg 2 to physical reg 432 old mapping was 429
 900000: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 432.
 900000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=13), [sn:474].
 900000: global: Renamed reg 1 to physical reg 433 old mapping was 430
 900000: system.cpu.rename: [tid:0]: Renaming arch reg 1 to physical reg 433.
 900000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=14), [sn:474].
 900000: system.cpu.rename: Activity this cycle.
 900000: system.cpu.iew: Issue: Processing [tid:0]
 900000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 900000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14500=>0x14504).(0=>1) [sn:469] [tid:0] to IQ.
 900000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:469]
 900000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 900000: system.cpu.iew.lsq.thread0: Inserting load PC (0x14500=>0x14504).(0=>1), idx:14 [sn:469]
 900000: system.cpu.iq: Adding instruction [sn:469] PC (0x14500=>0x14504).(0=>1) to the IQ.
 900000: memdepentry: Memory dependency entry created.  memdep_count=2 (0x14500=>0x14504).(0=>1)
 900000: global: Inst 0x14500 with index 320 had no SSID
 900000: system.cpu.memDep0: No dependency for inst PC (0x14500=>0x14504).(0=>1) [sn:469].
 900000: system.cpu.memDep0: Adding instruction [sn:469] to the ready list.
 900000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14500=>0x14504).(0=>1) opclass:32 [sn:469].
 900000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14500=>0x14504).(1=>2) [sn:470] [tid:0] to IQ.
 900000: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:470]
 900000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14504=>0x14508).(0=>1) [sn:471] [tid:0] to IQ.
 900000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:471]
 900000: system.cpu.iq: Adding instruction [sn:471] PC (0x14504=>0x14508).(0=>1) to the IQ.
 900000: system.cpu.iq: Instruction PC (0x14504=>0x14508).(0=>1) has src reg 43 that is being added to the dependency chain.
 900000: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:470]
 900000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 900000: system.cpu.iq: Thread 0: Issuing instruction PC (0x14500=>0x14504).(0=>1) [sn:469]
 900000: system.cpu.memDep0: Issuing instruction PC 0x14500 [sn:469].
 900000: system.cpu.iew: Processing [tid:0]
 900000: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 900000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 900000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 900000: system.cpu.iew: IQ has 57 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 16 free entries.
 900000: system.cpu.commit: Getting instructions from Rename stage.
 900000: system.cpu.commit: Inserting PC (0x14500=>0x14504).(0=>1) [sn:469] [tid:0] into ROB.
 900000: system.cpu.rob: Adding inst PC (0x14500=>0x14504).(0=>1) to the ROB.
 900000: system.cpu.rob: [tid:0] Now has 5 instructions.
 900000: system.cpu.commit: Inserting PC (0x14500=>0x14504).(1=>2) [sn:470] [tid:0] into ROB.
 900000: system.cpu.rob: Adding inst PC (0x14500=>0x14504).(1=>2) to the ROB.
 900000: system.cpu.rob: [tid:0] Now has 6 instructions.
 900000: system.cpu.commit: Inserting PC (0x14504=>0x14508).(0=>1) [sn:471] [tid:0] into ROB.
 900000: system.cpu.rob: Adding inst PC (0x14504=>0x14508).(0=>1) to the ROB.
 900000: system.cpu.rob: [tid:0] Now has 7 instructions.
 900000: system.cpu.commit: Trying to commit instructions in the ROB.
 900000: system.cpu.commit: Trying to commit head instruction, [sn:465] [tid:0]
 900000: system.cpu.commit: Committing instruction with [sn:465] PC (0x14464=>0x14468).(0=>1)
 900000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14464=>0x14468).(0=>1), [sn:465]
 900000: system.cpu: Removing committed instruction [tid:0] PC (0x14464=>0x14468).(0=>1) [sn:465]
 900000: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:465]
 900000: system.cpu.commit: [tid:0]: Marking PC (0x14468=>0x1446c).(0=>1), [sn:466] ready within ROB.
 900000: system.cpu.commit: [tid:0]: Marking PC (0x14470=>0x14500).(0=>1), [sn:468] ready within ROB.
 900000: system.cpu.commit: [tid:0]: Instruction [sn:466] PC (0x14468=>0x1446c).(0=>1) is head of ROB and ready to commit
 900000: system.cpu.commit: [tid:0]: ROB has 6 insts & 34 free entries.
 900000: system.cpu.commit: Activity This Cycle.
 900000: system.cpu: Activity: 11
 900000: system.cpu: Removing instruction, [tid:0] [sn:465] PC (0x14464=>0x14468).(0=>1)
 900000: system.cpu: Scheduling next tick!
 900000: system.cpu.iq: Processing FU completion [sn:467]
 900000: system.cpu: CPU already running.
 900500: system.cpu.icache_port: Fetch unit received timing
 900500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 900500: system.cpu: CPU already running.
 900500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 900500: system.cpu.fetch: Activating stage.
 900500: system.cpu: Activity: 12
 900500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 900500: system.cpu.fetch: Running stage.
 900500: system.cpu.fetch: Attempting to fetch from [tid:0]
 900500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 900500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 900500: global: DynInst: [sn:486] Instruction created. Instcount for system.cpu = 73
 900500: system.cpu.fetch: [tid:0]: Instruction PC 0x14540 (0) created [sn:486].
 900500: system.cpu.fetch: [tid:0]: Instruction is:   str   r10, [r2, #0]
 900500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 900500: global: DynInst: [sn:487] Instruction created. Instcount for system.cpu = 74
 900500: system.cpu.fetch: [tid:0]: Instruction PC 0x14544 (0) created [sn:487].
 900500: system.cpu.fetch: [tid:0]: Instruction is:   str   r8, [r3, #0]
 900500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 900500: global: DynInst: [sn:488] Instruction created. Instcount for system.cpu = 75
 900500: system.cpu.fetch: [tid:0]: Instruction PC 0x14548 (0) created [sn:488].
 900500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #328]
 900500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 900500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 900500: system.cpu.fetch: [tid:0][sn:486]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 900500: system.cpu.fetch: [tid:0][sn:487]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 900500: system.cpu.fetch: [tid:0][sn:488]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 900500: system.cpu.fetch: Activity this cycle.
 900500: system.cpu: Activity: 13
 900500: system.cpu.decode: Processing [tid:0]
 900500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 900500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 900500: system.cpu.decode: [tid:0]: Processing instruction [sn:481] with PC (0x1452c=>0x14530).(0=>1)
 900500: system.cpu.decode: Activity this cycle.
 900500: system.cpu.rename: Processing [tid:0]
 900500: system.cpu.rename: [tid:0]: Free IQ: 60, Free ROB: 34, Free LQ: 16, Free SQ: 16
 900500: system.cpu.rename: [tid:0]: 6 instructions not yet in ROB
 900500: system.cpu.rename: calcFreeROBEntires: free robEntries: 34, instsInProgress: 6, dispatched Insts: 3
 900500: system.cpu.rename: [tid:0]: 31 rob free
 900500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 60, instsInProgress: 6, dispatched Insts: 3
 900500: system.cpu.rename: [tid:0]: 57 iq free
 900500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 2, loads dispatchedToLQ: 1
 900500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 900500: system.cpu.rename: calcFreeROBEntires: free robEntries: 34, instsInProgress: 6, dispatched Insts: 3
 900500: system.cpu.rename: [tid:0]: 31 rob free
 900500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 60, instsInProgress: 6, dispatched Insts: 3
 900500: system.cpu.rename: [tid:0]: 57 iq free
 900500: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 900500: system.cpu.rename: [tid:0]: 6 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 900500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 900500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 2, loads dispatchedToLQ: 1
 900500: system.cpu.rename: [tid:0]: Processing instruction [sn:475] with PC (0x14514=>0x14518).(0=>1).
 900500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 52
 900500: system.cpu.rename: [tid:0]: Register 52 is not ready.
 900500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 900500: system.cpu.rename: [tid:0]: Register 960 is ready.
 900500: global: [sn:475] has 1 ready out of 5 sources. RTI 0)
 900500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 900500: system.cpu.rename: [tid:0]: Register 325 is ready.
 900500: global: [sn:475] has 2 ready out of 5 sources. RTI 0)
 900500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 900500: system.cpu.rename: [tid:0]: Register 325 is ready.
 900500: global: [sn:475] has 3 ready out of 5 sources. RTI 0)
 900500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 900500: system.cpu.rename: [tid:0]: Register 325 is ready.
 900500: global: [sn:475] has 4 ready out of 5 sources. RTI 0)
 900500: global: Renamed reg 2 to physical reg 3 old mapping was 51
 900500: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 3.
 900500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=15), [sn:475].
 900500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 900500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 16, storesInProgress: 0, stores dispatchedToSQ: 0
 900500: system.cpu.rename: [tid:0]: Processing instruction [sn:476] with PC (0x14518=>0x1451c).(0=>1).
 900500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 49
 900500: system.cpu.rename: [tid:0]: Register 49 is not ready.
 900500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 900500: system.cpu.rename: [tid:0]: Register 960 is ready.
 900500: global: [sn:476] has 1 ready out of 6 sources. RTI 0)
 900500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 900500: system.cpu.rename: [tid:0]: Register 325 is ready.
 900500: global: [sn:476] has 2 ready out of 6 sources. RTI 0)
 900500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 900500: system.cpu.rename: [tid:0]: Register 325 is ready.
 900500: global: [sn:476] has 3 ready out of 6 sources. RTI 0)
 900500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 900500: system.cpu.rename: [tid:0]: Register 325 is ready.
 900500: global: [sn:476] has 4 ready out of 6 sources. RTI 0)
 900500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 5 (flattened 5), got phys reg 47
 900500: system.cpu.rename: [tid:0]: Register 47 is ready.
 900500: global: [sn:476] has 5 ready out of 6 sources. RTI 0)
 900500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 900500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 3, loads dispatchedToLQ: 1
 900500: system.cpu.rename: [tid:0]: Processing instruction [sn:477] with PC (0x1451c=>0x14520).(0=>1).
 900500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13 (flattened 13), got phys reg 77
 900500: system.cpu.rename: [tid:0]: Register 77 is ready.
 900500: global: [sn:477] has 1 ready out of 5 sources. RTI 0)
 900500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 900500: system.cpu.rename: [tid:0]: Register 960 is ready.
 900500: global: [sn:477] has 2 ready out of 5 sources. RTI 0)
 900500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 900500: system.cpu.rename: [tid:0]: Register 325 is ready.
 900500: global: [sn:477] has 3 ready out of 5 sources. RTI 0)
 900500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 900500: system.cpu.rename: [tid:0]: Register 325 is ready.
 900500: global: [sn:477] has 4 ready out of 5 sources. RTI 0)
 900500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 900500: system.cpu.rename: [tid:0]: Register 325 is ready.
 900500: global: [sn:477] has 5 ready out of 5 sources. RTI 0)
 900500: global: Renamed reg 3 to physical reg 0 old mapping was 49
 900500: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 0.
 900500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=16), [sn:477].
 900500: system.cpu.rename: Activity this cycle.
 900500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=16), until [sn:465].
 900500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 119, [sn:465].
 900500: system.cpu.freelist: Freeing register 119.
 900500: system.cpu.iew: Issue: Processing [tid:0]
 900500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 900500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14508=>0x1450c).(0=>1) [sn:472] [tid:0] to IQ.
 900500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:472]
 900500: system.cpu.iq: Adding instruction [sn:472] PC (0x14508=>0x1450c).(0=>1) to the IQ.
 900500: system.cpu.iq: Instruction PC (0x14508=>0x1450c).(0=>1) has src reg 428 that is being added to the dependency chain.
 900500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1450c=>0x14510).(0=>1) [sn:473] [tid:0] to IQ.
 900500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:473]
 900500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 900500: system.cpu.iew.lsq.thread0: Inserting load PC (0x1450c=>0x14510).(0=>1), idx:15 [sn:473]
 900500: system.cpu.iq: Adding instruction [sn:473] PC (0x1450c=>0x14510).(0=>1) to the IQ.
 900500: system.cpu.iq: Instruction PC (0x1450c=>0x14510).(0=>1) has src reg 52 that is being added to the dependency chain.
 900500: global: DynInst: [sn:210] Instruction destroyed. Instcount for system.cpu = 74
 900500: memdepentry: Memory dependency entry created.  memdep_count=3 (0x1450c=>0x14510).(0=>1)
 900500: global: Inst 0x1450c with index 323 had no SSID
 900500: system.cpu.memDep0: No dependency for inst PC (0x1450c=>0x14510).(0=>1) [sn:473].
 900500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14510=>0x14514).(0=>1) [sn:474] [tid:0] to IQ.
 900500: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:474]
 900500: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:470]
 900500: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:470]
 900500: global: RegFile: Access to cc register 325, has data 0
 900500: global: RegFile: Access to cc register 325, has data 0
 900500: global: RegFile: Access to cc register 325, has data 0
 900500: global: RegFile: Access to int register 2, has data 0xbefffef8
 900500: global: RegFile: Setting int register 14 to 0xbeffff00
 900500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 900500: system.cpu.iq: Waking dependents of completed instruction.
 900500: system.cpu.iq: Waking any dependents on register 14.
 900500: global: DynInst: [sn:212] Instruction destroyed. Instcount for system.cpu = 73
 900500: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:474]
 900500: system.cpu.iew: Execute: Executing instructions from IQ.
 900500: system.cpu.iew: Execute: Processing PC (0x1446c=>0x14470).(0=>1), [tid:0] [sn:467].
 900500: system.cpu.iew: Execute: Calculating address for memory reference.
 900500: system.cpu.iew.lsq.thread0: Executing load PC (0x1446c=>0x14470).(0=>1), [sn:467]
 900500: global: RegFile: Access to cc register 425, has data 0x2
 900500: global: RegFile: Access to cc register 427, has data 0
 900500: global: RegFile: Access to cc register 325, has data 0
 900500: global: RegFile: Access to int register 55, has data 0x3
 900500: system.cpu.iew.lsq.thread0: Read called, load idx: 13, store idx: -1, storeHead: 10 addr: 0xc480
 900500: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:467] PC (0x1446c=>0x14470).(0=>1)
 900500: system.cpu.iew: Sending instructions to commit, [sn:470] PC (0x14500=>0x14504).(1=>2).
 900500: system.cpu.iew: Setting Destination Register 14
 900500: system.cpu.scoreboard: Setting reg 14 as ready
 900500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 900500: system.cpu.iq: Not able to schedule any instructions.
 900500: system.cpu.iew: Processing [tid:0]
 900500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:465]
 900500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 900500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 900500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 900500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 900500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 900500: system.cpu.iew: IQ has 55 free entries (Can schedule: 0).  LQ has 13 free entries. SQ has 16 free entries.
 900500: system.cpu.iew: Activity this cycle.
 900500: system.cpu.commit: Getting instructions from Rename stage.
 900500: system.cpu.commit: Inserting PC (0x14508=>0x1450c).(0=>1) [sn:472] [tid:0] into ROB.
 900500: system.cpu.rob: Adding inst PC (0x14508=>0x1450c).(0=>1) to the ROB.
 900500: system.cpu.rob: [tid:0] Now has 7 instructions.
 900500: system.cpu.commit: Inserting PC (0x1450c=>0x14510).(0=>1) [sn:473] [tid:0] into ROB.
 900500: system.cpu.rob: Adding inst PC (0x1450c=>0x14510).(0=>1) to the ROB.
 900500: system.cpu.rob: [tid:0] Now has 8 instructions.
 900500: system.cpu.commit: Inserting PC (0x14510=>0x14514).(0=>1) [sn:474] [tid:0] into ROB.
 900500: system.cpu.rob: Adding inst PC (0x14510=>0x14514).(0=>1) to the ROB.
 900500: system.cpu.rob: [tid:0] Now has 9 instructions.
 900500: system.cpu.commit: Trying to commit instructions in the ROB.
 900500: system.cpu.commit: Trying to commit head instruction, [sn:466] [tid:0]
 900500: system.cpu.commit: Committing instruction with [sn:466] PC (0x14468=>0x1446c).(0=>1)
 900500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14468=>0x1446c).(0=>1), [sn:466]
 900500: system.cpu: Removing committed instruction [tid:0] PC (0x14468=>0x1446c).(0=>1) [sn:466]
 900500: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:466]
 900500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:467] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 900500: system.cpu.commit: [tid:0]: ROB has 8 insts & 32 free entries.
 900500: system.cpu.commit: Activity This Cycle.
 900500: system.cpu.commit: Deactivating stage.
 900500: system.cpu: Activity: 12
 900500: system.cpu: Activity: 11
 900500: system.cpu: Removing instruction, [tid:0] [sn:466] PC (0x14468=>0x1446c).(0=>1)
 900500: system.cpu: Scheduling next tick!
 900500: system.cpu.iq: Processing FU completion [sn:469]
 900500: system.cpu: CPU already running.
 901000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 901000: system.cpu.fetch: Running stage.
 901000: system.cpu.fetch: Attempting to fetch from [tid:0]
 901000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 901000: global: DynInst: [sn:489] Instruction created. Instcount for system.cpu = 74
 901000: system.cpu.fetch: [tid:0]: Instruction PC 0x1454c (0) created [sn:489].
 901000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [sp, #0]
 901000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 901000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14550=>0x14554).(0=>1).
 901000: system.cpu.fetch: [tid:0] Fetching cache line 0x14550 for addr 0x14550
 901000: system.cpu: CPU already running.
 901000: system.cpu.fetch: Fetch: Doing instruction read.
 901000: system.cpu.fetch: [tid:0]: Doing Icache access.
 901000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 901000: system.cpu.fetch: Deactivating stage.
 901000: system.cpu: Activity: 10
 901000: system.cpu.fetch: [tid:0][sn:489]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 901000: system.cpu.fetch: Activity this cycle.
 901000: system.cpu: Activity: 11
 901000: system.cpu.decode: Processing [tid:0]
 901000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 901000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 901000: system.cpu.decode: [tid:0]: Processing instruction [sn:482] with PC (0x14530=>0x14534).(0=>1)
 901000: system.cpu.decode: [tid:0]: Processing instruction [sn:483] with PC (0x14534=>0x14538).(0=>1)
 901000: system.cpu.decode: [tid:0]: Processing instruction [sn:484] with PC (0x14538=>0x1453c).(0=>1)
 901000: system.cpu.decode: Activity this cycle.
 901000: system.cpu.rename: Processing [tid:0]
 901000: system.cpu.rename: [tid:0]: Free IQ: 55, Free ROB: 32, Free LQ: 13, Free SQ: 16
 901000: system.cpu.rename: [tid:0]: 6 instructions not yet in ROB
 901000: system.cpu.rename: calcFreeROBEntires: free robEntries: 32, instsInProgress: 6, dispatched Insts: 3
 901000: system.cpu.rename: [tid:0]: 29 rob free
 901000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 55, instsInProgress: 6, dispatched Insts: 3
 901000: system.cpu.rename: [tid:0]: 52 iq free
 901000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 3, loads dispatchedToLQ: 1
 901000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 901000: system.cpu.rename: calcFreeROBEntires: free robEntries: 32, instsInProgress: 6, dispatched Insts: 3
 901000: system.cpu.rename: [tid:0]: 29 rob free
 901000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 55, instsInProgress: 6, dispatched Insts: 3
 901000: system.cpu.rename: [tid:0]: 52 iq free
 901000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 901000: system.cpu.rename: [tid:0]: 6 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 901000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 901000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 16, storesInProgress: 1, stores dispatchedToSQ: 0
 901000: system.cpu.rename: [tid:0]: Processing instruction [sn:478] with PC (0x14520=>0x14524).(0=>1).
 901000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 4 (flattened 4), got phys reg 79
 901000: system.cpu.rename: [tid:0]: Register 79 is ready.
 901000: global: [sn:478] has 1 ready out of 6 sources. RTI 0)
 901000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 901000: system.cpu.rename: [tid:0]: Register 960 is ready.
 901000: global: [sn:478] has 2 ready out of 6 sources. RTI 0)
 901000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 901000: system.cpu.rename: [tid:0]: Register 325 is ready.
 901000: global: [sn:478] has 3 ready out of 6 sources. RTI 0)
 901000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 901000: system.cpu.rename: [tid:0]: Register 325 is ready.
 901000: global: [sn:478] has 4 ready out of 6 sources. RTI 0)
 901000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 901000: system.cpu.rename: [tid:0]: Register 325 is ready.
 901000: global: [sn:478] has 5 ready out of 6 sources. RTI 0)
 901000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 6 (flattened 6), got phys reg 105
 901000: system.cpu.rename: [tid:0]: Register 105 is ready.
 901000: global: [sn:478] has 6 ready out of 6 sources. RTI 0)
 901000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 901000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 16, storesInProgress: 2, stores dispatchedToSQ: 0
 901000: system.cpu.rename: [tid:0]: Processing instruction [sn:479] with PC (0x14524=>0x14528).(0=>1).
 901000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2 (flattened 2), got phys reg 3
 901000: system.cpu.rename: [tid:0]: Register 3 is not ready.
 901000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 901000: system.cpu.rename: [tid:0]: Register 960 is ready.
 901000: global: [sn:479] has 1 ready out of 6 sources. RTI 0)
 901000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 901000: system.cpu.rename: [tid:0]: Register 325 is ready.
 901000: global: [sn:479] has 2 ready out of 6 sources. RTI 0)
 901000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 901000: system.cpu.rename: [tid:0]: Register 325 is ready.
 901000: global: [sn:479] has 3 ready out of 6 sources. RTI 0)
 901000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 901000: system.cpu.rename: [tid:0]: Register 325 is ready.
 901000: global: [sn:479] has 4 ready out of 6 sources. RTI 0)
 901000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 0
 901000: system.cpu.rename: [tid:0]: Register 0 is not ready.
 901000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 901000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 3, loads dispatchedToLQ: 1
 901000: system.cpu.rename: [tid:0]: Processing instruction [sn:480] with PC (0x14528=>0x1452c).(0=>1).
 901000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 52
 901000: system.cpu.rename: [tid:0]: Register 52 is not ready.
 901000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 901000: system.cpu.rename: [tid:0]: Register 960 is ready.
 901000: global: [sn:480] has 1 ready out of 5 sources. RTI 0)
 901000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 901000: system.cpu.rename: [tid:0]: Register 325 is ready.
 901000: global: [sn:480] has 2 ready out of 5 sources. RTI 0)
 901000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 901000: system.cpu.rename: [tid:0]: Register 325 is ready.
 901000: global: [sn:480] has 3 ready out of 5 sources. RTI 0)
 901000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 901000: system.cpu.rename: [tid:0]: Register 325 is ready.
 901000: global: [sn:480] has 4 ready out of 5 sources. RTI 0)
 901000: global: Renamed reg 2 to physical reg 48 old mapping was 3
 901000: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 48.
 901000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=16), [sn:480].
 901000: system.cpu.rename: Activity this cycle.
 901000: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=16), until [sn:466].
 901000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 419, [sn:466].
 901000: system.cpu.freelist: Freeing register 419.
 901000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 420, [sn:466].
 901000: system.cpu.freelist: Freeing register 420.
 901000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 421, [sn:466].
 901000: system.cpu.freelist: Freeing register 421.
 901000: system.cpu.iew: Issue: Processing [tid:0]
 901000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 901000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14514=>0x14518).(0=>1) [sn:475] [tid:0] to IQ.
 901000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:475]
 901000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 901000: system.cpu.iew.lsq.thread0: Inserting load PC (0x14514=>0x14518).(0=>1), idx:16 [sn:475]
 901000: system.cpu.iq: Adding instruction [sn:475] PC (0x14514=>0x14518).(0=>1) to the IQ.
 901000: system.cpu.iq: Instruction PC (0x14514=>0x14518).(0=>1) has src reg 52 that is being added to the dependency chain.
 901000: memdepentry: Memory dependency entry created.  memdep_count=4 (0x14514=>0x14518).(0=>1)
 901000: global: Inst 0x14514 with index 325 had no SSID
 901000: system.cpu.memDep0: No dependency for inst PC (0x14514=>0x14518).(0=>1) [sn:475].
 901000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14518=>0x1451c).(0=>1) [sn:476] [tid:0] to IQ.
 901000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:476]
 901000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 901000: system.cpu.iew.lsq.thread0: Inserting store PC (0x14518=>0x1451c).(0=>1), idx:10 [sn:476]
 901000: system.cpu.iq: Adding instruction [sn:476] PC (0x14518=>0x1451c).(0=>1) to the IQ.
 901000: system.cpu.iq: Instruction PC (0x14518=>0x1451c).(0=>1) has src reg 49 that is being added to the dependency chain.
 901000: memdepentry: Memory dependency entry created.  memdep_count=5 (0x14518=>0x1451c).(0=>1)
 901000: global: Inst 0x14518 with index 326 had no SSID
 901000: system.cpu.memDep0: No dependency for inst PC (0x14518=>0x1451c).(0=>1) [sn:476].
 901000: system.cpu.memDep0: Inserting store PC (0x14518=>0x1451c).(0=>1) [sn:476].
 901000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1451c=>0x14520).(0=>1) [sn:477] [tid:0] to IQ.
 901000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:477]
 901000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 901000: system.cpu.iew.lsq.thread0: Inserting load PC (0x1451c=>0x14520).(0=>1), idx:0 [sn:477]
 901000: system.cpu.iq: Adding instruction [sn:477] PC (0x1451c=>0x14520).(0=>1) to the IQ.
 901000: memdepentry: Memory dependency entry created.  memdep_count=6 (0x1451c=>0x14520).(0=>1)
 901000: global: Inst 0x1451c with index 327 had no SSID
 901000: system.cpu.memDep0: No dependency for inst PC (0x1451c=>0x14520).(0=>1) [sn:477].
 901000: system.cpu.memDep0: Adding instruction [sn:477] to the ready list.
 901000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1451c=>0x14520).(0=>1) opclass:32 [sn:477].
 901000: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:474]
 901000: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:474]
 901000: global: RegFile: Access to cc register 325, has data 0
 901000: global: RegFile: Access to cc register 325, has data 0
 901000: global: RegFile: Access to cc register 325, has data 0
 901000: global: RegFile: Access to int register 51, has data 0xffffffff
 901000: global: RegFile: Setting cc register 431 to 0x2
 901000: global: RegFile: Setting cc register 432 to 0
 901000: global: RegFile: Setting cc register 433 to 0x1
 901000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 901000: system.cpu.iq: Waking dependents of completed instruction.
 901000: system.cpu.iq: Waking any dependents on register 431.
 901000: system.cpu.iq: Waking any dependents on register 432.
 901000: system.cpu.iq: Waking any dependents on register 433.
 901000: system.cpu.iew: Execute: Executing instructions from IQ.
 901000: system.cpu.iew: Execute: Processing PC (0x14500=>0x14504).(0=>1), [tid:0] [sn:469].
 901000: system.cpu.iew: Execute: Calculating address for memory reference.
 901000: system.cpu.iew.lsq.thread0: Executing load PC (0x14500=>0x14504).(0=>1), [sn:469]
 901000: global: RegFile: Access to int register 2, has data 0xbefffef8
 901000: global: RegFile: Access to cc register 325, has data 0
 901000: global: RegFile: Access to cc register 325, has data 0
 901000: global: RegFile: Access to cc register 325, has data 0
 901000: system.cpu.iew.lsq.thread0: Read called, load idx: 14, store idx: -1, storeHead: 10 addr: 0x77ef8
 901000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:469] PC (0x14500=>0x14504).(0=>1)
 901000: system.cpu.iew: Sending instructions to commit, [sn:474] PC (0x14510=>0x14514).(0=>1).
 901000: system.cpu.iew: Setting Destination Register 431
 901000: system.cpu.scoreboard: Setting reg 431 as ready
 901000: system.cpu.iew: Setting Destination Register 432
 901000: system.cpu.scoreboard: Setting reg 432 as ready
 901000: system.cpu.iew: Setting Destination Register 433
 901000: system.cpu.scoreboard: Setting reg 433 as ready
 901000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 901000: system.cpu.iq: Thread 0: Issuing instruction PC (0x1451c=>0x14520).(0=>1) [sn:477]
 901000: system.cpu.memDep0: Issuing instruction PC 0x1451c [sn:477].
 901000: system.cpu.iew: Processing [tid:0]
 901000: system.cpu.iq: [tid:0]: Committing instructions older than [sn:466]
 901000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 5
 901000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 901000: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 901000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 901000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 5
 901000: system.cpu.iew: IQ has 52 free entries (Can schedule: 0).  LQ has 11 free entries. SQ has 15 free entries.
 901000: system.cpu.iew: Activity this cycle.
 901000: system.cpu.commit: Getting instructions from Rename stage.
 901000: system.cpu.commit: Inserting PC (0x14514=>0x14518).(0=>1) [sn:475] [tid:0] into ROB.
 901000: system.cpu.rob: Adding inst PC (0x14514=>0x14518).(0=>1) to the ROB.
 901000: system.cpu.rob: [tid:0] Now has 9 instructions.
 901000: system.cpu.commit: Inserting PC (0x14518=>0x1451c).(0=>1) [sn:476] [tid:0] into ROB.
 901000: system.cpu.rob: Adding inst PC (0x14518=>0x1451c).(0=>1) to the ROB.
 901000: system.cpu.rob: [tid:0] Now has 10 instructions.
 901000: system.cpu.commit: Inserting PC (0x1451c=>0x14520).(0=>1) [sn:477] [tid:0] into ROB.
 901000: system.cpu.rob: Adding inst PC (0x1451c=>0x14520).(0=>1) to the ROB.
 901000: system.cpu.rob: [tid:0] Now has 11 instructions.
 901000: system.cpu.commit: Trying to commit instructions in the ROB.
 901000: system.cpu.commit: [tid:0]: Marking PC (0x14500=>0x14504).(1=>2), [sn:470] ready within ROB.
 901000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:467] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 901000: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 901000: system.cpu.commit: Activity This Cycle.
 901000: system.cpu: Activity: 10
 901000: system.cpu: Scheduling next tick!
 901500: system.cpu.icache_port: Fetch unit received timing
 901500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 901500: system.cpu: CPU already running.
 901500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 901500: system.cpu.fetch: Activating stage.
 901500: system.cpu: Activity: 11
 901500: system.cpu.iew.lsq.thread0: Writeback event [sn:467].
 901500: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:467].
 901500: system.cpu: CPU already running.
 901500: global: RegFile: Access to cc register 425, has data 0x2
 901500: global: RegFile: Access to cc register 427, has data 0
 901500: global: RegFile: Access to cc register 325, has data 0
 901500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 901500: system.cpu.iew: Activity this cycle.
 901500: system.cpu: Activity: 12
 901500: system.cpu.iew: Execute: Branch mispredict detected.
 901500: system.cpu.iew: Predicted target was PC:0x14470, NPC:0x14474.
 901500: system.cpu.iew: Execute: Redirecting fetch to PC: 0x14640, NPC: 0x14640.
 901500: system.cpu.iew: [tid:0]: Squashing from a specific instruction, PC: (0x1446c=>0x14640).(0=>1) [sn:467].
 901500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 901500: system.cpu.fetch: Running stage.
 901500: system.cpu.fetch: Attempting to fetch from [tid:0]
 901500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 901500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 901500: global: DynInst: [sn:490] Instruction created. Instcount for system.cpu = 75
 901500: system.cpu.fetch: [tid:0]: Instruction PC 0x14550 (0) created [sn:490].
 901500: system.cpu.fetch: [tid:0]: Instruction is:   str   r7, [r2, #0]
 901500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 901500: global: DynInst: [sn:491] Instruction created. Instcount for system.cpu = 76
 901500: system.cpu.fetch: [tid:0]: Instruction PC 0x14554 (0) created [sn:491].
 901500: system.cpu.fetch: [tid:0]: Instruction is:   str   r3, [r4, #0]
 901500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 901500: global: DynInst: [sn:492] Instruction created. Instcount for system.cpu = 77
 901500: system.cpu.fetch: [tid:0]: Instruction PC 0x14558 (0) created [sn:492].
 901500: system.cpu.fetch: [tid:0]: Instruction is:   bne   
 901500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 901500: system.cpu.fetch: [tid:0]: [sn:492]:Branch predicted to be not taken.
 901500: system.cpu.fetch: [tid:0]: [sn:492] Branch predicted to go to (0x1455c=>0x14560).(0=>1).
 901500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 901500: system.cpu.fetch: [tid:0][sn:490]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 901500: system.cpu.fetch: [tid:0][sn:491]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 901500: system.cpu.fetch: [tid:0][sn:492]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 901500: system.cpu.fetch: Activity this cycle.
 901500: system.cpu.decode: Processing [tid:0]
 901500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 901500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 901500: system.cpu.decode: [tid:0]: Processing instruction [sn:485] with PC (0x1453c=>0x14540).(0=>1)
 901500: system.cpu.decode: Activity this cycle.
 901500: system.cpu.rename: Processing [tid:0]
 901500: system.cpu.rename: [tid:0]: Free IQ: 52, Free ROB: 29, Free LQ: 11, Free SQ: 15
 901500: system.cpu.rename: [tid:0]: 6 instructions not yet in ROB
 901500: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 6, dispatched Insts: 3
 901500: system.cpu.rename: [tid:0]: 26 rob free
 901500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 52, instsInProgress: 6, dispatched Insts: 3
 901500: system.cpu.rename: [tid:0]: 49 iq free
 901500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 11, loadsInProgress: 3, loads dispatchedToLQ: 2
 901500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 901500: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 6, dispatched Insts: 3
 901500: system.cpu.rename: [tid:0]: 26 rob free
 901500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 52, instsInProgress: 6, dispatched Insts: 3
 901500: system.cpu.rename: [tid:0]: 49 iq free
 901500: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
 901500: system.cpu.rename: [tid:0]: 6 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 901500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 901500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 11, loadsInProgress: 3, loads dispatchedToLQ: 2
 901500: system.cpu.rename: [tid:0]: Processing instruction [sn:481] with PC (0x1452c=>0x14530).(0=>1).
 901500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 52
 901500: system.cpu.rename: [tid:0]: Register 52 is not ready.
 901500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 901500: system.cpu.rename: [tid:0]: Register 960 is ready.
 901500: global: [sn:481] has 1 ready out of 5 sources. RTI 0)
 901500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 901500: system.cpu.rename: [tid:0]: Register 325 is ready.
 901500: global: [sn:481] has 2 ready out of 5 sources. RTI 0)
 901500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 901500: system.cpu.rename: [tid:0]: Register 325 is ready.
 901500: global: [sn:481] has 3 ready out of 5 sources. RTI 0)
 901500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 901500: system.cpu.rename: [tid:0]: Register 325 is ready.
 901500: global: [sn:481] has 4 ready out of 5 sources. RTI 0)
 901500: global: Renamed reg 3 to physical reg 46 old mapping was 0
 901500: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 46.
 901500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=14), [sn:481].
 901500: system.cpu.rename: Activity this cycle.
 901500: system.cpu.iew: Issue: Processing [tid:0]
 901500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 901500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14520=>0x14524).(0=>1) [sn:478] [tid:0] to IQ.
 901500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:478]
 901500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 901500: system.cpu.iew.lsq.thread0: Inserting store PC (0x14520=>0x14524).(0=>1), idx:11 [sn:478]
 901500: system.cpu.iq: Adding instruction [sn:478] PC (0x14520=>0x14524).(0=>1) to the IQ.
 901500: memdepentry: Memory dependency entry created.  memdep_count=7 (0x14520=>0x14524).(0=>1)
 901500: global: Inst 0x14520 with index 328 had no SSID
 901500: system.cpu.memDep0: No dependency for inst PC (0x14520=>0x14524).(0=>1) [sn:478].
 901500: system.cpu.memDep0: Adding instruction [sn:478] to the ready list.
 901500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14520=>0x14524).(0=>1) opclass:33 [sn:478].
 901500: system.cpu.memDep0: Inserting store PC (0x14520=>0x14524).(0=>1) [sn:478].
 901500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14524=>0x14528).(0=>1) [sn:479] [tid:0] to IQ.
 901500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:479]
 901500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 901500: system.cpu.iew.lsq.thread0: Inserting store PC (0x14524=>0x14528).(0=>1), idx:12 [sn:479]
 901500: system.cpu.iq: Adding instruction [sn:479] PC (0x14524=>0x14528).(0=>1) to the IQ.
 901500: system.cpu.iq: Instruction PC (0x14524=>0x14528).(0=>1) has src reg 3 that is being added to the dependency chain.
 901500: system.cpu.iq: Instruction PC (0x14524=>0x14528).(0=>1) has src reg 0 that is being added to the dependency chain.
 901500: memdepentry: Memory dependency entry created.  memdep_count=8 (0x14524=>0x14528).(0=>1)
 901500: global: Inst 0x14524 with index 329 had no SSID
 901500: system.cpu.memDep0: No dependency for inst PC (0x14524=>0x14528).(0=>1) [sn:479].
 901500: system.cpu.memDep0: Inserting store PC (0x14524=>0x14528).(0=>1) [sn:479].
 901500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14528=>0x1452c).(0=>1) [sn:480] [tid:0] to IQ.
 901500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:480]
 901500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 901500: system.cpu.iew.lsq.thread0: Inserting load PC (0x14528=>0x1452c).(0=>1), idx:1 [sn:480]
 901500: system.cpu.iq: Adding instruction [sn:480] PC (0x14528=>0x1452c).(0=>1) to the IQ.
 901500: system.cpu.iq: Instruction PC (0x14528=>0x1452c).(0=>1) has src reg 52 that is being added to the dependency chain.
 901500: global: DynInst: [sn:204] Instruction destroyed. Instcount for system.cpu = 76
 901500: memdepentry: Memory dependency entry created.  memdep_count=9 (0x14528=>0x1452c).(0=>1)
 901500: global: Inst 0x14528 with index 330 had no SSID
 901500: system.cpu.memDep0: No dependency for inst PC (0x14528=>0x1452c).(0=>1) [sn:480].
 901500: system.cpu.iew: Sending instructions to commit, [sn:467] PC (0x1446c=>0x14640).(0=>1).
 901500: system.cpu.iew: Setting Destination Register 52
 901500: system.cpu.scoreboard: Setting reg 52 as ready
 901500: system.cpu.iq: Waking dependents of completed instruction.
 901500: system.cpu.iq: Completing mem instruction PC: (0x1446c=>0x14640).(0=>1) [sn:467]
 901500: system.cpu.memDep0: Completed mem instruction PC (0x1446c=>0x14640).(0=>1) [sn:467].
 901500: memdepentry: Memory dependency entry deleted.  memdep_count=8 (0x1446c=>0x14640).(0=>1)
 901500: system.cpu.iq: Waking any dependents on register 52.
 901500: system.cpu.iq: Waking up a dependent instruction, [sn:480] PC (0x14528=>0x1452c).(0=>1).
 901500: global: [sn:480] has 5 ready out of 5 sources. RTI 0)
 901500: system.cpu.iq: Checking if memory instruction can issue.
 901500: system.cpu.memDep0: Marking registers as ready for instruction PC (0x14528=>0x1452c).(0=>1) [sn:480].
 901500: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
 901500: system.cpu.memDep0: Adding instruction [sn:480] to the ready list.
 901500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14528=>0x1452c).(0=>1) opclass:32 [sn:480].
 901500: system.cpu.iq: Waking up a dependent instruction, [sn:475] PC (0x14514=>0x14518).(0=>1).
 901500: global: [sn:475] has 5 ready out of 5 sources. RTI 0)
 901500: system.cpu.iq: Checking if memory instruction can issue.
 901500: system.cpu.memDep0: Marking registers as ready for instruction PC (0x14514=>0x14518).(0=>1) [sn:475].
 901500: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
 901500: system.cpu.memDep0: Adding instruction [sn:475] to the ready list.
 901500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14514=>0x14518).(0=>1) opclass:32 [sn:475].
 901500: system.cpu.iq: Waking up a dependent instruction, [sn:473] PC (0x1450c=>0x14510).(0=>1).
 901500: global: [sn:473] has 5 ready out of 5 sources. RTI 0)
 901500: system.cpu.iq: Checking if memory instruction can issue.
 901500: system.cpu.memDep0: Marking registers as ready for instruction PC (0x1450c=>0x14510).(0=>1) [sn:473].
 901500: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
 901500: system.cpu.memDep0: Adding instruction [sn:473] to the ready list.
 901500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1450c=>0x14510).(0=>1) opclass:32 [sn:473].
 901500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 901500: system.cpu.iq: Thread 0: Issuing instruction PC (0x1450c=>0x14510).(0=>1) [sn:473]
 901500: system.cpu.memDep0: Issuing instruction PC 0x1450c [sn:473].
 901500: system.cpu.iq: Thread 0: Issuing instruction PC (0x14520=>0x14524).(0=>1) [sn:478]
 901500: system.cpu.memDep0: Issuing instruction PC 0x14520 [sn:478].
 901500: system.cpu.iew: Processing [tid:0]
 901500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 6
 901500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 901500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 901500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 901500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 6
 901500: system.cpu.iew: IQ has 50 free entries (Can schedule: 1).  LQ has 10 free entries. SQ has 13 free entries.
 901500: system.cpu.iew: IEW switching to active
 901500: system.cpu.iew: Activating stage.
 901500: system.cpu: Activity: 13
 901500: system.cpu.iew: Activity this cycle.
 901500: system.cpu.commit: Getting instructions from Rename stage.
 901500: system.cpu.commit: Inserting PC (0x14520=>0x14524).(0=>1) [sn:478] [tid:0] into ROB.
 901500: system.cpu.rob: Adding inst PC (0x14520=>0x14524).(0=>1) to the ROB.
 901500: system.cpu.rob: [tid:0] Now has 12 instructions.
 901500: system.cpu.commit: Inserting PC (0x14524=>0x14528).(0=>1) [sn:479] [tid:0] into ROB.
 901500: system.cpu.rob: Adding inst PC (0x14524=>0x14528).(0=>1) to the ROB.
 901500: system.cpu.rob: [tid:0] Now has 13 instructions.
 901500: system.cpu.commit: Inserting PC (0x14528=>0x1452c).(0=>1) [sn:480] [tid:0] into ROB.
 901500: system.cpu.rob: Adding inst PC (0x14528=>0x1452c).(0=>1) to the ROB.
 901500: system.cpu.rob: [tid:0] Now has 14 instructions.
 901500: system.cpu.commit: Trying to commit instructions in the ROB.
 901500: system.cpu.commit: [tid:0]: Marking PC (0x14510=>0x14514).(0=>1), [sn:474] ready within ROB.
 901500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:467] PC (0x1446c=>0x14640).(0=>1) is head of ROB and not ready
 901500: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
 901500: system.cpu.commit: Activity This Cycle.
 901500: global: DynInst: [sn:465] Instruction destroyed. Instcount for system.cpu = 75
 901500: system.cpu: Activity: 12
 901500: system.cpu: Scheduling next tick!
 901500: system.cpu.iq: Processing FU completion [sn:477]
 901500: system.cpu: CPU already running.
 902000: system.cpu.iew.lsq.thread0: Writeback event [sn:469].
 902000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:469].
 902000: system.cpu: CPU already running.
 902000: global: RegFile: Access to cc register 325, has data 0
 902000: global: RegFile: Access to cc register 325, has data 0
 902000: global: RegFile: Access to cc register 325, has data 0
 902000: global: RegFile: Setting int register 43 to 0x3
 902000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 902000: system.cpu.iew: Activity this cycle.
 902000: system.cpu: Activity: 13
 902000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 902000: system.cpu.fetch: Running stage.
 902000: system.cpu.fetch: Attempting to fetch from [tid:0]
 902000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 902000: global: DynInst: [sn:493] Instruction created. Instcount for system.cpu = 76
 902000: system.cpu.fetch: [tid:0]: Instruction PC 0x1455c (0) created [sn:493].
 902000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #288]
 902000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 902000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14560=>0x14564).(0=>1).
 902000: system.cpu.fetch: [tid:0] Fetching cache line 0x14560 for addr 0x14560
 902000: system.cpu: CPU already running.
 902000: system.cpu.fetch: Fetch: Doing instruction read.
 902000: system.cpu.fetch: [tid:0]: Doing Icache access.
 902000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 902000: system.cpu.fetch: Deactivating stage.
 902000: system.cpu: Activity: 12
 902000: system.cpu.fetch: [tid:0][sn:493]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 902000: system.cpu.fetch: Activity this cycle.
 902000: system.cpu.decode: Processing [tid:0]
 902000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 902000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 902000: system.cpu.decode: [tid:0]: Processing instruction [sn:486] with PC (0x14540=>0x14544).(0=>1)
 902000: system.cpu.decode: [tid:0]: Processing instruction [sn:487] with PC (0x14544=>0x14548).(0=>1)
 902000: system.cpu.decode: [tid:0]: Processing instruction [sn:488] with PC (0x14548=>0x1454c).(0=>1)
 902000: system.cpu.decode: Activity this cycle.
 902000: system.cpu.rename: Processing [tid:0]
 902000: system.cpu.rename: [tid:0]: Free IQ: 50, Free ROB: 26, Free LQ: 10, Free SQ: 13
 902000: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 902000: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 4, dispatched Insts: 3
 902000: system.cpu.rename: [tid:0]: 25 rob free
 902000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 50, instsInProgress: 4, dispatched Insts: 3
 902000: system.cpu.rename: [tid:0]: 49 iq free
 902000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 10, loadsInProgress: 2, loads dispatchedToLQ: 1
 902000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 902000: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 4, dispatched Insts: 3
 902000: system.cpu.rename: [tid:0]: 25 rob free
 902000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 50, instsInProgress: 4, dispatched Insts: 3
 902000: system.cpu.rename: [tid:0]: 49 iq free
 902000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 902000: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 902000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 902000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 13, storesInProgress: 2, stores dispatchedToSQ: 2
 902000: system.cpu.rename: [tid:0]: Processing instruction [sn:482] with PC (0x14530=>0x14534).(0=>1).
 902000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2 (flattened 2), got phys reg 48
 902000: system.cpu.rename: [tid:0]: Register 48 is not ready.
 902000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 902000: system.cpu.rename: [tid:0]: Register 960 is ready.
 902000: global: [sn:482] has 1 ready out of 6 sources. RTI 0)
 902000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 902000: system.cpu.rename: [tid:0]: Register 325 is ready.
 902000: global: [sn:482] has 2 ready out of 6 sources. RTI 0)
 902000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 902000: system.cpu.rename: [tid:0]: Register 325 is ready.
 902000: global: [sn:482] has 3 ready out of 6 sources. RTI 0)
 902000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 902000: system.cpu.rename: [tid:0]: Register 325 is ready.
 902000: global: [sn:482] has 4 ready out of 6 sources. RTI 0)
 902000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 11 (flattened 11), got phys reg 88
 902000: system.cpu.rename: [tid:0]: Register 88 is ready.
 902000: global: [sn:482] has 5 ready out of 6 sources. RTI 0)
 902000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 902000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 13, storesInProgress: 3, stores dispatchedToSQ: 2
 902000: system.cpu.rename: [tid:0]: Processing instruction [sn:483] with PC (0x14534=>0x14538).(0=>1).
 902000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 46
 902000: system.cpu.rename: [tid:0]: Register 46 is not ready.
 902000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 902000: system.cpu.rename: [tid:0]: Register 960 is ready.
 902000: global: [sn:483] has 1 ready out of 6 sources. RTI 0)
 902000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 902000: system.cpu.rename: [tid:0]: Register 325 is ready.
 902000: global: [sn:483] has 2 ready out of 6 sources. RTI 0)
 902000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 902000: system.cpu.rename: [tid:0]: Register 325 is ready.
 902000: global: [sn:483] has 3 ready out of 6 sources. RTI 0)
 902000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 902000: system.cpu.rename: [tid:0]: Register 325 is ready.
 902000: global: [sn:483] has 4 ready out of 6 sources. RTI 0)
 902000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 9 (flattened 9), got phys reg 91
 902000: system.cpu.rename: [tid:0]: Register 91 is ready.
 902000: global: [sn:483] has 5 ready out of 6 sources. RTI 0)
 902000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 902000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 10, loadsInProgress: 2, loads dispatchedToLQ: 1
 902000: system.cpu.rename: [tid:0]: Processing instruction [sn:484] with PC (0x14538=>0x1453c).(0=>1).
 902000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 52
 902000: system.cpu.rename: [tid:0]: Register 52 is ready.
 902000: global: [sn:484] has 1 ready out of 5 sources. RTI 0)
 902000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 902000: system.cpu.rename: [tid:0]: Register 960 is ready.
 902000: global: [sn:484] has 2 ready out of 5 sources. RTI 0)
 902000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 902000: system.cpu.rename: [tid:0]: Register 325 is ready.
 902000: global: [sn:484] has 3 ready out of 5 sources. RTI 0)
 902000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 902000: system.cpu.rename: [tid:0]: Register 325 is ready.
 902000: global: [sn:484] has 4 ready out of 5 sources. RTI 0)
 902000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 902000: system.cpu.rename: [tid:0]: Register 325 is ready.
 902000: global: [sn:484] has 5 ready out of 5 sources. RTI 0)
 902000: global: Renamed reg 2 to physical reg 125 old mapping was 48
 902000: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 125.
 902000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=15), [sn:484].
 902000: system.cpu.rename: Activity this cycle.
 902000: system.cpu.iew: Issue: Processing [tid:0]
 902000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 902000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1452c=>0x14530).(0=>1) [sn:481] [tid:0] to IQ.
 902000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:481]
 902000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 902000: system.cpu.iew.lsq.thread0: Inserting load PC (0x1452c=>0x14530).(0=>1), idx:2 [sn:481]
 902000: system.cpu.iq: Adding instruction [sn:481] PC (0x1452c=>0x14530).(0=>1) to the IQ.
 902000: system.cpu.iq: Instruction PC (0x1452c=>0x14530).(0=>1) has src reg 52 that became ready before it reached the IQ.
 902000: global: [sn:481] has 5 ready out of 5 sources. RTI 0)
 902000: memdepentry: Memory dependency entry created.  memdep_count=9 (0x1452c=>0x14530).(0=>1)
 902000: global: Inst 0x1452c with index 331 had no SSID
 902000: system.cpu.memDep0: No dependency for inst PC (0x1452c=>0x14530).(0=>1) [sn:481].
 902000: system.cpu.memDep0: Adding instruction [sn:481] to the ready list.
 902000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1452c=>0x14530).(0=>1) opclass:32 [sn:481].
 902000: system.cpu.iew: Execute: Executing instructions from IQ.
 902000: system.cpu.iew: Execute: Processing PC (0x1451c=>0x14520).(0=>1), [tid:0] [sn:477].
 902000: system.cpu.iew: Execute: Calculating address for memory reference.
 902000: system.cpu.iew.lsq.thread0: Executing load PC (0x1451c=>0x14520).(0=>1), [sn:477]
 902000: global: RegFile: Access to int register 77, has data 0xbefffd38
 902000: global: RegFile: Access to cc register 325, has data 0
 902000: global: RegFile: Access to cc register 325, has data 0
 902000: global: RegFile: Access to cc register 325, has data 0
 902000: system.cpu.iew.lsq.thread0: Read called, load idx: 0, store idx: 11, storeHead: 10 addr: 0x77d3c
 902000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:477] PC (0x1451c=>0x14520).(0=>1)
 902000: system.cpu.iew: Sending instructions to commit, [sn:469] PC (0x14500=>0x14504).(0=>1).
 902000: system.cpu.iew: Setting Destination Register 43
 902000: system.cpu.scoreboard: Setting reg 43 as ready
 902000: system.cpu.iq: Waking dependents of completed instruction.
 902000: system.cpu.iq: Completing mem instruction PC: (0x14500=>0x14504).(0=>1) [sn:469]
 902000: system.cpu.memDep0: Completed mem instruction PC (0x14500=>0x14504).(0=>1) [sn:469].
 902000: memdepentry: Memory dependency entry deleted.  memdep_count=8 (0x14500=>0x14504).(0=>1)
 902000: system.cpu.iq: Waking any dependents on register 43.
 902000: system.cpu.iq: Waking up a dependent instruction, [sn:471] PC (0x14504=>0x14508).(0=>1).
 902000: global: [sn:471] has 4 ready out of 4 sources. RTI 0)
 902000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14504=>0x14508).(0=>1) opclass:1 [sn:471].
 902000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 902000: system.cpu.iq: Thread 0: Issuing instruction PC (0x14504=>0x14508).(0=>1) [sn:471]
 902000: system.cpu.iq: Thread 0: Issuing instruction PC (0x14514=>0x14518).(0=>1) [sn:475]
 902000: system.cpu.memDep0: Issuing instruction PC 0x14514 [sn:475].
 902000: system.cpu.iew: Processing [tid:0]
 902000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 7
 902000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 902000: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 902000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 902000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 7
 902000: system.cpu.iew: IQ has 51 free entries (Can schedule: 1).  LQ has 9 free entries. SQ has 13 free entries.
 902000: system.cpu.iew: Activity this cycle.
 902000: system.cpu.commit: [tid:0]: Squashing due to branch mispred PC:0x1446c [sn:467]
 902000: system.cpu.commit: [tid:0]: Redirecting to PC 0x14644
 902000: system.cpu.rob: Starting to squash within the ROB.
 902000: system.cpu.rob: [tid:0]: Squashing instructions until [sn:467].
 902000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14528=>0x1452c).(0=>1), seq num 480.
 902000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14524=>0x14528).(0=>1), seq num 479.
 902000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14520=>0x14524).(0=>1), seq num 478.
 902000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x1451c=>0x14520).(0=>1), seq num 477.
 902000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14518=>0x1451c).(0=>1), seq num 476.
 902000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14514=>0x14518).(0=>1), seq num 475.
 902000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14510=>0x14514).(0=>1), seq num 474.
 902000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x1450c=>0x14510).(0=>1), seq num 473.
 902000: system.cpu.commit: [tid:0]: Marking PC (0x1446c=>0x14640).(0=>1), [sn:467] ready within ROB.
 902000: system.cpu.commit: [tid:0]: Instruction [sn:467] PC (0x1446c=>0x14640).(0=>1) is head of ROB and ready to commit
 902000: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
 902000: system.cpu.commit: Activity This Cycle.
 902000: system.cpu.commit: Activating stage.
 902000: system.cpu: Activity: 13
 902000: global: DynInst: [sn:466] Instruction destroyed. Instcount for system.cpu = 75
 902000: system.cpu: Activity: 12
 902000: system.cpu: Scheduling next tick!
 902000: system.cpu.iq: Processing FU completion [sn:478]
 902000: system.cpu: CPU already running.
 902000: system.cpu.iq: Processing FU completion [sn:473]
 902000: system.cpu: CPU already running.
 902500: system.cpu.icache_port: Fetch unit received timing
 902500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 902500: system.cpu: CPU already running.
 902500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 902500: system.cpu.fetch: Activating stage.
 902500: system.cpu: Activity: 13
 902500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 902500: system.cpu.fetch: [tid:0]: Squashing instructions due to squash from commit.
 902500: system.cpu.fetch: [tid:0]: Squash from commit.
 902500: system.cpu.fetch: [tid:0]: Squashing, setting PC to: (0x14640=>0x14644).(0=>1).
 902500: system.cpu: Thread 0: Deleting instructions from instruction list.
 902500: system.cpu: ROB is not empty, squashing insts not in ROB.
 902500: system.cpu: Squashing instruction, [tid:0] [sn:493] PC (0x1455c=>0x14560).(0=>1)
 902500: system.cpu: Squashing instruction, [tid:0] [sn:492] PC (0x14558=>0x1455c).(0=>1)
 902500: system.cpu: Squashing instruction, [tid:0] [sn:491] PC (0x14554=>0x14558).(0=>1)
 902500: system.cpu: Squashing instruction, [tid:0] [sn:490] PC (0x14550=>0x14554).(0=>1)
 902500: system.cpu: Squashing instruction, [tid:0] [sn:489] PC (0x1454c=>0x14550).(0=>1)
 902500: system.cpu: Squashing instruction, [tid:0] [sn:488] PC (0x14548=>0x1454c).(0=>1)
 902500: system.cpu: Squashing instruction, [tid:0] [sn:487] PC (0x14544=>0x14548).(0=>1)
 902500: system.cpu: Squashing instruction, [tid:0] [sn:486] PC (0x14540=>0x14544).(0=>1)
 902500: system.cpu: Squashing instruction, [tid:0] [sn:485] PC (0x1453c=>0x14540).(0=>1)
 902500: system.cpu: Squashing instruction, [tid:0] [sn:484] PC (0x14538=>0x1453c).(0=>1)
 902500: system.cpu: Squashing instruction, [tid:0] [sn:483] PC (0x14534=>0x14538).(0=>1)
 902500: system.cpu: Squashing instruction, [tid:0] [sn:482] PC (0x14530=>0x14534).(0=>1)
 902500: system.cpu: Squashing instruction, [tid:0] [sn:481] PC (0x1452c=>0x14530).(0=>1)
 902500: system.cpu.fetch: Running stage.
 902500: system.cpu.fetch: There are no more threads available to fetch from.
 902500: system.cpu.fetch: [tid:0]: Fetch is squashing!
 902500: system.cpu.decode: Processing [tid:0]
 902500: system.cpu.decode: [tid:0]: Squashing instructions due to squash from commit.
 902500: system.cpu.decode: [tid:0]: Squashing.
 902500: system.cpu.rename: Processing [tid:0]
 902500: system.cpu.rename: [tid:0]: Free IQ: 51, Free ROB: 26, Free LQ: 9, Free SQ: 13
 902500: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 902500: system.cpu.rename: [tid:0]: Squashing instructions due to squash from commit.
 902500: system.cpu.rename: [tid:0]: Squashing instructions.
 902500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 484.
 902500: system.cpu.freelist: Freeing register 125.
 902500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 481.
 902500: system.cpu.freelist: Freeing register 46.
 902500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 480.
 902500: system.cpu.freelist: Freeing register 48.
 902500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 477.
 902500: system.cpu.freelist: Freeing register 0.
 902500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 475.
 902500: system.cpu.freelist: Freeing register 3.
 902500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 474.
 902500: system.cpu.freelist: Freeing register 433.
 902500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 474.
 902500: system.cpu.freelist: Freeing register 432.
 902500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 474.
 902500: system.cpu.freelist: Freeing register 431.
 902500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 473.
 902500: system.cpu.freelist: Freeing register 49.
 902500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 471.
 902500: system.cpu.freelist: Freeing register 430.
 902500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 471.
 902500: system.cpu.freelist: Freeing register 429.
 902500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 471.
 902500: system.cpu.freelist: Freeing register 428.
 902500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 470.
 902500: system.cpu.freelist: Freeing register 14.
 902500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 469.
 902500: system.cpu.freelist: Freeing register 43.
 902500: system.cpu.rename: Activity this cycle.
 902500: system.cpu: Activity: 14
 902500: system.cpu.iew: Issue: Processing [tid:0]
 902500: system.cpu.iew: [tid:0]: Squashing all instructions.
 902500: system.cpu.iq: [tid:0]: Starting to squash instructions in the IQ.
 902500: system.cpu.iq: [tid:0]: Squashing until sequence number 467!
 902500: system.cpu.iq: [tid:0]: Instruction [sn:481] PC (0x1452c=>0x14530).(0=>1) squashed.
 902500: system.cpu.iq: [tid:0]: Instruction [sn:480] PC (0x14528=>0x1452c).(0=>1) squashed.
 902500: system.cpu.iq: [tid:0]: Instruction [sn:479] PC (0x14524=>0x14528).(0=>1) squashed.
 902500: system.cpu.iq: [tid:0]: Instruction [sn:478] PC (0x14520=>0x14524).(0=>1) squashed.
 902500: system.cpu.iq: [tid:0]: Instruction [sn:477] PC (0x1451c=>0x14520).(0=>1) squashed.
 902500: system.cpu.iq: [tid:0]: Instruction [sn:476] PC (0x14518=>0x1451c).(0=>1) squashed.
 902500: system.cpu.iq: [tid:0]: Instruction [sn:475] PC (0x14514=>0x14518).(0=>1) squashed.
 902500: system.cpu.iq: [tid:0]: Instruction [sn:474] PC (0x14510=>0x14514).(0=>1) squashed.
 902500: system.cpu.iq: [tid:0]: Instruction [sn:473] PC (0x1450c=>0x14510).(0=>1) squashed.
 902500: system.cpu.iq: [tid:0]: Instruction [sn:472] PC (0x14508=>0x1450c).(0=>1) squashed.
 902500: system.cpu.iq: [tid:0]: Instruction [sn:470] PC (0x14500=>0x14504).(1=>2) squashed.
 902500: system.cpu.iq: [tid:0]: Instruction [sn:468] PC (0x14470=>0x14500).(0=>1) squashed.
 902500: system.cpu.memDep0: Squashing inst [sn:481]
 902500: memdepentry: Memory dependency entry deleted.  memdep_count=7 (0x1452c=>0x14530).(0=>1)
 902500: system.cpu.memDep0: Squashing inst [sn:480]
 902500: memdepentry: Memory dependency entry deleted.  memdep_count=6 (0x14528=>0x1452c).(0=>1)
 902500: system.cpu.memDep0: Squashing inst [sn:479]
 902500: memdepentry: Memory dependency entry deleted.  memdep_count=5 (0x14524=>0x14528).(0=>1)
 902500: system.cpu.memDep0: Squashing inst [sn:478]
 902500: memdepentry: Memory dependency entry deleted.  memdep_count=4 (0x14520=>0x14524).(0=>1)
 902500: system.cpu.memDep0: Squashing inst [sn:477]
 902500: memdepentry: Memory dependency entry deleted.  memdep_count=3 (0x1451c=>0x14520).(0=>1)
 902500: system.cpu.memDep0: Squashing inst [sn:476]
 902500: memdepentry: Memory dependency entry deleted.  memdep_count=2 (0x14518=>0x1451c).(0=>1)
 902500: system.cpu.memDep0: Squashing inst [sn:475]
 902500: memdepentry: Memory dependency entry deleted.  memdep_count=1 (0x14514=>0x14518).(0=>1)
 902500: system.cpu.memDep0: Squashing inst [sn:473]
 902500: memdepentry: Memory dependency entry deleted.  memdep_count=0 (0x1450c=>0x14510).(0=>1)
 902500: global: StoreSet: Squashing until inum 467
 902500: system.cpu.iew.lsq.thread0: Squashing until [sn:467]!(Loads:7 Stores:3)
 902500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x1452c=>0x14530).(0=>1) squashed, [sn:481]
 902500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x14528=>0x1452c).(0=>1) squashed, [sn:480]
 902500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x1451c=>0x14520).(0=>1) squashed, [sn:477]
 902500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x14514=>0x14518).(0=>1) squashed, [sn:475]
 902500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x1450c=>0x14510).(0=>1) squashed, [sn:473]
 902500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x14500=>0x14504).(0=>1) squashed, [sn:469]
 902500: system.cpu.iew.lsq.thread0: Store Instruction PC (0x14524=>0x14528).(0=>1) squashed, idx:12 [sn:479]
 902500: system.cpu.iew.lsq.thread0: Store Instruction PC (0x14520=>0x14524).(0=>1) squashed, idx:11 [sn:478]
 902500: system.cpu.iew.lsq.thread0: Store Instruction PC (0x14518=>0x1451c).(0=>1) squashed, idx:10 [sn:476]
 902500: system.cpu.iew: [tid:0]: Removing skidbuffer instructions until [sn:467].
 902500: system.cpu.iew: [tid:0]: Removing incoming rename instructions
 902500: system.cpu.iew: Execute: Executing instructions from IQ.
 902500: system.cpu.iew: Execute: Processing PC (0x14504=>0x14508).(0=>1), [tid:0] [sn:471].
 902500: global: RegFile: Access to cc register 325, has data 0
 902500: global: RegFile: Access to cc register 325, has data 0
 902500: global: RegFile: Access to cc register 325, has data 0
 902500: global: RegFile: Access to int register 43, has data 0x3
 902500: global: RegFile: Setting cc register 428 to 0
 902500: global: RegFile: Setting cc register 429 to 0
 902500: global: RegFile: Setting cc register 430 to 0x1
 902500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 902500: system.cpu.iew: Execute: Executing instructions from IQ.
 902500: system.cpu.iew: Execute: Processing PC (0x14520=>0x14524).(0=>1), [tid:0] [sn:478].
 902500: system.cpu.iew: Execute: Instruction was squashed. PC: (0x14520=>0x14524).(0=>1), [tid:0] [sn:478]
 902500: system.cpu.iew: Execute: Executing instructions from IQ.
 902500: system.cpu.iew: Execute: Processing PC (0x1450c=>0x14510).(0=>1), [tid:0] [sn:473].
 902500: system.cpu.iew: Execute: Instruction was squashed. PC: (0x1450c=>0x14510).(0=>1), [tid:0] [sn:473]
 902500: system.cpu.iew: Sending instructions to commit, [sn:471] PC (0x14504=>0x14508).(0=>1).
 902500: system.cpu.iew: Setting Destination Register 428
 902500: system.cpu.scoreboard: Setting reg 428 as ready
 902500: system.cpu.iew: Setting Destination Register 429
 902500: system.cpu.scoreboard: Setting reg 429 as ready
 902500: system.cpu.iew: Setting Destination Register 430
 902500: system.cpu.scoreboard: Setting reg 430 as ready
 902500: system.cpu.iq: Waking dependents of completed instruction.
 902500: system.cpu.iq: Waking any dependents on register 428.
 902500: system.cpu.iq: Waking any dependents on register 429.
 902500: system.cpu.iq: Waking any dependents on register 430.
 902500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 902500: system.cpu.iq: Not able to schedule any instructions.
 902500: system.cpu.iew: Processing [tid:0]
 902500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 902500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 902500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 902500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 902500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 902500: system.cpu.iew: IQ has 63 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 16 free entries.
 902500: system.cpu.iew: IEW switching to idle
 902500: system.cpu.iew: Deactivating stage.
 902500: system.cpu: Activity: 13
 902500: system.cpu.iew: Activity this cycle.
 902500: system.cpu.commit: [tid:0]: Still Squashing, cannot commit any insts this cycle.
 902500: system.cpu.rob: [tid:0]: Squashing instructions until [sn:467].
 902500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14508=>0x1450c).(0=>1), seq num 472.
 902500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14504=>0x14508).(0=>1), seq num 471.
 902500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14500=>0x14504).(1=>2), seq num 470.
 902500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14500=>0x14504).(0=>1), seq num 469.
 902500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14470=>0x14500).(0=>1), seq num 468.
 902500: system.cpu.rob: [tid:0]: Done squashing instructions.
 902500: system.cpu.commit: [tid:0]: Instruction [sn:467] PC (0x1446c=>0x14640).(0=>1) is head of ROB and ready to commit
 902500: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
 902500: system.cpu.commit: Activity This Cycle.
 902500: system.cpu: Activity: 12
 902500: system.cpu: Removing instruction, [tid:0] [sn:493] PC (0x1455c=>0x14560).(0=>1)
 902500: system.cpu: Removing instruction, [tid:0] [sn:492] PC (0x14558=>0x1455c).(0=>1)
 902500: system.cpu: Removing instruction, [tid:0] [sn:491] PC (0x14554=>0x14558).(0=>1)
 902500: system.cpu: Removing instruction, [tid:0] [sn:490] PC (0x14550=>0x14554).(0=>1)
 902500: system.cpu: Removing instruction, [tid:0] [sn:489] PC (0x1454c=>0x14550).(0=>1)
 902500: system.cpu: Removing instruction, [tid:0] [sn:488] PC (0x14548=>0x1454c).(0=>1)
 902500: system.cpu: Removing instruction, [tid:0] [sn:487] PC (0x14544=>0x14548).(0=>1)
 902500: system.cpu: Removing instruction, [tid:0] [sn:486] PC (0x14540=>0x14544).(0=>1)
 902500: system.cpu: Removing instruction, [tid:0] [sn:485] PC (0x1453c=>0x14540).(0=>1)
 902500: system.cpu: Removing instruction, [tid:0] [sn:484] PC (0x14538=>0x1453c).(0=>1)
 902500: system.cpu: Removing instruction, [tid:0] [sn:483] PC (0x14534=>0x14538).(0=>1)
 902500: system.cpu: Removing instruction, [tid:0] [sn:482] PC (0x14530=>0x14534).(0=>1)
 902500: system.cpu: Removing instruction, [tid:0] [sn:481] PC (0x1452c=>0x14530).(0=>1)
 902500: system.cpu: Scheduling next tick!
 902500: system.cpu.iq: Processing FU completion [sn:475]
 902500: system.cpu: CPU already running.
 903000: system.cpu.iew.lsq.thread0: Writeback event [sn:477].
 903000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:477].
 903000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 903000: system.cpu.fetch: [tid:0]: Done squashing, switching to running.
 903000: system.cpu.fetch: Running stage.
 903000: system.cpu.fetch: Attempting to fetch from [tid:0]
 903000: system.cpu.fetch: [tid:0]: Attempting to translate and read instruction, starting at PC (0x14640=>0x14644).(0=>1).
 903000: system.cpu.fetch: [tid:0] Fetching cache line 0x14640 for addr 0x14640
 903000: system.cpu: CPU already running.
 903000: system.cpu.fetch: Fetch: Doing instruction read.
 903000: system.cpu.fetch: [tid:0]: Doing Icache access.
 903000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 903000: system.cpu.fetch: Deactivating stage.
 903000: system.cpu: Activity: 11
 903000: system.cpu.decode: Processing [tid:0]
 903000: system.cpu.decode: [tid:0]: Done squashing, switching to running.
 903000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 903000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 903000: system.cpu.decode: [tid:0]: Processing instruction [sn:490] with PC (0x14550=>0x14554).(0=>1)
 903000: system.cpu.decode: [tid:0]: Instruction 490 with PC (0x14550=>0x14554).(0=>1) is squashed, skipping.
 903000: system.cpu.decode: [tid:0]: Processing instruction [sn:491] with PC (0x14554=>0x14558).(0=>1)
 903000: system.cpu.decode: [tid:0]: Instruction 491 with PC (0x14554=>0x14558).(0=>1) is squashed, skipping.
 903000: system.cpu.decode: [tid:0]: Processing instruction [sn:492] with PC (0x14558=>0x1455c).(0=>1)
 903000: system.cpu.decode: [tid:0]: Instruction 492 with PC (0x14558=>0x1455c).(0=>1) is squashed, skipping.
 903000: system.cpu.rename: Processing [tid:0]
 903000: system.cpu.rename: [tid:0]: Free IQ: 63, Free ROB: 26, Free LQ: 15, Free SQ: 16
 903000: system.cpu.rename: [tid:0]: 3 instructions not yet in ROB
 903000: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 3, dispatched Insts: 3
 903000: system.cpu.rename: [tid:0]: 26 rob free
 903000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 63, instsInProgress: 3, dispatched Insts: 3
 903000: system.cpu.rename: [tid:0]: 63 iq free
 903000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 1, loads dispatchedToLQ: 1
 903000: system.cpu.rename: [tid:0]: Done squashing, switching to running.
 903000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 903000: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 3, dispatched Insts: 3
 903000: system.cpu.rename: [tid:0]: 26 rob free
 903000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 63, instsInProgress: 3, dispatched Insts: 3
 903000: system.cpu.rename: [tid:0]: 63 iq free
 903000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 903000: system.cpu.rename: [tid:0]: 3 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 903000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 903000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 16, storesInProgress: 2, stores dispatchedToSQ: 2
 903000: system.cpu.rename: [tid:0]: instruction 486 with PC (0x14540=>0x14544).(0=>1) is squashed, skipping.
 903000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 903000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 16, storesInProgress: 2, stores dispatchedToSQ: 2
 903000: system.cpu.rename: [tid:0]: instruction 487 with PC (0x14544=>0x14548).(0=>1) is squashed, skipping.
 903000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 903000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 1, loads dispatchedToLQ: 1
 903000: system.cpu.rename: [tid:0]: instruction 488 with PC (0x14548=>0x1454c).(0=>1) is squashed, skipping.
 903000: system.cpu.iew: Issue: Processing [tid:0]
 903000: system.cpu.iew: [tid:0]: ROB is still squashing.
 903000: system.cpu.iew: [tid:0]: Removing incoming rename instructions
 903000: system.cpu.iew: [tid:0]: Stall from Commit stage detected.
 903000: system.cpu.iew: [tid:0]: Blocking.
 903000: system.cpu.iew: Execute: Executing instructions from IQ.
 903000: system.cpu.iew: Execute: Processing PC (0x14514=>0x14518).(0=>1), [tid:0] [sn:475].
 903000: system.cpu.iew: Execute: Instruction was squashed. PC: (0x14514=>0x14518).(0=>1), [tid:0] [sn:475]
 903000: system.cpu: Activity: 12
 903000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 903000: system.cpu.iq: Not able to schedule any instructions.
 903000: system.cpu.iew: Processing [tid:0]
 903000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 903000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 903000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 903000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 903000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 903000: system.cpu.iew: IQ has 63 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 16 free entries.
 903000: system.cpu.iew: Activity this cycle.
 903000: system.cpu.commit: Getting instructions from Rename stage.
 903000: system.cpu.commit: Trying to commit instructions in the ROB.
 903000: system.cpu.commit: Trying to commit head instruction, [sn:467] [tid:0]
 903000: system.cpu.commit: Committing instruction with [sn:467] PC (0x1446c=>0x14640).(0=>1)
 903000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1446c=>0x14640).(0=>1), [sn:467]
 903000: system.cpu: Removing committed instruction [tid:0] PC (0x1446c=>0x14640).(0=>1) [sn:467]
 903000: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:467]
 903000: system.cpu.commit: Trying to commit head instruction, [sn:468] [tid:0]
 903000: system.cpu.commit: Retiring squashed instruction from ROB.
 903000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14470=>0x14500).(0=>1), [sn:468]
 903000: system.cpu: Removing committed instruction [tid:0] PC (0x14470=>0x14500).(0=>1) [sn:468]
 903000: system.cpu.commit: Trying to commit head instruction, [sn:469] [tid:0]
 903000: system.cpu.commit: Retiring squashed instruction from ROB.
 903000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14500=>0x14504).(0=>1), [sn:469]
 903000: system.cpu: Removing committed instruction [tid:0] PC (0x14500=>0x14504).(0=>1) [sn:469]
 903000: system.cpu.commit: Trying to commit head instruction, [sn:470] [tid:0]
 903000: system.cpu.commit: Retiring squashed instruction from ROB.
 903000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14500=>0x14504).(1=>2), [sn:470]
 903000: system.cpu: Removing committed instruction [tid:0] PC (0x14500=>0x14504).(1=>2) [sn:470]
 903000: system.cpu.commit: Trying to commit head instruction, [sn:471] [tid:0]
 903000: system.cpu.commit: Retiring squashed instruction from ROB.
 903000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14504=>0x14508).(0=>1), [sn:471]
 903000: system.cpu: Removing committed instruction [tid:0] PC (0x14504=>0x14508).(0=>1) [sn:471]
 903000: system.cpu.commit: Trying to commit head instruction, [sn:472] [tid:0]
 903000: system.cpu.commit: Retiring squashed instruction from ROB.
 903000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14508=>0x1450c).(0=>1), [sn:472]
 903000: system.cpu: Removing committed instruction [tid:0] PC (0x14508=>0x1450c).(0=>1) [sn:472]
 903000: system.cpu.commit: Trying to commit head instruction, [sn:473] [tid:0]
 903000: system.cpu.commit: Retiring squashed instruction from ROB.
 903000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1450c=>0x14510).(0=>1), [sn:473]
 903000: system.cpu: Removing committed instruction [tid:0] PC (0x1450c=>0x14510).(0=>1) [sn:473]
 903000: system.cpu.commit: Trying to commit head instruction, [sn:474] [tid:0]
 903000: system.cpu.commit: Retiring squashed instruction from ROB.
 903000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14510=>0x14514).(0=>1), [sn:474]
 903000: system.cpu: Removing committed instruction [tid:0] PC (0x14510=>0x14514).(0=>1) [sn:474]
 903000: system.cpu.commit: Trying to commit head instruction, [sn:475] [tid:0]
 903000: system.cpu.commit: Retiring squashed instruction from ROB.
 903000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14514=>0x14518).(0=>1), [sn:475]
 903000: system.cpu: Removing committed instruction [tid:0] PC (0x14514=>0x14518).(0=>1) [sn:475]
 903000: system.cpu.commit: Trying to commit head instruction, [sn:476] [tid:0]
 903000: system.cpu.commit: Retiring squashed instruction from ROB.
 903000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14518=>0x1451c).(0=>1), [sn:476]
 903000: system.cpu: Removing committed instruction [tid:0] PC (0x14518=>0x1451c).(0=>1) [sn:476]
 903000: system.cpu.commit: Trying to commit head instruction, [sn:477] [tid:0]
 903000: system.cpu.commit: Retiring squashed instruction from ROB.
 903000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1451c=>0x14520).(0=>1), [sn:477]
 903000: system.cpu: Removing committed instruction [tid:0] PC (0x1451c=>0x14520).(0=>1) [sn:477]
 903000: system.cpu.commit: Trying to commit head instruction, [sn:478] [tid:0]
 903000: system.cpu.commit: Retiring squashed instruction from ROB.
 903000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14520=>0x14524).(0=>1), [sn:478]
 903000: system.cpu: Removing committed instruction [tid:0] PC (0x14520=>0x14524).(0=>1) [sn:478]
 903000: system.cpu.commit: Trying to commit head instruction, [sn:479] [tid:0]
 903000: system.cpu.commit: Retiring squashed instruction from ROB.
 903000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14524=>0x14528).(0=>1), [sn:479]
 903000: system.cpu: Removing committed instruction [tid:0] PC (0x14524=>0x14528).(0=>1) [sn:479]
 903000: system.cpu.commit: Trying to commit head instruction, [sn:480] [tid:0]
 903000: system.cpu.commit: Retiring squashed instruction from ROB.
 903000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14528=>0x1452c).(0=>1), [sn:480]
 903000: system.cpu: Removing committed instruction [tid:0] PC (0x14528=>0x1452c).(0=>1) [sn:480]
 903000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 903000: system.cpu.commit: Activity This Cycle.
 903000: system.cpu.commit: Deactivating stage.
 903000: system.cpu: Activity: 11
 903000: system.cpu: Activity: 10
 903000: system.cpu: Removing instruction, [tid:0] [sn:467] PC (0x1446c=>0x14640).(0=>1)
 903000: system.cpu: Removing instruction, [tid:0] [sn:468] PC (0x14470=>0x14500).(0=>1)
 903000: global: DynInst: [sn:468] Instruction destroyed. Instcount for system.cpu = 74
 903000: system.cpu: Removing instruction, [tid:0] [sn:469] PC (0x14500=>0x14504).(0=>1)
 903000: system.cpu: Removing instruction, [tid:0] [sn:470] PC (0x14500=>0x14504).(1=>2)
 903000: global: DynInst: [sn:470] Instruction destroyed. Instcount for system.cpu = 73
 903000: system.cpu: Removing instruction, [tid:0] [sn:471] PC (0x14504=>0x14508).(0=>1)
 903000: system.cpu: Removing instruction, [tid:0] [sn:472] PC (0x14508=>0x1450c).(0=>1)
 903000: global: DynInst: [sn:472] Instruction destroyed. Instcount for system.cpu = 72
 903000: system.cpu: Removing instruction, [tid:0] [sn:473] PC (0x1450c=>0x14510).(0=>1)
 903000: system.cpu: Removing instruction, [tid:0] [sn:474] PC (0x14510=>0x14514).(0=>1)
 903000: system.cpu: Removing instruction, [tid:0] [sn:475] PC (0x14514=>0x14518).(0=>1)
 903000: system.cpu: Removing instruction, [tid:0] [sn:476] PC (0x14518=>0x1451c).(0=>1)
 903000: global: DynInst: [sn:476] Instruction destroyed. Instcount for system.cpu = 71
 903000: system.cpu: Removing instruction, [tid:0] [sn:477] PC (0x1451c=>0x14520).(0=>1)
 903000: system.cpu: Removing instruction, [tid:0] [sn:478] PC (0x14520=>0x14524).(0=>1)
 903000: system.cpu: Removing instruction, [tid:0] [sn:479] PC (0x14524=>0x14528).(0=>1)
 903000: system.cpu: Removing instruction, [tid:0] [sn:480] PC (0x14528=>0x1452c).(0=>1)
 903000: system.cpu: Scheduling next tick!
 903500: system.cpu.iew.lsq: received pkt for addr:0xc640 ReadCleanReq
 903500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 903500: system.cpu.fetch: Running stage.
 903500: system.cpu.fetch: There are no more threads available to fetch from.
 903500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 903500: system.cpu.decode: Processing [tid:0]
 903500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 903500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 903500: system.cpu.decode: [tid:0]: Processing instruction [sn:493] with PC (0x1455c=>0x14560).(0=>1)
 903500: system.cpu.decode: [tid:0]: Instruction 493 with PC (0x1455c=>0x14560).(0=>1) is squashed, skipping.
 903500: system.cpu.rename: Processing [tid:0]
 903500: system.cpu.rename: [tid:0]: Free IQ: 63, Free ROB: 40, Free LQ: 15, Free SQ: 16
 903500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 903500: system.cpu.rename: [tid:0]: Stall from IEW stage detected.
 903500: system.cpu.rename: [tid:0]: Blocking.
 903500: system.cpu.rename: Activity this cycle.
 903500: system.cpu: Activity: 11
 903500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=1), until [sn:467].
 903500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 113, [sn:467].
 903500: system.cpu.freelist: Freeing register 113.
 903500: system.cpu.iew: Issue: Processing [tid:0]
 903500: system.cpu.iew: [tid:0]: Done blocking, switching to unblocking.
 903500: system.cpu.iew: [tid:0]: Reading instructions out of the skid buffer 0.
 903500: system.cpu.iew: [tid:0]: Done unblocking.
 903500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 903500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 903500: system.cpu.iq: Not able to schedule any instructions.
 903500: system.cpu.iew: Processing [tid:0]
 903500: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x1446c=>0x14640).(0=>1)
 903500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:467]
 903500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 903500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 903500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 903500: system.cpu.iew: IQ has 63 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 903500: system.cpu.iew: Activity this cycle.
 903500: system.cpu.commit: Getting instructions from Rename stage.
 903500: system.cpu.commit: Trying to commit instructions in the ROB.
 903500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 903500: global: DynInst: [sn:489] Instruction destroyed. Instcount for system.cpu = 70
 903500: global: DynInst: [sn:479] Instruction destroyed. Instcount for system.cpu = 69
 903500: global: DynInst: [sn:478] Instruction destroyed. Instcount for system.cpu = 68
 903500: global: DynInst: [sn:474] Instruction destroyed. Instcount for system.cpu = 67
 903500: system.cpu: Activity: 10
 903500: system.cpu: Scheduling next tick!
 904000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 904000: system.cpu.fetch: Running stage.
 904000: system.cpu.fetch: There are no more threads available to fetch from.
 904000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 904000: system.cpu.decode: Processing [tid:0]
 904000: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
 904000: system.cpu.decode: [tid:0]: Blocking.
 904000: system.cpu.decode: Activity this cycle.
 904000: system.cpu: Activity: 11
 904000: system.cpu.rename: Processing [tid:0]
 904000: system.cpu.rename: [tid:0]: Free IQ: 63, Free ROB: 40, Free LQ: 15, Free SQ: 16
 904000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 904000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 904000: system.cpu.rename: [tid:0]: 40 rob free
 904000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 63, instsInProgress: 0, dispatched Insts: 0
 904000: system.cpu.rename: [tid:0]: 63 iq free
 904000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 904000: system.cpu.rename: [tid:0]: Done blocking, switching to unblocking.
 904000: system.cpu.rename: [tid:0]: Trying to unblock.
 904000: system.cpu.rename: [tid:0]: Done unblocking.
 904000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 904000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 904000: system.cpu.rename: Activity this cycle.
 904000: system.cpu.iew: Issue: Processing [tid:0]
 904000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 904000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 904000: system.cpu.iq: Not able to schedule any instructions.
 904000: system.cpu.iew: Processing [tid:0]
 904000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 904000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 904000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 904000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 904000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 904000: system.cpu.iew: IQ has 63 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 904000: system.cpu.iew: Activity this cycle.
 904000: system.cpu.commit: Getting instructions from Rename stage.
 904000: system.cpu.commit: Trying to commit instructions in the ROB.
 904000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 904000: global: DynInst: [sn:492] Instruction destroyed. Instcount for system.cpu = 66
 904000: global: DynInst: [sn:491] Instruction destroyed. Instcount for system.cpu = 65
 904000: global: DynInst: [sn:490] Instruction destroyed. Instcount for system.cpu = 64
 904000: global: DynInst: [sn:485] Instruction destroyed. Instcount for system.cpu = 63
 904000: system.cpu: Activity: 10
 904000: system.cpu: Scheduling next tick!
 904500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 904500: system.cpu.fetch: Running stage.
 904500: system.cpu.fetch: There are no more threads available to fetch from.
 904500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 904500: system.cpu.decode: Processing [tid:0]
 904500: system.cpu.decode: [tid:0]: Done blocking, switching to unblocking.
 904500: system.cpu.decode: [tid:0]: Done unblocking.
 904500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 904500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 904500: system.cpu.decode: Activity this cycle.
 904500: system.cpu: Activity: 11
 904500: system.cpu.rename: Processing [tid:0]
 904500: system.cpu.rename: [tid:0]: Free IQ: 63, Free ROB: 40, Free LQ: 16, Free SQ: 16
 904500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 904500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 904500: system.cpu.rename: [tid:0]: 40 rob free
 904500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 63, instsInProgress: 0, dispatched Insts: 0
 904500: system.cpu.rename: [tid:0]: 63 iq free
 904500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 904500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 904500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 904500: system.cpu.iew: Issue: Processing [tid:0]
 904500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 904500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 904500: system.cpu.iq: Not able to schedule any instructions.
 904500: system.cpu.iew: Processing [tid:0]
 904500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 904500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 904500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 904500: system.cpu.iew: IQ has 63 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 904500: system.cpu.commit: Getting instructions from Rename stage.
 904500: system.cpu.commit: Trying to commit instructions in the ROB.
 904500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 904500: global: DynInst: [sn:467] Instruction destroyed. Instcount for system.cpu = 62
 904500: global: DynInst: [sn:493] Instruction destroyed. Instcount for system.cpu = 61
 904500: global: DynInst: [sn:488] Instruction destroyed. Instcount for system.cpu = 60
 904500: global: DynInst: [sn:487] Instruction destroyed. Instcount for system.cpu = 59
 904500: global: DynInst: [sn:486] Instruction destroyed. Instcount for system.cpu = 58
 904500: global: DynInst: [sn:484] Instruction destroyed. Instcount for system.cpu = 57
 904500: global: DynInst: [sn:483] Instruction destroyed. Instcount for system.cpu = 56
 904500: global: DynInst: [sn:482] Instruction destroyed. Instcount for system.cpu = 55
 904500: global: DynInst: [sn:469] Instruction destroyed. Instcount for system.cpu = 54
 904500: system.cpu: Activity: 10
 904500: system.cpu: Scheduling next tick!
 905000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 905000: system.cpu.fetch: Running stage.
 905000: system.cpu.fetch: There are no more threads available to fetch from.
 905000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 905000: system.cpu.decode: Processing [tid:0]
 905000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 905000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 905000: system.cpu.rename: Processing [tid:0]
 905000: system.cpu.rename: [tid:0]: Free IQ: 63, Free ROB: 40, Free LQ: 16, Free SQ: 16
 905000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 905000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 905000: system.cpu.rename: [tid:0]: 40 rob free
 905000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 63, instsInProgress: 0, dispatched Insts: 0
 905000: system.cpu.rename: [tid:0]: 63 iq free
 905000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 905000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 905000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 905000: system.cpu.iew: Issue: Processing [tid:0]
 905000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 905000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 905000: system.cpu.iq: Not able to schedule any instructions.
 905000: system.cpu.iew: Processing [tid:0]
 905000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 905000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 905000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 905000: system.cpu.iew: IQ has 63 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 905000: system.cpu.commit: Getting instructions from Rename stage.
 905000: system.cpu.commit: Trying to commit instructions in the ROB.
 905000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 905000: global: DynInst: [sn:471] Instruction destroyed. Instcount for system.cpu = 53
 905000: system.cpu: Activity: 9
 905000: system.cpu: Scheduling next tick!
 905500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 905500: system.cpu.fetch: Running stage.
 905500: system.cpu.fetch: There are no more threads available to fetch from.
 905500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 905500: system.cpu.decode: Processing [tid:0]
 905500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 905500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 905500: system.cpu.rename: Processing [tid:0]
 905500: system.cpu.rename: [tid:0]: Free IQ: 63, Free ROB: 40, Free LQ: 16, Free SQ: 16
 905500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 905500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 905500: system.cpu.rename: [tid:0]: 40 rob free
 905500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 63, instsInProgress: 0, dispatched Insts: 0
 905500: system.cpu.rename: [tid:0]: 63 iq free
 905500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 905500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 905500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 905500: system.cpu.iew: Issue: Processing [tid:0]
 905500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 905500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 905500: system.cpu.iq: Not able to schedule any instructions.
 905500: system.cpu.iew: Processing [tid:0]
 905500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 905500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 905500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 905500: system.cpu.iew: IQ has 63 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 905500: system.cpu.commit: Getting instructions from Rename stage.
 905500: system.cpu.commit: Trying to commit instructions in the ROB.
 905500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 905500: system.cpu: Activity: 8
 905500: system.cpu: Scheduling next tick!
 906000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 906000: system.cpu.fetch: Running stage.
 906000: system.cpu.fetch: There are no more threads available to fetch from.
 906000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 906000: system.cpu.decode: Processing [tid:0]
 906000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 906000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 906000: system.cpu.rename: Processing [tid:0]
 906000: system.cpu.rename: [tid:0]: Free IQ: 63, Free ROB: 40, Free LQ: 16, Free SQ: 16
 906000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 906000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 906000: system.cpu.rename: [tid:0]: 40 rob free
 906000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 63, instsInProgress: 0, dispatched Insts: 0
 906000: system.cpu.rename: [tid:0]: 63 iq free
 906000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 906000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 906000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 906000: system.cpu.iew: Issue: Processing [tid:0]
 906000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 906000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 906000: system.cpu.iq: Not able to schedule any instructions.
 906000: system.cpu.iew: Processing [tid:0]
 906000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 906000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 906000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 906000: system.cpu.iew: IQ has 63 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 906000: system.cpu.commit: Getting instructions from Rename stage.
 906000: system.cpu.commit: Trying to commit instructions in the ROB.
 906000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 906000: system.cpu: Activity: 7
 906000: system.cpu: Scheduling next tick!
 906500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 906500: system.cpu.fetch: Running stage.
 906500: system.cpu.fetch: There are no more threads available to fetch from.
 906500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 906500: system.cpu.decode: Processing [tid:0]
 906500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 906500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 906500: system.cpu.rename: Processing [tid:0]
 906500: system.cpu.rename: [tid:0]: Free IQ: 63, Free ROB: 40, Free LQ: 16, Free SQ: 16
 906500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 906500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 906500: system.cpu.rename: [tid:0]: 40 rob free
 906500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 63, instsInProgress: 0, dispatched Insts: 0
 906500: system.cpu.rename: [tid:0]: 63 iq free
 906500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 906500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 906500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 906500: system.cpu.iew: Issue: Processing [tid:0]
 906500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 906500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 906500: system.cpu.iq: Not able to schedule any instructions.
 906500: system.cpu.iew: Processing [tid:0]
 906500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 906500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 906500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 906500: system.cpu.iew: IQ has 63 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 906500: system.cpu.commit: Getting instructions from Rename stage.
 906500: system.cpu.commit: Trying to commit instructions in the ROB.
 906500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 906500: system.cpu: Activity: 6
 906500: system.cpu: Scheduling next tick!
 907000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 907000: system.cpu.fetch: Running stage.
 907000: system.cpu.fetch: There are no more threads available to fetch from.
 907000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 907000: system.cpu.decode: Processing [tid:0]
 907000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 907000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 907000: system.cpu.rename: Processing [tid:0]
 907000: system.cpu.rename: [tid:0]: Free IQ: 63, Free ROB: 40, Free LQ: 16, Free SQ: 16
 907000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 907000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 907000: system.cpu.rename: [tid:0]: 40 rob free
 907000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 63, instsInProgress: 0, dispatched Insts: 0
 907000: system.cpu.rename: [tid:0]: 63 iq free
 907000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 907000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 907000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 907000: system.cpu.iew: Issue: Processing [tid:0]
 907000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 907000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 907000: system.cpu.iq: Not able to schedule any instructions.
 907000: system.cpu.iew: Processing [tid:0]
 907000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 907000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 907000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 907000: system.cpu.iew: IQ has 63 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 907000: system.cpu.commit: Getting instructions from Rename stage.
 907000: system.cpu.commit: Trying to commit instructions in the ROB.
 907000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 907000: system.cpu: Activity: 5
 907000: system.cpu: Scheduling next tick!
 907500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 907500: system.cpu.fetch: Running stage.
 907500: system.cpu.fetch: There are no more threads available to fetch from.
 907500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 907500: system.cpu.decode: Processing [tid:0]
 907500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 907500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 907500: system.cpu.rename: Processing [tid:0]
 907500: system.cpu.rename: [tid:0]: Free IQ: 63, Free ROB: 40, Free LQ: 16, Free SQ: 16
 907500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 907500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 907500: system.cpu.rename: [tid:0]: 40 rob free
 907500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 63, instsInProgress: 0, dispatched Insts: 0
 907500: system.cpu.rename: [tid:0]: 63 iq free
 907500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 907500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 907500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 907500: system.cpu.iew: Issue: Processing [tid:0]
 907500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 907500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 907500: system.cpu.iq: Not able to schedule any instructions.
 907500: system.cpu.iew: Processing [tid:0]
 907500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 907500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 907500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 907500: system.cpu.iew: IQ has 63 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 907500: system.cpu.commit: Getting instructions from Rename stage.
 907500: system.cpu.commit: Trying to commit instructions in the ROB.
 907500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 907500: system.cpu: Activity: 4
 907500: system.cpu: Scheduling next tick!
 908000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 908000: system.cpu.fetch: Running stage.
 908000: system.cpu.fetch: There are no more threads available to fetch from.
 908000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 908000: system.cpu.decode: Processing [tid:0]
 908000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 908000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 908000: system.cpu.rename: Processing [tid:0]
 908000: system.cpu.rename: [tid:0]: Free IQ: 63, Free ROB: 40, Free LQ: 16, Free SQ: 16
 908000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 908000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 908000: system.cpu.rename: [tid:0]: 40 rob free
 908000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 63, instsInProgress: 0, dispatched Insts: 0
 908000: system.cpu.rename: [tid:0]: 63 iq free
 908000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 908000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 908000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 908000: system.cpu.iew: Issue: Processing [tid:0]
 908000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 908000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 908000: system.cpu.iq: Not able to schedule any instructions.
 908000: system.cpu.iew: Processing [tid:0]
 908000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 908000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 908000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 908000: system.cpu.iew: IQ has 63 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 908000: system.cpu.commit: Getting instructions from Rename stage.
 908000: system.cpu.commit: Trying to commit instructions in the ROB.
 908000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 908000: system.cpu: Activity: 3
 908000: system.cpu: Scheduling next tick!
 908500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 908500: system.cpu.fetch: Running stage.
 908500: system.cpu.fetch: There are no more threads available to fetch from.
 908500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 908500: system.cpu.decode: Processing [tid:0]
 908500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 908500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 908500: system.cpu.rename: Processing [tid:0]
 908500: system.cpu.rename: [tid:0]: Free IQ: 63, Free ROB: 40, Free LQ: 16, Free SQ: 16
 908500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 908500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 908500: system.cpu.rename: [tid:0]: 40 rob free
 908500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 63, instsInProgress: 0, dispatched Insts: 0
 908500: system.cpu.rename: [tid:0]: 63 iq free
 908500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 908500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 908500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 908500: system.cpu.iew: Issue: Processing [tid:0]
 908500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 908500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 908500: system.cpu.iq: Not able to schedule any instructions.
 908500: system.cpu.iew: Processing [tid:0]
 908500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 908500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 908500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 908500: system.cpu.iew: IQ has 63 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 908500: system.cpu.commit: Getting instructions from Rename stage.
 908500: system.cpu.commit: Trying to commit instructions in the ROB.
 908500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 908500: system.cpu: Activity: 2
 908500: system.cpu: Scheduling next tick!
 909000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 909000: system.cpu.fetch: Running stage.
 909000: system.cpu.fetch: There are no more threads available to fetch from.
 909000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 909000: system.cpu.decode: Processing [tid:0]
 909000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 909000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 909000: system.cpu.rename: Processing [tid:0]
 909000: system.cpu.rename: [tid:0]: Free IQ: 63, Free ROB: 40, Free LQ: 16, Free SQ: 16
 909000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 909000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 909000: system.cpu.rename: [tid:0]: 40 rob free
 909000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 63, instsInProgress: 0, dispatched Insts: 0
 909000: system.cpu.rename: [tid:0]: 63 iq free
 909000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 909000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 909000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 909000: system.cpu.iew: Issue: Processing [tid:0]
 909000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 909000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 909000: system.cpu.iq: Not able to schedule any instructions.
 909000: system.cpu.iew: Processing [tid:0]
 909000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 909000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 909000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 909000: system.cpu.iew: IQ has 63 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 909000: system.cpu.commit: Getting instructions from Rename stage.
 909000: system.cpu.commit: Trying to commit instructions in the ROB.
 909000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 909000: system.cpu: Activity: 1
 909000: system.cpu: Scheduling next tick!
 909500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 909500: system.cpu.fetch: Running stage.
 909500: system.cpu.fetch: There are no more threads available to fetch from.
 909500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 909500: system.cpu.decode: Processing [tid:0]
 909500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 909500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 909500: system.cpu.rename: Processing [tid:0]
 909500: system.cpu.rename: [tid:0]: Free IQ: 63, Free ROB: 40, Free LQ: 16, Free SQ: 16
 909500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 909500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 909500: system.cpu.rename: [tid:0]: 40 rob free
 909500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 63, instsInProgress: 0, dispatched Insts: 0
 909500: system.cpu.rename: [tid:0]: 63 iq free
 909500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 909500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 909500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 909500: system.cpu.iew: Issue: Processing [tid:0]
 909500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 909500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 909500: system.cpu.iq: Not able to schedule any instructions.
 909500: system.cpu.iew: Processing [tid:0]
 909500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 909500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 909500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 909500: system.cpu.iew: IQ has 63 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 909500: system.cpu.commit: Getting instructions from Rename stage.
 909500: system.cpu.commit: Trying to commit instructions in the ROB.
 909500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 909500: system.cpu: Activity: 0
 909500: system.cpu: No activity left!
 909500: system.cpu: Idle!
 960500: system.cpu.icache_port: Fetch unit received timing
 960500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 960500: system.cpu: Waking up CPU
 960500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 960500: system.cpu.fetch: Activating stage.
 960500: system.cpu: Activity: 1
 960500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 960500: system.cpu.fetch: Running stage.
 960500: system.cpu.fetch: Attempting to fetch from [tid:0]
 960500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 960500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 960500: global: DynInst: [sn:494] Instruction created. Instcount for system.cpu = 54
 960500: system.cpu.fetch: [tid:0]: Instruction PC 0x14640 (0) created [sn:494].
 960500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r7, [r0, #-4]
 960500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 960500: global: DynInst: [sn:495] Instruction created. Instcount for system.cpu = 55
 960500: system.cpu.fetch: [tid:0]: Instruction PC 0x14644 (0) created [sn:495].
 960500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [r0] #8
 960500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 960500: global: DynInst: [sn:496] Instruction created. Instcount for system.cpu = 56
 960500: system.cpu.fetch: [tid:0]: Instruction PC 0x14644 (1) created [sn:496].
 960500: system.cpu.fetch: [tid:0]: Instruction is:   addi_uop   r0, r0, #8
 960500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 960500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 960500: system.cpu.fetch: [tid:0][sn:494]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 960500: system.cpu.fetch: [tid:0][sn:495]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 960500: system.cpu.fetch: [tid:0][sn:496]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 960500: system.cpu.fetch: Activity this cycle.
 960500: system.cpu: Activity: 2
 960500: system.cpu.decode: Processing [tid:0]
 960500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 960500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 960500: system.cpu.rename: Processing [tid:0]
 960500: system.cpu.rename: [tid:0]: Free IQ: 63, Free ROB: 40, Free LQ: 16, Free SQ: 16
 960500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 960500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 960500: system.cpu.rename: [tid:0]: 40 rob free
 960500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 63, instsInProgress: 0, dispatched Insts: 0
 960500: system.cpu.rename: [tid:0]: 63 iq free
 960500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 960500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 960500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 960500: system.cpu.iew: Issue: Processing [tid:0]
 960500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 960500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 960500: system.cpu.iq: Not able to schedule any instructions.
 960500: system.cpu.iew: Processing [tid:0]
 960500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 960500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 960500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 960500: system.cpu.iew: IQ has 63 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 960500: system.cpu.commit: Getting instructions from Rename stage.
 960500: system.cpu.commit: Trying to commit instructions in the ROB.
 960500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 960500: system.cpu: Scheduling next tick!
 961000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 961000: system.cpu.fetch: Running stage.
 961000: system.cpu.fetch: Attempting to fetch from [tid:0]
 961000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 961000: global: DynInst: [sn:497] Instruction created. Instcount for system.cpu = 57
 961000: system.cpu.fetch: [tid:0]: Instruction PC 0x14648 (0) created [sn:497].
 961000: system.cpu.fetch: [tid:0]: Instruction is:   cmps   r3, #0
 961000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 961000: global: DynInst: [sn:498] Instruction created. Instcount for system.cpu = 58
 961000: system.cpu.fetch: [tid:0]: Instruction PC 0x1464c (0) created [sn:498].
 961000: system.cpu.fetch: [tid:0]: Instruction is:   bne   
 961000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 961000: system.cpu.fetch: [tid:0]: [sn:498]:Branch predicted to be not taken.
 961000: system.cpu.fetch: [tid:0]: [sn:498] Branch predicted to go to (0x14650=>0x14654).(0=>1).
 961000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14650=>0x14654).(0=>1).
 961000: system.cpu.fetch: [tid:0] Fetching cache line 0x14650 for addr 0x14650
 961000: system.cpu: CPU already running.
 961000: system.cpu.fetch: Fetch: Doing instruction read.
 961000: system.cpu.fetch: [tid:0]: Doing Icache access.
 961000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 961000: system.cpu.fetch: Deactivating stage.
 961000: system.cpu: Activity: 1
 961000: system.cpu.fetch: [tid:0][sn:497]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 961000: system.cpu.fetch: [tid:0][sn:498]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 961000: system.cpu.fetch: Activity this cycle.
 961000: system.cpu: Activity: 2
 961000: system.cpu.decode: Processing [tid:0]
 961000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 961000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 961000: system.cpu.rename: Processing [tid:0]
 961000: system.cpu.rename: [tid:0]: Free IQ: 63, Free ROB: 40, Free LQ: 16, Free SQ: 16
 961000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 961000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 961000: system.cpu.rename: [tid:0]: 40 rob free
 961000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 63, instsInProgress: 0, dispatched Insts: 0
 961000: system.cpu.rename: [tid:0]: 63 iq free
 961000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 961000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 961000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 961000: system.cpu.iew: Issue: Processing [tid:0]
 961000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 961000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 961000: system.cpu.iq: Not able to schedule any instructions.
 961000: system.cpu.iew: Processing [tid:0]
 961000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 961000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 961000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 961000: system.cpu.iew: IQ has 63 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 961000: system.cpu.commit: Getting instructions from Rename stage.
 961000: system.cpu.commit: Trying to commit instructions in the ROB.
 961000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 961000: system.cpu: Scheduling next tick!
 961500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 961500: system.cpu.fetch: Running stage.
 961500: system.cpu.fetch: There are no more threads available to fetch from.
 961500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 961500: system.cpu.decode: Processing [tid:0]
 961500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 961500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 961500: system.cpu.rename: Processing [tid:0]
 961500: system.cpu.rename: [tid:0]: Free IQ: 63, Free ROB: 40, Free LQ: 16, Free SQ: 16
 961500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 961500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 961500: system.cpu.rename: [tid:0]: 40 rob free
 961500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 63, instsInProgress: 0, dispatched Insts: 0
 961500: system.cpu.rename: [tid:0]: 63 iq free
 961500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 961500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 961500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 961500: system.cpu.iew: Issue: Processing [tid:0]
 961500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 961500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 961500: system.cpu.iq: Not able to schedule any instructions.
 961500: system.cpu.iew: Processing [tid:0]
 961500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 961500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 961500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 961500: system.cpu.iew: IQ has 63 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 961500: system.cpu.commit: Getting instructions from Rename stage.
 961500: system.cpu.commit: Trying to commit instructions in the ROB.
 961500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 961500: system.cpu: Scheduling next tick!
 962000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 962000: system.cpu.fetch: Running stage.
 962000: system.cpu.fetch: There are no more threads available to fetch from.
 962000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 962000: system.cpu.decode: Processing [tid:0]
 962000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 962000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 962000: system.cpu.decode: [tid:0]: Processing instruction [sn:494] with PC (0x14640=>0x14644).(0=>1)
 962000: system.cpu.decode: [tid:0]: Processing instruction [sn:495] with PC (0x14644=>0x14648).(0=>1)
 962000: system.cpu.decode: [tid:0]: Processing instruction [sn:496] with PC (0x14644=>0x14648).(1=>2)
 962000: system.cpu.decode: Activity this cycle.
 962000: system.cpu: Activity: 3
 962000: system.cpu.rename: Processing [tid:0]
 962000: system.cpu.rename: [tid:0]: Free IQ: 63, Free ROB: 40, Free LQ: 16, Free SQ: 16
 962000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 962000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 962000: system.cpu.rename: [tid:0]: 40 rob free
 962000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 63, instsInProgress: 0, dispatched Insts: 0
 962000: system.cpu.rename: [tid:0]: 63 iq free
 962000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 962000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 962000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 962000: system.cpu.iew: Issue: Processing [tid:0]
 962000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 962000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 962000: system.cpu.iq: Not able to schedule any instructions.
 962000: system.cpu.iew: Processing [tid:0]
 962000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 962000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 962000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 962000: system.cpu.iew: IQ has 63 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 962000: system.cpu.commit: Getting instructions from Rename stage.
 962000: system.cpu.commit: Trying to commit instructions in the ROB.
 962000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 962000: system.cpu: Scheduling next tick!
 962500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 962500: system.cpu.fetch: Running stage.
 962500: system.cpu.fetch: There are no more threads available to fetch from.
 962500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 962500: system.cpu.decode: Processing [tid:0]
 962500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 962500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 962500: system.cpu.decode: [tid:0]: Processing instruction [sn:497] with PC (0x14648=>0x1464c).(0=>1)
 962500: system.cpu.decode: [tid:0]: Processing instruction [sn:498] with PC (0x1464c=>0x14650).(0=>1)
 962500: system.cpu.decode: Activity this cycle.
 962500: system.cpu: Activity: 4
 962500: system.cpu.rename: Processing [tid:0]
 962500: system.cpu.rename: [tid:0]: Free IQ: 63, Free ROB: 40, Free LQ: 16, Free SQ: 16
 962500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 962500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 962500: system.cpu.rename: [tid:0]: 40 rob free
 962500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 63, instsInProgress: 0, dispatched Insts: 0
 962500: system.cpu.rename: [tid:0]: 63 iq free
 962500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 962500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 962500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 962500: system.cpu.iew: Issue: Processing [tid:0]
 962500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 962500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 962500: system.cpu.iq: Not able to schedule any instructions.
 962500: system.cpu.iew: Processing [tid:0]
 962500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 962500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 962500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 962500: system.cpu.iew: IQ has 63 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 962500: system.cpu.commit: Getting instructions from Rename stage.
 962500: system.cpu.commit: Trying to commit instructions in the ROB.
 962500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 962500: system.cpu: Scheduling next tick!
 963000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 963000: system.cpu.fetch: Running stage.
 963000: system.cpu.fetch: There are no more threads available to fetch from.
 963000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 963000: system.cpu.decode: Processing [tid:0]
 963000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 963000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 963000: system.cpu.rename: Processing [tid:0]
 963000: system.cpu.rename: [tid:0]: Free IQ: 63, Free ROB: 40, Free LQ: 16, Free SQ: 16
 963000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 963000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 963000: system.cpu.rename: [tid:0]: 40 rob free
 963000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 63, instsInProgress: 0, dispatched Insts: 0
 963000: system.cpu.rename: [tid:0]: 63 iq free
 963000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 963000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 963000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 963000: system.cpu.rename: [tid:0]: 40 rob free
 963000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 63, instsInProgress: 0, dispatched Insts: 0
 963000: system.cpu.rename: [tid:0]: 63 iq free
 963000: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 963000: system.cpu.rename: [tid:0]: 0 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 963000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 963000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 963000: system.cpu.rename: [tid:0]: Processing instruction [sn:494] with PC (0x14640=>0x14644).(0=>1).
 963000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0 (flattened 0), got phys reg 2
 963000: system.cpu.rename: [tid:0]: Register 2 is ready.
 963000: global: [sn:494] has 1 ready out of 5 sources. RTI 0)
 963000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 963000: system.cpu.rename: [tid:0]: Register 960 is ready.
 963000: global: [sn:494] has 2 ready out of 5 sources. RTI 0)
 963000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 963000: system.cpu.rename: [tid:0]: Register 325 is ready.
 963000: global: [sn:494] has 3 ready out of 5 sources. RTI 0)
 963000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 963000: system.cpu.rename: [tid:0]: Register 325 is ready.
 963000: global: [sn:494] has 4 ready out of 5 sources. RTI 0)
 963000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 963000: system.cpu.rename: [tid:0]: Register 325 is ready.
 963000: global: [sn:494] has 5 ready out of 5 sources. RTI 0)
 963000: global: Renamed reg 7 to physical reg 124 old mapping was 97
 963000: system.cpu.rename: [tid:0]: Renaming arch reg 7 to physical reg 124.
 963000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=1), [sn:494].
 963000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 963000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 0
 963000: system.cpu.rename: [tid:0]: Processing instruction [sn:495] with PC (0x14644=>0x14648).(0=>1).
 963000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0 (flattened 0), got phys reg 2
 963000: system.cpu.rename: [tid:0]: Register 2 is ready.
 963000: global: [sn:495] has 1 ready out of 5 sources. RTI 0)
 963000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 963000: system.cpu.rename: [tid:0]: Register 960 is ready.
 963000: global: [sn:495] has 2 ready out of 5 sources. RTI 0)
 963000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 963000: system.cpu.rename: [tid:0]: Register 325 is ready.
 963000: global: [sn:495] has 3 ready out of 5 sources. RTI 0)
 963000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 963000: system.cpu.rename: [tid:0]: Register 325 is ready.
 963000: global: [sn:495] has 4 ready out of 5 sources. RTI 0)
 963000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 963000: system.cpu.rename: [tid:0]: Register 325 is ready.
 963000: global: [sn:495] has 5 ready out of 5 sources. RTI 0)
 963000: global: Renamed reg 3 to physical reg 109 old mapping was 55
 963000: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 109.
 963000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=2), [sn:495].
 963000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 963000: system.cpu.rename: [tid:0]: Processing instruction [sn:496] with PC (0x14644=>0x14648).(1=>2).
 963000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 963000: system.cpu.rename: [tid:0]: Register 325 is ready.
 963000: global: [sn:496] has 1 ready out of 4 sources. RTI 0)
 963000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 963000: system.cpu.rename: [tid:0]: Register 325 is ready.
 963000: global: [sn:496] has 2 ready out of 4 sources. RTI 0)
 963000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 963000: system.cpu.rename: [tid:0]: Register 325 is ready.
 963000: global: [sn:496] has 3 ready out of 4 sources. RTI 0)
 963000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0 (flattened 0), got phys reg 2
 963000: system.cpu.rename: [tid:0]: Register 2 is ready.
 963000: global: [sn:496] has 4 ready out of 4 sources. RTI 0)
 963000: global: Renamed reg 0 to physical reg 80 old mapping was 2
 963000: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 80.
 963000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=3), [sn:496].
 963000: system.cpu.rename: Activity this cycle.
 963000: system.cpu: Activity: 5
 963000: system.cpu.iew: Issue: Processing [tid:0]
 963000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 963000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 963000: system.cpu.iq: Not able to schedule any instructions.
 963000: system.cpu.iew: Processing [tid:0]
 963000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 963000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 963000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 963000: system.cpu.iew: IQ has 63 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 963000: system.cpu.commit: Getting instructions from Rename stage.
 963000: system.cpu.commit: Trying to commit instructions in the ROB.
 963000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 963000: system.cpu: Scheduling next tick!
 963500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 963500: system.cpu.fetch: Running stage.
 963500: system.cpu.fetch: There are no more threads available to fetch from.
 963500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 963500: system.cpu.decode: Processing [tid:0]
 963500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 963500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 963500: system.cpu.rename: Processing [tid:0]
 963500: system.cpu.rename: [tid:0]: Free IQ: 63, Free ROB: 40, Free LQ: 16, Free SQ: 16
 963500: system.cpu.rename: [tid:0]: 3 instructions not yet in ROB
 963500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 3, dispatched Insts: 0
 963500: system.cpu.rename: [tid:0]: 37 rob free
 963500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 63, instsInProgress: 3, dispatched Insts: 0
 963500: system.cpu.rename: [tid:0]: 60 iq free
 963500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 2, loads dispatchedToLQ: 0
 963500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 963500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 3, dispatched Insts: 0
 963500: system.cpu.rename: [tid:0]: 37 rob free
 963500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 63, instsInProgress: 3, dispatched Insts: 0
 963500: system.cpu.rename: [tid:0]: 60 iq free
 963500: system.cpu.rename: [tid:0]: 2 available instructions to send iew.
 963500: system.cpu.rename: [tid:0]: 3 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 963500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 963500: system.cpu.rename: [tid:0]: Processing instruction [sn:497] with PC (0x14648=>0x1464c).(0=>1).
 963500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 963500: system.cpu.rename: [tid:0]: Register 325 is ready.
 963500: global: [sn:497] has 1 ready out of 4 sources. RTI 0)
 963500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 963500: system.cpu.rename: [tid:0]: Register 325 is ready.
 963500: global: [sn:497] has 2 ready out of 4 sources. RTI 0)
 963500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 963500: system.cpu.rename: [tid:0]: Register 325 is ready.
 963500: global: [sn:497] has 3 ready out of 4 sources. RTI 0)
 963500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 109
 963500: system.cpu.rename: [tid:0]: Register 109 is not ready.
 963500: global: Renamed reg 0 to physical reg 434 old mapping was 425
 963500: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 434.
 963500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=4), [sn:497].
 963500: global: Renamed reg 2 to physical reg 435 old mapping was 426
 963500: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 435.
 963500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=5), [sn:497].
 963500: global: Renamed reg 1 to physical reg 436 old mapping was 427
 963500: system.cpu.rename: [tid:0]: Renaming arch reg 1 to physical reg 436.
 963500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=6), [sn:497].
 963500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 963500: system.cpu.rename: [tid:0]: Processing instruction [sn:498] with PC (0x1464c=>0x14650).(0=>1).
 963500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1536 (flattened 0), got phys reg 434
 963500: system.cpu.rename: [tid:0]: Register 434 is not ready.
 963500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 963500: system.cpu.rename: [tid:0]: Register 325 is ready.
 963500: global: [sn:498] has 1 ready out of 3 sources. RTI 0)
 963500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 963500: system.cpu.rename: [tid:0]: Register 325 is ready.
 963500: global: [sn:498] has 2 ready out of 3 sources. RTI 0)
 963500: system.cpu.rename: Activity this cycle.
 963500: system.cpu: Activity: 6
 963500: system.cpu.iew: Issue: Processing [tid:0]
 963500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 963500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14640=>0x14644).(0=>1) [sn:494] [tid:0] to IQ.
 963500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:494]
 963500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 963500: system.cpu.iew.lsq.thread0: Inserting load PC (0x14640=>0x14644).(0=>1), idx:14 [sn:494]
 963500: system.cpu.iq: Adding instruction [sn:494] PC (0x14640=>0x14644).(0=>1) to the IQ.
 963500: memdepentry: Memory dependency entry created.  memdep_count=1 (0x14640=>0x14644).(0=>1)
 963500: global: Inst 0x14640 with index 400 had no SSID
 963500: system.cpu.memDep0: No dependency for inst PC (0x14640=>0x14644).(0=>1) [sn:494].
 963500: system.cpu.memDep0: Adding instruction [sn:494] to the ready list.
 963500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14640=>0x14644).(0=>1) opclass:32 [sn:494].
 963500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14644=>0x14648).(0=>1) [sn:495] [tid:0] to IQ.
 963500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:495]
 963500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 963500: system.cpu.iew.lsq.thread0: Inserting load PC (0x14644=>0x14648).(0=>1), idx:15 [sn:495]
 963500: system.cpu.iq: Adding instruction [sn:495] PC (0x14644=>0x14648).(0=>1) to the IQ.
 963500: memdepentry: Memory dependency entry created.  memdep_count=2 (0x14644=>0x14648).(0=>1)
 963500: global: Inst 0x14644 with index 401 had no SSID
 963500: system.cpu.memDep0: No dependency for inst PC (0x14644=>0x14648).(0=>1) [sn:495].
 963500: system.cpu.memDep0: Adding instruction [sn:495] to the ready list.
 963500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14644=>0x14648).(0=>1) opclass:32 [sn:495].
 963500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14644=>0x14648).(1=>2) [sn:496] [tid:0] to IQ.
 963500: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:496]
 963500: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:496]
 963500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 963500: system.cpu.iq: Thread 0: Issuing instruction PC (0x14640=>0x14644).(0=>1) [sn:494]
 963500: system.cpu.memDep0: Issuing instruction PC 0x14640 [sn:494].
 963500: system.cpu.iew: Processing [tid:0]
 963500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 963500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 963500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 963500: system.cpu.iew: IQ has 61 free entries (Can schedule: 1).  LQ has 14 free entries. SQ has 16 free entries.
 963500: system.cpu.iew: IEW switching to active
 963500: system.cpu.iew: Activating stage.
 963500: system.cpu: Activity: 7
 963500: system.cpu.commit: Getting instructions from Rename stage.
 963500: system.cpu.commit: Inserting PC (0x14640=>0x14644).(0=>1) [sn:494] [tid:0] into ROB.
 963500: system.cpu.rob: Adding inst PC (0x14640=>0x14644).(0=>1) to the ROB.
 963500: system.cpu.rob: [tid:0] Now has 1 instructions.
 963500: system.cpu.commit: Inserting PC (0x14644=>0x14648).(0=>1) [sn:495] [tid:0] into ROB.
 963500: system.cpu.rob: Adding inst PC (0x14644=>0x14648).(0=>1) to the ROB.
 963500: system.cpu.rob: [tid:0] Now has 2 instructions.
 963500: system.cpu.commit: Inserting PC (0x14644=>0x14648).(1=>2) [sn:496] [tid:0] into ROB.
 963500: system.cpu.rob: Adding inst PC (0x14644=>0x14648).(1=>2) to the ROB.
 963500: system.cpu.rob: [tid:0] Now has 3 instructions.
 963500: system.cpu.commit: Trying to commit instructions in the ROB.
 963500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:494] PC (0x14640=>0x14644).(0=>1) is head of ROB and not ready
 963500: system.cpu.commit: [tid:0]: ROB has 3 insts & 37 free entries.
 963500: system.cpu.commit: Activity This Cycle.
 963500: system.cpu: Scheduling next tick!
 964000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 964000: system.cpu.fetch: Running stage.
 964000: system.cpu.fetch: There are no more threads available to fetch from.
 964000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 964000: system.cpu.decode: Processing [tid:0]
 964000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 964000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 964000: system.cpu.rename: Processing [tid:0]
 964000: system.cpu.rename: [tid:0]: Free IQ: 63, Free ROB: 37, Free LQ: 16, Free SQ: 16
 964000: system.cpu.rename: [tid:0]: 5 instructions not yet in ROB
 964000: system.cpu.rename: calcFreeROBEntires: free robEntries: 37, instsInProgress: 5, dispatched Insts: 3
 964000: system.cpu.rename: [tid:0]: 35 rob free
 964000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 63, instsInProgress: 5, dispatched Insts: 3
 964000: system.cpu.rename: [tid:0]: 61 iq free
 964000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 2, loads dispatchedToLQ: 2
 964000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 964000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 964000: system.cpu.iew: Issue: Processing [tid:0]
 964000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 964000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14648=>0x1464c).(0=>1) [sn:497] [tid:0] to IQ.
 964000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:497]
 964000: system.cpu.iq: Adding instruction [sn:497] PC (0x14648=>0x1464c).(0=>1) to the IQ.
 964000: system.cpu.iq: Instruction PC (0x14648=>0x1464c).(0=>1) has src reg 109 that is being added to the dependency chain.
 964000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1464c=>0x14650).(0=>1) [sn:498] [tid:0] to IQ.
 964000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:498]
 964000: system.cpu.iq: Adding instruction [sn:498] PC (0x1464c=>0x14650).(0=>1) to the IQ.
 964000: system.cpu.iq: Instruction PC (0x1464c=>0x14650).(0=>1) has src reg 434 that is being added to the dependency chain.
 964000: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:496]
 964000: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:496]
 964000: global: RegFile: Access to cc register 325, has data 0
 964000: global: RegFile: Access to cc register 325, has data 0
 964000: global: RegFile: Access to cc register 325, has data 0
 964000: global: RegFile: Access to int register 2, has data 0xbefffef8
 964000: global: RegFile: Setting int register 80 to 0xbeffff00
 964000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 964000: system.cpu.iq: Waking dependents of completed instruction.
 964000: system.cpu.iq: Waking any dependents on register 80.
 964000: system.cpu.iew: Sending instructions to commit, [sn:496] PC (0x14644=>0x14648).(1=>2).
 964000: system.cpu.iew: Setting Destination Register 80
 964000: system.cpu.scoreboard: Setting reg 80 as ready
 964000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 964000: system.cpu.iq: Thread 0: Issuing instruction PC (0x14644=>0x14648).(0=>1) [sn:495]
 964000: system.cpu.memDep0: Issuing instruction PC 0x14644 [sn:495].
 964000: system.cpu: Activity: 8
 964000: system.cpu.iew: Processing [tid:0]
 964000: system.cpu.iew: [tid:0], Dispatch dispatched 2 instructions.
 964000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 964000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 964000: system.cpu.iew: IQ has 59 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 16 free entries.
 964000: system.cpu.iew: IEW switching to idle
 964000: system.cpu.iew: Deactivating stage.
 964000: system.cpu: Activity: 7
 964000: system.cpu.commit: Getting instructions from Rename stage.
 964000: system.cpu.commit: Inserting PC (0x14648=>0x1464c).(0=>1) [sn:497] [tid:0] into ROB.
 964000: system.cpu.rob: Adding inst PC (0x14648=>0x1464c).(0=>1) to the ROB.
 964000: system.cpu.rob: [tid:0] Now has 4 instructions.
 964000: system.cpu.commit: Inserting PC (0x1464c=>0x14650).(0=>1) [sn:498] [tid:0] into ROB.
 964000: system.cpu.rob: Adding inst PC (0x1464c=>0x14650).(0=>1) to the ROB.
 964000: system.cpu.rob: [tid:0] Now has 5 instructions.
 964000: system.cpu.commit: Trying to commit instructions in the ROB.
 964000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:494] PC (0x14640=>0x14644).(0=>1) is head of ROB and not ready
 964000: system.cpu.commit: [tid:0]: ROB has 5 insts & 35 free entries.
 964000: system.cpu.commit: Activity This Cycle.
 964000: system.cpu: Scheduling next tick!
 964000: system.cpu.iq: Processing FU completion [sn:494]
 964000: system.cpu: CPU already running.
 964500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 964500: system.cpu.fetch: Running stage.
 964500: system.cpu.fetch: There are no more threads available to fetch from.
 964500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
 964500: system.cpu.decode: Processing [tid:0]
 964500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 964500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 964500: system.cpu.rename: Processing [tid:0]
 964500: system.cpu.rename: [tid:0]: Free IQ: 63, Free ROB: 35, Free LQ: 16, Free SQ: 16
 964500: system.cpu.rename: [tid:0]: 2 instructions not yet in ROB
 964500: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 2, dispatched Insts: 2
 964500: system.cpu.rename: [tid:0]: 35 rob free
 964500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 63, instsInProgress: 2, dispatched Insts: 2
 964500: system.cpu.rename: [tid:0]: 63 iq free
 964500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 964500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 964500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 964500: system.cpu.iew: Issue: Processing [tid:0]
 964500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 964500: system.cpu.iew: Execute: Executing instructions from IQ.
 964500: system.cpu.iew: Execute: Processing PC (0x14640=>0x14644).(0=>1), [tid:0] [sn:494].
 964500: system.cpu.iew: Execute: Calculating address for memory reference.
 964500: system.cpu.iew.lsq.thread0: Executing load PC (0x14640=>0x14644).(0=>1), [sn:494]
 964500: global: RegFile: Access to int register 2, has data 0xbefffef8
 964500: global: RegFile: Access to cc register 325, has data 0
 964500: global: RegFile: Access to cc register 325, has data 0
 964500: global: RegFile: Access to cc register 325, has data 0
 964500: system.cpu.iew.lsq.thread0: Read called, load idx: 14, store idx: -1, storeHead: 10 addr: 0x77ef4
 964500: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:494] PC (0x14640=>0x14644).(0=>1)
 964500: system.cpu: Activity: 8
 964500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 964500: system.cpu.iq: Not able to schedule any instructions.
 964500: system.cpu.iew: Processing [tid:0]
 964500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 964500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 964500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 964500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 964500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 964500: system.cpu.iew: IQ has 59 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 16 free entries.
 964500: system.cpu.iew: Activity this cycle.
 964500: system.cpu.commit: Getting instructions from Rename stage.
 964500: system.cpu.commit: Trying to commit instructions in the ROB.
 964500: system.cpu.commit: [tid:0]: Marking PC (0x14644=>0x14648).(1=>2), [sn:496] ready within ROB.
 964500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:494] PC (0x14640=>0x14644).(0=>1) is head of ROB and not ready
 964500: system.cpu.commit: [tid:0]: ROB has 5 insts & 35 free entries.
 964500: system.cpu: Scheduling next tick!
 964500: system.cpu.iq: Processing FU completion [sn:495]
 964500: system.cpu: CPU already running.
 965000: system.cpu.icache_port: Fetch unit received timing
 965000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 965000: system.cpu: CPU already running.
 965000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 965000: system.cpu.fetch: Activating stage.
 965000: system.cpu: Activity: 9
 965000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 965000: system.cpu.fetch: Running stage.
 965000: system.cpu.fetch: Attempting to fetch from [tid:0]
 965000: system.cpu.fetch: [tid:0]: Icache miss is complete.
 965000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 965000: global: DynInst: [sn:499] Instruction created. Instcount for system.cpu = 59
 965000: system.cpu.fetch: [tid:0]: Instruction PC 0x14650 (0) created [sn:499].
 965000: system.cpu.fetch: [tid:0]: Instruction is:   b   
 965000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 965000: system.cpu.fetch: [tid:0]: [sn:499]:Branch predicted to be not taken.
 965000: system.cpu.fetch: [tid:0]: [sn:499] Branch predicted to go to (0x14654=>0x14658).(0=>1).
 965000: global: DynInst: [sn:500] Instruction created. Instcount for system.cpu = 60
 965000: system.cpu.fetch: [tid:0]: Instruction PC 0x14654 (0) created [sn:500].
 965000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r9, [r0, #-4]
 965000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 965000: global: DynInst: [sn:501] Instruction created. Instcount for system.cpu = 61
 965000: system.cpu.fetch: [tid:0]: Instruction PC 0x14658 (0) created [sn:501].
 965000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [r0] #8
 965000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 965000: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 965000: system.cpu.fetch: [tid:0][sn:499]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 965000: system.cpu.fetch: [tid:0][sn:500]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 965000: system.cpu.fetch: [tid:0][sn:501]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 965000: system.cpu.fetch: Activity this cycle.
 965000: system.cpu: Activity: 10
 965000: system.cpu.decode: Processing [tid:0]
 965000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 965000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 965000: system.cpu.rename: Processing [tid:0]
 965000: system.cpu.rename: [tid:0]: Free IQ: 59, Free ROB: 35, Free LQ: 14, Free SQ: 16
 965000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 965000: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 0, dispatched Insts: 0
 965000: system.cpu.rename: [tid:0]: 35 rob free
 965000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 59, instsInProgress: 0, dispatched Insts: 0
 965000: system.cpu.rename: [tid:0]: 59 iq free
 965000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 965000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 965000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 965000: system.cpu.iew: Issue: Processing [tid:0]
 965000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 965000: system.cpu.iew: Execute: Executing instructions from IQ.
 965000: system.cpu.iew: Execute: Processing PC (0x14644=>0x14648).(0=>1), [tid:0] [sn:495].
 965000: system.cpu.iew: Execute: Calculating address for memory reference.
 965000: system.cpu.iew.lsq.thread0: Executing load PC (0x14644=>0x14648).(0=>1), [sn:495]
 965000: global: RegFile: Access to int register 2, has data 0xbefffef8
 965000: global: RegFile: Access to cc register 325, has data 0
 965000: global: RegFile: Access to cc register 325, has data 0
 965000: global: RegFile: Access to cc register 325, has data 0
 965000: system.cpu.iew.lsq.thread0: Read called, load idx: 15, store idx: -1, storeHead: 10 addr: 0x77ef8
 965000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:495] PC (0x14644=>0x14648).(0=>1)
 965000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 965000: system.cpu.iq: Not able to schedule any instructions.
 965000: system.cpu.iew: Processing [tid:0]
 965000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 965000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 965000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 965000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 965000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 965000: system.cpu.iew: IQ has 59 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 16 free entries.
 965000: system.cpu.iew: Activity this cycle.
 965000: system.cpu.commit: Getting instructions from Rename stage.
 965000: system.cpu.commit: Trying to commit instructions in the ROB.
 965000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:494] PC (0x14640=>0x14644).(0=>1) is head of ROB and not ready
 965000: system.cpu.commit: [tid:0]: ROB has 5 insts & 35 free entries.
 965000: system.cpu: Scheduling next tick!
 965500: system.cpu.iew.lsq.thread0: Writeback event [sn:494].
 965500: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:494].
 965500: system.cpu: CPU already running.
 965500: global: RegFile: Access to cc register 325, has data 0
 965500: global: RegFile: Access to cc register 325, has data 0
 965500: global: RegFile: Access to cc register 325, has data 0
 965500: global: RegFile: Setting int register 124 to 0x1000
 965500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 965500: system.cpu.iew: Activity this cycle.
 965500: system.cpu: Activity: 11
 965500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 965500: system.cpu.fetch: Running stage.
 965500: system.cpu.fetch: Attempting to fetch from [tid:0]
 965500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 965500: global: DynInst: [sn:502] Instruction created. Instcount for system.cpu = 62
 965500: system.cpu.fetch: [tid:0]: Instruction PC 0x14658 (1) created [sn:502].
 965500: system.cpu.fetch: [tid:0]: Instruction is:   addi_uop   r0, r0, #8
 965500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 965500: global: DynInst: [sn:503] Instruction created. Instcount for system.cpu = 63
 965500: system.cpu.fetch: [tid:0]: Instruction PC 0x1465c (0) created [sn:503].
 965500: system.cpu.fetch: [tid:0]: Instruction is:   cmps   r3, #0
 965500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 965500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14660=>0x14664).(0=>1).
 965500: system.cpu.fetch: [tid:0] Fetching cache line 0x14660 for addr 0x14660
 965500: system.cpu: CPU already running.
 965500: system.cpu.fetch: Fetch: Doing instruction read.
 965500: system.cpu.fetch: [tid:0]: Doing Icache access.
 965500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 965500: system.cpu.fetch: Deactivating stage.
 965500: system.cpu: Activity: 10
 965500: system.cpu.fetch: [tid:0][sn:502]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 965500: system.cpu.fetch: [tid:0][sn:503]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 965500: system.cpu.fetch: Activity this cycle.
 965500: system.cpu.decode: Processing [tid:0]
 965500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 965500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 965500: system.cpu.rename: Processing [tid:0]
 965500: system.cpu.rename: [tid:0]: Free IQ: 59, Free ROB: 35, Free LQ: 14, Free SQ: 16
 965500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 965500: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 0, dispatched Insts: 0
 965500: system.cpu.rename: [tid:0]: 35 rob free
 965500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 59, instsInProgress: 0, dispatched Insts: 0
 965500: system.cpu.rename: [tid:0]: 59 iq free
 965500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 965500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 965500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 965500: system.cpu.iew: Issue: Processing [tid:0]
 965500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 965500: system.cpu.iew: Sending instructions to commit, [sn:494] PC (0x14640=>0x14644).(0=>1).
 965500: system.cpu.iew: Setting Destination Register 124
 965500: system.cpu.scoreboard: Setting reg 124 as ready
 965500: system.cpu.iq: Waking dependents of completed instruction.
 965500: system.cpu.iq: Completing mem instruction PC: (0x14640=>0x14644).(0=>1) [sn:494]
 965500: system.cpu.memDep0: Completed mem instruction PC (0x14640=>0x14644).(0=>1) [sn:494].
 965500: memdepentry: Memory dependency entry deleted.  memdep_count=1 (0x14640=>0x14644).(0=>1)
 965500: system.cpu.iq: Waking any dependents on register 124.
 965500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 965500: system.cpu.iq: Not able to schedule any instructions.
 965500: system.cpu.iew: Processing [tid:0]
 965500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 965500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 965500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 965500: system.cpu.iew: IQ has 60 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 16 free entries.
 965500: system.cpu.commit: Getting instructions from Rename stage.
 965500: system.cpu.commit: Trying to commit instructions in the ROB.
 965500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:494] PC (0x14640=>0x14644).(0=>1) is head of ROB and not ready
 965500: system.cpu.commit: [tid:0]: ROB has 5 insts & 35 free entries.
 965500: system.cpu: Activity: 9
 965500: system.cpu: Scheduling next tick!
 966000: system.cpu.icache_port: Fetch unit received timing
 966000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 966000: system.cpu: CPU already running.
 966000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 966000: system.cpu.fetch: Activating stage.
 966000: system.cpu: Activity: 10
 966000: system.cpu.iew.lsq.thread0: Writeback event [sn:495].
 966000: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:495].
 966000: system.cpu: CPU already running.
 966000: global: RegFile: Access to cc register 325, has data 0
 966000: global: RegFile: Access to cc register 325, has data 0
 966000: global: RegFile: Access to cc register 325, has data 0
 966000: global: RegFile: Setting int register 109 to 0x3
 966000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 966000: system.cpu.iew: Activity this cycle.
 966000: system.cpu: Activity: 11
 966000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 966000: system.cpu.fetch: Running stage.
 966000: system.cpu.fetch: Attempting to fetch from [tid:0]
 966000: system.cpu.fetch: [tid:0]: Icache miss is complete.
 966000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 966000: global: DynInst: [sn:504] Instruction created. Instcount for system.cpu = 64
 966000: system.cpu.fetch: [tid:0]: Instruction PC 0x14660 (0) created [sn:504].
 966000: system.cpu.fetch: [tid:0]: Instruction is:   bne   
 966000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 966000: system.cpu.fetch: [tid:0]: [sn:504]:Branch predicted to be not taken.
 966000: system.cpu.fetch: [tid:0]: [sn:504] Branch predicted to go to (0x14664=>0x14668).(0=>1).
 966000: global: DynInst: [sn:505] Instruction created. Instcount for system.cpu = 65
 966000: system.cpu.fetch: [tid:0]: Instruction PC 0x14664 (0) created [sn:505].
 966000: system.cpu.fetch: [tid:0]: Instruction is:   b   
 966000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 966000: system.cpu.fetch: [tid:0]: [sn:505]:Branch predicted to be not taken.
 966000: system.cpu.fetch: [tid:0]: [sn:505] Branch predicted to go to (0x14668=>0x1466c).(0=>1).
 966000: global: DynInst: [sn:506] Instruction created. Instcount for system.cpu = 66
 966000: system.cpu.fetch: [tid:0]: Instruction PC 0x14668 (0) created [sn:506].
 966000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r10, [r0, #-4]
 966000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 966000: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 966000: system.cpu.fetch: [tid:0][sn:504]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 966000: system.cpu.fetch: [tid:0][sn:505]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 966000: system.cpu.fetch: [tid:0][sn:506]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 966000: system.cpu.fetch: Activity this cycle.
 966000: system.cpu.decode: Processing [tid:0]
 966000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 966000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 966000: system.cpu.rename: Processing [tid:0]
 966000: system.cpu.rename: [tid:0]: Free IQ: 59, Free ROB: 35, Free LQ: 14, Free SQ: 16
 966000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 966000: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 0, dispatched Insts: 0
 966000: system.cpu.rename: [tid:0]: 35 rob free
 966000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 59, instsInProgress: 0, dispatched Insts: 0
 966000: system.cpu.rename: [tid:0]: 59 iq free
 966000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 966000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 966000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 966000: system.cpu.iew: Issue: Processing [tid:0]
 966000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 966000: system.cpu.iew: Sending instructions to commit, [sn:495] PC (0x14644=>0x14648).(0=>1).
 966000: system.cpu.iew: Setting Destination Register 109
 966000: system.cpu.scoreboard: Setting reg 109 as ready
 966000: system.cpu.iq: Waking dependents of completed instruction.
 966000: system.cpu.iq: Completing mem instruction PC: (0x14644=>0x14648).(0=>1) [sn:495]
 966000: system.cpu.memDep0: Completed mem instruction PC (0x14644=>0x14648).(0=>1) [sn:495].
 966000: memdepentry: Memory dependency entry deleted.  memdep_count=0 (0x14644=>0x14648).(0=>1)
 966000: system.cpu.iq: Waking any dependents on register 109.
 966000: system.cpu.iq: Waking up a dependent instruction, [sn:497] PC (0x14648=>0x1464c).(0=>1).
 966000: global: [sn:497] has 4 ready out of 4 sources. RTI 0)
 966000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14648=>0x1464c).(0=>1) opclass:1 [sn:497].
 966000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 966000: system.cpu.iq: Thread 0: Issuing instruction PC (0x14648=>0x1464c).(0=>1) [sn:497]
 966000: system.cpu.iew: Processing [tid:0]
 966000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 966000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 966000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 966000: system.cpu.iew: IQ has 62 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 16 free entries.
 966000: system.cpu.commit: Getting instructions from Rename stage.
 966000: system.cpu.commit: Trying to commit instructions in the ROB.
 966000: system.cpu.commit: [tid:0]: Marking PC (0x14640=>0x14644).(0=>1), [sn:494] ready within ROB.
 966000: system.cpu.commit: [tid:0]: Instruction [sn:494] PC (0x14640=>0x14644).(0=>1) is head of ROB and ready to commit
 966000: system.cpu.commit: [tid:0]: ROB has 5 insts & 35 free entries.
 966000: system.cpu.commit: Activating stage.
 966000: system.cpu: Activity: 12
 966000: system.cpu: Activity: 11
 966000: system.cpu: Scheduling next tick!
 966500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 966500: system.cpu.fetch: Running stage.
 966500: system.cpu.fetch: Attempting to fetch from [tid:0]
 966500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 966500: global: DynInst: [sn:507] Instruction created. Instcount for system.cpu = 67
 966500: system.cpu.fetch: [tid:0]: Instruction PC 0x1466c (0) created [sn:507].
 966500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [r0] #8
 966500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 966500: global: DynInst: [sn:508] Instruction created. Instcount for system.cpu = 68
 966500: system.cpu.fetch: [tid:0]: Instruction PC 0x1466c (1) created [sn:508].
 966500: system.cpu.fetch: [tid:0]: Instruction is:   addi_uop   r0, r0, #8
 966500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 966500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14670=>0x14674).(0=>1).
 966500: system.cpu.fetch: [tid:0] Fetching cache line 0x14670 for addr 0x14670
 966500: system.cpu: CPU already running.
 966500: system.cpu.fetch: Fetch: Doing instruction read.
 966500: system.cpu.fetch: [tid:0]: Doing Icache access.
 966500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 966500: system.cpu.fetch: Deactivating stage.
 966500: system.cpu: Activity: 10
 966500: system.cpu.fetch: [tid:0][sn:507]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 966500: system.cpu.fetch: [tid:0][sn:508]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 966500: system.cpu.fetch: Activity this cycle.
 966500: system.cpu: Activity: 11
 966500: system.cpu.decode: Processing [tid:0]
 966500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 966500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 966500: system.cpu.decode: [tid:0]: Processing instruction [sn:499] with PC (0x14650=>0x14654).(0=>1)
 966500: system.cpu.decode: [tid:0]: [sn:499] Squashing due to incorrect branch prediction detected at decode.
 966500: system.cpu: Deleting instructions from instruction list that are from [tid:0] and above [sn:499] (end=508).
 966500: system.cpu: Squashing instruction, [tid:0] [sn:508] PC (0x1466c=>0x14670).(1=>2)
 966500: system.cpu: Squashing instruction, [tid:0] [sn:507] PC (0x1466c=>0x14670).(0=>1)
 966500: system.cpu: Squashing instruction, [tid:0] [sn:506] PC (0x14668=>0x1466c).(0=>1)
 966500: system.cpu: Squashing instruction, [tid:0] [sn:505] PC (0x14664=>0x14668).(0=>1)
 966500: system.cpu: Squashing instruction, [tid:0] [sn:504] PC (0x14660=>0x14664).(0=>1)
 966500: system.cpu: Squashing instruction, [tid:0] [sn:503] PC (0x1465c=>0x14660).(0=>1)
 966500: system.cpu: Squashing instruction, [tid:0] [sn:502] PC (0x14658=>0x1465c).(1=>2)
 966500: system.cpu: Squashing instruction, [tid:0] [sn:501] PC (0x14658=>0x1465c).(0=>1)
 966500: system.cpu: Squashing instruction, [tid:0] [sn:500] PC (0x14654=>0x14658).(0=>1)
 966500: system.cpu.decode: [sn:499]: Updating predictions: PredPC: (0x1450c=>0x14510).(0=>1)
 966500: system.cpu.decode: Activity this cycle.
 966500: system.cpu.rename: Processing [tid:0]
 966500: system.cpu.rename: [tid:0]: Free IQ: 59, Free ROB: 35, Free LQ: 14, Free SQ: 16
 966500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 966500: system.cpu.rename: calcFreeROBEntires: free robEntries: 35, instsInProgress: 0, dispatched Insts: 0
 966500: system.cpu.rename: [tid:0]: 35 rob free
 966500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 59, instsInProgress: 0, dispatched Insts: 0
 966500: system.cpu.rename: [tid:0]: 59 iq free
 966500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 966500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 966500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 966500: system.cpu.iew: Issue: Processing [tid:0]
 966500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 966500: system.cpu.iew: Execute: Executing instructions from IQ.
 966500: system.cpu.iew: Execute: Processing PC (0x14648=>0x1464c).(0=>1), [tid:0] [sn:497].
 966500: global: RegFile: Access to cc register 325, has data 0
 966500: global: RegFile: Access to cc register 325, has data 0
 966500: global: RegFile: Access to cc register 325, has data 0
 966500: global: RegFile: Access to int register 109, has data 0x3
 966500: global: RegFile: Setting cc register 434 to 0
 966500: global: RegFile: Setting cc register 435 to 0
 966500: global: RegFile: Setting cc register 436 to 0x1
 966500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 966500: system.cpu.iew: Sending instructions to commit, [sn:497] PC (0x14648=>0x1464c).(0=>1).
 966500: system.cpu.iew: Setting Destination Register 434
 966500: system.cpu.scoreboard: Setting reg 434 as ready
 966500: system.cpu.iew: Setting Destination Register 435
 966500: system.cpu.scoreboard: Setting reg 435 as ready
 966500: system.cpu.iew: Setting Destination Register 436
 966500: system.cpu.scoreboard: Setting reg 436 as ready
 966500: system.cpu.iq: Waking dependents of completed instruction.
 966500: system.cpu.iq: Waking any dependents on register 434.
 966500: system.cpu.iq: Waking up a dependent instruction, [sn:498] PC (0x1464c=>0x14650).(0=>1).
 966500: global: [sn:498] has 3 ready out of 3 sources. RTI 0)
 966500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1464c=>0x14650).(0=>1) opclass:1 [sn:498].
 966500: system.cpu.iq: Waking any dependents on register 435.
 966500: system.cpu.iq: Waking any dependents on register 436.
 966500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 966500: system.cpu.iq: Thread 0: Issuing instruction PC (0x1464c=>0x14650).(0=>1) [sn:498]
 966500: system.cpu.iew: Processing [tid:0]
 966500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 966500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 966500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 966500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 966500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 966500: system.cpu.iew: IQ has 63 free entries (Can schedule: 0).  LQ has 14 free entries. SQ has 16 free entries.
 966500: system.cpu.iew: Activity this cycle.
 966500: system.cpu.commit: Getting instructions from Rename stage.
 966500: system.cpu.commit: Trying to commit instructions in the ROB.
 966500: system.cpu.commit: Trying to commit head instruction, [sn:494] [tid:0]
 966500: system.cpu.commit: Committing instruction with [sn:494] PC (0x14640=>0x14644).(0=>1)
 966500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14640=>0x14644).(0=>1), [sn:494]
 966500: system.cpu: Removing committed instruction [tid:0] PC (0x14640=>0x14644).(0=>1) [sn:494]
 966500: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:494]
 966500: system.cpu.commit: [tid:0]: Marking PC (0x14644=>0x14648).(0=>1), [sn:495] ready within ROB.
 966500: system.cpu.commit: [tid:0]: Instruction [sn:495] PC (0x14644=>0x14648).(0=>1) is head of ROB and ready to commit
 966500: system.cpu.commit: [tid:0]: ROB has 4 insts & 36 free entries.
 966500: system.cpu.commit: Activity This Cycle.
 966500: system.cpu: Removing instruction, [tid:0] [sn:508] PC (0x1466c=>0x14670).(1=>2)
 966500: system.cpu: Removing instruction, [tid:0] [sn:507] PC (0x1466c=>0x14670).(0=>1)
 966500: system.cpu: Removing instruction, [tid:0] [sn:506] PC (0x14668=>0x1466c).(0=>1)
 966500: system.cpu: Removing instruction, [tid:0] [sn:505] PC (0x14664=>0x14668).(0=>1)
 966500: system.cpu: Removing instruction, [tid:0] [sn:504] PC (0x14660=>0x14664).(0=>1)
 966500: system.cpu: Removing instruction, [tid:0] [sn:503] PC (0x1465c=>0x14660).(0=>1)
 966500: system.cpu: Removing instruction, [tid:0] [sn:502] PC (0x14658=>0x1465c).(1=>2)
 966500: system.cpu: Removing instruction, [tid:0] [sn:501] PC (0x14658=>0x1465c).(0=>1)
 966500: system.cpu: Removing instruction, [tid:0] [sn:500] PC (0x14654=>0x14658).(0=>1)
 966500: system.cpu: Removing instruction, [tid:0] [sn:494] PC (0x14640=>0x14644).(0=>1)
 966500: system.cpu: Scheduling next tick!
 967000: system.cpu.icache_port: Fetch unit received timing
 967000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 967000: system.cpu: CPU already running.
 967000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 967000: system.cpu.fetch: Activating stage.
 967000: system.cpu: Activity: 12
 967000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 967000: system.cpu.fetch: [tid:0]: Squashing instructions due to squash from decode.
 967000: system.cpu.fetch: Squashing from decode with PC = (0x1450c=>0x14510).(0=>1)
 967000: system.cpu.fetch: [tid:0]: Squashing from decode.
 967000: system.cpu.fetch: [tid:0]: Squashing, setting PC to: (0x1450c=>0x14510).(0=>1).
 967000: system.cpu: Deleting instructions from instruction list that are from [tid:0] and above [sn:499] (end=499).
 967000: system.cpu.fetch: Running stage.
 967000: system.cpu.fetch: There are no more threads available to fetch from.
 967000: system.cpu.fetch: [tid:0]: Fetch is squashing!
 967000: system.cpu.decode: Processing [tid:0]
 967000: system.cpu.decode: [tid:0]: Done squashing, switching to running.
 967000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 967000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 967000: system.cpu.decode: [tid:0]: Processing instruction [sn:502] with PC (0x14658=>0x1465c).(1=>2)
 967000: system.cpu.decode: [tid:0]: Instruction 502 with PC (0x14658=>0x1465c).(1=>2) is squashed, skipping.
 967000: system.cpu.decode: [tid:0]: Processing instruction [sn:503] with PC (0x1465c=>0x14660).(0=>1)
 967000: system.cpu.decode: [tid:0]: Instruction 503 with PC (0x1465c=>0x14660).(0=>1) is squashed, skipping.
 967000: system.cpu.rename: Processing [tid:0]
 967000: system.cpu.rename: [tid:0]: Free IQ: 63, Free ROB: 36, Free LQ: 14, Free SQ: 16
 967000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 967000: system.cpu.rename: calcFreeROBEntires: free robEntries: 36, instsInProgress: 0, dispatched Insts: 0
 967000: system.cpu.rename: [tid:0]: 36 rob free
 967000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 63, instsInProgress: 0, dispatched Insts: 0
 967000: system.cpu.rename: [tid:0]: 63 iq free
 967000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 14, loadsInProgress: 0, loads dispatchedToLQ: 0
 967000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 967000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 967000: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=6), until [sn:494].
 967000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 97, [sn:494].
 967000: system.cpu.freelist: Freeing register 97.
 967000: system.cpu.iew: Issue: Processing [tid:0]
 967000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 967000: system.cpu.iew: Execute: Executing instructions from IQ.
 967000: system.cpu.iew: Execute: Processing PC (0x1464c=>0x14650).(0=>1), [tid:0] [sn:498].
 967000: global: RegFile: Access to cc register 434, has data 0
 967000: global: RegFile: Access to cc register 325, has data 0
 967000: global: RegFile: Access to cc register 325, has data 0
 967000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 967000: system.cpu.iew: Execute: Branch mispredict detected.
 967000: system.cpu.iew: Predicted target was PC: (0x14650=>0x14654).(0=>1).
 967000: system.cpu.iew: Execute: Redirecting fetch to PC: (0x1464c=>0x14464).(0=>1).
 967000: system.cpu.iew: [tid:0]: Squashing from a specific instruction, PC: (0x1464c=>0x14464).(0=>1) [sn:498].
 967000: system.cpu: Activity: 13
 967000: system.cpu.iew: Sending instructions to commit, [sn:498] PC (0x1464c=>0x14464).(0=>1).
 967000: system.cpu.iq: Waking dependents of completed instruction.
 967000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 967000: system.cpu.iq: Not able to schedule any instructions.
 967000: system.cpu.iew: Processing [tid:0]
 967000: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x14640=>0x14644).(0=>1)
 967000: system.cpu.iq: [tid:0]: Committing instructions older than [sn:494]
 967000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 967000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 967000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 967000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 967000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 967000: system.cpu.iew: IQ has 63 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 16 free entries.
 967000: system.cpu.iew: Activity this cycle.
 967000: system.cpu.commit: Getting instructions from Rename stage.
 967000: system.cpu.commit: Trying to commit instructions in the ROB.
 967000: system.cpu.commit: Trying to commit head instruction, [sn:495] [tid:0]
 967000: system.cpu.commit: Committing instruction with [sn:495] PC (0x14644=>0x14648).(0=>1)
 967000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14644=>0x14648).(0=>1), [sn:495]
 967000: system.cpu: Removing committed instruction [tid:0] PC (0x14644=>0x14648).(0=>1) [sn:495]
 967000: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:495]
 967000: system.cpu.commit: Trying to commit head instruction, [sn:496] [tid:0]
 967000: system.cpu.commit: Committing instruction with [sn:496] PC (0x14644=>0x14648).(1=>2)
 967000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14644=>0x14648).(1=>2), [sn:496]
 967000: system.cpu: Removing committed instruction [tid:0] PC (0x14644=>0x14648).(1=>2) [sn:496]
 967000: system.cpu.commit: Instruction is committed successfully. num_committed: 2. [sn:496]
 967000: system.cpu.commit: [tid:0]: Marking PC (0x14648=>0x1464c).(0=>1), [sn:497] ready within ROB.
 967000: system.cpu.commit: [tid:0]: Instruction [sn:497] PC (0x14648=>0x1464c).(0=>1) is head of ROB and ready to commit
 967000: system.cpu.commit: [tid:0]: ROB has 2 insts & 38 free entries.
 967000: system.cpu.commit: Activity This Cycle.
 967000: system.cpu: Activity: 12
 967000: system.cpu: Removing instruction, [tid:0] [sn:495] PC (0x14644=>0x14648).(0=>1)
 967000: system.cpu: Removing instruction, [tid:0] [sn:496] PC (0x14644=>0x14648).(1=>2)
 967000: system.cpu: Scheduling next tick!
 967500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 967500: system.cpu.fetch: [tid:0]: Done squashing, switching to running.
 967500: system.cpu.fetch: Running stage.
 967500: system.cpu.fetch: Attempting to fetch from [tid:0]
 967500: system.cpu.fetch: [tid:0]: Attempting to translate and read instruction, starting at PC (0x1450c=>0x14510).(0=>1).
 967500: system.cpu.fetch: [tid:0] Fetching cache line 0x14500 for addr 0x1450c
 967500: system.cpu: CPU already running.
 967500: system.cpu.fetch: Fetch: Doing instruction read.
 967500: system.cpu.fetch: [tid:0]: Doing Icache access.
 967500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 967500: system.cpu.fetch: Deactivating stage.
 967500: system.cpu: Activity: 11
 967500: system.cpu.decode: Processing [tid:0]
 967500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 967500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 967500: system.cpu.decode: [tid:0]: Processing instruction [sn:504] with PC (0x14660=>0x14664).(0=>1)
 967500: system.cpu.decode: [tid:0]: Instruction 504 with PC (0x14660=>0x14664).(0=>1) is squashed, skipping.
 967500: system.cpu.decode: [tid:0]: Processing instruction [sn:505] with PC (0x14664=>0x14668).(0=>1)
 967500: system.cpu.decode: [tid:0]: Instruction 505 with PC (0x14664=>0x14668).(0=>1) is squashed, skipping.
 967500: system.cpu.decode: [tid:0]: Processing instruction [sn:506] with PC (0x14668=>0x1466c).(0=>1)
 967500: system.cpu.decode: [tid:0]: Instruction 506 with PC (0x14668=>0x1466c).(0=>1) is squashed, skipping.
 967500: system.cpu.rename: Processing [tid:0]
 967500: system.cpu.rename: [tid:0]: Free IQ: 63, Free ROB: 38, Free LQ: 15, Free SQ: 16
 967500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 967500: system.cpu.rename: calcFreeROBEntires: free robEntries: 38, instsInProgress: 0, dispatched Insts: 0
 967500: system.cpu.rename: [tid:0]: 38 rob free
 967500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 63, instsInProgress: 0, dispatched Insts: 0
 967500: system.cpu.rename: [tid:0]: 63 iq free
 967500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 15, loadsInProgress: 0, loads dispatchedToLQ: 0
 967500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 967500: system.cpu.rename: calcFreeROBEntires: free robEntries: 38, instsInProgress: 0, dispatched Insts: 0
 967500: system.cpu.rename: [tid:0]: 38 rob free
 967500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 63, instsInProgress: 0, dispatched Insts: 0
 967500: system.cpu.rename: [tid:0]: 63 iq free
 967500: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
 967500: system.cpu.rename: [tid:0]: 0 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 967500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 967500: system.cpu.rename: [tid:0]: Processing instruction [sn:499] with PC (0x14650=>0x14654).(0=>1).
 967500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 967500: system.cpu.rename: [tid:0]: Register 325 is ready.
 967500: global: [sn:499] has 1 ready out of 3 sources. RTI 0)
 967500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 967500: system.cpu.rename: [tid:0]: Register 325 is ready.
 967500: global: [sn:499] has 2 ready out of 3 sources. RTI 0)
 967500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 967500: system.cpu.rename: [tid:0]: Register 325 is ready.
 967500: global: [sn:499] has 3 ready out of 3 sources. RTI 0)
 967500: system.cpu.rename: Activity this cycle.
 967500: system.cpu: Activity: 12
 967500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=5), until [sn:496].
 967500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 55, [sn:495].
 967500: system.cpu.freelist: Freeing register 55.
 967500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 2, [sn:496].
 967500: system.cpu.freelist: Freeing register 2.
 967500: system.cpu.iew: Issue: Processing [tid:0]
 967500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 967500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 967500: system.cpu.iq: Not able to schedule any instructions.
 967500: system.cpu.iew: Processing [tid:0]
 967500: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x14644=>0x14648).(0=>1)
 967500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:496]
 967500: global: DynInst: [sn:496] Instruction destroyed. Instcount for system.cpu = 67
 967500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 967500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 967500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 967500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 967500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 967500: system.cpu.iew: IQ has 63 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 967500: system.cpu.iew: Activity this cycle.
 967500: system.cpu.commit: [tid:0]: Squashing due to branch mispred PC:0x1464c [sn:498]
 967500: system.cpu.commit: [tid:0]: Redirecting to PC 0x14468
 967500: system.cpu.rob: Starting to squash within the ROB.
 967500: system.cpu.rob: [tid:0]: Squashing instructions until [sn:498].
 967500: system.cpu.rob: [tid:0]: Done squashing instructions.
 967500: system.cpu.commit: [tid:0]: Marking PC (0x1464c=>0x14464).(0=>1), [sn:498] ready within ROB.
 967500: system.cpu.commit: [tid:0]: Instruction [sn:497] PC (0x14648=>0x1464c).(0=>1) is head of ROB and ready to commit
 967500: system.cpu.commit: [tid:0]: ROB has 2 insts & 38 free entries.
 967500: system.cpu.commit: Activity This Cycle.
 967500: global: DynInst: [sn:501] Instruction destroyed. Instcount for system.cpu = 66
 967500: global: DynInst: [sn:500] Instruction destroyed. Instcount for system.cpu = 65
 967500: system.cpu: Activity: 11
 967500: system.cpu: Scheduling next tick!
 968000: system.cpu.icache_port: Fetch unit received timing
 968000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 968000: system.cpu: CPU already running.
 968000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 968000: system.cpu.fetch: Activating stage.
 968000: system.cpu: Activity: 12
 968000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 968000: system.cpu.fetch: [tid:0]: Squashing instructions due to squash from commit.
 968000: system.cpu.fetch: [tid:0]: Squash from commit.
 968000: system.cpu.fetch: [tid:0]: Squashing, setting PC to: (0x14464=>0x14468).(0=>1).
 968000: system.cpu: Thread 0: Deleting instructions from instruction list.
 968000: system.cpu: ROB is not empty, squashing insts not in ROB.
 968000: system.cpu: Squashing instruction, [tid:0] [sn:499] PC (0x14650=>0x14654).(0=>1)
 968000: system.cpu.fetch: Running stage.
 968000: system.cpu.fetch: There are no more threads available to fetch from.
 968000: system.cpu.fetch: [tid:0]: Fetch is squashing!
 968000: system.cpu.decode: Processing [tid:0]
 968000: system.cpu.decode: [tid:0]: Squashing instructions due to squash from commit.
 968000: system.cpu.decode: [tid:0]: Squashing.
 968000: system.cpu.rename: Processing [tid:0]
 968000: system.cpu.rename: [tid:0]: Free IQ: 63, Free ROB: 38, Free LQ: 16, Free SQ: 16
 968000: system.cpu.rename: [tid:0]: 1 instructions not yet in ROB
 968000: system.cpu.rename: [tid:0]: Squashing instructions due to squash from commit.
 968000: system.cpu.rename: [tid:0]: Squashing instructions.
 968000: system.cpu.iew: Issue: Processing [tid:0]
 968000: system.cpu.iew: [tid:0]: Squashing all instructions.
 968000: system.cpu.iq: [tid:0]: Starting to squash instructions in the IQ.
 968000: system.cpu.iq: [tid:0]: Squashing until sequence number 498!
 968000: global: StoreSet: Squashing until inum 498
 968000: system.cpu.iew.lsq.thread0: Squashing until [sn:498]!(Loads:0 Stores:0)
 968000: system.cpu.iew: [tid:0]: Removing skidbuffer instructions until [sn:498].
 968000: system.cpu.iew: [tid:0]: Removing incoming rename instructions
 968000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 968000: system.cpu.iq: Not able to schedule any instructions.
 968000: system.cpu.iew: Processing [tid:0]
 968000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 968000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 968000: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 968000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 968000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 968000: system.cpu.iew: IQ has 63 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 968000: system.cpu.iew: Activity this cycle.
 968000: system.cpu: Activity: 13
 968000: system.cpu.commit: Getting instructions from Rename stage.
 968000: system.cpu.commit: Instruction PC (0x14650=>0x14654).(0=>1) [sn:499] [tid:0] was squashed, skipping.
 968000: system.cpu.commit: Trying to commit instructions in the ROB.
 968000: system.cpu.commit: Trying to commit head instruction, [sn:497] [tid:0]
 968000: system.cpu.commit: Committing instruction with [sn:497] PC (0x14648=>0x1464c).(0=>1)
 968000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14648=>0x1464c).(0=>1), [sn:497]
 968000: system.cpu: Removing committed instruction [tid:0] PC (0x14648=>0x1464c).(0=>1) [sn:497]
 968000: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:497]
 968000: system.cpu.commit: Trying to commit head instruction, [sn:498] [tid:0]
 968000: system.cpu.commit: Committing instruction with [sn:498] PC (0x1464c=>0x14464).(0=>1)
 968000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1464c=>0x14464).(0=>1), [sn:498]
 968000: system.cpu: Removing committed instruction [tid:0] PC (0x1464c=>0x14464).(0=>1) [sn:498]
 968000: system.cpu.commit: Instruction is committed successfully. num_committed: 2. [sn:498]
 968000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 968000: system.cpu.commit: Activity This Cycle.
 968000: system.cpu.commit: Deactivating stage.
 968000: system.cpu: Activity: 12
 968000: global: DynInst: [sn:503] Instruction destroyed. Instcount for system.cpu = 64
 968000: global: DynInst: [sn:502] Instruction destroyed. Instcount for system.cpu = 63
 968000: global: DynInst: [sn:494] Instruction destroyed. Instcount for system.cpu = 62
 968000: system.cpu: Activity: 11
 968000: system.cpu: Removing instruction, [tid:0] [sn:499] PC (0x14650=>0x14654).(0=>1)
 968000: system.cpu: Removing instruction, [tid:0] [sn:497] PC (0x14648=>0x1464c).(0=>1)
 968000: system.cpu: Removing instruction, [tid:0] [sn:498] PC (0x1464c=>0x14464).(0=>1)
 968000: system.cpu: Scheduling next tick!
 968500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 968500: system.cpu.fetch: [tid:0]: Done squashing, switching to running.
 968500: system.cpu.fetch: Running stage.
 968500: system.cpu.fetch: Attempting to fetch from [tid:0]
 968500: system.cpu.fetch: [tid:0]: Attempting to translate and read instruction, starting at PC (0x14464=>0x14468).(0=>1).
 968500: system.cpu.fetch: [tid:0] Fetching cache line 0x14460 for addr 0x14464
 968500: system.cpu: CPU already running.
 968500: system.cpu.fetch: Fetch: Doing instruction read.
 968500: system.cpu.fetch: [tid:0]: Doing Icache access.
 968500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 968500: system.cpu.fetch: Deactivating stage.
 968500: system.cpu: Activity: 10
 968500: system.cpu.decode: Processing [tid:0]
 968500: system.cpu.decode: [tid:0]: Done squashing, switching to running.
 968500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 968500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 968500: system.cpu.rename: Processing [tid:0]
 968500: system.cpu.rename: [tid:0]: Free IQ: 63, Free ROB: 40, Free LQ: 16, Free SQ: 16
 968500: system.cpu.rename: [tid:0]: 1 instructions not yet in ROB
 968500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 1, dispatched Insts: 1
 968500: system.cpu.rename: [tid:0]: 40 rob free
 968500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 63, instsInProgress: 1, dispatched Insts: 1
 968500: system.cpu.rename: [tid:0]: 63 iq free
 968500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 968500: system.cpu.rename: [tid:0]: Done squashing, switching to running.
 968500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 968500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 968500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=3), until [sn:498].
 968500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 425, [sn:497].
 968500: system.cpu.freelist: Freeing register 425.
 968500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 426, [sn:497].
 968500: system.cpu.freelist: Freeing register 426.
 968500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 427, [sn:497].
 968500: system.cpu.freelist: Freeing register 427.
 968500: system.cpu.iew: Issue: Processing [tid:0]
 968500: system.cpu.iew: [tid:0]: Done squashing, switching to running.
 968500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 968500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 968500: system.cpu.iq: Not able to schedule any instructions.
 968500: system.cpu.iew: Processing [tid:0]
 968500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:498]
 968500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 968500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 968500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 968500: system.cpu.iew: IQ has 63 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 968500: system.cpu.commit: Getting instructions from Rename stage.
 968500: system.cpu.commit: Trying to commit instructions in the ROB.
 968500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 968500: global: DynInst: [sn:506] Instruction destroyed. Instcount for system.cpu = 61
 968500: global: DynInst: [sn:505] Instruction destroyed. Instcount for system.cpu = 60
 968500: global: DynInst: [sn:504] Instruction destroyed. Instcount for system.cpu = 59
 968500: global: DynInst: [sn:495] Instruction destroyed. Instcount for system.cpu = 58
 968500: system.cpu: Activity: 9
 968500: system.cpu: Scheduling next tick!
 969000: system.cpu.icache_port: Fetch unit received timing
 969000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 969000: system.cpu: CPU already running.
 969000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 969000: system.cpu.fetch: Activating stage.
 969000: system.cpu: Activity: 10
 969000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 969000: system.cpu.fetch: Running stage.
 969000: system.cpu.fetch: Attempting to fetch from [tid:0]
 969000: system.cpu.fetch: [tid:0]: Icache miss is complete.
 969000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 969000: global: DynInst: [sn:509] Instruction created. Instcount for system.cpu = 59
 969000: system.cpu.fetch: [tid:0]: Instruction PC 0x14464 (0) created [sn:509].
 969000: system.cpu.fetch: [tid:0]: Instruction is:   sub   r3, r3, #3
 969000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 969000: global: DynInst: [sn:510] Instruction created. Instcount for system.cpu = 60
 969000: system.cpu.fetch: [tid:0]: Instruction PC 0x14468 (0) created [sn:510].
 969000: system.cpu.fetch: [tid:0]: Instruction is:   cmps   r3, #30
 969000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 969000: global: DynInst: [sn:511] Instruction created. Instcount for system.cpu = 61
 969000: system.cpu.fetch: [tid:0]: Instruction PC 0x1446c (0) created [sn:511].
 969000: system.cpu.fetch: [tid:0]: Instruction is:   ldrls   pc, [pc, r3 LSL #2]
 969000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 969000: system.cpu.fetch: [tid:0]: [sn:511]:Branch predicted to be not taken.
 969000: system.cpu.fetch: [tid:0]: [sn:511] Branch predicted to go to (0x14470=>0x14474).(0=>1).
 969000: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 969000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14470=>0x14474).(0=>1).
 969000: system.cpu.fetch: [tid:0] Fetching cache line 0x14470 for addr 0x14470
 969000: system.cpu: CPU already running.
 969000: system.cpu.fetch: Fetch: Doing instruction read.
 969000: system.cpu.fetch: [tid:0]: Doing Icache access.
 969000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 969000: system.cpu.fetch: Deactivating stage.
 969000: system.cpu: Activity: 9
 969000: system.cpu.fetch: [tid:0][sn:509]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 969000: system.cpu.fetch: [tid:0][sn:510]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 969000: system.cpu.fetch: [tid:0][sn:511]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 969000: system.cpu.fetch: Activity this cycle.
 969000: system.cpu: Activity: 10
 969000: system.cpu.decode: Processing [tid:0]
 969000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 969000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 969000: system.cpu.rename: Processing [tid:0]
 969000: system.cpu.rename: [tid:0]: Free IQ: 63, Free ROB: 40, Free LQ: 16, Free SQ: 16
 969000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 969000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 969000: system.cpu.rename: [tid:0]: 40 rob free
 969000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 63, instsInProgress: 0, dispatched Insts: 0
 969000: system.cpu.rename: [tid:0]: 63 iq free
 969000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 969000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 969000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 969000: system.cpu.iew: Issue: Processing [tid:0]
 969000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 969000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 969000: system.cpu.iq: Not able to schedule any instructions.
 969000: system.cpu.iew: Processing [tid:0]
 969000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 969000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 969000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 969000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 969000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 969000: system.cpu.iew: IQ has 63 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 969000: system.cpu.iew: Activity this cycle.
 969000: system.cpu.commit: Getting instructions from Rename stage.
 969000: system.cpu.commit: Trying to commit instructions in the ROB.
 969000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 969000: global: DynInst: [sn:508] Instruction destroyed. Instcount for system.cpu = 60
 969000: global: DynInst: [sn:507] Instruction destroyed. Instcount for system.cpu = 59
 969000: global: DynInst: [sn:497] Instruction destroyed. Instcount for system.cpu = 58
 969000: system.cpu: Activity: 9
 969000: system.cpu: Scheduling next tick!
 969500: system.cpu.icache_port: Fetch unit received timing
 969500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 969500: system.cpu: CPU already running.
 969500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 969500: system.cpu.fetch: Activating stage.
 969500: system.cpu: Activity: 10
 969500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 969500: system.cpu.fetch: Running stage.
 969500: system.cpu.fetch: Attempting to fetch from [tid:0]
 969500: system.cpu.fetch: [tid:0]: Icache miss is complete.
 969500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 969500: global: DynInst: [sn:512] Instruction created. Instcount for system.cpu = 59
 969500: system.cpu.fetch: [tid:0]: Instruction PC 0x14470 (0) created [sn:512].
 969500: system.cpu.fetch: [tid:0]: Instruction is:   b   
 969500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 969500: system.cpu.fetch: [tid:0]: [sn:512]:  Branch predicted to be taken to (0x14500=>0x14504).(0=>1).
 969500: system.cpu.fetch: [tid:0]: [sn:512] Branch predicted to go to (0x14500=>0x14504).(0=>1).
 969500: system.cpu.fetch: Branch detected with PC = (0x14470=>0x14474).(0=>1)
 969500: system.cpu.fetch: [tid:0]: Done fetching, predicted branch instruction encountered.
 969500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14500=>0x14504).(0=>1).
 969500: system.cpu.fetch: [tid:0] Fetching cache line 0x14500 for addr 0x14500
 969500: system.cpu: CPU already running.
 969500: system.cpu.fetch: Fetch: Doing instruction read.
 969500: system.cpu.fetch: [tid:0]: Doing Icache access.
 969500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 969500: system.cpu.fetch: Deactivating stage.
 969500: system.cpu: Activity: 9
 969500: system.cpu.fetch: [tid:0][sn:512]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 969500: system.cpu.fetch: Activity this cycle.
 969500: system.cpu: Activity: 10
 969500: system.cpu.decode: Processing [tid:0]
 969500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 969500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 969500: system.cpu.rename: Processing [tid:0]
 969500: system.cpu.rename: [tid:0]: Free IQ: 63, Free ROB: 40, Free LQ: 16, Free SQ: 16
 969500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 969500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 969500: system.cpu.rename: [tid:0]: 40 rob free
 969500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 63, instsInProgress: 0, dispatched Insts: 0
 969500: system.cpu.rename: [tid:0]: 63 iq free
 969500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 969500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 969500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 969500: system.cpu.iew: Issue: Processing [tid:0]
 969500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 969500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 969500: system.cpu.iq: Not able to schedule any instructions.
 969500: system.cpu.iew: Processing [tid:0]
 969500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 969500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 969500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 969500: system.cpu.iew: IQ has 63 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 969500: system.cpu.commit: Getting instructions from Rename stage.
 969500: system.cpu.commit: Trying to commit instructions in the ROB.
 969500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 969500: system.cpu: Activity: 9
 969500: system.cpu: Scheduling next tick!
 970000: system.cpu.icache_port: Fetch unit received timing
 970000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 970000: system.cpu: CPU already running.
 970000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 970000: system.cpu.fetch: Activating stage.
 970000: system.cpu: Activity: 10
 970000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 970000: system.cpu.fetch: Running stage.
 970000: system.cpu.fetch: Attempting to fetch from [tid:0]
 970000: system.cpu.fetch: [tid:0]: Icache miss is complete.
 970000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 970000: global: DynInst: [sn:513] Instruction created. Instcount for system.cpu = 60
 970000: system.cpu.fetch: [tid:0]: Instruction PC 0x14500 (0) created [sn:513].
 970000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [r0] #8
 970000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 970000: global: DynInst: [sn:514] Instruction created. Instcount for system.cpu = 61
 970000: system.cpu.fetch: [tid:0]: Instruction PC 0x14500 (1) created [sn:514].
 970000: system.cpu.fetch: [tid:0]: Instruction is:   addi_uop   r0, r0, #8
 970000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 970000: global: DynInst: [sn:515] Instruction created. Instcount for system.cpu = 62
 970000: system.cpu.fetch: [tid:0]: Instruction PC 0x14504 (0) created [sn:515].
 970000: system.cpu.fetch: [tid:0]: Instruction is:   cmps   r3, #0
 970000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 970000: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 970000: system.cpu.fetch: [tid:0][sn:513]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 970000: system.cpu.fetch: [tid:0][sn:514]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 970000: system.cpu.fetch: [tid:0][sn:515]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 970000: system.cpu.fetch: Activity this cycle.
 970000: system.cpu: Activity: 11
 970000: system.cpu.decode: Processing [tid:0]
 970000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 970000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
 970000: system.cpu.rename: Processing [tid:0]
 970000: system.cpu.rename: [tid:0]: Free IQ: 63, Free ROB: 40, Free LQ: 16, Free SQ: 16
 970000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 970000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 970000: system.cpu.rename: [tid:0]: 40 rob free
 970000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 63, instsInProgress: 0, dispatched Insts: 0
 970000: system.cpu.rename: [tid:0]: 63 iq free
 970000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 970000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 970000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 970000: system.cpu.iew: Issue: Processing [tid:0]
 970000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 970000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 970000: system.cpu.iq: Not able to schedule any instructions.
 970000: system.cpu.iew: Processing [tid:0]
 970000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 970000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 970000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 970000: system.cpu.iew: IQ has 63 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 970000: system.cpu.commit: Getting instructions from Rename stage.
 970000: system.cpu.commit: Trying to commit instructions in the ROB.
 970000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 970000: global: DynInst: [sn:498] Instruction destroyed. Instcount for system.cpu = 61
 970000: global: DynInst: [sn:499] Instruction destroyed. Instcount for system.cpu = 60
 970000: system.cpu: Activity: 10
 970000: system.cpu: Scheduling next tick!
 970500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 970500: system.cpu.fetch: Running stage.
 970500: system.cpu.fetch: Attempting to fetch from [tid:0]
 970500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 970500: global: DynInst: [sn:516] Instruction created. Instcount for system.cpu = 61
 970500: system.cpu.fetch: [tid:0]: Instruction PC 0x14508 (0) created [sn:516].
 970500: system.cpu.fetch: [tid:0]: Instruction is:   bne   
 970500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 970500: system.cpu.fetch: [tid:0]: [sn:516]:Branch predicted to be not taken.
 970500: system.cpu.fetch: [tid:0]: [sn:516] Branch predicted to go to (0x1450c=>0x14510).(0=>1).
 970500: global: DynInst: [sn:517] Instruction created. Instcount for system.cpu = 62
 970500: system.cpu.fetch: [tid:0]: Instruction PC 0x1450c (0) created [sn:517].
 970500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #360]
 970500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 970500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14510=>0x14514).(0=>1).
 970500: system.cpu.fetch: [tid:0] Fetching cache line 0x14510 for addr 0x14510
 970500: system.cpu: CPU already running.
 970500: system.cpu.fetch: Fetch: Doing instruction read.
 970500: system.cpu.fetch: [tid:0]: Doing Icache access.
 970500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 970500: system.cpu.fetch: Deactivating stage.
 970500: system.cpu: Activity: 9
 970500: system.cpu.fetch: [tid:0][sn:516]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 970500: system.cpu.fetch: [tid:0][sn:517]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 970500: system.cpu.fetch: Activity this cycle.
 970500: system.cpu: Activity: 10
 970500: system.cpu.decode: Processing [tid:0]
 970500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 970500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 970500: system.cpu.decode: [tid:0]: Processing instruction [sn:509] with PC (0x14464=>0x14468).(0=>1)
 970500: system.cpu.decode: [tid:0]: Processing instruction [sn:510] with PC (0x14468=>0x1446c).(0=>1)
 970500: system.cpu.decode: [tid:0]: Processing instruction [sn:511] with PC (0x1446c=>0x14470).(0=>1)
 970500: system.cpu.decode: Activity this cycle.
 970500: system.cpu.rename: Processing [tid:0]
 970500: system.cpu.rename: [tid:0]: Free IQ: 63, Free ROB: 40, Free LQ: 16, Free SQ: 16
 970500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 970500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 970500: system.cpu.rename: [tid:0]: 40 rob free
 970500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 63, instsInProgress: 0, dispatched Insts: 0
 970500: system.cpu.rename: [tid:0]: 63 iq free
 970500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 970500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 970500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 970500: system.cpu.iew: Issue: Processing [tid:0]
 970500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 970500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 970500: system.cpu.iq: Not able to schedule any instructions.
 970500: system.cpu.iew: Processing [tid:0]
 970500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 970500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 970500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 970500: system.cpu.iew: IQ has 63 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 970500: system.cpu.commit: Getting instructions from Rename stage.
 970500: system.cpu.commit: Trying to commit instructions in the ROB.
 970500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 970500: system.cpu: Activity: 9
 970500: system.cpu: Scheduling next tick!
 971000: system.cpu.icache_port: Fetch unit received timing
 971000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 971000: system.cpu: CPU already running.
 971000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 971000: system.cpu.fetch: Activating stage.
 971000: system.cpu: Activity: 10
 971000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 971000: system.cpu.fetch: Running stage.
 971000: system.cpu.fetch: Attempting to fetch from [tid:0]
 971000: system.cpu.fetch: [tid:0]: Icache miss is complete.
 971000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 971000: global: DynInst: [sn:518] Instruction created. Instcount for system.cpu = 63
 971000: system.cpu.fetch: [tid:0]: Instruction PC 0x14510 (0) created [sn:518].
 971000: system.cpu.fetch: [tid:0]: Instruction is:   cmps   r2, #15
 971000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 971000: global: DynInst: [sn:519] Instruction created. Instcount for system.cpu = 64
 971000: system.cpu.fetch: [tid:0]: Instruction PC 0x14514 (0) created [sn:519].
 971000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #360]
 971000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 971000: global: DynInst: [sn:520] Instruction created. Instcount for system.cpu = 65
 971000: system.cpu.fetch: [tid:0]: Instruction PC 0x14518 (0) created [sn:520].
 971000: system.cpu.fetch: [tid:0]: Instruction is:   str   r5, [r3, #0]
 971000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 971000: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 971000: system.cpu.fetch: [tid:0][sn:518]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 971000: system.cpu.fetch: [tid:0][sn:519]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 971000: system.cpu.fetch: [tid:0][sn:520]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 971000: system.cpu.fetch: Activity this cycle.
 971000: system.cpu: Activity: 11
 971000: system.cpu.decode: Processing [tid:0]
 971000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 971000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 971000: system.cpu.decode: [tid:0]: Processing instruction [sn:512] with PC (0x14470=>0x14474).(0=>1)
 971000: system.cpu.decode: Activity this cycle.
 971000: system.cpu.rename: Processing [tid:0]
 971000: system.cpu.rename: [tid:0]: Free IQ: 63, Free ROB: 40, Free LQ: 16, Free SQ: 16
 971000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 971000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 971000: system.cpu.rename: [tid:0]: 40 rob free
 971000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 63, instsInProgress: 0, dispatched Insts: 0
 971000: system.cpu.rename: [tid:0]: 63 iq free
 971000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 971000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 971000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
 971000: system.cpu.iew: Issue: Processing [tid:0]
 971000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 971000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 971000: system.cpu.iq: Not able to schedule any instructions.
 971000: system.cpu.iew: Processing [tid:0]
 971000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 971000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 971000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 971000: system.cpu.iew: IQ has 63 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 971000: system.cpu.commit: Getting instructions from Rename stage.
 971000: system.cpu.commit: Trying to commit instructions in the ROB.
 971000: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 971000: system.cpu: Activity: 10
 971000: system.cpu: Scheduling next tick!
 971500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 971500: system.cpu.fetch: Running stage.
 971500: system.cpu.fetch: Attempting to fetch from [tid:0]
 971500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 971500: global: DynInst: [sn:521] Instruction created. Instcount for system.cpu = 66
 971500: system.cpu.fetch: [tid:0]: Instruction PC 0x1451c (0) created [sn:521].
 971500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [sp, #4]
 971500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 971500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14520=>0x14524).(0=>1).
 971500: system.cpu.fetch: [tid:0] Fetching cache line 0x14520 for addr 0x14520
 971500: system.cpu: CPU already running.
 971500: system.cpu.fetch: Fetch: Doing instruction read.
 971500: system.cpu.fetch: [tid:0]: Doing Icache access.
 971500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 971500: system.cpu.fetch: Deactivating stage.
 971500: system.cpu: Activity: 9
 971500: system.cpu.fetch: [tid:0][sn:521]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 971500: system.cpu.fetch: Activity this cycle.
 971500: system.cpu: Activity: 10
 971500: system.cpu.decode: Processing [tid:0]
 971500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 971500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 971500: system.cpu.decode: [tid:0]: Processing instruction [sn:513] with PC (0x14500=>0x14504).(0=>1)
 971500: system.cpu.decode: [tid:0]: Processing instruction [sn:514] with PC (0x14500=>0x14504).(1=>2)
 971500: system.cpu.decode: [tid:0]: Processing instruction [sn:515] with PC (0x14504=>0x14508).(0=>1)
 971500: system.cpu.decode: Activity this cycle.
 971500: system.cpu.rename: Processing [tid:0]
 971500: system.cpu.rename: [tid:0]: Free IQ: 63, Free ROB: 40, Free LQ: 16, Free SQ: 16
 971500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
 971500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 971500: system.cpu.rename: [tid:0]: 40 rob free
 971500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 63, instsInProgress: 0, dispatched Insts: 0
 971500: system.cpu.rename: [tid:0]: 63 iq free
 971500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 971500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 971500: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 0, dispatched Insts: 0
 971500: system.cpu.rename: [tid:0]: 40 rob free
 971500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 63, instsInProgress: 0, dispatched Insts: 0
 971500: system.cpu.rename: [tid:0]: 63 iq free
 971500: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 971500: system.cpu.rename: [tid:0]: 0 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 971500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 971500: system.cpu.rename: [tid:0]: Processing instruction [sn:509] with PC (0x14464=>0x14468).(0=>1).
 971500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 971500: system.cpu.rename: [tid:0]: Register 325 is ready.
 971500: global: [sn:509] has 1 ready out of 4 sources. RTI 0)
 971500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 971500: system.cpu.rename: [tid:0]: Register 325 is ready.
 971500: global: [sn:509] has 2 ready out of 4 sources. RTI 0)
 971500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 971500: system.cpu.rename: [tid:0]: Register 325 is ready.
 971500: global: [sn:509] has 3 ready out of 4 sources. RTI 0)
 971500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 109
 971500: system.cpu.rename: [tid:0]: Register 109 is ready.
 971500: global: [sn:509] has 4 ready out of 4 sources. RTI 0)
 971500: global: Renamed reg 3 to physical reg 81 old mapping was 109
 971500: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 81.
 971500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=1), [sn:509].
 971500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 971500: system.cpu.rename: [tid:0]: Processing instruction [sn:510] with PC (0x14468=>0x1446c).(0=>1).
 971500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 971500: system.cpu.rename: [tid:0]: Register 325 is ready.
 971500: global: [sn:510] has 1 ready out of 4 sources. RTI 0)
 971500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 971500: system.cpu.rename: [tid:0]: Register 325 is ready.
 971500: global: [sn:510] has 2 ready out of 4 sources. RTI 0)
 971500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 971500: system.cpu.rename: [tid:0]: Register 325 is ready.
 971500: global: [sn:510] has 3 ready out of 4 sources. RTI 0)
 971500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 81
 971500: system.cpu.rename: [tid:0]: Register 81 is not ready.
 971500: global: Renamed reg 0 to physical reg 437 old mapping was 434
 971500: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 437.
 971500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=2), [sn:510].
 971500: global: Renamed reg 2 to physical reg 438 old mapping was 435
 971500: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 438.
 971500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=3), [sn:510].
 971500: global: Renamed reg 1 to physical reg 439 old mapping was 436
 971500: system.cpu.rename: [tid:0]: Renaming arch reg 1 to physical reg 439.
 971500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=4), [sn:510].
 971500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 971500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
 971500: system.cpu.rename: [tid:0]: Processing instruction [sn:511] with PC (0x1446c=>0x14470).(0=>1).
 971500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 52
 971500: system.cpu.rename: [tid:0]: Register 52 is ready.
 971500: global: [sn:511] has 1 ready out of 7 sources. RTI 0)
 971500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 971500: system.cpu.rename: [tid:0]: Register 960 is ready.
 971500: global: [sn:511] has 2 ready out of 7 sources. RTI 0)
 971500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1536 (flattened 0), got phys reg 437
 971500: system.cpu.rename: [tid:0]: Register 437 is not ready.
 971500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1537 (flattened 1), got phys reg 439
 971500: system.cpu.rename: [tid:0]: Register 439 is not ready.
 971500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 971500: system.cpu.rename: [tid:0]: Register 325 is ready.
 971500: global: [sn:511] has 3 ready out of 7 sources. RTI 0)
 971500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 81
 971500: system.cpu.rename: [tid:0]: Register 81 is not ready.
 971500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 52
 971500: system.cpu.rename: [tid:0]: Register 52 is ready.
 971500: global: [sn:511] has 4 ready out of 7 sources. RTI 0)
 971500: global: Renamed reg 15 to physical reg 7 old mapping was 52
 971500: system.cpu.rename: [tid:0]: Renaming arch reg 15 to physical reg 7.
 971500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=5), [sn:511].
 971500: system.cpu.rename: Activity this cycle.
 971500: system.cpu.iew: Issue: Processing [tid:0]
 971500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 971500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 971500: system.cpu.iq: Not able to schedule any instructions.
 971500: system.cpu.iew: Processing [tid:0]
 971500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 971500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 971500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 0
 971500: system.cpu.iew: IQ has 63 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 16 free entries.
 971500: system.cpu.commit: Getting instructions from Rename stage.
 971500: system.cpu.commit: Trying to commit instructions in the ROB.
 971500: system.cpu.commit: [tid:0]: ROB has 0 insts & 40 free entries.
 971500: system.cpu: Activity: 9
 971500: system.cpu: Scheduling next tick!
 972000: system.cpu.icache_port: Fetch unit received timing
 972000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 972000: system.cpu: CPU already running.
 972000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 972000: system.cpu.fetch: Activating stage.
 972000: system.cpu: Activity: 10
 972000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 972000: system.cpu.fetch: Running stage.
 972000: system.cpu.fetch: Attempting to fetch from [tid:0]
 972000: system.cpu.fetch: [tid:0]: Icache miss is complete.
 972000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 972000: global: DynInst: [sn:522] Instruction created. Instcount for system.cpu = 67
 972000: system.cpu.fetch: [tid:0]: Instruction PC 0x14520 (0) created [sn:522].
 972000: system.cpu.fetch: [tid:0]: Instruction is:   str   r6, [r4, #4]
 972000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 972000: global: DynInst: [sn:523] Instruction created. Instcount for system.cpu = 68
 972000: system.cpu.fetch: [tid:0]: Instruction PC 0x14524 (0) created [sn:523].
 972000: system.cpu.fetch: [tid:0]: Instruction is:   str   r3, [r2, #0]
 972000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 972000: global: DynInst: [sn:524] Instruction created. Instcount for system.cpu = 69
 972000: system.cpu.fetch: [tid:0]: Instruction PC 0x14528 (0) created [sn:524].
 972000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #344]
 972000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 972000: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 972000: system.cpu.fetch: [tid:0][sn:522]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 972000: system.cpu.fetch: [tid:0][sn:523]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 972000: system.cpu.fetch: [tid:0][sn:524]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 972000: system.cpu.fetch: Activity this cycle.
 972000: system.cpu: Activity: 11
 972000: system.cpu.decode: Processing [tid:0]
 972000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 972000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 972000: system.cpu.decode: [tid:0]: Processing instruction [sn:516] with PC (0x14508=>0x1450c).(0=>1)
 972000: system.cpu.decode: [tid:0]: Processing instruction [sn:517] with PC (0x1450c=>0x14510).(0=>1)
 972000: system.cpu.decode: Activity this cycle.
 972000: system.cpu.rename: Processing [tid:0]
 972000: system.cpu.rename: [tid:0]: Free IQ: 63, Free ROB: 40, Free LQ: 16, Free SQ: 16
 972000: system.cpu.rename: [tid:0]: 3 instructions not yet in ROB
 972000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 3, dispatched Insts: 0
 972000: system.cpu.rename: [tid:0]: 37 rob free
 972000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 63, instsInProgress: 3, dispatched Insts: 0
 972000: system.cpu.rename: [tid:0]: 60 iq free
 972000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 0
 972000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 972000: system.cpu.rename: calcFreeROBEntires: free robEntries: 40, instsInProgress: 3, dispatched Insts: 0
 972000: system.cpu.rename: [tid:0]: 37 rob free
 972000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 63, instsInProgress: 3, dispatched Insts: 0
 972000: system.cpu.rename: [tid:0]: 60 iq free
 972000: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
 972000: system.cpu.rename: [tid:0]: 3 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 972000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 972000: system.cpu.rename: [tid:0]: Processing instruction [sn:512] with PC (0x14470=>0x14474).(0=>1).
 972000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 972000: system.cpu.rename: [tid:0]: Register 325 is ready.
 972000: global: [sn:512] has 1 ready out of 3 sources. RTI 0)
 972000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 972000: system.cpu.rename: [tid:0]: Register 325 is ready.
 972000: global: [sn:512] has 2 ready out of 3 sources. RTI 0)
 972000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 972000: system.cpu.rename: [tid:0]: Register 325 is ready.
 972000: global: [sn:512] has 3 ready out of 3 sources. RTI 0)
 972000: system.cpu.rename: Activity this cycle.
 972000: system.cpu.iew: Issue: Processing [tid:0]
 972000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 972000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14464=>0x14468).(0=>1) [sn:509] [tid:0] to IQ.
 972000: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:509]
 972000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14468=>0x1446c).(0=>1) [sn:510] [tid:0] to IQ.
 972000: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:510]
 972000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1446c=>0x14470).(0=>1) [sn:511] [tid:0] to IQ.
 972000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:511]
 972000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 972000: system.cpu.iew.lsq.thread0: Inserting load PC (0x1446c=>0x14470).(0=>1), idx:16 [sn:511]
 972000: system.cpu.iq: Adding instruction [sn:511] PC (0x1446c=>0x14470).(0=>1) to the IQ.
 972000: system.cpu.iq: Instruction PC (0x1446c=>0x14470).(0=>1) has src reg 437 that is being added to the dependency chain.
 972000: system.cpu.iq: Instruction PC (0x1446c=>0x14470).(0=>1) has src reg 439 that is being added to the dependency chain.
 972000: system.cpu.iq: Instruction PC (0x1446c=>0x14470).(0=>1) has src reg 81 that became ready before it reached the IQ.
 972000: global: [sn:511] has 5 ready out of 7 sources. RTI 0)
 972000: memdepentry: Memory dependency entry created.  memdep_count=1 (0x1446c=>0x14470).(0=>1)
 972000: global: Inst 0x1446c with index 283 had no SSID
 972000: system.cpu.memDep0: No dependency for inst PC (0x1446c=>0x14470).(0=>1) [sn:511].
 972000: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:509]
 972000: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:510]
 972000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 972000: system.cpu.iq: Not able to schedule any instructions.
 972000: system.cpu.iew: Processing [tid:0]
 972000: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 972000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 972000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 972000: system.cpu.iew: IQ has 62 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 16 free entries.
 972000: system.cpu.commit: Getting instructions from Rename stage.
 972000: system.cpu.commit: Inserting PC (0x14464=>0x14468).(0=>1) [sn:509] [tid:0] into ROB.
 972000: system.cpu.rob: Adding inst PC (0x14464=>0x14468).(0=>1) to the ROB.
 972000: system.cpu.rob: [tid:0] Now has 1 instructions.
 972000: system.cpu.commit: Inserting PC (0x14468=>0x1446c).(0=>1) [sn:510] [tid:0] into ROB.
 972000: system.cpu.rob: Adding inst PC (0x14468=>0x1446c).(0=>1) to the ROB.
 972000: system.cpu.rob: [tid:0] Now has 2 instructions.
 972000: system.cpu.commit: Inserting PC (0x1446c=>0x14470).(0=>1) [sn:511] [tid:0] into ROB.
 972000: system.cpu.rob: Adding inst PC (0x1446c=>0x14470).(0=>1) to the ROB.
 972000: system.cpu.rob: [tid:0] Now has 3 instructions.
 972000: system.cpu.commit: Trying to commit instructions in the ROB.
 972000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:509] PC (0x14464=>0x14468).(0=>1) is head of ROB and not ready
 972000: system.cpu.commit: [tid:0]: ROB has 3 insts & 37 free entries.
 972000: system.cpu.commit: Activity This Cycle.
 972000: system.cpu: Activity: 10
 972000: system.cpu: Scheduling next tick!
 972500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 972500: system.cpu.fetch: Running stage.
 972500: system.cpu.fetch: Attempting to fetch from [tid:0]
 972500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 972500: global: DynInst: [sn:525] Instruction created. Instcount for system.cpu = 70
 972500: system.cpu.fetch: [tid:0]: Instruction PC 0x1452c (0) created [sn:525].
 972500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #344]
 972500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 972500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14530=>0x14534).(0=>1).
 972500: system.cpu.fetch: [tid:0] Fetching cache line 0x14530 for addr 0x14530
 972500: system.cpu: CPU already running.
 972500: system.cpu.fetch: Fetch: Doing instruction read.
 972500: system.cpu.fetch: [tid:0]: Doing Icache access.
 972500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 972500: system.cpu.fetch: Deactivating stage.
 972500: system.cpu: Activity: 9
 972500: system.cpu.fetch: [tid:0][sn:525]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 972500: system.cpu.fetch: Activity this cycle.
 972500: system.cpu: Activity: 10
 972500: system.cpu.decode: Processing [tid:0]
 972500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 972500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 972500: system.cpu.decode: [tid:0]: Processing instruction [sn:518] with PC (0x14510=>0x14514).(0=>1)
 972500: system.cpu.decode: [tid:0]: Processing instruction [sn:519] with PC (0x14514=>0x14518).(0=>1)
 972500: system.cpu.decode: [tid:0]: Processing instruction [sn:520] with PC (0x14518=>0x1451c).(0=>1)
 972500: system.cpu.decode: Activity this cycle.
 972500: system.cpu.rename: Processing [tid:0]
 972500: system.cpu.rename: [tid:0]: Free IQ: 63, Free ROB: 37, Free LQ: 16, Free SQ: 16
 972500: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 972500: system.cpu.rename: calcFreeROBEntires: free robEntries: 37, instsInProgress: 4, dispatched Insts: 3
 972500: system.cpu.rename: [tid:0]: 36 rob free
 972500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 63, instsInProgress: 4, dispatched Insts: 3
 972500: system.cpu.rename: [tid:0]: 62 iq free
 972500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 1
 972500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 972500: system.cpu.rename: calcFreeROBEntires: free robEntries: 37, instsInProgress: 4, dispatched Insts: 3
 972500: system.cpu.rename: [tid:0]: 36 rob free
 972500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 63, instsInProgress: 4, dispatched Insts: 3
 972500: system.cpu.rename: [tid:0]: 62 iq free
 972500: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 972500: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 972500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 972500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 1
 972500: system.cpu.rename: [tid:0]: Processing instruction [sn:513] with PC (0x14500=>0x14504).(0=>1).
 972500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0 (flattened 0), got phys reg 80
 972500: system.cpu.rename: [tid:0]: Register 80 is ready.
 972500: global: [sn:513] has 1 ready out of 5 sources. RTI 0)
 972500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 972500: system.cpu.rename: [tid:0]: Register 960 is ready.
 972500: global: [sn:513] has 2 ready out of 5 sources. RTI 0)
 972500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 972500: system.cpu.rename: [tid:0]: Register 325 is ready.
 972500: global: [sn:513] has 3 ready out of 5 sources. RTI 0)
 972500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 972500: system.cpu.rename: [tid:0]: Register 325 is ready.
 972500: global: [sn:513] has 4 ready out of 5 sources. RTI 0)
 972500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 972500: system.cpu.rename: [tid:0]: Register 325 is ready.
 972500: global: [sn:513] has 5 ready out of 5 sources. RTI 0)
 972500: global: Renamed reg 3 to physical reg 122 old mapping was 81
 972500: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 122.
 972500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=6), [sn:513].
 972500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 972500: system.cpu.rename: [tid:0]: Processing instruction [sn:514] with PC (0x14500=>0x14504).(1=>2).
 972500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 972500: system.cpu.rename: [tid:0]: Register 325 is ready.
 972500: global: [sn:514] has 1 ready out of 4 sources. RTI 0)
 972500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 972500: system.cpu.rename: [tid:0]: Register 325 is ready.
 972500: global: [sn:514] has 2 ready out of 4 sources. RTI 0)
 972500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 972500: system.cpu.rename: [tid:0]: Register 325 is ready.
 972500: global: [sn:514] has 3 ready out of 4 sources. RTI 0)
 972500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0 (flattened 0), got phys reg 80
 972500: system.cpu.rename: [tid:0]: Register 80 is ready.
 972500: global: [sn:514] has 4 ready out of 4 sources. RTI 0)
 972500: global: Renamed reg 0 to physical reg 120 old mapping was 80
 972500: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 120.
 972500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=7), [sn:514].
 972500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 972500: system.cpu.rename: [tid:0]: Processing instruction [sn:515] with PC (0x14504=>0x14508).(0=>1).
 972500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 972500: system.cpu.rename: [tid:0]: Register 325 is ready.
 972500: global: [sn:515] has 1 ready out of 4 sources. RTI 0)
 972500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 972500: system.cpu.rename: [tid:0]: Register 325 is ready.
 972500: global: [sn:515] has 2 ready out of 4 sources. RTI 0)
 972500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 972500: system.cpu.rename: [tid:0]: Register 325 is ready.
 972500: global: [sn:515] has 3 ready out of 4 sources. RTI 0)
 972500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 122
 972500: system.cpu.rename: [tid:0]: Register 122 is not ready.
 972500: global: Renamed reg 0 to physical reg 440 old mapping was 437
 972500: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 440.
 972500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=8), [sn:515].
 972500: global: Renamed reg 2 to physical reg 441 old mapping was 438
 972500: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 441.
 972500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=9), [sn:515].
 972500: global: Renamed reg 1 to physical reg 442 old mapping was 439
 972500: system.cpu.rename: [tid:0]: Renaming arch reg 1 to physical reg 442.
 972500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=10), [sn:515].
 972500: system.cpu.rename: Activity this cycle.
 972500: system.cpu.iew: Issue: Processing [tid:0]
 972500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 972500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14470=>0x14474).(0=>1) [sn:512] [tid:0] to IQ.
 972500: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:512]
 972500: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:509]
 972500: system.cpu.iew: IXU: Instruction[sn:510] is not ready (Src:81).
 972500: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:509]
 972500: global: RegFile: Access to cc register 325, has data 0
 972500: global: RegFile: Access to cc register 325, has data 0
 972500: global: RegFile: Access to cc register 325, has data 0
 972500: global: RegFile: Access to int register 109, has data 0x3
 972500: global: RegFile: Setting int register 81 to 0
 972500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 972500: system.cpu.iew: IXU: ***There is still left instruction that is notexecuted in IXU.***
 972500: system.cpu.iq: Waking dependents of completed instruction.
 972500: system.cpu.iq: Waking any dependents on register 81.
 972500: system.cpu.iew: IXU: Instruction can't be executed in 1th stage, so moved to 2th stage's buffer. [sn:510]
 972500: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:512]
 972500: system.cpu.iew: Sending instructions to commit, [sn:509] PC (0x14464=>0x14468).(0=>1).
 972500: system.cpu.iew: Setting Destination Register 81
 972500: system.cpu.scoreboard: Setting reg 81 as ready
 972500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 972500: system.cpu.iq: Not able to schedule any instructions.
 972500: system.cpu.iew: Processing [tid:0]
 972500: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 972500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 972500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 1
 972500: system.cpu.iew: IQ has 62 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 16 free entries.
 972500: system.cpu.commit: Getting instructions from Rename stage.
 972500: system.cpu.commit: Inserting PC (0x14470=>0x14474).(0=>1) [sn:512] [tid:0] into ROB.
 972500: system.cpu.rob: Adding inst PC (0x14470=>0x14474).(0=>1) to the ROB.
 972500: system.cpu.rob: [tid:0] Now has 4 instructions.
 972500: system.cpu.commit: Trying to commit instructions in the ROB.
 972500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:509] PC (0x14464=>0x14468).(0=>1) is head of ROB and not ready
 972500: system.cpu.commit: [tid:0]: ROB has 4 insts & 36 free entries.
 972500: system.cpu.commit: Activity This Cycle.
 972500: system.cpu: Activity: 9
 972500: system.cpu: Scheduling next tick!
 973000: system.cpu.icache_port: Fetch unit received timing
 973000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 973000: system.cpu: CPU already running.
 973000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 973000: system.cpu.fetch: Activating stage.
 973000: system.cpu: Activity: 10
 973000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 973000: system.cpu.fetch: Running stage.
 973000: system.cpu.fetch: Attempting to fetch from [tid:0]
 973000: system.cpu.fetch: [tid:0]: Icache miss is complete.
 973000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 973000: global: DynInst: [sn:526] Instruction created. Instcount for system.cpu = 71
 973000: system.cpu.fetch: [tid:0]: Instruction PC 0x14530 (0) created [sn:526].
 973000: system.cpu.fetch: [tid:0]: Instruction is:   str   fp, [r2, #0]
 973000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 973000: global: DynInst: [sn:527] Instruction created. Instcount for system.cpu = 72
 973000: system.cpu.fetch: [tid:0]: Instruction PC 0x14534 (0) created [sn:527].
 973000: system.cpu.fetch: [tid:0]: Instruction is:   str   r9, [r3, #0]
 973000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 973000: global: DynInst: [sn:528] Instruction created. Instcount for system.cpu = 73
 973000: system.cpu.fetch: [tid:0]: Instruction PC 0x14538 (0) created [sn:528].
 973000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #336]
 973000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 973000: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 973000: system.cpu.fetch: [tid:0][sn:526]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 973000: system.cpu.fetch: [tid:0][sn:527]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 973000: system.cpu.fetch: [tid:0][sn:528]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 973000: system.cpu.fetch: Activity this cycle.
 973000: system.cpu: Activity: 11
 973000: system.cpu.decode: Processing [tid:0]
 973000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 973000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 973000: system.cpu.decode: [tid:0]: Processing instruction [sn:521] with PC (0x1451c=>0x14520).(0=>1)
 973000: system.cpu.decode: Activity this cycle.
 973000: system.cpu.rename: Processing [tid:0]
 973000: system.cpu.rename: [tid:0]: Free IQ: 63, Free ROB: 36, Free LQ: 16, Free SQ: 16
 973000: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 973000: system.cpu.rename: calcFreeROBEntires: free robEntries: 36, instsInProgress: 4, dispatched Insts: 1
 973000: system.cpu.rename: [tid:0]: 33 rob free
 973000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 63, instsInProgress: 4, dispatched Insts: 1
 973000: system.cpu.rename: [tid:0]: 60 iq free
 973000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 0
 973000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 973000: system.cpu.rename: calcFreeROBEntires: free robEntries: 36, instsInProgress: 4, dispatched Insts: 1
 973000: system.cpu.rename: [tid:0]: 33 rob free
 973000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 63, instsInProgress: 4, dispatched Insts: 1
 973000: system.cpu.rename: [tid:0]: 60 iq free
 973000: system.cpu.rename: [tid:0]: 2 available instructions to send iew.
 973000: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 1 insts dispatched to IQ last cycle.
 973000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 973000: system.cpu.rename: [tid:0]: Processing instruction [sn:516] with PC (0x14508=>0x1450c).(0=>1).
 973000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1536 (flattened 0), got phys reg 440
 973000: system.cpu.rename: [tid:0]: Register 440 is not ready.
 973000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 973000: system.cpu.rename: [tid:0]: Register 325 is ready.
 973000: global: [sn:516] has 1 ready out of 3 sources. RTI 0)
 973000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 973000: system.cpu.rename: [tid:0]: Register 325 is ready.
 973000: global: [sn:516] has 2 ready out of 3 sources. RTI 0)
 973000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 973000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 0
 973000: system.cpu.rename: [tid:0]: Processing instruction [sn:517] with PC (0x1450c=>0x14510).(0=>1).
 973000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 7
 973000: system.cpu.rename: [tid:0]: Register 7 is not ready.
 973000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 973000: system.cpu.rename: [tid:0]: Register 960 is ready.
 973000: global: [sn:517] has 1 ready out of 5 sources. RTI 0)
 973000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 973000: system.cpu.rename: [tid:0]: Register 325 is ready.
 973000: global: [sn:517] has 2 ready out of 5 sources. RTI 0)
 973000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 973000: system.cpu.rename: [tid:0]: Register 325 is ready.
 973000: global: [sn:517] has 3 ready out of 5 sources. RTI 0)
 973000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 973000: system.cpu.rename: [tid:0]: Register 325 is ready.
 973000: global: [sn:517] has 4 ready out of 5 sources. RTI 0)
 973000: global: Renamed reg 3 to physical reg 69 old mapping was 122
 973000: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 69.
 973000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=11), [sn:517].
 973000: system.cpu.rename: Activity this cycle.
 973000: system.cpu.iew: Issue: Processing [tid:0]
 973000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 973000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14500=>0x14504).(0=>1) [sn:513] [tid:0] to IQ.
 973000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:513]
 973000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 973000: system.cpu.iew.lsq.thread0: Inserting load PC (0x14500=>0x14504).(0=>1), idx:0 [sn:513]
 973000: system.cpu.iq: Adding instruction [sn:513] PC (0x14500=>0x14504).(0=>1) to the IQ.
 973000: memdepentry: Memory dependency entry created.  memdep_count=2 (0x14500=>0x14504).(0=>1)
 973000: global: Inst 0x14500 with index 320 had no SSID
 973000: system.cpu.memDep0: No dependency for inst PC (0x14500=>0x14504).(0=>1) [sn:513].
 973000: system.cpu.memDep0: Adding instruction [sn:513] to the ready list.
 973000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14500=>0x14504).(0=>1) opclass:32 [sn:513].
 973000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14500=>0x14504).(1=>2) [sn:514] [tid:0] to IQ.
 973000: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:514]
 973000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14504=>0x14508).(0=>1) [sn:515] [tid:0] to IQ.
 973000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:515]
 973000: system.cpu.iq: Adding instruction [sn:515] PC (0x14504=>0x14508).(0=>1) to the IQ.
 973000: system.cpu.iq: Instruction PC (0x14504=>0x14508).(0=>1) has src reg 122 that is being added to the dependency chain.
 973000: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:512]
 973000: system.cpu.iew: IXU: Instruction is ready to issue in 2th buffer. [sn:510]
 973000: system.cpu.iew: IXU: Instruction is executed in 2th stage.  [sn:510]
 973000: global: RegFile: Access to cc register 325, has data 0
 973000: global: RegFile: Access to cc register 325, has data 0
 973000: global: RegFile: Access to cc register 325, has data 0
 973000: global: RegFile: Access to int register 81, has data 0
 973000: global: RegFile: Setting cc register 437 to 0x2
 973000: global: RegFile: Setting cc register 438 to 0
 973000: global: RegFile: Setting cc register 439 to 0
 973000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 973000: system.cpu.iq: Waking dependents of completed instruction.
 973000: system.cpu.iq: Waking any dependents on register 437.
 973000: system.cpu.iq: Waking up a dependent instruction, [sn:511] PC (0x1446c=>0x14470).(0=>1).
 973000: global: [sn:511] has 6 ready out of 7 sources. RTI 0)
 973000: system.cpu.iq: Waking any dependents on register 438.
 973000: system.cpu.iq: Waking any dependents on register 439.
 973000: system.cpu.iq: Waking up a dependent instruction, [sn:511] PC (0x1446c=>0x14470).(0=>1).
 973000: global: [sn:511] has 7 ready out of 7 sources. RTI 0)
 973000: system.cpu.iq: Checking if memory instruction can issue.
 973000: system.cpu.memDep0: Marking registers as ready for instruction PC (0x1446c=>0x14470).(0=>1) [sn:511].
 973000: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
 973000: system.cpu.memDep0: Adding instruction [sn:511] to the ready list.
 973000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1446c=>0x14470).(0=>1) opclass:32 [sn:511].
 973000: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:512]
 973000: global: RegFile: Access to cc register 325, has data 0
 973000: global: RegFile: Access to cc register 325, has data 0
 973000: global: RegFile: Access to cc register 325, has data 0
 973000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1, wbActual:1
 973000: system.cpu.iq: Waking dependents of completed instruction.
 973000: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:514]
 973000: system.cpu.iew: Sending instructions to commit, [sn:510] PC (0x14468=>0x1446c).(0=>1).
 973000: system.cpu.iew: Setting Destination Register 437
 973000: system.cpu.scoreboard: Setting reg 437 as ready
 973000: system.cpu.iew: Setting Destination Register 438
 973000: system.cpu.scoreboard: Setting reg 438 as ready
 973000: system.cpu.iew: Setting Destination Register 439
 973000: system.cpu.scoreboard: Setting reg 439 as ready
 973000: system.cpu.iew: Sending instructions to commit, [sn:512] PC (0x14470=>0x14500).(0=>1).
 973000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 973000: system.cpu.iq: Thread 0: Issuing instruction PC (0x1446c=>0x14470).(0=>1) [sn:511]
 973000: system.cpu.memDep0: Issuing instruction PC 0x1446c [sn:511].
 973000: system.cpu.iew: Processing [tid:0]
 973000: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 973000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 973000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 2
 973000: system.cpu.iew: IQ has 60 free entries (Can schedule: 1).  LQ has 14 free entries. SQ has 16 free entries.
 973000: system.cpu.iew: IEW switching to active
 973000: system.cpu.iew: Activating stage.
 973000: system.cpu: Activity: 12
 973000: system.cpu.commit: Getting instructions from Rename stage.
 973000: system.cpu.commit: Inserting PC (0x14500=>0x14504).(0=>1) [sn:513] [tid:0] into ROB.
 973000: system.cpu.rob: Adding inst PC (0x14500=>0x14504).(0=>1) to the ROB.
 973000: system.cpu.rob: [tid:0] Now has 5 instructions.
 973000: system.cpu.commit: Inserting PC (0x14500=>0x14504).(1=>2) [sn:514] [tid:0] into ROB.
 973000: system.cpu.rob: Adding inst PC (0x14500=>0x14504).(1=>2) to the ROB.
 973000: system.cpu.rob: [tid:0] Now has 6 instructions.
 973000: system.cpu.commit: Inserting PC (0x14504=>0x14508).(0=>1) [sn:515] [tid:0] into ROB.
 973000: system.cpu.rob: Adding inst PC (0x14504=>0x14508).(0=>1) to the ROB.
 973000: system.cpu.rob: [tid:0] Now has 7 instructions.
 973000: system.cpu.commit: Trying to commit instructions in the ROB.
 973000: system.cpu.commit: [tid:0]: Marking PC (0x14464=>0x14468).(0=>1), [sn:509] ready within ROB.
 973000: system.cpu.commit: [tid:0]: Instruction [sn:509] PC (0x14464=>0x14468).(0=>1) is head of ROB and ready to commit
 973000: system.cpu.commit: [tid:0]: ROB has 7 insts & 33 free entries.
 973000: system.cpu.commit: Activity This Cycle.
 973000: system.cpu.commit: Activating stage.
 973000: system.cpu: Activity: 13
 973000: system.cpu: Activity: 12
 973000: system.cpu: Scheduling next tick!
 973500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 973500: system.cpu.fetch: Running stage.
 973500: system.cpu.fetch: Attempting to fetch from [tid:0]
 973500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 973500: global: DynInst: [sn:529] Instruction created. Instcount for system.cpu = 74
 973500: system.cpu.fetch: [tid:0]: Instruction PC 0x1453c (0) created [sn:529].
 973500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #336]
 973500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 973500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14540=>0x14544).(0=>1).
 973500: system.cpu.fetch: [tid:0] Fetching cache line 0x14540 for addr 0x14540
 973500: system.cpu: CPU already running.
 973500: system.cpu.fetch: Fetch: Doing instruction read.
 973500: system.cpu.fetch: [tid:0]: Doing Icache access.
 973500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 973500: system.cpu.fetch: Deactivating stage.
 973500: system.cpu: Activity: 11
 973500: system.cpu.fetch: [tid:0][sn:529]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 973500: system.cpu.fetch: Activity this cycle.
 973500: system.cpu: Activity: 12
 973500: system.cpu.decode: Processing [tid:0]
 973500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 973500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 973500: system.cpu.decode: [tid:0]: Processing instruction [sn:522] with PC (0x14520=>0x14524).(0=>1)
 973500: system.cpu.decode: [tid:0]: Processing instruction [sn:523] with PC (0x14524=>0x14528).(0=>1)
 973500: system.cpu.decode: [tid:0]: Processing instruction [sn:524] with PC (0x14528=>0x1452c).(0=>1)
 973500: system.cpu.decode: Activity this cycle.
 973500: system.cpu.rename: Processing [tid:0]
 973500: system.cpu.rename: [tid:0]: Free IQ: 63, Free ROB: 33, Free LQ: 16, Free SQ: 16
 973500: system.cpu.rename: [tid:0]: 5 instructions not yet in ROB
 973500: system.cpu.rename: calcFreeROBEntires: free robEntries: 33, instsInProgress: 5, dispatched Insts: 3
 973500: system.cpu.rename: [tid:0]: 31 rob free
 973500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 63, instsInProgress: 5, dispatched Insts: 3
 973500: system.cpu.rename: [tid:0]: 61 iq free
 973500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 2, loads dispatchedToLQ: 1
 973500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 973500: system.cpu.rename: calcFreeROBEntires: free robEntries: 33, instsInProgress: 5, dispatched Insts: 3
 973500: system.cpu.rename: [tid:0]: 31 rob free
 973500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 63, instsInProgress: 5, dispatched Insts: 3
 973500: system.cpu.rename: [tid:0]: 61 iq free
 973500: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 973500: system.cpu.rename: [tid:0]: 5 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 973500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 973500: system.cpu.rename: [tid:0]: Processing instruction [sn:518] with PC (0x14510=>0x14514).(0=>1).
 973500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 973500: system.cpu.rename: [tid:0]: Register 325 is ready.
 973500: global: [sn:518] has 1 ready out of 4 sources. RTI 0)
 973500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 973500: system.cpu.rename: [tid:0]: Register 325 is ready.
 973500: global: [sn:518] has 2 ready out of 4 sources. RTI 0)
 973500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 973500: system.cpu.rename: [tid:0]: Register 325 is ready.
 973500: global: [sn:518] has 3 ready out of 4 sources. RTI 0)
 973500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2 (flattened 2), got phys reg 51
 973500: system.cpu.rename: [tid:0]: Register 51 is ready.
 973500: global: [sn:518] has 4 ready out of 4 sources. RTI 0)
 973500: global: Renamed reg 0 to physical reg 443 old mapping was 440
 973500: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 443.
 973500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=12), [sn:518].
 973500: global: Renamed reg 2 to physical reg 444 old mapping was 441
 973500: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 444.
 973500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=13), [sn:518].
 973500: global: Renamed reg 1 to physical reg 445 old mapping was 442
 973500: system.cpu.rename: [tid:0]: Renaming arch reg 1 to physical reg 445.
 973500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=14), [sn:518].
 973500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 973500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 2, loads dispatchedToLQ: 1
 973500: system.cpu.rename: [tid:0]: Processing instruction [sn:519] with PC (0x14514=>0x14518).(0=>1).
 973500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 7
 973500: system.cpu.rename: [tid:0]: Register 7 is not ready.
 973500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 973500: system.cpu.rename: [tid:0]: Register 960 is ready.
 973500: global: [sn:519] has 1 ready out of 5 sources. RTI 0)
 973500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 973500: system.cpu.rename: [tid:0]: Register 325 is ready.
 973500: global: [sn:519] has 2 ready out of 5 sources. RTI 0)
 973500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 973500: system.cpu.rename: [tid:0]: Register 325 is ready.
 973500: global: [sn:519] has 3 ready out of 5 sources. RTI 0)
 973500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 973500: system.cpu.rename: [tid:0]: Register 325 is ready.
 973500: global: [sn:519] has 4 ready out of 5 sources. RTI 0)
 973500: global: Renamed reg 2 to physical reg 60 old mapping was 51
 973500: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 60.
 973500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=15), [sn:519].
 973500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 973500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 16, storesInProgress: 0, stores dispatchedToSQ: 0
 973500: system.cpu.rename: [tid:0]: Processing instruction [sn:520] with PC (0x14518=>0x1451c).(0=>1).
 973500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 69
 973500: system.cpu.rename: [tid:0]: Register 69 is not ready.
 973500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 973500: system.cpu.rename: [tid:0]: Register 960 is ready.
 973500: global: [sn:520] has 1 ready out of 6 sources. RTI 0)
 973500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 973500: system.cpu.rename: [tid:0]: Register 325 is ready.
 973500: global: [sn:520] has 2 ready out of 6 sources. RTI 0)
 973500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 973500: system.cpu.rename: [tid:0]: Register 325 is ready.
 973500: global: [sn:520] has 3 ready out of 6 sources. RTI 0)
 973500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 973500: system.cpu.rename: [tid:0]: Register 325 is ready.
 973500: global: [sn:520] has 4 ready out of 6 sources. RTI 0)
 973500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 5 (flattened 5), got phys reg 47
 973500: system.cpu.rename: [tid:0]: Register 47 is ready.
 973500: global: [sn:520] has 5 ready out of 6 sources. RTI 0)
 973500: system.cpu.rename: Activity this cycle.
 973500: system.cpu.iew: Issue: Processing [tid:0]
 973500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 973500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14508=>0x1450c).(0=>1) [sn:516] [tid:0] to IQ.
 973500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:516]
 973500: system.cpu.iq: Adding instruction [sn:516] PC (0x14508=>0x1450c).(0=>1) to the IQ.
 973500: system.cpu.iq: Instruction PC (0x14508=>0x1450c).(0=>1) has src reg 440 that is being added to the dependency chain.
 973500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1450c=>0x14510).(0=>1) [sn:517] [tid:0] to IQ.
 973500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:517]
 973500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 973500: system.cpu.iew.lsq.thread0: Inserting load PC (0x1450c=>0x14510).(0=>1), idx:1 [sn:517]
 973500: system.cpu.iq: Adding instruction [sn:517] PC (0x1450c=>0x14510).(0=>1) to the IQ.
 973500: system.cpu.iq: Instruction PC (0x1450c=>0x14510).(0=>1) has src reg 7 that is being added to the dependency chain.
 973500: memdepentry: Memory dependency entry created.  memdep_count=3 (0x1450c=>0x14510).(0=>1)
 973500: global: Inst 0x1450c with index 323 had no SSID
 973500: system.cpu.memDep0: No dependency for inst PC (0x1450c=>0x14510).(0=>1) [sn:517].
 973500: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:514]
 973500: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:514]
 973500: global: RegFile: Access to cc register 325, has data 0
 973500: global: RegFile: Access to cc register 325, has data 0
 973500: global: RegFile: Access to cc register 325, has data 0
 973500: global: RegFile: Access to int register 80, has data 0xbeffff00
 973500: global: RegFile: Setting int register 120 to 0xbeffff08
 973500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 973500: system.cpu.iq: Waking dependents of completed instruction.
 973500: system.cpu.iq: Waking any dependents on register 120.
 973500: system.cpu.iew: Sending instructions to commit, [sn:514] PC (0x14500=>0x14504).(1=>2).
 973500: system.cpu.iew: Setting Destination Register 120
 973500: system.cpu.scoreboard: Setting reg 120 as ready
 973500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 973500: system.cpu.iq: Thread 0: Issuing instruction PC (0x14500=>0x14504).(0=>1) [sn:513]
 973500: system.cpu.memDep0: Issuing instruction PC 0x14500 [sn:513].
 973500: system.cpu.iew: Processing [tid:0]
 973500: system.cpu.iew: [tid:0], Dispatch dispatched 2 instructions.
 973500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 0
 973500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 3
 973500: system.cpu.iew: IQ has 58 free entries (Can schedule: 0).  LQ has 13 free entries. SQ has 16 free entries.
 973500: system.cpu.iew: IEW switching to idle
 973500: system.cpu.iew: Deactivating stage.
 973500: system.cpu: Activity: 11
 973500: system.cpu.commit: Getting instructions from Rename stage.
 973500: system.cpu.commit: Inserting PC (0x14508=>0x1450c).(0=>1) [sn:516] [tid:0] into ROB.
 973500: system.cpu.rob: Adding inst PC (0x14508=>0x1450c).(0=>1) to the ROB.
 973500: system.cpu.rob: [tid:0] Now has 8 instructions.
 973500: system.cpu.commit: Inserting PC (0x1450c=>0x14510).(0=>1) [sn:517] [tid:0] into ROB.
 973500: system.cpu.rob: Adding inst PC (0x1450c=>0x14510).(0=>1) to the ROB.
 973500: system.cpu.rob: [tid:0] Now has 9 instructions.
 973500: system.cpu.commit: Trying to commit instructions in the ROB.
 973500: system.cpu.commit: Trying to commit head instruction, [sn:509] [tid:0]
 973500: system.cpu.commit: Committing instruction with [sn:509] PC (0x14464=>0x14468).(0=>1)
 973500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14464=>0x14468).(0=>1), [sn:509]
 973500: system.cpu: Removing committed instruction [tid:0] PC (0x14464=>0x14468).(0=>1) [sn:509]
 973500: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:509]
 973500: system.cpu.commit: [tid:0]: Marking PC (0x14468=>0x1446c).(0=>1), [sn:510] ready within ROB.
 973500: system.cpu.commit: [tid:0]: Marking PC (0x14470=>0x14500).(0=>1), [sn:512] ready within ROB.
 973500: system.cpu.commit: [tid:0]: Instruction [sn:510] PC (0x14468=>0x1446c).(0=>1) is head of ROB and ready to commit
 973500: system.cpu.commit: [tid:0]: ROB has 8 insts & 32 free entries.
 973500: system.cpu.commit: Activity This Cycle.
 973500: system.cpu: Removing instruction, [tid:0] [sn:509] PC (0x14464=>0x14468).(0=>1)
 973500: system.cpu: Scheduling next tick!
 973500: system.cpu.iq: Processing FU completion [sn:511]
 973500: system.cpu: CPU already running.
 974000: system.cpu.icache_port: Fetch unit received timing
 974000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 974000: system.cpu: CPU already running.
 974000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 974000: system.cpu.fetch: Activating stage.
 974000: system.cpu: Activity: 12
 974000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 974000: system.cpu.fetch: Running stage.
 974000: system.cpu.fetch: Attempting to fetch from [tid:0]
 974000: system.cpu.fetch: [tid:0]: Icache miss is complete.
 974000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 974000: global: DynInst: [sn:530] Instruction created. Instcount for system.cpu = 75
 974000: system.cpu.fetch: [tid:0]: Instruction PC 0x14540 (0) created [sn:530].
 974000: system.cpu.fetch: [tid:0]: Instruction is:   str   r10, [r2, #0]
 974000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 974000: global: DynInst: [sn:531] Instruction created. Instcount for system.cpu = 76
 974000: system.cpu.fetch: [tid:0]: Instruction PC 0x14544 (0) created [sn:531].
 974000: system.cpu.fetch: [tid:0]: Instruction is:   str   r8, [r3, #0]
 974000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 974000: global: DynInst: [sn:532] Instruction created. Instcount for system.cpu = 77
 974000: system.cpu.fetch: [tid:0]: Instruction PC 0x14548 (0) created [sn:532].
 974000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r2, [pc, #328]
 974000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 974000: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 974000: system.cpu.fetch: [tid:0][sn:530]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 974000: system.cpu.fetch: [tid:0][sn:531]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 974000: system.cpu.fetch: [tid:0][sn:532]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 974000: system.cpu.fetch: Activity this cycle.
 974000: system.cpu: Activity: 13
 974000: system.cpu.decode: Processing [tid:0]
 974000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 974000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 974000: system.cpu.decode: [tid:0]: Processing instruction [sn:525] with PC (0x1452c=>0x14530).(0=>1)
 974000: system.cpu.decode: Activity this cycle.
 974000: system.cpu.rename: Processing [tid:0]
 974000: system.cpu.rename: [tid:0]: Free IQ: 63, Free ROB: 32, Free LQ: 16, Free SQ: 16
 974000: system.cpu.rename: [tid:0]: 5 instructions not yet in ROB
 974000: system.cpu.rename: calcFreeROBEntires: free robEntries: 32, instsInProgress: 5, dispatched Insts: 2
 974000: system.cpu.rename: [tid:0]: 29 rob free
 974000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 63, instsInProgress: 5, dispatched Insts: 2
 974000: system.cpu.rename: [tid:0]: 60 iq free
 974000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 2, loads dispatchedToLQ: 1
 974000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 974000: system.cpu.rename: calcFreeROBEntires: free robEntries: 32, instsInProgress: 5, dispatched Insts: 2
 974000: system.cpu.rename: [tid:0]: 29 rob free
 974000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 63, instsInProgress: 5, dispatched Insts: 2
 974000: system.cpu.rename: [tid:0]: 60 iq free
 974000: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
 974000: system.cpu.rename: [tid:0]: 5 insts pipelining from Rename | 2 insts dispatched to IQ last cycle.
 974000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 974000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 2, loads dispatchedToLQ: 1
 974000: system.cpu.rename: [tid:0]: Processing instruction [sn:521] with PC (0x1451c=>0x14520).(0=>1).
 974000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13 (flattened 13), got phys reg 77
 974000: system.cpu.rename: [tid:0]: Register 77 is ready.
 974000: global: [sn:521] has 1 ready out of 5 sources. RTI 0)
 974000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 974000: system.cpu.rename: [tid:0]: Register 960 is ready.
 974000: global: [sn:521] has 2 ready out of 5 sources. RTI 0)
 974000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 974000: system.cpu.rename: [tid:0]: Register 325 is ready.
 974000: global: [sn:521] has 3 ready out of 5 sources. RTI 0)
 974000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 974000: system.cpu.rename: [tid:0]: Register 325 is ready.
 974000: global: [sn:521] has 4 ready out of 5 sources. RTI 0)
 974000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 974000: system.cpu.rename: [tid:0]: Register 325 is ready.
 974000: global: [sn:521] has 5 ready out of 5 sources. RTI 0)
 974000: global: Renamed reg 3 to physical reg 67 old mapping was 69
 974000: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 67.
 974000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=16), [sn:521].
 974000: system.cpu.rename: Activity this cycle.
 974000: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=16), until [sn:509].
 974000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 109, [sn:509].
 974000: system.cpu.freelist: Freeing register 109.
 974000: system.cpu.iew: Issue: Processing [tid:0]
 974000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 974000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14510=>0x14514).(0=>1) [sn:518] [tid:0] to IQ.
 974000: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:518]
 974000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14514=>0x14518).(0=>1) [sn:519] [tid:0] to IQ.
 974000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:519]
 974000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 974000: system.cpu.iew.lsq.thread0: Inserting load PC (0x14514=>0x14518).(0=>1), idx:2 [sn:519]
 974000: system.cpu.iq: Adding instruction [sn:519] PC (0x14514=>0x14518).(0=>1) to the IQ.
 974000: system.cpu.iq: Instruction PC (0x14514=>0x14518).(0=>1) has src reg 7 that is being added to the dependency chain.
 974000: global: DynInst: [sn:278] Instruction destroyed. Instcount for system.cpu = 76
 974000: memdepentry: Memory dependency entry created.  memdep_count=4 (0x14514=>0x14518).(0=>1)
 974000: global: Inst 0x14514 with index 325 had no SSID
 974000: system.cpu.memDep0: No dependency for inst PC (0x14514=>0x14518).(0=>1) [sn:519].
 974000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14518=>0x1451c).(0=>1) [sn:520] [tid:0] to IQ.
 974000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:520]
 974000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 974000: system.cpu.iew.lsq.thread0: Inserting store PC (0x14518=>0x1451c).(0=>1), idx:10 [sn:520]
 974000: system.cpu.iq: Adding instruction [sn:520] PC (0x14518=>0x1451c).(0=>1) to the IQ.
 974000: system.cpu.iq: Instruction PC (0x14518=>0x1451c).(0=>1) has src reg 69 that is being added to the dependency chain.
 974000: memdepentry: Memory dependency entry created.  memdep_count=5 (0x14518=>0x1451c).(0=>1)
 974000: global: Inst 0x14518 with index 326 had no SSID
 974000: system.cpu.memDep0: No dependency for inst PC (0x14518=>0x1451c).(0=>1) [sn:520].
 974000: system.cpu.memDep0: Inserting store PC (0x14518=>0x1451c).(0=>1) [sn:520].
 974000: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:518]
 974000: system.cpu.iew: Execute: Executing instructions from IQ.
 974000: system.cpu.iew: Execute: Processing PC (0x1446c=>0x14470).(0=>1), [tid:0] [sn:511].
 974000: system.cpu.iew: Execute: Calculating address for memory reference.
 974000: system.cpu.iew.lsq.thread0: Executing load PC (0x1446c=>0x14470).(0=>1), [sn:511]
 974000: global: RegFile: Access to cc register 437, has data 0x2
 974000: global: RegFile: Access to cc register 439, has data 0
 974000: global: RegFile: Access to cc register 325, has data 0
 974000: global: RegFile: Access to int register 81, has data 0
 974000: system.cpu.iew.lsq.thread0: Read called, load idx: 16, store idx: -1, storeHead: 10 addr: 0xc474
 974000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:511] PC (0x1446c=>0x14470).(0=>1)
 974000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 974000: system.cpu.iq: Not able to schedule any instructions.
 974000: system.cpu.iew: Processing [tid:0]
 974000: system.cpu.iq: [tid:0]: Committing instructions older than [sn:509]
 974000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 974000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 974000: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 974000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 974000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 4
 974000: system.cpu.iew: IQ has 56 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 15 free entries.
 974000: system.cpu.iew: Activity this cycle.
 974000: system.cpu.commit: Getting instructions from Rename stage.
 974000: system.cpu.commit: Inserting PC (0x14510=>0x14514).(0=>1) [sn:518] [tid:0] into ROB.
 974000: system.cpu.rob: Adding inst PC (0x14510=>0x14514).(0=>1) to the ROB.
 974000: system.cpu.rob: [tid:0] Now has 9 instructions.
 974000: system.cpu.commit: Inserting PC (0x14514=>0x14518).(0=>1) [sn:519] [tid:0] into ROB.
 974000: system.cpu.rob: Adding inst PC (0x14514=>0x14518).(0=>1) to the ROB.
 974000: system.cpu.rob: [tid:0] Now has 10 instructions.
 974000: system.cpu.commit: Inserting PC (0x14518=>0x1451c).(0=>1) [sn:520] [tid:0] into ROB.
 974000: system.cpu.rob: Adding inst PC (0x14518=>0x1451c).(0=>1) to the ROB.
 974000: system.cpu.rob: [tid:0] Now has 11 instructions.
 974000: system.cpu.commit: Trying to commit instructions in the ROB.
 974000: system.cpu.commit: Trying to commit head instruction, [sn:510] [tid:0]
 974000: system.cpu.commit: Committing instruction with [sn:510] PC (0x14468=>0x1446c).(0=>1)
 974000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14468=>0x1446c).(0=>1), [sn:510]
 974000: system.cpu: Removing committed instruction [tid:0] PC (0x14468=>0x1446c).(0=>1) [sn:510]
 974000: system.cpu.commit: Instruction is committed successfully. num_committed: 1. [sn:510]
 974000: system.cpu.commit: [tid:0]: Marking PC (0x14500=>0x14504).(1=>2), [sn:514] ready within ROB.
 974000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:511] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 974000: system.cpu.commit: [tid:0]: ROB has 10 insts & 30 free entries.
 974000: system.cpu.commit: Activity This Cycle.
 974000: system.cpu.commit: Deactivating stage.
 974000: system.cpu: Activity: 12
 974000: system.cpu: Activity: 11
 974000: system.cpu: Removing instruction, [tid:0] [sn:510] PC (0x14468=>0x1446c).(0=>1)
 974000: system.cpu: Scheduling next tick!
 974000: system.cpu.iq: Processing FU completion [sn:513]
 974000: system.cpu: CPU already running.
 974500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 974500: system.cpu.fetch: Running stage.
 974500: system.cpu.fetch: Attempting to fetch from [tid:0]
 974500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 974500: global: DynInst: [sn:533] Instruction created. Instcount for system.cpu = 77
 974500: system.cpu.fetch: [tid:0]: Instruction PC 0x1454c (0) created [sn:533].
 974500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [sp, #0]
 974500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 974500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14550=>0x14554).(0=>1).
 974500: system.cpu.fetch: [tid:0] Fetching cache line 0x14550 for addr 0x14550
 974500: system.cpu: CPU already running.
 974500: system.cpu.fetch: Fetch: Doing instruction read.
 974500: system.cpu.fetch: [tid:0]: Doing Icache access.
 974500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 974500: system.cpu.fetch: Deactivating stage.
 974500: system.cpu: Activity: 10
 974500: system.cpu.fetch: [tid:0][sn:533]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 974500: system.cpu.fetch: Activity this cycle.
 974500: system.cpu: Activity: 11
 974500: system.cpu.decode: Processing [tid:0]
 974500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 974500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 974500: system.cpu.decode: [tid:0]: Processing instruction [sn:526] with PC (0x14530=>0x14534).(0=>1)
 974500: system.cpu.decode: [tid:0]: Processing instruction [sn:527] with PC (0x14534=>0x14538).(0=>1)
 974500: system.cpu.decode: [tid:0]: Processing instruction [sn:528] with PC (0x14538=>0x1453c).(0=>1)
 974500: system.cpu.decode: Activity this cycle.
 974500: system.cpu.rename: Processing [tid:0]
 974500: system.cpu.rename: [tid:0]: Free IQ: 56, Free ROB: 30, Free LQ: 12, Free SQ: 15
 974500: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 974500: system.cpu.rename: calcFreeROBEntires: free robEntries: 30, instsInProgress: 4, dispatched Insts: 3
 974500: system.cpu.rename: [tid:0]: 29 rob free
 974500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 56, instsInProgress: 4, dispatched Insts: 3
 974500: system.cpu.rename: [tid:0]: 55 iq free
 974500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 2, loads dispatchedToLQ: 1
 974500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 974500: system.cpu.rename: calcFreeROBEntires: free robEntries: 30, instsInProgress: 4, dispatched Insts: 3
 974500: system.cpu.rename: [tid:0]: 29 rob free
 974500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 56, instsInProgress: 4, dispatched Insts: 3
 974500: system.cpu.rename: [tid:0]: 55 iq free
 974500: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 974500: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 974500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 974500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 15, storesInProgress: 1, stores dispatchedToSQ: 1
 974500: system.cpu.rename: [tid:0]: Processing instruction [sn:522] with PC (0x14520=>0x14524).(0=>1).
 974500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 4 (flattened 4), got phys reg 79
 974500: system.cpu.rename: [tid:0]: Register 79 is ready.
 974500: global: [sn:522] has 1 ready out of 6 sources. RTI 0)
 974500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 974500: system.cpu.rename: [tid:0]: Register 960 is ready.
 974500: global: [sn:522] has 2 ready out of 6 sources. RTI 0)
 974500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 974500: system.cpu.rename: [tid:0]: Register 325 is ready.
 974500: global: [sn:522] has 3 ready out of 6 sources. RTI 0)
 974500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 974500: system.cpu.rename: [tid:0]: Register 325 is ready.
 974500: global: [sn:522] has 4 ready out of 6 sources. RTI 0)
 974500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 974500: system.cpu.rename: [tid:0]: Register 325 is ready.
 974500: global: [sn:522] has 5 ready out of 6 sources. RTI 0)
 974500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 6 (flattened 6), got phys reg 105
 974500: system.cpu.rename: [tid:0]: Register 105 is ready.
 974500: global: [sn:522] has 6 ready out of 6 sources. RTI 0)
 974500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 974500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 15, storesInProgress: 2, stores dispatchedToSQ: 1
 974500: system.cpu.rename: [tid:0]: Processing instruction [sn:523] with PC (0x14524=>0x14528).(0=>1).
 974500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2 (flattened 2), got phys reg 60
 974500: system.cpu.rename: [tid:0]: Register 60 is not ready.
 974500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 974500: system.cpu.rename: [tid:0]: Register 960 is ready.
 974500: global: [sn:523] has 1 ready out of 6 sources. RTI 0)
 974500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 974500: system.cpu.rename: [tid:0]: Register 325 is ready.
 974500: global: [sn:523] has 2 ready out of 6 sources. RTI 0)
 974500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 974500: system.cpu.rename: [tid:0]: Register 325 is ready.
 974500: global: [sn:523] has 3 ready out of 6 sources. RTI 0)
 974500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 974500: system.cpu.rename: [tid:0]: Register 325 is ready.
 974500: global: [sn:523] has 4 ready out of 6 sources. RTI 0)
 974500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 67
 974500: system.cpu.rename: [tid:0]: Register 67 is not ready.
 974500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 974500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 2, loads dispatchedToLQ: 1
 974500: system.cpu.rename: [tid:0]: Processing instruction [sn:524] with PC (0x14528=>0x1452c).(0=>1).
 974500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 7
 974500: system.cpu.rename: [tid:0]: Register 7 is not ready.
 974500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 974500: system.cpu.rename: [tid:0]: Register 960 is ready.
 974500: global: [sn:524] has 1 ready out of 5 sources. RTI 0)
 974500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 974500: system.cpu.rename: [tid:0]: Register 325 is ready.
 974500: global: [sn:524] has 2 ready out of 5 sources. RTI 0)
 974500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 974500: system.cpu.rename: [tid:0]: Register 325 is ready.
 974500: global: [sn:524] has 3 ready out of 5 sources. RTI 0)
 974500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 974500: system.cpu.rename: [tid:0]: Register 325 is ready.
 974500: global: [sn:524] has 4 ready out of 5 sources. RTI 0)
 974500: global: Renamed reg 2 to physical reg 54 old mapping was 60
 974500: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 54.
 974500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=16), [sn:524].
 974500: system.cpu.rename: Activity this cycle.
 974500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=16), until [sn:510].
 974500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 434, [sn:510].
 974500: system.cpu.freelist: Freeing register 434.
 974500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 435, [sn:510].
 974500: system.cpu.freelist: Freeing register 435.
 974500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 436, [sn:510].
 974500: system.cpu.freelist: Freeing register 436.
 974500: system.cpu.iew: Issue: Processing [tid:0]
 974500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 974500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1451c=>0x14520).(0=>1) [sn:521] [tid:0] to IQ.
 974500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:521]
 974500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 974500: system.cpu.iew.lsq.thread0: Inserting load PC (0x1451c=>0x14520).(0=>1), idx:3 [sn:521]
 974500: system.cpu.iq: Adding instruction [sn:521] PC (0x1451c=>0x14520).(0=>1) to the IQ.
 974500: global: DynInst: [sn:277] Instruction destroyed. Instcount for system.cpu = 76
 974500: memdepentry: Memory dependency entry created.  memdep_count=6 (0x1451c=>0x14520).(0=>1)
 974500: global: Inst 0x1451c with index 327 had no SSID
 974500: system.cpu.memDep0: No dependency for inst PC (0x1451c=>0x14520).(0=>1) [sn:521].
 974500: system.cpu.memDep0: Adding instruction [sn:521] to the ready list.
 974500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1451c=>0x14520).(0=>1) opclass:32 [sn:521].
 974500: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:518]
 974500: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:518]
 974500: global: RegFile: Access to cc register 325, has data 0
 974500: global: RegFile: Access to cc register 325, has data 0
 974500: global: RegFile: Access to cc register 325, has data 0
 974500: global: RegFile: Access to int register 51, has data 0xffffffff
 974500: global: RegFile: Setting cc register 443 to 0x2
 974500: global: RegFile: Setting cc register 444 to 0
 974500: global: RegFile: Setting cc register 445 to 0x1
 974500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 974500: system.cpu.iq: Waking dependents of completed instruction.
 974500: system.cpu.iq: Waking any dependents on register 443.
 974500: system.cpu.iq: Waking any dependents on register 444.
 974500: system.cpu.iq: Waking any dependents on register 445.
 974500: system.cpu.iew: Execute: Executing instructions from IQ.
 974500: system.cpu.iew: Execute: Processing PC (0x14500=>0x14504).(0=>1), [tid:0] [sn:513].
 974500: system.cpu.iew: Execute: Calculating address for memory reference.
 974500: system.cpu.iew.lsq.thread0: Executing load PC (0x14500=>0x14504).(0=>1), [sn:513]
 974500: global: RegFile: Access to int register 80, has data 0xbeffff00
 974500: global: RegFile: Access to cc register 325, has data 0
 974500: global: RegFile: Access to cc register 325, has data 0
 974500: global: RegFile: Access to cc register 325, has data 0
 974500: system.cpu.iew.lsq.thread0: Read called, load idx: 0, store idx: -1, storeHead: 10 addr: 0x77f00
 974500: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:513] PC (0x14500=>0x14504).(0=>1)
 974500: system.cpu.iew: Sending instructions to commit, [sn:518] PC (0x14510=>0x14514).(0=>1).
 974500: system.cpu.iew: Setting Destination Register 443
 974500: system.cpu.scoreboard: Setting reg 443 as ready
 974500: system.cpu.iew: Setting Destination Register 444
 974500: system.cpu.scoreboard: Setting reg 444 as ready
 974500: system.cpu.iew: Setting Destination Register 445
 974500: system.cpu.scoreboard: Setting reg 445 as ready
 974500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 974500: system.cpu.iq: Thread 0: Issuing instruction PC (0x1451c=>0x14520).(0=>1) [sn:521]
 974500: system.cpu.memDep0: Issuing instruction PC 0x1451c [sn:521].
 974500: system.cpu.iew: Processing [tid:0]
 974500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:510]
 974500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 5
 974500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 974500: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 974500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 1
 974500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 5
 974500: system.cpu.iew: IQ has 55 free entries (Can schedule: 0).  LQ has 11 free entries. SQ has 15 free entries.
 974500: system.cpu.iew: Activity this cycle.
 974500: system.cpu.commit: Getting instructions from Rename stage.
 974500: system.cpu.commit: Inserting PC (0x1451c=>0x14520).(0=>1) [sn:521] [tid:0] into ROB.
 974500: system.cpu.rob: Adding inst PC (0x1451c=>0x14520).(0=>1) to the ROB.
 974500: system.cpu.rob: [tid:0] Now has 11 instructions.
 974500: system.cpu.commit: Trying to commit instructions in the ROB.
 974500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:511] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 974500: system.cpu.commit: [tid:0]: ROB has 11 insts & 29 free entries.
 974500: system.cpu.commit: Activity This Cycle.
 974500: system.cpu: Activity: 10
 974500: system.cpu: Scheduling next tick!
 975000: system.cpu.icache_port: Fetch unit received timing
 975000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 975000: system.cpu: CPU already running.
 975000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 975000: system.cpu.fetch: Activating stage.
 975000: system.cpu: Activity: 11
 975000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 975000: system.cpu.fetch: Running stage.
 975000: system.cpu.fetch: Attempting to fetch from [tid:0]
 975000: system.cpu.fetch: [tid:0]: Icache miss is complete.
 975000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 975000: global: DynInst: [sn:534] Instruction created. Instcount for system.cpu = 77
 975000: system.cpu.fetch: [tid:0]: Instruction PC 0x14550 (0) created [sn:534].
 975000: system.cpu.fetch: [tid:0]: Instruction is:   str   r7, [r2, #0]
 975000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 975000: global: DynInst: [sn:535] Instruction created. Instcount for system.cpu = 78
 975000: system.cpu.fetch: [tid:0]: Instruction PC 0x14554 (0) created [sn:535].
 975000: system.cpu.fetch: [tid:0]: Instruction is:   str   r3, [r4, #0]
 975000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 975000: global: DynInst: [sn:536] Instruction created. Instcount for system.cpu = 79
 975000: system.cpu.fetch: [tid:0]: Instruction PC 0x14558 (0) created [sn:536].
 975000: system.cpu.fetch: [tid:0]: Instruction is:   bne   
 975000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 975000: system.cpu.fetch: [tid:0]: [sn:536]:Branch predicted to be not taken.
 975000: system.cpu.fetch: [tid:0]: [sn:536] Branch predicted to go to (0x1455c=>0x14560).(0=>1).
 975000: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 975000: system.cpu.fetch: [tid:0][sn:534]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 975000: system.cpu.fetch: [tid:0][sn:535]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 975000: system.cpu.fetch: [tid:0][sn:536]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 975000: system.cpu.fetch: Activity this cycle.
 975000: system.cpu: Activity: 12
 975000: system.cpu.decode: Processing [tid:0]
 975000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 975000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 975000: system.cpu.decode: [tid:0]: Processing instruction [sn:529] with PC (0x1453c=>0x14540).(0=>1)
 975000: system.cpu.decode: Activity this cycle.
 975000: system.cpu.rename: Processing [tid:0]
 975000: system.cpu.rename: [tid:0]: Free IQ: 55, Free ROB: 29, Free LQ: 11, Free SQ: 15
 975000: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 975000: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 4, dispatched Insts: 1
 975000: system.cpu.rename: [tid:0]: 26 rob free
 975000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 55, instsInProgress: 4, dispatched Insts: 1
 975000: system.cpu.rename: [tid:0]: 52 iq free
 975000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 11, loadsInProgress: 2, loads dispatchedToLQ: 1
 975000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 975000: system.cpu.rename: calcFreeROBEntires: free robEntries: 29, instsInProgress: 4, dispatched Insts: 1
 975000: system.cpu.rename: [tid:0]: 26 rob free
 975000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 55, instsInProgress: 4, dispatched Insts: 1
 975000: system.cpu.rename: [tid:0]: 52 iq free
 975000: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
 975000: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 1 insts dispatched to IQ last cycle.
 975000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 975000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 11, loadsInProgress: 2, loads dispatchedToLQ: 1
 975000: system.cpu.rename: [tid:0]: Processing instruction [sn:525] with PC (0x1452c=>0x14530).(0=>1).
 975000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 7
 975000: system.cpu.rename: [tid:0]: Register 7 is not ready.
 975000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 975000: system.cpu.rename: [tid:0]: Register 960 is ready.
 975000: global: [sn:525] has 1 ready out of 5 sources. RTI 0)
 975000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 975000: system.cpu.rename: [tid:0]: Register 325 is ready.
 975000: global: [sn:525] has 2 ready out of 5 sources. RTI 0)
 975000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 975000: system.cpu.rename: [tid:0]: Register 325 is ready.
 975000: global: [sn:525] has 3 ready out of 5 sources. RTI 0)
 975000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 975000: system.cpu.rename: [tid:0]: Register 325 is ready.
 975000: global: [sn:525] has 4 ready out of 5 sources. RTI 0)
 975000: global: Renamed reg 3 to physical reg 64 old mapping was 67
 975000: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 64.
 975000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=14), [sn:525].
 975000: system.cpu.rename: Activity this cycle.
 975000: system.cpu.iew: Issue: Processing [tid:0]
 975000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 975000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14520=>0x14524).(0=>1) [sn:522] [tid:0] to IQ.
 975000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:522]
 975000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 975000: system.cpu.iew.lsq.thread0: Inserting store PC (0x14520=>0x14524).(0=>1), idx:11 [sn:522]
 975000: system.cpu.iq: Adding instruction [sn:522] PC (0x14520=>0x14524).(0=>1) to the IQ.
 975000: memdepentry: Memory dependency entry created.  memdep_count=7 (0x14520=>0x14524).(0=>1)
 975000: global: Inst 0x14520 with index 328 had no SSID
 975000: system.cpu.memDep0: No dependency for inst PC (0x14520=>0x14524).(0=>1) [sn:522].
 975000: system.cpu.memDep0: Adding instruction [sn:522] to the ready list.
 975000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x14520=>0x14524).(0=>1) opclass:33 [sn:522].
 975000: system.cpu.memDep0: Inserting store PC (0x14520=>0x14524).(0=>1) [sn:522].
 975000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14524=>0x14528).(0=>1) [sn:523] [tid:0] to IQ.
 975000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:523]
 975000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 975000: system.cpu.iew.lsq.thread0: Inserting store PC (0x14524=>0x14528).(0=>1), idx:12 [sn:523]
 975000: system.cpu.iq: Adding instruction [sn:523] PC (0x14524=>0x14528).(0=>1) to the IQ.
 975000: system.cpu.iq: Instruction PC (0x14524=>0x14528).(0=>1) has src reg 60 that is being added to the dependency chain.
 975000: system.cpu.iq: Instruction PC (0x14524=>0x14528).(0=>1) has src reg 67 that is being added to the dependency chain.
 975000: memdepentry: Memory dependency entry created.  memdep_count=8 (0x14524=>0x14528).(0=>1)
 975000: global: Inst 0x14524 with index 329 had no SSID
 975000: system.cpu.memDep0: No dependency for inst PC (0x14524=>0x14528).(0=>1) [sn:523].
 975000: system.cpu.memDep0: Inserting store PC (0x14524=>0x14528).(0=>1) [sn:523].
 975000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14528=>0x1452c).(0=>1) [sn:524] [tid:0] to IQ.
 975000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:524]
 975000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 975000: system.cpu.iew.lsq.thread0: Inserting load PC (0x14528=>0x1452c).(0=>1), idx:4 [sn:524]
 975000: system.cpu.iq: Adding instruction [sn:524] PC (0x14528=>0x1452c).(0=>1) to the IQ.
 975000: system.cpu.iq: Instruction PC (0x14528=>0x1452c).(0=>1) has src reg 7 that is being added to the dependency chain.
 975000: global: DynInst: [sn:274] Instruction destroyed. Instcount for system.cpu = 78
 975000: memdepentry: Memory dependency entry created.  memdep_count=9 (0x14528=>0x1452c).(0=>1)
 975000: global: Inst 0x14528 with index 330 had no SSID
 975000: system.cpu.memDep0: No dependency for inst PC (0x14528=>0x1452c).(0=>1) [sn:524].
 975000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 975000: system.cpu.iq: Thread 0: Issuing instruction PC (0x14520=>0x14524).(0=>1) [sn:522]
 975000: system.cpu.memDep0: Issuing instruction PC 0x14520 [sn:522].
 975000: system.cpu.iew: Processing [tid:0]
 975000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 6
 975000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 975000: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 975000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 975000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 6
 975000: system.cpu.iew: IQ has 52 free entries (Can schedule: 0).  LQ has 10 free entries. SQ has 13 free entries.
 975000: system.cpu.iew: Activity this cycle.
 975000: system.cpu.commit: Getting instructions from Rename stage.
 975000: system.cpu.commit: Inserting PC (0x14520=>0x14524).(0=>1) [sn:522] [tid:0] into ROB.
 975000: system.cpu.rob: Adding inst PC (0x14520=>0x14524).(0=>1) to the ROB.
 975000: system.cpu.rob: [tid:0] Now has 12 instructions.
 975000: system.cpu.commit: Inserting PC (0x14524=>0x14528).(0=>1) [sn:523] [tid:0] into ROB.
 975000: system.cpu.rob: Adding inst PC (0x14524=>0x14528).(0=>1) to the ROB.
 975000: system.cpu.rob: [tid:0] Now has 13 instructions.
 975000: system.cpu.commit: Inserting PC (0x14528=>0x1452c).(0=>1) [sn:524] [tid:0] into ROB.
 975000: system.cpu.rob: Adding inst PC (0x14528=>0x1452c).(0=>1) to the ROB.
 975000: system.cpu.rob: [tid:0] Now has 14 instructions.
 975000: system.cpu.commit: Trying to commit instructions in the ROB.
 975000: system.cpu.commit: [tid:0]: Marking PC (0x14510=>0x14514).(0=>1), [sn:518] ready within ROB.
 975000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:511] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 975000: system.cpu.commit: [tid:0]: ROB has 14 insts & 26 free entries.
 975000: system.cpu.commit: Activity This Cycle.
 975000: global: DynInst: [sn:509] Instruction destroyed. Instcount for system.cpu = 77
 975000: system.cpu: Activity: 11
 975000: system.cpu: Scheduling next tick!
 975000: system.cpu.iq: Processing FU completion [sn:521]
 975000: system.cpu: CPU already running.
 975500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 975500: system.cpu.fetch: Running stage.
 975500: system.cpu.fetch: Attempting to fetch from [tid:0]
 975500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 975500: global: DynInst: [sn:537] Instruction created. Instcount for system.cpu = 78
 975500: system.cpu.fetch: [tid:0]: Instruction PC 0x1455c (0) created [sn:537].
 975500: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #288]
 975500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 975500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14560=>0x14564).(0=>1).
 975500: system.cpu.fetch: [tid:0] Fetching cache line 0x14560 for addr 0x14560
 975500: system.cpu: CPU already running.
 975500: system.cpu.fetch: Fetch: Doing instruction read.
 975500: system.cpu.fetch: [tid:0]: Doing Icache access.
 975500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 975500: system.cpu.fetch: Deactivating stage.
 975500: system.cpu: Activity: 10
 975500: system.cpu.fetch: [tid:0][sn:537]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 975500: system.cpu.fetch: Activity this cycle.
 975500: system.cpu: Activity: 11
 975500: system.cpu.decode: Processing [tid:0]
 975500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 975500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 975500: system.cpu.decode: [tid:0]: Processing instruction [sn:530] with PC (0x14540=>0x14544).(0=>1)
 975500: system.cpu.decode: [tid:0]: Processing instruction [sn:531] with PC (0x14544=>0x14548).(0=>1)
 975500: system.cpu.decode: [tid:0]: Processing instruction [sn:532] with PC (0x14548=>0x1454c).(0=>1)
 975500: system.cpu.decode: Activity this cycle.
 975500: system.cpu.rename: Processing [tid:0]
 975500: system.cpu.rename: [tid:0]: Free IQ: 52, Free ROB: 26, Free LQ: 10, Free SQ: 13
 975500: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 975500: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 4, dispatched Insts: 3
 975500: system.cpu.rename: [tid:0]: 25 rob free
 975500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 52, instsInProgress: 4, dispatched Insts: 3
 975500: system.cpu.rename: [tid:0]: 51 iq free
 975500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 10, loadsInProgress: 2, loads dispatchedToLQ: 1
 975500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 975500: system.cpu.rename: calcFreeROBEntires: free robEntries: 26, instsInProgress: 4, dispatched Insts: 3
 975500: system.cpu.rename: [tid:0]: 25 rob free
 975500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 52, instsInProgress: 4, dispatched Insts: 3
 975500: system.cpu.rename: [tid:0]: 51 iq free
 975500: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 975500: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 975500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 975500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 13, storesInProgress: 2, stores dispatchedToSQ: 2
 975500: system.cpu.rename: [tid:0]: Processing instruction [sn:526] with PC (0x14530=>0x14534).(0=>1).
 975500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2 (flattened 2), got phys reg 54
 975500: system.cpu.rename: [tid:0]: Register 54 is not ready.
 975500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 975500: system.cpu.rename: [tid:0]: Register 960 is ready.
 975500: global: [sn:526] has 1 ready out of 6 sources. RTI 0)
 975500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 975500: system.cpu.rename: [tid:0]: Register 325 is ready.
 975500: global: [sn:526] has 2 ready out of 6 sources. RTI 0)
 975500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 975500: system.cpu.rename: [tid:0]: Register 325 is ready.
 975500: global: [sn:526] has 3 ready out of 6 sources. RTI 0)
 975500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 975500: system.cpu.rename: [tid:0]: Register 325 is ready.
 975500: global: [sn:526] has 4 ready out of 6 sources. RTI 0)
 975500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 11 (flattened 11), got phys reg 88
 975500: system.cpu.rename: [tid:0]: Register 88 is ready.
 975500: global: [sn:526] has 5 ready out of 6 sources. RTI 0)
 975500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 975500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 13, storesInProgress: 3, stores dispatchedToSQ: 2
 975500: system.cpu.rename: [tid:0]: Processing instruction [sn:527] with PC (0x14534=>0x14538).(0=>1).
 975500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 64
 975500: system.cpu.rename: [tid:0]: Register 64 is not ready.
 975500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 975500: system.cpu.rename: [tid:0]: Register 960 is ready.
 975500: global: [sn:527] has 1 ready out of 6 sources. RTI 0)
 975500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 975500: system.cpu.rename: [tid:0]: Register 325 is ready.
 975500: global: [sn:527] has 2 ready out of 6 sources. RTI 0)
 975500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 975500: system.cpu.rename: [tid:0]: Register 325 is ready.
 975500: global: [sn:527] has 3 ready out of 6 sources. RTI 0)
 975500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 975500: system.cpu.rename: [tid:0]: Register 325 is ready.
 975500: global: [sn:527] has 4 ready out of 6 sources. RTI 0)
 975500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 9 (flattened 9), got phys reg 91
 975500: system.cpu.rename: [tid:0]: Register 91 is ready.
 975500: global: [sn:527] has 5 ready out of 6 sources. RTI 0)
 975500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 975500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 10, loadsInProgress: 2, loads dispatchedToLQ: 1
 975500: system.cpu.rename: [tid:0]: Processing instruction [sn:528] with PC (0x14538=>0x1453c).(0=>1).
 975500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 7
 975500: system.cpu.rename: [tid:0]: Register 7 is not ready.
 975500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 975500: system.cpu.rename: [tid:0]: Register 960 is ready.
 975500: global: [sn:528] has 1 ready out of 5 sources. RTI 0)
 975500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 975500: system.cpu.rename: [tid:0]: Register 325 is ready.
 975500: global: [sn:528] has 2 ready out of 5 sources. RTI 0)
 975500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 975500: system.cpu.rename: [tid:0]: Register 325 is ready.
 975500: global: [sn:528] has 3 ready out of 5 sources. RTI 0)
 975500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 975500: system.cpu.rename: [tid:0]: Register 325 is ready.
 975500: global: [sn:528] has 4 ready out of 5 sources. RTI 0)
 975500: global: Renamed reg 2 to physical reg 65 old mapping was 54
 975500: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 65.
 975500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=15), [sn:528].
 975500: system.cpu.rename: Activity this cycle.
 975500: system.cpu.iew: Issue: Processing [tid:0]
 975500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 975500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1452c=>0x14530).(0=>1) [sn:525] [tid:0] to IQ.
 975500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:525]
 975500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 975500: system.cpu.iew.lsq.thread0: Inserting load PC (0x1452c=>0x14530).(0=>1), idx:5 [sn:525]
 975500: system.cpu.iq: Adding instruction [sn:525] PC (0x1452c=>0x14530).(0=>1) to the IQ.
 975500: system.cpu.iq: Instruction PC (0x1452c=>0x14530).(0=>1) has src reg 7 that is being added to the dependency chain.
 975500: global: DynInst: [sn:273] Instruction destroyed. Instcount for system.cpu = 77
 975500: memdepentry: Memory dependency entry created.  memdep_count=10 (0x1452c=>0x14530).(0=>1)
 975500: global: Inst 0x1452c with index 331 had no SSID
 975500: system.cpu.memDep0: No dependency for inst PC (0x1452c=>0x14530).(0=>1) [sn:525].
 975500: system.cpu.iew: Execute: Executing instructions from IQ.
 975500: system.cpu.iew: Execute: Processing PC (0x1451c=>0x14520).(0=>1), [tid:0] [sn:521].
 975500: system.cpu.iew: Execute: Calculating address for memory reference.
 975500: system.cpu.iew.lsq.thread0: Executing load PC (0x1451c=>0x14520).(0=>1), [sn:521]
 975500: global: RegFile: Access to int register 77, has data 0xbefffd38
 975500: global: RegFile: Access to cc register 325, has data 0
 975500: global: RegFile: Access to cc register 325, has data 0
 975500: global: RegFile: Access to cc register 325, has data 0
 975500: system.cpu.iew.lsq.thread0: Read called, load idx: 3, store idx: 11, storeHead: 10 addr: 0x77d3c
 975500: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:521] PC (0x1451c=>0x14520).(0=>1)
 975500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 975500: system.cpu.iq: Not able to schedule any instructions.
 975500: system.cpu.iew: Processing [tid:0]
 975500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 7
 975500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 975500: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 975500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 3
 975500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 7
 975500: system.cpu.iew: IQ has 51 free entries (Can schedule: 0).  LQ has 9 free entries. SQ has 13 free entries.
 975500: system.cpu.iew: Activity this cycle.
 975500: system.cpu.commit: Getting instructions from Rename stage.
 975500: system.cpu.commit: Inserting PC (0x1452c=>0x14530).(0=>1) [sn:525] [tid:0] into ROB.
 975500: system.cpu.rob: Adding inst PC (0x1452c=>0x14530).(0=>1) to the ROB.
 975500: system.cpu.rob: [tid:0] Now has 15 instructions.
 975500: system.cpu.commit: Trying to commit instructions in the ROB.
 975500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:511] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 975500: system.cpu.commit: [tid:0]: ROB has 15 insts & 25 free entries.
 975500: system.cpu.commit: Activity This Cycle.
 975500: global: DynInst: [sn:510] Instruction destroyed. Instcount for system.cpu = 76
 975500: system.cpu: Activity: 10
 975500: system.cpu: Scheduling next tick!
 975500: system.cpu.iq: Processing FU completion [sn:522]
 975500: system.cpu: CPU already running.
 976000: system.cpu.icache_port: Fetch unit received timing
 976000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 976000: system.cpu: CPU already running.
 976000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 976000: system.cpu.fetch: Activating stage.
 976000: system.cpu: Activity: 11
 976000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 976000: system.cpu.fetch: Running stage.
 976000: system.cpu.fetch: Attempting to fetch from [tid:0]
 976000: system.cpu.fetch: [tid:0]: Icache miss is complete.
 976000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 976000: global: DynInst: [sn:538] Instruction created. Instcount for system.cpu = 77
 976000: system.cpu.fetch: [tid:0]: Instruction PC 0x14560 (0) created [sn:538].
 976000: system.cpu.fetch: [tid:0]: Instruction is:   cmps   r1, #0
 976000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 976000: global: DynInst: [sn:539] Instruction created. Instcount for system.cpu = 78
 976000: system.cpu.fetch: [tid:0]: Instruction PC 0x14564 (0) created [sn:539].
 976000: system.cpu.fetch: [tid:0]: Instruction is:   cmpseq   r12, #0
 976000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 976000: global: DynInst: [sn:540] Instruction created. Instcount for system.cpu = 79
 976000: system.cpu.fetch: [tid:0]: Instruction PC 0x14568 (0) created [sn:540].
 976000: system.cpu.fetch: [tid:0]: Instruction is:   moveq   r2, #0
 976000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 976000: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 976000: system.cpu.fetch: [tid:0][sn:538]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 976000: system.cpu.fetch: [tid:0][sn:539]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 976000: system.cpu.fetch: [tid:0][sn:540]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 976000: system.cpu.fetch: Activity this cycle.
 976000: system.cpu: Activity: 12
 976000: system.cpu.decode: Processing [tid:0]
 976000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 976000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 976000: system.cpu.decode: [tid:0]: Processing instruction [sn:533] with PC (0x1454c=>0x14550).(0=>1)
 976000: system.cpu.decode: Activity this cycle.
 976000: system.cpu.rename: Processing [tid:0]
 976000: system.cpu.rename: [tid:0]: Free IQ: 51, Free ROB: 25, Free LQ: 9, Free SQ: 13
 976000: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 976000: system.cpu.rename: calcFreeROBEntires: free robEntries: 25, instsInProgress: 4, dispatched Insts: 1
 976000: system.cpu.rename: [tid:0]: 22 rob free
 976000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 51, instsInProgress: 4, dispatched Insts: 1
 976000: system.cpu.rename: [tid:0]: 48 iq free
 976000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 9, loadsInProgress: 2, loads dispatchedToLQ: 1
 976000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 976000: system.cpu.rename: calcFreeROBEntires: free robEntries: 25, instsInProgress: 4, dispatched Insts: 1
 976000: system.cpu.rename: [tid:0]: 22 rob free
 976000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 51, instsInProgress: 4, dispatched Insts: 1
 976000: system.cpu.rename: [tid:0]: 48 iq free
 976000: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
 976000: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 1 insts dispatched to IQ last cycle.
 976000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 976000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 9, loadsInProgress: 2, loads dispatchedToLQ: 1
 976000: system.cpu.rename: [tid:0]: Processing instruction [sn:529] with PC (0x1453c=>0x14540).(0=>1).
 976000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 7
 976000: system.cpu.rename: [tid:0]: Register 7 is not ready.
 976000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 976000: system.cpu.rename: [tid:0]: Register 960 is ready.
 976000: global: [sn:529] has 1 ready out of 5 sources. RTI 0)
 976000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 976000: system.cpu.rename: [tid:0]: Register 325 is ready.
 976000: global: [sn:529] has 2 ready out of 5 sources. RTI 0)
 976000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 976000: system.cpu.rename: [tid:0]: Register 325 is ready.
 976000: global: [sn:529] has 3 ready out of 5 sources. RTI 0)
 976000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 976000: system.cpu.rename: [tid:0]: Register 325 is ready.
 976000: global: [sn:529] has 4 ready out of 5 sources. RTI 0)
 976000: global: Renamed reg 3 to physical reg 63 old mapping was 64
 976000: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 63.
 976000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=16), [sn:529].
 976000: system.cpu.rename: Activity this cycle.
 976000: system.cpu.iew: Issue: Processing [tid:0]
 976000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 976000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14530=>0x14534).(0=>1) [sn:526] [tid:0] to IQ.
 976000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:526]
 976000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 976000: system.cpu.iew.lsq.thread0: Inserting store PC (0x14530=>0x14534).(0=>1), idx:13 [sn:526]
 976000: system.cpu.iq: Adding instruction [sn:526] PC (0x14530=>0x14534).(0=>1) to the IQ.
 976000: system.cpu.iq: Instruction PC (0x14530=>0x14534).(0=>1) has src reg 54 that is being added to the dependency chain.
 976000: memdepentry: Memory dependency entry created.  memdep_count=11 (0x14530=>0x14534).(0=>1)
 976000: global: Inst 0x14530 with index 332 had no SSID
 976000: system.cpu.memDep0: No dependency for inst PC (0x14530=>0x14534).(0=>1) [sn:526].
 976000: system.cpu.memDep0: Inserting store PC (0x14530=>0x14534).(0=>1) [sn:526].
 976000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14534=>0x14538).(0=>1) [sn:527] [tid:0] to IQ.
 976000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:527]
 976000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 976000: system.cpu.iew.lsq.thread0: Inserting store PC (0x14534=>0x14538).(0=>1), idx:14 [sn:527]
 976000: system.cpu.iq: Adding instruction [sn:527] PC (0x14534=>0x14538).(0=>1) to the IQ.
 976000: system.cpu.iq: Instruction PC (0x14534=>0x14538).(0=>1) has src reg 64 that is being added to the dependency chain.
 976000: memdepentry: Memory dependency entry created.  memdep_count=12 (0x14534=>0x14538).(0=>1)
 976000: global: Inst 0x14534 with index 333 had no SSID
 976000: system.cpu.memDep0: No dependency for inst PC (0x14534=>0x14538).(0=>1) [sn:527].
 976000: system.cpu.memDep0: Inserting store PC (0x14534=>0x14538).(0=>1) [sn:527].
 976000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14538=>0x1453c).(0=>1) [sn:528] [tid:0] to IQ.
 976000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:528]
 976000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 976000: system.cpu.iew.lsq.thread0: Inserting load PC (0x14538=>0x1453c).(0=>1), idx:6 [sn:528]
 976000: system.cpu.iq: Adding instruction [sn:528] PC (0x14538=>0x1453c).(0=>1) to the IQ.
 976000: system.cpu.iq: Instruction PC (0x14538=>0x1453c).(0=>1) has src reg 7 that is being added to the dependency chain.
 976000: memdepentry: Memory dependency entry created.  memdep_count=13 (0x14538=>0x1453c).(0=>1)
 976000: global: Inst 0x14538 with index 334 had no SSID
 976000: system.cpu.memDep0: No dependency for inst PC (0x14538=>0x1453c).(0=>1) [sn:528].
 976000: system.cpu.iew: Execute: Executing instructions from IQ.
 976000: system.cpu.iew: Execute: Processing PC (0x14520=>0x14524).(0=>1), [tid:0] [sn:522].
 976000: system.cpu.iew: Execute: Calculating address for memory reference.
 976000: system.cpu.iew.lsq.thread0: Executing store PC (0x14520=>0x14524).(0=>1) [sn:522]
 976000: global: RegFile: Access to int register 79, has data 0x85ac8
 976000: global: RegFile: Access to cc register 325, has data 0
 976000: global: RegFile: Access to cc register 325, has data 0
 976000: global: RegFile: Access to cc register 325, has data 0
 976000: global: RegFile: Access to int register 105, has data 0
 976000: system.cpu.iew.lsq.thread0: Doing write to store idx 11, addr 0x76acc | storeHead:10 [sn:522]
 976000: system.cpu.iew: Store instruction is fault. [sn:522]
 976000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 976000: system.cpu.iew: Activity this cycle.
 976000: system.cpu.iew: Sending instructions to commit, [sn:522] PC (0x14520=>0x14524).(0=>1).
 976000: system.cpu.iq: Waking dependents of completed instruction.
 976000: system.cpu.iq: Completing mem instruction PC: (0x14520=>0x14524).(0=>1) [sn:522]
 976000: system.cpu.memDep0: Completed mem instruction PC (0x14520=>0x14524).(0=>1) [sn:522].
 976000: memdepentry: Memory dependency entry deleted.  memdep_count=12 (0x14520=>0x14524).(0=>1)
 976000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 976000: system.cpu.iq: Not able to schedule any instructions.
 976000: system.cpu.iew: Processing [tid:0]
 976000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 8
 976000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 5
 976000: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 976000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 5
 976000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 8
 976000: system.cpu.iew: IQ has 49 free entries (Can schedule: 0).  LQ has 8 free entries. SQ has 11 free entries.
 976000: system.cpu.iew: Activity this cycle.
 976000: system.cpu.commit: Getting instructions from Rename stage.
 976000: system.cpu.commit: Inserting PC (0x14530=>0x14534).(0=>1) [sn:526] [tid:0] into ROB.
 976000: system.cpu.rob: Adding inst PC (0x14530=>0x14534).(0=>1) to the ROB.
 976000: system.cpu.rob: [tid:0] Now has 16 instructions.
 976000: system.cpu.commit: Inserting PC (0x14534=>0x14538).(0=>1) [sn:527] [tid:0] into ROB.
 976000: system.cpu.rob: Adding inst PC (0x14534=>0x14538).(0=>1) to the ROB.
 976000: system.cpu.rob: [tid:0] Now has 17 instructions.
 976000: system.cpu.commit: Inserting PC (0x14538=>0x1453c).(0=>1) [sn:528] [tid:0] into ROB.
 976000: system.cpu.rob: Adding inst PC (0x14538=>0x1453c).(0=>1) to the ROB.
 976000: system.cpu.rob: [tid:0] Now has 18 instructions.
 976000: system.cpu.commit: Trying to commit instructions in the ROB.
 976000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:511] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 976000: system.cpu.commit: [tid:0]: ROB has 18 insts & 22 free entries.
 976000: system.cpu.commit: Activity This Cycle.
 976000: system.cpu: Activity: 11
 976000: system.cpu: Scheduling next tick!
 976500: system.cpu.iew.lsq.thread0: Writeback event [sn:521].
 976500: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:521].
 976500: system.cpu: CPU already running.
 976500: global: RegFile: Access to cc register 325, has data 0
 976500: global: RegFile: Access to cc register 325, has data 0
 976500: global: RegFile: Access to cc register 325, has data 0
 976500: global: RegFile: Setting int register 67 to 0
 976500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 976500: system.cpu.iew: Activity this cycle.
 976500: system.cpu: Activity: 12
 976500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 976500: system.cpu.fetch: Running stage.
 976500: system.cpu.fetch: Attempting to fetch from [tid:0]
 976500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 976500: global: DynInst: [sn:541] Instruction created. Instcount for system.cpu = 80
 976500: system.cpu.fetch: [tid:0]: Instruction PC 0x1456c (0) created [sn:541].
 976500: system.cpu.fetch: [tid:0]: Instruction is:   movne   r2, #1
 976500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 976500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14570=>0x14574).(0=>1).
 976500: system.cpu.fetch: [tid:0] Fetching cache line 0x14570 for addr 0x14570
 976500: system.cpu: CPU already running.
 976500: system.cpu.fetch: Fetch: Doing instruction read.
 976500: system.cpu.fetch: [tid:0]: Doing Icache access.
 976500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 976500: system.cpu.fetch: Deactivating stage.
 976500: system.cpu: Activity: 11
 976500: system.cpu.fetch: [tid:0][sn:541]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 976500: system.cpu.fetch: Activity this cycle.
 976500: system.cpu.decode: Processing [tid:0]
 976500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 976500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 976500: system.cpu.decode: [tid:0]: Processing instruction [sn:534] with PC (0x14550=>0x14554).(0=>1)
 976500: system.cpu.decode: [tid:0]: Processing instruction [sn:535] with PC (0x14554=>0x14558).(0=>1)
 976500: system.cpu.decode: [tid:0]: Processing instruction [sn:536] with PC (0x14558=>0x1455c).(0=>1)
 976500: system.cpu.decode: Activity this cycle.
 976500: system.cpu.rename: Processing [tid:0]
 976500: system.cpu.rename: [tid:0]: Free IQ: 49, Free ROB: 22, Free LQ: 8, Free SQ: 11
 976500: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 976500: system.cpu.rename: calcFreeROBEntires: free robEntries: 22, instsInProgress: 4, dispatched Insts: 3
 976500: system.cpu.rename: [tid:0]: 21 rob free
 976500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 49, instsInProgress: 4, dispatched Insts: 3
 976500: system.cpu.rename: [tid:0]: 48 iq free
 976500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 8, loadsInProgress: 2, loads dispatchedToLQ: 1
 976500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 976500: system.cpu.rename: calcFreeROBEntires: free robEntries: 22, instsInProgress: 4, dispatched Insts: 3
 976500: system.cpu.rename: [tid:0]: 21 rob free
 976500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 49, instsInProgress: 4, dispatched Insts: 3
 976500: system.cpu.rename: [tid:0]: 48 iq free
 976500: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 976500: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 976500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 976500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 11, storesInProgress: 2, stores dispatchedToSQ: 2
 976500: system.cpu.rename: [tid:0]: Processing instruction [sn:530] with PC (0x14540=>0x14544).(0=>1).
 976500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2 (flattened 2), got phys reg 65
 976500: system.cpu.rename: [tid:0]: Register 65 is not ready.
 976500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 976500: system.cpu.rename: [tid:0]: Register 960 is ready.
 976500: global: [sn:530] has 1 ready out of 6 sources. RTI 0)
 976500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 976500: system.cpu.rename: [tid:0]: Register 325 is ready.
 976500: global: [sn:530] has 2 ready out of 6 sources. RTI 0)
 976500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 976500: system.cpu.rename: [tid:0]: Register 325 is ready.
 976500: global: [sn:530] has 3 ready out of 6 sources. RTI 0)
 976500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 976500: system.cpu.rename: [tid:0]: Register 325 is ready.
 976500: global: [sn:530] has 4 ready out of 6 sources. RTI 0)
 976500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 10 (flattened 10), got phys reg 93
 976500: system.cpu.rename: [tid:0]: Register 93 is ready.
 976500: global: [sn:530] has 5 ready out of 6 sources. RTI 0)
 976500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 976500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 11, storesInProgress: 3, stores dispatchedToSQ: 2
 976500: system.cpu.rename: [tid:0]: Processing instruction [sn:531] with PC (0x14544=>0x14548).(0=>1).
 976500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 63
 976500: system.cpu.rename: [tid:0]: Register 63 is not ready.
 976500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 976500: system.cpu.rename: [tid:0]: Register 960 is ready.
 976500: global: [sn:531] has 1 ready out of 6 sources. RTI 0)
 976500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 976500: system.cpu.rename: [tid:0]: Register 325 is ready.
 976500: global: [sn:531] has 2 ready out of 6 sources. RTI 0)
 976500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 976500: system.cpu.rename: [tid:0]: Register 325 is ready.
 976500: global: [sn:531] has 3 ready out of 6 sources. RTI 0)
 976500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 976500: system.cpu.rename: [tid:0]: Register 325 is ready.
 976500: global: [sn:531] has 4 ready out of 6 sources. RTI 0)
 976500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 8 (flattened 8), got phys reg 118
 976500: system.cpu.rename: [tid:0]: Register 118 is ready.
 976500: global: [sn:531] has 5 ready out of 6 sources. RTI 0)
 976500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 976500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 8, loadsInProgress: 2, loads dispatchedToLQ: 1
 976500: system.cpu.rename: [tid:0]: Processing instruction [sn:532] with PC (0x14548=>0x1454c).(0=>1).
 976500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 7
 976500: system.cpu.rename: [tid:0]: Register 7 is not ready.
 976500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 976500: system.cpu.rename: [tid:0]: Register 960 is ready.
 976500: global: [sn:532] has 1 ready out of 5 sources. RTI 0)
 976500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 976500: system.cpu.rename: [tid:0]: Register 325 is ready.
 976500: global: [sn:532] has 2 ready out of 5 sources. RTI 0)
 976500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 976500: system.cpu.rename: [tid:0]: Register 325 is ready.
 976500: global: [sn:532] has 3 ready out of 5 sources. RTI 0)
 976500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 976500: system.cpu.rename: [tid:0]: Register 325 is ready.
 976500: global: [sn:532] has 4 ready out of 5 sources. RTI 0)
 976500: global: Renamed reg 2 to physical reg 61 old mapping was 65
 976500: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 61.
 976500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=17), [sn:532].
 976500: system.cpu.rename: Activity this cycle.
 976500: system.cpu.iew: Issue: Processing [tid:0]
 976500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 976500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1453c=>0x14540).(0=>1) [sn:529] [tid:0] to IQ.
 976500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:529]
 976500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 976500: system.cpu.iew.lsq.thread0: Inserting load PC (0x1453c=>0x14540).(0=>1), idx:7 [sn:529]
 976500: system.cpu.iq: Adding instruction [sn:529] PC (0x1453c=>0x14540).(0=>1) to the IQ.
 976500: system.cpu.iq: Instruction PC (0x1453c=>0x14540).(0=>1) has src reg 7 that is being added to the dependency chain.
 976500: memdepentry: Memory dependency entry created.  memdep_count=13 (0x1453c=>0x14540).(0=>1)
 976500: global: Inst 0x1453c with index 335 had no SSID
 976500: system.cpu.memDep0: No dependency for inst PC (0x1453c=>0x14540).(0=>1) [sn:529].
 976500: system.cpu.iew: Sending instructions to commit, [sn:521] PC (0x1451c=>0x14520).(0=>1).
 976500: system.cpu.iew: Setting Destination Register 67
 976500: system.cpu.scoreboard: Setting reg 67 as ready
 976500: system.cpu.iq: Waking dependents of completed instruction.
 976500: system.cpu.iq: Completing mem instruction PC: (0x1451c=>0x14520).(0=>1) [sn:521]
 976500: system.cpu.memDep0: Completed mem instruction PC (0x1451c=>0x14520).(0=>1) [sn:521].
 976500: memdepentry: Memory dependency entry deleted.  memdep_count=12 (0x1451c=>0x14520).(0=>1)
 976500: system.cpu.iq: Waking any dependents on register 67.
 976500: system.cpu.iq: Waking up a dependent instruction, [sn:523] PC (0x14524=>0x14528).(0=>1).
 976500: global: [sn:523] has 5 ready out of 6 sources. RTI 0)
 976500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 976500: system.cpu.iq: Not able to schedule any instructions.
 976500: system.cpu.iew: Processing [tid:0]
 976500: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 976500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 5
 976500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 9
 976500: system.cpu.iew: IQ has 49 free entries (Can schedule: 0).  LQ has 7 free entries. SQ has 11 free entries.
 976500: system.cpu.commit: Getting instructions from Rename stage.
 976500: system.cpu.commit: Inserting PC (0x1453c=>0x14540).(0=>1) [sn:529] [tid:0] into ROB.
 976500: system.cpu.rob: Adding inst PC (0x1453c=>0x14540).(0=>1) to the ROB.
 976500: system.cpu.rob: [tid:0] Now has 19 instructions.
 976500: system.cpu.commit: Trying to commit instructions in the ROB.
 976500: system.cpu.commit: [tid:0]: Marking PC (0x14520=>0x14524).(0=>1), [sn:522] ready within ROB.
 976500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:511] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 976500: system.cpu.commit: [tid:0]: ROB has 19 insts & 21 free entries.
 976500: system.cpu.commit: Activity This Cycle.
 976500: system.cpu: Activity: 10
 976500: system.cpu: Scheduling next tick!
 977000: system.cpu.icache_port: Fetch unit received timing
 977000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 977000: system.cpu: CPU already running.
 977000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 977000: system.cpu.fetch: Activating stage.
 977000: system.cpu: Activity: 11
 977000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 977000: system.cpu.fetch: Running stage.
 977000: system.cpu.fetch: Attempting to fetch from [tid:0]
 977000: system.cpu.fetch: [tid:0]: Icache miss is complete.
 977000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 977000: global: DynInst: [sn:542] Instruction created. Instcount for system.cpu = 81
 977000: system.cpu.fetch: [tid:0]: Instruction PC 0x14570 (0) created [sn:542].
 977000: system.cpu.fetch: [tid:0]: Instruction is:   str   r2, [r3, #0]
 977000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 977000: global: DynInst: [sn:543] Instruction created. Instcount for system.cpu = 82
 977000: system.cpu.fetch: [tid:0]: Instruction PC 0x14574 (0) created [sn:543].
 977000: system.cpu.fetch: [tid:0]: Instruction is:   ldr   r3, [pc, #256]
 977000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 977000: global: DynInst: [sn:544] Instruction created. Instcount for system.cpu = 83
 977000: system.cpu.fetch: [tid:0]: Instruction PC 0x14578 (0) created [sn:544].
 977000: system.cpu.fetch: [tid:0]: Instruction is:   mov   r1, #1
 977000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 977000: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 977000: system.cpu.fetch: [tid:0][sn:542]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 977000: system.cpu.fetch: [tid:0][sn:543]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 977000: system.cpu.fetch: [tid:0][sn:544]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 977000: system.cpu.fetch: Activity this cycle.
 977000: system.cpu: Activity: 12
 977000: system.cpu.decode: Processing [tid:0]
 977000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 977000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 977000: system.cpu.decode: [tid:0]: Processing instruction [sn:537] with PC (0x1455c=>0x14560).(0=>1)
 977000: system.cpu.decode: Activity this cycle.
 977000: system.cpu.rename: Processing [tid:0]
 977000: system.cpu.rename: [tid:0]: Free IQ: 49, Free ROB: 21, Free LQ: 8, Free SQ: 11
 977000: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 977000: system.cpu.rename: calcFreeROBEntires: free robEntries: 21, instsInProgress: 4, dispatched Insts: 1
 977000: system.cpu.rename: [tid:0]: 18 rob free
 977000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 49, instsInProgress: 4, dispatched Insts: 1
 977000: system.cpu.rename: [tid:0]: 46 iq free
 977000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 8, loadsInProgress: 2, loads dispatchedToLQ: 1
 977000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 977000: system.cpu.rename: calcFreeROBEntires: free robEntries: 21, instsInProgress: 4, dispatched Insts: 1
 977000: system.cpu.rename: [tid:0]: 18 rob free
 977000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 49, instsInProgress: 4, dispatched Insts: 1
 977000: system.cpu.rename: [tid:0]: 46 iq free
 977000: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
 977000: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 1 insts dispatched to IQ last cycle.
 977000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 977000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 8, loadsInProgress: 2, loads dispatchedToLQ: 1
 977000: system.cpu.rename: [tid:0]: Processing instruction [sn:533] with PC (0x1454c=>0x14550).(0=>1).
 977000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13 (flattened 13), got phys reg 77
 977000: system.cpu.rename: [tid:0]: Register 77 is ready.
 977000: global: [sn:533] has 1 ready out of 5 sources. RTI 0)
 977000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 977000: system.cpu.rename: [tid:0]: Register 960 is ready.
 977000: global: [sn:533] has 2 ready out of 5 sources. RTI 0)
 977000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 977000: system.cpu.rename: [tid:0]: Register 325 is ready.
 977000: global: [sn:533] has 3 ready out of 5 sources. RTI 0)
 977000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 977000: system.cpu.rename: [tid:0]: Register 325 is ready.
 977000: global: [sn:533] has 4 ready out of 5 sources. RTI 0)
 977000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 977000: system.cpu.rename: [tid:0]: Register 325 is ready.
 977000: global: [sn:533] has 5 ready out of 5 sources. RTI 0)
 977000: global: Renamed reg 3 to physical reg 50 old mapping was 63
 977000: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 50.
 977000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=18), [sn:533].
 977000: system.cpu.rename: Activity this cycle.
 977000: system.cpu.iew: Issue: Processing [tid:0]
 977000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 977000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14540=>0x14544).(0=>1) [sn:530] [tid:0] to IQ.
 977000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:530]
 977000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 977000: system.cpu.iew.lsq.thread0: Inserting store PC (0x14540=>0x14544).(0=>1), idx:15 [sn:530]
 977000: global: DynInst: [sn:62] Instruction destroyed. Instcount for system.cpu = 82
 977000: system.cpu.iq: Adding instruction [sn:530] PC (0x14540=>0x14544).(0=>1) to the IQ.
 977000: system.cpu.iq: Instruction PC (0x14540=>0x14544).(0=>1) has src reg 65 that is being added to the dependency chain.
 977000: memdepentry: Memory dependency entry created.  memdep_count=13 (0x14540=>0x14544).(0=>1)
 977000: global: Inst 0x14540 with index 336 had no SSID
 977000: system.cpu.memDep0: No dependency for inst PC (0x14540=>0x14544).(0=>1) [sn:530].
 977000: system.cpu.memDep0: Inserting store PC (0x14540=>0x14544).(0=>1) [sn:530].
 977000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14544=>0x14548).(0=>1) [sn:531] [tid:0] to IQ.
 977000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:531]
 977000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 977000: system.cpu.iew.lsq.thread0: Inserting store PC (0x14544=>0x14548).(0=>1), idx:16 [sn:531]
 977000: global: DynInst: [sn:63] Instruction destroyed. Instcount for system.cpu = 81
 977000: system.cpu.iq: Adding instruction [sn:531] PC (0x14544=>0x14548).(0=>1) to the IQ.
 977000: system.cpu.iq: Instruction PC (0x14544=>0x14548).(0=>1) has src reg 63 that is being added to the dependency chain.
 977000: memdepentry: Memory dependency entry created.  memdep_count=14 (0x14544=>0x14548).(0=>1)
 977000: global: Inst 0x14544 with index 337 had no SSID
 977000: system.cpu.memDep0: No dependency for inst PC (0x14544=>0x14548).(0=>1) [sn:531].
 977000: system.cpu.memDep0: Inserting store PC (0x14544=>0x14548).(0=>1) [sn:531].
 977000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14548=>0x1454c).(0=>1) [sn:532] [tid:0] to IQ.
 977000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:532]
 977000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 977000: system.cpu.iew.lsq.thread0: Inserting load PC (0x14548=>0x1454c).(0=>1), idx:8 [sn:532]
 977000: system.cpu.iq: Adding instruction [sn:532] PC (0x14548=>0x1454c).(0=>1) to the IQ.
 977000: system.cpu.iq: Instruction PC (0x14548=>0x1454c).(0=>1) has src reg 7 that is being added to the dependency chain.
 977000: memdepentry: Memory dependency entry created.  memdep_count=15 (0x14548=>0x1454c).(0=>1)
 977000: global: Inst 0x14548 with index 338 had no SSID
 977000: system.cpu.memDep0: No dependency for inst PC (0x14548=>0x1454c).(0=>1) [sn:532].
 977000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 977000: system.cpu.iq: Not able to schedule any instructions.
 977000: system.cpu.iew: Processing [tid:0]
 977000: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 977000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 7
 977000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 10
 977000: system.cpu.iew: IQ has 46 free entries (Can schedule: 0).  LQ has 6 free entries. SQ has 9 free entries.
 977000: system.cpu.commit: Getting instructions from Rename stage.
 977000: system.cpu.commit: Inserting PC (0x14540=>0x14544).(0=>1) [sn:530] [tid:0] into ROB.
 977000: system.cpu.rob: Adding inst PC (0x14540=>0x14544).(0=>1) to the ROB.
 977000: system.cpu.rob: [tid:0] Now has 20 instructions.
 977000: system.cpu.commit: Inserting PC (0x14544=>0x14548).(0=>1) [sn:531] [tid:0] into ROB.
 977000: system.cpu.rob: Adding inst PC (0x14544=>0x14548).(0=>1) to the ROB.
 977000: system.cpu.rob: [tid:0] Now has 21 instructions.
 977000: system.cpu.commit: Inserting PC (0x14548=>0x1454c).(0=>1) [sn:532] [tid:0] into ROB.
 977000: system.cpu.rob: Adding inst PC (0x14548=>0x1454c).(0=>1) to the ROB.
 977000: system.cpu.rob: [tid:0] Now has 22 instructions.
 977000: system.cpu.commit: Trying to commit instructions in the ROB.
 977000: system.cpu.commit: [tid:0]: Marking PC (0x1451c=>0x14520).(0=>1), [sn:521] ready within ROB.
 977000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:511] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 977000: system.cpu.commit: [tid:0]: ROB has 22 insts & 18 free entries.
 977000: system.cpu.commit: Activity This Cycle.
 977000: system.cpu: Activity: 11
 977000: system.cpu: Scheduling next tick!
 977500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 977500: system.cpu.fetch: Running stage.
 977500: system.cpu.fetch: Attempting to fetch from [tid:0]
 977500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 977500: global: DynInst: [sn:545] Instruction created. Instcount for system.cpu = 82
 977500: system.cpu.fetch: [tid:0]: Instruction PC 0x1457c (0) created [sn:545].
 977500: system.cpu.fetch: [tid:0]: Instruction is:   str   r1, [r3, #0]
 977500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 977500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x14580=>0x14584).(0=>1).
 977500: system.cpu.fetch: [tid:0] Fetching cache line 0x14580 for addr 0x14580
 977500: system.cpu: CPU already running.
 977500: system.cpu.fetch: Fetch: Doing instruction read.
 977500: system.cpu.fetch: [tid:0]: Doing Icache access.
 977500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 977500: system.cpu.fetch: Deactivating stage.
 977500: system.cpu: Activity: 10
 977500: system.cpu.fetch: [tid:0][sn:545]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 977500: system.cpu.fetch: Activity this cycle.
 977500: system.cpu: Activity: 11
 977500: system.cpu.decode: Processing [tid:0]
 977500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 977500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 977500: system.cpu.decode: [tid:0]: Processing instruction [sn:538] with PC (0x14560=>0x14564).(0=>1)
 977500: system.cpu.decode: [tid:0]: Processing instruction [sn:539] with PC (0x14564=>0x14568).(0=>1)
 977500: system.cpu.decode: [tid:0]: Processing instruction [sn:540] with PC (0x14568=>0x1456c).(0=>1)
 977500: system.cpu.decode: Activity this cycle.
 977500: system.cpu.rename: Processing [tid:0]
 977500: system.cpu.rename: [tid:0]: Free IQ: 49, Free ROB: 18, Free LQ: 8, Free SQ: 11
 977500: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 977500: system.cpu.rename: calcFreeROBEntires: free robEntries: 18, instsInProgress: 4, dispatched Insts: 3
 977500: system.cpu.rename: [tid:0]: 17 rob free
 977500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 49, instsInProgress: 4, dispatched Insts: 3
 977500: system.cpu.rename: [tid:0]: 48 iq free
 977500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 8, loadsInProgress: 2, loads dispatchedToLQ: 1
 977500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 977500: system.cpu.rename: calcFreeROBEntires: free robEntries: 18, instsInProgress: 4, dispatched Insts: 3
 977500: system.cpu.rename: [tid:0]: 17 rob free
 977500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 49, instsInProgress: 4, dispatched Insts: 3
 977500: system.cpu.rename: [tid:0]: 48 iq free
 977500: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 977500: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 977500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 977500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 11, storesInProgress: 2, stores dispatchedToSQ: 2
 977500: system.cpu.rename: [tid:0]: Processing instruction [sn:534] with PC (0x14550=>0x14554).(0=>1).
 977500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2 (flattened 2), got phys reg 61
 977500: system.cpu.rename: [tid:0]: Register 61 is not ready.
 977500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 977500: system.cpu.rename: [tid:0]: Register 960 is ready.
 977500: global: [sn:534] has 1 ready out of 6 sources. RTI 0)
 977500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 977500: system.cpu.rename: [tid:0]: Register 325 is ready.
 977500: global: [sn:534] has 2 ready out of 6 sources. RTI 0)
 977500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 977500: system.cpu.rename: [tid:0]: Register 325 is ready.
 977500: global: [sn:534] has 3 ready out of 6 sources. RTI 0)
 977500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 977500: system.cpu.rename: [tid:0]: Register 325 is ready.
 977500: global: [sn:534] has 4 ready out of 6 sources. RTI 0)
 977500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 7 (flattened 7), got phys reg 124
 977500: system.cpu.rename: [tid:0]: Register 124 is ready.
 977500: global: [sn:534] has 5 ready out of 6 sources. RTI 0)
 977500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 977500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 11, storesInProgress: 3, stores dispatchedToSQ: 2
 977500: system.cpu.rename: [tid:0]: Processing instruction [sn:535] with PC (0x14554=>0x14558).(0=>1).
 977500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 4 (flattened 4), got phys reg 79
 977500: system.cpu.rename: [tid:0]: Register 79 is ready.
 977500: global: [sn:535] has 1 ready out of 6 sources. RTI 0)
 977500: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 977500: system.cpu.rename: [tid:0]: Register 960 is ready.
 977500: global: [sn:535] has 2 ready out of 6 sources. RTI 0)
 977500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 977500: system.cpu.rename: [tid:0]: Register 325 is ready.
 977500: global: [sn:535] has 3 ready out of 6 sources. RTI 0)
 977500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 977500: system.cpu.rename: [tid:0]: Register 325 is ready.
 977500: global: [sn:535] has 4 ready out of 6 sources. RTI 0)
 977500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 977500: system.cpu.rename: [tid:0]: Register 325 is ready.
 977500: global: [sn:535] has 5 ready out of 6 sources. RTI 0)
 977500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3 (flattened 3), got phys reg 50
 977500: system.cpu.rename: [tid:0]: Register 50 is not ready.
 977500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 977500: system.cpu.rename: [tid:0]: Processing instruction [sn:536] with PC (0x14558=>0x1455c).(0=>1).
 977500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1536 (flattened 0), got phys reg 443
 977500: system.cpu.rename: [tid:0]: Register 443 is ready.
 977500: global: [sn:536] has 1 ready out of 3 sources. RTI 0)
 977500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 977500: system.cpu.rename: [tid:0]: Register 325 is ready.
 977500: global: [sn:536] has 2 ready out of 3 sources. RTI 0)
 977500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 977500: system.cpu.rename: [tid:0]: Register 325 is ready.
 977500: global: [sn:536] has 3 ready out of 3 sources. RTI 0)
 977500: system.cpu.rename: Activity this cycle.
 977500: system.cpu.iew: Issue: Processing [tid:0]
 977500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 977500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1454c=>0x14550).(0=>1) [sn:533] [tid:0] to IQ.
 977500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:533]
 977500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 977500: system.cpu.iew.lsq.thread0: Inserting load PC (0x1454c=>0x14550).(0=>1), idx:9 [sn:533]
 977500: system.cpu.iq: Adding instruction [sn:533] PC (0x1454c=>0x14550).(0=>1) to the IQ.
 977500: memdepentry: Memory dependency entry created.  memdep_count=16 (0x1454c=>0x14550).(0=>1)
 977500: global: Inst 0x1454c with index 339 had no SSID
 977500: system.cpu.memDep0: No dependency for inst PC (0x1454c=>0x14550).(0=>1) [sn:533].
 977500: system.cpu.memDep0: Adding instruction [sn:533] to the ready list.
 977500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1454c=>0x14550).(0=>1) opclass:32 [sn:533].
 977500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 977500: system.cpu.iq: Thread 0: Issuing instruction PC (0x1454c=>0x14550).(0=>1) [sn:533]
 977500: system.cpu.memDep0: Issuing instruction PC 0x1454c [sn:533].
 977500: system.cpu.iew: Processing [tid:0]
 977500: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 977500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 7
 977500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 11
 977500: system.cpu.iew: IQ has 45 free entries (Can schedule: 0).  LQ has 5 free entries. SQ has 9 free entries.
 977500: system.cpu.commit: Getting instructions from Rename stage.
 977500: system.cpu.commit: Inserting PC (0x1454c=>0x14550).(0=>1) [sn:533] [tid:0] into ROB.
 977500: system.cpu.rob: Adding inst PC (0x1454c=>0x14550).(0=>1) to the ROB.
 977500: system.cpu.rob: [tid:0] Now has 23 instructions.
 977500: system.cpu.commit: Trying to commit instructions in the ROB.
 977500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:511] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 977500: system.cpu.commit: [tid:0]: ROB has 23 insts & 17 free entries.
 977500: system.cpu.commit: Activity This Cycle.
 977500: system.cpu: Activity: 10
 977500: system.cpu: Scheduling next tick!
 978000: system.cpu.icache_port: Fetch unit received timing
 978000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 978000: system.cpu: CPU already running.
 978000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 978000: system.cpu.fetch: Activating stage.
 978000: system.cpu: Activity: 11
 978000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 978000: system.cpu.fetch: Running stage.
 978000: system.cpu.fetch: Attempting to fetch from [tid:0]
 978000: system.cpu.fetch: [tid:0]: Icache miss is complete.
 978000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 978000: global: DynInst: [sn:546] Instruction created. Instcount for system.cpu = 83
 978000: system.cpu.fetch: [tid:0]: Instruction PC 0x14580 (0) created [sn:546].
 978000: system.cpu.fetch: [tid:0]: Instruction is:   add   sp, sp, #8
 978000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 978000: global: DynInst: [sn:547] Instruction created. Instcount for system.cpu = 84
 978000: system.cpu.fetch: [tid:0]: Instruction PC 0x14584 (0) created [sn:547].
 978000: system.cpu.fetch: [tid:0]: Instruction is:   ldr2_uop   r4,r5, [sp, #0]
 978000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 978000: global: DynInst: [sn:548] Instruction created. Instcount for system.cpu = 85
 978000: system.cpu.fetch: [tid:0]: Instruction PC 0x14584 (1) created [sn:548].
 978000: system.cpu.fetch: [tid:0]: Instruction is:   ldr2_uop   r6,r7, [sp, #8]
 978000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 978000: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 978000: system.cpu.fetch: [tid:0][sn:546]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 978000: system.cpu.fetch: [tid:0][sn:547]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 978000: system.cpu.fetch: [tid:0][sn:548]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 978000: system.cpu.fetch: Activity this cycle.
 978000: system.cpu: Activity: 12
 978000: system.cpu.decode: Processing [tid:0]
 978000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 978000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 978000: system.cpu.decode: [tid:0]: Processing instruction [sn:541] with PC (0x1456c=>0x14570).(0=>1)
 978000: system.cpu.decode: Activity this cycle.
 978000: system.cpu.rename: Processing [tid:0]
 978000: system.cpu.rename: [tid:0]: Free IQ: 49, Free ROB: 17, Free LQ: 8, Free SQ: 11
 978000: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 978000: system.cpu.rename: calcFreeROBEntires: free robEntries: 17, instsInProgress: 4, dispatched Insts: 1
 978000: system.cpu.rename: [tid:0]: 14 rob free
 978000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 49, instsInProgress: 4, dispatched Insts: 1
 978000: system.cpu.rename: [tid:0]: 46 iq free
 978000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 8, loadsInProgress: 1, loads dispatchedToLQ: 1
 978000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 978000: system.cpu.rename: calcFreeROBEntires: free robEntries: 17, instsInProgress: 4, dispatched Insts: 1
 978000: system.cpu.rename: [tid:0]: 14 rob free
 978000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 49, instsInProgress: 4, dispatched Insts: 1
 978000: system.cpu.rename: [tid:0]: 46 iq free
 978000: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
 978000: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 1 insts dispatched to IQ last cycle.
 978000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 978000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 8, loadsInProgress: 1, loads dispatchedToLQ: 1
 978000: system.cpu.rename: [tid:0]: Processing instruction [sn:537] with PC (0x1455c=>0x14560).(0=>1).
 978000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15 (flattened 15), got phys reg 7
 978000: system.cpu.rename: [tid:0]: Register 7 is not ready.
 978000: system.cpu.rename: [tid:0]: Looking up MiscRegClass arch reg 1542 (flattened 0), got phys reg 960
 978000: system.cpu.rename: [tid:0]: Register 960 is ready.
 978000: global: [sn:537] has 1 ready out of 5 sources. RTI 0)
 978000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 978000: system.cpu.rename: [tid:0]: Register 325 is ready.
 978000: global: [sn:537] has 2 ready out of 5 sources. RTI 0)
 978000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 978000: system.cpu.rename: [tid:0]: Register 325 is ready.
 978000: global: [sn:537] has 3 ready out of 5 sources. RTI 0)
 978000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 978000: system.cpu.rename: [tid:0]: Register 325 is ready.
 978000: global: [sn:537] has 4 ready out of 5 sources. RTI 0)
 978000: global: Renamed reg 3 to physical reg 5 old mapping was 50
 978000: system.cpu.rename: [tid:0]: Renaming arch reg 3 to physical reg 5.
 978000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=19), [sn:537].
 978000: system.cpu.rename: Activity this cycle.
 978000: system.cpu.iew: Issue: Processing [tid:0]
 978000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 978000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14550=>0x14554).(0=>1) [sn:534] [tid:0] to IQ.
 978000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:534]
 978000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 978000: system.cpu.iew.lsq.thread0: Inserting store PC (0x14550=>0x14554).(0=>1), idx:0 [sn:534]
 978000: global: DynInst: [sn:64] Instruction destroyed. Instcount for system.cpu = 84
 978000: system.cpu.iq: Adding instruction [sn:534] PC (0x14550=>0x14554).(0=>1) to the IQ.
 978000: system.cpu.iq: Instruction PC (0x14550=>0x14554).(0=>1) has src reg 61 that is being added to the dependency chain.
 978000: memdepentry: Memory dependency entry created.  memdep_count=17 (0x14550=>0x14554).(0=>1)
 978000: global: Inst 0x14550 with index 340 had no SSID
 978000: system.cpu.memDep0: No dependency for inst PC (0x14550=>0x14554).(0=>1) [sn:534].
 978000: system.cpu.memDep0: Inserting store PC (0x14550=>0x14554).(0=>1) [sn:534].
 978000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14554=>0x14558).(0=>1) [sn:535] [tid:0] to IQ.
 978000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:535]
 978000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 978000: system.cpu.iew.lsq.thread0: Inserting store PC (0x14554=>0x14558).(0=>1), idx:1 [sn:535]
 978000: global: DynInst: [sn:65] Instruction destroyed. Instcount for system.cpu = 83
 978000: system.cpu.iq: Adding instruction [sn:535] PC (0x14554=>0x14558).(0=>1) to the IQ.
 978000: system.cpu.iq: Instruction PC (0x14554=>0x14558).(0=>1) has src reg 50 that is being added to the dependency chain.
 978000: memdepentry: Memory dependency entry created.  memdep_count=18 (0x14554=>0x14558).(0=>1)
 978000: global: Inst 0x14554 with index 341 had no SSID
 978000: system.cpu.memDep0: No dependency for inst PC (0x14554=>0x14558).(0=>1) [sn:535].
 978000: system.cpu.memDep0: Inserting store PC (0x14554=>0x14558).(0=>1) [sn:535].
 978000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14558=>0x1455c).(0=>1) [sn:536] [tid:0] to IQ.
 978000: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:536]
 978000: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:536]
 978000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 978000: system.cpu.iq: Not able to schedule any instructions.
 978000: system.cpu.iew: Processing [tid:0]
 978000: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 978000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 9
 978000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 11
 978000: system.cpu.iew: IQ has 43 free entries (Can schedule: 0).  LQ has 5 free entries. SQ has 7 free entries.
 978000: system.cpu.commit: Getting instructions from Rename stage.
 978000: system.cpu.commit: Inserting PC (0x14550=>0x14554).(0=>1) [sn:534] [tid:0] into ROB.
 978000: system.cpu.rob: Adding inst PC (0x14550=>0x14554).(0=>1) to the ROB.
 978000: system.cpu.rob: [tid:0] Now has 24 instructions.
 978000: system.cpu.commit: Inserting PC (0x14554=>0x14558).(0=>1) [sn:535] [tid:0] into ROB.
 978000: system.cpu.rob: Adding inst PC (0x14554=>0x14558).(0=>1) to the ROB.
 978000: system.cpu.rob: [tid:0] Now has 25 instructions.
 978000: system.cpu.commit: Inserting PC (0x14558=>0x1455c).(0=>1) [sn:536] [tid:0] into ROB.
 978000: system.cpu.rob: Adding inst PC (0x14558=>0x1455c).(0=>1) to the ROB.
 978000: system.cpu.rob: [tid:0] Now has 26 instructions.
 978000: system.cpu.commit: Trying to commit instructions in the ROB.
 978000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:511] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 978000: system.cpu.commit: [tid:0]: ROB has 26 insts & 14 free entries.
 978000: system.cpu.commit: Activity This Cycle.
 978000: system.cpu: Activity: 11
 978000: system.cpu: Scheduling next tick!
 978000: system.cpu.iq: Processing FU completion [sn:533]
 978000: system.cpu: CPU already running.
 978500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 978500: system.cpu.fetch: Running stage.
 978500: system.cpu.fetch: Attempting to fetch from [tid:0]
 978500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 978500: global: DynInst: [sn:549] Instruction created. Instcount for system.cpu = 84
 978500: system.cpu.fetch: [tid:0]: Instruction PC 0x14584 (2) created [sn:549].
 978500: system.cpu.fetch: [tid:0]: Instruction is:   ldr2_uop   r8,r9, [sp, #16]
 978500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 978500: global: DynInst: [sn:550] Instruction created. Instcount for system.cpu = 85
 978500: system.cpu.fetch: [tid:0]: Instruction PC 0x14584 (3) created [sn:550].
 978500: system.cpu.fetch: [tid:0]: Instruction is:   ldr2_uop   r10,fp, [sp, #24]
 978500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
 978500: global: DynInst: [sn:551] Instruction created. Instcount for system.cpu = 86
 978500: system.cpu.fetch: [tid:0]: Instruction PC 0x14584 (4) created [sn:551].
 978500: system.cpu.fetch: [tid:0]: Instruction is:   addi_uop   sp, sp, #32
 978500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
 978500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
 978500: system.cpu.fetch: [tid:0][sn:549]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
 978500: system.cpu.fetch: [tid:0][sn:550]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
 978500: system.cpu.fetch: [tid:0][sn:551]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 978500: system.cpu.fetch: Activity this cycle.
 978500: system.cpu: Activity: 12
 978500: system.cpu.decode: Processing [tid:0]
 978500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 978500: system.cpu.decode: [tid:0]: Sending instruction to rename.
 978500: system.cpu.decode: [tid:0]: Processing instruction [sn:542] with PC (0x14570=>0x14574).(0=>1)
 978500: system.cpu.decode: [tid:0]: Processing instruction [sn:543] with PC (0x14574=>0x14578).(0=>1)
 978500: system.cpu.decode: [tid:0]: Processing instruction [sn:544] with PC (0x14578=>0x1457c).(0=>1)
 978500: system.cpu.decode: Activity this cycle.
 978500: system.cpu.rename: Processing [tid:0]
 978500: system.cpu.rename: [tid:0]: Free IQ: 49, Free ROB: 14, Free LQ: 8, Free SQ: 11
 978500: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 978500: system.cpu.rename: calcFreeROBEntires: free robEntries: 14, instsInProgress: 4, dispatched Insts: 3
 978500: system.cpu.rename: [tid:0]: 13 rob free
 978500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 49, instsInProgress: 4, dispatched Insts: 3
 978500: system.cpu.rename: [tid:0]: 48 iq free
 978500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 8, loadsInProgress: 1, loads dispatchedToLQ: 0
 978500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 978500: system.cpu.rename: calcFreeROBEntires: free robEntries: 14, instsInProgress: 4, dispatched Insts: 3
 978500: system.cpu.rename: [tid:0]: 13 rob free
 978500: system.cpu.rename: calcFreeIQEntires: free iqEntries: 49, instsInProgress: 4, dispatched Insts: 3
 978500: system.cpu.rename: [tid:0]: 48 iq free
 978500: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
 978500: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
 978500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 978500: system.cpu.rename: [tid:0]: Processing instruction [sn:538] with PC (0x14560=>0x14564).(0=>1).
 978500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 978500: system.cpu.rename: [tid:0]: Register 325 is ready.
 978500: global: [sn:538] has 1 ready out of 4 sources. RTI 0)
 978500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 978500: system.cpu.rename: [tid:0]: Register 325 is ready.
 978500: global: [sn:538] has 2 ready out of 4 sources. RTI 0)
 978500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 978500: system.cpu.rename: [tid:0]: Register 325 is ready.
 978500: global: [sn:538] has 3 ready out of 4 sources. RTI 0)
 978500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 1 (flattened 1), got phys reg 98
 978500: system.cpu.rename: [tid:0]: Register 98 is ready.
 978500: global: [sn:538] has 4 ready out of 4 sources. RTI 0)
 978500: global: Renamed reg 0 to physical reg 446 old mapping was 443
 978500: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 446.
 978500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=20), [sn:538].
 978500: global: Renamed reg 2 to physical reg 447 old mapping was 444
 978500: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 447.
 978500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=21), [sn:538].
 978500: global: Renamed reg 1 to physical reg 448 old mapping was 445
 978500: system.cpu.rename: [tid:0]: Renaming arch reg 1 to physical reg 448.
 978500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=22), [sn:538].
 978500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 978500: system.cpu.rename: [tid:0]: Processing instruction [sn:539] with PC (0x14564=>0x14568).(0=>1).
 978500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1536 (flattened 0), got phys reg 446
 978500: system.cpu.rename: [tid:0]: Register 446 is not ready.
 978500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 978500: system.cpu.rename: [tid:0]: Register 325 is ready.
 978500: global: [sn:539] has 1 ready out of 7 sources. RTI 0)
 978500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 978500: system.cpu.rename: [tid:0]: Register 325 is ready.
 978500: global: [sn:539] has 2 ready out of 7 sources. RTI 0)
 978500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 12 (flattened 12), got phys reg 86
 978500: system.cpu.rename: [tid:0]: Register 86 is ready.
 978500: global: [sn:539] has 3 ready out of 7 sources. RTI 0)
 978500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1536 (flattened 0), got phys reg 446
 978500: system.cpu.rename: [tid:0]: Register 446 is not ready.
 978500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1538 (flattened 2), got phys reg 447
 978500: system.cpu.rename: [tid:0]: Register 447 is not ready.
 978500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1537 (flattened 1), got phys reg 448
 978500: system.cpu.rename: [tid:0]: Register 448 is not ready.
 978500: global: Renamed reg 0 to physical reg 449 old mapping was 446
 978500: system.cpu.rename: [tid:0]: Renaming arch reg 0 to physical reg 449.
 978500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=23), [sn:539].
 978500: global: Renamed reg 2 to physical reg 450 old mapping was 447
 978500: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 450.
 978500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=24), [sn:539].
 978500: global: Renamed reg 1 to physical reg 451 old mapping was 448
 978500: system.cpu.rename: [tid:0]: Renaming arch reg 1 to physical reg 451.
 978500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=25), [sn:539].
 978500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 978500: system.cpu.rename: [tid:0]: Processing instruction [sn:540] with PC (0x14568=>0x1456c).(0=>1).
 978500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1536 (flattened 0), got phys reg 449
 978500: system.cpu.rename: [tid:0]: Register 449 is not ready.
 978500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 978500: system.cpu.rename: [tid:0]: Register 325 is ready.
 978500: global: [sn:540] has 1 ready out of 4 sources. RTI 0)
 978500: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 978500: system.cpu.rename: [tid:0]: Register 325 is ready.
 978500: global: [sn:540] has 2 ready out of 4 sources. RTI 0)
 978500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2 (flattened 2), got phys reg 61
 978500: system.cpu.rename: [tid:0]: Register 61 is not ready.
 978500: global: Renamed reg 2 to physical reg 70 old mapping was 61
 978500: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 70.
 978500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=26), [sn:540].
 978500: system.cpu.rename: Activity this cycle.
 978500: system.cpu.iew: Issue: Processing [tid:0]
 978500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 978500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1455c=>0x14560).(0=>1) [sn:537] [tid:0] to IQ.
 978500: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:537]
 978500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
 978500: system.cpu.iew.lsq.thread0: Inserting load PC (0x1455c=>0x14560).(0=>1), idx:10 [sn:537]
 978500: system.cpu.iq: Adding instruction [sn:537] PC (0x1455c=>0x14560).(0=>1) to the IQ.
 978500: system.cpu.iq: Instruction PC (0x1455c=>0x14560).(0=>1) has src reg 7 that is being added to the dependency chain.
 978500: memdepentry: Memory dependency entry created.  memdep_count=19 (0x1455c=>0x14560).(0=>1)
 978500: global: Inst 0x1455c with index 343 had no SSID
 978500: system.cpu.memDep0: No dependency for inst PC (0x1455c=>0x14560).(0=>1) [sn:537].
 978500: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:536]
 978500: system.cpu.iew: IXU: Instruction is executed in 1th stage.  [sn:536]
 978500: global: RegFile: Access to cc register 443, has data 0x2
 978500: global: RegFile: Access to cc register 325, has data 0
 978500: global: RegFile: Access to cc register 325, has data 0
 978500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 978500: system.cpu.iew: IXU: Branch mispredict detected. [sn:536]
 978500: system.cpu.iew: Predicted target was PC: (0x1455c=>0x14560).(0=>1).
 978500: system.cpu.iew: Execute: Redirecting fetch to PC: (0x14558=>0x14580).(0=>1).
 978500: system.cpu.iew: [tid:0]: Squashing from a specific instruction, PC: (0x14558=>0x14580).(0=>1) [sn:536].
 978500: system.cpu.iew: Execute: Executing instructions from IQ.
 978500: system.cpu.iew: Execute: Processing PC (0x1454c=>0x14550).(0=>1), [tid:0] [sn:533].
 978500: system.cpu.iew: Execute: Calculating address for memory reference.
 978500: system.cpu.iew.lsq.thread0: Executing load PC (0x1454c=>0x14550).(0=>1), [sn:533]
 978500: global: RegFile: Access to int register 77, has data 0xbefffd38
 978500: global: RegFile: Access to cc register 325, has data 0
 978500: global: RegFile: Access to cc register 325, has data 0
 978500: global: RegFile: Access to cc register 325, has data 0
 978500: system.cpu.iew.lsq.thread0: Read called, load idx: 9, store idx: 0, storeHead: 10 addr: 0x77d38
 978500: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:533] PC (0x1454c=>0x14550).(0=>1)
 978500: system.cpu.iew: Sending instructions to commit, [sn:536] PC (0x14558=>0x14580).(0=>1).
 978500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 978500: system.cpu.iq: Not able to schedule any instructions.
 978500: system.cpu.iew: Processing [tid:0]
 978500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 12
 978500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 9
 978500: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 978500: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 9
 978500: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 12
 978500: system.cpu.iew: IQ has 42 free entries (Can schedule: 0).  LQ has 4 free entries. SQ has 7 free entries.
 978500: system.cpu.iew: Activity this cycle.
 978500: system.cpu.commit: Getting instructions from Rename stage.
 978500: system.cpu.commit: Inserting PC (0x1455c=>0x14560).(0=>1) [sn:537] [tid:0] into ROB.
 978500: system.cpu.rob: Adding inst PC (0x1455c=>0x14560).(0=>1) to the ROB.
 978500: system.cpu.rob: [tid:0] Now has 27 instructions.
 978500: system.cpu.commit: Trying to commit instructions in the ROB.
 978500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:511] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 978500: system.cpu.commit: [tid:0]: ROB has 27 insts & 13 free entries.
 978500: system.cpu.commit: Activity This Cycle.
 978500: system.cpu: Activity: 11
 978500: system.cpu: Scheduling next tick!
 979000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 979000: system.cpu.fetch: Running stage.
 979000: system.cpu.fetch: Attempting to fetch from [tid:0]
 979000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
 979000: global: DynInst: [sn:552] Instruction created. Instcount for system.cpu = 87
 979000: system.cpu.fetch: [tid:0]: Instruction PC 0x14588 (0) created [sn:552].
 979000: system.cpu.fetch: [tid:0]: Instruction is:   bx   
 979000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
 979000: system.cpu.fetch: [tid:0]: [sn:552]:  Branch predicted to be taken to (0x82e4=>0x82e8).(0=>1).
 979000: system.cpu.fetch: [tid:0]: [sn:552] Branch predicted to go to (0x82e4=>0x82e8).(0=>1).
 979000: system.cpu.fetch: Branch detected with PC = (0x14588=>0x1458c).(0=>1)
 979000: system.cpu.fetch: [tid:0]: Done fetching, predicted branch instruction encountered.
 979000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x82e4=>0x82e8).(0=>1).
 979000: system.cpu.fetch: [tid:0] Fetching cache line 0x82e0 for addr 0x82e4
 979000: system.cpu: CPU already running.
 979000: system.cpu.fetch: Fetch: Doing instruction read.
 979000: system.cpu.fetch: [tid:0]: Doing Icache access.
 979000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
 979000: system.cpu.fetch: Deactivating stage.
 979000: system.cpu: Activity: 10
 979000: system.cpu.fetch: [tid:0][sn:552]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
 979000: system.cpu.fetch: Activity this cycle.
 979000: system.cpu: Activity: 11
 979000: system.cpu.decode: Processing [tid:0]
 979000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
 979000: system.cpu.decode: [tid:0]: Sending instruction to rename.
 979000: system.cpu.decode: [tid:0]: Processing instruction [sn:545] with PC (0x1457c=>0x14580).(0=>1)
 979000: system.cpu.decode: Activity this cycle.
 979000: system.cpu.rename: Processing [tid:0]
 979000: system.cpu.rename: [tid:0]: Free IQ: 42, Free ROB: 13, Free LQ: 4, Free SQ: 7
 979000: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 979000: system.cpu.rename: calcFreeROBEntires: free robEntries: 13, instsInProgress: 4, dispatched Insts: 1
 979000: system.cpu.rename: [tid:0]: 10 rob free
 979000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 42, instsInProgress: 4, dispatched Insts: 1
 979000: system.cpu.rename: [tid:0]: 39 iq free
 979000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 4, loadsInProgress: 1, loads dispatchedToLQ: 1
 979000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
 979000: system.cpu.rename: calcFreeROBEntires: free robEntries: 13, instsInProgress: 4, dispatched Insts: 1
 979000: system.cpu.rename: [tid:0]: 10 rob free
 979000: system.cpu.rename: calcFreeIQEntires: free iqEntries: 42, instsInProgress: 4, dispatched Insts: 1
 979000: system.cpu.rename: [tid:0]: 39 iq free
 979000: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
 979000: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 1 insts dispatched to IQ last cycle.
 979000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
 979000: system.cpu.rename: [tid:0]: Processing instruction [sn:541] with PC (0x1456c=>0x14570).(0=>1).
 979000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1536 (flattened 0), got phys reg 449
 979000: system.cpu.rename: [tid:0]: Register 449 is not ready.
 979000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 979000: system.cpu.rename: [tid:0]: Register 325 is ready.
 979000: global: [sn:541] has 1 ready out of 4 sources. RTI 0)
 979000: system.cpu.rename: [tid:0]: Looking up CCRegClass arch reg 1541 (flattened 5), got phys reg 325
 979000: system.cpu.rename: [tid:0]: Register 325 is ready.
 979000: global: [sn:541] has 2 ready out of 4 sources. RTI 0)
 979000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2 (flattened 2), got phys reg 70
 979000: system.cpu.rename: [tid:0]: Register 70 is not ready.
 979000: global: Renamed reg 2 to physical reg 4 old mapping was 70
 979000: system.cpu.rename: [tid:0]: Renaming arch reg 2 to physical reg 4.
 979000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=27), [sn:541].
 979000: system.cpu.rename: Activity this cycle.
 979000: system.cpu.iew: Issue: Processing [tid:0]
 979000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 979000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14560=>0x14564).(0=>1) [sn:538] [tid:0] to IQ.
 979000: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:538]
 979000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14564=>0x14568).(0=>1) [sn:539] [tid:0] to IQ.
 979000: system.cpu.iew: [tid:0]: IXU: instruction is moved to IXU. [sn:539]
 979000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x14568=>0x1456c).(0=>1) [sn:540] [tid:0] to IQ.
 979000: system.cpu.iew: [tid:0]: IXU: instruction is moved to OXU. [sn:540]
 979000: system.cpu.iq: Adding instruction [sn:540] PC (0x14568=>0x1456c).(0=>1) to the IQ.
 979000: system.cpu.iq: Instruction PC (0x14568=>0x1456c).(0=>1) has src reg 449 that is being added to the dependency chain.
 979000: system.cpu.iq: Instruction PC (0x14568=>0x1456c).(0=>1) has src reg 61 that is being added to the dependency chain.
 979000: global: DynInst: [sn:307] Instruction destroyed. Instcount for system.cpu = 86
 979000: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:538]
 979000: system.cpu.iew: IXU: Instruction is moved from 0th buffer to 1st buffer.  [sn:539]
 979000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 979000: system.cpu.iq: Not able to schedule any instructions.
 979000: system.cpu.iew: Processing [tid:0]
 979000: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
 979000: system.cpu.iew.lsq.thread0: SQ size: 17, #stores occupied: 9
 979000: system.cpu.iew.lsq.thread0: LQ size: 17, #loads occupied: 12
 979000: system.cpu.iew: IQ has 41 free entries (Can schedule: 0).  LQ has 4 free entries. SQ has 7 free entries.
 979000: system.cpu.commit: [tid:0]: Squashing due to branch mispred PC:0x14558 [sn:536]
 979000: system.cpu.commit: [tid:0]: Redirecting to PC 0x14584
 979000: system.cpu.rob: Starting to squash within the ROB.
 979000: system.cpu.rob: [tid:0]: Squashing instructions until [sn:536].
 979000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x1455c=>0x14560).(0=>1), seq num 537.
 979000: system.cpu.rob: [tid:0]: Done squashing instructions.
 979000: system.cpu.commit: [tid:0]: Marking PC (0x14558=>0x14580).(0=>1), [sn:536] ready within ROB.
 979000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:511] PC (0x1446c=>0x14470).(0=>1) is head of ROB and not ready
 979000: system.cpu.commit: [tid:0]: ROB has 27 insts & 13 free entries.
 979000: system.cpu.commit: Activity This Cycle.
 979000: system.cpu.commit: Activating stage.
 979000: system.cpu: Activity: 12
 979000: system.cpu: Activity: 11
 979000: system.cpu: Scheduling next tick!
 979500: system.cpu.icache_port: Fetch unit received timing
 979500: system.cpu.fetch: [tid:0] Waking up from cache miss.
 979500: system.cpu: CPU already running.
 979500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 979500: system.cpu.fetch: Activating stage.
 979500: system.cpu: Activity: 12
 979500: system.cpu.iew.lsq.thread0: Writeback event [sn:533].
 979500: system.cpu.iew.lsq.thread0: Activity: Writeback event [sn:533].
 979500: system.cpu: CPU already running.
 979500: global: RegFile: Access to cc register 325, has data 0
 979500: global: RegFile: Access to cc register 325, has data 0
 979500: global: RegFile: Access to cc register 325, has data 0
 979500: global: RegFile: Setting int register 50 to 0x78d7
 979500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0, wbActual:0
 979500: system.cpu.iew: Activity this cycle.
 979500: system.cpu: Activity: 13
 979500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
 979500: system.cpu.fetch: [tid:0]: Squashing instructions due to squash from commit.
 979500: system.cpu.fetch: [tid:0]: Squash from commit.
 979500: system.cpu.fetch: [tid:0]: Squashing, setting PC to: (0x14580=>0x14584).(0=>1).
 979500: system.cpu: Thread 0: Deleting instructions from instruction list.
 979500: system.cpu: ROB is not empty, squashing insts not in ROB.
 979500: system.cpu: Squashing instruction, [tid:0] [sn:552] PC (0x14588=>0x1458c).(0=>1)
 979500: system.cpu: Squashing instruction, [tid:0] [sn:551] PC (0x14584=>0x14588).(4=>5)
 979500: system.cpu: Squashing instruction, [tid:0] [sn:550] PC (0x14584=>0x14588).(3=>4)
 979500: system.cpu: Squashing instruction, [tid:0] [sn:549] PC (0x14584=>0x14588).(2=>3)
 979500: system.cpu: Squashing instruction, [tid:0] [sn:548] PC (0x14584=>0x14588).(1=>2)
 979500: system.cpu: Squashing instruction, [tid:0] [sn:547] PC (0x14584=>0x14588).(0=>1)
 979500: system.cpu: Squashing instruction, [tid:0] [sn:546] PC (0x14580=>0x14584).(0=>1)
 979500: system.cpu: Squashing instruction, [tid:0] [sn:545] PC (0x1457c=>0x14580).(0=>1)
 979500: system.cpu: Squashing instruction, [tid:0] [sn:544] PC (0x14578=>0x1457c).(0=>1)
 979500: system.cpu: Squashing instruction, [tid:0] [sn:543] PC (0x14574=>0x14578).(0=>1)
 979500: system.cpu: Squashing instruction, [tid:0] [sn:542] PC (0x14570=>0x14574).(0=>1)
 979500: system.cpu: Squashing instruction, [tid:0] [sn:541] PC (0x1456c=>0x14570).(0=>1)
 979500: system.cpu: Squashing instruction, [tid:0] [sn:540] PC (0x14568=>0x1456c).(0=>1)
 979500: system.cpu: Squashing instruction, [tid:0] [sn:539] PC (0x14564=>0x14568).(0=>1)
 979500: system.cpu: Squashing instruction, [tid:0] [sn:538] PC (0x14560=>0x14564).(0=>1)
 979500: system.cpu.fetch: Running stage.
 979500: system.cpu.fetch: There are no more threads available to fetch from.
 979500: system.cpu.fetch: [tid:0]: Fetch is squashing!
 979500: system.cpu.decode: Processing [tid:0]
 979500: system.cpu.decode: [tid:0]: Squashing instructions due to squash from commit.
 979500: system.cpu.decode: [tid:0]: Squashing.
 979500: system.cpu.rename: Processing [tid:0]
 979500: system.cpu.rename: [tid:0]: Free IQ: 42, Free ROB: 13, Free LQ: 4, Free SQ: 7
 979500: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
 979500: system.cpu.rename: [tid:0]: Squashing instructions due to squash from commit.
 979500: system.cpu.rename: [tid:0]: Squashing instructions.
 979500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 541.
 979500: system.cpu.freelist: Freeing register 4.
 979500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 540.
 979500: system.cpu.freelist: Freeing register 70.
 979500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 539.
 979500: system.cpu.freelist: Freeing register 451.
 979500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 539.
 979500: system.cpu.freelist: Freeing register 450.
 979500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 539.
 979500: system.cpu.freelist: Freeing register 449.
 979500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 538.
 979500: system.cpu.freelist: Freeing register 448.
 979500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 538.
 979500: system.cpu.freelist: Freeing register 447.
 979500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 538.
 979500: system.cpu.freelist: Freeing register 446.
 979500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 537.
 979500: system.cpu.freelist: Freeing register 5.
 979500: system.cpu.rename: Activity this cycle.
 979500: system.cpu.iew: Issue: Processing [tid:0]
 979500: system.cpu.iew: [tid:0]: Squashing all instructions.
 979500: system.cpu.iq: [tid:0]: Starting to squash instructions in the IQ.
 979500: system.cpu.iq: [tid:0]: Squashing until sequence number 536!
 979500: system.cpu.iq: [tid:0]: Instruction [sn:540] PC (0x14568=>0x1456c).(0=>1) squashed.
 979500: system.cpu.iq: [tid:0]: Instruction [sn:539] PC (0x14564=>0x14568).(0=>1) squashed.
 979500: system.cpu.iq: [tid:0]: Instruction [sn:538] PC (0x14560=>0x14564).(0=>1) squashed.
 979500: system.cpu.iq: [tid:0]: Instruction [sn:537] PC (0x1455c=>0x14560).(0=>1) squashed.
 979500: system.cpu.memDep0: Squashing inst [sn:537]
 979500: memdepentry: Memory dependency entry deleted.  memdep_count=18 (0x1455c=>0x14560).(0=>1)
 979500: global: StoreSet: Squashing until inum 536
 979500: system.cpu.iew.lsq.thread0: Squashing until [sn:536]!(Loads:12 Stores:9)
 979500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x1455c=>0x14560).(0=>1) squashed, [sn:537]
 979500: system.cpu.iew: [tid:0]: Removing skidbuffer instructions until [sn:536].
 979500: system.cpu.iew: [tid:0]: Removing incoming rename instructions
 979500: system.cpu.iew: IXU: Instruction is ready to issue in 1th buffer. [sn:538]
 979500: system.cpu.iew: IXU: Instruction[sn:539] is not ready (Src:446).
 979500: system.cpu.iew: IXU: Instruction was squashed. PC: (0x14560=>0x14564).(0=>1), [tid:0] [sn:538]
