

================================================================
== Synthesis Summary Report of 'dft'
================================================================
+ General Information: 
    * Date:           Tue Nov  2 14:20:15 2021
    * Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
    * Project:        hls
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+--------+-----------+-----------+-----+
    |                   Modules                  | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |        |           |           |     |
    |                   & Loops                  | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP  |     FF    |    LUT    | URAM|
    +--------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+--------+-----------+-----------+-----+
    |+ dft                                       |     -|  0.04|  5271558|  5.272e+07|         -|  5271559|     -|        no|  12 (4%)|  5 (2%)|  1075 (1%)|  1374 (2%)|    -|
    | + grp_dft_Pipeline_VITIS_LOOP_18_1_fu_98   |     -|  2.17|     1026|  1.026e+04|         -|     1026|     -|        no|        -|       -|   13 (~0%)|   73 (~0%)|    -|
    |  o VITIS_LOOP_18_1                         |     -|  7.30|     1024|  1.024e+04|         1|        1|  1024|       yes|        -|       -|          -|          -|    -|
    | + grp_dft_Pipeline_VITIS_LOOP_27_3_fu_108  |     -|  0.04|     5143|  5.143e+04|         -|     5143|     -|        no|   4 (1%)|  5 (2%)|  994 (~0%)|  1054 (1%)|    -|
    |  o VITIS_LOOP_27_3                         |    II|  7.30|     5141|  5.141e+04|        27|        5|  1024|       yes|        -|       -|          -|          -|    -|
    | o VITIS_LOOP_23_2                          |     -|  7.30|  5270528|  5.271e+07|      5147|        -|  1024|        no|        -|       -|          -|          -|    -|
    +--------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE
+------------+------------+---------------+
| Interface  | Data Width | Address Width |
+------------+------------+---------------+
| s_axi_CTRL | 32         | 4             |
+------------+------------+---------------+

* AXIS
+-----------+---------------+-------+--------+--------+
| Interface | Register Mode | TDATA | TREADY | TVALID |
+-----------+---------------+-------+--------+--------+
| INPUT_I   | both          | 64    | 1      | 1      |
| INPUT_R   | both          | 64    | 1      | 1      |
| OUTPUT_I  | both          | 128   | 1      | 1      |
| OUTPUT_R  | both          | 128   | 1      | 1      |
+-----------+---------------+-------+--------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-----------------------------+
| Argument | Direction | Datatype                    |
+----------+-----------+-----------------------------+
| INPUT_R  | in        | axis<ap_uint<64>, 1, 1, 1>* |
| INPUT_I  | in        | axis<ap_uint<64>, 1, 1, 1>* |
| OUTPUT_R | out       | axis<ap_uint<64>, 1, 1, 1>* |
| OUTPUT_I | out       | axis<ap_uint<64>, 1, 1, 1>* |
+----------+-----------+-----------------------------+

* SW-to-HW Mapping
+----------+----------+-----------+
| Argument | HW Name  | HW Type   |
+----------+----------+-----------+
| INPUT_R  | INPUT_R  | interface |
| INPUT_I  | INPUT_I  | interface |
| OUTPUT_R | OUTPUT_R | interface |
| OUTPUT_I | OUTPUT_I | interface |
+----------+----------+-----------+


================================================================
== M_AXI Burst Information
================================================================

