digraph ingress {
tbl_test119_0 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_test119_0\l\l
R:\l
 hdr.ethernet.src_addr\l
\lW:\l
 meta.counter_index\l
 meta.increment_amount\l
 "];
tbl_test123 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_test123\l\l
R:\l
 meta.counter_index\l
\lW:\l
 meta.counter_index\l
 "];
tbl_test71 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_test71\l\l
R:\l
 meta.counter_index\l
 meta.increment_amount\l
\lW:\l
 meta.counter_index\l
 "];
tbl_test71_0 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_test71_0\l\l
R:\l
 meta.counter_index\l
 meta.increment_amount\l
\lW:\l
 meta.counter_index\l
 "];
tbl_test71_1 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_test71_1\l\l
R:\l
 meta.counter_index\l
 meta.increment_amount\l
\lW:\l
 meta.counter_index\l
 "];
tbl_test71_2 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_test71_2\l\l
R:\l
 meta.counter_index\l
 meta.increment_amount\l
\lW:\l
 meta.counter_index\l
 "];
tbl_test71_3 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_test71_3\l\l
R:\l
 meta.counter_index\l
 meta.increment_amount\l
\lW:\l
 meta.counter_index\l
 "];
tbl_test71_4 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_test71_4\l\l
R:\l
 meta.counter_index\l
 meta.increment_amount\l
\lW:\l
 meta.counter_index\l
 "];
tbl_test71_5 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_test71_5\l\l
R:\l
 meta.counter_index\l
 meta.increment_amount\l
\lW:\l
 meta.counter_index\l
 "];
tbl_test71_6 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_test71_6\l\l
R:\l
 meta.increment_amount\l
\l "];
dmac_table_0 [ shape=record, style="filled", fillcolor=cornsilk, label="dmac_table_0\l\l
M:\l
 hdr.ethernet.dst_addr\l
\lW:\l
 ig_intr_md_for_tm.ucast_egress_port\l
 ig_intr_md_for_dprsr.drop_ctl\l
 "];
    PARSER -> tbl_test119_0
    tbl_test119_0 -> tbl_test123
    tbl_test123 -> tbl_test71
    tbl_test71 -> tbl_test71_0
    tbl_test71_0 -> tbl_test71_1
    tbl_test71_1 -> tbl_test71_2
    tbl_test71_2 -> tbl_test71_3
    tbl_test71_3 -> tbl_test71_4
    tbl_test71_4 -> tbl_test71_5
    tbl_test71_5 -> tbl_test71_6
    tbl_test71_6 -> dmac_table_0
    dmac_table_0 -> DEPARSER
}
