
*** Running vivado
    with args -log design_1_home_mgr_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_home_mgr_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_home_mgr_0_0.tcl -notrace
Command: synth_design -top design_1_home_mgr_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14276 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 417.125 ; gain = 103.734
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_home_mgr_0_0' [c:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb/scurve_mb.srcs/sources_1/bd/design_1/ip/design_1_home_mgr_0_0/synth/design_1_home_mgr_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'home_mgr' [C:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb/scurve_mb.srcs/sources_1/new/home_mgr.v:23]
	Parameter not_homed_state bound to: 3'b000 
	Parameter homing_state bound to: 3'b001 
	Parameter retracking_state bound to: 3'b010 
	Parameter homed_state bound to: 3'b011 
	Parameter in_motion_state bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'home_mgr' (1#1) [C:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb/scurve_mb.srcs/sources_1/new/home_mgr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_home_mgr_0_0' (2#1) [c:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb/scurve_mb.srcs/sources_1/bd/design_1/ip/design_1_home_mgr_0_0/synth/design_1_home_mgr_0_0.v:58]
WARNING: [Synth 8-3331] design home_mgr has unconnected port max_count[31]
WARNING: [Synth 8-3331] design home_mgr has unconnected port max_count[30]
WARNING: [Synth 8-3331] design home_mgr has unconnected port max_count[29]
WARNING: [Synth 8-3331] design home_mgr has unconnected port max_count[28]
WARNING: [Synth 8-3331] design home_mgr has unconnected port max_count[27]
WARNING: [Synth 8-3331] design home_mgr has unconnected port max_count[26]
WARNING: [Synth 8-3331] design home_mgr has unconnected port max_count[25]
WARNING: [Synth 8-3331] design home_mgr has unconnected port max_count[24]
WARNING: [Synth 8-3331] design home_mgr has unconnected port max_count[23]
WARNING: [Synth 8-3331] design home_mgr has unconnected port max_count[22]
WARNING: [Synth 8-3331] design home_mgr has unconnected port max_count[21]
WARNING: [Synth 8-3331] design home_mgr has unconnected port max_count[20]
WARNING: [Synth 8-3331] design home_mgr has unconnected port max_count[19]
WARNING: [Synth 8-3331] design home_mgr has unconnected port max_count[18]
WARNING: [Synth 8-3331] design home_mgr has unconnected port max_count[17]
WARNING: [Synth 8-3331] design home_mgr has unconnected port max_count[16]
WARNING: [Synth 8-3331] design home_mgr has unconnected port max_count[15]
WARNING: [Synth 8-3331] design home_mgr has unconnected port max_count[14]
WARNING: [Synth 8-3331] design home_mgr has unconnected port max_count[13]
WARNING: [Synth 8-3331] design home_mgr has unconnected port max_count[12]
WARNING: [Synth 8-3331] design home_mgr has unconnected port max_count[11]
WARNING: [Synth 8-3331] design home_mgr has unconnected port max_count[10]
WARNING: [Synth 8-3331] design home_mgr has unconnected port max_count[9]
WARNING: [Synth 8-3331] design home_mgr has unconnected port max_count[8]
WARNING: [Synth 8-3331] design home_mgr has unconnected port max_count[7]
WARNING: [Synth 8-3331] design home_mgr has unconnected port max_count[6]
WARNING: [Synth 8-3331] design home_mgr has unconnected port max_count[5]
WARNING: [Synth 8-3331] design home_mgr has unconnected port max_count[4]
WARNING: [Synth 8-3331] design home_mgr has unconnected port max_count[3]
WARNING: [Synth 8-3331] design home_mgr has unconnected port max_count[2]
WARNING: [Synth 8-3331] design home_mgr has unconnected port max_count[1]
WARNING: [Synth 8-3331] design home_mgr has unconnected port max_count[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 471.410 ; gain = 158.020
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 471.410 ; gain = 158.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 471.410 ; gain = 158.020
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.183 . Memory (MB): peak = 800.832 ; gain = 1.430
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 800.832 ; gain = 487.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 800.832 ; gain = 487.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 800.832 ; gain = 487.441
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'home_mgr'
INFO: [Synth 8-5544] ROM "mtr_cnt_rst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         not_homed_state |                              000 |                              000
            homing_state |                              001 |                              001
        retracking_state |                              010 |                              010
             homed_state |                              011 |                              011
         in_motion_state |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'home_mgr'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 800.832 ; gain = 487.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module home_mgr 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_home_mgr_0_0 has unconnected port max_count[31]
WARNING: [Synth 8-3331] design design_1_home_mgr_0_0 has unconnected port max_count[30]
WARNING: [Synth 8-3331] design design_1_home_mgr_0_0 has unconnected port max_count[29]
WARNING: [Synth 8-3331] design design_1_home_mgr_0_0 has unconnected port max_count[28]
WARNING: [Synth 8-3331] design design_1_home_mgr_0_0 has unconnected port max_count[27]
WARNING: [Synth 8-3331] design design_1_home_mgr_0_0 has unconnected port max_count[26]
WARNING: [Synth 8-3331] design design_1_home_mgr_0_0 has unconnected port max_count[25]
WARNING: [Synth 8-3331] design design_1_home_mgr_0_0 has unconnected port max_count[24]
WARNING: [Synth 8-3331] design design_1_home_mgr_0_0 has unconnected port max_count[23]
WARNING: [Synth 8-3331] design design_1_home_mgr_0_0 has unconnected port max_count[22]
WARNING: [Synth 8-3331] design design_1_home_mgr_0_0 has unconnected port max_count[21]
WARNING: [Synth 8-3331] design design_1_home_mgr_0_0 has unconnected port max_count[20]
WARNING: [Synth 8-3331] design design_1_home_mgr_0_0 has unconnected port max_count[19]
WARNING: [Synth 8-3331] design design_1_home_mgr_0_0 has unconnected port max_count[18]
WARNING: [Synth 8-3331] design design_1_home_mgr_0_0 has unconnected port max_count[17]
WARNING: [Synth 8-3331] design design_1_home_mgr_0_0 has unconnected port max_count[16]
WARNING: [Synth 8-3331] design design_1_home_mgr_0_0 has unconnected port max_count[15]
WARNING: [Synth 8-3331] design design_1_home_mgr_0_0 has unconnected port max_count[14]
WARNING: [Synth 8-3331] design design_1_home_mgr_0_0 has unconnected port max_count[13]
WARNING: [Synth 8-3331] design design_1_home_mgr_0_0 has unconnected port max_count[12]
WARNING: [Synth 8-3331] design design_1_home_mgr_0_0 has unconnected port max_count[11]
WARNING: [Synth 8-3331] design design_1_home_mgr_0_0 has unconnected port max_count[10]
WARNING: [Synth 8-3331] design design_1_home_mgr_0_0 has unconnected port max_count[9]
WARNING: [Synth 8-3331] design design_1_home_mgr_0_0 has unconnected port max_count[8]
WARNING: [Synth 8-3331] design design_1_home_mgr_0_0 has unconnected port max_count[7]
WARNING: [Synth 8-3331] design design_1_home_mgr_0_0 has unconnected port max_count[6]
WARNING: [Synth 8-3331] design design_1_home_mgr_0_0 has unconnected port max_count[5]
WARNING: [Synth 8-3331] design design_1_home_mgr_0_0 has unconnected port max_count[4]
WARNING: [Synth 8-3331] design design_1_home_mgr_0_0 has unconnected port max_count[3]
WARNING: [Synth 8-3331] design design_1_home_mgr_0_0 has unconnected port max_count[2]
WARNING: [Synth 8-3331] design design_1_home_mgr_0_0 has unconnected port max_count[1]
WARNING: [Synth 8-3331] design design_1_home_mgr_0_0 has unconnected port max_count[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 800.832 ; gain = 487.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:01:07 . Memory (MB): peak = 818.832 ; gain = 505.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:01:07 . Memory (MB): peak = 818.980 ; gain = 505.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:01:07 . Memory (MB): peak = 838.777 ; gain = 525.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:01:10 . Memory (MB): peak = 838.777 ; gain = 525.387
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:01:10 . Memory (MB): peak = 838.777 ; gain = 525.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:01:10 . Memory (MB): peak = 838.777 ; gain = 525.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:01:10 . Memory (MB): peak = 838.777 ; gain = 525.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:01:10 . Memory (MB): peak = 838.777 ; gain = 525.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:01:10 . Memory (MB): peak = 838.777 ; gain = 525.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    12|
|2     |LUT2   |    32|
|3     |LUT3   |     2|
|4     |LUT4   |    34|
|5     |LUT5   |     3|
|6     |LUT6   |    39|
|7     |FDRE   |    71|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |   193|
|2     |  inst   |home_mgr |   193|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:01:10 . Memory (MB): peak = 838.777 ; gain = 525.387
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:47 . Memory (MB): peak = 838.777 ; gain = 195.965
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:01:10 . Memory (MB): peak = 838.777 ; gain = 525.387
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 65 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:20 . Memory (MB): peak = 841.578 ; gain = 541.105
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb/scurve_mb.runs/design_1_home_mgr_0_0_synth_1/design_1_home_mgr_0_0.dcp' has been generated.
config_ip_cache: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 841.578 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb/scurve_mb.runs/design_1_home_mgr_0_0_synth_1/design_1_home_mgr_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_home_mgr_0_0_utilization_synth.rpt -pb design_1_home_mgr_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 841.578 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr 22 19:32:14 2019...
