{"vcs1":{"timestamp_begin":1739183667.741866796, "rt":0.24, "ut":0.10, "st":0.11}}
{"vcselab":{"timestamp_begin":1739183668.062933798, "rt":0.26, "ut":0.15, "st":0.11}}
{"link":{"timestamp_begin":1739183668.384316875, "rt":0.13, "ut":0.06, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739183667.510898745}
{"VCS_COMP_START_TIME": 1739183667.510898745}
{"VCS_COMP_END_TIME": 1739183668.580459615}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265304}}
{"vcselab": {"peak_mem": 150364}}
