{"vcs1":{"timestamp_begin":1739197564.952412107, "rt":0.27, "ut":0.09, "st":0.13}}
{"vcselab":{"timestamp_begin":1739197565.299132101, "rt":0.27, "ut":0.15, "st":0.11}}
{"link":{"timestamp_begin":1739197565.627744172, "rt":0.14, "ut":0.06, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739197564.672255802}
{"VCS_COMP_START_TIME": 1739197564.672255802}
{"VCS_COMP_END_TIME": 1739197565.842744103}
{"VCS_USER_OPTIONS": "-full64 -sverilog -timescale=1ns/10ps top.sv -sverilog ../design/mem.sv mem_test.sv -o simv"}
{"vcs1": {"peak_mem": 308080}}
{"vcselab": {"peak_mem": 174632}}
