<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Group :: top_verichip4.verichip4.verichip4_cov::alu_regs</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Group : top_verichip4.verichip4.verichip4_cov::alu_regs</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | asserts</div>

</div>
<div class="ui-layout-west">
<div>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group : <a href="#"  onclick="showContent('top_verichip4.verichip4.verichip4_cov::alu_regs')">top_verichip4.verichip4.verichip4_cov::alu_regs</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/afs/asu.edu/users/j/p/e/jperezto/eee598sdm/homework04/verichip4_cov.sv')">/afs/asu.edu/users/j/p/e/jperezto/eee598sdm/homework04/verichip4_cov.sv</a><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group   top_verichip4.verichip4.verichip4_cov::alu_regs
</span>
<br clear=all>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_top_verichip4.verichip4.verichip4_cov::alu_regs" >Variables</a></td>
<td class="rt">25</td>
<td class="rt">0</td>
<td class="rt">25</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td><a href="#crs_tbl_top_verichip4.verichip4.verichip4_cov::alu_regs" >Crosses</a></td>
<td class="rt">52</td>
<td class="rt">0</td>
<td class="rt">52</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_top_verichip4.verichip4.verichip4_cov::alu_regs">Variables for Group  top_verichip4.verichip4.verichip4_cov::alu_regs
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_top_verichip4.verichip4.verichip4_cov::alu_regs.cp_alu_left"  onclick="checkLink(this)" target="detailFrame">cp_alu_left</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_top_verichip4.verichip4.verichip4_cov::alu_regs.cp_alu_right"  onclick="checkLink(this)" target="detailFrame">cp_alu_right</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_top_verichip4.verichip4.verichip4_cov::alu_regs.cp_cmd"  onclick="checkLink(this)" target="detailFrame">cp_cmd</a></td>
<td class="rt">9</td>
<td class="rt">0</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_top_verichip4.verichip4.verichip4_cov::alu_regs.cp_norm_valid"  onclick="checkLink(this)" target="detailFrame">cp_norm_valid</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_top_verichip4.verichip4.verichip4_cov::alu_regs.cp_reset_valid"  onclick="checkLink(this)" target="detailFrame">cp_reset_valid</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_top_verichip4.verichip4.verichip4_cov::alu_regs.cp_state"  onclick="checkLink(this)" target="detailFrame">cp_state</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="crs_tbl_top_verichip4.verichip4.verichip4_cov::alu_regs">Crosses for Group  top_verichip4.verichip4.verichip4_cov::alu_regs
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">CROSS</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>PRINT MISSING</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_top_verichip4.verichip4.verichip4_cov::alu_regs.cx_norm_cmd_valid"  onclick="checkLink(this)" target="detailFrame">cx_norm_cmd_valid</a></td>
<td class="rt">18</td>
<td class="rt">0</td>
<td class="rt">18</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_top_verichip4.verichip4.verichip4_cov::alu_regs.cx_reset_cmd_valid"  onclick="checkLink(this)" target="detailFrame">cx_reset_cmd_valid</a></td>
<td class="rt">18</td>
<td class="rt">0</td>
<td class="rt">18</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_top_verichip4.verichip4.verichip4_cov::alu_regs.cx_alu_lr"  onclick="checkLink(this)" target="detailFrame">cx_alu_lr</a></td>
<td class="rt">16</td>
<td class="rt">0</td>
<td class="rt">16</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div>
<br clear=all>
<a name="inst_tag_top_verichip4.verichip4.verichip4_cov::alu_regs.cp_alu_left"></a><span class="repname" id="inst_tag_top_verichip4.verichip4.verichip4_cov::alu_regs.cp_alu_left">Summary for Variable cp_alu_left</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for cp_alu_left</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td class="alfsrt">STATUS</td></tr><tr class="s10">
<td>bin3</td>
<td class="rt">307</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>bin2</td>
<td class="rt">1188</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>bin1</td>
<td class="rt">242</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>bin0</td>
<td class="rt">2068</td>
<td class="rt">1</td>
<td></td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_top_verichip4.verichip4.verichip4_cov::alu_regs.cp_alu_right"></a><span class="repname" id="inst_tag_top_verichip4.verichip4.verichip4_cov::alu_regs.cp_alu_right">Summary for Variable cp_alu_right</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for cp_alu_right</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td class="alfsrt">STATUS</td></tr><tr class="s10">
<td>bin3</td>
<td class="rt">109</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>bin2</td>
<td class="rt">1092</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>bin1</td>
<td class="rt">196</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>bin0</td>
<td class="rt">2408</td>
<td class="rt">1</td>
<td></td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_top_verichip4.verichip4.verichip4_cov::alu_regs.cp_cmd"></a><span class="repname" id="inst_tag_top_verichip4.verichip4.verichip4_cov::alu_regs.cp_cmd">Summary for Variable cp_cmd</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">9</td>
<td class="rt">0</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for cp_cmd</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td class="alfsrt">STATUS</td></tr><tr class="s10">
<td>undefined</td>
<td class="rt">1257</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>shr</td>
<td class="rt">162</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>shl</td>
<td class="rt">172</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>swa</td>
<td class="rt">212</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>mvr</td>
<td class="rt">135</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>mvl</td>
<td class="rt">134</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>sub</td>
<td class="rt">308</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>add</td>
<td class="rt">325</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>non</td>
<td class="rt">1100</td>
<td class="rt">1</td>
<td></td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_top_verichip4.verichip4.verichip4_cov::alu_regs.cp_norm_valid"></a><span class="repname" id="inst_tag_top_verichip4.verichip4.verichip4_cov::alu_regs.cp_norm_valid">Summary for Variable cp_norm_valid</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for cp_norm_valid</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td class="alfsrt">STATUS</td></tr><tr class="s10">
<td>valid</td>
<td class="rt">84</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>not_valid</td>
<td class="rt">1834</td>
<td class="rt">1</td>
<td></td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_top_verichip4.verichip4.verichip4_cov::alu_regs.cp_reset_valid"></a><span class="repname" id="inst_tag_top_verichip4.verichip4.verichip4_cov::alu_regs.cp_reset_valid">Summary for Variable cp_reset_valid</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for cp_reset_valid</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td class="alfsrt">STATUS</td></tr><tr class="s10">
<td>valid</td>
<td class="rt">46</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>not_valid</td>
<td class="rt">1460</td>
<td class="rt">1</td>
<td></td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_top_verichip4.verichip4.verichip4_cov::alu_regs.cp_state"></a><span class="repname" id="inst_tag_top_verichip4.verichip4.verichip4_cov::alu_regs.cp_state">Summary for Variable cp_state</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for cp_state</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td class="alfsrt">STATUS</td></tr><tr class="s10">
<td>exp_vio</td>
<td class="rt">182</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>err</td>
<td class="rt">199</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>normal</td>
<td class="rt">1918</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>reset</td>
<td class="rt">1506</td>
<td class="rt">1</td>
<td></td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_top_verichip4.verichip4.verichip4_cov::alu_regs.cx_norm_cmd_valid"></a><span class="repname" id="inst_tag_top_verichip4.verichip4.verichip4_cov::alu_regs.cx_norm_cmd_valid">Summary for Cross cx_norm_cmd_valid</span>
<br clear=all>
<br clear=all>
Samples crossed: cp_cmd cp_norm_valid<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s10">
<td>Automatically Generated Cross Bins</td>
<td class="rt">18</td>
<td class="rt">0</td>
<td class="rt">18</td>
<td class="rt">100.00</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for cx_norm_cmd_valid</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">cp_cmd</td><td class="alfsrt">cp_norm_valid</td><td>COUNT</td><td>AT LEAST</td><td class="alfsrt">STATUS</td></tr><tr class="s10">
<td>undefined</td>
<td>not_valid</td>
<td class="rt">460</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>undefined</td>
<td>valid</td>
<td class="rt">39</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>shr</td>
<td>not_valid</td>
<td class="rt">82</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>shr</td>
<td>valid</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>shl</td>
<td>not_valid</td>
<td class="rt">92</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>shl</td>
<td>valid</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>swa</td>
<td>not_valid</td>
<td class="rt">130</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>swa</td>
<td>valid</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>mvr</td>
<td>not_valid</td>
<td class="rt">56</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>mvr</td>
<td>valid</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>mvl</td>
<td>not_valid</td>
<td class="rt">56</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>mvl</td>
<td>valid</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>sub</td>
<td>not_valid</td>
<td class="rt">190</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>sub</td>
<td>valid</td>
<td class="rt">10</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>add</td>
<td>not_valid</td>
<td class="rt">207</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>add</td>
<td>valid</td>
<td class="rt">10</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>non</td>
<td>not_valid</td>
<td class="rt">561</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>non</td>
<td>valid</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td></td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_top_verichip4.verichip4.verichip4_cov::alu_regs.cx_reset_cmd_valid"></a><span class="repname" id="inst_tag_top_verichip4.verichip4.verichip4_cov::alu_regs.cx_reset_cmd_valid">Summary for Cross cx_reset_cmd_valid</span>
<br clear=all>
<br clear=all>
Samples crossed: cp_cmd cp_reset_valid<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s10">
<td>Automatically Generated Cross Bins</td>
<td class="rt">18</td>
<td class="rt">0</td>
<td class="rt">18</td>
<td class="rt">100.00</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for cx_reset_cmd_valid</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">cp_cmd</td><td class="alfsrt">cp_reset_valid</td><td>COUNT</td><td>AT LEAST</td><td class="alfsrt">STATUS</td></tr><tr class="s10">
<td>undefined</td>
<td>not_valid</td>
<td class="rt">614</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>undefined</td>
<td>valid</td>
<td class="rt">26</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>shr</td>
<td>not_valid</td>
<td class="rt">74</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>shr</td>
<td>valid</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>shl</td>
<td>not_valid</td>
<td class="rt">74</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>shl</td>
<td>valid</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>swa</td>
<td>not_valid</td>
<td class="rt">74</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>swa</td>
<td>valid</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>mvr</td>
<td>not_valid</td>
<td class="rt">74</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>mvr</td>
<td>valid</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>mvl</td>
<td>not_valid</td>
<td class="rt">74</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>mvl</td>
<td>valid</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>sub</td>
<td>not_valid</td>
<td class="rt">74</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>sub</td>
<td>valid</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>add</td>
<td>not_valid</td>
<td class="rt">74</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>add</td>
<td>valid</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>non</td>
<td>not_valid</td>
<td class="rt">328</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>non</td>
<td>valid</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td></td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_top_verichip4.verichip4.verichip4_cov::alu_regs.cx_alu_lr"></a><span class="repname" id="inst_tag_top_verichip4.verichip4.verichip4_cov::alu_regs.cx_alu_lr">Summary for Cross cx_alu_lr</span>
<br clear=all>
<br clear=all>
Samples crossed: cp_alu_left cp_alu_right<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s10">
<td>Automatically Generated Cross Bins</td>
<td class="rt">16</td>
<td class="rt">0</td>
<td class="rt">16</td>
<td class="rt">100.00</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for cx_alu_lr</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">cp_alu_left</td><td class="alfsrt">cp_alu_right</td><td>COUNT</td><td>AT LEAST</td><td class="alfsrt">STATUS</td></tr><tr class="s10">
<td>bin3</td>
<td>bin1</td>
<td class="rt">9</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>bin3</td>
<td>bin2</td>
<td class="rt">154</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>bin3</td>
<td>bin3</td>
<td class="rt">16</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>bin3</td>
<td>bin0</td>
<td class="rt">128</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>bin2</td>
<td>bin1</td>
<td class="rt">141</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>bin2</td>
<td>bin2</td>
<td class="rt">864</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>bin2</td>
<td>bin3</td>
<td class="rt">33</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>bin2</td>
<td>bin0</td>
<td class="rt">150</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>bin1</td>
<td>bin1</td>
<td class="rt">40</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>bin1</td>
<td>bin2</td>
<td class="rt">55</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>bin1</td>
<td>bin3</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>bin1</td>
<td>bin0</td>
<td class="rt">141</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>bin0</td>
<td>bin1</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>bin0</td>
<td>bin2</td>
<td class="rt">19</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>bin0</td>
<td>bin3</td>
<td class="rt">54</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>bin0</td>
<td>bin0</td>
<td class="rt">1989</td>
<td class="rt">1</td>
<td></td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul>
    <li>
      <a href="#inst_tag_top_verichip4.verichip4.verichip4_cov::alu_regs.cp_alu_left">Variable : cp_alu_left</a>    </li>
    <li>
      <a href="#inst_tag_top_verichip4.verichip4.verichip4_cov::alu_regs.cp_alu_right">Variable : cp_alu_right</a>    </li>
    <li>
      <a href="#inst_tag_top_verichip4.verichip4.verichip4_cov::alu_regs.cp_cmd">Variable : cp_cmd</a>    </li>
    <li>
      <a href="#inst_tag_top_verichip4.verichip4.verichip4_cov::alu_regs.cp_norm_valid">Variable : cp_norm_valid</a>    </li>
    <li>
      <a href="#inst_tag_top_verichip4.verichip4.verichip4_cov::alu_regs.cp_reset_valid">Variable : cp_reset_valid</a>    </li>
    <li>
      <a href="#inst_tag_top_verichip4.verichip4.verichip4_cov::alu_regs.cp_state">Variable : cp_state</a>    </li>
    <li>
      <a href="#inst_tag_top_verichip4.verichip4.verichip4_cov::alu_regs.cx_norm_cmd_valid">Cross : cx_norm_cmd_valid</a>    </li>
    <li>
      <a href="#inst_tag_top_verichip4.verichip4.verichip4_cov::alu_regs.cx_reset_cmd_valid">Cross : cx_reset_cmd_valid</a>    </li>
    <li>
      <a href="#inst_tag_top_verichip4.verichip4.verichip4_cov::alu_regs.cx_alu_lr">Cross : cx_alu_lr</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
