// Author: Vasanth, 2022
module half_adder(a, b, s, c); // Port declaration
  input a, b;
  output s, c;

  // Continuous assignment of sum (s) and carry (c)
  // Performs bitwise XOR operation on a and b and assigns to s (Sum)
  assign s = a ^ b;

  // Performs bitwise AND operation on a and b and assigns to c (Carry)
  assign c = a & b;
endmodule
