 ** -- Register/Field configuration -- **


r phy_cfgphy1 1
phy_apb_mstr_addr_31_0 32 0 RW 0 0 1 1 1

r phy_cfgphy2 21
phy_ctrl_0 1 0 W1C 1 0 1 1 1
phy_ctrl_1 1 1 RO 0 0 1 1 1
phy_ctrl_2 1 2 RO 0 0 1 1 1
phy_ctrl_3 1 3 RO 0 0 1 1 1
phy_ctrl_4 1 4 RO 0 0 1 1 1
phy_ctrl_5 1 5 W1C 1 0 1 1 1
phy_ctrl_7_6 2 6 RO 0 0 1 1 1
phy_ctrl_8 1 8 RO 0 0 1 1 1
phy_ctrl_9 1 9 RO 0 0 1 1 1
phy_ctrl_10 1 10 RO 0 0 1 1 1
phy_ctrl_11 1 11 RW 0 0 1 1 1
phy_ctrl_15_12 4 12 RO 0 0 1 1 1
phy_ctrl_16 1 16 W1C 1 0 1 1 1
phy_ctrl_17 1 17 W1C 1 0 1 1 1
phy_ctrl_18 1 18 RO 0 0 1 1 1
phy_ctrl_19 1 19 RO 0 0 1 1 1
phy_ctrl_20 1 20 RO 0 0 1 1 1
phy_ctrl_24_21 4 21 RO 0 0 1 1 1
phy_ctrl_25 1 25 RO 0 0 1 1 1
phy_ctrl_26 1 26 RO 0 0 1 1 1
phy_ctrl_31_27 5 27 RO 0 0 1 1 1

r phy_cfgphy3 4
phy_ctrl_set_0 1 0 W1S 0 0 1 1 1
phy_ctrl_set_4_1 4 1 RO 0 0 1 1 1
phy_ctrl_set_5 1 5 W1S 0 0 1 1 1
phy_ctrl_set_31_6 26 6 RO 0 0 1 1 1

r phy_cfgphy4 9
phy_dp_interrupt_sts_0 1 0 WRC 0 0 1 1 1
phy_dp_interrupt_sts_1 1 1 WRC 0 0 1 1 1
phy_dp_interrupt_sts_3_2 2 2 RO 0 0 1 1 1
phy_dp_interrupt_sts_6_4 3 4 RO 0 0 1 1 1
phy_dp_interrupt_sts_7 1 7 RO 0 0 1 1 1
phy_dp_interrupt_sts_10_8 3 8 RO 0 0 1 1 1
phy_dp_interrupt_sts_14_11 4 11 RO 0 0 1 1 1
phy_dp_interrupt_sts_15 1 15 RW 0 0 1 1 1
phy_dp_interrupt_sts_31_16 16 16 RO 0 0 1 1 1

r phy_cfgphy5 9
phy_interrupt_sts_usb4_l0_reg_0 1 0 W1C 1 0 1 1 1
phy_interrupt_sts_usb4_l0_reg_1 1 1 W1C 1 0 1 1 1
phy_interrupt_sts_usb4_l0_reg_3_2 2 2 RO 0 0 1 1 1
phy_interrupt_sts_usb4_l0_reg_6_4 3 4 RO 0 0 1 1 1
phy_interrupt_sts_usb4_l0_reg_7 1 7 RO 0 0 1 1 1
phy_interrupt_sts_usb4_l0_reg_10_8 3 8 RO 0 0 1 1 1
phy_interrupt_sts_usb4_l0_reg_15_11 5 11 RO 0 0 1 1 1
phy_interrupt_sts_usb4_l0_reg_16 1 16 RW 0 0 1 1 1
phy_interrupt_sts_usb4_l0_reg_31_17 15 17 RO 0 0 1 1 1

r phy_cfgphy6 9
phy_interrupt_sts_usb4_l1_reg_0 1 0 W1C 1 0 1 1 1
phy_interrupt_sts_usb4_l1_reg_1 1 1 W1C 1 0 1 1 1
phy_interrupt_sts_usb4_l1_reg_3_2 2 2 RO 0 0 1 1 1
phy_interrupt_sts_usb4_l1_reg_6_4 3 4 RO 0 0 1 1 1
phy_interrupt_sts_usb4_l1_reg_7 1 7 RO 0 0 1 1 1
phy_interrupt_sts_usb4_l1_reg_10_8 3 8 RO 0 0 1 1 1
phy_interrupt_sts_usb4_l1_reg_15_11 5 11 RO 0 0 1 1 1
phy_interrupt_sts_usb4_l1_reg_16 1 16 RW 0 0 1 1 1
phy_interrupt_sts_usb4_l1_reg_31_17 15 17 RO 0 0 1 1 1

r phy_cfgphy7 4
phy_iso_cmn_ctrl_0 1 0 RO 0 0 1 1 1
phy_iso_cmn_ctrl_1 1 1 RW 0 0 1 1 1
phy_iso_cmn_ctrl_2 1 2 RW 0 0 1 1 1
phy_iso_cmn_ctrl_31_3 29 3 RO 0 0 1 1 1

r phy_cfgphy8 13
phy_iso_cmn_ctrl1_reg_0 1 0 RW 0 1 1 1 1
phy_iso_cmn_ctrl1_reg_1 1 1 RW 0 1 1 1 1
phy_iso_cmn_ctrl1_reg_3_2 2 2 RO 0 0 1 1 1
phy_iso_cmn_ctrl1_reg_4 1 4 RW 0 0 1 1 1
phy_iso_cmn_ctrl1_reg_8_5 4 5 RW 0 1 1 1 1
phy_iso_cmn_ctrl1_reg_12_9 4 9 RO 0 0 1 1 1
phy_iso_cmn_ctrl1_reg_15_13 3 13 RW 0 0 1 1 1
phy_iso_cmn_ctrl1_reg_21_16 6 16 RW 0 0 1 1 1
phy_iso_cmn_ctrl1_reg_22 1 22 RW 0 0 1 1 1
phy_iso_cmn_ctrl1_reg_23 1 23 RW 0 0 1 1 1
phy_iso_cmn_ctrl1_reg_29_24 6 24 RO 0 0 1 1 1
phy_iso_cmn_ctrl1_reg_30 1 30 RW 0 0 1 1 1
phy_iso_cmn_ctrl1_reg_31 1 31 RO 0 0 1 1 1

r phy_cfgphy9 11
phy_iso_cmn_ctrl2_reg_0 1 0 RW 0 1 1 1 1
phy_iso_cmn_ctrl2_reg_1 1 1 RO 0 0 1 1 1
phy_iso_cmn_ctrl2_reg_3_2 2 2 RO 0 0 1 1 1
phy_iso_cmn_ctrl2_reg_5_4 2 4 RW 0 0 1 1 1
phy_iso_cmn_ctrl2_reg_7_6 2 6 RO 0 0 1 1 1
phy_iso_cmn_ctrl2_reg_8 1 8 RW 0 0 1 1 1
phy_iso_cmn_ctrl2_reg_9 1 9 RO 0 0 1 1 1
phy_iso_cmn_ctrl2_reg_10 1 10 RW 0 0 1 1 1
phy_iso_cmn_ctrl2_reg_11 1 11 RO 0 0 1 1 1
phy_iso_cmn_ctrl2_reg_12 1 12 RW 0 0 1 1 1
phy_iso_cmn_ctrl2_reg_31_13 19 13 RO 0 0 1 1 1

r phy_cfgphy10 4
phy_lane_off_ctl_3_0 4 0 RW 0 0 1 1 1
phy_lane_off_ctl_7_4 4 4 RO 0 0 1 1 1
phy_lane_off_ctl_8 1 8 RW 0 0 1 1 1
phy_lane_off_ctl_31_9 23 9 RO 0 0 1 1 1

r phy_cfgphy11 2
phy_lane_reset_15_0 16 0 RO 0 0 1 1 1
phy_lane_reset_31_16 16 16 RW 0 65535 1 1 1

r phy_cfgphy12 4
phy_pcs_gen3_eie_lock_cfg_7_0 8 0 RW 0 127 1 1 1
phy_pcs_gen3_eie_lock_cfg_11_8 4 8 RW 0 3 1 1 1
phy_pcs_gen3_eie_lock_cfg_15_12 4 12 RW 0 1 1 1 1
phy_pcs_gen3_eie_lock_cfg_31_16 16 16 RW 0 15625 1 1 1

r phy_cfgphy13 17
phy_pipe4_cmn_ctrl_reg_0 1 0 RW 0 1 1 1 1
phy_pipe4_cmn_ctrl_reg_1 1 1 RW 0 0 1 1 1
phy_pipe4_cmn_ctrl_reg_2 1 2 RW 0 0 1 1 1
phy_pipe4_cmn_ctrl_reg_3 1 3 RW 0 0 1 1 1
phy_pipe4_cmn_ctrl_reg_4 1 4 RW 0 1 1 1 1
phy_pipe4_cmn_ctrl_reg_5 1 5 RO 0 0 1 1 1
phy_pipe4_cmn_ctrl_reg_6 1 6 RW 0 1 1 1 1
phy_pipe4_cmn_ctrl_reg_7 1 7 RO 0 0 1 1 1
phy_pipe4_cmn_ctrl_reg_11_8 4 8 RW 0 13 1 1 1
phy_pipe4_cmn_ctrl_reg_15_12 4 12 RW 0 11 1 1 1
phy_pipe4_cmn_ctrl_reg_17_16 2 16 RW 0 0 1 1 1
phy_pipe4_cmn_ctrl_reg_18 1 18 RW 0 0 1 1 1
phy_pipe4_cmn_ctrl_reg_19 1 19 RW 0 0 1 1 1
phy_pipe4_cmn_ctrl_reg_20 1 20 RW 0 0 1 1 1
phy_pipe4_cmn_ctrl_reg_21 1 21 RW 0 0 1 1 1
phy_pipe4_cmn_ctrl_reg_22 1 22 RW 0 0 1 1 1
phy_pipe4_cmn_ctrl_reg_31_23 9 23 RO 0 0 1 1 1

r phy_cfgphy14 4
phy_pipe_com_lock_cfg_11_0 12 0 RW 0 1024 1 1 1
phy_pipe_com_lock_cfg_15_12 4 12 RW 0 4 1 1 1
phy_pipe_com_lock_cfg_23_16 8 16 RW 0 32 1 1 1
phy_pipe_com_lock_cfg_31_24 8 24 RW 0 8 1 1 1

r phy_cfgphy15 6
phy_pipe_lm_cfg0_7_0 8 0 RW 0 75 1 1 1
phy_pipe_lm_cfg0_15_8 8 8 RO 0 0 1 1 1
phy_pipe_lm_cfg0_21_16 6 16 RW 0 54 1 1 1
phy_pipe_lm_cfg0_23_22 2 22 RO 0 0 1 1 1
phy_pipe_lm_cfg0_27_24 4 24 RW 0 3 1 1 1
phy_pipe_lm_cfg0_31_28 4 28 RO 0 0 1 1 1

r phy_cfgphy16 6
phy_pipe_lm_cfg1_7_0 8 0 RW 0 127 1 1 1
phy_pipe_lm_cfg1_15_8 8 8 RW 0 129 1 1 1
phy_pipe_lm_cfg1_21_16 6 16 RW 0 63 1 1 1
phy_pipe_lm_cfg1_23_22 2 22 RO 0 0 1 1 1
phy_pipe_lm_cfg1_29_24 6 24 RW 0 63 1 1 1
phy_pipe_lm_cfg1_31_30 2 30 RO 0 0 1 1 1

r phy_cfgphy17 4
phy_pipe_lm_cfg2_5_0 6 0 RW 0 32 1 1 1
phy_pipe_lm_cfg2_7_6 2 6 RO 0 0 1 1 1
phy_pipe_lm_cfg2_14_8 7 8 RW 0 127 1 1 1
phy_pipe_lm_cfg2_31_15 17 15 RO 0 0 1 1 1

r phy_cfgphy18 4
phy_pipe_usb3_gen2_post_cfg_7_0 8 0 RW 0 0 1 1 1
phy_pipe_usb3_gen2_post_cfg_15_8 8 8 RW 0 16 1 1 1
phy_pipe_usb3_gen2_post_cfg_23_16 8 16 RW 0 16 1 1 1
phy_pipe_usb3_gen2_post_cfg_31_24 8 24 RW 0 0 1 1 1

r phy_cfgphy19 4
phy_pipe_usb3_gen2_pre_cfg_7_0 8 0 RW 0 10 1 1 1
phy_pipe_usb3_gen2_pre_cfg_15_8 8 8 RW 0 10 1 1 1
phy_pipe_usb3_gen2_pre_cfg_23_16 8 16 RW 0 0 1 1 1
phy_pipe_usb3_gen2_pre_cfg_31_24 8 24 RW 0 0 1 1 1

r phy_cfgphy20 13
phy_pma_lane_map_0 1 0 RW 0 0 1 1 1
phy_pma_lane_map_1 1 1 RO 0 0 1 1 1
phy_pma_lane_map_3_2 2 2 RW 0 0 1 1 1
phy_pma_lane_map_4 1 4 RW 0 0 1 1 1
phy_pma_lane_map_5 1 5 RO 0 0 1 1 1
phy_pma_lane_map_7_6 2 6 RW 0 0 1 1 1
phy_pma_lane_map_8 1 8 RW 0 0 1 1 1
phy_pma_lane_map_9 1 9 RO 0 0 1 1 1
phy_pma_lane_map_11_10 2 10 RW 0 0 1 1 1
phy_pma_lane_map_12 1 12 RW 0 0 1 1 1
phy_pma_lane_map_13 1 13 RO 0 0 1 1 1
phy_pma_lane_map_15_14 2 14 RW 0 0 1 1 1
phy_pma_lane_map_31_16 16 16 RO 0 0 1 1 1

r phy_cfgphy21 5
phy_spdup_cfg_ctrl_0 1 0 RO 0 0 1 1 1
phy_spdup_cfg_ctrl_1 1 1 RW 0 0 1 1 1
phy_spdup_cfg_ctrl_2 1 2 RW 0 0 1 1 1
phy_spdup_cfg_ctrl_3 1 3 RO 0 0 1 1 1
phy_spdup_cfg_ctrl_31_4 28 4 RO 0 0 1 1 1

r phy_cfgphy22 3
phy_timeout_cfg_9_0 10 0 RO 0 0 1 1 1
phy_timeout_cfg_15_10 6 10 RW 0 15 1 1 1
phy_timeout_cfg_31_16 16 16 RW 0 31250 1 1 1

r phy_cfgphy23 9
phy_usb_interrupt_sts_0 1 0 WRC 0 0 1 1 1
phy_usb_interrupt_sts_1 1 1 WRC 0 0 1 1 1
phy_usb_interrupt_sts_3_2 2 2 RO 0 0 1 1 1
phy_usb_interrupt_sts_6_4 3 4 RO 0 0 1 1 1
phy_usb_interrupt_sts_7 1 7 RO 0 0 1 1 1
phy_usb_interrupt_sts_10_8 3 8 RO 0 0 1 1 1
phy_usb_interrupt_sts_14_11 4 11 RO 0 0 1 1 1
phy_usb_interrupt_sts_15 1 15 RW 0 0 1 1 1
phy_usb_interrupt_sts_31_16 16 16 RO 0 0 1 1 1

r phy_cfgphy24 3
phy_version_7_0 8 0 RO 0 1 1 1 1
phy_version_15_8 8 8 RO 0 2 1 1 1
phy_version_31_16 16 16 RO 0 0 1 1 1

r uc__cfguc_25 19
uc_top_ctrl_0 1 0 RW 0 1 1 1 1
uc_top_ctrl_1 1 1 RW 0 1 1 1 1
uc_top_ctrl_2 1 2 WO 0 0 1 1 1
uc_top_ctrl_3 1 3 RO 0 0 1 1 1
uc_top_ctrl_4 1 4 RW 0 0 1 1 1
uc_top_ctrl_5 1 5 RW 0 0 1 1 1
uc_top_ctrl_6 1 6 RW 0 0 1 1 1
uc_top_ctrl_7 1 7 RO 0 0 1 1 1
uc_top_ctrl_8 1 8 RW 0 0 1 1 1
uc_top_ctrl_9 1 9 RO 0 0 1 1 1
uc_top_ctrl_10 1 10 RO 0 0 1 1 1
uc_top_ctrl_11 1 11 RW 0 0 1 1 1
uc_top_ctrl_14_12 3 12 RW 0 4 1 1 1
uc_top_ctrl_19_15 5 15 RO 0 0 1 1 1
uc_top_ctrl_20 1 20 RW 0 0 1 1 1
uc_top_ctrl_21 1 21 RW 0 0 1 1 1
uc_top_ctrl_23_22 2 22 RW 0 0 1 1 1
uc_top_ctrl_27_24 4 24 RW 0 1 1 1 1
uc_top_ctrl_31_28 4 28 RW 0 6 1 1 1

r uc__cfguc_26 1
uc_top_scrpad0_31_0 32 0 RW 0 0 1 1 1

r uc__cfguc_27 1
uc_top_scrpad1_31_0 32 0 RW 0 0 1 1 1

r uc__cfguc_28 1
uc_top_scrpad15_31_0 32 0 RW 0 0 1 1 1

r uc__cfguc_29 1
uc_top_scrpad2_31_0 32 0 RW 0 0 1 1 1

r uc__cfguc_30 1
uc_top_scrpad3_31_0 32 0 RW 0 0 1 1 1

r uc__cfguc_31 1
uc_top_scrpad4_31_0 32 0 RW 0 0 1 1 1

r uc__cfguc_32 1
uc_top_scrpad5_31_0 32 0 RW 0 0 1 1 1

r uc__cfguc_33 1
uc_top_scrpad6_31_0 32 0 RW 0 0 1 1 1

r uc__cfguc_34 1
uc_top_scrpad7_31_0 32 0 RW 0 0 1 1 1

r uc__cfguc_35 1
uc_top_sram_access_31_0 32 0 RW 0 0 1 1 1

r uc__cfguc_36 2
uc_top_sram_addr_15_0 16 0 RW 0 0 1 1 1
uc_top_sram_addr_31_16 16 16 RO 0 0 1 1 1


 ** --  RegFiles configuration -- **


 ** --  Blocks configuration -- **

b phy_pcs_cmn_registers.sd3101_t4_registers_sd3101_phy_registers 36 0 0 196608 1 1 1
T_phy_apb_mstr_addr_236 phy_cfgphy1 phy_apb_mstr_addr 220 4 RW 0 1 8
T_phy_ctrl_209 phy_cfgphy2 phy_ctrl 40 4 RW 0 1 8
T_phy_ctrl_set_210 phy_cfgphy3 phy_ctrl_set 44 4 RW 0 1 8
T_phy_dp_interrupt_sts_221 phy_cfgphy4 phy_dp_interrupt_sts 108 4 RW 0 1 8
T_phy_interrupt_sts_usb4_l0_reg_223 phy_cfgphy5 phy_interrupt_sts_usb4_l0_reg 116 4 RW 0 1 8
T_phy_interrupt_sts_usb4_l1_reg_224 phy_cfgphy6 phy_interrupt_sts_usb4_l1_reg 120 4 RW 0 1 8
T_phy_iso_cmn_ctrl_215 phy_cfgphy7 phy_iso_cmn_ctrl 80 4 RW 0 1 8
T_phy_iso_cmn_ctrl1_reg_212 phy_cfgphy8 phy_iso_cmn_ctrl1_reg 52 4 RW 0 1 8
T_phy_iso_cmn_ctrl2_reg_213 phy_cfgphy9 phy_iso_cmn_ctrl2_reg 56 4 RW 0 1 8
T_phy_lane_off_ctl_220 phy_cfgphy10 phy_lane_off_ctl 100 4 RW 0 1 8
T_phy_lane_reset_204 phy_cfgphy11 phy_lane_reset 12 4 RW 0 1 8
T_phy_pcs_gen3_eie_lock_cfg_203 phy_cfgphy12 phy_pcs_gen3_eie_lock_cfg 8 4 RW 0 1 8
T_phy_pipe4_cmn_ctrl_reg_202 phy_cfgphy13 phy_pipe4_cmn_ctrl_reg 4 4 RW 0 1 8
T_phy_pipe_com_lock_cfg_216 phy_cfgphy14 phy_pipe_com_lock_cfg 84 4 RW 0 1 8
T_phy_pipe_lm_cfg0_205 phy_cfgphy15 phy_pipe_lm_cfg0 16 4 RW 0 1 8
T_phy_pipe_lm_cfg1_206 phy_cfgphy16 phy_pipe_lm_cfg1 20 4 RW 0 1 8
T_phy_pipe_lm_cfg2_207 phy_cfgphy17 phy_pipe_lm_cfg2 24 4 RW 0 1 8
T_phy_pipe_usb3_gen2_post_cfg_218 phy_cfgphy18 phy_pipe_usb3_gen2_post_cfg 92 4 RW 0 1 8
T_phy_pipe_usb3_gen2_pre_cfg_217 phy_cfgphy19 phy_pipe_usb3_gen2_pre_cfg 88 4 RW 0 1 8
T_phy_pma_lane_map_219 phy_cfgphy20 phy_pma_lane_map 96 4 RW 0 1 8
T_phy_spdup_cfg_ctrl_214 phy_cfgphy21 phy_spdup_cfg_ctrl 60 4 RW 0 1 8
T_phy_timeout_cfg_208 phy_cfgphy22 phy_timeout_cfg 36 4 RW 0 1 8
T_phy_usb_interrupt_sts_222 phy_cfgphy23 phy_usb_interrupt_sts 112 4 RW 0 1 8
T_phy_version_211 phy_cfgphy24 phy_version 48 4 RW 0 1 8
T_uc_top_ctrl_226 uc__cfguc_25 uc_top_ctrl 180 4 RW 0 1 8
T_uc_top_scrpad0_228 uc__cfguc_26 uc_top_scrpad0 188 4 RW 0 1 8
T_uc_top_scrpad1_229 uc__cfguc_27 uc_top_scrpad1 192 4 RW 0 1 8
T_uc_top_scrpad15_225 uc__cfguc_28 uc_top_scrpad15 124 4 RW 0 1 8
T_uc_top_scrpad2_230 uc__cfguc_29 uc_top_scrpad2 196 4 RW 0 1 8
T_uc_top_scrpad3_231 uc__cfguc_30 uc_top_scrpad3 200 4 RW 0 1 8
T_uc_top_scrpad4_232 uc__cfguc_31 uc_top_scrpad4 204 4 RW 0 1 8
T_uc_top_scrpad5_233 uc__cfguc_32 uc_top_scrpad5 208 4 RW 0 1 8
T_uc_top_scrpad6_234 uc__cfguc_33 uc_top_scrpad6 212 4 RW 0 1 8
T_uc_top_scrpad7_235 uc__cfguc_34 uc_top_scrpad7 216 4 RW 0 1 8
T_uc_top_sram_access_237 uc__cfguc_35 uc_top_sram_access 256 4 RW 0 1 8
T_uc_top_sram_addr_227 uc__cfguc_36 uc_top_sram_addr 184 4 RW 0 1 8

