; RISC-V: a in x10, b in x11
blt x10, x11, L_less
