// Seed: 306021638
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign module_1.id_11 = 0;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    input tri id_2,
    input tri0 id_3,
    input wor id_4,
    input tri1 id_5,
    input tri0 id_6,
    output wire id_7,
    input uwire id_8,
    output wor id_9,
    input tri0 id_10,
    output tri0 id_11,
    input tri0 id_12,
    input wand id_13,
    input tri1 id_14,
    input tri0 id_15,
    input wor id_16,
    input uwire id_17,
    output supply1 id_18,
    output tri0 id_19,
    input wire id_20,
    input wor id_21
);
  logic id_23;
  module_0 modCall_1 (
      id_23,
      id_23,
      id_23,
      id_23
  );
endmodule
