<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - drivers/pci/pcie/aspm.c</title>
  <link rel="stylesheet" type="text/css" href="../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../index.html">top level</a> - <a href="index.html">drivers/pci/pcie</a> - aspm.c<span style="font-size: 80%;"> (source / <a href="aspm.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">539</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-08-30 20:32:10</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">46</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : // SPDX-License-Identifier: GPL-2.0</a>
<a name="2"><span class="lineNum">       2 </span>            : /*</a>
<a name="3"><span class="lineNum">       3 </span>            :  * Enable PCIe link L0s/L1 state and Clock Power Management</a>
<a name="4"><span class="lineNum">       4 </span>            :  *</a>
<a name="5"><span class="lineNum">       5 </span>            :  * Copyright (C) 2007 Intel</a>
<a name="6"><span class="lineNum">       6 </span>            :  * Copyright (C) Zhang Yanmin (yanmin.zhang@intel.com)</a>
<a name="7"><span class="lineNum">       7 </span>            :  * Copyright (C) Shaohua Li (shaohua.li@intel.com)</a>
<a name="8"><span class="lineNum">       8 </span>            :  */</a>
<a name="9"><span class="lineNum">       9 </span>            : </a>
<a name="10"><span class="lineNum">      10 </span>            : #include &lt;linux/kernel.h&gt;</a>
<a name="11"><span class="lineNum">      11 </span>            : #include &lt;linux/module.h&gt;</a>
<a name="12"><span class="lineNum">      12 </span>            : #include &lt;linux/moduleparam.h&gt;</a>
<a name="13"><span class="lineNum">      13 </span>            : #include &lt;linux/pci.h&gt;</a>
<a name="14"><span class="lineNum">      14 </span>            : #include &lt;linux/pci_regs.h&gt;</a>
<a name="15"><span class="lineNum">      15 </span>            : #include &lt;linux/errno.h&gt;</a>
<a name="16"><span class="lineNum">      16 </span>            : #include &lt;linux/pm.h&gt;</a>
<a name="17"><span class="lineNum">      17 </span>            : #include &lt;linux/init.h&gt;</a>
<a name="18"><span class="lineNum">      18 </span>            : #include &lt;linux/slab.h&gt;</a>
<a name="19"><span class="lineNum">      19 </span>            : #include &lt;linux/jiffies.h&gt;</a>
<a name="20"><span class="lineNum">      20 </span>            : #include &lt;linux/delay.h&gt;</a>
<a name="21"><span class="lineNum">      21 </span>            : #include &quot;../pci.h&quot;</a>
<a name="22"><span class="lineNum">      22 </span>            : </a>
<a name="23"><span class="lineNum">      23 </span>            : #ifdef MODULE_PARAM_PREFIX</a>
<a name="24"><span class="lineNum">      24 </span>            : #undef MODULE_PARAM_PREFIX</a>
<a name="25"><span class="lineNum">      25 </span>            : #endif</a>
<a name="26"><span class="lineNum">      26 </span>            : #define MODULE_PARAM_PREFIX &quot;pcie_aspm.&quot;</a>
<a name="27"><span class="lineNum">      27 </span>            : </a>
<a name="28"><span class="lineNum">      28 </span>            : /* Note: those are not register definitions */</a>
<a name="29"><span class="lineNum">      29 </span>            : #define ASPM_STATE_L0S_UP       (1)     /* Upstream direction L0s state */</a>
<a name="30"><span class="lineNum">      30 </span>            : #define ASPM_STATE_L0S_DW       (2)     /* Downstream direction L0s state */</a>
<a name="31"><span class="lineNum">      31 </span>            : #define ASPM_STATE_L1           (4)     /* L1 state */</a>
<a name="32"><span class="lineNum">      32 </span>            : #define ASPM_STATE_L1_1         (8)     /* ASPM L1.1 state */</a>
<a name="33"><span class="lineNum">      33 </span>            : #define ASPM_STATE_L1_2         (0x10)  /* ASPM L1.2 state */</a>
<a name="34"><span class="lineNum">      34 </span>            : #define ASPM_STATE_L1_1_PCIPM   (0x20)  /* PCI PM L1.1 state */</a>
<a name="35"><span class="lineNum">      35 </span>            : #define ASPM_STATE_L1_2_PCIPM   (0x40)  /* PCI PM L1.2 state */</a>
<a name="36"><span class="lineNum">      36 </span>            : #define ASPM_STATE_L1_SS_PCIPM  (ASPM_STATE_L1_1_PCIPM | ASPM_STATE_L1_2_PCIPM)</a>
<a name="37"><span class="lineNum">      37 </span>            : #define ASPM_STATE_L1_2_MASK    (ASPM_STATE_L1_2 | ASPM_STATE_L1_2_PCIPM)</a>
<a name="38"><span class="lineNum">      38 </span>            : #define ASPM_STATE_L1SS         (ASPM_STATE_L1_1 | ASPM_STATE_L1_1_PCIPM |\</a>
<a name="39"><span class="lineNum">      39 </span>            :                                  ASPM_STATE_L1_2_MASK)</a>
<a name="40"><span class="lineNum">      40 </span>            : #define ASPM_STATE_L0S          (ASPM_STATE_L0S_UP | ASPM_STATE_L0S_DW)</a>
<a name="41"><span class="lineNum">      41 </span>            : #define ASPM_STATE_ALL          (ASPM_STATE_L0S | ASPM_STATE_L1 |       \</a>
<a name="42"><span class="lineNum">      42 </span>            :                                  ASPM_STATE_L1SS)</a>
<a name="43"><span class="lineNum">      43 </span>            : </a>
<a name="44"><span class="lineNum">      44 </span>            : struct pcie_link_state {</a>
<a name="45"><span class="lineNum">      45 </span>            :         struct pci_dev *pdev;           /* Upstream component of the Link */</a>
<a name="46"><span class="lineNum">      46 </span>            :         struct pci_dev *downstream;     /* Downstream component, function 0 */</a>
<a name="47"><span class="lineNum">      47 </span>            :         struct pcie_link_state *root;   /* pointer to the root port link */</a>
<a name="48"><span class="lineNum">      48 </span>            :         struct pcie_link_state *parent; /* pointer to the parent Link state */</a>
<a name="49"><span class="lineNum">      49 </span>            :         struct list_head sibling;       /* node in link_list */</a>
<a name="50"><span class="lineNum">      50 </span>            : </a>
<a name="51"><span class="lineNum">      51 </span>            :         /* ASPM state */</a>
<a name="52"><span class="lineNum">      52 </span>            :         u32 aspm_support:7;             /* Supported ASPM state */</a>
<a name="53"><span class="lineNum">      53 </span>            :         u32 aspm_enabled:7;             /* Enabled ASPM state */</a>
<a name="54"><span class="lineNum">      54 </span>            :         u32 aspm_capable:7;             /* Capable ASPM state with latency */</a>
<a name="55"><span class="lineNum">      55 </span>            :         u32 aspm_default:7;             /* Default ASPM state by BIOS */</a>
<a name="56"><span class="lineNum">      56 </span>            :         u32 aspm_disable:7;             /* Disabled ASPM state */</a>
<a name="57"><span class="lineNum">      57 </span>            : </a>
<a name="58"><span class="lineNum">      58 </span>            :         /* Clock PM state */</a>
<a name="59"><span class="lineNum">      59 </span>            :         u32 clkpm_capable:1;            /* Clock PM capable? */</a>
<a name="60"><span class="lineNum">      60 </span>            :         u32 clkpm_enabled:1;            /* Current Clock PM state */</a>
<a name="61"><span class="lineNum">      61 </span>            :         u32 clkpm_default:1;            /* Default Clock PM state by BIOS */</a>
<a name="62"><span class="lineNum">      62 </span>            :         u32 clkpm_disable:1;            /* Clock PM disabled */</a>
<a name="63"><span class="lineNum">      63 </span>            : };</a>
<a name="64"><span class="lineNum">      64 </span>            : </a>
<a name="65"><span class="lineNum">      65 </span>            : static int aspm_disabled, aspm_force;</a>
<a name="66"><span class="lineNum">      66 </span>            : static bool aspm_support_enabled = true;</a>
<a name="67"><span class="lineNum">      67 </span>            : static DEFINE_MUTEX(aspm_lock);</a>
<a name="68"><span class="lineNum">      68 </span>            : static LIST_HEAD(link_list);</a>
<a name="69"><span class="lineNum">      69 </span>            : </a>
<a name="70"><span class="lineNum">      70 </span>            : #define POLICY_DEFAULT 0        /* BIOS default setting */</a>
<a name="71"><span class="lineNum">      71 </span>            : #define POLICY_PERFORMANCE 1    /* high performance */</a>
<a name="72"><span class="lineNum">      72 </span>            : #define POLICY_POWERSAVE 2      /* high power saving */</a>
<a name="73"><span class="lineNum">      73 </span>            : #define POLICY_POWER_SUPERSAVE 3 /* possibly even more power saving */</a>
<a name="74"><span class="lineNum">      74 </span>            : </a>
<a name="75"><span class="lineNum">      75 </span>            : #ifdef CONFIG_PCIEASPM_PERFORMANCE</a>
<a name="76"><span class="lineNum">      76 </span>            : static int aspm_policy = POLICY_PERFORMANCE;</a>
<a name="77"><span class="lineNum">      77 </span>            : #elif defined CONFIG_PCIEASPM_POWERSAVE</a>
<a name="78"><span class="lineNum">      78 </span>            : static int aspm_policy = POLICY_POWERSAVE;</a>
<a name="79"><span class="lineNum">      79 </span>            : #elif defined CONFIG_PCIEASPM_POWER_SUPERSAVE</a>
<a name="80"><span class="lineNum">      80 </span>            : static int aspm_policy = POLICY_POWER_SUPERSAVE;</a>
<a name="81"><span class="lineNum">      81 </span>            : #else</a>
<a name="82"><span class="lineNum">      82 </span>            : static int aspm_policy;</a>
<a name="83"><span class="lineNum">      83 </span>            : #endif</a>
<a name="84"><span class="lineNum">      84 </span>            : </a>
<a name="85"><span class="lineNum">      85 </span>            : static const char *policy_str[] = {</a>
<a name="86"><span class="lineNum">      86 </span>            :         [POLICY_DEFAULT] = &quot;default&quot;,</a>
<a name="87"><span class="lineNum">      87 </span>            :         [POLICY_PERFORMANCE] = &quot;performance&quot;,</a>
<a name="88"><span class="lineNum">      88 </span>            :         [POLICY_POWERSAVE] = &quot;powersave&quot;,</a>
<a name="89"><span class="lineNum">      89 </span>            :         [POLICY_POWER_SUPERSAVE] = &quot;powersupersave&quot;</a>
<a name="90"><span class="lineNum">      90 </span>            : };</a>
<a name="91"><span class="lineNum">      91 </span>            : </a>
<a name="92"><span class="lineNum">      92 </span>            : #define LINK_RETRAIN_TIMEOUT HZ</a>
<a name="93"><span class="lineNum">      93 </span>            : </a>
<a name="94"><span class="lineNum">      94 </span>            : /*</a>
<a name="95"><span class="lineNum">      95 </span>            :  * The L1 PM substate capability is only implemented in function 0 in a</a>
<a name="96"><span class="lineNum">      96 </span>            :  * multi function device.</a>
<a name="97"><span class="lineNum">      97 </span>            :  */</a>
<a name="98"><span class="lineNum">      98 </span>            : static struct pci_dev *pci_function_0(struct pci_bus *linkbus)</a>
<a name="99"><span class="lineNum">      99 </span>            : {</a>
<a name="100"><span class="lineNum">     100 </span>            :         struct pci_dev *child;</a>
<a name="101"><span class="lineNum">     101 </span>            : </a>
<a name="102"><span class="lineNum">     102 </span><span class="lineNoCov">          0 :         list_for_each_entry(child, &amp;linkbus-&gt;devices, bus_list)</span></a>
<a name="103"><span class="lineNum">     103 </span><span class="lineNoCov">          0 :                 if (PCI_FUNC(child-&gt;devfn) == 0)</span></a>
<a name="104"><span class="lineNum">     104 </span>            :                         return child;</a>
<a name="105"><span class="lineNum">     105 </span>            :         return NULL;</a>
<a name="106"><span class="lineNum">     106 </span>            : }</a>
<a name="107"><span class="lineNum">     107 </span>            : </a>
<a name="108"><span class="lineNum">     108 </span>            : static int policy_to_aspm_state(struct pcie_link_state *link)</a>
<a name="109"><span class="lineNum">     109 </span>            : {</a>
<a name="110"><span class="lineNum">     110 </span><span class="lineNoCov">          0 :         switch (aspm_policy) {</span></a>
<a name="111"><span class="lineNum">     111 </span>            :         case POLICY_PERFORMANCE:</a>
<a name="112"><span class="lineNum">     112 </span>            :                 /* Disable ASPM and Clock PM */</a>
<a name="113"><span class="lineNum">     113 </span>            :                 return 0;</a>
<a name="114"><span class="lineNum">     114 </span>            :         case POLICY_POWERSAVE:</a>
<a name="115"><span class="lineNum">     115 </span>            :                 /* Enable ASPM L0s/L1 */</a>
<a name="116"><span class="lineNum">     116 </span>            :                 return (ASPM_STATE_L0S | ASPM_STATE_L1);</a>
<a name="117"><span class="lineNum">     117 </span>            :         case POLICY_POWER_SUPERSAVE:</a>
<a name="118"><span class="lineNum">     118 </span>            :                 /* Enable Everything */</a>
<a name="119"><span class="lineNum">     119 </span>            :                 return ASPM_STATE_ALL;</a>
<a name="120"><span class="lineNum">     120 </span>            :         case POLICY_DEFAULT:</a>
<a name="121"><span class="lineNum">     121 </span><span class="lineNoCov">          0 :                 return link-&gt;aspm_default;</span></a>
<a name="122"><span class="lineNum">     122 </span>            :         }</a>
<a name="123"><span class="lineNum">     123 </span>            :         return 0;</a>
<a name="124"><span class="lineNum">     124 </span>            : }</a>
<a name="125"><span class="lineNum">     125 </span>            : </a>
<a name="126"><span class="lineNum">     126 </span>            : static int policy_to_clkpm_state(struct pcie_link_state *link)</a>
<a name="127"><span class="lineNum">     127 </span>            : {</a>
<a name="128"><span class="lineNum">     128 </span><span class="lineNoCov">          0 :         switch (aspm_policy) {</span></a>
<a name="129"><span class="lineNum">     129 </span>            :         case POLICY_PERFORMANCE:</a>
<a name="130"><span class="lineNum">     130 </span>            :                 /* Disable ASPM and Clock PM */</a>
<a name="131"><span class="lineNum">     131 </span>            :                 return 0;</a>
<a name="132"><span class="lineNum">     132 </span>            :         case POLICY_POWERSAVE:</a>
<a name="133"><span class="lineNum">     133 </span>            :         case POLICY_POWER_SUPERSAVE:</a>
<a name="134"><span class="lineNum">     134 </span>            :                 /* Enable Clock PM */</a>
<a name="135"><span class="lineNum">     135 </span>            :                 return 1;</a>
<a name="136"><span class="lineNum">     136 </span>            :         case POLICY_DEFAULT:</a>
<a name="137"><span class="lineNum">     137 </span><span class="lineNoCov">          0 :                 return link-&gt;clkpm_default;</span></a>
<a name="138"><span class="lineNum">     138 </span>            :         }</a>
<a name="139"><span class="lineNum">     139 </span>            :         return 0;</a>
<a name="140"><span class="lineNum">     140 </span>            : }</a>
<a name="141"><span class="lineNum">     141 </span>            : </a>
<a name="142"><span class="lineNum">     142 </span><span class="lineNoCov">          0 : static void pcie_set_clkpm_nocheck(struct pcie_link_state *link, int enable)</span></a>
<a name="143"><span class="lineNum">     143 </span>            : {</a>
<a name="144"><span class="lineNum">     144 </span>            :         struct pci_dev *child;</a>
<a name="145"><span class="lineNum">     145 </span><span class="lineNoCov">          0 :         struct pci_bus *linkbus = link-&gt;pdev-&gt;subordinate;</span></a>
<a name="146"><span class="lineNum">     146 </span><span class="lineNoCov">          0 :         u32 val = enable ? PCI_EXP_LNKCTL_CLKREQ_EN : 0;</span></a>
<a name="147"><span class="lineNum">     147 </span>            : </a>
<a name="148"><span class="lineNum">     148 </span><span class="lineNoCov">          0 :         list_for_each_entry(child, &amp;linkbus-&gt;devices, bus_list)</span></a>
<a name="149"><span class="lineNum">     149 </span><span class="lineNoCov">          0 :                 pcie_capability_clear_and_set_word(child, PCI_EXP_LNKCTL,</span></a>
<a name="150"><span class="lineNum">     150 </span>            :                                                    PCI_EXP_LNKCTL_CLKREQ_EN,</a>
<a name="151"><span class="lineNum">     151 </span>            :                                                    val);</a>
<a name="152"><span class="lineNum">     152 </span><span class="lineNoCov">          0 :         link-&gt;clkpm_enabled = !!enable;</span></a>
<a name="153"><span class="lineNum">     153 </span><span class="lineNoCov">          0 : }</span></a>
<a name="154"><span class="lineNum">     154 </span>            : </a>
<a name="155"><span class="lineNum">     155 </span>            : static void pcie_set_clkpm(struct pcie_link_state *link, int enable)</a>
<a name="156"><span class="lineNum">     156 </span>            : {</a>
<a name="157"><span class="lineNum">     157 </span>            :         /*</a>
<a name="158"><span class="lineNum">     158 </span>            :          * Don't enable Clock PM if the link is not Clock PM capable</a>
<a name="159"><span class="lineNum">     159 </span>            :          * or Clock PM is disabled</a>
<a name="160"><span class="lineNum">     160 </span>            :          */</a>
<a name="161"><span class="lineNum">     161 </span><span class="lineNoCov">          0 :         if (!link-&gt;clkpm_capable || link-&gt;clkpm_disable)</span></a>
<a name="162"><span class="lineNum">     162 </span><span class="lineNoCov">          0 :                 enable = 0;</span></a>
<a name="163"><span class="lineNum">     163 </span>            :         /* Need nothing if the specified equals to current state */</a>
<a name="164"><span class="lineNum">     164 </span><span class="lineNoCov">          0 :         if (link-&gt;clkpm_enabled == enable)</span></a>
<a name="165"><span class="lineNum">     165 </span>            :                 return;</a>
<a name="166"><span class="lineNum">     166 </span><span class="lineNoCov">          0 :         pcie_set_clkpm_nocheck(link, enable);</span></a>
<a name="167"><span class="lineNum">     167 </span>            : }</a>
<a name="168"><span class="lineNum">     168 </span>            : </a>
<a name="169"><span class="lineNum">     169 </span><span class="lineNoCov">          0 : static void pcie_clkpm_cap_init(struct pcie_link_state *link, int blacklist)</span></a>
<a name="170"><span class="lineNum">     170 </span>            : {</a>
<a name="171"><span class="lineNum">     171 </span><span class="lineNoCov">          0 :         int capable = 1, enabled = 1;</span></a>
<a name="172"><span class="lineNum">     172 </span>            :         u32 reg32;</a>
<a name="173"><span class="lineNum">     173 </span>            :         u16 reg16;</a>
<a name="174"><span class="lineNum">     174 </span>            :         struct pci_dev *child;</a>
<a name="175"><span class="lineNum">     175 </span><span class="lineNoCov">          0 :         struct pci_bus *linkbus = link-&gt;pdev-&gt;subordinate;</span></a>
<a name="176"><span class="lineNum">     176 </span>            : </a>
<a name="177"><span class="lineNum">     177 </span>            :         /* All functions should have the same cap and state, take the worst */</a>
<a name="178"><span class="lineNum">     178 </span><span class="lineNoCov">          0 :         list_for_each_entry(child, &amp;linkbus-&gt;devices, bus_list) {</span></a>
<a name="179"><span class="lineNum">     179 </span><span class="lineNoCov">          0 :                 pcie_capability_read_dword(child, PCI_EXP_LNKCAP, &amp;reg32);</span></a>
<a name="180"><span class="lineNum">     180 </span><span class="lineNoCov">          0 :                 if (!(reg32 &amp; PCI_EXP_LNKCAP_CLKPM)) {</span></a>
<a name="181"><span class="lineNum">     181 </span>            :                         capable = 0;</a>
<a name="182"><span class="lineNum">     182 </span>            :                         enabled = 0;</a>
<a name="183"><span class="lineNum">     183 </span>            :                         break;</a>
<a name="184"><span class="lineNum">     184 </span>            :                 }</a>
<a name="185"><span class="lineNum">     185 </span><span class="lineNoCov">          0 :                 pcie_capability_read_word(child, PCI_EXP_LNKCTL, &amp;reg16);</span></a>
<a name="186"><span class="lineNum">     186 </span><span class="lineNoCov">          0 :                 if (!(reg16 &amp; PCI_EXP_LNKCTL_CLKREQ_EN))</span></a>
<a name="187"><span class="lineNum">     187 </span><span class="lineNoCov">          0 :                         enabled = 0;</span></a>
<a name="188"><span class="lineNum">     188 </span>            :         }</a>
<a name="189"><span class="lineNum">     189 </span><span class="lineNoCov">          0 :         link-&gt;clkpm_enabled = enabled;</span></a>
<a name="190"><span class="lineNum">     190 </span><span class="lineNoCov">          0 :         link-&gt;clkpm_default = enabled;</span></a>
<a name="191"><span class="lineNum">     191 </span><span class="lineNoCov">          0 :         link-&gt;clkpm_capable = capable;</span></a>
<a name="192"><span class="lineNum">     192 </span><span class="lineNoCov">          0 :         link-&gt;clkpm_disable = blacklist ? 1 : 0;</span></a>
<a name="193"><span class="lineNum">     193 </span><span class="lineNoCov">          0 : }</span></a>
<a name="194"><span class="lineNum">     194 </span>            : </a>
<a name="195"><span class="lineNum">     195 </span><span class="lineNoCov">          0 : static bool pcie_retrain_link(struct pcie_link_state *link)</span></a>
<a name="196"><span class="lineNum">     196 </span>            : {</a>
<a name="197"><span class="lineNum">     197 </span><span class="lineNoCov">          0 :         struct pci_dev *parent = link-&gt;pdev;</span></a>
<a name="198"><span class="lineNum">     198 </span>            :         unsigned long end_jiffies;</a>
<a name="199"><span class="lineNum">     199 </span>            :         u16 reg16;</a>
<a name="200"><span class="lineNum">     200 </span>            : </a>
<a name="201"><span class="lineNum">     201 </span><span class="lineNoCov">          0 :         pcie_capability_read_word(parent, PCI_EXP_LNKCTL, &amp;reg16);</span></a>
<a name="202"><span class="lineNum">     202 </span><span class="lineNoCov">          0 :         reg16 |= PCI_EXP_LNKCTL_RL;</span></a>
<a name="203"><span class="lineNum">     203 </span><span class="lineNoCov">          0 :         pcie_capability_write_word(parent, PCI_EXP_LNKCTL, reg16);</span></a>
<a name="204"><span class="lineNum">     204 </span><span class="lineNoCov">          0 :         if (parent-&gt;clear_retrain_link) {</span></a>
<a name="205"><span class="lineNum">     205 </span>            :                 /*</a>
<a name="206"><span class="lineNum">     206 </span>            :                  * Due to an erratum in some devices the Retrain Link bit</a>
<a name="207"><span class="lineNum">     207 </span>            :                  * needs to be cleared again manually to allow the link</a>
<a name="208"><span class="lineNum">     208 </span>            :                  * training to succeed.</a>
<a name="209"><span class="lineNum">     209 </span>            :                  */</a>
<a name="210"><span class="lineNum">     210 </span><span class="lineNoCov">          0 :                 reg16 &amp;= ~PCI_EXP_LNKCTL_RL;</span></a>
<a name="211"><span class="lineNum">     211 </span><span class="lineNoCov">          0 :                 pcie_capability_write_word(parent, PCI_EXP_LNKCTL, reg16);</span></a>
<a name="212"><span class="lineNum">     212 </span>            :         }</a>
<a name="213"><span class="lineNum">     213 </span>            : </a>
<a name="214"><span class="lineNum">     214 </span>            :         /* Wait for link training end. Break out after waiting for timeout */</a>
<a name="215"><span class="lineNum">     215 </span><span class="lineNoCov">          0 :         end_jiffies = jiffies + LINK_RETRAIN_TIMEOUT;</span></a>
<a name="216"><span class="lineNum">     216 </span>            :         do {</a>
<a name="217"><span class="lineNum">     217 </span><span class="lineNoCov">          0 :                 pcie_capability_read_word(parent, PCI_EXP_LNKSTA, &amp;reg16);</span></a>
<a name="218"><span class="lineNum">     218 </span><span class="lineNoCov">          0 :                 if (!(reg16 &amp; PCI_EXP_LNKSTA_LT))</span></a>
<a name="219"><span class="lineNum">     219 </span>            :                         break;</a>
<a name="220"><span class="lineNum">     220 </span><span class="lineNoCov">          0 :                 msleep(1);</span></a>
<a name="221"><span class="lineNum">     221 </span><span class="lineNoCov">          0 :         } while (time_before(jiffies, end_jiffies));</span></a>
<a name="222"><span class="lineNum">     222 </span><span class="lineNoCov">          0 :         return !(reg16 &amp; PCI_EXP_LNKSTA_LT);</span></a>
<a name="223"><span class="lineNum">     223 </span>            : }</a>
<a name="224"><span class="lineNum">     224 </span>            : </a>
<a name="225"><span class="lineNum">     225 </span>            : /*</a>
<a name="226"><span class="lineNum">     226 </span>            :  * pcie_aspm_configure_common_clock: check if the 2 ends of a link</a>
<a name="227"><span class="lineNum">     227 </span>            :  *   could use common clock. If they are, configure them to use the</a>
<a name="228"><span class="lineNum">     228 </span>            :  *   common clock. That will reduce the ASPM state exit latency.</a>
<a name="229"><span class="lineNum">     229 </span>            :  */</a>
<a name="230"><span class="lineNum">     230 </span><span class="lineNoCov">          0 : static void pcie_aspm_configure_common_clock(struct pcie_link_state *link)</span></a>
<a name="231"><span class="lineNum">     231 </span>            : {</a>
<a name="232"><span class="lineNum">     232 </span><span class="lineNoCov">          0 :         int same_clock = 1;</span></a>
<a name="233"><span class="lineNum">     233 </span>            :         u16 reg16, parent_reg, child_reg[8];</a>
<a name="234"><span class="lineNum">     234 </span><span class="lineNoCov">          0 :         struct pci_dev *child, *parent = link-&gt;pdev;</span></a>
<a name="235"><span class="lineNum">     235 </span><span class="lineNoCov">          0 :         struct pci_bus *linkbus = parent-&gt;subordinate;</span></a>
<a name="236"><span class="lineNum">     236 </span>            :         /*</a>
<a name="237"><span class="lineNum">     237 </span>            :          * All functions of a slot should have the same Slot Clock</a>
<a name="238"><span class="lineNum">     238 </span>            :          * Configuration, so just check one function</a>
<a name="239"><span class="lineNum">     239 </span>            :          */</a>
<a name="240"><span class="lineNum">     240 </span><span class="lineNoCov">          0 :         child = list_entry(linkbus-&gt;devices.next, struct pci_dev, bus_list);</span></a>
<a name="241"><span class="lineNum">     241 </span><span class="lineNoCov">          0 :         BUG_ON(!pci_is_pcie(child));</span></a>
<a name="242"><span class="lineNum">     242 </span>            : </a>
<a name="243"><span class="lineNum">     243 </span>            :         /* Check downstream component if bit Slot Clock Configuration is 1 */</a>
<a name="244"><span class="lineNum">     244 </span><span class="lineNoCov">          0 :         pcie_capability_read_word(child, PCI_EXP_LNKSTA, &amp;reg16);</span></a>
<a name="245"><span class="lineNum">     245 </span><span class="lineNoCov">          0 :         if (!(reg16 &amp; PCI_EXP_LNKSTA_SLC))</span></a>
<a name="246"><span class="lineNum">     246 </span><span class="lineNoCov">          0 :                 same_clock = 0;</span></a>
<a name="247"><span class="lineNum">     247 </span>            : </a>
<a name="248"><span class="lineNum">     248 </span>            :         /* Check upstream component if bit Slot Clock Configuration is 1 */</a>
<a name="249"><span class="lineNum">     249 </span><span class="lineNoCov">          0 :         pcie_capability_read_word(parent, PCI_EXP_LNKSTA, &amp;reg16);</span></a>
<a name="250"><span class="lineNum">     250 </span><span class="lineNoCov">          0 :         if (!(reg16 &amp; PCI_EXP_LNKSTA_SLC))</span></a>
<a name="251"><span class="lineNum">     251 </span><span class="lineNoCov">          0 :                 same_clock = 0;</span></a>
<a name="252"><span class="lineNum">     252 </span>            : </a>
<a name="253"><span class="lineNum">     253 </span>            :         /* Port might be already in common clock mode */</a>
<a name="254"><span class="lineNum">     254 </span><span class="lineNoCov">          0 :         pcie_capability_read_word(parent, PCI_EXP_LNKCTL, &amp;reg16);</span></a>
<a name="255"><span class="lineNum">     255 </span><span class="lineNoCov">          0 :         if (same_clock &amp;&amp; (reg16 &amp; PCI_EXP_LNKCTL_CCC)) {</span></a>
<a name="256"><span class="lineNum">     256 </span><span class="lineNoCov">          0 :                 bool consistent = true;</span></a>
<a name="257"><span class="lineNum">     257 </span>            : </a>
<a name="258"><span class="lineNum">     258 </span><span class="lineNoCov">          0 :                 list_for_each_entry(child, &amp;linkbus-&gt;devices, bus_list) {</span></a>
<a name="259"><span class="lineNum">     259 </span><span class="lineNoCov">          0 :                         pcie_capability_read_word(child, PCI_EXP_LNKCTL,</span></a>
<a name="260"><span class="lineNum">     260 </span>            :                                                   &amp;reg16);</a>
<a name="261"><span class="lineNum">     261 </span><span class="lineNoCov">          0 :                         if (!(reg16 &amp; PCI_EXP_LNKCTL_CCC)) {</span></a>
<a name="262"><span class="lineNum">     262 </span>            :                                 consistent = false;</a>
<a name="263"><span class="lineNum">     263 </span>            :                                 break;</a>
<a name="264"><span class="lineNum">     264 </span>            :                         }</a>
<a name="265"><span class="lineNum">     265 </span>            :                 }</a>
<a name="266"><span class="lineNum">     266 </span><span class="lineNoCov">          0 :                 if (consistent)</span></a>
<a name="267"><span class="lineNum">     267 </span><span class="lineNoCov">          0 :                         return;</span></a>
<a name="268"><span class="lineNum">     268 </span><span class="lineNoCov">          0 :                 pci_info(parent, &quot;ASPM: current common clock configuration is inconsistent, reconfiguring\n&quot;);</span></a>
<a name="269"><span class="lineNum">     269 </span>            :         }</a>
<a name="270"><span class="lineNum">     270 </span>            : </a>
<a name="271"><span class="lineNum">     271 </span>            :         /* Configure downstream component, all functions */</a>
<a name="272"><span class="lineNum">     272 </span><span class="lineNoCov">          0 :         list_for_each_entry(child, &amp;linkbus-&gt;devices, bus_list) {</span></a>
<a name="273"><span class="lineNum">     273 </span><span class="lineNoCov">          0 :                 pcie_capability_read_word(child, PCI_EXP_LNKCTL, &amp;reg16);</span></a>
<a name="274"><span class="lineNum">     274 </span><span class="lineNoCov">          0 :                 child_reg[PCI_FUNC(child-&gt;devfn)] = reg16;</span></a>
<a name="275"><span class="lineNum">     275 </span><span class="lineNoCov">          0 :                 if (same_clock)</span></a>
<a name="276"><span class="lineNum">     276 </span><span class="lineNoCov">          0 :                         reg16 |= PCI_EXP_LNKCTL_CCC;</span></a>
<a name="277"><span class="lineNum">     277 </span>            :                 else</a>
<a name="278"><span class="lineNum">     278 </span><span class="lineNoCov">          0 :                         reg16 &amp;= ~PCI_EXP_LNKCTL_CCC;</span></a>
<a name="279"><span class="lineNum">     279 </span><span class="lineNoCov">          0 :                 pcie_capability_write_word(child, PCI_EXP_LNKCTL, reg16);</span></a>
<a name="280"><span class="lineNum">     280 </span>            :         }</a>
<a name="281"><span class="lineNum">     281 </span>            : </a>
<a name="282"><span class="lineNum">     282 </span>            :         /* Configure upstream component */</a>
<a name="283"><span class="lineNum">     283 </span><span class="lineNoCov">          0 :         pcie_capability_read_word(parent, PCI_EXP_LNKCTL, &amp;reg16);</span></a>
<a name="284"><span class="lineNum">     284 </span><span class="lineNoCov">          0 :         parent_reg = reg16;</span></a>
<a name="285"><span class="lineNum">     285 </span><span class="lineNoCov">          0 :         if (same_clock)</span></a>
<a name="286"><span class="lineNum">     286 </span><span class="lineNoCov">          0 :                 reg16 |= PCI_EXP_LNKCTL_CCC;</span></a>
<a name="287"><span class="lineNum">     287 </span>            :         else</a>
<a name="288"><span class="lineNum">     288 </span><span class="lineNoCov">          0 :                 reg16 &amp;= ~PCI_EXP_LNKCTL_CCC;</span></a>
<a name="289"><span class="lineNum">     289 </span><span class="lineNoCov">          0 :         pcie_capability_write_word(parent, PCI_EXP_LNKCTL, reg16);</span></a>
<a name="290"><span class="lineNum">     290 </span>            : </a>
<a name="291"><span class="lineNum">     291 </span><span class="lineNoCov">          0 :         if (pcie_retrain_link(link))</span></a>
<a name="292"><span class="lineNum">     292 </span>            :                 return;</a>
<a name="293"><span class="lineNum">     293 </span>            : </a>
<a name="294"><span class="lineNum">     294 </span>            :         /* Training failed. Restore common clock configurations */</a>
<a name="295"><span class="lineNum">     295 </span><span class="lineNoCov">          0 :         pci_err(parent, &quot;ASPM: Could not configure common clock\n&quot;);</span></a>
<a name="296"><span class="lineNum">     296 </span><span class="lineNoCov">          0 :         list_for_each_entry(child, &amp;linkbus-&gt;devices, bus_list)</span></a>
<a name="297"><span class="lineNum">     297 </span><span class="lineNoCov">          0 :                 pcie_capability_write_word(child, PCI_EXP_LNKCTL,</span></a>
<a name="298"><span class="lineNum">     298 </span><span class="lineNoCov">          0 :                                            child_reg[PCI_FUNC(child-&gt;devfn)]);</span></a>
<a name="299"><span class="lineNum">     299 </span><span class="lineNoCov">          0 :         pcie_capability_write_word(parent, PCI_EXP_LNKCTL, parent_reg);</span></a>
<a name="300"><span class="lineNum">     300 </span>            : }</a>
<a name="301"><span class="lineNum">     301 </span>            : </a>
<a name="302"><span class="lineNum">     302 </span>            : /* Convert L0s latency encoding to ns */</a>
<a name="303"><span class="lineNum">     303 </span>            : static u32 calc_l0s_latency(u32 lnkcap)</a>
<a name="304"><span class="lineNum">     304 </span>            : {</a>
<a name="305"><span class="lineNum">     305 </span><span class="lineNoCov">          0 :         u32 encoding = (lnkcap &amp; PCI_EXP_LNKCAP_L0SEL) &gt;&gt; 12;</span></a>
<a name="306"><span class="lineNum">     306 </span>            : </a>
<a name="307"><span class="lineNum">     307 </span><span class="lineNoCov">          0 :         if (encoding == 0x7)</span></a>
<a name="308"><span class="lineNum">     308 </span>            :                 return (5 * 1000);      /* &gt; 4us */</a>
<a name="309"><span class="lineNum">     309 </span><span class="lineNoCov">          0 :         return (64 &lt;&lt; encoding);</span></a>
<a name="310"><span class="lineNum">     310 </span>            : }</a>
<a name="311"><span class="lineNum">     311 </span>            : </a>
<a name="312"><span class="lineNum">     312 </span>            : /* Convert L0s acceptable latency encoding to ns */</a>
<a name="313"><span class="lineNum">     313 </span>            : static u32 calc_l0s_acceptable(u32 encoding)</a>
<a name="314"><span class="lineNum">     314 </span>            : {</a>
<a name="315"><span class="lineNum">     315 </span><span class="lineNoCov">          0 :         if (encoding == 0x7)</span></a>
<a name="316"><span class="lineNum">     316 </span>            :                 return -1U;</a>
<a name="317"><span class="lineNum">     317 </span><span class="lineNoCov">          0 :         return (64 &lt;&lt; encoding);</span></a>
<a name="318"><span class="lineNum">     318 </span>            : }</a>
<a name="319"><span class="lineNum">     319 </span>            : </a>
<a name="320"><span class="lineNum">     320 </span>            : /* Convert L1 latency encoding to ns */</a>
<a name="321"><span class="lineNum">     321 </span>            : static u32 calc_l1_latency(u32 lnkcap)</a>
<a name="322"><span class="lineNum">     322 </span>            : {</a>
<a name="323"><span class="lineNum">     323 </span><span class="lineNoCov">          0 :         u32 encoding = (lnkcap &amp; PCI_EXP_LNKCAP_L1EL) &gt;&gt; 15;</span></a>
<a name="324"><span class="lineNum">     324 </span>            : </a>
<a name="325"><span class="lineNum">     325 </span><span class="lineNoCov">          0 :         if (encoding == 0x7)</span></a>
<a name="326"><span class="lineNum">     326 </span>            :                 return (65 * 1000);     /* &gt; 64us */</a>
<a name="327"><span class="lineNum">     327 </span><span class="lineNoCov">          0 :         return (1000 &lt;&lt; encoding);</span></a>
<a name="328"><span class="lineNum">     328 </span>            : }</a>
<a name="329"><span class="lineNum">     329 </span>            : </a>
<a name="330"><span class="lineNum">     330 </span>            : /* Convert L1 acceptable latency encoding to ns */</a>
<a name="331"><span class="lineNum">     331 </span>            : static u32 calc_l1_acceptable(u32 encoding)</a>
<a name="332"><span class="lineNum">     332 </span>            : {</a>
<a name="333"><span class="lineNum">     333 </span><span class="lineNoCov">          0 :         if (encoding == 0x7)</span></a>
<a name="334"><span class="lineNum">     334 </span>            :                 return -1U;</a>
<a name="335"><span class="lineNum">     335 </span><span class="lineNoCov">          0 :         return (1000 &lt;&lt; encoding);</span></a>
<a name="336"><span class="lineNum">     336 </span>            : }</a>
<a name="337"><span class="lineNum">     337 </span>            : </a>
<a name="338"><span class="lineNum">     338 </span>            : /* Convert L1SS T_pwr encoding to usec */</a>
<a name="339"><span class="lineNum">     339 </span><span class="lineNoCov">          0 : static u32 calc_l1ss_pwron(struct pci_dev *pdev, u32 scale, u32 val)</span></a>
<a name="340"><span class="lineNum">     340 </span>            : {</a>
<a name="341"><span class="lineNum">     341 </span><span class="lineNoCov">          0 :         switch (scale) {</span></a>
<a name="342"><span class="lineNum">     342 </span>            :         case 0:</a>
<a name="343"><span class="lineNum">     343 </span><span class="lineNoCov">          0 :                 return val * 2;</span></a>
<a name="344"><span class="lineNum">     344 </span>            :         case 1:</a>
<a name="345"><span class="lineNum">     345 </span><span class="lineNoCov">          0 :                 return val * 10;</span></a>
<a name="346"><span class="lineNum">     346 </span>            :         case 2:</a>
<a name="347"><span class="lineNum">     347 </span><span class="lineNoCov">          0 :                 return val * 100;</span></a>
<a name="348"><span class="lineNum">     348 </span>            :         }</a>
<a name="349"><span class="lineNum">     349 </span><span class="lineNoCov">          0 :         pci_err(pdev, &quot;%s: Invalid T_PwrOn scale: %u\n&quot;, __func__, scale);</span></a>
<a name="350"><span class="lineNum">     350 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="351"><span class="lineNum">     351 </span>            : }</a>
<a name="352"><span class="lineNum">     352 </span>            : </a>
<a name="353"><span class="lineNum">     353 </span><span class="lineNoCov">          0 : static void encode_l12_threshold(u32 threshold_us, u32 *scale, u32 *value)</span></a>
<a name="354"><span class="lineNum">     354 </span>            : {</a>
<a name="355"><span class="lineNum">     355 </span><span class="lineNoCov">          0 :         u32 threshold_ns = threshold_us * 1000;</span></a>
<a name="356"><span class="lineNum">     356 </span>            : </a>
<a name="357"><span class="lineNum">     357 </span>            :         /* See PCIe r3.1, sec 7.33.3 and sec 6.18 */</a>
<a name="358"><span class="lineNum">     358 </span><span class="lineNoCov">          0 :         if (threshold_ns &lt; 32) {</span></a>
<a name="359"><span class="lineNum">     359 </span><span class="lineNoCov">          0 :                 *scale = 0;</span></a>
<a name="360"><span class="lineNum">     360 </span><span class="lineNoCov">          0 :                 *value = threshold_ns;</span></a>
<a name="361"><span class="lineNum">     361 </span><span class="lineNoCov">          0 :         } else if (threshold_ns &lt; 1024) {</span></a>
<a name="362"><span class="lineNum">     362 </span><span class="lineNoCov">          0 :                 *scale = 1;</span></a>
<a name="363"><span class="lineNum">     363 </span><span class="lineNoCov">          0 :                 *value = threshold_ns &gt;&gt; 5;</span></a>
<a name="364"><span class="lineNum">     364 </span><span class="lineNoCov">          0 :         } else if (threshold_ns &lt; 32768) {</span></a>
<a name="365"><span class="lineNum">     365 </span><span class="lineNoCov">          0 :                 *scale = 2;</span></a>
<a name="366"><span class="lineNum">     366 </span><span class="lineNoCov">          0 :                 *value = threshold_ns &gt;&gt; 10;</span></a>
<a name="367"><span class="lineNum">     367 </span><span class="lineNoCov">          0 :         } else if (threshold_ns &lt; 1048576) {</span></a>
<a name="368"><span class="lineNum">     368 </span><span class="lineNoCov">          0 :                 *scale = 3;</span></a>
<a name="369"><span class="lineNum">     369 </span><span class="lineNoCov">          0 :                 *value = threshold_ns &gt;&gt; 15;</span></a>
<a name="370"><span class="lineNum">     370 </span><span class="lineNoCov">          0 :         } else if (threshold_ns &lt; 33554432) {</span></a>
<a name="371"><span class="lineNum">     371 </span><span class="lineNoCov">          0 :                 *scale = 4;</span></a>
<a name="372"><span class="lineNum">     372 </span><span class="lineNoCov">          0 :                 *value = threshold_ns &gt;&gt; 20;</span></a>
<a name="373"><span class="lineNum">     373 </span>            :         } else {</a>
<a name="374"><span class="lineNum">     374 </span><span class="lineNoCov">          0 :                 *scale = 5;</span></a>
<a name="375"><span class="lineNum">     375 </span><span class="lineNoCov">          0 :                 *value = threshold_ns &gt;&gt; 25;</span></a>
<a name="376"><span class="lineNum">     376 </span>            :         }</a>
<a name="377"><span class="lineNum">     377 </span><span class="lineNoCov">          0 : }</span></a>
<a name="378"><span class="lineNum">     378 </span>            : </a>
<a name="379"><span class="lineNum">     379 </span><span class="lineNoCov">          0 : static void pcie_aspm_check_latency(struct pci_dev *endpoint)</span></a>
<a name="380"><span class="lineNum">     380 </span>            : {</a>
<a name="381"><span class="lineNum">     381 </span>            :         u32 latency, encoding, lnkcap_up, lnkcap_dw;</a>
<a name="382"><span class="lineNum">     382 </span><span class="lineNoCov">          0 :         u32 l1_switch_latency = 0, latency_up_l0s;</span></a>
<a name="383"><span class="lineNum">     383 </span>            :         u32 latency_up_l1, latency_dw_l0s, latency_dw_l1;</a>
<a name="384"><span class="lineNum">     384 </span>            :         u32 acceptable_l0s, acceptable_l1;</a>
<a name="385"><span class="lineNum">     385 </span>            :         struct pcie_link_state *link;</a>
<a name="386"><span class="lineNum">     386 </span>            : </a>
<a name="387"><span class="lineNum">     387 </span>            :         /* Device not in D0 doesn't need latency check */</a>
<a name="388"><span class="lineNum">     388 </span><span class="lineNoCov">          0 :         if ((endpoint-&gt;current_state != PCI_D0) &amp;&amp;</span></a>
<a name="389"><span class="lineNum">     389 </span>            :             (endpoint-&gt;current_state != PCI_UNKNOWN))</a>
<a name="390"><span class="lineNum">     390 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="391"><span class="lineNum">     391 </span>            : </a>
<a name="392"><span class="lineNum">     392 </span><span class="lineNoCov">          0 :         link = endpoint-&gt;bus-&gt;self-&gt;link_state;</span></a>
<a name="393"><span class="lineNum">     393 </span>            : </a>
<a name="394"><span class="lineNum">     394 </span>            :         /* Calculate endpoint L0s acceptable latency */</a>
<a name="395"><span class="lineNum">     395 </span><span class="lineNoCov">          0 :         encoding = (endpoint-&gt;devcap &amp; PCI_EXP_DEVCAP_L0S) &gt;&gt; 6;</span></a>
<a name="396"><span class="lineNum">     396 </span><span class="lineNoCov">          0 :         acceptable_l0s = calc_l0s_acceptable(encoding);</span></a>
<a name="397"><span class="lineNum">     397 </span>            : </a>
<a name="398"><span class="lineNum">     398 </span>            :         /* Calculate endpoint L1 acceptable latency */</a>
<a name="399"><span class="lineNum">     399 </span><span class="lineNoCov">          0 :         encoding = (endpoint-&gt;devcap &amp; PCI_EXP_DEVCAP_L1) &gt;&gt; 9;</span></a>
<a name="400"><span class="lineNum">     400 </span><span class="lineNoCov">          0 :         acceptable_l1 = calc_l1_acceptable(encoding);</span></a>
<a name="401"><span class="lineNum">     401 </span>            : </a>
<a name="402"><span class="lineNum">     402 </span><span class="lineNoCov">          0 :         while (link) {</span></a>
<a name="403"><span class="lineNum">     403 </span><span class="lineNoCov">          0 :                 struct pci_dev *dev = pci_function_0(link-&gt;pdev-&gt;subordinate);</span></a>
<a name="404"><span class="lineNum">     404 </span>            : </a>
<a name="405"><span class="lineNum">     405 </span>            :                 /* Read direction exit latencies */</a>
<a name="406"><span class="lineNum">     406 </span><span class="lineNoCov">          0 :                 pcie_capability_read_dword(link-&gt;pdev, PCI_EXP_LNKCAP,</span></a>
<a name="407"><span class="lineNum">     407 </span>            :                                            &amp;lnkcap_up);</a>
<a name="408"><span class="lineNum">     408 </span><span class="lineNoCov">          0 :                 pcie_capability_read_dword(dev, PCI_EXP_LNKCAP,</span></a>
<a name="409"><span class="lineNum">     409 </span>            :                                            &amp;lnkcap_dw);</a>
<a name="410"><span class="lineNum">     410 </span><span class="lineNoCov">          0 :                 latency_up_l0s = calc_l0s_latency(lnkcap_up);</span></a>
<a name="411"><span class="lineNum">     411 </span><span class="lineNoCov">          0 :                 latency_up_l1 = calc_l1_latency(lnkcap_up);</span></a>
<a name="412"><span class="lineNum">     412 </span><span class="lineNoCov">          0 :                 latency_dw_l0s = calc_l0s_latency(lnkcap_dw);</span></a>
<a name="413"><span class="lineNum">     413 </span><span class="lineNoCov">          0 :                 latency_dw_l1 = calc_l1_latency(lnkcap_dw);</span></a>
<a name="414"><span class="lineNum">     414 </span>            : </a>
<a name="415"><span class="lineNum">     415 </span>            :                 /* Check upstream direction L0s latency */</a>
<a name="416"><span class="lineNum">     416 </span><span class="lineNoCov">          0 :                 if ((link-&gt;aspm_capable &amp; ASPM_STATE_L0S_UP) &amp;&amp;</span></a>
<a name="417"><span class="lineNum">     417 </span>            :                     (latency_up_l0s &gt; acceptable_l0s))</a>
<a name="418"><span class="lineNum">     418 </span><span class="lineNoCov">          0 :                         link-&gt;aspm_capable &amp;= ~ASPM_STATE_L0S_UP;</span></a>
<a name="419"><span class="lineNum">     419 </span>            : </a>
<a name="420"><span class="lineNum">     420 </span>            :                 /* Check downstream direction L0s latency */</a>
<a name="421"><span class="lineNum">     421 </span><span class="lineNoCov">          0 :                 if ((link-&gt;aspm_capable &amp; ASPM_STATE_L0S_DW) &amp;&amp;</span></a>
<a name="422"><span class="lineNum">     422 </span>            :                     (latency_dw_l0s &gt; acceptable_l0s))</a>
<a name="423"><span class="lineNum">     423 </span><span class="lineNoCov">          0 :                         link-&gt;aspm_capable &amp;= ~ASPM_STATE_L0S_DW;</span></a>
<a name="424"><span class="lineNum">     424 </span>            :                 /*</a>
<a name="425"><span class="lineNum">     425 </span>            :                  * Check L1 latency.</a>
<a name="426"><span class="lineNum">     426 </span>            :                  * Every switch on the path to root complex need 1</a>
<a name="427"><span class="lineNum">     427 </span>            :                  * more microsecond for L1. Spec doesn't mention L0s.</a>
<a name="428"><span class="lineNum">     428 </span>            :                  *</a>
<a name="429"><span class="lineNum">     429 </span>            :                  * The exit latencies for L1 substates are not advertised</a>
<a name="430"><span class="lineNum">     430 </span>            :                  * by a device.  Since the spec also doesn't mention a way</a>
<a name="431"><span class="lineNum">     431 </span>            :                  * to determine max latencies introduced by enabling L1</a>
<a name="432"><span class="lineNum">     432 </span>            :                  * substates on the components, it is not clear how to do</a>
<a name="433"><span class="lineNum">     433 </span>            :                  * a L1 substate exit latency check.  We assume that the</a>
<a name="434"><span class="lineNum">     434 </span>            :                  * L1 exit latencies advertised by a device include L1</a>
<a name="435"><span class="lineNum">     435 </span>            :                  * substate latencies (and hence do not do any check).</a>
<a name="436"><span class="lineNum">     436 </span>            :                  */</a>
<a name="437"><span class="lineNum">     437 </span><span class="lineNoCov">          0 :                 latency = max_t(u32, latency_up_l1, latency_dw_l1);</span></a>
<a name="438"><span class="lineNum">     438 </span><span class="lineNoCov">          0 :                 if ((link-&gt;aspm_capable &amp; ASPM_STATE_L1) &amp;&amp;</span></a>
<a name="439"><span class="lineNum">     439 </span><span class="lineNoCov">          0 :                     (latency + l1_switch_latency &gt; acceptable_l1))</span></a>
<a name="440"><span class="lineNum">     440 </span><span class="lineNoCov">          0 :                         link-&gt;aspm_capable &amp;= ~ASPM_STATE_L1;</span></a>
<a name="441"><span class="lineNum">     441 </span><span class="lineNoCov">          0 :                 l1_switch_latency += 1000;</span></a>
<a name="442"><span class="lineNum">     442 </span>            : </a>
<a name="443"><span class="lineNum">     443 </span><span class="lineNoCov">          0 :                 link = link-&gt;parent;</span></a>
<a name="444"><span class="lineNum">     444 </span>            :         }</a>
<a name="445"><span class="lineNum">     445 </span>            : }</a>
<a name="446"><span class="lineNum">     446 </span>            : </a>
<a name="447"><span class="lineNum">     447 </span><span class="lineNoCov">          0 : static void pci_clear_and_set_dword(struct pci_dev *pdev, int pos,</span></a>
<a name="448"><span class="lineNum">     448 </span>            :                                     u32 clear, u32 set)</a>
<a name="449"><span class="lineNum">     449 </span>            : {</a>
<a name="450"><span class="lineNum">     450 </span>            :         u32 val;</a>
<a name="451"><span class="lineNum">     451 </span>            : </a>
<a name="452"><span class="lineNum">     452 </span><span class="lineNoCov">          0 :         pci_read_config_dword(pdev, pos, &amp;val);</span></a>
<a name="453"><span class="lineNum">     453 </span><span class="lineNoCov">          0 :         val &amp;= ~clear;</span></a>
<a name="454"><span class="lineNum">     454 </span><span class="lineNoCov">          0 :         val |= set;</span></a>
<a name="455"><span class="lineNum">     455 </span><span class="lineNoCov">          0 :         pci_write_config_dword(pdev, pos, val);</span></a>
<a name="456"><span class="lineNum">     456 </span><span class="lineNoCov">          0 : }</span></a>
<a name="457"><span class="lineNum">     457 </span>            : </a>
<a name="458"><span class="lineNum">     458 </span>            : /* Calculate L1.2 PM substate timing parameters */</a>
<a name="459"><span class="lineNum">     459 </span><span class="lineNoCov">          0 : static void aspm_calc_l1ss_info(struct pcie_link_state *link,</span></a>
<a name="460"><span class="lineNum">     460 </span>            :                                 u32 parent_l1ss_cap, u32 child_l1ss_cap)</a>
<a name="461"><span class="lineNum">     461 </span>            : {</a>
<a name="462"><span class="lineNum">     462 </span><span class="lineNoCov">          0 :         struct pci_dev *child = link-&gt;downstream, *parent = link-&gt;pdev;</span></a>
<a name="463"><span class="lineNum">     463 </span>            :         u32 val1, val2, scale1, scale2;</a>
<a name="464"><span class="lineNum">     464 </span>            :         u32 t_common_mode, t_power_on, l1_2_threshold, scale, value;</a>
<a name="465"><span class="lineNum">     465 </span><span class="lineNoCov">          0 :         u32 ctl1 = 0, ctl2 = 0;</span></a>
<a name="466"><span class="lineNum">     466 </span>            :         u32 pctl1, pctl2, cctl1, cctl2;</a>
<a name="467"><span class="lineNum">     467 </span>            :         u32 pl1_2_enables, cl1_2_enables;</a>
<a name="468"><span class="lineNum">     468 </span>            : </a>
<a name="469"><span class="lineNum">     469 </span><span class="lineNoCov">          0 :         if (!(link-&gt;aspm_support &amp; ASPM_STATE_L1_2_MASK))</span></a>
<a name="470"><span class="lineNum">     470 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="471"><span class="lineNum">     471 </span>            : </a>
<a name="472"><span class="lineNum">     472 </span>            :         /* Choose the greater of the two Port Common_Mode_Restore_Times */</a>
<a name="473"><span class="lineNum">     473 </span><span class="lineNoCov">          0 :         val1 = (parent_l1ss_cap &amp; PCI_L1SS_CAP_CM_RESTORE_TIME) &gt;&gt; 8;</span></a>
<a name="474"><span class="lineNum">     474 </span><span class="lineNoCov">          0 :         val2 = (child_l1ss_cap &amp; PCI_L1SS_CAP_CM_RESTORE_TIME) &gt;&gt; 8;</span></a>
<a name="475"><span class="lineNum">     475 </span><span class="lineNoCov">          0 :         t_common_mode = max(val1, val2);</span></a>
<a name="476"><span class="lineNum">     476 </span>            : </a>
<a name="477"><span class="lineNum">     477 </span>            :         /* Choose the greater of the two Port T_POWER_ON times */</a>
<a name="478"><span class="lineNum">     478 </span><span class="lineNoCov">          0 :         val1   = (parent_l1ss_cap &amp; PCI_L1SS_CAP_P_PWR_ON_VALUE) &gt;&gt; 19;</span></a>
<a name="479"><span class="lineNum">     479 </span><span class="lineNoCov">          0 :         scale1 = (parent_l1ss_cap &amp; PCI_L1SS_CAP_P_PWR_ON_SCALE) &gt;&gt; 16;</span></a>
<a name="480"><span class="lineNum">     480 </span><span class="lineNoCov">          0 :         val2   = (child_l1ss_cap &amp; PCI_L1SS_CAP_P_PWR_ON_VALUE) &gt;&gt; 19;</span></a>
<a name="481"><span class="lineNum">     481 </span><span class="lineNoCov">          0 :         scale2 = (child_l1ss_cap &amp; PCI_L1SS_CAP_P_PWR_ON_SCALE) &gt;&gt; 16;</span></a>
<a name="482"><span class="lineNum">     482 </span>            : </a>
<a name="483"><span class="lineNum">     483 </span><span class="lineNoCov">          0 :         if (calc_l1ss_pwron(parent, scale1, val1) &gt;</span></a>
<a name="484"><span class="lineNum">     484 </span><span class="lineNoCov">          0 :             calc_l1ss_pwron(child, scale2, val2)) {</span></a>
<a name="485"><span class="lineNum">     485 </span><span class="lineNoCov">          0 :                 ctl2 |= scale1 | (val1 &lt;&lt; 3);</span></a>
<a name="486"><span class="lineNum">     486 </span><span class="lineNoCov">          0 :                 t_power_on = calc_l1ss_pwron(parent, scale1, val1);</span></a>
<a name="487"><span class="lineNum">     487 </span>            :         } else {</a>
<a name="488"><span class="lineNum">     488 </span><span class="lineNoCov">          0 :                 ctl2 |= scale2 | (val2 &lt;&lt; 3);</span></a>
<a name="489"><span class="lineNum">     489 </span><span class="lineNoCov">          0 :                 t_power_on = calc_l1ss_pwron(child, scale2, val2);</span></a>
<a name="490"><span class="lineNum">     490 </span>            :         }</a>
<a name="491"><span class="lineNum">     491 </span>            : </a>
<a name="492"><span class="lineNum">     492 </span>            :         /*</a>
<a name="493"><span class="lineNum">     493 </span>            :          * Set LTR_L1.2_THRESHOLD to the time required to transition the</a>
<a name="494"><span class="lineNum">     494 </span>            :          * Link from L0 to L1.2 and back to L0 so we enter L1.2 only if</a>
<a name="495"><span class="lineNum">     495 </span>            :          * downstream devices report (via LTR) that they can tolerate at</a>
<a name="496"><span class="lineNum">     496 </span>            :          * least that much latency.</a>
<a name="497"><span class="lineNum">     497 </span>            :          *</a>
<a name="498"><span class="lineNum">     498 </span>            :          * Based on PCIe r3.1, sec 5.5.3.3.1, Figures 5-16 and 5-17, and</a>
<a name="499"><span class="lineNum">     499 </span>            :          * Table 5-11.  T(POWER_OFF) is at most 2us and T(L1.2) is at</a>
<a name="500"><span class="lineNum">     500 </span>            :          * least 4us.</a>
<a name="501"><span class="lineNum">     501 </span>            :          */</a>
<a name="502"><span class="lineNum">     502 </span><span class="lineNoCov">          0 :         l1_2_threshold = 2 + 4 + t_common_mode + t_power_on;</span></a>
<a name="503"><span class="lineNum">     503 </span><span class="lineNoCov">          0 :         encode_l12_threshold(l1_2_threshold, &amp;scale, &amp;value);</span></a>
<a name="504"><span class="lineNum">     504 </span><span class="lineNoCov">          0 :         ctl1 |= t_common_mode &lt;&lt; 8 | scale &lt;&lt; 29 | value &lt;&lt; 16;</span></a>
<a name="505"><span class="lineNum">     505 </span>            : </a>
<a name="506"><span class="lineNum">     506 </span>            :         /* Some broken devices only support dword access to L1 SS */</a>
<a name="507"><span class="lineNum">     507 </span><span class="lineNoCov">          0 :         pci_read_config_dword(parent, parent-&gt;l1ss + PCI_L1SS_CTL1, &amp;pctl1);</span></a>
<a name="508"><span class="lineNum">     508 </span><span class="lineNoCov">          0 :         pci_read_config_dword(parent, parent-&gt;l1ss + PCI_L1SS_CTL2, &amp;pctl2);</span></a>
<a name="509"><span class="lineNum">     509 </span><span class="lineNoCov">          0 :         pci_read_config_dword(child, child-&gt;l1ss + PCI_L1SS_CTL1, &amp;cctl1);</span></a>
<a name="510"><span class="lineNum">     510 </span><span class="lineNoCov">          0 :         pci_read_config_dword(child, child-&gt;l1ss + PCI_L1SS_CTL2, &amp;cctl2);</span></a>
<a name="511"><span class="lineNum">     511 </span>            : </a>
<a name="512"><span class="lineNum">     512 </span><span class="lineNoCov">          0 :         if (ctl1 == pctl1 &amp;&amp; ctl1 == cctl1 &amp;&amp;</span></a>
<a name="513"><span class="lineNum">     513 </span><span class="lineNoCov">          0 :             ctl2 == pctl2 &amp;&amp; ctl2 == cctl2)</span></a>
<a name="514"><span class="lineNum">     514 </span>            :                 return;</a>
<a name="515"><span class="lineNum">     515 </span>            : </a>
<a name="516"><span class="lineNum">     516 </span>            :         /* Disable L1.2 while updating.  See PCIe r5.0, sec 5.5.4, 7.8.3.3 */</a>
<a name="517"><span class="lineNum">     517 </span><span class="lineNoCov">          0 :         pl1_2_enables = pctl1 &amp; PCI_L1SS_CTL1_L1_2_MASK;</span></a>
<a name="518"><span class="lineNum">     518 </span><span class="lineNoCov">          0 :         cl1_2_enables = cctl1 &amp; PCI_L1SS_CTL1_L1_2_MASK;</span></a>
<a name="519"><span class="lineNum">     519 </span>            : </a>
<a name="520"><span class="lineNum">     520 </span><span class="lineNoCov">          0 :         if (pl1_2_enables || cl1_2_enables) {</span></a>
<a name="521"><span class="lineNum">     521 </span><span class="lineNoCov">          0 :                 pci_clear_and_set_dword(child, child-&gt;l1ss + PCI_L1SS_CTL1,</span></a>
<a name="522"><span class="lineNum">     522 </span>            :                                         PCI_L1SS_CTL1_L1_2_MASK, 0);</a>
<a name="523"><span class="lineNum">     523 </span><span class="lineNoCov">          0 :                 pci_clear_and_set_dword(parent, parent-&gt;l1ss + PCI_L1SS_CTL1,</span></a>
<a name="524"><span class="lineNum">     524 </span>            :                                         PCI_L1SS_CTL1_L1_2_MASK, 0);</a>
<a name="525"><span class="lineNum">     525 </span>            :         }</a>
<a name="526"><span class="lineNum">     526 </span>            : </a>
<a name="527"><span class="lineNum">     527 </span>            :         /* Program T_POWER_ON times in both ports */</a>
<a name="528"><span class="lineNum">     528 </span><span class="lineNoCov">          0 :         pci_write_config_dword(parent, parent-&gt;l1ss + PCI_L1SS_CTL2, ctl2);</span></a>
<a name="529"><span class="lineNum">     529 </span><span class="lineNoCov">          0 :         pci_write_config_dword(child, child-&gt;l1ss + PCI_L1SS_CTL2, ctl2);</span></a>
<a name="530"><span class="lineNum">     530 </span>            : </a>
<a name="531"><span class="lineNum">     531 </span>            :         /* Program Common_Mode_Restore_Time in upstream device */</a>
<a name="532"><span class="lineNum">     532 </span><span class="lineNoCov">          0 :         pci_clear_and_set_dword(parent, parent-&gt;l1ss + PCI_L1SS_CTL1,</span></a>
<a name="533"><span class="lineNum">     533 </span>            :                                 PCI_L1SS_CTL1_CM_RESTORE_TIME, ctl1);</a>
<a name="534"><span class="lineNum">     534 </span>            : </a>
<a name="535"><span class="lineNum">     535 </span>            :         /* Program LTR_L1.2_THRESHOLD time in both ports */</a>
<a name="536"><span class="lineNum">     536 </span><span class="lineNoCov">          0 :         pci_clear_and_set_dword(parent, parent-&gt;l1ss + PCI_L1SS_CTL1,</span></a>
<a name="537"><span class="lineNum">     537 </span>            :                                 PCI_L1SS_CTL1_LTR_L12_TH_VALUE |</a>
<a name="538"><span class="lineNum">     538 </span>            :                                 PCI_L1SS_CTL1_LTR_L12_TH_SCALE, ctl1);</a>
<a name="539"><span class="lineNum">     539 </span><span class="lineNoCov">          0 :         pci_clear_and_set_dword(child, child-&gt;l1ss + PCI_L1SS_CTL1,</span></a>
<a name="540"><span class="lineNum">     540 </span>            :                                 PCI_L1SS_CTL1_LTR_L12_TH_VALUE |</a>
<a name="541"><span class="lineNum">     541 </span>            :                                 PCI_L1SS_CTL1_LTR_L12_TH_SCALE, ctl1);</a>
<a name="542"><span class="lineNum">     542 </span>            : </a>
<a name="543"><span class="lineNum">     543 </span><span class="lineNoCov">          0 :         if (pl1_2_enables || cl1_2_enables) {</span></a>
<a name="544"><span class="lineNum">     544 </span><span class="lineNoCov">          0 :                 pci_clear_and_set_dword(parent, parent-&gt;l1ss + PCI_L1SS_CTL1, 0,</span></a>
<a name="545"><span class="lineNum">     545 </span>            :                                         pl1_2_enables);</a>
<a name="546"><span class="lineNum">     546 </span><span class="lineNoCov">          0 :                 pci_clear_and_set_dword(child, child-&gt;l1ss + PCI_L1SS_CTL1, 0,</span></a>
<a name="547"><span class="lineNum">     547 </span>            :                                         cl1_2_enables);</a>
<a name="548"><span class="lineNum">     548 </span>            :         }</a>
<a name="549"><span class="lineNum">     549 </span>            : }</a>
<a name="550"><span class="lineNum">     550 </span>            : </a>
<a name="551"><span class="lineNum">     551 </span><span class="lineNoCov">          0 : static void pcie_aspm_cap_init(struct pcie_link_state *link, int blacklist)</span></a>
<a name="552"><span class="lineNum">     552 </span>            : {</a>
<a name="553"><span class="lineNum">     553 </span><span class="lineNoCov">          0 :         struct pci_dev *child = link-&gt;downstream, *parent = link-&gt;pdev;</span></a>
<a name="554"><span class="lineNum">     554 </span>            :         u32 parent_lnkcap, child_lnkcap;</a>
<a name="555"><span class="lineNum">     555 </span>            :         u16 parent_lnkctl, child_lnkctl;</a>
<a name="556"><span class="lineNum">     556 </span>            :         u32 parent_l1ss_cap, child_l1ss_cap;</a>
<a name="557"><span class="lineNum">     557 </span><span class="lineNoCov">          0 :         u32 parent_l1ss_ctl1 = 0, child_l1ss_ctl1 = 0;</span></a>
<a name="558"><span class="lineNum">     558 </span><span class="lineNoCov">          0 :         struct pci_bus *linkbus = parent-&gt;subordinate;</span></a>
<a name="559"><span class="lineNum">     559 </span>            : </a>
<a name="560"><span class="lineNum">     560 </span><span class="lineNoCov">          0 :         if (blacklist) {</span></a>
<a name="561"><span class="lineNum">     561 </span>            :                 /* Set enabled/disable so that we will disable ASPM later */</a>
<a name="562"><span class="lineNum">     562 </span><span class="lineNoCov">          0 :                 link-&gt;aspm_enabled = ASPM_STATE_ALL;</span></a>
<a name="563"><span class="lineNum">     563 </span><span class="lineNoCov">          0 :                 link-&gt;aspm_disable = ASPM_STATE_ALL;</span></a>
<a name="564"><span class="lineNum">     564 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="565"><span class="lineNum">     565 </span>            :         }</a>
<a name="566"><span class="lineNum">     566 </span>            : </a>
<a name="567"><span class="lineNum">     567 </span>            :         /*</a>
<a name="568"><span class="lineNum">     568 </span>            :          * If ASPM not supported, don't mess with the clocks and link,</a>
<a name="569"><span class="lineNum">     569 </span>            :          * bail out now.</a>
<a name="570"><span class="lineNum">     570 </span>            :          */</a>
<a name="571"><span class="lineNum">     571 </span><span class="lineNoCov">          0 :         pcie_capability_read_dword(parent, PCI_EXP_LNKCAP, &amp;parent_lnkcap);</span></a>
<a name="572"><span class="lineNum">     572 </span><span class="lineNoCov">          0 :         pcie_capability_read_dword(child, PCI_EXP_LNKCAP, &amp;child_lnkcap);</span></a>
<a name="573"><span class="lineNum">     573 </span><span class="lineNoCov">          0 :         if (!(parent_lnkcap &amp; child_lnkcap &amp; PCI_EXP_LNKCAP_ASPMS))</span></a>
<a name="574"><span class="lineNum">     574 </span>            :                 return;</a>
<a name="575"><span class="lineNum">     575 </span>            : </a>
<a name="576"><span class="lineNum">     576 </span>            :         /* Configure common clock before checking latencies */</a>
<a name="577"><span class="lineNum">     577 </span><span class="lineNoCov">          0 :         pcie_aspm_configure_common_clock(link);</span></a>
<a name="578"><span class="lineNum">     578 </span>            : </a>
<a name="579"><span class="lineNum">     579 </span>            :         /*</a>
<a name="580"><span class="lineNum">     580 </span>            :          * Re-read upstream/downstream components' register state after</a>
<a name="581"><span class="lineNum">     581 </span>            :          * clock configuration.  L0s &amp; L1 exit latencies in the otherwise</a>
<a name="582"><span class="lineNum">     582 </span>            :          * read-only Link Capabilities may change depending on common clock</a>
<a name="583"><span class="lineNum">     583 </span>            :          * configuration (PCIe r5.0, sec 7.5.3.6).</a>
<a name="584"><span class="lineNum">     584 </span>            :          */</a>
<a name="585"><span class="lineNum">     585 </span><span class="lineNoCov">          0 :         pcie_capability_read_dword(parent, PCI_EXP_LNKCAP, &amp;parent_lnkcap);</span></a>
<a name="586"><span class="lineNum">     586 </span><span class="lineNoCov">          0 :         pcie_capability_read_dword(child, PCI_EXP_LNKCAP, &amp;child_lnkcap);</span></a>
<a name="587"><span class="lineNum">     587 </span><span class="lineNoCov">          0 :         pcie_capability_read_word(parent, PCI_EXP_LNKCTL, &amp;parent_lnkctl);</span></a>
<a name="588"><span class="lineNum">     588 </span><span class="lineNoCov">          0 :         pcie_capability_read_word(child, PCI_EXP_LNKCTL, &amp;child_lnkctl);</span></a>
<a name="589"><span class="lineNum">     589 </span>            : </a>
<a name="590"><span class="lineNum">     590 </span>            :         /*</a>
<a name="591"><span class="lineNum">     591 </span>            :          * Setup L0s state</a>
<a name="592"><span class="lineNum">     592 </span>            :          *</a>
<a name="593"><span class="lineNum">     593 </span>            :          * Note that we must not enable L0s in either direction on a</a>
<a name="594"><span class="lineNum">     594 </span>            :          * given link unless components on both sides of the link each</a>
<a name="595"><span class="lineNum">     595 </span>            :          * support L0s.</a>
<a name="596"><span class="lineNum">     596 </span>            :          */</a>
<a name="597"><span class="lineNum">     597 </span><span class="lineNoCov">          0 :         if (parent_lnkcap &amp; child_lnkcap &amp; PCI_EXP_LNKCAP_ASPM_L0S)</span></a>
<a name="598"><span class="lineNum">     598 </span><span class="lineNoCov">          0 :                 link-&gt;aspm_support |= ASPM_STATE_L0S;</span></a>
<a name="599"><span class="lineNum">     599 </span>            : </a>
<a name="600"><span class="lineNum">     600 </span><span class="lineNoCov">          0 :         if (child_lnkctl &amp; PCI_EXP_LNKCTL_ASPM_L0S)</span></a>
<a name="601"><span class="lineNum">     601 </span><span class="lineNoCov">          0 :                 link-&gt;aspm_enabled |= ASPM_STATE_L0S_UP;</span></a>
<a name="602"><span class="lineNum">     602 </span><span class="lineNoCov">          0 :         if (parent_lnkctl &amp; PCI_EXP_LNKCTL_ASPM_L0S)</span></a>
<a name="603"><span class="lineNum">     603 </span><span class="lineNoCov">          0 :                 link-&gt;aspm_enabled |= ASPM_STATE_L0S_DW;</span></a>
<a name="604"><span class="lineNum">     604 </span>            : </a>
<a name="605"><span class="lineNum">     605 </span>            :         /* Setup L1 state */</a>
<a name="606"><span class="lineNum">     606 </span><span class="lineNoCov">          0 :         if (parent_lnkcap &amp; child_lnkcap &amp; PCI_EXP_LNKCAP_ASPM_L1)</span></a>
<a name="607"><span class="lineNum">     607 </span><span class="lineNoCov">          0 :                 link-&gt;aspm_support |= ASPM_STATE_L1;</span></a>
<a name="608"><span class="lineNum">     608 </span>            : </a>
<a name="609"><span class="lineNum">     609 </span><span class="lineNoCov">          0 :         if (parent_lnkctl &amp; child_lnkctl &amp; PCI_EXP_LNKCTL_ASPM_L1)</span></a>
<a name="610"><span class="lineNum">     610 </span><span class="lineNoCov">          0 :                 link-&gt;aspm_enabled |= ASPM_STATE_L1;</span></a>
<a name="611"><span class="lineNum">     611 </span>            : </a>
<a name="612"><span class="lineNum">     612 </span>            :         /* Setup L1 substate */</a>
<a name="613"><span class="lineNum">     613 </span><span class="lineNoCov">          0 :         pci_read_config_dword(parent, parent-&gt;l1ss + PCI_L1SS_CAP,</span></a>
<a name="614"><span class="lineNum">     614 </span>            :                               &amp;parent_l1ss_cap);</a>
<a name="615"><span class="lineNum">     615 </span><span class="lineNoCov">          0 :         pci_read_config_dword(child, child-&gt;l1ss + PCI_L1SS_CAP,</span></a>
<a name="616"><span class="lineNum">     616 </span>            :                               &amp;child_l1ss_cap);</a>
<a name="617"><span class="lineNum">     617 </span>            : </a>
<a name="618"><span class="lineNum">     618 </span><span class="lineNoCov">          0 :         if (!(parent_l1ss_cap &amp; PCI_L1SS_CAP_L1_PM_SS))</span></a>
<a name="619"><span class="lineNum">     619 </span><span class="lineNoCov">          0 :                 parent_l1ss_cap = 0;</span></a>
<a name="620"><span class="lineNum">     620 </span><span class="lineNoCov">          0 :         if (!(child_l1ss_cap &amp; PCI_L1SS_CAP_L1_PM_SS))</span></a>
<a name="621"><span class="lineNum">     621 </span><span class="lineNoCov">          0 :                 child_l1ss_cap = 0;</span></a>
<a name="622"><span class="lineNum">     622 </span>            : </a>
<a name="623"><span class="lineNum">     623 </span>            :         /*</a>
<a name="624"><span class="lineNum">     624 </span>            :          * If we don't have LTR for the entire path from the Root Complex</a>
<a name="625"><span class="lineNum">     625 </span>            :          * to this device, we can't use ASPM L1.2 because it relies on the</a>
<a name="626"><span class="lineNum">     626 </span>            :          * LTR_L1.2_THRESHOLD.  See PCIe r4.0, secs 5.5.4, 6.18.</a>
<a name="627"><span class="lineNum">     627 </span>            :          */</a>
<a name="628"><span class="lineNum">     628 </span><span class="lineNoCov">          0 :         if (!child-&gt;ltr_path)</span></a>
<a name="629"><span class="lineNum">     629 </span><span class="lineNoCov">          0 :                 child_l1ss_cap &amp;= ~PCI_L1SS_CAP_ASPM_L1_2;</span></a>
<a name="630"><span class="lineNum">     630 </span>            : </a>
<a name="631"><span class="lineNum">     631 </span><span class="lineNoCov">          0 :         if (parent_l1ss_cap &amp; child_l1ss_cap &amp; PCI_L1SS_CAP_ASPM_L1_1)</span></a>
<a name="632"><span class="lineNum">     632 </span><span class="lineNoCov">          0 :                 link-&gt;aspm_support |= ASPM_STATE_L1_1;</span></a>
<a name="633"><span class="lineNum">     633 </span><span class="lineNoCov">          0 :         if (parent_l1ss_cap &amp; child_l1ss_cap &amp; PCI_L1SS_CAP_ASPM_L1_2)</span></a>
<a name="634"><span class="lineNum">     634 </span><span class="lineNoCov">          0 :                 link-&gt;aspm_support |= ASPM_STATE_L1_2;</span></a>
<a name="635"><span class="lineNum">     635 </span><span class="lineNoCov">          0 :         if (parent_l1ss_cap &amp; child_l1ss_cap &amp; PCI_L1SS_CAP_PCIPM_L1_1)</span></a>
<a name="636"><span class="lineNum">     636 </span><span class="lineNoCov">          0 :                 link-&gt;aspm_support |= ASPM_STATE_L1_1_PCIPM;</span></a>
<a name="637"><span class="lineNum">     637 </span><span class="lineNoCov">          0 :         if (parent_l1ss_cap &amp; child_l1ss_cap &amp; PCI_L1SS_CAP_PCIPM_L1_2)</span></a>
<a name="638"><span class="lineNum">     638 </span><span class="lineNoCov">          0 :                 link-&gt;aspm_support |= ASPM_STATE_L1_2_PCIPM;</span></a>
<a name="639"><span class="lineNum">     639 </span>            : </a>
<a name="640"><span class="lineNum">     640 </span><span class="lineNoCov">          0 :         if (parent_l1ss_cap)</span></a>
<a name="641"><span class="lineNum">     641 </span><span class="lineNoCov">          0 :                 pci_read_config_dword(parent, parent-&gt;l1ss + PCI_L1SS_CTL1,</span></a>
<a name="642"><span class="lineNum">     642 </span>            :                                       &amp;parent_l1ss_ctl1);</a>
<a name="643"><span class="lineNum">     643 </span><span class="lineNoCov">          0 :         if (child_l1ss_cap)</span></a>
<a name="644"><span class="lineNum">     644 </span><span class="lineNoCov">          0 :                 pci_read_config_dword(child, child-&gt;l1ss + PCI_L1SS_CTL1,</span></a>
<a name="645"><span class="lineNum">     645 </span>            :                                       &amp;child_l1ss_ctl1);</a>
<a name="646"><span class="lineNum">     646 </span>            : </a>
<a name="647"><span class="lineNum">     647 </span><span class="lineNoCov">          0 :         if (parent_l1ss_ctl1 &amp; child_l1ss_ctl1 &amp; PCI_L1SS_CTL1_ASPM_L1_1)</span></a>
<a name="648"><span class="lineNum">     648 </span><span class="lineNoCov">          0 :                 link-&gt;aspm_enabled |= ASPM_STATE_L1_1;</span></a>
<a name="649"><span class="lineNum">     649 </span><span class="lineNoCov">          0 :         if (parent_l1ss_ctl1 &amp; child_l1ss_ctl1 &amp; PCI_L1SS_CTL1_ASPM_L1_2)</span></a>
<a name="650"><span class="lineNum">     650 </span><span class="lineNoCov">          0 :                 link-&gt;aspm_enabled |= ASPM_STATE_L1_2;</span></a>
<a name="651"><span class="lineNum">     651 </span><span class="lineNoCov">          0 :         if (parent_l1ss_ctl1 &amp; child_l1ss_ctl1 &amp; PCI_L1SS_CTL1_PCIPM_L1_1)</span></a>
<a name="652"><span class="lineNum">     652 </span><span class="lineNoCov">          0 :                 link-&gt;aspm_enabled |= ASPM_STATE_L1_1_PCIPM;</span></a>
<a name="653"><span class="lineNum">     653 </span><span class="lineNoCov">          0 :         if (parent_l1ss_ctl1 &amp; child_l1ss_ctl1 &amp; PCI_L1SS_CTL1_PCIPM_L1_2)</span></a>
<a name="654"><span class="lineNum">     654 </span><span class="lineNoCov">          0 :                 link-&gt;aspm_enabled |= ASPM_STATE_L1_2_PCIPM;</span></a>
<a name="655"><span class="lineNum">     655 </span>            : </a>
<a name="656"><span class="lineNum">     656 </span><span class="lineNoCov">          0 :         if (link-&gt;aspm_support &amp; ASPM_STATE_L1SS)</span></a>
<a name="657"><span class="lineNum">     657 </span><span class="lineNoCov">          0 :                 aspm_calc_l1ss_info(link, parent_l1ss_cap, child_l1ss_cap);</span></a>
<a name="658"><span class="lineNum">     658 </span>            : </a>
<a name="659"><span class="lineNum">     659 </span>            :         /* Save default state */</a>
<a name="660"><span class="lineNum">     660 </span><span class="lineNoCov">          0 :         link-&gt;aspm_default = link-&gt;aspm_enabled;</span></a>
<a name="661"><span class="lineNum">     661 </span>            : </a>
<a name="662"><span class="lineNum">     662 </span>            :         /* Setup initial capable state. Will be updated later */</a>
<a name="663"><span class="lineNum">     663 </span><span class="lineNoCov">          0 :         link-&gt;aspm_capable = link-&gt;aspm_support;</span></a>
<a name="664"><span class="lineNum">     664 </span>            : </a>
<a name="665"><span class="lineNum">     665 </span>            :         /* Get and check endpoint acceptable latencies */</a>
<a name="666"><span class="lineNum">     666 </span><span class="lineNoCov">          0 :         list_for_each_entry(child, &amp;linkbus-&gt;devices, bus_list) {</span></a>
<a name="667"><span class="lineNum">     667 </span><span class="lineNoCov">          0 :                 if (pci_pcie_type(child) != PCI_EXP_TYPE_ENDPOINT &amp;&amp;</span></a>
<a name="668"><span class="lineNum">     668 </span><span class="lineNoCov">          0 :                     pci_pcie_type(child) != PCI_EXP_TYPE_LEG_END)</span></a>
<a name="669"><span class="lineNum">     669 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="670"><span class="lineNum">     670 </span>            : </a>
<a name="671"><span class="lineNum">     671 </span><span class="lineNoCov">          0 :                 pcie_aspm_check_latency(child);</span></a>
<a name="672"><span class="lineNum">     672 </span>            :         }</a>
<a name="673"><span class="lineNum">     673 </span>            : }</a>
<a name="674"><span class="lineNum">     674 </span>            : </a>
<a name="675"><span class="lineNum">     675 </span>            : /* Configure the ASPM L1 substates */</a>
<a name="676"><span class="lineNum">     676 </span><span class="lineNoCov">          0 : static void pcie_config_aspm_l1ss(struct pcie_link_state *link, u32 state)</span></a>
<a name="677"><span class="lineNum">     677 </span>            : {</a>
<a name="678"><span class="lineNum">     678 </span>            :         u32 val, enable_req;</a>
<a name="679"><span class="lineNum">     679 </span><span class="lineNoCov">          0 :         struct pci_dev *child = link-&gt;downstream, *parent = link-&gt;pdev;</span></a>
<a name="680"><span class="lineNum">     680 </span>            : </a>
<a name="681"><span class="lineNum">     681 </span><span class="lineNoCov">          0 :         enable_req = (link-&gt;aspm_enabled ^ state) &amp; state;</span></a>
<a name="682"><span class="lineNum">     682 </span>            : </a>
<a name="683"><span class="lineNum">     683 </span>            :         /*</a>
<a name="684"><span class="lineNum">     684 </span>            :          * Here are the rules specified in the PCIe spec for enabling L1SS:</a>
<a name="685"><span class="lineNum">     685 </span>            :          * - When enabling L1.x, enable bit at parent first, then at child</a>
<a name="686"><span class="lineNum">     686 </span>            :          * - When disabling L1.x, disable bit at child first, then at parent</a>
<a name="687"><span class="lineNum">     687 </span>            :          * - When enabling ASPM L1.x, need to disable L1</a>
<a name="688"><span class="lineNum">     688 </span>            :          *   (at child followed by parent).</a>
<a name="689"><span class="lineNum">     689 </span>            :          * - The ASPM/PCIPM L1.2 must be disabled while programming timing</a>
<a name="690"><span class="lineNum">     690 </span>            :          *   parameters</a>
<a name="691"><span class="lineNum">     691 </span>            :          *</a>
<a name="692"><span class="lineNum">     692 </span>            :          * To keep it simple, disable all L1SS bits first, and later enable</a>
<a name="693"><span class="lineNum">     693 </span>            :          * what is needed.</a>
<a name="694"><span class="lineNum">     694 </span>            :          */</a>
<a name="695"><span class="lineNum">     695 </span>            : </a>
<a name="696"><span class="lineNum">     696 </span>            :         /* Disable all L1 substates */</a>
<a name="697"><span class="lineNum">     697 </span><span class="lineNoCov">          0 :         pci_clear_and_set_dword(child, child-&gt;l1ss + PCI_L1SS_CTL1,</span></a>
<a name="698"><span class="lineNum">     698 </span>            :                                 PCI_L1SS_CTL1_L1SS_MASK, 0);</a>
<a name="699"><span class="lineNum">     699 </span><span class="lineNoCov">          0 :         pci_clear_and_set_dword(parent, parent-&gt;l1ss + PCI_L1SS_CTL1,</span></a>
<a name="700"><span class="lineNum">     700 </span>            :                                 PCI_L1SS_CTL1_L1SS_MASK, 0);</a>
<a name="701"><span class="lineNum">     701 </span>            :         /*</a>
<a name="702"><span class="lineNum">     702 </span>            :          * If needed, disable L1, and it gets enabled later</a>
<a name="703"><span class="lineNum">     703 </span>            :          * in pcie_config_aspm_link().</a>
<a name="704"><span class="lineNum">     704 </span>            :          */</a>
<a name="705"><span class="lineNum">     705 </span><span class="lineNoCov">          0 :         if (enable_req &amp; (ASPM_STATE_L1_1 | ASPM_STATE_L1_2)) {</span></a>
<a name="706"><span class="lineNum">     706 </span><span class="lineNoCov">          0 :                 pcie_capability_clear_and_set_word(child, PCI_EXP_LNKCTL,</span></a>
<a name="707"><span class="lineNum">     707 </span>            :                                                    PCI_EXP_LNKCTL_ASPM_L1, 0);</a>
<a name="708"><span class="lineNum">     708 </span><span class="lineNoCov">          0 :                 pcie_capability_clear_and_set_word(parent, PCI_EXP_LNKCTL,</span></a>
<a name="709"><span class="lineNum">     709 </span>            :                                                    PCI_EXP_LNKCTL_ASPM_L1, 0);</a>
<a name="710"><span class="lineNum">     710 </span>            :         }</a>
<a name="711"><span class="lineNum">     711 </span>            : </a>
<a name="712"><span class="lineNum">     712 </span><span class="lineNoCov">          0 :         val = 0;</span></a>
<a name="713"><span class="lineNum">     713 </span><span class="lineNoCov">          0 :         if (state &amp; ASPM_STATE_L1_1)</span></a>
<a name="714"><span class="lineNum">     714 </span><span class="lineNoCov">          0 :                 val |= PCI_L1SS_CTL1_ASPM_L1_1;</span></a>
<a name="715"><span class="lineNum">     715 </span><span class="lineNoCov">          0 :         if (state &amp; ASPM_STATE_L1_2)</span></a>
<a name="716"><span class="lineNum">     716 </span><span class="lineNoCov">          0 :                 val |= PCI_L1SS_CTL1_ASPM_L1_2;</span></a>
<a name="717"><span class="lineNum">     717 </span><span class="lineNoCov">          0 :         if (state &amp; ASPM_STATE_L1_1_PCIPM)</span></a>
<a name="718"><span class="lineNum">     718 </span><span class="lineNoCov">          0 :                 val |= PCI_L1SS_CTL1_PCIPM_L1_1;</span></a>
<a name="719"><span class="lineNum">     719 </span><span class="lineNoCov">          0 :         if (state &amp; ASPM_STATE_L1_2_PCIPM)</span></a>
<a name="720"><span class="lineNum">     720 </span><span class="lineNoCov">          0 :                 val |= PCI_L1SS_CTL1_PCIPM_L1_2;</span></a>
<a name="721"><span class="lineNum">     721 </span>            : </a>
<a name="722"><span class="lineNum">     722 </span>            :         /* Enable what we need to enable */</a>
<a name="723"><span class="lineNum">     723 </span><span class="lineNoCov">          0 :         pci_clear_and_set_dword(parent, parent-&gt;l1ss + PCI_L1SS_CTL1,</span></a>
<a name="724"><span class="lineNum">     724 </span>            :                                 PCI_L1SS_CTL1_L1SS_MASK, val);</a>
<a name="725"><span class="lineNum">     725 </span><span class="lineNoCov">          0 :         pci_clear_and_set_dword(child, child-&gt;l1ss + PCI_L1SS_CTL1,</span></a>
<a name="726"><span class="lineNum">     726 </span>            :                                 PCI_L1SS_CTL1_L1SS_MASK, val);</a>
<a name="727"><span class="lineNum">     727 </span><span class="lineNoCov">          0 : }</span></a>
<a name="728"><span class="lineNum">     728 </span>            : </a>
<a name="729"><span class="lineNum">     729 </span>            : static void pcie_config_aspm_dev(struct pci_dev *pdev, u32 val)</a>
<a name="730"><span class="lineNum">     730 </span>            : {</a>
<a name="731"><span class="lineNum">     731 </span><span class="lineNoCov">          0 :         pcie_capability_clear_and_set_word(pdev, PCI_EXP_LNKCTL,</span></a>
<a name="732"><span class="lineNum">     732 </span>            :                                            PCI_EXP_LNKCTL_ASPMC, val);</a>
<a name="733"><span class="lineNum">     733 </span>            : }</a>
<a name="734"><span class="lineNum">     734 </span>            : </a>
<a name="735"><span class="lineNum">     735 </span><span class="lineNoCov">          0 : static void pcie_config_aspm_link(struct pcie_link_state *link, u32 state)</span></a>
<a name="736"><span class="lineNum">     736 </span>            : {</a>
<a name="737"><span class="lineNum">     737 </span><span class="lineNoCov">          0 :         u32 upstream = 0, dwstream = 0;</span></a>
<a name="738"><span class="lineNum">     738 </span><span class="lineNoCov">          0 :         struct pci_dev *child = link-&gt;downstream, *parent = link-&gt;pdev;</span></a>
<a name="739"><span class="lineNum">     739 </span><span class="lineNoCov">          0 :         struct pci_bus *linkbus = parent-&gt;subordinate;</span></a>
<a name="740"><span class="lineNum">     740 </span>            : </a>
<a name="741"><span class="lineNum">     741 </span>            :         /* Enable only the states that were not explicitly disabled */</a>
<a name="742"><span class="lineNum">     742 </span><span class="lineNoCov">          0 :         state &amp;= (link-&gt;aspm_capable &amp; ~link-&gt;aspm_disable);</span></a>
<a name="743"><span class="lineNum">     743 </span>            : </a>
<a name="744"><span class="lineNum">     744 </span>            :         /* Can't enable any substates if L1 is not enabled */</a>
<a name="745"><span class="lineNum">     745 </span><span class="lineNoCov">          0 :         if (!(state &amp; ASPM_STATE_L1))</span></a>
<a name="746"><span class="lineNum">     746 </span><span class="lineNoCov">          0 :                 state &amp;= ~ASPM_STATE_L1SS;</span></a>
<a name="747"><span class="lineNum">     747 </span>            : </a>
<a name="748"><span class="lineNum">     748 </span>            :         /* Spec says both ports must be in D0 before enabling PCI PM substates*/</a>
<a name="749"><span class="lineNum">     749 </span><span class="lineNoCov">          0 :         if (parent-&gt;current_state != PCI_D0 || child-&gt;current_state != PCI_D0) {</span></a>
<a name="750"><span class="lineNum">     750 </span><span class="lineNoCov">          0 :                 state &amp;= ~ASPM_STATE_L1_SS_PCIPM;</span></a>
<a name="751"><span class="lineNum">     751 </span><span class="lineNoCov">          0 :                 state |= (link-&gt;aspm_enabled &amp; ASPM_STATE_L1_SS_PCIPM);</span></a>
<a name="752"><span class="lineNum">     752 </span>            :         }</a>
<a name="753"><span class="lineNum">     753 </span>            : </a>
<a name="754"><span class="lineNum">     754 </span>            :         /* Nothing to do if the link is already in the requested state */</a>
<a name="755"><span class="lineNum">     755 </span><span class="lineNoCov">          0 :         if (link-&gt;aspm_enabled == state)</span></a>
<a name="756"><span class="lineNum">     756 </span>            :                 return;</a>
<a name="757"><span class="lineNum">     757 </span>            :         /* Convert ASPM state to upstream/downstream ASPM register state */</a>
<a name="758"><span class="lineNum">     758 </span><span class="lineNoCov">          0 :         if (state &amp; ASPM_STATE_L0S_UP)</span></a>
<a name="759"><span class="lineNum">     759 </span><span class="lineNoCov">          0 :                 dwstream |= PCI_EXP_LNKCTL_ASPM_L0S;</span></a>
<a name="760"><span class="lineNum">     760 </span><span class="lineNoCov">          0 :         if (state &amp; ASPM_STATE_L0S_DW)</span></a>
<a name="761"><span class="lineNum">     761 </span><span class="lineNoCov">          0 :                 upstream |= PCI_EXP_LNKCTL_ASPM_L0S;</span></a>
<a name="762"><span class="lineNum">     762 </span><span class="lineNoCov">          0 :         if (state &amp; ASPM_STATE_L1) {</span></a>
<a name="763"><span class="lineNum">     763 </span><span class="lineNoCov">          0 :                 upstream |= PCI_EXP_LNKCTL_ASPM_L1;</span></a>
<a name="764"><span class="lineNum">     764 </span><span class="lineNoCov">          0 :                 dwstream |= PCI_EXP_LNKCTL_ASPM_L1;</span></a>
<a name="765"><span class="lineNum">     765 </span>            :         }</a>
<a name="766"><span class="lineNum">     766 </span>            : </a>
<a name="767"><span class="lineNum">     767 </span><span class="lineNoCov">          0 :         if (link-&gt;aspm_capable &amp; ASPM_STATE_L1SS)</span></a>
<a name="768"><span class="lineNum">     768 </span><span class="lineNoCov">          0 :                 pcie_config_aspm_l1ss(link, state);</span></a>
<a name="769"><span class="lineNum">     769 </span>            : </a>
<a name="770"><span class="lineNum">     770 </span>            :         /*</a>
<a name="771"><span class="lineNum">     771 </span>            :          * Spec 2.0 suggests all functions should be configured the</a>
<a name="772"><span class="lineNum">     772 </span>            :          * same setting for ASPM. Enabling ASPM L1 should be done in</a>
<a name="773"><span class="lineNum">     773 </span>            :          * upstream component first and then downstream, and vice</a>
<a name="774"><span class="lineNum">     774 </span>            :          * versa for disabling ASPM L1. Spec doesn't mention L0S.</a>
<a name="775"><span class="lineNum">     775 </span>            :          */</a>
<a name="776"><span class="lineNum">     776 </span><span class="lineNoCov">          0 :         if (state &amp; ASPM_STATE_L1)</span></a>
<a name="777"><span class="lineNum">     777 </span>            :                 pcie_config_aspm_dev(parent, upstream);</a>
<a name="778"><span class="lineNum">     778 </span><span class="lineNoCov">          0 :         list_for_each_entry(child, &amp;linkbus-&gt;devices, bus_list)</span></a>
<a name="779"><span class="lineNum">     779 </span><span class="lineNoCov">          0 :                 pcie_config_aspm_dev(child, dwstream);</span></a>
<a name="780"><span class="lineNum">     780 </span><span class="lineNoCov">          0 :         if (!(state &amp; ASPM_STATE_L1))</span></a>
<a name="781"><span class="lineNum">     781 </span>            :                 pcie_config_aspm_dev(parent, upstream);</a>
<a name="782"><span class="lineNum">     782 </span>            : </a>
<a name="783"><span class="lineNum">     783 </span><span class="lineNoCov">          0 :         link-&gt;aspm_enabled = state;</span></a>
<a name="784"><span class="lineNum">     784 </span>            : }</a>
<a name="785"><span class="lineNum">     785 </span>            : </a>
<a name="786"><span class="lineNum">     786 </span><span class="lineNoCov">          0 : static void pcie_config_aspm_path(struct pcie_link_state *link)</span></a>
<a name="787"><span class="lineNum">     787 </span>            : {</a>
<a name="788"><span class="lineNum">     788 </span><span class="lineNoCov">          0 :         while (link) {</span></a>
<a name="789"><span class="lineNum">     789 </span><span class="lineNoCov">          0 :                 pcie_config_aspm_link(link, policy_to_aspm_state(link));</span></a>
<a name="790"><span class="lineNum">     790 </span><span class="lineNoCov">          0 :                 link = link-&gt;parent;</span></a>
<a name="791"><span class="lineNum">     791 </span>            :         }</a>
<a name="792"><span class="lineNum">     792 </span><span class="lineNoCov">          0 : }</span></a>
<a name="793"><span class="lineNum">     793 </span>            : </a>
<a name="794"><span class="lineNum">     794 </span>            : static void free_link_state(struct pcie_link_state *link)</a>
<a name="795"><span class="lineNum">     795 </span>            : {</a>
<a name="796"><span class="lineNum">     796 </span><span class="lineNoCov">          0 :         link-&gt;pdev-&gt;link_state = NULL;</span></a>
<a name="797"><span class="lineNum">     797 </span><span class="lineNoCov">          0 :         kfree(link);</span></a>
<a name="798"><span class="lineNum">     798 </span>            : }</a>
<a name="799"><span class="lineNum">     799 </span>            : </a>
<a name="800"><span class="lineNum">     800 </span><span class="lineNoCov">          0 : static int pcie_aspm_sanity_check(struct pci_dev *pdev)</span></a>
<a name="801"><span class="lineNum">     801 </span>            : {</a>
<a name="802"><span class="lineNum">     802 </span>            :         struct pci_dev *child;</a>
<a name="803"><span class="lineNum">     803 </span>            :         u32 reg32;</a>
<a name="804"><span class="lineNum">     804 </span>            : </a>
<a name="805"><span class="lineNum">     805 </span>            :         /*</a>
<a name="806"><span class="lineNum">     806 </span>            :          * Some functions in a slot might not all be PCIe functions,</a>
<a name="807"><span class="lineNum">     807 </span>            :          * very strange. Disable ASPM for the whole slot</a>
<a name="808"><span class="lineNum">     808 </span>            :          */</a>
<a name="809"><span class="lineNum">     809 </span><span class="lineNoCov">          0 :         list_for_each_entry(child, &amp;pdev-&gt;subordinate-&gt;devices, bus_list) {</span></a>
<a name="810"><span class="lineNum">     810 </span><span class="lineNoCov">          0 :                 if (!pci_is_pcie(child))</span></a>
<a name="811"><span class="lineNum">     811 </span>            :                         return -EINVAL;</a>
<a name="812"><span class="lineNum">     812 </span>            : </a>
<a name="813"><span class="lineNum">     813 </span>            :                 /*</a>
<a name="814"><span class="lineNum">     814 </span>            :                  * If ASPM is disabled then we're not going to change</a>
<a name="815"><span class="lineNum">     815 </span>            :                  * the BIOS state. It's safe to continue even if it's a</a>
<a name="816"><span class="lineNum">     816 </span>            :                  * pre-1.1 device</a>
<a name="817"><span class="lineNum">     817 </span>            :                  */</a>
<a name="818"><span class="lineNum">     818 </span>            : </a>
<a name="819"><span class="lineNum">     819 </span><span class="lineNoCov">          0 :                 if (aspm_disabled)</span></a>
<a name="820"><span class="lineNum">     820 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="821"><span class="lineNum">     821 </span>            : </a>
<a name="822"><span class="lineNum">     822 </span>            :                 /*</a>
<a name="823"><span class="lineNum">     823 </span>            :                  * Disable ASPM for pre-1.1 PCIe device, we follow MS to use</a>
<a name="824"><span class="lineNum">     824 </span>            :                  * RBER bit to determine if a function is 1.1 version device</a>
<a name="825"><span class="lineNum">     825 </span>            :                  */</a>
<a name="826"><span class="lineNum">     826 </span><span class="lineNoCov">          0 :                 pcie_capability_read_dword(child, PCI_EXP_DEVCAP, &amp;reg32);</span></a>
<a name="827"><span class="lineNum">     827 </span><span class="lineNoCov">          0 :                 if (!(reg32 &amp; PCI_EXP_DEVCAP_RBER) &amp;&amp; !aspm_force) {</span></a>
<a name="828"><span class="lineNum">     828 </span><span class="lineNoCov">          0 :                         pci_info(child, &quot;disabling ASPM on pre-1.1 PCIe device.  You can enable it with 'pcie_aspm=force'\n&quot;);</span></a>
<a name="829"><span class="lineNum">     829 </span>            :                         return -EINVAL;</a>
<a name="830"><span class="lineNum">     830 </span>            :                 }</a>
<a name="831"><span class="lineNum">     831 </span>            :         }</a>
<a name="832"><span class="lineNum">     832 </span>            :         return 0;</a>
<a name="833"><span class="lineNum">     833 </span>            : }</a>
<a name="834"><span class="lineNum">     834 </span>            : </a>
<a name="835"><span class="lineNum">     835 </span><span class="lineNoCov">          0 : static struct pcie_link_state *alloc_pcie_link_state(struct pci_dev *pdev)</span></a>
<a name="836"><span class="lineNum">     836 </span>            : {</a>
<a name="837"><span class="lineNum">     837 </span>            :         struct pcie_link_state *link;</a>
<a name="838"><span class="lineNum">     838 </span>            : </a>
<a name="839"><span class="lineNum">     839 </span><span class="lineNoCov">          0 :         link = kzalloc(sizeof(*link), GFP_KERNEL);</span></a>
<a name="840"><span class="lineNum">     840 </span><span class="lineNoCov">          0 :         if (!link)</span></a>
<a name="841"><span class="lineNum">     841 </span>            :                 return NULL;</a>
<a name="842"><span class="lineNum">     842 </span>            : </a>
<a name="843"><span class="lineNum">     843 </span><span class="lineNoCov">          0 :         INIT_LIST_HEAD(&amp;link-&gt;sibling);</span></a>
<a name="844"><span class="lineNum">     844 </span><span class="lineNoCov">          0 :         link-&gt;pdev = pdev;</span></a>
<a name="845"><span class="lineNum">     845 </span><span class="lineNoCov">          0 :         link-&gt;downstream = pci_function_0(pdev-&gt;subordinate);</span></a>
<a name="846"><span class="lineNum">     846 </span>            : </a>
<a name="847"><span class="lineNum">     847 </span>            :         /*</a>
<a name="848"><span class="lineNum">     848 </span>            :          * Root Ports and PCI/PCI-X to PCIe Bridges are roots of PCIe</a>
<a name="849"><span class="lineNum">     849 </span>            :          * hierarchies.  Note that some PCIe host implementations omit</a>
<a name="850"><span class="lineNum">     850 </span>            :          * the root ports entirely, in which case a downstream port on</a>
<a name="851"><span class="lineNum">     851 </span>            :          * a switch may become the root of the link state chain for all</a>
<a name="852"><span class="lineNum">     852 </span>            :          * its subordinate endpoints.</a>
<a name="853"><span class="lineNum">     853 </span>            :          */</a>
<a name="854"><span class="lineNum">     854 </span><span class="lineNoCov">          0 :         if (pci_pcie_type(pdev) == PCI_EXP_TYPE_ROOT_PORT ||</span></a>
<a name="855"><span class="lineNum">     855 </span><span class="lineNoCov">          0 :             pci_pcie_type(pdev) == PCI_EXP_TYPE_PCIE_BRIDGE ||</span></a>
<a name="856"><span class="lineNum">     856 </span><span class="lineNoCov">          0 :             !pdev-&gt;bus-&gt;parent-&gt;self) {</span></a>
<a name="857"><span class="lineNum">     857 </span><span class="lineNoCov">          0 :                 link-&gt;root = link;</span></a>
<a name="858"><span class="lineNum">     858 </span>            :         } else {</a>
<a name="859"><span class="lineNum">     859 </span>            :                 struct pcie_link_state *parent;</a>
<a name="860"><span class="lineNum">     860 </span>            : </a>
<a name="861"><span class="lineNum">     861 </span><span class="lineNoCov">          0 :                 parent = pdev-&gt;bus-&gt;parent-&gt;self-&gt;link_state;</span></a>
<a name="862"><span class="lineNum">     862 </span><span class="lineNoCov">          0 :                 if (!parent) {</span></a>
<a name="863"><span class="lineNum">     863 </span><span class="lineNoCov">          0 :                         kfree(link);</span></a>
<a name="864"><span class="lineNum">     864 </span><span class="lineNoCov">          0 :                         return NULL;</span></a>
<a name="865"><span class="lineNum">     865 </span>            :                 }</a>
<a name="866"><span class="lineNum">     866 </span>            : </a>
<a name="867"><span class="lineNum">     867 </span><span class="lineNoCov">          0 :                 link-&gt;parent = parent;</span></a>
<a name="868"><span class="lineNum">     868 </span><span class="lineNoCov">          0 :                 link-&gt;root = link-&gt;parent-&gt;root;</span></a>
<a name="869"><span class="lineNum">     869 </span>            :         }</a>
<a name="870"><span class="lineNum">     870 </span>            : </a>
<a name="871"><span class="lineNum">     871 </span><span class="lineNoCov">          0 :         list_add(&amp;link-&gt;sibling, &amp;link_list);</span></a>
<a name="872"><span class="lineNum">     872 </span><span class="lineNoCov">          0 :         pdev-&gt;link_state = link;</span></a>
<a name="873"><span class="lineNum">     873 </span><span class="lineNoCov">          0 :         return link;</span></a>
<a name="874"><span class="lineNum">     874 </span>            : }</a>
<a name="875"><span class="lineNum">     875 </span>            : </a>
<a name="876"><span class="lineNum">     876 </span>            : static void pcie_aspm_update_sysfs_visibility(struct pci_dev *pdev)</a>
<a name="877"><span class="lineNum">     877 </span>            : {</a>
<a name="878"><span class="lineNum">     878 </span>            :         struct pci_dev *child;</a>
<a name="879"><span class="lineNum">     879 </span>            : </a>
<a name="880"><span class="lineNum">     880 </span><span class="lineNoCov">          0 :         list_for_each_entry(child, &amp;pdev-&gt;subordinate-&gt;devices, bus_list)</span></a>
<a name="881"><span class="lineNum">     881 </span><span class="lineNoCov">          0 :                 sysfs_update_group(&amp;child-&gt;dev.kobj, &amp;aspm_ctrl_attr_group);</span></a>
<a name="882"><span class="lineNum">     882 </span>            : }</a>
<a name="883"><span class="lineNum">     883 </span>            : </a>
<a name="884"><span class="lineNum">     884 </span>            : /*</a>
<a name="885"><span class="lineNum">     885 </span>            :  * pcie_aspm_init_link_state: Initiate PCI express link state.</a>
<a name="886"><span class="lineNum">     886 </span>            :  * It is called after the pcie and its children devices are scanned.</a>
<a name="887"><span class="lineNum">     887 </span>            :  * @pdev: the root port or switch downstream port</a>
<a name="888"><span class="lineNum">     888 </span>            :  */</a>
<a name="889"><span class="lineNum">     889 </span><span class="lineNoCov">          0 : void pcie_aspm_init_link_state(struct pci_dev *pdev)</span></a>
<a name="890"><span class="lineNum">     890 </span>            : {</a>
<a name="891"><span class="lineNum">     891 </span>            :         struct pcie_link_state *link;</a>
<a name="892"><span class="lineNum">     892 </span><span class="lineNoCov">          0 :         int blacklist = !!pcie_aspm_sanity_check(pdev);</span></a>
<a name="893"><span class="lineNum">     893 </span>            : </a>
<a name="894"><span class="lineNum">     894 </span><span class="lineNoCov">          0 :         if (!aspm_support_enabled)</span></a>
<a name="895"><span class="lineNum">     895 </span>            :                 return;</a>
<a name="896"><span class="lineNum">     896 </span>            : </a>
<a name="897"><span class="lineNum">     897 </span><span class="lineNoCov">          0 :         if (pdev-&gt;link_state)</span></a>
<a name="898"><span class="lineNum">     898 </span>            :                 return;</a>
<a name="899"><span class="lineNum">     899 </span>            : </a>
<a name="900"><span class="lineNum">     900 </span>            :         /*</a>
<a name="901"><span class="lineNum">     901 </span>            :          * We allocate pcie_link_state for the component on the upstream</a>
<a name="902"><span class="lineNum">     902 </span>            :          * end of a Link, so there's nothing to do unless this device is</a>
<a name="903"><span class="lineNum">     903 </span>            :          * downstream port.</a>
<a name="904"><span class="lineNum">     904 </span>            :          */</a>
<a name="905"><span class="lineNum">     905 </span><span class="lineNoCov">          0 :         if (!pcie_downstream_port(pdev))</span></a>
<a name="906"><span class="lineNum">     906 </span>            :                 return;</a>
<a name="907"><span class="lineNum">     907 </span>            : </a>
<a name="908"><span class="lineNum">     908 </span>            :         /* VIA has a strange chipset, root port is under a bridge */</a>
<a name="909"><span class="lineNum">     909 </span><span class="lineNoCov">          0 :         if (pci_pcie_type(pdev) == PCI_EXP_TYPE_ROOT_PORT &amp;&amp;</span></a>
<a name="910"><span class="lineNum">     910 </span><span class="lineNoCov">          0 :             pdev-&gt;bus-&gt;self)</span></a>
<a name="911"><span class="lineNum">     911 </span>            :                 return;</a>
<a name="912"><span class="lineNum">     912 </span>            : </a>
<a name="913"><span class="lineNum">     913 </span><span class="lineNoCov">          0 :         down_read(&amp;pci_bus_sem);</span></a>
<a name="914"><span class="lineNum">     914 </span><span class="lineNoCov">          0 :         if (list_empty(&amp;pdev-&gt;subordinate-&gt;devices))</span></a>
<a name="915"><span class="lineNum">     915 </span>            :                 goto out;</a>
<a name="916"><span class="lineNum">     916 </span>            : </a>
<a name="917"><span class="lineNum">     917 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;aspm_lock);</span></a>
<a name="918"><span class="lineNum">     918 </span><span class="lineNoCov">          0 :         link = alloc_pcie_link_state(pdev);</span></a>
<a name="919"><span class="lineNum">     919 </span><span class="lineNoCov">          0 :         if (!link)</span></a>
<a name="920"><span class="lineNum">     920 </span>            :                 goto unlock;</a>
<a name="921"><span class="lineNum">     921 </span>            :         /*</a>
<a name="922"><span class="lineNum">     922 </span>            :          * Setup initial ASPM state. Note that we need to configure</a>
<a name="923"><span class="lineNum">     923 </span>            :          * upstream links also because capable state of them can be</a>
<a name="924"><span class="lineNum">     924 </span>            :          * update through pcie_aspm_cap_init().</a>
<a name="925"><span class="lineNum">     925 </span>            :          */</a>
<a name="926"><span class="lineNum">     926 </span><span class="lineNoCov">          0 :         pcie_aspm_cap_init(link, blacklist);</span></a>
<a name="927"><span class="lineNum">     927 </span>            : </a>
<a name="928"><span class="lineNum">     928 </span>            :         /* Setup initial Clock PM state */</a>
<a name="929"><span class="lineNum">     929 </span><span class="lineNoCov">          0 :         pcie_clkpm_cap_init(link, blacklist);</span></a>
<a name="930"><span class="lineNum">     930 </span>            : </a>
<a name="931"><span class="lineNum">     931 </span>            :         /*</a>
<a name="932"><span class="lineNum">     932 </span>            :          * At this stage drivers haven't had an opportunity to change the</a>
<a name="933"><span class="lineNum">     933 </span>            :          * link policy setting. Enabling ASPM on broken hardware can cripple</a>
<a name="934"><span class="lineNum">     934 </span>            :          * it even before the driver has had a chance to disable ASPM, so</a>
<a name="935"><span class="lineNum">     935 </span>            :          * default to a safe level right now. If we're enabling ASPM beyond</a>
<a name="936"><span class="lineNum">     936 </span>            :          * the BIOS's expectation, we'll do so once pci_enable_device() is</a>
<a name="937"><span class="lineNum">     937 </span>            :          * called.</a>
<a name="938"><span class="lineNum">     938 </span>            :          */</a>
<a name="939"><span class="lineNum">     939 </span><span class="lineNoCov">          0 :         if (aspm_policy != POLICY_POWERSAVE &amp;&amp;</span></a>
<a name="940"><span class="lineNum">     940 </span>            :             aspm_policy != POLICY_POWER_SUPERSAVE) {</a>
<a name="941"><span class="lineNum">     941 </span><span class="lineNoCov">          0 :                 pcie_config_aspm_path(link);</span></a>
<a name="942"><span class="lineNum">     942 </span><span class="lineNoCov">          0 :                 pcie_set_clkpm(link, policy_to_clkpm_state(link));</span></a>
<a name="943"><span class="lineNum">     943 </span>            :         }</a>
<a name="944"><span class="lineNum">     944 </span>            : </a>
<a name="945"><span class="lineNum">     945 </span><span class="lineNoCov">          0 :         pcie_aspm_update_sysfs_visibility(pdev);</span></a>
<a name="946"><span class="lineNum">     946 </span>            : </a>
<a name="947"><span class="lineNum">     947 </span>            : unlock:</a>
<a name="948"><span class="lineNum">     948 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;aspm_lock);</span></a>
<a name="949"><span class="lineNum">     949 </span>            : out:</a>
<a name="950"><span class="lineNum">     950 </span><span class="lineNoCov">          0 :         up_read(&amp;pci_bus_sem);</span></a>
<a name="951"><span class="lineNum">     951 </span>            : }</a>
<a name="952"><span class="lineNum">     952 </span>            : </a>
<a name="953"><span class="lineNum">     953 </span>            : /* Recheck latencies and update aspm_capable for links under the root */</a>
<a name="954"><span class="lineNum">     954 </span><span class="lineNoCov">          0 : static void pcie_update_aspm_capable(struct pcie_link_state *root)</span></a>
<a name="955"><span class="lineNum">     955 </span>            : {</a>
<a name="956"><span class="lineNum">     956 </span>            :         struct pcie_link_state *link;</a>
<a name="957"><span class="lineNum">     957 </span><span class="lineNoCov">          0 :         BUG_ON(root-&gt;parent);</span></a>
<a name="958"><span class="lineNum">     958 </span><span class="lineNoCov">          0 :         list_for_each_entry(link, &amp;link_list, sibling) {</span></a>
<a name="959"><span class="lineNum">     959 </span><span class="lineNoCov">          0 :                 if (link-&gt;root != root)</span></a>
<a name="960"><span class="lineNum">     960 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="961"><span class="lineNum">     961 </span><span class="lineNoCov">          0 :                 link-&gt;aspm_capable = link-&gt;aspm_support;</span></a>
<a name="962"><span class="lineNum">     962 </span>            :         }</a>
<a name="963"><span class="lineNum">     963 </span><span class="lineNoCov">          0 :         list_for_each_entry(link, &amp;link_list, sibling) {</span></a>
<a name="964"><span class="lineNum">     964 </span>            :                 struct pci_dev *child;</a>
<a name="965"><span class="lineNum">     965 </span><span class="lineNoCov">          0 :                 struct pci_bus *linkbus = link-&gt;pdev-&gt;subordinate;</span></a>
<a name="966"><span class="lineNum">     966 </span><span class="lineNoCov">          0 :                 if (link-&gt;root != root)</span></a>
<a name="967"><span class="lineNum">     967 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="968"><span class="lineNum">     968 </span><span class="lineNoCov">          0 :                 list_for_each_entry(child, &amp;linkbus-&gt;devices, bus_list) {</span></a>
<a name="969"><span class="lineNum">     969 </span><span class="lineNoCov">          0 :                         if ((pci_pcie_type(child) != PCI_EXP_TYPE_ENDPOINT) &amp;&amp;</span></a>
<a name="970"><span class="lineNum">     970 </span><span class="lineNoCov">          0 :                             (pci_pcie_type(child) != PCI_EXP_TYPE_LEG_END))</span></a>
<a name="971"><span class="lineNum">     971 </span><span class="lineNoCov">          0 :                                 continue;</span></a>
<a name="972"><span class="lineNum">     972 </span><span class="lineNoCov">          0 :                         pcie_aspm_check_latency(child);</span></a>
<a name="973"><span class="lineNum">     973 </span>            :                 }</a>
<a name="974"><span class="lineNum">     974 </span>            :         }</a>
<a name="975"><span class="lineNum">     975 </span><span class="lineNoCov">          0 : }</span></a>
<a name="976"><span class="lineNum">     976 </span>            : </a>
<a name="977"><span class="lineNum">     977 </span>            : /* @pdev: the endpoint device */</a>
<a name="978"><span class="lineNum">     978 </span><span class="lineNoCov">          0 : void pcie_aspm_exit_link_state(struct pci_dev *pdev)</span></a>
<a name="979"><span class="lineNum">     979 </span>            : {</a>
<a name="980"><span class="lineNum">     980 </span><span class="lineNoCov">          0 :         struct pci_dev *parent = pdev-&gt;bus-&gt;self;</span></a>
<a name="981"><span class="lineNum">     981 </span>            :         struct pcie_link_state *link, *root, *parent_link;</a>
<a name="982"><span class="lineNum">     982 </span>            : </a>
<a name="983"><span class="lineNum">     983 </span><span class="lineNoCov">          0 :         if (!parent || !parent-&gt;link_state)</span></a>
<a name="984"><span class="lineNum">     984 </span>            :                 return;</a>
<a name="985"><span class="lineNum">     985 </span>            : </a>
<a name="986"><span class="lineNum">     986 </span><span class="lineNoCov">          0 :         down_read(&amp;pci_bus_sem);</span></a>
<a name="987"><span class="lineNum">     987 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;aspm_lock);</span></a>
<a name="988"><span class="lineNum">     988 </span>            :         /*</a>
<a name="989"><span class="lineNum">     989 </span>            :          * All PCIe functions are in one slot, remove one function will remove</a>
<a name="990"><span class="lineNum">     990 </span>            :          * the whole slot, so just wait until we are the last function left.</a>
<a name="991"><span class="lineNum">     991 </span>            :          */</a>
<a name="992"><span class="lineNum">     992 </span><span class="lineNoCov">          0 :         if (!list_empty(&amp;parent-&gt;subordinate-&gt;devices))</span></a>
<a name="993"><span class="lineNum">     993 </span>            :                 goto out;</a>
<a name="994"><span class="lineNum">     994 </span>            : </a>
<a name="995"><span class="lineNum">     995 </span><span class="lineNoCov">          0 :         link = parent-&gt;link_state;</span></a>
<a name="996"><span class="lineNum">     996 </span><span class="lineNoCov">          0 :         root = link-&gt;root;</span></a>
<a name="997"><span class="lineNum">     997 </span><span class="lineNoCov">          0 :         parent_link = link-&gt;parent;</span></a>
<a name="998"><span class="lineNum">     998 </span>            : </a>
<a name="999"><span class="lineNum">     999 </span>            :         /* All functions are removed, so just disable ASPM for the link */</a>
<a name="1000"><span class="lineNum">    1000 </span><span class="lineNoCov">          0 :         pcie_config_aspm_link(link, 0);</span></a>
<a name="1001"><span class="lineNum">    1001 </span><span class="lineNoCov">          0 :         list_del(&amp;link-&gt;sibling);</span></a>
<a name="1002"><span class="lineNum">    1002 </span>            :         /* Clock PM is for endpoint device */</a>
<a name="1003"><span class="lineNum">    1003 </span><span class="lineNoCov">          0 :         free_link_state(link);</span></a>
<a name="1004"><span class="lineNum">    1004 </span>            : </a>
<a name="1005"><span class="lineNum">    1005 </span>            :         /* Recheck latencies and configure upstream links */</a>
<a name="1006"><span class="lineNum">    1006 </span><span class="lineNoCov">          0 :         if (parent_link) {</span></a>
<a name="1007"><span class="lineNum">    1007 </span><span class="lineNoCov">          0 :                 pcie_update_aspm_capable(root);</span></a>
<a name="1008"><span class="lineNum">    1008 </span><span class="lineNoCov">          0 :                 pcie_config_aspm_path(parent_link);</span></a>
<a name="1009"><span class="lineNum">    1009 </span>            :         }</a>
<a name="1010"><span class="lineNum">    1010 </span>            : out:</a>
<a name="1011"><span class="lineNum">    1011 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;aspm_lock);</span></a>
<a name="1012"><span class="lineNum">    1012 </span><span class="lineNoCov">          0 :         up_read(&amp;pci_bus_sem);</span></a>
<a name="1013"><span class="lineNum">    1013 </span>            : }</a>
<a name="1014"><span class="lineNum">    1014 </span>            : </a>
<a name="1015"><span class="lineNum">    1015 </span>            : /* @pdev: the root port or switch downstream port */</a>
<a name="1016"><span class="lineNum">    1016 </span><span class="lineNoCov">          0 : void pcie_aspm_pm_state_change(struct pci_dev *pdev)</span></a>
<a name="1017"><span class="lineNum">    1017 </span>            : {</a>
<a name="1018"><span class="lineNum">    1018 </span><span class="lineNoCov">          0 :         struct pcie_link_state *link = pdev-&gt;link_state;</span></a>
<a name="1019"><span class="lineNum">    1019 </span>            : </a>
<a name="1020"><span class="lineNum">    1020 </span><span class="lineNoCov">          0 :         if (aspm_disabled || !link)</span></a>
<a name="1021"><span class="lineNum">    1021 </span>            :                 return;</a>
<a name="1022"><span class="lineNum">    1022 </span>            :         /*</a>
<a name="1023"><span class="lineNum">    1023 </span>            :          * Devices changed PM state, we should recheck if latency</a>
<a name="1024"><span class="lineNum">    1024 </span>            :          * meets all functions' requirement</a>
<a name="1025"><span class="lineNum">    1025 </span>            :          */</a>
<a name="1026"><span class="lineNum">    1026 </span><span class="lineNoCov">          0 :         down_read(&amp;pci_bus_sem);</span></a>
<a name="1027"><span class="lineNum">    1027 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;aspm_lock);</span></a>
<a name="1028"><span class="lineNum">    1028 </span><span class="lineNoCov">          0 :         pcie_update_aspm_capable(link-&gt;root);</span></a>
<a name="1029"><span class="lineNum">    1029 </span><span class="lineNoCov">          0 :         pcie_config_aspm_path(link);</span></a>
<a name="1030"><span class="lineNum">    1030 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;aspm_lock);</span></a>
<a name="1031"><span class="lineNum">    1031 </span><span class="lineNoCov">          0 :         up_read(&amp;pci_bus_sem);</span></a>
<a name="1032"><span class="lineNum">    1032 </span>            : }</a>
<a name="1033"><span class="lineNum">    1033 </span>            : </a>
<a name="1034"><span class="lineNum">    1034 </span><span class="lineNoCov">          0 : void pcie_aspm_powersave_config_link(struct pci_dev *pdev)</span></a>
<a name="1035"><span class="lineNum">    1035 </span>            : {</a>
<a name="1036"><span class="lineNum">    1036 </span><span class="lineNoCov">          0 :         struct pcie_link_state *link = pdev-&gt;link_state;</span></a>
<a name="1037"><span class="lineNum">    1037 </span>            : </a>
<a name="1038"><span class="lineNum">    1038 </span><span class="lineNoCov">          0 :         if (aspm_disabled || !link)</span></a>
<a name="1039"><span class="lineNum">    1039 </span>            :                 return;</a>
<a name="1040"><span class="lineNum">    1040 </span>            : </a>
<a name="1041"><span class="lineNum">    1041 </span><span class="lineNoCov">          0 :         if (aspm_policy != POLICY_POWERSAVE &amp;&amp;</span></a>
<a name="1042"><span class="lineNum">    1042 </span>            :             aspm_policy != POLICY_POWER_SUPERSAVE)</a>
<a name="1043"><span class="lineNum">    1043 </span>            :                 return;</a>
<a name="1044"><span class="lineNum">    1044 </span>            : </a>
<a name="1045"><span class="lineNum">    1045 </span><span class="lineNoCov">          0 :         down_read(&amp;pci_bus_sem);</span></a>
<a name="1046"><span class="lineNum">    1046 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;aspm_lock);</span></a>
<a name="1047"><span class="lineNum">    1047 </span><span class="lineNoCov">          0 :         pcie_config_aspm_path(link);</span></a>
<a name="1048"><span class="lineNum">    1048 </span><span class="lineNoCov">          0 :         pcie_set_clkpm(link, policy_to_clkpm_state(link));</span></a>
<a name="1049"><span class="lineNum">    1049 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;aspm_lock);</span></a>
<a name="1050"><span class="lineNum">    1050 </span><span class="lineNoCov">          0 :         up_read(&amp;pci_bus_sem);</span></a>
<a name="1051"><span class="lineNum">    1051 </span>            : }</a>
<a name="1052"><span class="lineNum">    1052 </span>            : </a>
<a name="1053"><span class="lineNum">    1053 </span>            : static struct pcie_link_state *pcie_aspm_get_link(struct pci_dev *pdev)</a>
<a name="1054"><span class="lineNum">    1054 </span>            : {</a>
<a name="1055"><span class="lineNum">    1055 </span>            :         struct pci_dev *bridge;</a>
<a name="1056"><span class="lineNum">    1056 </span>            : </a>
<a name="1057"><span class="lineNum">    1057 </span><span class="lineNoCov">          0 :         if (!pci_is_pcie(pdev))</span></a>
<a name="1058"><span class="lineNum">    1058 </span>            :                 return NULL;</a>
<a name="1059"><span class="lineNum">    1059 </span>            : </a>
<a name="1060"><span class="lineNum">    1060 </span><span class="lineNoCov">          0 :         bridge = pci_upstream_bridge(pdev);</span></a>
<a name="1061"><span class="lineNum">    1061 </span><span class="lineNoCov">          0 :         if (!bridge || !pci_is_pcie(bridge))</span></a>
<a name="1062"><span class="lineNum">    1062 </span>            :                 return NULL;</a>
<a name="1063"><span class="lineNum">    1063 </span>            : </a>
<a name="1064"><span class="lineNum">    1064 </span><span class="lineNoCov">          0 :         return bridge-&gt;link_state;</span></a>
<a name="1065"><span class="lineNum">    1065 </span>            : }</a>
<a name="1066"><span class="lineNum">    1066 </span>            : </a>
<a name="1067"><span class="lineNum">    1067 </span><span class="lineNoCov">          0 : static int __pci_disable_link_state(struct pci_dev *pdev, int state, bool sem)</span></a>
<a name="1068"><span class="lineNum">    1068 </span>            : {</a>
<a name="1069"><span class="lineNum">    1069 </span><span class="lineNoCov">          0 :         struct pcie_link_state *link = pcie_aspm_get_link(pdev);</span></a>
<a name="1070"><span class="lineNum">    1070 </span>            : </a>
<a name="1071"><span class="lineNum">    1071 </span><span class="lineNoCov">          0 :         if (!link)</span></a>
<a name="1072"><span class="lineNum">    1072 </span>            :                 return -EINVAL;</a>
<a name="1073"><span class="lineNum">    1073 </span>            :         /*</a>
<a name="1074"><span class="lineNum">    1074 </span>            :          * A driver requested that ASPM be disabled on this device, but</a>
<a name="1075"><span class="lineNum">    1075 </span>            :          * if we don't have permission to manage ASPM (e.g., on ACPI</a>
<a name="1076"><span class="lineNum">    1076 </span>            :          * systems we have to observe the FADT ACPI_FADT_NO_ASPM bit and</a>
<a name="1077"><span class="lineNum">    1077 </span>            :          * the _OSC method), we can't honor that request.  Windows has</a>
<a name="1078"><span class="lineNum">    1078 </span>            :          * a similar mechanism using &quot;PciASPMOptOut&quot;, which is also</a>
<a name="1079"><span class="lineNum">    1079 </span>            :          * ignored in this situation.</a>
<a name="1080"><span class="lineNum">    1080 </span>            :          */</a>
<a name="1081"><span class="lineNum">    1081 </span><span class="lineNoCov">          0 :         if (aspm_disabled) {</span></a>
<a name="1082"><span class="lineNum">    1082 </span><span class="lineNoCov">          0 :                 pci_warn(pdev, &quot;can't disable ASPM; OS doesn't have ASPM control\n&quot;);</span></a>
<a name="1083"><span class="lineNum">    1083 </span><span class="lineNoCov">          0 :                 return -EPERM;</span></a>
<a name="1084"><span class="lineNum">    1084 </span>            :         }</a>
<a name="1085"><span class="lineNum">    1085 </span>            : </a>
<a name="1086"><span class="lineNum">    1086 </span><span class="lineNoCov">          0 :         if (sem)</span></a>
<a name="1087"><span class="lineNum">    1087 </span><span class="lineNoCov">          0 :                 down_read(&amp;pci_bus_sem);</span></a>
<a name="1088"><span class="lineNum">    1088 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;aspm_lock);</span></a>
<a name="1089"><span class="lineNum">    1089 </span><span class="lineNoCov">          0 :         if (state &amp; PCIE_LINK_STATE_L0S)</span></a>
<a name="1090"><span class="lineNum">    1090 </span><span class="lineNoCov">          0 :                 link-&gt;aspm_disable |= ASPM_STATE_L0S;</span></a>
<a name="1091"><span class="lineNum">    1091 </span><span class="lineNoCov">          0 :         if (state &amp; PCIE_LINK_STATE_L1)</span></a>
<a name="1092"><span class="lineNum">    1092 </span>            :                 /* L1 PM substates require L1 */</a>
<a name="1093"><span class="lineNum">    1093 </span><span class="lineNoCov">          0 :                 link-&gt;aspm_disable |= ASPM_STATE_L1 | ASPM_STATE_L1SS;</span></a>
<a name="1094"><span class="lineNum">    1094 </span><span class="lineNoCov">          0 :         if (state &amp; PCIE_LINK_STATE_L1_1)</span></a>
<a name="1095"><span class="lineNum">    1095 </span><span class="lineNoCov">          0 :                 link-&gt;aspm_disable |= ASPM_STATE_L1_1;</span></a>
<a name="1096"><span class="lineNum">    1096 </span><span class="lineNoCov">          0 :         if (state &amp; PCIE_LINK_STATE_L1_2)</span></a>
<a name="1097"><span class="lineNum">    1097 </span><span class="lineNoCov">          0 :                 link-&gt;aspm_disable |= ASPM_STATE_L1_2;</span></a>
<a name="1098"><span class="lineNum">    1098 </span><span class="lineNoCov">          0 :         if (state &amp; PCIE_LINK_STATE_L1_1_PCIPM)</span></a>
<a name="1099"><span class="lineNum">    1099 </span><span class="lineNoCov">          0 :                 link-&gt;aspm_disable |= ASPM_STATE_L1_1_PCIPM;</span></a>
<a name="1100"><span class="lineNum">    1100 </span><span class="lineNoCov">          0 :         if (state &amp; PCIE_LINK_STATE_L1_2_PCIPM)</span></a>
<a name="1101"><span class="lineNum">    1101 </span><span class="lineNoCov">          0 :                 link-&gt;aspm_disable |= ASPM_STATE_L1_2_PCIPM;</span></a>
<a name="1102"><span class="lineNum">    1102 </span><span class="lineNoCov">          0 :         pcie_config_aspm_link(link, policy_to_aspm_state(link));</span></a>
<a name="1103"><span class="lineNum">    1103 </span>            : </a>
<a name="1104"><span class="lineNum">    1104 </span><span class="lineNoCov">          0 :         if (state &amp; PCIE_LINK_STATE_CLKPM)</span></a>
<a name="1105"><span class="lineNum">    1105 </span><span class="lineNoCov">          0 :                 link-&gt;clkpm_disable = 1;</span></a>
<a name="1106"><span class="lineNum">    1106 </span><span class="lineNoCov">          0 :         pcie_set_clkpm(link, policy_to_clkpm_state(link));</span></a>
<a name="1107"><span class="lineNum">    1107 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;aspm_lock);</span></a>
<a name="1108"><span class="lineNum">    1108 </span><span class="lineNoCov">          0 :         if (sem)</span></a>
<a name="1109"><span class="lineNum">    1109 </span><span class="lineNoCov">          0 :                 up_read(&amp;pci_bus_sem);</span></a>
<a name="1110"><span class="lineNum">    1110 </span>            : </a>
<a name="1111"><span class="lineNum">    1111 </span>            :         return 0;</a>
<a name="1112"><span class="lineNum">    1112 </span>            : }</a>
<a name="1113"><span class="lineNum">    1113 </span>            : </a>
<a name="1114"><span class="lineNum">    1114 </span><span class="lineNoCov">          0 : int pci_disable_link_state_locked(struct pci_dev *pdev, int state)</span></a>
<a name="1115"><span class="lineNum">    1115 </span>            : {</a>
<a name="1116"><span class="lineNum">    1116 </span><span class="lineNoCov">          0 :         return __pci_disable_link_state(pdev, state, false);</span></a>
<a name="1117"><span class="lineNum">    1117 </span>            : }</a>
<a name="1118"><span class="lineNum">    1118 </span>            : EXPORT_SYMBOL(pci_disable_link_state_locked);</a>
<a name="1119"><span class="lineNum">    1119 </span>            : </a>
<a name="1120"><span class="lineNum">    1120 </span>            : /**</a>
<a name="1121"><span class="lineNum">    1121 </span>            :  * pci_disable_link_state - Disable device's link state, so the link will</a>
<a name="1122"><span class="lineNum">    1122 </span>            :  * never enter specific states.  Note that if the BIOS didn't grant ASPM</a>
<a name="1123"><span class="lineNum">    1123 </span>            :  * control to the OS, this does nothing because we can't touch the LNKCTL</a>
<a name="1124"><span class="lineNum">    1124 </span>            :  * register. Returns 0 or a negative errno.</a>
<a name="1125"><span class="lineNum">    1125 </span>            :  *</a>
<a name="1126"><span class="lineNum">    1126 </span>            :  * @pdev: PCI device</a>
<a name="1127"><span class="lineNum">    1127 </span>            :  * @state: ASPM link state to disable</a>
<a name="1128"><span class="lineNum">    1128 </span>            :  */</a>
<a name="1129"><span class="lineNum">    1129 </span><span class="lineNoCov">          0 : int pci_disable_link_state(struct pci_dev *pdev, int state)</span></a>
<a name="1130"><span class="lineNum">    1130 </span>            : {</a>
<a name="1131"><span class="lineNum">    1131 </span><span class="lineNoCov">          0 :         return __pci_disable_link_state(pdev, state, true);</span></a>
<a name="1132"><span class="lineNum">    1132 </span>            : }</a>
<a name="1133"><span class="lineNum">    1133 </span>            : EXPORT_SYMBOL(pci_disable_link_state);</a>
<a name="1134"><span class="lineNum">    1134 </span>            : </a>
<a name="1135"><span class="lineNum">    1135 </span><span class="lineNoCov">          0 : static int pcie_aspm_set_policy(const char *val,</span></a>
<a name="1136"><span class="lineNum">    1136 </span>            :                                 const struct kernel_param *kp)</a>
<a name="1137"><span class="lineNum">    1137 </span>            : {</a>
<a name="1138"><span class="lineNum">    1138 </span>            :         int i;</a>
<a name="1139"><span class="lineNum">    1139 </span>            :         struct pcie_link_state *link;</a>
<a name="1140"><span class="lineNum">    1140 </span>            : </a>
<a name="1141"><span class="lineNum">    1141 </span><span class="lineNoCov">          0 :         if (aspm_disabled)</span></a>
<a name="1142"><span class="lineNum">    1142 </span>            :                 return -EPERM;</a>
<a name="1143"><span class="lineNum">    1143 </span><span class="lineNoCov">          0 :         i = sysfs_match_string(policy_str, val);</span></a>
<a name="1144"><span class="lineNum">    1144 </span><span class="lineNoCov">          0 :         if (i &lt; 0)</span></a>
<a name="1145"><span class="lineNum">    1145 </span>            :                 return i;</a>
<a name="1146"><span class="lineNum">    1146 </span><span class="lineNoCov">          0 :         if (i == aspm_policy)</span></a>
<a name="1147"><span class="lineNum">    1147 </span>            :                 return 0;</a>
<a name="1148"><span class="lineNum">    1148 </span>            : </a>
<a name="1149"><span class="lineNum">    1149 </span><span class="lineNoCov">          0 :         down_read(&amp;pci_bus_sem);</span></a>
<a name="1150"><span class="lineNum">    1150 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;aspm_lock);</span></a>
<a name="1151"><span class="lineNum">    1151 </span><span class="lineNoCov">          0 :         aspm_policy = i;</span></a>
<a name="1152"><span class="lineNum">    1152 </span><span class="lineNoCov">          0 :         list_for_each_entry(link, &amp;link_list, sibling) {</span></a>
<a name="1153"><span class="lineNum">    1153 </span><span class="lineNoCov">          0 :                 pcie_config_aspm_link(link, policy_to_aspm_state(link));</span></a>
<a name="1154"><span class="lineNum">    1154 </span><span class="lineNoCov">          0 :                 pcie_set_clkpm(link, policy_to_clkpm_state(link));</span></a>
<a name="1155"><span class="lineNum">    1155 </span>            :         }</a>
<a name="1156"><span class="lineNum">    1156 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;aspm_lock);</span></a>
<a name="1157"><span class="lineNum">    1157 </span><span class="lineNoCov">          0 :         up_read(&amp;pci_bus_sem);</span></a>
<a name="1158"><span class="lineNum">    1158 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="1159"><span class="lineNum">    1159 </span>            : }</a>
<a name="1160"><span class="lineNum">    1160 </span>            : </a>
<a name="1161"><span class="lineNum">    1161 </span><span class="lineNoCov">          0 : static int pcie_aspm_get_policy(char *buffer, const struct kernel_param *kp)</span></a>
<a name="1162"><span class="lineNum">    1162 </span>            : {</a>
<a name="1163"><span class="lineNum">    1163 </span><span class="lineNoCov">          0 :         int i, cnt = 0;</span></a>
<a name="1164"><span class="lineNum">    1164 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(policy_str); i++)</span></a>
<a name="1165"><span class="lineNum">    1165 </span><span class="lineNoCov">          0 :                 if (i == aspm_policy)</span></a>
<a name="1166"><span class="lineNum">    1166 </span><span class="lineNoCov">          0 :                         cnt += sprintf(buffer + cnt, &quot;[%s] &quot;, policy_str[i]);</span></a>
<a name="1167"><span class="lineNum">    1167 </span>            :                 else</a>
<a name="1168"><span class="lineNum">    1168 </span><span class="lineNoCov">          0 :                         cnt += sprintf(buffer + cnt, &quot;%s &quot;, policy_str[i]);</span></a>
<a name="1169"><span class="lineNum">    1169 </span><span class="lineNoCov">          0 :         cnt += sprintf(buffer + cnt, &quot;\n&quot;);</span></a>
<a name="1170"><span class="lineNum">    1170 </span><span class="lineNoCov">          0 :         return cnt;</span></a>
<a name="1171"><span class="lineNum">    1171 </span>            : }</a>
<a name="1172"><span class="lineNum">    1172 </span>            : </a>
<a name="1173"><span class="lineNum">    1173 </span>            : module_param_call(policy, pcie_aspm_set_policy, pcie_aspm_get_policy,</a>
<a name="1174"><span class="lineNum">    1174 </span>            :         NULL, 0644);</a>
<a name="1175"><span class="lineNum">    1175 </span>            : </a>
<a name="1176"><span class="lineNum">    1176 </span>            : /**</a>
<a name="1177"><span class="lineNum">    1177 </span>            :  * pcie_aspm_enabled - Check if PCIe ASPM has been enabled for a device.</a>
<a name="1178"><span class="lineNum">    1178 </span>            :  * @pdev: Target device.</a>
<a name="1179"><span class="lineNum">    1179 </span>            :  *</a>
<a name="1180"><span class="lineNum">    1180 </span>            :  * Relies on the upstream bridge's link_state being valid.  The link_state</a>
<a name="1181"><span class="lineNum">    1181 </span>            :  * is deallocated only when the last child of the bridge (i.e., @pdev or a</a>
<a name="1182"><span class="lineNum">    1182 </span>            :  * sibling) is removed, and the caller should be holding a reference to</a>
<a name="1183"><span class="lineNum">    1183 </span>            :  * @pdev, so this should be safe.</a>
<a name="1184"><span class="lineNum">    1184 </span>            :  */</a>
<a name="1185"><span class="lineNum">    1185 </span><span class="lineNoCov">          0 : bool pcie_aspm_enabled(struct pci_dev *pdev)</span></a>
<a name="1186"><span class="lineNum">    1186 </span>            : {</a>
<a name="1187"><span class="lineNum">    1187 </span><span class="lineNoCov">          0 :         struct pcie_link_state *link = pcie_aspm_get_link(pdev);</span></a>
<a name="1188"><span class="lineNum">    1188 </span>            : </a>
<a name="1189"><span class="lineNum">    1189 </span><span class="lineNoCov">          0 :         if (!link)</span></a>
<a name="1190"><span class="lineNum">    1190 </span>            :                 return false;</a>
<a name="1191"><span class="lineNum">    1191 </span>            : </a>
<a name="1192"><span class="lineNum">    1192 </span><span class="lineNoCov">          0 :         return link-&gt;aspm_enabled;</span></a>
<a name="1193"><span class="lineNum">    1193 </span>            : }</a>
<a name="1194"><span class="lineNum">    1194 </span>            : EXPORT_SYMBOL_GPL(pcie_aspm_enabled);</a>
<a name="1195"><span class="lineNum">    1195 </span>            : </a>
<a name="1196"><span class="lineNum">    1196 </span><span class="lineNoCov">          0 : static ssize_t aspm_attr_show_common(struct device *dev,</span></a>
<a name="1197"><span class="lineNum">    1197 </span>            :                                      struct device_attribute *attr,</a>
<a name="1198"><span class="lineNum">    1198 </span>            :                                      char *buf, u8 state)</a>
<a name="1199"><span class="lineNum">    1199 </span>            : {</a>
<a name="1200"><span class="lineNum">    1200 </span><span class="lineNoCov">          0 :         struct pci_dev *pdev = to_pci_dev(dev);</span></a>
<a name="1201"><span class="lineNum">    1201 </span><span class="lineNoCov">          0 :         struct pcie_link_state *link = pcie_aspm_get_link(pdev);</span></a>
<a name="1202"><span class="lineNum">    1202 </span>            : </a>
<a name="1203"><span class="lineNum">    1203 </span><span class="lineNoCov">          0 :         return sysfs_emit(buf, &quot;%d\n&quot;, (link-&gt;aspm_enabled &amp; state) ? 1 : 0);</span></a>
<a name="1204"><span class="lineNum">    1204 </span>            : }</a>
<a name="1205"><span class="lineNum">    1205 </span>            : </a>
<a name="1206"><span class="lineNum">    1206 </span><span class="lineNoCov">          0 : static ssize_t aspm_attr_store_common(struct device *dev,</span></a>
<a name="1207"><span class="lineNum">    1207 </span>            :                                       struct device_attribute *attr,</a>
<a name="1208"><span class="lineNum">    1208 </span>            :                                       const char *buf, size_t len, u8 state)</a>
<a name="1209"><span class="lineNum">    1209 </span>            : {</a>
<a name="1210"><span class="lineNum">    1210 </span><span class="lineNoCov">          0 :         struct pci_dev *pdev = to_pci_dev(dev);</span></a>
<a name="1211"><span class="lineNum">    1211 </span><span class="lineNoCov">          0 :         struct pcie_link_state *link = pcie_aspm_get_link(pdev);</span></a>
<a name="1212"><span class="lineNum">    1212 </span>            :         bool state_enable;</a>
<a name="1213"><span class="lineNum">    1213 </span>            : </a>
<a name="1214"><span class="lineNum">    1214 </span><span class="lineNoCov">          0 :         if (kstrtobool(buf, &amp;state_enable) &lt; 0)</span></a>
<a name="1215"><span class="lineNum">    1215 </span>            :                 return -EINVAL;</a>
<a name="1216"><span class="lineNum">    1216 </span>            : </a>
<a name="1217"><span class="lineNum">    1217 </span><span class="lineNoCov">          0 :         down_read(&amp;pci_bus_sem);</span></a>
<a name="1218"><span class="lineNum">    1218 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;aspm_lock);</span></a>
<a name="1219"><span class="lineNum">    1219 </span>            : </a>
<a name="1220"><span class="lineNum">    1220 </span><span class="lineNoCov">          0 :         if (state_enable) {</span></a>
<a name="1221"><span class="lineNum">    1221 </span><span class="lineNoCov">          0 :                 link-&gt;aspm_disable &amp;= ~state;</span></a>
<a name="1222"><span class="lineNum">    1222 </span>            :                 /* need to enable L1 for substates */</a>
<a name="1223"><span class="lineNum">    1223 </span><span class="lineNoCov">          0 :                 if (state &amp; ASPM_STATE_L1SS)</span></a>
<a name="1224"><span class="lineNum">    1224 </span><span class="lineNoCov">          0 :                         link-&gt;aspm_disable &amp;= ~ASPM_STATE_L1;</span></a>
<a name="1225"><span class="lineNum">    1225 </span>            :         } else {</a>
<a name="1226"><span class="lineNum">    1226 </span><span class="lineNoCov">          0 :                 link-&gt;aspm_disable |= state;</span></a>
<a name="1227"><span class="lineNum">    1227 </span>            :         }</a>
<a name="1228"><span class="lineNum">    1228 </span>            : </a>
<a name="1229"><span class="lineNum">    1229 </span><span class="lineNoCov">          0 :         pcie_config_aspm_link(link, policy_to_aspm_state(link));</span></a>
<a name="1230"><span class="lineNum">    1230 </span>            : </a>
<a name="1231"><span class="lineNum">    1231 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;aspm_lock);</span></a>
<a name="1232"><span class="lineNum">    1232 </span><span class="lineNoCov">          0 :         up_read(&amp;pci_bus_sem);</span></a>
<a name="1233"><span class="lineNum">    1233 </span>            : </a>
<a name="1234"><span class="lineNum">    1234 </span><span class="lineNoCov">          0 :         return len;</span></a>
<a name="1235"><span class="lineNum">    1235 </span>            : }</a>
<a name="1236"><span class="lineNum">    1236 </span>            : </a>
<a name="1237"><span class="lineNum">    1237 </span>            : #define ASPM_ATTR(_f, _s)                                               \</a>
<a name="1238"><span class="lineNum">    1238 </span>            : static ssize_t _f##_show(struct device *dev,                            \</a>
<a name="1239"><span class="lineNum">    1239 </span>            :                          struct device_attribute *attr, char *buf)      \</a>
<a name="1240"><span class="lineNum">    1240 </span>            : { return aspm_attr_show_common(dev, attr, buf, ASPM_STATE_##_s); }      \</a>
<a name="1241"><span class="lineNum">    1241 </span>            :                                                                         \</a>
<a name="1242"><span class="lineNum">    1242 </span>            : static ssize_t _f##_store(struct device *dev,                           \</a>
<a name="1243"><span class="lineNum">    1243 </span>            :                           struct device_attribute *attr,                \</a>
<a name="1244"><span class="lineNum">    1244 </span>            :                           const char *buf, size_t len)                  \</a>
<a name="1245"><span class="lineNum">    1245 </span>            : { return aspm_attr_store_common(dev, attr, buf, len, ASPM_STATE_##_s); }</a>
<a name="1246"><span class="lineNum">    1246 </span>            : </a>
<a name="1247"><span class="lineNum">    1247 </span><span class="lineNoCov">          0 : ASPM_ATTR(l0s_aspm, L0S)</span></a>
<a name="1248"><span class="lineNum">    1248 </span><span class="lineNoCov">          0 : ASPM_ATTR(l1_aspm, L1)</span></a>
<a name="1249"><span class="lineNum">    1249 </span><span class="lineNoCov">          0 : ASPM_ATTR(l1_1_aspm, L1_1)</span></a>
<a name="1250"><span class="lineNum">    1250 </span><span class="lineNoCov">          0 : ASPM_ATTR(l1_2_aspm, L1_2)</span></a>
<a name="1251"><span class="lineNum">    1251 </span><span class="lineNoCov">          0 : ASPM_ATTR(l1_1_pcipm, L1_1_PCIPM)</span></a>
<a name="1252"><span class="lineNum">    1252 </span><span class="lineNoCov">          0 : ASPM_ATTR(l1_2_pcipm, L1_2_PCIPM)</span></a>
<a name="1253"><span class="lineNum">    1253 </span>            : </a>
<a name="1254"><span class="lineNum">    1254 </span><span class="lineNoCov">          0 : static ssize_t clkpm_show(struct device *dev,</span></a>
<a name="1255"><span class="lineNum">    1255 </span>            :                           struct device_attribute *attr, char *buf)</a>
<a name="1256"><span class="lineNum">    1256 </span>            : {</a>
<a name="1257"><span class="lineNum">    1257 </span><span class="lineNoCov">          0 :         struct pci_dev *pdev = to_pci_dev(dev);</span></a>
<a name="1258"><span class="lineNum">    1258 </span><span class="lineNoCov">          0 :         struct pcie_link_state *link = pcie_aspm_get_link(pdev);</span></a>
<a name="1259"><span class="lineNum">    1259 </span>            : </a>
<a name="1260"><span class="lineNum">    1260 </span><span class="lineNoCov">          0 :         return sysfs_emit(buf, &quot;%d\n&quot;, link-&gt;clkpm_enabled);</span></a>
<a name="1261"><span class="lineNum">    1261 </span>            : }</a>
<a name="1262"><span class="lineNum">    1262 </span>            : </a>
<a name="1263"><span class="lineNum">    1263 </span><span class="lineNoCov">          0 : static ssize_t clkpm_store(struct device *dev,</span></a>
<a name="1264"><span class="lineNum">    1264 </span>            :                            struct device_attribute *attr,</a>
<a name="1265"><span class="lineNum">    1265 </span>            :                            const char *buf, size_t len)</a>
<a name="1266"><span class="lineNum">    1266 </span>            : {</a>
<a name="1267"><span class="lineNum">    1267 </span><span class="lineNoCov">          0 :         struct pci_dev *pdev = to_pci_dev(dev);</span></a>
<a name="1268"><span class="lineNum">    1268 </span><span class="lineNoCov">          0 :         struct pcie_link_state *link = pcie_aspm_get_link(pdev);</span></a>
<a name="1269"><span class="lineNum">    1269 </span>            :         bool state_enable;</a>
<a name="1270"><span class="lineNum">    1270 </span>            : </a>
<a name="1271"><span class="lineNum">    1271 </span><span class="lineNoCov">          0 :         if (kstrtobool(buf, &amp;state_enable) &lt; 0)</span></a>
<a name="1272"><span class="lineNum">    1272 </span>            :                 return -EINVAL;</a>
<a name="1273"><span class="lineNum">    1273 </span>            : </a>
<a name="1274"><span class="lineNum">    1274 </span><span class="lineNoCov">          0 :         down_read(&amp;pci_bus_sem);</span></a>
<a name="1275"><span class="lineNum">    1275 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;aspm_lock);</span></a>
<a name="1276"><span class="lineNum">    1276 </span>            : </a>
<a name="1277"><span class="lineNum">    1277 </span><span class="lineNoCov">          0 :         link-&gt;clkpm_disable = !state_enable;</span></a>
<a name="1278"><span class="lineNum">    1278 </span><span class="lineNoCov">          0 :         pcie_set_clkpm(link, policy_to_clkpm_state(link));</span></a>
<a name="1279"><span class="lineNum">    1279 </span>            : </a>
<a name="1280"><span class="lineNum">    1280 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;aspm_lock);</span></a>
<a name="1281"><span class="lineNum">    1281 </span><span class="lineNoCov">          0 :         up_read(&amp;pci_bus_sem);</span></a>
<a name="1282"><span class="lineNum">    1282 </span>            : </a>
<a name="1283"><span class="lineNum">    1283 </span><span class="lineNoCov">          0 :         return len;</span></a>
<a name="1284"><span class="lineNum">    1284 </span>            : }</a>
<a name="1285"><span class="lineNum">    1285 </span>            : </a>
<a name="1286"><span class="lineNum">    1286 </span>            : static DEVICE_ATTR_RW(clkpm);</a>
<a name="1287"><span class="lineNum">    1287 </span>            : static DEVICE_ATTR_RW(l0s_aspm);</a>
<a name="1288"><span class="lineNum">    1288 </span>            : static DEVICE_ATTR_RW(l1_aspm);</a>
<a name="1289"><span class="lineNum">    1289 </span>            : static DEVICE_ATTR_RW(l1_1_aspm);</a>
<a name="1290"><span class="lineNum">    1290 </span>            : static DEVICE_ATTR_RW(l1_2_aspm);</a>
<a name="1291"><span class="lineNum">    1291 </span>            : static DEVICE_ATTR_RW(l1_1_pcipm);</a>
<a name="1292"><span class="lineNum">    1292 </span>            : static DEVICE_ATTR_RW(l1_2_pcipm);</a>
<a name="1293"><span class="lineNum">    1293 </span>            : </a>
<a name="1294"><span class="lineNum">    1294 </span>            : static struct attribute *aspm_ctrl_attrs[] = {</a>
<a name="1295"><span class="lineNum">    1295 </span>            :         &amp;dev_attr_clkpm.attr,</a>
<a name="1296"><span class="lineNum">    1296 </span>            :         &amp;dev_attr_l0s_aspm.attr,</a>
<a name="1297"><span class="lineNum">    1297 </span>            :         &amp;dev_attr_l1_aspm.attr,</a>
<a name="1298"><span class="lineNum">    1298 </span>            :         &amp;dev_attr_l1_1_aspm.attr,</a>
<a name="1299"><span class="lineNum">    1299 </span>            :         &amp;dev_attr_l1_2_aspm.attr,</a>
<a name="1300"><span class="lineNum">    1300 </span>            :         &amp;dev_attr_l1_1_pcipm.attr,</a>
<a name="1301"><span class="lineNum">    1301 </span>            :         &amp;dev_attr_l1_2_pcipm.attr,</a>
<a name="1302"><span class="lineNum">    1302 </span>            :         NULL</a>
<a name="1303"><span class="lineNum">    1303 </span>            : };</a>
<a name="1304"><span class="lineNum">    1304 </span>            : </a>
<a name="1305"><span class="lineNum">    1305 </span><span class="lineNoCov">          0 : static umode_t aspm_ctrl_attrs_are_visible(struct kobject *kobj,</span></a>
<a name="1306"><span class="lineNum">    1306 </span>            :                                            struct attribute *a, int n)</a>
<a name="1307"><span class="lineNum">    1307 </span>            : {</a>
<a name="1308"><span class="lineNum">    1308 </span><span class="lineNoCov">          0 :         struct device *dev = kobj_to_dev(kobj);</span></a>
<a name="1309"><span class="lineNum">    1309 </span><span class="lineNoCov">          0 :         struct pci_dev *pdev = to_pci_dev(dev);</span></a>
<a name="1310"><span class="lineNum">    1310 </span><span class="lineNoCov">          0 :         struct pcie_link_state *link = pcie_aspm_get_link(pdev);</span></a>
<a name="1311"><span class="lineNum">    1311 </span>            :         static const u8 aspm_state_map[] = {</a>
<a name="1312"><span class="lineNum">    1312 </span>            :                 ASPM_STATE_L0S,</a>
<a name="1313"><span class="lineNum">    1313 </span>            :                 ASPM_STATE_L1,</a>
<a name="1314"><span class="lineNum">    1314 </span>            :                 ASPM_STATE_L1_1,</a>
<a name="1315"><span class="lineNum">    1315 </span>            :                 ASPM_STATE_L1_2,</a>
<a name="1316"><span class="lineNum">    1316 </span>            :                 ASPM_STATE_L1_1_PCIPM,</a>
<a name="1317"><span class="lineNum">    1317 </span>            :                 ASPM_STATE_L1_2_PCIPM,</a>
<a name="1318"><span class="lineNum">    1318 </span>            :         };</a>
<a name="1319"><span class="lineNum">    1319 </span>            : </a>
<a name="1320"><span class="lineNum">    1320 </span><span class="lineNoCov">          0 :         if (aspm_disabled || !link)</span></a>
<a name="1321"><span class="lineNum">    1321 </span>            :                 return 0;</a>
<a name="1322"><span class="lineNum">    1322 </span>            : </a>
<a name="1323"><span class="lineNum">    1323 </span><span class="lineNoCov">          0 :         if (n == 0)</span></a>
<a name="1324"><span class="lineNum">    1324 </span><span class="lineNoCov">          0 :                 return link-&gt;clkpm_capable ? a-&gt;mode : 0;</span></a>
<a name="1325"><span class="lineNum">    1325 </span>            : </a>
<a name="1326"><span class="lineNum">    1326 </span><span class="lineNoCov">          0 :         return link-&gt;aspm_capable &amp; aspm_state_map[n - 1] ? a-&gt;mode : 0;</span></a>
<a name="1327"><span class="lineNum">    1327 </span>            : }</a>
<a name="1328"><span class="lineNum">    1328 </span>            : </a>
<a name="1329"><span class="lineNum">    1329 </span>            : const struct attribute_group aspm_ctrl_attr_group = {</a>
<a name="1330"><span class="lineNum">    1330 </span>            :         .name = &quot;link&quot;,</a>
<a name="1331"><span class="lineNum">    1331 </span>            :         .attrs = aspm_ctrl_attrs,</a>
<a name="1332"><span class="lineNum">    1332 </span>            :         .is_visible = aspm_ctrl_attrs_are_visible,</a>
<a name="1333"><span class="lineNum">    1333 </span>            : };</a>
<a name="1334"><span class="lineNum">    1334 </span>            : </a>
<a name="1335"><span class="lineNum">    1335 </span><span class="lineNoCov">          0 : static int __init pcie_aspm_disable(char *str)</span></a>
<a name="1336"><span class="lineNum">    1336 </span>            : {</a>
<a name="1337"><span class="lineNum">    1337 </span><span class="lineNoCov">          0 :         if (!strcmp(str, &quot;off&quot;)) {</span></a>
<a name="1338"><span class="lineNum">    1338 </span><span class="lineNoCov">          0 :                 aspm_policy = POLICY_DEFAULT;</span></a>
<a name="1339"><span class="lineNum">    1339 </span><span class="lineNoCov">          0 :                 aspm_disabled = 1;</span></a>
<a name="1340"><span class="lineNum">    1340 </span><span class="lineNoCov">          0 :                 aspm_support_enabled = false;</span></a>
<a name="1341"><span class="lineNum">    1341 </span><span class="lineNoCov">          0 :                 printk(KERN_INFO &quot;PCIe ASPM is disabled\n&quot;);</span></a>
<a name="1342"><span class="lineNum">    1342 </span><span class="lineNoCov">          0 :         } else if (!strcmp(str, &quot;force&quot;)) {</span></a>
<a name="1343"><span class="lineNum">    1343 </span><span class="lineNoCov">          0 :                 aspm_force = 1;</span></a>
<a name="1344"><span class="lineNum">    1344 </span><span class="lineNoCov">          0 :                 printk(KERN_INFO &quot;PCIe ASPM is forcibly enabled\n&quot;);</span></a>
<a name="1345"><span class="lineNum">    1345 </span>            :         }</a>
<a name="1346"><span class="lineNum">    1346 </span><span class="lineNoCov">          0 :         return 1;</span></a>
<a name="1347"><span class="lineNum">    1347 </span>            : }</a>
<a name="1348"><span class="lineNum">    1348 </span>            : </a>
<a name="1349"><span class="lineNum">    1349 </span>            : __setup(&quot;pcie_aspm=&quot;, pcie_aspm_disable);</a>
<a name="1350"><span class="lineNum">    1350 </span>            : </a>
<a name="1351"><span class="lineNum">    1351 </span><span class="lineNoCov">          0 : void pcie_no_aspm(void)</span></a>
<a name="1352"><span class="lineNum">    1352 </span>            : {</a>
<a name="1353"><span class="lineNum">    1353 </span>            :         /*</a>
<a name="1354"><span class="lineNum">    1354 </span>            :          * Disabling ASPM is intended to prevent the kernel from modifying</a>
<a name="1355"><span class="lineNum">    1355 </span>            :          * existing hardware state, not to clear existing state. To that end:</a>
<a name="1356"><span class="lineNum">    1356 </span>            :          * (a) set policy to POLICY_DEFAULT in order to avoid changing state</a>
<a name="1357"><span class="lineNum">    1357 </span>            :          * (b) prevent userspace from changing policy</a>
<a name="1358"><span class="lineNum">    1358 </span>            :          */</a>
<a name="1359"><span class="lineNum">    1359 </span><span class="lineNoCov">          0 :         if (!aspm_force) {</span></a>
<a name="1360"><span class="lineNum">    1360 </span><span class="lineNoCov">          0 :                 aspm_policy = POLICY_DEFAULT;</span></a>
<a name="1361"><span class="lineNum">    1361 </span><span class="lineNoCov">          0 :                 aspm_disabled = 1;</span></a>
<a name="1362"><span class="lineNum">    1362 </span>            :         }</a>
<a name="1363"><span class="lineNum">    1363 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1364"><span class="lineNum">    1364 </span>            : </a>
<a name="1365"><span class="lineNum">    1365 </span><span class="lineNoCov">          0 : bool pcie_aspm_support_enabled(void)</span></a>
<a name="1366"><span class="lineNum">    1366 </span>            : {</a>
<a name="1367"><span class="lineNum">    1367 </span><span class="lineNoCov">          0 :         return aspm_support_enabled;</span></a>
<a name="1368"><span class="lineNum">    1368 </span>            : }</a>
<a name="1369"><span class="lineNum">    1369 </span>            : EXPORT_SYMBOL(pcie_aspm_support_enabled);</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
