[Inputs]
rst
wr_clk
rd_clk
wr_en
rd_en
=din[15:0]=
[Outputs]
full
empty
prog_full
=dout[31:0]=
[BiDir]
[ATTRIBUTES]
VeriModel fifo_wrap

