
ubuntu-preinstalled/setleds:     file format elf32-littlearm


Disassembly of section .init:

00000688 <.init>:
 688:	push	{r3, lr}
 68c:	bl	cf8 <abort@plt+0x584>
 690:	pop	{r3, pc}

Disassembly of section .plt:

00000694 <strcmp@plt-0x14>:
 694:	push	{lr}		; (str lr, [sp, #-4]!)
 698:	ldr	lr, [pc, #4]	; 6a4 <strcmp@plt-0x4>
 69c:	add	lr, pc, lr
 6a0:	ldr	pc, [lr, #8]!
 6a4:	andeq	r1, r1, r0, ror #17

000006a8 <strcmp@plt>:
 6a8:	add	ip, pc, #0, 12
 6ac:	add	ip, ip, #69632	; 0x11000
 6b0:	ldr	pc, [ip, #2272]!	; 0x8e0

000006b4 <__cxa_finalize@plt>:
 6b4:	add	ip, pc, #0, 12
 6b8:	add	ip, ip, #69632	; 0x11000
 6bc:	ldr	pc, [ip, #2264]!	; 0x8d8

000006c0 <dcgettext@plt>:
 6c0:	add	ip, pc, #0, 12
 6c4:	add	ip, ip, #69632	; 0x11000
 6c8:	ldr	pc, [ip, #2256]!	; 0x8d0

000006cc <__stack_chk_fail@plt>:
 6cc:	add	ip, pc, #0, 12
 6d0:	add	ip, ip, #69632	; 0x11000
 6d4:	ldr	pc, [ip, #2248]!	; 0x8c8

000006d8 <textdomain@plt>:
 6d8:	add	ip, pc, #0, 12
 6dc:	add	ip, ip, #69632	; 0x11000
 6e0:	ldr	pc, [ip, #2240]!	; 0x8c0

000006e4 <ioctl@plt>:
 6e4:	add	ip, pc, #0, 12
 6e8:	add	ip, ip, #69632	; 0x11000
 6ec:	ldr	pc, [ip, #2232]!	; 0x8b8

000006f0 <__libc_start_main@plt>:
 6f0:	add	ip, pc, #0, 12
 6f4:	add	ip, ip, #69632	; 0x11000
 6f8:	ldr	pc, [ip, #2224]!	; 0x8b0

000006fc <strerror@plt>:
 6fc:	add	ip, pc, #0, 12
 700:	add	ip, ip, #69632	; 0x11000
 704:	ldr	pc, [ip, #2216]!	; 0x8a8

00000708 <__vfprintf_chk@plt>:
 708:	add	ip, pc, #0, 12
 70c:	add	ip, ip, #69632	; 0x11000
 710:	ldr	pc, [ip, #2208]!	; 0x8a0

00000714 <__gmon_start__@plt>:
 714:	add	ip, pc, #0, 12
 718:	add	ip, ip, #69632	; 0x11000
 71c:	ldr	pc, [ip, #2200]!	; 0x898

00000720 <exit@plt>:
 720:	add	ip, pc, #0, 12
 724:	add	ip, ip, #69632	; 0x11000
 728:	ldr	pc, [ip, #2192]!	; 0x890

0000072c <__errno_location@plt>:
 72c:	add	ip, pc, #0, 12
 730:	add	ip, ip, #69632	; 0x11000
 734:	ldr	pc, [ip, #2184]!	; 0x888

00000738 <__printf_chk@plt>:
 738:	add	ip, pc, #0, 12
 73c:	add	ip, ip, #69632	; 0x11000
 740:	ldr	pc, [ip, #2176]!	; 0x880

00000744 <__fprintf_chk@plt>:
 744:	add	ip, pc, #0, 12
 748:	add	ip, ip, #69632	; 0x11000
 74c:	ldr	pc, [ip, #2168]!	; 0x878

00000750 <setlocale@plt>:
 750:	add	ip, pc, #0, 12
 754:	add	ip, ip, #69632	; 0x11000
 758:	ldr	pc, [ip, #2160]!	; 0x870

0000075c <strrchr@plt>:
 75c:	add	ip, pc, #0, 12
 760:	add	ip, ip, #69632	; 0x11000
 764:	ldr	pc, [ip, #2152]!	; 0x868

00000768 <bindtextdomain@plt>:
 768:	add	ip, pc, #0, 12
 76c:	add	ip, ip, #69632	; 0x11000
 770:	ldr	pc, [ip, #2144]!	; 0x860

00000774 <abort@plt>:
 774:	add	ip, pc, #0, 12
 778:	add	ip, ip, #69632	; 0x11000
 77c:	ldr	pc, [ip, #2136]!	; 0x858

Disassembly of section .text:

00000780 <.text>:
     780:	svcmi	0x00f0e92d
     784:			; <UNDEFINED> instruction: 0xf8dfb08b
     788:	strmi	fp, [sp], -r4, lsr #9
     78c:	strtcc	pc, [r0], #2271	; 0x8df
     790:	ldrbtmi	r4, [fp], #1540	; 0x604
     794:			; <UNDEFINED> instruction: 0x212f680f
     798:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
     79c:	ldmdavs	fp, {r3, r4, r5, r9, sl, lr}
     7a0:			; <UNDEFINED> instruction: 0xf7ff9309
     7a4:	ldrdlt	lr, [r0, -ip]
     7a8:			; <UNDEFINED> instruction: 0xf8df1c47
     7ac:	andcs	r3, r6, r8, lsl #9
     7b0:	strne	pc, [r4], #2271	; 0x8df
     7b4:	strvs	pc, [r4], #2271	; 0x8df
     7b8:	andhi	pc, r3, fp, asr r8	; <UNPREDICTABLE>
     7bc:	ldrbtmi	r4, [lr], #-1145	; 0xfffffb87
     7c0:	andvc	pc, r0, r8, asr #17
     7c4:	svc	0x00c4f7ff
     7c8:	ldrbtne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     7cc:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
     7d0:	svc	0x00caf7ff
     7d4:			; <UNDEFINED> instruction: 0xf7ff4630
     7d8:	stccs	15, cr14, [r2], {128}	; 0x80
     7dc:	stmdavs	lr!, {r0, r5, r8, ip, lr, pc}^
     7e0:	strbteq	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     7e4:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
     7e8:	svc	0x005ef7ff
     7ec:			; <UNDEFINED> instruction: 0xf8dfb130
     7f0:			; <UNDEFINED> instruction: 0x46310458
     7f4:			; <UNDEFINED> instruction: 0xf7ff4478
     7f8:	ldmiblt	r0, {r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
     7fc:	strbne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     800:	andcs	r2, r0, r5, lsl #4
     804:			; <UNDEFINED> instruction: 0xf7ff4479
     808:			; <UNDEFINED> instruction: 0xf8dfef5c
     80c:			; <UNDEFINED> instruction: 0xf8d83444
     810:	ldrbtmi	r2, [fp], #-0
     814:	andcs	r4, r1, r1, lsl #12
     818:	svc	0x008ef7ff
     81c:			; <UNDEFINED> instruction: 0xf7ff2000
     820:			; <UNDEFINED> instruction: 0xf10def80
     824:			; <UNDEFINED> instruction: 0xf6440223
     828:	andcs	r3, r0, r4, ror #2
     82c:	svc	0x005af7ff
     830:			; <UNDEFINED> instruction: 0xf0402800
     834:			; <UNDEFINED> instruction: 0xf10d8088
     838:			; <UNDEFINED> instruction: 0xf6440222
     83c:	andcs	r3, r0, r1, lsr r1
     840:	svc	0x0050f7ff
     844:	cmnle	pc, r0, lsl #16
     848:	mlacc	r3, sp, r8, pc	; <UNPREDICTABLE>
     84c:	vmull.u8	q9, d3, d1
     850:			; <UNDEFINED> instruction: 0xf0031202
     854:	andls	r0, r6, #469762048	; 0x1c000000
     858:	vcgt.u8	d25, d0, d4
     85c:	bmi	fff60dec <progname@@Base+0xfff4edbc>
     860:			; <UNDEFINED> instruction: 0xf8df2300
     864:			; <UNDEFINED> instruction: 0x469983f4
     868:	mvnsge	pc, #14614528	; 0xdf0000
     86c:	ldmibmi	ip!, {r1, r3, r4, r5, r6, sl, lr}^
     870:			; <UNDEFINED> instruction: 0xf8cd44f8
     874:	ldrbtmi	fp, [sl], #20
     878:	movwls	r4, #13433	; 0x3479
     87c:	ldrmi	r9, [r3], r1, lsl #6
     880:	movwls	r9, #258	; 0x102
     884:			; <UNDEFINED> instruction: 0x4631e016
     888:			; <UNDEFINED> instruction: 0xf7ff4650
     88c:	stmdacs	r0, {r1, r2, r3, r8, r9, sl, fp, sp, lr, pc}
     890:	ldrtmi	sp, [r1], -r4, asr #32
     894:			; <UNDEFINED> instruction: 0xf7ff4658
     898:	stmdacs	r0, {r3, r8, r9, sl, fp, sp, lr, pc}
     89c:	ldrtmi	sp, [r1], -r1, asr #32
     8a0:			; <UNDEFINED> instruction: 0xf7ff9802
     8a4:	stmdacs	r0, {r1, r8, r9, sl, fp, sp, lr, pc}
     8a8:	movwcs	sp, #4444	; 0x115c
     8ac:	stccc	3, cr9, [r1], {3}
     8b0:	andle	r2, sp, r1, lsl #24
     8b4:			; <UNDEFINED> instruction: 0xf855462f
     8b8:	strbmi	r6, [r0], -r4, lsl #30
     8bc:			; <UNDEFINED> instruction: 0xf7ff4631
     8c0:	stmdacs	r0, {r2, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
     8c4:	stfccd	f5, [r1], {223}	; 0xdf
     8c8:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     8cc:	mvnsle	r2, r1, lsl #24
     8d0:			; <UNDEFINED> instruction: 0xf88d9b04
     8d4:			; <UNDEFINED> instruction: 0xf1b93023
     8d8:			; <UNDEFINED> instruction: 0xf0400f00
     8dc:	ldmib	sp, {r8, pc}^
     8e0:	tstmi	r3, #0, 4
     8e4:	rscshi	pc, pc, r0, asr #32
     8e8:	ldmibmi	lr, {r0, r5, r7, r9, sl, lr}^
     8ec:	andcs	r2, r0, r5, lsl #4
     8f0:	ldrbtmi	r9, [r9], #-1025	; 0xfffffbff
     8f4:	mcr	7, 7, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
     8f8:	andcs	r4, r1, r1, lsl #12
     8fc:	svc	0x001cf7ff
     900:			; <UNDEFINED> instruction: 0xf0009806
     904:	blls	7f408 <progname@@Base+0x6d3d8>
     908:			; <UNDEFINED> instruction: 0xf0402b00
     90c:			; <UNDEFINED> instruction: 0xf1b980d7
     910:			; <UNDEFINED> instruction: 0xf0400f00
     914:	andcs	r8, r0, lr, ror #1
     918:	svc	0x0002f7ff
     91c:	movwls	r2, #769	; 0x301
     920:	movwcs	lr, #6085	; 0x17c5
     924:	strb	r9, [r2, r1, lsl #6]
     928:	svc	0x0000f7ff
     92c:	andcs	r4, r5, #3375104	; 0x338000
     930:	stmdavs	r6, {r0, r3, r4, r5, r6, sl, lr}
     934:			; <UNDEFINED> instruction: 0xf7ff2000
     938:	ldrtmi	lr, [r1], -r4, asr #29
     93c:	andcs	r4, r1, r2, lsl #12
     940:	blx	12bc94a <progname@@Base+0x12aa91a>
     944:			; <UNDEFINED> instruction: 0xf7ffe780
     948:	stmibmi	r8, {r1, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
     94c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
     950:	andcs	r6, r0, r6, lsl #16
     954:	mrc	7, 5, APSR_nzcv, cr4, cr15, {7}
     958:			; <UNDEFINED> instruction: 0x46024631
     95c:			; <UNDEFINED> instruction: 0xf0002001
     960:			; <UNDEFINED> instruction: 0xe768fb3b
     964:			; <UNDEFINED> instruction: 0xf1b99b04
     968:	cdpmi	15, 12, cr0, cr1, cr0, {0}
     96c:	strcs	pc, [fp, #1610]!	; 0x64a
     970:	strcs	pc, [sl, #1738]!	; 0x6ca
     974:			; <UNDEFINED> instruction: 0xb014f8dd
     978:	eorcc	pc, r3, sp, lsl #17
     97c:	mvnscc	pc, #4, 2
     980:	ldrbtmi	r9, [lr], #-770	; 0xfffffcfe
     984:			; <UNDEFINED> instruction: 0xf04f9b01
     988:	svclt	0x00080a00
     98c:			; <UNDEFINED> instruction: 0xf8cd2301
     990:			; <UNDEFINED> instruction: 0xf8cda014
     994:	movwls	r9, #4124	; 0x101c
     998:	svcmi	0x0004f857
     99c:	blcs	adea30 <progname@@Base+0xacca00>
     9a0:	strcc	fp, [r1], #-3844	; 0xfffff0fc
     9a4:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     9a8:	blcs	b749c8 <progname@@Base+0xb62998>
     9ac:	strcc	fp, [r1], #-3846	; 0xfffff0fa
     9b0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     9b4:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     9b8:	adcsls	pc, r8, #14614528	; 0xdf0000
     9bc:	strd	r4, [r8], -r9
     9c0:	stmdbeq	ip, {r0, r3, r8, ip, sp, lr, pc}
     9c4:	movweq	lr, #27561	; 0x6ba9
     9c8:	blx	144c3e <progname@@Base+0x132c0e>
     9cc:	blcs	bd5e0 <progname@@Base+0xab5b0>
     9d0:			; <UNDEFINED> instruction: 0xf8d9d853
     9d4:	strtmi	r1, [r0], -r0
     9d8:	mcr	7, 3, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
     9dc:	mvnle	r2, r0, lsl #16
     9e0:	mulcc	r4, r9, r9
     9e4:	svceq	0x0000f1b8
     9e8:	bls	1749fc <progname@@Base+0x1629cc>
     9ec:	sbcslt	r4, r2, #1744830464	; 0x68000000
     9f0:	b	10e520c <progname@@Base+0x10d31dc>
     9f4:	blls	83224 <progname@@Base+0x711f4>
     9f8:	vst3.32	{d15[0],d17[0],d19[0]}, [sl]
     9fc:	movwls	r3, #11009	; 0x2b01
     a00:	blx	fe13f384 <progname@@Base+0xfe12d354>
     a04:	blls	3512c <progname@@Base+0x230fc>
     a08:			; <UNDEFINED> instruction: 0x901cf8dd
     a0c:			; <UNDEFINED> instruction: 0xf0002b00
     a10:	blls	1a0c80 <progname@@Base+0x18ec50>
     a14:			; <UNDEFINED> instruction: 0xf99d43e5
     a18:	b	15ca70 <progname@@Base+0x14aa40>
     a1c:	blls	c2230 <progname@@Base+0xb0200>
     a20:	rscslt	r4, r6, #-134217728	; 0xf8000000
     a24:			; <UNDEFINED> instruction: 0xf0402b00
     a28:	blls	60ca0 <progname@@Base+0x4ec70>
     a2c:	blls	12cec0 <progname@@Base+0x11ae90>
     a30:			; <UNDEFINED> instruction: 0x432f401d
     a34:	movwls	fp, #17147	; 0x42fb
     a38:			; <UNDEFINED> instruction: 0xf6449b04
     a3c:	andcs	r3, r0, r5, ror #2
     a40:	andne	lr, r6, #274432	; 0x43000
     a44:	mcr	7, 2, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     a48:	cmnle	r1, r0, lsl #16
     a4c:	svceq	0x0000f1b9
     a50:	svcge	0x0061f43f
     a54:	mlacc	r2, sp, r8, pc	; <UNPREDICTABLE>
     a58:	streq	lr, [r4], #-2595	; 0xfffff5dd
     a5c:	tstmi	ip, #5120	; 0x1400
     a60:	blcs	27674 <progname@@Base+0x15644>
     a64:	sbchi	pc, r5, r0, asr #32
     a68:			; <UNDEFINED> instruction: 0xf0004620
     a6c:	stmdacs	r0, {r0, r1, r2, r4, r6, r9, fp, ip, sp, lr, pc}
     a70:	svcge	0x0051f43f
     a74:			; <UNDEFINED> instruction: 0xf7ff2001
     a78:	blmi	1ffc3d0 <progname@@Base+0x1fea3a0>
     a7c:	ldmdbmi	pc!, {r0, r2, r9, sp}^	; <UNPREDICTABLE>
     a80:			; <UNDEFINED> instruction: 0xf85b2000
     a84:	ldrbtmi	r5, [r9], #-3
     a88:			; <UNDEFINED> instruction: 0xf7ff682e
     a8c:			; <UNDEFINED> instruction: 0x4623ee1a
     a90:	strmi	r2, [r2], -r1, lsl #2
     a94:			; <UNDEFINED> instruction: 0xf7ff4630
     a98:	ldmdbmi	r9!, {r1, r2, r4, r6, r9, sl, fp, sp, lr, pc}^
     a9c:	andcs	r2, r0, r5, lsl #4
     aa0:	stmdavs	ip!, {r0, r3, r4, r5, r6, sl, lr}
     aa4:	mcr	7, 0, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     aa8:	tstcs	r1, r6, ror fp
     aac:			; <UNDEFINED> instruction: 0x4602447b
     ab0:			; <UNDEFINED> instruction: 0xf7ff4620
     ab4:	andcs	lr, r1, r8, asr #28
     ab8:	mrc	7, 1, APSR_nzcv, cr2, cr15, {7}
     abc:	andcs	r4, r5, #1867776	; 0x1c8000
     ac0:	ldrbtmi	r2, [r9], #-0
     ac4:	ldcl	7, cr15, [ip, #1020]!	; 0x3fc
     ac8:	andcs	r4, r1, r1, lsl #12
     acc:	mrc	7, 1, APSR_nzcv, cr4, cr15, {7}
     ad0:	mlaeq	r3, sp, r8, pc	; <UNPREDICTABLE>
     ad4:	andeq	pc, r7, r0
     ad8:			; <UNDEFINED> instruction: 0xf9d4f000
     adc:	rscscs	lr, pc, r7, lsl r7	; <UNPREDICTABLE>
     ae0:	blx	73cae8 <progname@@Base+0x72aab8>
     ae4:	blls	2f74c <progname@@Base+0x1d71c>
     ae8:	blcs	27af4 <progname@@Base+0x15ac4>
     aec:	svcge	0x000bf43f
     af0:	stmdbmi	r6!, {r0, r1, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
     af4:	andcs	r2, r0, r5, lsl #4
     af8:			; <UNDEFINED> instruction: 0xf7ff4479
     afc:	strmi	lr, [r1], -r2, ror #27
     b00:			; <UNDEFINED> instruction: 0xf7ff2001
     b04:			; <UNDEFINED> instruction: 0xf89dee1a
     b08:			; <UNDEFINED> instruction: 0xf0000022
     b0c:			; <UNDEFINED> instruction: 0xe702f9bb
     b10:	mcr	7, 0, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     b14:	ldrbtmi	r4, [sl], #-2654	; 0xfffff5a2
     b18:	andcs	r6, r1, r1, lsl #16
     b1c:	blx	173cb24 <progname@@Base+0x172aaf4>
     b20:	blls	13a978 <progname@@Base+0x128948>
     b24:	strtmi	r2, [r1], r1, lsl #8
     b28:	eorcc	pc, r3, sp, lsl #17
     b2c:	ldmdbmi	r9, {r0, r2, r3, r4, r6, r7, r9, sl, sp, lr, pc}^
     b30:	andcs	r2, r0, r5, lsl #4
     b34:			; <UNDEFINED> instruction: 0xf7ff4479
     b38:	smlabtcs	r0, r4, sp, lr
     b3c:	strtmi	r4, [r0], -r2, lsl #12
     b40:	blx	12bcb48 <progname@@Base+0x12aab18>
     b44:	blls	7aa88 <progname@@Base+0x68a58>
     b48:			; <UNDEFINED> instruction: 0xf43f2b00
     b4c:	blls	12c950 <progname@@Base+0x11a920>
     b50:	b	8e736c <progname@@Base+0x8d533c>
     b54:	tstmi	r3, #4, 6	; 0x10000000
     b58:	blls	e5770 <progname@@Base+0xd3740>
     b5c:	vmlsls.f64	d11, d6, d3
     b60:			; <UNDEFINED> instruction: 0xf8dde76a
     b64:	andcs	r8, r5, #8
     b68:	strbmi	r4, [r0], -fp, asr #18
     b6c:			; <UNDEFINED> instruction: 0xf7ff4479
     b70:	strmi	lr, [r1], -r8, lsr #27
     b74:			; <UNDEFINED> instruction: 0xf7ff2001
     b78:	stmdals	r6, {r5, r6, r7, r8, sl, fp, sp, lr, pc}
     b7c:			; <UNDEFINED> instruction: 0xf982f000
     b80:	andcs	r4, r5, #1146880	; 0x118000
     b84:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
     b88:	ldc	7, cr15, [sl, #1020]	; 0x3fc
     b8c:	andcs	r4, r1, r1, lsl #12
     b90:	ldcl	7, cr15, [r2, #1020]	; 0x3fc
     b94:			; <UNDEFINED> instruction: 0xf0004630
     b98:	blls	7f174 <progname@@Base+0x6d144>
     b9c:			; <UNDEFINED> instruction: 0xf43f2b00
     ba0:			; <UNDEFINED> instruction: 0xf89daf4b
     ba4:	strls	r3, [r6], -r3, lsr #32
     ba8:			; <UNDEFINED> instruction: 0x432f401d
     bac:	movwls	fp, #17147	; 0x42fb
     bb0:	andcs	r4, r5, #966656	; 0xec000
     bb4:	cdpls	0, 0, cr2, cr6, cr0, {0}
     bb8:			; <UNDEFINED> instruction: 0xf7ff4479
     bbc:	strmi	lr, [r1], -r2, lsl #27
     bc0:			; <UNDEFINED> instruction: 0xf7ff2001
     bc4:			; <UNDEFINED> instruction: 0xf89dedba
     bc8:			; <UNDEFINED> instruction: 0xf0000023
     bcc:			; <UNDEFINED> instruction: 0xf0000007
     bd0:	ldmdbmi	r4!, {r0, r3, r4, r6, r8, fp, ip, sp, lr, pc}
     bd4:	andcs	r2, r0, r5, lsl #4
     bd8:			; <UNDEFINED> instruction: 0xf7ff4479
     bdc:			; <UNDEFINED> instruction: 0x4601ed72
     be0:			; <UNDEFINED> instruction: 0xf7ff2001
     be4:	blls	13c294 <progname@@Base+0x12a264>
     be8:	andeq	pc, r7, r3
     bec:			; <UNDEFINED> instruction: 0xf94af000
     bf0:	pushmi	{r1, r5, r8, r9, sl, sp, lr, pc}
     bf4:	andcs	r2, r0, r5, lsl #4
     bf8:			; <UNDEFINED> instruction: 0xf7ff4479
     bfc:	strmi	lr, [r1], -r2, ror #26
     c00:			; <UNDEFINED> instruction: 0xf7ff2001
     c04:			; <UNDEFINED> instruction: 0xf89ded9a
     c08:			; <UNDEFINED> instruction: 0xf0000022
     c0c:	stmdbmi	r7!, {r0, r1, r3, r4, r5, r8, fp, ip, sp, lr, pc}
     c10:	andcs	r2, r0, r5, lsl #4
     c14:			; <UNDEFINED> instruction: 0xf7ff4479
     c18:			; <UNDEFINED> instruction: 0x4601ed54
     c1c:			; <UNDEFINED> instruction: 0xf7ff2001
     c20:	strtmi	lr, [r0], -ip, lsl #27
     c24:			; <UNDEFINED> instruction: 0xf92ef000
     c28:	svclt	0x0000e71e
     c2c:	andeq	r1, r1, lr, ror #15
     c30:	andeq	r0, r0, r4, rrx
     c34:	andeq	r0, r0, r0, rrx
     c38:	andeq	r0, r0, r4, ror sl
     c3c:	andeq	r0, r0, sl, ror r9
     c40:	andeq	r0, r0, r6, asr r9
     c44:	andeq	r0, r0, r6, asr r9
     c48:	andeq	r0, r0, ip, asr #18
     c4c:	andeq	r0, r0, r8, asr #18
     c50:	andeq	r0, r0, r6, asr #18
     c54:	andeq	r0, r0, r4, lsr #19
     c58:	muleq	r0, r8, r9
     c5c:	muleq	r0, r6, r9
     c60:	muleq	r0, ip, r9
     c64:	andeq	r0, r0, r2, asr #18
     c68:	andeq	r0, r0, ip, lsl #17
     c6c:	andeq	r0, r0, r6, lsl r8
     c70:	andeq	r1, r1, r2, lsl #13
     c74:	andeq	r1, r1, r8, asr #12
     c78:	andeq	r0, r0, r8, rrx
     c7c:	andeq	r0, r0, r2, lsl #16
     c80:	andeq	r0, r0, r8, lsl #16
     c84:	andeq	r0, r0, r4, lsl #15
     c88:	andeq	r0, r0, lr, lsl #15
     c8c:	andeq	r0, r0, r4, ror r7
     c90:	andeq	r0, r0, r2, lsr #20
     c94:	andeq	r0, r0, r4, ror #13
     c98:	andeq	r0, r0, ip, ror #18
     c9c:	andeq	r0, r0, sl, ror #18
     ca0:	andeq	r0, r0, r0, asr r9
     ca4:	andeq	r0, r0, r8, asr #18
     ca8:	andeq	r0, r0, r0, asr r9
     cac:	andeq	r0, r0, ip, asr #18
     cb0:	bleq	3cdf4 <progname@@Base+0x2adc4>
     cb4:	cdpeq	0, 0, cr15, cr0, cr15, {2}
     cb8:	strbtmi	fp, [sl], -r2, lsl #24
     cbc:	strlt	fp, [r1], #-1028	; 0xfffffbfc
     cc0:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
     cc4:	ldrmi	sl, [sl], #776	; 0x308
     cc8:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
     ccc:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
     cd0:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
     cd4:			; <UNDEFINED> instruction: 0xf85a4b06
     cd8:	stmdami	r6, {r0, r1, ip, sp}
     cdc:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
     ce0:	stc	7, cr15, [r6, #-1020]	; 0xfffffc04
     ce4:	stcl	7, cr15, [r6, #-1020]	; 0xfffffc04
     ce8:	muleq	r1, ip, r2
     cec:	andeq	r0, r0, r4, asr r0
     cf0:	andeq	r0, r0, r0, ror r0
     cf4:	andeq	r0, r0, r4, ror r0
     cf8:	ldr	r3, [pc, #20]	; d14 <abort@plt+0x5a0>
     cfc:	ldr	r2, [pc, #20]	; d18 <abort@plt+0x5a4>
     d00:	add	r3, pc, r3
     d04:	ldr	r2, [r3, r2]
     d08:	cmp	r2, #0
     d0c:	bxeq	lr
     d10:	b	714 <__gmon_start__@plt>
     d14:	andeq	r1, r1, ip, ror r2
     d18:	andeq	r0, r0, ip, rrx
     d1c:	blmi	1d2d3c <progname@@Base+0x1c0d0c>
     d20:	bmi	1d1f08 <progname@@Base+0x1bfed8>
     d24:	addmi	r4, r3, #2063597568	; 0x7b000000
     d28:	andle	r4, r3, sl, ror r4
     d2c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     d30:	ldrmi	fp, [r8, -r3, lsl #2]
     d34:	svclt	0x00004770
     d38:	andeq	r1, r1, r8, lsl #6
     d3c:	andeq	r1, r1, r4, lsl #6
     d40:	andeq	r1, r1, r8, asr r2
     d44:	andeq	r0, r0, ip, asr r0
     d48:	blmi	252d70 <progname@@Base+0x240d40>
     d4c:	bmi	251f34 <progname@@Base+0x23ff04>
     d50:	bne	651f44 <progname@@Base+0x63ff14>
     d54:	addne	r4, r9, sl, ror r4
     d58:	bicsvc	lr, r1, r1, lsl #22
     d5c:	andle	r1, r3, r9, asr #32
     d60:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     d64:	ldrmi	fp, [r8, -r3, lsl #2]
     d68:	svclt	0x00004770
     d6c:	ldrdeq	r1, [r1], -ip
     d70:	ldrdeq	r1, [r1], -r8
     d74:	andeq	r1, r1, ip, lsr #4
     d78:	andeq	r0, r0, r8, ror r0
     d7c:	blmi	2ae1a4 <progname@@Base+0x29c174>
     d80:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
     d84:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
     d88:	blmi	26f33c <progname@@Base+0x25d30c>
     d8c:	ldrdlt	r5, [r3, -r3]!
     d90:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
     d94:			; <UNDEFINED> instruction: 0xf7ff6818
     d98:			; <UNDEFINED> instruction: 0xf7ffec8e
     d9c:	blmi	1c0ca0 <progname@@Base+0x1aec70>
     da0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
     da4:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
     da8:	andeq	r1, r1, r6, lsr #5
     dac:	strdeq	r1, [r1], -ip
     db0:	andeq	r0, r0, r8, asr r0
     db4:	andeq	r1, r1, lr, ror #4
     db8:	andeq	r1, r1, r6, lsl #5
     dbc:	svclt	0x0000e7c4
     dc0:			; <UNDEFINED> instruction: 0x4604b5f0
     dc4:	andeq	pc, r1, r0, lsl r0	; <UNPREDICTABLE>
     dc8:			; <UNDEFINED> instruction: 0xf04fb083
     dcc:	eorsle	r0, r6, r5, lsl #4
     dd0:	andcs	r4, r0, r3, lsr #18
     dd4:			; <UNDEFINED> instruction: 0xf7ff4479
     dd8:			; <UNDEFINED> instruction: 0x4605ec74
     ddc:	andeq	pc, r2, r4, lsl r0	; <UNPREDICTABLE>
     de0:	andeq	pc, r5, #79	; 0x4f
     de4:	ldmdbmi	pc, {r0, r4, r5, ip, lr, pc}	; <UNPREDICTABLE>
     de8:	ldrbtmi	r2, [r9], #-0
     dec:	stcl	7, cr15, [r8], #-1020	; 0xfffffc04
     df0:			; <UNDEFINED> instruction: 0xf0144607
     df4:			; <UNDEFINED> instruction: 0xf04f0004
     df8:	andsle	r0, sl, r5, lsl #4
     dfc:	andcs	r4, r0, sl, lsl r9
     e00:			; <UNDEFINED> instruction: 0xf7ff4479
     e04:			; <UNDEFINED> instruction: 0x4606ec5e
     e08:	andeq	pc, r8, r4, lsl r0	; <UNPREDICTABLE>
     e0c:	andeq	pc, r5, #79	; 0x4f
     e10:	ldmdbmi	r6, {r0, r5, ip, lr, pc}
     e14:	ldrbtmi	r2, [r9], #-0
     e18:	mrrc	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
     e1c:			; <UNDEFINED> instruction: 0x463b4914
     e20:	strtmi	r9, [sl], -r1
     e24:	ldrbtmi	r9, [r9], #-1536	; 0xfffffa00
     e28:			; <UNDEFINED> instruction: 0xf7ff2001
     e2c:	andlt	lr, r3, r6, lsl #25
     e30:	ldmdbmi	r0, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
     e34:			; <UNDEFINED> instruction: 0xf7ff4479
     e38:	strmi	lr, [r6], -r4, asr #24
     e3c:	stmdbmi	lr, {r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
     e40:			; <UNDEFINED> instruction: 0xf7ff4479
     e44:			; <UNDEFINED> instruction: 0x4605ec3e
     e48:	stmdbmi	ip, {r3, r6, r7, r8, r9, sl, sp, lr, pc}
     e4c:			; <UNDEFINED> instruction: 0xf7ff4479
     e50:			; <UNDEFINED> instruction: 0x4607ec38
     e54:	stmdbmi	sl, {r0, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
     e58:			; <UNDEFINED> instruction: 0xf7ff4479
     e5c:			; <UNDEFINED> instruction: 0xe7ddec32
     e60:	ldrdeq	r0, [r0], -r4
     e64:			; <UNDEFINED> instruction: 0x000002be
     e68:	andeq	r0, r0, r8, lsr #5
     e6c:	muleq	r0, r2, r2
     e70:	andeq	r0, r0, sl, lsl #5
     e74:	andeq	r0, r0, r8, ror r2
     e78:	andeq	r0, r0, ip, ror #4
     e7c:	andeq	r0, r0, r0, ror #4
     e80:	andeq	r0, r0, r4, asr r2
     e84:			; <UNDEFINED> instruction: 0x4604b570
     e88:	andeq	pc, r2, r0, lsl r0	; <UNPREDICTABLE>
     e8c:			; <UNDEFINED> instruction: 0xf04fb082
     e90:	eorle	r0, pc, r5, lsl #4
     e94:	andcs	r4, r0, sl, lsl r9
     e98:			; <UNDEFINED> instruction: 0xf7ff4479
     e9c:			; <UNDEFINED> instruction: 0x4605ec12
     ea0:	andeq	pc, r4, r4, lsl r0	; <UNPREDICTABLE>
     ea4:	andeq	pc, r5, #79	; 0x4f
     ea8:	ldmdbmi	r6, {r0, r3, r4, ip, lr, pc}
     eac:	ldrbtmi	r2, [r9], #-0
     eb0:	stc	7, cr15, [r6], {255}	; 0xff
     eb4:			; <UNDEFINED> instruction: 0xf0144606
     eb8:			; <UNDEFINED> instruction: 0xf04f0001
     ebc:	andsle	r0, r4, r5, lsl #4
     ec0:	andcs	r4, r0, r1, lsl r9
     ec4:			; <UNDEFINED> instruction: 0xf7ff4479
     ec8:	ldmdbmi	r0, {r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
     ecc:	andls	r4, r0, r3, lsr r6
     ed0:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
     ed4:			; <UNDEFINED> instruction: 0xf7ff2001
     ed8:	andlt	lr, r2, r0, lsr ip
     edc:	stmdbmi	ip, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
     ee0:			; <UNDEFINED> instruction: 0xf7ff4479
     ee4:	strmi	lr, [r6], -lr, ror #23
     ee8:	stmdbmi	sl, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
     eec:			; <UNDEFINED> instruction: 0xf7ff4479
     ef0:	strb	lr, [sl, r8, ror #23]!
     ef4:	ldrbtmi	r4, [r9], #-2312	; 0xfffff6f8
     ef8:	bl	ff8beefc <progname@@Base+0xff8acecc>
     efc:	strb	r4, [pc, r5, lsl #12]
     f00:	andeq	r0, r0, r0, lsl r2
     f04:	strdeq	r0, [r0], -sl
     f08:	andeq	r0, r0, r4, ror #3
     f0c:	andeq	r0, r0, r6, lsl r2
     f10:	andeq	r0, r0, ip, asr #3
     f14:	andeq	r0, r0, r0, asr #3
     f18:			; <UNDEFINED> instruction: 0x000001b6
     f1c:	strmi	fp, [r2], -r8, lsl #10
     f20:	teqcc	r2, r4, asr #12	; <UNPREDICTABLE>
     f24:			; <UNDEFINED> instruction: 0xf7ff2000
     f28:	stmdblt	r0, {r1, r2, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}
     f2c:			; <UNDEFINED> instruction: 0xf7ffbd08
     f30:	stmdbmi	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
     f34:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
     f38:			; <UNDEFINED> instruction: 0xf806f000
     f3c:	rscscc	pc, pc, pc, asr #32
     f40:	svclt	0x0000bd08
     f44:	andeq	r0, r0, r0, ror #3
     f48:	tstcs	r1, lr, lsl #8
     f4c:	ldrblt	r4, [r0, #2844]!	; 0xb1c
     f50:	cfldrsmi	mvf4, [ip, #-492]	; 0xfffffe14
     f54:	bge	26d16c <progname@@Base+0x25b13c>
     f58:			; <UNDEFINED> instruction: 0x46064c1b
     f5c:	ldmdbpl	sp, {r0, r1, r3, r4, fp, lr}^
     f60:	blvc	13f0b0 <progname@@Base+0x12d080>
     f64:	ldrdgt	pc, [r0], -r5
     f68:	bmi	665778 <progname@@Base+0x653748>
     f6c:	andgt	pc, ip, sp, asr #17
     f70:	ldrbtmi	r5, [sl], #-2332	; 0xfffff6e4
     f74:	ldmdapl	ip, {r0, sl, ip, pc}
     f78:	stmdavs	r0!, {r0, r8, r9, fp, ip, pc}
     f7c:			; <UNDEFINED> instruction: 0xf7ff681b
     f80:	ldrtmi	lr, [sl], -r2, ror #23
     f84:	tstcs	r1, r0, lsr #16
     f88:			; <UNDEFINED> instruction: 0xf7ff9b02
     f8c:	vmovcs.16	d16[0], lr
     f90:	ldrtmi	sp, [r0], -sl, lsl #26
     f94:			; <UNDEFINED> instruction: 0xf7ff6824
     f98:	bmi	3bbe68 <progname@@Base+0x3a9e38>
     f9c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
     fa0:	strtmi	r4, [r0], -r3, lsl #12
     fa4:	bl	ff3befa8 <progname@@Base+0xff3acf78>
     fa8:	stmdavs	fp!, {r0, r1, r9, fp, ip, pc}
     fac:			; <UNDEFINED> instruction: 0xd104429a
     fb0:	pop	{r2, ip, sp, pc}
     fb4:	strdlt	r4, [r3], -r0
     fb8:			; <UNDEFINED> instruction: 0xf7ff4770
     fbc:	svclt	0x0000eb88
     fc0:	andeq	r1, r1, r0, lsr r0
     fc4:	andeq	r0, r0, r4, rrx
     fc8:	andeq	r0, r0, r0, rrx
     fcc:	andeq	r0, r0, r8, rrx
     fd0:	andeq	r0, r0, sl, lsl r6
     fd4:	strdeq	r0, [r0], -r6
     fd8:	strmi	fp, [r6], -ip, lsl #8
     fdc:			; <UNDEFINED> instruction: 0x460d4b19
     fe0:	addlt	fp, r4, r0, lsl #11
     fe4:	ldrbtmi	r4, [fp], #-2584	; 0xfffff5e8
     fe8:	ldfeqd	f7, [r8], {13}
     fec:	ldmdami	r8, {r0, r1, r2, r4, sl, fp, lr}
     ff0:	ldmpl	sl, {r0, r8, sp}
     ff4:	blvc	13f16c <progname@@Base+0x12d13c>
     ff8:	andgt	pc, r8, sp, asr #17
     ffc:	ldrdgt	pc, [r0], -r2
    1000:			; <UNDEFINED> instruction: 0xf8cd4a14
    1004:	ldrbtmi	ip, [sl], #-12
    1008:	strls	r5, [r1], #-2332	; 0xfffff6e4
    100c:	blls	57084 <progname@@Base+0x45054>
    1010:	ldmdavs	fp, {r5, fp, sp, lr}
    1014:	bl	fe5bf018 <progname@@Base+0xfe5acfe8>
    1018:	stmdavs	r0!, {r1, r3, r4, r5, r9, sl, lr}
    101c:	blls	89428 <progname@@Base+0x773f8>
    1020:	bl	1cbf024 <progname@@Base+0x1cacff4>
    1024:	stcle	13, cr2, [sl, #-0]
    1028:	stmdavs	r4!, {r3, r5, r9, sl, lr}
    102c:	bl	19bf030 <progname@@Base+0x19ad000>
    1030:	tstcs	r1, r9, lsl #20
    1034:			; <UNDEFINED> instruction: 0x4603447a
    1038:			; <UNDEFINED> instruction: 0xf7ff4620
    103c:	ldrtmi	lr, [r0], -r4, lsl #23
    1040:	bl	1bbf044 <progname@@Base+0x1bad014>
    1044:	muleq	r1, sl, pc	; <UNPREDICTABLE>
    1048:	andeq	r0, r0, r4, rrx
    104c:	andeq	r0, r0, r0, rrx
    1050:	andeq	r0, r0, r8, rrx
    1054:	andeq	r0, r0, r6, lsl #11
    1058:	andeq	r0, r0, r0, ror #10
    105c:	mvnsmi	lr, #737280	; 0xb4000
    1060:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1064:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1068:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    106c:	bl	33f070 <progname@@Base+0x32d040>
    1070:	blne	1d9226c <progname@@Base+0x1d8023c>
    1074:	strhle	r1, [sl], -r6
    1078:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    107c:			; <UNDEFINED> instruction: 0xf8553401
    1080:	strbmi	r3, [sl], -r4, lsl #30
    1084:	ldrtmi	r4, [r8], -r1, asr #12
    1088:	adcmi	r4, r6, #152, 14	; 0x2600000
    108c:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1090:	svclt	0x000083f8
    1094:	andeq	r0, r1, r2, lsl lr
    1098:	andeq	r0, r1, r8, lsl #28
    109c:	svclt	0x00004770

Disassembly of section .fini:

000010a0 <.fini>:
    10a0:	push	{r3, lr}
    10a4:	pop	{r3, pc}
