// Seed: 3997168429
module module_0 (
    input logic id_0,
    input reg id_1,
    input id_2,
    input id_3,
    output id_4,
    output reg id_5,
    output logic id_6
);
  logic id_7;
  always @(id_1) begin
    if (1) begin
      id_6 = id_2 == id_7;
    end
    id_5 <= id_1;
  end
endmodule
