Classic Timing Analyzer report for ARM_System
Sat Dec 05 15:25:02 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
  7. Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
  8. Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
  9. Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
 10. tsu
 11. tco
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------+-----------+-----------------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+
; Type                                                            ; Slack     ; Required Time                     ; Actual Time ; From                                                                                                                             ; To                                                                                                                               ; From Clock                                       ; To Clock                                         ; Failed Paths ;
+-----------------------------------------------------------------+-----------+-----------------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+
; Worst-case tsu                                                  ; N/A       ; None                              ; 8.649 ns    ; UART_RXD                                                                                                                         ; miniUART:UART|RxUnit:RxDev|SampleCnt[2]                                                                                          ; --                                               ; CLOCK_27                                         ; 0            ;
; Worst-case tco                                                  ; N/A       ; None                              ; 7.858 ns    ; GPIO:uGPIO|LEDG_R[2]                                                                                                             ; LEDG[2]                                                                                                                          ; CLOCK_27                                         ; --                                               ; 0            ;
; Worst-case th                                                   ; N/A       ; None                              ; -1.942 ns   ; SW[5]                                                                                                                            ; GPIO:uGPIO|key_detect:sw5|c_state.S8                                                                                             ; --                                               ; CLOCK_27                                         ; 0            ;
; Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1' ; 15.686 ns ; 10.00 MHz ( period = 100.000 ns ) ; N/A         ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10 ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[1]                                                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0            ;
; Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0' ; 19.923 ns ; 10.00 MHz ( period = 100.000 ns ) ; N/A         ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[10]                                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg8 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'  ; -3.558 ns ; 10.00 MHz ( period = 100.000 ns ) ; N/A         ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[27]                                                                ; armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ImmSrc[1]                                                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 363          ;
; Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'  ; 0.391 ns  ; 10.00 MHz ( period = 100.000 ns ) ; N/A         ; GPIO:uGPIO|SW_StatusR[5]                                                                                                         ; GPIO:uGPIO|SW_StatusR[5]                                                                                                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0            ;
; Total number of failed paths                                    ;           ;                                   ;             ;                                                                                                                                  ;                                                                                                                                  ;                                                  ;                                                  ; 363          ;
+-----------------------------------------------------------------+-----------+-----------------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                                   ;
+--------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                                  ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+--------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;                    ; PLL output ; 10.0 MHz         ; 0.000 ns      ; 0.000 ns     ; CLOCK_27 ; 1                     ; 1                   ; -2.384 ns ;              ;
; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ;                    ; PLL output ; 10.0 MHz         ; 0.000 ns      ; 0.000 ns     ; CLOCK_27 ; 1                     ; 1                   ; 22.616 ns ;              ;
; CLOCK_27                                         ;                    ; User Pin   ; 10.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+--------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                               ; To                                                                                                                                ; From Clock                                       ; To Clock                                         ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 19.923 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.766 ns                 ; 4.843 ns                ;
; 19.925 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.766 ns                 ; 4.841 ns                ;
; 19.950 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.761 ns                 ; 4.811 ns                ;
; 19.993 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.768 ns                 ; 4.775 ns                ;
; 20.016 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.768 ns                 ; 4.752 ns                ;
; 20.029 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.766 ns                 ; 4.737 ns                ;
; 20.165 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.766 ns                 ; 4.601 ns                ;
; 20.207 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.768 ns                 ; 4.561 ns                ;
; 20.225 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.768 ns                 ; 4.543 ns                ;
; 20.255 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.764 ns                 ; 4.509 ns                ;
; 20.482 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.764 ns                 ; 4.282 ns                ;
; 20.600 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.766 ns                 ; 4.166 ns                ;
; 20.784 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.761 ns                 ; 3.977 ns                ;
; 20.789 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.760 ns                 ; 3.971 ns                ;
; 20.824 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.753 ns                 ; 3.929 ns                ;
; 20.847 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.756 ns                 ; 3.909 ns                ;
; 20.853 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.768 ns                 ; 3.915 ns                ;
; 20.883 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.768 ns                 ; 3.885 ns                ;
; 20.910 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.766 ns                 ; 3.856 ns                ;
; 20.942 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.764 ns                 ; 3.822 ns                ;
; 21.018 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.766 ns                 ; 3.748 ns                ;
; 21.042 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.758 ns                 ; 3.716 ns                ;
; 21.044 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.768 ns                 ; 3.724 ns                ;
; 21.077 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.760 ns                 ; 3.683 ns                ;
; 21.114 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.758 ns                 ; 3.644 ns                ;
; 21.149 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.764 ns                 ; 3.615 ns                ;
; 21.223 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.766 ns                 ; 3.543 ns                ;
; 21.276 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.766 ns                 ; 3.490 ns                ;
; 21.310 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.768 ns                 ; 3.458 ns                ;
; 21.312 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.768 ns                 ; 3.456 ns                ;
; 21.319 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.764 ns                 ; 3.445 ns                ;
; 21.327 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.766 ns                 ; 3.439 ns                ;
; 21.351 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.764 ns                 ; 3.413 ns                ;
; 21.407 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.766 ns                 ; 3.359 ns                ;
; 21.415 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.768 ns                 ; 3.353 ns                ;
; 21.457 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.766 ns                 ; 3.309 ns                ;
; 21.462 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.766 ns                 ; 3.304 ns                ;
; 21.482 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.761 ns                 ; 3.279 ns                ;
; 21.505 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.768 ns                 ; 3.263 ns                ;
; 21.523 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.768 ns                 ; 3.245 ns                ;
; 21.525 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.766 ns                 ; 3.241 ns                ;
; 21.551 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.764 ns                 ; 3.213 ns                ;
; 21.554 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.768 ns                 ; 3.214 ns                ;
; 21.583 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.766 ns                 ; 3.183 ns                ;
; 21.672 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.766 ns                 ; 3.094 ns                ;
; 21.719 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.768 ns                 ; 3.049 ns                ;
; 21.738 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.768 ns                 ; 3.030 ns                ;
; 21.741 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.768 ns                 ; 3.027 ns                ;
; 21.744 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.775 ns                 ; 3.031 ns                ;
; 21.754 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.778 ns                 ; 3.024 ns                ;
; 21.767 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.766 ns                 ; 2.999 ns                ;
; 21.774 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.764 ns                 ; 2.990 ns                ;
; 21.778 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 3.002 ns                ;
; 21.797 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.781 ns                 ; 2.984 ns                ;
; 21.800 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.764 ns                 ; 2.964 ns                ;
; 21.867 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 2.913 ns                ;
; 21.883 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.761 ns                 ; 2.878 ns                ;
; 21.885 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.761 ns                 ; 2.876 ns                ;
; 21.984 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.768 ns                 ; 2.784 ns                ;
; 22.002 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.768 ns                 ; 2.766 ns                ;
; 22.017 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.766 ns                 ; 2.749 ns                ;
; 22.042 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.761 ns                 ; 2.719 ns                ;
; 22.046 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.761 ns                 ; 2.715 ns                ;
; 22.089 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.773 ns                 ; 2.684 ns                ;
; 22.106 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 2.674 ns                ;
; 22.106 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.761 ns                 ; 2.655 ns                ;
; 22.111 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.782 ns                 ; 2.671 ns                ;
; 22.124 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.781 ns                 ; 2.657 ns                ;
; 22.135 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.778 ns                 ; 2.643 ns                ;
; 22.150 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.778 ns                 ; 2.628 ns                ;
; 22.155 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.766 ns                 ; 2.611 ns                ;
; 22.198 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.768 ns                 ; 2.570 ns                ;
; 22.306 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.761 ns                 ; 2.455 ns                ;
; 22.351 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 2.429 ns                ;
; 22.356 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.773 ns                 ; 2.417 ns                ;
; 22.363 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.773 ns                 ; 2.410 ns                ;
; 22.383 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 2.397 ns                ;
; 22.386 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.782 ns                 ; 2.396 ns                ;
; 22.391 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 2.389 ns                ;
; 22.391 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.775 ns                 ; 2.384 ns                ;
; 22.411 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.773 ns                 ; 2.362 ns                ;
; 22.415 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.778 ns                 ; 2.363 ns                ;
; 22.431 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.768 ns                 ; 2.337 ns                ;
; 22.448 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 2.332 ns                ;
; 22.449 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.773 ns                 ; 2.324 ns                ;
; 22.472 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.766 ns                 ; 2.294 ns                ;
; 22.480 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.764 ns                 ; 2.284 ns                ;
; 22.501 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.778 ns                 ; 2.277 ns                ;
; 22.528 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 2.252 ns                ;
; 22.592 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 2.188 ns                ;
; 22.592 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.778 ns                 ; 2.186 ns                ;
; 22.614 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.773 ns                 ; 2.159 ns                ;
; 22.619 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.774 ns                 ; 2.155 ns                ;
; 22.621 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.778 ns                 ; 2.157 ns                ;
; 22.678 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.778 ns                 ; 2.100 ns                ;
; 22.684 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 2.096 ns                ;
; 22.686 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.778 ns                 ; 2.092 ns                ;
; 22.688 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.778 ns                 ; 2.090 ns                ;
; 22.688 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.773 ns                 ; 2.085 ns                ;
; 22.703 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 2.077 ns                ;
; 22.718 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.770 ns                 ; 2.052 ns                ;
; 22.724 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 2.056 ns                ;
; 22.724 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.778 ns                 ; 2.054 ns                ;
; 22.725 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 2.055 ns                ;
; 22.726 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.772 ns                 ; 2.046 ns                ;
; 22.739 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.778 ns                 ; 2.039 ns                ;
; 22.741 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 2.039 ns                ;
; 22.746 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.778 ns                 ; 2.032 ns                ;
; 22.747 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.761 ns                 ; 2.014 ns                ;
; 22.751 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.778 ns                 ; 2.027 ns                ;
; 22.752 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.765 ns                 ; 2.013 ns                ;
; 22.760 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.773 ns                 ; 2.013 ns                ;
; 22.782 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.773 ns                 ; 1.991 ns                ;
; 22.818 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.781 ns                 ; 1.963 ns                ;
; 22.828 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.782 ns                 ; 1.954 ns                ;
; 22.899 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.770 ns                 ; 1.871 ns                ;
; 22.919 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.773 ns                 ; 1.854 ns                ;
; 23.002 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.778 ns                 ; 1.776 ns                ;
; 23.020 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.773 ns                 ; 1.753 ns                ;
; 23.021 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.778 ns                 ; 1.757 ns                ;
; 23.025 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 1.755 ns                ;
; 23.119 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.778 ns                 ; 1.659 ns                ;
; 23.121 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.778 ns                 ; 1.657 ns                ;
; 23.131 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 1.649 ns                ;
; 23.133 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.778 ns                 ; 1.645 ns                ;
; 23.136 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 1.644 ns                ;
; 23.139 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.782 ns                 ; 1.643 ns                ;
; 23.142 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 1.638 ns                ;
; 23.143 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.781 ns                 ; 1.638 ns                ;
; 23.143 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.778 ns                 ; 1.635 ns                ;
; 23.143 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.782 ns                 ; 1.639 ns                ;
; 23.149 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.778 ns                 ; 1.629 ns                ;
; 23.150 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 1.630 ns                ;
; 23.150 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.778 ns                 ; 1.628 ns                ;
; 23.153 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.781 ns                 ; 1.628 ns                ;
; 23.158 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.778 ns                 ; 1.620 ns                ;
; 23.159 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 1.621 ns                ;
; 23.165 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.767 ns                 ; 1.602 ns                ;
; 23.175 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 1.605 ns                ;
; 23.175 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 1.605 ns                ;
; 23.178 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 1.602 ns                ;
; 23.179 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 1.601 ns                ;
; 23.190 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.772 ns                 ; 1.582 ns                ;
; 23.210 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.772 ns                 ; 1.562 ns                ;
; 23.218 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 1.562 ns                ;
; 23.420 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.782 ns                 ; 1.362 ns                ;
; 23.428 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.781 ns                 ; 1.353 ns                ;
; 23.437 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.782 ns                 ; 1.345 ns                ;
; 23.438 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 1.342 ns                ;
; 23.439 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 1.341 ns                ;
; 23.443 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.782 ns                 ; 1.339 ns                ;
; 23.444 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.781 ns                 ; 1.337 ns                ;
; 23.445 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.778 ns                 ; 1.333 ns                ;
; 23.446 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.781 ns                 ; 1.335 ns                ;
; 23.446 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.782 ns                 ; 1.336 ns                ;
; 23.446 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.782 ns                 ; 1.336 ns                ;
; 23.454 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 1.326 ns                ;
; 23.455 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.781 ns                 ; 1.326 ns                ;
; 23.466 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.781 ns                 ; 1.315 ns                ;
; 23.473 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 1.307 ns                ;
; 23.474 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 1.306 ns                ;
; 23.475 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.778 ns                 ; 1.303 ns                ;
; 23.484 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.778 ns                 ; 1.294 ns                ;
; 23.485 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.778 ns                 ; 1.293 ns                ;
; 23.486 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.778 ns                 ; 1.292 ns                ;
; 23.490 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.778 ns                 ; 1.288 ns                ;
; 23.494 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.778 ns                 ; 1.284 ns                ;
; 23.746 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.775 ns                 ; 1.029 ns                ;
; 23.756 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.770 ns                 ; 1.014 ns                ;
; 23.762 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.775 ns                 ; 1.013 ns                ;
; 23.768 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.775 ns                 ; 1.007 ns                ;
; 23.776 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.775 ns                 ; 0.999 ns                ;
; 23.781 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.775 ns                 ; 0.994 ns                ;
; 23.781 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.775 ns                 ; 0.994 ns                ;
; 23.783 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.775 ns                 ; 0.992 ns                ;
; 23.785 ns                               ; None                                                ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.775 ns                 ; 0.990 ns                ;
; 43.287 ns                               ; 74.48 MHz ( period = 13.426 ns )                    ; reset_ff                                                           ; GPIO:uGPIO|HEX2_R[6]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.767 ns                 ; 6.480 ns                ;
; 43.287 ns                               ; 74.48 MHz ( period = 13.426 ns )                    ; reset_ff                                                           ; GPIO:uGPIO|HEX2_R[5]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.767 ns                 ; 6.480 ns                ;
; 43.287 ns                               ; 74.48 MHz ( period = 13.426 ns )                    ; reset_ff                                                           ; GPIO:uGPIO|HEX2_R[4]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.767 ns                 ; 6.480 ns                ;
; 43.287 ns                               ; 74.48 MHz ( period = 13.426 ns )                    ; reset_ff                                                           ; GPIO:uGPIO|HEX2_R[3]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.767 ns                 ; 6.480 ns                ;
; 43.287 ns                               ; 74.48 MHz ( period = 13.426 ns )                    ; reset_ff                                                           ; GPIO:uGPIO|HEX2_R[2]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.767 ns                 ; 6.480 ns                ;
; 43.287 ns                               ; 74.48 MHz ( period = 13.426 ns )                    ; reset_ff                                                           ; GPIO:uGPIO|HEX2_R[1]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.767 ns                 ; 6.480 ns                ;
; 43.287 ns                               ; 74.48 MHz ( period = 13.426 ns )                    ; reset_ff                                                           ; GPIO:uGPIO|HEX2_R[0]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.767 ns                 ; 6.480 ns                ;
; 43.445 ns                               ; 76.28 MHz ( period = 13.110 ns )                    ; reset_ff                                                           ; GPIO:uGPIO|HEX3_R[6]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.767 ns                 ; 6.322 ns                ;
; 43.445 ns                               ; 76.28 MHz ( period = 13.110 ns )                    ; reset_ff                                                           ; GPIO:uGPIO|HEX3_R[5]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.767 ns                 ; 6.322 ns                ;
; 43.445 ns                               ; 76.28 MHz ( period = 13.110 ns )                    ; reset_ff                                                           ; GPIO:uGPIO|HEX3_R[4]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.767 ns                 ; 6.322 ns                ;
; 43.445 ns                               ; 76.28 MHz ( period = 13.110 ns )                    ; reset_ff                                                           ; GPIO:uGPIO|HEX3_R[3]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.767 ns                 ; 6.322 ns                ;
; 43.445 ns                               ; 76.28 MHz ( period = 13.110 ns )                    ; reset_ff                                                           ; GPIO:uGPIO|HEX3_R[2]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.767 ns                 ; 6.322 ns                ;
; 43.445 ns                               ; 76.28 MHz ( period = 13.110 ns )                    ; reset_ff                                                           ; GPIO:uGPIO|HEX3_R[1]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.767 ns                 ; 6.322 ns                ;
; 43.445 ns                               ; 76.28 MHz ( period = 13.110 ns )                    ; reset_ff                                                           ; GPIO:uGPIO|HEX3_R[0]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.767 ns                 ; 6.322 ns                ;
; 44.027 ns                               ; 83.71 MHz ( period = 11.946 ns )                    ; reset_ff                                                           ; GPIO:uGPIO|HEX1_R[6]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.779 ns                 ; 5.752 ns                ;
; 44.027 ns                               ; 83.71 MHz ( period = 11.946 ns )                    ; reset_ff                                                           ; GPIO:uGPIO|HEX1_R[5]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.779 ns                 ; 5.752 ns                ;
; 44.027 ns                               ; 83.71 MHz ( period = 11.946 ns )                    ; reset_ff                                                           ; GPIO:uGPIO|HEX1_R[4]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.779 ns                 ; 5.752 ns                ;
; 44.027 ns                               ; 83.71 MHz ( period = 11.946 ns )                    ; reset_ff                                                           ; GPIO:uGPIO|HEX1_R[3]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.779 ns                 ; 5.752 ns                ;
; 44.027 ns                               ; 83.71 MHz ( period = 11.946 ns )                    ; reset_ff                                                           ; GPIO:uGPIO|HEX1_R[2]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.779 ns                 ; 5.752 ns                ;
; 44.027 ns                               ; 83.71 MHz ( period = 11.946 ns )                    ; reset_ff                                                           ; GPIO:uGPIO|HEX1_R[1]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.779 ns                 ; 5.752 ns                ;
; 44.027 ns                               ; 83.71 MHz ( period = 11.946 ns )                    ; reset_ff                                                           ; GPIO:uGPIO|HEX1_R[0]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.779 ns                 ; 5.752 ns                ;
; 44.308 ns                               ; 87.84 MHz ( period = 11.384 ns )                    ; reset_ff                                                           ; TimerCounter:Timer|CompareR[8]                                                                                                    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.786 ns                 ; 5.478 ns                ;
; 44.308 ns                               ; 87.84 MHz ( period = 11.384 ns )                    ; reset_ff                                                           ; TimerCounter:Timer|CompareR[9]                                                                                                    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.786 ns                 ; 5.478 ns                ;
; 44.308 ns                               ; 87.84 MHz ( period = 11.384 ns )                    ; reset_ff                                                           ; TimerCounter:Timer|CompareR[10]                                                                                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.786 ns                 ; 5.478 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                    ;                                                                                                                                   ;                                                  ;                                                  ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                              ; To                                                              ; From Clock                                       ; To Clock                                         ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 15.686 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.726 ns                 ; 9.040 ns                ;
; 15.686 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.726 ns                 ; 9.040 ns                ;
; 15.686 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.726 ns                 ; 9.040 ns                ;
; 15.686 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.726 ns                 ; 9.040 ns                ;
; 15.686 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.726 ns                 ; 9.040 ns                ;
; 15.686 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.726 ns                 ; 9.040 ns                ;
; 15.686 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.726 ns                 ; 9.040 ns                ;
; 15.686 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.726 ns                 ; 9.040 ns                ;
; 15.686 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.726 ns                 ; 9.040 ns                ;
; 15.686 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.726 ns                 ; 9.040 ns                ;
; 15.686 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.726 ns                 ; 9.040 ns                ;
; 15.686 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.726 ns                 ; 9.040 ns                ;
; 17.429 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.716 ns                 ; 7.287 ns                ;
; 17.429 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg9   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.716 ns                 ; 7.287 ns                ;
; 17.429 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg8   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.716 ns                 ; 7.287 ns                ;
; 17.429 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg7   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.716 ns                 ; 7.287 ns                ;
; 17.429 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg6   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.716 ns                 ; 7.287 ns                ;
; 17.429 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg5   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.716 ns                 ; 7.287 ns                ;
; 17.429 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg4   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.716 ns                 ; 7.287 ns                ;
; 17.429 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg3   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.716 ns                 ; 7.287 ns                ;
; 17.429 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg2   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.716 ns                 ; 7.287 ns                ;
; 17.429 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg1   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.716 ns                 ; 7.287 ns                ;
; 17.429 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg0   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.716 ns                 ; 7.287 ns                ;
; 17.429 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_we_reg         ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.716 ns                 ; 7.287 ns                ;
; 17.739 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[1]       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 28.275 ns                 ; 10.536 ns               ;
; 17.739 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[1]       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 28.275 ns                 ; 10.536 ns               ;
; 17.739 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[1]       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 28.275 ns                 ; 10.536 ns               ;
; 17.739 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[1]       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 28.275 ns                 ; 10.536 ns               ;
; 17.739 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[1]       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 28.275 ns                 ; 10.536 ns               ;
; 17.739 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[1]       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 28.275 ns                 ; 10.536 ns               ;
; 17.739 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[1]       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 28.275 ns                 ; 10.536 ns               ;
; 17.739 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[1]       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 28.275 ns                 ; 10.536 ns               ;
; 17.739 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[1]       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 28.275 ns                 ; 10.536 ns               ;
; 17.739 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[1]       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 28.275 ns                 ; 10.536 ns               ;
; 17.739 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[1]       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 28.275 ns                 ; 10.536 ns               ;
; 17.739 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[1]       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 28.275 ns                 ; 10.536 ns               ;
; 18.085 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg10 ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[13] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.716 ns                 ; 6.631 ns                ;
; 18.085 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg9  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[13] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.716 ns                 ; 6.631 ns                ;
; 18.085 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg8  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[13] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.716 ns                 ; 6.631 ns                ;
; 18.085 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg7  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[13] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.716 ns                 ; 6.631 ns                ;
; 18.085 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg6  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[13] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.716 ns                 ; 6.631 ns                ;
; 18.085 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg5  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[13] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.716 ns                 ; 6.631 ns                ;
; 18.085 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg4  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[13] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.716 ns                 ; 6.631 ns                ;
; 18.085 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg3  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[13] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.716 ns                 ; 6.631 ns                ;
; 18.085 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg2  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[13] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.716 ns                 ; 6.631 ns                ;
; 18.085 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg1  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[13] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.716 ns                 ; 6.631 ns                ;
; 18.085 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg0  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[13] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.716 ns                 ; 6.631 ns                ;
; 18.085 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_we_reg        ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[13] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.716 ns                 ; 6.631 ns                ;
; 18.137 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.716 ns                 ; 6.579 ns                ;
; 18.137 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg9   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.716 ns                 ; 6.579 ns                ;
; 18.137 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg8   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.716 ns                 ; 6.579 ns                ;
; 18.137 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg7   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.716 ns                 ; 6.579 ns                ;
; 18.137 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg6   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.716 ns                 ; 6.579 ns                ;
; 18.137 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg5   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.716 ns                 ; 6.579 ns                ;
; 18.137 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg4   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.716 ns                 ; 6.579 ns                ;
; 18.137 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg3   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.716 ns                 ; 6.579 ns                ;
; 18.137 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg2   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.716 ns                 ; 6.579 ns                ;
; 18.137 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg1   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.716 ns                 ; 6.579 ns                ;
; 18.137 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg0   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.716 ns                 ; 6.579 ns                ;
; 18.137 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_we_reg         ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.716 ns                 ; 6.579 ns                ;
; 18.184 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg10 ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[11] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.747 ns                 ; 6.563 ns                ;
; 18.184 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg9  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[11] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.747 ns                 ; 6.563 ns                ;
; 18.184 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg8  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[11] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.747 ns                 ; 6.563 ns                ;
; 18.184 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg7  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[11] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.747 ns                 ; 6.563 ns                ;
; 18.184 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg6  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[11] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.747 ns                 ; 6.563 ns                ;
; 18.184 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg5  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[11] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.747 ns                 ; 6.563 ns                ;
; 18.184 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg4  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[11] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.747 ns                 ; 6.563 ns                ;
; 18.184 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg3  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[11] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.747 ns                 ; 6.563 ns                ;
; 18.184 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg2  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[11] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.747 ns                 ; 6.563 ns                ;
; 18.184 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg1  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[11] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.747 ns                 ; 6.563 ns                ;
; 18.184 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg0  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[11] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.747 ns                 ; 6.563 ns                ;
; 18.184 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_we_reg        ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[11] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.747 ns                 ; 6.563 ns                ;
; 18.235 ns                               ; None                                                ; miniUART:UART|CSReg[1]                                                                                                            ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.796 ns                 ; 6.561 ns                ;
; 18.261 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg10 ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[10] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.747 ns                 ; 6.486 ns                ;
; 18.261 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg9  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[10] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.747 ns                 ; 6.486 ns                ;
; 18.261 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg8  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[10] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.747 ns                 ; 6.486 ns                ;
; 18.261 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg7  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[10] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.747 ns                 ; 6.486 ns                ;
; 18.261 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg6  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[10] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.747 ns                 ; 6.486 ns                ;
; 18.261 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg5  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[10] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.747 ns                 ; 6.486 ns                ;
; 18.261 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg4  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[10] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.747 ns                 ; 6.486 ns                ;
; 18.261 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg3  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[10] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.747 ns                 ; 6.486 ns                ;
; 18.261 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg2  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[10] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.747 ns                 ; 6.486 ns                ;
; 18.261 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg1  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[10] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.747 ns                 ; 6.486 ns                ;
; 18.261 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg0  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[10] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.747 ns                 ; 6.486 ns                ;
; 18.261 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_we_reg        ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[10] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.747 ns                 ; 6.486 ns                ;
; 18.588 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[7]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.718 ns                 ; 6.130 ns                ;
; 18.588 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[7]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.718 ns                 ; 6.130 ns                ;
; 18.588 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[7]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.718 ns                 ; 6.130 ns                ;
; 18.588 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[7]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.718 ns                 ; 6.130 ns                ;
; 18.588 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[7]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.718 ns                 ; 6.130 ns                ;
; 18.588 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[7]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.718 ns                 ; 6.130 ns                ;
; 18.588 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[7]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.718 ns                 ; 6.130 ns                ;
; 18.588 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg3   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[7]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.718 ns                 ; 6.130 ns                ;
; 18.588 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg2   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[7]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.718 ns                 ; 6.130 ns                ;
; 18.588 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg1   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[7]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.718 ns                 ; 6.130 ns                ;
; 18.588 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg0   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[7]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.718 ns                 ; 6.130 ns                ;
; 18.588 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_we_reg         ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[7]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.718 ns                 ; 6.130 ns                ;
; 18.599 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg10 ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[14] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.747 ns                 ; 6.148 ns                ;
; 18.599 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg9  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[14] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.747 ns                 ; 6.148 ns                ;
; 18.599 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg8  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[14] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.747 ns                 ; 6.148 ns                ;
; 18.599 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg7  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[14] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.747 ns                 ; 6.148 ns                ;
; 18.599 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg6  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[14] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.747 ns                 ; 6.148 ns                ;
; 18.599 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg5  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[14] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.747 ns                 ; 6.148 ns                ;
; 18.599 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg4  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[14] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.747 ns                 ; 6.148 ns                ;
; 18.599 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg3  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[14] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.747 ns                 ; 6.148 ns                ;
; 18.599 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg2  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[14] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.747 ns                 ; 6.148 ns                ;
; 18.599 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg1  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[14] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.747 ns                 ; 6.148 ns                ;
; 18.599 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg0  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[14] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.747 ns                 ; 6.148 ns                ;
; 18.599 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_we_reg        ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[14] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.747 ns                 ; 6.148 ns                ;
; 18.724 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg10 ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[15] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.749 ns                 ; 6.025 ns                ;
; 18.724 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg9  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[15] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.749 ns                 ; 6.025 ns                ;
; 18.724 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg8  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[15] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.749 ns                 ; 6.025 ns                ;
; 18.724 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg7  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[15] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.749 ns                 ; 6.025 ns                ;
; 18.724 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg6  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[15] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.749 ns                 ; 6.025 ns                ;
; 18.724 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg5  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[15] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.749 ns                 ; 6.025 ns                ;
; 18.724 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg4  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[15] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.749 ns                 ; 6.025 ns                ;
; 18.724 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg3  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[15] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.749 ns                 ; 6.025 ns                ;
; 18.724 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg2  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[15] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.749 ns                 ; 6.025 ns                ;
; 18.724 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg1  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[15] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.749 ns                 ; 6.025 ns                ;
; 18.724 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg0  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[15] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.749 ns                 ; 6.025 ns                ;
; 18.724 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_we_reg        ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[15] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.749 ns                 ; 6.025 ns                ;
; 18.750 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg10 ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[17] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.743 ns                 ; 5.993 ns                ;
; 18.750 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg9  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[17] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.743 ns                 ; 5.993 ns                ;
; 18.750 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg8  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[17] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.743 ns                 ; 5.993 ns                ;
; 18.750 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg7  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[17] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.743 ns                 ; 5.993 ns                ;
; 18.750 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg6  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[17] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.743 ns                 ; 5.993 ns                ;
; 18.750 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg5  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[17] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.743 ns                 ; 5.993 ns                ;
; 18.750 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg4  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[17] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.743 ns                 ; 5.993 ns                ;
; 18.750 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg3  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[17] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.743 ns                 ; 5.993 ns                ;
; 18.750 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg2  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[17] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.743 ns                 ; 5.993 ns                ;
; 18.750 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg1  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[17] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.743 ns                 ; 5.993 ns                ;
; 18.750 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg0  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[17] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.743 ns                 ; 5.993 ns                ;
; 18.750 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_we_reg        ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[17] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.743 ns                 ; 5.993 ns                ;
; 18.769 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg10 ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[29] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.728 ns                 ; 5.959 ns                ;
; 18.769 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg9  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[29] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.728 ns                 ; 5.959 ns                ;
; 18.769 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg8  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[29] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.728 ns                 ; 5.959 ns                ;
; 18.769 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg7  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[29] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.728 ns                 ; 5.959 ns                ;
; 18.769 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg6  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[29] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.728 ns                 ; 5.959 ns                ;
; 18.769 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg5  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[29] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.728 ns                 ; 5.959 ns                ;
; 18.769 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg4  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[29] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.728 ns                 ; 5.959 ns                ;
; 18.769 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg3  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[29] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.728 ns                 ; 5.959 ns                ;
; 18.769 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg2  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[29] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.728 ns                 ; 5.959 ns                ;
; 18.769 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg1  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[29] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.728 ns                 ; 5.959 ns                ;
; 18.769 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg0  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[29] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.728 ns                 ; 5.959 ns                ;
; 18.769 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_we_reg        ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[29] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.728 ns                 ; 5.959 ns                ;
; 18.819 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[0]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.720 ns                 ; 5.901 ns                ;
; 18.819 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[0]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.720 ns                 ; 5.901 ns                ;
; 18.819 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[0]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.720 ns                 ; 5.901 ns                ;
; 18.819 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[0]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.720 ns                 ; 5.901 ns                ;
; 18.819 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[0]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.720 ns                 ; 5.901 ns                ;
; 18.819 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[0]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.720 ns                 ; 5.901 ns                ;
; 18.819 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[0]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.720 ns                 ; 5.901 ns                ;
; 18.819 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[0]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.720 ns                 ; 5.901 ns                ;
; 18.819 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[0]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.720 ns                 ; 5.901 ns                ;
; 18.819 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[0]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.720 ns                 ; 5.901 ns                ;
; 18.819 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[0]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.720 ns                 ; 5.901 ns                ;
; 18.819 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[0]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.720 ns                 ; 5.901 ns                ;
; 19.018 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg10  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.715 ns                 ; 5.697 ns                ;
; 19.018 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg9   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.715 ns                 ; 5.697 ns                ;
; 19.018 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg8   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.715 ns                 ; 5.697 ns                ;
; 19.018 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg7   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.715 ns                 ; 5.697 ns                ;
; 19.018 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg6   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.715 ns                 ; 5.697 ns                ;
; 19.018 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg5   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.715 ns                 ; 5.697 ns                ;
; 19.018 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg4   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.715 ns                 ; 5.697 ns                ;
; 19.018 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg3   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.715 ns                 ; 5.697 ns                ;
; 19.018 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg2   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.715 ns                 ; 5.697 ns                ;
; 19.018 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg1   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.715 ns                 ; 5.697 ns                ;
; 19.018 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg0   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.715 ns                 ; 5.697 ns                ;
; 19.018 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_we_reg         ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.715 ns                 ; 5.697 ns                ;
; 19.020 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg10  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[4]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.715 ns                 ; 5.695 ns                ;
; 19.020 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg9   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[4]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.715 ns                 ; 5.695 ns                ;
; 19.020 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg8   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[4]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.715 ns                 ; 5.695 ns                ;
; 19.020 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg7   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[4]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.715 ns                 ; 5.695 ns                ;
; 19.020 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg6   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[4]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.715 ns                 ; 5.695 ns                ;
; 19.020 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg5   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[4]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.715 ns                 ; 5.695 ns                ;
; 19.020 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg4   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[4]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.715 ns                 ; 5.695 ns                ;
; 19.020 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg3   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[4]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.715 ns                 ; 5.695 ns                ;
; 19.020 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg2   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[4]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.715 ns                 ; 5.695 ns                ;
; 19.020 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg1   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[4]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.715 ns                 ; 5.695 ns                ;
; 19.020 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg0   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[4]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.715 ns                 ; 5.695 ns                ;
; 19.020 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_we_reg         ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[4]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.715 ns                 ; 5.695 ns                ;
; 19.069 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_address_reg10 ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[26] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.740 ns                 ; 5.671 ns                ;
; 19.069 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_address_reg9  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[26] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.740 ns                 ; 5.671 ns                ;
; 19.069 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_address_reg8  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[26] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.740 ns                 ; 5.671 ns                ;
; 19.069 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_address_reg7  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[26] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.740 ns                 ; 5.671 ns                ;
; 19.069 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_address_reg6  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[26] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.740 ns                 ; 5.671 ns                ;
; 19.069 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_address_reg5  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[26] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.740 ns                 ; 5.671 ns                ;
; 19.069 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_address_reg4  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[26] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.740 ns                 ; 5.671 ns                ;
; 19.069 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_address_reg3  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[26] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.740 ns                 ; 5.671 ns                ;
; 19.069 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_address_reg2  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[26] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.740 ns                 ; 5.671 ns                ;
; 19.069 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_address_reg1  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[26] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.740 ns                 ; 5.671 ns                ;
; 19.069 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_address_reg0  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[26] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.740 ns                 ; 5.671 ns                ;
; 19.069 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_we_reg        ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[26] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.740 ns                 ; 5.671 ns                ;
; 19.100 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg10  ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[9]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.747 ns                 ; 5.647 ns                ;
; 19.100 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg9   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[9]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.747 ns                 ; 5.647 ns                ;
; 19.100 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg8   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[9]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.747 ns                 ; 5.647 ns                ;
; 19.100 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg7   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[9]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.747 ns                 ; 5.647 ns                ;
; 19.100 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg6   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[9]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.747 ns                 ; 5.647 ns                ;
; 19.100 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg5   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[9]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.747 ns                 ; 5.647 ns                ;
; 19.100 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg4   ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[9]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.747 ns                 ; 5.647 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                   ;                                                                 ;                                                  ;                                                  ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+--------------------------------------------------+--------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                      ; From Clock                                       ; To Clock                                         ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+--------------------------------------------------+--------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[5]                            ; GPIO:uGPIO|SW_StatusR[5]                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|CSReg[3]                              ; miniUART:UART|CSReg[3]                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[6]                            ; GPIO:uGPIO|SW_StatusR[6]                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[4]                            ; GPIO:uGPIO|SW_StatusR[4]                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[7]                            ; GPIO:uGPIO|SW_StatusR[7]                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[8]                            ; GPIO:uGPIO|SW_StatusR[8]                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[9]                            ; GPIO:uGPIO|SW_StatusR[9]                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|CSReg[2]                              ; miniUART:UART|CSReg[2]                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|CSReg[1]                              ; miniUART:UART|CSReg[1]                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[3]                            ; GPIO:uGPIO|SW_StatusR[3]                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|KEY_StatusR[3]                           ; GPIO:uGPIO|KEY_StatusR[3]               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|tmpRxD                   ; miniUART:UART|RxUnit:RxDev|tmpRxD       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[10]                           ; GPIO:uGPIO|SW_StatusR[10]               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[11]                           ; GPIO:uGPIO|SW_StatusR[11]               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[17]                           ; GPIO:uGPIO|SW_StatusR[17]               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[16]                           ; GPIO:uGPIO|SW_StatusR[16]               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[15]                           ; GPIO:uGPIO|SW_StatusR[15]               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[14]                           ; GPIO:uGPIO|SW_StatusR[14]               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|KEY_StatusR[2]                           ; GPIO:uGPIO|KEY_StatusR[2]               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[2]                            ; GPIO:uGPIO|SW_StatusR[2]                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|TReg[7]                  ; miniUART:UART|TxUnit:TxDev|TReg[7]      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[1]                            ; GPIO:uGPIO|SW_StatusR[1]                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|KEY_StatusR[1]                           ; GPIO:uGPIO|KEY_StatusR[1]               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|BitCnt[0]                ; miniUART:UART|RxUnit:RxDev|BitCnt[0]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|BitCnt[1]                ; miniUART:UART|RxUnit:RxDev|BitCnt[1]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|BitCnt[2]                ; miniUART:UART|RxUnit:RxDev|BitCnt[2]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|BitCnt[3]                ; miniUART:UART|RxUnit:RxDev|BitCnt[3]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|Start                    ; miniUART:UART|RxUnit:RxDev|Start        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|SampleCnt[1]             ; miniUART:UART|RxUnit:RxDev|SampleCnt[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|SampleCnt[3]             ; miniUART:UART|RxUnit:RxDev|SampleCnt[3] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|SampleCnt[2]             ; miniUART:UART|RxUnit:RxDev|SampleCnt[2] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|SampleCnt[0]             ; miniUART:UART|RxUnit:RxDev|SampleCnt[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|tmpDRdy                  ; miniUART:UART|RxUnit:RxDev|tmpDRdy      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[12]                           ; GPIO:uGPIO|SW_StatusR[12]               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[13]                           ; GPIO:uGPIO|SW_StatusR[13]               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|CSReg[0]                              ; miniUART:UART|CSReg[0]                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[0]                            ; GPIO:uGPIO|SW_StatusR[0]                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; TimerCounter:Timer|StatusR[0]                       ; TimerCounter:Timer|StatusR[0]           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[1]               ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[2]               ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[2]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[5]               ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[5]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[0]               ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[0]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[0]               ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[0]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[1]               ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[2]               ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[2]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[3]               ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|tmpTBufE                 ; miniUART:UART|TxUnit:TxDev|tmpTBufE     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|BitCnt[1]                ; miniUART:UART|TxUnit:TxDev|BitCnt[1]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|BitCnt[2]                ; miniUART:UART|TxUnit:TxDev|BitCnt[2]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|tmpTRegE                 ; miniUART:UART|TxUnit:TxDev|tmpTRegE     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|BitCnt[0]                ; miniUART:UART|TxUnit:TxDev|BitCnt[0]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|BitCnt[3]                ; miniUART:UART|TxUnit:TxDev|BitCnt[3]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|TxD                      ; miniUART:UART|TxUnit:TxDev|TxD          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.516 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S6               ; GPIO:uGPIO|key_detect:sw10|c_state.S7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S10              ; GPIO:uGPIO|key_detect:sw12|c_state.S11  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.517 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S10               ; GPIO:uGPIO|key_detect:sw9|c_state.S11   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; miniUART:UART|RxUnit:RxDev|ShtReg[7]                ; miniUART:UART|RxUnit:RxDev|ShtReg[6]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.518 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S10               ; GPIO:uGPIO|key_detect:sw8|c_state.S11   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; GPIO:uGPIO|key_detect:sw0|c_state.S10               ; GPIO:uGPIO|key_detect:sw0|c_state.S11   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.519 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S0               ; GPIO:uGPIO|key_detect:sw12|c_state.S1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; GPIO:uGPIO|key_detect:sw14|c_state.S1               ; GPIO:uGPIO|key_detect:sw14|c_state.S2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S1               ; GPIO:uGPIO|key_detect:sw12|c_state.S2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.520 ns                                ; GPIO:uGPIO|key_detect:sw14|c_state.S4               ; GPIO:uGPIO|key_detect:sw14|c_state.S5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; GPIO:uGPIO|key_detect:key1|c_state.S5               ; GPIO:uGPIO|key_detect:key1|c_state.S6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; GPIO:uGPIO|key_detect:sw15|c_state.S8               ; GPIO:uGPIO|key_detect:sw15|c_state.S9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.521 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S1               ; GPIO:uGPIO|key_detect:sw10|c_state.S2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; GPIO:uGPIO|key_detect:key1|c_state.S0               ; GPIO:uGPIO|key_detect:key1|c_state.S1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; GPIO:uGPIO|key_detect:sw15|c_state.S5               ; GPIO:uGPIO|key_detect:sw15|c_state.S6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S12              ; GPIO:uGPIO|key_detect:sw10|c_state.S13  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; miniUART:UART|RxUnit:RxDev|ShtReg[3]                ; miniUART:UART|RxUnit:RxDev|ShtReg[2]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.522 ns                                ; GPIO:uGPIO|key_detect:sw4|c_state.S1                ; GPIO:uGPIO|key_detect:sw4|c_state.S2    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S3                ; GPIO:uGPIO|key_detect:sw6|c_state.S4    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S3                ; GPIO:uGPIO|key_detect:sw9|c_state.S4    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S4                ; GPIO:uGPIO|key_detect:sw8|c_state.S5    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; GPIO:uGPIO|key_detect:key2|c_state.S3               ; GPIO:uGPIO|key_detect:key2|c_state.S4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; GPIO:uGPIO|key_detect:sw0|c_state.S3                ; GPIO:uGPIO|key_detect:sw0|c_state.S4    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S9                ; GPIO:uGPIO|key_detect:sw8|c_state.S10   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S1                ; GPIO:uGPIO|key_detect:sw8|c_state.S2    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S3               ; GPIO:uGPIO|key_detect:sw10|c_state.S4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S7                ; GPIO:uGPIO|key_detect:sw6|c_state.S8    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw4|c_state.S7                ; GPIO:uGPIO|key_detect:sw4|c_state.S8    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S7                ; GPIO:uGPIO|key_detect:sw9|c_state.S8    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S8                ; GPIO:uGPIO|key_detect:sw6|c_state.S9    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw4|c_state.S8                ; GPIO:uGPIO|key_detect:sw4|c_state.S9    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S9                ; GPIO:uGPIO|key_detect:sw9|c_state.S10   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw0|c_state.S7                ; GPIO:uGPIO|key_detect:sw0|c_state.S8    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S11               ; GPIO:uGPIO|key_detect:sw9|c_state.S12   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S12               ; GPIO:uGPIO|key_detect:sw6|c_state.S13   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw4|c_state.S12               ; GPIO:uGPIO|key_detect:sw4|c_state.S13   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S12               ; GPIO:uGPIO|key_detect:sw8|c_state.S13   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw0|c_state.S9                ; GPIO:uGPIO|key_detect:sw0|c_state.S10   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.524 ns                                ; GPIO:uGPIO|key_detect:key2|c_state.S0               ; GPIO:uGPIO|key_detect:key2|c_state.S1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S5                ; GPIO:uGPIO|key_detect:sw9|c_state.S6    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S7                ; GPIO:uGPIO|key_detect:sw8|c_state.S8    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; GPIO:uGPIO|key_detect:sw0|c_state.S5                ; GPIO:uGPIO|key_detect:sw0|c_state.S6    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; GPIO:uGPIO|key_detect:sw4|c_state.S11               ; GPIO:uGPIO|key_detect:sw4|c_state.S12   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; GPIO:uGPIO|key_detect:sw4|c_state.S13               ; GPIO:uGPIO|key_detect:sw4|c_state.S14   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; miniUART:UART|RxUnit:RxDev|ShtReg[4]                ; miniUART:UART|RxUnit:RxDev|ShtReg[3]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S3                ; GPIO:uGPIO|key_detect:sw8|c_state.S4    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S5                ; GPIO:uGPIO|key_detect:sw8|c_state.S6    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S8                ; GPIO:uGPIO|key_detect:sw9|c_state.S9    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S9                ; GPIO:uGPIO|key_detect:sw6|c_state.S10   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw4|c_state.S9                ; GPIO:uGPIO|key_detect:sw4|c_state.S10   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S11               ; GPIO:uGPIO|key_detect:sw6|c_state.S12   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S11               ; GPIO:uGPIO|key_detect:sw8|c_state.S12   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw0|c_state.S8                ; GPIO:uGPIO|key_detect:sw0|c_state.S9    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S12               ; GPIO:uGPIO|key_detect:sw9|c_state.S13   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S13               ; GPIO:uGPIO|key_detect:sw6|c_state.S14   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw0|c_state.S11               ; GPIO:uGPIO|key_detect:sw0|c_state.S12   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw0|c_state.S12               ; GPIO:uGPIO|key_detect:sw0|c_state.S13   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.526 ns                                ; GPIO:uGPIO|key_detect:sw4|c_state.S3                ; GPIO:uGPIO|key_detect:sw4|c_state.S4    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; GPIO:uGPIO|key_detect:key1|c_state.S1               ; GPIO:uGPIO|key_detect:key1|c_state.S2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S5                ; GPIO:uGPIO|key_detect:sw6|c_state.S6    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; GPIO:uGPIO|key_detect:sw0|c_state.S1                ; GPIO:uGPIO|key_detect:sw0|c_state.S2    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S7               ; GPIO:uGPIO|key_detect:sw12|c_state.S8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; GPIO:uGPIO|key_detect:key2|c_state.S9               ; GPIO:uGPIO|key_detect:key2|c_state.S10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S13               ; GPIO:uGPIO|key_detect:sw8|c_state.S14   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; GPIO:uGPIO|key_detect:key1|c_state.S11              ; GPIO:uGPIO|key_detect:key1|c_state.S12  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S13               ; GPIO:uGPIO|key_detect:sw9|c_state.S14   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; GPIO:uGPIO|key_detect:key1|c_state.S13              ; GPIO:uGPIO|key_detect:key1|c_state.S14  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; GPIO:uGPIO|key_detect:sw0|c_state.S13               ; GPIO:uGPIO|key_detect:sw0|c_state.S14   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.527 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S1                ; GPIO:uGPIO|key_detect:sw6|c_state.S2    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S1                ; GPIO:uGPIO|key_detect:sw9|c_state.S2    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; GPIO:uGPIO|key_detect:sw4|c_state.S5                ; GPIO:uGPIO|key_detect:sw4|c_state.S6    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S5               ; GPIO:uGPIO|key_detect:sw10|c_state.S6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S9               ; GPIO:uGPIO|key_detect:sw12|c_state.S10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S13              ; GPIO:uGPIO|key_detect:sw10|c_state.S14  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; miniUART:UART|RxUnit:RxDev|frameErr                 ; miniUART:UART|CSReg[1]                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S13              ; GPIO:uGPIO|key_detect:sw12|c_state.S14  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.530 ns                                ; miniUART:UART|RxUnit:RxDev|tmpDRdy                  ; miniUART:UART|RxUnit:RxDev|outErr       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.531 ns                                ; GPIO:uGPIO|key_detect:key1|c_state.S10              ; GPIO:uGPIO|key_detect:key1|c_state.S11  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; TimerCounter:Timer|CounterR[31]                     ; TimerCounter:Timer|CounterR[31]         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.542 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[1]               ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[2]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.562 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[1]               ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[2]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.578 ns                 ;
; 0.570 ns                                ; miniUART:UART|RxUnit:RxDev|BitCnt[0]                ; miniUART:UART|RxUnit:RxDev|BitCnt[1]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.586 ns                 ;
; 0.572 ns                                ; miniUART:UART|TxUnit:TxDev|BitCnt[0]                ; miniUART:UART|TxUnit:TxDev|BitCnt[1]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.588 ns                 ;
; 0.586 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S10               ; GPIO:uGPIO|key_detect:sw6|c_state.S11   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.602 ns                 ;
; 0.609 ns                                ; miniUART:UART|TxUnit:TxDev|tmpTRegE                 ; miniUART:UART|TxUnit:TxDev|TReg[6]      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.625 ns                 ;
; 0.614 ns                                ; miniUART:UART|TxUnit:TxDev|tmpTRegE                 ; miniUART:UART|TxUnit:TxDev|TReg[7]      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.630 ns                 ;
; 0.614 ns                                ; miniUART:UART|TxUnit:TxDev|tmpTRegE                 ; miniUART:UART|TxUnit:TxDev|TReg[4]      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.630 ns                 ;
; 0.618 ns                                ; miniUART:UART|TxUnit:TxDev|tmpTRegE                 ; miniUART:UART|TxUnit:TxDev|TReg[5]      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.634 ns                 ;
; 0.618 ns                                ; miniUART:UART|TxUnit:TxDev|tmpTRegE                 ; miniUART:UART|TxUnit:TxDev|tmpTBufE     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.634 ns                 ;
; 0.624 ns                                ; miniUART:UART|TxUnit:TxDev|tmpTRegE                 ; miniUART:UART|TxUnit:TxDev|TReg[3]      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.640 ns                 ;
; 0.626 ns                                ; miniUART:UART|TxUnit:TxDev|tmpTRegE                 ; miniUART:UART|TxUnit:TxDev|TReg[2]      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.642 ns                 ;
; 0.626 ns                                ; miniUART:UART|TxUnit:TxDev|tmpTRegE                 ; miniUART:UART|TxUnit:TxDev|TReg[1]      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.642 ns                 ;
; 0.628 ns                                ; miniUART:UART|TxUnit:TxDev|tmpTRegE                 ; miniUART:UART|TxUnit:TxDev|TReg[0]      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.644 ns                 ;
; 0.649 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S12               ; GPIO:uGPIO|key_detect:sw5|c_state.S13   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.665 ns                 ;
; 0.650 ns                                ; GPIO:uGPIO|key_detect:sw0|c_state.S4                ; GPIO:uGPIO|key_detect:sw0|c_state.S5    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.666 ns                 ;
; 0.651 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S0                ; GPIO:uGPIO|key_detect:sw8|c_state.S1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.667 ns                 ;
; 0.651 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S0                ; GPIO:uGPIO|key_detect:sw1|c_state.S1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.667 ns                 ;
; 0.651 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S4               ; GPIO:uGPIO|key_detect:sw10|c_state.S5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.667 ns                 ;
; 0.652 ns                                ; GPIO:uGPIO|key_detect:sw16|c_state.S8               ; GPIO:uGPIO|key_detect:sw16|c_state.S9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.668 ns                 ;
; 0.653 ns                                ; GPIO:uGPIO|key_detect:sw14|c_state.S0               ; GPIO:uGPIO|key_detect:sw14|c_state.S1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.653 ns                                ; GPIO:uGPIO|key_detect:sw3|c_state.S2                ; GPIO:uGPIO|key_detect:sw3|c_state.S3    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.653 ns                                ; GPIO:uGPIO|key_detect:sw4|c_state.S4                ; GPIO:uGPIO|key_detect:sw4|c_state.S5    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.653 ns                                ; GPIO:uGPIO|key_detect:sw14|c_state.S3               ; GPIO:uGPIO|key_detect:sw14|c_state.S4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.653 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S6               ; GPIO:uGPIO|key_detect:sw17|c_state.S7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.653 ns                                ; GPIO:uGPIO|key_detect:sw4|c_state.S10               ; GPIO:uGPIO|key_detect:sw4|c_state.S11   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.653 ns                                ; GPIO:uGPIO|key_detect:sw3|c_state.S10               ; GPIO:uGPIO|key_detect:sw3|c_state.S11   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.653 ns                                ; GPIO:uGPIO|key_detect:sw13|c_state.S11              ; GPIO:uGPIO|key_detect:sw13|c_state.S12  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.653 ns                                ; GPIO:uGPIO|key_detect:sw13|c_state.S12              ; GPIO:uGPIO|key_detect:sw13|c_state.S13  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.654 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S2               ; GPIO:uGPIO|key_detect:sw12|c_state.S3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.654 ns                                ; GPIO:uGPIO|key_detect:sw15|c_state.S3               ; GPIO:uGPIO|key_detect:sw15|c_state.S4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.654 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S6                ; GPIO:uGPIO|key_detect:sw6|c_state.S7    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.654 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S6                ; GPIO:uGPIO|key_detect:sw8|c_state.S7    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S2                ; GPIO:uGPIO|key_detect:sw8|c_state.S3    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:sw3|c_state.S4                ; GPIO:uGPIO|key_detect:sw3|c_state.S5    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:sw7|c_state.S6                ; GPIO:uGPIO|key_detect:sw7|c_state.S7    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S4               ; GPIO:uGPIO|key_detect:sw12|c_state.S5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:sw3|c_state.S8                ; GPIO:uGPIO|key_detect:sw3|c_state.S9    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:sw16|c_state.S10              ; GPIO:uGPIO|key_detect:sw16|c_state.S11  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S10               ; GPIO:uGPIO|key_detect:sw1|c_state.S11   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw4|c_state.S0                ; GPIO:uGPIO|key_detect:sw4|c_state.S1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw15|c_state.S0               ; GPIO:uGPIO|key_detect:sw15|c_state.S1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S4                ; GPIO:uGPIO|key_detect:sw6|c_state.S5    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw7|c_state.S4                ; GPIO:uGPIO|key_detect:sw7|c_state.S5    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S3                ; GPIO:uGPIO|key_detect:sw1|c_state.S4    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw14|c_state.S6               ; GPIO:uGPIO|key_detect:sw14|c_state.S7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S8               ; GPIO:uGPIO|key_detect:sw17|c_state.S9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S10              ; GPIO:uGPIO|key_detect:sw10|c_state.S11  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S11              ; GPIO:uGPIO|key_detect:sw17|c_state.S12  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw16|c_state.S12              ; GPIO:uGPIO|key_detect:sw16|c_state.S13  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S12               ; GPIO:uGPIO|key_detect:sw2|c_state.S13   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S2                ; GPIO:uGPIO|key_detect:sw5|c_state.S3    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw4|c_state.S2                ; GPIO:uGPIO|key_detect:sw4|c_state.S3    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw13|c_state.S0               ; GPIO:uGPIO|key_detect:sw13|c_state.S1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S2                ; GPIO:uGPIO|key_detect:sw1|c_state.S3    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S4                ; GPIO:uGPIO|key_detect:sw2|c_state.S5    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S6                ; GPIO:uGPIO|key_detect:sw9|c_state.S7    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S6                ; GPIO:uGPIO|key_detect:sw2|c_state.S7    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S7               ; GPIO:uGPIO|key_detect:sw10|c_state.S8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S8               ; GPIO:uGPIO|key_detect:sw10|c_state.S9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S10              ; GPIO:uGPIO|key_detect:sw17|c_state.S11  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S10               ; GPIO:uGPIO|key_detect:sw2|c_state.S11   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw16|c_state.S11              ; GPIO:uGPIO|key_detect:sw16|c_state.S12  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw15|c_state.S12              ; GPIO:uGPIO|key_detect:sw15|c_state.S13  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S12               ; GPIO:uGPIO|key_detect:sw1|c_state.S13   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; miniUART:UART|RxUnit:RxDev|ShtReg[2]                ; miniUART:UART|RxUnit:RxDev|ShtReg[1]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.658 ns                                ; GPIO:uGPIO|key_detect:sw4|c_state.S6                ; GPIO:uGPIO|key_detect:sw4|c_state.S7    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.658 ns                                ; GPIO:uGPIO|key_detect:sw15|c_state.S6               ; GPIO:uGPIO|key_detect:sw15|c_state.S7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                         ;                                                  ;                                                  ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+--------------------------------------------------+--------------------------------------------------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                              ; To                                                                         ; From Clock                                       ; To Clock                                         ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+----------------------------+----------------------------+--------------------------+
; -3.558 ns                               ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[27] ; armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ImmSrc[1]             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.344 ns                   ; 0.786 ns                 ;
; -3.355 ns                               ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[26] ; armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ImmSrc[0]             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.313 ns                   ; 0.958 ns                 ;
; -2.996 ns                               ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[23] ; armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUOp[2]              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.370 ns                   ; 1.374 ns                 ;
; -2.979 ns                               ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[20] ; armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|Store                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.369 ns                   ; 1.390 ns                 ;
; -2.893 ns                               ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[24] ; armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUOp[3]              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.480 ns                   ; 1.587 ns                 ;
; -2.824 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]                ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[29]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.423 ns                   ; 1.599 ns                 ;
; -2.800 ns                               ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[20] ; armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|Svalue                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.369 ns                   ; 1.569 ns                 ;
; -2.792 ns                               ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[26] ; armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|Store                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.369 ns                   ; 1.577 ns                 ;
; -2.784 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[3]    ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[3]                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.169 ns                   ; 1.385 ns                 ;
; -2.778 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[29]   ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[29]                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.178 ns                   ; 1.400 ns                 ;
; -2.757 ns                               ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[26] ; armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUOp[0]              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.480 ns                   ; 1.723 ns                 ;
; -2.756 ns                               ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[26] ; armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUOp[3]              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.480 ns                   ; 1.724 ns                 ;
; -2.754 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[19]   ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[19]                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.299 ns                   ; 1.545 ns                 ;
; -2.752 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[21]   ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[21]                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.154 ns                   ; 1.402 ns                 ;
; -2.714 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[25]   ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[25]                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.141 ns                   ; 1.427 ns                 ;
; -2.709 ns                               ; armreduced:arm_cpu|EXMEM_Register:comb_40|ALUResultM[26]          ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[26]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.403 ns                   ; 1.694 ns                 ;
; -2.704 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]                ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[31]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.424 ns                   ; 1.720 ns                 ;
; -2.685 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]                ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[22]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.410 ns                   ; 1.725 ns                 ;
; -2.683 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]                ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[30]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.424 ns                   ; 1.741 ns                 ;
; -2.617 ns                               ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[26] ; armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|Svalue                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.369 ns                   ; 1.752 ns                 ;
; -2.612 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[15]   ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[15]                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.147 ns                   ; 1.535 ns                 ;
; -2.604 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[23]   ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[23]                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.155 ns                   ; 1.551 ns                 ;
; -2.578 ns                               ; armreduced:arm_cpu|EXMEM_Register:comb_40|ALUResultM[10]          ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[10]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.409 ns                   ; 1.831 ns                 ;
; -2.566 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ALUOutW[11]     ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[11]                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.154 ns                   ; 1.588 ns                 ;
; -2.538 ns                               ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[27] ; armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUOp[0]              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.479 ns                   ; 1.941 ns                 ;
; -2.537 ns                               ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[27] ; armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUOp[3]              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.479 ns                   ; 1.942 ns                 ;
; -2.535 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]                ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[25]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.414 ns                   ; 1.879 ns                 ;
; -2.514 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ALUOutW[17]     ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[17]                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.186 ns                   ; 1.672 ns                 ;
; -2.509 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]                ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[24]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.413 ns                   ; 1.904 ns                 ;
; -2.499 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ALUOutW[29]     ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[29]                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.178 ns                   ; 1.679 ns                 ;
; -2.479 ns                               ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[26] ; armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|MemWrite ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.309 ns                   ; 1.830 ns                 ;
; -2.472 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]                ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[21]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.405 ns                   ; 1.933 ns                 ;
; -2.461 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[13]   ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[13]                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.173 ns                   ; 1.712 ns                 ;
; -2.456 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ALUOutW[19]     ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[19]                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.299 ns                   ; 1.843 ns                 ;
; -2.444 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ALUOutW[21]     ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[21]                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.154 ns                   ; 1.710 ns                 ;
; -2.438 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ALUOutW[25]     ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[25]                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.141 ns                   ; 1.703 ns                 ;
; -2.437 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ALUOutW[3]      ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[3]                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.169 ns                   ; 1.732 ns                 ;
; -2.436 ns                               ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[20] ; armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|MemWrite ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.309 ns                   ; 1.873 ns                 ;
; -2.416 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[31]   ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[31]                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.286 ns                   ; 1.870 ns                 ;
; -2.404 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ALUOutW[31]     ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[31]                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.286 ns                   ; 1.882 ns                 ;
; -2.401 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]                ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[20]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.406 ns                   ; 2.005 ns                 ;
; -2.398 ns                               ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[27] ; armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|Svalue                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.368 ns                   ; 1.970 ns                 ;
; -2.394 ns                               ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[25] ; armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUSrc                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.442 ns                   ; 2.048 ns                 ;
; -2.356 ns                               ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[27] ; armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUOp[2]              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.369 ns                   ; 2.013 ns                 ;
; -2.349 ns                               ; armreduced:arm_cpu|EXMEM_Register:comb_40|ALUResultM[8]           ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[8]                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.408 ns                   ; 2.059 ns                 ;
; -2.341 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ALUOutW[15]     ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[15]                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.147 ns                   ; 1.806 ns                 ;
; -2.295 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ALUOutW[23]     ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[23]                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.155 ns                   ; 1.860 ns                 ;
; -2.288 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ALUOutW[5]      ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[5]                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.143 ns                   ; 1.855 ns                 ;
; -2.281 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]                ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[26]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.404 ns                   ; 2.123 ns                 ;
; -2.276 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]                ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[10]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.393 ns                   ; 2.117 ns                 ;
; -2.273 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]                ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[4]                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.547 ns                   ; 2.274 ns                 ;
; -2.270 ns                               ; armreduced:arm_cpu|EXMEM_Register:comb_40|ALUResultM[13]          ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[13]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.423 ns                   ; 2.153 ns                 ;
; -2.259 ns                               ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[23] ; armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUOp[1]              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.333 ns                   ; 2.074 ns                 ;
; -2.250 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[5]    ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[5]                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.142 ns                   ; 1.892 ns                 ;
; -2.231 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]                ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[0]                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.414 ns                   ; 2.183 ns                 ;
; -2.216 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[12]   ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[12]                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.149 ns                   ; 1.933 ns                 ;
; -2.208 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]                ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[13]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.416 ns                   ; 2.208 ns                 ;
; -2.192 ns                               ; armreduced:arm_cpu|EXMEM_Register:comb_40|ALUResultM[20]          ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[20]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.410 ns                   ; 2.218 ns                 ;
; -2.191 ns                               ; armreduced:arm_cpu|EXMEM_Register:comb_40|ALUResultM[25]          ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[25]                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.141 ns                   ; 1.950 ns                 ;
; -2.159 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ALUOutW[13]     ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[13]                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.173 ns                   ; 2.014 ns                 ;
; -2.153 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]                ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[11]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.379 ns                   ; 2.226 ns                 ;
; -2.151 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]                ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[28]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.398 ns                   ; 2.247 ns                 ;
; -2.090 ns                               ; armreduced:arm_cpu|EXMEM_Register:comb_40|ALUResultM[18]          ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[18]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.411 ns                   ; 2.321 ns                 ;
; -2.052 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[0]    ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[0]                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.295 ns                   ; 2.243 ns                 ;
; -2.009 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ALUOutW[27]     ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[27]                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.156 ns                   ; 2.147 ns                 ;
; -1.988 ns                               ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[26] ; armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUSrc                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.442 ns                   ; 2.454 ns                 ;
; -1.984 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|MemtoRegW       ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[31]                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.264 ns                   ; 2.280 ns                 ;
; -1.958 ns                               ; armreduced:arm_cpu|EXMEM_Register:comb_40|ALUResultM[4]           ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[4]                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.554 ns                   ; 2.596 ns                 ;
; -1.942 ns                               ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[26] ; armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|Load                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.327 ns                   ; 2.385 ns                 ;
; -1.928 ns                               ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[22] ; armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUOp[1]              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.333 ns                   ; 2.405 ns                 ;
; -1.924 ns                               ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[20] ; armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|Load                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.327 ns                   ; 2.403 ns                 ;
; -1.908 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]                ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[9]                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.409 ns                   ; 2.501 ns                 ;
; -1.906 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ALUOutW[12]     ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[12]                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.149 ns                   ; 2.243 ns                 ;
; -1.854 ns                               ; armreduced:arm_cpu|EXMEM_Register:comb_40|ALUResultM[9]           ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[9]                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.416 ns                   ; 2.562 ns                 ;
; -1.808 ns                               ; armreduced:arm_cpu|EXMEM_Register:comb_40|ALUResultM[6]           ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[6]                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.411 ns                   ; 2.603 ns                 ;
; -1.802 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[28]   ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[28]                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.150 ns                   ; 2.348 ns                 ;
; -1.800 ns                               ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[27] ; armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|PCSrc    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.398 ns                   ; 2.598 ns                 ;
; -1.800 ns                               ; armreduced:arm_cpu|EXMEM_Register:comb_40|ALUResultM[21]          ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[21]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.412 ns                   ; 2.612 ns                 ;
; -1.795 ns                               ; armreduced:arm_cpu|EXMEM_Register:comb_40|ALUResultM[1]           ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[1]                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.410 ns                   ; 2.615 ns                 ;
; -1.782 ns                               ; armreduced:arm_cpu|EXMEM_Register:comb_40|ALUResultM[14]          ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[14]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.414 ns                   ; 2.632 ns                 ;
; -1.775 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ALUOutW[0]      ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[0]                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.295 ns                   ; 2.520 ns                 ;
; -1.775 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]                ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[18]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.407 ns                   ; 2.632 ns                 ;
; -1.761 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[30]   ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[30]                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.157 ns                   ; 2.396 ns                 ;
; -1.761 ns                               ; armreduced:arm_cpu|EXMEM_Register:comb_40|ALUResultM[3]           ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[3]                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.405 ns                   ; 2.644 ns                 ;
; -1.753 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[27]   ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[27]                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.156 ns                   ; 2.403 ns                 ;
; -1.736 ns                               ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[26] ; armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUOp[1]              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.333 ns                   ; 2.597 ns                 ;
; -1.729 ns                               ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[27] ; armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUSrc                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.441 ns                   ; 2.712 ns                 ;
; -1.715 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|MemtoRegW       ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[11]                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.130 ns                   ; 2.415 ns                 ;
; -1.707 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]                ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[7]                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.400 ns                   ; 2.693 ns                 ;
; -1.705 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]                ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[8]                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.392 ns                   ; 2.687 ns                 ;
; -1.701 ns                               ; armreduced:arm_cpu|EXMEM_Register:comb_40|ALUResultM[27]          ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[27]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.406 ns                   ; 2.705 ns                 ;
; -1.670 ns                               ; armreduced:arm_cpu|EXMEM_Register:comb_40|ALUResultM[24]          ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[24]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.417 ns                   ; 2.747 ns                 ;
; -1.658 ns                               ; armreduced:arm_cpu|EXMEM_Register:comb_40|ALUResultM[11]          ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[11]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.386 ns                   ; 2.728 ns                 ;
; -1.637 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]                ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[14]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.407 ns                   ; 2.770 ns                 ;
; -1.620 ns                               ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[27] ; armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUOp[1]              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.332 ns                   ; 2.712 ns                 ;
; -1.616 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]                ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[6]                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.404 ns                   ; 2.788 ns                 ;
; -1.614 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]                ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[1]                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.403 ns                   ; 2.789 ns                 ;
; -1.608 ns                               ; armreduced:arm_cpu|EXMEM_Register:comb_40|ALUResultM[12]          ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[12]                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.136 ns                   ; 2.528 ns                 ;
; -1.592 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ExtImmE[24]              ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[24]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.414 ns                   ; 2.822 ns                 ;
; -1.563 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ExtImmE[5]               ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[5]                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.564 ns                   ; 3.001 ns                 ;
; -1.560 ns                               ; armreduced:arm_cpu|EXMEM_Register:comb_40|ALUResultM[19]          ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[19]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.394 ns                   ; 2.834 ns                 ;
; -1.555 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[4]    ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[4]                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.177 ns                   ; 2.622 ns                 ;
; -1.543 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]                ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[2]                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.407 ns                   ; 2.864 ns                 ;
; -1.534 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ALUOutW[28]     ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[28]                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.150 ns                   ; 2.616 ns                 ;
; -1.528 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]                ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[12]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.391 ns                   ; 2.863 ns                 ;
; -1.526 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]                ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[3]                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.405 ns                   ; 2.879 ns                 ;
; -1.513 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[17]   ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[17]                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.183 ns                   ; 2.670 ns                 ;
; -1.497 ns                               ; armreduced:arm_cpu|EXMEM_Register:comb_40|ALUResultM[26]          ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[26]                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.122 ns                   ; 2.625 ns                 ;
; -1.481 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ALUOutW[30]     ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[30]                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.157 ns                   ; 2.676 ns                 ;
; -1.479 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ExtImmE[22]              ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[22]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.411 ns                   ; 2.932 ns                 ;
; -1.474 ns                               ; armreduced:arm_cpu|EXMEM_Register:comb_40|ALUResultM[5]           ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[5]                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.539 ns                   ; 3.065 ns                 ;
; -1.470 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ExtImmE[17]              ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[17]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.412 ns                   ; 2.942 ns                 ;
; -1.462 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ExtImmE[21]              ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[21]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.411 ns                   ; 2.949 ns                 ;
; -1.458 ns                               ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[26] ; armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|RegWrite ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.448 ns                   ; 2.990 ns                 ;
; -1.440 ns                               ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[20] ; armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|RegWrite ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.448 ns                   ; 3.008 ns                 ;
; -1.435 ns                               ; armreduced:arm_cpu|EXMEM_Register:comb_40|ALUResultM[7]           ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[7]                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.407 ns                   ; 2.972 ns                 ;
; -1.425 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ExtImmE[7]               ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[7]                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.403 ns                   ; 2.978 ns                 ;
; -1.393 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ExtImmE[9]               ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[9]                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.412 ns                   ; 3.019 ns                 ;
; -1.390 ns                               ; armreduced:arm_cpu|EXMEM_Register:comb_40|ALUResultM[0]           ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[0]                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.421 ns                   ; 3.031 ns                 ;
; -1.389 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ExtImmE[8]               ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[8]                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.408 ns                   ; 3.019 ns                 ;
; -1.386 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ExtImmE[18]              ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[18]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.410 ns                   ; 3.024 ns                 ;
; -1.382 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|MemtoRegW       ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[5]                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.117 ns                   ; 2.735 ns                 ;
; -1.367 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]                ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[15]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.376 ns                   ; 3.009 ns                 ;
; -1.340 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ALUOutW[11]     ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[11]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.409 ns                   ; 3.069 ns                 ;
; -1.336 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ALUOutW[2]      ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[2]                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.178 ns                   ; 2.842 ns                 ;
; -1.328 ns                               ; armreduced:arm_cpu|EXMEM_Register:comb_40|ALUResultM[4]           ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[4]                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.153 ns                   ; 2.825 ns                 ;
; -1.299 ns                               ; armreduced:arm_cpu|EXMEM_Register:comb_40|ALUResultM[10]          ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[10]                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.193 ns                   ; 2.894 ns                 ;
; -1.284 ns                               ; armreduced:arm_cpu|EXMEM_Register:comb_40|ALUResultM[3]           ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[3]                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.141 ns                   ; 2.857 ns                 ;
; -1.282 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ALUOutW[9]      ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[9]                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.148 ns                   ; 2.866 ns                 ;
; -1.282 ns                               ; armreduced:arm_cpu|EXMEM_Register:comb_40|ALUResultM[29]          ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[29]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.430 ns                   ; 3.148 ns                 ;
; -1.274 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]                ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[5]                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.532 ns                   ; 3.258 ns                 ;
; -1.272 ns                               ; armreduced:arm_cpu|EXMEM_Register:comb_40|ALUResultM[22]          ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[22]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.414 ns                   ; 3.142 ns                 ;
; -1.268 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ExtImmE[10]              ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[10]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.396 ns                   ; 3.128 ns                 ;
; -1.262 ns                               ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[24] ; armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|RegWrite ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.448 ns                   ; 3.186 ns                 ;
; -1.259 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ExtImmE[25]              ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[25]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.415 ns                   ; 3.156 ns                 ;
; -1.256 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[7]    ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[7]                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.191 ns                   ; 2.935 ns                 ;
; -1.248 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ALUOutW[4]      ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[4]                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.177 ns                   ; 2.929 ns                 ;
; -1.244 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]                ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[19]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.390 ns                   ; 3.146 ns                 ;
; -1.239 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ExtImmE[20]              ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[20]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.412 ns                   ; 3.173 ns                 ;
; -1.226 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ExtImmE[3]               ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[3]                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.432 ns                   ; 3.206 ns                 ;
; -1.217 ns                               ; armreduced:arm_cpu|EXMEM_Register:comb_40|ALUResultM[1]           ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[1]                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.149 ns                   ; 2.932 ns                 ;
; -1.215 ns                               ; armreduced:arm_cpu|EXMEM_Register:comb_40|ALUResultM[9]           ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[9]                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.149 ns                   ; 2.934 ns                 ;
; -1.213 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ExtImmE[14]              ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[14]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.411 ns                   ; 3.198 ns                 ;
; -1.203 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[11]   ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[11]                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.123 ns                   ; 2.920 ns                 ;
; -1.177 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|MemtoRegW       ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[29]                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.159 ns                   ; 2.982 ns                 ;
; -1.163 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ALUOutW[5]      ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[5]                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.564 ns                   ; 3.401 ns                 ;
; -1.162 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ExtImmE[25]              ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[27]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.400 ns                   ; 3.238 ns                 ;
; -1.152 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]                ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[27]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.399 ns                   ; 3.247 ns                 ;
; -1.150 ns                               ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[27] ; armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|RegWrite ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.447 ns                   ; 3.297 ns                 ;
; -1.147 ns                               ; armreduced:arm_cpu|EXMEM_Register:comb_40|ALUResultM[19]          ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[19]                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.288 ns                   ; 3.141 ns                 ;
; -1.134 ns                               ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[22] ; armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|RegWrite ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.448 ns                   ; 3.314 ns                 ;
; -1.133 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[3]    ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[3]                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.433 ns                   ; 3.300 ns                 ;
; -1.132 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]                ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[17]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.409 ns                   ; 3.277 ns                 ;
; -1.126 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]                ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[16]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.410 ns                   ; 3.284 ns                 ;
; -1.126 ns                               ; armreduced:arm_cpu|EXMEM_Register:comb_40|ALUResultM[16]          ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[16]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.414 ns                   ; 3.288 ns                 ;
; -1.125 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[5]    ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[5]                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.563 ns                   ; 3.438 ns                 ;
; -1.081 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[4]    ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[4]                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.578 ns                   ; 3.497 ns                 ;
; -1.066 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ExtImmE[23]              ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[23]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.394 ns                   ; 3.328 ns                 ;
; -1.051 ns                               ; armreduced:arm_cpu|EXMEM_Register:comb_40|RegWriteM               ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[11]                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.131 ns                   ; 3.080 ns                 ;
; -1.024 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ExtImmE[2]               ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[2]                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.437 ns                   ; 3.413 ns                 ;
; -1.015 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|MemtoRegW       ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[13]                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.149 ns                   ; 3.134 ns                 ;
; -0.995 ns                               ; armreduced:arm_cpu|EXMEM_Register:comb_40|ALUResultM[8]           ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[8]                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.185 ns                   ; 3.190 ns                 ;
; -0.989 ns                               ; armreduced:arm_cpu|EXMEM_Register:comb_40|ALUResultM[17]          ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[17]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.427 ns                   ; 3.438 ns                 ;
; -0.986 ns                               ; armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[21] ; armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUOp[0]              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.480 ns                   ; 3.494 ns                 ;
; -0.969 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|MemtoRegW       ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[3]                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.147 ns                   ; 3.178 ns                 ;
; -0.967 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|MemtoRegW       ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[30]                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.128 ns                   ; 3.161 ns                 ;
; -0.961 ns                               ; armreduced:arm_cpu|EXMEM_Register:comb_40|ALUResultM[21]          ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[21]                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.144 ns                   ; 3.183 ns                 ;
; -0.954 ns                               ; armreduced:arm_cpu|EXMEM_Register:comb_40|ALUResultM[12]          ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[12]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.407 ns                   ; 3.453 ns                 ;
; -0.937 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|LoadW           ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[12]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.397 ns                   ; 3.460 ns                 ;
; -0.930 ns                               ; armreduced:arm_cpu|EXMEM_Register:comb_40|ALUResultM[2]           ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[2]                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.148 ns                   ; 3.218 ns                 ;
; -0.927 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[2]    ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[2]                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.176 ns                   ; 3.249 ns                 ;
; -0.925 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ExtImmE[19]              ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[19]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.396 ns                   ; 3.471 ns                 ;
; -0.918 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ALUSrcE                  ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[12]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.395 ns                   ; 3.477 ns                 ;
; -0.910 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ALUOutW[7]      ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[7]                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.167 ns                   ; 3.257 ns                 ;
; -0.909 ns                               ; armreduced:arm_cpu|EXMEM_Register:comb_40|ALUResultM[18]          ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[18]                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.142 ns                   ; 3.233 ns                 ;
; -0.888 ns                               ; armreduced:arm_cpu|EXMEM_Register:comb_40|ALUResultM[27]          ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[27]                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.144 ns                   ; 3.256 ns                 ;
; -0.870 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ALUOutW[27]     ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[27]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.418 ns                   ; 3.548 ns                 ;
; -0.865 ns                               ; armreduced:arm_cpu|EXMEM_Register:comb_40|ALUResultM[30]          ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[30]                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.134 ns                   ; 3.269 ns                 ;
; -0.839 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|MemtoRegW       ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[21]                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.143 ns                   ; 3.304 ns                 ;
; -0.834 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ExtImmE[16]              ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[16]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.413 ns                   ; 3.579 ns                 ;
; -0.812 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|LoadW           ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[10]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.399 ns                   ; 3.587 ns                 ;
; -0.799 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]                ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[23]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.393 ns                   ; 3.594 ns                 ;
; -0.795 ns                               ; armreduced:arm_cpu|EXMEM_Register:comb_40|WriteAddrM[3]           ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[11]                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.131 ns                   ; 3.336 ns                 ;
; -0.793 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ALUSrcE                  ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[10]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.397 ns                   ; 3.604 ns                 ;
; -0.789 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ExtImmE[11]              ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[11]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.382 ns                   ; 3.593 ns                 ;
; -0.786 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ALUOutW[3]      ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[3]                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.433 ns                   ; 3.647 ns                 ;
; -0.774 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ALUOutW[4]      ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[4]                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.578 ns                   ; 3.804 ns                 ;
; -0.772 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|LoadW           ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[13]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.422 ns                   ; 3.650 ns                 ;
; -0.768 ns                               ; armreduced:arm_cpu|EXMEM_Register:comb_40|ALUResultM[31]          ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[31]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.436 ns                   ; 3.668 ns                 ;
; -0.765 ns                               ; armreduced:arm_cpu|EXMEM_Register:comb_40|ALUResultM[26]          ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[29]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.422 ns                   ; 3.657 ns                 ;
; -0.762 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|MemtoRegW       ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[12]                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.126 ns                   ; 3.364 ns                 ;
; -0.761 ns                               ; armreduced:arm_cpu|EXMEM_Register:comb_40|ALUResultM[6]           ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[6]                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.170 ns                   ; 3.409 ns                 ;
; -0.756 ns                               ; armreduced:arm_cpu|EXMEM_Register:comb_40|ALUResultM[8]           ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[9]                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.425 ns                   ; 3.669 ns                 ;
; -0.753 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ALUSrcE                  ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[13]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.420 ns                   ; 3.667 ns                 ;
; -0.750 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ExtImmE[6]               ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[6]                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.422 ns                   ; 3.672 ns                 ;
; -0.743 ns                               ; armreduced:arm_cpu|EXMEM_Register:comb_40|ALUResultM[15]          ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[15]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.383 ns                   ; 3.640 ns                 ;
; -0.726 ns                               ; armreduced:arm_cpu|EXMEM_Register:comb_40|ALUResultM[12]          ; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[10]                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.193 ns                   ; 3.467 ns                 ;
; -0.724 ns                               ; armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[1]                ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[31]                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.430 ns                   ; 3.706 ns                 ;
; -0.723 ns                               ; armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ALUOutW[9]      ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[9]                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.415 ns                   ; 3.692 ns                 ;
; -0.722 ns                               ; armreduced:arm_cpu|EXMEM_Register:comb_40|ALUResultM[2]           ; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[2]                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 4.407 ns                   ; 3.685 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)               ;                                                                            ;                                                  ;                                                  ;                            ;                            ;                          ;
+-----------------------------------------+-------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+------------+----------+-----------------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From     ; To                                      ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------+-----------------------------------------+----------+
; N/A                                     ; None                                                ; 8.649 ns   ; UART_RXD ; miniUART:UART|RxUnit:RxDev|SampleCnt[0] ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.649 ns   ; UART_RXD ; miniUART:UART|RxUnit:RxDev|SampleCnt[2] ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.575 ns   ; UART_RXD ; miniUART:UART|RxUnit:RxDev|SampleCnt[3] ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.574 ns   ; UART_RXD ; miniUART:UART|RxUnit:RxDev|SampleCnt[1] ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.253 ns   ; UART_RXD ; miniUART:UART|RxUnit:RxDev|tmpRxD       ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.081 ns   ; KEY[0]   ; reset_ff                                ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.962 ns   ; UART_RXD ; miniUART:UART|RxUnit:RxDev|Start        ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.875 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.874 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.846 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.844 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.844 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.844 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.843 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.841 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.841 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.841 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.838 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.835 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.835 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.833 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.832 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.832 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.832 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.832 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.832 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.832 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.831 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.830 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.830 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.829 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.825 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.825 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.822 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.819 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.818 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.816 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.794 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.791 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.790 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.790 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.790 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.790 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.790 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.788 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.787 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.787 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.786 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.786 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.784 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.771 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.760 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.760 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.759 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.759 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.758 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.758 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.758 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.755 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.755 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.753 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.753 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.752 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.751 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.751 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.750 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.750 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.750 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.749 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.749 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.749 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.749 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.748 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.748 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.748 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.748 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.747 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.747 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.747 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.742 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.733 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.731 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.731 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.730 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.730 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.728 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.728 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.728 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.724 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.597 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.596 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.596 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.596 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.595 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.594 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.541 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.541 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.475 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.474 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.473 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.473 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.472 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.471 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.470 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.469 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.465 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.463 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.461 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.459 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.457 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.456 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.455 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.387 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.387 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.386 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.383 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.382 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.255 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.255 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.255 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.250 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.248 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.248 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.247 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.053 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.050 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.050 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.044 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S14   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.043 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S11   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.043 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S9    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.041 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S0    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.038 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S7    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.038 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S5    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.037 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S3    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.036 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S12   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.033 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S1    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.851 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S8    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.851 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S2    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.850 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S13   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.850 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S10   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.850 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S6    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.850 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S4    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.833 ns   ; SW[12]   ; GPIO:uGPIO|key_detect:sw12|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.831 ns   ; SW[12]   ; GPIO:uGPIO|key_detect:sw12|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.831 ns   ; SW[12]   ; GPIO:uGPIO|key_detect:sw12|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.829 ns   ; SW[12]   ; GPIO:uGPIO|key_detect:sw12|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.829 ns   ; SW[12]   ; GPIO:uGPIO|key_detect:sw12|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.822 ns   ; SW[12]   ; GPIO:uGPIO|key_detect:sw12|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.822 ns   ; SW[12]   ; GPIO:uGPIO|key_detect:sw12|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.819 ns   ; SW[12]   ; GPIO:uGPIO|key_detect:sw12|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.814 ns   ; SW[12]   ; GPIO:uGPIO|key_detect:sw12|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.814 ns   ; SW[12]   ; GPIO:uGPIO|key_detect:sw12|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.807 ns   ; SW[12]   ; GPIO:uGPIO|key_detect:sw12|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.806 ns   ; SW[12]   ; GPIO:uGPIO|key_detect:sw12|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.806 ns   ; SW[12]   ; GPIO:uGPIO|key_detect:sw12|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.793 ns   ; SW[12]   ; GPIO:uGPIO|key_detect:sw12|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.789 ns   ; SW[12]   ; GPIO:uGPIO|key_detect:sw12|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.700 ns   ; SW[6]    ; GPIO:uGPIO|key_detect:sw6|c_state.S7    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.699 ns   ; SW[6]    ; GPIO:uGPIO|key_detect:sw6|c_state.S5    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.654 ns   ; SW[11]   ; GPIO:uGPIO|key_detect:sw11|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.653 ns   ; SW[11]   ; GPIO:uGPIO|key_detect:sw11|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.652 ns   ; SW[11]   ; GPIO:uGPIO|key_detect:sw11|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.651 ns   ; SW[11]   ; GPIO:uGPIO|key_detect:sw11|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.650 ns   ; SW[11]   ; GPIO:uGPIO|key_detect:sw11|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.650 ns   ; SW[11]   ; GPIO:uGPIO|key_detect:sw11|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.648 ns   ; SW[11]   ; GPIO:uGPIO|key_detect:sw11|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.645 ns   ; SW[11]   ; GPIO:uGPIO|key_detect:sw11|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.643 ns   ; SW[11]   ; GPIO:uGPIO|key_detect:sw11|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.641 ns   ; SW[11]   ; GPIO:uGPIO|key_detect:sw11|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.639 ns   ; SW[11]   ; GPIO:uGPIO|key_detect:sw11|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.637 ns   ; SW[11]   ; GPIO:uGPIO|key_detect:sw11|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.635 ns   ; SW[11]   ; GPIO:uGPIO|key_detect:sw11|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.633 ns   ; SW[11]   ; GPIO:uGPIO|key_detect:sw11|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.631 ns   ; SW[11]   ; GPIO:uGPIO|key_detect:sw11|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.590 ns   ; SW[2]    ; GPIO:uGPIO|key_detect:sw2|c_state.S14   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.589 ns   ; SW[2]    ; GPIO:uGPIO|key_detect:sw2|c_state.S13   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.589 ns   ; SW[2]    ; GPIO:uGPIO|key_detect:sw2|c_state.S12   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.588 ns   ; SW[2]    ; GPIO:uGPIO|key_detect:sw2|c_state.S6    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.588 ns   ; SW[2]    ; GPIO:uGPIO|key_detect:sw2|c_state.S3    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.587 ns   ; SW[2]    ; GPIO:uGPIO|key_detect:sw2|c_state.S1    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.587 ns   ; SW[2]    ; GPIO:uGPIO|key_detect:sw2|c_state.S0    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.586 ns   ; SW[2]    ; GPIO:uGPIO|key_detect:sw2|c_state.S7    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.582 ns   ; SW[2]    ; GPIO:uGPIO|key_detect:sw2|c_state.S10   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.581 ns   ; SW[2]    ; GPIO:uGPIO|key_detect:sw2|c_state.S9    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.581 ns   ; SW[2]    ; GPIO:uGPIO|key_detect:sw2|c_state.S4    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.580 ns   ; SW[2]    ; GPIO:uGPIO|key_detect:sw2|c_state.S11   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.580 ns   ; SW[2]    ; GPIO:uGPIO|key_detect:sw2|c_state.S8    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.579 ns   ; SW[2]    ; GPIO:uGPIO|key_detect:sw2|c_state.S2    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.578 ns   ; SW[2]    ; GPIO:uGPIO|key_detect:sw2|c_state.S5    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.559 ns   ; SW[6]    ; GPIO:uGPIO|key_detect:sw6|c_state.S10   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.558 ns   ; SW[6]    ; GPIO:uGPIO|key_detect:sw6|c_state.S4    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.558 ns   ; SW[6]    ; GPIO:uGPIO|key_detect:sw6|c_state.S1    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.557 ns   ; SW[6]    ; GPIO:uGPIO|key_detect:sw6|c_state.S6    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.557 ns   ; SW[6]    ; GPIO:uGPIO|key_detect:sw6|c_state.S3    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.556 ns   ; SW[6]    ; GPIO:uGPIO|key_detect:sw6|c_state.S13   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.555 ns   ; SW[6]    ; GPIO:uGPIO|key_detect:sw6|c_state.S12   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.552 ns   ; SW[1]    ; GPIO:uGPIO|key_detect:sw1|c_state.S6    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.551 ns   ; SW[6]    ; GPIO:uGPIO|key_detect:sw6|c_state.S2    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.551 ns   ; SW[1]    ; GPIO:uGPIO|key_detect:sw1|c_state.S12   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.551 ns   ; SW[1]    ; GPIO:uGPIO|key_detect:sw1|c_state.S5    ; CLOCK_27 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;          ;                                         ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+----------+-----------------------------------------+----------+


+--------------------------------------------------------------------------------------------+
; tco                                                                                        ;
+-------+--------------+------------+--------------------------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From                           ; To       ; From Clock ;
+-------+--------------+------------+--------------------------------+----------+------------+
; N/A   ; None         ; 7.858 ns   ; GPIO:uGPIO|LEDG_R[2]           ; LEDG[2]  ; CLOCK_27   ;
; N/A   ; None         ; 7.498 ns   ; GPIO:uGPIO|LEDR_R[2]           ; LEDR[2]  ; CLOCK_27   ;
; N/A   ; None         ; 7.206 ns   ; GPIO:uGPIO|LEDR_R[1]           ; LEDR[1]  ; CLOCK_27   ;
; N/A   ; None         ; 6.993 ns   ; GPIO:uGPIO|LEDR_R[6]           ; LEDR[6]  ; CLOCK_27   ;
; N/A   ; None         ; 6.903 ns   ; GPIO:uGPIO|LEDG_R[5]           ; LEDG[5]  ; CLOCK_27   ;
; N/A   ; None         ; 6.817 ns   ; GPIO:uGPIO|LEDG_R[4]           ; LEDG[4]  ; CLOCK_27   ;
; N/A   ; None         ; 6.805 ns   ; GPIO:uGPIO|LEDG_R[7]           ; LEDG[7]  ; CLOCK_27   ;
; N/A   ; None         ; 6.774 ns   ; GPIO:uGPIO|LEDG_R[1]           ; LEDG[1]  ; CLOCK_27   ;
; N/A   ; None         ; 6.749 ns   ; GPIO:uGPIO|LEDR_R[4]           ; LEDR[4]  ; CLOCK_27   ;
; N/A   ; None         ; 6.600 ns   ; GPIO:uGPIO|HEX4_R[6]           ; HEX4[6]  ; CLOCK_27   ;
; N/A   ; None         ; 6.590 ns   ; GPIO:uGPIO|LEDR_R[5]           ; LEDR[5]  ; CLOCK_27   ;
; N/A   ; None         ; 6.257 ns   ; GPIO:uGPIO|HEX6_R[4]           ; HEX6[4]  ; CLOCK_27   ;
; N/A   ; None         ; 6.186 ns   ; GPIO:uGPIO|HEX7_R[2]           ; HEX7[2]  ; CLOCK_27   ;
; N/A   ; None         ; 6.130 ns   ; GPIO:uGPIO|LEDG_R[0]           ; LEDG[0]  ; CLOCK_27   ;
; N/A   ; None         ; 6.122 ns   ; GPIO:uGPIO|LEDR_R[0]           ; LEDR[0]  ; CLOCK_27   ;
; N/A   ; None         ; 6.071 ns   ; GPIO:uGPIO|HEX6_R[5]           ; HEX6[5]  ; CLOCK_27   ;
; N/A   ; None         ; 6.038 ns   ; GPIO:uGPIO|HEX7_R[3]           ; HEX7[3]  ; CLOCK_27   ;
; N/A   ; None         ; 5.993 ns   ; GPIO:uGPIO|LEDR_R[3]           ; LEDR[3]  ; CLOCK_27   ;
; N/A   ; None         ; 5.968 ns   ; GPIO:uGPIO|LEDG_R[6]           ; LEDG[6]  ; CLOCK_27   ;
; N/A   ; None         ; 5.911 ns   ; GPIO:uGPIO|HEX7_R[0]           ; HEX7[0]  ; CLOCK_27   ;
; N/A   ; None         ; 5.791 ns   ; GPIO:uGPIO|HEX7_R[4]           ; HEX7[4]  ; CLOCK_27   ;
; N/A   ; None         ; 5.731 ns   ; GPIO:uGPIO|HEX4_R[3]           ; HEX4[3]  ; CLOCK_27   ;
; N/A   ; None         ; 5.686 ns   ; miniUART:UART|TxUnit:TxDev|TxD ; UART_TXD ; CLOCK_27   ;
; N/A   ; None         ; 5.570 ns   ; GPIO:uGPIO|HEX6_R[6]           ; HEX6[6]  ; CLOCK_27   ;
; N/A   ; None         ; 5.559 ns   ; GPIO:uGPIO|LEDR_R[17]          ; LEDR[17] ; CLOCK_27   ;
; N/A   ; None         ; 5.556 ns   ; GPIO:uGPIO|LEDR_R[7]           ; LEDR[7]  ; CLOCK_27   ;
; N/A   ; None         ; 5.550 ns   ; GPIO:uGPIO|LEDR_R[14]          ; LEDR[14] ; CLOCK_27   ;
; N/A   ; None         ; 5.521 ns   ; GPIO:uGPIO|HEX5_R[3]           ; HEX5[3]  ; CLOCK_27   ;
; N/A   ; None         ; 5.501 ns   ; GPIO:uGPIO|HEX4_R[4]           ; HEX4[4]  ; CLOCK_27   ;
; N/A   ; None         ; 5.501 ns   ; GPIO:uGPIO|HEX5_R[4]           ; HEX5[4]  ; CLOCK_27   ;
; N/A   ; None         ; 5.495 ns   ; GPIO:uGPIO|LEDG_R[3]           ; LEDG[3]  ; CLOCK_27   ;
; N/A   ; None         ; 5.495 ns   ; GPIO:uGPIO|HEX5_R[5]           ; HEX5[5]  ; CLOCK_27   ;
; N/A   ; None         ; 5.484 ns   ; GPIO:uGPIO|HEX7_R[5]           ; HEX7[5]  ; CLOCK_27   ;
; N/A   ; None         ; 5.482 ns   ; GPIO:uGPIO|HEX0_R[0]           ; HEX0[0]  ; CLOCK_27   ;
; N/A   ; None         ; 5.481 ns   ; GPIO:uGPIO|LEDR_R[16]          ; LEDR[16] ; CLOCK_27   ;
; N/A   ; None         ; 5.436 ns   ; GPIO:uGPIO|HEX6_R[3]           ; HEX6[3]  ; CLOCK_27   ;
; N/A   ; None         ; 5.385 ns   ; GPIO:uGPIO|LEDR_R[9]           ; LEDR[9]  ; CLOCK_27   ;
; N/A   ; None         ; 5.365 ns   ; GPIO:uGPIO|LEDR_R[8]           ; LEDR[8]  ; CLOCK_27   ;
; N/A   ; None         ; 5.286 ns   ; GPIO:uGPIO|HEX5_R[1]           ; HEX5[1]  ; CLOCK_27   ;
; N/A   ; None         ; 5.285 ns   ; GPIO:uGPIO|LEDR_R[13]          ; LEDR[13] ; CLOCK_27   ;
; N/A   ; None         ; 5.275 ns   ; GPIO:uGPIO|HEX0_R[6]           ; HEX0[6]  ; CLOCK_27   ;
; N/A   ; None         ; 5.268 ns   ; GPIO:uGPIO|HEX5_R[2]           ; HEX5[2]  ; CLOCK_27   ;
; N/A   ; None         ; 5.249 ns   ; GPIO:uGPIO|HEX7_R[6]           ; HEX7[6]  ; CLOCK_27   ;
; N/A   ; None         ; 5.244 ns   ; GPIO:uGPIO|HEX7_R[1]           ; HEX7[1]  ; CLOCK_27   ;
; N/A   ; None         ; 5.215 ns   ; GPIO:uGPIO|LEDR_R[12]          ; LEDR[12] ; CLOCK_27   ;
; N/A   ; None         ; 5.205 ns   ; GPIO:uGPIO|HEX0_R[4]           ; HEX0[4]  ; CLOCK_27   ;
; N/A   ; None         ; 5.198 ns   ; GPIO:uGPIO|HEX4_R[2]           ; HEX4[2]  ; CLOCK_27   ;
; N/A   ; None         ; 5.191 ns   ; GPIO:uGPIO|HEX0_R[3]           ; HEX0[3]  ; CLOCK_27   ;
; N/A   ; None         ; 5.185 ns   ; GPIO:uGPIO|HEX0_R[2]           ; HEX0[2]  ; CLOCK_27   ;
; N/A   ; None         ; 5.176 ns   ; GPIO:uGPIO|LEDR_R[11]          ; LEDR[11] ; CLOCK_27   ;
; N/A   ; None         ; 5.159 ns   ; GPIO:uGPIO|LEDG_R[8]           ; LEDG[8]  ; CLOCK_27   ;
; N/A   ; None         ; 5.155 ns   ; GPIO:uGPIO|HEX0_R[5]           ; HEX0[5]  ; CLOCK_27   ;
; N/A   ; None         ; 5.154 ns   ; GPIO:uGPIO|LEDR_R[10]          ; LEDR[10] ; CLOCK_27   ;
; N/A   ; None         ; 5.100 ns   ; GPIO:uGPIO|HEX4_R[0]           ; HEX4[0]  ; CLOCK_27   ;
; N/A   ; None         ; 5.034 ns   ; GPIO:uGPIO|HEX0_R[1]           ; HEX0[1]  ; CLOCK_27   ;
; N/A   ; None         ; 5.010 ns   ; GPIO:uGPIO|LEDR_R[15]          ; LEDR[15] ; CLOCK_27   ;
; N/A   ; None         ; 5.008 ns   ; GPIO:uGPIO|HEX6_R[1]           ; HEX6[1]  ; CLOCK_27   ;
; N/A   ; None         ; 4.996 ns   ; GPIO:uGPIO|HEX4_R[1]           ; HEX4[1]  ; CLOCK_27   ;
; N/A   ; None         ; 4.985 ns   ; GPIO:uGPIO|HEX5_R[0]           ; HEX5[0]  ; CLOCK_27   ;
; N/A   ; None         ; 4.893 ns   ; GPIO:uGPIO|HEX5_R[6]           ; HEX5[6]  ; CLOCK_27   ;
; N/A   ; None         ; 4.857 ns   ; GPIO:uGPIO|HEX4_R[5]           ; HEX4[5]  ; CLOCK_27   ;
; N/A   ; None         ; 4.791 ns   ; GPIO:uGPIO|HEX6_R[0]           ; HEX6[0]  ; CLOCK_27   ;
; N/A   ; None         ; 4.786 ns   ; GPIO:uGPIO|HEX6_R[2]           ; HEX6[2]  ; CLOCK_27   ;
; N/A   ; None         ; 4.123 ns   ; GPIO:uGPIO|HEX3_R[1]           ; HEX3[1]  ; CLOCK_27   ;
; N/A   ; None         ; 4.107 ns   ; GPIO:uGPIO|HEX1_R[1]           ; HEX1[1]  ; CLOCK_27   ;
; N/A   ; None         ; 4.096 ns   ; GPIO:uGPIO|HEX1_R[0]           ; HEX1[0]  ; CLOCK_27   ;
; N/A   ; None         ; 3.960 ns   ; GPIO:uGPIO|HEX2_R[3]           ; HEX2[3]  ; CLOCK_27   ;
; N/A   ; None         ; 3.938 ns   ; GPIO:uGPIO|HEX3_R[2]           ; HEX3[2]  ; CLOCK_27   ;
; N/A   ; None         ; 3.919 ns   ; GPIO:uGPIO|HEX1_R[2]           ; HEX1[2]  ; CLOCK_27   ;
; N/A   ; None         ; 3.918 ns   ; GPIO:uGPIO|HEX1_R[3]           ; HEX1[3]  ; CLOCK_27   ;
; N/A   ; None         ; 3.904 ns   ; GPIO:uGPIO|HEX2_R[0]           ; HEX2[0]  ; CLOCK_27   ;
; N/A   ; None         ; 3.900 ns   ; GPIO:uGPIO|HEX2_R[2]           ; HEX2[2]  ; CLOCK_27   ;
; N/A   ; None         ; 3.896 ns   ; GPIO:uGPIO|HEX3_R[3]           ; HEX3[3]  ; CLOCK_27   ;
; N/A   ; None         ; 3.895 ns   ; GPIO:uGPIO|HEX1_R[4]           ; HEX1[4]  ; CLOCK_27   ;
; N/A   ; None         ; 3.888 ns   ; GPIO:uGPIO|HEX3_R[6]           ; HEX3[6]  ; CLOCK_27   ;
; N/A   ; None         ; 3.872 ns   ; GPIO:uGPIO|HEX3_R[5]           ; HEX3[5]  ; CLOCK_27   ;
; N/A   ; None         ; 3.797 ns   ; GPIO:uGPIO|HEX2_R[1]           ; HEX2[1]  ; CLOCK_27   ;
; N/A   ; None         ; 3.790 ns   ; GPIO:uGPIO|HEX3_R[4]           ; HEX3[4]  ; CLOCK_27   ;
; N/A   ; None         ; 3.670 ns   ; GPIO:uGPIO|HEX2_R[5]           ; HEX2[5]  ; CLOCK_27   ;
; N/A   ; None         ; 3.669 ns   ; GPIO:uGPIO|HEX1_R[6]           ; HEX1[6]  ; CLOCK_27   ;
; N/A   ; None         ; 3.650 ns   ; GPIO:uGPIO|HEX3_R[0]           ; HEX3[0]  ; CLOCK_27   ;
; N/A   ; None         ; 3.649 ns   ; GPIO:uGPIO|HEX1_R[5]           ; HEX1[5]  ; CLOCK_27   ;
; N/A   ; None         ; 3.647 ns   ; GPIO:uGPIO|HEX2_R[6]           ; HEX2[6]  ; CLOCK_27   ;
; N/A   ; None         ; 3.614 ns   ; GPIO:uGPIO|HEX2_R[4]           ; HEX2[4]  ; CLOCK_27   ;
+-------+--------------+------------+--------------------------------+----------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------+----------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From   ; To                                     ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------+----------------------------------------+----------+
; N/A                                     ; None                                                ; -1.942 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -1.942 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -1.943 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -1.944 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -1.946 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -1.948 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -1.948 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -1.952 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -1.964 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.066 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.071 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.072 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.072 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.074 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.078 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.080 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.084 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.085 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.085 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.086 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.087 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.088 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.089 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.176 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S4  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.180 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.180 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S14 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.181 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.184 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.184 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.187 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.191 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S7  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.193 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S2  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.195 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.195 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.195 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S13 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.195 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S6  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.197 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.197 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.198 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.202 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S10 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.202 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S5  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.204 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.205 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.206 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S3  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.206 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S1  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.207 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.207 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.207 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.207 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.208 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.208 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.209 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.209 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.209 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.210 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.210 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S12 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.212 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.213 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.214 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.215 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.215 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.217 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.217 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.217 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.217 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.217 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S0  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.218 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.219 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.219 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.219 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S9  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.220 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.220 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.220 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.221 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.221 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S11 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.221 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S8  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.223 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.226 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.235 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.236 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.237 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.242 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.242 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.243 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.244 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.245 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.245 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.249 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.251 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.251 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.254 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.255 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.255 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.256 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.256 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.257 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.257 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.258 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.259 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.259 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.265 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.266 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.281 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.282 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.284 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.302 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.303 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.304 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.306 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.308 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.310 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.312 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.315 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.317 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.318 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.318 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.318 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.318 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.318 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.319 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.319 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.320 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.321 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.321 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.321 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.322 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.325 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.326 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.327 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.327 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.328 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.328 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.329 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.348 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.349 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.350 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.350 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.351 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.351 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.352 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.356 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.357 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.357 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.358 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.358 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.359 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.359 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.360 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.401 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S6  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.403 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S13 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.405 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S12 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.407 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S7  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.409 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S14 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.411 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S9  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.413 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S8  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.415 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S0  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.418 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S3  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.420 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S2  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.420 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S1  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.421 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S11 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.422 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S4  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.423 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S5  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.424 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S10 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.469 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.470 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.559 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S14 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.563 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S2  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.576 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S11 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.576 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S8  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.577 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S10 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.584 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S9  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.584 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S4  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.589 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S7  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.592 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S1  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.592 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S0  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.599 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S12 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.599 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S3  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.601 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S6  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.601 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S5  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.603 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S13 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.620 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.620 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.620 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.620 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.621 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.621 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.803 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.806 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.807 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.808 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.808 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.811 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.813 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.813 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.814 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -5.820 ns ; KEY[1] ; GPIO:uGPIO|key_detect:key1|c_state.S5  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -5.820 ns ; KEY[1] ; GPIO:uGPIO|key_detect:key1|c_state.S4  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -5.823 ns ; KEY[1] ; GPIO:uGPIO|key_detect:key1|c_state.S10 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -6.017 ns ; KEY[1] ; GPIO:uGPIO|key_detect:key1|c_state.S2  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -6.018 ns ; KEY[1] ; GPIO:uGPIO|key_detect:key1|c_state.S11 ; CLOCK_27 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;        ;                                        ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------+----------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Dec 05 15:25:00 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ARM_System -c ARM_System --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[13]" is a latch
    Warning: Node "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[12]" is a latch
    Warning: Node "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[30]" is a latch
    Warning: Node "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[31]" is a latch
    Warning: Node "armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|MemWrite" is a latch
    Warning: Node "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[27]" is a latch
    Warning: Node "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[29]" is a latch
    Warning: Node "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[28]" is a latch
    Warning: Node "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[26]" is a latch
    Warning: Node "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[23]" is a latch
    Warning: Node "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[24]" is a latch
    Warning: Node "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[25]" is a latch
    Warning: Node "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[22]" is a latch
    Warning: Node "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[14]" is a latch
    Warning: Node "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[15]" is a latch
    Warning: Node "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[16]" is a latch
    Warning: Node "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[17]" is a latch
    Warning: Node "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[21]" is a latch
    Warning: Node "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[18]" is a latch
    Warning: Node "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[20]" is a latch
    Warning: Node "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[19]" is a latch
    Warning: Node "armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[0]" is a latch
    Warning: Node "armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|condEx" is a latch
    Warning: Node "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|Store" is a latch
    Warning: Node "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[3]" is a latch
    Warning: Node "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[2]" is a latch
    Warning: Node "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUOp[0]" is a latch
    Warning: Node "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|Load" is a latch
    Warning: Node "armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|RegWrite" is a latch
    Warning: Node "armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[1]" is a latch
    Warning: Node "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUOp[3]" is a latch
    Warning: Node "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUOp[2]" is a latch
    Warning: Node "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUOp[1]" is a latch
    Warning: Node "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ImmSrc[1]" is a latch
    Warning: Node "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUSrc" is a latch
    Warning: Node "armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|PCSrc" is a latch
    Warning: Node "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUFlags[2]" is a latch
    Warning: Node "armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[2]" is a latch
    Warning: Node "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ImmSrc[0]" is a latch
    Warning: Node "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[11]" is a latch
    Warning: Node "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[0]" is a latch
    Warning: Node "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[10]" is a latch
    Warning: Node "armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[20]" is a latch
    Warning: Node "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[4]" is a latch
    Warning: Node "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[5]" is a latch
    Warning: Node "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[6]" is a latch
    Warning: Node "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[7]" is a latch
    Warning: Node "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[8]" is a latch
    Warning: Node "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[9]" is a latch
    Warning: Node "armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[21]" is a latch
    Warning: Node "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|Svalue" is a latch
    Warning: Node "armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[26]" is a latch
    Warning: Node "armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[27]" is a latch
    Warning: Node "armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[3]" is a latch
    Warning: Node "armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[14]" is a latch
    Warning: Node "armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[15]" is a latch
    Warning: Node "armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[12]" is a latch
    Warning: Node "armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[13]" is a latch
    Warning: Node "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[1]" is a latch
    Warning: Node "armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[30]" is a latch
    Warning: Node "armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[31]" is a latch
    Warning: Node "armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[28]" is a latch
    Warning: Node "armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[29]" is a latch
    Warning: Node "armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[16]" is a latch
    Warning: Node "armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[17]" is a latch
    Warning: Node "armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[18]" is a latch
    Warning: Node "armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[19]" is a latch
    Warning: Node "armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[4]" is a latch
    Warning: Node "armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[6]" is a latch
    Warning: Node "armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[7]" is a latch
    Warning: Node "armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[10]" is a latch
    Warning: Node "armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[11]" is a latch
    Warning: Node "armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[24]" is a latch
    Warning: Node "armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[25]" is a latch
    Warning: Node "armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[22]" is a latch
    Warning: Node "armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[23]" is a latch
    Warning: Node "armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[5]" is a latch
    Warning: Node "armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[8]" is a latch
    Warning: Node "armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[9]" is a latch
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "armreduced:arm_cpu|ALU32bit:_ALU32bit|Decoder0~0" as buffer
    Info: Detected ripple clock "armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[29]" as buffer
    Info: Detected ripple clock "armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[30]" as buffer
    Info: Detected ripple clock "armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[28]" as buffer
    Info: Detected ripple clock "armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[31]" as buffer
    Info: Detected ripple clock "armreduced:arm_cpu|IDEX_Register:comb_39|StoreE" as buffer
    Info: Detected ripple clock "armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[27]" as buffer
    Info: Detected gated clock "armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux5~0" as buffer
    Info: Detected gated clock "armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2~0" as buffer
    Info: Detected ripple clock "armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[26]" as buffer
    Info: Detected ripple clock "armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[1]" as buffer
    Info: Detected ripple clock "armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[2]" as buffer
    Info: Detected ripple clock "armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[3]" as buffer
    Info: Detected gated clock "armreduced:arm_cpu|ALU32bit:_ALU32bit|Mux32~0" as buffer
    Info: Detected ripple clock "armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 19.923 ns for clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" between source register "armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[10]" and destination memory "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg8"
    Info: + Largest register to memory requirement is 24.766 ns
        Info: + Setup relationship between source and destination is 25.000 ns
            Info: + Latch edge is 97.616 ns
                Info: Clock period of Destination clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" is 100.000 ns with  offset of -2.384 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 72.616 ns
                Info: Clock period of Source clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" is 100.000 ns with inverted offset of 72.616 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.051 ns
            Info: + Shortest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" to destination memory is 2.685 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1055; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.949 ns) + CELL(0.661 ns) = 2.685 ns; Loc. = M4K_X52_Y20; Fanout = 2; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg8'
                Info: Total cell delay = 0.661 ns ( 24.62 % )
                Info: Total interconnect delay = 2.024 ns ( 75.38 % )
            Info: - Longest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" to source register is 2.634 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 909; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.634 ns; Loc. = LCFF_X24_Y22_N17; Fanout = 19; REG Node = 'armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[10]'
                Info: Total cell delay = 0.537 ns ( 20.39 % )
                Info: Total interconnect delay = 2.097 ns ( 79.61 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is 0.035 ns
    Info: - Longest register to memory delay is 4.843 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y22_N17; Fanout = 19; REG Node = 'armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[10]'
        Info: 2: + IC(4.701 ns) + CELL(0.142 ns) = 4.843 ns; Loc. = M4K_X52_Y20; Fanout = 2; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg8'
        Info: Total cell delay = 0.142 ns ( 2.93 % )
        Info: Total interconnect delay = 4.701 ns ( 97.07 % )
Info: Slack time is 15.686 ns for clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" between source memory "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10" and destination register "armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[1]"
    Info: + Largest memory to register requirement is 24.726 ns
        Info: + Setup relationship between source and destination is 25.000 ns
            Info: + Latch edge is 72.616 ns
                Info: Clock period of Destination clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" is 100.000 ns with inverted offset of 72.616 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 47.616 ns
                Info: Clock period of Source clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" is 100.000 ns with inverted offset of 47.616 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.101 ns
            Info: + Shortest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" to destination register is 2.624 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 909; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.012 ns) + CELL(0.537 ns) = 2.624 ns; Loc. = LCFF_X31_Y25_N9; Fanout = 2; REG Node = 'armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[1]'
                Info: Total cell delay = 0.537 ns ( 20.46 % )
                Info: Total interconnect delay = 2.087 ns ( 79.54 % )
            Info: - Longest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" to source memory is 2.725 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1055; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.961 ns) + CELL(0.689 ns) = 2.725 ns; Loc. = M4K_X13_Y17; Fanout = 2; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10'
                Info: Total cell delay = 0.689 ns ( 25.28 % )
                Info: Total interconnect delay = 2.036 ns ( 74.72 % )
        Info: - Micro clock to output delay of source is 0.209 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest memory to register delay is 9.040 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y17; Fanout = 2; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10'
        Info: 2: + IC(0.000 ns) + CELL(2.991 ns) = 2.991 ns; Loc. = M4K_X13_Y17; Fanout = 1; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[1]'
        Info: 3: + IC(1.880 ns) + CELL(0.275 ns) = 5.146 ns; Loc. = LCCOMB_X33_Y18_N26; Fanout = 1; COMB Node = 'read_data[1]~16'
        Info: 4: + IC(0.254 ns) + CELL(0.420 ns) = 5.820 ns; Loc. = LCCOMB_X33_Y18_N4; Fanout = 1; COMB Node = 'read_data[1]~17'
        Info: 5: + IC(0.247 ns) + CELL(0.416 ns) = 6.483 ns; Loc. = LCCOMB_X33_Y18_N6; Fanout = 1; COMB Node = 'read_data[1]~19'
        Info: 6: + IC(0.260 ns) + CELL(0.438 ns) = 7.181 ns; Loc. = LCCOMB_X33_Y18_N28; Fanout = 2; COMB Node = 'read_data[1]'
        Info: 7: + IC(1.362 ns) + CELL(0.413 ns) = 8.956 ns; Loc. = LCCOMB_X31_Y25_N8; Fanout = 1; COMB Node = 'armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW~11'
        Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 9.040 ns; Loc. = LCFF_X31_Y25_N9; Fanout = 2; REG Node = 'armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[1]'
        Info: Total cell delay = 5.037 ns ( 55.72 % )
        Info: Total interconnect delay = 4.003 ns ( 44.28 % )
Info: No valid register-to-register data paths exist for clock "CLOCK_27"
Info: Minimum slack time is 391 ps for clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" between source register "GPIO:uGPIO|SW_StatusR[5]" and destination register "GPIO:uGPIO|SW_StatusR[5]"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y17_N25; Fanout = 2; REG Node = 'GPIO:uGPIO|SW_StatusR[5]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X35_Y17_N24; Fanout = 1; COMB Node = 'GPIO:uGPIO|SW_StatusR~6'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X35_Y17_N25; Fanout = 2; REG Node = 'GPIO:uGPIO|SW_StatusR[5]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 47.616 ns
                Info: Clock period of Destination clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" is 100.000 ns with inverted offset of 47.616 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 47.616 ns
                Info: Clock period of Source clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" is 100.000 ns with inverted offset of 47.616 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" to destination register is 2.618 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1055; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.006 ns) + CELL(0.537 ns) = 2.618 ns; Loc. = LCFF_X35_Y17_N25; Fanout = 2; REG Node = 'GPIO:uGPIO|SW_StatusR[5]'
                Info: Total cell delay = 0.537 ns ( 20.51 % )
                Info: Total interconnect delay = 2.081 ns ( 79.49 % )
            Info: - Shortest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" to source register is 2.618 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1055; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.006 ns) + CELL(0.537 ns) = 2.618 ns; Loc. = LCFF_X35_Y17_N25; Fanout = 2; REG Node = 'GPIO:uGPIO|SW_StatusR[5]'
                Info: Total cell delay = 0.537 ns ( 20.51 % )
                Info: Total interconnect delay = 2.081 ns ( 79.49 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is -3.558 ns for clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" between source register "armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[27]" and destination register "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ImmSrc[1]"
    Info: + Shortest register to register delay is 0.786 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y18_N21; Fanout = 10; REG Node = 'armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[27]'
        Info: 2: + IC(0.348 ns) + CELL(0.438 ns) = 0.786 ns; Loc. = LCCOMB_X27_Y18_N16; Fanout = 78; REG Node = 'armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ImmSrc[1]'
        Info: Total cell delay = 0.438 ns ( 55.73 % )
        Info: Total interconnect delay = 0.348 ns ( 44.27 % )
    Info: - Smallest register to register requirement is 4.344 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 72.616 ns
                Info: Clock period of Destination clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" is 100.000 ns with inverted offset of 72.616 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 72.616 ns
                Info: Clock period of Source clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" is 100.000 ns with inverted offset of 72.616 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 4.594 ns
            Info: + Longest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" to destination register is 7.240 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 909; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.034 ns) + CELL(0.787 ns) = 2.896 ns; Loc. = LCFF_X27_Y18_N21; Fanout = 10; REG Node = 'armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[27]'
                Info: 4: + IC(0.852 ns) + CELL(0.150 ns) = 3.898 ns; Loc. = LCCOMB_X28_Y19_N0; Fanout = 1; COMB Node = 'armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2~0'
                Info: 5: + IC(1.803 ns) + CELL(0.000 ns) = 5.701 ns; Loc. = CLKCTRL_G2; Fanout = 13; COMB Node = 'armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2~0clkctrl'
                Info: 6: + IC(1.389 ns) + CELL(0.150 ns) = 7.240 ns; Loc. = LCCOMB_X27_Y18_N16; Fanout = 78; REG Node = 'armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ImmSrc[1]'
                Info: Total cell delay = 1.087 ns ( 15.01 % )
                Info: Total interconnect delay = 6.153 ns ( 84.99 % )
            Info: - Shortest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" to source register is 2.646 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 909; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.646 ns; Loc. = LCFF_X27_Y18_N21; Fanout = 10; REG Node = 'armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[27]'
                Info: Total cell delay = 0.537 ns ( 20.29 % )
                Info: Total interconnect delay = 2.109 ns ( 79.71 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.000 ns
Warning: Can't achieve minimum setup and hold requirement ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 along 363 path(s). See Report window for details.
Info: tsu for register "miniUART:UART|RxUnit:RxDev|SampleCnt[0]" (data pin = "UART_RXD", clock pin = "CLOCK_27") is 8.649 ns
    Info: + Longest pin to register delay is 8.915 ns
        Info: 1: + IC(0.000 ns) + CELL(0.882 ns) = 0.882 ns; Loc. = PIN_C25; Fanout = 3; PIN Node = 'UART_RXD'
        Info: 2: + IC(6.107 ns) + CELL(0.150 ns) = 7.139 ns; Loc. = LCCOMB_X33_Y15_N28; Fanout = 1; COMB Node = 'miniUART:UART|RxUnit:RxDev|SampleCnt[3]~0'
        Info: 3: + IC(0.758 ns) + CELL(0.245 ns) = 8.142 ns; Loc. = LCCOMB_X33_Y16_N8; Fanout = 4; COMB Node = 'miniUART:UART|RxUnit:RxDev|SampleCnt[3]~1'
        Info: 4: + IC(0.270 ns) + CELL(0.419 ns) = 8.831 ns; Loc. = LCCOMB_X33_Y16_N24; Fanout = 1; COMB Node = 'miniUART:UART|RxUnit:RxDev|SampleCnt[0]~4'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 8.915 ns; Loc. = LCFF_X33_Y16_N25; Fanout = 6; REG Node = 'miniUART:UART|RxUnit:RxDev|SampleCnt[0]'
        Info: Total cell delay = 1.780 ns ( 19.97 % )
        Info: Total interconnect delay = 7.135 ns ( 80.03 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Offset between input clock "CLOCK_27" and output clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" is -2.384 ns
    Info: - Shortest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" to destination register is 2.614 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1055; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.002 ns) + CELL(0.537 ns) = 2.614 ns; Loc. = LCFF_X33_Y16_N25; Fanout = 6; REG Node = 'miniUART:UART|RxUnit:RxDev|SampleCnt[0]'
        Info: Total cell delay = 0.537 ns ( 20.54 % )
        Info: Total interconnect delay = 2.077 ns ( 79.46 % )
Info: tco from clock "CLOCK_27" to destination pin "LEDG[2]" through register "GPIO:uGPIO|LEDG_R[2]" is 7.858 ns
    Info: + Offset between input clock "CLOCK_27" and output clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" is -2.384 ns
    Info: + Longest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" to source register is 2.645 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1055; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.033 ns) + CELL(0.537 ns) = 2.645 ns; Loc. = LCFF_X32_Y17_N21; Fanout = 1; REG Node = 'GPIO:uGPIO|LEDG_R[2]'
        Info: Total cell delay = 0.537 ns ( 20.30 % )
        Info: Total interconnect delay = 2.108 ns ( 79.70 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 7.347 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y17_N21; Fanout = 1; REG Node = 'GPIO:uGPIO|LEDG_R[2]'
        Info: 2: + IC(4.559 ns) + CELL(2.788 ns) = 7.347 ns; Loc. = PIN_W19; Fanout = 0; PIN Node = 'LEDG[2]'
        Info: Total cell delay = 2.788 ns ( 37.95 % )
        Info: Total interconnect delay = 4.559 ns ( 62.05 % )
Info: th for register "GPIO:uGPIO|key_detect:sw5|c_state.S13" (data pin = "SW[5]", clock pin = "CLOCK_27") is -1.942 ns
    Info: + Offset between input clock "CLOCK_27" and output clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" is -2.384 ns
    Info: + Longest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" to destination register is 2.636 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1055; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 2.636 ns; Loc. = LCFF_X32_Y14_N11; Fanout = 1; REG Node = 'GPIO:uGPIO|key_detect:sw5|c_state.S13'
        Info: Total cell delay = 0.537 ns ( 20.37 % )
        Info: Total interconnect delay = 2.099 ns ( 79.63 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.460 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AD13; Fanout = 15; PIN Node = 'SW[5]'
        Info: 2: + IC(1.237 ns) + CELL(0.150 ns) = 2.376 ns; Loc. = LCCOMB_X32_Y14_N10; Fanout = 1; COMB Node = 'GPIO:uGPIO|key_detect:sw5|c_state~23'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.460 ns; Loc. = LCFF_X32_Y14_N11; Fanout = 1; REG Node = 'GPIO:uGPIO|key_detect:sw5|c_state.S13'
        Info: Total cell delay = 1.223 ns ( 49.72 % )
        Info: Total interconnect delay = 1.237 ns ( 50.28 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 84 warnings
    Info: Peak virtual memory: 200 megabytes
    Info: Processing ended: Sat Dec 05 15:25:03 2020
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


