                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module SYS_TOP
SYS_TOP
##################### Define Working Library Directory ######################
define_design_lib work -path ./work
1
############################# Formality Setup File ##########################
set_svf $top_module.svf
1
################## Design Compiler Library Files #setup ######################
puts "###########################################"
###########################################
puts "#      #setting Design Libraries          #"
#      #setting Design Libraries          #
puts "###########################################"
###########################################
#Add the path of the libraries to the search_path variable
lappend search_path /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
######################## Reading RTL Files #################################
puts "###########################################"
###########################################
puts "#             Reading RTL Files           #"
#             Reading RTL Files           #
puts "###########################################"
###########################################
set file_format verilog
verilog
set fh [open system.lst r+]
file11
set rtl [read $fh]
/home/IC/test4/rtl/RST_SYN.v
/home/IC/test4/rtl/clock_divider.v
/home/IC/test4/rtl/SYS_CTRL.v
/home/IC/test4/rtl/MUX_prescale.v
/home/IC/test4/rtl/UART/TX/SERIALIZER.v
/home/IC/test4/rtl/UART/TX/MUX4x1.v
/home/IC/test4/rtl/mux2X1.v
/home/IC/test4/rtl/UART/TX/FSM_TX.v
/home/IC/test4/rtl/UART/TX/parity_calc.v
/home/IC/test4/rtl/UART/RX/strt_check_RX.v
/home/IC/test4/rtl/UART/RX/stop_check_RX.v
/home/IC/test4/rtl/UART/RX/RX_TOP.v
/home/IC/test4/rtl/UART/RX/FSM_RX.v
/home/IC/test4/rtl/UART/RX/parity_check_RX.v
/home/IC/test4/rtl/UART/RX/data_sampling_RX.v
/home/IC/test4/rtl/UART/RX/edge_bit_counter_RX.v
/home/IC/test4/rtl/UART/RX/deserializer_RX.v
/home/IC/test4/rtl/FIFO/FIFO_WR.v
/home/IC/test4/rtl/FIFO/FIFO_MEM_CNTRL.v
/home/IC/test4/rtl/FIFO/DF_SYNC.v
/home/IC/test4/rtl/FIFO/FIFO_RD.v
/home/IC/test4/rtl/Register_File.v
/home/IC/test4/rtl/ALU.v
/home/IC/test4/rtl/FIFO/ASYNC_FIFO.v
/home/IC/test4/rtl/UART/TX/TOP_TX.v
/home/IC/test4/rtl/CLK_gating.v
/home/IC/test4/rtl/DATA_SYNC.v
/home/IC/test4/rtl/PULSE_GEN.v 
/home/IC/test4/rtl/SYS_TOP.v

set designs ""
regsub -all "\n" $rtl " " designs
29
read_file -format $file_format $designs
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Loading verilog files: '/home/IC/test4/rtl/RST_SYN.v' '/home/IC/test4/rtl/clock_divider.v' '/home/IC/test4/rtl/SYS_CTRL.v' '/home/IC/test4/rtl/MUX_prescale.v' '/home/IC/test4/rtl/UART/TX/SERIALIZER.v' '/home/IC/test4/rtl/UART/TX/MUX4x1.v' '/home/IC/test4/rtl/mux2X1.v' '/home/IC/test4/rtl/UART/TX/FSM_TX.v' '/home/IC/test4/rtl/UART/TX/parity_calc.v' '/home/IC/test4/rtl/UART/RX/strt_check_RX.v' '/home/IC/test4/rtl/UART/RX/stop_check_RX.v' '/home/IC/test4/rtl/UART/RX/RX_TOP.v' '/home/IC/test4/rtl/UART/RX/FSM_RX.v' '/home/IC/test4/rtl/UART/RX/parity_check_RX.v' '/home/IC/test4/rtl/UART/RX/data_sampling_RX.v' '/home/IC/test4/rtl/UART/RX/edge_bit_counter_RX.v' '/home/IC/test4/rtl/UART/RX/deserializer_RX.v' '/home/IC/test4/rtl/FIFO/FIFO_WR.v' '/home/IC/test4/rtl/FIFO/FIFO_MEM_CNTRL.v' '/home/IC/test4/rtl/FIFO/DF_SYNC.v' '/home/IC/test4/rtl/FIFO/FIFO_RD.v' '/home/IC/test4/rtl/Register_File.v' '/home/IC/test4/rtl/ALU.v' '/home/IC/test4/rtl/FIFO/ASYNC_FIFO.v' '/home/IC/test4/rtl/UART/TX/TOP_TX.v' '/home/IC/test4/rtl/CLK_gating.v' '/home/IC/test4/rtl/DATA_SYNC.v' '/home/IC/test4/rtl/PULSE_GEN.v' '/home/IC/test4/rtl/SYS_TOP.v' 
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/test4/rtl/RST_SYN.v
Compiling source file /home/IC/test4/rtl/clock_divider.v
Compiling source file /home/IC/test4/rtl/SYS_CTRL.v
Compiling source file /home/IC/test4/rtl/MUX_prescale.v
Compiling source file /home/IC/test4/rtl/UART/TX/SERIALIZER.v
Compiling source file /home/IC/test4/rtl/UART/TX/MUX4x1.v
Compiling source file /home/IC/test4/rtl/mux2X1.v
Compiling source file /home/IC/test4/rtl/UART/TX/FSM_TX.v
Compiling source file /home/IC/test4/rtl/UART/TX/parity_calc.v
Compiling source file /home/IC/test4/rtl/UART/RX/strt_check_RX.v
Compiling source file /home/IC/test4/rtl/UART/RX/stop_check_RX.v
Compiling source file /home/IC/test4/rtl/UART/RX/RX_TOP.v
Compiling source file /home/IC/test4/rtl/UART/RX/FSM_RX.v
Compiling source file /home/IC/test4/rtl/UART/RX/parity_check_RX.v
Compiling source file /home/IC/test4/rtl/UART/RX/data_sampling_RX.v
Compiling source file /home/IC/test4/rtl/UART/RX/edge_bit_counter_RX.v
Compiling source file /home/IC/test4/rtl/UART/RX/deserializer_RX.v
Compiling source file /home/IC/test4/rtl/FIFO/FIFO_WR.v
Compiling source file /home/IC/test4/rtl/FIFO/FIFO_MEM_CNTRL.v
Compiling source file /home/IC/test4/rtl/FIFO/DF_SYNC.v
Compiling source file /home/IC/test4/rtl/FIFO/FIFO_RD.v
Compiling source file /home/IC/test4/rtl/Register_File.v
Compiling source file /home/IC/test4/rtl/ALU.v
Compiling source file /home/IC/test4/rtl/FIFO/ASYNC_FIFO.v
Compiling source file /home/IC/test4/rtl/UART/TX/TOP_TX.v
Compiling source file /home/IC/test4/rtl/CLK_gating.v
Compiling source file /home/IC/test4/rtl/DATA_SYNC.v
Compiling source file /home/IC/test4/rtl/PULSE_GEN.v
Compiling source file /home/IC/test4/rtl/SYS_TOP.v

Inferred memory devices in process
	in routine RST_SYN line 8 in file
		'/home/IC/test4/rtl/RST_SYN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rst_shift_reg_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine clock_divider line 22 in file
		'/home/IC/test4/rtl/clock_divider.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      flag_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     counter_reg     | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|  o_div_clk_reg_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 73 in file
	'/home/IC/test4/rtl/SYS_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            74            |    auto/auto     |
|            77            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 165 in file
	'/home/IC/test4/rtl/SYS_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           176            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine SYS_CTRL line 52 in file
		'/home/IC/test4/rtl/SYS_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SYS_CTRL line 59 in file
		'/home/IC/test4/rtl/SYS_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  second_frame_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SYS_CTRL line 66 in file
		'/home/IC/test4/rtl/SYS_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Address_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 11 in file
	'/home/IC/test4/rtl/MUX_prescale.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            12            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine SERIALIZER line 15 in file
		'/home/IC/test4/rtl/UART/TX/SERIALIZER.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      data_reg       | Flip-flop |   8   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SERIALIZER line 30 in file
		'/home/IC/test4/rtl/UART/TX/SERIALIZER.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     counter_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 19 in file
	'/home/IC/test4/rtl/UART/TX/MUX4x1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            20            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine MUX4x1 line 11 in file
		'/home/IC/test4/rtl/UART/TX/MUX4x1.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   TX_OUT_mux_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 27 in file
	'/home/IC/test4/rtl/UART/TX/FSM_TX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            28            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FSM_TX line 19 in file
		'/home/IC/test4/rtl/UART/TX/FSM_TX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cs_reg        | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FSM_TX line 108 in file
		'/home/IC/test4/rtl/UART/TX/FSM_TX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    BUSY_FSM_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine parity_calc line 13 in file
		'/home/IC/test4/rtl/UART/TX/parity_calc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    par_data_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine parity_calc line 20 in file
		'/home/IC/test4/rtl/UART/TX/parity_calc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     par_bit_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine strt_check_RX line 17 in file
		'/home/IC/test4/rtl/UART/RX/strt_check_RX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| strt_glitch_chk_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine stop_check_RX line 19 in file
		'/home/IC/test4/rtl/UART/RX/stop_check_RX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   Stop_Error_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 42 in file
	'/home/IC/test4/rtl/UART/RX/FSM_RX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            43            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 104 in file
	'/home/IC/test4/rtl/UART/RX/FSM_RX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           111            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 176 in file
	'/home/IC/test4/rtl/UART/RX/FSM_RX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           182            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FSM_RX line 34 in file
		'/home/IC/test4/rtl/UART/RX/FSM_RX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cs_reg        | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FSM_RX line 176 in file
		'/home/IC/test4/rtl/UART/RX/FSM_RX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| data_valid_FSM_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   par_err_reg_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine parity_check_RX line 30 in file
		'/home/IC/test4/rtl/UART/RX/parity_check_RX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     par_err_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine data_sampling_RX line 17 in file
		'/home/IC/test4/rtl/UART/RX/data_sampling_RX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| sample_bit_samp_reg | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|    RX_IN_reg_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine edge_bit_counter_RX line 9 in file
		'/home/IC/test4/rtl/UART/RX/edge_bit_counter_RX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  bit_cnt_edge_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine edge_bit_counter_RX line 25 in file
		'/home/IC/test4/rtl/UART/RX/edge_bit_counter_RX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  edge_cnt_edge_reg  | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine deserializer_RX line 11 in file
		'/home/IC/test4/rtl/UART/RX/deserializer_RX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   P_DATA_des_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FIFO_WR line 18 in file
		'/home/IC/test4/rtl/FIFO/FIFO_WR.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   o_wptr_reg_reg    | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FIFO_MEM_CNTRL line 29 in file
		'/home/IC/test4/rtl/FIFO/FIFO_MEM_CNTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  256  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
============================================================
| block name/line   | Inputs | Outputs | # sel inputs | MB |
============================================================
| FIFO_MEM_CNTRL/39 |   32   |    8    |      5       | N  |
============================================================

Inferred memory devices in process
	in routine DF_SYNC line 12 in file
		'/home/IC/test4/rtl/FIFO/DF_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       R1_reg        | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|       R2_reg        | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FIFO_RD line 18 in file
		'/home/IC/test4/rtl/FIFO/FIFO_RD.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   o_rptr_reg_reg    | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Register_File line 20 in file
		'/home/IC/test4/rtl/Register_File.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     regfile_reg     | Flip-flop |  125  |  Y  | N  | Y  | N  | N  | N  | N  |
|     regfile_reg     | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
|     RdData_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|  RdData_valid_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
| Register_File/42 |   16   |    8    |      4       | N  |
===========================================================

Statistics for case statements in always block at line 16 in file
	'/home/IC/test4/rtl/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            24            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ALU line 16 in file
		'/home/IC/test4/rtl/ALU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   valid_data_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     ALU_OUT_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC line 20 in file
		'/home/IC/test4/rtl/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_reg_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC line 30 in file
		'/home/IC/test4/rtl/DATA_SYNC.v'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| enable_pulse_gen_reg_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine DATA_SYNC line 41 in file
		'/home/IC/test4/rtl/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  enable_pulse_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC line 49 in file
		'/home/IC/test4/rtl/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_bus_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine PULSE_GEN line 10 in file
		'/home/IC/test4/rtl/PULSE_GEN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   LVL_SIG_reg_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/test4/rtl/RST_SYN.db:RST_SYN'
Warning:  File /home/IC/test4/Backend/DFT/work/FIFO_MEM_CNTRL-verilog.pvl not found, or does not contain a usable description of FIFO_MEM_CNTRL. (ELAB-320)
Warning:  File /home/IC/test4/Backend/DFT/work/DF_SYNC-verilog.pvl not found, or does not contain a usable description of DF_SYNC. (ELAB-320)
Warning:  File /home/IC/test4/Backend/DFT/work/FIFO_RD-verilog.pvl not found, or does not contain a usable description of FIFO_RD. (ELAB-320)
Warning:  File /home/IC/test4/Backend/DFT/work/FIFO_WR-verilog.pvl not found, or does not contain a usable description of FIFO_WR. (ELAB-320)
Warning:  File /home/IC/test4/Backend/DFT/work/parity_calc-verilog.pvl not found, or does not contain a usable description of parity_calc. (ELAB-320)
Warning:  File /home/IC/test4/Backend/DFT/work/SERIALIZER-verilog.pvl not found, or does not contain a usable description of SERIALIZER. (ELAB-320)
Warning:  File /home/IC/test4/Backend/DFT/work/ASYNC_FIFO-verilog.pvl not found, or does not contain a usable description of ASYNC_FIFO. (ELAB-320)
Warning:  File /home/IC/test4/Backend/DFT/work/TOP_TX-verilog.pvl not found, or does not contain a usable description of TOP_TX. (ELAB-320)
Loaded 29 designs.
Current design is 'RST_SYN'.
RST_SYN clock_divider SYS_CTRL MUX_prescale SERIALIZER MUX4x1 mux2X1 FSM_TX parity_calc strt_check_RX stop_check_RX RX_TOP FSM_RX parity_check_RX data_sampling_RX edge_bit_counter_RX deserializer_RX FIFO_WR FIFO_MEM_CNTRL DF_SYNC FIFO_RD Register_File ALU ASYNC_FIFO TOP_TX CLK_gating DATA_SYNC PULSE_GEN SYS_TOP
analyze -format verilog /home/IC/test4/rtl/FIFO/FIFO_WR.v
Running PRESTO HDLC
Compiling source file /home/IC/test4/rtl/FIFO/FIFO_WR.v
Presto compilation completed successfully.
1
analyze -format verilog /home/IC/test4/rtl/FIFO/FIFO_MEM_CNTRL.v
Running PRESTO HDLC
Compiling source file /home/IC/test4/rtl/FIFO/FIFO_MEM_CNTRL.v
Presto compilation completed successfully.
1
analyze -format verilog /home/IC/test4/rtl/FIFO/DF_SYNC.v
Running PRESTO HDLC
Compiling source file /home/IC/test4/rtl/FIFO/DF_SYNC.v
Presto compilation completed successfully.
1
analyze -format verilog /home/IC/test4/rtl/FIFO/FIFO_RD.v
Running PRESTO HDLC
Compiling source file /home/IC/test4/rtl/FIFO/FIFO_RD.v
Presto compilation completed successfully.
1
analyze -format verilog /home/IC/test4/rtl/FIFO/ASYNC_FIFO.v
Running PRESTO HDLC
Compiling source file /home/IC/test4/rtl/FIFO/ASYNC_FIFO.v
Presto compilation completed successfully.
1
elaborate ASYNC_FIFO
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'ASYNC_FIFO'.
Information: Building the design 'FIFO_MEM_CNTRL' instantiated from design 'ASYNC_FIFO' with
	the parameters "DATA_WIDTH=8,ADDR_WIDTH=5". (HDL-193)

Inferred memory devices in process
	in routine FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH5 line 29 in file
		'/home/IC/test4/rtl/FIFO/FIFO_MEM_CNTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  256  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|             block name/line               | Inputs | Outputs | # sel inputs | MB |
====================================================================================
| FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH5/39 |   32   |    8    |      5       | N  |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'DF_SYNC' instantiated from design 'ASYNC_FIFO' with
	the parameters "ADDR_WIDTH=5". (HDL-193)

Inferred memory devices in process
	in routine DF_SYNC_ADDR_WIDTH5 line 12 in file
		'/home/IC/test4/rtl/FIFO/DF_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       R1_reg        | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|       R2_reg        | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO_RD' instantiated from design 'ASYNC_FIFO' with
	the parameters "DATA_WIDTH=8,ADDR_WIDTH=5". (HDL-193)

Inferred memory devices in process
	in routine FIFO_RD_DATA_WIDTH8_ADDR_WIDTH5 line 18 in file
		'/home/IC/test4/rtl/FIFO/FIFO_RD.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   o_rptr_reg_reg    | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO_WR' instantiated from design 'ASYNC_FIFO' with
	the parameters "DATA_WIDTH=8,ADDR_WIDTH=5". (HDL-193)

Inferred memory devices in process
	in routine FIFO_WR_DATA_WIDTH8_ADDR_WIDTH5 line 18 in file
		'/home/IC/test4/rtl/FIFO/FIFO_WR.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   o_wptr_reg_reg    | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
analyze -format verilog /home/IC/test4/rtl/UART/TX/SERIALIZER.v
Running PRESTO HDLC
Compiling source file /home/IC/test4/rtl/UART/TX/SERIALIZER.v
Presto compilation completed successfully.
1
analyze -format verilog /home/IC/test4/rtl/UART/TX/MUX4x1.v
Running PRESTO HDLC
Compiling source file /home/IC/test4/rtl/UART/TX/MUX4x1.v
Presto compilation completed successfully.
1
analyze -format verilog /home/IC/test4/rtl/UART/TX/FSM_TX.v
Running PRESTO HDLC
Compiling source file /home/IC/test4/rtl/UART/TX/FSM_TX.v
Presto compilation completed successfully.
1
analyze -format verilog /home/IC/test4/rtl/UART/TX/parity_calc.v
Running PRESTO HDLC
Compiling source file /home/IC/test4/rtl/UART/TX/parity_calc.v
Presto compilation completed successfully.
1
analyze -format verilog /home/IC/test4/rtl/UART/TX/TOP_TX.v
Running PRESTO HDLC
Compiling source file /home/IC/test4/rtl/UART/TX/TOP_TX.v
Presto compilation completed successfully.
1
elaborate TOP_TX
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'TOP_TX'.
Information: Building the design 'parity_calc' instantiated from design 'TOP_TX' with
	the parameters "DATA_LENGTH=4'h8". (HDL-193)

Inferred memory devices in process
	in routine parity_calc_8 line 13 in file
		'/home/IC/test4/rtl/UART/TX/parity_calc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    par_data_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine parity_calc_8 line 20 in file
		'/home/IC/test4/rtl/UART/TX/parity_calc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     par_bit_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'SERIALIZER' instantiated from design 'TOP_TX' with
	the parameters "DATA_LENGTH=4'h8". (HDL-193)

Inferred memory devices in process
	in routine SERIALIZER_8 line 15 in file
		'/home/IC/test4/rtl/UART/TX/SERIALIZER.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      data_reg       | Flip-flop |   8   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SERIALIZER_8 line 30 in file
		'/home/IC/test4/rtl/UART/TX/SERIALIZER.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     counter_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###################### Defining toplevel ###################################
current_design $top_module
Current design is 'SYS_TOP'.
{SYS_TOP}
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Liniking All The Design Parts ########"
######## Liniking All The Design Parts ########
puts "###############################################"
###############################################
link 

  Linking design 'SYS_TOP'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (37 designs)              /home/IC/test4/rtl/SYS_TOP.db, etc
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

Information: Building the design 'ASYNC_FIFO' instantiated from design 'SYS_TOP' with
	the parameters "DATA_WIDTH=8,ADDR_WIDTH=4,NUM_STAGES=2". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'TOP_TX' instantiated from design 'SYS_TOP' with
	the parameters "DATA_LENGTH=8". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FIFO_MEM_CNTRL' instantiated from design 'ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2' with
	the parameters "DATA_WIDTH=8,ADDR_WIDTH=4". (HDL-193)

Inferred memory devices in process
	in routine FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4 line 29 in file
		'/home/IC/test4/rtl/FIFO/FIFO_MEM_CNTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|             block name/line               | Inputs | Outputs | # sel inputs | MB |
====================================================================================
| FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4/39 |   16   |    8    |      4       | N  |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'DF_SYNC' instantiated from design 'ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2' with
	the parameters "ADDR_WIDTH=4". (HDL-193)

Inferred memory devices in process
	in routine DF_SYNC_ADDR_WIDTH4 line 12 in file
		'/home/IC/test4/rtl/FIFO/DF_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       R1_reg        | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|       R2_reg        | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO_RD' instantiated from design 'ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2' with
	the parameters "DATA_WIDTH=8,ADDR_WIDTH=4". (HDL-193)

Inferred memory devices in process
	in routine FIFO_RD_DATA_WIDTH8_ADDR_WIDTH4 line 18 in file
		'/home/IC/test4/rtl/FIFO/FIFO_RD.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   o_rptr_reg_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO_WR' instantiated from design 'ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2' with
	the parameters "DATA_WIDTH=8,ADDR_WIDTH=4". (HDL-193)

Inferred memory devices in process
	in routine FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4 line 18 in file
		'/home/IC/test4/rtl/FIFO/FIFO_WR.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   o_wptr_reg_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'parity_calc' instantiated from design 'TOP_TX_DATA_LENGTH8' with
	the parameters "DATA_LENGTH=8". (HDL-193)

Inferred memory devices in process
	in routine parity_calc_DATA_LENGTH8 line 13 in file
		'/home/IC/test4/rtl/UART/TX/parity_calc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    par_data_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine parity_calc_DATA_LENGTH8 line 20 in file
		'/home/IC/test4/rtl/UART/TX/parity_calc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     par_bit_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'SERIALIZER' instantiated from design 'TOP_TX_DATA_LENGTH8' with
	the parameters "DATA_LENGTH=8". (HDL-193)

Inferred memory devices in process
	in routine SERIALIZER_DATA_LENGTH8 line 15 in file
		'/home/IC/test4/rtl/UART/TX/SERIALIZER.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      data_reg       | Flip-flop |   8   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SERIALIZER_DATA_LENGTH8 line 30 in file
		'/home/IC/test4/rtl/UART/TX/SERIALIZER.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     counter_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Sat Oct  4 07:24:04 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     24
    Unconnected ports (LINT-28)                                    23
    Constant outputs (LINT-52)                                      1

Cells                                                              61
    Cells do not drive (LINT-1)                                    25
    Connected to power or ground (LINT-32)                         34
    Nets connected to multiple pins on same cell (LINT-33)          2
--------------------------------------------------------------------------------

Warning: In design 'clock_divider', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C336' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C337' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C338' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C339' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C372' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C376' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_RD_DATA_WIDTH8_ADDR_WIDTH4', cell 'C48' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4', cell 'C51' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_RX', cell 'C90' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_RX', cell 'C95' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_RX', cell 'C109' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_RX', cell 'C112' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX', cell 'B_20' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX', cell 'C378' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX', cell 'C381' does not drive any nets. (LINT-1)
Warning: In design 'SERIALIZER_DATA_LENGTH8', cell 'C105' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[4]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[3]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[0]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[4]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[3]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[0]' is not connected to any nets. (LINT-28)
Warning: In design 'deserializer_RX', port 'edge_cnt[5]' is not connected to any nets. (LINT-28)
Warning: In design 'deserializer_RX', port 'edge_cnt[4]' is not connected to any nets. (LINT-28)
Warning: In design 'deserializer_RX', port 'edge_cnt[3]' is not connected to any nets. (LINT-28)
Warning: In design 'deserializer_RX', port 'edge_cnt[2]' is not connected to any nets. (LINT-28)
Warning: In design 'deserializer_RX', port 'edge_cnt[1]' is not connected to any nets. (LINT-28)
Warning: In design 'deserializer_RX', port 'edge_cnt[0]' is not connected to any nets. (LINT-28)
Warning: In design 'deserializer_RX', port 'prescale_FSM[5]' is not connected to any nets. (LINT-28)
Warning: In design 'deserializer_RX', port 'prescale_FSM[4]' is not connected to any nets. (LINT-28)
Warning: In design 'deserializer_RX', port 'prescale_FSM[3]' is not connected to any nets. (LINT-28)
Warning: In design 'deserializer_RX', port 'prescale_FSM[2]' is not connected to any nets. (LINT-28)
Warning: In design 'deserializer_RX', port 'prescale_FSM[1]' is not connected to any nets. (LINT-28)
Warning: In design 'deserializer_RX', port 'prescale_FSM[0]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in0[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in0[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in0[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in0[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in0[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in0[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in0[1]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in0[0]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in1[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in1[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in1[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in1[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in1[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in1[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in1[1]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in1[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[2]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[1]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in3[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in3[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in3[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in3[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in3[3]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in3[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in3[1]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in3[0]' is connected to logic 0. 
Warning: In design 'TOP_TX_DATA_LENGTH8', a pin on submodule 'mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start_bit_mux' is connected to logic 0. 
Warning: In design 'TOP_TX_DATA_LENGTH8', a pin on submodule 'mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop_bit_mux' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'U0_MUX_prescale'. (LINT-33)
   Net '*Logic0*' is connected to pins 'in0[7]', 'in0[6]'', 'in0[5]', 'in0[4]', 'in0[3]', 'in0[2]', 'in0[1]', 'in1[7]', 'in1[6]', 'in1[5]', 'in1[4]', 'in1[3]', 'in1[2]', 'in1[0]', 'in2[7]', 'in2[6]', 'in2[5]', 'in2[4]', 'in2[3]', 'in2[1]', 'in2[0]', 'in3[7]', 'in3[6]', 'in3[5]', 'in3[4]', 'in3[2]', 'in3[1]', 'in3[0]'.
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'U0_MUX_prescale'. (LINT-33)
   Net '*Logic1*' is connected to pins 'in0[0]', 'in1[1]'', 'in2[2]', 'in3[3]'.
Warning: In design 'SYS_CTRL', output port 'clk_div_en' is connected directly to 'logic 1'. (LINT-52)
1
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
source ./cons.tcl
Warning: overriding result from previous dont_touch_network command on object o_div_clk. (UID-1329)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
1
#################### Archirecture Scan Chains #########################
puts "###############################################"
###############################################
puts "############ Configure scan chains ############"
############ Configure scan chains ############
puts "###############################################"
###############################################
set_scan_configuration -clock_mixing no_mix -style multiplexed_flip_flop -replace true -max_length 100  
Accepted scan configuration for modes: all_dft
1
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
#test_ready compile
compile -scan
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 85 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design SYS_TOP has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'SYS_CTRL'
  Processing 'FSM_TX'
  Processing 'SERIALIZER_DATA_LENGTH8'
  Processing 'parity_calc_DATA_LENGTH8'
  Processing 'MUX4x1'
  Processing 'TOP_TX_DATA_LENGTH8'
  Processing 'FSM_RX'
  Processing 'edge_bit_counter_RX'
  Processing 'data_sampling_RX'
  Processing 'deserializer_RX'
  Processing 'stop_check_RX'
  Processing 'parity_check_RX'
  Processing 'strt_check_RX'
  Processing 'RX_TOP'
  Processing 'DATA_SYNC'
  Processing 'FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4'
  Processing 'FIFO_RD_DATA_WIDTH8_ADDR_WIDTH4'
  Processing 'DF_SYNC_ADDR_WIDTH4_0'
  Processing 'FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4'
  Processing 'ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2'
  Processing 'ALU'
  Processing 'PULSE_GEN'
  Processing 'clock_divider_0'
  Processing 'MUX_prescale'
  Processing 'Register_File'
  Processing 'CLK_gating'
  Processing 'RST_SYN_0'
  Processing 'mux2X1_0'
  Processing 'mux2X1_1'
  Processing 'SYS_TOP'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'FSM_RX_DW01_cmp6_0'
  Processing 'FSM_RX_DW01_dec_0'
  Processing 'edge_bit_counter_RX_DW01_inc_0'
  Processing 'edge_bit_counter_RX_DW01_inc_1'
  Processing 'edge_bit_counter_RX_DW01_cmp6_0'
  Processing 'edge_bit_counter_RX_DW01_dec_0'
  Processing 'data_sampling_RX_DW01_cmp6_0'
  Processing 'data_sampling_RX_DW01_sub_0'
  Processing 'data_sampling_RX_DW01_cmp6_1'
  Processing 'data_sampling_RX_DW01_cmp6_2'
  Processing 'data_sampling_RX_DW01_cmp6_3'
  Processing 'FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4_DW01_inc_0'
  Processing 'FIFO_RD_DATA_WIDTH8_ADDR_WIDTH4_DW01_inc_0'
  Processing 'FIFO_RD_DATA_WIDTH8_ADDR_WIDTH4_DW01_cmp6_0'
  Processing 'ALU_DW_div_uns_0'
  Processing 'ALU_DW01_sub_0'
  Processing 'ALU_DW01_add_0'
  Processing 'ALU_DW01_cmp6_0'
  Processing 'clock_divider_1_DW01_inc_0'
  Processing 'clock_divider_1_DW01_cmp2_0'
  Processing 'clock_divider_1_DW01_inc_1'
  Processing 'clock_divider_1_DW01_cmp2_1'
  Processing 'clock_divider_1_DW01_dec_0'
  Processing 'clock_divider_0_DW01_inc_0'
  Processing 'clock_divider_0_DW01_cmp2_0'
  Processing 'clock_divider_0_DW01_inc_1'
  Processing 'clock_divider_0_DW01_cmp2_1'
  Processing 'clock_divider_0_DW01_dec_0'
  Processing 'ALU_DW02_mult_0'
  Processing 'ALU_DW01_add_1'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05   53452.8      0.00       0.0       2.6                          
    0:00:05   53452.8      0.00       0.0       2.6                          
    0:00:05   53452.8      0.00       0.0       2.6                          
    0:00:05   53452.8      0.00       0.0       2.6                          
    0:00:05   53452.8      0.00       0.0       2.6                          
    0:00:06   28387.9      0.00       0.0       0.0                          
    0:00:06   28356.1      0.00       0.0       0.0                          
    0:00:06   28356.1      0.00       0.0       0.0                          
    0:00:06   28356.1      0.00       0.0       0.0                          
    0:00:06   28356.1      0.00       0.0       0.0                          
    0:00:06   28356.1      0.00       0.0       0.0                          
    0:00:06   28356.1      0.00       0.0       0.0                          
    0:00:06   28356.1      0.00       0.0       0.0                          
    0:00:06   28356.1      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06   28356.1      0.00       0.0       0.0                          
    0:00:06   28356.1      0.00       0.0       0.0                          
    0:00:06   28356.1      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06   28356.1      0.00       0.0       0.0                          
    0:00:06   28356.1      0.00       0.0       0.0                          
    0:00:06   28230.2      0.00       0.0       0.0                          
    0:00:07   28207.9      0.00       0.0       0.0                          
    0:00:07   28183.1      0.00       0.0       0.0                          
    0:00:07   28169.0      0.00       0.0       0.0                          
    0:00:07   28152.5      0.00       0.0       0.0                          
    0:00:07   28152.5      0.00       0.0       0.0                          
    0:00:07   28152.5      0.00       0.0       0.0                          
    0:00:07   28144.3      0.00       0.0       0.0                          
    0:00:07   28144.3      0.00       0.0       0.0                          
    0:00:07   28144.3      0.00       0.0       0.0                          
    0:00:07   28144.3      0.00       0.0       0.0                          
    0:00:07   28144.3      0.00       0.0       0.0                          
    0:00:07   28144.3      0.00       0.0       0.0                          
    0:00:07   28144.3      0.00       0.0       0.0                          
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
################################################################### 
# Setting Test Timing Variables
################################################################### 
# Preclock Measure Protocol (default protocol)
set test_default_period 10000
10000
set test_default_delay 0
0
set test_default_bidir_delay 0
0
set test_default_strobe 20
20
set test_default_strobe_width 0
0
########################## Define DFT Signals ##########################
set_dft_signal -port [get_ports scan_clk]  -type ScanClock   -view existing_dft  -timing {500 1000}
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports scan_rst]  -type Reset       -view existing_dft  -active_state 0
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports test_mode] -type Constant    -view existing_dft  -active_state 1 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports test_mode] -type TestMode    -view spec          -active_state 1 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SE]        -type ScanEnable  -view spec          -active_state 1   -usage scan
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SI]        -type ScanDataIn  -view spec 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SO]        -type ScanDataOut -view spec  
Accepted dft signal specification for modes: all_dft
1
############################# Create Test Protocol #######################
create_test_protocol
In mode: all_dft...

Information: Starting test protocol creation. (TEST-219)
  ...reading user specified clock signals...
Information: Identified system/test clock port scan_clk (500.0,1000.0). (TEST-265)
  ...reading user specified asynchronous signals...
Information: Identified active low asynchronous control port scan_rst. (TEST-266)
1
###################### Pre-DFT Design Rule Checking #######################
dft_drc -verbose
In mode: all_dft...
  Pre-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  	...checking for scan equivalents...
  ...checking vector rules...
  ...checking pre-dft rules...

-----------------------------------------------------------------
Begin Other violations...

Warning: Cell U0_CLK_gating/U_LATNCAX2M has constant 1 value. (TEST-505)

Other violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
  DRC Report

  Total violations: 1

-----------------------------------------------------------------

1 OTHER VIOLATION
     1 Cell is constant 1 violation (TEST-505)


Warning: Violations occurred during test design rule checking. (TEST-124)

-----------------------------------------------------------------
  Sequential Cell Report

  1 out of 414 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITH VIOLATIONS
      *   1 cell has constant 1 value
         U0_CLK_gating/U_LATNCAX2M
SEQUENTIAL CELLS WITHOUT VIOLATIONS
      * 413 cells are valid scan cells
         U0_RST_SYN/rst_shift_reg_reg[0]
         U0_RST_SYN/rst_shift_reg_reg[1]
         U0_Register_File/regfile_reg[13][7]
         U0_Register_File/regfile_reg[13][6]
         U0_Register_File/regfile_reg[13][5]
         U0_Register_File/regfile_reg[13][4]
         U0_Register_File/regfile_reg[13][3]
         U0_Register_File/regfile_reg[13][2]
         U0_Register_File/regfile_reg[13][1]
         U0_Register_File/regfile_reg[13][0]
         U0_Register_File/regfile_reg[9][7]
         U0_Register_File/regfile_reg[9][6]
         U0_Register_File/regfile_reg[9][5]
         U0_Register_File/regfile_reg[9][4]
         U0_Register_File/regfile_reg[9][3]
         U0_Register_File/regfile_reg[9][2]
         U0_Register_File/regfile_reg[9][1]
         U0_Register_File/regfile_reg[9][0]
         U0_Register_File/regfile_reg[5][7]
         U0_Register_File/regfile_reg[5][6]
         U0_Register_File/regfile_reg[5][5]
         U0_Register_File/regfile_reg[5][4]
         U0_Register_File/regfile_reg[5][3]
         U0_Register_File/regfile_reg[5][2]
         U0_Register_File/regfile_reg[5][1]
         U0_Register_File/regfile_reg[5][0]
         U0_Register_File/regfile_reg[15][7]
         U0_Register_File/regfile_reg[15][6]
         U0_Register_File/regfile_reg[15][5]
         U0_Register_File/regfile_reg[15][4]
         U0_Register_File/regfile_reg[15][3]
         U0_Register_File/regfile_reg[15][2]
         U0_Register_File/regfile_reg[15][1]
         U0_Register_File/regfile_reg[15][0]
         U0_Register_File/regfile_reg[11][7]
         U0_Register_File/regfile_reg[11][6]
         U0_Register_File/regfile_reg[11][5]
         U0_Register_File/regfile_reg[11][4]
         U0_Register_File/regfile_reg[11][3]
         U0_Register_File/regfile_reg[11][2]
         U0_Register_File/regfile_reg[11][1]
         U0_Register_File/regfile_reg[11][0]
         U0_Register_File/regfile_reg[7][7]
         U0_Register_File/regfile_reg[7][6]
         U0_Register_File/regfile_reg[7][5]
         U0_Register_File/regfile_reg[7][4]
         U0_Register_File/regfile_reg[7][3]
         U0_Register_File/regfile_reg[7][2]
         U0_Register_File/regfile_reg[7][1]
         U0_Register_File/regfile_reg[7][0]
         U0_Register_File/regfile_reg[14][7]
         U0_Register_File/regfile_reg[14][6]
         U0_Register_File/regfile_reg[14][5]
         U0_Register_File/regfile_reg[14][4]
         U0_Register_File/regfile_reg[14][3]
         U0_Register_File/regfile_reg[14][2]
         U0_Register_File/regfile_reg[14][1]
         U0_Register_File/regfile_reg[14][0]
         U0_Register_File/regfile_reg[10][7]
         U0_Register_File/regfile_reg[10][6]
         U0_Register_File/regfile_reg[10][5]
         U0_Register_File/regfile_reg[10][4]
         U0_Register_File/regfile_reg[10][3]
         U0_Register_File/regfile_reg[10][2]
         U0_Register_File/regfile_reg[10][1]
         U0_Register_File/regfile_reg[10][0]
         U0_Register_File/regfile_reg[6][7]
         U0_Register_File/regfile_reg[6][6]
         U0_Register_File/regfile_reg[6][5]
         U0_Register_File/regfile_reg[6][4]
         U0_Register_File/regfile_reg[6][3]
         U0_Register_File/regfile_reg[6][2]
         U0_Register_File/regfile_reg[6][1]
         U0_Register_File/regfile_reg[6][0]
         U0_Register_File/regfile_reg[12][7]
         U0_Register_File/regfile_reg[12][6]
         U0_Register_File/regfile_reg[12][5]
         U0_Register_File/regfile_reg[12][4]
         U0_Register_File/regfile_reg[12][3]
         U0_Register_File/regfile_reg[12][2]
         U0_Register_File/regfile_reg[12][1]
         U0_Register_File/regfile_reg[12][0]
         U0_Register_File/regfile_reg[8][7]
         U0_Register_File/regfile_reg[8][6]
         U0_Register_File/regfile_reg[8][5]
         U0_Register_File/regfile_reg[8][4]
         U0_Register_File/regfile_reg[8][3]
         U0_Register_File/regfile_reg[8][2]
         U0_Register_File/regfile_reg[8][1]
         U0_Register_File/regfile_reg[8][0]
         U0_Register_File/regfile_reg[4][7]
         U0_Register_File/regfile_reg[4][6]
         U0_Register_File/regfile_reg[4][5]
         U0_Register_File/regfile_reg[4][4]
         U0_Register_File/regfile_reg[4][3]
         U0_Register_File/regfile_reg[4][2]
         U0_Register_File/regfile_reg[4][1]
         U0_Register_File/regfile_reg[4][0]
         U0_Register_File/RdData_reg[7]
         U0_Register_File/RdData_reg[6]
         U0_Register_File/RdData_reg[5]
         U0_Register_File/RdData_reg[4]
         U0_Register_File/RdData_reg[3]
         U0_Register_File/RdData_reg[2]
         U0_Register_File/RdData_reg[1]
         U0_Register_File/RdData_reg[0]
         U0_Register_File/regfile_reg[1][6]
         U0_Register_File/regfile_reg[0][7]
         U0_Register_File/regfile_reg[0][6]
         U0_Register_File/regfile_reg[0][5]
         U0_Register_File/regfile_reg[0][4]
         U0_Register_File/regfile_reg[0][3]
         U0_Register_File/regfile_reg[0][2]
         U0_Register_File/regfile_reg[0][1]
         U0_Register_File/regfile_reg[0][0]
         U0_Register_File/regfile_reg[2][1]
         U0_Register_File/regfile_reg[3][0]
         U0_Register_File/regfile_reg[2][0]
         U0_Register_File/regfile_reg[1][1]
         U0_Register_File/regfile_reg[1][5]
         U0_Register_File/regfile_reg[1][4]
         U0_Register_File/regfile_reg[1][7]
         U0_Register_File/regfile_reg[1][3]
         U0_Register_File/regfile_reg[1][2]
         U0_Register_File/regfile_reg[1][0]
         U0_Register_File/RdData_valid_reg
         U0_Register_File/regfile_reg[3][5]
         U0_Register_File/regfile_reg[3][7]
         U0_Register_File/regfile_reg[3][4]
         U0_Register_File/regfile_reg[3][6]
         U0_Register_File/regfile_reg[3][3]
         U0_Register_File/regfile_reg[3][2]
         U0_Register_File/regfile_reg[3][1]
         U0_Register_File/regfile_reg[2][2]
         U0_Register_File/regfile_reg[2][7]
         U0_Register_File/regfile_reg[2][6]
         U0_Register_File/regfile_reg[2][5]
         U0_Register_File/regfile_reg[2][4]
         U0_Register_File/regfile_reg[2][3]
         U0_clock_divider/flag_reg
         U0_clock_divider/o_div_clk_reg_reg
         U0_clock_divider/counter_reg[6]
         U0_clock_divider/counter_reg[5]
         U0_clock_divider/counter_reg[4]
         U0_clock_divider/counter_reg[0]
         U0_clock_divider/counter_reg[1]
         U0_clock_divider/counter_reg[3]
         U0_clock_divider/counter_reg[2]
         U0_PULSE_GEN/LVL_SIG_reg_reg
         U0_ALU/ALU_OUT_reg[7]
         U0_ALU/ALU_OUT_reg[6]
         U0_ALU/ALU_OUT_reg[5]
         U0_ALU/ALU_OUT_reg[4]
         U0_ALU/ALU_OUT_reg[3]
         U0_ALU/ALU_OUT_reg[2]
         U0_ALU/ALU_OUT_reg[1]
         U0_ALU/ALU_OUT_reg[0]
         U0_ALU/ALU_OUT_reg[15]
         U0_ALU/ALU_OUT_reg[14]
         U0_ALU/ALU_OUT_reg[13]
         U0_ALU/ALU_OUT_reg[12]
         U0_ALU/ALU_OUT_reg[11]
         U0_ALU/ALU_OUT_reg[10]
         U0_ALU/ALU_OUT_reg[9]
         U0_ALU/ALU_OUT_reg[8]
         U0_ALU/valid_data_reg
         U0_DATA_SYNC/enable_pulse_gen_reg_reg
         U0_DATA_SYNC/sync_reg_reg[1]
         U0_DATA_SYNC/sync_bus_reg[0]
         U0_DATA_SYNC/sync_bus_reg[7]
         U0_DATA_SYNC/sync_bus_reg[6]
         U0_DATA_SYNC/sync_bus_reg[3]
         U0_DATA_SYNC/sync_bus_reg[2]
         U0_DATA_SYNC/sync_bus_reg[4]
         U0_DATA_SYNC/sync_bus_reg[5]
         U0_DATA_SYNC/sync_bus_reg[1]
         U0_DATA_SYNC/enable_pulse_reg
         U0_DATA_SYNC/sync_reg_reg[0]
         U0_SYS_CTRL/Address_reg[2]
         U0_SYS_CTRL/Address_reg[3]
         U0_SYS_CTRL/Address_reg[0]
         U0_SYS_CTRL/Address_reg[1]
         U0_SYS_CTRL/second_frame_reg
         U0_SYS_CTRL/current_state_reg[2]
         U0_SYS_CTRL/current_state_reg[1]
         U0_SYS_CTRL/current_state_reg[0]
         U0_SYS_CTRL/current_state_reg[3]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][7]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][6]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][5]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][4]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][3]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][2]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][1]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][0]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][7]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][6]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][5]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][4]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][3]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][2]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][1]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][0]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][7]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][6]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][5]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][4]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][3]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][2]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][1]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][0]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[13][7]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[13][6]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[13][5]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[13][4]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[13][3]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[13][2]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[13][1]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[13][0]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][7]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][6]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][5]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][4]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][3]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][2]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][1]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][0]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][7]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][6]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][5]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][4]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][3]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][2]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][1]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][0]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[11][7]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[11][6]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[11][5]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[11][4]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[11][3]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[11][2]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[11][1]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[11][0]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][7]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][6]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][5]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][4]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][3]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][2]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][1]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][0]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][7]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][6]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][5]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][4]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][3]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][2]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][1]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][0]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][7]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][6]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][5]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][4]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][3]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][2]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][1]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][0]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][7]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][6]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][5]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][4]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][3]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][2]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][1]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][0]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][7]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][6]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][5]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][4]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][3]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][2]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][1]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][0]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][7]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][6]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][5]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][4]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][3]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][2]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][1]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][0]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][7]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][6]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][5]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][4]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][3]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][2]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][1]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][0]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][7]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][6]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][5]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][4]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][3]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][2]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][1]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][0]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][7]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][6]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][5]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][4]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][3]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][2]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][1]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][0]
         U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[2]
         U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[0]
         U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[1]
         U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[4]
         U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[3]
         U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[4]
         U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[3]
         U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[2]
         U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[1]
         U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[0]
         U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[4]
         U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[0]
         U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]
         U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[2]
         U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[3]
         U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[4]
         U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[0]
         U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
         U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[1]
         U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[2]
         U0_RX_TOP/strt_check_RX1/strt_glitch_chk_reg
         U0_RX_TOP/parity_check_RX1/par_err_reg
         U0_RX_TOP/stop_check_RX1/Stop_Error_reg
         U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[0]
         U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[5]
         U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[1]
         U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[4]
         U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[7]
         U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[3]
         U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[6]
         U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[2]
         U0_RX_TOP/data_sampling_RX1/RX_IN_reg_reg[1]
         U0_RX_TOP/data_sampling_RX1/RX_IN_reg_reg[0]
         U0_RX_TOP/data_sampling_RX1/sample_bit_samp_reg
         U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[5]
         U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[0]
         U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[3]
         U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[4]
         U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[1]
         U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[2]
         U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[5]
         U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[4]
         U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[3]
         U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[2]
         U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[1]
         U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]
         U0_RX_TOP/FSM_RX1/data_valid_FSM_reg
         U0_RX_TOP/FSM_RX1/par_err_reg_reg
         U0_RX_TOP/FSM_RX1/cs_reg[2]
         U0_RX_TOP/FSM_RX1/cs_reg[0]
         U0_RX_TOP/FSM_RX1/cs_reg[1]
         U0_TOP_TX/mux/TX_OUT_mux_reg
         U0_TOP_TX/PAR/par_data_reg[5]
         U0_TOP_TX/PAR/par_data_reg[1]
         U0_TOP_TX/PAR/par_data_reg[4]
         U0_TOP_TX/PAR/par_data_reg[0]
         U0_TOP_TX/PAR/par_data_reg[2]
         U0_TOP_TX/PAR/par_bit_reg
         U0_TOP_TX/PAR/par_data_reg[3]
         U0_TOP_TX/PAR/par_data_reg[6]
         U0_TOP_TX/PAR/par_data_reg[7]
         U0_TOP_TX/SER/data_reg[6]
         U0_TOP_TX/SER/data_reg[5]
         U0_TOP_TX/SER/data_reg[4]
         U0_TOP_TX/SER/data_reg[3]
         U0_TOP_TX/SER/data_reg[2]
         U0_TOP_TX/SER/data_reg[1]
         U0_TOP_TX/SER/data_reg[0]
         U0_TOP_TX/SER/data_reg[7]
         U0_TOP_TX/SER/counter_reg[3]
         U0_TOP_TX/SER/counter_reg[1]
         U0_TOP_TX/SER/counter_reg[2]
         U0_TOP_TX/SER/counter_reg[0]
         U0_TOP_TX/FSM1/BUSY_FSM_reg
         U0_TOP_TX/FSM1/cs_reg[0]
         U0_TOP_TX/FSM1/cs_reg[2]
         U0_TOP_TX/FSM1/cs_reg[1]
         U1_RST_SYN/rst_shift_reg_reg[0]
         U1_RST_SYN/rst_shift_reg_reg[1]
         U1_clock_divider/flag_reg
         U1_clock_divider/o_div_clk_reg_reg
         U1_clock_divider/counter_reg[6]
         U1_clock_divider/counter_reg[5]
         U1_clock_divider/counter_reg[4]
         U1_clock_divider/counter_reg[0]
         U1_clock_divider/counter_reg[1]
         U1_clock_divider/counter_reg[3]
         U1_clock_divider/counter_reg[2]
         U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[4]
         U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[3]
         U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[2]
         U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[1]
         U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[0]
         U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[4]
         U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[3]
         U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[2]
         U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[1]
         U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[0]

Information: Test design rule checking completed. (TEST-123)
1
############################# Preview DFT ##############################
preview_dft -show scan_summary
  Information: Using test design rule information from previous dft_drc run.
  Architecting Scan Chains

****************************************
Preview_dft report
For    : 'Insert_dft' command
Design : SYS_TOP
Version: K-2015.06
Date   : Sat Oct  4 07:24:24 2025
****************************************

Number of chains: 5
Scan methodology: full_scan
Scan style: multiplexed_flip_flop
Clock domain: no_mix

Chain      Scan Ports (si --> so)        # of Cells   Inst/Chain               Clock (port, time, edge)
-----      ----------------------        ----------   ----------               ------------------------
S 1        SI[4] -->  SO[4]                      83   U0_ALU/ALU_OUT_reg[0]    (scan_clk, 500.0, rising) 
S 2        SI[3] -->  SO[3]                      83   U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][6]
                            (scan_clk, 500.0, rising) 
S 3        SI[2] -->  SO[2]                      83   U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]
                            (scan_clk, 500.0, rising) 
S 4        SI[1] -->  SO[1]                      82   U0_Register_File/regfile_reg[2][3]
                            (scan_clk, 500.0, rising) 
S 5        SI[0] -->  SO[0]                      82   U0_Register_File/regfile_reg[12][5]
                            (scan_clk, 500.0, rising) 
1
############################# Insert DFT ##############################
insert_dft
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
  Information: Using test design rule information from previous dft_drc run.
  Architecting Scan Chains
  Routing Scan Chains
  Routing Global Signals
  Mapping New Logic
Resetting current test mode
  Beginning Mapping Optimizations
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:22   28162.0      0.00       0.0      19.8 SE                       
    0:00:22   28162.0      0.00       0.0      19.8 SE                       
    0:00:22   28162.0      0.00       0.0      19.8 SE                       
    0:00:22   28162.0      0.00       0.0      19.8 SE                       
    0:00:22   28176.1      0.00       0.0      18.3 net11832                 
    0:00:22   28176.1      0.00       0.0      18.3 net11832                 
    0:00:22   28176.1      0.00       0.0      18.3 net11832                 
    0:00:22   28176.1      0.00       0.0      18.3 net11832                 
    0:00:22   28183.1      0.00       0.0      18.3 net11830                 
    0:00:22   28192.6      0.00       0.0      15.8 net11848                 
    0:00:22   28202.0      0.00       0.0      13.7 net11840                 
    0:00:22   28216.1      0.00       0.0      12.4 net11833                 
    0:00:22   28216.1      0.00       0.0      12.4 net11833                 
    0:00:22   28216.1      0.00       0.0      12.4 net11833                 
    0:00:22   28216.1      0.00       0.0      12.4 net11833                 
    0:00:22   28212.6      0.00       0.0      11.3 net11831                 
    0:00:22   28212.6      0.00       0.0      11.3 net11831                 
    0:00:22   28209.0      0.00       0.0      11.0 net11856                 
    0:00:22   28192.6      0.00       0.0       9.5 net11851                 
    0:00:22   28192.6      0.00       0.0       9.1 SE                       
    0:00:22   28192.6      0.00       0.0       9.1 SE                       
    0:00:22   28203.1      0.00       0.0       8.5 net11841                 
    0:00:22   28203.1      0.00       0.0       8.5 net11841                 
    0:00:22   28203.1      0.00       0.0       8.5 net11841                 
    0:00:22   28203.1      0.00       0.0       8.5 net11841                 
    0:00:22   28203.1      0.00       0.0       8.4 net11833                 
    0:00:22   28212.6      0.00       0.0       8.1 net11830                 
    0:00:22   28222.0      0.00       0.0       8.0 net11864                 
    0:00:22   28209.0      0.00       0.0       7.1 net11853                 
    0:00:22   28246.7      0.00       0.0       3.5 U0_Register_File/test_se 
    0:00:22   28246.7      0.00       0.0       3.5 U0_Register_File/test_se 
    0:00:22   28246.7      0.00       0.0       3.5 U0_Register_File/test_se 
    0:00:22   28284.3      0.00       0.0       0.9 U0_ASYNC_FIFO/fifo_mem_cntrl/test_se
    0:00:22   28284.3      0.00       0.0       0.9 U0_ASYNC_FIFO/fifo_mem_cntrl/test_se
    0:00:22   28284.3      0.00       0.0       0.9 U0_ASYNC_FIFO/fifo_mem_cntrl/test_se
    0:00:22   28291.4      0.00       0.0       0.9 U0_RX_TOP/stop_error_RX  
    0:00:22   28300.8      0.00       0.0       0.7 framing_error            
    0:00:22   28310.2      0.00       0.0       0.4 UART_TX_O                
    0:00:22   28310.2      0.00       0.0       0.4 U0_Register_File/net11874


  Beginning Phase 2 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------

1
compile -scan -incremental
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)

Information: There are 107 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design SYS_TOP has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
  Selecting implementations
  Selecting implementations
  Selecting implementations

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02   28310.2      0.00       0.0       0.4                          
    0:00:02   28310.2      0.00       0.0       0.4                          
    0:00:03   28310.2      0.00       0.0       0.4                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03   28310.2      0.00       0.0       0.4                          
    0:00:03   28300.8      0.00       0.0       0.0                          
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
###################### Design Rule Checking #######################
dft_drc -verbose -coverage_estimate
In mode: Internal_scan...
  Design has scan chains in this mode
  Design is scan routed
  Post-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  ...checking vector rules...
  ...checking clock rules...
  ...checking scan chain rules...
  ...checking scan compression rules...
  ...checking X-state rules...
  ...checking tristate rules...
  ...extracting scan details...

-----------------------------------------------------------------
Begin Other violations...

Warning: Cell U0_CLK_gating/U_LATNCAX2M has constant 1 value. (TEST-505)

Other violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
  DRC Report

  Total violations: 1

-----------------------------------------------------------------

1 OTHER VIOLATION
     1 Cell is constant 1 violation (TEST-505)


Warning: Violations occurred during test design rule checking. (TEST-124)

-----------------------------------------------------------------
  Sequential Cell Report

  1 out of 414 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITH VIOLATIONS
      *   1 cell has constant 1 value
         U0_CLK_gating/U_LATNCAX2M
SEQUENTIAL CELLS WITHOUT VIOLATIONS
      * 413 cells are valid scan cells
         U0_RST_SYN/rst_shift_reg_reg[0]
         U0_RST_SYN/rst_shift_reg_reg[1]
         U0_Register_File/regfile_reg[13][7]
         U0_Register_File/regfile_reg[13][6]
         U0_Register_File/regfile_reg[13][5]
         U0_Register_File/regfile_reg[13][4]
         U0_Register_File/regfile_reg[13][3]
         U0_Register_File/regfile_reg[13][2]
         U0_Register_File/regfile_reg[13][1]
         U0_Register_File/regfile_reg[13][0]
         U0_Register_File/regfile_reg[9][7]
         U0_Register_File/regfile_reg[9][6]
         U0_Register_File/regfile_reg[9][5]
         U0_Register_File/regfile_reg[9][4]
         U0_Register_File/regfile_reg[9][3]
         U0_Register_File/regfile_reg[9][2]
         U0_Register_File/regfile_reg[9][1]
         U0_Register_File/regfile_reg[9][0]
         U0_Register_File/regfile_reg[5][7]
         U0_Register_File/regfile_reg[5][6]
         U0_Register_File/regfile_reg[5][5]
         U0_Register_File/regfile_reg[5][4]
         U0_Register_File/regfile_reg[5][3]
         U0_Register_File/regfile_reg[5][2]
         U0_Register_File/regfile_reg[5][1]
         U0_Register_File/regfile_reg[5][0]
         U0_Register_File/regfile_reg[15][7]
         U0_Register_File/regfile_reg[15][6]
         U0_Register_File/regfile_reg[15][5]
         U0_Register_File/regfile_reg[15][4]
         U0_Register_File/regfile_reg[15][3]
         U0_Register_File/regfile_reg[15][2]
         U0_Register_File/regfile_reg[15][1]
         U0_Register_File/regfile_reg[15][0]
         U0_Register_File/regfile_reg[11][7]
         U0_Register_File/regfile_reg[11][6]
         U0_Register_File/regfile_reg[11][5]
         U0_Register_File/regfile_reg[11][4]
         U0_Register_File/regfile_reg[11][3]
         U0_Register_File/regfile_reg[11][2]
         U0_Register_File/regfile_reg[11][1]
         U0_Register_File/regfile_reg[11][0]
         U0_Register_File/regfile_reg[7][7]
         U0_Register_File/regfile_reg[7][6]
         U0_Register_File/regfile_reg[7][5]
         U0_Register_File/regfile_reg[7][4]
         U0_Register_File/regfile_reg[7][3]
         U0_Register_File/regfile_reg[7][2]
         U0_Register_File/regfile_reg[7][1]
         U0_Register_File/regfile_reg[7][0]
         U0_Register_File/regfile_reg[14][7]
         U0_Register_File/regfile_reg[14][6]
         U0_Register_File/regfile_reg[14][5]
         U0_Register_File/regfile_reg[14][4]
         U0_Register_File/regfile_reg[14][3]
         U0_Register_File/regfile_reg[14][2]
         U0_Register_File/regfile_reg[14][1]
         U0_Register_File/regfile_reg[14][0]
         U0_Register_File/regfile_reg[10][7]
         U0_Register_File/regfile_reg[10][6]
         U0_Register_File/regfile_reg[10][5]
         U0_Register_File/regfile_reg[10][4]
         U0_Register_File/regfile_reg[10][3]
         U0_Register_File/regfile_reg[10][2]
         U0_Register_File/regfile_reg[10][1]
         U0_Register_File/regfile_reg[10][0]
         U0_Register_File/regfile_reg[6][7]
         U0_Register_File/regfile_reg[6][6]
         U0_Register_File/regfile_reg[6][5]
         U0_Register_File/regfile_reg[6][4]
         U0_Register_File/regfile_reg[6][3]
         U0_Register_File/regfile_reg[6][2]
         U0_Register_File/regfile_reg[6][1]
         U0_Register_File/regfile_reg[6][0]
         U0_Register_File/regfile_reg[12][7]
         U0_Register_File/regfile_reg[12][6]
         U0_Register_File/regfile_reg[12][5]
         U0_Register_File/regfile_reg[12][4]
         U0_Register_File/regfile_reg[12][3]
         U0_Register_File/regfile_reg[12][2]
         U0_Register_File/regfile_reg[12][1]
         U0_Register_File/regfile_reg[12][0]
         U0_Register_File/regfile_reg[8][7]
         U0_Register_File/regfile_reg[8][6]
         U0_Register_File/regfile_reg[8][5]
         U0_Register_File/regfile_reg[8][4]
         U0_Register_File/regfile_reg[8][3]
         U0_Register_File/regfile_reg[8][2]
         U0_Register_File/regfile_reg[8][1]
         U0_Register_File/regfile_reg[8][0]
         U0_Register_File/regfile_reg[4][7]
         U0_Register_File/regfile_reg[4][6]
         U0_Register_File/regfile_reg[4][5]
         U0_Register_File/regfile_reg[4][4]
         U0_Register_File/regfile_reg[4][3]
         U0_Register_File/regfile_reg[4][2]
         U0_Register_File/regfile_reg[4][1]
         U0_Register_File/regfile_reg[4][0]
         U0_Register_File/RdData_reg[7]
         U0_Register_File/RdData_reg[6]
         U0_Register_File/RdData_reg[5]
         U0_Register_File/RdData_reg[4]
         U0_Register_File/RdData_reg[3]
         U0_Register_File/RdData_reg[2]
         U0_Register_File/RdData_reg[1]
         U0_Register_File/RdData_reg[0]
         U0_Register_File/regfile_reg[1][6]
         U0_Register_File/regfile_reg[0][7]
         U0_Register_File/regfile_reg[0][6]
         U0_Register_File/regfile_reg[0][5]
         U0_Register_File/regfile_reg[0][4]
         U0_Register_File/regfile_reg[0][3]
         U0_Register_File/regfile_reg[0][2]
         U0_Register_File/regfile_reg[0][1]
         U0_Register_File/regfile_reg[0][0]
         U0_Register_File/regfile_reg[2][1]
         U0_Register_File/regfile_reg[3][0]
         U0_Register_File/regfile_reg[2][0]
         U0_Register_File/regfile_reg[1][1]
         U0_Register_File/regfile_reg[1][5]
         U0_Register_File/regfile_reg[1][4]
         U0_Register_File/regfile_reg[1][7]
         U0_Register_File/regfile_reg[1][3]
         U0_Register_File/regfile_reg[1][2]
         U0_Register_File/regfile_reg[1][0]
         U0_Register_File/RdData_valid_reg
         U0_Register_File/regfile_reg[3][5]
         U0_Register_File/regfile_reg[3][7]
         U0_Register_File/regfile_reg[3][4]
         U0_Register_File/regfile_reg[3][6]
         U0_Register_File/regfile_reg[3][3]
         U0_Register_File/regfile_reg[3][2]
         U0_Register_File/regfile_reg[3][1]
         U0_Register_File/regfile_reg[2][2]
         U0_Register_File/regfile_reg[2][7]
         U0_Register_File/regfile_reg[2][6]
         U0_Register_File/regfile_reg[2][5]
         U0_Register_File/regfile_reg[2][4]
         U0_Register_File/regfile_reg[2][3]
         U0_clock_divider/flag_reg
         U0_clock_divider/o_div_clk_reg_reg
         U0_clock_divider/counter_reg[6]
         U0_clock_divider/counter_reg[5]
         U0_clock_divider/counter_reg[4]
         U0_clock_divider/counter_reg[0]
         U0_clock_divider/counter_reg[1]
         U0_clock_divider/counter_reg[3]
         U0_clock_divider/counter_reg[2]
         U1_clock_divider/flag_reg
         U1_clock_divider/o_div_clk_reg_reg
         U1_clock_divider/counter_reg[6]
         U1_clock_divider/counter_reg[5]
         U1_clock_divider/counter_reg[4]
         U1_clock_divider/counter_reg[0]
         U1_clock_divider/counter_reg[1]
         U1_clock_divider/counter_reg[3]
         U1_clock_divider/counter_reg[2]
         U0_PULSE_GEN/LVL_SIG_reg_reg
         U0_ALU/ALU_OUT_reg[7]
         U0_ALU/ALU_OUT_reg[6]
         U0_ALU/ALU_OUT_reg[5]
         U0_ALU/ALU_OUT_reg[4]
         U0_ALU/ALU_OUT_reg[3]
         U0_ALU/ALU_OUT_reg[2]
         U0_ALU/ALU_OUT_reg[1]
         U0_ALU/ALU_OUT_reg[0]
         U0_ALU/ALU_OUT_reg[15]
         U0_ALU/ALU_OUT_reg[14]
         U0_ALU/ALU_OUT_reg[13]
         U0_ALU/ALU_OUT_reg[12]
         U0_ALU/ALU_OUT_reg[11]
         U0_ALU/ALU_OUT_reg[10]
         U0_ALU/ALU_OUT_reg[9]
         U0_ALU/ALU_OUT_reg[8]
         U0_ALU/valid_data_reg
         U0_DATA_SYNC/enable_pulse_gen_reg_reg
         U0_DATA_SYNC/sync_reg_reg[1]
         U0_DATA_SYNC/sync_bus_reg[0]
         U0_DATA_SYNC/sync_bus_reg[7]
         U0_DATA_SYNC/sync_bus_reg[6]
         U0_DATA_SYNC/sync_bus_reg[3]
         U0_DATA_SYNC/sync_bus_reg[2]
         U0_DATA_SYNC/sync_bus_reg[4]
         U0_DATA_SYNC/sync_bus_reg[5]
         U0_DATA_SYNC/sync_bus_reg[1]
         U0_DATA_SYNC/enable_pulse_reg
         U0_DATA_SYNC/sync_reg_reg[0]
         U0_SYS_CTRL/Address_reg[2]
         U0_SYS_CTRL/Address_reg[3]
         U0_SYS_CTRL/Address_reg[0]
         U0_SYS_CTRL/Address_reg[1]
         U0_SYS_CTRL/second_frame_reg
         U0_SYS_CTRL/current_state_reg[2]
         U0_SYS_CTRL/current_state_reg[1]
         U0_SYS_CTRL/current_state_reg[0]
         U0_SYS_CTRL/current_state_reg[3]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][7]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][6]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][5]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][4]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][3]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][2]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][1]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][0]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][7]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][6]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][5]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][4]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][3]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][2]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][1]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][0]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][7]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][6]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][5]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][4]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][3]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][2]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][1]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][0]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[13][7]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[13][6]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[13][5]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[13][4]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[13][3]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[13][2]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[13][1]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[13][0]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][7]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][6]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][5]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][4]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][3]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][2]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][1]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][0]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][7]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][6]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][5]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][4]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][3]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][2]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][1]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][0]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[11][7]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[11][6]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[11][5]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[11][4]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[11][3]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[11][2]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[11][1]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[11][0]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][7]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][6]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][5]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][4]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][3]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][2]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][1]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][0]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][7]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][6]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][5]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][4]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][3]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][2]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][1]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][0]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][7]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][6]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][5]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][4]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][3]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][2]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][1]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][0]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][7]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][6]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][5]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][4]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][3]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][2]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][1]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][0]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][7]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][6]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][5]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][4]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][3]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][2]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][1]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][0]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][7]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][6]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][5]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][4]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][3]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][2]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][1]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][0]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][7]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][6]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][5]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][4]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][3]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][2]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][1]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][0]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][7]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][6]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][5]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][4]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][3]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][2]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][1]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][0]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][7]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][6]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][5]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][4]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][3]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][2]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][1]
         U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][0]
         U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[2]
         U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[0]
         U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[1]
         U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[4]
         U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[3]
         U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[4]
         U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[3]
         U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[2]
         U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[1]
         U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[0]
         U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[4]
         U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[3]
         U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[2]
         U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[1]
         U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[0]
         U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[4]
         U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[3]
         U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[2]
         U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[1]
         U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[0]
         U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[4]
         U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[0]
         U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]
         U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[2]
         U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[3]
         U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[4]
         U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[0]
         U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
         U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[1]
         U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[2]
         U0_RX_TOP/strt_check_RX1/strt_glitch_chk_reg
         U0_RX_TOP/parity_check_RX1/par_err_reg
         U0_RX_TOP/stop_check_RX1/Stop_Error_reg
         U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[0]
         U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[5]
         U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[1]
         U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[4]
         U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[7]
         U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[3]
         U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[6]
         U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[2]
         U0_RX_TOP/data_sampling_RX1/RX_IN_reg_reg[1]
         U0_RX_TOP/data_sampling_RX1/RX_IN_reg_reg[0]
         U0_RX_TOP/data_sampling_RX1/sample_bit_samp_reg
         U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[5]
         U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[0]
         U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[3]
         U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[4]
         U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[1]
         U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[2]
         U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[5]
         U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[4]
         U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[3]
         U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[2]
         U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[1]
         U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]
         U0_RX_TOP/FSM_RX1/data_valid_FSM_reg
         U0_RX_TOP/FSM_RX1/par_err_reg_reg
         U0_RX_TOP/FSM_RX1/cs_reg[2]
         U0_RX_TOP/FSM_RX1/cs_reg[0]
         U0_RX_TOP/FSM_RX1/cs_reg[1]
         U0_TOP_TX/mux/TX_OUT_mux_reg
         U0_TOP_TX/PAR/par_data_reg[5]
         U0_TOP_TX/PAR/par_data_reg[1]
         U0_TOP_TX/PAR/par_data_reg[4]
         U0_TOP_TX/PAR/par_data_reg[0]
         U0_TOP_TX/PAR/par_data_reg[2]
         U0_TOP_TX/PAR/par_bit_reg
         U0_TOP_TX/PAR/par_data_reg[3]
         U0_TOP_TX/PAR/par_data_reg[6]
         U0_TOP_TX/PAR/par_data_reg[7]
         U0_TOP_TX/SER/data_reg[6]
         U0_TOP_TX/SER/data_reg[5]
         U0_TOP_TX/SER/data_reg[4]
         U0_TOP_TX/SER/data_reg[3]
         U0_TOP_TX/SER/data_reg[2]
         U0_TOP_TX/SER/data_reg[1]
         U0_TOP_TX/SER/data_reg[0]
         U0_TOP_TX/SER/data_reg[7]
         U0_TOP_TX/SER/counter_reg[3]
         U0_TOP_TX/SER/counter_reg[1]
         U0_TOP_TX/SER/counter_reg[2]
         U0_TOP_TX/SER/counter_reg[0]
         U0_TOP_TX/FSM1/BUSY_FSM_reg
         U0_TOP_TX/FSM1/cs_reg[0]
         U0_TOP_TX/FSM1/cs_reg[2]
         U0_TOP_TX/FSM1/cs_reg[1]
         U1_RST_SYN/rst_shift_reg_reg[0]
         U1_RST_SYN/rst_shift_reg_reg[1]

....Inferring feed-through connections....
Information: Test design rule checking completed. (TEST-123)
  Running test coverage estimation...
 17124 faults were added to fault list.
 0            7863   5545         1/0/0    67.10%      0.01
 0            1469   4076         1/0/0    75.72%      0.01
 0            1054   3018         4/0/0    81.92%      0.01
 0             555   2460         7/0/0    85.19%      0.02
 0             470   1984        10/0/1    87.98%      0.02
 0             313   1666        14/0/1    89.85%      0.02
 0             351   1307        18/0/1    91.95%      0.02
 0             207   1090        25/0/1    93.22%      0.02
 0             125    953        32/0/1    94.02%      0.02
 0             140    800        41/0/1    94.92%      0.03
 0             128    657        49/0/1    95.76%      0.03
 0             106    529        61/0/1    96.51%      0.03
 0              72    433        74/0/1    97.07%      0.03
 0              76    332        88/0/1    97.66%      0.03
 0              62    242       104/1/1    98.19%      0.04
 0              56    158       124/1/4    98.68%      0.04
 0              61     34       157/1/5    99.42%      0.04
 0              23     11       157/1/6    99.56%      0.04
 
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                           0
 -----------------------------------------------
 

     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT      16702
 Possibly detected                PT          1
 Undetectable                     UD        347
 ATPG untestable                  AU         64
 Not detected                     ND         10
 -----------------------------------------------
 total faults                             17124
 test coverage                            99.56%
 -----------------------------------------------
  Information: The test coverage above may be inferior
               than the real test coverage with customized
               protocol and test simulation library.
1
##################### Close Formality Setup file ###########################
set_svf -off
1
report_reference
Information: Updating graph... (UID-83)
 
****************************************
Report : reference
Design : SYS_TOP
Version: K-2015.06
Date   : Sat Oct  4 07:24:43 2025
****************************************

Attributes:
    b - black box (unknown)
   bo - allows boundary optimization
    d - dont_touch
   mo - map_only
    h - hierarchical
    n - noncombinational
    r - removable
    s - synthetic operator
    u - contains unmapped logic

Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ALU_test_1                     5636.393070       1   5636.393070  h, n
ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2_test_1
                               8201.599291       1   8201.599291  h, n
BUFX2M             scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
                                  4.706800       3     14.120400  
CLK_gating                       21.180600       1     21.180600  b, h
DATA_SYNC_test_1                480.093616       1    480.093616  h, n
DLY1X1M            scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
                                  9.413600       2     18.827200  
INVX2M             scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
                                  3.530100       4     14.120400  
INVX4M             scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
                                  4.706800       2      9.413600  
INVXLM             scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
                                  3.530100      13     45.891301  
MUX_prescale                    204.745801       1    204.745801  h
PULSE_GEN_test_1                 38.831101       1     38.831101  h, n
RST_SYN_test_0                   65.895203       1     65.895203  h, n
RST_SYN_test_1                   65.895203       1     65.895203  h, n
RX_TOP_test_1                  2275.737858       1   2275.737858  h, n
Register_File_test_1           7088.441057       1   7088.441057  h, n
SYS_CTRL_test_1                 895.468725       1    895.468725  h, n
TOP_TX_DATA_LENGTH8_test_1     1360.265238       1   1360.265238  h, n
clock_divider_test_0            888.408522       1    888.408522  h, n
clock_divider_test_1            888.408522       1    888.408522  h, n
mux2X1_0                         11.767000       1     11.767000  h
mux2X1_1                         16.473801       1     16.473801  h
mux2X1_2                         11.767000       1     11.767000  h
mux2X1_3                         11.767000       1     11.767000  h
mux2X1_4                         11.767000       1     11.767000  h
mux2X1_5                         11.767000       1     11.767000  h
mux2X1_6                         11.767000       1     11.767000  h
-----------------------------------------------------------------------------
Total 26 references                                 28300.812509
1
#############################################################################
# Write out files
#############################################################################
write_file -format verilog -hierarchy -output netlists/$top_module.ddc
Writing verilog file '/home/IC/test4/Backend/DFT/netlists/SYS_TOP.ddc'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Changed instance name strt_glitch_chk_reg to strt_glitch_chk_reg_inst in module strt_check_RX_test_1. Please use the change_names command to make the correct changes before invoking the verilog writer.   (VO-1)
Warning: Changed instance name second_frame_reg to second_frame_reg_inst in module SYS_CTRL_test_1. Please use the change_names command to make the correct changes before invoking the verilog writer.   (VO-1)
1
write_file -format verilog -hierarchy -output netlists/$top_module.v
Writing verilog file '/home/IC/test4/Backend/DFT/netlists/SYS_TOP.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Changed instance name strt_glitch_chk_reg to strt_glitch_chk_reg_inst in module strt_check_RX_test_1. Please use the change_names command to make the correct changes before invoking the verilog writer.   (VO-1)
Warning: Changed instance name second_frame_reg to second_frame_reg_inst in module SYS_CTRL_test_1. Please use the change_names command to make the correct changes before invoking the verilog writer.   (VO-1)
1
write_sdf  sdf/$top_module.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/IC/test4/Backend/DFT/sdf/SYS_TOP.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
write_sdc  -nosplit sdc/$top_module.sdc
1
####################### reporting ##########################################
report_area -hierarchy > reports/area.rpt
report_power -hierarchy > reports/power.rpt
report_timing -max_paths 100 -delay_type min > reports/hold.rpt
report_timing -max_paths 100 -delay_type max > reports/setup.rpt
report_clock -attributes > reports/clocks.rpt
report_constraint -all_violators > reports/constraints_dft.rpt
report_port > reports/ports.rpt
dft_drc -coverage > reports/dft_drc_post_dft.rpt
################# starting graphical user interface #######################
#gui_start
exit

Memory usage for main task 325 Mbytes.
Memory usage for this session 325 Mbytes.
CPU usage for this session 18 seconds ( 0.01 hours ).

Thank you...
