Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Jul 29 11:42:03 2024
| Host         : NIBIB02135175DT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file final_block_wrapper_control_sets_placed.rpt
| Design       : final_block_wrapper
| Device       : xc7z007s
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   103 |
|    Minimum number of control sets                        |   103 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   267 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   103 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    17 |
| >= 6 to < 8        |     7 |
| >= 8 to < 10       |    20 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     6 |
| >= 16              |    42 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             478 |          127 |
| No           | No                    | Yes                    |             134 |           40 |
| No           | Yes                   | No                     |             281 |          120 |
| Yes          | No                    | No                     |            1101 |          276 |
| Yes          | No                    | Yes                    |              52 |           16 |
| Yes          | Yes                   | No                     |             279 |           76 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|               Clock Signal              |                                                                           Enable Signal                                                                          |                                                            Set/Reset Signal                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                               |                                                                                                                                        |                1 |              2 |         2.00 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                               |                                                                                                                                        |                1 |              2 |         2.00 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz |                                                                                                                                                                  | final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0     |                1 |              4 |         4.00 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                | final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                              |                1 |              4 |         4.00 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz |                                                                                                                                                                  | final_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                   |                1 |              4 |         4.00 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                            | final_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                     |                1 |              4 |         4.00 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz |                                                                                                                                                                  | final_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                   |                1 |              4 |         4.00 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz |                                                                                                                                                                  | final_block_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0     |                2 |              4 |         2.00 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz |                                                                                                                                                                  | final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                      |                2 |              4 |         2.00 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz |                                                                                                                                                                  | final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0 |                2 |              4 |         2.00 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz |                                                                                                                                                                  | final_block_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0 |                2 |              4 |         2.00 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz |                                                                                                                                                                  | final_block_i/rst_clk_wiz_0_40M/U0/EXT_LPF/lpf_int                                                                                     |                1 |              4 |         4.00 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                            | final_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                     |                1 |              4 |         4.00 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                          | final_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                1 |              4 |         4.00 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                          | final_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                1 |              4 |         4.00 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                 | final_block_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                2 |              5 |         2.50 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                  | final_block_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                2 |              5 |         2.50 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                  | final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                1 |              5 |         5.00 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                 | final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                2 |              5 |         2.50 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/PS7_i[0]                                                                              | final_block_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/ar.ar_pipe/SR[0]                                                       |                2 |              6 |         3.00 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg[0]                                                                      | final_block_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/ar.ar_pipe/SR[0]                                                       |                2 |              6 |         3.00 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/rst_clk_wiz_0_40M/U0/SEQ/seq_cnt_en                                                                                                                | final_block_i/rst_clk_wiz_0_40M/U0/SEQ/SEQ_COUNTER/clear                                                                               |                1 |              6 |         6.00 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s01_mmu/inst/gen_write.w_cnt[5]_i_1_n_0                                                                                           | final_block_i/ps7_0_axi_periph/s01_mmu/inst/register_slice_inst/ar.ar_pipe/SR[0]                                                       |                3 |              6 |         2.00 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s01_mmu/inst/register_slice_inst/aw.aw_pipe/PS7_i[0]                                                                              | final_block_i/ps7_0_axi_periph/s01_mmu/inst/register_slice_inst/ar.ar_pipe/SR[0]                                                       |                2 |              6 |         3.00 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s01_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg[0]                                                                      | final_block_i/ps7_0_axi_periph/s01_mmu/inst/register_slice_inst/ar.ar_pipe/SR[0]                                                       |                2 |              6 |         3.00 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt[5]_i_1_n_0                                                                                           | final_block_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/ar.ar_pipe/SR[0]                                                       |                3 |              6 |         2.00 |
|  final_block_i/clk_wiz_0/inst/clk_42MHz | final_block_i/Top_level_0/U0/cycle_3/current_sin_value[7]_i_1__1_n_0                                                                                             |                                                                                                                                        |                5 |              8 |         1.60 |
|  final_block_i/clk_wiz_0/inst/clk_42MHz | final_block_i/Top_level_0/U0/cycle_4/current_sin_value[7]_i_1__2_n_0                                                                                             |                                                                                                                                        |                6 |              8 |         1.33 |
|  final_block_i/clk_wiz_0/inst/clk_42MHz | final_block_i/Top_level_0/U0/cycle_1/current_sin_value[7]_i_1_n_0                                                                                                |                                                                                                                                        |                5 |              8 |         1.60 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s00_mmu/inst/decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                               | final_block_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/ar.ar_pipe/SR[0]                                                       |                3 |              8 |         2.67 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                               | final_block_i/ps7_0_axi_periph/s01_mmu/inst/register_slice_inst/ar.ar_pipe/SR[0]                                                       |                2 |              8 |         4.00 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                        | final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]          |                3 |              8 |         2.67 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                        | final_block_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]          |                3 |              8 |         2.67 |
|  final_block_i/clk_wiz_0/inst/clk_42MHz | final_block_i/Top_level_0/U0/cycle_2/current_sin_value[7]_i_1__0_n_0                                                                                             |                                                                                                                                        |                5 |              8 |         1.60 |
|  final_block_i/clk_wiz_0/inst/clk_42MHz | final_block_i/Top_level_0/U0/cycle_2/timing_value1_carry__0_n_0                                                                                                  | reset_IBUF                                                                                                                             |                3 |              9 |         3.00 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                  |                                                                                                                                        |                2 |              9 |         4.50 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0]      |                                                                                                                                        |                4 |              9 |         2.25 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1_n_0 |                                                                                                                                        |                2 |              9 |         4.50 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]      |                                                                                                                                        |                4 |              9 |         2.25 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                  |                                                                                                                                        |                2 |              9 |         4.50 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1_n_0 |                                                                                                                                        |                4 |              9 |         2.25 |
|  final_block_i/clk_wiz_0/inst/clk_42MHz | final_block_i/Top_level_0/U0/cycle_3/timing_value1_carry__0_n_0                                                                                                  | reset_IBUF                                                                                                                             |                3 |              9 |         3.00 |
|  final_block_i/clk_wiz_0/inst/clk_42MHz | final_block_i/Top_level_0/U0/cycle_4/timing_value1_carry__0_n_0                                                                                                  | reset_IBUF                                                                                                                             |                4 |              9 |         2.25 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]      |                                                                                                                                        |                4 |              9 |         2.25 |
|  final_block_i/clk_wiz_0/inst/clk_42MHz | final_block_i/Top_level_0/U0/cycle_1/sel                                                                                                                         | reset_IBUF                                                                                                                             |                2 |              9 |         4.50 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]      |                                                                                                                                        |                3 |              9 |         3.00 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz |                                                                                                                                                                  | final_block_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                5 |             10 |         2.00 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz |                                                                                                                                                                  | final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                4 |             10 |         2.50 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz |                                                                                                                                                                  | final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                              |                5 |             10 |         2.00 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                          | final_block_i/ps7_0_axi_periph/s01_mmu/inst/register_slice_inst/ar.ar_pipe/SR[0]                                                       |                2 |             12 |         6.00 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/ar.ar_pipe/gen_axi.gen_read.s_axi_rvalid_i                                                       | final_block_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/ar.ar_pipe/SR[0]                                                       |                3 |             12 |         4.00 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s00_mmu/inst/decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                          | final_block_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/ar.ar_pipe/SR[0]                                                       |                2 |             12 |         6.00 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s01_mmu/inst/register_slice_inst/ar.ar_pipe/gen_axi.gen_read.s_axi_rvalid_i                                                       | final_block_i/ps7_0_axi_periph/s01_mmu/inst/register_slice_inst/ar.ar_pipe/SR[0]                                                       |                6 |             12 |         2.00 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                            |                                                                                                                                        |                4 |             13 |         3.25 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                            |                                                                                                                                        |                4 |             13 |         3.25 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz |                                                                                                                                                                  | final_block_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/ar.ar_pipe/SR[0]                                                       |                7 |             14 |         2.00 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz |                                                                                                                                                                  | final_block_i/ps7_0_axi_periph/s01_mmu/inst/register_slice_inst/ar.ar_pipe/SR[0]                                                       |                7 |             14 |         2.00 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                             |                                                                                                                                        |                3 |             14 |         4.67 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                    |                                                                                                                                        |                3 |             14 |         4.67 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                             |                                                                                                                                        |                3 |             14 |         4.67 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                    |                                                                                                                                        |                3 |             14 |         4.67 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz |                                                                                                                                                                  | final_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                              |                4 |             16 |         4.00 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/XADC_interpreter_2_0/U0/FSM_onehot_state_reg_n_0_[2]                                                                                               | reset_IBUF                                                                                                                             |                4 |             16 |         4.00 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/XADC_interpreter_2_0/U0/adc_value0                                                                                                                 |                                                                                                                                        |                2 |             16 |         8.00 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                          |                                                                                                                                        |                6 |             16 |         2.67 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                    | final_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                4 |             16 |         4.00 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                |                                                                                                                                        |                3 |             16 |         5.33 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                |                                                                                                                                        |                3 |             16 |         5.33 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                     | final_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                3 |             17 |         5.67 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                       | final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                              |                7 |             20 |         2.86 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                      |                                                                                                                                        |               10 |             23 |         2.30 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                      |                                                                                                                                        |                9 |             23 |         2.56 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  |                                                                                                                                        |                9 |             23 |         2.56 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  |                                                                                                                                        |                9 |             23 |         2.56 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                    | final_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                6 |             32 |         5.33 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz |                                                                                                                                                                  | final_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                              |               11 |             32 |         2.91 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz |                                                                                                                                                                  | final_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                9 |             32 |         3.56 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                     | final_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                5 |             32 |         6.40 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                               |                                                                                                                                        |                9 |             34 |         3.78 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                         |                                                                                                                                        |                6 |             34 |         5.67 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                               |                                                                                                                                        |                9 |             34 |         3.78 |
|  final_block_i/clk_wiz_0/inst/clk_84MHz | final_block_i/Top_level_0/U0/LED_Pulse_4/E[0]                                                                                                                    |                                                                                                                                        |               12 |             39 |         3.25 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                      |                                                                                                                                        |                9 |             46 |         5.11 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                    |                                                                                                                                        |                8 |             46 |         5.75 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                  |                                                                                                                                        |               12 |             46 |         3.83 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]      |                                                                                                                                        |                9 |             46 |         5.11 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                      |                                                                                                                                        |                8 |             46 |         5.75 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                  |                                                                                                                                        |               13 |             46 |         3.54 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                  |                                                                                                                                        |                9 |             46 |         5.11 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                  |                                                                                                                                        |               10 |             46 |         4.60 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s01_mmu/inst/register_slice_inst/ar.ar_pipe/mr_axi_arvalid                                                                        |                                                                                                                                        |                7 |             47 |         6.71 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz |                                                                                                                                                                  | final_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |               13 |             47 |         3.62 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                    |                                                                                                                                        |                8 |             47 |         5.88 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/m_valid_i_reg_inv_0                                                                   |                                                                                                                                        |               14 |             47 |         3.36 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                             |                                                                                                                                        |               11 |             47 |         4.27 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s01_mmu/inst/register_slice_inst/aw.aw_pipe/m_valid_i_reg_inv_0                                                                   |                                                                                                                                        |               10 |             47 |         4.70 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                    |                                                                                                                                        |                8 |             47 |         5.88 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/ar.ar_pipe/mr_axi_arvalid                                                                        |                                                                                                                                        |                8 |             47 |         5.88 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz | final_block_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                             |                                                                                                                                        |               11 |             47 |         4.27 |
|  final_block_i/clk_wiz_0/inst/clk_42MHz |                                                                                                                                                                  | reset_IBUF                                                                                                                             |               16 |             64 |         4.00 |
|  final_block_i/clk_wiz_0/inst/clk_84MHz |                                                                                                                                                                  | reset_IBUF                                                                                                                             |               22 |             65 |         2.95 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz |                                                                                                                                                                  | reset_IBUF                                                                                                                             |               45 |             69 |         1.53 |
|  final_block_i/clk_wiz_0/inst/clk_40MHz |                                                                                                                                                                  |                                                                                                                                        |              128 |            479 |         3.74 |
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


