{"top":"global.TestsCircuit_nand_4_SInt_SIntType",
"namespaces":{
  "global":{
    "modules":{
      "Invert4_wrapped":{
        "type":["Record",[
          ["I",["Array",4,"BitIn"]],
          ["O",["Array",4,"Bit"]]
        ]],
        "instances":{
          "inst0":{
            "genref":"coreir.not",
            "genargs":{"width":["Int",4]}
          }
        },
        "connections":[
          ["self.I","inst0.in"],
          ["self.O","inst0.out"]
        ]
      },
      "NAnd24":{
        "type":["Record",[
          ["I0",["Array",4,"BitIn"]],
          ["I1",["Array",4,"BitIn"]],
          ["O",["Array",4,"Bit"]]
        ]],
        "instances":{
          "inst0":{
            "modref":"global.Invert4_wrapped"
          },
          "inst1":{
            "modref":"global.and4_wrapped"
          }
        },
        "connections":[
          ["inst1.O","inst0.I"],
          ["self.O","inst0.O"],
          ["self.I0","inst1.I0"],
          ["self.I1","inst1.I1"]
        ]
      },
      "TestsCircuit_nand_4_SInt_SIntType":{
        "type":["Record",[
          ["I0",["Array",4,"BitIn"]],
          ["I1",["Array",4,"BitIn"]],
          ["O0",["Array",4,"Bit"]],
          ["O1",["Array",4,"Bit"]]
        ]],
        "instances":{
          "const_0_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'h0"]}
          },
          "inst0":{
            "modref":"global.NAnd24"
          }
        },
        "connections":[
          ["self.O1","const_0_4.out"],
          ["self.I0","inst0.I0"],
          ["self.I1","inst0.I1"],
          ["self.O0","inst0.O"]
        ]
      },
      "and4_wrapped":{
        "type":["Record",[
          ["I0",["Array",4,"BitIn"]],
          ["I1",["Array",4,"BitIn"]],
          ["O",["Array",4,"Bit"]]
        ]],
        "instances":{
          "inst0":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",4]}
          }
        },
        "connections":[
          ["self.I0","inst0.in0"],
          ["self.I1","inst0.in1"],
          ["self.O","inst0.out"]
        ]
      }
    }
  }
}
}