{"position": "Verification Engineer", "company": "Intel Corporation", "profiles": ["Experience Sr. Design Verification Engineer Intel Corporation September 2010  \u2013 Present (5 years) Santa Clara, California * Verification of Reset and Power Management features for Xeon Phi\u2122 - Intel\u00ae Many Integrated Core (Intel\u00ae MIC) products Design Verification Engineer Intel Corporation August 2008  \u2013  September 2010  (2 years 2 months) Santa Clara, California * Responsible for verification of graphics funtional units. \n* Developed testplans, post processing scripts and Specman verification environment. Component Design Engineer Intel Corporation January 2006  \u2013  July 2008  (2 years 7 months) Folsom, California * Responsible for 2D Graphics Block integration and verification of 2D Display units. \n* Involved in developing test plans, verification environment and post processing scripts for debug of display units. Sr. Design Verification Engineer Intel Corporation September 2010  \u2013 Present (5 years) Santa Clara, California * Verification of Reset and Power Management features for Xeon Phi\u2122 - Intel\u00ae Many Integrated Core (Intel\u00ae MIC) products Sr. Design Verification Engineer Intel Corporation September 2010  \u2013 Present (5 years) Santa Clara, California * Verification of Reset and Power Management features for Xeon Phi\u2122 - Intel\u00ae Many Integrated Core (Intel\u00ae MIC) products Design Verification Engineer Intel Corporation August 2008  \u2013  September 2010  (2 years 2 months) Santa Clara, California * Responsible for verification of graphics funtional units. \n* Developed testplans, post processing scripts and Specman verification environment. Design Verification Engineer Intel Corporation August 2008  \u2013  September 2010  (2 years 2 months) Santa Clara, California * Responsible for verification of graphics funtional units. \n* Developed testplans, post processing scripts and Specman verification environment. Component Design Engineer Intel Corporation January 2006  \u2013  July 2008  (2 years 7 months) Folsom, California * Responsible for 2D Graphics Block integration and verification of 2D Display units. \n* Involved in developing test plans, verification environment and post processing scripts for debug of display units. Component Design Engineer Intel Corporation January 2006  \u2013  July 2008  (2 years 7 months) Folsom, California * Responsible for 2D Graphics Block integration and verification of 2D Display units. \n* Involved in developing test plans, verification environment and post processing scripts for debug of display units. Skills Verilog ASIC IC VLSI Semiconductors SystemVerilog RTL design Debugging CMOS EDA Skills  Verilog ASIC IC VLSI Semiconductors SystemVerilog RTL design Debugging CMOS EDA Verilog ASIC IC VLSI Semiconductors SystemVerilog RTL design Debugging CMOS EDA Verilog ASIC IC VLSI Semiconductors SystemVerilog RTL design Debugging CMOS EDA Education Arizona State University MS,  Electronics 2003  \u2013 2005 Arizona State University MS,  Electronics 2003  \u2013 2005 Arizona State University MS,  Electronics 2003  \u2013 2005 Arizona State University MS,  Electronics 2003  \u2013 2005 ", "Summary Validation and Verification, often misinterpreted as one unique task, are in fact two complementary approaches to proving the correctness of a system. Whether in a software or a hardware environment, verifying the behaviour of a system does not ensure its validation. \n \nI consider holding both responsibilities being key to understand a system as a hole whilst proving behavioural and performance of its components, broken down to a very refined granularity. Furthermore, this means enforcing both a top-down and a bottom-up bring approach, therefore granting the technical knowledge required to work on detailed concept/design refining and allowing long-term verification tools re-factoring. \n \nSome simply say 'Test Engineer' where I see an extremely complex and delicate combination of tasks, spanning over high-level concept validation to low-level component verification, providing proper verification environment and tooling to ensure high standards and quality. Summary Validation and Verification, often misinterpreted as one unique task, are in fact two complementary approaches to proving the correctness of a system. Whether in a software or a hardware environment, verifying the behaviour of a system does not ensure its validation. \n \nI consider holding both responsibilities being key to understand a system as a hole whilst proving behavioural and performance of its components, broken down to a very refined granularity. Furthermore, this means enforcing both a top-down and a bottom-up bring approach, therefore granting the technical knowledge required to work on detailed concept/design refining and allowing long-term verification tools re-factoring. \n \nSome simply say 'Test Engineer' where I see an extremely complex and delicate combination of tasks, spanning over high-level concept validation to low-level component verification, providing proper verification environment and tooling to ensure high standards and quality. Validation and Verification, often misinterpreted as one unique task, are in fact two complementary approaches to proving the correctness of a system. Whether in a software or a hardware environment, verifying the behaviour of a system does not ensure its validation. \n \nI consider holding both responsibilities being key to understand a system as a hole whilst proving behavioural and performance of its components, broken down to a very refined granularity. Furthermore, this means enforcing both a top-down and a bottom-up bring approach, therefore granting the technical knowledge required to work on detailed concept/design refining and allowing long-term verification tools re-factoring. \n \nSome simply say 'Test Engineer' where I see an extremely complex and delicate combination of tasks, spanning over high-level concept validation to low-level component verification, providing proper verification environment and tooling to ensure high standards and quality. Validation and Verification, often misinterpreted as one unique task, are in fact two complementary approaches to proving the correctness of a system. Whether in a software or a hardware environment, verifying the behaviour of a system does not ensure its validation. \n \nI consider holding both responsibilities being key to understand a system as a hole whilst proving behavioural and performance of its components, broken down to a very refined granularity. Furthermore, this means enforcing both a top-down and a bottom-up bring approach, therefore granting the technical knowledge required to work on detailed concept/design refining and allowing long-term verification tools re-factoring. \n \nSome simply say 'Test Engineer' where I see an extremely complex and delicate combination of tasks, spanning over high-level concept validation to low-level component verification, providing proper verification environment and tooling to ensure high standards and quality. Experience Pre-silicon Validation & Verification Engineer Intel Corporation November 2013  \u2013 Present (1 year 10 months) Munich Area, Germany At the heart of the Firmware development team, and together with the digital design team, verification and validation of a system, broken down to its components, is the key to delivering a product which exceeds expectation in stability and quality. From proving the correctness of a concept to validating the behaviour and verifying the implementation of each module derived from this abstraction, my work spans over a myriad technical fields in order to provide the best tools, methodologies and feedback to ensure the high standards we aim for. Analog and Mixed Signal Design Trainee Intel Corporation March 2013  \u2013  August 2013  (6 months) Munich Area, Germany [ Master's Thesis ]  \nThe purpose of this Master's research work is to identify and, if possible, quantify the correlation between power consumption and clock jitter regarding different VCO topologies in 28nm technology. Component Verification Engineer Intel Corporation August 2011  \u2013  August 2012  (1 year 1 month) Munich Area, Germany [ Volunteered Internship ] \nI have been designing a completely automated test environment including instrument and chip control (GPIB, SCPI, Lauterbach) and automated report generation (Excel, XML) as well as conducting verification of the Audio macro (DSP, DAC, Buffers and Amplifiers). I also worked on some different macros of the baseband chipset by setting up a Bluetooth 3.0 demonstration platform for some clients or by creating testcases for the FM Radio macro. Web Consultant Avisor Vigimedia May 2010  \u2013  August 2010  (4 months) Lyon Area, France [ Internship & Part-time Job ] \nI worked within the Avisor\u2019s team, developing Business to Business web applications, on different projects such as database and server maintenance, web development, and managing subcontractors, having the responsibility to solve internal issues as well as to assist the current team of developers. Web Developer Ar'sc\u00e8ne Evolutions October 2009  \u2013  December 2009  (3 months) Cannes Area, France [ Part-time job ] IT Consultant Altair Development July 2009  \u2013  July 2009  (1 month) Sophia Antipolis, Nice Area, France [ Volunteered Internship ] \nI provided support for hardware or software issue within the company. I had to maintain the servers, compute clusters and network operation and support the employees in their daily IT infrastructure issues. This was a volunteered internship in order to gain experience. Checkout Assistant Monoprix July 2007  \u2013  August 2007  (2 months) Marseille Area, France [ Summer Job ] Gardener Assistant Eric Corporandy S.A.R.L July 2006  \u2013  July 2006  (1 month) Mougins Area, France [ Summer Job ] Pre-silicon Validation & Verification Engineer Intel Corporation November 2013  \u2013 Present (1 year 10 months) Munich Area, Germany At the heart of the Firmware development team, and together with the digital design team, verification and validation of a system, broken down to its components, is the key to delivering a product which exceeds expectation in stability and quality. From proving the correctness of a concept to validating the behaviour and verifying the implementation of each module derived from this abstraction, my work spans over a myriad technical fields in order to provide the best tools, methodologies and feedback to ensure the high standards we aim for. Pre-silicon Validation & Verification Engineer Intel Corporation November 2013  \u2013 Present (1 year 10 months) Munich Area, Germany At the heart of the Firmware development team, and together with the digital design team, verification and validation of a system, broken down to its components, is the key to delivering a product which exceeds expectation in stability and quality. From proving the correctness of a concept to validating the behaviour and verifying the implementation of each module derived from this abstraction, my work spans over a myriad technical fields in order to provide the best tools, methodologies and feedback to ensure the high standards we aim for. Analog and Mixed Signal Design Trainee Intel Corporation March 2013  \u2013  August 2013  (6 months) Munich Area, Germany [ Master's Thesis ]  \nThe purpose of this Master's research work is to identify and, if possible, quantify the correlation between power consumption and clock jitter regarding different VCO topologies in 28nm technology. Analog and Mixed Signal Design Trainee Intel Corporation March 2013  \u2013  August 2013  (6 months) Munich Area, Germany [ Master's Thesis ]  \nThe purpose of this Master's research work is to identify and, if possible, quantify the correlation between power consumption and clock jitter regarding different VCO topologies in 28nm technology. Component Verification Engineer Intel Corporation August 2011  \u2013  August 2012  (1 year 1 month) Munich Area, Germany [ Volunteered Internship ] \nI have been designing a completely automated test environment including instrument and chip control (GPIB, SCPI, Lauterbach) and automated report generation (Excel, XML) as well as conducting verification of the Audio macro (DSP, DAC, Buffers and Amplifiers). I also worked on some different macros of the baseband chipset by setting up a Bluetooth 3.0 demonstration platform for some clients or by creating testcases for the FM Radio macro. Component Verification Engineer Intel Corporation August 2011  \u2013  August 2012  (1 year 1 month) Munich Area, Germany [ Volunteered Internship ] \nI have been designing a completely automated test environment including instrument and chip control (GPIB, SCPI, Lauterbach) and automated report generation (Excel, XML) as well as conducting verification of the Audio macro (DSP, DAC, Buffers and Amplifiers). I also worked on some different macros of the baseband chipset by setting up a Bluetooth 3.0 demonstration platform for some clients or by creating testcases for the FM Radio macro. Web Consultant Avisor Vigimedia May 2010  \u2013  August 2010  (4 months) Lyon Area, France [ Internship & Part-time Job ] \nI worked within the Avisor\u2019s team, developing Business to Business web applications, on different projects such as database and server maintenance, web development, and managing subcontractors, having the responsibility to solve internal issues as well as to assist the current team of developers. Web Consultant Avisor Vigimedia May 2010  \u2013  August 2010  (4 months) Lyon Area, France [ Internship & Part-time Job ] \nI worked within the Avisor\u2019s team, developing Business to Business web applications, on different projects such as database and server maintenance, web development, and managing subcontractors, having the responsibility to solve internal issues as well as to assist the current team of developers. Web Developer Ar'sc\u00e8ne Evolutions October 2009  \u2013  December 2009  (3 months) Cannes Area, France [ Part-time job ] Web Developer Ar'sc\u00e8ne Evolutions October 2009  \u2013  December 2009  (3 months) Cannes Area, France [ Part-time job ] IT Consultant Altair Development July 2009  \u2013  July 2009  (1 month) Sophia Antipolis, Nice Area, France [ Volunteered Internship ] \nI provided support for hardware or software issue within the company. I had to maintain the servers, compute clusters and network operation and support the employees in their daily IT infrastructure issues. This was a volunteered internship in order to gain experience. IT Consultant Altair Development July 2009  \u2013  July 2009  (1 month) Sophia Antipolis, Nice Area, France [ Volunteered Internship ] \nI provided support for hardware or software issue within the company. I had to maintain the servers, compute clusters and network operation and support the employees in their daily IT infrastructure issues. This was a volunteered internship in order to gain experience. Checkout Assistant Monoprix July 2007  \u2013  August 2007  (2 months) Marseille Area, France [ Summer Job ] Checkout Assistant Monoprix July 2007  \u2013  August 2007  (2 months) Marseille Area, France [ Summer Job ] Gardener Assistant Eric Corporandy S.A.R.L July 2006  \u2013  July 2006  (1 month) Mougins Area, France [ Summer Job ] Gardener Assistant Eric Corporandy S.A.R.L July 2006  \u2013  July 2006  (1 month) Mougins Area, France [ Summer Job ] Languages French Native or bilingual proficiency English Full professional proficiency Spanish Limited working proficiency German Elementary proficiency French Native or bilingual proficiency English Full professional proficiency Spanish Limited working proficiency German Elementary proficiency French Native or bilingual proficiency English Full professional proficiency Spanish Limited working proficiency German Elementary proficiency Native or bilingual proficiency Full professional proficiency Limited working proficiency Elementary proficiency Skills Matlab C++ Electronics VHDL Analog ModelSim Mixed Signal Microcontrollers LaTeX Microelectronics Cadence Embedded Systems Python Debugging Firmware Unix Mathematics Bluetooth Project Management Signal Processing Digital Electronics RTOS Automatic Control... Network Architecture Instrumentation Formal Verification ClearCase Design Patterns Test Driven Development Agile Methodologies Testing SoC See 17+ \u00a0 \u00a0 See less Skills  Matlab C++ Electronics VHDL Analog ModelSim Mixed Signal Microcontrollers LaTeX Microelectronics Cadence Embedded Systems Python Debugging Firmware Unix Mathematics Bluetooth Project Management Signal Processing Digital Electronics RTOS Automatic Control... Network Architecture Instrumentation Formal Verification ClearCase Design Patterns Test Driven Development Agile Methodologies Testing SoC See 17+ \u00a0 \u00a0 See less Matlab C++ Electronics VHDL Analog ModelSim Mixed Signal Microcontrollers LaTeX Microelectronics Cadence Embedded Systems Python Debugging Firmware Unix Mathematics Bluetooth Project Management Signal Processing Digital Electronics RTOS Automatic Control... Network Architecture Instrumentation Formal Verification ClearCase Design Patterns Test Driven Development Agile Methodologies Testing SoC See 17+ \u00a0 \u00a0 See less Matlab C++ Electronics VHDL Analog ModelSim Mixed Signal Microcontrollers LaTeX Microelectronics Cadence Embedded Systems Python Debugging Firmware Unix Mathematics Bluetooth Project Management Signal Processing Digital Electronics RTOS Automatic Control... Network Architecture Instrumentation Formal Verification ClearCase Design Patterns Test Driven Development Agile Methodologies Testing SoC See 17+ \u00a0 \u00a0 See less Education Ecole sup\u00e9rieure de Chimie Physique Electronique de Lyon / CPE Lyon Master's degree,  Microelectronics 2010  \u2013 2013 Ecole sup\u00e9rieure de Chimie Physique Electronique de Lyon / CPE Lyon Bachelor's degree,  Electronics and Telecommunications 2007  \u2013 2010 Institut Stanislas Cannes Baccalaur\u00e9at,  Science 2001  \u2013 2007 Passed with distinction. Ecole sup\u00e9rieure de Chimie Physique Electronique de Lyon / CPE Lyon Master's degree,  Microelectronics 2010  \u2013 2013 Ecole sup\u00e9rieure de Chimie Physique Electronique de Lyon / CPE Lyon Master's degree,  Microelectronics 2010  \u2013 2013 Ecole sup\u00e9rieure de Chimie Physique Electronique de Lyon / CPE Lyon Master's degree,  Microelectronics 2010  \u2013 2013 Ecole sup\u00e9rieure de Chimie Physique Electronique de Lyon / CPE Lyon Bachelor's degree,  Electronics and Telecommunications 2007  \u2013 2010 Ecole sup\u00e9rieure de Chimie Physique Electronique de Lyon / CPE Lyon Bachelor's degree,  Electronics and Telecommunications 2007  \u2013 2010 Ecole sup\u00e9rieure de Chimie Physique Electronique de Lyon / CPE Lyon Bachelor's degree,  Electronics and Telecommunications 2007  \u2013 2010 Institut Stanislas Cannes Baccalaur\u00e9at,  Science 2001  \u2013 2007 Passed with distinction. Institut Stanislas Cannes Baccalaur\u00e9at,  Science 2001  \u2013 2007 Passed with distinction. Institut Stanislas Cannes Baccalaur\u00e9at,  Science 2001  \u2013 2007 Passed with distinction. Honors & Awards ", "Summary More than 13 years of experience doing verification of Intel products including: communication devices, microprocessors, bios and microcode, in all development stages: pre-silicon, emulation and post-silicon. Due to business needs I had the opportunity of developing hardware, software and verification environments. Authorized to work in the US for any employer. Summary More than 13 years of experience doing verification of Intel products including: communication devices, microprocessors, bios and microcode, in all development stages: pre-silicon, emulation and post-silicon. Due to business needs I had the opportunity of developing hardware, software and verification environments. Authorized to work in the US for any employer. More than 13 years of experience doing verification of Intel products including: communication devices, microprocessors, bios and microcode, in all development stages: pre-silicon, emulation and post-silicon. Due to business needs I had the opportunity of developing hardware, software and verification environments. Authorized to work in the US for any employer. More than 13 years of experience doing verification of Intel products including: communication devices, microprocessors, bios and microcode, in all development stages: pre-silicon, emulation and post-silicon. Due to business needs I had the opportunity of developing hardware, software and verification environments. Authorized to work in the US for any employer. Experience Co-founder and Chief Financial Officer 2XLA LLC November 2011  \u2013  October 2014  (3 years) Santa Barbara, California, U.S 2XLA is a start-up specialized on developing mobile apps using Augmented Reality. The first app was launched on December 2012. Emulation Design Engineer Intel Corporation November 2012  \u2013  April 2014  (1 year 6 months) Santa Clara, California, U.S Enabled bios in emulation platform for one Intel product, revolutionized the process so that random configurations could be enabled. We were awarded with a Division Team Award. \n \n Design Verification Engineer Intel Corporation 2010  \u2013  November 2012  (2 years) Santa Clara, California, USA. RTL Pre-silicon functional validation of a high speed interface for x86 microprocessor, using Specman and in house tools. Team Leader Intel Corporation January 2010  \u2013  July 2010  (7 months) Santa Clara, california, us Team Leader of a small across sites group of 5 persons responsible for delivering a random test tool generator for Intel Itanium processors. Developed this at the same time that I was doing Microcode Validation for x86 processors, worked under an aggressive schedule, but we manage to have the tool ready. Microcode Verification Engineer Intel Corporation 2007  \u2013  2010  (3 years) Santa Clara, California, USA Functional verification of microcode for x86 microprocessor using in house tools. I was the top bug finder in my cluster. Software Developer Intel Corporation 2004  \u2013  2007  (3 years) Guadalajara Area, Mexico Developer and tester a C++ API and GUI for configuring pre and post-silicon Intel devices using Visual Studio. Approximately 65,000 lines of code, multithread, high performance, used in different sites, with several users, it was the main tool to enable post-silicon validation. It is still in use, after 10 years. System Verification Engineer Intel Corporation 2003  \u2013  2004  (1 year) multiple sites Post-silicon IA32 system validation: hardware debugger, fixer and tester of Intel platforms, using Intel operating systems and tools, main focus on power validation. Found creative ways for fixing the hardware. Verification Environment Architect Intel Corporation 2002  \u2013  2003  (1 year) Guadalajara Area, Mexico During one year, I performed as a RTL fullchip verification environment architect. Developer and tester of a testbench for testing Intel devices using hardware descriptive languages. Improved programmability compared to previous projects. Design Engineer Intel Corporation 2001  \u2013  2002  (1 year) Guadalajara Area, Mexico RTL designer for a small block in a SONET/SDH communication device using hardware descriptive language. Design Engineer Intel Corporation October 2000  \u2013  2001  (1 year) Multiple Sites Pre-silicon and Post-silicon functional verification of T1/E1 communication device using Intel proprietary scripts Co-founder and Chief Financial Officer 2XLA LLC November 2011  \u2013  October 2014  (3 years) Santa Barbara, California, U.S 2XLA is a start-up specialized on developing mobile apps using Augmented Reality. The first app was launched on December 2012. Co-founder and Chief Financial Officer 2XLA LLC November 2011  \u2013  October 2014  (3 years) Santa Barbara, California, U.S 2XLA is a start-up specialized on developing mobile apps using Augmented Reality. The first app was launched on December 2012. Emulation Design Engineer Intel Corporation November 2012  \u2013  April 2014  (1 year 6 months) Santa Clara, California, U.S Enabled bios in emulation platform for one Intel product, revolutionized the process so that random configurations could be enabled. We were awarded with a Division Team Award. \n \n Emulation Design Engineer Intel Corporation November 2012  \u2013  April 2014  (1 year 6 months) Santa Clara, California, U.S Enabled bios in emulation platform for one Intel product, revolutionized the process so that random configurations could be enabled. We were awarded with a Division Team Award. \n \n Design Verification Engineer Intel Corporation 2010  \u2013  November 2012  (2 years) Santa Clara, California, USA. RTL Pre-silicon functional validation of a high speed interface for x86 microprocessor, using Specman and in house tools. Design Verification Engineer Intel Corporation 2010  \u2013  November 2012  (2 years) Santa Clara, California, USA. RTL Pre-silicon functional validation of a high speed interface for x86 microprocessor, using Specman and in house tools. Team Leader Intel Corporation January 2010  \u2013  July 2010  (7 months) Santa Clara, california, us Team Leader of a small across sites group of 5 persons responsible for delivering a random test tool generator for Intel Itanium processors. Developed this at the same time that I was doing Microcode Validation for x86 processors, worked under an aggressive schedule, but we manage to have the tool ready. Team Leader Intel Corporation January 2010  \u2013  July 2010  (7 months) Santa Clara, california, us Team Leader of a small across sites group of 5 persons responsible for delivering a random test tool generator for Intel Itanium processors. Developed this at the same time that I was doing Microcode Validation for x86 processors, worked under an aggressive schedule, but we manage to have the tool ready. Microcode Verification Engineer Intel Corporation 2007  \u2013  2010  (3 years) Santa Clara, California, USA Functional verification of microcode for x86 microprocessor using in house tools. I was the top bug finder in my cluster. Microcode Verification Engineer Intel Corporation 2007  \u2013  2010  (3 years) Santa Clara, California, USA Functional verification of microcode for x86 microprocessor using in house tools. I was the top bug finder in my cluster. Software Developer Intel Corporation 2004  \u2013  2007  (3 years) Guadalajara Area, Mexico Developer and tester a C++ API and GUI for configuring pre and post-silicon Intel devices using Visual Studio. Approximately 65,000 lines of code, multithread, high performance, used in different sites, with several users, it was the main tool to enable post-silicon validation. It is still in use, after 10 years. Software Developer Intel Corporation 2004  \u2013  2007  (3 years) Guadalajara Area, Mexico Developer and tester a C++ API and GUI for configuring pre and post-silicon Intel devices using Visual Studio. Approximately 65,000 lines of code, multithread, high performance, used in different sites, with several users, it was the main tool to enable post-silicon validation. It is still in use, after 10 years. System Verification Engineer Intel Corporation 2003  \u2013  2004  (1 year) multiple sites Post-silicon IA32 system validation: hardware debugger, fixer and tester of Intel platforms, using Intel operating systems and tools, main focus on power validation. Found creative ways for fixing the hardware. System Verification Engineer Intel Corporation 2003  \u2013  2004  (1 year) multiple sites Post-silicon IA32 system validation: hardware debugger, fixer and tester of Intel platforms, using Intel operating systems and tools, main focus on power validation. Found creative ways for fixing the hardware. Verification Environment Architect Intel Corporation 2002  \u2013  2003  (1 year) Guadalajara Area, Mexico During one year, I performed as a RTL fullchip verification environment architect. Developer and tester of a testbench for testing Intel devices using hardware descriptive languages. Improved programmability compared to previous projects. Verification Environment Architect Intel Corporation 2002  \u2013  2003  (1 year) Guadalajara Area, Mexico During one year, I performed as a RTL fullchip verification environment architect. Developer and tester of a testbench for testing Intel devices using hardware descriptive languages. Improved programmability compared to previous projects. Design Engineer Intel Corporation 2001  \u2013  2002  (1 year) Guadalajara Area, Mexico RTL designer for a small block in a SONET/SDH communication device using hardware descriptive language. Design Engineer Intel Corporation 2001  \u2013  2002  (1 year) Guadalajara Area, Mexico RTL designer for a small block in a SONET/SDH communication device using hardware descriptive language. Design Engineer Intel Corporation October 2000  \u2013  2001  (1 year) Multiple Sites Pre-silicon and Post-silicon functional verification of T1/E1 communication device using Intel proprietary scripts Design Engineer Intel Corporation October 2000  \u2013  2001  (1 year) Multiple Sites Pre-silicon and Post-silicon functional verification of T1/E1 communication device using Intel proprietary scripts Languages Spanish English Spanish English Spanish English Skills Validation Computer System... Test Validation Software Development Emulation Bios Software Software Engineering Software Design Microcode Microprocessors Silicon Validation Automation Small Business Programming Languages Hardware Hardware Architecture Hardware Diagnostics Computer Hardware Architectural Design Programming Team Leadership Bilingual Perl Script Microsoft Visual Studio... C++ Microsoft Office Debugging Electronic Engineering Linux Verilog VHDL communications... See 18+ \u00a0 \u00a0 See less Skills  Validation Computer System... Test Validation Software Development Emulation Bios Software Software Engineering Software Design Microcode Microprocessors Silicon Validation Automation Small Business Programming Languages Hardware Hardware Architecture Hardware Diagnostics Computer Hardware Architectural Design Programming Team Leadership Bilingual Perl Script Microsoft Visual Studio... C++ Microsoft Office Debugging Electronic Engineering Linux Verilog VHDL communications... See 18+ \u00a0 \u00a0 See less Validation Computer System... Test Validation Software Development Emulation Bios Software Software Engineering Software Design Microcode Microprocessors Silicon Validation Automation Small Business Programming Languages Hardware Hardware Architecture Hardware Diagnostics Computer Hardware Architectural Design Programming Team Leadership Bilingual Perl Script Microsoft Visual Studio... C++ Microsoft Office Debugging Electronic Engineering Linux Verilog VHDL communications... See 18+ \u00a0 \u00a0 See less Validation Computer System... Test Validation Software Development Emulation Bios Software Software Engineering Software Design Microcode Microprocessors Silicon Validation Automation Small Business Programming Languages Hardware Hardware Architecture Hardware Diagnostics Computer Hardware Architectural Design Programming Team Leadership Bilingual Perl Script Microsoft Visual Studio... C++ Microsoft Office Debugging Electronic Engineering Linux Verilog VHDL communications... See 18+ \u00a0 \u00a0 See less Education Tecnologico de Monterrey Bachelor's Degree,  Electrical and Electronics Engineering 1995  \u2013 2000 Tecnologico de Monterrey Bachelor's Degree,  Electrical and Electronics Engineering 1995  \u2013 2000 Tecnologico de Monterrey Bachelor's Degree,  Electrical and Electronics Engineering 1995  \u2013 2000 Tecnologico de Monterrey Bachelor's Degree,  Electrical and Electronics Engineering 1995  \u2013 2000 Honors & Awards ", "Summary With 14+ years as RTL designer for FPGAs and pre silicon verification engineer , have wide range of experience in RTL coding, Synthesis, Static Timing Analysis, FPGA based emulation, ASIC prototyping , hardware acceleration, pre silicon verification of mobile phone processor (ATOM SOC\u2019s) , micro-server SOCs and SAS ,PCIE. \n \nLanguages: VHDL, VERILOG-A, OVM, UVM , System Verilog ,SystemC, C++,Perl, VERILOG-AMS \n \nSoftware packages: Xilinx ISE tool; XST Xilinx synthesis tool; MaxplusII (Altera EDA tool); QUARTUS (Altera EDA tool); Modelsim Vhdl Verilog simulator, Gcc, Synplify_Pro, Xilinx Plan Ahead tool, Synopsys Design compiler, formality and Design-Compiler \n \nSimulators: Modelsim Simulator, Synopsys VCS, Cadence NC-Verilog , Cadence Specter/Ultrasim Verilog-AMS mixed signal simulator, Mat lab Simulink Simulator \n \nDesigned and developed co-verification enviornment to verify c++ virtual platform testbench and system verilog SCEMI transactor. \n \nDesigned and developed cluster level OVM test bench to validate DDR3/DDR4 controller of AVOTON MICRO-SERVER SOC.  \n \nDesigned and developed unit level and cluster level OVM /SYSTEM VERILOG based test benches to validate link layer of SAS (SMP/SSP/STP)/SATA protocol. \n \nDeveloped FPGA based verification strategies for validating mobile phone processors(ARM, XSCALE) \n \nPerformed mixed level simulation in ,Verilog-AMS simulator and Matlab simulink Used the spctre and ultrasim as analog solver \n \nDesign experience with Video Codec (BT835) , AC\u201997 audio Codec, Integrated NTSC decoder and sync processor(TDA8315T \n \nDesigned the AC97 interface for Ac\u201997 codec CS4299. \n \nDesigned the I2C ,IDE bus sniffer to read the video channel information. From Set Top Boxes , PVR (personal video recorder).. \n \nImplemented Ethernet 802.3 repeater functionality in FPGA. \nImplemented Video Capture Controller in FPGA for NTSC TV ( Field Grabber and Frame Grabber) \n \nDesigned and developed the IP CORES for I2C, AC97, PMIC( Power Management IC) Summary With 14+ years as RTL designer for FPGAs and pre silicon verification engineer , have wide range of experience in RTL coding, Synthesis, Static Timing Analysis, FPGA based emulation, ASIC prototyping , hardware acceleration, pre silicon verification of mobile phone processor (ATOM SOC\u2019s) , micro-server SOCs and SAS ,PCIE. \n \nLanguages: VHDL, VERILOG-A, OVM, UVM , System Verilog ,SystemC, C++,Perl, VERILOG-AMS \n \nSoftware packages: Xilinx ISE tool; XST Xilinx synthesis tool; MaxplusII (Altera EDA tool); QUARTUS (Altera EDA tool); Modelsim Vhdl Verilog simulator, Gcc, Synplify_Pro, Xilinx Plan Ahead tool, Synopsys Design compiler, formality and Design-Compiler \n \nSimulators: Modelsim Simulator, Synopsys VCS, Cadence NC-Verilog , Cadence Specter/Ultrasim Verilog-AMS mixed signal simulator, Mat lab Simulink Simulator \n \nDesigned and developed co-verification enviornment to verify c++ virtual platform testbench and system verilog SCEMI transactor. \n \nDesigned and developed cluster level OVM test bench to validate DDR3/DDR4 controller of AVOTON MICRO-SERVER SOC.  \n \nDesigned and developed unit level and cluster level OVM /SYSTEM VERILOG based test benches to validate link layer of SAS (SMP/SSP/STP)/SATA protocol. \n \nDeveloped FPGA based verification strategies for validating mobile phone processors(ARM, XSCALE) \n \nPerformed mixed level simulation in ,Verilog-AMS simulator and Matlab simulink Used the spctre and ultrasim as analog solver \n \nDesign experience with Video Codec (BT835) , AC\u201997 audio Codec, Integrated NTSC decoder and sync processor(TDA8315T \n \nDesigned the AC97 interface for Ac\u201997 codec CS4299. \n \nDesigned the I2C ,IDE bus sniffer to read the video channel information. From Set Top Boxes , PVR (personal video recorder).. \n \nImplemented Ethernet 802.3 repeater functionality in FPGA. \nImplemented Video Capture Controller in FPGA for NTSC TV ( Field Grabber and Frame Grabber) \n \nDesigned and developed the IP CORES for I2C, AC97, PMIC( Power Management IC) With 14+ years as RTL designer for FPGAs and pre silicon verification engineer , have wide range of experience in RTL coding, Synthesis, Static Timing Analysis, FPGA based emulation, ASIC prototyping , hardware acceleration, pre silicon verification of mobile phone processor (ATOM SOC\u2019s) , micro-server SOCs and SAS ,PCIE. \n \nLanguages: VHDL, VERILOG-A, OVM, UVM , System Verilog ,SystemC, C++,Perl, VERILOG-AMS \n \nSoftware packages: Xilinx ISE tool; XST Xilinx synthesis tool; MaxplusII (Altera EDA tool); QUARTUS (Altera EDA tool); Modelsim Vhdl Verilog simulator, Gcc, Synplify_Pro, Xilinx Plan Ahead tool, Synopsys Design compiler, formality and Design-Compiler \n \nSimulators: Modelsim Simulator, Synopsys VCS, Cadence NC-Verilog , Cadence Specter/Ultrasim Verilog-AMS mixed signal simulator, Mat lab Simulink Simulator \n \nDesigned and developed co-verification enviornment to verify c++ virtual platform testbench and system verilog SCEMI transactor. \n \nDesigned and developed cluster level OVM test bench to validate DDR3/DDR4 controller of AVOTON MICRO-SERVER SOC.  \n \nDesigned and developed unit level and cluster level OVM /SYSTEM VERILOG based test benches to validate link layer of SAS (SMP/SSP/STP)/SATA protocol. \n \nDeveloped FPGA based verification strategies for validating mobile phone processors(ARM, XSCALE) \n \nPerformed mixed level simulation in ,Verilog-AMS simulator and Matlab simulink Used the spctre and ultrasim as analog solver \n \nDesign experience with Video Codec (BT835) , AC\u201997 audio Codec, Integrated NTSC decoder and sync processor(TDA8315T \n \nDesigned the AC97 interface for Ac\u201997 codec CS4299. \n \nDesigned the I2C ,IDE bus sniffer to read the video channel information. From Set Top Boxes , PVR (personal video recorder).. \n \nImplemented Ethernet 802.3 repeater functionality in FPGA. \nImplemented Video Capture Controller in FPGA for NTSC TV ( Field Grabber and Frame Grabber) \n \nDesigned and developed the IP CORES for I2C, AC97, PMIC( Power Management IC) With 14+ years as RTL designer for FPGAs and pre silicon verification engineer , have wide range of experience in RTL coding, Synthesis, Static Timing Analysis, FPGA based emulation, ASIC prototyping , hardware acceleration, pre silicon verification of mobile phone processor (ATOM SOC\u2019s) , micro-server SOCs and SAS ,PCIE. \n \nLanguages: VHDL, VERILOG-A, OVM, UVM , System Verilog ,SystemC, C++,Perl, VERILOG-AMS \n \nSoftware packages: Xilinx ISE tool; XST Xilinx synthesis tool; MaxplusII (Altera EDA tool); QUARTUS (Altera EDA tool); Modelsim Vhdl Verilog simulator, Gcc, Synplify_Pro, Xilinx Plan Ahead tool, Synopsys Design compiler, formality and Design-Compiler \n \nSimulators: Modelsim Simulator, Synopsys VCS, Cadence NC-Verilog , Cadence Specter/Ultrasim Verilog-AMS mixed signal simulator, Mat lab Simulink Simulator \n \nDesigned and developed co-verification enviornment to verify c++ virtual platform testbench and system verilog SCEMI transactor. \n \nDesigned and developed cluster level OVM test bench to validate DDR3/DDR4 controller of AVOTON MICRO-SERVER SOC.  \n \nDesigned and developed unit level and cluster level OVM /SYSTEM VERILOG based test benches to validate link layer of SAS (SMP/SSP/STP)/SATA protocol. \n \nDeveloped FPGA based verification strategies for validating mobile phone processors(ARM, XSCALE) \n \nPerformed mixed level simulation in ,Verilog-AMS simulator and Matlab simulink Used the spctre and ultrasim as analog solver \n \nDesign experience with Video Codec (BT835) , AC\u201997 audio Codec, Integrated NTSC decoder and sync processor(TDA8315T \n \nDesigned the AC97 interface for Ac\u201997 codec CS4299. \n \nDesigned the I2C ,IDE bus sniffer to read the video channel information. From Set Top Boxes , PVR (personal video recorder).. \n \nImplemented Ethernet 802.3 repeater functionality in FPGA. \nImplemented Video Capture Controller in FPGA for NTSC TV ( Field Grabber and Frame Grabber) \n \nDesigned and developed the IP CORES for I2C, AC97, PMIC( Power Management IC) Experience Hybrid virtual platform verification engineer Intel Corporation April 2012  \u2013 Present (3 years 5 months) Chandler, Arizona Lead verification engineer to build and maintain coverage based random verification enviornment for SCEMI transactors. RTL Design and Pre Silicon Verification Engineer Intel Corporation March 2010  \u2013  April 2012  (2 years 2 months) chandler AZ Intel,Chandler,AZ. (PSG- Platform Solutions Group)  \nRole: Pre silicon Validation/Verification engineer  \nAvoton is atom core based micro server SOC. As verification engineer designed and developed OVM testbench to validate interface between cache coherency unit and DDR3/DDR4 controller, and SPID interface (scalable phy interface for DDR) between DDR3 controller and DENALI DDR model.  \nResponsibilities included.  \n1.\tIntegrated PMI2.0 ( interface between cache coherency unit and DDR controller ) and IOSF(Intel on chip system fabric) Side band BFM using OVM build() method and hooked up tracker and checkers using OVM connect() method.  \n2.\tHave Developed OVM configuration to support randomization of various DDR3/DDR4 frequency/speed-grade combinations such as 1600, 1867, 2133 and 2400 MHZ. Also have developed randomized constrained configuration to emulate memory allocation between 0-4GB and 4GB-64GB \n3.\tDesigned OVM sequences to send memory transactions from cache coherency unit to DDR3/DDR4 controller using PMI2.0 (Pondicherry Memory Interface) BFM. Also developed IOSF SB sequences to program DDR controller\u2019s configuration registers. \n4.\tAs debug aid tool developed address tracker and checker that prints all address translations that take place among 36bit address of atom core and DDR controller including DRAM addresses that is divided into row, column , bank , rank of DRAM. Pre Silicon Verification Engineer Intel Corporation March 2009  \u2013  March 2010  (1 year 1 month) The Storage Controller Unit is a standalone I/O controller that supports Serial Attached SCSI (SAS) and Serial ATA (SATA) by incorporating dedicated messaging unit, DMA Engines, frame buffering and protocol controllers to execute I/O requests. The Storage Controller Unit (SCU) supports execution of I/O requests for multiple modes of operations such as SSP, STP and SMP initiator, SSP and SMP target and SATA host operations. Responsibilities included  \n1.\tValidate link layer of SAS/SATA protocol. Developed OVM and system- verilog based driver sequencer and sequences to randomize SMP , SSP and OOB (out of band ) transactors. \n2.\tDesigned and developed OVM driver sequencer based BFM for various internal interfaces to communicate between Link layer, port layer and transport layers. \n3.\tDesigned all the SAS and SATA trackers to help debug the regression failures. Component Design Engineer Intel Corporation March 2008  \u2013  March 2009  (1 year 1 month) Role: Component Design Engineer in DEG/PCG/ Coe( Voltage Regulator) group. \nThe team is responsible for building mixed signal power management IC for ultra mobile and /or sever platforms. The Giant Geyser package integrates two (2) high-speed switched-mode power supplies (SMPS), and also integrates controllers for five (5) low-speed switched-mode power supplies (SMPS) and two (2) linear regulators. Job duties included  \n1. Set up validation regression environment to perform digital, analog and mixed signal simulation.  \n2. Create verilog-A models for analog components in the VR chip.  \n3. Use Matlab simulink for generating models for analog components to perform co simulation with modelsim simulator.  \n4. Compile RTL code of digital core logic for NC-Verilog AMS simulator and also perform simulation in Verilog-AMS simulator with RTL digital core instantiated with analog circuit schematic. Use analog solver such Specter or Ultrasim to speed up the simulation time. \n5. Debug digital control, sequencer and fault detection logic for high speed rail and low speed rail using synopsys VCS and /or modelsim and /or NC-verilog /Spctre/ultrasim simulator.  \n6. Debug PID (Proportional Integral Differential) compensation module for low speed rails. The PID implements the transfer function necessary to ensure stability of the output voltage. The output of the PID is fed to a counter-based PWM generator block that generates independent control signals for the high-side and the low-side FET of the output bridge \n7. Designed RTL block BIU (Bus Interface Unit). This unit is used as internal common bus to talk to all the salves inside the chip. Designed the Fuse Controller logic to burn and sense the fuse as part of Design for Test (DFT) and boot logic \n8. Defined the synthesis constrains and also the scan chain definitions to synthesize the top level core logic with synopsis Design Compiler. Component Design Engineer Marvell Semiconductor inc November 2006  \u2013  December 2007  (1 year 2 months) Design and develop FPGA logic for Validating application and communication processor ( Cellular and handheld chips). Post Silicon FPGA design and validation engineer intel September 2004  \u2013  November 2006  (2 years 3 months) Designed and developed the FPGA to test XSCALE( ARM ) based cell phone processors. FPGA Design Engineer Nielsen Media Research April 2001  \u2013  August 2004  (3 years 5 months) Design the FPGA logic to capture the Video information from the Video codec and Tuners. System Design Engineer Tata Electric companies ( R and D Lab) April 1999  \u2013  April 2001  (2 years 1 month) Designed and developed FPGA logic for MILSTD1553 and ARINC -429 bus controller. Hybrid virtual platform verification engineer Intel Corporation April 2012  \u2013 Present (3 years 5 months) Chandler, Arizona Lead verification engineer to build and maintain coverage based random verification enviornment for SCEMI transactors. Hybrid virtual platform verification engineer Intel Corporation April 2012  \u2013 Present (3 years 5 months) Chandler, Arizona Lead verification engineer to build and maintain coverage based random verification enviornment for SCEMI transactors. RTL Design and Pre Silicon Verification Engineer Intel Corporation March 2010  \u2013  April 2012  (2 years 2 months) chandler AZ Intel,Chandler,AZ. (PSG- Platform Solutions Group)  \nRole: Pre silicon Validation/Verification engineer  \nAvoton is atom core based micro server SOC. As verification engineer designed and developed OVM testbench to validate interface between cache coherency unit and DDR3/DDR4 controller, and SPID interface (scalable phy interface for DDR) between DDR3 controller and DENALI DDR model.  \nResponsibilities included.  \n1.\tIntegrated PMI2.0 ( interface between cache coherency unit and DDR controller ) and IOSF(Intel on chip system fabric) Side band BFM using OVM build() method and hooked up tracker and checkers using OVM connect() method.  \n2.\tHave Developed OVM configuration to support randomization of various DDR3/DDR4 frequency/speed-grade combinations such as 1600, 1867, 2133 and 2400 MHZ. Also have developed randomized constrained configuration to emulate memory allocation between 0-4GB and 4GB-64GB \n3.\tDesigned OVM sequences to send memory transactions from cache coherency unit to DDR3/DDR4 controller using PMI2.0 (Pondicherry Memory Interface) BFM. Also developed IOSF SB sequences to program DDR controller\u2019s configuration registers. \n4.\tAs debug aid tool developed address tracker and checker that prints all address translations that take place among 36bit address of atom core and DDR controller including DRAM addresses that is divided into row, column , bank , rank of DRAM. RTL Design and Pre Silicon Verification Engineer Intel Corporation March 2010  \u2013  April 2012  (2 years 2 months) chandler AZ Intel,Chandler,AZ. (PSG- Platform Solutions Group)  \nRole: Pre silicon Validation/Verification engineer  \nAvoton is atom core based micro server SOC. As verification engineer designed and developed OVM testbench to validate interface between cache coherency unit and DDR3/DDR4 controller, and SPID interface (scalable phy interface for DDR) between DDR3 controller and DENALI DDR model.  \nResponsibilities included.  \n1.\tIntegrated PMI2.0 ( interface between cache coherency unit and DDR controller ) and IOSF(Intel on chip system fabric) Side band BFM using OVM build() method and hooked up tracker and checkers using OVM connect() method.  \n2.\tHave Developed OVM configuration to support randomization of various DDR3/DDR4 frequency/speed-grade combinations such as 1600, 1867, 2133 and 2400 MHZ. Also have developed randomized constrained configuration to emulate memory allocation between 0-4GB and 4GB-64GB \n3.\tDesigned OVM sequences to send memory transactions from cache coherency unit to DDR3/DDR4 controller using PMI2.0 (Pondicherry Memory Interface) BFM. Also developed IOSF SB sequences to program DDR controller\u2019s configuration registers. \n4.\tAs debug aid tool developed address tracker and checker that prints all address translations that take place among 36bit address of atom core and DDR controller including DRAM addresses that is divided into row, column , bank , rank of DRAM. Pre Silicon Verification Engineer Intel Corporation March 2009  \u2013  March 2010  (1 year 1 month) The Storage Controller Unit is a standalone I/O controller that supports Serial Attached SCSI (SAS) and Serial ATA (SATA) by incorporating dedicated messaging unit, DMA Engines, frame buffering and protocol controllers to execute I/O requests. The Storage Controller Unit (SCU) supports execution of I/O requests for multiple modes of operations such as SSP, STP and SMP initiator, SSP and SMP target and SATA host operations. Responsibilities included  \n1.\tValidate link layer of SAS/SATA protocol. Developed OVM and system- verilog based driver sequencer and sequences to randomize SMP , SSP and OOB (out of band ) transactors. \n2.\tDesigned and developed OVM driver sequencer based BFM for various internal interfaces to communicate between Link layer, port layer and transport layers. \n3.\tDesigned all the SAS and SATA trackers to help debug the regression failures. Pre Silicon Verification Engineer Intel Corporation March 2009  \u2013  March 2010  (1 year 1 month) The Storage Controller Unit is a standalone I/O controller that supports Serial Attached SCSI (SAS) and Serial ATA (SATA) by incorporating dedicated messaging unit, DMA Engines, frame buffering and protocol controllers to execute I/O requests. The Storage Controller Unit (SCU) supports execution of I/O requests for multiple modes of operations such as SSP, STP and SMP initiator, SSP and SMP target and SATA host operations. Responsibilities included  \n1.\tValidate link layer of SAS/SATA protocol. Developed OVM and system- verilog based driver sequencer and sequences to randomize SMP , SSP and OOB (out of band ) transactors. \n2.\tDesigned and developed OVM driver sequencer based BFM for various internal interfaces to communicate between Link layer, port layer and transport layers. \n3.\tDesigned all the SAS and SATA trackers to help debug the regression failures. Component Design Engineer Intel Corporation March 2008  \u2013  March 2009  (1 year 1 month) Role: Component Design Engineer in DEG/PCG/ Coe( Voltage Regulator) group. \nThe team is responsible for building mixed signal power management IC for ultra mobile and /or sever platforms. The Giant Geyser package integrates two (2) high-speed switched-mode power supplies (SMPS), and also integrates controllers for five (5) low-speed switched-mode power supplies (SMPS) and two (2) linear regulators. Job duties included  \n1. Set up validation regression environment to perform digital, analog and mixed signal simulation.  \n2. Create verilog-A models for analog components in the VR chip.  \n3. Use Matlab simulink for generating models for analog components to perform co simulation with modelsim simulator.  \n4. Compile RTL code of digital core logic for NC-Verilog AMS simulator and also perform simulation in Verilog-AMS simulator with RTL digital core instantiated with analog circuit schematic. Use analog solver such Specter or Ultrasim to speed up the simulation time. \n5. Debug digital control, sequencer and fault detection logic for high speed rail and low speed rail using synopsys VCS and /or modelsim and /or NC-verilog /Spctre/ultrasim simulator.  \n6. Debug PID (Proportional Integral Differential) compensation module for low speed rails. The PID implements the transfer function necessary to ensure stability of the output voltage. The output of the PID is fed to a counter-based PWM generator block that generates independent control signals for the high-side and the low-side FET of the output bridge \n7. Designed RTL block BIU (Bus Interface Unit). This unit is used as internal common bus to talk to all the salves inside the chip. Designed the Fuse Controller logic to burn and sense the fuse as part of Design for Test (DFT) and boot logic \n8. Defined the synthesis constrains and also the scan chain definitions to synthesize the top level core logic with synopsis Design Compiler. Component Design Engineer Intel Corporation March 2008  \u2013  March 2009  (1 year 1 month) Role: Component Design Engineer in DEG/PCG/ Coe( Voltage Regulator) group. \nThe team is responsible for building mixed signal power management IC for ultra mobile and /or sever platforms. The Giant Geyser package integrates two (2) high-speed switched-mode power supplies (SMPS), and also integrates controllers for five (5) low-speed switched-mode power supplies (SMPS) and two (2) linear regulators. Job duties included  \n1. Set up validation regression environment to perform digital, analog and mixed signal simulation.  \n2. Create verilog-A models for analog components in the VR chip.  \n3. Use Matlab simulink for generating models for analog components to perform co simulation with modelsim simulator.  \n4. Compile RTL code of digital core logic for NC-Verilog AMS simulator and also perform simulation in Verilog-AMS simulator with RTL digital core instantiated with analog circuit schematic. Use analog solver such Specter or Ultrasim to speed up the simulation time. \n5. Debug digital control, sequencer and fault detection logic for high speed rail and low speed rail using synopsys VCS and /or modelsim and /or NC-verilog /Spctre/ultrasim simulator.  \n6. Debug PID (Proportional Integral Differential) compensation module for low speed rails. The PID implements the transfer function necessary to ensure stability of the output voltage. The output of the PID is fed to a counter-based PWM generator block that generates independent control signals for the high-side and the low-side FET of the output bridge \n7. Designed RTL block BIU (Bus Interface Unit). This unit is used as internal common bus to talk to all the salves inside the chip. Designed the Fuse Controller logic to burn and sense the fuse as part of Design for Test (DFT) and boot logic \n8. Defined the synthesis constrains and also the scan chain definitions to synthesize the top level core logic with synopsis Design Compiler. Component Design Engineer Marvell Semiconductor inc November 2006  \u2013  December 2007  (1 year 2 months) Design and develop FPGA logic for Validating application and communication processor ( Cellular and handheld chips). Component Design Engineer Marvell Semiconductor inc November 2006  \u2013  December 2007  (1 year 2 months) Design and develop FPGA logic for Validating application and communication processor ( Cellular and handheld chips). Post Silicon FPGA design and validation engineer intel September 2004  \u2013  November 2006  (2 years 3 months) Designed and developed the FPGA to test XSCALE( ARM ) based cell phone processors. Post Silicon FPGA design and validation engineer intel September 2004  \u2013  November 2006  (2 years 3 months) Designed and developed the FPGA to test XSCALE( ARM ) based cell phone processors. FPGA Design Engineer Nielsen Media Research April 2001  \u2013  August 2004  (3 years 5 months) Design the FPGA logic to capture the Video information from the Video codec and Tuners. FPGA Design Engineer Nielsen Media Research April 2001  \u2013  August 2004  (3 years 5 months) Design the FPGA logic to capture the Video information from the Video codec and Tuners. System Design Engineer Tata Electric companies ( R and D Lab) April 1999  \u2013  April 2001  (2 years 1 month) Designed and developed FPGA logic for MILSTD1553 and ARINC -429 bus controller. System Design Engineer Tata Electric companies ( R and D Lab) April 1999  \u2013  April 2001  (2 years 1 month) Designed and developed FPGA logic for MILSTD1553 and ARINC -429 bus controller. Skills Verilog ASIC RTL design SoC SystemVerilog FPGA Static Timing Analysis VHDL Xilinx ARM DFT Mixed Signal SystemC Open Verification... I2C UVM Debugging ModelSim RTL coding Timing Closure Logic Synthesis Synopsys tools Power Management Xilinx ISE Quartus SATA Simulink Ethernet Verilog-A DDR Functional Verification Computer Architecture See 17+ \u00a0 \u00a0 See less Skills  Verilog ASIC RTL design SoC SystemVerilog FPGA Static Timing Analysis VHDL Xilinx ARM DFT Mixed Signal SystemC Open Verification... I2C UVM Debugging ModelSim RTL coding Timing Closure Logic Synthesis Synopsys tools Power Management Xilinx ISE Quartus SATA Simulink Ethernet Verilog-A DDR Functional Verification Computer Architecture See 17+ \u00a0 \u00a0 See less Verilog ASIC RTL design SoC SystemVerilog FPGA Static Timing Analysis VHDL Xilinx ARM DFT Mixed Signal SystemC Open Verification... I2C UVM Debugging ModelSim RTL coding Timing Closure Logic Synthesis Synopsys tools Power Management Xilinx ISE Quartus SATA Simulink Ethernet Verilog-A DDR Functional Verification Computer Architecture See 17+ \u00a0 \u00a0 See less Verilog ASIC RTL design SoC SystemVerilog FPGA Static Timing Analysis VHDL Xilinx ARM DFT Mixed Signal SystemC Open Verification... I2C UVM Debugging ModelSim RTL coding Timing Closure Logic Synthesis Synopsys tools Power Management Xilinx ISE Quartus SATA Simulink Ethernet Verilog-A DDR Functional Verification Computer Architecture See 17+ \u00a0 \u00a0 See less Education University of Pune Master's degree,  Electrical , Electronics and Communications Engineering 1997  \u2013 1999 University of Pune Master's degree,  Electrical , Electronics and Communications Engineering 1997  \u2013 1999 University of Pune Master's degree,  Electrical , Electronics and Communications Engineering 1997  \u2013 1999 University of Pune Master's degree,  Electrical , Electronics and Communications Engineering 1997  \u2013 1999 ", "Experience SOC Functional Verification Engineer Intel Corporation July 2015  \u2013 Present (2 months) Austin, Texas Area SOC DFx and ATPG verification team manager Intel Corporation May 2012  \u2013  June 2015  (3 years 2 months) Austin, Texas Area SoC DFT verification engineer Intel Corporation June 2010  \u2013  June 2012  (2 years 1 month) Microprocessor Logic Design Engineer Intel Corporation December 2006  \u2013  June 2010  (3 years 7 months) . SoC Integration Engineer Freescale Semiconductor June 2006  \u2013  November 2006  (6 months) Microprocessor Logic Design Engineer Intel Corporation July 2004  \u2013  May 2006  (1 year 11 months) Microprocessor Logic Verification Engineer Intel Corporation October 2002  \u2013  June 2004  (1 year 9 months) Microprocessor Silicon Validation Engineer Intel Corporation December 2000  \u2013  September 2002  (1 year 10 months) SOC Functional Verification Engineer Intel Corporation July 2015  \u2013 Present (2 months) Austin, Texas Area SOC Functional Verification Engineer Intel Corporation July 2015  \u2013 Present (2 months) Austin, Texas Area SOC DFx and ATPG verification team manager Intel Corporation May 2012  \u2013  June 2015  (3 years 2 months) Austin, Texas Area SOC DFx and ATPG verification team manager Intel Corporation May 2012  \u2013  June 2015  (3 years 2 months) Austin, Texas Area SoC DFT verification engineer Intel Corporation June 2010  \u2013  June 2012  (2 years 1 month) SoC DFT verification engineer Intel Corporation June 2010  \u2013  June 2012  (2 years 1 month) Microprocessor Logic Design Engineer Intel Corporation December 2006  \u2013  June 2010  (3 years 7 months) . Microprocessor Logic Design Engineer Intel Corporation December 2006  \u2013  June 2010  (3 years 7 months) . SoC Integration Engineer Freescale Semiconductor June 2006  \u2013  November 2006  (6 months) SoC Integration Engineer Freescale Semiconductor June 2006  \u2013  November 2006  (6 months) Microprocessor Logic Design Engineer Intel Corporation July 2004  \u2013  May 2006  (1 year 11 months) Microprocessor Logic Design Engineer Intel Corporation July 2004  \u2013  May 2006  (1 year 11 months) Microprocessor Logic Verification Engineer Intel Corporation October 2002  \u2013  June 2004  (1 year 9 months) Microprocessor Logic Verification Engineer Intel Corporation October 2002  \u2013  June 2004  (1 year 9 months) Microprocessor Silicon Validation Engineer Intel Corporation December 2000  \u2013  September 2002  (1 year 10 months) Microprocessor Silicon Validation Engineer Intel Corporation December 2000  \u2013  September 2002  (1 year 10 months) Skills DFT SoC Microarchitecture Simulations Debugging RTL design Static Timing Analysis SystemVerilog Low-power Design Intel Logic Design VLSI Functional Verification Semiconductors JTAG Processors Verilog Logic Synthesis Microprocessors ASIC RTL coding Computer Architecture Perl EDA Silicon Validation Specman See 11+ \u00a0 \u00a0 See less Skills  DFT SoC Microarchitecture Simulations Debugging RTL design Static Timing Analysis SystemVerilog Low-power Design Intel Logic Design VLSI Functional Verification Semiconductors JTAG Processors Verilog Logic Synthesis Microprocessors ASIC RTL coding Computer Architecture Perl EDA Silicon Validation Specman See 11+ \u00a0 \u00a0 See less DFT SoC Microarchitecture Simulations Debugging RTL design Static Timing Analysis SystemVerilog Low-power Design Intel Logic Design VLSI Functional Verification Semiconductors JTAG Processors Verilog Logic Synthesis Microprocessors ASIC RTL coding Computer Architecture Perl EDA Silicon Validation Specman See 11+ \u00a0 \u00a0 See less DFT SoC Microarchitecture Simulations Debugging RTL design Static Timing Analysis SystemVerilog Low-power Design Intel Logic Design VLSI Functional Verification Semiconductors JTAG Processors Verilog Logic Synthesis Microprocessors ASIC RTL coding Computer Architecture Perl EDA Silicon Validation Specman See 11+ \u00a0 \u00a0 See less Education Universidad de Costa Rica Bachelor of Science (BS),  Electrical and Electronics Engineering 1997  \u2013 2000 Universidad de Costa Rica Bachelor of Science (BS),  Electrical and Electronics Engineering 1997  \u2013 2000 Universidad de Costa Rica Bachelor of Science (BS),  Electrical and Electronics Engineering 1997  \u2013 2000 Universidad de Costa Rica Bachelor of Science (BS),  Electrical and Electronics Engineering 1997  \u2013 2000 ", "Summary Over nine years experience in pre-silicon design and verification, especially in IP blocks for PCI Express and KX4 Ethernet. Passionate about computer architecture, programming languages and paradigms, and executing with high quality and efficiency. Summary Over nine years experience in pre-silicon design and verification, especially in IP blocks for PCI Express and KX4 Ethernet. Passionate about computer architecture, programming languages and paradigms, and executing with high quality and efficiency. Over nine years experience in pre-silicon design and verification, especially in IP blocks for PCI Express and KX4 Ethernet. Passionate about computer architecture, programming languages and paradigms, and executing with high quality and efficiency. Over nine years experience in pre-silicon design and verification, especially in IP blocks for PCI Express and KX4 Ethernet. Passionate about computer architecture, programming languages and paradigms, and executing with high quality and efficiency. Languages   Skills SystemVerilog Verilog C++ C OVM AVM Perl Python Computer Architecture PCIe Ethernet Serial Protocols SystemRDL IP Design/Verification SoC Design/Verification RTL Design/Verification IP Reuse Git CVS VCS QuestaSim Functional Verification Constrained Random... Functional Coverage UNIX Programming Makefiles IP Release Management See 12+ \u00a0 \u00a0 See less Skills  SystemVerilog Verilog C++ C OVM AVM Perl Python Computer Architecture PCIe Ethernet Serial Protocols SystemRDL IP Design/Verification SoC Design/Verification RTL Design/Verification IP Reuse Git CVS VCS QuestaSim Functional Verification Constrained Random... Functional Coverage UNIX Programming Makefiles IP Release Management See 12+ \u00a0 \u00a0 See less SystemVerilog Verilog C++ C OVM AVM Perl Python Computer Architecture PCIe Ethernet Serial Protocols SystemRDL IP Design/Verification SoC Design/Verification RTL Design/Verification IP Reuse Git CVS VCS QuestaSim Functional Verification Constrained Random... Functional Coverage UNIX Programming Makefiles IP Release Management See 12+ \u00a0 \u00a0 See less SystemVerilog Verilog C++ C OVM AVM Perl Python Computer Architecture PCIe Ethernet Serial Protocols SystemRDL IP Design/Verification SoC Design/Verification RTL Design/Verification IP Reuse Git CVS VCS QuestaSim Functional Verification Constrained Random... Functional Coverage UNIX Programming Makefiles IP Release Management See 12+ \u00a0 \u00a0 See less Education University of Michigan Bachelor of Science in Engineering 2001  \u2013 2006 University of Michigan Bachelor of Science in Engineering 2001  \u2013 2006 University of Michigan Bachelor of Science in Engineering 2001  \u2013 2006 University of Michigan Bachelor of Science in Engineering 2001  \u2013 2006 Honors & Awards ", "Skills SystemVerilog Verilog RTL design SoC ASIC Microprocessors Specman UVM C++ Server Architecture Power Management DDR3 DDR2 DDR4 Perl RTL Design Functional Verification PCIe Debugging Processors See 5+ \u00a0 \u00a0 See less Skills  SystemVerilog Verilog RTL design SoC ASIC Microprocessors Specman UVM C++ Server Architecture Power Management DDR3 DDR2 DDR4 Perl RTL Design Functional Verification PCIe Debugging Processors See 5+ \u00a0 \u00a0 See less SystemVerilog Verilog RTL design SoC ASIC Microprocessors Specman UVM C++ Server Architecture Power Management DDR3 DDR2 DDR4 Perl RTL Design Functional Verification PCIe Debugging Processors See 5+ \u00a0 \u00a0 See less SystemVerilog Verilog RTL design SoC ASIC Microprocessors Specman UVM C++ Server Architecture Power Management DDR3 DDR2 DDR4 Perl RTL Design Functional Verification PCIe Debugging Processors See 5+ \u00a0 \u00a0 See less ", "Languages   Skills ASIC Functional Verification SystemVerilog SoC Verilog VLSI Specman Debugging Processors FPGA RTL design Semiconductors EDA ModelSim PCIe NCSim IC Open Verification... Perl Python Silicon Validation Customer Service See 7+ \u00a0 \u00a0 See less Skills  ASIC Functional Verification SystemVerilog SoC Verilog VLSI Specman Debugging Processors FPGA RTL design Semiconductors EDA ModelSim PCIe NCSim IC Open Verification... Perl Python Silicon Validation Customer Service See 7+ \u00a0 \u00a0 See less ASIC Functional Verification SystemVerilog SoC Verilog VLSI Specman Debugging Processors FPGA RTL design Semiconductors EDA ModelSim PCIe NCSim IC Open Verification... Perl Python Silicon Validation Customer Service See 7+ \u00a0 \u00a0 See less ASIC Functional Verification SystemVerilog SoC Verilog VLSI Specman Debugging Processors FPGA RTL design Semiconductors EDA ModelSim PCIe NCSim IC Open Verification... Perl Python Silicon Validation Customer Service See 7+ \u00a0 \u00a0 See less ", "Experience Formal Verification Engineer Intel Corporation April 2013  \u2013 Present (2 years 5 months) Bengaluru Area, India Formal verification of Floating point arithmetic data unit  \n Verification Engineer Intel Corporation September 2011  \u2013  March 2013  (1 year 7 months) Bengaluru Area, India Methodology development and verification of control and status registers \n Formal Verification Engineer Intel Corporation April 2013  \u2013 Present (2 years 5 months) Bengaluru Area, India Formal verification of Floating point arithmetic data unit  \n Formal Verification Engineer Intel Corporation April 2013  \u2013 Present (2 years 5 months) Bengaluru Area, India Formal verification of Floating point arithmetic data unit  \n Verification Engineer Intel Corporation September 2011  \u2013  March 2013  (1 year 7 months) Bengaluru Area, India Methodology development and verification of control and status registers \n Verification Engineer Intel Corporation September 2011  \u2013  March 2013  (1 year 7 months) Bengaluru Area, India Methodology development and verification of control and status registers \n Skills VLSI Verilog Physical Design Specman SoC ASIC Computer Architecture Functional Verification RTL design Simulations RTL verification Formal Verification Open Verification... Perl VHDL Testing SystemVerilog Debugging Semiconductors ModelSim EDA TCL Forte RTL Design See 9+ \u00a0 \u00a0 See less Skills  VLSI Verilog Physical Design Specman SoC ASIC Computer Architecture Functional Verification RTL design Simulations RTL verification Formal Verification Open Verification... Perl VHDL Testing SystemVerilog Debugging Semiconductors ModelSim EDA TCL Forte RTL Design See 9+ \u00a0 \u00a0 See less VLSI Verilog Physical Design Specman SoC ASIC Computer Architecture Functional Verification RTL design Simulations RTL verification Formal Verification Open Verification... Perl VHDL Testing SystemVerilog Debugging Semiconductors ModelSim EDA TCL Forte RTL Design See 9+ \u00a0 \u00a0 See less VLSI Verilog Physical Design Specman SoC ASIC Computer Architecture Functional Verification RTL design Simulations RTL verification Formal Verification Open Verification... Perl VHDL Testing SystemVerilog Debugging Semiconductors ModelSim EDA TCL Forte RTL Design See 9+ \u00a0 \u00a0 See less Education Indian Institute of Technology, Bombay Master's degree,  Micro Electronics and VLSI systems 2009  \u2013 2011 Devi Ahilya Vishwavidyalaya Bachelor of Engineering (B.Eng.),  Electronics and Instrumentation 2005  \u2013 2009 St Mary's Higher Secondary school Harda 1989  \u2013 2004 Indian Institute of Technology, Bombay Master's degree,  Micro Electronics and VLSI systems 2009  \u2013 2011 Indian Institute of Technology, Bombay Master's degree,  Micro Electronics and VLSI systems 2009  \u2013 2011 Indian Institute of Technology, Bombay Master's degree,  Micro Electronics and VLSI systems 2009  \u2013 2011 Devi Ahilya Vishwavidyalaya Bachelor of Engineering (B.Eng.),  Electronics and Instrumentation 2005  \u2013 2009 Devi Ahilya Vishwavidyalaya Bachelor of Engineering (B.Eng.),  Electronics and Instrumentation 2005  \u2013 2009 Devi Ahilya Vishwavidyalaya Bachelor of Engineering (B.Eng.),  Electronics and Instrumentation 2005  \u2013 2009 St Mary's Higher Secondary school Harda 1989  \u2013 2004 St Mary's Higher Secondary school Harda 1989  \u2013 2004 St Mary's Higher Secondary school Harda 1989  \u2013 2004 ", "Summary Tina Zhong, a Senior Verification Engineer at Intel Corporation, started her career at Intel as a Design Engineer and now an Architect on Server Chipset. In the old fashioned way, a design engineer oversees the design process from microarchitecture to synthesis. She is proud to have worked on many revenue generating products from embedded PCIE controller, ICH and MCH chipsets to the first ATOM SoC in the netbook and the MicroServer markets. \n \nTina went to the University of Florida to study engineering and aspired to be the next inventor. She soon realized that it takes more than the persistent drive to be successful at the computing world. Through her extended education in Master of Business Administration, she gained insights to the human and organizational behavior and business principles that can change the future. \n \nTina is known by the people she works with as someone who can survive and deliver in any situation. She has been put into leadership roles on various new fronts where no prior experience has existed in her team. She is great working in the ambiguous environment which is rare among engineers and able to chart out a successful path. Her managers often rely on her to solve critical problems. Tina enjoys challenges that can expand her horizon. \n \nSince moving from the Sonoran desert to the Columbia Gorge, Tina has been enjoying life as a Portlandia. In her free time, she likes to explore the many hikes of the Pacific Northwest. \n Summary Tina Zhong, a Senior Verification Engineer at Intel Corporation, started her career at Intel as a Design Engineer and now an Architect on Server Chipset. In the old fashioned way, a design engineer oversees the design process from microarchitecture to synthesis. She is proud to have worked on many revenue generating products from embedded PCIE controller, ICH and MCH chipsets to the first ATOM SoC in the netbook and the MicroServer markets. \n \nTina went to the University of Florida to study engineering and aspired to be the next inventor. She soon realized that it takes more than the persistent drive to be successful at the computing world. Through her extended education in Master of Business Administration, she gained insights to the human and organizational behavior and business principles that can change the future. \n \nTina is known by the people she works with as someone who can survive and deliver in any situation. She has been put into leadership roles on various new fronts where no prior experience has existed in her team. She is great working in the ambiguous environment which is rare among engineers and able to chart out a successful path. Her managers often rely on her to solve critical problems. Tina enjoys challenges that can expand her horizon. \n \nSince moving from the Sonoran desert to the Columbia Gorge, Tina has been enjoying life as a Portlandia. In her free time, she likes to explore the many hikes of the Pacific Northwest. \n Tina Zhong, a Senior Verification Engineer at Intel Corporation, started her career at Intel as a Design Engineer and now an Architect on Server Chipset. In the old fashioned way, a design engineer oversees the design process from microarchitecture to synthesis. She is proud to have worked on many revenue generating products from embedded PCIE controller, ICH and MCH chipsets to the first ATOM SoC in the netbook and the MicroServer markets. \n \nTina went to the University of Florida to study engineering and aspired to be the next inventor. She soon realized that it takes more than the persistent drive to be successful at the computing world. Through her extended education in Master of Business Administration, she gained insights to the human and organizational behavior and business principles that can change the future. \n \nTina is known by the people she works with as someone who can survive and deliver in any situation. She has been put into leadership roles on various new fronts where no prior experience has existed in her team. She is great working in the ambiguous environment which is rare among engineers and able to chart out a successful path. Her managers often rely on her to solve critical problems. Tina enjoys challenges that can expand her horizon. \n \nSince moving from the Sonoran desert to the Columbia Gorge, Tina has been enjoying life as a Portlandia. In her free time, she likes to explore the many hikes of the Pacific Northwest. \n Tina Zhong, a Senior Verification Engineer at Intel Corporation, started her career at Intel as a Design Engineer and now an Architect on Server Chipset. In the old fashioned way, a design engineer oversees the design process from microarchitecture to synthesis. She is proud to have worked on many revenue generating products from embedded PCIE controller, ICH and MCH chipsets to the first ATOM SoC in the netbook and the MicroServer markets. \n \nTina went to the University of Florida to study engineering and aspired to be the next inventor. She soon realized that it takes more than the persistent drive to be successful at the computing world. Through her extended education in Master of Business Administration, she gained insights to the human and organizational behavior and business principles that can change the future. \n \nTina is known by the people she works with as someone who can survive and deliver in any situation. She has been put into leadership roles on various new fronts where no prior experience has existed in her team. She is great working in the ambiguous environment which is rare among engineers and able to chart out a successful path. Her managers often rely on her to solve critical problems. Tina enjoys challenges that can expand her horizon. \n \nSince moving from the Sonoran desert to the Columbia Gorge, Tina has been enjoying life as a Portlandia. In her free time, she likes to explore the many hikes of the Pacific Northwest. \n Experience Server Chipset Architect Intel Corporation January 2014  \u2013 Present (1 year 8 months) \u2022 Focused on server architecture defining power management to reduce overall product TDP  \n\u2022 Spearheaded the emulation effort from ground zero to first boot up using ZSE  \n\u2022 Led a small team on firmware validation and worked with design/architecture to define the process  Senior Microserver Power Management Validation Lead Intel Corporation February 2012  \u2013  January 2013  (1 year) \u2022 Created a co-validation environment for CPU microcode and firmware and led the power management validation effort  \n\u2022 Used this testbench environment to develop IA86 based tests that exposed firmware and RTL bugs across cluster and full chip SoC models \n\u2022 Awarded Patent: Method of debugging SoC Wide Internal Bus Atom Core Verification Engineer Intel Corporation August 2009  \u2013  January 2012  (2 years 6 months) \u2022 Prototyped and demonstrated a fullchip system including the CPU in one validation environment that is entirely based on system verilog and OVM. \n\u2022 Developed a set of scalable and reusable SoC system level tests for Atom CPU integration on proliferated products and trained SoC teams on IA validation on 45nm and 32nm. \n\u2022 Co-authored High Volume Manufacturing Handbook and drove the specification to various groups from frontend logic and micro-code design to post-silicon system validation and emulation.  Design Engineer Intel Corporation June 2001  \u2013  July 2009  (8 years 2 months) Phoenix, Arizona Area \u2022 Designed and developed PCI Express transaction layer on the first communications SoC integrating IA processor, networking processor, and chipsets on one chip.  \n\u2022 Provided technical leadership to an chipset product and successfully pulled a verification task out of the critical path.  \n\u2022 Involved in industry specification definition of Advanced Switching technology and designed its 1st generation network protocol. 2 patents pending. Server Chipset Architect Intel Corporation January 2014  \u2013 Present (1 year 8 months) \u2022 Focused on server architecture defining power management to reduce overall product TDP  \n\u2022 Spearheaded the emulation effort from ground zero to first boot up using ZSE  \n\u2022 Led a small team on firmware validation and worked with design/architecture to define the process  Server Chipset Architect Intel Corporation January 2014  \u2013 Present (1 year 8 months) \u2022 Focused on server architecture defining power management to reduce overall product TDP  \n\u2022 Spearheaded the emulation effort from ground zero to first boot up using ZSE  \n\u2022 Led a small team on firmware validation and worked with design/architecture to define the process  Senior Microserver Power Management Validation Lead Intel Corporation February 2012  \u2013  January 2013  (1 year) \u2022 Created a co-validation environment for CPU microcode and firmware and led the power management validation effort  \n\u2022 Used this testbench environment to develop IA86 based tests that exposed firmware and RTL bugs across cluster and full chip SoC models \n\u2022 Awarded Patent: Method of debugging SoC Wide Internal Bus Senior Microserver Power Management Validation Lead Intel Corporation February 2012  \u2013  January 2013  (1 year) \u2022 Created a co-validation environment for CPU microcode and firmware and led the power management validation effort  \n\u2022 Used this testbench environment to develop IA86 based tests that exposed firmware and RTL bugs across cluster and full chip SoC models \n\u2022 Awarded Patent: Method of debugging SoC Wide Internal Bus Atom Core Verification Engineer Intel Corporation August 2009  \u2013  January 2012  (2 years 6 months) \u2022 Prototyped and demonstrated a fullchip system including the CPU in one validation environment that is entirely based on system verilog and OVM. \n\u2022 Developed a set of scalable and reusable SoC system level tests for Atom CPU integration on proliferated products and trained SoC teams on IA validation on 45nm and 32nm. \n\u2022 Co-authored High Volume Manufacturing Handbook and drove the specification to various groups from frontend logic and micro-code design to post-silicon system validation and emulation.  Atom Core Verification Engineer Intel Corporation August 2009  \u2013  January 2012  (2 years 6 months) \u2022 Prototyped and demonstrated a fullchip system including the CPU in one validation environment that is entirely based on system verilog and OVM. \n\u2022 Developed a set of scalable and reusable SoC system level tests for Atom CPU integration on proliferated products and trained SoC teams on IA validation on 45nm and 32nm. \n\u2022 Co-authored High Volume Manufacturing Handbook and drove the specification to various groups from frontend logic and micro-code design to post-silicon system validation and emulation.  Design Engineer Intel Corporation June 2001  \u2013  July 2009  (8 years 2 months) Phoenix, Arizona Area \u2022 Designed and developed PCI Express transaction layer on the first communications SoC integrating IA processor, networking processor, and chipsets on one chip.  \n\u2022 Provided technical leadership to an chipset product and successfully pulled a verification task out of the critical path.  \n\u2022 Involved in industry specification definition of Advanced Switching technology and designed its 1st generation network protocol. 2 patents pending. Design Engineer Intel Corporation June 2001  \u2013  July 2009  (8 years 2 months) Phoenix, Arizona Area \u2022 Designed and developed PCI Express transaction layer on the first communications SoC integrating IA processor, networking processor, and chipsets on one chip.  \n\u2022 Provided technical leadership to an chipset product and successfully pulled a verification task out of the critical path.  \n\u2022 Involved in industry specification definition of Advanced Switching technology and designed its 1st generation network protocol. 2 patents pending. Languages English Native or bilingual proficiency Chinese Native or bilingual proficiency English Native or bilingual proficiency Chinese Native or bilingual proficiency English Native or bilingual proficiency Chinese Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Skills Digital Designs Open Verification... System Verification System Architecture Intel Architecture SoC Emulation RTL Design Skills  Digital Designs Open Verification... System Verification System Architecture Intel Architecture SoC Emulation RTL Design Digital Designs Open Verification... System Verification System Architecture Intel Architecture SoC Emulation RTL Design Digital Designs Open Verification... System Verification System Architecture Intel Architecture SoC Emulation RTL Design Education Arizona State University Master of Business Administration (M.B.A.),  Business Administration and Management , General , 3.82 2004  \u2013 2006 University of Florida Bachelor's Degree,  Computer Engineering , 3.86 1997  \u2013 2001 International Engineering Consortium Award of Excellence Activities and Societies:\u00a0 Eta Kappa Nu\nTau Beta Pi Arizona State University Master of Business Administration (M.B.A.),  Business Administration and Management , General , 3.82 2004  \u2013 2006 Arizona State University Master of Business Administration (M.B.A.),  Business Administration and Management , General , 3.82 2004  \u2013 2006 Arizona State University Master of Business Administration (M.B.A.),  Business Administration and Management , General , 3.82 2004  \u2013 2006 University of Florida Bachelor's Degree,  Computer Engineering , 3.86 1997  \u2013 2001 International Engineering Consortium Award of Excellence Activities and Societies:\u00a0 Eta Kappa Nu\nTau Beta Pi University of Florida Bachelor's Degree,  Computer Engineering , 3.86 1997  \u2013 2001 International Engineering Consortium Award of Excellence Activities and Societies:\u00a0 Eta Kappa Nu\nTau Beta Pi University of Florida Bachelor's Degree,  Computer Engineering , 3.86 1997  \u2013 2001 International Engineering Consortium Award of Excellence Activities and Societies:\u00a0 Eta Kappa Nu\nTau Beta Pi ", "Experience Verification Engineer Intel Corporation October 2008  \u2013 Present (6 years 11 months) ASIC Design and Verification Engineer HP Procurve March 2008  \u2013  August 2008  (6 months) Verification Engineer Intel Corporation March 2005  \u2013  November 2007  (2 years 9 months) Verification Engineer Intel Corporation October 2008  \u2013 Present (6 years 11 months) Verification Engineer Intel Corporation October 2008  \u2013 Present (6 years 11 months) ASIC Design and Verification Engineer HP Procurve March 2008  \u2013  August 2008  (6 months) ASIC Design and Verification Engineer HP Procurve March 2008  \u2013  August 2008  (6 months) Verification Engineer Intel Corporation March 2005  \u2013  November 2007  (2 years 9 months) Verification Engineer Intel Corporation March 2005  \u2013  November 2007  (2 years 9 months) Languages English Professional working proficiency Spanish Native or bilingual proficiency English Professional working proficiency Spanish Native or bilingual proficiency English Professional working proficiency Spanish Native or bilingual proficiency Professional working proficiency Native or bilingual proficiency Skills Linux Functional Verification SystemVerilog Debugging Specman Processors ASIC VLSI RTL design Logic Design Verilog OVM Python Perl C++ Databases Firmware Hardware Architecture See 3+ \u00a0 \u00a0 See less Skills  Linux Functional Verification SystemVerilog Debugging Specman Processors ASIC VLSI RTL design Logic Design Verilog OVM Python Perl C++ Databases Firmware Hardware Architecture See 3+ \u00a0 \u00a0 See less Linux Functional Verification SystemVerilog Debugging Specman Processors ASIC VLSI RTL design Logic Design Verilog OVM Python Perl C++ Databases Firmware Hardware Architecture See 3+ \u00a0 \u00a0 See less Linux Functional Verification SystemVerilog Debugging Specman Processors ASIC VLSI RTL design Logic Design Verilog OVM Python Perl C++ Databases Firmware Hardware Architecture See 3+ \u00a0 \u00a0 See less Education Universidad de Costa Rica Master of Science (MSc) 2005  \u2013 2008 Universidad de Costa Rica Bachelor of Engineering (B.Eng.) 2001  \u2013 2005 Universidad de Costa Rica Master of Science (MSc) 2005  \u2013 2008 Universidad de Costa Rica Master of Science (MSc) 2005  \u2013 2008 Universidad de Costa Rica Master of Science (MSc) 2005  \u2013 2008 Universidad de Costa Rica Bachelor of Engineering (B.Eng.) 2001  \u2013 2005 Universidad de Costa Rica Bachelor of Engineering (B.Eng.) 2001  \u2013 2005 Universidad de Costa Rica Bachelor of Engineering (B.Eng.) 2001  \u2013 2005 ", "Experience IP Verification Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) San Francisco Bay Area SOC Verification Engineer Intel Corporation February 2009  \u2013  April 2014  (5 years 3 months) Sacramento, California Area Microprocessor Verification Engineer AMD January 2008  \u2013  December 2008  (1 year) Boston, MA IP Verification Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) San Francisco Bay Area IP Verification Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) San Francisco Bay Area SOC Verification Engineer Intel Corporation February 2009  \u2013  April 2014  (5 years 3 months) Sacramento, California Area SOC Verification Engineer Intel Corporation February 2009  \u2013  April 2014  (5 years 3 months) Sacramento, California Area Microprocessor Verification Engineer AMD January 2008  \u2013  December 2008  (1 year) Boston, MA Microprocessor Verification Engineer AMD January 2008  \u2013  December 2008  (1 year) Boston, MA Skills SystemVerilog C++ Verilog Functional Verification FPGA Debugging RTL design ASIC SoC Logic Design Processors Computer Architecture VLSI PCIe RTL coding Microprocessors See 1+ \u00a0 \u00a0 See less Skills  SystemVerilog C++ Verilog Functional Verification FPGA Debugging RTL design ASIC SoC Logic Design Processors Computer Architecture VLSI PCIe RTL coding Microprocessors See 1+ \u00a0 \u00a0 See less SystemVerilog C++ Verilog Functional Verification FPGA Debugging RTL design ASIC SoC Logic Design Processors Computer Architecture VLSI PCIe RTL coding Microprocessors See 1+ \u00a0 \u00a0 See less SystemVerilog C++ Verilog Functional Verification FPGA Debugging RTL design ASIC SoC Logic Design Processors Computer Architecture VLSI PCIe RTL coding Microprocessors See 1+ \u00a0 \u00a0 See less Education University of Missouri-Rolla 2006  \u2013 2008 University of Missouri-Rolla 2006  \u2013 2008 University of Missouri-Rolla 2006  \u2013 2008 University of Missouri-Rolla 2006  \u2013 2008 ", "Summary Twenty years experience at Intel Corporation in the area of pre-silicon verification, from high-speed I/O physical layers to ARM XScale computing cores to multi-core IA-64 microprocessors. Familiar with current verification methodologies (System Verilog, UVM/OVM coding, assertion-based verification, constrained random testing, coverage-driven development) and formal verification methods (BDD-based model checking, boolean SAT). \n \nCurrently looking for new full-time opportunities in the areas of architecture/design/verification of microprocessor/SOC/ASIC/FPGA products, software development/testing, or a tenure-track faculty position in the areas of Computer Engineering or Computer Science. Summary Twenty years experience at Intel Corporation in the area of pre-silicon verification, from high-speed I/O physical layers to ARM XScale computing cores to multi-core IA-64 microprocessors. Familiar with current verification methodologies (System Verilog, UVM/OVM coding, assertion-based verification, constrained random testing, coverage-driven development) and formal verification methods (BDD-based model checking, boolean SAT). \n \nCurrently looking for new full-time opportunities in the areas of architecture/design/verification of microprocessor/SOC/ASIC/FPGA products, software development/testing, or a tenure-track faculty position in the areas of Computer Engineering or Computer Science. Twenty years experience at Intel Corporation in the area of pre-silicon verification, from high-speed I/O physical layers to ARM XScale computing cores to multi-core IA-64 microprocessors. Familiar with current verification methodologies (System Verilog, UVM/OVM coding, assertion-based verification, constrained random testing, coverage-driven development) and formal verification methods (BDD-based model checking, boolean SAT). \n \nCurrently looking for new full-time opportunities in the areas of architecture/design/verification of microprocessor/SOC/ASIC/FPGA products, software development/testing, or a tenure-track faculty position in the areas of Computer Engineering or Computer Science. Twenty years experience at Intel Corporation in the area of pre-silicon verification, from high-speed I/O physical layers to ARM XScale computing cores to multi-core IA-64 microprocessors. Familiar with current verification methodologies (System Verilog, UVM/OVM coding, assertion-based verification, constrained random testing, coverage-driven development) and formal verification methods (BDD-based model checking, boolean SAT). \n \nCurrently looking for new full-time opportunities in the areas of architecture/design/verification of microprocessor/SOC/ASIC/FPGA products, software development/testing, or a tenure-track faculty position in the areas of Computer Engineering or Computer Science. Experience Lead Verification Engineer Intel Corporation January 2013  \u2013  July 2015  (2 years 7 months) Chandler, AZ Responsible for development of reusable verification components and testbenches for highspeed serial I/O (PCIe/USB3.1/SATA/DMI) physical layers and their integration in customer SOC environments. Trained and directed team of 6 engineers to develop environment and verify PCIe3/DMI physical layer. Developed verification requirements from architectural specifications and wrote assertion-based checkers to ensure that requirements were met. Wrote new OVM-based verification components to implement power management interfaces. Worked with SOC architects to leverage cluster-level test environments for reuse at the subsystem level. \n Verification Methodologist Intel Corporation April 2011  \u2013  December 2012  (1 year 9 months) Chandler, AZ Responsible for development of new methodologies for presilicon verification of nonsynthesizable \nIP. Developed new methods for power-aware simulation (at the RTL and gate levels) \nboth with and without UPF-based power specifications; worked with multiple project teams \nto successfully apply these methods. Drove new methods of delivering IP to partner teams \nto improve cross-group collaboration. Investigated methods of automatically creating timing \nwrappers for behavioral models used in timing-sensitive gate-level simulations. Developed \ncoding standards to ensure that digital verification IP could be used in analog mixed-signal \nverification environments. Ran cross-division verification methodology working group. Lead Verification Engineer Intel Corporation June 2007  \u2013  April 2011  (3 years 11 months) Chandler, AZ Directed development of presilicon verification environments for USB subsystems of lowpower \nIA SOC products. Architected OVM-based verification environments for USB 3.0 host \nand device controller subsystems; directed team of 8 engineers to create verification IP and use \nthese environments to verify the designs, then worked with customer groups both to use the \nenvironments and to leverage their components in the customers\u2019 environments. Developed \nSystem Verilog-based checkers and scoreboards for USB 3.0, PCIe, and SATA physical layers. \nLeveraged third-party design and verification IP for USB 2.0 and USB/HSIC, and integrated \nIP into internal environments. Redesigned unit-level test environments to use Denali PCIe \nBFM, enabling direct use of third-party unit-level tests at fullchip. Staff Verification Engineer Marvell Semiconductor December 2006  \u2013  May 2007  (6 months) Chandler, AZ (Was transferred to Marvell when Intel divested their XScale family of ARM-based application processors to Marvell.) \n \nInvolved in unit-level and full-chip presilicon verification of five cellular application processors. Developed new testbenches, random transaction generators, trackers, checkers, and coverage monitors, using System Verilog; delivered training on these components to design teams. Drove high-level coverage methodologies. Maintained and added new features to previous test environment, written in object-oriented Perl. Generated and ran tests, debugged failures, fixed environment issues, and worked with architects and microarchitects to close RTL issues as they arose. Staff Verification Engineer Intel Corporation November 2004  \u2013  November 2006  (2 years 1 month) Chandler, AZ Drove all assertion-based verification and formal property verification (FPV) activities for two XScale-based cellular application processors. Wrote FPV test plans for project units; coded properties in System Verilog assertions (SVA). Developed SVA-based assertion environment for formal verification activities; delivered training on SVA and tools to project team. Drove evaluations of multiple formal tool suites, including Cadence\u2019s IFV and Mentor\u2019s 0-In tools. Evaluated property specification languages, including PSL and SVA, and drove division-wide POR for both spec language and tool suite. Active in cross-group and cross-division working groups to educate project management on formal verification and assertion-based design. Senior Verification Engineer Intel Corporation November 2002  \u2013  November 2004  (2 years 1 month) Chandler, AZ Drove all formal property verification efforts for two embeddable XScale (ARM) computing cores. Developed OVL-based RTL assertion environment for both simulation-based verification and formal verification activities; delivered training on OVL and tools to project team. Wrote FPV testplans for security subsystem of ARM v7 architecture, drove development of department verification methodology document. Developed specification-level formal models of bus cluster to prove correctness of specs at the transaction and sub-transaction level. Senior Verification Engineer Intel Corporation August 1995  \u2013  October 2002  (7 years 3 months) Chandler, AZ Involved in the architectural verification of four IA-64 microprocessors. Led team of 5 engineers verifying MP functionality. Tested high-level features of microprocessor via formal property verification. Developed formal models of MP cache coherency specifications and proved correctness at the spec level. Owned development of bus cluster verification environment for multi-core microprocessor. Developed test suites for architectural verification via feature and single-instruction testing. Debugged failing tests to faulty microcode or RTL code and worked with logic designers to correct problems. Developed coverage metrics to measure test suite effectiveness and used results to drive new test development. Maintained and enhanced test development software. Assisted logic designers in integrating RTL features into simulation models. Worked with architects and micro-architects to develop and implement new testability features. Submitted two patent proposals. Lead Verification Engineer Intel Corporation January 2013  \u2013  July 2015  (2 years 7 months) Chandler, AZ Responsible for development of reusable verification components and testbenches for highspeed serial I/O (PCIe/USB3.1/SATA/DMI) physical layers and their integration in customer SOC environments. Trained and directed team of 6 engineers to develop environment and verify PCIe3/DMI physical layer. Developed verification requirements from architectural specifications and wrote assertion-based checkers to ensure that requirements were met. Wrote new OVM-based verification components to implement power management interfaces. Worked with SOC architects to leverage cluster-level test environments for reuse at the subsystem level. \n Lead Verification Engineer Intel Corporation January 2013  \u2013  July 2015  (2 years 7 months) Chandler, AZ Responsible for development of reusable verification components and testbenches for highspeed serial I/O (PCIe/USB3.1/SATA/DMI) physical layers and their integration in customer SOC environments. Trained and directed team of 6 engineers to develop environment and verify PCIe3/DMI physical layer. Developed verification requirements from architectural specifications and wrote assertion-based checkers to ensure that requirements were met. Wrote new OVM-based verification components to implement power management interfaces. Worked with SOC architects to leverage cluster-level test environments for reuse at the subsystem level. \n Verification Methodologist Intel Corporation April 2011  \u2013  December 2012  (1 year 9 months) Chandler, AZ Responsible for development of new methodologies for presilicon verification of nonsynthesizable \nIP. Developed new methods for power-aware simulation (at the RTL and gate levels) \nboth with and without UPF-based power specifications; worked with multiple project teams \nto successfully apply these methods. Drove new methods of delivering IP to partner teams \nto improve cross-group collaboration. Investigated methods of automatically creating timing \nwrappers for behavioral models used in timing-sensitive gate-level simulations. Developed \ncoding standards to ensure that digital verification IP could be used in analog mixed-signal \nverification environments. Ran cross-division verification methodology working group. Verification Methodologist Intel Corporation April 2011  \u2013  December 2012  (1 year 9 months) Chandler, AZ Responsible for development of new methodologies for presilicon verification of nonsynthesizable \nIP. Developed new methods for power-aware simulation (at the RTL and gate levels) \nboth with and without UPF-based power specifications; worked with multiple project teams \nto successfully apply these methods. Drove new methods of delivering IP to partner teams \nto improve cross-group collaboration. Investigated methods of automatically creating timing \nwrappers for behavioral models used in timing-sensitive gate-level simulations. Developed \ncoding standards to ensure that digital verification IP could be used in analog mixed-signal \nverification environments. Ran cross-division verification methodology working group. Lead Verification Engineer Intel Corporation June 2007  \u2013  April 2011  (3 years 11 months) Chandler, AZ Directed development of presilicon verification environments for USB subsystems of lowpower \nIA SOC products. Architected OVM-based verification environments for USB 3.0 host \nand device controller subsystems; directed team of 8 engineers to create verification IP and use \nthese environments to verify the designs, then worked with customer groups both to use the \nenvironments and to leverage their components in the customers\u2019 environments. Developed \nSystem Verilog-based checkers and scoreboards for USB 3.0, PCIe, and SATA physical layers. \nLeveraged third-party design and verification IP for USB 2.0 and USB/HSIC, and integrated \nIP into internal environments. Redesigned unit-level test environments to use Denali PCIe \nBFM, enabling direct use of third-party unit-level tests at fullchip. Lead Verification Engineer Intel Corporation June 2007  \u2013  April 2011  (3 years 11 months) Chandler, AZ Directed development of presilicon verification environments for USB subsystems of lowpower \nIA SOC products. Architected OVM-based verification environments for USB 3.0 host \nand device controller subsystems; directed team of 8 engineers to create verification IP and use \nthese environments to verify the designs, then worked with customer groups both to use the \nenvironments and to leverage their components in the customers\u2019 environments. Developed \nSystem Verilog-based checkers and scoreboards for USB 3.0, PCIe, and SATA physical layers. \nLeveraged third-party design and verification IP for USB 2.0 and USB/HSIC, and integrated \nIP into internal environments. Redesigned unit-level test environments to use Denali PCIe \nBFM, enabling direct use of third-party unit-level tests at fullchip. Staff Verification Engineer Marvell Semiconductor December 2006  \u2013  May 2007  (6 months) Chandler, AZ (Was transferred to Marvell when Intel divested their XScale family of ARM-based application processors to Marvell.) \n \nInvolved in unit-level and full-chip presilicon verification of five cellular application processors. Developed new testbenches, random transaction generators, trackers, checkers, and coverage monitors, using System Verilog; delivered training on these components to design teams. Drove high-level coverage methodologies. Maintained and added new features to previous test environment, written in object-oriented Perl. Generated and ran tests, debugged failures, fixed environment issues, and worked with architects and microarchitects to close RTL issues as they arose. Staff Verification Engineer Marvell Semiconductor December 2006  \u2013  May 2007  (6 months) Chandler, AZ (Was transferred to Marvell when Intel divested their XScale family of ARM-based application processors to Marvell.) \n \nInvolved in unit-level and full-chip presilicon verification of five cellular application processors. Developed new testbenches, random transaction generators, trackers, checkers, and coverage monitors, using System Verilog; delivered training on these components to design teams. Drove high-level coverage methodologies. Maintained and added new features to previous test environment, written in object-oriented Perl. Generated and ran tests, debugged failures, fixed environment issues, and worked with architects and microarchitects to close RTL issues as they arose. Staff Verification Engineer Intel Corporation November 2004  \u2013  November 2006  (2 years 1 month) Chandler, AZ Drove all assertion-based verification and formal property verification (FPV) activities for two XScale-based cellular application processors. Wrote FPV test plans for project units; coded properties in System Verilog assertions (SVA). Developed SVA-based assertion environment for formal verification activities; delivered training on SVA and tools to project team. Drove evaluations of multiple formal tool suites, including Cadence\u2019s IFV and Mentor\u2019s 0-In tools. Evaluated property specification languages, including PSL and SVA, and drove division-wide POR for both spec language and tool suite. Active in cross-group and cross-division working groups to educate project management on formal verification and assertion-based design. Staff Verification Engineer Intel Corporation November 2004  \u2013  November 2006  (2 years 1 month) Chandler, AZ Drove all assertion-based verification and formal property verification (FPV) activities for two XScale-based cellular application processors. Wrote FPV test plans for project units; coded properties in System Verilog assertions (SVA). Developed SVA-based assertion environment for formal verification activities; delivered training on SVA and tools to project team. Drove evaluations of multiple formal tool suites, including Cadence\u2019s IFV and Mentor\u2019s 0-In tools. Evaluated property specification languages, including PSL and SVA, and drove division-wide POR for both spec language and tool suite. Active in cross-group and cross-division working groups to educate project management on formal verification and assertion-based design. Senior Verification Engineer Intel Corporation November 2002  \u2013  November 2004  (2 years 1 month) Chandler, AZ Drove all formal property verification efforts for two embeddable XScale (ARM) computing cores. Developed OVL-based RTL assertion environment for both simulation-based verification and formal verification activities; delivered training on OVL and tools to project team. Wrote FPV testplans for security subsystem of ARM v7 architecture, drove development of department verification methodology document. Developed specification-level formal models of bus cluster to prove correctness of specs at the transaction and sub-transaction level. Senior Verification Engineer Intel Corporation November 2002  \u2013  November 2004  (2 years 1 month) Chandler, AZ Drove all formal property verification efforts for two embeddable XScale (ARM) computing cores. Developed OVL-based RTL assertion environment for both simulation-based verification and formal verification activities; delivered training on OVL and tools to project team. Wrote FPV testplans for security subsystem of ARM v7 architecture, drove development of department verification methodology document. Developed specification-level formal models of bus cluster to prove correctness of specs at the transaction and sub-transaction level. Senior Verification Engineer Intel Corporation August 1995  \u2013  October 2002  (7 years 3 months) Chandler, AZ Involved in the architectural verification of four IA-64 microprocessors. Led team of 5 engineers verifying MP functionality. Tested high-level features of microprocessor via formal property verification. Developed formal models of MP cache coherency specifications and proved correctness at the spec level. Owned development of bus cluster verification environment for multi-core microprocessor. Developed test suites for architectural verification via feature and single-instruction testing. Debugged failing tests to faulty microcode or RTL code and worked with logic designers to correct problems. Developed coverage metrics to measure test suite effectiveness and used results to drive new test development. Maintained and enhanced test development software. Assisted logic designers in integrating RTL features into simulation models. Worked with architects and micro-architects to develop and implement new testability features. Submitted two patent proposals. Senior Verification Engineer Intel Corporation August 1995  \u2013  October 2002  (7 years 3 months) Chandler, AZ Involved in the architectural verification of four IA-64 microprocessors. Led team of 5 engineers verifying MP functionality. Tested high-level features of microprocessor via formal property verification. Developed formal models of MP cache coherency specifications and proved correctness at the spec level. Owned development of bus cluster verification environment for multi-core microprocessor. Developed test suites for architectural verification via feature and single-instruction testing. Debugged failing tests to faulty microcode or RTL code and worked with logic designers to correct problems. Developed coverage metrics to measure test suite effectiveness and used results to drive new test development. Maintained and enhanced test development software. Assisted logic designers in integrating RTL features into simulation models. Worked with architects and micro-architects to develop and implement new testability features. Submitted two patent proposals. Skills System Verilog UVM OVM Verification VCS-NLP VCS UPF Debugging C C++ Testing Verilog ASIC Semiconductors Perl SoC Simulation Modelsim SystemVerilog Functional Verification VLSI RTL Design Microprocessors ARM PCIe ModelSim Simulations See 12+ \u00a0 \u00a0 See less Skills  System Verilog UVM OVM Verification VCS-NLP VCS UPF Debugging C C++ Testing Verilog ASIC Semiconductors Perl SoC Simulation Modelsim SystemVerilog Functional Verification VLSI RTL Design Microprocessors ARM PCIe ModelSim Simulations See 12+ \u00a0 \u00a0 See less System Verilog UVM OVM Verification VCS-NLP VCS UPF Debugging C C++ Testing Verilog ASIC Semiconductors Perl SoC Simulation Modelsim SystemVerilog Functional Verification VLSI RTL Design Microprocessors ARM PCIe ModelSim Simulations See 12+ \u00a0 \u00a0 See less System Verilog UVM OVM Verification VCS-NLP VCS UPF Debugging C C++ Testing Verilog ASIC Semiconductors Perl SoC Simulation Modelsim SystemVerilog Functional Verification VLSI RTL Design Microprocessors ARM PCIe ModelSim Simulations See 12+ \u00a0 \u00a0 See less Education University of Cincinnati Doctor of Philosophy (Ph.D.),  Computer Engineering 1992  \u2013 1995 Ph.D. research involved performance verification of VLSI systems using performance description languages, constraint satisfaction problems, fixed-point theory, and interval mathematics. Other research included transformations to simplify functional verification of synthesized designs. Familiar with current formal verification methods, including BDD-based model checking, symbolic simulation, symbolic trajectory evaluation, boolean SAT, and theorem provers. \n Activities and Societies:\u00a0 Semiconductor Research Corporation Graduate Fellowship ,  University of Cincinnati Teaching Assistantship University of Louisville Master\u2019s Degree,  Computer Science 1990  \u2013 1992 M.Eng. research involved simulation of distributed computer architectures and logic simulation. \nTaught a class on simulation languages, including Simscript and Simula. Activities and Societies:\u00a0 University of Louisville Teaching Assistantship ,  Sigma Phi Epsilon National Scholarship University of Louisville Bachelor\u2019s Degree,  Computer Science 1986  \u2013 1990 Activities and Societies:\u00a0 Engineering School Student Council ,  Sigma Phi Epsilon University of Cincinnati Doctor of Philosophy (Ph.D.),  Computer Engineering 1992  \u2013 1995 Ph.D. research involved performance verification of VLSI systems using performance description languages, constraint satisfaction problems, fixed-point theory, and interval mathematics. Other research included transformations to simplify functional verification of synthesized designs. Familiar with current formal verification methods, including BDD-based model checking, symbolic simulation, symbolic trajectory evaluation, boolean SAT, and theorem provers. \n Activities and Societies:\u00a0 Semiconductor Research Corporation Graduate Fellowship ,  University of Cincinnati Teaching Assistantship University of Cincinnati Doctor of Philosophy (Ph.D.),  Computer Engineering 1992  \u2013 1995 Ph.D. research involved performance verification of VLSI systems using performance description languages, constraint satisfaction problems, fixed-point theory, and interval mathematics. Other research included transformations to simplify functional verification of synthesized designs. Familiar with current formal verification methods, including BDD-based model checking, symbolic simulation, symbolic trajectory evaluation, boolean SAT, and theorem provers. \n Activities and Societies:\u00a0 Semiconductor Research Corporation Graduate Fellowship ,  University of Cincinnati Teaching Assistantship University of Cincinnati Doctor of Philosophy (Ph.D.),  Computer Engineering 1992  \u2013 1995 Ph.D. research involved performance verification of VLSI systems using performance description languages, constraint satisfaction problems, fixed-point theory, and interval mathematics. Other research included transformations to simplify functional verification of synthesized designs. Familiar with current formal verification methods, including BDD-based model checking, symbolic simulation, symbolic trajectory evaluation, boolean SAT, and theorem provers. \n Activities and Societies:\u00a0 Semiconductor Research Corporation Graduate Fellowship ,  University of Cincinnati Teaching Assistantship University of Louisville Master\u2019s Degree,  Computer Science 1990  \u2013 1992 M.Eng. research involved simulation of distributed computer architectures and logic simulation. \nTaught a class on simulation languages, including Simscript and Simula. Activities and Societies:\u00a0 University of Louisville Teaching Assistantship ,  Sigma Phi Epsilon National Scholarship University of Louisville Master\u2019s Degree,  Computer Science 1990  \u2013 1992 M.Eng. research involved simulation of distributed computer architectures and logic simulation. \nTaught a class on simulation languages, including Simscript and Simula. Activities and Societies:\u00a0 University of Louisville Teaching Assistantship ,  Sigma Phi Epsilon National Scholarship University of Louisville Master\u2019s Degree,  Computer Science 1990  \u2013 1992 M.Eng. research involved simulation of distributed computer architectures and logic simulation. \nTaught a class on simulation languages, including Simscript and Simula. Activities and Societies:\u00a0 University of Louisville Teaching Assistantship ,  Sigma Phi Epsilon National Scholarship University of Louisville Bachelor\u2019s Degree,  Computer Science 1986  \u2013 1990 Activities and Societies:\u00a0 Engineering School Student Council ,  Sigma Phi Epsilon University of Louisville Bachelor\u2019s Degree,  Computer Science 1986  \u2013 1990 Activities and Societies:\u00a0 Engineering School Student Council ,  Sigma Phi Epsilon University of Louisville Bachelor\u2019s Degree,  Computer Science 1986  \u2013 1990 Activities and Societies:\u00a0 Engineering School Student Council ,  Sigma Phi Epsilon ", "Experience DFX Verification Engineer Intel Corporation August 2014  \u2013 Present (1 year 1 month) Bengaluru Area, India - Pre Si test content generation and validation \n- ATPG pattern generation using Mentors TestKompress \n- Gate Level Simulations DFX Verification Engineer Intel Corporation August 2014  \u2013 Present (1 year 1 month) Bengaluru Area, India - Pre Si test content generation and validation \n- ATPG pattern generation using Mentors TestKompress \n- Gate Level Simulations DFX Verification Engineer Intel Corporation August 2014  \u2013 Present (1 year 1 month) Bengaluru Area, India - Pre Si test content generation and validation \n- ATPG pattern generation using Mentors TestKompress \n- Gate Level Simulations Skills VLSI Digital Electronics Testing Embedded Systems Unix Verilog ATPG Simulations VLSI verification Microcontrollers C VHDL Linux Semiconductors Electrical Engineering Perl Script Debugging FPGA See 3+ \u00a0 \u00a0 See less Skills  VLSI Digital Electronics Testing Embedded Systems Unix Verilog ATPG Simulations VLSI verification Microcontrollers C VHDL Linux Semiconductors Electrical Engineering Perl Script Debugging FPGA See 3+ \u00a0 \u00a0 See less VLSI Digital Electronics Testing Embedded Systems Unix Verilog ATPG Simulations VLSI verification Microcontrollers C VHDL Linux Semiconductors Electrical Engineering Perl Script Debugging FPGA See 3+ \u00a0 \u00a0 See less VLSI Digital Electronics Testing Embedded Systems Unix Verilog ATPG Simulations VLSI verification Microcontrollers C VHDL Linux Semiconductors Electrical Engineering Perl Script Debugging FPGA See 3+ \u00a0 \u00a0 See less Honors & Awards Goodie Drawer Level I Neethu Gopinath February 2014 Automated the process of converting RTL signals to gate level signals which is the critical step in generating the structural coverage on a Fault Model. Goodie Drawer Level I Neethu Gopinath February 2014 Automated the process of converting RTL signals to gate level signals which is the critical step in generating the structural coverage on a Fault Model. Goodie Drawer Level I Neethu Gopinath February 2014 Automated the process of converting RTL signals to gate level signals which is the critical step in generating the structural coverage on a Fault Model. Goodie Drawer Level I Neethu Gopinath February 2014 Automated the process of converting RTL signals to gate level signals which is the critical step in generating the structural coverage on a Fault Model. ", "Experience Verification Engineer Intel Corporation September 2014  \u2013 Present (1 year) Yakum ASIC Verification Engineer at Intel Corporation \n\u2022\tVerification on HDL design of IP and Cluster level. \n\u2022\tIntegration of full VerificationComponents. \n\u2022\tWork with OVM methodology (with Intel Saola extension). \n \n Verification Engeneer Verisense November 2012  \u2013 Present (2 years 10 months) Verification Engineer Marvell Israel Ltd. March 2013  \u2013  August 2014  (1 year 6 months) ASIC Verification Engineer at Marvell Israel Ltd. \n\u2022\tWork with complex architectural HDL designs in the Switching department. \n\u2022\tDeveloping test plans and running regressions, Unit, Block and Full Chip level.  \n\u2022\tExtensive functional design debugging (Synopsys tools).  \n\u2022\tSystemVerilog, UVM, Verilog, SVA, Perl\\Cshell scripting. Verification Engineer Intel Corporation September 2014  \u2013 Present (1 year) Yakum ASIC Verification Engineer at Intel Corporation \n\u2022\tVerification on HDL design of IP and Cluster level. \n\u2022\tIntegration of full VerificationComponents. \n\u2022\tWork with OVM methodology (with Intel Saola extension). \n \n Verification Engineer Intel Corporation September 2014  \u2013 Present (1 year) Yakum ASIC Verification Engineer at Intel Corporation \n\u2022\tVerification on HDL design of IP and Cluster level. \n\u2022\tIntegration of full VerificationComponents. \n\u2022\tWork with OVM methodology (with Intel Saola extension). \n \n Verification Engeneer Verisense November 2012  \u2013 Present (2 years 10 months) Verification Engeneer Verisense November 2012  \u2013 Present (2 years 10 months) Verification Engineer Marvell Israel Ltd. March 2013  \u2013  August 2014  (1 year 6 months) ASIC Verification Engineer at Marvell Israel Ltd. \n\u2022\tWork with complex architectural HDL designs in the Switching department. \n\u2022\tDeveloping test plans and running regressions, Unit, Block and Full Chip level.  \n\u2022\tExtensive functional design debugging (Synopsys tools).  \n\u2022\tSystemVerilog, UVM, Verilog, SVA, Perl\\Cshell scripting. Verification Engineer Marvell Israel Ltd. March 2013  \u2013  August 2014  (1 year 6 months) ASIC Verification Engineer at Marvell Israel Ltd. \n\u2022\tWork with complex architectural HDL designs in the Switching department. \n\u2022\tDeveloping test plans and running regressions, Unit, Block and Full Chip level.  \n\u2022\tExtensive functional design debugging (Synopsys tools).  \n\u2022\tSystemVerilog, UVM, Verilog, SVA, Perl\\Cshell scripting. Languages English Professional working proficiency Hebrew Native or bilingual proficiency English Professional working proficiency Hebrew Native or bilingual proficiency English Professional working proficiency Hebrew Native or bilingual proficiency Professional working proficiency Native or bilingual proficiency Skills VHDL SystemVerilog Verilog C++ Matlab Perl Unix Verification C UVM Skills  VHDL SystemVerilog Verilog C++ Matlab Perl Unix Verification C UVM VHDL SystemVerilog Verilog C++ Matlab Perl Unix Verification C UVM VHDL SystemVerilog Verilog C++ Matlab Perl Unix Verification C UVM Education Jerusalem College of Technology Bachelor of Science (B.Sc.),  Electrical and Electronics Engineering 2009  \u2013 2012 Jerusalem College of Technology Bachelor of Science (B.Sc.),  Electrical and Electronics Engineering 2009  \u2013 2012 Jerusalem College of Technology Bachelor of Science (B.Sc.),  Electrical and Electronics Engineering 2009  \u2013 2012 Jerusalem College of Technology Bachelor of Science (B.Sc.),  Electrical and Electronics Engineering 2009  \u2013 2012 ", "Summary Senior HW verification engineer in client processors development group at Intel. Very experienced in all pre-si validation aspects, including test environment development, validation planning and strategies, testing, coverage and formal verification. Experienced in SoC and IPs validation, simulation and emulation environments. Experienced in leading and driving validation methodologies across large groups. Summary Senior HW verification engineer in client processors development group at Intel. Very experienced in all pre-si validation aspects, including test environment development, validation planning and strategies, testing, coverage and formal verification. Experienced in SoC and IPs validation, simulation and emulation environments. Experienced in leading and driving validation methodologies across large groups. Senior HW verification engineer in client processors development group at Intel. Very experienced in all pre-si validation aspects, including test environment development, validation planning and strategies, testing, coverage and formal verification. Experienced in SoC and IPs validation, simulation and emulation environments. Experienced in leading and driving validation methodologies across large groups. Senior HW verification engineer in client processors development group at Intel. Very experienced in all pre-si validation aspects, including test environment development, validation planning and strategies, testing, coverage and formal verification. Experienced in SoC and IPs validation, simulation and emulation environments. Experienced in leading and driving validation methodologies across large groups. Experience HW Formal verification engineer Intel Corporation April 2015  \u2013 Present (5 months) Israel, Haifa HW pre-si Formal verification engineer for CPU and SoC. Leading all SoC formal validation activities. Full-chip HW pre-si verification engineer Intel Corporation January 2012  \u2013  March 2015  (3 years 3 months) Israel, Haifa Full-chip pre-si validator, responsible for IPs validation in full-chip environment, both simulation and emulation. Leading and driving global methodologies for test plans and validation tracking across pre-si validation groups. Full-chip pre-si verification engineer Intel Corporation January 2011  \u2013  December 2011  (1 year) Israel, Haifa Full-chip Test Environment owner and integrator for pre-si verification. Leading emulation activities for full-chip validation. CPU HW Verification Engineer Intel December 2002  \u2013  December 2010  (8 years 1 month) Israel, Haifa HW logic validator at CPU cluster level. Owner of Test Environment development and full pre-silicon validation activities in major design units. HW Formal verification engineer Intel Corporation April 2015  \u2013 Present (5 months) Israel, Haifa HW pre-si Formal verification engineer for CPU and SoC. Leading all SoC formal validation activities. HW Formal verification engineer Intel Corporation April 2015  \u2013 Present (5 months) Israel, Haifa HW pre-si Formal verification engineer for CPU and SoC. Leading all SoC formal validation activities. Full-chip HW pre-si verification engineer Intel Corporation January 2012  \u2013  March 2015  (3 years 3 months) Israel, Haifa Full-chip pre-si validator, responsible for IPs validation in full-chip environment, both simulation and emulation. Leading and driving global methodologies for test plans and validation tracking across pre-si validation groups. Full-chip HW pre-si verification engineer Intel Corporation January 2012  \u2013  March 2015  (3 years 3 months) Israel, Haifa Full-chip pre-si validator, responsible for IPs validation in full-chip environment, both simulation and emulation. Leading and driving global methodologies for test plans and validation tracking across pre-si validation groups. Full-chip pre-si verification engineer Intel Corporation January 2011  \u2013  December 2011  (1 year) Israel, Haifa Full-chip Test Environment owner and integrator for pre-si verification. Leading emulation activities for full-chip validation. Full-chip pre-si verification engineer Intel Corporation January 2011  \u2013  December 2011  (1 year) Israel, Haifa Full-chip Test Environment owner and integrator for pre-si verification. Leading emulation activities for full-chip validation. CPU HW Verification Engineer Intel December 2002  \u2013  December 2010  (8 years 1 month) Israel, Haifa HW logic validator at CPU cluster level. Owner of Test Environment development and full pre-silicon validation activities in major design units. CPU HW Verification Engineer Intel December 2002  \u2013  December 2010  (8 years 1 month) Israel, Haifa HW logic validator at CPU cluster level. Owner of Test Environment development and full pre-silicon validation activities in major design units. Skills Functional Verification Debugging SystemVerilog SoC Specman System Verification RTL verification Processors Computer Architecture Logic Design Intel X86 Microprocessors Formal Verification Formal Methods Emulation Simulations Assertion Based... Test Methodologies See 4+ \u00a0 \u00a0 See less Skills  Functional Verification Debugging SystemVerilog SoC Specman System Verification RTL verification Processors Computer Architecture Logic Design Intel X86 Microprocessors Formal Verification Formal Methods Emulation Simulations Assertion Based... Test Methodologies See 4+ \u00a0 \u00a0 See less Functional Verification Debugging SystemVerilog SoC Specman System Verification RTL verification Processors Computer Architecture Logic Design Intel X86 Microprocessors Formal Verification Formal Methods Emulation Simulations Assertion Based... Test Methodologies See 4+ \u00a0 \u00a0 See less Functional Verification Debugging SystemVerilog SoC Specman System Verification RTL verification Processors Computer Architecture Logic Design Intel X86 Microprocessors Formal Verification Formal Methods Emulation Simulations Assertion Based... Test Methodologies See 4+ \u00a0 \u00a0 See less Education Ben Gurion University Bachelor of Science (BSc),  Electrical ,  Electronics and Computer Engineering 1998  \u2013 2002 Ben Gurion University Bachelor of Science (BSc),  Electrical ,  Electronics and Computer Engineering 1998  \u2013 2002 Ben Gurion University Bachelor of Science (BSc),  Electrical ,  Electronics and Computer Engineering 1998  \u2013 2002 Ben Gurion University Bachelor of Science (BSc),  Electrical ,  Electronics and Computer Engineering 1998  \u2013 2002 ", "Experience SoC DFX Verification Engineer Intel Corporation November 2010  \u2013 Present (4 years 10 months) Costa Rica DFD/DFT IP integration & unit-level Verification (Atom Family), SystemVerilog (OVM) Testbench development. Client/Server Test Content Engineer Intel Corporation January 2008  \u2013  October 2010  (2 years 10 months) Costa Rica Client/Server Test Content Development on x86 (FC/SBFT). Fault Grading-based coverage analysis, tool development. CPU Microarchitecture Verification Engineer Intel Corporation July 2005  \u2013  October 2007  (2 years 4 months) Costa Rica Unit/FC Verification on Multi-core Memory unit (Core2 Family), Specman TB dev. CPU Microarchitecture Verification Engineer Intel Corporation June 2004  \u2013  June 2005  (1 year 1 month) Israel Unit and Full chip level verification on CPU Memory units, PMON (Core Family), Specman Testbench development CPU Microarchitecture Verification Engineer Intel Corporation July 2002  \u2013  March 2004  (1 year 9 months) Costa Rica CPU cluster-level/performance verification on branch prediction algorithms (Pentium4 Family products), Specman Testbench development CPU Circuit Design Engineer Intel Corporation December 2000  \u2013  June 2002  (1 year 7 months) Folsom, CA CPU general circuitry (PV), timing and register files on Pentium III Family products SoC DFX Verification Engineer Intel Corporation November 2010  \u2013 Present (4 years 10 months) Costa Rica DFD/DFT IP integration & unit-level Verification (Atom Family), SystemVerilog (OVM) Testbench development. SoC DFX Verification Engineer Intel Corporation November 2010  \u2013 Present (4 years 10 months) Costa Rica DFD/DFT IP integration & unit-level Verification (Atom Family), SystemVerilog (OVM) Testbench development. Client/Server Test Content Engineer Intel Corporation January 2008  \u2013  October 2010  (2 years 10 months) Costa Rica Client/Server Test Content Development on x86 (FC/SBFT). Fault Grading-based coverage analysis, tool development. Client/Server Test Content Engineer Intel Corporation January 2008  \u2013  October 2010  (2 years 10 months) Costa Rica Client/Server Test Content Development on x86 (FC/SBFT). Fault Grading-based coverage analysis, tool development. CPU Microarchitecture Verification Engineer Intel Corporation July 2005  \u2013  October 2007  (2 years 4 months) Costa Rica Unit/FC Verification on Multi-core Memory unit (Core2 Family), Specman TB dev. CPU Microarchitecture Verification Engineer Intel Corporation July 2005  \u2013  October 2007  (2 years 4 months) Costa Rica Unit/FC Verification on Multi-core Memory unit (Core2 Family), Specman TB dev. CPU Microarchitecture Verification Engineer Intel Corporation June 2004  \u2013  June 2005  (1 year 1 month) Israel Unit and Full chip level verification on CPU Memory units, PMON (Core Family), Specman Testbench development CPU Microarchitecture Verification Engineer Intel Corporation June 2004  \u2013  June 2005  (1 year 1 month) Israel Unit and Full chip level verification on CPU Memory units, PMON (Core Family), Specman Testbench development CPU Microarchitecture Verification Engineer Intel Corporation July 2002  \u2013  March 2004  (1 year 9 months) Costa Rica CPU cluster-level/performance verification on branch prediction algorithms (Pentium4 Family products), Specman Testbench development CPU Microarchitecture Verification Engineer Intel Corporation July 2002  \u2013  March 2004  (1 year 9 months) Costa Rica CPU cluster-level/performance verification on branch prediction algorithms (Pentium4 Family products), Specman Testbench development CPU Circuit Design Engineer Intel Corporation December 2000  \u2013  June 2002  (1 year 7 months) Folsom, CA CPU general circuitry (PV), timing and register files on Pentium III Family products CPU Circuit Design Engineer Intel Corporation December 2000  \u2013  June 2002  (1 year 7 months) Folsom, CA CPU general circuitry (PV), timing and register files on Pentium III Family products Languages Spanish Native or bilingual proficiency English Full professional proficiency Spanish Native or bilingual proficiency English Full professional proficiency Spanish Native or bilingual proficiency English Full professional proficiency Native or bilingual proficiency Full professional proficiency Skills Specman Verilog SystemVerilog Computer Architecture Processors Logic Design SoC VLSI Debugging Microprocessors Java Perl C++ Data Warehousing Information Retrieval OLAP x86 Assembly Neural Networks Verification languages Functional Verification See 5+ \u00a0 \u00a0 See less Skills  Specman Verilog SystemVerilog Computer Architecture Processors Logic Design SoC VLSI Debugging Microprocessors Java Perl C++ Data Warehousing Information Retrieval OLAP x86 Assembly Neural Networks Verification languages Functional Verification See 5+ \u00a0 \u00a0 See less Specman Verilog SystemVerilog Computer Architecture Processors Logic Design SoC VLSI Debugging Microprocessors Java Perl C++ Data Warehousing Information Retrieval OLAP x86 Assembly Neural Networks Verification languages Functional Verification See 5+ \u00a0 \u00a0 See less Specman Verilog SystemVerilog Computer Architecture Processors Logic Design SoC VLSI Debugging Microprocessors Java Perl C++ Data Warehousing Information Retrieval OLAP x86 Assembly Neural Networks Verification languages Functional Verification See 5+ \u00a0 \u00a0 See less Education Universidad de Costa Rica Master's degree,  Computer Science 2010  \u2013 2013 Universidad de Costa Rica Bachelor of Science (B.S.),  Electrical Engineering (Digital Systems) 1996  \u2013 2000 Universidad de Costa Rica Bachelor's degree (1st year),  Economics 1995  \u2013 1995 Universidad de Costa Rica Master's degree,  Computer Science 2010  \u2013 2013 Universidad de Costa Rica Master's degree,  Computer Science 2010  \u2013 2013 Universidad de Costa Rica Master's degree,  Computer Science 2010  \u2013 2013 Universidad de Costa Rica Bachelor of Science (B.S.),  Electrical Engineering (Digital Systems) 1996  \u2013 2000 Universidad de Costa Rica Bachelor of Science (B.S.),  Electrical Engineering (Digital Systems) 1996  \u2013 2000 Universidad de Costa Rica Bachelor of Science (B.S.),  Electrical Engineering (Digital Systems) 1996  \u2013 2000 Universidad de Costa Rica Bachelor's degree (1st year),  Economics 1995  \u2013 1995 Universidad de Costa Rica Bachelor's degree (1st year),  Economics 1995  \u2013 1995 Universidad de Costa Rica Bachelor's degree (1st year),  Economics 1995  \u2013 1995 ", "Experience Memory Verification Engineer Intel Corporation October 2012  \u2013 Present (2 years 11 months) Memory Verification Engineer Intel Corporation October 2012  \u2013 Present (2 years 11 months) Memory Verification Engineer Intel Corporation October 2012  \u2013 Present (2 years 11 months) Skills SystemVerilog Open Verification... RTL design SoC ASIC Verilog Functional Verification UVM Logic Design DFT Integrated Circuit... RTL coding EDA VLSI ModelSim Intel RTL Design See 2+ \u00a0 \u00a0 See less Skills  SystemVerilog Open Verification... RTL design SoC ASIC Verilog Functional Verification UVM Logic Design DFT Integrated Circuit... RTL coding EDA VLSI ModelSim Intel RTL Design See 2+ \u00a0 \u00a0 See less SystemVerilog Open Verification... RTL design SoC ASIC Verilog Functional Verification UVM Logic Design DFT Integrated Circuit... RTL coding EDA VLSI ModelSim Intel RTL Design See 2+ \u00a0 \u00a0 See less SystemVerilog Open Verification... RTL design SoC ASIC Verilog Functional Verification UVM Logic Design DFT Integrated Circuit... RTL coding EDA VLSI ModelSim Intel RTL Design See 2+ \u00a0 \u00a0 See less Education Arizona State University MS 2007  \u2013 2010 The University of Texas at El Paso BS 2000  \u2013 2004 Arizona State University MS 2007  \u2013 2010 Arizona State University MS 2007  \u2013 2010 Arizona State University MS 2007  \u2013 2010 The University of Texas at El Paso BS 2000  \u2013 2004 The University of Texas at El Paso BS 2000  \u2013 2004 The University of Texas at El Paso BS 2000  \u2013 2004 ", "Summary Expertise in Verification of Gfx and PCIe Gen3. Leading pre-Si validation team and delivering high quality bug free design. \n Summary Expertise in Verification of Gfx and PCIe Gen3. Leading pre-Si validation team and delivering high quality bug free design. \n Expertise in Verification of Gfx and PCIe Gen3. Leading pre-Si validation team and delivering high quality bug free design. \n Expertise in Verification of Gfx and PCIe Gen3. Leading pre-Si validation team and delivering high quality bug free design. \n Experience Sr. Gfx Verification Engineer Intel Corporation April 2012  \u2013 Present (3 years 5 months) Bengaluru Area, India \u2022\tValidation engineer responsible for test environment with focus on test content generation for Gen10/11/12 Sampler cluster of Intel\u2019s internal GFX IP. Developed the new SV based test environment working with engineers and architects from three sites that enables scalable test content that can target Cluster level tests, Unit level tests and for FPGA emulation environment. Also developed Automation scripts in Perl to generate SV Cluster level coverage code and state constraints code form the Specification XML files. \n\u2022\tLead a team of Engineers responsible for validation Sampler cluster in Gen9 and its derivative. Personally developed a new Ruby based test generation suite that became primary tool for validation of the cluster and FPGA emulation and for many of the cluster units. \n\u2022\tValidation engineer responsible for the validation of Hi speed Data Port in the Gen9 of Intel\u2019s GFX IP. Designed and a developed a new Perl based random test generator that uncovered many RTL bugs including legacy bugs in Gen9 and subsequent stepping. \n Lead. CPU Verification Engineer Intel Corporation January 2011  \u2013  April 2012  (1 year 4 months) Bengaluru Area, India \u2022\tLead a team of engineers for the Validation of the PHY and INIT layer PCIE Gen3 in server on the 3rd Generation server products and ensured full function validation with no post-silicon bugs. \n\u2022\tFor 5th Generation client microprocessor products lead a team to develop new test environment. Personally developed portions of checkers and drivers. \n\u2022\tDefined the microarchitecture of AFE to PHY interface for the new PCIE AFE and validated the same. Sr. CPU Verification Engineer Intel Corporation March 2009  \u2013  December 2010  (1 year 10 months) Folsom, CA \u2022\tOwner for Validation of the PHY and INIT Layer of Intel\u2019s first PCIE \u2013 Gen3 in client on the 3rd Generation Core microprocessors. Worked through the inherent PCI-SIG ambiguities to validate the most critical feature of the project, while the spec was continuously evolving and under an aggressive schedule. Ensured complete validation with zero post-silicon bugs. \n\u2022\tTask involved developing test plans, writing tests and coverage code and filing numerous RTL bugs and clearing some of the ambiguities in the PCIE spec.  \n\u2022\tLead a task force of engineers across 2 sites for validation of Gen3 Equalization spec and ensured complete validation by developing test plans, personally writing tests and filing many RTL bugs. Sr. Chipset Verification Engineer Intel Corporation March 2008  \u2013  March 2009  (1 year 1 month) Bengaluru Area, India \u2022\tValidation owner for Super Cluster level validation of Intel\u2019s Memory controller hub. Responsible for Developing test plan and execution of the same. Sr. Soc Verification Engineer Intel Corporation September 2005  \u2013  March 2008  (2 years 7 months) Bengaluru Area, India \u2022\tInvolved in the Verification of UWB baseband using preparatory software and reference model provide my WISAIR. \n\u2022\tInvolved in the design and implementation of Global unit of the UWB MAC. \n\u2022\tInvolved in validation of Power management system of UWB MAC. \n Project Manager Center for Development of Telematics (C-Do T) April 2003  \u2013  September 2005  (2 years 6 months) Bengaluru Area, India \u2022\tProject manager responsible for the design and development of 2-155Mbps variable satellite modem. Technically lead a team of 6 towards successful design and implementation of CDOT\u2019s BBTS-STM1_KU and STM155 product\u2019s baseband and IF sub-systems. This product successfully cleared TEC certification with performance with in 0.3 db of Shannon limit. \n\u2022\tApart from overall execution was personally responsible for design and implementation of the Baseband and IF receivers which included digital frequency recovery, timing recovery, phase recovery circuits, variable rate filtering and nyquist filters implementation of rate \u00bd and 1/3 viterbi decoder, rate 2/3 TCM decoder, IF frequency synthesizers and associated IF analog components. Digital baseband was implemented in FPGA. \n\u2022\tTasks includes bit true SPW modelling of various subsystem components of the receiver and generation of the golden reference model for validation. \n\u2022\tDeveloped tools to generate VDHL RTL targeting FPGA for CSD implementation of nyquist filters, CIC filters and interpolation filters. Sr Research Engineer Center for Development of Telematics (C-Do T) April 2001  \u2013  April 2003  (2 years 1 month) Bengaluru Area, India \u2022\tMember of a collaborative with CRC Canada which jointly developed a 155Mbps Satellite modem responsible for design and implementation of digital basband of the modem. \n\u2022\tDesign Engineer responsible for development of baseband and IF subsystems for Satellite modem. \n\u2022\tModelling of variable rate receivers for satellite modems upto 2Mbps in SPW and COSSAP, generation of golden reference models and HW implementation of the components in FPGA. \n\u2022\tDesign and implementation of Engineering Service channel card and FPGA implementation of the same. Research Engineer Center for Development of Telematics (C-Do T) April 1997  \u2013  April 2001  (4 years 1 month) Bengaluru Area, India \u2022\tDesign Engineer and development of various hardware modules of VSAT baseband subsystems. Responsibilities included design of digital hardware using DSP processors and developing firmware for the same. Design Engineer Trainee VXL Instruments July 1996  \u2013  February 1997  (8 months) Bengaluru Area, India \u2022\tDesigned and implemented EISA bus based Flash memory card to work as an internal hard disk drive to boot load client software for a thin client based product. \n\u2022\tDesigned and implemented the Extended BIOS for driving the hardware and developed the tester software. \n Sr. Gfx Verification Engineer Intel Corporation April 2012  \u2013 Present (3 years 5 months) Bengaluru Area, India \u2022\tValidation engineer responsible for test environment with focus on test content generation for Gen10/11/12 Sampler cluster of Intel\u2019s internal GFX IP. Developed the new SV based test environment working with engineers and architects from three sites that enables scalable test content that can target Cluster level tests, Unit level tests and for FPGA emulation environment. Also developed Automation scripts in Perl to generate SV Cluster level coverage code and state constraints code form the Specification XML files. \n\u2022\tLead a team of Engineers responsible for validation Sampler cluster in Gen9 and its derivative. Personally developed a new Ruby based test generation suite that became primary tool for validation of the cluster and FPGA emulation and for many of the cluster units. \n\u2022\tValidation engineer responsible for the validation of Hi speed Data Port in the Gen9 of Intel\u2019s GFX IP. Designed and a developed a new Perl based random test generator that uncovered many RTL bugs including legacy bugs in Gen9 and subsequent stepping. \n Sr. Gfx Verification Engineer Intel Corporation April 2012  \u2013 Present (3 years 5 months) Bengaluru Area, India \u2022\tValidation engineer responsible for test environment with focus on test content generation for Gen10/11/12 Sampler cluster of Intel\u2019s internal GFX IP. Developed the new SV based test environment working with engineers and architects from three sites that enables scalable test content that can target Cluster level tests, Unit level tests and for FPGA emulation environment. Also developed Automation scripts in Perl to generate SV Cluster level coverage code and state constraints code form the Specification XML files. \n\u2022\tLead a team of Engineers responsible for validation Sampler cluster in Gen9 and its derivative. Personally developed a new Ruby based test generation suite that became primary tool for validation of the cluster and FPGA emulation and for many of the cluster units. \n\u2022\tValidation engineer responsible for the validation of Hi speed Data Port in the Gen9 of Intel\u2019s GFX IP. Designed and a developed a new Perl based random test generator that uncovered many RTL bugs including legacy bugs in Gen9 and subsequent stepping. \n Lead. CPU Verification Engineer Intel Corporation January 2011  \u2013  April 2012  (1 year 4 months) Bengaluru Area, India \u2022\tLead a team of engineers for the Validation of the PHY and INIT layer PCIE Gen3 in server on the 3rd Generation server products and ensured full function validation with no post-silicon bugs. \n\u2022\tFor 5th Generation client microprocessor products lead a team to develop new test environment. Personally developed portions of checkers and drivers. \n\u2022\tDefined the microarchitecture of AFE to PHY interface for the new PCIE AFE and validated the same. Lead. CPU Verification Engineer Intel Corporation January 2011  \u2013  April 2012  (1 year 4 months) Bengaluru Area, India \u2022\tLead a team of engineers for the Validation of the PHY and INIT layer PCIE Gen3 in server on the 3rd Generation server products and ensured full function validation with no post-silicon bugs. \n\u2022\tFor 5th Generation client microprocessor products lead a team to develop new test environment. Personally developed portions of checkers and drivers. \n\u2022\tDefined the microarchitecture of AFE to PHY interface for the new PCIE AFE and validated the same. Sr. CPU Verification Engineer Intel Corporation March 2009  \u2013  December 2010  (1 year 10 months) Folsom, CA \u2022\tOwner for Validation of the PHY and INIT Layer of Intel\u2019s first PCIE \u2013 Gen3 in client on the 3rd Generation Core microprocessors. Worked through the inherent PCI-SIG ambiguities to validate the most critical feature of the project, while the spec was continuously evolving and under an aggressive schedule. Ensured complete validation with zero post-silicon bugs. \n\u2022\tTask involved developing test plans, writing tests and coverage code and filing numerous RTL bugs and clearing some of the ambiguities in the PCIE spec.  \n\u2022\tLead a task force of engineers across 2 sites for validation of Gen3 Equalization spec and ensured complete validation by developing test plans, personally writing tests and filing many RTL bugs. Sr. CPU Verification Engineer Intel Corporation March 2009  \u2013  December 2010  (1 year 10 months) Folsom, CA \u2022\tOwner for Validation of the PHY and INIT Layer of Intel\u2019s first PCIE \u2013 Gen3 in client on the 3rd Generation Core microprocessors. Worked through the inherent PCI-SIG ambiguities to validate the most critical feature of the project, while the spec was continuously evolving and under an aggressive schedule. Ensured complete validation with zero post-silicon bugs. \n\u2022\tTask involved developing test plans, writing tests and coverage code and filing numerous RTL bugs and clearing some of the ambiguities in the PCIE spec.  \n\u2022\tLead a task force of engineers across 2 sites for validation of Gen3 Equalization spec and ensured complete validation by developing test plans, personally writing tests and filing many RTL bugs. Sr. Chipset Verification Engineer Intel Corporation March 2008  \u2013  March 2009  (1 year 1 month) Bengaluru Area, India \u2022\tValidation owner for Super Cluster level validation of Intel\u2019s Memory controller hub. Responsible for Developing test plan and execution of the same. Sr. Chipset Verification Engineer Intel Corporation March 2008  \u2013  March 2009  (1 year 1 month) Bengaluru Area, India \u2022\tValidation owner for Super Cluster level validation of Intel\u2019s Memory controller hub. Responsible for Developing test plan and execution of the same. Sr. Soc Verification Engineer Intel Corporation September 2005  \u2013  March 2008  (2 years 7 months) Bengaluru Area, India \u2022\tInvolved in the Verification of UWB baseband using preparatory software and reference model provide my WISAIR. \n\u2022\tInvolved in the design and implementation of Global unit of the UWB MAC. \n\u2022\tInvolved in validation of Power management system of UWB MAC. \n Sr. Soc Verification Engineer Intel Corporation September 2005  \u2013  March 2008  (2 years 7 months) Bengaluru Area, India \u2022\tInvolved in the Verification of UWB baseband using preparatory software and reference model provide my WISAIR. \n\u2022\tInvolved in the design and implementation of Global unit of the UWB MAC. \n\u2022\tInvolved in validation of Power management system of UWB MAC. \n Project Manager Center for Development of Telematics (C-Do T) April 2003  \u2013  September 2005  (2 years 6 months) Bengaluru Area, India \u2022\tProject manager responsible for the design and development of 2-155Mbps variable satellite modem. Technically lead a team of 6 towards successful design and implementation of CDOT\u2019s BBTS-STM1_KU and STM155 product\u2019s baseband and IF sub-systems. This product successfully cleared TEC certification with performance with in 0.3 db of Shannon limit. \n\u2022\tApart from overall execution was personally responsible for design and implementation of the Baseband and IF receivers which included digital frequency recovery, timing recovery, phase recovery circuits, variable rate filtering and nyquist filters implementation of rate \u00bd and 1/3 viterbi decoder, rate 2/3 TCM decoder, IF frequency synthesizers and associated IF analog components. Digital baseband was implemented in FPGA. \n\u2022\tTasks includes bit true SPW modelling of various subsystem components of the receiver and generation of the golden reference model for validation. \n\u2022\tDeveloped tools to generate VDHL RTL targeting FPGA for CSD implementation of nyquist filters, CIC filters and interpolation filters. Project Manager Center for Development of Telematics (C-Do T) April 2003  \u2013  September 2005  (2 years 6 months) Bengaluru Area, India \u2022\tProject manager responsible for the design and development of 2-155Mbps variable satellite modem. Technically lead a team of 6 towards successful design and implementation of CDOT\u2019s BBTS-STM1_KU and STM155 product\u2019s baseband and IF sub-systems. This product successfully cleared TEC certification with performance with in 0.3 db of Shannon limit. \n\u2022\tApart from overall execution was personally responsible for design and implementation of the Baseband and IF receivers which included digital frequency recovery, timing recovery, phase recovery circuits, variable rate filtering and nyquist filters implementation of rate \u00bd and 1/3 viterbi decoder, rate 2/3 TCM decoder, IF frequency synthesizers and associated IF analog components. Digital baseband was implemented in FPGA. \n\u2022\tTasks includes bit true SPW modelling of various subsystem components of the receiver and generation of the golden reference model for validation. \n\u2022\tDeveloped tools to generate VDHL RTL targeting FPGA for CSD implementation of nyquist filters, CIC filters and interpolation filters. Sr Research Engineer Center for Development of Telematics (C-Do T) April 2001  \u2013  April 2003  (2 years 1 month) Bengaluru Area, India \u2022\tMember of a collaborative with CRC Canada which jointly developed a 155Mbps Satellite modem responsible for design and implementation of digital basband of the modem. \n\u2022\tDesign Engineer responsible for development of baseband and IF subsystems for Satellite modem. \n\u2022\tModelling of variable rate receivers for satellite modems upto 2Mbps in SPW and COSSAP, generation of golden reference models and HW implementation of the components in FPGA. \n\u2022\tDesign and implementation of Engineering Service channel card and FPGA implementation of the same. Sr Research Engineer Center for Development of Telematics (C-Do T) April 2001  \u2013  April 2003  (2 years 1 month) Bengaluru Area, India \u2022\tMember of a collaborative with CRC Canada which jointly developed a 155Mbps Satellite modem responsible for design and implementation of digital basband of the modem. \n\u2022\tDesign Engineer responsible for development of baseband and IF subsystems for Satellite modem. \n\u2022\tModelling of variable rate receivers for satellite modems upto 2Mbps in SPW and COSSAP, generation of golden reference models and HW implementation of the components in FPGA. \n\u2022\tDesign and implementation of Engineering Service channel card and FPGA implementation of the same. Research Engineer Center for Development of Telematics (C-Do T) April 1997  \u2013  April 2001  (4 years 1 month) Bengaluru Area, India \u2022\tDesign Engineer and development of various hardware modules of VSAT baseband subsystems. Responsibilities included design of digital hardware using DSP processors and developing firmware for the same. Research Engineer Center for Development of Telematics (C-Do T) April 1997  \u2013  April 2001  (4 years 1 month) Bengaluru Area, India \u2022\tDesign Engineer and development of various hardware modules of VSAT baseband subsystems. Responsibilities included design of digital hardware using DSP processors and developing firmware for the same. Design Engineer Trainee VXL Instruments July 1996  \u2013  February 1997  (8 months) Bengaluru Area, India \u2022\tDesigned and implemented EISA bus based Flash memory card to work as an internal hard disk drive to boot load client software for a thin client based product. \n\u2022\tDesigned and implemented the Extended BIOS for driving the hardware and developed the tester software. \n Design Engineer Trainee VXL Instruments July 1996  \u2013  February 1997  (8 months) Bengaluru Area, India \u2022\tDesigned and implemented EISA bus based Flash memory card to work as an internal hard disk drive to boot load client software for a thin client based product. \n\u2022\tDesigned and implemented the Extended BIOS for driving the hardware and developed the tester software. \n Languages English Tamil Hindi Kannada French (basic) English Tamil Hindi Kannada French (basic) English Tamil Hindi Kannada French (basic) Skills ASIC Device Drivers SoC Embedded Systems Debugging PCIe Semiconductors VLSI RTL Design Verilog Microprocessors C Processors SystemVerilog Functional Verification FPGA Perl See 2+ \u00a0 \u00a0 See less Skills  ASIC Device Drivers SoC Embedded Systems Debugging PCIe Semiconductors VLSI RTL Design Verilog Microprocessors C Processors SystemVerilog Functional Verification FPGA Perl See 2+ \u00a0 \u00a0 See less ASIC Device Drivers SoC Embedded Systems Debugging PCIe Semiconductors VLSI RTL Design Verilog Microprocessors C Processors SystemVerilog Functional Verification FPGA Perl See 2+ \u00a0 \u00a0 See less ASIC Device Drivers SoC Embedded Systems Debugging PCIe Semiconductors VLSI RTL Design Verilog Microprocessors C Processors SystemVerilog Functional Verification FPGA Perl See 2+ \u00a0 \u00a0 See less Education University of Madras Bachelor of Engineering (B.E.),  Electrical , Electronics and Communications Engineering , First class with Distiction 1992  \u2013 1996 University of Madras Bachelor of Engineering (B.E.),  Electrical , Electronics and Communications Engineering , First class with Distiction 1992  \u2013 1996 University of Madras Bachelor of Engineering (B.E.),  Electrical , Electronics and Communications Engineering , First class with Distiction 1992  \u2013 1996 University of Madras Bachelor of Engineering (B.E.),  Electrical , Electronics and Communications Engineering , First class with Distiction 1992  \u2013 1996 ", "Summary SoC Design Verification Engineer at Intel Corporation  \n \nGraduate student at Texas A&M University specialized on Digital VLSI and Computer architecture. \n \nCGPA - 4.0/4.0 \n \nSpecialties: SoC Design Verification, Digital VLSI Design, Computer Architecture, Analog Electronics,Digital Signal processing \n \nEngineering tools -  \nDVE, VCS, Cadence virtuoso, Design Vision, PrimeTime, Simplescalar, Gem5, PSPICE, Synopsys tool(IC Compiler), MATLAB, OpenCV,  \n \nHardware Description languages: System Verilog, OVM, Verilog, Tcl-Tk, PERL, VHDL, 8085, 8051, 8086 assembly languages \n \nComputer skills -  \nTcl/Tk, Verilog, VerilogA, Verilog AMS, SystemC, C, C++, Linux, UNIX, Windows, Microsoft Office Summary SoC Design Verification Engineer at Intel Corporation  \n \nGraduate student at Texas A&M University specialized on Digital VLSI and Computer architecture. \n \nCGPA - 4.0/4.0 \n \nSpecialties: SoC Design Verification, Digital VLSI Design, Computer Architecture, Analog Electronics,Digital Signal processing \n \nEngineering tools -  \nDVE, VCS, Cadence virtuoso, Design Vision, PrimeTime, Simplescalar, Gem5, PSPICE, Synopsys tool(IC Compiler), MATLAB, OpenCV,  \n \nHardware Description languages: System Verilog, OVM, Verilog, Tcl-Tk, PERL, VHDL, 8085, 8051, 8086 assembly languages \n \nComputer skills -  \nTcl/Tk, Verilog, VerilogA, Verilog AMS, SystemC, C, C++, Linux, UNIX, Windows, Microsoft Office SoC Design Verification Engineer at Intel Corporation  \n \nGraduate student at Texas A&M University specialized on Digital VLSI and Computer architecture. \n \nCGPA - 4.0/4.0 \n \nSpecialties: SoC Design Verification, Digital VLSI Design, Computer Architecture, Analog Electronics,Digital Signal processing \n \nEngineering tools -  \nDVE, VCS, Cadence virtuoso, Design Vision, PrimeTime, Simplescalar, Gem5, PSPICE, Synopsys tool(IC Compiler), MATLAB, OpenCV,  \n \nHardware Description languages: System Verilog, OVM, Verilog, Tcl-Tk, PERL, VHDL, 8085, 8051, 8086 assembly languages \n \nComputer skills -  \nTcl/Tk, Verilog, VerilogA, Verilog AMS, SystemC, C, C++, Linux, UNIX, Windows, Microsoft Office SoC Design Verification Engineer at Intel Corporation  \n \nGraduate student at Texas A&M University specialized on Digital VLSI and Computer architecture. \n \nCGPA - 4.0/4.0 \n \nSpecialties: SoC Design Verification, Digital VLSI Design, Computer Architecture, Analog Electronics,Digital Signal processing \n \nEngineering tools -  \nDVE, VCS, Cadence virtuoso, Design Vision, PrimeTime, Simplescalar, Gem5, PSPICE, Synopsys tool(IC Compiler), MATLAB, OpenCV,  \n \nHardware Description languages: System Verilog, OVM, Verilog, Tcl-Tk, PERL, VHDL, 8085, 8051, 8086 assembly languages \n \nComputer skills -  \nTcl/Tk, Verilog, VerilogA, Verilog AMS, SystemC, C, C++, Linux, UNIX, Windows, Microsoft Office Experience Soc Design Verification Engineer Intel Corporation February 2013  \u2013 Present (2 years 7 months) Sacramento, California Area Responsible for Validation of Next Generation Memory controllers interacting with 3D XPoint Memory Technology \nAlso, handling Non-Volatile Memory (NVMe) Controller Validation and Power Management tasks of Memory controllers. \nHandled Validation of Power Management Controller and Power Unit at SoC level. (March 2013 - Aug 2014)  Graduate Student Texas A&M University August 2011  \u2013  December 2012  (1 year 5 months) College Station Major in Computer Engineering \n \nProjects:  \n \n\u2022 Design of a Superscalar ARM Processor using Verilog  \n\u2022\tPerceptron based branch prediction using Simplescalar tool  \n\u2022\tImplementation of a Pseudo Least Recently Used(PLRU) cache replacement policy for L1 data and unified L2 cache using Simplescalar tool and comparing their performance with FIFO, LRU and Random replacement policies \n\u2022\tDesign of a 8-bit Pipelined Adder using Buffered H-clock tree using Cadence Viruoso  \n\u2022\tDesign and synthesis of a Cruise Control logic in Verilog for a vehicle Physical Design Intern Intel Corporation May 2012  \u2013  August 2012  (4 months) Hillsboro, Oregon \u2022 Designed a Graphical User Interface using Tcl/Tk for Synopsys tool to manipulate the attributes (position, size, insert & remove) of buffers in a circuit, extract the parasitics and thereby estimate the timing analysis. \n\u2022 Developed scripts in Tcl to extract and store the contents (nets, wires, vias, buffers, pins) of a circuit which would facilitate reproduction of the entire circuit when necessary. \n\u2022 Estimated the floor planning wirelength and area occupied for congestion control in the circuit. Researcher Dept. of Computer Engineering January 2012  \u2013  May 2012  (5 months) College Station.,Texas Design of a Network on-Chip router in Verilog.  \n-> Aimed to optimize the transmission of packets in a 2D mesh router, in order to avoid congestion control in the network. \n-> Determined the trade-off between latency and the number of packets tranmissted in th mesh router Research Assistant Texas A&M University September 2011  \u2013  May 2012  (9 months) Engineering Technology and Industrial Distribution Design of a Speed manipulated Elevator on-Chip with the aim of minimal Energy utilization and reduced Travel Time. \n-> Initial simulation on MATLAB to verify the logic of the algorithm followed by real time implementation on FPGA Bachelor of Engineering College of Engineering Guindy, Chennai August 2007  \u2013  May 2011  (3 years 10 months) Chennai Electronics and Communication Engineering \n \nProjects: \n \n\u2022\tFinal year Project: Gender detection based on Face and Finger Print features, using Image Processing \n\u2022\tShort Message Service: Using 8051 microcontroller, data transmission via serial communication of bits. \n\u2022\tSpeed manipulation of vehicle using PSoC chip and corressponding motor drives for automatic control during varied traffic intensity. Hardware trainee Indian Institute of Technology, Madras May 2010  \u2013  August 2010  (4 months) Chennai Design of a Field Programmable Gate Array(FPGA) chip for the diagnosis of breast cancer,which determines the surface temperature distribution over the breast by solving Pennes BioHeat equation . Code developed in MATLAB and BLUESPEC (Advanced Verilog) Soc Design Verification Engineer Intel Corporation February 2013  \u2013 Present (2 years 7 months) Sacramento, California Area Responsible for Validation of Next Generation Memory controllers interacting with 3D XPoint Memory Technology \nAlso, handling Non-Volatile Memory (NVMe) Controller Validation and Power Management tasks of Memory controllers. \nHandled Validation of Power Management Controller and Power Unit at SoC level. (March 2013 - Aug 2014)  Soc Design Verification Engineer Intel Corporation February 2013  \u2013 Present (2 years 7 months) Sacramento, California Area Responsible for Validation of Next Generation Memory controllers interacting with 3D XPoint Memory Technology \nAlso, handling Non-Volatile Memory (NVMe) Controller Validation and Power Management tasks of Memory controllers. \nHandled Validation of Power Management Controller and Power Unit at SoC level. (March 2013 - Aug 2014)  Graduate Student Texas A&M University August 2011  \u2013  December 2012  (1 year 5 months) College Station Major in Computer Engineering \n \nProjects:  \n \n\u2022 Design of a Superscalar ARM Processor using Verilog  \n\u2022\tPerceptron based branch prediction using Simplescalar tool  \n\u2022\tImplementation of a Pseudo Least Recently Used(PLRU) cache replacement policy for L1 data and unified L2 cache using Simplescalar tool and comparing their performance with FIFO, LRU and Random replacement policies \n\u2022\tDesign of a 8-bit Pipelined Adder using Buffered H-clock tree using Cadence Viruoso  \n\u2022\tDesign and synthesis of a Cruise Control logic in Verilog for a vehicle Graduate Student Texas A&M University August 2011  \u2013  December 2012  (1 year 5 months) College Station Major in Computer Engineering \n \nProjects:  \n \n\u2022 Design of a Superscalar ARM Processor using Verilog  \n\u2022\tPerceptron based branch prediction using Simplescalar tool  \n\u2022\tImplementation of a Pseudo Least Recently Used(PLRU) cache replacement policy for L1 data and unified L2 cache using Simplescalar tool and comparing their performance with FIFO, LRU and Random replacement policies \n\u2022\tDesign of a 8-bit Pipelined Adder using Buffered H-clock tree using Cadence Viruoso  \n\u2022\tDesign and synthesis of a Cruise Control logic in Verilog for a vehicle Physical Design Intern Intel Corporation May 2012  \u2013  August 2012  (4 months) Hillsboro, Oregon \u2022 Designed a Graphical User Interface using Tcl/Tk for Synopsys tool to manipulate the attributes (position, size, insert & remove) of buffers in a circuit, extract the parasitics and thereby estimate the timing analysis. \n\u2022 Developed scripts in Tcl to extract and store the contents (nets, wires, vias, buffers, pins) of a circuit which would facilitate reproduction of the entire circuit when necessary. \n\u2022 Estimated the floor planning wirelength and area occupied for congestion control in the circuit. Physical Design Intern Intel Corporation May 2012  \u2013  August 2012  (4 months) Hillsboro, Oregon \u2022 Designed a Graphical User Interface using Tcl/Tk for Synopsys tool to manipulate the attributes (position, size, insert & remove) of buffers in a circuit, extract the parasitics and thereby estimate the timing analysis. \n\u2022 Developed scripts in Tcl to extract and store the contents (nets, wires, vias, buffers, pins) of a circuit which would facilitate reproduction of the entire circuit when necessary. \n\u2022 Estimated the floor planning wirelength and area occupied for congestion control in the circuit. Researcher Dept. of Computer Engineering January 2012  \u2013  May 2012  (5 months) College Station.,Texas Design of a Network on-Chip router in Verilog.  \n-> Aimed to optimize the transmission of packets in a 2D mesh router, in order to avoid congestion control in the network. \n-> Determined the trade-off between latency and the number of packets tranmissted in th mesh router Researcher Dept. of Computer Engineering January 2012  \u2013  May 2012  (5 months) College Station.,Texas Design of a Network on-Chip router in Verilog.  \n-> Aimed to optimize the transmission of packets in a 2D mesh router, in order to avoid congestion control in the network. \n-> Determined the trade-off between latency and the number of packets tranmissted in th mesh router Research Assistant Texas A&M University September 2011  \u2013  May 2012  (9 months) Engineering Technology and Industrial Distribution Design of a Speed manipulated Elevator on-Chip with the aim of minimal Energy utilization and reduced Travel Time. \n-> Initial simulation on MATLAB to verify the logic of the algorithm followed by real time implementation on FPGA Research Assistant Texas A&M University September 2011  \u2013  May 2012  (9 months) Engineering Technology and Industrial Distribution Design of a Speed manipulated Elevator on-Chip with the aim of minimal Energy utilization and reduced Travel Time. \n-> Initial simulation on MATLAB to verify the logic of the algorithm followed by real time implementation on FPGA Bachelor of Engineering College of Engineering Guindy, Chennai August 2007  \u2013  May 2011  (3 years 10 months) Chennai Electronics and Communication Engineering \n \nProjects: \n \n\u2022\tFinal year Project: Gender detection based on Face and Finger Print features, using Image Processing \n\u2022\tShort Message Service: Using 8051 microcontroller, data transmission via serial communication of bits. \n\u2022\tSpeed manipulation of vehicle using PSoC chip and corressponding motor drives for automatic control during varied traffic intensity. Bachelor of Engineering College of Engineering Guindy, Chennai August 2007  \u2013  May 2011  (3 years 10 months) Chennai Electronics and Communication Engineering \n \nProjects: \n \n\u2022\tFinal year Project: Gender detection based on Face and Finger Print features, using Image Processing \n\u2022\tShort Message Service: Using 8051 microcontroller, data transmission via serial communication of bits. \n\u2022\tSpeed manipulation of vehicle using PSoC chip and corressponding motor drives for automatic control during varied traffic intensity. Hardware trainee Indian Institute of Technology, Madras May 2010  \u2013  August 2010  (4 months) Chennai Design of a Field Programmable Gate Array(FPGA) chip for the diagnosis of breast cancer,which determines the surface temperature distribution over the breast by solving Pennes BioHeat equation . Code developed in MATLAB and BLUESPEC (Advanced Verilog) Hardware trainee Indian Institute of Technology, Madras May 2010  \u2013  August 2010  (4 months) Chennai Design of a Field Programmable Gate Array(FPGA) chip for the diagnosis of breast cancer,which determines the surface temperature distribution over the breast by solving Pennes BioHeat equation . Code developed in MATLAB and BLUESPEC (Advanced Verilog) Languages English Tamil Hindi English Tamil Hindi English Tamil Hindi Skills Tcl-Tk Verilog Verilog-A Verilog-AMS Perl SystemC C C++ VHDL MIPS Cadence Virtuoso Primetime Synopsis Matlab Data Structures x86 Assembly Circuit Design Static Timing Analysis See 3+ \u00a0 \u00a0 See less Skills  Tcl-Tk Verilog Verilog-A Verilog-AMS Perl SystemC C C++ VHDL MIPS Cadence Virtuoso Primetime Synopsis Matlab Data Structures x86 Assembly Circuit Design Static Timing Analysis See 3+ \u00a0 \u00a0 See less Tcl-Tk Verilog Verilog-A Verilog-AMS Perl SystemC C C++ VHDL MIPS Cadence Virtuoso Primetime Synopsis Matlab Data Structures x86 Assembly Circuit Design Static Timing Analysis See 3+ \u00a0 \u00a0 See less Tcl-Tk Verilog Verilog-A Verilog-AMS Perl SystemC C C++ VHDL MIPS Cadence Virtuoso Primetime Synopsis Matlab Data Structures x86 Assembly Circuit Design Static Timing Analysis See 3+ \u00a0 \u00a0 See less Education Texas A&M University M.S,  Electrical and Computer Engineering , 4.0 2011  \u2013 2013 Activities and Societies:\u00a0 Violinst of 'Spicmacay' club - Society for Promotion of Indian Classical music among youth. Anna University B.E,  Electronics and Communication Engineering 2007  \u2013 2011 Activities and Societies:\u00a0 Volunteer of National Service Scheme( NSS)\nViolinist of HANS- The Music Academy of Anna University Texas A&M University M.S,  Electrical and Computer Engineering , 4.0 2011  \u2013 2013 Activities and Societies:\u00a0 Violinst of 'Spicmacay' club - Society for Promotion of Indian Classical music among youth. Texas A&M University M.S,  Electrical and Computer Engineering , 4.0 2011  \u2013 2013 Activities and Societies:\u00a0 Violinst of 'Spicmacay' club - Society for Promotion of Indian Classical music among youth. Texas A&M University M.S,  Electrical and Computer Engineering , 4.0 2011  \u2013 2013 Activities and Societies:\u00a0 Violinst of 'Spicmacay' club - Society for Promotion of Indian Classical music among youth. Anna University B.E,  Electronics and Communication Engineering 2007  \u2013 2011 Activities and Societies:\u00a0 Volunteer of National Service Scheme( NSS)\nViolinist of HANS- The Music Academy of Anna University Anna University B.E,  Electronics and Communication Engineering 2007  \u2013 2011 Activities and Societies:\u00a0 Volunteer of National Service Scheme( NSS)\nViolinist of HANS- The Music Academy of Anna University Anna University B.E,  Electronics and Communication Engineering 2007  \u2013 2011 Activities and Societies:\u00a0 Volunteer of National Service Scheme( NSS)\nViolinist of HANS- The Music Academy of Anna University Honors & Awards Additional Honors & Awards Projects accepted/presented in IEEE International Symposium on Consumer Electronics 2012 & 2012 IEEE International Conference on Electro/Information Technology \n \nEmerged as a 4.0/4.0 candidate while pursuing Masters degree in Texas A&M University. Additional Honors & Awards Projects accepted/presented in IEEE International Symposium on Consumer Electronics 2012 & 2012 IEEE International Conference on Electro/Information Technology \n \nEmerged as a 4.0/4.0 candidate while pursuing Masters degree in Texas A&M University. Additional Honors & Awards Projects accepted/presented in IEEE International Symposium on Consumer Electronics 2012 & 2012 IEEE International Conference on Electro/Information Technology \n \nEmerged as a 4.0/4.0 candidate while pursuing Masters degree in Texas A&M University. Additional Honors & Awards Projects accepted/presented in IEEE International Symposium on Consumer Electronics 2012 & 2012 IEEE International Conference on Electro/Information Technology \n \nEmerged as a 4.0/4.0 candidate while pursuing Masters degree in Texas A&M University. ", "Summary I have spent my entire career working in the semiconductor industry. I've worked for a tiny 10-person startup to the behemoth 100,000-person Intel. I worked on products such as a Xicor serial EEPROM to a Sierra Semi modem controller to an ASIC for Quantum SDLT. From those experiences, I have gained the flexibility of working on different types of projects in various types of work environments. \n \nMy latest gig is doing pre-silicon verification on Intel microprocessors. I have been focused on verification of high-speed IO (SerDes) and DDR (DDR3/DDR4). My present passion is doing mixed-signal verification on analog/digital blocks. I look forward to the next wave of mobile computing. \n \nMy verification qualifications: \n\u25cf 7 years of verification experience on Intel microprocessors \n\u25cf Expertise in SystemVerilog language \n\u25cf Experienced in using OVM methodology for testbench development \n\u25cf Very knowledgeable in writing testplans \n\u25cf Broad experience in finding bugs and their root cause in RTL and in post-silicon \n\u25cf Experienced with assertion based verification using SVA \n\u25cf Very experienced in using scripting languages like Perl and Python \n\u25cf Knowledgeable in C++ language \n\u25cf Strong background in verification of IO subsystems like high-speed serial links and DDR controller \n\u25cf Expertise in mixed-signal verification \n\u25cf Experienced in developing SystemVerilog and Verilog-AMS behavioral models Summary I have spent my entire career working in the semiconductor industry. I've worked for a tiny 10-person startup to the behemoth 100,000-person Intel. I worked on products such as a Xicor serial EEPROM to a Sierra Semi modem controller to an ASIC for Quantum SDLT. From those experiences, I have gained the flexibility of working on different types of projects in various types of work environments. \n \nMy latest gig is doing pre-silicon verification on Intel microprocessors. I have been focused on verification of high-speed IO (SerDes) and DDR (DDR3/DDR4). My present passion is doing mixed-signal verification on analog/digital blocks. I look forward to the next wave of mobile computing. \n \nMy verification qualifications: \n\u25cf 7 years of verification experience on Intel microprocessors \n\u25cf Expertise in SystemVerilog language \n\u25cf Experienced in using OVM methodology for testbench development \n\u25cf Very knowledgeable in writing testplans \n\u25cf Broad experience in finding bugs and their root cause in RTL and in post-silicon \n\u25cf Experienced with assertion based verification using SVA \n\u25cf Very experienced in using scripting languages like Perl and Python \n\u25cf Knowledgeable in C++ language \n\u25cf Strong background in verification of IO subsystems like high-speed serial links and DDR controller \n\u25cf Expertise in mixed-signal verification \n\u25cf Experienced in developing SystemVerilog and Verilog-AMS behavioral models I have spent my entire career working in the semiconductor industry. I've worked for a tiny 10-person startup to the behemoth 100,000-person Intel. I worked on products such as a Xicor serial EEPROM to a Sierra Semi modem controller to an ASIC for Quantum SDLT. From those experiences, I have gained the flexibility of working on different types of projects in various types of work environments. \n \nMy latest gig is doing pre-silicon verification on Intel microprocessors. I have been focused on verification of high-speed IO (SerDes) and DDR (DDR3/DDR4). My present passion is doing mixed-signal verification on analog/digital blocks. I look forward to the next wave of mobile computing. \n \nMy verification qualifications: \n\u25cf 7 years of verification experience on Intel microprocessors \n\u25cf Expertise in SystemVerilog language \n\u25cf Experienced in using OVM methodology for testbench development \n\u25cf Very knowledgeable in writing testplans \n\u25cf Broad experience in finding bugs and their root cause in RTL and in post-silicon \n\u25cf Experienced with assertion based verification using SVA \n\u25cf Very experienced in using scripting languages like Perl and Python \n\u25cf Knowledgeable in C++ language \n\u25cf Strong background in verification of IO subsystems like high-speed serial links and DDR controller \n\u25cf Expertise in mixed-signal verification \n\u25cf Experienced in developing SystemVerilog and Verilog-AMS behavioral models I have spent my entire career working in the semiconductor industry. I've worked for a tiny 10-person startup to the behemoth 100,000-person Intel. I worked on products such as a Xicor serial EEPROM to a Sierra Semi modem controller to an ASIC for Quantum SDLT. From those experiences, I have gained the flexibility of working on different types of projects in various types of work environments. \n \nMy latest gig is doing pre-silicon verification on Intel microprocessors. I have been focused on verification of high-speed IO (SerDes) and DDR (DDR3/DDR4). My present passion is doing mixed-signal verification on analog/digital blocks. I look forward to the next wave of mobile computing. \n \nMy verification qualifications: \n\u25cf 7 years of verification experience on Intel microprocessors \n\u25cf Expertise in SystemVerilog language \n\u25cf Experienced in using OVM methodology for testbench development \n\u25cf Very knowledgeable in writing testplans \n\u25cf Broad experience in finding bugs and their root cause in RTL and in post-silicon \n\u25cf Experienced with assertion based verification using SVA \n\u25cf Very experienced in using scripting languages like Perl and Python \n\u25cf Knowledgeable in C++ language \n\u25cf Strong background in verification of IO subsystems like high-speed serial links and DDR controller \n\u25cf Expertise in mixed-signal verification \n\u25cf Experienced in developing SystemVerilog and Verilog-AMS behavioral models Skills Skills     "]}