Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (win64) Build 2960000 Wed Aug  5 22:57:20 MDT 2020
| Date         : Mon Jan 11 23:49:44 2021
| Host         : LAPTOP-J5R9FCMI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (60)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (468)
5. checking no_input_delay (3)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (60)
-------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: ss/beta_clk_wiz_0_inst/num_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (468)
--------------------------------------------------
 There are 468 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.091        0.000                      0                  534        0.106        0.000                      0                  534        4.500        0.000                       0                   311  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.091        0.000                      0                  534        0.106        0.000                      0                  534        4.500        0.000                       0                   311  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.091ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.091ns  (required time - arrival time)
  Source:                 fdc/hpReduceTime/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/p1_pokemon_cur_hp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.910ns  (logic 1.505ns (25.464%)  route 4.405ns (74.536%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.553     5.074    fdc/hpReduceTime/CLK
    SLICE_X56Y23         FDRE                                         r  fdc/hpReduceTime/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDRE (Prop_fdre_C_Q)         0.478     5.552 f  fdc/hpReduceTime/count_reg[24]/Q
                         net (fo=4, routed)           0.845     6.397    fdc/hpReduceTime/count[24]
    SLICE_X55Y23         LUT3 (Prop_lut3_I2_O)        0.329     6.726 f  fdc/hpReduceTime/p1_pokemon_cur_hp[7]_i_11/O
                         net (fo=1, routed)           0.914     7.640    fdc/hpReduceTime/p1_pokemon_cur_hp[7]_i_11_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I0_O)        0.326     7.966 f  fdc/hpReduceTime/p1_pokemon_cur_hp[7]_i_8/O
                         net (fo=1, routed)           0.750     8.716    fdc/hpReduceTime/p1_pokemon_cur_hp[7]_i_8_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.840 f  fdc/hpReduceTime/p1_pokemon_cur_hp[7]_i_5/O
                         net (fo=6, routed)           1.133     9.973    fdc/hpReduceTime/p1_pokemon_cur_hp[7]_i_5_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I2_O)        0.124    10.097 r  fdc/hpReduceTime/p1_pokemon_cur_hp[7]_i_3/O
                         net (fo=4, routed)           0.764    10.861    fdc/hpReduceTime/p1_pokemon_cur_hp[7]_i_3_n_0
    SLICE_X46Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.985 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.985    fdc/hpReduceTime_n_11
    SLICE_X46Y23         FDRE                                         r  fdc/p1_pokemon_cur_hp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.433    14.774    fdc/CLK
    SLICE_X46Y23         FDRE                                         r  fdc/p1_pokemon_cur_hp_reg[4]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X46Y23         FDRE (Setup_fdre_C_D)        0.077    15.076    fdc/p1_pokemon_cur_hp_reg[4]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                         -10.985    
  -------------------------------------------------------------------
                         slack                                  4.091    

Slack (MET) :             4.094ns  (required time - arrival time)
  Source:                 fdc/p2_pokemon_cur_hp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/cur_option_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.915ns  (logic 1.660ns (28.065%)  route 4.255ns (71.934%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.550     5.071    fdc/CLK
    SLICE_X49Y25         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  fdc/p2_pokemon_cur_hp_reg[3]/Q
                         net (fo=10, routed)          0.980     6.508    fdc/lights_OBUF[8]
    SLICE_X49Y26         LUT4 (Prop_lut4_I2_O)        0.152     6.660 f  fdc/p2_pokemon_cur_hp[4]_i_4/O
                         net (fo=4, routed)           0.303     6.962    fdc/p2_pokemon_cur_hp[4]_i_4_n_0
    SLICE_X49Y27         LUT5 (Prop_lut5_I0_O)        0.326     7.288 f  fdc/FSM_sequential_cur_fight_state[2]_i_8/O
                         net (fo=6, routed)           1.383     8.671    fdc/FSM_sequential_cur_fight_state[2]_i_8_n_0
    SLICE_X43Y25         LUT5 (Prop_lut5_I2_O)        0.152     8.823 r  fdc/FSM_sequential_cur_fight_state[2]_i_3/O
                         net (fo=2, routed)           0.818     9.641    fdc/FSM_sequential_cur_fight_state[2]_i_3_n_0
    SLICE_X44Y25         LUT5 (Prop_lut5_I1_O)        0.326     9.967 r  fdc/cur_option_state[2]_i_8/O
                         net (fo=1, routed)           0.300    10.267    fdc/state_last/cur_option_state_reg[0]
    SLICE_X44Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.391 r  fdc/state_last/cur_option_state[2]_i_3/O
                         net (fo=3, routed)           0.471    10.862    fdc/state_last/cur_option_state[2]_i_3_n_0
    SLICE_X46Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.986 r  fdc/state_last/cur_option_state[0]_i_1/O
                         net (fo=1, routed)           0.000    10.986    fdc/state_last_n_4
    SLICE_X46Y26         FDSE                                         r  fdc/cur_option_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.433    14.774    fdc/CLK
    SLICE_X46Y26         FDSE                                         r  fdc/cur_option_state_reg[0]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X46Y26         FDSE (Setup_fdse_C_D)        0.081    15.080    fdc/cur_option_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -10.986    
  -------------------------------------------------------------------
                         slack                                  4.094    

Slack (MET) :             4.122ns  (required time - arrival time)
  Source:                 fdc/hpReduceTime/count_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/p1_pokemon_cur_hp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.881ns  (logic 1.872ns (31.833%)  route 4.009ns (68.167%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.553     5.074    fdc/hpReduceTime/CLK
    SLICE_X56Y26         FDRE                                         r  fdc/hpReduceTime/count_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.478     5.552 r  fdc/hpReduceTime/count_reg[39]/Q
                         net (fo=3, routed)           1.079     6.631    fdc/hpReduceTime/count[39]
    SLICE_X56Y19         LUT6 (Prop_lut6_I2_O)        0.296     6.927 r  fdc/hpReduceTime/count[39]_i_6__0/O
                         net (fo=2, routed)           0.602     7.529    fdc/hpReduceTime/count[39]_i_6__0_n_0
    SLICE_X56Y21         LUT5 (Prop_lut5_I4_O)        0.150     7.679 r  fdc/hpReduceTime/count[39]_i_18/O
                         net (fo=2, routed)           0.583     8.263    fdc/hpReduceTime/count[39]_i_18_n_0
    SLICE_X55Y23         LUT6 (Prop_lut6_I0_O)        0.348     8.611 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_6/O
                         net (fo=1, routed)           0.263     8.873    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_6_n_0
    SLICE_X55Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.997 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_4/O
                         net (fo=2, routed)           0.782     9.779    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_4_n_0
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.150     9.929 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_3/O
                         net (fo=4, routed)           0.700    10.629    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_3_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I1_O)        0.326    10.955 r  fdc/hpReduceTime/p1_pokemon_cur_hp[3]_i_1/O
                         net (fo=1, routed)           0.000    10.955    fdc/hpReduceTime_n_12
    SLICE_X46Y22         FDRE                                         r  fdc/p1_pokemon_cur_hp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.434    14.775    fdc/CLK
    SLICE_X46Y22         FDRE                                         r  fdc/p1_pokemon_cur_hp_reg[3]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X46Y22         FDRE (Setup_fdre_C_D)        0.077    15.077    fdc/p1_pokemon_cur_hp_reg[3]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -10.955    
  -------------------------------------------------------------------
                         slack                                  4.122    

Slack (MET) :             4.126ns  (required time - arrival time)
  Source:                 fdc/hpReduceTime/count_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/p1_pokemon_cur_hp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.879ns  (logic 1.872ns (31.842%)  route 4.007ns (68.158%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.553     5.074    fdc/hpReduceTime/CLK
    SLICE_X56Y26         FDRE                                         r  fdc/hpReduceTime/count_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.478     5.552 r  fdc/hpReduceTime/count_reg[39]/Q
                         net (fo=3, routed)           1.079     6.631    fdc/hpReduceTime/count[39]
    SLICE_X56Y19         LUT6 (Prop_lut6_I2_O)        0.296     6.927 r  fdc/hpReduceTime/count[39]_i_6__0/O
                         net (fo=2, routed)           0.602     7.529    fdc/hpReduceTime/count[39]_i_6__0_n_0
    SLICE_X56Y21         LUT5 (Prop_lut5_I4_O)        0.150     7.679 r  fdc/hpReduceTime/count[39]_i_18/O
                         net (fo=2, routed)           0.583     8.263    fdc/hpReduceTime/count[39]_i_18_n_0
    SLICE_X55Y23         LUT6 (Prop_lut6_I0_O)        0.348     8.611 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_6/O
                         net (fo=1, routed)           0.263     8.873    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_6_n_0
    SLICE_X55Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.997 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_4/O
                         net (fo=2, routed)           0.782     9.779    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_4_n_0
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.150     9.929 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_3/O
                         net (fo=4, routed)           0.698    10.627    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_3_n_0
    SLICE_X46Y22         LUT4 (Prop_lut4_I2_O)        0.326    10.953 r  fdc/hpReduceTime/p1_pokemon_cur_hp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.953    fdc/hpReduceTime_n_15
    SLICE_X46Y22         FDRE                                         r  fdc/p1_pokemon_cur_hp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.434    14.775    fdc/CLK
    SLICE_X46Y22         FDRE                                         r  fdc/p1_pokemon_cur_hp_reg[0]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X46Y22         FDRE (Setup_fdre_C_D)        0.079    15.079    fdc/p1_pokemon_cur_hp_reg[0]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -10.953    
  -------------------------------------------------------------------
                         slack                                  4.126    

Slack (MET) :             4.172ns  (required time - arrival time)
  Source:                 fdc/hpReduceTime/count_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/p2_pokemon_cur_hp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.782ns  (logic 1.876ns (32.444%)  route 3.906ns (67.556%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.553     5.074    fdc/hpReduceTime/CLK
    SLICE_X56Y26         FDRE                                         r  fdc/hpReduceTime/count_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.478     5.552 r  fdc/hpReduceTime/count_reg[39]/Q
                         net (fo=3, routed)           1.079     6.631    fdc/hpReduceTime/count[39]
    SLICE_X56Y19         LUT6 (Prop_lut6_I2_O)        0.296     6.927 r  fdc/hpReduceTime/count[39]_i_6__0/O
                         net (fo=2, routed)           0.602     7.529    fdc/hpReduceTime/count[39]_i_6__0_n_0
    SLICE_X56Y21         LUT5 (Prop_lut5_I4_O)        0.150     7.679 r  fdc/hpReduceTime/count[39]_i_18/O
                         net (fo=2, routed)           0.583     8.263    fdc/hpReduceTime/count[39]_i_18_n_0
    SLICE_X55Y23         LUT6 (Prop_lut6_I0_O)        0.348     8.611 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_6/O
                         net (fo=1, routed)           0.263     8.873    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_6_n_0
    SLICE_X55Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.997 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_4/O
                         net (fo=2, routed)           0.812     9.809    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_4_n_0
    SLICE_X49Y25         LUT3 (Prop_lut3_I0_O)        0.153     9.962 r  fdc/hpReduceTime/p2_pokemon_cur_hp[4]_i_3/O
                         net (fo=5, routed)           0.567    10.530    fdc/hpReduceTime/p2_pokemon_cur_hp[4]_i_3_n_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I2_O)        0.327    10.857 r  fdc/hpReduceTime/p2_pokemon_cur_hp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.857    fdc/hpReduceTime_n_7
    SLICE_X48Y25         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.434    14.775    fdc/CLK
    SLICE_X48Y25         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[0]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X48Y25         FDRE (Setup_fdre_C_D)        0.029    15.029    fdc/p2_pokemon_cur_hp_reg[0]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -10.857    
  -------------------------------------------------------------------
                         slack                                  4.172    

Slack (MET) :             4.182ns  (required time - arrival time)
  Source:                 fdc/hpReduceTime/count_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/p2_pokemon_cur_hp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.774ns  (logic 1.876ns (32.488%)  route 3.898ns (67.512%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.553     5.074    fdc/hpReduceTime/CLK
    SLICE_X56Y26         FDRE                                         r  fdc/hpReduceTime/count_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.478     5.552 r  fdc/hpReduceTime/count_reg[39]/Q
                         net (fo=3, routed)           1.079     6.631    fdc/hpReduceTime/count[39]
    SLICE_X56Y19         LUT6 (Prop_lut6_I2_O)        0.296     6.927 r  fdc/hpReduceTime/count[39]_i_6__0/O
                         net (fo=2, routed)           0.602     7.529    fdc/hpReduceTime/count[39]_i_6__0_n_0
    SLICE_X56Y21         LUT5 (Prop_lut5_I4_O)        0.150     7.679 r  fdc/hpReduceTime/count[39]_i_18/O
                         net (fo=2, routed)           0.583     8.263    fdc/hpReduceTime/count[39]_i_18_n_0
    SLICE_X55Y23         LUT6 (Prop_lut6_I0_O)        0.348     8.611 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_6/O
                         net (fo=1, routed)           0.263     8.873    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_6_n_0
    SLICE_X55Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.997 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_4/O
                         net (fo=2, routed)           0.812     9.809    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_4_n_0
    SLICE_X49Y25         LUT3 (Prop_lut3_I0_O)        0.153     9.962 r  fdc/hpReduceTime/p2_pokemon_cur_hp[4]_i_3/O
                         net (fo=5, routed)           0.559    10.522    fdc/hpReduceTime/p2_pokemon_cur_hp[4]_i_3_n_0
    SLICE_X48Y25         LUT6 (Prop_lut6_I2_O)        0.327    10.849 r  fdc/hpReduceTime/p2_pokemon_cur_hp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.849    fdc/hpReduceTime_n_6
    SLICE_X48Y25         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.434    14.775    fdc/CLK
    SLICE_X48Y25         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[1]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X48Y25         FDRE (Setup_fdre_C_D)        0.031    15.031    fdc/p2_pokemon_cur_hp_reg[1]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -10.849    
  -------------------------------------------------------------------
                         slack                                  4.182    

Slack (MET) :             4.228ns  (required time - arrival time)
  Source:                 fdc/p2_pokemon_cur_hp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/cur_option_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.778ns  (logic 1.660ns (28.731%)  route 4.118ns (71.269%))
  Logic Levels:           6  (LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.550     5.071    fdc/CLK
    SLICE_X49Y25         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.456     5.527 f  fdc/p2_pokemon_cur_hp_reg[3]/Q
                         net (fo=10, routed)          0.980     6.508    fdc/lights_OBUF[8]
    SLICE_X49Y26         LUT4 (Prop_lut4_I2_O)        0.152     6.660 r  fdc/p2_pokemon_cur_hp[4]_i_4/O
                         net (fo=4, routed)           0.303     6.962    fdc/p2_pokemon_cur_hp[4]_i_4_n_0
    SLICE_X49Y27         LUT5 (Prop_lut5_I0_O)        0.326     7.288 r  fdc/FSM_sequential_cur_fight_state[2]_i_8/O
                         net (fo=6, routed)           1.383     8.671    fdc/FSM_sequential_cur_fight_state[2]_i_8_n_0
    SLICE_X43Y25         LUT5 (Prop_lut5_I2_O)        0.152     8.823 f  fdc/FSM_sequential_cur_fight_state[2]_i_3/O
                         net (fo=2, routed)           0.818     9.641    fdc/FSM_sequential_cur_fight_state[2]_i_3_n_0
    SLICE_X44Y25         LUT5 (Prop_lut5_I1_O)        0.326     9.967 f  fdc/cur_option_state[2]_i_8/O
                         net (fo=1, routed)           0.300    10.267    fdc/state_last/cur_option_state_reg[0]
    SLICE_X44Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.391 f  fdc/state_last/cur_option_state[2]_i_3/O
                         net (fo=3, routed)           0.334    10.725    fdc/state_last/cur_option_state[2]_i_3_n_0
    SLICE_X46Y27         LUT5 (Prop_lut5_I1_O)        0.124    10.849 r  fdc/state_last/cur_option_state[1]_i_1/O
                         net (fo=1, routed)           0.000    10.849    fdc/state_last_n_3
    SLICE_X46Y27         FDRE                                         r  fdc/cur_option_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.434    14.775    fdc/CLK
    SLICE_X46Y27         FDRE                                         r  fdc/cur_option_state_reg[1]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X46Y27         FDRE (Setup_fdre_C_D)        0.077    15.077    fdc/cur_option_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -10.849    
  -------------------------------------------------------------------
                         slack                                  4.228    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 fdc/p2_pokemon_cur_hp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/cur_option_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.775ns  (logic 1.660ns (28.746%)  route 4.115ns (71.254%))
  Logic Levels:           6  (LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.550     5.071    fdc/CLK
    SLICE_X49Y25         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.456     5.527 f  fdc/p2_pokemon_cur_hp_reg[3]/Q
                         net (fo=10, routed)          0.980     6.508    fdc/lights_OBUF[8]
    SLICE_X49Y26         LUT4 (Prop_lut4_I2_O)        0.152     6.660 r  fdc/p2_pokemon_cur_hp[4]_i_4/O
                         net (fo=4, routed)           0.303     6.962    fdc/p2_pokemon_cur_hp[4]_i_4_n_0
    SLICE_X49Y27         LUT5 (Prop_lut5_I0_O)        0.326     7.288 r  fdc/FSM_sequential_cur_fight_state[2]_i_8/O
                         net (fo=6, routed)           1.383     8.671    fdc/FSM_sequential_cur_fight_state[2]_i_8_n_0
    SLICE_X43Y25         LUT5 (Prop_lut5_I2_O)        0.152     8.823 f  fdc/FSM_sequential_cur_fight_state[2]_i_3/O
                         net (fo=2, routed)           0.818     9.641    fdc/FSM_sequential_cur_fight_state[2]_i_3_n_0
    SLICE_X44Y25         LUT5 (Prop_lut5_I1_O)        0.326     9.967 f  fdc/cur_option_state[2]_i_8/O
                         net (fo=1, routed)           0.300    10.267    fdc/state_last/cur_option_state_reg[0]
    SLICE_X44Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.391 f  fdc/state_last/cur_option_state[2]_i_3/O
                         net (fo=3, routed)           0.331    10.722    fdc/state_last/cur_option_state[2]_i_3_n_0
    SLICE_X46Y27         LUT5 (Prop_lut5_I1_O)        0.124    10.846 r  fdc/state_last/cur_option_state[2]_i_1/O
                         net (fo=1, routed)           0.000    10.846    fdc/state_last_n_2
    SLICE_X46Y27         FDRE                                         r  fdc/cur_option_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.434    14.775    fdc/CLK
    SLICE_X46Y27         FDRE                                         r  fdc/cur_option_state_reg[2]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X46Y27         FDRE (Setup_fdre_C_D)        0.081    15.081    fdc/cur_option_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -10.846    
  -------------------------------------------------------------------
                         slack                                  4.235    

Slack (MET) :             4.236ns  (required time - arrival time)
  Source:                 fdc/hpReduceTime/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/p1_pokemon_cur_hp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.767ns  (logic 1.505ns (26.095%)  route 4.262ns (73.905%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.553     5.074    fdc/hpReduceTime/CLK
    SLICE_X56Y23         FDRE                                         r  fdc/hpReduceTime/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDRE (Prop_fdre_C_Q)         0.478     5.552 f  fdc/hpReduceTime/count_reg[24]/Q
                         net (fo=4, routed)           0.845     6.397    fdc/hpReduceTime/count[24]
    SLICE_X55Y23         LUT3 (Prop_lut3_I2_O)        0.329     6.726 f  fdc/hpReduceTime/p1_pokemon_cur_hp[7]_i_11/O
                         net (fo=1, routed)           0.914     7.640    fdc/hpReduceTime/p1_pokemon_cur_hp[7]_i_11_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I0_O)        0.326     7.966 f  fdc/hpReduceTime/p1_pokemon_cur_hp[7]_i_8/O
                         net (fo=1, routed)           0.750     8.716    fdc/hpReduceTime/p1_pokemon_cur_hp[7]_i_8_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.840 f  fdc/hpReduceTime/p1_pokemon_cur_hp[7]_i_5/O
                         net (fo=6, routed)           1.133     9.973    fdc/hpReduceTime/p1_pokemon_cur_hp[7]_i_5_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I2_O)        0.124    10.097 r  fdc/hpReduceTime/p1_pokemon_cur_hp[7]_i_3/O
                         net (fo=4, routed)           0.621    10.718    fdc/hpReduceTime/p1_pokemon_cur_hp[7]_i_3_n_0
    SLICE_X46Y23         LUT6 (Prop_lut6_I2_O)        0.124    10.842 r  fdc/hpReduceTime/p1_pokemon_cur_hp[7]_i_2/O
                         net (fo=1, routed)           0.000    10.842    fdc/hpReduceTime_n_8
    SLICE_X46Y23         FDRE                                         r  fdc/p1_pokemon_cur_hp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.433    14.774    fdc/CLK
    SLICE_X46Y23         FDRE                                         r  fdc/p1_pokemon_cur_hp_reg[7]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X46Y23         FDRE (Setup_fdre_C_D)        0.079    15.078    fdc/p1_pokemon_cur_hp_reg[7]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -10.842    
  -------------------------------------------------------------------
                         slack                                  4.236    

Slack (MET) :             4.357ns  (required time - arrival time)
  Source:                 fdc/hpReduceTime/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/p1_pokemon_cur_hp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.648ns  (logic 1.505ns (26.645%)  route 4.143ns (73.355%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.553     5.074    fdc/hpReduceTime/CLK
    SLICE_X56Y23         FDRE                                         r  fdc/hpReduceTime/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDRE (Prop_fdre_C_Q)         0.478     5.552 f  fdc/hpReduceTime/count_reg[24]/Q
                         net (fo=4, routed)           0.845     6.397    fdc/hpReduceTime/count[24]
    SLICE_X55Y23         LUT3 (Prop_lut3_I2_O)        0.329     6.726 f  fdc/hpReduceTime/p1_pokemon_cur_hp[7]_i_11/O
                         net (fo=1, routed)           0.914     7.640    fdc/hpReduceTime/p1_pokemon_cur_hp[7]_i_11_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I0_O)        0.326     7.966 f  fdc/hpReduceTime/p1_pokemon_cur_hp[7]_i_8/O
                         net (fo=1, routed)           0.750     8.716    fdc/hpReduceTime/p1_pokemon_cur_hp[7]_i_8_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.840 f  fdc/hpReduceTime/p1_pokemon_cur_hp[7]_i_5/O
                         net (fo=6, routed)           1.133     9.973    fdc/hpReduceTime/p1_pokemon_cur_hp[7]_i_5_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I2_O)        0.124    10.097 r  fdc/hpReduceTime/p1_pokemon_cur_hp[7]_i_3/O
                         net (fo=4, routed)           0.502    10.599    fdc/hpReduceTime/p1_pokemon_cur_hp[7]_i_3_n_0
    SLICE_X46Y23         LUT6 (Prop_lut6_I2_O)        0.124    10.723 r  fdc/hpReduceTime/p1_pokemon_cur_hp[6]_i_1/O
                         net (fo=1, routed)           0.000    10.723    fdc/hpReduceTime_n_9
    SLICE_X46Y23         FDRE                                         r  fdc/p1_pokemon_cur_hp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.433    14.774    fdc/CLK
    SLICE_X46Y23         FDRE                                         r  fdc/p1_pokemon_cur_hp_reg[6]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X46Y23         FDRE (Setup_fdre_C_D)        0.081    15.080    fdc/p1_pokemon_cur_hp_reg[6]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -10.723    
  -------------------------------------------------------------------
                         slack                                  4.357    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 cdc/p2_pokemon_hp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/p2_pokemon_cur_hp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.553     1.436    cdc/CLK
    SLICE_X51Y25         FDRE                                         r  cdc/p2_pokemon_hp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  cdc/p2_pokemon_hp_reg[7]/Q
                         net (fo=1, routed)           0.054     1.631    fdc/hpReduceTime/p2_pokemon_cur_hp_reg[7][6]
    SLICE_X50Y25         LUT6 (Prop_lut6_I5_O)        0.045     1.676 r  fdc/hpReduceTime/p2_pokemon_cur_hp[7]_i_1/O
                         net (fo=1, routed)           0.000     1.676    fdc/hpReduceTime_n_0
    SLICE_X50Y25         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.821     1.948    fdc/CLK
    SLICE_X50Y25         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[7]/C
                         clock pessimism             -0.499     1.449    
    SLICE_X50Y25         FDRE (Hold_fdre_C_D)         0.121     1.570    fdc/p2_pokemon_cur_hp_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/bits_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.426%)  route 0.078ns (29.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.562     1.445    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X53Y35         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/bits_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  key_de/inst/inst/Ps2Interface_i/bits_count_reg[2]/Q
                         net (fo=7, routed)           0.078     1.664    key_de/inst/inst/Ps2Interface_i/bits_count_reg_n_0_[2]
    SLICE_X52Y35         LUT6 (Prop_lut6_I2_O)        0.045     1.709 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.709    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[0]_i_1_n_0
    SLICE_X52Y35         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.832     1.959    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X52Y35         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X52Y35         FDCE (Hold_fdce_C_D)         0.120     1.578    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 key_de/inst/inst/tx_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.561     1.444    key_de/inst/inst/clk
    SLICE_X53Y33         FDCE                                         r  key_de/inst/inst/tx_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  key_de/inst/inst/tx_valid_reg/Q
                         net (fo=15, routed)          0.103     1.688    key_de/inst/inst/Ps2Interface_i/frame_reg[9]_0
    SLICE_X52Y33         LUT4 (Prop_lut4_I0_O)        0.045     1.733 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.733    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[3]_i_1_n_0
    SLICE_X52Y33         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.830     1.957    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X52Y33         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X52Y33         FDCE (Hold_fdce_C_D)         0.121     1.578    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/clk_inter_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.870%)  route 0.096ns (34.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.564     1.447    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X48Y38         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/clk_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDPE (Prop_fdpe_C_Q)         0.141     1.588 r  key_de/inst/inst/Ps2Interface_i/clk_inter_reg/Q
                         net (fo=5, routed)           0.096     1.685    key_de/inst/inst/Ps2Interface_i/clk_inter
    SLICE_X49Y38         LUT6 (Prop_lut6_I5_O)        0.045     1.730 r  key_de/inst/inst/Ps2Interface_i/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.730    key_de/inst/inst/Ps2Interface_i/clk_count[2]_i_1_n_0
    SLICE_X49Y38         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.834     1.961    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X49Y38         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X49Y38         FDCE (Hold_fdce_C_D)         0.092     1.552    key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/clk_inter_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.177%)  route 0.099ns (34.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.564     1.447    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X48Y38         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/clk_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDPE (Prop_fdpe_C_Q)         0.141     1.588 r  key_de/inst/inst/Ps2Interface_i/clk_inter_reg/Q
                         net (fo=5, routed)           0.099     1.688    key_de/inst/inst/Ps2Interface_i/clk_inter
    SLICE_X49Y38         LUT6 (Prop_lut6_I5_O)        0.045     1.733 r  key_de/inst/inst/Ps2Interface_i/clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.733    key_de/inst/inst/Ps2Interface_i/clk_count[3]_i_1_n_0
    SLICE_X49Y38         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.834     1.961    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X49Y38         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X49Y38         FDCE (Hold_fdce_C_D)         0.092     1.552    key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/rx_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/key_in_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.561     1.444    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X51Y33         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[2]/Q
                         net (fo=3, routed)           0.128     1.714    key_de/inst/inst/rx_data[2]
    SLICE_X51Y31         FDCE                                         r  key_de/inst/inst/key_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.828     1.955    key_de/inst/inst/clk
    SLICE_X51Y31         FDCE                                         r  key_de/inst/inst/key_in_reg[2]/C
                         clock pessimism             -0.499     1.456    
    SLICE_X51Y31         FDCE (Hold_fdce_C_D)         0.070     1.526    key_de/inst/inst/key_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/frame_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.555%)  route 0.111ns (40.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.562     1.445    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X52Y34         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  key_de/inst/inst/Ps2Interface_i/frame_reg[6]/Q
                         net (fo=3, routed)           0.111     1.721    key_de/inst/inst/Ps2Interface_i/p_0_in[5]
    SLICE_X51Y33         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.830     1.957    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X51Y33         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/C
                         clock pessimism             -0.499     1.458    
    SLICE_X51Y33         FDCE (Hold_fdce_C_D)         0.066     1.524    key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/key_in_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.555%)  route 0.111ns (40.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.561     1.444    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X50Y33         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/Q
                         net (fo=3, routed)           0.111     1.720    key_de/inst/inst/rx_data[0]
    SLICE_X52Y32         FDCE                                         r  key_de/inst/inst/key_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.829     1.956    key_de/inst/inst/clk
    SLICE_X52Y32         FDCE                                         r  key_de/inst/inst/key_in_reg[0]/C
                         clock pessimism             -0.499     1.457    
    SLICE_X52Y32         FDCE (Hold_fdce_C_D)         0.059     1.516    key_de/inst/inst/key_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/data_inter_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.562     1.445    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X51Y36         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/data_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDPE (Prop_fdpe_C_Q)         0.128     1.573 r  key_de/inst/inst/Ps2Interface_i/data_inter_reg/Q
                         net (fo=5, routed)           0.069     1.642    key_de/inst/inst/Ps2Interface_i/data_inter
    SLICE_X51Y36         LUT6 (Prop_lut6_I4_O)        0.099     1.741 r  key_de/inst/inst/Ps2Interface_i/ps2_data_s_i_1/O
                         net (fo=1, routed)           0.000     1.741    key_de/inst/inst/Ps2Interface_i/ps2_data_s_i_1_n_0
    SLICE_X51Y36         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.832     1.959    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X51Y36         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/C
                         clock pessimism             -0.514     1.445    
    SLICE_X51Y36         FDPE (Hold_fdpe_C_D)         0.091     1.536    key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 key_de/key_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.209ns (64.967%)  route 0.113ns (35.033%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.558     1.441    key_de/CLK
    SLICE_X52Y30         FDCE                                         r  key_de/key_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.164     1.605 f  key_de/key_reg[8]/Q
                         net (fo=5, routed)           0.113     1.718    key_de/key_reg_n_0_[8]
    SLICE_X51Y29         LUT4 (Prop_lut4_I3_O)        0.045     1.763 r  key_de/key_down[35]_i_1/O
                         net (fo=1, routed)           0.000     1.763    key_de/p_0_in[35]
    SLICE_X51Y29         FDCE                                         r  key_de/key_down_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.826     1.953    key_de/CLK
    SLICE_X51Y29         FDCE                                         r  key_de/key_down_reg[35]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X51Y29         FDCE (Hold_fdce_C_D)         0.092     1.546    key_de/key_down_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y28   cdc/FSM_sequential_p1_pokemon_id_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y25   cdc/FSM_sequential_p1_pokemon_id_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y26   cdc/FSM_sequential_p1_pokemon_id_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y23   cdc/p1_pokemon_hp_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y24   cdc/p1_pokemon_hp_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y24   cdc/p1_pokemon_hp_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y23   cdc/p1_pokemon_hp_reg[4]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X50Y35   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y35   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X50Y35   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y35   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y35   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y35   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y35   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y35   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y35   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y35   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y35   key_de/inst/inst/Ps2Interface_i/bits_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y35   key_de/inst/inst/Ps2Interface_i/bits_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y28   cdc/FSM_sequential_p1_pokemon_id_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y24   cdc/p1_pokemon_hp_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y24   cdc/p1_pokemon_hp_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y24   cdc/p1_pokemon_speed_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y24   cdc/p1_pokemon_speed_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y27   cdc/p1_pokemon_speed_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y32   key_de/inst/inst/Ps2Interface_i/bits_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y27   cdc/p2_pokemon_speed_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y18   clk_wiz_0_inst/num_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y18   clk_wiz_0_inst/num_reg[1]/C



