Line 572: TimeInfo0: TTIM:%x ULP:%x CCH:%x FDP:%x CSI:%x TDP:%x HARQ:%x
Line 576: TimeInfo1: %x %x %x %x %x %x %x
Line 592: ==========DSP CELL_ID (CC0/CC1/CC2)[%09d](CC3/CC4/CC5)[%09d] (CC6/CC7)[%09d] TTI[%d] CLK61[%d], CA_CFG/CA_ACT#/CELL_GROUP/STACK_ID[%9d] MAX4LAYER/256QAM [0x%x] ==========
Line 637: (I) Prior Group in DualC is %d
Line 832: Sl0TtiBd_Isr:%d
Line 840: Sl1TtiBd_Isr:%d
Line 868: ==========DSP TTI[%d] CLK61[%d]==========
Line 891: (F)Ttim_dummyISR (%d)
Line 912: (F)Ttim_EnableTimer ERROR, NO registration id(%d)
Line 967: (F) already timer registered id(%d)
Line 1064: Ttim_InitSWTimer
Line 1091: Ttim_DisableSWTimer_init: mode(%d), cell_group(%d)
Line 1141: Ttim_DoOnMIB SFN_all:%d, SFN:%d, tti:%d, rtg:0x%x
Line 1411: SW_RESET(ASSERT) tti(%d) rtg(%d-%d=%d) mode(%d) state(%d->%d)
Line 1446: SW_RESET tti(%d) rtg(%d) mode(%d) state(%d->%d)
Line 1478: SW_RESET triggered, reset_mode(%d), reset_state(%d)
Line 1664: TRX switching test g_trx_creterion/gap_state/fem_sw_off : %d,g_atti : %d , g_tti : %d, gap_fn: %d, gap_sfn: %d, %d,FEM_MAIN_CTL[0x%x] 
Line 1869: 4G system tick Init MEM_MAIN[%x] RFSYNC[0x%x][0x%x][0x%x] 
