#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Fri Dec 30 12:57:49 2022
# Process ID: 4208
# Current directory: C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.runs/synth_1
# Command line: vivado.exe -log MAC_acc16.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MAC_acc16.tcl
# Log file: C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.runs/synth_1/MAC_acc16.vds
# Journal file: C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source MAC_acc16.tcl -notrace
Command: synth_design -top MAC_acc16 -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5212 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 304.586 ; gain = 94.441
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MAC_acc16' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc16.vhd:12]
INFO: [Synth 8-3491] module 'accMult_16x16' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/accMult_16x16.vhd:34' bound to instance 'mult1' of component 'accMult_16x16' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc16.vhd:35]
INFO: [Synth 8-638] synthesizing module 'accMult_16x16' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/accMult_16x16.vhd:40]
INFO: [Synth 8-3491] module 'multiplieraccurate88' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd:6' bound to instance 'mult1' of component 'multiplieraccurate88' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/accMult_16x16.vhd:74]
INFO: [Synth 8-638] synthesizing module 'multiplieraccurate88' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd:12]
INFO: [Synth 8-3491] module 'Accurate' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Accurate.vhd:24' bound to instance 'a1' of component 'Accurate' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd:113]
INFO: [Synth 8-638] synthesizing module 'Accurate' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Accurate.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'Accurate' (1#1) [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Accurate.vhd:30]
INFO: [Synth 8-3491] module 'Accurate' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Accurate.vhd:24' bound to instance 'a2' of component 'Accurate' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd:114]
INFO: [Synth 8-3491] module 'Adder_16bit' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd:34' bound to instance 'add1' of component 'Adder_16bit' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd:119]
INFO: [Synth 8-638] synthesizing module 'Adder_16bit' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd:34' bound to instance 'adder1' of component 'FA' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd:57]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'FA' (2#1) [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd:34' bound to instance 'adder1' of component 'FA' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd:57]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd:34' bound to instance 'adder1' of component 'FA' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd:57]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd:34' bound to instance 'adder1' of component 'FA' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd:57]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd:34' bound to instance 'adder1' of component 'FA' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd:57]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd:34' bound to instance 'adder1' of component 'FA' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd:57]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd:34' bound to instance 'adder1' of component 'FA' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd:57]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd:34' bound to instance 'adder1' of component 'FA' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd:57]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd:34' bound to instance 'adder1' of component 'FA' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd:57]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd:34' bound to instance 'adder1' of component 'FA' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd:57]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd:34' bound to instance 'adder1' of component 'FA' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd:57]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd:34' bound to instance 'adder1' of component 'FA' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd:57]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd:34' bound to instance 'adder1' of component 'FA' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd:57]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd:34' bound to instance 'adder1' of component 'FA' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd:57]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd:34' bound to instance 'adder1' of component 'FA' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd:57]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd:34' bound to instance 'adder1' of component 'FA' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'Adder_16bit' (3#1) [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd:42]
INFO: [Synth 8-3491] module 'Accurate' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Accurate.vhd:24' bound to instance 'a3' of component 'Accurate' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd:122]
INFO: [Synth 8-3491] module 'Accurate' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Accurate.vhd:24' bound to instance 'a4' of component 'Accurate' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd:123]
INFO: [Synth 8-3491] module 'Adder_16bit' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd:34' bound to instance 'add2' of component 'Adder_16bit' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd:128]
INFO: [Synth 8-3491] module 'Adder_16bit' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd:34' bound to instance 'add3' of component 'Adder_16bit' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd:129]
INFO: [Synth 8-3491] module 'Accurate' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Accurate.vhd:24' bound to instance 'a5' of component 'Accurate' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd:132]
INFO: [Synth 8-3491] module 'Accurate' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Accurate.vhd:24' bound to instance 'a6' of component 'Accurate' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd:133]
INFO: [Synth 8-3491] module 'Adder_16bit' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd:34' bound to instance 'add4' of component 'Adder_16bit' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd:138]
INFO: [Synth 8-3491] module 'Accurate' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Accurate.vhd:24' bound to instance 'a7' of component 'Accurate' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd:141]
INFO: [Synth 8-3491] module 'Accurate' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Accurate.vhd:24' bound to instance 'a8' of component 'Accurate' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd:142]
INFO: [Synth 8-3491] module 'Adder_16bit' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd:34' bound to instance 'add5' of component 'Adder_16bit' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd:147]
INFO: [Synth 8-3491] module 'Adder_16bit' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd:34' bound to instance 'add6' of component 'Adder_16bit' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd:148]
INFO: [Synth 8-3491] module 'Adder_16bit' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd:34' bound to instance 'add7' of component 'Adder_16bit' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd:150]
INFO: [Synth 8-3491] module 'Accurate' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Accurate.vhd:24' bound to instance 'a9' of component 'Accurate' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd:153]
INFO: [Synth 8-3491] module 'Accurate' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Accurate.vhd:24' bound to instance 'a10' of component 'Accurate' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd:154]
INFO: [Synth 8-3491] module 'Adder_16bit' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd:34' bound to instance 'add8' of component 'Adder_16bit' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd:159]
INFO: [Synth 8-3491] module 'Accurate' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Accurate.vhd:24' bound to instance 'a11' of component 'Accurate' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd:162]
INFO: [Synth 8-3491] module 'Accurate' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Accurate.vhd:24' bound to instance 'a12' of component 'Accurate' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd:163]
INFO: [Synth 8-3491] module 'Adder_16bit' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd:34' bound to instance 'add9' of component 'Adder_16bit' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd:168]
INFO: [Synth 8-3491] module 'Adder_16bit' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd:34' bound to instance 'add10' of component 'Adder_16bit' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd:169]
INFO: [Synth 8-3491] module 'Adder_16bit' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd:34' bound to instance 'add11' of component 'Adder_16bit' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd:171]
INFO: [Synth 8-3491] module 'Accurate' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Accurate.vhd:24' bound to instance 'a13' of component 'Accurate' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd:174]
INFO: [Synth 8-3491] module 'Accurate' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Accurate.vhd:24' bound to instance 'a14' of component 'Accurate' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd:175]
INFO: [Synth 8-3491] module 'Adder_16bit' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd:34' bound to instance 'add12' of component 'Adder_16bit' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd:180]
INFO: [Synth 8-3491] module 'Accurate' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Accurate.vhd:24' bound to instance 'a15' of component 'Accurate' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd:183]
INFO: [Synth 8-3491] module 'Accurate' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Accurate.vhd:24' bound to instance 'a116' of component 'Accurate' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd:184]
INFO: [Synth 8-3491] module 'Adder_16bit' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd:34' bound to instance 'add13' of component 'Adder_16bit' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd:189]
INFO: [Synth 8-3491] module 'Adder_16bit' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd:34' bound to instance 'add14' of component 'Adder_16bit' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd:190]
INFO: [Synth 8-3491] module 'Adder_16bit' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd:34' bound to instance 'add15' of component 'Adder_16bit' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'multiplieraccurate88' (4#1) [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd:12]
INFO: [Synth 8-3491] module 'multiplieraccurate88' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd:6' bound to instance 'mult2' of component 'multiplieraccurate88' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/accMult_16x16.vhd:75]
INFO: [Synth 8-3491] module 'multiplieraccurate88' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd:6' bound to instance 'mult3' of component 'multiplieraccurate88' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/accMult_16x16.vhd:76]
INFO: [Synth 8-3491] module 'multiplieraccurate88' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd:6' bound to instance 'mult4' of component 'multiplieraccurate88' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/accMult_16x16.vhd:77]
INFO: [Synth 8-3491] module 'Adder_16bit' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd:34' bound to instance 'ADDSUB1' of component 'Adder_16bit' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/accMult_16x16.vhd:83]
INFO: [Synth 8-3491] module 'Adder_16bit' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd:34' bound to instance 'ADDSUB2' of component 'Adder_16bit' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/accMult_16x16.vhd:91]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd:34' bound to instance 'KAMEL16ADD' of component 'FA' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/accMult_16x16.vhd:93]
INFO: [Synth 8-3491] module 'Adder_16bit' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd:34' bound to instance 'ADDNOSRES' of component 'Adder_16bit' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/accMult_16x16.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'accMult_16x16' (5#1) [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/accMult_16x16.vhd:40]
INFO: [Synth 8-3491] module 'accMult_16x16' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/accMult_16x16.vhd:34' bound to instance 'mult2' of component 'accMult_16x16' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc16.vhd:36]
INFO: [Synth 8-3491] module 'accMult_16x16' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/accMult_16x16.vhd:34' bound to instance 'mult3' of component 'accMult_16x16' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc16.vhd:37]
INFO: [Synth 8-3491] module 'accMult_16x16' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/accMult_16x16.vhd:34' bound to instance 'mult4' of component 'accMult_16x16' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc16.vhd:38]
INFO: [Synth 8-3491] module 'accMult_16x16' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/accMult_16x16.vhd:34' bound to instance 'mult5' of component 'accMult_16x16' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc16.vhd:39]
INFO: [Synth 8-3491] module 'Adder_32Bits' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd:34' bound to instance 'add1' of component 'Adder_32Bits' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc16.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Adder_32Bits' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd:34' bound to instance 'adder1' of component 'FA' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd:57]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd:34' bound to instance 'adder1' of component 'FA' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd:57]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd:34' bound to instance 'adder1' of component 'FA' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd:57]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd:34' bound to instance 'adder1' of component 'FA' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd:57]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd:34' bound to instance 'adder1' of component 'FA' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd:57]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd:34' bound to instance 'adder1' of component 'FA' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd:57]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd:34' bound to instance 'adder1' of component 'FA' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd:57]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd:34' bound to instance 'adder1' of component 'FA' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd:57]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd:34' bound to instance 'adder1' of component 'FA' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd:57]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd:34' bound to instance 'adder1' of component 'FA' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd:57]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd:34' bound to instance 'adder1' of component 'FA' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd:57]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd:34' bound to instance 'adder1' of component 'FA' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd:57]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd:34' bound to instance 'adder1' of component 'FA' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd:57]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd:34' bound to instance 'adder1' of component 'FA' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd:57]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd:34' bound to instance 'adder1' of component 'FA' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd:57]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd:34' bound to instance 'adder1' of component 'FA' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd:57]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd:34' bound to instance 'adder1' of component 'FA' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd:57]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd:34' bound to instance 'adder1' of component 'FA' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd:57]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd:34' bound to instance 'adder1' of component 'FA' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd:57]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd:34' bound to instance 'adder1' of component 'FA' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd:57]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd:34' bound to instance 'adder1' of component 'FA' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd:57]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd:34' bound to instance 'adder1' of component 'FA' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd:57]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd:34' bound to instance 'adder1' of component 'FA' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd:57]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd:34' bound to instance 'adder1' of component 'FA' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd:57]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd:34' bound to instance 'adder1' of component 'FA' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd:57]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd:34' bound to instance 'adder1' of component 'FA' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd:57]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd:34' bound to instance 'adder1' of component 'FA' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd:57]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd:34' bound to instance 'adder1' of component 'FA' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd:57]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd:34' bound to instance 'adder1' of component 'FA' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd:57]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd:34' bound to instance 'adder1' of component 'FA' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd:57]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd:34' bound to instance 'adder1' of component 'FA' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd:57]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd:34' bound to instance 'adder1' of component 'FA' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'Adder_32Bits' (6#1) [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd:42]
INFO: [Synth 8-3491] module 'Adder_32Bits' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd:34' bound to instance 'add2' of component 'Adder_32Bits' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc16.vhd:44]
INFO: [Synth 8-3491] module 'Adder_32Bits' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd:34' bound to instance 'add3' of component 'Adder_32Bits' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc16.vhd:45]
INFO: [Synth 8-3491] module 'Adder_32Bits' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd:34' bound to instance 'add4' of component 'Adder_32Bits' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc16.vhd:46]
INFO: [Synth 8-3491] module 'Adder_32Bits' declared at 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd:34' bound to instance 'add5' of component 'Adder_32Bits' [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc16.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'MAC_acc16' (7#1) [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc16.vhd:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 341.910 ; gain = 131.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 341.910 ; gain = 131.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 341.910 ; gain = 131.766
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 350.711 ; gain = 140.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 11050 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Accurate 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 531.957 ; gain = 321.813
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 531.957 ; gain = 321.813
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 677.887 ; gain = 467.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 677.887 ; gain = 467.742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 677.887 ; gain = 467.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 677.887 ; gain = 467.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 677.887 ; gain = 467.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 677.887 ; gain = 467.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 677.887 ; gain = 467.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |   265|
|2     |LUT3 |   283|
|3     |LUT4 |   242|
|4     |LUT5 |   391|
|5     |LUT6 |  1691|
|6     |IBUF |   176|
|7     |OBUF |    33|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  3081|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 677.887 ; gain = 467.742
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 677.887 ; gain = 448.480
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 677.887 ; gain = 467.742
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 176 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'MAC_acc16' is not ideal for floorplanning, since the cellview 'MAC_acc16' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
127 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 764.688 ; gain = 541.973
INFO: [Common 17-1381] The checkpoint 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.runs/synth_1/MAC_acc16.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 764.688 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec 30 12:58:41 2022...
