module edge_detector_tb();
reg clk,rst,sgnl;
wire pos_edge, neg_edge;
edge_detector dut(clk,rst,sgnl,pos_edge,neg_edge);
initial begin
clk=0;
forever #5 clk=~clk;
end
initial begin
rst=1;sgnl=0;#10 rst=0;
sgnl=1;#10
sgnl=0;#10
sgnl=1;#10
sgnl=0;#10
sgnl=1;#10
sgnl=0;#10
sgnl=1;#10
$finish;
end
endmodule
