`include "cpu_types_pkg.vh"
`include "pipeline_if.vh"
module pipeline_memwb
import cpu_types_pkg::*;
(
	input logic CLK, nRST, en,
	pipeline_if.memwb plif_memwb
);


	always_ff @ (posedge CLK) begin
		if(!nRST) begin

		end else if(en) begin

		end
	end
endmodule
