// Seed: 2857743541
module module_0 (
    output wor id_0,
    input wand id_1,
    input tri id_2,
    output wand id_3,
    input wand id_4,
    output tri id_5,
    output wand id_6,
    input wand id_7,
    input tri0 id_8,
    input uwire id_9,
    input wor id_10,
    output wand id_11,
    output uwire id_12,
    input wire id_13,
    output uwire id_14,
    output tri1 id_15,
    input wand id_16,
    input supply1 id_17,
    input wire id_18,
    input wire id_19,
    output wor id_20,
    input supply1 id_21,
    output tri0 id_22,
    input tri0 id_23,
    input uwire id_24,
    input wire id_25,
    output wand id_26,
    output supply1 id_27
);
endmodule
module module_1 #(
    parameter id_2 = 32'd23
) (
    input wire id_0,
    output tri0 id_1,
    input uwire _id_2,
    input supply0 id_3,
    output wor id_4,
    input supply0 id_5,
    output tri0 id_6,
    input uwire id_7,
    input tri id_8
);
  assign id_1 = -1;
  bit [-1 : id_2] id_10;
  assign id_4 = 1;
  always_ff @(id_7) id_10 = 1'h0;
  wire id_11;
  wire [1 : -1] id_12;
  id_13(
      id_13, -1, id_12, ~1
  );
  module_0 modCall_1 (
      id_4,
      id_3,
      id_7,
      id_4,
      id_5,
      id_4,
      id_4,
      id_8,
      id_5,
      id_0,
      id_0,
      id_1,
      id_4,
      id_0,
      id_4,
      id_4,
      id_5,
      id_7,
      id_7,
      id_0,
      id_1,
      id_0,
      id_6,
      id_7,
      id_7,
      id_8,
      id_1,
      id_6
  );
  wire [1 : -1 'b0] id_14;
endmodule
