

================================================================
== Vitis HLS Report for 'output_layer_Pipeline_WEIGHTS_LOOP_4'
================================================================
* Date:           Tue Oct 29 15:19:22 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.084 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |        2|   196607|  20.000 ns|  1.966 ms|    2|  196607|       no|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- WEIGHTS_LOOP_4  |        0|   196605|         4|          3|          1|  0 ~ 65535|       yes|
        +------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    218|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        8|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|     65|    -|
|Register         |        -|    -|     181|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|    0|     181|    283|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-----------+---------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |   Memory  |                          Module                         | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-----------+---------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |WEIGHTS_U  |input_layer_Pipeline_WEIGHTS_LOOP_0_WEIGHTS_ROM_AUTO_1R  |        8|  0|   0|    0|  11328|    8|     1|        90624|
    +-----------+---------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total      |                                                         |        8|  0|   0|    0|  11328|    8|     1|        90624|
    +-----------+---------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln163_fu_167_p2     |         +|   0|  0|  71|          64|           1|
    |add_ln165_fu_151_p2     |         +|   0|  0|   8|           8|           7|
    |add_ln168_fu_189_p2     |         +|   0|  0|  23|          16|          16|
    |add_ln169_fu_195_p2     |         +|   0|  0|  20|          15|          15|
    |sub_ln165_fu_157_p2     |         -|   0|  0|   8|           8|           8|
    |icmp_ln163_fu_142_p2    |      icmp|   0|  0|  71|          64|          64|
    |select_ln169_fu_209_p3  |    select|   0|  0|  15|           1|           1|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 218|         177|         114|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  20|          4|    1|          4|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |weight_index_fu_52           |   9|          2|   64|        128|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  65|         14|   69|        140|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |NEURONS_MEMBRANE_addr_reg_249  |   8|   0|    8|          0|
    |ap_CS_fsm                      |   3|   0|    3|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |icmp_ln163_reg_254             |   1|   0|    1|          0|
    |neuron_state_reg_263           |   1|   0|    1|          0|
    |select_ln169_reg_272           |  15|   0|   15|          0|
    |weight_index_1_reg_243         |  64|   0|   64|          0|
    |weight_index_fu_52             |  64|   0|   64|          0|
    |zext_ln160_cast_cast_reg_238   |   8|   0|   64|         56|
    |zext_ln163_1_cast_reg_233      |  14|   0|   64|         50|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 181|   0|  287|        106|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+---------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  output_layer_Pipeline_WEIGHTS_LOOP_4|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  output_layer_Pipeline_WEIGHTS_LOOP_4|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  output_layer_Pipeline_WEIGHTS_LOOP_4|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  output_layer_Pipeline_WEIGHTS_LOOP_4|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  output_layer_Pipeline_WEIGHTS_LOOP_4|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  output_layer_Pipeline_WEIGHTS_LOOP_4|  return value|
|zext_ln163                 |   in|   14|     ap_none|                            zext_ln163|        scalar|
|zext_ln160                 |   in|    5|     ap_none|                            zext_ln160|        scalar|
|zext_ln163_1               |   in|   14|     ap_none|                          zext_ln163_1|        scalar|
|trunc_ln                   |   in|    8|     ap_none|                              trunc_ln|        scalar|
|NEURONS_STATE_address0     |  out|    8|   ap_memory|                         NEURONS_STATE|         array|
|NEURONS_STATE_ce0          |  out|    1|   ap_memory|                         NEURONS_STATE|         array|
|NEURONS_STATE_q0           |   in|    1|   ap_memory|                         NEURONS_STATE|         array|
|NEURONS_MEMBRANE_address0  |  out|    8|   ap_memory|                      NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_ce0       |  out|    1|   ap_memory|                      NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_we0       |  out|    1|   ap_memory|                      NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_d0        |  out|   16|   ap_memory|                      NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_q0        |   in|   16|   ap_memory|                      NEURONS_MEMBRANE|         array|
+---------------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 3, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%weight_index = alloca i32 1"   --->   Operation 7 'alloca' 'weight_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %trunc_ln"   --->   Operation 8 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln163_1_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %zext_ln163_1"   --->   Operation 9 'read' 'zext_ln163_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln160_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln160"   --->   Operation 10 'read' 'zext_ln160_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln163_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %zext_ln163"   --->   Operation 11 'read' 'zext_ln163_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln163_1_cast = zext i14 %zext_ln163_1_read"   --->   Operation 12 'zext' 'zext_ln163_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln160_cast = sext i5 %zext_ln160_read"   --->   Operation 13 'sext' 'zext_ln160_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln160_cast_cast = zext i8 %zext_ln160_cast"   --->   Operation 14 'zext' 'zext_ln160_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln163_cast = zext i14 %zext_ln163_read"   --->   Operation 15 'zext' 'zext_ln163_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 %zext_ln163_cast, i64 %weight_index"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body13"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.99>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%weight_index_1 = load i64 %weight_index" [src/RNI.cpp:165]   --->   Operation 18 'load' 'weight_index_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%NEURONS_MEMBRANE_addr = getelementptr i16 %NEURONS_MEMBRANE, i64 0, i64 %zext_ln160_cast_cast"   --->   Operation 19 'getelementptr' 'NEURONS_MEMBRANE_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (3.52ns)   --->   "%icmp_ln163 = icmp_slt  i64 %weight_index_1, i64 %zext_ln163_1_cast" [src/RNI.cpp:163]   --->   Operation 21 'icmp' 'icmp_ln163' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln163 = br i1 %icmp_ln163, void %for.inc39.loopexit.exitStub, void %for.body13.split" [src/RNI.cpp:163]   --->   Operation 22 'br' 'br_ln163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln165 = trunc i64 %weight_index_1" [src/RNI.cpp:165]   --->   Operation 23 'trunc' 'trunc_ln165' <Predicate = (icmp_ln163)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln165 = add i8 %trunc_ln165, i8 224" [src/RNI.cpp:165]   --->   Operation 24 'add' 'add_ln165' <Predicate = (icmp_ln163)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 25 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%sub_ln165 = sub i8 %add_ln165, i8 %trunc_ln_read" [src/RNI.cpp:165]   --->   Operation 25 'sub' 'sub_ln165' <Predicate = (icmp_ln163)> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln165 = zext i8 %sub_ln165" [src/RNI.cpp:165]   --->   Operation 26 'zext' 'zext_ln165' <Predicate = (icmp_ln163)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%NEURONS_STATE_addr = getelementptr i1 %NEURONS_STATE, i64 0, i64 %zext_ln165" [src/RNI.cpp:165]   --->   Operation 27 'getelementptr' 'NEURONS_STATE_addr' <Predicate = (icmp_ln163)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (2.32ns)   --->   "%neuron_state = load i8 %NEURONS_STATE_addr" [src/RNI.cpp:165]   --->   Operation 28 'load' 'neuron_state' <Predicate = (icmp_ln163)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 244> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (!icmp_ln163)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.10>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%speclooptripcount_ln163 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 32767" [src/RNI.cpp:163]   --->   Operation 29 'speclooptripcount' 'speclooptripcount_ln163' <Predicate = (icmp_ln163)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln163 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/RNI.cpp:163]   --->   Operation 30 'specloopname' 'specloopname_ln163' <Predicate = (icmp_ln163)> <Delay = 0.00>
ST_3 : Operation 31 [1/2] (2.32ns)   --->   "%neuron_state = load i8 %NEURONS_STATE_addr" [src/RNI.cpp:165]   --->   Operation 31 'load' 'neuron_state' <Predicate = (icmp_ln163)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 244> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln166 = br i1 %neuron_state, void %for.inc, void %if.then" [src/RNI.cpp:166]   --->   Operation 32 'br' 'br_ln166' <Predicate = (icmp_ln163)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%WEIGHTS_addr = getelementptr i8 %WEIGHTS, i64 0, i64 %weight_index_1" [src/RNI.cpp:168]   --->   Operation 33 'getelementptr' 'WEIGHTS_addr' <Predicate = (icmp_ln163 & neuron_state)> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (3.25ns)   --->   "%WEIGHTS_load = load i14 %WEIGHTS_addr" [src/RNI.cpp:168]   --->   Operation 34 'load' 'WEIGHTS_load' <Predicate = (icmp_ln163 & neuron_state)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 11328> <ROM>
ST_3 : Operation 35 [2/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load = load i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:168]   --->   Operation 35 'load' 'NEURONS_MEMBRANE_load' <Predicate = (icmp_ln163 & neuron_state)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 244> <RAM>
ST_3 : Operation 36 [1/1] (3.52ns)   --->   "%add_ln163 = add i64 %weight_index_1, i64 1" [src/RNI.cpp:163]   --->   Operation 36 'add' 'add_ln163' <Predicate = (icmp_ln163)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln163 = store i64 %add_ln163, i64 %weight_index" [src/RNI.cpp:163]   --->   Operation 37 'store' 'store_ln163' <Predicate = (icmp_ln163)> <Delay = 1.58>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln163 = br void %for.body13" [src/RNI.cpp:163]   --->   Operation 38 'br' 'br_ln163' <Predicate = (icmp_ln163)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.08>
ST_4 : Operation 39 [1/2] (3.25ns)   --->   "%WEIGHTS_load = load i14 %WEIGHTS_addr" [src/RNI.cpp:168]   --->   Operation 39 'load' 'WEIGHTS_load' <Predicate = (icmp_ln163 & neuron_state)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 11328> <ROM>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln168 = sext i8 %WEIGHTS_load" [src/RNI.cpp:168]   --->   Operation 40 'sext' 'sext_ln168' <Predicate = (icmp_ln163 & neuron_state)> <Delay = 0.00>
ST_4 : Operation 41 [1/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load = load i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:168]   --->   Operation 41 'load' 'NEURONS_MEMBRANE_load' <Predicate = (icmp_ln163 & neuron_state)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 244> <RAM>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln168_1 = sext i8 %WEIGHTS_load" [src/RNI.cpp:168]   --->   Operation 42 'sext' 'sext_ln168_1' <Predicate = (icmp_ln163 & neuron_state)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln168 = trunc i16 %NEURONS_MEMBRANE_load" [src/RNI.cpp:168]   --->   Operation 43 'trunc' 'trunc_ln168' <Predicate = (icmp_ln163 & neuron_state)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (2.07ns)   --->   "%add_ln168 = add i16 %NEURONS_MEMBRANE_load, i16 %sext_ln168" [src/RNI.cpp:168]   --->   Operation 44 'add' 'add_ln168' <Predicate = (icmp_ln163 & neuron_state)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (1.94ns)   --->   "%add_ln169 = add i15 %trunc_ln168, i15 %sext_ln168_1" [src/RNI.cpp:169]   --->   Operation 45 'add' 'add_ln169' <Predicate = (icmp_ln163 & neuron_state)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln168, i32 15" [src/RNI.cpp:169]   --->   Operation 46 'bitselect' 'tmp' <Predicate = (icmp_ln163 & neuron_state)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.75ns)   --->   "%select_ln169 = select i1 %tmp, i15 0, i15 %add_ln169" [src/RNI.cpp:169]   --->   Operation 47 'select' 'select_ln169' <Predicate = (icmp_ln163 & neuron_state)> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%select_ln169_cast = zext i15 %select_ln169" [src/RNI.cpp:169]   --->   Operation 48 'zext' 'select_ln169_cast' <Predicate = (neuron_state)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (3.25ns)   --->   "%store_ln169 = store i16 %select_ln169_cast, i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:169]   --->   Operation 49 'store' 'store_ln169' <Predicate = (neuron_state)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 244> <RAM>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln173 = br void %for.inc" [src/RNI.cpp:173]   --->   Operation 50 'br' 'br_ln173' <Predicate = (neuron_state)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln163]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln160]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln163_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ NEURONS_STATE]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ WEIGHTS]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ NEURONS_MEMBRANE]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
weight_index            (alloca           ) [ 011100]
trunc_ln_read           (read             ) [ 001000]
zext_ln163_1_read       (read             ) [ 000000]
zext_ln160_read         (read             ) [ 000000]
zext_ln163_read         (read             ) [ 000000]
zext_ln163_1_cast       (zext             ) [ 001000]
zext_ln160_cast         (sext             ) [ 000000]
zext_ln160_cast_cast    (zext             ) [ 001000]
zext_ln163_cast         (zext             ) [ 000000]
store_ln0               (store            ) [ 000000]
br_ln0                  (br               ) [ 000000]
weight_index_1          (load             ) [ 000100]
NEURONS_MEMBRANE_addr   (getelementptr    ) [ 011111]
specpipeline_ln0        (specpipeline     ) [ 000000]
icmp_ln163              (icmp             ) [ 011110]
br_ln163                (br               ) [ 000000]
trunc_ln165             (trunc            ) [ 000000]
add_ln165               (add              ) [ 000000]
sub_ln165               (sub              ) [ 000000]
zext_ln165              (zext             ) [ 000000]
NEURONS_STATE_addr      (getelementptr    ) [ 000100]
speclooptripcount_ln163 (speclooptripcount) [ 000000]
specloopname_ln163      (specloopname     ) [ 000000]
neuron_state            (load             ) [ 011111]
br_ln166                (br               ) [ 000000]
WEIGHTS_addr            (getelementptr    ) [ 010010]
add_ln163               (add              ) [ 000000]
store_ln163             (store            ) [ 000000]
br_ln163                (br               ) [ 000000]
WEIGHTS_load            (load             ) [ 000000]
sext_ln168              (sext             ) [ 000000]
NEURONS_MEMBRANE_load   (load             ) [ 000000]
sext_ln168_1            (sext             ) [ 000000]
trunc_ln168             (trunc            ) [ 000000]
add_ln168               (add              ) [ 000000]
add_ln169               (add              ) [ 000000]
tmp                     (bitselect        ) [ 000000]
select_ln169            (select           ) [ 001001]
select_ln169_cast       (zext             ) [ 000000]
store_ln169             (store            ) [ 000000]
br_ln173                (br               ) [ 000000]
ret_ln0                 (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln163">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln163"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln160">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln160"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln163_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln163_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="trunc_ln">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="NEURONS_STATE">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_STATE"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="WEIGHTS">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHTS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="NEURONS_MEMBRANE">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_MEMBRANE"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="weight_index_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_index/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="trunc_ln_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="8" slack="0"/>
<pin id="58" dir="0" index="1" bw="8" slack="0"/>
<pin id="59" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="zext_ln163_1_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="14" slack="0"/>
<pin id="64" dir="0" index="1" bw="14" slack="0"/>
<pin id="65" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln163_1_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="zext_ln160_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="5" slack="0"/>
<pin id="70" dir="0" index="1" bw="5" slack="0"/>
<pin id="71" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln160_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="zext_ln163_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="14" slack="0"/>
<pin id="76" dir="0" index="1" bw="14" slack="0"/>
<pin id="77" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln163_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="NEURONS_MEMBRANE_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="8" slack="1"/>
<pin id="84" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_MEMBRANE_addr/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="NEURONS_STATE_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="8" slack="0"/>
<pin id="91" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_STATE_addr/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="neuron_state/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="WEIGHTS_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="64" slack="1"/>
<pin id="104" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHTS_addr/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="14" slack="0"/>
<pin id="109" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="WEIGHTS_load/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="1"/>
<pin id="115" dir="0" index="1" bw="16" slack="0"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="NEURONS_MEMBRANE_load/3 store_ln169/5 "/>
</bind>
</comp>

<comp id="118" class="1004" name="zext_ln163_1_cast_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="14" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln163_1_cast/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="zext_ln160_cast_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="5" slack="0"/>
<pin id="124" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="zext_ln160_cast/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="zext_ln160_cast_cast_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="5" slack="0"/>
<pin id="128" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln160_cast_cast/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="zext_ln163_cast_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="14" slack="0"/>
<pin id="132" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln163_cast/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln0_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="14" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="weight_index_1_load_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="64" slack="1"/>
<pin id="141" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_index_1/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="icmp_ln163_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="1"/>
<pin id="145" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln163/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="trunc_ln165_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="64" slack="0"/>
<pin id="149" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln165/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="add_ln165_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="0"/>
<pin id="153" dir="0" index="1" bw="6" slack="0"/>
<pin id="154" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln165/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="sub_ln165_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="0" index="1" bw="8" slack="1"/>
<pin id="160" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln165/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="zext_ln165_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln165/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="add_ln163_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="1"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln163/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln163_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="0"/>
<pin id="174" dir="0" index="1" bw="64" slack="2"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln163/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="sext_ln168_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln168/4 "/>
</bind>
</comp>

<comp id="181" class="1004" name="sext_ln168_1_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="0"/>
<pin id="183" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln168_1/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="trunc_ln168_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="16" slack="0"/>
<pin id="187" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln168/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="add_ln168_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="16" slack="0"/>
<pin id="191" dir="0" index="1" bw="8" slack="0"/>
<pin id="192" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln168/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="add_ln169_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="15" slack="0"/>
<pin id="197" dir="0" index="1" bw="8" slack="0"/>
<pin id="198" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln169/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="16" slack="0"/>
<pin id="204" dir="0" index="2" bw="5" slack="0"/>
<pin id="205" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="select_ln169_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="15" slack="0"/>
<pin id="212" dir="0" index="2" bw="15" slack="0"/>
<pin id="213" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln169/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="select_ln169_cast_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="15" slack="1"/>
<pin id="219" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln169_cast/5 "/>
</bind>
</comp>

<comp id="221" class="1005" name="weight_index_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="64" slack="0"/>
<pin id="223" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="weight_index "/>
</bind>
</comp>

<comp id="228" class="1005" name="trunc_ln_read_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="1"/>
<pin id="230" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln_read "/>
</bind>
</comp>

<comp id="233" class="1005" name="zext_ln163_1_cast_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="1"/>
<pin id="235" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln163_1_cast "/>
</bind>
</comp>

<comp id="238" class="1005" name="zext_ln160_cast_cast_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="1"/>
<pin id="240" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln160_cast_cast "/>
</bind>
</comp>

<comp id="243" class="1005" name="weight_index_1_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="64" slack="1"/>
<pin id="245" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="weight_index_1 "/>
</bind>
</comp>

<comp id="249" class="1005" name="NEURONS_MEMBRANE_addr_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="1"/>
<pin id="251" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_MEMBRANE_addr "/>
</bind>
</comp>

<comp id="254" class="1005" name="icmp_ln163_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln163 "/>
</bind>
</comp>

<comp id="258" class="1005" name="NEURONS_STATE_addr_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="1"/>
<pin id="260" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_STATE_addr "/>
</bind>
</comp>

<comp id="263" class="1005" name="neuron_state_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="1"/>
<pin id="265" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="neuron_state "/>
</bind>
</comp>

<comp id="267" class="1005" name="WEIGHTS_addr_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="14" slack="1"/>
<pin id="269" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_addr "/>
</bind>
</comp>

<comp id="272" class="1005" name="select_ln169_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="15" slack="1"/>
<pin id="274" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="select_ln169 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="14" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="18" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="20" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="18" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="22" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="8" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="87" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="121"><net_src comp="62" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="68" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="74" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="130" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="146"><net_src comp="139" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="139" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="147" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="32" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="151" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="165"><net_src comp="157" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="171"><net_src comp="44" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="176"><net_src comp="167" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="107" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="107" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="113" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="193"><net_src comp="113" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="177" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="185" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="181" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="206"><net_src comp="46" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="189" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="48" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="214"><net_src comp="201" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="50" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="195" pin="2"/><net_sink comp="209" pin=2"/></net>

<net id="220"><net_src comp="217" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="224"><net_src comp="52" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="226"><net_src comp="221" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="227"><net_src comp="221" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="231"><net_src comp="56" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="236"><net_src comp="118" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="241"><net_src comp="126" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="246"><net_src comp="139" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="248"><net_src comp="243" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="252"><net_src comp="80" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="257"><net_src comp="142" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="87" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="266"><net_src comp="94" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="100" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="275"><net_src comp="209" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="217" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: NEURONS_STATE | {}
	Port: WEIGHTS | {}
	Port: NEURONS_MEMBRANE | {5 }
 - Input state : 
	Port: output_layer_Pipeline_WEIGHTS_LOOP_4 : zext_ln163 | {1 }
	Port: output_layer_Pipeline_WEIGHTS_LOOP_4 : zext_ln160 | {1 }
	Port: output_layer_Pipeline_WEIGHTS_LOOP_4 : zext_ln163_1 | {1 }
	Port: output_layer_Pipeline_WEIGHTS_LOOP_4 : trunc_ln | {1 }
	Port: output_layer_Pipeline_WEIGHTS_LOOP_4 : NEURONS_STATE | {2 3 }
	Port: output_layer_Pipeline_WEIGHTS_LOOP_4 : WEIGHTS | {3 4 }
	Port: output_layer_Pipeline_WEIGHTS_LOOP_4 : NEURONS_MEMBRANE | {3 4 }
  - Chain level:
	State 1
		zext_ln160_cast_cast : 1
		store_ln0 : 1
	State 2
		icmp_ln163 : 1
		br_ln163 : 2
		trunc_ln165 : 1
		add_ln165 : 2
		sub_ln165 : 3
		zext_ln165 : 4
		NEURONS_STATE_addr : 5
		neuron_state : 6
	State 3
		br_ln166 : 1
		WEIGHTS_load : 1
		store_ln163 : 1
	State 4
		sext_ln168 : 1
		sext_ln168_1 : 1
		trunc_ln168 : 1
		add_ln168 : 2
		add_ln169 : 2
		tmp : 3
		select_ln169 : 4
	State 5
		store_ln169 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |       add_ln165_fu_151       |    0    |    8    |
|    add   |       add_ln163_fu_167       |    0    |    71   |
|          |       add_ln168_fu_189       |    0    |    23   |
|          |       add_ln169_fu_195       |    0    |    20   |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln163_fu_142      |    0    |    71   |
|----------|------------------------------|---------|---------|
|  select  |      select_ln169_fu_209     |    0    |    15   |
|----------|------------------------------|---------|---------|
|    sub   |       sub_ln165_fu_157       |    0    |    8    |
|----------|------------------------------|---------|---------|
|          |   trunc_ln_read_read_fu_56   |    0    |    0    |
|   read   | zext_ln163_1_read_read_fu_62 |    0    |    0    |
|          |  zext_ln160_read_read_fu_68  |    0    |    0    |
|          |  zext_ln163_read_read_fu_74  |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |   zext_ln163_1_cast_fu_118   |    0    |    0    |
|          |  zext_ln160_cast_cast_fu_126 |    0    |    0    |
|   zext   |    zext_ln163_cast_fu_130    |    0    |    0    |
|          |       zext_ln165_fu_162      |    0    |    0    |
|          |   select_ln169_cast_fu_217   |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |    zext_ln160_cast_fu_122    |    0    |    0    |
|   sext   |       sext_ln168_fu_177      |    0    |    0    |
|          |      sext_ln168_1_fu_181     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |      trunc_ln165_fu_147      |    0    |    0    |
|          |      trunc_ln168_fu_185      |    0    |    0    |
|----------|------------------------------|---------|---------|
| bitselect|          tmp_fu_201          |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   216   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|NEURONS_MEMBRANE_addr_reg_249|    8   |
|  NEURONS_STATE_addr_reg_258 |    8   |
|     WEIGHTS_addr_reg_267    |   14   |
|      icmp_ln163_reg_254     |    1   |
|     neuron_state_reg_263    |    1   |
|     select_ln169_reg_272    |   15   |
|    trunc_ln_read_reg_228    |    8   |
|    weight_index_1_reg_243   |   64   |
|     weight_index_reg_221    |   64   |
| zext_ln160_cast_cast_reg_238|   64   |
|  zext_ln163_1_cast_reg_233  |   64   |
+-----------------------------+--------+
|            Total            |   311  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_94 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_107 |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   44   ||  3.176  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   216  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   311  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   311  |   234  |
+-----------+--------+--------+--------+
