$(AXI4_LITE_UART_PATH)/submodules/common_blocks/sync_fifo/rtl/sync_fifo_with_clear.sv
$(AXI4_LITE_UART_PATH)/submodules/common_blocks/sync_fifo/rtl/sync_fifo_fwft_with_clear.sv
$(AXI4_LITE_UART_PATH)/rtl/uart_axi_lite.sv
$(AXI4_LITE_UART_PATH)/rtl/uart_baudgen.sv
$(AXI4_LITE_UART_PATH)/rtl/uart_rx.sv
$(AXI4_LITE_UART_PATH)/rtl/uart_tx.sv
$(AXI4_LITE_UART_PATH)/rtl/uart_top.sv

