[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/SignedVsUnsignedPort/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 91
LIB: work
FILE: ${SURELOG_DIR}/tests/SignedVsUnsignedPort/dut.sv
n<> u<90> t<Top_level_rule> c<1> l<2:1> el<14:1>
  n<> u<1> t<Null_rule> p<90> s<89> l<2:1> el<2:1>
  n<> u<89> t<Source_text> p<90> c<27> l<2:1> el<12:10>
    n<> u<27> t<Description> p<89> c<26> s<88> l<2:1> el<4:10>
      n<> u<26> t<Module_declaration> p<27> c<24> l<2:1> el<4:10>
        n<> u<24> t<Module_ansi_header> p<26> c<2> s<25> l<2:1> el<3:30>
          n<module> u<2> t<Module_keyword> p<24> s<3> l<2:1> el<2:7>
          n<rvdffe> u<3> t<STRING_CONST> p<24> s<4> l<2:8> el<2:14>
          n<> u<4> t<Package_import_declaration_list> p<24> s<23> l<3:4> el<3:4>
          n<> u<23> t<Port_declaration_list> p<24> c<22> l<3:4> el<3:29>
            n<> u<22> t<Ansi_port_declaration> p<23> c<20> l<3:5> el<3:28>
              n<> u<20> t<Net_port_header> p<22> c<5> s<21> l<3:5> el<3:24>
                n<> u<5> t<PortDir_Inp> p<20> s<19> l<3:5> el<3:10>
                n<> u<19> t<Net_port_type> p<20> c<18> l<3:12> el<3:24>
                  n<> u<18> t<Data_type_or_implicit> p<19> c<17> l<3:12> el<3:24>
                    n<> u<17> t<Data_type> p<18> c<6> l<3:12> el<3:24>
                      n<> u<6> t<IntVec_TypeLogic> p<17> s<16> l<3:12> el<3:17>
                      n<> u<16> t<Packed_dimension> p<17> c<15> l<3:18> el<3:24>
                        n<> u<15> t<Constant_range> p<16> c<10> l<3:19> el<3:23>
                          n<> u<10> t<Constant_expression> p<15> c<9> s<14> l<3:19> el<3:21>
                            n<> u<9> t<Constant_primary> p<10> c<8> l<3:19> el<3:21>
                              n<> u<8> t<Primary_literal> p<9> c<7> l<3:19> el<3:21>
                                n<32> u<7> t<INT_CONST> p<8> l<3:19> el<3:21>
                          n<> u<14> t<Constant_expression> p<15> c<13> l<3:22> el<3:23>
                            n<> u<13> t<Constant_primary> p<14> c<12> l<3:22> el<3:23>
                              n<> u<12> t<Primary_literal> p<13> c<11> l<3:22> el<3:23>
                                n<0> u<11> t<INT_CONST> p<12> l<3:22> el<3:23>
              n<din> u<21> t<STRING_CONST> p<22> l<3:25> el<3:28>
        n<> u<25> t<ENDMODULE> p<26> l<4:1> el<4:10>
    n<> u<88> t<Description> p<89> c<87> l<6:1> el<12:10>
      n<> u<87> t<Module_declaration> p<88> c<32> l<6:1> el<12:10>
        n<> u<32> t<Module_nonansi_header> p<87> c<28> s<56> l<6:1> el<6:15>
          n<module> u<28> t<Module_keyword> p<32> s<29> l<6:1> el<6:7>
          n<dut> u<29> t<STRING_CONST> p<32> s<30> l<6:8> el<6:11>
          n<> u<30> t<Package_import_declaration_list> p<32> s<31> l<6:12> el<6:12>
          n<> u<31> t<Port_list> p<32> l<6:12> el<6:14>
        n<> u<56> t<Module_item> p<87> c<55> s<85> l<8:4> el<8:36>
          n<> u<55> t<Non_port_module_item> p<56> c<54> l<8:4> el<8:36>
            n<> u<54> t<Module_or_generate_item> p<55> c<53> l<8:4> el<8:36>
              n<> u<53> t<Module_common_item> p<54> c<52> l<8:4> el<8:36>
                n<> u<52> t<Module_or_generate_item_declaration> p<53> c<51> l<8:4> el<8:36>
                  n<> u<51> t<Package_or_generate_item_declaration> p<52> c<50> l<8:4> el<8:36>
                    n<> u<50> t<Data_declaration> p<51> c<49> l<8:4> el<8:36>
                      n<> u<49> t<Variable_declaration> p<50> c<45> l<8:4> el<8:36>
                        n<> u<45> t<Data_type> p<49> c<33> s<48> l<8:4> el<8:23>
                          n<> u<33> t<IntVec_TypeLogic> p<45> s<34> l<8:4> el<8:9>
                          n<> u<34> t<Signing_Signed> p<45> s<44> l<8:10> el<8:16>
                          n<> u<44> t<Packed_dimension> p<45> c<43> l<8:17> el<8:23>
                            n<> u<43> t<Constant_range> p<44> c<38> l<8:18> el<8:22>
                              n<> u<38> t<Constant_expression> p<43> c<37> s<42> l<8:18> el<8:20>
                                n<> u<37> t<Constant_primary> p<38> c<36> l<8:18> el<8:20>
                                  n<> u<36> t<Primary_literal> p<37> c<35> l<8:18> el<8:20>
                                    n<32> u<35> t<INT_CONST> p<36> l<8:18> el<8:20>
                              n<> u<42> t<Constant_expression> p<43> c<41> l<8:21> el<8:22>
                                n<> u<41> t<Constant_primary> p<42> c<40> l<8:21> el<8:22>
                                  n<> u<40> t<Primary_literal> p<41> c<39> l<8:21> el<8:22>
                                    n<0> u<39> t<INT_CONST> p<40> l<8:21> el<8:22>
                        n<> u<48> t<Variable_decl_assignment_list> p<49> c<47> l<8:25> el<8:35>
                          n<> u<47> t<Variable_decl_assignment> p<48> c<46> l<8:25> el<8:35>
                            n<rs2_ext_in> u<46> t<STRING_CONST> p<47> l<8:25> el<8:35>
        n<> u<85> t<Module_item> p<87> c<84> s<86> l<10:4> el<10:55>
          n<> u<84> t<Non_port_module_item> p<85> c<83> l<10:4> el<10:55>
            n<> u<83> t<Module_or_generate_item> p<84> c<82> l<10:4> el<10:55>
              n<> u<82> t<Module_instantiation> p<83> c<57> l<10:4> el<10:55>
                n<rvdffe> u<57> t<STRING_CONST> p<82> s<81> l<10:4> el<10:10>
                n<> u<81> t<Hierarchical_instance> p<82> c<59> l<10:12> el<10:54>
                  n<> u<59> t<Name_of_instance> p<81> c<58> s<80> l<10:12> el<10:20>
                    n<i_b_x_ff> u<58> t<STRING_CONST> p<59> l<10:12> el<10:20>
                  n<> u<80> t<Port_connection_list> p<81> c<79> l<10:30> el<10:53>
                    n<> u<79> t<Named_port_connection> p<80> c<60> l<10:30> el<10:53>
                      n<din> u<60> t<STRING_CONST> p<79> s<77> l<10:31> el<10:34>
                      n<> u<77> t<OPEN_PARENS> p<79> s<76> l<10:34> el<10:35>
                      n<> u<76> t<Expression> p<79> c<75> s<78> l<10:35> el<10:51>
                        n<> u<75> t<Primary> p<76> c<74> l<10:35> el<10:51>
                          n<> u<74> t<Complex_func_call> p<75> c<61> l<10:35> el<10:51>
                            n<rs2_ext_in> u<61> t<STRING_CONST> p<74> s<73> l<10:35> el<10:45>
                            n<> u<73> t<Select> p<74> c<62> l<10:45> el<10:51>
                              n<> u<62> t<Bit_select> p<73> s<72> l<10:45> el<10:45>
                              n<> u<72> t<Part_select_range> p<73> c<71> l<10:46> el<10:50>
                                n<> u<71> t<Constant_range> p<72> c<66> l<10:46> el<10:50>
                                  n<> u<66> t<Constant_expression> p<71> c<65> s<70> l<10:46> el<10:48>
                                    n<> u<65> t<Constant_primary> p<66> c<64> l<10:46> el<10:48>
                                      n<> u<64> t<Primary_literal> p<65> c<63> l<10:46> el<10:48>
                                        n<32> u<63> t<INT_CONST> p<64> l<10:46> el<10:48>
                                  n<> u<70> t<Constant_expression> p<71> c<69> l<10:49> el<10:50>
                                    n<> u<69> t<Constant_primary> p<70> c<68> l<10:49> el<10:50>
                                      n<> u<68> t<Primary_literal> p<69> c<67> l<10:49> el<10:50>
                                        n<0> u<67> t<INT_CONST> p<68> l<10:49> el<10:50>
                      n<> u<78> t<CLOSE_PARENS> p<79> l<10:52> el<10:53>
        n<> u<86> t<ENDMODULE> p<87> l<12:1> el<12:10>
AST_DEBUG_END
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/SignedVsUnsignedPort/dut.sv:6:1: Compile module "work@dut".
[INF:CP0303] ${SURELOG_DIR}/tests/SignedVsUnsignedPort/dut.sv:2:1: Compile module "work@rvdffe".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               4
Design                                                 1
LogicNet                                               2
LogicTypespec                                          3
Module                                                 2
ModuleTypespec                                         1
PartSelect                                             1
Port                                                   2
Range                                                  1
RefModule                                              1
RefTypespec                                            3
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/SignedVsUnsignedPort/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/SignedVsUnsignedPort/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/SignedVsUnsignedPort/dut.sv, line:6:1, endln:12:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@dut
  |vpiTypedef:
  \_ModuleTypespec: (rvdffe)
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/SignedVsUnsignedPort/dut.sv, line:6:1, endln:12:10
    |vpiName:rvdffe
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/SignedVsUnsignedPort/dut.sv, line:6:1, endln:12:10
    |vpiRange:
    \_Range: , line:8:17, endln:8:23
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:8:18, endln:8:20
        |vpiParent:
        \_Range: , line:8:17, endln:8:23
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:8:21, endln:8:22
        |vpiParent:
        \_Range: , line:8:17, endln:8:23
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiSigned:1
  |vpiImportTypespec:
  \_ModuleTypespec: (rvdffe)
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@dut.rs2_ext_in), line:8:25, endln:8:35
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/SignedVsUnsignedPort/dut.sv, line:6:1, endln:12:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.rs2_ext_in), line:8:4, endln:8:23
      |vpiParent:
      \_LogicNet: (work@dut.rs2_ext_in), line:8:25, endln:8:35
      |vpiFullName:work@dut.rs2_ext_in
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:rs2_ext_in
    |vpiFullName:work@dut.rs2_ext_in
    |vpiNetType:36
    |vpiSigned:1
  |vpiDefName:work@dut
  |vpiNet:
  \_LogicNet: (work@dut.rs2_ext_in), line:8:25, endln:8:35
  |vpiRefModule:
  \_RefModule: work@rvdffe (i_b_x_ff), line:10:4, endln:10:10
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/SignedVsUnsignedPort/dut.sv, line:6:1, endln:12:10
    |vpiName:i_b_x_ff
    |vpiDefName:work@rvdffe
    |vpiActual:
    \_Module: work@rvdffe (work@rvdffe), file:${SURELOG_DIR}/tests/SignedVsUnsignedPort/dut.sv, line:2:1, endln:4:10
    |vpiPort:
    \_Port: (din), line:10:31, endln:10:34
      |vpiParent:
      \_RefModule: work@rvdffe (i_b_x_ff), line:10:4, endln:10:10
      |vpiName:din
      |vpiHighConn:
      \_PartSelect: rs2_ext_in (work@dut.i_b_x_ff.din.rs2_ext_in), line:10:35, endln:10:51
        |vpiParent:
        \_Port: (din), line:10:31, endln:10:34
        |vpiName:rs2_ext_in
        |vpiFullName:work@dut.i_b_x_ff.din.rs2_ext_in
        |vpiDefName:rs2_ext_in
        |vpiActual:
        \_LogicNet: (work@dut.rs2_ext_in), line:8:25, endln:8:35
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_Constant: , line:10:46, endln:10:48
          |vpiParent:
          \_PartSelect: rs2_ext_in (work@dut.i_b_x_ff.din.rs2_ext_in), line:10:35, endln:10:51
          |vpiDecompile:32
          |vpiSize:64
          |UINT:32
          |vpiConstType:9
        |vpiRightRange:
        \_Constant: , line:10:49, endln:10:50
          |vpiParent:
          \_PartSelect: rs2_ext_in (work@dut.i_b_x_ff.din.rs2_ext_in), line:10:35, endln:10:51
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
|vpiAllModules:
\_Module: work@rvdffe (work@rvdffe), file:${SURELOG_DIR}/tests/SignedVsUnsignedPort/dut.sv, line:2:1, endln:4:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@rvdffe
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@rvdffe (work@rvdffe), file:${SURELOG_DIR}/tests/SignedVsUnsignedPort/dut.sv, line:2:1, endln:4:10
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@rvdffe (work@rvdffe), file:${SURELOG_DIR}/tests/SignedVsUnsignedPort/dut.sv, line:2:1, endln:4:10
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@rvdffe.din), line:3:25, endln:3:28
    |vpiParent:
    \_Module: work@rvdffe (work@rvdffe), file:${SURELOG_DIR}/tests/SignedVsUnsignedPort/dut.sv, line:2:1, endln:4:10
    |vpiTypespec:
    \_RefTypespec: (work@rvdffe.din), line:3:12, endln:3:17
      |vpiParent:
      \_LogicNet: (work@rvdffe.din), line:3:25, endln:3:28
      |vpiFullName:work@rvdffe.din
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:din
    |vpiFullName:work@rvdffe.din
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiDefName:work@rvdffe
  |vpiNet:
  \_LogicNet: (work@rvdffe.din), line:3:25, endln:3:28
  |vpiPort:
  \_Port: (din), line:3:25, endln:3:28
    |vpiParent:
    \_Module: work@rvdffe (work@rvdffe), file:${SURELOG_DIR}/tests/SignedVsUnsignedPort/dut.sv, line:2:1, endln:4:10
    |vpiName:din
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@rvdffe.din), line:3:12, endln:3:17
      |vpiParent:
      \_Port: (din), line:3:25, endln:3:28
      |vpiFullName:work@rvdffe.din
      |vpiActual:
      \_LogicTypespec: 
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
