
Teste Case # 1 0
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 7 1 9 inputs/input/inp.58 outputs/t1 
	Input Size: 0
	Output Size: 0
	Stderr Size: 0
	Input:

	Output:

	Stderr:

Travessed blocks:

Teste Case # 2 1
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 4 8 8 inputs/input/inp.18 outputs/t3 
	Input Size: 0
	Output Size: 62
	Stderr Size: 0
	Input:

	Output:
1 2 3 4 5 6 7 21 0 8 9 10 11 12 13 14 15 16 17 18 19 20 22 23 
	Stderr:

Travessed blocks:

Teste Case # 3 2
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 11
	Return Code: 0
	Parameters: 10 0 2 inputs/input/inp.51 outputs/t4 
	Input Size: 0
	Output Size: 32
	Stderr Size: 0
	Input:

	Output:
1 2 3 12 0 4 5 6 7 8 9 10 11 13 
	Stderr:

Travessed blocks:

Teste Case # 4 3
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 11
	Return Code: 0
	Parameters: 8 3 2 inputs/input/inp.99 outputs/t5 
	Input Size: 0
	Output Size: 29
	Stderr Size: 0
	Input:

	Output:
0 3 1 2 4 5 6 7 8 9 10 11 12 
	Stderr:

Travessed blocks:

Teste Case # 5 4
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 7 10 5 inputs/input/inp.84 outputs/t6 
	Input Size: 0
	Output Size: 80
	Stderr Size: 0
	Input:

	Output:
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 27 28 26 29 
	Stderr:

Travessed blocks:

Teste Case # 6 5
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 4 0 6 inputs/input/inp.20 outputs/t7 
	Input Size: 0
	Output Size: 56
	Stderr Size: 0
	Input:

	Output:
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 17 16 15 18 19 20 21 
	Stderr:

Travessed blocks:

Teste Case # 7 6
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 3 7 4 inputs/input/inp.28 outputs/t8 
	Input Size: 0
	Output Size: 44
	Stderr Size: 0
	Input:

	Output:
2 1 3 0 4 5 6 7 8 9 10 13 11 12 14 15 16 17 
	Stderr:

Travessed blocks:

Teste Case # 8 7
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 7 9 8 inputs/input/inp.14 outputs/t11 
	Input Size: 0
	Output Size: 77
	Stderr Size: 0
	Input:

	Output:
1 3 5 6 7 0 13 2 25 10 8 9 11 12 14 15 16 20 17 18 19 21 22 23 24 26 27 4 28 
	Stderr:

Travessed blocks:

Teste Case # 9 8
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 8 9 0 inputs/input/inp.34 outputs/t12 
	Input Size: 0
	Output Size: 59
	Stderr Size: 0
	Input:

	Output:
18 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 19 20 22 23 
	Stderr:

Travessed blocks:

Teste Case # 10 9
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 11
	Return Code: 0
	Parameters: 8 3 9 inputs/input/inp.56 outputs/t16 
	Input Size: 0
	Output Size: 95
	Stderr Size: 0
	Input:

	Output:
2 3 4 5 6 7 8 11 0 1 9 10 12 13 14 15 16 17 18 19 20 24 23 22 25 26 21 28 27 29 30 31 32 33 34 
	Stderr:

Travessed blocks:

Teste Case # 11 10
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 11
	Return Code: 0
	Parameters: 7 4 2 inputs/input/inp.12 outputs/t17 
	Input Size: 0
	Output Size: 95
	Stderr Size: 0
	Input:

	Output:
1 2 3 4 5 10 6 7 8 9 11 12 13 14 0 15 16 17 18 19 23 22 21 24 25 20 26 27 28 29 31 32 33 30 34 
	Stderr:

Travessed blocks:

Teste Case # 12 11
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 0 4 1 inputs/input/inp.75 outputs/t19 
	Input Size: 0
	Output Size: 16
	Stderr Size: 0
	Input:

	Output:
0 1 2 3 4 6 5 7 
	Stderr:

Travessed blocks:

Teste Case # 13 12
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 3 7 3 inputs/input/inp.32 outputs/t26 
	Input Size: 0
	Output Size: 6
	Stderr Size: 0
	Input:

	Output:
1 2 3 
	Stderr:

Travessed blocks:

Teste Case # 14 13
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 4 6 2 inputs/input/inp.97 outputs/t31 
	Input Size: 0
	Output Size: 56
	Stderr Size: 0
	Input:

	Output:
0 2 3 1 13 7 12 5 4 8 6 9 10 11 14 15 16 17 18 19 20 21 
	Stderr:

Travessed blocks:

Teste Case # 15 14
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 0 2 2 inputs/input/inp.97 outputs/t46 
	Input Size: 0
	Output Size: 32
	Stderr Size: 0
	Input:

	Output:
0 2 3 1 5 4 6 7 8 9 10 11 12 13 
	Stderr:

Travessed blocks:

Teste Case # 16 15
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 2 0 1 inputs/input/inp.3 outputs/t94 
	Input Size: 0
	Output Size: 10
	Stderr Size: 0
	Input:

	Output:
2 0 3 5 6 
	Stderr:

Travessed blocks:

Teste Case # 17 16
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 11
	Return Code: 0
	Parameters: 0 0 0 inputs/input/tc.1 outputs/t301 
	Input Size: 0
	Output Size: 0
	Stderr Size: 0
	Input:

	Output:

	Stderr:

Travessed blocks:

Teste Case # 18 17
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 11
	Return Code: 0
	Parameters: 0 0 0 inputs/input/tc.6 outputs/t306 
	Input Size: 0
	Output Size: 2
	Stderr Size: 0
	Input:

	Output:
0 
	Stderr:

Travessed blocks:

Teste Case # 19 18
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 0 0 0 inputs/input/tc.30 outputs/t330 
	Input Size: 0
	Output Size: 0
	Stderr Size: 0
	Input:

	Output:

	Stderr:

Travessed blocks:

Teste Case # 20 19
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 1 1 1 inputs/input/dat014 outputs/t615 
	Input Size: 0
	Output Size: 53
	Stderr Size: 0
	Input:

	Output:
0 1 2 3 5 11 7 8 9 6 10 13 16 15 20 21 12 17 4 14 19 
	Stderr:

Travessed blocks:

Teste Case # 21 20
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 2 5 1 inputs/input/dat028 outputs/t629 
	Input Size: 0
	Output Size: 24
	Stderr Size: 0
	Input:

	Output:
2 4 5 7 3 6 8 1 9 11 10 
	Stderr:

Travessed blocks:

Teste Case # 22 21
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 0 1 1 inputs/input/dat049 outputs/t650 
	Input Size: 0
	Output Size: 10
	Stderr Size: 0
	Input:

	Output:
0 3 1 2 5 
	Stderr:

Travessed blocks:

Teste Case # 23 22
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 4 4 2 inputs/input/dat052 outputs/t653 
	Input Size: 0
	Output Size: 47
	Stderr Size: 0
	Input:

	Output:
1 0 2 3 4 5 6 7 8 9 11 10 12 13 15 16 14 18 17 
	Stderr:

Travessed blocks:

Teste Case # 24 23
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 11
	Return Code: 0
	Parameters: 3 5 5 inputs/input/dat109 outputs/t710 
	Input Size: 0
	Output Size: 54
	Stderr Size: 0
	Input:

	Output:
1 3 2 18 4 16 0 17 20 7 15 8 6 9 14 10 19 12 11 22 23 
	Stderr:

Travessed blocks:

Teste Case # 25 24
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 11
	Return Code: 0
	Parameters: 1 1 1 inputs/input/ad.1 outputs/t1401 
	Input Size: 0
	Output Size: 20
	Stderr Size: 0
	Input:

	Output:
** invalid priority

	Stderr:

Travessed blocks:

Teste Case # 26 25
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 2 5 6 inputs/input/adt.55 outputs/t1522 
	Input Size: 0
	Output Size: 20
	Stderr Size: 0
	Input:

	Output:
** invalid priority

	Stderr:

Travessed blocks:

Teste Case # 27 26
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 7 1 9 inputs/input/inp.hf.1 outputs/t1557 
	Input Size: 0
	Output Size: 61
	Stderr Size: 0
	Input:

	Output:
0 1 2 3 4 5 6 7 8 9 12 10 11 13 14 15 16 ** invalid priority

	Stderr:

Travessed blocks:

Teste Case # 28 27
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 10 0 2 inputs/input/inp.hf.4 outputs/t1560 
	Input Size: 0
	Output Size: 20
	Stderr Size: 0
	Input:

	Output:
** invalid priority

	Stderr:

Travessed blocks:

Teste Case # 29 28
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 7 10 5 inputs/input/inp.hf.6 outputs/t1562 
	Input Size: 0
	Output Size: 50
	Stderr Size: 0
	Input:

	Output:
2 1 3 6 7 8 9 10 11 12 13 14 20 15 16 17 18 19 21 
	Stderr:

Travessed blocks:

Teste Case # 30 29
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 3 7 4 inputs/input/inp.hf.8 outputs/t1564 
	Input Size: 0
	Output Size: 55
	Stderr Size: 0
	Input:

	Output:
0 1 2 3 4 5 6 7 8 9 10 14 11 12 13 ** invalid priority

	Stderr:

Travessed blocks:

Teste Case # 31 30
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 3 5 9 inputs/input/add.316 outputs/t1769 
	Input Size: 0
	Output Size: 20
	Stderr Size: 0
	Input:

	Output:
** invalid priority

	Stderr:

Travessed blocks:

Teste Case # 32 31
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 6 5 6 inputs/input/lu68 outputs/t1934 
	Input Size: 0
	Output Size: 63
	Stderr Size: 0
	Input:

	Output:
3 2 17 11 10 6 7 8 9 16 12 13 14 15 1 18 19 4 20 5 24 22 21 23 
	Stderr:

Travessed blocks:

Teste Case # 33 32
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 1 4 2 inputs/input/bdt.35 outputs/t2368 
	Input Size: 0
	Output Size: 20
	Stderr Size: 0
	Input:

	Output:
** invalid priority

	Stderr:

Travessed blocks:

Teste Case # 34 33
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 11
	Return Code: 0
	Parameters: 4 8 8 inputs/input/bdt.18 outputs/t2369 
	Input Size: 0
	Output Size: 20
	Stderr Size: 0
	Input:

	Output:
** invalid priority

	Stderr:

Travessed blocks:

Teste Case # 35 34
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 2 7 7 inputs/input/bdt.77 outputs/t2389 
	Input Size: 0
	Output Size: 20
	Stderr Size: 0
	Input:

	Output:
** invalid priority

	Stderr:

Travessed blocks:

Teste Case # 36 35
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 10 8 3 inputs/input/ft.25 outputs/t2475 
	Input Size: 0
	Output Size: 0
	Stderr Size: 0
	Input:

	Output:

	Stderr:

Travessed blocks:

Teste Case # 37 36
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 2 7 3 inputs/input/ft.11 outputs/t2498 
	Input Size: 0
	Output Size: 20
	Stderr Size: 0
	Input:

	Output:
** invalid priority

	Stderr:

Travessed blocks:

Teste Case # 38 37
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 11
	Return Code: 0
	Parameters: - 1 3 3 3 inputs/dela01 
	Input Size: 0
	Output Size: 26
	Stderr Size: 0
	Input:

	Output:
0 Remaining processes: 12

	Stderr:

Travessed blocks:

Teste Case # 39 38
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 3 3 3 inputs/dela03 
	Input Size: 0
	Output Size: 18
	Stderr Size: 0
	Input:

	Output:
0 1 2 3 4 5 6 7 8 
	Stderr:

Travessed blocks:

Teste Case # 40 39
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 7 7 7 inputs/dela03 
	Input Size: 0
	Output Size: 53
	Stderr Size: 0
	Input:

	Output:
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 
	Stderr:

Travessed blocks:

Teste Case # 41 40
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 7 7 7 inputs/dela04 
	Input Size: 0
	Output Size: 49
	Stderr Size: 0
	Input:

	Output:
3 4 5 6 0 7 8 9 10 11 12 13 14 15 16 17 18 19 20 
	Stderr:

Travessed blocks:

Teste Case # 42 41
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 7 7 7 inputs/dela05 
	Input Size: 0
	Output Size: 41
	Stderr Size: 0
	Input:

	Output:
0 7 8 9 10 11 12 13 14 15 16 17 18 19 20 
	Stderr:

Travessed blocks:

Teste Case # 43 42
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: - 2 3 3 3 inputs/input/inp.99 
	Input Size: 0
	Output Size: 82
	Stderr Size: 0
	Input:

	Output:
2 0 4 1 3 5 6 7 8 Remaining processes: 3
2 0 4 1 3 5 6 7 8 Remaining processes: 3

	Stderr:

Travessed blocks:

Teste Case # 44 43
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 3 3 3 inputs/dela06 
	Input Size: 0
	Output Size: 0
	Stderr Size: 0
	Input:

	Output:

	Stderr:

Travessed blocks:
