// Seed: 239279639
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    output wand id_2,
    output tri0 id_3,
    input tri0 id_4,
    output tri1 id_5,
    input tri0 id_6,
    input uwire id_7,
    input supply1 id_8,
    input wand id_9,
    input tri0 id_10,
    input wire id_11,
    output supply0 id_12,
    input uwire id_13
);
  wire id_15;
  wire id_16;
endmodule
module module_1 (
    inout wor id_0
    , id_24,
    input tri0 id_1,
    input tri0 id_2,
    input uwire id_3,
    output tri0 id_4,
    output wand id_5,
    output tri id_6,
    input uwire id_7,
    input tri1 id_8#(
        .id_25(1),
        .id_26(1'b0),
        .id_27(1)
    ),
    output supply0 id_9,
    output wire id_10,
    output wand id_11,
    output supply0 id_12,
    output supply1 id_13,
    output uwire id_14,
    input wand id_15,
    input wor id_16,
    input tri0 id_17,
    output wire id_18,
    output supply0 id_19,
    input uwire id_20,
    input wand id_21,
    output supply0 id_22
);
  assign id_24 = "";
  xnor (id_18, id_15, id_21, id_8, id_3, id_24, id_26, id_20, id_27, id_0, id_17);
  module_0(
      id_20, id_16, id_10, id_11, id_17, id_19, id_16, id_3, id_15, id_7, id_17, id_1, id_4, id_2
  );
endmodule
