-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2.1 (64-bit)
-- Version: 2021.2.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ldpcDec_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    sub_ln232_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    l_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    l_ce0 : OUT STD_LOGIC;
    l_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    sub_ln232 : IN STD_LOGIC_VECTOR (14 downto 0);
    blk_i_s2c_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    blk_i_s2c_ce0 : OUT STD_LOGIC;
    blk_i_s2c_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    sub_ln524 : IN STD_LOGIC_VECTOR (14 downto 0);
    blk_i_c2s_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    blk_i_c2s_ce0 : OUT STD_LOGIC;
    blk_i_c2s_we0 : OUT STD_LOGIC;
    blk_i_c2s_d0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    sub_ln507 : IN STD_LOGIC_VECTOR (16 downto 0);
    c_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    c_ce0 : OUT STD_LOGIC;
    c_we0 : OUT STD_LOGIC;
    c_d0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    c_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    c_address1 : OUT STD_LOGIC_VECTOR (16 downto 0);
    c_ce1 : OUT STD_LOGIC;
    c_we1 : OUT STD_LOGIC;
    c_d1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    c_q1 : IN STD_LOGIC_VECTOR (5 downto 0);
    sub_ln508 : IN STD_LOGIC_VECTOR (16 downto 0);
    sub_ln509 : IN STD_LOGIC_VECTOR (16 downto 0) );
end;


architecture behav of ldpcDec_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_A0 : STD_LOGIC_VECTOR (7 downto 0) := "10100000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv9_1F : STD_LOGIC_VECTOR (8 downto 0) := "000011111";
    constant ap_const_lv9_1E0 : STD_LOGIC_VECTOR (8 downto 0) := "111100000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv8_1F : STD_LOGIC_VECTOR (7 downto 0) := "00011111";
    constant ap_const_lv8_E0 : STD_LOGIC_VECTOR (7 downto 0) := "11100000";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state6_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal icmp_ln504_reg_515 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage2 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal icmp_ln504_fu_196_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal add_ln524_fu_242_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln524_reg_529 : STD_LOGIC_VECTOR (14 downto 0);
    signal c_addr_reg_534 : STD_LOGIC_VECTOR (16 downto 0);
    signal c_addr_1_reg_539 : STD_LOGIC_VECTOR (16 downto 0);
    signal c_addr_1_reg_539_pp0_iter1_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln509_fu_270_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln509_reg_544 : STD_LOGIC_VECTOR (16 downto 0);
    signal c_addr_2_reg_549 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state5_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal c_addr_2_reg_549_pp0_iter1_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal rhs_9_reg_555 : STD_LOGIC_VECTOR (5 downto 0);
    signal rhs_10_reg_562 : STD_LOGIC_VECTOR (5 downto 0);
    signal lhs_reg_569 : STD_LOGIC_VECTOR (5 downto 0);
    signal rhs_reg_575 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln70_6_fu_462_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln70_6_reg_582 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal select_ln70_7_fu_474_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln70_7_reg_587 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal zext_ln232_7_fu_226_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln232_8_fu_237_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln507_fu_254_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln508_fu_265_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln509_fu_281_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal zext_ln524_fu_285_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal i_fu_76 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln504_fu_202_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_11 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln232_6_fu_216_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_fu_220_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln232_5_fu_212_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln232_1_fu_231_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln232_fu_208_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln507_fu_248_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln508_fu_259_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln232_29_fu_292_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln232_fu_289_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal ret_fu_295_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln232_30_fu_301_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln232_31_fu_305_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_10_fu_308_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1540_fu_314_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_11_fu_317_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1540_2_fu_327_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln1540_1_fu_323_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1540_2_fu_327_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_12_fu_331_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln70_fu_337_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln70_32_fu_340_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_fu_346_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1080_fu_356_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln515_fu_362_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln70_4_fu_376_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln70_33_fu_379_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_33_fu_385_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1080_8_fu_395_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln515_1_fu_401_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_34_fu_415_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1080_9_fu_425_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln515_2_fu_431_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1072_fu_370_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln70_fu_445_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln1072_1_fu_409_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln70_8_fu_458_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln1072_2_fu_439_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln70_9_fu_470_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln70_34_fu_486_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln70_34_fu_486_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln70_35_fu_491_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln70_33_fu_482_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln70_fu_496_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component ldpcDec_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component ldpcDec_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage2,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage2)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    i_fu_76_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln504_fu_196_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_fu_76 <= add_ln504_fu_202_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_76 <= ap_const_lv8_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln504_fu_196_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln509_reg_544 <= add_ln509_fu_270_p2;
                add_ln524_reg_529 <= add_ln524_fu_242_p2;
                c_addr_1_reg_539 <= zext_ln508_fu_265_p1(17 - 1 downto 0);
                c_addr_reg_534 <= zext_ln507_fu_254_p1(17 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                c_addr_1_reg_539_pp0_iter1_reg <= c_addr_1_reg_539;
                icmp_ln504_reg_515 <= icmp_ln504_fu_196_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln504_reg_515 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                c_addr_2_reg_549 <= zext_ln509_fu_281_p1(17 - 1 downto 0);
                lhs_reg_569 <= l_q0;
                rhs_reg_575 <= blk_i_s2c_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                c_addr_2_reg_549_pp0_iter1_reg <= c_addr_2_reg_549;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln504_reg_515 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                rhs_10_reg_562 <= c_q0;
                rhs_9_reg_555 <= c_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln504_reg_515 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                select_ln70_6_reg_582 <= select_ln70_6_fu_462_p3;
                select_ln70_7_reg_587 <= select_ln70_7_fu_474_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage2_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to1, ap_block_pp0_stage1_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    add_ln232_1_fu_231_p2 <= std_logic_vector(unsigned(sub_ln232) + unsigned(zext_ln232_5_fu_212_p1));
    add_ln232_fu_220_p2 <= std_logic_vector(unsigned(sub_ln232_1) + unsigned(zext_ln232_6_fu_216_p1));
    add_ln504_fu_202_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_11) + unsigned(ap_const_lv8_1));
    add_ln507_fu_248_p2 <= std_logic_vector(unsigned(sub_ln507) + unsigned(zext_ln232_fu_208_p1));
    add_ln508_fu_259_p2 <= std_logic_vector(unsigned(sub_ln508) + unsigned(zext_ln232_fu_208_p1));
    add_ln509_fu_270_p2 <= std_logic_vector(unsigned(sub_ln509) + unsigned(zext_ln232_fu_208_p1));
    add_ln524_fu_242_p2 <= std_logic_vector(unsigned(sub_ln524) + unsigned(zext_ln232_5_fu_212_p1));
    add_ln70_33_fu_482_p2 <= std_logic_vector(signed(rhs_reg_575) + signed(lhs_reg_569));
    add_ln70_34_fu_486_p1 <= c_q1;
    add_ln70_34_fu_486_p2 <= std_logic_vector(signed(rhs_10_reg_562) + signed(add_ln70_34_fu_486_p1));
    add_ln70_35_fu_491_p2 <= std_logic_vector(unsigned(add_ln70_34_fu_486_p2) + unsigned(rhs_9_reg_555));
    add_ln70_fu_496_p2 <= std_logic_vector(unsigned(add_ln70_35_fu_491_p2) + unsigned(add_ln70_33_fu_482_p2));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage2_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone, icmp_ln504_reg_515)
    begin
        if (((icmp_ln504_reg_515 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_condition_exit_pp0_iter0_stage2 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage2;

    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_11_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_fu_76, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_i_11 <= ap_const_lv8_0;
        else 
            ap_sig_allocacmp_i_11 <= i_fu_76;
        end if; 
    end process;

    blk_i_c2s_address0 <= zext_ln524_fu_285_p1(15 - 1 downto 0);

    blk_i_c2s_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            blk_i_c2s_ce0 <= ap_const_logic_1;
        else 
            blk_i_c2s_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    blk_i_c2s_d0 <= std_logic_vector(unsigned(add_ln70_fu_496_p2) - unsigned(rhs_reg_575));

    blk_i_c2s_we0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, icmp_ln504_reg_515, ap_block_pp0_stage2_11001)
    begin
        if (((icmp_ln504_reg_515 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            blk_i_c2s_we0 <= ap_const_logic_1;
        else 
            blk_i_c2s_we0 <= ap_const_logic_0;
        end if; 
    end process;

    blk_i_s2c_address0 <= zext_ln232_8_fu_237_p1(15 - 1 downto 0);

    blk_i_s2c_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            blk_i_s2c_ce0 <= ap_const_logic_1;
        else 
            blk_i_s2c_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    c_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, c_addr_1_reg_539_pp0_iter1_reg, ap_CS_fsm_pp0_stage1, c_addr_2_reg_549_pp0_iter1_reg, ap_block_pp0_stage0, zext_ln508_fu_265_p1, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            c_address0 <= c_addr_2_reg_549_pp0_iter1_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            c_address0 <= c_addr_1_reg_539_pp0_iter1_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            c_address0 <= zext_ln508_fu_265_p1(17 - 1 downto 0);
        else 
            c_address0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    c_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, c_addr_reg_534, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, zext_ln507_fu_254_p1, zext_ln509_fu_281_p1, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                c_address1 <= c_addr_reg_534;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                c_address1 <= zext_ln509_fu_281_p1(17 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                c_address1 <= zext_ln507_fu_254_p1(17 - 1 downto 0);
            else 
                c_address1 <= "XXXXXXXXXXXXXXXXX";
            end if;
        else 
            c_address1 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    c_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            c_ce0 <= ap_const_logic_1;
        else 
            c_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    c_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            c_ce1 <= ap_const_logic_1;
        else 
            c_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    c_d0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, select_ln70_6_reg_582, select_ln70_7_reg_587, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                c_d0 <= select_ln70_7_reg_587;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                c_d0 <= select_ln70_6_reg_582;
            else 
                c_d0 <= "XXXXXX";
            end if;
        else 
            c_d0 <= "XXXXXX";
        end if; 
    end process;

    c_d1 <= 
        ap_const_lv6_20 when (icmp_ln1072_fu_370_p2(0) = '1') else 
        trunc_ln70_fu_445_p1;

    c_we0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            c_we0 <= ap_const_logic_1;
        else 
            c_we0 <= ap_const_logic_0;
        end if; 
    end process;


    c_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, icmp_ln504_reg_515, ap_block_pp0_stage2_11001)
    begin
        if (((icmp_ln504_reg_515 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            c_we1 <= ap_const_logic_1;
        else 
            c_we1 <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln1072_1_fu_409_p2 <= "1" when (signed(select_ln515_1_fu_401_p3) < signed(ap_const_lv9_1E0)) else "0";
    icmp_ln1072_2_fu_439_p2 <= "1" when (signed(select_ln515_2_fu_431_p3) < signed(ap_const_lv8_E0)) else "0";
    icmp_ln1072_fu_370_p2 <= "1" when (signed(select_ln515_fu_362_p3) < signed(ap_const_lv9_1E0)) else "0";
    icmp_ln1080_8_fu_395_p2 <= "1" when (signed(tmp_33_fu_385_p4) > signed(ap_const_lv4_0)) else "0";
    icmp_ln1080_9_fu_425_p2 <= "1" when (signed(tmp_34_fu_415_p4) > signed(ap_const_lv3_0)) else "0";
    icmp_ln1080_fu_356_p2 <= "1" when (signed(tmp_fu_346_p4) > signed(ap_const_lv4_0)) else "0";
    icmp_ln504_fu_196_p2 <= "1" when (ap_sig_allocacmp_i_11 = ap_const_lv8_A0) else "0";
    l_address0 <= zext_ln232_7_fu_226_p1(16 - 1 downto 0);

    l_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            l_ce0 <= ap_const_logic_1;
        else 
            l_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    ret_10_fu_308_p2 <= std_logic_vector(signed(sext_ln232_30_fu_301_p1) + signed(sext_ln232_31_fu_305_p1));
    ret_11_fu_317_p2 <= std_logic_vector(unsigned(ret_10_fu_308_p2) + unsigned(sext_ln1540_fu_314_p1));
    ret_12_fu_331_p2 <= std_logic_vector(signed(sext_ln1540_1_fu_323_p1) + signed(sext_ln1540_2_fu_327_p1));
    ret_fu_295_p2 <= std_logic_vector(signed(sext_ln232_29_fu_292_p1) + signed(sext_ln232_fu_289_p1));
    select_ln515_1_fu_401_p3 <= 
        ap_const_lv9_1F when (icmp_ln1080_8_fu_395_p2(0) = '1') else 
        sub_ln70_33_fu_379_p2;
    select_ln515_2_fu_431_p3 <= 
        ap_const_lv8_1F when (icmp_ln1080_9_fu_425_p2(0) = '1') else 
        ret_11_fu_317_p2;
    select_ln515_fu_362_p3 <= 
        ap_const_lv9_1F when (icmp_ln1080_fu_356_p2(0) = '1') else 
        sub_ln70_32_fu_340_p2;
    select_ln70_6_fu_462_p3 <= 
        ap_const_lv6_20 when (icmp_ln1072_1_fu_409_p2(0) = '1') else 
        trunc_ln70_8_fu_458_p1;
    select_ln70_7_fu_474_p3 <= 
        ap_const_lv6_20 when (icmp_ln1072_2_fu_439_p2(0) = '1') else 
        trunc_ln70_9_fu_470_p1;
        sext_ln1540_1_fu_323_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_11_fu_317_p2),9));

    sext_ln1540_2_fu_327_p0 <= c_q1;
        sext_ln1540_2_fu_327_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1540_2_fu_327_p0),9));

        sext_ln1540_fu_314_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_10_reg_562),8));

        sext_ln232_29_fu_292_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_reg_575),7));

        sext_ln232_30_fu_301_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_fu_295_p2),8));

        sext_ln232_31_fu_305_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_9_reg_555),8));

        sext_ln232_fu_289_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(lhs_reg_569),7));

        sext_ln70_4_fu_376_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_10_reg_562),9));

        sext_ln70_fu_337_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_9_reg_555),9));

    sub_ln70_32_fu_340_p2 <= std_logic_vector(unsigned(ret_12_fu_331_p2) - unsigned(sext_ln70_fu_337_p1));
    sub_ln70_33_fu_379_p2 <= std_logic_vector(unsigned(ret_12_fu_331_p2) - unsigned(sext_ln70_4_fu_376_p1));
    tmp_33_fu_385_p4 <= sub_ln70_33_fu_379_p2(8 downto 5);
    tmp_34_fu_415_p4 <= ret_11_fu_317_p2(7 downto 5);
    tmp_fu_346_p4 <= sub_ln70_32_fu_340_p2(8 downto 5);
    trunc_ln70_8_fu_458_p1 <= select_ln515_1_fu_401_p3(6 - 1 downto 0);
    trunc_ln70_9_fu_470_p1 <= select_ln515_2_fu_431_p3(6 - 1 downto 0);
    trunc_ln70_fu_445_p1 <= select_ln515_fu_362_p3(6 - 1 downto 0);
    zext_ln232_5_fu_212_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_i_11),15));
    zext_ln232_6_fu_216_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_i_11),16));
    zext_ln232_7_fu_226_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln232_fu_220_p2),64));
    zext_ln232_8_fu_237_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln232_1_fu_231_p2),64));
    zext_ln232_fu_208_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_i_11),17));
    zext_ln507_fu_254_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln507_fu_248_p2),64));
    zext_ln508_fu_265_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln508_fu_259_p2),64));
    zext_ln509_fu_281_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln509_reg_544),64));
    zext_ln524_fu_285_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln524_reg_529),64));
end behav;
