<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>/home/gtbldadm/nightlybuilds/mmwave_sdk/ti/common/sys_common_xwr14xx.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_bdd9a5d540de89e9fe90efdfc6973a4f.html">common</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">sys_common_xwr14xx.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="sys__common__xwr14xx_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#ifndef SYS_COMMON_XWR14XX_H</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define SYS_COMMON_XWR14XX_H</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#adff5131d83e9897accd683c66b633b48">   49</a></span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="sys__common__xwr14xx_8h.html#adff5131d83e9897accd683c66b633b48">MEM_BARRIER</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;{</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    <span class="keyword">asm</span>(<span class="stringliteral">&quot; dsb &quot;</span>);</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;}</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment"> * DMA Request Line Mapping</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a41394bf46f456ed0cb3ebe5d600ee3cc">   57</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_SPIA_CH1_DMA_REQ     (0U)    </span><span class="comment">/* MIBSPI/SPI1 (MIBSPI-A) Channel-1 DMA Request Line*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a4c59c3fb24932f8deca92e929b46951a">   58</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_SPIA_CH0_DMA_REQ     (1U)    </span><span class="comment">/* MIBSPI/SPI1 (MIBSPI-A) Channel-0 DMA Request Line*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a1f111073433f99db5274af6256b1ee3b">   59</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_SPIB_RX_DMA_REQ      (2U)    </span><span class="comment">/* SPI2 (SPI-B) Receive DMA Request Line*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#aa3dbe6724b3763cb328942c4b6b10936">   60</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_SPIB_TX_DMA_REQ      (3U)    </span><span class="comment">/* SPI2 (SPI-B) Transmit DMA Request Line*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#abf2ba931cb8d3aeffc80e7ae860091da">   61</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_QSPI_DMA_REQ         (4U)    </span><span class="comment">/* QSPI DMA request DMA Request Line*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a7261ef2aae6f0b87c9626955a3bbc309">   62</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_SPIA_CH3_DMA_REQ     (5U)    </span><span class="comment">/* MIBSPI/SPI1 (MIBSPI-A) Channel-3 DMA Request Line*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a86a00162d03e8e8c5078141a877214db">   63</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_DCAN_IF2_DMA_REQ     (6U)    </span><span class="comment">/* CAN (DCAN) IF2 DMA Request Line*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a591ce7115463178f94f2d552a8ef6851">   64</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_CBUFF_DMA_REQ        (7U)    </span><span class="comment">/* Common Buffer DMA Request Line*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#ab8867cb83d8d2ccf9f12a5e8d09ce70d">   65</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_DCAN_IF1_DMA_REQ     (8U)    </span><span class="comment">/* CAN (DCAN) IF1 DMA Request Line*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a7fcf336dd7dedb561d8a4721fbf447ea">   66</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_SPIA_CH5_DMA_REQ     (9U)    </span><span class="comment">/* MIBSPI/SPI1 (MIBSPI-A) Channel-5 DMA Request Line*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#aefa7d95595f8fb1d31964e0c298d4153">   67</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_I2C_RX_DMA_REQ       (10U)   </span><span class="comment">/* I2C receive DMA Request Line*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#aff8b68e5d3760f8be8d66809a39651f1">   68</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_I2C_TX_DMA_REQ       (11U)   </span><span class="comment">/* I2C Transmit DMA Request Line*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a51b79c4e8721edd4d0acff7e68268fc1">   69</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_RTI_COM0_DMA_REQ     (12U)   </span><span class="comment">/* RTI1 DMAREQ0 DMA Request Line*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#acb2db393764a6d0dee82baea3c142ca1">   70</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_RTI_COM1_DMA_REQ     (13U)   </span><span class="comment">/* RTI1 DMAREQ1 DMA Request Line*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#ace9826dae14836169c896f6d9333b354">   71</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_DCAN_IF3_DMA_REQ     (16U)   </span><span class="comment">/* CAN (DCAN) IF3 DMA Request Line*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a4d91133664be40105a880d6da4a2e6e0">   72</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_SPIA_CH9_DMA_REQ     (17U)   </span><span class="comment">/* MIBSPI/SPI1 (MIBSPI-A) Channel-9 DMA Request Line*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#aa016fc9dc7ab92562dbc7706b618377b">   73</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_RTI_COM2_DMA_REQ     (18U)   </span><span class="comment">/* RTI1 DMAREQ2 DMA Request Line*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#ad062935aa06d5c3913776c32bec25502">   74</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_RTI_COM3_DMA_REQ     (19U)   </span><span class="comment">/* RTI1 DMAREQ3 DMA Request Line*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a1f807590cd81bccf94be7972e023f2b6">   75</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_WDT_DMA_REQ0         (20U)   </span><span class="comment">/* WDT/RTI2 DMAREQ0 DMA Request Line*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a2e694b3595dcead08fe0221e913598c5">   76</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_WDT_DMA_REQ1         (21U)   </span><span class="comment">/* WDT/RTI2 DMAREQ1 DMA Request Line*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a994b8bdd46148b0d9a7ccada4d40fe03">   77</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_SPIA_CH10_DMA_REQ    (22U)   </span><span class="comment">/* MIBSPI/SPI1 (MIBSPI-A) Channel-10 DMA Request Line*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a94c501a7f9c904be68b15007f323ec01">   78</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_SPIA_CH11_DMA_REQ    (23U)   </span><span class="comment">/* MIBSPI/SPI1 (MIBSPI-A) Channel-11 DMA Request Line*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#ae404ac3f9d1d7cb286592a0b055772c0">   79</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_WDT_DMA_REQ2         (24U)   </span><span class="comment">/* WDT/RTI2 DMAREQ2 DMA Request Line*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#ae9322be8f486f3b5b821fe17c9a59a9b">   80</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_WDT_DMA_REQ3         (25U)   </span><span class="comment">/* WDT/RTI2 DMAREQ3 DMA Request Line*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a347a03b8a85ebe6f89246837f9a4ff20">   81</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_CRC_CH1_DMA_REQ      (26U)   </span><span class="comment">/* CRC DMAREQ0 DMA Request Line*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#ae1b21920054c0c85b632e0f1a87534bb">   82</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_CRC_CH2_DMA_REQ      (27U)   </span><span class="comment">/* CRC DMAREQ1 DMA Request Line*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a70a20ad734155ac4665fb9419f478966">   83</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_SCIB_RX_DMA_REQ      (28U)   </span><span class="comment">/* UART2 receive DMA Request Line*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a00f5eee96039ca78184c67cd11659171">   84</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_SCIB_TX_DMA_REQ      (29U)   </span><span class="comment">/* UART2 Transmit DMA Request Line*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#ad7e468846d27a0bd7d39b9c055d0f68d">   85</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_SCIA_RX_DMA_REQ      (30U)   </span><span class="comment">/* UART1 receive DMA Request Line*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a8e86220c164402a88b7f8bf53f382e97">   86</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_SCIA_TX_DMA_REQ      (31U)   </span><span class="comment">/* UART1 Transmit DMA Request Line*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a456e23f2eb1a849f0efe0aabc9ff8241">   87</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_GIO0_DMA_REQ         (32U)   </span><span class="comment">/* GIO-0 DMA Request Line*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#acecb1eefff4ec8fc20d985faf5a9e148">   88</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_GIO1_DMA_REQ         (33U)   </span><span class="comment">/* GIO-1 DMA Request Line*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a0bce053e00c8016ac61818e9f258c3fa">   89</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_GIO2_DMA_REQ         (34U)   </span><span class="comment">/* GIO-2 DMA Request Line*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#ae5a2b6247eeb51ae9a8678ba7f943c62">   90</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_SPIA_CH6_DMA_REQ     (36U)   </span><span class="comment">/* MIBSPI/SPI1 (MIBSPI-A) Channel-6 DMA Request Line*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a8553a23ee6d420d7253842434aa7920c">   91</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_SPIA_CH7_DMA_REQ     (37U)   </span><span class="comment">/* MIBSPI/SPI1 (MIBSPI-A) Channel-7 DMA Request Line*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a5630464da238a86b066e1bc580d01da9">   92</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_SPIA_CH8_DMA_REQ     (38U)   </span><span class="comment">/* MIBSPI/SPI1 (MIBSPI-A) Channel-8 DMA Request Line*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a4a45607a48fddb14c2c96b342f5273ea">   93</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_SPIA_CH12_DMA_REQ    (42U)   </span><span class="comment">/* MIBSPI/SPI1 (MIBSPI-A) Channel-12 DMA Request Line*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a7f8a534b93f546f4ec4a3852770f3d83">   94</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_SPIA_CH13_DMA_REQ    (43U)   </span><span class="comment">/* MIBSPI/SPI1 (MIBSPI-A) Channel-13 DMA Request Line*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#aef87056a8522442a3e9848769abc44c6">   95</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_SPIA_CH14_DMA_REQ    (44U)   </span><span class="comment">/* MIBSPI/SPI1 (MIBSPI-A) Channel-14 DMA Request Line*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#adace6f7bd9f4e07492d7913682b7f0ee">   96</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_SPIA_CH15_DMA_REQ    (45U)   </span><span class="comment">/* MIBSPI/SPI1 (MIBSPI-A) Channel-15 DMA Request Line*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a92ab6668515550911c1758d39d90035e">   97</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_GIO14_DMA_REQ        (46U)   </span><span class="comment">/* GIO-14 DMA Request Line*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a079e00a427c093790a30fdbf7f514f14">   98</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_GIO15_DMA_REQ        (47U)   </span><span class="comment">/* GIO-15 DMA Request Line*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a0b50a495266c6be92618e20ace752a2a">  101</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_NUM_DMA_CHANNELS_PER_INSTANCE    (32U)  </span><span class="comment">/* Number of DMA channels per DMA instance              */</span><span class="preprocessor"></span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a59dc4a5a70de5bebbf8a765cca8e8315">  102</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_NUM_DMA_REQLINES_PER_INSTANCE    (48U)  </span><span class="comment">/* Number of DMA REQ Lines per DMA instance             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"> * MSS VIM Priority Macro List</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a168cd5ac1433248e5d25cddfd0e056ab">  108</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_VIM_PRIORITY_2           (2U)</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a5d5eb860d5536821ba522b7570aa40ee">  109</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_VIM_PRIORITY_3           (3U)</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a6fce1b8a63088e56b6092b2b42e10cd0">  110</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_VIM_PRIORITY_4           (4U)</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a175bf726c3eb7ecfadfbecbeb68cb63b">  111</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_VIM_PRIORITY_5           (5U)</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#afe76d43319ede78315f0e536208dfcc4">  112</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_VIM_PRIORITY_6           (6U)</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a916a40e15d508303d00d65b8e6c33bf9">  113</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_VIM_PRIORITY_7           (7U)</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a09a0903a0c29dd3452a476d789d278b0">  114</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_VIM_PRIORITY_8           (8U)</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#ad43b685ead5c057d11f086f7c02db35a">  115</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_VIM_PRIORITY_9           (9U)</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a2ba1acad8a4f1cbb857fe1067266d279">  116</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_VIM_PRIORITY_10          (10U)</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#af3326631436b6b594ef802c26b6cc00d">  117</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_VIM_PRIORITY_11          (11U)</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#adddeef1a2033bfaf0b5db396bf4900dc">  118</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_VIM_PRIORITY_12          (12U)</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a7864bb45d149276e02bb0ce159296619">  119</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_VIM_PRIORITY_13          (13U)</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a9a3704de1cdfce62702014cdaea28a6a">  120</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_VIM_PRIORITY_14          (14U)</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#abe84b48145e24e04a023e81af0a0a351">  121</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_VIM_PRIORITY_15          (15U)</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment"> * MSS VIM Interrupt Mapping</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a97bf022abe001b717d15a70390a1ff04">  127</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_ESM_HIGH_PRIORITY_INT      (0U)      </span><span class="comment">/* VIM Line for ESM High Priority Interrupt         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a0057c57f5e85173f094bb8a7570c5f4c">  128</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_RTI_COMPARE0_INT           (2U)      </span><span class="comment">/* RTI Interrupt 0                                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a950a404d83303fd57b0c194fd20e27b5">  129</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_RTI_COMPARE1_INT           (3U)      </span><span class="comment">/* RTI Interrupt 1                                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a224e40e1e37570d386afe70b7fd82ad3">  130</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_RTI_COMPARE2_INT           (4U)      </span><span class="comment">/* RTI Interrupt 2                                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#aac7606fe11d2ee710752baaa0a80817e">  131</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_RTI_COMPARE3_INT           (5U)      </span><span class="comment">/* RTI Interrupt 3                                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a74bd9746b0eac82001450d17ef8b3bcb">  132</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_RTI_OVRFLW0_INT            (6U)      </span><span class="comment">/* RTI OverFlow Interrupt 0                         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a59ee8c95c523c862b3f497d3cc68587b">  133</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_RTI_OVRFLW1_INT            (7U)      </span><span class="comment">/* RTI OverFlow Interrupt 1                         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#ad6a5085e602415f54f3166994bdfb30f">  134</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_RTI_TIMEBASE_INT           (8U)      </span><span class="comment">/* Timebase Interrupt Channel                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#ab5e753e4493c9ea3cb861fb7df88a717">  135</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_GIO_LVL0_INT               (9U)      </span><span class="comment">/* GIO high level Interrupt                         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a5a3e877402cd268bb25aaa5bb6d61f3d">  136</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_WDT_REQ0_INT               (10U)     </span><span class="comment">/* WDT Interrupt 0                                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a23919297265c3d0d0240ddab1a33de68">  137</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_WDT_REQ1_INT               (11U)     </span><span class="comment">/* WDT Interrupt 1                                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a732e0a03f4b471b9c341275d2bab6663">  138</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_SPIA_LVL0_INT              (12U)     </span><span class="comment">/* SPIA Interrupt Level 0                           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#ace7b257dac28fb5289279e5af23560aa">  139</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_WDT_REQ2_INT               (13U)     </span><span class="comment">/* WDT Interrupt 2                                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a6f9fed3b05d2e9de61ee62610e3533a2">  140</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_WDT_REQ3_INT               (14U)     </span><span class="comment">/* WDT Interrupt 3                                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#ab28f4b2566c390b8f39b9f6e6e7fbb8c">  141</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_WDT_OVRFLW0_INT            (15U)     </span><span class="comment">/* WDT OverFlow Interrupt 0                         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#ab4eddac55de3c9254ad48d49f0f6db7a">  142</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_DCAN_LVL0_INT              (16U)     </span><span class="comment">/* CAN Interrupt Level 0                            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a6a52fe668302786404ad6215b15ccfab">  143</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_SPIB_LVL0_INT              (17U)     </span><span class="comment">/* SPIB Interrupt Level 0                           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#ab2860aae42f11ded2749b6b1ac856e92">  144</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_MCRC_REQ_INT               (19U)     </span><span class="comment">/* MCRC Interrupt                                   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a616d63e80ce911c6fe5825791227102f">  145</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_ESM_LOW_PRIORITY_INT       (20U)     </span><span class="comment">/* VIM Line for ESM Low Priority Interrupt          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a55d5f747fa09e6b100c7899cc8ec1d82">  146</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_SYS_SW4_INT                (21U)     </span><span class="comment">/* VIM Line for System SW Interrupt                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a99bb9ed522edd2bc7a2eba542a48f402">  147</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_PMU_IRQ_INT                (22U)     </span><span class="comment">/* ~nPMUIRQ - PMU IRQ interrupt                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#acbe1ea7609503fc84d7b09b04a08eb92">  148</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_GIO_LVL1_INT               (23U)     </span><span class="comment">/* GIO Low Level Interrupt                          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#ad5752d379e478746f000735389798e2f">  149</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_WDT_OVRFLW1_INT            (24U)     </span><span class="comment">/* WDT OverFlow Interrupt 1                         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#add69226ec1cdb427c21ce8228370f1f5">  150</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_WDT_TB_INT                 (25U)     </span><span class="comment">/* WDT TB Interrupt Req                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#aef523a0ee8a83434683bf319a840be03">  151</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_SPIA_LVL1_INT              (26U)     </span><span class="comment">/* SPIA Interrupt Level 0                           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a8387eb72415e8f2f7dd1ee50f3968a20">  152</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_QSPI_INT_REQ               (27U)     </span><span class="comment">/* QSPI Interrupt                                   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#ac89b8183785f2d977ca4082f60612cd2">  153</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_DCAN_LVL1_INT              (29U)     </span><span class="comment">/* CAN Interrupt Level 1                            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a64e6a45f10f470d53bf6a2e8f9bad955">  154</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_SPIB_LVL1_INT              (30U)     </span><span class="comment">/* SPIB Interrupt Level 1                           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a31d75872b67d3bf885c03be6219f93ef">  155</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_DMA_FTC_INT                (33U)     </span><span class="comment">/* DMA FTC (Frame Transfer Complete) Interrupt      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a248699fbf2e5ac72411cc79fa14f61b6">  156</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_DMA_LFS_INT                (34U)     </span><span class="comment">/* DMA LFS (Last Frame Transfer Started) Interrupt  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a538df0293beaf7935a5493088cfe0b59">  157</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_DMA_HBC_INT                (39U)     </span><span class="comment">/* DMA HBC (First Half of Block Complete) Interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a04937f5288d2069bc421798efa7e0302">  158</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_DMA_BTC_INT                (40U)     </span><span class="comment">/* DMA BTC (Block Transfer Complete) Interrupt      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a32ed27cf5b321be24d10690c28878b21">  159</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_FPU_INT                    (47U)     </span><span class="comment">/* Floating point unit Interrupt                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#aa526f32f8132d76a4a9baff3ca6e115a">  160</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_SCIA_LVL0_INT              (64U)     </span><span class="comment">/* UARTA Interrupt Level 0                          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a6b889e174b4d22ea396ac6edfd29b0d3">  161</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_SCIB_LVL0_INT              (65U)     </span><span class="comment">/* UARTB Interrupt Level 0                          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#ab30ef756d142ac38e9a32a04ef25352b">  162</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_I2C_LVL0_INT               (66U)     </span><span class="comment">/* I2C Level 0 Interrupt                            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a0fa1017a6733e89d1c115a55d3316dfd">  163</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_DMA_BER_INT                (70U)     </span><span class="comment">/* DMA Bus error Interrupt                          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a078a3a60dac9d114132328eabb0f06d6">  164</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_SCIA_LVL1_INT              (74U)     </span><span class="comment">/* UARTA Interrupt Level 1                          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#ac00fe61fa7468d846beaf768b87acff3">  165</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_SCIB_LVL1_INT              (75U)     </span><span class="comment">/* UARTB Interrupt Level 1                          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#ab24a1196ff14cd9a3e1ff69211a44002">  166</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_SYS_SW0_INT                (76U)     </span><span class="comment">/* VIM Line for System SW Interrupt                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a2c6d0896e9d3725dcc6da377e43b39a0">  167</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_SYS_SW1_INT                (77U)     </span><span class="comment">/* VIM Line for System SW Interrupt                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a598e1cbe5f28aebd60e6e7a723a86915">  168</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_SYS_SW2_INT                (78U)     </span><span class="comment">/* VIM Line for System SW Interrupt                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a06b4a6c0656c4a1e473c60d8f285d161">  169</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_SYS_SW3_INT                (79U)     </span><span class="comment">/* VIM Line for System SW Interrupt                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a29ea6509fb9b032ab849821b47f68086">  170</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_CCCA_DONE_INT              (80U)     </span><span class="comment">/* CCC-A Done Interrupt                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#ac9db85b53d439be393b19fe4d3686029">  171</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_CCCB_DONE_INT              (81U)     </span><span class="comment">/* CCC-B Done Interrupt                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a25abb45865cb3bac6a24638351da15c0">  172</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_DCCA_DONE_INT              (82U)     </span><span class="comment">/* DCC-A Done Interrupt                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a1a8606a84bb8cd43ee074cc5dd71d8b1">  173</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_DCCB_DONE_INT              (83U)     </span><span class="comment">/* DCC-B Done Interrupt                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a289bf8d578a547fd800d38822c226c4f">  174</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_SYS_SW5_INT                (84U)     </span><span class="comment">/* VIM Line for System SW Interrupt                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a47c32def073b25753b49a55f2ecf6280">  175</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_PBIST_IRQ_INT              (85U)     </span><span class="comment">/* PBIST IRQ Interrupt                              */</span><span class="preprocessor"></span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a7fcf1e6631c1bc33c19c97aa8c22f0fa">  176</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_SW_BSS_MSS_IRQ0_INT        (95U)     </span><span class="comment">/* software Interrupt request-0 from BSS to MSS     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a2e1c461178543f5c79cdfec0bc20adba">  177</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_SW_BSS_MSS_IRQ1_INT        (96U)     </span><span class="comment">/* software Interrupt request-1 from BSS to MSS     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#ac5d6c7f0d6a1af29b038070fdeed3ba3">  178</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_BSS_ADC_VALID_INT              (97U)     </span><span class="comment">/* Falling edge of ADC Valid Interrupt              */</span><span class="preprocessor"></span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a5f3c9fcd91e5f523fae965cc57778476">  179</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_BSS_FRAME_START_INT            (98U)     </span><span class="comment">/* Frame Start Interrupt to MSS                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#aa2c68a536ec85492c7d07441bd57d5a2">  180</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_BSS_CHIRP_START_INT            (99U)     </span><span class="comment">/* BSS Chirp start Interrupt                        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a712a2e6316f86a63f6e4d4bdd42ae570">  181</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_BSS_CHIRP_END_INT              (100U)    </span><span class="comment">/* BSS Chirp end Interrupt                          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a86d69f54673311b113ba20122eeaed69">  182</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_BSS_FRAME_END_INT              (101U)    </span><span class="comment">/* BSS Frame end Interrupt                          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#ace8fd0057906e0b833726794aaf16599">  183</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_BSS_STC_DONE_INT               (105U)    </span><span class="comment">/* BSS STC done Interrupt                           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a4655490d21369ef37fb65d8f9fb6841a">  184</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_DSS_TPTC0_IRQ_DONE             (112U)    </span><span class="comment">/* EDMA TPTC0 Done Interrupt                        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#ab7f6964aec461e2d516d2f6fd9208840">  185</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_DSS_TPTC0_IRQ_ERR              (113U)    </span><span class="comment">/* EDMA TPTC0 Error Interrupt                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#aaeb78cf80f99da8088153988e11c9761">  186</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_DSS_TPTC1_IRQ_DONE             (114U)    </span><span class="comment">/* EDMA TPTC1 Done Interrupt                        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a7da0e9c185adfa4c4a8ddf52f2b09686">  187</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_DSS_TPTC1_IRQ_ERR              (115U)    </span><span class="comment">/* EDMA TPTC1 Error Interrupt                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#ace6e76a904d71f6f30ecae2d4c966385">  188</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_DSS_TPCC_IRQ_DONE              (116U)    </span><span class="comment">/* EDMA TPCC Done Interrupt                         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#ab56240fef6040e646544523b88b11768">  189</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_DSS_TPCC_IRQ_ERR               (117U)    </span><span class="comment">/* EDMA TPCC Error Interrupt                        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a89cac9541dce6b0f06af83892cd40bc0">  190</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_DSS_CBUFF_IRQ                  (118U)    </span><span class="comment">/* CBUFF Interrupt                                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a8a0ac4acbc6687da2fafd861a84cb881">  191</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_DSS_CSI_IRQ                    (119U)    </span><span class="comment">/* CSI Interrupt                                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#abd5915dee58ea1e7fb55a3713b133f6c">  192</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_DSS_CBUFF_ERR_INTR             (120U)    </span><span class="comment">/* CBUFF error Interrup                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a445a1f83f4b273c8e0c558e0fc4d18f2">  193</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_DSS_FRAME_START_IRQ            (122U)    </span><span class="comment">/* Frame start interrupt routed to DSS              */</span><span class="preprocessor"></span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#ac00595d593d6f817cc8998d0093d61be">  194</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_DSS_CHIRP_AVAIL_IRQ            (123U)    </span><span class="comment">/* BSS chirp available interrupt                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a5ca5ae4983d7e8577b59353fd2b8534b">  195</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_DSS_HW_ACC_PARAM_DONE_IRQ  (125U)        </span><span class="comment">/* HWA param done interrupt                         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a55a3f760c86b35f459c40a5d251d8047">  196</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_DSS_HW_ACC_DONE_IRQ            (126U)    </span><span class="comment">/* HWA done Interrupt                               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a4ce7e53fc404498f4f8eb8dadc6310ed">  197</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_DSS_HW_ACC_ERR_IRQ             (127U)    </span><span class="comment">/* HWA access error Interrupt                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment"> * MSS ESM Interrupt mapping</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">/* Group 1 Errors */</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#acdc1e525a30df1da14b59d5f120945d9">  203</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_ANA_LIMP_MODE_SYNC_ESM       (63U)</span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a0163a71c871e96076955913b6337d4fb">  204</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_DCCB_ERROR_ESM               (62U)</span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a4b13bb86c17d379804a6fed87c74e25e">  205</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_MBOX4BSS_UERR_ESM        (61U)</span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#ac13e1ef31f7439628e352283452e7752">  206</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_MBOX4BSS_SBERR_ESM       (60U)</span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#affc18b13197aaa752da9845c745e1990">  207</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_BSS_MBOX4MSS_UERR_ESM        (59U)</span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a28f3ae6ec69cb8b8a2b82f4469abd7b2">  208</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_BSS_MBOX4MSS_SBERR_ESM       (58U)</span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a5686d908aed72fcbfc74cb967575102c">  209</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_BSS_TO_MSS_TRIG_ESM          (57U)</span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#ac3952be488f52b530c7e4c40bb28005f">  210</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_BSS_TO_MSS_ESM               (56U)</span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a71e1b98fd6529b5f68b45042dddda1fd">  211</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_EFC_ERROR_ESM                (40U)</span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#ae6c80ac67fe621c82eb2ffba858b624d">  212</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_VIM_SELFTEST_ERR_ESM         (39U)</span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a385b52c00904a899be3721c1301cb80a">  213</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_GEM_IRQ_23_ESM               (36U)</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#ad30b3537ef93c75a1dee7f4a3a77f465">  214</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_GEM_IRQ_22_ESM               (35U)</span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a079d45d51f482e9c89f95b287c96f4bd">  215</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_CQDET_MODEERR_ESM            (34U)</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a22642ab4a8e0faac450bc51b603e2bd2">  216</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_CAN_SERR_ESM                 (33U)</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#af679dc29af6df89c9036e176d67b85ec">  217</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_ATCM_SINGLE_ERR_ESM          (32U)</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a15d217833043778b12fa485563924428">  218</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_CCMR4_ERROR_SELFTEST_ESM     (31U)</span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a73ac75a429ed3d847efe93c851aaf12e">  219</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_DCCA_ERROR_ESM               (30U)</span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#acbf7e2a9785576e363b9cd4796f11d8f">  220</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_GEM_IRQ_ESM                  (29U)</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a392a968cf9303fb86bbe1a3e382a63d0">  221</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_B1TCM_SINGLE_ERR_ESM         (28U)</span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a489c97dcca96ccb49b2a02b42732c307">  222</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_STC_ERROR_ESM                (27U)</span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a4b6209bdbc42a3ee07363b32223d6b68">  223</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_B0TCM_SINGLE_ERR_ESM         (26U)</span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a3583a34aa3303060247653268c8f1226">  224</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_SPIA_SERR_ESM                (25U)</span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a9f356ff085b66895cf5f3f9c78891cf1">  225</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_FRC_COMP_ERR_ESM             (22U)</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#abd66c48dc9b3a6041bf0cd4d0bc3c731">  226</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_CAN_UERR_ESM                 (21U)</span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a32e7c9b36059cc745a363f65399fc983">  227</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_VIM_SERR_ESM                 (20U)</span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a5752da1bfef59b2788d78cd86ba823e3">  228</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_FRC_SELFTEST_ERR_ESM         (19U)</span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#ad4e3007ac8e075d9b29240030ca3b46b">  229</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_GEM_IRQ_20_ESM               (18U)</span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a76b0e31e96677cd4a1272ce956fc5373">  230</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_SPIA_UERR_ESM                (17U)</span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a90a66823732b1aa34911796a4946221e">  231</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_VIM_UERR_ESM                 (15U)</span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a440aa36877caa90892e30f354200e72e">  232</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_DMA_WRERR_INT_PLS_ESM        (13U)</span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a386693a4a683d651d440623f126d7da6">  233</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_GEM_IRQ_19_ESM               (9U )</span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a038142e3430d72c7dfb9cd9d450c4037">  234</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_GEM_IRQ_18_ESM               (8U )</span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a21945df8204641d3e3a1f9066a1660db">  235</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_GEM_IRQ_17_ESM               (7U )</span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a48c56a11680c1bb25a23420339f3f1f8">  236</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_GEM_IRQ_16_ESM               (6U )</span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#aeca8130674f7bcfecb4583845c6abd8c">  237</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_DMA_UERR_ESM                 (3U )</span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a7f6dccb791d544dc552c591901f248d9">  238</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_DMA_MPV_ESM                  (2U )</span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#ae0d52c74274ccf104b07be72a54f62cc">  239</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_NERROR_IN_SYNC_ESM           (0U )</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">/* Group 2 Errors */</span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#ab5b396450b8e0749e0303b4c090b06fd">  242</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_VIM_COMPARE_ERROR_ESM        (25U)</span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a71933756598713865ef46443073ab267">  243</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_WDT_NMI_REQ_ESM              (24U)</span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a4e2896a6d6f9603405e9ab927fce486e">  244</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_CR4_LIVELOCK_ESM         (16U)</span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#ae7c3f796d8833d8bd4e2c10a49199b4f">  245</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_B1TCM_PARITY_ERR_ESM         (8U )</span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a97351bdf4539860a705ef51722ca880a">  246</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_B0TCM_PARITY_ERR_ESM         (6U )</span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a67d6dedd4db20079258d812f794e1ad6">  247</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_ATCM_PARITY_ERR_ESM          (4U )</span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a2ce690381624817bea6114607b22d91b">  248</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_CCMR4_ERROR_COMPARE_ESM      (2U )</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">/* Group 3 Errors */</span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a8b499815e03dfc790e184b747886cc9b">  251</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_ATCM_UNCORR_ERR_ESM          (7U )</span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#afa710f11a3be5bf4b397cdd267066977">  252</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_B1TCM_UNCORR_ERR_ESM         (5U )</span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a6ba5872afb756d308fe0199a77af1ec4">  253</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_B0TCM_UNCORR_ERR_ESM         (3U )</span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a70a9b2a18bcdcb7d1a72baacdc05f53e">  254</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_EFC_AUTOLOAD_ERROR_ESM       (1U )</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">/***********************************************************************</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment"> * MSS - Peripheral number of instance definition</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment"> ***********************************************************************/</span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#aaf516f7a37d78cd86a81ad20719bcd5f">  259</a></span>&#160;<span class="preprocessor">#define HWA_NUM_INSTANCES            (1U)</span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a3da9b32242127e8e21da90d828801328">  260</a></span>&#160;<span class="preprocessor">#define DMA_NUM_INSTANCES            (1U)</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">/***********************************************************************</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment"> * MSS - Memory Map</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment"> ************************************************************************/</span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a6ba73baf8ef4bb6418a96adb1f40a7b1">  266</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_TCMA_BASE_ADDRESS             0x00000000U</span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#ab1757a9590b6dc6fcf5f0a7d8caa57e2">  267</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_TCMB_BASE_ADDRESS             0x08000000U</span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a65bea77ac3a81666e4065d00f1ca3b5a">  268</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_SW_BUFFER_BASE_ADDRESS        0x0C200000U</span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a76758a3d50bfed007ab6d84e2890f3de">  269</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_DSS_TPTC0_BASE_ADDRESS            0x50000000U</span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a8d7afcbec21c14a9c9d5a1e0d06196e6">  270</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_DSS_REG_BASE_ADDRESS              0x50000400U</span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#ab7fdefdd4a14b06d85eef926c2ab9690">  271</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_DSS_TPTC1_BASE_ADDRESS            0x50000800U</span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#aad6a945e52bfbdda7806675313fcece5">  272</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_DSS_TPCC_BASE_ADDRESS             0x50010000U</span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#ad595076bc8543db9facd61e414895f0b">  273</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_CSI_PROT_ENG_BASE_ADDRESS     0x50060000U</span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a6ccbf89064cd9bad8193003c7e63414c">  274</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_CSI_PHY_BASE_ADDRESS          0x50060200U</span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a7881ef268e0f4c261c4ca45a27c91db3">  275</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_CBUFF_BASE_ADDRESS            0x50070000U</span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a977e8568754acd7b65c3ed8035d96ff2">  276</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_HWA_1_COMMON_BASE_ADDRESS     0x50080800U</span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#aaba1cc848e751d4af07830f747e3cdbf">  277</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_HWA_1_PARAM_BASE_ADDRESS      0x50080000U</span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#aaa32c83750ee2c449e7bc0e9d2781d16">  278</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_HWA_1_RAM_BASE_ADDRESS        0x50081000U</span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a96e353ffb7632fc5ebc5f9e91163d118">  279</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_L3RAM_BASE_ADDRESS            0x51000000U</span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a70f2c294f2310064f0d5b65c7473f83e">  280</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_ADCBUF_BASE_ADDRESS           0x52000000U</span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a7f9706e906dea1f0530949daf79c855c">  281</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_CHIRPINFO_BASE_ADDRESS        0x52028000U</span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a750e6852628fca372bc3da0f2eae6afe">  282</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_HWA_MEM0_BASE_ADDRESS         0x52030000U</span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#ad803c45a6121c4a47ecbbc5735abff32">  283</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_HWA_MEM2_BASE_ADDRESS         0x52038000U</span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a82fdebed0bed1a1c8f77d26c4655d799">  284</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_EXT_FLASH_BASE_ADDRESS        0xC0000000U</span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#abecb86772e3e95cb79440893bd95db72">  285</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_QSPI_BASE_ADDRESS             0xC0800000U</span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a0b81d75e712645010df9fab56a4a2f16">  286</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_MAILBOX_MEM_BASE_ADDRESS      0xF0601000U</span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#afac8b44a7019da8f2dafb5079f83a3ef">  287</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_CRC_BASE_ADDRESS              0xFE000000U</span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a2bc2e9f9585271eb5eabb469e4cc5b87">  288</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_MIBSPIA_RAM_BASE_ADDRESS      0xFF0E0000U</span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a6a35c8de9964eb0aff59c218361c688c">  289</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_MIBSPIB_RAM_BASE_ADDRESS      0xFF0C0000U</span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a6557fe827a96101a212564475878ad35">  290</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_DCAN_MEM_BASE_ADDRESS         0xFF1E0000U</span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#ac5eb6df2be348c65442d2db22d1682f1">  291</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_GPIO_BASE_ADDRESS             0xFFF7BC00U</span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#af746f35c13cb6b5ab73fc6e1afe65009">  292</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_I2C_BASE_ADDRESS              0xFFF7D400U</span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a27dd950b309c53d95efa45b15cafc9fb">  293</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_DCAN_BASE_ADDRESS             0xFFF7DC00U</span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a1db33811d32a25dc7fc5ab4d779e82c0">  294</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_SCI_A_BASE_ADDRESS            0xFFF7E500U</span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a90390fab66d9d5502e4c5d055aeb88a7">  295</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_SCI_B_BASE_ADDRESS            0xFFF7E700U</span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a3e4f70e0693782e48791c4099b22b8ad">  296</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_MIBSPIA_BASE_ADDRESS          0xFFF7F400U</span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#aecb230fdc11f8594ce41a635023cf78a">  297</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_MIBSPIB_BASE_ADDRESS          0xFFF7F600U</span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#af52228a09fdd6805e60ad495adb60a32">  298</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_DMA_1_PKT_BASE_ADDRESS        0xFFF80000U</span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a501df72378cf4e2100df31e94d6951fc">  299</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_TOP_RCM_BASE_ADDRESS          0xFFFFE100U</span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a3b064994d0f328ffe908e2a43972f913">  300</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_PINMUX_BASE_ADDRESS           0xFFFFEA00U</span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a95e0c26ecb474f5b5cb42a32010e8f09">  301</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_RTIB_BASE_ADDRESS             0xFFFFEE00U</span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#ac331d41757cfd1975ba23e44e93a0dc1">  302</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_ESM_BASE_ADDRESS              0xFFFFF500U</span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a0eee249d225288b4caa9ba1017628533">  303</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_GPCFG_BASE_ADDRESS            0xFFFFF800U</span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#aae37bad976947636e361b7c8242ec554">  304</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_DMA_1_CTRL_BASE_ADDRESS       0xFFFFF000U</span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a08e3e84fef106922a3f176c546d82a0f">  305</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_RCM_BASE_ADDRESS              0xFFFFFF00U</span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#aed31d4d094b094a3286c5261ffdc8ebb">  306</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_MBOX_MSS_BSS_REG_BASE_ADDRESS 0xF0608000U</span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a0f3f4704106740f3f9f60c2a8424bfce">  307</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_MBOX_MSS_BSS_MEM_BASE_ADDRESS 0xF0602000U</span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#afb9e61b23004ff274f95d030061aba6d">  308</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_MBOX_BSS_MSS_REG_BASE_ADDRESS 0xF0608600U</span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#aca3d7fb33e7302df6bdfa44195f2b14a">  309</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_MBOX_BSS_MSS_MEM_BASE_ADDRESS 0xF0601000U</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a80e26d9a5901b4e8fed77756a2bbb0c2">  312</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_ADCBUF_SIZE               0x4000U</span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#ae022407497c97661e5cd154cf20c969c">  313</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_CHIRPINFO_SIZE            0x800U</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#ac76f0b58dcc0084fd42848ac6f594bb6">  315</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_L3RAM_NUM_BANK            MMWAVE_L3RAM_NUM_BANK</span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#af1c45dc4cb3dc2f8de65b4dbb8b36297">  316</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_L3RAM_SIZE                MMWAVE_L3RAM_NUM_BANK*MMWAVE_SHMEM_BANK_SIZE</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#ad5b4dae8152d9150800d93de833ff541">  318</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_SHMEM_TCMA_NUM_BANK       MMWAVE_SHMEM_TCMA_NUM_BANK</span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a23840e4905407daf81935e8523705001">  319</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_SHMEM_TCMA_SIZE           MMWAVE_SHMEM_TCMA_NUM_BANK*MMWAVE_SHMEM_BANK_SIZE           </span><span class="comment">/* Extended on Share Memory */</span><span class="preprocessor"></span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a87cfe7bf7dbf2a4db49ca29829cded95">  320</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_TCMA_SIZE                 MMWAVE_SHMEM_TCMA_NUM_BANK*MMWAVE_SHMEM_BANK_SIZE+0x20000U  </span><span class="comment">/* Extended on Share Memory + Default 128KB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a8ac9495da3734f8ecbba56e07f192932">  322</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_SHMEM_TCMB_NUM_BANK       MMWAVE_SHMEM_TCMB_NUM_BANK</span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a160d8927c62861a49108a47adae42d5e">  323</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_SHMEM_TCMB_SIZE           MMWAVE_SHMEM_TCMB_NUM_BANK*MMWAVE_SHMEM_BANK_SIZE           </span><span class="comment">/* Extended on Share Memory */</span><span class="preprocessor"></span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#aba63f2884328dae4592c69a3076e2247">  324</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_TCMB_SIZE                 MMWAVE_SHMEM_TCMB_NUM_BANK*MMWAVE_SHMEM_BANK_SIZE+0x10000U  </span><span class="comment">/* Extended on Share Memory + Default 64KB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;</div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a22b308ad9c05ba2c0258303aec0608ba">  326</a></span>&#160;<span class="preprocessor">#define SOC_XWR14XX_MSS_HWA_MEM_SIZE              (65536U)</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">/***********************************************************************</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment"> * MSS - CLOCK settings</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment"> ***********************************************************************/</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160; <span class="comment">/* Sys_vclk : 200MHz */</span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a55a85c62a1ecff16de2b2e5294f7a40a">  332</a></span>&#160;<span class="preprocessor">#define MSS_SYS_VCLK                   200000000U</span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a3899c00b64c780821465179f7edfb6f2">  333</a></span>&#160;<span class="preprocessor">#define R4F_CLOCK_MHZ                  200U</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">/*************************************************************</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment"> * BASE Address for the various module as seen by EDMA3</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment"> *************************************************************/</span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a922b1bb39c11a1314f3bc45a723cca9a">  338</a></span>&#160;<span class="preprocessor">#define EDMA3_DSS_ADCBUFF_BASE        0x21000000U</span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a06bd83eaec4ce6bf19461162052c9b30">  339</a></span>&#160;<span class="preprocessor">#define EDMA3_DSS_FIFO_BASE           0x21020000U</span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a66a740d64666c4f4afb02d165470430e">  340</a></span>&#160;<span class="preprocessor">#define EDMA3_DSS_CP0_BASE            0x21070020U</span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a1eab0dbae069d346b0939bafcef3df2c">  341</a></span>&#160;<span class="preprocessor">#define EDMA3_DSS_CP1_BASE            0x21070030U</span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#adcf875899d00e2cb9800909c62da956f">  342</a></span>&#160;<span class="preprocessor">#define EDMA3_DSS_CP2_BASE            0x21070040U</span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a2dc1bd0ea248b5b2fe678c2eef6cb8b7">  343</a></span>&#160;<span class="preprocessor">#define EDMA3_DSS_CP3_BASE            0x21070050U</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#a7e17e5c621cdece329a0c68832d7d97e">  346</a></span>&#160;<span class="preprocessor">#define ADDR_TRANSLATE_CPU_TO_HWA(x)  (uint16_t)(((uint32_t)(x) - SOC_XWR14XX_MSS_HWA_MEM0_BASE_ADDRESS) &amp; 0x0000FFFFU)</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga3deb92d44a9c9c497f1e6c4fe5c81e07">  359</a></span>&#160;<span class="preprocessor">#define EDMA_CC0_BASE_ADDRESS         SOC_XWR14XX_DSS_TPCC_BASE_ADDRESS</span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga96038a3b3348d575f0a98012c0e43462">  360</a></span>&#160;<span class="preprocessor">#define EDMA_CC0_TC0_BASE_ADDRESS     SOC_XWR14XX_DSS_TPTC0_BASE_ADDRESS</span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga4b0b6cbb95e201d4b3a79564015c7f7c">  361</a></span>&#160;<span class="preprocessor">#define EDMA_CC0_TC1_BASE_ADDRESS     SOC_XWR14XX_DSS_TPTC1_BASE_ADDRESS</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;</div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gaac95304835bdf821572d6293cd53322d">  363</a></span>&#160;<span class="preprocessor">#define EDMA_NUM_CC            (1U)</span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga2a49ed5e49fc44ad306dc35d21a17c09">  364</a></span>&#160;<span class="preprocessor">#define EDMA_NUM_TC            (2U)</span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga0c3aaad23c40fec534a94cb1fd013cbf">  365</a></span>&#160;<span class="preprocessor">#define EDMA_NUM_PARAM_SETS    (128U)</span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga3ca06e75cd87920fd7d9934482b4f6fa">  366</a></span>&#160;<span class="preprocessor">#define EDMA_CC0_TRANSFER_COMPLETE_INTR_ID  SOC_XWR14XX_DSS_TPCC_IRQ_DONE</span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga81edc192f4386770999a123f05fe6859">  367</a></span>&#160;<span class="preprocessor">#define EDMA_CC0_ERRROR_INTR_ID             SOC_XWR14XX_DSS_TPCC_IRQ_ERR</span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gaf4468d3f8b6ce3fa0aaf7e0298744c62">  368</a></span>&#160;<span class="preprocessor">#define EDMA_CC0_TC0_ERRROR_INTR_ID         SOC_XWR14XX_DSS_TPTC0_IRQ_ERR</span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga18144b07e760406ab00c28e6f497a6bc">  369</a></span>&#160;<span class="preprocessor">#define EDMA_CC0_TC1_ERRROR_INTR_ID         SOC_XWR14XX_DSS_TPTC1_IRQ_ERR</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga66c1ef3ffd65cca45397bb704593a998">  371</a></span>&#160;<span class="preprocessor">#define EDMA_MAX_NUM_TC        EDMA_NUM_TC</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga14531fcef6ddb8f5fcea43b74aa9b5ea">  374</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_CBUFF_0    (0U)</span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gadf5191eccd812f4d72509198a75c6907">  375</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_CBUFF_1    (1U)</span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gae0e1a31d03a8a0e7a1ffad3802d8d8e9">  376</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_CBUFF_2    (2U)</span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga3335218619b6630480a10ddbed1cca92">  377</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_CBUFF_3    (3U)</span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gaae31122f88894a6ea7134c01b46f8b8d">  378</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_CBUFF_4    (4U)</span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga116d668258268a9fe3e5a7266e7124e5">  379</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_CBUFF_5    (5U)</span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gab82608a7775ac49ad2041c0a1081c26c">  380</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_CBUFF_6    (6U)</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;</div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga6238147df9c17c07e9ddf923eb1261dd">  382</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FREE_0    (7U)</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gacff5ba98fa57f865b8078743927c8de0">  384</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_DFE_FRAME_START     (8U)</span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gafa23a4a4f7ab727c45950dd106f08b58">  385</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_DFE_CHIRP_AVAIL     (9U)</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gabb0f9e27288de315183e89f856d1e2cb">  387</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_CSI2_0     (10U)</span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gadcf5c9916d73d7eb09db49b6de327547">  388</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_CSI2_1     (11U)</span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gac7a3d1342086d17d9cbfe63ef305c770">  389</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_CSI2_2     (12U)</span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga3fcae0d20f30ed9286e4fbc00905ca53">  390</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_CSI2_3     (13U)</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;</div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga36d7404da089749724fb5d9b7dfcaa3b">  392</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_VIN_FRAME_START        (14U)</span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga331485033cdc5239e68df14f884aec39">  393</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_VIN_CHIRP_AVAILABLE    (15U)</span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gae76da1abc0612bb853f8cd6308973795">  394</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_VIN_CHANNEL_AVAILABLE  (16U)</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gae2452de7219bf0e228b673ef63ef91c7">  396</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_HWACC_0    (17U)</span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga67c28ac99058ef4bf053b8647996ebb2">  397</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_HWACC_1    (18U)</span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gac15a118b6f02f653c2a93439db9f847a">  398</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_HWACC_2    (19U)</span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga8094abc111aa555a22f07a506ad7fa4d">  399</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_HWACC_3    (20U)</span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gaed159e9f75d6b2d42f17ef57c9b57a9c">  400</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_HWACC_4    (21U)</span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gacbb2de0008458b6e0c96ff31a42eaf61">  401</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_HWACC_5    (22U)</span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga05d7fffcac54e819126920ed13676b1d">  402</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_HWACC_6    (23U)</span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gaba986d668ecb549c7a8343b8d9537a8f">  403</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_HWACC_7    (24U)</span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga6621606a85e38756196e7103ccc7988a">  404</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_HWACC_8    (25U)</span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gafcc292ec2071bdaac893cb751ea5e9b5">  405</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_HWACC_9    (26U)</span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga9e9a8b323fd1c1a78de3066041ba3a2a">  406</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_HWACC_10   (27U)</span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga5fa2b19537cffc35513e5574ef94b16d">  407</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_HWACC_11   (28U)</span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga81e98e27824d41a4dc2952c6be657d0b">  408</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_HWACC_12   (29U)</span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gadc1b9fc7ddd1a8ec223589622f2d0948">  409</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_HWACC_13   (30U)</span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga5ffd25ef43ca981c8591d5bbfa14646b">  410</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_HWACC_14   (31U)</span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gad74c4b0d33a6d1dd582daf412d9a236a">  411</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_HWACC_15   (32U)</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;</div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga8ba12783a00b5aa4ca735c4d31a1b541">  413</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FREE_1     (33U)</span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gaed984b70dd5c5c3e7f06967e76efc6a3">  414</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FREE_2     (34U)</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;</div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga7575fe966638344cbbf98032c2255f90">  416</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FRC_0      (35U)</span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gafdc300f48722dab868892548c9520c43">  417</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FRC_1      (36U)</span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga52b188a50818fb56ad1df4eb19d4386b">  418</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FRC_2      (37U)</span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gacfcb3f3e68242413b1de13bcda975976">  419</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FRC_3      (38U)</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;</div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gab0fb77583a230896f173cb67fde6d49f">  421</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FREE_3     (39U)</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;</div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga866192b0d3b1ddf01819218d57eb5bc6">  423</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FRC_LOGICAL_FRAME_START (40U)</span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gabdb216ffa9c53208115e6120aacaed59">  424</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_ADC_VALID_FALL          (41U)</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gaea1de8fce1e6847cab73290f3bcfbdea">  426</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FREE_4    (42U)</span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga4d35246f9029cd5674b6d6ccb6862b0d">  427</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FREE_5    (43U)</span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga8c2b432b3fc48e3149e339839f709ca5">  428</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FREE_6    (44U)</span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gad0f4832d5fb424d0e9081a6d982115ab">  429</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FREE_7    (45U)</span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gae0b15650f6dbea3cffd1ae8f1841aaaf">  430</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FREE_8    (46U)</span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga74988481bef1eaa90a19aaa2c907e912">  431</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FREE_9    (47U)</span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gab8e8cc1a26190a80bb0726d8d1da5ff8">  432</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FREE_10   (48U)</span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga41261ed9765bd3bbcc79b1322b4ff8e0">  433</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FREE_11   (49U)</span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga485bcfba21d4c1683fb0e3df7359ccc9">  434</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FREE_12   (50U)</span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga184fe7136224533c916cd2be59c2280f">  435</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FREE_13   (51U)</span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga93a21852fe375055f793bfa3590d6f12">  436</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FREE_14   (52U)</span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gaf6030221717e2f1a9a1e9d32c7b26f3a">  437</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FREE_15   (53U)</span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gaf0400d1c2f438c4cd440633145228805">  438</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FREE_16   (54U)</span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gabf83f4e3874ab7e69494ca5a3c9476e4">  439</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FREE_17   (55U)</span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga694a9988f1bf69de85cbd03600fca3e2">  440</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FREE_18   (56U)</span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gac85eb31e6001972b1fb49b10b37612cb">  441</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FREE_19   (57U)</span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga33d257c38189050ec1b065cb889e5466">  442</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FREE_20   (58U)</span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga554bdec07448aeb5fd5ae7301be39ad8">  443</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FREE_21   (59U)</span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga36ac39c3391c28cc81fb12f396bccd9e">  444</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FREE_22   (60U)</span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga58c17d67dd8f8dc0f0c5451ff7c1a189">  445</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FREE_23   (61U)</span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga83c69bf0ecb1b5538cbdf13833a42a9c">  446</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FREE_24   (62U)</span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga39710300552de9ebfc0e8e6875c9124d">  447</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FREE_25   (63U)</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160; <span class="comment">/* end defgroup EDMA_HW_DEFS */</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;</div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="sys__common__xwr14xx_8h.html#afd0aa89eda0f28c4720b125fad2acd44">  451</a></span>&#160;<span class="preprocessor">#define SYS_COMMON_NUM_TX_ANTENNAS  3U</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;}</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SYS_COMMON_XWR14XX_H */</span><span class="preprocessor"></span></div><div class="ttc" id="sys__common__xwr14xx_8h_html_adff5131d83e9897accd683c66b633b48"><div class="ttname"><a href="sys__common__xwr14xx_8h.html#adff5131d83e9897accd683c66b633b48">MEM_BARRIER</a></div><div class="ttdeci">static void MEM_BARRIER(void)</div><div class="ttdoc">Ensures that data transfer has finished. </div><div class="ttdef"><b>Definition:</b> <a href="sys__common__xwr14xx_8h_source.html#l00049">sys_common_xwr14xx.h:49</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><small>
Copyright  2018, Texas Instruments Incorporated</small>
</body>
</html>
