{"vcs1":{"timestamp_begin":1682305314.142658373, "rt":0.75, "ut":0.27, "st":0.12}}
{"vcselab":{"timestamp_begin":1682305314.924390433, "rt":1.28, "ut":0.22, "st":0.25}}
{"link":{"timestamp_begin":1682305316.233559948, "rt":1.74, "ut":0.06, "st":1.34}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682305313.836700526}
{"VCS_COMP_START_TIME": 1682305313.836700526}
{"VCS_COMP_END_TIME": 1682305318.718563776}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 341324}}
{"stitch_vcselab": {"peak_mem": 239064}}
