

================================================================
== Vivado HLS Report for 'simple_fft'
================================================================
* Date:           Wed Mar 11 13:31:25 2015

* Version:        2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)
* Project:        simple_fft
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+----------+
    |   Latency   |   Interval  | Pipeline |
    |  min |  max |  min |  max |   Type   |
    +------+------+------+------+----------+
    |  3195|  3195|  3196|  3196| dataflow |
    +------+------+------+------+----------+

    + Detail: 
        * Instance: 
        +-------------------------+---------------+------+------+------+------+---------+
        |                         |               |   Latency   |   Interval  | Pipeline|
        |         Instance        |     Module    |  min |  max |  min |  max |   Type  |
        +-------------------------+---------------+------+------+------+------+---------+
        |grp_fft_config1_s_fu_39  |fft_config1_s  |  3195|  3195|  3195|  3195|   none  |
        +-------------------------+---------------+------+------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      0|    9883|   7835|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       1|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|    9884|   7835|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       9|     14|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------+---------------+---------+-------+------+------+
    |    Instance    |     Module    | BRAM_18K| DSP48E|  FF  |  LUT |
    +----------------+---------------+---------+-------+------+------+
    |fft_config1_U0  |fft_config1_s  |        0|      0|  9883|  7835|
    +----------------+---------------+---------+-------+------+------+
    |Total           |               |        0|      0|  9883|  7835|
    +----------------+---------------+---------+-------+------+------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +--------------------------------+---+----+-----+-----------+
    |              Name              | FF| LUT| Bits| Const Bits|
    +--------------------------------+---+----+-----+-----------+
    |ap_reg_procdone_fft_config1_U0  |  1|   0|    1|          0|
    +--------------------------------+---+----+-----+-----------+
    |Total                           |  1|   0|    1|          0|
    +--------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|in_r_dout     |  in |   32|   ap_fifo  |     in_r     |    pointer   |
|in_r_empty_n  |  in |    1|   ap_fifo  |     in_r     |    pointer   |
|in_r_read     | out |    1|   ap_fifo  |     in_r     |    pointer   |
|out_r_din     | out |   32|   ap_fifo  |     out_r    |    pointer   |
|out_r_full_n  |  in |    1|   ap_fifo  |     out_r    |    pointer   |
|out_r_write   | out |    1|   ap_fifo  |     out_r    |    pointer   |
|ap_clk        |  in |    1| ap_ctrl_hs |  simple_fft  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |  simple_fft  | return value |
|ap_done       | out |    1| ap_ctrl_hs |  simple_fft  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |  simple_fft  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |  simple_fft  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |  simple_fft  | return value |
+--------------+-----+-----+------------+--------------+--------------+

