<module name="MMC1_SS_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="MMCSD1_SS_SS_ID_REV_REG" acronym="MMCSD1_SS_SS_ID_REV_REG" offset="0x0" width="32" description="The Subsystem ID and Revision Register contains the module ID, major, and minor revisions for the subsystem.">
    <bitfield id="MOD_ID" width="16" begin="31" end="16" resetval="0x6840" description="Module ID" range="" rwaccess="R"/>
    <bitfield id="RTL_VER" width="5" begin="15" end="11" resetval="0xX" description="RTL Version" range="" rwaccess="R"/>
    <bitfield id="MAJ_REV" width="3" begin="10" end="8" resetval="0x1" description="Major Version" range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom Version" range="" rwaccess="R"/>
    <bitfield id="MIN_REV" width="6" begin="5" end="0" resetval="0x0" description="Minor Version" range="" rwaccess="R"/>
  </register>
  <register id="MMCSD1_SS_CTL_CFG_1_REG" acronym="MMCSD1_SS_CTL_CFG_1_REG" offset="0x10" width="32" description="The Controller Config 1 Register contains various fields to control the configuration ports on the Host Controller.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TUNINGCOUNT" width="6" begin="29" end="24" resetval="0x20" description="Configures the number of Taps (Phases) of the RX clock that is supported." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ASYNCWKUPENA" width="1" begin="20" end="20" resetval="0x1" description="Determines the Wakeup Signal Generation Mode." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="19" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CQFMUL" width="4" begin="15" end="12" resetval="0x3" description="FMUL for the CQ Internal Timer Clock Frequency" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CQFVAL" width="10" begin="9" end="0" resetval="0xC8" description="FVAL for the CQ Internal Timer Clock Frequency" range="" rwaccess="RW"/>
  </register>
  <register id="MMCSD1_SS_CTL_CFG_2_REG" acronym="MMCSD1_SS_CTL_CFG_2_REG" offset="0x14" width="32" description="The Controller Config 2 Register contains various fields to control the configuration ports on the Host Controller. This register sets the LSB fields in the register inside the Host Controller.">
    <bitfield id="SLOTTYPE" width="2" begin="31" end="30" resetval="0x0" description="Slot Type Should be set based on the final product usage." range="" rwaccess="RW"/>
    <bitfield id="ASYNCHINTRSUPPORT" width="1" begin="29" end="29" resetval="0x1" description="Asynchronous Interrupt Support Suggested Value is 1h (The Core supports monitoring of Asynchronous Interrupt)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="28" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SUPPORT1P8VOLT" width="1" begin="26" end="26" resetval="0x1" description="1.8 V Support Suggested Value is 1h (The 1.8 Volt Switching is supported by Core)." range="" rwaccess="RW"/>
    <bitfield id="SUPPORT3P0VOLT" width="1" begin="25" end="25" resetval="0x1" description="3.0 V Support Should be set based on whether 3.0 V is supported on the SD Interface." range="" rwaccess="RW"/>
    <bitfield id="SUPPORT3P3VOLT" width="1" begin="24" end="24" resetval="0x1" description="3.3 V Support Suggested Value is 1h as the 3.3 V is the default voltage on the SD Interface." range="" rwaccess="RW"/>
    <bitfield id="SUSPRESSUPPORT" width="1" begin="23" end="23" resetval="0x1" description="Suspend/Resume Support Suggested Value is 1h (The Suspend/Resume is supported by Core)." range="" rwaccess="RW"/>
    <bitfield id="SDMASUPPORT" width="1" begin="22" end="22" resetval="0x1" description="SDMA Support Suggested Value is 1h (The SDMA is supported by Core)." range="" rwaccess="RW"/>
    <bitfield id="HIGHSPEEDSUPPORT" width="1" begin="21" end="21" resetval="0x1" description="High Speed Support Suggested Value is 1h (The High Speed mode is supported by Core)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="20" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ADMA2SUPPORT" width="1" begin="19" end="19" resetval="0x1" description="ADMA2 Support Suggested Value is 1h (The ADMA2 is supported by Core)." range="" rwaccess="RW"/>
    <bitfield id="SUPPORT8BIT" width="1" begin="18" end="18" resetval="0x0" description="8-bit Support for Embedded Device Suggested Value is 1h (The Core supports 8-bit Interface)." range="" rwaccess="RW"/>
    <bitfield id="MAXBLKLENGTH" width="2" begin="17" end="16" resetval="0x0" description="Max Block Length Maximum Block Length supported by the Core/Device." range="" rwaccess="RW"/>
    <bitfield id="BASECLKFREQ" width="8" begin="15" end="8" resetval="0xC8" description="Base Clock Frequency for SD Clock This is the frequency of the xin_clk." range="" rwaccess="RW"/>
    <bitfield id="TIMEOUTCLKUNIT" width="1" begin="7" end="7" resetval="0x0" description="Timeout Clock Unit Suggested Value is 0h (KHz)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TIMEOUTCLKFREQ" width="6" begin="5" end="0" resetval="0x1" description="Timeout Clock Frequency Suggested Value is 1 KHz." range="" rwaccess="RW"/>
  </register>
  <register id="MMCSD1_SS_CTL_CFG_3_REG" acronym="MMCSD1_SS_CTL_CFG_3_REG" offset="0x18" width="32" description="The Controller Config 3 Register contains various fields to control the configuration ports on the Host Controller. This register sets the MSB fields in the register inside the Host Controller.">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SUPPORT1P8VDD2" width="1" begin="28" end="28" resetval="0x1" description="1.8 V VDD2 Support" range="" rwaccess="RW"/>
    <bitfield id="ADMA3SUPPORT" width="1" begin="27" end="27" resetval="0x1" description="ADMA3 Support" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="26" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLOCKMULTIPLIER" width="8" begin="23" end="16" resetval="0x0" description="Clock Multiplier This field indicates clock multiplier value of programmable clock generator." range="" rwaccess="RW"/>
    <bitfield id="RETUNINGMODES" width="2" begin="15" end="14" resetval="0x0" description="Re-Tuning Modes Should be set to 0h as the Core supports only the Software Timer based Re-Tuning." range="" rwaccess="RW"/>
    <bitfield id="TUNINGFORSDR50" width="1" begin="13" end="13" resetval="0x0" description="Use Tuning for SDR50 This bit should be set if the application wants Tuning be used for SDR50 Modes." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="12" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RETUNINGTIMERCNT" width="4" begin="11" end="8" resetval="0x4" description="Timer Count for Re-Tuning This is the Timer Count for Re-Tuning Timer for Re-Tuning Mode 1 to 3." range="" rwaccess="RW"/>
    <bitfield id="TYPE4SUPPORT" width="1" begin="7" end="7" resetval="0x0" description="Driver Type 4 Support This bit should be set based on whether Driver Type 4 for 1.8 Signalling is supported or not." range="" rwaccess="RW"/>
    <bitfield id="DDRIVERSUPPORT" width="1" begin="6" end="6" resetval="0x0" description="Driver Type D Support This bit should be set based on whether Driver Type D for 1.8 Signalling is supported or not." range="" rwaccess="RW"/>
    <bitfield id="CDRIVERSUPPORT" width="1" begin="5" end="5" resetval="0x0" description="Driver Type C Support This bit should be set based on whether Driver Type C for 1.8 Signalling is supported or not." range="" rwaccess="RW"/>
    <bitfield id="ADRIVERSUPPORT" width="1" begin="4" end="4" resetval="0x0" description="Driver Type A Support This bit should be set based on whether Driver Type A for 1.8 Signalling is supported or not." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DDR50SUPPORT" width="1" begin="2" end="2" resetval="0x1" description="DDR50 Support Suggested Value is 1h (The Core supports DDR50 mode of operation)." range="" rwaccess="RW"/>
    <bitfield id="SDR104SUPPORT" width="1" begin="1" end="1" resetval="0x1" description="SDR104 Support." range="" rwaccess="RW"/>
    <bitfield id="SDR50SUPPORT" width="1" begin="0" end="0" resetval="0x1" description="SDR50 Support." range="" rwaccess="RW"/>
  </register>
  <register id="MMCSD1_SS_CTL_CFG_4_REG" acronym="MMCSD1_SS_CTL_CFG_4_REG" offset="0x1C" width="32" description="The Controller Config 4 Register contains various fields to control the configuration ports on the Host Controller. This register sets the LSB fields in the register inside the Host Controller.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MAXCURRENT1P8V" width="8" begin="23" end="16" resetval="0x0" description="Maximum Current For 1.8 V" range="" rwaccess="RW"/>
    <bitfield id="MAXCURRENT3P0V" width="8" begin="15" end="8" resetval="0x0" description="Maximum Current For 3.0 V" range="" rwaccess="RW"/>
    <bitfield id="MAXCURRENT3P3V" width="8" begin="7" end="0" resetval="0x0" description="Maximum Current For 3.3 V" range="" rwaccess="RW"/>
  </register>
  <register id="MMCSD1_SS_CTL_CFG_5_REG" acronym="MMCSD1_SS_CTL_CFG_5_REG" offset="0x20" width="32" description="The Controller Config 5 Register contains various fields to control the configuration ports on the Host Controller. This register sets the MSB fields in the register inside the Host Controller.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MAXCURRENTVDD2" width="8" begin="7" end="0" resetval="0x0" description="Maximum Current For 1.8 V (VDD2)" range="" rwaccess="RW"/>
  </register>
  <register id="MMCSD1_SS_CTL_CFG_6_REG" acronym="MMCSD1_SS_CTL_CFG_6_REG" offset="0x24" width="32" description="The Controller Config 6 Register contains various fields to control the configuration ports on the Host Controller. This register sets the fields in the Preset Values registers ( to ) for Initialization inside the Host Controller.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INITPRESETVAL" width="13" begin="12" end="0" resetval="0x100" description="Preset Value For Initialization" range="" rwaccess="RW"/>
  </register>
  <register id="MMCSD1_SS_CTL_CFG_7_REG" acronym="MMCSD1_SS_CTL_CFG_7_REG" offset="0x28" width="32" description="The Controller Config 7 Register contains various fields to control the configuration ports on the Host Controller. This register sets the fields in the Preset Values registers ( to ) for Default Speed inside the Host Controller.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DSPDPRESETVAL" width="13" begin="12" end="0" resetval="0x4" description="Preset Value For Default Speed" range="" rwaccess="RW"/>
  </register>
  <register id="MMCSD1_SS_CTL_CFG_8_REG" acronym="MMCSD1_SS_CTL_CFG_8_REG" offset="0x2C" width="32" description="The Controller Config 8 Register contains various fields to control the configuration ports on the Host Controller. This register sets the fields in the Preset Values registers ( to ) for High Speed inside the Host Controller.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSPDPRESETVAL" width="13" begin="12" end="0" resetval="0x2" description="Preset Value For High Speed" range="" rwaccess="RW"/>
  </register>
  <register id="MMCSD1_SS_CTL_CFG_9_REG" acronym="MMCSD1_SS_CTL_CFG_9_REG" offset="0x30" width="32" description="The Controller Config 9 Register contains various fields to control the configuration ports on the Host Controller. This register sets the fields in the Preset Values registers ( to ) for SDR12 inside the Host Controller.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SDR12PRESETVAL" width="13" begin="12" end="0" resetval="0x4" description="Preset Value For SDR12" range="" rwaccess="RW"/>
  </register>
  <register id="MMCSD1_SS_CTL_CFG_10_REG" acronym="MMCSD1_SS_CTL_CFG_10_REG" offset="0x34" width="32" description="The Controller Config 10 Register contains various fields to control the configuration ports on the Host Controller. This register sets the fields in the Preset Values registers ( to ) for SDR25 inside the Host Controller.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SDR25PRESETVAL" width="13" begin="12" end="0" resetval="0x2" description="Preset Value For SDR25" range="" rwaccess="RW"/>
  </register>
  <register id="MMCSD1_SS_CTL_CFG_11_REG" acronym="MMCSD1_SS_CTL_CFG_11_REG" offset="0x38" width="32" description="The Controller Config 11 Register contains various fields to control the configuration ports on the Host Controller. This register sets the fields in the Preset Values registers ( to ) for SDR50 inside the Host Controller.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SDR50PRESETVAL" width="13" begin="12" end="0" resetval="0x1" description="Preset Value For SDR50" range="" rwaccess="RW"/>
  </register>
  <register id="MMCSD1_SS_CTL_CFG_12_REG" acronym="MMCSD1_SS_CTL_CFG_12_REG" offset="0x3C" width="32" description="The Controller Config 12 Register contains various fields to control the configuration ports on the Host Controller. This register sets the fields in the Preset Values registers ( to ) for SDR104 inside the Host Controller.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SDR104PRESETVAL" width="13" begin="12" end="0" resetval="0x0" description="Preset Value For SDR104" range="" rwaccess="RW"/>
  </register>
  <register id="MMCSD1_SS_CTL_CFG_13_REG" acronym="MMCSD1_SS_CTL_CFG_13_REG" offset="0x40" width="32" description="The Controller Config 13 Register contains various fields to control the configuration ports on the Host Controller. This register sets the fields in the Preset Values registers ( to ) for DDR50 inside the Host Controller.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DDR50PRESETVAL" width="13" begin="12" end="0" resetval="0x2" description="Preset Value For DDR50" range="" rwaccess="RW"/>
  </register>
  <register id="MMCSD1_SS_CTL_STAT_1_REG" acronym="MMCSD1_SS_CTL_STAT_1_REG" offset="0x60" width="32" description="The Controller Status 1 Register contains various fields to reflect the status of the debug ports on the Host Controller.">
    <bitfield id="SDHC_CMDIDLE" width="1" begin="31" end="31" resetval="0x1" description="Idle signal to enable software to gate off the clocks" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DMADEBUGBUS" width="16" begin="15" end="0" resetval="0x0" description="DMA_CTRL Debug Bus" range="" rwaccess="R"/>
  </register>
  <register id="MMCSD1_SS_CTL_STAT_2_REG" acronym="MMCSD1_SS_CTL_STAT_2_REG" offset="0x64" width="32" description="The Controller Status 2 Register contains various fields to reflect the status of the debug ports on the Host Controller.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMDDEBUGBUS" width="16" begin="15" end="0" resetval="0x10" description="CMD_CTRL Debug Bus" range="" rwaccess="R"/>
  </register>
  <register id="MMCSD1_SS_CTL_STAT_3_REG" acronym="MMCSD1_SS_CTL_STAT_3_REG" offset="0x68" width="32" description="The Controller Status 3 Register contains various fields to reflect the status of the debug ports on the Host Controller.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TXDDEBUGBUS" width="16" begin="15" end="0" resetval="0x0" description="TXD_CTRL Debug Bus" range="" rwaccess="R"/>
  </register>
  <register id="MMCSD1_SS_CTL_STAT_4_REG" acronym="MMCSD1_SS_CTL_STAT_4_REG" offset="0x6C" width="32" description="The Controller Status 4 Register contains various fields to reflect the status of the debug ports on the Host Controller.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RXDDEBUGBUS0" width="16" begin="15" end="0" resetval="0x0" description="RXD_CTRL Debug Bus (SD CLK)" range="" rwaccess="R"/>
  </register>
  <register id="MMCSD1_SS_CTL_STAT_5_REG" acronym="MMCSD1_SS_CTL_STAT_5_REG" offset="0x70" width="32" description="The Controller Status 5 Register contains various fields to reflect the status of the debug ports on the Host Controller.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RXDDEBUGBUS1" width="16" begin="15" end="0" resetval="0x8" description="RXD_CTRL Debug Bus (RX CLK)" range="" rwaccess="R"/>
  </register>
  <register id="MMCSD1_SS_CTL_STAT_6_REG" acronym="MMCSD1_SS_CTL_STAT_6_REG" offset="0x74" width="32" description="The Controller Status 6 Register contains various fields to reflect the status of the debug ports on the Host Controller.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TUNDEBUGBUS" width="16" begin="15" end="0" resetval="0x0" description="TUN_CTRL Debug Bus" range="" rwaccess="R"/>
  </register>
  <register id="MMCSD1_SS_PHY_CTRL_1_REG" acronym="MMCSD1_SS_PHY_CTRL_1_REG" offset="0x100" width="32" description="The PHY Control 1 Register contains various fields to control the ports on the Host Controller PHY.">
    <bitfield id="IOMUX_ENABLE" width="1" begin="31" end="31" resetval="0x1" description="IO Mux Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="30" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="22" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="19" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DLL_TRM_ICP" width="4" begin="7" end="4" resetval="0x0" description="Analog DLL's Charge Pump Current Trim" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ENDLL" width="1" begin="1" end="1" resetval="0x0" description="Enable DLL" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="MMCSD1_SS_PHY_CTRL_2_REG" acronym="MMCSD1_SS_PHY_CTRL_2_REG" offset="0x104" width="32" description="The PHY Control 2 Register contains various fields to control the ports on the Host Controller PHY.">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OD_RELEASE_CMD" width="1" begin="28" end="28" resetval="0x0" description="Disable internal pull up resistor on CMD line in open drain mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="27" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OD_RELEASE_DAT" width="4" begin="19" end="16" resetval="0x0" description="Disable internal pull up resistor on DAT lines in open drain mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ODEN_CMD" width="1" begin="12" end="12" resetval="0x0" description="Open Drain Enable On CMD Line" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="11" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ODEN_DAT" width="4" begin="3" end="0" resetval="0x0" description="Open Drain Enable On DAT Lines" range="" rwaccess="RW"/>
  </register>
  <register id="MMCSD1_SS_PHY_CTRL_3_REG" acronym="MMCSD1_SS_PHY_CTRL_3_REG" offset="0x108" width="32" description="The PHY Control 3 Register contains various fields to control the ports on the Host Controller PHY.">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PU_CMD" width="1" begin="28" end="28" resetval="0x1" description="Internal Pull Select for CMD Line" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="27" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PU_DAT" width="4" begin="19" end="16" resetval="0xF" description="Internal Pull Select for DAT Lines" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REN_CMD" width="1" begin="12" end="12" resetval="0x1" description="Enable Internal Pull-up/Down Resistor on the CMD Line" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="11" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REN_DAT" width="4" begin="3" end="0" resetval="0xF" description="Enable Internal Pull-up/Down Resistor on the DAT Lines" range="" rwaccess="RW"/>
  </register>
  <register id="MMCSD1_SS_PHY_CTRL_4_REG" acronym="MMCSD1_SS_PHY_CTRL_4_REG" offset="0x10C" width="32" description="The PHY Control 4 Register contains various fields to control the ports on the Host Controller PHY.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OTAPDLYENA" width="1" begin="20" end="20" resetval="0x0" description="Output Tap Delay Enable Enables manual control of the TX clock tap delay, for clocking the final stage flops for maintaining Hold requirements on EMMC Interface." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="19" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OTAPDLYSEL" width="4" begin="15" end="12" resetval="0x0" description="Output Tap Delay Select Manual control of the TX clock tap delay for clocking the final stage flops for maintaining Hold requirements on EMMC Interface." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ITAPCHGWIN" width="1" begin="9" end="9" resetval="0x0" description="Input Tap Change Window It gets asserted by the controller while changing the ITAPDLYSEL bit field." range="" rwaccess="RW"/>
    <bitfield id="ITAPDLYENA" width="1" begin="8" end="8" resetval="0x0" description="Input Tap Delay Enable This is used for the manual control of the RX clock Tap Delay in non HS200/HS400 modes." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ITAPDLYSEL" width="5" begin="4" end="0" resetval="0x0" description="Input Tap Delay Select Manual control of the RX clock Tap Delay in the non HS200/HS400 modes." range="" rwaccess="RW"/>
  </register>
  <register id="MMCSD1_SS_PHY_CTRL_5_REG" acronym="MMCSD1_SS_PHY_CTRL_5_REG" offset="0x110" width="32" description="The PHY Control 5 Register contains various fields to control the ports on the Host Controller PHY.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SELDLYTXCLK" width="1" begin="17" end="17" resetval="0x0" description="Select the Delay chain based TX clock." range="" rwaccess="RW"/>
    <bitfield id="SELDLYRXCLK" width="1" begin="16" end="16" resetval="0x0" description="Select the Delay chain based RX clock." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SEL100" width="1" begin="9" end="9" resetval="0x0" description="Select 100 MHz for DLL" range="" rwaccess="RW"/>
    <bitfield id="SEL50" width="1" begin="8" end="8" resetval="0x0" description="Select 50 MHz for DLL" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKBUFSEL" width="3" begin="2" end="0" resetval="0x0" description="Clock Delay Buffer Select" range="" rwaccess="RW"/>
  </register>
  <register id="MMCSD1_SS_PHY_STAT_1_REG" acronym="MMCSD1_SS_PHY_STAT_1_REG" offset="0x130" width="32" description="The PHY Status 1 Register contains various fields to reflect the status of the Host Controller PHY ports.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DLLRDY" width="1" begin="0" end="0" resetval="0x0" description="DLL Ready" range="" rwaccess="R"/>
  </register>
</module>
