# DES IP Core Project

## Giá»›i thiá»‡u vá» dá»± Ã¡n

ÄÃ¢y lÃ  dá»± Ã¡n thiáº¿t káº¿ IP Core cho thuáº­t toÃ¡n mÃ£ hÃ³a DES (Data Encryption Standard) - má»™t trong nhá»¯ng thuáº­t toÃ¡n mÃ£ hÃ³a Ä‘á»‘i xá»©ng Ä‘Æ°á»£c sá»­ dá»¥ng rá»™ng rÃ£i. Dá»± Ã¡n Ä‘Æ°á»£c phÃ¡t triá»ƒn theo phÆ°Æ¡ng phÃ¡p tá»« trÃªn xuá»‘ng (top-down), báº¯t Ä‘áº§u tá»« viá»‡c triá»ƒn khai thuáº­t toÃ¡n báº±ng pháº§n má»m, sau Ä‘Ã³ chuyá»ƒn Ä‘á»•i thÃ nh thiáº¿t káº¿ pháº§n cá»©ng.

## TÃ¬nh tráº¡ng hiá»‡n táº¡i

### âœ… HoÃ n thÃ nh: Pháº§n má»m (Software Implementation)

ChÃºng tÃ´i Ä‘Ã£ hoÃ n thÃ nh viá»‡c triá»ƒn khai thuáº­t toÃ¡n DES báº±ng Python vá»›i cáº¥u trÃºc modular:

#### Cáº¥u trÃºc pháº§n má»m:
- **`DES.py`**: Module chÃ­nh triá»ƒn khai thuáº­t toÃ¡n DES
- **`Mixer.py`**: Xá»­ lÃ½ phÃ©p trá»™n dá»¯ liá»‡u trong cÃ¡c round
- **`PBox.py`**: Triá»ƒn khai cÃ¡c phÃ©p hoÃ¡n vá»‹ (Permutation Box)
- **`SBox.py`**: Triá»ƒn khai Substitution Box theo chuáº©n DES
- **`Round.py`**: Xá»­ lÃ½ logic cho má»—i round mÃ£ hÃ³a
- **`Swapper.py`** & **`NoneSwapper.py`**: Xá»­ lÃ½ viá»‡c hoÃ¡n Ä‘á»•i dá»¯ liá»‡u
- **`utils.py`**: CÃ¡c hÃ m tiá»‡n Ã­ch há»— trá»£

#### TÃ­nh nÄƒng Ä‘Ã£ triá»ƒn khai:
- âœ… MÃ£ hÃ³a/giáº£i mÃ£ sá»‘ nguyÃªn 64-bit
- âœ… MÃ£ hÃ³a/giáº£i mÃ£ chuá»—i kÃ½ tá»±
- âœ… Sinh khÃ³a con cho 16 round
- âœ… Táº¥t cáº£ cÃ¡c phÃ©p hoÃ¡n vá»‹ vÃ  thay tháº¿ theo chuáº©n DES
- âœ… Driver test Ä‘á»ƒ kiá»ƒm tra chá»©c nÄƒng

#### VÃ­ dá»¥ sá»­ dá»¥ng:
```python
from des import DES

# Khá»Ÿi táº¡o vá»›i khÃ³a
des = DES(key=193)

# MÃ£ hÃ³a sá»‘
number = 2014812094041914194
encrypted = des.encrypt_number(number)
decrypted = des.decrypt_number(encrypted)

print(f"Original: {number}")
print(f"Encrypted: {encrypted}")
print(f"Decrypted: {decrypted}")
```

### ðŸš§ Äang phÃ¡t triá»ƒn: Pháº§n cá»©ng (Hardware Implementation)
### ðŸ“‹ Káº¿ hoáº¡ch tiáº¿p theo

#### Giai Ä‘oáº¡n 1: HoÃ n thiá»‡n thiáº¿t káº¿ RTL
- [ ] HoÃ n thiá»‡n vÃ  tá»‘i Æ°u hÃ³a cÃ¡c module Verilog
- [ ] Thiáº¿t káº¿ datapath vÃ  control unit hoÃ n chá»‰nh
- [ ] Triá»ƒn khai pipeline Ä‘á»ƒ tÄƒng throughput
- [ ] Tá»‘i Æ°u hÃ³a diá»‡n tÃ­ch vÃ  cÃ´ng suáº¥t
- [ ] Verification vÃ  testing Ä‘áº§y Ä‘á»§

#### Giai Ä‘oáº¡n 2: Layout vÃ  Physical Design
- [ ] Floor planning
- [ ] Placement vÃ  routing
- [ ] Timing analysis vÃ  optimization
- [ ] Power analysis
- [ ] DRC (Design Rule Check) vÃ  LVS (Layout vs Schematic)
- [ ] Physical verification

#### Giai Ä‘oáº¡n 3: Integration vÃ  Testing
- [ ] Post-layout simulation
- [ ] Chip-level integration
- [ ] Package design
- [ ] Final testing vÃ  validation

## ThÃ´ng sá»‘ ká»¹ thuáº­t má»¥c tiÃªu

| ThÃ´ng sá»‘ | GiÃ¡ trá»‹ má»¥c tiÃªu |
|----------|------------------|
| Block size | 64 bit |
| Key size | 64 bit (56 bit effective) |
| Number of rounds | 16 |
| Throughput | > 1 Gbps |
| Frequency | > 100 MHz |
| Technology | 28nm/45nm |
| Power consumption | < 10 mW @ 100MHz |

## Cáº¥u trÃºc thÆ° má»¥c

```
DES/
â”œâ”€â”€ sw/                 # Software implementation
â”‚   â”œâ”€â”€ des/           # Python DES modules
â”‚   â””â”€â”€ driver.py      # Test driver
â”œâ”€â”€ hw/                # Hardware implementation
â”‚   â”œâ”€â”€ *.v           # Verilog modules
â”‚   â””â”€â”€ *_tb.v        # Testbenches
â””â”€â”€ README.md         # TÃ i liá»‡u nÃ y
```

## YÃªu cáº§u há»‡ thá»‘ng

### Pháº§n má»m:
- Python 3.6+
- CÃ¡c thÆ° viá»‡n Python cÆ¡ báº£n

### Pháº§n cá»©ng:
- Icarus Verilog hoáº·c ModelSim/QuestaSim
- GTKWave Ä‘á»ƒ xem waveform
- Synthesis tools (Synopsys Design Compiler, Cadence Genus, etc.)
- Layout tools (Cadence Innovus, Synopsys ICC2, etc.)

### TÃ i Liá»‡u Tham Kháº£o : 
- [https://page.math.tu-berlin.de/~kant/teaching/hess/krypto-ws2006/des.htm]
- [https://en.wikipedia.org/wiki/Data_Encryption_Standard]
- [https://nguyenquanicd.blogspot.com/2017/08/background-thuat-toan-ma-hoa-va-giai-ma.html]
- [https://nguyenquanicd.blogspot.com/2017/08/ip-core-loi-ip-ma-hoa-giai-ma-des.html]
- [https://nguyenquanicd.blogspot.com/2017/09/basic-knowledgebai-1-huong-dan-phan.html]
- [https://nguyenquanicd.blogspot.com/2017/09/basic-knowledgebai-2-huong-dan-phan.html]
- [https://nguyenquanicd.blogspot.com/2017/09/basic-knowledgebai-3-huong-dan-phan.html]
- [https://nguyenquanicd.blogspot.com/2017/09/basic-knowledgebai-4-huong-dan-phan.html]
- [https://nguyenquanicd.blogspot.com/2017/09/basic-knowledgebai-5-huong-dan-phan.html]
- https://www.academia.edu/download/52101727/A_Compact_FPGA_Implementation_of_Triple-20170310-22993-8x5uyz.pdf
