/*
 * dma_chain_test.c
 *
 * Test case demonstrating the usgae of DMA channels for transferring data 
 * between two memory locations. The two DMA channels are chained to each other.
 *
 * Copyright (C) 2009 Texas Instruments Incorporated - http://www.ti.com/ 
 * 
 * 
 *  Redistribution and use in source and binary forms, with or without 
 *  modification, are permitted provided that the following conditions 
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright 
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the 
 *    documentation and/or other materials provided with the   
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
*/

#include "common.h"

extern signed char   _srcBuff1[MAX_BUFFER_SIZE];
extern signed char   _srcBuff2[MAX_BUFFER_SIZE];
extern signed char   _dstBuff1[MAX_BUFFER_SIZE];
extern signed char   _dstBuff2[MAX_BUFFER_SIZE];

extern signed char *srcBuff1;
extern signed char *srcBuff2;
extern signed char *dstBuff1;
extern signed char *dstBuff2;


/**
 *  \brief   EDMA3 mem-to-mem data copy test case, using two DMA channels,
 *              chained to each other.
 *
 *  \param  acnt        [IN]      Number of bytes in an array
 *  \param  bcnt        [IN]      Number of arrays in a frame
 *  \param  ccnt        [IN]      Number of frames in a block
 *  \param  syncType    [IN]      Synchronization type (A/AB Sync)
 *
 *  \return  EDMA3_DRV_SOK or EDMA3_DRV Error Code
 */
EDMA3_DRV_Result edma3_test_with_chaining(
							EDMA3_DRV_Handle hEdma,
		                    unsigned int acnt,
		                    unsigned int bcnt,
		                    unsigned int ccnt,
		                    EDMA3_DRV_SyncType syncType)
    {
    EDMA3_DRV_ChainOptions chain = {EDMA3_DRV_TCCHEN_DIS,
                                    EDMA3_DRV_ITCCHEN_DIS,
                                    EDMA3_DRV_TCINTEN_DIS,
                                    EDMA3_DRV_ITCINTEN_DIS};
    EDMA3_DRV_Result result = EDMA3_DRV_SOK;
    unsigned int BRCnt = 0;
    int srcbidx = 0, desbidx = 0;
    int srccidx = 0, descidx = 0;
    unsigned int ch1Id = 0;
    unsigned int ch2Id = 0;
    unsigned int tcc1 = 0;
    unsigned int tcc2 = 0;
    int i;
    unsigned int numenabled = 0;
    unsigned int count;
    unsigned int Istestpassed1 = 0u;
    unsigned int Istestpassed2 = 0u;


    srcBuff1 = (signed char*) GLOBAL_ADDR(_srcBuff1);
    dstBuff1 = (signed char*) GLOBAL_ADDR(_dstBuff1);
    srcBuff2 = (signed char*) GLOBAL_ADDR(_srcBuff2);
    dstBuff2 = (signed char*) GLOBAL_ADDR(_dstBuff2);


    /* Initalize source and destination buffers */
    for (count = 0u; count < (acnt*bcnt*ccnt); count++)
        {
        srcBuff1[count] = (int)count+4;
        srcBuff2[count] = (int)count+4;
        /**
         * No need to initialize the destination buffer as it is being invalidated.
        dstBuff1[count] = initval;
        dstBuff2[count] = initval;
        */
        }


#ifdef EDMA3_ENABLE_DCACHE
    /*
    * Note: These functions are required if the buffer is in DDR.
    * For other cases, where buffer is NOT in DDR, user
    * may or may not require the below functions.
    */
    /* Flush the Source Buffers */
    if (result == EDMA3_DRV_SOK)
        {
        result = Edma3_CacheFlush((unsigned int)srcBuff1, (acnt*bcnt*ccnt));
        }
    if (result == EDMA3_DRV_SOK)
        {
        result = Edma3_CacheFlush((unsigned int)srcBuff2, (acnt*bcnt*ccnt));
        }

    /* Invalidate the Destination Buffers */
    if (result == EDMA3_DRV_SOK)
        {
        result = Edma3_CacheInvalidate((unsigned int)dstBuff1, (acnt*bcnt*ccnt));
        }
    if (result == EDMA3_DRV_SOK)
        {
        result = Edma3_CacheInvalidate((unsigned int)dstBuff2, (acnt*bcnt*ccnt));
        }
#endif  /* EDMA3_ENABLE_DCACHE */


    /* Set B count reload as B count. */
    BRCnt = bcnt;

    /* Setting up the SRC/DES Index */
    srcbidx = (int)acnt;
    desbidx = (int)acnt;

    if (syncType == EDMA3_DRV_SYNC_A)
        {
        /* A Sync Transfer Mode */
        srccidx = (int)acnt;
        descidx = (int)acnt;
        }
    else
        {
        /* AB Sync Transfer Mode */
        srccidx = ((int)acnt * (int)bcnt);
        descidx = ((int)acnt * (int)bcnt);
        }


    /* Transfer complete chaining enable. */
    chain.tcchEn = EDMA3_DRV_TCCHEN_EN;
    /* Intermediate transfer complete chaining enable. */
    chain.itcchEn = EDMA3_DRV_ITCCHEN_EN;
    /* Transfer complete interrupt is enabled. */
    chain.tcintEn = EDMA3_DRV_TCINTEN_EN;
    /* Intermediate transfer complete interrupt is disabled. */
    chain.itcintEn = EDMA3_DRV_ITCINTEN_DIS;


    /* Setup for Channel 1*/
    tcc1 = EDMA3_DRV_TCC_ANY;
    ch1Id = EDMA3_DRV_DMA_CHANNEL_ANY;

    if (result == EDMA3_DRV_SOK)
        {
        result = EDMA3_DRV_requestChannel (hEdma, &ch1Id, &tcc1,
                                            (EDMA3_RM_EventQueue)0,
                                            &callback1, NULL);
        }

    if (result == EDMA3_DRV_SOK)
        {
        result = EDMA3_DRV_setSrcParams (hEdma, ch1Id,
                                        (unsigned int)(srcBuff1),
                                        EDMA3_DRV_ADDR_MODE_INCR,
                                        EDMA3_DRV_W8BIT);
        }

    if (result == EDMA3_DRV_SOK)
        {
        result = EDMA3_DRV_setDestParams (hEdma, ch1Id,
                                            (unsigned int)(dstBuff1),
                                            EDMA3_DRV_ADDR_MODE_INCR,
                                            EDMA3_DRV_W8BIT);
        }

    if (result == EDMA3_DRV_SOK)
        {
        result = EDMA3_DRV_setSrcIndex (hEdma, ch1Id, srcbidx, srccidx);
        }

    if (result == EDMA3_DRV_SOK)
        {
        result = EDMA3_DRV_setDestIndex (hEdma, ch1Id, desbidx, descidx);
        }

    if (result == EDMA3_DRV_SOK)
        {
        if (syncType == EDMA3_DRV_SYNC_A)
            {
            result = EDMA3_DRV_setTransferParams (hEdma, ch1Id, acnt, bcnt,
                                                    ccnt,BRCnt,
                                                    EDMA3_DRV_SYNC_A);
            }
        else
            {
            /* AB Sync Transfer Mode */
            result = EDMA3_DRV_setTransferParams (hEdma, ch1Id, acnt, bcnt,
                                                    ccnt, BRCnt,
                                                    EDMA3_DRV_SYNC_AB);
            }
        }


    if (result == EDMA3_DRV_SOK)
        {
        /* Setup for Channel 2 */
        tcc2 = EDMA3_DRV_TCC_ANY;
        ch2Id = EDMA3_DRV_DMA_CHANNEL_ANY;

        result = EDMA3_DRV_requestChannel (hEdma, &ch2Id, &tcc2,
                                            (EDMA3_RM_EventQueue)0,
                                            &callback2, NULL);
        }

    if (result == EDMA3_DRV_SOK)
        {
        result = EDMA3_DRV_setSrcParams (hEdma, ch2Id, (unsigned int)(srcBuff2),
                                        EDMA3_DRV_ADDR_MODE_INCR,
                                        EDMA3_DRV_W8BIT);
        }

    if (result == EDMA3_DRV_SOK)
        {
        result = EDMA3_DRV_setDestParams (hEdma, ch2Id,
                                            (unsigned int)(dstBuff2),
                                            EDMA3_DRV_ADDR_MODE_INCR,
                                            EDMA3_DRV_W8BIT);
        }

    if (result == EDMA3_DRV_SOK)
        {
        result = EDMA3_DRV_setSrcIndex (hEdma, ch2Id, srcbidx, srccidx);
        }

    if (result == EDMA3_DRV_SOK)
        {
        result =  EDMA3_DRV_setDestIndex (hEdma, ch2Id, desbidx, descidx);
        }

    if (result == EDMA3_DRV_SOK)
        {
        if (syncType == EDMA3_DRV_SYNC_A)
            {
            result = EDMA3_DRV_setTransferParams (hEdma, ch2Id, acnt, bcnt,
                                                    ccnt, BRCnt,
                                                    EDMA3_DRV_SYNC_A);
            }
        else
            {
            /* AB Sync Transfer Mode */
            result = EDMA3_DRV_setTransferParams (hEdma, ch2Id, acnt, bcnt,
                                                    ccnt, BRCnt,
                                                    EDMA3_DRV_SYNC_AB);
            }
        }


    if (result == EDMA3_DRV_SOK)
        {
        /**
         * Enable the Transfer Completion Interrupt on the Chained Channel
         * (Ch 2).
         */
        result = EDMA3_DRV_setOptField (hEdma, ch2Id,
                                        EDMA3_DRV_OPT_FIELD_TCINTEN, 1u);
        }

    if (result == EDMA3_DRV_SOK)
        {
        /**
         * Enable the Intermediate Transfer Completion Interrupt on the
         * Chained Channel (Ch 2).
         */
        result = EDMA3_DRV_setOptField (hEdma, ch2Id,
                                        EDMA3_DRV_OPT_FIELD_ITCINTEN, 1u);
        }


    if (result == EDMA3_DRV_SOK)
        {
        /* Now chain the two channels together. */
        result = EDMA3_DRV_chainChannel(hEdma, ch1Id, ch2Id,
                                    (EDMA3_DRV_ChainOptions *)&chain);
        }


    /*Need to activate next param*/
    if (syncType == EDMA3_DRV_SYNC_A)
        {
        numenabled = bcnt * ccnt;
        }
    else
        {
        /* AB Sync Transfer Mode */
        numenabled = ccnt;
        }


    if (result == EDMA3_DRV_SOK)
        {
        for (i = 0; i < numenabled; i++)
            {
            irqRaised2 = 0;

            /*
             * Now enable the transfer for Master channel as many times
             * as calculated above.
             */
            result = EDMA3_DRV_enableTransfer (hEdma, ch1Id,
                                                EDMA3_DRV_TRIG_MODE_MANUAL);
            if (result != EDMA3_DRV_SOK)
                {
    #ifdef EDMA3_DRV_DEBUG
                EDMA3_DRV_PRINTF ("error from edma3_test_with_chaining\n\r\n");
    #endif  /* EDMA3_DRV_DEBUG */
                break;
                }


            /**
             * Transfer on the master channel (ch1Id) will finish after some
             * time.
             * Now, because of the enabling of intermediate chaining on channel
             * 1, after the transfer gets over, a sync event will be sent
             * to channel 2, which will trigger the transfer on it.
             * Also, Final and Intermediate Transfer Complete
             * Interrupts are enabled on channel 2, so we should wait for the
             * completion ISR on channel 2 first, before proceeding
             * ahead.
             */
            while (irqRaised2 == 0)
                {
                /* Wait for the Completion ISR on channel 2.
                 * You can insert your code here to do something
                 * meaningful.
				 */
                }

            /* Check the status of the completed transfer */
            if (irqRaised2 < 0)
                {
                /* Some error occured, break from the FOR loop. */
#ifdef EDMA3_DRV_DEBUG
                EDMA3_DRV_PRINTF ("\r\nedma3_test_with_chaining: Event Miss Occured!!!\r\n");
#endif  /* EDMA3_DRV_DEBUG */

                /* Clear the error bits first */
                result = EDMA3_DRV_clearErrorBits (hEdma, ch1Id);

                break;
                }
            }
        }


    if (result == EDMA3_DRV_SOK)
        {
        /* Match the Source and Destination Buffers. */
        if (result == EDMA3_DRV_SOK)
            {
            for (i = 0; i < (acnt*bcnt*ccnt); i++)
                {
                if (srcBuff1[i] != dstBuff1[i])
                    {
                    Istestpassed1 = 0;

        #ifdef EDMA3_DRV_DEBUG
                    EDMA3_DRV_PRINTF("edma3_test_with_chaining: Data write-read " \
                                    "matching FAILED at i = %d " \
                                    "(srcBuff1 -> dstBuff1)\r\n", i);
        #endif  /* EDMA3_DRV_DEBUG */
                    break;
                    }
                }
            if (i == (acnt*bcnt*ccnt))
                {
                Istestpassed1 = 1u;
                }


            for (i = 0; i < (acnt*bcnt*ccnt); i++)
                {
                if (srcBuff2[i] != dstBuff2[i])
                    {
                    Istestpassed2 = 0;

        #ifdef EDMA3_DRV_DEBUG
                    EDMA3_DRV_PRINTF("edma3_test_with_chaining: Data write-read " \
                                    "matching FAILED at i = %d " \
                                    "(srcBuff2 -> dstBuff2)\r\n", i);
        #endif  /* EDMA3_DRV_DEBUG */
                    break;
                    }
                }
            if (i == (acnt*bcnt*ccnt))
                {
                Istestpassed2 = 1u;
                }
            }


    if (result == EDMA3_DRV_SOK)
        {
        /* Free the previously allocated channels. */
        result = EDMA3_DRV_freeChannel (hEdma, ch1Id);
        if (result != EDMA3_DRV_SOK)
            {
#ifdef EDMA3_DRV_DEBUG
            EDMA3_DRV_PRINTF("edma3_test_with_chaining: EDMA3_DRV_freeChannel() for ch 1 FAILED, error code: %d\r\n", result);
#endif  /* EDMA3_DRV_DEBUG */
            }
        else
            {
            result = EDMA3_DRV_freeChannel (hEdma, ch2Id);
            if (result != EDMA3_DRV_SOK)
                {
#ifdef EDMA3_DRV_DEBUG
                EDMA3_DRV_PRINTF("edma3_test_with_chaining: EDMA3_DRV_freeChannel() for ch 2 FAILED, error code: %d\r\n", result);
#endif  /* EDMA3_DRV_DEBUG */
                }
            }
        }
    }


    if((Istestpassed1 == 1u) && (Istestpassed2 == 1u))
        {
#ifdef EDMA3_DRV_DEBUG
        EDMA3_DRV_PRINTF("edma3_test_with_chaining PASSED\r\n");
#endif  /* EDMA3_DRV_DEBUG */
        }
    else
        {
#ifdef EDMA3_DRV_DEBUG
        EDMA3_DRV_PRINTF("edma3_test_with_chaining FAILED\r\n");
#endif  /* EDMA3_DRV_DEBUG */
        result = ((EDMA3_DRV_SOK == result) ?
                                EDMA3_DATA_MISMATCH_ERROR : result);
        }


    return result;
    }

