
testttt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000296c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002a78  08002a78  00012a78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002a9c  08002a9c  00020040  2**0
                  CONTENTS
  4 .ARM          00000000  08002a9c  08002a9c  00020040  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002a9c  08002a9c  00020040  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002a9c  08002a9c  00012a9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002aa0  08002aa0  00012aa0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000040  20000000  08002aa4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c8  20000040  08002ae4  00020040  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000108  08002ae4  00020108  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY
 12 .debug_info   000099d9  00000000  00000000  00020069  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ac0  00000000  00000000  00029a42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a18  00000000  00000000  0002b508  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000930  00000000  00000000  0002bf20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000172aa  00000000  00000000  0002c850  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b472  00000000  00000000  00043afa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00085704  00000000  00000000  0004ef6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d4670  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002860  00000000  00000000  000d46c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000040 	.word	0x20000040
 8000128:	00000000 	.word	0x00000000
 800012c:	08002a60 	.word	0x08002a60

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000044 	.word	0x20000044
 8000148:	08002a60 	.word	0x08002a60

0800014c <fsm_for_input_processing>:
int trafficTimeTemp[2][3];

// =============================
// FSM chính xử lý nút nhấn
// =============================
void fsm_for_input_processing(void) {
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af00      	add	r7, sp, #0
    switch (mode) {
 8000152:	4b8d      	ldr	r3, [pc, #564]	; (8000388 <fsm_for_input_processing+0x23c>)
 8000154:	681b      	ldr	r3, [r3, #0]
 8000156:	2b00      	cmp	r3, #0
 8000158:	d002      	beq.n	8000160 <fsm_for_input_processing+0x14>
 800015a:	2b01      	cmp	r3, #1
 800015c:	d036      	beq.n	80001cc <fsm_for_input_processing+0x80>
                for (int j = 0; j < 3; j++)
                    trafficTimeBackup[i][j] = trafficTimeTemp[i][j];
        }
        break;
    }
}
 800015e:	e10f      	b.n	8000380 <fsm_for_input_processing+0x234>
        if (button_is_pressed(0)) {  // BTN1: chuyển sang chế độ chỉnh
 8000160:	2000      	movs	r0, #0
 8000162:	f000 f9bb 	bl	80004dc <button_is_pressed>
 8000166:	4603      	mov	r3, r0
 8000168:	2b00      	cmp	r3, #0
 800016a:	f000 8106 	beq.w	800037a <fsm_for_input_processing+0x22e>
            mode = 1;
 800016e:	4b86      	ldr	r3, [pc, #536]	; (8000388 <fsm_for_input_processing+0x23c>)
 8000170:	2201      	movs	r2, #1
 8000172:	601a      	str	r2, [r3, #0]
            edit_phase = 0;
 8000174:	4b85      	ldr	r3, [pc, #532]	; (800038c <fsm_for_input_processing+0x240>)
 8000176:	2200      	movs	r2, #0
 8000178:	601a      	str	r2, [r3, #0]
            for (int i = 0; i < 2; i++)
 800017a:	2300      	movs	r3, #0
 800017c:	60fb      	str	r3, [r7, #12]
 800017e:	e01d      	b.n	80001bc <fsm_for_input_processing+0x70>
                for (int j = 0; j < 3; j++)
 8000180:	2300      	movs	r3, #0
 8000182:	60bb      	str	r3, [r7, #8]
 8000184:	e014      	b.n	80001b0 <fsm_for_input_processing+0x64>
                    trafficTimeTemp[i][j] = trafficTimeBackup[i][j];
 8000186:	4982      	ldr	r1, [pc, #520]	; (8000390 <fsm_for_input_processing+0x244>)
 8000188:	68fa      	ldr	r2, [r7, #12]
 800018a:	4613      	mov	r3, r2
 800018c:	005b      	lsls	r3, r3, #1
 800018e:	4413      	add	r3, r2
 8000190:	68ba      	ldr	r2, [r7, #8]
 8000192:	4413      	add	r3, r2
 8000194:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8000198:	487e      	ldr	r0, [pc, #504]	; (8000394 <fsm_for_input_processing+0x248>)
 800019a:	68fa      	ldr	r2, [r7, #12]
 800019c:	4613      	mov	r3, r2
 800019e:	005b      	lsls	r3, r3, #1
 80001a0:	4413      	add	r3, r2
 80001a2:	68ba      	ldr	r2, [r7, #8]
 80001a4:	4413      	add	r3, r2
 80001a6:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
                for (int j = 0; j < 3; j++)
 80001aa:	68bb      	ldr	r3, [r7, #8]
 80001ac:	3301      	adds	r3, #1
 80001ae:	60bb      	str	r3, [r7, #8]
 80001b0:	68bb      	ldr	r3, [r7, #8]
 80001b2:	2b02      	cmp	r3, #2
 80001b4:	dde7      	ble.n	8000186 <fsm_for_input_processing+0x3a>
            for (int i = 0; i < 2; i++)
 80001b6:	68fb      	ldr	r3, [r7, #12]
 80001b8:	3301      	adds	r3, #1
 80001ba:	60fb      	str	r3, [r7, #12]
 80001bc:	68fb      	ldr	r3, [r7, #12]
 80001be:	2b01      	cmp	r3, #1
 80001c0:	ddde      	ble.n	8000180 <fsm_for_input_processing+0x34>
            mode_digit = trafficTimeBackup[0][0];
 80001c2:	4b73      	ldr	r3, [pc, #460]	; (8000390 <fsm_for_input_processing+0x244>)
 80001c4:	681b      	ldr	r3, [r3, #0]
 80001c6:	4a74      	ldr	r2, [pc, #464]	; (8000398 <fsm_for_input_processing+0x24c>)
 80001c8:	6013      	str	r3, [r2, #0]
        break;
 80001ca:	e0d6      	b.n	800037a <fsm_for_input_processing+0x22e>
        if (button_is_pressed(1)) {  // Nhấn ngắn → tăng 1
 80001cc:	2001      	movs	r0, #1
 80001ce:	f000 f985 	bl	80004dc <button_is_pressed>
 80001d2:	4603      	mov	r3, r0
 80001d4:	2b00      	cmp	r3, #0
 80001d6:	d014      	beq.n	8000202 <fsm_for_input_processing+0xb6>
            trafficTimeTemp[0][edit_phase]++;
 80001d8:	4b6c      	ldr	r3, [pc, #432]	; (800038c <fsm_for_input_processing+0x240>)
 80001da:	681b      	ldr	r3, [r3, #0]
 80001dc:	4a6d      	ldr	r2, [pc, #436]	; (8000394 <fsm_for_input_processing+0x248>)
 80001de:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001e2:	3201      	adds	r2, #1
 80001e4:	496b      	ldr	r1, [pc, #428]	; (8000394 <fsm_for_input_processing+0x248>)
 80001e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            mode_digit++;
 80001ea:	4b6b      	ldr	r3, [pc, #428]	; (8000398 <fsm_for_input_processing+0x24c>)
 80001ec:	681b      	ldr	r3, [r3, #0]
 80001ee:	3301      	adds	r3, #1
 80001f0:	4a69      	ldr	r2, [pc, #420]	; (8000398 <fsm_for_input_processing+0x24c>)
 80001f2:	6013      	str	r3, [r2, #0]
            if(mode_digit > 99) mode_digit = 5;
 80001f4:	4b68      	ldr	r3, [pc, #416]	; (8000398 <fsm_for_input_processing+0x24c>)
 80001f6:	681b      	ldr	r3, [r3, #0]
 80001f8:	2b63      	cmp	r3, #99	; 0x63
 80001fa:	dd02      	ble.n	8000202 <fsm_for_input_processing+0xb6>
 80001fc:	4b66      	ldr	r3, [pc, #408]	; (8000398 <fsm_for_input_processing+0x24c>)
 80001fe:	2205      	movs	r2, #5
 8000200:	601a      	str	r2, [r3, #0]
        if (button_is_pressed_1s(1)) {  // Giữ ≥ 1s → tăng 5 mỗi 1s
 8000202:	2001      	movs	r0, #1
 8000204:	f000 f988 	bl	8000518 <button_is_pressed_1s>
 8000208:	4603      	mov	r3, r0
 800020a:	2b00      	cmp	r3, #0
 800020c:	d016      	beq.n	800023c <fsm_for_input_processing+0xf0>
            trafficTimeTemp[0][edit_phase] += 5;
 800020e:	4b5f      	ldr	r3, [pc, #380]	; (800038c <fsm_for_input_processing+0x240>)
 8000210:	681b      	ldr	r3, [r3, #0]
 8000212:	4a60      	ldr	r2, [pc, #384]	; (8000394 <fsm_for_input_processing+0x248>)
 8000214:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000218:	4b5c      	ldr	r3, [pc, #368]	; (800038c <fsm_for_input_processing+0x240>)
 800021a:	681b      	ldr	r3, [r3, #0]
 800021c:	3205      	adds	r2, #5
 800021e:	495d      	ldr	r1, [pc, #372]	; (8000394 <fsm_for_input_processing+0x248>)
 8000220:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            mode_digit += 5;
 8000224:	4b5c      	ldr	r3, [pc, #368]	; (8000398 <fsm_for_input_processing+0x24c>)
 8000226:	681b      	ldr	r3, [r3, #0]
 8000228:	3305      	adds	r3, #5
 800022a:	4a5b      	ldr	r2, [pc, #364]	; (8000398 <fsm_for_input_processing+0x24c>)
 800022c:	6013      	str	r3, [r2, #0]
            if(mode_digit > 99) mode_digit = 5;
 800022e:	4b5a      	ldr	r3, [pc, #360]	; (8000398 <fsm_for_input_processing+0x24c>)
 8000230:	681b      	ldr	r3, [r3, #0]
 8000232:	2b63      	cmp	r3, #99	; 0x63
 8000234:	dd02      	ble.n	800023c <fsm_for_input_processing+0xf0>
 8000236:	4b58      	ldr	r3, [pc, #352]	; (8000398 <fsm_for_input_processing+0x24c>)
 8000238:	2205      	movs	r2, #5
 800023a:	601a      	str	r2, [r3, #0]
        if (trafficTimeTemp[0][edit_phase] > 99) {
 800023c:	4b53      	ldr	r3, [pc, #332]	; (800038c <fsm_for_input_processing+0x240>)
 800023e:	681b      	ldr	r3, [r3, #0]
 8000240:	4a54      	ldr	r2, [pc, #336]	; (8000394 <fsm_for_input_processing+0x248>)
 8000242:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000246:	2b63      	cmp	r3, #99	; 0x63
 8000248:	dd05      	ble.n	8000256 <fsm_for_input_processing+0x10a>
            trafficTimeTemp[0][edit_phase] = 5;
 800024a:	4b50      	ldr	r3, [pc, #320]	; (800038c <fsm_for_input_processing+0x240>)
 800024c:	681b      	ldr	r3, [r3, #0]
 800024e:	4a51      	ldr	r2, [pc, #324]	; (8000394 <fsm_for_input_processing+0x248>)
 8000250:	2105      	movs	r1, #5
 8000252:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        if (button_is_pressed(0)) {
 8000256:	2000      	movs	r0, #0
 8000258:	f000 f940 	bl	80004dc <button_is_pressed>
 800025c:	4603      	mov	r3, r0
 800025e:	2b00      	cmp	r3, #0
 8000260:	d01f      	beq.n	80002a2 <fsm_for_input_processing+0x156>
            edit_phase++;
 8000262:	4b4a      	ldr	r3, [pc, #296]	; (800038c <fsm_for_input_processing+0x240>)
 8000264:	681b      	ldr	r3, [r3, #0]
 8000266:	3301      	adds	r3, #1
 8000268:	4a48      	ldr	r2, [pc, #288]	; (800038c <fsm_for_input_processing+0x240>)
 800026a:	6013      	str	r3, [r2, #0]
            if (edit_phase > 2) {
 800026c:	4b47      	ldr	r3, [pc, #284]	; (800038c <fsm_for_input_processing+0x240>)
 800026e:	681b      	ldr	r3, [r3, #0]
 8000270:	2b02      	cmp	r3, #2
 8000272:	dd06      	ble.n	8000282 <fsm_for_input_processing+0x136>
                edit_phase = -1; // quay lại pha đỏ
 8000274:	4b45      	ldr	r3, [pc, #276]	; (800038c <fsm_for_input_processing+0x240>)
 8000276:	f04f 32ff 	mov.w	r2, #4294967295
 800027a:	601a      	str	r2, [r3, #0]
                mode = 0;
 800027c:	4b42      	ldr	r3, [pc, #264]	; (8000388 <fsm_for_input_processing+0x23c>)
 800027e:	2200      	movs	r2, #0
 8000280:	601a      	str	r2, [r3, #0]
            if(edit_phase == -1) mode_digit = 0;
 8000282:	4b42      	ldr	r3, [pc, #264]	; (800038c <fsm_for_input_processing+0x240>)
 8000284:	681b      	ldr	r3, [r3, #0]
 8000286:	f1b3 3fff 	cmp.w	r3, #4294967295
 800028a:	d103      	bne.n	8000294 <fsm_for_input_processing+0x148>
 800028c:	4b42      	ldr	r3, [pc, #264]	; (8000398 <fsm_for_input_processing+0x24c>)
 800028e:	2200      	movs	r2, #0
 8000290:	601a      	str	r2, [r3, #0]
 8000292:	e006      	b.n	80002a2 <fsm_for_input_processing+0x156>
            mode_digit = trafficTimeBackup[0][edit_phase];
 8000294:	4b3d      	ldr	r3, [pc, #244]	; (800038c <fsm_for_input_processing+0x240>)
 8000296:	681b      	ldr	r3, [r3, #0]
 8000298:	4a3d      	ldr	r2, [pc, #244]	; (8000390 <fsm_for_input_processing+0x244>)
 800029a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800029e:	4a3e      	ldr	r2, [pc, #248]	; (8000398 <fsm_for_input_processing+0x24c>)
 80002a0:	6013      	str	r3, [r2, #0]
        if (button_is_pressed(2)) {
 80002a2:	2002      	movs	r0, #2
 80002a4:	f000 f91a 	bl	80004dc <button_is_pressed>
 80002a8:	4603      	mov	r3, r0
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d067      	beq.n	800037e <fsm_for_input_processing+0x232>
        	if(edit_phase == 0)
 80002ae:	4b37      	ldr	r3, [pc, #220]	; (800038c <fsm_for_input_processing+0x240>)
 80002b0:	681b      	ldr	r3, [r3, #0]
 80002b2:	2b00      	cmp	r3, #0
 80002b4:	d117      	bne.n	80002e6 <fsm_for_input_processing+0x19a>
        		trafficTimeTemp[1][edit_phase] += trafficTimeTemp[0][edit_phase] - trafficTimeBackup[0][edit_phase];
 80002b6:	4b35      	ldr	r3, [pc, #212]	; (800038c <fsm_for_input_processing+0x240>)
 80002b8:	681b      	ldr	r3, [r3, #0]
 80002ba:	4a36      	ldr	r2, [pc, #216]	; (8000394 <fsm_for_input_processing+0x248>)
 80002bc:	3303      	adds	r3, #3
 80002be:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80002c2:	4b32      	ldr	r3, [pc, #200]	; (800038c <fsm_for_input_processing+0x240>)
 80002c4:	681b      	ldr	r3, [r3, #0]
 80002c6:	4a33      	ldr	r2, [pc, #204]	; (8000394 <fsm_for_input_processing+0x248>)
 80002c8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80002cc:	4b2f      	ldr	r3, [pc, #188]	; (800038c <fsm_for_input_processing+0x240>)
 80002ce:	681b      	ldr	r3, [r3, #0]
 80002d0:	482f      	ldr	r0, [pc, #188]	; (8000390 <fsm_for_input_processing+0x244>)
 80002d2:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80002d6:	1ad2      	subs	r2, r2, r3
 80002d8:	4b2c      	ldr	r3, [pc, #176]	; (800038c <fsm_for_input_processing+0x240>)
 80002da:	681b      	ldr	r3, [r3, #0]
 80002dc:	440a      	add	r2, r1
 80002de:	492d      	ldr	r1, [pc, #180]	; (8000394 <fsm_for_input_processing+0x248>)
 80002e0:	3303      	adds	r3, #3
 80002e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        	if(edit_phase == 1)
 80002e6:	4b29      	ldr	r3, [pc, #164]	; (800038c <fsm_for_input_processing+0x240>)
 80002e8:	681b      	ldr	r3, [r3, #0]
 80002ea:	2b01      	cmp	r3, #1
 80002ec:	d10f      	bne.n	800030e <fsm_for_input_processing+0x1c2>
        		trafficTimeTemp[1][2] += trafficTimeTemp[0][edit_phase] - trafficTimeBackup[0][edit_phase];
 80002ee:	4b29      	ldr	r3, [pc, #164]	; (8000394 <fsm_for_input_processing+0x248>)
 80002f0:	695a      	ldr	r2, [r3, #20]
 80002f2:	4b26      	ldr	r3, [pc, #152]	; (800038c <fsm_for_input_processing+0x240>)
 80002f4:	681b      	ldr	r3, [r3, #0]
 80002f6:	4927      	ldr	r1, [pc, #156]	; (8000394 <fsm_for_input_processing+0x248>)
 80002f8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80002fc:	4b23      	ldr	r3, [pc, #140]	; (800038c <fsm_for_input_processing+0x240>)
 80002fe:	681b      	ldr	r3, [r3, #0]
 8000300:	4823      	ldr	r0, [pc, #140]	; (8000390 <fsm_for_input_processing+0x244>)
 8000302:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8000306:	1acb      	subs	r3, r1, r3
 8000308:	4413      	add	r3, r2
 800030a:	4a22      	ldr	r2, [pc, #136]	; (8000394 <fsm_for_input_processing+0x248>)
 800030c:	6153      	str	r3, [r2, #20]
        	if(edit_phase == 2)
 800030e:	4b1f      	ldr	r3, [pc, #124]	; (800038c <fsm_for_input_processing+0x240>)
 8000310:	681b      	ldr	r3, [r3, #0]
 8000312:	2b02      	cmp	r3, #2
 8000314:	d10c      	bne.n	8000330 <fsm_for_input_processing+0x1e4>
        		trafficTimeTemp[1][1] = trafficTimeTemp[0][edit_phase] - trafficTimeBackup[0][edit_phase];
 8000316:	4b1d      	ldr	r3, [pc, #116]	; (800038c <fsm_for_input_processing+0x240>)
 8000318:	681b      	ldr	r3, [r3, #0]
 800031a:	4a1e      	ldr	r2, [pc, #120]	; (8000394 <fsm_for_input_processing+0x248>)
 800031c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000320:	4b1a      	ldr	r3, [pc, #104]	; (800038c <fsm_for_input_processing+0x240>)
 8000322:	681b      	ldr	r3, [r3, #0]
 8000324:	491a      	ldr	r1, [pc, #104]	; (8000390 <fsm_for_input_processing+0x244>)
 8000326:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800032a:	1ad3      	subs	r3, r2, r3
 800032c:	4a19      	ldr	r2, [pc, #100]	; (8000394 <fsm_for_input_processing+0x248>)
 800032e:	6113      	str	r3, [r2, #16]
            for (int i = 0; i < 2; i++)
 8000330:	2300      	movs	r3, #0
 8000332:	607b      	str	r3, [r7, #4]
 8000334:	e01d      	b.n	8000372 <fsm_for_input_processing+0x226>
                for (int j = 0; j < 3; j++)
 8000336:	2300      	movs	r3, #0
 8000338:	603b      	str	r3, [r7, #0]
 800033a:	e014      	b.n	8000366 <fsm_for_input_processing+0x21a>
                    trafficTimeBackup[i][j] = trafficTimeTemp[i][j];
 800033c:	4915      	ldr	r1, [pc, #84]	; (8000394 <fsm_for_input_processing+0x248>)
 800033e:	687a      	ldr	r2, [r7, #4]
 8000340:	4613      	mov	r3, r2
 8000342:	005b      	lsls	r3, r3, #1
 8000344:	4413      	add	r3, r2
 8000346:	683a      	ldr	r2, [r7, #0]
 8000348:	4413      	add	r3, r2
 800034a:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800034e:	4810      	ldr	r0, [pc, #64]	; (8000390 <fsm_for_input_processing+0x244>)
 8000350:	687a      	ldr	r2, [r7, #4]
 8000352:	4613      	mov	r3, r2
 8000354:	005b      	lsls	r3, r3, #1
 8000356:	4413      	add	r3, r2
 8000358:	683a      	ldr	r2, [r7, #0]
 800035a:	4413      	add	r3, r2
 800035c:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
                for (int j = 0; j < 3; j++)
 8000360:	683b      	ldr	r3, [r7, #0]
 8000362:	3301      	adds	r3, #1
 8000364:	603b      	str	r3, [r7, #0]
 8000366:	683b      	ldr	r3, [r7, #0]
 8000368:	2b02      	cmp	r3, #2
 800036a:	dde7      	ble.n	800033c <fsm_for_input_processing+0x1f0>
            for (int i = 0; i < 2; i++)
 800036c:	687b      	ldr	r3, [r7, #4]
 800036e:	3301      	adds	r3, #1
 8000370:	607b      	str	r3, [r7, #4]
 8000372:	687b      	ldr	r3, [r7, #4]
 8000374:	2b01      	cmp	r3, #1
 8000376:	ddde      	ble.n	8000336 <fsm_for_input_processing+0x1ea>
        break;
 8000378:	e001      	b.n	800037e <fsm_for_input_processing+0x232>
        break;
 800037a:	bf00      	nop
 800037c:	e000      	b.n	8000380 <fsm_for_input_processing+0x234>
        break;
 800037e:	bf00      	nop
}
 8000380:	bf00      	nop
 8000382:	3710      	adds	r7, #16
 8000384:	46bd      	mov	sp, r7
 8000386:	bd80      	pop	{r7, pc}
 8000388:	2000005c 	.word	0x2000005c
 800038c:	20000060 	.word	0x20000060
 8000390:	20000000 	.word	0x20000000
 8000394:	200000a4 	.word	0x200000a4
 8000398:	20000088 	.word	0x20000088

0800039c <button_reading>:
static uint16_t counterForButtonPress1s[N0_OF_BUTTONS];
static uint8_t flagForButtonPress1s[N0_OF_BUTTONS];      // =1 nếu giữ >1s
static uint8_t flagForButtonPressDetected[N0_OF_BUTTONS]; // =1 nếu nhấn 1 lần

// ======= Đọc nút nhấn (gọi mỗi 10ms trong timer interrupt) =======
void button_reading(void) {
 800039c:	b590      	push	{r4, r7, lr}
 800039e:	b083      	sub	sp, #12
 80003a0:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < N0_OF_BUTTONS; i++) {
 80003a2:	2300      	movs	r3, #0
 80003a4:	71fb      	strb	r3, [r7, #7]
 80003a6:	e07e      	b.n	80004a6 <button_reading+0x10a>
		// --- Đọc chân thực tế ---
		switch (i) {
 80003a8:	79fb      	ldrb	r3, [r7, #7]
 80003aa:	2b02      	cmp	r3, #2
 80003ac:	d01c      	beq.n	80003e8 <button_reading+0x4c>
 80003ae:	2b02      	cmp	r3, #2
 80003b0:	dc25      	bgt.n	80003fe <button_reading+0x62>
 80003b2:	2b00      	cmp	r3, #0
 80003b4:	d002      	beq.n	80003bc <button_reading+0x20>
 80003b6:	2b01      	cmp	r3, #1
 80003b8:	d00b      	beq.n	80003d2 <button_reading+0x36>
				break;
			case 2:
				debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(BTN3_GPIO_Port, BTN3_Pin);
				break;
			default:
				break;
 80003ba:	e020      	b.n	80003fe <button_reading+0x62>
				debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(BTN1_GPIO_Port, BTN1_Pin);
 80003bc:	79fc      	ldrb	r4, [r7, #7]
 80003be:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80003c2:	483d      	ldr	r0, [pc, #244]	; (80004b8 <button_reading+0x11c>)
 80003c4:	f001 fb20 	bl	8001a08 <HAL_GPIO_ReadPin>
 80003c8:	4603      	mov	r3, r0
 80003ca:	461a      	mov	r2, r3
 80003cc:	4b3b      	ldr	r3, [pc, #236]	; (80004bc <button_reading+0x120>)
 80003ce:	551a      	strb	r2, [r3, r4]
				break;
 80003d0:	e016      	b.n	8000400 <button_reading+0x64>
				debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(BTN2_GPIO_Port, BTN2_Pin);
 80003d2:	79fc      	ldrb	r4, [r7, #7]
 80003d4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80003d8:	4837      	ldr	r0, [pc, #220]	; (80004b8 <button_reading+0x11c>)
 80003da:	f001 fb15 	bl	8001a08 <HAL_GPIO_ReadPin>
 80003de:	4603      	mov	r3, r0
 80003e0:	461a      	mov	r2, r3
 80003e2:	4b36      	ldr	r3, [pc, #216]	; (80004bc <button_reading+0x120>)
 80003e4:	551a      	strb	r2, [r3, r4]
				break;
 80003e6:	e00b      	b.n	8000400 <button_reading+0x64>
				debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(BTN3_GPIO_Port, BTN3_Pin);
 80003e8:	79fc      	ldrb	r4, [r7, #7]
 80003ea:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80003ee:	4832      	ldr	r0, [pc, #200]	; (80004b8 <button_reading+0x11c>)
 80003f0:	f001 fb0a 	bl	8001a08 <HAL_GPIO_ReadPin>
 80003f4:	4603      	mov	r3, r0
 80003f6:	461a      	mov	r2, r3
 80003f8:	4b30      	ldr	r3, [pc, #192]	; (80004bc <button_reading+0x120>)
 80003fa:	551a      	strb	r2, [r3, r4]
				break;
 80003fc:	e000      	b.n	8000400 <button_reading+0x64>
				break;
 80003fe:	bf00      	nop
		}

		// --- Chống dội ---
		if (debounceButtonBuffer1[i] == debounceButtonBuffer2[i]) {
 8000400:	79fb      	ldrb	r3, [r7, #7]
 8000402:	4a2e      	ldr	r2, [pc, #184]	; (80004bc <button_reading+0x120>)
 8000404:	5cd2      	ldrb	r2, [r2, r3]
 8000406:	79fb      	ldrb	r3, [r7, #7]
 8000408:	492d      	ldr	r1, [pc, #180]	; (80004c0 <button_reading+0x124>)
 800040a:	5ccb      	ldrb	r3, [r1, r3]
 800040c:	429a      	cmp	r2, r3
 800040e:	d10b      	bne.n	8000428 <button_reading+0x8c>
			buttonBufferBefore[i] = buttonBuffer[i];
 8000410:	79fa      	ldrb	r2, [r7, #7]
 8000412:	79fb      	ldrb	r3, [r7, #7]
 8000414:	492b      	ldr	r1, [pc, #172]	; (80004c4 <button_reading+0x128>)
 8000416:	5c89      	ldrb	r1, [r1, r2]
 8000418:	4a2b      	ldr	r2, [pc, #172]	; (80004c8 <button_reading+0x12c>)
 800041a:	54d1      	strb	r1, [r2, r3]
			buttonBuffer[i] = debounceButtonBuffer1[i];
 800041c:	79fa      	ldrb	r2, [r7, #7]
 800041e:	79fb      	ldrb	r3, [r7, #7]
 8000420:	4926      	ldr	r1, [pc, #152]	; (80004bc <button_reading+0x120>)
 8000422:	5c89      	ldrb	r1, [r1, r2]
 8000424:	4a27      	ldr	r2, [pc, #156]	; (80004c4 <button_reading+0x128>)
 8000426:	54d1      	strb	r1, [r2, r3]
		}
		debounceButtonBuffer2[i] = debounceButtonBuffer1[i];
 8000428:	79fa      	ldrb	r2, [r7, #7]
 800042a:	79fb      	ldrb	r3, [r7, #7]
 800042c:	4923      	ldr	r1, [pc, #140]	; (80004bc <button_reading+0x120>)
 800042e:	5c89      	ldrb	r1, [r1, r2]
 8000430:	4a23      	ldr	r2, [pc, #140]	; (80004c0 <button_reading+0x124>)
 8000432:	54d1      	strb	r1, [r2, r3]

		// --- Kiểm tra nhấn 1 lần ---
		if (buttonBufferBefore[i] == BUTTON_IS_RELEASED && buttonBuffer[i] == BUTTON_IS_PRESSED) {
 8000434:	79fb      	ldrb	r3, [r7, #7]
 8000436:	4a24      	ldr	r2, [pc, #144]	; (80004c8 <button_reading+0x12c>)
 8000438:	5cd3      	ldrb	r3, [r2, r3]
 800043a:	2b01      	cmp	r3, #1
 800043c:	d108      	bne.n	8000450 <button_reading+0xb4>
 800043e:	79fb      	ldrb	r3, [r7, #7]
 8000440:	4a20      	ldr	r2, [pc, #128]	; (80004c4 <button_reading+0x128>)
 8000442:	5cd3      	ldrb	r3, [r2, r3]
 8000444:	2b00      	cmp	r3, #0
 8000446:	d103      	bne.n	8000450 <button_reading+0xb4>
			flagForButtonPressDetected[i] = 1;
 8000448:	79fb      	ldrb	r3, [r7, #7]
 800044a:	4a20      	ldr	r2, [pc, #128]	; (80004cc <button_reading+0x130>)
 800044c:	2101      	movs	r1, #1
 800044e:	54d1      	strb	r1, [r2, r3]
		}

		// --- Kiểm tra giữ lâu hơn 1s ---
		if (buttonBuffer[i] == BUTTON_IS_PRESSED) {
 8000450:	79fb      	ldrb	r3, [r7, #7]
 8000452:	4a1c      	ldr	r2, [pc, #112]	; (80004c4 <button_reading+0x128>)
 8000454:	5cd3      	ldrb	r3, [r2, r3]
 8000456:	2b00      	cmp	r3, #0
 8000458:	d119      	bne.n	800048e <button_reading+0xf2>
			if (counterForButtonPress1s[i] < DURATION_FOR_AUTO_INCREASING) {
 800045a:	79fb      	ldrb	r3, [r7, #7]
 800045c:	4a1c      	ldr	r2, [pc, #112]	; (80004d0 <button_reading+0x134>)
 800045e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000462:	2b63      	cmp	r3, #99	; 0x63
 8000464:	d809      	bhi.n	800047a <button_reading+0xde>
				counterForButtonPress1s[i]++;
 8000466:	79fb      	ldrb	r3, [r7, #7]
 8000468:	4a19      	ldr	r2, [pc, #100]	; (80004d0 <button_reading+0x134>)
 800046a:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800046e:	3201      	adds	r2, #1
 8000470:	b291      	uxth	r1, r2
 8000472:	4a17      	ldr	r2, [pc, #92]	; (80004d0 <button_reading+0x134>)
 8000474:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000478:	e012      	b.n	80004a0 <button_reading+0x104>
			} else {
				flagForButtonPress1s[i] = 1;
 800047a:	79fb      	ldrb	r3, [r7, #7]
 800047c:	4a15      	ldr	r2, [pc, #84]	; (80004d4 <button_reading+0x138>)
 800047e:	2101      	movs	r1, #1
 8000480:	54d1      	strb	r1, [r2, r3]
				HAL_GPIO_TogglePin(Led_red_GPIO_Port, Led_red_Pin);
 8000482:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000486:	4814      	ldr	r0, [pc, #80]	; (80004d8 <button_reading+0x13c>)
 8000488:	f001 faed 	bl	8001a66 <HAL_GPIO_TogglePin>
 800048c:	e008      	b.n	80004a0 <button_reading+0x104>
			}
		} else {
			counterForButtonPress1s[i] = 0;
 800048e:	79fb      	ldrb	r3, [r7, #7]
 8000490:	4a0f      	ldr	r2, [pc, #60]	; (80004d0 <button_reading+0x134>)
 8000492:	2100      	movs	r1, #0
 8000494:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			flagForButtonPress1s[i] = 0;
 8000498:	79fb      	ldrb	r3, [r7, #7]
 800049a:	4a0e      	ldr	r2, [pc, #56]	; (80004d4 <button_reading+0x138>)
 800049c:	2100      	movs	r1, #0
 800049e:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < N0_OF_BUTTONS; i++) {
 80004a0:	79fb      	ldrb	r3, [r7, #7]
 80004a2:	3301      	adds	r3, #1
 80004a4:	71fb      	strb	r3, [r7, #7]
 80004a6:	79fb      	ldrb	r3, [r7, #7]
 80004a8:	2b02      	cmp	r3, #2
 80004aa:	f67f af7d 	bls.w	80003a8 <button_reading+0xc>
		}
	}
}
 80004ae:	bf00      	nop
 80004b0:	bf00      	nop
 80004b2:	370c      	adds	r7, #12
 80004b4:	46bd      	mov	sp, r7
 80004b6:	bd90      	pop	{r4, r7, pc}
 80004b8:	40010800 	.word	0x40010800
 80004bc:	20000068 	.word	0x20000068
 80004c0:	2000006c 	.word	0x2000006c
 80004c4:	20000064 	.word	0x20000064
 80004c8:	20000070 	.word	0x20000070
 80004cc:	20000080 	.word	0x20000080
 80004d0:	20000074 	.word	0x20000074
 80004d4:	2000007c 	.word	0x2000007c
 80004d8:	40011000 	.word	0x40011000

080004dc <button_is_pressed>:

// ======= Hàm kiểm tra nhấn 1 lần (chỉ true đúng 1 chu kỳ đọc) =======
unsigned char button_is_pressed(uint8_t index) {
 80004dc:	b480      	push	{r7}
 80004de:	b083      	sub	sp, #12
 80004e0:	af00      	add	r7, sp, #0
 80004e2:	4603      	mov	r3, r0
 80004e4:	71fb      	strb	r3, [r7, #7]
	if (index >= N0_OF_BUTTONS) return 0;
 80004e6:	79fb      	ldrb	r3, [r7, #7]
 80004e8:	2b02      	cmp	r3, #2
 80004ea:	d901      	bls.n	80004f0 <button_is_pressed+0x14>
 80004ec:	2300      	movs	r3, #0
 80004ee:	e00b      	b.n	8000508 <button_is_pressed+0x2c>
	if (flagForButtonPressDetected[index]) {
 80004f0:	79fb      	ldrb	r3, [r7, #7]
 80004f2:	4a08      	ldr	r2, [pc, #32]	; (8000514 <button_is_pressed+0x38>)
 80004f4:	5cd3      	ldrb	r3, [r2, r3]
 80004f6:	2b00      	cmp	r3, #0
 80004f8:	d005      	beq.n	8000506 <button_is_pressed+0x2a>
		flagForButtonPressDetected[index] = 0; // reset sau khi đọc
 80004fa:	79fb      	ldrb	r3, [r7, #7]
 80004fc:	4a05      	ldr	r2, [pc, #20]	; (8000514 <button_is_pressed+0x38>)
 80004fe:	2100      	movs	r1, #0
 8000500:	54d1      	strb	r1, [r2, r3]
		return 1;
 8000502:	2301      	movs	r3, #1
 8000504:	e000      	b.n	8000508 <button_is_pressed+0x2c>
	}
	return 0;
 8000506:	2300      	movs	r3, #0
}
 8000508:	4618      	mov	r0, r3
 800050a:	370c      	adds	r7, #12
 800050c:	46bd      	mov	sp, r7
 800050e:	bc80      	pop	{r7}
 8000510:	4770      	bx	lr
 8000512:	bf00      	nop
 8000514:	20000080 	.word	0x20000080

08000518 <button_is_pressed_1s>:

// ======= Hàm kiểm tra giữ lâu > 1s =======
unsigned char button_is_pressed_1s(uint8_t index) {
 8000518:	b480      	push	{r7}
 800051a:	b083      	sub	sp, #12
 800051c:	af00      	add	r7, sp, #0
 800051e:	4603      	mov	r3, r0
 8000520:	71fb      	strb	r3, [r7, #7]
	if (index >= N0_OF_BUTTONS) return 0xFF;
 8000522:	79fb      	ldrb	r3, [r7, #7]
 8000524:	2b02      	cmp	r3, #2
 8000526:	d901      	bls.n	800052c <button_is_pressed_1s+0x14>
 8000528:	23ff      	movs	r3, #255	; 0xff
 800052a:	e007      	b.n	800053c <button_is_pressed_1s+0x24>
	return (flagForButtonPress1s[index] == 1);
 800052c:	79fb      	ldrb	r3, [r7, #7]
 800052e:	4a06      	ldr	r2, [pc, #24]	; (8000548 <button_is_pressed_1s+0x30>)
 8000530:	5cd3      	ldrb	r3, [r2, r3]
 8000532:	2b01      	cmp	r3, #1
 8000534:	bf0c      	ite	eq
 8000536:	2301      	moveq	r3, #1
 8000538:	2300      	movne	r3, #0
 800053a:	b2db      	uxtb	r3, r3
}
 800053c:	4618      	mov	r0, r3
 800053e:	370c      	adds	r7, #12
 8000540:	46bd      	mov	sp, r7
 8000542:	bc80      	pop	{r7}
 8000544:	4770      	bx	lr
 8000546:	bf00      	nop
 8000548:	2000007c 	.word	0x2000007c

0800054c <TurnOffMultiplex>:

static int curpos = 0;   // main
static int curpos2 = 0;  // sub

/* -------------------- Multiplex 7-segment -------------------- */
void TurnOffMultiplex(void) {
 800054c:	b580      	push	{r7, lr}
 800054e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
 8000550:	2201      	movs	r2, #1
 8000552:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000556:	4805      	ldr	r0, [pc, #20]	; (800056c <TurnOffMultiplex+0x20>)
 8000558:	f001 fa6d 	bl	8001a36 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 800055c:	2201      	movs	r2, #1
 800055e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000562:	4802      	ldr	r0, [pc, #8]	; (800056c <TurnOffMultiplex+0x20>)
 8000564:	f001 fa67 	bl	8001a36 <HAL_GPIO_WritePin>
}
 8000568:	bf00      	nop
 800056a:	bd80      	pop	{r7, pc}
 800056c:	40010800 	.word	0x40010800

08000570 <TurnOffMultiplex_mode>:

void TurnOffMultiplex_mode(void) {
 8000570:	b580      	push	{r7, lr}
 8000572:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 8000574:	2201      	movs	r2, #1
 8000576:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800057a:	4805      	ldr	r0, [pc, #20]	; (8000590 <TurnOffMultiplex_mode+0x20>)
 800057c:	f001 fa5b 	bl	8001a36 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 8000580:	2201      	movs	r2, #1
 8000582:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000586:	4802      	ldr	r0, [pc, #8]	; (8000590 <TurnOffMultiplex_mode+0x20>)
 8000588:	f001 fa55 	bl	8001a36 <HAL_GPIO_WritePin>
}
 800058c:	bf00      	nop
 800058e:	bd80      	pop	{r7, pc}
 8000590:	40010800 	.word	0x40010800

08000594 <DisplayMultiplex>:

void DisplayMultiplex(void) {
 8000594:	b580      	push	{r7, lr}
 8000596:	af00      	add	r7, sp, #0
    TurnOffMultiplex();
 8000598:	f7ff ffd8 	bl	800054c <TurnOffMultiplex>
    // Đảo EN0 và EN1
    if (pos7Seg == 0) HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 800059c:	4b11      	ldr	r3, [pc, #68]	; (80005e4 <DisplayMultiplex+0x50>)
 800059e:	781b      	ldrb	r3, [r3, #0]
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	d106      	bne.n	80005b2 <DisplayMultiplex+0x1e>
 80005a4:	2200      	movs	r2, #0
 80005a6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005aa:	480f      	ldr	r0, [pc, #60]	; (80005e8 <DisplayMultiplex+0x54>)
 80005ac:	f001 fa43 	bl	8001a36 <HAL_GPIO_WritePin>
 80005b0:	e005      	b.n	80005be <DisplayMultiplex+0x2a>
    else HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_RESET);
 80005b2:	2200      	movs	r2, #0
 80005b4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80005b8:	480b      	ldr	r0, [pc, #44]	; (80005e8 <DisplayMultiplex+0x54>)
 80005ba:	f001 fa3c 	bl	8001a36 <HAL_GPIO_WritePin>

    DisplayDigit(pos7Seg);
 80005be:	4b09      	ldr	r3, [pc, #36]	; (80005e4 <DisplayMultiplex+0x50>)
 80005c0:	781b      	ldrb	r3, [r3, #0]
 80005c2:	4618      	mov	r0, r3
 80005c4:	f000 f83e 	bl	8000644 <DisplayDigit>
    pos7Seg = (pos7Seg + 1) % 2;
 80005c8:	4b06      	ldr	r3, [pc, #24]	; (80005e4 <DisplayMultiplex+0x50>)
 80005ca:	781b      	ldrb	r3, [r3, #0]
 80005cc:	3301      	adds	r3, #1
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	f003 0301 	and.w	r3, r3, #1
 80005d4:	bfb8      	it	lt
 80005d6:	425b      	neglt	r3, r3
 80005d8:	b2da      	uxtb	r2, r3
 80005da:	4b02      	ldr	r3, [pc, #8]	; (80005e4 <DisplayMultiplex+0x50>)
 80005dc:	701a      	strb	r2, [r3, #0]
}
 80005de:	bf00      	nop
 80005e0:	bd80      	pop	{r7, pc}
 80005e2:	bf00      	nop
 80005e4:	20000083 	.word	0x20000083
 80005e8:	40010800 	.word	0x40010800

080005ec <DisplayMultiplex_mode>:

void DisplayMultiplex_mode(void) {
 80005ec:	b580      	push	{r7, lr}
 80005ee:	af00      	add	r7, sp, #0
    TurnOffMultiplex_mode();
 80005f0:	f7ff ffbe 	bl	8000570 <TurnOffMultiplex_mode>
    if (pos7Seg_mode == 0) HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);
 80005f4:	4b11      	ldr	r3, [pc, #68]	; (800063c <DisplayMultiplex_mode+0x50>)
 80005f6:	781b      	ldrb	r3, [r3, #0]
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	d106      	bne.n	800060a <DisplayMultiplex_mode+0x1e>
 80005fc:	2200      	movs	r2, #0
 80005fe:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000602:	480f      	ldr	r0, [pc, #60]	; (8000640 <DisplayMultiplex_mode+0x54>)
 8000604:	f001 fa17 	bl	8001a36 <HAL_GPIO_WritePin>
 8000608:	e005      	b.n	8000616 <DisplayMultiplex_mode+0x2a>
    else HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
 800060a:	2200      	movs	r2, #0
 800060c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000610:	480b      	ldr	r0, [pc, #44]	; (8000640 <DisplayMultiplex_mode+0x54>)
 8000612:	f001 fa10 	bl	8001a36 <HAL_GPIO_WritePin>

    DisplayDigit_mode(pos7Seg_mode);
 8000616:	4b09      	ldr	r3, [pc, #36]	; (800063c <DisplayMultiplex_mode+0x50>)
 8000618:	781b      	ldrb	r3, [r3, #0]
 800061a:	4618      	mov	r0, r3
 800061c:	f000 f980 	bl	8000920 <DisplayDigit_mode>
    pos7Seg_mode = (pos7Seg_mode + 1) % 2;
 8000620:	4b06      	ldr	r3, [pc, #24]	; (800063c <DisplayMultiplex_mode+0x50>)
 8000622:	781b      	ldrb	r3, [r3, #0]
 8000624:	3301      	adds	r3, #1
 8000626:	2b00      	cmp	r3, #0
 8000628:	f003 0301 	and.w	r3, r3, #1
 800062c:	bfb8      	it	lt
 800062e:	425b      	neglt	r3, r3
 8000630:	b2da      	uxtb	r2, r3
 8000632:	4b02      	ldr	r3, [pc, #8]	; (800063c <DisplayMultiplex_mode+0x50>)
 8000634:	701a      	strb	r2, [r3, #0]
}
 8000636:	bf00      	nop
 8000638:	bd80      	pop	{r7, pc}
 800063a:	bf00      	nop
 800063c:	20000084 	.word	0x20000084
 8000640:	40010800 	.word	0x40010800

08000644 <DisplayDigit>:

/* -------------------- Hiển thị 7-segment -------------------- */
void DisplayDigit(int pos) {
 8000644:	b580      	push	{r7, lr}
 8000646:	b084      	sub	sp, #16
 8000648:	af00      	add	r7, sp, #0
 800064a:	6078      	str	r0, [r7, #4]
    // Tắt tất cả LED
    HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, GPIO_PIN_SET);
 800064c:	2201      	movs	r2, #1
 800064e:	2101      	movs	r1, #1
 8000650:	48af      	ldr	r0, [pc, #700]	; (8000910 <DisplayDigit+0x2cc>)
 8000652:	f001 f9f0 	bl	8001a36 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, GPIO_PIN_SET);
 8000656:	2201      	movs	r2, #1
 8000658:	2102      	movs	r1, #2
 800065a:	48ad      	ldr	r0, [pc, #692]	; (8000910 <DisplayDigit+0x2cc>)
 800065c:	f001 f9eb 	bl	8001a36 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, GPIO_PIN_SET);
 8000660:	2201      	movs	r2, #1
 8000662:	2104      	movs	r1, #4
 8000664:	48aa      	ldr	r0, [pc, #680]	; (8000910 <DisplayDigit+0x2cc>)
 8000666:	f001 f9e6 	bl	8001a36 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, GPIO_PIN_SET);
 800066a:	2201      	movs	r2, #1
 800066c:	2108      	movs	r1, #8
 800066e:	48a8      	ldr	r0, [pc, #672]	; (8000910 <DisplayDigit+0x2cc>)
 8000670:	f001 f9e1 	bl	8001a36 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, GPIO_PIN_SET);
 8000674:	2201      	movs	r2, #1
 8000676:	2110      	movs	r1, #16
 8000678:	48a5      	ldr	r0, [pc, #660]	; (8000910 <DisplayDigit+0x2cc>)
 800067a:	f001 f9dc 	bl	8001a36 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, GPIO_PIN_SET);
 800067e:	2201      	movs	r2, #1
 8000680:	2120      	movs	r1, #32
 8000682:	48a3      	ldr	r0, [pc, #652]	; (8000910 <DisplayDigit+0x2cc>)
 8000684:	f001 f9d7 	bl	8001a36 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, GPIO_PIN_SET);
 8000688:	2201      	movs	r2, #1
 800068a:	2140      	movs	r1, #64	; 0x40
 800068c:	48a0      	ldr	r0, [pc, #640]	; (8000910 <DisplayDigit+0x2cc>)
 800068e:	f001 f9d2 	bl	8001a36 <HAL_GPIO_WritePin>

    int num = (pos == 0) ? trafficTime[0][curpos] / 10 : trafficTime[0][curpos] % 10;
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	2b00      	cmp	r3, #0
 8000696:	d10b      	bne.n	80006b0 <DisplayDigit+0x6c>
 8000698:	4b9e      	ldr	r3, [pc, #632]	; (8000914 <DisplayDigit+0x2d0>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	4a9e      	ldr	r2, [pc, #632]	; (8000918 <DisplayDigit+0x2d4>)
 800069e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80006a2:	4a9e      	ldr	r2, [pc, #632]	; (800091c <DisplayDigit+0x2d8>)
 80006a4:	fb82 1203 	smull	r1, r2, r2, r3
 80006a8:	1092      	asrs	r2, r2, #2
 80006aa:	17db      	asrs	r3, r3, #31
 80006ac:	1ad2      	subs	r2, r2, r3
 80006ae:	e00f      	b.n	80006d0 <DisplayDigit+0x8c>
 80006b0:	4b98      	ldr	r3, [pc, #608]	; (8000914 <DisplayDigit+0x2d0>)
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	4a98      	ldr	r2, [pc, #608]	; (8000918 <DisplayDigit+0x2d4>)
 80006b6:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80006ba:	4b98      	ldr	r3, [pc, #608]	; (800091c <DisplayDigit+0x2d8>)
 80006bc:	fb83 2301 	smull	r2, r3, r3, r1
 80006c0:	109a      	asrs	r2, r3, #2
 80006c2:	17cb      	asrs	r3, r1, #31
 80006c4:	1ad2      	subs	r2, r2, r3
 80006c6:	4613      	mov	r3, r2
 80006c8:	009b      	lsls	r3, r3, #2
 80006ca:	4413      	add	r3, r2
 80006cc:	005b      	lsls	r3, r3, #1
 80006ce:	1aca      	subs	r2, r1, r3
 80006d0:	60fa      	str	r2, [r7, #12]
 80006d2:	68fb      	ldr	r3, [r7, #12]
 80006d4:	2b09      	cmp	r3, #9
 80006d6:	f200 8116 	bhi.w	8000906 <DisplayDigit+0x2c2>
 80006da:	a201      	add	r2, pc, #4	; (adr r2, 80006e0 <DisplayDigit+0x9c>)
 80006dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006e0:	08000709 	.word	0x08000709
 80006e4:	08000747 	.word	0x08000747
 80006e8:	0800075d 	.word	0x0800075d
 80006ec:	08000791 	.word	0x08000791
 80006f0:	080007c5 	.word	0x080007c5
 80006f4:	080007ef 	.word	0x080007ef
 80006f8:	08000823 	.word	0x08000823
 80006fc:	08000861 	.word	0x08000861
 8000700:	08000881 	.word	0x08000881
 8000704:	080008c9 	.word	0x080008c9

    switch(num) {
        case 0: HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, GPIO_PIN_RESET);
 8000708:	2200      	movs	r2, #0
 800070a:	2101      	movs	r1, #1
 800070c:	4880      	ldr	r0, [pc, #512]	; (8000910 <DisplayDigit+0x2cc>)
 800070e:	f001 f992 	bl	8001a36 <HAL_GPIO_WritePin>
 8000712:	2200      	movs	r2, #0
 8000714:	2102      	movs	r1, #2
 8000716:	487e      	ldr	r0, [pc, #504]	; (8000910 <DisplayDigit+0x2cc>)
 8000718:	f001 f98d 	bl	8001a36 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, GPIO_PIN_RESET);
 800071c:	2200      	movs	r2, #0
 800071e:	2104      	movs	r1, #4
 8000720:	487b      	ldr	r0, [pc, #492]	; (8000910 <DisplayDigit+0x2cc>)
 8000722:	f001 f988 	bl	8001a36 <HAL_GPIO_WritePin>
 8000726:	2200      	movs	r2, #0
 8000728:	2108      	movs	r1, #8
 800072a:	4879      	ldr	r0, [pc, #484]	; (8000910 <DisplayDigit+0x2cc>)
 800072c:	f001 f983 	bl	8001a36 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, GPIO_PIN_RESET);
 8000730:	2200      	movs	r2, #0
 8000732:	2110      	movs	r1, #16
 8000734:	4876      	ldr	r0, [pc, #472]	; (8000910 <DisplayDigit+0x2cc>)
 8000736:	f001 f97e 	bl	8001a36 <HAL_GPIO_WritePin>
 800073a:	2200      	movs	r2, #0
 800073c:	2120      	movs	r1, #32
 800073e:	4874      	ldr	r0, [pc, #464]	; (8000910 <DisplayDigit+0x2cc>)
 8000740:	f001 f979 	bl	8001a36 <HAL_GPIO_WritePin>
                break;
 8000744:	e0e0      	b.n	8000908 <DisplayDigit+0x2c4>
        case 1: HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, GPIO_PIN_RESET); break;
 8000746:	2200      	movs	r2, #0
 8000748:	2102      	movs	r1, #2
 800074a:	4871      	ldr	r0, [pc, #452]	; (8000910 <DisplayDigit+0x2cc>)
 800074c:	f001 f973 	bl	8001a36 <HAL_GPIO_WritePin>
 8000750:	2200      	movs	r2, #0
 8000752:	2104      	movs	r1, #4
 8000754:	486e      	ldr	r0, [pc, #440]	; (8000910 <DisplayDigit+0x2cc>)
 8000756:	f001 f96e 	bl	8001a36 <HAL_GPIO_WritePin>
 800075a:	e0d5      	b.n	8000908 <DisplayDigit+0x2c4>
        case 2: HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, GPIO_PIN_RESET);
 800075c:	2200      	movs	r2, #0
 800075e:	2101      	movs	r1, #1
 8000760:	486b      	ldr	r0, [pc, #428]	; (8000910 <DisplayDigit+0x2cc>)
 8000762:	f001 f968 	bl	8001a36 <HAL_GPIO_WritePin>
 8000766:	2200      	movs	r2, #0
 8000768:	2102      	movs	r1, #2
 800076a:	4869      	ldr	r0, [pc, #420]	; (8000910 <DisplayDigit+0x2cc>)
 800076c:	f001 f963 	bl	8001a36 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, GPIO_PIN_RESET);
 8000770:	2200      	movs	r2, #0
 8000772:	2108      	movs	r1, #8
 8000774:	4866      	ldr	r0, [pc, #408]	; (8000910 <DisplayDigit+0x2cc>)
 8000776:	f001 f95e 	bl	8001a36 <HAL_GPIO_WritePin>
 800077a:	2200      	movs	r2, #0
 800077c:	2110      	movs	r1, #16
 800077e:	4864      	ldr	r0, [pc, #400]	; (8000910 <DisplayDigit+0x2cc>)
 8000780:	f001 f959 	bl	8001a36 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, GPIO_PIN_RESET); break;
 8000784:	2200      	movs	r2, #0
 8000786:	2140      	movs	r1, #64	; 0x40
 8000788:	4861      	ldr	r0, [pc, #388]	; (8000910 <DisplayDigit+0x2cc>)
 800078a:	f001 f954 	bl	8001a36 <HAL_GPIO_WritePin>
 800078e:	e0bb      	b.n	8000908 <DisplayDigit+0x2c4>
        case 3: HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, GPIO_PIN_RESET);
 8000790:	2200      	movs	r2, #0
 8000792:	2101      	movs	r1, #1
 8000794:	485e      	ldr	r0, [pc, #376]	; (8000910 <DisplayDigit+0x2cc>)
 8000796:	f001 f94e 	bl	8001a36 <HAL_GPIO_WritePin>
 800079a:	2200      	movs	r2, #0
 800079c:	2102      	movs	r1, #2
 800079e:	485c      	ldr	r0, [pc, #368]	; (8000910 <DisplayDigit+0x2cc>)
 80007a0:	f001 f949 	bl	8001a36 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, GPIO_PIN_RESET);
 80007a4:	2200      	movs	r2, #0
 80007a6:	2104      	movs	r1, #4
 80007a8:	4859      	ldr	r0, [pc, #356]	; (8000910 <DisplayDigit+0x2cc>)
 80007aa:	f001 f944 	bl	8001a36 <HAL_GPIO_WritePin>
 80007ae:	2200      	movs	r2, #0
 80007b0:	2108      	movs	r1, #8
 80007b2:	4857      	ldr	r0, [pc, #348]	; (8000910 <DisplayDigit+0x2cc>)
 80007b4:	f001 f93f 	bl	8001a36 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, GPIO_PIN_RESET); break;
 80007b8:	2200      	movs	r2, #0
 80007ba:	2140      	movs	r1, #64	; 0x40
 80007bc:	4854      	ldr	r0, [pc, #336]	; (8000910 <DisplayDigit+0x2cc>)
 80007be:	f001 f93a 	bl	8001a36 <HAL_GPIO_WritePin>
 80007c2:	e0a1      	b.n	8000908 <DisplayDigit+0x2c4>
        case 4: HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, GPIO_PIN_RESET);
 80007c4:	2200      	movs	r2, #0
 80007c6:	2102      	movs	r1, #2
 80007c8:	4851      	ldr	r0, [pc, #324]	; (8000910 <DisplayDigit+0x2cc>)
 80007ca:	f001 f934 	bl	8001a36 <HAL_GPIO_WritePin>
 80007ce:	2200      	movs	r2, #0
 80007d0:	2104      	movs	r1, #4
 80007d2:	484f      	ldr	r0, [pc, #316]	; (8000910 <DisplayDigit+0x2cc>)
 80007d4:	f001 f92f 	bl	8001a36 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, GPIO_PIN_RESET); break;
 80007d8:	2200      	movs	r2, #0
 80007da:	2120      	movs	r1, #32
 80007dc:	484c      	ldr	r0, [pc, #304]	; (8000910 <DisplayDigit+0x2cc>)
 80007de:	f001 f92a 	bl	8001a36 <HAL_GPIO_WritePin>
 80007e2:	2200      	movs	r2, #0
 80007e4:	2140      	movs	r1, #64	; 0x40
 80007e6:	484a      	ldr	r0, [pc, #296]	; (8000910 <DisplayDigit+0x2cc>)
 80007e8:	f001 f925 	bl	8001a36 <HAL_GPIO_WritePin>
 80007ec:	e08c      	b.n	8000908 <DisplayDigit+0x2c4>
        case 5: HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, GPIO_PIN_RESET);
 80007ee:	2200      	movs	r2, #0
 80007f0:	2101      	movs	r1, #1
 80007f2:	4847      	ldr	r0, [pc, #284]	; (8000910 <DisplayDigit+0x2cc>)
 80007f4:	f001 f91f 	bl	8001a36 <HAL_GPIO_WritePin>
 80007f8:	2200      	movs	r2, #0
 80007fa:	2104      	movs	r1, #4
 80007fc:	4844      	ldr	r0, [pc, #272]	; (8000910 <DisplayDigit+0x2cc>)
 80007fe:	f001 f91a 	bl	8001a36 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, GPIO_PIN_RESET);
 8000802:	2200      	movs	r2, #0
 8000804:	2108      	movs	r1, #8
 8000806:	4842      	ldr	r0, [pc, #264]	; (8000910 <DisplayDigit+0x2cc>)
 8000808:	f001 f915 	bl	8001a36 <HAL_GPIO_WritePin>
 800080c:	2200      	movs	r2, #0
 800080e:	2120      	movs	r1, #32
 8000810:	483f      	ldr	r0, [pc, #252]	; (8000910 <DisplayDigit+0x2cc>)
 8000812:	f001 f910 	bl	8001a36 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, GPIO_PIN_RESET); break;
 8000816:	2200      	movs	r2, #0
 8000818:	2140      	movs	r1, #64	; 0x40
 800081a:	483d      	ldr	r0, [pc, #244]	; (8000910 <DisplayDigit+0x2cc>)
 800081c:	f001 f90b 	bl	8001a36 <HAL_GPIO_WritePin>
 8000820:	e072      	b.n	8000908 <DisplayDigit+0x2c4>
        case 6: HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, GPIO_PIN_RESET);
 8000822:	2200      	movs	r2, #0
 8000824:	2101      	movs	r1, #1
 8000826:	483a      	ldr	r0, [pc, #232]	; (8000910 <DisplayDigit+0x2cc>)
 8000828:	f001 f905 	bl	8001a36 <HAL_GPIO_WritePin>
 800082c:	2200      	movs	r2, #0
 800082e:	2104      	movs	r1, #4
 8000830:	4837      	ldr	r0, [pc, #220]	; (8000910 <DisplayDigit+0x2cc>)
 8000832:	f001 f900 	bl	8001a36 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, GPIO_PIN_RESET);
 8000836:	2200      	movs	r2, #0
 8000838:	2108      	movs	r1, #8
 800083a:	4835      	ldr	r0, [pc, #212]	; (8000910 <DisplayDigit+0x2cc>)
 800083c:	f001 f8fb 	bl	8001a36 <HAL_GPIO_WritePin>
 8000840:	2200      	movs	r2, #0
 8000842:	2110      	movs	r1, #16
 8000844:	4832      	ldr	r0, [pc, #200]	; (8000910 <DisplayDigit+0x2cc>)
 8000846:	f001 f8f6 	bl	8001a36 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, GPIO_PIN_RESET); break;
 800084a:	2200      	movs	r2, #0
 800084c:	2120      	movs	r1, #32
 800084e:	4830      	ldr	r0, [pc, #192]	; (8000910 <DisplayDigit+0x2cc>)
 8000850:	f001 f8f1 	bl	8001a36 <HAL_GPIO_WritePin>
 8000854:	2200      	movs	r2, #0
 8000856:	2140      	movs	r1, #64	; 0x40
 8000858:	482d      	ldr	r0, [pc, #180]	; (8000910 <DisplayDigit+0x2cc>)
 800085a:	f001 f8ec 	bl	8001a36 <HAL_GPIO_WritePin>
 800085e:	e053      	b.n	8000908 <DisplayDigit+0x2c4>
        case 7: HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, GPIO_PIN_RESET);
 8000860:	2200      	movs	r2, #0
 8000862:	2101      	movs	r1, #1
 8000864:	482a      	ldr	r0, [pc, #168]	; (8000910 <DisplayDigit+0x2cc>)
 8000866:	f001 f8e6 	bl	8001a36 <HAL_GPIO_WritePin>
 800086a:	2200      	movs	r2, #0
 800086c:	2102      	movs	r1, #2
 800086e:	4828      	ldr	r0, [pc, #160]	; (8000910 <DisplayDigit+0x2cc>)
 8000870:	f001 f8e1 	bl	8001a36 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, GPIO_PIN_RESET); break;
 8000874:	2200      	movs	r2, #0
 8000876:	2104      	movs	r1, #4
 8000878:	4825      	ldr	r0, [pc, #148]	; (8000910 <DisplayDigit+0x2cc>)
 800087a:	f001 f8dc 	bl	8001a36 <HAL_GPIO_WritePin>
 800087e:	e043      	b.n	8000908 <DisplayDigit+0x2c4>
        case 8: HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, GPIO_PIN_RESET);
 8000880:	2200      	movs	r2, #0
 8000882:	2101      	movs	r1, #1
 8000884:	4822      	ldr	r0, [pc, #136]	; (8000910 <DisplayDigit+0x2cc>)
 8000886:	f001 f8d6 	bl	8001a36 <HAL_GPIO_WritePin>
 800088a:	2200      	movs	r2, #0
 800088c:	2102      	movs	r1, #2
 800088e:	4820      	ldr	r0, [pc, #128]	; (8000910 <DisplayDigit+0x2cc>)
 8000890:	f001 f8d1 	bl	8001a36 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, GPIO_PIN_RESET);
 8000894:	2200      	movs	r2, #0
 8000896:	2104      	movs	r1, #4
 8000898:	481d      	ldr	r0, [pc, #116]	; (8000910 <DisplayDigit+0x2cc>)
 800089a:	f001 f8cc 	bl	8001a36 <HAL_GPIO_WritePin>
 800089e:	2200      	movs	r2, #0
 80008a0:	2108      	movs	r1, #8
 80008a2:	481b      	ldr	r0, [pc, #108]	; (8000910 <DisplayDigit+0x2cc>)
 80008a4:	f001 f8c7 	bl	8001a36 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, GPIO_PIN_RESET);
 80008a8:	2200      	movs	r2, #0
 80008aa:	2110      	movs	r1, #16
 80008ac:	4818      	ldr	r0, [pc, #96]	; (8000910 <DisplayDigit+0x2cc>)
 80008ae:	f001 f8c2 	bl	8001a36 <HAL_GPIO_WritePin>
 80008b2:	2200      	movs	r2, #0
 80008b4:	2120      	movs	r1, #32
 80008b6:	4816      	ldr	r0, [pc, #88]	; (8000910 <DisplayDigit+0x2cc>)
 80008b8:	f001 f8bd 	bl	8001a36 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, GPIO_PIN_RESET); break;
 80008bc:	2200      	movs	r2, #0
 80008be:	2140      	movs	r1, #64	; 0x40
 80008c0:	4813      	ldr	r0, [pc, #76]	; (8000910 <DisplayDigit+0x2cc>)
 80008c2:	f001 f8b8 	bl	8001a36 <HAL_GPIO_WritePin>
 80008c6:	e01f      	b.n	8000908 <DisplayDigit+0x2c4>
        case 9: HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, GPIO_PIN_RESET);
 80008c8:	2200      	movs	r2, #0
 80008ca:	2101      	movs	r1, #1
 80008cc:	4810      	ldr	r0, [pc, #64]	; (8000910 <DisplayDigit+0x2cc>)
 80008ce:	f001 f8b2 	bl	8001a36 <HAL_GPIO_WritePin>
 80008d2:	2200      	movs	r2, #0
 80008d4:	2102      	movs	r1, #2
 80008d6:	480e      	ldr	r0, [pc, #56]	; (8000910 <DisplayDigit+0x2cc>)
 80008d8:	f001 f8ad 	bl	8001a36 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, GPIO_PIN_RESET);
 80008dc:	2200      	movs	r2, #0
 80008de:	2104      	movs	r1, #4
 80008e0:	480b      	ldr	r0, [pc, #44]	; (8000910 <DisplayDigit+0x2cc>)
 80008e2:	f001 f8a8 	bl	8001a36 <HAL_GPIO_WritePin>
 80008e6:	2200      	movs	r2, #0
 80008e8:	2108      	movs	r1, #8
 80008ea:	4809      	ldr	r0, [pc, #36]	; (8000910 <DisplayDigit+0x2cc>)
 80008ec:	f001 f8a3 	bl	8001a36 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, GPIO_PIN_RESET); break;
 80008f0:	2200      	movs	r2, #0
 80008f2:	2120      	movs	r1, #32
 80008f4:	4806      	ldr	r0, [pc, #24]	; (8000910 <DisplayDigit+0x2cc>)
 80008f6:	f001 f89e 	bl	8001a36 <HAL_GPIO_WritePin>
 80008fa:	2200      	movs	r2, #0
 80008fc:	2140      	movs	r1, #64	; 0x40
 80008fe:	4804      	ldr	r0, [pc, #16]	; (8000910 <DisplayDigit+0x2cc>)
 8000900:	f001 f899 	bl	8001a36 <HAL_GPIO_WritePin>
 8000904:	e000      	b.n	8000908 <DisplayDigit+0x2c4>
        default: break;
 8000906:	bf00      	nop
    }
}
 8000908:	bf00      	nop
 800090a:	3710      	adds	r7, #16
 800090c:	46bd      	mov	sp, r7
 800090e:	bd80      	pop	{r7, pc}
 8000910:	40010c00 	.word	0x40010c00
 8000914:	2000008c 	.word	0x2000008c
 8000918:	20000018 	.word	0x20000018
 800091c:	66666667 	.word	0x66666667

08000920 <DisplayDigit_mode>:

void DisplayDigit_mode(int pos) {
 8000920:	b580      	push	{r7, lr}
 8000922:	b084      	sub	sp, #16
 8000924:	af00      	add	r7, sp, #0
 8000926:	6078      	str	r0, [r7, #4]
    // Tắt tất cả LED
    HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_SET);
 8000928:	2201      	movs	r2, #1
 800092a:	2180      	movs	r1, #128	; 0x80
 800092c:	48c6      	ldr	r0, [pc, #792]	; (8000c48 <DisplayDigit_mode+0x328>)
 800092e:	f001 f882 	bl	8001a36 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_SET);
 8000932:	2201      	movs	r2, #1
 8000934:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000938:	48c3      	ldr	r0, [pc, #780]	; (8000c48 <DisplayDigit_mode+0x328>)
 800093a:	f001 f87c 	bl	8001a36 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_SET);
 800093e:	2201      	movs	r2, #1
 8000940:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000944:	48c0      	ldr	r0, [pc, #768]	; (8000c48 <DisplayDigit_mode+0x328>)
 8000946:	f001 f876 	bl	8001a36 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_SET);
 800094a:	2201      	movs	r2, #1
 800094c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000950:	48bd      	ldr	r0, [pc, #756]	; (8000c48 <DisplayDigit_mode+0x328>)
 8000952:	f001 f870 	bl	8001a36 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_SET);
 8000956:	2201      	movs	r2, #1
 8000958:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800095c:	48ba      	ldr	r0, [pc, #744]	; (8000c48 <DisplayDigit_mode+0x328>)
 800095e:	f001 f86a 	bl	8001a36 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_SET);
 8000962:	2201      	movs	r2, #1
 8000964:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000968:	48b7      	ldr	r0, [pc, #732]	; (8000c48 <DisplayDigit_mode+0x328>)
 800096a:	f001 f864 	bl	8001a36 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_SET);
 800096e:	2201      	movs	r2, #1
 8000970:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000974:	48b4      	ldr	r0, [pc, #720]	; (8000c48 <DisplayDigit_mode+0x328>)
 8000976:	f001 f85e 	bl	8001a36 <HAL_GPIO_WritePin>

    int num;
    if(pos == 0) num = mode_digit % 10;
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	2b00      	cmp	r3, #0
 800097e:	d10d      	bne.n	800099c <DisplayDigit_mode+0x7c>
 8000980:	4bb2      	ldr	r3, [pc, #712]	; (8000c4c <DisplayDigit_mode+0x32c>)
 8000982:	681a      	ldr	r2, [r3, #0]
 8000984:	4bb2      	ldr	r3, [pc, #712]	; (8000c50 <DisplayDigit_mode+0x330>)
 8000986:	fb83 1302 	smull	r1, r3, r3, r2
 800098a:	1099      	asrs	r1, r3, #2
 800098c:	17d3      	asrs	r3, r2, #31
 800098e:	1ac9      	subs	r1, r1, r3
 8000990:	460b      	mov	r3, r1
 8000992:	009b      	lsls	r3, r3, #2
 8000994:	440b      	add	r3, r1
 8000996:	005b      	lsls	r3, r3, #1
 8000998:	1ad3      	subs	r3, r2, r3
 800099a:	60fb      	str	r3, [r7, #12]
    if(pos == 1) num = mode_digit / 10;
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	2b01      	cmp	r3, #1
 80009a0:	d108      	bne.n	80009b4 <DisplayDigit_mode+0x94>
 80009a2:	4baa      	ldr	r3, [pc, #680]	; (8000c4c <DisplayDigit_mode+0x32c>)
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	4aaa      	ldr	r2, [pc, #680]	; (8000c50 <DisplayDigit_mode+0x330>)
 80009a8:	fb82 1203 	smull	r1, r2, r2, r3
 80009ac:	1092      	asrs	r2, r2, #2
 80009ae:	17db      	asrs	r3, r3, #31
 80009b0:	1ad3      	subs	r3, r2, r3
 80009b2:	60fb      	str	r3, [r7, #12]
 80009b4:	68fb      	ldr	r3, [r7, #12]
 80009b6:	2b09      	cmp	r3, #9
 80009b8:	f200 8140 	bhi.w	8000c3c <DisplayDigit_mode+0x31c>
 80009bc:	a201      	add	r2, pc, #4	; (adr r2, 80009c4 <DisplayDigit_mode+0xa4>)
 80009be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009c2:	bf00      	nop
 80009c4:	080009ed 	.word	0x080009ed
 80009c8:	08000a35 	.word	0x08000a35
 80009cc:	08000a4f 	.word	0x08000a4f
 80009d0:	08000a8b 	.word	0x08000a8b
 80009d4:	08000ac7 	.word	0x08000ac7
 80009d8:	08000af9 	.word	0x08000af9
 80009dc:	08000b35 	.word	0x08000b35
 80009e0:	08000b7d 	.word	0x08000b7d
 80009e4:	08000ba1 	.word	0x08000ba1
 80009e8:	08000bf5 	.word	0x08000bf5

    switch(num) {
        case 0: HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 80009ec:	2200      	movs	r2, #0
 80009ee:	2180      	movs	r1, #128	; 0x80
 80009f0:	4895      	ldr	r0, [pc, #596]	; (8000c48 <DisplayDigit_mode+0x328>)
 80009f2:	f001 f820 	bl	8001a36 <HAL_GPIO_WritePin>
 80009f6:	2200      	movs	r2, #0
 80009f8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009fc:	4892      	ldr	r0, [pc, #584]	; (8000c48 <DisplayDigit_mode+0x328>)
 80009fe:	f001 f81a 	bl	8001a36 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_RESET);
 8000a02:	2200      	movs	r2, #0
 8000a04:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a08:	488f      	ldr	r0, [pc, #572]	; (8000c48 <DisplayDigit_mode+0x328>)
 8000a0a:	f001 f814 	bl	8001a36 <HAL_GPIO_WritePin>
 8000a0e:	2200      	movs	r2, #0
 8000a10:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a14:	488c      	ldr	r0, [pc, #560]	; (8000c48 <DisplayDigit_mode+0x328>)
 8000a16:	f001 f80e 	bl	8001a36 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_RESET); break;
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a20:	4889      	ldr	r0, [pc, #548]	; (8000c48 <DisplayDigit_mode+0x328>)
 8000a22:	f001 f808 	bl	8001a36 <HAL_GPIO_WritePin>
 8000a26:	2200      	movs	r2, #0
 8000a28:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a2c:	4886      	ldr	r0, [pc, #536]	; (8000c48 <DisplayDigit_mode+0x328>)
 8000a2e:	f001 f802 	bl	8001a36 <HAL_GPIO_WritePin>
 8000a32:	e104      	b.n	8000c3e <DisplayDigit_mode+0x31e>
        case 1: HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET); break;
 8000a34:	2200      	movs	r2, #0
 8000a36:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a3a:	4883      	ldr	r0, [pc, #524]	; (8000c48 <DisplayDigit_mode+0x328>)
 8000a3c:	f000 fffb 	bl	8001a36 <HAL_GPIO_WritePin>
 8000a40:	2200      	movs	r2, #0
 8000a42:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a46:	4880      	ldr	r0, [pc, #512]	; (8000c48 <DisplayDigit_mode+0x328>)
 8000a48:	f000 fff5 	bl	8001a36 <HAL_GPIO_WritePin>
 8000a4c:	e0f7      	b.n	8000c3e <DisplayDigit_mode+0x31e>
        case 2: HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 8000a4e:	2200      	movs	r2, #0
 8000a50:	2180      	movs	r1, #128	; 0x80
 8000a52:	487d      	ldr	r0, [pc, #500]	; (8000c48 <DisplayDigit_mode+0x328>)
 8000a54:	f000 ffef 	bl	8001a36 <HAL_GPIO_WritePin>
 8000a58:	2200      	movs	r2, #0
 8000a5a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a5e:	487a      	ldr	r0, [pc, #488]	; (8000c48 <DisplayDigit_mode+0x328>)
 8000a60:	f000 ffe9 	bl	8001a36 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_RESET);
 8000a64:	2200      	movs	r2, #0
 8000a66:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a6a:	4877      	ldr	r0, [pc, #476]	; (8000c48 <DisplayDigit_mode+0x328>)
 8000a6c:	f000 ffe3 	bl	8001a36 <HAL_GPIO_WritePin>
 8000a70:	2200      	movs	r2, #0
 8000a72:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a76:	4874      	ldr	r0, [pc, #464]	; (8000c48 <DisplayDigit_mode+0x328>)
 8000a78:	f000 ffdd 	bl	8001a36 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_RESET); break;
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a82:	4871      	ldr	r0, [pc, #452]	; (8000c48 <DisplayDigit_mode+0x328>)
 8000a84:	f000 ffd7 	bl	8001a36 <HAL_GPIO_WritePin>
 8000a88:	e0d9      	b.n	8000c3e <DisplayDigit_mode+0x31e>
        case 3: HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	2180      	movs	r1, #128	; 0x80
 8000a8e:	486e      	ldr	r0, [pc, #440]	; (8000c48 <DisplayDigit_mode+0x328>)
 8000a90:	f000 ffd1 	bl	8001a36 <HAL_GPIO_WritePin>
 8000a94:	2200      	movs	r2, #0
 8000a96:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a9a:	486b      	ldr	r0, [pc, #428]	; (8000c48 <DisplayDigit_mode+0x328>)
 8000a9c:	f000 ffcb 	bl	8001a36 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_RESET);
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000aa6:	4868      	ldr	r0, [pc, #416]	; (8000c48 <DisplayDigit_mode+0x328>)
 8000aa8:	f000 ffc5 	bl	8001a36 <HAL_GPIO_WritePin>
 8000aac:	2200      	movs	r2, #0
 8000aae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ab2:	4865      	ldr	r0, [pc, #404]	; (8000c48 <DisplayDigit_mode+0x328>)
 8000ab4:	f000 ffbf 	bl	8001a36 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_RESET); break;
 8000ab8:	2200      	movs	r2, #0
 8000aba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000abe:	4862      	ldr	r0, [pc, #392]	; (8000c48 <DisplayDigit_mode+0x328>)
 8000ac0:	f000 ffb9 	bl	8001a36 <HAL_GPIO_WritePin>
 8000ac4:	e0bb      	b.n	8000c3e <DisplayDigit_mode+0x31e>
        case 4: HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000acc:	485e      	ldr	r0, [pc, #376]	; (8000c48 <DisplayDigit_mode+0x328>)
 8000ace:	f000 ffb2 	bl	8001a36 <HAL_GPIO_WritePin>
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ad8:	485b      	ldr	r0, [pc, #364]	; (8000c48 <DisplayDigit_mode+0x328>)
 8000ada:	f000 ffac 	bl	8001a36 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_RESET); break;
 8000ade:	2200      	movs	r2, #0
 8000ae0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ae4:	4858      	ldr	r0, [pc, #352]	; (8000c48 <DisplayDigit_mode+0x328>)
 8000ae6:	f000 ffa6 	bl	8001a36 <HAL_GPIO_WritePin>
 8000aea:	2200      	movs	r2, #0
 8000aec:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000af0:	4855      	ldr	r0, [pc, #340]	; (8000c48 <DisplayDigit_mode+0x328>)
 8000af2:	f000 ffa0 	bl	8001a36 <HAL_GPIO_WritePin>
 8000af6:	e0a2      	b.n	8000c3e <DisplayDigit_mode+0x31e>
        case 5: HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 8000af8:	2200      	movs	r2, #0
 8000afa:	2180      	movs	r1, #128	; 0x80
 8000afc:	4852      	ldr	r0, [pc, #328]	; (8000c48 <DisplayDigit_mode+0x328>)
 8000afe:	f000 ff9a 	bl	8001a36 <HAL_GPIO_WritePin>
 8000b02:	2200      	movs	r2, #0
 8000b04:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b08:	484f      	ldr	r0, [pc, #316]	; (8000c48 <DisplayDigit_mode+0x328>)
 8000b0a:	f000 ff94 	bl	8001a36 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_RESET);
 8000b0e:	2200      	movs	r2, #0
 8000b10:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b14:	484c      	ldr	r0, [pc, #304]	; (8000c48 <DisplayDigit_mode+0x328>)
 8000b16:	f000 ff8e 	bl	8001a36 <HAL_GPIO_WritePin>
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b20:	4849      	ldr	r0, [pc, #292]	; (8000c48 <DisplayDigit_mode+0x328>)
 8000b22:	f000 ff88 	bl	8001a36 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_RESET); break;
 8000b26:	2200      	movs	r2, #0
 8000b28:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b2c:	4846      	ldr	r0, [pc, #280]	; (8000c48 <DisplayDigit_mode+0x328>)
 8000b2e:	f000 ff82 	bl	8001a36 <HAL_GPIO_WritePin>
 8000b32:	e084      	b.n	8000c3e <DisplayDigit_mode+0x31e>
        case 6: HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 8000b34:	2200      	movs	r2, #0
 8000b36:	2180      	movs	r1, #128	; 0x80
 8000b38:	4843      	ldr	r0, [pc, #268]	; (8000c48 <DisplayDigit_mode+0x328>)
 8000b3a:	f000 ff7c 	bl	8001a36 <HAL_GPIO_WritePin>
 8000b3e:	2200      	movs	r2, #0
 8000b40:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b44:	4840      	ldr	r0, [pc, #256]	; (8000c48 <DisplayDigit_mode+0x328>)
 8000b46:	f000 ff76 	bl	8001a36 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_RESET);
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b50:	483d      	ldr	r0, [pc, #244]	; (8000c48 <DisplayDigit_mode+0x328>)
 8000b52:	f000 ff70 	bl	8001a36 <HAL_GPIO_WritePin>
 8000b56:	2200      	movs	r2, #0
 8000b58:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b5c:	483a      	ldr	r0, [pc, #232]	; (8000c48 <DisplayDigit_mode+0x328>)
 8000b5e:	f000 ff6a 	bl	8001a36 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_RESET); break;
 8000b62:	2200      	movs	r2, #0
 8000b64:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b68:	4837      	ldr	r0, [pc, #220]	; (8000c48 <DisplayDigit_mode+0x328>)
 8000b6a:	f000 ff64 	bl	8001a36 <HAL_GPIO_WritePin>
 8000b6e:	2200      	movs	r2, #0
 8000b70:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b74:	4834      	ldr	r0, [pc, #208]	; (8000c48 <DisplayDigit_mode+0x328>)
 8000b76:	f000 ff5e 	bl	8001a36 <HAL_GPIO_WritePin>
 8000b7a:	e060      	b.n	8000c3e <DisplayDigit_mode+0x31e>
        case 7: HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	2180      	movs	r1, #128	; 0x80
 8000b80:	4831      	ldr	r0, [pc, #196]	; (8000c48 <DisplayDigit_mode+0x328>)
 8000b82:	f000 ff58 	bl	8001a36 <HAL_GPIO_WritePin>
 8000b86:	2200      	movs	r2, #0
 8000b88:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b8c:	482e      	ldr	r0, [pc, #184]	; (8000c48 <DisplayDigit_mode+0x328>)
 8000b8e:	f000 ff52 	bl	8001a36 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET); break;
 8000b92:	2200      	movs	r2, #0
 8000b94:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b98:	482b      	ldr	r0, [pc, #172]	; (8000c48 <DisplayDigit_mode+0x328>)
 8000b9a:	f000 ff4c 	bl	8001a36 <HAL_GPIO_WritePin>
 8000b9e:	e04e      	b.n	8000c3e <DisplayDigit_mode+0x31e>
        case 8: HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	2180      	movs	r1, #128	; 0x80
 8000ba4:	4828      	ldr	r0, [pc, #160]	; (8000c48 <DisplayDigit_mode+0x328>)
 8000ba6:	f000 ff46 	bl	8001a36 <HAL_GPIO_WritePin>
 8000baa:	2200      	movs	r2, #0
 8000bac:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000bb0:	4825      	ldr	r0, [pc, #148]	; (8000c48 <DisplayDigit_mode+0x328>)
 8000bb2:	f000 ff40 	bl	8001a36 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_RESET);
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000bbc:	4822      	ldr	r0, [pc, #136]	; (8000c48 <DisplayDigit_mode+0x328>)
 8000bbe:	f000 ff3a 	bl	8001a36 <HAL_GPIO_WritePin>
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000bc8:	481f      	ldr	r0, [pc, #124]	; (8000c48 <DisplayDigit_mode+0x328>)
 8000bca:	f000 ff34 	bl	8001a36 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_RESET);
 8000bce:	2200      	movs	r2, #0
 8000bd0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000bd4:	481c      	ldr	r0, [pc, #112]	; (8000c48 <DisplayDigit_mode+0x328>)
 8000bd6:	f000 ff2e 	bl	8001a36 <HAL_GPIO_WritePin>
 8000bda:	2200      	movs	r2, #0
 8000bdc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000be0:	4819      	ldr	r0, [pc, #100]	; (8000c48 <DisplayDigit_mode+0x328>)
 8000be2:	f000 ff28 	bl	8001a36 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_RESET); break;
 8000be6:	2200      	movs	r2, #0
 8000be8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bec:	4816      	ldr	r0, [pc, #88]	; (8000c48 <DisplayDigit_mode+0x328>)
 8000bee:	f000 ff22 	bl	8001a36 <HAL_GPIO_WritePin>
 8000bf2:	e024      	b.n	8000c3e <DisplayDigit_mode+0x31e>
        case 9: HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	2180      	movs	r1, #128	; 0x80
 8000bf8:	4813      	ldr	r0, [pc, #76]	; (8000c48 <DisplayDigit_mode+0x328>)
 8000bfa:	f000 ff1c 	bl	8001a36 <HAL_GPIO_WritePin>
 8000bfe:	2200      	movs	r2, #0
 8000c00:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c04:	4810      	ldr	r0, [pc, #64]	; (8000c48 <DisplayDigit_mode+0x328>)
 8000c06:	f000 ff16 	bl	8001a36 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_RESET);
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c10:	480d      	ldr	r0, [pc, #52]	; (8000c48 <DisplayDigit_mode+0x328>)
 8000c12:	f000 ff10 	bl	8001a36 <HAL_GPIO_WritePin>
 8000c16:	2200      	movs	r2, #0
 8000c18:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c1c:	480a      	ldr	r0, [pc, #40]	; (8000c48 <DisplayDigit_mode+0x328>)
 8000c1e:	f000 ff0a 	bl	8001a36 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_RESET); break;
 8000c22:	2200      	movs	r2, #0
 8000c24:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c28:	4807      	ldr	r0, [pc, #28]	; (8000c48 <DisplayDigit_mode+0x328>)
 8000c2a:	f000 ff04 	bl	8001a36 <HAL_GPIO_WritePin>
 8000c2e:	2200      	movs	r2, #0
 8000c30:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c34:	4804      	ldr	r0, [pc, #16]	; (8000c48 <DisplayDigit_mode+0x328>)
 8000c36:	f000 fefe 	bl	8001a36 <HAL_GPIO_WritePin>
 8000c3a:	e000      	b.n	8000c3e <DisplayDigit_mode+0x31e>
        default: break;
 8000c3c:	bf00      	nop
    }
}
 8000c3e:	bf00      	nop
 8000c40:	3710      	adds	r7, #16
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bd80      	pop	{r7, pc}
 8000c46:	bf00      	nop
 8000c48:	40010c00 	.word	0x40010c00
 8000c4c:	20000088 	.word	0x20000088
 8000c50:	66666667 	.word	0x66666667

08000c54 <resetTrafficTime>:

/* -------------------- Traffic light logic -------------------- */
void resetTrafficTime() {
 8000c54:	b480      	push	{r7}
 8000c56:	b083      	sub	sp, #12
 8000c58:	af00      	add	r7, sp, #0
	for(int i = 0; i < 2 ; i++)
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	607b      	str	r3, [r7, #4]
 8000c5e:	e01d      	b.n	8000c9c <resetTrafficTime+0x48>
    for(int j=0;j<3;j++) trafficTime[i][j] = trafficTimeBackup[i][j];
 8000c60:	2300      	movs	r3, #0
 8000c62:	603b      	str	r3, [r7, #0]
 8000c64:	e014      	b.n	8000c90 <resetTrafficTime+0x3c>
 8000c66:	4914      	ldr	r1, [pc, #80]	; (8000cb8 <resetTrafficTime+0x64>)
 8000c68:	687a      	ldr	r2, [r7, #4]
 8000c6a:	4613      	mov	r3, r2
 8000c6c:	005b      	lsls	r3, r3, #1
 8000c6e:	4413      	add	r3, r2
 8000c70:	683a      	ldr	r2, [r7, #0]
 8000c72:	4413      	add	r3, r2
 8000c74:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8000c78:	4810      	ldr	r0, [pc, #64]	; (8000cbc <resetTrafficTime+0x68>)
 8000c7a:	687a      	ldr	r2, [r7, #4]
 8000c7c:	4613      	mov	r3, r2
 8000c7e:	005b      	lsls	r3, r3, #1
 8000c80:	4413      	add	r3, r2
 8000c82:	683a      	ldr	r2, [r7, #0]
 8000c84:	4413      	add	r3, r2
 8000c86:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
 8000c8a:	683b      	ldr	r3, [r7, #0]
 8000c8c:	3301      	adds	r3, #1
 8000c8e:	603b      	str	r3, [r7, #0]
 8000c90:	683b      	ldr	r3, [r7, #0]
 8000c92:	2b02      	cmp	r3, #2
 8000c94:	dde7      	ble.n	8000c66 <resetTrafficTime+0x12>
	for(int i = 0; i < 2 ; i++)
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	3301      	adds	r3, #1
 8000c9a:	607b      	str	r3, [r7, #4]
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	2b01      	cmp	r3, #1
 8000ca0:	ddde      	ble.n	8000c60 <resetTrafficTime+0xc>
    curpos = 0;
 8000ca2:	4b07      	ldr	r3, [pc, #28]	; (8000cc0 <resetTrafficTime+0x6c>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	601a      	str	r2, [r3, #0]
    curpos2 = 0;
 8000ca8:	4b06      	ldr	r3, [pc, #24]	; (8000cc4 <resetTrafficTime+0x70>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	601a      	str	r2, [r3, #0]
}
 8000cae:	bf00      	nop
 8000cb0:	370c      	adds	r7, #12
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bc80      	pop	{r7}
 8000cb6:	4770      	bx	lr
 8000cb8:	20000000 	.word	0x20000000
 8000cbc:	20000018 	.word	0x20000018
 8000cc0:	2000008c 	.word	0x2000008c
 8000cc4:	20000090 	.word	0x20000090

08000cc8 <updateTrafficTime>:

void updateTrafficTime(void) {
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	af00      	add	r7, sp, #0
    // main
    if(trafficTime[0][curpos]>0) trafficTime[0][curpos]--;
 8000ccc:	4b26      	ldr	r3, [pc, #152]	; (8000d68 <updateTrafficTime+0xa0>)
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	4a26      	ldr	r2, [pc, #152]	; (8000d6c <updateTrafficTime+0xa4>)
 8000cd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	dd08      	ble.n	8000cec <updateTrafficTime+0x24>
 8000cda:	4b23      	ldr	r3, [pc, #140]	; (8000d68 <updateTrafficTime+0xa0>)
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	4a23      	ldr	r2, [pc, #140]	; (8000d6c <updateTrafficTime+0xa4>)
 8000ce0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000ce4:	3a01      	subs	r2, #1
 8000ce6:	4921      	ldr	r1, [pc, #132]	; (8000d6c <updateTrafficTime+0xa4>)
 8000ce8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if(trafficTime[0][curpos]<=0) {
 8000cec:	4b1e      	ldr	r3, [pc, #120]	; (8000d68 <updateTrafficTime+0xa0>)
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	4a1e      	ldr	r2, [pc, #120]	; (8000d6c <updateTrafficTime+0xa4>)
 8000cf2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	dc04      	bgt.n	8000d04 <updateTrafficTime+0x3c>
        curpos++;
 8000cfa:	4b1b      	ldr	r3, [pc, #108]	; (8000d68 <updateTrafficTime+0xa0>)
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	3301      	adds	r3, #1
 8000d00:	4a19      	ldr	r2, [pc, #100]	; (8000d68 <updateTrafficTime+0xa0>)
 8000d02:	6013      	str	r3, [r2, #0]
    }

    // sub
    if(trafficTime[1][curpos2]>0) trafficTime[1][curpos2]--;
 8000d04:	4b1a      	ldr	r3, [pc, #104]	; (8000d70 <updateTrafficTime+0xa8>)
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	4a18      	ldr	r2, [pc, #96]	; (8000d6c <updateTrafficTime+0xa4>)
 8000d0a:	3303      	adds	r3, #3
 8000d0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	dd0a      	ble.n	8000d2a <updateTrafficTime+0x62>
 8000d14:	4b16      	ldr	r3, [pc, #88]	; (8000d70 <updateTrafficTime+0xa8>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	4914      	ldr	r1, [pc, #80]	; (8000d6c <updateTrafficTime+0xa4>)
 8000d1a:	1cda      	adds	r2, r3, #3
 8000d1c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000d20:	3a01      	subs	r2, #1
 8000d22:	4912      	ldr	r1, [pc, #72]	; (8000d6c <updateTrafficTime+0xa4>)
 8000d24:	3303      	adds	r3, #3
 8000d26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

    if(trafficTime[1][curpos2]<=0) {
 8000d2a:	4b11      	ldr	r3, [pc, #68]	; (8000d70 <updateTrafficTime+0xa8>)
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	4a0f      	ldr	r2, [pc, #60]	; (8000d6c <updateTrafficTime+0xa4>)
 8000d30:	3303      	adds	r3, #3
 8000d32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	dc04      	bgt.n	8000d44 <updateTrafficTime+0x7c>
        curpos2++;
 8000d3a:	4b0d      	ldr	r3, [pc, #52]	; (8000d70 <updateTrafficTime+0xa8>)
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	3301      	adds	r3, #1
 8000d40:	4a0b      	ldr	r2, [pc, #44]	; (8000d70 <updateTrafficTime+0xa8>)
 8000d42:	6013      	str	r3, [r2, #0]
    }
    if(curpos>2){
 8000d44:	4b08      	ldr	r3, [pc, #32]	; (8000d68 <updateTrafficTime+0xa0>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	2b02      	cmp	r3, #2
 8000d4a:	dd01      	ble.n	8000d50 <updateTrafficTime+0x88>
            	resetTrafficTime();
 8000d4c:	f7ff ff82 	bl	8000c54 <resetTrafficTime>
    }
    // Cập nhật LED
    updateTrafficLight_main(curpos);
 8000d50:	4b05      	ldr	r3, [pc, #20]	; (8000d68 <updateTrafficTime+0xa0>)
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	4618      	mov	r0, r3
 8000d56:	f000 f80d 	bl	8000d74 <updateTrafficLight_main>
    updateTrafficLight_sub(curpos2);
 8000d5a:	4b05      	ldr	r3, [pc, #20]	; (8000d70 <updateTrafficTime+0xa8>)
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	4618      	mov	r0, r3
 8000d60:	f000 f85c 	bl	8000e1c <updateTrafficLight_sub>
}
 8000d64:	bf00      	nop
 8000d66:	bd80      	pop	{r7, pc}
 8000d68:	2000008c 	.word	0x2000008c
 8000d6c:	20000018 	.word	0x20000018
 8000d70:	20000090 	.word	0x20000090

08000d74 <updateTrafficLight_main>:

void updateTrafficLight_main(int pos){
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b082      	sub	sp, #8
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
    switch(pos)
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	2b02      	cmp	r3, #2
 8000d80:	d009      	beq.n	8000d96 <updateTrafficLight_main+0x22>
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	2b02      	cmp	r3, #2
 8000d86:	dc3f      	bgt.n	8000e08 <updateTrafficLight_main+0x94>
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d029      	beq.n	8000de2 <updateTrafficLight_main+0x6e>
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	2b01      	cmp	r3, #1
 8000d92:	d013      	beq.n	8000dbc <updateTrafficLight_main+0x48>
        HAL_GPIO_WritePin(Red_main_GPIO_Port, Red_main_Pin, GPIO_PIN_SET);      // tắt đỏ
        HAL_GPIO_WritePin(Yellow_main_GPIO_Port, Yellow_main_Pin, GPIO_PIN_SET); // tắt vàng
        HAL_GPIO_WritePin(Green_main_GPIO_Port, Green_main_Pin, GPIO_PIN_RESET);     // bật xanh
        break;
    default:
        break;
 8000d94:	e038      	b.n	8000e08 <updateTrafficLight_main+0x94>
        HAL_GPIO_WritePin(Red_main_GPIO_Port, Red_main_Pin, GPIO_PIN_RESET);      // bật đỏ
 8000d96:	2200      	movs	r2, #0
 8000d98:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d9c:	481d      	ldr	r0, [pc, #116]	; (8000e14 <updateTrafficLight_main+0xa0>)
 8000d9e:	f000 fe4a 	bl	8001a36 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(Yellow_main_GPIO_Port, Yellow_main_Pin, GPIO_PIN_SET); // tắt vàng
 8000da2:	2201      	movs	r2, #1
 8000da4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000da8:	481a      	ldr	r0, [pc, #104]	; (8000e14 <updateTrafficLight_main+0xa0>)
 8000daa:	f000 fe44 	bl	8001a36 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(Green_main_GPIO_Port, Green_main_Pin, GPIO_PIN_SET);   // tắt xanh
 8000dae:	2201      	movs	r2, #1
 8000db0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000db4:	4818      	ldr	r0, [pc, #96]	; (8000e18 <updateTrafficLight_main+0xa4>)
 8000db6:	f000 fe3e 	bl	8001a36 <HAL_GPIO_WritePin>
        break;
 8000dba:	e026      	b.n	8000e0a <updateTrafficLight_main+0x96>
        HAL_GPIO_WritePin(Red_main_GPIO_Port, Red_main_Pin, GPIO_PIN_SET);      // tắt đỏ
 8000dbc:	2201      	movs	r2, #1
 8000dbe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000dc2:	4814      	ldr	r0, [pc, #80]	; (8000e14 <updateTrafficLight_main+0xa0>)
 8000dc4:	f000 fe37 	bl	8001a36 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(Yellow_main_GPIO_Port, Yellow_main_Pin, GPIO_PIN_RESET);   // bật vàng
 8000dc8:	2200      	movs	r2, #0
 8000dca:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000dce:	4811      	ldr	r0, [pc, #68]	; (8000e14 <updateTrafficLight_main+0xa0>)
 8000dd0:	f000 fe31 	bl	8001a36 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(Green_main_GPIO_Port, Green_main_Pin, GPIO_PIN_SET);   // tắt xanh
 8000dd4:	2201      	movs	r2, #1
 8000dd6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000dda:	480f      	ldr	r0, [pc, #60]	; (8000e18 <updateTrafficLight_main+0xa4>)
 8000ddc:	f000 fe2b 	bl	8001a36 <HAL_GPIO_WritePin>
        break;
 8000de0:	e013      	b.n	8000e0a <updateTrafficLight_main+0x96>
        HAL_GPIO_WritePin(Red_main_GPIO_Port, Red_main_Pin, GPIO_PIN_SET);      // tắt đỏ
 8000de2:	2201      	movs	r2, #1
 8000de4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000de8:	480a      	ldr	r0, [pc, #40]	; (8000e14 <updateTrafficLight_main+0xa0>)
 8000dea:	f000 fe24 	bl	8001a36 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(Yellow_main_GPIO_Port, Yellow_main_Pin, GPIO_PIN_SET); // tắt vàng
 8000dee:	2201      	movs	r2, #1
 8000df0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000df4:	4807      	ldr	r0, [pc, #28]	; (8000e14 <updateTrafficLight_main+0xa0>)
 8000df6:	f000 fe1e 	bl	8001a36 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(Green_main_GPIO_Port, Green_main_Pin, GPIO_PIN_RESET);     // bật xanh
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e00:	4805      	ldr	r0, [pc, #20]	; (8000e18 <updateTrafficLight_main+0xa4>)
 8000e02:	f000 fe18 	bl	8001a36 <HAL_GPIO_WritePin>
        break;
 8000e06:	e000      	b.n	8000e0a <updateTrafficLight_main+0x96>
        break;
 8000e08:	bf00      	nop
    }
}
 8000e0a:	bf00      	nop
 8000e0c:	3708      	adds	r7, #8
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	40010c00 	.word	0x40010c00
 8000e18:	40010800 	.word	0x40010800

08000e1c <updateTrafficLight_sub>:

void updateTrafficLight_sub(int pos){
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b082      	sub	sp, #8
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
    switch(pos)
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	2b02      	cmp	r3, #2
 8000e28:	d019      	beq.n	8000e5e <updateTrafficLight_sub+0x42>
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	2b02      	cmp	r3, #2
 8000e2e:	dc36      	bgt.n	8000e9e <updateTrafficLight_sub+0x82>
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d003      	beq.n	8000e3e <updateTrafficLight_sub+0x22>
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	2b01      	cmp	r3, #1
 8000e3a:	d020      	beq.n	8000e7e <updateTrafficLight_sub+0x62>
    	HAL_GPIO_WritePin(Red_sub_GPIO_Port, Red_sub_Pin, GPIO_PIN_SET);      // bật đỏ
		HAL_GPIO_WritePin(Yellow_sub_GPIO_Port, Yellow_sub_Pin, GPIO_PIN_SET); // tắt vàng
		HAL_GPIO_WritePin(Green_sub_GPIO_Port, Green_sub_Pin, GPIO_PIN_RESET);    // bật xanh
        break;
    default:
        break;
 8000e3c:	e02f      	b.n	8000e9e <updateTrafficLight_sub+0x82>
    	HAL_GPIO_WritePin(Red_sub_GPIO_Port, Red_sub_Pin, GPIO_PIN_RESET);      // tắt đỏ
 8000e3e:	2200      	movs	r2, #0
 8000e40:	2120      	movs	r1, #32
 8000e42:	4819      	ldr	r0, [pc, #100]	; (8000ea8 <updateTrafficLight_sub+0x8c>)
 8000e44:	f000 fdf7 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Yellow_sub_GPIO_Port, Yellow_sub_Pin, GPIO_PIN_SET); // tắt vàng
 8000e48:	2201      	movs	r2, #1
 8000e4a:	2140      	movs	r1, #64	; 0x40
 8000e4c:	4816      	ldr	r0, [pc, #88]	; (8000ea8 <updateTrafficLight_sub+0x8c>)
 8000e4e:	f000 fdf2 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Green_sub_GPIO_Port, Green_sub_Pin, GPIO_PIN_SET);
 8000e52:	2201      	movs	r2, #1
 8000e54:	2180      	movs	r1, #128	; 0x80
 8000e56:	4814      	ldr	r0, [pc, #80]	; (8000ea8 <updateTrafficLight_sub+0x8c>)
 8000e58:	f000 fded 	bl	8001a36 <HAL_GPIO_WritePin>
        break;
 8000e5c:	e020      	b.n	8000ea0 <updateTrafficLight_sub+0x84>
        HAL_GPIO_WritePin(Red_sub_GPIO_Port, Red_sub_Pin, GPIO_PIN_SET);      // tắt đỏ
 8000e5e:	2201      	movs	r2, #1
 8000e60:	2120      	movs	r1, #32
 8000e62:	4811      	ldr	r0, [pc, #68]	; (8000ea8 <updateTrafficLight_sub+0x8c>)
 8000e64:	f000 fde7 	bl	8001a36 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(Yellow_sub_GPIO_Port, Yellow_sub_Pin, GPIO_PIN_RESET);   // bật vàng
 8000e68:	2200      	movs	r2, #0
 8000e6a:	2140      	movs	r1, #64	; 0x40
 8000e6c:	480e      	ldr	r0, [pc, #56]	; (8000ea8 <updateTrafficLight_sub+0x8c>)
 8000e6e:	f000 fde2 	bl	8001a36 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(Green_sub_GPIO_Port, Green_sub_Pin, GPIO_PIN_SET);   // tắt xanh
 8000e72:	2201      	movs	r2, #1
 8000e74:	2180      	movs	r1, #128	; 0x80
 8000e76:	480c      	ldr	r0, [pc, #48]	; (8000ea8 <updateTrafficLight_sub+0x8c>)
 8000e78:	f000 fddd 	bl	8001a36 <HAL_GPIO_WritePin>
        break;
 8000e7c:	e010      	b.n	8000ea0 <updateTrafficLight_sub+0x84>
    	HAL_GPIO_WritePin(Red_sub_GPIO_Port, Red_sub_Pin, GPIO_PIN_SET);      // bật đỏ
 8000e7e:	2201      	movs	r2, #1
 8000e80:	2120      	movs	r1, #32
 8000e82:	4809      	ldr	r0, [pc, #36]	; (8000ea8 <updateTrafficLight_sub+0x8c>)
 8000e84:	f000 fdd7 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Yellow_sub_GPIO_Port, Yellow_sub_Pin, GPIO_PIN_SET); // tắt vàng
 8000e88:	2201      	movs	r2, #1
 8000e8a:	2140      	movs	r1, #64	; 0x40
 8000e8c:	4806      	ldr	r0, [pc, #24]	; (8000ea8 <updateTrafficLight_sub+0x8c>)
 8000e8e:	f000 fdd2 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Green_sub_GPIO_Port, Green_sub_Pin, GPIO_PIN_RESET);    // bật xanh
 8000e92:	2200      	movs	r2, #0
 8000e94:	2180      	movs	r1, #128	; 0x80
 8000e96:	4804      	ldr	r0, [pc, #16]	; (8000ea8 <updateTrafficLight_sub+0x8c>)
 8000e98:	f000 fdcd 	bl	8001a36 <HAL_GPIO_WritePin>
        break;
 8000e9c:	e000      	b.n	8000ea0 <updateTrafficLight_sub+0x84>
        break;
 8000e9e:	bf00      	nop
    }
}
 8000ea0:	bf00      	nop
 8000ea2:	3708      	adds	r7, #8
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bd80      	pop	{r7, pc}
 8000ea8:	40010800 	.word	0x40010800

08000eac <HAL_TIM_PeriodElapsedCallback>:
static void MX_GPIO_Init(void);
static void MX_TIM2_Init(void);

/* Callback hàm Timer2 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
    if(htim->Instance == TIM2) {
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000ebc:	d105      	bne.n	8000eca <HAL_TIM_PeriodElapsedCallback+0x1e>
        timer_run(); // cập nhật timer0_flag, timer1_flag
 8000ebe:	f000 fa65 	bl	800138c <timer_run>
        button_reading();
 8000ec2:	f7ff fa6b 	bl	800039c <button_reading>
        fsm_for_input_processing();
 8000ec6:	f7ff f941 	bl	800014c <fsm_for_input_processing>
    }
}
 8000eca:	bf00      	nop
 8000ecc:	3708      	adds	r7, #8
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bd80      	pop	{r7, pc}
	...

08000ed4 <main>:

int main(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	af00      	add	r7, sp, #0
    HAL_Init();
 8000ed8:	f000 faac 	bl	8001434 <HAL_Init>
    SystemClock_Config();
 8000edc:	f000 f880 	bl	8000fe0 <SystemClock_Config>

    MX_GPIO_Init();
 8000ee0:	f000 f906 	bl	80010f0 <MX_GPIO_Init>
    MX_TIM2_Init();
 8000ee4:	f000 f8b8 	bl	8001058 <MX_TIM2_Init>

    HAL_TIM_Base_Start_IT(&htim2);
 8000ee8:	4838      	ldr	r0, [pc, #224]	; (8000fcc <main+0xf8>)
 8000eea:	f001 fa01 	bl	80022f0 <HAL_TIM_Base_Start_IT>

    // Khởi tạo timer
    setTimer0(100);  // cập nhật đèn giao thông mỗi giây
 8000eee:	2064      	movs	r0, #100	; 0x64
 8000ef0:	f000 fa18 	bl	8001324 <setTimer0>
    setTimer1(500);  // cập nhật 7-segment mỗi 500ms
 8000ef4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000ef8:	f000 fa2e 	bl	8001358 <setTimer1>

    // Khởi tạo trạng thái đèn
    HAL_GPIO_WritePin(Red_main_GPIO_Port, Red_main_Pin, GPIO_PIN_SET);
 8000efc:	2201      	movs	r2, #1
 8000efe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f02:	4833      	ldr	r0, [pc, #204]	; (8000fd0 <main+0xfc>)
 8000f04:	f000 fd97 	bl	8001a36 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Yellow_main_GPIO_Port, Yellow_main_Pin, GPIO_PIN_SET);
 8000f08:	2201      	movs	r2, #1
 8000f0a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000f0e:	4830      	ldr	r0, [pc, #192]	; (8000fd0 <main+0xfc>)
 8000f10:	f000 fd91 	bl	8001a36 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Green_main_GPIO_Port, Green_main_Pin, GPIO_PIN_SET);
 8000f14:	2201      	movs	r2, #1
 8000f16:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f1a:	482e      	ldr	r0, [pc, #184]	; (8000fd4 <main+0x100>)
 8000f1c:	f000 fd8b 	bl	8001a36 <HAL_GPIO_WritePin>

    HAL_GPIO_WritePin(Red_sub_GPIO_Port, Red_sub_Pin, GPIO_PIN_SET);
 8000f20:	2201      	movs	r2, #1
 8000f22:	2120      	movs	r1, #32
 8000f24:	482b      	ldr	r0, [pc, #172]	; (8000fd4 <main+0x100>)
 8000f26:	f000 fd86 	bl	8001a36 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Yellow_sub_GPIO_Port, Yellow_sub_Pin, GPIO_PIN_SET);
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	2140      	movs	r1, #64	; 0x40
 8000f2e:	4829      	ldr	r0, [pc, #164]	; (8000fd4 <main+0x100>)
 8000f30:	f000 fd81 	bl	8001a36 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Green_sub_GPIO_Port, Green_sub_Pin, GPIO_PIN_SET);
 8000f34:	2201      	movs	r2, #1
 8000f36:	2180      	movs	r1, #128	; 0x80
 8000f38:	4826      	ldr	r0, [pc, #152]	; (8000fd4 <main+0x100>)
 8000f3a:	f000 fd7c 	bl	8001a36 <HAL_GPIO_WritePin>

    // Tắt 7-segment khác
    HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);
 8000f3e:	2200      	movs	r2, #0
 8000f40:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f44:	4823      	ldr	r0, [pc, #140]	; (8000fd4 <main+0x100>)
 8000f46:	f000 fd76 	bl	8001a36 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f50:	4820      	ldr	r0, [pc, #128]	; (8000fd4 <main+0x100>)
 8000f52:	f000 fd70 	bl	8001a36 <HAL_GPIO_WritePin>

    // Reset các chân 7-segment
    HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, GPIO_PIN_RESET);
 8000f56:	2200      	movs	r2, #0
 8000f58:	2101      	movs	r1, #1
 8000f5a:	481d      	ldr	r0, [pc, #116]	; (8000fd0 <main+0xfc>)
 8000f5c:	f000 fd6b 	bl	8001a36 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, GPIO_PIN_RESET);
 8000f60:	2200      	movs	r2, #0
 8000f62:	2102      	movs	r1, #2
 8000f64:	481a      	ldr	r0, [pc, #104]	; (8000fd0 <main+0xfc>)
 8000f66:	f000 fd66 	bl	8001a36 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, GPIO_PIN_RESET);
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	2104      	movs	r1, #4
 8000f6e:	4818      	ldr	r0, [pc, #96]	; (8000fd0 <main+0xfc>)
 8000f70:	f000 fd61 	bl	8001a36 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, GPIO_PIN_RESET);
 8000f74:	2200      	movs	r2, #0
 8000f76:	2108      	movs	r1, #8
 8000f78:	4815      	ldr	r0, [pc, #84]	; (8000fd0 <main+0xfc>)
 8000f7a:	f000 fd5c 	bl	8001a36 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, GPIO_PIN_RESET);
 8000f7e:	2200      	movs	r2, #0
 8000f80:	2110      	movs	r1, #16
 8000f82:	4813      	ldr	r0, [pc, #76]	; (8000fd0 <main+0xfc>)
 8000f84:	f000 fd57 	bl	8001a36 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, GPIO_PIN_RESET);
 8000f88:	2200      	movs	r2, #0
 8000f8a:	2120      	movs	r1, #32
 8000f8c:	4810      	ldr	r0, [pc, #64]	; (8000fd0 <main+0xfc>)
 8000f8e:	f000 fd52 	bl	8001a36 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, GPIO_PIN_RESET);
 8000f92:	2200      	movs	r2, #0
 8000f94:	2140      	movs	r1, #64	; 0x40
 8000f96:	480e      	ldr	r0, [pc, #56]	; (8000fd0 <main+0xfc>)
 8000f98:	f000 fd4d 	bl	8001a36 <HAL_GPIO_WritePin>

    while (1)
    {
        // Cập nhật đèn giao thông
        if(timer0_flag == 1) {
 8000f9c:	4b0e      	ldr	r3, [pc, #56]	; (8000fd8 <main+0x104>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	2b01      	cmp	r3, #1
 8000fa2:	d105      	bne.n	8000fb0 <main+0xdc>
            updateTrafficTime();  // xử lý trạng thái đèn chính/phụ
 8000fa4:	f7ff fe90 	bl	8000cc8 <updateTrafficTime>
            setTimer0(1000);      // reset timer0
 8000fa8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000fac:	f000 f9ba 	bl	8001324 <setTimer0>
        }

        // Hiển thị 7-segment
        if(timer1_flag == 1) {
 8000fb0:	4b0a      	ldr	r3, [pc, #40]	; (8000fdc <main+0x108>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	2b01      	cmp	r3, #1
 8000fb6:	d1f1      	bne.n	8000f9c <main+0xc8>
            DisplayMultiplex();   // hiển thị 2 chữ số
 8000fb8:	f7ff faec 	bl	8000594 <DisplayMultiplex>
            DisplayMultiplex_mode();
 8000fbc:	f7ff fb16 	bl	80005ec <DisplayMultiplex_mode>
            setTimer1(500);       // reset timer1
 8000fc0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000fc4:	f000 f9c8 	bl	8001358 <setTimer1>
        if(timer0_flag == 1) {
 8000fc8:	e7e8      	b.n	8000f9c <main+0xc8>
 8000fca:	bf00      	nop
 8000fcc:	200000bc 	.word	0x200000bc
 8000fd0:	40010c00 	.word	0x40010c00
 8000fd4:	40010800 	.word	0x40010800
 8000fd8:	20000098 	.word	0x20000098
 8000fdc:	200000a0 	.word	0x200000a0

08000fe0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b090      	sub	sp, #64	; 0x40
 8000fe4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fe6:	f107 0318 	add.w	r3, r7, #24
 8000fea:	2228      	movs	r2, #40	; 0x28
 8000fec:	2100      	movs	r1, #0
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f001 fd2e 	bl	8002a50 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ff4:	1d3b      	adds	r3, r7, #4
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	601a      	str	r2, [r3, #0]
 8000ffa:	605a      	str	r2, [r3, #4]
 8000ffc:	609a      	str	r2, [r3, #8]
 8000ffe:	60da      	str	r2, [r3, #12]
 8001000:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001002:	2302      	movs	r3, #2
 8001004:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001006:	2301      	movs	r3, #1
 8001008:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800100a:	2310      	movs	r3, #16
 800100c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800100e:	2300      	movs	r3, #0
 8001010:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001012:	f107 0318 	add.w	r3, r7, #24
 8001016:	4618      	mov	r0, r3
 8001018:	f000 fd3e 	bl	8001a98 <HAL_RCC_OscConfig>
 800101c:	4603      	mov	r3, r0
 800101e:	2b00      	cmp	r3, #0
 8001020:	d001      	beq.n	8001026 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8001022:	f000 f8eb 	bl	80011fc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001026:	230f      	movs	r3, #15
 8001028:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800102a:	2300      	movs	r3, #0
 800102c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800102e:	2300      	movs	r3, #0
 8001030:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001032:	2300      	movs	r3, #0
 8001034:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001036:	2300      	movs	r3, #0
 8001038:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800103a:	1d3b      	adds	r3, r7, #4
 800103c:	2100      	movs	r1, #0
 800103e:	4618      	mov	r0, r3
 8001040:	f000 ffaa 	bl	8001f98 <HAL_RCC_ClockConfig>
 8001044:	4603      	mov	r3, r0
 8001046:	2b00      	cmp	r3, #0
 8001048:	d001      	beq.n	800104e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800104a:	f000 f8d7 	bl	80011fc <Error_Handler>
  }
}
 800104e:	bf00      	nop
 8001050:	3740      	adds	r7, #64	; 0x40
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}
	...

08001058 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b086      	sub	sp, #24
 800105c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800105e:	f107 0308 	add.w	r3, r7, #8
 8001062:	2200      	movs	r2, #0
 8001064:	601a      	str	r2, [r3, #0]
 8001066:	605a      	str	r2, [r3, #4]
 8001068:	609a      	str	r2, [r3, #8]
 800106a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800106c:	463b      	mov	r3, r7
 800106e:	2200      	movs	r2, #0
 8001070:	601a      	str	r2, [r3, #0]
 8001072:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001074:	4b1d      	ldr	r3, [pc, #116]	; (80010ec <MX_TIM2_Init+0x94>)
 8001076:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800107a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 800107c:	4b1b      	ldr	r3, [pc, #108]	; (80010ec <MX_TIM2_Init+0x94>)
 800107e:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001082:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001084:	4b19      	ldr	r3, [pc, #100]	; (80010ec <MX_TIM2_Init+0x94>)
 8001086:	2200      	movs	r2, #0
 8001088:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800108a:	4b18      	ldr	r3, [pc, #96]	; (80010ec <MX_TIM2_Init+0x94>)
 800108c:	2209      	movs	r2, #9
 800108e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001090:	4b16      	ldr	r3, [pc, #88]	; (80010ec <MX_TIM2_Init+0x94>)
 8001092:	2200      	movs	r2, #0
 8001094:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001096:	4b15      	ldr	r3, [pc, #84]	; (80010ec <MX_TIM2_Init+0x94>)
 8001098:	2200      	movs	r2, #0
 800109a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800109c:	4813      	ldr	r0, [pc, #76]	; (80010ec <MX_TIM2_Init+0x94>)
 800109e:	f001 f8d7 	bl	8002250 <HAL_TIM_Base_Init>
 80010a2:	4603      	mov	r3, r0
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d001      	beq.n	80010ac <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80010a8:	f000 f8a8 	bl	80011fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010b0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80010b2:	f107 0308 	add.w	r3, r7, #8
 80010b6:	4619      	mov	r1, r3
 80010b8:	480c      	ldr	r0, [pc, #48]	; (80010ec <MX_TIM2_Init+0x94>)
 80010ba:	f001 fa55 	bl	8002568 <HAL_TIM_ConfigClockSource>
 80010be:	4603      	mov	r3, r0
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d001      	beq.n	80010c8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80010c4:	f000 f89a 	bl	80011fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010c8:	2300      	movs	r3, #0
 80010ca:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010cc:	2300      	movs	r3, #0
 80010ce:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80010d0:	463b      	mov	r3, r7
 80010d2:	4619      	mov	r1, r3
 80010d4:	4805      	ldr	r0, [pc, #20]	; (80010ec <MX_TIM2_Init+0x94>)
 80010d6:	f001 fc2d 	bl	8002934 <HAL_TIMEx_MasterConfigSynchronization>
 80010da:	4603      	mov	r3, r0
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d001      	beq.n	80010e4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80010e0:	f000 f88c 	bl	80011fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80010e4:	bf00      	nop
 80010e6:	3718      	adds	r7, #24
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}
 80010ec:	200000bc 	.word	0x200000bc

080010f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b088      	sub	sp, #32
 80010f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010f6:	f107 0310 	add.w	r3, r7, #16
 80010fa:	2200      	movs	r2, #0
 80010fc:	601a      	str	r2, [r3, #0]
 80010fe:	605a      	str	r2, [r3, #4]
 8001100:	609a      	str	r2, [r3, #8]
 8001102:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001104:	4b39      	ldr	r3, [pc, #228]	; (80011ec <MX_GPIO_Init+0xfc>)
 8001106:	699b      	ldr	r3, [r3, #24]
 8001108:	4a38      	ldr	r2, [pc, #224]	; (80011ec <MX_GPIO_Init+0xfc>)
 800110a:	f043 0310 	orr.w	r3, r3, #16
 800110e:	6193      	str	r3, [r2, #24]
 8001110:	4b36      	ldr	r3, [pc, #216]	; (80011ec <MX_GPIO_Init+0xfc>)
 8001112:	699b      	ldr	r3, [r3, #24]
 8001114:	f003 0310 	and.w	r3, r3, #16
 8001118:	60fb      	str	r3, [r7, #12]
 800111a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800111c:	4b33      	ldr	r3, [pc, #204]	; (80011ec <MX_GPIO_Init+0xfc>)
 800111e:	699b      	ldr	r3, [r3, #24]
 8001120:	4a32      	ldr	r2, [pc, #200]	; (80011ec <MX_GPIO_Init+0xfc>)
 8001122:	f043 0304 	orr.w	r3, r3, #4
 8001126:	6193      	str	r3, [r2, #24]
 8001128:	4b30      	ldr	r3, [pc, #192]	; (80011ec <MX_GPIO_Init+0xfc>)
 800112a:	699b      	ldr	r3, [r3, #24]
 800112c:	f003 0304 	and.w	r3, r3, #4
 8001130:	60bb      	str	r3, [r7, #8]
 8001132:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001134:	4b2d      	ldr	r3, [pc, #180]	; (80011ec <MX_GPIO_Init+0xfc>)
 8001136:	699b      	ldr	r3, [r3, #24]
 8001138:	4a2c      	ldr	r2, [pc, #176]	; (80011ec <MX_GPIO_Init+0xfc>)
 800113a:	f043 0308 	orr.w	r3, r3, #8
 800113e:	6193      	str	r3, [r2, #24]
 8001140:	4b2a      	ldr	r3, [pc, #168]	; (80011ec <MX_GPIO_Init+0xfc>)
 8001142:	699b      	ldr	r3, [r3, #24]
 8001144:	f003 0308 	and.w	r3, r3, #8
 8001148:	607b      	str	r3, [r7, #4]
 800114a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Led_red_GPIO_Port, Led_red_Pin, GPIO_PIN_RESET);
 800114c:	2200      	movs	r2, #0
 800114e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001152:	4827      	ldr	r0, [pc, #156]	; (80011f0 <MX_GPIO_Init+0x100>)
 8001154:	f000 fc6f 	bl	8001a36 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Red_sub_Pin|Yellow_sub_Pin|Green_sub_Pin|Green_main_Pin
 8001158:	2200      	movs	r2, #0
 800115a:	f44f 51ff 	mov.w	r1, #8160	; 0x1fe0
 800115e:	4825      	ldr	r0, [pc, #148]	; (80011f4 <MX_GPIO_Init+0x104>)
 8001160:	f000 fc69 	bl	8001a36 <HAL_GPIO_WritePin>
                          |EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, a_Pin|b_Pin|c_Pin|d1_Pin
 8001164:	2200      	movs	r2, #0
 8001166:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800116a:	4823      	ldr	r0, [pc, #140]	; (80011f8 <MX_GPIO_Init+0x108>)
 800116c:	f000 fc63 	bl	8001a36 <HAL_GPIO_WritePin>
                          |e1_Pin|f1_Pin|g1_Pin|Yellow_main_Pin
                          |Red_main_Pin|d_Pin|e_Pin|f_Pin
                          |g_Pin|a1_Pin|b1_Pin|c1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : Led_red_Pin */
  GPIO_InitStruct.Pin = Led_red_Pin;
 8001170:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001174:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001176:	2301      	movs	r3, #1
 8001178:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117a:	2300      	movs	r3, #0
 800117c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800117e:	2302      	movs	r3, #2
 8001180:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Led_red_GPIO_Port, &GPIO_InitStruct);
 8001182:	f107 0310 	add.w	r3, r7, #16
 8001186:	4619      	mov	r1, r3
 8001188:	4819      	ldr	r0, [pc, #100]	; (80011f0 <MX_GPIO_Init+0x100>)
 800118a:	f000 fac3 	bl	8001714 <HAL_GPIO_Init>

  /*Configure GPIO pins : Red_sub_Pin Yellow_sub_Pin Green_sub_Pin Green_main_Pin
                           EN0_Pin EN1_Pin EN2_Pin EN3_Pin */
  GPIO_InitStruct.Pin = Red_sub_Pin|Yellow_sub_Pin|Green_sub_Pin|Green_main_Pin
 800118e:	f44f 53ff 	mov.w	r3, #8160	; 0x1fe0
 8001192:	613b      	str	r3, [r7, #16]
                          |EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001194:	2301      	movs	r3, #1
 8001196:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001198:	2300      	movs	r3, #0
 800119a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800119c:	2302      	movs	r3, #2
 800119e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011a0:	f107 0310 	add.w	r3, r7, #16
 80011a4:	4619      	mov	r1, r3
 80011a6:	4813      	ldr	r0, [pc, #76]	; (80011f4 <MX_GPIO_Init+0x104>)
 80011a8:	f000 fab4 	bl	8001714 <HAL_GPIO_Init>

  /*Configure GPIO pins : a_Pin b_Pin c_Pin d1_Pin
                           e1_Pin f1_Pin g1_Pin Yellow_main_Pin
                           Red_main_Pin d_Pin e_Pin f_Pin
                           g_Pin a1_Pin b1_Pin c1_Pin */
  GPIO_InitStruct.Pin = a_Pin|b_Pin|c_Pin|d1_Pin
 80011ac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80011b0:	613b      	str	r3, [r7, #16]
                          |e1_Pin|f1_Pin|g1_Pin|Yellow_main_Pin
                          |Red_main_Pin|d_Pin|e_Pin|f_Pin
                          |g_Pin|a1_Pin|b1_Pin|c1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011b2:	2301      	movs	r3, #1
 80011b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b6:	2300      	movs	r3, #0
 80011b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ba:	2302      	movs	r3, #2
 80011bc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011be:	f107 0310 	add.w	r3, r7, #16
 80011c2:	4619      	mov	r1, r3
 80011c4:	480c      	ldr	r0, [pc, #48]	; (80011f8 <MX_GPIO_Init+0x108>)
 80011c6:	f000 faa5 	bl	8001714 <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN1_Pin BTN2_Pin BTN3_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin|BTN2_Pin|BTN3_Pin;
 80011ca:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80011ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011d0:	2300      	movs	r3, #0
 80011d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011d4:	2301      	movs	r3, #1
 80011d6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011d8:	f107 0310 	add.w	r3, r7, #16
 80011dc:	4619      	mov	r1, r3
 80011de:	4805      	ldr	r0, [pc, #20]	; (80011f4 <MX_GPIO_Init+0x104>)
 80011e0:	f000 fa98 	bl	8001714 <HAL_GPIO_Init>

}
 80011e4:	bf00      	nop
 80011e6:	3720      	adds	r7, #32
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	40021000 	.word	0x40021000
 80011f0:	40011000 	.word	0x40011000
 80011f4:	40010800 	.word	0x40010800
 80011f8:	40010c00 	.word	0x40010c00

080011fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011fc:	b480      	push	{r7}
 80011fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001200:	b672      	cpsid	i
}
 8001202:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001204:	e7fe      	b.n	8001204 <Error_Handler+0x8>
	...

08001208 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001208:	b480      	push	{r7}
 800120a:	b085      	sub	sp, #20
 800120c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800120e:	4b15      	ldr	r3, [pc, #84]	; (8001264 <HAL_MspInit+0x5c>)
 8001210:	699b      	ldr	r3, [r3, #24]
 8001212:	4a14      	ldr	r2, [pc, #80]	; (8001264 <HAL_MspInit+0x5c>)
 8001214:	f043 0301 	orr.w	r3, r3, #1
 8001218:	6193      	str	r3, [r2, #24]
 800121a:	4b12      	ldr	r3, [pc, #72]	; (8001264 <HAL_MspInit+0x5c>)
 800121c:	699b      	ldr	r3, [r3, #24]
 800121e:	f003 0301 	and.w	r3, r3, #1
 8001222:	60bb      	str	r3, [r7, #8]
 8001224:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001226:	4b0f      	ldr	r3, [pc, #60]	; (8001264 <HAL_MspInit+0x5c>)
 8001228:	69db      	ldr	r3, [r3, #28]
 800122a:	4a0e      	ldr	r2, [pc, #56]	; (8001264 <HAL_MspInit+0x5c>)
 800122c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001230:	61d3      	str	r3, [r2, #28]
 8001232:	4b0c      	ldr	r3, [pc, #48]	; (8001264 <HAL_MspInit+0x5c>)
 8001234:	69db      	ldr	r3, [r3, #28]
 8001236:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800123a:	607b      	str	r3, [r7, #4]
 800123c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800123e:	4b0a      	ldr	r3, [pc, #40]	; (8001268 <HAL_MspInit+0x60>)
 8001240:	685b      	ldr	r3, [r3, #4]
 8001242:	60fb      	str	r3, [r7, #12]
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800124a:	60fb      	str	r3, [r7, #12]
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001252:	60fb      	str	r3, [r7, #12]
 8001254:	4a04      	ldr	r2, [pc, #16]	; (8001268 <HAL_MspInit+0x60>)
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800125a:	bf00      	nop
 800125c:	3714      	adds	r7, #20
 800125e:	46bd      	mov	sp, r7
 8001260:	bc80      	pop	{r7}
 8001262:	4770      	bx	lr
 8001264:	40021000 	.word	0x40021000
 8001268:	40010000 	.word	0x40010000

0800126c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b084      	sub	sp, #16
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800127c:	d113      	bne.n	80012a6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800127e:	4b0c      	ldr	r3, [pc, #48]	; (80012b0 <HAL_TIM_Base_MspInit+0x44>)
 8001280:	69db      	ldr	r3, [r3, #28]
 8001282:	4a0b      	ldr	r2, [pc, #44]	; (80012b0 <HAL_TIM_Base_MspInit+0x44>)
 8001284:	f043 0301 	orr.w	r3, r3, #1
 8001288:	61d3      	str	r3, [r2, #28]
 800128a:	4b09      	ldr	r3, [pc, #36]	; (80012b0 <HAL_TIM_Base_MspInit+0x44>)
 800128c:	69db      	ldr	r3, [r3, #28]
 800128e:	f003 0301 	and.w	r3, r3, #1
 8001292:	60fb      	str	r3, [r7, #12]
 8001294:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001296:	2200      	movs	r2, #0
 8001298:	2100      	movs	r1, #0
 800129a:	201c      	movs	r0, #28
 800129c:	f000 fa03 	bl	80016a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80012a0:	201c      	movs	r0, #28
 80012a2:	f000 fa1c 	bl	80016de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80012a6:	bf00      	nop
 80012a8:	3710      	adds	r7, #16
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	bf00      	nop
 80012b0:	40021000 	.word	0x40021000

080012b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012b4:	b480      	push	{r7}
 80012b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80012b8:	e7fe      	b.n	80012b8 <NMI_Handler+0x4>

080012ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012ba:	b480      	push	{r7}
 80012bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012be:	e7fe      	b.n	80012be <HardFault_Handler+0x4>

080012c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012c0:	b480      	push	{r7}
 80012c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012c4:	e7fe      	b.n	80012c4 <MemManage_Handler+0x4>

080012c6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012c6:	b480      	push	{r7}
 80012c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012ca:	e7fe      	b.n	80012ca <BusFault_Handler+0x4>

080012cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012cc:	b480      	push	{r7}
 80012ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012d0:	e7fe      	b.n	80012d0 <UsageFault_Handler+0x4>

080012d2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012d2:	b480      	push	{r7}
 80012d4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012d6:	bf00      	nop
 80012d8:	46bd      	mov	sp, r7
 80012da:	bc80      	pop	{r7}
 80012dc:	4770      	bx	lr

080012de <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012de:	b480      	push	{r7}
 80012e0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012e2:	bf00      	nop
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bc80      	pop	{r7}
 80012e8:	4770      	bx	lr

080012ea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012ea:	b480      	push	{r7}
 80012ec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012ee:	bf00      	nop
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bc80      	pop	{r7}
 80012f4:	4770      	bx	lr

080012f6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012f6:	b580      	push	{r7, lr}
 80012f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012fa:	f000 f8e1 	bl	80014c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012fe:	bf00      	nop
 8001300:	bd80      	pop	{r7, pc}
	...

08001304 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001308:	4802      	ldr	r0, [pc, #8]	; (8001314 <TIM2_IRQHandler+0x10>)
 800130a:	f001 f83d 	bl	8002388 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800130e:	bf00      	nop
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	200000bc 	.word	0x200000bc

08001318 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001318:	b480      	push	{r7}
 800131a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800131c:	bf00      	nop
 800131e:	46bd      	mov	sp, r7
 8001320:	bc80      	pop	{r7}
 8001322:	4770      	bx	lr

08001324 <setTimer0>:
int timer0_counter = 0;
int timer0_flag = 0;
int timer1_counter = 0;
int timer1_flag = 0;
int TIMER_CYCLE = 10; // đơn vị: ms (chu kỳ của ngắt timer)
void setTimer0(int duration){
 8001324:	b480      	push	{r7}
 8001326:	b083      	sub	sp, #12
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
    timer0_counter = duration / TIMER_CYCLE;
 800132c:	4b07      	ldr	r3, [pc, #28]	; (800134c <setTimer0+0x28>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	687a      	ldr	r2, [r7, #4]
 8001332:	fb92 f3f3 	sdiv	r3, r2, r3
 8001336:	4a06      	ldr	r2, [pc, #24]	; (8001350 <setTimer0+0x2c>)
 8001338:	6013      	str	r3, [r2, #0]
    timer0_flag = 0;
 800133a:	4b06      	ldr	r3, [pc, #24]	; (8001354 <setTimer0+0x30>)
 800133c:	2200      	movs	r2, #0
 800133e:	601a      	str	r2, [r3, #0]
}
 8001340:	bf00      	nop
 8001342:	370c      	adds	r7, #12
 8001344:	46bd      	mov	sp, r7
 8001346:	bc80      	pop	{r7}
 8001348:	4770      	bx	lr
 800134a:	bf00      	nop
 800134c:	20000034 	.word	0x20000034
 8001350:	20000094 	.word	0x20000094
 8001354:	20000098 	.word	0x20000098

08001358 <setTimer1>:

void setTimer1(int duration){
 8001358:	b480      	push	{r7}
 800135a:	b083      	sub	sp, #12
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
    timer1_counter = duration / TIMER_CYCLE;
 8001360:	4b07      	ldr	r3, [pc, #28]	; (8001380 <setTimer1+0x28>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	687a      	ldr	r2, [r7, #4]
 8001366:	fb92 f3f3 	sdiv	r3, r2, r3
 800136a:	4a06      	ldr	r2, [pc, #24]	; (8001384 <setTimer1+0x2c>)
 800136c:	6013      	str	r3, [r2, #0]
    timer1_flag = 0;
 800136e:	4b06      	ldr	r3, [pc, #24]	; (8001388 <setTimer1+0x30>)
 8001370:	2200      	movs	r2, #0
 8001372:	601a      	str	r2, [r3, #0]
}
 8001374:	bf00      	nop
 8001376:	370c      	adds	r7, #12
 8001378:	46bd      	mov	sp, r7
 800137a:	bc80      	pop	{r7}
 800137c:	4770      	bx	lr
 800137e:	bf00      	nop
 8001380:	20000034 	.word	0x20000034
 8001384:	2000009c 	.word	0x2000009c
 8001388:	200000a0 	.word	0x200000a0

0800138c <timer_run>:
void timer_run(){
 800138c:	b480      	push	{r7}
 800138e:	af00      	add	r7, sp, #0
    if(timer0_counter > 0){
 8001390:	4b11      	ldr	r3, [pc, #68]	; (80013d8 <timer_run+0x4c>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	2b00      	cmp	r3, #0
 8001396:	dd0b      	ble.n	80013b0 <timer_run+0x24>
        timer0_counter--;
 8001398:	4b0f      	ldr	r3, [pc, #60]	; (80013d8 <timer_run+0x4c>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	3b01      	subs	r3, #1
 800139e:	4a0e      	ldr	r2, [pc, #56]	; (80013d8 <timer_run+0x4c>)
 80013a0:	6013      	str	r3, [r2, #0]
        if(timer0_counter == 0)
 80013a2:	4b0d      	ldr	r3, [pc, #52]	; (80013d8 <timer_run+0x4c>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d102      	bne.n	80013b0 <timer_run+0x24>
        {
        	timer0_flag = 1;
 80013aa:	4b0c      	ldr	r3, [pc, #48]	; (80013dc <timer_run+0x50>)
 80013ac:	2201      	movs	r2, #1
 80013ae:	601a      	str	r2, [r3, #0]
        }
    }

    if(timer1_counter > 0){
 80013b0:	4b0b      	ldr	r3, [pc, #44]	; (80013e0 <timer_run+0x54>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	dd0b      	ble.n	80013d0 <timer_run+0x44>
            timer1_counter--;
 80013b8:	4b09      	ldr	r3, [pc, #36]	; (80013e0 <timer_run+0x54>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	3b01      	subs	r3, #1
 80013be:	4a08      	ldr	r2, [pc, #32]	; (80013e0 <timer_run+0x54>)
 80013c0:	6013      	str	r3, [r2, #0]
            if(timer1_counter == 0)
 80013c2:	4b07      	ldr	r3, [pc, #28]	; (80013e0 <timer_run+0x54>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d102      	bne.n	80013d0 <timer_run+0x44>
            {
            	timer1_flag = 1;
 80013ca:	4b06      	ldr	r3, [pc, #24]	; (80013e4 <timer_run+0x58>)
 80013cc:	2201      	movs	r2, #1
 80013ce:	601a      	str	r2, [r3, #0]
            }
        }
}
 80013d0:	bf00      	nop
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bc80      	pop	{r7}
 80013d6:	4770      	bx	lr
 80013d8:	20000094 	.word	0x20000094
 80013dc:	20000098 	.word	0x20000098
 80013e0:	2000009c 	.word	0x2000009c
 80013e4:	200000a0 	.word	0x200000a0

080013e8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80013e8:	f7ff ff96 	bl	8001318 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013ec:	480b      	ldr	r0, [pc, #44]	; (800141c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80013ee:	490c      	ldr	r1, [pc, #48]	; (8001420 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80013f0:	4a0c      	ldr	r2, [pc, #48]	; (8001424 <LoopFillZerobss+0x16>)
  movs r3, #0
 80013f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013f4:	e002      	b.n	80013fc <LoopCopyDataInit>

080013f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013fa:	3304      	adds	r3, #4

080013fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001400:	d3f9      	bcc.n	80013f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001402:	4a09      	ldr	r2, [pc, #36]	; (8001428 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001404:	4c09      	ldr	r4, [pc, #36]	; (800142c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001406:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001408:	e001      	b.n	800140e <LoopFillZerobss>

0800140a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800140a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800140c:	3204      	adds	r2, #4

0800140e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800140e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001410:	d3fb      	bcc.n	800140a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001412:	f001 faf9 	bl	8002a08 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001416:	f7ff fd5d 	bl	8000ed4 <main>
  bx lr
 800141a:	4770      	bx	lr
  ldr r0, =_sdata
 800141c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001420:	20000040 	.word	0x20000040
  ldr r2, =_sidata
 8001424:	08002aa4 	.word	0x08002aa4
  ldr r2, =_sbss
 8001428:	20000040 	.word	0x20000040
  ldr r4, =_ebss
 800142c:	20000108 	.word	0x20000108

08001430 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001430:	e7fe      	b.n	8001430 <ADC1_2_IRQHandler>
	...

08001434 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001438:	4b08      	ldr	r3, [pc, #32]	; (800145c <HAL_Init+0x28>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	4a07      	ldr	r2, [pc, #28]	; (800145c <HAL_Init+0x28>)
 800143e:	f043 0310 	orr.w	r3, r3, #16
 8001442:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001444:	2003      	movs	r0, #3
 8001446:	f000 f923 	bl	8001690 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800144a:	200f      	movs	r0, #15
 800144c:	f000 f808 	bl	8001460 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001450:	f7ff feda 	bl	8001208 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001454:	2300      	movs	r3, #0
}
 8001456:	4618      	mov	r0, r3
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	40022000 	.word	0x40022000

08001460 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b082      	sub	sp, #8
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001468:	4b12      	ldr	r3, [pc, #72]	; (80014b4 <HAL_InitTick+0x54>)
 800146a:	681a      	ldr	r2, [r3, #0]
 800146c:	4b12      	ldr	r3, [pc, #72]	; (80014b8 <HAL_InitTick+0x58>)
 800146e:	781b      	ldrb	r3, [r3, #0]
 8001470:	4619      	mov	r1, r3
 8001472:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001476:	fbb3 f3f1 	udiv	r3, r3, r1
 800147a:	fbb2 f3f3 	udiv	r3, r2, r3
 800147e:	4618      	mov	r0, r3
 8001480:	f000 f93b 	bl	80016fa <HAL_SYSTICK_Config>
 8001484:	4603      	mov	r3, r0
 8001486:	2b00      	cmp	r3, #0
 8001488:	d001      	beq.n	800148e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800148a:	2301      	movs	r3, #1
 800148c:	e00e      	b.n	80014ac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	2b0f      	cmp	r3, #15
 8001492:	d80a      	bhi.n	80014aa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001494:	2200      	movs	r2, #0
 8001496:	6879      	ldr	r1, [r7, #4]
 8001498:	f04f 30ff 	mov.w	r0, #4294967295
 800149c:	f000 f903 	bl	80016a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014a0:	4a06      	ldr	r2, [pc, #24]	; (80014bc <HAL_InitTick+0x5c>)
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014a6:	2300      	movs	r3, #0
 80014a8:	e000      	b.n	80014ac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80014aa:	2301      	movs	r3, #1
}
 80014ac:	4618      	mov	r0, r3
 80014ae:	3708      	adds	r7, #8
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bd80      	pop	{r7, pc}
 80014b4:	20000030 	.word	0x20000030
 80014b8:	2000003c 	.word	0x2000003c
 80014bc:	20000038 	.word	0x20000038

080014c0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014c0:	b480      	push	{r7}
 80014c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014c4:	4b05      	ldr	r3, [pc, #20]	; (80014dc <HAL_IncTick+0x1c>)
 80014c6:	781b      	ldrb	r3, [r3, #0]
 80014c8:	461a      	mov	r2, r3
 80014ca:	4b05      	ldr	r3, [pc, #20]	; (80014e0 <HAL_IncTick+0x20>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	4413      	add	r3, r2
 80014d0:	4a03      	ldr	r2, [pc, #12]	; (80014e0 <HAL_IncTick+0x20>)
 80014d2:	6013      	str	r3, [r2, #0]
}
 80014d4:	bf00      	nop
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bc80      	pop	{r7}
 80014da:	4770      	bx	lr
 80014dc:	2000003c 	.word	0x2000003c
 80014e0:	20000104 	.word	0x20000104

080014e4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014e4:	b480      	push	{r7}
 80014e6:	af00      	add	r7, sp, #0
  return uwTick;
 80014e8:	4b02      	ldr	r3, [pc, #8]	; (80014f4 <HAL_GetTick+0x10>)
 80014ea:	681b      	ldr	r3, [r3, #0]
}
 80014ec:	4618      	mov	r0, r3
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bc80      	pop	{r7}
 80014f2:	4770      	bx	lr
 80014f4:	20000104 	.word	0x20000104

080014f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b085      	sub	sp, #20
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	f003 0307 	and.w	r3, r3, #7
 8001506:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001508:	4b0c      	ldr	r3, [pc, #48]	; (800153c <__NVIC_SetPriorityGrouping+0x44>)
 800150a:	68db      	ldr	r3, [r3, #12]
 800150c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800150e:	68ba      	ldr	r2, [r7, #8]
 8001510:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001514:	4013      	ands	r3, r2
 8001516:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800151c:	68bb      	ldr	r3, [r7, #8]
 800151e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001520:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001524:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001528:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800152a:	4a04      	ldr	r2, [pc, #16]	; (800153c <__NVIC_SetPriorityGrouping+0x44>)
 800152c:	68bb      	ldr	r3, [r7, #8]
 800152e:	60d3      	str	r3, [r2, #12]
}
 8001530:	bf00      	nop
 8001532:	3714      	adds	r7, #20
 8001534:	46bd      	mov	sp, r7
 8001536:	bc80      	pop	{r7}
 8001538:	4770      	bx	lr
 800153a:	bf00      	nop
 800153c:	e000ed00 	.word	0xe000ed00

08001540 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001540:	b480      	push	{r7}
 8001542:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001544:	4b04      	ldr	r3, [pc, #16]	; (8001558 <__NVIC_GetPriorityGrouping+0x18>)
 8001546:	68db      	ldr	r3, [r3, #12]
 8001548:	0a1b      	lsrs	r3, r3, #8
 800154a:	f003 0307 	and.w	r3, r3, #7
}
 800154e:	4618      	mov	r0, r3
 8001550:	46bd      	mov	sp, r7
 8001552:	bc80      	pop	{r7}
 8001554:	4770      	bx	lr
 8001556:	bf00      	nop
 8001558:	e000ed00 	.word	0xe000ed00

0800155c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800155c:	b480      	push	{r7}
 800155e:	b083      	sub	sp, #12
 8001560:	af00      	add	r7, sp, #0
 8001562:	4603      	mov	r3, r0
 8001564:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001566:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800156a:	2b00      	cmp	r3, #0
 800156c:	db0b      	blt.n	8001586 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800156e:	79fb      	ldrb	r3, [r7, #7]
 8001570:	f003 021f 	and.w	r2, r3, #31
 8001574:	4906      	ldr	r1, [pc, #24]	; (8001590 <__NVIC_EnableIRQ+0x34>)
 8001576:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800157a:	095b      	lsrs	r3, r3, #5
 800157c:	2001      	movs	r0, #1
 800157e:	fa00 f202 	lsl.w	r2, r0, r2
 8001582:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001586:	bf00      	nop
 8001588:	370c      	adds	r7, #12
 800158a:	46bd      	mov	sp, r7
 800158c:	bc80      	pop	{r7}
 800158e:	4770      	bx	lr
 8001590:	e000e100 	.word	0xe000e100

08001594 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001594:	b480      	push	{r7}
 8001596:	b083      	sub	sp, #12
 8001598:	af00      	add	r7, sp, #0
 800159a:	4603      	mov	r3, r0
 800159c:	6039      	str	r1, [r7, #0]
 800159e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	db0a      	blt.n	80015be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015a8:	683b      	ldr	r3, [r7, #0]
 80015aa:	b2da      	uxtb	r2, r3
 80015ac:	490c      	ldr	r1, [pc, #48]	; (80015e0 <__NVIC_SetPriority+0x4c>)
 80015ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015b2:	0112      	lsls	r2, r2, #4
 80015b4:	b2d2      	uxtb	r2, r2
 80015b6:	440b      	add	r3, r1
 80015b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015bc:	e00a      	b.n	80015d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015be:	683b      	ldr	r3, [r7, #0]
 80015c0:	b2da      	uxtb	r2, r3
 80015c2:	4908      	ldr	r1, [pc, #32]	; (80015e4 <__NVIC_SetPriority+0x50>)
 80015c4:	79fb      	ldrb	r3, [r7, #7]
 80015c6:	f003 030f 	and.w	r3, r3, #15
 80015ca:	3b04      	subs	r3, #4
 80015cc:	0112      	lsls	r2, r2, #4
 80015ce:	b2d2      	uxtb	r2, r2
 80015d0:	440b      	add	r3, r1
 80015d2:	761a      	strb	r2, [r3, #24]
}
 80015d4:	bf00      	nop
 80015d6:	370c      	adds	r7, #12
 80015d8:	46bd      	mov	sp, r7
 80015da:	bc80      	pop	{r7}
 80015dc:	4770      	bx	lr
 80015de:	bf00      	nop
 80015e0:	e000e100 	.word	0xe000e100
 80015e4:	e000ed00 	.word	0xe000ed00

080015e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b089      	sub	sp, #36	; 0x24
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	60f8      	str	r0, [r7, #12]
 80015f0:	60b9      	str	r1, [r7, #8]
 80015f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	f003 0307 	and.w	r3, r3, #7
 80015fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015fc:	69fb      	ldr	r3, [r7, #28]
 80015fe:	f1c3 0307 	rsb	r3, r3, #7
 8001602:	2b04      	cmp	r3, #4
 8001604:	bf28      	it	cs
 8001606:	2304      	movcs	r3, #4
 8001608:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800160a:	69fb      	ldr	r3, [r7, #28]
 800160c:	3304      	adds	r3, #4
 800160e:	2b06      	cmp	r3, #6
 8001610:	d902      	bls.n	8001618 <NVIC_EncodePriority+0x30>
 8001612:	69fb      	ldr	r3, [r7, #28]
 8001614:	3b03      	subs	r3, #3
 8001616:	e000      	b.n	800161a <NVIC_EncodePriority+0x32>
 8001618:	2300      	movs	r3, #0
 800161a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800161c:	f04f 32ff 	mov.w	r2, #4294967295
 8001620:	69bb      	ldr	r3, [r7, #24]
 8001622:	fa02 f303 	lsl.w	r3, r2, r3
 8001626:	43da      	mvns	r2, r3
 8001628:	68bb      	ldr	r3, [r7, #8]
 800162a:	401a      	ands	r2, r3
 800162c:	697b      	ldr	r3, [r7, #20]
 800162e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001630:	f04f 31ff 	mov.w	r1, #4294967295
 8001634:	697b      	ldr	r3, [r7, #20]
 8001636:	fa01 f303 	lsl.w	r3, r1, r3
 800163a:	43d9      	mvns	r1, r3
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001640:	4313      	orrs	r3, r2
         );
}
 8001642:	4618      	mov	r0, r3
 8001644:	3724      	adds	r7, #36	; 0x24
 8001646:	46bd      	mov	sp, r7
 8001648:	bc80      	pop	{r7}
 800164a:	4770      	bx	lr

0800164c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b082      	sub	sp, #8
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	3b01      	subs	r3, #1
 8001658:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800165c:	d301      	bcc.n	8001662 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800165e:	2301      	movs	r3, #1
 8001660:	e00f      	b.n	8001682 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001662:	4a0a      	ldr	r2, [pc, #40]	; (800168c <SysTick_Config+0x40>)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	3b01      	subs	r3, #1
 8001668:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800166a:	210f      	movs	r1, #15
 800166c:	f04f 30ff 	mov.w	r0, #4294967295
 8001670:	f7ff ff90 	bl	8001594 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001674:	4b05      	ldr	r3, [pc, #20]	; (800168c <SysTick_Config+0x40>)
 8001676:	2200      	movs	r2, #0
 8001678:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800167a:	4b04      	ldr	r3, [pc, #16]	; (800168c <SysTick_Config+0x40>)
 800167c:	2207      	movs	r2, #7
 800167e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001680:	2300      	movs	r3, #0
}
 8001682:	4618      	mov	r0, r3
 8001684:	3708      	adds	r7, #8
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	e000e010 	.word	0xe000e010

08001690 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b082      	sub	sp, #8
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001698:	6878      	ldr	r0, [r7, #4]
 800169a:	f7ff ff2d 	bl	80014f8 <__NVIC_SetPriorityGrouping>
}
 800169e:	bf00      	nop
 80016a0:	3708      	adds	r7, #8
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}

080016a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016a6:	b580      	push	{r7, lr}
 80016a8:	b086      	sub	sp, #24
 80016aa:	af00      	add	r7, sp, #0
 80016ac:	4603      	mov	r3, r0
 80016ae:	60b9      	str	r1, [r7, #8]
 80016b0:	607a      	str	r2, [r7, #4]
 80016b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80016b4:	2300      	movs	r3, #0
 80016b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80016b8:	f7ff ff42 	bl	8001540 <__NVIC_GetPriorityGrouping>
 80016bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016be:	687a      	ldr	r2, [r7, #4]
 80016c0:	68b9      	ldr	r1, [r7, #8]
 80016c2:	6978      	ldr	r0, [r7, #20]
 80016c4:	f7ff ff90 	bl	80015e8 <NVIC_EncodePriority>
 80016c8:	4602      	mov	r2, r0
 80016ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016ce:	4611      	mov	r1, r2
 80016d0:	4618      	mov	r0, r3
 80016d2:	f7ff ff5f 	bl	8001594 <__NVIC_SetPriority>
}
 80016d6:	bf00      	nop
 80016d8:	3718      	adds	r7, #24
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}

080016de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016de:	b580      	push	{r7, lr}
 80016e0:	b082      	sub	sp, #8
 80016e2:	af00      	add	r7, sp, #0
 80016e4:	4603      	mov	r3, r0
 80016e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80016e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ec:	4618      	mov	r0, r3
 80016ee:	f7ff ff35 	bl	800155c <__NVIC_EnableIRQ>
}
 80016f2:	bf00      	nop
 80016f4:	3708      	adds	r7, #8
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}

080016fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80016fa:	b580      	push	{r7, lr}
 80016fc:	b082      	sub	sp, #8
 80016fe:	af00      	add	r7, sp, #0
 8001700:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001702:	6878      	ldr	r0, [r7, #4]
 8001704:	f7ff ffa2 	bl	800164c <SysTick_Config>
 8001708:	4603      	mov	r3, r0
}
 800170a:	4618      	mov	r0, r3
 800170c:	3708      	adds	r7, #8
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}
	...

08001714 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001714:	b480      	push	{r7}
 8001716:	b08b      	sub	sp, #44	; 0x2c
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
 800171c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800171e:	2300      	movs	r3, #0
 8001720:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001722:	2300      	movs	r3, #0
 8001724:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001726:	e148      	b.n	80019ba <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001728:	2201      	movs	r2, #1
 800172a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800172c:	fa02 f303 	lsl.w	r3, r2, r3
 8001730:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001732:	683b      	ldr	r3, [r7, #0]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	69fa      	ldr	r2, [r7, #28]
 8001738:	4013      	ands	r3, r2
 800173a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800173c:	69ba      	ldr	r2, [r7, #24]
 800173e:	69fb      	ldr	r3, [r7, #28]
 8001740:	429a      	cmp	r2, r3
 8001742:	f040 8137 	bne.w	80019b4 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	685b      	ldr	r3, [r3, #4]
 800174a:	4aa3      	ldr	r2, [pc, #652]	; (80019d8 <HAL_GPIO_Init+0x2c4>)
 800174c:	4293      	cmp	r3, r2
 800174e:	d05e      	beq.n	800180e <HAL_GPIO_Init+0xfa>
 8001750:	4aa1      	ldr	r2, [pc, #644]	; (80019d8 <HAL_GPIO_Init+0x2c4>)
 8001752:	4293      	cmp	r3, r2
 8001754:	d875      	bhi.n	8001842 <HAL_GPIO_Init+0x12e>
 8001756:	4aa1      	ldr	r2, [pc, #644]	; (80019dc <HAL_GPIO_Init+0x2c8>)
 8001758:	4293      	cmp	r3, r2
 800175a:	d058      	beq.n	800180e <HAL_GPIO_Init+0xfa>
 800175c:	4a9f      	ldr	r2, [pc, #636]	; (80019dc <HAL_GPIO_Init+0x2c8>)
 800175e:	4293      	cmp	r3, r2
 8001760:	d86f      	bhi.n	8001842 <HAL_GPIO_Init+0x12e>
 8001762:	4a9f      	ldr	r2, [pc, #636]	; (80019e0 <HAL_GPIO_Init+0x2cc>)
 8001764:	4293      	cmp	r3, r2
 8001766:	d052      	beq.n	800180e <HAL_GPIO_Init+0xfa>
 8001768:	4a9d      	ldr	r2, [pc, #628]	; (80019e0 <HAL_GPIO_Init+0x2cc>)
 800176a:	4293      	cmp	r3, r2
 800176c:	d869      	bhi.n	8001842 <HAL_GPIO_Init+0x12e>
 800176e:	4a9d      	ldr	r2, [pc, #628]	; (80019e4 <HAL_GPIO_Init+0x2d0>)
 8001770:	4293      	cmp	r3, r2
 8001772:	d04c      	beq.n	800180e <HAL_GPIO_Init+0xfa>
 8001774:	4a9b      	ldr	r2, [pc, #620]	; (80019e4 <HAL_GPIO_Init+0x2d0>)
 8001776:	4293      	cmp	r3, r2
 8001778:	d863      	bhi.n	8001842 <HAL_GPIO_Init+0x12e>
 800177a:	4a9b      	ldr	r2, [pc, #620]	; (80019e8 <HAL_GPIO_Init+0x2d4>)
 800177c:	4293      	cmp	r3, r2
 800177e:	d046      	beq.n	800180e <HAL_GPIO_Init+0xfa>
 8001780:	4a99      	ldr	r2, [pc, #612]	; (80019e8 <HAL_GPIO_Init+0x2d4>)
 8001782:	4293      	cmp	r3, r2
 8001784:	d85d      	bhi.n	8001842 <HAL_GPIO_Init+0x12e>
 8001786:	2b12      	cmp	r3, #18
 8001788:	d82a      	bhi.n	80017e0 <HAL_GPIO_Init+0xcc>
 800178a:	2b12      	cmp	r3, #18
 800178c:	d859      	bhi.n	8001842 <HAL_GPIO_Init+0x12e>
 800178e:	a201      	add	r2, pc, #4	; (adr r2, 8001794 <HAL_GPIO_Init+0x80>)
 8001790:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001794:	0800180f 	.word	0x0800180f
 8001798:	080017e9 	.word	0x080017e9
 800179c:	080017fb 	.word	0x080017fb
 80017a0:	0800183d 	.word	0x0800183d
 80017a4:	08001843 	.word	0x08001843
 80017a8:	08001843 	.word	0x08001843
 80017ac:	08001843 	.word	0x08001843
 80017b0:	08001843 	.word	0x08001843
 80017b4:	08001843 	.word	0x08001843
 80017b8:	08001843 	.word	0x08001843
 80017bc:	08001843 	.word	0x08001843
 80017c0:	08001843 	.word	0x08001843
 80017c4:	08001843 	.word	0x08001843
 80017c8:	08001843 	.word	0x08001843
 80017cc:	08001843 	.word	0x08001843
 80017d0:	08001843 	.word	0x08001843
 80017d4:	08001843 	.word	0x08001843
 80017d8:	080017f1 	.word	0x080017f1
 80017dc:	08001805 	.word	0x08001805
 80017e0:	4a82      	ldr	r2, [pc, #520]	; (80019ec <HAL_GPIO_Init+0x2d8>)
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d013      	beq.n	800180e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80017e6:	e02c      	b.n	8001842 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	68db      	ldr	r3, [r3, #12]
 80017ec:	623b      	str	r3, [r7, #32]
          break;
 80017ee:	e029      	b.n	8001844 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	68db      	ldr	r3, [r3, #12]
 80017f4:	3304      	adds	r3, #4
 80017f6:	623b      	str	r3, [r7, #32]
          break;
 80017f8:	e024      	b.n	8001844 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	68db      	ldr	r3, [r3, #12]
 80017fe:	3308      	adds	r3, #8
 8001800:	623b      	str	r3, [r7, #32]
          break;
 8001802:	e01f      	b.n	8001844 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	68db      	ldr	r3, [r3, #12]
 8001808:	330c      	adds	r3, #12
 800180a:	623b      	str	r3, [r7, #32]
          break;
 800180c:	e01a      	b.n	8001844 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	689b      	ldr	r3, [r3, #8]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d102      	bne.n	800181c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001816:	2304      	movs	r3, #4
 8001818:	623b      	str	r3, [r7, #32]
          break;
 800181a:	e013      	b.n	8001844 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800181c:	683b      	ldr	r3, [r7, #0]
 800181e:	689b      	ldr	r3, [r3, #8]
 8001820:	2b01      	cmp	r3, #1
 8001822:	d105      	bne.n	8001830 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001824:	2308      	movs	r3, #8
 8001826:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	69fa      	ldr	r2, [r7, #28]
 800182c:	611a      	str	r2, [r3, #16]
          break;
 800182e:	e009      	b.n	8001844 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001830:	2308      	movs	r3, #8
 8001832:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	69fa      	ldr	r2, [r7, #28]
 8001838:	615a      	str	r2, [r3, #20]
          break;
 800183a:	e003      	b.n	8001844 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800183c:	2300      	movs	r3, #0
 800183e:	623b      	str	r3, [r7, #32]
          break;
 8001840:	e000      	b.n	8001844 <HAL_GPIO_Init+0x130>
          break;
 8001842:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001844:	69bb      	ldr	r3, [r7, #24]
 8001846:	2bff      	cmp	r3, #255	; 0xff
 8001848:	d801      	bhi.n	800184e <HAL_GPIO_Init+0x13a>
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	e001      	b.n	8001852 <HAL_GPIO_Init+0x13e>
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	3304      	adds	r3, #4
 8001852:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001854:	69bb      	ldr	r3, [r7, #24]
 8001856:	2bff      	cmp	r3, #255	; 0xff
 8001858:	d802      	bhi.n	8001860 <HAL_GPIO_Init+0x14c>
 800185a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800185c:	009b      	lsls	r3, r3, #2
 800185e:	e002      	b.n	8001866 <HAL_GPIO_Init+0x152>
 8001860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001862:	3b08      	subs	r3, #8
 8001864:	009b      	lsls	r3, r3, #2
 8001866:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001868:	697b      	ldr	r3, [r7, #20]
 800186a:	681a      	ldr	r2, [r3, #0]
 800186c:	210f      	movs	r1, #15
 800186e:	693b      	ldr	r3, [r7, #16]
 8001870:	fa01 f303 	lsl.w	r3, r1, r3
 8001874:	43db      	mvns	r3, r3
 8001876:	401a      	ands	r2, r3
 8001878:	6a39      	ldr	r1, [r7, #32]
 800187a:	693b      	ldr	r3, [r7, #16]
 800187c:	fa01 f303 	lsl.w	r3, r1, r3
 8001880:	431a      	orrs	r2, r3
 8001882:	697b      	ldr	r3, [r7, #20]
 8001884:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001886:	683b      	ldr	r3, [r7, #0]
 8001888:	685b      	ldr	r3, [r3, #4]
 800188a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800188e:	2b00      	cmp	r3, #0
 8001890:	f000 8090 	beq.w	80019b4 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001894:	4b56      	ldr	r3, [pc, #344]	; (80019f0 <HAL_GPIO_Init+0x2dc>)
 8001896:	699b      	ldr	r3, [r3, #24]
 8001898:	4a55      	ldr	r2, [pc, #340]	; (80019f0 <HAL_GPIO_Init+0x2dc>)
 800189a:	f043 0301 	orr.w	r3, r3, #1
 800189e:	6193      	str	r3, [r2, #24]
 80018a0:	4b53      	ldr	r3, [pc, #332]	; (80019f0 <HAL_GPIO_Init+0x2dc>)
 80018a2:	699b      	ldr	r3, [r3, #24]
 80018a4:	f003 0301 	and.w	r3, r3, #1
 80018a8:	60bb      	str	r3, [r7, #8]
 80018aa:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80018ac:	4a51      	ldr	r2, [pc, #324]	; (80019f4 <HAL_GPIO_Init+0x2e0>)
 80018ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018b0:	089b      	lsrs	r3, r3, #2
 80018b2:	3302      	adds	r3, #2
 80018b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018b8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80018ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018bc:	f003 0303 	and.w	r3, r3, #3
 80018c0:	009b      	lsls	r3, r3, #2
 80018c2:	220f      	movs	r2, #15
 80018c4:	fa02 f303 	lsl.w	r3, r2, r3
 80018c8:	43db      	mvns	r3, r3
 80018ca:	68fa      	ldr	r2, [r7, #12]
 80018cc:	4013      	ands	r3, r2
 80018ce:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	4a49      	ldr	r2, [pc, #292]	; (80019f8 <HAL_GPIO_Init+0x2e4>)
 80018d4:	4293      	cmp	r3, r2
 80018d6:	d00d      	beq.n	80018f4 <HAL_GPIO_Init+0x1e0>
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	4a48      	ldr	r2, [pc, #288]	; (80019fc <HAL_GPIO_Init+0x2e8>)
 80018dc:	4293      	cmp	r3, r2
 80018de:	d007      	beq.n	80018f0 <HAL_GPIO_Init+0x1dc>
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	4a47      	ldr	r2, [pc, #284]	; (8001a00 <HAL_GPIO_Init+0x2ec>)
 80018e4:	4293      	cmp	r3, r2
 80018e6:	d101      	bne.n	80018ec <HAL_GPIO_Init+0x1d8>
 80018e8:	2302      	movs	r3, #2
 80018ea:	e004      	b.n	80018f6 <HAL_GPIO_Init+0x1e2>
 80018ec:	2303      	movs	r3, #3
 80018ee:	e002      	b.n	80018f6 <HAL_GPIO_Init+0x1e2>
 80018f0:	2301      	movs	r3, #1
 80018f2:	e000      	b.n	80018f6 <HAL_GPIO_Init+0x1e2>
 80018f4:	2300      	movs	r3, #0
 80018f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80018f8:	f002 0203 	and.w	r2, r2, #3
 80018fc:	0092      	lsls	r2, r2, #2
 80018fe:	4093      	lsls	r3, r2
 8001900:	68fa      	ldr	r2, [r7, #12]
 8001902:	4313      	orrs	r3, r2
 8001904:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001906:	493b      	ldr	r1, [pc, #236]	; (80019f4 <HAL_GPIO_Init+0x2e0>)
 8001908:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800190a:	089b      	lsrs	r3, r3, #2
 800190c:	3302      	adds	r3, #2
 800190e:	68fa      	ldr	r2, [r7, #12]
 8001910:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	685b      	ldr	r3, [r3, #4]
 8001918:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800191c:	2b00      	cmp	r3, #0
 800191e:	d006      	beq.n	800192e <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001920:	4b38      	ldr	r3, [pc, #224]	; (8001a04 <HAL_GPIO_Init+0x2f0>)
 8001922:	689a      	ldr	r2, [r3, #8]
 8001924:	4937      	ldr	r1, [pc, #220]	; (8001a04 <HAL_GPIO_Init+0x2f0>)
 8001926:	69bb      	ldr	r3, [r7, #24]
 8001928:	4313      	orrs	r3, r2
 800192a:	608b      	str	r3, [r1, #8]
 800192c:	e006      	b.n	800193c <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800192e:	4b35      	ldr	r3, [pc, #212]	; (8001a04 <HAL_GPIO_Init+0x2f0>)
 8001930:	689a      	ldr	r2, [r3, #8]
 8001932:	69bb      	ldr	r3, [r7, #24]
 8001934:	43db      	mvns	r3, r3
 8001936:	4933      	ldr	r1, [pc, #204]	; (8001a04 <HAL_GPIO_Init+0x2f0>)
 8001938:	4013      	ands	r3, r2
 800193a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	685b      	ldr	r3, [r3, #4]
 8001940:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001944:	2b00      	cmp	r3, #0
 8001946:	d006      	beq.n	8001956 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001948:	4b2e      	ldr	r3, [pc, #184]	; (8001a04 <HAL_GPIO_Init+0x2f0>)
 800194a:	68da      	ldr	r2, [r3, #12]
 800194c:	492d      	ldr	r1, [pc, #180]	; (8001a04 <HAL_GPIO_Init+0x2f0>)
 800194e:	69bb      	ldr	r3, [r7, #24]
 8001950:	4313      	orrs	r3, r2
 8001952:	60cb      	str	r3, [r1, #12]
 8001954:	e006      	b.n	8001964 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001956:	4b2b      	ldr	r3, [pc, #172]	; (8001a04 <HAL_GPIO_Init+0x2f0>)
 8001958:	68da      	ldr	r2, [r3, #12]
 800195a:	69bb      	ldr	r3, [r7, #24]
 800195c:	43db      	mvns	r3, r3
 800195e:	4929      	ldr	r1, [pc, #164]	; (8001a04 <HAL_GPIO_Init+0x2f0>)
 8001960:	4013      	ands	r3, r2
 8001962:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	685b      	ldr	r3, [r3, #4]
 8001968:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800196c:	2b00      	cmp	r3, #0
 800196e:	d006      	beq.n	800197e <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001970:	4b24      	ldr	r3, [pc, #144]	; (8001a04 <HAL_GPIO_Init+0x2f0>)
 8001972:	685a      	ldr	r2, [r3, #4]
 8001974:	4923      	ldr	r1, [pc, #140]	; (8001a04 <HAL_GPIO_Init+0x2f0>)
 8001976:	69bb      	ldr	r3, [r7, #24]
 8001978:	4313      	orrs	r3, r2
 800197a:	604b      	str	r3, [r1, #4]
 800197c:	e006      	b.n	800198c <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800197e:	4b21      	ldr	r3, [pc, #132]	; (8001a04 <HAL_GPIO_Init+0x2f0>)
 8001980:	685a      	ldr	r2, [r3, #4]
 8001982:	69bb      	ldr	r3, [r7, #24]
 8001984:	43db      	mvns	r3, r3
 8001986:	491f      	ldr	r1, [pc, #124]	; (8001a04 <HAL_GPIO_Init+0x2f0>)
 8001988:	4013      	ands	r3, r2
 800198a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001994:	2b00      	cmp	r3, #0
 8001996:	d006      	beq.n	80019a6 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001998:	4b1a      	ldr	r3, [pc, #104]	; (8001a04 <HAL_GPIO_Init+0x2f0>)
 800199a:	681a      	ldr	r2, [r3, #0]
 800199c:	4919      	ldr	r1, [pc, #100]	; (8001a04 <HAL_GPIO_Init+0x2f0>)
 800199e:	69bb      	ldr	r3, [r7, #24]
 80019a0:	4313      	orrs	r3, r2
 80019a2:	600b      	str	r3, [r1, #0]
 80019a4:	e006      	b.n	80019b4 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80019a6:	4b17      	ldr	r3, [pc, #92]	; (8001a04 <HAL_GPIO_Init+0x2f0>)
 80019a8:	681a      	ldr	r2, [r3, #0]
 80019aa:	69bb      	ldr	r3, [r7, #24]
 80019ac:	43db      	mvns	r3, r3
 80019ae:	4915      	ldr	r1, [pc, #84]	; (8001a04 <HAL_GPIO_Init+0x2f0>)
 80019b0:	4013      	ands	r3, r2
 80019b2:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80019b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019b6:	3301      	adds	r3, #1
 80019b8:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	681a      	ldr	r2, [r3, #0]
 80019be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019c0:	fa22 f303 	lsr.w	r3, r2, r3
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	f47f aeaf 	bne.w	8001728 <HAL_GPIO_Init+0x14>
  }
}
 80019ca:	bf00      	nop
 80019cc:	bf00      	nop
 80019ce:	372c      	adds	r7, #44	; 0x2c
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bc80      	pop	{r7}
 80019d4:	4770      	bx	lr
 80019d6:	bf00      	nop
 80019d8:	10320000 	.word	0x10320000
 80019dc:	10310000 	.word	0x10310000
 80019e0:	10220000 	.word	0x10220000
 80019e4:	10210000 	.word	0x10210000
 80019e8:	10120000 	.word	0x10120000
 80019ec:	10110000 	.word	0x10110000
 80019f0:	40021000 	.word	0x40021000
 80019f4:	40010000 	.word	0x40010000
 80019f8:	40010800 	.word	0x40010800
 80019fc:	40010c00 	.word	0x40010c00
 8001a00:	40011000 	.word	0x40011000
 8001a04:	40010400 	.word	0x40010400

08001a08 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	b085      	sub	sp, #20
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
 8001a10:	460b      	mov	r3, r1
 8001a12:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	689a      	ldr	r2, [r3, #8]
 8001a18:	887b      	ldrh	r3, [r7, #2]
 8001a1a:	4013      	ands	r3, r2
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d002      	beq.n	8001a26 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001a20:	2301      	movs	r3, #1
 8001a22:	73fb      	strb	r3, [r7, #15]
 8001a24:	e001      	b.n	8001a2a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001a26:	2300      	movs	r3, #0
 8001a28:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001a2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	3714      	adds	r7, #20
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bc80      	pop	{r7}
 8001a34:	4770      	bx	lr

08001a36 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a36:	b480      	push	{r7}
 8001a38:	b083      	sub	sp, #12
 8001a3a:	af00      	add	r7, sp, #0
 8001a3c:	6078      	str	r0, [r7, #4]
 8001a3e:	460b      	mov	r3, r1
 8001a40:	807b      	strh	r3, [r7, #2]
 8001a42:	4613      	mov	r3, r2
 8001a44:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001a46:	787b      	ldrb	r3, [r7, #1]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d003      	beq.n	8001a54 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a4c:	887a      	ldrh	r2, [r7, #2]
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001a52:	e003      	b.n	8001a5c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001a54:	887b      	ldrh	r3, [r7, #2]
 8001a56:	041a      	lsls	r2, r3, #16
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	611a      	str	r2, [r3, #16]
}
 8001a5c:	bf00      	nop
 8001a5e:	370c      	adds	r7, #12
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bc80      	pop	{r7}
 8001a64:	4770      	bx	lr

08001a66 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001a66:	b480      	push	{r7}
 8001a68:	b085      	sub	sp, #20
 8001a6a:	af00      	add	r7, sp, #0
 8001a6c:	6078      	str	r0, [r7, #4]
 8001a6e:	460b      	mov	r3, r1
 8001a70:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	68db      	ldr	r3, [r3, #12]
 8001a76:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001a78:	887a      	ldrh	r2, [r7, #2]
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	041a      	lsls	r2, r3, #16
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	43d9      	mvns	r1, r3
 8001a84:	887b      	ldrh	r3, [r7, #2]
 8001a86:	400b      	ands	r3, r1
 8001a88:	431a      	orrs	r2, r3
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	611a      	str	r2, [r3, #16]
}
 8001a8e:	bf00      	nop
 8001a90:	3714      	adds	r7, #20
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bc80      	pop	{r7}
 8001a96:	4770      	bx	lr

08001a98 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b086      	sub	sp, #24
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d101      	bne.n	8001aaa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	e26c      	b.n	8001f84 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f003 0301 	and.w	r3, r3, #1
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	f000 8087 	beq.w	8001bc6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ab8:	4b92      	ldr	r3, [pc, #584]	; (8001d04 <HAL_RCC_OscConfig+0x26c>)
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	f003 030c 	and.w	r3, r3, #12
 8001ac0:	2b04      	cmp	r3, #4
 8001ac2:	d00c      	beq.n	8001ade <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001ac4:	4b8f      	ldr	r3, [pc, #572]	; (8001d04 <HAL_RCC_OscConfig+0x26c>)
 8001ac6:	685b      	ldr	r3, [r3, #4]
 8001ac8:	f003 030c 	and.w	r3, r3, #12
 8001acc:	2b08      	cmp	r3, #8
 8001ace:	d112      	bne.n	8001af6 <HAL_RCC_OscConfig+0x5e>
 8001ad0:	4b8c      	ldr	r3, [pc, #560]	; (8001d04 <HAL_RCC_OscConfig+0x26c>)
 8001ad2:	685b      	ldr	r3, [r3, #4]
 8001ad4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ad8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001adc:	d10b      	bne.n	8001af6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ade:	4b89      	ldr	r3, [pc, #548]	; (8001d04 <HAL_RCC_OscConfig+0x26c>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d06c      	beq.n	8001bc4 <HAL_RCC_OscConfig+0x12c>
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	685b      	ldr	r3, [r3, #4]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d168      	bne.n	8001bc4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001af2:	2301      	movs	r3, #1
 8001af4:	e246      	b.n	8001f84 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	685b      	ldr	r3, [r3, #4]
 8001afa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001afe:	d106      	bne.n	8001b0e <HAL_RCC_OscConfig+0x76>
 8001b00:	4b80      	ldr	r3, [pc, #512]	; (8001d04 <HAL_RCC_OscConfig+0x26c>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	4a7f      	ldr	r2, [pc, #508]	; (8001d04 <HAL_RCC_OscConfig+0x26c>)
 8001b06:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b0a:	6013      	str	r3, [r2, #0]
 8001b0c:	e02e      	b.n	8001b6c <HAL_RCC_OscConfig+0xd4>
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	685b      	ldr	r3, [r3, #4]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d10c      	bne.n	8001b30 <HAL_RCC_OscConfig+0x98>
 8001b16:	4b7b      	ldr	r3, [pc, #492]	; (8001d04 <HAL_RCC_OscConfig+0x26c>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	4a7a      	ldr	r2, [pc, #488]	; (8001d04 <HAL_RCC_OscConfig+0x26c>)
 8001b1c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b20:	6013      	str	r3, [r2, #0]
 8001b22:	4b78      	ldr	r3, [pc, #480]	; (8001d04 <HAL_RCC_OscConfig+0x26c>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	4a77      	ldr	r2, [pc, #476]	; (8001d04 <HAL_RCC_OscConfig+0x26c>)
 8001b28:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b2c:	6013      	str	r3, [r2, #0]
 8001b2e:	e01d      	b.n	8001b6c <HAL_RCC_OscConfig+0xd4>
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001b38:	d10c      	bne.n	8001b54 <HAL_RCC_OscConfig+0xbc>
 8001b3a:	4b72      	ldr	r3, [pc, #456]	; (8001d04 <HAL_RCC_OscConfig+0x26c>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	4a71      	ldr	r2, [pc, #452]	; (8001d04 <HAL_RCC_OscConfig+0x26c>)
 8001b40:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b44:	6013      	str	r3, [r2, #0]
 8001b46:	4b6f      	ldr	r3, [pc, #444]	; (8001d04 <HAL_RCC_OscConfig+0x26c>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	4a6e      	ldr	r2, [pc, #440]	; (8001d04 <HAL_RCC_OscConfig+0x26c>)
 8001b4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b50:	6013      	str	r3, [r2, #0]
 8001b52:	e00b      	b.n	8001b6c <HAL_RCC_OscConfig+0xd4>
 8001b54:	4b6b      	ldr	r3, [pc, #428]	; (8001d04 <HAL_RCC_OscConfig+0x26c>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	4a6a      	ldr	r2, [pc, #424]	; (8001d04 <HAL_RCC_OscConfig+0x26c>)
 8001b5a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b5e:	6013      	str	r3, [r2, #0]
 8001b60:	4b68      	ldr	r3, [pc, #416]	; (8001d04 <HAL_RCC_OscConfig+0x26c>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	4a67      	ldr	r2, [pc, #412]	; (8001d04 <HAL_RCC_OscConfig+0x26c>)
 8001b66:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b6a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	685b      	ldr	r3, [r3, #4]
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d013      	beq.n	8001b9c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b74:	f7ff fcb6 	bl	80014e4 <HAL_GetTick>
 8001b78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b7a:	e008      	b.n	8001b8e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b7c:	f7ff fcb2 	bl	80014e4 <HAL_GetTick>
 8001b80:	4602      	mov	r2, r0
 8001b82:	693b      	ldr	r3, [r7, #16]
 8001b84:	1ad3      	subs	r3, r2, r3
 8001b86:	2b64      	cmp	r3, #100	; 0x64
 8001b88:	d901      	bls.n	8001b8e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001b8a:	2303      	movs	r3, #3
 8001b8c:	e1fa      	b.n	8001f84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b8e:	4b5d      	ldr	r3, [pc, #372]	; (8001d04 <HAL_RCC_OscConfig+0x26c>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d0f0      	beq.n	8001b7c <HAL_RCC_OscConfig+0xe4>
 8001b9a:	e014      	b.n	8001bc6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b9c:	f7ff fca2 	bl	80014e4 <HAL_GetTick>
 8001ba0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ba2:	e008      	b.n	8001bb6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ba4:	f7ff fc9e 	bl	80014e4 <HAL_GetTick>
 8001ba8:	4602      	mov	r2, r0
 8001baa:	693b      	ldr	r3, [r7, #16]
 8001bac:	1ad3      	subs	r3, r2, r3
 8001bae:	2b64      	cmp	r3, #100	; 0x64
 8001bb0:	d901      	bls.n	8001bb6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001bb2:	2303      	movs	r3, #3
 8001bb4:	e1e6      	b.n	8001f84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bb6:	4b53      	ldr	r3, [pc, #332]	; (8001d04 <HAL_RCC_OscConfig+0x26c>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d1f0      	bne.n	8001ba4 <HAL_RCC_OscConfig+0x10c>
 8001bc2:	e000      	b.n	8001bc6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bc4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f003 0302 	and.w	r3, r3, #2
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d063      	beq.n	8001c9a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001bd2:	4b4c      	ldr	r3, [pc, #304]	; (8001d04 <HAL_RCC_OscConfig+0x26c>)
 8001bd4:	685b      	ldr	r3, [r3, #4]
 8001bd6:	f003 030c 	and.w	r3, r3, #12
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d00b      	beq.n	8001bf6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001bde:	4b49      	ldr	r3, [pc, #292]	; (8001d04 <HAL_RCC_OscConfig+0x26c>)
 8001be0:	685b      	ldr	r3, [r3, #4]
 8001be2:	f003 030c 	and.w	r3, r3, #12
 8001be6:	2b08      	cmp	r3, #8
 8001be8:	d11c      	bne.n	8001c24 <HAL_RCC_OscConfig+0x18c>
 8001bea:	4b46      	ldr	r3, [pc, #280]	; (8001d04 <HAL_RCC_OscConfig+0x26c>)
 8001bec:	685b      	ldr	r3, [r3, #4]
 8001bee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d116      	bne.n	8001c24 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001bf6:	4b43      	ldr	r3, [pc, #268]	; (8001d04 <HAL_RCC_OscConfig+0x26c>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f003 0302 	and.w	r3, r3, #2
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d005      	beq.n	8001c0e <HAL_RCC_OscConfig+0x176>
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	691b      	ldr	r3, [r3, #16]
 8001c06:	2b01      	cmp	r3, #1
 8001c08:	d001      	beq.n	8001c0e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	e1ba      	b.n	8001f84 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c0e:	4b3d      	ldr	r3, [pc, #244]	; (8001d04 <HAL_RCC_OscConfig+0x26c>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	695b      	ldr	r3, [r3, #20]
 8001c1a:	00db      	lsls	r3, r3, #3
 8001c1c:	4939      	ldr	r1, [pc, #228]	; (8001d04 <HAL_RCC_OscConfig+0x26c>)
 8001c1e:	4313      	orrs	r3, r2
 8001c20:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c22:	e03a      	b.n	8001c9a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	691b      	ldr	r3, [r3, #16]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d020      	beq.n	8001c6e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c2c:	4b36      	ldr	r3, [pc, #216]	; (8001d08 <HAL_RCC_OscConfig+0x270>)
 8001c2e:	2201      	movs	r2, #1
 8001c30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c32:	f7ff fc57 	bl	80014e4 <HAL_GetTick>
 8001c36:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c38:	e008      	b.n	8001c4c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c3a:	f7ff fc53 	bl	80014e4 <HAL_GetTick>
 8001c3e:	4602      	mov	r2, r0
 8001c40:	693b      	ldr	r3, [r7, #16]
 8001c42:	1ad3      	subs	r3, r2, r3
 8001c44:	2b02      	cmp	r3, #2
 8001c46:	d901      	bls.n	8001c4c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001c48:	2303      	movs	r3, #3
 8001c4a:	e19b      	b.n	8001f84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c4c:	4b2d      	ldr	r3, [pc, #180]	; (8001d04 <HAL_RCC_OscConfig+0x26c>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f003 0302 	and.w	r3, r3, #2
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d0f0      	beq.n	8001c3a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c58:	4b2a      	ldr	r3, [pc, #168]	; (8001d04 <HAL_RCC_OscConfig+0x26c>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	695b      	ldr	r3, [r3, #20]
 8001c64:	00db      	lsls	r3, r3, #3
 8001c66:	4927      	ldr	r1, [pc, #156]	; (8001d04 <HAL_RCC_OscConfig+0x26c>)
 8001c68:	4313      	orrs	r3, r2
 8001c6a:	600b      	str	r3, [r1, #0]
 8001c6c:	e015      	b.n	8001c9a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c6e:	4b26      	ldr	r3, [pc, #152]	; (8001d08 <HAL_RCC_OscConfig+0x270>)
 8001c70:	2200      	movs	r2, #0
 8001c72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c74:	f7ff fc36 	bl	80014e4 <HAL_GetTick>
 8001c78:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c7a:	e008      	b.n	8001c8e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c7c:	f7ff fc32 	bl	80014e4 <HAL_GetTick>
 8001c80:	4602      	mov	r2, r0
 8001c82:	693b      	ldr	r3, [r7, #16]
 8001c84:	1ad3      	subs	r3, r2, r3
 8001c86:	2b02      	cmp	r3, #2
 8001c88:	d901      	bls.n	8001c8e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001c8a:	2303      	movs	r3, #3
 8001c8c:	e17a      	b.n	8001f84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c8e:	4b1d      	ldr	r3, [pc, #116]	; (8001d04 <HAL_RCC_OscConfig+0x26c>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f003 0302 	and.w	r3, r3, #2
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d1f0      	bne.n	8001c7c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f003 0308 	and.w	r3, r3, #8
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d03a      	beq.n	8001d1c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	699b      	ldr	r3, [r3, #24]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d019      	beq.n	8001ce2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001cae:	4b17      	ldr	r3, [pc, #92]	; (8001d0c <HAL_RCC_OscConfig+0x274>)
 8001cb0:	2201      	movs	r2, #1
 8001cb2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cb4:	f7ff fc16 	bl	80014e4 <HAL_GetTick>
 8001cb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001cba:	e008      	b.n	8001cce <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001cbc:	f7ff fc12 	bl	80014e4 <HAL_GetTick>
 8001cc0:	4602      	mov	r2, r0
 8001cc2:	693b      	ldr	r3, [r7, #16]
 8001cc4:	1ad3      	subs	r3, r2, r3
 8001cc6:	2b02      	cmp	r3, #2
 8001cc8:	d901      	bls.n	8001cce <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001cca:	2303      	movs	r3, #3
 8001ccc:	e15a      	b.n	8001f84 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001cce:	4b0d      	ldr	r3, [pc, #52]	; (8001d04 <HAL_RCC_OscConfig+0x26c>)
 8001cd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cd2:	f003 0302 	and.w	r3, r3, #2
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d0f0      	beq.n	8001cbc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001cda:	2001      	movs	r0, #1
 8001cdc:	f000 fa9a 	bl	8002214 <RCC_Delay>
 8001ce0:	e01c      	b.n	8001d1c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ce2:	4b0a      	ldr	r3, [pc, #40]	; (8001d0c <HAL_RCC_OscConfig+0x274>)
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ce8:	f7ff fbfc 	bl	80014e4 <HAL_GetTick>
 8001cec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001cee:	e00f      	b.n	8001d10 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001cf0:	f7ff fbf8 	bl	80014e4 <HAL_GetTick>
 8001cf4:	4602      	mov	r2, r0
 8001cf6:	693b      	ldr	r3, [r7, #16]
 8001cf8:	1ad3      	subs	r3, r2, r3
 8001cfa:	2b02      	cmp	r3, #2
 8001cfc:	d908      	bls.n	8001d10 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001cfe:	2303      	movs	r3, #3
 8001d00:	e140      	b.n	8001f84 <HAL_RCC_OscConfig+0x4ec>
 8001d02:	bf00      	nop
 8001d04:	40021000 	.word	0x40021000
 8001d08:	42420000 	.word	0x42420000
 8001d0c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d10:	4b9e      	ldr	r3, [pc, #632]	; (8001f8c <HAL_RCC_OscConfig+0x4f4>)
 8001d12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d14:	f003 0302 	and.w	r3, r3, #2
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d1e9      	bne.n	8001cf0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f003 0304 	and.w	r3, r3, #4
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	f000 80a6 	beq.w	8001e76 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d2e:	4b97      	ldr	r3, [pc, #604]	; (8001f8c <HAL_RCC_OscConfig+0x4f4>)
 8001d30:	69db      	ldr	r3, [r3, #28]
 8001d32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d10d      	bne.n	8001d56 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d3a:	4b94      	ldr	r3, [pc, #592]	; (8001f8c <HAL_RCC_OscConfig+0x4f4>)
 8001d3c:	69db      	ldr	r3, [r3, #28]
 8001d3e:	4a93      	ldr	r2, [pc, #588]	; (8001f8c <HAL_RCC_OscConfig+0x4f4>)
 8001d40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d44:	61d3      	str	r3, [r2, #28]
 8001d46:	4b91      	ldr	r3, [pc, #580]	; (8001f8c <HAL_RCC_OscConfig+0x4f4>)
 8001d48:	69db      	ldr	r3, [r3, #28]
 8001d4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d4e:	60bb      	str	r3, [r7, #8]
 8001d50:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d52:	2301      	movs	r3, #1
 8001d54:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d56:	4b8e      	ldr	r3, [pc, #568]	; (8001f90 <HAL_RCC_OscConfig+0x4f8>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d118      	bne.n	8001d94 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d62:	4b8b      	ldr	r3, [pc, #556]	; (8001f90 <HAL_RCC_OscConfig+0x4f8>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	4a8a      	ldr	r2, [pc, #552]	; (8001f90 <HAL_RCC_OscConfig+0x4f8>)
 8001d68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d6c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d6e:	f7ff fbb9 	bl	80014e4 <HAL_GetTick>
 8001d72:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d74:	e008      	b.n	8001d88 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d76:	f7ff fbb5 	bl	80014e4 <HAL_GetTick>
 8001d7a:	4602      	mov	r2, r0
 8001d7c:	693b      	ldr	r3, [r7, #16]
 8001d7e:	1ad3      	subs	r3, r2, r3
 8001d80:	2b64      	cmp	r3, #100	; 0x64
 8001d82:	d901      	bls.n	8001d88 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001d84:	2303      	movs	r3, #3
 8001d86:	e0fd      	b.n	8001f84 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d88:	4b81      	ldr	r3, [pc, #516]	; (8001f90 <HAL_RCC_OscConfig+0x4f8>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d0f0      	beq.n	8001d76 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	68db      	ldr	r3, [r3, #12]
 8001d98:	2b01      	cmp	r3, #1
 8001d9a:	d106      	bne.n	8001daa <HAL_RCC_OscConfig+0x312>
 8001d9c:	4b7b      	ldr	r3, [pc, #492]	; (8001f8c <HAL_RCC_OscConfig+0x4f4>)
 8001d9e:	6a1b      	ldr	r3, [r3, #32]
 8001da0:	4a7a      	ldr	r2, [pc, #488]	; (8001f8c <HAL_RCC_OscConfig+0x4f4>)
 8001da2:	f043 0301 	orr.w	r3, r3, #1
 8001da6:	6213      	str	r3, [r2, #32]
 8001da8:	e02d      	b.n	8001e06 <HAL_RCC_OscConfig+0x36e>
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	68db      	ldr	r3, [r3, #12]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d10c      	bne.n	8001dcc <HAL_RCC_OscConfig+0x334>
 8001db2:	4b76      	ldr	r3, [pc, #472]	; (8001f8c <HAL_RCC_OscConfig+0x4f4>)
 8001db4:	6a1b      	ldr	r3, [r3, #32]
 8001db6:	4a75      	ldr	r2, [pc, #468]	; (8001f8c <HAL_RCC_OscConfig+0x4f4>)
 8001db8:	f023 0301 	bic.w	r3, r3, #1
 8001dbc:	6213      	str	r3, [r2, #32]
 8001dbe:	4b73      	ldr	r3, [pc, #460]	; (8001f8c <HAL_RCC_OscConfig+0x4f4>)
 8001dc0:	6a1b      	ldr	r3, [r3, #32]
 8001dc2:	4a72      	ldr	r2, [pc, #456]	; (8001f8c <HAL_RCC_OscConfig+0x4f4>)
 8001dc4:	f023 0304 	bic.w	r3, r3, #4
 8001dc8:	6213      	str	r3, [r2, #32]
 8001dca:	e01c      	b.n	8001e06 <HAL_RCC_OscConfig+0x36e>
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	68db      	ldr	r3, [r3, #12]
 8001dd0:	2b05      	cmp	r3, #5
 8001dd2:	d10c      	bne.n	8001dee <HAL_RCC_OscConfig+0x356>
 8001dd4:	4b6d      	ldr	r3, [pc, #436]	; (8001f8c <HAL_RCC_OscConfig+0x4f4>)
 8001dd6:	6a1b      	ldr	r3, [r3, #32]
 8001dd8:	4a6c      	ldr	r2, [pc, #432]	; (8001f8c <HAL_RCC_OscConfig+0x4f4>)
 8001dda:	f043 0304 	orr.w	r3, r3, #4
 8001dde:	6213      	str	r3, [r2, #32]
 8001de0:	4b6a      	ldr	r3, [pc, #424]	; (8001f8c <HAL_RCC_OscConfig+0x4f4>)
 8001de2:	6a1b      	ldr	r3, [r3, #32]
 8001de4:	4a69      	ldr	r2, [pc, #420]	; (8001f8c <HAL_RCC_OscConfig+0x4f4>)
 8001de6:	f043 0301 	orr.w	r3, r3, #1
 8001dea:	6213      	str	r3, [r2, #32]
 8001dec:	e00b      	b.n	8001e06 <HAL_RCC_OscConfig+0x36e>
 8001dee:	4b67      	ldr	r3, [pc, #412]	; (8001f8c <HAL_RCC_OscConfig+0x4f4>)
 8001df0:	6a1b      	ldr	r3, [r3, #32]
 8001df2:	4a66      	ldr	r2, [pc, #408]	; (8001f8c <HAL_RCC_OscConfig+0x4f4>)
 8001df4:	f023 0301 	bic.w	r3, r3, #1
 8001df8:	6213      	str	r3, [r2, #32]
 8001dfa:	4b64      	ldr	r3, [pc, #400]	; (8001f8c <HAL_RCC_OscConfig+0x4f4>)
 8001dfc:	6a1b      	ldr	r3, [r3, #32]
 8001dfe:	4a63      	ldr	r2, [pc, #396]	; (8001f8c <HAL_RCC_OscConfig+0x4f4>)
 8001e00:	f023 0304 	bic.w	r3, r3, #4
 8001e04:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	68db      	ldr	r3, [r3, #12]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d015      	beq.n	8001e3a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e0e:	f7ff fb69 	bl	80014e4 <HAL_GetTick>
 8001e12:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e14:	e00a      	b.n	8001e2c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e16:	f7ff fb65 	bl	80014e4 <HAL_GetTick>
 8001e1a:	4602      	mov	r2, r0
 8001e1c:	693b      	ldr	r3, [r7, #16]
 8001e1e:	1ad3      	subs	r3, r2, r3
 8001e20:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e24:	4293      	cmp	r3, r2
 8001e26:	d901      	bls.n	8001e2c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001e28:	2303      	movs	r3, #3
 8001e2a:	e0ab      	b.n	8001f84 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e2c:	4b57      	ldr	r3, [pc, #348]	; (8001f8c <HAL_RCC_OscConfig+0x4f4>)
 8001e2e:	6a1b      	ldr	r3, [r3, #32]
 8001e30:	f003 0302 	and.w	r3, r3, #2
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d0ee      	beq.n	8001e16 <HAL_RCC_OscConfig+0x37e>
 8001e38:	e014      	b.n	8001e64 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e3a:	f7ff fb53 	bl	80014e4 <HAL_GetTick>
 8001e3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e40:	e00a      	b.n	8001e58 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e42:	f7ff fb4f 	bl	80014e4 <HAL_GetTick>
 8001e46:	4602      	mov	r2, r0
 8001e48:	693b      	ldr	r3, [r7, #16]
 8001e4a:	1ad3      	subs	r3, r2, r3
 8001e4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e50:	4293      	cmp	r3, r2
 8001e52:	d901      	bls.n	8001e58 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001e54:	2303      	movs	r3, #3
 8001e56:	e095      	b.n	8001f84 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e58:	4b4c      	ldr	r3, [pc, #304]	; (8001f8c <HAL_RCC_OscConfig+0x4f4>)
 8001e5a:	6a1b      	ldr	r3, [r3, #32]
 8001e5c:	f003 0302 	and.w	r3, r3, #2
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d1ee      	bne.n	8001e42 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001e64:	7dfb      	ldrb	r3, [r7, #23]
 8001e66:	2b01      	cmp	r3, #1
 8001e68:	d105      	bne.n	8001e76 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e6a:	4b48      	ldr	r3, [pc, #288]	; (8001f8c <HAL_RCC_OscConfig+0x4f4>)
 8001e6c:	69db      	ldr	r3, [r3, #28]
 8001e6e:	4a47      	ldr	r2, [pc, #284]	; (8001f8c <HAL_RCC_OscConfig+0x4f4>)
 8001e70:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001e74:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	69db      	ldr	r3, [r3, #28]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	f000 8081 	beq.w	8001f82 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e80:	4b42      	ldr	r3, [pc, #264]	; (8001f8c <HAL_RCC_OscConfig+0x4f4>)
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	f003 030c 	and.w	r3, r3, #12
 8001e88:	2b08      	cmp	r3, #8
 8001e8a:	d061      	beq.n	8001f50 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	69db      	ldr	r3, [r3, #28]
 8001e90:	2b02      	cmp	r3, #2
 8001e92:	d146      	bne.n	8001f22 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e94:	4b3f      	ldr	r3, [pc, #252]	; (8001f94 <HAL_RCC_OscConfig+0x4fc>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e9a:	f7ff fb23 	bl	80014e4 <HAL_GetTick>
 8001e9e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ea0:	e008      	b.n	8001eb4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ea2:	f7ff fb1f 	bl	80014e4 <HAL_GetTick>
 8001ea6:	4602      	mov	r2, r0
 8001ea8:	693b      	ldr	r3, [r7, #16]
 8001eaa:	1ad3      	subs	r3, r2, r3
 8001eac:	2b02      	cmp	r3, #2
 8001eae:	d901      	bls.n	8001eb4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001eb0:	2303      	movs	r3, #3
 8001eb2:	e067      	b.n	8001f84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001eb4:	4b35      	ldr	r3, [pc, #212]	; (8001f8c <HAL_RCC_OscConfig+0x4f4>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d1f0      	bne.n	8001ea2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	6a1b      	ldr	r3, [r3, #32]
 8001ec4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ec8:	d108      	bne.n	8001edc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001eca:	4b30      	ldr	r3, [pc, #192]	; (8001f8c <HAL_RCC_OscConfig+0x4f4>)
 8001ecc:	685b      	ldr	r3, [r3, #4]
 8001ece:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	689b      	ldr	r3, [r3, #8]
 8001ed6:	492d      	ldr	r1, [pc, #180]	; (8001f8c <HAL_RCC_OscConfig+0x4f4>)
 8001ed8:	4313      	orrs	r3, r2
 8001eda:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001edc:	4b2b      	ldr	r3, [pc, #172]	; (8001f8c <HAL_RCC_OscConfig+0x4f4>)
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6a19      	ldr	r1, [r3, #32]
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eec:	430b      	orrs	r3, r1
 8001eee:	4927      	ldr	r1, [pc, #156]	; (8001f8c <HAL_RCC_OscConfig+0x4f4>)
 8001ef0:	4313      	orrs	r3, r2
 8001ef2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ef4:	4b27      	ldr	r3, [pc, #156]	; (8001f94 <HAL_RCC_OscConfig+0x4fc>)
 8001ef6:	2201      	movs	r2, #1
 8001ef8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001efa:	f7ff faf3 	bl	80014e4 <HAL_GetTick>
 8001efe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f00:	e008      	b.n	8001f14 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f02:	f7ff faef 	bl	80014e4 <HAL_GetTick>
 8001f06:	4602      	mov	r2, r0
 8001f08:	693b      	ldr	r3, [r7, #16]
 8001f0a:	1ad3      	subs	r3, r2, r3
 8001f0c:	2b02      	cmp	r3, #2
 8001f0e:	d901      	bls.n	8001f14 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001f10:	2303      	movs	r3, #3
 8001f12:	e037      	b.n	8001f84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f14:	4b1d      	ldr	r3, [pc, #116]	; (8001f8c <HAL_RCC_OscConfig+0x4f4>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d0f0      	beq.n	8001f02 <HAL_RCC_OscConfig+0x46a>
 8001f20:	e02f      	b.n	8001f82 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f22:	4b1c      	ldr	r3, [pc, #112]	; (8001f94 <HAL_RCC_OscConfig+0x4fc>)
 8001f24:	2200      	movs	r2, #0
 8001f26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f28:	f7ff fadc 	bl	80014e4 <HAL_GetTick>
 8001f2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f2e:	e008      	b.n	8001f42 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f30:	f7ff fad8 	bl	80014e4 <HAL_GetTick>
 8001f34:	4602      	mov	r2, r0
 8001f36:	693b      	ldr	r3, [r7, #16]
 8001f38:	1ad3      	subs	r3, r2, r3
 8001f3a:	2b02      	cmp	r3, #2
 8001f3c:	d901      	bls.n	8001f42 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001f3e:	2303      	movs	r3, #3
 8001f40:	e020      	b.n	8001f84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f42:	4b12      	ldr	r3, [pc, #72]	; (8001f8c <HAL_RCC_OscConfig+0x4f4>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d1f0      	bne.n	8001f30 <HAL_RCC_OscConfig+0x498>
 8001f4e:	e018      	b.n	8001f82 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	69db      	ldr	r3, [r3, #28]
 8001f54:	2b01      	cmp	r3, #1
 8001f56:	d101      	bne.n	8001f5c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001f58:	2301      	movs	r3, #1
 8001f5a:	e013      	b.n	8001f84 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001f5c:	4b0b      	ldr	r3, [pc, #44]	; (8001f8c <HAL_RCC_OscConfig+0x4f4>)
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6a1b      	ldr	r3, [r3, #32]
 8001f6c:	429a      	cmp	r2, r3
 8001f6e:	d106      	bne.n	8001f7e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f7a:	429a      	cmp	r2, r3
 8001f7c:	d001      	beq.n	8001f82 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001f7e:	2301      	movs	r3, #1
 8001f80:	e000      	b.n	8001f84 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001f82:	2300      	movs	r3, #0
}
 8001f84:	4618      	mov	r0, r3
 8001f86:	3718      	adds	r7, #24
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	bd80      	pop	{r7, pc}
 8001f8c:	40021000 	.word	0x40021000
 8001f90:	40007000 	.word	0x40007000
 8001f94:	42420060 	.word	0x42420060

08001f98 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b084      	sub	sp, #16
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
 8001fa0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d101      	bne.n	8001fac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001fa8:	2301      	movs	r3, #1
 8001faa:	e0d0      	b.n	800214e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001fac:	4b6a      	ldr	r3, [pc, #424]	; (8002158 <HAL_RCC_ClockConfig+0x1c0>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f003 0307 	and.w	r3, r3, #7
 8001fb4:	683a      	ldr	r2, [r7, #0]
 8001fb6:	429a      	cmp	r2, r3
 8001fb8:	d910      	bls.n	8001fdc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fba:	4b67      	ldr	r3, [pc, #412]	; (8002158 <HAL_RCC_ClockConfig+0x1c0>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f023 0207 	bic.w	r2, r3, #7
 8001fc2:	4965      	ldr	r1, [pc, #404]	; (8002158 <HAL_RCC_ClockConfig+0x1c0>)
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	4313      	orrs	r3, r2
 8001fc8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fca:	4b63      	ldr	r3, [pc, #396]	; (8002158 <HAL_RCC_ClockConfig+0x1c0>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f003 0307 	and.w	r3, r3, #7
 8001fd2:	683a      	ldr	r2, [r7, #0]
 8001fd4:	429a      	cmp	r2, r3
 8001fd6:	d001      	beq.n	8001fdc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001fd8:	2301      	movs	r3, #1
 8001fda:	e0b8      	b.n	800214e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f003 0302 	and.w	r3, r3, #2
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d020      	beq.n	800202a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f003 0304 	and.w	r3, r3, #4
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d005      	beq.n	8002000 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001ff4:	4b59      	ldr	r3, [pc, #356]	; (800215c <HAL_RCC_ClockConfig+0x1c4>)
 8001ff6:	685b      	ldr	r3, [r3, #4]
 8001ff8:	4a58      	ldr	r2, [pc, #352]	; (800215c <HAL_RCC_ClockConfig+0x1c4>)
 8001ffa:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001ffe:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f003 0308 	and.w	r3, r3, #8
 8002008:	2b00      	cmp	r3, #0
 800200a:	d005      	beq.n	8002018 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800200c:	4b53      	ldr	r3, [pc, #332]	; (800215c <HAL_RCC_ClockConfig+0x1c4>)
 800200e:	685b      	ldr	r3, [r3, #4]
 8002010:	4a52      	ldr	r2, [pc, #328]	; (800215c <HAL_RCC_ClockConfig+0x1c4>)
 8002012:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002016:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002018:	4b50      	ldr	r3, [pc, #320]	; (800215c <HAL_RCC_ClockConfig+0x1c4>)
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	689b      	ldr	r3, [r3, #8]
 8002024:	494d      	ldr	r1, [pc, #308]	; (800215c <HAL_RCC_ClockConfig+0x1c4>)
 8002026:	4313      	orrs	r3, r2
 8002028:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f003 0301 	and.w	r3, r3, #1
 8002032:	2b00      	cmp	r3, #0
 8002034:	d040      	beq.n	80020b8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	685b      	ldr	r3, [r3, #4]
 800203a:	2b01      	cmp	r3, #1
 800203c:	d107      	bne.n	800204e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800203e:	4b47      	ldr	r3, [pc, #284]	; (800215c <HAL_RCC_ClockConfig+0x1c4>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002046:	2b00      	cmp	r3, #0
 8002048:	d115      	bne.n	8002076 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800204a:	2301      	movs	r3, #1
 800204c:	e07f      	b.n	800214e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	685b      	ldr	r3, [r3, #4]
 8002052:	2b02      	cmp	r3, #2
 8002054:	d107      	bne.n	8002066 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002056:	4b41      	ldr	r3, [pc, #260]	; (800215c <HAL_RCC_ClockConfig+0x1c4>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800205e:	2b00      	cmp	r3, #0
 8002060:	d109      	bne.n	8002076 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002062:	2301      	movs	r3, #1
 8002064:	e073      	b.n	800214e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002066:	4b3d      	ldr	r3, [pc, #244]	; (800215c <HAL_RCC_ClockConfig+0x1c4>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f003 0302 	and.w	r3, r3, #2
 800206e:	2b00      	cmp	r3, #0
 8002070:	d101      	bne.n	8002076 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002072:	2301      	movs	r3, #1
 8002074:	e06b      	b.n	800214e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002076:	4b39      	ldr	r3, [pc, #228]	; (800215c <HAL_RCC_ClockConfig+0x1c4>)
 8002078:	685b      	ldr	r3, [r3, #4]
 800207a:	f023 0203 	bic.w	r2, r3, #3
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	4936      	ldr	r1, [pc, #216]	; (800215c <HAL_RCC_ClockConfig+0x1c4>)
 8002084:	4313      	orrs	r3, r2
 8002086:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002088:	f7ff fa2c 	bl	80014e4 <HAL_GetTick>
 800208c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800208e:	e00a      	b.n	80020a6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002090:	f7ff fa28 	bl	80014e4 <HAL_GetTick>
 8002094:	4602      	mov	r2, r0
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	1ad3      	subs	r3, r2, r3
 800209a:	f241 3288 	movw	r2, #5000	; 0x1388
 800209e:	4293      	cmp	r3, r2
 80020a0:	d901      	bls.n	80020a6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80020a2:	2303      	movs	r3, #3
 80020a4:	e053      	b.n	800214e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020a6:	4b2d      	ldr	r3, [pc, #180]	; (800215c <HAL_RCC_ClockConfig+0x1c4>)
 80020a8:	685b      	ldr	r3, [r3, #4]
 80020aa:	f003 020c 	and.w	r2, r3, #12
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	685b      	ldr	r3, [r3, #4]
 80020b2:	009b      	lsls	r3, r3, #2
 80020b4:	429a      	cmp	r2, r3
 80020b6:	d1eb      	bne.n	8002090 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80020b8:	4b27      	ldr	r3, [pc, #156]	; (8002158 <HAL_RCC_ClockConfig+0x1c0>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f003 0307 	and.w	r3, r3, #7
 80020c0:	683a      	ldr	r2, [r7, #0]
 80020c2:	429a      	cmp	r2, r3
 80020c4:	d210      	bcs.n	80020e8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020c6:	4b24      	ldr	r3, [pc, #144]	; (8002158 <HAL_RCC_ClockConfig+0x1c0>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f023 0207 	bic.w	r2, r3, #7
 80020ce:	4922      	ldr	r1, [pc, #136]	; (8002158 <HAL_RCC_ClockConfig+0x1c0>)
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	4313      	orrs	r3, r2
 80020d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80020d6:	4b20      	ldr	r3, [pc, #128]	; (8002158 <HAL_RCC_ClockConfig+0x1c0>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f003 0307 	and.w	r3, r3, #7
 80020de:	683a      	ldr	r2, [r7, #0]
 80020e0:	429a      	cmp	r2, r3
 80020e2:	d001      	beq.n	80020e8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80020e4:	2301      	movs	r3, #1
 80020e6:	e032      	b.n	800214e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f003 0304 	and.w	r3, r3, #4
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d008      	beq.n	8002106 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80020f4:	4b19      	ldr	r3, [pc, #100]	; (800215c <HAL_RCC_ClockConfig+0x1c4>)
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	68db      	ldr	r3, [r3, #12]
 8002100:	4916      	ldr	r1, [pc, #88]	; (800215c <HAL_RCC_ClockConfig+0x1c4>)
 8002102:	4313      	orrs	r3, r2
 8002104:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f003 0308 	and.w	r3, r3, #8
 800210e:	2b00      	cmp	r3, #0
 8002110:	d009      	beq.n	8002126 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002112:	4b12      	ldr	r3, [pc, #72]	; (800215c <HAL_RCC_ClockConfig+0x1c4>)
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	691b      	ldr	r3, [r3, #16]
 800211e:	00db      	lsls	r3, r3, #3
 8002120:	490e      	ldr	r1, [pc, #56]	; (800215c <HAL_RCC_ClockConfig+0x1c4>)
 8002122:	4313      	orrs	r3, r2
 8002124:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002126:	f000 f821 	bl	800216c <HAL_RCC_GetSysClockFreq>
 800212a:	4602      	mov	r2, r0
 800212c:	4b0b      	ldr	r3, [pc, #44]	; (800215c <HAL_RCC_ClockConfig+0x1c4>)
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	091b      	lsrs	r3, r3, #4
 8002132:	f003 030f 	and.w	r3, r3, #15
 8002136:	490a      	ldr	r1, [pc, #40]	; (8002160 <HAL_RCC_ClockConfig+0x1c8>)
 8002138:	5ccb      	ldrb	r3, [r1, r3]
 800213a:	fa22 f303 	lsr.w	r3, r2, r3
 800213e:	4a09      	ldr	r2, [pc, #36]	; (8002164 <HAL_RCC_ClockConfig+0x1cc>)
 8002140:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002142:	4b09      	ldr	r3, [pc, #36]	; (8002168 <HAL_RCC_ClockConfig+0x1d0>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	4618      	mov	r0, r3
 8002148:	f7ff f98a 	bl	8001460 <HAL_InitTick>

  return HAL_OK;
 800214c:	2300      	movs	r3, #0
}
 800214e:	4618      	mov	r0, r3
 8002150:	3710      	adds	r7, #16
 8002152:	46bd      	mov	sp, r7
 8002154:	bd80      	pop	{r7, pc}
 8002156:	bf00      	nop
 8002158:	40022000 	.word	0x40022000
 800215c:	40021000 	.word	0x40021000
 8002160:	08002a78 	.word	0x08002a78
 8002164:	20000030 	.word	0x20000030
 8002168:	20000038 	.word	0x20000038

0800216c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800216c:	b480      	push	{r7}
 800216e:	b087      	sub	sp, #28
 8002170:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002172:	2300      	movs	r3, #0
 8002174:	60fb      	str	r3, [r7, #12]
 8002176:	2300      	movs	r3, #0
 8002178:	60bb      	str	r3, [r7, #8]
 800217a:	2300      	movs	r3, #0
 800217c:	617b      	str	r3, [r7, #20]
 800217e:	2300      	movs	r3, #0
 8002180:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002182:	2300      	movs	r3, #0
 8002184:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002186:	4b1e      	ldr	r3, [pc, #120]	; (8002200 <HAL_RCC_GetSysClockFreq+0x94>)
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	f003 030c 	and.w	r3, r3, #12
 8002192:	2b04      	cmp	r3, #4
 8002194:	d002      	beq.n	800219c <HAL_RCC_GetSysClockFreq+0x30>
 8002196:	2b08      	cmp	r3, #8
 8002198:	d003      	beq.n	80021a2 <HAL_RCC_GetSysClockFreq+0x36>
 800219a:	e027      	b.n	80021ec <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800219c:	4b19      	ldr	r3, [pc, #100]	; (8002204 <HAL_RCC_GetSysClockFreq+0x98>)
 800219e:	613b      	str	r3, [r7, #16]
      break;
 80021a0:	e027      	b.n	80021f2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	0c9b      	lsrs	r3, r3, #18
 80021a6:	f003 030f 	and.w	r3, r3, #15
 80021aa:	4a17      	ldr	r2, [pc, #92]	; (8002208 <HAL_RCC_GetSysClockFreq+0x9c>)
 80021ac:	5cd3      	ldrb	r3, [r2, r3]
 80021ae:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d010      	beq.n	80021dc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80021ba:	4b11      	ldr	r3, [pc, #68]	; (8002200 <HAL_RCC_GetSysClockFreq+0x94>)
 80021bc:	685b      	ldr	r3, [r3, #4]
 80021be:	0c5b      	lsrs	r3, r3, #17
 80021c0:	f003 0301 	and.w	r3, r3, #1
 80021c4:	4a11      	ldr	r2, [pc, #68]	; (800220c <HAL_RCC_GetSysClockFreq+0xa0>)
 80021c6:	5cd3      	ldrb	r3, [r2, r3]
 80021c8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	4a0d      	ldr	r2, [pc, #52]	; (8002204 <HAL_RCC_GetSysClockFreq+0x98>)
 80021ce:	fb02 f203 	mul.w	r2, r2, r3
 80021d2:	68bb      	ldr	r3, [r7, #8]
 80021d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80021d8:	617b      	str	r3, [r7, #20]
 80021da:	e004      	b.n	80021e6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	4a0c      	ldr	r2, [pc, #48]	; (8002210 <HAL_RCC_GetSysClockFreq+0xa4>)
 80021e0:	fb02 f303 	mul.w	r3, r2, r3
 80021e4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80021e6:	697b      	ldr	r3, [r7, #20]
 80021e8:	613b      	str	r3, [r7, #16]
      break;
 80021ea:	e002      	b.n	80021f2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80021ec:	4b05      	ldr	r3, [pc, #20]	; (8002204 <HAL_RCC_GetSysClockFreq+0x98>)
 80021ee:	613b      	str	r3, [r7, #16]
      break;
 80021f0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80021f2:	693b      	ldr	r3, [r7, #16]
}
 80021f4:	4618      	mov	r0, r3
 80021f6:	371c      	adds	r7, #28
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bc80      	pop	{r7}
 80021fc:	4770      	bx	lr
 80021fe:	bf00      	nop
 8002200:	40021000 	.word	0x40021000
 8002204:	007a1200 	.word	0x007a1200
 8002208:	08002a88 	.word	0x08002a88
 800220c:	08002a98 	.word	0x08002a98
 8002210:	003d0900 	.word	0x003d0900

08002214 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002214:	b480      	push	{r7}
 8002216:	b085      	sub	sp, #20
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800221c:	4b0a      	ldr	r3, [pc, #40]	; (8002248 <RCC_Delay+0x34>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4a0a      	ldr	r2, [pc, #40]	; (800224c <RCC_Delay+0x38>)
 8002222:	fba2 2303 	umull	r2, r3, r2, r3
 8002226:	0a5b      	lsrs	r3, r3, #9
 8002228:	687a      	ldr	r2, [r7, #4]
 800222a:	fb02 f303 	mul.w	r3, r2, r3
 800222e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002230:	bf00      	nop
  }
  while (Delay --);
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	1e5a      	subs	r2, r3, #1
 8002236:	60fa      	str	r2, [r7, #12]
 8002238:	2b00      	cmp	r3, #0
 800223a:	d1f9      	bne.n	8002230 <RCC_Delay+0x1c>
}
 800223c:	bf00      	nop
 800223e:	bf00      	nop
 8002240:	3714      	adds	r7, #20
 8002242:	46bd      	mov	sp, r7
 8002244:	bc80      	pop	{r7}
 8002246:	4770      	bx	lr
 8002248:	20000030 	.word	0x20000030
 800224c:	10624dd3 	.word	0x10624dd3

08002250 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b082      	sub	sp, #8
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2b00      	cmp	r3, #0
 800225c:	d101      	bne.n	8002262 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800225e:	2301      	movs	r3, #1
 8002260:	e041      	b.n	80022e6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002268:	b2db      	uxtb	r3, r3
 800226a:	2b00      	cmp	r3, #0
 800226c:	d106      	bne.n	800227c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2200      	movs	r2, #0
 8002272:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002276:	6878      	ldr	r0, [r7, #4]
 8002278:	f7fe fff8 	bl	800126c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	2202      	movs	r2, #2
 8002280:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681a      	ldr	r2, [r3, #0]
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	3304      	adds	r3, #4
 800228c:	4619      	mov	r1, r3
 800228e:	4610      	mov	r0, r2
 8002290:	f000 fa56 	bl	8002740 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2201      	movs	r2, #1
 8002298:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	2201      	movs	r2, #1
 80022a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	2201      	movs	r2, #1
 80022a8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	2201      	movs	r2, #1
 80022b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2201      	movs	r2, #1
 80022b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	2201      	movs	r2, #1
 80022c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	2201      	movs	r2, #1
 80022c8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2201      	movs	r2, #1
 80022d0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2201      	movs	r2, #1
 80022d8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2201      	movs	r2, #1
 80022e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80022e4:	2300      	movs	r3, #0
}
 80022e6:	4618      	mov	r0, r3
 80022e8:	3708      	adds	r7, #8
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd80      	pop	{r7, pc}
	...

080022f0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80022f0:	b480      	push	{r7}
 80022f2:	b085      	sub	sp, #20
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022fe:	b2db      	uxtb	r3, r3
 8002300:	2b01      	cmp	r3, #1
 8002302:	d001      	beq.n	8002308 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002304:	2301      	movs	r3, #1
 8002306:	e035      	b.n	8002374 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2202      	movs	r2, #2
 800230c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	68da      	ldr	r2, [r3, #12]
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f042 0201 	orr.w	r2, r2, #1
 800231e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4a16      	ldr	r2, [pc, #88]	; (8002380 <HAL_TIM_Base_Start_IT+0x90>)
 8002326:	4293      	cmp	r3, r2
 8002328:	d009      	beq.n	800233e <HAL_TIM_Base_Start_IT+0x4e>
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002332:	d004      	beq.n	800233e <HAL_TIM_Base_Start_IT+0x4e>
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4a12      	ldr	r2, [pc, #72]	; (8002384 <HAL_TIM_Base_Start_IT+0x94>)
 800233a:	4293      	cmp	r3, r2
 800233c:	d111      	bne.n	8002362 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	689b      	ldr	r3, [r3, #8]
 8002344:	f003 0307 	and.w	r3, r3, #7
 8002348:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	2b06      	cmp	r3, #6
 800234e:	d010      	beq.n	8002372 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	681a      	ldr	r2, [r3, #0]
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f042 0201 	orr.w	r2, r2, #1
 800235e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002360:	e007      	b.n	8002372 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	681a      	ldr	r2, [r3, #0]
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f042 0201 	orr.w	r2, r2, #1
 8002370:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002372:	2300      	movs	r3, #0
}
 8002374:	4618      	mov	r0, r3
 8002376:	3714      	adds	r7, #20
 8002378:	46bd      	mov	sp, r7
 800237a:	bc80      	pop	{r7}
 800237c:	4770      	bx	lr
 800237e:	bf00      	nop
 8002380:	40012c00 	.word	0x40012c00
 8002384:	40000400 	.word	0x40000400

08002388 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b084      	sub	sp, #16
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	68db      	ldr	r3, [r3, #12]
 8002396:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	691b      	ldr	r3, [r3, #16]
 800239e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80023a0:	68bb      	ldr	r3, [r7, #8]
 80023a2:	f003 0302 	and.w	r3, r3, #2
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d020      	beq.n	80023ec <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	f003 0302 	and.w	r3, r3, #2
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d01b      	beq.n	80023ec <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f06f 0202 	mvn.w	r2, #2
 80023bc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2201      	movs	r2, #1
 80023c2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	699b      	ldr	r3, [r3, #24]
 80023ca:	f003 0303 	and.w	r3, r3, #3
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d003      	beq.n	80023da <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80023d2:	6878      	ldr	r0, [r7, #4]
 80023d4:	f000 f998 	bl	8002708 <HAL_TIM_IC_CaptureCallback>
 80023d8:	e005      	b.n	80023e6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80023da:	6878      	ldr	r0, [r7, #4]
 80023dc:	f000 f98b 	bl	80026f6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023e0:	6878      	ldr	r0, [r7, #4]
 80023e2:	f000 f99a 	bl	800271a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	2200      	movs	r2, #0
 80023ea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80023ec:	68bb      	ldr	r3, [r7, #8]
 80023ee:	f003 0304 	and.w	r3, r3, #4
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d020      	beq.n	8002438 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	f003 0304 	and.w	r3, r3, #4
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d01b      	beq.n	8002438 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f06f 0204 	mvn.w	r2, #4
 8002408:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2202      	movs	r2, #2
 800240e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	699b      	ldr	r3, [r3, #24]
 8002416:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800241a:	2b00      	cmp	r3, #0
 800241c:	d003      	beq.n	8002426 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800241e:	6878      	ldr	r0, [r7, #4]
 8002420:	f000 f972 	bl	8002708 <HAL_TIM_IC_CaptureCallback>
 8002424:	e005      	b.n	8002432 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002426:	6878      	ldr	r0, [r7, #4]
 8002428:	f000 f965 	bl	80026f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800242c:	6878      	ldr	r0, [r7, #4]
 800242e:	f000 f974 	bl	800271a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	2200      	movs	r2, #0
 8002436:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002438:	68bb      	ldr	r3, [r7, #8]
 800243a:	f003 0308 	and.w	r3, r3, #8
 800243e:	2b00      	cmp	r3, #0
 8002440:	d020      	beq.n	8002484 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	f003 0308 	and.w	r3, r3, #8
 8002448:	2b00      	cmp	r3, #0
 800244a:	d01b      	beq.n	8002484 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f06f 0208 	mvn.w	r2, #8
 8002454:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2204      	movs	r2, #4
 800245a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	69db      	ldr	r3, [r3, #28]
 8002462:	f003 0303 	and.w	r3, r3, #3
 8002466:	2b00      	cmp	r3, #0
 8002468:	d003      	beq.n	8002472 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800246a:	6878      	ldr	r0, [r7, #4]
 800246c:	f000 f94c 	bl	8002708 <HAL_TIM_IC_CaptureCallback>
 8002470:	e005      	b.n	800247e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002472:	6878      	ldr	r0, [r7, #4]
 8002474:	f000 f93f 	bl	80026f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002478:	6878      	ldr	r0, [r7, #4]
 800247a:	f000 f94e 	bl	800271a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	2200      	movs	r2, #0
 8002482:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002484:	68bb      	ldr	r3, [r7, #8]
 8002486:	f003 0310 	and.w	r3, r3, #16
 800248a:	2b00      	cmp	r3, #0
 800248c:	d020      	beq.n	80024d0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	f003 0310 	and.w	r3, r3, #16
 8002494:	2b00      	cmp	r3, #0
 8002496:	d01b      	beq.n	80024d0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f06f 0210 	mvn.w	r2, #16
 80024a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2208      	movs	r2, #8
 80024a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	69db      	ldr	r3, [r3, #28]
 80024ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d003      	beq.n	80024be <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80024b6:	6878      	ldr	r0, [r7, #4]
 80024b8:	f000 f926 	bl	8002708 <HAL_TIM_IC_CaptureCallback>
 80024bc:	e005      	b.n	80024ca <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024be:	6878      	ldr	r0, [r7, #4]
 80024c0:	f000 f919 	bl	80026f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024c4:	6878      	ldr	r0, [r7, #4]
 80024c6:	f000 f928 	bl	800271a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	2200      	movs	r2, #0
 80024ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80024d0:	68bb      	ldr	r3, [r7, #8]
 80024d2:	f003 0301 	and.w	r3, r3, #1
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d00c      	beq.n	80024f4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	f003 0301 	and.w	r3, r3, #1
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d007      	beq.n	80024f4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f06f 0201 	mvn.w	r2, #1
 80024ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80024ee:	6878      	ldr	r0, [r7, #4]
 80024f0:	f7fe fcdc 	bl	8000eac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80024f4:	68bb      	ldr	r3, [r7, #8]
 80024f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d00c      	beq.n	8002518 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002504:	2b00      	cmp	r3, #0
 8002506:	d007      	beq.n	8002518 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002510:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002512:	6878      	ldr	r0, [r7, #4]
 8002514:	f000 fa6f 	bl	80029f6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002518:	68bb      	ldr	r3, [r7, #8]
 800251a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800251e:	2b00      	cmp	r3, #0
 8002520:	d00c      	beq.n	800253c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002528:	2b00      	cmp	r3, #0
 800252a:	d007      	beq.n	800253c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002534:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002536:	6878      	ldr	r0, [r7, #4]
 8002538:	f000 f8f8 	bl	800272c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800253c:	68bb      	ldr	r3, [r7, #8]
 800253e:	f003 0320 	and.w	r3, r3, #32
 8002542:	2b00      	cmp	r3, #0
 8002544:	d00c      	beq.n	8002560 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	f003 0320 	and.w	r3, r3, #32
 800254c:	2b00      	cmp	r3, #0
 800254e:	d007      	beq.n	8002560 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f06f 0220 	mvn.w	r2, #32
 8002558:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800255a:	6878      	ldr	r0, [r7, #4]
 800255c:	f000 fa42 	bl	80029e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002560:	bf00      	nop
 8002562:	3710      	adds	r7, #16
 8002564:	46bd      	mov	sp, r7
 8002566:	bd80      	pop	{r7, pc}

08002568 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b084      	sub	sp, #16
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
 8002570:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002572:	2300      	movs	r3, #0
 8002574:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800257c:	2b01      	cmp	r3, #1
 800257e:	d101      	bne.n	8002584 <HAL_TIM_ConfigClockSource+0x1c>
 8002580:	2302      	movs	r3, #2
 8002582:	e0b4      	b.n	80026ee <HAL_TIM_ConfigClockSource+0x186>
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2201      	movs	r2, #1
 8002588:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2202      	movs	r2, #2
 8002590:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	689b      	ldr	r3, [r3, #8]
 800259a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800259c:	68bb      	ldr	r3, [r7, #8]
 800259e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80025a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80025a4:	68bb      	ldr	r3, [r7, #8]
 80025a6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80025aa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	68ba      	ldr	r2, [r7, #8]
 80025b2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80025bc:	d03e      	beq.n	800263c <HAL_TIM_ConfigClockSource+0xd4>
 80025be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80025c2:	f200 8087 	bhi.w	80026d4 <HAL_TIM_ConfigClockSource+0x16c>
 80025c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80025ca:	f000 8086 	beq.w	80026da <HAL_TIM_ConfigClockSource+0x172>
 80025ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80025d2:	d87f      	bhi.n	80026d4 <HAL_TIM_ConfigClockSource+0x16c>
 80025d4:	2b70      	cmp	r3, #112	; 0x70
 80025d6:	d01a      	beq.n	800260e <HAL_TIM_ConfigClockSource+0xa6>
 80025d8:	2b70      	cmp	r3, #112	; 0x70
 80025da:	d87b      	bhi.n	80026d4 <HAL_TIM_ConfigClockSource+0x16c>
 80025dc:	2b60      	cmp	r3, #96	; 0x60
 80025de:	d050      	beq.n	8002682 <HAL_TIM_ConfigClockSource+0x11a>
 80025e0:	2b60      	cmp	r3, #96	; 0x60
 80025e2:	d877      	bhi.n	80026d4 <HAL_TIM_ConfigClockSource+0x16c>
 80025e4:	2b50      	cmp	r3, #80	; 0x50
 80025e6:	d03c      	beq.n	8002662 <HAL_TIM_ConfigClockSource+0xfa>
 80025e8:	2b50      	cmp	r3, #80	; 0x50
 80025ea:	d873      	bhi.n	80026d4 <HAL_TIM_ConfigClockSource+0x16c>
 80025ec:	2b40      	cmp	r3, #64	; 0x40
 80025ee:	d058      	beq.n	80026a2 <HAL_TIM_ConfigClockSource+0x13a>
 80025f0:	2b40      	cmp	r3, #64	; 0x40
 80025f2:	d86f      	bhi.n	80026d4 <HAL_TIM_ConfigClockSource+0x16c>
 80025f4:	2b30      	cmp	r3, #48	; 0x30
 80025f6:	d064      	beq.n	80026c2 <HAL_TIM_ConfigClockSource+0x15a>
 80025f8:	2b30      	cmp	r3, #48	; 0x30
 80025fa:	d86b      	bhi.n	80026d4 <HAL_TIM_ConfigClockSource+0x16c>
 80025fc:	2b20      	cmp	r3, #32
 80025fe:	d060      	beq.n	80026c2 <HAL_TIM_ConfigClockSource+0x15a>
 8002600:	2b20      	cmp	r3, #32
 8002602:	d867      	bhi.n	80026d4 <HAL_TIM_ConfigClockSource+0x16c>
 8002604:	2b00      	cmp	r3, #0
 8002606:	d05c      	beq.n	80026c2 <HAL_TIM_ConfigClockSource+0x15a>
 8002608:	2b10      	cmp	r3, #16
 800260a:	d05a      	beq.n	80026c2 <HAL_TIM_ConfigClockSource+0x15a>
 800260c:	e062      	b.n	80026d4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	6818      	ldr	r0, [r3, #0]
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	6899      	ldr	r1, [r3, #8]
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	685a      	ldr	r2, [r3, #4]
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	68db      	ldr	r3, [r3, #12]
 800261e:	f000 f96a 	bl	80028f6 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	689b      	ldr	r3, [r3, #8]
 8002628:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800262a:	68bb      	ldr	r3, [r7, #8]
 800262c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002630:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	68ba      	ldr	r2, [r7, #8]
 8002638:	609a      	str	r2, [r3, #8]
      break;
 800263a:	e04f      	b.n	80026dc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6818      	ldr	r0, [r3, #0]
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	6899      	ldr	r1, [r3, #8]
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	685a      	ldr	r2, [r3, #4]
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	68db      	ldr	r3, [r3, #12]
 800264c:	f000 f953 	bl	80028f6 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	689a      	ldr	r2, [r3, #8]
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800265e:	609a      	str	r2, [r3, #8]
      break;
 8002660:	e03c      	b.n	80026dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6818      	ldr	r0, [r3, #0]
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	6859      	ldr	r1, [r3, #4]
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	68db      	ldr	r3, [r3, #12]
 800266e:	461a      	mov	r2, r3
 8002670:	f000 f8ca 	bl	8002808 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	2150      	movs	r1, #80	; 0x50
 800267a:	4618      	mov	r0, r3
 800267c:	f000 f921 	bl	80028c2 <TIM_ITRx_SetConfig>
      break;
 8002680:	e02c      	b.n	80026dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6818      	ldr	r0, [r3, #0]
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	6859      	ldr	r1, [r3, #4]
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	68db      	ldr	r3, [r3, #12]
 800268e:	461a      	mov	r2, r3
 8002690:	f000 f8e8 	bl	8002864 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	2160      	movs	r1, #96	; 0x60
 800269a:	4618      	mov	r0, r3
 800269c:	f000 f911 	bl	80028c2 <TIM_ITRx_SetConfig>
      break;
 80026a0:	e01c      	b.n	80026dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6818      	ldr	r0, [r3, #0]
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	6859      	ldr	r1, [r3, #4]
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	68db      	ldr	r3, [r3, #12]
 80026ae:	461a      	mov	r2, r3
 80026b0:	f000 f8aa 	bl	8002808 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	2140      	movs	r1, #64	; 0x40
 80026ba:	4618      	mov	r0, r3
 80026bc:	f000 f901 	bl	80028c2 <TIM_ITRx_SetConfig>
      break;
 80026c0:	e00c      	b.n	80026dc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681a      	ldr	r2, [r3, #0]
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	4619      	mov	r1, r3
 80026cc:	4610      	mov	r0, r2
 80026ce:	f000 f8f8 	bl	80028c2 <TIM_ITRx_SetConfig>
      break;
 80026d2:	e003      	b.n	80026dc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80026d4:	2301      	movs	r3, #1
 80026d6:	73fb      	strb	r3, [r7, #15]
      break;
 80026d8:	e000      	b.n	80026dc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80026da:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2201      	movs	r2, #1
 80026e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2200      	movs	r2, #0
 80026e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80026ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80026ee:	4618      	mov	r0, r3
 80026f0:	3710      	adds	r7, #16
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bd80      	pop	{r7, pc}

080026f6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80026f6:	b480      	push	{r7}
 80026f8:	b083      	sub	sp, #12
 80026fa:	af00      	add	r7, sp, #0
 80026fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80026fe:	bf00      	nop
 8002700:	370c      	adds	r7, #12
 8002702:	46bd      	mov	sp, r7
 8002704:	bc80      	pop	{r7}
 8002706:	4770      	bx	lr

08002708 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002708:	b480      	push	{r7}
 800270a:	b083      	sub	sp, #12
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002710:	bf00      	nop
 8002712:	370c      	adds	r7, #12
 8002714:	46bd      	mov	sp, r7
 8002716:	bc80      	pop	{r7}
 8002718:	4770      	bx	lr

0800271a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800271a:	b480      	push	{r7}
 800271c:	b083      	sub	sp, #12
 800271e:	af00      	add	r7, sp, #0
 8002720:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002722:	bf00      	nop
 8002724:	370c      	adds	r7, #12
 8002726:	46bd      	mov	sp, r7
 8002728:	bc80      	pop	{r7}
 800272a:	4770      	bx	lr

0800272c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800272c:	b480      	push	{r7}
 800272e:	b083      	sub	sp, #12
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002734:	bf00      	nop
 8002736:	370c      	adds	r7, #12
 8002738:	46bd      	mov	sp, r7
 800273a:	bc80      	pop	{r7}
 800273c:	4770      	bx	lr
	...

08002740 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002740:	b480      	push	{r7}
 8002742:	b085      	sub	sp, #20
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
 8002748:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	4a2b      	ldr	r2, [pc, #172]	; (8002800 <TIM_Base_SetConfig+0xc0>)
 8002754:	4293      	cmp	r3, r2
 8002756:	d007      	beq.n	8002768 <TIM_Base_SetConfig+0x28>
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800275e:	d003      	beq.n	8002768 <TIM_Base_SetConfig+0x28>
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	4a28      	ldr	r2, [pc, #160]	; (8002804 <TIM_Base_SetConfig+0xc4>)
 8002764:	4293      	cmp	r3, r2
 8002766:	d108      	bne.n	800277a <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800276e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	685b      	ldr	r3, [r3, #4]
 8002774:	68fa      	ldr	r2, [r7, #12]
 8002776:	4313      	orrs	r3, r2
 8002778:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	4a20      	ldr	r2, [pc, #128]	; (8002800 <TIM_Base_SetConfig+0xc0>)
 800277e:	4293      	cmp	r3, r2
 8002780:	d007      	beq.n	8002792 <TIM_Base_SetConfig+0x52>
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002788:	d003      	beq.n	8002792 <TIM_Base_SetConfig+0x52>
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	4a1d      	ldr	r2, [pc, #116]	; (8002804 <TIM_Base_SetConfig+0xc4>)
 800278e:	4293      	cmp	r3, r2
 8002790:	d108      	bne.n	80027a4 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002798:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	68db      	ldr	r3, [r3, #12]
 800279e:	68fa      	ldr	r2, [r7, #12]
 80027a0:	4313      	orrs	r3, r2
 80027a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	695b      	ldr	r3, [r3, #20]
 80027ae:	4313      	orrs	r3, r2
 80027b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	68fa      	ldr	r2, [r7, #12]
 80027b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	689a      	ldr	r2, [r3, #8]
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	681a      	ldr	r2, [r3, #0]
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	4a0d      	ldr	r2, [pc, #52]	; (8002800 <TIM_Base_SetConfig+0xc0>)
 80027cc:	4293      	cmp	r3, r2
 80027ce:	d103      	bne.n	80027d8 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	691a      	ldr	r2, [r3, #16]
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2201      	movs	r2, #1
 80027dc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	691b      	ldr	r3, [r3, #16]
 80027e2:	f003 0301 	and.w	r3, r3, #1
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d005      	beq.n	80027f6 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	691b      	ldr	r3, [r3, #16]
 80027ee:	f023 0201 	bic.w	r2, r3, #1
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	611a      	str	r2, [r3, #16]
  }
}
 80027f6:	bf00      	nop
 80027f8:	3714      	adds	r7, #20
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bc80      	pop	{r7}
 80027fe:	4770      	bx	lr
 8002800:	40012c00 	.word	0x40012c00
 8002804:	40000400 	.word	0x40000400

08002808 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002808:	b480      	push	{r7}
 800280a:	b087      	sub	sp, #28
 800280c:	af00      	add	r7, sp, #0
 800280e:	60f8      	str	r0, [r7, #12]
 8002810:	60b9      	str	r1, [r7, #8]
 8002812:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	6a1b      	ldr	r3, [r3, #32]
 8002818:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	6a1b      	ldr	r3, [r3, #32]
 800281e:	f023 0201 	bic.w	r2, r3, #1
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	699b      	ldr	r3, [r3, #24]
 800282a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800282c:	693b      	ldr	r3, [r7, #16]
 800282e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002832:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	011b      	lsls	r3, r3, #4
 8002838:	693a      	ldr	r2, [r7, #16]
 800283a:	4313      	orrs	r3, r2
 800283c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800283e:	697b      	ldr	r3, [r7, #20]
 8002840:	f023 030a 	bic.w	r3, r3, #10
 8002844:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002846:	697a      	ldr	r2, [r7, #20]
 8002848:	68bb      	ldr	r3, [r7, #8]
 800284a:	4313      	orrs	r3, r2
 800284c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	693a      	ldr	r2, [r7, #16]
 8002852:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	697a      	ldr	r2, [r7, #20]
 8002858:	621a      	str	r2, [r3, #32]
}
 800285a:	bf00      	nop
 800285c:	371c      	adds	r7, #28
 800285e:	46bd      	mov	sp, r7
 8002860:	bc80      	pop	{r7}
 8002862:	4770      	bx	lr

08002864 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002864:	b480      	push	{r7}
 8002866:	b087      	sub	sp, #28
 8002868:	af00      	add	r7, sp, #0
 800286a:	60f8      	str	r0, [r7, #12]
 800286c:	60b9      	str	r1, [r7, #8]
 800286e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	6a1b      	ldr	r3, [r3, #32]
 8002874:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	6a1b      	ldr	r3, [r3, #32]
 800287a:	f023 0210 	bic.w	r2, r3, #16
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	699b      	ldr	r3, [r3, #24]
 8002886:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002888:	693b      	ldr	r3, [r7, #16]
 800288a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800288e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	031b      	lsls	r3, r3, #12
 8002894:	693a      	ldr	r2, [r7, #16]
 8002896:	4313      	orrs	r3, r2
 8002898:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800289a:	697b      	ldr	r3, [r7, #20]
 800289c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80028a0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80028a2:	68bb      	ldr	r3, [r7, #8]
 80028a4:	011b      	lsls	r3, r3, #4
 80028a6:	697a      	ldr	r2, [r7, #20]
 80028a8:	4313      	orrs	r3, r2
 80028aa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	693a      	ldr	r2, [r7, #16]
 80028b0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	697a      	ldr	r2, [r7, #20]
 80028b6:	621a      	str	r2, [r3, #32]
}
 80028b8:	bf00      	nop
 80028ba:	371c      	adds	r7, #28
 80028bc:	46bd      	mov	sp, r7
 80028be:	bc80      	pop	{r7}
 80028c0:	4770      	bx	lr

080028c2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80028c2:	b480      	push	{r7}
 80028c4:	b085      	sub	sp, #20
 80028c6:	af00      	add	r7, sp, #0
 80028c8:	6078      	str	r0, [r7, #4]
 80028ca:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	689b      	ldr	r3, [r3, #8]
 80028d0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80028d8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80028da:	683a      	ldr	r2, [r7, #0]
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	4313      	orrs	r3, r2
 80028e0:	f043 0307 	orr.w	r3, r3, #7
 80028e4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	68fa      	ldr	r2, [r7, #12]
 80028ea:	609a      	str	r2, [r3, #8]
}
 80028ec:	bf00      	nop
 80028ee:	3714      	adds	r7, #20
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bc80      	pop	{r7}
 80028f4:	4770      	bx	lr

080028f6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80028f6:	b480      	push	{r7}
 80028f8:	b087      	sub	sp, #28
 80028fa:	af00      	add	r7, sp, #0
 80028fc:	60f8      	str	r0, [r7, #12]
 80028fe:	60b9      	str	r1, [r7, #8]
 8002900:	607a      	str	r2, [r7, #4]
 8002902:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	689b      	ldr	r3, [r3, #8]
 8002908:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800290a:	697b      	ldr	r3, [r7, #20]
 800290c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002910:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	021a      	lsls	r2, r3, #8
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	431a      	orrs	r2, r3
 800291a:	68bb      	ldr	r3, [r7, #8]
 800291c:	4313      	orrs	r3, r2
 800291e:	697a      	ldr	r2, [r7, #20]
 8002920:	4313      	orrs	r3, r2
 8002922:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	697a      	ldr	r2, [r7, #20]
 8002928:	609a      	str	r2, [r3, #8]
}
 800292a:	bf00      	nop
 800292c:	371c      	adds	r7, #28
 800292e:	46bd      	mov	sp, r7
 8002930:	bc80      	pop	{r7}
 8002932:	4770      	bx	lr

08002934 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002934:	b480      	push	{r7}
 8002936:	b085      	sub	sp, #20
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
 800293c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002944:	2b01      	cmp	r3, #1
 8002946:	d101      	bne.n	800294c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002948:	2302      	movs	r3, #2
 800294a:	e041      	b.n	80029d0 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2201      	movs	r2, #1
 8002950:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2202      	movs	r2, #2
 8002958:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	689b      	ldr	r3, [r3, #8]
 800296a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002972:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	68fa      	ldr	r2, [r7, #12]
 800297a:	4313      	orrs	r3, r2
 800297c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	68fa      	ldr	r2, [r7, #12]
 8002984:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	4a14      	ldr	r2, [pc, #80]	; (80029dc <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 800298c:	4293      	cmp	r3, r2
 800298e:	d009      	beq.n	80029a4 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002998:	d004      	beq.n	80029a4 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4a10      	ldr	r2, [pc, #64]	; (80029e0 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80029a0:	4293      	cmp	r3, r2
 80029a2:	d10c      	bne.n	80029be <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80029a4:	68bb      	ldr	r3, [r7, #8]
 80029a6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80029aa:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	68ba      	ldr	r2, [r7, #8]
 80029b2:	4313      	orrs	r3, r2
 80029b4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	68ba      	ldr	r2, [r7, #8]
 80029bc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2201      	movs	r2, #1
 80029c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2200      	movs	r2, #0
 80029ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80029ce:	2300      	movs	r3, #0
}
 80029d0:	4618      	mov	r0, r3
 80029d2:	3714      	adds	r7, #20
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bc80      	pop	{r7}
 80029d8:	4770      	bx	lr
 80029da:	bf00      	nop
 80029dc:	40012c00 	.word	0x40012c00
 80029e0:	40000400 	.word	0x40000400

080029e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80029e4:	b480      	push	{r7}
 80029e6:	b083      	sub	sp, #12
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80029ec:	bf00      	nop
 80029ee:	370c      	adds	r7, #12
 80029f0:	46bd      	mov	sp, r7
 80029f2:	bc80      	pop	{r7}
 80029f4:	4770      	bx	lr

080029f6 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80029f6:	b480      	push	{r7}
 80029f8:	b083      	sub	sp, #12
 80029fa:	af00      	add	r7, sp, #0
 80029fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80029fe:	bf00      	nop
 8002a00:	370c      	adds	r7, #12
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bc80      	pop	{r7}
 8002a06:	4770      	bx	lr

08002a08 <__libc_init_array>:
 8002a08:	b570      	push	{r4, r5, r6, lr}
 8002a0a:	2600      	movs	r6, #0
 8002a0c:	4d0c      	ldr	r5, [pc, #48]	; (8002a40 <__libc_init_array+0x38>)
 8002a0e:	4c0d      	ldr	r4, [pc, #52]	; (8002a44 <__libc_init_array+0x3c>)
 8002a10:	1b64      	subs	r4, r4, r5
 8002a12:	10a4      	asrs	r4, r4, #2
 8002a14:	42a6      	cmp	r6, r4
 8002a16:	d109      	bne.n	8002a2c <__libc_init_array+0x24>
 8002a18:	f000 f822 	bl	8002a60 <_init>
 8002a1c:	2600      	movs	r6, #0
 8002a1e:	4d0a      	ldr	r5, [pc, #40]	; (8002a48 <__libc_init_array+0x40>)
 8002a20:	4c0a      	ldr	r4, [pc, #40]	; (8002a4c <__libc_init_array+0x44>)
 8002a22:	1b64      	subs	r4, r4, r5
 8002a24:	10a4      	asrs	r4, r4, #2
 8002a26:	42a6      	cmp	r6, r4
 8002a28:	d105      	bne.n	8002a36 <__libc_init_array+0x2e>
 8002a2a:	bd70      	pop	{r4, r5, r6, pc}
 8002a2c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a30:	4798      	blx	r3
 8002a32:	3601      	adds	r6, #1
 8002a34:	e7ee      	b.n	8002a14 <__libc_init_array+0xc>
 8002a36:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a3a:	4798      	blx	r3
 8002a3c:	3601      	adds	r6, #1
 8002a3e:	e7f2      	b.n	8002a26 <__libc_init_array+0x1e>
 8002a40:	08002a9c 	.word	0x08002a9c
 8002a44:	08002a9c 	.word	0x08002a9c
 8002a48:	08002a9c 	.word	0x08002a9c
 8002a4c:	08002aa0 	.word	0x08002aa0

08002a50 <memset>:
 8002a50:	4603      	mov	r3, r0
 8002a52:	4402      	add	r2, r0
 8002a54:	4293      	cmp	r3, r2
 8002a56:	d100      	bne.n	8002a5a <memset+0xa>
 8002a58:	4770      	bx	lr
 8002a5a:	f803 1b01 	strb.w	r1, [r3], #1
 8002a5e:	e7f9      	b.n	8002a54 <memset+0x4>

08002a60 <_init>:
 8002a60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a62:	bf00      	nop
 8002a64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a66:	bc08      	pop	{r3}
 8002a68:	469e      	mov	lr, r3
 8002a6a:	4770      	bx	lr

08002a6c <_fini>:
 8002a6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a6e:	bf00      	nop
 8002a70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a72:	bc08      	pop	{r3}
 8002a74:	469e      	mov	lr, r3
 8002a76:	4770      	bx	lr
