<profile>
    <ReportVersion>
        <Version>2021.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtex7</ProductFamily>
        <Part>xc7v585t-ffg1761-2</Part>
        <TopModelName>arr_mult_2d</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>6.977</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>2403</Best-caseLatency>
            <Average-caseLatency>2403</Average-caseLatency>
            <Worst-caseLatency>2403</Worst-caseLatency>
            <Best-caseRealTimeLatency>24.030 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>24.030 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>24.030 us</Worst-caseRealTimeLatency>
            <Interval-min>2404</Interval-min>
            <Interval-max>2404</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_21_1_VITIS_LOOP_22_2>
                <TripCount>200</TripCount>
                <Latency>2401</Latency>
                <AbsoluteTimeLatency>24010</AbsoluteTimeLatency>
                <PipelineII>12</PipelineII>
                <PipelineDepth>14</PipelineDepth>
            </VITIS_LOOP_21_1_VITIS_LOOP_22_2>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>1</DSP>
            <FF>602</FF>
            <LUT>4186</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>1590</BRAM_18K>
            <DSP>1260</DSP>
            <FF>728400</FF>
            <LUT>364200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>arr_mult_2d</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>arr_mult_2d</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>arr_mult_2d</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>inA_0_Addr_A</name>
            <Object>inA_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_0_EN_A</name>
            <Object>inA_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_0_WEN_A</name>
            <Object>inA_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_0_Din_A</name>
            <Object>inA_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_0_Dout_A</name>
            <Object>inA_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_0_Clk_A</name>
            <Object>inA_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_0_Rst_A</name>
            <Object>inA_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_1_Addr_A</name>
            <Object>inA_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_1_EN_A</name>
            <Object>inA_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_1_WEN_A</name>
            <Object>inA_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_1_Din_A</name>
            <Object>inA_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_1_Dout_A</name>
            <Object>inA_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_1_Clk_A</name>
            <Object>inA_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_1_Rst_A</name>
            <Object>inA_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_2_Addr_A</name>
            <Object>inA_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_2_EN_A</name>
            <Object>inA_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_2_WEN_A</name>
            <Object>inA_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_2_Din_A</name>
            <Object>inA_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_2_Dout_A</name>
            <Object>inA_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_2_Clk_A</name>
            <Object>inA_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_2_Rst_A</name>
            <Object>inA_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_3_Addr_A</name>
            <Object>inA_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_3_EN_A</name>
            <Object>inA_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_3_WEN_A</name>
            <Object>inA_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_3_Din_A</name>
            <Object>inA_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_3_Dout_A</name>
            <Object>inA_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_3_Clk_A</name>
            <Object>inA_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_3_Rst_A</name>
            <Object>inA_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_4_Addr_A</name>
            <Object>inA_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_4_EN_A</name>
            <Object>inA_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_4_WEN_A</name>
            <Object>inA_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_4_Din_A</name>
            <Object>inA_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_4_Dout_A</name>
            <Object>inA_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_4_Clk_A</name>
            <Object>inA_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_4_Rst_A</name>
            <Object>inA_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_5_Addr_A</name>
            <Object>inA_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_5_EN_A</name>
            <Object>inA_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_5_WEN_A</name>
            <Object>inA_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_5_Din_A</name>
            <Object>inA_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_5_Dout_A</name>
            <Object>inA_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_5_Clk_A</name>
            <Object>inA_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_5_Rst_A</name>
            <Object>inA_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_6_Addr_A</name>
            <Object>inA_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_6_EN_A</name>
            <Object>inA_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_6_WEN_A</name>
            <Object>inA_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_6_Din_A</name>
            <Object>inA_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_6_Dout_A</name>
            <Object>inA_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_6_Clk_A</name>
            <Object>inA_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_6_Rst_A</name>
            <Object>inA_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_7_Addr_A</name>
            <Object>inA_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_7_EN_A</name>
            <Object>inA_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_7_WEN_A</name>
            <Object>inA_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_7_Din_A</name>
            <Object>inA_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_7_Dout_A</name>
            <Object>inA_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_7_Clk_A</name>
            <Object>inA_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_7_Rst_A</name>
            <Object>inA_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_8_Addr_A</name>
            <Object>inA_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_8_EN_A</name>
            <Object>inA_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_8_WEN_A</name>
            <Object>inA_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_8_Din_A</name>
            <Object>inA_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_8_Dout_A</name>
            <Object>inA_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_8_Clk_A</name>
            <Object>inA_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_8_Rst_A</name>
            <Object>inA_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_9_Addr_A</name>
            <Object>inA_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_9_EN_A</name>
            <Object>inA_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_9_WEN_A</name>
            <Object>inA_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_9_Din_A</name>
            <Object>inA_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_9_Dout_A</name>
            <Object>inA_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_9_Clk_A</name>
            <Object>inA_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_9_Rst_A</name>
            <Object>inA_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_10_Addr_A</name>
            <Object>inA_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_10_EN_A</name>
            <Object>inA_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_10_WEN_A</name>
            <Object>inA_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_10_Din_A</name>
            <Object>inA_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_10_Dout_A</name>
            <Object>inA_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_10_Clk_A</name>
            <Object>inA_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_10_Rst_A</name>
            <Object>inA_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_11_Addr_A</name>
            <Object>inA_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_11_EN_A</name>
            <Object>inA_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_11_WEN_A</name>
            <Object>inA_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_11_Din_A</name>
            <Object>inA_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_11_Dout_A</name>
            <Object>inA_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_11_Clk_A</name>
            <Object>inA_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_11_Rst_A</name>
            <Object>inA_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_12_Addr_A</name>
            <Object>inA_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_12_EN_A</name>
            <Object>inA_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_12_WEN_A</name>
            <Object>inA_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_12_Din_A</name>
            <Object>inA_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_12_Dout_A</name>
            <Object>inA_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_12_Clk_A</name>
            <Object>inA_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_12_Rst_A</name>
            <Object>inA_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_13_Addr_A</name>
            <Object>inA_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_13_EN_A</name>
            <Object>inA_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_13_WEN_A</name>
            <Object>inA_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_13_Din_A</name>
            <Object>inA_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_13_Dout_A</name>
            <Object>inA_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_13_Clk_A</name>
            <Object>inA_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_13_Rst_A</name>
            <Object>inA_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_14_Addr_A</name>
            <Object>inA_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_14_EN_A</name>
            <Object>inA_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_14_WEN_A</name>
            <Object>inA_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_14_Din_A</name>
            <Object>inA_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_14_Dout_A</name>
            <Object>inA_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_14_Clk_A</name>
            <Object>inA_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_14_Rst_A</name>
            <Object>inA_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_15_Addr_A</name>
            <Object>inA_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_15_EN_A</name>
            <Object>inA_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_15_WEN_A</name>
            <Object>inA_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_15_Din_A</name>
            <Object>inA_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_15_Dout_A</name>
            <Object>inA_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_15_Clk_A</name>
            <Object>inA_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_15_Rst_A</name>
            <Object>inA_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_16_Addr_A</name>
            <Object>inA_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_16_EN_A</name>
            <Object>inA_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_16_WEN_A</name>
            <Object>inA_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_16_Din_A</name>
            <Object>inA_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_16_Dout_A</name>
            <Object>inA_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_16_Clk_A</name>
            <Object>inA_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_16_Rst_A</name>
            <Object>inA_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_17_Addr_A</name>
            <Object>inA_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_17_EN_A</name>
            <Object>inA_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_17_WEN_A</name>
            <Object>inA_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_17_Din_A</name>
            <Object>inA_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_17_Dout_A</name>
            <Object>inA_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_17_Clk_A</name>
            <Object>inA_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_17_Rst_A</name>
            <Object>inA_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_18_Addr_A</name>
            <Object>inA_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_18_EN_A</name>
            <Object>inA_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_18_WEN_A</name>
            <Object>inA_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_18_Din_A</name>
            <Object>inA_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_18_Dout_A</name>
            <Object>inA_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_18_Clk_A</name>
            <Object>inA_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_18_Rst_A</name>
            <Object>inA_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_19_Addr_A</name>
            <Object>inA_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_19_EN_A</name>
            <Object>inA_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_19_WEN_A</name>
            <Object>inA_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_19_Din_A</name>
            <Object>inA_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_19_Dout_A</name>
            <Object>inA_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_19_Clk_A</name>
            <Object>inA_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_19_Rst_A</name>
            <Object>inA_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_20_Addr_A</name>
            <Object>inA_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_20_EN_A</name>
            <Object>inA_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_20_WEN_A</name>
            <Object>inA_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_20_Din_A</name>
            <Object>inA_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_20_Dout_A</name>
            <Object>inA_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_20_Clk_A</name>
            <Object>inA_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_20_Rst_A</name>
            <Object>inA_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_21_Addr_A</name>
            <Object>inA_21</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_21_EN_A</name>
            <Object>inA_21</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_21_WEN_A</name>
            <Object>inA_21</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_21_Din_A</name>
            <Object>inA_21</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_21_Dout_A</name>
            <Object>inA_21</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_21_Clk_A</name>
            <Object>inA_21</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_21_Rst_A</name>
            <Object>inA_21</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_22_Addr_A</name>
            <Object>inA_22</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_22_EN_A</name>
            <Object>inA_22</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_22_WEN_A</name>
            <Object>inA_22</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_22_Din_A</name>
            <Object>inA_22</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_22_Dout_A</name>
            <Object>inA_22</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_22_Clk_A</name>
            <Object>inA_22</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_22_Rst_A</name>
            <Object>inA_22</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_23_Addr_A</name>
            <Object>inA_23</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_23_EN_A</name>
            <Object>inA_23</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_23_WEN_A</name>
            <Object>inA_23</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_23_Din_A</name>
            <Object>inA_23</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_23_Dout_A</name>
            <Object>inA_23</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_23_Clk_A</name>
            <Object>inA_23</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inA_23_Rst_A</name>
            <Object>inA_23</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_0_Addr_A</name>
            <Object>inB_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_0_EN_A</name>
            <Object>inB_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_0_WEN_A</name>
            <Object>inB_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_0_Din_A</name>
            <Object>inB_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_0_Dout_A</name>
            <Object>inB_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_0_Clk_A</name>
            <Object>inB_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_0_Rst_A</name>
            <Object>inB_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_0_Addr_B</name>
            <Object>inB_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_0_EN_B</name>
            <Object>inB_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_0_WEN_B</name>
            <Object>inB_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_0_Din_B</name>
            <Object>inB_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_0_Dout_B</name>
            <Object>inB_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_0_Clk_B</name>
            <Object>inB_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_0_Rst_B</name>
            <Object>inB_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_1_Addr_A</name>
            <Object>inB_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_1_EN_A</name>
            <Object>inB_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_1_WEN_A</name>
            <Object>inB_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_1_Din_A</name>
            <Object>inB_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_1_Dout_A</name>
            <Object>inB_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_1_Clk_A</name>
            <Object>inB_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_1_Rst_A</name>
            <Object>inB_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_1_Addr_B</name>
            <Object>inB_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_1_EN_B</name>
            <Object>inB_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_1_WEN_B</name>
            <Object>inB_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_1_Din_B</name>
            <Object>inB_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_1_Dout_B</name>
            <Object>inB_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_1_Clk_B</name>
            <Object>inB_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_1_Rst_B</name>
            <Object>inB_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_2_Addr_A</name>
            <Object>inB_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_2_EN_A</name>
            <Object>inB_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_2_WEN_A</name>
            <Object>inB_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_2_Din_A</name>
            <Object>inB_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_2_Dout_A</name>
            <Object>inB_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_2_Clk_A</name>
            <Object>inB_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_2_Rst_A</name>
            <Object>inB_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_2_Addr_B</name>
            <Object>inB_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_2_EN_B</name>
            <Object>inB_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_2_WEN_B</name>
            <Object>inB_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_2_Din_B</name>
            <Object>inB_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_2_Dout_B</name>
            <Object>inB_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_2_Clk_B</name>
            <Object>inB_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_2_Rst_B</name>
            <Object>inB_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_3_Addr_A</name>
            <Object>inB_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_3_EN_A</name>
            <Object>inB_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_3_WEN_A</name>
            <Object>inB_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_3_Din_A</name>
            <Object>inB_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_3_Dout_A</name>
            <Object>inB_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_3_Clk_A</name>
            <Object>inB_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_3_Rst_A</name>
            <Object>inB_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_3_Addr_B</name>
            <Object>inB_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_3_EN_B</name>
            <Object>inB_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_3_WEN_B</name>
            <Object>inB_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_3_Din_B</name>
            <Object>inB_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_3_Dout_B</name>
            <Object>inB_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_3_Clk_B</name>
            <Object>inB_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_3_Rst_B</name>
            <Object>inB_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_4_Addr_A</name>
            <Object>inB_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_4_EN_A</name>
            <Object>inB_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_4_WEN_A</name>
            <Object>inB_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_4_Din_A</name>
            <Object>inB_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_4_Dout_A</name>
            <Object>inB_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_4_Clk_A</name>
            <Object>inB_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_4_Rst_A</name>
            <Object>inB_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_4_Addr_B</name>
            <Object>inB_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_4_EN_B</name>
            <Object>inB_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_4_WEN_B</name>
            <Object>inB_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_4_Din_B</name>
            <Object>inB_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_4_Dout_B</name>
            <Object>inB_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_4_Clk_B</name>
            <Object>inB_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_4_Rst_B</name>
            <Object>inB_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_5_Addr_A</name>
            <Object>inB_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_5_EN_A</name>
            <Object>inB_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_5_WEN_A</name>
            <Object>inB_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_5_Din_A</name>
            <Object>inB_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_5_Dout_A</name>
            <Object>inB_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_5_Clk_A</name>
            <Object>inB_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_5_Rst_A</name>
            <Object>inB_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_5_Addr_B</name>
            <Object>inB_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_5_EN_B</name>
            <Object>inB_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_5_WEN_B</name>
            <Object>inB_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_5_Din_B</name>
            <Object>inB_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_5_Dout_B</name>
            <Object>inB_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_5_Clk_B</name>
            <Object>inB_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_5_Rst_B</name>
            <Object>inB_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_6_Addr_A</name>
            <Object>inB_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_6_EN_A</name>
            <Object>inB_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_6_WEN_A</name>
            <Object>inB_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_6_Din_A</name>
            <Object>inB_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_6_Dout_A</name>
            <Object>inB_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_6_Clk_A</name>
            <Object>inB_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_6_Rst_A</name>
            <Object>inB_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_6_Addr_B</name>
            <Object>inB_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_6_EN_B</name>
            <Object>inB_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_6_WEN_B</name>
            <Object>inB_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_6_Din_B</name>
            <Object>inB_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_6_Dout_B</name>
            <Object>inB_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_6_Clk_B</name>
            <Object>inB_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_6_Rst_B</name>
            <Object>inB_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_7_Addr_A</name>
            <Object>inB_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_7_EN_A</name>
            <Object>inB_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_7_WEN_A</name>
            <Object>inB_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_7_Din_A</name>
            <Object>inB_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_7_Dout_A</name>
            <Object>inB_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_7_Clk_A</name>
            <Object>inB_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_7_Rst_A</name>
            <Object>inB_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_7_Addr_B</name>
            <Object>inB_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_7_EN_B</name>
            <Object>inB_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_7_WEN_B</name>
            <Object>inB_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_7_Din_B</name>
            <Object>inB_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_7_Dout_B</name>
            <Object>inB_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_7_Clk_B</name>
            <Object>inB_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_7_Rst_B</name>
            <Object>inB_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_8_Addr_A</name>
            <Object>inB_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_8_EN_A</name>
            <Object>inB_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_8_WEN_A</name>
            <Object>inB_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_8_Din_A</name>
            <Object>inB_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_8_Dout_A</name>
            <Object>inB_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_8_Clk_A</name>
            <Object>inB_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_8_Rst_A</name>
            <Object>inB_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_8_Addr_B</name>
            <Object>inB_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_8_EN_B</name>
            <Object>inB_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_8_WEN_B</name>
            <Object>inB_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_8_Din_B</name>
            <Object>inB_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_8_Dout_B</name>
            <Object>inB_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_8_Clk_B</name>
            <Object>inB_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_8_Rst_B</name>
            <Object>inB_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_9_Addr_A</name>
            <Object>inB_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_9_EN_A</name>
            <Object>inB_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_9_WEN_A</name>
            <Object>inB_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_9_Din_A</name>
            <Object>inB_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_9_Dout_A</name>
            <Object>inB_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_9_Clk_A</name>
            <Object>inB_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_9_Rst_A</name>
            <Object>inB_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_9_Addr_B</name>
            <Object>inB_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_9_EN_B</name>
            <Object>inB_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_9_WEN_B</name>
            <Object>inB_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_9_Din_B</name>
            <Object>inB_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_9_Dout_B</name>
            <Object>inB_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_9_Clk_B</name>
            <Object>inB_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inB_9_Rst_B</name>
            <Object>inB_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_0_Addr_A</name>
            <Object>out_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_0_EN_A</name>
            <Object>out_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_0_WEN_A</name>
            <Object>out_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_0_Din_A</name>
            <Object>out_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_0_Dout_A</name>
            <Object>out_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_0_Clk_A</name>
            <Object>out_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_0_Rst_A</name>
            <Object>out_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_1_Addr_A</name>
            <Object>out_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_1_EN_A</name>
            <Object>out_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_1_WEN_A</name>
            <Object>out_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_1_Din_A</name>
            <Object>out_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_1_Dout_A</name>
            <Object>out_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_1_Clk_A</name>
            <Object>out_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_1_Rst_A</name>
            <Object>out_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_2_Addr_A</name>
            <Object>out_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_2_EN_A</name>
            <Object>out_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_2_WEN_A</name>
            <Object>out_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_2_Din_A</name>
            <Object>out_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_2_Dout_A</name>
            <Object>out_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_2_Clk_A</name>
            <Object>out_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_2_Rst_A</name>
            <Object>out_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_3_Addr_A</name>
            <Object>out_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_3_EN_A</name>
            <Object>out_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_3_WEN_A</name>
            <Object>out_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_3_Din_A</name>
            <Object>out_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_3_Dout_A</name>
            <Object>out_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_3_Clk_A</name>
            <Object>out_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_3_Rst_A</name>
            <Object>out_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_4_Addr_A</name>
            <Object>out_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_4_EN_A</name>
            <Object>out_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_4_WEN_A</name>
            <Object>out_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_4_Din_A</name>
            <Object>out_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_4_Dout_A</name>
            <Object>out_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_4_Clk_A</name>
            <Object>out_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_4_Rst_A</name>
            <Object>out_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_5_Addr_A</name>
            <Object>out_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_5_EN_A</name>
            <Object>out_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_5_WEN_A</name>
            <Object>out_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_5_Din_A</name>
            <Object>out_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_5_Dout_A</name>
            <Object>out_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_5_Clk_A</name>
            <Object>out_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_5_Rst_A</name>
            <Object>out_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_6_Addr_A</name>
            <Object>out_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_6_EN_A</name>
            <Object>out_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_6_WEN_A</name>
            <Object>out_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_6_Din_A</name>
            <Object>out_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_6_Dout_A</name>
            <Object>out_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_6_Clk_A</name>
            <Object>out_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_6_Rst_A</name>
            <Object>out_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_7_Addr_A</name>
            <Object>out_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_7_EN_A</name>
            <Object>out_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_7_WEN_A</name>
            <Object>out_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_7_Din_A</name>
            <Object>out_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_7_Dout_A</name>
            <Object>out_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_7_Clk_A</name>
            <Object>out_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_7_Rst_A</name>
            <Object>out_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_8_Addr_A</name>
            <Object>out_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_8_EN_A</name>
            <Object>out_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_8_WEN_A</name>
            <Object>out_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_8_Din_A</name>
            <Object>out_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_8_Dout_A</name>
            <Object>out_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_8_Clk_A</name>
            <Object>out_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_8_Rst_A</name>
            <Object>out_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_9_Addr_A</name>
            <Object>out_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_9_EN_A</name>
            <Object>out_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_9_WEN_A</name>
            <Object>out_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_9_Din_A</name>
            <Object>out_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_9_Dout_A</name>
            <Object>out_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_9_Clk_A</name>
            <Object>out_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_9_Rst_A</name>
            <Object>out_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>arr_mult_2d</ModuleName>
            <BindInstances>add_ln1057_fu_3534_p2 add_ln870_fu_3560_p2 mul_10s_10s_10_1_1_U2 mul_10s_10s_10_1_1_U3 mul_10s_10s_10_1_1_U4 mul_10s_10s_10_1_1_U5 mul_10s_10s_10_1_1_U6 mul_10s_10s_10_1_1_U7 mul_10s_10s_10_1_1_U8 mul_10s_10s_10_1_1_U9 mul_10s_10s_10_1_1_U10 mul_10s_10s_10_1_1_U1 mul_10s_10s_10_1_1_U11 mul_10s_10s_10_1_1_U12 mul_10s_10s_10_1_1_U13 mul_10s_10s_10_1_1_U14 mul_10s_10s_10_1_1_U15 mul_10s_10s_10_1_1_U16 mul_10s_10s_10_1_1_U17 mul_10s_10s_10_1_1_U18 mul_10s_10s_10_1_1_U19 mul_10s_10s_10_1_1_U20 mul_10s_10s_10_1_1_U21 mul_10s_10s_10_1_1_U22 mul_10s_10s_10_1_1_U23 mac_muladd_10s_10s_10ns_10_4_1_U24 add_ln870_2_fu_4013_p2 add_ln870_3_fu_4018_p2 add_ln870_4_fu_3985_p2 add_ln870_5_fu_3990_p2 add_ln870_6_fu_4022_p2 add_ln870_7_fu_3906_p2 add_ln870_8_fu_3958_p2 add_ln870_9_fu_3929_p2 add_ln870_10_fu_3935_p2 add_ln870_11_fu_3962_p2 add_ln870_12_fu_4027_p2 add_ln870_13_fu_3766_p2 add_ln870_14_fu_3771_p2 add_ln870_15_fu_3794_p2 add_ln870_16_fu_3799_p2 add_ln870_17_fu_3869_p2 add_ln870_18_fu_3841_p2 add_ln870_19_fu_3873_p2 mac_muladd_10s_10s_10ns_10_4_1_U24 add_ln870_21_fu_3846_p2 add_ln870_22_fu_3877_p2 add_ln870_23_fu_3882_p2 add_ln870_24_fu_4032_p2 add_ln870_1_fu_3708_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>arr_mult_2d</Name>
            <Loops>
                <VITIS_LOOP_21_1_VITIS_LOOP_22_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.977</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2403</Best-caseLatency>
                    <Average-caseLatency>2403</Average-caseLatency>
                    <Worst-caseLatency>2403</Worst-caseLatency>
                    <Best-caseRealTimeLatency>24.030 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>24.030 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>24.030 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2404</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_21_1_VITIS_LOOP_22_2>
                        <Name>VITIS_LOOP_21_1_VITIS_LOOP_22_2</Name>
                        <TripCount>200</TripCount>
                        <Latency>2401</Latency>
                        <AbsoluteTimeLatency>24.010 us</AbsoluteTimeLatency>
                        <PipelineII>12</PipelineII>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_21_1_VITIS_LOOP_22_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1590</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1260</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>602</FF>
                    <AVAIL_FF>728400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4186</LUT>
                    <AVAIL_LUT>364200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1057_fu_3534_p2" SOURCE="/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:1057" URAM="0" VARIABLE="add_ln1057"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln870_fu_3560_p2" SOURCE="/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="add_ln870"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_10_1_1_U2" SOURCE="/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="mul_ln870"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_10_1_1_U3" SOURCE="/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="mul_ln870_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_10_1_1_U4" SOURCE="/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="mul_ln870_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_10_1_1_U5" SOURCE="/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="mul_ln870_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_10_1_1_U6" SOURCE="/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="mul_ln870_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_10_1_1_U7" SOURCE="/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="mul_ln870_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_10_1_1_U8" SOURCE="/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="mul_ln870_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_10_1_1_U9" SOURCE="/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="mul_ln870_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_10_1_1_U10" SOURCE="/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="mul_ln870_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_10_1_1_U1" SOURCE="/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="mul_ln870_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_10_1_1_U11" SOURCE="/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="mul_ln870_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_10_1_1_U12" SOURCE="/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="mul_ln870_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_10_1_1_U13" SOURCE="/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="mul_ln870_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_10_1_1_U14" SOURCE="/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="mul_ln870_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_10_1_1_U15" SOURCE="/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="mul_ln870_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_10_1_1_U16" SOURCE="/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="mul_ln870_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_10_1_1_U17" SOURCE="/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="mul_ln870_16"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_10_1_1_U18" SOURCE="/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="mul_ln870_17"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_10_1_1_U19" SOURCE="/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="mul_ln870_18"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_10_1_1_U20" SOURCE="/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="mul_ln870_19"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_10_1_1_U21" SOURCE="/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="mul_ln870_20"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_10_1_1_U22" SOURCE="/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="mul_ln870_21"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_10_1_1_U23" SOURCE="/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="mul_ln870_22"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_10ns_10_4_1_U24" SOURCE="/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="mul_ln870_23"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln870_2_fu_4013_p2" SOURCE="/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="add_ln870_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln870_3_fu_4018_p2" SOURCE="/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="add_ln870_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln870_4_fu_3985_p2" SOURCE="/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="add_ln870_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln870_5_fu_3990_p2" SOURCE="/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="add_ln870_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln870_6_fu_4022_p2" SOURCE="/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="add_ln870_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln870_7_fu_3906_p2" SOURCE="/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="add_ln870_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln870_8_fu_3958_p2" SOURCE="/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="add_ln870_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln870_9_fu_3929_p2" SOURCE="/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="add_ln870_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln870_10_fu_3935_p2" SOURCE="/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="add_ln870_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln870_11_fu_3962_p2" SOURCE="/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="add_ln870_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln870_12_fu_4027_p2" SOURCE="/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="add_ln870_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln870_13_fu_3766_p2" SOURCE="/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="add_ln870_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln870_14_fu_3771_p2" SOURCE="/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="add_ln870_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln870_15_fu_3794_p2" SOURCE="/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="add_ln870_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln870_16_fu_3799_p2" SOURCE="/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="add_ln870_16"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln870_17_fu_3869_p2" SOURCE="/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="add_ln870_17"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln870_18_fu_3841_p2" SOURCE="/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="add_ln870_18"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln870_19_fu_3873_p2" SOURCE="/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="add_ln870_19"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_10ns_10_4_1_U24" SOURCE="/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="add_ln870_20"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln870_21_fu_3846_p2" SOURCE="/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="add_ln870_21"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln870_22_fu_3877_p2" SOURCE="/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="add_ln870_22"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln870_23_fu_3882_p2" SOURCE="/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="add_ln870_23"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln870_24_fu_4032_p2" SOURCE="/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="add_ln870_24"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln870_1_fu_3708_p2" SOURCE="/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="add_ln870_1"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="inA" index="0" direction="in" srcType="ap_int&lt;22&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="inA_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="inA_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="inA_2_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="inA_3_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="inA_4_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="inA_5_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="inA_6_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="inA_7_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="inA_8_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="inA_9_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="inA_10_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="inA_11_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="inA_12_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="inA_13_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="inA_14_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="inA_15_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="inA_16_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="inA_17_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="inA_18_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="inA_19_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="inA_20_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="inA_21_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="inA_22_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="inA_23_PORTA" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="inB" index="1" direction="in" srcType="ap_int&lt;22&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="inB_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="inB_0_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="inB_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="inB_1_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="inB_2_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="inB_2_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="inB_3_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="inB_3_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="inB_4_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="inB_4_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="inB_5_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="inB_5_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="inB_6_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="inB_6_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="inB_7_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="inB_7_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="inB_8_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="inB_8_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="inB_9_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="inB_9_PORTB" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out" index="2" direction="out" srcType="ap_int&lt;22&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="out_0_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="out_1_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="out_2_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="out_3_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="out_4_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="out_5_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="out_6_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="out_7_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="out_8_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="out_9_PORTA" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="4" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                        <field offset="10" width="22" name="RESERVED_4" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="inA_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="inA_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="inA_0_Addr_A">ADDR</portMap>
                <portMap portMapName="inA_0_EN_A">EN</portMap>
                <portMap portMapName="inA_0_WEN_A">WE</portMap>
                <portMap portMapName="inA_0_Din_A">DIN</portMap>
                <portMap portMapName="inA_0_Dout_A">DOUT</portMap>
                <portMap portMapName="inA_0_Clk_A">CLK</portMap>
                <portMap portMapName="inA_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>inA_0_Addr_A</port>
                <port>inA_0_Clk_A</port>
                <port>inA_0_Din_A</port>
                <port>inA_0_Dout_A</port>
                <port>inA_0_EN_A</port>
                <port>inA_0_Rst_A</port>
                <port>inA_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="inA"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inA_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="inA_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="inA_1_Addr_A">ADDR</portMap>
                <portMap portMapName="inA_1_EN_A">EN</portMap>
                <portMap portMapName="inA_1_WEN_A">WE</portMap>
                <portMap portMapName="inA_1_Din_A">DIN</portMap>
                <portMap portMapName="inA_1_Dout_A">DOUT</portMap>
                <portMap portMapName="inA_1_Clk_A">CLK</portMap>
                <portMap portMapName="inA_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>inA_1_Addr_A</port>
                <port>inA_1_Clk_A</port>
                <port>inA_1_Din_A</port>
                <port>inA_1_Dout_A</port>
                <port>inA_1_EN_A</port>
                <port>inA_1_Rst_A</port>
                <port>inA_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="inA"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inA_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="inA_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="inA_2_Addr_A">ADDR</portMap>
                <portMap portMapName="inA_2_EN_A">EN</portMap>
                <portMap portMapName="inA_2_WEN_A">WE</portMap>
                <portMap portMapName="inA_2_Din_A">DIN</portMap>
                <portMap portMapName="inA_2_Dout_A">DOUT</portMap>
                <portMap portMapName="inA_2_Clk_A">CLK</portMap>
                <portMap portMapName="inA_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>inA_2_Addr_A</port>
                <port>inA_2_Clk_A</port>
                <port>inA_2_Din_A</port>
                <port>inA_2_Dout_A</port>
                <port>inA_2_EN_A</port>
                <port>inA_2_Rst_A</port>
                <port>inA_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="inA"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inA_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="inA_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="inA_3_Addr_A">ADDR</portMap>
                <portMap portMapName="inA_3_EN_A">EN</portMap>
                <portMap portMapName="inA_3_WEN_A">WE</portMap>
                <portMap portMapName="inA_3_Din_A">DIN</portMap>
                <portMap portMapName="inA_3_Dout_A">DOUT</portMap>
                <portMap portMapName="inA_3_Clk_A">CLK</portMap>
                <portMap portMapName="inA_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>inA_3_Addr_A</port>
                <port>inA_3_Clk_A</port>
                <port>inA_3_Din_A</port>
                <port>inA_3_Dout_A</port>
                <port>inA_3_EN_A</port>
                <port>inA_3_Rst_A</port>
                <port>inA_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="inA"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inA_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="inA_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="inA_4_Addr_A">ADDR</portMap>
                <portMap portMapName="inA_4_EN_A">EN</portMap>
                <portMap portMapName="inA_4_WEN_A">WE</portMap>
                <portMap portMapName="inA_4_Din_A">DIN</portMap>
                <portMap portMapName="inA_4_Dout_A">DOUT</portMap>
                <portMap portMapName="inA_4_Clk_A">CLK</portMap>
                <portMap portMapName="inA_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>inA_4_Addr_A</port>
                <port>inA_4_Clk_A</port>
                <port>inA_4_Din_A</port>
                <port>inA_4_Dout_A</port>
                <port>inA_4_EN_A</port>
                <port>inA_4_Rst_A</port>
                <port>inA_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="inA"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inA_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="inA_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="inA_5_Addr_A">ADDR</portMap>
                <portMap portMapName="inA_5_EN_A">EN</portMap>
                <portMap portMapName="inA_5_WEN_A">WE</portMap>
                <portMap portMapName="inA_5_Din_A">DIN</portMap>
                <portMap portMapName="inA_5_Dout_A">DOUT</portMap>
                <portMap portMapName="inA_5_Clk_A">CLK</portMap>
                <portMap portMapName="inA_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>inA_5_Addr_A</port>
                <port>inA_5_Clk_A</port>
                <port>inA_5_Din_A</port>
                <port>inA_5_Dout_A</port>
                <port>inA_5_EN_A</port>
                <port>inA_5_Rst_A</port>
                <port>inA_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="inA"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inA_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="inA_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="inA_6_Addr_A">ADDR</portMap>
                <portMap portMapName="inA_6_EN_A">EN</portMap>
                <portMap portMapName="inA_6_WEN_A">WE</portMap>
                <portMap portMapName="inA_6_Din_A">DIN</portMap>
                <portMap portMapName="inA_6_Dout_A">DOUT</portMap>
                <portMap portMapName="inA_6_Clk_A">CLK</portMap>
                <portMap portMapName="inA_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>inA_6_Addr_A</port>
                <port>inA_6_Clk_A</port>
                <port>inA_6_Din_A</port>
                <port>inA_6_Dout_A</port>
                <port>inA_6_EN_A</port>
                <port>inA_6_Rst_A</port>
                <port>inA_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="inA"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inA_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="inA_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="inA_7_Addr_A">ADDR</portMap>
                <portMap portMapName="inA_7_EN_A">EN</portMap>
                <portMap portMapName="inA_7_WEN_A">WE</portMap>
                <portMap portMapName="inA_7_Din_A">DIN</portMap>
                <portMap portMapName="inA_7_Dout_A">DOUT</portMap>
                <portMap portMapName="inA_7_Clk_A">CLK</portMap>
                <portMap portMapName="inA_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>inA_7_Addr_A</port>
                <port>inA_7_Clk_A</port>
                <port>inA_7_Din_A</port>
                <port>inA_7_Dout_A</port>
                <port>inA_7_EN_A</port>
                <port>inA_7_Rst_A</port>
                <port>inA_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="inA"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inA_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="inA_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="inA_8_Addr_A">ADDR</portMap>
                <portMap portMapName="inA_8_EN_A">EN</portMap>
                <portMap portMapName="inA_8_WEN_A">WE</portMap>
                <portMap portMapName="inA_8_Din_A">DIN</portMap>
                <portMap portMapName="inA_8_Dout_A">DOUT</portMap>
                <portMap portMapName="inA_8_Clk_A">CLK</portMap>
                <portMap portMapName="inA_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>inA_8_Addr_A</port>
                <port>inA_8_Clk_A</port>
                <port>inA_8_Din_A</port>
                <port>inA_8_Dout_A</port>
                <port>inA_8_EN_A</port>
                <port>inA_8_Rst_A</port>
                <port>inA_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="inA"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inA_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="inA_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="inA_9_Addr_A">ADDR</portMap>
                <portMap portMapName="inA_9_EN_A">EN</portMap>
                <portMap portMapName="inA_9_WEN_A">WE</portMap>
                <portMap portMapName="inA_9_Din_A">DIN</portMap>
                <portMap portMapName="inA_9_Dout_A">DOUT</portMap>
                <portMap portMapName="inA_9_Clk_A">CLK</portMap>
                <portMap portMapName="inA_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>inA_9_Addr_A</port>
                <port>inA_9_Clk_A</port>
                <port>inA_9_Din_A</port>
                <port>inA_9_Dout_A</port>
                <port>inA_9_EN_A</port>
                <port>inA_9_Rst_A</port>
                <port>inA_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="inA"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inA_10_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="inA_10_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="inA_10_Addr_A">ADDR</portMap>
                <portMap portMapName="inA_10_EN_A">EN</portMap>
                <portMap portMapName="inA_10_WEN_A">WE</portMap>
                <portMap portMapName="inA_10_Din_A">DIN</portMap>
                <portMap portMapName="inA_10_Dout_A">DOUT</portMap>
                <portMap portMapName="inA_10_Clk_A">CLK</portMap>
                <portMap portMapName="inA_10_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>inA_10_Addr_A</port>
                <port>inA_10_Clk_A</port>
                <port>inA_10_Din_A</port>
                <port>inA_10_Dout_A</port>
                <port>inA_10_EN_A</port>
                <port>inA_10_Rst_A</port>
                <port>inA_10_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="inA"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inA_11_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="inA_11_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="inA_11_Addr_A">ADDR</portMap>
                <portMap portMapName="inA_11_EN_A">EN</portMap>
                <portMap portMapName="inA_11_WEN_A">WE</portMap>
                <portMap portMapName="inA_11_Din_A">DIN</portMap>
                <portMap portMapName="inA_11_Dout_A">DOUT</portMap>
                <portMap portMapName="inA_11_Clk_A">CLK</portMap>
                <portMap portMapName="inA_11_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>inA_11_Addr_A</port>
                <port>inA_11_Clk_A</port>
                <port>inA_11_Din_A</port>
                <port>inA_11_Dout_A</port>
                <port>inA_11_EN_A</port>
                <port>inA_11_Rst_A</port>
                <port>inA_11_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="inA"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inA_12_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="inA_12_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="inA_12_Addr_A">ADDR</portMap>
                <portMap portMapName="inA_12_EN_A">EN</portMap>
                <portMap portMapName="inA_12_WEN_A">WE</portMap>
                <portMap portMapName="inA_12_Din_A">DIN</portMap>
                <portMap portMapName="inA_12_Dout_A">DOUT</portMap>
                <portMap portMapName="inA_12_Clk_A">CLK</portMap>
                <portMap portMapName="inA_12_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>inA_12_Addr_A</port>
                <port>inA_12_Clk_A</port>
                <port>inA_12_Din_A</port>
                <port>inA_12_Dout_A</port>
                <port>inA_12_EN_A</port>
                <port>inA_12_Rst_A</port>
                <port>inA_12_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="inA"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inA_13_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="inA_13_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="inA_13_Addr_A">ADDR</portMap>
                <portMap portMapName="inA_13_EN_A">EN</portMap>
                <portMap portMapName="inA_13_WEN_A">WE</portMap>
                <portMap portMapName="inA_13_Din_A">DIN</portMap>
                <portMap portMapName="inA_13_Dout_A">DOUT</portMap>
                <portMap portMapName="inA_13_Clk_A">CLK</portMap>
                <portMap portMapName="inA_13_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>inA_13_Addr_A</port>
                <port>inA_13_Clk_A</port>
                <port>inA_13_Din_A</port>
                <port>inA_13_Dout_A</port>
                <port>inA_13_EN_A</port>
                <port>inA_13_Rst_A</port>
                <port>inA_13_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="inA"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inA_14_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="inA_14_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="inA_14_Addr_A">ADDR</portMap>
                <portMap portMapName="inA_14_EN_A">EN</portMap>
                <portMap portMapName="inA_14_WEN_A">WE</portMap>
                <portMap portMapName="inA_14_Din_A">DIN</portMap>
                <portMap portMapName="inA_14_Dout_A">DOUT</portMap>
                <portMap portMapName="inA_14_Clk_A">CLK</portMap>
                <portMap portMapName="inA_14_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>inA_14_Addr_A</port>
                <port>inA_14_Clk_A</port>
                <port>inA_14_Din_A</port>
                <port>inA_14_Dout_A</port>
                <port>inA_14_EN_A</port>
                <port>inA_14_Rst_A</port>
                <port>inA_14_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="inA"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inA_15_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="inA_15_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="inA_15_Addr_A">ADDR</portMap>
                <portMap portMapName="inA_15_EN_A">EN</portMap>
                <portMap portMapName="inA_15_WEN_A">WE</portMap>
                <portMap portMapName="inA_15_Din_A">DIN</portMap>
                <portMap portMapName="inA_15_Dout_A">DOUT</portMap>
                <portMap portMapName="inA_15_Clk_A">CLK</portMap>
                <portMap portMapName="inA_15_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>inA_15_Addr_A</port>
                <port>inA_15_Clk_A</port>
                <port>inA_15_Din_A</port>
                <port>inA_15_Dout_A</port>
                <port>inA_15_EN_A</port>
                <port>inA_15_Rst_A</port>
                <port>inA_15_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="inA"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inA_16_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="inA_16_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="inA_16_Addr_A">ADDR</portMap>
                <portMap portMapName="inA_16_EN_A">EN</portMap>
                <portMap portMapName="inA_16_WEN_A">WE</portMap>
                <portMap portMapName="inA_16_Din_A">DIN</portMap>
                <portMap portMapName="inA_16_Dout_A">DOUT</portMap>
                <portMap portMapName="inA_16_Clk_A">CLK</portMap>
                <portMap portMapName="inA_16_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>inA_16_Addr_A</port>
                <port>inA_16_Clk_A</port>
                <port>inA_16_Din_A</port>
                <port>inA_16_Dout_A</port>
                <port>inA_16_EN_A</port>
                <port>inA_16_Rst_A</port>
                <port>inA_16_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="inA"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inA_17_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="inA_17_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="inA_17_Addr_A">ADDR</portMap>
                <portMap portMapName="inA_17_EN_A">EN</portMap>
                <portMap portMapName="inA_17_WEN_A">WE</portMap>
                <portMap portMapName="inA_17_Din_A">DIN</portMap>
                <portMap portMapName="inA_17_Dout_A">DOUT</portMap>
                <portMap portMapName="inA_17_Clk_A">CLK</portMap>
                <portMap portMapName="inA_17_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>inA_17_Addr_A</port>
                <port>inA_17_Clk_A</port>
                <port>inA_17_Din_A</port>
                <port>inA_17_Dout_A</port>
                <port>inA_17_EN_A</port>
                <port>inA_17_Rst_A</port>
                <port>inA_17_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="inA"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inA_18_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="inA_18_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="inA_18_Addr_A">ADDR</portMap>
                <portMap portMapName="inA_18_EN_A">EN</portMap>
                <portMap portMapName="inA_18_WEN_A">WE</portMap>
                <portMap portMapName="inA_18_Din_A">DIN</portMap>
                <portMap portMapName="inA_18_Dout_A">DOUT</portMap>
                <portMap portMapName="inA_18_Clk_A">CLK</portMap>
                <portMap portMapName="inA_18_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>inA_18_Addr_A</port>
                <port>inA_18_Clk_A</port>
                <port>inA_18_Din_A</port>
                <port>inA_18_Dout_A</port>
                <port>inA_18_EN_A</port>
                <port>inA_18_Rst_A</port>
                <port>inA_18_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="inA"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inA_19_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="inA_19_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="inA_19_Addr_A">ADDR</portMap>
                <portMap portMapName="inA_19_EN_A">EN</portMap>
                <portMap portMapName="inA_19_WEN_A">WE</portMap>
                <portMap portMapName="inA_19_Din_A">DIN</portMap>
                <portMap portMapName="inA_19_Dout_A">DOUT</portMap>
                <portMap portMapName="inA_19_Clk_A">CLK</portMap>
                <portMap portMapName="inA_19_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>inA_19_Addr_A</port>
                <port>inA_19_Clk_A</port>
                <port>inA_19_Din_A</port>
                <port>inA_19_Dout_A</port>
                <port>inA_19_EN_A</port>
                <port>inA_19_Rst_A</port>
                <port>inA_19_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="inA"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inA_20_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="inA_20_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="inA_20_Addr_A">ADDR</portMap>
                <portMap portMapName="inA_20_EN_A">EN</portMap>
                <portMap portMapName="inA_20_WEN_A">WE</portMap>
                <portMap portMapName="inA_20_Din_A">DIN</portMap>
                <portMap portMapName="inA_20_Dout_A">DOUT</portMap>
                <portMap portMapName="inA_20_Clk_A">CLK</portMap>
                <portMap portMapName="inA_20_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>inA_20_Addr_A</port>
                <port>inA_20_Clk_A</port>
                <port>inA_20_Din_A</port>
                <port>inA_20_Dout_A</port>
                <port>inA_20_EN_A</port>
                <port>inA_20_Rst_A</port>
                <port>inA_20_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="inA"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inA_21_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="inA_21_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="inA_21_Addr_A">ADDR</portMap>
                <portMap portMapName="inA_21_EN_A">EN</portMap>
                <portMap portMapName="inA_21_WEN_A">WE</portMap>
                <portMap portMapName="inA_21_Din_A">DIN</portMap>
                <portMap portMapName="inA_21_Dout_A">DOUT</portMap>
                <portMap portMapName="inA_21_Clk_A">CLK</portMap>
                <portMap portMapName="inA_21_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>inA_21_Addr_A</port>
                <port>inA_21_Clk_A</port>
                <port>inA_21_Din_A</port>
                <port>inA_21_Dout_A</port>
                <port>inA_21_EN_A</port>
                <port>inA_21_Rst_A</port>
                <port>inA_21_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="inA"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inA_22_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="inA_22_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="inA_22_Addr_A">ADDR</portMap>
                <portMap portMapName="inA_22_EN_A">EN</portMap>
                <portMap portMapName="inA_22_WEN_A">WE</portMap>
                <portMap portMapName="inA_22_Din_A">DIN</portMap>
                <portMap portMapName="inA_22_Dout_A">DOUT</portMap>
                <portMap portMapName="inA_22_Clk_A">CLK</portMap>
                <portMap portMapName="inA_22_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>inA_22_Addr_A</port>
                <port>inA_22_Clk_A</port>
                <port>inA_22_Din_A</port>
                <port>inA_22_Dout_A</port>
                <port>inA_22_EN_A</port>
                <port>inA_22_Rst_A</port>
                <port>inA_22_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="inA"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inA_23_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="inA_23_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="inA_23_Addr_A">ADDR</portMap>
                <portMap portMapName="inA_23_EN_A">EN</portMap>
                <portMap portMapName="inA_23_WEN_A">WE</portMap>
                <portMap portMapName="inA_23_Din_A">DIN</portMap>
                <portMap portMapName="inA_23_Dout_A">DOUT</portMap>
                <portMap portMapName="inA_23_Clk_A">CLK</portMap>
                <portMap portMapName="inA_23_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>inA_23_Addr_A</port>
                <port>inA_23_Clk_A</port>
                <port>inA_23_Din_A</port>
                <port>inA_23_Dout_A</port>
                <port>inA_23_EN_A</port>
                <port>inA_23_Rst_A</port>
                <port>inA_23_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="inA"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inB_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="inB_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="inB_0_Addr_A">ADDR</portMap>
                <portMap portMapName="inB_0_EN_A">EN</portMap>
                <portMap portMapName="inB_0_WEN_A">WE</portMap>
                <portMap portMapName="inB_0_Din_A">DIN</portMap>
                <portMap portMapName="inB_0_Dout_A">DOUT</portMap>
                <portMap portMapName="inB_0_Clk_A">CLK</portMap>
                <portMap portMapName="inB_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>inB_0_Addr_A</port>
                <port>inB_0_Clk_A</port>
                <port>inB_0_Din_A</port>
                <port>inB_0_Dout_A</port>
                <port>inB_0_EN_A</port>
                <port>inB_0_Rst_A</port>
                <port>inB_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="inB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inB_0_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="inB_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="inB_0_Addr_B">ADDR</portMap>
                <portMap portMapName="inB_0_EN_B">EN</portMap>
                <portMap portMapName="inB_0_WEN_B">WE</portMap>
                <portMap portMapName="inB_0_Din_B">DIN</portMap>
                <portMap portMapName="inB_0_Dout_B">DOUT</portMap>
                <portMap portMapName="inB_0_Clk_B">CLK</portMap>
                <portMap portMapName="inB_0_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>inB_0_Addr_B</port>
                <port>inB_0_Clk_B</port>
                <port>inB_0_Din_B</port>
                <port>inB_0_Dout_B</port>
                <port>inB_0_EN_B</port>
                <port>inB_0_Rst_B</port>
                <port>inB_0_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="inB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inB_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="inB_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="inB_1_Addr_A">ADDR</portMap>
                <portMap portMapName="inB_1_EN_A">EN</portMap>
                <portMap portMapName="inB_1_WEN_A">WE</portMap>
                <portMap portMapName="inB_1_Din_A">DIN</portMap>
                <portMap portMapName="inB_1_Dout_A">DOUT</portMap>
                <portMap portMapName="inB_1_Clk_A">CLK</portMap>
                <portMap portMapName="inB_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>inB_1_Addr_A</port>
                <port>inB_1_Clk_A</port>
                <port>inB_1_Din_A</port>
                <port>inB_1_Dout_A</port>
                <port>inB_1_EN_A</port>
                <port>inB_1_Rst_A</port>
                <port>inB_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="inB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inB_1_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="inB_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="inB_1_Addr_B">ADDR</portMap>
                <portMap portMapName="inB_1_EN_B">EN</portMap>
                <portMap portMapName="inB_1_WEN_B">WE</portMap>
                <portMap portMapName="inB_1_Din_B">DIN</portMap>
                <portMap portMapName="inB_1_Dout_B">DOUT</portMap>
                <portMap portMapName="inB_1_Clk_B">CLK</portMap>
                <portMap portMapName="inB_1_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>inB_1_Addr_B</port>
                <port>inB_1_Clk_B</port>
                <port>inB_1_Din_B</port>
                <port>inB_1_Dout_B</port>
                <port>inB_1_EN_B</port>
                <port>inB_1_Rst_B</port>
                <port>inB_1_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="inB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inB_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="inB_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="inB_2_Addr_A">ADDR</portMap>
                <portMap portMapName="inB_2_EN_A">EN</portMap>
                <portMap portMapName="inB_2_WEN_A">WE</portMap>
                <portMap portMapName="inB_2_Din_A">DIN</portMap>
                <portMap portMapName="inB_2_Dout_A">DOUT</portMap>
                <portMap portMapName="inB_2_Clk_A">CLK</portMap>
                <portMap portMapName="inB_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>inB_2_Addr_A</port>
                <port>inB_2_Clk_A</port>
                <port>inB_2_Din_A</port>
                <port>inB_2_Dout_A</port>
                <port>inB_2_EN_A</port>
                <port>inB_2_Rst_A</port>
                <port>inB_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="inB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inB_2_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="inB_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="inB_2_Addr_B">ADDR</portMap>
                <portMap portMapName="inB_2_EN_B">EN</portMap>
                <portMap portMapName="inB_2_WEN_B">WE</portMap>
                <portMap portMapName="inB_2_Din_B">DIN</portMap>
                <portMap portMapName="inB_2_Dout_B">DOUT</portMap>
                <portMap portMapName="inB_2_Clk_B">CLK</portMap>
                <portMap portMapName="inB_2_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>inB_2_Addr_B</port>
                <port>inB_2_Clk_B</port>
                <port>inB_2_Din_B</port>
                <port>inB_2_Dout_B</port>
                <port>inB_2_EN_B</port>
                <port>inB_2_Rst_B</port>
                <port>inB_2_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="inB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inB_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="inB_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="inB_3_Addr_A">ADDR</portMap>
                <portMap portMapName="inB_3_EN_A">EN</portMap>
                <portMap portMapName="inB_3_WEN_A">WE</portMap>
                <portMap portMapName="inB_3_Din_A">DIN</portMap>
                <portMap portMapName="inB_3_Dout_A">DOUT</portMap>
                <portMap portMapName="inB_3_Clk_A">CLK</portMap>
                <portMap portMapName="inB_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>inB_3_Addr_A</port>
                <port>inB_3_Clk_A</port>
                <port>inB_3_Din_A</port>
                <port>inB_3_Dout_A</port>
                <port>inB_3_EN_A</port>
                <port>inB_3_Rst_A</port>
                <port>inB_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="inB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inB_3_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="inB_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="inB_3_Addr_B">ADDR</portMap>
                <portMap portMapName="inB_3_EN_B">EN</portMap>
                <portMap portMapName="inB_3_WEN_B">WE</portMap>
                <portMap portMapName="inB_3_Din_B">DIN</portMap>
                <portMap portMapName="inB_3_Dout_B">DOUT</portMap>
                <portMap portMapName="inB_3_Clk_B">CLK</portMap>
                <portMap portMapName="inB_3_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>inB_3_Addr_B</port>
                <port>inB_3_Clk_B</port>
                <port>inB_3_Din_B</port>
                <port>inB_3_Dout_B</port>
                <port>inB_3_EN_B</port>
                <port>inB_3_Rst_B</port>
                <port>inB_3_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="inB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inB_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="inB_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="inB_4_Addr_A">ADDR</portMap>
                <portMap portMapName="inB_4_EN_A">EN</portMap>
                <portMap portMapName="inB_4_WEN_A">WE</portMap>
                <portMap portMapName="inB_4_Din_A">DIN</portMap>
                <portMap portMapName="inB_4_Dout_A">DOUT</portMap>
                <portMap portMapName="inB_4_Clk_A">CLK</portMap>
                <portMap portMapName="inB_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>inB_4_Addr_A</port>
                <port>inB_4_Clk_A</port>
                <port>inB_4_Din_A</port>
                <port>inB_4_Dout_A</port>
                <port>inB_4_EN_A</port>
                <port>inB_4_Rst_A</port>
                <port>inB_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="inB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inB_4_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="inB_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="inB_4_Addr_B">ADDR</portMap>
                <portMap portMapName="inB_4_EN_B">EN</portMap>
                <portMap portMapName="inB_4_WEN_B">WE</portMap>
                <portMap portMapName="inB_4_Din_B">DIN</portMap>
                <portMap portMapName="inB_4_Dout_B">DOUT</portMap>
                <portMap portMapName="inB_4_Clk_B">CLK</portMap>
                <portMap portMapName="inB_4_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>inB_4_Addr_B</port>
                <port>inB_4_Clk_B</port>
                <port>inB_4_Din_B</port>
                <port>inB_4_Dout_B</port>
                <port>inB_4_EN_B</port>
                <port>inB_4_Rst_B</port>
                <port>inB_4_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="inB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inB_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="inB_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="inB_5_Addr_A">ADDR</portMap>
                <portMap portMapName="inB_5_EN_A">EN</portMap>
                <portMap portMapName="inB_5_WEN_A">WE</portMap>
                <portMap portMapName="inB_5_Din_A">DIN</portMap>
                <portMap portMapName="inB_5_Dout_A">DOUT</portMap>
                <portMap portMapName="inB_5_Clk_A">CLK</portMap>
                <portMap portMapName="inB_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>inB_5_Addr_A</port>
                <port>inB_5_Clk_A</port>
                <port>inB_5_Din_A</port>
                <port>inB_5_Dout_A</port>
                <port>inB_5_EN_A</port>
                <port>inB_5_Rst_A</port>
                <port>inB_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="inB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inB_5_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="inB_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="inB_5_Addr_B">ADDR</portMap>
                <portMap portMapName="inB_5_EN_B">EN</portMap>
                <portMap portMapName="inB_5_WEN_B">WE</portMap>
                <portMap portMapName="inB_5_Din_B">DIN</portMap>
                <portMap portMapName="inB_5_Dout_B">DOUT</portMap>
                <portMap portMapName="inB_5_Clk_B">CLK</portMap>
                <portMap portMapName="inB_5_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>inB_5_Addr_B</port>
                <port>inB_5_Clk_B</port>
                <port>inB_5_Din_B</port>
                <port>inB_5_Dout_B</port>
                <port>inB_5_EN_B</port>
                <port>inB_5_Rst_B</port>
                <port>inB_5_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="inB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inB_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="inB_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="inB_6_Addr_A">ADDR</portMap>
                <portMap portMapName="inB_6_EN_A">EN</portMap>
                <portMap portMapName="inB_6_WEN_A">WE</portMap>
                <portMap portMapName="inB_6_Din_A">DIN</portMap>
                <portMap portMapName="inB_6_Dout_A">DOUT</portMap>
                <portMap portMapName="inB_6_Clk_A">CLK</portMap>
                <portMap portMapName="inB_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>inB_6_Addr_A</port>
                <port>inB_6_Clk_A</port>
                <port>inB_6_Din_A</port>
                <port>inB_6_Dout_A</port>
                <port>inB_6_EN_A</port>
                <port>inB_6_Rst_A</port>
                <port>inB_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="inB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inB_6_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="inB_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="inB_6_Addr_B">ADDR</portMap>
                <portMap portMapName="inB_6_EN_B">EN</portMap>
                <portMap portMapName="inB_6_WEN_B">WE</portMap>
                <portMap portMapName="inB_6_Din_B">DIN</portMap>
                <portMap portMapName="inB_6_Dout_B">DOUT</portMap>
                <portMap portMapName="inB_6_Clk_B">CLK</portMap>
                <portMap portMapName="inB_6_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>inB_6_Addr_B</port>
                <port>inB_6_Clk_B</port>
                <port>inB_6_Din_B</port>
                <port>inB_6_Dout_B</port>
                <port>inB_6_EN_B</port>
                <port>inB_6_Rst_B</port>
                <port>inB_6_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="inB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inB_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="inB_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="inB_7_Addr_A">ADDR</portMap>
                <portMap portMapName="inB_7_EN_A">EN</portMap>
                <portMap portMapName="inB_7_WEN_A">WE</portMap>
                <portMap portMapName="inB_7_Din_A">DIN</portMap>
                <portMap portMapName="inB_7_Dout_A">DOUT</portMap>
                <portMap portMapName="inB_7_Clk_A">CLK</portMap>
                <portMap portMapName="inB_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>inB_7_Addr_A</port>
                <port>inB_7_Clk_A</port>
                <port>inB_7_Din_A</port>
                <port>inB_7_Dout_A</port>
                <port>inB_7_EN_A</port>
                <port>inB_7_Rst_A</port>
                <port>inB_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="inB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inB_7_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="inB_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="inB_7_Addr_B">ADDR</portMap>
                <portMap portMapName="inB_7_EN_B">EN</portMap>
                <portMap portMapName="inB_7_WEN_B">WE</portMap>
                <portMap portMapName="inB_7_Din_B">DIN</portMap>
                <portMap portMapName="inB_7_Dout_B">DOUT</portMap>
                <portMap portMapName="inB_7_Clk_B">CLK</portMap>
                <portMap portMapName="inB_7_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>inB_7_Addr_B</port>
                <port>inB_7_Clk_B</port>
                <port>inB_7_Din_B</port>
                <port>inB_7_Dout_B</port>
                <port>inB_7_EN_B</port>
                <port>inB_7_Rst_B</port>
                <port>inB_7_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="inB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inB_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="inB_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="inB_8_Addr_A">ADDR</portMap>
                <portMap portMapName="inB_8_EN_A">EN</portMap>
                <portMap portMapName="inB_8_WEN_A">WE</portMap>
                <portMap portMapName="inB_8_Din_A">DIN</portMap>
                <portMap portMapName="inB_8_Dout_A">DOUT</portMap>
                <portMap portMapName="inB_8_Clk_A">CLK</portMap>
                <portMap portMapName="inB_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>inB_8_Addr_A</port>
                <port>inB_8_Clk_A</port>
                <port>inB_8_Din_A</port>
                <port>inB_8_Dout_A</port>
                <port>inB_8_EN_A</port>
                <port>inB_8_Rst_A</port>
                <port>inB_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="inB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inB_8_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="inB_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="inB_8_Addr_B">ADDR</portMap>
                <portMap portMapName="inB_8_EN_B">EN</portMap>
                <portMap portMapName="inB_8_WEN_B">WE</portMap>
                <portMap portMapName="inB_8_Din_B">DIN</portMap>
                <portMap portMapName="inB_8_Dout_B">DOUT</portMap>
                <portMap portMapName="inB_8_Clk_B">CLK</portMap>
                <portMap portMapName="inB_8_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>inB_8_Addr_B</port>
                <port>inB_8_Clk_B</port>
                <port>inB_8_Din_B</port>
                <port>inB_8_Dout_B</port>
                <port>inB_8_EN_B</port>
                <port>inB_8_Rst_B</port>
                <port>inB_8_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="inB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inB_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="inB_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="inB_9_Addr_A">ADDR</portMap>
                <portMap portMapName="inB_9_EN_A">EN</portMap>
                <portMap portMapName="inB_9_WEN_A">WE</portMap>
                <portMap portMapName="inB_9_Din_A">DIN</portMap>
                <portMap portMapName="inB_9_Dout_A">DOUT</portMap>
                <portMap portMapName="inB_9_Clk_A">CLK</portMap>
                <portMap portMapName="inB_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>inB_9_Addr_A</port>
                <port>inB_9_Clk_A</port>
                <port>inB_9_Din_A</port>
                <port>inB_9_Dout_A</port>
                <port>inB_9_EN_A</port>
                <port>inB_9_Rst_A</port>
                <port>inB_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="inB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inB_9_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="inB_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="inB_9_Addr_B">ADDR</portMap>
                <portMap portMapName="inB_9_EN_B">EN</portMap>
                <portMap portMapName="inB_9_WEN_B">WE</portMap>
                <portMap portMapName="inB_9_Din_B">DIN</portMap>
                <portMap portMapName="inB_9_Dout_B">DOUT</portMap>
                <portMap portMapName="inB_9_Clk_B">CLK</portMap>
                <portMap portMapName="inB_9_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>inB_9_Addr_B</port>
                <port>inB_9_Clk_B</port>
                <port>inB_9_Din_B</port>
                <port>inB_9_Dout_B</port>
                <port>inB_9_EN_B</port>
                <port>inB_9_Rst_B</port>
                <port>inB_9_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="inB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="out_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="out_0_Addr_A">ADDR</portMap>
                <portMap portMapName="out_0_EN_A">EN</portMap>
                <portMap portMapName="out_0_WEN_A">WE</portMap>
                <portMap portMapName="out_0_Din_A">DIN</portMap>
                <portMap portMapName="out_0_Dout_A">DOUT</portMap>
                <portMap portMapName="out_0_Clk_A">CLK</portMap>
                <portMap portMapName="out_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>out_0_Addr_A</port>
                <port>out_0_Clk_A</port>
                <port>out_0_Din_A</port>
                <port>out_0_Dout_A</port>
                <port>out_0_EN_A</port>
                <port>out_0_Rst_A</port>
                <port>out_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="out_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="out_1_Addr_A">ADDR</portMap>
                <portMap portMapName="out_1_EN_A">EN</portMap>
                <portMap portMapName="out_1_WEN_A">WE</portMap>
                <portMap portMapName="out_1_Din_A">DIN</portMap>
                <portMap portMapName="out_1_Dout_A">DOUT</portMap>
                <portMap portMapName="out_1_Clk_A">CLK</portMap>
                <portMap portMapName="out_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>out_1_Addr_A</port>
                <port>out_1_Clk_A</port>
                <port>out_1_Din_A</port>
                <port>out_1_Dout_A</port>
                <port>out_1_EN_A</port>
                <port>out_1_Rst_A</port>
                <port>out_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="out_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="out_2_Addr_A">ADDR</portMap>
                <portMap portMapName="out_2_EN_A">EN</portMap>
                <portMap portMapName="out_2_WEN_A">WE</portMap>
                <portMap portMapName="out_2_Din_A">DIN</portMap>
                <portMap portMapName="out_2_Dout_A">DOUT</portMap>
                <portMap portMapName="out_2_Clk_A">CLK</portMap>
                <portMap portMapName="out_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>out_2_Addr_A</port>
                <port>out_2_Clk_A</port>
                <port>out_2_Din_A</port>
                <port>out_2_Dout_A</port>
                <port>out_2_EN_A</port>
                <port>out_2_Rst_A</port>
                <port>out_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="out_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="out_3_Addr_A">ADDR</portMap>
                <portMap portMapName="out_3_EN_A">EN</portMap>
                <portMap portMapName="out_3_WEN_A">WE</portMap>
                <portMap portMapName="out_3_Din_A">DIN</portMap>
                <portMap portMapName="out_3_Dout_A">DOUT</portMap>
                <portMap portMapName="out_3_Clk_A">CLK</portMap>
                <portMap portMapName="out_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>out_3_Addr_A</port>
                <port>out_3_Clk_A</port>
                <port>out_3_Din_A</port>
                <port>out_3_Dout_A</port>
                <port>out_3_EN_A</port>
                <port>out_3_Rst_A</port>
                <port>out_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="out_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="out_4_Addr_A">ADDR</portMap>
                <portMap portMapName="out_4_EN_A">EN</portMap>
                <portMap portMapName="out_4_WEN_A">WE</portMap>
                <portMap portMapName="out_4_Din_A">DIN</portMap>
                <portMap portMapName="out_4_Dout_A">DOUT</portMap>
                <portMap portMapName="out_4_Clk_A">CLK</portMap>
                <portMap portMapName="out_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>out_4_Addr_A</port>
                <port>out_4_Clk_A</port>
                <port>out_4_Din_A</port>
                <port>out_4_Dout_A</port>
                <port>out_4_EN_A</port>
                <port>out_4_Rst_A</port>
                <port>out_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="out_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="out_5_Addr_A">ADDR</portMap>
                <portMap portMapName="out_5_EN_A">EN</portMap>
                <portMap portMapName="out_5_WEN_A">WE</portMap>
                <portMap portMapName="out_5_Din_A">DIN</portMap>
                <portMap portMapName="out_5_Dout_A">DOUT</portMap>
                <portMap portMapName="out_5_Clk_A">CLK</portMap>
                <portMap portMapName="out_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>out_5_Addr_A</port>
                <port>out_5_Clk_A</port>
                <port>out_5_Din_A</port>
                <port>out_5_Dout_A</port>
                <port>out_5_EN_A</port>
                <port>out_5_Rst_A</port>
                <port>out_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="out_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="out_6_Addr_A">ADDR</portMap>
                <portMap portMapName="out_6_EN_A">EN</portMap>
                <portMap portMapName="out_6_WEN_A">WE</portMap>
                <portMap portMapName="out_6_Din_A">DIN</portMap>
                <portMap portMapName="out_6_Dout_A">DOUT</portMap>
                <portMap portMapName="out_6_Clk_A">CLK</portMap>
                <portMap portMapName="out_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>out_6_Addr_A</port>
                <port>out_6_Clk_A</port>
                <port>out_6_Din_A</port>
                <port>out_6_Dout_A</port>
                <port>out_6_EN_A</port>
                <port>out_6_Rst_A</port>
                <port>out_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="out_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="out_7_Addr_A">ADDR</portMap>
                <portMap portMapName="out_7_EN_A">EN</portMap>
                <portMap portMapName="out_7_WEN_A">WE</portMap>
                <portMap portMapName="out_7_Din_A">DIN</portMap>
                <portMap portMapName="out_7_Dout_A">DOUT</portMap>
                <portMap portMapName="out_7_Clk_A">CLK</portMap>
                <portMap portMapName="out_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>out_7_Addr_A</port>
                <port>out_7_Clk_A</port>
                <port>out_7_Din_A</port>
                <port>out_7_Dout_A</port>
                <port>out_7_EN_A</port>
                <port>out_7_Rst_A</port>
                <port>out_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="out_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="out_8_Addr_A">ADDR</portMap>
                <portMap portMapName="out_8_EN_A">EN</portMap>
                <portMap portMapName="out_8_WEN_A">WE</portMap>
                <portMap portMapName="out_8_Din_A">DIN</portMap>
                <portMap portMapName="out_8_Dout_A">DOUT</portMap>
                <portMap portMapName="out_8_Clk_A">CLK</portMap>
                <portMap portMapName="out_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>out_8_Addr_A</port>
                <port>out_8_Clk_A</port>
                <port>out_8_Din_A</port>
                <port>out_8_Dout_A</port>
                <port>out_8_EN_A</port>
                <port>out_8_Rst_A</port>
                <port>out_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="out_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="out_9_Addr_A">ADDR</portMap>
                <portMap portMapName="out_9_EN_A">EN</portMap>
                <portMap portMapName="out_9_WEN_A">WE</portMap>
                <portMap portMapName="out_9_Din_A">DIN</portMap>
                <portMap portMapName="out_9_Dout_A">DOUT</portMap>
                <portMap portMapName="out_9_Clk_A">CLK</portMap>
                <portMap portMapName="out_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>out_9_Addr_A</port>
                <port>out_9_Clk_A</port>
                <port>out_9_Din_A</port>
                <port>out_9_Dout_A</port>
                <port>out_9_EN_A</port>
                <port>out_9_Rst_A</port>
                <port>out_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE">
                <table isCollapsed="0">
                    <keys size="3">Interface, Data Width, Address Width</keys>
                    <column name="s_axi_control">32, 4</column>
                </table>
            </item>
            <item name="BRAM">
                <table isCollapsed="0">
                    <keys size="3">Interface, Data Width, Address Width</keys>
                    <column name="inA_0_PORTA">32, 32</column>
                    <column name="inA_10_PORTA">32, 32</column>
                    <column name="inA_11_PORTA">32, 32</column>
                    <column name="inA_12_PORTA">32, 32</column>
                    <column name="inA_13_PORTA">32, 32</column>
                    <column name="inA_14_PORTA">32, 32</column>
                    <column name="inA_15_PORTA">32, 32</column>
                    <column name="inA_16_PORTA">32, 32</column>
                    <column name="inA_17_PORTA">32, 32</column>
                    <column name="inA_18_PORTA">32, 32</column>
                    <column name="inA_19_PORTA">32, 32</column>
                    <column name="inA_1_PORTA">32, 32</column>
                    <column name="inA_20_PORTA">32, 32</column>
                    <column name="inA_21_PORTA">32, 32</column>
                    <column name="inA_22_PORTA">32, 32</column>
                    <column name="inA_23_PORTA">32, 32</column>
                    <column name="inA_2_PORTA">32, 32</column>
                    <column name="inA_3_PORTA">32, 32</column>
                    <column name="inA_4_PORTA">32, 32</column>
                    <column name="inA_5_PORTA">32, 32</column>
                    <column name="inA_6_PORTA">32, 32</column>
                    <column name="inA_7_PORTA">32, 32</column>
                    <column name="inA_8_PORTA">32, 32</column>
                    <column name="inA_9_PORTA">32, 32</column>
                    <column name="inB_0_PORTA">32, 32</column>
                    <column name="inB_0_PORTB">32, 32</column>
                    <column name="inB_1_PORTA">32, 32</column>
                    <column name="inB_1_PORTB">32, 32</column>
                    <column name="inB_2_PORTA">32, 32</column>
                    <column name="inB_2_PORTB">32, 32</column>
                    <column name="inB_3_PORTA">32, 32</column>
                    <column name="inB_3_PORTB">32, 32</column>
                    <column name="inB_4_PORTA">32, 32</column>
                    <column name="inB_4_PORTB">32, 32</column>
                    <column name="inB_5_PORTA">32, 32</column>
                    <column name="inB_5_PORTB">32, 32</column>
                    <column name="inB_6_PORTA">32, 32</column>
                    <column name="inB_6_PORTB">32, 32</column>
                    <column name="inB_7_PORTA">32, 32</column>
                    <column name="inB_7_PORTB">32, 32</column>
                    <column name="inB_8_PORTA">32, 32</column>
                    <column name="inB_8_PORTB">32, 32</column>
                    <column name="inB_9_PORTA">32, 32</column>
                    <column name="inB_9_PORTB">32, 32</column>
                    <column name="out_0_PORTA">32, 32</column>
                    <column name="out_1_PORTA">32, 32</column>
                    <column name="out_2_PORTA">32, 32</column>
                    <column name="out_3_PORTA">32, 32</column>
                    <column name="out_4_PORTA">32, 32</column>
                    <column name="out_5_PORTA">32, 32</column>
                    <column name="out_6_PORTA">32, 32</column>
                    <column name="out_7_PORTA">32, 32</column>
                    <column name="out_8_PORTA">32, 32</column>
                    <column name="out_9_PORTA">32, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="inA">in, ap_int&lt;22&gt;*</column>
                    <column name="inB">in, ap_int&lt;22&gt;*</column>
                    <column name="out">out, ap_int&lt;22&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Name, HW Type</keys>
                    <column name="inA">inA_0_PORTA, interface</column>
                    <column name="inA">inA_1_PORTA, interface</column>
                    <column name="inA">inA_2_PORTA, interface</column>
                    <column name="inA">inA_3_PORTA, interface</column>
                    <column name="inA">inA_4_PORTA, interface</column>
                    <column name="inA">inA_5_PORTA, interface</column>
                    <column name="inA">inA_6_PORTA, interface</column>
                    <column name="inA">inA_7_PORTA, interface</column>
                    <column name="inA">inA_8_PORTA, interface</column>
                    <column name="inA">inA_9_PORTA, interface</column>
                    <column name="inA">inA_10_PORTA, interface</column>
                    <column name="inA">inA_11_PORTA, interface</column>
                    <column name="inA">inA_12_PORTA, interface</column>
                    <column name="inA">inA_13_PORTA, interface</column>
                    <column name="inA">inA_14_PORTA, interface</column>
                    <column name="inA">inA_15_PORTA, interface</column>
                    <column name="inA">inA_16_PORTA, interface</column>
                    <column name="inA">inA_17_PORTA, interface</column>
                    <column name="inA">inA_18_PORTA, interface</column>
                    <column name="inA">inA_19_PORTA, interface</column>
                    <column name="inA">inA_20_PORTA, interface</column>
                    <column name="inA">inA_21_PORTA, interface</column>
                    <column name="inA">inA_22_PORTA, interface</column>
                    <column name="inA">inA_23_PORTA, interface</column>
                    <column name="inB">inB_0_PORTA, interface</column>
                    <column name="inB">inB_0_PORTB, interface</column>
                    <column name="inB">inB_1_PORTA, interface</column>
                    <column name="inB">inB_1_PORTB, interface</column>
                    <column name="inB">inB_2_PORTA, interface</column>
                    <column name="inB">inB_2_PORTB, interface</column>
                    <column name="inB">inB_3_PORTA, interface</column>
                    <column name="inB">inB_3_PORTB, interface</column>
                    <column name="inB">inB_4_PORTA, interface</column>
                    <column name="inB">inB_4_PORTB, interface</column>
                    <column name="inB">inB_5_PORTA, interface</column>
                    <column name="inB">inB_5_PORTB, interface</column>
                    <column name="inB">inB_6_PORTA, interface</column>
                    <column name="inB">inB_6_PORTB, interface</column>
                    <column name="inB">inB_7_PORTA, interface</column>
                    <column name="inB">inB_7_PORTB, interface</column>
                    <column name="inB">inB_8_PORTA, interface</column>
                    <column name="inB">inB_8_PORTB, interface</column>
                    <column name="inB">inB_9_PORTA, interface</column>
                    <column name="inB">inB_9_PORTB, interface</column>
                    <column name="out">out_0_PORTA, interface</column>
                    <column name="out">out_1_PORTA, interface</column>
                    <column name="out">out_2_PORTA, interface</column>
                    <column name="out">out_3_PORTA, interface</column>
                    <column name="out">out_4_PORTA, interface</column>
                    <column name="out">out_5_PORTA, interface</column>
                    <column name="out">out_6_PORTA, interface</column>
                    <column name="out">out_7_PORTA, interface</column>
                    <column name="out">out_8_PORTA, interface</column>
                    <column name="out">out_9_PORTA, interface</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0"/>
    </ReportBurst>
</profile>

