{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572969077949 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572969077950 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  5 09:51:17 2019 " "Processing started: Tue Nov  5 09:51:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572969077950 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572969077950 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practica6 -c Practica6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practica6 -c Practica6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572969077950 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572969078079 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572969078079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Practica6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Practica6 " "Found entity 1: Practica6" {  } { { "Practica6.bdf" "" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/Practica6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572969085773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572969085773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-Behavioral " "Found design unit 1: divider-Behavioral" {  } { { "divider.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/divider.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572969086065 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572969086065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572969086065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x4-Behavioral " "Found design unit 1: mux2x4-Behavioral" {  } { { "mux2x4.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/mux2x4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572969086065 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x4 " "Found entity 1: mux2x4" {  } { { "mux2x4.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/mux2x4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572969086065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572969086065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register4-Behavioral " "Found design unit 1: register4-Behavioral" {  } { { "register4.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/register4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572969086065 ""} { "Info" "ISGN_ENTITY_NAME" "1 register4 " "Found entity 1: register4" {  } { { "register4.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/register4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572969086065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572969086065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensa_boton.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensa_boton.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sensa_boton-Behavioral " "Found design unit 1: sensa_boton-Behavioral" {  } { { "sensa_boton.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/sensa_boton.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572969086066 ""} { "Info" "ISGN_ENTITY_NAME" "1 sensa_boton " "Found entity 1: sensa_boton" {  } { { "sensa_boton.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/sensa_boton.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572969086066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572969086066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register1-Behavioral " "Found design unit 1: register1-Behavioral" {  } { { "register1.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/register1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572969086066 ""} { "Info" "ISGN_ENTITY_NAME" "1 register1 " "Found entity 1: register1" {  } { { "register1.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/register1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572969086066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572969086066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "micro68HC11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file micro68HC11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 micro68HC11-Behavioral " "Found design unit 1: micro68HC11-Behavioral" {  } { { "micro68HC11.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/micro68HC11.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572969086067 ""} { "Info" "ISGN_ENTITY_NAME" "1 micro68HC11 " "Found entity 1: micro68HC11" {  } { { "micro68HC11.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/micro68HC11.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572969086067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572969086067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-Behavioral " "Found design unit 1: memoria-Behavioral" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/memoria.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572969086068 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/memoria.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572969086068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572969086068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3x1-Behavioral " "Found design unit 1: mux3x1-Behavioral" {  } { { "mux3x1.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/mux3x1.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572969086069 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3x1 " "Found entity 1: mux3x1" {  } { { "mux3x1.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/mux3x1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572969086069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572969086069 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Practica6 " "Elaborating entity \"Practica6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572969086109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3x1 mux3x1:inst5 " "Elaborating entity \"mux3x1\" for hierarchy \"mux3x1:inst5\"" {  } { { "Practica6.bdf" "inst5" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/Practica6.bdf" { { 432 1328 1560 672 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572969086110 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dir_0010_out mux3x1.vhd(31) " "VHDL Process Statement warning at mux3x1.vhd(31): signal \"Dir_0010_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux3x1.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/mux3x1.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572969086111 "|Practica6|mux3x1:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dir_0011_out mux3x1.vhd(33) " "VHDL Process Statement warning at mux3x1.vhd(33): signal \"Dir_0011_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux3x1.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/mux3x1.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572969086111 "|Practica6|mux3x1:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dir_0012_out mux3x1.vhd(35) " "VHDL Process Statement warning at mux3x1.vhd(35): signal \"Dir_0012_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux3x1.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/mux3x1.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572969086111 "|Practica6|mux3x1:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e_presente_out mux3x1.vhd(37) " "VHDL Process Statement warning at mux3x1.vhd(37): signal \"e_presente_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux3x1.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/mux3x1.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572969086111 "|Practica6|mux3x1:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_Low_out mux3x1.vhd(39) " "VHDL Process Statement warning at mux3x1.vhd(39): signal \"PC_Low_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux3x1.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/mux3x1.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572969086111 "|Practica6|mux3x1:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_Low_out mux3x1.vhd(41) " "VHDL Process Statement warning at mux3x1.vhd(41): signal \"X_Low_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux3x1.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/mux3x1.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572969086111 "|Practica6|mux3x1:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_out mux3x1.vhd(43) " "VHDL Process Statement warning at mux3x1.vhd(43): signal \"A_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux3x1.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/mux3x1.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572969086111 "|Practica6|mux3x1:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_out mux3x1.vhd(45) " "VHDL Process Statement warning at mux3x1.vhd(45): signal \"B_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux3x1.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/mux3x1.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572969086111 "|Practica6|mux3x1:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dir_0010_out mux3x1.vhd(47) " "VHDL Process Statement warning at mux3x1.vhd(47): signal \"Dir_0010_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux3x1.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/mux3x1.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572969086111 "|Practica6|mux3x1:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "micro68HC11 micro68HC11:inst " "Elaborating entity \"micro68HC11\" for hierarchy \"micro68HC11:inst\"" {  } { { "Practica6.bdf" "inst" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/Practica6.bdf" { { 24 648 880 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572969086112 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "microI micro68HC11.vhd(48) " "VHDL Signal Declaration warning at micro68HC11.vhd(48): used explicit default value for signal \"microI\" because signal was never assigned a value" {  } { { "micro68HC11.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/micro68HC11.vhd" 48 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1572969086113 "|Practica6|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "microX micro68HC11.vhd(49) " "VHDL Signal Declaration warning at micro68HC11.vhd(49): used explicit default value for signal \"microX\" because signal was never assigned a value" {  } { { "micro68HC11.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/micro68HC11.vhd" 49 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1572969086113 "|Practica6|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "IntRI micro68HC11.vhd(50) " "VHDL Signal Declaration warning at micro68HC11.vhd(50): used explicit default value for signal \"IntRI\" because signal was never assigned a value" {  } { { "micro68HC11.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/micro68HC11.vhd" 50 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1572969086113 "|Practica6|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "IntRX micro68HC11.vhd(51) " "VHDL Signal Declaration warning at micro68HC11.vhd(51): used explicit default value for signal \"IntRX\" because signal was never assigned a value" {  } { { "micro68HC11.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/micro68HC11.vhd" 51 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1572969086113 "|Practica6|micro68HC11:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "indY micro68HC11.vhd(58) " "Verilog HDL or VHDL warning at micro68HC11.vhd(58): object \"indY\" assigned a value but never read" {  } { { "micro68HC11.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/micro68HC11.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572969086113 "|Practica6|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nIRQ micro68HC11.vhd(786) " "VHDL Process Statement warning at micro68HC11.vhd(786): signal \"nIRQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "micro68HC11.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/micro68HC11.vhd" 786 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572969086140 "|Practica6|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A micro68HC11.vhd(793) " "VHDL Process Statement warning at micro68HC11.vhd(793): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "micro68HC11.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/micro68HC11.vhd" 793 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572969086140 "|Practica6|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B micro68HC11.vhd(794) " "VHDL Process Statement warning at micro68HC11.vhd(794): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "micro68HC11.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/micro68HC11.vhd" 794 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572969086140 "|Practica6|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC micro68HC11.vhd(796) " "VHDL Process Statement warning at micro68HC11.vhd(796): signal \"PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "micro68HC11.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/micro68HC11.vhd" 796 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572969086140 "|Practica6|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "XL micro68HC11.vhd(797) " "VHDL Process Statement warning at micro68HC11.vhd(797): signal \"XL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "micro68HC11.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/micro68HC11.vhd" 797 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572969086140 "|Practica6|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "XH micro68HC11.vhd(798) " "VHDL Process Statement warning at micro68HC11.vhd(798): signal \"XH\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "micro68HC11.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/micro68HC11.vhd" 798 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572969086140 "|Practica6|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AP micro68HC11.vhd(799) " "VHDL Process Statement warning at micro68HC11.vhd(799): signal \"AP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "micro68HC11.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/micro68HC11.vhd" 799 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572969086140 "|Practica6|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estados micro68HC11.vhd(800) " "VHDL Process Statement warning at micro68HC11.vhd(800): signal \"estados\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "micro68HC11.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/micro68HC11.vhd" 800 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572969086140 "|Practica6|micro68HC11:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sensa_boton sensa_boton:inst1 " "Elaborating entity \"sensa_boton\" for hierarchy \"sensa_boton:inst1\"" {  } { { "Practica6.bdf" "inst1" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/Practica6.bdf" { { 96 232 392 176 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572969086177 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk sensa_boton.vhd(18) " "VHDL Process Statement warning at sensa_boton.vhd(18): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensa_boton.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/sensa_boton.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572969086177 "|Practica6|sensa_boton:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:inst2 " "Elaborating entity \"memoria\" for hierarchy \"memoria:inst2\"" {  } { { "Practica6.bdf" "inst2" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/Practica6.bdf" { { 272 1000 1224 416 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572969086177 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_0011 memoria.vhd(22) " "Verilog HDL or VHDL warning at memoria.vhd(22): object \"Dir_0011\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/memoria.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572969086180 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_0012 memoria.vhd(23) " "Verilog HDL or VHDL warning at memoria.vhd(23): object \"Dir_0012\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/memoria.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572969086180 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_0020 memoria.vhd(26) " "Verilog HDL or VHDL warning at memoria.vhd(26): object \"Dir_0020\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/memoria.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572969086180 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_0030 memoria.vhd(27) " "Verilog HDL or VHDL warning at memoria.vhd(27): object \"Dir_0030\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/memoria.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572969086180 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dir_0010 memoria.vhd(654) " "VHDL Process Statement warning at memoria.vhd(654): signal \"Dir_0010\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/memoria.vhd" 654 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572969086180 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dir_FFFE memoria.vhd(657) " "VHDL Process Statement warning at memoria.vhd(657): signal \"Dir_FFFE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/memoria.vhd" 657 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572969086180 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dir_FFFF memoria.vhd(658) " "VHDL Process Statement warning at memoria.vhd(658): signal \"Dir_FFFF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/memoria.vhd" 658 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572969086180 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Dir_005F memoria.vhd(140) " "VHDL Process Statement warning at memoria.vhd(140): inferring latch(es) for signal or variable \"Dir_005F\", which holds its previous value in one or more paths through the process" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/memoria.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572969086180 "|Practica6|memoria:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dir_005F\[0\] memoria.vhd(140) " "Inferred latch for \"Dir_005F\[0\]\" at memoria.vhd(140)" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/memoria.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572969086180 "|Practica6|memoria:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dir_005F\[1\] memoria.vhd(140) " "Inferred latch for \"Dir_005F\[1\]\" at memoria.vhd(140)" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/memoria.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572969086180 "|Practica6|memoria:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dir_005F\[2\] memoria.vhd(140) " "Inferred latch for \"Dir_005F\[2\]\" at memoria.vhd(140)" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/memoria.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572969086180 "|Practica6|memoria:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dir_005F\[3\] memoria.vhd(140) " "Inferred latch for \"Dir_005F\[3\]\" at memoria.vhd(140)" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/memoria.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572969086181 "|Practica6|memoria:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dir_005F\[4\] memoria.vhd(140) " "Inferred latch for \"Dir_005F\[4\]\" at memoria.vhd(140)" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/memoria.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572969086181 "|Practica6|memoria:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dir_005F\[5\] memoria.vhd(140) " "Inferred latch for \"Dir_005F\[5\]\" at memoria.vhd(140)" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/memoria.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572969086181 "|Practica6|memoria:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dir_005F\[6\] memoria.vhd(140) " "Inferred latch for \"Dir_005F\[6\]\" at memoria.vhd(140)" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/memoria.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572969086181 "|Practica6|memoria:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dir_005F\[7\] memoria.vhd(140) " "Inferred latch for \"Dir_005F\[7\]\" at memoria.vhd(140)" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/memoria.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572969086181 "|Practica6|memoria:inst2"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "micro68HC11:inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"micro68HC11:inst\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "/home/sirivasv/intelFPGA_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 658 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1572969087169 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1572969087169 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "micro68HC11:inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"micro68HC11:inst\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/sirivasv/intelFPGA_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 658 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572969087199 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "micro68HC11:inst\|lpm_mult:Mult0 " "Instantiated megafunction \"micro68HC11:inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572969087199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572969087199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572969087199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572969087199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572969087199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572969087199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572969087199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572969087199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572969087199 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/sirivasv/intelFPGA_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 658 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1572969087199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_aat.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_aat.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_aat " "Found entity 1: mult_aat" {  } { { "db/mult_aat.tdf" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/db/mult_aat.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572969087227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572969087227 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "micro68HC11.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/micro68HC11.vhd" 86 -1 0 } } { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/memoria.vhd" 264 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1572969087486 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1572969087486 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "micro68HC11:inst\|IRQ micro68HC11:inst\|IRQ~_emulated micro68HC11:inst\|IRQ~1 " "Register \"micro68HC11:inst\|IRQ\" is converted into an equivalent circuit using register \"micro68HC11:inst\|IRQ~_emulated\" and latch \"micro68HC11:inst\|IRQ~1\"" {  } { { "micro68HC11.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/micro68HC11.vhd" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1572969087487 "|Practica6|micro68HC11:inst|IRQ"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1572969087487 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572969088455 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572969089937 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572969089937 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INT_X " "No output dependent on input pin \"INT_X\"" {  } { { "Practica6.bdf" "" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/Practica6.bdf" { { 312 32 200 328 "INT_X" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572969090044 "|Practica6|INT_X"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1572969090044 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2017 " "Implemented 2017 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572969090044 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572969090044 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2000 " "Implemented 2000 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572969090044 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1572969090044 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572969090044 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1050 " "Peak virtual memory: 1050 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572969090052 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  5 09:51:30 2019 " "Processing ended: Tue Nov  5 09:51:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572969090052 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572969090052 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572969090052 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572969090052 ""}
