<?xml version="1.0" encoding="UTF-8"?>
<project>
  <core name="" type="" target="">
    <kernel name="ctrlloop" language="c" vlnv="UCSD:hlsip:ctrlloop:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false">
      <port name="M_AXI_IOMEM" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x00000000"/>
      <port name="S_AXI_CTRL" mode="slave" range="0x1000" dataWidth="4" portType="addressable" base="0x00000000"/>
      <arg name="regs" addressQualifier="0" id="0" port="S_AXI_CTRL" size="0x4" offset="0x200" hostOffset="0x0" hostSize="0x4" type="[]"/>
      <compileWorkGroupSize x="1" y="1" z="1"/>
    </kernel>
  </core>
</project>
