/*
 *-----------------------------------------------------------------------------
 * Copyright 2018 Broadcom
 *
 * This program is the proprietary software of Broadcom and/or
 * its licensors, and may only be used, duplicated, modified or distributed
 * pursuant to the terms and conditions of a separate, written license
 * agreement executed between you and Broadcom (an "Authorized License").
 * Except as set forth in an Authorized License, Broadcom grants no license
 * (express or implied), right to use, or waiver of any kind with respect to
 * the Software, and Broadcom expressly reserves all rights in and to the
 * Software and all intellectual property rights therein.  IF YOU HAVE NO
 * AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY
 * WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE ALL USE OF
 * THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof, and to
 * use this information only in connection with your use of Broadcom
 * integrated circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED
 * "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR
 * OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL,
 * SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR
 * IN ANY WAY RELATING TO YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN
 * IF BROADCOM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii)
 * ANY AMOUNT IN EXCESS OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF
 * OR U.S. $1, WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY
 * NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 *
 * <<Broadcom-WL-IPTag/Proprietary:>>
 *-----------------------------------------------------------------------------
 *
 * DO NOT EDIT THIS FILE, IT WAS MACHINE GENERATED
 * by sreenu on Fri Feb 20 17:56:30 2015 using:
 *
 *  $ ./merge_regs.py --always-add-macro --max 70 --macro (rev) --compare-template (RADIO20692_MAJORREV(rev) >= ${ver}) --non-register-regex JTAG_ --extended-version-checks RF_20692_REV_ID -o /projects/hnd_phy_mob/sreenu/43430/driver/src/wl/phy/wlc_radioreg_20692.h ./data/radio_regs/20692_majorrev0_registers.h
 *
 * $Id: wlc_radioreg_20692.h 606042 2015-12-14 06:21:23Z $
 */
/* FILE-CSTYLED */

#ifndef WLC_RADIOREG_20692_H_
#define WLC_RADIOREG_20692_H_

#include "wlc_phy_int.h"

/* Constants */
#define JTAG_20692_SHIFT 9
#define JTAG_20692_CR0   (0x0 << JTAG_20692_SHIFT)

/* Register RF_20692_WL_REV_ID */
#define RF0_20692_WL_REV_ID(rev)               (0x0 | JTAG_20692_CR0)
#define RF_20692_WL_REV_ID_wl_revID_SHIFT(rev) 0
#define RF_20692_WL_REV_ID_wl_revID_MASK(rev)  0xff

/* Register RF_20692_WL_DEV_ID */
#define RF0_20692_WL_DEV_ID(rev)               (0x1 | JTAG_20692_CR0)
#define RF_20692_WL_DEV_ID_wl_devID_SHIFT(rev) 0
#define RF_20692_WL_DEV_ID_wl_devID_MASK(rev)  0xffff

/* Register RF_20692_WL_AUXPGA_CFG1 */
#define RF0_20692_WL_AUXPGA_CFG1(rev)                            (0x2 | JTAG_20692_CR0)
#define RF_20692_WL_AUXPGA_CFG1_wl_auxpga_i_pu_SHIFT(rev)        0
#define RF_20692_WL_AUXPGA_CFG1_wl_auxpga_i_pu_MASK(rev)         0x1
#define RF_20692_WL_AUXPGA_CFG1_wl_auxpga_i_sel_input_SHIFT(rev) 1
#define RF_20692_WL_AUXPGA_CFG1_wl_auxpga_i_sel_input_MASK(rev)  0xe
#define RF_20692_WL_AUXPGA_CFG1_wl_auxpga_i_bias_ctrl_SHIFT(rev) 12
#define RF_20692_WL_AUXPGA_CFG1_wl_auxpga_i_bias_ctrl_MASK(rev)  0x3000
#define RF_20692_WL_AUXPGA_CFG1_wl_auxpga_i_sel_gain_SHIFT(rev)  8
#define RF_20692_WL_AUXPGA_CFG1_wl_auxpga_i_sel_gain_MASK(rev)   0x700
#define RF_20692_WL_AUXPGA_CFG1_wl_auxpga_i_vcm_ctrl_SHIFT(rev)  4
#define RF_20692_WL_AUXPGA_CFG1_wl_auxpga_i_vcm_ctrl_MASK(rev)   0x30

/* Register RF_20692_WL_AUXPGA_VMID */
#define RF0_20692_WL_AUXPGA_VMID(rev)                           (0x3 | JTAG_20692_CR0)
#define RF_20692_WL_AUXPGA_VMID_wl_auxpga_i_sel_vmid_SHIFT(rev) 0
#define RF_20692_WL_AUXPGA_VMID_wl_auxpga_i_sel_vmid_MASK(rev)  0x3ff

/* Register RF_20692_WL_BG_CFG1 */
#define RF0_20692_WL_BG_CFG1(rev)                             (0x4 | JTAG_20692_CR0)
#define RF_20692_WL_BG_CFG1_wl_bg_pu_SHIFT(rev)               0
#define RF_20692_WL_BG_CFG1_wl_bg_pu_MASK(rev)                0x1
#define RF_20692_WL_BG_CFG1_wl_bg_rcal_trim_SHIFT(rev)        4
#define RF_20692_WL_BG_CFG1_wl_bg_rcal_trim_MASK(rev)         0xf0
#define RF_20692_WL_BG_CFG1_wl_bg_bias_lpf_r_SHIFT(rev)       8
#define RF_20692_WL_BG_CFG1_wl_bg_bias_lpf_r_MASK(rev)        0xf00
#define RF_20692_WL_BG_CFG1_wl_bg_ate_rcal_trim_en_SHIFT(rev) 2
#define RF_20692_WL_BG_CFG1_wl_bg_ate_rcal_trim_en_MASK(rev)  0x4
#define RF_20692_WL_BG_CFG1_wl_bg_pulse_SHIFT(rev)            1
#define RF_20692_WL_BG_CFG1_wl_bg_pulse_MASK(rev)             0x2
#define RF_20692_WL_BG_CFG1_wl_bg_ate_rcal_trim_SHIFT(rev)    12
#define RF_20692_WL_BG_CFG1_wl_bg_ate_rcal_trim_MASK(rev)     0xf000

/* Register RF_20692_WL_BG_CFG2 */
#define RF0_20692_WL_BG_CFG2(rev)                         (0x5 | JTAG_20692_CR0)
#define RF_20692_WL_BG_CFG2_wl_bg_m_count_trim_SHIFT(rev) 0
#define RF_20692_WL_BG_CFG2_wl_bg_m_count_trim_MASK(rev)  0x3f
#define RF_20692_WL_BG_CFG2_wl_bg_n_count_trim_SHIFT(rev) 8
#define RF_20692_WL_BG_CFG2_wl_bg_n_count_trim_MASK(rev)  0x3f00

/* Register RF_20692_WL_BG_TRIM1 */
#define RF0_20692_WL_BG_TRIM1(rev)                         (0x6 | JTAG_20692_CR0)
#define RF_20692_WL_BG_TRIM1_wl_bg_wlan_vptrim_SHIFT(rev)  0
#define RF_20692_WL_BG_TRIM1_wl_bg_wlan_vptrim_MASK(rev)   0x3f
#define RF_20692_WL_BG_TRIM1_wl_bg_wlan_vbgtrim_SHIFT(rev) 8
#define RF_20692_WL_BG_TRIM1_wl_bg_wlan_vbgtrim_MASK(rev)  0x3f00

/* Register RF_20692_WL_BG_TRIM2 */
#define RF0_20692_WL_BG_TRIM2(rev)                        (0x7 | JTAG_20692_CR0)
#define RF_20692_WL_BG_TRIM2_wl_bg_afe_vbgtrim_SHIFT(rev) 0
#define RF_20692_WL_BG_TRIM2_wl_bg_afe_vbgtrim_MASK(rev)  0x3f
#define RF_20692_WL_BG_TRIM2_wl_bg_pmu_vbgtrim_SHIFT(rev) 8
#define RF_20692_WL_BG_TRIM2_wl_bg_pmu_vbgtrim_MASK(rev)  0x3f00

/* Register RF_20692_WL_CLK_DIV_CFG1 */
#define RF0_20692_WL_CLK_DIV_CFG1(rev)                                   (0x8 | JTAG_20692_CR0)
#define RF_20692_WL_CLK_DIV_CFG1_wl_afeclkdiv_dac_clk_pu_SHIFT(rev)      0
#define RF_20692_WL_CLK_DIV_CFG1_wl_afeclkdiv_dac_clk_pu_MASK(rev)       0x1
#define RF_20692_WL_CLK_DIV_CFG1_wl_afeclkdiv_dac_driver_size_SHIFT(rev) 4
#define RF_20692_WL_CLK_DIV_CFG1_wl_afeclkdiv_dac_driver_size_MASK(rev)  0xf0
#define RF_20692_WL_CLK_DIV_CFG1_wl_afeclkdiv_sel_dac_div_SHIFT(rev)     1
#define RF_20692_WL_CLK_DIV_CFG1_wl_afeclkdiv_sel_dac_div_MASK(rev)      0xe

/* Register RF_20692_WL_TESTBUF_CFG1 */
#define RF0_20692_WL_TESTBUF_CFG1(rev)                               (0x9 | JTAG_20692_CR0)
#define RF_20692_WL_TESTBUF_CFG1_wl_testbuf_sel_test_port_SHIFT(rev) 4
#define RF_20692_WL_TESTBUF_CFG1_wl_testbuf_sel_test_port_MASK(rev)  0x70
#define RF_20692_WL_TESTBUF_CFG1_wl_testbuf_GPIO_EN_SHIFT(rev)       1
#define RF_20692_WL_TESTBUF_CFG1_wl_testbuf_GPIO_EN_MASK(rev)        0x2
#define RF_20692_WL_TESTBUF_CFG1_wl_testbuf_PU_SHIFT(rev)            0
#define RF_20692_WL_TESTBUF_CFG1_wl_testbuf_PU_MASK(rev)             0x1

/* Register RF_20692_WL_GPAIO_SEL0 */
#define RF0_20692_WL_GPAIO_SEL0(rev)                               (0xa | JTAG_20692_CR0)
#define RF_20692_WL_GPAIO_SEL0_wl_cgpaio_sel_0to15_port_SHIFT(rev) 0
#define RF_20692_WL_GPAIO_SEL0_wl_cgpaio_sel_0to15_port_MASK(rev)  0xffff

/* Register RF_20692_WL_GPAIO_SEL1 */
#define RF0_20692_WL_GPAIO_SEL1(rev)                                (0xb | JTAG_20692_CR0)
#define RF_20692_WL_GPAIO_SEL1_wl_cgpaio_sel_16to31_port_SHIFT(rev) 0
#define RF_20692_WL_GPAIO_SEL1_wl_cgpaio_sel_16to31_port_MASK(rev)  0xffff

/* Register RF_20692_WL_GPAIO_SEL2 */
#define RF0_20692_WL_GPAIO_SEL2(rev)                   (0xc | JTAG_20692_CR0)
#define RF_20692_WL_GPAIO_SEL2_wl_cgpaio_pu_SHIFT(rev) 0
#define RF_20692_WL_GPAIO_SEL2_wl_cgpaio_pu_MASK(rev)  0x1

/* Register RF_20692_WL_BASECORE */
#define RF0_20692_WL_BASECORE(rev)                  (0xd | JTAG_20692_CR0)
#define RF_20692_WL_BASECORE_wl_basecore_SHIFT(rev) 0
#define RF_20692_WL_BASECORE_wl_basecore_MASK(rev)  0xffff

/* Register RF_20692_WL_INFO_CORE_01 */
#define RF0_20692_WL_INFO_CORE_01(rev)                    (0xe | JTAG_20692_CR0)
#define RF_20692_WL_INFO_CORE_01_wl_info_core0_SHIFT(rev) 8
#define RF_20692_WL_INFO_CORE_01_wl_info_core0_MASK(rev)  0xff00
#define RF_20692_WL_INFO_CORE_01_wl_info_core1_SHIFT(rev) 0
#define RF_20692_WL_INFO_CORE_01_wl_info_core1_MASK(rev)  0xff

/* Register RF_20692_WL_INFO_CORE_23 */
#define RF0_20692_WL_INFO_CORE_23(rev)                    (0xf | JTAG_20692_CR0)
#define RF_20692_WL_INFO_CORE_23_wl_info_core2_SHIFT(rev) 8
#define RF_20692_WL_INFO_CORE_23_wl_info_core2_MASK(rev)  0xff00
#define RF_20692_WL_INFO_CORE_23_wl_info_core3_SHIFT(rev) 0
#define RF_20692_WL_INFO_CORE_23_wl_info_core3_MASK(rev)  0xff

/* Register RF_20692_WL_INFO_CORE_45 */
#define RF0_20692_WL_INFO_CORE_45(rev)                    (0x10 | JTAG_20692_CR0)
#define RF_20692_WL_INFO_CORE_45_wl_info_core4_SHIFT(rev) 8
#define RF_20692_WL_INFO_CORE_45_wl_info_core4_MASK(rev)  0xff00
#define RF_20692_WL_INFO_CORE_45_wl_info_core5_SHIFT(rev) 0
#define RF_20692_WL_INFO_CORE_45_wl_info_core5_MASK(rev)  0xff

/* Register RF_20692_WL_INFO_CORE_67 */
#define RF0_20692_WL_INFO_CORE_67(rev)                    (0x11 | JTAG_20692_CR0)
#define RF_20692_WL_INFO_CORE_67_wl_info_core6_SHIFT(rev) 8
#define RF_20692_WL_INFO_CORE_67_wl_info_core6_MASK(rev)  0xff00
#define RF_20692_WL_INFO_CORE_67_wl_info_core7_SHIFT(rev) 0
#define RF_20692_WL_INFO_CORE_67_wl_info_core7_MASK(rev)  0xff

/* Register RF_20692_WL_INFO_LOW_POWER_PLL */
#define RF0_20692_WL_INFO_LOW_POWER_PLL(rev)                        (0x12 | JTAG_20692_CR0)
#define RF_20692_WL_INFO_LOW_POWER_PLL_wl_info_pll_SHIFT(rev)       0
#define RF_20692_WL_INFO_LOW_POWER_PLL_wl_info_pll_MASK(rev)        0xff
#define RF_20692_WL_INFO_LOW_POWER_PLL_wl_info_low_power_SHIFT(rev) 8
#define RF_20692_WL_INFO_LOW_POWER_PLL_wl_info_low_power_MASK(rev)  0xff00

/* Register RF_20692_WL_INFO_RXDIV_01 */
#define RF0_20692_WL_INFO_RXDIV_01(rev)                      (0x13 | JTAG_20692_CR0)
#define RF_20692_WL_INFO_RXDIV_01_wl_info_rxdiv00_SHIFT(rev) 8
#define RF_20692_WL_INFO_RXDIV_01_wl_info_rxdiv00_MASK(rev)  0xff00
#define RF_20692_WL_INFO_RXDIV_01_wl_info_rxdiv01_SHIFT(rev) 0
#define RF_20692_WL_INFO_RXDIV_01_wl_info_rxdiv01_MASK(rev)  0xff

/* Register RF_20692_WL_INFO_RXDIV_23 */
#define RF0_20692_WL_INFO_RXDIV_23(rev)                      (0x14 | JTAG_20692_CR0)
#define RF_20692_WL_INFO_RXDIV_23_wl_info_rxdiv02_SHIFT(rev) 8
#define RF_20692_WL_INFO_RXDIV_23_wl_info_rxdiv02_MASK(rev)  0xff00
#define RF_20692_WL_INFO_RXDIV_23_wl_info_rxdiv03_SHIFT(rev) 0
#define RF_20692_WL_INFO_RXDIV_23_wl_info_rxdiv03_MASK(rev)  0xff

/* Register RF_20692_WL_INFO_RXDIV_45 */
#define RF0_20692_WL_INFO_RXDIV_45(rev)                      (0x15 | JTAG_20692_CR0)
#define RF_20692_WL_INFO_RXDIV_45_wl_info_rxdiv04_SHIFT(rev) 8
#define RF_20692_WL_INFO_RXDIV_45_wl_info_rxdiv04_MASK(rev)  0xff00
#define RF_20692_WL_INFO_RXDIV_45_wl_info_rxdiv05_SHIFT(rev) 0
#define RF_20692_WL_INFO_RXDIV_45_wl_info_rxdiv05_MASK(rev)  0xff

/* Register RF_20692_WL_INFO_RXDIV_67 */
#define RF0_20692_WL_INFO_RXDIV_67(rev)                      (0x16 | JTAG_20692_CR0)
#define RF_20692_WL_INFO_RXDIV_67_wl_info_rxdiv06_SHIFT(rev) 8
#define RF_20692_WL_INFO_RXDIV_67_wl_info_rxdiv06_MASK(rev)  0xff00
#define RF_20692_WL_INFO_RXDIV_67_wl_info_rxdiv07_SHIFT(rev) 0
#define RF_20692_WL_INFO_RXDIV_67_wl_info_rxdiv07_MASK(rev)  0xff

/* Register RF_20692_WL_LOGEN_CFG1 */
#define RF0_20692_WL_LOGEN_CFG1(rev)                                (0x17 | JTAG_20692_CR0)
#define RF_20692_WL_LOGEN_CFG1_wl_logencore_en_nap_SHIFT(rev)       11
#define RF_20692_WL_LOGEN_CFG1_wl_logencore_en_nap_MASK(rev)        0x800
#define RF_20692_WL_LOGEN_CFG1_wl_logencore_reset_SHIFT(rev)        15
#define RF_20692_WL_LOGEN_CFG1_wl_logencore_reset_MASK(rev)         0x8000
#define RF_20692_WL_LOGEN_CFG1_wl_logencore_en_2g_SHIFT(rev)        14
#define RF_20692_WL_LOGEN_CFG1_wl_logencore_en_2g_MASK(rev)         0x4000
#define RF_20692_WL_LOGEN_CFG1_wl_logencore_bias_x2_SHIFT(rev)      5
#define RF_20692_WL_LOGEN_CFG1_wl_logencore_bias_x2_MASK(rev)       0xe0
#define RF_20692_WL_LOGEN_CFG1_wl_logencore_bias_lobuf2g_SHIFT(rev) 8
#define RF_20692_WL_LOGEN_CFG1_wl_logencore_bias_lobuf2g_MASK(rev)  0x700
#define RF_20692_WL_LOGEN_CFG1_wl_logencore_en_det_x2_SHIFT(rev)    12
#define RF_20692_WL_LOGEN_CFG1_wl_logencore_en_det_x2_MASK(rev)     0x1000
#define RF_20692_WL_LOGEN_CFG1_wl_logencore_en_det_buf2g_SHIFT(rev) 13
#define RF_20692_WL_LOGEN_CFG1_wl_logencore_en_det_buf2g_MASK(rev)  0x2000

/* Register RF_20692_WL_LOGEN_CFG2 */
#define RF0_20692_WL_LOGEN_CFG2(rev)                                 (0x18 | JTAG_20692_CR0)
#define RF_20692_WL_LOGEN_CFG2_wl_logencore_x2_ctune_SHIFT(rev)      0
#define RF_20692_WL_LOGEN_CFG2_wl_logencore_x2_ctune_MASK(rev)       0x7
#define RF_20692_WL_LOGEN_CFG2_wl_logencore_lobuf2g_ctune_SHIFT(rev) 4
#define RF_20692_WL_LOGEN_CFG2_wl_logencore_lobuf2g_ctune_MASK(rev)  0x70

/* Register RF_20692_WL_PMU_OP */
#define RF0_20692_WL_PMU_OP(rev)                       (0x19 | JTAG_20692_CR0)
#define RF_20692_WL_PMU_OP_wl_VCOldo_bypass_SHIFT(rev) 10
#define RF_20692_WL_PMU_OP_wl_VCOldo_bypass_MASK(rev)  0x400
#define RF_20692_WL_PMU_OP_wl_AFEldo_pu_SHIFT(rev)     2
#define RF_20692_WL_PMU_OP_wl_AFEldo_pu_MASK(rev)      0x4
#define RF_20692_WL_PMU_OP_wl_ADCldo_pu_SHIFT(rev)     0
#define RF_20692_WL_PMU_OP_wl_ADCldo_pu_MASK(rev)      0x1
#define RF_20692_WL_PMU_OP_wl_RXldo_bypass_SHIFT(rev)  11
#define RF_20692_WL_PMU_OP_wl_RXldo_bypass_MASK(rev)   0x800
#define RF_20692_WL_PMU_OP_wl_VCOldo_pu_SHIFT(rev)     4
#define RF_20692_WL_PMU_OP_wl_VCOldo_pu_MASK(rev)      0x10
#define RF_20692_WL_PMU_OP_wl_TXldo_pu_SHIFT(rev)      3
#define RF_20692_WL_PMU_OP_wl_TXldo_pu_MASK(rev)       0x8
#define RF_20692_WL_PMU_OP_wl_TXldo_bypass_SHIFT(rev)  9
#define RF_20692_WL_PMU_OP_wl_TXldo_bypass_MASK(rev)   0x200
#define RF_20692_WL_PMU_OP_wl_vref_select_SHIFT(rev)   15
#define RF_20692_WL_PMU_OP_wl_vref_select_MASK(rev)    0x8000
#define RF_20692_WL_PMU_OP_wl_AFEldo_bypass_SHIFT(rev) 8
#define RF_20692_WL_PMU_OP_wl_AFEldo_bypass_MASK(rev)  0x100
#define RF_20692_WL_PMU_OP_wl_RXldo_pu_SHIFT(rev)      1
#define RF_20692_WL_PMU_OP_wl_RXldo_pu_MASK(rev)       0x2
#define RF_20692_WL_PMU_OP_wl_ADCldo_bypass_SHIFT(rev) 12
#define RF_20692_WL_PMU_OP_wl_ADCldo_bypass_MASK(rev)  0x1000
#define RF_20692_WL_PMU_OP_wl_wlpmu_en_SHIFT(rev)      7
#define RF_20692_WL_PMU_OP_wl_wlpmu_en_MASK(rev)       0x80

/* Register RF_20692_WL_PMU_CFG1 */
#define RF0_20692_WL_PMU_CFG1(rev)                       (0x1a | JTAG_20692_CR0)
#define RF_20692_WL_PMU_CFG1_wl_ana_mux_SHIFT(rev)       0
#define RF_20692_WL_PMU_CFG1_wl_ana_mux_MASK(rev)        0x7
#define RF_20692_WL_PMU_CFG1_wl_rbg_adj_SHIFT(rev)       12
#define RF_20692_WL_PMU_CFG1_wl_rbg_adj_MASK(rev)        0xf000
#define RF_20692_WL_PMU_CFG1_wl_VCOldo_load_SHIFT(rev)   3
#define RF_20692_WL_PMU_CFG1_wl_VCOldo_load_MASK(rev)    0x8
#define RF_20692_WL_PMU_CFG1_wl_ADCldo_adj_SHIFT(rev)    4
#define RF_20692_WL_PMU_CFG1_wl_ADCldo_adj_MASK(rev)     0x70
#define RF_20692_WL_PMU_CFG1_wl_vrefadj_cbuck_SHIFT(rev) 8
#define RF_20692_WL_PMU_CFG1_wl_vrefadj_cbuck_MASK(rev)  0xf00

/* Register RF_20692_WL_PMU_CFG2 */
#define RF0_20692_WL_PMU_CFG2(rev)                    (0x1b | JTAG_20692_CR0)
#define RF_20692_WL_PMU_CFG2_wl_VCOldo_adj_SHIFT(rev) 8
#define RF_20692_WL_PMU_CFG2_wl_VCOldo_adj_MASK(rev)  0x700
#define RF_20692_WL_PMU_CFG2_wl_AFEldo_adj_SHIFT(rev) 0
#define RF_20692_WL_PMU_CFG2_wl_AFEldo_adj_MASK(rev)  0x7
#define RF_20692_WL_PMU_CFG2_wl_TXldo_adj_SHIFT(rev)  4
#define RF_20692_WL_PMU_CFG2_wl_TXldo_adj_MASK(rev)   0x70
#define RF_20692_WL_PMU_CFG2_wl_RXldo_adj_SHIFT(rev)  12
#define RF_20692_WL_PMU_CFG2_wl_RXldo_adj_MASK(rev)   0x7000

/* Register RF_20692_WL_PMU_CFG3 */
#define RF0_20692_WL_PMU_CFG3(rev)                    (0x1c | JTAG_20692_CR0)
#define RF_20692_WL_PMU_CFG3_wl_tsten_SHIFT(rev)      8
#define RF_20692_WL_PMU_CFG3_wl_tsten_MASK(rev)       0x100
#define RF_20692_WL_PMU_CFG3_wl_Byp_en_SHIFT(rev)     4
#define RF_20692_WL_PMU_CFG3_wl_Byp_en_MASK(rev)      0x10
#define RF_20692_WL_PMU_CFG3_wl_VCOldo_hpm_SHIFT(rev) 0
#define RF_20692_WL_PMU_CFG3_wl_VCOldo_hpm_MASK(rev)  0x1
#define RF_20692_WL_PMU_CFG3_wl_pmu_spare_SHIFT(rev)  12
#define RF_20692_WL_PMU_CFG3_wl_pmu_spare_MASK(rev)   0xf000

/* Register RF_20692_WL_RCAL_CFG1 */
#define RF0_20692_WL_RCAL_CFG1(rev)                        (0x1d | JTAG_20692_CR0)
#define RF_20692_WL_RCAL_CFG1_wl_rcal_value_SHIFT(rev)     8
#define RF_20692_WL_RCAL_CFG1_wl_rcal_value_MASK(rev)      0x1f00
#define RF_20692_WL_RCAL_CFG1_wl_rcal_div_cntrl_SHIFT(rev) 13
#define RF_20692_WL_RCAL_CFG1_wl_rcal_div_cntrl_MASK(rev)  0x6000
#define RF_20692_WL_RCAL_CFG1_wl_rcal_pu_SHIFT(rev)        5
#define RF_20692_WL_RCAL_CFG1_wl_rcal_pu_MASK(rev)         0x20
#define RF_20692_WL_RCAL_CFG1_wl_rcal_valid_SHIFT(rev)     6
#define RF_20692_WL_RCAL_CFG1_wl_rcal_valid_MASK(rev)      0x40

/* Register RF_20692_WL_RCCAL_LPO_CFG1 */
#define RF0_20692_WL_RCCAL_LPO_CFG1(rev)                       (0x1e | JTAG_20692_CR0)
#define RF_20692_WL_RCCAL_LPO_CFG1_wl_rccal_gpio_en_SHIFT(rev) 2
#define RF_20692_WL_RCCAL_LPO_CFG1_wl_rccal_gpio_en_MASK(rev)  0x4
#define RF_20692_WL_RCCAL_LPO_CFG1_wl_rccal_pu_SHIFT(rev)      0
#define RF_20692_WL_RCCAL_LPO_CFG1_wl_rccal_pu_MASK(rev)       0x1
#define RF_20692_WL_RCCAL_LPO_CFG1_wl_rccal_sc_SHIFT(rev)      4
#define RF_20692_WL_RCCAL_LPO_CFG1_wl_rccal_sc_MASK(rev)       0x30
#define RF_20692_WL_RCCAL_LPO_CFG1_wl_rccal_sr_SHIFT(rev)      6
#define RF_20692_WL_RCCAL_LPO_CFG1_wl_rccal_sr_MASK(rev)       0x40
#define RF_20692_WL_RCCAL_LPO_CFG1_wl_rccal_mode_SHIFT(rev)    1
#define RF_20692_WL_RCCAL_LPO_CFG1_wl_rccal_mode_MASK(rev)     0x2
#define RF_20692_WL_RCCAL_LPO_CFG1_wl_lpo_pu_SHIFT(rev)        7
#define RF_20692_WL_RCCAL_LPO_CFG1_wl_lpo_pu_MASK(rev)         0x80

/* Register RF_20692_WL_ADC_CFG1 */
#define RF0_20692_WL_ADC_CFG1(rev)                                 (0x1f | JTAG_20692_CR0)
#define RF_20692_WL_ADC_CFG1_wl_adc_sipo_drive_strength_SHIFT(rev) 5
#define RF_20692_WL_ADC_CFG1_wl_adc_sipo_drive_strength_MASK(rev)  0xe0
#define RF_20692_WL_ADC_CFG1_wl_adc_slow_pu_SHIFT(rev)             0
#define RF_20692_WL_ADC_CFG1_wl_adc_slow_pu_MASK(rev)              0x1
#define RF_20692_WL_ADC_CFG1_wl_adc_adcs_reset_SHIFT(rev)          2
#define RF_20692_WL_ADC_CFG1_wl_adc_adcs_reset_MASK(rev)           0x4
#define RF_20692_WL_ADC_CFG1_wl_adc_sipo_reset_SHIFT(rev)          4
#define RF_20692_WL_ADC_CFG1_wl_adc_sipo_reset_MASK(rev)           0x10
#define RF_20692_WL_ADC_CFG1_wl_adc_sipo_pu_SHIFT(rev)             3
#define RF_20692_WL_ADC_CFG1_wl_adc_sipo_pu_MASK(rev)              0x8

/* Register RF_20692_WL_ADC_CFG2 */
#define RF0_20692_WL_ADC_CFG2(rev)                (0x20 | JTAG_20692_CR0)
#define RF_20692_WL_ADC_CFG2_wl_adc_gi_SHIFT(rev) 0
#define RF_20692_WL_ADC_CFG2_wl_adc_gi_MASK(rev)  0x7f

/* Register RF_20692_WL_ADC_CFG3 */
#define RF0_20692_WL_ADC_CFG3(rev)                 (0x21 | JTAG_20692_CR0)
#define RF_20692_WL_ADC_CFG3_wl_adc_g21_SHIFT(rev) 0
#define RF_20692_WL_ADC_CFG3_wl_adc_g21_MASK(rev)  0x7f
#define RF_20692_WL_ADC_CFG3_wl_adc_g32_SHIFT(rev) 8
#define RF_20692_WL_ADC_CFG3_wl_adc_g32_MASK(rev)  0x7f00

/* Register RF_20692_WL_ADC_CFG4 */
#define RF0_20692_WL_ADC_CFG4(rev)                 (0x22 | JTAG_20692_CR0)
#define RF_20692_WL_ADC_CFG4_wl_adc_g43_SHIFT(rev) 0
#define RF_20692_WL_ADC_CFG4_wl_adc_g43_MASK(rev)  0x7f
#define RF_20692_WL_ADC_CFG4_wl_adc_g54_SHIFT(rev) 8
#define RF_20692_WL_ADC_CFG4_wl_adc_g54_MASK(rev)  0x7f00

/* Register RF_20692_WL_ADC_CFG5 */
#define RF0_20692_WL_ADC_CFG5(rev)                 (0x23 | JTAG_20692_CR0)
#define RF_20692_WL_ADC_CFG5_wl_adc_r12_SHIFT(rev) 8
#define RF_20692_WL_ADC_CFG5_wl_adc_r12_MASK(rev)  0x7f00
#define RF_20692_WL_ADC_CFG5_wl_adc_r34_SHIFT(rev) 0
#define RF_20692_WL_ADC_CFG5_wl_adc_r34_MASK(rev)  0x7f

/* Register RF_20692_WL_ADC_CFG6 */
#define RF0_20692_WL_ADC_CFG6(rev)                            (0x24 | JTAG_20692_CR0)
#define RF_20692_WL_ADC_CFG6_wl_adc_biasadj_opamp1_SHIFT(rev) 0
#define RF_20692_WL_ADC_CFG6_wl_adc_biasadj_opamp1_MASK(rev)  0xff
#define RF_20692_WL_ADC_CFG6_wl_adc_biasadj_opamp2_SHIFT(rev) 8
#define RF_20692_WL_ADC_CFG6_wl_adc_biasadj_opamp2_MASK(rev)  0xff00

/* Register RF_20692_WL_ADC_CFG7 */
#define RF0_20692_WL_ADC_CFG7(rev)                            (0x25 | JTAG_20692_CR0)
#define RF_20692_WL_ADC_CFG7_wl_adc_biasadj_opamp3_SHIFT(rev) 0
#define RF_20692_WL_ADC_CFG7_wl_adc_biasadj_opamp3_MASK(rev)  0xff
#define RF_20692_WL_ADC_CFG7_wl_adc_biasadj_opamp4_SHIFT(rev) 8
#define RF_20692_WL_ADC_CFG7_wl_adc_biasadj_opamp4_MASK(rev)  0xff00

/* Register RF_20692_WL_ADC_CFG8 */
#define RF0_20692_WL_ADC_CFG8(rev)                           (0x26 | JTAG_20692_CR0)
#define RF_20692_WL_ADC_CFG8_wl_adc_clk_slow_diff_SHIFT(rev) 10
#define RF_20692_WL_ADC_CFG8_wl_adc_clk_slow_diff_MASK(rev)  0x400
#define RF_20692_WL_ADC_CFG8_wl_adc_clk_slow_div3_SHIFT(rev) 11
#define RF_20692_WL_ADC_CFG8_wl_adc_clk_slow_div3_MASK(rev)  0x800
#define RF_20692_WL_ADC_CFG8_wl_adc_ff_mult_opamp_SHIFT(rev) 8
#define RF_20692_WL_ADC_CFG8_wl_adc_ff_mult_opamp_MASK(rev)  0x300
#define RF_20692_WL_ADC_CFG8_wl_adc_clk_slow_pu_SHIFT(rev)   12
#define RF_20692_WL_ADC_CFG8_wl_adc_clk_slow_pu_MASK(rev)    0x1000
#define RF_20692_WL_ADC_CFG8_wl_adc_cmref_control_SHIFT(rev) 0
#define RF_20692_WL_ADC_CFG8_wl_adc_cmref_control_MASK(rev)  0xff

/* Register RF_20692_WL_ADC_CFG10 */
#define RF0_20692_WL_ADC_CFG10(rev)                        (0x27 | JTAG_20692_CR0)
#define RF_20692_WL_ADC_CFG10_wl_adc_gpaio_ctrl_SHIFT(rev) 0
#define RF_20692_WL_ADC_CFG10_wl_adc_gpaio_ctrl_MASK(rev)  0x1f
#define RF_20692_WL_ADC_CFG10_wl_adc_in_test_SHIFT(rev)    8
#define RF_20692_WL_ADC_CFG10_wl_adc_in_test_MASK(rev)     0xf00

/* Register RF_20692_WL_ADC_CFG11 */
#define RF0_20692_WL_ADC_CFG11(rev)                  (0x28 | JTAG_20692_CR0)
#define RF_20692_WL_ADC_CFG11_wl_adc_gff1_SHIFT(rev) 0
#define RF_20692_WL_ADC_CFG11_wl_adc_gff1_MASK(rev)  0x7f
#define RF_20692_WL_ADC_CFG11_wl_adc_gff2_SHIFT(rev) 8
#define RF_20692_WL_ADC_CFG11_wl_adc_gff2_MASK(rev)  0x7f00

/* Register RF_20692_WL_ADC_CFG12 */
#define RF0_20692_WL_ADC_CFG12(rev)                  (0x29 | JTAG_20692_CR0)
#define RF_20692_WL_ADC_CFG12_wl_adc_gff3_SHIFT(rev) 0
#define RF_20692_WL_ADC_CFG12_wl_adc_gff3_MASK(rev)  0x7f
#define RF_20692_WL_ADC_CFG12_wl_adc_gff4_SHIFT(rev) 8
#define RF_20692_WL_ADC_CFG12_wl_adc_gff4_MASK(rev)  0xff00

/* Register RF_20692_WL_ADC_CFG13 */
#define RF0_20692_WL_ADC_CFG13(rev)                           (0x2a | JTAG_20692_CR0)
#define RF_20692_WL_ADC_CFG13_wl_adc_rt_SHIFT(rev)            8
#define RF_20692_WL_ADC_CFG13_wl_adc_rt_MASK(rev)             0x1f00
#define RF_20692_WL_ADC_CFG13_wl_adc_clk_strength_SHIFT(rev)  4
#define RF_20692_WL_ADC_CFG13_wl_adc_clk_strength_MASK(rev)   0x70
#define RF_20692_WL_ADC_CFG13_wl_adc_data_strength_SHIFT(rev) 0
#define RF_20692_WL_ADC_CFG13_wl_adc_data_strength_MASK(rev)  0x7
#define RF_20692_WL_ADC_CFG13_wl_adc_slow_dacs_SHIFT(rev)     13
#define RF_20692_WL_ADC_CFG13_wl_adc_slow_dacs_MASK(rev)      0x6000

/* Register RF_20692_WL_TIA_CFG1 */
#define RF0_20692_WL_TIA_CFG1(rev)                         (0x2b | JTAG_20692_CR0)
#define RF_20692_WL_TIA_CFG1_wl_tia_C1_SHIFT(rev)          4
#define RF_20692_WL_TIA_CFG1_wl_tia_C1_MASK(rev)           0xff0
#define RF_20692_WL_TIA_CFG1_wl_tia_amp2_bypass_SHIFT(rev) 0
#define RF_20692_WL_TIA_CFG1_wl_tia_amp2_bypass_MASK(rev)  0x1
#define RF_20692_WL_TIA_CFG1_wl_tia_enable_st1_SHIFT(rev)  1
#define RF_20692_WL_TIA_CFG1_wl_tia_enable_st1_MASK(rev)   0x6

/* Register RF_20692_WL_TIA_CFG2 */
#define RF0_20692_WL_TIA_CFG2(rev)                (0x2c | JTAG_20692_CR0)
#define RF_20692_WL_TIA_CFG2_wl_tia_C2_SHIFT(rev) 0
#define RF_20692_WL_TIA_CFG2_wl_tia_C2_MASK(rev)  0x3f
#define RF_20692_WL_TIA_CFG2_wl_tia_R1_SHIFT(rev) 8
#define RF_20692_WL_TIA_CFG2_wl_tia_R1_MASK(rev)  0x7f00

/* Register RF_20692_WL_TIA_CFG3 */
#define RF0_20692_WL_TIA_CFG3(rev)                              (0x2d | JTAG_20692_CR0)
#define RF_20692_WL_TIA_CFG3_wl_tia_R2_SHIFT(rev)               0
#define RF_20692_WL_TIA_CFG3_wl_tia_R2_MASK(rev)                0xff
#define RF_20692_WL_TIA_CFG3_wl_tia_pu_pulse_SHIFT(rev)         8
#define RF_20692_WL_TIA_CFG3_wl_tia_pu_pulse_MASK(rev)          0x100
#define RF_20692_WL_TIA_CFG3_wl_tia_pwrup_amp2_SHIFT(rev)       10
#define RF_20692_WL_TIA_CFG3_wl_tia_pwrup_amp2_MASK(rev)        0x400
#define RF_20692_WL_TIA_CFG3_wl_tia_amp1_pwrup_SHIFT(rev)       9
#define RF_20692_WL_TIA_CFG3_wl_tia_amp1_pwrup_MASK(rev)        0x200
#define RF_20692_WL_TIA_CFG3_wl_tia_pwrup_resstring_SHIFT(rev)  11
#define RF_20692_WL_TIA_CFG3_wl_tia_pwrup_resstring_MASK(rev)   0x800
#define RF_20692_WL_TIA_CFG3_wl_tia_offset_dac_pwrup_SHIFT(rev) 12
#define RF_20692_WL_TIA_CFG3_wl_tia_offset_dac_pwrup_MASK(rev)  0x1000

/* Register RF_20692_WL_TIA_CFG4 */
#define RF0_20692_WL_TIA_CFG4(rev)                (0x2e | JTAG_20692_CR0)
#define RF_20692_WL_TIA_CFG4_wl_tia_R3_SHIFT(rev) 0
#define RF_20692_WL_TIA_CFG4_wl_tia_R3_MASK(rev)  0x1ff

/* Register RF_20692_WL_TIA_CFG5 */
#define RF0_20692_WL_TIA_CFG5(rev)                      (0x2f | JTAG_20692_CR0)
#define RF_20692_WL_TIA_CFG5_wl_tia_out_test_SHIFT(rev) 10
#define RF_20692_WL_TIA_CFG5_wl_tia_out_test_MASK(rev)  0x3c00
#define RF_20692_WL_TIA_CFG5_wl_tia_R4_SHIFT(rev)       0
#define RF_20692_WL_TIA_CFG5_wl_tia_R4_MASK(rev)        0x1ff

/* Register RF_20692_WL_TIA_CFG6 */
#define RF0_20692_WL_TIA_CFG6(rev)                               (0x30 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_CFG6_wl_tia_opamp1_biasadj_SHIFT(rev)    0
#define RF_20692_WL_TIA_CFG6_wl_tia_opamp1_biasadj_MASK(rev)     0x3f
#define RF_20692_WL_TIA_CFG6_wl_tia_opamp1_ff_biasadj_SHIFT(rev) 6
#define RF_20692_WL_TIA_CFG6_wl_tia_opamp1_ff_biasadj_MASK(rev)  0xc0

/* Register RF_20692_WL_TIA_CFG7 */
#define RF0_20692_WL_TIA_CFG7(rev)                            (0x31 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_CFG7_wl_tia_opamp2_biasadj_SHIFT(rev) 1
#define RF_20692_WL_TIA_CFG7_wl_tia_opamp2_biasadj_MASK(rev)  0x7e

/* Register RF_20692_WL_TIA_CFG8 */
#define RF0_20692_WL_TIA_CFG8(rev)                                (0x32 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_CFG8_wl_tia_tx_lpbck_i_SHIFT(rev)         11
#define RF_20692_WL_TIA_CFG8_wl_tia_tx_lpbck_i_MASK(rev)          0x800
#define RF_20692_WL_TIA_CFG8_wl_tia_tx_lpbck_q_SHIFT(rev)         10
#define RF_20692_WL_TIA_CFG8_wl_tia_tx_lpbck_q_MASK(rev)          0x400
#define RF_20692_WL_TIA_CFG8_wl_tia_offset_dac_sign_i_SHIFT(rev)  8
#define RF_20692_WL_TIA_CFG8_wl_tia_offset_dac_sign_i_MASK(rev)   0x100
#define RF_20692_WL_TIA_CFG8_wl_tia_offset_dac_sign_q_SHIFT(rev)  9
#define RF_20692_WL_TIA_CFG8_wl_tia_offset_dac_sign_q_MASK(rev)   0x200
#define RF_20692_WL_TIA_CFG8_wl_tia_offset_dac_biasadj_SHIFT(rev) 1
#define RF_20692_WL_TIA_CFG8_wl_tia_offset_dac_biasadj_MASK(rev)  0x7e

/* Register RF_20692_WL_TIA_CFG9 */
#define RF0_20692_WL_TIA_CFG9(rev)                (0x33 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_CFG9_wl_tia_R5_SHIFT(rev) 8
#define RF_20692_WL_TIA_CFG9_wl_tia_R5_MASK(rev)  0x7f00
#define RF_20692_WL_TIA_CFG9_wl_tia_R6_SHIFT(rev) 0
#define RF_20692_WL_TIA_CFG9_wl_tia_R6_MASK(rev)  0x7f

/* Register RF_20692_WL_TIA_CFG10 */
#define RF0_20692_WL_TIA_CFG10(rev)                            (0x34 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_CFG10_wl_tia_offset_dac_d_i_SHIFT(rev) 0
#define RF_20692_WL_TIA_CFG10_wl_tia_offset_dac_d_i_MASK(rev)  0xff
#define RF_20692_WL_TIA_CFG10_wl_tia_offset_dac_d_q_SHIFT(rev) 8
#define RF_20692_WL_TIA_CFG10_wl_tia_offset_dac_d_q_MASK(rev)  0xff00

/* Register RF_20692_WL_TIA_CFG11 */
#define RF0_20692_WL_TIA_CFG11(rev)                                 (0x35 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_CFG11_wl_tia_wrssi3_ref_mid_sel_SHIFT(rev)  12
#define RF_20692_WL_TIA_CFG11_wl_tia_wrssi3_ref_mid_sel_MASK(rev)   0x7000
#define RF_20692_WL_TIA_CFG11_wl_tia_rssi_pwrup_SHIFT(rev)          0
#define RF_20692_WL_TIA_CFG11_wl_tia_rssi_pwrup_MASK(rev)           0x1
#define RF_20692_WL_TIA_CFG11_wl_tia_rssi_drive_strength_SHIFT(rev) 15
#define RF_20692_WL_TIA_CFG11_wl_tia_rssi_drive_strength_MASK(rev)  0x8000
#define RF_20692_WL_TIA_CFG11_wl_tia_rssi_biasadj_SHIFT(rev)        1
#define RF_20692_WL_TIA_CFG11_wl_tia_rssi_biasadj_MASK(rev)         0x7e
#define RF_20692_WL_TIA_CFG11_wl_tia_wrssi3_ref_high_sel_SHIFT(rev) 8
#define RF_20692_WL_TIA_CFG11_wl_tia_wrssi3_ref_high_sel_MASK(rev)  0x700

/* Register RF_20692_WL_TIA_CFG12 */
#define RF0_20692_WL_TIA_CFG12(rev)                                 (0x36 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_CFG12_wl_tia_nbrssi_ref_low_sel_SHIFT(rev)  12
#define RF_20692_WL_TIA_CFG12_wl_tia_nbrssi_ref_low_sel_MASK(rev)   0x7000
#define RF_20692_WL_TIA_CFG12_wl_tia_nbrssi_ref_high_sel_SHIFT(rev) 4
#define RF_20692_WL_TIA_CFG12_wl_tia_nbrssi_ref_high_sel_MASK(rev)  0x70
#define RF_20692_WL_TIA_CFG12_wl_tia_nbrssi_ref_mid_sel_SHIFT(rev)  8
#define RF_20692_WL_TIA_CFG12_wl_tia_nbrssi_ref_mid_sel_MASK(rev)   0x700
#define RF_20692_WL_TIA_CFG12_wl_tia_wrssi3_ref_low_sel_SHIFT(rev)  0
#define RF_20692_WL_TIA_CFG12_wl_tia_wrssi3_ref_low_sel_MASK(rev)   0x7

/* Register RF_20692_WL_TIA_CFG13 */
#define RF0_20692_WL_TIA_CFG13(rev)                      (0x37 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_CFG13_nbrssi_Qch_low_SHIFT(rev)  11
#define RF_20692_WL_TIA_CFG13_nbrssi_Qch_low_MASK(rev)   0x800
#define RF_20692_WL_TIA_CFG13_nbrssi_Qch_mid_SHIFT(rev)  10
#define RF_20692_WL_TIA_CFG13_nbrssi_Qch_mid_MASK(rev)   0x400
#define RF_20692_WL_TIA_CFG13_nbrssi_Ich_low_SHIFT(rev)  8
#define RF_20692_WL_TIA_CFG13_nbrssi_Ich_low_MASK(rev)   0x100
#define RF_20692_WL_TIA_CFG13_nbrssi_Ich_mid_SHIFT(rev)  7
#define RF_20692_WL_TIA_CFG13_nbrssi_Ich_mid_MASK(rev)   0x80
#define RF_20692_WL_TIA_CFG13_wrssi3_Qch_low_SHIFT(rev)  5
#define RF_20692_WL_TIA_CFG13_wrssi3_Qch_low_MASK(rev)   0x20
#define RF_20692_WL_TIA_CFG13_wrssi3_Qch_mid_SHIFT(rev)  4
#define RF_20692_WL_TIA_CFG13_wrssi3_Qch_mid_MASK(rev)   0x10
#define RF_20692_WL_TIA_CFG13_wrssi3_Qch_high_SHIFT(rev) 3
#define RF_20692_WL_TIA_CFG13_wrssi3_Qch_high_MASK(rev)  0x8
#define RF_20692_WL_TIA_CFG13_wrssi3_Ich_high_SHIFT(rev) 0
#define RF_20692_WL_TIA_CFG13_wrssi3_Ich_high_MASK(rev)  0x1
#define RF_20692_WL_TIA_CFG13_wrssi3_Ich_low_SHIFT(rev)  2
#define RF_20692_WL_TIA_CFG13_wrssi3_Ich_low_MASK(rev)   0x4
#define RF_20692_WL_TIA_CFG13_wrssi3_Ich_mid_SHIFT(rev)  1
#define RF_20692_WL_TIA_CFG13_wrssi3_Ich_mid_MASK(rev)   0x2
#define RF_20692_WL_TIA_CFG13_nbrssi_Qch_high_SHIFT(rev) 9
#define RF_20692_WL_TIA_CFG13_nbrssi_Qch_high_MASK(rev)  0x200
#define RF_20692_WL_TIA_CFG13_nbrssi_Ich_high_SHIFT(rev) 6
#define RF_20692_WL_TIA_CFG13_nbrssi_Ich_high_MASK(rev)  0x40

/* Register RF_20692_WL_LNA2G_CFG1 */
#define RF0_20692_WL_LNA2G_CFG1(rev)                                 (0x38 | JTAG_20692_CR0)
#define RF_20692_WL_LNA2G_CFG1_wl_lna2g_bias_reset_SHIFT(rev)        3
#define RF_20692_WL_LNA2G_CFG1_wl_lna2g_bias_reset_MASK(rev)         0x8
#define RF_20692_WL_LNA2G_CFG1_wl_lna2g_nap_SHIFT(rev)               12
#define RF_20692_WL_LNA2G_CFG1_wl_lna2g_nap_MASK(rev)                0x1000
#define RF_20692_WL_LNA2G_CFG1_wl_lna2g_lna1_gain_SHIFT(rev)         5
#define RF_20692_WL_LNA2G_CFG1_wl_lna2g_lna1_gain_MASK(rev)          0xe0
#define RF_20692_WL_LNA2G_CFG1_wl_lna2g_lna_low_ct_SHIFT(rev)        4
#define RF_20692_WL_LNA2G_CFG1_wl_lna2g_lna_low_ct_MASK(rev)         0x10
#define RF_20692_WL_LNA2G_CFG1_wl_lna2g_lna1_bypass_hiip3_SHIFT(rev) 13
#define RF_20692_WL_LNA2G_CFG1_wl_lna2g_lna1_bypass_hiip3_MASK(rev)  0x2000
#define RF_20692_WL_LNA2G_CFG1_wl_lna2g_lna1_pu_SHIFT(rev)           0
#define RF_20692_WL_LNA2G_CFG1_wl_lna2g_lna1_pu_MASK(rev)            0x1
#define RF_20692_WL_LNA2G_CFG1_wl_lna2g_lna1_Rout_SHIFT(rev)         8
#define RF_20692_WL_LNA2G_CFG1_wl_lna2g_lna1_Rout_MASK(rev)          0xf00
#define RF_20692_WL_LNA2G_CFG1_wl_lna2g_lna1_out_short_pu_SHIFT(rev) 1
#define RF_20692_WL_LNA2G_CFG1_wl_lna2g_lna1_out_short_pu_MASK(rev)  0x2
#define RF_20692_WL_LNA2G_CFG1_wl_lna2g_lna1_bypass_SHIFT(rev)       14
#define RF_20692_WL_LNA2G_CFG1_wl_lna2g_lna1_bypass_MASK(rev)        0x4000
#define RF_20692_WL_LNA2G_CFG1_wl_lna2g_tr_rx_en_SHIFT(rev)          2
#define RF_20692_WL_LNA2G_CFG1_wl_lna2g_tr_rx_en_MASK(rev)           0x4

/* Register RF_20692_WL_LNA2G_IDAC1 */
#define RF0_20692_WL_LNA2G_IDAC1(rev)                              (0x39 | JTAG_20692_CR0)
#define RF_20692_WL_LNA2G_IDAC1_wl_lna2g_lna1_bias_ptat_SHIFT(rev) 4
#define RF_20692_WL_LNA2G_IDAC1_wl_lna2g_lna1_bias_ptat_MASK(rev)  0x70
#define RF_20692_WL_LNA2G_IDAC1_wl_lna2g_lna1_bias_idac_SHIFT(rev) 0
#define RF_20692_WL_LNA2G_IDAC1_wl_lna2g_lna1_bias_idac_MASK(rev)  0xf

/* Register RF_20692_WL_LNA2G_RSSI1 */
#define RF0_20692_WL_LNA2G_RSSI1(rev)                                         (0x3a | JTAG_20692_CR0)
#define RF_20692_WL_LNA2G_RSSI1_wl_lna2g_dig_wrssi1_pu_SHIFT(rev)             5
#define RF_20692_WL_LNA2G_RSSI1_wl_lna2g_dig_wrssi1_pu_MASK(rev)              0x20
#define RF_20692_WL_LNA2G_RSSI1_wl_lna2g_dig_wrssi1_threshold_SHIFT(rev)      1
#define RF_20692_WL_LNA2G_RSSI1_wl_lna2g_dig_wrssi1_threshold_MASK(rev)       0x1e
#define RF_20692_WL_LNA2G_RSSI1_wl_lna2g_dig_wrssi1_drive_strength_SHIFT(rev) 0
#define RF_20692_WL_LNA2G_RSSI1_wl_lna2g_dig_wrssi1_drive_strength_MASK(rev)  0x1

/* Register RF_20692_WL_LNA2G_RSSI2 */
#define RF0_20692_WL_LNA2G_RSSI2(rev)                                (0x3b | JTAG_20692_CR0)
#define RF_20692_WL_LNA2G_RSSI2_lna2g_dig_wrssi1_out_low_SHIFT(rev)  0
#define RF_20692_WL_LNA2G_RSSI2_lna2g_dig_wrssi1_out_low_MASK(rev)   0x1
#define RF_20692_WL_LNA2G_RSSI2_lna2g_dig_wrssi1_out_mid_SHIFT(rev)  1
#define RF_20692_WL_LNA2G_RSSI2_lna2g_dig_wrssi1_out_mid_MASK(rev)   0x2
#define RF_20692_WL_LNA2G_RSSI2_lna2g_dig_wrssi1_out_high_SHIFT(rev) 2
#define RF_20692_WL_LNA2G_RSSI2_lna2g_dig_wrssi1_out_high_MASK(rev)  0x4

/* Register RF_20692_WL_LNA2G_TUNE */
#define RF0_20692_WL_LNA2G_TUNE(rev)                              (0x3c | JTAG_20692_CR0)
#define RF_20692_WL_LNA2G_TUNE_wl_lna2g_lna1_avdd_cap_SHIFT(rev)  14
#define RF_20692_WL_LNA2G_TUNE_wl_lna2g_lna1_avdd_cap_MASK(rev)   0xc000
#define RF_20692_WL_LNA2G_TUNE_wl_lna2g_lna1_Cgs_size_SHIFT(rev)  12
#define RF_20692_WL_LNA2G_TUNE_wl_lna2g_lna1_Cgs_size_MASK(rev)   0x3000
#define RF_20692_WL_LNA2G_TUNE_wl_lna2g_lna1_freq_tune_SHIFT(rev) 0
#define RF_20692_WL_LNA2G_TUNE_wl_lna2g_lna1_freq_tune_MASK(rev)  0xf

/* Register RF_20692_WL_RXMIX2G_CFG1 */
#define RF0_20692_WL_RXMIX2G_CFG1(rev)                            (0x3d | JTAG_20692_CR0)
#define RF_20692_WL_RXMIX2G_CFG1_wl_lna2g_rxgm_gain_SHIFT(rev)    8
#define RF_20692_WL_RXMIX2G_CFG1_wl_lna2g_rxgm_gain_MASK(rev)     0xf00
#define RF_20692_WL_RXMIX2G_CFG1_wl_rxgm2g_auxgm_pwrup_SHIFT(rev) 12
#define RF_20692_WL_RXMIX2G_CFG1_wl_rxgm2g_auxgm_pwrup_MASK(rev)  0x1000
#define RF_20692_WL_RXMIX2G_CFG1_wl_rxmix2g_pu_SHIFT(rev)         14
#define RF_20692_WL_RXMIX2G_CFG1_wl_rxmix2g_pu_MASK(rev)          0x4000
#define RF_20692_WL_RXMIX2G_CFG1_wl_rxgm2g_pwrup_SHIFT(rev)       13
#define RF_20692_WL_RXMIX2G_CFG1_wl_rxgm2g_pwrup_MASK(rev)        0x2000
#define RF_20692_WL_RXMIX2G_CFG1_wl_rxgm2g_biasadj_SHIFT(rev)     4
#define RF_20692_WL_RXMIX2G_CFG1_wl_rxgm2g_biasadj_MASK(rev)      0xf0
#define RF_20692_WL_RXMIX2G_CFG1_wl_rxmix2g_vcm_lo_SHIFT(rev)     0
#define RF_20692_WL_RXMIX2G_CFG1_wl_rxmix2g_vcm_lo_MASK(rev)      0x3

/* Register RF_20692_WL_RXRF2G_CFG1 */
#define RF0_20692_WL_RXRF2G_CFG1(rev)                               (0x3e | JTAG_20692_CR0)
#define RF_20692_WL_RXRF2G_CFG1_wl_rf2g_papdcal_rx_attn_SHIFT(rev)  0
#define RF_20692_WL_RXRF2G_CFG1_wl_rf2g_papdcal_rx_attn_MASK(rev)   0x3
#define RF_20692_WL_RXRF2G_CFG1_wl_rx_iq_swap_SHIFT(rev)            3
#define RF_20692_WL_RXRF2G_CFG1_wl_rx_iq_swap_MASK(rev)             0x8
#define RF_20692_WL_RXRF2G_CFG1_wl_loopback2g_papdcal_pu_SHIFT(rev) 2
#define RF_20692_WL_RXRF2G_CFG1_wl_loopback2g_papdcal_pu_MASK(rev)  0x4
#define RF_20692_WL_RXRF2G_CFG1_wl_rxdiv2g_rs_SHIFT(rev)            4
#define RF_20692_WL_RXRF2G_CFG1_wl_rxdiv2g_rs_MASK(rev)             0x10
#define RF_20692_WL_RXRF2G_CFG1_wl_rxdiv2g_bias_sel_SHIFT(rev)      8
#define RF_20692_WL_RXRF2G_CFG1_wl_rxdiv2g_bias_sel_MASK(rev)       0x700
#define RF_20692_WL_RXRF2G_CFG1_wl_rxdiv2g_pu_bias_SHIFT(rev)       5
#define RF_20692_WL_RXRF2G_CFG1_wl_rxdiv2g_pu_bias_MASK(rev)        0x20

/* Register RF_20692_WL_SPARE_OUTPUT */
#define RF0_20692_WL_SPARE_OUTPUT(rev)            (0x3f | JTAG_20692_CR0)
#define RF_20692_WL_SPARE_OUTPUT_spare_SHIFT(rev) 0
#define RF_20692_WL_SPARE_OUTPUT_spare_MASK(rev)  0xff

/* Register RF_20692_WL_SPARE_INPUT1 */
#define RF0_20692_WL_SPARE_INPUT1(rev)                      (0x40 | JTAG_20692_CR0)
#define RF_20692_WL_SPARE_INPUT1_wl_spare_input1_SHIFT(rev) 0
#define RF_20692_WL_SPARE_INPUT1_wl_spare_input1_MASK(rev)  0xffff

/* Register RF_20692_WL_SPARE_INPUT2 */
#define RF0_20692_WL_SPARE_INPUT2(rev)                      (0x41 | JTAG_20692_CR0)
#define RF_20692_WL_SPARE_INPUT2_wl_spare_input2_SHIFT(rev) 0
#define RF_20692_WL_SPARE_INPUT2_wl_spare_input2_MASK(rev)  0xffff

/* Register RF_20692_WL_PLL_CFG1 */
#define RF0_20692_WL_PLL_CFG1(rev)                                (0x42 | JTAG_20692_CR0)
#define RF_20692_WL_PLL_CFG1_wl_rfpll_rst_n_SHIFT(rev)            4
#define RF_20692_WL_PLL_CFG1_wl_rfpll_rst_n_MASK(rev)             0x10
#define RF_20692_WL_PLL_CFG1_wl_rfpll_monitor_vth_low_SHIFT(rev)  8
#define RF_20692_WL_PLL_CFG1_wl_rfpll_monitor_vth_low_MASK(rev)   0xf00
#define RF_20692_WL_PLL_CFG1_wl_rfpll_vco_pu_SHIFT(rev)           1
#define RF_20692_WL_PLL_CFG1_wl_rfpll_vco_pu_MASK(rev)            0x2
#define RF_20692_WL_PLL_CFG1_wl_rfpll_vcocal_rst_n_SHIFT(rev)     5
#define RF_20692_WL_PLL_CFG1_wl_rfpll_vcocal_rst_n_MASK(rev)      0x20
#define RF_20692_WL_PLL_CFG1_wl_rfpll_monitor_vth_high_SHIFT(rev) 12
#define RF_20692_WL_PLL_CFG1_wl_rfpll_monitor_vth_high_MASK(rev)  0xf000
#define RF_20692_WL_PLL_CFG1_wl_rfpll_synth_pu_SHIFT(rev)         0
#define RF_20692_WL_PLL_CFG1_wl_rfpll_synth_pu_MASK(rev)          0x1
#define RF_20692_WL_PLL_CFG1_wl_rfpll_vco_bias_reset_SHIFT(rev)   6
#define RF_20692_WL_PLL_CFG1_wl_rfpll_vco_bias_reset_MASK(rev)    0x40
#define RF_20692_WL_PLL_CFG1_wl_rfpll_cp_bias_reset_SHIFT(rev)    7
#define RF_20692_WL_PLL_CFG1_wl_rfpll_cp_bias_reset_MASK(rev)     0x80
#define RF_20692_WL_PLL_CFG1_wl_rfpll_monitor_pu_SHIFT(rev)       3
#define RF_20692_WL_PLL_CFG1_wl_rfpll_monitor_pu_MASK(rev)        0x8
#define RF_20692_WL_PLL_CFG1_wl_rfpll_vco_buf_pu_SHIFT(rev)       2
#define RF_20692_WL_PLL_CFG1_wl_rfpll_vco_buf_pu_MASK(rev)        0x4

/* Register RF_20692_WL_PLL_CFG2 */
#define RF0_20692_WL_PLL_CFG2(rev)                              (0x43 | JTAG_20692_CR0)
#define RF_20692_WL_PLL_CFG2_wl_rfpll_cp_Rb_SHIFT(rev)          4
#define RF_20692_WL_PLL_CFG2_wl_rfpll_cp_Rb_MASK(rev)           0x70
#define RF_20692_WL_PLL_CFG2_wl_synth_pwrsw_en_SHIFT(rev)       0
#define RF_20692_WL_PLL_CFG2_wl_synth_pwrsw_en_MASK(rev)        0x1
#define RF_20692_WL_PLL_CFG2_wl_rfpll_pfd_cal_rstb_SHIFT(rev)   3
#define RF_20692_WL_PLL_CFG2_wl_rfpll_pfd_cal_rstb_MASK(rev)    0x8
#define RF_20692_WL_PLL_CFG2_wl_rfpll_pfd_en_cp_down_SHIFT(rev) 1
#define RF_20692_WL_PLL_CFG2_wl_rfpll_pfd_en_cp_down_MASK(rev)  0x2
#define RF_20692_WL_PLL_CFG2_wl_rfpll_pfd_open_SHIFT(rev)       2
#define RF_20692_WL_PLL_CFG2_wl_rfpll_pfd_open_MASK(rev)        0x4
#define RF_20692_WL_PLL_CFG2_wl_rfpll_pfd_delay_SHIFT(rev)      8
#define RF_20692_WL_PLL_CFG2_wl_rfpll_pfd_delay_MASK(rev)       0x700

/* Register RF_20692_WL_PLL_CFG3 */
#define RF0_20692_WL_PLL_CFG3(rev)                                    (0x44 | JTAG_20692_CR0)
#define RF_20692_WL_PLL_CFG3_wl_rfpll_frct_lsb_sel_SHIFT(rev)         2
#define RF_20692_WL_PLL_CFG3_wl_rfpll_frct_lsb_sel_MASK(rev)          0x4
#define RF_20692_WL_PLL_CFG3_wl_rfpll_mmd_sel_sglead_SHIFT(rev)       4
#define RF_20692_WL_PLL_CFG3_wl_rfpll_mmd_sel_sglead_MASK(rev)        0x10
#define RF_20692_WL_PLL_CFG3_wl_rfpll_frct_mash_sel_SHIFT(rev)        1
#define RF_20692_WL_PLL_CFG3_wl_rfpll_frct_mash_sel_MASK(rev)         0x2
#define RF_20692_WL_PLL_CFG3_wl_rfpll_mmd_sel_sglag_SHIFT(rev)        5
#define RF_20692_WL_PLL_CFG3_wl_rfpll_mmd_sel_sglag_MASK(rev)         0x20
#define RF_20692_WL_PLL_CFG3_wl_rfpll_mmd_en_phasealign_SHIFT(rev)    6
#define RF_20692_WL_PLL_CFG3_wl_rfpll_mmd_en_phasealign_MASK(rev)     0x40
#define RF_20692_WL_PLL_CFG3_wl_rfpll_frct_stop_mod_SHIFT(rev)        0
#define RF_20692_WL_PLL_CFG3_wl_rfpll_frct_stop_mod_MASK(rev)         0x1
#define RF_20692_WL_PLL_CFG3_wl_rfpll_mmd_phasealign_delay_SHIFT(rev) 8
#define RF_20692_WL_PLL_CFG3_wl_rfpll_mmd_phasealign_delay_MASK(rev)  0x300
#define RF_20692_WL_PLL_CFG3_wl_rfpll_frct_dith_sel_SHIFT(rev)        3
#define RF_20692_WL_PLL_CFG3_wl_rfpll_frct_dith_sel_MASK(rev)         0x8

/* Register RF_20692_WL_PLL_CP1 */
#define RF0_20692_WL_PLL_CP1(rev)                               (0x45 | JTAG_20692_CR0)
#define RF_20692_WL_PLL_CP1_wl_rfpll_cp_idac_monitor_SHIFT(rev) 12
#define RF_20692_WL_PLL_CP1_wl_rfpll_cp_idac_monitor_MASK(rev)  0xf000
#define RF_20692_WL_PLL_CP1_wl_rfpll_cp_kpd_upscale_SHIFT(rev)  8
#define RF_20692_WL_PLL_CP1_wl_rfpll_cp_kpd_upscale_MASK(rev)   0x300
#define RF_20692_WL_PLL_CP1_wl_rfpll_cp_kpd_scale_SHIFT(rev)    0
#define RF_20692_WL_PLL_CP1_wl_rfpll_cp_kpd_scale_MASK(rev)     0x7f

/* Register RF_20692_WL_PLL_CP2 */
#define RF0_20692_WL_PLL_CP2(rev)                               (0x46 | JTAG_20692_CR0)
#define RF_20692_WL_PLL_CP2_wl_rfpll_cp_idac_op_SHIFT(rev)      12
#define RF_20692_WL_PLL_CP2_wl_rfpll_cp_idac_op_MASK(rev)       0xf000
#define RF_20692_WL_PLL_CP2_wl_rfpll_cp_ioff_SHIFT(rev)         0
#define RF_20692_WL_PLL_CP2_wl_rfpll_cp_ioff_MASK(rev)          0xff
#define RF_20692_WL_PLL_CP2_wl_rfpll_cp_ioff_upscale_SHIFT(rev) 8
#define RF_20692_WL_PLL_CP2_wl_rfpll_cp_ioff_upscale_MASK(rev)  0x300

/* Register RF_20692_WL_PLL_LF1 */
#define RF0_20692_WL_PLL_LF1(rev)                                 (0x47 | JTAG_20692_CR0)
#define RF_20692_WL_PLL_LF1_wl_rfpll_lf_extvcbin_SHIFT(rev)       0
#define RF_20692_WL_PLL_LF1_wl_rfpll_lf_extvcbin_MASK(rev)        0xf
#define RF_20692_WL_PLL_LF1_wl_rfpll_lf_bias_cm_SHIFT(rev)        6
#define RF_20692_WL_PLL_LF1_wl_rfpll_lf_bias_cm_MASK(rev)         0xc0
#define RF_20692_WL_PLL_LF1_wl_rfpll_lf_en_vctrl_tp_SHIFT(rev)    4
#define RF_20692_WL_PLL_LF1_wl_rfpll_lf_en_vctrl_tp_MASK(rev)     0x10
#define RF_20692_WL_PLL_LF1_wl_rfpll_lf_en_cm_bgfilter_SHIFT(rev) 5
#define RF_20692_WL_PLL_LF1_wl_rfpll_lf_en_cm_bgfilter_MASK(rev)  0x20

/* Register RF_20692_WL_PLL_LF2 */
#define RF0_20692_WL_PLL_LF2(rev)                        (0x48 | JTAG_20692_CR0)
#define RF_20692_WL_PLL_LF2_wl_rfpll_lf_lf_c1_SHIFT(rev) 8
#define RF_20692_WL_PLL_LF2_wl_rfpll_lf_lf_c1_MASK(rev)  0xff00
#define RF_20692_WL_PLL_LF2_wl_rfpll_lf_lf_c2_SHIFT(rev) 0
#define RF_20692_WL_PLL_LF2_wl_rfpll_lf_lf_c2_MASK(rev)  0xff

/* Register RF_20692_WL_PLL_LF3 */
#define RF0_20692_WL_PLL_LF3(rev)                        (0x49 | JTAG_20692_CR0)
#define RF_20692_WL_PLL_LF3_wl_rfpll_lf_lf_c3_SHIFT(rev) 8
#define RF_20692_WL_PLL_LF3_wl_rfpll_lf_lf_c3_MASK(rev)  0xff00
#define RF_20692_WL_PLL_LF3_wl_rfpll_lf_lf_c4_SHIFT(rev) 0
#define RF_20692_WL_PLL_LF3_wl_rfpll_lf_lf_c4_MASK(rev)  0xff

/* Register RF_20692_WL_PLL_LF4 */
#define RF0_20692_WL_PLL_LF4(rev)                        (0x4a | JTAG_20692_CR0)
#define RF_20692_WL_PLL_LF4_wl_rfpll_lf_lf_r2_SHIFT(rev) 8
#define RF_20692_WL_PLL_LF4_wl_rfpll_lf_lf_r2_MASK(rev)  0xff00
#define RF_20692_WL_PLL_LF4_wl_rfpll_lf_lf_r3_SHIFT(rev) 0
#define RF_20692_WL_PLL_LF4_wl_rfpll_lf_lf_r3_MASK(rev)  0xff

/* Register RF_20692_WL_PLL_LF5 */
#define RF0_20692_WL_PLL_LF5(rev)                           (0x4b | JTAG_20692_CR0)
#define RF_20692_WL_PLL_LF5_wl_rfpll_lf_lf_rs_cm_SHIFT(rev) 0
#define RF_20692_WL_PLL_LF5_wl_rfpll_lf_lf_rs_cm_MASK(rev)  0xff
#define RF_20692_WL_PLL_LF5_wl_rfpll_lf_lf_rf_cm_SHIFT(rev) 8
#define RF_20692_WL_PLL_LF5_wl_rfpll_lf_lf_rf_cm_MASK(rev)  0xff00

/* Register RF_20692_WL_PLL_VCO1 */
#define RF0_20692_WL_PLL_VCO1(rev)                                 (0x4c | JTAG_20692_CR0)
#define RF_20692_WL_PLL_VCO1_wl_rfpll_vco_ib_ctrl_SHIFT(rev)       8
#define RF_20692_WL_PLL_VCO1_wl_rfpll_vco_ib_ctrl_MASK(rev)        0xf00
#define RF_20692_WL_PLL_VCO1_wl_rfpll_vco_tempco_SHIFT(rev)        12
#define RF_20692_WL_PLL_VCO1_wl_rfpll_vco_tempco_MASK(rev)         0xf000
#define RF_20692_WL_PLL_VCO1_wl_rfpll_vco_cal_en_SHIFT(rev)        2
#define RF_20692_WL_PLL_VCO1_wl_rfpll_vco_cal_en_MASK(rev)         0x4
#define RF_20692_WL_PLL_VCO1_wl_rfpll_vco_ALC_ref_ctrl_SHIFT(rev)  4
#define RF_20692_WL_PLL_VCO1_wl_rfpll_vco_ALC_ref_ctrl_MASK(rev)   0x30
#define RF_20692_WL_PLL_VCO1_wl_rfpll_vco_tempco_en_SHIFT(rev)     1
#define RF_20692_WL_PLL_VCO1_wl_rfpll_vco_tempco_en_MASK(rev)      0x2
#define RF_20692_WL_PLL_VCO1_wl_rfpll_vco_en_alc_SHIFT(rev)        0
#define RF_20692_WL_PLL_VCO1_wl_rfpll_vco_en_alc_MASK(rev)         0x1
#define RF_20692_WL_PLL_VCO1_wl_rfpll_vco_cal_en_tempco_SHIFT(rev) 3
#define RF_20692_WL_PLL_VCO1_wl_rfpll_vco_cal_en_tempco_MASK(rev)  0x8

/* Register RF_20692_WL_PLL_VCO2 */
#define RF0_20692_WL_PLL_VCO2(rev)                              (0x4d | JTAG_20692_CR0)
#define RF_20692_WL_PLL_VCO2_wl_rfpll_vco_cvar_SHIFT(rev)       0
#define RF_20692_WL_PLL_VCO2_wl_rfpll_vco_cvar_MASK(rev)        0xf
#define RF_20692_WL_PLL_VCO2_wl_rfpll_vco_cvar_extra_SHIFT(rev) 4
#define RF_20692_WL_PLL_VCO2_wl_rfpll_vco_cvar_extra_MASK(rev)  0xf0

/* Register RF_20692_WL_PLL_MMD1 */
#define RF0_20692_WL_PLL_MMD1(rev)                                   (0x4e | JTAG_20692_CR0)
#define RF_20692_WL_PLL_MMD1_wl_rfpll_frct_wild_base_high_SHIFT(rev) 0
#define RF_20692_WL_PLL_MMD1_wl_rfpll_frct_wild_base_high_MASK(rev)  0xffff

/* Register RF_20692_WL_PLL_MMD2 */
#define RF0_20692_WL_PLL_MMD2(rev)                                  (0x4f | JTAG_20692_CR0)
#define RF_20692_WL_PLL_MMD2_wl_rfpll_frct_wild_base_low_SHIFT(rev) 0
#define RF_20692_WL_PLL_MMD2_wl_rfpll_frct_wild_base_low_MASK(rev)  0xffff

/* Register RF_20692_WL_PLL_SPARE */
#define RF0_20692_WL_PLL_SPARE(rev)                      (0x50 | JTAG_20692_CR0)
#define RF_20692_WL_PLL_SPARE_wl_rfpll_spare0_SHIFT(rev) 0
#define RF_20692_WL_PLL_SPARE_wl_rfpll_spare0_MASK(rev)  0xff
#define RF_20692_WL_PLL_SPARE_wl_rfpll_spare1_SHIFT(rev) 8
#define RF_20692_WL_PLL_SPARE_wl_rfpll_spare1_MASK(rev)  0xff00

/* Register RF_20692_WL_PLL_VCOCAL1 */
#define RF0_20692_WL_PLL_VCOCAL1(rev)                                         (0x51 | JTAG_20692_CR0)
#define RF_20692_WL_PLL_VCOCAL1_wl_rfpll_vcocal_UpdateSel_SHIFT(rev)          14
#define RF_20692_WL_PLL_VCOCAL1_wl_rfpll_vcocal_UpdateSel_MASK(rev)           0xc000
#define RF_20692_WL_PLL_VCOCAL1_wl_rfpll_vcocal_FastSwitch_SHIFT(rev)         8
#define RF_20692_WL_PLL_VCOCAL1_wl_rfpll_vcocal_FastSwitch_MASK(rev)          0x300
#define RF_20692_WL_PLL_VCOCAL1_wl_rfpll_vcocal_force_vctrl_ovrVal_SHIFT(rev) 1
#define RF_20692_WL_PLL_VCOCAL1_wl_rfpll_vcocal_force_vctrl_ovrVal_MASK(rev)  0x2
#define RF_20692_WL_PLL_VCOCAL1_wl_rfpll_vcocal_FourthMesEn_SHIFT(rev)        6
#define RF_20692_WL_PLL_VCOCAL1_wl_rfpll_vcocal_FourthMesEn_MASK(rev)         0x40
#define RF_20692_WL_PLL_VCOCAL1_wl_rfpll_vcocal_force_vctrl_ovr_SHIFT(rev)    2
#define RF_20692_WL_PLL_VCOCAL1_wl_rfpll_vcocal_force_vctrl_ovr_MASK(rev)     0x4
#define RF_20692_WL_PLL_VCOCAL1_wl_rfpll_vcocal_FixMSB_SHIFT(rev)             10
#define RF_20692_WL_PLL_VCOCAL1_wl_rfpll_vcocal_FixMSB_MASK(rev)              0xc00
#define RF_20692_WL_PLL_VCOCAL1_wl_rfpll_vcocal_fast_settle_ovrVal_SHIFT(rev) 3
#define RF_20692_WL_PLL_VCOCAL1_wl_rfpll_vcocal_fast_settle_ovrVal_MASK(rev)  0x8
#define RF_20692_WL_PLL_VCOCAL1_wl_rfpll_vcocal_fast_settle_ovr_SHIFT(rev)    4
#define RF_20692_WL_PLL_VCOCAL1_wl_rfpll_vcocal_fast_settle_ovr_MASK(rev)     0x10
#define RF_20692_WL_PLL_VCOCAL1_wl_rfpll_vcocal_testVcoCnt_SHIFT(rev)         5
#define RF_20692_WL_PLL_VCOCAL1_wl_rfpll_vcocal_testVcoCnt_MASK(rev)          0x20
#define RF_20692_WL_PLL_VCOCAL1_wl_rfpll_vcocal_enableCal_SHIFT(rev)          0
#define RF_20692_WL_PLL_VCOCAL1_wl_rfpll_vcocal_enableCal_MASK(rev)           0x1
#define RF_20692_WL_PLL_VCOCAL1_wl_rfpll_vcocal_RoundLSB_SHIFT(rev)           12
#define RF_20692_WL_PLL_VCOCAL1_wl_rfpll_vcocal_RoundLSB_MASK(rev)            0x3000

/* Register RF_20692_WL_PLL_VCOCAL2 */
#define RF0_20692_WL_PLL_VCOCAL2(rev)                                        (0x52 | JTAG_20692_CR0)
#define RF_20692_WL_PLL_VCOCAL2_wl_rfpll_vcocal_force_caps_ovr_SHIFT(rev)    12
#define RF_20692_WL_PLL_VCOCAL2_wl_rfpll_vcocal_force_caps_ovr_MASK(rev)     0x1000
#define RF_20692_WL_PLL_VCOCAL2_wl_rfpll_vcocal_force_caps_ovrVal_SHIFT(rev) 0
#define RF_20692_WL_PLL_VCOCAL2_wl_rfpll_vcocal_force_caps_ovrVal_MASK(rev)  0xfff

/* Register RF_20692_WL_PLL_VCOCAL3 */
#define RF0_20692_WL_PLL_VCOCAL3(rev)                                     (0x53 | JTAG_20692_CR0)
#define RF_20692_WL_PLL_VCOCAL3_wl_rfpll_vcocal_DelayStartCold_SHIFT(rev) 0
#define RF_20692_WL_PLL_VCOCAL3_wl_rfpll_vcocal_DelayStartCold_MASK(rev)  0x7ff

/* Register RF_20692_WL_PLL_VCOCAL4 */
#define RF0_20692_WL_PLL_VCOCAL4(rev)                                     (0x54 | JTAG_20692_CR0)
#define RF_20692_WL_PLL_VCOCAL4_wl_rfpll_vcocal_DelayStartWarm_SHIFT(rev) 0
#define RF_20692_WL_PLL_VCOCAL4_wl_rfpll_vcocal_DelayStartWarm_MASK(rev)  0x7ff

/* Register RF_20692_WL_PLL_VCOCAL5 */
#define RF0_20692_WL_PLL_VCOCAL5(rev)                              (0x55 | JTAG_20692_CR0)
#define RF_20692_WL_PLL_VCOCAL5_wl_rfpll_vcocal_pll_val_SHIFT(rev) 0
#define RF_20692_WL_PLL_VCOCAL5_wl_rfpll_vcocal_pll_val_MASK(rev)  0x1fff

/* Register RF_20692_WL_PLL_VCOCAL6 */
#define RF0_20692_WL_PLL_VCOCAL6(rev)                                      (0x56 | JTAG_20692_CR0)
#define RF_20692_WL_PLL_VCOCAL6_wl_rfpll_vcocal_TargetCountBase_SHIFT(rev) 0
#define RF_20692_WL_PLL_VCOCAL6_wl_rfpll_vcocal_TargetCountBase_MASK(rev)  0x3fff

/* Register RF_20692_WL_PLL_VCOCAL7 */
#define RF0_20692_WL_PLL_VCOCAL7(rev)                                   (0x57 | JTAG_20692_CR0)
#define RF_20692_WL_PLL_VCOCAL7_wl_rfpll_vcocal_CalCapRBMode_SHIFT(rev) 12
#define RF_20692_WL_PLL_VCOCAL7_wl_rfpll_vcocal_CalCapRBMode_MASK(rev)  0x7000
#define RF_20692_WL_PLL_VCOCAL7_wl_rfpll_vcocal_XtalCount_SHIFT(rev)    0
#define RF_20692_WL_PLL_VCOCAL7_wl_rfpll_vcocal_XtalCount_MASK(rev)     0x1ff

/* Register RF_20692_WL_PLL_VCOCAL8 */
#define RF0_20692_WL_PLL_VCOCAL8(rev)                                  (0x58 | JTAG_20692_CR0)
#define RF_20692_WL_PLL_VCOCAL8_wl_rfpll_vcocal_DeltaPllVal_SHIFT(rev) 0
#define RF_20692_WL_PLL_VCOCAL8_wl_rfpll_vcocal_DeltaPllVal_MASK(rev)  0x3ff

/* Register RF_20692_WL_PLL_VCOCAL9 */
#define RF0_20692_WL_PLL_VCOCAL9(rev)                                        (0x59 | JTAG_20692_CR0)
#define RF_20692_WL_PLL_VCOCAL9_wl_rfpll_vcocal_TargetCountCenter_SHIFT(rev) 0
#define RF_20692_WL_PLL_VCOCAL9_wl_rfpll_vcocal_TargetCountCenter_MASK(rev)  0x3fff

/* Register RF_20692_WL_PLL_VCOCAL10 */
#define RF0_20692_WL_PLL_VCOCAL10(rev)                                    (0x5a | JTAG_20692_CR0)
#define RF_20692_WL_PLL_VCOCAL10_wl_rfpll_vcocal_NormCountLeft_SHIFT(rev) 0
#define RF_20692_WL_PLL_VCOCAL10_wl_rfpll_vcocal_NormCountLeft_MASK(rev)  0x3ff

/* Register RF_20692_WL_PLL_VCOCAL11 */
#define RF0_20692_WL_PLL_VCOCAL11(rev)                                     (0x5b | JTAG_20692_CR0)
#define RF_20692_WL_PLL_VCOCAL11_wl_rfpll_vcocal_NormCountRight_SHIFT(rev) 0
#define RF_20692_WL_PLL_VCOCAL11_wl_rfpll_vcocal_NormCountRight_MASK(rev)  0x3ff

/* Register RF_20692_WL_PLL_VCOCAL12 */
#define RF0_20692_WL_PLL_VCOCAL12(rev)                               (0x5c | JTAG_20692_CR0)
#define RF_20692_WL_PLL_VCOCAL12_wl_rfpll_vcocal_InitCapA_SHIFT(rev) 0
#define RF_20692_WL_PLL_VCOCAL12_wl_rfpll_vcocal_InitCapA_MASK(rev)  0xfff

/* Register RF_20692_WL_PLL_VCOCAL13 */
#define RF0_20692_WL_PLL_VCOCAL13(rev)                               (0x5d | JTAG_20692_CR0)
#define RF_20692_WL_PLL_VCOCAL13_wl_rfpll_vcocal_InitCapB_SHIFT(rev) 0
#define RF_20692_WL_PLL_VCOCAL13_wl_rfpll_vcocal_InitCapB_MASK(rev)  0xfff

/* Register RF_20692_WL_PLL_VCOCAL14 */
#define RF0_20692_WL_PLL_VCOCAL14(rev)                                      (0x5e | JTAG_20692_CR0)
#define RF_20692_WL_PLL_VCOCAL14_rfpll_vcocal_slopeOffsetUpdated_SHIFT(rev) 12
#define RF_20692_WL_PLL_VCOCAL14_rfpll_vcocal_slopeOffsetUpdated_MASK(rev)  0x1000
#define RF_20692_WL_PLL_VCOCAL14_rfpll_vcocal_slopeOut_SHIFT(rev)           0
#define RF_20692_WL_PLL_VCOCAL14_rfpll_vcocal_slopeOut_MASK(rev)            0x7ff

/* Register RF_20692_WL_PLL_VCOCAL15 */
#define RF0_20692_WL_PLL_VCOCAL15(rev)                              (0x5f | JTAG_20692_CR0)
#define RF_20692_WL_PLL_VCOCAL15_wl_rfpll_vcocal_slopeIn_SHIFT(rev) 0
#define RF_20692_WL_PLL_VCOCAL15_wl_rfpll_vcocal_slopeIn_MASK(rev)  0x7ff

/* Register RF_20692_WL_PLL_VCOCAL16 */
#define RF0_20692_WL_PLL_VCOCAL16(rev)                             (0x60 | JTAG_20692_CR0)
#define RF_20692_WL_PLL_VCOCAL16_rfpll_vcocal_offsetOut_SHIFT(rev) 0
#define RF_20692_WL_PLL_VCOCAL16_rfpll_vcocal_offsetOut_MASK(rev)  0x1fff

/* Register RF_20692_WL_PLL_VCOCAL17 */
#define RF0_20692_WL_PLL_VCOCAL17(rev)                               (0x61 | JTAG_20692_CR0)
#define RF_20692_WL_PLL_VCOCAL17_wl_rfpll_vcocal_offsetIn_SHIFT(rev) 0
#define RF_20692_WL_PLL_VCOCAL17_wl_rfpll_vcocal_offsetIn_MASK(rev)  0x1fff

/* Register RF_20692_WL_PLL_VCOCAL18 */
#define RF0_20692_WL_PLL_VCOCAL18(rev)                               (0x62 | JTAG_20692_CR0)
#define RF_20692_WL_PLL_VCOCAL18_wl_rfpll_vcocal_DelayEnd_SHIFT(rev) 0
#define RF_20692_WL_PLL_VCOCAL18_wl_rfpll_vcocal_DelayEnd_MASK(rev)  0x1ff

/* Register RF_20692_WL_PLL_VCOCAL19 */
#define RF0_20692_WL_PLL_VCOCAL19(rev)                               (0x63 | JTAG_20692_CR0)
#define RF_20692_WL_PLL_VCOCAL19_wl_rfpll_vcocal_PauseCnt_SHIFT(rev) 0
#define RF_20692_WL_PLL_VCOCAL19_wl_rfpll_vcocal_PauseCnt_MASK(rev)  0x1ff

/* Register RF_20692_WL_PLL_VCOCAL20 */
#define RF0_20692_WL_PLL_VCOCAL20(rev)                                 (0x64 | JTAG_20692_CR0)
#define RF_20692_WL_PLL_VCOCAL20_wl_rfpll_vcocal_ErrorThres_SHIFT(rev) 0
#define RF_20692_WL_PLL_VCOCAL20_wl_rfpll_vcocal_ErrorThres_MASK(rev)  0x3f
#define RF_20692_WL_PLL_VCOCAL20_wl_rfpll_vcocal_SpareIn_SHIFT(rev)    8
#define RF_20692_WL_PLL_VCOCAL20_wl_rfpll_vcocal_SpareIn_MASK(rev)     0xf00

/* Register RF_20692_WL_PLL_STATUS1 */
#define RF0_20692_WL_PLL_STATUS1(rev)                                 (0x65 | JTAG_20692_CR0)
#define RF_20692_WL_PLL_STATUS1_rfpll_monitor_need_refresh_SHIFT(rev) 1
#define RF_20692_WL_PLL_STATUS1_rfpll_monitor_need_refresh_MASK(rev)  0x2
#define RF_20692_WL_PLL_STATUS1_rfpll_vcocal_done_cal_SHIFT(rev)      0
#define RF_20692_WL_PLL_STATUS1_rfpll_vcocal_done_cal_MASK(rev)       0x1
#define RF_20692_WL_PLL_STATUS1_rfpll_monitor_vctrl_level_SHIFT(rev)  2
#define RF_20692_WL_PLL_STATUS1_rfpll_monitor_vctrl_level_MASK(rev)   0xc
#define RF_20692_WL_PLL_STATUS1_rfpll_status_spare0_SHIFT(rev)        4
#define RF_20692_WL_PLL_STATUS1_rfpll_status_spare0_MASK(rev)         0xff0

/* Register RF_20692_WL_PLL_STATUS2 */
#define RF0_20692_WL_PLL_STATUS2(rev)                            (0x66 | JTAG_20692_CR0)
#define RF_20692_WL_PLL_STATUS2_rfpll_vcocal_calCapRB_SHIFT(rev) 0
#define RF_20692_WL_PLL_STATUS2_rfpll_vcocal_calCapRB_MASK(rev)  0x3fff

/* Register RF_20692_WL_TEMPSENSE_CFG */
#define RF0_20692_WL_TEMPSENSE_CFG(rev)                               (0x67 | JTAG_20692_CR0)
#define RF_20692_WL_TEMPSENSE_CFG_wl_tempsense_pu_SHIFT(rev)          0
#define RF_20692_WL_TEMPSENSE_CFG_wl_tempsense_pu_MASK(rev)           0x1
#define RF_20692_WL_TEMPSENSE_CFG_wl_tempsense_swap_amp_SHIFT(rev)    2
#define RF_20692_WL_TEMPSENSE_CFG_wl_tempsense_swap_amp_MASK(rev)     0x4
#define RF_20692_WL_TEMPSENSE_CFG_wl_tempsense_sel_Vbe_Vbg_SHIFT(rev) 1
#define RF_20692_WL_TEMPSENSE_CFG_wl_tempsense_sel_Vbe_Vbg_MASK(rev)  0x2

/* Register RF_20692_WL_IQCAL_CFG1 */
#define RF0_20692_WL_IQCAL_CFG1(rev)                              (0x68 | JTAG_20692_CR0)
#define RF_20692_WL_IQCAL_CFG1_wl_iqcal_tssi_GPIO_ctrl_SHIFT(rev) 8
#define RF_20692_WL_IQCAL_CFG1_wl_iqcal_tssi_GPIO_ctrl_MASK(rev)  0x300
#define RF_20692_WL_IQCAL_CFG1_wl_iqcal_sel_ext_tssi_SHIFT(rev)   2
#define RF_20692_WL_IQCAL_CFG1_wl_iqcal_sel_ext_tssi_MASK(rev)    0x4
#define RF_20692_WL_IQCAL_CFG1_wl_iqcal_PU_tssi_SHIFT(rev)        0
#define RF_20692_WL_IQCAL_CFG1_wl_iqcal_PU_tssi_MASK(rev)         0x1
#define RF_20692_WL_IQCAL_CFG1_wl_iqcal_sel_sw_SHIFT(rev)         4
#define RF_20692_WL_IQCAL_CFG1_wl_iqcal_sel_sw_MASK(rev)          0xf0
#define RF_20692_WL_IQCAL_CFG1_wl_iqcal_PU_iqcal_SHIFT(rev)       1
#define RF_20692_WL_IQCAL_CFG1_wl_iqcal_PU_iqcal_MASK(rev)        0x2

/* Register RF_20692_WL_IQCAL_CFG2 */
#define RF0_20692_WL_IQCAL_CFG2(rev)                              (0x69 | JTAG_20692_CR0)
#define RF_20692_WL_IQCAL_CFG2_wl_iqcal_iq_cm_center_SHIFT(rev)   4
#define RF_20692_WL_IQCAL_CFG2_wl_iqcal_iq_cm_center_MASK(rev)    0xf0
#define RF_20692_WL_IQCAL_CFG2_wl_iqcal_sel_nbw_iqcal_SHIFT(rev)  1
#define RF_20692_WL_IQCAL_CFG2_wl_iqcal_sel_nbw_iqcal_MASK(rev)   0x2
#define RF_20692_WL_IQCAL_CFG2_wl_iqcal_tssi_cm_center_SHIFT(rev) 8
#define RF_20692_WL_IQCAL_CFG2_wl_iqcal_tssi_cm_center_MASK(rev)  0x300
#define RF_20692_WL_IQCAL_CFG2_wl_iqcal_hg_iqcal_SHIFT(rev)       0
#define RF_20692_WL_IQCAL_CFG2_wl_iqcal_hg_iqcal_MASK(rev)        0x1

/* Register RF_20692_WL_IQCAL_CFG3 */
#define RF0_20692_WL_IQCAL_CFG3(rev)                    (0x6a | JTAG_20692_CR0)
#define RF_20692_WL_IQCAL_CFG3_wl_iqcal_hpc_SHIFT(rev)  0
#define RF_20692_WL_IQCAL_CFG3_wl_iqcal_hpc_MASK(rev)   0x7
#define RF_20692_WL_IQCAL_CFG3_wl_iqcal_gvar_SHIFT(rev) 4
#define RF_20692_WL_IQCAL_CFG3_wl_iqcal_gvar_MASK(rev)  0x70

/* Register RF_20692_WL_IQCAL_IDAC */
#define RF0_20692_WL_IQCAL_IDAC(rev)                         (0x6b | JTAG_20692_CR0)
#define RF_20692_WL_IQCAL_IDAC_wl_iqcal_tssi_bias_SHIFT(rev) 0
#define RF_20692_WL_IQCAL_IDAC_wl_iqcal_tssi_bias_MASK(rev)  0xf
#define RF_20692_WL_IQCAL_IDAC_wl_iqcal_idac_SHIFT(rev)      4
#define RF_20692_WL_IQCAL_IDAC_wl_iqcal_idac_MASK(rev)       0x3ff0

/* Register RF_20692_WL_TX_DAC_CFG1 */
#define RF0_20692_WL_TX_DAC_CFG1(rev)                        (0x6c | JTAG_20692_CR0)
#define RF_20692_WL_TX_DAC_CFG1_wl_DAC_scram_mode_SHIFT(rev) 1
#define RF_20692_WL_TX_DAC_CFG1_wl_DAC_scram_mode_MASK(rev)  0x2
#define RF_20692_WL_TX_DAC_CFG1_wl_DAC_twos_enb_SHIFT(rev)   7
#define RF_20692_WL_TX_DAC_CFG1_wl_DAC_twos_enb_MASK(rev)    0x80
#define RF_20692_WL_TX_DAC_CFG1_wl_DAC_disclk_SHIFT(rev)     0
#define RF_20692_WL_TX_DAC_CFG1_wl_DAC_disclk_MASK(rev)      0x1
#define RF_20692_WL_TX_DAC_CFG1_wl_DAC_pwrup_SHIFT(rev)      2
#define RF_20692_WL_TX_DAC_CFG1_wl_DAC_pwrup_MASK(rev)       0x4
#define RF_20692_WL_TX_DAC_CFG1_wl_DAC_scram_off_SHIFT(rev)  4
#define RF_20692_WL_TX_DAC_CFG1_wl_DAC_scram_off_MASK(rev)   0x30
#define RF_20692_WL_TX_DAC_CFG1_wl_DAC_pd_partial_SHIFT(rev) 6
#define RF_20692_WL_TX_DAC_CFG1_wl_DAC_pd_partial_MASK(rev)  0x40
#define RF_20692_WL_TX_DAC_CFG1_wl_DAC_misc_SHIFT(rev)       8
#define RF_20692_WL_TX_DAC_CFG1_wl_DAC_misc_MASK(rev)        0xff00

/* Register RF_20692_WL_TX_DAC_CFG2 */
#define RF0_20692_WL_TX_DAC_CFG2(rev)                           (0x6d | JTAG_20692_CR0)
#define RF_20692_WL_TX_DAC_CFG2_wl_dac_clk_strength_SHIFT(rev)  4
#define RF_20692_WL_TX_DAC_CFG2_wl_dac_clk_strength_MASK(rev)   0x70
#define RF_20692_WL_TX_DAC_CFG2_wl_dac_data_strength_SHIFT(rev) 0
#define RF_20692_WL_TX_DAC_CFG2_wl_dac_data_strength_MASK(rev)  0x7

/* Register RF_20692_WL_TX_DAC_CFG4 */
#define RF0_20692_WL_TX_DAC_CFG4(rev)                    (0x6e | JTAG_20692_CR0)
#define RF_20692_WL_TX_DAC_CFG4_wl_DAC_att_SHIFT(rev)    12
#define RF_20692_WL_TX_DAC_CFG4_wl_DAC_att_MASK(rev)     0xf000
#define RF_20692_WL_TX_DAC_CFG4_wl_DACbuf_Cc_SHIFT(rev)  10
#define RF_20692_WL_TX_DAC_CFG4_wl_DACbuf_Cc_MASK(rev)   0xc00
#define RF_20692_WL_TX_DAC_CFG4_wl_DACbuf_ctl_SHIFT(rev) 0
#define RF_20692_WL_TX_DAC_CFG4_wl_DACbuf_ctl_MASK(rev)  0x3ff

/* Register RF_20692_WL_TX_DAC_CFG5 */
#define RF0_20692_WL_TX_DAC_CFG5(rev)                          (0x6f | JTAG_20692_CR0)
#define RF_20692_WL_TX_DAC_CFG5_wl_DACbuf_Cap_SHIFT(rev)       2
#define RF_20692_WL_TX_DAC_CFG5_wl_DACbuf_Cap_MASK(rev)        0x7c
#define RF_20692_WL_TX_DAC_CFG5_wl_DAC_testmode_SHIFT(rev)     7
#define RF_20692_WL_TX_DAC_CFG5_wl_DAC_testmode_MASK(rev)      0x80
#define RF_20692_WL_TX_DAC_CFG5_wl_txbb_daciso_sw_SHIFT(rev)   12
#define RF_20692_WL_TX_DAC_CFG5_wl_txbb_daciso_sw_MASK(rev)    0x1000
#define RF_20692_WL_TX_DAC_CFG5_wl_DAC_pd_mode_SHIFT(rev)      10
#define RF_20692_WL_TX_DAC_CFG5_wl_DAC_pd_mode_MASK(rev)       0xc00
#define RF_20692_WL_TX_DAC_CFG5_wl_DAC_invclk_SHIFT(rev)       9
#define RF_20692_WL_TX_DAC_CFG5_wl_DAC_invclk_MASK(rev)        0x200
#define RF_20692_WL_TX_DAC_CFG5_wl_DAC_rst_SHIFT(rev)          8
#define RF_20692_WL_TX_DAC_CFG5_wl_DAC_rst_MASK(rev)           0x100
#define RF_20692_WL_TX_DAC_CFG5_wl_DACbuf_fixed_cap_SHIFT(rev) 0
#define RF_20692_WL_TX_DAC_CFG5_wl_DACbuf_fixed_cap_MASK(rev)  0x1
#define RF_20692_WL_TX_DAC_CFG5_wl_txbb_dac2adc_SHIFT(rev)     13
#define RF_20692_WL_TX_DAC_CFG5_wl_txbb_dac2adc_MASK(rev)      0x2000
#define RF_20692_WL_TX_DAC_CFG5_wl_DAC_dualDAC_en_SHIFT(rev)   1
#define RF_20692_WL_TX_DAC_CFG5_wl_DAC_dualDAC_en_MASK(rev)    0x2

/* Register RF_20692_WL_TX_LPF_CFG1 */
#define RF0_20692_WL_TX_LPF_CFG1(rev)                               (0x70 | JTAG_20692_CR0)
#define RF_20692_WL_TX_LPF_CFG1_wl_lpf_pu_SHIFT(rev)                0
#define RF_20692_WL_TX_LPF_CFG1_wl_lpf_pu_MASK(rev)                 0x1
#define RF_20692_WL_TX_LPF_CFG1_wl_lpf_bias_bq_cm_mult_SHIFT(rev)   12
#define RF_20692_WL_TX_LPF_CFG1_wl_lpf_bias_bq_cm_mult_MASK(rev)    0x3000
#define RF_20692_WL_TX_LPF_CFG1_wl_lpf_cmref_0p7_control_SHIFT(rev) 4
#define RF_20692_WL_TX_LPF_CFG1_wl_lpf_cmref_0p7_control_MASK(rev)  0xff0
#define RF_20692_WL_TX_LPF_CFG1_wl_lpf_pu_bq_i_SHIFT(rev)           1
#define RF_20692_WL_TX_LPF_CFG1_wl_lpf_pu_bq_i_MASK(rev)            0x2
#define RF_20692_WL_TX_LPF_CFG1_wl_lpf_pu_bq_q_SHIFT(rev)           2
#define RF_20692_WL_TX_LPF_CFG1_wl_lpf_pu_bq_q_MASK(rev)            0x4

/* Register RF_20692_WL_TX_LPF_CFG2 */
#define RF0_20692_WL_TX_LPF_CFG2(rev)                           (0x71 | JTAG_20692_CR0)
#define RF_20692_WL_TX_LPF_CFG2_wl_lpf_sel_5g_out_gm_SHIFT(rev) 12
#define RF_20692_WL_TX_LPF_CFG2_wl_lpf_sel_5g_out_gm_MASK(rev)  0x1000
#define RF_20692_WL_TX_LPF_CFG2_wl_lpf_sw_gpaio_SHIFT(rev)      0
#define RF_20692_WL_TX_LPF_CFG2_wl_lpf_sw_gpaio_MASK(rev)       0xfff

/* Register RF_20692_WL_TX_LPF_CFG3 */
#define RF0_20692_WL_TX_LPF_CFG3(rev)                                (0x72 | JTAG_20692_CR0)
#define RF_20692_WL_TX_LPF_CFG3_wl_lpf_sel_2g_5g_cmref_gm_SHIFT(rev) 13
#define RF_20692_WL_TX_LPF_CFG3_wl_lpf_sel_2g_5g_cmref_gm_MASK(rev)  0x2000
#define RF_20692_WL_TX_LPF_CFG3_wl_lpf_g10_SHIFT(rev)                0
#define RF_20692_WL_TX_LPF_CFG3_wl_lpf_g10_MASK(rev)                 0x1fff

/* Register RF_20692_WL_TX_LPF_CFG4 */
#define RF0_20692_WL_TX_LPF_CFG4(rev)                             (0x73 | JTAG_20692_CR0)
#define RF_20692_WL_TX_LPF_CFG4_wl_lpf_bias_bq_ff_mult_SHIFT(rev) 13
#define RF_20692_WL_TX_LPF_CFG4_wl_lpf_bias_bq_ff_mult_MASK(rev)  0x6000
#define RF_20692_WL_TX_LPF_CFG4_wl_lpf_g12_SHIFT(rev)             0
#define RF_20692_WL_TX_LPF_CFG4_wl_lpf_g12_MASK(rev)              0x1fff

/* Register RF_20692_WL_TX_LPF_CFG5 */
#define RF0_20692_WL_TX_LPF_CFG5(rev)                 (0x74 | JTAG_20692_CR0)
#define RF_20692_WL_TX_LPF_CFG5_wl_lpf_g21_SHIFT(rev) 0
#define RF_20692_WL_TX_LPF_CFG5_wl_lpf_g21_MASK(rev)  0x1fff

/* Register RF_20692_WL_TX_LPF_CFG6 */
#define RF0_20692_WL_TX_LPF_CFG6(rev)                             (0x75 | JTAG_20692_CR0)
#define RF_20692_WL_TX_LPF_CFG6_wl_lpf_g_passive_rc_tx_SHIFT(rev) 0
#define RF_20692_WL_TX_LPF_CFG6_wl_lpf_g_passive_rc_tx_MASK(rev)  0x1ff

/* Register RF_20692_WL_TX_LPF_CFG7 */
#define RF0_20692_WL_TX_LPF_CFG7(rev)                 (0x76 | JTAG_20692_CR0)
#define RF_20692_WL_TX_LPF_CFG7_wl_lpf_g11_SHIFT(rev) 0
#define RF_20692_WL_TX_LPF_CFG7_wl_lpf_g11_MASK(rev)  0x1fff

/* Register RF_20692_WL_TX_LPF_CFG8 */
#define RF0_20692_WL_TX_LPF_CFG8(rev)                      (0x77 | JTAG_20692_CR0)
#define RF_20692_WL_TX_LPF_CFG8_wl_lpf_sw_spare_SHIFT(rev) 8
#define RF_20692_WL_TX_LPF_CFG8_wl_lpf_sw_spare_MASK(rev)  0xf00
#define RF_20692_WL_TX_LPF_CFG8_wl_lpf_bias_bq_SHIFT(rev)  0
#define RF_20692_WL_TX_LPF_CFG8_wl_lpf_bias_bq_MASK(rev)   0xff

/* Register RF_20692_WL_TX_AFE_CFG1 */
#define RF0_20692_WL_TX_AFE_CFG1(rev)                      (0x78 | JTAG_20692_CR0)
#define RF_20692_WL_TX_AFE_CFG1_wl_afe_rst_clk_SHIFT(rev)  0
#define RF_20692_WL_TX_AFE_CFG1_wl_afe_rst_clk_MASK(rev)   0x1
#define RF_20692_WL_TX_AFE_CFG1_wl_afe_ctl_misc_SHIFT(rev) 1
#define RF_20692_WL_TX_AFE_CFG1_wl_afe_ctl_misc_MASK(rev)  0x1fe

/* Register RF_20692_WL_PA2G_CFG1 */
#define RF0_20692_WL_PA2G_CFG1(rev)                            (0x79 | JTAG_20692_CR0)
#define RF_20692_WL_PA2G_CFG1_wl_pa2g_bias_pu_SHIFT(rev)       1
#define RF_20692_WL_PA2G_CFG1_wl_pa2g_bias_pu_MASK(rev)        0x2
#define RF_20692_WL_PA2G_CFG1_wl_pa2g_tssi_ctrl_sel_SHIFT(rev) 5
#define RF_20692_WL_PA2G_CFG1_wl_pa2g_tssi_ctrl_sel_MASK(rev)  0x20
#define RF_20692_WL_PA2G_CFG1_wl_pa2g_gain_ctrl_SHIFT(rev)     7
#define RF_20692_WL_PA2G_CFG1_wl_pa2g_gain_ctrl_MASK(rev)      0x7f80
#define RF_20692_WL_PA2G_CFG1_wl_pa2g_bias_reset_SHIFT(rev)    3
#define RF_20692_WL_PA2G_CFG1_wl_pa2g_bias_reset_MASK(rev)     0x8
#define RF_20692_WL_PA2G_CFG1_wl_pa2g_gpio_sw_pu_SHIFT(rev)    4
#define RF_20692_WL_PA2G_CFG1_wl_pa2g_gpio_sw_pu_MASK(rev)     0x10
#define RF_20692_WL_PA2G_CFG1_wl_pa2g_2gtx_pu_SHIFT(rev)       0
#define RF_20692_WL_PA2G_CFG1_wl_pa2g_2gtx_pu_MASK(rev)        0x1
#define RF_20692_WL_PA2G_CFG1_wl_pa2g_bias_cas_pu_SHIFT(rev)   2
#define RF_20692_WL_PA2G_CFG1_wl_pa2g_bias_cas_pu_MASK(rev)    0x4

/* Register RF_20692_WL_PA2G_CFG3 */
#define RF0_20692_WL_PA2G_CFG3(rev)                              (0x7a | JTAG_20692_CR0)
#define RF_20692_WL_PA2G_CFG3_wl_pa2g_ptat_slope_cas_SHIFT(rev)  4
#define RF_20692_WL_PA2G_CFG3_wl_pa2g_ptat_slope_cas_MASK(rev)   0xf0
#define RF_20692_WL_PA2G_CFG3_wl_pa2g_sel_bias_type_SHIFT(rev)   8
#define RF_20692_WL_PA2G_CFG3_wl_pa2g_sel_bias_type_MASK(rev)    0xff00
#define RF_20692_WL_PA2G_CFG3_wl_pa2g_ptat_slope_main_SHIFT(rev) 0
#define RF_20692_WL_PA2G_CFG3_wl_pa2g_ptat_slope_main_MASK(rev)  0xf

/* Register RF_20692_WL_PA2G_CFG4 */
#define RF0_20692_WL_PA2G_CFG4(rev)                           (0x7b | JTAG_20692_CR0)
#define RF_20692_WL_PA2G_CFG4_wl_pa2g_bias_bw_cas_SHIFT(rev)  8
#define RF_20692_WL_PA2G_CFG4_wl_pa2g_bias_bw_cas_MASK(rev)   0x700
#define RF_20692_WL_PA2G_CFG4_wl_pa2g_bias_bw_main_SHIFT(rev) 4
#define RF_20692_WL_PA2G_CFG4_wl_pa2g_bias_bw_main_MASK(rev)  0x70
#define RF_20692_WL_PA2G_CFG4_wl_pa2g_bias_bw_pmos_SHIFT(rev) 0
#define RF_20692_WL_PA2G_CFG4_wl_pa2g_bias_bw_pmos_MASK(rev)  0x3

/* Register RF_20692_WL_PA2G_IDAC1 */
#define RF0_20692_WL_PA2G_IDAC1(rev)                        (0x7c | JTAG_20692_CR0)
#define RF_20692_WL_PA2G_IDAC1_wl_pa2g_idac_cas_SHIFT(rev)  8
#define RF_20692_WL_PA2G_IDAC1_wl_pa2g_idac_cas_MASK(rev)   0x3f00
#define RF_20692_WL_PA2G_IDAC1_wl_pa2g_idac_main_SHIFT(rev) 0
#define RF_20692_WL_PA2G_IDAC1_wl_pa2g_idac_main_MASK(rev)  0x3f

/* Register RF_20692_WL_PA2G_INCAP */
#define RF0_20692_WL_PA2G_INCAP(rev)                                           (0x7d | JTAG_20692_CR0)
#define RF_20692_WL_PA2G_INCAP_wl_pa2g_idac_incap_compen_main_SHIFT(rev)       0
#define RF_20692_WL_PA2G_INCAP_wl_pa2g_idac_incap_compen_main_MASK(rev)        0x3f
#define RF_20692_WL_PA2G_INCAP_wl_pa2g_ptat_slope_incap_compen_main_SHIFT(rev) 7
#define RF_20692_WL_PA2G_INCAP_wl_pa2g_ptat_slope_incap_compen_main_MASK(rev)  0x780

/* Register RF_20692_WL_TRSW2G_CFG1 */
#define RF0_20692_WL_TRSW2G_CFG1(rev)                           (0x7e | JTAG_20692_CR0)
#define RF_20692_WL_TRSW2G_CFG1_wl_trsw2g_bt_en_SHIFT(rev)      15
#define RF_20692_WL_TRSW2G_CFG1_wl_trsw2g_bt_en_MASK(rev)       0x8000
#define RF_20692_WL_TRSW2G_CFG1_wl_trsw2g_pu_SHIFT(rev)         8
#define RF_20692_WL_TRSW2G_CFG1_wl_trsw2g_pu_MASK(rev)          0x100
#define RF_20692_WL_TRSW2G_CFG1_wl_trsw2g_source_bis_SHIFT(rev) 4
#define RF_20692_WL_TRSW2G_CFG1_wl_trsw2g_source_bis_MASK(rev)  0xf0
#define RF_20692_WL_TRSW2G_CFG1_wl_trsw2g_bias_pu_SHIFT(rev)    14
#define RF_20692_WL_TRSW2G_CFG1_wl_trsw2g_bias_pu_MASK(rev)     0x4000
#define RF_20692_WL_TRSW2G_CFG1_wl_trsw2g_sub_bis_SHIFT(rev)    0
#define RF_20692_WL_TRSW2G_CFG1_wl_trsw2g_sub_bis_MASK(rev)     0xf
#define RF_20692_WL_TRSW2G_CFG1_wl_trsw2g_gpaio_en_SHIFT(rev)   9
#define RF_20692_WL_TRSW2G_CFG1_wl_trsw2g_gpaio_en_MASK(rev)    0x200
#define RF_20692_WL_TRSW2G_CFG1_wl_trsw2g_gate_bis_SHIFT(rev)   10
#define RF_20692_WL_TRSW2G_CFG1_wl_trsw2g_gate_bis_MASK(rev)    0x3c00

/* Register RF_20692_WL_TRSW2G_CFG2 */
#define RF0_20692_WL_TRSW2G_CFG2(rev)                          (0x7f | JTAG_20692_CR0)
#define RF_20692_WL_TRSW2G_CFG2_wl_trsw2g_dwell_bis_SHIFT(rev) 0
#define RF_20692_WL_TRSW2G_CFG2_wl_trsw2g_dwell_bis_MASK(rev)  0xf
#define RF_20692_WL_TRSW2G_CFG2_wl_trsw2g_gpaio_sw1_SHIFT(rev) 4
#define RF_20692_WL_TRSW2G_CFG2_wl_trsw2g_gpaio_sw1_MASK(rev)  0x10
#define RF_20692_WL_TRSW2G_CFG2_wl_trsw2g_gpaio_sw2_SHIFT(rev) 5
#define RF_20692_WL_TRSW2G_CFG2_wl_trsw2g_gpaio_sw2_MASK(rev)  0x20

/* Register RF_20692_WL_TX_LOGEN2G_CFG1 */
#define RF0_20692_WL_TX_LOGEN2G_CFG1(rev)                            (0x80 | JTAG_20692_CR0)
#define RF_20692_WL_TX_LOGEN2G_CFG1_wl_logen2g_tx_det_en_SHIFT(rev)  8
#define RF_20692_WL_TX_LOGEN2G_CFG1_wl_logen2g_tx_det_en_MASK(rev)   0x300
#define RF_20692_WL_TX_LOGEN2G_CFG1_wl_logen2g_tx_s_SHIFT(rev)       0
#define RF_20692_WL_TX_LOGEN2G_CFG1_wl_logen2g_tx_s_MASK(rev)        0x7
#define RF_20692_WL_TX_LOGEN2G_CFG1_wl_logen2g_tx_pu_SHIFT(rev)      6
#define RF_20692_WL_TX_LOGEN2G_CFG1_wl_logen2g_tx_pu_MASK(rev)       0x40
#define RF_20692_WL_TX_LOGEN2G_CFG1_wl_logen2g_tx_rs_SHIFT(rev)      4
#define RF_20692_WL_TX_LOGEN2G_CFG1_wl_logen2g_tx_rs_MASK(rev)       0x10
#define RF_20692_WL_TX_LOGEN2G_CFG1_wl_logen2g_modsel_SHIFT(rev)     3
#define RF_20692_WL_TX_LOGEN2G_CFG1_wl_logen2g_modsel_MASK(rev)      0x8
#define RF_20692_WL_TX_LOGEN2G_CFG1_wl_logen2g_tx_pu_bias_SHIFT(rev) 5
#define RF_20692_WL_TX_LOGEN2G_CFG1_wl_logen2g_tx_pu_bias_MASK(rev)  0x20

/* Register RF_20692_WL_TX2G_CFG1 */
#define RF0_20692_WL_TX2G_CFG1(rev)                              (0x81 | JTAG_20692_CR0)
#define RF_20692_WL_TX2G_CFG1_wl_cal2g_pa_pu_SHIFT(rev)          0
#define RF_20692_WL_TX2G_CFG1_wl_cal2g_pa_pu_MASK(rev)           0x1
#define RF_20692_WL_TX2G_CFG1_wl_pa2g_tssi_ctrl_SHIFT(rev)       5
#define RF_20692_WL_TX2G_CFG1_wl_pa2g_tssi_ctrl_MASK(rev)        0x1e0
#define RF_20692_WL_TX2G_CFG1_wl_pa2g_tssi_ctrl_range_SHIFT(rev) 3
#define RF_20692_WL_TX2G_CFG1_wl_pa2g_tssi_ctrl_range_MASK(rev)  0x8
#define RF_20692_WL_TX2G_CFG1_wl_pa2g_tssi_ctrl_pu_SHIFT(rev)    4
#define RF_20692_WL_TX2G_CFG1_wl_pa2g_tssi_ctrl_pu_MASK(rev)     0x10
#define RF_20692_WL_TX2G_CFG1_wl_tx2g_bias_pu_SHIFT(rev)         9
#define RF_20692_WL_TX2G_CFG1_wl_tx2g_bias_pu_MASK(rev)          0x200
#define RF_20692_WL_TX2G_CFG1_wl_cal2g_pa_atten_SHIFT(rev)       1
#define RF_20692_WL_TX2G_CFG1_wl_cal2g_pa_atten_MASK(rev)        0x6

/* Register RF_20692_WL_TXMIX2G_CFG1 */
#define RF0_20692_WL_TXMIX2G_CFG1(rev)                 (0x82 | JTAG_20692_CR0)
#define RF_20692_WL_TXMIX2G_CFG1_wl_mx2g_gc_SHIFT(rev) 0
#define RF_20692_WL_TXMIX2G_CFG1_wl_mx2g_gc_MASK(rev)  0xff

/* Register RF_20692_WL_TXMIX2G_CFG2 */
#define RF0_20692_WL_TXMIX2G_CFG2(rev)                           (0x83 | JTAG_20692_CR0)
#define RF_20692_WL_TXMIX2G_CFG2_wl_mx2g_bias_en_SHIFT(rev)      0
#define RF_20692_WL_TXMIX2G_CFG2_wl_mx2g_bias_en_MASK(rev)       0x1
#define RF_20692_WL_TXMIX2G_CFG2_wl_mx2g_idac_cascode_SHIFT(rev) 1
#define RF_20692_WL_TXMIX2G_CFG2_wl_mx2g_idac_cascode_MASK(rev)  0x3e

/* Register RF_20692_WL_TXMIX2G_CFG3 */
#define RF0_20692_WL_TXMIX2G_CFG3(rev)                               (0x84 | JTAG_20692_CR0)
#define RF_20692_WL_TXMIX2G_CFG3_wl_txgm2g_gc_SHIFT(rev)             8
#define RF_20692_WL_TXMIX2G_CFG3_wl_txgm2g_gc_MASK(rev)              0x1f00
#define RF_20692_WL_TXMIX2G_CFG3_wl_mx2g_ptat_slope_lodc_SHIFT(rev)  4
#define RF_20692_WL_TXMIX2G_CFG3_wl_mx2g_ptat_slope_lodc_MASK(rev)   0xf0
#define RF_20692_WL_TXMIX2G_CFG3_wl_mx2g_idac_tuning_bias_SHIFT(rev) 0
#define RF_20692_WL_TXMIX2G_CFG3_wl_mx2g_idac_tuning_bias_MASK(rev)  0xf

/* Register RF_20692_WL_TXMIX2G_CFG4 */
#define RF0_20692_WL_TXMIX2G_CFG4(rev)                                 (0x85 | JTAG_20692_CR0)
#define RF_20692_WL_TXMIX2G_CFG4_wl_mx2g_ptat_slope_cascode_SHIFT(rev) 0
#define RF_20692_WL_TXMIX2G_CFG4_wl_mx2g_ptat_slope_cascode_MASK(rev)  0x7
#define RF_20692_WL_TXMIX2G_CFG4_wl_mx2g_bbpdQ_en_SHIFT(rev)           5
#define RF_20692_WL_TXMIX2G_CFG4_wl_mx2g_bbpdQ_en_MASK(rev)            0x20
#define RF_20692_WL_TXMIX2G_CFG4_wl_mx2g_bbpdI_en_SHIFT(rev)           4
#define RF_20692_WL_TXMIX2G_CFG4_wl_mx2g_bbpdI_en_MASK(rev)            0x10
#define RF_20692_WL_TXMIX2G_CFG4_wl_mx2g_gpio_en_SHIFT(rev)            3
#define RF_20692_WL_TXMIX2G_CFG4_wl_mx2g_gpio_en_MASK(rev)             0x8

/* Register RF_20692_WL_TXMIX2G_CFG5 */
#define RF0_20692_WL_TXMIX2G_CFG5(rev)                                     (0x86 | JTAG_20692_CR0)
#define RF_20692_WL_TXMIX2G_CFG5_wl_mx2g_ptat_slope_tuning_bias_SHIFT(rev) 8
#define RF_20692_WL_TXMIX2G_CFG5_wl_mx2g_ptat_slope_tuning_bias_MASK(rev)  0x700
#define RF_20692_WL_TXMIX2G_CFG5_wl_mx2g_tune_SHIFT(rev)                   12
#define RF_20692_WL_TXMIX2G_CFG5_wl_mx2g_tune_MASK(rev)                    0x7000
#define RF_20692_WL_TXMIX2G_CFG5_wl_mx2g_gc_cas_SHIFT(rev)                 0
#define RF_20692_WL_TXMIX2G_CFG5_wl_mx2g_gc_cas_MASK(rev)                  0x7f

/* Register RF_20692_WL_TXMIX2G_CFG6 */
#define RF0_20692_WL_TXMIX2G_CFG6(rev)                              (0x87 | JTAG_20692_CR0)
#define RF_20692_WL_TXMIX2G_CFG6_wl_mx2g_idac_bbdc_SHIFT(rev)       0
#define RF_20692_WL_TXMIX2G_CFG6_wl_mx2g_idac_bbdc_MASK(rev)        0x3f
#define RF_20692_WL_TXMIX2G_CFG6_wl_mx2g_idac_lodc_SHIFT(rev)       6
#define RF_20692_WL_TXMIX2G_CFG6_wl_mx2g_idac_lodc_MASK(rev)        0xfc0
#define RF_20692_WL_TXMIX2G_CFG6_wl_mx2g_ptat_slope_bbdc_SHIFT(rev) 12
#define RF_20692_WL_TXMIX2G_CFG6_wl_mx2g_ptat_slope_bbdc_MASK(rev)  0xf000

/* Register RF_20692_WL_VBAT_CFG */
#define RF0_20692_WL_VBAT_CFG(rev)                         (0x88 | JTAG_20692_CR0)
#define RF_20692_WL_VBAT_CFG_wl_vbat_monitor_pu_SHIFT(rev) 0
#define RF_20692_WL_VBAT_CFG_wl_vbat_monitor_pu_MASK(rev)  0x1
#define RF_20692_WL_VBAT_CFG_wl_vbat_bw_SHIFT(rev)         4
#define RF_20692_WL_VBAT_CFG_wl_vbat_bw_MASK(rev)          0xf0

/* Register RF_20692_WL_VREG_CFG */
#define RF0_20692_WL_VREG_CFG(rev)                           (0x89 | JTAG_20692_CR0)
#define RF_20692_WL_VREG_CFG_wl_vreg_vout_sel_SHIFT(rev)     8
#define RF_20692_WL_VREG_CFG_wl_vreg_vout_sel_MASK(rev)      0x300
#define RF_20692_WL_VREG_CFG_wl_vreg_pu_SHIFT(rev)           0
#define RF_20692_WL_VREG_CFG_wl_vreg_pu_MASK(rev)            0x1
#define RF_20692_WL_VREG_CFG_wl_vreg_bg_filter_en_SHIFT(rev) 4
#define RF_20692_WL_VREG_CFG_wl_vreg_bg_filter_en_MASK(rev)  0x10

/* Register RF_20692_WL_XTAL_CFG1 */
#define RF0_20692_WL_XTAL_CFG1(rev)                        (0x8a | JTAG_20692_CR0)
#define RF_20692_WL_XTAL_CFG1_wl_xtal_buf_pu_SHIFT(rev)    1
#define RF_20692_WL_XTAL_CFG1_wl_xtal_buf_pu_MASK(rev)     0x2
#define RF_20692_WL_XTAL_CFG1_wl_xtal_dty_adj_n_SHIFT(rev) 14
#define RF_20692_WL_XTAL_CFG1_wl_xtal_dty_adj_n_MASK(rev)  0xc000
#define RF_20692_WL_XTAL_CFG1_wl_xtal_dty_adj_p_SHIFT(rev) 12
#define RF_20692_WL_XTAL_CFG1_wl_xtal_dty_adj_p_MASK(rev)  0x3000
#define RF_20692_WL_XTAL_CFG1_wl_xtal_pu_SHIFT(rev)        0
#define RF_20692_WL_XTAL_CFG1_wl_xtal_pu_MASK(rev)         0x1
#define RF_20692_WL_XTAL_CFG1_wl_xtal_out_pu_SHIFT(rev)    4
#define RF_20692_WL_XTAL_CFG1_wl_xtal_out_pu_MASK(rev)     0x7f0
#define RF_20692_WL_XTAL_CFG1_wl_xtal_dty_adj_SHIFT(rev)   12
#define RF_20692_WL_XTAL_CFG1_wl_xtal_dty_adj_MASK(rev)    0xf000

/* Register RF_20692_WL_XTAL_CFG2 */
#define RF0_20692_WL_XTAL_CFG2(rev)                   (0x8b | JTAG_20692_CR0)
#define RF_20692_WL_XTAL_CFG2_wl_xtal_buf_SHIFT(rev)  8
#define RF_20692_WL_XTAL_CFG2_wl_xtal_buf_MASK(rev)   0x3f00
#define RF_20692_WL_XTAL_CFG2_wl_xtal_core_SHIFT(rev) 0
#define RF_20692_WL_XTAL_CFG2_wl_xtal_core_MASK(rev)  0x3f

/* Register RF_20692_WL_XTAL_CFG3 */
#define RF0_20692_WL_XTAL_CFG3(rev)                           (0x8c | JTAG_20692_CR0)
#define RF_20692_WL_XTAL_CFG3_wl_xtal_rboff_SHIFT(rev)        4
#define RF_20692_WL_XTAL_CFG3_wl_xtal_rboff_MASK(rev)         0x10
#define RF_20692_WL_XTAL_CFG3_wl_xtal_rcal_ctrl_SHIFT(rev)    12
#define RF_20692_WL_XTAL_CFG3_wl_xtal_rcal_ctrl_MASK(rev)     0x3000
#define RF_20692_WL_XTAL_CFG3_wl_xtal_delay_SHIFT(rev)        1
#define RF_20692_WL_XTAL_CFG3_wl_xtal_delay_MASK(rev)         0xe
#define RF_20692_WL_XTAL_CFG3_wl_xtal_rccal_ctrl_SHIFT(rev)   10
#define RF_20692_WL_XTAL_CFG3_wl_xtal_rccal_ctrl_MASK(rev)    0xc00
#define RF_20692_WL_XTAL_CFG3_wl_xtal_vcocal_ctrl_SHIFT(rev)  8
#define RF_20692_WL_XTAL_CFG3_wl_xtal_vcocal_ctrl_MASK(rev)   0x300
#define RF_20692_WL_XTAL_CFG3_wl_xtal_sel_bias_res_SHIFT(rev) 5
#define RF_20692_WL_XTAL_CFG3_wl_xtal_sel_bias_res_MASK(rev)  0x60
#define RF_20692_WL_XTAL_CFG3_wl_xtal_doubler_pu_SHIFT(rev)   0
#define RF_20692_WL_XTAL_CFG3_wl_xtal_doubler_pu_MASK(rev)    0x1

/* Register RF_20692_WL_XTAL_CFG4 */
#define RF0_20692_WL_XTAL_CFG4(rev)                          (0x8d | JTAG_20692_CR0)
#define RF_20692_WL_XTAL_CFG4_wl_xtal_wlanrf_ctrl_SHIFT(rev) 0
#define RF_20692_WL_XTAL_CFG4_wl_xtal_wlanrf_ctrl_MASK(rev)  0xf
#define RF_20692_WL_XTAL_CFG4_wl_xtal_fm_ctrl_SHIFT(rev)     12
#define RF_20692_WL_XTAL_CFG4_wl_xtal_fm_ctrl_MASK(rev)      0xf000
#define RF_20692_WL_XTAL_CFG4_wl_xtal_gci_ctrl_SHIFT(rev)    8
#define RF_20692_WL_XTAL_CFG4_wl_xtal_gci_ctrl_MASK(rev)     0xf00
#define RF_20692_WL_XTAL_CFG4_wl_xtal_wlanbb_ctrl_SHIFT(rev) 4
#define RF_20692_WL_XTAL_CFG4_wl_xtal_wlanbb_ctrl_MASK(rev)  0xf0

/* Register RF_20692_WL_XTAL_SPARE */
#define RF0_20692_WL_XTAL_SPARE(rev)                    (0x8e | JTAG_20692_CR0)
#define RF_20692_WL_XTAL_SPARE_wl_xtal_spare_SHIFT(rev) 0
#define RF_20692_WL_XTAL_SPARE_wl_xtal_spare_MASK(rev)  0xff

/* Register RF_20692_WL_RCCAL_CFG1 */
#define RF0_20692_WL_RCCAL_CFG1(rev)                     (0x8f | JTAG_20692_CR0)
#define RF_20692_WL_RCCAL_CFG1_wl_rccal_P1_SHIFT(rev)    6
#define RF_20692_WL_RCCAL_CFG1_wl_rccal_P1_MASK(rev)     0xc0
#define RF_20692_WL_RCCAL_CFG1_wl_rccal_Q1_SHIFT(rev)    4
#define RF_20692_WL_RCCAL_CFG1_wl_rccal_Q1_MASK(rev)     0x30
#define RF_20692_WL_RCCAL_CFG1_wl_rccal_R1_SHIFT(rev)    2
#define RF_20692_WL_RCCAL_CFG1_wl_rccal_R1_MASK(rev)     0xc
#define RF_20692_WL_RCCAL_CFG1_wl_rccal_X1_SHIFT(rev)    8
#define RF_20692_WL_RCCAL_CFG1_wl_rccal_X1_MASK(rev)     0xff00
#define RF_20692_WL_RCCAL_CFG1_wl_rccal_START_SHIFT(rev) 0
#define RF_20692_WL_RCCAL_CFG1_wl_rccal_START_MASK(rev)  0x1

/* Register RF_20692_WL_RCCAL_CFG2 */
#define RF0_20692_WL_RCCAL_CFG2(rev)                   (0x90 | JTAG_20692_CR0)
#define RF_20692_WL_RCCAL_CFG2_wl_rccal_Trc_SHIFT(rev) 0
#define RF_20692_WL_RCCAL_CFG2_wl_rccal_Trc_MASK(rev)  0x1fff

/* Register RF_20692_WL_RCCAL_CFG3 */
#define RF0_20692_WL_RCCAL_CFG3(rev)                    (0x91 | JTAG_20692_CR0)
#define RF_20692_WL_RCCAL_CFG3_wl_rccal_DONE_SHIFT(rev) 0
#define RF_20692_WL_RCCAL_CFG3_wl_rccal_DONE_MASK(rev)  0x1

/* Register RF_20692_WL_RCCAL_CFG4 */
#define RF0_20692_WL_RCCAL_CFG4(rev)                  (0x92 | JTAG_20692_CR0)
#define RF_20692_WL_RCCAL_CFG4_wl_rccal_N0_SHIFT(rev) 0
#define RF_20692_WL_RCCAL_CFG4_wl_rccal_N0_MASK(rev)  0x1fff

/* Register RF_20692_WL_RCCAL_CFG5 */
#define RF0_20692_WL_RCCAL_CFG5(rev)                  (0x93 | JTAG_20692_CR0)
#define RF_20692_WL_RCCAL_CFG5_wl_rccal_N1_SHIFT(rev) 0
#define RF_20692_WL_RCCAL_CFG5_wl_rccal_N1_MASK(rev)  0x1fff

/* Register RF_20692_WL_RCCAL_CFG6 */
#define RF0_20692_WL_RCCAL_CFG6(rev)                          (0x94 | JTAG_20692_CR0)
#define RF_20692_WL_RCCAL_CFG6_wl_rccal_raw_dacbuf_SHIFT(rev) 5
#define RF_20692_WL_RCCAL_CFG6_wl_rccal_raw_dacbuf_MASK(rev)  0x3e0
#define RF_20692_WL_RCCAL_CFG6_wl_rccal_raw_adc1p2_SHIFT(rev) 0
#define RF_20692_WL_RCCAL_CFG6_wl_rccal_raw_adc1p2_MASK(rev)  0x1f
#define RF_20692_WL_RCCAL_CFG6_wl_rccal_raw_lpfcap_SHIFT(rev) 10
#define RF_20692_WL_RCCAL_CFG6_wl_rccal_raw_lpfcap_MASK(rev)  0x7c00

/* Register RF_20692_WL_OVERRIDE_CONFIG */
#define RF0_20692_WL_OVERRIDE_CONFIG(rev)                       (0x95 | JTAG_20692_CR0)
#define RF_20692_WL_OVERRIDE_CONFIG_global_alt_dc_en_SHIFT(rev) 15
#define RF_20692_WL_OVERRIDE_CONFIG_global_alt_dc_en_MASK(rev)  0x8000

/* Register RF_20692_WL_AUX_RXPGA_OVR1 */
#define RF0_20692_WL_AUX_RXPGA_OVR1(rev)                                (0x96 | JTAG_20692_CR0)
#define RF_20692_WL_AUX_RXPGA_OVR1_wl_ovr_auxpga_i_pu_SHIFT(rev)        1
#define RF_20692_WL_AUX_RXPGA_OVR1_wl_ovr_auxpga_i_pu_MASK(rev)         0x2
#define RF_20692_WL_AUX_RXPGA_OVR1_wl_ovr_auxpga_i_sel_vmid_SHIFT(rev)  0
#define RF_20692_WL_AUX_RXPGA_OVR1_wl_ovr_auxpga_i_sel_vmid_MASK(rev)   0x1
#define RF_20692_WL_AUX_RXPGA_OVR1_wl_ovr_auxpga_i_sel_input_SHIFT(rev) 2
#define RF_20692_WL_AUX_RXPGA_OVR1_wl_ovr_auxpga_i_sel_input_MASK(rev)  0x4
#define RF_20692_WL_AUX_RXPGA_OVR1_wl_ovr_auxpga_i_sel_gain_SHIFT(rev)  3
#define RF_20692_WL_AUX_RXPGA_OVR1_wl_ovr_auxpga_i_sel_gain_MASK(rev)   0x8

/* Register RF_20692_WL_BG_TOP_V3_OVR1 */
#define RF0_20692_WL_BG_TOP_V3_OVR1(rev)                          (0x97 | JTAG_20692_CR0)
#define RF_20692_WL_BG_TOP_V3_OVR1_wl_ovr_bg_pu_SHIFT(rev)        0
#define RF_20692_WL_BG_TOP_V3_OVR1_wl_ovr_bg_pu_MASK(rev)         0x1
#define RF_20692_WL_BG_TOP_V3_OVR1_wl_ovr_otp_rcal_sel_SHIFT(rev) 1
#define RF_20692_WL_BG_TOP_V3_OVR1_wl_ovr_otp_rcal_sel_MASK(rev)  0x2
#define RF_20692_WL_BG_TOP_V3_OVR1_wl_ovr_bg_rcal_trim_SHIFT(rev) 2
#define RF_20692_WL_BG_TOP_V3_OVR1_wl_ovr_bg_rcal_trim_MASK(rev)  0x4

/* Register RF_20692_WL_CLK_DIV_OVR1 */
#define RF0_20692_WL_CLK_DIV_OVR1(rev)                         (0x98 | JTAG_20692_CR0)
#define RF_20692_WL_CLK_DIV_OVR1_wl_ovr_dac_clk_pu_SHIFT(rev)  0
#define RF_20692_WL_CLK_DIV_OVR1_wl_ovr_dac_clk_pu_MASK(rev)   0x1
#define RF_20692_WL_CLK_DIV_OVR1_wl_ovr_afe_rst_clk_SHIFT(rev) 1
#define RF_20692_WL_CLK_DIV_OVR1_wl_ovr_afe_rst_clk_MASK(rev)  0x2

/* Register RF_20692_WL_GPABUF_OVR1 */
#define RF0_20692_WL_GPABUF_OVR1(rev)                                   (0x99 | JTAG_20692_CR0)
#define RF_20692_WL_GPABUF_OVR1_wl_ovr_testbuf_sel_test_port_SHIFT(rev) 1
#define RF_20692_WL_GPABUF_OVR1_wl_ovr_testbuf_sel_test_port_MASK(rev)  0x2
#define RF_20692_WL_GPABUF_OVR1_wl_ovr_testbuf_PU_SHIFT(rev)            0
#define RF_20692_WL_GPABUF_OVR1_wl_ovr_testbuf_PU_MASK(rev)             0x1

/* Register RF_20692_WL_LOGEN_OVR1 */
#define RF0_20692_WL_LOGEN_OVR1(rev)                             (0x9a | JTAG_20692_CR0)
#define RF_20692_WL_LOGEN_OVR1_wl_ovr_logencore_reset_SHIFT(rev) 1
#define RF_20692_WL_LOGEN_OVR1_wl_ovr_logencore_reset_MASK(rev)  0x2
#define RF_20692_WL_LOGEN_OVR1_wl_ovr_logencore_en_2g_SHIFT(rev) 0
#define RF_20692_WL_LOGEN_OVR1_wl_ovr_logencore_en_2g_MASK(rev)  0x1

/* Register RF_20692_WL_MINIPMU_OVR1 */
#define RF0_20692_WL_MINIPMU_OVR1(rev)                               (0x9b | JTAG_20692_CR0)
#define RF_20692_WL_MINIPMU_OVR1_wl_ovr_pmu_vrefadj_cbuck_SHIFT(rev) 0
#define RF_20692_WL_MINIPMU_OVR1_wl_ovr_pmu_vrefadj_cbuck_MASK(rev)  0x1
#define RF_20692_WL_MINIPMU_OVR1_wl_ovr_pmu_AFEldo_pu_SHIFT(rev)     3
#define RF_20692_WL_MINIPMU_OVR1_wl_ovr_pmu_AFEldo_pu_MASK(rev)      0x8
#define RF_20692_WL_MINIPMU_OVR1_wl_ovr_pmu_TXldo_pu_SHIFT(rev)      4
#define RF_20692_WL_MINIPMU_OVR1_wl_ovr_pmu_TXldo_pu_MASK(rev)       0x10
#define RF_20692_WL_MINIPMU_OVR1_wl_ovr_pmu_ADCldo_pu_SHIFT(rev)     1
#define RF_20692_WL_MINIPMU_OVR1_wl_ovr_pmu_ADCldo_pu_MASK(rev)      0x2
#define RF_20692_WL_MINIPMU_OVR1_wl_ovr_pmu_VCOldo_pu_SHIFT(rev)     5
#define RF_20692_WL_MINIPMU_OVR1_wl_ovr_pmu_VCOldo_pu_MASK(rev)      0x20
#define RF_20692_WL_MINIPMU_OVR1_wl_ovr_pmu_RXldo_pu_SHIFT(rev)      2
#define RF_20692_WL_MINIPMU_OVR1_wl_ovr_pmu_RXldo_pu_MASK(rev)       0x4
#define RF_20692_WL_MINIPMU_OVR1_wl_ovr_pmu_wlpmu_en_SHIFT(rev)      6
#define RF_20692_WL_MINIPMU_OVR1_wl_ovr_pmu_wlpmu_en_MASK(rev)       0x40

/* Register RF_20692_WL_RX_ADC_OVR1 */
#define RF0_20692_WL_RX_ADC_OVR1(rev)                             (0x9c | JTAG_20692_CR0)
#define RF_20692_WL_RX_ADC_OVR1_wl_ovr_adc_slow_pu_SHIFT(rev)     3
#define RF_20692_WL_RX_ADC_OVR1_wl_ovr_adc_slow_pu_MASK(rev)      0x8
#define RF_20692_WL_RX_ADC_OVR1_wl_ovr_adc_clk_slow_pu_SHIFT(rev) 2
#define RF_20692_WL_RX_ADC_OVR1_wl_ovr_adc_clk_slow_pu_MASK(rev)  0x4
#define RF_20692_WL_RX_ADC_OVR1_wl_ovr_reset_adc_SHIFT(rev)       4
#define RF_20692_WL_RX_ADC_OVR1_wl_ovr_reset_adc_MASK(rev)        0x10
#define RF_20692_WL_RX_ADC_OVR1_wl_ovr_adc_in_test_SHIFT(rev)     1
#define RF_20692_WL_RX_ADC_OVR1_wl_ovr_adc_in_test_MASK(rev)      0x2
#define RF_20692_WL_RX_ADC_OVR1_wl_ovr_adc_sipo_reset_SHIFT(rev)  6
#define RF_20692_WL_RX_ADC_OVR1_wl_ovr_adc_sipo_reset_MASK(rev)   0x40
#define RF_20692_WL_RX_ADC_OVR1_wl_ovr_adc_sipo_pu_SHIFT(rev)     5
#define RF_20692_WL_RX_ADC_OVR1_wl_ovr_adc_sipo_pu_MASK(rev)      0x20

/* Register RF_20692_WL_RX_BB_OVR1 */
#define RF0_20692_WL_RX_BB_OVR1(rev)                                 (0x9d | JTAG_20692_CR0)
#define RF_20692_WL_RX_BB_OVR1_wl_ovr_tia_pu_pulse_SHIFT(rev)        5
#define RF_20692_WL_RX_BB_OVR1_wl_ovr_tia_pu_pulse_MASK(rev)         0x20
#define RF_20692_WL_RX_BB_OVR1_wl_ovr_tia_C1_SHIFT(rev)              14
#define RF_20692_WL_RX_BB_OVR1_wl_ovr_tia_C1_MASK(rev)               0x4000
#define RF_20692_WL_RX_BB_OVR1_wl_ovr_tia_C2_SHIFT(rev)              9
#define RF_20692_WL_RX_BB_OVR1_wl_ovr_tia_C2_MASK(rev)               0x200
#define RF_20692_WL_RX_BB_OVR1_wl_ovr_tia_R1_SHIFT(rev)              11
#define RF_20692_WL_RX_BB_OVR1_wl_ovr_tia_R1_MASK(rev)               0x800
#define RF_20692_WL_RX_BB_OVR1_wl_ovr_tia_R2_SHIFT(rev)              4
#define RF_20692_WL_RX_BB_OVR1_wl_ovr_tia_R2_MASK(rev)               0x10
#define RF_20692_WL_RX_BB_OVR1_wl_ovr_tia_R3_SHIFT(rev)              3
#define RF_20692_WL_RX_BB_OVR1_wl_ovr_tia_R3_MASK(rev)               0x8
#define RF_20692_WL_RX_BB_OVR1_wl_ovr_tia_enable_st1_SHIFT(rev)      13
#define RF_20692_WL_RX_BB_OVR1_wl_ovr_tia_enable_st1_MASK(rev)       0x2000
#define RF_20692_WL_RX_BB_OVR1_wl_ovr_tia_R4_SHIFT(rev)              2
#define RF_20692_WL_RX_BB_OVR1_wl_ovr_tia_R4_MASK(rev)               0x4
#define RF_20692_WL_RX_BB_OVR1_wl_ovr_tia_R5_SHIFT(rev)              1
#define RF_20692_WL_RX_BB_OVR1_wl_ovr_tia_R5_MASK(rev)               0x2
#define RF_20692_WL_RX_BB_OVR1_wl_ovr_tia_R6_SHIFT(rev)              0
#define RF_20692_WL_RX_BB_OVR1_wl_ovr_tia_R6_MASK(rev)               0x1
#define RF_20692_WL_RX_BB_OVR1_wl_ovr_tia_pwrup_amp2_SHIFT(rev)      7
#define RF_20692_WL_RX_BB_OVR1_wl_ovr_tia_pwrup_amp2_MASK(rev)       0x80
#define RF_20692_WL_RX_BB_OVR1_wl_ovr_tia_amp2_bypass_SHIFT(rev)     12
#define RF_20692_WL_RX_BB_OVR1_wl_ovr_tia_amp2_bypass_MASK(rev)      0x1000
#define RF_20692_WL_RX_BB_OVR1_wl_ovr_tia_amp1_pwrup_SHIFT(rev)      6
#define RF_20692_WL_RX_BB_OVR1_wl_ovr_tia_amp1_pwrup_MASK(rev)       0x40
#define RF_20692_WL_RX_BB_OVR1_wl_ovr_tia_pwrup_resstring_SHIFT(rev) 8
#define RF_20692_WL_RX_BB_OVR1_wl_ovr_tia_pwrup_resstring_MASK(rev)  0x100

/* Register RF_20692_WL_RX_BB_OVR2 */
#define RF0_20692_WL_RX_BB_OVR2(rev)                                   (0x9e | JTAG_20692_CR0)
#define RF_20692_WL_RX_BB_OVR2_wl_ovr_tia_offset_rssi_pwrup_SHIFT(rev) 0
#define RF_20692_WL_RX_BB_OVR2_wl_ovr_tia_offset_rssi_pwrup_MASK(rev)  0x1
#define RF_20692_WL_RX_BB_OVR2_wl_ovr_tia_offset_dac_pwrup_SHIFT(rev)  2
#define RF_20692_WL_RX_BB_OVR2_wl_ovr_tia_offset_dac_pwrup_MASK(rev)   0x4
#define RF_20692_WL_RX_BB_OVR2_wl_ovr_tia_offset_dac_SHIFT(rev)        1
#define RF_20692_WL_RX_BB_OVR2_wl_ovr_tia_offset_dac_MASK(rev)         0x2

/* Register RF_20692_WL_RX_TOP_2G_OVR1 */
#define RF0_20692_WL_RX_TOP_2G_OVR1(rev)                                     (0x9f | JTAG_20692_CR0)
#define RF_20692_WL_RX_TOP_2G_OVR1_wl_ovr_lna2g_rxgm_gain_SHIFT(rev)         3
#define RF_20692_WL_RX_TOP_2G_OVR1_wl_ovr_lna2g_rxgm_gain_MASK(rev)          0x8
#define RF_20692_WL_RX_TOP_2G_OVR1_wl_ovr_rxdiv2g_pu_bias_SHIFT(rev)         2
#define RF_20692_WL_RX_TOP_2G_OVR1_wl_ovr_rxdiv2g_pu_bias_MASK(rev)          0x4
#define RF_20692_WL_RX_TOP_2G_OVR1_wl_ovr_lna2g_dig_wrssi1_pu_SHIFT(rev)     6
#define RF_20692_WL_RX_TOP_2G_OVR1_wl_ovr_lna2g_dig_wrssi1_pu_MASK(rev)      0x40
#define RF_20692_WL_RX_TOP_2G_OVR1_wl_ovr_lna2g_lna_low_ct_SHIFT(rev)        11
#define RF_20692_WL_RX_TOP_2G_OVR1_wl_ovr_lna2g_lna_low_ct_MASK(rev)         0x800
#define RF_20692_WL_RX_TOP_2G_OVR1_wl_ovr_lna2g_lna1_out_short_pu_SHIFT(rev) 8
#define RF_20692_WL_RX_TOP_2G_OVR1_wl_ovr_lna2g_lna1_out_short_pu_MASK(rev)  0x100
#define RF_20692_WL_RX_TOP_2G_OVR1_wl_ovr_lna2g_lna1_pu_SHIFT(rev)           7
#define RF_20692_WL_RX_TOP_2G_OVR1_wl_ovr_lna2g_lna1_pu_MASK(rev)            0x80
#define RF_20692_WL_RX_TOP_2G_OVR1_wl_ovr_lna2g_lna1_bypass_SHIFT(rev)       15
#define RF_20692_WL_RX_TOP_2G_OVR1_wl_ovr_lna2g_lna1_bypass_MASK(rev)        0x8000
#define RF_20692_WL_RX_TOP_2G_OVR1_wl_ovr_rxdiv2g_rs_SHIFT(rev)              1
#define RF_20692_WL_RX_TOP_2G_OVR1_wl_ovr_rxdiv2g_rs_MASK(rev)               0x2
#define RF_20692_WL_RX_TOP_2G_OVR1_wl_ovr_gm2g_pwrup_SHIFT(rev)              4
#define RF_20692_WL_RX_TOP_2G_OVR1_wl_ovr_gm2g_pwrup_MASK(rev)               0x10
#define RF_20692_WL_RX_TOP_2G_OVR1_wl_ovr_rxmix2g_pu_SHIFT(rev)              5
#define RF_20692_WL_RX_TOP_2G_OVR1_wl_ovr_rxmix2g_pu_MASK(rev)               0x20
#define RF_20692_WL_RX_TOP_2G_OVR1_wl_ovr_lna2g_lna1_gain_SHIFT(rev)         12
#define RF_20692_WL_RX_TOP_2G_OVR1_wl_ovr_lna2g_lna1_gain_MASK(rev)          0x1000
#define RF_20692_WL_RX_TOP_2G_OVR1_wl_ovr_lna2g_bias_reset_SHIFT(rev)        10
#define RF_20692_WL_RX_TOP_2G_OVR1_wl_ovr_lna2g_bias_reset_MASK(rev)         0x400
#define RF_20692_WL_RX_TOP_2G_OVR1_wl_ovr_lna2g_lna1_bypass_hiip3_SHIFT(rev) 14
#define RF_20692_WL_RX_TOP_2G_OVR1_wl_ovr_lna2g_lna1_bypass_hiip3_MASK(rev)  0x4000
#define RF_20692_WL_RX_TOP_2G_OVR1_wl_ovr_lna2g_lna1_Rout_SHIFT(rev)         13
#define RF_20692_WL_RX_TOP_2G_OVR1_wl_ovr_lna2g_lna1_Rout_MASK(rev)          0x2000
#define RF_20692_WL_RX_TOP_2G_OVR1_wl_ovr_lna2g_tr_rx_en_SHIFT(rev)          9
#define RF_20692_WL_RX_TOP_2G_OVR1_wl_ovr_lna2g_tr_rx_en_MASK(rev)           0x200

/* Register RF_20692_WL_SYNTH_OVR1 */
#define RF0_20692_WL_SYNTH_OVR1(rev)                                   (0xa0 | JTAG_20692_CR0)
#define RF_20692_WL_SYNTH_OVR1_wl_ovr_rfpll_vcocal_slopeIn_SHIFT(rev)  1
#define RF_20692_WL_SYNTH_OVR1_wl_ovr_rfpll_vcocal_slopeIn_MASK(rev)   0x2
#define RF_20692_WL_SYNTH_OVR1_wl_ovr_rfpll_monitor_pu_SHIFT(rev)      7
#define RF_20692_WL_SYNTH_OVR1_wl_ovr_rfpll_monitor_pu_MASK(rev)       0x80
#define RF_20692_WL_SYNTH_OVR1_wl_ovr_rfpll_vco_bias_reset_SHIFT(rev)  10
#define RF_20692_WL_SYNTH_OVR1_wl_ovr_rfpll_vco_bias_reset_MASK(rev)   0x400
#define RF_20692_WL_SYNTH_OVR1_wl_ovr_rfpll_vco_buf_pu_SHIFT(rev)      6
#define RF_20692_WL_SYNTH_OVR1_wl_ovr_rfpll_vco_buf_pu_MASK(rev)       0x40
#define RF_20692_WL_SYNTH_OVR1_wl_ovr_rfpll_cp_bias_reset_SHIFT(rev)   11
#define RF_20692_WL_SYNTH_OVR1_wl_ovr_rfpll_cp_bias_reset_MASK(rev)    0x800
#define RF_20692_WL_SYNTH_OVR1_wl_ovr_rfpll_vco_pu_SHIFT(rev)          5
#define RF_20692_WL_SYNTH_OVR1_wl_ovr_rfpll_vco_pu_MASK(rev)           0x20
#define RF_20692_WL_SYNTH_OVR1_wl_ovr_rfpll_synth_pu_SHIFT(rev)        4
#define RF_20692_WL_SYNTH_OVR1_wl_ovr_rfpll_synth_pu_MASK(rev)         0x10
#define RF_20692_WL_SYNTH_OVR1_wl_ovr_rfpll_vcocal_offsetIn_SHIFT(rev) 0
#define RF_20692_WL_SYNTH_OVR1_wl_ovr_rfpll_vcocal_offsetIn_MASK(rev)  0x1
#define RF_20692_WL_SYNTH_OVR1_wl_ovr_rfpll_rst_n_SHIFT(rev)           8
#define RF_20692_WL_SYNTH_OVR1_wl_ovr_rfpll_rst_n_MASK(rev)            0x100
#define RF_20692_WL_SYNTH_OVR1_wl_ovr_rfpll_vcocal_rst_n_SHIFT(rev)    9
#define RF_20692_WL_SYNTH_OVR1_wl_ovr_rfpll_vcocal_rst_n_MASK(rev)     0x200

/* Register RF_20692_WL_TEMP_SENS_OVR1 */
#define RF0_20692_WL_TEMP_SENS_OVR1(rev)                                   (0xa1 | JTAG_20692_CR0)
#define RF_20692_WL_TEMP_SENS_OVR1_wl_ovr_tempsense_sel_Vbe_Vbg_SHIFT(rev) 1
#define RF_20692_WL_TEMP_SENS_OVR1_wl_ovr_tempsense_sel_Vbe_Vbg_MASK(rev)  0x2
#define RF_20692_WL_TEMP_SENS_OVR1_wl_ovr_tempsense_pu_SHIFT(rev)          0
#define RF_20692_WL_TEMP_SENS_OVR1_wl_ovr_tempsense_pu_MASK(rev)           0x1
#define RF_20692_WL_TEMP_SENS_OVR1_wl_ovr_tempsense_swap_amp_SHIFT(rev)    2
#define RF_20692_WL_TEMP_SENS_OVR1_wl_ovr_tempsense_swap_amp_MASK(rev)     0x4

/* Register RF_20692_WL_TSSI_IQCAL_OVR1 */
#define RF0_20692_WL_TSSI_IQCAL_OVR1(rev)                            (0xa2 | JTAG_20692_CR0)
#define RF_20692_WL_TSSI_IQCAL_OVR1_wl_ovr_iqcal_PU_iqcal_SHIFT(rev) 1
#define RF_20692_WL_TSSI_IQCAL_OVR1_wl_ovr_iqcal_PU_iqcal_MASK(rev)  0x2
#define RF_20692_WL_TSSI_IQCAL_OVR1_wl_ovr_iqcal_PU_tssi_SHIFT(rev)  0
#define RF_20692_WL_TSSI_IQCAL_OVR1_wl_ovr_iqcal_PU_tssi_MASK(rev)   0x1

/* Register RF_20692_WL_TX_BB_OVR1 */
#define RF0_20692_WL_TX_BB_OVR1(rev)                                 (0xa3 | JTAG_20692_CR0)
#define RF_20692_WL_TX_BB_OVR1_wl_ovr_DACbuf_fixed_cap_SHIFT(rev)    8
#define RF_20692_WL_TX_BB_OVR1_wl_ovr_DACbuf_fixed_cap_MASK(rev)     0x100
#define RF_20692_WL_TX_BB_OVR1_wl_ovr_DAC_pwrup_SHIFT(rev)           12
#define RF_20692_WL_TX_BB_OVR1_wl_ovr_DAC_pwrup_MASK(rev)            0x1000
#define RF_20692_WL_TX_BB_OVR1_wl_ovr_lpf_bias_bq_SHIFT(rev)         13
#define RF_20692_WL_TX_BB_OVR1_wl_ovr_lpf_bias_bq_MASK(rev)          0x2000
#define RF_20692_WL_TX_BB_OVR1_wl_ovr_lpf_pu_bq_i_SHIFT(rev)         6
#define RF_20692_WL_TX_BB_OVR1_wl_ovr_lpf_pu_bq_i_MASK(rev)          0x40
#define RF_20692_WL_TX_BB_OVR1_wl_ovr_lpf_pu_bq_q_SHIFT(rev)         5
#define RF_20692_WL_TX_BB_OVR1_wl_ovr_lpf_pu_bq_q_MASK(rev)          0x20
#define RF_20692_WL_TX_BB_OVR1_wl_ovr_lpf_g10_SHIFT(rev)             4
#define RF_20692_WL_TX_BB_OVR1_wl_ovr_lpf_g10_MASK(rev)              0x10
#define RF_20692_WL_TX_BB_OVR1_wl_ovr_lpf_g11_SHIFT(rev)             0
#define RF_20692_WL_TX_BB_OVR1_wl_ovr_lpf_g11_MASK(rev)              0x1
#define RF_20692_WL_TX_BB_OVR1_wl_ovr_lpf_g12_SHIFT(rev)             3
#define RF_20692_WL_TX_BB_OVR1_wl_ovr_lpf_g12_MASK(rev)              0x8
#define RF_20692_WL_TX_BB_OVR1_wl_ovr_lpf_g21_SHIFT(rev)             2
#define RF_20692_WL_TX_BB_OVR1_wl_ovr_lpf_g21_MASK(rev)              0x4
#define RF_20692_WL_TX_BB_OVR1_wl_ovr_DACbuf_Cap_SHIFT(rev)          9
#define RF_20692_WL_TX_BB_OVR1_wl_ovr_DACbuf_Cap_MASK(rev)           0x200
#define RF_20692_WL_TX_BB_OVR1_wl_ovr_lpf_pu_SHIFT(rev)              7
#define RF_20692_WL_TX_BB_OVR1_wl_ovr_lpf_pu_MASK(rev)               0x80
#define RF_20692_WL_TX_BB_OVR1_wl_ovr_DAC_att_SHIFT(rev)             10
#define RF_20692_WL_TX_BB_OVR1_wl_ovr_DAC_att_MASK(rev)              0x400
#define RF_20692_WL_TX_BB_OVR1_wl_ovr_lpf_g_passive_rc_tx_SHIFT(rev) 1
#define RF_20692_WL_TX_BB_OVR1_wl_ovr_lpf_g_passive_rc_tx_MASK(rev)  0x2

/* Register RF_20692_WL_TX_TOP_2G_OVR1 */
#define RF0_20692_WL_TX_TOP_2G_OVR1(rev)                              (0xa4 | JTAG_20692_CR0)
#define RF_20692_WL_TX_TOP_2G_OVR1_wl_ovr_pa2g_bias_cas_pu_SHIFT(rev) 4
#define RF_20692_WL_TX_TOP_2G_OVR1_wl_ovr_pa2g_bias_cas_pu_MASK(rev)  0x10
#define RF_20692_WL_TX_TOP_2G_OVR1_wl_ovr_pa2g_bias_pu_SHIFT(rev)     3
#define RF_20692_WL_TX_TOP_2G_OVR1_wl_ovr_pa2g_bias_pu_MASK(rev)      0x8
#define RF_20692_WL_TX_TOP_2G_OVR1_wl_ovr_trsw2g_bias_pu_SHIFT(rev)   1
#define RF_20692_WL_TX_TOP_2G_OVR1_wl_ovr_trsw2g_bias_pu_MASK(rev)    0x2
#define RF_20692_WL_TX_TOP_2G_OVR1_wl_ovr_pa2g_bias_reset_SHIFT(rev)  5
#define RF_20692_WL_TX_TOP_2G_OVR1_wl_ovr_pa2g_bias_reset_MASK(rev)   0x20
#define RF_20692_WL_TX_TOP_2G_OVR1_wl_ovr_pa2g_gain_ctrl_SHIFT(rev)   6
#define RF_20692_WL_TX_TOP_2G_OVR1_wl_ovr_pa2g_gain_ctrl_MASK(rev)    0x40
#define RF_20692_WL_TX_TOP_2G_OVR1_wl_ovr_pa2g_2gtx_pu_SHIFT(rev)     2
#define RF_20692_WL_TX_TOP_2G_OVR1_wl_ovr_pa2g_2gtx_pu_MASK(rev)      0x4
#define RF_20692_WL_TX_TOP_2G_OVR1_wl_ovr_trsw2g_pu_SHIFT(rev)        0
#define RF_20692_WL_TX_TOP_2G_OVR1_wl_ovr_trsw2g_pu_MASK(rev)         0x1

/* Register RF_20692_WL_TX_TOP_2G_OVR2 */
#define RF0_20692_WL_TX_TOP_2G_OVR2(rev)                                  (0xa5 | JTAG_20692_CR0)
#define RF_20692_WL_TX_TOP_2G_OVR2_wl_ovr_logen2g_tx_rs_SHIFT(rev)        8
#define RF_20692_WL_TX_TOP_2G_OVR2_wl_ovr_logen2g_tx_rs_MASK(rev)         0x100
#define RF_20692_WL_TX_TOP_2G_OVR2_wl_ovr_pa2g_tssi_ctrl_range_SHIFT(rev) 5
#define RF_20692_WL_TX_TOP_2G_OVR2_wl_ovr_pa2g_tssi_ctrl_range_MASK(rev)  0x20
#define RF_20692_WL_TX_TOP_2G_OVR2_wl_ovr_mx2g_gc_SHIFT(rev)              3
#define RF_20692_WL_TX_TOP_2G_OVR2_wl_ovr_mx2g_gc_MASK(rev)               0x8
#define RF_20692_WL_TX_TOP_2G_OVR2_wl_ovr_pa2g_tssi_ctrl_pu_SHIFT(rev)    6
#define RF_20692_WL_TX_TOP_2G_OVR2_wl_ovr_pa2g_tssi_ctrl_pu_MASK(rev)     0x40
#define RF_20692_WL_TX_TOP_2G_OVR2_wl_stagger_mx2g_gc_SHIFT(rev)          4
#define RF_20692_WL_TX_TOP_2G_OVR2_wl_stagger_mx2g_gc_MASK(rev)           0x10
#define RF_20692_WL_TX_TOP_2G_OVR2_wl_ovr_mx2g_gc_cas_SHIFT(rev)          0
#define RF_20692_WL_TX_TOP_2G_OVR2_wl_ovr_mx2g_gc_cas_MASK(rev)           0x1
#define RF_20692_WL_TX_TOP_2G_OVR2_wl_ovr_logen2g_tx_pu_bias_SHIFT(rev)   9
#define RF_20692_WL_TX_TOP_2G_OVR2_wl_ovr_logen2g_tx_pu_bias_MASK(rev)    0x200
#define RF_20692_WL_TX_TOP_2G_OVR2_wl_ovr_mx2g_bias_en_SHIFT(rev)         2
#define RF_20692_WL_TX_TOP_2G_OVR2_wl_ovr_mx2g_bias_en_MASK(rev)          0x4
#define RF_20692_WL_TX_TOP_2G_OVR2_wl_ovr_tx2g_bias_pu_SHIFT(rev)         7
#define RF_20692_WL_TX_TOP_2G_OVR2_wl_ovr_tx2g_bias_pu_MASK(rev)          0x80
#define RF_20692_WL_TX_TOP_2G_OVR2_wl_ovr_gm2g_gc_SHIFT(rev)              1
#define RF_20692_WL_TX_TOP_2G_OVR2_wl_ovr_gm2g_gc_MASK(rev)               0x2
#define RF_20692_WL_TX_TOP_2G_OVR2_wl_ovr_logen2g_tx_pu_SHIFT(rev)        10
#define RF_20692_WL_TX_TOP_2G_OVR2_wl_ovr_logen2g_tx_pu_MASK(rev)         0x400

/* Register RF_20692_WL_VBAT_MONITOR_OVR1 */
#define RF0_20692_WL_VBAT_MONITOR_OVR1(rev)                             (0xa6 | JTAG_20692_CR0)
#define RF_20692_WL_VBAT_MONITOR_OVR1_wl_ovr_vbat_monitor_pu_SHIFT(rev) 0
#define RF_20692_WL_VBAT_MONITOR_OVR1_wl_ovr_vbat_monitor_pu_MASK(rev)  0x1

/* Register RF_20692_WL_VREG_HIGHV_VBAT_TOP_OVR1 */
#define RF0_20692_WL_VREG_HIGHV_VBAT_TOP_OVR1(rev)                       (0xa7 | JTAG_20692_CR0)
#define RF_20692_WL_VREG_HIGHV_VBAT_TOP_OVR1_wl_ovr_vreg25_pu_SHIFT(rev) 0
#define RF_20692_WL_VREG_HIGHV_VBAT_TOP_OVR1_wl_ovr_vreg25_pu_MASK(rev)  0x1

/* Register RF_20692_WL_XTAL_OVR1 */
#define RF0_20692_WL_XTAL_OVR1(rev)                         (0xa8 | JTAG_20692_CR0)
#define RF_20692_WL_XTAL_OVR1_wl_ovr_xtal_buf_pu_SHIFT(rev) 2
#define RF_20692_WL_XTAL_OVR1_wl_ovr_xtal_buf_pu_MASK(rev)  0x4
#define RF_20692_WL_XTAL_OVR1_wl_ovr_xtal_pu_SHIFT(rev)     1
#define RF_20692_WL_XTAL_OVR1_wl_ovr_xtal_pu_MASK(rev)      0x2
#define RF_20692_WL_XTAL_OVR1_wl_ovr_xtal_core_SHIFT(rev)   0
#define RF_20692_WL_XTAL_OVR1_wl_ovr_xtal_core_MASK(rev)    0x1

/* Register RF_20692_WL_TIA_LUT_0 */
#define RF0_20692_WL_TIA_LUT_0(rev)                      (0xa9 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_0_wl_tia_C1_step0_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_0_wl_tia_C1_step0_MASK(rev)  0xff

/* Register RF_20692_WL_TIA_LUT_1 */
#define RF0_20692_WL_TIA_LUT_1(rev)                      (0xaa | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_1_wl_tia_C1_step1_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_1_wl_tia_C1_step1_MASK(rev)  0xff

/* Register RF_20692_WL_TIA_LUT_2 */
#define RF0_20692_WL_TIA_LUT_2(rev)                      (0xab | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_2_wl_tia_C1_step2_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_2_wl_tia_C1_step2_MASK(rev)  0xff

/* Register RF_20692_WL_TIA_LUT_3 */
#define RF0_20692_WL_TIA_LUT_3(rev)                      (0xac | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_3_wl_tia_C1_step3_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_3_wl_tia_C1_step3_MASK(rev)  0xff

/* Register RF_20692_WL_TIA_LUT_4 */
#define RF0_20692_WL_TIA_LUT_4(rev)                      (0xad | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_4_wl_tia_C1_step4_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_4_wl_tia_C1_step4_MASK(rev)  0xff

/* Register RF_20692_WL_TIA_LUT_5 */
#define RF0_20692_WL_TIA_LUT_5(rev)                      (0xae | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_5_wl_tia_C1_step5_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_5_wl_tia_C1_step5_MASK(rev)  0xff

/* Register RF_20692_WL_TIA_LUT_6 */
#define RF0_20692_WL_TIA_LUT_6(rev)                      (0xaf | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_6_wl_tia_C1_step6_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_6_wl_tia_C1_step6_MASK(rev)  0xff

/* Register RF_20692_WL_TIA_LUT_7 */
#define RF0_20692_WL_TIA_LUT_7(rev)                      (0xb0 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_7_wl_tia_C1_step7_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_7_wl_tia_C1_step7_MASK(rev)  0xff

/* Register RF_20692_WL_TIA_LUT_8 */
#define RF0_20692_WL_TIA_LUT_8(rev)                      (0xb1 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_8_wl_tia_C1_step8_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_8_wl_tia_C1_step8_MASK(rev)  0xff

/* Register RF_20692_WL_TIA_LUT_9 */
#define RF0_20692_WL_TIA_LUT_9(rev)                      (0xb2 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_9_wl_tia_C1_step9_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_9_wl_tia_C1_step9_MASK(rev)  0xff

/* Register RF_20692_WL_TIA_LUT_10 */
#define RF0_20692_WL_TIA_LUT_10(rev)                       (0xb3 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_10_wl_tia_C1_step10_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_10_wl_tia_C1_step10_MASK(rev)  0xff

/* Register RF_20692_WL_TIA_LUT_11 */
#define RF0_20692_WL_TIA_LUT_11(rev)                       (0xb4 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_11_wl_tia_C1_step11_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_11_wl_tia_C1_step11_MASK(rev)  0xff

/* Register RF_20692_WL_TIA_LUT_12 */
#define RF0_20692_WL_TIA_LUT_12(rev)                          (0xb5 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_12_wl_tia_C1_high_gain_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_12_wl_tia_C1_high_gain_MASK(rev)  0xff

/* Register RF_20692_WL_TIA_LUT_13 */
#define RF0_20692_WL_TIA_LUT_13(rev)                      (0xb6 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_13_wl_tia_C2_step0_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_13_wl_tia_C2_step0_MASK(rev)  0x3f

/* Register RF_20692_WL_TIA_LUT_14 */
#define RF0_20692_WL_TIA_LUT_14(rev)                      (0xb7 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_14_wl_tia_C2_step1_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_14_wl_tia_C2_step1_MASK(rev)  0x3f

/* Register RF_20692_WL_TIA_LUT_15 */
#define RF0_20692_WL_TIA_LUT_15(rev)                      (0xb8 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_15_wl_tia_C2_step2_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_15_wl_tia_C2_step2_MASK(rev)  0x3f

/* Register RF_20692_WL_TIA_LUT_16 */
#define RF0_20692_WL_TIA_LUT_16(rev)                      (0xb9 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_16_wl_tia_C2_step3_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_16_wl_tia_C2_step3_MASK(rev)  0x3f

/* Register RF_20692_WL_TIA_LUT_17 */
#define RF0_20692_WL_TIA_LUT_17(rev)                      (0xba | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_17_wl_tia_C2_step4_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_17_wl_tia_C2_step4_MASK(rev)  0x3f

/* Register RF_20692_WL_TIA_LUT_18 */
#define RF0_20692_WL_TIA_LUT_18(rev)                      (0xbb | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_18_wl_tia_C2_step5_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_18_wl_tia_C2_step5_MASK(rev)  0x3f

/* Register RF_20692_WL_TIA_LUT_19 */
#define RF0_20692_WL_TIA_LUT_19(rev)                      (0xbc | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_19_wl_tia_C2_step6_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_19_wl_tia_C2_step6_MASK(rev)  0x3f

/* Register RF_20692_WL_TIA_LUT_20 */
#define RF0_20692_WL_TIA_LUT_20(rev)                      (0xbd | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_20_wl_tia_C2_step7_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_20_wl_tia_C2_step7_MASK(rev)  0x3f

/* Register RF_20692_WL_TIA_LUT_21 */
#define RF0_20692_WL_TIA_LUT_21(rev)                      (0xbe | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_21_wl_tia_C2_step8_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_21_wl_tia_C2_step8_MASK(rev)  0x3f

/* Register RF_20692_WL_TIA_LUT_22 */
#define RF0_20692_WL_TIA_LUT_22(rev)                      (0xbf | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_22_wl_tia_C2_step9_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_22_wl_tia_C2_step9_MASK(rev)  0x3f

/* Register RF_20692_WL_TIA_LUT_23 */
#define RF0_20692_WL_TIA_LUT_23(rev)                       (0xc0 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_23_wl_tia_C2_step10_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_23_wl_tia_C2_step10_MASK(rev)  0x3f

/* Register RF_20692_WL_TIA_LUT_24 */
#define RF0_20692_WL_TIA_LUT_24(rev)                       (0xc1 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_24_wl_tia_C2_step11_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_24_wl_tia_C2_step11_MASK(rev)  0x3f

/* Register RF_20692_WL_TIA_LUT_25 */
#define RF0_20692_WL_TIA_LUT_25(rev)                          (0xc2 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_25_wl_tia_C2_high_gain_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_25_wl_tia_C2_high_gain_MASK(rev)  0x3f

/* Register RF_20692_WL_TIA_LUT_26 */
#define RF0_20692_WL_TIA_LUT_26(rev)                      (0xc3 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_26_wl_tia_R1_step0_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_26_wl_tia_R1_step0_MASK(rev)  0xff

/* Register RF_20692_WL_TIA_LUT_27 */
#define RF0_20692_WL_TIA_LUT_27(rev)                      (0xc4 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_27_wl_tia_R1_step1_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_27_wl_tia_R1_step1_MASK(rev)  0xff

/* Register RF_20692_WL_TIA_LUT_28 */
#define RF0_20692_WL_TIA_LUT_28(rev)                      (0xc5 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_28_wl_tia_R1_step2_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_28_wl_tia_R1_step2_MASK(rev)  0xff

/* Register RF_20692_WL_TIA_LUT_29 */
#define RF0_20692_WL_TIA_LUT_29(rev)                      (0xc6 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_29_wl_tia_R1_step3_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_29_wl_tia_R1_step3_MASK(rev)  0xff

/* Register RF_20692_WL_TIA_LUT_30 */
#define RF0_20692_WL_TIA_LUT_30(rev)                      (0xc7 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_30_wl_tia_R1_step4_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_30_wl_tia_R1_step4_MASK(rev)  0xff

/* Register RF_20692_WL_TIA_LUT_31 */
#define RF0_20692_WL_TIA_LUT_31(rev)                      (0xc8 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_31_wl_tia_R1_step5_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_31_wl_tia_R1_step5_MASK(rev)  0xff

/* Register RF_20692_WL_TIA_LUT_32 */
#define RF0_20692_WL_TIA_LUT_32(rev)                      (0xc9 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_32_wl_tia_R1_step6_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_32_wl_tia_R1_step6_MASK(rev)  0xff

/* Register RF_20692_WL_TIA_LUT_33 */
#define RF0_20692_WL_TIA_LUT_33(rev)                      (0xca | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_33_wl_tia_R1_step7_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_33_wl_tia_R1_step7_MASK(rev)  0xff

/* Register RF_20692_WL_TIA_LUT_34 */
#define RF0_20692_WL_TIA_LUT_34(rev)                      (0xcb | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_34_wl_tia_R1_step8_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_34_wl_tia_R1_step8_MASK(rev)  0xff

/* Register RF_20692_WL_TIA_LUT_35 */
#define RF0_20692_WL_TIA_LUT_35(rev)                      (0xcc | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_35_wl_tia_R1_step9_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_35_wl_tia_R1_step9_MASK(rev)  0xff

/* Register RF_20692_WL_TIA_LUT_36 */
#define RF0_20692_WL_TIA_LUT_36(rev)                       (0xcd | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_36_wl_tia_R1_step10_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_36_wl_tia_R1_step10_MASK(rev)  0xff

/* Register RF_20692_WL_TIA_LUT_37 */
#define RF0_20692_WL_TIA_LUT_37(rev)                       (0xce | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_37_wl_tia_R1_step11_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_37_wl_tia_R1_step11_MASK(rev)  0xff

/* Register RF_20692_WL_TIA_LUT_38 */
#define RF0_20692_WL_TIA_LUT_38(rev)                          (0xcf | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_38_wl_tia_R1_high_gain_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_38_wl_tia_R1_high_gain_MASK(rev)  0xff

/* Register RF_20692_WL_TIA_LUT_39 */
#define RF0_20692_WL_TIA_LUT_39(rev)                      (0xd0 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_39_wl_tia_R2_step0_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_39_wl_tia_R2_step0_MASK(rev)  0xff

/* Register RF_20692_WL_TIA_LUT_40 */
#define RF0_20692_WL_TIA_LUT_40(rev)                      (0xd1 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_40_wl_tia_R2_step1_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_40_wl_tia_R2_step1_MASK(rev)  0xff

/* Register RF_20692_WL_TIA_LUT_41 */
#define RF0_20692_WL_TIA_LUT_41(rev)                      (0xd2 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_41_wl_tia_R2_step2_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_41_wl_tia_R2_step2_MASK(rev)  0xff

/* Register RF_20692_WL_TIA_LUT_42 */
#define RF0_20692_WL_TIA_LUT_42(rev)                      (0xd3 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_42_wl_tia_R2_step3_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_42_wl_tia_R2_step3_MASK(rev)  0xff

/* Register RF_20692_WL_TIA_LUT_43 */
#define RF0_20692_WL_TIA_LUT_43(rev)                      (0xd4 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_43_wl_tia_R2_step4_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_43_wl_tia_R2_step4_MASK(rev)  0xff

/* Register RF_20692_WL_TIA_LUT_44 */
#define RF0_20692_WL_TIA_LUT_44(rev)                      (0xd5 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_44_wl_tia_R2_step5_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_44_wl_tia_R2_step5_MASK(rev)  0xff

/* Register RF_20692_WL_TIA_LUT_45 */
#define RF0_20692_WL_TIA_LUT_45(rev)                      (0xd6 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_45_wl_tia_R2_step6_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_45_wl_tia_R2_step6_MASK(rev)  0xff

/* Register RF_20692_WL_TIA_LUT_46 */
#define RF0_20692_WL_TIA_LUT_46(rev)                      (0xd7 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_46_wl_tia_R2_step7_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_46_wl_tia_R2_step7_MASK(rev)  0xff

/* Register RF_20692_WL_TIA_LUT_47 */
#define RF0_20692_WL_TIA_LUT_47(rev)                      (0xd8 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_47_wl_tia_R2_step8_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_47_wl_tia_R2_step8_MASK(rev)  0xff

/* Register RF_20692_WL_TIA_LUT_48 */
#define RF0_20692_WL_TIA_LUT_48(rev)                      (0xd9 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_48_wl_tia_R2_step9_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_48_wl_tia_R2_step9_MASK(rev)  0xff

/* Register RF_20692_WL_TIA_LUT_49 */
#define RF0_20692_WL_TIA_LUT_49(rev)                       (0xda | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_49_wl_tia_R2_step10_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_49_wl_tia_R2_step10_MASK(rev)  0xff

/* Register RF_20692_WL_TIA_LUT_50 */
#define RF0_20692_WL_TIA_LUT_50(rev)                       (0xdb | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_50_wl_tia_R2_step11_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_50_wl_tia_R2_step11_MASK(rev)  0xff

/* Register RF_20692_WL_TIA_LUT_51 */
#define RF0_20692_WL_TIA_LUT_51(rev)                          (0xdc | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_51_wl_tia_R2_high_gain_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_51_wl_tia_R2_high_gain_MASK(rev)  0xff

/* Register RF_20692_WL_TIA_LUT_52 */
#define RF0_20692_WL_TIA_LUT_52(rev)                      (0xdd | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_52_wl_tia_R3_step0_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_52_wl_tia_R3_step0_MASK(rev)  0x1ff

/* Register RF_20692_WL_TIA_LUT_53 */
#define RF0_20692_WL_TIA_LUT_53(rev)                      (0xde | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_53_wl_tia_R3_step1_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_53_wl_tia_R3_step1_MASK(rev)  0x1ff

/* Register RF_20692_WL_TIA_LUT_54 */
#define RF0_20692_WL_TIA_LUT_54(rev)                      (0xdf | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_54_wl_tia_R3_step2_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_54_wl_tia_R3_step2_MASK(rev)  0x1ff

/* Register RF_20692_WL_TIA_LUT_55 */
#define RF0_20692_WL_TIA_LUT_55(rev)                      (0xe0 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_55_wl_tia_R3_step3_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_55_wl_tia_R3_step3_MASK(rev)  0x1ff

/* Register RF_20692_WL_TIA_LUT_56 */
#define RF0_20692_WL_TIA_LUT_56(rev)                      (0xe1 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_56_wl_tia_R3_step4_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_56_wl_tia_R3_step4_MASK(rev)  0x1ff

/* Register RF_20692_WL_TIA_LUT_57 */
#define RF0_20692_WL_TIA_LUT_57(rev)                      (0xe2 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_57_wl_tia_R3_step5_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_57_wl_tia_R3_step5_MASK(rev)  0x1ff

/* Register RF_20692_WL_TIA_LUT_58 */
#define RF0_20692_WL_TIA_LUT_58(rev)                      (0xe3 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_58_wl_tia_R3_step6_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_58_wl_tia_R3_step6_MASK(rev)  0x1ff

/* Register RF_20692_WL_TIA_LUT_59 */
#define RF0_20692_WL_TIA_LUT_59(rev)                      (0xe4 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_59_wl_tia_R3_step7_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_59_wl_tia_R3_step7_MASK(rev)  0x1ff

/* Register RF_20692_WL_TIA_LUT_60 */
#define RF0_20692_WL_TIA_LUT_60(rev)                      (0xe5 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_60_wl_tia_R3_step8_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_60_wl_tia_R3_step8_MASK(rev)  0x1ff

/* Register RF_20692_WL_TIA_LUT_61 */
#define RF0_20692_WL_TIA_LUT_61(rev)                      (0xe6 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_61_wl_tia_R3_step9_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_61_wl_tia_R3_step9_MASK(rev)  0x1ff

/* Register RF_20692_WL_TIA_LUT_62 */
#define RF0_20692_WL_TIA_LUT_62(rev)                       (0xe7 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_62_wl_tia_R3_step10_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_62_wl_tia_R3_step10_MASK(rev)  0x1ff

/* Register RF_20692_WL_TIA_LUT_63 */
#define RF0_20692_WL_TIA_LUT_63(rev)                       (0xe8 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_63_wl_tia_R3_step11_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_63_wl_tia_R3_step11_MASK(rev)  0x1ff

/* Register RF_20692_WL_TIA_LUT_64 */
#define RF0_20692_WL_TIA_LUT_64(rev)                          (0xe9 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_64_wl_tia_R3_high_gain_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_64_wl_tia_R3_high_gain_MASK(rev)  0x1ff

/* Register RF_20692_WL_TIA_LUT_65 */
#define RF0_20692_WL_TIA_LUT_65(rev)                      (0xea | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_65_wl_tia_R4_step0_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_65_wl_tia_R4_step0_MASK(rev)  0x1ff

/* Register RF_20692_WL_TIA_LUT_66 */
#define RF0_20692_WL_TIA_LUT_66(rev)                      (0xeb | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_66_wl_tia_R4_step1_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_66_wl_tia_R4_step1_MASK(rev)  0x1ff

/* Register RF_20692_WL_TIA_LUT_68 */
#define RF0_20692_WL_TIA_LUT_68(rev)                      (0xec | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_68_wl_tia_R4_step2_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_68_wl_tia_R4_step2_MASK(rev)  0x1ff

/* Register RF_20692_WL_TIA_LUT_69 */
#define RF0_20692_WL_TIA_LUT_69(rev)                      (0xed | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_69_wl_tia_R4_step3_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_69_wl_tia_R4_step3_MASK(rev)  0x1ff

/* Register RF_20692_WL_TIA_LUT_70 */
#define RF0_20692_WL_TIA_LUT_70(rev)                      (0xee | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_70_wl_tia_R4_step4_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_70_wl_tia_R4_step4_MASK(rev)  0x1ff

/* Register RF_20692_WL_TIA_LUT_71 */
#define RF0_20692_WL_TIA_LUT_71(rev)                      (0xef | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_71_wl_tia_R4_step5_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_71_wl_tia_R4_step5_MASK(rev)  0x1ff

/* Register RF_20692_WL_TIA_LUT_72 */
#define RF0_20692_WL_TIA_LUT_72(rev)                      (0xf0 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_72_wl_tia_R4_step6_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_72_wl_tia_R4_step6_MASK(rev)  0x1ff

/* Register RF_20692_WL_TIA_LUT_73 */
#define RF0_20692_WL_TIA_LUT_73(rev)                      (0xf1 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_73_wl_tia_R4_step7_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_73_wl_tia_R4_step7_MASK(rev)  0x1ff

/* Register RF_20692_WL_TIA_LUT_74 */
#define RF0_20692_WL_TIA_LUT_74(rev)                      (0xf2 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_74_wl_tia_R4_step8_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_74_wl_tia_R4_step8_MASK(rev)  0x1ff

/* Register RF_20692_WL_TIA_LUT_75 */
#define RF0_20692_WL_TIA_LUT_75(rev)                      (0xf3 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_75_wl_tia_R4_step9_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_75_wl_tia_R4_step9_MASK(rev)  0x1ff

/* Register RF_20692_WL_TIA_LUT_76 */
#define RF0_20692_WL_TIA_LUT_76(rev)                       (0xf4 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_76_wl_tia_R4_step10_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_76_wl_tia_R4_step10_MASK(rev)  0x1ff

/* Register RF_20692_WL_TIA_LUT_77 */
#define RF0_20692_WL_TIA_LUT_77(rev)                       (0xf5 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_77_wl_tia_R4_step11_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_77_wl_tia_R4_step11_MASK(rev)  0x1ff

/* Register RF_20692_WL_TIA_LUT_78 */
#define RF0_20692_WL_TIA_LUT_78(rev)                          (0xf6 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_78_wl_tia_R4_high_gain_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_78_wl_tia_R4_high_gain_MASK(rev)  0x1ff

/* Register RF_20692_WL_TIA_LUT_79 */
#define RF0_20692_WL_TIA_LUT_79(rev)                                   (0xf7 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_79_wl_tia_amp2_bypass_step0_SHIFT(rev)     0
#define RF_20692_WL_TIA_LUT_79_wl_tia_amp2_bypass_step0_MASK(rev)      0x1
#define RF_20692_WL_TIA_LUT_79_wl_tia_amp2_bypass_step1_SHIFT(rev)     1
#define RF_20692_WL_TIA_LUT_79_wl_tia_amp2_bypass_step1_MASK(rev)      0x2
#define RF_20692_WL_TIA_LUT_79_wl_tia_amp2_bypass_step2_SHIFT(rev)     2
#define RF_20692_WL_TIA_LUT_79_wl_tia_amp2_bypass_step2_MASK(rev)      0x4
#define RF_20692_WL_TIA_LUT_79_wl_tia_amp2_bypass_step3_SHIFT(rev)     3
#define RF_20692_WL_TIA_LUT_79_wl_tia_amp2_bypass_step3_MASK(rev)      0x8
#define RF_20692_WL_TIA_LUT_79_wl_tia_amp2_bypass_step4_SHIFT(rev)     4
#define RF_20692_WL_TIA_LUT_79_wl_tia_amp2_bypass_step4_MASK(rev)      0x10
#define RF_20692_WL_TIA_LUT_79_wl_tia_amp2_bypass_step5_SHIFT(rev)     5
#define RF_20692_WL_TIA_LUT_79_wl_tia_amp2_bypass_step5_MASK(rev)      0x20
#define RF_20692_WL_TIA_LUT_79_wl_tia_amp2_bypass_step6_SHIFT(rev)     6
#define RF_20692_WL_TIA_LUT_79_wl_tia_amp2_bypass_step6_MASK(rev)      0x40
#define RF_20692_WL_TIA_LUT_79_wl_tia_amp2_bypass_step7_SHIFT(rev)     7
#define RF_20692_WL_TIA_LUT_79_wl_tia_amp2_bypass_step7_MASK(rev)      0x80
#define RF_20692_WL_TIA_LUT_79_wl_tia_amp2_bypass_step8_SHIFT(rev)     8
#define RF_20692_WL_TIA_LUT_79_wl_tia_amp2_bypass_step8_MASK(rev)      0x100
#define RF_20692_WL_TIA_LUT_79_wl_tia_amp2_bypass_step9_SHIFT(rev)     9
#define RF_20692_WL_TIA_LUT_79_wl_tia_amp2_bypass_step9_MASK(rev)      0x200
#define RF_20692_WL_TIA_LUT_79_wl_tia_amp2_bypass_high_gain_SHIFT(rev) 12
#define RF_20692_WL_TIA_LUT_79_wl_tia_amp2_bypass_high_gain_MASK(rev)  0x1000
#define RF_20692_WL_TIA_LUT_79_wl_tia_amp2_bypass_step10_SHIFT(rev)    10
#define RF_20692_WL_TIA_LUT_79_wl_tia_amp2_bypass_step10_MASK(rev)     0x400
#define RF_20692_WL_TIA_LUT_79_wl_tia_amp2_bypass_step11_SHIFT(rev)    11
#define RF_20692_WL_TIA_LUT_79_wl_tia_amp2_bypass_step11_MASK(rev)     0x800

/* Register RF_20692_WL_TIA_LUT_80 */
#define RF0_20692_WL_TIA_LUT_80(rev)                                  (0xf8 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_80_wl_tia_pwrup_amp2_step10_SHIFT(rev)    10
#define RF_20692_WL_TIA_LUT_80_wl_tia_pwrup_amp2_step10_MASK(rev)     0x400
#define RF_20692_WL_TIA_LUT_80_wl_tia_pwrup_amp2_step11_SHIFT(rev)    11
#define RF_20692_WL_TIA_LUT_80_wl_tia_pwrup_amp2_step11_MASK(rev)     0x800
#define RF_20692_WL_TIA_LUT_80_wl_tia_pwrup_amp2_high_gain_SHIFT(rev) 12
#define RF_20692_WL_TIA_LUT_80_wl_tia_pwrup_amp2_high_gain_MASK(rev)  0x1000
#define RF_20692_WL_TIA_LUT_80_wl_tia_pwrup_amp2_step0_SHIFT(rev)     0
#define RF_20692_WL_TIA_LUT_80_wl_tia_pwrup_amp2_step0_MASK(rev)      0x1
#define RF_20692_WL_TIA_LUT_80_wl_tia_pwrup_amp2_step1_SHIFT(rev)     1
#define RF_20692_WL_TIA_LUT_80_wl_tia_pwrup_amp2_step1_MASK(rev)      0x2
#define RF_20692_WL_TIA_LUT_80_wl_tia_pwrup_amp2_step2_SHIFT(rev)     2
#define RF_20692_WL_TIA_LUT_80_wl_tia_pwrup_amp2_step2_MASK(rev)      0x4
#define RF_20692_WL_TIA_LUT_80_wl_tia_pwrup_amp2_step3_SHIFT(rev)     3
#define RF_20692_WL_TIA_LUT_80_wl_tia_pwrup_amp2_step3_MASK(rev)      0x8
#define RF_20692_WL_TIA_LUT_80_wl_tia_pwrup_amp2_step4_SHIFT(rev)     4
#define RF_20692_WL_TIA_LUT_80_wl_tia_pwrup_amp2_step4_MASK(rev)      0x10
#define RF_20692_WL_TIA_LUT_80_wl_tia_pwrup_amp2_step5_SHIFT(rev)     5
#define RF_20692_WL_TIA_LUT_80_wl_tia_pwrup_amp2_step5_MASK(rev)      0x20
#define RF_20692_WL_TIA_LUT_80_wl_tia_pwrup_amp2_step6_SHIFT(rev)     6
#define RF_20692_WL_TIA_LUT_80_wl_tia_pwrup_amp2_step6_MASK(rev)      0x40
#define RF_20692_WL_TIA_LUT_80_wl_tia_pwrup_amp2_step7_SHIFT(rev)     7
#define RF_20692_WL_TIA_LUT_80_wl_tia_pwrup_amp2_step7_MASK(rev)      0x80
#define RF_20692_WL_TIA_LUT_80_wl_tia_pwrup_amp2_step8_SHIFT(rev)     8
#define RF_20692_WL_TIA_LUT_80_wl_tia_pwrup_amp2_step8_MASK(rev)      0x100
#define RF_20692_WL_TIA_LUT_80_wl_tia_pwrup_amp2_step9_SHIFT(rev)     9
#define RF_20692_WL_TIA_LUT_80_wl_tia_pwrup_amp2_step9_MASK(rev)      0x200

/* Register RF_20692_WL_TIA_LUT_81 */
#define RF0_20692_WL_TIA_LUT_81(rev)                              (0xf9 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_81_wl_tia_enable_st1_step0_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_81_wl_tia_enable_st1_step0_MASK(rev)  0x3
#define RF_20692_WL_TIA_LUT_81_wl_tia_enable_st1_step1_SHIFT(rev) 2
#define RF_20692_WL_TIA_LUT_81_wl_tia_enable_st1_step1_MASK(rev)  0xc
#define RF_20692_WL_TIA_LUT_81_wl_tia_enable_st1_step2_SHIFT(rev) 4
#define RF_20692_WL_TIA_LUT_81_wl_tia_enable_st1_step2_MASK(rev)  0x30
#define RF_20692_WL_TIA_LUT_81_wl_tia_enable_st1_step3_SHIFT(rev) 6
#define RF_20692_WL_TIA_LUT_81_wl_tia_enable_st1_step3_MASK(rev)  0xc0
#define RF_20692_WL_TIA_LUT_81_wl_tia_enable_st1_step4_SHIFT(rev) 8
#define RF_20692_WL_TIA_LUT_81_wl_tia_enable_st1_step4_MASK(rev)  0x300
#define RF_20692_WL_TIA_LUT_81_wl_tia_enable_st1_step5_SHIFT(rev) 10
#define RF_20692_WL_TIA_LUT_81_wl_tia_enable_st1_step5_MASK(rev)  0xc00
#define RF_20692_WL_TIA_LUT_81_wl_tia_enable_st1_step6_SHIFT(rev) 12
#define RF_20692_WL_TIA_LUT_81_wl_tia_enable_st1_step6_MASK(rev)  0x3000
#define RF_20692_WL_TIA_LUT_81_wl_tia_enable_st1_step7_SHIFT(rev) 14
#define RF_20692_WL_TIA_LUT_81_wl_tia_enable_st1_step7_MASK(rev)  0xc000

/* Register RF_20692_WL_TIA_LUT_82 */
#define RF0_20692_WL_TIA_LUT_82(rev)                                  (0xfa | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_82_wl_tia_enable_st1_step10_SHIFT(rev)    4
#define RF_20692_WL_TIA_LUT_82_wl_tia_enable_st1_step10_MASK(rev)     0x30
#define RF_20692_WL_TIA_LUT_82_wl_tia_enable_st1_step11_SHIFT(rev)    6
#define RF_20692_WL_TIA_LUT_82_wl_tia_enable_st1_step11_MASK(rev)     0xc0
#define RF_20692_WL_TIA_LUT_82_wl_tia_enable_st1_step8_SHIFT(rev)     0
#define RF_20692_WL_TIA_LUT_82_wl_tia_enable_st1_step8_MASK(rev)      0x3
#define RF_20692_WL_TIA_LUT_82_wl_tia_enable_st1_step9_SHIFT(rev)     2
#define RF_20692_WL_TIA_LUT_82_wl_tia_enable_st1_step9_MASK(rev)      0xc
#define RF_20692_WL_TIA_LUT_82_wl_tia_enable_st1_high_gain_SHIFT(rev) 8
#define RF_20692_WL_TIA_LUT_82_wl_tia_enable_st1_high_gain_MASK(rev)  0x300

/* Register RF_20692_WL_TIA_LUT_83 */
#define RF0_20692_WL_TIA_LUT_83(rev)                      (0xfb | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_83_wl_tia_R5_step0_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_83_wl_tia_R5_step0_MASK(rev)  0x1ff

/* Register RF_20692_WL_TIA_LUT_84 */
#define RF0_20692_WL_TIA_LUT_84(rev)                      (0xfc | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_84_wl_tia_R5_step1_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_84_wl_tia_R5_step1_MASK(rev)  0x1ff

/* Register RF_20692_WL_TIA_LUT_85 */
#define RF0_20692_WL_TIA_LUT_85(rev)                      (0xfd | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_85_wl_tia_R5_step2_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_85_wl_tia_R5_step2_MASK(rev)  0x1ff

/* Register RF_20692_WL_TIA_LUT_86 */
#define RF0_20692_WL_TIA_LUT_86(rev)                      (0xfe | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_86_wl_tia_R5_step3_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_86_wl_tia_R5_step3_MASK(rev)  0x1ff

/* Register RF_20692_WL_TIA_LUT_87 */
#define RF0_20692_WL_TIA_LUT_87(rev)                      (0xff | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_87_wl_tia_R5_step4_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_87_wl_tia_R5_step4_MASK(rev)  0x1ff

/* Register RF_20692_WL_TIA_LUT_88 */
#define RF0_20692_WL_TIA_LUT_88(rev)                      (0x100 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_88_wl_tia_R5_step5_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_88_wl_tia_R5_step5_MASK(rev)  0x1ff

/* Register RF_20692_WL_TIA_LUT_89 */
#define RF0_20692_WL_TIA_LUT_89(rev)                      (0x101 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_89_wl_tia_R5_step6_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_89_wl_tia_R5_step6_MASK(rev)  0x1ff

/* Register RF_20692_WL_TIA_LUT_90 */
#define RF0_20692_WL_TIA_LUT_90(rev)                      (0x102 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_90_wl_tia_R5_step7_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_90_wl_tia_R5_step7_MASK(rev)  0x1ff

/* Register RF_20692_WL_TIA_LUT_91 */
#define RF0_20692_WL_TIA_LUT_91(rev)                      (0x103 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_91_wl_tia_R5_step8_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_91_wl_tia_R5_step8_MASK(rev)  0x1ff

/* Register RF_20692_WL_TIA_LUT_92 */
#define RF0_20692_WL_TIA_LUT_92(rev)                      (0x104 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_92_wl_tia_R5_step9_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_92_wl_tia_R5_step9_MASK(rev)  0x1ff

/* Register RF_20692_WL_TIA_LUT_93 */
#define RF0_20692_WL_TIA_LUT_93(rev)                       (0x105 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_93_wl_tia_R5_step10_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_93_wl_tia_R5_step10_MASK(rev)  0x1ff

/* Register RF_20692_WL_TIA_LUT_94 */
#define RF0_20692_WL_TIA_LUT_94(rev)                       (0x106 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_94_wl_tia_R5_step11_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_94_wl_tia_R5_step11_MASK(rev)  0x1ff

/* Register RF_20692_WL_TIA_LUT_95 */
#define RF0_20692_WL_TIA_LUT_95(rev)                          (0x107 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_95_wl_tia_R5_high_gain_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_95_wl_tia_R5_high_gain_MASK(rev)  0x1ff

/* Register RF_20692_WL_TIA_LUT_96 */
#define RF0_20692_WL_TIA_LUT_96(rev)                      (0x108 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_96_wl_tia_R6_step0_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_96_wl_tia_R6_step0_MASK(rev)  0x1ff

/* Register RF_20692_WL_TIA_LUT_97 */
#define RF0_20692_WL_TIA_LUT_97(rev)                      (0x109 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_97_wl_tia_R6_step1_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_97_wl_tia_R6_step1_MASK(rev)  0x1ff

/* Register RF_20692_WL_TIA_LUT_98 */
#define RF0_20692_WL_TIA_LUT_98(rev)                      (0x10a | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_98_wl_tia_R6_step2_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_98_wl_tia_R6_step2_MASK(rev)  0x1ff

/* Register RF_20692_WL_TIA_LUT_99 */
#define RF0_20692_WL_TIA_LUT_99(rev)                      (0x10b | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_99_wl_tia_R6_step3_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_99_wl_tia_R6_step3_MASK(rev)  0x1ff

/* Register RF_20692_WL_TIA_LUT_100 */
#define RF0_20692_WL_TIA_LUT_100(rev)                      (0x10c | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_100_wl_tia_R6_step4_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_100_wl_tia_R6_step4_MASK(rev)  0x1ff

/* Register RF_20692_WL_TIA_LUT_101 */
#define RF0_20692_WL_TIA_LUT_101(rev)                      (0x10d | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_101_wl_tia_R6_step5_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_101_wl_tia_R6_step5_MASK(rev)  0x1ff

/* Register RF_20692_WL_TIA_LUT_102 */
#define RF0_20692_WL_TIA_LUT_102(rev)                      (0x10e | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_102_wl_tia_R6_step6_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_102_wl_tia_R6_step6_MASK(rev)  0x1ff

/* Register RF_20692_WL_TIA_LUT_103 */
#define RF0_20692_WL_TIA_LUT_103(rev)                      (0x10f | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_103_wl_tia_R6_step7_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_103_wl_tia_R6_step7_MASK(rev)  0x1ff

/* Register RF_20692_WL_TIA_LUT_104 */
#define RF0_20692_WL_TIA_LUT_104(rev)                      (0x110 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_104_wl_tia_R6_step8_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_104_wl_tia_R6_step8_MASK(rev)  0x1ff

/* Register RF_20692_WL_TIA_LUT_105 */
#define RF0_20692_WL_TIA_LUT_105(rev)                      (0x111 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_105_wl_tia_R6_step9_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_105_wl_tia_R6_step9_MASK(rev)  0x1ff

/* Register RF_20692_WL_TIA_LUT_106 */
#define RF0_20692_WL_TIA_LUT_106(rev)                       (0x112 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_106_wl_tia_R6_step10_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_106_wl_tia_R6_step10_MASK(rev)  0x1ff

/* Register RF_20692_WL_TIA_LUT_107 */
#define RF0_20692_WL_TIA_LUT_107(rev)                       (0x113 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_107_wl_tia_R6_step11_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_107_wl_tia_R6_step11_MASK(rev)  0x1ff

/* Register RF_20692_WL_TIA_LUT_108 */
#define RF0_20692_WL_TIA_LUT_108(rev)                          (0x114 | JTAG_20692_CR0)
#define RF_20692_WL_TIA_LUT_108_wl_tia_R6_high_gain_SHIFT(rev) 0
#define RF_20692_WL_TIA_LUT_108_wl_tia_R6_high_gain_MASK(rev)  0x1ff

/* Register RF_20692_WL_LPF_LUT_1 */
#define RF0_20692_WL_LPF_LUT_1(rev)                       (0x115 | JTAG_20692_CR0)
#define RF_20692_WL_LPF_LUT_1_wl_lpf_g10_step0_SHIFT(rev) 0
#define RF_20692_WL_LPF_LUT_1_wl_lpf_g10_step0_MASK(rev)  0x1fff

/* Register RF_20692_WL_LPF_LUT_2 */
#define RF0_20692_WL_LPF_LUT_2(rev)                       (0x116 | JTAG_20692_CR0)
#define RF_20692_WL_LPF_LUT_2_wl_lpf_g10_step1_SHIFT(rev) 0
#define RF_20692_WL_LPF_LUT_2_wl_lpf_g10_step1_MASK(rev)  0x1fff

/* Register RF_20692_WL_LPF_LUT_3 */
#define RF0_20692_WL_LPF_LUT_3(rev)                       (0x117 | JTAG_20692_CR0)
#define RF_20692_WL_LPF_LUT_3_wl_lpf_g10_step2_SHIFT(rev) 0
#define RF_20692_WL_LPF_LUT_3_wl_lpf_g10_step2_MASK(rev)  0x1fff

/* Register RF_20692_WL_LPF_LUT_4 */
#define RF0_20692_WL_LPF_LUT_4(rev)                       (0x118 | JTAG_20692_CR0)
#define RF_20692_WL_LPF_LUT_4_wl_lpf_g10_step3_SHIFT(rev) 0
#define RF_20692_WL_LPF_LUT_4_wl_lpf_g10_step3_MASK(rev)  0x1fff

/* Register RF_20692_WL_LPF_LUT_5 */
#define RF0_20692_WL_LPF_LUT_5(rev)                       (0x119 | JTAG_20692_CR0)
#define RF_20692_WL_LPF_LUT_5_wl_lpf_g11_step0_SHIFT(rev) 0
#define RF_20692_WL_LPF_LUT_5_wl_lpf_g11_step0_MASK(rev)  0x1fff

/* Register RF_20692_WL_LPF_LUT_6 */
#define RF0_20692_WL_LPF_LUT_6(rev)                       (0x11a | JTAG_20692_CR0)
#define RF_20692_WL_LPF_LUT_6_wl_lpf_g11_step1_SHIFT(rev) 0
#define RF_20692_WL_LPF_LUT_6_wl_lpf_g11_step1_MASK(rev)  0x1fff

/* Register RF_20692_WL_LPF_LUT_7 */
#define RF0_20692_WL_LPF_LUT_7(rev)                       (0x11b | JTAG_20692_CR0)
#define RF_20692_WL_LPF_LUT_7_wl_lpf_g11_step2_SHIFT(rev) 0
#define RF_20692_WL_LPF_LUT_7_wl_lpf_g11_step2_MASK(rev)  0x1fff

/* Register RF_20692_WL_LPF_LUT_8 */
#define RF0_20692_WL_LPF_LUT_8(rev)                       (0x11c | JTAG_20692_CR0)
#define RF_20692_WL_LPF_LUT_8_wl_lpf_g11_step3_SHIFT(rev) 0
#define RF_20692_WL_LPF_LUT_8_wl_lpf_g11_step3_MASK(rev)  0x1fff

/* Register RF_20692_WL_LPF_LUT_9 */
#define RF0_20692_WL_LPF_LUT_9(rev)                       (0x11d | JTAG_20692_CR0)
#define RF_20692_WL_LPF_LUT_9_wl_lpf_g12_step0_SHIFT(rev) 0
#define RF_20692_WL_LPF_LUT_9_wl_lpf_g12_step0_MASK(rev)  0x1fff

/* Register RF_20692_WL_LPF_LUT_10 */
#define RF0_20692_WL_LPF_LUT_10(rev)                       (0x11e | JTAG_20692_CR0)
#define RF_20692_WL_LPF_LUT_10_wl_lpf_g12_step1_SHIFT(rev) 0
#define RF_20692_WL_LPF_LUT_10_wl_lpf_g12_step1_MASK(rev)  0x1fff

/* Register RF_20692_WL_LPF_LUT_11 */
#define RF0_20692_WL_LPF_LUT_11(rev)                       (0x11f | JTAG_20692_CR0)
#define RF_20692_WL_LPF_LUT_11_wl_lpf_g12_step2_SHIFT(rev) 0
#define RF_20692_WL_LPF_LUT_11_wl_lpf_g12_step2_MASK(rev)  0x1fff

/* Register RF_20692_WL_LPF_LUT_12 */
#define RF0_20692_WL_LPF_LUT_12(rev)                       (0x120 | JTAG_20692_CR0)
#define RF_20692_WL_LPF_LUT_12_wl_lpf_g12_step3_SHIFT(rev) 0
#define RF_20692_WL_LPF_LUT_12_wl_lpf_g12_step3_MASK(rev)  0x1fff

/* Register RF_20692_WL_LPF_LUT_13 */
#define RF0_20692_WL_LPF_LUT_13(rev)                       (0x121 | JTAG_20692_CR0)
#define RF_20692_WL_LPF_LUT_13_wl_lpf_g21_step0_SHIFT(rev) 0
#define RF_20692_WL_LPF_LUT_13_wl_lpf_g21_step0_MASK(rev)  0x1fff

/* Register RF_20692_WL_LPF_LUT_14 */
#define RF0_20692_WL_LPF_LUT_14(rev)                       (0x122 | JTAG_20692_CR0)
#define RF_20692_WL_LPF_LUT_14_wl_lpf_g21_step1_SHIFT(rev) 0
#define RF_20692_WL_LPF_LUT_14_wl_lpf_g21_step1_MASK(rev)  0x1fff

/* Register RF_20692_WL_LPF_LUT_15 */
#define RF0_20692_WL_LPF_LUT_15(rev)                       (0x123 | JTAG_20692_CR0)
#define RF_20692_WL_LPF_LUT_15_wl_lpf_g21_step2_SHIFT(rev) 0
#define RF_20692_WL_LPF_LUT_15_wl_lpf_g21_step2_MASK(rev)  0x1fff

/* Register RF_20692_WL_LPF_LUT_16 */
#define RF0_20692_WL_LPF_LUT_16(rev)                       (0x124 | JTAG_20692_CR0)
#define RF_20692_WL_LPF_LUT_16_wl_lpf_g21_step3_SHIFT(rev) 0
#define RF_20692_WL_LPF_LUT_16_wl_lpf_g21_step3_MASK(rev)  0x1fff

/* Register RF_20692_WL_LPF_LUT_17 */
#define RF0_20692_WL_LPF_LUT_17(rev)                                   (0x125 | JTAG_20692_CR0)
#define RF_20692_WL_LPF_LUT_17_wl_lpf_g_passive_rc_tx_step0_SHIFT(rev) 0
#define RF_20692_WL_LPF_LUT_17_wl_lpf_g_passive_rc_tx_step0_MASK(rev)  0x1ff

/* Register RF_20692_WL_LPF_LUT_18 */
#define RF0_20692_WL_LPF_LUT_18(rev)                                   (0x126 | JTAG_20692_CR0)
#define RF_20692_WL_LPF_LUT_18_wl_lpf_g_passive_rc_tx_step1_SHIFT(rev) 0
#define RF_20692_WL_LPF_LUT_18_wl_lpf_g_passive_rc_tx_step1_MASK(rev)  0x1ff

/* Register RF_20692_WL_LPF_LUT_19 */
#define RF0_20692_WL_LPF_LUT_19(rev)                                   (0x127 | JTAG_20692_CR0)
#define RF_20692_WL_LPF_LUT_19_wl_lpf_g_passive_rc_tx_step2_SHIFT(rev) 0
#define RF_20692_WL_LPF_LUT_19_wl_lpf_g_passive_rc_tx_step2_MASK(rev)  0x1ff

/* Register RF_20692_WL_LPF_LUT_20 */
#define RF0_20692_WL_LPF_LUT_20(rev)                                   (0x128 | JTAG_20692_CR0)
#define RF_20692_WL_LPF_LUT_20_wl_lpf_g_passive_rc_tx_step3_SHIFT(rev) 0
#define RF_20692_WL_LPF_LUT_20_wl_lpf_g_passive_rc_tx_step3_MASK(rev)  0x1ff

/* Register RF_20692_WL_LPF_LUT_21 */
#define RF0_20692_WL_LPF_LUT_21(rev)                           (0x129 | JTAG_20692_CR0)
#define RF_20692_WL_LPF_LUT_21_wl_lpf_bias_bq_step0_SHIFT(rev) 0
#define RF_20692_WL_LPF_LUT_21_wl_lpf_bias_bq_step0_MASK(rev)  0xff

/* Register RF_20692_WL_LPF_LUT_22 */
#define RF0_20692_WL_LPF_LUT_22(rev)                           (0x12a | JTAG_20692_CR0)
#define RF_20692_WL_LPF_LUT_22_wl_lpf_bias_bq_step1_SHIFT(rev) 0
#define RF_20692_WL_LPF_LUT_22_wl_lpf_bias_bq_step1_MASK(rev)  0xff

/* Register RF_20692_WL_LPF_LUT_23 */
#define RF0_20692_WL_LPF_LUT_23(rev)                           (0x12b | JTAG_20692_CR0)
#define RF_20692_WL_LPF_LUT_23_wl_lpf_bias_bq_step2_SHIFT(rev) 0
#define RF_20692_WL_LPF_LUT_23_wl_lpf_bias_bq_step2_MASK(rev)  0xff

/* Register RF_20692_WL_LPF_LUT_24 */
#define RF0_20692_WL_LPF_LUT_24(rev)                           (0x12c | JTAG_20692_CR0)
#define RF_20692_WL_LPF_LUT_24_wl_lpf_bias_bq_step3_SHIFT(rev) 0
#define RF_20692_WL_LPF_LUT_24_wl_lpf_bias_bq_step3_MASK(rev)  0xff

/* Register RF_20692_WL_RF_SW_DOUT_CTRL */
#define RF0_20692_WL_RF_SW_DOUT_CTRL(rev)                                   (0x12d | JTAG_20692_CR0)
#define RF_20692_WL_RF_SW_DOUT_CTRL_wl_sw_ctrl_dout_OVD_VAL_7to0_SHIFT(rev) 8
#define RF_20692_WL_RF_SW_DOUT_CTRL_wl_sw_ctrl_dout_OVD_VAL_7to0_MASK(rev)  0xff00
#define RF_20692_WL_RF_SW_DOUT_CTRL_wl_sw_ctrl_dout_OVD_SEL_7to0_SHIFT(rev) 0
#define RF_20692_WL_RF_SW_DOUT_CTRL_wl_sw_ctrl_dout_OVD_SEL_7to0_MASK(rev)  0xff

/* Register RF_20692_CDIG_READBACK_SEL */
#define RF0_20692_CDIG_READBACK_SEL(rev)                  (0x12e | JTAG_20692_CR0)
#define RF_20692_CDIG_READBACK_SEL_wl_cdig_sel_SHIFT(rev) 0
#define RF_20692_CDIG_READBACK_SEL_wl_cdig_sel_MASK(rev)  0x3f

/* Register RF_20692_CDIG_READBACK */
#define RF0_20692_CDIG_READBACK(rev)                  (0x12f | JTAG_20692_CR0)
#define RF_20692_CDIG_READBACK_wl_cdig_out_SHIFT(rev) 0
#define RF_20692_CDIG_READBACK_wl_cdig_out_MASK(rev)  0xffff

/* Register RF_20692_RDIG_READBACK_SEL */
#define RF0_20692_RDIG_READBACK_SEL(rev)                  (0x130 | JTAG_20692_CR0)
#define RF_20692_RDIG_READBACK_SEL_wl_rdig_sel_SHIFT(rev) 0
#define RF_20692_RDIG_READBACK_SEL_wl_rdig_sel_MASK(rev)  0x3f

/* Register RF_20692_RDIG_READBACK */
#define RF0_20692_RDIG_READBACK(rev)                  (0x131 | JTAG_20692_CR0)
#define RF_20692_RDIG_READBACK_wl_rdig_out_SHIFT(rev) 0
#define RF_20692_RDIG_READBACK_wl_rdig_out_MASK(rev)  0xffff

/* Register RF_20692_BT_RDIG_SLNA_0_ADR */
#define RF0_20692_BT_RDIG_SLNA_0_ADR(rev)                                 (0x132 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_SLNA_0_ADR_bt_lna2g_lna1_out_short_pu_SHIFT(rev) 6
#define RF_20692_BT_RDIG_SLNA_0_ADR_bt_lna2g_lna1_out_short_pu_MASK(rev)  0x40
#define RF_20692_BT_RDIG_SLNA_0_ADR_bt_lna2g_lna1_freq_tune_SHIFT(rev)    0
#define RF_20692_BT_RDIG_SLNA_0_ADR_bt_lna2g_lna1_freq_tune_MASK(rev)     0xf
#define RF_20692_BT_RDIG_SLNA_0_ADR_bt_lna2g_bias_reset_SHIFT(rev)        7
#define RF_20692_BT_RDIG_SLNA_0_ADR_bt_lna2g_bias_reset_MASK(rev)         0x80
#define RF_20692_BT_RDIG_SLNA_0_ADR_bt_lna2g_lna1_Cgs_size_SHIFT(rev)     4
#define RF_20692_BT_RDIG_SLNA_0_ADR_bt_lna2g_lna1_Cgs_size_MASK(rev)      0x30

/* Register RF_20692_BT_RDIG_SLNA_1_ADR */
#define RF0_20692_BT_RDIG_SLNA_1_ADR(rev)                                 (0x133 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_SLNA_1_ADR_bt_lna2g_lna1_bias_idac_SHIFT(rev)    0
#define RF_20692_BT_RDIG_SLNA_1_ADR_bt_lna2g_lna1_bias_idac_MASK(rev)     0xf
#define RF_20692_BT_RDIG_SLNA_1_ADR_bt_lna2g_lna1_bias_ptat_SHIFT(rev)    4
#define RF_20692_BT_RDIG_SLNA_1_ADR_bt_lna2g_lna1_bias_ptat_MASK(rev)     0x70
#define RF_20692_BT_RDIG_SLNA_1_ADR_bt_lna2g_lna1_bypass_hiip3_SHIFT(rev) 7
#define RF_20692_BT_RDIG_SLNA_1_ADR_bt_lna2g_lna1_bypass_hiip3_MASK(rev)  0x80

/* Register RF_20692_BT_RDIG_SLNA_2_ADR */
#define RF0_20692_BT_RDIG_SLNA_2_ADR(rev)                       (0x134 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_SLNA_2_ADR_bt_lna2g_nap_SHIFT(rev)     6
#define RF_20692_BT_RDIG_SLNA_2_ADR_bt_lna2g_nap_MASK(rev)      0x40
#define RF_20692_BT_RDIG_SLNA_2_ADR_bt_lna1_avdd_cap_SHIFT(rev) 0
#define RF_20692_BT_RDIG_SLNA_2_ADR_bt_lna1_avdd_cap_MASK(rev)  0x3

/* Register RF_20692_BT_RDIG_SLNA_3_ADR */
#define RF0_20692_BT_RDIG_SLNA_3_ADR(rev)                                      (0x135 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_SLNA_3_ADR_bt_lna2g_kill_sw_size_SHIFT(rev)           0
#define RF_20692_BT_RDIG_SLNA_3_ADR_bt_lna2g_kill_sw_size_MASK(rev)            0xf
#define RF_20692_BT_RDIG_SLNA_3_ADR_bt_lna2g_bt_lna2_main_bias_idac_SHIFT(rev) 4
#define RF_20692_BT_RDIG_SLNA_3_ADR_bt_lna2g_bt_lna2_main_bias_idac_MASK(rev)  0xf0

/* Register RF_20692_BT_RDIG_SLNA_4_ADR */
#define RF0_20692_BT_RDIG_SLNA_4_ADR(rev)                                      (0x136 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_SLNA_4_ADR_bt_lna2g_bt_lna2_main_bias_ptat_SHIFT(rev) 0
#define RF_20692_BT_RDIG_SLNA_4_ADR_bt_lna2g_bt_lna2_main_bias_ptat_MASK(rev)  0x7
#define RF_20692_BT_RDIG_SLNA_4_ADR_bt_lna2g_lna1_bypass_hiip3_ctrl_SHIFT(rev) 5
#define RF_20692_BT_RDIG_SLNA_4_ADR_bt_lna2g_lna1_bypass_hiip3_ctrl_MASK(rev)  0xe0

/* Register RF_20692_BT_RDIG_CLK_CTL_0_ADR */
#define RF0_20692_BT_RDIG_CLK_CTL_0_ADR(rev)                            (0x137 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_CLK_CTL_0_ADR_bt_xtal_bufstrg_RCCAL_SHIFT(rev) 2
#define RF_20692_BT_RDIG_CLK_CTL_0_ADR_bt_xtal_bufstrg_RCCAL_MASK(rev)  0x3c
#define RF_20692_BT_RDIG_CLK_CTL_0_ADR_bt_xtal_xt_delay_SHIFT(rev)      0
#define RF_20692_BT_RDIG_CLK_CTL_0_ADR_bt_xtal_xt_delay_MASK(rev)       0x3
#define RF_20692_BT_RDIG_CLK_CTL_0_ADR_bt_xtal_sel_BT_SHIFT(rev)        6
#define RF_20692_BT_RDIG_CLK_CTL_0_ADR_bt_xtal_sel_BT_MASK(rev)         0xc0

/* Register RF_20692_BT_RDIG_CLK_CTL_1_ADR */
#define RF0_20692_BT_RDIG_CLK_CTL_1_ADR(rev)                           (0x138 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_CLK_CTL_1_ADR_bt_xtal_xtbufstrg_SHIFT(rev)    0
#define RF_20692_BT_RDIG_CLK_CTL_1_ADR_bt_xtal_xtbufstrg_MASK(rev)     0x7
#define RF_20692_BT_RDIG_CLK_CTL_1_ADR_bt_xtal_pu_RCCAL1_SHIFT(rev)    7
#define RF_20692_BT_RDIG_CLK_CTL_1_ADR_bt_xtal_pu_RCCAL1_MASK(rev)     0x80
#define RF_20692_BT_RDIG_CLK_CTL_1_ADR_bt_xtal_pu_RCCAL_SHIFT(rev)     6
#define RF_20692_BT_RDIG_CLK_CTL_1_ADR_bt_xtal_pu_RCCAL_MASK(rev)      0x40
#define RF_20692_BT_RDIG_CLK_CTL_1_ADR_bt_xtal_xt_res_bpass_SHIFT(rev) 3
#define RF_20692_BT_RDIG_CLK_CTL_1_ADR_bt_xtal_xt_res_bpass_MASK(rev)  0x38

/* Register RF_20692_BT_RDIG_CLK_CTL_2_ADR */
#define RF0_20692_BT_RDIG_CLK_CTL_2_ADR(rev)                         (0x139 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_CLK_CTL_2_ADR_bt_xtal_bufstrg_BT_SHIFT(rev) 0
#define RF_20692_BT_RDIG_CLK_CTL_2_ADR_bt_xtal_bufstrg_BT_MASK(rev)  0xf
#define RF_20692_BT_RDIG_CLK_CTL_2_ADR_bt_xtal_swcap_in_SHIFT(rev)   4
#define RF_20692_BT_RDIG_CLK_CTL_2_ADR_bt_xtal_swcap_in_MASK(rev)    0xf0

/* Register RF_20692_BT_RDIG_CLK_CTL_3_ADR */
#define RF0_20692_BT_RDIG_CLK_CTL_3_ADR(rev)                             (0x13a | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_CLK_CTL_3_ADR_bt_xtal_sel_RCCAL1_SHIFT(rev)     5
#define RF_20692_BT_RDIG_CLK_CTL_3_ADR_bt_xtal_sel_RCCAL1_MASK(rev)      0x60
#define RF_20692_BT_RDIG_CLK_CTL_3_ADR_bt_push_pull_mode_SHIFT(rev)      7
#define RF_20692_BT_RDIG_CLK_CTL_3_ADR_bt_push_pull_mode_MASK(rev)       0x80
#define RF_20692_BT_RDIG_CLK_CTL_3_ADR_bt_xtal_bufstrg_RCCAL1_SHIFT(rev) 1
#define RF_20692_BT_RDIG_CLK_CTL_3_ADR_bt_xtal_bufstrg_RCCAL1_MASK(rev)  0x1e

/* Register RF_20692_BT_RDIG_CLK_CTL_5_ADR */
#define RF0_20692_BT_RDIG_CLK_CTL_5_ADR(rev)                                (0x13b | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_CLK_CTL_5_ADR_bt_xtal_coresize_nmos_nor_SHIFT(rev) 3
#define RF_20692_BT_RDIG_CLK_CTL_5_ADR_bt_xtal_coresize_nmos_nor_MASK(rev)  0xf8

/* Register RF_20692_BT_RDIG_CLK_CTL_6_ADR */
#define RF0_20692_BT_RDIG_CLK_CTL_6_ADR(rev)                                (0x13c | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_CLK_CTL_6_ADR_bt_xtal_halfre_SHIFT(rev)            6
#define RF_20692_BT_RDIG_CLK_CTL_6_ADR_bt_xtal_halfre_MASK(rev)             0x40
#define RF_20692_BT_RDIG_CLK_CTL_6_ADR_bt_xtal_rboff_SHIFT(rev)             5
#define RF_20692_BT_RDIG_CLK_CTL_6_ADR_bt_xtal_rboff_MASK(rev)              0x20
#define RF_20692_BT_RDIG_CLK_CTL_6_ADR_bt_xtal_core_change_nor_SHIFT(rev)   7
#define RF_20692_BT_RDIG_CLK_CTL_6_ADR_bt_xtal_core_change_nor_MASK(rev)    0x80
#define RF_20692_BT_RDIG_CLK_CTL_6_ADR_bt_xtal_coresize_pmos_nor_SHIFT(rev) 0
#define RF_20692_BT_RDIG_CLK_CTL_6_ADR_bt_xtal_coresize_pmos_nor_MASK(rev)  0x1f

/* Register RF_20692_BT_RDIG_CLK_CTL_7_ADR */
#define RF0_20692_BT_RDIG_CLK_CTL_7_ADR(rev)                     (0x13d | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_CLK_CTL_7_ADR_bt_xtal_spare1_SHIFT(rev) 0
#define RF_20692_BT_RDIG_CLK_CTL_7_ADR_bt_xtal_spare1_MASK(rev)  0xff

/* Register RF_20692_BT_RDIG_CLK_CTL_8_ADR */
#define RF0_20692_BT_RDIG_CLK_CTL_8_ADR(rev)                     (0x13e | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_CLK_CTL_8_ADR_bt_xtal_spare2_SHIFT(rev) 0
#define RF_20692_BT_RDIG_CLK_CTL_8_ADR_bt_xtal_spare2_MASK(rev)  0xff

/* Register RF_20692_BT_RDIG_CLK_CTL_9_ADR */
#define RF0_20692_BT_RDIG_CLK_CTL_9_ADR(rev)                   (0x13f | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_CLK_CTL_9_ADR_bt_cbuck_cnt_SHIFT(rev) 0
#define RF_20692_BT_RDIG_CLK_CTL_9_ADR_bt_cbuck_cnt_MASK(rev)  0xff

/* Register RF_20692_BT_RDIG_CLK_CTL_B_ADR */
#define RF0_20692_BT_RDIG_CLK_CTL_B_ADR(rev)                            (0x140 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_CLK_CTL_B_ADR_bt_xtal_doubler_delay_SHIFT(rev) 6
#define RF_20692_BT_RDIG_CLK_CTL_B_ADR_bt_xtal_doubler_delay_MASK(rev)  0xc0
#define RF_20692_BT_RDIG_CLK_CTL_B_ADR_bt_clb_b_rsvd_SHIFT(rev)         5
#define RF_20692_BT_RDIG_CLK_CTL_B_ADR_bt_clb_b_rsvd_MASK(rev)          0x20
#define RF_20692_BT_RDIG_CLK_CTL_B_ADR_bt_xtal_pu_HSIC_SHIFT(rev)       4
#define RF_20692_BT_RDIG_CLK_CTL_B_ADR_bt_xtal_pu_HSIC_MASK(rev)        0x10
#define RF_20692_BT_RDIG_CLK_CTL_B_ADR_bt_xtal_outbufcalstrg_SHIFT(rev) 0
#define RF_20692_BT_RDIG_CLK_CTL_B_ADR_bt_xtal_outbufcalstrg_MASK(rev)  0xf

/* Register RF_20692_BT_RDIG_CLK_CTL_C_ADR */
#define RF0_20692_BT_RDIG_CLK_CTL_C_ADR(rev)                         (0x141 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_CLK_CTL_C_ADR_bt_xtal_swcap_out_SHIFT(rev)  3
#define RF_20692_BT_RDIG_CLK_CTL_C_ADR_bt_xtal_swcap_out_MASK(rev)   0x78
#define RF_20692_BT_RDIG_CLK_CTL_C_ADR_bt_xtal_refsel_SHIFT(rev)     0
#define RF_20692_BT_RDIG_CLK_CTL_C_ADR_bt_xtal_refsel_MASK(rev)      0x7
#define RF_20692_BT_RDIG_CLK_CTL_C_ADR_bt_xtal_bypass_dly_SHIFT(rev) 7
#define RF_20692_BT_RDIG_CLK_CTL_C_ADR_bt_xtal_bypass_dly_MASK(rev)  0x80

/* Register RF_20692_BT_RDIG_CLK_CTL_D_ADR */
#define RF0_20692_BT_RDIG_CLK_CTL_D_ADR(rev)                           (0x142 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_CLK_CTL_D_ADR_bt_xtal_outbufBBstrg_SHIFT(rev) 0
#define RF_20692_BT_RDIG_CLK_CTL_D_ADR_bt_xtal_outbufBBstrg_MASK(rev)  0xf
#define RF_20692_BT_RDIG_CLK_CTL_D_ADR_bt_xtal_outbufstrg_SHIFT(rev)   4
#define RF_20692_BT_RDIG_CLK_CTL_D_ADR_bt_xtal_outbufstrg_MASK(rev)    0xf0

/* Register RF_20692_BT_RDIG_CLK_CTL_E_ADR */
#define RF0_20692_BT_RDIG_CLK_CTL_E_ADR(rev)                           (0x143 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_CLK_CTL_E_ADR_bt_xtal_bufstrg_HSIC_SHIFT(rev) 4
#define RF_20692_BT_RDIG_CLK_CTL_E_ADR_bt_xtal_bufstrg_HSIC_MASK(rev)  0xf0
#define RF_20692_BT_RDIG_CLK_CTL_E_ADR_bt_xtal_bufstrg_NFC_SHIFT(rev)  0
#define RF_20692_BT_RDIG_CLK_CTL_E_ADR_bt_xtal_bufstrg_NFC_MASK(rev)   0xf

/* Register RF_20692_BT_RDIG_CLK_CTL_F_ADR */
#define RF0_20692_BT_RDIG_CLK_CTL_F_ADR(rev)                               (0x144 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_CLK_CTL_F_ADR_bt_xtal_dty_corr_cal_rst_SHIFT(rev) 5
#define RF_20692_BT_RDIG_CLK_CTL_F_ADR_bt_xtal_dty_corr_cal_rst_MASK(rev)  0x20
#define RF_20692_BT_RDIG_CLK_CTL_F_ADR_bt_xtal_duty_mon_en_SHIFT(rev)      4
#define RF_20692_BT_RDIG_CLK_CTL_F_ADR_bt_xtal_duty_mon_en_MASK(rev)       0x10
#define RF_20692_BT_RDIG_CLK_CTL_F_ADR_bt_xtal_fix_fe_SHIFT(rev)           0
#define RF_20692_BT_RDIG_CLK_CTL_F_ADR_bt_xtal_fix_fe_MASK(rev)            0x1
#define RF_20692_BT_RDIG_CLK_CTL_F_ADR_bt_xtal_duty_mon_rc_SHIFT(rev)      2
#define RF_20692_BT_RDIG_CLK_CTL_F_ADR_bt_xtal_duty_mon_rc_MASK(rev)       0xc
#define RF_20692_BT_RDIG_CLK_CTL_F_ADR_bt_xtal_fix_re_SHIFT(rev)           1
#define RF_20692_BT_RDIG_CLK_CTL_F_ADR_bt_xtal_fix_re_MASK(rev)            0x2
#define RF_20692_BT_RDIG_CLK_CTL_F_ADR_bt_xtal_sel_halfres_SHIFT(rev)      6
#define RF_20692_BT_RDIG_CLK_CTL_F_ADR_bt_xtal_sel_halfres_MASK(rev)       0x40

/* Register RF_20692_BT_RDIG_CLK_CTL_10_ADR */
#define RF0_20692_BT_RDIG_CLK_CTL_10_ADR(rev)                         (0x145 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_CLK_CTL_10_ADR_bt_xtal_coarse_dly_SHIFT(rev) 0
#define RF_20692_BT_RDIG_CLK_CTL_10_ADR_bt_xtal_coarse_dly_MASK(rev)  0xff

/* Register RF_20692_BT_RDIG_CLK_CTL_11_ADR */
#define RF0_20692_BT_RDIG_CLK_CTL_11_ADR(rev)                       (0x146 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_CLK_CTL_11_ADR_bt_xtal_fine_dly_SHIFT(rev) 0
#define RF_20692_BT_RDIG_CLK_CTL_11_ADR_bt_xtal_fine_dly_MASK(rev)  0xff

/* Register RF_20692_BT_RDIG_CLK_CTL_12_ADR */
#define RF0_20692_BT_RDIG_CLK_CTL_12_ADR(rev)                               (0x147 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_CLK_CTL_12_ADR_bt_xtal_dty_corr_cal_ovr_SHIFT(rev) 0
#define RF_20692_BT_RDIG_CLK_CTL_12_ADR_bt_xtal_dty_corr_cal_ovr_MASK(rev)  0xff

/* Register RF_20692_BT_RDIG_CLK_CTL_13_ADR */
#define RF0_20692_BT_RDIG_CLK_CTL_13_ADR(rev)                                 (0x148 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_CLK_CTL_13_ADR_bt_xtal_dty_corr_cal_start_SHIFT(rev) 6
#define RF_20692_BT_RDIG_CLK_CTL_13_ADR_bt_xtal_dty_corr_cal_start_MASK(rev)  0x40
#define RF_20692_BT_RDIG_CLK_CTL_13_ADR_bt_xtal_dty_corr_cal_mode_SHIFT(rev)  5
#define RF_20692_BT_RDIG_CLK_CTL_13_ADR_bt_xtal_dty_corr_cal_mode_MASK(rev)   0x20
#define RF_20692_BT_RDIG_CLK_CTL_13_ADR_bt_xtal_dty_corr_del_start_SHIFT(rev) 0
#define RF_20692_BT_RDIG_CLK_CTL_13_ADR_bt_xtal_dty_corr_del_start_MASK(rev)  0x1f
#define RF_20692_BT_RDIG_CLK_CTL_13_ADR_bt_xtal_dty_corr_cal_pu_SHIFT(rev)    7
#define RF_20692_BT_RDIG_CLK_CTL_13_ADR_bt_xtal_dty_corr_cal_pu_MASK(rev)     0x80

/* Register RF_20692_BT_RDIG_CLK_CTL_14_ADR */
#define RF0_20692_BT_RDIG_CLK_CTL_14_ADR(rev)                        (0x149 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_CLK_CTL_14_ADR_bt_xtal_hz_NFC_SHIFT(rev)    3
#define RF_20692_BT_RDIG_CLK_CTL_14_ADR_bt_xtal_hz_NFC_MASK(rev)     0x8
#define RF_20692_BT_RDIG_CLK_CTL_14_ADR_bt_xtal_hz_BT_SHIFT(rev)     0
#define RF_20692_BT_RDIG_CLK_CTL_14_ADR_bt_xtal_hz_BT_MASK(rev)      0x1
#define RF_20692_BT_RDIG_CLK_CTL_14_ADR_bt_xtal_pu_NFC_SHIFT(rev)    7
#define RF_20692_BT_RDIG_CLK_CTL_14_ADR_bt_xtal_pu_NFC_MASK(rev)     0x80
#define RF_20692_BT_RDIG_CLK_CTL_14_ADR_bt_xtal_hz_RCCAL1_SHIFT(rev) 1
#define RF_20692_BT_RDIG_CLK_CTL_14_ADR_bt_xtal_hz_RCCAL1_MASK(rev)  0x2
#define RF_20692_BT_RDIG_CLK_CTL_14_ADR_bt_xtal_dcc_en_SHIFT(rev)    6
#define RF_20692_BT_RDIG_CLK_CTL_14_ADR_bt_xtal_dcc_en_MASK(rev)     0x40
#define RF_20692_BT_RDIG_CLK_CTL_14_ADR_bt_xtal_hz_RCCAL_SHIFT(rev)  2
#define RF_20692_BT_RDIG_CLK_CTL_14_ADR_bt_xtal_hz_RCCAL_MASK(rev)   0x4
#define RF_20692_BT_RDIG_CLK_CTL_14_ADR_bt_xtal_BT_refx2_SHIFT(rev)  5
#define RF_20692_BT_RDIG_CLK_CTL_14_ADR_bt_xtal_BT_refx2_MASK(rev)   0x20
#define RF_20692_BT_RDIG_CLK_CTL_14_ADR_bt_xtal_hz_HSIC_SHIFT(rev)   4
#define RF_20692_BT_RDIG_CLK_CTL_14_ADR_bt_xtal_hz_HSIC_MASK(rev)    0x10

/* Register RF_20692_BT_RDIG_CLK_CTL_15_ADR */
#define RF0_20692_BT_RDIG_CLK_CTL_15_ADR(rev)                               (0x14a | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_CLK_CTL_15_ADR_bt_ovr_xtal_pu_bbdrv_SHIFT(rev)     2
#define RF_20692_BT_RDIG_CLK_CTL_15_ADR_bt_ovr_xtal_pu_bbdrv_MASK(rev)      0x4
#define RF_20692_BT_RDIG_CLK_CTL_15_ADR_bt_xtal_hz_bbdrv_SHIFT(rev)         5
#define RF_20692_BT_RDIG_CLK_CTL_15_ADR_bt_xtal_hz_bbdrv_MASK(rev)          0x20
#define RF_20692_BT_RDIG_CLK_CTL_15_ADR_bt_ovr_xtal_pu_caldrv_SHIFT(rev)    0
#define RF_20692_BT_RDIG_CLK_CTL_15_ADR_bt_ovr_xtal_pu_caldrv_MASK(rev)     0x1
#define RF_20692_BT_RDIG_CLK_CTL_15_ADR_bt_ovr_xtal_pu_bbdrv_VAL_SHIFT(rev) 1
#define RF_20692_BT_RDIG_CLK_CTL_15_ADR_bt_ovr_xtal_pu_bbdrv_VAL_MASK(rev)  0x2
#define RF_20692_BT_RDIG_CLK_CTL_15_ADR_bt_xtal_hz_pfddrv_SHIFT(rev)        7
#define RF_20692_BT_RDIG_CLK_CTL_15_ADR_bt_xtal_hz_pfddrv_MASK(rev)         0x80
#define RF_20692_BT_RDIG_CLK_CTL_15_ADR_bt_xtal_hz_caldrv_SHIFT(rev)        6
#define RF_20692_BT_RDIG_CLK_CTL_15_ADR_bt_xtal_hz_caldrv_MASK(rev)         0x40

/* Register RF_20692_BT_RDIG_CLK_CTL_16_ADR */
#define RF0_20692_BT_RDIG_CLK_CTL_16_ADR(rev)                                  (0x14b | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_CLK_CTL_16_ADR_bt_ovr_xtal_pu_pfddrv_SHIFT(rev)       3
#define RF_20692_BT_RDIG_CLK_CTL_16_ADR_bt_ovr_xtal_pu_pfddrv_MASK(rev)        0x8
#define RF_20692_BT_RDIG_CLK_CTL_16_ADR_bt_ovr_xtal_pu_caldrv_VAL_SHIFT(rev)   0
#define RF_20692_BT_RDIG_CLK_CTL_16_ADR_bt_ovr_xtal_pu_caldrv_VAL_MASK(rev)    0x1
#define RF_20692_BT_RDIG_CLK_CTL_16_ADR_bt_ovr_xtal_pu_pfddrv_VAL_SHIFT(rev)   4
#define RF_20692_BT_RDIG_CLK_CTL_16_ADR_bt_ovr_xtal_pu_pfddrv_VAL_MASK(rev)    0x10
#define RF_20692_BT_RDIG_CLK_CTL_16_ADR_bt_ovr_xtal_pu_corebuf_pfd_SHIFT(rev)  1
#define RF_20692_BT_RDIG_CLK_CTL_16_ADR_bt_ovr_xtal_pu_corebuf_pfd_MASK(rev)   0x2
#define RF_20692_BT_RDIG_CLK_CTL_16_ADR_bt_ovr_xtal_pu_corebuf_pfd_VAL_SHIFT(rev) 2
#define RF_20692_BT_RDIG_CLK_CTL_16_ADR_bt_ovr_xtal_pu_corebuf_pfd_VAL_MASK(rev) 0x4

/* Register RF_20692_BT_RDIG_CLK_CTL_17_ADR */
#define RF0_20692_BT_RDIG_CLK_CTL_17_ADR(rev)                        (0x14c | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_CLK_CTL_17_ADR_bt_xtal_xt_spare1_SHIFT(rev) 0
#define RF_20692_BT_RDIG_CLK_CTL_17_ADR_bt_xtal_xt_spare1_MASK(rev)  0xff

/* Register RF_20692_BT_RDIG_CLK_CTL_18_ADR */
#define RF0_20692_BT_RDIG_CLK_CTL_18_ADR(rev)                        (0x14d | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_CLK_CTL_18_ADR_bt_xtal_xt_spare2_SHIFT(rev) 0
#define RF_20692_BT_RDIG_CLK_CTL_18_ADR_bt_xtal_xt_spare2_MASK(rev)  0xff

/* Register RF_20692_BT_RDIG_CLK_CTL_19_ADR */
#define RF0_20692_BT_RDIG_CLK_CTL_19_ADR(rev)                               (0x14e | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_CLK_CTL_19_ADR_bt_xtal_ready_SHIFT(rev)            7
#define RF_20692_BT_RDIG_CLK_CTL_19_ADR_bt_xtal_ready_MASK(rev)             0x80
#define RF_20692_BT_RDIG_CLK_CTL_19_ADR_bt_xtal_coresize_pmos_su_SHIFT(rev) 0
#define RF_20692_BT_RDIG_CLK_CTL_19_ADR_bt_xtal_coresize_pmos_su_MASK(rev)  0x1f

/* Register RF_20692_BT_RDIG_CLK_CTL_1A_ADR */
#define RF0_20692_BT_RDIG_CLK_CTL_1A_ADR(rev)                               (0x14f | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_CLK_CTL_1A_ADR_bt_xtal_core_change_sp_SHIFT(rev)   7
#define RF_20692_BT_RDIG_CLK_CTL_1A_ADR_bt_xtal_core_change_sp_MASK(rev)    0x80
#define RF_20692_BT_RDIG_CLK_CTL_1A_ADR_bt_xtal_coresize_nmos_su_SHIFT(rev) 0
#define RF_20692_BT_RDIG_CLK_CTL_1A_ADR_bt_xtal_coresize_nmos_su_MASK(rev)  0x1f

/* Register RF_20692_BT_RDIG_RCAL_CTL_ADR */
#define RF0_20692_BT_RDIG_RCAL_CTL_ADR(rev)                       (0x150 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_RCAL_CTL_ADR_bt_rcal_pu_SHIFT(rev)       0
#define RF_20692_BT_RDIG_RCAL_CTL_ADR_bt_rcal_pu_MASK(rev)        0x1
#define RF_20692_BT_RDIG_RCAL_CTL_ADR_bt_rccal_clk_pu_SHIFT(rev)  4
#define RF_20692_BT_RDIG_RCAL_CTL_ADR_bt_rccal_clk_pu_MASK(rev)   0x10
#define RF_20692_BT_RDIG_RCAL_CTL_ADR_bt_rcal_div_ctrl_SHIFT(rev) 1
#define RF_20692_BT_RDIG_RCAL_CTL_ADR_bt_rcal_div_ctrl_MASK(rev)  0x6

/* Register RF_20692_BT_RDIG_PWR_SW_CTL_0_ADR */
#define RF0_20692_BT_RDIG_PWR_SW_CTL_0_ADR(rev)                           (0x151 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_PWR_SW_CTL_0_ADR_bt_misc_pwrsw_en_SHIFT(rev)     0
#define RF_20692_BT_RDIG_PWR_SW_CTL_0_ADR_bt_misc_pwrsw_en_MASK(rev)      0x1
#define RF_20692_BT_RDIG_PWR_SW_CTL_0_ADR_bt_rxrf2g_globe_idac_SHIFT(rev) 1
#define RF_20692_BT_RDIG_PWR_SW_CTL_0_ADR_bt_rxrf2g_globe_idac_MASK(rev)  0xfe

/* Register RF_20692_BT_RDIG_PWR_SW_CTL_1_ADR */
#define RF0_20692_BT_RDIG_PWR_SW_CTL_1_ADR(rev)                      (0x152 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_PWR_SW_CTL_1_ADR_bt_reg_backup_2_SHIFT(rev) 1
#define RF_20692_BT_RDIG_PWR_SW_CTL_1_ADR_bt_reg_backup_2_MASK(rev)  0x2
#define RF_20692_BT_RDIG_PWR_SW_CTL_1_ADR_bt_trsw2g_pu_SHIFT(rev)    0
#define RF_20692_BT_RDIG_PWR_SW_CTL_1_ADR_bt_trsw2g_pu_MASK(rev)     0x1
#define RF_20692_BT_RDIG_PWR_SW_CTL_1_ADR_bt_rxrf2g_spare_SHIFT(rev) 2
#define RF_20692_BT_RDIG_PWR_SW_CTL_1_ADR_bt_rxrf2g_spare_MASK(rev)  0xfc

/* Register RF_20692_BT_RDIG_PWR_SW_CTL_2_ADR */
#define RF0_20692_BT_RDIG_PWR_SW_CTL_2_ADR(rev)                                (0x153 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_PWR_SW_CTL_2_ADR_bt_trsw2g_trsw_source_bis_SHIFT(rev) 4
#define RF_20692_BT_RDIG_PWR_SW_CTL_2_ADR_bt_trsw2g_trsw_source_bis_MASK(rev)  0xf0
#define RF_20692_BT_RDIG_PWR_SW_CTL_2_ADR_bt_trsw2g_trsw_sub_bis_SHIFT(rev)    0
#define RF_20692_BT_RDIG_PWR_SW_CTL_2_ADR_bt_trsw2g_trsw_sub_bis_MASK(rev)     0xf

/* Register RF_20692_BT_RDIG_SH_BG_CTL_0_ADR */
#define RF0_20692_BT_RDIG_SH_BG_CTL_0_ADR(rev)                       (0x154 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_SH_BG_CTL_0_ADR_bt_bg_rcal_trim_SHIFT(rev)  0
#define RF_20692_BT_RDIG_SH_BG_CTL_0_ADR_bt_bg_rcal_trim_MASK(rev)   0xf
#define RF_20692_BT_RDIG_SH_BG_CTL_0_ADR_bt_bg_bias_lpf_r_SHIFT(rev) 4
#define RF_20692_BT_RDIG_SH_BG_CTL_0_ADR_bt_bg_bias_lpf_r_MASK(rev)  0xf0

/* Register RF_20692_BT_RDIG_SH_BG_CTL_1_ADR */
#define RF0_20692_BT_RDIG_SH_BG_CTL_1_ADR(rev)                         (0x155 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_SH_BG_CTL_1_ADR_bt_bg_n_count_trim_SHIFT(rev) 0
#define RF_20692_BT_RDIG_SH_BG_CTL_1_ADR_bt_bg_n_count_trim_MASK(rev)  0x3f

/* Register RF_20692_BT_RDIG_SH_BG_CTL_2_ADR */
#define RF0_20692_BT_RDIG_SH_BG_CTL_2_ADR(rev)                         (0x156 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_SH_BG_CTL_2_ADR_bt_bg_m_count_trim_SHIFT(rev) 0
#define RF_20692_BT_RDIG_SH_BG_CTL_2_ADR_bt_bg_m_count_trim_MASK(rev)  0x3f

/* Register RF_20692_BT_RDIG_SH_BG_CTL_3_ADR */
#define RF0_20692_BT_RDIG_SH_BG_CTL_3_ADR(rev)                         (0x157 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_SH_BG_CTL_3_ADR_bt_bg_wlan_vbgtrim_SHIFT(rev) 0
#define RF_20692_BT_RDIG_SH_BG_CTL_3_ADR_bt_bg_wlan_vbgtrim_MASK(rev)  0x3f

/* Register RF_20692_BT_RDIG_SH_BG_CTL_4_ADR */
#define RF0_20692_BT_RDIG_SH_BG_CTL_4_ADR(rev)                        (0x158 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_SH_BG_CTL_4_ADR_bt_bg_wlan_vptrim_SHIFT(rev) 0
#define RF_20692_BT_RDIG_SH_BG_CTL_4_ADR_bt_bg_wlan_vptrim_MASK(rev)  0x3f

/* Register RF_20692_BT_RDIG_SH_BG_CTL_5_ADR */
#define RF0_20692_BT_RDIG_SH_BG_CTL_5_ADR(rev)                        (0x159 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_SH_BG_CTL_5_ADR_bt_bg_pmu_vbgtrim_SHIFT(rev) 0
#define RF_20692_BT_RDIG_SH_BG_CTL_5_ADR_bt_bg_pmu_vbgtrim_MASK(rev)  0x3f

/* Register RF_20692_BT_RDIG_SH_BG_CTL_6_ADR */
#define RF0_20692_BT_RDIG_SH_BG_CTL_6_ADR(rev)                          (0x15a | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_SH_BG_CTL_6_ADR_bt_ate_rcal_trim_en_SHIFT(rev) 3
#define RF_20692_BT_RDIG_SH_BG_CTL_6_ADR_bt_ate_rcal_trim_en_MASK(rev)  0x8
#define RF_20692_BT_RDIG_SH_BG_CTL_6_ADR_bt_ate_rcal_trim_SHIFT(rev)    4
#define RF_20692_BT_RDIG_SH_BG_CTL_6_ADR_bt_ate_rcal_trim_MASK(rev)     0xf0

/* Register RF_20692_BT_RDIG_SH_BG_CTL_7_ADR */
#define RF0_20692_BT_RDIG_SH_BG_CTL_7_ADR(rev)                        (0x15b | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_SH_BG_CTL_7_ADR_bt_bg_afe_vbgtrim_SHIFT(rev) 2
#define RF_20692_BT_RDIG_SH_BG_CTL_7_ADR_bt_bg_afe_vbgtrim_MASK(rev)  0xfc

/* Register RF_20692_BT_RDIG_VREG2P5_CTRL_ADR */
#define RF0_20692_BT_RDIG_VREG2P5_CTRL_ADR(rev)                           (0x15c | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_VREG2P5_CTRL_ADR_bt_vreg_bg_filter_en_SHIFT(rev) 1
#define RF_20692_BT_RDIG_VREG2P5_CTRL_ADR_bt_vreg_bg_filter_en_MASK(rev)  0x2
#define RF_20692_BT_RDIG_VREG2P5_CTRL_ADR_bt_vreg_vout_sel_SHIFT(rev)     2
#define RF_20692_BT_RDIG_VREG2P5_CTRL_ADR_bt_vreg_vout_sel_MASK(rev)      0xc

/* Register RF_20692_BT_RDIG_MINI_PMU_0_ADR */
#define RF0_20692_BT_RDIG_MINI_PMU_0_ADR(rev)                            (0x15d | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_MINI_PMU_0_ADR_bt_wlpmu_rxldo_ovadj_SHIFT(rev)  3
#define RF_20692_BT_RDIG_MINI_PMU_0_ADR_bt_wlpmu_rxldo_ovadj_MASK(rev)   0x38
#define RF_20692_BT_RDIG_MINI_PMU_0_ADR_bt_wlpmu_rxldo_bypass_SHIFT(rev) 2
#define RF_20692_BT_RDIG_MINI_PMU_0_ADR_bt_wlpmu_rxldo_bypass_MASK(rev)  0x4
#define RF_20692_BT_RDIG_MINI_PMU_0_ADR_bt_wlpmu_vref_select_SHIFT(rev)  1
#define RF_20692_BT_RDIG_MINI_PMU_0_ADR_bt_wlpmu_vref_select_MASK(rev)   0x2

/* Register RF_20692_BT_RDIG_MINI_PMU_1_ADR */
#define RF0_20692_BT_RDIG_MINI_PMU_1_ADR(rev)                             (0x15e | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_MINI_PMU_1_ADR_bt_wl_intlpo_pu_SHIFT(rev)        0
#define RF_20692_BT_RDIG_MINI_PMU_1_ADR_bt_wl_intlpo_pu_MASK(rev)         0x1
#define RF_20692_BT_RDIG_MINI_PMU_1_ADR_bt_wlpmu_vrefadj_cbuck_SHIFT(rev) 4
#define RF_20692_BT_RDIG_MINI_PMU_1_ADR_bt_wlpmu_vrefadj_cbuck_MASK(rev)  0xf0

/* Register RF_20692_BT_RDIG_MINI_PMU_3_ADR */
#define RF0_20692_BT_RDIG_MINI_PMU_3_ADR(rev)                             (0x15f | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_MINI_PMU_3_ADR_bt_wlpmu_vcoldo_bypass_SHIFT(rev) 7
#define RF_20692_BT_RDIG_MINI_PMU_3_ADR_bt_wlpmu_vcoldo_bypass_MASK(rev)  0x80
#define RF_20692_BT_RDIG_MINI_PMU_3_ADR_bt_wlpmu_trsw_tx_en_SHIFT(rev)    6
#define RF_20692_BT_RDIG_MINI_PMU_3_ADR_bt_wlpmu_trsw_tx_en_MASK(rev)     0x40
#define RF_20692_BT_RDIG_MINI_PMU_3_ADR_bt_wlpmu_txldo_ovadj_SHIFT(rev)   0
#define RF_20692_BT_RDIG_MINI_PMU_3_ADR_bt_wlpmu_txldo_ovadj_MASK(rev)    0x7
#define RF_20692_BT_RDIG_MINI_PMU_3_ADR_bt_wlpmu_vcoldo_ovadj_SHIFT(rev)  3
#define RF_20692_BT_RDIG_MINI_PMU_3_ADR_bt_wlpmu_vcoldo_ovadj_MASK(rev)   0x38

/* Register RF_20692_BT_RDIG_MINI_PMU_4_ADR */
#define RF0_20692_BT_RDIG_MINI_PMU_4_ADR(rev)                             (0x160 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_MINI_PMU_4_ADR_bt_wlpmu_ana_mux_SHIFT(rev)       3
#define RF_20692_BT_RDIG_MINI_PMU_4_ADR_bt_wlpmu_ana_mux_MASK(rev)        0x18
#define RF_20692_BT_RDIG_MINI_PMU_4_ADR_bt_wlpmu_vcoldo_load_SHIFT(rev)   5
#define RF_20692_BT_RDIG_MINI_PMU_4_ADR_bt_wlpmu_vcoldo_load_MASK(rev)    0x20
#define RF_20692_BT_RDIG_MINI_PMU_4_ADR_bt_wlpmu_txldo_bypass_SHIFT(rev)  7
#define RF_20692_BT_RDIG_MINI_PMU_4_ADR_bt_wlpmu_txldo_bypass_MASK(rev)   0x80
#define RF_20692_BT_RDIG_MINI_PMU_4_ADR_bt_wlpmu_afeldo_bypass_SHIFT(rev) 6
#define RF_20692_BT_RDIG_MINI_PMU_4_ADR_bt_wlpmu_afeldo_bypass_MASK(rev)  0x40

/* Register RF_20692_BT_RDIG_MINI_PMU_5_ADR */
#define RF0_20692_BT_RDIG_MINI_PMU_5_ADR(rev)                            (0x161 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_MINI_PMU_5_ADR_bt_wlpmu_ana_mux_high_SHIFT(rev) 1
#define RF_20692_BT_RDIG_MINI_PMU_5_ADR_bt_wlpmu_ana_mux_high_MASK(rev)  0x2
#define RF_20692_BT_RDIG_MINI_PMU_5_ADR_bt_vcoldo_hpm_SHIFT(rev)         0
#define RF_20692_BT_RDIG_MINI_PMU_5_ADR_bt_vcoldo_hpm_MASK(rev)          0x1

/* Register RF_20692_BT_RDIG_MINI_PMU_6_ADR */
#define RF0_20692_BT_RDIG_MINI_PMU_6_ADR(rev)                             (0x162 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_MINI_PMU_6_ADR_bt_wlpmu_tsten_SHIFT(rev)         4
#define RF_20692_BT_RDIG_MINI_PMU_6_ADR_bt_wlpmu_tsten_MASK(rev)          0x10
#define RF_20692_BT_RDIG_MINI_PMU_6_ADR_bt_wlpmu_afeldo_adj_SHIFT(rev)    5
#define RF_20692_BT_RDIG_MINI_PMU_6_ADR_bt_wlpmu_afeldo_adj_MASK(rev)     0xe0
#define RF_20692_BT_RDIG_MINI_PMU_6_ADR_bt_wlpmu_adcldo_bypass_SHIFT(rev) 1
#define RF_20692_BT_RDIG_MINI_PMU_6_ADR_bt_wlpmu_adcldo_bypass_MASK(rev)  0x2

/* Register RF_20692_BT_RDIG_MINI_PMU_7_ADR */
#define RF0_20692_BT_RDIG_MINI_PMU_7_ADR(rev)                                 (0x163 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_MINI_PMU_7_ADR_bt_wlpmu_afeldo_pu_OVD_VAL_SHIFT(rev) 3
#define RF_20692_BT_RDIG_MINI_PMU_7_ADR_bt_wlpmu_afeldo_pu_OVD_VAL_MASK(rev)  0x8
#define RF_20692_BT_RDIG_MINI_PMU_7_ADR_bt_wlpmu_adcldo_pu_OVD_VAL_SHIFT(rev) 1
#define RF_20692_BT_RDIG_MINI_PMU_7_ADR_bt_wlpmu_adcldo_pu_OVD_VAL_MASK(rev)  0x2
#define RF_20692_BT_RDIG_MINI_PMU_7_ADR_bt_wlpmu_spare1_0_SHIFT(rev)          0
#define RF_20692_BT_RDIG_MINI_PMU_7_ADR_bt_wlpmu_spare1_0_MASK(rev)           0x1
#define RF_20692_BT_RDIG_MINI_PMU_7_ADR_bt_wlpmu_adcldo_adj_SHIFT(rev)        5
#define RF_20692_BT_RDIG_MINI_PMU_7_ADR_bt_wlpmu_adcldo_adj_MASK(rev)         0xe0
#define RF_20692_BT_RDIG_MINI_PMU_7_ADR_bt_wlpmu_afeldo_pu_OVD_SEL_SHIFT(rev) 4
#define RF_20692_BT_RDIG_MINI_PMU_7_ADR_bt_wlpmu_afeldo_pu_OVD_SEL_MASK(rev)  0x10
#define RF_20692_BT_RDIG_MINI_PMU_7_ADR_bt_wlpmu_adcldo_pu_OVD_SEL_SHIFT(rev) 2
#define RF_20692_BT_RDIG_MINI_PMU_7_ADR_bt_wlpmu_adcldo_pu_OVD_SEL_MASK(rev)  0x4

/* Register RF_20692_BT_RDIG_MINI_PMU_8_ADR */
#define RF0_20692_BT_RDIG_MINI_PMU_8_ADR(rev)                           (0x164 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_MINI_PMU_8_ADR_bt_wlpmu_spare1_8TO1_SHIFT(rev) 0
#define RF_20692_BT_RDIG_MINI_PMU_8_ADR_bt_wlpmu_spare1_8TO1_MASK(rev)  0xff

/* Register RF_20692_BT_RDIG_MINI_PMU_9_ADR */
#define RF0_20692_BT_RDIG_MINI_PMU_9_ADR(rev)                            (0x165 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_MINI_PMU_9_ADR_bt_wlpmu_spare1_16TO9_SHIFT(rev) 0
#define RF_20692_BT_RDIG_MINI_PMU_9_ADR_bt_wlpmu_spare1_16TO9_MASK(rev)  0xff

/* Register RF_20692_BT_RDIG_MUXSEL_RDIG2PDS_PU_ADR */
#define RF0_20692_BT_RDIG_MUXSEL_RDIG2PDS_PU_ADR(rev)                         (0x166 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_MUXSEL_RDIG2PDS_PU_ADR_bt_rdig2pds_muxsel_SHIFT(rev) 0
#define RF_20692_BT_RDIG_MUXSEL_RDIG2PDS_PU_ADR_bt_rdig2pds_muxsel_MASK(rev)  0x1

/* Register RF_20692_BT_RDIG_CHICKEN_SWITCH_ADR */
#define RF0_20692_BT_RDIG_CHICKEN_SWITCH_ADR(rev)                       (0x167 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_CHICKEN_SWITCH_ADR_bt_ldopu_4345sel_SHIFT(rev) 0
#define RF_20692_BT_RDIG_CHICKEN_SWITCH_ADR_bt_ldopu_4345sel_MASK(rev)  0x1

/* Register RF_20692_BT_RDIG_OVD_RF_0_ADR */
#define RF0_20692_BT_RDIG_OVD_RF_0_ADR(rev)                          (0x168 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_OVD_RF_0_ADR_bt_trsw2g_dwell_bis_SHIFT(rev) 2
#define RF_20692_BT_RDIG_OVD_RF_0_ADR_bt_trsw2g_dwell_bis_MASK(rev)  0x3c

/* Register RF_20692_BT_RDIG_OVD_RF_1_ADR */
#define RF0_20692_BT_RDIG_OVD_RF_1_ADR(rev)                                (0x169 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_OVD_RF_1_ADR_bt_trsw2g_bias_pu_OVD_SEL_SHIFT(rev) 4
#define RF_20692_BT_RDIG_OVD_RF_1_ADR_bt_trsw2g_bias_pu_OVD_SEL_MASK(rev)  0x10
#define RF_20692_BT_RDIG_OVD_RF_1_ADR_bt_trsw2g_bias_pu_OVD_VAL_SHIFT(rev) 5
#define RF_20692_BT_RDIG_OVD_RF_1_ADR_bt_trsw2g_bias_pu_OVD_VAL_MASK(rev)  0x20
#define RF_20692_BT_RDIG_OVD_RF_1_ADR_bt_trsw2g_gpaio_sw2_SHIFT(rev)       7
#define RF_20692_BT_RDIG_OVD_RF_1_ADR_bt_trsw2g_gpaio_sw2_MASK(rev)        0x80
#define RF_20692_BT_RDIG_OVD_RF_1_ADR_bt_trsw2g_gpaio_en_SHIFT(rev)        6
#define RF_20692_BT_RDIG_OVD_RF_1_ADR_bt_trsw2g_gpaio_en_MASK(rev)         0x40

/* Register RF_20692_BT_RDIG_OVD_RF_2_ADR */
#define RF0_20692_BT_RDIG_OVD_RF_2_ADR(rev)                              (0x16a | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_OVD_RF_2_ADR_bt_trsw2g_bt_en_OVD_SEL_SHIFT(rev) 2
#define RF_20692_BT_RDIG_OVD_RF_2_ADR_bt_trsw2g_bt_en_OVD_SEL_MASK(rev)  0x4
#define RF_20692_BT_RDIG_OVD_RF_2_ADR_bt_wl_rx_att_en_OVD_SEL_SHIFT(rev) 0
#define RF_20692_BT_RDIG_OVD_RF_2_ADR_bt_wl_rx_att_en_OVD_SEL_MASK(rev)  0x1
#define RF_20692_BT_RDIG_OVD_RF_2_ADR_bt_trsw2g_bt_en_OVD_VAL_SHIFT(rev) 3
#define RF_20692_BT_RDIG_OVD_RF_2_ADR_bt_trsw2g_bt_en_OVD_VAL_MASK(rev)  0x8
#define RF_20692_BT_RDIG_OVD_RF_2_ADR_bt_trsw2g_gate_bis_SHIFT(rev)      4
#define RF_20692_BT_RDIG_OVD_RF_2_ADR_bt_trsw2g_gate_bis_MASK(rev)       0xf0
#define RF_20692_BT_RDIG_OVD_RF_2_ADR_bt_wl_rx_att_en_OVD_VAL_SHIFT(rev) 1
#define RF_20692_BT_RDIG_OVD_RF_2_ADR_bt_wl_rx_att_en_OVD_VAL_MASK(rev)  0x2

/* Register RF_20692_BT_RDIG_OVD_RF_3_ADR */
#define RF0_20692_BT_RDIG_OVD_RF_3_ADR(rev)                             (0x16b | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_OVD_RF_3_ADR_bt_shlna_pu_OVD_VAL_SHIFT(rev)    1
#define RF_20692_BT_RDIG_OVD_RF_3_ADR_bt_shlna_pu_OVD_VAL_MASK(rev)     0x2
#define RF_20692_BT_RDIG_OVD_RF_3_ADR_bt_trsw2g_gpaio_sw1_SHIFT(rev)    6
#define RF_20692_BT_RDIG_OVD_RF_3_ADR_bt_trsw2g_gpaio_sw1_MASK(rev)     0x40
#define RF_20692_BT_RDIG_OVD_RF_3_ADR_bt_shlna_gain1_OVD_SEL_SHIFT(rev) 2
#define RF_20692_BT_RDIG_OVD_RF_3_ADR_bt_shlna_gain1_OVD_SEL_MASK(rev)  0x4
#define RF_20692_BT_RDIG_OVD_RF_3_ADR_bt_shlna_pu_OVD_SEL_SHIFT(rev)    0
#define RF_20692_BT_RDIG_OVD_RF_3_ADR_bt_shlna_pu_OVD_SEL_MASK(rev)     0x1
#define RF_20692_BT_RDIG_OVD_RF_3_ADR_bt_shlna_gain1_OVD_VAL_SHIFT(rev) 3
#define RF_20692_BT_RDIG_OVD_RF_3_ADR_bt_shlna_gain1_OVD_VAL_MASK(rev)  0x38

/* Register RF_20692_BT_RDIG_OVD_RF_4_ADR */
#define RF0_20692_BT_RDIG_OVD_RF_4_ADR(rev)                            (0x16c | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_OVD_RF_4_ADR_bt_bias_rx_pu_OVD_SEL_SHIFT(rev) 6
#define RF_20692_BT_RDIG_OVD_RF_4_ADR_bt_bias_rx_pu_OVD_SEL_MASK(rev)  0x40
#define RF_20692_BT_RDIG_OVD_RF_4_ADR_bt_shlna_Rout_OVD_SEL_SHIFT(rev) 0
#define RF_20692_BT_RDIG_OVD_RF_4_ADR_bt_shlna_Rout_OVD_SEL_MASK(rev)  0x1
#define RF_20692_BT_RDIG_OVD_RF_4_ADR_bt_bias_rx_pu_OVD_VAL_SHIFT(rev) 7
#define RF_20692_BT_RDIG_OVD_RF_4_ADR_bt_bias_rx_pu_OVD_VAL_MASK(rev)  0x80
#define RF_20692_BT_RDIG_OVD_RF_4_ADR_bt_shlna_Rout_OVD_VAL_SHIFT(rev) 1
#define RF_20692_BT_RDIG_OVD_RF_4_ADR_bt_shlna_Rout_OVD_VAL_MASK(rev)  0x1e

/* Register RF_20692_BT_RDIG_OVD_RF_5_ADR */
#define RF0_20692_BT_RDIG_OVD_RF_5_ADR(rev)                                    (0x16d | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_OVD_RF_5_ADR_bt_lna2g_lna1_lna1_low_ct_OVD_VAL_SHIFT(rev) 3
#define RF_20692_BT_RDIG_OVD_RF_5_ADR_bt_lna2g_lna1_lna1_low_ct_OVD_VAL_MASK(rev) 0x8
#define RF_20692_BT_RDIG_OVD_RF_5_ADR_bt_lna2g_lna_bypass_OVD_SEL_SHIFT(rev)   4
#define RF_20692_BT_RDIG_OVD_RF_5_ADR_bt_lna2g_lna_bypass_OVD_SEL_MASK(rev)    0x10
#define RF_20692_BT_RDIG_OVD_RF_5_ADR_bt_lna2g_tr_rx_en_OVD_SEL_SHIFT(rev)     0
#define RF_20692_BT_RDIG_OVD_RF_5_ADR_bt_lna2g_tr_rx_en_OVD_SEL_MASK(rev)      0x1
#define RF_20692_BT_RDIG_OVD_RF_5_ADR_bt_lna2g_pwrsw_en_OVD_SEL_SHIFT(rev)     6
#define RF_20692_BT_RDIG_OVD_RF_5_ADR_bt_lna2g_pwrsw_en_OVD_SEL_MASK(rev)      0x40
#define RF_20692_BT_RDIG_OVD_RF_5_ADR_bt_lna2g_lna_bypass_OVD_VAL_SHIFT(rev)   5
#define RF_20692_BT_RDIG_OVD_RF_5_ADR_bt_lna2g_lna_bypass_OVD_VAL_MASK(rev)    0x20
#define RF_20692_BT_RDIG_OVD_RF_5_ADR_bt_lna2g_tr_rx_en_OVD_VAL_SHIFT(rev)     1
#define RF_20692_BT_RDIG_OVD_RF_5_ADR_bt_lna2g_tr_rx_en_OVD_VAL_MASK(rev)      0x2
#define RF_20692_BT_RDIG_OVD_RF_5_ADR_bt_lna2g_lna1_lna1_low_ct_OVD_SEL_SHIFT(rev) 2
#define RF_20692_BT_RDIG_OVD_RF_5_ADR_bt_lna2g_lna1_lna1_low_ct_OVD_SEL_MASK(rev) 0x4
#define RF_20692_BT_RDIG_OVD_RF_5_ADR_bt_lna2g_pwrsw_en_OVD_VAL_SHIFT(rev)     7
#define RF_20692_BT_RDIG_OVD_RF_5_ADR_bt_lna2g_pwrsw_en_OVD_VAL_MASK(rev)      0x80

/* Register RF_20692_BT_RDIG_OVD_RF_6_ADR */
#define RF0_20692_BT_RDIG_OVD_RF_6_ADR(rev)                                   (0x16e | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_OVD_RF_6_ADR_bt_wlpmu_vcoldo_pu_OVD_SEL_SHIFT(rev)   4
#define RF_20692_BT_RDIG_OVD_RF_6_ADR_bt_wlpmu_vcoldo_pu_OVD_SEL_MASK(rev)    0x10
#define RF_20692_BT_RDIG_OVD_RF_6_ADR_bt_lna2g_bt_lna2_pu_OVD_SEL_SHIFT(rev)  0
#define RF_20692_BT_RDIG_OVD_RF_6_ADR_bt_lna2g_bt_lna2_pu_OVD_SEL_MASK(rev)   0x1
#define RF_20692_BT_RDIG_OVD_RF_6_ADR_bt_lna2g_bt_wrssi_pu_OVD_SEL_SHIFT(rev) 2
#define RF_20692_BT_RDIG_OVD_RF_6_ADR_bt_lna2g_bt_wrssi_pu_OVD_SEL_MASK(rev)  0x4
#define RF_20692_BT_RDIG_OVD_RF_6_ADR_bt_wlpmu_vcoldo_pu_OVD_VAL_SHIFT(rev)   5
#define RF_20692_BT_RDIG_OVD_RF_6_ADR_bt_wlpmu_vcoldo_pu_OVD_VAL_MASK(rev)    0x20
#define RF_20692_BT_RDIG_OVD_RF_6_ADR_bt_lna2g_bt_lna2_pu_OVD_VAL_SHIFT(rev)  1
#define RF_20692_BT_RDIG_OVD_RF_6_ADR_bt_lna2g_bt_lna2_pu_OVD_VAL_MASK(rev)   0x2
#define RF_20692_BT_RDIG_OVD_RF_6_ADR_bt_lna2g_bt_wrssi_pu_OVD_VAL_SHIFT(rev) 3
#define RF_20692_BT_RDIG_OVD_RF_6_ADR_bt_lna2g_bt_wrssi_pu_OVD_VAL_MASK(rev)  0x8

/* Register RF_20692_BT_RDIG_OVD_RF_7_ADR */
#define RF0_20692_BT_RDIG_OVD_RF_7_ADR(rev)                                (0x16f | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_OVD_RF_7_ADR_bt_wlpmu_rxldo_pu_OVD_SEL_SHIFT(rev) 2
#define RF_20692_BT_RDIG_OVD_RF_7_ADR_bt_wlpmu_rxldo_pu_OVD_SEL_MASK(rev)  0x4
#define RF_20692_BT_RDIG_OVD_RF_7_ADR_bt_wlpmu_rxldo_pu_OVD_VAL_SHIFT(rev) 3
#define RF_20692_BT_RDIG_OVD_RF_7_ADR_bt_wlpmu_rxldo_pu_OVD_VAL_MASK(rev)  0x8
#define RF_20692_BT_RDIG_OVD_RF_7_ADR_bt_wlpmu_en_OVD_SEL_SHIFT(rev)       0
#define RF_20692_BT_RDIG_OVD_RF_7_ADR_bt_wlpmu_en_OVD_SEL_MASK(rev)        0x1
#define RF_20692_BT_RDIG_OVD_RF_7_ADR_bt_wlpmu_txldo_pu_OVD_SEL_SHIFT(rev) 6
#define RF_20692_BT_RDIG_OVD_RF_7_ADR_bt_wlpmu_txldo_pu_OVD_SEL_MASK(rev)  0x40
#define RF_20692_BT_RDIG_OVD_RF_7_ADR_bt_wlpmu_en_OVD_VAL_SHIFT(rev)       1
#define RF_20692_BT_RDIG_OVD_RF_7_ADR_bt_wlpmu_en_OVD_VAL_MASK(rev)        0x2
#define RF_20692_BT_RDIG_OVD_RF_7_ADR_bt_wlpmu_txldo_pu_OVD_VAL_SHIFT(rev) 7
#define RF_20692_BT_RDIG_OVD_RF_7_ADR_bt_wlpmu_txldo_pu_OVD_VAL_MASK(rev)  0x80
#define RF_20692_BT_RDIG_OVD_RF_7_ADR_bt_pds2wlpmu_en_SHIFT(rev)           4
#define RF_20692_BT_RDIG_OVD_RF_7_ADR_bt_pds2wlpmu_en_MASK(rev)            0x10

/* Register RF_20692_BT_RDIG_OVD_RF_8_ADR */
#define RF0_20692_BT_RDIG_OVD_RF_8_ADR(rev)                                    (0x170 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_OVD_RF_8_ADR_bt_xtal_pu_corebuf_bb_OVD_SEL_SHIFT(rev) 6
#define RF_20692_BT_RDIG_OVD_RF_8_ADR_bt_xtal_pu_corebuf_bb_OVD_SEL_MASK(rev)  0x40
#define RF_20692_BT_RDIG_OVD_RF_8_ADR_bt_xtal_pu_corebuf_bb_OVD_VAL_SHIFT(rev) 7
#define RF_20692_BT_RDIG_OVD_RF_8_ADR_bt_xtal_pu_corebuf_bb_OVD_VAL_MASK(rev)  0x80
#define RF_20692_BT_RDIG_OVD_RF_8_ADR_bt_xtal_buf_pu_OVD_SEL_SHIFT(rev)        2
#define RF_20692_BT_RDIG_OVD_RF_8_ADR_bt_xtal_buf_pu_OVD_SEL_MASK(rev)         0x4
#define RF_20692_BT_RDIG_OVD_RF_8_ADR_bt_xtal_buf_pu_OVD_VAL_SHIFT(rev)        3
#define RF_20692_BT_RDIG_OVD_RF_8_ADR_bt_xtal_buf_pu_OVD_VAL_MASK(rev)         0x8
#define RF_20692_BT_RDIG_OVD_RF_8_ADR_bt_xtal_pu_OVD_SEL_SHIFT(rev)            0
#define RF_20692_BT_RDIG_OVD_RF_8_ADR_bt_xtal_pu_OVD_SEL_MASK(rev)             0x1
#define RF_20692_BT_RDIG_OVD_RF_8_ADR_bt_xtal_pu_core_OVD_SEL_SHIFT(rev)       4
#define RF_20692_BT_RDIG_OVD_RF_8_ADR_bt_xtal_pu_core_OVD_SEL_MASK(rev)        0x10
#define RF_20692_BT_RDIG_OVD_RF_8_ADR_bt_xtal_pu_OVD_VAL_SHIFT(rev)            1
#define RF_20692_BT_RDIG_OVD_RF_8_ADR_bt_xtal_pu_OVD_VAL_MASK(rev)             0x2
#define RF_20692_BT_RDIG_OVD_RF_8_ADR_bt_xtal_pu_core_OVD_VAL_SHIFT(rev)       5
#define RF_20692_BT_RDIG_OVD_RF_8_ADR_bt_xtal_pu_core_OVD_VAL_MASK(rev)        0x20

/* Register RF_20692_BT_RDIG_OVD_RF_9_ADR */
#define RF0_20692_BT_RDIG_OVD_RF_9_ADR(rev)                          (0x171 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_OVD_RF_9_ADR_bt_bg_pu_OVD_SEL_SHIFT(rev)    0
#define RF_20692_BT_RDIG_OVD_RF_9_ADR_bt_bg_pu_OVD_SEL_MASK(rev)     0x1
#define RF_20692_BT_RDIG_OVD_RF_9_ADR_bt_bg_pulse_OVD_SEL_SHIFT(rev) 4
#define RF_20692_BT_RDIG_OVD_RF_9_ADR_bt_bg_pulse_OVD_SEL_MASK(rev)  0x10
#define RF_20692_BT_RDIG_OVD_RF_9_ADR_bt_vreg_pu_OVD_SEL_SHIFT(rev)  2
#define RF_20692_BT_RDIG_OVD_RF_9_ADR_bt_vreg_pu_OVD_SEL_MASK(rev)   0x4
#define RF_20692_BT_RDIG_OVD_RF_9_ADR_bt_bg_pu_OVD_VAL_SHIFT(rev)    1
#define RF_20692_BT_RDIG_OVD_RF_9_ADR_bt_bg_pu_OVD_VAL_MASK(rev)     0x2
#define RF_20692_BT_RDIG_OVD_RF_9_ADR_bt_bg_pulse_OVD_VAL_SHIFT(rev) 5
#define RF_20692_BT_RDIG_OVD_RF_9_ADR_bt_bg_pulse_OVD_VAL_MASK(rev)  0x20
#define RF_20692_BT_RDIG_OVD_RF_9_ADR_bt_vreg_pu_OVD_VAL_SHIFT(rev)  3
#define RF_20692_BT_RDIG_OVD_RF_9_ADR_bt_vreg_pu_OVD_VAL_MASK(rev)   0x8

/* Register RF_20692_BT_RDIG_READ_RF_0_ADR */
#define RF0_20692_BT_RDIG_READ_RF_0_ADR(rev)                                   (0x172 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_READ_RF_0_ADR_bt_read_lna2g_lna1_gain_SHIFT(rev)      5
#define RF_20692_BT_RDIG_READ_RF_0_ADR_bt_read_lna2g_lna1_gain_MASK(rev)       0xe0
#define RF_20692_BT_RDIG_READ_RF_0_ADR_bt_read_lna2g_lna1_freq_tune_SHIFT(rev) 1
#define RF_20692_BT_RDIG_READ_RF_0_ADR_bt_read_lna2g_lna1_freq_tune_MASK(rev)  0x1e
#define RF_20692_BT_RDIG_READ_RF_0_ADR_bt_read_lna2g_lna1_pu_SHIFT(rev)        0
#define RF_20692_BT_RDIG_READ_RF_0_ADR_bt_read_lna2g_lna1_pu_MASK(rev)         0x1

/* Register RF_20692_BT_RDIG_READ_RF_1_ADR */
#define RF0_20692_BT_RDIG_READ_RF_1_ADR(rev)                                   (0x173 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_READ_RF_1_ADR_bt_read_lna2g_lna1_bias_ptat_SHIFT(rev) 1
#define RF_20692_BT_RDIG_READ_RF_1_ADR_bt_read_lna2g_lna1_bias_ptat_MASK(rev)  0xe
#define RF_20692_BT_RDIG_READ_RF_1_ADR_bt_read_lna2g_bias_reset_SHIFT(rev)     0
#define RF_20692_BT_RDIG_READ_RF_1_ADR_bt_read_lna2g_bias_reset_MASK(rev)      0x1
#define RF_20692_BT_RDIG_READ_RF_1_ADR_bt_read_lna2g_lna1_bias_idac_SHIFT(rev) 4
#define RF_20692_BT_RDIG_READ_RF_1_ADR_bt_read_lna2g_lna1_bias_idac_MASK(rev)  0xf0

/* Register RF_20692_BT_RDIG_READ_RF_2_ADR */
#define RF0_20692_BT_RDIG_READ_RF_2_ADR(rev)                              (0x174 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_READ_RF_2_ADR_bt_read_lna2g_lna1_Rout_SHIFT(rev) 4
#define RF_20692_BT_RDIG_READ_RF_2_ADR_bt_read_lna2g_lna1_Rout_MASK(rev)  0xf0

/* Register RF_20692_BT_RDIG_READ_RF_3_ADR */
#define RF0_20692_BT_RDIG_READ_RF_3_ADR(rev)                                   (0x175 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_READ_RF_3_ADR_bt_read_lna2g_lna1_out_short_pu_SHIFT(rev) 3
#define RF_20692_BT_RDIG_READ_RF_3_ADR_bt_read_lna2g_lna1_out_short_pu_MASK(rev) 0x8
#define RF_20692_BT_RDIG_READ_RF_3_ADR_bt_read_lna2g_lna1_bypass_SHIFT(rev)    0
#define RF_20692_BT_RDIG_READ_RF_3_ADR_bt_read_lna2g_lna1_bypass_MASK(rev)     0x1
#define RF_20692_BT_RDIG_READ_RF_3_ADR_bt_read_lna2g_tr_rx_en_SHIFT(rev)       4
#define RF_20692_BT_RDIG_READ_RF_3_ADR_bt_read_lna2g_tr_rx_en_MASK(rev)        0x10
#define RF_20692_BT_RDIG_READ_RF_3_ADR_bt_read_lna2g_lna1_Cgs_size_SHIFT(rev)  6
#define RF_20692_BT_RDIG_READ_RF_3_ADR_bt_read_lna2g_lna1_Cgs_size_MASK(rev)   0xc0
#define RF_20692_BT_RDIG_READ_RF_3_ADR_bt_read_bt_lna2g_pwrsw_en_SHIFT(rev)    2
#define RF_20692_BT_RDIG_READ_RF_3_ADR_bt_read_bt_lna2g_pwrsw_en_MASK(rev)     0x4
#define RF_20692_BT_RDIG_READ_RF_3_ADR_bt_read_lna2g_lna_low_ct_SHIFT(rev)     1
#define RF_20692_BT_RDIG_READ_RF_3_ADR_bt_read_lna2g_lna_low_ct_MASK(rev)      0x2
#define RF_20692_BT_RDIG_READ_RF_3_ADR_bt_read_lna2g_lna1_bypass_hiip3_SHIFT(rev) 5
#define RF_20692_BT_RDIG_READ_RF_3_ADR_bt_read_lna2g_lna1_bypass_hiip3_MASK(rev) 0x20

/* Register RF_20692_BT_RDIG_READ_RF_4_ADR */
#define RF0_20692_BT_RDIG_READ_RF_4_ADR(rev)                                   (0x176 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_READ_RF_4_ADR_bt_read_bt_bias_rx_pu_SHIFT(rev)        2
#define RF_20692_BT_RDIG_READ_RF_4_ADR_bt_read_bt_bias_rx_pu_MASK(rev)         0x4
#define RF_20692_BT_RDIG_READ_RF_4_ADR_bt_read_cdig2wrf_lna2g_bt_wrssi_pu_SHIFT(rev) 1
#define RF_20692_BT_RDIG_READ_RF_4_ADR_bt_read_cdig2wrf_lna2g_bt_wrssi_pu_MASK(rev) 0x2
#define RF_20692_BT_RDIG_READ_RF_4_ADR_bt_read_cdig2wrf_lna2g_bt_lna2_pu_SHIFT(rev) 0
#define RF_20692_BT_RDIG_READ_RF_4_ADR_bt_read_cdig2wrf_lna2g_bt_lna2_pu_MASK(rev) 0x1

/* Register RF_20692_BT_RDIG_READ_RF_A_ADR */
#define RF0_20692_BT_RDIG_READ_RF_A_ADR(rev)                                   (0x177 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_READ_RF_A_ADR_bt_read_btlocal_xtal_coresize_pmos_SHIFT(rev) 2
#define RF_20692_BT_RDIG_READ_RF_A_ADR_bt_read_btlocal_xtal_coresize_pmos_MASK(rev) 0x7c
#define RF_20692_BT_RDIG_READ_RF_A_ADR_rdig2bt_push_pull_mode_SHIFT(rev)       7
#define RF_20692_BT_RDIG_READ_RF_A_ADR_rdig2bt_push_pull_mode_MASK(rev)        0x80

/* Register RF_20692_BT_RDIG_READ_RF_C_ADR */
#define RF0_20692_BT_RDIG_READ_RF_C_ADR(rev)                                   (0x178 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_READ_RF_C_ADR_bt_read_xtal_spare_SHIFT(rev)           8
#define RF_20692_BT_RDIG_READ_RF_C_ADR_bt_read_xtal_spare_MASK(rev)            0xff00
#define RF_20692_BT_RDIG_READ_RF_C_ADR_bt_read_btlocal_xtal_coresize_nmos_SHIFT(rev) 2
#define RF_20692_BT_RDIG_READ_RF_C_ADR_bt_read_btlocal_xtal_coresize_nmos_MASK(rev) 0x7c
#define RF_20692_BT_RDIG_READ_RF_C_ADR_bt_read_btlocal_xtal_pu_corebuf_bb_SHIFT(rev) 17
#define RF_20692_BT_RDIG_READ_RF_C_ADR_bt_read_btlocal_xtal_pu_corebuf_bb_MASK(rev) 0x20000

/* Register RF_20692_BT_RDIG_READ_RF_F_ADR */
#define RF0_20692_BT_RDIG_READ_RF_F_ADR(rev)                                   (0x179 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_READ_RF_F_ADR_bt_read_xtal_rboff_SHIFT(rev)           7
#define RF_20692_BT_RDIG_READ_RF_F_ADR_bt_read_xtal_rboff_MASK(rev)            0x80
#define RF_20692_BT_RDIG_READ_RF_F_ADR_bt_read_btlocal_xtal_core_change_SHIFT(rev) 0
#define RF_20692_BT_RDIG_READ_RF_F_ADR_bt_read_btlocal_xtal_core_change_MASK(rev) 0x1
#define RF_20692_BT_RDIG_READ_RF_F_ADR_bt_read_xtal_pu_SHIFT(rev)              2
#define RF_20692_BT_RDIG_READ_RF_F_ADR_bt_read_xtal_pu_MASK(rev)               0x4

/* Register RF_20692_BT_RDIG_READ_RF_10_ADR */
#define RF0_20692_BT_RDIG_READ_RF_10_ADR(rev)                                (0x17a | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_READ_RF_10_ADR_bt_read_trsw2g_sub_bis_SHIFT(rev)    2
#define RF_20692_BT_RDIG_READ_RF_10_ADR_bt_read_trsw2g_sub_bis_MASK(rev)     0x3c
#define RF_20692_BT_RDIG_READ_RF_10_ADR_bt_read_trsw2g_source_bis_SHIFT(rev) 6
#define RF_20692_BT_RDIG_READ_RF_10_ADR_bt_read_trsw2g_source_bis_MASK(rev)  0x3c0
#define RF_20692_BT_RDIG_READ_RF_10_ADR_bt_read_trsw2g_pu_SHIFT(rev)         0
#define RF_20692_BT_RDIG_READ_RF_10_ADR_bt_read_trsw2g_pu_MASK(rev)          0x1

/* Register RF_20692_BT_RDIG_RF_READ_0_ADR */
#define RF0_20692_BT_RDIG_RF_READ_0_ADR(rev)                          (0x17b | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_RF_READ_0_ADR_wrf2rdig_rcal_valid_SHIFT(rev) 5
#define RF_20692_BT_RDIG_RF_READ_0_ADR_wrf2rdig_rcal_valid_MASK(rev)  0x20
#define RF_20692_BT_RDIG_RF_READ_0_ADR_wrf2rdig_rcal_value_SHIFT(rev) 0
#define RF_20692_BT_RDIG_RF_READ_0_ADR_wrf2rdig_rcal_value_MASK(rev)  0x1f

/* Register RF_20692_BT_RDIG_MINI_PMU_READ_0_ADR */
#define RF0_20692_BT_RDIG_MINI_PMU_READ_0_ADR(rev)                           (0x17c | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_MINI_PMU_READ_0_ADR_bt_read_RXldo_bypass_SHIFT(rev) 4
#define RF_20692_BT_RDIG_MINI_PMU_READ_0_ADR_bt_read_RXldo_bypass_MASK(rev)  0x10
#define RF_20692_BT_RDIG_MINI_PMU_READ_0_ADR_bt_read_rxldo_ovadj_SHIFT(rev)  0
#define RF_20692_BT_RDIG_MINI_PMU_READ_0_ADR_bt_read_rxldo_ovadj_MASK(rev)   0x7
#define RF_20692_BT_RDIG_MINI_PMU_READ_0_ADR_bt_read_rxldo_pu_SHIFT(rev)     5
#define RF_20692_BT_RDIG_MINI_PMU_READ_0_ADR_bt_read_rxldo_pu_MASK(rev)      0x20
#define RF_20692_BT_RDIG_MINI_PMU_READ_0_ADR_bt_read_wlpmu_en_SHIFT(rev)     7
#define RF_20692_BT_RDIG_MINI_PMU_READ_0_ADR_bt_read_wlpmu_en_MASK(rev)      0x80

/* Register RF_20692_BT_RDIG_MINI_PMU_READ_1_ADR */
#define RF0_20692_BT_RDIG_MINI_PMU_READ_1_ADR(rev)                          (0x17d | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_MINI_PMU_READ_1_ADR_bt_read_vref_select_SHIFT(rev) 5
#define RF_20692_BT_RDIG_MINI_PMU_READ_1_ADR_bt_read_vref_select_MASK(rev)  0x20

/* Register RF_20692_BT_RDIG_MINI_PMU_READ_3_ADR */
#define RF0_20692_BT_RDIG_MINI_PMU_READ_3_ADR(rev)                             (0x17e | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_MINI_PMU_READ_3_ADR_bt_read_wlpmu_txldo_pu_SHIFT(rev) 2
#define RF_20692_BT_RDIG_MINI_PMU_READ_3_ADR_bt_read_wlpmu_txldo_pu_MASK(rev)  0x4
#define RF_20692_BT_RDIG_MINI_PMU_READ_3_ADR_bt_read_wlpmu_vcoldo_pu_SHIFT(rev) 3
#define RF_20692_BT_RDIG_MINI_PMU_READ_3_ADR_bt_read_wlpmu_vcoldo_pu_MASK(rev) 0x8

/* Register RF_20692_BT_RDIG_MINI_PMU_READ_4_ADR */
#define RF0_20692_BT_RDIG_MINI_PMU_READ_4_ADR(rev)                           (0x17f | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_MINI_PMU_READ_4_ADR_bt_read_vcoldo_ovadj_SHIFT(rev) 3
#define RF_20692_BT_RDIG_MINI_PMU_READ_4_ADR_bt_read_vcoldo_ovadj_MASK(rev)  0x38
#define RF_20692_BT_RDIG_MINI_PMU_READ_4_ADR_bt_read_txldo_ovadj_SHIFT(rev)  0
#define RF_20692_BT_RDIG_MINI_PMU_READ_4_ADR_bt_read_txldo_ovadj_MASK(rev)   0x7

/* Register RF_20692_BT_RDIG_MINI_PMU_READ_6_ADR */
#define RF0_20692_BT_RDIG_MINI_PMU_READ_6_ADR(rev)                             (0x180 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_MINI_PMU_READ_6_ADR_bt_read_wlpmu_vcoldo_bypass_SHIFT(rev) 2
#define RF_20692_BT_RDIG_MINI_PMU_READ_6_ADR_bt_read_wlpmu_vcoldo_bypass_MASK(rev) 0x4
#define RF_20692_BT_RDIG_MINI_PMU_READ_6_ADR_bt_read_wlpmu_afeldo_bypass_SHIFT(rev) 0
#define RF_20692_BT_RDIG_MINI_PMU_READ_6_ADR_bt_read_wlpmu_afeldo_bypass_MASK(rev) 0x1
#define RF_20692_BT_RDIG_MINI_PMU_READ_6_ADR_bt_read_wlpmu_adcldo_bypass_SHIFT(rev) 3
#define RF_20692_BT_RDIG_MINI_PMU_READ_6_ADR_bt_read_wlpmu_adcldo_bypass_MASK(rev) 0x8
#define RF_20692_BT_RDIG_MINI_PMU_READ_6_ADR_bt_read_wlpmu_txldo_bypass_SHIFT(rev) 1
#define RF_20692_BT_RDIG_MINI_PMU_READ_6_ADR_bt_read_wlpmu_txldo_bypass_MASK(rev) 0x2

/* Register RF_20692_BT_RDIG_MINI_PMU_READ_7_ADR */
#define RF0_20692_BT_RDIG_MINI_PMU_READ_7_ADR(rev)                             (0x181 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_MINI_PMU_READ_7_ADR_bt_read_wlpmu_adcldo_pu_SHIFT(rev) 0
#define RF_20692_BT_RDIG_MINI_PMU_READ_7_ADR_bt_read_wlpmu_adcldo_pu_MASK(rev) 0x1
#define RF_20692_BT_RDIG_MINI_PMU_READ_7_ADR_bt_read_wlpmu_afeldo_pu_SHIFT(rev) 1
#define RF_20692_BT_RDIG_MINI_PMU_READ_7_ADR_bt_read_wlpmu_afeldo_pu_MASK(rev) 0x2

/* Register RF_20692_BT_RDIG_MINI_PMU_READ_8_ADR */
#define RF0_20692_BT_RDIG_MINI_PMU_READ_8_ADR(rev)                             (0x182 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_MINI_PMU_READ_8_ADR_bt_read_rbg_adj_SHIFT(rev)        4
#define RF_20692_BT_RDIG_MINI_PMU_READ_8_ADR_bt_read_rbg_adj_MASK(rev)         0xf0
#define RF_20692_BT_RDIG_MINI_PMU_READ_8_ADR_bt_read_wlpmu_vrefadj_cbuck_SHIFT(rev) 0
#define RF_20692_BT_RDIG_MINI_PMU_READ_8_ADR_bt_read_wlpmu_vrefadj_cbuck_MASK(rev) 0xf

/* Register RF_20692_BT_RDIG_MINI_PMU_READ_9_ADR */
#define RF0_20692_BT_RDIG_MINI_PMU_READ_9_ADR(rev)                             (0x183 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_MINI_PMU_READ_9_ADR_bt_read_wlpmu_adcldo_adj_SHIFT(rev) 4
#define RF_20692_BT_RDIG_MINI_PMU_READ_9_ADR_bt_read_wlpmu_adcldo_adj_MASK(rev) 0x70
#define RF_20692_BT_RDIG_MINI_PMU_READ_9_ADR_bt_read_wlpmu_vcoldo_load_SHIFT(rev) 0
#define RF_20692_BT_RDIG_MINI_PMU_READ_9_ADR_bt_read_wlpmu_vcoldo_load_MASK(rev) 0x1
#define RF_20692_BT_RDIG_MINI_PMU_READ_9_ADR_bt_read_wlpmu_afeldo_adj_SHIFT(rev) 1
#define RF_20692_BT_RDIG_MINI_PMU_READ_9_ADR_bt_read_wlpmu_afeldo_adj_MASK(rev) 0xe

/* Register RF_20692_BT_RDIG_MINI_PMU_READ_A_ADR */
#define RF0_20692_BT_RDIG_MINI_PMU_READ_A_ADR(rev)                             (0x184 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_MINI_PMU_READ_A_ADR_bt_read_wlpmu_ana_mux_SHIFT(rev)  0
#define RF_20692_BT_RDIG_MINI_PMU_READ_A_ADR_bt_read_wlpmu_ana_mux_MASK(rev)   0x7
#define RF_20692_BT_RDIG_MINI_PMU_READ_A_ADR_bt_read_wlpmu_vcoldo_hpm_SHIFT(rev) 5
#define RF_20692_BT_RDIG_MINI_PMU_READ_A_ADR_bt_read_wlpmu_vcoldo_hpm_MASK(rev) 0x20
#define RF_20692_BT_RDIG_MINI_PMU_READ_A_ADR_bt_read_Byp_en_SHIFT(rev)         4
#define RF_20692_BT_RDIG_MINI_PMU_READ_A_ADR_bt_read_Byp_en_MASK(rev)          0x10
#define RF_20692_BT_RDIG_MINI_PMU_READ_A_ADR_bt_read_wlpmu_tsten_SHIFT(rev)    3
#define RF_20692_BT_RDIG_MINI_PMU_READ_A_ADR_bt_read_wlpmu_tsten_MASK(rev)     0x8

/* Register RF_20692_BT_RDIG_MINI_PMU_READ_B_ADR */
#define RF0_20692_BT_RDIG_MINI_PMU_READ_B_ADR(rev)                          (0x185 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_MINI_PMU_READ_B_ADR_bt_read_wlpmu_spare_SHIFT(rev) 0
#define RF_20692_BT_RDIG_MINI_PMU_READ_B_ADR_bt_read_wlpmu_spare_MASK(rev)  0xf

/* Register RF_20692_BT_RDIG_SH_BG_CTL_0_READ_ADR */
#define RF0_20692_BT_RDIG_SH_BG_CTL_0_READ_ADR(rev)                            (0x186 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_SH_BG_CTL_0_READ_ADR_bt_read_bg_rcal_trim_SHIFT(rev)  0
#define RF_20692_BT_RDIG_SH_BG_CTL_0_READ_ADR_bt_read_bg_rcal_trim_MASK(rev)   0xf
#define RF_20692_BT_RDIG_SH_BG_CTL_0_READ_ADR_bt_read_bg_bias_lpf_r_SHIFT(rev) 4
#define RF_20692_BT_RDIG_SH_BG_CTL_0_READ_ADR_bt_read_bg_bias_lpf_r_MASK(rev)  0xf0

/* Register RF_20692_BT_RDIG_SH_BG_CTL_1_READ_ADR */
#define RF0_20692_BT_RDIG_SH_BG_CTL_1_READ_ADR(rev)                            (0x187 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_SH_BG_CTL_1_READ_ADR_bt_read_bg_n_count_trim_SHIFT(rev) 0
#define RF_20692_BT_RDIG_SH_BG_CTL_1_READ_ADR_bt_read_bg_n_count_trim_MASK(rev) 0x3f
#define RF_20692_BT_RDIG_SH_BG_CTL_1_READ_ADR_bt_read_bg_pu_SHIFT(rev)         6
#define RF_20692_BT_RDIG_SH_BG_CTL_1_READ_ADR_bt_read_bg_pu_MASK(rev)          0x40

/* Register RF_20692_BT_RDIG_SH_BG_CTL_2_READ_ADR */
#define RF0_20692_BT_RDIG_SH_BG_CTL_2_READ_ADR(rev)                            (0x188 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_SH_BG_CTL_2_READ_ADR_bt_read_bg_pulse_SHIFT(rev)      6
#define RF_20692_BT_RDIG_SH_BG_CTL_2_READ_ADR_bt_read_bg_pulse_MASK(rev)       0x40
#define RF_20692_BT_RDIG_SH_BG_CTL_2_READ_ADR_bt_read_bg_m_count_trim_SHIFT(rev) 0
#define RF_20692_BT_RDIG_SH_BG_CTL_2_READ_ADR_bt_read_bg_m_count_trim_MASK(rev) 0x3f

/* Register RF_20692_BT_RDIG_SH_BG_CTL_3_READ_ADR */
#define RF0_20692_BT_RDIG_SH_BG_CTL_3_READ_ADR(rev)                            (0x189 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_SH_BG_CTL_3_READ_ADR_bt_read_bg_wlan_vbgtrim_SHIFT(rev) 0
#define RF_20692_BT_RDIG_SH_BG_CTL_3_READ_ADR_bt_read_bg_wlan_vbgtrim_MASK(rev) 0x3f

/* Register RF_20692_BT_RDIG_SH_BG_CTL_4_READ_ADR */
#define RF0_20692_BT_RDIG_SH_BG_CTL_4_READ_ADR(rev)                            (0x18a | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_SH_BG_CTL_4_READ_ADR_bt_read_bg_wlan_vptrim_SHIFT(rev) 0
#define RF_20692_BT_RDIG_SH_BG_CTL_4_READ_ADR_bt_read_bg_wlan_vptrim_MASK(rev) 0x3f

/* Register RF_20692_BT_RDIG_SH_BG_CTL_5_READ_ADR */
#define RF0_20692_BT_RDIG_SH_BG_CTL_5_READ_ADR(rev)                            (0x18b | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_SH_BG_CTL_5_READ_ADR_bt_read_bg_pmu_vbgtrim_SHIFT(rev) 0
#define RF_20692_BT_RDIG_SH_BG_CTL_5_READ_ADR_bt_read_bg_pmu_vbgtrim_MASK(rev) 0x3f

/* Register RF_20692_BT_RDIG_VREG2P5_CTRL_READ_ADR */
#define RF0_20692_BT_RDIG_VREG2P5_CTRL_READ_ADR(rev)                           (0x18c | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_VREG2P5_CTRL_READ_ADR_bt_read_vreg_vout_sel_SHIFT(rev) 2
#define RF_20692_BT_RDIG_VREG2P5_CTRL_READ_ADR_bt_read_vreg_vout_sel_MASK(rev) 0xc
#define RF_20692_BT_RDIG_VREG2P5_CTRL_READ_ADR_bt_read_vreg_pu_SHIFT(rev)      0
#define RF_20692_BT_RDIG_VREG2P5_CTRL_READ_ADR_bt_read_vreg_pu_MASK(rev)       0x1
#define RF_20692_BT_RDIG_VREG2P5_CTRL_READ_ADR_bt_read_vreg_bg_filter_en_SHIFT(rev) 1
#define RF_20692_BT_RDIG_VREG2P5_CTRL_READ_ADR_bt_read_vreg_bg_filter_en_MASK(rev) 0x2

/* Register RF_20692_BT_GPAIO_SEL0_ADR */
#define RF0_20692_BT_GPAIO_SEL0_ADR(rev)                               (0x18d | JTAG_20692_CR0)
#define RF_20692_BT_GPAIO_SEL0_ADR_bt_cgpaio_sel_0to15_port_SHIFT(rev) 0
#define RF_20692_BT_GPAIO_SEL0_ADR_bt_cgpaio_sel_0to15_port_MASK(rev)  0xffff

/* Register RF_20692_BT_READ_GPAIO_SEL0_ADR */
#define RF0_20692_BT_READ_GPAIO_SEL0_ADR(rev)                                  (0x18e | JTAG_20692_CR0)
#define RF_20692_BT_READ_GPAIO_SEL0_ADR_bt_read_wrfregs2wrf_cgpaio_sel_0to15_port_SHIFT(rev) 0
#define RF_20692_BT_READ_GPAIO_SEL0_ADR_bt_read_wrfregs2wrf_cgpaio_sel_0to15_port_MASK(rev) 0xffff

/* Register RF_20692_BT_GPAIO_SEL1_ADR */
#define RF0_20692_BT_GPAIO_SEL1_ADR(rev)                                (0x18f | JTAG_20692_CR0)
#define RF_20692_BT_GPAIO_SEL1_ADR_bt_cgpaio_sel_16to31_port_SHIFT(rev) 0
#define RF_20692_BT_GPAIO_SEL1_ADR_bt_cgpaio_sel_16to31_port_MASK(rev)  0xffff

/* Register RF_20692_BT_READ_GPAIO_SEL1_ADR */
#define RF0_20692_BT_READ_GPAIO_SEL1_ADR(rev)                                  (0x190 | JTAG_20692_CR0)
#define RF_20692_BT_READ_GPAIO_SEL1_ADR_bt_read_wrfregs2wrf_cgpaio_sel_16to31_port_SHIFT(rev) 0
#define RF_20692_BT_READ_GPAIO_SEL1_ADR_bt_read_wrfregs2wrf_cgpaio_sel_16to31_port_MASK(rev) 0xffff

/* Register RF_20692_BT_GPAIO_SEL2_ADR */
#define RF0_20692_BT_GPAIO_SEL2_ADR(rev)                   (0x191 | JTAG_20692_CR0)
#define RF_20692_BT_GPAIO_SEL2_ADR_bt_cgpaio_pu_SHIFT(rev) 0
#define RF_20692_BT_GPAIO_SEL2_ADR_bt_cgpaio_pu_MASK(rev)  0x1

/* Register RF_20692_BT_READ_SEL2_ADR */
#define RF0_20692_BT_READ_SEL2_ADR(rev)                                    (0x192 | JTAG_20692_CR0)
#define RF_20692_BT_READ_SEL2_ADR_bt_read_wrfregs2wrf_cgpaio_pu_SHIFT(rev) 0
#define RF_20692_BT_READ_SEL2_ADR_bt_read_wrfregs2wrf_cgpaio_pu_MASK(rev)  0x1

/* Register RF_20692_BT_DEV_ID_ADR */
#define RF0_20692_BT_DEV_ID_ADR(rev)               (0x193 | JTAG_20692_CR0)
#define RF_20692_BT_DEV_ID_ADR_bt_devID_SHIFT(rev) 0
#define RF_20692_BT_DEV_ID_ADR_bt_devID_MASK(rev)  0xffff

/* Register RF_20692_BT_REV_ID_ADR */
#define RF0_20692_BT_REV_ID_ADR(rev)               (0x194 | JTAG_20692_CR0)
#define RF_20692_BT_REV_ID_ADR_bt_revID_SHIFT(rev) 0
#define RF_20692_BT_REV_ID_ADR_bt_revID_MASK(rev)  0xff

/* Register RF_20692_BT_PMU_CFG1_ADR */
#define RF0_20692_BT_PMU_CFG1_ADR(rev)                 (0x195 | JTAG_20692_CR0)
#define RF_20692_BT_PMU_CFG1_ADR_bt_rbg_adj_SHIFT(rev) 12
#define RF_20692_BT_PMU_CFG1_ADR_bt_rbg_adj_MASK(rev)  0xf000

/* Register RF_20692_BT_PMU_CFG3_ADR */
#define RF0_20692_BT_PMU_CFG3_ADR(rev)                (0x196 | JTAG_20692_CR0)
#define RF_20692_BT_PMU_CFG3_ADR_bt_Byp_en_SHIFT(rev) 4
#define RF_20692_BT_PMU_CFG3_ADR_bt_Byp_en_MASK(rev)  0x10

/* Register RF_20692_BT_TX2G_CFG1_ADR */
#define RF0_20692_BT_TX2G_CFG1_ADR(rev)                      (0x197 | JTAG_20692_CR0)
#define RF_20692_BT_TX2G_CFG1_ADR_bt_tx2g_bias_pu_SHIFT(rev) 9
#define RF_20692_BT_TX2G_CFG1_ADR_bt_tx2g_bias_pu_MASK(rev)  0x200

/* Register RF_20692_BT_READ_TX2G_CFG1_ADR */
#define RF0_20692_BT_READ_TX2G_CFG1_ADR(rev)                                   (0x198 | JTAG_20692_CR0)
#define RF_20692_BT_READ_TX2G_CFG1_ADR_bt_read_wrfregs2wrf_tx2g_bias_pu_SHIFT(rev) 9
#define RF_20692_BT_READ_TX2G_CFG1_ADR_bt_read_wrfregs2wrf_tx2g_bias_pu_MASK(rev) 0x200

/* Register RF_20692_BT_VBAT_CFG_ADR */
#define RF0_20692_BT_VBAT_CFG_ADR(rev)                         (0x199 | JTAG_20692_CR0)
#define RF_20692_BT_VBAT_CFG_ADR_bt_vbat_monitor_pu_SHIFT(rev) 0
#define RF_20692_BT_VBAT_CFG_ADR_bt_vbat_monitor_pu_MASK(rev)  0x1
#define RF_20692_BT_VBAT_CFG_ADR_bt_vbat_bw_SHIFT(rev)         4
#define RF_20692_BT_VBAT_CFG_ADR_bt_vbat_bw_MASK(rev)          0xf0

/* Register RF_20692_BT_READ_VBAT_CFG_ADR */
#define RF0_20692_BT_READ_VBAT_CFG_ADR(rev)                                    (0x19a | JTAG_20692_CR0)
#define RF_20692_BT_READ_VBAT_CFG_ADR_bt_read_wrfregs2wrf_vbat_monitor_pu_SHIFT(rev) 0
#define RF_20692_BT_READ_VBAT_CFG_ADR_bt_read_wrfregs2wrf_vbat_monitor_pu_MASK(rev) 0x1
#define RF_20692_BT_READ_VBAT_CFG_ADR_bt_read_wrfregs2wrf_vbat_bw_SHIFT(rev)   4
#define RF_20692_BT_READ_VBAT_CFG_ADR_bt_read_wrfregs2wrf_vbat_bw_MASK(rev)    0xf0

/* Register RF_20692_BT_XTAL_CFG1_ADR */
#define RF0_20692_BT_XTAL_CFG1_ADR(rev)                        (0x19b | JTAG_20692_CR0)
#define RF_20692_BT_XTAL_CFG1_ADR_bt_xtal_dty_adj_n_SHIFT(rev) 14
#define RF_20692_BT_XTAL_CFG1_ADR_bt_xtal_dty_adj_n_MASK(rev)  0xc000
#define RF_20692_BT_XTAL_CFG1_ADR_bt_xtal_dty_adj_p_SHIFT(rev) 12
#define RF_20692_BT_XTAL_CFG1_ADR_bt_xtal_dty_adj_p_MASK(rev)  0x3000
#define RF_20692_BT_XTAL_CFG1_ADR_bt_xtal_out_pu_SHIFT(rev)    4
#define RF_20692_BT_XTAL_CFG1_ADR_bt_xtal_out_pu_MASK(rev)     0x7f0

/* Register RF_20692_BT_READ_XTAL_CFG1_ADR */
#define RF0_20692_BT_READ_XTAL_CFG1_ADR(rev)                                   (0x19c | JTAG_20692_CR0)
#define RF_20692_BT_READ_XTAL_CFG1_ADR_bt_read_wrfregs2wrf_xtal_dty_adj_n_SHIFT(rev) 14
#define RF_20692_BT_READ_XTAL_CFG1_ADR_bt_read_wrfregs2wrf_xtal_dty_adj_n_MASK(rev) 0xc000
#define RF_20692_BT_READ_XTAL_CFG1_ADR_bt_read_wrfregs2wrf_xtal_dty_adj_p_SHIFT(rev) 12
#define RF_20692_BT_READ_XTAL_CFG1_ADR_bt_read_wrfregs2wrf_xtal_dty_adj_p_MASK(rev) 0x3000
#define RF_20692_BT_READ_XTAL_CFG1_ADR_bt_read_wrfregs2wrf_xtal_out_pu_SHIFT(rev) 4
#define RF_20692_BT_READ_XTAL_CFG1_ADR_bt_read_wrfregs2wrf_xtal_out_pu_MASK(rev) 0x7f0

/* Register RF_20692_BT_XTAL_CFG2_ADR */
#define RF0_20692_BT_XTAL_CFG2_ADR(rev)                   (0x19d | JTAG_20692_CR0)
#define RF_20692_BT_XTAL_CFG2_ADR_bt_xtal_core_SHIFT(rev) 0
#define RF_20692_BT_XTAL_CFG2_ADR_bt_xtal_core_MASK(rev)  0x3f
#define RF_20692_BT_XTAL_CFG2_ADR_bt_xtal_buf_SHIFT(rev)  8
#define RF_20692_BT_XTAL_CFG2_ADR_bt_xtal_buf_MASK(rev)   0x3f00

/* Register RF_20692_BT_READ_XTAL_CFG2_ADR */
#define RF0_20692_BT_READ_XTAL_CFG2_ADR(rev)                                   (0x19e | JTAG_20692_CR0)
#define RF_20692_BT_READ_XTAL_CFG2_ADR_bt_read_wrfregs2wrf_xtal_core_SHIFT(rev) 0
#define RF_20692_BT_READ_XTAL_CFG2_ADR_bt_read_wrfregs2wrf_xtal_core_MASK(rev) 0x3f
#define RF_20692_BT_READ_XTAL_CFG2_ADR_bt_read_wrfregs2wrf_xtal_buf_SHIFT(rev) 8
#define RF_20692_BT_READ_XTAL_CFG2_ADR_bt_read_wrfregs2wrf_xtal_buf_MASK(rev)  0x3f00

/* Register RF_20692_BT_XTAL_CFG3_ADR */
#define RF0_20692_BT_XTAL_CFG3_ADR(rev)                           (0x19f | JTAG_20692_CR0)
#define RF_20692_BT_XTAL_CFG3_ADR_bt_xtal_sel_bias_res_SHIFT(rev) 5
#define RF_20692_BT_XTAL_CFG3_ADR_bt_xtal_sel_bias_res_MASK(rev)  0x60
#define RF_20692_BT_XTAL_CFG3_ADR_bt_xtal_vcocal_ctrl_SHIFT(rev)  8
#define RF_20692_BT_XTAL_CFG3_ADR_bt_xtal_vcocal_ctrl_MASK(rev)   0x300
#define RF_20692_BT_XTAL_CFG3_ADR_bt_xtal_doubler_pu_SHIFT(rev)   0
#define RF_20692_BT_XTAL_CFG3_ADR_bt_xtal_doubler_pu_MASK(rev)    0x1
#define RF_20692_BT_XTAL_CFG3_ADR_bt_xtal_rcal_ctrl_SHIFT(rev)    12
#define RF_20692_BT_XTAL_CFG3_ADR_bt_xtal_rcal_ctrl_MASK(rev)     0x3000
#define RF_20692_BT_XTAL_CFG3_ADR_bt_xtal_delay_SHIFT(rev)        1
#define RF_20692_BT_XTAL_CFG3_ADR_bt_xtal_delay_MASK(rev)         0xe
#define RF_20692_BT_XTAL_CFG3_ADR_bt_xtal_rccal_ctrl_SHIFT(rev)   10
#define RF_20692_BT_XTAL_CFG3_ADR_bt_xtal_rccal_ctrl_MASK(rev)    0xc00

/* Register RF_20692_BT_READ_XTAL_CFG3_ADR */
#define RF0_20692_BT_READ_XTAL_CFG3_ADR(rev)                                   (0x1a0 | JTAG_20692_CR0)
#define RF_20692_BT_READ_XTAL_CFG3_ADR_bt_read_wrfregs2wrf_xtal_rccal_ctrl_SHIFT(rev) 10
#define RF_20692_BT_READ_XTAL_CFG3_ADR_bt_read_wrfregs2wrf_xtal_rccal_ctrl_MASK(rev) 0xc00
#define RF_20692_BT_READ_XTAL_CFG3_ADR_bt_read_wrfregs2wrf_xtal_vcocal_ctrl_SHIFT(rev) 8
#define RF_20692_BT_READ_XTAL_CFG3_ADR_bt_read_wrfregs2wrf_xtal_vcocal_ctrl_MASK(rev) 0x300
#define RF_20692_BT_READ_XTAL_CFG3_ADR_bt_read_wrfregs2wrf_xtal_sel_bias_res_SHIFT(rev) 5
#define RF_20692_BT_READ_XTAL_CFG3_ADR_bt_read_wrfregs2wrf_xtal_sel_bias_res_MASK(rev) 0x60
#define RF_20692_BT_READ_XTAL_CFG3_ADR_bt_read_wrfregs2wrf_xtal_rcal_ctrl_SHIFT(rev) 12
#define RF_20692_BT_READ_XTAL_CFG3_ADR_bt_read_wrfregs2wrf_xtal_rcal_ctrl_MASK(rev) 0x3000
#define RF_20692_BT_READ_XTAL_CFG3_ADR_bt_read_wrfregs2wrf_xtal_doubler_pu_SHIFT(rev) 0
#define RF_20692_BT_READ_XTAL_CFG3_ADR_bt_read_wrfregs2wrf_xtal_doubler_pu_MASK(rev) 0x1
#define RF_20692_BT_READ_XTAL_CFG3_ADR_bt_read_wrfregs2wrf_xtal_delay_SHIFT(rev) 1
#define RF_20692_BT_READ_XTAL_CFG3_ADR_bt_read_wrfregs2wrf_xtal_delay_MASK(rev) 0xe

/* Register RF_20692_BT_XTAL_CFG4_ADR */
#define RF0_20692_BT_XTAL_CFG4_ADR(rev)                          (0x1a1 | JTAG_20692_CR0)
#define RF_20692_BT_XTAL_CFG4_ADR_bt_xtal_gci_ctrl_SHIFT(rev)    8
#define RF_20692_BT_XTAL_CFG4_ADR_bt_xtal_gci_ctrl_MASK(rev)     0xf00
#define RF_20692_BT_XTAL_CFG4_ADR_bt_xtal_wlanrf_ctrl_SHIFT(rev) 0
#define RF_20692_BT_XTAL_CFG4_ADR_bt_xtal_wlanrf_ctrl_MASK(rev)  0xf
#define RF_20692_BT_XTAL_CFG4_ADR_bt_xtal_fm_ctrl_SHIFT(rev)     12
#define RF_20692_BT_XTAL_CFG4_ADR_bt_xtal_fm_ctrl_MASK(rev)      0xf000
#define RF_20692_BT_XTAL_CFG4_ADR_bt_xtal_wlanbb_ctrl_SHIFT(rev) 4
#define RF_20692_BT_XTAL_CFG4_ADR_bt_xtal_wlanbb_ctrl_MASK(rev)  0xf0

/* Register RF_20692_BT_READ_XTAL_CFG4_ADR */
#define RF0_20692_BT_READ_XTAL_CFG4_ADR(rev)                                   (0x1a2 | JTAG_20692_CR0)
#define RF_20692_BT_READ_XTAL_CFG4_ADR_bt_read_wrfregs2wrf_xtal_gci_ctrl_SHIFT(rev) 8
#define RF_20692_BT_READ_XTAL_CFG4_ADR_bt_read_wrfregs2wrf_xtal_gci_ctrl_MASK(rev) 0xf00
#define RF_20692_BT_READ_XTAL_CFG4_ADR_bt_read_wrfregs2wrf_xtal_wlanbb_ctrl_SHIFT(rev) 4
#define RF_20692_BT_READ_XTAL_CFG4_ADR_bt_read_wrfregs2wrf_xtal_wlanbb_ctrl_MASK(rev) 0xf0
#define RF_20692_BT_READ_XTAL_CFG4_ADR_bt_read_wrfregs2wrf_xtal_wlanrf_ctrl_SHIFT(rev) 0
#define RF_20692_BT_READ_XTAL_CFG4_ADR_bt_read_wrfregs2wrf_xtal_wlanrf_ctrl_MASK(rev) 0xf
#define RF_20692_BT_READ_XTAL_CFG4_ADR_bt_read_wrfregs2wrf_xtal_fm_ctrl_SHIFT(rev) 12
#define RF_20692_BT_READ_XTAL_CFG4_ADR_bt_read_wrfregs2wrf_xtal_fm_ctrl_MASK(rev) 0xf000

/* Register RF_20692_BT_XTAL_SPARE_ADR */
#define RF0_20692_BT_XTAL_SPARE_ADR(rev)                    (0x1a3 | JTAG_20692_CR0)
#define RF_20692_BT_XTAL_SPARE_ADR_bt_xtal_spare_SHIFT(rev) 0
#define RF_20692_BT_XTAL_SPARE_ADR_bt_xtal_spare_MASK(rev)  0xff

/* Register RF_20692_BT_READ_XTAL_SPARE_ADR */
#define RF0_20692_BT_READ_XTAL_SPARE_ADR(rev)                                  (0x1a4 | JTAG_20692_CR0)
#define RF_20692_BT_READ_XTAL_SPARE_ADR_bt_read_wrfregs2wrf_xtal_spare_SHIFT(rev) 0
#define RF_20692_BT_READ_XTAL_SPARE_ADR_bt_read_wrfregs2wrf_xtal_spare_MASK(rev) 0xff

/* Register RF_20692_BT_BG_TOP_V3_OVR1_ADR */
#define RF0_20692_BT_BG_TOP_V3_OVR1_ADR(rev)                          (0x1a5 | JTAG_20692_CR0)
#define RF_20692_BT_BG_TOP_V3_OVR1_ADR_bt_ovr_bg_pu_SHIFT(rev)        0
#define RF_20692_BT_BG_TOP_V3_OVR1_ADR_bt_ovr_bg_pu_MASK(rev)         0x1
#define RF_20692_BT_BG_TOP_V3_OVR1_ADR_bt_ovr_bg_rcal_trim_SHIFT(rev) 2
#define RF_20692_BT_BG_TOP_V3_OVR1_ADR_bt_ovr_bg_rcal_trim_MASK(rev)  0x4

/* Register RF_20692_BT_TX_TOP_2G_OVR1_ADR */
#define RF0_20692_BT_TX_TOP_2G_OVR1_ADR(rev)                            (0x1a6 | JTAG_20692_CR0)
#define RF_20692_BT_TX_TOP_2G_OVR1_ADR_bt_ovr_trsw2g_pu_SHIFT(rev)      0
#define RF_20692_BT_TX_TOP_2G_OVR1_ADR_bt_ovr_trsw2g_pu_MASK(rev)       0x1
#define RF_20692_BT_TX_TOP_2G_OVR1_ADR_bt_ovr_trsw2g_bias_pu_SHIFT(rev) 1
#define RF_20692_BT_TX_TOP_2G_OVR1_ADR_bt_ovr_trsw2g_bias_pu_MASK(rev)  0x2

/* Register RF_20692_BT_TX_TOP_2G_OVR2_ADR */
#define RF0_20692_BT_TX_TOP_2G_OVR2_ADR(rev)                          (0x1a7 | JTAG_20692_CR0)
#define RF_20692_BT_TX_TOP_2G_OVR2_ADR_bt_ovr_tx2g_bias_pu_SHIFT(rev) 7
#define RF_20692_BT_TX_TOP_2G_OVR2_ADR_bt_ovr_tx2g_bias_pu_MASK(rev)  0x80

/* Register RF_20692_BT_VBAT_MONITOR_OVR1_ADR */
#define RF0_20692_BT_VBAT_MONITOR_OVR1_ADR(rev)                             (0x1a8 | JTAG_20692_CR0)
#define RF_20692_BT_VBAT_MONITOR_OVR1_ADR_bt_ovr_vbat_monitor_pu_SHIFT(rev) 0
#define RF_20692_BT_VBAT_MONITOR_OVR1_ADR_bt_ovr_vbat_monitor_pu_MASK(rev)  0x1

/* Register RF_20692_BT_RDIG_READ_RSSI_0_ADR */
#define RF0_20692_BT_RDIG_READ_RSSI_0_ADR(rev)                                 (0x1a9 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_READ_RSSI_0_ADR_bt_read_extLnaCtrl_reg_SHIFT(rev)     3
#define RF_20692_BT_RDIG_READ_RSSI_0_ADR_bt_read_extLnaCtrl_reg_MASK(rev)      0x8
#define RF_20692_BT_RDIG_READ_RSSI_0_ADR_bt_read_rdback_wrfregs2wrf_lna2g_lna1_bypass_hiip3_reg_SHIFT(rev) 0
#define RF_20692_BT_RDIG_READ_RSSI_0_ADR_bt_read_rdback_wrfregs2wrf_lna2g_lna1_bypass_hiip3_reg_MASK(rev) 0x1
#define RF_20692_BT_RDIG_READ_RSSI_0_ADR_bt_read_shLna_gain_mode_reg_SHIFT(rev) 2
#define RF_20692_BT_RDIG_READ_RSSI_0_ADR_bt_read_shLna_gain_mode_reg_MASK(rev) 0x4
#define RF_20692_BT_RDIG_READ_RSSI_0_ADR_bt_read_wl2cdig_btcx_prisel_reg_SHIFT(rev) 6
#define RF_20692_BT_RDIG_READ_RSSI_0_ADR_bt_read_wl2cdig_btcx_prisel_reg_MASK(rev) 0x40
#define RF_20692_BT_RDIG_READ_RSSI_0_ADR_bt_read_rdback_wrfregs2wrf_lna2g_lna1_bypass_reg_SHIFT(rev) 1
#define RF_20692_BT_RDIG_READ_RSSI_0_ADR_bt_read_rdback_wrfregs2wrf_lna2g_lna1_bypass_reg_MASK(rev) 0x2
#define RF_20692_BT_RDIG_READ_RSSI_0_ADR_bt_read_btPriority_reg_SHIFT(rev)     5
#define RF_20692_BT_RDIG_READ_RSSI_0_ADR_bt_read_btPriority_reg_MASK(rev)      0x20
#define RF_20692_BT_RDIG_READ_RSSI_0_ADR_bt_read_shTR_reg_SHIFT(rev)           4
#define RF_20692_BT_RDIG_READ_RSSI_0_ADR_bt_read_shTR_reg_MASK(rev)            0x10

/* Register RF_20692_BT_RDIG_READ_RSSI_1_ADR */
#define RF0_20692_BT_RDIG_READ_RSSI_1_ADR(rev)                            (0x1aa | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_READ_RSSI_1_ADR_bt_read_shLnaRout_reg_SHIFT(rev) 0
#define RF_20692_BT_RDIG_READ_RSSI_1_ADR_bt_read_shLnaRout_reg_MASK(rev)  0xf
#define RF_20692_BT_RDIG_READ_RSSI_1_ADR_bt_read_shLnaCtrl_reg_SHIFT(rev) 4
#define RF_20692_BT_RDIG_READ_RSSI_1_ADR_bt_read_shLnaCtrl_reg_MASK(rev)  0x70

/* Register RF_20692_BT_RDIG_OVD_RF_A_ADR */
#define RF0_20692_BT_RDIG_OVD_RF_A_ADR(rev)                                   (0x1ab | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_OVD_RF_A_ADR_bt_rx_ext_lna_swctrl_OVD_VAL_SHIFT(rev) 3
#define RF_20692_BT_RDIG_OVD_RF_A_ADR_bt_rx_ext_lna_swctrl_OVD_VAL_MASK(rev)  0x8
#define RF_20692_BT_RDIG_OVD_RF_A_ADR_bt_rx_swctrl_OVD_SEL_SHIFT(rev)         4
#define RF_20692_BT_RDIG_OVD_RF_A_ADR_bt_rx_swctrl_OVD_SEL_MASK(rev)          0x10
#define RF_20692_BT_RDIG_OVD_RF_A_ADR_bt_rx_tr_attn_swctrl_OVD_SEL_SHIFT(rev) 0
#define RF_20692_BT_RDIG_OVD_RF_A_ADR_bt_rx_tr_attn_swctrl_OVD_SEL_MASK(rev)  0x1
#define RF_20692_BT_RDIG_OVD_RF_A_ADR_bt_rx_swctrl_OVD_VAL_SHIFT(rev)         5
#define RF_20692_BT_RDIG_OVD_RF_A_ADR_bt_rx_swctrl_OVD_VAL_MASK(rev)          0x20
#define RF_20692_BT_RDIG_OVD_RF_A_ADR_bt_tx_swctrl_OVD_SEL_SHIFT(rev)         6
#define RF_20692_BT_RDIG_OVD_RF_A_ADR_bt_tx_swctrl_OVD_SEL_MASK(rev)          0x40
#define RF_20692_BT_RDIG_OVD_RF_A_ADR_bt_rx_tr_attn_swctrl_OVD_VAL_SHIFT(rev) 1
#define RF_20692_BT_RDIG_OVD_RF_A_ADR_bt_rx_tr_attn_swctrl_OVD_VAL_MASK(rev)  0x2
#define RF_20692_BT_RDIG_OVD_RF_A_ADR_bt_tx_swctrl_OVD_VAL_SHIFT(rev)         7
#define RF_20692_BT_RDIG_OVD_RF_A_ADR_bt_tx_swctrl_OVD_VAL_MASK(rev)          0x80
#define RF_20692_BT_RDIG_OVD_RF_A_ADR_bt_rx_ext_lna_swctrl_OVD_SEL_SHIFT(rev) 2
#define RF_20692_BT_RDIG_OVD_RF_A_ADR_bt_rx_ext_lna_swctrl_OVD_SEL_MASK(rev)  0x4

/* Register RF_20692_BT_RFSW_CTL_0_ADR */
#define RF0_20692_BT_RFSW_CTL_0_ADR(rev)                            (0x1ac | JTAG_20692_CR0)
#define RF_20692_BT_RFSW_CTL_0_ADR_bt_rfsw_ctrl_reg_7to0_SHIFT(rev) 0
#define RF_20692_BT_RFSW_CTL_0_ADR_bt_rfsw_ctrl_reg_7to0_MASK(rev)  0xff

/* Register RF_20692_BT_RFSW_CTL_1_ADR */
#define RF0_20692_BT_RFSW_CTL_1_ADR(rev)                             (0x1ad | JTAG_20692_CR0)
#define RF_20692_BT_RFSW_CTL_1_ADR_bt_rfsw_ctrl_reg_15to8_SHIFT(rev) 0
#define RF_20692_BT_RFSW_CTL_1_ADR_bt_rfsw_ctrl_reg_15to8_MASK(rev)  0xff

/* Register RF_20692_BT_RFSW_CTL_2_ADR */
#define RF0_20692_BT_RFSW_CTL_2_ADR(rev)                              (0x1ae | JTAG_20692_CR0)
#define RF_20692_BT_RFSW_CTL_2_ADR_bt_rfsw_ctrl_reg_23to16_SHIFT(rev) 0
#define RF_20692_BT_RFSW_CTL_2_ADR_bt_rfsw_ctrl_reg_23to16_MASK(rev)  0xff

/* Register RF_20692_BT_RFSW_CTL_3_ADR */
#define RF0_20692_BT_RFSW_CTL_3_ADR(rev)                              (0x1af | JTAG_20692_CR0)
#define RF_20692_BT_RFSW_CTL_3_ADR_bt_rfsw_ctrl_reg_31to24_SHIFT(rev) 0
#define RF_20692_BT_RFSW_CTL_3_ADR_bt_rfsw_ctrl_reg_31to24_MASK(rev)  0xff

/* Register RF_20692_BT_RDIG_READ_RFSW_0_ADR */
#define RF0_20692_BT_RDIG_READ_RFSW_0_ADR(rev)                              (0x1b0 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_READ_RFSW_0_ADR_bt_read_rf_sw_dout_ctrl_SHIFT(rev) 0
#define RF_20692_BT_RDIG_READ_RFSW_0_ADR_bt_read_rf_sw_dout_ctrl_MASK(rev)  0xff

/* Register RF_20692_BT_RDIG_READ_RFSW_1_ADR */
#define RF0_20692_BT_RDIG_READ_RFSW_1_ADR(rev)                            (0x1b1 | JTAG_20692_CR0)
#define RF_20692_BT_RDIG_READ_RFSW_1_ADR_bt_read_rf_sw_oe_ctrl_SHIFT(rev) 0
#define RF_20692_BT_RDIG_READ_RFSW_1_ADR_bt_read_rf_sw_oe_ctrl_MASK(rev)  0xff

#endif /* WLC_RADIOREG_20692_H_ */
