# AXI-Based-FPGA-SoC-for-Real-Time-Multimedia-Processing-using-PYNQ-Z2
Designed a real-time multimedia processing system on PYNQ-Z2 using AXI4 interconnect, DDR via DMA, and custom Verilog IPs for image and audio (FFT) processing. Outputs via HDMI, controlled by Python on PS, with optional Ethernet streaming.

## ðŸš€ Features

- ðŸŽ¥ Image processing using custom AXI4-Stream Verilog IP
- ðŸŽ§ Real-time audio FFT visualization
- ðŸ§  Hardware-accelerated pipelines using AXI DMA/VDMA
- ðŸ’¾ DDR buffering via HP ports on Zynq PS
- ðŸ”€ AXI4-Lite, AXI4-Full, and AXI4-Stream interconnect system
- ðŸ”Š HDMI video output
- ðŸ“¡ Ethernet (optional) for streaming output
- ðŸ§© Multi-clock domain handling and STA
- ðŸ§ª Python (PYNQ) based system control and live parameter tuning

---