circuit Jalr : @[:@2.0]
  module Jalr : @[:@3.2]
    input clock : Clock @[:@4.4]
    input reset : UInt<1> @[:@5.4]
    input io_A : SInt<32> @[:@6.4]
    input io_B : SInt<32> @[:@6.4]
    output io_x : SInt<32> @[:@6.4]
  
    node _T_11 = add(io_A, io_B) @[Jalr.scala 15:28:@8.4]
    node _T_12 = tail(_T_11, 1) @[Jalr.scala 15:28:@9.4]
    node ab = asSInt(_T_12) @[Jalr.scala 15:28:@10.4]
    node _T_14 = and(ab, asSInt(UInt<33>("hfffffffe"))) @[Jalr.scala 16:27:@11.4]
    node bc = asSInt(_T_14) @[Jalr.scala 16:27:@12.4]
    io_x <= asSInt(bits(bc, 31, 0)) @[Jalr.scala 17:21:@13.4]
