// Seed: 3555984771
module module_0 (
    output uwire id_0,
    output wor   id_1
);
  wire id_4 = id_3;
endmodule
module module_1 (
    inout wand id_0,
    output logic id_1,
    input logic id_2,
    input supply1 id_3,
    input wand id_4,
    input wire id_5
);
  initial id_1 <= id_2;
  module_0(
      id_0, id_0
  );
endmodule
module module_2;
  assign id_1 = 1;
  wire id_2 = id_1, id_3;
  wire id_4;
  supply1 id_5, id_6 = 1, id_7;
endmodule
module module_3 (
    input supply1 id_0
);
  assign id_2 = 1;
  module_2();
endmodule
