// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1821\sampleModel1821_1_sub\Mysubsystem_8.v
// Created: 2024-06-10 14:11:26
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_8
// Source Path: sampleModel1821_1_sub/Subsystem/Mysubsystem_8
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_8
          (In1,
           In2,
           In3,
           Out1,
           Out2);


  input   [7:0] In1;  // uint8
  input   [7:0] In2;  // uint8
  input   [7:0] In3;  // uint8
  output  [15:0] Out1;  // uint16
  output  [15:0] Out2;  // uint16


  wire [7:0] cfblk55_out1;  // uint8
  wire [15:0] cfblk62_out1;  // uint16
  wire [15:0] cfblk14_const_val_1;  // uint16
  wire [15:0] cfblk14_out1;  // uint16


  assign cfblk55_out1 = In1 + In3;



  DotProduct u_cfblk62_inst (.in1(In2),  // uint8
                             .in2(cfblk55_out1),  // uint8
                             .out1(cfblk62_out1)  // uint16
                             );

  assign Out1 = cfblk62_out1;

  assign cfblk14_const_val_1 = 16'b0000000000000000;



  assign cfblk14_out1 = cfblk62_out1 + cfblk14_const_val_1;



  assign Out2 = cfblk14_out1;

endmodule  // Mysubsystem_8

