ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f4xx_usart.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.usart_deinit,"ax",%progbits
  18              		.align	1
  19              		.p2align 2,,3
  20              		.global	usart_deinit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	usart_deinit:
  26              	.LVL0:
  27              	.LFB116:
  28              		.file 1 "lib/GD32F4xx/Source/gd32f4xx_usart.c"
   1:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*!
   2:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \file    gd32f4xx_usart.c
   3:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \brief   USART driver
   4:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
   5:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \version 2016-08-15, V1.0.0, firmware for GD32F4xx
   6:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \version 2018-12-12, V2.0.0, firmware for GD32F4xx
   7:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F4xx
   8:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \version 2022-03-09, V3.0.0, firmware for GD32F4xx
   9:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
  10:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
  11:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*
  12:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  13:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
  14:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     Redistribution and use in source and binary forms, with or without modification,
  15:lib/GD32F4xx/Source/gd32f4xx_usart.c **** are permitted provided that the following conditions are met:
  16:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
  17:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     1. Redistributions of source code must retain the above copyright notice, this
  18:lib/GD32F4xx/Source/gd32f4xx_usart.c ****        list of conditions and the following disclaimer.
  19:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  20:lib/GD32F4xx/Source/gd32f4xx_usart.c ****        this list of conditions and the following disclaimer in the documentation
  21:lib/GD32F4xx/Source/gd32f4xx_usart.c ****        and/or other materials provided with the distribution.
  22:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  23:lib/GD32F4xx/Source/gd32f4xx_usart.c ****        may be used to endorse or promote products derived from this software without
  24:lib/GD32F4xx/Source/gd32f4xx_usart.c ****        specific prior written permission.
  25:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
  26:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:lib/GD32F4xx/Source/gd32f4xx_usart.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  28:lib/GD32F4xx/Source/gd32f4xx_usart.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  29:lib/GD32F4xx/Source/gd32f4xx_usart.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  30:lib/GD32F4xx/Source/gd32f4xx_usart.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 2


  31:lib/GD32F4xx/Source/gd32f4xx_usart.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  32:lib/GD32F4xx/Source/gd32f4xx_usart.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  33:lib/GD32F4xx/Source/gd32f4xx_usart.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  34:lib/GD32F4xx/Source/gd32f4xx_usart.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  35:lib/GD32F4xx/Source/gd32f4xx_usart.c **** OF SUCH DAMAGE.
  36:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
  37:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
  38:lib/GD32F4xx/Source/gd32f4xx_usart.c **** #include "gd32f4xx_usart.h"
  39:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
  40:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /* USART register bit offset */
  41:lib/GD32F4xx/Source/gd32f4xx_usart.c **** #define GP_GUAT_OFFSET            ((uint32_t)8U)       /* bit offset of GUAT in USART_GP */
  42:lib/GD32F4xx/Source/gd32f4xx_usart.c **** #define CTL3_SCRTNUM_OFFSET       ((uint32_t)1U)       /* bit offset of SCRTNUM in USART_CTL3 */
  43:lib/GD32F4xx/Source/gd32f4xx_usart.c **** #define RT_BL_OFFSET              ((uint32_t)24U)      /* bit offset of BL in USART_RT */
  44:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
  45:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*!
  46:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \brief    reset USART/UART
  47:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
  48:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[out] none
  49:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \retval     none
  50:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
  51:lib/GD32F4xx/Source/gd32f4xx_usart.c **** void usart_deinit(uint32_t usart_periph)
  52:lib/GD32F4xx/Source/gd32f4xx_usart.c **** {
  29              		.loc 1 52 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  53:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     switch(usart_periph) {
  33              		.loc 1 53 5 view .LVU1
  52:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     switch(usart_periph) {
  34              		.loc 1 52 1 is_stmt 0 view .LVU2
  35 0000 08B5     		push	{r3, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 8
  38              		.cfi_offset 3, -8
  39              		.cfi_offset 14, -4
  40              		.loc 1 53 5 view .LVU3
  41 0002 384B     		ldr	r3, .L17
  42 0004 9842     		cmp	r0, r3
  43 0006 43D0     		beq	.L2
  44 0008 11D8     		bhi	.L3
  45 000a A3F53053 		sub	r3, r3, #11264
  46 000e 9842     		cmp	r0, r3
  47 0010 48D0     		beq	.L4
  48 0012 1DD9     		bls	.L15
  49 0014 344B     		ldr	r3, .L17+4
  50 0016 9842     		cmp	r0, r3
  51 0018 4ED1     		bne	.L1
  54:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     case USART0:
  55:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         rcu_periph_reset_enable(RCU_USART0RST);
  56:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         rcu_periph_reset_disable(RCU_USART0RST);
  57:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         break;
  58:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     case USART1:
  59:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         rcu_periph_reset_enable(RCU_USART1RST);
  60:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         rcu_periph_reset_disable(RCU_USART1RST);
  61:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         break;
  62:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     case USART2:
  63:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         rcu_periph_reset_enable(RCU_USART2RST);
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 3


  64:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         rcu_periph_reset_disable(RCU_USART2RST);
  65:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         break;
  66:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     case USART5:
  67:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         rcu_periph_reset_enable(RCU_USART5RST);
  68:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         rcu_periph_reset_disable(RCU_USART5RST);
  69:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         break;
  70:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     case UART3:
  71:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         rcu_periph_reset_enable(RCU_UART3RST);
  72:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         rcu_periph_reset_disable(RCU_UART3RST);
  73:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         break;
  74:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     case UART4:
  75:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         rcu_periph_reset_enable(RCU_UART4RST);
  52              		.loc 1 75 9 is_stmt 1 view .LVU4
  53 001a 40F61400 		movw	r0, #2068
  54              	.LVL1:
  55              		.loc 1 75 9 is_stmt 0 view .LVU5
  56 001e FFF7FEFF 		bl	rcu_periph_reset_enable
  57              	.LVL2:
  76:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         rcu_periph_reset_disable(RCU_UART4RST);
  58              		.loc 1 76 9 is_stmt 1 view .LVU6
  77:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         break;
  78:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     case UART6:
  79:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         rcu_periph_reset_enable(RCU_UART6RST);
  80:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         rcu_periph_reset_disable(RCU_UART6RST);
  81:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         break;
  82:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     case UART7:
  83:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         rcu_periph_reset_enable(RCU_UART7RST);
  84:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         rcu_periph_reset_disable(RCU_UART7RST);
  85:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         break;
  86:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     default:
  87:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         break;
  88:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     }
  89:lib/GD32F4xx/Source/gd32f4xx_usart.c **** }
  59              		.loc 1 89 1 is_stmt 0 view .LVU7
  60 0022 BDE80840 		pop	{r3, lr}
  61              	.LCFI1:
  62              		.cfi_remember_state
  63              		.cfi_restore 14
  64              		.cfi_restore 3
  65              		.cfi_def_cfa_offset 0
  76:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         rcu_periph_reset_disable(RCU_UART4RST);
  66              		.loc 1 76 9 view .LVU8
  67 0026 40F61400 		movw	r0, #2068
  68 002a FFF7FEBF 		b	rcu_periph_reset_disable
  69              	.LVL3:
  70              	.L3:
  71              	.LCFI2:
  72              		.cfi_restore_state
  53:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     case USART0:
  73              		.loc 1 53 5 view .LVU9
  74 002e 2F4B     		ldr	r3, .L17+8
  75 0030 9842     		cmp	r0, r3
  76 0032 42D0     		beq	.L10
  77 0034 03F58063 		add	r3, r3, #1024
  78 0038 9842     		cmp	r0, r3
  79 003a 1BD1     		bne	.L16
  67:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         rcu_periph_reset_disable(RCU_USART5RST);
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 4


  80              		.loc 1 67 9 is_stmt 1 view .LVU10
  81 003c 40F60510 		movw	r0, #2309
  82              	.LVL4:
  67:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         rcu_periph_reset_disable(RCU_USART5RST);
  83              		.loc 1 67 9 is_stmt 0 view .LVU11
  84 0040 FFF7FEFF 		bl	rcu_periph_reset_enable
  85              	.LVL5:
  68:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         break;
  86              		.loc 1 68 9 is_stmt 1 view .LVU12
  87              		.loc 1 89 1 is_stmt 0 view .LVU13
  88 0044 BDE80840 		pop	{r3, lr}
  89              	.LCFI3:
  90              		.cfi_remember_state
  91              		.cfi_restore 14
  92              		.cfi_restore 3
  93              		.cfi_def_cfa_offset 0
  68:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         break;
  94              		.loc 1 68 9 view .LVU14
  95 0048 40F60510 		movw	r0, #2309
  96 004c FFF7FEBF 		b	rcu_periph_reset_disable
  97              	.LVL6:
  98              	.L15:
  99              	.LCFI4:
 100              		.cfi_restore_state
  53:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     case USART0:
 101              		.loc 1 53 5 view .LVU15
 102 0050 A3F50063 		sub	r3, r3, #2048
 103 0054 9842     		cmp	r0, r3
 104 0056 3AD0     		beq	.L6
 105 0058 03F58063 		add	r3, r3, #1024
 106 005c 9842     		cmp	r0, r3
 107 005e 2BD1     		bne	.L1
  63:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         rcu_periph_reset_disable(RCU_USART2RST);
 108              		.loc 1 63 9 is_stmt 1 view .LVU16
 109 0060 40F61200 		movw	r0, #2066
 110              	.LVL7:
  63:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         rcu_periph_reset_disable(RCU_USART2RST);
 111              		.loc 1 63 9 is_stmt 0 view .LVU17
 112 0064 FFF7FEFF 		bl	rcu_periph_reset_enable
 113              	.LVL8:
  64:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         break;
 114              		.loc 1 64 9 is_stmt 1 view .LVU18
 115              		.loc 1 89 1 is_stmt 0 view .LVU19
 116 0068 BDE80840 		pop	{r3, lr}
 117              	.LCFI5:
 118              		.cfi_remember_state
 119              		.cfi_restore 14
 120              		.cfi_restore 3
 121              		.cfi_def_cfa_offset 0
  64:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         break;
 122              		.loc 1 64 9 view .LVU20
 123 006c 40F61200 		movw	r0, #2066
 124 0070 FFF7FEBF 		b	rcu_periph_reset_disable
 125              	.LVL9:
 126              	.L16:
 127              	.LCFI6:
 128              		.cfi_restore_state
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 5


  53:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     case USART0:
 129              		.loc 1 53 5 view .LVU21
 130 0074 A3F51843 		sub	r3, r3, #38912
 131 0078 9842     		cmp	r0, r3
 132 007a 1DD1     		bne	.L1
  83:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         rcu_periph_reset_disable(RCU_UART7RST);
 133              		.loc 1 83 9 is_stmt 1 view .LVU22
 134 007c 40F61F00 		movw	r0, #2079
 135              	.LVL10:
  83:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         rcu_periph_reset_disable(RCU_UART7RST);
 136              		.loc 1 83 9 is_stmt 0 view .LVU23
 137 0080 FFF7FEFF 		bl	rcu_periph_reset_enable
 138              	.LVL11:
  84:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         break;
 139              		.loc 1 84 9 is_stmt 1 view .LVU24
 140              		.loc 1 89 1 is_stmt 0 view .LVU25
 141 0084 BDE80840 		pop	{r3, lr}
 142              	.LCFI7:
 143              		.cfi_remember_state
 144              		.cfi_restore 14
 145              		.cfi_restore 3
 146              		.cfi_def_cfa_offset 0
  84:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         break;
 147              		.loc 1 84 9 view .LVU26
 148 0088 40F61F00 		movw	r0, #2079
 149 008c FFF7FEBF 		b	rcu_periph_reset_disable
 150              	.LVL12:
 151              	.L2:
 152              	.LCFI8:
 153              		.cfi_restore_state
  79:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         rcu_periph_reset_disable(RCU_UART6RST);
 154              		.loc 1 79 9 is_stmt 1 view .LVU27
 155 0090 40F61E00 		movw	r0, #2078
 156              	.LVL13:
  79:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         rcu_periph_reset_disable(RCU_UART6RST);
 157              		.loc 1 79 9 is_stmt 0 view .LVU28
 158 0094 FFF7FEFF 		bl	rcu_periph_reset_enable
 159              	.LVL14:
  80:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         break;
 160              		.loc 1 80 9 is_stmt 1 view .LVU29
 161              		.loc 1 89 1 is_stmt 0 view .LVU30
 162 0098 BDE80840 		pop	{r3, lr}
 163              	.LCFI9:
 164              		.cfi_remember_state
 165              		.cfi_restore 14
 166              		.cfi_restore 3
 167              		.cfi_def_cfa_offset 0
  80:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         break;
 168              		.loc 1 80 9 view .LVU31
 169 009c 40F61E00 		movw	r0, #2078
 170 00a0 FFF7FEBF 		b	rcu_periph_reset_disable
 171              	.LVL15:
 172              	.L4:
 173              	.LCFI10:
 174              		.cfi_restore_state
  71:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         rcu_periph_reset_disable(RCU_UART3RST);
 175              		.loc 1 71 9 is_stmt 1 view .LVU32
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 6


 176 00a4 40F61300 		movw	r0, #2067
 177              	.LVL16:
  71:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         rcu_periph_reset_disable(RCU_UART3RST);
 178              		.loc 1 71 9 is_stmt 0 view .LVU33
 179 00a8 FFF7FEFF 		bl	rcu_periph_reset_enable
 180              	.LVL17:
  72:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         break;
 181              		.loc 1 72 9 is_stmt 1 view .LVU34
 182              		.loc 1 89 1 is_stmt 0 view .LVU35
 183 00ac BDE80840 		pop	{r3, lr}
 184              	.LCFI11:
 185              		.cfi_remember_state
 186              		.cfi_restore 14
 187              		.cfi_restore 3
 188              		.cfi_def_cfa_offset 0
  72:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         break;
 189              		.loc 1 72 9 view .LVU36
 190 00b0 40F61300 		movw	r0, #2067
 191 00b4 FFF7FEBF 		b	rcu_periph_reset_disable
 192              	.LVL18:
 193              	.L1:
 194              	.LCFI12:
 195              		.cfi_restore_state
 196              		.loc 1 89 1 view .LVU37
 197 00b8 08BD     		pop	{r3, pc}
 198              	.L10:
  55:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         rcu_periph_reset_disable(RCU_USART0RST);
 199              		.loc 1 55 9 is_stmt 1 view .LVU38
 200 00ba 40F60410 		movw	r0, #2308
 201              	.LVL19:
  55:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         rcu_periph_reset_disable(RCU_USART0RST);
 202              		.loc 1 55 9 is_stmt 0 view .LVU39
 203 00be FFF7FEFF 		bl	rcu_periph_reset_enable
 204              	.LVL20:
  56:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         break;
 205              		.loc 1 56 9 is_stmt 1 view .LVU40
 206              		.loc 1 89 1 is_stmt 0 view .LVU41
 207 00c2 BDE80840 		pop	{r3, lr}
 208              	.LCFI13:
 209              		.cfi_remember_state
 210              		.cfi_restore 14
 211              		.cfi_restore 3
 212              		.cfi_def_cfa_offset 0
  56:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         break;
 213              		.loc 1 56 9 view .LVU42
 214 00c6 40F60410 		movw	r0, #2308
 215 00ca FFF7FEBF 		b	rcu_periph_reset_disable
 216              	.LVL21:
 217              	.L6:
 218              	.LCFI14:
 219              		.cfi_restore_state
  59:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         rcu_periph_reset_disable(RCU_USART1RST);
 220              		.loc 1 59 9 is_stmt 1 view .LVU43
 221 00ce 40F61100 		movw	r0, #2065
 222              	.LVL22:
  59:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         rcu_periph_reset_disable(RCU_USART1RST);
 223              		.loc 1 59 9 is_stmt 0 view .LVU44
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 7


 224 00d2 FFF7FEFF 		bl	rcu_periph_reset_enable
 225              	.LVL23:
  60:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         break;
 226              		.loc 1 60 9 is_stmt 1 view .LVU45
 227              		.loc 1 89 1 is_stmt 0 view .LVU46
 228 00d6 BDE80840 		pop	{r3, lr}
 229              	.LCFI15:
 230              		.cfi_restore 14
 231              		.cfi_restore 3
 232              		.cfi_def_cfa_offset 0
  60:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         break;
 233              		.loc 1 60 9 view .LVU47
 234 00da 40F61100 		movw	r0, #2065
 235 00de FFF7FEBF 		b	rcu_periph_reset_disable
 236              	.LVL24:
 237              	.L18:
 238 00e2 00BF     		.align	2
 239              	.L17:
 240 00e4 00780040 		.word	1073772544
 241 00e8 00500040 		.word	1073762304
 242 00ec 00100140 		.word	1073811456
 243              		.cfi_endproc
 244              	.LFE116:
 246              		.section	.text.usart_baudrate_set,"ax",%progbits
 247              		.align	1
 248              		.p2align 2,,3
 249              		.global	usart_baudrate_set
 250              		.syntax unified
 251              		.thumb
 252              		.thumb_func
 254              	usart_baudrate_set:
 255              	.LVL25:
 256              	.LFB117:
  90:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
  91:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*!
  92:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \brief    configure USART baud rate value
  93:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
  94:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  baudval: baud rate value
  95:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[out] none
  96:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \retval     none
  97:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
  98:lib/GD32F4xx/Source/gd32f4xx_usart.c **** void usart_baudrate_set(uint32_t usart_periph, uint32_t baudval)
  99:lib/GD32F4xx/Source/gd32f4xx_usart.c **** {
 257              		.loc 1 99 1 is_stmt 1 view -0
 258              		.cfi_startproc
 259              		@ args = 0, pretend = 0, frame = 0
 260              		@ frame_needed = 0, uses_anonymous_args = 0
 100:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     uint32_t uclk = 0U, intdiv = 0U, fradiv = 0U, udiv = 0U;
 261              		.loc 1 100 5 view .LVU49
 101:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     switch(usart_periph) {
 262              		.loc 1 101 5 view .LVU50
  99:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     uint32_t uclk = 0U, intdiv = 0U, fradiv = 0U, udiv = 0U;
 263              		.loc 1 99 1 is_stmt 0 view .LVU51
 264 0000 38B5     		push	{r3, r4, r5, lr}
 265              	.LCFI16:
 266              		.cfi_def_cfa_offset 16
 267              		.cfi_offset 3, -16
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 8


 268              		.cfi_offset 4, -12
 269              		.cfi_offset 5, -8
 270              		.cfi_offset 14, -4
 271              		.loc 1 101 5 view .LVU52
 272 0002 214B     		ldr	r3, .L31
 273 0004 9842     		cmp	r0, r3
  99:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     uint32_t uclk = 0U, intdiv = 0U, fradiv = 0U, udiv = 0U;
 274              		.loc 1 99 1 view .LVU53
 275 0006 0446     		mov	r4, r0
 276 0008 0D46     		mov	r5, r1
 277              		.loc 1 101 5 view .LVU54
 278 000a 08D0     		beq	.L20
 279 000c 2ED8     		bhi	.L21
 280 000e A3F53053 		sub	r3, r3, #11264
 281 0012 9842     		cmp	r0, r3
 282 0014 03D0     		beq	.L20
 283 0016 15D9     		bls	.L29
 284 0018 1C4B     		ldr	r3, .L31+4
 285 001a 9842     		cmp	r0, r3
 286 001c 1AD1     		bne	.L28
 287              	.L20:
 102:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     /* get clock frequency */
 103:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     case USART0:
 104:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         uclk = rcu_clock_freq_get(CK_APB2);
 105:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         break;
 106:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     case USART5:
 107:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         uclk = rcu_clock_freq_get(CK_APB2);
 108:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         break;
 109:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     case USART1:
 110:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         uclk = rcu_clock_freq_get(CK_APB1);
 288              		.loc 1 110 9 is_stmt 1 view .LVU55
 289              		.loc 1 110 16 is_stmt 0 view .LVU56
 290 001e 0220     		movs	r0, #2
 291              	.LVL26:
 292              		.loc 1 110 16 view .LVU57
 293 0020 FFF7FEFF 		bl	rcu_clock_freq_get
 294              	.LVL27:
 111:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         break;
 295              		.loc 1 111 9 is_stmt 1 view .LVU58
 296              	.L23:
 112:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     case USART2:
 113:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         uclk = rcu_clock_freq_get(CK_APB1);
 114:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         break;
 115:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     case UART3:
 116:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         uclk = rcu_clock_freq_get(CK_APB1);
 117:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         break;
 118:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     case UART4:
 119:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         uclk = rcu_clock_freq_get(CK_APB1);
 120:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         break;
 121:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     case UART6:
 122:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         uclk = rcu_clock_freq_get(CK_APB1);
 123:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         break;
 124:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     case UART7:
 125:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         uclk = rcu_clock_freq_get(CK_APB1);
 126:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         break;
 127:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     default:
 128:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         break;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 9


 129:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     }
 130:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     if(USART_CTL0(usart_periph) & USART_CTL0_OVSMOD) {
 297              		.loc 1 130 5 view .LVU59
 298              		.loc 1 130 8 is_stmt 0 view .LVU60
 299 0024 E368     		ldr	r3, [r4, #12]
 300              		.loc 1 130 7 view .LVU61
 301 0026 1B04     		lsls	r3, r3, #16
 302 0028 19D5     		bpl	.L25
 303              	.L30:
 131:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         /* when oversampling by 8, configure the value of USART_BAUD */
 132:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         udiv = ((2U * uclk) + baudval / 2U) / baudval;
 304              		.loc 1 132 9 is_stmt 1 view .LVU62
 305              		.loc 1 132 39 is_stmt 0 view .LVU63
 306 002a 6908     		lsrs	r1, r5, #1
 133:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         intdiv = udiv & 0xfff0U;
 307              		.loc 1 133 16 view .LVU64
 308 002c 4FF6F073 		movw	r3, #65520
 132:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         intdiv = udiv & 0xfff0U;
 309              		.loc 1 132 29 view .LVU65
 310 0030 01EB4000 		add	r0, r1, r0, lsl #1
 311              	.LVL28:
 132:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         intdiv = udiv & 0xfff0U;
 312              		.loc 1 132 14 view .LVU66
 313 0034 B0FBF5F0 		udiv	r0, r0, r5
 314              	.LVL29:
 315              		.loc 1 133 9 is_stmt 1 view .LVU67
 134:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         fradiv = (udiv >> 1U) & 0x7U;
 316              		.loc 1 134 9 view .LVU68
 135:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         USART_BAUD(usart_periph) = ((USART_BAUD_FRADIV | USART_BAUD_INTDIV) & (intdiv | fradiv));
 317              		.loc 1 135 9 view .LVU69
 134:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         fradiv = (udiv >> 1U) & 0x7U;
 318              		.loc 1 134 16 is_stmt 0 view .LVU70
 319 0038 C0F34205 		ubfx	r5, r0, #1, #3
 320              	.LVL30:
 133:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         fradiv = (udiv >> 1U) & 0x7U;
 321              		.loc 1 133 16 view .LVU71
 322 003c 1840     		ands	r0, r0, r3
 323              	.LVL31:
 324              		.loc 1 135 87 view .LVU72
 325 003e 2843     		orrs	r0, r0, r5
 326              	.LVL32:
 327              		.loc 1 135 34 view .LVU73
 328 0040 A060     		str	r0, [r4, #8]
 136:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     } else {
 137:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         /* when oversampling by 16, configure the value of USART_BAUD */
 138:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         udiv = (uclk + baudval / 2U) / baudval;
 139:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         intdiv = udiv & 0xfff0U;
 140:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         fradiv = udiv & 0xfU;
 141:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         USART_BAUD(usart_periph) = ((USART_BAUD_FRADIV | USART_BAUD_INTDIV) & (intdiv | fradiv));
 142:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     }
 143:lib/GD32F4xx/Source/gd32f4xx_usart.c **** }
 329              		.loc 1 143 1 view .LVU74
 330 0042 38BD     		pop	{r3, r4, r5, pc}
 331              	.LVL33:
 332              	.L29:
 101:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     /* get clock frequency */
 333              		.loc 1 101 5 view .LVU75
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 10


 334 0044 A3F50063 		sub	r3, r3, #2048
 335 0048 9842     		cmp	r0, r3
 336 004a E8D0     		beq	.L20
 337 004c 03F58063 		add	r3, r3, #1024
 338 0050 9842     		cmp	r0, r3
 339 0052 E4D0     		beq	.L20
 340              	.L28:
 130:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         /* when oversampling by 8, configure the value of USART_BAUD */
 341              		.loc 1 130 8 view .LVU76
 342 0054 E368     		ldr	r3, [r4, #12]
 130:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         /* when oversampling by 8, configure the value of USART_BAUD */
 343              		.loc 1 130 7 view .LVU77
 344 0056 1B04     		lsls	r3, r3, #16
 101:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     /* get clock frequency */
 345              		.loc 1 101 5 view .LVU78
 346 0058 4FF00000 		mov	r0, #0
 347              	.LVL34:
 130:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         /* when oversampling by 8, configure the value of USART_BAUD */
 348              		.loc 1 130 5 is_stmt 1 view .LVU79
 130:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         /* when oversampling by 8, configure the value of USART_BAUD */
 349              		.loc 1 130 7 is_stmt 0 view .LVU80
 350 005c E5D4     		bmi	.L30
 351              	.LVL35:
 352              	.L25:
 138:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         intdiv = udiv & 0xfff0U;
 353              		.loc 1 138 9 is_stmt 1 view .LVU81
 139:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         fradiv = udiv & 0xfU;
 354              		.loc 1 139 9 view .LVU82
 140:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         USART_BAUD(usart_periph) = ((USART_BAUD_FRADIV | USART_BAUD_INTDIV) & (intdiv | fradiv));
 355              		.loc 1 140 9 view .LVU83
 141:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     }
 356              		.loc 1 141 9 view .LVU84
 138:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         intdiv = udiv & 0xfff0U;
 357              		.loc 1 138 22 is_stmt 0 view .LVU85
 358 005e 00EB5500 		add	r0, r0, r5, lsr #1
 359              	.LVL36:
 138:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         intdiv = udiv & 0xfff0U;
 360              		.loc 1 138 14 view .LVU86
 361 0062 B0FBF5F0 		udiv	r0, r0, r5
 362              	.LVL37:
 141:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     }
 363              		.loc 1 141 87 view .LVU87
 364 0066 80B2     		uxth	r0, r0
 365              	.LVL38:
 141:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     }
 366              		.loc 1 141 34 view .LVU88
 367 0068 A060     		str	r0, [r4, #8]
 368              		.loc 1 143 1 view .LVU89
 369 006a 38BD     		pop	{r3, r4, r5, pc}
 370              	.LVL39:
 371              	.L21:
 101:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     /* get clock frequency */
 372              		.loc 1 101 5 view .LVU90
 373 006c 084B     		ldr	r3, .L31+8
 374 006e 20F48062 		bic	r2, r0, #1024
 375 0072 9A42     		cmp	r2, r3
 376 0074 04D0     		beq	.L24
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 11


 377 0076 A3F51443 		sub	r3, r3, #37888
 378 007a 9842     		cmp	r0, r3
 379 007c CFD0     		beq	.L20
 380 007e E9E7     		b	.L28
 381              	.L24:
 104:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         break;
 382              		.loc 1 104 9 is_stmt 1 view .LVU91
 104:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         break;
 383              		.loc 1 104 16 is_stmt 0 view .LVU92
 384 0080 0320     		movs	r0, #3
 385              	.LVL40:
 104:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         break;
 386              		.loc 1 104 16 view .LVU93
 387 0082 FFF7FEFF 		bl	rcu_clock_freq_get
 388              	.LVL41:
 105:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     case USART5:
 389              		.loc 1 105 9 is_stmt 1 view .LVU94
 390 0086 CDE7     		b	.L23
 391              	.L32:
 392              		.align	2
 393              	.L31:
 394 0088 00780040 		.word	1073772544
 395 008c 00500040 		.word	1073762304
 396 0090 00100140 		.word	1073811456
 397              		.cfi_endproc
 398              	.LFE117:
 400              		.section	.text.usart_parity_config,"ax",%progbits
 401              		.align	1
 402              		.p2align 2,,3
 403              		.global	usart_parity_config
 404              		.syntax unified
 405              		.thumb
 406              		.thumb_func
 408              	usart_parity_config:
 409              	.LVL42:
 410              	.LFB118:
 144:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 145:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*!
 146:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \brief   configure USART parity function
 147:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in] usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 148:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in] paritycfg: configure USART parity
 149:lib/GD32F4xx/Source/gd32f4xx_usart.c ****                only one parameter can be selected which is shown as below:
 150:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg       USART_PM_NONE: no parity
 151:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg       USART_PM_EVEN: even parity
 152:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg       USART_PM_ODD:  odd parity
 153:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[out] none
 154:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \retval     none
 155:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
 156:lib/GD32F4xx/Source/gd32f4xx_usart.c **** void usart_parity_config(uint32_t usart_periph, uint32_t paritycfg)
 157:lib/GD32F4xx/Source/gd32f4xx_usart.c **** {
 411              		.loc 1 157 1 view -0
 412              		.cfi_startproc
 413              		@ args = 0, pretend = 0, frame = 0
 414              		@ frame_needed = 0, uses_anonymous_args = 0
 415              		@ link register save eliminated.
 158:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     /* clear USART_CTL0 PM,PCEN Bits */
 159:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_PM | USART_CTL0_PCEN);
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 12


 416              		.loc 1 159 5 view .LVU96
 417              		.loc 1 159 30 is_stmt 0 view .LVU97
 418 0000 C268     		ldr	r2, [r0, #12]
 419 0002 22F4C062 		bic	r2, r2, #1536
 420 0006 C260     		str	r2, [r0, #12]
 160:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     /* configure USART parity mode */
 161:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_CTL0(usart_periph) |= paritycfg ;
 421              		.loc 1 161 5 is_stmt 1 view .LVU98
 422              		.loc 1 161 30 is_stmt 0 view .LVU99
 423 0008 C368     		ldr	r3, [r0, #12]
 424 000a 0B43     		orrs	r3, r3, r1
 425 000c C360     		str	r3, [r0, #12]
 162:lib/GD32F4xx/Source/gd32f4xx_usart.c **** }
 426              		.loc 1 162 1 view .LVU100
 427 000e 7047     		bx	lr
 428              		.cfi_endproc
 429              	.LFE118:
 431              		.section	.text.usart_word_length_set,"ax",%progbits
 432              		.align	1
 433              		.p2align 2,,3
 434              		.global	usart_word_length_set
 435              		.syntax unified
 436              		.thumb
 437              		.thumb_func
 439              	usart_word_length_set:
 440              	.LVL43:
 441              	.LFB119:
 163:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 164:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*!
 165:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \brief   configure USART word length
 166:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in] usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 167:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in] wlen: USART word length configure
 168:lib/GD32F4xx/Source/gd32f4xx_usart.c ****                only one parameter can be selected which is shown as below:
 169:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg       USART_WL_8BIT: 8 bits
 170:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg       USART_WL_9BIT: 9 bits
 171:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[out] none
 172:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \retval     none
 173:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
 174:lib/GD32F4xx/Source/gd32f4xx_usart.c **** void usart_word_length_set(uint32_t usart_periph, uint32_t wlen)
 175:lib/GD32F4xx/Source/gd32f4xx_usart.c **** {
 442              		.loc 1 175 1 is_stmt 1 view -0
 443              		.cfi_startproc
 444              		@ args = 0, pretend = 0, frame = 0
 445              		@ frame_needed = 0, uses_anonymous_args = 0
 446              		@ link register save eliminated.
 176:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     /* clear USART_CTL0 WL bit */
 177:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_CTL0(usart_periph) &= ~USART_CTL0_WL;
 447              		.loc 1 177 5 view .LVU102
 448              		.loc 1 177 30 is_stmt 0 view .LVU103
 449 0000 C268     		ldr	r2, [r0, #12]
 450 0002 22F48052 		bic	r2, r2, #4096
 451 0006 C260     		str	r2, [r0, #12]
 178:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     /* configure USART word length */
 179:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_CTL0(usart_periph) |= wlen;
 452              		.loc 1 179 5 is_stmt 1 view .LVU104
 453              		.loc 1 179 30 is_stmt 0 view .LVU105
 454 0008 C368     		ldr	r3, [r0, #12]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 13


 455 000a 0B43     		orrs	r3, r3, r1
 456 000c C360     		str	r3, [r0, #12]
 180:lib/GD32F4xx/Source/gd32f4xx_usart.c **** }
 457              		.loc 1 180 1 view .LVU106
 458 000e 7047     		bx	lr
 459              		.cfi_endproc
 460              	.LFE119:
 462              		.section	.text.usart_stop_bit_set,"ax",%progbits
 463              		.align	1
 464              		.p2align 2,,3
 465              		.global	usart_stop_bit_set
 466              		.syntax unified
 467              		.thumb
 468              		.thumb_func
 470              	usart_stop_bit_set:
 471              	.LVL44:
 472              	.LFB120:
 181:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 182:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*!
 183:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \brief   configure USART stop bit length
 184:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in] usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 185:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in] stblen: USART stop bit configure
 186:lib/GD32F4xx/Source/gd32f4xx_usart.c ****                only one parameter can be selected which is shown as below:
 187:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg       USART_STB_1BIT:   1 bit
 188:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg       USART_STB_0_5BIT: 0.5 bit(not available for UARTx(x=3,4,6,7))
 189:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg       USART_STB_2BIT:   2 bits
 190:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg       USART_STB_1_5BIT: 1.5 bits(not available for UARTx(x=3,4,6,7))
 191:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[out] none
 192:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \retval     none
 193:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
 194:lib/GD32F4xx/Source/gd32f4xx_usart.c **** void usart_stop_bit_set(uint32_t usart_periph, uint32_t stblen)
 195:lib/GD32F4xx/Source/gd32f4xx_usart.c **** {
 473              		.loc 1 195 1 is_stmt 1 view -0
 474              		.cfi_startproc
 475              		@ args = 0, pretend = 0, frame = 0
 476              		@ frame_needed = 0, uses_anonymous_args = 0
 477              		@ link register save eliminated.
 196:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     /* clear USART_CTL1 STB bits */
 197:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_CTL1(usart_periph) &= ~USART_CTL1_STB;
 478              		.loc 1 197 5 view .LVU108
 479              		.loc 1 197 30 is_stmt 0 view .LVU109
 480 0000 0269     		ldr	r2, [r0, #16]
 481 0002 22F44052 		bic	r2, r2, #12288
 482 0006 0261     		str	r2, [r0, #16]
 198:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     /* configure USART stop bits */
 199:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_CTL1(usart_periph) |= stblen;
 483              		.loc 1 199 5 is_stmt 1 view .LVU110
 484              		.loc 1 199 30 is_stmt 0 view .LVU111
 485 0008 0369     		ldr	r3, [r0, #16]
 486 000a 0B43     		orrs	r3, r3, r1
 487 000c 0361     		str	r3, [r0, #16]
 200:lib/GD32F4xx/Source/gd32f4xx_usart.c **** }
 488              		.loc 1 200 1 view .LVU112
 489 000e 7047     		bx	lr
 490              		.cfi_endproc
 491              	.LFE120:
 493              		.section	.text.usart_enable,"ax",%progbits
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 14


 494              		.align	1
 495              		.p2align 2,,3
 496              		.global	usart_enable
 497              		.syntax unified
 498              		.thumb
 499              		.thumb_func
 501              	usart_enable:
 502              	.LVL45:
 503              	.LFB121:
 201:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*!
 202:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \brief    enable USART
 203:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 204:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[out] none
 205:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \retval     none
 206:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
 207:lib/GD32F4xx/Source/gd32f4xx_usart.c **** void usart_enable(uint32_t usart_periph)
 208:lib/GD32F4xx/Source/gd32f4xx_usart.c **** {
 504              		.loc 1 208 1 is_stmt 1 view -0
 505              		.cfi_startproc
 506              		@ args = 0, pretend = 0, frame = 0
 507              		@ frame_needed = 0, uses_anonymous_args = 0
 508              		@ link register save eliminated.
 209:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_CTL0(usart_periph) |= USART_CTL0_UEN;
 509              		.loc 1 209 5 view .LVU114
 510              		.loc 1 209 30 is_stmt 0 view .LVU115
 511 0000 C368     		ldr	r3, [r0, #12]
 512 0002 43F40053 		orr	r3, r3, #8192
 513 0006 C360     		str	r3, [r0, #12]
 210:lib/GD32F4xx/Source/gd32f4xx_usart.c **** }
 514              		.loc 1 210 1 view .LVU116
 515 0008 7047     		bx	lr
 516              		.cfi_endproc
 517              	.LFE121:
 519 000a 00BF     		.section	.text.usart_disable,"ax",%progbits
 520              		.align	1
 521              		.p2align 2,,3
 522              		.global	usart_disable
 523              		.syntax unified
 524              		.thumb
 525              		.thumb_func
 527              	usart_disable:
 528              	.LVL46:
 529              	.LFB122:
 211:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 212:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*!
 213:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \brief   disable USART
 214:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in] usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 215:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[out] none
 216:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \retval     none
 217:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
 218:lib/GD32F4xx/Source/gd32f4xx_usart.c **** void usart_disable(uint32_t usart_periph)
 219:lib/GD32F4xx/Source/gd32f4xx_usart.c **** {
 530              		.loc 1 219 1 is_stmt 1 view -0
 531              		.cfi_startproc
 532              		@ args = 0, pretend = 0, frame = 0
 533              		@ frame_needed = 0, uses_anonymous_args = 0
 534              		@ link register save eliminated.
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 15


 220:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_UEN);
 535              		.loc 1 220 5 view .LVU118
 536              		.loc 1 220 30 is_stmt 0 view .LVU119
 537 0000 C368     		ldr	r3, [r0, #12]
 538 0002 23F40053 		bic	r3, r3, #8192
 539 0006 C360     		str	r3, [r0, #12]
 221:lib/GD32F4xx/Source/gd32f4xx_usart.c **** }
 540              		.loc 1 221 1 view .LVU120
 541 0008 7047     		bx	lr
 542              		.cfi_endproc
 543              	.LFE122:
 545 000a 00BF     		.section	.text.usart_transmit_config,"ax",%progbits
 546              		.align	1
 547              		.p2align 2,,3
 548              		.global	usart_transmit_config
 549              		.syntax unified
 550              		.thumb
 551              		.thumb_func
 553              	usart_transmit_config:
 554              	.LVL47:
 555              	.LFB123:
 222:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 223:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*!
 224:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \brief    configure USART transmitter
 225:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 226:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  txconfig: enable or disable USART transmitter
 227:lib/GD32F4xx/Source/gd32f4xx_usart.c ****                 only one parameter can be selected which is shown as below:
 228:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_TRANSMIT_ENABLE: enable USART transmission
 229:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_TRANSMIT_DISABLE: enable USART transmission
 230:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[out] none
 231:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \retval     none
 232:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
 233:lib/GD32F4xx/Source/gd32f4xx_usart.c **** void usart_transmit_config(uint32_t usart_periph, uint32_t txconfig)
 234:lib/GD32F4xx/Source/gd32f4xx_usart.c **** {
 556              		.loc 1 234 1 is_stmt 1 view -0
 557              		.cfi_startproc
 558              		@ args = 0, pretend = 0, frame = 0
 559              		@ frame_needed = 0, uses_anonymous_args = 0
 560              		@ link register save eliminated.
 235:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     uint32_t ctl = 0U;
 561              		.loc 1 235 5 view .LVU122
 236:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 237:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     ctl = USART_CTL0(usart_periph);
 562              		.loc 1 237 5 view .LVU123
 563              		.loc 1 237 9 is_stmt 0 view .LVU124
 564 0000 C368     		ldr	r3, [r0, #12]
 565              	.LVL48:
 238:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     ctl &= ~USART_CTL0_TEN;
 566              		.loc 1 238 5 is_stmt 1 view .LVU125
 567              		.loc 1 238 9 is_stmt 0 view .LVU126
 568 0002 23F00803 		bic	r3, r3, #8
 569              	.LVL49:
 239:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     ctl |= txconfig;
 570              		.loc 1 239 5 is_stmt 1 view .LVU127
 571              		.loc 1 239 9 is_stmt 0 view .LVU128
 572 0006 0B43     		orrs	r3, r3, r1
 573              	.LVL50:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 16


 240:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     /* configure transfer mode */
 241:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_CTL0(usart_periph) = ctl;
 574              		.loc 1 241 5 is_stmt 1 view .LVU129
 575              		.loc 1 241 30 is_stmt 0 view .LVU130
 576 0008 C360     		str	r3, [r0, #12]
 242:lib/GD32F4xx/Source/gd32f4xx_usart.c **** }
 577              		.loc 1 242 1 view .LVU131
 578 000a 7047     		bx	lr
 579              		.cfi_endproc
 580              	.LFE123:
 582              		.section	.text.usart_receive_config,"ax",%progbits
 583              		.align	1
 584              		.p2align 2,,3
 585              		.global	usart_receive_config
 586              		.syntax unified
 587              		.thumb
 588              		.thumb_func
 590              	usart_receive_config:
 591              	.LVL51:
 592              	.LFB124:
 243:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 244:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*!
 245:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \brief    configure USART receiver
 246:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 247:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  rxconfig: enable or disable USART receiver
 248:lib/GD32F4xx/Source/gd32f4xx_usart.c ****                 only one parameter can be selected which is shown as below:
 249:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_RECEIVE_ENABLE: enable USART reception
 250:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_RECEIVE_DISABLE: disable USART reception
 251:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[out] none
 252:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \retval     none
 253:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
 254:lib/GD32F4xx/Source/gd32f4xx_usart.c **** void usart_receive_config(uint32_t usart_periph, uint32_t rxconfig)
 255:lib/GD32F4xx/Source/gd32f4xx_usart.c **** {
 593              		.loc 1 255 1 is_stmt 1 view -0
 594              		.cfi_startproc
 595              		@ args = 0, pretend = 0, frame = 0
 596              		@ frame_needed = 0, uses_anonymous_args = 0
 597              		@ link register save eliminated.
 256:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     uint32_t ctl = 0U;
 598              		.loc 1 256 5 view .LVU133
 257:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 258:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     ctl = USART_CTL0(usart_periph);
 599              		.loc 1 258 5 view .LVU134
 600              		.loc 1 258 9 is_stmt 0 view .LVU135
 601 0000 C368     		ldr	r3, [r0, #12]
 602              	.LVL52:
 259:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     ctl &= ~USART_CTL0_REN;
 603              		.loc 1 259 5 is_stmt 1 view .LVU136
 604              		.loc 1 259 9 is_stmt 0 view .LVU137
 605 0002 23F00403 		bic	r3, r3, #4
 606              	.LVL53:
 260:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     ctl |= rxconfig;
 607              		.loc 1 260 5 is_stmt 1 view .LVU138
 608              		.loc 1 260 9 is_stmt 0 view .LVU139
 609 0006 0B43     		orrs	r3, r3, r1
 610              	.LVL54:
 261:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     /* configure transfer mode */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 17


 262:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_CTL0(usart_periph) = ctl;
 611              		.loc 1 262 5 is_stmt 1 view .LVU140
 612              		.loc 1 262 30 is_stmt 0 view .LVU141
 613 0008 C360     		str	r3, [r0, #12]
 263:lib/GD32F4xx/Source/gd32f4xx_usart.c **** }
 614              		.loc 1 263 1 view .LVU142
 615 000a 7047     		bx	lr
 616              		.cfi_endproc
 617              	.LFE124:
 619              		.section	.text.usart_data_first_config,"ax",%progbits
 620              		.align	1
 621              		.p2align 2,,3
 622              		.global	usart_data_first_config
 623              		.syntax unified
 624              		.thumb
 625              		.thumb_func
 627              	usart_data_first_config:
 628              	.LVL55:
 629              	.LFB125:
 264:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 265:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*!
 266:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \brief    data is transmitted/received with the LSB/MSB first
 267:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)
 268:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  msbf: LSB/MSB
 269:lib/GD32F4xx/Source/gd32f4xx_usart.c ****                 only one parameter can be selected which is shown as below:
 270:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_MSBF_LSB: LSB first
 271:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_MSBF_MSB: MSB first
 272:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[out] none
 273:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \retval     none
 274:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
 275:lib/GD32F4xx/Source/gd32f4xx_usart.c **** void usart_data_first_config(uint32_t usart_periph, uint32_t msbf)
 276:lib/GD32F4xx/Source/gd32f4xx_usart.c **** {
 630              		.loc 1 276 1 is_stmt 1 view -0
 631              		.cfi_startproc
 632              		@ args = 0, pretend = 0, frame = 0
 633              		@ frame_needed = 0, uses_anonymous_args = 0
 634              		@ link register save eliminated.
 277:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     uint32_t ctl = 0U;
 635              		.loc 1 277 5 view .LVU144
 278:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 279:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     ctl = USART_CTL3(usart_periph);
 636              		.loc 1 279 5 view .LVU145
 637              		.loc 1 279 9 is_stmt 0 view .LVU146
 638 0000 D0F88030 		ldr	r3, [r0, #128]
 639              	.LVL56:
 280:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     ctl &= ~(USART_CTL3_MSBF);
 640              		.loc 1 280 5 is_stmt 1 view .LVU147
 641              		.loc 1 280 9 is_stmt 0 view .LVU148
 642 0004 23F40063 		bic	r3, r3, #2048
 643              	.LVL57:
 281:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     ctl |= msbf;
 644              		.loc 1 281 5 is_stmt 1 view .LVU149
 645              		.loc 1 281 9 is_stmt 0 view .LVU150
 646 0008 0B43     		orrs	r3, r3, r1
 647              	.LVL58:
 282:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     /* configure data transmitted/received mode */
 283:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_CTL3(usart_periph) = ctl;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 18


 648              		.loc 1 283 5 is_stmt 1 view .LVU151
 649              		.loc 1 283 30 is_stmt 0 view .LVU152
 650 000a C0F88030 		str	r3, [r0, #128]
 284:lib/GD32F4xx/Source/gd32f4xx_usart.c **** }
 651              		.loc 1 284 1 view .LVU153
 652 000e 7047     		bx	lr
 653              		.cfi_endproc
 654              	.LFE125:
 656              		.section	.text.usart_invert_config,"ax",%progbits
 657              		.align	1
 658              		.p2align 2,,3
 659              		.global	usart_invert_config
 660              		.syntax unified
 661              		.thumb
 662              		.thumb_func
 664              	usart_invert_config:
 665              	.LVL59:
 666              	.LFB126:
 285:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 286:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*!
 287:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \brief    configure USART inversion
 288:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)
 289:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  invertpara: refer to enum USART_INVERT_CONFIG
 290:lib/GD32F4xx/Source/gd32f4xx_usart.c ****                 only one parameter can be selected which is shown as below:
 291:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_DINV_ENABLE: data bit level inversion
 292:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_DINV_DISABLE: data bit level not inversion
 293:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_TXPIN_ENABLE: TX pin level inversion
 294:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_TXPIN_DISABLE: TX pin level not inversion
 295:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_RXPIN_ENABLE: RX pin level inversion
 296:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_RXPIN_DISABLE: RX pin level not inversion
 297:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[out] none
 298:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \retval     none
 299:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
 300:lib/GD32F4xx/Source/gd32f4xx_usart.c **** void usart_invert_config(uint32_t usart_periph, usart_invert_enum invertpara)
 301:lib/GD32F4xx/Source/gd32f4xx_usart.c **** {
 667              		.loc 1 301 1 is_stmt 1 view -0
 668              		.cfi_startproc
 669              		@ args = 0, pretend = 0, frame = 0
 670              		@ frame_needed = 0, uses_anonymous_args = 0
 671              		@ link register save eliminated.
 302:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     /* inverted or not the specified siginal */
 303:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     switch(invertpara) {
 672              		.loc 1 303 5 view .LVU155
 673 0000 0529     		cmp	r1, #5
 674 0002 0AD8     		bhi	.L41
 675 0004 DFE801F0 		tbb	[pc, r1]
 676              	.L44:
 677 0008 0A       		.byte	(.L49-.L44)/2
 678 0009 11       		.byte	(.L48-.L44)/2
 679 000a 18       		.byte	(.L47-.L44)/2
 680 000b 1F       		.byte	(.L46-.L44)/2
 681 000c 26       		.byte	(.L45-.L44)/2
 682 000d 03       		.byte	(.L43-.L44)/2
 683              		.p2align 1
 684              	.L43:
 304:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     case USART_DINV_ENABLE:
 305:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         USART_CTL3(usart_periph) |= USART_CTL3_DINV;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 19


 306:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         break;
 307:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     case USART_TXPIN_ENABLE:
 308:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         USART_CTL3(usart_periph) |= USART_CTL3_TINV;
 309:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         break;
 310:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     case USART_RXPIN_ENABLE:
 311:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         USART_CTL3(usart_periph) |= USART_CTL3_RINV;
 312:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         break;
 313:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     case USART_DINV_DISABLE:
 314:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         USART_CTL3(usart_periph) &= ~(USART_CTL3_DINV);
 315:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         break;
 316:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     case USART_TXPIN_DISABLE:
 317:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         USART_CTL3(usart_periph) &= ~(USART_CTL3_TINV);
 318:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         break;
 319:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     case USART_RXPIN_DISABLE:
 320:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         USART_CTL3(usart_periph) &= ~(USART_CTL3_RINV);
 685              		.loc 1 320 9 view .LVU156
 686              		.loc 1 320 34 is_stmt 0 view .LVU157
 687 000e D0F88030 		ldr	r3, [r0, #128]
 688 0012 23F48073 		bic	r3, r3, #256
 689 0016 C0F88030 		str	r3, [r0, #128]
 321:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         break;
 690              		.loc 1 321 9 is_stmt 1 view .LVU158
 691              	.L41:
 322:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     default:
 323:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         break;
 324:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     }
 325:lib/GD32F4xx/Source/gd32f4xx_usart.c **** }
 692              		.loc 1 325 1 is_stmt 0 view .LVU159
 693 001a 7047     		bx	lr
 694              	.L49:
 305:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         break;
 695              		.loc 1 305 9 is_stmt 1 view .LVU160
 305:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         break;
 696              		.loc 1 305 34 is_stmt 0 view .LVU161
 697 001c D0F88030 		ldr	r3, [r0, #128]
 698 0020 43F48063 		orr	r3, r3, #1024
 699 0024 C0F88030 		str	r3, [r0, #128]
 306:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     case USART_TXPIN_ENABLE:
 700              		.loc 1 306 9 is_stmt 1 view .LVU162
 701 0028 7047     		bx	lr
 702              	.L48:
 314:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         break;
 703              		.loc 1 314 9 view .LVU163
 314:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         break;
 704              		.loc 1 314 34 is_stmt 0 view .LVU164
 705 002a D0F88030 		ldr	r3, [r0, #128]
 706 002e 23F48063 		bic	r3, r3, #1024
 707 0032 C0F88030 		str	r3, [r0, #128]
 315:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     case USART_TXPIN_DISABLE:
 708              		.loc 1 315 9 is_stmt 1 view .LVU165
 709 0036 7047     		bx	lr
 710              	.L47:
 308:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         break;
 711              		.loc 1 308 9 view .LVU166
 308:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         break;
 712              		.loc 1 308 34 is_stmt 0 view .LVU167
 713 0038 D0F88030 		ldr	r3, [r0, #128]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 20


 714 003c 43F40073 		orr	r3, r3, #512
 715 0040 C0F88030 		str	r3, [r0, #128]
 309:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     case USART_RXPIN_ENABLE:
 716              		.loc 1 309 9 is_stmt 1 view .LVU168
 717 0044 7047     		bx	lr
 718              	.L46:
 317:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         break;
 719              		.loc 1 317 9 view .LVU169
 317:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         break;
 720              		.loc 1 317 34 is_stmt 0 view .LVU170
 721 0046 D0F88030 		ldr	r3, [r0, #128]
 722 004a 23F40073 		bic	r3, r3, #512
 723 004e C0F88030 		str	r3, [r0, #128]
 318:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     case USART_RXPIN_DISABLE:
 724              		.loc 1 318 9 is_stmt 1 view .LVU171
 725 0052 7047     		bx	lr
 726              	.L45:
 311:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         break;
 727              		.loc 1 311 9 view .LVU172
 311:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         break;
 728              		.loc 1 311 34 is_stmt 0 view .LVU173
 729 0054 D0F88030 		ldr	r3, [r0, #128]
 730 0058 43F48073 		orr	r3, r3, #256
 731 005c C0F88030 		str	r3, [r0, #128]
 312:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     case USART_DINV_DISABLE:
 732              		.loc 1 312 9 is_stmt 1 view .LVU174
 733 0060 7047     		bx	lr
 734              		.cfi_endproc
 735              	.LFE126:
 737 0062 00BF     		.section	.text.usart_oversample_config,"ax",%progbits
 738              		.align	1
 739              		.p2align 2,,3
 740              		.global	usart_oversample_config
 741              		.syntax unified
 742              		.thumb
 743              		.thumb_func
 745              	usart_oversample_config:
 746              	.LVL60:
 747              	.LFB127:
 326:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 327:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*!
 328:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \brief    configure the USART oversample mode
 329:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 330:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  oversamp: oversample value
 331:lib/GD32F4xx/Source/gd32f4xx_usart.c ****                 only one parameter can be selected which is shown as below:
 332:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_OVSMOD_8: 8 bits
 333:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_OVSMOD_16: 16 bits
 334:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[out] none
 335:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \retval     none
 336:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
 337:lib/GD32F4xx/Source/gd32f4xx_usart.c **** void usart_oversample_config(uint32_t usart_periph, uint32_t oversamp)
 338:lib/GD32F4xx/Source/gd32f4xx_usart.c **** {
 748              		.loc 1 338 1 view -0
 749              		.cfi_startproc
 750              		@ args = 0, pretend = 0, frame = 0
 751              		@ frame_needed = 0, uses_anonymous_args = 0
 752              		@ link register save eliminated.
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 21


 339:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     /*  clear OVSMOD bit */
 340:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_OVSMOD);
 753              		.loc 1 340 5 view .LVU176
 754              		.loc 1 340 30 is_stmt 0 view .LVU177
 755 0000 C268     		ldr	r2, [r0, #12]
 756 0002 22F40042 		bic	r2, r2, #32768
 757 0006 C260     		str	r2, [r0, #12]
 341:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_CTL0(usart_periph) |= oversamp;
 758              		.loc 1 341 5 is_stmt 1 view .LVU178
 759              		.loc 1 341 30 is_stmt 0 view .LVU179
 760 0008 C368     		ldr	r3, [r0, #12]
 761 000a 0B43     		orrs	r3, r3, r1
 762 000c C360     		str	r3, [r0, #12]
 342:lib/GD32F4xx/Source/gd32f4xx_usart.c **** }
 763              		.loc 1 342 1 view .LVU180
 764 000e 7047     		bx	lr
 765              		.cfi_endproc
 766              	.LFE127:
 768              		.section	.text.usart_sample_bit_config,"ax",%progbits
 769              		.align	1
 770              		.p2align 2,,3
 771              		.global	usart_sample_bit_config
 772              		.syntax unified
 773              		.thumb
 774              		.thumb_func
 776              	usart_sample_bit_config:
 777              	.LVL61:
 778              	.LFB128:
 343:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 344:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*!
 345:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \brief    configure sample bit method
 346:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 347:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  obsm: sample bit
 348:lib/GD32F4xx/Source/gd32f4xx_usart.c ****                 only one parameter can be selected which is shown as below:
 349:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_OSB_1bit: 1 bit
 350:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_OSB_3bit: 3 bits
 351:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[out] none
 352:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \retval     none
 353:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
 354:lib/GD32F4xx/Source/gd32f4xx_usart.c **** void usart_sample_bit_config(uint32_t usart_periph, uint32_t obsm)
 355:lib/GD32F4xx/Source/gd32f4xx_usart.c **** {
 779              		.loc 1 355 1 is_stmt 1 view -0
 780              		.cfi_startproc
 781              		@ args = 0, pretend = 0, frame = 0
 782              		@ frame_needed = 0, uses_anonymous_args = 0
 783              		@ link register save eliminated.
 356:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_OSB);
 784              		.loc 1 356 5 view .LVU182
 785              		.loc 1 356 30 is_stmt 0 view .LVU183
 786 0000 4269     		ldr	r2, [r0, #20]
 787 0002 22F40062 		bic	r2, r2, #2048
 788 0006 4261     		str	r2, [r0, #20]
 357:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_CTL2(usart_periph) |= obsm;
 789              		.loc 1 357 5 is_stmt 1 view .LVU184
 790              		.loc 1 357 30 is_stmt 0 view .LVU185
 791 0008 4369     		ldr	r3, [r0, #20]
 792 000a 0B43     		orrs	r3, r3, r1
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 22


 793 000c 4361     		str	r3, [r0, #20]
 358:lib/GD32F4xx/Source/gd32f4xx_usart.c **** }
 794              		.loc 1 358 1 view .LVU186
 795 000e 7047     		bx	lr
 796              		.cfi_endproc
 797              	.LFE128:
 799              		.section	.text.usart_receiver_timeout_enable,"ax",%progbits
 800              		.align	1
 801              		.p2align 2,,3
 802              		.global	usart_receiver_timeout_enable
 803              		.syntax unified
 804              		.thumb
 805              		.thumb_func
 807              	usart_receiver_timeout_enable:
 808              	.LVL62:
 809              	.LFB129:
 359:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 360:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*!
 361:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \brief    enable receiver timeout of USART
 362:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)
 363:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[out] none
 364:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \retval     none
 365:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
 366:lib/GD32F4xx/Source/gd32f4xx_usart.c **** void usart_receiver_timeout_enable(uint32_t usart_periph)
 367:lib/GD32F4xx/Source/gd32f4xx_usart.c **** {
 810              		.loc 1 367 1 is_stmt 1 view -0
 811              		.cfi_startproc
 812              		@ args = 0, pretend = 0, frame = 0
 813              		@ frame_needed = 0, uses_anonymous_args = 0
 814              		@ link register save eliminated.
 368:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_CTL3(usart_periph) |= USART_CTL3_RTEN;
 815              		.loc 1 368 5 view .LVU188
 816              		.loc 1 368 30 is_stmt 0 view .LVU189
 817 0000 D0F88030 		ldr	r3, [r0, #128]
 818 0004 43F00103 		orr	r3, r3, #1
 819 0008 C0F88030 		str	r3, [r0, #128]
 369:lib/GD32F4xx/Source/gd32f4xx_usart.c **** }
 820              		.loc 1 369 1 view .LVU190
 821 000c 7047     		bx	lr
 822              		.cfi_endproc
 823              	.LFE129:
 825 000e 00BF     		.section	.text.usart_receiver_timeout_disable,"ax",%progbits
 826              		.align	1
 827              		.p2align 2,,3
 828              		.global	usart_receiver_timeout_disable
 829              		.syntax unified
 830              		.thumb
 831              		.thumb_func
 833              	usart_receiver_timeout_disable:
 834              	.LVL63:
 835              	.LFB130:
 370:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 371:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*!
 372:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \brief    disable receiver timeout of USART
 373:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)
 374:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[out] none
 375:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \retval     none
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 23


 376:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
 377:lib/GD32F4xx/Source/gd32f4xx_usart.c **** void usart_receiver_timeout_disable(uint32_t usart_periph)
 378:lib/GD32F4xx/Source/gd32f4xx_usart.c **** {
 836              		.loc 1 378 1 is_stmt 1 view -0
 837              		.cfi_startproc
 838              		@ args = 0, pretend = 0, frame = 0
 839              		@ frame_needed = 0, uses_anonymous_args = 0
 840              		@ link register save eliminated.
 379:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_CTL3(usart_periph) &= ~(USART_CTL3_RTEN);
 841              		.loc 1 379 5 view .LVU192
 842              		.loc 1 379 30 is_stmt 0 view .LVU193
 843 0000 D0F88030 		ldr	r3, [r0, #128]
 844 0004 23F00103 		bic	r3, r3, #1
 845 0008 C0F88030 		str	r3, [r0, #128]
 380:lib/GD32F4xx/Source/gd32f4xx_usart.c **** }
 846              		.loc 1 380 1 view .LVU194
 847 000c 7047     		bx	lr
 848              		.cfi_endproc
 849              	.LFE130:
 851 000e 00BF     		.section	.text.usart_receiver_timeout_threshold_config,"ax",%progbits
 852              		.align	1
 853              		.p2align 2,,3
 854              		.global	usart_receiver_timeout_threshold_config
 855              		.syntax unified
 856              		.thumb
 857              		.thumb_func
 859              	usart_receiver_timeout_threshold_config:
 860              	.LVL64:
 861              	.LFB131:
 381:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 382:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*!
 383:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \brief    set the receiver timeout threshold of USART
 384:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)
 385:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  rtimeout: 0-0x00FFFFFF
 386:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[out] none
 387:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \retval     none
 388:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
 389:lib/GD32F4xx/Source/gd32f4xx_usart.c **** void usart_receiver_timeout_threshold_config(uint32_t usart_periph, uint32_t rtimeout)
 390:lib/GD32F4xx/Source/gd32f4xx_usart.c **** {
 862              		.loc 1 390 1 is_stmt 1 view -0
 863              		.cfi_startproc
 864              		@ args = 0, pretend = 0, frame = 0
 865              		@ frame_needed = 0, uses_anonymous_args = 0
 866              		@ link register save eliminated.
 391:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_RT(usart_periph) &= ~(USART_RT_RT);
 867              		.loc 1 391 5 view .LVU196
 868              		.loc 1 391 28 is_stmt 0 view .LVU197
 869 0000 D0F88420 		ldr	r2, [r0, #132]
 870 0004 02F07F42 		and	r2, r2, #-16777216
 871 0008 C0F88420 		str	r2, [r0, #132]
 392:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_RT(usart_periph) |= rtimeout;
 872              		.loc 1 392 5 is_stmt 1 view .LVU198
 873              		.loc 1 392 28 is_stmt 0 view .LVU199
 874 000c D0F88430 		ldr	r3, [r0, #132]
 875 0010 0B43     		orrs	r3, r3, r1
 876 0012 C0F88430 		str	r3, [r0, #132]
 393:lib/GD32F4xx/Source/gd32f4xx_usart.c **** }
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 24


 877              		.loc 1 393 1 view .LVU200
 878 0016 7047     		bx	lr
 879              		.cfi_endproc
 880              	.LFE131:
 882              		.section	.text.usart_data_transmit,"ax",%progbits
 883              		.align	1
 884              		.p2align 2,,3
 885              		.global	usart_data_transmit
 886              		.syntax unified
 887              		.thumb
 888              		.thumb_func
 890              	usart_data_transmit:
 891              	.LVL65:
 892              	.LFB132:
 394:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 395:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*!
 396:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \brief    USART transmit data function
 397:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 398:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  data: data of transmission
 399:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[out] none
 400:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \retval     none
 401:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
 402:lib/GD32F4xx/Source/gd32f4xx_usart.c **** void usart_data_transmit(uint32_t usart_periph, uint32_t data)
 403:lib/GD32F4xx/Source/gd32f4xx_usart.c **** {
 893              		.loc 1 403 1 is_stmt 1 view -0
 894              		.cfi_startproc
 895              		@ args = 0, pretend = 0, frame = 0
 896              		@ frame_needed = 0, uses_anonymous_args = 0
 897              		@ link register save eliminated.
 404:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_DATA(usart_periph) = ((uint16_t)USART_DATA_DATA & data);
 898              		.loc 1 404 5 view .LVU202
 899              		.loc 1 404 59 is_stmt 0 view .LVU203
 900 0000 C1F30801 		ubfx	r1, r1, #0, #9
 901              	.LVL66:
 902              		.loc 1 404 30 view .LVU204
 903 0004 4160     		str	r1, [r0, #4]
 405:lib/GD32F4xx/Source/gd32f4xx_usart.c **** }
 904              		.loc 1 405 1 view .LVU205
 905 0006 7047     		bx	lr
 906              		.cfi_endproc
 907              	.LFE132:
 909              		.section	.text.usart_data_receive,"ax",%progbits
 910              		.align	1
 911              		.p2align 2,,3
 912              		.global	usart_data_receive
 913              		.syntax unified
 914              		.thumb
 915              		.thumb_func
 917              	usart_data_receive:
 918              	.LVL67:
 919              	.LFB133:
 406:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 407:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*!
 408:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \brief    USART receive data function
 409:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 410:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[out] none
 411:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \retval     data of received
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 25


 412:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
 413:lib/GD32F4xx/Source/gd32f4xx_usart.c **** uint16_t usart_data_receive(uint32_t usart_periph)
 414:lib/GD32F4xx/Source/gd32f4xx_usart.c **** {
 920              		.loc 1 414 1 is_stmt 1 view -0
 921              		.cfi_startproc
 922              		@ args = 0, pretend = 0, frame = 0
 923              		@ frame_needed = 0, uses_anonymous_args = 0
 924              		@ link register save eliminated.
 415:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     return (uint16_t)(GET_BITS(USART_DATA(usart_periph), 0U, 8U));
 925              		.loc 1 415 5 view .LVU207
 926              		.loc 1 415 23 is_stmt 0 view .LVU208
 927 0000 4068     		ldr	r0, [r0, #4]
 928              	.LVL68:
 416:lib/GD32F4xx/Source/gd32f4xx_usart.c **** }
 929              		.loc 1 416 1 view .LVU209
 930 0002 C0F30800 		ubfx	r0, r0, #0, #9
 931 0006 7047     		bx	lr
 932              		.cfi_endproc
 933              	.LFE133:
 935              		.section	.text.usart_address_config,"ax",%progbits
 936              		.align	1
 937              		.p2align 2,,3
 938              		.global	usart_address_config
 939              		.syntax unified
 940              		.thumb
 941              		.thumb_func
 943              	usart_address_config:
 944              	.LVL69:
 945              	.LFB134:
 417:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 418:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*!
 419:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \brief    configure the address of the USART in wake up by address match mode
 420:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 421:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  addr: address of USART/UART
 422:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[out] none
 423:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \retval     none
 424:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
 425:lib/GD32F4xx/Source/gd32f4xx_usart.c **** void usart_address_config(uint32_t usart_periph, uint8_t addr)
 426:lib/GD32F4xx/Source/gd32f4xx_usart.c **** {
 946              		.loc 1 426 1 is_stmt 1 view -0
 947              		.cfi_startproc
 948              		@ args = 0, pretend = 0, frame = 0
 949              		@ frame_needed = 0, uses_anonymous_args = 0
 950              		@ link register save eliminated.
 427:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_CTL1(usart_periph) &= ~(USART_CTL1_ADDR);
 951              		.loc 1 427 5 view .LVU211
 952              		.loc 1 427 30 is_stmt 0 view .LVU212
 953 0000 0369     		ldr	r3, [r0, #16]
 954 0002 23F00F03 		bic	r3, r3, #15
 955 0006 0361     		str	r3, [r0, #16]
 428:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_CTL1(usart_periph) |= (USART_CTL1_ADDR & addr);
 956              		.loc 1 428 5 is_stmt 1 view .LVU213
 957              		.loc 1 428 30 is_stmt 0 view .LVU214
 958 0008 0369     		ldr	r3, [r0, #16]
 959              		.loc 1 428 50 view .LVU215
 960 000a 01F00F01 		and	r1, r1, #15
 961              	.LVL70:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 26


 962              		.loc 1 428 30 view .LVU216
 963 000e 1943     		orrs	r1, r1, r3
 964 0010 0161     		str	r1, [r0, #16]
 429:lib/GD32F4xx/Source/gd32f4xx_usart.c **** }
 965              		.loc 1 429 1 view .LVU217
 966 0012 7047     		bx	lr
 967              		.cfi_endproc
 968              	.LFE134:
 970              		.section	.text.usart_mute_mode_enable,"ax",%progbits
 971              		.align	1
 972              		.p2align 2,,3
 973              		.global	usart_mute_mode_enable
 974              		.syntax unified
 975              		.thumb
 976              		.thumb_func
 978              	usart_mute_mode_enable:
 979              	.LVL71:
 980              	.LFB135:
 430:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 431:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*!
 432:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \brief    enable mute mode
 433:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 434:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[out] none
 435:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \retval     none
 436:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
 437:lib/GD32F4xx/Source/gd32f4xx_usart.c **** void usart_mute_mode_enable(uint32_t usart_periph)
 438:lib/GD32F4xx/Source/gd32f4xx_usart.c **** {
 981              		.loc 1 438 1 is_stmt 1 view -0
 982              		.cfi_startproc
 983              		@ args = 0, pretend = 0, frame = 0
 984              		@ frame_needed = 0, uses_anonymous_args = 0
 985              		@ link register save eliminated.
 439:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_CTL0(usart_periph) |= USART_CTL0_RWU;
 986              		.loc 1 439 5 view .LVU219
 987              		.loc 1 439 30 is_stmt 0 view .LVU220
 988 0000 C368     		ldr	r3, [r0, #12]
 989 0002 43F00203 		orr	r3, r3, #2
 990 0006 C360     		str	r3, [r0, #12]
 440:lib/GD32F4xx/Source/gd32f4xx_usart.c **** }
 991              		.loc 1 440 1 view .LVU221
 992 0008 7047     		bx	lr
 993              		.cfi_endproc
 994              	.LFE135:
 996 000a 00BF     		.section	.text.usart_mute_mode_disable,"ax",%progbits
 997              		.align	1
 998              		.p2align 2,,3
 999              		.global	usart_mute_mode_disable
 1000              		.syntax unified
 1001              		.thumb
 1002              		.thumb_func
 1004              	usart_mute_mode_disable:
 1005              	.LVL72:
 1006              	.LFB136:
 441:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 442:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*!
 443:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \brief    disable mute mode
 444:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 27


 445:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[out] none
 446:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \retval     none
 447:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
 448:lib/GD32F4xx/Source/gd32f4xx_usart.c **** void usart_mute_mode_disable(uint32_t usart_periph)
 449:lib/GD32F4xx/Source/gd32f4xx_usart.c **** {
 1007              		.loc 1 449 1 is_stmt 1 view -0
 1008              		.cfi_startproc
 1009              		@ args = 0, pretend = 0, frame = 0
 1010              		@ frame_needed = 0, uses_anonymous_args = 0
 1011              		@ link register save eliminated.
 450:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_RWU);
 1012              		.loc 1 450 5 view .LVU223
 1013              		.loc 1 450 30 is_stmt 0 view .LVU224
 1014 0000 C368     		ldr	r3, [r0, #12]
 1015 0002 23F00203 		bic	r3, r3, #2
 1016 0006 C360     		str	r3, [r0, #12]
 451:lib/GD32F4xx/Source/gd32f4xx_usart.c **** }
 1017              		.loc 1 451 1 view .LVU225
 1018 0008 7047     		bx	lr
 1019              		.cfi_endproc
 1020              	.LFE136:
 1022 000a 00BF     		.section	.text.usart_mute_mode_wakeup_config,"ax",%progbits
 1023              		.align	1
 1024              		.p2align 2,,3
 1025              		.global	usart_mute_mode_wakeup_config
 1026              		.syntax unified
 1027              		.thumb
 1028              		.thumb_func
 1030              	usart_mute_mode_wakeup_config:
 1031              	.LVL73:
 1032              	.LFB137:
 452:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 453:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*!
 454:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \brief    configure wakeup method in mute mode
 455:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 456:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  wmehtod: two method be used to enter or exit the mute mode
 457:lib/GD32F4xx/Source/gd32f4xx_usart.c ****                 only one parameter can be selected which is shown as below:
 458:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_WM_IDLE: idle line
 459:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_WM_ADDR: address mask
 460:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[out] none
 461:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \retval     none
 462:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
 463:lib/GD32F4xx/Source/gd32f4xx_usart.c **** void usart_mute_mode_wakeup_config(uint32_t usart_periph, uint32_t wmehtod)
 464:lib/GD32F4xx/Source/gd32f4xx_usart.c **** {
 1033              		.loc 1 464 1 is_stmt 1 view -0
 1034              		.cfi_startproc
 1035              		@ args = 0, pretend = 0, frame = 0
 1036              		@ frame_needed = 0, uses_anonymous_args = 0
 1037              		@ link register save eliminated.
 465:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_WM);
 1038              		.loc 1 465 5 view .LVU227
 1039              		.loc 1 465 30 is_stmt 0 view .LVU228
 1040 0000 C268     		ldr	r2, [r0, #12]
 1041 0002 22F40062 		bic	r2, r2, #2048
 1042 0006 C260     		str	r2, [r0, #12]
 466:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_CTL0(usart_periph) |= wmehtod;
 1043              		.loc 1 466 5 is_stmt 1 view .LVU229
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 28


 1044              		.loc 1 466 30 is_stmt 0 view .LVU230
 1045 0008 C368     		ldr	r3, [r0, #12]
 1046 000a 0B43     		orrs	r3, r3, r1
 1047 000c C360     		str	r3, [r0, #12]
 467:lib/GD32F4xx/Source/gd32f4xx_usart.c **** }
 1048              		.loc 1 467 1 view .LVU231
 1049 000e 7047     		bx	lr
 1050              		.cfi_endproc
 1051              	.LFE137:
 1053              		.section	.text.usart_lin_mode_enable,"ax",%progbits
 1054              		.align	1
 1055              		.p2align 2,,3
 1056              		.global	usart_lin_mode_enable
 1057              		.syntax unified
 1058              		.thumb
 1059              		.thumb_func
 1061              	usart_lin_mode_enable:
 1062              	.LVL74:
 1063              	.LFB138:
 468:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 469:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*!
 470:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \brief    enable LIN mode
 471:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 472:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[out] none
 473:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \retval     none
 474:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
 475:lib/GD32F4xx/Source/gd32f4xx_usart.c **** void usart_lin_mode_enable(uint32_t usart_periph)
 476:lib/GD32F4xx/Source/gd32f4xx_usart.c **** {
 1064              		.loc 1 476 1 is_stmt 1 view -0
 1065              		.cfi_startproc
 1066              		@ args = 0, pretend = 0, frame = 0
 1067              		@ frame_needed = 0, uses_anonymous_args = 0
 1068              		@ link register save eliminated.
 477:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_CTL1(usart_periph) |= USART_CTL1_LMEN;
 1069              		.loc 1 477 5 view .LVU233
 1070              		.loc 1 477 30 is_stmt 0 view .LVU234
 1071 0000 0369     		ldr	r3, [r0, #16]
 1072 0002 43F48043 		orr	r3, r3, #16384
 1073 0006 0361     		str	r3, [r0, #16]
 478:lib/GD32F4xx/Source/gd32f4xx_usart.c **** }
 1074              		.loc 1 478 1 view .LVU235
 1075 0008 7047     		bx	lr
 1076              		.cfi_endproc
 1077              	.LFE138:
 1079 000a 00BF     		.section	.text.usart_lin_mode_disable,"ax",%progbits
 1080              		.align	1
 1081              		.p2align 2,,3
 1082              		.global	usart_lin_mode_disable
 1083              		.syntax unified
 1084              		.thumb
 1085              		.thumb_func
 1087              	usart_lin_mode_disable:
 1088              	.LVL75:
 1089              	.LFB139:
 479:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 480:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*!
 481:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \brief    disable LIN mode
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 29


 482:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 483:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[out] none
 484:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \retval     none
 485:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
 486:lib/GD32F4xx/Source/gd32f4xx_usart.c **** void usart_lin_mode_disable(uint32_t usart_periph)
 487:lib/GD32F4xx/Source/gd32f4xx_usart.c **** {
 1090              		.loc 1 487 1 is_stmt 1 view -0
 1091              		.cfi_startproc
 1092              		@ args = 0, pretend = 0, frame = 0
 1093              		@ frame_needed = 0, uses_anonymous_args = 0
 1094              		@ link register save eliminated.
 488:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_CTL1(usart_periph) &= ~(USART_CTL1_LMEN);
 1095              		.loc 1 488 5 view .LVU237
 1096              		.loc 1 488 30 is_stmt 0 view .LVU238
 1097 0000 0369     		ldr	r3, [r0, #16]
 1098 0002 23F48043 		bic	r3, r3, #16384
 1099 0006 0361     		str	r3, [r0, #16]
 489:lib/GD32F4xx/Source/gd32f4xx_usart.c **** }
 1100              		.loc 1 489 1 view .LVU239
 1101 0008 7047     		bx	lr
 1102              		.cfi_endproc
 1103              	.LFE139:
 1105 000a 00BF     		.section	.text.usart_lin_break_detection_length_config,"ax",%progbits
 1106              		.align	1
 1107              		.p2align 2,,3
 1108              		.global	usart_lin_break_detection_length_config
 1109              		.syntax unified
 1110              		.thumb
 1111              		.thumb_func
 1113              	usart_lin_break_detection_length_config:
 1114              	.LVL76:
 1115              	.LFB140:
 490:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 491:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*!
 492:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \brief    configure lin break frame length
 493:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 494:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  lblen: lin break frame length
 495:lib/GD32F4xx/Source/gd32f4xx_usart.c ****                 only one parameter can be selected which is shown as below:
 496:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_LBLEN_10B: 10 bits
 497:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_LBLEN_11B: 11 bits
 498:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[out] none
 499:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \retval     none
 500:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
 501:lib/GD32F4xx/Source/gd32f4xx_usart.c **** void usart_lin_break_detection_length_config(uint32_t usart_periph, uint32_t lblen)
 502:lib/GD32F4xx/Source/gd32f4xx_usart.c **** {
 1116              		.loc 1 502 1 is_stmt 1 view -0
 1117              		.cfi_startproc
 1118              		@ args = 0, pretend = 0, frame = 0
 1119              		@ frame_needed = 0, uses_anonymous_args = 0
 1120              		@ link register save eliminated.
 503:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_CTL1(usart_periph) &= ~(USART_CTL1_LBLEN);
 1121              		.loc 1 503 5 view .LVU241
 1122              		.loc 1 503 30 is_stmt 0 view .LVU242
 1123 0000 0369     		ldr	r3, [r0, #16]
 1124 0002 23F02003 		bic	r3, r3, #32
 1125 0006 0361     		str	r3, [r0, #16]
 504:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_CTL1(usart_periph) |= (USART_CTL1_LBLEN & lblen);
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 30


 1126              		.loc 1 504 5 is_stmt 1 view .LVU243
 1127              		.loc 1 504 30 is_stmt 0 view .LVU244
 1128 0008 0369     		ldr	r3, [r0, #16]
 1129              		.loc 1 504 51 view .LVU245
 1130 000a 01F02001 		and	r1, r1, #32
 1131              	.LVL77:
 1132              		.loc 1 504 30 view .LVU246
 1133 000e 1943     		orrs	r1, r1, r3
 1134 0010 0161     		str	r1, [r0, #16]
 505:lib/GD32F4xx/Source/gd32f4xx_usart.c **** }
 1135              		.loc 1 505 1 view .LVU247
 1136 0012 7047     		bx	lr
 1137              		.cfi_endproc
 1138              	.LFE140:
 1140              		.section	.text.usart_send_break,"ax",%progbits
 1141              		.align	1
 1142              		.p2align 2,,3
 1143              		.global	usart_send_break
 1144              		.syntax unified
 1145              		.thumb
 1146              		.thumb_func
 1148              	usart_send_break:
 1149              	.LVL78:
 1150              	.LFB141:
 506:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 507:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*!
 508:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \brief    send break frame
 509:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 510:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[out] none
 511:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \retval     none
 512:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
 513:lib/GD32F4xx/Source/gd32f4xx_usart.c **** void usart_send_break(uint32_t usart_periph)
 514:lib/GD32F4xx/Source/gd32f4xx_usart.c **** {
 1151              		.loc 1 514 1 is_stmt 1 view -0
 1152              		.cfi_startproc
 1153              		@ args = 0, pretend = 0, frame = 0
 1154              		@ frame_needed = 0, uses_anonymous_args = 0
 1155              		@ link register save eliminated.
 515:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_CTL0(usart_periph) |= USART_CTL0_SBKCMD;
 1156              		.loc 1 515 5 view .LVU249
 1157              		.loc 1 515 30 is_stmt 0 view .LVU250
 1158 0000 C368     		ldr	r3, [r0, #12]
 1159 0002 43F00103 		orr	r3, r3, #1
 1160 0006 C360     		str	r3, [r0, #12]
 516:lib/GD32F4xx/Source/gd32f4xx_usart.c **** }
 1161              		.loc 1 516 1 view .LVU251
 1162 0008 7047     		bx	lr
 1163              		.cfi_endproc
 1164              	.LFE141:
 1166 000a 00BF     		.section	.text.usart_halfduplex_enable,"ax",%progbits
 1167              		.align	1
 1168              		.p2align 2,,3
 1169              		.global	usart_halfduplex_enable
 1170              		.syntax unified
 1171              		.thumb
 1172              		.thumb_func
 1174              	usart_halfduplex_enable:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 31


 1175              	.LVL79:
 1176              	.LFB142:
 517:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 518:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*!
 519:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \brief    enable half duplex mode
 520:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 521:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[out] none
 522:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \retval     none
 523:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
 524:lib/GD32F4xx/Source/gd32f4xx_usart.c **** void usart_halfduplex_enable(uint32_t usart_periph)
 525:lib/GD32F4xx/Source/gd32f4xx_usart.c **** {
 1177              		.loc 1 525 1 is_stmt 1 view -0
 1178              		.cfi_startproc
 1179              		@ args = 0, pretend = 0, frame = 0
 1180              		@ frame_needed = 0, uses_anonymous_args = 0
 1181              		@ link register save eliminated.
 526:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_CTL2(usart_periph) |= USART_CTL2_HDEN;
 1182              		.loc 1 526 5 view .LVU253
 1183              		.loc 1 526 30 is_stmt 0 view .LVU254
 1184 0000 4369     		ldr	r3, [r0, #20]
 1185 0002 43F00803 		orr	r3, r3, #8
 1186 0006 4361     		str	r3, [r0, #20]
 527:lib/GD32F4xx/Source/gd32f4xx_usart.c **** }
 1187              		.loc 1 527 1 view .LVU255
 1188 0008 7047     		bx	lr
 1189              		.cfi_endproc
 1190              	.LFE142:
 1192 000a 00BF     		.section	.text.usart_halfduplex_disable,"ax",%progbits
 1193              		.align	1
 1194              		.p2align 2,,3
 1195              		.global	usart_halfduplex_disable
 1196              		.syntax unified
 1197              		.thumb
 1198              		.thumb_func
 1200              	usart_halfduplex_disable:
 1201              	.LVL80:
 1202              	.LFB143:
 528:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 529:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*!
 530:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \brief    disable half duplex mode
 531:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 532:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[out] none
 533:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \retval     none
 534:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
 535:lib/GD32F4xx/Source/gd32f4xx_usart.c **** void usart_halfduplex_disable(uint32_t usart_periph)
 536:lib/GD32F4xx/Source/gd32f4xx_usart.c **** {
 1203              		.loc 1 536 1 is_stmt 1 view -0
 1204              		.cfi_startproc
 1205              		@ args = 0, pretend = 0, frame = 0
 1206              		@ frame_needed = 0, uses_anonymous_args = 0
 1207              		@ link register save eliminated.
 537:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_HDEN);
 1208              		.loc 1 537 5 view .LVU257
 1209              		.loc 1 537 30 is_stmt 0 view .LVU258
 1210 0000 4369     		ldr	r3, [r0, #20]
 1211 0002 23F00803 		bic	r3, r3, #8
 1212 0006 4361     		str	r3, [r0, #20]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 32


 538:lib/GD32F4xx/Source/gd32f4xx_usart.c **** }
 1213              		.loc 1 538 1 view .LVU259
 1214 0008 7047     		bx	lr
 1215              		.cfi_endproc
 1216              	.LFE143:
 1218 000a 00BF     		.section	.text.usart_synchronous_clock_enable,"ax",%progbits
 1219              		.align	1
 1220              		.p2align 2,,3
 1221              		.global	usart_synchronous_clock_enable
 1222              		.syntax unified
 1223              		.thumb
 1224              		.thumb_func
 1226              	usart_synchronous_clock_enable:
 1227              	.LVL81:
 1228              	.LFB144:
 539:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 540:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*!
 541:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \brief    enable CK pin in synchronous mode
 542:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)
 543:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[out] none
 544:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \retval     none
 545:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
 546:lib/GD32F4xx/Source/gd32f4xx_usart.c **** void usart_synchronous_clock_enable(uint32_t usart_periph)
 547:lib/GD32F4xx/Source/gd32f4xx_usart.c **** {
 1229              		.loc 1 547 1 is_stmt 1 view -0
 1230              		.cfi_startproc
 1231              		@ args = 0, pretend = 0, frame = 0
 1232              		@ frame_needed = 0, uses_anonymous_args = 0
 1233              		@ link register save eliminated.
 548:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_CTL1(usart_periph) |= USART_CTL1_CKEN;
 1234              		.loc 1 548 5 view .LVU261
 1235              		.loc 1 548 30 is_stmt 0 view .LVU262
 1236 0000 0369     		ldr	r3, [r0, #16]
 1237 0002 43F40063 		orr	r3, r3, #2048
 1238 0006 0361     		str	r3, [r0, #16]
 549:lib/GD32F4xx/Source/gd32f4xx_usart.c **** }
 1239              		.loc 1 549 1 view .LVU263
 1240 0008 7047     		bx	lr
 1241              		.cfi_endproc
 1242              	.LFE144:
 1244 000a 00BF     		.section	.text.usart_synchronous_clock_disable,"ax",%progbits
 1245              		.align	1
 1246              		.p2align 2,,3
 1247              		.global	usart_synchronous_clock_disable
 1248              		.syntax unified
 1249              		.thumb
 1250              		.thumb_func
 1252              	usart_synchronous_clock_disable:
 1253              	.LVL82:
 1254              	.LFB145:
 550:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 551:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*!
 552:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \brief    disable CK pin in synchronous mode
 553:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)
 554:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[out] none
 555:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \retval     none
 556:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 33


 557:lib/GD32F4xx/Source/gd32f4xx_usart.c **** void usart_synchronous_clock_disable(uint32_t usart_periph)
 558:lib/GD32F4xx/Source/gd32f4xx_usart.c **** {
 1255              		.loc 1 558 1 is_stmt 1 view -0
 1256              		.cfi_startproc
 1257              		@ args = 0, pretend = 0, frame = 0
 1258              		@ frame_needed = 0, uses_anonymous_args = 0
 1259              		@ link register save eliminated.
 559:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_CTL1(usart_periph) &= ~(USART_CTL1_CKEN);
 1260              		.loc 1 559 5 view .LVU265
 1261              		.loc 1 559 30 is_stmt 0 view .LVU266
 1262 0000 0369     		ldr	r3, [r0, #16]
 1263 0002 23F40063 		bic	r3, r3, #2048
 1264 0006 0361     		str	r3, [r0, #16]
 560:lib/GD32F4xx/Source/gd32f4xx_usart.c **** }
 1265              		.loc 1 560 1 view .LVU267
 1266 0008 7047     		bx	lr
 1267              		.cfi_endproc
 1268              	.LFE145:
 1270 000a 00BF     		.section	.text.usart_synchronous_clock_config,"ax",%progbits
 1271              		.align	1
 1272              		.p2align 2,,3
 1273              		.global	usart_synchronous_clock_config
 1274              		.syntax unified
 1275              		.thumb
 1276              		.thumb_func
 1278              	usart_synchronous_clock_config:
 1279              	.LVL83:
 1280              	.LFB146:
 561:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 562:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*!
 563:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \brief    configure USART synchronous mode parameters
 564:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)
 565:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  clen: CK length
 566:lib/GD32F4xx/Source/gd32f4xx_usart.c ****                 only one parameter can be selected which is shown as below:
 567:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_CLEN_NONE: there are 7 CK pulses for an 8 bit frame and 8 CK pulses for a 9
 568:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_CLEN_EN:   there are 8 CK pulses for an 8 bit frame and 9 CK pulses for a 9
 569:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  cph: clock phase
 570:lib/GD32F4xx/Source/gd32f4xx_usart.c ****                 only one parameter can be selected which is shown as below:
 571:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_CPH_1CK: first clock transition is the first data capture edge
 572:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_CPH_2CK: second clock transition is the first data capture edge
 573:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  cpl: clock polarity
 574:lib/GD32F4xx/Source/gd32f4xx_usart.c ****                 only one parameter can be selected which is shown as below:
 575:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_CPL_LOW:  steady low value on CK pin
 576:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_CPL_HIGH: steady high value on CK pin
 577:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[out] none
 578:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \retval     none
 579:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
 580:lib/GD32F4xx/Source/gd32f4xx_usart.c **** void usart_synchronous_clock_config(uint32_t usart_periph, uint32_t clen, uint32_t cph, uint32_t cp
 581:lib/GD32F4xx/Source/gd32f4xx_usart.c **** {
 1281              		.loc 1 581 1 is_stmt 1 view -0
 1282              		.cfi_startproc
 1283              		@ args = 0, pretend = 0, frame = 0
 1284              		@ frame_needed = 0, uses_anonymous_args = 0
 1285              		@ link register save eliminated.
 582:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     uint32_t ctl = 0U;
 1286              		.loc 1 582 5 view .LVU269
 583:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 34


 584:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     /* read USART_CTL1 register */
 585:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     ctl = USART_CTL1(usart_periph);
 1287              		.loc 1 585 5 view .LVU270
 581:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     uint32_t ctl = 0U;
 1288              		.loc 1 581 1 is_stmt 0 view .LVU271
 1289 0000 10B4     		push	{r4}
 1290              	.LCFI17:
 1291              		.cfi_def_cfa_offset 4
 1292              		.cfi_offset 4, -4
 586:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     ctl &= ~(USART_CTL1_CLEN | USART_CTL1_CPH | USART_CTL1_CPL);
 587:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     /* set CK length, CK phase, CK polarity */
 588:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     ctl |= (USART_CTL1_CLEN & clen) | (USART_CTL1_CPH & cph) | (USART_CTL1_CPL & cpl);
 1293              		.loc 1 588 55 view .LVU272
 1294 0002 02F40072 		and	r2, r2, #512
 1295              	.LVL84:
 585:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     ctl &= ~(USART_CTL1_CLEN | USART_CTL1_CPH | USART_CTL1_CPL);
 1296              		.loc 1 585 9 view .LVU273
 1297 0006 0469     		ldr	r4, [r0, #16]
 1298              	.LVL85:
 586:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     ctl &= ~(USART_CTL1_CLEN | USART_CTL1_CPH | USART_CTL1_CPL);
 1299              		.loc 1 586 5 is_stmt 1 view .LVU274
 1300              		.loc 1 588 80 is_stmt 0 view .LVU275
 1301 0008 03F48063 		and	r3, r3, #1024
 1302              	.LVL86:
 1303              		.loc 1 588 62 view .LVU276
 1304 000c 1A43     		orrs	r2, r2, r3
 1305              		.loc 1 588 29 view .LVU277
 1306 000e 01F48071 		and	r1, r1, #256
 1307              	.LVL87:
 586:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     ctl &= ~(USART_CTL1_CLEN | USART_CTL1_CPH | USART_CTL1_CPL);
 1308              		.loc 1 586 9 view .LVU278
 1309 0012 24F4E064 		bic	r4, r4, #1792
 1310              	.LVL88:
 1311              		.loc 1 588 5 is_stmt 1 view .LVU279
 1312              		.loc 1 588 62 is_stmt 0 view .LVU280
 1313 0016 0A43     		orrs	r2, r2, r1
 1314              		.loc 1 588 9 view .LVU281
 1315 0018 2243     		orrs	r2, r2, r4
 1316              	.LVL89:
 589:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 590:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_CTL1(usart_periph) = ctl;
 1317              		.loc 1 590 5 is_stmt 1 view .LVU282
 1318              		.loc 1 590 30 is_stmt 0 view .LVU283
 1319 001a 0261     		str	r2, [r0, #16]
 591:lib/GD32F4xx/Source/gd32f4xx_usart.c **** }
 1320              		.loc 1 591 1 view .LVU284
 1321 001c 10BC     		pop	{r4}
 1322              	.LCFI18:
 1323              		.cfi_restore 4
 1324              		.cfi_def_cfa_offset 0
 1325 001e 7047     		bx	lr
 1326              		.cfi_endproc
 1327              	.LFE146:
 1329              		.section	.text.usart_guard_time_config,"ax",%progbits
 1330              		.align	1
 1331              		.p2align 2,,3
 1332              		.global	usart_guard_time_config
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 35


 1333              		.syntax unified
 1334              		.thumb
 1335              		.thumb_func
 1337              	usart_guard_time_config:
 1338              	.LVL90:
 1339              	.LFB147:
 592:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 593:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*!
 594:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \brief    configure guard time value in smartcard mode
 595:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)
 596:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  guat: guard time value, 0-0xFF
 597:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[out] none
 598:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \retval     none
 599:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
 600:lib/GD32F4xx/Source/gd32f4xx_usart.c **** void usart_guard_time_config(uint32_t usart_periph, uint32_t guat)
 601:lib/GD32F4xx/Source/gd32f4xx_usart.c **** {
 1340              		.loc 1 601 1 is_stmt 1 view -0
 1341              		.cfi_startproc
 1342              		@ args = 0, pretend = 0, frame = 0
 1343              		@ frame_needed = 0, uses_anonymous_args = 0
 1344              		@ link register save eliminated.
 602:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_GP(usart_periph) &= ~(USART_GP_GUAT);
 1345              		.loc 1 602 5 view .LVU286
 1346              		.loc 1 602 28 is_stmt 0 view .LVU287
 1347 0000 8369     		ldr	r3, [r0, #24]
 1348 0002 23F47F43 		bic	r3, r3, #65280
 1349 0006 8361     		str	r3, [r0, #24]
 603:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_GP(usart_periph) |= (USART_GP_GUAT & ((guat) << GP_GUAT_OFFSET));
 1350              		.loc 1 603 5 is_stmt 1 view .LVU288
 1351              		.loc 1 603 28 is_stmt 0 view .LVU289
 1352 0008 8369     		ldr	r3, [r0, #24]
 1353              		.loc 1 603 56 view .LVU290
 1354 000a 0902     		lsls	r1, r1, #8
 1355              	.LVL91:
 1356              		.loc 1 603 46 view .LVU291
 1357 000c 89B2     		uxth	r1, r1
 1358              		.loc 1 603 28 view .LVU292
 1359 000e 1943     		orrs	r1, r1, r3
 1360 0010 8161     		str	r1, [r0, #24]
 604:lib/GD32F4xx/Source/gd32f4xx_usart.c **** }
 1361              		.loc 1 604 1 view .LVU293
 1362 0012 7047     		bx	lr
 1363              		.cfi_endproc
 1364              	.LFE147:
 1366              		.section	.text.usart_smartcard_mode_enable,"ax",%progbits
 1367              		.align	1
 1368              		.p2align 2,,3
 1369              		.global	usart_smartcard_mode_enable
 1370              		.syntax unified
 1371              		.thumb
 1372              		.thumb_func
 1374              	usart_smartcard_mode_enable:
 1375              	.LVL92:
 1376              	.LFB148:
 605:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 606:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*!
 607:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \brief    enable smartcard mode
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 36


 608:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)
 609:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[out] none
 610:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \retval     none
 611:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
 612:lib/GD32F4xx/Source/gd32f4xx_usart.c **** void usart_smartcard_mode_enable(uint32_t usart_periph)
 613:lib/GD32F4xx/Source/gd32f4xx_usart.c **** {
 1377              		.loc 1 613 1 is_stmt 1 view -0
 1378              		.cfi_startproc
 1379              		@ args = 0, pretend = 0, frame = 0
 1380              		@ frame_needed = 0, uses_anonymous_args = 0
 1381              		@ link register save eliminated.
 614:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_CTL2(usart_periph) |= USART_CTL2_SCEN;
 1382              		.loc 1 614 5 view .LVU295
 1383              		.loc 1 614 30 is_stmt 0 view .LVU296
 1384 0000 4369     		ldr	r3, [r0, #20]
 1385 0002 43F02003 		orr	r3, r3, #32
 1386 0006 4361     		str	r3, [r0, #20]
 615:lib/GD32F4xx/Source/gd32f4xx_usart.c **** }
 1387              		.loc 1 615 1 view .LVU297
 1388 0008 7047     		bx	lr
 1389              		.cfi_endproc
 1390              	.LFE148:
 1392 000a 00BF     		.section	.text.usart_smartcard_mode_disable,"ax",%progbits
 1393              		.align	1
 1394              		.p2align 2,,3
 1395              		.global	usart_smartcard_mode_disable
 1396              		.syntax unified
 1397              		.thumb
 1398              		.thumb_func
 1400              	usart_smartcard_mode_disable:
 1401              	.LVL93:
 1402              	.LFB149:
 616:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 617:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*!
 618:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \brief    disable smartcard mode
 619:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)
 620:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[out] none
 621:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \retval     none
 622:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
 623:lib/GD32F4xx/Source/gd32f4xx_usart.c **** void usart_smartcard_mode_disable(uint32_t usart_periph)
 624:lib/GD32F4xx/Source/gd32f4xx_usart.c **** {
 1403              		.loc 1 624 1 is_stmt 1 view -0
 1404              		.cfi_startproc
 1405              		@ args = 0, pretend = 0, frame = 0
 1406              		@ frame_needed = 0, uses_anonymous_args = 0
 1407              		@ link register save eliminated.
 625:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_SCEN);
 1408              		.loc 1 625 5 view .LVU299
 1409              		.loc 1 625 30 is_stmt 0 view .LVU300
 1410 0000 4369     		ldr	r3, [r0, #20]
 1411 0002 23F02003 		bic	r3, r3, #32
 1412 0006 4361     		str	r3, [r0, #20]
 626:lib/GD32F4xx/Source/gd32f4xx_usart.c **** }
 1413              		.loc 1 626 1 view .LVU301
 1414 0008 7047     		bx	lr
 1415              		.cfi_endproc
 1416              	.LFE149:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 37


 1418 000a 00BF     		.section	.text.usart_smartcard_mode_nack_enable,"ax",%progbits
 1419              		.align	1
 1420              		.p2align 2,,3
 1421              		.global	usart_smartcard_mode_nack_enable
 1422              		.syntax unified
 1423              		.thumb
 1424              		.thumb_func
 1426              	usart_smartcard_mode_nack_enable:
 1427              	.LVL94:
 1428              	.LFB150:
 627:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 628:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*!
 629:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \brief    enable NACK in smartcard mode
 630:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)
 631:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[out] none
 632:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \retval     none
 633:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
 634:lib/GD32F4xx/Source/gd32f4xx_usart.c **** void usart_smartcard_mode_nack_enable(uint32_t usart_periph)
 635:lib/GD32F4xx/Source/gd32f4xx_usart.c **** {
 1429              		.loc 1 635 1 is_stmt 1 view -0
 1430              		.cfi_startproc
 1431              		@ args = 0, pretend = 0, frame = 0
 1432              		@ frame_needed = 0, uses_anonymous_args = 0
 1433              		@ link register save eliminated.
 636:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_CTL2(usart_periph) |= USART_CTL2_NKEN;
 1434              		.loc 1 636 5 view .LVU303
 1435              		.loc 1 636 30 is_stmt 0 view .LVU304
 1436 0000 4369     		ldr	r3, [r0, #20]
 1437 0002 43F01003 		orr	r3, r3, #16
 1438 0006 4361     		str	r3, [r0, #20]
 637:lib/GD32F4xx/Source/gd32f4xx_usart.c **** }
 1439              		.loc 1 637 1 view .LVU305
 1440 0008 7047     		bx	lr
 1441              		.cfi_endproc
 1442              	.LFE150:
 1444 000a 00BF     		.section	.text.usart_smartcard_mode_nack_disable,"ax",%progbits
 1445              		.align	1
 1446              		.p2align 2,,3
 1447              		.global	usart_smartcard_mode_nack_disable
 1448              		.syntax unified
 1449              		.thumb
 1450              		.thumb_func
 1452              	usart_smartcard_mode_nack_disable:
 1453              	.LVL95:
 1454              	.LFB151:
 638:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 639:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*!
 640:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \brief    disable NACK in smartcard mode
 641:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)
 642:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[out] none
 643:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \retval     none
 644:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
 645:lib/GD32F4xx/Source/gd32f4xx_usart.c **** void usart_smartcard_mode_nack_disable(uint32_t usart_periph)
 646:lib/GD32F4xx/Source/gd32f4xx_usart.c **** {
 1455              		.loc 1 646 1 is_stmt 1 view -0
 1456              		.cfi_startproc
 1457              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 38


 1458              		@ frame_needed = 0, uses_anonymous_args = 0
 1459              		@ link register save eliminated.
 647:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_NKEN);
 1460              		.loc 1 647 5 view .LVU307
 1461              		.loc 1 647 30 is_stmt 0 view .LVU308
 1462 0000 4369     		ldr	r3, [r0, #20]
 1463 0002 23F01003 		bic	r3, r3, #16
 1464 0006 4361     		str	r3, [r0, #20]
 648:lib/GD32F4xx/Source/gd32f4xx_usart.c **** }
 1465              		.loc 1 648 1 view .LVU309
 1466 0008 7047     		bx	lr
 1467              		.cfi_endproc
 1468              	.LFE151:
 1470 000a 00BF     		.section	.text.usart_smartcard_autoretry_config,"ax",%progbits
 1471              		.align	1
 1472              		.p2align 2,,3
 1473              		.global	usart_smartcard_autoretry_config
 1474              		.syntax unified
 1475              		.thumb
 1476              		.thumb_func
 1478              	usart_smartcard_autoretry_config:
 1479              	.LVL96:
 1480              	.LFB152:
 649:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 650:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*!
 651:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \brief    configure smartcard auto-retry number
 652:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)
 653:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  scrtnum: smartcard auto-retry number
 654:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[out] none
 655:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \retval     none
 656:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
 657:lib/GD32F4xx/Source/gd32f4xx_usart.c **** void usart_smartcard_autoretry_config(uint32_t usart_periph, uint32_t scrtnum)
 658:lib/GD32F4xx/Source/gd32f4xx_usart.c **** {
 1481              		.loc 1 658 1 is_stmt 1 view -0
 1482              		.cfi_startproc
 1483              		@ args = 0, pretend = 0, frame = 0
 1484              		@ frame_needed = 0, uses_anonymous_args = 0
 1485              		@ link register save eliminated.
 659:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_CTL3(usart_periph) &= ~(USART_CTL3_SCRTNUM);
 1486              		.loc 1 659 5 view .LVU311
 1487              		.loc 1 659 30 is_stmt 0 view .LVU312
 1488 0000 D0F88030 		ldr	r3, [r0, #128]
 1489 0004 23F00E03 		bic	r3, r3, #14
 1490 0008 C0F88030 		str	r3, [r0, #128]
 660:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_CTL3(usart_periph) |= (USART_CTL3_SCRTNUM & ((scrtnum) << CTL3_SCRTNUM_OFFSET));
 1491              		.loc 1 660 5 is_stmt 1 view .LVU313
 1492              		.loc 1 660 30 is_stmt 0 view .LVU314
 1493 000c D0F88030 		ldr	r3, [r0, #128]
 1494              		.loc 1 660 66 view .LVU315
 1495 0010 4900     		lsls	r1, r1, #1
 1496              	.LVL97:
 1497              		.loc 1 660 53 view .LVU316
 1498 0012 01F00E01 		and	r1, r1, #14
 1499              		.loc 1 660 30 view .LVU317
 1500 0016 1943     		orrs	r1, r1, r3
 1501 0018 C0F88010 		str	r1, [r0, #128]
 661:lib/GD32F4xx/Source/gd32f4xx_usart.c **** }
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 39


 1502              		.loc 1 661 1 view .LVU318
 1503 001c 7047     		bx	lr
 1504              		.cfi_endproc
 1505              	.LFE152:
 1507 001e 00BF     		.section	.text.usart_block_length_config,"ax",%progbits
 1508              		.align	1
 1509              		.p2align 2,,3
 1510              		.global	usart_block_length_config
 1511              		.syntax unified
 1512              		.thumb
 1513              		.thumb_func
 1515              	usart_block_length_config:
 1516              	.LVL98:
 1517              	.LFB153:
 662:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 663:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*!
 664:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \brief    configure block length in Smartcard T=1 reception
 665:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)
 666:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  bl: block length
 667:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[out] none
 668:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \retval     none
 669:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
 670:lib/GD32F4xx/Source/gd32f4xx_usart.c **** void usart_block_length_config(uint32_t usart_periph, uint32_t bl)
 671:lib/GD32F4xx/Source/gd32f4xx_usart.c **** {
 1518              		.loc 1 671 1 is_stmt 1 view -0
 1519              		.cfi_startproc
 1520              		@ args = 0, pretend = 0, frame = 0
 1521              		@ frame_needed = 0, uses_anonymous_args = 0
 1522              		@ link register save eliminated.
 672:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_RT(usart_periph) &= ~(USART_RT_BL);
 1523              		.loc 1 672 5 view .LVU320
 1524              		.loc 1 672 28 is_stmt 0 view .LVU321
 1525 0000 D0F88420 		ldr	r2, [r0, #132]
 1526 0004 22F07F42 		bic	r2, r2, #-16777216
 1527 0008 C0F88420 		str	r2, [r0, #132]
 673:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_RT(usart_periph) |= (USART_RT_BL & ((bl) << RT_BL_OFFSET));
 1528              		.loc 1 673 5 is_stmt 1 view .LVU322
 1529              		.loc 1 673 28 is_stmt 0 view .LVU323
 1530 000c D0F88430 		ldr	r3, [r0, #132]
 1531 0010 43EA0163 		orr	r3, r3, r1, lsl #24
 1532 0014 C0F88430 		str	r3, [r0, #132]
 674:lib/GD32F4xx/Source/gd32f4xx_usart.c **** }
 1533              		.loc 1 674 1 view .LVU324
 1534 0018 7047     		bx	lr
 1535              		.cfi_endproc
 1536              	.LFE153:
 1538 001a 00BF     		.section	.text.usart_irda_mode_enable,"ax",%progbits
 1539              		.align	1
 1540              		.p2align 2,,3
 1541              		.global	usart_irda_mode_enable
 1542              		.syntax unified
 1543              		.thumb
 1544              		.thumb_func
 1546              	usart_irda_mode_enable:
 1547              	.LVL99:
 1548              	.LFB154:
 675:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 40


 676:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*!
 677:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \brief    enable IrDA mode
 678:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 679:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[out] none
 680:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \retval     none
 681:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
 682:lib/GD32F4xx/Source/gd32f4xx_usart.c **** void usart_irda_mode_enable(uint32_t usart_periph)
 683:lib/GD32F4xx/Source/gd32f4xx_usart.c **** {
 1549              		.loc 1 683 1 is_stmt 1 view -0
 1550              		.cfi_startproc
 1551              		@ args = 0, pretend = 0, frame = 0
 1552              		@ frame_needed = 0, uses_anonymous_args = 0
 1553              		@ link register save eliminated.
 684:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_CTL2(usart_periph) |= USART_CTL2_IREN;
 1554              		.loc 1 684 5 view .LVU326
 1555              		.loc 1 684 30 is_stmt 0 view .LVU327
 1556 0000 4369     		ldr	r3, [r0, #20]
 1557 0002 43F00203 		orr	r3, r3, #2
 1558 0006 4361     		str	r3, [r0, #20]
 685:lib/GD32F4xx/Source/gd32f4xx_usart.c **** }
 1559              		.loc 1 685 1 view .LVU328
 1560 0008 7047     		bx	lr
 1561              		.cfi_endproc
 1562              	.LFE154:
 1564 000a 00BF     		.section	.text.usart_irda_mode_disable,"ax",%progbits
 1565              		.align	1
 1566              		.p2align 2,,3
 1567              		.global	usart_irda_mode_disable
 1568              		.syntax unified
 1569              		.thumb
 1570              		.thumb_func
 1572              	usart_irda_mode_disable:
 1573              	.LVL100:
 1574              	.LFB155:
 686:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 687:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*!
 688:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \brief    disable IrDA mode
 689:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 690:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[out] none
 691:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \retval     none
 692:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
 693:lib/GD32F4xx/Source/gd32f4xx_usart.c **** void usart_irda_mode_disable(uint32_t usart_periph)
 694:lib/GD32F4xx/Source/gd32f4xx_usart.c **** {
 1575              		.loc 1 694 1 is_stmt 1 view -0
 1576              		.cfi_startproc
 1577              		@ args = 0, pretend = 0, frame = 0
 1578              		@ frame_needed = 0, uses_anonymous_args = 0
 1579              		@ link register save eliminated.
 695:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_IREN);
 1580              		.loc 1 695 5 view .LVU330
 1581              		.loc 1 695 30 is_stmt 0 view .LVU331
 1582 0000 4369     		ldr	r3, [r0, #20]
 1583 0002 23F00203 		bic	r3, r3, #2
 1584 0006 4361     		str	r3, [r0, #20]
 696:lib/GD32F4xx/Source/gd32f4xx_usart.c **** }
 1585              		.loc 1 696 1 view .LVU332
 1586 0008 7047     		bx	lr
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 41


 1587              		.cfi_endproc
 1588              	.LFE155:
 1590 000a 00BF     		.section	.text.usart_prescaler_config,"ax",%progbits
 1591              		.align	1
 1592              		.p2align 2,,3
 1593              		.global	usart_prescaler_config
 1594              		.syntax unified
 1595              		.thumb
 1596              		.thumb_func
 1598              	usart_prescaler_config:
 1599              	.LVL101:
 1600              	.LFB156:
 697:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 698:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*!
 699:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \brief    configure the peripheral clock prescaler in USART IrDA low-power mode
 700:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 701:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  psc: 0-0xFF
 702:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[out] none
 703:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \retval     none
 704:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
 705:lib/GD32F4xx/Source/gd32f4xx_usart.c **** void usart_prescaler_config(uint32_t usart_periph, uint8_t psc)
 706:lib/GD32F4xx/Source/gd32f4xx_usart.c **** {
 1601              		.loc 1 706 1 is_stmt 1 view -0
 1602              		.cfi_startproc
 1603              		@ args = 0, pretend = 0, frame = 0
 1604              		@ frame_needed = 0, uses_anonymous_args = 0
 1605              		@ link register save eliminated.
 707:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_GP(usart_periph) &= ~(USART_GP_PSC);
 1606              		.loc 1 707 5 view .LVU334
 1607              		.loc 1 707 28 is_stmt 0 view .LVU335
 1608 0000 8369     		ldr	r3, [r0, #24]
 1609 0002 23F0FF03 		bic	r3, r3, #255
 1610 0006 8361     		str	r3, [r0, #24]
 708:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_GP(usart_periph) |= psc;
 1611              		.loc 1 708 5 is_stmt 1 view .LVU336
 1612              		.loc 1 708 28 is_stmt 0 view .LVU337
 1613 0008 8369     		ldr	r3, [r0, #24]
 1614 000a 1943     		orrs	r1, r1, r3
 1615              	.LVL102:
 1616              		.loc 1 708 28 view .LVU338
 1617 000c 8161     		str	r1, [r0, #24]
 709:lib/GD32F4xx/Source/gd32f4xx_usart.c **** }
 1618              		.loc 1 709 1 view .LVU339
 1619 000e 7047     		bx	lr
 1620              		.cfi_endproc
 1621              	.LFE156:
 1623              		.section	.text.usart_irda_lowpower_config,"ax",%progbits
 1624              		.align	1
 1625              		.p2align 2,,3
 1626              		.global	usart_irda_lowpower_config
 1627              		.syntax unified
 1628              		.thumb
 1629              		.thumb_func
 1631              	usart_irda_lowpower_config:
 1632              	.LVL103:
 1633              	.LFB157:
 710:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 42


 711:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*!
 712:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \brief    configure IrDA low-power
 713:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 714:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  irlp: IrDA low-power or normal
 715:lib/GD32F4xx/Source/gd32f4xx_usart.c ****                 only one parameter can be selected which is shown as below:
 716:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_IRLP_LOW: low-power
 717:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_IRLP_NORMAL: normal
 718:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[out] none
 719:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \retval     none
 720:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
 721:lib/GD32F4xx/Source/gd32f4xx_usart.c **** void usart_irda_lowpower_config(uint32_t usart_periph, uint32_t irlp)
 722:lib/GD32F4xx/Source/gd32f4xx_usart.c **** {
 1634              		.loc 1 722 1 is_stmt 1 view -0
 1635              		.cfi_startproc
 1636              		@ args = 0, pretend = 0, frame = 0
 1637              		@ frame_needed = 0, uses_anonymous_args = 0
 1638              		@ link register save eliminated.
 723:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_IRLP);
 1639              		.loc 1 723 5 view .LVU341
 1640              		.loc 1 723 30 is_stmt 0 view .LVU342
 1641 0000 4369     		ldr	r3, [r0, #20]
 1642 0002 23F00403 		bic	r3, r3, #4
 1643 0006 4361     		str	r3, [r0, #20]
 724:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_CTL2(usart_periph) |= (USART_CTL2_IRLP & irlp);
 1644              		.loc 1 724 5 is_stmt 1 view .LVU343
 1645              		.loc 1 724 30 is_stmt 0 view .LVU344
 1646 0008 4369     		ldr	r3, [r0, #20]
 1647              		.loc 1 724 50 view .LVU345
 1648 000a 01F00401 		and	r1, r1, #4
 1649              	.LVL104:
 1650              		.loc 1 724 30 view .LVU346
 1651 000e 1943     		orrs	r1, r1, r3
 1652 0010 4161     		str	r1, [r0, #20]
 725:lib/GD32F4xx/Source/gd32f4xx_usart.c **** }
 1653              		.loc 1 725 1 view .LVU347
 1654 0012 7047     		bx	lr
 1655              		.cfi_endproc
 1656              	.LFE157:
 1658              		.section	.text.usart_hardware_flow_rts_config,"ax",%progbits
 1659              		.align	1
 1660              		.p2align 2,,3
 1661              		.global	usart_hardware_flow_rts_config
 1662              		.syntax unified
 1663              		.thumb
 1664              		.thumb_func
 1666              	usart_hardware_flow_rts_config:
 1667              	.LVL105:
 1668              	.LFB158:
 726:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 727:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*!
 728:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \brief    configure hardware flow control RTS
 729:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)
 730:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  rtsconfig: enable or disable RTS
 731:lib/GD32F4xx/Source/gd32f4xx_usart.c ****                 only one parameter can be selected which is shown as below:
 732:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_RTS_ENABLE:  enable RTS
 733:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_RTS_DISABLE: disable RTS
 734:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[out] none
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 43


 735:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \retval     none
 736:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
 737:lib/GD32F4xx/Source/gd32f4xx_usart.c **** void usart_hardware_flow_rts_config(uint32_t usart_periph, uint32_t rtsconfig)
 738:lib/GD32F4xx/Source/gd32f4xx_usart.c **** {
 1669              		.loc 1 738 1 is_stmt 1 view -0
 1670              		.cfi_startproc
 1671              		@ args = 0, pretend = 0, frame = 0
 1672              		@ frame_needed = 0, uses_anonymous_args = 0
 1673              		@ link register save eliminated.
 739:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     uint32_t ctl = 0U;
 1674              		.loc 1 739 5 view .LVU349
 740:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 741:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     ctl = USART_CTL2(usart_periph);
 1675              		.loc 1 741 5 view .LVU350
 1676              		.loc 1 741 9 is_stmt 0 view .LVU351
 1677 0000 4369     		ldr	r3, [r0, #20]
 1678              	.LVL106:
 742:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     ctl &= ~USART_CTL2_RTSEN;
 1679              		.loc 1 742 5 is_stmt 1 view .LVU352
 1680              		.loc 1 742 9 is_stmt 0 view .LVU353
 1681 0002 23F48073 		bic	r3, r3, #256
 1682              	.LVL107:
 743:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     ctl |= rtsconfig;
 1683              		.loc 1 743 5 is_stmt 1 view .LVU354
 1684              		.loc 1 743 9 is_stmt 0 view .LVU355
 1685 0006 0B43     		orrs	r3, r3, r1
 1686              	.LVL108:
 744:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     /* configure RTS */
 745:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_CTL2(usart_periph) = ctl;
 1687              		.loc 1 745 5 is_stmt 1 view .LVU356
 1688              		.loc 1 745 30 is_stmt 0 view .LVU357
 1689 0008 4361     		str	r3, [r0, #20]
 746:lib/GD32F4xx/Source/gd32f4xx_usart.c **** }
 1690              		.loc 1 746 1 view .LVU358
 1691 000a 7047     		bx	lr
 1692              		.cfi_endproc
 1693              	.LFE158:
 1695              		.section	.text.usart_hardware_flow_cts_config,"ax",%progbits
 1696              		.align	1
 1697              		.p2align 2,,3
 1698              		.global	usart_hardware_flow_cts_config
 1699              		.syntax unified
 1700              		.thumb
 1701              		.thumb_func
 1703              	usart_hardware_flow_cts_config:
 1704              	.LVL109:
 1705              	.LFB159:
 747:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 748:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*!
 749:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \brief    configure hardware flow control CTS
 750:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)
 751:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  ctsconfig: enable or disable CTS
 752:lib/GD32F4xx/Source/gd32f4xx_usart.c ****                 only one parameter can be selected which is shown as below:
 753:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_CTS_ENABLE:  enable CTS
 754:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_CTS_DISABLE: disable CTS
 755:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[out] none
 756:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \retval     none
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 44


 757:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
 758:lib/GD32F4xx/Source/gd32f4xx_usart.c **** void usart_hardware_flow_cts_config(uint32_t usart_periph, uint32_t ctsconfig)
 759:lib/GD32F4xx/Source/gd32f4xx_usart.c **** {
 1706              		.loc 1 759 1 is_stmt 1 view -0
 1707              		.cfi_startproc
 1708              		@ args = 0, pretend = 0, frame = 0
 1709              		@ frame_needed = 0, uses_anonymous_args = 0
 1710              		@ link register save eliminated.
 760:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     uint32_t ctl = 0U;
 1711              		.loc 1 760 5 view .LVU360
 761:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 762:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     ctl = USART_CTL2(usart_periph);
 1712              		.loc 1 762 5 view .LVU361
 1713              		.loc 1 762 9 is_stmt 0 view .LVU362
 1714 0000 4369     		ldr	r3, [r0, #20]
 1715              	.LVL110:
 763:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     ctl &= ~USART_CTL2_CTSEN;
 1716              		.loc 1 763 5 is_stmt 1 view .LVU363
 1717              		.loc 1 763 9 is_stmt 0 view .LVU364
 1718 0002 23F40073 		bic	r3, r3, #512
 1719              	.LVL111:
 764:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     ctl |= ctsconfig;
 1720              		.loc 1 764 5 is_stmt 1 view .LVU365
 1721              		.loc 1 764 9 is_stmt 0 view .LVU366
 1722 0006 0B43     		orrs	r3, r3, r1
 1723              	.LVL112:
 765:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     /* configure CTS */
 766:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_CTL2(usart_periph) = ctl;
 1724              		.loc 1 766 5 is_stmt 1 view .LVU367
 1725              		.loc 1 766 30 is_stmt 0 view .LVU368
 1726 0008 4361     		str	r3, [r0, #20]
 767:lib/GD32F4xx/Source/gd32f4xx_usart.c **** }
 1727              		.loc 1 767 1 view .LVU369
 1728 000a 7047     		bx	lr
 1729              		.cfi_endproc
 1730              	.LFE159:
 1732              		.section	.text.usart_break_frame_coherence_config,"ax",%progbits
 1733              		.align	1
 1734              		.p2align 2,,3
 1735              		.global	usart_break_frame_coherence_config
 1736              		.syntax unified
 1737              		.thumb
 1738              		.thumb_func
 1740              	usart_break_frame_coherence_config:
 1741              	.LVL113:
 1742              	.LFB160:
 768:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 769:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*!
 770:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \brief    configure break frame coherence mode
 771:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)
 772:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  bcm:
 773:lib/GD32F4xx/Source/gd32f4xx_usart.c ****                 only one parameter can be selected which is shown as below:
 774:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_BCM_NONE: no parity error is detected
 775:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_BCM_EN:   parity error is detected
 776:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[out] none
 777:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \retval     none
 778:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 45


 779:lib/GD32F4xx/Source/gd32f4xx_usart.c **** void usart_break_frame_coherence_config(uint32_t usart_periph, uint32_t bcm)
 780:lib/GD32F4xx/Source/gd32f4xx_usart.c **** {
 1743              		.loc 1 780 1 is_stmt 1 view -0
 1744              		.cfi_startproc
 1745              		@ args = 0, pretend = 0, frame = 0
 1746              		@ frame_needed = 0, uses_anonymous_args = 0
 1747              		@ link register save eliminated.
 781:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_CHC(usart_periph) &= ~(USART_CHC_BCM);
 1748              		.loc 1 781 5 view .LVU371
 1749              		.loc 1 781 29 is_stmt 0 view .LVU372
 1750 0000 D0F8C030 		ldr	r3, [r0, #192]
 1751 0004 23F00403 		bic	r3, r3, #4
 1752 0008 C0F8C030 		str	r3, [r0, #192]
 782:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_CHC(usart_periph) |= (USART_CHC_BCM & bcm);
 1753              		.loc 1 782 5 is_stmt 1 view .LVU373
 1754              		.loc 1 782 29 is_stmt 0 view .LVU374
 1755 000c D0F8C030 		ldr	r3, [r0, #192]
 1756              		.loc 1 782 47 view .LVU375
 1757 0010 01F00401 		and	r1, r1, #4
 1758              	.LVL114:
 1759              		.loc 1 782 29 view .LVU376
 1760 0014 1943     		orrs	r1, r1, r3
 1761 0016 C0F8C010 		str	r1, [r0, #192]
 783:lib/GD32F4xx/Source/gd32f4xx_usart.c **** }
 1762              		.loc 1 783 1 view .LVU377
 1763 001a 7047     		bx	lr
 1764              		.cfi_endproc
 1765              	.LFE160:
 1767              		.section	.text.usart_parity_check_coherence_config,"ax",%progbits
 1768              		.align	1
 1769              		.p2align 2,,3
 1770              		.global	usart_parity_check_coherence_config
 1771              		.syntax unified
 1772              		.thumb
 1773              		.thumb_func
 1775              	usart_parity_check_coherence_config:
 1776              	.LVL115:
 1777              	.LFB161:
 784:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 785:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*!
 786:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \brief    configure parity check coherence mode
 787:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 788:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  pcm:
 789:lib/GD32F4xx/Source/gd32f4xx_usart.c ****                 only one parameter can be selected which is shown as below:
 790:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_PCM_NONE: not check parity
 791:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_PCM_EN:   check the parity
 792:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[out] none
 793:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \retval     none
 794:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
 795:lib/GD32F4xx/Source/gd32f4xx_usart.c **** void usart_parity_check_coherence_config(uint32_t usart_periph, uint32_t pcm)
 796:lib/GD32F4xx/Source/gd32f4xx_usart.c **** {
 1778              		.loc 1 796 1 is_stmt 1 view -0
 1779              		.cfi_startproc
 1780              		@ args = 0, pretend = 0, frame = 0
 1781              		@ frame_needed = 0, uses_anonymous_args = 0
 1782              		@ link register save eliminated.
 797:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_CHC(usart_periph) &= ~(USART_CHC_PCM);
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 46


 1783              		.loc 1 797 5 view .LVU379
 1784              		.loc 1 797 29 is_stmt 0 view .LVU380
 1785 0000 D0F8C030 		ldr	r3, [r0, #192]
 1786 0004 23F00203 		bic	r3, r3, #2
 1787 0008 C0F8C030 		str	r3, [r0, #192]
 798:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_CHC(usart_periph) |= (USART_CHC_PCM & pcm);
 1788              		.loc 1 798 5 is_stmt 1 view .LVU381
 1789              		.loc 1 798 29 is_stmt 0 view .LVU382
 1790 000c D0F8C030 		ldr	r3, [r0, #192]
 1791              		.loc 1 798 47 view .LVU383
 1792 0010 01F00201 		and	r1, r1, #2
 1793              	.LVL116:
 1794              		.loc 1 798 29 view .LVU384
 1795 0014 1943     		orrs	r1, r1, r3
 1796 0016 C0F8C010 		str	r1, [r0, #192]
 799:lib/GD32F4xx/Source/gd32f4xx_usart.c **** }
 1797              		.loc 1 799 1 view .LVU385
 1798 001a 7047     		bx	lr
 1799              		.cfi_endproc
 1800              	.LFE161:
 1802              		.section	.text.usart_hardware_flow_coherence_config,"ax",%progbits
 1803              		.align	1
 1804              		.p2align 2,,3
 1805              		.global	usart_hardware_flow_coherence_config
 1806              		.syntax unified
 1807              		.thumb
 1808              		.thumb_func
 1810              	usart_hardware_flow_coherence_config:
 1811              	.LVL117:
 1812              	.LFB162:
 800:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 801:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*!
 802:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \brief    configure hardware flow control coherence mode
 803:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)
 804:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  hcm:
 805:lib/GD32F4xx/Source/gd32f4xx_usart.c ****                 only one parameter can be selected which is shown as below:
 806:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_HCM_NONE: nRTS signal equals to the rxne status register
 807:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_HCM_EN:   nRTS signal is set when the last data bit has been sampled
 808:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[out] none
 809:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \retval     none
 810:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
 811:lib/GD32F4xx/Source/gd32f4xx_usart.c **** void usart_hardware_flow_coherence_config(uint32_t usart_periph, uint32_t hcm)
 812:lib/GD32F4xx/Source/gd32f4xx_usart.c **** {
 1813              		.loc 1 812 1 is_stmt 1 view -0
 1814              		.cfi_startproc
 1815              		@ args = 0, pretend = 0, frame = 0
 1816              		@ frame_needed = 0, uses_anonymous_args = 0
 1817              		@ link register save eliminated.
 813:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_CHC(usart_periph) &= ~(USART_CHC_HCM);
 1818              		.loc 1 813 5 view .LVU387
 1819              		.loc 1 813 29 is_stmt 0 view .LVU388
 1820 0000 D0F8C030 		ldr	r3, [r0, #192]
 1821 0004 23F00103 		bic	r3, r3, #1
 1822 0008 C0F8C030 		str	r3, [r0, #192]
 814:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_CHC(usart_periph) |= (USART_CHC_HCM & hcm);
 1823              		.loc 1 814 5 is_stmt 1 view .LVU389
 1824              		.loc 1 814 29 is_stmt 0 view .LVU390
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 47


 1825 000c D0F8C030 		ldr	r3, [r0, #192]
 1826              		.loc 1 814 47 view .LVU391
 1827 0010 01F00101 		and	r1, r1, #1
 1828              	.LVL118:
 1829              		.loc 1 814 29 view .LVU392
 1830 0014 1943     		orrs	r1, r1, r3
 1831 0016 C0F8C010 		str	r1, [r0, #192]
 815:lib/GD32F4xx/Source/gd32f4xx_usart.c **** }
 1832              		.loc 1 815 1 view .LVU393
 1833 001a 7047     		bx	lr
 1834              		.cfi_endproc
 1835              	.LFE162:
 1837              		.section	.text.usart_dma_receive_config,"ax",%progbits
 1838              		.align	1
 1839              		.p2align 2,,3
 1840              		.global	usart_dma_receive_config
 1841              		.syntax unified
 1842              		.thumb
 1843              		.thumb_func
 1845              	usart_dma_receive_config:
 1846              	.LVL119:
 1847              	.LFB163:
 816:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 817:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*!
 818:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \brief    configure USART DMA reception
 819:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 820:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  dmacmd: enable or disable DMA for reception
 821:lib/GD32F4xx/Source/gd32f4xx_usart.c ****                 only one parameter can be selected which is shown as below:
 822:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_DENR_ENABLE:  DMA enable for reception
 823:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_DENR_DISABLE: DMA disable for reception
 824:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[out] none
 825:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \retval     none
 826:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
 827:lib/GD32F4xx/Source/gd32f4xx_usart.c **** void usart_dma_receive_config(uint32_t usart_periph, uint32_t dmacmd)
 828:lib/GD32F4xx/Source/gd32f4xx_usart.c **** {
 1848              		.loc 1 828 1 is_stmt 1 view -0
 1849              		.cfi_startproc
 1850              		@ args = 0, pretend = 0, frame = 0
 1851              		@ frame_needed = 0, uses_anonymous_args = 0
 1852              		@ link register save eliminated.
 829:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     uint32_t ctl = 0U;
 1853              		.loc 1 829 5 view .LVU395
 830:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 831:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     ctl = USART_CTL2(usart_periph);
 1854              		.loc 1 831 5 view .LVU396
 1855              		.loc 1 831 9 is_stmt 0 view .LVU397
 1856 0000 4369     		ldr	r3, [r0, #20]
 1857              	.LVL120:
 832:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     ctl &= ~USART_CTL2_DENR;
 1858              		.loc 1 832 5 is_stmt 1 view .LVU398
 1859              		.loc 1 832 9 is_stmt 0 view .LVU399
 1860 0002 23F04003 		bic	r3, r3, #64
 1861              	.LVL121:
 833:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     ctl |= dmacmd;
 1862              		.loc 1 833 5 is_stmt 1 view .LVU400
 1863              		.loc 1 833 9 is_stmt 0 view .LVU401
 1864 0006 0B43     		orrs	r3, r3, r1
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 48


 1865              	.LVL122:
 834:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     /* configure DMA reception */
 835:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_CTL2(usart_periph) = ctl;
 1866              		.loc 1 835 5 is_stmt 1 view .LVU402
 1867              		.loc 1 835 30 is_stmt 0 view .LVU403
 1868 0008 4361     		str	r3, [r0, #20]
 836:lib/GD32F4xx/Source/gd32f4xx_usart.c **** }
 1869              		.loc 1 836 1 view .LVU404
 1870 000a 7047     		bx	lr
 1871              		.cfi_endproc
 1872              	.LFE163:
 1874              		.section	.text.usart_dma_transmit_config,"ax",%progbits
 1875              		.align	1
 1876              		.p2align 2,,3
 1877              		.global	usart_dma_transmit_config
 1878              		.syntax unified
 1879              		.thumb
 1880              		.thumb_func
 1882              	usart_dma_transmit_config:
 1883              	.LVL123:
 1884              	.LFB164:
 837:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 838:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*!
 839:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \brief    configure USART DMA transmission
 840:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 841:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  dmacmd: enable or disable DMA for transmission
 842:lib/GD32F4xx/Source/gd32f4xx_usart.c ****                 only one parameter can be selected which is shown as below:
 843:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_DENT_ENABLE:  DMA enable for transmission
 844:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_DENT_DISABLE: DMA disable for transmission
 845:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[out] none
 846:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \retval     none
 847:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
 848:lib/GD32F4xx/Source/gd32f4xx_usart.c **** void usart_dma_transmit_config(uint32_t usart_periph, uint32_t dmacmd)
 849:lib/GD32F4xx/Source/gd32f4xx_usart.c **** {
 1885              		.loc 1 849 1 is_stmt 1 view -0
 1886              		.cfi_startproc
 1887              		@ args = 0, pretend = 0, frame = 0
 1888              		@ frame_needed = 0, uses_anonymous_args = 0
 1889              		@ link register save eliminated.
 850:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     uint32_t ctl = 0U;
 1890              		.loc 1 850 5 view .LVU406
 851:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 852:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     ctl = USART_CTL2(usart_periph);
 1891              		.loc 1 852 5 view .LVU407
 1892              		.loc 1 852 9 is_stmt 0 view .LVU408
 1893 0000 4369     		ldr	r3, [r0, #20]
 1894              	.LVL124:
 853:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     ctl &= ~USART_CTL2_DENT;
 1895              		.loc 1 853 5 is_stmt 1 view .LVU409
 1896              		.loc 1 853 9 is_stmt 0 view .LVU410
 1897 0002 23F08003 		bic	r3, r3, #128
 1898              	.LVL125:
 854:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     ctl |= dmacmd;
 1899              		.loc 1 854 5 is_stmt 1 view .LVU411
 1900              		.loc 1 854 9 is_stmt 0 view .LVU412
 1901 0006 0B43     		orrs	r3, r3, r1
 1902              	.LVL126:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 49


 855:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     /* configure DMA transmission */
 856:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_CTL2(usart_periph) = ctl;
 1903              		.loc 1 856 5 is_stmt 1 view .LVU413
 1904              		.loc 1 856 30 is_stmt 0 view .LVU414
 1905 0008 4361     		str	r3, [r0, #20]
 857:lib/GD32F4xx/Source/gd32f4xx_usart.c **** }
 1906              		.loc 1 857 1 view .LVU415
 1907 000a 7047     		bx	lr
 1908              		.cfi_endproc
 1909              	.LFE164:
 1911              		.section	.text.usart_flag_get,"ax",%progbits
 1912              		.align	1
 1913              		.p2align 2,,3
 1914              		.global	usart_flag_get
 1915              		.syntax unified
 1916              		.thumb
 1917              		.thumb_func
 1919              	usart_flag_get:
 1920              	.LVL127:
 1921              	.LFB165:
 858:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 859:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*!
 860:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \brief    get flag in STAT0/STAT1/CHC register
 861:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 862:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  flag: USART flags, refer to usart_flag_enum
 863:lib/GD32F4xx/Source/gd32f4xx_usart.c ****                 only one parameter can be selected which is shown as below:
 864:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_FLAG_CTS: CTS change flag
 865:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_FLAG_LBD: LIN break detected flag
 866:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_FLAG_TBE: transmit data buffer empty
 867:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_FLAG_TC: transmission complete
 868:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_FLAG_RBNE: read data buffer not empty
 869:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_FLAG_IDLE: IDLE frame detected flag
 870:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_FLAG_ORERR: overrun error
 871:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_FLAG_NERR: noise error flag
 872:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_FLAG_FERR: frame error flag
 873:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_FLAG_PERR: parity error flag
 874:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_FLAG_BSY: busy flag
 875:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_FLAG_EB: end of block flag
 876:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_FLAG_RT: receiver timeout flag
 877:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_FLAG_EPERR: early parity error flag
 878:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[out] none
 879:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \retval     FlagStatus: SET or RESET
 880:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
 881:lib/GD32F4xx/Source/gd32f4xx_usart.c **** FlagStatus usart_flag_get(uint32_t usart_periph, usart_flag_enum flag)
 882:lib/GD32F4xx/Source/gd32f4xx_usart.c **** {
 1922              		.loc 1 882 1 is_stmt 1 view -0
 1923              		.cfi_startproc
 1924              		@ args = 0, pretend = 0, frame = 0
 1925              		@ frame_needed = 0, uses_anonymous_args = 0
 1926              		@ link register save eliminated.
 883:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     if(RESET != (USART_REG_VAL(usart_periph, flag) & BIT(USART_BIT_POS(flag)))) {
 1927              		.loc 1 883 5 view .LVU417
 1928              		.loc 1 883 18 is_stmt 0 view .LVU418
 1929 0000 8B09     		lsrs	r3, r1, #6
 1930              		.loc 1 883 54 view .LVU419
 1931 0002 01F01F01 		and	r1, r1, #31
 1932              	.LVL128:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 50


 1933              		.loc 1 883 18 view .LVU420
 1934 0006 1858     		ldr	r0, [r3, r0]
 1935              	.LVL129:
 1936              		.loc 1 883 14 view .LVU421
 1937 0008 C840     		lsrs	r0, r0, r1
 884:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         return SET;
 885:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     } else {
 886:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         return RESET;
 887:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     }
 888:lib/GD32F4xx/Source/gd32f4xx_usart.c **** }
 1938              		.loc 1 888 1 view .LVU422
 1939 000a 00F00100 		and	r0, r0, #1
 1940 000e 7047     		bx	lr
 1941              		.cfi_endproc
 1942              	.LFE165:
 1944              		.section	.text.usart_flag_clear,"ax",%progbits
 1945              		.align	1
 1946              		.p2align 2,,3
 1947              		.global	usart_flag_clear
 1948              		.syntax unified
 1949              		.thumb
 1950              		.thumb_func
 1952              	usart_flag_clear:
 1953              	.LVL130:
 1954              	.LFB166:
 889:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 890:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*!
 891:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \brief    clear flag in STAT0/STAT1/CHC register
 892:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 893:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  flag: USART flags, refer to usart_flag_enum
 894:lib/GD32F4xx/Source/gd32f4xx_usart.c ****                 only one parameter can be selected which is shown as below:
 895:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_FLAG_CTS: CTS change flag
 896:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_FLAG_LBD: LIN break detected flag
 897:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_FLAG_TC: transmission complete
 898:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_FLAG_RBNE: read data buffer not empty
 899:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_FLAG_EB: end of block flag
 900:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_FLAG_RT: receiver timeout flag
 901:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_FLAG_EPERR: early parity error flag
 902:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[out] none
 903:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \retval     none
 904:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
 905:lib/GD32F4xx/Source/gd32f4xx_usart.c **** void usart_flag_clear(uint32_t usart_periph, usart_flag_enum flag)
 906:lib/GD32F4xx/Source/gd32f4xx_usart.c **** {
 1955              		.loc 1 906 1 is_stmt 1 view -0
 1956              		.cfi_startproc
 1957              		@ args = 0, pretend = 0, frame = 0
 1958              		@ frame_needed = 0, uses_anonymous_args = 0
 1959              		@ link register save eliminated.
 907:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_REG_VAL(usart_periph, flag) &= ~BIT(USART_BIT_POS(flag));
 1960              		.loc 1 907 5 view .LVU424
 1961              		.loc 1 907 39 is_stmt 0 view .LVU425
 1962 0000 4FEA911C 		lsr	ip, r1, #6
 1963              		.loc 1 907 43 view .LVU426
 1964 0004 0122     		movs	r2, #1
 1965              		.loc 1 907 39 view .LVU427
 1966 0006 5CF80030 		ldr	r3, [ip, r0]
 1967              		.loc 1 907 43 view .LVU428
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 51


 1968 000a 01F01F01 		and	r1, r1, #31
 1969              	.LVL131:
 1970              		.loc 1 907 43 view .LVU429
 1971 000e 02FA01F1 		lsl	r1, r2, r1
 1972              		.loc 1 907 39 view .LVU430
 1973 0012 23EA0101 		bic	r1, r3, r1
 1974 0016 4CF80010 		str	r1, [ip, r0]
 908:lib/GD32F4xx/Source/gd32f4xx_usart.c **** }
 1975              		.loc 1 908 1 view .LVU431
 1976 001a 7047     		bx	lr
 1977              		.cfi_endproc
 1978              	.LFE166:
 1980              		.section	.text.usart_interrupt_enable,"ax",%progbits
 1981              		.align	1
 1982              		.p2align 2,,3
 1983              		.global	usart_interrupt_enable
 1984              		.syntax unified
 1985              		.thumb
 1986              		.thumb_func
 1988              	usart_interrupt_enable:
 1989              	.LVL132:
 1990              	.LFB167:
 909:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 910:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*!
 911:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \brief    enable USART interrupt
 912:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 913:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  interrupt: USART interrupts, refer to usart_interrupt_enum
 914:lib/GD32F4xx/Source/gd32f4xx_usart.c ****                 only one parameter can be selected which is shown as below:
 915:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_INT_PERR: parity error interrupt
 916:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_INT_TBE: transmitter buffer empty interrupt
 917:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_INT_TC: transmission complete interrupt
 918:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_INT_RBNE: read data buffer not empty interrupt and overrun error interrupt
 919:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_INT_IDLE: IDLE line detected interrupt
 920:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_INT_LBD: LIN break detected interrupt
 921:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_INT_ERR: error interrupt
 922:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_INT_CTS: CTS interrupt
 923:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_INT_RT: interrupt enable bit of receive timeout event
 924:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_INT_EB: interrupt enable bit of end of block event
 925:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[out] none
 926:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \retval     none
 927:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
 928:lib/GD32F4xx/Source/gd32f4xx_usart.c **** void usart_interrupt_enable(uint32_t usart_periph, usart_interrupt_enum interrupt)
 929:lib/GD32F4xx/Source/gd32f4xx_usart.c **** {
 1991              		.loc 1 929 1 is_stmt 1 view -0
 1992              		.cfi_startproc
 1993              		@ args = 0, pretend = 0, frame = 0
 1994              		@ frame_needed = 0, uses_anonymous_args = 0
 1995              		@ link register save eliminated.
 930:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_REG_VAL(usart_periph, interrupt) |= BIT(USART_BIT_POS(interrupt));
 1996              		.loc 1 930 5 view .LVU433
 1997              		.loc 1 930 44 is_stmt 0 view .LVU434
 1998 0000 8A09     		lsrs	r2, r1, #6
 929:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_REG_VAL(usart_periph, interrupt) |= BIT(USART_BIT_POS(interrupt));
 1999              		.loc 1 929 1 view .LVU435
 2000 0002 10B4     		push	{r4}
 2001              	.LCFI19:
 2002              		.cfi_def_cfa_offset 4
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 52


 2003              		.cfi_offset 4, -4
 2004              		.loc 1 930 47 view .LVU436
 2005 0004 01F01F01 		and	r1, r1, #31
 2006              	.LVL133:
 2007              		.loc 1 930 44 view .LVU437
 2008 0008 1458     		ldr	r4, [r2, r0]
 2009              		.loc 1 930 47 view .LVU438
 2010 000a 0123     		movs	r3, #1
 2011 000c 03FA01F1 		lsl	r1, r3, r1
 2012              		.loc 1 930 44 view .LVU439
 2013 0010 2143     		orrs	r1, r1, r4
 2014 0012 1150     		str	r1, [r2, r0]
 931:lib/GD32F4xx/Source/gd32f4xx_usart.c **** }
 2015              		.loc 1 931 1 view .LVU440
 2016 0014 10BC     		pop	{r4}
 2017              	.LCFI20:
 2018              		.cfi_restore 4
 2019              		.cfi_def_cfa_offset 0
 2020 0016 7047     		bx	lr
 2021              		.cfi_endproc
 2022              	.LFE167:
 2024              		.section	.text.usart_interrupt_disable,"ax",%progbits
 2025              		.align	1
 2026              		.p2align 2,,3
 2027              		.global	usart_interrupt_disable
 2028              		.syntax unified
 2029              		.thumb
 2030              		.thumb_func
 2032              	usart_interrupt_disable:
 2033              	.LFB172:
 2034              		.cfi_startproc
 2035              		@ args = 0, pretend = 0, frame = 0
 2036              		@ frame_needed = 0, uses_anonymous_args = 0
 2037              		@ link register save eliminated.
 2038 0000 4FEA911C 		lsr	ip, r1, #6
 2039 0004 0122     		movs	r2, #1
 2040 0006 5CF80030 		ldr	r3, [ip, r0]
 2041 000a 01F01F01 		and	r1, r1, #31
 2042 000e 02FA01F1 		lsl	r1, r2, r1
 2043 0012 23EA0101 		bic	r1, r3, r1
 2044 0016 4CF80010 		str	r1, [ip, r0]
 2045 001a 7047     		bx	lr
 2046              		.cfi_endproc
 2047              	.LFE172:
 2049              		.section	.text.usart_interrupt_flag_get,"ax",%progbits
 2050              		.align	1
 2051              		.p2align 2,,3
 2052              		.global	usart_interrupt_flag_get
 2053              		.syntax unified
 2054              		.thumb
 2055              		.thumb_func
 2057              	usart_interrupt_flag_get:
 2058              	.LVL134:
 2059              	.LFB169:
 932:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 933:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*!
 934:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \brief    disable USART interrupt
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 53


 935:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 936:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  interrupt: USART interrupts, refer to usart_interrupt_enum
 937:lib/GD32F4xx/Source/gd32f4xx_usart.c ****                 only one parameter can be selected which is shown as below:
 938:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_INT_PERR: parity error interrupt
 939:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_INT_TBE: transmitter buffer empty interrupt
 940:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_INT_TC: transmission complete interrupt
 941:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_INT_RBNE: read data buffer not empty interrupt and overrun error interrupt
 942:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_INT_IDLE: IDLE line detected interrupt
 943:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_INT_LBD: LIN break detected interrupt
 944:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_INT_ERR: error interrupt
 945:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_INT_CTS: CTS interrupt
 946:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_INT_RT: interrupt enable bit of receive timeout event
 947:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_INT_EB: interrupt enable bit of end of block event
 948:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[out] none
 949:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \retval     none
 950:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
 951:lib/GD32F4xx/Source/gd32f4xx_usart.c **** void usart_interrupt_disable(uint32_t usart_periph, usart_interrupt_enum interrupt)
 952:lib/GD32F4xx/Source/gd32f4xx_usart.c **** {
 953:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_REG_VAL(usart_periph, interrupt) &= ~BIT(USART_BIT_POS(interrupt));
 954:lib/GD32F4xx/Source/gd32f4xx_usart.c **** }
 955:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 956:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*!
 957:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \brief    get USART interrupt and flag status
 958:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 959:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  int_flag: USART interrupt flags, refer to usart_interrupt_flag_enum
 960:lib/GD32F4xx/Source/gd32f4xx_usart.c ****                 only one parameter can be selected which is shown as below:
 961:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_INT_FLAG_PERR: parity error interrupt and flag
 962:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_INT_FLAG_TBE: transmitter buffer empty interrupt and flag
 963:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_INT_FLAG_TC: transmission complete interrupt and flag
 964:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_INT_FLAG_RBNE: read data buffer not empty interrupt and flag
 965:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_INT_FLAG_RBNE_ORERR: read data buffer not empty interrupt and overrun error
 966:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_INT_FLAG_IDLE: IDLE line detected interrupt and flag
 967:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_INT_FLAG_LBD: LIN break detected interrupt and flag
 968:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_INT_FLAG_CTS: CTS interrupt and flag
 969:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_INT_FLAG_ERR_ORERR: error interrupt and overrun error
 970:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_INT_FLAG_ERR_NERR: error interrupt and noise error flag
 971:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_INT_FLAG_ERR_FERR: error interrupt and frame error flag
 972:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_INT_FLAG_EB: interrupt enable bit of end of block event and flag
 973:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_INT_FLAG_RT: interrupt enable bit of receive timeout event and flag
 974:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[out] none
 975:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \retval     FlagStatus: SET or RESET
 976:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
 977:lib/GD32F4xx/Source/gd32f4xx_usart.c **** FlagStatus usart_interrupt_flag_get(uint32_t usart_periph, usart_interrupt_flag_enum int_flag)
 978:lib/GD32F4xx/Source/gd32f4xx_usart.c **** {
 2060              		.loc 1 978 1 is_stmt 1 view -0
 2061              		.cfi_startproc
 2062              		@ args = 0, pretend = 0, frame = 0
 2063              		@ frame_needed = 0, uses_anonymous_args = 0
 2064              		@ link register save eliminated.
 979:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     uint32_t intenable = 0U, flagstatus = 0U;
 2065              		.loc 1 979 5 view .LVU442
 980:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     /* get the interrupt enable bit status */
 981:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     intenable = (USART_REG_VAL(usart_periph, int_flag) & BIT(USART_BIT_POS(int_flag)));
 2066              		.loc 1 981 5 view .LVU443
 2067              		.loc 1 981 18 is_stmt 0 view .LVU444
 2068 0000 C1F38913 		ubfx	r3, r1, #6, #10
 982:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     /* get the corresponding flag bit status */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 54


 983:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     flagstatus = (USART_REG_VAL2(usart_periph, int_flag) & BIT(USART_BIT_POS2(int_flag)));
 2069              		.loc 1 983 19 view .LVU445
 2070 0004 8A0D     		lsrs	r2, r1, #22
 978:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     uint32_t intenable = 0U, flagstatus = 0U;
 2071              		.loc 1 978 1 view .LVU446
 2072 0006 30B4     		push	{r4, r5}
 2073              	.LCFI21:
 2074              		.cfi_def_cfa_offset 8
 2075              		.cfi_offset 4, -8
 2076              		.cfi_offset 5, -4
 981:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     /* get the corresponding flag bit status */
 2077              		.loc 1 981 18 view .LVU447
 2078 0008 1D58     		ldr	r5, [r3, r0]
 2079              	.LVL135:
 2080              		.loc 1 983 5 is_stmt 1 view .LVU448
 2081              		.loc 1 983 19 is_stmt 0 view .LVU449
 2082 000a 1458     		ldr	r4, [r2, r0]
 2083              	.LVL136:
 984:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 985:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     if((0U != flagstatus) && (0U != intenable)) {
 2084              		.loc 1 985 5 is_stmt 1 view .LVU450
 983:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 2085              		.loc 1 983 60 is_stmt 0 view .LVU451
 2086 000c C1F30443 		ubfx	r3, r1, #16, #5
 2087 0010 0122     		movs	r2, #1
 2088 0012 02FA03F0 		lsl	r0, r2, r3
 2089              	.LVL137:
 2090              		.loc 1 985 7 view .LVU452
 2091 0016 2040     		ands	r0, r0, r4
 2092 0018 07D0     		beq	.L95
 981:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     /* get the corresponding flag bit status */
 2093              		.loc 1 981 58 discriminator 1 view .LVU453
 2094 001a 01F01F01 		and	r1, r1, #31
 2095              	.LVL138:
 981:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     /* get the corresponding flag bit status */
 2096              		.loc 1 981 58 discriminator 1 view .LVU454
 2097 001e 02FA01F1 		lsl	r1, r2, r1
 2098              	.LVL139:
 2099              		.loc 1 985 27 discriminator 1 view .LVU455
 2100 0022 2942     		tst	r1, r5
 986:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         return SET;
 987:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     } else {
 988:lib/GD32F4xx/Source/gd32f4xx_usart.c ****         return RESET;
 2101              		.loc 1 988 16 discriminator 1 view .LVU456
 2102 0024 14BF     		ite	ne
 2103 0026 1046     		movne	r0, r2
 2104 0028 0020     		moveq	r0, #0
 2105              	.L95:
 989:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     }
 990:lib/GD32F4xx/Source/gd32f4xx_usart.c **** }
 2106              		.loc 1 990 1 view .LVU457
 2107 002a 30BC     		pop	{r4, r5}
 2108              	.LCFI22:
 2109              		.cfi_restore 5
 2110              		.cfi_restore 4
 2111              		.cfi_def_cfa_offset 0
 2112              	.LVL140:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 55


 2113              		.loc 1 990 1 view .LVU458
 2114 002c 7047     		bx	lr
 2115              		.cfi_endproc
 2116              	.LFE169:
 2118 002e 00BF     		.section	.text.usart_interrupt_flag_clear,"ax",%progbits
 2119              		.align	1
 2120              		.p2align 2,,3
 2121              		.global	usart_interrupt_flag_clear
 2122              		.syntax unified
 2123              		.thumb
 2124              		.thumb_func
 2126              	usart_interrupt_flag_clear:
 2127              	.LVL141:
 2128              	.LFB170:
 991:lib/GD32F4xx/Source/gd32f4xx_usart.c **** 
 992:lib/GD32F4xx/Source/gd32f4xx_usart.c **** /*!
 993:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \brief    clear USART interrupt flag in STAT0/STAT1 register
 994:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2,5)/UARTx(x=3,4,6,7)
 995:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[in]  int_flag: USART interrupt flags, refer to usart_interrupt_flag_enum
 996:lib/GD32F4xx/Source/gd32f4xx_usart.c ****                 only one parameter can be selected which is shown as below:
 997:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_INT_FLAG_CTS: CTS change flag
 998:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_INT_FLAG_LBD: LIN break detected flag
 999:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_INT_FLAG_TC: transmission complete
1000:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_INT_FLAG_RBNE: read data buffer not empty
1001:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_INT_FLAG_EB: end of block flag
1002:lib/GD32F4xx/Source/gd32f4xx_usart.c ****       \arg        USART_INT_FLAG_RT: receiver timeout flag
1003:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \param[out] none
1004:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     \retval     none
1005:lib/GD32F4xx/Source/gd32f4xx_usart.c **** */
1006:lib/GD32F4xx/Source/gd32f4xx_usart.c **** void usart_interrupt_flag_clear(uint32_t usart_periph, usart_interrupt_flag_enum int_flag)
1007:lib/GD32F4xx/Source/gd32f4xx_usart.c **** {
 2129              		.loc 1 1007 1 is_stmt 1 view -0
 2130              		.cfi_startproc
 2131              		@ args = 0, pretend = 0, frame = 0
 2132              		@ frame_needed = 0, uses_anonymous_args = 0
 2133              		@ link register save eliminated.
1008:lib/GD32F4xx/Source/gd32f4xx_usart.c ****     USART_REG_VAL2(usart_periph, int_flag) &= ~BIT(USART_BIT_POS2(int_flag));
 2134              		.loc 1 1008 5 view .LVU460
 2135              		.loc 1 1008 44 is_stmt 0 view .LVU461
 2136 0000 4FEA915C 		lsr	ip, r1, #22
 2137              		.loc 1 1008 48 view .LVU462
 2138 0004 0122     		movs	r2, #1
 2139              		.loc 1 1008 44 view .LVU463
 2140 0006 5CF80030 		ldr	r3, [ip, r0]
 2141              		.loc 1 1008 48 view .LVU464
 2142 000a C1F30441 		ubfx	r1, r1, #16, #5
 2143              	.LVL142:
 2144              		.loc 1 1008 48 view .LVU465
 2145 000e 02FA01F1 		lsl	r1, r2, r1
 2146              		.loc 1 1008 44 view .LVU466
 2147 0012 23EA0101 		bic	r1, r3, r1
 2148 0016 4CF80010 		str	r1, [ip, r0]
1009:lib/GD32F4xx/Source/gd32f4xx_usart.c **** }
 2149              		.loc 1 1009 1 view .LVU467
 2150 001a 7047     		bx	lr
 2151              		.cfi_endproc
 2152              	.LFE170:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 56


 2154              		.text
 2155              	.Letext0:
 2156              		.file 2 "/Applications/ARM/arm-none-eabi/include/machine/_default_types.h"
 2157              		.file 3 "/Applications/ARM/arm-none-eabi/include/sys/_stdint.h"
 2158              		.file 4 "lib/CMSIS/GD/GD32F4xx/Include/gd32f4xx.h"
 2159              		.file 5 "lib/GD32F4xx/Include/gd32f4xx_rcu.h"
 2160              		.file 6 "lib/GD32F4xx/Include/gd32f4xx_usart.h"
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 57


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f4xx_usart.c
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:18     .text.usart_deinit:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:25     .text.usart_deinit:0000000000000000 usart_deinit
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:240    .text.usart_deinit:00000000000000e4 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:247    .text.usart_baudrate_set:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:254    .text.usart_baudrate_set:0000000000000000 usart_baudrate_set
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:394    .text.usart_baudrate_set:0000000000000088 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:401    .text.usart_parity_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:408    .text.usart_parity_config:0000000000000000 usart_parity_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:432    .text.usart_word_length_set:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:439    .text.usart_word_length_set:0000000000000000 usart_word_length_set
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:463    .text.usart_stop_bit_set:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:470    .text.usart_stop_bit_set:0000000000000000 usart_stop_bit_set
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:494    .text.usart_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:501    .text.usart_enable:0000000000000000 usart_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:520    .text.usart_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:527    .text.usart_disable:0000000000000000 usart_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:546    .text.usart_transmit_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:553    .text.usart_transmit_config:0000000000000000 usart_transmit_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:583    .text.usart_receive_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:590    .text.usart_receive_config:0000000000000000 usart_receive_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:620    .text.usart_data_first_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:627    .text.usart_data_first_config:0000000000000000 usart_data_first_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:657    .text.usart_invert_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:664    .text.usart_invert_config:0000000000000000 usart_invert_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:677    .text.usart_invert_config:0000000000000008 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:683    .text.usart_invert_config:000000000000000e $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:738    .text.usart_oversample_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:745    .text.usart_oversample_config:0000000000000000 usart_oversample_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:769    .text.usart_sample_bit_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:776    .text.usart_sample_bit_config:0000000000000000 usart_sample_bit_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:800    .text.usart_receiver_timeout_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:807    .text.usart_receiver_timeout_enable:0000000000000000 usart_receiver_timeout_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:826    .text.usart_receiver_timeout_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:833    .text.usart_receiver_timeout_disable:0000000000000000 usart_receiver_timeout_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:852    .text.usart_receiver_timeout_threshold_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:859    .text.usart_receiver_timeout_threshold_config:0000000000000000 usart_receiver_timeout_threshold_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:883    .text.usart_data_transmit:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:890    .text.usart_data_transmit:0000000000000000 usart_data_transmit
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:910    .text.usart_data_receive:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:917    .text.usart_data_receive:0000000000000000 usart_data_receive
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:936    .text.usart_address_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:943    .text.usart_address_config:0000000000000000 usart_address_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:971    .text.usart_mute_mode_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:978    .text.usart_mute_mode_enable:0000000000000000 usart_mute_mode_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:997    .text.usart_mute_mode_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1004   .text.usart_mute_mode_disable:0000000000000000 usart_mute_mode_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1023   .text.usart_mute_mode_wakeup_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1030   .text.usart_mute_mode_wakeup_config:0000000000000000 usart_mute_mode_wakeup_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1054   .text.usart_lin_mode_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1061   .text.usart_lin_mode_enable:0000000000000000 usart_lin_mode_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1080   .text.usart_lin_mode_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1087   .text.usart_lin_mode_disable:0000000000000000 usart_lin_mode_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1106   .text.usart_lin_break_detection_length_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1113   .text.usart_lin_break_detection_length_config:0000000000000000 usart_lin_break_detection_length_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1141   .text.usart_send_break:0000000000000000 $t
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 58


/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1148   .text.usart_send_break:0000000000000000 usart_send_break
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1167   .text.usart_halfduplex_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1174   .text.usart_halfduplex_enable:0000000000000000 usart_halfduplex_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1193   .text.usart_halfduplex_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1200   .text.usart_halfduplex_disable:0000000000000000 usart_halfduplex_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1219   .text.usart_synchronous_clock_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1226   .text.usart_synchronous_clock_enable:0000000000000000 usart_synchronous_clock_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1245   .text.usart_synchronous_clock_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1252   .text.usart_synchronous_clock_disable:0000000000000000 usart_synchronous_clock_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1271   .text.usart_synchronous_clock_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1278   .text.usart_synchronous_clock_config:0000000000000000 usart_synchronous_clock_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1330   .text.usart_guard_time_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1337   .text.usart_guard_time_config:0000000000000000 usart_guard_time_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1367   .text.usart_smartcard_mode_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1374   .text.usart_smartcard_mode_enable:0000000000000000 usart_smartcard_mode_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1393   .text.usart_smartcard_mode_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1400   .text.usart_smartcard_mode_disable:0000000000000000 usart_smartcard_mode_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1419   .text.usart_smartcard_mode_nack_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1426   .text.usart_smartcard_mode_nack_enable:0000000000000000 usart_smartcard_mode_nack_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1445   .text.usart_smartcard_mode_nack_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1452   .text.usart_smartcard_mode_nack_disable:0000000000000000 usart_smartcard_mode_nack_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1471   .text.usart_smartcard_autoretry_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1478   .text.usart_smartcard_autoretry_config:0000000000000000 usart_smartcard_autoretry_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1508   .text.usart_block_length_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1515   .text.usart_block_length_config:0000000000000000 usart_block_length_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1539   .text.usart_irda_mode_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1546   .text.usart_irda_mode_enable:0000000000000000 usart_irda_mode_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1565   .text.usart_irda_mode_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1572   .text.usart_irda_mode_disable:0000000000000000 usart_irda_mode_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1591   .text.usart_prescaler_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1598   .text.usart_prescaler_config:0000000000000000 usart_prescaler_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1624   .text.usart_irda_lowpower_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1631   .text.usart_irda_lowpower_config:0000000000000000 usart_irda_lowpower_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1659   .text.usart_hardware_flow_rts_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1666   .text.usart_hardware_flow_rts_config:0000000000000000 usart_hardware_flow_rts_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1696   .text.usart_hardware_flow_cts_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1703   .text.usart_hardware_flow_cts_config:0000000000000000 usart_hardware_flow_cts_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1733   .text.usart_break_frame_coherence_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1740   .text.usart_break_frame_coherence_config:0000000000000000 usart_break_frame_coherence_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1768   .text.usart_parity_check_coherence_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1775   .text.usart_parity_check_coherence_config:0000000000000000 usart_parity_check_coherence_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1803   .text.usart_hardware_flow_coherence_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1810   .text.usart_hardware_flow_coherence_config:0000000000000000 usart_hardware_flow_coherence_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1838   .text.usart_dma_receive_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1845   .text.usart_dma_receive_config:0000000000000000 usart_dma_receive_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1875   .text.usart_dma_transmit_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1882   .text.usart_dma_transmit_config:0000000000000000 usart_dma_transmit_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1912   .text.usart_flag_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1919   .text.usart_flag_get:0000000000000000 usart_flag_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1945   .text.usart_flag_clear:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1952   .text.usart_flag_clear:0000000000000000 usart_flag_clear
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1981   .text.usart_interrupt_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:1988   .text.usart_interrupt_enable:0000000000000000 usart_interrupt_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:2025   .text.usart_interrupt_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:2032   .text.usart_interrupt_disable:0000000000000000 usart_interrupt_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:2050   .text.usart_interrupt_flag_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:2057   .text.usart_interrupt_flag_get:0000000000000000 usart_interrupt_flag_get
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s 			page 59


/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:2119   .text.usart_interrupt_flag_clear:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccJtF4Vl.s:2126   .text.usart_interrupt_flag_clear:0000000000000000 usart_interrupt_flag_clear

UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
rcu_clock_freq_get
