Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr 11 02:54:27 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  3           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     71.289        0.000                      0                 1530        0.034        0.000                      0                 1530       48.750        0.000                       0                   561  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              71.289        0.000                      0                 1526        0.034        0.000                      0                 1526       48.750        0.000                       0                   561  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   95.227        0.000                      0                    4        0.958        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       71.289ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             71.289ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        28.609ns  (logic 4.904ns (17.142%)  route 23.705ns (82.858%))
  Logic Levels:           23  (LUT2=3 LUT3=1 LUT4=1 LUT5=5 LUT6=13)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 104.902 - 100.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.613     5.197    sm/clk_IBUF_BUFG
    SLICE_X63Y79         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDSE (Prop_fdse_C_Q)         0.456     5.653 f  sm/D_states_q_reg[7]/Q
                         net (fo=149, routed)         4.039     9.692    sm/D_states_q_reg[7]_0
    SLICE_X54Y73         LUT3 (Prop_lut3_I0_O)        0.148     9.840 r  sm/D_rgb_data_0_q[2]_i_7/O
                         net (fo=17, routed)          1.412    11.252    sm/D_rgb_data_0_q[2]_i_7_n_0
    SLICE_X50Y80         LUT6 (Prop_lut6_I0_O)        0.328    11.580 r  sm/ram_reg_i_213/O
                         net (fo=1, routed)           0.499    12.079    sm/ram_reg_i_213_n_0
    SLICE_X50Y80         LUT2 (Prop_lut2_I0_O)        0.124    12.203 r  sm/ram_reg_i_182/O
                         net (fo=1, routed)           0.451    12.654    sm/ram_reg_i_182_n_0
    SLICE_X51Y80         LUT6 (Prop_lut6_I2_O)        0.124    12.778 r  sm/ram_reg_i_133/O
                         net (fo=32, routed)          1.118    13.895    sm/M_sm_bsel[0]
    SLICE_X50Y72         LUT5 (Prop_lut5_I2_O)        0.124    14.019 r  sm/D_registers_q[7][2]_i_3/O
                         net (fo=96, routed)          2.237    16.256    sm/D_states_q_reg[0]_0[2]
    SLICE_X40Y74         LUT2 (Prop_lut2_I0_O)        0.152    16.408 f  sm/ram_reg_i_229/O
                         net (fo=2, routed)           1.059    17.467    sm/ram_reg_i_229_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I1_O)        0.326    17.793 f  sm/ram_reg_i_225/O
                         net (fo=1, routed)           0.436    18.229    sm/ram_reg_i_225_n_0
    SLICE_X41Y72         LUT6 (Prop_lut6_I1_O)        0.124    18.353 r  sm/ram_reg_i_204/O
                         net (fo=2, routed)           0.882    19.235    sm/ram_reg_i_185_0
    SLICE_X40Y72         LUT5 (Prop_lut5_I0_O)        0.152    19.387 r  sm/ram_reg_i_174/O
                         net (fo=1, routed)           0.800    20.187    sm/ram_reg_i_174_n_0
    SLICE_X40Y73         LUT5 (Prop_lut5_I0_O)        0.354    20.541 r  sm/ram_reg_i_123/O
                         net (fo=3, routed)           0.681    21.222    sm/ram_reg_i_123_n_0
    SLICE_X38Y73         LUT5 (Prop_lut5_I0_O)        0.326    21.548 r  sm/D_registers_q[7][14]_i_13/O
                         net (fo=4, routed)           0.437    21.985    sm/D_registers_q[7][14]_i_13_n_0
    SLICE_X38Y73         LUT5 (Prop_lut5_I0_O)        0.116    22.101 r  sm/D_registers_q[7][15]_i_11/O
                         net (fo=2, routed)           0.551    22.652    sm/D_registers_q[7][15]_i_11_n_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I3_O)        0.328    22.980 f  sm/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.831    23.810    L_reg/D_registers_q[7][0]_i_102_0
    SLICE_X36Y76         LUT6 (Prop_lut6_I2_O)        0.124    23.934 f  L_reg/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.632    24.566    L_reg/D_registers_q[7][0]_i_119_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I2_O)        0.124    24.690 f  L_reg/D_registers_q[7][0]_i_102/O
                         net (fo=1, routed)           0.749    25.440    L_reg/D_registers_q[7][0]_i_102_n_0
    SLICE_X39Y81         LUT6 (Prop_lut6_I2_O)        0.124    25.564 f  L_reg/D_registers_q[7][0]_i_78/O
                         net (fo=1, routed)           0.424    25.988    L_reg/D_registers_q[7][0]_i_78_n_0
    SLICE_X40Y81         LUT6 (Prop_lut6_I2_O)        0.124    26.112 f  L_reg/D_registers_q[7][0]_i_46/O
                         net (fo=1, routed)           0.575    26.687    L_reg/D_registers_q[7][0]_i_46_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I2_O)        0.124    26.811 r  L_reg/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.584    27.395    sm/D_registers_q[7][0]_i_3_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I2_O)        0.124    27.519 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.566    28.085    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I1_O)        0.124    28.209 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          3.150    31.359    sm/D_states_q_reg[3]_rep__0_1[0]
    SLICE_X64Y79         LUT2 (Prop_lut2_I1_O)        0.152    31.511 r  sm/D_states_q[7]_i_4/O
                         net (fo=2, routed)           0.819    32.330    sm/D_states_q[7]_i_4_n_0
    SLICE_X63Y79         LUT4 (Prop_lut4_I0_O)        0.376    32.706 r  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.433    33.140    sm/D_states_q[7]_i_3_n_0
    SLICE_X63Y79         LUT6 (Prop_lut6_I3_O)        0.326    33.466 r  sm/D_states_q[7]_i_1/O
                         net (fo=1, routed)           0.340    33.806    sm/D_states_d__0[7]
    SLICE_X63Y79         FDSE                                         r  sm/D_states_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.498   104.902    sm/clk_IBUF_BUFG
    SLICE_X63Y79         FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.295   105.197    
                         clock uncertainty           -0.035   105.162    
    SLICE_X63Y79         FDSE (Setup_fdse_C_D)       -0.067   105.095    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        105.095    
                         arrival time                         -33.806    
  -------------------------------------------------------------------
                         slack                                 71.289    

Slack (MET) :             72.394ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.497ns  (logic 4.422ns (16.082%)  route 23.075ns (83.918%))
  Logic Levels:           23  (LUT2=2 LUT3=1 LUT5=5 LUT6=15)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 104.899 - 100.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.613     5.197    sm/clk_IBUF_BUFG
    SLICE_X63Y79         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDSE (Prop_fdse_C_Q)         0.456     5.653 f  sm/D_states_q_reg[7]/Q
                         net (fo=149, routed)         4.039     9.692    sm/D_states_q_reg[7]_0
    SLICE_X54Y73         LUT3 (Prop_lut3_I0_O)        0.148     9.840 r  sm/D_rgb_data_0_q[2]_i_7/O
                         net (fo=17, routed)          1.412    11.252    sm/D_rgb_data_0_q[2]_i_7_n_0
    SLICE_X50Y80         LUT6 (Prop_lut6_I0_O)        0.328    11.580 r  sm/ram_reg_i_213/O
                         net (fo=1, routed)           0.499    12.079    sm/ram_reg_i_213_n_0
    SLICE_X50Y80         LUT2 (Prop_lut2_I0_O)        0.124    12.203 r  sm/ram_reg_i_182/O
                         net (fo=1, routed)           0.451    12.654    sm/ram_reg_i_182_n_0
    SLICE_X51Y80         LUT6 (Prop_lut6_I2_O)        0.124    12.778 r  sm/ram_reg_i_133/O
                         net (fo=32, routed)          1.118    13.895    sm/M_sm_bsel[0]
    SLICE_X50Y72         LUT5 (Prop_lut5_I2_O)        0.124    14.019 r  sm/D_registers_q[7][2]_i_3/O
                         net (fo=96, routed)          2.237    16.256    sm/D_states_q_reg[0]_0[2]
    SLICE_X40Y74         LUT2 (Prop_lut2_I0_O)        0.152    16.408 f  sm/ram_reg_i_229/O
                         net (fo=2, routed)           1.059    17.467    sm/ram_reg_i_229_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I1_O)        0.326    17.793 f  sm/ram_reg_i_225/O
                         net (fo=1, routed)           0.436    18.229    sm/ram_reg_i_225_n_0
    SLICE_X41Y72         LUT6 (Prop_lut6_I1_O)        0.124    18.353 r  sm/ram_reg_i_204/O
                         net (fo=2, routed)           0.882    19.235    sm/ram_reg_i_185_0
    SLICE_X40Y72         LUT5 (Prop_lut5_I0_O)        0.152    19.387 r  sm/ram_reg_i_174/O
                         net (fo=1, routed)           0.800    20.187    sm/ram_reg_i_174_n_0
    SLICE_X40Y73         LUT5 (Prop_lut5_I0_O)        0.354    20.541 r  sm/ram_reg_i_123/O
                         net (fo=3, routed)           0.681    21.222    sm/ram_reg_i_123_n_0
    SLICE_X38Y73         LUT5 (Prop_lut5_I0_O)        0.326    21.548 r  sm/D_registers_q[7][14]_i_13/O
                         net (fo=4, routed)           0.437    21.985    sm/D_registers_q[7][14]_i_13_n_0
    SLICE_X38Y73         LUT5 (Prop_lut5_I0_O)        0.116    22.101 r  sm/D_registers_q[7][15]_i_11/O
                         net (fo=2, routed)           0.551    22.652    sm/D_registers_q[7][15]_i_11_n_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I3_O)        0.328    22.980 r  sm/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.831    23.810    L_reg/D_registers_q[7][0]_i_102_0
    SLICE_X36Y76         LUT6 (Prop_lut6_I2_O)        0.124    23.934 r  L_reg/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.632    24.566    L_reg/D_registers_q[7][0]_i_119_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I2_O)        0.124    24.690 r  L_reg/D_registers_q[7][0]_i_102/O
                         net (fo=1, routed)           0.749    25.440    L_reg/D_registers_q[7][0]_i_102_n_0
    SLICE_X39Y81         LUT6 (Prop_lut6_I2_O)        0.124    25.564 r  L_reg/D_registers_q[7][0]_i_78/O
                         net (fo=1, routed)           0.424    25.988    L_reg/D_registers_q[7][0]_i_78_n_0
    SLICE_X40Y81         LUT6 (Prop_lut6_I2_O)        0.124    26.112 r  L_reg/D_registers_q[7][0]_i_46/O
                         net (fo=1, routed)           0.575    26.687    L_reg/D_registers_q[7][0]_i_46_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I2_O)        0.124    26.811 f  L_reg/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.584    27.395    sm/D_registers_q[7][0]_i_3_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I2_O)        0.124    27.519 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.566    28.085    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I1_O)        0.124    28.209 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          2.243    30.453    sm/D_states_q_reg[3]_rep__0_1[0]
    SLICE_X58Y77         LUT6 (Prop_lut6_I2_O)        0.124    30.577 r  sm/D_states_q[2]_i_15/O
                         net (fo=1, routed)           0.670    31.247    sm/D_states_q[2]_i_15_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I1_O)        0.124    31.371 r  sm/D_states_q[2]_i_3/O
                         net (fo=2, routed)           0.820    32.191    sm/D_states_q[2]_i_3_n_0
    SLICE_X63Y77         LUT6 (Prop_lut6_I1_O)        0.124    32.315 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.379    32.694    sm/D_states_d__0[2]
    SLICE_X63Y77         FDSE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.495   104.899    sm/clk_IBUF_BUFG
    SLICE_X63Y77         FDSE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.272   105.171    
                         clock uncertainty           -0.035   105.136    
    SLICE_X63Y77         FDSE (Setup_fdse_C_D)       -0.047   105.089    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        105.089    
                         arrival time                         -32.694    
  -------------------------------------------------------------------
                         slack                                 72.394    

Slack (MET) :             72.598ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.405ns  (logic 4.674ns (17.055%)  route 22.731ns (82.945%))
  Logic Levels:           23  (LUT2=3 LUT3=1 LUT5=5 LUT6=14)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 104.901 - 100.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.613     5.197    sm/clk_IBUF_BUFG
    SLICE_X63Y79         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDSE (Prop_fdse_C_Q)         0.456     5.653 f  sm/D_states_q_reg[7]/Q
                         net (fo=149, routed)         4.039     9.692    sm/D_states_q_reg[7]_0
    SLICE_X54Y73         LUT3 (Prop_lut3_I0_O)        0.148     9.840 r  sm/D_rgb_data_0_q[2]_i_7/O
                         net (fo=17, routed)          1.412    11.252    sm/D_rgb_data_0_q[2]_i_7_n_0
    SLICE_X50Y80         LUT6 (Prop_lut6_I0_O)        0.328    11.580 r  sm/ram_reg_i_213/O
                         net (fo=1, routed)           0.499    12.079    sm/ram_reg_i_213_n_0
    SLICE_X50Y80         LUT2 (Prop_lut2_I0_O)        0.124    12.203 r  sm/ram_reg_i_182/O
                         net (fo=1, routed)           0.451    12.654    sm/ram_reg_i_182_n_0
    SLICE_X51Y80         LUT6 (Prop_lut6_I2_O)        0.124    12.778 r  sm/ram_reg_i_133/O
                         net (fo=32, routed)          1.118    13.895    sm/M_sm_bsel[0]
    SLICE_X50Y72         LUT5 (Prop_lut5_I2_O)        0.124    14.019 r  sm/D_registers_q[7][2]_i_3/O
                         net (fo=96, routed)          2.237    16.256    sm/D_states_q_reg[0]_0[2]
    SLICE_X40Y74         LUT2 (Prop_lut2_I0_O)        0.152    16.408 f  sm/ram_reg_i_229/O
                         net (fo=2, routed)           1.059    17.467    sm/ram_reg_i_229_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I1_O)        0.326    17.793 f  sm/ram_reg_i_225/O
                         net (fo=1, routed)           0.436    18.229    sm/ram_reg_i_225_n_0
    SLICE_X41Y72         LUT6 (Prop_lut6_I1_O)        0.124    18.353 r  sm/ram_reg_i_204/O
                         net (fo=2, routed)           0.882    19.235    sm/ram_reg_i_185_0
    SLICE_X40Y72         LUT5 (Prop_lut5_I0_O)        0.152    19.387 r  sm/ram_reg_i_174/O
                         net (fo=1, routed)           0.800    20.187    sm/ram_reg_i_174_n_0
    SLICE_X40Y73         LUT5 (Prop_lut5_I0_O)        0.354    20.541 r  sm/ram_reg_i_123/O
                         net (fo=3, routed)           0.681    21.222    sm/ram_reg_i_123_n_0
    SLICE_X38Y73         LUT5 (Prop_lut5_I0_O)        0.326    21.548 r  sm/D_registers_q[7][14]_i_13/O
                         net (fo=4, routed)           0.437    21.985    sm/D_registers_q[7][14]_i_13_n_0
    SLICE_X38Y73         LUT5 (Prop_lut5_I0_O)        0.116    22.101 r  sm/D_registers_q[7][15]_i_11/O
                         net (fo=2, routed)           0.551    22.652    sm/D_registers_q[7][15]_i_11_n_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I3_O)        0.328    22.980 f  sm/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.831    23.810    L_reg/D_registers_q[7][0]_i_102_0
    SLICE_X36Y76         LUT6 (Prop_lut6_I2_O)        0.124    23.934 f  L_reg/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.632    24.566    L_reg/D_registers_q[7][0]_i_119_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I2_O)        0.124    24.690 f  L_reg/D_registers_q[7][0]_i_102/O
                         net (fo=1, routed)           0.749    25.440    L_reg/D_registers_q[7][0]_i_102_n_0
    SLICE_X39Y81         LUT6 (Prop_lut6_I2_O)        0.124    25.564 f  L_reg/D_registers_q[7][0]_i_78/O
                         net (fo=1, routed)           0.424    25.988    L_reg/D_registers_q[7][0]_i_78_n_0
    SLICE_X40Y81         LUT6 (Prop_lut6_I2_O)        0.124    26.112 f  L_reg/D_registers_q[7][0]_i_46/O
                         net (fo=1, routed)           0.575    26.687    L_reg/D_registers_q[7][0]_i_46_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I2_O)        0.124    26.811 r  L_reg/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.584    27.395    sm/D_registers_q[7][0]_i_3_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I2_O)        0.124    27.519 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.566    28.085    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I1_O)        0.124    28.209 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          3.150    31.359    sm/D_states_q_reg[3]_rep__0_1[0]
    SLICE_X64Y79         LUT2 (Prop_lut2_I1_O)        0.152    31.511 r  sm/D_states_q[7]_i_4/O
                         net (fo=2, routed)           0.455    31.965    sm/D_states_q[7]_i_4_n_0
    SLICE_X60Y79         LUT6 (Prop_lut6_I0_O)        0.348    32.313 r  sm/D_states_q[0]_i_6/O
                         net (fo=1, routed)           0.165    32.478    sm/D_states_q[0]_i_6_n_0
    SLICE_X60Y79         LUT6 (Prop_lut6_I4_O)        0.124    32.602 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.000    32.602    sm/D_states_d__0[0]
    SLICE_X60Y79         FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.497   104.901    sm/clk_IBUF_BUFG
    SLICE_X60Y79         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.258   105.159    
                         clock uncertainty           -0.035   105.124    
    SLICE_X60Y79         FDSE (Setup_fdse_C_D)        0.077   105.201    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        105.201    
                         arrival time                         -32.602    
  -------------------------------------------------------------------
                         slack                                 72.598    

Slack (MET) :             72.684ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.315ns  (logic 4.422ns (16.189%)  route 22.893ns (83.811%))
  Logic Levels:           23  (LUT2=2 LUT3=1 LUT5=5 LUT6=15)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 104.897 - 100.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.613     5.197    sm/clk_IBUF_BUFG
    SLICE_X63Y79         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDSE (Prop_fdse_C_Q)         0.456     5.653 f  sm/D_states_q_reg[7]/Q
                         net (fo=149, routed)         4.039     9.692    sm/D_states_q_reg[7]_0
    SLICE_X54Y73         LUT3 (Prop_lut3_I0_O)        0.148     9.840 r  sm/D_rgb_data_0_q[2]_i_7/O
                         net (fo=17, routed)          1.412    11.252    sm/D_rgb_data_0_q[2]_i_7_n_0
    SLICE_X50Y80         LUT6 (Prop_lut6_I0_O)        0.328    11.580 r  sm/ram_reg_i_213/O
                         net (fo=1, routed)           0.499    12.079    sm/ram_reg_i_213_n_0
    SLICE_X50Y80         LUT2 (Prop_lut2_I0_O)        0.124    12.203 r  sm/ram_reg_i_182/O
                         net (fo=1, routed)           0.451    12.654    sm/ram_reg_i_182_n_0
    SLICE_X51Y80         LUT6 (Prop_lut6_I2_O)        0.124    12.778 r  sm/ram_reg_i_133/O
                         net (fo=32, routed)          1.118    13.895    sm/M_sm_bsel[0]
    SLICE_X50Y72         LUT5 (Prop_lut5_I2_O)        0.124    14.019 r  sm/D_registers_q[7][2]_i_3/O
                         net (fo=96, routed)          2.237    16.256    sm/D_states_q_reg[0]_0[2]
    SLICE_X40Y74         LUT2 (Prop_lut2_I0_O)        0.152    16.408 f  sm/ram_reg_i_229/O
                         net (fo=2, routed)           1.059    17.467    sm/ram_reg_i_229_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I1_O)        0.326    17.793 f  sm/ram_reg_i_225/O
                         net (fo=1, routed)           0.436    18.229    sm/ram_reg_i_225_n_0
    SLICE_X41Y72         LUT6 (Prop_lut6_I1_O)        0.124    18.353 r  sm/ram_reg_i_204/O
                         net (fo=2, routed)           0.882    19.235    sm/ram_reg_i_185_0
    SLICE_X40Y72         LUT5 (Prop_lut5_I0_O)        0.152    19.387 r  sm/ram_reg_i_174/O
                         net (fo=1, routed)           0.800    20.187    sm/ram_reg_i_174_n_0
    SLICE_X40Y73         LUT5 (Prop_lut5_I0_O)        0.354    20.541 r  sm/ram_reg_i_123/O
                         net (fo=3, routed)           0.681    21.222    sm/ram_reg_i_123_n_0
    SLICE_X38Y73         LUT5 (Prop_lut5_I0_O)        0.326    21.548 r  sm/D_registers_q[7][14]_i_13/O
                         net (fo=4, routed)           0.437    21.985    sm/D_registers_q[7][14]_i_13_n_0
    SLICE_X38Y73         LUT5 (Prop_lut5_I0_O)        0.116    22.101 r  sm/D_registers_q[7][15]_i_11/O
                         net (fo=2, routed)           0.551    22.652    sm/D_registers_q[7][15]_i_11_n_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I3_O)        0.328    22.980 r  sm/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.831    23.810    L_reg/D_registers_q[7][0]_i_102_0
    SLICE_X36Y76         LUT6 (Prop_lut6_I2_O)        0.124    23.934 r  L_reg/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.632    24.566    L_reg/D_registers_q[7][0]_i_119_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I2_O)        0.124    24.690 r  L_reg/D_registers_q[7][0]_i_102/O
                         net (fo=1, routed)           0.749    25.440    L_reg/D_registers_q[7][0]_i_102_n_0
    SLICE_X39Y81         LUT6 (Prop_lut6_I2_O)        0.124    25.564 r  L_reg/D_registers_q[7][0]_i_78/O
                         net (fo=1, routed)           0.424    25.988    L_reg/D_registers_q[7][0]_i_78_n_0
    SLICE_X40Y81         LUT6 (Prop_lut6_I2_O)        0.124    26.112 r  L_reg/D_registers_q[7][0]_i_46/O
                         net (fo=1, routed)           0.575    26.687    L_reg/D_registers_q[7][0]_i_46_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I2_O)        0.124    26.811 f  L_reg/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.584    27.395    sm/D_registers_q[7][0]_i_3_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I2_O)        0.124    27.519 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.566    28.085    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I1_O)        0.124    28.209 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          2.253    30.463    sm/D_states_q_reg[3]_rep__0_1[0]
    SLICE_X62Y75         LUT6 (Prop_lut6_I3_O)        0.124    30.587 r  sm/D_states_q[1]_i_17/O
                         net (fo=1, routed)           0.845    31.431    sm/D_states_q[1]_i_17_n_0
    SLICE_X60Y74         LUT6 (Prop_lut6_I0_O)        0.124    31.555 r  sm/D_states_q[1]_i_4/O
                         net (fo=1, routed)           0.833    32.388    sm/D_states_q[1]_i_4_n_0
    SLICE_X60Y76         LUT6 (Prop_lut6_I2_O)        0.124    32.512 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000    32.512    sm/D_states_d__0[1]
    SLICE_X60Y76         FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.493   104.897    sm/clk_IBUF_BUFG
    SLICE_X60Y76         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.258   105.155    
                         clock uncertainty           -0.035   105.120    
    SLICE_X60Y76         FDRE (Setup_fdre_C_D)        0.077   105.197    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        105.197    
                         arrival time                         -32.512    
  -------------------------------------------------------------------
                         slack                                 72.684    

Slack (MET) :             72.851ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.116ns  (logic 4.422ns (16.308%)  route 22.694ns (83.692%))
  Logic Levels:           23  (LUT2=2 LUT3=1 LUT5=5 LUT6=15)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 104.899 - 100.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.613     5.197    sm/clk_IBUF_BUFG
    SLICE_X63Y79         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDSE (Prop_fdse_C_Q)         0.456     5.653 f  sm/D_states_q_reg[7]/Q
                         net (fo=149, routed)         4.039     9.692    sm/D_states_q_reg[7]_0
    SLICE_X54Y73         LUT3 (Prop_lut3_I0_O)        0.148     9.840 r  sm/D_rgb_data_0_q[2]_i_7/O
                         net (fo=17, routed)          1.412    11.252    sm/D_rgb_data_0_q[2]_i_7_n_0
    SLICE_X50Y80         LUT6 (Prop_lut6_I0_O)        0.328    11.580 r  sm/ram_reg_i_213/O
                         net (fo=1, routed)           0.499    12.079    sm/ram_reg_i_213_n_0
    SLICE_X50Y80         LUT2 (Prop_lut2_I0_O)        0.124    12.203 r  sm/ram_reg_i_182/O
                         net (fo=1, routed)           0.451    12.654    sm/ram_reg_i_182_n_0
    SLICE_X51Y80         LUT6 (Prop_lut6_I2_O)        0.124    12.778 r  sm/ram_reg_i_133/O
                         net (fo=32, routed)          1.118    13.895    sm/M_sm_bsel[0]
    SLICE_X50Y72         LUT5 (Prop_lut5_I2_O)        0.124    14.019 r  sm/D_registers_q[7][2]_i_3/O
                         net (fo=96, routed)          2.237    16.256    sm/D_states_q_reg[0]_0[2]
    SLICE_X40Y74         LUT2 (Prop_lut2_I0_O)        0.152    16.408 f  sm/ram_reg_i_229/O
                         net (fo=2, routed)           1.059    17.467    sm/ram_reg_i_229_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I1_O)        0.326    17.793 f  sm/ram_reg_i_225/O
                         net (fo=1, routed)           0.436    18.229    sm/ram_reg_i_225_n_0
    SLICE_X41Y72         LUT6 (Prop_lut6_I1_O)        0.124    18.353 r  sm/ram_reg_i_204/O
                         net (fo=2, routed)           0.882    19.235    sm/ram_reg_i_185_0
    SLICE_X40Y72         LUT5 (Prop_lut5_I0_O)        0.152    19.387 r  sm/ram_reg_i_174/O
                         net (fo=1, routed)           0.800    20.187    sm/ram_reg_i_174_n_0
    SLICE_X40Y73         LUT5 (Prop_lut5_I0_O)        0.354    20.541 r  sm/ram_reg_i_123/O
                         net (fo=3, routed)           0.681    21.222    sm/ram_reg_i_123_n_0
    SLICE_X38Y73         LUT5 (Prop_lut5_I0_O)        0.326    21.548 r  sm/D_registers_q[7][14]_i_13/O
                         net (fo=4, routed)           0.437    21.985    sm/D_registers_q[7][14]_i_13_n_0
    SLICE_X38Y73         LUT5 (Prop_lut5_I0_O)        0.116    22.101 r  sm/D_registers_q[7][15]_i_11/O
                         net (fo=2, routed)           0.551    22.652    sm/D_registers_q[7][15]_i_11_n_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I3_O)        0.328    22.980 r  sm/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.831    23.810    L_reg/D_registers_q[7][0]_i_102_0
    SLICE_X36Y76         LUT6 (Prop_lut6_I2_O)        0.124    23.934 r  L_reg/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.632    24.566    L_reg/D_registers_q[7][0]_i_119_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I2_O)        0.124    24.690 r  L_reg/D_registers_q[7][0]_i_102/O
                         net (fo=1, routed)           0.749    25.440    L_reg/D_registers_q[7][0]_i_102_n_0
    SLICE_X39Y81         LUT6 (Prop_lut6_I2_O)        0.124    25.564 r  L_reg/D_registers_q[7][0]_i_78/O
                         net (fo=1, routed)           0.424    25.988    L_reg/D_registers_q[7][0]_i_78_n_0
    SLICE_X40Y81         LUT6 (Prop_lut6_I2_O)        0.124    26.112 r  L_reg/D_registers_q[7][0]_i_46/O
                         net (fo=1, routed)           0.575    26.687    L_reg/D_registers_q[7][0]_i_46_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I2_O)        0.124    26.811 f  L_reg/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.584    27.395    sm/D_registers_q[7][0]_i_3_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I2_O)        0.124    27.519 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.566    28.085    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I1_O)        0.124    28.209 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          2.243    30.453    sm/D_states_q_reg[3]_rep__0_1[0]
    SLICE_X58Y77         LUT6 (Prop_lut6_I2_O)        0.124    30.577 r  sm/D_states_q[2]_i_15/O
                         net (fo=1, routed)           0.670    31.247    sm/D_states_q[2]_i_15_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I1_O)        0.124    31.371 r  sm/D_states_q[2]_i_3/O
                         net (fo=2, routed)           0.818    32.189    sm/D_states_q[2]_i_3_n_0
    SLICE_X63Y77         LUT6 (Prop_lut6_I1_O)        0.124    32.313 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.000    32.313    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X63Y77         FDSE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.495   104.899    sm/clk_IBUF_BUFG
    SLICE_X63Y77         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.272   105.171    
                         clock uncertainty           -0.035   105.136    
    SLICE_X63Y77         FDSE (Setup_fdse_C_D)        0.029   105.165    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        105.165    
                         arrival time                         -32.313    
  -------------------------------------------------------------------
                         slack                                 72.851    

Slack (MET) :             73.052ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.842ns  (logic 4.422ns (16.474%)  route 22.420ns (83.526%))
  Logic Levels:           23  (LUT2=2 LUT3=1 LUT5=5 LUT6=15)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 104.837 - 100.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.613     5.197    sm/clk_IBUF_BUFG
    SLICE_X63Y79         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDSE (Prop_fdse_C_Q)         0.456     5.653 f  sm/D_states_q_reg[7]/Q
                         net (fo=149, routed)         4.039     9.692    sm/D_states_q_reg[7]_0
    SLICE_X54Y73         LUT3 (Prop_lut3_I0_O)        0.148     9.840 r  sm/D_rgb_data_0_q[2]_i_7/O
                         net (fo=17, routed)          1.412    11.252    sm/D_rgb_data_0_q[2]_i_7_n_0
    SLICE_X50Y80         LUT6 (Prop_lut6_I0_O)        0.328    11.580 r  sm/ram_reg_i_213/O
                         net (fo=1, routed)           0.499    12.079    sm/ram_reg_i_213_n_0
    SLICE_X50Y80         LUT2 (Prop_lut2_I0_O)        0.124    12.203 r  sm/ram_reg_i_182/O
                         net (fo=1, routed)           0.451    12.654    sm/ram_reg_i_182_n_0
    SLICE_X51Y80         LUT6 (Prop_lut6_I2_O)        0.124    12.778 r  sm/ram_reg_i_133/O
                         net (fo=32, routed)          1.118    13.895    sm/M_sm_bsel[0]
    SLICE_X50Y72         LUT5 (Prop_lut5_I2_O)        0.124    14.019 r  sm/D_registers_q[7][2]_i_3/O
                         net (fo=96, routed)          2.237    16.256    sm/D_states_q_reg[0]_0[2]
    SLICE_X40Y74         LUT2 (Prop_lut2_I0_O)        0.152    16.408 f  sm/ram_reg_i_229/O
                         net (fo=2, routed)           1.059    17.467    sm/ram_reg_i_229_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I1_O)        0.326    17.793 f  sm/ram_reg_i_225/O
                         net (fo=1, routed)           0.436    18.229    sm/ram_reg_i_225_n_0
    SLICE_X41Y72         LUT6 (Prop_lut6_I1_O)        0.124    18.353 r  sm/ram_reg_i_204/O
                         net (fo=2, routed)           0.882    19.235    sm/ram_reg_i_185_0
    SLICE_X40Y72         LUT5 (Prop_lut5_I0_O)        0.152    19.387 r  sm/ram_reg_i_174/O
                         net (fo=1, routed)           0.800    20.187    sm/ram_reg_i_174_n_0
    SLICE_X40Y73         LUT5 (Prop_lut5_I0_O)        0.354    20.541 r  sm/ram_reg_i_123/O
                         net (fo=3, routed)           0.681    21.222    sm/ram_reg_i_123_n_0
    SLICE_X38Y73         LUT5 (Prop_lut5_I0_O)        0.326    21.548 r  sm/D_registers_q[7][14]_i_13/O
                         net (fo=4, routed)           0.437    21.985    sm/D_registers_q[7][14]_i_13_n_0
    SLICE_X38Y73         LUT5 (Prop_lut5_I0_O)        0.116    22.101 r  sm/D_registers_q[7][15]_i_11/O
                         net (fo=2, routed)           0.551    22.652    sm/D_registers_q[7][15]_i_11_n_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I3_O)        0.328    22.980 f  sm/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.831    23.810    L_reg/D_registers_q[7][0]_i_102_0
    SLICE_X36Y76         LUT6 (Prop_lut6_I2_O)        0.124    23.934 f  L_reg/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.632    24.566    L_reg/D_registers_q[7][0]_i_119_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I2_O)        0.124    24.690 f  L_reg/D_registers_q[7][0]_i_102/O
                         net (fo=1, routed)           0.749    25.440    L_reg/D_registers_q[7][0]_i_102_n_0
    SLICE_X39Y81         LUT6 (Prop_lut6_I2_O)        0.124    25.564 f  L_reg/D_registers_q[7][0]_i_78/O
                         net (fo=1, routed)           0.424    25.988    L_reg/D_registers_q[7][0]_i_78_n_0
    SLICE_X40Y81         LUT6 (Prop_lut6_I2_O)        0.124    26.112 f  L_reg/D_registers_q[7][0]_i_46/O
                         net (fo=1, routed)           0.575    26.687    L_reg/D_registers_q[7][0]_i_46_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I2_O)        0.124    26.811 r  L_reg/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.584    27.395    sm/D_registers_q[7][0]_i_3_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I2_O)        0.124    27.519 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.566    28.085    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I1_O)        0.124    28.209 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.607    29.816    sm/D_states_q_reg[3]_rep__0_1[0]
    SLICE_X57Y76         LUT6 (Prop_lut6_I1_O)        0.124    29.940 r  sm/D_states_q[3]_i_52/O
                         net (fo=1, routed)           0.964    30.904    sm/D_states_q[3]_i_52_n_0
    SLICE_X59Y80         LUT6 (Prop_lut6_I4_O)        0.124    31.028 r  sm/D_states_q[3]_i_13/O
                         net (fo=3, routed)           0.887    31.915    sm/D_states_q[3]_i_13_n_0
    SLICE_X57Y81         LUT6 (Prop_lut6_I4_O)        0.124    32.039 r  sm/D_states_q[3]_i_2/O
                         net (fo=1, routed)           0.000    32.039    sm/D_states_d__0[3]
    SLICE_X57Y81         FDRE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.433   104.837    sm/clk_IBUF_BUFG
    SLICE_X57Y81         FDRE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.258   105.095    
                         clock uncertainty           -0.035   105.060    
    SLICE_X57Y81         FDRE (Setup_fdre_C_D)        0.031   105.091    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        105.091    
                         arrival time                         -32.039    
  -------------------------------------------------------------------
                         slack                                 73.052    

Slack (MET) :             73.195ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.697ns  (logic 4.422ns (16.564%)  route 22.275ns (83.436%))
  Logic Levels:           23  (LUT2=2 LUT3=1 LUT5=5 LUT6=15)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 104.837 - 100.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.613     5.197    sm/clk_IBUF_BUFG
    SLICE_X63Y79         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDSE (Prop_fdse_C_Q)         0.456     5.653 f  sm/D_states_q_reg[7]/Q
                         net (fo=149, routed)         4.039     9.692    sm/D_states_q_reg[7]_0
    SLICE_X54Y73         LUT3 (Prop_lut3_I0_O)        0.148     9.840 r  sm/D_rgb_data_0_q[2]_i_7/O
                         net (fo=17, routed)          1.412    11.252    sm/D_rgb_data_0_q[2]_i_7_n_0
    SLICE_X50Y80         LUT6 (Prop_lut6_I0_O)        0.328    11.580 r  sm/ram_reg_i_213/O
                         net (fo=1, routed)           0.499    12.079    sm/ram_reg_i_213_n_0
    SLICE_X50Y80         LUT2 (Prop_lut2_I0_O)        0.124    12.203 r  sm/ram_reg_i_182/O
                         net (fo=1, routed)           0.451    12.654    sm/ram_reg_i_182_n_0
    SLICE_X51Y80         LUT6 (Prop_lut6_I2_O)        0.124    12.778 r  sm/ram_reg_i_133/O
                         net (fo=32, routed)          1.118    13.895    sm/M_sm_bsel[0]
    SLICE_X50Y72         LUT5 (Prop_lut5_I2_O)        0.124    14.019 r  sm/D_registers_q[7][2]_i_3/O
                         net (fo=96, routed)          2.237    16.256    sm/D_states_q_reg[0]_0[2]
    SLICE_X40Y74         LUT2 (Prop_lut2_I0_O)        0.152    16.408 f  sm/ram_reg_i_229/O
                         net (fo=2, routed)           1.059    17.467    sm/ram_reg_i_229_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I1_O)        0.326    17.793 f  sm/ram_reg_i_225/O
                         net (fo=1, routed)           0.436    18.229    sm/ram_reg_i_225_n_0
    SLICE_X41Y72         LUT6 (Prop_lut6_I1_O)        0.124    18.353 r  sm/ram_reg_i_204/O
                         net (fo=2, routed)           0.882    19.235    sm/ram_reg_i_185_0
    SLICE_X40Y72         LUT5 (Prop_lut5_I0_O)        0.152    19.387 r  sm/ram_reg_i_174/O
                         net (fo=1, routed)           0.800    20.187    sm/ram_reg_i_174_n_0
    SLICE_X40Y73         LUT5 (Prop_lut5_I0_O)        0.354    20.541 r  sm/ram_reg_i_123/O
                         net (fo=3, routed)           0.681    21.222    sm/ram_reg_i_123_n_0
    SLICE_X38Y73         LUT5 (Prop_lut5_I0_O)        0.326    21.548 r  sm/D_registers_q[7][14]_i_13/O
                         net (fo=4, routed)           0.437    21.985    sm/D_registers_q[7][14]_i_13_n_0
    SLICE_X38Y73         LUT5 (Prop_lut5_I0_O)        0.116    22.101 r  sm/D_registers_q[7][15]_i_11/O
                         net (fo=2, routed)           0.551    22.652    sm/D_registers_q[7][15]_i_11_n_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I3_O)        0.328    22.980 f  sm/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.831    23.810    L_reg/D_registers_q[7][0]_i_102_0
    SLICE_X36Y76         LUT6 (Prop_lut6_I2_O)        0.124    23.934 f  L_reg/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.632    24.566    L_reg/D_registers_q[7][0]_i_119_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I2_O)        0.124    24.690 f  L_reg/D_registers_q[7][0]_i_102/O
                         net (fo=1, routed)           0.749    25.440    L_reg/D_registers_q[7][0]_i_102_n_0
    SLICE_X39Y81         LUT6 (Prop_lut6_I2_O)        0.124    25.564 f  L_reg/D_registers_q[7][0]_i_78/O
                         net (fo=1, routed)           0.424    25.988    L_reg/D_registers_q[7][0]_i_78_n_0
    SLICE_X40Y81         LUT6 (Prop_lut6_I2_O)        0.124    26.112 f  L_reg/D_registers_q[7][0]_i_46/O
                         net (fo=1, routed)           0.575    26.687    L_reg/D_registers_q[7][0]_i_46_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I2_O)        0.124    26.811 r  L_reg/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.584    27.395    sm/D_registers_q[7][0]_i_3_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I2_O)        0.124    27.519 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.566    28.085    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I1_O)        0.124    28.209 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.607    29.816    sm/D_states_q_reg[3]_rep__0_1[0]
    SLICE_X57Y76         LUT6 (Prop_lut6_I1_O)        0.124    29.940 r  sm/D_states_q[3]_i_52/O
                         net (fo=1, routed)           0.964    30.904    sm/D_states_q[3]_i_52_n_0
    SLICE_X59Y80         LUT6 (Prop_lut6_I4_O)        0.124    31.028 r  sm/D_states_q[3]_i_13/O
                         net (fo=3, routed)           0.742    31.770    sm/D_states_q[3]_i_13_n_0
    SLICE_X57Y81         LUT6 (Prop_lut6_I4_O)        0.124    31.894 r  sm/D_states_q[3]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    31.894    sm/D_states_q[3]_rep__0_i_1_n_0
    SLICE_X57Y81         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.433   104.837    sm/clk_IBUF_BUFG
    SLICE_X57Y81         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
                         clock pessimism              0.258   105.095    
                         clock uncertainty           -0.035   105.060    
    SLICE_X57Y81         FDRE (Setup_fdre_C_D)        0.029   105.089    sm/D_states_q_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                        105.089    
                         arrival time                         -31.894    
  -------------------------------------------------------------------
                         slack                                 73.195    

Slack (MET) :             73.200ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.694ns  (logic 4.422ns (16.566%)  route 22.272ns (83.434%))
  Logic Levels:           23  (LUT2=2 LUT3=1 LUT5=5 LUT6=15)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 104.837 - 100.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.613     5.197    sm/clk_IBUF_BUFG
    SLICE_X63Y79         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDSE (Prop_fdse_C_Q)         0.456     5.653 f  sm/D_states_q_reg[7]/Q
                         net (fo=149, routed)         4.039     9.692    sm/D_states_q_reg[7]_0
    SLICE_X54Y73         LUT3 (Prop_lut3_I0_O)        0.148     9.840 r  sm/D_rgb_data_0_q[2]_i_7/O
                         net (fo=17, routed)          1.412    11.252    sm/D_rgb_data_0_q[2]_i_7_n_0
    SLICE_X50Y80         LUT6 (Prop_lut6_I0_O)        0.328    11.580 r  sm/ram_reg_i_213/O
                         net (fo=1, routed)           0.499    12.079    sm/ram_reg_i_213_n_0
    SLICE_X50Y80         LUT2 (Prop_lut2_I0_O)        0.124    12.203 r  sm/ram_reg_i_182/O
                         net (fo=1, routed)           0.451    12.654    sm/ram_reg_i_182_n_0
    SLICE_X51Y80         LUT6 (Prop_lut6_I2_O)        0.124    12.778 r  sm/ram_reg_i_133/O
                         net (fo=32, routed)          1.118    13.895    sm/M_sm_bsel[0]
    SLICE_X50Y72         LUT5 (Prop_lut5_I2_O)        0.124    14.019 r  sm/D_registers_q[7][2]_i_3/O
                         net (fo=96, routed)          2.237    16.256    sm/D_states_q_reg[0]_0[2]
    SLICE_X40Y74         LUT2 (Prop_lut2_I0_O)        0.152    16.408 f  sm/ram_reg_i_229/O
                         net (fo=2, routed)           1.059    17.467    sm/ram_reg_i_229_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I1_O)        0.326    17.793 f  sm/ram_reg_i_225/O
                         net (fo=1, routed)           0.436    18.229    sm/ram_reg_i_225_n_0
    SLICE_X41Y72         LUT6 (Prop_lut6_I1_O)        0.124    18.353 r  sm/ram_reg_i_204/O
                         net (fo=2, routed)           0.882    19.235    sm/ram_reg_i_185_0
    SLICE_X40Y72         LUT5 (Prop_lut5_I0_O)        0.152    19.387 r  sm/ram_reg_i_174/O
                         net (fo=1, routed)           0.800    20.187    sm/ram_reg_i_174_n_0
    SLICE_X40Y73         LUT5 (Prop_lut5_I0_O)        0.354    20.541 r  sm/ram_reg_i_123/O
                         net (fo=3, routed)           0.681    21.222    sm/ram_reg_i_123_n_0
    SLICE_X38Y73         LUT5 (Prop_lut5_I0_O)        0.326    21.548 r  sm/D_registers_q[7][14]_i_13/O
                         net (fo=4, routed)           0.437    21.985    sm/D_registers_q[7][14]_i_13_n_0
    SLICE_X38Y73         LUT5 (Prop_lut5_I0_O)        0.116    22.101 r  sm/D_registers_q[7][15]_i_11/O
                         net (fo=2, routed)           0.551    22.652    sm/D_registers_q[7][15]_i_11_n_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I3_O)        0.328    22.980 f  sm/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.831    23.810    L_reg/D_registers_q[7][0]_i_102_0
    SLICE_X36Y76         LUT6 (Prop_lut6_I2_O)        0.124    23.934 f  L_reg/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.632    24.566    L_reg/D_registers_q[7][0]_i_119_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I2_O)        0.124    24.690 f  L_reg/D_registers_q[7][0]_i_102/O
                         net (fo=1, routed)           0.749    25.440    L_reg/D_registers_q[7][0]_i_102_n_0
    SLICE_X39Y81         LUT6 (Prop_lut6_I2_O)        0.124    25.564 f  L_reg/D_registers_q[7][0]_i_78/O
                         net (fo=1, routed)           0.424    25.988    L_reg/D_registers_q[7][0]_i_78_n_0
    SLICE_X40Y81         LUT6 (Prop_lut6_I2_O)        0.124    26.112 f  L_reg/D_registers_q[7][0]_i_46/O
                         net (fo=1, routed)           0.575    26.687    L_reg/D_registers_q[7][0]_i_46_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I2_O)        0.124    26.811 r  L_reg/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.584    27.395    sm/D_registers_q[7][0]_i_3_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I2_O)        0.124    27.519 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.566    28.085    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I1_O)        0.124    28.209 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.607    29.816    sm/D_states_q_reg[3]_rep__0_1[0]
    SLICE_X57Y76         LUT6 (Prop_lut6_I1_O)        0.124    29.940 r  sm/D_states_q[3]_i_52/O
                         net (fo=1, routed)           0.964    30.904    sm/D_states_q[3]_i_52_n_0
    SLICE_X59Y80         LUT6 (Prop_lut6_I4_O)        0.124    31.028 r  sm/D_states_q[3]_i_13/O
                         net (fo=3, routed)           0.739    31.767    sm/D_states_q[3]_i_13_n_0
    SLICE_X57Y81         LUT6 (Prop_lut6_I4_O)        0.124    31.891 r  sm/D_states_q[3]_rep_i_1/O
                         net (fo=1, routed)           0.000    31.891    sm/D_states_q[3]_rep_i_1_n_0
    SLICE_X57Y81         FDRE                                         r  sm/D_states_q_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.433   104.837    sm/clk_IBUF_BUFG
    SLICE_X57Y81         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.258   105.095    
                         clock uncertainty           -0.035   105.060    
    SLICE_X57Y81         FDRE (Setup_fdre_C_D)        0.031   105.091    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        105.091    
                         arrival time                         -31.891    
  -------------------------------------------------------------------
                         slack                                 73.200    

Slack (MET) :             73.220ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.893ns  (logic 4.324ns (16.699%)  route 21.569ns (83.301%))
  Logic Levels:           22  (LUT2=2 LUT3=1 LUT4=2 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 104.878 - 100.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.613     5.197    sm/clk_IBUF_BUFG
    SLICE_X63Y79         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDSE (Prop_fdse_C_Q)         0.456     5.653 f  sm/D_states_q_reg[7]/Q
                         net (fo=149, routed)         4.039     9.692    sm/D_states_q_reg[7]_0
    SLICE_X54Y73         LUT3 (Prop_lut3_I0_O)        0.148     9.840 r  sm/D_rgb_data_0_q[2]_i_7/O
                         net (fo=17, routed)          1.412    11.252    sm/D_rgb_data_0_q[2]_i_7_n_0
    SLICE_X50Y80         LUT6 (Prop_lut6_I0_O)        0.328    11.580 r  sm/ram_reg_i_213/O
                         net (fo=1, routed)           0.499    12.079    sm/ram_reg_i_213_n_0
    SLICE_X50Y80         LUT2 (Prop_lut2_I0_O)        0.124    12.203 r  sm/ram_reg_i_182/O
                         net (fo=1, routed)           0.451    12.654    sm/ram_reg_i_182_n_0
    SLICE_X51Y80         LUT6 (Prop_lut6_I2_O)        0.124    12.778 r  sm/ram_reg_i_133/O
                         net (fo=32, routed)          1.118    13.895    sm/M_sm_bsel[0]
    SLICE_X50Y72         LUT5 (Prop_lut5_I2_O)        0.124    14.019 r  sm/D_registers_q[7][2]_i_3/O
                         net (fo=96, routed)          2.237    16.256    sm/D_states_q_reg[0]_0[2]
    SLICE_X40Y74         LUT2 (Prop_lut2_I0_O)        0.152    16.408 f  sm/ram_reg_i_229/O
                         net (fo=2, routed)           1.059    17.467    sm/ram_reg_i_229_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I1_O)        0.326    17.793 f  sm/ram_reg_i_225/O
                         net (fo=1, routed)           0.436    18.229    sm/ram_reg_i_225_n_0
    SLICE_X41Y72         LUT6 (Prop_lut6_I1_O)        0.124    18.353 r  sm/ram_reg_i_204/O
                         net (fo=2, routed)           0.882    19.235    sm/ram_reg_i_185_0
    SLICE_X40Y72         LUT5 (Prop_lut5_I0_O)        0.152    19.387 r  sm/ram_reg_i_174/O
                         net (fo=1, routed)           0.800    20.187    sm/ram_reg_i_174_n_0
    SLICE_X40Y73         LUT5 (Prop_lut5_I0_O)        0.354    20.541 r  sm/ram_reg_i_123/O
                         net (fo=3, routed)           0.681    21.222    sm/ram_reg_i_123_n_0
    SLICE_X38Y73         LUT5 (Prop_lut5_I0_O)        0.326    21.548 r  sm/D_registers_q[7][14]_i_13/O
                         net (fo=4, routed)           0.437    21.985    sm/D_registers_q[7][14]_i_13_n_0
    SLICE_X38Y73         LUT5 (Prop_lut5_I0_O)        0.116    22.101 r  sm/D_registers_q[7][15]_i_11/O
                         net (fo=2, routed)           0.551    22.652    sm/D_registers_q[7][15]_i_11_n_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I3_O)        0.328    22.980 r  sm/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.831    23.810    L_reg/D_registers_q[7][0]_i_102_0
    SLICE_X36Y76         LUT6 (Prop_lut6_I2_O)        0.124    23.934 r  L_reg/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.632    24.566    L_reg/D_registers_q[7][0]_i_119_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I2_O)        0.124    24.690 r  L_reg/D_registers_q[7][0]_i_102/O
                         net (fo=1, routed)           0.749    25.440    L_reg/D_registers_q[7][0]_i_102_n_0
    SLICE_X39Y81         LUT6 (Prop_lut6_I2_O)        0.124    25.564 r  L_reg/D_registers_q[7][0]_i_78/O
                         net (fo=1, routed)           0.424    25.988    L_reg/D_registers_q[7][0]_i_78_n_0
    SLICE_X40Y81         LUT6 (Prop_lut6_I2_O)        0.124    26.112 r  L_reg/D_registers_q[7][0]_i_46/O
                         net (fo=1, routed)           0.575    26.687    L_reg/D_registers_q[7][0]_i_46_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I2_O)        0.124    26.811 f  L_reg/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.584    27.395    sm/D_registers_q[7][0]_i_3_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I2_O)        0.124    27.519 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.566    28.085    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I1_O)        0.124    28.209 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.289    29.498    display/M_alum_out[0]
    SLICE_X51Y65         LUT4 (Prop_lut4_I2_O)        0.124    29.622 r  display/ram_reg_i_43/O
                         net (fo=2, routed)           0.727    30.350    sm/override_address[0]
    SLICE_X50Y65         LUT4 (Prop_lut4_I2_O)        0.150    30.500 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.591    31.090    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.473   104.878    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258   105.135    
                         clock uncertainty           -0.035   105.100    
    RAMB18_X1Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.790   104.310    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.310    
                         arrival time                         -31.090    
  -------------------------------------------------------------------
                         slack                                 73.220    

Slack (MET) :             73.459ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.878ns  (logic 4.298ns (16.608%)  route 21.580ns (83.392%))
  Logic Levels:           22  (LUT2=2 LUT3=1 LUT4=2 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 104.878 - 100.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.613     5.197    sm/clk_IBUF_BUFG
    SLICE_X63Y79         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDSE (Prop_fdse_C_Q)         0.456     5.653 f  sm/D_states_q_reg[7]/Q
                         net (fo=149, routed)         4.039     9.692    sm/D_states_q_reg[7]_0
    SLICE_X54Y73         LUT3 (Prop_lut3_I0_O)        0.148     9.840 r  sm/D_rgb_data_0_q[2]_i_7/O
                         net (fo=17, routed)          1.412    11.252    sm/D_rgb_data_0_q[2]_i_7_n_0
    SLICE_X50Y80         LUT6 (Prop_lut6_I0_O)        0.328    11.580 r  sm/ram_reg_i_213/O
                         net (fo=1, routed)           0.499    12.079    sm/ram_reg_i_213_n_0
    SLICE_X50Y80         LUT2 (Prop_lut2_I0_O)        0.124    12.203 r  sm/ram_reg_i_182/O
                         net (fo=1, routed)           0.451    12.654    sm/ram_reg_i_182_n_0
    SLICE_X51Y80         LUT6 (Prop_lut6_I2_O)        0.124    12.778 r  sm/ram_reg_i_133/O
                         net (fo=32, routed)          1.118    13.895    sm/M_sm_bsel[0]
    SLICE_X50Y72         LUT5 (Prop_lut5_I2_O)        0.124    14.019 r  sm/D_registers_q[7][2]_i_3/O
                         net (fo=96, routed)          2.237    16.256    sm/D_states_q_reg[0]_0[2]
    SLICE_X40Y74         LUT2 (Prop_lut2_I0_O)        0.152    16.408 f  sm/ram_reg_i_229/O
                         net (fo=2, routed)           1.059    17.467    sm/ram_reg_i_229_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I1_O)        0.326    17.793 f  sm/ram_reg_i_225/O
                         net (fo=1, routed)           0.436    18.229    sm/ram_reg_i_225_n_0
    SLICE_X41Y72         LUT6 (Prop_lut6_I1_O)        0.124    18.353 r  sm/ram_reg_i_204/O
                         net (fo=2, routed)           0.882    19.235    sm/ram_reg_i_185_0
    SLICE_X40Y72         LUT5 (Prop_lut5_I0_O)        0.152    19.387 r  sm/ram_reg_i_174/O
                         net (fo=1, routed)           0.800    20.187    sm/ram_reg_i_174_n_0
    SLICE_X40Y73         LUT5 (Prop_lut5_I0_O)        0.354    20.541 r  sm/ram_reg_i_123/O
                         net (fo=3, routed)           0.681    21.222    sm/ram_reg_i_123_n_0
    SLICE_X38Y73         LUT5 (Prop_lut5_I0_O)        0.326    21.548 r  sm/D_registers_q[7][14]_i_13/O
                         net (fo=4, routed)           0.437    21.985    sm/D_registers_q[7][14]_i_13_n_0
    SLICE_X38Y73         LUT5 (Prop_lut5_I0_O)        0.116    22.101 r  sm/D_registers_q[7][15]_i_11/O
                         net (fo=2, routed)           0.551    22.652    sm/D_registers_q[7][15]_i_11_n_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I3_O)        0.328    22.980 r  sm/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.831    23.810    L_reg/D_registers_q[7][0]_i_102_0
    SLICE_X36Y76         LUT6 (Prop_lut6_I2_O)        0.124    23.934 r  L_reg/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.632    24.566    L_reg/D_registers_q[7][0]_i_119_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I2_O)        0.124    24.690 r  L_reg/D_registers_q[7][0]_i_102/O
                         net (fo=1, routed)           0.749    25.440    L_reg/D_registers_q[7][0]_i_102_n_0
    SLICE_X39Y81         LUT6 (Prop_lut6_I2_O)        0.124    25.564 r  L_reg/D_registers_q[7][0]_i_78/O
                         net (fo=1, routed)           0.424    25.988    L_reg/D_registers_q[7][0]_i_78_n_0
    SLICE_X40Y81         LUT6 (Prop_lut6_I2_O)        0.124    26.112 r  L_reg/D_registers_q[7][0]_i_46/O
                         net (fo=1, routed)           0.575    26.687    L_reg/D_registers_q[7][0]_i_46_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I2_O)        0.124    26.811 f  L_reg/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.584    27.395    sm/D_registers_q[7][0]_i_3_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I2_O)        0.124    27.519 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.566    28.085    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I1_O)        0.124    28.209 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.289    29.498    display/M_alum_out[0]
    SLICE_X51Y65         LUT4 (Prop_lut4_I2_O)        0.124    29.622 r  display/ram_reg_i_43/O
                         net (fo=2, routed)           0.727    30.350    sm/override_address[0]
    SLICE_X50Y65         LUT4 (Prop_lut4_I0_O)        0.124    30.474 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.602    31.075    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.473   104.878    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258   105.135    
                         clock uncertainty           -0.035   105.100    
    RAMB18_X1Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   104.534    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        104.534    
                         arrival time                         -31.075    
  -------------------------------------------------------------------
                         slack                                 73.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.484%)  route 0.216ns (60.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.582     1.526    sr1/clk_IBUF_BUFG
    SLICE_X61Y72         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.216     1.883    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y72         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.849     2.038    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y72         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.539    
    SLICE_X60Y72         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.849    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.484%)  route 0.216ns (60.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.582     1.526    sr1/clk_IBUF_BUFG
    SLICE_X61Y72         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.216     1.883    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y72         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.849     2.038    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y72         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.539    
    SLICE_X60Y72         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.849    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.484%)  route 0.216ns (60.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.582     1.526    sr1/clk_IBUF_BUFG
    SLICE_X61Y72         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.216     1.883    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y72         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.849     2.038    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y72         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.539    
    SLICE_X60Y72         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.849    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.484%)  route 0.216ns (60.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.582     1.526    sr1/clk_IBUF_BUFG
    SLICE_X61Y72         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.216     1.883    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y72         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.849     2.038    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y72         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.539    
    SLICE_X60Y72         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.849    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.400%)  route 0.224ns (63.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.582     1.526    sr1/clk_IBUF_BUFG
    SLICE_X61Y72         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.128     1.654 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.877    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y72         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.849     2.038    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y72         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.539    
    SLICE_X60Y72         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.794    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.400%)  route 0.224ns (63.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.582     1.526    sr1/clk_IBUF_BUFG
    SLICE_X61Y72         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.128     1.654 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.877    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y72         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.849     2.038    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y72         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.539    
    SLICE_X60Y72         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.794    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.400%)  route 0.224ns (63.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.582     1.526    sr1/clk_IBUF_BUFG
    SLICE_X61Y72         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.128     1.654 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.877    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X60Y72         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.849     2.038    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y72         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.539    
    SLICE_X60Y72         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.794    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.400%)  route 0.224ns (63.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.582     1.526    sr1/clk_IBUF_BUFG
    SLICE_X61Y72         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.128     1.654 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.877    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X60Y72         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.849     2.038    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y72         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.539    
    SLICE_X60Y72         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.794    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.462%)  route 0.268ns (65.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.583     1.527    sr2/clk_IBUF_BUFG
    SLICE_X65Y78         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.268     1.936    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X64Y77         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.850     2.040    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y77         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.540    
    SLICE_X64Y77         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.850    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.462%)  route 0.268ns (65.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.583     1.527    sr2/clk_IBUF_BUFG
    SLICE_X65Y78         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.268     1.936    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X64Y77         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.850     2.040    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y77         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.540    
    SLICE_X64Y77         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.850    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y26   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y27   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X0Y16   sm/D_debug_dff_q_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X48Y71   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y70   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X37Y72   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X51Y69   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X37Y72   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X39Y75   L_reg/D_registers_q_reg[0][14]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y72   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y72   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y72   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y72   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y72   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y72   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y72   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y72   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y77   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y77   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y72   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y72   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y72   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y72   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y72   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y72   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y72   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y72   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y77   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y77   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       95.227ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.958ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.227ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.360ns  (logic 0.842ns (19.310%)  route 3.518ns (80.690%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 104.903 - 100.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.609     5.193    sm/clk_IBUF_BUFG
    SLICE_X63Y77         FDSE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDSE (Prop_fdse_C_Q)         0.419     5.612 f  sm/D_states_q_reg[2]/Q
                         net (fo=170, routed)         1.923     7.535    sm/D_states_q_reg[2]_0
    SLICE_X56Y81         LUT2 (Prop_lut2_I0_O)        0.299     7.834 r  sm/D_stage_q[3]_i_3/O
                         net (fo=21, routed)          0.819     8.652    sm/D_stage_q[3]_i_3_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I3_O)        0.124     8.776 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.777     9.553    fifo_reset_cond/AS[0]
    SLICE_X62Y81         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.499   104.903    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X62Y81         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.272   105.175    
                         clock uncertainty           -0.035   105.140    
    SLICE_X62Y81         FDPE (Recov_fdpe_C_PRE)     -0.359   104.781    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.781    
                         arrival time                          -9.553    
  -------------------------------------------------------------------
                         slack                                 95.227    

Slack (MET) :             95.227ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.360ns  (logic 0.842ns (19.310%)  route 3.518ns (80.690%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 104.903 - 100.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.609     5.193    sm/clk_IBUF_BUFG
    SLICE_X63Y77         FDSE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDSE (Prop_fdse_C_Q)         0.419     5.612 f  sm/D_states_q_reg[2]/Q
                         net (fo=170, routed)         1.923     7.535    sm/D_states_q_reg[2]_0
    SLICE_X56Y81         LUT2 (Prop_lut2_I0_O)        0.299     7.834 r  sm/D_stage_q[3]_i_3/O
                         net (fo=21, routed)          0.819     8.652    sm/D_stage_q[3]_i_3_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I3_O)        0.124     8.776 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.777     9.553    fifo_reset_cond/AS[0]
    SLICE_X62Y81         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.499   104.903    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X62Y81         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.272   105.175    
                         clock uncertainty           -0.035   105.140    
    SLICE_X62Y81         FDPE (Recov_fdpe_C_PRE)     -0.359   104.781    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.781    
                         arrival time                          -9.553    
  -------------------------------------------------------------------
                         slack                                 95.227    

Slack (MET) :             95.227ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.360ns  (logic 0.842ns (19.310%)  route 3.518ns (80.690%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 104.903 - 100.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.609     5.193    sm/clk_IBUF_BUFG
    SLICE_X63Y77         FDSE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDSE (Prop_fdse_C_Q)         0.419     5.612 f  sm/D_states_q_reg[2]/Q
                         net (fo=170, routed)         1.923     7.535    sm/D_states_q_reg[2]_0
    SLICE_X56Y81         LUT2 (Prop_lut2_I0_O)        0.299     7.834 r  sm/D_stage_q[3]_i_3/O
                         net (fo=21, routed)          0.819     8.652    sm/D_stage_q[3]_i_3_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I3_O)        0.124     8.776 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.777     9.553    fifo_reset_cond/AS[0]
    SLICE_X62Y81         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.499   104.903    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X62Y81         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.272   105.175    
                         clock uncertainty           -0.035   105.140    
    SLICE_X62Y81         FDPE (Recov_fdpe_C_PRE)     -0.359   104.781    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.781    
                         arrival time                          -9.553    
  -------------------------------------------------------------------
                         slack                                 95.227    

Slack (MET) :             95.227ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.360ns  (logic 0.842ns (19.310%)  route 3.518ns (80.690%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 104.903 - 100.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.609     5.193    sm/clk_IBUF_BUFG
    SLICE_X63Y77         FDSE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDSE (Prop_fdse_C_Q)         0.419     5.612 f  sm/D_states_q_reg[2]/Q
                         net (fo=170, routed)         1.923     7.535    sm/D_states_q_reg[2]_0
    SLICE_X56Y81         LUT2 (Prop_lut2_I0_O)        0.299     7.834 r  sm/D_stage_q[3]_i_3/O
                         net (fo=21, routed)          0.819     8.652    sm/D_stage_q[3]_i_3_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I3_O)        0.124     8.776 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.777     9.553    fifo_reset_cond/AS[0]
    SLICE_X62Y81         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.499   104.903    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X62Y81         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.272   105.175    
                         clock uncertainty           -0.035   105.140    
    SLICE_X62Y81         FDPE (Recov_fdpe_C_PRE)     -0.359   104.781    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.781    
                         arrival time                          -9.553    
  -------------------------------------------------------------------
                         slack                                 95.227    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.186ns (21.149%)  route 0.693ns (78.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.584     1.528    sm/clk_IBUF_BUFG
    SLICE_X63Y79         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDSE (Prop_fdse_C_Q)         0.141     1.669 r  sm/D_states_q_reg[7]/Q
                         net (fo=149, routed)         0.321     1.990    sm/D_states_q_reg[7]_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I5_O)        0.045     2.035 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.372     2.407    fifo_reset_cond/AS[0]
    SLICE_X62Y81         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.854     2.044    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X62Y81         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.501     1.544    
    SLICE_X62Y81         FDPE (Remov_fdpe_C_PRE)     -0.095     1.449    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.186ns (21.149%)  route 0.693ns (78.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.584     1.528    sm/clk_IBUF_BUFG
    SLICE_X63Y79         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDSE (Prop_fdse_C_Q)         0.141     1.669 r  sm/D_states_q_reg[7]/Q
                         net (fo=149, routed)         0.321     1.990    sm/D_states_q_reg[7]_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I5_O)        0.045     2.035 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.372     2.407    fifo_reset_cond/AS[0]
    SLICE_X62Y81         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.854     2.044    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X62Y81         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.501     1.544    
    SLICE_X62Y81         FDPE (Remov_fdpe_C_PRE)     -0.095     1.449    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.186ns (21.149%)  route 0.693ns (78.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.584     1.528    sm/clk_IBUF_BUFG
    SLICE_X63Y79         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDSE (Prop_fdse_C_Q)         0.141     1.669 r  sm/D_states_q_reg[7]/Q
                         net (fo=149, routed)         0.321     1.990    sm/D_states_q_reg[7]_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I5_O)        0.045     2.035 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.372     2.407    fifo_reset_cond/AS[0]
    SLICE_X62Y81         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.854     2.044    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X62Y81         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.501     1.544    
    SLICE_X62Y81         FDPE (Remov_fdpe_C_PRE)     -0.095     1.449    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.186ns (21.149%)  route 0.693ns (78.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.584     1.528    sm/clk_IBUF_BUFG
    SLICE_X63Y79         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDSE (Prop_fdse_C_Q)         0.141     1.669 r  sm/D_states_q_reg[7]/Q
                         net (fo=149, routed)         0.321     1.990    sm/D_states_q_reg[7]_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I5_O)        0.045     2.035 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.372     2.407    fifo_reset_cond/AS[0]
    SLICE_X62Y81         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.854     2.044    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X62Y81         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.501     1.544    
    SLICE_X62Y81         FDPE (Remov_fdpe_C_PRE)     -0.095     1.449    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  0.958    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.162ns  (logic 11.537ns (31.902%)  route 24.625ns (68.098%))
  Logic Levels:           33  (CARRY4=8 LUT2=2 LUT3=4 LUT4=5 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X49Y67         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.456     5.589 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=19, routed)          2.603     8.192    L_reg/M_sm_pbc[4]
    SLICE_X33Y64         LUT2 (Prop_lut2_I1_O)        0.124     8.316 f  L_reg/L_41949cad_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.947     9.263    L_reg/L_41949cad_remainder0_carry_i_25__0_n_0
    SLICE_X37Y64         LUT6 (Prop_lut6_I4_O)        0.124     9.387 f  L_reg/L_41949cad_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.823    10.210    L_reg/L_41949cad_remainder0_carry_i_12__0_n_0
    SLICE_X37Y63         LUT3 (Prop_lut3_I0_O)        0.152    10.362 f  L_reg/L_41949cad_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669    11.030    L_reg/L_41949cad_remainder0_carry_i_20__0_n_0
    SLICE_X37Y63         LUT5 (Prop_lut5_I4_O)        0.360    11.390 r  L_reg/L_41949cad_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.830    12.220    L_reg/L_41949cad_remainder0_carry_i_10__0_n_0
    SLICE_X36Y62         LUT4 (Prop_lut4_I1_O)        0.326    12.546 r  L_reg/L_41949cad_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.546    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.096 r  bseg_driver/decimal_renderer/L_41949cad_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.096    bseg_driver/decimal_renderer/L_41949cad_remainder0_carry_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.210 r  bseg_driver/decimal_renderer/L_41949cad_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.210    bseg_driver/decimal_renderer/L_41949cad_remainder0_carry__0_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.449 f  bseg_driver/decimal_renderer/L_41949cad_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.280    14.729    L_reg/L_41949cad_remainder0_1[10]
    SLICE_X31Y63         LUT5 (Prop_lut5_I0_O)        0.302    15.031 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           0.928    15.959    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X31Y61         LUT4 (Prop_lut4_I0_O)        0.124    16.083 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.956    17.039    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X30Y62         LUT6 (Prop_lut6_I0_O)        0.124    17.163 r  L_reg/i__carry_i_16__2/O
                         net (fo=5, routed)           0.693    17.857    L_reg/i__carry_i_16__2_n_0
    SLICE_X30Y62         LUT3 (Prop_lut3_I0_O)        0.152    18.009 r  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.993    19.002    L_reg/i__carry_i_20__2_n_0
    SLICE_X30Y62         LUT4 (Prop_lut4_I3_O)        0.348    19.350 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.860    20.210    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X31Y62         LUT4 (Prop_lut4_I3_O)        0.124    20.334 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           1.019    21.353    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X32Y62         LUT6 (Prop_lut6_I2_O)        0.124    21.477 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    21.477    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.875 r  bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.875    bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.188 f  bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.644    22.831    L_reg/L_41949cad_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X33Y63         LUT5 (Prop_lut5_I0_O)        0.306    23.137 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.510    23.647    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X33Y62         LUT5 (Prop_lut5_I0_O)        0.124    23.771 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.103    24.874    bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__0/i__carry__0_0
    SLICE_X35Y60         LUT2 (Prop_lut2_I0_O)        0.149    25.023 f  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.169    26.192    L_reg/i__carry_i_13__1_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I0_O)        0.332    26.524 f  L_reg/i__carry_i_24__1/O
                         net (fo=1, routed)           0.667    27.191    L_reg/i__carry_i_24__1_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I4_O)        0.124    27.315 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.870    28.185    L_reg/i__carry_i_13__1_n_0
    SLICE_X35Y60         LUT3 (Prop_lut3_I1_O)        0.150    28.335 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.366    28.701    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X34Y60         LUT5 (Prop_lut5_I0_O)        0.332    29.033 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.033    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.566 r  bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.566    bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.683 r  bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.683    bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.998 f  bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.859    30.857    bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X35Y62         LUT6 (Prop_lut6_I0_O)        0.307    31.164 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    31.315    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X35Y62         LUT6 (Prop_lut6_I1_O)        0.124    31.439 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.580    32.019    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y61         LUT3 (Prop_lut3_I1_O)        0.124    32.143 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.883    33.026    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I3_O)        0.124    33.150 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.841    33.991    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X38Y60         LUT4 (Prop_lut4_I2_O)        0.152    34.143 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.382    37.525    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.770    41.295 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.295    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.100ns  (logic 11.442ns (31.696%)  route 24.657ns (68.304%))
  Logic Levels:           33  (CARRY4=9 LUT2=4 LUT3=6 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.542     5.126    L_reg/clk_IBUF_BUFG
    SLICE_X40Y69         FDRE                                         r  L_reg/D_registers_q_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  L_reg/D_registers_q_reg[2][10]/Q
                         net (fo=11, routed)          1.431     7.013    L_reg/M_sm_pac[10]
    SLICE_X49Y63         LUT3 (Prop_lut3_I0_O)        0.152     7.165 r  L_reg/L_41949cad_remainder0_carry_i_21/O
                         net (fo=3, routed)           1.012     8.177    L_reg/L_41949cad_remainder0_carry_i_21_n_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I1_O)        0.326     8.503 r  L_reg/L_41949cad_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          0.682     9.185    L_reg/L_41949cad_remainder0_carry__0_i_9_n_0
    SLICE_X48Y64         LUT2 (Prop_lut2_I1_O)        0.152     9.337 f  L_reg/L_41949cad_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.283     9.620    L_reg/L_41949cad_remainder0_carry_i_15_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I3_O)        0.332     9.952 r  L_reg/L_41949cad_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.253    11.205    L_reg/L_41949cad_remainder0_carry_i_8_n_0
    SLICE_X46Y63         LUT2 (Prop_lut2_I0_O)        0.124    11.329 r  L_reg/L_41949cad_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.568    11.897    aseg_driver/decimal_renderer/DI[2]
    SLICE_X47Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.282 r  aseg_driver/decimal_renderer/L_41949cad_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.282    aseg_driver/decimal_renderer/L_41949cad_remainder0_carry_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.616 f  aseg_driver/decimal_renderer/L_41949cad_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.046    13.662    L_reg/L_41949cad_remainder0[5]
    SLICE_X45Y63         LUT3 (Prop_lut3_I2_O)        0.303    13.965 f  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           1.595    15.560    L_reg/i__carry__0_i_18_n_0
    SLICE_X45Y64         LUT6 (Prop_lut6_I2_O)        0.124    15.684 f  L_reg/i__carry_i_26__0/O
                         net (fo=1, routed)           0.151    15.835    L_reg/i__carry_i_26__0_n_0
    SLICE_X45Y64         LUT6 (Prop_lut6_I0_O)        0.124    15.959 f  L_reg/i__carry_i_24__0/O
                         net (fo=2, routed)           0.967    16.926    L_reg/i__carry_i_24__0_n_0
    SLICE_X43Y62         LUT5 (Prop_lut5_I2_O)        0.152    17.078 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.848    17.925    L_reg/i__carry_i_19_n_0
    SLICE_X43Y62         LUT3 (Prop_lut3_I0_O)        0.354    18.279 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.028    19.308    L_reg/i__carry_i_11_n_0
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.332    19.640 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.332    19.972    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X44Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.479 r  aseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.479    aseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__0/i__carry_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.593 r  aseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.593    aseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.906 r  aseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.882    21.787    L_reg/L_41949cad_remainder0_inferred__1/i__carry__2[3]
    SLICE_X45Y64         LUT5 (Prop_lut5_I0_O)        0.306    22.093 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.404    22.497    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X45Y63         LUT5 (Prop_lut5_I0_O)        0.124    22.621 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.031    23.652    aseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__0/i__carry__0_0
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124    23.776 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.858    24.634    L_reg/i__carry_i_13_0
    SLICE_X41Y60         LUT5 (Prop_lut5_I1_O)        0.152    24.786 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.829    25.615    L_reg/i__carry_i_18_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I5_O)        0.326    25.941 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.731    26.672    L_reg/i__carry_i_13_n_0
    SLICE_X43Y60         LUT3 (Prop_lut3_I1_O)        0.150    26.822 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.631    27.453    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X42Y61         LUT5 (Prop_lut5_I0_O)        0.326    27.779 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.779    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.312 r  aseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.312    aseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.429 r  aseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.429    aseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.546 r  aseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.546    aseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.765 r  aseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.107    29.873    aseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X43Y62         LUT6 (Prop_lut6_I5_O)        0.295    30.168 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    30.431    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X43Y62         LUT6 (Prop_lut6_I1_O)        0.124    30.555 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.819    31.374    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y60         LUT3 (Prop_lut3_I1_O)        0.124    31.498 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.805    32.302    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I4_O)        0.124    32.426 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.316    33.742    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X38Y59         LUT3 (Prop_lut3_I1_O)        0.124    33.866 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.786    37.652    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    41.226 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.226    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.940ns  (logic 11.476ns (31.930%)  route 24.464ns (68.070%))
  Logic Levels:           33  (CARRY4=8 LUT2=2 LUT3=4 LUT4=5 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X49Y67         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.456     5.589 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=19, routed)          2.603     8.192    L_reg/M_sm_pbc[4]
    SLICE_X33Y64         LUT2 (Prop_lut2_I1_O)        0.124     8.316 f  L_reg/L_41949cad_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.947     9.263    L_reg/L_41949cad_remainder0_carry_i_25__0_n_0
    SLICE_X37Y64         LUT6 (Prop_lut6_I4_O)        0.124     9.387 f  L_reg/L_41949cad_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.823    10.210    L_reg/L_41949cad_remainder0_carry_i_12__0_n_0
    SLICE_X37Y63         LUT3 (Prop_lut3_I0_O)        0.152    10.362 f  L_reg/L_41949cad_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669    11.030    L_reg/L_41949cad_remainder0_carry_i_20__0_n_0
    SLICE_X37Y63         LUT5 (Prop_lut5_I4_O)        0.360    11.390 r  L_reg/L_41949cad_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.830    12.220    L_reg/L_41949cad_remainder0_carry_i_10__0_n_0
    SLICE_X36Y62         LUT4 (Prop_lut4_I1_O)        0.326    12.546 r  L_reg/L_41949cad_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.546    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.096 r  bseg_driver/decimal_renderer/L_41949cad_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.096    bseg_driver/decimal_renderer/L_41949cad_remainder0_carry_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.210 r  bseg_driver/decimal_renderer/L_41949cad_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.210    bseg_driver/decimal_renderer/L_41949cad_remainder0_carry__0_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.449 f  bseg_driver/decimal_renderer/L_41949cad_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.280    14.729    L_reg/L_41949cad_remainder0_1[10]
    SLICE_X31Y63         LUT5 (Prop_lut5_I0_O)        0.302    15.031 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           0.928    15.959    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X31Y61         LUT4 (Prop_lut4_I0_O)        0.124    16.083 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.956    17.039    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X30Y62         LUT6 (Prop_lut6_I0_O)        0.124    17.163 r  L_reg/i__carry_i_16__2/O
                         net (fo=5, routed)           0.693    17.857    L_reg/i__carry_i_16__2_n_0
    SLICE_X30Y62         LUT3 (Prop_lut3_I0_O)        0.152    18.009 r  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.993    19.002    L_reg/i__carry_i_20__2_n_0
    SLICE_X30Y62         LUT4 (Prop_lut4_I3_O)        0.348    19.350 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.860    20.210    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X31Y62         LUT4 (Prop_lut4_I3_O)        0.124    20.334 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           1.019    21.353    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X32Y62         LUT6 (Prop_lut6_I2_O)        0.124    21.477 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    21.477    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.875 r  bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.875    bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.188 f  bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.644    22.831    L_reg/L_41949cad_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X33Y63         LUT5 (Prop_lut5_I0_O)        0.306    23.137 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.510    23.647    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X33Y62         LUT5 (Prop_lut5_I0_O)        0.124    23.771 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.103    24.874    bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__0/i__carry__0_0
    SLICE_X35Y60         LUT2 (Prop_lut2_I0_O)        0.149    25.023 f  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.169    26.192    L_reg/i__carry_i_13__1_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I0_O)        0.332    26.524 f  L_reg/i__carry_i_24__1/O
                         net (fo=1, routed)           0.667    27.191    L_reg/i__carry_i_24__1_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I4_O)        0.124    27.315 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.870    28.185    L_reg/i__carry_i_13__1_n_0
    SLICE_X35Y60         LUT3 (Prop_lut3_I1_O)        0.150    28.335 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.366    28.701    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X34Y60         LUT5 (Prop_lut5_I0_O)        0.332    29.033 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.033    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.566 r  bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.566    bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.683 r  bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.683    bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.998 f  bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.859    30.857    bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X35Y62         LUT6 (Prop_lut6_I0_O)        0.307    31.164 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    31.315    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X35Y62         LUT6 (Prop_lut6_I1_O)        0.124    31.439 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.580    32.019    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y61         LUT3 (Prop_lut3_I1_O)        0.124    32.143 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.883    33.026    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I3_O)        0.124    33.150 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.851    34.001    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X38Y60         LUT4 (Prop_lut4_I2_O)        0.150    34.151 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.211    37.362    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.711    41.073 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.073    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.925ns  (logic 11.283ns (31.406%)  route 24.643ns (68.594%))
  Logic Levels:           33  (CARRY4=8 LUT2=2 LUT3=4 LUT4=5 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X49Y67         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.456     5.589 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=19, routed)          2.603     8.192    L_reg/M_sm_pbc[4]
    SLICE_X33Y64         LUT2 (Prop_lut2_I1_O)        0.124     8.316 f  L_reg/L_41949cad_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.947     9.263    L_reg/L_41949cad_remainder0_carry_i_25__0_n_0
    SLICE_X37Y64         LUT6 (Prop_lut6_I4_O)        0.124     9.387 f  L_reg/L_41949cad_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.823    10.210    L_reg/L_41949cad_remainder0_carry_i_12__0_n_0
    SLICE_X37Y63         LUT3 (Prop_lut3_I0_O)        0.152    10.362 f  L_reg/L_41949cad_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669    11.030    L_reg/L_41949cad_remainder0_carry_i_20__0_n_0
    SLICE_X37Y63         LUT5 (Prop_lut5_I4_O)        0.360    11.390 r  L_reg/L_41949cad_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.830    12.220    L_reg/L_41949cad_remainder0_carry_i_10__0_n_0
    SLICE_X36Y62         LUT4 (Prop_lut4_I1_O)        0.326    12.546 r  L_reg/L_41949cad_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.546    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.096 r  bseg_driver/decimal_renderer/L_41949cad_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.096    bseg_driver/decimal_renderer/L_41949cad_remainder0_carry_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.210 r  bseg_driver/decimal_renderer/L_41949cad_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.210    bseg_driver/decimal_renderer/L_41949cad_remainder0_carry__0_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.449 f  bseg_driver/decimal_renderer/L_41949cad_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.280    14.729    L_reg/L_41949cad_remainder0_1[10]
    SLICE_X31Y63         LUT5 (Prop_lut5_I0_O)        0.302    15.031 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           0.928    15.959    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X31Y61         LUT4 (Prop_lut4_I0_O)        0.124    16.083 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.956    17.039    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X30Y62         LUT6 (Prop_lut6_I0_O)        0.124    17.163 r  L_reg/i__carry_i_16__2/O
                         net (fo=5, routed)           0.693    17.857    L_reg/i__carry_i_16__2_n_0
    SLICE_X30Y62         LUT3 (Prop_lut3_I0_O)        0.152    18.009 r  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.993    19.002    L_reg/i__carry_i_20__2_n_0
    SLICE_X30Y62         LUT4 (Prop_lut4_I3_O)        0.348    19.350 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.860    20.210    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X31Y62         LUT4 (Prop_lut4_I3_O)        0.124    20.334 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           1.019    21.353    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X32Y62         LUT6 (Prop_lut6_I2_O)        0.124    21.477 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    21.477    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.875 r  bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.875    bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.188 f  bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.644    22.831    L_reg/L_41949cad_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X33Y63         LUT5 (Prop_lut5_I0_O)        0.306    23.137 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.510    23.647    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X33Y62         LUT5 (Prop_lut5_I0_O)        0.124    23.771 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.103    24.874    bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__0/i__carry__0_0
    SLICE_X35Y60         LUT2 (Prop_lut2_I0_O)        0.149    25.023 f  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.169    26.192    L_reg/i__carry_i_13__1_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I0_O)        0.332    26.524 f  L_reg/i__carry_i_24__1/O
                         net (fo=1, routed)           0.667    27.191    L_reg/i__carry_i_24__1_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I4_O)        0.124    27.315 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.870    28.185    L_reg/i__carry_i_13__1_n_0
    SLICE_X35Y60         LUT3 (Prop_lut3_I1_O)        0.150    28.335 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.366    28.701    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X34Y60         LUT5 (Prop_lut5_I0_O)        0.332    29.033 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.033    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.566 r  bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.566    bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.683 r  bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.683    bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.998 f  bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.859    30.857    bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X35Y62         LUT6 (Prop_lut6_I0_O)        0.307    31.164 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    31.315    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X35Y62         LUT6 (Prop_lut6_I1_O)        0.124    31.439 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.580    32.019    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y61         LUT3 (Prop_lut3_I1_O)        0.124    32.143 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.883    33.026    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I3_O)        0.124    33.150 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.851    34.001    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X38Y60         LUT4 (Prop_lut4_I3_O)        0.124    34.125 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.390    37.515    bseg_OBUF[10]
    T4                   OBUF (Prop_obuf_I_O)         3.544    41.058 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.058    bseg[10]
    T4                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.861ns  (logic 11.284ns (31.466%)  route 24.577ns (68.534%))
  Logic Levels:           33  (CARRY4=8 LUT2=2 LUT3=4 LUT4=5 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X49Y67         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.456     5.589 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=19, routed)          2.603     8.192    L_reg/M_sm_pbc[4]
    SLICE_X33Y64         LUT2 (Prop_lut2_I1_O)        0.124     8.316 f  L_reg/L_41949cad_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.947     9.263    L_reg/L_41949cad_remainder0_carry_i_25__0_n_0
    SLICE_X37Y64         LUT6 (Prop_lut6_I4_O)        0.124     9.387 f  L_reg/L_41949cad_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.823    10.210    L_reg/L_41949cad_remainder0_carry_i_12__0_n_0
    SLICE_X37Y63         LUT3 (Prop_lut3_I0_O)        0.152    10.362 f  L_reg/L_41949cad_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669    11.030    L_reg/L_41949cad_remainder0_carry_i_20__0_n_0
    SLICE_X37Y63         LUT5 (Prop_lut5_I4_O)        0.360    11.390 r  L_reg/L_41949cad_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.830    12.220    L_reg/L_41949cad_remainder0_carry_i_10__0_n_0
    SLICE_X36Y62         LUT4 (Prop_lut4_I1_O)        0.326    12.546 r  L_reg/L_41949cad_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.546    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.096 r  bseg_driver/decimal_renderer/L_41949cad_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.096    bseg_driver/decimal_renderer/L_41949cad_remainder0_carry_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.210 r  bseg_driver/decimal_renderer/L_41949cad_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.210    bseg_driver/decimal_renderer/L_41949cad_remainder0_carry__0_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.449 f  bseg_driver/decimal_renderer/L_41949cad_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.280    14.729    L_reg/L_41949cad_remainder0_1[10]
    SLICE_X31Y63         LUT5 (Prop_lut5_I0_O)        0.302    15.031 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           0.928    15.959    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X31Y61         LUT4 (Prop_lut4_I0_O)        0.124    16.083 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.956    17.039    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X30Y62         LUT6 (Prop_lut6_I0_O)        0.124    17.163 r  L_reg/i__carry_i_16__2/O
                         net (fo=5, routed)           0.693    17.857    L_reg/i__carry_i_16__2_n_0
    SLICE_X30Y62         LUT3 (Prop_lut3_I0_O)        0.152    18.009 r  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.993    19.002    L_reg/i__carry_i_20__2_n_0
    SLICE_X30Y62         LUT4 (Prop_lut4_I3_O)        0.348    19.350 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.860    20.210    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X31Y62         LUT4 (Prop_lut4_I3_O)        0.124    20.334 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           1.019    21.353    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X32Y62         LUT6 (Prop_lut6_I2_O)        0.124    21.477 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    21.477    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.875 r  bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.875    bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.188 f  bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.644    22.831    L_reg/L_41949cad_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X33Y63         LUT5 (Prop_lut5_I0_O)        0.306    23.137 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.510    23.647    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X33Y62         LUT5 (Prop_lut5_I0_O)        0.124    23.771 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.103    24.874    bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__0/i__carry__0_0
    SLICE_X35Y60         LUT2 (Prop_lut2_I0_O)        0.149    25.023 f  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.169    26.192    L_reg/i__carry_i_13__1_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I0_O)        0.332    26.524 f  L_reg/i__carry_i_24__1/O
                         net (fo=1, routed)           0.667    27.191    L_reg/i__carry_i_24__1_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I4_O)        0.124    27.315 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.870    28.185    L_reg/i__carry_i_13__1_n_0
    SLICE_X35Y60         LUT3 (Prop_lut3_I1_O)        0.150    28.335 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.366    28.701    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X34Y60         LUT5 (Prop_lut5_I0_O)        0.332    29.033 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.033    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.566 r  bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.566    bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.683 r  bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.683    bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.998 f  bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.859    30.857    bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X35Y62         LUT6 (Prop_lut6_I0_O)        0.307    31.164 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    31.315    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X35Y62         LUT6 (Prop_lut6_I1_O)        0.124    31.439 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.580    32.019    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y61         LUT3 (Prop_lut3_I1_O)        0.124    32.143 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.883    33.026    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I3_O)        0.124    33.150 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.808    33.958    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X38Y60         LUT4 (Prop_lut4_I2_O)        0.124    34.082 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.367    37.449    bseg_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         3.545    40.994 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.994    bseg[6]
    R3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.635ns  (logic 11.469ns (32.185%)  route 24.166ns (67.815%))
  Logic Levels:           33  (CARRY4=8 LUT2=2 LUT3=4 LUT4=5 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X49Y67         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.456     5.589 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=19, routed)          2.603     8.192    L_reg/M_sm_pbc[4]
    SLICE_X33Y64         LUT2 (Prop_lut2_I1_O)        0.124     8.316 f  L_reg/L_41949cad_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.947     9.263    L_reg/L_41949cad_remainder0_carry_i_25__0_n_0
    SLICE_X37Y64         LUT6 (Prop_lut6_I4_O)        0.124     9.387 f  L_reg/L_41949cad_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.823    10.210    L_reg/L_41949cad_remainder0_carry_i_12__0_n_0
    SLICE_X37Y63         LUT3 (Prop_lut3_I0_O)        0.152    10.362 f  L_reg/L_41949cad_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669    11.030    L_reg/L_41949cad_remainder0_carry_i_20__0_n_0
    SLICE_X37Y63         LUT5 (Prop_lut5_I4_O)        0.360    11.390 r  L_reg/L_41949cad_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.830    12.220    L_reg/L_41949cad_remainder0_carry_i_10__0_n_0
    SLICE_X36Y62         LUT4 (Prop_lut4_I1_O)        0.326    12.546 r  L_reg/L_41949cad_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.546    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.096 r  bseg_driver/decimal_renderer/L_41949cad_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.096    bseg_driver/decimal_renderer/L_41949cad_remainder0_carry_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.210 r  bseg_driver/decimal_renderer/L_41949cad_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.210    bseg_driver/decimal_renderer/L_41949cad_remainder0_carry__0_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.449 f  bseg_driver/decimal_renderer/L_41949cad_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.280    14.729    L_reg/L_41949cad_remainder0_1[10]
    SLICE_X31Y63         LUT5 (Prop_lut5_I0_O)        0.302    15.031 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           0.928    15.959    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X31Y61         LUT4 (Prop_lut4_I0_O)        0.124    16.083 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.956    17.039    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X30Y62         LUT6 (Prop_lut6_I0_O)        0.124    17.163 r  L_reg/i__carry_i_16__2/O
                         net (fo=5, routed)           0.693    17.857    L_reg/i__carry_i_16__2_n_0
    SLICE_X30Y62         LUT3 (Prop_lut3_I0_O)        0.152    18.009 r  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.993    19.002    L_reg/i__carry_i_20__2_n_0
    SLICE_X30Y62         LUT4 (Prop_lut4_I3_O)        0.348    19.350 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.860    20.210    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X31Y62         LUT4 (Prop_lut4_I3_O)        0.124    20.334 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           1.019    21.353    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X32Y62         LUT6 (Prop_lut6_I2_O)        0.124    21.477 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    21.477    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.875 r  bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.875    bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.188 f  bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.644    22.831    L_reg/L_41949cad_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X33Y63         LUT5 (Prop_lut5_I0_O)        0.306    23.137 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.510    23.647    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X33Y62         LUT5 (Prop_lut5_I0_O)        0.124    23.771 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.103    24.874    bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__0/i__carry__0_0
    SLICE_X35Y60         LUT2 (Prop_lut2_I0_O)        0.149    25.023 f  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.169    26.192    L_reg/i__carry_i_13__1_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I0_O)        0.332    26.524 f  L_reg/i__carry_i_24__1/O
                         net (fo=1, routed)           0.667    27.191    L_reg/i__carry_i_24__1_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I4_O)        0.124    27.315 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.870    28.185    L_reg/i__carry_i_13__1_n_0
    SLICE_X35Y60         LUT3 (Prop_lut3_I1_O)        0.150    28.335 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.366    28.701    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X34Y60         LUT5 (Prop_lut5_I0_O)        0.332    29.033 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.033    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.566 r  bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.566    bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.683 r  bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.683    bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.998 f  bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.859    30.857    bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X35Y62         LUT6 (Prop_lut6_I0_O)        0.307    31.164 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    31.315    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X35Y62         LUT6 (Prop_lut6_I1_O)        0.124    31.439 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.580    32.019    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y61         LUT3 (Prop_lut3_I1_O)        0.124    32.143 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.883    33.026    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I3_O)        0.124    33.150 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.808    33.958    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X38Y60         LUT4 (Prop_lut4_I2_O)        0.153    34.111 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.956    37.067    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.701    40.768 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.768    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.590ns  (logic 11.437ns (32.136%)  route 24.153ns (67.864%))
  Logic Levels:           33  (CARRY4=9 LUT2=4 LUT3=5 LUT4=1 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.542     5.126    L_reg/clk_IBUF_BUFG
    SLICE_X40Y69         FDRE                                         r  L_reg/D_registers_q_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  L_reg/D_registers_q_reg[2][10]/Q
                         net (fo=11, routed)          1.431     7.013    L_reg/M_sm_pac[10]
    SLICE_X49Y63         LUT3 (Prop_lut3_I0_O)        0.152     7.165 r  L_reg/L_41949cad_remainder0_carry_i_21/O
                         net (fo=3, routed)           1.012     8.177    L_reg/L_41949cad_remainder0_carry_i_21_n_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I1_O)        0.326     8.503 r  L_reg/L_41949cad_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          0.682     9.185    L_reg/L_41949cad_remainder0_carry__0_i_9_n_0
    SLICE_X48Y64         LUT2 (Prop_lut2_I1_O)        0.152     9.337 f  L_reg/L_41949cad_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.283     9.620    L_reg/L_41949cad_remainder0_carry_i_15_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I3_O)        0.332     9.952 r  L_reg/L_41949cad_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.253    11.205    L_reg/L_41949cad_remainder0_carry_i_8_n_0
    SLICE_X46Y63         LUT2 (Prop_lut2_I0_O)        0.124    11.329 r  L_reg/L_41949cad_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.568    11.897    aseg_driver/decimal_renderer/DI[2]
    SLICE_X47Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.282 r  aseg_driver/decimal_renderer/L_41949cad_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.282    aseg_driver/decimal_renderer/L_41949cad_remainder0_carry_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.616 f  aseg_driver/decimal_renderer/L_41949cad_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.046    13.662    L_reg/L_41949cad_remainder0[5]
    SLICE_X45Y63         LUT3 (Prop_lut3_I2_O)        0.303    13.965 f  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           1.595    15.560    L_reg/i__carry__0_i_18_n_0
    SLICE_X45Y64         LUT6 (Prop_lut6_I2_O)        0.124    15.684 f  L_reg/i__carry_i_26__0/O
                         net (fo=1, routed)           0.151    15.835    L_reg/i__carry_i_26__0_n_0
    SLICE_X45Y64         LUT6 (Prop_lut6_I0_O)        0.124    15.959 f  L_reg/i__carry_i_24__0/O
                         net (fo=2, routed)           0.967    16.926    L_reg/i__carry_i_24__0_n_0
    SLICE_X43Y62         LUT5 (Prop_lut5_I2_O)        0.152    17.078 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.848    17.925    L_reg/i__carry_i_19_n_0
    SLICE_X43Y62         LUT3 (Prop_lut3_I0_O)        0.354    18.279 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.028    19.308    L_reg/i__carry_i_11_n_0
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.332    19.640 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.332    19.972    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X44Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.479 r  aseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.479    aseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__0/i__carry_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.593 r  aseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.593    aseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.906 r  aseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.882    21.787    L_reg/L_41949cad_remainder0_inferred__1/i__carry__2[3]
    SLICE_X45Y64         LUT5 (Prop_lut5_I0_O)        0.306    22.093 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.404    22.497    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X45Y63         LUT5 (Prop_lut5_I0_O)        0.124    22.621 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.031    23.652    aseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__0/i__carry__0_0
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124    23.776 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.858    24.634    L_reg/i__carry_i_13_0
    SLICE_X41Y60         LUT5 (Prop_lut5_I1_O)        0.152    24.786 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.829    25.615    L_reg/i__carry_i_18_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I5_O)        0.326    25.941 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.731    26.672    L_reg/i__carry_i_13_n_0
    SLICE_X43Y60         LUT3 (Prop_lut3_I1_O)        0.150    26.822 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.631    27.453    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X42Y61         LUT5 (Prop_lut5_I0_O)        0.326    27.779 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.779    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.312 r  aseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.312    aseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.429 r  aseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.429    aseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.546 r  aseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.546    aseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.765 r  aseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.107    29.873    aseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X43Y62         LUT6 (Prop_lut6_I5_O)        0.295    30.168 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    30.431    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X43Y62         LUT6 (Prop_lut6_I1_O)        0.124    30.555 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.819    31.374    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y60         LUT3 (Prop_lut3_I1_O)        0.124    31.498 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.805    32.302    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I4_O)        0.124    32.426 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.938    33.364    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X38Y59         LUT4 (Prop_lut4_I2_O)        0.124    33.488 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.660    37.148    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    40.716 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.716    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.522ns  (logic 11.641ns (32.770%)  route 23.881ns (67.230%))
  Logic Levels:           33  (CARRY4=9 LUT2=4 LUT3=5 LUT4=1 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.542     5.126    L_reg/clk_IBUF_BUFG
    SLICE_X40Y69         FDRE                                         r  L_reg/D_registers_q_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  L_reg/D_registers_q_reg[2][10]/Q
                         net (fo=11, routed)          1.431     7.013    L_reg/M_sm_pac[10]
    SLICE_X49Y63         LUT3 (Prop_lut3_I0_O)        0.152     7.165 r  L_reg/L_41949cad_remainder0_carry_i_21/O
                         net (fo=3, routed)           1.012     8.177    L_reg/L_41949cad_remainder0_carry_i_21_n_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I1_O)        0.326     8.503 r  L_reg/L_41949cad_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          0.682     9.185    L_reg/L_41949cad_remainder0_carry__0_i_9_n_0
    SLICE_X48Y64         LUT2 (Prop_lut2_I1_O)        0.152     9.337 f  L_reg/L_41949cad_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.283     9.620    L_reg/L_41949cad_remainder0_carry_i_15_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I3_O)        0.332     9.952 r  L_reg/L_41949cad_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.253    11.205    L_reg/L_41949cad_remainder0_carry_i_8_n_0
    SLICE_X46Y63         LUT2 (Prop_lut2_I0_O)        0.124    11.329 r  L_reg/L_41949cad_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.568    11.897    aseg_driver/decimal_renderer/DI[2]
    SLICE_X47Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.282 r  aseg_driver/decimal_renderer/L_41949cad_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.282    aseg_driver/decimal_renderer/L_41949cad_remainder0_carry_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.616 f  aseg_driver/decimal_renderer/L_41949cad_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.046    13.662    L_reg/L_41949cad_remainder0[5]
    SLICE_X45Y63         LUT3 (Prop_lut3_I2_O)        0.303    13.965 f  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           1.595    15.560    L_reg/i__carry__0_i_18_n_0
    SLICE_X45Y64         LUT6 (Prop_lut6_I2_O)        0.124    15.684 f  L_reg/i__carry_i_26__0/O
                         net (fo=1, routed)           0.151    15.835    L_reg/i__carry_i_26__0_n_0
    SLICE_X45Y64         LUT6 (Prop_lut6_I0_O)        0.124    15.959 f  L_reg/i__carry_i_24__0/O
                         net (fo=2, routed)           0.967    16.926    L_reg/i__carry_i_24__0_n_0
    SLICE_X43Y62         LUT5 (Prop_lut5_I2_O)        0.152    17.078 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.848    17.925    L_reg/i__carry_i_19_n_0
    SLICE_X43Y62         LUT3 (Prop_lut3_I0_O)        0.354    18.279 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.028    19.308    L_reg/i__carry_i_11_n_0
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.332    19.640 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.332    19.972    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X44Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.479 r  aseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.479    aseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__0/i__carry_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.593 r  aseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.593    aseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.906 r  aseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.882    21.787    L_reg/L_41949cad_remainder0_inferred__1/i__carry__2[3]
    SLICE_X45Y64         LUT5 (Prop_lut5_I0_O)        0.306    22.093 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.404    22.497    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X45Y63         LUT5 (Prop_lut5_I0_O)        0.124    22.621 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.031    23.652    aseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__0/i__carry__0_0
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124    23.776 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.858    24.634    L_reg/i__carry_i_13_0
    SLICE_X41Y60         LUT5 (Prop_lut5_I1_O)        0.152    24.786 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.829    25.615    L_reg/i__carry_i_18_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I5_O)        0.326    25.941 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.731    26.672    L_reg/i__carry_i_13_n_0
    SLICE_X43Y60         LUT3 (Prop_lut3_I1_O)        0.150    26.822 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.631    27.453    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X42Y61         LUT5 (Prop_lut5_I0_O)        0.326    27.779 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.779    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.312 r  aseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.312    aseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.429 r  aseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.429    aseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.546 r  aseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.546    aseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.765 r  aseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.107    29.873    aseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X43Y62         LUT6 (Prop_lut6_I5_O)        0.295    30.168 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    30.431    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X43Y62         LUT6 (Prop_lut6_I1_O)        0.124    30.555 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.819    31.374    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y60         LUT3 (Prop_lut3_I1_O)        0.124    31.498 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.805    32.302    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I4_O)        0.124    32.426 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.938    33.364    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X38Y59         LUT4 (Prop_lut4_I1_O)        0.116    33.480 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.388    36.868    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.780    40.648 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.648    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.307ns  (logic 11.253ns (31.872%)  route 24.054ns (68.128%))
  Logic Levels:           33  (CARRY4=8 LUT2=2 LUT3=4 LUT4=5 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X49Y67         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.456     5.589 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=19, routed)          2.603     8.192    L_reg/M_sm_pbc[4]
    SLICE_X33Y64         LUT2 (Prop_lut2_I1_O)        0.124     8.316 f  L_reg/L_41949cad_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.947     9.263    L_reg/L_41949cad_remainder0_carry_i_25__0_n_0
    SLICE_X37Y64         LUT6 (Prop_lut6_I4_O)        0.124     9.387 f  L_reg/L_41949cad_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.823    10.210    L_reg/L_41949cad_remainder0_carry_i_12__0_n_0
    SLICE_X37Y63         LUT3 (Prop_lut3_I0_O)        0.152    10.362 f  L_reg/L_41949cad_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669    11.030    L_reg/L_41949cad_remainder0_carry_i_20__0_n_0
    SLICE_X37Y63         LUT5 (Prop_lut5_I4_O)        0.360    11.390 r  L_reg/L_41949cad_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.830    12.220    L_reg/L_41949cad_remainder0_carry_i_10__0_n_0
    SLICE_X36Y62         LUT4 (Prop_lut4_I1_O)        0.326    12.546 r  L_reg/L_41949cad_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.546    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.096 r  bseg_driver/decimal_renderer/L_41949cad_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.096    bseg_driver/decimal_renderer/L_41949cad_remainder0_carry_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.210 r  bseg_driver/decimal_renderer/L_41949cad_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.210    bseg_driver/decimal_renderer/L_41949cad_remainder0_carry__0_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.449 f  bseg_driver/decimal_renderer/L_41949cad_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.280    14.729    L_reg/L_41949cad_remainder0_1[10]
    SLICE_X31Y63         LUT5 (Prop_lut5_I0_O)        0.302    15.031 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           0.928    15.959    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X31Y61         LUT4 (Prop_lut4_I0_O)        0.124    16.083 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.956    17.039    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X30Y62         LUT6 (Prop_lut6_I0_O)        0.124    17.163 r  L_reg/i__carry_i_16__2/O
                         net (fo=5, routed)           0.693    17.857    L_reg/i__carry_i_16__2_n_0
    SLICE_X30Y62         LUT3 (Prop_lut3_I0_O)        0.152    18.009 r  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.993    19.002    L_reg/i__carry_i_20__2_n_0
    SLICE_X30Y62         LUT4 (Prop_lut4_I3_O)        0.348    19.350 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.860    20.210    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X31Y62         LUT4 (Prop_lut4_I3_O)        0.124    20.334 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           1.019    21.353    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X32Y62         LUT6 (Prop_lut6_I2_O)        0.124    21.477 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    21.477    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.875 r  bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.875    bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.188 f  bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.644    22.831    L_reg/L_41949cad_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X33Y63         LUT5 (Prop_lut5_I0_O)        0.306    23.137 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.510    23.647    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X33Y62         LUT5 (Prop_lut5_I0_O)        0.124    23.771 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.103    24.874    bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__0/i__carry__0_0
    SLICE_X35Y60         LUT2 (Prop_lut2_I0_O)        0.149    25.023 f  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.169    26.192    L_reg/i__carry_i_13__1_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I0_O)        0.332    26.524 f  L_reg/i__carry_i_24__1/O
                         net (fo=1, routed)           0.667    27.191    L_reg/i__carry_i_24__1_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I4_O)        0.124    27.315 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.870    28.185    L_reg/i__carry_i_13__1_n_0
    SLICE_X35Y60         LUT3 (Prop_lut3_I1_O)        0.150    28.335 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.366    28.701    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X34Y60         LUT5 (Prop_lut5_I0_O)        0.332    29.033 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.033    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.566 r  bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.566    bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.683 r  bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.683    bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.998 f  bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.859    30.857    bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X35Y62         LUT6 (Prop_lut6_I0_O)        0.307    31.164 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    31.315    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X35Y62         LUT6 (Prop_lut6_I1_O)        0.124    31.439 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.580    32.019    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y61         LUT3 (Prop_lut3_I1_O)        0.124    32.143 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.883    33.026    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I3_O)        0.124    33.150 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.841    33.991    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X38Y60         LUT4 (Prop_lut4_I0_O)        0.124    34.115 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.811    36.926    bseg_OBUF[1]
    M4                   OBUF (Prop_obuf_I_O)         3.514    40.440 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.440    bseg[1]
    M4                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.174ns  (logic 11.249ns (31.981%)  route 23.925ns (68.019%))
  Logic Levels:           33  (CARRY4=8 LUT2=2 LUT3=4 LUT4=4 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X49Y67         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.456     5.589 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=19, routed)          2.603     8.192    L_reg/M_sm_pbc[4]
    SLICE_X33Y64         LUT2 (Prop_lut2_I1_O)        0.124     8.316 f  L_reg/L_41949cad_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.947     9.263    L_reg/L_41949cad_remainder0_carry_i_25__0_n_0
    SLICE_X37Y64         LUT6 (Prop_lut6_I4_O)        0.124     9.387 f  L_reg/L_41949cad_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.823    10.210    L_reg/L_41949cad_remainder0_carry_i_12__0_n_0
    SLICE_X37Y63         LUT3 (Prop_lut3_I0_O)        0.152    10.362 f  L_reg/L_41949cad_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669    11.030    L_reg/L_41949cad_remainder0_carry_i_20__0_n_0
    SLICE_X37Y63         LUT5 (Prop_lut5_I4_O)        0.360    11.390 r  L_reg/L_41949cad_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.830    12.220    L_reg/L_41949cad_remainder0_carry_i_10__0_n_0
    SLICE_X36Y62         LUT4 (Prop_lut4_I1_O)        0.326    12.546 r  L_reg/L_41949cad_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.546    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.096 r  bseg_driver/decimal_renderer/L_41949cad_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.096    bseg_driver/decimal_renderer/L_41949cad_remainder0_carry_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.210 r  bseg_driver/decimal_renderer/L_41949cad_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.210    bseg_driver/decimal_renderer/L_41949cad_remainder0_carry__0_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.449 f  bseg_driver/decimal_renderer/L_41949cad_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.280    14.729    L_reg/L_41949cad_remainder0_1[10]
    SLICE_X31Y63         LUT5 (Prop_lut5_I0_O)        0.302    15.031 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           0.928    15.959    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X31Y61         LUT4 (Prop_lut4_I0_O)        0.124    16.083 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.956    17.039    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X30Y62         LUT6 (Prop_lut6_I0_O)        0.124    17.163 r  L_reg/i__carry_i_16__2/O
                         net (fo=5, routed)           0.693    17.857    L_reg/i__carry_i_16__2_n_0
    SLICE_X30Y62         LUT3 (Prop_lut3_I0_O)        0.152    18.009 r  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.993    19.002    L_reg/i__carry_i_20__2_n_0
    SLICE_X30Y62         LUT4 (Prop_lut4_I3_O)        0.348    19.350 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.860    20.210    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X31Y62         LUT4 (Prop_lut4_I3_O)        0.124    20.334 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           1.019    21.353    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X32Y62         LUT6 (Prop_lut6_I2_O)        0.124    21.477 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    21.477    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.875 r  bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.875    bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.188 f  bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.644    22.831    L_reg/L_41949cad_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X33Y63         LUT5 (Prop_lut5_I0_O)        0.306    23.137 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.510    23.647    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X33Y62         LUT5 (Prop_lut5_I0_O)        0.124    23.771 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.103    24.874    bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__0/i__carry__0_0
    SLICE_X35Y60         LUT2 (Prop_lut2_I0_O)        0.149    25.023 f  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.169    26.192    L_reg/i__carry_i_13__1_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I0_O)        0.332    26.524 f  L_reg/i__carry_i_24__1/O
                         net (fo=1, routed)           0.667    27.191    L_reg/i__carry_i_24__1_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I4_O)        0.124    27.315 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.870    28.185    L_reg/i__carry_i_13__1_n_0
    SLICE_X35Y60         LUT3 (Prop_lut3_I1_O)        0.150    28.335 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.366    28.701    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X34Y60         LUT5 (Prop_lut5_I0_O)        0.332    29.033 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.033    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.566 r  bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.566    bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.683 r  bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.683    bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.998 r  bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.859    30.857    bseg_driver/decimal_renderer/L_41949cad_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X35Y62         LUT6 (Prop_lut6_I0_O)        0.307    31.164 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    31.315    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X35Y62         LUT6 (Prop_lut6_I1_O)        0.124    31.439 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.749    32.188    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I2_O)        0.124    32.312 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.442    32.755    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X36Y60         LUT6 (Prop_lut6_I5_O)        0.124    32.879 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.850    33.729    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X38Y60         LUT3 (Prop_lut3_I0_O)        0.124    33.853 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.945    36.797    bseg_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         3.510    40.307 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.307    bseg[0]
    L4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.863ns  (logic 1.383ns (74.239%)  route 0.480ns (25.761%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X55Y64         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y64         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.480     2.125    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.367 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.367    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.935ns  (logic 1.396ns (72.145%)  route 0.539ns (27.855%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X56Y64         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=9, routed)           0.539     2.209    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.441 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.441    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1100997091[1].cond_butt_dirs/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.977ns  (logic 1.481ns (74.902%)  route 0.496ns (25.098%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.589     1.533    forLoop_idx_0_1100997091[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X64Y65         FDRE                                         r  forLoop_idx_0_1100997091[1].cond_butt_dirs/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  forLoop_idx_0_1100997091[1].cond_butt_dirs/D_ctr_q_reg[4]/Q
                         net (fo=3, routed)           0.106     1.803    forLoop_idx_0_1100997091[1].cond_butt_dirs/D_ctr_q_reg[4]
    SLICE_X65Y65         LUT6 (Prop_lut6_I0_O)        0.045     1.848 r  forLoop_idx_0_1100997091[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.900    forLoop_idx_0_1100997091[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_3_n_0
    SLICE_X65Y65         LUT4 (Prop_lut4_I3_O)        0.045     1.945 r  forLoop_idx_0_1100997091[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_1/O
                         net (fo=20, routed)          0.338     2.283    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.509 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.509    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1100997091[3].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.984ns  (logic 1.454ns (73.296%)  route 0.530ns (26.704%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.591     1.535    forLoop_idx_0_1100997091[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X59Y59         FDRE                                         r  forLoop_idx_0_1100997091[3].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y59         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  forLoop_idx_0_1100997091[3].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.079     1.755    forLoop_idx_0_1100997091[3].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X58Y59         LUT6 (Prop_lut6_I5_O)        0.045     1.800 r  forLoop_idx_0_1100997091[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.059     1.860    forLoop_idx_0_1100997091[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_3_n_0
    SLICE_X58Y59         LUT4 (Prop_lut4_I3_O)        0.045     1.905 r  forLoop_idx_0_1100997091[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_1/O
                         net (fo=27, routed)          0.391     2.296    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.519 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.519    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_915341047[0].cond_butt_sel_desel/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.987ns  (logic 1.466ns (73.737%)  route 0.522ns (26.263%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.592     1.536    forLoop_idx_0_915341047[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  forLoop_idx_0_915341047[0].cond_butt_sel_desel/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_915341047[0].cond_butt_sel_desel/D_ctr_q_reg[10]/Q
                         net (fo=3, routed)           0.081     1.758    forLoop_idx_0_915341047[0].cond_butt_sel_desel/D_ctr_q_reg[10]
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.045     1.803 r  forLoop_idx_0_915341047[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.059     1.862    forLoop_idx_0_915341047[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_2_n_0
    SLICE_X62Y57         LUT4 (Prop_lut4_I0_O)        0.045     1.907 r  forLoop_idx_0_915341047[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=9, routed)           0.382     2.289    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.523 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.523    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.117ns  (logic 1.373ns (64.830%)  route 0.745ns (35.170%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X52Y64         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.745     2.412    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.621 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.621    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1100997091[2].cond_butt_dirs/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.124ns  (logic 1.408ns (66.297%)  route 0.716ns (33.703%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.591     1.535    forLoop_idx_0_1100997091[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X63Y60         FDRE                                         r  forLoop_idx_0_1100997091[2].cond_butt_dirs/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  forLoop_idx_0_1100997091[2].cond_butt_dirs/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.293     1.968    forLoop_idx_0_1100997091[2].cond_butt_dirs/D_ctr_q_reg[0]
    SLICE_X62Y62         LUT4 (Prop_lut4_I1_O)        0.045     2.013 r  forLoop_idx_0_1100997091[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_1/O
                         net (fo=25, routed)          0.423     2.437    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.659 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.659    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mataddr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.205ns  (logic 1.473ns (66.786%)  route 0.732ns (33.214%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X57Y64         FDRE                                         r  display/D_pixel_idx_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_pixel_idx_q_reg[6]/Q
                         net (fo=16, routed)          0.179     1.826    display/D_pixel_idx_q_reg_n_0_[6]
    SLICE_X57Y64         LUT2 (Prop_lut2_I1_O)        0.042     1.868 r  display/mataddr_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.553     2.421    mataddr_OBUF[1]
    J4                   OBUF (Prop_obuf_I_O)         1.290     3.711 r  mataddr_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.711    mataddr[1]
    J4                                                                r  mataddr[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_915341047[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.189ns  (logic 1.483ns (67.766%)  route 0.706ns (32.234%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.585     1.529    forLoop_idx_0_915341047[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  forLoop_idx_0_915341047[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.164     1.693 r  forLoop_idx_0_915341047[1].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.072     1.765    forLoop_idx_0_915341047[1].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X65Y69         LUT6 (Prop_lut6_I5_O)        0.045     1.810 r  forLoop_idx_0_915341047[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3/O
                         net (fo=3, routed)           0.064     1.874    forLoop_idx_0_915341047[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3_n_0
    SLICE_X65Y69         LUT4 (Prop_lut4_I3_O)        0.045     1.919 r  forLoop_idx_0_915341047[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.570     2.488    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.718 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.718    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.277ns  (logic 1.431ns (62.821%)  route 0.847ns (37.179%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X57Y64         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=7, routed)           0.243     1.889    display/D_pixel_idx_q_reg_n_0_[9]
    SLICE_X57Y64         LUT4 (Prop_lut4_I0_O)        0.045     1.934 r  display/mataddr_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.604     2.538    mataddr_OBUF[3]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.783 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.783    mataddr[3]
    H3                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1100997091[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.664ns  (logic 1.502ns (26.523%)  route 4.162ns (73.477%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           4.162     5.664    forLoop_idx_0_1100997091[0].cond_butt_dirs/sync/D[0]
    SLICE_X60Y84         FDRE                                         r  forLoop_idx_0_1100997091[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.502     4.906    forLoop_idx_0_1100997091[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y84         FDRE                                         r  forLoop_idx_0_1100997091[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1100997091[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.967ns  (logic 1.500ns (30.195%)  route 3.467ns (69.805%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.467     4.967    forLoop_idx_0_1100997091[1].cond_butt_dirs/sync/D[0]
    SLICE_X58Y65         FDRE                                         r  forLoop_idx_0_1100997091[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.502     4.906    forLoop_idx_0_1100997091[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y65         FDRE                                         r  forLoop_idx_0_1100997091[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1100997091[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.735ns  (logic 1.490ns (31.461%)  route 3.245ns (68.539%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.245     4.735    forLoop_idx_0_1100997091[2].cond_butt_dirs/sync/D[0]
    SLICE_X58Y56         FDRE                                         r  forLoop_idx_0_1100997091[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.508     4.912    forLoop_idx_0_1100997091[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y56         FDRE                                         r  forLoop_idx_0_1100997091[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1100997091[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.698ns  (logic 1.488ns (31.660%)  route 3.211ns (68.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.211     4.698    forLoop_idx_0_1100997091[3].cond_butt_dirs/sync/D[0]
    SLICE_X58Y56         FDRE                                         r  forLoop_idx_0_1100997091[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.508     4.912    forLoop_idx_0_1100997091[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y56         FDRE                                         r  forLoop_idx_0_1100997091[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.143ns  (logic 1.496ns (47.584%)  route 1.647ns (52.416%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.647     3.143    reset_cond/AS[0]
    SLICE_X54Y80         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.431     4.835    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y80         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.143ns  (logic 1.496ns (47.584%)  route 1.647ns (52.416%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.647     3.143    reset_cond/AS[0]
    SLICE_X55Y80         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.431     4.835    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y80         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.143ns  (logic 1.496ns (47.584%)  route 1.647ns (52.416%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.647     3.143    reset_cond/AS[0]
    SLICE_X55Y80         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.431     4.835    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y80         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.143ns  (logic 1.496ns (47.584%)  route 1.647ns (52.416%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.647     3.143    reset_cond/AS[0]
    SLICE_X55Y80         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.431     4.835    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y80         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.143ns  (logic 1.496ns (47.584%)  route 1.647ns (52.416%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.647     3.143    reset_cond/AS[0]
    SLICE_X55Y80         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.431     4.835    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y80         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.079ns  (logic 1.493ns (48.506%)  route 1.585ns (51.494%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.585     3.079    cond_butt_next_play/sync/D[0]
    SLICE_X65Y68         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.499     4.903    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X65Y68         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_915341047[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.623ns  (logic 0.230ns (36.914%)  route 0.393ns (63.086%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.393     0.623    forLoop_idx_0_915341047[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X65Y68         FDRE                                         r  forLoop_idx_0_915341047[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.854     2.044    forLoop_idx_0_915341047[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X65Y68         FDRE                                         r  forLoop_idx_0_915341047[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_915341047[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.236ns (33.554%)  route 0.467ns (66.446%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.467     0.703    forLoop_idx_0_915341047[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y56         FDRE                                         r  forLoop_idx_0_915341047[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.863     2.053    forLoop_idx_0_915341047[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  forLoop_idx_0_915341047[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.918ns  (logic 0.261ns (28.427%)  route 0.657ns (71.573%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.657     0.918    cond_butt_next_play/sync/D[0]
    SLICE_X65Y68         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.854     2.044    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X65Y68         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.976ns  (logic 0.263ns (26.979%)  route 0.712ns (73.021%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.712     0.976    reset_cond/AS[0]
    SLICE_X54Y80         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.824     2.014    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y80         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.976ns  (logic 0.263ns (26.979%)  route 0.712ns (73.021%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.712     0.976    reset_cond/AS[0]
    SLICE_X55Y80         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.824     2.014    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y80         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.976ns  (logic 0.263ns (26.979%)  route 0.712ns (73.021%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.712     0.976    reset_cond/AS[0]
    SLICE_X55Y80         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.824     2.014    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y80         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.976ns  (logic 0.263ns (26.979%)  route 0.712ns (73.021%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.712     0.976    reset_cond/AS[0]
    SLICE_X55Y80         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.824     2.014    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y80         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.976ns  (logic 0.263ns (26.979%)  route 0.712ns (73.021%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.712     0.976    reset_cond/AS[0]
    SLICE_X55Y80         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.824     2.014    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y80         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1100997091[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.716ns  (logic 0.255ns (14.875%)  route 1.461ns (85.125%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.461     1.716    forLoop_idx_0_1100997091[3].cond_butt_dirs/sync/D[0]
    SLICE_X58Y56         FDRE                                         r  forLoop_idx_0_1100997091[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.861     2.051    forLoop_idx_0_1100997091[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y56         FDRE                                         r  forLoop_idx_0_1100997091[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1100997091[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.752ns  (logic 0.257ns (14.696%)  route 1.494ns (85.304%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.494     1.752    forLoop_idx_0_1100997091[2].cond_butt_dirs/sync/D[0]
    SLICE_X58Y56         FDRE                                         r  forLoop_idx_0_1100997091[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.861     2.051    forLoop_idx_0_1100997091[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y56         FDRE                                         r  forLoop_idx_0_1100997091[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





