var g_data = {"tp":[{"fixed_attr_val":[2429,1253,94.56,94.56,"testplan",1,"testplan","-",0,"0",1],"children":[{"fixed_attr_val":[482,482,100.00,100.00,"testplan",1,"ALU Coverage","-",1,"1",1],"usr_attr":[{"Description":""}],"children":[{"fixed_attr_val":[242,242,100.00,100.00,"testplan",1,"ALU Operations",100.00,2,"1.1",1],"usr_attr":[{"Description":"ALU operations"}],"children":[{"fixed_attr_val":[242,242,100.00,100.00,"covergroup",1,"/inst_mem_pkg/inst_mem_transaction_coverage/alu_instr_cg",100.00,167,1,0]}]},{"fixed_attr_val":[3,3,100.00,100.00,"testplan",1,"ALU Opcodes",100.00,2,"1.2",1],"usr_attr":[{"Description":"valid values from ALU instr opcodes"}],"children":[{"fixed_attr_val":[3,3,100.00,100.00,"coverpoint",1,"/inst_mem_pkg/inst_mem_transaction_coverage/alu_instr_cg/alu_instr_opcode",100.00,167,1,1]}]},{"fixed_attr_val":[8,8,100.00,100.00,"testplan",1,"ALU SR1",100.00,2,"1.3",1],"usr_attr":[{"Description":"ALU op using SR1"}],"children":[{"fixed_attr_val":[8,8,100.00,100.00,"coverpoint",1,"/inst_mem_pkg/inst_mem_transaction_coverage/alu_instr_cg/alu_sr1",100.00,167,1,1]}]},{"fixed_attr_val":[8,8,100.00,100.00,"testplan",1,"ALU SR2",100.00,2,"1.4",1],"usr_attr":[{"Description":"Verification of feature/field/opcode etc: ALU op using SR2"}],"children":[{"fixed_attr_val":[8,8,100.00,100.00,"coverpoint",1,"/inst_mem_pkg/inst_mem_transaction_coverage/alu_instr_cg/alu_sr2",100.00,167,1,1]}]},{"fixed_attr_val":[8,8,100.00,100.00,"testplan",1,"ALU DR",100.00,2,"1.5",1],"usr_attr":[{"Description":"Verification of feature/field/opcode etc: ALU op using DR"}],"children":[{"fixed_attr_val":[8,8,100.00,100.00,"coverpoint",1,"/inst_mem_pkg/inst_mem_transaction_coverage/alu_instr_cg/alu_dr",100.00,167,1,1]}]},{"fixed_attr_val":[5,5,100.00,100.00,"testplan",1,"ALU IMM",100.00,2,"1.6",1],"usr_attr":[{"Description":"Verification of feature/field/opcode etc: immediate value in ALU inst"}],"children":[{"fixed_attr_val":[5,5,100.00,100.00,"coverpoint",1,"/inst_mem_pkg/inst_mem_transaction_coverage/alu_instr_cg/alu_imm",100.00,167,1,1]}]},{"fixed_attr_val":[128,128,100.00,100.00,"testplan",1,"ALU OP,SR1,SR2",100.00,2,"1.7",1],"usr_attr":[{"Description":"Cross Verification of feature/field/opcode etc: ALU operation using SR1 and SR2"}],"children":[{"fixed_attr_val":[128,128,100.00,100.00,"cross",1,"/inst_mem_pkg/inst_mem_transaction_coverage/alu_instr_cg/alu_opcode_X_sr1_X_sr2",100.00,167,1,1]}]},{"fixed_attr_val":[80,80,100.00,100.00,"testplan",1,"ALU OP,SR1,IMM",100.00,2,"1.8",1],"usr_attr":[{"Description":"Cross Verification of feature/field/opcode etc: ALU operation using SR1 and IMM"}],"children":[{"fixed_attr_val":[80,80,100.00,100.00,"cross",1,"/inst_mem_pkg/inst_mem_transaction_coverage/alu_instr_cg/alu_opcode_X_sr1_X_imm",100.00,167,1,1]}]}]},{"fixed_attr_val":[68,68,100.00,100.00,"testplan",1,"Memory Coverage","-",1,"2",1],"usr_attr":[{"Description":""}],"children":[{"fixed_attr_val":[34,34,100.00,100.00,"testplan",1,"Mem Operations",100.00,2,"2.1",1],"usr_attr":[{"Description":"Verification of feature/field/opcode etc: Memory operations"}],"children":[{"fixed_attr_val":[34,34,100.00,100.00,"covergroup",1,"/inst_mem_pkg/inst_mem_transaction_coverage/mem_inst_cg",100.00,167,1,0]}]},{"fixed_attr_val":[8,8,100.00,100.00,"testplan",1,"Mem DR (Dest. Reg.)",100.00,2,"2.2",1],"usr_attr":[{"Description":"Verification of feature/field/opcode etc: DR values (bits [11:9] of LDR)"}],"children":[{"fixed_attr_val":[8,8,100.00,100.00,"coverpoint",1,"/inst_mem_pkg/inst_mem_transaction_coverage/mem_inst_cg/dreg_mem",100.00,167,1,1]}]},{"fixed_attr_val":[8,8,100.00,100.00,"testplan",1,"Mem BaseR (Base Reg.)",100.00,2,"2.3",1],"usr_attr":[{"Description":"Verification of feature/field/opcode etc: Base Register values (bits [8:6] of LDR)"}],"children":[{"fixed_attr_val":[8,8,100.00,100.00,"coverpoint",1,"/inst_mem_pkg/inst_mem_transaction_coverage/mem_inst_cg/baser_mem",100.00,167,1,1]}]},{"fixed_attr_val":[4,4,100.00,100.00,"testplan",1,"Mem pcoffset6",100.00,2,"2.4",1],"usr_attr":[{"Description":"Verification of feature/field/opcode etc: values for Pcoffset (bits [5:0] of LDR)"}],"children":[{"fixed_attr_val":[4,4,100.00,100.00,"coverpoint",1,"/inst_mem_pkg/inst_mem_transaction_coverage/mem_inst_cg/pcoffset6_mem",100.00,167,1,1]}]},{"fixed_attr_val":[7,7,100.00,100.00,"testplan",1,"Mem pcoffset9",100.00,2,"2.5",1],"usr_attr":[{"Description":"Verification of feature/field/opcode etc: values for Pcoffset (bits [8:0] of LDI)"}],"children":[{"fixed_attr_val":[7,7,100.00,100.00,"coverpoint",1,"/inst_mem_pkg/inst_mem_transaction_coverage/mem_inst_cg/pcoffset9_mem",100.00,167,1,1]}]},{"fixed_attr_val":[7,7,100.00,100.00,"testplan",1,"Mem opcodes",100.00,2,"2.6",1],"usr_attr":[{"Description":"Verification of feature/field/opcode etc: opcodes for Memory LD/ST (bits [15:12] of LDR/LDI)"}],"children":[{"fixed_attr_val":[7,7,100.00,100.00,"coverpoint",1,"/inst_mem_pkg/inst_mem_transaction_coverage/mem_inst_cg/opcode_mem",100.00,167,1,1]}]}]},{"fixed_attr_val":[48,48,100.00,100.00,"testplan",1,"Control Coverage","-",1,"3",1],"usr_attr":[{"Description":""}],"children":[{"fixed_attr_val":[24,24,100.00,100.00,"testplan",1,"Control Operations",100.00,2,"3.1",1],"usr_attr":[{"Description":"Verification of feature/field/opcode etc: control operations"}],"children":[{"fixed_attr_val":[24,24,100.00,100.00,"covergroup",1,"/inst_mem_pkg/inst_mem_transaction_coverage/control_inst_cg",100.00,167,1,0]}]},{"fixed_attr_val":[2,2,100.00,100.00,"testplan",1,"Control opcode",100.00,2,"3.2",1],"usr_attr":[{"Description":"Verification of feature/field/opcode etc: control opcodes"}],"children":[{"fixed_attr_val":[2,2,100.00,100.00,"coverpoint",1,"/inst_mem_pkg/inst_mem_transaction_coverage/control_inst_cg/opcode_cntrl",100.00,167,1,1]}]},{"fixed_attr_val":[8,8,100.00,100.00,"testplan",1,"Control BaseR",100.00,2,"3.3",1],"usr_attr":[{"Description":"Verification of feature/field/opcode etc: control Base Register"}],"children":[{"fixed_attr_val":[8,8,100.00,100.00,"coverpoint",1,"/inst_mem_pkg/inst_mem_transaction_coverage/control_inst_cg/baser_cntrl",100.00,167,1,1]}]},{"fixed_attr_val":[7,7,100.00,100.00,"testplan",1,"Control pcoffset",100.00,2,"3.4",1],"usr_attr":[{"Description":"Verification of feature/field/opcode etc: Control pc offset"}],"children":[{"fixed_attr_val":[7,7,100.00,100.00,"coverpoint",1,"/inst_mem_pkg/inst_mem_transaction_coverage/control_inst_cg/pcoffset_cntrl",100.00,167,1,1]}]},{"fixed_attr_val":[7,7,100.00,100.00,"testplan",1,"Control nzp",100.00,2,"3.5",1],"usr_attr":[{"Description":"Verification of feature/field/opcode etc: N,Z,P, status"}],"children":[{"fixed_attr_val":[7,7,100.00,100.00,"coverpoint",1,"/inst_mem_pkg/inst_mem_transaction_coverage/control_inst_cg/nzp_cntrl",100.00,167,1,1]}]}]},{"fixed_attr_val":[6,6,100.00,100.00,"testplan",1,"Instr Memory","-",1,"4",1],"usr_attr":[{"Description":""}],"children":[{"fixed_attr_val":[3,3,100.00,100.00,"testplan",1,"Imem Opertaions",100.00,2,"4.1",1],"usr_attr":[{"Description":"Verification of feature/field/opcode etc: Imem operations"}],"children":[{"fixed_attr_val":[3,3,100.00,100.00,"covergroup",1,"/inst_mem_pkg/inst_mem_transaction_coverage/imem_txn_cg",100.00,167,1,0]}]},{"fixed_attr_val":[2,2,100.00,100.00,"testplan",1,"Instr Mem Ready",100.00,2,"4.2",1],"usr_attr":[{"Description":"Verification of feature/field/opcode etc: imem ready signal"}],"children":[{"fixed_attr_val":[2,2,100.00,100.00,"coverpoint",1,"/inst_mem_pkg/inst_mem_transaction_coverage/imem_txn_cg/instrmem_rd",100.00,167,1,1]}]},{"fixed_attr_val":[1,1,100.00,100.00,"testplan",1,"Instr Mem PC",100.00,2,"4.3",1],"usr_attr":[{"Description":"Verification of feature/field/opcode etc: imem PC"}],"children":[{"fixed_attr_val":[1,1,100.00,100.00,"coverpoint",1,"/inst_mem_pkg/inst_mem_transaction_coverage/imem_txn_cg/imem_pc",100.00,167,1,1]}]}]},{"fixed_attr_val":[13,13,100.00,100.00,"testplan",1,"Data Memory","-",1,"5",1],"usr_attr":[{"Description":""}],"children":[{"fixed_attr_val":[7,7,100.00,100.00,"testplan",1,"Dmem operations",100.00,2,"5.1",1],"usr_attr":[{"Description":"Verification of feature/field/opcode etc: Dmem operations"}],"children":[{"fixed_attr_val":[7,7,100.00,100.00,"covergroup",1,"/data_mem_pkg/data_mem_transaction_coverage/data_mem_transaction_cg",100.00,153,1,0]}]},{"fixed_attr_val":[1,1,100.00,100.00,"testplan",1,"Dmem Din",100.00,2,"5.2",1],"usr_attr":[{"Description":"Verification of feature/field/opcode etc: Data In signal"}],"children":[{"fixed_attr_val":[1,1,100.00,100.00,"coverpoint",1,"/data_mem_pkg/data_mem_transaction_coverage/data_mem_transaction_cg/Data_din",100.00,153,1,1]}]},{"fixed_attr_val":[1,1,100.00,100.00,"testplan",1,"Dmem Dout",100.00,2,"5.3",1],"usr_attr":[{"Description":"Verification of feature/field/opcode etc: Data Out signal"}],"children":[{"fixed_attr_val":[1,1,100.00,100.00,"coverpoint",1,"/data_mem_pkg/data_mem_transaction_coverage/data_mem_transaction_cg/Data_dout",100.00,153,1,1]}]},{"fixed_attr_val":[2,2,100.00,100.00,"testplan",1,"Dmem Ready",100.00,2,"5.4",1],"usr_attr":[{"Description":"Verification of feature/field/opcode etc: Dmem ready signal"}],"children":[{"fixed_attr_val":[2,2,100.00,100.00,"coverpoint",1,"/data_mem_pkg/data_mem_transaction_coverage/data_mem_transaction_cg/Data_rd",100.00,153,1,1]}]},{"fixed_attr_val":[2,2,100.00,100.00,"testplan",1,"Dmem Complete Data",100.00,2,"5.5",1],"usr_attr":[{"Description":"Verification of feature/field/opcode etc: Complete Data signal"}],"children":[{"fixed_attr_val":[2,2,100.00,100.00,"coverpoint",1,"/data_mem_pkg/data_mem_transaction_coverage/data_mem_transaction_cg/complete_data",100.00,153,1,1]}]}]},{"fixed_attr_val":[1812,636,67.37,67.37,"testplan",1,"Code_Coverage","-",1,"6",1],"usr_attr":[{"Description":""}],"children":[{"fixed_attr_val":[1812,636,67.37,67.37,"testplan",1,"RTL Core",100.00,2,"6.1",1],"usr_attr":[{"Description":"\"Ensure that all design units have \r100% statement coverage\r100% branch coverage\""}],"children":[{"fixed_attr_val":[1812,636,67.37,67.37,"instance",1,"/hdl_top/DUT",100.00,143,1,-1]}]}]}]}],"head":["Description"]};
processTpLinks(g_data);