# do DE2_70_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying /home/xavieran/altera/13.0sp1/modelsim_ase/linux/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /home/xavieran/altera/13.0sp1/modelsim_ase/linux/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+/home/xavieran/BEngBSc/YEAR\ 5/Sem\ 1/ECE4063/ECE4063-Project/CameraLCD {/home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/CumulativeHistogram.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module CumulativeHistogram
# 
# Top level modules:
# 	CumulativeHistogram
# 
# vlog -vlog01compat -work work +incdir+/home/xavieran/BEngBSc/YEAR\ 5/Sem\ 1/ECE4063/ECE4063-Project/CameraLCD {/home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/CumulativeHistogram_Testbench.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module true_dpram_sclk
# -- Compiling module CumulativeHistogram_Testbench
# 
# Top level modules:
# 	CumulativeHistogram_Testbench
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc"  CumulativeHistogram_Testbench
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps CumulativeHistogram_Testbench 
# Loading work.CumulativeHistogram_Testbench
# Loading work.CumulativeHistogram
# Loading work.true_dpram_sclk
# ** Warning: (vsim-PLI-3691) /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/CumulativeHistogram_Testbench.v(85): Expected a system task, not a system function '$fscanf'.
#         Region: /CumulativeHistogram_Testbench
# ** Warning: (vsim-3017) /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/CumulativeHistogram_Testbench.v(52): [TFMPC] - Too few port connections. Expected 15, found 11.
#         Region: /CumulativeHistogram_Testbench/c1
# ** Warning: (vsim-3722) /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/CumulativeHistogram_Testbench.v(52): [TFMPC] - Missing connection for port 'oThresh25'.
# ** Warning: (vsim-3722) /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/CumulativeHistogram_Testbench.v(52): [TFMPC] - Missing connection for port 'oThresh75'.
# ** Warning: (vsim-3722) /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/CumulativeHistogram_Testbench.v(52): [TFMPC] - Missing connection for port 'oDataOutHist'.
# ** Warning: (vsim-3722) /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/CumulativeHistogram_Testbench.v(52): [TFMPC] - Missing connection for port 'oAddrOutHist'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break in Module CumulativeHistogram_Testbench at /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/CumulativeHistogram_Testbench.v line 110
# Simulation Breakpoint: Break in Module CumulativeHistogram_Testbench at /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/CumulativeHistogram_Testbench.v line 110
# MACRO ./DE2_70_run_msim_rtl_verilog.do PAUSED at line 17
add wave -position insertpoint  \
sim:/CumulativeHistogram_Testbench/c1/delayed \
sim:/CumulativeHistogram_Testbench/c1/doneAck \
sim:/CumulativeHistogram_Testbench/c1/iClk \
sim:/CumulativeHistogram_Testbench/c1/iQInHist \
sim:/CumulativeHistogram_Testbench/c1/iRestart \
sim:/CumulativeHistogram_Testbench/c1/iStart \
sim:/CumulativeHistogram_Testbench/c1/max_value \
sim:/CumulativeHistogram_Testbench/c1/oAddrInHist \
sim:/CumulativeHistogram_Testbench/c1/oAddrOutCumH \
sim:/CumulativeHistogram_Testbench/c1/oAddrOutHist \
sim:/CumulativeHistogram_Testbench/c1/oDataOutCumH \
sim:/CumulativeHistogram_Testbench/c1/oDataOutHist \
sim:/CumulativeHistogram_Testbench/c1/oDone \
sim:/CumulativeHistogram_Testbench/c1/oMaxValue \
sim:/CumulativeHistogram_Testbench/c1/oThresh25 \
sim:/CumulativeHistogram_Testbench/c1/oThresh50 \
sim:/CumulativeHistogram_Testbench/c1/oThresh75 \
sim:/CumulativeHistogram_Testbench/c1/oWE \
sim:/CumulativeHistogram_Testbench/c1/percent25 \
sim:/CumulativeHistogram_Testbench/c1/percent50 \
sim:/CumulativeHistogram_Testbench/c1/percent75 \
sim:/CumulativeHistogram_Testbench/c1/prev_max_value \
sim:/CumulativeHistogram_Testbench/c1/state \
sim:/CumulativeHistogram_Testbench/c1/word_size
restart
# ** Warning: (vsim-PLI-3691) /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/CumulativeHistogram_Testbench.v(85): Expected a system task, not a system function '$fscanf'.
#         Region: /CumulativeHistogram_Testbench
# ** Warning: (vsim-3017) /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/CumulativeHistogram_Testbench.v(52): [TFMPC] - Too few port connections. Expected 15, found 11.
#         Region: /CumulativeHistogram_Testbench/c1
# ** Warning: (vsim-3722) /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/CumulativeHistogram_Testbench.v(52): [TFMPC] - Missing connection for port 'oThresh25'.
# ** Warning: (vsim-3722) /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/CumulativeHistogram_Testbench.v(52): [TFMPC] - Missing connection for port 'oThresh75'.
# ** Warning: (vsim-3722) /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/CumulativeHistogram_Testbench.v(52): [TFMPC] - Missing connection for port 'oDataOutHist'.
# ** Warning: (vsim-3722) /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/CumulativeHistogram_Testbench.v(52): [TFMPC] - Missing connection for port 'oAddrOutHist'.
run -all
# Break in Module CumulativeHistogram_Testbench at /home/xavieran/BEngBSc/YEAR 5/Sem 1/ECE4063/ECE4063-Project/CameraLCD/CumulativeHistogram_Testbench.v line 110
