/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_dma_ctrl.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/25/10 8:03p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Jan 22 20:30:27 2010
 *                 MD5 Checksum         a2d1f2163f65e87d228a0fb491cb442d
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7125/rdb/c0/bchp_dma_ctrl.h $
 * 
 * Hydra_Software_Devel/1   1/25/10 8:03p albertl
 * SW7125-177: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_DMA_CTRL_H__
#define BCHP_DMA_CTRL_H__

/***************************************************************************
 *DMA_CTRL - DMA Control Registers
 ***************************************************************************/
#define BCHP_DMA_CTRL_CTRL_CONFIG                0x02060800 /* Controller Configuration */
#define BCHP_DMA_CTRL_CH1_FLOW_CONTROL_LOW_THRESH 0x02060804 /* Flow Control Descriptor Low Threshold (Channel 1) */
#define BCHP_DMA_CTRL_CH1_FLOW_CONTROL_HIGH_THRESH 0x02060808 /* Flow Control Descriptor High Threshold (Channel 1) */
#define BCHP_DMA_CTRL_CH1_FLOW_CONTROL_BUFFER_ALLOCATION 0x0206080c /* Flow Control Descriptor High Threshold (Channel 1) */
#define BCHP_DMA_CTRL_CH3_FLOW_CONTROL_LOW_THRESH 0x02060810 /* Flow Control Descriptor Low Threshold (Channel 3) */
#define BCHP_DMA_CTRL_CH3_FLOW_CONTROL_HIGH_THRESH 0x02060814 /* Flow Control Descriptor High Threshold (Channel 3) */
#define BCHP_DMA_CTRL_CH3_FLOW_CONTROL_BUFFER_ALLOCATION 0x02060818 /* Flow Control Descriptor High Threshold (Channel 3) */
#define BCHP_DMA_CTRL_CHANNEL_RESET              0x0206081c /* Channel Reset */
#define BCHP_DMA_CTRL_CHANNEL_DEBUG              0x02060820 /* Channel Debug Selection */

#endif /* #ifndef BCHP_DMA_CTRL_H__ */

/* End of File */
