II 
 
中文摘要 
 
關鍵詞：無線，定位，TDOA，射頻晶片 
 
 本計畫係使用金氏碼具有極高自相關性的特色，透過射頻無線傳輸系統，來偵測無線
電波從待測物體到接收機之間所延遲的時間（arrival time），再以四個接收機同時接收的方
式，將接收到的延遲時間差分，就能夠推算出待測物體所在位置的原理，達到無線定位的
功效，這就是所謂的 TDOA（Time Difference of Arrival）定位機制。 
 本專題研究雖是逐年申請，不過連續兩年卻是相關，而因為兩年來獲得核准之人力補
助皆被減少，因此研究方向稍做修正，兩年下來的成果也算相對豐碩。今年(第二年)的具體
成果包括 2 篇國際研討會論文，1 篇國內研討會論文，2 個全國性微電腦應用製作大賽獎項，
以及兩本碩士論文；而且，這些成果的計算還不包括專題計畫執行時，衍生出來的多篇全
國電信研討會論文，以及和成功大學合作的兩篇國際研討會論文。 
 今年發表的兩篇國際研討會論文，分別是 2007 年 10 月 8 日在德國慕尼黑舉行之 2007
歐洲微波會議(EuMIC2007)上發表的「10-Gb/s CMOS Ultrahigh-Speed Gold-Code Generator 
Using Differential-Switches Feedback」，以及 2007 年 9 月 6 日在日本熊本舉行之 ICICIC2007
國際研討會上發表的「Embedded Digital Signal Controller Application in 2.4-GHz RF Signal 
Phase Control」。 
 而今年在國內研討會發表的論文，則是 2007 年 9 月 28 日在台南舉辦之系統雛形與電
路創新設計研討會上發表的「1 Gbps Programmable Gold Code generator」。 
 今年獲得兩項全國 16 位元微電腦設計製作競賽的得獎作品，分別是獲得 2007 年
Microchip 16-bit University Project Competition 第二名的「利用時間差定位之多媒體觸控系
統」，以及同一競賽優勝的「射頻信號相位控制器」。 
 兩本碩士論文分別是國立成功大學碩士畢業生魯齊媛的「應用於 TDOA 無線定位系統
發射機之射頻晶片(RF IC)的研製」，以及崑山科技大學進修部電子所畢業生王宏祺的「使用
CML 之 5 Gb/s 金氏碼產生器 RFIC 的研製」。 
 本計畫比較遺憾的是因為研究生人力不足，以致於在 IC 設計方面沒有能夠達到預期目
標，不過，考量到實際環境只有大學部人力可以增調的情況下，將計畫朝向最有利的方向
修正，結果證明修正之後確實是大幅提升了計畫執行的成效。 
 
1 
報告內容 
 
1. 前言 
 
 定位系統是控制工程的重要研究領域之一，其在工程上與經濟活動上有相當多的應
用，例如，自然災害預警系統，老人跌倒之急救(Health-Watch)，孩童上學之追蹤(學童名牌)，
院內位置感知及語音通訊(員工識別證)，避免車輛碰撞，遙控抄錶，互動玩具，家庭網路，
以及感測網路等等。目前常見的定位方法，有 GPS 系統，以及無線基地台的定位系統等
[1-7]。其中，GPS 系統雖可以提供全球、全天候的定位，但由於此一系統採用通視方式進
行虛擬距離之訊號量測，故在一些受到遮蔽的地區或者室內，GPS 的應用受到相當大的限
制。無線基地台的定位的缺點在於精度不足，一般僅可以定出使用者在某一建築物內，卻
無法判定在建築物內之確切位置。 
 本計畫重點在於使用 TDOA（Time Different of Arrival）技術測定待測物位置[8,9]，本
次計畫執行成果則包括多篇國內外研討會論文發表及兩項 16 位元微電腦設計製作競賽得
獎作品以及使用 TSMC0.18um 製程研製定位發射系統相關晶片高速 Gold Code 產生器。因
此，本報告將依下列順序說明： 
z 研究目的 
z 10-Gb/s CMOS Ultrahigh-Speed Gold-Code Generator Using Differential-Switches 
Feedback 
z Embedded Digital Signal Controller Application in 2.4-GHz RF Signal Phase Control 
z 1 Gbps Programmable Gold Code generator 
z 利用時間差之多媒體觸控系統 
z 射頻信號相位控制器等 
z 本計畫執行的結論。 
 
2. 研究目的 
 
TDOA（Time Different of Arrival）是目前極被看好的一種無線定位技術。利用TDOA 技
術定位，有較好的解析度，但系統較為複雜，而這正好可以使用VLSI 解決，而讓高解析
度TDOA 無線定位系統得以實現。TDOA 中的核心單元金氏碼產生器(Gold code generator)
其工作頻率越高，定位系統的解析度就越好，若使用FPGA 模擬，則定位系統的解析度無
法提升。例如：要求定位系統的解析度約為50 公分，則金氏碼產生器工作需在600Mb/s；
而假如工作頻率可達到10 Gb/s，那麼定位系統的解析度將達到約3 公分左右；事實上600 
Mb/s 以上並不容易使用FPGA 實現，相反的，若定位系統的解析度要求為3 公尺，則金氏
碼產生器工作只需在100Mb/s，而100 Mb/s 就有機會使用FPGA 模擬實現。 
在本次計畫主要將針對TDOA 定位技術相關的無線定位發射機包括金氏碼產生器、
divider、phae shifter、以及PA(power amplifier)等功能的電路，作學術上的相關上的探討及
改進，以期將來可整合成單一Chip ，以滿足高移動性無線定位收發機之輕薄短小的需求等
等。 
 
3. 10-Gb/s CMOS Ultrahigh-Speed Gold-Code Generator Using 
Differential-Switches Feedback 
 
本論文已經被歐洲微波會議 EuMIC 2007接受，並已於 96年 10月 8日中午 12:30~1530
3 
 
2 3 4 5 6 71 8
1.0
1.5
0.5
2.0
LFSR-1
2 3 4 5 6 71 8
1.0
1.5
0.5
2.0
LFSR-2
2 3 4 5 6 71 8
1
0
2
time, nsec
Gold code
  
圖 3-4、10 Gbps at TT 之 ADS 模擬結果及晶片佈局圖 
 
4. Embedded Digital Signal Controller Application in 2.4-GHz RF 
Signal Phase Control 
 
本論文已經被 ICICIC_2007 接受，並且已於 2007 年 9 月 6 日在日本熊本舉行之
ICICIC2007 國際研討會中以口頭發表，論文內容如附錄所示。 
在 TDOA 無線定位的發射機部份，VCO 與 Gold Code Generator 兩者可能會有不同
步的情形，以至於經過混頻器輸出的結果錯誤，更會造成定位上的嚴重誤差，因此需要相
移器，其主要的目的就是調整 VCO 的相位，使其與 Gold Code Generator 同步。本專題就
是以 RF 獨立元件(discrete components)配合單晶片 DSP 而實現 0°~360°的相移器。 
4.1 設計原理 
本論文所提出相位調整器之架構如圖 4.1 所示，主要是將射頻信號分成四個相位，並
精確控制各相位之強度，在予與合成而達到改變相位之目的。其中，四相分相器如圖 4.2(a)
所示、四相合成器則如圖 4.2(b)所示，而可變衰減器則使用 Avage_HSMP-3866[3]，其電路
如圖 4.2(c)所示，主要由四顆 PIN 二極體組成，工作頻率為 300 KHz – 3 GHz。  
 
圖 4.1  系統架構圖 
0
90
270
180
RF in
(a)     
圖 4.2  (a)四相位產生器(b)四相位合成器(c)衰減器電路 
5 
5.2 量測結果 
 本論文以 TSMC  0.18um 1P6M CMOS 製程，研究設計應用於 TDOA 無線定位系統發
射機之 RFIC 射頻晶片，量測結果在 1 Gbps 時，其輸出結果有週期性，且週期與模擬時相
同；量測消耗功率 37.8 mW 與電路模擬值 36.12 mW 相近，表示此晶片正常動作。由於雜
訊影響使得電路在 0 輸出仍有振動，且由於在 PCB 板上有外掛電容，以致於電路在轉態時
會有充放電的影響，波形反應較慢的現象，再者，設計電路時使用的方波輸入在實際的高
頻信號產生器中無法產生，而以弦波信號代替，使得輸出波形反應較模擬時慢。不過，若
經適當取樣，即可將量測結果轉換成一串數值 0000000101111001011010011110100(參考圖
5.3 並加以反相)，此數值與設計值相同，表示此晶片輸出為正確。  
  
圖 5.2  晶片佈局(a)、顯微照(b)及 PCB 電路板(c) 
 
 
(a) 1 Gbps 量測結果 (5ns/div)           (b)高頻示波器量測結果 
圖 5.3  1 Gbps Programmable Gold Code generator量測結果@1GHz 
 
6. 利用時間差(TDOA)定位之多媒體觸控系統 
 
本專題為無線 TDOA 在音頻方面的應用，作品已經獲得 2007 年 Microchip 16-bit 
University Project Competition 第二名，今分為設計原理與量測結果說明如下： 
6.1 設計原理 
本專題主要在於利用時間差定位的功能，來達成觸控輸入的目的，而完成多媒體互動
系統。其動作原理可簡單說明如下：首先在大螢幕的四個角落裝上聲音感應器，接著利用
DSP 計算聲音到達各個角落的時間差，以換算成音源與感測器的距離差，最後 DSP 使用
四點定位法找出音源的位置，並將資料經由 USB 串列介面上傳給多媒體主控電腦，達成
觸控互動多媒體的功能。 
 
7 
 
7.2 量測結果與討論 
由於可變衰減器在改變衰減量時，也會改變相位，因此，電路組合完成後須小心調校，
以讓輸出到預期相位時，輸出信號的能量盡量平穩。又為了讓調整更為容易，使成果更為
實用，本論文以至多調整變兩個相位為原則，例如希望的輸出相位在第一象限時，就將 180o
與 270o 的信號先調到最小，再小心調整 0 o 與 90 o 至輸出符合預期的相位與強度，以此類推。 
 
8. 結論 
 
本計畫今年度的直接執行成果，包括兩篇國際研討會論文，一篇國內研討會論文，兩
個全國性 16 位元單晶片微電腦應用製作競賽的獎項，以及一本碩士班畢業論文，今摘要表
列如下： 
z 國際研討會論文之 1 [12]：C. -L. Lu, H. -C. Wang, J. -C. Juang, and H. -R. Chuang, 
“10-Gb/s CMOS Ultrahigh-Speed Gold-Code Generator Using Differential-Switches 
Feedback”, EuMIC2007, pp. 239-242, Munich, Germany, Oct. 8-9, 2007. (EI) 
z 國際研討會論文之 2 [13]：C-L Lu, M-C Lin, H-C Wang, C-C Su, W-Y Zeng, and J-K Guo, 
“Embedded Digital Signal Controller Application in 2.4-GHz RF Signal Phase Control”, 
ICICIC-2007, IS39-004, Kumamoto, Japan, Sep. 5-7, 2007. (EI) 
z 國內研討會論文[14]：H. –C. Wang, C. –Y. Lu, J. –C. Juang, and C. -L. Lu, “1 Gbps 
Programmable Gold Code generator”, 2007 Conference on Innovative Applications of 
System Prototyping and Circuits Design, KUST, Tainan, Sep. 28, 2007. 
z 2007 年全國性 16 位元單晶片微電腦應用製作大賽「第二名」：利用時間差(TDOA)定
位之多媒體觸控系統. 
z 2007 年全國性 16 位元單晶片微電腦應用製作大賽「優勝」：射頻信號相位控制器. 
z 國立成功大學碩士班畢業論文[15]：魯齊媛、莊智清、盧春林，“應用於 TDOA 無線定
位系統發射機之射頻晶片(RF IC)的研製”, 國立成功大學電機系碩士論文, 2007 
z 崑山科技大學電子所碩士論文[16]：王宏祺、林明權、盧春林，“使用 CML 之 5 Gb/s
金氏碼產生器 RFIC 的研製”, 崑山科技大學進修部電子所碩士論文, 2007. 
 
 另外值得一提的是，雖然是本專題計畫是逐年申請，但兩年來的計畫卻是互相連貫，
因此，才能在第二年有如此亮麗的成績，而如果將第一年的成果也合併計算，則會增加一
篇全國自動控制研討會論文[17]、以及 2 篇全國電信研討會論文[18-19]，成果非常豐碩。不
過，比較遺憾的是因為補助經費中研究生人力減半，以致於在 IC 設計方面沒有能夠達到預
期目標，不過，考量到實際環境只有大學部人力可以增調的情況下，將計畫朝向最有利的
方向修正，也就是朝向系統整合方向修正，結果證明修正之後確實是大幅提升了計畫執行
的成效。 
 
9. 參考文獻 
 
1. Nagaosa, T.; Kobayashi, Y.; Mori, K.; Kobayashi, H.;“An advanced CSMA inter-vehicle 
communication system using packet transmission timing decided by the vehicle 
position,”2004 IEEE Intelligent Vehicles Symposium, June 2004,pp.111 – 114. 
2. Hohman, D.; Murdock, T.; Westerfield, E.; Hattox, T.; Kusterer, T., “GPS roadside integrated 
precision positioning system,” IEEE 2000 Position Location and Navigation 
Symposium, March 2000, pp.221 – 230. 
9 
計畫成果自評 
 
 
 雖然是本專題計畫是逐年申請的計畫，但兩年來的計畫卻是互相連貫，因此成效具有
加成作用。本計畫今年度，也就是第二年的直接執行成果，包括兩篇國際研討會論文，一
篇國內研討會論文，兩個全國性16位元單晶片微電腦應用製作競賽的獎項，以及兩本碩士
班畢業論文。參與人員國立成功大學電機系碩士班研究生魯齊媛目前已經進入IC設計公司
從事IC設計工作；另一位在職班的研究生王宏祺也因為參與計畫最後半年的執行，而快速
提升實力，目前已經考取國立成功大學電機所博士班；至於大學部參與人員，目前在班上
的表現都明顯傑出，可見本計畫無論在學術創新方面、以及在人才培育方面，都有極為具
體的貢獻。而如果再加上第一年度的成果，則又會增加3篇國內研討會論文、FPGA實現成
品、以及兩個無線定位系統相關RFIC成品，成績更是亮麗。 
 比較遺憾的是因為補助經費中研究生人力減半，以致於在 IC 設計方面沒有能夠達到預
期目標，不過，考量到實際環境只有大學部人力可以增調的情況下，將計畫朝向最有利的
方向修正，也就是朝向系統整合方向修正，結果證明修正之後確實是大幅提升了計畫執行
的成效，因此，計畫執行結果和雖然和原申請的目標有些不同，但最後結果還是達成、甚
至超越原計畫的預期成效。 
 
 
 
On the other hand, if the control voltage is relatively “high”, 
or in other words, we apply (high, low) or (1,0) voltage 
signals to the (Vc, Vc_b) terminals, M1 and M2 will be both 
turned OFF while M3 and M4 will be both turned ON. Then 
the proposed switch is transferred to the exchange position 
that “in” terminal is connected to “out_b” terminal while 
“in_b” is connected to “out”. 
For better understanding, we can remember that the signal 
connected at the input terminal of the switch will be bypassed 
(without exchange) to the output terminal if the control 
voltage is 0 (Vc = 0, Vc_b = 1). Reversely the output signal 
will be exchanged if the control voltage is 1 (Vc = 1, Vc_b = 
0).  
B. Emulation of two-input XOR gate 
In order to emulate a two-input XOR gate, two differential 
switches, two resistors, and one reference voltage source 
should be connected as Fig. 2. (A, A_b) and (B, B_b) denote 
two complementary inputs of the XOR gate, and (C, C_b) 
denotes the complementary output of it.  
 
A A_b B B_b
C
C_b
VrefR1
R2
SW1 SW2  
Fig. 2  The implementation of two-input XOR gate using two differential 
switches.  
In case of A = 0 and B = 0 (A_b = 1 and B_b = 1 ), both 
switches are in OFF status, and two resistors are connected 
directly to the voltage source and the ground respectively 
without any exchange. Hence, the output will be C = 0 
(ground) and C_b = 1 (Vref).  
Alternatively, in case of A = 1 and B = 0, it is 
comprehensive that SW1 is turned ON (exchange position) 
and SW2 still stays at OFF. Then the connection being 
exchanged in SW1 makes R1 be connected to Vref and R2 to 
the ground. The result of this connection are C = 1 and C_b = 
0. The rest of the conditions is very similar to the above 
discussions. Table I lists the emulation results of all the 
conditions of the proposed two-input XOR gate.  
TABLE I 
EMULATION RESULTS OF THE PROPOSED TWO-INPUT XOR GATE 
A B SW1 SW2 C C_b 
0 0 OFF OFF 0 1 
1 0 ON OFF 1 0 
0 1 OFF ON 1 0 
1 1 ON ON 0 1 
C. Emulation of n-input XOR gate 
XOR is a slow gate, especially when the number of input 
terminals is increased. This delay always prevents the logic 
with XOR feedback from the very high-speed applications. As 
shown in Fig. 3, we propose a solution for the high-speed n-
input XOR gate. It consists of n blocks of the above 
differential switches connected in series. Ai and Ai_b denote 
the i-th complementary inputs. C and C_b still denote the 
outputs of the gate.  
To help understanding, let Xi = -1 denotes “exchange” 
while Xi = 1 denotes “direct connection” of each switch. The 
equilibrium exchange Xtotal of the series of switches can be 
expressed as 
ntotal XXXXX L321 ⋅⋅=   (1) 
It is comprehensive that even-number of exchanges of the 
switches has the same effect as the direct connection because 
the even order of (-1) is equal to 1. Only odd number of 
exchanges can make the equilibrium connection be exchanged. 
Hence, refer to Fig. 3 again, terminal C will be connected to 
the ground if the equilibrium connection is direct and the 
result is C=0. Reversely if the equilibrium connection is 
exchanged then C is connected to Vref and the output of the 
gate is C=1. This result satisfies the need of an n-input XOR 
gate because the XOR of even number of 1 is 0, and the XOR 
of odd number of 1 is 1. 
A1 A1_b
C
C_b
VrefR1
R2
SW1 SW2
A2 A2_b
SWn
An An_b
 
Fig. 3 An n-input XOR gate consists of n-unit differential switches.  
In reality, every switch possesses a small amount of voltage 
while it turns ON. Fig. 4 shows the equilibrium circuit of Fig. 
3. A CML circuit is added as the load of the proposed n-input 
XOR gate. The NMOS in ON status of each switch is replaced 
by the Ron resistor.  
 
A1 A1_b
C
C_b
R1
R2
SW1 SW2
A2 A2_b
R0=R1=R2 Ron Ron
Vref
SWn
An An_b
Ron
n-input XORCML  
Fig. 4 The equilibrium circuit of Fig. 3. A CML circuit is added as the load of 
the proposed n-input XOR gate. 
Refer to Fig. 4, the voltage difference between the 
terminals C and C_b can be expressed as 
on
refbCC nRR
RVV += 0
0
_,   (2) 
For simplification, assume NMOS is working in the triode 
region, hence VDS << (VGS - VT) is valid while the NMOS in 
the switches are turned ON, then Equation (2) becomes 
In realization of the above Gold code generator, the 
conventional CML latches [3] are used. One stage of LFSR 
consists of two CML latches in which the former one responds 
to the positive clock, while the latter one responds to the 
negative clock. The block diagram of the implemented five-
stage (5,3) and (5,4,3,2) Gold code generator is shown in Fig. 
8. Although there are only 2 taps in the feedback path of 
LFSR-1, this work implements five switches to show that this 
circuit has the potential of being updated to be programmable. 
Fig. 9 shows the layout of the implemented chip. Fig. 10 
shows the simulation results of LFSR-1, LFSR-2 and Gold 
code, it proves that the five-stage Gold code generator indeed 
works at 10 Gb/s. 
D
D
Q
Q
ck/ck
D
D
Q
Q
ck/ck
D
D
Q
Q
ck/ck
D
D
Q
Q
ck/ck
D
D
Q
Q
ck/ck
Vdd Vdd Vdd
1
1
Single to 
differential
ck buffer
amplifier
ck/ck_b
ck/ck_b
ck/ck_b
ck/ck_b
ck/ck_b
D
D
Q
Q
ck/ck
D
D
Q
Q
ck/ck
D
D
Q
Q
ck/ck
D
D
Q
Q
ck/ck
D
D
Q
Q
ck/ck
Vdd
1
buffer
amplifier
Gold code
LFSR-1 out
LFSR-2 out  
Fig. 8 The implementation of the five-stage Gold code generator.  
 
Fig. 9 The layout of the five-stage (5,3) and (5,4,3,2) Gold code generator in 
TSMC 0.18-um CMOS process.  
IV. CONCLUSIONS 
The simulation tool used in this work is ADS of Agilent. 
Besides typical-typical corner case, fast-fast and slow-slow 
cases are both checked. The generator in fast-fast case can 
work over 10 GHz while in slow-slow case can work only 
below 9.5 GHz.  
The implemented Gold code generator is also checked at 
lower frequency such as 1 GHz, 1 MHz, and even 1 KHz. The 
simulation results show that the generator works well at 1 
GHz and 1 MHz, but not at 1 KHz. Then it works again after 
the improvement of the rising and falling time. These results 
show that the implemented generator has good stability. They 
also prove that the proposed architecture of multi-input XOR 
gate is fast enough in ten-gigabit applications. 
2 3 4 5 6 71 8
1.0
1.5
0.5
2.0
LFSR-1
2 3 4 5 6 71 8
1.0
1.5
0.5
2.0
LFSR-2
2 3 4 5 6 71 8
1
0
2
time, nsec
Gold code
 
Fig. 10 The waveforms of LFSR-1, LFSR-2, and Gold code. They are 
simulated under typical-typical case and 10 GHz clock is applied. 
ACKNOWLEDGMENT 
This work was partly supported by ROC (Taiwan) 
National Science Council (NSC) under Grant 95-2221-E-168-
013. The authors would like to thank the CIC of NSC for 
supporting the service of TSMC 0.18-µm CMOS process. 
REFERENCES 
[1] E. Laskin  and S. P. Voinigescu , “A 60 mW per Lane, 4x23-Gb/s 27-1 
PRBS Generator”, IEEE Journal of Solid-State Circuits, vol. 41, no. 10, 
pp2198-2208, Oct. 2006 
[2] Y. -H. Peng and L. -H. Lu, “A 16-GHz Triple-Modulus Phase-
Switching Prescaler and Its Application to a 15-GHz Frequency 
Synthesizer in 0.18-um CMOS”, IEEE Transactions on Microwave 
Theory and Techniques, vol. 55, no. 1, pp.44-51, Jan. 2007 
[3] P. Heydari and R. Mohanavelu, “Design of Ultrahigh-Speed Low-
Voltage CMOS CML Buffers and Latches”, IEEE Transactions on 
Very Large Scale Integration (VLSI) System, vol. 12, no. 10, pp.1081-
1093, Oct. 2004 
[4] J. Lee and B. Razavi, “A 40-Gb/s Clock and Data Recovery Circuit in 
0.18-um CMOS Technology”, IEEE Journal of Solid-State Circuits, 
vol. 38, no. 12, pp.2181-2191, Dec. 2003 
[5] J. David, “Verification of CML circuits used in PLL contexts with 
Verilog-AMS”, in Proc. Of  IEEE International Behavioral Modeling 
and Simulation Conference, Session 4, pp. 97-102, Oct. 2006 
[6] D. Perels, R. Bischoff, J. Biveroni, M. Bruehwiler, A. Burg, N. Felber, 
W. Fichtner, “Programmable Code Generator for Software Defined 
Radio”, in Proc. of the of the 35th IEEE Asilomar Conf. on Signals, 
Systems, and Computers, pp. 2156-2160, Nov. 2003. 
[7] B. Forouzandeh, A. S. Seyedi, "Comparing the Performance of a Low-
Power High Speed Flip-Flop in Bulk and SOI Technologies", in Proc. 
of International Conference on Mixed Design of Integrated Circuits 
and Systems, pp. 251-255, June 2006 
[8] P. Heydari and R. Mohanavelu, “A 40-GHz Flip-Flop-Based 
Frequency Divider”, IEEE Transactions on Circuits and System--II: 
Express briefs, vol. 53, no. 12, Dec. 2006 
[9] S.H. Rasouli, A. Amirabadi, A.Seyedi, A. Afzali-Kusha, “Double edge 
triggered feedbacked flipflop in sub 100 nm technology”, in Proc. of 
the 2006 conference on Asia South Pacific design automation, pp. 297- 
302, Jan. 2006 
[10] M. George, M. Hamid, and A. Miller, "Gold Code Generators in Virtex 
Devices", Xilinx application note, XAPP217 (v1.1), Jan. 2001 
 
briefly describe the design concepts and show some
simulation results.
RF in Phase-
Splitter
RF
Combiner
RF out
0
90
180
270
Embedded DSC
(dsPIC30F2020)
VGA1
VGA2
VGA3
VGA4
(a)
dsPIC30F2020
LCM
0 1 2 3
4 5 6 7
8 9 A B
C D E F
KEYBOARD
CP1
Up
Dn
out
RFin_0
PD1
outin
RFin_90
PD2
outin
CP2
Up
Dn
out
RFin_270
VGA4
Vc out
PD4
outin
CP4
Up
Dn
out
RFin_180
PD3
outin
CP3
Up
Dn
out
RFout_0
RFout_90
RFout_180
RFout_270
VGA1
Vc out
VGA2
Vc out
VGA3
Vc out
(b)
Figure 1. The block diagram of the proposed
embedded DSC phase shifter. (a) The system
architecture. (b) The block diagram of the
embedded DSC control system which excludes the
red blocks of VGA.
3.1. The phase splitter
The phase splitter consists of one rat-race ring
coupler and two quadrature couplers as shown in
Figure 2. The ring coupler splits the incoming RF
signal into two phases of 0o and 180o. Then the
followed two quadrature couplers (90o couplers) will
further split the processed signals into four phases of 0o,
90o, 180o, and 270o respectively.
0
90
270
180
RF
in
P1
P2
P3
P4
2.41 2.42 2.43 2.44 2.45 2.46 2.472.40 2.48
-100
0
100
-200
200
freq, GHz
phase(S(2,1))
phase(S(3,1))
phase(S(4,1))
phase(S(5,1))
(a) (b)
Figure 2. The four phase splitter consists of a ring
coupler and two quadrature hybrid coupler. (a) The
PCB layout. (b) The simulation results.
An 180o ring coupler consists of a ring with the
characteristic impedance of 1.414 Zo and four ports
with the impedance of Zo. For 1.0 mm FR4 PCB
working at 2.4 GHz, the line width of the microstripline
for the ring and the ports are 1.0 mm and 1.9 mm
respectively. The insertion losses of port 1 and port 4
are both 3 dB.
For 1.0 mm FR4 PCB working at 2.4 GHz, the line
width of a quadrature coupler between port 1 and port
2 (the same as port 3 and port4) is 3.3 mm (0.707 Zo).
The others are all 1.9 mm for the characteristic
impedance (Zo) of 50Ω. The line length between all
connected ports are λ/4 = 16 mm. The insertion losses
are 3 dB for both output ports.
3.2. The variable gain amplifier
Refer to Figure 3, a diode attenuator is applied in
front of a 2.4-GHz amplifier to construct a variable
gain amplifier. The attenuation of the diode attenuator
is controlled by the control voltage Vctrl. It is simulated
to have the insertion losses from 27 dB to 5 dB at 2.4
GHz when control voltage is applied from 0.0 to 5.0 V.
An amplifier is attached to compensate the loss of the
diode attenuator.
RF
in
RF
out
Vctrl
Vbias
Vcc
Figure 3. The variable gain amplifier (VGA)
consists of a diode attenuator and a 2.4-GHz
amplifier.
Table 1 (a) shows the value while the corresponding
column and the row are connected. Table 1 (b) shows
the difference (space) between two adjacent keys. One
can find that the maximum space is 41 while the
minimum space is 15. Here larger space implies better
tolerance when the circuit is manufactured.
TABLE 1
The simulations of the 4x4 keyboard interface
(a) The 10-bit ADC values (b) The adjacent spaces
931 788 683 603
890 759 661 585
853 731 640 569
819 706 621 554
32 24 18
41 29 22 17
37 27 21 16
34 25 19 15
4.3. The charge pump
The charge pump (CP) is important for modifying
the control voltage of VGA. It consists of an up (source)
current and a down (sink) current pumping. It is always
followed by a low pass filter. Refer to Figure 6, a PNP
current mirror is designed to offer a constant source
current, while an NPN current mirror is designed to
offer a constant sink current. Both currents are
controlled by resistors with a resistance of R.
Vcc
Up
Down
OutR
R
R1
C1
Figure 6. The charge pump circuit consists of a PNP
source current and an NPN sink current. It is
always followed by a low pass filter.
4.4. The power detector
The power detector is an RF peak detector which
can monitor the RF power and convert it to a
corresponding DC level. Figure 7(a) shows the
schematic while Figure 7(b) shows the simulations. The
input RF is set to be 2.4 GHz with the amplitudes from
0.0 - 2.0 V. To make the simulation easier, small
capacitors are applied in the circuit to make the output
response faster but the ripples are enlarged. The curves
of the real circuit with large capacitors are very much
smooth.
RF
in DC
out
Vbias
2 4 6 8 10 12 14 16 180 20
0.5
1.0
0.0
1.5
time, nsec
out, V
0.0
0.2
0.4
0.6
0.8
1.0
1.2
1.4
1.6
1.8
2.0
(a) (b)
Figure 7. The power detector. (a) The schematic. (b)
The simulations of 0.0–2.0V @ 2.4 GHz.
5. Conclusions
In conclusion, an embedded DSC application in 2.4-
GHz phase shift control by vector summing is proposed.
Due to four phases of 0o, 90o, 180o, and 270o being
used as the source vectors, and also a keyboard with all
digits of 0 - 9 being used as human interface, the
proposed phase shifter can offer a phase shift range of
0 –360 degrees with the resolution of one degree per
step.
The future works will be continued in the system
integrating, the performance improving, and the
measurement developing.
6. References
[1] https://www.bluetooth.org/
[2] http://grouper.ieee.org/groups/802/11/index.html
[3]J. K. Ryoo and S. H. Oh , “Broadband 4-bit Digital Phase
Shifter Based on Vector Combing Method,” Proc. Of
SBMO/IEEE MTT-S IMOC, pp. 17-19, 2003.
[4] X. Yang and J. Lin, “A Digitaly Controled Constant 
Envelope Phase-Shift Modulator for Low-Power Broad-Band
Wireless Applications,” IEEE trans. Microwave Theory
Tech., vol. 54, Jan. 2006
[5] D. Kim, S. Je, J. S. Kenney, P. Marry, "A compact
ferroelectric phase shifter using lumped-element quarter-
wave-length transmission lines", Proc. of Radio and Wireless
Conference, 10-13 Aug. 2003 pp. 309–312
[6] S. A. Mitilineos, G. K. Mitropoulos, C. N. Capsalis, “A
new active RF phase shifter using variable gain, drain
Voltage controlled PHEMTs: A 2.4-GHz ISM
implementation”, Microwave and Wireless Components
Letters, Vol. 15, Issue 7, pp. 454–456, July 2005
[7] http://ww1.microchip.com/downloads/en/DeviceDoc
/70178C.pdf
II. CIRCUIT DESIGN 
A. Basics of Gode-code generator 
Figure 3 shows the Gold Code generator which is initially 
presented by R. Gold in 1967. He suggested that sets of small 
correlation PN codes could be created by Modulo 2 addition of 
the results of two Linear Feedback Shift Registers (LFSRs), 
primed with factor codes. The result is a set of codes with 
correlation properties ideally suited to distinguish one code 
from another in a spectrum full of coded signals. In other 
words, the new PN code, which is created from two same-
length LFSRs loaded with paired factor codes and then XOR'd, 
will be equipped with excellent high auto-correlation and low 
cross correlation. It is excellent for the application of TDOA 
wireless position system. 
 
Figure 3.  The block diagram of the Golde-code generator 
Figure 4 shows a five-stage Gold Code generator consisting 
of LFSR-1 and LFSR-2. Both LFSRs include five shift 
registers (latches) in which data are always shifted from left to 
right. The latch number 3 and 5 of LFSR-1 are connected to the 
XOR gate and then fed back to the input of the first shift 
register. It is then denoted as (5,3). In the same way, LFSR-2 in 
Figure 4 can be denoted as (5,2). Hence, the Gold code 
generator can be denoted as (5,3) and (5,2). The chips of Gold 
Code generator can be calculated by the equation 2 1nm = − . 
Here n is the number of shift registers. For example, in Figure 
4, n=5 means there are 52 1 31− =  chips in the generated Gold 
code. 
1 2 3 4 5
1 2 3 4 5
LSFR-1
LSFR-2
Gold code
 
Figure 4.  Five stages (5,3) and (5,2) Golde-code generator  
B. Circuit Realization 
Figure 5 shows the logic diagram of the programmable 
five-stage Gold code generator implemented in this work. 
According to Figure 4, there are five “stages” (latches) in each 
LFSR with a preset terminal added as shown in Figure 5. Each 
of them can be set to “1” or reset to “0” individually to let the 
initial condition of Gold code generator to be programmable by 
the user. Each LFSR is also equipped with three selectors in the 
feedback path of stage number 2 – 4 which makes the feedback 
of the LFSR to be programmable for the user. The generating 
speed is controlled by the clock source. For example, if the 
frequency of the clock is 1 GHz, then the speed of Gold code 
generator will be 1 Gbps. 
 
Figure 5.  Realization of the programmable five-stage Golde-code generator  
Figure 6 shows the logic diagram of each stage in Figure 5. 
It consists of transmission gates, logic gates, and a weak ESD 
circuit. The clock is buffered and connected properly to each 
transmission gate to let data always be shifted from left to right 
in each cycle of clock.  
 
Figure 6.  Logic diagram of each stage in Figure 5  
Figure 7 shows the weak ESD circuit. It is added to each of 
the preset pads and the selection pads to offer acceptable 
protection but consume only acceptable chip size. 
 
Figure 7.  Weak ESD circuit for the preset pads and the selection pads  
