//==============================================================================
// File        : fifo_assertions.sv
// Description : Concurrent SVA property module — bound to FIFO top-level.
//               Covers structural CDC properties, protocol correctness,
//               pointer integrity, Gray-code validity, and flag behaviour.
// Bind Usage  : bind FIFO fifo_assertions #(.DSIZE(DSIZE),.ASIZE(ASIZE))
//                   u_fifo_assert (.wclk(wclk), .rclk(rclk), ...);
//==============================================================================
module fifo_assertions #(
    parameter DSIZE = 8,
    parameter ASIZE = 4
)(
    input  logic             wclk,
    input  logic             rclk,
    input  logic             wrst_n,
    input  logic             rrst_n,
    input  logic             winc,
    input  logic             rinc,
    input  logic             wfull,
    input  logic             rempty,
    input  logic [ASIZE:0]   wptr,      // Gray-coded write pointer (wclk domain)
    input  logic [ASIZE:0]   rptr,      // Gray-coded read pointer  (rclk domain)
    input  logic [ASIZE:0]   wq2_rptr,  // rptr synced to wclk domain
    input  logic [ASIZE:0]   rq2_wptr,  // wptr synced to rclk domain
    input  logic [ASIZE-1:0] waddr,
    input  logic [ASIZE-1:0] raddr,
    input  logic [DSIZE-1:0] wdata,
    input  logic [DSIZE-1:0] rdata
);
    // changed 
    //==========================================================================
    // 1. FLAG PROPERTIES — WRITE CLOCK DOMAIN
    //==========================================================================

    // wfull must deassert after reset
    property wfull_deasserts_after_reset;
        @(posedge wclk) $rose(wrst_n) |-> ##[1:4] !wfull;
    endproperty
    AST_WFULL_RESET: assert property (wfull_deasserts_after_reset)
        else $error("[SVA FAIL] wfull did not deassert after reset release");

    // wfull can deassert when the synchronized rptr advances (CDC lag is fine).
    // Only check that wfull never asserts from empty in a single cycle (sanity).
    // Removed overly strict wfull_stable_no_winc — rptr CDC update legitimately clears it.

    // wfull: no write address advance when full
    property no_waddr_advance_when_full;
        @(posedge wclk) disable iff (!wrst_n)
        wfull |=> (waddr == $past(waddr));
    endproperty
    AST_NO_WADDR_FULL: assert property (no_waddr_advance_when_full)
        else $error("[SVA FAIL] waddr advanced while wfull asserted (overflow!)");

    //==========================================================================
    // 2. FLAG PROPERTIES — READ CLOCK DOMAIN
    //==========================================================================

    // rempty must assert after reset
    property rempty_asserts_after_reset;
        @(posedge rclk) $rose(rrst_n) |-> ##[1:4] rempty;
    endproperty
    AST_REMPTY_RESET: assert property (rempty_asserts_after_reset)
        else $error("[SVA FAIL] rempty did not assert after reset release");

    // no raddr advance when empty and no rinc active
    property no_raddr_advance_when_empty;
        @(posedge rclk) disable iff (!rrst_n)
        (rempty && !rinc) |=> (raddr == $past(raddr));
    endproperty
    AST_NO_RADDR_EMPTY: assert property (no_raddr_advance_when_empty)
        else $error("[SVA FAIL] raddr advanced while rempty asserted (underflow!)");

    //==========================================================================
    // 3. SIMULTANEOUS FULL AND EMPTY — IMPOSSIBLE STATE
    //==========================================================================
    // wfull (wclk domain) and rempty (rclk domain) cannot both be true
    // at the same wall-clock instant after reset.
    // Check on both edges for coverage.
    property never_full_and_empty_wclk;
        @(posedge wclk) disable iff (!wrst_n || !rrst_n)
        !(wfull && rempty);
    endproperty
    AST_NO_FULL_EMPTY_W: assert property (never_full_and_empty_wclk)
        else $error("[SVA FAIL] wfull & rempty simultaneously asserted (wclk sample)");

    property never_full_and_empty_rclk;
        @(posedge rclk) disable iff (!wrst_n || !rrst_n)
        !(wfull && rempty);
    endproperty
    AST_NO_FULL_EMPTY_R: assert property (never_full_and_empty_rclk)
        else $error("[SVA FAIL] wfull & rempty simultaneously asserted (rclk sample)");

    //==========================================================================
    // 4. GRAY-CODE POINTER VALIDITY
    // A valid Gray code word has exactly one bit change from its predecessor.
    // We check that wptr and rptr each change by at most 1 bit per clock.
    //==========================================================================
    function automatic int onehot_or_zero(input logic [ASIZE:0] v);
        return (v == 0) || ((v & (v - 1)) == 0);
    endfunction

    property wptr_gray_single_bit_change;
        @(posedge wclk) disable iff (!wrst_n)
        onehot_or_zero(wptr ^ $past(wptr));
    endproperty
    AST_WPTR_GRAY: assert property (wptr_gray_single_bit_change)
        else $error("[SVA FAIL] wptr changed by more than 1 bit — Gray code violated!");

    property rptr_gray_single_bit_change;
        @(posedge rclk) disable iff (!rrst_n)
        onehot_or_zero(rptr ^ $past(rptr));
    endproperty
    AST_RPTR_GRAY: assert property (rptr_gray_single_bit_change)
        else $error("[SVA FAIL] rptr changed by more than 1 bit — Gray code violated!");

    //==========================================================================
    // 5. POINTER MONOTONICITY
    // Write pointer must not reverse direction (modulo wrap).
    // Checked on binary waddr (increases or wraps, never decrements).
    //==========================================================================
    property waddr_no_decrement;
        @(posedge wclk) disable iff (!wrst_n)
        (!wfull && winc) |=>
            ((waddr == ($past(waddr) + 1'b1)) ||
             (waddr == {ASIZE{1'b0}} && $past(waddr) == {ASIZE{1'b1}})); // wrap
    endproperty
    AST_WADDR_MONO: assert property (waddr_no_decrement)
        else $error("[SVA FAIL] waddr decremented unexpectedly");

    property raddr_no_decrement;
        @(posedge rclk) disable iff (!rrst_n)
        (!rempty && rinc) |=>
            ((raddr == ($past(raddr) + 1'b1)) ||
             (raddr == {ASIZE{1'b0}} && $past(raddr) == {ASIZE{1'b1}}));
    endproperty
    AST_RADDR_MONO: assert property (raddr_no_decrement)
        else $error("[SVA FAIL] raddr decremented unexpectedly");

    //==========================================================================
    // 6. WINC/RINC BLOCKED WHEN FULL/EMPTY
    //==========================================================================
    // Write address must not advance when wfull is asserted
    // wfull can deassert the cycle after a read propagates through CDC.
    // Guard with !winc so we only flag a genuine write-while-full violation.
    property winc_blocked_when_full;
        @(posedge wclk) disable iff (!wrst_n)
        (wfull && !winc) |=> (waddr == $past(waddr));
    endproperty
    AST_WINC_BLOCKED: assert property (winc_blocked_when_full)
        else $error("[SVA FAIL] Write address advanced while FIFO was full");

    // Read address must not advance when rempty is asserted.
    // Use |=> (next cycle) instead of |-> (same cycle) to allow for the 1-cycle
    // CDC lag between rinc deasserting and rempty reasserting after the last read.
    property rinc_blocked_when_empty;
        @(posedge rclk) disable iff (!rrst_n)
        (rempty && !rinc) |=> (raddr == $past(raddr));
    endproperty
    AST_RINC_BLOCKED: assert property (rinc_blocked_when_empty)
        else $error("[SVA FAIL] Read address advanced while FIFO was empty");

    //==========================================================================
    // 7. RESET BEHAVIOUR — POINTERS CLEARED
    //==========================================================================
    property wptr_clears_on_reset;
        @(posedge wclk) !wrst_n |-> (wptr == '0);
    endproperty
    AST_WPTR_RST: assert property (wptr_clears_on_reset)
        else $error("[SVA FAIL] wptr not zero during reset");

    property rptr_clears_on_reset;
        @(posedge rclk) !rrst_n |-> (rptr == '0);
    endproperty
    AST_RPTR_RST: assert property (rptr_clears_on_reset)
        else $error("[SVA FAIL] rptr not zero during reset");

    //==========================================================================
    // 8. SYNCHRONIZER STABILITY CHECK (CDC-proxy)
    // Synchronized pointer wq2_rptr must remain stable for at least 1 cycle
    // before changing (it is a registered output of the 2FF sync — no glitches).
    // This is a proxy check for synchronizer integrity.
    //==========================================================================
    // After reset releases the 2FF sync needs 2 cycles to flush X->0.
    // Disable these assertions for 3 cycles post-reset to avoid false fires.
    reg [2:0] wrst_sr; reg [2:0] rrst_sr;
    always @(posedge wclk) wrst_sr <= {wrst_sr[1:0], wrst_n};
    always @(posedge rclk) rrst_sr <= {rrst_sr[1:0], rrst_n};
    wire wrst_settled = &wrst_sr;
    wire rrst_settled = &rrst_sr;

    property wq2_rptr_no_glitch;
        @(posedge wclk) disable iff (!wrst_n || !wrst_settled)
        $stable(wq2_rptr) || onehot_or_zero(wq2_rptr ^ $past(wq2_rptr));
    endproperty
    AST_WQ2RPTR_STABLE: assert property (wq2_rptr_no_glitch)
        else $error("[SVA FAIL] wq2_rptr changed by >1 bit — synchronizer glitch proxy!");

    property rq2_wptr_no_glitch;
        @(posedge rclk) disable iff (!rrst_n || !rrst_settled)
        $stable(rq2_wptr) || onehot_or_zero(rq2_wptr ^ $past(rq2_wptr));
    endproperty
    AST_RQ2WPTR_STABLE: assert property (rq2_wptr_no_glitch)
        else $error("[SVA FAIL] rq2_wptr changed by >1 bit — synchronizer glitch proxy!");

    //==========================================================================
    // 9. COVER PROPERTIES — FUNCTIONAL COVERAGE
    //==========================================================================
    COV_FIFO_FULL:         cover property (@(posedge wclk) disable iff (!wrst_n) wfull);
    COV_FIFO_EMPTY:        cover property (@(posedge rclk) disable iff (!rrst_n) rempty);
    COV_SIMULT_RW:         cover property (@(posedge wclk) disable iff (!wrst_n) winc && !wfull && rinc && !rempty);
    COV_FULL_TO_NOTFULL:   cover property (@(posedge wclk) disable iff (!wrst_n) $fell(wfull));
    COV_EMPTY_TO_NOTEMPTY: cover property (@(posedge rclk) disable iff (!rrst_n) $fell(rempty));
    COV_WRAP_WADDR:        cover property (@(posedge wclk) disable iff (!wrst_n) (waddr == '0 && $past(waddr) == {ASIZE{1'b1}}));
    COV_WRAP_RADDR:        cover property (@(posedge rclk) disable iff (!rrst_n) (raddr == '0 && $past(raddr) == {ASIZE{1'b1}}));
    COV_WPTR_GRAY_CHANGE:  cover property (@(posedge wclk) disable iff (!wrst_n) wptr != $past(wptr));
    COV_RPTR_GRAY_CHANGE:  cover property (@(posedge rclk) disable iff (!rrst_n) rptr != $past(rptr));

endmodule
