/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [9:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [15:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [25:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~((in_data[65] | in_data[19]) & (in_data[86] | in_data[20]));
  assign celloutsig_1_9z = ~((celloutsig_1_8z | in_data[105]) & (celloutsig_1_3z | in_data[119]));
  assign celloutsig_1_12z = ~((celloutsig_1_3z | celloutsig_1_3z) & (celloutsig_1_11z | celloutsig_1_9z));
  assign celloutsig_1_19z = ~((celloutsig_1_8z | celloutsig_1_2z) & (celloutsig_1_13z | celloutsig_1_14z));
  assign celloutsig_1_3z = celloutsig_1_2z ^ in_data[119];
  assign celloutsig_0_9z = { celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_4z } == { celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_6z = celloutsig_1_5z[19:8] == { in_data[167:157], in_data[119] };
  assign celloutsig_1_14z = celloutsig_1_5z[20:16] == { celloutsig_1_10z[4:1], celloutsig_1_6z };
  assign celloutsig_1_13z = { in_data[164:148], celloutsig_1_1z } === { celloutsig_1_10z[3:2], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_1_2z = in_data[166:161] >= in_data[179:174];
  assign celloutsig_1_8z = { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_3z } >= { celloutsig_1_5z[6:3], in_data[119], celloutsig_1_1z, in_data[119] };
  assign celloutsig_0_5z = { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } <= { in_data[89:87], celloutsig_0_4z };
  assign celloutsig_1_1z = in_data[149:136] < in_data[111:98];
  assign celloutsig_1_7z = in_data[111:102] < { celloutsig_1_5z[3:1], celloutsig_1_4z, celloutsig_1_2z, in_data[119], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_10z = { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_1_5z = { in_data[170:146], in_data[119] } % { 1'h1, in_data[135:119], in_data[119], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, in_data[96] };
  assign celloutsig_0_6z = { in_data[69:59], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z } != in_data[24:6];
  assign celloutsig_0_4z = | in_data[78:70];
  assign celloutsig_1_4z = | { celloutsig_1_1z, celloutsig_1_3z, in_data[119] };
  assign celloutsig_0_1z = | { in_data[88:84], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_11z = | { in_data[162], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_8z, in_data[119], celloutsig_1_8z };
  assign celloutsig_0_2z = | in_data[61:58];
  assign celloutsig_1_18z = in_data[139:124] << celloutsig_1_5z[19:4];
  assign celloutsig_0_3z = in_data[46:44] - { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_10z = { in_data[168:165], celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_3z, in_data[119] } ~^ { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_3z, in_data[119], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_9z };
  always_latch
    if (clkin_data[0]) celloutsig_0_8z = 3'h0;
    else if (!celloutsig_1_19z) celloutsig_0_8z = { celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_2z };
  assign { out_data[143:128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_9z, celloutsig_0_10z };
endmodule
