=====
SETUP
1.621
23.996
25.617
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_7_s2
5.719
6.102
i2c_config_m0/n124_s16
8.243
8.817
i2c_config_m0/i2c_master_top_m0/n207_s108
11.137
11.426
i2c_config_m0/i2c_master_top_m0/n211_s118
15.344
15.891
i2c_config_m0/i2c_master_top_m0/n207_s58
16.855
17.144
i2c_config_m0/i2c_master_top_m0/n207_s29
18.039
18.618
i2c_config_m0/i2c_master_top_m0/n207_s13
19.208
19.664
i2c_config_m0/i2c_master_top_m0/n203_s29
21.247
21.755
i2c_config_m0/i2c_master_top_m0/n203_s16
21.757
22.325
i2c_config_m0/i2c_master_top_m0/n203_s10
22.497
22.954
i2c_config_m0/i2c_master_top_m0/n203_s7
22.956
23.535
i2c_config_m0/i2c_master_top_m0/n203_s71
23.708
23.996
i2c_config_m0/i2c_master_top_m0/txr_6_s0
23.996
=====
SETUP
3.300
22.307
25.608
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_7_s2
5.719
6.102
i2c_config_m0/i2c_master_top_m0/n228_s27
8.092
8.383
i2c_config_m0/i2c_master_top_m0/n228_s13
11.636
11.925
i2c_config_m0/i2c_master_top_m0/n207_s85
15.444
15.991
i2c_config_m0/i2c_master_top_m0/n211_s93
16.779
17.358
i2c_config_m0/i2c_master_top_m0/n211_s65
17.569
18.148
i2c_config_m0/i2c_master_top_m0/n211_s31
18.899
19.472
i2c_config_m0/i2c_master_top_m0/n211_s12
20.432
20.889
i2c_config_m0/i2c_master_top_m0/n211_s7
20.891
21.347
i2c_config_m0/i2c_master_top_m0/n211_s6
21.729
22.307
i2c_config_m0/i2c_master_top_m0/txr_4_s0
22.307
=====
SETUP
3.508
22.114
25.622
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_7_s2
5.719
6.102
i2c_config_m0/i2c_master_top_m0/n228_s27
8.092
8.383
i2c_config_m0/i2c_master_top_m0/n228_s13
11.636
11.925
i2c_config_m0/i2c_master_top_m0/n207_s57
16.413
16.701
i2c_config_m0/i2c_master_top_m0/n219_s67
19.095
19.384
i2c_config_m0/i2c_master_top_m0/n219_s33
19.386
19.675
i2c_config_m0/i2c_master_top_m0/n219_s15
19.847
20.304
i2c_config_m0/i2c_master_top_m0/n219_s9
20.306
20.854
i2c_config_m0/i2c_master_top_m0/n219_s6
21.546
22.114
i2c_config_m0/i2c_master_top_m0/txr_2_s0
22.114
=====
SETUP
3.517
22.099
25.616
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_7_s2
5.719
6.102
i2c_config_m0/n124_s16
8.243
8.817
i2c_config_m0/i2c_master_top_m0/n211_s21
11.723
12.014
i2c_config_m0/i2c_master_top_m0/n219_s74
14.500
15.008
i2c_config_m0/i2c_master_top_m0/n228_s138
15.013
15.587
i2c_config_m0/i2c_master_top_m0/n228_s131
15.589
16.168
i2c_config_m0/i2c_master_top_m0/n228_s123
17.308
17.764
i2c_config_m0/i2c_master_top_m0/n228_s105
17.767
18.345
i2c_config_m0/i2c_master_top_m0/n228_s56
19.260
19.549
i2c_config_m0/i2c_master_top_m0/n228_s23
20.679
20.968
i2c_config_m0/i2c_master_top_m0/n228_s10
21.349
21.638
i2c_config_m0/i2c_master_top_m0/n228_s6
21.810
22.099
i2c_config_m0/i2c_master_top_m0/txr_0_s0
22.099
=====
SETUP
3.544
22.083
25.627
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_7_s2
5.719
6.102
i2c_config_m0/i2c_master_top_m0/n228_s27
8.092
8.383
i2c_config_m0/i2c_master_top_m0/n228_s13
11.636
11.925
i2c_config_m0/i2c_master_top_m0/n207_s57
16.413
16.701
i2c_config_m0/i2c_master_top_m0/n215_s90
18.257
18.805
i2c_config_m0/i2c_master_top_m0/n215_s62
18.978
19.434
i2c_config_m0/i2c_master_top_m0/n215_s35
19.436
20.015
i2c_config_m0/i2c_master_top_m0/n215_s14
20.018
20.585
i2c_config_m0/i2c_master_top_m0/n215_s8
20.758
21.331
i2c_config_m0/i2c_master_top_m0/n215_s6
21.504
22.083
i2c_config_m0/i2c_master_top_m0/txr_3_s0
22.083
=====
SETUP
3.646
21.966
25.613
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_7_s2
5.719
6.102
i2c_config_m0/i2c_master_top_m0/n228_s27
8.092
8.383
i2c_config_m0/i2c_master_top_m0/n228_s13
11.636
11.925
i2c_config_m0/i2c_master_top_m0/n223_s88
16.626
16.915
i2c_config_m0/i2c_master_top_m0/n223_s52
17.278
17.856
i2c_config_m0/i2c_master_top_m0/n223_s26
18.609
19.116
i2c_config_m0/i2c_master_top_m0/n223_s13
19.498
20.076
i2c_config_m0/i2c_master_top_m0/n223_s7
20.079
20.646
i2c_config_m0/i2c_master_top_m0/n223_s6
21.399
21.966
i2c_config_m0/i2c_master_top_m0/txr_1_s0
21.966
=====
SETUP
4.201
21.450
25.651
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_7_s2
5.719
6.102
i2c_config_m0/i2c_master_top_m0/n228_s27
8.092
8.383
i2c_config_m0/i2c_master_top_m0/n228_s13
11.636
11.925
i2c_config_m0/i2c_master_top_m0/n223_s88
16.626
16.915
i2c_config_m0/i2c_master_top_m0/n207_s94
17.090
17.657
i2c_config_m0/i2c_master_top_m0/n207_s66
17.660
18.234
i2c_config_m0/i2c_master_top_m0/n207_s34
18.615
19.182
i2c_config_m0/i2c_master_top_m0/n207_s15
19.602
19.891
i2c_config_m0/i2c_master_top_m0/n207_s9
20.619
20.938
i2c_config_m0/i2c_master_top_m0/n207_s6
20.942
21.450
i2c_config_m0/i2c_master_top_m0/txr_5_s0
21.450
=====
SETUP
5.854
19.771
25.625
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_7_s2
5.719
6.102
i2c_config_m0/i2c_master_top_m0/n228_s27
8.092
8.383
i2c_config_m0/i2c_master_top_m0/n228_s13
11.636
11.925
i2c_config_m0/i2c_master_top_m0/n215_s19
14.964
15.531
i2c_config_m0/i2c_master_top_m0/n199_s25
15.706
16.274
i2c_config_m0/i2c_master_top_m0/n199_s17
16.485
16.804
i2c_config_m0/i2c_master_top_m0/n199_s13
17.786
18.294
i2c_config_m0/i2c_master_top_m0/n199_s10
18.466
18.785
i2c_config_m0/i2c_master_top_m0/n199_s6
19.193
19.771
i2c_config_m0/i2c_master_top_m0/txr_7_s0
19.771
=====
SETUP
11.227
14.161
25.389
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_2_s2
5.724
6.107
i2c_config_m0/n77_s3
9.320
9.639
i2c_config_m0/n74_s7
11.319
11.608
i2c_config_m0/n124_s17
11.618
12.074
i2c_config_m0/n124_s14
12.924
13.431
i2c_config_m0/i2c_write_req_s4
13.436
14.010
i2c_config_m0/i2c_write_req_s0
14.161
=====
SETUP
11.763
13.874
25.636
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_2_s2
5.724
6.107
i2c_config_m0/n77_s3
9.320
9.639
i2c_config_m0/n74_s7
11.319
11.608
i2c_config_m0/n124_s17
11.618
12.074
i2c_config_m0/n124_s14
12.924
13.431
i2c_config_m0/i2c_write_req_s0
13.874
=====
SETUP
11.971
13.417
25.389
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_9_s0
5.695
6.077
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s3
7.005
7.512
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s7
8.045
8.552
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s0
9.301
9.620
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s2
9.983
10.301
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s0
10.869
11.376
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s3
11.530
12.109
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s2
12.111
12.619
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0
13.417
=====
SETUP
12.423
13.220
25.643
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_2_s2
5.724
6.107
i2c_config_m0/n77_s3
9.320
9.639
i2c_config_m0/n74_s7
11.319
11.608
i2c_config_m0/n124_s17
11.618
12.074
i2c_config_m0/n100_s8
12.653
13.220
i2c_config_m0/state_0_s0
13.220
=====
SETUP
12.650
12.979
25.629
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_2_s2
5.724
6.107
i2c_config_m0/n77_s3
9.320
9.639
i2c_config_m0/n76_s2
11.573
11.861
i2c_config_m0/n75_s1
12.411
12.979
i2c_config_m0/lut_index_6_s2
12.979
=====
SETUP
12.839
12.550
25.389
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_9_s0
5.695
6.077
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s3
7.005
7.512
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s7
8.045
8.552
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n356_s4
8.944
9.517
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s5
9.693
10.149
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s3
11.484
11.940
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s2
11.943
12.399
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0
12.550
=====
SETUP
13.067
12.589
25.656
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_2_s2
5.724
6.107
i2c_config_m0/n77_s3
9.320
9.639
i2c_config_m0/n74_s7
11.319
11.608
i2c_config_m0/n72_s2
11.790
12.079
i2c_config_m0/n72_s3
12.081
12.589
i2c_config_m0/lut_index_9_s2
12.589
=====
SETUP
13.227
12.436
25.663
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_2_s2
5.724
6.107
i2c_config_m0/n77_s3
9.320
9.639
i2c_config_m0/n76_s2
11.573
11.861
i2c_config_m0/n76_s3
11.869
12.436
i2c_config_m0/lut_index_5_s2
12.436
=====
SETUP
13.298
12.358
25.656
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_2_s2
5.724
6.107
i2c_config_m0/n77_s3
9.320
9.639
i2c_config_m0/n74_s7
11.319
11.608
i2c_config_m0/n74_s6
11.790
12.358
i2c_config_m0/lut_index_7_s2
12.358
=====
SETUP
13.326
12.285
25.611
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2
5.700
6.082
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n336_s2
7.452
7.960
i2c_config_m0/i2c_master_top_m0/byte_controller/n197_s10
8.634
9.141
i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s5
9.739
10.312
i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s4
10.315
10.822
i2c_config_m0/i2c_master_top_m0/byte_controller/n203_s10
11.777
12.285
i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_3_s0
12.285
=====
SETUP
13.415
12.196
25.611
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2
5.700
6.082
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n336_s2
7.452
7.960
i2c_config_m0/i2c_master_top_m0/byte_controller/n197_s10
8.634
9.141
i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s5
9.739
10.312
i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s4
10.315
10.822
i2c_config_m0/i2c_master_top_m0/byte_controller/n205_s9
11.629
12.196
i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0
12.196
=====
SETUP
13.533
12.125
25.658
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_2_s2
5.724
6.107
i2c_config_m0/n77_s3
9.320
9.639
i2c_config_m0/n74_s7
11.319
11.608
i2c_config_m0/n73_s1
11.618
12.125
i2c_config_m0/lut_index_8_s2
12.125
=====
SETUP
13.802
11.861
25.663
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_2_s2
5.724
6.107
i2c_config_m0/n77_s3
9.320
9.639
i2c_config_m0/n77_s4
11.573
11.861
i2c_config_m0/lut_index_4_s2
11.861
=====
SETUP
13.818
11.819
25.636
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_9_s0
5.695
6.077
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s3
7.005
7.512
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s7
8.045
8.552
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s0
9.301
9.620
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s2
9.983
10.301
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s0
10.869
11.376
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0
11.819
=====
SETUP
13.958
11.417
25.376
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2
5.700
6.082
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n336_s2
7.452
7.960
i2c_config_m0/i2c_master_top_m0/byte_controller/n197_s10
8.634
9.141
i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s5
9.739
10.312
i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s4
10.315
10.822
i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1_s2
11.417
=====
SETUP
14.204
11.185
25.389
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2
5.700
6.082
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n336_s2
7.452
7.960
i2c_config_m0/i2c_master_top_m0/byte_controller/n197_s10
8.634
9.141
i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s5
9.739
10.312
i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s4
10.315
10.822
i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2
11.185
=====
SETUP
14.231
11.405
25.636
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_5_s0
5.724
6.106
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n296_s3
6.471
7.050
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n310_s1
7.060
7.568
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n326_s3
7.959
8.466
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n322_s1
8.858
9.146
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n324_s0
9.321
9.900
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n353_s9
10.265
10.832
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n353_s8
10.837
11.405
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0
11.405
=====
HOLD
0.374
3.636
3.262
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0
3.261
3.437
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n154_s2
3.445
3.636
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0
3.636
=====
HOLD
0.374
3.636
3.262
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0
3.261
3.437
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s2
3.445
3.636
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0
3.636
=====
HOLD
0.374
3.610
3.236
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_0_s3
3.235
3.411
i2c_config_m0/i2c_master_top_m0/byte_controller/n68_s3
3.418
3.610
i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_0_s3
3.610
=====
HOLD
0.374
3.598
3.224
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0
3.223
3.399
i2c_config_m0/i2c_master_top_m0/byte_controller/n205_s9
3.407
3.598
i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0
3.598
=====
HOLD
0.378
3.616
3.239
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_6_s1
3.237
3.414
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n51_s1
3.425
3.616
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_6_s1
3.616
=====
HOLD
0.378
3.642
3.264
clk_ibuf
0.000
0.675
i2c_config_m0/lut_index_2_s2
3.263
3.439
i2c_config_m0/n79_s3
3.450
3.642
i2c_config_m0/lut_index_2_s2
3.642
=====
HOLD
0.378
3.616
3.239
clk_ibuf
0.000
0.675
i2c_config_m0/lut_index_6_s2
3.238
3.414
i2c_config_m0/n75_s1
3.425
3.616
i2c_config_m0/lut_index_6_s2
3.616
=====
HOLD
0.378
3.627
3.249
clk_ibuf
0.000
0.675
i2c_config_m0/state_0_s0
3.248
3.424
i2c_config_m0/n100_s8
3.435
3.627
i2c_config_m0/state_0_s0
3.627
=====
HOLD
0.381
3.613
3.232
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_7_s1
3.231
3.407
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n50_s3
3.422
3.613
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_7_s1
3.613
=====
HOLD
0.381
3.618
3.237
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_0_s0
3.236
3.412
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/ns_memsync_0_s12
3.427
3.618
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_0_s0
3.618
=====
HOLD
0.381
3.625
3.244
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_3_s0
3.242
3.419
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/ns_memsync_3_s12
3.434
3.625
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_3_s0
3.625
=====
HOLD
0.381
3.615
3.234
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/read_s5
3.233
3.409
i2c_config_m0/i2c_master_top_m0/n81_s9
3.424
3.615
i2c_config_m0/i2c_master_top_m0/read_s5
3.615
=====
HOLD
0.381
3.641
3.260
clk_ibuf
0.000
0.675
i2c_config_m0/lut_index_7_s2
3.259
3.435
i2c_config_m0/n74_s6
3.450
3.641
i2c_config_m0/lut_index_7_s2
3.641
=====
HOLD
0.381
3.643
3.262
clk_ibuf
0.000
0.675
i2c_config_m0/lut_index_8_s2
3.261
3.437
i2c_config_m0/n73_s1
3.452
3.643
i2c_config_m0/lut_index_8_s2
3.643
=====
HOLD
0.389
3.655
3.266
clk_ibuf
0.000
0.675
i2c_config_m0/lut_index_0_s4
3.265
3.445
i2c_config_m0/n81_s5
3.464
3.655
i2c_config_m0/lut_index_0_s4
3.655
=====
HOLD
0.389
3.655
3.266
clk_ibuf
0.000
0.675
i2c_config_m0/lut_index_1_s2
3.265
3.445
i2c_config_m0/n80_s2
3.464
3.655
i2c_config_m0/lut_index_1_s2
3.655
=====
HOLD
0.440
3.702
3.262
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_6_s0
3.261
3.437
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n152_s2
3.445
3.702
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_6_s0
3.702
=====
HOLD
0.440
3.669
3.229
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/write_s5
3.228
3.404
i2c_config_m0/i2c_master_top_m0/n81_s8
3.412
3.669
i2c_config_m0/i2c_master_top_m0/write_s5
3.669
=====
HOLD
0.444
3.682
3.239
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/count_0_s0
3.237
3.414
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n298_s3
3.425
3.682
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/count_0_s0
3.682
=====
HOLD
0.444
3.710
3.266
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_9_s0
3.265
3.441
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n149_s2
3.453
3.710
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_9_s0
3.710
=====
HOLD
0.449
3.717
3.268
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_1_s0
3.267
3.443
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0
3.717
=====
HOLD
0.449
3.711
3.263
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_s0
3.261
3.438
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n269_s0
3.520
3.711
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al_s0
3.711
=====
HOLD
0.449
3.713
3.264
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSDA_s0
3.263
3.439
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n238_s0
3.522
3.713
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sto_condition_s0
3.713
=====
HOLD
0.449
3.718
3.269
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_2_s0
3.268
3.444
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n216_s0
3.527
3.718
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL_s0
3.718
=====
HOLD
0.449
3.718
3.269
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA_0_s0
3.268
3.444
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA_1_s0
3.718
