// Seed: 2258666817
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  id_3(
      id_1, 1, $display(1'b0, 1 - id_2), id_1, id_1
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_2;
  wor id_6, id_7;
  wire id_8;
  module_0(
      id_8, id_6
  );
  wire id_9;
  assign id_2[1] = id_9;
  assign id_7 = ~id_7;
  assign id_9 = id_2[1];
endmodule
