Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Wed Nov  1 13:15:49 2017
| Host             : RM100B7 running 64-bit major release  (build 9200)
| Command          : report_power -file RAT_wrapper_power_routed.rpt -pb RAT_wrapper_power_summary_routed.pb -rpx RAT_wrapper_power_routed.rpx
| Design           : RAT_wrapper
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.075 |
| Dynamic (W)              | 0.006 |
| Device Static (W)        | 0.068 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 84.6  |
| Junction Temperature (C) | 25.4  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |    <0.001 |        3 |       --- |             --- |
| Slice Logic              |     0.003 |      460 |       --- |             --- |
|   LUT as Logic           |     0.002 |      217 |     20800 |            1.04 |
|   LUT as Distributed RAM |    <0.001 |       48 |      9600 |            0.50 |
|   F7/F8 Muxes            |    <0.001 |       54 |     32600 |            0.17 |
|   CARRY4                 |    <0.001 |       11 |      8150 |            0.13 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   Register               |    <0.001 |       57 |     41600 |            0.14 |
|   Others                 |     0.000 |       27 |       --- |             --- |
| Signals                  |     0.003 |      328 |       --- |             --- |
| Block RAM                |    <0.001 |      0.5 |        50 |            1.00 |
| I/O                      |    <0.001 |       50 |       106 |           47.17 |
| Static Power             |     0.068 |          |           |                 |
| Total                    |     0.075 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.016 |       0.006 |      0.010 |
| Vccaux    |       1.800 |     0.013 |       0.000 |      0.013 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | CLK    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| RAT_wrapper                |     0.006 |
|   MCU                      |     0.005 |
|     SCR                    |    <0.001 |
|       MY_RAM_reg_0_255_0_0 |    <0.001 |
|       MY_RAM_reg_0_255_1_1 |    <0.001 |
|       MY_RAM_reg_0_255_2_2 |    <0.001 |
|       MY_RAM_reg_0_255_3_3 |    <0.001 |
|       MY_RAM_reg_0_255_4_4 |    <0.001 |
|       MY_RAM_reg_0_255_5_5 |    <0.001 |
|       MY_RAM_reg_0_255_6_6 |    <0.001 |
|       MY_RAM_reg_0_255_7_7 |    <0.001 |
|       MY_RAM_reg_0_255_8_8 |     0.000 |
|       MY_RAM_reg_0_255_9_9 |     0.000 |
|     SP                     |    <0.001 |
|     interrupt              |     0.000 |
|     my_PC                  |    <0.001 |
|       program_counter      |    <0.001 |
|     my_alu                 |    <0.001 |
|     my_cu                  |    <0.001 |
|     my_flags               |    <0.001 |
|       my_ZFlag             |    <0.001 |
|       my_cFlag             |     0.000 |
|       my_shad_c            |     0.000 |
|       my_shad_z            |     0.000 |
|     my_prog_rom            |     0.003 |
|     my_regfile             |    <0.001 |
|       REG_reg_0_31_0_0     |    <0.001 |
|       REG_reg_0_31_1_1     |    <0.001 |
|       REG_reg_0_31_2_2     |    <0.001 |
|       REG_reg_0_31_3_3     |    <0.001 |
|       REG_reg_0_31_4_4     |    <0.001 |
|       REG_reg_0_31_5_5     |    <0.001 |
|       REG_reg_0_31_6_6     |    <0.001 |
|       REG_reg_0_31_7_7     |    <0.001 |
|   cdiv2                    |    <0.001 |
+----------------------------+-----------+


