$comment
	File created using the following command:
		vcd file ULA.msim.vcd -direction
$end
$date
	Mon Aug 16 23:12:55 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module ula_vhd_vec_tst $end
$var wire 1 ! A1 [3] $end
$var wire 1 " A1 [2] $end
$var wire 1 # A1 [1] $end
$var wire 1 $ A1 [0] $end
$var wire 1 % A2 [3] $end
$var wire 1 & A2 [2] $end
$var wire 1 ' A2 [1] $end
$var wire 1 ( A2 [0] $end
$var wire 1 ) Cin $end
$var wire 1 * Cout $end
$var wire 1 + E1 [3] $end
$var wire 1 , E1 [2] $end
$var wire 1 - E1 [1] $end
$var wire 1 . E1 [0] $end
$var wire 1 / K [2] $end
$var wire 1 0 K [1] $end
$var wire 1 1 K [0] $end

$scope module i1 $end
$var wire 1 2 gnd $end
$var wire 1 3 vcc $end
$var wire 1 4 unknown $end
$var wire 1 5 devoe $end
$var wire 1 6 devclrn $end
$var wire 1 7 devpor $end
$var wire 1 8 ww_devoe $end
$var wire 1 9 ww_devclrn $end
$var wire 1 : ww_devpor $end
$var wire 1 ; ww_Cin $end
$var wire 1 < ww_A1 [3] $end
$var wire 1 = ww_A1 [2] $end
$var wire 1 > ww_A1 [1] $end
$var wire 1 ? ww_A1 [0] $end
$var wire 1 @ ww_A2 [3] $end
$var wire 1 A ww_A2 [2] $end
$var wire 1 B ww_A2 [1] $end
$var wire 1 C ww_A2 [0] $end
$var wire 1 D ww_K [2] $end
$var wire 1 E ww_K [1] $end
$var wire 1 F ww_K [0] $end
$var wire 1 G ww_Cout $end
$var wire 1 H ww_E1 [3] $end
$var wire 1 I ww_E1 [2] $end
$var wire 1 J ww_E1 [1] $end
$var wire 1 K ww_E1 [0] $end
$var wire 1 L \Cout~output_o\ $end
$var wire 1 M \E1[0]~output_o\ $end
$var wire 1 N \E1[1]~output_o\ $end
$var wire 1 O \E1[2]~output_o\ $end
$var wire 1 P \E1[3]~output_o\ $end
$var wire 1 Q \A1[3]~input_o\ $end
$var wire 1 R \K[1]~input_o\ $end
$var wire 1 S \K[0]~input_o\ $end
$var wire 1 T \K[2]~input_o\ $end
$var wire 1 U \E1~0_combout\ $end
$var wire 1 V \A2[1]~input_o\ $end
$var wire 1 W \A1[0]~input_o\ $end
$var wire 1 X \Cin~input_o\ $end
$var wire 1 Y \A2[0]~input_o\ $end
$var wire 1 Z \FA:0:FA_i|Cout~0_combout\ $end
$var wire 1 [ \A1[1]~input_o\ $end
$var wire 1 \ \FA:1:FA_i|Cout~0_combout\ $end
$var wire 1 ] \A2[2]~input_o\ $end
$var wire 1 ^ \A1[2]~input_o\ $end
$var wire 1 _ \FA:2:FA_i|Cout~0_combout\ $end
$var wire 1 ` \A2[3]~input_o\ $end
$var wire 1 a \ONEA:2:ONEA_i|aux2~combout\ $end
$var wire 1 b \Cout~0_combout\ $end
$var wire 1 c \Cout~1_combout\ $end
$var wire 1 d \Cout~2_combout\ $end
$var wire 1 e \E1~1_combout\ $end
$var wire 1 f \E1~2_combout\ $end
$var wire 1 g \E1~4_combout\ $end
$var wire 1 h \ONEA:1:ONEA_i|S~combout\ $end
$var wire 1 i \E1~3_combout\ $end
$var wire 1 j \E1~5_combout\ $end
$var wire 1 k \ONEA:2:ONEA_i|S~combout\ $end
$var wire 1 l \E1~6_combout\ $end
$var wire 1 m \E1~7_combout\ $end
$var wire 1 n \E1~8_combout\ $end
$var wire 1 o \E1~9_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0*
02
13
x4
15
16
17
18
19
1:
0;
0G
0L
1M
0N
1O
1P
0Q
0R
0S
0T
1U
0V
1W
0X
0Y
0Z
0[
0\
0]
1^
0_
1`
0a
1b
1c
0d
1e
1f
0g
1h
0i
0j
1k
1l
1m
1n
1o
0!
1"
0#
1$
1%
0&
0'
0(
0/
00
01
0<
1=
0>
1?
1@
0A
0B
0C
0D
0E
0F
1H
1I
0J
1K
1+
1,
0-
1.
$end
#70000
1!
0$
0%
1&
1(
11
0?
1<
1C
1A
0@
1F
1S
0`
1]
1Y
1Q
0W
0h
1d
1_
0l
0U
0b
1g
0c
0n
0d
1L
1G
1*
0L
0G
0*
#130000
01
0F
0S
1U
0g
0m
0o
1d
1L
0P
0O
1G
0H
0I
1*
0,
0+
#180000
1$
1%
1#
1'
1?
1>
1B
1@
1`
1V
1[
1W
1Z
0e
1a
0k
1\
1b
1n
1c
1l
1o
0f
1i
1j
1m
0M
1P
0K
1H
1O
1N
0.
1+
1I
1J
1-
1,
#210000
11
1F
1S
0U
1g
0i
0l
0n
0o
0m
0j
0N
0O
0P
0J
0I
0H
0-
0,
0+
#260000
01
0$
0%
0#
0'
0!
0&
0(
0"
0F
0?
0>
0=
0<
0C
0B
0A
0@
0`
0]
0V
0Y
0Q
0^
0[
0W
0S
1U
0g
0a
0d
1o
0Z
0\
0_
0b
0c
0o
1P
0L
1H
0G
0P
1+
0*
0H
0+
#310000
1%
1#
1'
1!
1B
1@
1>
1<
1Q
1[
1`
1V
1\
1h
1b
1c
1l
1m
1d
1L
1O
1G
1I
1*
1,
#350000
11
1/
10
1F
1E
1D
1T
1R
1S
0b
1e
0U
0c
0d
0l
0m
0L
0G
0O
0*
0I
0,
#380000
0%
0#
0'
0!
1(
1C
0B
0@
0>
0<
0Q
0[
0`
0V
1Y
0\
0h
#420000
01
0/
00
0F
0E
0D
0T
0R
0S
1U
1f
1M
1K
1.
#500000
