m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/MODELSIM/FCGRU
T_opt
!s110 1538493981
VG3=j_O`REO5@1J^3ZQ]SO2
04 13 5 work fcgru_fsmd_tb bench 1
=1-107b4438ec61-5bb38e1d-27e-97c
o-quiet -auto_acc_if_foreign -work gru_rtl
tCvgOpt 0
n@_opt
OL;O;10.5c;63
Edotp_fsmd
Z0 w1527858306
Z1 DPx4 ieee 9 math_real 0 22 Sk6CSihbPL<f[^Shm]=KX0
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z5 dC:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/MODELSIM
Z6 8C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/RTL/dotp_fsmd_rtl.vhd
Z7 FC:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/RTL/dotp_fsmd_rtl.vhd
l0
L6
VH;0ab_i6H`mlI2@<`h^990
!s100 Q7zd3l3PXCOGUMX?SN0`X3
Z8 OV;C;10.5b;63
32
Z9 !s110 1537723273
!i10b 1
Z10 !s108 1537723273.000000
Z11 !s90 -reportprogress|300|-work|gru_rtl|-2002|-explicit|-stats=none|C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/RTL/dotp_fsmd_rtl.vhd|
Z12 !s107 C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/RTL/dotp_fsmd_rtl.vhd|
!i113 1
Z13 o-work gru_rtl -2002 -explicit
Z14 tExplicit 1 CvgOpt 0
Artl
R1
R2
R3
R4
Z15 DEx4 work 9 dotp_fsmd 0 22 H;0ab_i6H`mlI2@<`h^990
l44
L20
VJcI6FU=d>NVz?UNdSDl0N2
!s100 ;RmHW2BL;6J`lOoJJNl1D2
R8
32
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
Eelemwise_prod
Z16 w1528307014
R1
R2
R3
R4
R5
Z17 8C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/RTL/elemwise_prod_fsmd.vhd
Z18 FC:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/RTL/elemwise_prod_fsmd.vhd
l0
L6
VW[MncbL`GKAiWP>ao=:AV1
!s100 BzNge<>D0ONPaYf]E17e51
R8
32
R9
!i10b 1
R10
Z19 !s90 -reportprogress|300|-work|gru_rtl|-2002|-explicit|-stats=none|C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/RTL/elemwise_prod_fsmd.vhd|
Z20 !s107 C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/RTL/elemwise_prod_fsmd.vhd|
!i113 1
R13
R14
Afsmd
R1
R2
R3
R4
Z21 DEx4 work 13 elemwise_prod 0 22 W[MncbL`GKAiWP>ao=:AV1
l45
L20
VV=U5EkYmil_7`4U0514Ci1
!s100 >IT[oa`aXm5S9NR^T81;z1
R8
32
R9
!i10b 1
R10
R19
R20
!i113 1
R13
R14
Efcgru
Z22 w1527880356
R1
R2
R3
R4
R5
Z23 8C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/RTL/fcgru_fsmd.vhd
Z24 FC:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/RTL/fcgru_fsmd.vhd
l0
L10
V^4HZb_bAoBLRn`5:c5H]J3
!s100 6EPoE<V`I?i]nHb47?Chc2
R8
32
R9
!i10b 1
R10
Z25 !s90 -reportprogress|300|-work|gru_rtl|-2002|-explicit|-stats=none|C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/RTL/fcgru_fsmd.vhd|
Z26 !s107 C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/RTL/fcgru_fsmd.vhd|
!i113 1
R13
R14
Afsmd
Z27 DEx4 work 3 gru 0 22 SV_`A:cYUE0EfSh>jE;7=0
R1
R2
R3
R4
Z28 DEx4 work 5 fcgru 0 22 ^4HZb_bAoBLRn`5:c5H]J3
l59
L38
VkGK1fjc>8m9gjLA8bkl]:2
!s100 :HDDkV9lSHLMQQWUHP^_e3
R8
32
R9
!i10b 1
R10
R25
R26
!i113 1
R13
R14
Efcgru_fsmd_tb
Z29 w1537723260
Z30 DPx4 ieee 16 std_logic_textio 0 22 V5TSK`;aJKC<l]CEg1>mz1
R1
R2
R3
R4
R5
Z31 8C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/TBENCH/fcgru_fsmd_tb.vhd
Z32 FC:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/TBENCH/fcgru_fsmd_tb.vhd
l0
L8
Vd1>niLVDo5KXnYaCH1OlW1
!s100 Ni<c9PMZeaXHlHhY0QVzj2
R8
32
R9
!i10b 1
R10
Z33 !s90 -reportprogress|300|-work|gru_rtl|-2002|-explicit|-stats=none|C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/TBENCH/fcgru_fsmd_tb.vhd|
Z34 !s107 C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/TBENCH/fcgru_fsmd_tb.vhd|
!i113 1
R13
R14
Abench
R28
R30
R1
R2
R3
R4
DEx4 work 13 fcgru_fsmd_tb 0 22 d1>niLVDo5KXnYaCH1OlW1
l63
L11
Vi]]RM710hK?e0MhUYP]2:0
!s100 Kdzh`XLXn<GBai;ZH0g6W3
R8
32
R9
!i10b 1
R10
R33
R34
!i113 1
R13
R14
Egru
Z35 w1527878028
R1
R2
R3
R4
R5
Z36 8C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/RTL/gru_fsmd.vhd
Z37 FC:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/RTL/gru_fsmd.vhd
l0
L10
VSV_`A:cYUE0EfSh>jE;7=0
!s100 1G3;28LK;:U9`0^Sh7HcM0
R8
32
R9
!i10b 1
R10
Z38 !s90 -reportprogress|300|-work|gru_rtl|-2002|-explicit|-stats=none|C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/RTL/gru_fsmd.vhd|
Z39 !s107 C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/RTL/gru_fsmd.vhd|
!i113 1
R13
R14
Afsmd
R21
R15
R1
R2
R3
R4
R27
l58
L38
Vk4=zNEc2KB<FkH_PT]el^1
!s100 n@YT[HYG8zLC8mXm;<iJF0
R8
32
R9
!i10b 1
R10
R38
R39
!i113 1
R13
R14
