
---------- Begin Simulation Statistics ----------
final_tick                                45381249000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                                 921780                       # Number of bytes of host memory used
host_seconds                                  1274.52                       # Real time elapsed on the host
host_tick_rate                               35606413                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.045381                       # Number of seconds simulated
sim_ticks                                 45381249000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 142740024                       # number of cc regfile reads
system.cpu.cc_regfile_writes                132950227                       # number of cc regfile writes
system.cpu.committedInsts::0                100000000                       # Number of Instructions Simulated
system.cpu.committedInsts::1                 31900298                       # Number of Instructions Simulated
system.cpu.committedInsts::total            131900298                       # Number of Instructions Simulated
system.cpu.committedOps::0                  163090816                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                  103665405                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total              266756221                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            0.907625                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            2.845193                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.688114                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1321515                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   886290                       # number of floating regfile writes
system.cpu.idleCycles                           46560                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               825278                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0              10173826                       # Number of branches executed
system.cpu.iew.exec_branches::1              14419201                       # Number of branches executed
system.cpu.iew.exec_branches::total          24593027                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.003907                       # Inst execution rate
system.cpu.iew.exec_refs::0                  25986169                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                  29295952                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total              55282121                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0                10006040                       # Number of stores executed
system.cpu.iew.exec_stores::1                13322473                       # Number of stores executed
system.cpu.iew.exec_stores::total            23328513                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1733259                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              32627604                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              27498                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             23898715                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           277942223                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0           15980129                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1           15973479                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total       31953608                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1519898                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             272642102                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  37447                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 40808                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 807421                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                163490                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           6136                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       433696                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         391582                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0              204407205                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1              102623585                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total          307030790                       # num instructions consuming a value
system.cpu.iew.wb_count::0                  165915986                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                  106435944                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total              272351930                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.630343                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.622391                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.627685                       # average fanout of values written-back
system.cpu.iew.wb_producers::0              128846679                       # num instructions producing a value
system.cpu.iew.wb_producers::1               63872020                       # num instructions producing a value
system.cpu.iew.wb_producers::total          192718699                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    1.828024                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    1.172686                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                3.000710                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                   165963890                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                   106466561                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total               272430451                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                451325615                       # number of integer regfile reads
system.cpu.int_regfile_writes               228802266                       # number of integer regfile writes
system.cpu.ipc::0                            1.101777                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.351470                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.453247                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           3626049      2.17%      2.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             130974178     78.38%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              5617886      3.36%     83.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                184167      0.11%     84.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              108989      0.07%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  104      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  907      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   18      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  522      0.00%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              178190      0.11%     84.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                121      0.00%     84.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     84.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               5      0.00%     84.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              10      0.00%     84.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               3      0.00%     84.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             16264330      9.73%     93.93% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             9767573      5.85%     99.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           31587      0.02%     99.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         341246      0.20%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              167095885                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass           7851169      7.32%      7.32% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu              69343179     64.67%     72.00% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult               193321      0.18%     72.18% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                  3914      0.00%     72.18% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd               63905      0.06%     72.24% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     72.24% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                   0      0.00%     72.24% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     72.24% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     72.24% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     72.24% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     72.24% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     72.24% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                 1114      0.00%     72.24% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     72.24% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu                38950      0.04%     72.28% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                    0      0.00%     72.28% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt                  192      0.00%     72.28% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc               87697      0.08%     72.36% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     72.36% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     72.36% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift                  9      0.00%     72.36% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     72.36% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     72.36% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     72.36% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd            7918      0.01%     72.37% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     72.37% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     72.37% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt           22561      0.02%     72.39% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv               1      0.00%     72.39% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     72.39% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult           2618      0.00%     72.39% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     72.39% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              0      0.00%     72.39% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     72.39% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     72.39% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     72.39% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     72.39% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     72.39% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     72.39% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     72.39% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     72.39% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     72.39% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     72.39% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     72.39% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     72.39% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     72.39% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     72.39% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead             15652571     14.60%     86.99% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite            12920891     12.05%     99.04% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead          522470      0.49%     99.53% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite         506188      0.47%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total              107218668                       # Type of FU issued
system.cpu.iq.FU_type::total                274314553      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses                 2957485                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             4916819                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      1827550                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            2186905                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                  9203719                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                  9311903                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total             18515622                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.033552                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.033946                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.067498                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                11151878     60.23%     60.23% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                1660020      8.97%     69.20% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                    1613      0.01%     69.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 87306      0.47%     69.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     69.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     69.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     69.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     69.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     69.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     69.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     69.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    129      0.00%     69.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     69.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  11514      0.06%     69.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     69.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     33      0.00%     69.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 12310      0.07%     69.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     69.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     69.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   11      0.00%     69.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     69.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     69.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     69.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd               256      0.00%     69.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     69.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     69.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt              6442      0.03%     69.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     69.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     69.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult              588      0.00%     69.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     69.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     69.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     69.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     69.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     69.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     69.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     69.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     69.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     69.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     69.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     69.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     69.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     69.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     69.84% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 603696      3.26%     73.10% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               4593885     24.81%     97.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             73867      0.40%     98.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           312074      1.69%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              296885323                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          671651479                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    270524380                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         286947341                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  277859612                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 274314553                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               82611                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        11185925                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            217782                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          33558                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     14630128                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      90715940                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.023885                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.685311                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             8283514      9.13%      9.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            10460071     11.53%     20.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            15435186     17.01%     37.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            17117690     18.87%     56.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            21698878     23.92%     80.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            12514553     13.80%     94.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             4222560      4.65%     98.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              940501      1.04%     99.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               42987      0.05%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        90715940                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.022334                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            123479                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           359366                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             16376800                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            10308621                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads           3278436                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores          3253621                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads             16250804                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores            13590094                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                83191241                       # number of misc regfile reads
system.cpu.numCycles                         90762500                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            2043                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                   21                       # Number of system calls
system.cpu.workload1.numSyscalls                   16                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         41702                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       551228                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1103989                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
sim_insts                                   131900298                       # Number of instructions simulated
sim_ops                                     266756221                       # Number of ops (including micro ops) simulated
host_inst_rate                                 103490                       # Simulator instruction rate (inst/s)
host_op_rate                                   209298                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                26383791                       # Number of BP lookups
system.cpu.branchPred.condPredicted          22802609                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            997322                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             21053740                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                20556807                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             97.639693                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1116948                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                580                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          180362                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             166200                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            14162                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        13917                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         9544981                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           49053                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            800568                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     90710782                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.940733                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.534343                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        13790394     15.20%     15.20% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        23074533     25.44%     40.64% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        12609169     13.90%     54.54% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         7911317      8.72%     63.26% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         9751348     10.75%     74.01% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         6982122      7.70%     81.71% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         4371262      4.82%     86.53% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         3179271      3.50%     90.03% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9041366      9.97%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     90710782                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0         100000000                       # Number of instructions committed
system.cpu.commit.instsCommitted::1          31900298                       # Number of instructions committed
system.cpu.commit.instsCommitted::total     131900298                       # Number of instructions committed
system.cpu.commit.opsCommitted::0           163090816                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1           103665405                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total       266756221                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                 25511179                       # Number of memory references committed
system.cpu.commit.memRefs::1                 28741250                       # Number of memory references committed
system.cpu.commit.memRefs::total             54252429                       # Number of memory references committed
system.cpu.commit.loads::0                   15568310                       # Number of loads committed
system.cpu.commit.loads::1                   15567203                       # Number of loads committed
system.cpu.commit.loads::total               31135513                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                       18                       # Number of memory barriers committed
system.cpu.commit.membars::1                    32680                       # Number of memory barriers committed
system.cpu.commit.membars::total                32698                       # Number of memory barriers committed
system.cpu.commit.branches::0                10045652                       # Number of branches committed
system.cpu.commit.branches::1                14176451                       # Number of branches committed
system.cpu.commit.branches::total            24222103                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0                  578907                       # Number of committed floating point instructions.
system.cpu.commit.floating::1                 1219814                       # Number of committed floating point instructions.
system.cpu.commit.floating::total             1798721                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                159434446                       # Number of committed integer instructions.
system.cpu.commit.integer::1                 95677866                       # Number of committed integer instructions.
system.cpu.commit.integer::total            255112312                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0             107667                       # Number of function calls committed.
system.cpu.commit.functionCalls::1             889430                       # Number of function calls committed.
system.cpu.commit.functionCalls::total         997097                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      3548093      2.18%      2.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    128023985     78.50%     80.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult      5559775      3.41%     84.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       179990      0.11%     84.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        88439      0.05%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd           86      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu          623      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt          388      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       178114      0.11%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          120      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            3      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            7      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     15545153      9.53%     93.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      9655261      5.92%     99.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        23157      0.01%     99.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       287608      0.18%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    163090816                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass      7795545      7.52%      7.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu     66728649     64.37%     71.89% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult       185219      0.18%     72.07% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv          938      0.00%     72.07% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd        58686      0.06%     72.13% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     72.13% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt            0      0.00%     72.13% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     72.13% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     72.13% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     72.13% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     72.13% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     72.13% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd         1008      0.00%     72.13% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     72.13% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu        35183      0.03%     72.16% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp            0      0.00%     72.16% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt          172      0.00%     72.16% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc        86067      0.08%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift            9      0.00%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd         7861      0.01%     72.25% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     72.25% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            0      0.00%     72.25% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt        22199      0.02%     72.27% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv            1      0.00%     72.27% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     72.27% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult         2618      0.00%     72.27% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     72.27% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt            0      0.00%     72.27% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     72.27% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     72.27% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     72.27% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     72.27% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     72.27% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     72.27% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     72.27% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     72.27% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     72.27% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     72.27% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     72.27% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     72.27% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     72.27% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     72.27% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead     15079751     14.55%     86.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite     12683081     12.23%     99.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead       487452      0.47%     99.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite       490966      0.47%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total    103665405                       # Class of committed instruction
system.cpu.commit.committedInstType::total    266756221      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9041366                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     54356441                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         54356441                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     54358434                       # number of overall hits
system.cpu.dcache.overall_hits::total        54358434                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       140324                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         140324                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       140357                       # number of overall misses
system.cpu.dcache.overall_misses::total        140357                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1450750995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1450750995                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1450750995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1450750995                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     54496765                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     54496765                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     54498791                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     54498791                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002575                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002575                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002575                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002575                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 10338.580678                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10338.580678                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 10336.149925                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10336.149925                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          117                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        14966                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1906                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     7.852046                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       108941                       # number of writebacks
system.cpu.dcache.writebacks::total            108941                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        30380                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        30380                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        30380                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        30380                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       109944                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       109944                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       109968                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       109968                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1090765996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1090765996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1091382996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1091382996                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002017                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002017                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002018                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002018                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data  9921.105254                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  9921.105254                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data  9924.550742                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  9924.550742                       # average overall mshr miss latency
system.cpu.dcache.replacements                 108941                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     31298194                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        31298194                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        79683                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         79683                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    727695000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    727695000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     31377877                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     31377877                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002539                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002539                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  9132.374534                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9132.374534                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        30326                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        30326                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        49357                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        49357                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    429128000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    429128000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001573                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001573                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data  8694.369593                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  8694.369593                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     23058247                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       23058247                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        60641                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        60641                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    723055995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    723055995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     23118888                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     23118888                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002623                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002623                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 11923.549991                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 11923.549991                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           54                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           54                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        60587                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        60587                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    661637996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    661637996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002621                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002621                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 10920.461419                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 10920.461419                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1993                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1993                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           33                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           33                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         2026                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2026                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.016288                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.016288                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           24                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           24                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       617000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       617000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.011846                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.011846                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 25708.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 25708.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  45381249000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.521554                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            54468402                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            109965                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            495.324894                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.521554                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998556                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998556                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          129                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          153                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          710                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         109107547                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        109107547                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45381249000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 86088789                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              19402614                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  69750373                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               5382683                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 807421                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             20282820                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                198302                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              282178970                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               4314899                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    31975824                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    23331994                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         92239                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         60331                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  45381249000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  45381249000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45381249000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             815623                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      144468454                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    26383791                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           21839955                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      89118546                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1004364                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                      13300                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                19532                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                  40537640                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 82904                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                     7749                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples           90715940                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.196464                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             1.955971                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 14436708     15.91%     15.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  9147019     10.08%     26.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 10612190     11.70%     37.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  8178814      9.02%     46.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  6643618      7.32%     54.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 41697591     45.97%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                5                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             90715940                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.290690                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.591720                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     40074871                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         40074871                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     40074871                       # number of overall hits
system.cpu.icache.overall_hits::total        40074871                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       462063                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         462063                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       462063                       # number of overall misses
system.cpu.icache.overall_misses::total        462063                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   3895941008                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3895941008                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   3895941008                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3895941008                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     40536934                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     40536934                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     40536934                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     40536934                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.011399                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.011399                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.011399                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.011399                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst  8431.622978                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  8431.622978                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst  8431.622978                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  8431.622978                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       316261                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets         1275                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             29085                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              13                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    10.873681                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    98.076923                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       442284                       # number of writebacks
system.cpu.icache.writebacks::total            442284                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        19267                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        19267                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        19267                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        19267                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       442796                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       442796                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       442796                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       442796                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   3570401591                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3570401591                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   3570401591                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3570401591                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010923                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010923                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010923                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010923                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst  8063.310398                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  8063.310398                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst  8063.310398                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  8063.310398                       # average overall mshr miss latency
system.cpu.icache.replacements                 442284                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     40074871                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        40074871                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       462063                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        462063                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   3895941008                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3895941008                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     40536934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     40536934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.011399                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.011399                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst  8431.622978                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  8431.622978                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        19267                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        19267                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       442796                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       442796                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   3570401591                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3570401591                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010923                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010923                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst  8063.310398                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  8063.310398                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  45381249000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.777313                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            40517667                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            442796                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             91.504140                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.777313                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999565                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999565                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          169                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          250                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          81516664                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         81516664                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45381249000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    40545595                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                         86854                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  45381249000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  45381249000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45381249000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      200167                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  808488                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 2451                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1016                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 365752                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 4258                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1019                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                      356559                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                  683591                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                  927                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation                5120                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                 416037                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                 7615                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                    811                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  45381249000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 807421                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 90750669                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 8985572                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            268                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  70185067                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              10702883                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              279492636                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts               1253059                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                204171                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 244769                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                2384611                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents         6382122                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           372311368                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   697406873                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                463314633                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1404168                       # Number of floating rename lookups
system.cpu.rename.committedMaps             355519253                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 16792011                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      10                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   9                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  15837073                       # count of insts added to the skid buffer
system.cpu.rob.reads                        881754521                       # The number of ROB reads
system.cpu.rob.writes                       554243989                       # The number of ROB writes
system.cpu.thread0.numInsts                  31900298                       # Number of Instructions committed
system.cpu.thread0.numOps                   103665405                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               439574                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               107324                       # number of demand (read+write) hits
system.l2.demand_hits::total                   546898                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              439574                       # number of overall hits
system.l2.overall_hits::.cpu.data              107324                       # number of overall hits
system.l2.overall_hits::total                  546898                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3216                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2641                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5857                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3216                       # number of overall misses
system.l2.overall_misses::.cpu.data              2641                       # number of overall misses
system.l2.overall_misses::total                  5857                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    230377500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    224577500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        454955000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    230377500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    224577500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       454955000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           442790                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           109965                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               552755                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          442790                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          109965                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              552755                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.007263                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.024017                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.010596                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.007263                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.024017                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.010596                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71634.794776                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85035.024612                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77677.138467                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71634.794776                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85035.024612                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77677.138467                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data              94                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  94                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data             94                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 94                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          3216                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2547                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5763                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3216                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2547                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        35939                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            41702                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    211081500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    194702500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    405784000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    211081500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    194702500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   2171682285                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2577466285                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.007263                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.023162                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.010426                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.007263                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.023162                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.075444                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65634.794776                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76443.855516                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70411.938227                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65634.794776                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76443.855516                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 60426.897938                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61806.778692                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       106549                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           106549                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       106549                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       106549                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       444668                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           444668                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       444668                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       444668                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        35939                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          35939                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   2171682285                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   2171682285                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 60426.897938                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 60426.897938                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data                3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                3                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             58363                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 58363                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2231                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2231                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    189780500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     189780500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         60594                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             60594                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.036819                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.036819                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85065.217391                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85065.217391                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data           93                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               93                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data         2138                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2138                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    162366000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    162366000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.035284                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.035284                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75942.937325                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75942.937325                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         439574                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             439574                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3216                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3216                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    230377500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    230377500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       442790                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         442790                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.007263                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.007263                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71634.794776                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71634.794776                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3216                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3216                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    211081500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    211081500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.007263                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.007263                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65634.794776                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65634.794776                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         48961                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             48961                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          410                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             410                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     34797000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     34797000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        49371                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         49371                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.008304                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.008304                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84870.731707                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84870.731707                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          409                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          409                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     32336500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     32336500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.008284                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.008284                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79062.347188                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79062.347188                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  45381249000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  318754                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              318778                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                   17                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 32558                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  45381249000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 40827.349038                       # Cycle average of tags in use
system.l2.tags.total_refs                     1139820                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     41702                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     27.332502                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      3146.848203                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2460.903274                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher 35219.597560                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.048017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.037550                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.537408                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.622976                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         35939                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          5763                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        35896                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5751                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.548386                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.087936                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  17705302                       # Number of tag accesses
system.l2.tags.data_accesses                 17705302                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45381249000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples      3216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2547.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     35939.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000661750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               91915                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       41702                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     41702                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 41702                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   27178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3388                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     861                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     760                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2668928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     58.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   44252607000                       # Total gap between requests
system.mem_ctrls.avgGap                    1061162.70                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       205824                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       163008                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      2300096                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 4535441.499197168276                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 3591968.127629100811                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.l2.prefetcher 50683840.808347962797                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3216                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         2547                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        35939                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     91731012                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     99234199                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher   1051384118                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28523.32                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     38961.21                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     29254.68                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       205824                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       163008                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      2300096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2668928                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       205824                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       205824                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3216                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         2547                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        35939                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          41702                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      4535441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      3591968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher     50683841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         58811250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      4535441                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      4535441                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      4535441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      3591968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     50683841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        58811250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                41702                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2617                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2546                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2624                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2500                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2519                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2544                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2462                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2484                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2412                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2601                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2744                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2769                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2719                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2746                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2729                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2686                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               460436829                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             208510000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1242349329                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11041.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29791.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               37406                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            89.70                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         4296                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   621.258845                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   386.730829                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   429.167997                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          952     22.16%     22.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          496     11.55%     33.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          227      5.28%     38.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          164      3.82%     42.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          144      3.35%     46.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           66      1.54%     47.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           67      1.56%     49.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           66      1.54%     50.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2114     49.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         4296                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2668928                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               58.811250                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.46                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               89.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  45381249000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        13951560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         7415430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      144913440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 3582121920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1648629810                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  16038080160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   21435112320                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   472.334120                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  41674300575                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1515280000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   2191668425                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        16721880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         8887890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      152838840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 3582121920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1912089510                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  15816219360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   21488879400                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   473.518906                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  41096323245                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1515280000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2769645755                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  45381249000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              39564                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2138                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2138                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         39564                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        83404                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        83404                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  83404                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2668928                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2668928                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2668928                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             41702                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   41702    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               41702                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  45381249000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy            66510890                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          218066897                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            492167                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       106549                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       444676                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            41207                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            60594                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           60594                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        442796                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        49371                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1327870                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       328877                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1656747                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     56644736                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     14009984                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               70654720                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           41213                       # Total snoops (count)
system.tol2bus.snoopTraffic                       384                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           593971                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000017                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.004103                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 593961    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     10      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             593971                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  45381249000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1103219500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         664204479                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         164962473                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
