make -C ips/xilinx_clock_manager/ clean all
make[1]: Entering directory '/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager'
rm -rf ip/*
rm -rf xilinx_clock_manager.xpr
rm -rf xilinx_clock_manager.hw
rm -rf xilinx_clock_manager.data
rm -rf xilinx_clock_manager.runs
rm -rf xilinx_clock_manager.sim
rm -rf xilinx_clock_manager.srcs
rm -rf xilinx_clock_manager.cache
rm -rf xilinx_clock_manager.ip_user_files
rm -rf component.xml
rm -rf vivado*.jou
rm -rf vivado*.log
rm -rf vivado*.str
rm -rf xgui
rm -rf .Xil
vivado -mode batch -source tcl/run.tcl

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source tcl/run.tcl
# if { ![info exists ::env(XILINX_PART)] } {
#   set ::env(XILINX_PART) "xc7z020clg484-1"
# }
# if { ![info exists ::env(XILINX_BOARD)] } {
#   set ::env(XILINX_BOARD) "em.avnet.com:zed:0.9"
# }
# source ../../common/common.tcl
## if { ![info exists ::env(VIVADO_VERSION) ]} {
##   set ::env(VIVADO_VERSION) "2018.3"
## }
## set_msg_config -id {[Synth 8-3352]}         -new_severity "critical warning"
## set_msg_config -id {[Synth 8-350]}          -new_severity "critical warning"
## set_msg_config -id {[Synth 8-2490]}         -new_severity "warning"
## set_msg_config -id {[Synth 8-2306]}         -new_severity "info"
## set_msg_config -id {[Synth 8-3331]}         -new_severity "critical warning"
## set_msg_config -id {[Synth 8-3332]}         -new_severity "info"
## set_msg_config -id {[Synth 8-2715]}         -new_severity "error"
## set_msg_config -id {[Opt 31-35]}            -new_severity "info"
## set_msg_config -id {[Opt 31-32]}            -new_severity "info"
## set_msg_config -id {[Shape Builder 18-119]} -new_severity "warning"
## set_msg_config -id {[Filemgmt 20-742]}      -new_severity "error"
## set CPUS [exec getconf _NPROCESSORS_ONLN]
## if { ![info exists CPUS] } {
##   set CPUS 4
## }
# set partNumber $::env(XILINX_PART)
# set boardName  $::env(XILINX_BOARD)
# set ila_name xilinx_clock_manager
# create_project $ila_name . -part $partNumber
# set_property board_part $boardName [current_project]
# create_ip -name clk_wiz -vendor xilinx.com -library ip -module_name $ila_name
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/binh/Downloads/vivado-2018.3/Vivado/2018.3/data/ip'.
# set_property -dict [list CONFIG.INTERFACE_SELECTION {Enable_AXI} CONFIG.USE_DYN_RECONFIG {true} CONFIG.PRIM_IN_FREQ {50.000} CONFIG.PRIMARY_PORT {clk50_i} CONFIG.CLK_OUT1_PORT {clk_o} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {5.000} CONFIG.LOCKED_PORT {rst_no} CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.RESET_PORT {rst_ni}] [get_ips xilinx_clock_manager]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'RESET_TYPE' from 'ACTIVE_HIGH' to 'ACTIVE_LOW' has been ignored for IP 'xilinx_clock_manager'
# generate_target {instantiation_template} [get_files ./$ila_name.srcs/sources_1/ip/$ila_name/$ila_name.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xilinx_clock_manager'...
# generate_target all [get_files  ./$ila_name.srcs/sources_1/ip/$ila_name/$ila_name.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xilinx_clock_manager'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xilinx_clock_manager'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'xilinx_clock_manager'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'xilinx_clock_manager'...
# create_ip_run [get_files -of_objects [get_fileset sources_1] ./$ila_name.srcs/sources_1/ip/$ila_name/$ila_name.xci]
# launch_run -jobs $CPUS ${ila_name}_synth_1
[Tue Jan  2 20:32:44 2024] Launched xilinx_clock_manager_synth_1...
Run output will be captured here: /home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.runs/xilinx_clock_manager_synth_1/runme.log
# wait_on_run ${ila_name}_synth_1
[Tue Jan  2 20:32:44 2024] Waiting for xilinx_clock_manager_synth_1 to finish...

*** Running vivado
    with args -log xilinx_clock_manager.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source xilinx_clock_manager.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xilinx_clock_manager.tcl -notrace
Command: synth_design -top xilinx_clock_manager -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14351 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1423.707 ; gain = 84.926 ; free physical = 1273 ; free virtual = 41131
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'xilinx_clock_manager' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/xilinx_clock_manager.v:70]
INFO: [Synth 8-638] synthesizing module 'xilinx_clock_manager_axi_clk_config' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/xilinx_clock_manager_axi_clk_config.vhd:177]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xilinx_clock_manager_axi_lite_ipif' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/axi_lite_ipif_v1_01_a/hdl/src/vhdl/xilinx_clock_manager_axi_lite_ipif.vhd:245]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000011111111111 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000011111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000000100000000000000000000000000000000001 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'xilinx_clock_manager_slave_attachment' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/axi_lite_ipif_v1_01_a/hdl/src/vhdl/xilinx_clock_manager_slave_attachment.vhd:236]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000011111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000000100000000000000000000000000000000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 11 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 2047 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'xilinx_clock_manager_address_decoder' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/axi_lite_ipif_v1_01_a/hdl/src/vhdl/xilinx_clock_manager_address_decoder.vhd:186]
	Parameter C_BUS_AWIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 2047 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000011111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000000100000000000000000000000000000000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'xilinx_clock_manager_pselect_f' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/proc_common_v3_00_a/hdl/src/vhdl/xilinx_clock_manager_pselect_f.vhd:162]
	Parameter C_AB bound to: 6 - type: integer 
	Parameter C_AW bound to: 11 - type: integer 
	Parameter C_BAR bound to: 11'b00000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'xilinx_clock_manager_pselect_f' (1#1) [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/proc_common_v3_00_a/hdl/src/vhdl/xilinx_clock_manager_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'xilinx_clock_manager_pselect_f__parameterized0' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/proc_common_v3_00_a/hdl/src/vhdl/xilinx_clock_manager_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'xilinx_clock_manager_pselect_f__parameterized0' (1#1) [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/proc_common_v3_00_a/hdl/src/vhdl/xilinx_clock_manager_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'xilinx_clock_manager_pselect_f__parameterized1' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/proc_common_v3_00_a/hdl/src/vhdl/xilinx_clock_manager_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'xilinx_clock_manager_pselect_f__parameterized1' (1#1) [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/proc_common_v3_00_a/hdl/src/vhdl/xilinx_clock_manager_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'xilinx_clock_manager_pselect_f__parameterized2' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/proc_common_v3_00_a/hdl/src/vhdl/xilinx_clock_manager_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'xilinx_clock_manager_pselect_f__parameterized2' (1#1) [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/proc_common_v3_00_a/hdl/src/vhdl/xilinx_clock_manager_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'xilinx_clock_manager_pselect_f__parameterized3' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/proc_common_v3_00_a/hdl/src/vhdl/xilinx_clock_manager_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'xilinx_clock_manager_pselect_f__parameterized3' (1#1) [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/proc_common_v3_00_a/hdl/src/vhdl/xilinx_clock_manager_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'xilinx_clock_manager_pselect_f__parameterized4' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/proc_common_v3_00_a/hdl/src/vhdl/xilinx_clock_manager_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'xilinx_clock_manager_pselect_f__parameterized4' (1#1) [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/proc_common_v3_00_a/hdl/src/vhdl/xilinx_clock_manager_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'xilinx_clock_manager_pselect_f__parameterized5' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/proc_common_v3_00_a/hdl/src/vhdl/xilinx_clock_manager_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'xilinx_clock_manager_pselect_f__parameterized5' (1#1) [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/proc_common_v3_00_a/hdl/src/vhdl/xilinx_clock_manager_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'xilinx_clock_manager_pselect_f__parameterized6' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/proc_common_v3_00_a/hdl/src/vhdl/xilinx_clock_manager_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'xilinx_clock_manager_pselect_f__parameterized6' (1#1) [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/proc_common_v3_00_a/hdl/src/vhdl/xilinx_clock_manager_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'xilinx_clock_manager_pselect_f__parameterized7' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/proc_common_v3_00_a/hdl/src/vhdl/xilinx_clock_manager_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'xilinx_clock_manager_pselect_f__parameterized7' (1#1) [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/proc_common_v3_00_a/hdl/src/vhdl/xilinx_clock_manager_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'xilinx_clock_manager_pselect_f__parameterized8' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/proc_common_v3_00_a/hdl/src/vhdl/xilinx_clock_manager_pselect_f.vhd:162]
	Parameter C_AB bound to: 0 - type: integer 
	Parameter C_AW bound to: 11 - type: integer 
	Parameter C_BAR bound to: 11'b01000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'xilinx_clock_manager_pselect_f__parameterized8' (1#1) [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/proc_common_v3_00_a/hdl/src/vhdl/xilinx_clock_manager_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'xilinx_clock_manager_address_decoder' (2#1) [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/axi_lite_ipif_v1_01_a/hdl/src/vhdl/xilinx_clock_manager_address_decoder.vhd:186]
INFO: [Synth 8-226] default block is never used [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/axi_lite_ipif_v1_01_a/hdl/src/vhdl/xilinx_clock_manager_slave_attachment.vhd:438]
INFO: [Synth 8-256] done synthesizing module 'xilinx_clock_manager_slave_attachment' (3#1) [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/axi_lite_ipif_v1_01_a/hdl/src/vhdl/xilinx_clock_manager_slave_attachment.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'xilinx_clock_manager_axi_lite_ipif' (4#1) [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/axi_lite_ipif_v1_01_a/hdl/src/vhdl/xilinx_clock_manager_axi_lite_ipif.vhd:245]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'xilinx_clock_manager_clk_wiz_drp' declared at '/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/xilinx_clock_manager_clk_wiz_drp.vhd:115' bound to instance 'CLK_CORE_DRP_I' of component 'xilinx_clock_manager_clk_wiz_drp' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/xilinx_clock_manager_axi_clk_config.vhd:440]
INFO: [Synth 8-638] synthesizing module 'xilinx_clock_manager_clk_wiz_drp' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/xilinx_clock_manager_clk_wiz_drp.vhd:153]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'xilinx_clock_manager_clk_wiz' declared at '/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/xilinx_clock_manager_clk_wiz.v:68' bound to instance 'clk_inst' of component 'xilinx_clock_manager_clk_wiz' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/xilinx_clock_manager_clk_wiz_drp.vhd:553]
INFO: [Synth 8-6157] synthesizing module 'xilinx_clock_manager_clk_wiz' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/xilinx_clock_manager_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/home/binh/Downloads/vivado-2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (5#1) [/home/binh/Downloads/vivado-2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/home/binh/Downloads/vivado-2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26717]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 64.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 20.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 128.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (6#1) [/home/binh/Downloads/vivado-2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26717]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/binh/Downloads/vivado-2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (7#1) [/home/binh/Downloads/vivado-2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_clock_manager_clk_wiz' (8#1) [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/xilinx_clock_manager_clk_wiz.v:68]
	Parameter S1_CLKFBOUT_MULT bound to: 64 - type: integer 
	Parameter S1_CLKFBOUT_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKFBOUT_FRAC bound to: 0 - type: integer 
	Parameter S1_CLKFBOUT_FRAC_EN bound to: 0 - type: integer 
	Parameter S1_BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter S1_DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter S1_CLKOUT0_DIVIDE bound to: 128 - type: integer 
	Parameter S1_CLKOUT0_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT0_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT0_FRAC bound to: 0 - type: integer 
	Parameter S1_CLKOUT0_FRAC_EN bound to: 0 - type: integer 
	Parameter S1_CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT1_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT1_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT2_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT2_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT3_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT3_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT4_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT4_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT5_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT5_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT6_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT6_DUTY bound to: 50000 - type: integer 
INFO: [Synth 8-3491] module 'xilinx_clock_manager_mmcm_drp' declared at '/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/xilinx_clock_manager_mmcm_pll_drp.v:47' bound to instance 'mmcm_drp_inst' of component 'xilinx_clock_manager_mmcm_drp' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/xilinx_clock_manager_clk_wiz_drp.vhd:571]
INFO: [Synth 8-6157] synthesizing module 'xilinx_clock_manager_mmcm_drp' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/xilinx_clock_manager_mmcm_pll_drp.v:47]
	Parameter S1_CLKFBOUT_MULT bound to: 64 - type: integer 
	Parameter S1_CLKFBOUT_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKFBOUT_FRAC bound to: 0 - type: integer 
	Parameter S1_CLKFBOUT_FRAC_EN bound to: 0 - type: integer 
	Parameter S1_BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter S1_DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter S1_CLKOUT0_DIVIDE bound to: 128 - type: integer 
	Parameter S1_CLKOUT0_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT0_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT0_FRAC bound to: 0 - type: integer 
	Parameter S1_CLKOUT0_FRAC_EN bound to: 0 - type: integer 
	Parameter S1_CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT1_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT1_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT2_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT2_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT3_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT3_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT4_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT4_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT5_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT5_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT6_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT6_DUTY bound to: 50000 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter S2_BANDWIDTH bound to: LOW - type: string 
	Parameter S1_CLKFBOUT bound to: 38'b00000000000000000000000000100000100000 
	Parameter S1_CLKFBOUT_FRAC_CALC bound to: 38'b00000000001000000000000000011111011111 
	Parameter S1_DIGITAL_FILT bound to: 10'b0011110000 
	Parameter S1_LOCK bound to: 40'b1111111111001111101011111010010000000001 
	Parameter S1_DIVCLK bound to: 38'b00000000000000100000000000000010000011 
	Parameter S1_CLKOUT0 bound to: 38'b00000000000000000000000000000000000000 
	Parameter S1_CLKOUT0_FRAC_CALC bound to: 38'b00000000001000000000000000111111111111 
	Parameter S1_CLKOUT1 bound to: 38'b00000000000000010000000000000001000001 
	Parameter S1_CLKOUT2 bound to: 38'b00000000000000010000000000000001000001 
	Parameter S1_CLKOUT3 bound to: 38'b00000000000000010000000000000001000001 
	Parameter S1_CLKOUT4 bound to: 38'b00000000000000010000000000000001000001 
	Parameter S1_CLKOUT5 bound to: 38'b00000000000000010000000000000001000001 
	Parameter S1_CLKOUT6 bound to: 38'b00000000000000010000000000000001000001 
	Parameter RESTART bound to: 4'b0001 
	Parameter WAIT_LOCK bound to: 4'b0010 
	Parameter WAIT_SEN bound to: 4'b0011 
	Parameter ADDRESS bound to: 4'b0100 
	Parameter WAIT_A_DRDY bound to: 4'b0101 
	Parameter BITMASK bound to: 4'b0110 
	Parameter BITSET bound to: 4'b0111 
	Parameter WRITE bound to: 4'b1000 
	Parameter WAIT_DRDY bound to: 4'b1001 
	Parameter STATE_COUNT_CONST bound to: 23 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/xilinx_clock_manager_mmcm_pll_drp.v:223]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_clock_manager_mmcm_drp' (9#1) [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/xilinx_clock_manager_mmcm_pll_drp.v:47]
INFO: [Synth 8-4471] merging register 'clk_mon_error_reg_sig_reg[15:0]' into 'clk_mon_error_reg_reg[15:0]' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/xilinx_clock_manager_clk_wiz_drp.vhd:510]
WARNING: [Synth 8-6014] Unused sequential element clk_mon_error_reg_sig_reg was removed.  [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/xilinx_clock_manager_clk_wiz_drp.vhd:510]
INFO: [Synth 8-256] done synthesizing module 'xilinx_clock_manager_clk_wiz_drp' (10#1) [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/xilinx_clock_manager_clk_wiz_drp.vhd:153]
INFO: [Synth 8-638] synthesizing module 'xilinx_clock_manager_soft_reset' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/proc_common_v3_00_a/hdl/src/vhdl/xilinx_clock_manager_soft_reset.vhd:142]
	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_RESET_WIDTH bound to: 16 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/proc_common_v3_00_a/hdl/src/vhdl/xilinx_clock_manager_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/proc_common_v3_00_a/hdl/src/vhdl/xilinx_clock_manager_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/proc_common_v3_00_a/hdl/src/vhdl/xilinx_clock_manager_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/proc_common_v3_00_a/hdl/src/vhdl/xilinx_clock_manager_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/proc_common_v3_00_a/hdl/src/vhdl/xilinx_clock_manager_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/proc_common_v3_00_a/hdl/src/vhdl/xilinx_clock_manager_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/proc_common_v3_00_a/hdl/src/vhdl/xilinx_clock_manager_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/proc_common_v3_00_a/hdl/src/vhdl/xilinx_clock_manager_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/proc_common_v3_00_a/hdl/src/vhdl/xilinx_clock_manager_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/proc_common_v3_00_a/hdl/src/vhdl/xilinx_clock_manager_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/proc_common_v3_00_a/hdl/src/vhdl/xilinx_clock_manager_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/proc_common_v3_00_a/hdl/src/vhdl/xilinx_clock_manager_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/proc_common_v3_00_a/hdl/src/vhdl/xilinx_clock_manager_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/proc_common_v3_00_a/hdl/src/vhdl/xilinx_clock_manager_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/proc_common_v3_00_a/hdl/src/vhdl/xilinx_clock_manager_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/proc_common_v3_00_a/hdl/src/vhdl/xilinx_clock_manager_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF_WRACK' to cell 'FDRSE' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/proc_common_v3_00_a/hdl/src/vhdl/xilinx_clock_manager_soft_reset.vhd:296]
INFO: [Synth 8-256] done synthesizing module 'xilinx_clock_manager_soft_reset' (11#1) [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/proc_common_v3_00_a/hdl/src/vhdl/xilinx_clock_manager_soft_reset.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'xilinx_clock_manager_axi_clk_config' (12#1) [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/xilinx_clock_manager_axi_clk_config.vhd:177]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_clock_manager' (13#1) [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/xilinx_clock_manager.v:70]
WARNING: [Synth 8-3331] design xilinx_clock_manager_soft_reset has unconnected port Bus2IP_Data[0]
WARNING: [Synth 8-3331] design xilinx_clock_manager_soft_reset has unconnected port Bus2IP_Data[1]
WARNING: [Synth 8-3331] design xilinx_clock_manager_soft_reset has unconnected port Bus2IP_Data[2]
WARNING: [Synth 8-3331] design xilinx_clock_manager_soft_reset has unconnected port Bus2IP_Data[3]
WARNING: [Synth 8-3331] design xilinx_clock_manager_soft_reset has unconnected port Bus2IP_Data[4]
WARNING: [Synth 8-3331] design xilinx_clock_manager_soft_reset has unconnected port Bus2IP_Data[5]
WARNING: [Synth 8-3331] design xilinx_clock_manager_soft_reset has unconnected port Bus2IP_Data[6]
WARNING: [Synth 8-3331] design xilinx_clock_manager_soft_reset has unconnected port Bus2IP_Data[7]
WARNING: [Synth 8-3331] design xilinx_clock_manager_soft_reset has unconnected port Bus2IP_Data[8]
WARNING: [Synth 8-3331] design xilinx_clock_manager_soft_reset has unconnected port Bus2IP_Data[9]
WARNING: [Synth 8-3331] design xilinx_clock_manager_soft_reset has unconnected port Bus2IP_Data[10]
WARNING: [Synth 8-3331] design xilinx_clock_manager_soft_reset has unconnected port Bus2IP_Data[11]
WARNING: [Synth 8-3331] design xilinx_clock_manager_soft_reset has unconnected port Bus2IP_Data[12]
WARNING: [Synth 8-3331] design xilinx_clock_manager_soft_reset has unconnected port Bus2IP_Data[13]
WARNING: [Synth 8-3331] design xilinx_clock_manager_soft_reset has unconnected port Bus2IP_Data[14]
WARNING: [Synth 8-3331] design xilinx_clock_manager_soft_reset has unconnected port Bus2IP_Data[15]
WARNING: [Synth 8-3331] design xilinx_clock_manager_soft_reset has unconnected port Bus2IP_Data[16]
WARNING: [Synth 8-3331] design xilinx_clock_manager_soft_reset has unconnected port Bus2IP_Data[17]
WARNING: [Synth 8-3331] design xilinx_clock_manager_soft_reset has unconnected port Bus2IP_Data[18]
WARNING: [Synth 8-3331] design xilinx_clock_manager_soft_reset has unconnected port Bus2IP_Data[19]
WARNING: [Synth 8-3331] design xilinx_clock_manager_soft_reset has unconnected port Bus2IP_Data[20]
WARNING: [Synth 8-3331] design xilinx_clock_manager_soft_reset has unconnected port Bus2IP_Data[21]
WARNING: [Synth 8-3331] design xilinx_clock_manager_soft_reset has unconnected port Bus2IP_Data[22]
WARNING: [Synth 8-3331] design xilinx_clock_manager_soft_reset has unconnected port Bus2IP_Data[23]
WARNING: [Synth 8-3331] design xilinx_clock_manager_soft_reset has unconnected port Bus2IP_Data[24]
WARNING: [Synth 8-3331] design xilinx_clock_manager_soft_reset has unconnected port Bus2IP_Data[25]
WARNING: [Synth 8-3331] design xilinx_clock_manager_soft_reset has unconnected port Bus2IP_Data[26]
WARNING: [Synth 8-3331] design xilinx_clock_manager_soft_reset has unconnected port Bus2IP_Data[27]
WARNING: [Synth 8-3331] design xilinx_clock_manager_soft_reset has unconnected port Bus2IP_BE[0]
WARNING: [Synth 8-3331] design xilinx_clock_manager_soft_reset has unconnected port Bus2IP_BE[1]
WARNING: [Synth 8-3331] design xilinx_clock_manager_soft_reset has unconnected port Bus2IP_BE[2]
WARNING: [Synth 8-3331] design xilinx_clock_manager_clk_wiz_drp has unconnected port Bus2IP_RdCE[5]
WARNING: [Synth 8-3331] design xilinx_clock_manager_clk_wiz_drp has unconnected port Bus2IP_RdCE[6]
WARNING: [Synth 8-3331] design xilinx_clock_manager_clk_wiz_drp has unconnected port Bus2IP_RdCE[7]
WARNING: [Synth 8-3331] design xilinx_clock_manager_clk_wiz_drp has unconnected port Bus2IP_WrCE[0]
WARNING: [Synth 8-3331] design xilinx_clock_manager_clk_wiz_drp has unconnected port Bus2IP_WrCE[5]
WARNING: [Synth 8-3331] design xilinx_clock_manager_clk_wiz_drp has unconnected port Bus2IP_WrCE[6]
WARNING: [Synth 8-3331] design xilinx_clock_manager_clk_wiz_drp has unconnected port Bus2IP_WrCE[7]
WARNING: [Synth 8-3331] design xilinx_clock_manager_pselect_f__parameterized8 has unconnected port A[0]
WARNING: [Synth 8-3331] design xilinx_clock_manager_pselect_f__parameterized8 has unconnected port A[1]
WARNING: [Synth 8-3331] design xilinx_clock_manager_pselect_f__parameterized8 has unconnected port A[2]
WARNING: [Synth 8-3331] design xilinx_clock_manager_pselect_f__parameterized8 has unconnected port A[3]
WARNING: [Synth 8-3331] design xilinx_clock_manager_pselect_f__parameterized8 has unconnected port A[4]
WARNING: [Synth 8-3331] design xilinx_clock_manager_pselect_f__parameterized8 has unconnected port A[5]
WARNING: [Synth 8-3331] design xilinx_clock_manager_pselect_f__parameterized8 has unconnected port A[6]
WARNING: [Synth 8-3331] design xilinx_clock_manager_pselect_f__parameterized8 has unconnected port A[7]
WARNING: [Synth 8-3331] design xilinx_clock_manager_pselect_f__parameterized8 has unconnected port A[8]
WARNING: [Synth 8-3331] design xilinx_clock_manager_pselect_f__parameterized8 has unconnected port A[9]
WARNING: [Synth 8-3331] design xilinx_clock_manager_pselect_f__parameterized8 has unconnected port A[10]
WARNING: [Synth 8-3331] design xilinx_clock_manager_pselect_f has unconnected port A[6]
WARNING: [Synth 8-3331] design xilinx_clock_manager_pselect_f has unconnected port A[7]
WARNING: [Synth 8-3331] design xilinx_clock_manager_pselect_f has unconnected port A[8]
WARNING: [Synth 8-3331] design xilinx_clock_manager_pselect_f has unconnected port A[9]
WARNING: [Synth 8-3331] design xilinx_clock_manager_pselect_f has unconnected port A[10]
WARNING: [Synth 8-3331] design xilinx_clock_manager_address_decoder has unconnected port Bus_RNW
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1484.457 ; gain = 145.676 ; free physical = 1266 ; free virtual = 41125
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1484.457 ; gain = 145.676 ; free physical = 1272 ; free virtual = 41131
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1484.457 ; gain = 145.676 ; free physical = 1272 ; free virtual = 41131
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/xilinx_clock_manager_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/xilinx_clock_manager_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/xilinx_clock_manager_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/xilinx_clock_manager_board.xdc] for cell 'inst'
Parsing XDC File [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/xilinx_clock_manager.xdc] for cell 'inst'
Finished Parsing XDC File [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/xilinx_clock_manager.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/xilinx_clock_manager.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xilinx_clock_manager_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xilinx_clock_manager_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1871.473 ; gain = 0.000 ; free physical = 987 ; free virtual = 40846
Parsing XDC File [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.runs/xilinx_clock_manager_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.runs/xilinx_clock_manager_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1871.473 ; gain = 0.000 ; free physical = 987 ; free virtual = 40846
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  FDRSE => FDRSE (FDRE, LUT4, VCC): 17 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1872.473 ; gain = 0.000 ; free physical = 987 ; free virtual = 40846
Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1873.473 ; gain = 1.000 ; free physical = 986 ; free virtual = 40845
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1873.473 ; gain = 534.691 ; free physical = 1079 ; free virtual = 40939
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1873.473 ; gain = 534.691 ; free physical = 1079 ; free virtual = 40939
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.runs/xilinx_clock_manager_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1873.473 ; gain = 534.691 ; free physical = 1079 ; free virtual = 40939
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'xilinx_clock_manager_slave_attachment'
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'ram_reg[62][38:0]' into 'ram_reg[63][38:0]' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/xilinx_clock_manager_mmcm_pll_drp.v:416]
INFO: [Synth 8-4471] merging register 'ram_reg[61][38:0]' into 'ram_reg[63][38:0]' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/xilinx_clock_manager_mmcm_pll_drp.v:416]
INFO: [Synth 8-4471] merging register 'ram_reg[60][38:0]' into 'ram_reg[63][38:0]' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/xilinx_clock_manager_mmcm_pll_drp.v:416]
INFO: [Synth 8-4471] merging register 'ram_reg[59][38:0]' into 'ram_reg[63][38:0]' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/xilinx_clock_manager_mmcm_pll_drp.v:416]
INFO: [Synth 8-4471] merging register 'ram_reg[58][38:0]' into 'ram_reg[63][38:0]' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/xilinx_clock_manager_mmcm_pll_drp.v:416]
INFO: [Synth 8-4471] merging register 'ram_reg[57][38:0]' into 'ram_reg[63][38:0]' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/xilinx_clock_manager_mmcm_pll_drp.v:416]
INFO: [Synth 8-4471] merging register 'ram_reg[56][38:0]' into 'ram_reg[63][38:0]' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/xilinx_clock_manager_mmcm_pll_drp.v:416]
INFO: [Synth 8-4471] merging register 'ram_reg[55][38:0]' into 'ram_reg[63][38:0]' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/xilinx_clock_manager_mmcm_pll_drp.v:416]
INFO: [Synth 8-4471] merging register 'ram_reg[54][38:0]' into 'ram_reg[63][38:0]' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/xilinx_clock_manager_mmcm_pll_drp.v:416]
INFO: [Synth 8-4471] merging register 'ram_reg[53][38:0]' into 'ram_reg[63][38:0]' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/xilinx_clock_manager_mmcm_pll_drp.v:416]
INFO: [Synth 8-4471] merging register 'ram_reg[52][38:0]' into 'ram_reg[63][38:0]' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/xilinx_clock_manager_mmcm_pll_drp.v:416]
INFO: [Synth 8-4471] merging register 'ram_reg[51][38:0]' into 'ram_reg[63][38:0]' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/xilinx_clock_manager_mmcm_pll_drp.v:416]
INFO: [Synth 8-4471] merging register 'ram_reg[50][38:0]' into 'ram_reg[63][38:0]' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/xilinx_clock_manager_mmcm_pll_drp.v:416]
INFO: [Synth 8-4471] merging register 'ram_reg[49][38:0]' into 'ram_reg[63][38:0]' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/xilinx_clock_manager_mmcm_pll_drp.v:416]
INFO: [Synth 8-4471] merging register 'ram_reg[48][38:0]' into 'ram_reg[63][38:0]' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/xilinx_clock_manager_mmcm_pll_drp.v:416]
INFO: [Synth 8-4471] merging register 'ram_reg[47][38:0]' into 'ram_reg[63][38:0]' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/xilinx_clock_manager_mmcm_pll_drp.v:416]
INFO: [Synth 8-5546] ROM "no_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "no_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "no_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "no_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "no_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "no_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "no_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "no_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "no_count" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'clkout0_reg_reg' and it is trimmed from '32' to '18' bits. [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/xilinx_clock_manager_clk_wiz_drp.vhd:419]
WARNING: [Synth 8-3936] Found unconnected internal register 'clkfbout_reg_reg' and it is trimmed from '32' to '26' bits. [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/xilinx_clock_manager_clk_wiz_drp.vhd:416]
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_enable_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_status_reg_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_mon_error_reg_d" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'xilinx_clock_manager_slave_attachment'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1873.473 ; gain = 534.691 ; free physical = 1059 ; free virtual = 40912
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------+------------+----------+
|      |RTL Partition                              |Replication |Instances |
+------+-------------------------------------------+------------+----------+
|1     |xilinx_clock_manager_clk_wiz__GC0          |           1|         3|
|2     |case__51_xilinx_clock_manager_mmcm_drp__GD |           1|     54847|
|3     |xilinx_clock_manager_mmcm_drp__GB1         |           1|     10302|
|4     |xilinx_clock_manager_clk_wiz_drp__GC0      |           1|      3709|
|5     |xilinx_clock_manager_axi_clk_config__GC0   |           1|       282|
+------+-------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 13    
	   2 Input      6 Bit       Adders := 10    
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               39 Bit    Registers := 26    
	               32 Bit    Registers := 34    
	               26 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               11 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 42    
+---Multipliers : 
	                 4x32  Multipliers := 1     
	                 6x32  Multipliers := 1     
+---Muxes : 
	   2 Input     39 Bit        Muxes := 8     
	   3 Input     39 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   7 Input     32 Bit        Muxes := 1     
	  10 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	  10 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 27    
	  10 Input      6 Bit        Muxes := 1     
	  10 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 123   
	   5 Input      1 Bit        Muxes := 37    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xilinx_clock_manager_mmcm_drp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 13    
	   2 Input      6 Bit       Adders := 10    
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               39 Bit    Registers := 26    
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Multipliers : 
	                 4x32  Multipliers := 1     
	                 6x32  Multipliers := 1     
+---Muxes : 
	   2 Input     39 Bit        Muxes := 8     
	   3 Input     39 Bit        Muxes := 2     
	  10 Input     16 Bit        Muxes := 1     
	  10 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 27    
	  10 Input      6 Bit        Muxes := 1     
	  10 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 36    
Module xilinx_clock_manager_clk_wiz_drp 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 33    
	               26 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   7 Input     32 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 74    
	   5 Input      1 Bit        Muxes := 37    
Module xilinx_clock_manager_pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xilinx_clock_manager_pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xilinx_clock_manager_pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xilinx_clock_manager_pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xilinx_clock_manager_pselect_f__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xilinx_clock_manager_pselect_f__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xilinx_clock_manager_pselect_f__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xilinx_clock_manager_pselect_f__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xilinx_clock_manager_pselect_f__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xilinx_clock_manager_address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 12    
Module xilinx_clock_manager_slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_clock_manager_soft_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xilinx_clock_manager_axi_clk_config 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "no_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "no_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "no_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "no_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "no_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "no_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "no_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "no_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "no_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_mon_error_reg_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'bus2ip_reset_active_high_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/xilinx_clock_manager_axi_clk_config.vhd:423]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[63][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[46][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[45][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[44][0] )
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[40][0]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[37][0]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[37][0]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[37][1]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[35][0]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[24][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[33][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[31][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[29][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[27][0] )
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[24][0]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[24][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[63][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[46][16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[45][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[43][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[42][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[41][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[40][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[39][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[38][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[37][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[36][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[35][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[34][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[33][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[32][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[31][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[30][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[29][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[28][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[27][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[26][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[25][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[24][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[23][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[63][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[46][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[45][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[44][1] )
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[40][1]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[37][1]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[37][1]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[37][2]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[35][1]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[24][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[33][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[31][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[29][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[27][1] )
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[24][1]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[24][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[63][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[46][17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[45][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[43][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[42][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[41][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[40][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[39][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[38][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[37][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[36][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[35][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[34][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[33][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[32][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[31][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[30][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[29][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[28][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[27][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[26][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[25][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[24][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[23][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[63][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[46][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[45][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[44][2] )
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[40][2]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[37][2]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[37][2]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[37][3]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[35][2]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[24][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[33][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[31][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[29][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[27][2] )
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[24][2]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[24][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[63][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[46][18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[45][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[43][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[42][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[41][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[40][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[39][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[38][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[37][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[36][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[35][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[34][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[33][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[32][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[31][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[30][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[29][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[28][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[27][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[26][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[25][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[24][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[23][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[63][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[46][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[45][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_3/\ram_reg[44][3] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[40][3]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[37][3]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[37][3]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[37][4]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[35][3]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[24][3]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[24][3]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[24][4]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[40][4]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[37][4]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[37][4]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[37][5]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[35][4]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[24][4]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[24][4]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[24][5]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[40][5]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[37][5]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[37][5]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[37][8]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[35][5]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[24][5]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[24][5]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[24][8]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[40][8]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[37][8]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[37][8]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[37][9]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[35][8]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[24][8]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[24][8]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[24][9]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[40][9]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[37][9]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[37][9]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[37][14]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[35][9]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[24][9]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[24][9]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[35][14]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[39][13]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[39][14]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[25][13]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[25][14]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[39][14]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[39][15]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[37][14]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[40][15]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[35][14]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[35][15]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[25][14]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[25][15]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[40][15]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[37][15]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[35][15]' (FDRE) to 'inst/mmcm_drp_insti_3/ram_reg[24][15]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[23][0]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[23][37]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[44][16]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[23][1]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[23][37]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[44][17]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[23][2]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[23][37]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[44][18]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[23][3]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[23][37]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[44][19]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[23][4]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[23][37]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[44][20]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[23][5]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[23][37]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[44][21]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[23][6]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[23][37]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[44][22]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[23][7]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[23][37]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[44][23]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[23][8]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[23][37]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[23][9]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[23][37]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[44][25]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[23][10]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[23][37]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[44][26]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[41][26]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[33][26]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[31][26]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[29][26]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[27][26]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[23][11]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[23][37]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[41][27]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[33][27]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[31][27]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[29][27]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[27][27]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[23][12]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[23][37]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[41][28]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[39][28]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[36][28]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[34][28]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[33][28]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[32][28]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[31][28]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[30][28]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[29][28]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[28][28]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[27][28]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[26][28]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[25][28]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[23][13]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[23][37]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[44][29]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[41][29]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[33][29]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[31][29]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[29][29]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[27][29]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[23][14]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[23][37]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[44][30]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[41][30]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[38][30]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[37][30]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[35][30]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_3/ram_reg[33][30]' (FDSE) to 'inst/mmcm_drp_insti_3/ram_reg[39][36]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1873.473 ; gain = 534.691 ; free physical = 1021 ; free virtual = 40880
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------+------------+----------+
|      |RTL Partition                              |Replication |Instances |
+------+-------------------------------------------+------------+----------+
|1     |xilinx_clock_manager_clk_wiz__GC0          |           1|         3|
|2     |case__51_xilinx_clock_manager_mmcm_drp__GD |           1|       615|
|3     |xilinx_clock_manager_mmcm_drp__GB1         |           1|      1779|
|4     |xilinx_clock_manager_clk_wiz_drp__GC0      |           1|      2607|
|5     |xilinx_clock_manager_axi_clk_config__GC0   |           1|       291|
+------+-------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1873.473 ; gain = 534.691 ; free physical = 896 ; free virtual = 40762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1874.543 ; gain = 535.762 ; free physical = 765 ; free virtual = 40672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------+------------+----------+
|      |RTL Partition                              |Replication |Instances |
+------+-------------------------------------------+------------+----------+
|1     |xilinx_clock_manager_clk_wiz__GC0          |           1|         3|
|2     |case__51_xilinx_clock_manager_mmcm_drp__GD |           1|       615|
|3     |xilinx_clock_manager_mmcm_drp__GB1         |           1|      1779|
|4     |xilinx_clock_manager_axi_clk_config_GT0    |           1|      2898|
+------+-------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 1874.543 ; gain = 535.762 ; free physical = 607 ; free virtual = 40626
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1874.543 ; gain = 535.762 ; free physical = 605 ; free virtual = 40590
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1874.543 ; gain = 535.762 ; free physical = 604 ; free virtual = 40588
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1874.543 ; gain = 535.762 ; free physical = 547 ; free virtual = 40580
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1874.543 ; gain = 535.762 ; free physical = 546 ; free virtual = 40578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1874.543 ; gain = 535.762 ; free physical = 566 ; free virtual = 40590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1874.543 ; gain = 535.762 ; free physical = 565 ; free virtual = 40591
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |CARRY4     |    34|
|3     |LUT1       |     3|
|4     |LUT2       |   181|
|5     |LUT3       |   168|
|6     |LUT4       |    82|
|7     |LUT5       |   163|
|8     |LUT6       |   685|
|9     |MMCME2_ADV |     1|
|10    |MUXF7      |   154|
|11    |MUXF8      |     2|
|12    |FDRE       |  1431|
|13    |FDSE       |    58|
|14    |IBUF       |     1|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------+--------------------------------------+------+
|      |Instance                 |Module                                |Cells |
+------+-------------------------+--------------------------------------+------+
|1     |top                      |                                      |  2965|
|2     |  inst                   |xilinx_clock_manager_axi_clk_config   |  2965|
|3     |    AXI_LITE_IPIF_I      |xilinx_clock_manager_axi_lite_ipif    |   285|
|4     |      I_SLAVE_ATTACHMENT |xilinx_clock_manager_slave_attachment |   285|
|5     |        I_DECODER        |xilinx_clock_manager_address_decoder  |   132|
|6     |    CLK_CORE_DRP_I       |xilinx_clock_manager_clk_wiz_drp      |  2636|
|7     |      clk_inst           |xilinx_clock_manager_clk_wiz          |     5|
|8     |      mmcm_drp_inst      |xilinx_clock_manager_mmcm_drp         |  1029|
|9     |    SOFT_RESET_I         |xilinx_clock_manager_soft_reset       |    35|
+------+-------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1874.543 ; gain = 535.762 ; free physical = 565 ; free virtual = 40591
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1874.543 ; gain = 146.746 ; free physical = 622 ; free virtual = 40649
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1874.551 ; gain = 535.762 ; free physical = 630 ; free virtual = 40656
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 191 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1906.559 ; gain = 0.000 ; free physical = 490 ; free virtual = 40526
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
365 Infos, 58 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1906.559 ; gain = 579.305 ; free physical = 560 ; free virtual = 40596
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1906.559 ; gain = 0.000 ; free physical = 560 ; free virtual = 40596
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.runs/xilinx_clock_manager_synth_1/xilinx_clock_manager.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP xilinx_clock_manager, cache-ID = 364ce71cb1491a51
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1930.570 ; gain = 0.000 ; free physical = 521 ; free virtual = 40565
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager/xilinx_clock_manager.runs/xilinx_clock_manager_synth_1/xilinx_clock_manager.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file xilinx_clock_manager_utilization_synth.rpt -pb xilinx_clock_manager_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan  2 20:33:42 2024...
[Tue Jan  2 20:33:43 2024] xilinx_clock_manager_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1547.758 ; gain = 0.000 ; free physical = 1214 ; free virtual = 41234
INFO: [Common 17-206] Exiting Vivado at Tue Jan  2 20:33:43 2024...
mkdir -p ip
cp xilinx_clock_manager.runs/xilinx_clock_manager_synth_1/xilinx_clock_manager.dcp ip/
cp xilinx_clock_manager.srcs/sources_1/ip/xilinx_clock_manager/xilinx_clock_manager_stub.v ip/
make[1]: Leaving directory '/home/binh/work/pulpino-18/fpga/ips/xilinx_clock_manager'
make -C ips/xilinx_mem_8192x32/ clean all
make[1]: Entering directory '/home/binh/work/pulpino-18/fpga/ips/xilinx_mem_8192x32'
rm -rf ip/*
rm -rf xilinx_mem_8192x32.xpr
rm -rf xilinx_mem_8192x32.hw
rm -rf xilinx_mem_8192x32.data
rm -rf xilinx_mem_8192x32.runs
rm -rf xilinx_mem_8192x32.sim
rm -rf xilinx_mem_8192x32.srcs
rm -rf xilinx_mem_8192x32.cache
rm -rf xilinx_mem_8192x32.ip_user_files
rm -rf component.xml
rm -rf vivado*.jou
rm -rf vivado*.log
rm -rf vivado*.str
rm -rf xgui
vivado -mode batch -source tcl/run.tcl

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source tcl/run.tcl
# if { ![info exists ::env(XILINX_PART)] } {
#   set ::env(XILINX_PART) "xc7z020clg484-1"
# }
# if { ![info exists ::env(XILINX_BOARD)] } {
#   set ::env(XILINX_BOARD) "em.avnet.com:zed:0.9"
# }
# source ../../common/common.tcl
## if { ![info exists ::env(VIVADO_VERSION) ]} {
##   set ::env(VIVADO_VERSION) "2018.3"
## }
## set_msg_config -id {[Synth 8-3352]}         -new_severity "critical warning"
## set_msg_config -id {[Synth 8-350]}          -new_severity "critical warning"
## set_msg_config -id {[Synth 8-2490]}         -new_severity "warning"
## set_msg_config -id {[Synth 8-2306]}         -new_severity "info"
## set_msg_config -id {[Synth 8-3331]}         -new_severity "critical warning"
## set_msg_config -id {[Synth 8-3332]}         -new_severity "info"
## set_msg_config -id {[Synth 8-2715]}         -new_severity "error"
## set_msg_config -id {[Opt 31-35]}            -new_severity "info"
## set_msg_config -id {[Opt 31-32]}            -new_severity "info"
## set_msg_config -id {[Shape Builder 18-119]} -new_severity "warning"
## set_msg_config -id {[Filemgmt 20-742]}      -new_severity "error"
## set CPUS [exec getconf _NPROCESSORS_ONLN]
## if { ![info exists CPUS] } {
##   set CPUS 4
## }
# set partNumber $::env(XILINX_PART)
# set boardName  $::env(XILINX_BOARD)
# create_project xilinx_mem_8192x32 . -part $partNumber
# set_property board_part $boardName [current_project]
# create_ip -name blk_mem_gen -vendor xilinx.com -library ip -module_name xilinx_mem_8192x32
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/binh/Downloads/vivado-2018.3/Vivado/2018.3/data/ip'.
INFO: [Device 21-403] Loading part xc7z020clg484-1
# set_property -dict [list CONFIG.Memory_Type {Single_Port_RAM} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {8192} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Use_RSTA_Pin {true}] [get_ips xilinx_mem_8192x32]
# generate_target all [get_files ./xilinx_mem_8192x32.srcs/sources_1/ip/xilinx_mem_8192x32/xilinx_mem_8192x32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xilinx_mem_8192x32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xilinx_mem_8192x32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xilinx_mem_8192x32'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'xilinx_mem_8192x32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'xilinx_mem_8192x32'...
# create_ip_run [get_files -of_objects [get_fileset sources_1] ./xilinx_mem_8192x32.srcs/sources_1/ip/xilinx_mem_8192x32/xilinx_mem_8192x32.xci]
# launch_run -jobs $CPUS xilinx_mem_8192x32_synth_1
[Tue Jan  2 20:33:55 2024] Launched xilinx_mem_8192x32_synth_1...
Run output will be captured here: /home/binh/work/pulpino-18/fpga/ips/xilinx_mem_8192x32/xilinx_mem_8192x32.runs/xilinx_mem_8192x32_synth_1/runme.log
# wait_on_run xilinx_mem_8192x32_synth_1
[Tue Jan  2 20:33:55 2024] Waiting for xilinx_mem_8192x32_synth_1 to finish...

*** Running vivado
    with args -log xilinx_mem_8192x32.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source xilinx_mem_8192x32.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xilinx_mem_8192x32.tcl -notrace
Command: synth_design -top xilinx_mem_8192x32 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14629 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1422.789 ; gain = 66.023 ; free physical = 778 ; free virtual = 40745
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'xilinx_mem_8192x32' [/home/binh/work/pulpino-18/fpga/ips/xilinx_mem_8192x32/xilinx_mem_8192x32.srcs/sources_1/ip/xilinx_mem_8192x32/synth/xilinx_mem_8192x32.vhd:72]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: xilinx_mem_8192x32.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 13 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 13 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 8 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     10.194 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at '/home/binh/work/pulpino-18/fpga/ips/xilinx_mem_8192x32/xilinx_mem_8192x32.srcs/sources_1/ip/xilinx_mem_8192x32/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [/home/binh/work/pulpino-18/fpga/ips/xilinx_mem_8192x32/xilinx_mem_8192x32.srcs/sources_1/ip/xilinx_mem_8192x32/synth/xilinx_mem_8192x32.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'xilinx_mem_8192x32' (11#1) [/home/binh/work/pulpino-18/fpga/ips/xilinx_mem_8192x32/xilinx_mem_8192x32.srcs/sources_1/ip/xilinx_mem_8192x32/synth/xilinx_mem_8192x32.vhd:72]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[15]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[15]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port SBITERRIN[15]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port SBITERRIN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port SBITERRIN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port SBITERRIN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port SBITERRIN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port SBITERRIN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port SBITERRIN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port SBITERRIN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port SBITERRIN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port SBITERRIN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port SBITERRIN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port SBITERRIN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port SBITERRIN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port SBITERRIN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port SBITERRIN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port SBITERRIN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port DBITERRIN[15]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port DBITERRIN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port DBITERRIN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port DBITERRIN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port DBITERRIN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port DBITERRIN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port DBITERRIN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port DBITERRIN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port DBITERRIN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port DBITERRIN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port DBITERRIN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port DBITERRIN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port DBITERRIN[3]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:45 ; elapsed = 00:00:54 . Memory (MB): peak = 1634.938 ; gain = 278.172 ; free physical = 776 ; free virtual = 40718
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:54 . Memory (MB): peak = 1634.938 ; gain = 278.172 ; free physical = 785 ; free virtual = 40727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:45 ; elapsed = 00:00:54 . Memory (MB): peak = 1634.938 ; gain = 278.172 ; free physical = 785 ; free virtual = 40727
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/binh/work/pulpino-18/fpga/ips/xilinx_mem_8192x32/xilinx_mem_8192x32.srcs/sources_1/ip/xilinx_mem_8192x32/xilinx_mem_8192x32_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/binh/work/pulpino-18/fpga/ips/xilinx_mem_8192x32/xilinx_mem_8192x32.srcs/sources_1/ip/xilinx_mem_8192x32/xilinx_mem_8192x32_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/binh/work/pulpino-18/fpga/ips/xilinx_mem_8192x32/xilinx_mem_8192x32.runs/xilinx_mem_8192x32_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/binh/work/pulpino-18/fpga/ips/xilinx_mem_8192x32/xilinx_mem_8192x32.runs/xilinx_mem_8192x32_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1819.977 ; gain = 0.000 ; free physical = 504 ; free virtual = 40454
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1819.977 ; gain = 0.000 ; free physical = 504 ; free virtual = 40454
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1819.977 ; gain = 0.000 ; free physical = 504 ; free virtual = 40454
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:50 ; elapsed = 00:01:00 . Memory (MB): peak = 1819.977 ; gain = 463.211 ; free physical = 615 ; free virtual = 40541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:50 ; elapsed = 00:01:00 . Memory (MB): peak = 1819.977 ; gain = 463.211 ; free physical = 615 ; free virtual = 40541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/binh/work/pulpino-18/fpga/ips/xilinx_mem_8192x32/xilinx_mem_8192x32.runs/xilinx_mem_8192x32_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:01:00 . Memory (MB): peak = 1819.977 ; gain = 463.211 ; free physical = 615 ; free virtual = 40541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:50 ; elapsed = 00:01:00 . Memory (MB): peak = 1819.977 ; gain = 463.211 ; free physical = 607 ; free virtual = 40534
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                5 Bit    Registers := 8     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 48    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module blk_mem_gen_prim_width 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_prim_width__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_prim_width__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_prim_width__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_prim_width__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_prim_width__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_prim_width__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_prim_width__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_reg' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.POR_A_reg'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.POR_A_reg' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_A_reg'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_A_reg' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.POR_A_reg'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.POR_A_reg' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.POR_A_reg'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.POR_A_reg' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.POR_A_reg'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_BUSY_NO_REG.RSTA_BUSY_reg' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_BUSY_NO_REG.RSTA_BUSY_reg'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_BUSY_NO_REG.RSTA_BUSY_reg' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_BUSY_NO_REG.RSTA_BUSY_reg'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_BUSY_NO_REG.RSTA_BUSY_reg' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_BUSY_NO_REG.RSTA_BUSY_reg'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_BUSY_NO_REG.RSTA_BUSY_reg' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTA_BUSY_NO_REG.RSTA_BUSY_reg'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTA_BUSY_NO_REG.RSTA_BUSY_reg' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTA_BUSY_NO_REG.RSTA_BUSY_reg'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTA_BUSY_NO_REG.RSTA_BUSY_reg' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTA_BUSY_NO_REG.RSTA_BUSY_reg'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTA_BUSY_NO_REG.RSTA_BUSY_reg' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_BUSY_NO_REG.RSTA_BUSY_reg'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:00 . Memory (MB): peak = 1819.977 ; gain = 463.211 ; free physical = 606 ; free virtual = 40537
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:01:04 . Memory (MB): peak = 1819.977 ; gain = 463.211 ; free physical = 486 ; free virtual = 40418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:04 . Memory (MB): peak = 1819.977 ; gain = 463.211 ; free physical = 485 ; free virtual = 40416
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:01:04 . Memory (MB): peak = 1819.977 ; gain = 463.211 ; free physical = 477 ; free virtual = 40416
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:01:05 . Memory (MB): peak = 1819.977 ; gain = 463.211 ; free physical = 474 ; free virtual = 40414
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:01:05 . Memory (MB): peak = 1819.977 ; gain = 463.211 ; free physical = 474 ; free virtual = 40414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:01:05 . Memory (MB): peak = 1819.977 ; gain = 463.211 ; free physical = 474 ; free virtual = 40414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:01:05 . Memory (MB): peak = 1819.977 ; gain = 463.211 ; free physical = 474 ; free virtual = 40414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:01:05 . Memory (MB): peak = 1819.977 ; gain = 463.211 ; free physical = 474 ; free virtual = 40414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:01:05 . Memory (MB): peak = 1819.977 ; gain = 463.211 ; free physical = 474 ; free virtual = 40414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+-----------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                                                                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+-----------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|blk_mem_gen_v8_4_2 | inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-------------------+-----------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT2     |     2|
|2     |LUT3     |    35|
|3     |LUT4     |     1|
|4     |RAMB36E1 |     8|
|5     |SRL16E   |     1|
|6     |FDRE     |     7|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------------------+-----------------------------------------+------+
|      |Instance                                     |Module                                   |Cells |
+------+---------------------------------------------+-----------------------------------------+------+
|1     |top                                          |                                         |    54|
|2     |  U0                                         |blk_mem_gen_v8_4_2                       |    54|
|3     |    inst_blk_mem_gen                         |blk_mem_gen_v8_4_2_synth                 |    54|
|4     |      \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                          |    54|
|5     |        \valid.cstr                          |blk_mem_gen_generic_cstr                 |    54|
|6     |          \has_mux_a.A                       |blk_mem_gen_mux                          |    34|
|7     |          \ramloop[0].ram.r                  |blk_mem_gen_prim_width                   |     1|
|8     |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper                 |     1|
|9     |          \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0   |     1|
|10    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0 |     1|
|11    |          \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized1   |     1|
|12    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized1 |     1|
|13    |          \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized2   |     1|
|14    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized2 |     1|
|15    |          \ramloop[4].ram.r                  |blk_mem_gen_prim_width__parameterized3   |     1|
|16    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized3 |     1|
|17    |          \ramloop[5].ram.r                  |blk_mem_gen_prim_width__parameterized4   |     1|
|18    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized4 |     1|
|19    |          \ramloop[6].ram.r                  |blk_mem_gen_prim_width__parameterized5   |    11|
|20    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized5 |     4|
|21    |          \ramloop[7].ram.r                  |blk_mem_gen_prim_width__parameterized6   |     3|
|22    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized6 |     1|
+------+---------------------------------------------+-----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:01:05 . Memory (MB): peak = 1819.977 ; gain = 463.211 ; free physical = 474 ; free virtual = 40414
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 204 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:51 ; elapsed = 00:01:01 . Memory (MB): peak = 1819.977 ; gain = 278.172 ; free physical = 530 ; free virtual = 40469
Synthesis Optimization Complete : Time (s): cpu = 00:00:55 ; elapsed = 00:01:05 . Memory (MB): peak = 1819.977 ; gain = 463.211 ; free physical = 530 ; free virtual = 40469
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1837.992 ; gain = 0.000 ; free physical = 473 ; free virtual = 40413
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
80 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:06 . Memory (MB): peak = 1837.992 ; gain = 481.227 ; free physical = 526 ; free virtual = 40465
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1837.992 ; gain = 0.000 ; free physical = 526 ; free virtual = 40465
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/binh/work/pulpino-18/fpga/ips/xilinx_mem_8192x32/xilinx_mem_8192x32.runs/xilinx_mem_8192x32_synth_1/xilinx_mem_8192x32.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP xilinx_mem_8192x32, cache-ID = 82a00f2202f4f162
INFO: [Coretcl 2-1174] Renamed 21 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1862.004 ; gain = 0.000 ; free physical = 532 ; free virtual = 40471
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/binh/work/pulpino-18/fpga/ips/xilinx_mem_8192x32/xilinx_mem_8192x32.runs/xilinx_mem_8192x32_synth_1/xilinx_mem_8192x32.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file xilinx_mem_8192x32_utilization_synth.rpt -pb xilinx_mem_8192x32_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan  2 20:35:09 2024...
[Tue Jan  2 20:35:10 2024] xilinx_mem_8192x32_synth_1 finished
wait_on_run: Time (s): cpu = 00:01:05 ; elapsed = 00:01:15 . Memory (MB): peak = 1614.727 ; gain = 0.000 ; free physical = 1197 ; free virtual = 41131
INFO: [Common 17-206] Exiting Vivado at Tue Jan  2 20:35:10 2024...
mkdir -p ip
cp xilinx_mem_8192x32.srcs/sources_1/ip/xilinx_mem_8192x32/xilinx_mem_8192x32_stub.v ./ip
cp xilinx_mem_8192x32.srcs/sources_1/ip/xilinx_mem_8192x32/xilinx_mem_8192x32.xci ./ip
cp xilinx_mem_8192x32.srcs/sources_1/ip/xilinx_mem_8192x32/xilinx_mem_8192x32.veo ./ip
cp xilinx_mem_8192x32.srcs/sources_1/ip/xilinx_mem_8192x32/xilinx_mem_8192x32.dcp ./ip
make[1]: Leaving directory '/home/binh/work/pulpino-18/fpga/ips/xilinx_mem_8192x32'
make -C ips/xilinx_fp_fma/ clean all
make[1]: Entering directory '/home/binh/work/pulpino-18/fpga/ips/xilinx_fp_fma'
rm -rf ip/*
rm -rf xilinx_fp_fma.xpr
rm -rf xilinx_fp_fma.hw
rm -rf xilinx_fp_fma.data
rm -rf xilinx_fp_fma.runs
rm -rf xilinx_fp_fma.sim
rm -rf xilinx_fp_fma.srcs
rm -rf xilinx_fp_fma.cache
rm -rf xilinx_fp_fma.ip_user_files
rm -rf component.xml
rm -rf vivado*.jou
rm -rf vivado*.log
rm -rf vivado*.str
rm -rf xgui
vivado -mode batch -source tcl/run.tcl

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source tcl/run.tcl
# if { ![info exists ::env(XILINX_PART)] } {
#   set ::env(XILINX_PART) "xc7z020clg484-1"
# }
# if { ![info exists ::env(XILINX_BOARD)] } {
#   set ::env(XILINX_BOARD) "em.avnet.com:zed:0.9"
# }
# source ../../common/common.tcl
## if { ![info exists ::env(VIVADO_VERSION) ]} {
##   set ::env(VIVADO_VERSION) "2018.3"
## }
## set_msg_config -id {[Synth 8-3352]}         -new_severity "critical warning"
## set_msg_config -id {[Synth 8-350]}          -new_severity "critical warning"
## set_msg_config -id {[Synth 8-2490]}         -new_severity "warning"
## set_msg_config -id {[Synth 8-2306]}         -new_severity "info"
## set_msg_config -id {[Synth 8-3331]}         -new_severity "critical warning"
## set_msg_config -id {[Synth 8-3332]}         -new_severity "info"
## set_msg_config -id {[Synth 8-2715]}         -new_severity "error"
## set_msg_config -id {[Opt 31-35]}            -new_severity "info"
## set_msg_config -id {[Opt 31-32]}            -new_severity "info"
## set_msg_config -id {[Shape Builder 18-119]} -new_severity "warning"
## set_msg_config -id {[Filemgmt 20-742]}      -new_severity "error"
## set CPUS [exec getconf _NPROCESSORS_ONLN]
## if { ![info exists CPUS] } {
##   set CPUS 4
## }
# set partNumber $::env(XILINX_PART)
# set boardName  $::env(XILINX_BOARD)
# create_project xilinx_fp_fma . -part $partNumber
# set_property board_part $boardName [current_project]
# if { [string compare $::env(VIVADO_VERSION) "2018.3"] < 0 } {
#   create_ip -name floating_point -vendor xilinx.com -library ip -version 7.0 -module_name xilinx_fp_fma
# } else {
#   create_ip -name floating_point -vendor xilinx.com -library ip -version 7.1 -module_name xilinx_fp_fma
# }
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/binh/Downloads/vivado-2018.3/Vivado/2018.3/data/ip'.
# set_property -dict [list CONFIG.Operation_Type {FMA} CONFIG.Flow_Control {NonBlocking} CONFIG.Axi_Optimize_Goal {Resources} CONFIG.Has_RESULT_TREADY {false} CONFIG.Maximum_Latency {false} CONFIG.Has_ARESETn {true} CONFIG.C_Has_UNDERFLOW {true} CONFIG.C_Has_OVERFLOW {true} CONFIG.C_Has_INVALID_OP {true} CONFIG.A_Precision_Type {Single} CONFIG.C_A_Exponent_Width {8} CONFIG.C_A_Fraction_Width {24} CONFIG.Result_Precision_Type {Single} CONFIG.C_Result_Exponent_Width {8} CONFIG.C_Result_Fraction_Width {24} CONFIG.C_Mult_Usage {Medium_Usage} CONFIG.C_Latency {2} CONFIG.C_Rate {1}] [get_ips xilinx_fp_fma]
# generate_target all [get_files ./xilinx_fp_fma.srcs/sources_1/ip/xilinx_fp_fma/xilinx_fp_fma.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xilinx_fp_fma'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xilinx_fp_fma'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xilinx_fp_fma'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'xilinx_fp_fma'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'xilinx_fp_fma'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'xilinx_fp_fma'...
# create_ip_run [get_files -of_objects [get_fileset sources_1] ./xilinx_fp_fma.srcs/sources_1/ip/xilinx_fp_fma/xilinx_fp_fma.xci]
# launch_run -jobs $CPUS xilinx_fp_fma_synth_1
[Tue Jan  2 20:35:19 2024] Launched xilinx_fp_fma_synth_1...
Run output will be captured here: /home/binh/work/pulpino-18/fpga/ips/xilinx_fp_fma/xilinx_fp_fma.runs/xilinx_fp_fma_synth_1/runme.log
# wait_on_run xilinx_fp_fma_synth_1
[Tue Jan  2 20:35:19 2024] Waiting for xilinx_fp_fma_synth_1 to finish...

*** Running vivado
    with args -log xilinx_fp_fma.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source xilinx_fp_fma.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xilinx_fp_fma.tcl -notrace
Command: synth_design -top xilinx_fp_fma -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14881 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1421.793 ; gain = 65.023 ; free physical = 959 ; free virtual = 40961
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'xilinx_fp_fma' [/home/binh/work/pulpino-18/fpga/ips/xilinx_fp_fma/xilinx_fp_fma.srcs/sources_1/ip/xilinx_fp_fma/synth/xilinx_fp_fma.vhd:77]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 1 - type: integer 
	Parameter C_HAS_FMS bound to: 1 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 1 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 1 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 1 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 1 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 1 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 3 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at '/home/binh/work/pulpino-18/fpga/ips/xilinx_fp_fma/xilinx_fp_fma.srcs/sources_1/ip/xilinx_fp_fma/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [/home/binh/work/pulpino-18/fpga/ips/xilinx_fp_fma/xilinx_fp_fma.srcs/sources_1/ip/xilinx_fp_fma/synth/xilinx_fp_fma.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'xilinx_fp_fma' (35#1) [/home/binh/work/pulpino-18/fpga/ips/xilinx_fp_fma/xilinx_fp_fma.srcs/sources_1/ip/xilinx_fp_fma/synth/xilinx_fp_fma.vhd:77]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized1 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized1 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized1 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized19 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized19 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized19 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized77 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized77 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized77 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized77 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized77 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized1 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect__parameterized0 has unconnected port A[56]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized69 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized69 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized69 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized69 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized69 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized73 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized73 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized73 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized73 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized73 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized12 has unconnected port B[9]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized65 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized65 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized65 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized65 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized65 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized71 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized71 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized71 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized11 has unconnected port B[9]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized67 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized67 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized67 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized67 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized67 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_fma_add_exp has unconnected port ZERO_ALIGN
WARNING: [Synth 8-3331] design flt_fma_add_exp has unconnected port A0[56]
WARNING: [Synth 8-3331] design flt_fma_add_exp has unconnected port A1[56]
WARNING: [Synth 8-3331] design flt_fma_add_exp has unconnected port A_NORM[46]
WARNING: [Synth 8-3331] design flt_fma_add_exp has unconnected port A_NORM[45]
WARNING: [Synth 8-3331] design flt_fma_add_exp has unconnected port A_NORM[44]
WARNING: [Synth 8-3331] design flt_fma_add_exp has unconnected port A_NORM[43]
WARNING: [Synth 8-3331] design flt_fma_add_exp has unconnected port A_NORM[42]
WARNING: [Synth 8-3331] design flt_fma_add_exp has unconnected port A_NORM[41]
WARNING: [Synth 8-3331] design flt_fma_add_exp has unconnected port A_NORM[40]
WARNING: [Synth 8-3331] design flt_fma_add_exp has unconnected port A_NORM[39]
WARNING: [Synth 8-3331] design flt_fma_add_exp has unconnected port A_NORM[38]
WARNING: [Synth 8-3331] design flt_fma_add_exp has unconnected port A_NORM[37]
WARNING: [Synth 8-3331] design flt_fma_add_exp has unconnected port A_NORM[36]
WARNING: [Synth 8-3331] design flt_fma_add_exp has unconnected port A_NORM[35]
WARNING: [Synth 8-3331] design flt_fma_add_exp has unconnected port A_NORM[34]
WARNING: [Synth 8-3331] design flt_fma_add_exp has unconnected port A_NORM[33]
WARNING: [Synth 8-3331] design flt_fma_add_exp has unconnected port A_NORM[32]
WARNING: [Synth 8-3331] design flt_fma_add_exp has unconnected port A_NORM[31]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1543.543 ; gain = 186.773 ; free physical = 1004 ; free virtual = 40953
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1543.543 ; gain = 186.773 ; free physical = 1013 ; free virtual = 40962
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1543.543 ; gain = 186.773 ; free physical = 1013 ; free virtual = 40962
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 324 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/binh/work/pulpino-18/fpga/ips/xilinx_fp_fma/xilinx_fp_fma.srcs/sources_1/ip/xilinx_fp_fma/xilinx_fp_fma_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/binh/work/pulpino-18/fpga/ips/xilinx_fp_fma/xilinx_fp_fma.srcs/sources_1/ip/xilinx_fp_fma/xilinx_fp_fma_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/binh/work/pulpino-18/fpga/ips/xilinx_fp_fma/xilinx_fp_fma.runs/xilinx_fp_fma_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/binh/work/pulpino-18/fpga/ips/xilinx_fp_fma/xilinx_fp_fma.runs/xilinx_fp_fma_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1792.152 ; gain = 0.000 ; free physical = 733 ; free virtual = 40689
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  FDE => FDRE: 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1792.152 ; gain = 0.000 ; free physical = 726 ; free virtual = 40689
Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1792.152 ; gain = 0.000 ; free physical = 726 ; free virtual = 40689
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1792.152 ; gain = 435.383 ; free physical = 815 ; free virtual = 40778
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1792.152 ; gain = 435.383 ; free physical = 815 ; free virtual = 40778
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/binh/work/pulpino-18/fpga/ips/xilinx_fp_fma/xilinx_fp_fma.runs/xilinx_fp_fma_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1792.152 ; gain = 435.383 ; free physical = 815 ; free virtual = 40778
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flow_sel_pre_op" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_nan" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_inf" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_zero" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1792.152 ; gain = 435.383 ; free physical = 803 ; free virtual = 40767
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized9) to 'U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized9) to 'U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized9) to 'U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized9) to 'U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/EXP_INC_RND1_DELAY'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "conv_exp.downsize_exp/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "conv_exp.downsize_exp/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FMA_OP.OP/special_detect/detector_a/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FMA_OP.OP/special_detect/detector_a/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FMA_OP.OP/special_detect/detector_b/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FMA_OP.OP/special_detect/detector_b/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FMA_OP.OP/special_detect/detector_c/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FMA_OP.OP/special_detect/detector_c/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 2056.301 ; gain = 699.531 ; free physical = 755 ; free virtual = 40715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 2056.301 ; gain = 699.531 ; free physical = 630 ; free virtual = 40563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 2056.301 ; gain = 699.531 ; free physical = 609 ; free virtual = 40535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 2056.301 ; gain = 699.531 ; free physical = 603 ; free virtual = 40536
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 2056.301 ; gain = 699.531 ; free physical = 603 ; free virtual = 40536
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 2056.301 ; gain = 699.531 ; free physical = 603 ; free virtual = 40536
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 2056.301 ; gain = 699.531 ; free physical = 603 ; free virtual = 40536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 2056.301 ; gain = 699.531 ; free physical = 603 ; free virtual = 40536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 2056.301 ; gain = 699.531 ; free physical = 603 ; free virtual = 40536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 2056.301 ; gain = 699.531 ; free physical = 603 ; free virtual = 40536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |     7|
|2     |DSP48E1   |     1|
|3     |DSP48E1_1 |     1|
|4     |LUT1      |     7|
|5     |LUT2      |    75|
|6     |LUT3      |    75|
|7     |LUT4      |   146|
|8     |LUT5      |    98|
|9     |LUT6      |   349|
|10    |MUXCY     |   221|
|11    |MUXF7     |     6|
|12    |MUXF8     |     1|
|13    |XORCY     |    96|
|14    |FDE       |     1|
|15    |FDRE      |   156|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 2056.301 ; gain = 699.531 ; free physical = 603 ; free virtual = 40536
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 78 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 2056.301 ; gain = 450.922 ; free physical = 672 ; free virtual = 40605
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 2056.309 ; gain = 699.531 ; free physical = 672 ; free virtual = 40605
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 334 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2088.316 ; gain = 0.000 ; free physical = 618 ; free virtual = 40550
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 63 instances
  FDE => FDRE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
73 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 2088.316 ; gain = 731.547 ; free physical = 686 ; free virtual = 40617
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2088.316 ; gain = 0.000 ; free physical = 686 ; free virtual = 40617
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/binh/work/pulpino-18/fpga/ips/xilinx_fp_fma/xilinx_fp_fma.runs/xilinx_fp_fma_synth_1/xilinx_fp_fma.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP xilinx_fp_fma, cache-ID = e1da9558029c0602
INFO: [Coretcl 2-1174] Renamed 87 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2112.328 ; gain = 0.000 ; free physical = 701 ; free virtual = 40628
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/binh/work/pulpino-18/fpga/ips/xilinx_fp_fma/xilinx_fp_fma.runs/xilinx_fp_fma_synth_1/xilinx_fp_fma.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file xilinx_fp_fma_utilization_synth.rpt -pb xilinx_fp_fma_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan  2 20:36:23 2024...
[Tue Jan  2 20:36:23 2024] xilinx_fp_fma_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:57 ; elapsed = 00:01:04 . Memory (MB): peak = 1404.637 ; gain = 0.000 ; free physical = 1397 ; free virtual = 41331
INFO: [Common 17-206] Exiting Vivado at Tue Jan  2 20:36:23 2024...
mkdir -p ip
cp xilinx_fp_fma.srcs/sources_1/ip/xilinx_fp_fma/xilinx_fp_fma_stub.v ./ip
cp xilinx_fp_fma.srcs/sources_1/ip/xilinx_fp_fma/xilinx_fp_fma_stub.vhdl ./ip
cp xilinx_fp_fma.srcs/sources_1/ip/xilinx_fp_fma/xilinx_fp_fma.xci ./ip
cp xilinx_fp_fma.srcs/sources_1/ip/xilinx_fp_fma/xilinx_fp_fma.veo ./ip
cp xilinx_fp_fma.srcs/sources_1/ip/xilinx_fp_fma/xilinx_fp_fma.dcp ./ip
make[1]: Leaving directory '/home/binh/work/pulpino-18/fpga/ips/xilinx_fp_fma'
