Invalidate data or unified cache line by address to PoC.<BR>Usage constraints: Privileged access permitted only. Unprivileged accesses generate a BusFault.<BR>&nbsp; This register is word accessible only. Halfword and byte accesses are UNPREDICTABLE.<BR>Configurations: This register is always implemented.<BR>Attributes: 32-bit write-only register located at 0xE000EF5C.<BR>&nbsp; Secure software can access the Non-secure view of this register via DCIMVAC_NS located at 0xE002EF5C. The location 0xE002EF5C is RES0 to software executing in Non-secure state and the debugger.<BR>&nbsp; This register is not banked between Security states.<BR>&nbsp; <BR>The DCIMVAC bit assignments are:</P>
<P>ADDRESS, bits [31:0]<BR>Address. Writing to this field initiates the maintenance operation for the address written.