5 a 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd generate8.6.vcd -o generate8.6.cdd -v generate8.6.v
3 0 $root $root NA 0 0 1
3 0 main main generate8.6.v 1 42 1
2 1 13 100014 2 3d 12100a 0 0 1 2 1102 $u0
1 A 0 80000 1 0 31 0 32 1 0 0 0 0 0 0 0 0
1 B 0 80000 1 0 31 0 32 1 0 0 0 0 0 0 0 0
1 C 0 80000 1 0 31 0 32 1 1 0 0 0 0 0 0 0
1 a 12 83000c 1 0 0 0 1 1 102
4 1 0 0
3 1 main.$u2 main.$u2 generate8.6.v 0 40 1
3 1 main.$u0 main.$u0 generate8.6.v 0 17 1
2 2 14 140017 1 0 20004 0 0 1 4 0
2 3 14 100010 0 1 400 0 0 a
2 4 14 100017 1 37 11006 2 3
2 5 15 110012 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 6 15 100012 2 2c 22000a 5 0 32 2 aa aa aa aa aa aa aa aa
2 7 16 140017 1 0 20008 0 0 1 4 1
2 8 16 100010 0 1 400 0 0 a
2 9 16 100017 1 37 a 7 8
4 9 0 0
4 6 9 0
4 4 6 6
