{"vcs1":{"timestamp_begin":1738063190.423882955, "rt":0.24, "ut":0.11, "st":0.09}}
{"vcselab":{"timestamp_begin":1738063190.742069032, "rt":0.26, "ut":0.17, "st":0.08}}
{"link":{"timestamp_begin":1738063191.055583640, "rt":0.14, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1738063190.197459856}
{"VCS_COMP_START_TIME": 1738063190.197459856}
{"VCS_COMP_END_TIME": 1738063191.259409831}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265412}}
{"vcselab": {"peak_mem": 150348}}
