{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572370036241 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572370036247 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 30 02:27:16 2019 " "Processing started: Wed Oct 30 02:27:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572370036247 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370036247 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tx_eight_ten -c tx_eight_ten " "Command: quartus_map --read_settings_files=on --write_settings_files=off tx_eight_ten -c tx_eight_ten" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370036247 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572370036948 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572370036948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file baud_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_counter " "Found entity 1: baud_counter" {  } { { "baud_counter.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/baud_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572370048088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370048088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/common/register.v 6 6 " "Found 6 design units, including 6 entities, in source file /verilog/common/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572370048091 ""} { "Info" "ISGN_ENTITY_NAME" "2 LatchN " "Found entity 2: LatchN" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572370048091 ""} { "Info" "ISGN_ENTITY_NAME" "3 LatchN_gate " "Found entity 3: LatchN_gate" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572370048091 ""} { "Info" "ISGN_ENTITY_NAME" "4 SyncRegN " "Found entity 4: SyncRegN" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572370048091 ""} { "Info" "ISGN_ENTITY_NAME" "5 PipeRegS " "Found entity 5: PipeRegS" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572370048091 ""} { "Info" "ISGN_ENTITY_NAME" "6 PipeReg " "Found entity 6: PipeReg" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572370048091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370048091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_eight_ten.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_eight_ten.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_eight_ten " "Found entity 1: tx_eight_ten" {  } { { "tx_eight_ten.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572370048095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370048095 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tx_eight_ten_cp.v(18) " "Verilog HDL warning at tx_eight_ten_cp.v(18): extended using \"x\" or \"z\"" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_cp.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572370048099 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tx_eight_ten_cp.v(20) " "Verilog HDL warning at tx_eight_ten_cp.v(20): extended using \"x\" or \"z\"" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_cp.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572370048099 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tx_eight_ten_cp.v(22) " "Verilog HDL warning at tx_eight_ten_cp.v(22): extended using \"x\" or \"z\"" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_cp.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572370048099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_eight_ten_cp.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_eight_ten_cp.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_eight_ten_cp " "Found entity 1: tx_eight_ten_cp" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_cp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572370048099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370048099 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tx_eight_ten_dp.v(16) " "Verilog HDL warning at tx_eight_ten_dp.v(16): extended using \"x\" or \"z\"" {  } { { "tx_eight_ten_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_dp.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572370048103 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tx_eight_ten_dp.v(18) " "Verilog HDL warning at tx_eight_ten_dp.v(18): extended using \"x\" or \"z\"" {  } { { "tx_eight_ten_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_dp.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572370048103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_eight_ten_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_eight_ten_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_eight_ten_dp " "Found entity 1: tx_eight_ten_dp" {  } { { "tx_eight_ten_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572370048103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370048103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_ten.v 1 1 " "Found 1 design units, including 1 entities, in source file eight_ten.v" { { "Info" "ISGN_ENTITY_NAME" "1 eight_ten " "Found entity 1: eight_ten" {  } { { "eight_ten.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/eight_ten.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572370048106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370048106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_eight_ten_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_eight_ten_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_eight_ten_tb " "Found entity 1: tx_eight_ten_tb" {  } { { "tx_eight_ten_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572370048110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370048110 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tx_eight_ten " "Elaborating entity \"tx_eight_ten\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572370048149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_eight_ten_cp tx_eight_ten_cp:tx_eight_ten_cp " "Elaborating entity \"tx_eight_ten_cp\" for hierarchy \"tx_eight_ten_cp:tx_eight_ten_cp\"" {  } { { "tx_eight_ten.v" "tx_eight_ten_cp" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572370048157 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "tx_eight_ten_cp.v(16) " "Verilog HDL Case Statement warning at tx_eight_ten_cp.v(16): incomplete case statement has no default case item" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_cp.v" 16 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1572370048161 "|tx_eight_ten|tx_eight_ten_cp:tx_eight_ten_cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tx_en tx_eight_ten_cp.v(16) " "Verilog HDL Always Construct warning at tx_eight_ten_cp.v(16): inferring latch(es) for variable \"tx_en\", which holds its previous value in one or more paths through the always construct" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_cp.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572370048161 "|tx_eight_ten|tx_eight_ten_cp:tx_eight_ten_cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bit_cntn tx_eight_ten_cp.v(16) " "Verilog HDL Always Construct warning at tx_eight_ten_cp.v(16): inferring latch(es) for variable \"bit_cntn\", which holds its previous value in one or more paths through the always construct" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_cp.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572370048161 "|tx_eight_ten|tx_eight_ten_cp:tx_eight_ten_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[0\] tx_eight_ten_cp.v(16) " "Inferred latch for \"bit_cntn\[0\]\" at tx_eight_ten_cp.v(16)" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_cp.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370048162 "|tx_eight_ten|tx_eight_ten_cp:tx_eight_ten_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[1\] tx_eight_ten_cp.v(16) " "Inferred latch for \"bit_cntn\[1\]\" at tx_eight_ten_cp.v(16)" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_cp.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370048162 "|tx_eight_ten|tx_eight_ten_cp:tx_eight_ten_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[2\] tx_eight_ten_cp.v(16) " "Inferred latch for \"bit_cntn\[2\]\" at tx_eight_ten_cp.v(16)" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_cp.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370048162 "|tx_eight_ten|tx_eight_ten_cp:tx_eight_ten_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[3\] tx_eight_ten_cp.v(16) " "Inferred latch for \"bit_cntn\[3\]\" at tx_eight_ten_cp.v(16)" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_cp.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370048162 "|tx_eight_ten|tx_eight_ten_cp:tx_eight_ten_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[4\] tx_eight_ten_cp.v(16) " "Inferred latch for \"bit_cntn\[4\]\" at tx_eight_ten_cp.v(16)" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_cp.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370048162 "|tx_eight_ten|tx_eight_ten_cp:tx_eight_ten_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[5\] tx_eight_ten_cp.v(16) " "Inferred latch for \"bit_cntn\[5\]\" at tx_eight_ten_cp.v(16)" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_cp.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370048162 "|tx_eight_ten|tx_eight_ten_cp:tx_eight_ten_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[6\] tx_eight_ten_cp.v(16) " "Inferred latch for \"bit_cntn\[6\]\" at tx_eight_ten_cp.v(16)" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_cp.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370048162 "|tx_eight_ten|tx_eight_ten_cp:tx_eight_ten_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[7\] tx_eight_ten_cp.v(16) " "Inferred latch for \"bit_cntn\[7\]\" at tx_eight_ten_cp.v(16)" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_cp.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370048162 "|tx_eight_ten|tx_eight_ten_cp:tx_eight_ten_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[8\] tx_eight_ten_cp.v(16) " "Inferred latch for \"bit_cntn\[8\]\" at tx_eight_ten_cp.v(16)" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_cp.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370048162 "|tx_eight_ten|tx_eight_ten_cp:tx_eight_ten_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[9\] tx_eight_ten_cp.v(16) " "Inferred latch for \"bit_cntn\[9\]\" at tx_eight_ten_cp.v(16)" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_cp.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370048162 "|tx_eight_ten|tx_eight_ten_cp:tx_eight_ten_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_en tx_eight_ten_cp.v(16) " "Inferred latch for \"tx_en\" at tx_eight_ten_cp.v(16)" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_cp.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370048162 "|tx_eight_ten|tx_eight_ten_cp:tx_eight_ten_cp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_eight_ten_dp tx_eight_ten_dp:tx_eight_ten_dp " "Elaborating entity \"tx_eight_ten_dp\" for hierarchy \"tx_eight_ten_dp:tx_eight_ten_dp\"" {  } { { "tx_eight_ten.v" "tx_eight_ten_dp" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572370048163 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "tx_eight_ten_dp.v(14) " "Verilog HDL Case Statement warning at tx_eight_ten_dp.v(14): incomplete case statement has no default case item" {  } { { "tx_eight_ten_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_dp.v" 14 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1572370048166 "|tx_eight_ten|tx_eight_ten_dp:tx_eight_ten_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tx_out tx_eight_ten_dp.v(14) " "Verilog HDL Always Construct warning at tx_eight_ten_dp.v(14): inferring latch(es) for variable \"tx_out\", which holds its previous value in one or more paths through the always construct" {  } { { "tx_eight_ten_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_dp.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572370048166 "|tx_eight_ten|tx_eight_ten_dp:tx_eight_ten_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_out tx_eight_ten_dp.v(14) " "Inferred latch for \"tx_out\" at tx_eight_ten_dp.v(14)" {  } { { "tx_eight_ten_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_dp.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370048167 "|tx_eight_ten|tx_eight_ten_dp:tx_eight_ten_dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_ten eight_ten:eight_ten " "Elaborating entity \"eight_ten\" for hierarchy \"eight_ten:eight_ten\"" {  } { { "tx_eight_ten.v" "eight_ten" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572370048167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_counter baud_counter:baud_counter " "Elaborating entity \"baud_counter\" for hierarchy \"baud_counter:baud_counter\"" {  } { { "tx_eight_ten.v" "baud_counter" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572370048174 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid_baud baud_counter.v(14) " "Verilog HDL or VHDL warning at baud_counter.v(14): object \"valid_baud\" assigned a value but never read" {  } { { "baud_counter.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/baud_counter.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572370048178 "|tx_eight_ten|baud_counter:baud_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeReg PipeReg:bit_cnt " "Elaborating entity \"PipeReg\" for hierarchy \"PipeReg:bit_cnt\"" {  } { { "tx_eight_ten.v" "bit_cnt" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572370048179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeReg PipeReg:baud_cnt " "Elaborating entity \"PipeReg\" for hierarchy \"PipeReg:baud_cnt\"" {  } { { "tx_eight_ten.v" "baud_cnt" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572370048183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tx_eight_ten_cp:tx_eight_ten_cp\|tx_en " "Latch tx_eight_ten_cp:tx_eight_ten_cp\|tx_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "tx_eight_ten.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572370048788 ""}  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_cp.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572370048788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tx_eight_ten_dp:tx_eight_ten_dp\|tx_out " "Latch tx_eight_ten_dp:tx_eight_ten_dp\|tx_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "tx_eight_ten.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572370048788 ""}  } { { "tx_eight_ten_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_dp.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572370048788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tx_eight_ten_cp:tx_eight_ten_cp\|bit_cntn\[0\] " "Latch tx_eight_ten_cp:tx_eight_ten_cp\|bit_cntn\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel " "Ports D and ENA on the latch are fed by the same signal sel" {  } { { "tx_eight_ten.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572370048788 ""}  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_cp.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572370048788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tx_eight_ten_cp:tx_eight_ten_cp\|bit_cntn\[1\] " "Latch tx_eight_ten_cp:tx_eight_ten_cp\|bit_cntn\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel " "Ports D and ENA on the latch are fed by the same signal sel" {  } { { "tx_eight_ten.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572370048788 ""}  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_cp.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572370048788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tx_eight_ten_cp:tx_eight_ten_cp\|bit_cntn\[2\] " "Latch tx_eight_ten_cp:tx_eight_ten_cp\|bit_cntn\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tx_eight_ten_cp:tx_eight_ten_cp\|WideNor2 " "Ports D and ENA on the latch are fed by the same signal tx_eight_ten_cp:tx_eight_ten_cp\|WideNor2" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_cp.v" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572370048788 ""}  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_cp.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572370048788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tx_eight_ten_cp:tx_eight_ten_cp\|bit_cntn\[3\] " "Latch tx_eight_ten_cp:tx_eight_ten_cp\|bit_cntn\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tx_eight_ten_cp:tx_eight_ten_cp\|WideNor2 " "Ports D and ENA on the latch are fed by the same signal tx_eight_ten_cp:tx_eight_ten_cp\|WideNor2" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_cp.v" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572370048788 ""}  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_cp.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572370048788 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572370048977 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/output_files/tx_eight_ten.map.smsg " "Generated suppressed messages file D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/output_files/tx_eight_ten.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370049302 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572370049392 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572370049392 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "157 " "Implemented 157 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572370049424 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572370049424 ""} { "Info" "ICUT_CUT_TM_LCELLS" "113 " "Implemented 113 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572370049424 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572370049424 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4897 " "Peak virtual memory: 4897 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572370049437 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 30 02:27:29 2019 " "Processing ended: Wed Oct 30 02:27:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572370049437 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572370049437 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572370049437 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370049437 ""}
