// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
/*
 * Copyright 2019-2022 NXP
 */

#include <dt-bindings/gpio/gpio.h>
#include "s32g-nxp-flash-macronix.dtsi"

&usdhc0 {
	/* By default sd0 pins were able to work at 100Mhz and 200Mhz */
	pinctrl-0 = <&sd0_pins>;
	pinctrl-1 = <>;
	pinctrl-2 = <>;
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	status = "okay";
};

&spi1 {
	pinctrl-0 = <&dspi1_pins>;
	pinctrl-names = "default";
	status = "okay";
};

&spi5 {
	pinctrl-0 = <&dspi5_pins>;
	pinctrl-names = "default";
	status = "okay";
};

&pfe {
	status = "okay";
};

/* IO Expander  */
&i2c0 {
	clock-frequency = <100000>;
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&i2c0_pins>;
	pinctrl-1 = <&i2c0_gpio_pins>;
	scl-gpios = <&gpio 32 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
	sda-gpios = <&gpio 31 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
	status = "okay";
};

/* PCIe X1 Connector  */
&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&i2c1_pins>;
	pinctrl-1 = <&i2c1_gpio_pins>;
	scl-gpios = <&gpio 163 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
	sda-gpios = <&gpio 165 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
	status = "okay";
};

/* FLEXRAY_LIN  */
&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&i2c2_pins>;
	pinctrl-1 = <&i2c2_gpio_pins>;
	scl-gpios = <&gpio 21 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
	sda-gpios = <&gpio 22 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
	status = "okay";
};

/* PMIC */
&i2c4 {
	clock-frequency = <100000>;
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&i2c4_pins>;
	pinctrl-1 = <&i2c4_gpio_pins>;
	scl-gpios = <&gpio 34 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
	sda-gpios = <&gpio 33 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
	status = "okay";

	vr5510@20 {
		compatible = "nxp,vr5510";
		reg = <0x20>;
		status = "okay";
	};

	vr5510_fsu@21 {
		compatible = "nxp,vr5510";
		reg = <0x21>;
		status = "okay";
	};

	pf5020_a@9 {
		compatible = "nxp,pf5020";
		reg = <0x9>;
		status = "okay";
	};

	pf5020_b@8 {
		compatible = "nxp,pf5020";
		reg = <0x8>;
		status = "okay";
	};

	fs5600@18 {
		compatible = "nxp,fs5600";
		reg = <0x18>;
		status = "okay";
	};
};

&gmac0 {
	status = "okay";
	phy-mode = "rgmii";
	/* Connected to KSZ9031 MDIO_A */
	phy-handle = <&mdio_a_phy1>;
};

&gmac0_mdio {
	#address-cells = <1>;
	#size-cells = <0>;
	/* KSZ9031 GMAC */
	mdio_a_phy1: ethernet-phy@1 {
		max-speed = <1000>;
		reg = <1>;
	};
	/* ARQ107 */
	mdio_a_phy3: ethernet-phy@3 {
		compatible = "ethernet-phy-ieee802.3-c45";
		reg = <3>;
	};
};

&pinctrl {
	board_pinctrl {
		u-boot,dm-pre-reloc;
	i2c0_pins: i2c0 {
		i2c0_grp {
			fsl,pins = <PB15_MSCR_S32G PB15_I2C0_SDA_CFG
				    PC00_MSCR_S32G PC00_I2C0_SCL_CFG
				    I2C0_SDA_IMCR PB15_I2C0_SDA_IN
				    I2C0_SCL_IMCR PC00_I2C0_SCL_IN
				    >;
		};
	};

	i2c0_gpio_pins: i2c0_gpio {
		i2c0_gpio_grp {
			fsl,pins = <PB15_MSCR_S32G PB15_I2C0_SDA_GPIO
				    PC00_MSCR_S32G PC00_I2C0_SCL_GPIO
				    I2C0_SDA_IMCR IMCR_DISABLED
				    I2C0_SCL_IMCR IMCR_DISABLED
				    >;
		};
	};

	i2c1_pins: i2c1 {
		i2c1_grp {
			fsl,pins = <PK03_MSCR_S32G PK03_I2C1_SCL_CFG
				    PK05_MSCR_S32G PK05_I2C1_SDA_CFG
				    I2C1_SCL_IMCR PK03_I2C1_SCL_IN
				    I2C1_SDA_IMCR PK05_I2C1_SDA_IN
				    >;
		};
	};

	i2c1_gpio_pins: i2c1_gpio {
		i2c1_gpio_grp {
			fsl,pins = <PK03_MSCR_S32G PK03_I2C1_SCL_GPIO
				    PK05_MSCR_S32G PK05_I2C1_SDA_GPIO
				    I2C1_SCL_IMCR IMCR_DISABLED
				    I2C1_SDA_IMCR IMCR_DISABLED
				    >;
		};
	};

	i2c2_pins: i2c2 {
		i2c2_grp {
			fsl,pins = <PB05_MSCR_S32G PB05_I2C2_SCL_CFG
				    PB06_MSCR_S32G PB06_I2C2_SDA_CFG
				    I2C2_SCL_IMCR PB05_I2C2_SCL_IN
				    I2C2_SDA_IMCR PB06_I2C2_SDA_IN
				    >;
		};
	};

	i2c2_gpio_pins: i2c2_gpio {
		i2c2_gpio_grp {
			fsl,pins = <PB05_MSCR_S32G PB05_I2C2_SCL_GPIO
				    PB06_MSCR_S32G PB06_I2C2_SDA_GPIO
				    I2C2_SCL_IMCR IMCR_DISABLED
				    I2C2_SDA_IMCR IMCR_DISABLED
				    >;
		};
	};

	i2c4_pins: i2c4 {
		i2c4_grp {
			fsl,pins = <PC01_MSCR_S32G PC01_I2C4_SDA_CFG
				    PC02_MSCR_S32G PC02_I2C4_SCL_CFG
				    I2C4_SDA_IMCR PC01_I2C4_SDA_IN
				    I2C4_SCL_IMCR PC02_I2C4_SCL_IN
				    >;
		};
	};

	i2c4_gpio_pins: i2c4_gpio {
		i2c4_gpio_grp {
			fsl,pins = <PC01_MSCR_S32G PC01_I2C4_SDA_GPIO
				    PC02_MSCR_S32G PC02_I2C4_SCL_GPIO
				    I2C4_SDA_IMCR IMCR_DISABLED
				    I2C4_SCL_IMCR IMCR_DISABLED
				    >;
		};
	};

	qspi_pins: qspi {
		qspi_grp {
			fsl,pins = <PF05_MSCR_S32G PF05_QSPI_DATA_A0_CFG
				    PF06_MSCR_S32G PF06_QSPI_DATA_A1_CFG
				    PF07_MSCR_S32G PF07_QSPI_DATA_A2_CFG
				    PF08_MSCR_S32G PF08_QSPI_DATA_A3_CFG
				    PF09_MSCR_S32G PF09_QSPI_DATA_A4_CFG
				    PF10_MSCR_S32G PF10_QSPI_DATA_A5_CFG
				    PF11_MSCR_S32G PF11_QSPI_DATA_A6_CFG
				    PF12_MSCR_S32G PF12_QSPI_DATA_A7_CFG
				    PF13_MSCR_S32G PF13_QSPI_DQS_A_CFG
				    PG00_MSCR_S32G PG00_QSPI_CLK_A_CFG
				    PG01_MSCR_S32G PG01_QSPI_CLK_A_b_CFG
				    PG02_MSCR_S32G PG02_QSPI_CLK_2A_CFG
				    PG03_MSCR_S32G PG03_QSPI_CLK_2A_b_CFG
				    PG04_MSCR_S32G PG04_QSPI_CS_A0
				    PG05_MSCR_S32G PG05_QSPI_CS_A1
				    QSPI_DATA0_A_IMCR PF05_QSPI_DATA_A0_IN
				    QSPI_DATA1_A_IMCR PF06_QSPI_DATA_A1_IN
				    QSPI_DATA2_A_IMCR PF07_QSPI_DATA_A2_IN
				    QSPI_DATA3_A_IMCR PF08_QSPI_DATA_A3_IN
				    QSPI_DATA4_A_IMCR PF09_QSPI_DATA_A4_IN
				    QSPI_DATA5_A_IMCR PF10_QSPI_DATA_A5_IN
				    QSPI_DATA6_A_IMCR PF11_QSPI_DATA_A6_IN
				    QSPI_DATA7_A_IMCR PF12_QSPI_DATA_A7_IN
				    QSPI_DQS_A_IMCR PF13_DQS_A_IN
				    >;
		};
	};

	dspi1_pins: dspi1 {
		dspi1_grp {
			fsl,pins = <PA06_MSCR_S32G PA06_SPI1_SOUT_CFG
				    PA07_MSCR_S32G PA07_SPI1_CS0_CFG
				    PA08_MSCR_S32G PA08_SPI1_SCK_CFG
				    PF15_MSCR_S32G PF15_SPI1_SIN_CFG
				    DSPI1_SIN_IMCR PF15_SPI1_SIN_IN
				    >;
		};
	};

	dspi5_pins: dspi5 {
		dspi5_grp {
			fsl,pins = <PA09_MSCR_S32G PA09_SPI5_SCK_CFG
				    PA10_MSCR_S32G PA10_SPI5_SIN_CFG
				    PA11_MSCR_S32G PA11_SPI5_SOUT_CFG
				    PA12_MSCR_S32G PA12_SPI5_CS0_CFG
				    DSPI5_SIN_IMCR PA10_SPI5_SIN_IN
				    >;
		};
	};

	uart0_pins: uart0 {
		uart0_grp {
			u-boot,dm-pre-reloc;
			fsl,pins = <PC09_MSCR_S32G PC09_LIN0_TX_CFG
				    PC10_MSCR_S32G PC10_LIN0_RX_CFG
				    LIN0_RX_IMCR PC10_LIN0_RX_IN>;
		};
	};
	};
};

&qspi {
	pinctrl-0 = <&qspi_pins>;
	pinctrl-names = "default";
};

&uart0 {
	pinctrl-0 = <&uart0_pins>;
	pinctrl-names = "default";
	status = "okay";
};

&wkpu {
	status = "okay";
};
