/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [2:0] _02_;
  wire [16:0] _03_;
  wire celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [28:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire [6:0] celloutsig_0_20z;
  wire [7:0] celloutsig_0_21z;
  wire [12:0] celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [8:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [16:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[69] ? in_data[31] : in_data[4];
  assign celloutsig_1_8z = celloutsig_1_0z ? celloutsig_1_4z : celloutsig_1_5z[5];
  assign celloutsig_0_14z = celloutsig_0_12z ? celloutsig_0_5z[7] : celloutsig_0_0z;
  assign celloutsig_0_1z = ~(celloutsig_0_0z & celloutsig_0_0z);
  assign celloutsig_0_25z = ~(celloutsig_0_2z & celloutsig_0_9z[1]);
  assign celloutsig_1_1z = !(celloutsig_1_0z ? celloutsig_1_0z : celloutsig_1_0z);
  assign celloutsig_1_4z = ~celloutsig_1_1z;
  assign celloutsig_0_15z = ~celloutsig_0_1z;
  assign celloutsig_0_32z = ~((celloutsig_0_14z | celloutsig_0_12z) & celloutsig_0_25z);
  assign celloutsig_0_12z = celloutsig_0_3z | ~(celloutsig_0_3z);
  assign celloutsig_0_31z = celloutsig_0_21z[7] | _01_;
  assign celloutsig_0_3z = celloutsig_0_2z ^ celloutsig_0_1z;
  assign celloutsig_1_6z = celloutsig_1_3z[2] ^ in_data[117];
  assign celloutsig_1_18z = celloutsig_1_13z ^ celloutsig_1_6z;
  assign celloutsig_1_19z = celloutsig_1_10z ^ celloutsig_1_9z;
  assign celloutsig_0_6z = ~(celloutsig_0_5z[8] ^ celloutsig_0_4z);
  assign celloutsig_1_3z = { in_data[188:187], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z } + { in_data[117:114], celloutsig_1_0z, celloutsig_1_1z };
  reg [2:0] _21_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _21_ <= 3'h0;
    else _21_ <= celloutsig_1_3z[2:0];
  assign { _02_[2:1], _00_ } = _21_;
  reg [16:0] _22_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _22_ <= 17'h00000;
    else _22_ <= { celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_22z, celloutsig_0_12z };
  assign { _01_, _03_[15:0] } = _22_;
  assign celloutsig_0_9z = { celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_0z } / { 1'h1, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_1_10z = { celloutsig_1_5z[5:2], _02_[2:1], _00_ } > in_data[179:173];
  assign celloutsig_1_0z = in_data[170:155] && in_data[173:158];
  assign celloutsig_1_9z = { celloutsig_1_3z[4:1], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_8z } && { celloutsig_1_5z[15:9], celloutsig_1_0z };
  assign celloutsig_1_2z = in_data[109] & ~(celloutsig_1_0z);
  assign celloutsig_1_13z = celloutsig_1_10z & ~(celloutsig_1_3z[1]);
  assign celloutsig_0_2z = celloutsig_0_0z & ~(celloutsig_0_1z);
  assign celloutsig_1_5z = in_data[131:115] % { 1'h1, in_data[155:140] };
  assign celloutsig_0_21z = { in_data[42:37], celloutsig_0_0z, celloutsig_0_2z } % { 1'h1, celloutsig_0_20z };
  assign celloutsig_0_5z = { in_data[34:27], celloutsig_0_1z } | { in_data[80:79], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_7z = { in_data[72], celloutsig_0_6z, celloutsig_0_4z } | { celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_10z = { celloutsig_0_5z[6:1], celloutsig_0_8z } | { in_data[72:71], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_13z = { in_data[50:43], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_8z } | { in_data[52:43], celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_10z };
  assign celloutsig_0_4z = ^ { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_20z = celloutsig_0_10z[6:0] << celloutsig_0_5z[6:0];
  assign celloutsig_0_22z = { celloutsig_0_13z[24:22], celloutsig_0_10z, celloutsig_0_1z } << { celloutsig_0_7z[2:1], celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_12z };
  assign celloutsig_0_8z = celloutsig_0_7z <<< in_data[70:68];
  assign _02_[0] = _00_;
  assign _03_[16] = _01_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
