Flow report for SAT_accelerator
Sun Apr 02 14:27:26 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Flow Summary                                                                  ;
+-----------------------------+-------------------------------------------------+
; Flow Status                 ; Successful - Sun Apr 02 14:27:26 2017           ;
; Quartus Prime Version       ; 16.1.0 Build 196 10/24/2016 SJ Standard Edition ;
; Revision Name               ; SAT_accelerator                                 ;
; Top-level Entity Name       ; SAT_accelerator_top                             ;
; Family                      ; Arria 10                                        ;
; Device                      ; 10AX115R4F40I3SG                                ;
; Timing Models               ; Final                                           ;
; Logic utilization (in ALMs) ; 7 / 427,200 ( < 1 % )                           ;
; Total registers             ; 11                                              ;
; Total pins                  ; 11 / 650 ( 2 % )                                ;
; Total virtual pins          ; 0                                               ;
; Total block memory bits     ; 0 / 55,562,240 ( 0 % )                          ;
; Total DSP Blocks            ; 0 / 1,518 ( 0 % )                               ;
; Total HSSI RX channels      ; 0 / 66 ( 0 % )                                  ;
; Total HSSI TX channels      ; 0 / 66 ( 0 % )                                  ;
; Total PLLs                  ; 0 / 138 ( 0 % )                                 ;
+-----------------------------+-------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 04/02/2017 14:19:46 ;
; Main task         ; Compilation         ;
; Revision Name     ; SAT_accelerator     ;
+-------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                            ;
+-------------------------------------+----------------------------------------+-----------------+---------------------+----------------------+
; Assignment Name                     ; Value                                  ; Default Value   ; Entity Name         ; Section Id           ;
+-------------------------------------+----------------------------------------+-----------------+---------------------+----------------------+
; COMPILER_SIGNATURE_ID               ; 48791040935383.149116438631184         ; --              ; --                  ; --                   ;
; EDA_DESIGN_ENTRY_SYNTHESIS_TOOL     ; Synplify Pro                           ; <None>          ; --                  ; --                   ;
; EDA_INPUT_DATA_FORMAT               ; Vqm                                    ; --              ; --                  ; eda_design_synthesis ;
; EDA_LMF_FILE                        ; synplcty.lmf                           ; --              ; --                  ; eda_design_synthesis ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                            ; --              ; --                  ; eda_simulation       ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (Verilog)              ; <None>          ; --                  ; --                   ;
; EDA_TIME_SCALE                      ; 1 ps                                   ; --              ; --                  ; eda_simulation       ;
; MAX_CORE_JUNCTION_TEMP              ; 100                                    ; --              ; --                  ; --                   ;
; MIN_CORE_JUNCTION_TEMP              ; -40                                    ; --              ; --                  ; --                   ;
; NUM_PARALLEL_PROCESSORS             ; 2                                      ; --              ; --                  ; --                   ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family) ; --              ; SAT_accelerator_top ; Top                  ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family) ; --              ; SAT_accelerator_top ; Top                  ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family) ; --              ; SAT_accelerator_top ; Top                  ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                    ; --              ; --                  ; --                   ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW  ; --              ; --                  ; --                   ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                           ; --              ; --                  ; --                   ;
; TIMEQUEST_DO_REPORT_TIMING          ; On                                     ; Off             ; --                  ; --                   ;
; TOP_LEVEL_ENTITY                    ; SAT_accelerator_top                    ; SAT_accelerator ; --                  ; --                   ;
; VERILOG_CONSTANT_LOOP_LIMIT         ; 500000                                 ; 5000            ; --                  ; --                   ;
+-------------------------------------+----------------------------------------+-----------------+---------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:20     ; 1.0                     ; 666 MB              ; 00:00:43                           ;
; Fitter                    ; 00:06:11     ; 1.1                     ; 6798 MB             ; 00:07:05                           ;
; Assembler                 ; 00:00:12     ; 1.0                     ; 933 MB              ; 00:00:10                           ;
; TimeQuest Timing Analyzer ; 00:00:24     ; 1.0                     ; 2992 MB             ; 00:00:24                           ;
; EDA Netlist Writer        ; 00:00:03     ; 1.0                     ; 623 MB              ; 00:00:02                           ;
; Total                     ; 00:07:10     ; --                      ; --                  ; 00:08:24                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                              ;
+---------------------------+-----------------------+------------+------------+----------------+
; Module Name               ; Machine Hostname      ; OS Name    ; OS Version ; Processor type ;
+---------------------------+-----------------------+------------+------------+----------------+
; Analysis & Synthesis      ; LAPTOP-Mahesh-Nataraj ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter                    ; LAPTOP-Mahesh-Nataraj ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler                 ; LAPTOP-Mahesh-Nataraj ; Windows 10 ; 10.0       ; x86_64         ;
; TimeQuest Timing Analyzer ; LAPTOP-Mahesh-Nataraj ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-Mahesh-Nataraj ; Windows 10 ; 10.0       ; x86_64         ;
+---------------------------+-----------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off SAT_accelerator -c SAT_accelerator
quartus_fit --read_settings_files=off --write_settings_files=off SAT_accelerator -c SAT_accelerator
quartus_asm --read_settings_files=off --write_settings_files=off SAT_accelerator -c SAT_accelerator
quartus_sta SAT_accelerator -c SAT_accelerator
quartus_eda --read_settings_files=off --write_settings_files=off SAT_accelerator -c SAT_accelerator



