OpenROAD v2.0-8236-g9a713f0e8 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/runs/register_flow/tmp/routing/22-fill.odb'…
define_corners Typical
read_liberty -corner Typical /foss/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   register
Die area:                 ( 0 0 ) ( 347920 358640 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     13898
Number of terminals:      116
Number of snets:          2
Number of nets:           5820

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
[INFO DRT-0164] Number of unique instances = 113.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 256466.
[INFO DRT-0033] mcon shape region query size = 188500.
[INFO DRT-0033] met1 shape region query size = 54740.
[INFO DRT-0033] via shape region query size = 1550.
[INFO DRT-0033] met2 shape region query size = 988.
[INFO DRT-0033] via2 shape region query size = 1240.
[INFO DRT-0033] met3 shape region query size = 986.
[INFO DRT-0033] via3 shape region query size = 1240.
[INFO DRT-0033] met4 shape region query size = 320.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0078]   Complete 315 pins.
[INFO DRT-0081]   Complete 95 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0084]   Complete 3779 groups.
#scanned instances     = 13898
#unique  instances     = 113
#stdCellGenAp          = 2432
#stdCellValidPlanarAp  = 28
#stdCellValidViaAp     = 1815
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 20029
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:34, elapsed time = 00:00:17, memory = 195.98 (MB), peak = 199.58 (MB)

Number of guides:     60827

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 50 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 51 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 18101.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 16068.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 10029.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 2494.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 814.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 28944 vertical wires in 1 frboxes and 18562 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 4410 vertical wires in 1 frboxes and 7502 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 287.04 (MB), peak = 287.04 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 287.04 (MB), peak = 287.04 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:06, memory = 513.48 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:13, memory = 723.93 (MB).
    Completing 30% with 1363 violations.
    elapsed time = 00:00:17, memory = 773.04 (MB).
    Completing 40% with 1363 violations.
    elapsed time = 00:00:27, memory = 773.55 (MB).
    Completing 50% with 1363 violations.
    elapsed time = 00:00:33, memory = 776.39 (MB).
    Completing 60% with 2818 violations.
    elapsed time = 00:00:45, memory = 776.39 (MB).
    Completing 70% with 2818 violations.
    elapsed time = 00:00:51, memory = 811.71 (MB).
    Completing 80% with 4199 violations.
    elapsed time = 00:01:01, memory = 837.61 (MB).
    Completing 90% with 4199 violations.
    elapsed time = 00:01:13, memory = 820.42 (MB).
    Completing 100% with 5364 violations.
    elapsed time = 00:01:14, memory = 820.42 (MB).
[INFO DRT-0199]   Number of violations = 7864.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4
Cut Spacing          0      2      0      0      0      0      0
Metal Spacing       44      0    714      0    248     21      0
Min Hole             0      0      6      0      0      0      0
NS Metal             2      0      0      0      0      0      0
Recheck              0      0   1316      0    853    268     63
Short                0      0   3455      3    800     69      0
[INFO DRT-0267] cpu time = 00:02:23, elapsed time = 00:01:14, memory = 914.62 (MB), peak = 914.62 (MB)
Total wire length = 340525 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 112092 um.
Total wire length on LAYER met2 = 126965 um.
Total wire length on LAYER met3 = 67922 um.
Total wire length on LAYER met4 = 33545 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 52897.
Up-via summary (total 52897):.

------------------------
 FR_MASTERSLICE        0
            li1    20166
           met1    26951
           met2     4268
           met3     1512
           met4        0
------------------------
                   52897


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 7864 violations.
    elapsed time = 00:00:06, memory = 914.62 (MB).
    Completing 20% with 7864 violations.
    elapsed time = 00:00:13, memory = 914.62 (MB).
    Completing 30% with 6511 violations.
    elapsed time = 00:00:17, memory = 914.62 (MB).
    Completing 40% with 6511 violations.
    elapsed time = 00:00:26, memory = 914.62 (MB).
    Completing 50% with 6511 violations.
    elapsed time = 00:00:31, memory = 914.62 (MB).
    Completing 60% with 5519 violations.
    elapsed time = 00:00:41, memory = 914.62 (MB).
    Completing 70% with 5519 violations.
    elapsed time = 00:00:48, memory = 914.62 (MB).
    Completing 80% with 4472 violations.
    elapsed time = 00:00:54, memory = 914.62 (MB).
    Completing 90% with 4472 violations.
    elapsed time = 00:01:03, memory = 914.62 (MB).
    Completing 100% with 3362 violations.
    elapsed time = 00:01:06, memory = 914.62 (MB).
[INFO DRT-0199]   Number of violations = 6592.
Viol/Layer        met1    via   met2   met3   met4
Cut Spacing          0      1      0      0      0
Metal Spacing      409      0    135      9      2
Recheck              0      0      0   2198   1032
Short             2415      2    384      4      1
[INFO DRT-0267] cpu time = 00:02:11, elapsed time = 00:01:07, memory = 915.99 (MB), peak = 915.99 (MB)
Total wire length = 338078 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 111192 um.
Total wire length on LAYER met2 = 126165 um.
Total wire length on LAYER met3 = 67617 um.
Total wire length on LAYER met4 = 33103 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 52625.
Up-via summary (total 52625):.

------------------------
 FR_MASTERSLICE        0
            li1    20165
           met1    26696
           met2     4308
           met3     1456
           met4        0
------------------------
                   52625


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 6592 violations.
    elapsed time = 00:00:03, memory = 915.99 (MB).
    Completing 20% with 6592 violations.
    elapsed time = 00:00:11, memory = 915.99 (MB).
    Completing 30% with 5998 violations.
    elapsed time = 00:00:17, memory = 915.99 (MB).
    Completing 40% with 5998 violations.
    elapsed time = 00:00:27, memory = 915.99 (MB).
    Completing 50% with 5998 violations.
    elapsed time = 00:00:35, memory = 915.99 (MB).
    Completing 60% with 4607 violations.
    elapsed time = 00:00:43, memory = 915.99 (MB).
    Completing 70% with 4607 violations.
    elapsed time = 00:00:50, memory = 915.99 (MB).
    Completing 80% with 4335 violations.
    elapsed time = 00:00:54, memory = 915.99 (MB).
    Completing 90% with 4335 violations.
    elapsed time = 00:01:04, memory = 915.99 (MB).
    Completing 100% with 2935 violations.
    elapsed time = 00:01:08, memory = 915.99 (MB).
[INFO DRT-0199]   Number of violations = 3958.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing          1      0      0      0      0      0
Metal Spacing        0    358      0    120      7      0
Recheck              0      4      0      0   1019      0
Short                0   2124      1    316      5      3
[INFO DRT-0267] cpu time = 00:02:13, elapsed time = 00:01:08, memory = 916.77 (MB), peak = 916.77 (MB)
Total wire length = 337171 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 110581 um.
Total wire length on LAYER met2 = 125670 um.
Total wire length on LAYER met3 = 67634 um.
Total wire length on LAYER met4 = 33285 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 52403.
Up-via summary (total 52403):.

------------------------
 FR_MASTERSLICE        0
            li1    20165
           met1    26543
           met2     4251
           met3     1444
           met4        0
------------------------
                   52403


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 3958 violations.
    elapsed time = 00:00:04, memory = 916.77 (MB).
    Completing 20% with 3958 violations.
    elapsed time = 00:00:10, memory = 916.77 (MB).
    Completing 30% with 3274 violations.
    elapsed time = 00:00:16, memory = 916.77 (MB).
    Completing 40% with 3274 violations.
    elapsed time = 00:00:30, memory = 920.79 (MB).
    Completing 50% with 3274 violations.
    elapsed time = 00:00:35, memory = 920.79 (MB).
    Completing 60% with 2782 violations.
    elapsed time = 00:00:44, memory = 930.84 (MB).
    Completing 70% with 2782 violations.
    elapsed time = 00:00:48, memory = 932.84 (MB).
    Completing 80% with 1078 violations.
    elapsed time = 00:01:02, memory = 932.84 (MB).
    Completing 90% with 1078 violations.
    elapsed time = 00:01:11, memory = 932.84 (MB).
    Completing 100% with 631 violations.
    elapsed time = 00:01:14, memory = 932.84 (MB).
[INFO DRT-0199]   Number of violations = 631.
Viol/Layer        mcon   met1    via   met2   via2   met3
Cut Spacing          1      0      2      0      1      0
Metal Spacing        0    135      0     65      0      1
Min Hole             0      1      0      0      0      0
Short                0    321      0    104      0      0
[INFO DRT-0267] cpu time = 00:02:14, elapsed time = 00:01:14, memory = 894.14 (MB), peak = 935.31 (MB)
Total wire length = 336812 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 102914 um.
Total wire length on LAYER met2 = 123720 um.
Total wire length on LAYER met3 = 75017 um.
Total wire length on LAYER met4 = 35159 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 53587.
Up-via summary (total 53587):.

------------------------
 FR_MASTERSLICE        0
            li1    20165
           met1    26454
           met2     5340
           met3     1628
           met4        0
------------------------
                   53587


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 631 violations.
    elapsed time = 00:00:01, memory = 910.69 (MB).
    Completing 20% with 631 violations.
    elapsed time = 00:00:02, memory = 910.69 (MB).
    Completing 30% with 592 violations.
    elapsed time = 00:00:05, memory = 910.69 (MB).
    Completing 40% with 592 violations.
    elapsed time = 00:00:09, memory = 921.76 (MB).
    Completing 50% with 592 violations.
    elapsed time = 00:00:10, memory = 921.76 (MB).
    Completing 60% with 455 violations.
    elapsed time = 00:00:13, memory = 922.02 (MB).
    Completing 70% with 455 violations.
    elapsed time = 00:00:15, memory = 922.02 (MB).
    Completing 80% with 263 violations.
    elapsed time = 00:00:18, memory = 922.54 (MB).
    Completing 90% with 263 violations.
    elapsed time = 00:00:21, memory = 922.54 (MB).
    Completing 100% with 56 violations.
    elapsed time = 00:00:21, memory = 922.54 (MB).
[INFO DRT-0199]   Number of violations = 56.
Viol/Layer        met1   met2
Metal Spacing       10      9
Min Hole             1      0
Short               33      3
[INFO DRT-0267] cpu time = 00:00:37, elapsed time = 00:00:21, memory = 922.54 (MB), peak = 935.31 (MB)
Total wire length = 336688 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 102499 um.
Total wire length on LAYER met2 = 123444 um.
Total wire length on LAYER met3 = 75325 um.
Total wire length on LAYER met4 = 35420 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 53666.
Up-via summary (total 53666):.

------------------------
 FR_MASTERSLICE        0
            li1    20165
           met1    26449
           met2     5393
           met3     1659
           met4        0
------------------------
                   53666


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 56 violations.
    elapsed time = 00:00:00, memory = 922.54 (MB).
    Completing 20% with 56 violations.
    elapsed time = 00:00:00, memory = 922.54 (MB).
    Completing 30% with 35 violations.
    elapsed time = 00:00:01, memory = 922.54 (MB).
    Completing 40% with 35 violations.
    elapsed time = 00:00:01, memory = 922.54 (MB).
    Completing 50% with 35 violations.
    elapsed time = 00:00:03, memory = 922.54 (MB).
    Completing 60% with 33 violations.
    elapsed time = 00:00:03, memory = 922.54 (MB).
    Completing 70% with 33 violations.
    elapsed time = 00:00:03, memory = 922.54 (MB).
    Completing 80% with 19 violations.
    elapsed time = 00:00:04, memory = 922.54 (MB).
    Completing 90% with 19 violations.
    elapsed time = 00:00:04, memory = 922.54 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:05, memory = 922.54 (MB).
[INFO DRT-0199]   Number of violations = 5.
Viol/Layer        met2
Metal Spacing        3
Short                2
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:06, memory = 922.54 (MB), peak = 935.31 (MB)
Total wire length = 336692 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 102409 um.
Total wire length on LAYER met2 = 123399 um.
Total wire length on LAYER met3 = 75432 um.
Total wire length on LAYER met4 = 35452 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 53682.
Up-via summary (total 53682):.

------------------------
 FR_MASTERSLICE        0
            li1    20165
           met1    26442
           met2     5411
           met3     1664
           met4        0
------------------------
                   53682


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:00, memory = 922.54 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:00, memory = 922.54 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 922.54 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 922.54 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 922.54 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:00, memory = 922.54 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:00, memory = 922.54 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:00, memory = 922.54 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:00, memory = 922.54 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 922.54 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 922.54 (MB), peak = 935.31 (MB)
Total wire length = 336684 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 102415 um.
Total wire length on LAYER met2 = 123387 um.
Total wire length on LAYER met3 = 75429 um.
Total wire length on LAYER met4 = 35452 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 53676.
Up-via summary (total 53676):.

------------------------
 FR_MASTERSLICE        0
            li1    20165
           met1    26437
           met2     5410
           met3     1664
           met4        0
------------------------
                   53676


[INFO DRT-0198] Complete detail routing.
Total wire length = 336684 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 102415 um.
Total wire length on LAYER met2 = 123387 um.
Total wire length on LAYER met3 = 75429 um.
Total wire length on LAYER met4 = 35452 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 53676.
Up-via summary (total 53676):.

------------------------
 FR_MASTERSLICE        0
            li1    20165
           met1    26437
           met2     5410
           met3     1664
           met4        0
------------------------
                   53676


[INFO DRT-0267] cpu time = 00:09:48, elapsed time = 00:05:14, memory = 922.54 (MB), peak = 935.31 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/runs/register_flow/results/routing/register.odb'…
Writing netlist to '/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/runs/register_flow/results/routing/register.nl.v'…
Writing powered netlist to '/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/runs/register_flow/results/routing/register.pnl.v'…
Writing layout to '/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/runs/register_flow/results/routing/register.def'…
