module top_module(
	input x,
	input y,
	output z);

	assign z = x & y;
    // assign z to the logical AND of x and y

endmodule
