#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Mar 28 21:41:00 2023
# Process ID: 47412
# Current directory: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent35284 D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module5\lab5\vivado\lab5.xpr
# Log file: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vivado/vivado.log
# Journal file: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vivado\vivado.jou
# Running On: DESKTOP-GUH0UB4, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 16, Host memory: 17090 MB
#-----------------------------------------------------------
start_gui
open_project D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vivado/lab5.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Dirk/Grad_School/525.742.8VL_SOC/References/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:33 ; elapsed = 00:00:16 . Memory (MB): peak = 1777.020 ; gain = 114.309
update_compile_order -fileset sources_1
open_bd_design {D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vivado/lab5.srcs/sources_1/bd/proc_system/proc_system.bd}
Reading block design file <D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vivado/lab5.srcs/sources_1/bd/proc_system/proc_system.bd>...
Adding component instance block -- xilinx.com:ip:axi_iic:2.1 - axi_iic_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_resetn
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:dds_compiler:6.0 - dds_compiler_sig
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_phase_sig
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding component instance block -- xilinx.com:ip:xpm_cdc_gen:1.0 - xpm_cdc_tvalidSig
Adding component instance block -- xilinx.com:ip:xpm_cdc_gen:1.0 - xpm_cdc_dac_resetn
Adding component instance block -- xilinx.com:ip:xpm_cdc_gen:1.0 - xpm_cdc_dds_resetn
Adding component instance block -- xilinx.com:ip:xpm_cdc_gen:1.0 - xpm_cdc_tdataSig
Adding component instance block -- xilinx.com:ip:fir_compiler:7.2 - fir1
Adding component instance block -- xilinx.com:ip:fir_compiler:7.2 - fir2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:dds_compiler:6.0 - dds_compiler_tune
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_phase_tune
Adding component instance block -- xilinx.com:ip:xpm_cdc_gen:1.0 - xpm_cdc_tdataTune
Adding component instance block -- xilinx.com:ip:xpm_cdc_gen:1.0 - xpm_cdc_tvalidTune
Adding component instance block -- jhuapl.edu:user:lowlevel_dac_intfc:1.1 - lowlevel_dac_intfc_0
Adding component instance block -- xilinx.com:ip:cmpy:6.0 - cmpy_0
Adding component instance block -- xilinx.com:ip:fir_compiler:7.2 - fir3
Adding component instance block -- xilinx.com:ip:fir_compiler:7.2 - fir4
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_I
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_Q
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Successfully read diagram <proc_system> from block design file <D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vivado/lab5.srcs/sources_1/bd/proc_system/proc_system.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1920.238 ; gain = 95.082
startgroup
set_property -dict [list CONFIG.OutputWidth {19}] [get_bd_cells cmpy_0]
endgroup
startgroup
set_property -dict [list CONFIG.DIN_TO {24} CONFIG.DIN_FROM {39} CONFIG.DIN_WIDTH {48} CONFIG.DOUT_WIDTH {16}] [get_bd_cells xlslice_Q]
endgroup
startgroup
set_property -dict [list CONFIG.DIN_WIDTH {48}] [get_bd_cells xlslice_I]
endgroup
validate_bd_design
WARNING: [xilinx.com:ip:cmpy:6.0-307] /cmpy_0 S_AXIS_A-TDATA: Bus sub-field mismatch. /cmpy_0 field count: 2.  -TDATA field count: 1.
INFO: [xilinx.com:ip:cmpy:6.0-316] /cmpy_0 S_AXIS_A-TDATA: Sub-fields: real(16:0), imag(32:16).  -TDATA sub-fields: chan_0_cosine(16:0)
INFO: [xilinx.com:ip:cmpy:6.0-913] /cmpy_0 APortWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:cmpy:6.0-913] /cmpy_0 BPortWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:cmpy:6.0-308] /cmpy_0 S_AXIS_B-TDATA: Validating field: real(16:0): fix16_14 against /dds_compiler_tune M_AXIS_DATA-TDATA: chan_0_cosine(16:0): fix16_14.
INFO: [xilinx.com:ip:cmpy:6.0-308] /cmpy_0 S_AXIS_B-TDATA: Validating field: imag(32:16): fix16_14 against /dds_compiler_tune M_AXIS_DATA-TDATA: chan_0_sine(32:16): fix16_14.
WARNING: [BD 41-927] Following properties on pin /lowlevel_dac_intfc_0/clk125 have been updated from connected ip, but BD cell '/lowlevel_dac_intfc_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </lowlevel_dac_intfc_0> to completely resolve these warnings.
WARNING: [BD 41-1771] Block interface /axi_iic_0/IIC has associated board param 'IIC_BOARD_INTERFACE', which is set to board part interface 'hdmi_in_ddc'. This interface is connected to an external interface /axi_iic, whose name 'axi_iic' does not match with the board interface name 'hdmi_in_ddc'.
This is a visual-only issue - this interface /axi_iic_0/IIC will be connected to board interface 'hdmi_in_ddc'. If desired, please change the name of this port /axi_iic manually.
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2191.496 ; gain = 28.008
save_bd_design
Wrote  : <D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module5\lab5\vivado\lab5.srcs\sources_1\bd\proc_system\proc_system.bd> 
Wrote  : <D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vivado/lab5.srcs/sources_1/bd/proc_system/ui/bd_828415b8.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vivado/lab5.srcs/utils_1/imports/synth_1/toplevel_lab4.dcp with file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vivado/lab5.runs/synth_1/toplevel_lab5.dcp
reset_run proc_system_cmpy_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'proc_system.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-1771] Block interface /axi_iic_0/IIC has associated board param 'IIC_BOARD_INTERFACE', which is set to board part interface 'hdmi_in_ddc'. This interface is connected to an external interface /axi_iic, whose name 'axi_iic' does not match with the board interface name 'hdmi_in_ddc'.
This is a visual-only issue - this interface /axi_iic_0/IIC will be connected to board interface 'hdmi_in_ddc'. If desired, please change the name of this port /axi_iic manually.
VHDL Output written to : d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vivado/lab5.gen/sources_1/bd/proc_system/synth/proc_system.vhd
VHDL Output written to : d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vivado/lab5.gen/sources_1/bd/proc_system/sim/proc_system.vhd
VHDL Output written to : d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vivado/lab5.gen/sources_1/bd/proc_system/hdl/proc_system_wrapper.vhd
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vivado/lab5.gen/sources_1/bd/proc_system/ip/proc_system_system_ila_0_1/proc_system_system_ila_0_1_ooc.xdc'
INFO: [Common 17-365] Interrupt caught but 'launch_runs' cannot be canceled. Please wait for command to finish.
INFO: [IP_Flow 19-3499] Reset cancelled 'Synthesis' target for IP 'system_ila_0/U0/g_inst'.
Exporting to file d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vivado/lab5.gen/sources_1/bd/proc_system/ip/proc_system_system_ila_0_1/bd_0/hw_handoff/proc_system_system_ila_0_1.hwh
Generated Hardware Definition File d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vivado/lab5.gen/sources_1/bd/proc_system/ip/proc_system_system_ila_0_1/bd_0/synth/proc_system_system_ila_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1171] User-interrupt detected : Generation halted successfully for IP Integrator design D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vivado/lab5.srcs/sources_1/bd/proc_system/proc_system.bd
INFO: [Common 17-681] Processing pending cancel.
startgroup
set_property -dict [list CONFIG.Number_Paths {2}] [get_bd_cells fir1]
endgroup
startgroup
set_property -dict [list CONFIG.Number_Paths {2}] [get_bd_cells fir2]
endgroup
delete_bd_objs [get_bd_nets fir4_m_axis_data_tdata]
connect_bd_net [get_bd_pins xlslice_1/Din] [get_bd_pins fir2/m_axis_data_tdata]
set_property name xlslice_I_out [get_bd_cells xlslice_0]
delete_bd_objs [get_bd_nets xlslice_Q_Dout] [get_bd_cells xlslice_Q]
delete_bd_objs [get_bd_intf_nets fir3_M_AXIS_DATA] [get_bd_cells fir3]
delete_bd_objs [get_bd_cells fir4]
delete_bd_objs [get_bd_nets cmpy_0_m_axis_dout_tdata] [get_bd_nets xlslice_I_Dout] [get_bd_cells xlslice_I]
delete_bd_objs [get_bd_nets cmpy_0_m_axis_dout_tvalid]
connect_bd_intf_net [get_bd_intf_pins cmpy_0/M_AXIS_DOUT] [get_bd_intf_pins fir1/S_AXIS_DATA]
undo
INFO: [Common 17-17] undo 'connect_bd_intf_net [get_bd_intf_pins cmpy_0/M_AXIS_DOUT] [get_bd_intf_pins fir1/S_AXIS_DATA]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets cmpy_0_m_axis_dout_tvalid]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets cmpy_0_m_axis_dout_tdata] [get_bd_nets xlslice_I_Dout] [get_bd_cells xlslice_I]'
copy_bd_objs /  [get_bd_cells {xlslice_I}]
undo
INFO: [Common 17-17] undo 'copy_bd_objs /  [get_bd_cells {xlslice_I}]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_cells fir4]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets fir3_M_AXIS_DATA] [get_bd_cells fir3]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets xlslice_Q_Dout] [get_bd_cells xlslice_Q]'
delete_bd_objs [get_bd_intf_nets fir3_M_AXIS_DATA] [get_bd_nets xlslice_Q_Dout] [get_bd_cells fir3]
delete_bd_objs [get_bd_cells fir4]
set_property name xlslice_I_in [get_bd_cells xlslice_I]
set_property name xlslice_Q_in [get_bd_cells xlslice_Q]
copy_bd_objs /  [get_bd_cells {xlconcat_0}]
set_property location {9 2520 448} [get_bd_cells xlconcat_2]
connect_bd_net [get_bd_pins xlconcat_2/In1] [get_bd_pins xlslice_Q_in/Dout]
connect_bd_net [get_bd_pins xlslice_I_in/Dout] [get_bd_pins xlconcat_2/In0]
delete_bd_objs [get_bd_nets xlslice_I_Dout]
connect_bd_net [get_bd_pins xlslice_I_in/Dout] [get_bd_pins xlconcat_2/In0]
connect_bd_net [get_bd_pins xlconcat_2/dout] [get_bd_pins fir1/s_axis_data_tdata]
WARNING: [BD 41-1306] The connection to interface pin </fir1/s_axis_data_tdata> is being overridden by the user with net <xlconcat_2_dout>. This pin will not be connected as a part of interface connection <S_AXIS_DATA>.
set_property name xlslice_Q_out [get_bd_cells xlslice_1]
startgroup
set_property -dict [list CONFIG.DIN_WIDTH {48}] [get_bd_cells xlslice_I_out]
endgroup
startgroup
set_property -dict [list CONFIG.DIN_TO {24} CONFIG.DIN_FROM {39} CONFIG.DIN_WIDTH {48} CONFIG.DOUT_WIDTH {16}] [get_bd_cells xlslice_Q_out]
endgroup
set_property name xlconcat_in [get_bd_cells xlconcat_2]
set_property name xlconcat_out [get_bd_cells xlconcat_0]
save_bd_design
Wrote  : <D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module5\lab5\vivado\lab5.srcs\sources_1\bd\proc_system\proc_system.bd> 
Wrote  : <D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vivado/lab5.srcs/sources_1/bd/proc_system/ui/bd_828415b8.ui> 
validate_bd_design
WARNING: [xilinx.com:ip:cmpy:6.0-307] /cmpy_0 S_AXIS_A-TDATA: Bus sub-field mismatch. /cmpy_0 field count: 2.  -TDATA field count: 1.
INFO: [xilinx.com:ip:cmpy:6.0-316] /cmpy_0 S_AXIS_A-TDATA: Sub-fields: real(16:0), imag(32:16).  -TDATA sub-fields: chan_0_cosine(16:0)
INFO: [xilinx.com:ip:cmpy:6.0-913] /cmpy_0 APortWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:cmpy:6.0-913] /cmpy_0 BPortWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:cmpy:6.0-308] /cmpy_0 S_AXIS_B-TDATA: Validating field: real(16:0): fix16_14 against /dds_compiler_tune M_AXIS_DATA-TDATA: chan_0_cosine(16:0): fix16_14.
INFO: [xilinx.com:ip:cmpy:6.0-308] /cmpy_0 S_AXIS_B-TDATA: Validating field: imag(32:16): fix16_14 against /dds_compiler_tune M_AXIS_DATA-TDATA: chan_0_sine(32:16): fix16_14.
WARNING: [BD 41-927] Following properties on pin /lowlevel_dac_intfc_0/clk125 have been updated from connected ip, but BD cell '/lowlevel_dac_intfc_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </lowlevel_dac_intfc_0> to completely resolve these warnings.
WARNING: [BD 41-1771] Block interface /axi_iic_0/IIC has associated board param 'IIC_BOARD_INTERFACE', which is set to board part interface 'hdmi_in_ddc'. This interface is connected to an external interface /axi_iic, whose name 'axi_iic' does not match with the board interface name 'hdmi_in_ddc'.
This is a visual-only issue - this interface /axi_iic_0/IIC will be connected to board interface 'hdmi_in_ddc'. If desired, please change the name of this port /axi_iic manually.
validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2647.594 ; gain = 1.215
save_bd_design
Wrote  : <D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module5\lab5\vivado\lab5.srcs\sources_1\bd\proc_system\proc_system.bd> 
Wrote  : <D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vivado/lab5.srcs/sources_1/bd/proc_system/ui/bd_828415b8.ui> 
reset_run proc_system_fir_compiler_0_0_synth_1
reset_run proc_system_fir_compiler_1_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'proc_system.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-1771] Block interface /axi_iic_0/IIC has associated board param 'IIC_BOARD_INTERFACE', which is set to board part interface 'hdmi_in_ddc'. This interface is connected to an external interface /axi_iic, whose name 'axi_iic' does not match with the board interface name 'hdmi_in_ddc'.
This is a visual-only issue - this interface /axi_iic_0/IIC will be connected to board interface 'hdmi_in_ddc'. If desired, please change the name of this port /axi_iic manually.
VHDL Output written to : d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vivado/lab5.gen/sources_1/bd/proc_system/synth/proc_system.vhd
VHDL Output written to : d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vivado/lab5.gen/sources_1/bd/proc_system/sim/proc_system.vhd
VHDL Output written to : d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vivado/lab5.gen/sources_1/bd/proc_system/hdl/proc_system_wrapper.vhd
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vivado/lab5.gen/sources_1/bd/proc_system/ip/proc_system_system_ila_0_1/proc_system_system_ila_0_1_ooc.xdc'
Exporting to file d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vivado/lab5.gen/sources_1/bd/proc_system/ip/proc_system_system_ila_0_1/bd_0/hw_handoff/proc_system_system_ila_0_1.hwh
Generated Hardware Definition File d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vivado/lab5.gen/sources_1/bd/proc_system/ip/proc_system_system_ila_0_1/bd_0/synth/proc_system_system_ila_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fir1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fir2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_I_out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cmpy_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_Q_out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_I_in .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_Q_in .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_in .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vivado/lab5.gen/sources_1/bd/proc_system/ip/proc_system_auto_pc_0/proc_system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vivado/lab5.gen/sources_1/bd/proc_system/hw_handoff/proc_system.hwh
Generated Hardware Definition File d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vivado/lab5.gen/sources_1/bd/proc_system/synth/proc_system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP proc_system_auto_pc_0, cache-ID = 62321d474992b592; cache size = 19.058 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP proc_system_axi_gpio_0_0, cache-ID = 7ca4d64c4839395d; cache size = 19.057 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP proc_system_xpm_cdc_gen_0_2, cache-ID = 733d12b671a28c8d; cache size = 19.058 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP proc_system_axi_iic_0_0, cache-ID = 6355863be4ffa23b; cache size = 19.057 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP proc_system_xpm_cdc_gen_0_1, cache-ID = 596582d309d52fee; cache size = 19.058 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP proc_system_axi_phase_0, cache-ID = e5cc759a4c00d072; cache size = 19.057 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP proc_system_xpm_cdc_gen_1_0, cache-ID = 935a0cbf4ecf3283; cache size = 19.058 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP proc_system_dds_compiler_0_0, cache-ID = 9088efe586e47430; cache size = 19.058 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP proc_system_reset_and_leds_0, cache-ID = bd3f7fb2bbb33368; cache size = 19.058 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP proc_system_xpm_cdc_tdata_1, cache-ID = 935a0cbf4ecf3283; cache size = 19.058 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP proc_system_dds_compiler_1_0, cache-ID = 83c75cff267e0f37; cache size = 19.057 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP proc_system_xpm_cdc_gen_0_3, cache-ID = 2db258d3ba442dfc; cache size = 19.058 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP proc_system_xbar_0, cache-ID = 5625ceda96770863; cache size = 19.058 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP proc_system_rst_ps7_0_50M_0, cache-ID = 8d6f7069dfacb6df; cache size = 19.058 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP proc_system_xpm_cdc_tdata_0, cache-ID = 2db258d3ba442dfc; cache size = 19.058 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP proc_system_lowlevel_dac_intfc_0_0, cache-ID = 4baab1bf567a1f28; cache size = 19.058 MB.
[Tue Mar 28 21:57:48 2023] Launched proc_system_processing_system7_0_0_synth_1, proc_system_fir_compiler_0_0_synth_1, proc_system_fir_compiler_1_0_synth_1, proc_system_cmpy_0_0_synth_1, proc_system_system_ila_0_1_synth_1, synth_1...
Run output will be captured here:
proc_system_processing_system7_0_0_synth_1: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vivado/lab5.runs/proc_system_processing_system7_0_0_synth_1/runme.log
proc_system_fir_compiler_0_0_synth_1: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vivado/lab5.runs/proc_system_fir_compiler_0_0_synth_1/runme.log
proc_system_fir_compiler_1_0_synth_1: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vivado/lab5.runs/proc_system_fir_compiler_1_0_synth_1/runme.log
proc_system_cmpy_0_0_synth_1: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vivado/lab5.runs/proc_system_cmpy_0_0_synth_1/runme.log
proc_system_system_ila_0_1_synth_1: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vivado/lab5.runs/proc_system_system_ila_0_1_synth_1/runme.log
synth_1: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vivado/lab5.runs/synth_1/runme.log
[Tue Mar 28 21:57:48 2023] Launched impl_1...
Run output will be captured here: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vivado/lab5.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2666.570 ; gain = 0.000
open_hw_manager
write_hw_platform -fixed -include_bit -force -file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5.xsa
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2022.1/data/embeddedsw) loading 0 seconds
write_hw_platform: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2835.625 ; gain = 167.332
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 12 2022-15:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B049F4A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 4808.336 ; gain = 1972.711
set_property PROGRAM.FILE {D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vivado/lab5.runs/impl_1/toplevel_lab5.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vivado/lab5.runs/impl_1/toplevel_lab5.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vivado/lab5.runs/impl_1/toplevel_lab5.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vivado/lab5.runs/impl_1/toplevel_lab5.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vivado/lab5.runs/impl_1/toplevel_lab5.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vivado/lab5.runs/impl_1/toplevel_lab5.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"proc_system_i/system_ila_0/U0/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"proc_system_i/system_ila_0/U0/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Mar-28 22:10:57
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"proc_system_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"proc_system_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Mar-28 22:10:57
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vivado/lab5.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B049F4A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B049F4A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B049F4A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B049F4A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'proc_system_i/system_ila_0/U0/ila_lib' at location 'uuid_5C75255EDD275EC986C9062D61037735' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z020_1 and the probes file(s) D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vivado/lab5.runs/impl_1/toplevel_lab5.ltx.
The device design has 1 ILA core(s) and 0 VIO core(s). 0 ILA core(s) and 0 VIO core(s) are matched in the probes file(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B049F4A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B049F4A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B049F4A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B049F4A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'proc_system_i/system_ila_0/U0/ila_lib' at location 'uuid_5C75255EDD275EC986C9062D61037735' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z020_1 and the probes file(s) D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vivado/lab5.runs/impl_1/toplevel_lab5.ltx.
The device design has 1 ILA core(s) and 0 VIO core(s). 0 ILA core(s) and 0 VIO core(s) are matched in the probes file(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B049F4A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B049F4A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"proc_system_i/system_ila_0/U0/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Mar-28 22:20:41
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"proc_system_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"proc_system_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Mar-28 22:20:42
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vivado/lab5.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
open_bd_design {D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vivado/lab5.srcs/sources_1/bd/proc_system/proc_system.bd}
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B049F4A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B049F4A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'proc_system_i/system_ila_0/U0/ila_lib' at location 'uuid_5C75255EDD275EC986C9062D61037735' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z020_1 and the probes file(s) D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vivado/lab5.runs/impl_1/toplevel_lab5.ltx.
The device design has 1 ILA core(s) and 0 VIO core(s). 0 ILA core(s) and 0 VIO core(s) are matched in the probes file(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B049F4A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B049F4A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B049F4A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B049F4A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'proc_system_i/system_ila_0/U0/ila_lib' at location 'uuid_5C75255EDD275EC986C9062D61037735' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z020_1 and the probes file(s) D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vivado/lab5.runs/impl_1/toplevel_lab5.ltx.
The device design has 1 ILA core(s) and 0 VIO core(s). 0 ILA core(s) and 0 VIO core(s) are matched in the probes file(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B049F4A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B049F4A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"proc_system_i/system_ila_0/U0/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"proc_system_i/system_ila_0/U0/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Mar-28 22:33:47
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"proc_system_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"proc_system_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Mar-28 22:33:47
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vivado/lab5.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"proc_system_i/system_ila_0/U0/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Mar-28 22:34:50
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"proc_system_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"proc_system_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Mar-28 22:34:50
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vivado/lab5.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
open_bd_design {D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vivado/lab5.srcs/sources_1/bd/proc_system/proc_system.bd}
write_hw_ila_data -force -csv_file foo.csv
d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vivado/foo.csv
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B049F4A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B049F4A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"proc_system_i/system_ila_0/U0/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Mar-28 23:11:26
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"proc_system_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"proc_system_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Mar-28 23:11:26
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vivado/lab5.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B049F4A
archive_project D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/lab5.xpr.zip -temp_dir D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vivado/.Xil/Vivado-47412-DESKTOP-GUH0UB4 -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vivado/.Xil/Vivado-47412-DESKTOP-GUH0UB4' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Dirk/Grad_School/525.742.8VL_SOC/References/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vivado/.Xil/Vivado-47412-DESKTOP-GUH0UB4/PrjAr/_X_'.
INFO: [IP_Flow 19-7005] Skipping external file d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4_analysis/filter1.coe
INFO: [IP_Flow 19-7005] Skipping external file d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4_analysis/filter2.coe
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'proc_system_processing_system7_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'proc_system_fir_compiler_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'proc_system_fir_compiler_1_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'proc_system_cmpy_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'proc_system_system_ila_0_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'proc_system_processing_system7_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'proc_system_fir_compiler_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'proc_system_fir_compiler_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'proc_system_cmpy_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'proc_system_system_ila_0_1_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'proc_system_cmpy_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'proc_system_cmpy_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'proc_system_fir_compiler_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'proc_system_fir_compiler_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'proc_system_fir_compiler_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'proc_system_fir_compiler_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'proc_system_processing_system7_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'proc_system_processing_system7_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'proc_system_system_ila_0_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'proc_system_system_ila_0_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'utils_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'utils_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/lab5.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:54 . Memory (MB): peak = 5069.410 ; gain = 72.305
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 28 23:22:37 2023...
