<module version="1" name="" open_brace="&lt;" root_context_id="vsl: mylib top_level schematic vl: auCdl schematic symbol" close_brace=">" hierarchy_delimiter=".">
<scope name="ModuleDir">
<forward>
<mapping dst="column_decoder_read" src="vsl: project_backup column_decoder_read schematic vl: auCdl schematic symbol"/>
<mapping dst="column_decoder_write" src="vsl: project_backup column_decoder_write schematic vl: auCdl schematic symbol"/>
<mapping dst="write_buffer_cell" src="vsl: project_backup write_buffer_cell schematic vl: auCdl schematic symbol"/>
<mapping dst="sram_array_1r_4c" src="vsl: project_backup sram_array_1r_4c schematic vl: auCdl schematic symbol"/>
<mapping dst="sram_array_16r_8c" src="vsl: project_backup sram_array_16r_8c schematic vl: auCdl schematic symbol"/>
<mapping dst="row_decoder_4_16" src="vsl: project_backup row_decoder_4_16 schematic vl: auCdl schematic symbol"/>
<mapping dst="buffer_array" src="vsl: project_backup buffer_array schematic vl: auCdl schematic symbol"/>
<mapping dst="buffer" src="vsl: project_backup buffer schematic vl: auCdl schematic symbol"/>
<mapping dst="inverter" src="vsl: project_backup inverter schematic vl: auCdl schematic symbol"/>
<mapping dst="column_decoder_read_cell" src="vsl: project_backup column_decoder_read_cell schematic vl: auCdl schematic symbol"/>
<mapping dst="and" src="vsl: project_backup and schematic vl: auCdl schematic symbol"/>
<mapping dst="nmos" src="vsl: project_backup nmos auCdl"/>
<mapping dst="inverter_row_decoder" src="vsl: project_backup inverter_row_decoder schematic vl: auCdl schematic symbol"/>
<mapping dst="bitline_conditioning" src="vsl: project_backup bitline_conditioning schematic vl: auCdl schematic symbol"/>
<mapping dst="sram_6T" src="vsl: project_backup sram_6T schematic vl: auCdl schematic symbol"/>
<mapping dst="equalizer" src="vsl: project_backup equalizer schematic vl: auCdl schematic symbol"/>
<mapping dst="pmos" src="vsl: project_backup pmos auCdl"/>
<mapping dst="column_decoder_write_cell" src="vsl: project_backup column_decoder_write_cell schematic vl: auCdl schematic symbol"/>
<mapping dst="top_level" src="vsl: mylib top_level schematic vl: auCdl schematic symbol"/>
</forward>
<reverse>
<mapping dst="vsl: project_backup column_decoder_write schematic vl: auCdl schematic symbol" src="column_decoder_write"/>
<mapping dst="vsl: project_backup column_decoder_read_cell schematic vl: auCdl schematic symbol" src="column_decoder_read_cell"/>
<mapping dst="vsl: project_backup sram_array_1r_4c schematic vl: auCdl schematic symbol" src="sram_array_1r_4c"/>
<mapping dst="vsl: project_backup sram_6T schematic vl: auCdl schematic symbol" src="sram_6T"/>
<mapping dst="vsl: project_backup row_decoder_4_16 schematic vl: auCdl schematic symbol" src="row_decoder_4_16"/>
<mapping dst="vsl: project_backup column_decoder_write_cell schematic vl: auCdl schematic symbol" src="column_decoder_write_cell"/>
<mapping dst="vsl: project_backup buffer schematic vl: auCdl schematic symbol" src="buffer"/>
<mapping dst="vsl: project_backup column_decoder_read schematic vl: auCdl schematic symbol" src="column_decoder_read"/>
<mapping dst="vsl: project_backup inverter schematic vl: auCdl schematic symbol" src="inverter"/>
<mapping dst="vsl: project_backup nmos auCdl" src="nmos"/>
<mapping dst="vsl: project_backup inverter_row_decoder schematic vl: auCdl schematic symbol" src="inverter_row_decoder"/>
<mapping dst="vsl: project_backup sram_array_16r_8c schematic vl: auCdl schematic symbol" src="sram_array_16r_8c"/>
<mapping dst="vsl: project_backup buffer_array schematic vl: auCdl schematic symbol" src="buffer_array"/>
<mapping dst="vsl: project_backup bitline_conditioning schematic vl: auCdl schematic symbol" src="bitline_conditioning"/>
<mapping dst="vsl: project_backup and schematic vl: auCdl schematic symbol" src="and"/>
<mapping dst="vsl: project_backup pmos auCdl" src="pmos"/>
<mapping dst="vsl: project_backup equalizer schematic vl: auCdl schematic symbol" src="equalizer"/>
<mapping dst="vsl: project_backup write_buffer_cell schematic vl: auCdl schematic symbol" src="write_buffer_cell"/>
<mapping dst="vsl: mylib top_level schematic vl: auCdl schematic symbol" src="top_level"/>
</reverse>
</scope>
<scope name="ModuleName">
<forward>
<mapping dst="column_decoder_read" src="vsl: project_backup column_decoder_read schematic vl: auCdl schematic symbol"/>
<mapping dst="column_decoder_write" src="vsl: project_backup column_decoder_write schematic vl: auCdl schematic symbol"/>
<mapping dst="write_buffer_cell" src="vsl: project_backup write_buffer_cell schematic vl: auCdl schematic symbol"/>
<mapping dst="sram_array_1r_4c" src="vsl: project_backup sram_array_1r_4c schematic vl: auCdl schematic symbol"/>
<mapping dst="sram_array_16r_8c" src="vsl: project_backup sram_array_16r_8c schematic vl: auCdl schematic symbol"/>
<mapping dst="row_decoder_4_16" src="vsl: project_backup row_decoder_4_16 schematic vl: auCdl schematic symbol"/>
<mapping dst="buffer_array" src="vsl: project_backup buffer_array schematic vl: auCdl schematic symbol"/>
<mapping dst="buffer" src="vsl: project_backup buffer schematic vl: auCdl schematic symbol"/>
<mapping dst="inverter" src="vsl: project_backup inverter schematic vl: auCdl schematic symbol"/>
<mapping dst="column_decoder_read_cell" src="vsl: project_backup column_decoder_read_cell schematic vl: auCdl schematic symbol"/>
<mapping dst="and" src="vsl: project_backup and schematic vl: auCdl schematic symbol"/>
<mapping dst="nmos" src="vsl: project_backup nmos auCdl"/>
<mapping dst="inverter_row_decoder" src="vsl: project_backup inverter_row_decoder schematic vl: auCdl schematic symbol"/>
<mapping dst="bitline_conditioning" src="vsl: project_backup bitline_conditioning schematic vl: auCdl schematic symbol"/>
<mapping dst="sram_6T" src="vsl: project_backup sram_6T schematic vl: auCdl schematic symbol"/>
<mapping dst="equalizer" src="vsl: project_backup equalizer schematic vl: auCdl schematic symbol"/>
<mapping dst="pmos" src="vsl: project_backup pmos auCdl"/>
<mapping dst="column_decoder_write_cell" src="vsl: project_backup column_decoder_write_cell schematic vl: auCdl schematic symbol"/>
<mapping dst="top_level" src="vsl: mylib top_level schematic vl: auCdl schematic symbol"/>
</forward>
<reverse>
<mapping dst="vsl: project_backup column_decoder_write schematic vl: auCdl schematic symbol" src="column_decoder_write"/>
<mapping dst="vsl: project_backup column_decoder_read_cell schematic vl: auCdl schematic symbol" src="column_decoder_read_cell"/>
<mapping dst="vsl: project_backup sram_array_1r_4c schematic vl: auCdl schematic symbol" src="sram_array_1r_4c"/>
<mapping dst="vsl: project_backup sram_6T schematic vl: auCdl schematic symbol" src="sram_6T"/>
<mapping dst="vsl: project_backup row_decoder_4_16 schematic vl: auCdl schematic symbol" src="row_decoder_4_16"/>
<mapping dst="vsl: project_backup column_decoder_write_cell schematic vl: auCdl schematic symbol" src="column_decoder_write_cell"/>
<mapping dst="vsl: project_backup buffer schematic vl: auCdl schematic symbol" src="buffer"/>
<mapping dst="vsl: project_backup column_decoder_read schematic vl: auCdl schematic symbol" src="column_decoder_read"/>
<mapping dst="vsl: project_backup inverter schematic vl: auCdl schematic symbol" src="inverter"/>
<mapping dst="vsl: project_backup nmos auCdl" src="nmos"/>
<mapping dst="vsl: project_backup inverter_row_decoder schematic vl: auCdl schematic symbol" src="inverter_row_decoder"/>
<mapping dst="vsl: project_backup sram_array_16r_8c schematic vl: auCdl schematic symbol" src="sram_array_16r_8c"/>
<mapping dst="vsl: project_backup buffer_array schematic vl: auCdl schematic symbol" src="buffer_array"/>
<mapping dst="vsl: project_backup bitline_conditioning schematic vl: auCdl schematic symbol" src="bitline_conditioning"/>
<mapping dst="vsl: project_backup and schematic vl: auCdl schematic symbol" src="and"/>
<mapping dst="vsl: project_backup pmos auCdl" src="pmos"/>
<mapping dst="vsl: project_backup equalizer schematic vl: auCdl schematic symbol" src="equalizer"/>
<mapping dst="vsl: project_backup write_buffer_cell schematic vl: auCdl schematic symbol" src="write_buffer_cell"/>
<mapping dst="vsl: mylib top_level schematic vl: auCdl schematic symbol" src="top_level"/>
</reverse>
</scope>
<scope name="Net">
<forward/>
<reverse/>
</scope>
<scope name="Terminal">
<forward/>
<reverse/>
</scope>
<root_context version="1">
<top_cell_view>
<lib>mylib</lib>
<cell>top_level</cell>
<view>schematic</view>
</top_cell_view>
<view_search_list>auCdl schematic symbol</view_search_list>
<view_stop_list>auCdl</view_stop_list>
</root_context>
</module>
