<stg><name>RNI</name>


<trans_list>

<trans id="45" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:0 %spectopmodule_ln14 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4

]]></Node>
<StgValue><ssdm name="spectopmodule_ln14"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_stream_V_data_V, i1 %input_stream_V_keep_V, i1 %input_stream_V_strb_V, i2 %input_stream_V_user_V, i1 %input_stream_V_last_V, i5 %input_stream_V_id_V, i6 %input_stream_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %input_stream_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_stream_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_stream_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %input_stream_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_stream_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %input_stream_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %input_stream_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_stream_V_data_V, i1 %output_stream_V_keep_V, i1 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i6 %output_stream_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %output_stream_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_stream_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_stream_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %output_stream_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_stream_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %output_stream_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
entry:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %output_stream_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0">
<![CDATA[
entry:17 %specaxissidechannel_ln24 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %output_stream_V_data_V, i1 %output_stream_V_keep_V, i1 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i6 %output_stream_V_dest_V, void @empty_2

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln24"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0">
<![CDATA[
entry:18 %specaxissidechannel_ln24 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %input_stream_V_data_V, i1 %input_stream_V_keep_V, i1 %input_stream_V_strb_V, i2 %input_stream_V_user_V, i1 %input_stream_V_last_V, i5 %input_stream_V_id_V, i6 %input_stream_V_dest_V, void @empty_3

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln24"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
entry:19 %br_ln24 = br void %while.body

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6">
<![CDATA[
while.body:1 %empty = read i24 @_ssdm_op_Read.axis.volatile.i8P0A.i1P0A.i1P0A.i2P0A.i1P0A.i5P0A.i6P0A, i8 %input_stream_V_data_V, i1 %input_stream_V_keep_V, i1 %input_stream_V_strb_V, i2 %input_stream_V_user_V, i1 %input_stream_V_last_V, i5 %input_stream_V_id_V, i6 %input_stream_V_dest_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="24">
<![CDATA[
while.body:2 %input_buffer_data = extractvalue i24 %empty

]]></Node>
<StgValue><ssdm name="input_buffer_data"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="24">
<![CDATA[
while.body:3 %input_buffer_keep = extractvalue i24 %empty

]]></Node>
<StgValue><ssdm name="input_buffer_keep"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="24">
<![CDATA[
while.body:4 %input_buffer_strb = extractvalue i24 %empty

]]></Node>
<StgValue><ssdm name="input_buffer_strb"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="2" op_0_bw="24">
<![CDATA[
while.body:5 %input_buffer_user = extractvalue i24 %empty

]]></Node>
<StgValue><ssdm name="input_buffer_user"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="24">
<![CDATA[
while.body:6 %input_buffer_last = extractvalue i24 %empty

]]></Node>
<StgValue><ssdm name="input_buffer_last"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="24">
<![CDATA[
while.body:7 %input_buffer_id = extractvalue i24 %empty

]]></Node>
<StgValue><ssdm name="input_buffer_id"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="24">
<![CDATA[
while.body:8 %input_buffer_dest = extractvalue i24 %empty

]]></Node>
<StgValue><ssdm name="input_buffer_dest"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="8" op_9_bw="1" op_10_bw="1" op_11_bw="2" op_12_bw="1" op_13_bw="5" op_14_bw="6">
<![CDATA[
while.body:9 %write_ln52 = write void @_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i2P0A.i1P0A.i5P0A.i6P0A, i8 %output_stream_V_data_V, i1 %output_stream_V_keep_V, i1 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i6 %output_stream_V_dest_V, i8 %input_buffer_data, i1 %input_buffer_keep, i1 %input_buffer_strb, i2 %input_buffer_user, i1 %input_buffer_last, i5 %input_buffer_id, i6 %input_buffer_dest

]]></Node>
<StgValue><ssdm name="write_ln52"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body:10 %br_ln27 = br i1 %input_buffer_last, void %cleanup.cont, void %while.end

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="input_buffer_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
cleanup.cont:0 %specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="input_buffer_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
cleanup.cont:1 %br_ln24 = br void %while.body

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
while.body:0 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="8" op_9_bw="1" op_10_bw="1" op_11_bw="2" op_12_bw="1" op_13_bw="5" op_14_bw="6">
<![CDATA[
while.body:9 %write_ln52 = write void @_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i2P0A.i1P0A.i5P0A.i6P0A, i8 %output_stream_V_data_V, i1 %output_stream_V_keep_V, i1 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i6 %output_stream_V_dest_V, i8 %input_buffer_data, i1 %input_buffer_keep, i1 %input_buffer_strb, i2 %input_buffer_user, i1 %input_buffer_last, i5 %input_buffer_id, i6 %input_buffer_dest

]]></Node>
<StgValue><ssdm name="write_ln52"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="input_buffer_last" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0">
<![CDATA[
while.end:0 %ret_ln60 = ret

]]></Node>
<StgValue><ssdm name="ret_ln60"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="48" name="input_stream_V_data_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_stream_V_data_V"/></StgValue>
</port>
<port id="49" name="input_stream_V_keep_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_stream_V_keep_V"/></StgValue>
</port>
<port id="50" name="input_stream_V_strb_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_stream_V_strb_V"/></StgValue>
</port>
<port id="51" name="input_stream_V_user_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_stream_V_user_V"/></StgValue>
</port>
<port id="52" name="input_stream_V_last_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_stream_V_last_V"/></StgValue>
</port>
<port id="53" name="input_stream_V_id_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_stream_V_id_V"/></StgValue>
</port>
<port id="54" name="input_stream_V_dest_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_stream_V_dest_V"/></StgValue>
</port>
<port id="55" name="output_stream_V_data_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_stream_V_data_V"/></StgValue>
</port>
<port id="56" name="output_stream_V_keep_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_stream_V_keep_V"/></StgValue>
</port>
<port id="57" name="output_stream_V_strb_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_stream_V_strb_V"/></StgValue>
</port>
<port id="58" name="output_stream_V_user_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_stream_V_user_V"/></StgValue>
</port>
<port id="59" name="output_stream_V_last_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_stream_V_last_V"/></StgValue>
</port>
<port id="60" name="output_stream_V_id_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_stream_V_id_V"/></StgValue>
</port>
<port id="61" name="output_stream_V_dest_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_stream_V_dest_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="63" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln14" fromId="62" toId="5">
</dataflow>
<dataflow id="65" from="empty_4" to="spectopmodule_ln14" fromId="64" toId="5">
</dataflow>
<dataflow id="67" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="66" toId="6">
</dataflow>
<dataflow id="68" from="input_stream_V_data_V" to="specinterface_ln0" fromId="48" toId="6">
</dataflow>
<dataflow id="69" from="input_stream_V_keep_V" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="70" from="input_stream_V_strb_V" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="71" from="input_stream_V_user_V" to="specinterface_ln0" fromId="51" toId="6">
</dataflow>
<dataflow id="72" from="input_stream_V_last_V" to="specinterface_ln0" fromId="52" toId="6">
</dataflow>
<dataflow id="73" from="input_stream_V_id_V" to="specinterface_ln0" fromId="53" toId="6">
</dataflow>
<dataflow id="74" from="input_stream_V_dest_V" to="specinterface_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="76" from="empty" to="specinterface_ln0" fromId="75" toId="6">
</dataflow>
<dataflow id="78" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="6">
</dataflow>
<dataflow id="79" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="6">
</dataflow>
<dataflow id="81" from="empty_0" to="specinterface_ln0" fromId="80" toId="6">
</dataflow>
<dataflow id="83" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="6">
</dataflow>
<dataflow id="84" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="6">
</dataflow>
<dataflow id="86" from="empty_1" to="specinterface_ln0" fromId="85" toId="6">
</dataflow>
<dataflow id="87" from="empty_1" to="specinterface_ln0" fromId="85" toId="6">
</dataflow>
<dataflow id="88" from="empty_1" to="specinterface_ln0" fromId="85" toId="6">
</dataflow>
<dataflow id="89" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="6">
</dataflow>
<dataflow id="90" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="6">
</dataflow>
<dataflow id="91" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="6">
</dataflow>
<dataflow id="92" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="6">
</dataflow>
<dataflow id="93" from="empty_1" to="specinterface_ln0" fromId="85" toId="6">
</dataflow>
<dataflow id="94" from="empty_1" to="specinterface_ln0" fromId="85" toId="6">
</dataflow>
<dataflow id="96" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="6">
</dataflow>
<dataflow id="97" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="6">
</dataflow>
<dataflow id="99" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="98" toId="7">
</dataflow>
<dataflow id="100" from="input_stream_V_data_V" to="specbitsmap_ln0" fromId="48" toId="7">
</dataflow>
<dataflow id="101" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="98" toId="8">
</dataflow>
<dataflow id="102" from="input_stream_V_keep_V" to="specbitsmap_ln0" fromId="49" toId="8">
</dataflow>
<dataflow id="103" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="98" toId="9">
</dataflow>
<dataflow id="104" from="input_stream_V_strb_V" to="specbitsmap_ln0" fromId="50" toId="9">
</dataflow>
<dataflow id="105" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="98" toId="10">
</dataflow>
<dataflow id="106" from="input_stream_V_user_V" to="specbitsmap_ln0" fromId="51" toId="10">
</dataflow>
<dataflow id="107" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="98" toId="11">
</dataflow>
<dataflow id="108" from="input_stream_V_last_V" to="specbitsmap_ln0" fromId="52" toId="11">
</dataflow>
<dataflow id="109" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="98" toId="12">
</dataflow>
<dataflow id="110" from="input_stream_V_id_V" to="specbitsmap_ln0" fromId="53" toId="12">
</dataflow>
<dataflow id="111" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="98" toId="13">
</dataflow>
<dataflow id="112" from="input_stream_V_dest_V" to="specbitsmap_ln0" fromId="54" toId="13">
</dataflow>
<dataflow id="113" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="66" toId="14">
</dataflow>
<dataflow id="114" from="output_stream_V_data_V" to="specinterface_ln0" fromId="55" toId="14">
</dataflow>
<dataflow id="115" from="output_stream_V_keep_V" to="specinterface_ln0" fromId="56" toId="14">
</dataflow>
<dataflow id="116" from="output_stream_V_strb_V" to="specinterface_ln0" fromId="57" toId="14">
</dataflow>
<dataflow id="117" from="output_stream_V_user_V" to="specinterface_ln0" fromId="58" toId="14">
</dataflow>
<dataflow id="118" from="output_stream_V_last_V" to="specinterface_ln0" fromId="59" toId="14">
</dataflow>
<dataflow id="119" from="output_stream_V_id_V" to="specinterface_ln0" fromId="60" toId="14">
</dataflow>
<dataflow id="120" from="output_stream_V_dest_V" to="specinterface_ln0" fromId="61" toId="14">
</dataflow>
<dataflow id="121" from="empty" to="specinterface_ln0" fromId="75" toId="14">
</dataflow>
<dataflow id="122" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="14">
</dataflow>
<dataflow id="123" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="14">
</dataflow>
<dataflow id="124" from="empty_0" to="specinterface_ln0" fromId="80" toId="14">
</dataflow>
<dataflow id="125" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="14">
</dataflow>
<dataflow id="126" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="14">
</dataflow>
<dataflow id="127" from="empty_1" to="specinterface_ln0" fromId="85" toId="14">
</dataflow>
<dataflow id="128" from="empty_1" to="specinterface_ln0" fromId="85" toId="14">
</dataflow>
<dataflow id="129" from="empty_1" to="specinterface_ln0" fromId="85" toId="14">
</dataflow>
<dataflow id="130" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="14">
</dataflow>
<dataflow id="131" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="14">
</dataflow>
<dataflow id="132" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="14">
</dataflow>
<dataflow id="133" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="14">
</dataflow>
<dataflow id="134" from="empty_1" to="specinterface_ln0" fromId="85" toId="14">
</dataflow>
<dataflow id="135" from="empty_1" to="specinterface_ln0" fromId="85" toId="14">
</dataflow>
<dataflow id="136" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="14">
</dataflow>
<dataflow id="137" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="14">
</dataflow>
<dataflow id="138" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="98" toId="15">
</dataflow>
<dataflow id="139" from="output_stream_V_data_V" to="specbitsmap_ln0" fromId="55" toId="15">
</dataflow>
<dataflow id="140" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="98" toId="16">
</dataflow>
<dataflow id="141" from="output_stream_V_keep_V" to="specbitsmap_ln0" fromId="56" toId="16">
</dataflow>
<dataflow id="142" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="98" toId="17">
</dataflow>
<dataflow id="143" from="output_stream_V_strb_V" to="specbitsmap_ln0" fromId="57" toId="17">
</dataflow>
<dataflow id="144" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="98" toId="18">
</dataflow>
<dataflow id="145" from="output_stream_V_user_V" to="specbitsmap_ln0" fromId="58" toId="18">
</dataflow>
<dataflow id="146" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="98" toId="19">
</dataflow>
<dataflow id="147" from="output_stream_V_last_V" to="specbitsmap_ln0" fromId="59" toId="19">
</dataflow>
<dataflow id="148" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="98" toId="20">
</dataflow>
<dataflow id="149" from="output_stream_V_id_V" to="specbitsmap_ln0" fromId="60" toId="20">
</dataflow>
<dataflow id="150" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="98" toId="21">
</dataflow>
<dataflow id="151" from="output_stream_V_dest_V" to="specbitsmap_ln0" fromId="61" toId="21">
</dataflow>
<dataflow id="153" from="_ssdm_op_SpecAXISSideChannel" to="specaxissidechannel_ln24" fromId="152" toId="22">
</dataflow>
<dataflow id="154" from="output_stream_V_data_V" to="specaxissidechannel_ln24" fromId="55" toId="22">
</dataflow>
<dataflow id="155" from="output_stream_V_keep_V" to="specaxissidechannel_ln24" fromId="56" toId="22">
</dataflow>
<dataflow id="156" from="output_stream_V_strb_V" to="specaxissidechannel_ln24" fromId="57" toId="22">
</dataflow>
<dataflow id="157" from="output_stream_V_user_V" to="specaxissidechannel_ln24" fromId="58" toId="22">
</dataflow>
<dataflow id="158" from="output_stream_V_last_V" to="specaxissidechannel_ln24" fromId="59" toId="22">
</dataflow>
<dataflow id="159" from="output_stream_V_id_V" to="specaxissidechannel_ln24" fromId="60" toId="22">
</dataflow>
<dataflow id="160" from="output_stream_V_dest_V" to="specaxissidechannel_ln24" fromId="61" toId="22">
</dataflow>
<dataflow id="162" from="empty_2" to="specaxissidechannel_ln24" fromId="161" toId="22">
</dataflow>
<dataflow id="163" from="_ssdm_op_SpecAXISSideChannel" to="specaxissidechannel_ln24" fromId="152" toId="23">
</dataflow>
<dataflow id="164" from="input_stream_V_data_V" to="specaxissidechannel_ln24" fromId="48" toId="23">
</dataflow>
<dataflow id="165" from="input_stream_V_keep_V" to="specaxissidechannel_ln24" fromId="49" toId="23">
</dataflow>
<dataflow id="166" from="input_stream_V_strb_V" to="specaxissidechannel_ln24" fromId="50" toId="23">
</dataflow>
<dataflow id="167" from="input_stream_V_user_V" to="specaxissidechannel_ln24" fromId="51" toId="23">
</dataflow>
<dataflow id="168" from="input_stream_V_last_V" to="specaxissidechannel_ln24" fromId="52" toId="23">
</dataflow>
<dataflow id="169" from="input_stream_V_id_V" to="specaxissidechannel_ln24" fromId="53" toId="23">
</dataflow>
<dataflow id="170" from="input_stream_V_dest_V" to="specaxissidechannel_ln24" fromId="54" toId="23">
</dataflow>
<dataflow id="172" from="empty_3" to="specaxissidechannel_ln24" fromId="171" toId="23">
</dataflow>
<dataflow id="174" from="_ssdm_op_Read.axis.volatile.i8P0A.i1P0A.i1P0A.i2P0A.i1P0A.i5P0A.i6P0A" to="empty" fromId="173" toId="25">
</dataflow>
<dataflow id="175" from="input_stream_V_data_V" to="empty" fromId="48" toId="25">
</dataflow>
<dataflow id="176" from="input_stream_V_keep_V" to="empty" fromId="49" toId="25">
</dataflow>
<dataflow id="177" from="input_stream_V_strb_V" to="empty" fromId="50" toId="25">
</dataflow>
<dataflow id="178" from="input_stream_V_user_V" to="empty" fromId="51" toId="25">
</dataflow>
<dataflow id="179" from="input_stream_V_last_V" to="empty" fromId="52" toId="25">
</dataflow>
<dataflow id="180" from="input_stream_V_id_V" to="empty" fromId="53" toId="25">
</dataflow>
<dataflow id="181" from="input_stream_V_dest_V" to="empty" fromId="54" toId="25">
</dataflow>
<dataflow id="182" from="empty" to="input_buffer_data" fromId="25" toId="26">
</dataflow>
<dataflow id="183" from="empty" to="input_buffer_keep" fromId="25" toId="27">
</dataflow>
<dataflow id="184" from="empty" to="input_buffer_strb" fromId="25" toId="28">
</dataflow>
<dataflow id="185" from="empty" to="input_buffer_user" fromId="25" toId="29">
</dataflow>
<dataflow id="186" from="empty" to="input_buffer_last" fromId="25" toId="30">
</dataflow>
<dataflow id="187" from="empty" to="input_buffer_id" fromId="25" toId="31">
</dataflow>
<dataflow id="188" from="empty" to="input_buffer_dest" fromId="25" toId="32">
</dataflow>
<dataflow id="190" from="_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i2P0A.i1P0A.i5P0A.i6P0A" to="write_ln52" fromId="189" toId="33">
</dataflow>
<dataflow id="191" from="output_stream_V_data_V" to="write_ln52" fromId="55" toId="33">
</dataflow>
<dataflow id="192" from="output_stream_V_keep_V" to="write_ln52" fromId="56" toId="33">
</dataflow>
<dataflow id="193" from="output_stream_V_strb_V" to="write_ln52" fromId="57" toId="33">
</dataflow>
<dataflow id="194" from="output_stream_V_user_V" to="write_ln52" fromId="58" toId="33">
</dataflow>
<dataflow id="195" from="output_stream_V_last_V" to="write_ln52" fromId="59" toId="33">
</dataflow>
<dataflow id="196" from="output_stream_V_id_V" to="write_ln52" fromId="60" toId="33">
</dataflow>
<dataflow id="197" from="output_stream_V_dest_V" to="write_ln52" fromId="61" toId="33">
</dataflow>
<dataflow id="198" from="input_buffer_data" to="write_ln52" fromId="26" toId="33">
</dataflow>
<dataflow id="199" from="input_buffer_keep" to="write_ln52" fromId="27" toId="33">
</dataflow>
<dataflow id="200" from="input_buffer_strb" to="write_ln52" fromId="28" toId="33">
</dataflow>
<dataflow id="201" from="input_buffer_user" to="write_ln52" fromId="29" toId="33">
</dataflow>
<dataflow id="202" from="input_buffer_last" to="write_ln52" fromId="30" toId="33">
</dataflow>
<dataflow id="203" from="input_buffer_id" to="write_ln52" fromId="31" toId="33">
</dataflow>
<dataflow id="204" from="input_buffer_dest" to="write_ln52" fromId="32" toId="33">
</dataflow>
<dataflow id="205" from="input_buffer_last" to="br_ln27" fromId="30" toId="34">
</dataflow>
<dataflow id="207" from="_ssdm_op_SpecLoopName" to="specloopname_ln24" fromId="206" toId="35">
</dataflow>
<dataflow id="209" from="empty_5" to="specloopname_ln24" fromId="208" toId="35">
</dataflow>
<dataflow id="211" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="210" toId="37">
</dataflow>
<dataflow id="212" from="StgValue_95" to="specpipeline_ln0" fromId="95" toId="37">
</dataflow>
<dataflow id="213" from="StgValue_82" to="specpipeline_ln0" fromId="82" toId="37">
</dataflow>
<dataflow id="214" from="StgValue_77" to="specpipeline_ln0" fromId="77" toId="37">
</dataflow>
<dataflow id="215" from="StgValue_82" to="specpipeline_ln0" fromId="82" toId="37">
</dataflow>
<dataflow id="217" from="p_str" to="specpipeline_ln0" fromId="216" toId="37">
</dataflow>
<dataflow id="218" from="_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i2P0A.i1P0A.i5P0A.i6P0A" to="write_ln52" fromId="189" toId="38">
</dataflow>
<dataflow id="219" from="output_stream_V_data_V" to="write_ln52" fromId="55" toId="38">
</dataflow>
<dataflow id="220" from="output_stream_V_keep_V" to="write_ln52" fromId="56" toId="38">
</dataflow>
<dataflow id="221" from="output_stream_V_strb_V" to="write_ln52" fromId="57" toId="38">
</dataflow>
<dataflow id="222" from="output_stream_V_user_V" to="write_ln52" fromId="58" toId="38">
</dataflow>
<dataflow id="223" from="output_stream_V_last_V" to="write_ln52" fromId="59" toId="38">
</dataflow>
<dataflow id="224" from="output_stream_V_id_V" to="write_ln52" fromId="60" toId="38">
</dataflow>
<dataflow id="225" from="output_stream_V_dest_V" to="write_ln52" fromId="61" toId="38">
</dataflow>
<dataflow id="226" from="input_buffer_data" to="write_ln52" fromId="26" toId="38">
</dataflow>
<dataflow id="227" from="input_buffer_keep" to="write_ln52" fromId="27" toId="38">
</dataflow>
<dataflow id="228" from="input_buffer_strb" to="write_ln52" fromId="28" toId="38">
</dataflow>
<dataflow id="229" from="input_buffer_user" to="write_ln52" fromId="29" toId="38">
</dataflow>
<dataflow id="230" from="input_buffer_last" to="write_ln52" fromId="30" toId="38">
</dataflow>
<dataflow id="231" from="input_buffer_id" to="write_ln52" fromId="31" toId="38">
</dataflow>
<dataflow id="232" from="input_buffer_dest" to="write_ln52" fromId="32" toId="38">
</dataflow>
<dataflow id="233" from="input_buffer_last" to="StgValue_2" fromId="30" toId="2">
</dataflow>
<dataflow id="234" from="input_buffer_last" to="StgValue_3" fromId="30" toId="3">
</dataflow>
</dataflows>


</stg>
