Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Nov  3 16:42:03 2022
| Host         : LAPTOP-F74GHAFM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_Motor_timing_summary_routed.rpt -pb top_Motor_timing_summary_routed.pb -rpx top_Motor_timing_summary_routed.rpx -warn_on_violation
| Design       : top_Motor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (13)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (26)
5. checking no_input_delay (4)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (13)
-------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: Clock_divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (26)
-------------------------------------------------
 There are 26 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.598        0.000                      0                   33        0.380        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.598        0.000                      0                   33        0.380        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.598ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.598ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 0.952ns (21.588%)  route 3.458ns (78.412%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.620     5.141    Clock_divider/r_clk_reg_0
    SLICE_X4Y61          FDCE                                         r  Clock_divider/r_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDCE (Prop_fdce_C_Q)         0.456     5.597 f  Clock_divider/r_counter_reg[26]/Q
                         net (fo=4, routed)           1.176     6.773    Clock_divider/sel0[26]
    SLICE_X4Y58          LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  Clock_divider/r_counter[31]_i_17/O
                         net (fo=1, routed)           0.601     7.498    Clock_divider/r_counter[31]_i_17_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I0_O)        0.124     7.622 r  Clock_divider/r_counter[31]_i_10/O
                         net (fo=1, routed)           0.437     8.059    Clock_divider/r_counter[31]_i_10_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I5_O)        0.124     8.183 f  Clock_divider/r_counter[31]_i_4/O
                         net (fo=32, routed)          1.243     9.427    Clock_divider/r_counter[31]_i_4_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I2_O)        0.124     9.551 r  Clock_divider/r_counter[31]_i_1/O
                         net (fo=1, routed)           0.000     9.551    Clock_divider/p_0_in[31]
    SLICE_X2Y61          FDCE                                         r  Clock_divider/r_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.506    14.847    Clock_divider/r_clk_reg_0
    SLICE_X2Y61          FDCE                                         r  Clock_divider/r_counter_reg[31]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X2Y61          FDCE (Setup_fdce_C_D)        0.079    15.149    Clock_divider/r_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -9.551    
  -------------------------------------------------------------------
                         slack                                  5.598    

Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.374ns  (logic 0.952ns (21.767%)  route 3.422ns (78.233%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.620     5.141    Clock_divider/r_clk_reg_0
    SLICE_X4Y61          FDCE                                         r  Clock_divider/r_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDCE (Prop_fdce_C_Q)         0.456     5.597 f  Clock_divider/r_counter_reg[26]/Q
                         net (fo=4, routed)           1.176     6.773    Clock_divider/sel0[26]
    SLICE_X4Y58          LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  Clock_divider/r_counter[31]_i_17/O
                         net (fo=1, routed)           0.601     7.498    Clock_divider/r_counter[31]_i_17_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I0_O)        0.124     7.622 r  Clock_divider/r_counter[31]_i_10/O
                         net (fo=1, routed)           0.437     8.059    Clock_divider/r_counter[31]_i_10_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I5_O)        0.124     8.183 f  Clock_divider/r_counter[31]_i_4/O
                         net (fo=32, routed)          1.207     9.390    Clock_divider/r_counter[31]_i_4_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I2_O)        0.124     9.514 r  Clock_divider/r_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     9.514    Clock_divider/p_0_in[7]
    SLICE_X4Y56          FDCE                                         r  Clock_divider/r_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507    14.848    Clock_divider/r_clk_reg_0
    SLICE_X4Y56          FDCE                                         r  Clock_divider/r_counter_reg[7]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y56          FDCE (Setup_fdce_C_D)        0.031    15.115    Clock_divider/r_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -9.514    
  -------------------------------------------------------------------
                         slack                                  5.600    

Slack (MET) :             5.617ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 0.952ns (21.682%)  route 3.439ns (78.318%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.620     5.141    Clock_divider/r_clk_reg_0
    SLICE_X4Y61          FDCE                                         r  Clock_divider/r_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDCE (Prop_fdce_C_Q)         0.456     5.597 f  Clock_divider/r_counter_reg[26]/Q
                         net (fo=4, routed)           1.176     6.773    Clock_divider/sel0[26]
    SLICE_X4Y58          LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  Clock_divider/r_counter[31]_i_17/O
                         net (fo=1, routed)           0.601     7.498    Clock_divider/r_counter[31]_i_17_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I0_O)        0.124     7.622 r  Clock_divider/r_counter[31]_i_10/O
                         net (fo=1, routed)           0.437     8.059    Clock_divider/r_counter[31]_i_10_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I5_O)        0.124     8.183 f  Clock_divider/r_counter[31]_i_4/O
                         net (fo=32, routed)          1.224     9.408    Clock_divider/r_counter[31]_i_4_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I2_O)        0.124     9.532 r  Clock_divider/r_counter[30]_i_1/O
                         net (fo=1, routed)           0.000     9.532    Clock_divider/p_0_in[30]
    SLICE_X2Y61          FDCE                                         r  Clock_divider/r_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.506    14.847    Clock_divider/r_clk_reg_0
    SLICE_X2Y61          FDCE                                         r  Clock_divider/r_counter_reg[30]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X2Y61          FDCE (Setup_fdce_C_D)        0.079    15.149    Clock_divider/r_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -9.532    
  -------------------------------------------------------------------
                         slack                                  5.617    

Slack (MET) :             5.617ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.388ns  (logic 0.952ns (21.694%)  route 3.436ns (78.306%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.620     5.141    Clock_divider/r_clk_reg_0
    SLICE_X4Y61          FDCE                                         r  Clock_divider/r_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDCE (Prop_fdce_C_Q)         0.456     5.597 f  Clock_divider/r_counter_reg[26]/Q
                         net (fo=4, routed)           1.176     6.773    Clock_divider/sel0[26]
    SLICE_X4Y58          LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  Clock_divider/r_counter[31]_i_17/O
                         net (fo=1, routed)           0.601     7.498    Clock_divider/r_counter[31]_i_17_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I0_O)        0.124     7.622 r  Clock_divider/r_counter[31]_i_10/O
                         net (fo=1, routed)           0.437     8.059    Clock_divider/r_counter[31]_i_10_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I5_O)        0.124     8.183 f  Clock_divider/r_counter[31]_i_4/O
                         net (fo=32, routed)          1.222     9.405    Clock_divider/r_counter[31]_i_4_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I2_O)        0.124     9.529 r  Clock_divider/r_counter[25]_i_1/O
                         net (fo=1, routed)           0.000     9.529    Clock_divider/p_0_in[25]
    SLICE_X2Y61          FDCE                                         r  Clock_divider/r_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.506    14.847    Clock_divider/r_clk_reg_0
    SLICE_X2Y61          FDCE                                         r  Clock_divider/r_counter_reg[25]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X2Y61          FDCE (Setup_fdce_C_D)        0.077    15.147    Clock_divider/r_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -9.529    
  -------------------------------------------------------------------
                         slack                                  5.617    

Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.354ns  (logic 0.952ns (21.864%)  route 3.402ns (78.136%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.620     5.141    Clock_divider/r_clk_reg_0
    SLICE_X4Y61          FDCE                                         r  Clock_divider/r_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDCE (Prop_fdce_C_Q)         0.456     5.597 f  Clock_divider/r_counter_reg[26]/Q
                         net (fo=4, routed)           1.176     6.773    Clock_divider/sel0[26]
    SLICE_X4Y58          LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  Clock_divider/r_counter[31]_i_17/O
                         net (fo=1, routed)           0.601     7.498    Clock_divider/r_counter[31]_i_17_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I0_O)        0.124     7.622 r  Clock_divider/r_counter[31]_i_10/O
                         net (fo=1, routed)           0.437     8.059    Clock_divider/r_counter[31]_i_10_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I5_O)        0.124     8.183 f  Clock_divider/r_counter[31]_i_4/O
                         net (fo=32, routed)          1.188     9.371    Clock_divider/r_counter[31]_i_4_n_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I2_O)        0.124     9.495 r  Clock_divider/r_counter[28]_i_1/O
                         net (fo=1, routed)           0.000     9.495    Clock_divider/p_0_in[28]
    SLICE_X4Y61          FDCE                                         r  Clock_divider/r_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504    14.845    Clock_divider/r_clk_reg_0
    SLICE_X4Y61          FDCE                                         r  Clock_divider/r_counter_reg[28]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X4Y61          FDCE (Setup_fdce_C_D)        0.031    15.137    Clock_divider/r_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -9.495    
  -------------------------------------------------------------------
                         slack                                  5.641    

Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.353ns  (logic 0.952ns (21.870%)  route 3.401ns (78.130%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.623     5.144    Clock_divider/r_clk_reg_0
    SLICE_X4Y56          FDCE                                         r  Clock_divider/r_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  Clock_divider/r_counter_reg[5]/Q
                         net (fo=4, routed)           1.423     7.022    Clock_divider/sel0[5]
    SLICE_X4Y59          LUT4 (Prop_lut4_I1_O)        0.124     7.146 r  Clock_divider/r_counter[31]_i_23/O
                         net (fo=1, routed)           0.300     7.446    Clock_divider/r_counter[31]_i_23_n_0
    SLICE_X4Y58          LUT6 (Prop_lut6_I5_O)        0.124     7.570 r  Clock_divider/r_counter[31]_i_15/O
                         net (fo=1, routed)           0.420     7.990    Clock_divider/r_counter[31]_i_15_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.124     8.114 r  Clock_divider/r_counter[31]_i_6/O
                         net (fo=32, routed)          1.259     9.373    Clock_divider/r_counter[31]_i_6_n_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I1_O)        0.124     9.497 r  Clock_divider/r_clk_i_1/O
                         net (fo=1, routed)           0.000     9.497    Clock_divider/r_clk_i_1_n_0
    SLICE_X2Y60          FDCE                                         r  Clock_divider/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507    14.848    Clock_divider/r_clk_reg_0
    SLICE_X2Y60          FDCE                                         r  Clock_divider/r_clk_reg/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X2Y60          FDCE (Setup_fdce_C_D)        0.077    15.148    Clock_divider/r_clk_reg
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                          -9.497    
  -------------------------------------------------------------------
                         slack                                  5.651    

Slack (MET) :             5.670ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 0.952ns (22.115%)  route 3.353ns (77.885%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.620     5.141    Clock_divider/r_clk_reg_0
    SLICE_X4Y61          FDCE                                         r  Clock_divider/r_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDCE (Prop_fdce_C_Q)         0.456     5.597 f  Clock_divider/r_counter_reg[26]/Q
                         net (fo=4, routed)           1.176     6.773    Clock_divider/sel0[26]
    SLICE_X4Y58          LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  Clock_divider/r_counter[31]_i_17/O
                         net (fo=1, routed)           0.601     7.498    Clock_divider/r_counter[31]_i_17_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I0_O)        0.124     7.622 r  Clock_divider/r_counter[31]_i_10/O
                         net (fo=1, routed)           0.437     8.059    Clock_divider/r_counter[31]_i_10_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I5_O)        0.124     8.183 f  Clock_divider/r_counter[31]_i_4/O
                         net (fo=32, routed)          1.138     9.322    Clock_divider/r_counter[31]_i_4_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I2_O)        0.124     9.446 r  Clock_divider/r_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     9.446    Clock_divider/p_0_in[8]
    SLICE_X4Y56          FDCE                                         r  Clock_divider/r_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507    14.848    Clock_divider/r_clk_reg_0
    SLICE_X4Y56          FDCE                                         r  Clock_divider/r_counter_reg[8]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y56          FDCE (Setup_fdce_C_D)        0.032    15.116    Clock_divider/r_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -9.446    
  -------------------------------------------------------------------
                         slack                                  5.670    

Slack (MET) :             5.748ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 0.952ns (22.538%)  route 3.272ns (77.462%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.620     5.141    Clock_divider/r_clk_reg_0
    SLICE_X4Y61          FDCE                                         r  Clock_divider/r_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDCE (Prop_fdce_C_Q)         0.456     5.597 f  Clock_divider/r_counter_reg[26]/Q
                         net (fo=4, routed)           1.176     6.773    Clock_divider/sel0[26]
    SLICE_X4Y58          LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  Clock_divider/r_counter[31]_i_17/O
                         net (fo=1, routed)           0.601     7.498    Clock_divider/r_counter[31]_i_17_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I0_O)        0.124     7.622 r  Clock_divider/r_counter[31]_i_10/O
                         net (fo=1, routed)           0.437     8.059    Clock_divider/r_counter[31]_i_10_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I5_O)        0.124     8.183 f  Clock_divider/r_counter[31]_i_4/O
                         net (fo=32, routed)          1.058     9.241    Clock_divider/r_counter[31]_i_4_n_0
    SLICE_X4Y60          LUT6 (Prop_lut6_I2_O)        0.124     9.365 r  Clock_divider/r_counter[23]_i_1/O
                         net (fo=1, routed)           0.000     9.365    Clock_divider/p_0_in[23]
    SLICE_X4Y60          FDCE                                         r  Clock_divider/r_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505    14.846    Clock_divider/r_clk_reg_0
    SLICE_X4Y60          FDCE                                         r  Clock_divider/r_counter_reg[23]/C
                         clock pessimism              0.271    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X4Y60          FDCE (Setup_fdce_C_D)        0.031    15.113    Clock_divider/r_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                  5.748    

Slack (MET) :             5.758ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 0.952ns (22.397%)  route 3.299ns (77.603%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.620     5.141    Clock_divider/r_clk_reg_0
    SLICE_X4Y61          FDCE                                         r  Clock_divider/r_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDCE (Prop_fdce_C_Q)         0.456     5.597 f  Clock_divider/r_counter_reg[26]/Q
                         net (fo=4, routed)           1.176     6.773    Clock_divider/sel0[26]
    SLICE_X4Y58          LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  Clock_divider/r_counter[31]_i_17/O
                         net (fo=1, routed)           0.601     7.498    Clock_divider/r_counter[31]_i_17_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I0_O)        0.124     7.622 r  Clock_divider/r_counter[31]_i_10/O
                         net (fo=1, routed)           0.437     8.059    Clock_divider/r_counter[31]_i_10_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I5_O)        0.124     8.183 f  Clock_divider/r_counter[31]_i_4/O
                         net (fo=32, routed)          1.084     9.268    Clock_divider/r_counter[31]_i_4_n_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I2_O)        0.124     9.392 r  Clock_divider/r_counter[22]_i_1/O
                         net (fo=1, routed)           0.000     9.392    Clock_divider/p_0_in[22]
    SLICE_X2Y60          FDCE                                         r  Clock_divider/r_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507    14.848    Clock_divider/r_clk_reg_0
    SLICE_X2Y60          FDCE                                         r  Clock_divider/r_counter_reg[22]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X2Y60          FDCE (Setup_fdce_C_D)        0.079    15.150    Clock_divider/r_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -9.392    
  -------------------------------------------------------------------
                         slack                                  5.758    

Slack (MET) :             5.770ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.240ns  (logic 0.952ns (22.454%)  route 3.288ns (77.546%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.620     5.141    Clock_divider/r_clk_reg_0
    SLICE_X4Y61          FDCE                                         r  Clock_divider/r_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDCE (Prop_fdce_C_Q)         0.456     5.597 f  Clock_divider/r_counter_reg[26]/Q
                         net (fo=4, routed)           1.176     6.773    Clock_divider/sel0[26]
    SLICE_X4Y58          LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  Clock_divider/r_counter[31]_i_17/O
                         net (fo=1, routed)           0.601     7.498    Clock_divider/r_counter[31]_i_17_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I0_O)        0.124     7.622 r  Clock_divider/r_counter[31]_i_10/O
                         net (fo=1, routed)           0.437     8.059    Clock_divider/r_counter[31]_i_10_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I5_O)        0.124     8.183 f  Clock_divider/r_counter[31]_i_4/O
                         net (fo=32, routed)          1.073     9.257    Clock_divider/r_counter[31]_i_4_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I2_O)        0.124     9.381 r  Clock_divider/r_counter[29]_i_1/O
                         net (fo=1, routed)           0.000     9.381    Clock_divider/p_0_in[29]
    SLICE_X2Y61          FDCE                                         r  Clock_divider/r_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.506    14.847    Clock_divider/r_clk_reg_0
    SLICE_X2Y61          FDCE                                         r  Clock_divider/r_counter_reg[29]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X2Y61          FDCE (Setup_fdce_C_D)        0.081    15.151    Clock_divider/r_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -9.381    
  -------------------------------------------------------------------
                         slack                                  5.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 Clock_divider/r_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.254ns (48.989%)  route 0.264ns (51.011%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.592     1.475    Clock_divider/r_clk_reg_0
    SLICE_X2Y57          FDCE                                         r  Clock_divider/r_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDCE (Prop_fdce_C_Q)         0.164     1.639 f  Clock_divider/r_counter_reg[11]/Q
                         net (fo=2, routed)           0.117     1.757    Clock_divider/sel0[11]
    SLICE_X2Y56          LUT4 (Prop_lut4_I1_O)        0.045     1.802 f  Clock_divider/r_counter[31]_i_3/O
                         net (fo=32, routed)          0.147     1.949    Clock_divider/r_counter[31]_i_3_n_0
    SLICE_X2Y56          LUT6 (Prop_lut6_I1_O)        0.045     1.994 r  Clock_divider/r_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.994    Clock_divider/p_0_in[6]
    SLICE_X2Y56          FDCE                                         r  Clock_divider/r_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     1.991    Clock_divider/r_clk_reg_0
    SLICE_X2Y56          FDCE                                         r  Clock_divider/r_counter_reg[6]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X2Y56          FDCE (Hold_fdce_C_D)         0.121     1.613    Clock_divider/r_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 Clock_divider/r_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.209ns (37.879%)  route 0.343ns (62.121%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.474    Clock_divider/r_clk_reg_0
    SLICE_X2Y60          FDCE                                         r  Clock_divider/r_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  Clock_divider/r_clk_reg/Q
                         net (fo=14, routed)          0.343     1.981    Clock_divider/CLK
    SLICE_X2Y60          LUT6 (Prop_lut6_I5_O)        0.045     2.026 r  Clock_divider/r_clk_i_1/O
                         net (fo=1, routed)           0.000     2.026    Clock_divider/r_clk_i_1_n_0
    SLICE_X2Y60          FDCE                                         r  Clock_divider/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     1.989    Clock_divider/r_clk_reg_0
    SLICE_X2Y60          FDCE                                         r  Clock_divider/r_clk_reg/C
                         clock pessimism             -0.515     1.474    
    SLICE_X2Y60          FDCE (Hold_fdce_C_D)         0.120     1.594    Clock_divider/r_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 Clock_divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.186ns (33.383%)  route 0.371ns (66.617%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.474    Clock_divider/r_clk_reg_0
    SLICE_X4Y55          FDCE                                         r  Clock_divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDCE (Prop_fdce_C_Q)         0.141     1.615 f  Clock_divider/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.371     1.986    Clock_divider/sel0[0]
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.045     2.031 r  Clock_divider/r_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.031    Clock_divider/p_0_in[0]
    SLICE_X4Y55          FDCE                                         r  Clock_divider/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     1.989    Clock_divider/r_clk_reg_0
    SLICE_X4Y55          FDCE                                         r  Clock_divider/r_counter_reg[0]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X4Y55          FDCE (Hold_fdce_C_D)         0.091     1.565    Clock_divider/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 Clock_divider/r_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.383ns (62.741%)  route 0.227ns (37.259%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.592     1.475    Clock_divider/r_clk_reg_0
    SLICE_X2Y57          FDCE                                         r  Clock_divider/r_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDCE (Prop_fdce_C_Q)         0.164     1.639 r  Clock_divider/r_counter_reg[11]/Q
                         net (fo=2, routed)           0.061     1.700    Clock_divider/sel0[11]
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.811 r  Clock_divider/r_counter_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.166     1.978    Clock_divider/data0[11]
    SLICE_X2Y57          LUT6 (Prop_lut6_I0_O)        0.108     2.086 r  Clock_divider/r_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     2.086    Clock_divider/p_0_in[11]
    SLICE_X2Y57          FDCE                                         r  Clock_divider/r_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.862     1.990    Clock_divider/r_clk_reg_0
    SLICE_X2Y57          FDCE                                         r  Clock_divider/r_counter_reg[11]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X2Y57          FDCE (Hold_fdce_C_D)         0.121     1.596    Clock_divider/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 Clock_divider/r_counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.422ns (67.430%)  route 0.204ns (32.570%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.474    Clock_divider/r_clk_reg_0
    SLICE_X2Y60          FDCE                                         r  Clock_divider/r_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  Clock_divider/r_counter_reg[21]/Q
                         net (fo=3, routed)           0.063     1.702    Clock_divider/sel0[21]
    SLICE_X3Y60          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.853 r  Clock_divider/r_counter_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.141     1.993    Clock_divider/data0[22]
    SLICE_X2Y60          LUT6 (Prop_lut6_I0_O)        0.107     2.100 r  Clock_divider/r_counter[22]_i_1/O
                         net (fo=1, routed)           0.000     2.100    Clock_divider/p_0_in[22]
    SLICE_X2Y60          FDCE                                         r  Clock_divider/r_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     1.989    Clock_divider/r_clk_reg_0
    SLICE_X2Y60          FDCE                                         r  Clock_divider/r_counter_reg[22]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X2Y60          FDCE (Hold_fdce_C_D)         0.121     1.595    Clock_divider/r_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 Clock_divider/r_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.254ns (39.800%)  route 0.384ns (60.200%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.592     1.475    Clock_divider/r_clk_reg_0
    SLICE_X2Y57          FDCE                                         r  Clock_divider/r_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDCE (Prop_fdce_C_Q)         0.164     1.639 f  Clock_divider/r_counter_reg[11]/Q
                         net (fo=2, routed)           0.117     1.757    Clock_divider/sel0[11]
    SLICE_X2Y56          LUT4 (Prop_lut4_I1_O)        0.045     1.802 f  Clock_divider/r_counter[31]_i_3/O
                         net (fo=32, routed)          0.267     2.068    Clock_divider/r_counter[31]_i_3_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I1_O)        0.045     2.113 r  Clock_divider/r_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     2.113    Clock_divider/p_0_in[7]
    SLICE_X4Y56          FDCE                                         r  Clock_divider/r_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     1.989    Clock_divider/r_clk_reg_0
    SLICE_X4Y56          FDCE                                         r  Clock_divider/r_counter_reg[7]/C
                         clock pessimism             -0.478     1.511    
    SLICE_X4Y56          FDCE (Hold_fdce_C_D)         0.092     1.603    Clock_divider/r_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 Clock_divider/r_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.418ns (65.675%)  route 0.218ns (34.325%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.592     1.475    Clock_divider/r_clk_reg_0
    SLICE_X2Y57          FDCE                                         r  Clock_divider/r_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDCE (Prop_fdce_C_Q)         0.164     1.639 r  Clock_divider/r_counter_reg[11]/Q
                         net (fo=2, routed)           0.061     1.700    Clock_divider/sel0[11]
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.844 r  Clock_divider/r_counter_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.157     2.002    Clock_divider/data0[12]
    SLICE_X4Y57          LUT6 (Prop_lut6_I0_O)        0.110     2.112 r  Clock_divider/r_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     2.112    Clock_divider/p_0_in[12]
    SLICE_X4Y57          FDCE                                         r  Clock_divider/r_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.860     1.988    Clock_divider/r_clk_reg_0
    SLICE_X4Y57          FDCE                                         r  Clock_divider/r_counter_reg[12]/C
                         clock pessimism             -0.478     1.510    
    SLICE_X4Y57          FDCE (Hold_fdce_C_D)         0.091     1.601    Clock_divider/r_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 Clock_divider/r_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.254ns (38.868%)  route 0.399ns (61.132%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.592     1.475    Clock_divider/r_clk_reg_0
    SLICE_X2Y57          FDCE                                         r  Clock_divider/r_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDCE (Prop_fdce_C_Q)         0.164     1.639 f  Clock_divider/r_counter_reg[11]/Q
                         net (fo=2, routed)           0.117     1.757    Clock_divider/sel0[11]
    SLICE_X2Y56          LUT4 (Prop_lut4_I1_O)        0.045     1.802 f  Clock_divider/r_counter[31]_i_3/O
                         net (fo=32, routed)          0.282     2.084    Clock_divider/r_counter[31]_i_3_n_0
    SLICE_X2Y56          LUT6 (Prop_lut6_I1_O)        0.045     2.129 r  Clock_divider/r_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     2.129    Clock_divider/p_0_in[4]
    SLICE_X2Y56          FDCE                                         r  Clock_divider/r_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     1.991    Clock_divider/r_clk_reg_0
    SLICE_X2Y56          FDCE                                         r  Clock_divider/r_counter_reg[4]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X2Y56          FDCE (Hold_fdce_C_D)         0.121     1.613    Clock_divider/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 Clock_divider/r_counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.463ns (71.451%)  route 0.185ns (28.549%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.474    Clock_divider/r_clk_reg_0
    SLICE_X2Y60          FDCE                                         r  Clock_divider/r_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  Clock_divider/r_counter_reg[21]/Q
                         net (fo=3, routed)           0.063     1.702    Clock_divider/sel0[21]
    SLICE_X3Y60          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.191     1.893 r  Clock_divider/r_counter_reg[24]_i_2/O[2]
                         net (fo=1, routed)           0.122     2.014    Clock_divider/data0[23]
    SLICE_X4Y60          LUT6 (Prop_lut6_I0_O)        0.108     2.122 r  Clock_divider/r_counter[23]_i_1/O
                         net (fo=1, routed)           0.000     2.122    Clock_divider/p_0_in[23]
    SLICE_X4Y60          FDCE                                         r  Clock_divider/r_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.860     1.987    Clock_divider/r_clk_reg_0
    SLICE_X4Y60          FDCE                                         r  Clock_divider/r_counter_reg[23]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X4Y60          FDCE (Hold_fdce_C_D)         0.092     1.601    Clock_divider/r_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 Clock_divider/r_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.254ns (38.573%)  route 0.404ns (61.427%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.592     1.475    Clock_divider/r_clk_reg_0
    SLICE_X2Y57          FDCE                                         r  Clock_divider/r_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDCE (Prop_fdce_C_Q)         0.164     1.639 f  Clock_divider/r_counter_reg[11]/Q
                         net (fo=2, routed)           0.117     1.757    Clock_divider/sel0[11]
    SLICE_X2Y56          LUT4 (Prop_lut4_I1_O)        0.045     1.802 f  Clock_divider/r_counter[31]_i_3/O
                         net (fo=32, routed)          0.287     2.089    Clock_divider/r_counter[31]_i_3_n_0
    SLICE_X2Y56          LUT6 (Prop_lut6_I1_O)        0.045     2.134 r  Clock_divider/r_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.134    Clock_divider/p_0_in[1]
    SLICE_X2Y56          FDCE                                         r  Clock_divider/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     1.991    Clock_divider/r_clk_reg_0
    SLICE_X2Y56          FDCE                                         r  Clock_divider/r_counter_reg[1]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X2Y56          FDCE (Hold_fdce_C_D)         0.120     1.612    Clock_divider/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.521    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y60    Clock_divider/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y55    Clock_divider/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y57    Clock_divider/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y57    Clock_divider/r_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y57    Clock_divider/r_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y57    Clock_divider/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y57    Clock_divider/r_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y59    Clock_divider/r_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y59    Clock_divider/r_counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y57    Clock_divider/r_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y57    Clock_divider/r_counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y59    Clock_divider/r_counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y60    Clock_divider/r_counter_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y59    Clock_divider/r_counter_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y60    Clock_divider/r_counter_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y60    Clock_divider/r_counter_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y61    Clock_divider/r_counter_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y61    Clock_divider/r_counter_reg[29]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y61    Clock_divider/r_counter_reg[30]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y57    Clock_divider/r_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y57    Clock_divider/r_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y57    Clock_divider/r_counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y56    Clock_divider/r_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y56    Clock_divider/r_counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y56    Clock_divider/r_counter_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y57    Clock_divider/r_counter_reg[9]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y60    Clock_divider/r_clk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y55    Clock_divider/r_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y57    Clock_divider/r_counter_reg[10]/C



