INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shubhang/ELD/assignment3/assignment3.srcs/sources_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockgen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shubhang/ELD/assignment3/assignment3.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shubhang/ELD/assignment3/assignment3.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2458] undeclared symbol clock1, assumed default net type wire [/home/shubhang/ELD/assignment3/assignment3.srcs/sources_1/new/testbench.v:8]
INFO: [VRFC 10-2458] undeclared symbol clock2, assumed default net type wire [/home/shubhang/ELD/assignment3/assignment3.srcs/sources_1/new/testbench.v:8]
INFO: [VRFC 10-2458] undeclared symbol clock3, assumed default net type wire [/home/shubhang/ELD/assignment3/assignment3.srcs/sources_1/new/testbench.v:8]
INFO: [VRFC 10-2458] undeclared symbol clock4, assumed default net type wire [/home/shubhang/ELD/assignment3/assignment3.srcs/sources_1/new/testbench.v:8]
INFO: [VRFC 10-2458] undeclared symbol clock5, assumed default net type wire [/home/shubhang/ELD/assignment3/assignment3.srcs/sources_1/new/testbench.v:8]
INFO: [VRFC 10-2458] undeclared symbol clock6, assumed default net type wire [/home/shubhang/ELD/assignment3/assignment3.srcs/sources_1/new/testbench.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shubhang/ELD/assignment3/assignment3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
