# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
pwd
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU
do simulation/sdram_bfm/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/sdram_intf.sv                  design_rtl/interface/sdram_read_intf.sv             simulation/sdram_bfm/sdram_bfm_test.sv              simulation/sdram_bfm/sdram_slave_bfm.sv  
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 13:46:52 on Mar 19,2025
# vlog -reportprogress 300 -sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv simulation/sdram_bfm/sdram_bfm_test.sv simulation/sdram_bfm/sdram_slave_bfm.sv 
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_bfm_test
# ** Error: simulation/sdram_bfm/sdram_bfm_test.sv(10): (vlog-2730) Undefined variable: 'SDRAM_W'.
# -- Compiling module sdram_slave_bfm
# ** Error: (vlog-13069) simulation/sdram_bfm/sdram_slave_bfm.sv(27): near "wait": syntax error, unexpected wait.
# ** Error: (vlog-13069) simulation/sdram_bfm/sdram_slave_bfm.sv(66): near ")": syntax error, unexpected ')'.
# ** Error: simulation/sdram_bfm/sdram_slave_bfm.sv(76): (vlog-2730) Undefined variable: 'mem'.
# ** Error: (vlog-13069) simulation/sdram_bfm/sdram_slave_bfm.sv(79): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) simulation/sdram_bfm/sdram_slave_bfm.sv(101): near ")": syntax error, unexpected ')'.
# ** Error: simulation/sdram_bfm/sdram_slave_bfm.sv(114): (vlog-2730) Undefined variable: 'mem'.
# End time: 13:46:53 on Mar 19,2025, Elapsed time: 0:00:01
# Errors: 7, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./simulation/sdram_bfm/compile.tcl line 23
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do simulation/sdram_bfm/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/sdram_intf.sv                  design_rtl/interface/sdram_read_intf.sv             simulation/sdram_bfm/sdram_bfm_test.sv              simulation/sdram_bfm/sdram_slave_bfm.sv  
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 13:47:21 on Mar 19,2025
# vlog -reportprogress 300 -sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv simulation/sdram_bfm/sdram_bfm_test.sv simulation/sdram_bfm/sdram_slave_bfm.sv 
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_bfm_test
# -- Compiling module sdram_slave_bfm
# ** Error: (vlog-13069) simulation/sdram_bfm/sdram_slave_bfm.sv(27): near "wait": syntax error, unexpected wait.
# ** Error: (vlog-13069) simulation/sdram_bfm/sdram_slave_bfm.sv(66): near ")": syntax error, unexpected ')'.
# ** Error: simulation/sdram_bfm/sdram_slave_bfm.sv(76): (vlog-2730) Undefined variable: 'mem'.
# ** Error: (vlog-13069) simulation/sdram_bfm/sdram_slave_bfm.sv(79): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) simulation/sdram_bfm/sdram_slave_bfm.sv(101): near ")": syntax error, unexpected ')'.
# ** Error: simulation/sdram_bfm/sdram_slave_bfm.sv(114): (vlog-2730) Undefined variable: 'mem'.
# End time: 13:47:21 on Mar 19,2025, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./simulation/sdram_bfm/compile.tcl line 23
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do simulation/sdram_bfm/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/sdram_intf.sv                  design_rtl/interface/sdram_read_intf.sv             simulation/sdram_bfm/sdram_bfm_test.sv              simulation/sdram_bfm/sdram_slave_bfm.sv  
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 13:48:00 on Mar 19,2025
# vlog -reportprogress 300 -sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv simulation/sdram_bfm/sdram_bfm_test.sv simulation/sdram_bfm/sdram_slave_bfm.sv 
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_bfm_test
# -- Compiling module sdram_slave_bfm
# ** Error: (vlog-13069) simulation/sdram_bfm/sdram_slave_bfm.sv(66): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) simulation/sdram_bfm/sdram_slave_bfm.sv(79): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) simulation/sdram_bfm/sdram_slave_bfm.sv(101): near ")": syntax error, unexpected ')'.
# End time: 13:48:00 on Mar 19,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./simulation/sdram_bfm/compile.tcl line 23
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do simulation/sdram_bfm/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/sdram_intf.sv                  design_rtl/interface/sdram_read_intf.sv             simulation/sdram_bfm/sdram_bfm_test.sv              simulation/sdram_bfm/sdram_slave_bfm.sv  
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 13:49:09 on Mar 19,2025
# vlog -reportprogress 300 -sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv simulation/sdram_bfm/sdram_bfm_test.sv simulation/sdram_bfm/sdram_slave_bfm.sv 
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_bfm_test
# -- Compiling module sdram_slave_bfm
# 
# Top level modules:
# 	sdram_bfm_test
# End time: 13:49:09 on Mar 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/sdram_bfm/elaborate.tcl
# sdram_bfm_test
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver sdram_bfm_test 
# Start time: 13:49:14 on Mar 19,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error: simulation/sdram_bfm/sdram_bfm_test.sv(44): Module 'avmm_sdram_read_wrapper' is not defined.
#  For instance 'sdram' at path 'sdram_bfm_test'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./simulation/sdram_bfm/elaborate.tcl PAUSED at line 11
do simulation/sdram_bfm/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/sdram_intf.sv                  design_rtl/interface/sdram_read_intf.sv             design_rtl/io/avmm_sdram_read_wrapper.sv            simulation/sdram_bfm/sdram_bfm_test.sv              simulation/sdram_bfm/sdram_slave_bfm.sv  
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 13:49:51 on Mar 19,2025
# vlog -reportprogress 300 -sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/io/avmm_sdram_read_wrapper.sv simulation/sdram_bfm/sdram_bfm_test.sv simulation/sdram_bfm/sdram_slave_bfm.sv 
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module sdram_bfm_test
# -- Compiling module sdram_slave_bfm
# 
# Top level modules:
# 	sdram_bfm_test
# End time: 13:49:51 on Mar 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/sdram_bfm/elaborate.tcl
# sdram_bfm_test
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver sdram_bfm_test 
# Start time: 13:49:14 on Mar 19,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "avmm_sdram_read_wrapper(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=2.
# Loading sv_std.std
# Loading work.sdram_bfm_test(fast)
# Loading work.sdram_read_intf(fast__1)
# Loading work.sdram_slave_bfm(fast)
# Loading work.avmm_sdram_read_wrapper(fast)
add wave -position insertpoint  \
sim:/sdram_bfm_test/SDRAM_W \
sim:/sdram_bfm_test/clk \
sim:/sdram_bfm_test/rst_n \
sim:/sdram_bfm_test/address \
sim:/sdram_bfm_test/burstcount \
sim:/sdram_bfm_test/waitrequest \
sim:/sdram_bfm_test/readdata \
sim:/sdram_bfm_test/readdatavalid \
sim:/sdram_bfm_test/read \
sim:/sdram_bfm_test/writedata \
sim:/sdram_bfm_test/byteenable \
sim:/sdram_bfm_test/write
add wave -position insertpoint  \
sim:/sdram_bfm_test/i_sdram_read_intf/SDRAM_DATA_W \
sim:/sdram_bfm_test/i_sdram_read_intf/read_addr \
sim:/sdram_bfm_test/i_sdram_read_intf/read_cnt \
sim:/sdram_bfm_test/i_sdram_read_intf/read_done \
sim:/sdram_bfm_test/i_sdram_read_intf/read_start \
sim:/sdram_bfm_test/i_sdram_read_intf/read_valid \
sim:/sdram_bfm_test/i_sdram_read_intf/read_data
run -a
# Read operation start, waiting...
# Read wait done. address: 20000000, burstcount:   11
# ** Note: $stop    : simulation/sdram_bfm/sdram_bfm_test.sv(80)
#    Time: 2800 ps  Iteration: 1  Instance: /sdram_bfm_test
# Break in Module sdram_bfm_test at simulation/sdram_bfm/sdram_bfm_test.sv line 80
do simulation/sdram_bfm/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/sdram_intf.sv                  design_rtl/interface/sdram_read_intf.sv             design_rtl/io/avmm_sdram_read_wrapper.sv            simulation/sdram_bfm/sdram_bfm_test.sv              simulation/sdram_bfm/sdram_slave_bfm.sv  
#   
# ** Error: Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
# Error in macro ./simulation/sdram_bfm/compile.tcl line 14
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
#     while executing
# "cd $PROJ_PATH"
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/eric/Documents/Conformer-FPGA-New/TinyNPU/simulation/sdram_bfm/wave.do
quit -sim
# End time: 13:51:56 on Mar 19,2025, Elapsed time: 0:02:42
# Errors: 2, Warnings: 2
do simulation/sdram_bfm/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/sdram_intf.sv                  design_rtl/interface/sdram_read_intf.sv             design_rtl/io/avmm_sdram_read_wrapper.sv            simulation/sdram_bfm/sdram_bfm_test.sv              simulation/sdram_bfm/sdram_slave_bfm.sv  
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 13:51:59 on Mar 19,2025
# vlog -reportprogress 300 -sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/io/avmm_sdram_read_wrapper.sv simulation/sdram_bfm/sdram_bfm_test.sv simulation/sdram_bfm/sdram_slave_bfm.sv 
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module sdram_bfm_test
# -- Compiling module sdram_slave_bfm
# 
# Top level modules:
# 	sdram_bfm_test
# End time: 13:51:59 on Mar 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/sdram_bfm/elaborate.tcl
# sdram_bfm_test
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver sdram_bfm_test 
# Start time: 13:52:02 on Mar 19,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.sdram_bfm_test(fast)
# Loading work.sdram_read_intf(fast__1)
# Loading work.sdram_slave_bfm(fast)
# Loading work.avmm_sdram_read_wrapper(fast)
do simulation/sdram_bfm/wave.do
run -a
# Read operation start, waiting...
# Read wait done. address: 20000000, burstcount:   11
# Read data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# Read done
# ** Note: $stop    : simulation/sdram_bfm/sdram_bfm_test.sv(89)
#    Time: 2800 ps  Iteration: 1  Instance: /sdram_bfm_test
# Break in Module sdram_bfm_test at simulation/sdram_bfm/sdram_bfm_test.sv line 89
quit -sim
# End time: 13:53:05 on Mar 19,2025, Elapsed time: 0:01:03
# Errors: 0, Warnings: 1
do simulation/sdram_bfm/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/sdram_intf.sv                  design_rtl/interface/sdram_read_intf.sv             design_rtl/io/avmm_sdram_read_wrapper.sv            simulation/sdram_bfm/sdram_bfm_test.sv              simulation/sdram_bfm/sdram_slave_bfm.sv  
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 13:53:07 on Mar 19,2025
# vlog -reportprogress 300 -sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/io/avmm_sdram_read_wrapper.sv simulation/sdram_bfm/sdram_bfm_test.sv simulation/sdram_bfm/sdram_slave_bfm.sv 
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module sdram_bfm_test
# -- Compiling module sdram_slave_bfm
# 
# Top level modules:
# 	sdram_bfm_test
# End time: 13:53:07 on Mar 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/sdram_bfm/elaborate.tcl
# sdram_bfm_test
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver sdram_bfm_test 
# Start time: 13:53:08 on Mar 19,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.sdram_bfm_test(fast)
# Loading work.sdram_read_intf(fast__1)
# Loading work.sdram_slave_bfm(fast)
# Loading work.avmm_sdram_read_wrapper(fast)
do simulation/sdram_bfm/wave.do
run -a
#      262144 words read from simulation/sdram_bfm/rd_mem.bin to addr   536870912.
# Read operation start, waiting...
# Read wait done. address: 20000000, burstcount:   11
# Read data: edf7def0e5e9f5f4eee9efe9f9ebf2e4
# Read done
# ** Note: $stop    : simulation/sdram_bfm/sdram_bfm_test.sv(91)
#    Time: 2800 ps  Iteration: 1  Instance: /sdram_bfm_test
# Break in Module sdram_bfm_test at simulation/sdram_bfm/sdram_bfm_test.sv line 91
quit -sim
# End time: 13:54:17 on Mar 19,2025, Elapsed time: 0:01:09
# Errors: 0, Warnings: 1
do simulation/sdram_bfm/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/sdram_intf.sv                  design_rtl/interface/sdram_read_intf.sv             design_rtl/io/avmm_sdram_read_wrapper.sv            simulation/sdram_bfm/sdram_bfm_test.sv              simulation/sdram_bfm/sdram_slave_bfm.sv  
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 13:54:19 on Mar 19,2025
# vlog -reportprogress 300 -sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/io/avmm_sdram_read_wrapper.sv simulation/sdram_bfm/sdram_bfm_test.sv simulation/sdram_bfm/sdram_slave_bfm.sv 
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module sdram_bfm_test
# -- Compiling module sdram_slave_bfm
# 
# Top level modules:
# 	sdram_bfm_test
# End time: 13:54:19 on Mar 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/sdram_bfm/elaborate.tcl
# sdram_bfm_test
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver sdram_bfm_test 
# Start time: 13:54:20 on Mar 19,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.sdram_bfm_test(fast)
# Loading work.sdram_read_intf(fast__1)
# Loading work.sdram_slave_bfm(fast)
# Loading work.avmm_sdram_read_wrapper(fast)
do simulation/sdram_bfm/wave.do
run -a
#      262144 words read from simulation/sdram_bfm/rd_mem.bin to addr   536870912.
# Read operation start, waiting...
# Read wait done. address: 20000000, burstcount:   11
# Read data: edf7def0e5e9f5f4eee9efe9f9ebf2e4
# Read data: eeecf3f0f2f0eff4e2e2d6f4e6eff0ef
# Read data: efdafadbe0fdf2faeaf3e7e2eee1f0f2
# Read data: 55e5f5ddfde8efe5e6f3e7f9e8eaf5eb
# Read data: f9f4ebeefaeceaf5f3f6e4e0e8eae5f8
# Read data: e4d5f6dce2e9f1f1df10f7f1e3e9efe2
# Read data: f2e1e9dee0e2f3f2ebeae3fdebfff1f2
# Read data: f7e7ecedefd3f5ebebe0e6f0efeddeee
# Read data: 02f3eceae5ddf1e0dfe6f1fff1e4f1ea
# Read data: 07e6f6f2f4e5ececebeeecf9eeedf7f0
# Read data: e5ede7ebf5efe6eefbeaedf0eeeaece5
# Read done
# Read operation done.
# Break key hit
# Simulation stop requested.
quit -sim
# End time: 13:55:17 on Mar 19,2025, Elapsed time: 0:00:57
# Errors: 0, Warnings: 1
do simulation/sdram_bfm/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/sdram_intf.sv                  design_rtl/interface/sdram_read_intf.sv             design_rtl/io/avmm_sdram_read_wrapper.sv            simulation/sdram_bfm/sdram_bfm_test.sv              simulation/sdram_bfm/sdram_slave_bfm.sv  
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 13:55:19 on Mar 19,2025
# vlog -reportprogress 300 -sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/io/avmm_sdram_read_wrapper.sv simulation/sdram_bfm/sdram_bfm_test.sv simulation/sdram_bfm/sdram_slave_bfm.sv 
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module sdram_bfm_test
# -- Compiling module sdram_slave_bfm
# 
# Top level modules:
# 	sdram_bfm_test
# End time: 13:55:19 on Mar 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/sdram_bfm/elaborate.tcl
# sdram_bfm_test
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver sdram_bfm_test 
# Start time: 13:55:20 on Mar 19,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.sdram_bfm_test(fast)
# Loading work.sdram_read_intf(fast__1)
# Loading work.sdram_slave_bfm(fast)
# Loading work.avmm_sdram_read_wrapper(fast)
do simulation/sdram_bfm/wave.do
run -a
#      262144 words read from simulation/sdram_bfm/rd_mem.bin to addr   536870912.
# Read operation start, waiting...
# Read wait done. address: 20000000, burstcount:   11
# Read data: edf7def0e5e9f5f4eee9efe9f9ebf2e4
# Read data: eeecf3f0f2f0eff4e2e2d6f4e6eff0ef
# Read data: efdafadbe0fdf2faeaf3e7e2eee1f0f2
# Read data: 55e5f5ddfde8efe5e6f3e7f9e8eaf5eb
# Read data: f9f4ebeefaeceaf5f3f6e4e0e8eae5f8
# Read data: e4d5f6dce2e9f1f1df10f7f1e3e9efe2
# Read data: f2e1e9dee0e2f3f2ebeae3fdebfff1f2
# Read data: f7e7ecedefd3f5ebebe0e6f0efeddeee
# Read data: 02f3eceae5ddf1e0dfe6f1fff1e4f1ea
# Read data: 07e6f6f2f4e5ececebeeecf9eeedf7f0
# Read data: e5ede7ebf5efe6eefbeaedf0eeeaece5
# Read done
# Read operation done.
# Break key hit
# Break in Module sdram_slave_bfm at simulation/sdram_bfm/sdram_slave_bfm.sv line 90
quit -sim
# End time: 13:56:13 on Mar 19,2025, Elapsed time: 0:00:53
# Errors: 0, Warnings: 1
do simulation/sdram_bfm/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/sdram_intf.sv                  design_rtl/interface/sdram_read_intf.sv             design_rtl/io/avmm_sdram_read_wrapper.sv            simulation/sdram_bfm/sdram_bfm_test.sv              simulation/sdram_bfm/sdram_slave_bfm.sv  
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 13:56:14 on Mar 19,2025
# vlog -reportprogress 300 -sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/io/avmm_sdram_read_wrapper.sv simulation/sdram_bfm/sdram_bfm_test.sv simulation/sdram_bfm/sdram_slave_bfm.sv 
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module sdram_bfm_test
# -- Compiling module sdram_slave_bfm
# 
# Top level modules:
# 	sdram_bfm_test
# End time: 13:56:14 on Mar 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/sdram_bfm/elaborate.tcl
# sdram_bfm_test
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver sdram_bfm_test 
# Start time: 13:56:16 on Mar 19,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.sdram_bfm_test(fast)
# Loading work.sdram_read_intf(fast__1)
# Loading work.sdram_slave_bfm(fast)
# Loading work.avmm_sdram_read_wrapper(fast)
do simulation/sdram_bfm/wave.do
run -a
#      262144 words read from simulation/sdram_bfm/rd_mem.bin to addr   536870912.
# Read operation start, waiting...
# Read wait done. address: 20000000, burstcount:   11
# Read data: edf7def0e5e9f5f4eee9efe9f9ebf2e4
# Read data: eeecf3f0f2f0eff4e2e2d6f4e6eff0ef
# Read data: efdafadbe0fdf2faeaf3e7e2eee1f0f2
# Read data: 55e5f5ddfde8efe5e6f3e7f9e8eaf5eb
# Read data: f9f4ebeefaeceaf5f3f6e4e0e8eae5f8
# Read data: e4d5f6dce2e9f1f1df10f7f1e3e9efe2
# Read data: f2e1e9dee0e2f3f2ebeae3fdebfff1f2
# Read data: f7e7ecedefd3f5ebebe0e6f0efeddeee
# Read data: 02f3eceae5ddf1e0dfe6f1fff1e4f1ea
# Read data: 07e6f6f2f4e5ececebeeecf9eeedf7f0
# Read data: e5ede7ebf5efe6eefbeaedf0eeeaece5
# Read done
# ** Note: $stop    : simulation/sdram_bfm/sdram_bfm_test.sv(90)
#    Time: 2800 ps  Iteration: 1  Instance: /sdram_bfm_test
# Break in Module sdram_bfm_test at simulation/sdram_bfm/sdram_bfm_test.sv line 90
quit -sim
# End time: 09:23:44 on Mar 20,2025, Elapsed time: 19:27:28
# Errors: 0, Warnings: 1
pwd
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU
do simulation/rf_move_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/bram_intf.sv        design_rtl/interface/rmio_intf.sv        design_rtl/register_file/rf_ram_mux.sv   design_rtl/register_file/rf_ram.sv       design_rtl/register_file/rf_move.sv      simulation/rf_move_sim/rf_move_tb.sv     ip_cores/ram_512x1408.v 
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 09:23:53 on Mar 20,2025
# vlog -reportprogress 300 -sv design_rtl/interface/bram_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_move.sv simulation/rf_move_sim/rf_move_tb.sv ip_cores/ram_512x1408.v 
# -- Compiling interface bram_intf
# -- Compiling interface rmio_intf
# -- Compiling module rf_ram_mux
# -- Compiling module rf_ram
# -- Compiling module rf_move
# -- Compiling module rf_move_tb
# ** Error: (vlog-13069) simulation/rf_move_sim/rf_move_tb.sv(28): near ",": syntax error, unexpected ',', expecting ')'.
# -- Compiling module ram_512x1408
# End time: 09:23:53 on Mar 20,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./simulation/rf_move_sim/compile.tcl line 26
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do simulation/rf_move_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/bram_intf.sv        design_rtl/interface/rmio_intf.sv        design_rtl/register_file/rf_ram_mux.sv   design_rtl/register_file/rf_ram.sv       design_rtl/register_file/rf_move.sv      simulation/rf_move_sim/rf_move_tb.sv     ip_cores/ram_512x1408.v 
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 09:24:10 on Mar 20,2025
# vlog -reportprogress 300 -sv design_rtl/interface/bram_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_move.sv simulation/rf_move_sim/rf_move_tb.sv ip_cores/ram_512x1408.v 
# -- Compiling interface bram_intf
# -- Compiling interface rmio_intf
# -- Compiling module rf_ram_mux
# -- Compiling module rf_ram
# -- Compiling module rf_move
# -- Compiling module rf_move_tb
# -- Compiling module ram_512x1408
# 
# Top level modules:
# 	rf_ram_mux
# 	rf_move_tb
# End time: 09:24:10 on Mar 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/rf_move_sim/elaborate.tcl
# rf_move_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver rf_move_tb 
# Start time: 09:24:13 on Mar 20,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error: simulation/rf_move_sim/rf_move_tb.sv(26): Module 'bram_mux' is not defined.
#  For instance 'i_ram_mux' at path 'rf_move_tb'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./simulation/rf_move_sim/elaborate.tcl PAUSED at line 11
do simulation/rf_move_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/bram_intf.sv        design_rtl/interface/rmio_intf.sv        design_rtl/interface/bram_mux.sv         design_rtl/register_file/rf_ram.sv       design_rtl/register_file/rf_move.sv      simulation/rf_move_sim/rf_move_tb.sv     ip_cores/ram_512x1408.v 
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 09:24:59 on Mar 20,2025
# vlog -reportprogress 300 -sv design_rtl/interface/bram_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/bram_mux.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_move.sv simulation/rf_move_sim/rf_move_tb.sv ip_cores/ram_512x1408.v 
# -- Compiling interface bram_intf
# -- Compiling interface rmio_intf
# -- Compiling module bram_mux
# ** Error: design_rtl/interface/bram_mux.sv(12): Nonconstant index into instance array 'i_bram_intf_in'.
# ** Error: design_rtl/interface/bram_mux.sv(13): Nonconstant index into instance array 'i_bram_intf_in'.
# ** Error: design_rtl/interface/bram_mux.sv(14): Nonconstant index into instance array 'i_bram_intf_in'.
# ** Error: design_rtl/interface/bram_mux.sv(15): Nonconstant index into instance array 'i_bram_intf_in'.
# -- Compiling module rf_ram
# -- Compiling module rf_move
# -- Compiling module rf_move_tb
# -- Compiling module ram_512x1408
# End time: 09:24:59 on Mar 20,2025, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./simulation/rf_move_sim/compile.tcl line 26
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do simulation/rf_move_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/bram_intf.sv        design_rtl/interface/rmio_intf.sv        design_rtl/interface/bram_mux.sv         design_rtl/register_file/rf_ram.sv       design_rtl/register_file/rf_move.sv      simulation/rf_move_sim/rf_move_tb.sv     ip_cores/ram_512x1408.v 
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 09:38:52 on Mar 20,2025
# vlog -reportprogress 300 -sv design_rtl/interface/bram_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/bram_mux.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_move.sv simulation/rf_move_sim/rf_move_tb.sv ip_cores/ram_512x1408.v 
# -- Compiling interface bram_intf
# -- Compiling interface rmio_intf
# -- Compiling module bram_mux
# ** Error: (vlog-13069) design_rtl/interface/bram_mux.sv(19): near "for": syntax error, unexpected for.
# ** Error: design_rtl/interface/bram_mux.sv(19): (vlog-2730) Undefined variable: 'i'.
# ** Error: (vlog-13069) design_rtl/interface/bram_mux.sv(19): near ")": syntax error, unexpected ')', expecting ';'.
# ** Error: (vlog-13069) design_rtl/interface/bram_mux.sv(26): near "end": syntax error, unexpected end.
# ** Error: (vlog-13069) design_rtl/interface/bram_mux.sv(29): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) design_rtl/interface/bram_mux.sv(30): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) design_rtl/interface/bram_mux.sv(31): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: design_rtl/interface/bram_mux.sv(38): 'i' is an invalid type in Generate loop. Must be a genvar.
# -- Compiling module rf_ram
# -- Compiling module rf_move
# -- Compiling module rf_move_tb
# -- Compiling module ram_512x1408
# End time: 09:38:52 on Mar 20,2025, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./simulation/rf_move_sim/compile.tcl line 26
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do simulation/rf_move_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/bram_intf.sv        design_rtl/interface/rmio_intf.sv        design_rtl/interface/bram_mux.sv         design_rtl/register_file/rf_ram.sv       design_rtl/register_file/rf_move.sv      simulation/rf_move_sim/rf_move_tb.sv     ip_cores/ram_512x1408.v 
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 09:39:09 on Mar 20,2025
# vlog -reportprogress 300 -sv design_rtl/interface/bram_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/bram_mux.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_move.sv simulation/rf_move_sim/rf_move_tb.sv ip_cores/ram_512x1408.v 
# -- Compiling interface bram_intf
# -- Compiling interface rmio_intf
# -- Compiling module bram_mux
# ** Error: (vlog-13069) design_rtl/interface/bram_mux.sv(19): near "for": syntax error, unexpected for.
# ** Error: (vlog-13069) design_rtl/interface/bram_mux.sv(19): near ")": syntax error, unexpected ')', expecting ';'.
# ** Error: (vlog-13069) design_rtl/interface/bram_mux.sv(26): near "end": syntax error, unexpected end.
# ** Error: (vlog-13069) design_rtl/interface/bram_mux.sv(29): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) design_rtl/interface/bram_mux.sv(30): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) design_rtl/interface/bram_mux.sv(31): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# -- Compiling module rf_ram
# -- Compiling module rf_move
# -- Compiling module rf_move_tb
# -- Compiling module ram_512x1408
# End time: 09:39:09 on Mar 20,2025, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./simulation/rf_move_sim/compile.tcl line 26
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do simulation/rf_move_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/bram_intf.sv        design_rtl/interface/rmio_intf.sv        design_rtl/interface/bram_mux.sv         design_rtl/register_file/rf_ram.sv       design_rtl/register_file/rf_move.sv      simulation/rf_move_sim/rf_move_tb.sv     ip_cores/ram_512x1408.v 
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 09:39:16 on Mar 20,2025
# vlog -reportprogress 300 -sv design_rtl/interface/bram_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/bram_mux.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_move.sv simulation/rf_move_sim/rf_move_tb.sv ip_cores/ram_512x1408.v 
# -- Compiling interface bram_intf
# -- Compiling interface rmio_intf
# -- Compiling module bram_mux
# ** Error: (vlog-13069) design_rtl/interface/bram_mux.sv(19): near "for": syntax error, unexpected for.
# ** Error: (vlog-13069) design_rtl/interface/bram_mux.sv(19): near ")": syntax error, unexpected ')', expecting ';'.
# ** Error: (vlog-13069) design_rtl/interface/bram_mux.sv(26): near "end": syntax error, unexpected end.
# ** Error: (vlog-13069) design_rtl/interface/bram_mux.sv(29): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) design_rtl/interface/bram_mux.sv(30): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) design_rtl/interface/bram_mux.sv(31): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# -- Compiling module rf_ram
# -- Compiling module rf_move
# -- Compiling module rf_move_tb
# -- Compiling module ram_512x1408
# End time: 09:39:16 on Mar 20,2025, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./simulation/rf_move_sim/compile.tcl line 26
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do simulation/rf_move_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/bram_intf.sv        design_rtl/interface/rmio_intf.sv        design_rtl/interface/bram_mux.sv         design_rtl/register_file/rf_ram.sv       design_rtl/register_file/rf_move.sv      simulation/rf_move_sim/rf_move_tb.sv     ip_cores/ram_512x1408.v 
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 09:39:52 on Mar 20,2025
# vlog -reportprogress 300 -sv design_rtl/interface/bram_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/bram_mux.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_move.sv simulation/rf_move_sim/rf_move_tb.sv ip_cores/ram_512x1408.v 
# -- Compiling interface bram_intf
# -- Compiling interface rmio_intf
# -- Compiling module bram_mux
# ** Error: (vlog-13069) design_rtl/interface/bram_mux.sv(19): near "generate": syntax error, unexpected generate.
# ** Error: (vlog-13069) design_rtl/interface/bram_mux.sv(19): near ")": syntax error, unexpected ')', expecting ';'.
# ** Error: (vlog-13069) design_rtl/interface/bram_mux.sv(26): near "end": syntax error, unexpected end.
# ** Error: (vlog-13069) design_rtl/interface/bram_mux.sv(29): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) design_rtl/interface/bram_mux.sv(30): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) design_rtl/interface/bram_mux.sv(31): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# -- Compiling module rf_ram
# -- Compiling module rf_move
# -- Compiling module rf_move_tb
# -- Compiling module ram_512x1408
# End time: 09:39:52 on Mar 20,2025, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./simulation/rf_move_sim/compile.tcl line 26
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do simulation/rf_move_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/bram_intf.sv        design_rtl/interface/rmio_intf.sv        design_rtl/interface/bram_mux.sv         design_rtl/register_file/rf_ram.sv       design_rtl/register_file/rf_move.sv      simulation/rf_move_sim/rf_move_tb.sv     ip_cores/ram_512x1408.v 
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 09:40:04 on Mar 20,2025
# vlog -reportprogress 300 -sv design_rtl/interface/bram_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/bram_mux.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_move.sv simulation/rf_move_sim/rf_move_tb.sv ip_cores/ram_512x1408.v 
# -- Compiling interface bram_intf
# -- Compiling interface rmio_intf
# -- Compiling module bram_mux
# ** Error: (vlog-13069) design_rtl/interface/bram_mux.sv(19): near "for": syntax error, unexpected for.
# ** Error: (vlog-13069) design_rtl/interface/bram_mux.sv(19): near ")": syntax error, unexpected ')', expecting ';'.
# ** Error: (vlog-13069) design_rtl/interface/bram_mux.sv(26): near "end": syntax error, unexpected end.
# ** Error: (vlog-13069) design_rtl/interface/bram_mux.sv(29): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) design_rtl/interface/bram_mux.sv(30): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) design_rtl/interface/bram_mux.sv(31): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# -- Compiling module rf_ram
# -- Compiling module rf_move
# -- Compiling module rf_move_tb
# -- Compiling module ram_512x1408
# End time: 09:40:04 on Mar 20,2025, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./simulation/rf_move_sim/compile.tcl line 26
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do simulation/rf_move_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/bram_intf.sv        design_rtl/interface/rmio_intf.sv        design_rtl/interface/bram_mux.sv         design_rtl/register_file/rf_ram.sv       design_rtl/register_file/rf_move.sv      simulation/rf_move_sim/rf_move_tb.sv     ip_cores/ram_512x1408.v 
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 09:42:40 on Mar 20,2025
# vlog -reportprogress 300 -sv design_rtl/interface/bram_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/bram_mux.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_move.sv simulation/rf_move_sim/rf_move_tb.sv ip_cores/ram_512x1408.v 
# -- Compiling interface bram_intf
# -- Compiling interface rmio_intf
# -- Compiling module bram_mux
# ** Error (suppressible): design_rtl/interface/bram_mux.sv(41): (vlog-2388) 'i' already declared in this scope (bram_mux) at design_rtl/interface/bram_mux.sv(14).
# -- Compiling module rf_ram
# -- Compiling module rf_move
# -- Compiling module rf_move_tb
# -- Compiling module ram_512x1408
# End time: 09:42:40 on Mar 20,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./simulation/rf_move_sim/compile.tcl line 26
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do simulation/rf_move_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/bram_intf.sv        design_rtl/interface/rmio_intf.sv        design_rtl/interface/bram_mux.sv         design_rtl/register_file/rf_ram.sv       design_rtl/register_file/rf_move.sv      simulation/rf_move_sim/rf_move_tb.sv     ip_cores/ram_512x1408.v 
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 09:42:54 on Mar 20,2025
# vlog -reportprogress 300 -sv design_rtl/interface/bram_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/bram_mux.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_move.sv simulation/rf_move_sim/rf_move_tb.sv ip_cores/ram_512x1408.v 
# -- Compiling interface bram_intf
# -- Compiling interface rmio_intf
# -- Compiling module bram_mux
# ** Error: design_rtl/interface/bram_mux.sv(15): Nonconstant index into instance array 'i_bram_intf_in'.
# ** Error: design_rtl/interface/bram_mux.sv(16): Nonconstant index into instance array 'i_bram_intf_in'.
# ** Error: design_rtl/interface/bram_mux.sv(17): Nonconstant index into instance array 'i_bram_intf_in'.
# ** Error: design_rtl/interface/bram_mux.sv(18): Nonconstant index into instance array 'i_bram_intf_in'.
# -- Compiling module rf_ram
# -- Compiling module rf_move
# -- Compiling module rf_move_tb
# -- Compiling module ram_512x1408
# End time: 09:42:54 on Mar 20,2025, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./simulation/rf_move_sim/compile.tcl line 26
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do simulation/rf_move_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/bram_intf.sv        design_rtl/interface/rmio_intf.sv        design_rtl/interface/bram_mux.sv         design_rtl/register_file/rf_ram.sv       design_rtl/register_file/rf_move.sv      simulation/rf_move_sim/rf_move_tb.sv     ip_cores/ram_512x1408.v 
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 09:43:14 on Mar 20,2025
# vlog -reportprogress 300 -sv design_rtl/interface/bram_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/bram_mux.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_move.sv simulation/rf_move_sim/rf_move_tb.sv ip_cores/ram_512x1408.v 
# -- Compiling interface bram_intf
# -- Compiling interface rmio_intf
# -- Compiling module bram_mux
# -- Compiling module rf_ram
# -- Compiling module rf_move
# -- Compiling module rf_move_tb
# -- Compiling module ram_512x1408
# 
# Top level modules:
# 	rf_move_tb
# End time: 09:43:14 on Mar 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/rf_move_sim/elaborate.tcl
# rf_move_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver rf_move_tb 
# Start time: 09:24:13 on Mar 20,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "rf_move(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=9, Warnings=2.
# Loading sv_std.std
# Loading work.rf_move_tb(fast)
# Loading work.bram_intf(fast__1)
# Loading work.bram_intf(fast__2)
# Loading work.bram_intf(fast__3)
# Loading work.bram_mux(fast)
# Loading work.rf_move_intf(fast__1)
# Loading work.rf_ram(fast)
# Loading work.bram_intf(fast__4)
# Loading work.ram_512x1408(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.rf_move(fast)
# Loading work.rmio_intf(fast__1)
# Loading work.rmio_intf(fast__2)
# ** Error (suppressible): (vsim-3837) Variable '/rf_move_tb/i_ram_intf_ram/re' written by more than one continuous assignment. See design_rtl/interface/bram_mux.sv(18).
#    Time: 0 ps  Iteration: 0  Region: /rf_move_tb/i_ram_mux/genblk1[1] File: design_rtl/interface/bram_mux.sv Line: 18
# ** Error (suppressible): (vsim-3837) Variable '/rf_move_tb/i_ram_intf_ram/we' written by more than one continuous assignment. See design_rtl/interface/bram_mux.sv(17).
#    Time: 0 ps  Iteration: 0  Region: /rf_move_tb/i_ram_mux/genblk1[1] File: design_rtl/interface/bram_mux.sv Line: 17
# ** Error (suppressible): (vsim-3837) Variable '/rf_move_tb/i_ram_intf_ram/data' written by more than one continuous assignment. See design_rtl/interface/bram_mux.sv(16).
#    Time: 0 ps  Iteration: 0  Region: /rf_move_tb/i_ram_mux/genblk1[1] File: design_rtl/interface/bram_mux.sv Line: 16
# ** Error (suppressible): (vsim-3837) Variable '/rf_move_tb/i_ram_intf_ram/addr' written by more than one continuous assignment. See design_rtl/interface/bram_mux.sv(15).
#    Time: 0 ps  Iteration: 0  Region: /rf_move_tb/i_ram_mux/genblk1[1] File: design_rtl/interface/bram_mux.sv Line: 15
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./simulation/rf_move_sim/elaborate.tcl PAUSED at line 11
do simulation/rf_move_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/bram_intf.sv        design_rtl/interface/rmio_intf.sv        design_rtl/interface/bram_mux.sv         design_rtl/register_file/rf_ram.sv       design_rtl/register_file/rf_move.sv      simulation/rf_move_sim/rf_move_tb.sv     ip_cores/ram_512x1408.v 
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 09:44:07 on Mar 20,2025
# vlog -reportprogress 300 -sv design_rtl/interface/bram_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/bram_mux.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_move.sv simulation/rf_move_sim/rf_move_tb.sv ip_cores/ram_512x1408.v 
# -- Compiling interface bram_intf
# -- Compiling interface rmio_intf
# -- Compiling module bram_mux
# -- Compiling module rf_ram
# -- Compiling module rf_move
# -- Compiling module rf_move_tb
# -- Compiling module ram_512x1408
# 
# Top level modules:
# 	rf_move_tb
# End time: 09:44:07 on Mar 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/rf_move_sim/elaborate.tcl
# rf_move_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver rf_move_tb 
# Start time: 09:24:13 on Mar 20,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error: design_rtl/interface/bram_mux.sv(15): The generate if condition must be a constant expression.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=14, Warnings=3.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./simulation/rf_move_sim/elaborate.tcl PAUSED at line 11
do simulation/rf_move_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/bram_intf.sv        design_rtl/interface/rmio_intf.sv        design_rtl/interface/bram_mux.sv         design_rtl/register_file/rf_ram.sv       design_rtl/register_file/rf_move.sv      simulation/rf_move_sim/rf_move_tb.sv     ip_cores/ram_512x1408.v 
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 09:47:18 on Mar 20,2025
# vlog -reportprogress 300 -sv design_rtl/interface/bram_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/bram_mux.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_move.sv simulation/rf_move_sim/rf_move_tb.sv ip_cores/ram_512x1408.v 
# -- Compiling interface bram_intf
# -- Compiling interface rmio_intf
# -- Compiling module bram_mux
# -- Compiling module rf_ram
# -- Compiling module rf_move
# -- Compiling module rf_move_tb
# -- Compiling module ram_512x1408
# 
# Top level modules:
# 	rf_move_tb
# End time: 09:47:18 on Mar 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/rf_move_sim/elaborate.tcl
# rf_move_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver rf_move_tb 
# Start time: 09:24:13 on Mar 20,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "rf_move(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=14, Warnings=4.
# Loading sv_std.std
# Loading work.rf_move_tb(fast)
# Loading work.bram_intf(fast__1)
# Loading work.bram_intf(fast__2)
# Loading work.bram_intf(fast__3)
# Loading work.bram_mux(fast)
# Loading work.rf_move_intf(fast__1)
# Loading work.rf_ram(fast)
# Loading work.bram_intf(fast__4)
# Loading work.ram_512x1408(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.rf_move(fast)
# Loading work.rmio_intf(fast__1)
# Loading work.rmio_intf(fast__2)
do simulation/rf_move_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/bram_intf.sv        design_rtl/interface/rmio_intf.sv        design_rtl/interface/bram_mux.sv         design_rtl/register_file/rf_ram.sv       design_rtl/register_file/rf_move.sv      simulation/rf_move_sim/rf_move_tb.sv     ip_cores/ram_512x1408.v 
#   
# ** Error: Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
# Error in macro ./simulation/rf_move_sim/compile.tcl line 16
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
#     while executing
# "cd $PROJ_PATH"
quit -sim 
# End time: 09:48:22 on Mar 20,2025, Elapsed time: 0:24:09
# Errors: 15, Warnings: 4
do simulation/rf_move_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/bram_intf.sv        design_rtl/interface/rmio_intf.sv        design_rtl/interface/bram_mux.sv         design_rtl/register_file/rf_ram.sv       design_rtl/register_file/rf_move.sv      simulation/rf_move_sim/rf_move_tb.sv     ip_cores/ram_512x1408.v 
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 09:48:24 on Mar 20,2025
# vlog -reportprogress 300 -sv design_rtl/interface/bram_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/bram_mux.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_move.sv simulation/rf_move_sim/rf_move_tb.sv ip_cores/ram_512x1408.v 
# -- Compiling interface bram_intf
# -- Compiling interface rmio_intf
# -- Compiling module bram_mux
# -- Compiling module rf_ram
# -- Compiling module rf_move
# -- Compiling module rf_move_tb
# -- Compiling module ram_512x1408
# 
# Top level modules:
# 	rf_move_tb
# End time: 09:48:24 on Mar 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/rf_move_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/bram_intf.sv        design_rtl/interface/rmio_intf.sv        design_rtl/interface/bram_mux.sv         design_rtl/register_file/rf_ram.sv       design_rtl/register_file/rf_move.sv      simulation/rf_move_sim/rf_move_tb.sv     ip_cores/ram_512x1408.v 
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 09:48:27 on Mar 20,2025
# vlog -reportprogress 300 -sv design_rtl/interface/bram_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/bram_mux.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_move.sv simulation/rf_move_sim/rf_move_tb.sv ip_cores/ram_512x1408.v 
# -- Compiling interface bram_intf
# -- Compiling interface rmio_intf
# -- Compiling module bram_mux
# -- Compiling module rf_ram
# -- Compiling module rf_move
# -- Compiling module rf_move_tb
# -- Compiling module ram_512x1408
# 
# Top level modules:
# 	rf_move_tb
# End time: 09:48:27 on Mar 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/rf_move_sim/elaborate.tcl
# rf_move_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver rf_move_tb 
# Start time: 09:48:28 on Mar 20,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.rf_move_tb(fast)
# Loading work.bram_intf(fast__1)
# Loading work.bram_intf(fast__2)
# Loading work.bram_intf(fast__3)
# Loading work.bram_mux(fast)
# Loading work.rf_move_intf(fast__1)
# Loading work.rf_ram(fast)
# Loading work.bram_intf(fast__4)
# Loading work.ram_512x1408(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.rf_move(fast)
# Loading work.rmio_intf(fast__1)
# Loading work.rmio_intf(fast__2)
quit -si,
# unknown switch: -si,
quit -sim
# End time: 09:48:33 on Mar 20,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 1
quit -sim
do simulation/rf_move_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/bram_intf.sv        design_rtl/interface/rmio_intf.sv        design_rtl/interface/bram_mux.sv         design_rtl/register_file/rf_ram.sv       design_rtl/register_file/rf_move.sv      simulation/rf_move_sim/rf_move_tb.sv     ip_cores/ram_512x1408.v 
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 09:50:00 on Mar 20,2025
# vlog -reportprogress 300 -sv design_rtl/interface/bram_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/bram_mux.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_move.sv simulation/rf_move_sim/rf_move_tb.sv ip_cores/ram_512x1408.v 
# -- Compiling interface bram_intf
# -- Compiling interface rmio_intf
# -- Compiling module bram_mux
# -- Compiling module rf_ram
# -- Compiling module rf_move
# -- Compiling module rf_move_tb
# -- Compiling module ram_512x1408
# 
# Top level modules:
# 	rf_move_tb
# End time: 09:50:00 on Mar 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/rf_move_sim/elaborate.tcl
# rf_move_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver rf_move_tb 
# Start time: 09:50:01 on Mar 20,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.rf_move_tb(fast)
# Loading work.bram_intf(fast__1)
# Loading work.bram_intf(fast__2)
# Loading work.bram_intf(fast__3)
# Loading work.bram_mux(fast)
# Loading work.rf_move_intf(fast__1)
# Loading work.rf_ram(fast)
# Loading work.bram_intf(fast__4)
# Loading work.ram_512x1408(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.rf_move(fast)
# Loading work.rmio_intf(fast__1)
# Loading work.rmio_intf(fast__2)
do simulation/rf_move_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/bram_intf.sv        design_rtl/interface/rmio_intf.sv        design_rtl/interface/bram_mux.sv         design_rtl/register_file/rf_ram.sv       design_rtl/register_file/rf_move.sv      simulation/rf_move_sim/rf_move_tb.sv     ip_cores/ram_512x1408.v 
#   
# ** Error: Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
# Error in macro ./simulation/rf_move_sim/compile.tcl line 16
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
#     while executing
# "cd $PROJ_PATH"
quit -sim
# End time: 09:51:49 on Mar 20,2025, Elapsed time: 0:01:48
# Errors: 1, Warnings: 1
do simulation/rf_move_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/bram_intf.sv        design_rtl/interface/rmio_intf.sv        design_rtl/interface/bram_mux.sv         design_rtl/register_file/rf_ram.sv       design_rtl/register_file/rf_move.sv      simulation/rf_move_sim/rf_move_tb.sv     ip_cores/ram_512x1408.v 
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 09:51:51 on Mar 20,2025
# vlog -reportprogress 300 -sv design_rtl/interface/bram_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/bram_mux.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_move.sv simulation/rf_move_sim/rf_move_tb.sv ip_cores/ram_512x1408.v 
# -- Compiling interface bram_intf
# -- Compiling interface rmio_intf
# -- Compiling module bram_mux
# -- Compiling module rf_ram
# -- Compiling module rf_move
# -- Compiling module rf_move_tb
# -- Compiling module ram_512x1408
# 
# Top level modules:
# 	rf_move_tb
# End time: 09:51:51 on Mar 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/rf_move_sim/elaborate.tcl
# rf_move_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver rf_move_tb 
# Start time: 09:51:53 on Mar 20,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.rf_move_tb(fast)
# Loading work.bram_intf(fast__1)
# Loading work.bram_intf(fast__2)
# Loading work.bram_intf(fast__3)
# Loading work.bram_mux(fast)
# Loading work.rf_move_intf(fast__1)
# Loading work.rf_ram(fast)
# Loading work.bram_intf(fast__4)
# Loading work.ram_512x1408(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.rf_move(fast)
# Loading work.rmio_intf(fast__1)
# Loading work.rmio_intf(fast__2)
run -a
# i=00000000 correct
# i=00000001 correct
# i=00000002 correct
# i=00000003 correct
# i=00000004 correct
# i=00000005 correct
# i=00000006 correct
# i=00000007 correct
# i=00000008 correct
# i=00000009 correct
# i=0000000a correct
# i=0000000b correct
# i=0000000c correct
# i=0000000d correct
# i=0000000e correct
# i=0000000f correct
# i=00000010 correct
# i=00000011 correct
# i=00000012 correct
# i=00000013 correct
# i=00000014 correct
# i=00000015 correct
# i=00000016 correct
# i=00000017 correct
# i=00000018 correct
# i=00000019 correct
# i=0000001a correct
# i=0000001b correct
# i=0000001c correct
# i=0000001d correct
# i=0000001e correct
# i=0000001f correct
# i=00000020 correct
# i=00000021 correct
# i=00000022 correct
# i=00000023 correct
# i=00000024 correct
# i=00000025 correct
# i=00000026 correct
# i=00000027 correct
# i=00000028 correct
# i=00000029 correct
# i=0000002a correct
# i=0000002b correct
# i=0000002c correct
# i=0000002d correct
# i=0000002e correct
# i=0000002f correct
# i=00000030 correct
# i=00000031 correct
# i=00000032 correct
# i=00000033 correct
# i=00000034 correct
# i=00000035 correct
# i=00000036 correct
# i=00000037 correct
# i=00000038 correct
# i=00000039 correct
# i=0000003a correct
# i=0000003b correct
# i=0000003c correct
# i=0000003d correct
# i=0000003e correct
# i=0000003f correct
# i=00000040 correct
# i=00000041 correct
# i=00000042 correct
# i=00000043 correct
# i=00000044 correct
# i=00000045 correct
# i=00000046 correct
# i=00000047 correct
# i=00000048 correct
# i=00000049 correct
# i=0000004a correct
# i=0000004b correct
# i=0000004c correct
# i=0000004d correct
# i=0000004e correct
# i=0000004f correct
# i=00000050 correct
# i=00000051 correct
# i=00000052 correct
# i=00000053 correct
# i=00000054 correct
# i=00000055 correct
# i=00000056 correct
# i=00000057 correct
# i=00000058 correct
# i=00000059 correct
# i=0000005a correct
# i=0000005b correct
# i=0000005c correct
# i=0000005d correct
# i=0000005e correct
# i=0000005f correct
# i=00000060 correct
# i=00000061 correct
# i=00000062 correct
# i=00000063 correct
# i=00000064 correct
# i=00000065 correct
# i=00000066 correct
# i=00000067 correct
# i=00000068 correct
# i=00000069 correct
# i=0000006a correct
# i=0000006b correct
# i=0000006c correct
# i=0000006d correct
# i=0000006e correct
# i=0000006f correct
# i=00000070 correct
# i=00000071 correct
# i=00000072 correct
# i=00000073 correct
# i=00000074 correct
# i=00000075 correct
# i=00000076 correct
# i=00000077 correct
# i=00000078 correct
# i=00000079 correct
# i=0000007a correct
# i=0000007b correct
# i=0000007c correct
# i=0000007d correct
# i=0000007e correct
# i=0000007f correct
# i=00000080 correct
# i=00000081 correct
# i=00000082 correct
# i=00000083 correct
# i=00000084 correct
# i=00000085 correct
# i=00000086 correct
# i=00000087 correct
# i=00000088 correct
# i=00000089 correct
# i=0000008a correct
# i=0000008b correct
# i=0000008c correct
# i=0000008d correct
# i=0000008e correct
# i=0000008f correct
# i=00000090 correct
# i=00000091 correct
# i=00000092 correct
# i=00000093 correct
# i=00000094 correct
# i=00000095 correct
# i=00000096 correct
# i=00000097 correct
# i=00000098 correct
# i=00000099 correct
# i=0000009a correct
# i=0000009b correct
# i=0000009c correct
# i=0000009d correct
# i=0000009e correct
# i=0000009f correct
# i=000000a0 correct
# i=000000a1 correct
# i=000000a2 correct
# i=000000a3 correct
# i=000000a4 correct
# i=000000a5 correct
# ** Note: $stop    : simulation/rf_move_sim/rf_move_tb.sv(121)
#    Time: 1585 ns  Iteration: 1  Instance: /rf_move_tb
# Break in Module rf_move_tb at simulation/rf_move_sim/rf_move_tb.sv line 121
