###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Sat Sep 23 06:10:25 2023
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackR...
###############################################################
Path 1: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U0_RegFile/\Reg_File_reg[1][5] /QN (v) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.662
- Setup                         0.180
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.282
- Arrival Time                 10.015
= Slack Time                    0.266
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                         |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |             | 0.000 |       |   0.000 |    0.266 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M  | 0.037 | 0.034 |   0.034 |    0.300 | 
     | REF_CLK__L2_I0                          | A v -> Y ^   | CLKINVX40M  | 0.020 | 0.030 |   0.064 |    0.330 | 
     | U_reference_clock_multiplexer/U1        | A ^ -> Y ^   | MX2X6M      | 0.186 | 0.225 |   0.288 |    0.555 | 
     | REF_CLK_M__L1_I0                        | A ^ -> Y v   | INVX20M     | 0.076 | 0.087 |   0.375 |    0.642 | 
     | REF_CLK_M__L2_I0                        | A v -> Y ^   | CLKINVX40M  | 0.297 | 0.181 |   0.556 |    0.822 | 
     | U0_RegFile/\Reg_File_reg[1][5]          | CK ^ -> QN v | SDFFRX4M    | 0.071 | 0.345 |   0.901 |    1.167 | 
     | U0_RegFile/U141                         | A v -> Y ^   | INVX2M      | 0.480 | 0.288 |   1.189 |    1.455 | 
     | U0_ALU/div_60/U9                        | A ^ -> Y v   | NOR2X4M     | 0.117 | 0.101 |   1.290 |    1.557 | 
     | U0_ALU/div_60/U46                       | A v -> Y ^   | NAND2X6M    | 0.110 | 0.093 |   1.384 |    1.650 | 
     | U0_ALU/div_60/U37                       | A ^ -> Y v   | CLKINVX8M   | 0.056 | 0.066 |   1.450 |    1.716 | 
     | U0_ALU/div_60/U3                        | A v -> Y ^   | NAND2X8M    | 0.120 | 0.081 |   1.531 |    1.797 | 
     | U0_ALU/div_60/U2                        | A ^ -> Y v   | NOR2X4M     | 0.043 | 0.050 |   1.580 |    1.847 | 
     | U0_ALU/div_60/U19                       | S0 v -> Y ^  | MX2X3M      | 0.132 | 0.226 |   1.807 |    2.073 | 
     | U0_ALU/div_60/FE_RC_57_0                | A ^ -> Y v   | INVX2M      | 0.049 | 0.055 |   1.862 |    2.128 | 
     | U0_ALU/div_60/FE_RC_72_0                | A v -> Y ^   | NAND2X2M    | 0.086 | 0.062 |   1.924 |    2.190 | 
     | U0_ALU/div_60/FE_RC_71_0                | A ^ -> Y ^   | AND3X4M     | 0.118 | 0.192 |   2.116 |    2.383 | 
     | U0_ALU/div_60/U66                       | A ^ -> Y v   | INVX2M      | 0.044 | 0.050 |   2.166 |    2.433 | 
     | U0_ALU/div_60/U35                       | B v -> Y ^   | CLKNAND2X2M | 0.143 | 0.079 |   2.246 |    2.512 | 
     | U0_ALU/div_60/FE_RC_90_0                | A ^ -> Y v   | NAND2X2M    | 0.094 | 0.093 |   2.339 |    2.605 | 
     | U0_ALU/div_60/FE_RC_89_0                | A v -> Y ^   | NAND2X2M    | 0.077 | 0.070 |   2.409 |    2.675 | 
     | U0_ALU/div_60/FE_RC_88_0                | A ^ -> Y v   | CLKNAND2X2M | 0.169 | 0.128 |   2.536 |    2.803 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFHX4M    | 0.093 | 0.252 |   2.788 |    3.055 | 
     | U0_ALU/div_60/U6                        | A v -> Y ^   | INVX4M      | 0.087 | 0.080 |   2.869 |    3.135 | 
     | U0_ALU/div_60/U12                       | A ^ -> Y v   | NOR2X8M     | 0.049 | 0.048 |   2.916 |    3.183 | 
     | U0_ALU/div_60/U21                       | S0 v -> Y v  | MXI2X6M     | 0.162 | 0.135 |   3.051 |    3.317 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_4_1 | B v -> CO v  | ADDFHX8M    | 0.100 | 0.345 |   3.396 |    3.663 | 
     | U0_ALU/div_60/FE_RC_201_0               | A1 v -> Y v  | AO22X8M     | 0.078 | 0.253 |   3.649 |    3.916 | 
     | U0_ALU/div_60/U62                       | B v -> Y ^   | NAND2X4M    | 0.100 | 0.065 |   3.715 |    3.981 | 
     | U0_ALU/div_60/U38                       | C ^ -> Y v   | NAND3X2M    | 0.098 | 0.102 |   3.817 |    4.084 | 
     | U0_ALU/div_60/U73                       | A v -> Y ^   | INVX2M      | 0.116 | 0.098 |   3.915 |    4.182 | 
     | U0_ALU/div_60/U20                       | B ^ -> Y v   | NOR2X3M     | 0.062 | 0.071 |   3.986 |    4.253 | 
     | U0_ALU/div_60/U81                       | S0 v -> Y v  | MXI2X4M     | 0.152 | 0.150 |   4.137 |    4.403 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFHX4M    | 0.091 | 0.371 |   4.508 |    4.774 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFHX4M    | 0.079 | 0.213 |   4.721 |    4.987 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFHX2M    | 0.096 | 0.240 |   4.961 |    5.227 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFHX2M    | 0.098 | 0.247 |   5.207 |    5.474 | 
     | U0_ALU/div_60/U75                       | A v -> Y ^   | CLKINVX2M   | 0.062 | 0.064 |   5.272 |    5.538 | 
     | U0_ALU/div_60/U42                       | A ^ -> Y v   | NOR2X2M     | 0.076 | 0.048 |   5.320 |    5.586 | 
     | U0_ALU/div_60/U76                       | S0 v -> Y v  | MXI2X1M     | 0.207 | 0.164 |   5.484 |    5.750 | 
     | U0_ALU/div_60/U41                       | A v -> Y ^   | CLKINVX2M   | 0.154 | 0.146 |   5.630 |    5.896 | 
     | U0_ALU/div_60/U5                        | A ^ -> Y v   | CLKNAND2X2M | 0.163 | 0.131 |   5.761 |    6.027 | 
     | U0_ALU/div_60/U55                       | A v -> Y ^   | NAND3X4M    | 0.135 | 0.110 |   5.870 |    6.137 | 
     | U0_ALU/div_60/U52                       | A ^ -> Y v   | NAND2X2M    | 0.157 | 0.094 |   5.965 |    6.231 | 
     | U0_ALU/div_60/U40                       | C v -> Y ^   | NAND3X4M    | 0.138 | 0.134 |   6.099 |    6.365 | 
     | U0_ALU/div_60/FE_RC_625_0               | B ^ -> Y ^   | AND2X4M     | 0.096 | 0.155 |   6.254 |    6.521 | 
     | U0_ALU/div_60/FE_RC_624_0               | C ^ -> Y v   | NAND3BX2M   | 0.155 | 0.133 |   6.388 |    6.654 | 
     | U0_ALU/div_60/FE_RC_612_0               | C v -> Y ^   | NAND3X4M    | 0.121 | 0.123 |   6.511 |    6.777 | 
     | U0_ALU/div_60/U18                       | A ^ -> Y v   | CLKINVX2M   | 0.110 | 0.104 |   6.615 |    6.881 | 
     | U0_ALU/div_60/U16                       | B v -> Y ^   | NOR2X4M     | 0.174 | 0.148 |   6.763 |    7.029 | 
     | U0_ALU/div_60/FE_RC_673_0               | S0 ^ -> Y v  | MXI2X4M     | 0.162 | 0.113 |   6.876 |    7.143 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_1_1 | B v -> CO v  | ADDFHX4M    | 0.117 | 0.333 |   7.209 |    7.476 | 
     | U0_ALU/div_60/FE_RC_732_0               | B v -> Y ^   | NAND2BX4M   | 0.084 | 0.088 |   7.297 |    7.563 | 
     | U0_ALU/div_60/FE_RC_731_0               | A ^ -> Y v   | CLKNAND2X2M | 0.128 | 0.104 |   7.401 |    7.668 | 
     | U0_ALU/div_60/FE_RC_730_0               | A v -> Y ^   | CLKNAND2X4M | 0.078 | 0.080 |   7.481 |    7.748 | 
     | U0_ALU/div_60/FE_RC_782_0               | A ^ -> Y v   | INVX2M      | 0.045 | 0.050 |   7.532 |    7.798 | 
     | U0_ALU/div_60/FE_RC_781_0               | B1 v -> Y ^  | AOI32X2M    | 0.318 | 0.217 |   7.748 |    8.015 | 
     | U0_ALU/div_60/FE_RC_780_0               | A ^ -> Y v   | NAND3X4M    | 0.131 | 0.122 |   7.871 |    8.137 | 
     | U0_ALU/div_60/U133                      | AN v -> Y v  | NOR2BX4M    | 0.059 | 0.154 |   8.025 |    8.292 | 
     | U0_ALU/div_60/U131                      | S0 v -> Y v  | MXI2X4M     | 0.142 | 0.131 |   8.156 |    8.423 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_0_1 | CI v -> CO v | ADDFHX4M    | 0.089 | 0.239 |   8.395 |    8.662 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_0_2 | CI v -> CO v | ADDFHX4M    | 0.088 | 0.224 |   8.620 |    8.886 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_0_3 | CI v -> CO v | ADDFHX2M    | 0.105 | 0.253 |   8.873 |    9.139 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_0_4 | CI v -> CO v | ADDFHX4M    | 0.088 | 0.228 |   9.101 |    9.367 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_0_5 | CI v -> CO v | ADDFHX4M    | 0.089 | 0.225 |   9.326 |    9.592 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_0_6 | CI v -> CO v | ADDFHX4M    | 0.101 | 0.241 |   9.566 |    9.833 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_0_7 | CI v -> CO v | ADDFHX4M    | 0.079 | 0.216 |   9.782 |   10.049 | 
     | U0_ALU/U40                              | A v -> Y ^   | NOR2X2M     | 0.162 | 0.120 |   9.902 |   10.168 | 
     | U0_ALU/U170                             | A0 ^ -> Y v  | AOI211X2M   | 0.143 | 0.113 |  10.015 |   10.281 | 
     | U0_ALU/\ALU_OUT_reg[0]                  | D v          | SDFFRHQX1M  | 0.143 | 0.000 |  10.015 |   10.282 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |               |             |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^     |             | 0.000 |       |   0.000 |   -0.266 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -0.233 | 
     | REF_CLK__L2_I0                   | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -0.203 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^    | MX2X6M      | 0.186 | 0.225 |   0.288 |    0.022 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v    | INVX20M     | 0.076 | 0.087 |   0.375 |    0.109 | 
     | REF_CLK_M__L2_I1                 | A v -> Y ^    | CLKINVX40M  | 0.030 | 0.047 |   0.422 |    0.156 | 
     | U0_CLK_GATE/U0_TLATNCAX12M       | CK ^ -> ECK ^ | TLATNCAX12M | 0.260 | 0.237 |   0.659 |    0.393 | 
     | U0_CLK_GATE                      | GATED_CLK ^   | CLK_GATE    |       |       |   0.662 |    0.395 | 
     | U0_ALU/\ALU_OUT_reg[0]           | CK ^          | SDFFRHQX1M  | 0.260 | 0.003 |   0.662 |    0.395 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[1] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U0_RegFile/\Reg_File_reg[1][5] /QN (v) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.662
- Setup                         0.394
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.068
- Arrival Time                  8.725
= Slack Time                    1.342
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                         |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |             | 0.000 |       |   0.000 |    1.342 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M  | 0.037 | 0.034 |   0.034 |    1.376 | 
     | REF_CLK__L2_I0                          | A v -> Y ^   | CLKINVX40M  | 0.020 | 0.030 |   0.064 |    1.406 | 
     | U_reference_clock_multiplexer/U1        | A ^ -> Y ^   | MX2X6M      | 0.186 | 0.225 |   0.288 |    1.631 | 
     | REF_CLK_M__L1_I0                        | A ^ -> Y v   | INVX20M     | 0.076 | 0.087 |   0.375 |    1.717 | 
     | REF_CLK_M__L2_I0                        | A v -> Y ^   | CLKINVX40M  | 0.297 | 0.181 |   0.556 |    1.898 | 
     | U0_RegFile/\Reg_File_reg[1][5]          | CK ^ -> QN v | SDFFRX4M    | 0.071 | 0.345 |   0.901 |    2.243 | 
     | U0_RegFile/U141                         | A v -> Y ^   | INVX2M      | 0.480 | 0.288 |   1.189 |    2.531 | 
     | U0_ALU/div_60/U9                        | A ^ -> Y v   | NOR2X4M     | 0.117 | 0.101 |   1.290 |    2.633 | 
     | U0_ALU/div_60/U46                       | A v -> Y ^   | NAND2X6M    | 0.110 | 0.093 |   1.384 |    2.726 | 
     | U0_ALU/div_60/U37                       | A ^ -> Y v   | CLKINVX8M   | 0.056 | 0.066 |   1.450 |    2.792 | 
     | U0_ALU/div_60/U3                        | A v -> Y ^   | NAND2X8M    | 0.120 | 0.081 |   1.531 |    2.873 | 
     | U0_ALU/div_60/U2                        | A ^ -> Y v   | NOR2X4M     | 0.043 | 0.050 |   1.580 |    2.923 | 
     | U0_ALU/div_60/U19                       | S0 v -> Y ^  | MX2X3M      | 0.132 | 0.226 |   1.807 |    3.149 | 
     | U0_ALU/div_60/FE_RC_57_0                | A ^ -> Y v   | INVX2M      | 0.049 | 0.055 |   1.862 |    3.204 | 
     | U0_ALU/div_60/FE_RC_72_0                | A v -> Y ^   | NAND2X2M    | 0.086 | 0.062 |   1.924 |    3.266 | 
     | U0_ALU/div_60/FE_RC_71_0                | A ^ -> Y ^   | AND3X4M     | 0.118 | 0.192 |   2.116 |    3.458 | 
     | U0_ALU/div_60/U66                       | A ^ -> Y v   | INVX2M      | 0.044 | 0.050 |   2.166 |    3.508 | 
     | U0_ALU/div_60/U35                       | B v -> Y ^   | CLKNAND2X2M | 0.143 | 0.079 |   2.246 |    3.588 | 
     | U0_ALU/div_60/FE_RC_90_0                | A ^ -> Y v   | NAND2X2M    | 0.094 | 0.093 |   2.339 |    3.681 | 
     | U0_ALU/div_60/FE_RC_89_0                | A v -> Y ^   | NAND2X2M    | 0.077 | 0.070 |   2.409 |    3.751 | 
     | U0_ALU/div_60/FE_RC_88_0                | A ^ -> Y v   | CLKNAND2X2M | 0.169 | 0.128 |   2.536 |    3.879 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFHX4M    | 0.093 | 0.252 |   2.788 |    4.131 | 
     | U0_ALU/div_60/U6                        | A v -> Y ^   | INVX4M      | 0.087 | 0.080 |   2.869 |    4.211 | 
     | U0_ALU/div_60/U12                       | A ^ -> Y v   | NOR2X8M     | 0.049 | 0.048 |   2.916 |    4.259 | 
     | U0_ALU/div_60/U21                       | S0 v -> Y v  | MXI2X6M     | 0.162 | 0.135 |   3.051 |    4.393 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_4_1 | B v -> CO v  | ADDFHX8M    | 0.100 | 0.345 |   3.396 |    4.738 | 
     | U0_ALU/div_60/FE_RC_201_0               | A1 v -> Y v  | AO22X8M     | 0.078 | 0.253 |   3.649 |    4.992 | 
     | U0_ALU/div_60/U62                       | B v -> Y ^   | NAND2X4M    | 0.100 | 0.065 |   3.715 |    5.057 | 
     | U0_ALU/div_60/U38                       | C ^ -> Y v   | NAND3X2M    | 0.098 | 0.102 |   3.817 |    5.159 | 
     | U0_ALU/div_60/U73                       | A v -> Y ^   | INVX2M      | 0.116 | 0.098 |   3.915 |    5.258 | 
     | U0_ALU/div_60/U20                       | B ^ -> Y v   | NOR2X3M     | 0.062 | 0.071 |   3.986 |    5.329 | 
     | U0_ALU/div_60/U81                       | S0 v -> Y v  | MXI2X4M     | 0.152 | 0.150 |   4.137 |    5.479 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFHX4M    | 0.091 | 0.371 |   4.508 |    5.850 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFHX4M    | 0.079 | 0.213 |   4.721 |    6.063 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFHX2M    | 0.096 | 0.240 |   4.961 |    6.303 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFHX2M    | 0.098 | 0.247 |   5.207 |    6.549 | 
     | U0_ALU/div_60/U75                       | A v -> Y ^   | CLKINVX2M   | 0.062 | 0.064 |   5.272 |    6.614 | 
     | U0_ALU/div_60/U42                       | A ^ -> Y v   | NOR2X2M     | 0.076 | 0.048 |   5.320 |    6.662 | 
     | U0_ALU/div_60/U76                       | S0 v -> Y v  | MXI2X1M     | 0.207 | 0.164 |   5.484 |    6.826 | 
     | U0_ALU/div_60/U41                       | A v -> Y ^   | CLKINVX2M   | 0.154 | 0.146 |   5.630 |    6.972 | 
     | U0_ALU/div_60/U5                        | A ^ -> Y v   | CLKNAND2X2M | 0.163 | 0.131 |   5.761 |    7.103 | 
     | U0_ALU/div_60/U55                       | A v -> Y ^   | NAND3X4M    | 0.135 | 0.110 |   5.870 |    7.213 | 
     | U0_ALU/div_60/U52                       | A ^ -> Y v   | NAND2X2M    | 0.157 | 0.094 |   5.965 |    7.307 | 
     | U0_ALU/div_60/U40                       | C v -> Y ^   | NAND3X4M    | 0.138 | 0.134 |   6.099 |    7.441 | 
     | U0_ALU/div_60/FE_RC_625_0               | B ^ -> Y ^   | AND2X4M     | 0.096 | 0.155 |   6.254 |    7.596 | 
     | U0_ALU/div_60/FE_RC_624_0               | C ^ -> Y v   | NAND3BX2M   | 0.155 | 0.133 |   6.388 |    7.730 | 
     | U0_ALU/div_60/FE_RC_612_0               | C v -> Y ^   | NAND3X4M    | 0.121 | 0.123 |   6.511 |    7.853 | 
     | U0_ALU/div_60/U18                       | A ^ -> Y v   | CLKINVX2M   | 0.110 | 0.104 |   6.615 |    7.957 | 
     | U0_ALU/div_60/U16                       | B v -> Y ^   | NOR2X4M     | 0.174 | 0.148 |   6.763 |    8.105 | 
     | U0_ALU/div_60/FE_RC_673_0               | S0 ^ -> Y v  | MXI2X4M     | 0.162 | 0.113 |   6.876 |    8.219 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_1_1 | B v -> CO v  | ADDFHX4M    | 0.117 | 0.333 |   7.209 |    8.551 | 
     | U0_ALU/div_60/FE_RC_732_0               | B v -> Y ^   | NAND2BX4M   | 0.084 | 0.088 |   7.297 |    8.639 | 
     | U0_ALU/div_60/FE_RC_731_0               | A ^ -> Y v   | CLKNAND2X2M | 0.128 | 0.104 |   7.401 |    8.743 | 
     | U0_ALU/div_60/FE_RC_730_0               | A v -> Y ^   | CLKNAND2X4M | 0.078 | 0.080 |   7.481 |    8.824 | 
     | U0_ALU/div_60/FE_RC_782_0               | A ^ -> Y v   | INVX2M      | 0.045 | 0.050 |   7.531 |    8.874 | 
     | U0_ALU/div_60/FE_RC_781_0               | B1 v -> Y ^  | AOI32X2M    | 0.318 | 0.217 |   7.748 |    9.091 | 
     | U0_ALU/div_60/FE_RC_780_0               | A ^ -> Y v   | NAND3X4M    | 0.131 | 0.122 |   7.871 |    9.213 | 
     | U0_ALU/div_60/U132                      | B v -> Y ^   | NAND2BX2M   | 0.116 | 0.108 |   7.979 |    9.321 | 
     | U0_ALU/div_60/U91                       | A ^ -> Y v   | INVX4M      | 0.107 | 0.100 |   8.079 |    9.421 | 
     | U0_ALU/U195                             | A0 v -> Y ^  | AOI221XLM   | 0.635 | 0.434 |   8.513 |    9.855 | 
     | U0_ALU/U146                             | A0 ^ -> Y v  | AOI21X2M    | 0.221 | 0.212 |   8.724 |   10.067 | 
     | U0_ALU/\ALU_OUT_reg[1]                  | D v          | SDFFRQX1M   | 0.221 | 0.001 |   8.725 |   10.068 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |               |             |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^     |             | 0.000 |       |   0.000 |   -1.342 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -1.309 | 
     | REF_CLK__L2_I0                   | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -1.279 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^    | MX2X6M      | 0.186 | 0.225 |   0.288 |   -1.054 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v    | INVX20M     | 0.076 | 0.087 |   0.375 |   -0.967 | 
     | REF_CLK_M__L2_I1                 | A v -> Y ^    | CLKINVX40M  | 0.030 | 0.047 |   0.422 |   -0.920 | 
     | U0_CLK_GATE/U0_TLATNCAX12M       | CK ^ -> ECK ^ | TLATNCAX12M | 0.260 | 0.237 |   0.659 |   -0.683 | 
     | U0_CLK_GATE                      | GATED_CLK ^   | CLK_GATE    |       |       |   0.662 |   -0.681 | 
     | U0_ALU/\ALU_OUT_reg[1]           | CK ^          | SDFFRQX1M   | 0.260 | 0.003 |   0.662 |   -0.681 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[15] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U0_RegFile/\Reg_File_reg[1][4] /QN (v) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.660
- Setup                         0.366
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.094
- Arrival Time                  7.988
= Slack Time                    2.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |              |            |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.105 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.034 |   0.034 |    2.139 | 
     | REF_CLK__L2_I0                   | A v -> Y ^   | CLKINVX40M | 0.020 | 0.030 |   0.064 |    2.169 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^   | MX2X6M     | 0.186 | 0.225 |   0.288 |    2.394 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v   | INVX20M    | 0.076 | 0.087 |   0.375 |    2.481 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^   | CLKINVX40M | 0.297 | 0.181 |   0.556 |    2.661 | 
     | U0_RegFile/\Reg_File_reg[1][4]   | CK ^ -> QN v | SDFFRX4M   | 0.071 | 0.340 |   0.896 |    3.002 | 
     | U0_RegFile/U140                  | A v -> Y ^   | INVX2M     | 0.225 | 0.151 |   1.047 |    3.153 | 
     | U0_ALU/FE_RC_5_0                 | A ^ -> Y v   | CLKINVX2M  | 0.097 | 0.106 |   1.153 |    3.258 | 
     | U0_ALU/U183                      | A v -> Y ^   | INVXLM     | 0.678 | 0.409 |   1.562 |    3.667 | 
     | U0_ALU/mult_56/U12               | A ^ -> Y v   | INVX2M     | 0.248 | 0.248 |   1.809 |    3.915 | 
     | U0_ALU/mult_56/U113              | A v -> Y ^   | NOR2X1M    | 0.253 | 0.213 |   2.023 |    4.128 | 
     | U0_ALU/mult_56/U5                | A ^ -> Y ^   | AND2X2M    | 0.075 | 0.167 |   2.190 |    4.295 | 
     | U0_ALU/mult_56/S2_2_3            | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.549 |   2.738 |    4.844 | 
     | U0_ALU/mult_56/S2_3_3            | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.557 |   3.296 |    5.401 | 
     | U0_ALU/mult_56/S2_4_3            | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.558 |   3.854 |    5.960 | 
     | U0_ALU/mult_56/S2_5_3            | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   4.412 |    6.518 | 
     | U0_ALU/mult_56/S2_6_3            | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.562 |   4.974 |    7.079 | 
     | U0_ALU/mult_56/S4_3              | B ^ -> S v   | ADDFX2M    | 0.160 | 0.597 |   5.571 |    7.676 | 
     | U0_ALU/mult_56/U17               | B v -> Y ^   | CLKXOR2X2M | 0.106 | 0.309 |   5.879 |    7.985 | 
     | U0_ALU/mult_56/FS_1/U33          | B ^ -> Y v   | NOR2X1M    | 0.061 | 0.069 |   5.948 |    8.054 | 
     | U0_ALU/mult_56/FS_1/U31          | A1 v -> Y v  | OA21X1M    | 0.133 | 0.391 |   6.339 |    8.444 | 
     | U0_ALU/mult_56/FS_1/U28          | A0N v -> Y v | AOI2BB1X1M | 0.116 | 0.277 |   6.616 |    8.721 | 
     | U0_ALU/mult_56/FS_1/U26          | A1 v -> Y v  | OA21X1M    | 0.149 | 0.419 |   7.035 |    9.140 | 
     | U0_ALU/mult_56/FS_1/U21          | A1 v -> Y ^  | OAI21BX1M  | 0.380 | 0.281 |   7.316 |    9.421 | 
     | U0_ALU/mult_56/FS_1/U19          | A1 ^ -> Y v  | OAI21X1M   | 0.124 | 0.147 |   7.463 |    9.568 | 
     | U0_ALU/mult_56/FS_1/U2           | B0N v -> Y v | AOI21BX2M  | 0.061 | 0.181 |   7.643 |    9.749 | 
     | U0_ALU/mult_56/FS_1/U4           | B v -> Y v   | XNOR2X2M   | 0.103 | 0.156 |   7.799 |    9.905 | 
     | U0_ALU/U49                       | A0N v -> Y v | OAI2BB1X2M | 0.085 | 0.189 |   7.988 |   10.093 | 
     | U0_ALU/\ALU_OUT_reg[15]          | D v          | SDFFRQX2M  | 0.085 | 0.000 |   7.988 |   10.094 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |               |             |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.105 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -2.072 | 
     | REF_CLK__L2_I0                   | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -2.042 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^    | MX2X6M      | 0.186 | 0.225 |   0.288 |   -1.817 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v    | INVX20M     | 0.076 | 0.087 |   0.375 |   -1.730 | 
     | REF_CLK_M__L2_I1                 | A v -> Y ^    | CLKINVX40M  | 0.030 | 0.047 |   0.422 |   -1.683 | 
     | U0_CLK_GATE/U0_TLATNCAX12M       | CK ^ -> ECK ^ | TLATNCAX12M | 0.260 | 0.237 |   0.659 |   -1.446 | 
     | U0_CLK_GATE                      | GATED_CLK ^   | CLK_GATE    |       |       |   0.660 |   -1.446 | 
     | U0_ALU/\ALU_OUT_reg[15]          | CK ^          | SDFFRQX2M   | 0.260 | 0.001 |   0.660 |   -1.446 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[14] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U0_RegFile/\Reg_File_reg[1][4] /QN (v) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.660
- Setup                         0.365
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.096
- Arrival Time                  7.764
= Slack Time                    2.332
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |              |            |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.331 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.034 |   0.034 |    2.365 | 
     | REF_CLK__L2_I0                   | A v -> Y ^   | CLKINVX40M | 0.020 | 0.030 |   0.064 |    2.395 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^   | MX2X6M     | 0.186 | 0.225 |   0.288 |    2.620 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v   | INVX20M    | 0.076 | 0.087 |   0.375 |    2.707 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^   | CLKINVX40M | 0.297 | 0.181 |   0.556 |    2.887 | 
     | U0_RegFile/\Reg_File_reg[1][4]   | CK ^ -> QN v | SDFFRX4M   | 0.071 | 0.340 |   0.896 |    3.228 | 
     | U0_RegFile/U140                  | A v -> Y ^   | INVX2M     | 0.225 | 0.151 |   1.047 |    3.379 | 
     | U0_ALU/FE_RC_5_0                 | A ^ -> Y v   | CLKINVX2M  | 0.097 | 0.106 |   1.153 |    3.484 | 
     | U0_ALU/U183                      | A v -> Y ^   | INVXLM     | 0.678 | 0.409 |   1.562 |    3.893 | 
     | U0_ALU/mult_56/U12               | A ^ -> Y v   | INVX2M     | 0.248 | 0.248 |   1.809 |    4.141 | 
     | U0_ALU/mult_56/U113              | A v -> Y ^   | NOR2X1M    | 0.253 | 0.213 |   2.023 |    4.354 | 
     | U0_ALU/mult_56/U5                | A ^ -> Y ^   | AND2X2M    | 0.075 | 0.167 |   2.190 |    4.521 | 
     | U0_ALU/mult_56/S2_2_3            | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.549 |   2.738 |    5.070 | 
     | U0_ALU/mult_56/S2_3_3            | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.557 |   3.296 |    5.627 | 
     | U0_ALU/mult_56/S2_4_3            | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.558 |   3.854 |    6.186 | 
     | U0_ALU/mult_56/S2_5_3            | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   4.412 |    6.744 | 
     | U0_ALU/mult_56/S2_6_3            | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.562 |   4.974 |    7.305 | 
     | U0_ALU/mult_56/S4_3              | B ^ -> S v   | ADDFX2M    | 0.160 | 0.597 |   5.571 |    7.902 | 
     | U0_ALU/mult_56/U17               | B v -> Y ^   | CLKXOR2X2M | 0.106 | 0.309 |   5.879 |    8.211 | 
     | U0_ALU/mult_56/FS_1/U33          | B ^ -> Y v   | NOR2X1M    | 0.061 | 0.069 |   5.948 |    8.280 | 
     | U0_ALU/mult_56/FS_1/U31          | A1 v -> Y v  | OA21X1M    | 0.133 | 0.391 |   6.339 |    8.670 | 
     | U0_ALU/mult_56/FS_1/U28          | A0N v -> Y v | AOI2BB1X1M | 0.116 | 0.277 |   6.616 |    8.947 | 
     | U0_ALU/mult_56/FS_1/U26          | A1 v -> Y v  | OA21X1M    | 0.149 | 0.419 |   7.035 |    9.366 | 
     | U0_ALU/mult_56/FS_1/U21          | A1 v -> Y ^  | OAI21BX1M  | 0.380 | 0.281 |   7.316 |    9.647 | 
     | U0_ALU/mult_56/FS_1/U20          | C ^ -> Y v   | XOR3XLM    | 0.149 | 0.252 |   7.567 |    9.899 | 
     | U0_ALU/U47                       | A0N v -> Y v | OAI2BB1X2M | 0.078 | 0.197 |   7.764 |   10.095 | 
     | U0_ALU/\ALU_OUT_reg[14]          | D v          | SDFFRQX2M  | 0.078 | 0.000 |   7.764 |   10.096 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |               |             |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.332 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -2.298 | 
     | REF_CLK__L2_I0                   | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -2.268 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^    | MX2X6M      | 0.186 | 0.225 |   0.288 |   -2.043 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v    | INVX20M     | 0.076 | 0.087 |   0.375 |   -1.956 | 
     | REF_CLK_M__L2_I1                 | A v -> Y ^    | CLKINVX40M  | 0.030 | 0.047 |   0.422 |   -1.909 | 
     | U0_CLK_GATE/U0_TLATNCAX12M       | CK ^ -> ECK ^ | TLATNCAX12M | 0.260 | 0.237 |   0.659 |   -1.673 | 
     | U0_CLK_GATE                      | GATED_CLK ^   | CLK_GATE    |       |       |   0.660 |   -1.671 | 
     | U0_ALU/\ALU_OUT_reg[14]          | CK ^          | SDFFRQX2M   | 0.260 | 0.001 |   0.660 |   -1.671 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[13] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U0_RegFile/\Reg_File_reg[1][4] /QN (v) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.660
- Setup                         0.365
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.096
- Arrival Time                  7.370
= Slack Time                    2.726
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |              |            |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.726 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.034 |   0.034 |    2.759 | 
     | REF_CLK__L2_I0                   | A v -> Y ^   | CLKINVX40M | 0.020 | 0.030 |   0.064 |    2.789 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^   | MX2X6M     | 0.186 | 0.225 |   0.288 |    3.014 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v   | INVX20M    | 0.076 | 0.087 |   0.375 |    3.101 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^   | CLKINVX40M | 0.297 | 0.181 |   0.556 |    3.281 | 
     | U0_RegFile/\Reg_File_reg[1][4]   | CK ^ -> QN v | SDFFRX4M   | 0.071 | 0.340 |   0.896 |    3.622 | 
     | U0_RegFile/U140                  | A v -> Y ^   | INVX2M     | 0.225 | 0.151 |   1.047 |    3.773 | 
     | U0_ALU/FE_RC_5_0                 | A ^ -> Y v   | CLKINVX2M  | 0.097 | 0.106 |   1.153 |    3.879 | 
     | U0_ALU/U183                      | A v -> Y ^   | INVXLM     | 0.678 | 0.409 |   1.562 |    4.287 | 
     | U0_ALU/mult_56/U12               | A ^ -> Y v   | INVX2M     | 0.248 | 0.248 |   1.809 |    4.535 | 
     | U0_ALU/mult_56/U113              | A v -> Y ^   | NOR2X1M    | 0.253 | 0.213 |   2.023 |    4.748 | 
     | U0_ALU/mult_56/U5                | A ^ -> Y ^   | AND2X2M    | 0.075 | 0.167 |   2.190 |    4.915 | 
     | U0_ALU/mult_56/S2_2_3            | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.549 |   2.738 |    5.464 | 
     | U0_ALU/mult_56/S2_3_3            | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.557 |   3.296 |    6.022 | 
     | U0_ALU/mult_56/S2_4_3            | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.558 |   3.854 |    6.580 | 
     | U0_ALU/mult_56/S2_5_3            | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   4.412 |    7.138 | 
     | U0_ALU/mult_56/S2_6_3            | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.562 |   4.974 |    7.700 | 
     | U0_ALU/mult_56/S4_3              | B ^ -> S v   | ADDFX2M    | 0.160 | 0.597 |   5.571 |    8.296 | 
     | U0_ALU/mult_56/U17               | B v -> Y ^   | CLKXOR2X2M | 0.106 | 0.309 |   5.879 |    8.605 | 
     | U0_ALU/mult_56/FS_1/U33          | B ^ -> Y v   | NOR2X1M    | 0.061 | 0.069 |   5.948 |    8.674 | 
     | U0_ALU/mult_56/FS_1/U31          | A1 v -> Y v  | OA21X1M    | 0.133 | 0.391 |   6.339 |    9.065 | 
     | U0_ALU/mult_56/FS_1/U28          | A0N v -> Y v | AOI2BB1X1M | 0.116 | 0.277 |   6.616 |    9.342 | 
     | U0_ALU/mult_56/FS_1/U26          | A1 v -> Y v  | OA21X1M    | 0.149 | 0.419 |   7.035 |    9.761 | 
     | U0_ALU/mult_56/FS_1/U22          | A v -> Y v   | XNOR2X1M   | 0.107 | 0.153 |   7.188 |    9.913 | 
     | U0_ALU/U48                       | A0N v -> Y v | OAI2BB1X2M | 0.076 | 0.182 |   7.370 |   10.096 | 
     | U0_ALU/\ALU_OUT_reg[13]          | D v          | SDFFRQX2M  | 0.076 | 0.000 |   7.370 |   10.096 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |               |             |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.726 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -2.692 | 
     | REF_CLK__L2_I0                   | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -2.662 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^    | MX2X6M      | 0.186 | 0.225 |   0.288 |   -2.437 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v    | INVX20M     | 0.076 | 0.087 |   0.375 |   -2.351 | 
     | REF_CLK_M__L2_I1                 | A v -> Y ^    | CLKINVX40M  | 0.030 | 0.047 |   0.422 |   -2.304 | 
     | U0_CLK_GATE/U0_TLATNCAX12M       | CK ^ -> ECK ^ | TLATNCAX12M | 0.260 | 0.237 |   0.659 |   -2.067 | 
     | U0_CLK_GATE                      | GATED_CLK ^   | CLK_GATE    |       |       |   0.660 |   -2.065 | 
     | U0_ALU/\ALU_OUT_reg[13]          | CK ^          | SDFFRQX2M   | 0.260 | 0.001 |   0.660 |   -2.065 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[2] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U0_RegFile/\Reg_File_reg[1][5] /QN (v) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.662
- Setup                         0.388
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.074
- Arrival Time                  7.187
= Slack Time                    2.888
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                         |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |             | 0.000 |       |   0.000 |    2.887 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M  | 0.037 | 0.034 |   0.034 |    2.921 | 
     | REF_CLK__L2_I0                          | A v -> Y ^   | CLKINVX40M  | 0.020 | 0.030 |   0.064 |    2.951 | 
     | U_reference_clock_multiplexer/U1        | A ^ -> Y ^   | MX2X6M      | 0.186 | 0.225 |   0.288 |    3.176 | 
     | REF_CLK_M__L1_I0                        | A ^ -> Y v   | INVX20M     | 0.076 | 0.087 |   0.375 |    3.263 | 
     | REF_CLK_M__L2_I0                        | A v -> Y ^   | CLKINVX40M  | 0.297 | 0.181 |   0.556 |    3.443 | 
     | U0_RegFile/\Reg_File_reg[1][5]          | CK ^ -> QN v | SDFFRX4M    | 0.071 | 0.345 |   0.901 |    3.788 | 
     | U0_RegFile/U141                         | A v -> Y ^   | INVX2M      | 0.480 | 0.288 |   1.189 |    4.076 | 
     | U0_ALU/div_60/U9                        | A ^ -> Y v   | NOR2X4M     | 0.117 | 0.101 |   1.290 |    4.178 | 
     | U0_ALU/div_60/U46                       | A v -> Y ^   | NAND2X6M    | 0.110 | 0.093 |   1.384 |    4.271 | 
     | U0_ALU/div_60/U37                       | A ^ -> Y v   | CLKINVX8M   | 0.056 | 0.066 |   1.450 |    4.337 | 
     | U0_ALU/div_60/U3                        | A v -> Y ^   | NAND2X8M    | 0.120 | 0.081 |   1.531 |    4.418 | 
     | U0_ALU/div_60/U2                        | A ^ -> Y v   | NOR2X4M     | 0.043 | 0.050 |   1.580 |    4.468 | 
     | U0_ALU/div_60/U19                       | S0 v -> Y ^  | MX2X3M      | 0.132 | 0.226 |   1.807 |    4.694 | 
     | U0_ALU/div_60/FE_RC_57_0                | A ^ -> Y v   | INVX2M      | 0.049 | 0.055 |   1.862 |    4.749 | 
     | U0_ALU/div_60/FE_RC_72_0                | A v -> Y ^   | NAND2X2M    | 0.086 | 0.062 |   1.924 |    4.811 | 
     | U0_ALU/div_60/FE_RC_71_0                | A ^ -> Y ^   | AND3X4M     | 0.118 | 0.192 |   2.116 |    5.004 | 
     | U0_ALU/div_60/U66                       | A ^ -> Y v   | INVX2M      | 0.044 | 0.050 |   2.166 |    5.054 | 
     | U0_ALU/div_60/U35                       | B v -> Y ^   | CLKNAND2X2M | 0.143 | 0.079 |   2.245 |    5.133 | 
     | U0_ALU/div_60/FE_RC_90_0                | A ^ -> Y v   | NAND2X2M    | 0.094 | 0.093 |   2.339 |    5.226 | 
     | U0_ALU/div_60/FE_RC_89_0                | A v -> Y ^   | NAND2X2M    | 0.077 | 0.070 |   2.409 |    5.296 | 
     | U0_ALU/div_60/FE_RC_88_0                | A ^ -> Y v   | CLKNAND2X2M | 0.169 | 0.128 |   2.536 |    5.424 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFHX4M    | 0.093 | 0.252 |   2.788 |    5.676 | 
     | U0_ALU/div_60/U6                        | A v -> Y ^   | INVX4M      | 0.087 | 0.080 |   2.869 |    5.756 | 
     | U0_ALU/div_60/U12                       | A ^ -> Y v   | NOR2X8M     | 0.049 | 0.048 |   2.916 |    5.804 | 
     | U0_ALU/div_60/U21                       | S0 v -> Y v  | MXI2X6M     | 0.162 | 0.135 |   3.051 |    5.938 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_4_1 | B v -> CO v  | ADDFHX8M    | 0.100 | 0.345 |   3.396 |    6.284 | 
     | U0_ALU/div_60/FE_RC_201_0               | A1 v -> Y v  | AO22X8M     | 0.078 | 0.253 |   3.649 |    6.537 | 
     | U0_ALU/div_60/U62                       | B v -> Y ^   | NAND2X4M    | 0.100 | 0.065 |   3.715 |    6.602 | 
     | U0_ALU/div_60/U38                       | C ^ -> Y v   | NAND3X2M    | 0.098 | 0.102 |   3.817 |    6.705 | 
     | U0_ALU/div_60/U73                       | A v -> Y ^   | INVX2M      | 0.116 | 0.098 |   3.915 |    6.803 | 
     | U0_ALU/div_60/U20                       | B ^ -> Y v   | NOR2X3M     | 0.062 | 0.071 |   3.986 |    6.874 | 
     | U0_ALU/div_60/U81                       | S0 v -> Y ^  | MXI2X4M     | 0.288 | 0.152 |   4.138 |    7.026 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_3_1 | A ^ -> CO ^  | ADDFHX4M    | 0.088 | 0.415 |   4.553 |    7.440 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_3_2 | CI ^ -> CO ^ | ADDFHX4M    | 0.071 | 0.157 |   4.710 |    7.598 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_3_3 | CI ^ -> CO ^ | ADDFHX2M    | 0.104 | 0.178 |   4.888 |    7.776 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_3_4 | CI ^ -> CO ^ | ADDFHX2M    | 0.107 | 0.189 |   5.077 |    7.965 | 
     | U0_ALU/div_60/U75                       | A ^ -> Y v   | CLKINVX2M   | 0.064 | 0.071 |   5.149 |    8.036 | 
     | U0_ALU/div_60/U42                       | A v -> Y ^   | NOR2X2M     | 0.191 | 0.133 |   5.282 |    8.169 | 
     | U0_ALU/div_60/U76                       | S0 ^ -> Y ^  | MXI2X1M     | 0.263 | 0.158 |   5.440 |    8.328 | 
     | U0_ALU/div_60/U41                       | A ^ -> Y v   | CLKINVX2M   | 0.170 | 0.169 |   5.609 |    8.496 | 
     | U0_ALU/div_60/U24                       | A v -> Y ^   | NAND2X2M    | 0.119 | 0.115 |   5.724 |    8.612 | 
     | U0_ALU/div_60/U55                       | B ^ -> Y v   | NAND3X4M    | 0.118 | 0.107 |   5.831 |    8.718 | 
     | U0_ALU/div_60/U52                       | A v -> Y ^   | NAND2X2M    | 0.143 | 0.102 |   5.933 |    8.820 | 
     | U0_ALU/div_60/U40                       | C ^ -> Y v   | NAND3X4M    | 0.130 | 0.127 |   6.060 |    8.948 | 
     | U0_ALU/div_60/FE_RC_625_0               | B v -> Y v   | AND2X4M     | 0.066 | 0.183 |   6.243 |    9.130 | 
     | U0_ALU/div_60/FE_RC_624_0               | C v -> Y ^   | NAND3BX2M   | 0.152 | 0.114 |   6.357 |    9.244 | 
     | U0_ALU/div_60/FE_RC_612_0               | C ^ -> Y v   | NAND3X4M    | 0.115 | 0.117 |   6.474 |    9.361 | 
     | U0_ALU/div_60/FE_RC_704_0               | A v -> Y ^   | NAND2X4M    | 0.141 | 0.113 |   6.587 |    9.475 | 
     | U0_ALU/div_60/FE_RC_728_0               | A ^ -> Y v   | INVX4M      | 0.101 | 0.101 |   6.688 |    9.575 | 
     | U0_ALU/U102                             | B0 v -> Y ^  | AOI22XLM    | 0.383 | 0.306 |   6.994 |    9.881 | 
     | U0_ALU/U99                              | A0 ^ -> Y v  | AOI31X2M    | 0.192 | 0.192 |   7.186 |   10.073 | 
     | U0_ALU/\ALU_OUT_reg[2]                  | D v          | SDFFRQX2M   | 0.192 | 0.001 |   7.187 |   10.074 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |               |             |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.888 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -2.854 | 
     | REF_CLK__L2_I0                   | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -2.824 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^    | MX2X6M      | 0.186 | 0.225 |   0.288 |   -2.599 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v    | INVX20M     | 0.076 | 0.087 |   0.375 |   -2.512 | 
     | REF_CLK_M__L2_I1                 | A v -> Y ^    | CLKINVX40M  | 0.030 | 0.047 |   0.422 |   -2.465 | 
     | U0_CLK_GATE/U0_TLATNCAX12M       | CK ^ -> ECK ^ | TLATNCAX12M | 0.260 | 0.237 |   0.659 |   -2.229 | 
     | U0_CLK_GATE                      | GATED_CLK ^   | CLK_GATE    |       |       |   0.662 |   -2.225 | 
     | U0_ALU/\ALU_OUT_reg[2]           | CK ^          | SDFFRQX2M   | 0.260 | 0.003 |   0.662 |   -2.225 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[12] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U0_RegFile/\Reg_File_reg[1][4] /QN (v) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.661
- Setup                         0.364
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.097
- Arrival Time                  7.030
= Slack Time                    3.067
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |              |            |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.067 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.034 |   0.034 |    3.100 | 
     | REF_CLK__L2_I0                   | A v -> Y ^   | CLKINVX40M | 0.020 | 0.030 |   0.064 |    3.130 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^   | MX2X6M     | 0.186 | 0.225 |   0.288 |    3.355 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v   | INVX20M    | 0.076 | 0.087 |   0.375 |    3.442 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^   | CLKINVX40M | 0.297 | 0.181 |   0.556 |    3.622 | 
     | U0_RegFile/\Reg_File_reg[1][4]   | CK ^ -> QN v | SDFFRX4M   | 0.071 | 0.340 |   0.896 |    3.963 | 
     | U0_RegFile/U140                  | A v -> Y ^   | INVX2M     | 0.225 | 0.151 |   1.047 |    4.114 | 
     | U0_ALU/FE_RC_5_0                 | A ^ -> Y v   | CLKINVX2M  | 0.097 | 0.106 |   1.153 |    4.220 | 
     | U0_ALU/U183                      | A v -> Y ^   | INVXLM     | 0.678 | 0.409 |   1.562 |    4.628 | 
     | U0_ALU/mult_56/U12               | A ^ -> Y v   | INVX2M     | 0.248 | 0.248 |   1.809 |    4.876 | 
     | U0_ALU/mult_56/U113              | A v -> Y ^   | NOR2X1M    | 0.253 | 0.213 |   2.023 |    5.089 | 
     | U0_ALU/mult_56/U5                | A ^ -> Y ^   | AND2X2M    | 0.075 | 0.167 |   2.190 |    5.256 | 
     | U0_ALU/mult_56/S2_2_3            | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.549 |   2.738 |    5.805 | 
     | U0_ALU/mult_56/S2_3_3            | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.557 |   3.296 |    6.362 | 
     | U0_ALU/mult_56/S2_4_3            | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.558 |   3.854 |    6.921 | 
     | U0_ALU/mult_56/S2_5_3            | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   4.412 |    7.479 | 
     | U0_ALU/mult_56/S2_6_3            | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.562 |   4.974 |    8.040 | 
     | U0_ALU/mult_56/S4_3              | B ^ -> S v   | ADDFX2M    | 0.160 | 0.597 |   5.571 |    8.637 | 
     | U0_ALU/mult_56/U17               | B v -> Y ^   | CLKXOR2X2M | 0.106 | 0.309 |   5.879 |    8.946 | 
     | U0_ALU/mult_56/FS_1/U33          | B ^ -> Y v   | NOR2X1M    | 0.061 | 0.069 |   5.948 |    9.015 | 
     | U0_ALU/mult_56/FS_1/U31          | A1 v -> Y v  | OA21X1M    | 0.133 | 0.391 |   6.339 |    9.405 | 
     | U0_ALU/mult_56/FS_1/U28          | A0N v -> Y v | AOI2BB1X1M | 0.116 | 0.277 |   6.616 |    9.683 | 
     | U0_ALU/mult_56/FS_1/U27          | B v -> Y v   | CLKXOR2X2M | 0.092 | 0.236 |   6.852 |    9.918 | 
     | U0_ALU/U53                       | A0N v -> Y v | OAI2BB1X2M | 0.076 | 0.178 |   7.030 |   10.097 | 
     | U0_ALU/\ALU_OUT_reg[12]          | D v          | SDFFRQX2M  | 0.076 | 0.000 |   7.030 |   10.097 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |               |             |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.067 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -3.033 | 
     | REF_CLK__L2_I0                   | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -3.003 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^    | MX2X6M      | 0.186 | 0.225 |   0.288 |   -2.778 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v    | INVX20M     | 0.076 | 0.087 |   0.375 |   -2.691 | 
     | REF_CLK_M__L2_I1                 | A v -> Y ^    | CLKINVX40M  | 0.030 | 0.047 |   0.422 |   -2.644 | 
     | U0_CLK_GATE/U0_TLATNCAX12M       | CK ^ -> ECK ^ | TLATNCAX12M | 0.260 | 0.237 |   0.659 |   -2.408 | 
     | U0_CLK_GATE                      | GATED_CLK ^   | CLK_GATE    |       |       |   0.661 |   -2.406 | 
     | U0_ALU/\ALU_OUT_reg[12]          | CK ^          | SDFFRQX2M   | 0.260 | 0.002 |   0.661 |   -2.406 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[11] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U0_RegFile/\Reg_File_reg[1][4] /QN (v) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.662
- Setup                         0.363
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.098
- Arrival Time                  6.678
= Slack Time                    3.420
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |              |            |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.420 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.034 |   0.034 |    3.454 | 
     | REF_CLK__L2_I0                   | A v -> Y ^   | CLKINVX40M | 0.020 | 0.030 |   0.064 |    3.484 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^   | MX2X6M     | 0.186 | 0.225 |   0.288 |    3.708 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v   | INVX20M    | 0.076 | 0.087 |   0.375 |    3.795 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^   | CLKINVX40M | 0.297 | 0.181 |   0.556 |    3.975 | 
     | U0_RegFile/\Reg_File_reg[1][4]   | CK ^ -> QN v | SDFFRX4M   | 0.071 | 0.340 |   0.896 |    4.316 | 
     | U0_RegFile/U140                  | A v -> Y ^   | INVX2M     | 0.225 | 0.151 |   1.047 |    4.467 | 
     | U0_ALU/FE_RC_5_0                 | A ^ -> Y v   | CLKINVX2M  | 0.097 | 0.106 |   1.153 |    4.573 | 
     | U0_ALU/U183                      | A v -> Y ^   | INVXLM     | 0.678 | 0.409 |   1.562 |    4.981 | 
     | U0_ALU/mult_56/U12               | A ^ -> Y v   | INVX2M     | 0.248 | 0.248 |   1.809 |    5.229 | 
     | U0_ALU/mult_56/U113              | A v -> Y ^   | NOR2X1M    | 0.253 | 0.213 |   2.023 |    5.442 | 
     | U0_ALU/mult_56/U5                | A ^ -> Y ^   | AND2X2M    | 0.075 | 0.167 |   2.190 |    5.610 | 
     | U0_ALU/mult_56/S2_2_3            | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.549 |   2.738 |    6.158 | 
     | U0_ALU/mult_56/S2_3_3            | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.557 |   3.296 |    6.716 | 
     | U0_ALU/mult_56/S2_4_3            | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.558 |   3.854 |    7.274 | 
     | U0_ALU/mult_56/S2_5_3            | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   4.412 |    7.832 | 
     | U0_ALU/mult_56/S2_6_3            | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.562 |   4.974 |    8.394 | 
     | U0_ALU/mult_56/S4_3              | B ^ -> S v   | ADDFX2M    | 0.160 | 0.597 |   5.571 |    8.990 | 
     | U0_ALU/mult_56/U17               | B v -> Y ^   | CLKXOR2X2M | 0.106 | 0.309 |   5.879 |    9.299 | 
     | U0_ALU/mult_56/FS_1/U33          | B ^ -> Y v   | NOR2X1M    | 0.061 | 0.069 |   5.948 |    9.368 | 
     | U0_ALU/mult_56/FS_1/U31          | A1 v -> Y v  | OA21X1M    | 0.133 | 0.391 |   6.339 |    9.759 | 
     | U0_ALU/mult_56/FS_1/U15          | A v -> Y v   | XNOR2X1M   | 0.121 | 0.156 |   6.495 |    9.915 | 
     | U0_ALU/U52                       | A0N v -> Y v | OAI2BB1X2M | 0.071 | 0.183 |   6.678 |   10.098 | 
     | U0_ALU/\ALU_OUT_reg[11]          | D v          | SDFFRQX2M  | 0.071 | 0.000 |   6.678 |   10.098 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |               |             |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.420 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -3.386 | 
     | REF_CLK__L2_I0                   | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -3.356 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^    | MX2X6M      | 0.186 | 0.225 |   0.288 |   -3.131 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v    | INVX20M     | 0.076 | 0.087 |   0.375 |   -3.045 | 
     | REF_CLK_M__L2_I1                 | A v -> Y ^    | CLKINVX40M  | 0.030 | 0.047 |   0.422 |   -2.998 | 
     | U0_CLK_GATE/U0_TLATNCAX12M       | CK ^ -> ECK ^ | TLATNCAX12M | 0.260 | 0.237 |   0.659 |   -2.761 | 
     | U0_CLK_GATE                      | GATED_CLK ^   | CLK_GATE    |       |       |   0.662 |   -2.758 | 
     | U0_ALU/\ALU_OUT_reg[11]          | CK ^          | SDFFRQX2M   | 0.260 | 0.003 |   0.662 |   -2.758 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[10] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U0_RegFile/\Reg_File_reg[1][4] /QN (v) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.661
- Setup                         0.365
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.097
- Arrival Time                  6.544
= Slack Time                    3.553
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |              |            |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.553 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.034 |   0.034 |    3.587 | 
     | REF_CLK__L2_I0                   | A v -> Y ^   | CLKINVX40M | 0.020 | 0.030 |   0.064 |    3.617 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^   | MX2X6M     | 0.186 | 0.225 |   0.288 |    3.841 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v   | INVX20M    | 0.076 | 0.087 |   0.375 |    3.928 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^   | CLKINVX40M | 0.297 | 0.181 |   0.556 |    4.109 | 
     | U0_RegFile/\Reg_File_reg[1][4]   | CK ^ -> QN v | SDFFRX4M   | 0.071 | 0.340 |   0.896 |    4.449 | 
     | U0_RegFile/U140                  | A v -> Y ^   | INVX2M     | 0.225 | 0.151 |   1.047 |    4.600 | 
     | U0_ALU/FE_RC_5_0                 | A ^ -> Y v   | CLKINVX2M  | 0.097 | 0.106 |   1.153 |    4.706 | 
     | U0_ALU/U183                      | A v -> Y ^   | INVXLM     | 0.678 | 0.409 |   1.562 |    5.115 | 
     | U0_ALU/mult_56/U12               | A ^ -> Y v   | INVX2M     | 0.248 | 0.248 |   1.809 |    5.362 | 
     | U0_ALU/mult_56/U113              | A v -> Y ^   | NOR2X1M    | 0.253 | 0.213 |   2.023 |    5.576 | 
     | U0_ALU/mult_56/U5                | A ^ -> Y ^   | AND2X2M    | 0.075 | 0.167 |   2.190 |    5.743 | 
     | U0_ALU/mult_56/S2_2_3            | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.549 |   2.738 |    6.291 | 
     | U0_ALU/mult_56/S2_3_3            | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.557 |   3.296 |    6.849 | 
     | U0_ALU/mult_56/S2_4_3            | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.558 |   3.854 |    7.407 | 
     | U0_ALU/mult_56/S2_5_3            | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   4.412 |    7.965 | 
     | U0_ALU/mult_56/S2_6_3            | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.562 |   4.974 |    8.527 | 
     | U0_ALU/mult_56/S4_3              | B ^ -> S v   | ADDFX2M    | 0.160 | 0.597 |   5.571 |    9.124 | 
     | U0_ALU/mult_56/U17               | B v -> Y v   | CLKXOR2X2M | 0.119 | 0.272 |   5.842 |    9.395 | 
     | U0_ALU/mult_56/FS_1/U33          | B v -> Y ^   | NOR2X1M    | 0.172 | 0.148 |   5.990 |    9.543 | 
     | U0_ALU/mult_56/FS_1/U18          | AN ^ -> Y ^  | NAND2BX1M  | 0.110 | 0.157 |   6.147 |    9.700 | 
     | U0_ALU/mult_56/FS_1/U17          | A ^ -> Y v   | CLKXOR2X2M | 0.093 | 0.217 |   6.365 |    9.918 | 
     | U0_ALU/U51                       | A0N v -> Y v | OAI2BB1X2M | 0.077 | 0.179 |   6.544 |   10.097 | 
     | U0_ALU/\ALU_OUT_reg[10]          | D v          | SDFFRQX2M  | 0.077 | 0.000 |   6.544 |   10.097 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |               |             |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.553 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -3.519 | 
     | REF_CLK__L2_I0                   | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -3.489 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^    | MX2X6M      | 0.186 | 0.225 |   0.288 |   -3.265 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v    | INVX20M     | 0.076 | 0.087 |   0.375 |   -3.178 | 
     | REF_CLK_M__L2_I1                 | A v -> Y ^    | CLKINVX40M  | 0.030 | 0.047 |   0.422 |   -3.131 | 
     | U0_CLK_GATE/U0_TLATNCAX12M       | CK ^ -> ECK ^ | TLATNCAX12M | 0.260 | 0.237 |   0.659 |   -2.894 | 
     | U0_CLK_GATE                      | GATED_CLK ^   | CLK_GATE    |       |       |   0.661 |   -2.892 | 
     | U0_ALU/\ALU_OUT_reg[10]          | CK ^          | SDFFRQX2M   | 0.260 | 0.002 |   0.661 |   -2.892 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[7] /D         (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\Reg_File_reg[0][0] /Q (^) triggered by  leading edge of 
'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.662
- Setup                         0.383
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.079
- Arrival Time                  6.251
= Slack Time                    3.827
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.827 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    3.861 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    3.891 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^  | MX2X6M     | 0.186 | 0.225 |   0.288 |    4.116 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v  | INVX20M    | 0.076 | 0.087 |   0.375 |    4.203 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.297 | 0.181 |   0.556 |    4.383 | 
     | U0_RegFile/\Reg_File_reg[0][0]   | CK ^ -> Q ^ | SDFFRX1M   | 0.702 | 0.881 |   1.436 |    5.264 | 
     | U0_ALU/mult_56/U44               | A ^ -> Y v  | INVX2M     | 0.247 | 0.245 |   1.682 |    5.509 | 
     | U0_ALU/mult_56/U116              | B v -> Y ^  | NOR2X1M    | 0.271 | 0.220 |   1.901 |    5.729 | 
     | U0_ALU/mult_56/U6                | A ^ -> Y ^  | AND2X2M    | 0.081 | 0.174 |   2.075 |    5.903 | 
     | U0_ALU/mult_56/S1_2_0            | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.550 |   2.625 |    6.452 | 
     | U0_ALU/mult_56/S1_3_0            | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.562 |   3.187 |    7.015 | 
     | U0_ALU/mult_56/S1_4_0            | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.561 |   3.748 |    7.576 | 
     | U0_ALU/mult_56/S1_5_0            | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.556 |   4.304 |    8.132 | 
     | U0_ALU/mult_56/S1_6_0            | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.561 |   4.865 |    8.692 | 
     | U0_ALU/mult_56/S4_0              | B ^ -> S v  | ADDFX2M    | 0.142 | 0.572 |   5.437 |    9.265 | 
     | U0_ALU/mult_56/FS_1/U14          | A v -> Y v  | BUFX2M     | 0.055 | 0.159 |   5.596 |    9.423 | 
     | U0_ALU/U177                      | B0 v -> Y ^ | AOI221XLM  | 0.650 | 0.479 |   6.075 |    9.903 | 
     | U0_ALU/U73                       | A2 ^ -> Y v | AOI31X2M   | 0.166 | 0.176 |   6.251 |   10.079 | 
     | U0_ALU/\ALU_OUT_reg[7]           | D v         | SDFFRQX2M  | 0.166 | 0.000 |   6.251 |   10.079 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |               |             |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.827 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -3.794 | 
     | REF_CLK__L2_I0                   | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -3.764 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^    | MX2X6M      | 0.186 | 0.225 |   0.288 |   -3.539 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v    | INVX20M     | 0.076 | 0.087 |   0.375 |   -3.452 | 
     | REF_CLK_M__L2_I1                 | A v -> Y ^    | CLKINVX40M  | 0.030 | 0.047 |   0.422 |   -3.405 | 
     | U0_CLK_GATE/U0_TLATNCAX12M       | CK ^ -> ECK ^ | TLATNCAX12M | 0.260 | 0.237 |   0.659 |   -3.168 | 
     | U0_CLK_GATE                      | GATED_CLK ^   | CLK_GATE    |       |       |   0.662 |   -3.166 | 
     | U0_ALU/\ALU_OUT_reg[7]           | CK ^          | SDFFRQX2M   | 0.260 | 0.003 |   0.662 |   -3.166 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[8] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U0_RegFile/\Reg_File_reg[1][2] /QN (v) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.662
- Setup                         0.373
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.089
- Arrival Time                  6.111
= Slack Time                    3.978
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |              |            |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.978 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.034 |   0.034 |    4.012 | 
     | REF_CLK__L2_I0                   | A v -> Y ^   | CLKINVX40M | 0.020 | 0.030 |   0.064 |    4.042 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^   | MX2X6M     | 0.186 | 0.225 |   0.288 |    4.267 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v   | INVX20M    | 0.076 | 0.087 |   0.375 |    4.353 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^   | CLKINVX40M | 0.297 | 0.181 |   0.556 |    4.534 | 
     | U0_RegFile/\Reg_File_reg[1][2]   | CK ^ -> QN v | SDFFRX4M   | 0.071 | 0.365 |   0.921 |    4.899 | 
     | U0_RegFile/U437                  | A v -> Y ^   | INVX2M     | 0.150 | 0.110 |   1.031 |    5.009 | 
     | U0_ALU/U38                       | A ^ -> Y v   | INVX2M     | 0.067 | 0.075 |   1.106 |    5.084 | 
     | U0_ALU/U39                       | A v -> Y ^   | INVXLM     | 0.330 | 0.209 |   1.315 |    5.293 | 
     | U0_ALU/mult_56/U48               | A ^ -> Y v   | INVXLM     | 0.450 | 0.350 |   1.665 |    5.643 | 
     | U0_ALU/mult_56/U115              | A v -> Y ^   | NOR2X1M    | 0.264 | 0.257 |   1.922 |    5.900 | 
     | U0_ALU/mult_56/U2                | A ^ -> Y ^   | AND2X2M    | 0.095 | 0.182 |   2.104 |    6.082 | 
     | U0_ALU/mult_56/S2_2_1            | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.557 |   2.661 |    6.639 | 
     | U0_ALU/mult_56/S2_3_1            | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.561 |   3.222 |    7.200 | 
     | U0_ALU/mult_56/S2_4_1            | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.556 |   3.778 |    7.756 | 
     | U0_ALU/mult_56/S2_5_1            | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.560 |   4.338 |    8.316 | 
     | U0_ALU/mult_56/S2_6_1            | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.560 |   4.898 |    8.876 | 
     | U0_ALU/mult_56/S4_1              | B ^ -> S v   | ADDFX2M    | 0.162 | 0.599 |   5.496 |    9.475 | 
     | U0_ALU/mult_56/U33               | A v -> Y ^   | INVX2M     | 0.076 | 0.082 |   5.579 |    9.557 | 
     | U0_ALU/mult_56/U32               | B ^ -> Y v   | XNOR2X2M   | 0.112 | 0.099 |   5.678 |    9.656 | 
     | U0_ALU/mult_56/FS_1/U8           | A v -> Y ^   | INVX2M     | 0.078 | 0.080 |   5.758 |    9.736 | 
     | U0_ALU/mult_56/FS_1/U7           | A ^ -> Y v   | INVX2M     | 0.032 | 0.039 |   5.797 |    9.775 | 
     | U0_ALU/U76                       | B0 v -> Y ^  | AOI2BB2XLM | 0.314 | 0.211 |   6.008 |    9.986 | 
     | U0_ALU/U74                       | A1 ^ -> Y v  | AOI21X2M   | 0.118 | 0.102 |   6.111 |   10.089 | 
     | U0_ALU/\ALU_OUT_reg[8]           | D v          | SDFFRQX2M  | 0.118 | 0.000 |   6.111 |   10.089 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |               |             |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.978 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -3.945 | 
     | REF_CLK__L2_I0                   | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -3.915 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^    | MX2X6M      | 0.186 | 0.225 |   0.288 |   -3.690 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v    | INVX20M     | 0.076 | 0.087 |   0.375 |   -3.603 | 
     | REF_CLK_M__L2_I1                 | A v -> Y ^    | CLKINVX40M  | 0.030 | 0.047 |   0.422 |   -3.556 | 
     | U0_CLK_GATE/U0_TLATNCAX12M       | CK ^ -> ECK ^ | TLATNCAX12M | 0.260 | 0.237 |   0.659 |   -3.319 | 
     | U0_CLK_GATE                      | GATED_CLK ^   | CLK_GATE    |       |       |   0.662 |   -3.316 | 
     | U0_ALU/\ALU_OUT_reg[8]           | CK ^          | SDFFRQX2M   | 0.260 | 0.003 |   0.662 |   -3.316 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[9] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U0_RegFile/\Reg_File_reg[1][2] /QN (v) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.662
- Setup                         0.363
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.098
- Arrival Time                  6.096
= Slack Time                    4.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |              |            |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |    4.003 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.034 |   0.034 |    4.036 | 
     | REF_CLK__L2_I0                   | A v -> Y ^   | CLKINVX40M | 0.020 | 0.030 |   0.064 |    4.066 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^   | MX2X6M     | 0.186 | 0.225 |   0.288 |    4.291 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v   | INVX20M    | 0.076 | 0.087 |   0.375 |    4.378 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^   | CLKINVX40M | 0.297 | 0.181 |   0.556 |    4.558 | 
     | U0_RegFile/\Reg_File_reg[1][2]   | CK ^ -> QN v | SDFFRX4M   | 0.071 | 0.365 |   0.921 |    4.924 | 
     | U0_RegFile/U437                  | A v -> Y ^   | INVX2M     | 0.150 | 0.110 |   1.031 |    5.033 | 
     | U0_ALU/U38                       | A ^ -> Y v   | INVX2M     | 0.067 | 0.075 |   1.106 |    5.109 | 
     | U0_ALU/U39                       | A v -> Y ^   | INVXLM     | 0.330 | 0.209 |   1.315 |    5.318 | 
     | U0_ALU/mult_56/U48               | A ^ -> Y v   | INVXLM     | 0.450 | 0.350 |   1.665 |    5.667 | 
     | U0_ALU/mult_56/U107              | A v -> Y ^   | NOR2X1M    | 0.269 | 0.261 |   1.925 |    5.928 | 
     | U0_ALU/mult_56/U3                | B ^ -> Y ^   | AND2X2M    | 0.095 | 0.181 |   2.106 |    6.109 | 
     | U0_ALU/mult_56/S2_2_2            | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.555 |   2.661 |    6.664 | 
     | U0_ALU/mult_56/S2_3_2            | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.559 |   3.220 |    7.223 | 
     | U0_ALU/mult_56/S2_4_2            | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.560 |   3.780 |    7.783 | 
     | U0_ALU/mult_56/S2_5_2            | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.559 |   4.340 |    8.342 | 
     | U0_ALU/mult_56/S2_6_2            | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.560 |   4.900 |    8.903 | 
     | U0_ALU/mult_56/S4_2              | B ^ -> S v   | ADDFX2M    | 0.157 | 0.592 |   5.492 |    9.495 | 
     | U0_ALU/mult_56/U16               | B v -> Y v   | CLKXOR2X2M | 0.138 | 0.286 |   5.778 |    9.781 | 
     | U0_ALU/mult_56/FS_1/U5           | A v -> Y v   | XNOR2X2M   | 0.104 | 0.140 |   5.918 |    9.920 | 
     | U0_ALU/U50                       | A0N v -> Y v | OAI2BB1X2M | 0.071 | 0.178 |   6.096 |   10.098 | 
     | U0_ALU/\ALU_OUT_reg[9]           | D v          | SDFFRQX2M  | 0.071 | 0.000 |   6.096 |   10.098 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |               |             |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^     |             | 0.000 |       |   0.000 |   -4.003 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -3.969 | 
     | REF_CLK__L2_I0                   | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -3.939 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^    | MX2X6M      | 0.186 | 0.225 |   0.288 |   -3.714 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v    | INVX20M     | 0.076 | 0.087 |   0.375 |   -3.628 | 
     | REF_CLK_M__L2_I1                 | A v -> Y ^    | CLKINVX40M  | 0.030 | 0.047 |   0.422 |   -3.581 | 
     | U0_CLK_GATE/U0_TLATNCAX12M       | CK ^ -> ECK ^ | TLATNCAX12M | 0.260 | 0.237 |   0.659 |   -3.344 | 
     | U0_CLK_GATE                      | GATED_CLK ^   | CLK_GATE    |       |       |   0.662 |   -3.341 | 
     | U0_ALU/\ALU_OUT_reg[9]           | CK ^          | SDFFRQX2M   | 0.260 | 0.003 |   0.662 |   -3.341 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[3] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U0_RegFile/\Reg_File_reg[1][5] /QN (v) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.662
- Setup                         0.383
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.079
- Arrival Time                  5.904
= Slack Time                    4.175
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                         |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |             | 0.000 |       |   0.000 |    4.175 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M  | 0.037 | 0.034 |   0.034 |    4.209 | 
     | REF_CLK__L2_I0                          | A v -> Y ^   | CLKINVX40M  | 0.020 | 0.030 |   0.064 |    4.239 | 
     | U_reference_clock_multiplexer/U1        | A ^ -> Y ^   | MX2X6M      | 0.186 | 0.225 |   0.288 |    4.464 | 
     | REF_CLK_M__L1_I0                        | A ^ -> Y v   | INVX20M     | 0.076 | 0.087 |   0.375 |    4.550 | 
     | REF_CLK_M__L2_I0                        | A v -> Y ^   | CLKINVX40M  | 0.297 | 0.181 |   0.556 |    4.731 | 
     | U0_RegFile/\Reg_File_reg[1][5]          | CK ^ -> QN v | SDFFRX4M    | 0.071 | 0.345 |   0.901 |    5.076 | 
     | U0_RegFile/U141                         | A v -> Y ^   | INVX2M      | 0.480 | 0.288 |   1.189 |    5.364 | 
     | U0_ALU/div_60/U9                        | A ^ -> Y v   | NOR2X4M     | 0.117 | 0.101 |   1.290 |    5.465 | 
     | U0_ALU/div_60/U46                       | A v -> Y ^   | NAND2X6M    | 0.110 | 0.093 |   1.384 |    5.559 | 
     | U0_ALU/div_60/U37                       | A ^ -> Y v   | CLKINVX8M   | 0.056 | 0.066 |   1.450 |    5.625 | 
     | U0_ALU/div_60/U3                        | A v -> Y ^   | NAND2X8M    | 0.120 | 0.081 |   1.531 |    5.706 | 
     | U0_ALU/div_60/U2                        | A ^ -> Y v   | NOR2X4M     | 0.043 | 0.050 |   1.580 |    5.756 | 
     | U0_ALU/div_60/U19                       | S0 v -> Y ^  | MX2X3M      | 0.132 | 0.226 |   1.807 |    5.982 | 
     | U0_ALU/div_60/FE_RC_57_0                | A ^ -> Y v   | INVX2M      | 0.049 | 0.055 |   1.862 |    6.037 | 
     | U0_ALU/div_60/FE_RC_72_0                | A v -> Y ^   | NAND2X2M    | 0.086 | 0.062 |   1.924 |    6.099 | 
     | U0_ALU/div_60/FE_RC_71_0                | A ^ -> Y ^   | AND3X4M     | 0.118 | 0.192 |   2.116 |    6.291 | 
     | U0_ALU/div_60/U66                       | A ^ -> Y v   | INVX2M      | 0.044 | 0.050 |   2.166 |    6.341 | 
     | U0_ALU/div_60/U35                       | B v -> Y ^   | CLKNAND2X2M | 0.143 | 0.079 |   2.245 |    6.421 | 
     | U0_ALU/div_60/FE_RC_90_0                | A ^ -> Y v   | NAND2X2M    | 0.094 | 0.093 |   2.339 |    6.514 | 
     | U0_ALU/div_60/FE_RC_89_0                | A v -> Y ^   | NAND2X2M    | 0.077 | 0.070 |   2.409 |    6.584 | 
     | U0_ALU/div_60/FE_RC_88_0                | A ^ -> Y v   | CLKNAND2X2M | 0.169 | 0.128 |   2.536 |    6.712 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFHX4M    | 0.093 | 0.252 |   2.788 |    6.964 | 
     | U0_ALU/div_60/U6                        | A v -> Y ^   | INVX4M      | 0.087 | 0.080 |   2.869 |    7.044 | 
     | U0_ALU/div_60/U12                       | A ^ -> Y v   | NOR2X8M     | 0.049 | 0.048 |   2.916 |    7.092 | 
     | U0_ALU/div_60/U21                       | S0 v -> Y v  | MXI2X6M     | 0.162 | 0.135 |   3.051 |    7.226 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_4_1 | B v -> CO v  | ADDFHX8M    | 0.100 | 0.345 |   3.396 |    7.571 | 
     | U0_ALU/div_60/FE_RC_201_0               | A1 v -> Y v  | AO22X8M     | 0.078 | 0.253 |   3.649 |    7.825 | 
     | U0_ALU/div_60/U62                       | B v -> Y ^   | NAND2X4M    | 0.100 | 0.065 |   3.715 |    7.890 | 
     | U0_ALU/div_60/U38                       | C ^ -> Y v   | NAND3X2M    | 0.098 | 0.102 |   3.817 |    7.992 | 
     | U0_ALU/div_60/U73                       | A v -> Y ^   | INVX2M      | 0.116 | 0.098 |   3.915 |    8.091 | 
     | U0_ALU/div_60/U20                       | B ^ -> Y v   | NOR2X3M     | 0.062 | 0.071 |   3.986 |    8.161 | 
     | U0_ALU/div_60/U81                       | S0 v -> Y v  | MXI2X4M     | 0.152 | 0.150 |   4.136 |    8.312 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFHX4M    | 0.091 | 0.371 |   4.508 |    8.683 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFHX4M    | 0.079 | 0.213 |   4.721 |    8.896 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFHX2M    | 0.096 | 0.240 |   4.960 |    9.136 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFHX2M    | 0.098 | 0.247 |   5.207 |    9.382 | 
     | U0_ALU/div_60/U4                        | A v -> Y ^   | CLKNAND2X2M | 0.139 | 0.106 |   5.313 |    9.489 | 
     | U0_ALU/div_60/U94                       | A ^ -> Y v   | INVX2M      | 0.114 | 0.110 |   5.423 |    9.599 | 
     | U0_ALU/U107                             | B0 v -> Y ^  | AOI22XLM    | 0.384 | 0.311 |   5.734 |    9.909 | 
     | U0_ALU/U104                             | A0 ^ -> Y v  | AOI31X2M    | 0.167 | 0.170 |   5.904 |   10.079 | 
     | U0_ALU/\ALU_OUT_reg[3]                  | D v          | SDFFRQX2M   | 0.167 | 0.000 |   5.904 |   10.079 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |               |             |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^     |             | 0.000 |       |   0.000 |   -4.175 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -4.142 | 
     | REF_CLK__L2_I0                   | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -4.112 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^    | MX2X6M      | 0.186 | 0.225 |   0.288 |   -3.887 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v    | INVX20M     | 0.076 | 0.087 |   0.375 |   -3.800 | 
     | REF_CLK_M__L2_I1                 | A v -> Y ^    | CLKINVX40M  | 0.030 | 0.047 |   0.422 |   -3.753 | 
     | U0_CLK_GATE/U0_TLATNCAX12M       | CK ^ -> ECK ^ | TLATNCAX12M | 0.260 | 0.237 |   0.659 |   -3.516 | 
     | U0_CLK_GATE                      | GATED_CLK ^   | CLK_GATE    |       |       |   0.662 |   -3.513 | 
     | U0_ALU/\ALU_OUT_reg[3]           | CK ^          | SDFFRQX2M   | 0.260 | 0.003 |   0.662 |   -3.513 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[6] /D         (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\Reg_File_reg[0][0] /Q (^) triggered by  leading edge of 
'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.662
- Setup                         0.387
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.075
- Arrival Time                  5.414
= Slack Time                    4.661
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |    4.661 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    4.694 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    4.724 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^  | MX2X6M     | 0.186 | 0.225 |   0.288 |    4.949 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v  | INVX20M    | 0.076 | 0.087 |   0.375 |    5.036 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.297 | 0.181 |   0.556 |    5.216 | 
     | U0_RegFile/\Reg_File_reg[0][0]   | CK ^ -> Q ^ | SDFFRX1M   | 0.702 | 0.881 |   1.436 |    6.097 | 
     | U0_ALU/mult_56/U44               | A ^ -> Y v  | INVX2M     | 0.247 | 0.245 |   1.682 |    6.342 | 
     | U0_ALU/mult_56/U116              | B v -> Y ^  | NOR2X1M    | 0.271 | 0.220 |   1.901 |    6.562 | 
     | U0_ALU/mult_56/U6                | A ^ -> Y ^  | AND2X2M    | 0.081 | 0.174 |   2.075 |    6.736 | 
     | U0_ALU/mult_56/S1_2_0            | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.550 |   2.625 |    7.286 | 
     | U0_ALU/mult_56/S1_3_0            | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.562 |   3.187 |    7.848 | 
     | U0_ALU/mult_56/S1_4_0            | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.561 |   3.748 |    8.409 | 
     | U0_ALU/mult_56/S1_5_0            | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.556 |   4.304 |    8.965 | 
     | U0_ALU/mult_56/S1_6_0            | B ^ -> S v  | ADDFX2M    | 0.142 | 0.570 |   4.874 |    9.535 | 
     | U0_ALU/mult_56/FS_1/U13          | A v -> Y v  | BUFX2M     | 0.058 | 0.162 |   5.036 |    9.697 | 
     | U0_ALU/U113                      | A0 v -> Y ^ | AOI211X2M  | 0.323 | 0.235 |   5.271 |    9.932 | 
     | U0_ALU/U174                      | A2 ^ -> Y v | AOI31X2M   | 0.188 | 0.143 |   5.414 |   10.075 | 
     | U0_ALU/\ALU_OUT_reg[6]           | D v         | SDFFRQX2M  | 0.188 | 0.000 |   5.414 |   10.075 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |               |             |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^     |             | 0.000 |       |   0.000 |   -4.661 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -4.627 | 
     | REF_CLK__L2_I0                   | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -4.597 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^    | MX2X6M      | 0.186 | 0.225 |   0.288 |   -4.372 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v    | INVX20M     | 0.076 | 0.087 |   0.375 |   -4.286 | 
     | REF_CLK_M__L2_I1                 | A v -> Y ^    | CLKINVX40M  | 0.030 | 0.047 |   0.422 |   -4.239 | 
     | U0_CLK_GATE/U0_TLATNCAX12M       | CK ^ -> ECK ^ | TLATNCAX12M | 0.260 | 0.237 |   0.659 |   -4.002 | 
     | U0_CLK_GATE                      | GATED_CLK ^   | CLK_GATE    |       |       |   0.662 |   -3.998 | 
     | U0_ALU/\ALU_OUT_reg[6]           | CK ^          | SDFFRQX2M   | 0.260 | 0.003 |   0.662 |   -3.998 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[5] /D         (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\Reg_File_reg[0][0] /Q (^) triggered by  leading edge of 
'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.662
- Setup                         0.385
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.077
- Arrival Time                  4.879
= Slack Time                    5.198
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.198 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.232 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.262 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^  | MX2X6M     | 0.186 | 0.225 |   0.288 |    5.487 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v  | INVX20M    | 0.076 | 0.087 |   0.375 |    5.573 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.297 | 0.181 |   0.556 |    5.754 | 
     | U0_RegFile/\Reg_File_reg[0][0]   | CK ^ -> Q ^ | SDFFRX1M   | 0.702 | 0.881 |   1.436 |    6.635 | 
     | U0_ALU/mult_56/U44               | A ^ -> Y v  | INVX2M     | 0.247 | 0.245 |   1.682 |    6.880 | 
     | U0_ALU/mult_56/U116              | B v -> Y ^  | NOR2X1M    | 0.271 | 0.220 |   1.901 |    7.100 | 
     | U0_ALU/mult_56/U6                | A ^ -> Y ^  | AND2X2M    | 0.081 | 0.174 |   2.075 |    7.274 | 
     | U0_ALU/mult_56/S1_2_0            | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.550 |   2.625 |    7.823 | 
     | U0_ALU/mult_56/S1_3_0            | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.562 |   3.187 |    8.386 | 
     | U0_ALU/mult_56/S1_4_0            | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.561 |   3.748 |    8.947 | 
     | U0_ALU/mult_56/S1_5_0            | B ^ -> S v  | ADDFX2M    | 0.139 | 0.567 |   4.315 |    9.513 | 
     | U0_ALU/mult_56/FS_1/U12          | A v -> Y v  | BUFX2M     | 0.057 | 0.160 |   4.475 |    9.673 | 
     | U0_ALU/U117                      | A0 v -> Y ^ | AOI211X2M  | 0.336 | 0.245 |   4.720 |    9.918 | 
     | U0_ALU/U114                      | A2 ^ -> Y v | AOI31X2M   | 0.177 | 0.158 |   4.878 |   10.076 | 
     | U0_ALU/\ALU_OUT_reg[5]           | D v         | SDFFRQX2M  | 0.177 | 0.000 |   4.879 |   10.077 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |               |             |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^     |             | 0.000 |       |   0.000 |   -5.198 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -5.165 | 
     | REF_CLK__L2_I0                   | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -5.135 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^    | MX2X6M      | 0.186 | 0.225 |   0.288 |   -4.910 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v    | INVX20M     | 0.076 | 0.087 |   0.375 |   -4.823 | 
     | REF_CLK_M__L2_I1                 | A v -> Y ^    | CLKINVX40M  | 0.030 | 0.047 |   0.422 |   -4.776 | 
     | U0_CLK_GATE/U0_TLATNCAX12M       | CK ^ -> ECK ^ | TLATNCAX12M | 0.260 | 0.237 |   0.659 |   -4.539 | 
     | U0_CLK_GATE                      | GATED_CLK ^   | CLK_GATE    |       |       |   0.662 |   -4.536 | 
     | U0_ALU/\ALU_OUT_reg[5]           | CK ^          | SDFFRQX2M   | 0.260 | 0.003 |   0.662 |   -4.536 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U0_RegFile/\RdData_reg[3] /CK 
Endpoint:   U0_RegFile/\RdData_reg[3] /D     (v) checked with  leading edge of 
'REFCLK'
Beginpoint: C0_CTRL/\current_state_reg[1] /Q (^) triggered by  leading edge of 
'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.596
- Setup                         0.370
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.026
- Arrival Time                  4.669
= Slack Time                    5.358
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.358 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.391 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.421 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^  | MX2X6M     | 0.186 | 0.225 |   0.288 |    5.646 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v  | INVX20M    | 0.076 | 0.087 |   0.375 |    5.733 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.297 | 0.181 |   0.556 |    5.913 | 
     | C0_CTRL/\current_state_reg[1]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.294 | 0.622 |   1.177 |    6.535 | 
     | C0_CTRL/U39                      | A ^ -> Y v  | INVX2M     | 0.093 | 0.094 |   1.271 |    6.629 | 
     | C0_CTRL/U37                      | A v -> Y ^  | NOR2X2M    | 0.321 | 0.214 |   1.485 |    6.843 | 
     | C0_CTRL/U42                      | A ^ -> Y v  | NAND3X2M   | 0.354 | 0.287 |   1.772 |    7.130 | 
     | C0_CTRL/U19                      | B v -> Y ^  | NOR2X2M    | 0.416 | 0.330 |   2.102 |    7.460 | 
     | U0_RegFile/U198                  | A ^ -> Y v  | INVX2M     | 0.129 | 0.127 |   2.229 |    7.587 | 
     | U0_RegFile/U193                  | B v -> Y ^  | NAND2X2M   | 0.607 | 0.377 |   2.606 |    7.964 | 
     | U0_RegFile/U185                  | A ^ -> Y v  | INVX2M     | 0.307 | 0.317 |   2.923 |    8.281 | 
     | U0_RegFile/U415                  | A1 v -> Y v | AO22X1M    | 0.162 | 0.467 |   3.390 |    8.748 | 
     | U0_RegFile/U280                  | C0 v -> Y ^ | AOI221XLM  | 0.593 | 0.366 |   3.756 |    9.113 | 
     | U0_RegFile/U278                  | B0 ^ -> Y v | OAI22X1M   | 0.210 | 0.187 |   3.942 |    9.300 | 
     | U0_RegFile/U248                  | C0 v -> Y ^ | AOI221XLM  | 0.948 | 0.580 |   4.522 |    9.879 | 
     | U0_RegFile/U247                  | B0 ^ -> Y v | OAI2BB2X1M | 0.181 | 0.147 |   4.669 |   10.026 | 
     | U0_RegFile/\RdData_reg[3]        | D v         | SDFFRQX2M  | 0.181 | 0.000 |   4.669 |   10.026 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.358 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.324 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.294 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.186 | 0.225 |   0.288 |   -5.069 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   0.375 |   -4.983 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.181 |   0.556 |   -4.802 | 
     | U0_RegFile/\RdData_reg[3]        | CK ^       | SDFFRQX2M  | 0.355 | 0.040 |   0.596 |   -4.762 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U0_RegFile/\RdData_reg[2] /CK 
Endpoint:   U0_RegFile/\RdData_reg[2] /D     (v) checked with  leading edge of 
'REFCLK'
Beginpoint: C0_CTRL/\current_state_reg[1] /Q (^) triggered by  leading edge of 
'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.596
- Setup                         0.370
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.026
- Arrival Time                  4.649
= Slack Time                    5.377
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.377 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.411 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.441 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^  | MX2X6M     | 0.186 | 0.225 |   0.288 |    5.665 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v  | INVX20M    | 0.076 | 0.087 |   0.375 |    5.752 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.297 | 0.181 |   0.556 |    5.932 | 
     | C0_CTRL/\current_state_reg[1]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.294 | 0.622 |   1.177 |    6.554 | 
     | C0_CTRL/U39                      | A ^ -> Y v  | INVX2M     | 0.093 | 0.094 |   1.271 |    6.648 | 
     | C0_CTRL/U37                      | A v -> Y ^  | NOR2X2M    | 0.321 | 0.214 |   1.485 |    6.862 | 
     | C0_CTRL/U42                      | A ^ -> Y v  | NAND3X2M   | 0.354 | 0.287 |   1.772 |    7.149 | 
     | C0_CTRL/U19                      | B v -> Y ^  | NOR2X2M    | 0.416 | 0.330 |   2.102 |    7.479 | 
     | U0_RegFile/U198                  | A ^ -> Y v  | INVX2M     | 0.129 | 0.127 |   2.229 |    7.606 | 
     | U0_RegFile/U193                  | B v -> Y ^  | NAND2X2M   | 0.607 | 0.377 |   2.606 |    7.983 | 
     | U0_RegFile/U185                  | A ^ -> Y v  | INVX2M     | 0.307 | 0.317 |   2.923 |    8.300 | 
     | U0_RegFile/U414                  | A1 v -> Y v | AO22X1M    | 0.126 | 0.429 |   3.352 |    8.729 | 
     | U0_RegFile/U276                  | C0 v -> Y ^ | AOI221XLM  | 0.603 | 0.363 |   3.716 |    9.092 | 
     | U0_RegFile/U274                  | B0 ^ -> Y v | OAI22X1M   | 0.205 | 0.181 |   3.897 |    9.274 | 
     | U0_RegFile/U244                  | C0 v -> Y ^ | AOI221XLM  | 0.997 | 0.607 |   4.503 |    9.880 | 
     | U0_RegFile/U243                  | B0 ^ -> Y v | OAI2BB2X1M | 0.185 | 0.145 |   4.649 |   10.026 | 
     | U0_RegFile/\RdData_reg[2]        | D v         | SDFFRQX2M  | 0.185 | 0.000 |   4.649 |   10.026 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.377 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.343 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.313 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.186 | 0.225 |   0.288 |   -5.089 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   0.375 |   -5.002 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.181 |   0.556 |   -4.821 | 
     | U0_RegFile/\RdData_reg[2]        | CK ^       | SDFFRQX2M  | 0.355 | 0.040 |   0.596 |   -4.781 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U0_RegFile/\RdData_reg[4] /CK 
Endpoint:   U0_RegFile/\RdData_reg[4] /D     (v) checked with  leading edge of 
'REFCLK'
Beginpoint: C0_CTRL/\current_state_reg[1] /Q (^) triggered by  leading edge of 
'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.596
- Setup                         0.372
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.024
- Arrival Time                  4.640
= Slack Time                    5.384
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.384 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.418 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.448 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^  | MX2X6M     | 0.186 | 0.225 |   0.288 |    5.672 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v  | INVX20M    | 0.076 | 0.087 |   0.375 |    5.759 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.297 | 0.181 |   0.556 |    5.939 | 
     | C0_CTRL/\current_state_reg[1]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.294 | 0.622 |   1.177 |    6.561 | 
     | C0_CTRL/U39                      | A ^ -> Y v  | INVX2M     | 0.093 | 0.094 |   1.271 |    6.655 | 
     | C0_CTRL/U37                      | A v -> Y ^  | NOR2X2M    | 0.321 | 0.214 |   1.485 |    6.869 | 
     | C0_CTRL/U42                      | A ^ -> Y v  | NAND3X2M   | 0.354 | 0.287 |   1.772 |    7.156 | 
     | C0_CTRL/U19                      | B v -> Y ^  | NOR2X2M    | 0.416 | 0.330 |   2.102 |    7.486 | 
     | U0_RegFile/U198                  | A ^ -> Y v  | INVX2M     | 0.129 | 0.127 |   2.229 |    7.613 | 
     | U0_RegFile/U193                  | B v -> Y ^  | NAND2X2M   | 0.607 | 0.377 |   2.606 |    7.990 | 
     | U0_RegFile/U185                  | A ^ -> Y v  | INVX2M     | 0.307 | 0.317 |   2.923 |    8.307 | 
     | U0_RegFile/U416                  | A1 v -> Y v | AO22X1M    | 0.151 | 0.456 |   3.379 |    8.763 | 
     | U0_RegFile/U284                  | C0 v -> Y ^ | AOI221XLM  | 0.505 | 0.312 |   3.691 |    9.075 | 
     | U0_RegFile/U282                  | B0 ^ -> Y v | OAI22X1M   | 0.204 | 0.186 |   3.877 |    9.261 | 
     | U0_RegFile/U252                  | C0 v -> Y ^ | AOI221XLM  | 1.009 | 0.613 |   4.490 |    9.874 | 
     | U0_RegFile/U251                  | B0 ^ -> Y v | OAI2BB2X1M | 0.190 | 0.151 |   4.640 |   10.024 | 
     | U0_RegFile/\RdData_reg[4]        | D v         | SDFFRQX2M  | 0.190 | 0.000 |   4.640 |   10.024 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.384 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.350 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.320 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.186 | 0.225 |   0.288 |   -5.095 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   0.375 |   -5.009 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.181 |   0.556 |   -4.828 | 
     | U0_RegFile/\RdData_reg[4]        | CK ^       | SDFFRQX2M  | 0.355 | 0.040 |   0.596 |   -4.788 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U0_RegFile/\RdData_reg[1] /CK 
Endpoint:   U0_RegFile/\RdData_reg[1] /D     (v) checked with  leading edge of 
'REFCLK'
Beginpoint: C0_CTRL/\current_state_reg[1] /Q (^) triggered by  leading edge of 
'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.586
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.018
- Arrival Time                  4.612
= Slack Time                    5.406
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.406 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.440 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.470 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^  | MX2X6M     | 0.186 | 0.225 |   0.288 |    5.694 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v  | INVX20M    | 0.076 | 0.087 |   0.375 |    5.781 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.297 | 0.181 |   0.556 |    5.962 | 
     | C0_CTRL/\current_state_reg[1]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.294 | 0.622 |   1.177 |    6.583 | 
     | C0_CTRL/U39                      | A ^ -> Y v  | INVX2M     | 0.093 | 0.094 |   1.271 |    6.677 | 
     | C0_CTRL/U37                      | A v -> Y ^  | NOR2X2M    | 0.321 | 0.214 |   1.485 |    6.891 | 
     | C0_CTRL/U42                      | A ^ -> Y v  | NAND3X2M   | 0.354 | 0.287 |   1.772 |    7.178 | 
     | C0_CTRL/U19                      | B v -> Y ^  | NOR2X2M    | 0.416 | 0.330 |   2.102 |    7.508 | 
     | U0_RegFile/U198                  | A ^ -> Y v  | INVX2M     | 0.129 | 0.127 |   2.229 |    7.635 | 
     | U0_RegFile/U193                  | B v -> Y ^  | NAND2X2M   | 0.607 | 0.377 |   2.606 |    8.012 | 
     | U0_RegFile/U185                  | A ^ -> Y v  | INVX2M     | 0.307 | 0.317 |   2.923 |    8.329 | 
     | U0_RegFile/U413                  | A1 v -> Y v | AO22X1M    | 0.143 | 0.447 |   3.370 |    8.776 | 
     | U0_RegFile/U272                  | C0 v -> Y ^ | AOI221XLM  | 0.601 | 0.367 |   3.738 |    9.144 | 
     | U0_RegFile/U270                  | B0 ^ -> Y v | OAI22X1M   | 0.199 | 0.177 |   3.915 |    9.321 | 
     | U0_RegFile/U240                  | C0 v -> Y ^ | AOI221XLM  | 0.914 | 0.558 |   4.473 |    9.879 | 
     | U0_RegFile/U239                  | B0 ^ -> Y v | OAI2BB2X1M | 0.170 | 0.139 |   4.612 |   10.018 | 
     | U0_RegFile/\RdData_reg[1]        | D v         | SDFFRQX2M  | 0.170 | 0.000 |   4.612 |   10.018 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.406 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.372 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.342 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.186 | 0.225 |   0.288 |   -5.118 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   0.375 |   -5.031 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.181 |   0.556 |   -4.851 | 
     | U0_RegFile/\RdData_reg[1]        | CK ^       | SDFFRQX2M  | 0.349 | 0.031 |   0.587 |   -4.820 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U0_RegFile/\RdData_reg[7] /CK 
Endpoint:   U0_RegFile/\RdData_reg[7] /D     (v) checked with  leading edge of 
'REFCLK'
Beginpoint: C0_CTRL/\current_state_reg[1] /Q (^) triggered by  leading edge of 
'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.590
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.020
- Arrival Time                  4.579
= Slack Time                    5.441
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.441 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.474 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.504 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^  | MX2X6M     | 0.186 | 0.225 |   0.288 |    5.729 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v  | INVX20M    | 0.076 | 0.087 |   0.375 |    5.816 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.297 | 0.181 |   0.556 |    5.996 | 
     | C0_CTRL/\current_state_reg[1]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.294 | 0.622 |   1.177 |    6.618 | 
     | C0_CTRL/U39                      | A ^ -> Y v  | INVX2M     | 0.093 | 0.094 |   1.271 |    6.712 | 
     | C0_CTRL/U37                      | A v -> Y ^  | NOR2X2M    | 0.321 | 0.214 |   1.485 |    6.926 | 
     | C0_CTRL/U42                      | A ^ -> Y v  | NAND3X2M   | 0.354 | 0.287 |   1.772 |    7.213 | 
     | C0_CTRL/U19                      | B v -> Y ^  | NOR2X2M    | 0.416 | 0.330 |   2.102 |    7.543 | 
     | U0_RegFile/U198                  | A ^ -> Y v  | INVX2M     | 0.129 | 0.127 |   2.229 |    7.670 | 
     | U0_RegFile/U193                  | B v -> Y ^  | NAND2X2M   | 0.607 | 0.377 |   2.606 |    8.047 | 
     | U0_RegFile/U185                  | A ^ -> Y v  | INVX2M     | 0.307 | 0.317 |   2.923 |    8.364 | 
     | U0_RegFile/U419                  | A1 v -> Y v | AO22X1M    | 0.143 | 0.447 |   3.370 |    8.811 | 
     | U0_RegFile/U441                  | C0 v -> Y ^ | AOI221XLM  | 0.558 | 0.343 |   3.713 |    9.154 | 
     | U0_RegFile/U232                  | B0 ^ -> Y v | OAI22X1M   | 0.175 | 0.176 |   3.889 |    9.330 | 
     | U0_RegFile/U264                  | C0 v -> Y ^ | AOI221XLM  | 0.893 | 0.541 |   4.430 |    9.871 | 
     | U0_RegFile/U263                  | B0 ^ -> Y v | OAI2BB2X1M | 0.176 | 0.149 |   4.579 |   10.020 | 
     | U0_RegFile/\RdData_reg[7]        | D v         | SDFFRQX2M  | 0.176 | 0.000 |   4.579 |   10.020 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.441 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.407 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.377 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.186 | 0.225 |   0.288 |   -5.152 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   0.375 |   -5.066 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.181 |   0.556 |   -4.885 | 
     | U0_RegFile/\RdData_reg[7]        | CK ^       | SDFFRQX2M  | 0.351 | 0.034 |   0.589 |   -4.851 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U0_RegFile/\RdData_reg[5] /CK 
Endpoint:   U0_RegFile/\RdData_reg[5] /D     (v) checked with  leading edge of 
'REFCLK'
Beginpoint: C0_CTRL/\current_state_reg[1] /Q (^) triggered by  leading edge of 
'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.594
- Setup                         0.368
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.026
- Arrival Time                  4.583
= Slack Time                    5.443
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.443 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.477 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.507 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^  | MX2X6M     | 0.186 | 0.225 |   0.288 |    5.732 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v  | INVX20M    | 0.076 | 0.087 |   0.375 |    5.818 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.297 | 0.181 |   0.556 |    5.999 | 
     | C0_CTRL/\current_state_reg[1]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.294 | 0.622 |   1.177 |    6.621 | 
     | C0_CTRL/U39                      | A ^ -> Y v  | INVX2M     | 0.093 | 0.094 |   1.271 |    6.715 | 
     | C0_CTRL/U37                      | A v -> Y ^  | NOR2X2M    | 0.321 | 0.214 |   1.485 |    6.928 | 
     | C0_CTRL/U42                      | A ^ -> Y v  | NAND3X2M   | 0.354 | 0.287 |   1.772 |    7.216 | 
     | C0_CTRL/U19                      | B v -> Y ^  | NOR2X2M    | 0.416 | 0.330 |   2.102 |    7.546 | 
     | U0_RegFile/U198                  | A ^ -> Y v  | INVX2M     | 0.129 | 0.127 |   2.229 |    7.672 | 
     | U0_RegFile/U193                  | B v -> Y ^  | NAND2X2M   | 0.607 | 0.377 |   2.606 |    8.050 | 
     | U0_RegFile/U185                  | A ^ -> Y v  | INVX2M     | 0.307 | 0.317 |   2.923 |    8.366 | 
     | U0_RegFile/U417                  | A1 v -> Y v | AO22X1M    | 0.157 | 0.462 |   3.385 |    8.828 | 
     | U0_RegFile/U288                  | C0 v -> Y ^ | AOI221XLM  | 0.554 | 0.344 |   3.729 |    9.173 | 
     | U0_RegFile/U286                  | B0 ^ -> Y v | OAI22X1M   | 0.170 | 0.173 |   3.902 |    9.346 | 
     | U0_RegFile/U256                  | C0 v -> Y ^ | AOI221XLM  | 0.891 | 0.539 |   4.441 |    9.884 | 
     | U0_RegFile/U255                  | B0 ^ -> Y v | OAI2BB2X1M | 0.170 | 0.142 |   4.583 |   10.026 | 
     | U0_RegFile/\RdData_reg[5]        | D v         | SDFFRQX2M  | 0.170 | 0.000 |   4.583 |   10.026 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.443 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.410 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.380 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.186 | 0.225 |   0.288 |   -5.155 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   0.375 |   -5.068 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.181 |   0.556 |   -4.888 | 
     | U0_RegFile/\RdData_reg[5]        | CK ^       | SDFFRQX2M  | 0.354 | 0.038 |   0.594 |   -4.850 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U0_RegFile/\RdData_reg[0] /CK 
Endpoint:   U0_RegFile/\RdData_reg[0] /D     (v) checked with  leading edge of 
'REFCLK'
Beginpoint: C0_CTRL/\current_state_reg[1] /Q (^) triggered by  leading edge of 
'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.586
- Setup                         0.367
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.019
- Arrival Time                  4.549
= Slack Time                    5.471
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.471 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.504 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.534 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^  | MX2X6M     | 0.186 | 0.225 |   0.288 |    5.759 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v  | INVX20M    | 0.076 | 0.087 |   0.375 |    5.846 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.297 | 0.181 |   0.556 |    6.026 | 
     | C0_CTRL/\current_state_reg[1]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.294 | 0.622 |   1.177 |    6.648 | 
     | C0_CTRL/U39                      | A ^ -> Y v  | INVX2M     | 0.093 | 0.094 |   1.271 |    6.742 | 
     | C0_CTRL/U37                      | A v -> Y ^  | NOR2X2M    | 0.321 | 0.214 |   1.485 |    6.956 | 
     | C0_CTRL/U42                      | A ^ -> Y v  | NAND3X2M   | 0.354 | 0.287 |   1.772 |    7.243 | 
     | C0_CTRL/U19                      | B v -> Y ^  | NOR2X2M    | 0.416 | 0.330 |   2.102 |    7.573 | 
     | U0_RegFile/U198                  | A ^ -> Y v  | INVX2M     | 0.129 | 0.127 |   2.229 |    7.700 | 
     | U0_RegFile/U193                  | B v -> Y ^  | NAND2X2M   | 0.607 | 0.377 |   2.606 |    8.077 | 
     | U0_RegFile/U185                  | A ^ -> Y v  | INVX2M     | 0.307 | 0.317 |   2.923 |    8.394 | 
     | U0_RegFile/U412                  | A1 v -> Y v | AO22X1M    | 0.153 | 0.457 |   3.380 |    8.851 | 
     | U0_RegFile/U292                  | C0 v -> Y ^ | AOI221XLM  | 0.538 | 0.333 |   3.713 |    9.184 | 
     | U0_RegFile/U290                  | B0 ^ -> Y v | OAI22X1M   | 0.200 | 0.170 |   3.884 |    9.354 | 
     | U0_RegFile/U236                  | C0 v -> Y ^ | AOI221XLM  | 0.866 | 0.531 |   4.414 |    9.885 | 
     | U0_RegFile/U235                  | B0 ^ -> Y v | OAI2BB2X1M | 0.161 | 0.134 |   4.549 |   10.019 | 
     | U0_RegFile/\RdData_reg[0]        | D v         | SDFFRQX2M  | 0.161 | 0.000 |   4.549 |   10.019 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.471 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.437 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.407 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.186 | 0.225 |   0.288 |   -5.182 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   0.375 |   -5.096 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.181 |   0.556 |   -4.915 | 
     | U0_RegFile/\RdData_reg[0]        | CK ^       | SDFFRQX2M  | 0.348 | 0.031 |   0.586 |   -4.885 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[0][4] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[0][4] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q     (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.596
- Setup                         0.335
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.061
- Arrival Time                  4.510
= Slack Time                    5.551
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.551 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.585 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.615 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.186 | 0.225 |   0.288 |    5.840 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.076 | 0.087 |   0.375 |    5.926 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.297 | 0.181 |   0.556 |    6.107 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.143 | 0.583 |   1.139 |    6.690 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.879 | 0.644 |   1.783 |    7.334 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.089 | 0.871 |   2.654 |    8.205 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.082 | 0.913 |   3.566 |    9.118 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.156 | 0.909 |   4.476 |   10.027 | 
     | U0_RegFile/\Reg_File_reg[0][4]    | RN ^        | SDFFRX1M   | 1.159 | 0.034 |   4.510 |   10.061 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.551 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.517 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.487 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.186 | 0.225 |   0.288 |   -5.263 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   0.375 |   -5.176 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.181 |   0.556 |   -4.996 | 
     | U0_RegFile/\Reg_File_reg[0][4]   | CK ^       | SDFFRX1M   | 0.350 | 0.041 |   0.596 |   -4.955 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[0][5] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[0][5] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q     (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.589
- Setup                         0.327
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.062
- Arrival Time                  4.510
= Slack Time                    5.551
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.551 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.585 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.615 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.186 | 0.225 |   0.288 |    5.840 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.076 | 0.087 |   0.375 |    5.926 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.297 | 0.181 |   0.556 |    6.107 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.143 | 0.583 |   1.139 |    6.690 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.879 | 0.644 |   1.783 |    7.334 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.089 | 0.871 |   2.654 |    8.205 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.082 | 0.913 |   3.567 |    9.118 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.156 | 0.909 |   4.476 |   10.027 | 
     | U0_RegFile/\Reg_File_reg[0][5]    | RN ^        | SDFFRQX1M  | 1.159 | 0.035 |   4.510 |   10.062 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.551 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.518 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.488 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.186 | 0.225 |   0.288 |   -5.263 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   0.375 |   -5.176 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.181 |   0.556 |   -4.996 | 
     | U0_RegFile/\Reg_File_reg[0][5]   | CK ^       | SDFFRQX1M  | 0.348 | 0.033 |   0.589 |   -4.963 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[0][0] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[0][0] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q     (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.598
- Setup                         0.335
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.062
- Arrival Time                  4.509
= Slack Time                    5.553
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.553 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.587 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.617 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.186 | 0.225 |   0.288 |    5.842 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.076 | 0.087 |   0.375 |    5.928 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.297 | 0.181 |   0.556 |    6.109 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.143 | 0.583 |   1.139 |    6.692 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.879 | 0.644 |   1.783 |    7.336 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.089 | 0.871 |   2.654 |    8.207 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.082 | 0.913 |   3.566 |    9.120 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.156 | 0.909 |   4.476 |   10.029 | 
     | U0_RegFile/\Reg_File_reg[0][0]    | RN ^        | SDFFRX1M   | 1.159 | 0.033 |   4.509 |   10.062 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.553 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.520 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.490 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.186 | 0.225 |   0.288 |   -5.265 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   0.375 |   -5.178 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.181 |   0.556 |   -4.998 | 
     | U0_RegFile/\Reg_File_reg[0][0]   | CK ^       | SDFFRX1M   | 0.350 | 0.042 |   0.598 |   -4.955 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[0][3] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[0][3] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q     (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.598
- Setup                         0.335
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.062
- Arrival Time                  4.509
= Slack Time                    5.554
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.554 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.587 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.617 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.186 | 0.225 |   0.288 |    5.842 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.076 | 0.087 |   0.375 |    5.929 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.297 | 0.181 |   0.556 |    6.109 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.143 | 0.583 |   1.139 |    6.693 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.879 | 0.644 |   1.783 |    7.337 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.089 | 0.871 |   2.654 |    8.208 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.082 | 0.913 |   3.567 |    9.120 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.156 | 0.909 |   4.476 |   10.030 | 
     | U0_RegFile/\Reg_File_reg[0][3]    | RN ^        | SDFFRX1M   | 1.159 | 0.033 |   4.509 |   10.062 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.554 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.520 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.490 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.186 | 0.225 |   0.288 |   -5.265 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   0.375 |   -5.179 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.181 |   0.556 |   -4.998 | 
     | U0_RegFile/\Reg_File_reg[0][3]   | CK ^       | SDFFRX1M   | 0.350 | 0.042 |   0.598 |   -4.956 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[10][0] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[10][0] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.616
- Setup                         0.336
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.080
- Arrival Time                  4.525
= Slack Time                    5.555
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.555 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.589 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.619 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.186 | 0.225 |   0.288 |    5.844 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.076 | 0.087 |   0.375 |    5.930 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.297 | 0.181 |   0.556 |    6.111 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.143 | 0.583 |   1.139 |    6.694 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.879 | 0.644 |   1.783 |    7.338 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.089 | 0.871 |   2.654 |    8.209 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.082 | 0.913 |   3.567 |    9.122 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.156 | 0.909 |   4.476 |   10.031 | 
     | U0_RegFile/\Reg_File_reg[10][0]   | RN ^        | SDFFRX1M   | 1.160 | 0.049 |   4.525 |   10.080 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.555 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.522 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.491 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.186 | 0.225 |   0.288 |   -5.267 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   0.375 |   -5.180 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.181 |   0.556 |   -5.000 | 
     | U0_RegFile/\Reg_File_reg[10][0]  | CK ^       | SDFFRX1M   | 0.347 | 0.061 |   0.616 |   -4.939 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[15][5] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[15][5] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.624
- Setup                         0.337
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.087
- Arrival Time                  4.531
= Slack Time                    5.556
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.556 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.589 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.619 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.186 | 0.225 |   0.288 |    5.844 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.076 | 0.087 |   0.375 |    5.931 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.297 | 0.181 |   0.556 |    6.111 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.143 | 0.583 |   1.139 |    6.694 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.879 | 0.644 |   1.783 |    7.338 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.089 | 0.871 |   2.654 |    8.210 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.082 | 0.913 |   3.567 |    9.122 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.156 | 0.909 |   4.476 |   10.031 | 
     | U0_RegFile/\Reg_File_reg[15][5]   | RN ^        | SDFFRX1M   | 1.166 | 0.055 |   4.531 |   10.087 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.556 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.522 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.492 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.186 | 0.225 |   0.288 |   -5.267 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   0.375 |   -5.181 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.181 |   0.556 |   -5.000 | 
     | U0_RegFile/\Reg_File_reg[15][5]  | CK ^       | SDFFRX1M   | 0.343 | 0.068 |   0.624 |   -4.932 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[15][6] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[15][6] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.624
- Setup                         0.337
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.087
- Arrival Time                  4.531
= Slack Time                    5.556
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.556 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.590 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.620 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.186 | 0.225 |   0.288 |    5.844 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.076 | 0.087 |   0.375 |    5.931 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.297 | 0.181 |   0.556 |    6.112 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.143 | 0.583 |   1.139 |    6.695 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.879 | 0.644 |   1.783 |    7.339 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.089 | 0.871 |   2.654 |    8.210 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.082 | 0.913 |   3.566 |    9.122 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.156 | 0.909 |   4.476 |   10.032 | 
     | U0_RegFile/\Reg_File_reg[15][6]   | RN ^        | SDFFRX1M   | 1.166 | 0.055 |   4.531 |   10.087 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.556 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.522 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.492 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.186 | 0.225 |   0.288 |   -5.268 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   0.375 |   -5.181 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.181 |   0.556 |   -5.000 | 
     | U0_RegFile/\Reg_File_reg[15][6]  | CK ^       | SDFFRX1M   | 0.343 | 0.068 |   0.624 |   -4.932 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[15][4] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[15][4] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.623
- Setup                         0.337
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.087
- Arrival Time                  4.530
= Slack Time                    5.556
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.556 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.590 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.620 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.186 | 0.225 |   0.288 |    5.844 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.076 | 0.087 |   0.375 |    5.931 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.297 | 0.181 |   0.556 |    6.112 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.143 | 0.583 |   1.139 |    6.695 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.879 | 0.644 |   1.783 |    7.339 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.089 | 0.871 |   2.654 |    8.210 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.082 | 0.913 |   3.566 |    9.123 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.156 | 0.909 |   4.476 |   10.032 | 
     | U0_RegFile/\Reg_File_reg[15][4]   | RN ^        | SDFFRX1M   | 1.165 | 0.055 |   4.530 |   10.087 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.556 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.522 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.492 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.186 | 0.225 |   0.288 |   -5.268 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   0.375 |   -5.181 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.181 |   0.556 |   -5.001 | 
     | U0_RegFile/\Reg_File_reg[15][4]  | CK ^       | SDFFRX1M   | 0.343 | 0.068 |   0.623 |   -4.933 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[11][4] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[11][4] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.600
- Setup                         0.335
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.064
- Arrival Time                  4.508
= Slack Time                    5.556
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.556 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.590 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.620 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.186 | 0.225 |   0.288 |    5.845 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.076 | 0.087 |   0.375 |    5.931 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.297 | 0.181 |   0.556 |    6.112 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.143 | 0.583 |   1.139 |    6.695 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.879 | 0.644 |   1.783 |    7.339 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.089 | 0.871 |   2.654 |    8.210 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.082 | 0.913 |   3.566 |    9.123 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.156 | 0.909 |   4.476 |   10.032 | 
     | U0_RegFile/\Reg_File_reg[11][4]   | RN ^        | SDFFRX1M   | 1.159 | 0.032 |   4.508 |   10.064 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.556 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.523 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.493 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.186 | 0.225 |   0.288 |   -5.268 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   0.375 |   -5.181 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.181 |   0.556 |   -5.001 | 
     | U0_RegFile/\Reg_File_reg[11][4]  | CK ^       | SDFFRX1M   | 0.350 | 0.044 |   0.600 |   -4.957 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[14][6] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[14][6] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.623
- Setup                         0.337
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.086
- Arrival Time                  4.530
= Slack Time                    5.556
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.556 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.590 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.620 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.186 | 0.225 |   0.288 |    5.845 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.076 | 0.087 |   0.375 |    5.931 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.297 | 0.181 |   0.556 |    6.112 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.143 | 0.583 |   1.139 |    6.695 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.879 | 0.644 |   1.783 |    7.339 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.089 | 0.871 |   2.654 |    8.210 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.082 | 0.913 |   3.566 |    9.123 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.156 | 0.909 |   4.476 |   10.032 | 
     | U0_RegFile/\Reg_File_reg[14][6]   | RN ^        | SDFFRX1M   | 1.165 | 0.054 |   4.530 |   10.086 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.556 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.523 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.493 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.186 | 0.225 |   0.288 |   -5.268 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   0.375 |   -5.181 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.181 |   0.556 |   -5.001 | 
     | U0_RegFile/\Reg_File_reg[14][6]  | CK ^       | SDFFRX1M   | 0.343 | 0.068 |   0.623 |   -4.933 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[0][1] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[0][1] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q     (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.598
- Setup                         0.335
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.062
- Arrival Time                  4.505
= Slack Time                    5.557
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.557 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.591 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.621 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.186 | 0.225 |   0.288 |    5.845 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.076 | 0.087 |   0.375 |    5.932 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.297 | 0.181 |   0.556 |    6.113 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.143 | 0.583 |   1.139 |    6.696 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.879 | 0.644 |   1.783 |    7.340 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.089 | 0.871 |   2.654 |    8.211 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.082 | 0.913 |   3.566 |    9.123 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.156 | 0.909 |   4.476 |   10.033 | 
     | U0_RegFile/\Reg_File_reg[0][1]    | RN ^        | SDFFRX1M   | 1.159 | 0.030 |   4.505 |   10.062 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.557 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.523 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.493 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.186 | 0.225 |   0.288 |   -5.269 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   0.375 |   -5.182 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.181 |   0.556 |   -5.001 | 
     | U0_RegFile/\Reg_File_reg[0][1]   | CK ^       | SDFFRX1M   | 0.350 | 0.042 |   0.598 |   -4.959 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[14][3] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[14][3] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.621
- Setup                         0.337
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.084
- Arrival Time                  4.527
= Slack Time                    5.557
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.557 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.591 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.621 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.186 | 0.225 |   0.288 |    5.845 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.076 | 0.087 |   0.375 |    5.932 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.297 | 0.181 |   0.556 |    6.113 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.143 | 0.583 |   1.139 |    6.696 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.879 | 0.644 |   1.783 |    7.340 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.089 | 0.871 |   2.654 |    8.211 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.082 | 0.913 |   3.567 |    9.124 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.156 | 0.909 |   4.476 |   10.033 | 
     | U0_RegFile/\Reg_File_reg[14][3]   | RN ^        | SDFFRX1M   | 1.162 | 0.051 |   4.527 |   10.084 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.557 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.523 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.493 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.186 | 0.225 |   0.288 |   -5.269 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   0.375 |   -5.182 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.181 |   0.556 |   -5.001 | 
     | U0_RegFile/\Reg_File_reg[14][3]  | CK ^       | SDFFRX1M   | 0.345 | 0.065 |   0.621 |   -4.936 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[0][2] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[0][2] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q     (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.598
- Setup                         0.335
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.062
- Arrival Time                  4.505
= Slack Time                    5.557
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.557 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.591 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.621 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.186 | 0.225 |   0.288 |    5.845 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.076 | 0.087 |   0.375 |    5.932 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.297 | 0.181 |   0.556 |    6.113 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.143 | 0.583 |   1.139 |    6.696 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.879 | 0.644 |   1.783 |    7.340 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.089 | 0.871 |   2.654 |    8.211 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.082 | 0.913 |   3.566 |    9.124 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.156 | 0.909 |   4.476 |   10.033 | 
     | U0_RegFile/\Reg_File_reg[0][2]    | RN ^        | SDFFRX1M   | 1.159 | 0.030 |   4.505 |   10.062 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.557 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.523 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.493 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.186 | 0.225 |   0.288 |   -5.269 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   0.375 |   -5.182 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.181 |   0.556 |   -5.002 | 
     | U0_RegFile/\Reg_File_reg[0][2]   | CK ^       | SDFFRX1M   | 0.350 | 0.042 |   0.598 |   -4.959 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[14][5] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[14][5] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.623
- Setup                         0.337
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.086
- Arrival Time                  4.529
= Slack Time                    5.557
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.557 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.591 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.621 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.186 | 0.225 |   0.288 |    5.845 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.076 | 0.087 |   0.375 |    5.932 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.297 | 0.181 |   0.556 |    6.113 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.143 | 0.583 |   1.139 |    6.696 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.879 | 0.644 |   1.783 |    7.340 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.089 | 0.871 |   2.654 |    8.211 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.082 | 0.913 |   3.566 |    9.124 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.156 | 0.909 |   4.476 |   10.033 | 
     | U0_RegFile/\Reg_File_reg[14][5]   | RN ^        | SDFFRX1M   | 1.164 | 0.053 |   4.529 |   10.086 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.557 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.523 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.493 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.186 | 0.225 |   0.288 |   -5.269 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   0.375 |   -5.182 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.181 |   0.556 |   -5.002 | 
     | U0_RegFile/\Reg_File_reg[14][5]  | CK ^       | SDFFRX1M   | 0.344 | 0.068 |   0.623 |   -4.934 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[14][4] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[14][4] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.623
- Setup                         0.337
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.086
- Arrival Time                  4.528
= Slack Time                    5.558
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.558 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.591 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.621 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.186 | 0.225 |   0.288 |    5.846 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.076 | 0.087 |   0.375 |    5.933 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.297 | 0.181 |   0.556 |    6.113 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.143 | 0.583 |   1.139 |    6.697 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.879 | 0.644 |   1.783 |    7.341 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.089 | 0.871 |   2.654 |    8.212 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.082 | 0.913 |   3.566 |    9.124 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.156 | 0.909 |   4.476 |   10.034 | 
     | U0_RegFile/\Reg_File_reg[14][4]   | RN ^        | SDFFRX1M   | 1.163 | 0.053 |   4.528 |   10.086 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.558 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.524 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.494 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.186 | 0.225 |   0.288 |   -5.269 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   0.375 |   -5.183 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.181 |   0.556 |   -5.002 | 
     | U0_RegFile/\Reg_File_reg[14][4]  | CK ^       | SDFFRX1M   | 0.344 | 0.067 |   0.623 |   -4.935 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[14][2] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[14][2] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.622
- Setup                         0.337
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.085
- Arrival Time                  4.526
= Slack Time                    5.560
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.560 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.593 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.623 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.186 | 0.225 |   0.288 |    5.848 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.076 | 0.087 |   0.375 |    5.935 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.297 | 0.181 |   0.556 |    6.115 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.143 | 0.583 |   1.139 |    6.698 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.879 | 0.644 |   1.783 |    7.342 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.089 | 0.871 |   2.654 |    8.213 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.082 | 0.913 |   3.566 |    9.126 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.156 | 0.909 |   4.476 |   10.035 | 
     | U0_RegFile/\Reg_File_reg[14][2]   | RN ^        | SDFFRX1M   | 1.160 | 0.050 |   4.526 |   10.085 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.560 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.526 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.496 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.186 | 0.225 |   0.288 |   -5.271 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   0.375 |   -5.184 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.181 |   0.556 |   -5.004 | 
     | U0_RegFile/\Reg_File_reg[14][2]  | CK ^       | SDFFRX1M   | 0.344 | 0.067 |   0.622 |   -4.937 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[10][4] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[10][4] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.604
- Setup                         0.335
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.068
- Arrival Time                  4.507
= Slack Time                    5.561
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.561 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.595 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.625 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.186 | 0.225 |   0.288 |    5.850 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.076 | 0.087 |   0.375 |    5.936 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.297 | 0.181 |   0.556 |    6.117 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.143 | 0.583 |   1.139 |    6.700 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.879 | 0.644 |   1.783 |    7.344 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.089 | 0.871 |   2.654 |    8.215 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.082 | 0.913 |   3.566 |    9.128 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.156 | 0.909 |   4.476 |   10.037 | 
     | U0_RegFile/\Reg_File_reg[10][4]   | RN ^        | SDFFRX1M   | 1.159 | 0.031 |   4.507 |   10.068 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.561 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.528 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.498 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.186 | 0.225 |   0.288 |   -5.273 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   0.375 |   -5.186 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.181 |   0.556 |   -5.006 | 
     | U0_RegFile/\Reg_File_reg[10][4]  | CK ^       | SDFFRX1M   | 0.350 | 0.048 |   0.604 |   -4.958 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[11][3] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[11][3] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.604
- Setup                         0.335
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.068
- Arrival Time                  4.506
= Slack Time                    5.563
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.563 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.596 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.626 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.186 | 0.225 |   0.288 |    5.851 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.076 | 0.087 |   0.375 |    5.938 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.297 | 0.181 |   0.556 |    6.118 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.143 | 0.583 |   1.139 |    6.702 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.879 | 0.644 |   1.783 |    7.346 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.089 | 0.871 |   2.654 |    8.217 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.082 | 0.913 |   3.566 |    9.129 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.156 | 0.909 |   4.476 |   10.038 | 
     | U0_RegFile/\Reg_File_reg[11][3]   | RN ^        | SDFFRX1M   | 1.159 | 0.030 |   4.506 |   10.068 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.563 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.529 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.499 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.186 | 0.225 |   0.288 |   -5.274 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   0.375 |   -5.188 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.181 |   0.556 |   -5.007 | 
     | U0_RegFile/\Reg_File_reg[11][3]  | CK ^       | SDFFRX1M   | 0.350 | 0.048 |   0.604 |   -4.959 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[10][3] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[10][3] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.604
- Setup                         0.335
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.069
- Arrival Time                  4.505
= Slack Time                    5.564
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.564 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.598 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.628 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.186 | 0.225 |   0.288 |    5.852 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.076 | 0.087 |   0.375 |    5.939 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.297 | 0.181 |   0.556 |    6.119 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.143 | 0.583 |   1.139 |    6.703 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.879 | 0.644 |   1.783 |    7.347 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.089 | 0.871 |   2.654 |    8.218 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.082 | 0.913 |   3.566 |    9.130 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.156 | 0.909 |   4.476 |   10.040 | 
     | U0_RegFile/\Reg_File_reg[10][3]   | RN ^        | SDFFRX1M   | 1.159 | 0.029 |   4.505 |   10.069 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.564 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.530 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.500 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.186 | 0.225 |   0.288 |   -5.275 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   0.375 |   -5.189 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.181 |   0.556 |   -5.008 | 
     | U0_RegFile/\Reg_File_reg[10][3]  | CK ^       | SDFFRX1M   | 0.350 | 0.048 |   0.604 |   -4.960 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[10][1] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[10][1] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.613
- Setup                         0.336
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.078
- Arrival Time                  4.512
= Slack Time                    5.566
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.566 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.600 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.630 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.186 | 0.225 |   0.288 |    5.854 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.076 | 0.087 |   0.375 |    5.941 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.297 | 0.181 |   0.556 |    6.122 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.143 | 0.583 |   1.139 |    6.705 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.879 | 0.644 |   1.783 |    7.349 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.089 | 0.871 |   2.654 |    8.220 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.082 | 0.913 |   3.567 |    9.132 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.156 | 0.909 |   4.476 |   10.042 | 
     | U0_RegFile/\Reg_File_reg[10][1]   | RN ^        | SDFFRX1M   | 1.159 | 0.036 |   4.512 |   10.078 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.566 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.532 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.502 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.186 | 0.225 |   0.288 |   -5.278 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   0.375 |   -5.191 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.181 |   0.556 |   -5.010 | 
     | U0_RegFile/\Reg_File_reg[10][1]  | CK ^       | SDFFRX1M   | 0.348 | 0.058 |   0.613 |   -4.953 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[11][2] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[11][2] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.608
- Setup                         0.336
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.073
- Arrival Time                  4.506
= Slack Time                    5.566
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.566 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.600 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.630 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.186 | 0.225 |   0.288 |    5.855 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.076 | 0.087 |   0.375 |    5.941 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.297 | 0.181 |   0.556 |    6.122 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.143 | 0.583 |   1.139 |    6.705 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.879 | 0.644 |   1.783 |    7.349 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.089 | 0.871 |   2.654 |    8.220 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.082 | 0.913 |   3.567 |    9.133 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.156 | 0.909 |   4.476 |   10.042 | 
     | U0_RegFile/\Reg_File_reg[11][2]   | RN ^        | SDFFRX1M   | 1.159 | 0.030 |   4.506 |   10.073 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.566 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.533 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.503 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.186 | 0.225 |   0.288 |   -5.278 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   0.375 |   -5.191 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.181 |   0.556 |   -5.011 | 
     | U0_RegFile/\Reg_File_reg[11][2]  | CK ^       | SDFFRX1M   | 0.349 | 0.052 |   0.608 |   -4.958 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[10][2] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[10][2] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.610
- Setup                         0.336
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.075
- Arrival Time                  4.508
= Slack Time                    5.567
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.567 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.600 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.630 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.186 | 0.225 |   0.288 |    5.855 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.076 | 0.087 |   0.375 |    5.942 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.297 | 0.181 |   0.556 |    6.122 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.143 | 0.583 |   1.139 |    6.706 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.879 | 0.644 |   1.783 |    7.350 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.089 | 0.871 |   2.654 |    8.221 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.082 | 0.913 |   3.566 |    9.133 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.156 | 0.909 |   4.476 |   10.043 | 
     | U0_RegFile/\Reg_File_reg[10][2]   | RN ^        | SDFFRX1M   | 1.159 | 0.032 |   4.508 |   10.075 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.567 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.533 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.503 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.186 | 0.225 |   0.288 |   -5.278 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   0.375 |   -5.192 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.181 |   0.556 |   -5.011 | 
     | U0_RegFile/\Reg_File_reg[10][2]  | CK ^       | SDFFRX1M   | 0.349 | 0.055 |   0.610 |   -4.956 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[4] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U0_RegFile/\Reg_File_reg[1][5] /QN (v) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.662
- Setup                         0.384
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.078
- Arrival Time                  4.511
= Slack Time                    5.567
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                         |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |             | 0.000 |       |   0.000 |    5.567 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M  | 0.037 | 0.034 |   0.034 |    5.601 | 
     | REF_CLK__L2_I0                          | A v -> Y ^   | CLKINVX40M  | 0.020 | 0.030 |   0.064 |    5.631 | 
     | U_reference_clock_multiplexer/U1        | A ^ -> Y ^   | MX2X6M      | 0.186 | 0.225 |   0.288 |    5.856 | 
     | REF_CLK_M__L1_I0                        | A ^ -> Y v   | INVX20M     | 0.076 | 0.087 |   0.375 |    5.942 | 
     | REF_CLK_M__L2_I0                        | A v -> Y ^   | CLKINVX40M  | 0.297 | 0.181 |   0.556 |    6.123 | 
     | U0_RegFile/\Reg_File_reg[1][5]          | CK ^ -> QN v | SDFFRX4M    | 0.071 | 0.345 |   0.901 |    6.468 | 
     | U0_RegFile/U141                         | A v -> Y ^   | INVX2M      | 0.480 | 0.288 |   1.189 |    6.756 | 
     | U0_ALU/div_60/U9                        | A ^ -> Y v   | NOR2X4M     | 0.117 | 0.101 |   1.290 |    6.858 | 
     | U0_ALU/div_60/U46                       | A v -> Y ^   | NAND2X6M    | 0.110 | 0.093 |   1.384 |    6.951 | 
     | U0_ALU/div_60/U37                       | A ^ -> Y v   | CLKINVX8M   | 0.056 | 0.066 |   1.450 |    7.017 | 
     | U0_ALU/div_60/U3                        | A v -> Y ^   | NAND2X8M    | 0.120 | 0.081 |   1.531 |    7.098 | 
     | U0_ALU/div_60/U2                        | A ^ -> Y v   | NOR2X4M     | 0.043 | 0.050 |   1.580 |    7.148 | 
     | U0_ALU/div_60/U19                       | S0 v -> Y ^  | MX2X3M      | 0.132 | 0.226 |   1.807 |    7.374 | 
     | U0_ALU/div_60/FE_RC_57_0                | A ^ -> Y v   | INVX2M      | 0.049 | 0.055 |   1.862 |    7.429 | 
     | U0_ALU/div_60/FE_RC_72_0                | A v -> Y ^   | NAND2X2M    | 0.086 | 0.062 |   1.924 |    7.491 | 
     | U0_ALU/div_60/FE_RC_71_0                | A ^ -> Y ^   | AND3X4M     | 0.118 | 0.192 |   2.116 |    7.684 | 
     | U0_ALU/div_60/U66                       | A ^ -> Y v   | INVX2M      | 0.044 | 0.050 |   2.166 |    7.734 | 
     | U0_ALU/div_60/U35                       | B v -> Y ^   | CLKNAND2X2M | 0.143 | 0.079 |   2.246 |    7.813 | 
     | U0_ALU/div_60/FE_RC_90_0                | A ^ -> Y v   | NAND2X2M    | 0.094 | 0.093 |   2.339 |    7.906 | 
     | U0_ALU/div_60/FE_RC_89_0                | A v -> Y ^   | NAND2X2M    | 0.077 | 0.070 |   2.409 |    7.976 | 
     | U0_ALU/div_60/FE_RC_88_0                | A ^ -> Y v   | CLKNAND2X2M | 0.169 | 0.128 |   2.536 |    8.104 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFHX4M    | 0.093 | 0.252 |   2.788 |    8.356 | 
     | U0_ALU/div_60/U6                        | A v -> Y ^   | INVX4M      | 0.087 | 0.080 |   2.869 |    8.436 | 
     | U0_ALU/div_60/U12                       | A ^ -> Y v   | NOR2X8M     | 0.049 | 0.048 |   2.916 |    8.484 | 
     | U0_ALU/div_60/U21                       | S0 v -> Y v  | MXI2X6M     | 0.162 | 0.135 |   3.051 |    8.618 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_4_1 | B v -> CO v  | ADDFHX8M    | 0.100 | 0.345 |   3.396 |    8.964 | 
     | U0_ALU/div_60/FE_RC_201_0               | A1 v -> Y v  | AO22X8M     | 0.078 | 0.253 |   3.649 |    9.217 | 
     | U0_ALU/div_60/U62                       | B v -> Y ^   | NAND2X4M    | 0.100 | 0.065 |   3.715 |    9.282 | 
     | U0_ALU/div_60/U38                       | C ^ -> Y v   | NAND3X2M    | 0.098 | 0.102 |   3.817 |    9.385 | 
     | U0_ALU/div_60/U73                       | A v -> Y ^   | INVX2M      | 0.116 | 0.098 |   3.915 |    9.483 | 
     | U0_ALU/div_60/U84                       | A ^ -> Y v   | NOR2X2M     | 0.113 | 0.101 |   4.016 |    9.584 | 
     | U0_ALU/U196                             | B0 v -> Y ^  | AOI22XLM    | 0.405 | 0.321 |   4.338 |    9.905 | 
     | U0_ALU/U108                             | A0 ^ -> Y v  | AOI31X2M    | 0.172 | 0.173 |   4.511 |   10.078 | 
     | U0_ALU/\ALU_OUT_reg[4]                  | D v          | SDFFRQX2M   | 0.172 | 0.000 |   4.511 |   10.078 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |               |             |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^     |             | 0.000 |       |   0.000 |   -5.567 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -5.534 | 
     | REF_CLK__L2_I0                   | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -5.504 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^    | MX2X6M      | 0.186 | 0.225 |   0.288 |   -5.279 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v    | INVX20M     | 0.076 | 0.087 |   0.375 |   -5.192 | 
     | REF_CLK_M__L2_I1                 | A v -> Y ^    | CLKINVX40M  | 0.030 | 0.047 |   0.422 |   -5.145 | 
     | U0_CLK_GATE/U0_TLATNCAX12M       | CK ^ -> ECK ^ | TLATNCAX12M | 0.260 | 0.237 |   0.659 |   -4.908 | 
     | U0_CLK_GATE                      | GATED_CLK ^   | CLK_GATE    |       |       |   0.662 |   -4.905 | 
     | U0_ALU/\ALU_OUT_reg[4]           | CK ^          | SDFFRQX2M   | 0.260 | 0.003 |   0.662 |   -4.905 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[11][1] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[11][1] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.605
- Setup                         0.335
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.070
- Arrival Time                  4.502
= Slack Time                    5.568
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.568 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.601 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.631 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.186 | 0.225 |   0.288 |    5.856 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.076 | 0.087 |   0.375 |    5.943 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.297 | 0.181 |   0.556 |    6.123 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.143 | 0.583 |   1.139 |    6.706 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.879 | 0.644 |   1.783 |    7.350 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.089 | 0.871 |   2.654 |    8.222 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.082 | 0.913 |   3.566 |    9.134 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.156 | 0.909 |   4.476 |   10.043 | 
     | U0_RegFile/\Reg_File_reg[11][1]   | RN ^        | SDFFRX1M   | 1.159 | 0.027 |   4.502 |   10.070 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.568 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.534 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.504 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.186 | 0.225 |   0.288 |   -5.279 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   0.375 |   -5.193 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.181 |   0.556 |   -5.012 | 
     | U0_RegFile/\Reg_File_reg[11][1]  | CK ^       | SDFFRX1M   | 0.350 | 0.050 |   0.606 |   -4.962 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[13][4] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[13][4] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.624
- Setup                         0.324
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.100
- Arrival Time                  4.532
= Slack Time                    5.569
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.568 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.602 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.632 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.186 | 0.225 |   0.288 |    5.857 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.076 | 0.087 |   0.375 |    5.944 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.297 | 0.181 |   0.556 |    6.124 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.143 | 0.583 |   1.139 |    6.707 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.879 | 0.644 |   1.783 |    7.351 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.089 | 0.871 |   2.654 |    8.222 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.082 | 0.913 |   3.567 |    9.135 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.156 | 0.909 |   4.476 |   10.044 | 
     | U0_RegFile/\Reg_File_reg[13][4]   | RN ^        | SDFFRQX2M  | 1.166 | 0.056 |   4.532 |   10.100 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.569 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.535 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.505 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.186 | 0.225 |   0.288 |   -5.280 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   0.375 |   -5.193 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.181 |   0.556 |   -5.013 | 
     | U0_RegFile/\Reg_File_reg[13][4]  | CK ^       | SDFFRQX2M  | 0.343 | 0.069 |   0.624 |   -4.944 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[13][5] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[13][5] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.624
- Setup                         0.324
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.100
- Arrival Time                  4.531
= Slack Time                    5.569
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.569 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.602 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.632 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.186 | 0.225 |   0.288 |    5.857 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.076 | 0.087 |   0.375 |    5.944 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.297 | 0.181 |   0.556 |    6.124 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.143 | 0.583 |   1.139 |    6.707 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.879 | 0.644 |   1.783 |    7.351 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.089 | 0.871 |   2.654 |    8.223 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.082 | 0.913 |   3.566 |    9.135 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.156 | 0.909 |   4.476 |   10.044 | 
     | U0_RegFile/\Reg_File_reg[13][5]   | RN ^        | SDFFRQX2M  | 1.166 | 0.056 |   4.531 |   10.100 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.569 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.535 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.505 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.186 | 0.225 |   0.288 |   -5.280 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   0.375 |   -5.194 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.181 |   0.556 |   -5.013 | 
     | U0_RegFile/\Reg_File_reg[13][5]  | CK ^       | SDFFRQX2M  | 0.343 | 0.069 |   0.624 |   -4.944 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[13][6] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[13][6] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.624
- Setup                         0.324
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.100
- Arrival Time                  4.531
= Slack Time                    5.569
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.569 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.603 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.633 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.186 | 0.225 |   0.288 |    5.857 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.076 | 0.087 |   0.375 |    5.944 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.297 | 0.181 |   0.556 |    6.124 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.143 | 0.583 |   1.139 |    6.708 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.879 | 0.644 |   1.783 |    7.352 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.089 | 0.871 |   2.654 |    8.223 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.082 | 0.913 |   3.566 |    9.135 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.156 | 0.909 |   4.476 |   10.045 | 
     | U0_RegFile/\Reg_File_reg[13][6]   | RN ^        | SDFFRQX2M  | 1.166 | 0.055 |   4.531 |   10.100 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.569 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.535 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.505 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.186 | 0.225 |   0.288 |   -5.281 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   0.375 |   -5.194 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.181 |   0.556 |   -5.013 | 
     | U0_RegFile/\Reg_File_reg[13][6]  | CK ^       | SDFFRQX2M  | 0.343 | 0.069 |   0.624 |   -4.945 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[9][6] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[9][6] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q     (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.621
- Setup                         0.324
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.097
- Arrival Time                  4.527
= Slack Time                    5.570
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.570 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.604 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.634 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.186 | 0.225 |   0.288 |    5.858 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.076 | 0.087 |   0.375 |    5.945 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.297 | 0.181 |   0.556 |    6.126 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.143 | 0.583 |   1.139 |    6.709 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.879 | 0.644 |   1.783 |    7.353 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.089 | 0.871 |   2.654 |    8.224 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.082 | 0.913 |   3.566 |    9.137 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.156 | 0.909 |   4.476 |   10.046 | 
     | U0_RegFile/\Reg_File_reg[9][6]    | RN ^        | SDFFRQX2M  | 1.161 | 0.051 |   4.527 |   10.097 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.570 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.536 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.506 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.186 | 0.225 |   0.288 |   -5.282 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   0.375 |   -5.195 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.181 |   0.556 |   -5.015 | 
     | U0_RegFile/\Reg_File_reg[9][6]   | CK ^       | SDFFRQX2M  | 0.345 | 0.065 |   0.621 |   -4.949 | 
     +-------------------------------------------------------------------------------------------------+ 

