
---------- Begin Simulation Statistics ----------
final_tick                               238382958000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  85130                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738304                       # Number of bytes of host memory used
host_op_rate                                    85443                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3352.23                       # Real time elapsed on the host
host_tick_rate                               71111650                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   285375126                       # Number of instructions simulated
sim_ops                                     286424542                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.238383                       # Number of seconds simulated
sim_ticks                                238382958000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.716366                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               58599854                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            68364837                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13127568                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         64115232                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           4653660                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        4664354                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           10694                       # Number of indirect misses.
system.cpu0.branchPred.lookups               78920483                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6699                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        262444                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7075812                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  37541268                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1115409                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         787804                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      135051321                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           243853019                       # Number of instructions committed
system.cpu0.commit.committedOps             244115436                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    455885067                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.535476                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.012869                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    316822434     69.50%     69.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     73300572     16.08%     85.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     41960489      9.20%     94.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     17052549      3.74%     98.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2647497      0.58%     99.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2284534      0.50%     99.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       110772      0.02%     99.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       590811      0.13%     99.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1115409      0.24%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    455885067                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  26214481                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             7440967                       # Number of function calls committed.
system.cpu0.commit.int_insts                231980412                       # Number of committed integer instructions.
system.cpu0.commit.loads                     23473318                       # Number of loads committed
system.cpu0.commit.membars                     524892                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       524901      0.22%      0.22% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       184454294     75.56%     75.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          18424      0.01%     75.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           32816      0.01%     75.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       7340032      3.01%     78.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp      11010054      4.51%     83.31% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       3932176      1.61%     84.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      3670016      1.50%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       23473596      9.62%     96.04% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       9396924      3.85%     99.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead       262166      0.11%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           29      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        244115436                       # Class of committed instruction
system.cpu0.commit.refs                      33132715                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  243853019                       # Number of Instructions Simulated
system.cpu0.committedOps                    244115436                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.954664                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.954664                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            165649625                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6053918                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            50976913                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             410448191                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                75646055                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                221450016                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7076596                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12345312                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5684964                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   78920483                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 56529710                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    397412240                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               466773                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          190                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     467282212                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 166                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          264                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               26256786                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.165573                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          64966003                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          63253514                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.980345                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         475507256                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.983255                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.282982                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               214632958     45.14%     45.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               152321882     32.03%     77.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                60061800     12.63%     89.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                23343292      4.91%     94.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 9181686      1.93%     96.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 7469491      1.57%     98.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 8486083      1.78%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    1689      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8375      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           475507256                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 57884275                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                18089122                       # number of floating regfile writes
system.cpu0.idleCycles                        1143567                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7770260                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                55045023                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.729558                       # Inst execution rate
system.cpu0.iew.exec_refs                    52261981                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  13086688                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              151296866                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             40568493                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            263199                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1907183                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            16291928                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          379164421                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             39175293                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6794670                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            347744646                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                765207                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents               480935                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7076596                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              2431425                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        26289                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         1378925                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         8056                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1295                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          332                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     17095175                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6632531                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1295                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       316593                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7453667                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                266891579                       # num instructions consuming a value
system.cpu0.iew.wb_count                    345407913                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.819819                       # average fanout of values written-back
system.cpu0.iew.wb_producers                218802719                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.724656                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     345850023                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               398828125                       # number of integer regfile reads
system.cpu0.int_regfile_writes              264637916                       # number of integer regfile writes
system.cpu0.ipc                              0.511597                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.511597                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           525087      0.15%      0.15% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            267307975     75.40%     75.54% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               18561      0.01%     75.55% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                33046      0.01%     75.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            8724621      2.46%     78.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp           15864809      4.47%     82.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            4768434      1.34%     83.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           4359271      1.23%     85.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     85.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     85.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     85.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     85.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     85.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     85.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     85.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     85.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     85.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     85.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     85.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     85.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     85.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     85.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     85.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     85.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     85.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     85.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     85.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     85.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     85.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     85.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     85.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     85.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     85.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     85.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     85.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     85.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     85.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     85.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     85.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     85.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     85.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     85.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     85.07% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            39528715     11.15%     96.22% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           13084717      3.69%     99.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead         324043      0.09%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            30      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             354539317                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               34042052                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           68083268                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     33953773                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          43211999                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2206396                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.006223                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                2084527     94.48%     94.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  8201      0.37%     94.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                  16115      0.73%     95.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                  327      0.01%     95.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                  463      0.02%     95.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                   40      0.00%     95.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     95.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     95.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     95.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     95.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     95.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     95.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     95.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     95.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     95.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     95.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     95.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     95.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     95.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     95.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     95.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     95.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     95.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     95.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     95.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     95.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     95.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     95.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     95.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     95.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     95.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     95.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     95.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     95.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     95.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     95.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     95.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     95.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     95.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     95.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     95.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     95.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     95.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     95.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     95.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 91370      4.14%     99.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 5347      0.24%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             322178574                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1120443039                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    311454140                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        471002235                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 378376210                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                354539317                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             788211                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      135048981                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1734022                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           407                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     40873321                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    475507256                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.745602                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.147868                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          270609394     56.91%     56.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          119136440     25.05%     81.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           54229849     11.40%     93.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           13688827      2.88%     96.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8899681      1.87%     98.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5233495      1.10%     99.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2232433      0.47%     99.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1101195      0.23%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             375942      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      475507256                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.743814                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2316935                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          788981                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            40568493                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           16291928                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               51074833                       # number of misc regfile reads
system.cpu0.misc_regfile_writes              25952286                       # number of misc regfile writes
system.cpu0.numCycles                       476650823                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      115096                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              158991591                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            200372694                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               4951976                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                88832701                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                834727                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                40684                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            523495001                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             397453875                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          321986348                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                212871425                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                484413                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7076596                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              7713068                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               121613649                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         59560099                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       463934902                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         21875                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts               577                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 11019217                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts           574                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   833934634                       # The number of ROB reads
system.cpu0.rob.rob_writes                  777957029                       # The number of ROB writes
system.cpu0.timesIdled                          15826                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  142                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            96.492540                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                3721532                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             3856808                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           642618                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          4930449                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             42532                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          49441                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            6909                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5991208                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4668                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        262272                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           615060                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   3425054                       # Number of branches committed
system.cpu1.commit.bw_lim_events                86828                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         787060                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        5734298                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            14307332                       # Number of instructions committed
system.cpu1.commit.committedOps              14569674                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    116612616                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.124941                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.572441                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    109025545     93.49%     93.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      3973972      3.41%     96.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1497004      1.28%     98.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1408530      1.21%     99.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       470005      0.40%     99.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       114426      0.10%     99.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        24812      0.02%     99.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        11494      0.01%     99.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        86828      0.07%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    116612616                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               60563                       # Number of function calls committed.
system.cpu1.commit.int_insts                 13514046                       # Number of committed integer instructions.
system.cpu1.commit.loads                      3739865                       # Number of loads committed
system.cpu1.commit.membars                     524562                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       524562      3.60%      3.60% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         8722905     59.87%     63.47% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            638      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              30      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        4002131     27.47%     90.94% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1319384      9.06%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         14569674                       # Class of committed instruction
system.cpu1.commit.refs                       5321539                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   14307332                       # Number of Instructions Simulated
system.cpu1.committedOps                     14569674                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              8.253596                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.253596                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            100781114                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                28237                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             3437713                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              22710293                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3632315                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 11837746                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                615446                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                52375                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               789881                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5991208                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  2812552                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    113853180                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               189363                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      23781849                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1286008                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.050736                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           3160317                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3764064                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.201393                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         117656502                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.204362                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.600017                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               101106516     85.93%     85.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                11685832      9.93%     95.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3254393      2.77%     98.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  963183      0.82%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  346830      0.29%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  239258      0.20%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   52971      0.05%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    1232      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    6287      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           117656502                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                      12                       # number of floating regfile writes
system.cpu1.idleCycles                         430441                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              640099                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4101198                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.154168                       # Inst execution rate
system.cpu1.iew.exec_refs                     6393701                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1955392                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               93820272                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              4957193                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            262766                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           566480                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2307970                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           20301814                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              4438309                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           764911                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             18205180                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                108620                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               274047                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                615446                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles               790497                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        13489                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          152480                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6487                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          815                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          384                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1217328                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       726296                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           815                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       298937                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        341162                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                  8519919                       # num instructions consuming a value
system.cpu1.iew.wb_count                     17798403                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.778942                       # average fanout of values written-back
system.cpu1.iew.wb_producers                  6636524                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.150723                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      17820868                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                22866355                       # number of integer regfile reads
system.cpu1.int_regfile_writes               11538302                       # number of integer regfile writes
system.cpu1.ipc                              0.121159                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.121159                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           524642      2.77%      2.77% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             11776013     62.08%     64.84% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 655      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   30      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             4896000     25.81%     90.66% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1772716      9.34%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead             17      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              18970091                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     41                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 76                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           30                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                36                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     137276                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.007236                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  47054     34.28%     34.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     34.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     34.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     34.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     34.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     34.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     34.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     34.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     34.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     34.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     34.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     34.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     34.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     34.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     34.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     34.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     34.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     34.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     34.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     34.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     34.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     34.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     34.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     34.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     34.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     34.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     34.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     34.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     34.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     34.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     34.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     34.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     34.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     34.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     34.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     34.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     34.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     34.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     34.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     34.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     34.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     34.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     34.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 84945     61.88%     96.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 5271      3.84%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              18582684                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         155780088                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     17798373                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         26034324                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  19514439                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 18970091                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             787375                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        5732139                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            46204                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           315                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      2968073                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    117656502                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.161233                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.547381                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          104923373     89.18%     89.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8762943      7.45%     96.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2475927      2.10%     98.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             969892      0.82%     99.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             385766      0.33%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              57741      0.05%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              60247      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              12537      0.01%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8               8076      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      117656502                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.160645                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          2252521                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          739565                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             4957193                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2307970                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     80                       # number of misc regfile reads
system.cpu1.numCycles                       118086943                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   358673857                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               98166578                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps              9330570                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2178642                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 4238073                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                198397                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 1842                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             27933577                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              21818230                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           13716611                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 11733027                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                252407                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                615446                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              2895920                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4386041                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        27933559                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles          7458                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               307                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  3958500                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           301                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   136829344                       # The number of ROB reads
system.cpu1.rob.rob_writes                   41652766                       # The number of ROB writes
system.cpu1.timesIdled                           7597                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            94.715633                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                3461075                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3654175                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           607521                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4605226                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             42182                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          49943                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            7761                       # Number of indirect misses.
system.cpu2.branchPred.lookups                5568794                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         4689                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        262270                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           578446                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3219871                       # Number of branches committed
system.cpu2.commit.bw_lim_events                80495                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         787060                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        5249817                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            13664477                       # Number of instructions committed
system.cpu2.commit.committedOps              13926821                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    115091664                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.121006                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.563351                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    107837319     93.70%     93.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3802321      3.30%     97.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1425824      1.24%     98.24% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1347263      1.17%     99.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       451026      0.39%     99.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       112339      0.10%     99.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        24235      0.02%     99.92% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        10842      0.01%     99.93% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        80495      0.07%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    115091664                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               59068                       # Number of function calls committed.
system.cpu2.commit.int_insts                 12922064                       # Number of committed integer instructions.
system.cpu2.commit.loads                      3592034                       # Number of loads committed
system.cpu2.commit.membars                     524568                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       524568      3.77%      3.77% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         8293793     59.55%     63.32% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            638      0.00%     63.32% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              30      0.00%     63.32% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.32% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.32% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.32% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.32% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.32% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.32% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.32% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        3854298     27.68%     91.00% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1253470      9.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         13926821                       # Class of committed instruction
system.cpu2.commit.refs                       5107792                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   13664477                       # Number of Instructions Simulated
system.cpu2.committedOps                     13926821                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              8.525903                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        8.525903                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            100335139                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                29737                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             3202566                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              21440807                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 3403865                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 10966153                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                578843                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                53460                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               772506                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    5568794                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2607716                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    112492245                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               174611                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      22404613                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                1215836                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.047800                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           2956295                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           3503257                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.192311                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         116056506                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.195313                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.592247                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               100609240     86.69%     86.69% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                10791061      9.30%     95.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3079097      2.65%     98.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  956305      0.82%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  330385      0.28%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  229409      0.20%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   53152      0.05%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    1143      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    6714      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           116056506                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                      12                       # number of floating regfile writes
system.cpu2.idleCycles                         445495                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              601325                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 3826957                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.147933                       # Inst execution rate
system.cpu2.iew.exec_refs                     6091721                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1866580                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               93480606                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              4698416                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            262770                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           533217                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             2190457                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           19174799                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              4225141                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           714874                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             17234440                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                101803                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               244951                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                578843                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles               752836                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        12355                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          145191                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         6088                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          832                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          321                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      1106382                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       674699                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           832                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       277443                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        323882                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                  8206842                       # num instructions consuming a value
system.cpu2.iew.wb_count                     16865088                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.780871                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  6408486                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.144762                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      16883916                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                21683158                       # number of integer regfile reads
system.cpu2.int_regfile_writes               10964231                       # number of integer regfile writes
system.cpu2.ipc                              0.117290                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.117290                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           524644      2.92%      2.92% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             11079900     61.73%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 653      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   30      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.66% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             4665026     25.99%     90.65% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1679023      9.35%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead             20      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              17949314                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     44                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 82                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           30                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                36                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     127602                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.007109                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  43809     34.33%     34.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     34.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     34.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     34.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     34.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     34.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     34.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     34.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     34.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     34.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     34.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     34.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     34.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     34.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     34.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     34.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     34.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     34.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     34.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     34.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     34.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     34.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     34.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     34.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     34.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     34.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     34.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     34.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     34.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     34.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     34.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     34.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     34.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     34.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     34.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     34.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     34.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     34.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     34.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     34.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     34.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     34.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     34.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 79705     62.46%     96.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 4082      3.20%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              17552228                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         152124230                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     16865058                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         24423146                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  18387396                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 17949314                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             787403                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        5247977                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            41576                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           343                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      2720042                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    116056506                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.154660                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.537665                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          104043342     89.65%     89.65% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            8234992      7.10%     96.74% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2351554      2.03%     98.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             922896      0.80%     99.57% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             377097      0.32%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              52387      0.05%     99.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6              54918      0.05%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              11865      0.01%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8               7455      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      116056506                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.154069                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          2155720                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          697757                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             4698416                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2190457                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                     76                       # number of misc regfile reads
system.cpu2.numCycles                       116502001                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   360258445                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               97780180                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps              8958074                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2195619                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 4005748                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                158378                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 1226                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             26402286                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              20603881                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           13005757                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 10908896                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                213496                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                578843                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              2775608                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 4047683                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        26402268                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles          7231                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               300                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  3863877                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           298                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   134187456                       # The number of ROB reads
system.cpu2.rob.rob_writes                   39319066                       # The number of ROB writes
system.cpu2.timesIdled                           7992                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.348732                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                3420327                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             3549945                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           597062                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          4560722                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             41844                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          49162                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            7318                       # Number of indirect misses.
system.cpu3.branchPred.lookups                5507378                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         4670                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        262248                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           569036                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3184868                       # Number of branches committed
system.cpu3.commit.bw_lim_events                80549                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         787002                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        5207091                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            13550298                       # Number of instructions committed
system.cpu3.commit.committedOps              13812611                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    115028752                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.120080                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.561398                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    107830964     93.74%     93.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3777977      3.28%     97.03% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1411532      1.23%     98.25% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1335893      1.16%     99.42% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       444307      0.39%     99.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       113774      0.10%     99.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        22891      0.02%     99.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        10865      0.01%     99.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        80549      0.07%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    115028752                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               58965                       # Number of function calls committed.
system.cpu3.commit.int_insts                 12815770                       # Number of committed integer instructions.
system.cpu3.commit.loads                      3567922                       # Number of loads committed
system.cpu3.commit.membars                     524530                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       524530      3.80%      3.80% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         8219233     59.51%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            638      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              30      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        3830164     27.73%     91.04% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       1237992      8.96%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         13812611                       # Class of committed instruction
system.cpu3.commit.refs                       5068180                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   13550298                       # Number of Instructions Simulated
system.cpu3.committedOps                     13812611                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              8.591959                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        8.591959                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            100466614                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                28672                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             3166312                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              21256213                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 3349055                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 10829958                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                569405                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                51353                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               767786                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    5507378                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2569917                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    112466373                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               170738                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      22208649                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1194862                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.047305                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           2919013                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           3462171                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.190757                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         115982818                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.193746                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.589888                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               100656909     86.79%     86.79% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                10703333      9.23%     96.01% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 3087087      2.66%     98.68% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  915054      0.79%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  330244      0.28%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  228520      0.20%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   53625      0.05%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    1171      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    6875      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           115982818                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                      12                       # number of floating regfile writes
system.cpu3.idleCycles                         440782                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              591922                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3789250                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.146981                       # Inst execution rate
system.cpu3.iew.exec_refs                     6050332                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1844499                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               93670537                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              4664035                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            262711                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           524766                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             2161247                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           19017871                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              4205833                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           706022                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             17112032                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                108711                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               196846                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                569405                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles               712097                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        13070                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          142280                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         5825                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          781                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          314                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      1096113                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       660989                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           781                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       273441                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        318481                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                  8180743                       # num instructions consuming a value
system.cpu3.iew.wb_count                     16740235                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.781449                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  6392836                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.143787                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      16758199                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                21522623                       # number of integer regfile reads
system.cpu3.int_regfile_writes               10898064                       # number of integer regfile writes
system.cpu3.ipc                              0.116388                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.116388                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           524603      2.94%      2.94% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             10989123     61.67%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 650      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   30      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             4648145     26.09%     90.71% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            1655462      9.29%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead             23      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              17818054                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     48                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 89                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           30                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                36                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     132537                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.007438                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  46226     34.88%     34.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     34.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     34.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     34.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     34.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     34.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     34.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     34.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     34.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     34.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     34.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     34.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     34.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     34.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     34.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     34.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     34.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     34.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     34.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     34.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     34.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     34.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     34.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     34.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     34.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     34.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     34.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     34.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     34.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     34.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     34.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     34.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     34.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     34.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     34.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     34.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     34.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     34.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     34.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     34.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     34.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     34.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     34.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 82215     62.03%     96.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 4089      3.09%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                3      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              17425940                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         151795242                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     16740205                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         24223487                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  18230588                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 17818054                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             787283                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        5205259                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            43868                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           281                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      2683729                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    115982818                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.153627                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.537345                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          104083920     89.74%     89.74% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            8144308      7.02%     96.76% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2334604      2.01%     98.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             911211      0.79%     99.56% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             377943      0.33%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              53059      0.05%     99.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6              58325      0.05%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              11696      0.01%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8               7752      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      115982818                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.153045                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          2144237                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          688942                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             4664035                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2161247                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                     73                       # number of misc regfile reads
system.cpu3.numCycles                       116423600                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   360336473                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               97942260                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps              8894350                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2144875                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3912861                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                149658                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1141                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             26168703                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              20429417                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           12916165                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 10748762                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                236460                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                569405                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              2799336                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 4021815                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        26168685                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         10194                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               290                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  3889998                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           286                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   133967424                       # The number of ROB reads
system.cpu3.rob.rob_writes                   38994324                       # The number of ROB writes
system.cpu3.timesIdled                           8064                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2952627                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5800602                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       292665                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       105736                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3776234                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2176271                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      7577240                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2282007                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 238382958000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1535391                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1992609                       # Transaction distribution
system.membus.trans_dist::CleanEvict           855182                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              399                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            210                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1416761                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1416747                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1535391                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            50                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      8752740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8752740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    316463808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               316463808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              580                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2952811                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2952811    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2952811                       # Request fanout histogram
system.membus.respLayer1.occupancy        15656694250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         14556426001                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                 97                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           49                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    3668560938.775510                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   25297088740.413864                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           48     97.96%     97.96% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1.5e+11-2e+11            1      2.04%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        32500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 177128145000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             49                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    58623472000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 179759486000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 238382958000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2595232                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2595232                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2595232                       # number of overall hits
system.cpu2.icache.overall_hits::total        2595232                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        12484                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         12484                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        12484                       # number of overall misses
system.cpu2.icache.overall_misses::total        12484                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    522727000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    522727000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    522727000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    522727000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2607716                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2607716                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2607716                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2607716                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.004787                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004787                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.004787                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004787                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 41871.755847                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 41871.755847                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 41871.755847                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 41871.755847                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          176                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           88                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         9843                       # number of writebacks
system.cpu2.icache.writebacks::total             9843                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         2609                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         2609                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         2609                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         2609                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         9875                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         9875                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         9875                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         9875                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    406321000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    406321000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    406321000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    406321000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.003787                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.003787                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.003787                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.003787                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 41146.430380                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 41146.430380                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 41146.430380                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 41146.430380                       # average overall mshr miss latency
system.cpu2.icache.replacements                  9843                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2595232                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2595232                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        12484                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        12484                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    522727000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    522727000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2607716                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2607716                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.004787                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004787                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 41871.755847                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 41871.755847                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         2609                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         2609                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         9875                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         9875                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    406321000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    406321000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.003787                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.003787                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 41146.430380                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 41146.430380                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 238382958000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           30.424848                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2542065                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             9843                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           258.261201                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        372510000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    30.424848                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.950776                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.950776                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          5225307                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         5225307                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 238382958000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4592892                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4592892                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4592892                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4592892                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       683071                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        683071                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       683071                       # number of overall misses
system.cpu2.dcache.overall_misses::total       683071                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data  64178630489                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  64178630489                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data  64178630489                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  64178630489                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5275963                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5275963                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5275963                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5275963                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.129468                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.129468                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.129468                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.129468                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 93956.017001                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 93956.017001                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 93956.017001                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 93956.017001                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       767687                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       433522                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            10765                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           2361                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    71.313237                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   183.617958                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       554443                       # number of writebacks
system.cpu2.dcache.writebacks::total           554443                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       346821                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       346821                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       346821                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       346821                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       336250                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       336250                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       336250                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       336250                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  31750852429                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  31750852429                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  31750852429                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  31750852429                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.063732                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.063732                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.063732                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.063732                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 94426.326926                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 94426.326926                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 94426.326926                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 94426.326926                       # average overall mshr miss latency
system.cpu2.dcache.replacements                554443                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      3550441                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3550441                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       472180                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       472180                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  42566496000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  42566496000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4022621                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4022621                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.117381                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.117381                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 90148.875429                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 90148.875429                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       277598                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       277598                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       194582                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       194582                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  16384027500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  16384027500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.048372                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.048372                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 84201.146560                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 84201.146560                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1042451                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1042451                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       210891                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       210891                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  21612134489                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  21612134489                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1253342                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1253342                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.168263                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.168263                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 102480.117639                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 102480.117639                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data        69223                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        69223                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       141668                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       141668                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  15366824929                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  15366824929                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.113032                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.113032                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 108470.684481                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 108470.684481                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          129                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          129                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           66                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           66                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      1731000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      1731000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          195                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          195                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.338462                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.338462                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 26227.272727                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 26227.272727                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           36                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           36                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           30                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           30                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       175000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       175000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.153846                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.153846                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  5833.333333                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5833.333333                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           73                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           73                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data           55                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           55                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       312000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       312000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          128                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          128                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.429688                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.429688                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5672.727273                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5672.727273                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data           54                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           54                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       266000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       266000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.421875                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.421875                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4925.925926                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4925.925926                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data        64500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        64500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data        56500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        56500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         9153                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           9153                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       253117                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       253117                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  23484889500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  23484889500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       262270                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       262270                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.965101                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.965101                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 92782.742763                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 92782.742763                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       253117                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       253117                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  23231772500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  23231772500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.965101                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.965101                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 91782.742763                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 91782.742763                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 238382958000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.157467                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5191458                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           589286                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             8.809743                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        372521500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.157467                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.942421                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.942421                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         11666425                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        11666425                       # Number of data accesses
system.cpu3.numPwrStateTransitions                 71                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           36                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    4994205277.777778                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   29509694643.381004                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           35     97.22%     97.22% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1.5e+11-2e+11            1      2.78%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        84000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 177127450000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             36                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    58591568000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 179791390000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 238382958000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2557573                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2557573                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2557573                       # number of overall hits
system.cpu3.icache.overall_hits::total        2557573                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        12344                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         12344                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        12344                       # number of overall misses
system.cpu3.icache.overall_misses::total        12344                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    522181500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    522181500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    522181500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    522181500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2569917                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2569917                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2569917                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2569917                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.004803                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004803                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.004803                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004803                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 42302.454634                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 42302.454634                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 42302.454634                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 42302.454634                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           73                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    18.250000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         9764                       # number of writebacks
system.cpu3.icache.writebacks::total             9764                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         2548                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         2548                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         2548                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         2548                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         9796                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         9796                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         9796                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         9796                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    401827000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    401827000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    401827000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    401827000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.003812                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.003812                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.003812                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.003812                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 41019.497754                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 41019.497754                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 41019.497754                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 41019.497754                       # average overall mshr miss latency
system.cpu3.icache.replacements                  9764                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2557573                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2557573                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        12344                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        12344                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    522181500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    522181500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2569917                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2569917                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.004803                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004803                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 42302.454634                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 42302.454634                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         2548                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         2548                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         9796                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         9796                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    401827000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    401827000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.003812                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.003812                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 41019.497754                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 41019.497754                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 238382958000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.948840                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2510494                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             9764                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           257.117370                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        379800000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.948840                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.998401                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.998401                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          5149630                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         5149630                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 238382958000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4542980                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4542980                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4542980                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4542980                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       691196                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        691196                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       691196                       # number of overall misses
system.cpu3.dcache.overall_misses::total       691196                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data  65282635971                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  65282635971                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data  65282635971                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  65282635971                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5234176                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5234176                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5234176                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5234176                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.132054                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.132054                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.132054                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.132054                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 94448.804639                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 94448.804639                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 94448.804639                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 94448.804639                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       771680                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       544134                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            10669                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3054                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    72.329178                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   178.170923                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       553703                       # number of writebacks
system.cpu3.dcache.writebacks::total           553703                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       355058                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       355058                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       355058                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       355058                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       336138                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       336138                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       336138                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       336138                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  31782975456                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  31782975456                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  31782975456                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  31782975456                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.064220                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.064220                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.064220                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.064220                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 94553.354444                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 94553.354444                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 94553.354444                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 94553.354444                       # average overall mshr miss latency
system.cpu3.dcache.replacements                553703                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      3515032                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        3515032                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       481285                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       481285                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  43759270000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  43759270000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      3996317                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      3996317                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.120432                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.120432                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 90921.740757                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 90921.740757                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       286783                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       286783                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       194502                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       194502                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  16432067500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  16432067500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.048670                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.048670                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 84482.768815                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 84482.768815                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1027948                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1027948                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       209911                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       209911                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  21523365971                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  21523365971                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1237859                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1237859                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.169576                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.169576                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 102535.674505                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 102535.674505                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data        68275                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        68275                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       141636                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       141636                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  15350907956                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  15350907956                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.114420                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.114420                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 108382.811969                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 108382.811969                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          140                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          140                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data           48                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           48                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      1155000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      1155000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.255319                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.255319                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 24062.500000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 24062.500000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           33                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           33                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           15                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data        96500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        96500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.079787                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.079787                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  6433.333333                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6433.333333                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data           74                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           74                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data           69                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           69                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       597000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       597000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          143                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          143                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.482517                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.482517                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8652.173913                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8652.173913                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data           68                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           68                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       530000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       530000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.475524                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.475524                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7794.117647                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7794.117647                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         9123                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           9123                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       253125                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       253125                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  23494929000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  23494929000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       262248                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       262248                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.965212                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.965212                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 92819.472593                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 92819.472593                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       253125                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       253125                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  23241804000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  23241804000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.965212                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.965212                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 91819.472593                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 91819.472593                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 238382958000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.671601                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5141417                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           589148                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             8.726868                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        379811500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.671601                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.989738                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.989738                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         11582684                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        11582684                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    9591833.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   16915730.426637                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        14500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     42754500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   238325407000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED     57551000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 238382958000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     56508147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        56508147                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     56508147                       # number of overall hits
system.cpu0.icache.overall_hits::total       56508147                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        21561                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         21561                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        21561                       # number of overall misses
system.cpu0.icache.overall_misses::total        21561                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1103943996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1103943996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1103943996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1103943996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     56529708                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     56529708                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     56529708                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     56529708                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000381                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000381                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000381                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000381                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 51200.964519                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 51200.964519                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 51200.964519                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 51200.964519                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3669                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               65                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    56.446154                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        18153                       # number of writebacks
system.cpu0.icache.writebacks::total            18153                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         3374                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         3374                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         3374                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         3374                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        18187                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        18187                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        18187                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        18187                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    944377498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    944377498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    944377498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    944377498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000322                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000322                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000322                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000322                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 51925.963490                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 51925.963490                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 51925.963490                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 51925.963490                       # average overall mshr miss latency
system.cpu0.icache.replacements                 18153                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     56508147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       56508147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        21561                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        21561                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1103943996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1103943996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     56529708                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     56529708                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000381                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000381                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 51200.964519                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 51200.964519                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         3374                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         3374                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        18187                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        18187                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    944377498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    944377498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000322                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000322                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 51925.963490                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 51925.963490                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 238382958000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999742                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           56526227                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            18153                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3113.877982                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999742                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999992                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        113077601                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       113077601                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 238382958000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     39950861                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        39950861                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     39950861                       # number of overall hits
system.cpu0.dcache.overall_hits::total       39950861                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      7124552                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       7124552                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      7124552                       # number of overall misses
system.cpu0.dcache.overall_misses::total      7124552                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 347198031409                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 347198031409                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 347198031409                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 347198031409                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     47075413                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     47075413                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     47075413                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     47075413                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.151343                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.151343                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.151343                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.151343                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 48732.612438                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 48732.612438                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 48732.612438                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 48732.612438                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      1196287                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       547585                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            23913                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3139                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    50.026638                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   174.445683                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2003022                       # number of writebacks
system.cpu0.dcache.writebacks::total          2003022                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5339050                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5339050                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5339050                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5339050                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1785502                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1785502                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1785502                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1785502                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  97259698315                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  97259698315                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  97259698315                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  97259698315                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.037929                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.037929                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.037929                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.037929                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 54471.906677                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 54471.906677                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 54471.906677                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 54471.906677                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2003022                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     30901817                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       30901817                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      6776960                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      6776960                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 316063572500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 316063572500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     37678777                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     37678777                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.179861                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.179861                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 46637.957506                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 46637.957506                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5186269                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5186269                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1590691                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1590691                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  78115610000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  78115610000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.042217                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.042217                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 49107.972573                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 49107.972573                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      9049044                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       9049044                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       347592                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       347592                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  31134458909                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  31134458909                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      9396636                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      9396636                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.036991                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.036991                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 89571.851219                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 89571.851219                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       152781                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       152781                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       194811                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       194811                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  19144088315                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  19144088315                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.020732                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.020732                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 98270.058236                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 98270.058236                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          289                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          289                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           69                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           69                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      1756000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1756000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          358                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          358                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.192737                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.192737                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 25449.275362                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 25449.275362                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data           48                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           48                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           21                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           21                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       820000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       820000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.058659                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.058659                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 39047.619048                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39047.619048                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          241                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          241                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data           76                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           76                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       401000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       401000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          317                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          317                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.239748                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.239748                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5276.315789                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5276.315789                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data           73                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           73                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       329000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       329000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.230284                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.230284                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4506.849315                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4506.849315                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         9417                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           9417                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       253027                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       253027                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  23477236000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  23477236000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       262444                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       262444                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.964118                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.964118                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 92785.497200                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 92785.497200                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       253027                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       253027                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  23224209000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  23224209000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.964118                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.964118                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 91785.497200                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 91785.497200                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 238382958000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.761239                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           41999157                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2038365                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            20.604336                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.761239                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.992539                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992539                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         96715460                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        96715460                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 238382958000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                8881                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              576151                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6357                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               51039                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                6802                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               49899                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                6750                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               50042                       # number of demand (read+write) hits
system.l2.demand_hits::total                   755921                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               8881                       # number of overall hits
system.l2.overall_hits::.cpu0.data             576151                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6357                       # number of overall hits
system.l2.overall_hits::.cpu1.data              51039                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               6802                       # number of overall hits
system.l2.overall_hits::.cpu2.data              49899                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               6750                       # number of overall hits
system.l2.overall_hits::.cpu3.data              50042                       # number of overall hits
system.l2.overall_hits::total                  755921                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              9305                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1426874                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3018                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            508636                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              3073                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            504204                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              3046                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            503848                       # number of demand (read+write) misses
system.l2.demand_misses::total                2962004                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             9305                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1426874                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3018                       # number of overall misses
system.l2.overall_misses::.cpu1.data           508636                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             3073                       # number of overall misses
system.l2.overall_misses::.cpu2.data           504204                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             3046                       # number of overall misses
system.l2.overall_misses::.cpu3.data           503848                       # number of overall misses
system.l2.overall_misses::total               2962004                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    815860000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 111030048000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    301289500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  53737149000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    312463500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  53320138499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    308599000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  53351707500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     273177254999                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    815860000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 111030048000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    301289500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  53737149000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    312463500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  53320138499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    308599000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  53351707500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    273177254999                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           18186                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         2003025                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            9375                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          559675                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            9875                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          554103                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            9796                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          553890                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3717925                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          18186                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        2003025                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           9375                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         559675                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           9875                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         554103                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           9796                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         553890                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3717925                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.511657                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.712360                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.321920                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.908806                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.311190                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.909946                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.310943                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.909654                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.796682                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.511657                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.712360                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.321920                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.908806                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.311190                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.909946                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.310943                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.909654                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.796682                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87679.742074                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 77813.491591                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 99830.848244                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 105649.519499                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 101680.279857                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 105751.121568                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 101312.869337                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 105888.497126                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92227.172887                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87679.742074                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 77813.491591                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 99830.848244                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 105649.519499                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 101680.279857                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 105751.121568                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 101312.869337                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 105888.497126                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92227.172887                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1992609                       # number of writebacks
system.l2.writebacks::total                   1992609                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            270                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           2039                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            374                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           2063                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            410                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           2120                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            408                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           2180                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                9864                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           270                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          2039                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           374                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          2063                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           410                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          2120                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           408                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          2180                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               9864                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst         9035                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1424835                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2644                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       506573                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         2663                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       502084                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         2638                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       501668                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2952140                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         9035                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1424835                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2644                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       506573                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         2663                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       502084                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         2638                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       501668                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2952140                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    704391500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  96675461500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    244846500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  48563969500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    252008500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  48187436499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    247844000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  48222029500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 243097987499                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    704391500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  96675461500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    244846500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  48563969500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    252008500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  48187436499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    247844000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  48222029500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 243097987499                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.496811                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.711342                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.282027                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.905120                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.269671                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.906120                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.269294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.905718                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.794029                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.496811                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.711342                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.282027                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.905120                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.269671                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.906120                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.269294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.905718                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.794029                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77962.534588                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 67850.285472                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 92604.576399                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 95867.662706                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 94633.308299                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 95974.849824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 93951.478393                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 96123.391366                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82346.361453                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77962.534588                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 67850.285472                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 92604.576399                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 95867.662706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 94633.308299                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 95974.849824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 93951.478393                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 96123.391366                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82346.361453                       # average overall mshr miss latency
system.l2.replacements                        5117889                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2468897                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2468897                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2468897                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2468897                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1045300                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1045300                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1045300                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1045300                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   51                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 28                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       240500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       240500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           23                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           19                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           17                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               79                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.782609                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.263158                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.050000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.235294                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.354430                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 13361.111111                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8589.285714                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            28                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       358000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       102500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data        19500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data        80000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       560000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.782609                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.263158                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.050000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.235294                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.354430                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19888.888889                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20000                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 26                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             40                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.285714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.222222                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.368421                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.350000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        42000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        60500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        39000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       146000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       287500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.285714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.600000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.222222                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.368421                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.350000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        21000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20857.142857                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20535.714286                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            25802                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            17003                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            16728                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            16543                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 76076                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         386883                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         343745                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         343012                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         343108                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1416748                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  41202724000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  37701751000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  37660271000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  37649868500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  154214614500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       412685                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       360748                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       359740                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       359651                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1492824                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.937478                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.952867                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.953500                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.954003                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.949039                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 106499.184508                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 109679.416428                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 109792.867305                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 109731.829337                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108851.125606                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       386883                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       343745                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       343012                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       343108                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1416748                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  37333894000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  34264301000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  34230151000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  34218788500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 140047134500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.937478                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.952867                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.953500                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.954003                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.949039                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 96499.184508                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 99679.416428                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 99792.867305                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 99731.829337                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98851.125606                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          8881                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6357                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          6802                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          6750                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              28790                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         9305                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3018                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         3073                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         3046                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            18442                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    815860000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    301289500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    312463500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    308599000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1738212000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        18186                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         9375                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         9875                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         9796                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          47232                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.511657                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.321920                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.311190                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.310943                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.390456                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87679.742074                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 99830.848244                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 101680.279857                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 101312.869337                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94252.900987                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          270                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          374                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          410                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          408                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1462                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         9035                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2644                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         2663                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         2638                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        16980                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    704391500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    244846500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    252008500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    247844000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1449090500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.496811                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.282027                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.269671                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.269294                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.359502                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77962.534588                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 92604.576399                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 94633.308299                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 93951.478393                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85341.018846                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       550349                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        34036                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        33171                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        33499                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            651055                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1039991                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       164891                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       161192                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       160740                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1526814                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  69827324000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  16035398000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  15659867499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  15701839000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 117224428499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1590340                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       198927                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       194363                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       194239                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2177869                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.653943                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.828902                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.829335                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.827537                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.701059                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 67142.238731                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 97248.473234                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 97150.401378                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 97684.702003                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76777.150654                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         2039                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         2063                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         2120                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         2180                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         8402                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1037952                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       162828                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       159072                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       158560                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1518412                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  59341567500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  14299668500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  13957285499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  14003241000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 101601762499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.652660                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.818531                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.818427                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.816314                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.697201                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 57171.783955                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 87820.697300                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 87741.937607                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 88315.092079                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66913.171457                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           15                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            5                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           18                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           12                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              50                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           16                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            5                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           18                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           12                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            51                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.937500                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.980392                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            5                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           18                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           12                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           50                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       288000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        97500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       358500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       232500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       976500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.937500                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.980392                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19200                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19916.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19375                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19530                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 238382958000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999595                       # Cycle average of tags in use
system.l2.tags.total_refs                     7222211                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5117890                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.411170                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.396415                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.085529                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       37.321209                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.032033                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.084678                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.031266                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        2.008065                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.030044                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        2.010355                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.318694                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001336                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.583144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000501                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.032573                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000489                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.031376                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000469                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.031412                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999994                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  62976290                       # Number of tag accesses
system.l2.tags.data_accesses                 62976290                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 238382958000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        578176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      91189376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        169216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      32420672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        170432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      32133376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        168832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      32106752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          188936832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       578176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       169216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       170432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       168832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1086656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    127526976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       127526976                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           9034                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1424834                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2644                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         506573                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           2663                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         502084                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           2638                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         501668                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2952138                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1992609                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1992609                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2425408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        382533117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           709849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        136002474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           714950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        134797287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           708239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        134685601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             792576926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2425408                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       709849                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       714950                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       708239                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4558447                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      534966833                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            534966833                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      534966833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2425408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       382533117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          709849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       136002474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          714950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       134797287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          708239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       134685601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1327543758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1990916.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      9034.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1029489.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2644.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    494983.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      2663.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    490346.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      2638.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    490205.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002276516250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       120720                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       120720                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5883837                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1876348                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2952138                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1992609                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2952138                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1992609                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 430136                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1693                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             74687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             80902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             79811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            213389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            180407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            191130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            181491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            230436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            394776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            392639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           105113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            81559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            85725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            75324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            78035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            76578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             66699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             72415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             69772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             71202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            104894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            128009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            147056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            173596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            349490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            362964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            90683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            73906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            73938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            67984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            69835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            68456                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.50                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  77458003250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                12610010000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            124745540750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30712.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49462.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1299406                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1360396                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 51.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.33                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2952138                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1992609                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  972578                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  643480                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  510645                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  271235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   64356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   23026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   11810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7869                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    5724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    4066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2751                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1779                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  25000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  26684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  37467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  58328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  93423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 123899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 135518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 137364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 139950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 140744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 141376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 141437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 134616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 131679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 130280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 127358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 125804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 128782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1853085                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    155.860032                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    98.884772                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.806698                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1269499     68.51%     68.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       334584     18.06%     86.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        77506      4.18%     90.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        33794      1.82%     92.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        20837      1.12%     93.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        13296      0.72%     94.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10173      0.55%     94.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7662      0.41%     95.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        85734      4.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1853085                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       120720                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.891236                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.464434                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     97.596380                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       120717    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        120720                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       120720                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.491874                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.466063                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.951582                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            93217     77.22%     77.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1802      1.49%     78.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            20622     17.08%     95.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4258      3.53%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              638      0.53%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              126      0.10%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               36      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               12      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        120720                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              161408128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                27528704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               127417536                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               188936832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            127526976                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       677.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       534.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    792.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    534.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  238382854500                       # Total gap between requests
system.mem_ctrls.avgGap                      48209.31                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       578176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     65887296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       169216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     31678912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       170432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     31382144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       168832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     31373120                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    127417536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2425408.279395543039                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 276392643.806357979774                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 709849.401231106487                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 132890841.970339164138                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 714950.437019075849                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 131645920.762506857514                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 708238.547824379290                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 131608065.707448765635                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 534507739.433286130428                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         9034                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1424834                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2644                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       506573                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         2663                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       502084                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         2638                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       501668                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1992609                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    328645250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  41853720000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    132800000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  27495169250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    139179750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  27305950750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    136083750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  27353992000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5785911989750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36378.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     29374.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     50226.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54276.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     52264.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     54385.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     51585.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     54526.08                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2903686.57                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    58.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6533992500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3472876605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9208807860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         6040876320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      18817203600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      99425598750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       7812236160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       151311591795                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        634.741649                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  19302018000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7959900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 211121040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6697134360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3559580970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8798286420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4351616460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      18817203600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      68650261920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      33728309280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       144602393010                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        606.597024                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  86954460750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7959900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 143468597250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                 95                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           48                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3728630822.916667                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   25561162791.027893                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           47     97.92%     97.92% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      2.08%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        22000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 177127800000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             48                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    59408678500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 178974279500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 238382958000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2800830                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2800830                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2800830                       # number of overall hits
system.cpu1.icache.overall_hits::total        2800830                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        11722                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11722                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        11722                       # number of overall misses
system.cpu1.icache.overall_misses::total        11722                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    496132500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    496132500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    496132500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    496132500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2812552                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2812552                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2812552                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2812552                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004168                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004168                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004168                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004168                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 42324.901894                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 42324.901894                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 42324.901894                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 42324.901894                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          167                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    55.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         9343                       # number of writebacks
system.cpu1.icache.writebacks::total             9343                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2347                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2347                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2347                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2347                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         9375                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         9375                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         9375                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         9375                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    389114000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    389114000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    389114000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    389114000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003333                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003333                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003333                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003333                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 41505.493333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 41505.493333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 41505.493333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 41505.493333                       # average overall mshr miss latency
system.cpu1.icache.replacements                  9343                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2800830                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2800830                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        11722                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11722                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    496132500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    496132500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2812552                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2812552                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004168                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004168                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 42324.901894                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 42324.901894                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2347                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2347                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         9375                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         9375                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    389114000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    389114000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003333                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003333                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 41505.493333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 41505.493333                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 238382958000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.207381                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2753601                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             9343                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           294.723429                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        365245000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.207381                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975231                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975231                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          5634479                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         5634479                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 238382958000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      4812663                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4812663                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      4812663                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4812663                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       719652                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        719652                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       719652                       # number of overall misses
system.cpu1.dcache.overall_misses::total       719652                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  67089202177                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  67089202177                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  67089202177                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  67089202177                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      5532315                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      5532315                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      5532315                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      5532315                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.130082                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.130082                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.130082                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.130082                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 93224.505979                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 93224.505979                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 93224.505979                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 93224.505979                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       783521                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       544208                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            10882                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3180                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    72.001562                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   171.134591                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       559567                       # number of writebacks
system.cpu1.dcache.writebacks::total           559567                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       378097                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       378097                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       378097                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       378097                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       341555                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       341555                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       341555                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       341555                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  32172457496                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  32172457496                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  32172457496                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  32172457496                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.061738                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.061738                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.061738                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.061738                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 94194.075613                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94194.075613                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 94194.075613                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94194.075613                       # average overall mshr miss latency
system.cpu1.dcache.replacements                559567                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      3706627                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3706627                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       506432                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       506432                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  45470036500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  45470036500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      4213059                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4213059                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.120205                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.120205                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 89785.077760                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 89785.077760                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       307265                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       307265                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       199167                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       199167                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  16778769000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  16778769000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.047274                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.047274                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 84244.724277                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 84244.724277                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1106036                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1106036                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       213220                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       213220                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  21619165677                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  21619165677                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1319256                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1319256                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.161621                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.161621                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 101393.704516                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 101393.704516                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        70832                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        70832                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       142388                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       142388                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  15393688496                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  15393688496                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.107931                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.107931                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 108110.855522                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 108110.855522                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          139                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          139                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           56                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           56                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data       965000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       965000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          195                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          195                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.287179                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.287179                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 17232.142857                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 17232.142857                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           31                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           31                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           25                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           25                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       138500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       138500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.128205                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.128205                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         5540                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5540                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data           71                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           71                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           55                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           55                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       313500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       313500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          126                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          126                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.436508                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.436508                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data         5700                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         5700                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           54                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           54                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       262500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       262500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.428571                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.428571                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4861.111111                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4861.111111                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        47000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        47000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        44000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        44000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         9081                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           9081                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       253191                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       253191                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  23506096500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  23506096500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       262272                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       262272                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.965376                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.965376                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 92839.384101                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 92839.384101                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       253191                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       253191                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  23252905500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  23252905500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.965376                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.965376                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 91839.384101                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 91839.384101                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 238382958000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.145358                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5416594                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           594651                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.108862                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        365256500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.145358                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.942042                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.942042                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         12184498                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        12184498                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 238382958000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2226070                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4461506                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1248860                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3125280                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             449                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           236                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            685                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           13                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           13                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1632662                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1632662                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         47232                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2178839                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           51                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           51                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        54524                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      6044696                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        28093                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1714076                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        29593                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1698031                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        29356                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1696964                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              11295333                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2325632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    256385472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1197952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     71630208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      1261952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     70946112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1251840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     70884416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              475883584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5259276                       # Total snoops (count)
system.tol2bus.snoopTraffic                 136539520                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8977372                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.326072                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.560693                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6344280     70.67%     70.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2444894     27.23%     97.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 106811      1.19%     99.09% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  56794      0.63%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  24593      0.27%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8977372                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7506385483                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         885513931                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          15028482                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         885365372                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          14908503                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3059166492                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          27422675                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         893554489                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          14265506                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               639740246500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  69201                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740352                       # Number of bytes of host memory used
host_op_rate                                    69298                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11362.92                       # Real time elapsed on the host
host_tick_rate                               35321661                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   786321281                       # Number of instructions simulated
sim_ops                                     787424356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.401357                       # Number of seconds simulated
sim_ticks                                401357288500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.533192                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               21669184                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            21770812                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           724194                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         22288216                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             38150                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          46755                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            8605                       # Number of indirect misses.
system.cpu0.branchPred.lookups               22643502                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6487                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         12735                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           716630                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  17597334                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1306359                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          43216                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       14468983                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           125932057                       # Number of instructions committed
system.cpu0.commit.committedOps             125944675                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    784827705                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.160474                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.936198                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    751523680     95.76%     95.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     14184625      1.81%     97.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1502769      0.19%     97.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       620856      0.08%     97.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       494170      0.06%     97.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       476112      0.06%     97.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     10950106      1.40%     99.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3769028      0.48%     99.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1306359      0.17%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    784827705                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  38290862                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               80138                       # Number of function calls committed.
system.cpu0.commit.int_insts                106432786                       # Number of committed integer instructions.
system.cpu0.commit.loads                     34998139                       # Number of loads committed
system.cpu0.commit.membars                      23648                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        24131      0.02%      0.02% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        68932799     54.73%     54.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6500      0.01%     54.76% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             796      0.00%     54.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd      17113125     13.59%     68.35% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           466      0.00%     68.35% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       1773223      1.41%     69.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       453677      0.36%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv        589873      0.47%     70.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc       591275      0.47%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       18488893     14.68%     85.73% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        200694      0.16%     85.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead     16521981     13.12%     99.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite      1247242      0.99%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        125944675                       # Class of committed instruction
system.cpu0.commit.refs                      36458810                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  125932057                       # Number of Instructions Simulated
system.cpu0.committedOps                    125944675                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              6.313806                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        6.313806                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            748122481                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 7611                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            19336800                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             146169385                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 8400085                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 17757455                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                743110                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                12773                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             12064039                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   22643502                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  2360109                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    782029494                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                25274                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           43                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     162596403                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1501348                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.028478                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           4306932                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          21707334                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.204495                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         787087170                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.206604                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.622886                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               675566524     85.83%     85.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                86947773     11.05%     96.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 3464186      0.44%     97.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                19009835      2.42%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  489766      0.06%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   25310      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1470066      0.19%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  105693      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8017      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           787087170                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 39623420                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                37511461                       # number of floating regfile writes
system.cpu0.idleCycles                        8023439                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              741928                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                18662611                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.345801                       # Inst execution rate
system.cpu0.iew.exec_refs                   182111999                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1487771                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              321018002                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             39111001                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             22369                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           354243                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1606129                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          140240563                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            180624228                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           630360                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            274949926                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2263777                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            259834182                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                743110                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            264991083                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     13624371                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           23479                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          151                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        26404                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      4112862                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       145458                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         26404                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       203258                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        538670                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                106983099                       # num instructions consuming a value
system.cpu0.iew.wb_count                    129827774                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.875894                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 93705867                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.163283                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     129955525                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               289788310                       # number of integer regfile reads
system.cpu0.int_regfile_writes               72340737                       # number of integer regfile writes
system.cpu0.ipc                              0.158383                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.158383                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            26436      0.01%      0.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             72175672     26.19%     26.20% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6604      0.00%     26.20% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  826      0.00%     26.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd           17222189      6.25%     32.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                534      0.00%     32.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            2080615      0.75%     33.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            454313      0.16%     33.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     33.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv             589873      0.21%     33.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc            607936      0.22%     33.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     33.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     33.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     33.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     33.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     33.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     33.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     33.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     33.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     33.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     33.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     33.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     33.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     33.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     33.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     33.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     33.81% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           109647211     39.79%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             206301      0.07%     73.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead       71290770     25.87%     99.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite       1271005      0.46%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             275580285                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              105402403                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads          198996719                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     38781645                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          47053278                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   40660698                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.147546                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1378052      3.39%      3.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      3.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                  114      0.00%      3.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                 1866      0.00%      3.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                  18      0.00%      3.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv              2835558      6.97%     10.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                 587      0.00%     10.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     10.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     10.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     10.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     10.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     10.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     10.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     10.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     10.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     10.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     10.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     10.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     10.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     10.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     10.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     10.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     10.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     10.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     10.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     10.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     10.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     10.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     10.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     10.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     10.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     10.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     10.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     10.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     10.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     10.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     10.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     10.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     10.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     10.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              27390193     67.36%     77.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 7285      0.02%     77.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead          9046935     22.25%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              90      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             210812144                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1180448093                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     91046129                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        107509580                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 140189560                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                275580285                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded              51003                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       14295891                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           536373                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          7787                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     14341183                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    787087170                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.350127                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.140575                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          696332449     88.47%     88.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           26990019      3.43%     91.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           13543920      1.72%     93.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            8400857      1.07%     94.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           22905407      2.91%     97.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           13592883      1.73%     99.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2320573      0.29%     99.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1218122      0.15%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            1782940      0.23%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      787087170                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.346594                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           642028                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          409328                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            39111001                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1606129                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               39795752                       # number of misc regfile reads
system.cpu0.misc_regfile_writes              20521639                       # number of misc regfile writes
system.cpu0.numCycles                       795110609                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7604107                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              611645078                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            106925188                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              37027876                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                12928867                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             119093859                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               746516                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            202732950                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             142833991                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          121485402                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 22947275                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                513180                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                743110                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            138547173                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                14560219                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         44646112                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       158086838                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        275667                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              7678                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 80540855                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          7512                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   923908783                       # The number of ROB reads
system.cpu0.rob.rob_writes                  283088689                       # The number of ROB writes
system.cpu0.timesIdled                          78652                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2301                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.777662                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               21575322                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            21623399                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           707281                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         22128191                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             21663                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          23995                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2332                       # Number of indirect misses.
system.cpu1.branchPred.lookups               22433728                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1460                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         12224                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           701875                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  17420257                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1286522                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          42111                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14348090                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           124941672                       # Number of instructions committed
system.cpu1.commit.committedOps             124955483                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    783474474                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.159489                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.934340                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    750587903     95.80%     95.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     13967980      1.78%     97.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1422028      0.18%     97.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       577815      0.07%     97.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       464052      0.06%     97.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       469445      0.06%     97.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     10976710      1.40%     99.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      3722019      0.48%     99.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1286522      0.16%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    783474474                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                  38236736                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               45507                       # Number of function calls committed.
system.cpu1.commit.int_insts                105474426                       # Number of committed integer instructions.
system.cpu1.commit.loads                     34779256                       # Number of loads committed
system.cpu1.commit.membars                      25089                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        25089      0.02%      0.02% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        68348534     54.70%     54.72% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            256      0.00%     54.72% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             320      0.00%     54.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd      17088014     13.68%     68.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     68.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt       1772130      1.42%     69.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult       452546      0.36%     70.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     70.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv        589824      0.47%     70.65% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc       590937      0.47%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       18294924     14.64%     85.76% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         49624      0.04%     85.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead     16496556     13.20%     99.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite      1246729      1.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        124955483                       # Class of committed instruction
system.cpu1.commit.refs                      36087833                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  124941672                       # Number of Instructions Simulated
system.cpu1.committedOps                    124955483                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.297877                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.297877                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            748869998                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 5434                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19227348                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             145011739                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 6990048                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 17049768                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                726585                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                14453                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             12068734                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   22433728                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  2239304                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    782163984                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                16894                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     161445756                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1463982                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.028510                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           2809141                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21596985                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.205175                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         785705133                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.205513                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.620802                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               674883060     85.90%     85.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                86453498     11.00%     96.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3383650      0.43%     97.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                18940979      2.41%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  462793      0.06%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   15115      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1461541      0.19%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  103436      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1061      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           785705133                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                 39569489                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                37457368                       # number of floating regfile writes
system.cpu1.idleCycles                        1162168                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              726754                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                18472261                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.348595                       # Inst execution rate
system.cpu1.iew.exec_refs                   182120524                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1334142                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              321069605                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             38860730                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             20045                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           349002                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1446977                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          139129436                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            180786382                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           619013                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            274297838                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2257521                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            260654237                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                726585                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            265801542                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     13651347                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           18232                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           77                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        25290                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4081474                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       138400                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         25290                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       196038                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        530716                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                106529668                       # num instructions consuming a value
system.cpu1.iew.wb_count                    128783032                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.876179                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 93339035                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.163666                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     128909383                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               288856155                       # number of integer regfile reads
system.cpu1.int_regfile_writes               71671095                       # number of integer regfile writes
system.cpu1.ipc                              0.158784                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.158784                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            26679      0.01%      0.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             71543318     26.02%     26.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 267      0.00%     26.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  320      0.00%     26.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd           17197525      6.26%     32.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     32.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt            2077741      0.76%     33.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult            453158      0.16%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv             589824      0.21%     33.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc            607722      0.22%     33.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     33.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     33.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     33.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     33.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     33.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     33.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     33.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     33.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     33.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     33.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     33.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     33.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     33.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     33.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     33.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     33.65% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           109608231     39.87%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              51921      0.02%     73.53% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead       71489153     26.00%     99.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite       1270992      0.46%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             274916851                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              105609090                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads          199374052                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses     38726590                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          46965280                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                   40759970                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.148263                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1375816      3.38%      3.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                  105      0.00%      3.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                 2140      0.01%      3.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                  13      0.00%      3.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      3.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv              2836903      6.96%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                 682      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              27461173     67.37%     77.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    6      0.00%     77.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead          9083040     22.28%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite              92      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             210041052                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1177460932                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     90056442                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        106363399                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 139080125                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                274916851                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded              49311                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14173953                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           536179                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved          7200                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     14257287                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    785705133                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.349898                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.141385                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          695519340     88.52%     88.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26543275      3.38%     91.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           13436084      1.71%     93.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            8366182      1.06%     94.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           22900941      2.91%     97.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           13629099      1.73%     99.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2310151      0.29%     99.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1207791      0.15%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            1792270      0.23%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      785705133                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.349381                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           640943                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          406760                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            38860730                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1446977                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               39739491                       # number of misc regfile reads
system.cpu1.misc_regfile_writes              20493451                       # number of misc regfile writes
system.cpu1.numCycles                       786867301                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    15712277                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              612415611                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            106244610                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              37035154                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                11495697                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             119316162                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               756571                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            201249221                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             141704730                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          120702035                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 22262499                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                390584                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                726585                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            138613293                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14457425                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         44576847                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       156672374                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        191448                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              6134                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 80671357                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          6121                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   921481866                       # The number of ROB reads
system.cpu1.rob.rob_writes                  280839624                       # The number of ROB writes
system.cpu1.timesIdled                          14930                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.774246                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               21579544                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            21628371                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           706192                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         22132768                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             21216                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          23531                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            2315                       # Number of indirect misses.
system.cpu2.branchPred.lookups               22437326                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1420                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                         12058                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           700978                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  17424695                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1276520                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          41448                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       14368021                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           124977479                       # Number of instructions committed
system.cpu2.commit.committedOps             124991075                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    783414568                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.159547                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.934386                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    750513694     95.80%     95.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     13974695      1.78%     97.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1421446      0.18%     97.77% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       573101      0.07%     97.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       473029      0.06%     97.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       468927      0.06%     97.96% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6     10986818      1.40%     99.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      3726338      0.48%     99.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1276520      0.16%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    783414568                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                  38241137                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               45287                       # Number of function calls committed.
system.cpu2.commit.int_insts                105511431                       # Number of committed integer instructions.
system.cpu2.commit.loads                     34792188                       # Number of loads committed
system.cpu2.commit.membars                      24855                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        24855      0.02%      0.02% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        68375642     54.70%     54.72% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            258      0.00%     54.72% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             320      0.00%     54.72% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd      17092695     13.68%     68.40% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     68.40% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt       1768428      1.41%     69.81% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult       451287      0.36%     70.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     70.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv        589824      0.47%     70.65% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc       589086      0.47%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       18299307     14.64%     85.76% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite         49556      0.04%     85.80% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead     16504939     13.20%     99.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite      1244878      1.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        124991075                       # Class of committed instruction
system.cpu2.commit.refs                      36098680                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  124977479                       # Number of Instructions Simulated
system.cpu2.committedOps                    124991075                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.296745                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.296745                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            748945496                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 5232                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            19234066                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             145057085                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 6967267                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 16926774                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                725889                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                13168                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles             12082945                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   22437326                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2237523                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    782115326                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                16427                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     161479663                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                1462206                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.028512                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           2801942                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          21600760                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.205197                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         785648371                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.205570                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.620855                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               674798631     85.89%     85.89% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                86476436     11.01%     96.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3386509      0.43%     97.33% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                18944065      2.41%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  461673      0.06%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   15034      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1461203      0.19%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  103714      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    1106      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           785648371                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                 39569560                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                37466030                       # number of floating regfile writes
system.cpu2.idleCycles                        1302884                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              725713                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                18480711                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.348754                       # Inst execution rate
system.cpu2.iew.exec_refs                   182236573                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1331890                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              320106803                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             38877381                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             19660                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           348137                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1446668                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          139185666                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts            180904683                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           617847                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            274452148                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               2268694                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents            261180826                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                725889                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles            266334374                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked     13655611                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           18144                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           51                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation        25522                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4085193                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       140176                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents         25522                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       195421                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        530292                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                106590028                       # num instructions consuming a value
system.cpu2.iew.wb_count                    128836236                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.876290                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 93403826                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.163716                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     128961959                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               289029258                       # number of integer regfile reads
system.cpu2.int_regfile_writes               71708574                       # number of integer regfile writes
system.cpu2.ipc                              0.158812                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.158812                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            26265      0.01%      0.01% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             71581576     26.02%     26.03% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 267      0.00%     26.03% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  320      0.00%     26.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd           17202900      6.25%     32.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     32.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt            2075662      0.75%     33.04% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult            451851      0.16%     33.21% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     33.21% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv             589824      0.21%     33.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc            605757      0.22%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     33.64% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           109663396     39.87%     73.51% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite              51898      0.02%     73.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead       71551347     26.01%     99.54% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite       1268932      0.46%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             275069995                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses              105654972                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads          199480398                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses     38733129                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes          46992915                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                   40778938                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.148249                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                1384017      3.39%      3.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      3.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      3.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                  105      0.00%      3.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      3.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                 1365      0.00%      3.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                  15      0.00%      3.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      3.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv              2814854      6.90%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                 671      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     10.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead              27486206     67.40%     77.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   16      0.00%     77.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead          9091565     22.29%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite             124      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             210167696                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        1177624203                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     90103107                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        106412864                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 139137036                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                275069995                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded              48630                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       14194591                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           537302                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved          7182                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     14265690                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    785648371                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.350118                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.141959                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          695448515     88.52%     88.52% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           26535837      3.38%     91.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           13432138      1.71%     93.61% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            8355066      1.06%     94.67% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           22913270      2.92%     97.59% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5           13638251      1.74%     99.32% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            2314910      0.29%     99.62% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7            1212183      0.15%     99.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8            1798201      0.23%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      785648371                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.349539                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           639826                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          405504                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            38877381                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1446668                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads               39743161                       # number of misc regfile reads
system.cpu2.misc_regfile_writes              20491320                       # number of misc regfile writes
system.cpu2.numCycles                       786951255                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    15629157                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              612158377                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            106277700                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents              36993698                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                11468575                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents             119649221                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               743382                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            201321162                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             141753282                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          120745082                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 22160731                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                338723                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                725889                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles            138947989                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                14467382                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups         44589595                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       156731567                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles        186810                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              5868                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 80856554                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          5870                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   921488993                       # The number of ROB reads
system.cpu2.rob.rob_writes                  280953882                       # The number of ROB writes
system.cpu2.timesIdled                          15050                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.778815                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               21598745                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            21646624                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           705684                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         22148091                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             21881                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          24354                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2473                       # Number of indirect misses.
system.cpu3.branchPred.lookups               22455878                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1641                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                         12156                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           700517                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  17443282                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1277332                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          42002                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       14341176                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           125094947                       # Number of instructions committed
system.cpu3.commit.committedOps             125108581                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    783702897                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.159638                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.934899                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    750801007     95.80%     95.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     13961868      1.78%     97.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1420718      0.18%     97.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       568567      0.07%     97.84% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       473315      0.06%     97.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       468101      0.06%     97.96% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6     10976768      1.40%     99.36% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      3755221      0.48%     99.84% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1277332      0.16%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    783702897                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                  38268056                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               45698                       # Number of function calls committed.
system.cpu3.commit.int_insts                105616714                       # Number of committed integer instructions.
system.cpu3.commit.loads                     34825202                       # Number of loads committed
system.cpu3.commit.membars                      24802                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        24802      0.02%      0.02% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        68450251     54.71%     54.73% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            254      0.00%     54.73% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             320      0.00%     54.73% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd      17108054     13.67%     68.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     68.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt       1766242      1.41%     69.82% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult       450122      0.36%     70.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv        589680      0.47%     70.65% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc       588065      0.47%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       18315162     14.64%     85.76% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite         49736      0.04%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead     16522196     13.21%     99.01% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite      1243697      0.99%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        125108581                       # Class of committed instruction
system.cpu3.commit.refs                      36130791                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  125094947                       # Number of Instructions Simulated
system.cpu3.committedOps                    125108581                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.291072                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.291072                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            749238712                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 5194                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            19252877                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             145149825                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 6963214                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 16907102                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                725544                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                13791                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles             12099325                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   22455878                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2241773                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    782391552                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                16744                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     161566773                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                1461422                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.028534                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           2811634                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          21620626                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.205299                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         785933897                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.205607                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.620768                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               675009390     85.89%     85.89% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                86533556     11.01%     96.90% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 3395520      0.43%     97.33% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                18956755      2.41%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  461105      0.06%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   15919      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1458015      0.19%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  102476      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    1161      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           785933897                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                 39599358                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                37496765                       # number of floating regfile writes
system.cpu3.idleCycles                        1047399                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              725296                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                18498692                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.348690                       # Inst execution rate
system.cpu3.iew.exec_refs                   182110129                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1331828                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              320247335                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             38901523                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             20330                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           349226                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1445725                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          139275606                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts            180778301                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           615799                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            274412135                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               2273092                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents            260953366                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                725544                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles            266101437                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked     13646537                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           18296                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           78                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation        25362                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      4076321                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       140136                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents         25362                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       195258                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        530038                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                106713337                       # num instructions consuming a value
system.cpu3.iew.wb_count                    128954652                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.876276                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 93510305                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.163860                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     129080224                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               289011125                       # number of integer regfile reads
system.cpu3.int_regfile_writes               71778971                       # number of integer regfile writes
system.cpu3.ipc                              0.158955                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.158955                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            26525      0.01%      0.01% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             71652765     26.05%     26.06% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 260      0.00%     26.06% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  320      0.00%     26.06% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd           17219985      6.26%     32.32% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     32.32% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt            2073764      0.75%     33.08% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult            450735      0.16%     33.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     33.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv             589680      0.21%     33.46% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc            605244      0.22%     33.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     33.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     33.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     33.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     33.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     33.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     33.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     33.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     33.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     33.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     33.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     33.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     33.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     33.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     33.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     33.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     33.68% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead           109581798     39.84%     73.52% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite              52178      0.02%     73.54% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead       71506236     26.00%     99.54% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite       1268444      0.46%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             275027934                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses              105610197                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads          199403914                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses     38763362                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes          47005120                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                   40732570                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.148103                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                1386359      3.40%      3.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      3.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      3.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                  101      0.00%      3.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      3.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                 1421      0.00%      3.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                  16      0.00%      3.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      3.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv              2815609      6.91%     10.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                 649      0.00%     10.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     10.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     10.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     10.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     10.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     10.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     10.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     10.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     10.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     10.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     10.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     10.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     10.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     10.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     10.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     10.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     10.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     10.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     10.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     10.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     10.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     10.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     10.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     10.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     10.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     10.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     10.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     10.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     10.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     10.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     10.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     10.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     10.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     10.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead              27450079     67.39%     77.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   23      0.00%     77.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead          9078196     22.29%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite             117      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             210123782                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        1177855846                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     90191290                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        106462873                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 139226426                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                275027934                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded              49180                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       14167025                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           537425                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved          7178                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     14226052                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    785933897                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.349938                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.141597                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          695727071     88.52%     88.52% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           26536098      3.38%     91.90% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           13448083      1.71%     93.61% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            8384493      1.07%     94.68% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4           22890952      2.91%     97.59% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5           13613842      1.73%     99.32% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            2323171      0.30%     99.62% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7            1211349      0.15%     99.77% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8            1798838      0.23%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      785933897                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.349472                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           639401                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          405222                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            38901523                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1445725                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads               39772927                       # number of misc regfile reads
system.cpu3.misc_regfile_writes              20502163                       # number of misc regfile writes
system.cpu3.numCycles                       786981296                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    15598949                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              612041116                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            106378142                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents              37135990                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                11471275                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents             119953719                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               747052                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            201447343                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             141845351                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          120821386                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 22157075                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                407752                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                725544                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles            139318261                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                14443244                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups         44608802                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       156838541                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles        220626                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              6490                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 80891019                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          6466                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   921863687                       # The number of ROB reads
system.cpu3.rob.rob_writes                  281132250                       # The number of ROB writes
system.cpu3.timesIdled                          14360                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     54227116                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     103423549                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      9053475                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      5360609                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     59380494                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     48999592                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    120434096                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       54360201                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 401357288500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           53946702                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       728467                       # Transaction distribution
system.membus.trans_dist::CleanEvict         48468421                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            12318                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4170                       # Transaction distribution
system.membus.trans_dist::ReadExReq            263469                       # Transaction distribution
system.membus.trans_dist::ReadExResp           262417                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      53946704                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    157632668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              157632668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   3516005504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              3516005504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            14593                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          54226661                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                54226661    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            54226661                       # Request fanout histogram
system.membus.respLayer1.occupancy       276168278707                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             68.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        127369337770                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              31.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1610                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          806                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    9779235.111663                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   13329783.178598                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          806    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         8500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     69817500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            806                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   393475225000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   7882063500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 401357288500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2220395                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2220395                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2220395                       # number of overall hits
system.cpu2.icache.overall_hits::total        2220395                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        17128                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         17128                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        17128                       # number of overall misses
system.cpu2.icache.overall_misses::total        17128                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1128636000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1128636000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1128636000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1128636000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2237523                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2237523                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2237523                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2237523                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.007655                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.007655                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.007655                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.007655                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 65894.208314                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 65894.208314                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 65894.208314                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 65894.208314                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          223                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    24.777778                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        16204                       # number of writebacks
system.cpu2.icache.writebacks::total            16204                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          924                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          924                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          924                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          924                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        16204                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        16204                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        16204                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        16204                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1063896500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1063896500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1063896500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1063896500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.007242                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.007242                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.007242                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.007242                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 65656.411997                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 65656.411997                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 65656.411997                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 65656.411997                       # average overall mshr miss latency
system.cpu2.icache.replacements                 16204                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2220395                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2220395                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        17128                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        17128                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1128636000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1128636000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2237523                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2237523                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.007655                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.007655                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 65894.208314                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 65894.208314                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          924                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          924                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        16204                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        16204                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1063896500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1063896500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.007242                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.007242                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 65656.411997                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 65656.411997                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 401357288500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2299641                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            16236                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           141.638396                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          4491250                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         4491250                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 401357288500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13237877                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13237877                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13237877                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13237877                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     23973288                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      23973288                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     23973288                       # number of overall misses
system.cpu2.dcache.overall_misses::total     23973288                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 2065310751480                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 2065310751480                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 2065310751480                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 2065310751480                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     37211165                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     37211165                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     37211165                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     37211165                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.644250                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.644250                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.644250                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.644250                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 86150.500152                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 86150.500152                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 86150.500152                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 86150.500152                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs    675086017                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        82694                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs         13755030                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1170                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    49.079211                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    70.678632                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     15017400                       # number of writebacks
system.cpu2.dcache.writebacks::total         15017400                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      8955090                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      8955090                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      8955090                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      8955090                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data     15018198                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     15018198                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data     15018198                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     15018198                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 1482135473178                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 1482135473178                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 1482135473178                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 1482135473178                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.403594                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.403594                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.403594                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.403594                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 98689.301684                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 98689.301684                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 98689.301684                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 98689.301684                       # average overall mshr miss latency
system.cpu2.dcache.replacements              15017397                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     12445442                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       12445442                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     23474414                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     23474414                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 2031156136500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 2031156136500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     35919856                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     35919856                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.653522                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.653522                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 86526.383002                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 86526.383002                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      8538419                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      8538419                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data     14935995                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total     14935995                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 1475364489500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 1475364489500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.415814                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.415814                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 98779.123152                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 98779.123152                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       792435                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        792435                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       498874                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       498874                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  34154614980                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  34154614980                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1291309                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1291309                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.386332                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.386332                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 68463.409558                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 68463.409558                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       416671                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       416671                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        82203                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        82203                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   6770983678                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   6770983678                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.063659                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.063659                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 82369.058039                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 82369.058039                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         3064                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         3064                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          791                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          791                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     31008000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     31008000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         3855                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         3855                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.205188                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.205188                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 39201.011378                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 39201.011378                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          384                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          384                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          407                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          407                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      3501000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      3501000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.105577                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.105577                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  8601.965602                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8601.965602                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         1639                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1639                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1273                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1273                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      9023000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      9023000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         2912                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         2912                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.437157                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.437157                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7087.981147                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7087.981147                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1228                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1228                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      7968000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      7968000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.421703                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.421703                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6488.599349                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6488.599349                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1640500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1640500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1467500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1467500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1195                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1195                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data        10863                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total        10863                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data    491717000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total    491717000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data        12058                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total        12058                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.900896                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.900896                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 45265.304244                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 45265.304244                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data        10863                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total        10863                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data    480854000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total    480854000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.900896                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.900896                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 44265.304244                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 44265.304244                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 401357288500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.890588                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           28276024                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         15026823                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             1.881703                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.890588                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.996581                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.996581                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         89486776                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        89486776                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1708                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          855                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    9201252.046784                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   13391812.875523                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          855    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        10000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     70090500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            855                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   393490218000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   7867070500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 401357288500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2224388                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2224388                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2224388                       # number of overall hits
system.cpu3.icache.overall_hits::total        2224388                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        17385                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         17385                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        17385                       # number of overall misses
system.cpu3.icache.overall_misses::total        17385                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    975036500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    975036500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    975036500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    975036500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2241773                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2241773                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2241773                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2241773                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.007755                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.007755                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.007755                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.007755                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 56084.929537                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 56084.929537                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 56084.929537                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 56084.929537                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          431                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    43.100000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        16373                       # number of writebacks
system.cpu3.icache.writebacks::total            16373                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1012                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1012                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1012                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1012                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        16373                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        16373                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        16373                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        16373                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    909755000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    909755000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    909755000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    909755000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.007304                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.007304                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.007304                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.007304                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 55564.343737                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 55564.343737                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 55564.343737                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 55564.343737                       # average overall mshr miss latency
system.cpu3.icache.replacements                 16373                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2224388                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2224388                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        17385                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        17385                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    975036500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    975036500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2241773                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2241773                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.007755                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.007755                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 56084.929537                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 56084.929537                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1012                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1012                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        16373                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        16373                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    909755000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    909755000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.007304                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.007304                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 55564.343737                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 55564.343737                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 401357288500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2297636                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            16405                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           140.057056                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          4499919                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         4499919                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 401357288500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     13258699                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        13258699                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     13258699                       # number of overall hits
system.cpu3.dcache.overall_hits::total       13258699                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     23980773                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      23980773                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     23980773                       # number of overall misses
system.cpu3.dcache.overall_misses::total     23980773                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 2068140302807                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 2068140302807                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 2068140302807                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 2068140302807                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     37239472                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     37239472                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     37239472                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     37239472                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.643961                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.643961                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.643961                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.643961                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 86241.602921                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 86241.602921                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 86241.602921                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 86241.602921                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs    675145397                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        76641                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs         13746159                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1100                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    49.115204                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    69.673636                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks     15008699                       # number of writebacks
system.cpu3.dcache.writebacks::total         15008699                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      8970805                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      8970805                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      8970805                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      8970805                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data     15009968                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     15009968                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data     15009968                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     15009968                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 1481993431080                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 1481993431080                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 1481993431080                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 1481993431080                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.403066                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.403066                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.403066                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.403066                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 98733.950071                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 98733.950071                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 98733.950071                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 98733.950071                       # average overall mshr miss latency
system.cpu3.dcache.replacements              15008699                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     12446656                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       12446656                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     23502704                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     23502704                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 2035804909500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 2035804909500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     35949360                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     35949360                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.653773                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.653773                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 86620.029317                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 86620.029317                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      8575981                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      8575981                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data     14926723                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total     14926723                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 1475319481500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 1475319481500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.415215                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.415215                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 98837.466301                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 98837.466301                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       812043                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        812043                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       478069                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       478069                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  32335393307                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  32335393307                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1290112                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1290112                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.370564                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.370564                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 67637.502760                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 67637.502760                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       394824                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       394824                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        83245                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        83245                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   6673949580                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   6673949580                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.064525                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.064525                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 80172.377680                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 80172.377680                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         3293                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         3293                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          968                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          968                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     20757000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     20757000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         4261                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         4261                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.227177                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.227177                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 21443.181818                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 21443.181818                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          415                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          415                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          553                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          553                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      3513000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3513000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.129782                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.129782                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  6352.622061                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6352.622061                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         1542                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1542                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1490                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1490                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     10667500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     10667500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         3032                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         3032                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.491425                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.491425                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7159.395973                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7159.395973                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1424                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1424                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      9407500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      9407500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.469657                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.469657                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6606.390449                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6606.390449                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1487500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1487500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1323500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1323500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1132                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1132                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data        11024                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total        11024                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data    496340500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total    496340500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data        12156                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total        12156                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.906877                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.906877                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 45023.630261                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 45023.630261                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data        11024                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total        11024                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data    485316500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total    485316500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.906877                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.906877                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 44023.630261                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 44023.630261                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 401357288500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.900425                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           28289186                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         15018380                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             1.883638                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.900425                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.996888                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.996888                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         89536196                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        89536196                       # Number of data accesses
system.cpu0.numPwrStateTransitions                672                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          336                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    11316135.416667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   16196426.709109                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          336    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        22500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     52179500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            336                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   397555067000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3802221500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 401357288500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      2280209                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2280209                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2280209                       # number of overall hits
system.cpu0.icache.overall_hits::total        2280209                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        79900                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         79900                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        79900                       # number of overall misses
system.cpu0.icache.overall_misses::total        79900                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5875747000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5875747000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5875747000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5875747000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2360109                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2360109                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2360109                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2360109                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.033854                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.033854                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.033854                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.033854                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 73538.760951                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 73538.760951                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 73538.760951                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 73538.760951                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2695                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               77                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           35                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        74787                       # number of writebacks
system.cpu0.icache.writebacks::total            74787                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         5113                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5113                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         5113                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5113                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        74787                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        74787                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        74787                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        74787                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5520512500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5520512500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5520512500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5520512500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.031688                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.031688                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.031688                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.031688                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 73816.472114                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 73816.472114                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 73816.472114                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 73816.472114                       # average overall mshr miss latency
system.cpu0.icache.replacements                 74787                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2280209                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2280209                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        79900                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        79900                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5875747000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5875747000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2360109                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2360109                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.033854                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.033854                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 73538.760951                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 73538.760951                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         5113                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5113                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        74787                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        74787                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5520512500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5520512500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.031688                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.031688                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 73816.472114                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 73816.472114                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 401357288500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2355101                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            74819                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            31.477312                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          4795005                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         4795005                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 401357288500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     13617878                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        13617878                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     13617878                       # number of overall hits
system.cpu0.dcache.overall_hits::total       13617878                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     23960909                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      23960909                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     23960909                       # number of overall misses
system.cpu0.dcache.overall_misses::total     23960909                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2070459868673                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2070459868673                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2070459868673                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2070459868673                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     37578787                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     37578787                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     37578787                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     37578787                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.637618                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.637618                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.637618                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.637618                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 86409.904928                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 86409.904928                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 86409.904928                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 86409.904928                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    674566059                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        79586                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         13724781                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1159                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.149495                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    68.667817                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15028969                       # number of writebacks
system.cpu0.dcache.writebacks::total         15028969                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8932638                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8932638                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8932638                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8932638                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     15028271                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     15028271                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     15028271                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     15028271                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1481902304981                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1481902304981                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1481902304981                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1481902304981                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.399914                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.399914                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.399914                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.399914                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 98607.637897                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 98607.637897                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 98607.637897                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 98607.637897                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15028968                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     12708304                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       12708304                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     23426596                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     23426596                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2033791284500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2033791284500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     36134900                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     36134900                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.648309                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.648309                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 86815.484610                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 86815.484610                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8497779                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8497779                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     14928817                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     14928817                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1473792851500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1473792851500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.413141                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.413141                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 98721.342187                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 98721.342187                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       909574                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        909574                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       534313                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       534313                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  36668584173                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  36668584173                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1443887                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1443887                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.370052                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.370052                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 68627.535121                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 68627.535121                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       434859                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       434859                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        99454                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        99454                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   8109453481                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   8109453481                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.068879                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.068879                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 81539.741800                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 81539.741800                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3801                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3801                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          914                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          914                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     29695500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     29695500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4715                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4715                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.193849                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.193849                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 32489.606127                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 32489.606127                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          794                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          794                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          120                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          120                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       930500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       930500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.025451                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.025451                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  7754.166667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7754.166667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2843                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2843                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1179                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1179                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      8176000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      8176000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.293138                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.293138                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6934.690416                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6934.690416                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1154                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1154                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      7049000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      7049000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.286922                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.286922                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6108.318891                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6108.318891                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       209500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       209500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       182500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       182500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2054                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2054                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        10681                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        10681                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    488208000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    488208000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        12735                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        12735                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.838712                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.838712                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 45708.079768                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 45708.079768                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        10681                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        10681                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    477527000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    477527000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.838712                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.838712                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 44708.079768                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 44708.079768                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 401357288500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.964231                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           28668838                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15035467                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             1.906747                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.964231                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998882                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998882                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         90235954                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        90235954                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 401357288500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               10319                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1227429                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6239                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1215993                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                5428                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data             1214665                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                6971                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data             1212738                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4899782                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              10319                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1227429                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6239                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1215993                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               5428                       # number of overall hits
system.l2.overall_hits::.cpu2.data            1214665                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               6971                       # number of overall hits
system.l2.overall_hits::.cpu3.data            1212738                       # number of overall hits
system.l2.overall_hits::total                 4899782                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             64469                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          13797553                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             10121                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          13794950                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             10776                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data          13802876                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              9402                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data          13794812                       # number of demand (read+write) misses
system.l2.demand_misses::total               55284959                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            64469                       # number of overall misses
system.l2.overall_misses::.cpu0.data         13797553                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            10121                       # number of overall misses
system.l2.overall_misses::.cpu1.data         13794950                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            10776                       # number of overall misses
system.l2.overall_misses::.cpu2.data         13802876                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             9402                       # number of overall misses
system.l2.overall_misses::.cpu3.data         13794812                       # number of overall misses
system.l2.overall_misses::total              55284959                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5283560500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1437885507412                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    870386500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1438370226417                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    972760500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 1438324740914                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    800841000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 1438220280903                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     5760728304146                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5283560500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1437885507412                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    870386500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1438370226417                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    972760500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 1438324740914                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    800841000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 1438220280903                       # number of overall miss cycles
system.l2.overall_miss_latency::total    5760728304146                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           74788                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        15024982                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           16360                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        15010943                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           16204                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data        15017541                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           16373                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data        15007550                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             60184741                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          74788                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       15024982                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          16360                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       15010943                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          16204                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data       15017541                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          16373                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data       15007550                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            60184741                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.862023                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.918307                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.618643                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.918993                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.665021                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.919117                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.574238                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.919191                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.918588                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.862023                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.918307                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.618643                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.918993                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.665021                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.919117                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.574238                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.919191                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.918588                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81955.055918                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 104213.080929                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85998.073313                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104267.882552                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90271.018931                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 104204.713635                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 85177.728143                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 104258.055920                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104200.643509                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81955.055918                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 104213.080929                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85998.073313                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104267.882552                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90271.018931                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 104204.713635                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 85177.728143                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 104258.055920                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104200.643509                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              728467                       # number of writebacks
system.l2.writebacks::total                    728467                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            318                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         270027                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           2319                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         269404                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           2105                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         264829                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           2048                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         264626                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1075676                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           318                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        270027                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          2319                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        269404                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          2105                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        264829                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          2048                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        264626                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1075676                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        64151                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     13527526                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7802                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     13525546                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         8671                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data     13538047                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         7354                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data     13530186                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          54209283                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        64151                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     13527526                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7802                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     13525546                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         8671                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data     13538047                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         7354                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data     13530186                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         54209283                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4625004521                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1286622296942                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    632901002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1287216240453                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    737026000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 1287321381947                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    587319501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 1287307423935                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 5155049594301                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4625004521                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1286622296942                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    632901002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1287216240453                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    737026000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 1287321381947                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    587319501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 1287307423935                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 5155049594301                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.857771                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.900336                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.476895                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.901046                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.535115                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.901482                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.449154                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.901559                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.900715                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.857771                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.900336                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.476895                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.901046                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.535115                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.901482                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.449154                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.901559                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.900715                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72095.595096                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 95111.426653                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81120.354012                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 95169.262701                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 84998.962057                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 95089.150004                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 79863.951727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 95143.364913                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 95095.328863                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72095.595096                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 95111.426653                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81120.354012                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 95169.262701                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 84998.962057                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 95089.150004                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 79863.951727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 95143.364913                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95095.328863                       # average overall mshr miss latency
system.l2.replacements                      103553186                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       913766                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           913766                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       913766                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       913766                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     51091412                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         51091412                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     51091412                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     51091412                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data             302                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             328                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             391                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             290                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1311                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           728                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           575                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           478                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           529                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2310                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      9124000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      4868500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data      4605000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data      4172500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     22770000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         1030                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          903                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          869                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          819                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3621                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.706796                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.636766                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.550058                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.645910                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.637945                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 12532.967033                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  8466.956522                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  9633.891213                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  7887.523629                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  9857.142857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data           12                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            7                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              28                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          725                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          569                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          466                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          522                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2282                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     14381000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     11394499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      9635499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     10572000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     45982998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.703883                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.630122                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.536249                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.637363                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.630213                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19835.862069                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20025.481547                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20677.036481                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20252.873563                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20150.305872                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data           141                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           182                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           123                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                446                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          121                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          116                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           98                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          146                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              481                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       424000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       536500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       856500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       903000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2720000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          121                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          257                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          280                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          269                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            927                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.451362                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.350000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.542751                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.518878                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3504.132231                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data         4625                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  8739.795918                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  6184.931507                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5654.885655                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          117                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          116                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           97                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          145                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          475                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      2517997                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2344999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      2036500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      2939495                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      9838991                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.966942                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.451362                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.346429                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.539033                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.512406                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21521.341880                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20215.508621                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20994.845361                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20272.379310                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20713.665263                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            27514                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            26021                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            25655                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            26010                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                105200                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          75783                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          62270                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          62237                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          62285                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              262575                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   7911283000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   6741924000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   6648039000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   6550221500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   27851467500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       103297                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        88291                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        87892                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        88295                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            367775                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.733642                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.705281                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.708108                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.705419                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.713956                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 104393.901007                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 108269.214710                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 106818.114626                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 105165.312676                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106070.522708                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu1.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        75783                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        62269                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        62236                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        62285                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         262573                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   7153452501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   6119166500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   6025654500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   5927371500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  25225645001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.733642                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.705270                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.708096                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.705419                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.713950                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 94393.894422                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98269.869437                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 96819.437303                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 95165.312676                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96070.978360                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         10319                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6239                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          5428                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          6971                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              28957                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        64469                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        10121                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        10776                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         9402                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            94768                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5283560500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    870386500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    972760500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    800841000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7927548500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        74788                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        16360                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        16204                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        16373                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         123725                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.862023                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.618643                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.665021                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.574238                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.765957                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81955.055918                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85998.073313                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90271.018931                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 85177.728143                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83652.166343                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          318                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         2319                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         2105                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         2048                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          6790                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        64151                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7802                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         8671                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         7354                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        87978                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4625004521                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    632901002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    737026000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    587319501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6582251024                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.857771                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.476895                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.535115                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.449154                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.711077                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72095.595096                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81120.354012                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 84998.962057                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 79863.951727                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74817.011344                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1199915                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1189972                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data      1189010                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data      1186728                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4765625                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     13721770                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     13732680                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data     13740639                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data     13732527                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        54927616                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1429974224412                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1431628302417                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 1431676701914                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 1431670059403                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 5724949288146                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     14921685                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     14922652                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data     14929649                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data     14919255                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      59693241                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.919586                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.920257                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.920359                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.920457                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.920165                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 104212.082291                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 104249.738756                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 104192.876468                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 104253.940983                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104227.157577                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       270027                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       269403                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       264828                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       264626                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      1068884                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     13451743                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     13463277                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data     13475811                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data     13467901                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     53858732                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1279468844441                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1281097073953                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 1281295727447                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 1281380052435                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 5123241698276                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.901490                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.902204                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.902621                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.902719                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.902258                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 95115.469010                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 95154.922086                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 95081.158933                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 95143.263411                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95123.696902                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 401357288500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   111116946                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 103553250                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.073042                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.371868                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.308720                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.121093                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.019441                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.026197                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.020668                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        8.058085                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.018193                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        8.055734                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.490185                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.004824                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.126892                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000304                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.125409                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000323                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.125908                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000284                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.125871                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1001109018                       # Number of tag accesses
system.l2.tags.data_accesses               1001109018                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 401357288500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4105664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     865760896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        499328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     865632768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        554944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     866433472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        470656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     865925952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         3469383680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4105664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       499328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       554944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       470656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5630592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     46621888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        46621888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          64151                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       13527514                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7802                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       13525512                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           8671                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data       13538023                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           7354                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data       13530093                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            54209120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       728467                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             728467                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         10229449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2157082781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1244098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       2156763544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          1382668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       2158758535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          1172661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       2157494025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            8644127762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     10229449                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1244098                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      1382668                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      1172661                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14028877                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      116160562                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            116160562                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      116160562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        10229449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2157082781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1244098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      2156763544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         1382668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      2158758535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         1172661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      2157494025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           8760288324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    372686.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     64152.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  13434155.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7802.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  13433503.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      8671.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples  13447769.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      7354.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples  13438992.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001685015750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        23268                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        23268                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            80607601                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             351965                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    54209121                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     728467                       # Number of write requests accepted
system.mem_ctrls.readBursts                  54209121                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   728467                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 366723                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                355781                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1781367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            328983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            359678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            314414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            372785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            355640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            383152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            389219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           5283953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           6437009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          6792262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          6018060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          5953455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          6505810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          5556343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          7010268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             14068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             22249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             33408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             42463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             52237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             39865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            29378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            18576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            18576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            18436                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.83                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1889308396018                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               269211990000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2898853358518                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     35089.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53839.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 46558825                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  334227                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.68                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              54209121                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               728467                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  167148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  349148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1036845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2889809                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 6472121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                11444493                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 8521704                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 6013034                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 5365599                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 4747159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                3593850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                2224910                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 604539                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 273194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  99203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  39615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  18823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  20700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  24551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  25483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  25456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  25472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  25596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7322025                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    473.880744                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   267.496693                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   415.796901                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2294170     31.33%     31.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1126194     15.38%     46.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       510038      6.97%     53.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       341459      4.66%     58.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       261960      3.58%     61.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       214488      2.93%     64.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       173082      2.36%     67.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       147121      2.01%     69.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      2253513     30.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7322025                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        23268                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2314.008338                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    460.802042                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2447.206107                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         11957     51.39%     51.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           22      0.09%     51.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           16      0.07%     51.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047           64      0.28%     51.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559          204      0.88%     52.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071          529      2.27%     54.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583          967      4.16%     59.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095         1574      6.76%     65.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607         2039      8.76%     74.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119         1976      8.49%     83.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631         1602      6.88%     90.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143         1235      5.31%     95.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655          573      2.46%     97.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167          277      1.19%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679          175      0.75%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191           45      0.19%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703           12      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         23268                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        23268                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.016718                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.015662                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.192980                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            23071     99.15%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               47      0.20%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              116      0.50%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               26      0.11%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         23268                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             3445913472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                23470272                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23851328                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              3469383744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             46621888                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      8585.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        59.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   8644.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    116.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        67.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    67.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  401357368500                       # Total gap between requests
system.mem_ctrls.avgGap                       7305.70                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4105728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    859785920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       499328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    859744192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       554944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    860657216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       470656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    860095488                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23851328                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 10229608.674466615543                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2142195855.501450538635                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1244098.498537668725                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 2142091888.285217761993                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 1382668.300540903118                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 2144366729.246527671814                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 1172660.902107923059                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 2142967158.300402879715                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 59426672.153232865036                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        64152                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     13527514                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7802                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     13525512                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         8671                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data     13538023                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         7354                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data     13530093                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       728467                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1970114000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 723606910001                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    305671500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 724286509750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    373499500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 723857950513                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    278940500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 724173762754                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 10012021878000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30710.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     53491.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39178.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     53549.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     43074.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     53468.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     37930.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     53523.19                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13743960.78                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          46194150660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          24552780945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        353838122400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1180649160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     31682848080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     182291513040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        612556320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       640352620605                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1595.467776                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    172069750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13402220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 387782998750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6085086420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3234303930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         30596592180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          764724780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     31682848080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     177345505050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4777615680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       254486676120                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        634.065167                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10783906750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13402220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 377171161750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1748                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          875                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9056085.714286                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   12920070.627542                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          875    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        14500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     70057500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            875                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   393433213500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   7924075000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 401357288500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2221905                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2221905                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2221905                       # number of overall hits
system.cpu1.icache.overall_hits::total        2221905                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        17399                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         17399                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        17399                       # number of overall misses
system.cpu1.icache.overall_misses::total        17399                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1037311000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1037311000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1037311000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1037311000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2239304                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2239304                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2239304                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2239304                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007770                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007770                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007770                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007770                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 59619.001092                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 59619.001092                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 59619.001092                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 59619.001092                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          355                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    32.272727                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        16360                       # number of writebacks
system.cpu1.icache.writebacks::total            16360                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1039                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1039                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1039                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1039                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        16360                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        16360                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        16360                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        16360                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    971204500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    971204500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    971204500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    971204500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.007306                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.007306                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.007306                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.007306                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 59364.578240                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 59364.578240                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 59364.578240                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 59364.578240                       # average overall mshr miss latency
system.cpu1.icache.replacements                 16360                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2221905                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2221905                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        17399                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        17399                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1037311000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1037311000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2239304                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2239304                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007770                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007770                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 59619.001092                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 59619.001092                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1039                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1039                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        16360                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        16360                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    971204500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    971204500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.007306                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.007306                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 59364.578240                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 59364.578240                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 401357288500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2294869                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            16392                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           139.999329                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          4494968                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         4494968                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 401357288500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13362667                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13362667                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13362667                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13362667                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     23832358                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      23832358                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     23832358                       # number of overall misses
system.cpu1.dcache.overall_misses::total     23832358                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 2059779142300                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 2059779142300                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 2059779142300                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 2059779142300                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     37195025                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     37195025                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     37195025                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     37195025                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.640740                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.640740                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.640740                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.640740                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 86427.836570                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 86427.836570                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 86427.836570                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 86427.836570                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    675901690                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        76876                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         13750699                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1151                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    49.153988                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    66.790617                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     15011348                       # number of writebacks
system.cpu1.dcache.writebacks::total         15011348                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      8820097                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      8820097                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      8820097                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      8820097                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     15012261                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     15012261                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     15012261                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     15012261                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1482193931956                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1482193931956                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1482193931956                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1482193931956                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.403609                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.403609                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.403609                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.403609                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 98732.225076                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 98732.225076                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 98732.225076                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 98732.225076                       # average overall mshr miss latency
system.cpu1.dcache.replacements              15011346                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     12532991                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       12532991                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     23368889                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     23368889                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 2028338764000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 2028338764000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     35901880                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     35901880                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.650910                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.650910                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 86796.542360                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 86796.542360                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      8439395                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      8439395                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     14929494                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     14929494                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1475326202000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1475326202000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.415842                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.415842                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 98819.571648                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 98819.571648                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       829676                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        829676                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       463469                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       463469                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  31440378300                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  31440378300                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1293145                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1293145                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.358405                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.358405                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 67837.068499                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 67837.068499                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       380702                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       380702                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        82767                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        82767                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   6867729956                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   6867729956                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.064004                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.064004                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 82976.668914                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 82976.668914                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         3275                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3275                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          842                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          842                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     22317500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     22317500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         4117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         4117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.204518                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.204518                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26505.344418                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26505.344418                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          324                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          324                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          518                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          518                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2765000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2765000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.125820                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.125820                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  5337.837838                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5337.837838                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         1456                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1456                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1471                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1471                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      9534500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      9534500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         2927                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2927                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.502562                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.502562                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6481.645139                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6481.645139                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1394                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1394                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      8359500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      8359500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.476256                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.476256                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5996.771879                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5996.771879                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2211500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2211500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1992500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1992500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1077                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1077                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        11147                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        11147                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    496599500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    496599500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        12224                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        12224                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.911895                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.911895                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 44550.058312                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 44550.058312                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        11147                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        11147                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    485452500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    485452500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.911895                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.911895                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 43550.058312                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 43550.058312                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 401357288500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.896686                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           28395311                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         15020996                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             1.890375                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.896686                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.996771                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.996771                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         89449551                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        89449551                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 401357288500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          59845873                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           15                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1642233                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     59276366                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       102824719                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           13472                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4617                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          18089                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          583                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          583                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           378810                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          378810                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        123725                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     59722165                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       224362                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     45095418                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        49080                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     45048879                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        48612                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     45066897                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        49119                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     45040424                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             180622791                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9572736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1923452736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2094080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1921426496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2074112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   1922235968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2095744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side   1921039872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7703991744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       103607269                       # Total snoops (count)
system.tol2bus.snoopTraffic                  49216576                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        163796977                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.423173                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.576698                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              101195228     61.78%     61.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1               56395362     34.43%     96.21% # Request fanout histogram
system.tol2bus.snoop_fanout::2                5727524      3.50%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 451358      0.28%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  27505      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          163796977                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       120407553751                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             30.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       22688699883                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             5.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          25401207                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       22676040129                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          25616730                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22704370160                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         112410435                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       22682366470                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          25727522                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
