[
    {
        "name": "MC1_DIV2",
        "type": "MISCS_MIC_IO_LR_CORNER_UR",
        "y": 0,
        "x": 34,
        "xoff": 0,
        "yoff": 0,
        "map_wire_arc": 0,
        "remap": 1,
        "pll_info": 0,
        "cnt": 1,
        "expr": [
            "A"
        ],
        "rpn": [
            "A"
        ],
        "data": {
            "A": "MEMORY(CLKDIV,DIV,1)"
        }
    },
    {
        "name": "MC1_DIV_EN",
        "type": "MISCS_MIC_IO_LR_CORNER_UR",
        "y": 0,
        "x": 39,
        "xoff": 0,
        "yoff": 0,
        "map_wire_arc": 0,
        "remap": 1,
        "pll_info": 0,
        "cnt": 1,
        "expr": [
            "A"
        ],
        "rpn": [
            "A"
        ],
        "data": {
            "A": "COMP(CLKDIV)"
        }
    },
    {
        "name": "MC1_DIV_SRC",
        "type": "MISCS_MIC_IO_LR_CORNER_UR",
        "y": 0,
        "x": 50,
        "xoff": 0,
        "yoff": 0,
        "map_wire_arc": 1,
        "remap": 1,
        "pll_info": 0,
        "cnt": 1,
        "expr": [
            "A"
        ],
        "rpn": [
            "A"
        ],
        "data": {
            "A": "ARCVAL(CLKDIVMUX5OUT,CLKDIVMUX5IN1)"
        }
    },
    {
        "name": "MC1_GSRN_DIS",
        "type": "MISCS_MIC_IO_LR_CORNER_UR",
        "y": 0,
        "x": 36,
        "xoff": 0,
        "yoff": 0,
        "map_wire_arc": 0,
        "remap": 1,
        "pll_info": 0,
        "cnt": 1,
        "expr": [
            "A"
        ],
        "rpn": [
            "A"
        ],
        "data": {
            "A": "PROPERTY(CLKDIV.GSR,DISABLE)"
        }
    },
    {
        "name": "MC1_SEL_5",
        "type": "MISCS_MIC_IO_LR_CORNER_UR",
        "y": 0,
        "x": 44,
        "xoff": 0,
        "yoff": 0,
        "map_wire_arc": 0,
        "remap": 1,
        "pll_info": 0,
        "cnt": 1,
        "expr": [
            "FALSE"
        ],
        "rpn": [
            "FALSE"
        ],
        "data": {
            "A": "FALSE"
        }
    },
    {
        "name": "MC1_SEL_4",
        "type": "MISCS_MIC_IO_LR_CORNER_UR",
        "y": 0,
        "x": 51,
        "xoff": 0,
        "yoff": 0,
        "map_wire_arc": 0,
        "remap": 1,
        "pll_info": 0,
        "cnt": 1,
        "expr": [
            "FALSE"
        ],
        "rpn": [
            "FALSE"
        ],
        "data": {
            "A": "FALSE"
        }
    },
    {
        "name": "MC1_SEL_3",
        "type": "MISCS_MIC_IO_LR_CORNER_UR",
        "y": 0,
        "x": 49,
        "xoff": 0,
        "yoff": 0,
        "map_wire_arc": 0,
        "remap": 1,
        "pll_info": 0,
        "cnt": 1,
        "expr": [
            "FALSE"
        ],
        "rpn": [
            "FALSE"
        ],
        "data": {
            "A": "FALSE"
        }
    },
    {
        "name": "MC1_SEL_2",
        "type": "MISCS_MIC_IO_LR_CORNER_UR",
        "y": 0,
        "x": 42,
        "xoff": 0,
        "yoff": 0,
        "map_wire_arc": 0,
        "remap": 1,
        "pll_info": 0,
        "cnt": 1,
        "expr": [
            "FALSE"
        ],
        "rpn": [
            "FALSE"
        ],
        "data": {
            "A": "FALSE"
        }
    },
    {
        "name": "MC1_SEL_1",
        "type": "MISCS_MIC_IO_LR_CORNER_UR",
        "y": 0,
        "x": 47,
        "xoff": 0,
        "yoff": 0,
        "map_wire_arc": 0,
        "remap": 1,
        "pll_info": 0,
        "cnt": 1,
        "expr": [
            "FALSE"
        ],
        "rpn": [
            "FALSE"
        ],
        "data": {
            "A": "FALSE"
        }
    },
    {
        "name": "MC1_SEL_0",
        "type": "MISCS_MIC_IO_LR_CORNER_UR",
        "y": 0,
        "x": 48,
        "xoff": 0,
        "yoff": 0,
        "map_wire_arc": 0,
        "remap": 1,
        "pll_info": 0,
        "cnt": 1,
        "expr": [
            "FALSE"
        ],
        "rpn": [
            "FALSE"
        ],
        "data": {
            "A": "FALSE"
        }
    },
    {
        "name": "MC1_SLCL_N_1",
        "type": "MISCS_MIC_IO_LR_CORNER_UR",
        "y": 0,
        "x": 53,
        "xoff": 0,
        "yoff": 0,
        "map_wire_arc": 0,
        "remap": 1,
        "pll_info": 0,
        "cnt": 1,
        "expr": [
            "FALSE"
        ],
        "rpn": [
            "FALSE"
        ],
        "data": {
            "A": "FALSE"
        }
    },
    {
        "name": "MC1_SLCL_N_0",
        "type": "MISCS_MIC_IO_LR_CORNER_UR",
        "y": 0,
        "x": 45,
        "xoff": 0,
        "yoff": 0,
        "map_wire_arc": 0,
        "remap": 1,
        "pll_info": 0,
        "cnt": 1,
        "expr": [
            "FALSE"
        ],
        "rpn": [
            "FALSE"
        ],
        "data": {
            "A": "FALSE"
        }
    },
    {
        "name": "MC1_STOP_1",
        "type": "MISCS_MIC_IO_LR_CORNER_UR",
        "y": 0,
        "x": 52,
        "xoff": 0,
        "yoff": 0,
        "map_wire_arc": 0,
        "remap": 1,
        "pll_info": 0,
        "cnt": 1,
        "expr": [
            "FALSE"
        ],
        "rpn": [
            "FALSE"
        ],
        "data": {
            "A": "FALSE"
        }
    },
    {
        "name": "MC1_STOP_0",
        "type": "MISCS_MIC_IO_LR_CORNER_UR",
        "y": 0,
        "x": 40,
        "xoff": 0,
        "yoff": 0,
        "map_wire_arc": 0,
        "remap": 1,
        "pll_info": 0,
        "cnt": 1,
        "expr": [
            "FALSE"
        ],
        "rpn": [
            "FALSE"
        ],
        "data": {
            "A": "FALSE"
        }
    }
]