==============================================================
File generated on Wed Jun 05 11:50:58 CEST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3.1 (64-bit)
SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Jun 05 11:53:37 CEST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3.1 (64-bit)
SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sum_io.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 451.086 ; gain = 6.277 ; free physical = 59588 ; free virtual = 63491
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 451.086 ; gain = 6.277 ; free physical = 59588 ; free virtual = 63491
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 451.086 ; gain = 6.277 ; free physical = 59583 ; free virtual = 63490
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 451.086 ; gain = 6.277 ; free physical = 59584 ; free virtual = 63492
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 578.953 ; gain = 134.145 ; free physical = 59565 ; free virtual = 63473
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 578.953 ; gain = 134.145 ; free physical = 59572 ; free virtual = 63480
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sum_io' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sum_io' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.51 seconds; current allocated memory: 60.696 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 60.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sum_io' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sum_io/in1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum_io/in2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum_io/sum' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sum_io' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sum_io'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 60.914 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 578.953 ; gain = 134.145 ; free physical = 59560 ; free virtual = 63474
INFO: [SYSC 207-301] Generating SystemC RTL for sum_io.
INFO: [VHDL 208-304] Generating VHDL RTL for sum_io.
INFO: [VLOG 209-307] Generating Verilog RTL for sum_io.
INFO: [HLS 200-10] Opening and resetting solution '/home/amiri/Documents/Snippets/HLS/sum_io/proj_sum_io/solution2'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated on Wed Jun 05 11:55:18 CEST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3.1 (64-bit)
SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sum_io.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 451.086 ; gain = 6.277 ; free physical = 59533 ; free virtual = 63449
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 451.086 ; gain = 6.277 ; free physical = 59533 ; free virtual = 63449
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 451.086 ; gain = 6.277 ; free physical = 59533 ; free virtual = 63449
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 451.086 ; gain = 6.277 ; free physical = 59533 ; free virtual = 63449
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 578.953 ; gain = 134.145 ; free physical = 59515 ; free virtual = 63430
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 578.953 ; gain = 134.145 ; free physical = 59521 ; free virtual = 63437
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sum_io' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sum_io' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.13 seconds; current allocated memory: 60.700 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 60.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sum_io' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sum_io/in1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum_io/in2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum_io/sum' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sum_io' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sum_io'.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 60.901 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 578.953 ; gain = 134.145 ; free physical = 59516 ; free virtual = 63433
INFO: [SYSC 207-301] Generating SystemC RTL for sum_io.
INFO: [VHDL 208-304] Generating VHDL RTL for sum_io.
INFO: [VLOG 209-307] Generating Verilog RTL for sum_io.
INFO: [HLS 200-10] Opening and resetting solution '/home/amiri/Documents/Snippets/HLS/sum_io/proj_sum_io/solution2'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated on Wed Jun 05 11:58:08 CEST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3.1 (64-bit)
SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sum_io.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 451.090 ; gain = 6.277 ; free physical = 59447 ; free virtual = 63363
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 451.090 ; gain = 6.277 ; free physical = 59447 ; free virtual = 63363
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 451.090 ; gain = 6.277 ; free physical = 59446 ; free virtual = 63362
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 451.090 ; gain = 6.277 ; free physical = 59445 ; free virtual = 63362
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 578.957 ; gain = 134.145 ; free physical = 59427 ; free virtual = 63343
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 578.957 ; gain = 134.145 ; free physical = 59434 ; free virtual = 63351
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sum_io' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sum_io' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.07 seconds; current allocated memory: 60.700 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 60.757 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sum_io' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sum_io/in1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum_io/in2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum_io/sum' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sum_io' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sum_io'.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 60.901 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 578.957 ; gain = 134.145 ; free physical = 59429 ; free virtual = 63346
INFO: [SYSC 207-301] Generating SystemC RTL for sum_io.
INFO: [VHDL 208-304] Generating VHDL RTL for sum_io.
INFO: [VLOG 209-307] Generating Verilog RTL for sum_io.
INFO: [HLS 200-10] Opening and resetting solution '/home/amiri/Documents/Snippets/HLS/sum_io/proj_sum_io/solution2'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated on Wed Jun 05 12:00:26 CEST 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3.1 (64-bit)
SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sum_io.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 451.090 ; gain = 6.277 ; free physical = 59348 ; free virtual = 63293
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 451.090 ; gain = 6.277 ; free physical = 59348 ; free virtual = 63293
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 451.090 ; gain = 6.277 ; free physical = 59348 ; free virtual = 63293
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 451.090 ; gain = 6.277 ; free physical = 59348 ; free virtual = 63292
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 578.957 ; gain = 134.145 ; free physical = 59329 ; free virtual = 63274
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 578.957 ; gain = 134.145 ; free physical = 59336 ; free virtual = 63281
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sum_io' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sum_io' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.2 seconds; current allocated memory: 60.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 60.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sum_io' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sum_io/in1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum_io/in2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum_io/sum' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sum_io' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sum_io'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 60.902 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 578.957 ; gain = 134.145 ; free physical = 59331 ; free virtual = 63277
INFO: [SYSC 207-301] Generating SystemC RTL for sum_io.
INFO: [VHDL 208-304] Generating VHDL RTL for sum_io.
INFO: [VLOG 209-307] Generating Verilog RTL for sum_io.
INFO: [HLS 200-10] Opening and resetting solution '/home/amiri/Documents/Snippets/HLS/sum_io/proj_sum_io/solution2'.
INFO: [HLS 200-10] Cleaning up the solution database.
