# Half-Adder-and-Half-Subtractor-in-Verilog-
Verilog Code and Testbench for implementation of Half Adder and Half Subtractor using Gate, Dataflow, Behavioral Level Modelling.

# Truth Table for Half Adder 

| A | B | Sum | Carry |
| - | - | --- | ----- |
| 0 | 0 | 0   | 0     |
| 0 | 1 | 1   | 0     |
| 1 | 0 | 1   | 0     |
| 1 | 1 | 0   | 1     |

# Truth Table for Half Subtractor 

| A | B | Difference | Borrow |
| - | - | ---------  | ------ |
| 0 | 0 | 0          | 0      |
| 0 | 1 | 1          | 1      |
| 1 | 0 | 1          | 0      |
| 1 | 1 | 0          | 0      |

# Tool Used
- Vivado
