{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 13 17:56:23 2013 " "Info: Processing started: Wed Mar 13 17:56:23 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MCU8951 -c MCU8951 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MCU8951 -c MCU8951 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "21 " "Warning: Found 21 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 1958 78 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[7\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[7\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 1958 78 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 1958 78 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[6\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[6\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 1958 78 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 1958 78 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 1958 78 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 1958 78 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 1958 78 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|Q\[2\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|Q\[2\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 1988 27 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|Q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|Q\[3\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|Q\[3\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 1988 27 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|Q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|Q\[0\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|Q\[0\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 1988 27 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|Q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_Core:inst\|SCHKT:inst\|CLKA~59 " "Info: Detected gated clock \"CPU_Core:inst\|SCHKT:inst\|CLKA~59\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 185 27 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|CLKA~59" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_Core:inst\|SCHKT:inst\|CLKA~60 " "Info: Detected gated clock \"CPU_Core:inst\|SCHKT:inst\|CLKA~60\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 200 27 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|CLKA~60" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[9\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[9\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 1958 78 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[8\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[8\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 1958 78 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_Core:inst\|SCHKT:inst\|CLKA~61 " "Info: Detected gated clock \"CPU_Core:inst\|SCHKT:inst\|CLKA~61\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 206 27 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|CLKA~61" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|Q\[4\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|Q\[4\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 1988 27 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|Q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_Core:inst\|SCHKT:inst\|A1~22 " "Info: Detected gated clock \"CPU_Core:inst\|SCHKT:inst\|A1~22\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 121 25 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|A1~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|Q\[1\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|Q\[1\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 1988 27 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|Q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|Q\[5\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|Q\[5\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 1988 27 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|Q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_Core:inst\|SCHKT:inst\|A1 " "Info: Detected gated clock \"CPU_Core:inst\|SCHKT:inst\|A1\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 122 22 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|A1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll50:inst17\|altpll:altpll_component\|_clk0 register CPU_Core:inst\|SCHKT:inst\|ENA register CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN 29.956 ns " "Info: Slack time is 29.956 ns for clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" between source register \"CPU_Core:inst\|SCHKT:inst\|ENA\" and destination register \"CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "49.89 MHz 20.044 ns " "Info: Fmax is 49.89 MHz (period= 20.044 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "46.655 ns + Largest register register " "Info: + Largest register to register requirement is 46.655 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "50.000 ns + " "Info: + Setup relationship between source and destination is 50.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 48.115 ns " "Info: + Latch edge is 48.115 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll50:inst17\|altpll:altpll_component\|_clk0 50.000 ns -1.885 ns  50 " "Info: Clock period of Destination clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" is 50.000 ns with  offset of -1.885 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -1.885 ns " "Info: - Launch edge is -1.885 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll50:inst17\|altpll:altpll_component\|_clk0 50.000 ns -1.885 ns  50 " "Info: Clock period of Source clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" is 50.000 ns with  offset of -1.885 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.084 ns + Largest " "Info: + Largest clock skew is -3.084 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll50:inst17\|altpll:altpll_component\|_clk0 destination 2.385 ns + Shortest register " "Info: + Shortest clock path from clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" to destination register is 2.385 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll50:inst17\|altpll:altpll_component\|_clk0 1 CLK PLL_1 616 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 616; CLK Node = 'pll50:inst17\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll50:inst17|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.674 ns) + CELL(0.711 ns) 2.385 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN 2 REG LC_X26_Y10_N9 5 " "Info: 2: + IC(1.674 ns) + CELL(0.711 ns) = 2.385 ns; Loc. = LC_X26_Y10_N9; Fanout = 5; REG Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.385 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 1674 47 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns ( 29.81 % ) " "Info: Total cell delay = 0.711 ns ( 29.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.674 ns ( 70.19 % ) " "Info: Total interconnect delay = 1.674 ns ( 70.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.385 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.385 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN {} } { 0.000ns 1.674ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll50:inst17\|altpll:altpll_component\|_clk0 source 5.469 ns - Longest register " "Info: - Longest clock path from clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" to source register is 5.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll50:inst17\|altpll:altpll_component\|_clk0 1 CLK PLL_1 616 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 616; CLK Node = 'pll50:inst17\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll50:inst17|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.641 ns) + CELL(0.935 ns) 2.576 ns CPU_Core:inst\|SCHKT:inst\|Q\[2\] 2 REG LC_X20_Y8_N7 12 " "Info: 2: + IC(1.641 ns) + CELL(0.935 ns) = 2.576 ns; Loc. = LC_X20_Y8_N7; Fanout = 12; REG Node = 'CPU_Core:inst\|SCHKT:inst\|Q\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.576 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|Q[2] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 1988 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.525 ns) + CELL(0.590 ns) 3.691 ns CPU_Core:inst\|SCHKT:inst\|A1~22 3 COMB LC_X20_Y8_N1 1 " "Info: 3: + IC(0.525 ns) + CELL(0.590 ns) = 3.691 ns; Loc. = LC_X20_Y8_N1; Fanout = 1; COMB Node = 'CPU_Core:inst\|SCHKT:inst\|A1~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { CPU_Core:inst|SCHKT:inst|Q[2] CPU_Core:inst|SCHKT:inst|A1~22 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 121 25 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 3.987 ns CPU_Core:inst\|SCHKT:inst\|A1 4 COMB LC_X20_Y8_N2 1 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 3.987 ns; Loc. = LC_X20_Y8_N2; Fanout = 1; COMB Node = 'CPU_Core:inst\|SCHKT:inst\|A1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { CPU_Core:inst|SCHKT:inst|A1~22 CPU_Core:inst|SCHKT:inst|A1 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 122 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.711 ns) 5.469 ns CPU_Core:inst\|SCHKT:inst\|ENA 5 REG LC_X21_Y8_N6 188 " "Info: 5: + IC(0.771 ns) + CELL(0.711 ns) = 5.469 ns; Loc. = LC_X21_Y8_N6; Fanout = 188; REG Node = 'CPU_Core:inst\|SCHKT:inst\|ENA'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { CPU_Core:inst|SCHKT:inst|A1 CPU_Core:inst|SCHKT:inst|ENA } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 229 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.350 ns ( 42.97 % ) " "Info: Total cell delay = 2.350 ns ( 42.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.119 ns ( 57.03 % ) " "Info: Total interconnect delay = 3.119 ns ( 57.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.469 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|Q[2] CPU_Core:inst|SCHKT:inst|A1~22 CPU_Core:inst|SCHKT:inst|A1 CPU_Core:inst|SCHKT:inst|ENA } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.469 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|Q[2] {} CPU_Core:inst|SCHKT:inst|A1~22 {} CPU_Core:inst|SCHKT:inst|A1 {} CPU_Core:inst|SCHKT:inst|ENA {} } { 0.000ns 1.641ns 0.525ns 0.182ns 0.771ns } { 0.000ns 0.935ns 0.590ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.385 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.385 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN {} } { 0.000ns 1.674ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.469 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|Q[2] CPU_Core:inst|SCHKT:inst|A1~22 CPU_Core:inst|SCHKT:inst|A1 CPU_Core:inst|SCHKT:inst|ENA } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.469 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|Q[2] {} CPU_Core:inst|SCHKT:inst|A1~22 {} CPU_Core:inst|SCHKT:inst|A1 {} CPU_Core:inst|SCHKT:inst|ENA {} } { 0.000ns 1.641ns 0.525ns 0.182ns 0.771ns } { 0.000ns 0.935ns 0.590ns 0.114ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 229 23 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns - " "Info: - Micro setup delay of destination is 0.037 ns" {  } { { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 1674 47 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.385 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.385 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN {} } { 0.000ns 1.674ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.469 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|Q[2] CPU_Core:inst|SCHKT:inst|A1~22 CPU_Core:inst|SCHKT:inst|A1 CPU_Core:inst|SCHKT:inst|ENA } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.469 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|Q[2] {} CPU_Core:inst|SCHKT:inst|A1~22 {} CPU_Core:inst|SCHKT:inst|A1 {} CPU_Core:inst|SCHKT:inst|ENA {} } { 0.000ns 1.641ns 0.525ns 0.182ns 0.771ns } { 0.000ns 0.935ns 0.590ns 0.114ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.699 ns - Longest register register " "Info: - Longest register to register delay is 16.699 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU_Core:inst\|SCHKT:inst\|ENA 1 REG LC_X21_Y8_N6 188 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y8_N6; Fanout = 188; REG Node = 'CPU_Core:inst\|SCHKT:inst\|ENA'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_Core:inst|SCHKT:inst|ENA } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 229 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.391 ns) + CELL(0.114 ns) 1.505 ns CPU_Core:inst\|MCU80512:inst3\|m3s004bo:U3\|m3s024bo:U2\|AK 2 COMB LC_X22_Y10_N0 7 " "Info: 2: + IC(1.391 ns) + CELL(0.114 ns) = 1.505 ns; Loc. = LC_X22_Y10_N0; Fanout = 7; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s004bo:U3\|m3s024bo:U2\|AK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { CPU_Core:inst|SCHKT:inst|ENA CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AK } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 451 50 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.442 ns) 2.355 ns CPU_Core:inst\|MCU80512:inst3\|m3s004bo:U3\|m3s024bo:U2\|ALUC~1872 3 COMB LC_X22_Y10_N9 1 " "Info: 3: + IC(0.408 ns) + CELL(0.442 ns) = 2.355 ns; Loc. = LC_X22_Y10_N9; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s004bo:U3\|m3s024bo:U2\|ALUC~1872'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AK CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~1872 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 454 57 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.716 ns) + CELL(0.114 ns) 3.185 ns CPU_Core:inst\|MCU80512:inst3\|m3s004bo:U3\|m3s024bo:U2\|ALUC~1873 4 COMB LC_X23_Y10_N6 8 " "Info: 4: + IC(0.716 ns) + CELL(0.114 ns) = 3.185 ns; Loc. = LC_X23_Y10_N6; Fanout = 8; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s004bo:U3\|m3s024bo:U2\|ALUC~1873'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~1872 CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~1873 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 455 57 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.308 ns) + CELL(0.442 ns) 4.935 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|m3s002bo:U2\|P~8 5 COMB LC_X24_Y8_N6 3 " "Info: 5: + IC(1.308 ns) + CELL(0.442 ns) = 4.935 ns; Loc. = LC_X24_Y8_N6; Fanout = 3; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|m3s002bo:U2\|P~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.750 ns" { CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~1873 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~8 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 1305 51 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 5.231 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|GEN_LO~606 6 COMB LC_X24_Y8_N7 3 " "Info: 6: + IC(0.182 ns) + CELL(0.114 ns) = 5.231 ns; Loc. = LC_X24_Y8_N7; Fanout = 3; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|GEN_LO~606'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~8 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|GEN_LO~606 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 516 46 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.292 ns) 5.982 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|CA~47 7 COMB LC_X24_Y8_N8 4 " "Info: 7: + IC(0.459 ns) + CELL(0.292 ns) = 5.982 ns; Loc. = LC_X24_Y8_N8; Fanout = 4; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|CA~47'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.751 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|GEN_LO~606 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CA~47 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 1187 41 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.283 ns) + CELL(0.442 ns) 7.707 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|DB~1034 8 COMB LC_X24_Y10_N7 2 " "Info: 8: + IC(1.283 ns) + CELL(0.442 ns) = 7.707 ns; Loc. = LC_X24_Y10_N7; Fanout = 2; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|DB~1034'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.725 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CA~47 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|DB~1034 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 1110 43 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 8.003 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|CARI 9 COMB LC_X24_Y10_N8 5 " "Info: 9: + IC(0.182 ns) + CELL(0.114 ns) = 8.003 ns; Loc. = LC_X24_Y10_N8; Fanout = 5; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|CARI'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|DB~1034 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CARI } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 1490 40 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 8.299 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|CMUX~38 10 COMB LC_X24_Y10_N9 8 " "Info: 10: + IC(0.182 ns) + CELL(0.114 ns) = 8.299 ns; Loc. = LC_X24_Y10_N9; Fanout = 8; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|CMUX~38'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CARI CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CMUX~38 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 491 43 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.320 ns) + CELL(0.114 ns) 9.733 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|LDATAA\[1\]~2059 11 COMB LC_X24_Y9_N2 5 " "Info: 11: + IC(1.320 ns) + CELL(0.114 ns) = 9.733 ns; Loc. = LC_X24_Y9_N2; Fanout = 5; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|LDATAA\[1\]~2059'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.434 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CMUX~38 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LDATAA[1]~2059 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 1307 50 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.119 ns) + CELL(0.590 ns) 11.442 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|ALUP\[5\]~5 12 COMB LC_X22_Y9_N1 3 " "Info: 12: + IC(1.119 ns) + CELL(0.590 ns) = 11.442 ns; Loc. = LC_X22_Y9_N1; Fanout = 3; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|ALUP\[5\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LDATAA[1]~2059 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[5]~5 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 1309 45 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.108 ns) + CELL(0.114 ns) 12.664 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|ALUDAT\[5\]~1662 13 COMB LC_X26_Y9_N7 10 " "Info: 13: + IC(1.108 ns) + CELL(0.114 ns) = 12.664 ns; Loc. = LC_X26_Y9_N7; Fanout = 10; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|ALUDAT\[5\]~1662'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.222 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[5]~5 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[5]~1662 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 1310 50 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.307 ns) + CELL(0.114 ns) 14.085 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|PROGRAM_ADDR\[13\]~COMBOUT 14 COMB LC_X27_Y10_N9 2 " "Info: 14: + IC(1.307 ns) + CELL(0.114 ns) = 14.085 ns; Loc. = LC_X27_Y10_N9; Fanout = 2; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|PROGRAM_ADDR\[13\]~COMBOUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.421 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[5]~1662 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[13]~COMBOUT } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 1667 60 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.707 ns) + CELL(0.432 ns) 15.224 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~5COUT1_16 15 COMB LC_X26_Y10_N5 1 " "Info: 15: + IC(0.707 ns) + CELL(0.432 ns) = 15.224 ns; Loc. = LC_X26_Y10_N5; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~5COUT1_16'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.139 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[13]~COMBOUT CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~5COUT1_16 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.304 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~6COUT1_18 16 COMB LC_X26_Y10_N6 1 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 15.304 ns; Loc. = LC_X26_Y10_N6; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~6COUT1_18'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~5COUT1_16 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~6COUT1_18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 15.912 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~7 17 COMB LC_X26_Y10_N7 1 " "Info: 17: + IC(0.000 ns) + CELL(0.608 ns) = 15.912 ns; Loc. = LC_X26_Y10_N7; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~6COUT1_18 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~7 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 1672 47 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 16.208 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN~165 18 COMB LC_X26_Y10_N8 1 " "Info: 18: + IC(0.182 ns) + CELL(0.114 ns) = 16.208 ns; Loc. = LC_X26_Y10_N8; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN~165'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~7 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~165 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 1673 51 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.309 ns) 16.699 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN 19 REG LC_X26_Y10_N9 5 " "Info: 19: + IC(0.182 ns) + CELL(0.309 ns) = 16.699 ns; Loc. = LC_X26_Y10_N9; Fanout = 5; REG Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.491 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~165 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 1674 47 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.663 ns ( 27.92 % ) " "Info: Total cell delay = 4.663 ns ( 27.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.036 ns ( 72.08 % ) " "Info: Total interconnect delay = 12.036 ns ( 72.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.699 ns" { CPU_Core:inst|SCHKT:inst|ENA CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AK CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~1872 CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~1873 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~8 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|GEN_LO~606 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CA~47 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|DB~1034 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CARI CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CMUX~38 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LDATAA[1]~2059 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[5]~5 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[5]~1662 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[13]~COMBOUT CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~5COUT1_16 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~6COUT1_18 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~7 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~165 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.699 ns" { CPU_Core:inst|SCHKT:inst|ENA {} CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AK {} CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~1872 {} CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~1873 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~8 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|GEN_LO~606 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CA~47 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|DB~1034 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CARI {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CMUX~38 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LDATAA[1]~2059 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[5]~5 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[5]~1662 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[13]~COMBOUT {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~5COUT1_16 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~6COUT1_18 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~7 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~165 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN {} } { 0.000ns 1.391ns 0.408ns 0.716ns 1.308ns 0.182ns 0.459ns 1.283ns 0.182ns 0.182ns 1.320ns 1.119ns 1.108ns 1.307ns 0.707ns 0.000ns 0.000ns 0.182ns 0.182ns } { 0.000ns 0.114ns 0.442ns 0.114ns 0.442ns 0.114ns 0.292ns 0.442ns 0.114ns 0.114ns 0.114ns 0.590ns 0.114ns 0.114ns 0.432ns 0.080ns 0.608ns 0.114ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.385 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.385 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN {} } { 0.000ns 1.674ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.469 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|Q[2] CPU_Core:inst|SCHKT:inst|A1~22 CPU_Core:inst|SCHKT:inst|A1 CPU_Core:inst|SCHKT:inst|ENA } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.469 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|Q[2] {} CPU_Core:inst|SCHKT:inst|A1~22 {} CPU_Core:inst|SCHKT:inst|A1 {} CPU_Core:inst|SCHKT:inst|ENA {} } { 0.000ns 1.641ns 0.525ns 0.182ns 0.771ns } { 0.000ns 0.935ns 0.590ns 0.114ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.699 ns" { CPU_Core:inst|SCHKT:inst|ENA CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AK CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~1872 CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~1873 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~8 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|GEN_LO~606 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CA~47 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|DB~1034 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CARI CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CMUX~38 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LDATAA[1]~2059 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[5]~5 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[5]~1662 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[13]~COMBOUT CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~5COUT1_16 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~6COUT1_18 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~7 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~165 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.699 ns" { CPU_Core:inst|SCHKT:inst|ENA {} CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AK {} CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~1872 {} CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~1873 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~8 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|GEN_LO~606 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CA~47 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|DB~1034 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CARI {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CMUX~38 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LDATAA[1]~2059 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[5]~5 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[5]~1662 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[13]~COMBOUT {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~5COUT1_16 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~6COUT1_18 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~7 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~165 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN {} } { 0.000ns 1.391ns 0.408ns 0.716ns 1.308ns 0.182ns 0.459ns 1.283ns 0.182ns 0.182ns 1.320ns 1.119ns 1.108ns 1.307ns 0.707ns 0.000ns 0.000ns 0.182ns 0.182ns } { 0.000ns 0.114ns 0.442ns 0.114ns 0.442ns 0.114ns 0.292ns 0.442ns 0.114ns 0.114ns 0.114ns 0.590ns 0.114ns 0.114ns 0.432ns 0.080ns 0.608ns 0.114ns 0.309ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLK " "Info: No valid register-to-register data paths exist for clock \"CLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|irf_reg\[1\]\[2\] register sld_hub:sld_hub_inst\|tdo 91.96 MHz 10.874 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 91.96 MHz between source register \"sld_hub:sld_hub_inst\|irf_reg\[1\]\[2\]\" and destination register \"sld_hub:sld_hub_inst\|tdo\" (period= 10.874 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.155 ns + Longest register register " "Info: + Longest register to register delay is 5.155 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|irf_reg\[1\]\[2\] 1 REG LC_X14_Y10_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y10_N3; Fanout = 4; REG Node = 'sld_hub:sld_hub_inst\|irf_reg\[1\]\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|irf_reg[1][2] } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 855 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.284 ns) + CELL(0.292 ns) 1.576 ns ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_it91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~7 2 COMB LC_X15_Y10_N5 3 " "Info: 2: + IC(1.284 ns) + CELL(0.292 ns) = 1.576 ns; Loc. = LC_X15_Y10_N5; Fanout = 3; COMB Node = 'ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_it91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { sld_hub:sld_hub_inst|irf_reg[1][2] ram256:inst6|altsyncram:altsyncram_component|altsyncram_it91:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.590 ns) + CELL(0.114 ns) 3.280 ns sld_hub:sld_hub_inst\|tdo~8 3 COMB LC_X12_Y9_N5 1 " "Info: 3: + IC(1.590 ns) + CELL(0.114 ns) = 3.280 ns; Loc. = LC_X12_Y9_N5; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.704 ns" { ram256:inst6|altsyncram:altsyncram_component|altsyncram_it91:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~7 sld_hub:sld_hub_inst|tdo~8 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.442 ns) 4.137 ns sld_hub:sld_hub_inst\|tdo~9 4 COMB LC_X12_Y9_N0 1 " "Info: 4: + IC(0.415 ns) + CELL(0.442 ns) = 4.137 ns; Loc. = LC_X12_Y9_N0; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.857 ns" { sld_hub:sld_hub_inst|tdo~8 sld_hub:sld_hub_inst|tdo~9 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.411 ns) + CELL(0.607 ns) 5.155 ns sld_hub:sld_hub_inst\|tdo 5 REG LC_X12_Y9_N3 1 " "Info: 5: + IC(0.411 ns) + CELL(0.607 ns) = 5.155 ns; Loc. = LC_X12_Y9_N3; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { sld_hub:sld_hub_inst|tdo~9 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.455 ns ( 28.23 % ) " "Info: Total cell delay = 1.455 ns ( 28.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.700 ns ( 71.77 % ) " "Info: Total interconnect delay = 3.700 ns ( 71.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.155 ns" { sld_hub:sld_hub_inst|irf_reg[1][2] ram256:inst6|altsyncram:altsyncram_component|altsyncram_it91:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~7 sld_hub:sld_hub_inst|tdo~8 sld_hub:sld_hub_inst|tdo~9 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.155 ns" { sld_hub:sld_hub_inst|irf_reg[1][2] {} ram256:inst6|altsyncram:altsyncram_component|altsyncram_it91:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~7 {} sld_hub:sld_hub_inst|tdo~8 {} sld_hub:sld_hub_inst|tdo~9 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 1.284ns 1.590ns 0.415ns 0.411ns } { 0.000ns 0.292ns 0.114ns 0.442ns 0.607ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.021 ns - Smallest " "Info: - Smallest clock skew is -0.021 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.271 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.271 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y10_N1 295 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N1; Fanout = 295; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.560 ns) + CELL(0.711 ns) 5.271 ns sld_hub:sld_hub_inst\|tdo 2 REG LC_X12_Y9_N3 1 " "Info: 2: + IC(4.560 ns) + CELL(0.711 ns) = 5.271 ns; Loc. = LC_X12_Y9_N3; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.271 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns ( 13.49 % ) " "Info: Total cell delay = 0.711 ns ( 13.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.560 ns ( 86.51 % ) " "Info: Total interconnect delay = 4.560 ns ( 86.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.271 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.271 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 4.560ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 5.292 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 5.292 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y10_N1 295 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N1; Fanout = 295; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.581 ns) + CELL(0.711 ns) 5.292 ns sld_hub:sld_hub_inst\|irf_reg\[1\]\[2\] 2 REG LC_X14_Y10_N3 4 " "Info: 2: + IC(4.581 ns) + CELL(0.711 ns) = 5.292 ns; Loc. = LC_X14_Y10_N3; Fanout = 4; REG Node = 'sld_hub:sld_hub_inst\|irf_reg\[1\]\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.292 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|irf_reg[1][2] } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 855 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns ( 13.44 % ) " "Info: Total cell delay = 0.711 ns ( 13.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.581 ns ( 86.56 % ) " "Info: Total interconnect delay = 4.581 ns ( 86.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.292 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|irf_reg[1][2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.292 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|irf_reg[1][2] {} } { 0.000ns 4.581ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.271 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.271 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 4.560ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.292 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|irf_reg[1][2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.292 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|irf_reg[1][2] {} } { 0.000ns 4.581ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 855 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 855 -1 0 } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.155 ns" { sld_hub:sld_hub_inst|irf_reg[1][2] ram256:inst6|altsyncram:altsyncram_component|altsyncram_it91:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~7 sld_hub:sld_hub_inst|tdo~8 sld_hub:sld_hub_inst|tdo~9 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.155 ns" { sld_hub:sld_hub_inst|irf_reg[1][2] {} ram256:inst6|altsyncram:altsyncram_component|altsyncram_it91:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~7 {} sld_hub:sld_hub_inst|tdo~8 {} sld_hub:sld_hub_inst|tdo~9 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 1.284ns 1.590ns 0.415ns 0.411ns } { 0.000ns 0.292ns 0.114ns 0.442ns 0.607ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.271 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.271 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 4.560ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.292 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|irf_reg[1][2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.292 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|irf_reg[1][2] {} } { 0.000ns 4.581ns } { 0.000ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll50:inst17\|altpll:altpll_component\|_clk0 register CPU_Core:inst\|SCHKT:inst\|CT2\[1\] register CPU_Core:inst\|SCHKT:inst\|CT2\[1\] 134 ps " "Info: Minimum slack time is 134 ps for clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" between source register \"CPU_Core:inst\|SCHKT:inst\|CT2\[1\]\" and destination register \"CPU_Core:inst\|SCHKT:inst\|CT2\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.853 ns + Shortest register register " "Info: + Shortest register to register delay is 0.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU_Core:inst\|SCHKT:inst\|CT2\[1\] 1 REG LC_X19_Y6_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y6_N1; Fanout = 3; REG Node = 'CPU_Core:inst\|SCHKT:inst\|CT2\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_Core:inst|SCHKT:inst|CT2[1] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 1976 29 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.544 ns) + CELL(0.309 ns) 0.853 ns CPU_Core:inst\|SCHKT:inst\|CT2\[1\] 2 REG LC_X19_Y6_N1 3 " "Info: 2: + IC(0.544 ns) + CELL(0.309 ns) = 0.853 ns; Loc. = LC_X19_Y6_N1; Fanout = 3; REG Node = 'CPU_Core:inst\|SCHKT:inst\|CT2\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.853 ns" { CPU_Core:inst|SCHKT:inst|CT2[1] CPU_Core:inst|SCHKT:inst|CT2[1] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 1976 29 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 36.23 % ) " "Info: Total cell delay = 0.309 ns ( 36.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.544 ns ( 63.77 % ) " "Info: Total interconnect delay = 0.544 ns ( 63.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.853 ns" { CPU_Core:inst|SCHKT:inst|CT2[1] CPU_Core:inst|SCHKT:inst|CT2[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.853 ns" { CPU_Core:inst|SCHKT:inst|CT2[1] {} CPU_Core:inst|SCHKT:inst|CT2[1] {} } { 0.000ns 0.544ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.719 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.719 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -1.885 ns " "Info: + Latch edge is -1.885 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll50:inst17\|altpll:altpll_component\|_clk0 50.000 ns -1.885 ns  50 " "Info: Clock period of Destination clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" is 50.000 ns with  offset of -1.885 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -1.885 ns " "Info: - Launch edge is -1.885 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll50:inst17\|altpll:altpll_component\|_clk0 50.000 ns -1.885 ns  50 " "Info: Clock period of Source clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" is 50.000 ns with  offset of -1.885 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.928 ns + Smallest " "Info: + Smallest clock skew is 0.928 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll50:inst17\|altpll:altpll_component\|_clk0 destination 9.340 ns + Longest register " "Info: + Longest clock path from clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" to destination register is 9.340 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll50:inst17\|altpll:altpll_component\|_clk0 1 CLK PLL_1 616 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 616; CLK Node = 'pll50:inst17\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll50:inst17|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.641 ns) + CELL(0.935 ns) 2.576 ns CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[6\] 2 REG LC_X29_Y8_N6 4 " "Info: 2: + IC(1.641 ns) + CELL(0.935 ns) = 2.576 ns; Loc. = LC_X29_Y8_N6; Fanout = 4; REG Node = 'CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.576 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[6] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 1958 78 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.761 ns) + CELL(0.590 ns) 3.927 ns CPU_Core:inst\|SCHKT:inst\|CLKA~60 3 COMB LC_X28_Y8_N2 1 " "Info: 3: + IC(0.761 ns) + CELL(0.590 ns) = 3.927 ns; Loc. = LC_X28_Y8_N2; Fanout = 1; COMB Node = 'CPU_Core:inst\|SCHKT:inst\|CLKA~60'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.351 ns" { CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[6] CPU_Core:inst|SCHKT:inst|CLKA~60 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 200 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.292 ns) 4.657 ns CPU_Core:inst\|SCHKT:inst\|CLKA~61 4 COMB LC_X28_Y8_N8 5 " "Info: 4: + IC(0.438 ns) + CELL(0.292 ns) = 4.657 ns; Loc. = LC_X28_Y8_N8; Fanout = 5; COMB Node = 'CPU_Core:inst\|SCHKT:inst\|CLKA~61'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.730 ns" { CPU_Core:inst|SCHKT:inst|CLKA~60 CPU_Core:inst|SCHKT:inst|CLKA~61 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 206 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.972 ns) + CELL(0.711 ns) 9.340 ns CPU_Core:inst\|SCHKT:inst\|CT2\[1\] 5 REG LC_X19_Y6_N1 3 " "Info: 5: + IC(3.972 ns) + CELL(0.711 ns) = 9.340 ns; Loc. = LC_X19_Y6_N1; Fanout = 3; REG Node = 'CPU_Core:inst\|SCHKT:inst\|CT2\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.683 ns" { CPU_Core:inst|SCHKT:inst|CLKA~61 CPU_Core:inst|SCHKT:inst|CT2[1] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 1976 29 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.528 ns ( 27.07 % ) " "Info: Total cell delay = 2.528 ns ( 27.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.812 ns ( 72.93 % ) " "Info: Total interconnect delay = 6.812 ns ( 72.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.340 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[6] CPU_Core:inst|SCHKT:inst|CLKA~60 CPU_Core:inst|SCHKT:inst|CLKA~61 CPU_Core:inst|SCHKT:inst|CT2[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.340 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[6] {} CPU_Core:inst|SCHKT:inst|CLKA~60 {} CPU_Core:inst|SCHKT:inst|CLKA~61 {} CPU_Core:inst|SCHKT:inst|CT2[1] {} } { 0.000ns 1.641ns 0.761ns 0.438ns 3.972ns } { 0.000ns 0.935ns 0.590ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll50:inst17\|altpll:altpll_component\|_clk0 source 8.412 ns - Shortest register " "Info: - Shortest clock path from clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" to source register is 8.412 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll50:inst17\|altpll:altpll_component\|_clk0 1 CLK PLL_1 616 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 616; CLK Node = 'pll50:inst17\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll50:inst17|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.641 ns) + CELL(0.935 ns) 2.576 ns CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[1\] 2 REG LC_X29_Y8_N1 4 " "Info: 2: + IC(1.641 ns) + CELL(0.935 ns) = 2.576 ns; Loc. = LC_X29_Y8_N1; Fanout = 4; REG Node = 'CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.576 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[1] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 1958 78 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.114 ns) 3.433 ns CPU_Core:inst\|SCHKT:inst\|CLKA~59 3 COMB LC_X28_Y8_N7 1 " "Info: 3: + IC(0.743 ns) + CELL(0.114 ns) = 3.433 ns; Loc. = LC_X28_Y8_N7; Fanout = 1; COMB Node = 'CPU_Core:inst\|SCHKT:inst\|CLKA~59'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.857 ns" { CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[1] CPU_Core:inst|SCHKT:inst|CLKA~59 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 185 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 3.729 ns CPU_Core:inst\|SCHKT:inst\|CLKA~61 4 COMB LC_X28_Y8_N8 5 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 3.729 ns; Loc. = LC_X28_Y8_N8; Fanout = 5; COMB Node = 'CPU_Core:inst\|SCHKT:inst\|CLKA~61'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { CPU_Core:inst|SCHKT:inst|CLKA~59 CPU_Core:inst|SCHKT:inst|CLKA~61 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 206 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.972 ns) + CELL(0.711 ns) 8.412 ns CPU_Core:inst\|SCHKT:inst\|CT2\[1\] 5 REG LC_X19_Y6_N1 3 " "Info: 5: + IC(3.972 ns) + CELL(0.711 ns) = 8.412 ns; Loc. = LC_X19_Y6_N1; Fanout = 3; REG Node = 'CPU_Core:inst\|SCHKT:inst\|CT2\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.683 ns" { CPU_Core:inst|SCHKT:inst|CLKA~61 CPU_Core:inst|SCHKT:inst|CT2[1] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 1976 29 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.874 ns ( 22.28 % ) " "Info: Total cell delay = 1.874 ns ( 22.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.538 ns ( 77.72 % ) " "Info: Total interconnect delay = 6.538 ns ( 77.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.412 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[1] CPU_Core:inst|SCHKT:inst|CLKA~59 CPU_Core:inst|SCHKT:inst|CLKA~61 CPU_Core:inst|SCHKT:inst|CT2[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.412 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[1] {} CPU_Core:inst|SCHKT:inst|CLKA~59 {} CPU_Core:inst|SCHKT:inst|CLKA~61 {} CPU_Core:inst|SCHKT:inst|CT2[1] {} } { 0.000ns 1.641ns 0.743ns 0.182ns 3.972ns } { 0.000ns 0.935ns 0.114ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.340 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[6] CPU_Core:inst|SCHKT:inst|CLKA~60 CPU_Core:inst|SCHKT:inst|CLKA~61 CPU_Core:inst|SCHKT:inst|CT2[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.340 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[6] {} CPU_Core:inst|SCHKT:inst|CLKA~60 {} CPU_Core:inst|SCHKT:inst|CLKA~61 {} CPU_Core:inst|SCHKT:inst|CT2[1] {} } { 0.000ns 1.641ns 0.761ns 0.438ns 3.972ns } { 0.000ns 0.935ns 0.590ns 0.292ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.412 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[1] CPU_Core:inst|SCHKT:inst|CLKA~59 CPU_Core:inst|SCHKT:inst|CLKA~61 CPU_Core:inst|SCHKT:inst|CT2[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.412 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[1] {} CPU_Core:inst|SCHKT:inst|CLKA~59 {} CPU_Core:inst|SCHKT:inst|CLKA~61 {} CPU_Core:inst|SCHKT:inst|CT2[1] {} } { 0.000ns 1.641ns 0.743ns 0.182ns 3.972ns } { 0.000ns 0.935ns 0.114ns 0.114ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 1976 29 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 1976 29 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.340 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[6] CPU_Core:inst|SCHKT:inst|CLKA~60 CPU_Core:inst|SCHKT:inst|CLKA~61 CPU_Core:inst|SCHKT:inst|CT2[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.340 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[6] {} CPU_Core:inst|SCHKT:inst|CLKA~60 {} CPU_Core:inst|SCHKT:inst|CLKA~61 {} CPU_Core:inst|SCHKT:inst|CT2[1] {} } { 0.000ns 1.641ns 0.761ns 0.438ns 3.972ns } { 0.000ns 0.935ns 0.590ns 0.292ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.412 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[1] CPU_Core:inst|SCHKT:inst|CLKA~59 CPU_Core:inst|SCHKT:inst|CLKA~61 CPU_Core:inst|SCHKT:inst|CT2[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.412 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[1] {} CPU_Core:inst|SCHKT:inst|CLKA~59 {} CPU_Core:inst|SCHKT:inst|CLKA~61 {} CPU_Core:inst|SCHKT:inst|CT2[1] {} } { 0.000ns 1.641ns 0.743ns 0.182ns 3.972ns } { 0.000ns 0.935ns 0.114ns 0.114ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.853 ns" { CPU_Core:inst|SCHKT:inst|CT2[1] CPU_Core:inst|SCHKT:inst|CT2[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.853 ns" { CPU_Core:inst|SCHKT:inst|CT2[1] {} CPU_Core:inst|SCHKT:inst|CT2[1] {} } { 0.000ns 0.544ns } { 0.000ns 0.309ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.340 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[6] CPU_Core:inst|SCHKT:inst|CLKA~60 CPU_Core:inst|SCHKT:inst|CLKA~61 CPU_Core:inst|SCHKT:inst|CT2[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.340 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[6] {} CPU_Core:inst|SCHKT:inst|CLKA~60 {} CPU_Core:inst|SCHKT:inst|CLKA~61 {} CPU_Core:inst|SCHKT:inst|CT2[1] {} } { 0.000ns 1.641ns 0.761ns 0.438ns 3.972ns } { 0.000ns 0.935ns 0.590ns 0.292ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.412 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[1] CPU_Core:inst|SCHKT:inst|CLKA~59 CPU_Core:inst|SCHKT:inst|CLKA~61 CPU_Core:inst|SCHKT:inst|CT2[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.412 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[1] {} CPU_Core:inst|SCHKT:inst|CLKA~59 {} CPU_Core:inst|SCHKT:inst|CLKA~61 {} CPU_Core:inst|SCHKT:inst|CT2[1] {} } { 0.000ns 1.641ns 0.743ns 0.182ns 3.972ns } { 0.000ns 0.935ns 0.114ns 0.114ns 0.711ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "CPU_Core:inst\|MCU80512:inst3\|m3s008bo:U7\|L_FA\[0\] P0I\[7\] CLK 15.344 ns register " "Info: tsu for register \"CPU_Core:inst\|MCU80512:inst3\|m3s008bo:U7\|L_FA\[0\]\" (data pin = \"P0I\[7\]\", clock pin = \"CLK\") is 15.344 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.827 ns + Longest pin register " "Info: + Longest pin to register delay is 15.827 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns P0I\[7\] 1 PIN PIN_240 2 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_240; Fanout = 2; PIN Node = 'P0I\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P0I[7] } "NODE_NAME" } } { "MCU8951.bdf" "" { Schematic "E:/51实验/basic_90/MCU8951.bdf" { { 344 544 712 360 "P0I\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.081 ns) + CELL(0.590 ns) 10.146 ns CPU_Core:inst\|MCU80512:inst3\|IROMD\[7\]~816 2 COMB LC_X19_Y12_N6 3 " "Info: 2: + IC(8.081 ns) + CELL(0.590 ns) = 10.146 ns; Loc. = LC_X19_Y12_N6; Fanout = 3; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|IROMD\[7\]~816'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.671 ns" { P0I[7] CPU_Core:inst|MCU80512:inst3|IROMD[7]~816 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 299 36 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.934 ns) + CELL(0.114 ns) 12.194 ns CPU_Core:inst\|MCU80512:inst3\|m3s008bo:U7\|DIRECT_ADDR\[7\]~606 3 COMB LC_X26_Y15_N8 9 " "Info: 3: + IC(1.934 ns) + CELL(0.114 ns) = 12.194 ns; Loc. = LC_X26_Y15_N8; Fanout = 9; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s008bo:U7\|DIRECT_ADDR\[7\]~606'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.048 ns" { CPU_Core:inst|MCU80512:inst3|IROMD[7]~816 CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[7]~606 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 388 54 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.731 ns) + CELL(0.114 ns) 14.039 ns CPU_Core:inst\|MCU80512:inst3\|m3s008bo:U7\|NEXT_FA~1 4 COMB LC_X23_Y17_N8 1 " "Info: 4: + IC(1.731 ns) + CELL(0.114 ns) = 14.039 ns; Loc. = LC_X23_Y17_N8; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s008bo:U7\|NEXT_FA~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.845 ns" { CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[7]~606 CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|NEXT_FA~1 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 389 45 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.181 ns) + CELL(0.607 ns) 15.827 ns CPU_Core:inst\|MCU80512:inst3\|m3s008bo:U7\|L_FA\[0\] 5 REG LC_X22_Y13_N4 47 " "Info: 5: + IC(1.181 ns) + CELL(0.607 ns) = 15.827 ns; Loc. = LC_X22_Y13_N4; Fanout = 47; REG Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s008bo:U7\|L_FA\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|NEXT_FA~1 CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|L_FA[0] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 1938 46 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 18.32 % ) " "Info: Total cell delay = 2.900 ns ( 18.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.927 ns ( 81.68 % ) " "Info: Total interconnect delay = 12.927 ns ( 81.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.827 ns" { P0I[7] CPU_Core:inst|MCU80512:inst3|IROMD[7]~816 CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[7]~606 CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|NEXT_FA~1 CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|L_FA[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.827 ns" { P0I[7] {} P0I[7]~out0 {} CPU_Core:inst|MCU80512:inst3|IROMD[7]~816 {} CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[7]~606 {} CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|NEXT_FA~1 {} CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|L_FA[0] {} } { 0.000ns 0.000ns 8.081ns 1.934ns 1.731ns 1.181ns } { 0.000ns 1.475ns 0.590ns 0.114ns 0.114ns 0.607ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 1938 46 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLK pll50:inst17\|altpll:altpll_component\|_clk0 -1.885 ns - " "Info: - Offset between input clock \"CLK\" and output clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" is -1.885 ns" {  } { { "MCU8951.bdf" "" { Schematic "E:/51实验/basic_90/MCU8951.bdf" { { 128 552 720 144 "CLK" "" } } } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll50:inst17\|altpll:altpll_component\|_clk0 destination 2.405 ns - Shortest register " "Info: - Shortest clock path from clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" to destination register is 2.405 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll50:inst17\|altpll:altpll_component\|_clk0 1 CLK PLL_1 616 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 616; CLK Node = 'pll50:inst17\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll50:inst17|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.694 ns) + CELL(0.711 ns) 2.405 ns CPU_Core:inst\|MCU80512:inst3\|m3s008bo:U7\|L_FA\[0\] 2 REG LC_X22_Y13_N4 47 " "Info: 2: + IC(1.694 ns) + CELL(0.711 ns) = 2.405 ns; Loc. = LC_X22_Y13_N4; Fanout = 47; REG Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s008bo:U7\|L_FA\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.405 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|L_FA[0] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 1938 46 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns ( 29.56 % ) " "Info: Total cell delay = 0.711 ns ( 29.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.694 ns ( 70.44 % ) " "Info: Total interconnect delay = 1.694 ns ( 70.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.405 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|L_FA[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.405 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|L_FA[0] {} } { 0.000ns 1.694ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.827 ns" { P0I[7] CPU_Core:inst|MCU80512:inst3|IROMD[7]~816 CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[7]~606 CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|NEXT_FA~1 CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|L_FA[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.827 ns" { P0I[7] {} P0I[7]~out0 {} CPU_Core:inst|MCU80512:inst3|IROMD[7]~816 {} CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[7]~606 {} CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|NEXT_FA~1 {} CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|L_FA[0] {} } { 0.000ns 0.000ns 8.081ns 1.934ns 1.731ns 1.181ns } { 0.000ns 1.475ns 0.590ns 0.114ns 0.114ns 0.607ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.405 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|L_FA[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.405 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|L_FA[0] {} } { 0.000ns 1.694ns } { 0.000ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK P2O\[1\] CPU_Core:inst\|SCHKT:inst\|ENA 16.258 ns register " "Info: tco from clock \"CLK\" to destination pin \"P2O\[1\]\" through register \"CPU_Core:inst\|SCHKT:inst\|ENA\" is 16.258 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLK pll50:inst17\|altpll:altpll_component\|_clk0 -1.885 ns + " "Info: + Offset between input clock \"CLK\" and output clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" is -1.885 ns" {  } { { "MCU8951.bdf" "" { Schematic "E:/51实验/basic_90/MCU8951.bdf" { { 128 552 720 144 "CLK" "" } } } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll50:inst17\|altpll:altpll_component\|_clk0 source 5.469 ns + Longest register " "Info: + Longest clock path from clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" to source register is 5.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll50:inst17\|altpll:altpll_component\|_clk0 1 CLK PLL_1 616 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 616; CLK Node = 'pll50:inst17\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll50:inst17|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.641 ns) + CELL(0.935 ns) 2.576 ns CPU_Core:inst\|SCHKT:inst\|Q\[2\] 2 REG LC_X20_Y8_N7 12 " "Info: 2: + IC(1.641 ns) + CELL(0.935 ns) = 2.576 ns; Loc. = LC_X20_Y8_N7; Fanout = 12; REG Node = 'CPU_Core:inst\|SCHKT:inst\|Q\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.576 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|Q[2] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 1988 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.525 ns) + CELL(0.590 ns) 3.691 ns CPU_Core:inst\|SCHKT:inst\|A1~22 3 COMB LC_X20_Y8_N1 1 " "Info: 3: + IC(0.525 ns) + CELL(0.590 ns) = 3.691 ns; Loc. = LC_X20_Y8_N1; Fanout = 1; COMB Node = 'CPU_Core:inst\|SCHKT:inst\|A1~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { CPU_Core:inst|SCHKT:inst|Q[2] CPU_Core:inst|SCHKT:inst|A1~22 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 121 25 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 3.987 ns CPU_Core:inst\|SCHKT:inst\|A1 4 COMB LC_X20_Y8_N2 1 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 3.987 ns; Loc. = LC_X20_Y8_N2; Fanout = 1; COMB Node = 'CPU_Core:inst\|SCHKT:inst\|A1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { CPU_Core:inst|SCHKT:inst|A1~22 CPU_Core:inst|SCHKT:inst|A1 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 122 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.711 ns) 5.469 ns CPU_Core:inst\|SCHKT:inst\|ENA 5 REG LC_X21_Y8_N6 188 " "Info: 5: + IC(0.771 ns) + CELL(0.711 ns) = 5.469 ns; Loc. = LC_X21_Y8_N6; Fanout = 188; REG Node = 'CPU_Core:inst\|SCHKT:inst\|ENA'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { CPU_Core:inst|SCHKT:inst|A1 CPU_Core:inst|SCHKT:inst|ENA } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 229 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.350 ns ( 42.97 % ) " "Info: Total cell delay = 2.350 ns ( 42.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.119 ns ( 57.03 % ) " "Info: Total interconnect delay = 3.119 ns ( 57.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.469 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|Q[2] CPU_Core:inst|SCHKT:inst|A1~22 CPU_Core:inst|SCHKT:inst|A1 CPU_Core:inst|SCHKT:inst|ENA } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.469 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|Q[2] {} CPU_Core:inst|SCHKT:inst|A1~22 {} CPU_Core:inst|SCHKT:inst|A1 {} CPU_Core:inst|SCHKT:inst|ENA {} } { 0.000ns 1.641ns 0.525ns 0.182ns 0.771ns } { 0.000ns 0.935ns 0.590ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 229 23 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.450 ns + Longest register pin " "Info: + Longest register to pin delay is 12.450 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU_Core:inst\|SCHKT:inst\|ENA 1 REG LC_X21_Y8_N6 188 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y8_N6; Fanout = 188; REG Node = 'CPU_Core:inst\|SCHKT:inst\|ENA'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_Core:inst|SCHKT:inst|ENA } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 229 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.725 ns) + CELL(0.442 ns) 2.167 ns CPU_Core:inst\|MCU80512:inst3\|m3s018bo:U10\|CE\[0\]~457 2 COMB LC_X25_Y7_N7 8 " "Info: 2: + IC(1.725 ns) + CELL(0.442 ns) = 2.167 ns; Loc. = LC_X25_Y7_N7; Fanout = 8; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s018bo:U10\|CE\[0\]~457'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.167 ns" { CPU_Core:inst|SCHKT:inst|ENA CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|CE[0]~457 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 1827 46 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.383 ns) + CELL(0.114 ns) 6.664 ns CPU_Core:inst\|MCU80512:inst3\|m3s018bo:U10\|L_OC\[1\]~1641 3 COMB LC_X15_Y16_N9 1 " "Info: 3: + IC(4.383 ns) + CELL(0.114 ns) = 6.664 ns; Loc. = LC_X15_Y16_N9; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s018bo:U10\|L_OC\[1\]~1641'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.497 ns" { CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|CE[0]~457 CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|L_OC[1]~1641 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验/basic_90/CPU_Core.vqm" 1853 49 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.662 ns) + CELL(2.124 ns) 12.450 ns P2O\[1\] 4 PIN PIN_41 0 " "Info: 4: + IC(3.662 ns) + CELL(2.124 ns) = 12.450 ns; Loc. = PIN_41; Fanout = 0; PIN Node = 'P2O\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.786 ns" { CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|L_OC[1]~1641 P2O[1] } "NODE_NAME" } } { "MCU8951.bdf" "" { Schematic "E:/51实验/basic_90/MCU8951.bdf" { { 448 1048 1224 464 "P2O\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.680 ns ( 21.53 % ) " "Info: Total cell delay = 2.680 ns ( 21.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.770 ns ( 78.47 % ) " "Info: Total interconnect delay = 9.770 ns ( 78.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.450 ns" { CPU_Core:inst|SCHKT:inst|ENA CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|CE[0]~457 CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|L_OC[1]~1641 P2O[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.450 ns" { CPU_Core:inst|SCHKT:inst|ENA {} CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|CE[0]~457 {} CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|L_OC[1]~1641 {} P2O[1] {} } { 0.000ns 1.725ns 4.383ns 3.662ns } { 0.000ns 0.442ns 0.114ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.469 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|Q[2] CPU_Core:inst|SCHKT:inst|A1~22 CPU_Core:inst|SCHKT:inst|A1 CPU_Core:inst|SCHKT:inst|ENA } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.469 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|Q[2] {} CPU_Core:inst|SCHKT:inst|A1~22 {} CPU_Core:inst|SCHKT:inst|A1 {} CPU_Core:inst|SCHKT:inst|ENA {} } { 0.000ns 1.641ns 0.525ns 0.182ns 0.771ns } { 0.000ns 0.935ns 0.590ns 0.114ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.450 ns" { CPU_Core:inst|SCHKT:inst|ENA CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|CE[0]~457 CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|L_OC[1]~1641 P2O[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.450 ns" { CPU_Core:inst|SCHKT:inst|ENA {} CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|CE[0]~457 {} CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|L_OC[1]~1641 {} P2O[1] {} } { 0.000ns 1.725ns 4.383ns 3.662ns } { 0.000ns 0.442ns 0.114ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "RST POE\[4\] 13.851 ns Longest " "Info: Longest tpd from source pin \"RST\" to destination pin \"POE\[4\]\" is 13.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns RST 1 PIN PIN_173 16 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_173; Fanout = 16; PIN Node = 'RST'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "MCU8951.bdf" "" { Schematic "E:/51实验/basic_90/MCU8951.bdf" { { 320 544 712 336 "RST" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.258 ns) + CELL(2.124 ns) 13.851 ns POE\[4\] 2 PIN PIN_55 0 " "Info: 2: + IC(10.258 ns) + CELL(2.124 ns) = 13.851 ns; Loc. = PIN_55; Fanout = 0; PIN Node = 'POE\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.382 ns" { RST POE[4] } "NODE_NAME" } } { "MCU8951.bdf" "" { Schematic "E:/51实验/basic_90/MCU8951.bdf" { { 632 832 1008 648 "POE\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.593 ns ( 25.94 % ) " "Info: Total cell delay = 3.593 ns ( 25.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.258 ns ( 74.06 % ) " "Info: Total interconnect delay = 10.258 ns ( 74.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.851 ns" { RST POE[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.851 ns" { RST {} RST~out0 {} POE[4] {} } { 0.000ns 0.000ns 10.258ns } { 0.000ns 1.469ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sld_hub:sld_hub_inst\|jtag_ir_reg\[9\] altera_internal_jtag altera_internal_jtag~TCKUTAP 3.741 ns register " "Info: th for register \"sld_hub:sld_hub_inst\|jtag_ir_reg\[9\]\" (data pin = \"altera_internal_jtag\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 3.741 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.292 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.292 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y10_N1 295 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N1; Fanout = 295; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.581 ns) + CELL(0.711 ns) 5.292 ns sld_hub:sld_hub_inst\|jtag_ir_reg\[9\] 2 REG LC_X10_Y12_N2 2 " "Info: 2: + IC(4.581 ns) + CELL(0.711 ns) = 5.292 ns; Loc. = LC_X10_Y12_N2; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|jtag_ir_reg\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.292 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns ( 13.44 % ) " "Info: Total cell delay = 0.711 ns ( 13.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.581 ns ( 86.56 % ) " "Info: Total interconnect delay = 4.581 ns ( 86.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.292 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.292 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|jtag_ir_reg[9] {} } { 0.000ns 4.581ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 287 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.566 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.566 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag 1 PIN JTAG_X1_Y10_N1 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N1; Fanout = 12; PIN Node = 'altera_internal_jtag'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.451 ns) + CELL(0.115 ns) 1.566 ns sld_hub:sld_hub_inst\|jtag_ir_reg\[9\] 2 REG LC_X10_Y12_N2 2 " "Info: 2: + IC(1.451 ns) + CELL(0.115 ns) = 1.566 ns; Loc. = LC_X10_Y12_N2; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|jtag_ir_reg\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { altera_internal_jtag sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.115 ns ( 7.34 % ) " "Info: Total cell delay = 0.115 ns ( 7.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.451 ns ( 92.66 % ) " "Info: Total interconnect delay = 1.451 ns ( 92.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { altera_internal_jtag sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.566 ns" { altera_internal_jtag {} sld_hub:sld_hub_inst|jtag_ir_reg[9] {} } { 0.000ns 1.451ns } { 0.000ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.292 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.292 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|jtag_ir_reg[9] {} } { 0.000ns 4.581ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { altera_internal_jtag sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.566 ns" { altera_internal_jtag {} sld_hub:sld_hub_inst|jtag_ir_reg[9] {} } { 0.000ns 1.451ns } { 0.000ns 0.115ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_TCO_RESULT" "CLK POE\[3\] pll50:inst17\|altpll:altpll_component\|_clk0 2.769 ns clock " "Info: Minimum tco from clock \"CLK\" to destination pin \"POE\[3\]\" through clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" is 2.769 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLK pll50:inst17\|altpll:altpll_component\|_clk0 -1.885 ns + " "Info: + Offset between input clock \"CLK\" and output clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" is -1.885 ns" {  } { { "MCU8951.bdf" "" { Schematic "E:/51实验/basic_90/MCU8951.bdf" { { 128 552 720 144 "CLK" "" } } } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.654 ns + Shortest clock pin " "Info: + Shortest clock to pin delay is 4.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll50:inst17\|altpll:altpll_component\|_clk0 1 CLK PLL_1 616 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 616; CLK Node = 'pll50:inst17\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll50:inst17|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.546 ns) + CELL(2.108 ns) 4.654 ns POE\[3\] 2 PIN PIN_223 0 " "Info: 2: + IC(2.546 ns) + CELL(2.108 ns) = 4.654 ns; Loc. = PIN_223; Fanout = 0; PIN Node = 'POE\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.654 ns" { pll50:inst17|altpll:altpll_component|_clk0 POE[3] } "NODE_NAME" } } { "MCU8951.bdf" "" { Schematic "E:/51实验/basic_90/MCU8951.bdf" { { 632 832 1008 648 "POE\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 45.29 % ) " "Info: Total cell delay = 2.108 ns ( 45.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.546 ns ( 54.71 % ) " "Info: Total interconnect delay = 2.546 ns ( 54.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.654 ns" { pll50:inst17|altpll:altpll_component|_clk0 POE[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.654 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} POE[3] {} } { 0.000ns 2.546ns } { 0.000ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.654 ns" { pll50:inst17|altpll:altpll_component|_clk0 POE[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.654 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} POE[3] {} } { 0.000ns 2.546ns } { 0.000ns 2.108ns } "" } }  } 0 0 "Minimum tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.124 ns Shortest " "Info: Shortest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.124 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y10_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N1; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.124 ns) 2.124 ns altera_reserved_tdo 2 PIN PIN_149 0 " "Info: 2: + IC(0.000 ns) + CELL(2.124 ns) = 2.124 ns; Loc. = PIN_149; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.124 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 100.00 % ) " "Info: Total cell delay = 2.124 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.124 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.124 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "136 " "Info: Peak virtual memory: 136 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 13 17:56:25 2013 " "Info: Processing ended: Wed Mar 13 17:56:25 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
