Timing Analyzer report for NES
Sat Mar 30 18:12:49 2024
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'PPU:inst9|VGA_CLK'
 14. Slow 1200mV 85C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'CLKDIV:inst4|CLK_OUT~reg0'
 16. Slow 1200mV 85C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Setup: 'PPU:inst9|clk_out'
 18. Slow 1200mV 85C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'CLKDIV:inst4|CLK_OUT~reg0'
 20. Slow 1200mV 85C Model Hold: 'PPU:inst9|VGA_CLK'
 21. Slow 1200mV 85C Model Hold: 'PPU:inst9|clk_out'
 22. Slow 1200mV 85C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[1]'
 23. Slow 1200mV 85C Model Recovery: 'CLKDIV:inst4|CLK_OUT~reg0'
 24. Slow 1200mV 85C Model Removal: 'CLKDIV:inst4|CLK_OUT~reg0'
 25. Slow 1200mV 85C Model Metastability Summary
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'PPU:inst9|VGA_CLK'
 33. Slow 1200mV 0C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Setup: 'CLKDIV:inst4|CLK_OUT~reg0'
 35. Slow 1200mV 0C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[1]'
 36. Slow 1200mV 0C Model Setup: 'PPU:inst9|clk_out'
 37. Slow 1200mV 0C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Hold: 'CLKDIV:inst4|CLK_OUT~reg0'
 39. Slow 1200mV 0C Model Hold: 'PPU:inst9|VGA_CLK'
 40. Slow 1200mV 0C Model Hold: 'PPU:inst9|clk_out'
 41. Slow 1200mV 0C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[1]'
 42. Slow 1200mV 0C Model Recovery: 'CLKDIV:inst4|CLK_OUT~reg0'
 43. Slow 1200mV 0C Model Removal: 'CLKDIV:inst4|CLK_OUT~reg0'
 44. Slow 1200mV 0C Model Metastability Summary
 45. Fast 1200mV 0C Model Setup Summary
 46. Fast 1200mV 0C Model Hold Summary
 47. Fast 1200mV 0C Model Recovery Summary
 48. Fast 1200mV 0C Model Removal Summary
 49. Fast 1200mV 0C Model Minimum Pulse Width Summary
 50. Fast 1200mV 0C Model Setup: 'PPU:inst9|VGA_CLK'
 51. Fast 1200mV 0C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 52. Fast 1200mV 0C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[1]'
 53. Fast 1200mV 0C Model Setup: 'CLKDIV:inst4|CLK_OUT~reg0'
 54. Fast 1200mV 0C Model Setup: 'PPU:inst9|clk_out'
 55. Fast 1200mV 0C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 56. Fast 1200mV 0C Model Hold: 'CLKDIV:inst4|CLK_OUT~reg0'
 57. Fast 1200mV 0C Model Hold: 'PPU:inst9|VGA_CLK'
 58. Fast 1200mV 0C Model Hold: 'PPU:inst9|clk_out'
 59. Fast 1200mV 0C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[1]'
 60. Fast 1200mV 0C Model Recovery: 'CLKDIV:inst4|CLK_OUT~reg0'
 61. Fast 1200mV 0C Model Removal: 'CLKDIV:inst4|CLK_OUT~reg0'
 62. Fast 1200mV 0C Model Metastability Summary
 63. Multicorner Timing Analysis Summary
 64. Board Trace Model Assignments
 65. Input Transition Times
 66. Signal Integrity Metrics (Slow 1200mv 0c Model)
 67. Signal Integrity Metrics (Slow 1200mv 85c Model)
 68. Signal Integrity Metrics (Fast 1200mv 0c Model)
 69. Setup Transfers
 70. Hold Transfers
 71. Recovery Transfers
 72. Removal Transfers
 73. Report TCCS
 74. Report RSKM
 75. Unconstrained Paths Summary
 76. Clock Status Summary
 77. Unconstrained Input Ports
 78. Unconstrained Output Ports
 79. Unconstrained Input Ports
 80. Unconstrained Output Ports
 81. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Timing Analyzer                                     ;
; Revision Name         ; NES                                                 ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL016YU256C8G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.40        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  13.3%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; NES.sdc       ; OK     ; Sat Mar 30 18:12:35 2024 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; CLKDIV:inst4|CLK_OUT~reg0                         ; Base      ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { CLKDIV:inst4|CLK_OUT~reg0 }                         ;
; CLOCK                                             ; Base      ; 20.833 ; 48.0 MHz   ; 0.000 ; 10.416 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { CLOCK }                                             ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 19.999 ; 50.0 MHz   ; 0.000 ; 9.999  ; 50.00      ; 24        ; 25          ;       ;        ;           ;            ; false    ; CLOCK  ; inst6|altpll_component|auto_generated|pll1|inclk[0] ; { inst6|altpll_component|auto_generated|pll1|clk[0] } ;
; inst6|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 7.999  ; 125.02 MHz ; 0.000 ; 3.999  ; 50.00      ; 48        ; 125         ;       ;        ;           ;            ; false    ; CLOCK  ; inst6|altpll_component|auto_generated|pll1|inclk[0] ; { inst6|altpll_component|auto_generated|pll1|clk[1] } ;
; MemoryController:inst8|DMA_WRITE                  ; Base      ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { MemoryController:inst8|DMA_WRITE }                  ;
; PPU:inst9|clk_out                                 ; Base      ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { PPU:inst9|clk_out }                                 ;
; PPU:inst9|VGA_CLK                                 ; Base      ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { PPU:inst9|VGA_CLK }                                 ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                   ;
+------------+-----------------+---------------------------------------------------+---------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                              ;
+------------+-----------------+---------------------------------------------------+---------------------------------------------------+
; 26.73 MHz  ; 26.73 MHz       ; PPU:inst9|VGA_CLK                                 ;                                                   ;
; 27.48 MHz  ; 27.48 MHz       ; CLKDIV:inst4|CLK_OUT~reg0                         ;                                                   ;
; 102.76 MHz ; 102.76 MHz      ; PPU:inst9|clk_out                                 ;                                                   ;
; 224.87 MHz ; 223.16 MHz      ; inst6|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum port rate restriction (tmin) ;
; 385.21 MHz ; 238.04 MHz      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin)    ;
+------------+-----------------+---------------------------------------------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                         ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; PPU:inst9|VGA_CLK                                 ; -23.986 ; -441.986      ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; -11.749 ; -1615.940     ;
; CLKDIV:inst4|CLK_OUT~reg0                         ; -5.216  ; -39.063       ;
; inst6|altpll_component|auto_generated|pll1|clk[1] ; -4.527  ; -130.552      ;
; PPU:inst9|clk_out                                 ; 30.269  ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst6|altpll_component|auto_generated|pll1|clk[0] ; -0.035 ; -0.062        ;
; CLKDIV:inst4|CLK_OUT~reg0                         ; 0.435  ; 0.000         ;
; PPU:inst9|VGA_CLK                                 ; 0.456  ; 0.000         ;
; PPU:inst9|clk_out                                 ; 0.486  ; 0.000         ;
; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.509  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary             ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; CLKDIV:inst4|CLK_OUT~reg0 ; 35.389 ; 0.000         ;
+---------------------------+--------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary             ;
+---------------------------+-------+---------------+
; Clock                     ; Slack ; End Point TNS ;
+---------------------------+-------+---------------+
; CLKDIV:inst4|CLK_OUT~reg0 ; 3.926 ; 0.000         ;
+---------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst6|altpll_component|auto_generated|pll1|clk[1] ; 3.518  ; 0.000         ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; 9.618  ; 0.000         ;
; CLOCK                                             ; 10.264 ; 0.000         ;
; PPU:inst9|VGA_CLK                                 ; 19.598 ; 0.000         ;
; PPU:inst9|clk_out                                 ; 19.630 ; 0.000         ;
; CLKDIV:inst4|CLK_OUT~reg0                         ; 19.654 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PPU:inst9|VGA_CLK'                                                                                                                                                                                                      ;
+---------+----------------------------------------------------------------------------------------------+-----------------------------+---------------------------------------------------+-------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                    ; To Node                     ; Launch Clock                                      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------+-----------------------------+---------------------------------------------------+-------------------+--------------+------------+------------+
; -23.986 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.927      ; 26.835     ;
; -23.982 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.925      ; 26.829     ;
; -23.898 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|r[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.927      ; 26.747     ;
; -23.890 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.931      ; 26.743     ;
; -23.886 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.929      ; 26.737     ;
; -23.817 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|b[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.925      ; 26.664     ;
; -23.817 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.925      ; 26.664     ;
; -23.811 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.925      ; 26.658     ;
; -23.802 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|r[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.931      ; 26.655     ;
; -23.795 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|r[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.927      ; 26.644     ;
; -23.791 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.927      ; 26.640     ;
; -23.784 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|r[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.927      ; 26.633     ;
; -23.742 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.925      ; 26.589     ;
; -23.728 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|b[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.925      ; 26.575     ;
; -23.721 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.929      ; 26.572     ;
; -23.721 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|b[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.929      ; 26.572     ;
; -23.715 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.929      ; 26.566     ;
; -23.714 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|b[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.927      ; 26.563     ;
; -23.699 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|r[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.931      ; 26.552     ;
; -23.695 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.931      ; 26.548     ;
; -23.688 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|r[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.931      ; 26.541     ;
; -23.684 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|r[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.929      ; 26.535     ;
; -23.682 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|g[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.925      ; 26.529     ;
; -23.679 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|g[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.925      ; 26.526     ;
; -23.646 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.929      ; 26.497     ;
; -23.632 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|b[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.929      ; 26.483     ;
; -23.618 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|b[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.931      ; 26.471     ;
; -23.616 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|g[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.927      ; 26.465     ;
; -23.613 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.933      ; 26.468     ;
; -23.609 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.931      ; 26.462     ;
; -23.588 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|r[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.933      ; 26.443     ;
; -23.586 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|g[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.929      ; 26.437     ;
; -23.583 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|g[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.929      ; 26.434     ;
; -23.531 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|r[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.929      ; 26.382     ;
; -23.528 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|r[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.929      ; 26.379     ;
; -23.525 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|r[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.933      ; 26.380     ;
; -23.520 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|g[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.931      ; 26.373     ;
; -23.444 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|b[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.931      ; 26.297     ;
; -23.444 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.931      ; 26.297     ;
; -23.438 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.931      ; 26.291     ;
; -23.435 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|r[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.933      ; 26.290     ;
; -23.432 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|r[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.933      ; 26.287     ;
; -23.422 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|r[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.933      ; 26.277     ;
; -23.418 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.933      ; 26.273     ;
; -23.411 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|r[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.933      ; 26.266     ;
; -23.369 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.931      ; 26.222     ;
; -23.355 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|b[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.931      ; 26.208     ;
; -23.341 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|b[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.933      ; 26.196     ;
; -23.311 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|r[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.935      ; 26.168     ;
; -23.309 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|g[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.931      ; 26.162     ;
; -23.306 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|g[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.931      ; 26.159     ;
; -23.243 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|g[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.933      ; 26.098     ;
; -23.158 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|r[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.935      ; 26.015     ;
; -23.155 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|r[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.935      ; 26.012     ;
; -22.514 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.931      ; 25.367     ;
; -22.510 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.929      ; 25.361     ;
; -22.426 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|r[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.931      ; 25.279     ;
; -22.345 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|b[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.929      ; 25.196     ;
; -22.345 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.929      ; 25.196     ;
; -22.339 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.929      ; 25.190     ;
; -22.323 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|r[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.931      ; 25.176     ;
; -22.319 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.931      ; 25.172     ;
; -22.312 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|r[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.931      ; 25.165     ;
; -22.270 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.929      ; 25.121     ;
; -22.256 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|b[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.929      ; 25.107     ;
; -22.242 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|b[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.931      ; 25.095     ;
; -22.212 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|r[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.933      ; 25.067     ;
; -22.210 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|g[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.929      ; 25.061     ;
; -22.207 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|g[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.929      ; 25.058     ;
; -22.144 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|g[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.931      ; 24.997     ;
; -22.059 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|r[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.933      ; 24.914     ;
; -22.056 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|r[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.933      ; 24.911     ;
; -17.033 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.924      ; 19.879     ;
; -16.864 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|b[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.922      ; 19.708     ;
; -16.858 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.922      ; 19.702     ;
; -16.829 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.922      ; 19.673     ;
; -16.715 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|g[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.922      ; 19.559     ;
; -16.681 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.924      ; 19.527     ;
; -16.663 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.922      ; 19.507     ;
; -16.663 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|g[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.924      ; 19.509     ;
; -16.616 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.922      ; 19.460     ;
; -16.611 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|g[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.922      ; 19.455     ;
; -16.604 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|b[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.922      ; 19.448     ;
; -16.553 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|r[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.924      ; 19.399     ;
; -16.549 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|r[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.926      ; 19.397     ;
; -16.548 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|r[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.926      ; 19.396     ;
; -16.521 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|r[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.926      ; 19.369     ;
; -16.484 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|r[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.924      ; 19.330     ;
; -16.474 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|r[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.924      ; 19.320     ;
; -16.290 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|b[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.924      ; 19.136     ;
; -14.401 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|PPU_STATUS_OUT[6] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.933      ; 17.256     ;
; -14.305 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|PPU_STATUS_OUT[6] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.937      ; 17.164     ;
; -14.028 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|PPU_STATUS_OUT[6] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.939      ; 16.889     ;
; -12.906 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|PPU_STATUS_OUT[6] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.937      ; 15.765     ;
; -11.943 ; PPU:inst9|PALETTE_ROM~51                                                                     ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.854      ; 14.719     ;
; -11.909 ; PPU:inst9|PALETTE_ROM~51                                                                     ; PPU:inst9|r[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.856      ; 14.687     ;
; -11.802 ; PPU:inst9|PALETTE_ROM~51                                                                     ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.856      ; 14.580     ;
; -11.725 ; PPU:inst9|PALETTE_ROM~51                                                                     ; PPU:inst9|b[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.856      ; 14.503     ;
; -11.709 ; PPU:inst9|PALETTE_ROM~162                                                                    ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.822      ; 14.453     ;
; -11.697 ; PPU:inst9|PALETTE_ROM~51                                                                     ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.854      ; 14.473     ;
+---------+----------------------------------------------------------------------------------------------+-----------------------------+---------------------------------------------------+-------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                  ;
+---------+-------------------+----------------------------------------------------------------------------------------------------+-------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node         ; To Node                                                                                            ; Launch Clock      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------+----------------------------------------------------------------------------------------------------+-------------------+---------------------------------------------------+--------------+------------+------------+
; -11.749 ; PPU:inst9|col[7]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.604     ; 8.144      ;
; -11.718 ; PPU:inst9|col[7]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.602     ; 8.115      ;
; -11.690 ; PPU:inst9|col[7]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.598     ; 8.091      ;
; -11.680 ; PPU:inst9|col[1]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.604     ; 8.075      ;
; -11.649 ; PPU:inst9|col[1]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.602     ; 8.046      ;
; -11.626 ; PPU:inst9|col[8]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.604     ; 8.021      ;
; -11.621 ; PPU:inst9|col[1]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.598     ; 8.022      ;
; -11.595 ; PPU:inst9|col[8]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.602     ; 7.992      ;
; -11.590 ; PPU:inst9|col[6]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.604     ; 7.985      ;
; -11.561 ; PPU:inst9|col[8]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.598     ; 7.962      ;
; -11.559 ; PPU:inst9|col[6]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.602     ; 7.956      ;
; -11.540 ; PPU:inst9|col[2]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.604     ; 7.935      ;
; -11.531 ; PPU:inst9|col[6]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.598     ; 7.932      ;
; -11.530 ; PPU:inst9|row[2]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.596     ; 7.933      ;
; -11.509 ; PPU:inst9|col[2]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.602     ; 7.906      ;
; -11.499 ; PPU:inst9|row[2]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.594     ; 7.904      ;
; -11.496 ; PPU:inst9|row[1]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.596     ; 7.899      ;
; -11.492 ; PPU:inst9|YSCL[1] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.596     ; 7.895      ;
; -11.482 ; PPU:inst9|col[3]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.604     ; 7.877      ;
; -11.475 ; PPU:inst9|col[2]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.598     ; 7.876      ;
; -11.465 ; PPU:inst9|row[1]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.594     ; 7.870      ;
; -11.461 ; PPU:inst9|YSCL[1] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.594     ; 7.866      ;
; -11.451 ; PPU:inst9|col[3]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.602     ; 7.848      ;
; -11.423 ; PPU:inst9|col[3]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.598     ; 7.824      ;
; -11.421 ; PPU:inst9|col[4]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.604     ; 7.816      ;
; -11.390 ; PPU:inst9|col[4]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.602     ; 7.787      ;
; -11.379 ; PPU:inst9|row[4]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.596     ; 7.782      ;
; -11.356 ; PPU:inst9|col[4]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.598     ; 7.757      ;
; -11.351 ; PPU:inst9|YSCL[3] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.596     ; 7.754      ;
; -11.349 ; PPU:inst9|row[3]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.596     ; 7.752      ;
; -11.348 ; PPU:inst9|row[4]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.594     ; 7.753      ;
; -11.320 ; PPU:inst9|col[5]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.604     ; 7.715      ;
; -11.320 ; PPU:inst9|YSCL[3] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.594     ; 7.725      ;
; -11.318 ; PPU:inst9|row[3]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.594     ; 7.723      ;
; -11.311 ; PPU:inst9|col[7]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.602     ; 7.708      ;
; -11.289 ; PPU:inst9|col[5]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.602     ; 7.686      ;
; -11.261 ; PPU:inst9|YSCL[0] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.596     ; 7.664      ;
; -11.261 ; PPU:inst9|col[5]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.598     ; 7.662      ;
; -11.242 ; PPU:inst9|col[1]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.602     ; 7.639      ;
; -11.241 ; PPU:inst9|row[2]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.590     ; 7.650      ;
; -11.230 ; PPU:inst9|YSCL[0] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.594     ; 7.635      ;
; -11.207 ; PPU:inst9|row[1]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.590     ; 7.616      ;
; -11.203 ; PPU:inst9|YSCL[1] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.590     ; 7.612      ;
; -11.182 ; PPU:inst9|col[8]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.602     ; 7.579      ;
; -11.152 ; PPU:inst9|col[6]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.602     ; 7.549      ;
; -11.115 ; PPU:inst9|YSCL[2] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.596     ; 7.518      ;
; -11.096 ; PPU:inst9|col[2]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.602     ; 7.493      ;
; -11.090 ; PPU:inst9|row[4]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.590     ; 7.499      ;
; -11.084 ; PPU:inst9|YSCL[2] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.594     ; 7.489      ;
; -11.062 ; PPU:inst9|YSCL[3] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.590     ; 7.471      ;
; -11.060 ; PPU:inst9|row[3]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.590     ; 7.469      ;
; -11.051 ; PPU:inst9|row[7]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.596     ; 7.454      ;
; -11.044 ; PPU:inst9|col[3]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.602     ; 7.441      ;
; -11.020 ; PPU:inst9|row[7]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.594     ; 7.425      ;
; -11.010 ; PPU:inst9|YSCL[6] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.596     ; 7.413      ;
; -10.979 ; PPU:inst9|YSCL[6] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.594     ; 7.384      ;
; -10.977 ; PPU:inst9|col[4]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.602     ; 7.374      ;
; -10.972 ; PPU:inst9|YSCL[0] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.590     ; 7.381      ;
; -10.882 ; PPU:inst9|col[5]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.602     ; 7.279      ;
; -10.876 ; PPU:inst9|row[2]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.594     ; 7.281      ;
; -10.867 ; PPU:inst9|row[8]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.596     ; 7.270      ;
; -10.842 ; PPU:inst9|row[1]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.594     ; 7.247      ;
; -10.838 ; PPU:inst9|YSCL[1] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.594     ; 7.243      ;
; -10.836 ; PPU:inst9|row[8]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.594     ; 7.241      ;
; -10.826 ; PPU:inst9|YSCL[2] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.590     ; 7.235      ;
; -10.818 ; PPU:inst9|YSCL[7] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.596     ; 7.221      ;
; -10.787 ; PPU:inst9|YSCL[7] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.594     ; 7.192      ;
; -10.762 ; PPU:inst9|row[7]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.590     ; 7.171      ;
; -10.737 ; PPU:inst9|row[5]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.596     ; 7.140      ;
; -10.725 ; PPU:inst9|row[4]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.594     ; 7.130      ;
; -10.721 ; PPU:inst9|YSCL[6] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.590     ; 7.130      ;
; -10.706 ; PPU:inst9|row[5]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.594     ; 7.111      ;
; -10.697 ; PPU:inst9|YSCL[3] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.594     ; 7.102      ;
; -10.695 ; PPU:inst9|row[3]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.594     ; 7.100      ;
; -10.685 ; PPU:inst9|YSCL[4] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.596     ; 7.088      ;
; -10.654 ; PPU:inst9|YSCL[4] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.594     ; 7.059      ;
; -10.607 ; PPU:inst9|YSCL[0] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.594     ; 7.012      ;
; -10.578 ; PPU:inst9|row[8]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.590     ; 6.987      ;
; -10.529 ; PPU:inst9|YSCL[7] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.590     ; 6.938      ;
; -10.461 ; PPU:inst9|YSCL[2] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.594     ; 6.866      ;
; -10.459 ; PPU:inst9|row[6]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.596     ; 6.862      ;
; -10.448 ; PPU:inst9|row[5]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.590     ; 6.857      ;
; -10.428 ; PPU:inst9|row[6]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.594     ; 6.833      ;
; -10.397 ; PPU:inst9|row[7]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.594     ; 6.802      ;
; -10.396 ; PPU:inst9|YSCL[4] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.590     ; 6.805      ;
; -10.382 ; PPU:inst9|row[2]  ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.588     ; 6.793      ;
; -10.356 ; PPU:inst9|YSCL[6] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.594     ; 6.761      ;
; -10.352 ; PPU:inst9|YSCL[5] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.596     ; 6.755      ;
; -10.344 ; PPU:inst9|YSCL[1] ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.588     ; 6.755      ;
; -10.321 ; PPU:inst9|YSCL[5] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.594     ; 6.726      ;
; -10.314 ; PPU:inst9|row[1]  ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.588     ; 6.725      ;
; -10.231 ; PPU:inst9|row[4]  ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.588     ; 6.642      ;
; -10.213 ; PPU:inst9|row[8]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.594     ; 6.618      ;
; -10.203 ; PPU:inst9|YSCL[3] ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.588     ; 6.614      ;
; -10.170 ; PPU:inst9|row[6]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.590     ; 6.579      ;
; -10.170 ; PPU:inst9|row[3]  ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.588     ; 6.581      ;
; -10.164 ; PPU:inst9|YSCL[7] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.594     ; 6.569      ;
; -10.113 ; PPU:inst9|YSCL[0] ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.588     ; 6.524      ;
; -10.083 ; PPU:inst9|row[5]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.594     ; 6.488      ;
; -10.063 ; PPU:inst9|YSCL[5] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.590     ; 6.472      ;
+---------+-------------------+----------------------------------------------------------------------------------------------------+-------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLKDIV:inst4|CLK_OUT~reg0'                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------+---------------------------------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                        ; Launch Clock                                      ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------+---------------------------------------------------+---------------------------+--------------+------------+------------+
; -5.216 ; PPU:inst9|altsyncram:Mux9_rtl_0|altsyncram_9lv:auto_generated|ram_block1a0~porta_address_reg0                  ; MemoryController:inst8|PPU_READ_BACK_BUFFER[2] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.001        ; 2.046      ; 7.184      ;
; -4.929 ; PPU:inst9|altsyncram:Mux7_rtl_0|altsyncram_blv:auto_generated|ram_block1a0~porta_address_reg0                  ; MemoryController:inst8|PPU_READ_BACK_BUFFER[4] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.001        ; 2.054      ; 6.905      ;
; -4.926 ; PPU:inst9|altsyncram:Mux10_rtl_0|altsyncram_8lv:auto_generated|ram_block1a0~porta_address_reg0                 ; MemoryController:inst8|PPU_READ_BACK_BUFFER[1] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.001        ; 2.047      ; 6.895      ;
; -4.923 ; PPU:inst9|altsyncram:Mux5_rtl_0|altsyncram_dlv:auto_generated|ram_block1a0~porta_address_reg0                  ; MemoryController:inst8|PPU_READ_BACK_BUFFER[6] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.001        ; 2.068      ; 6.913      ;
; -4.843 ; PPU:inst9|altsyncram:Mux8_rtl_0|altsyncram_alv:auto_generated|ram_block1a0~porta_address_reg0                  ; MemoryController:inst8|PPU_READ_BACK_BUFFER[3] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.001        ; 2.063      ; 6.828      ;
; -4.753 ; PPU:inst9|altsyncram:Mux4_rtl_0|altsyncram_elv:auto_generated|ram_block1a0~porta_address_reg0                  ; MemoryController:inst8|PPU_READ_BACK_BUFFER[7] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.001        ; 2.065      ; 6.740      ;
; -4.744 ; PPU:inst9|altsyncram:Mux6_rtl_0|altsyncram_clv:auto_generated|ram_block1a0~porta_address_reg0                  ; MemoryController:inst8|PPU_READ_BACK_BUFFER[5] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.001        ; 2.041      ; 6.707      ;
; -4.729 ; PPU:inst9|altsyncram:Mux11_rtl_0|altsyncram_7lv:auto_generated|ram_block1a0~porta_address_reg0                 ; MemoryController:inst8|PPU_READ_BACK_BUFFER[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.001        ; 2.062      ; 6.713      ;
; 1.803  ; MemoryController:inst8|readAddr[1]                                                                             ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.061     ; 18.137     ;
; 2.044  ; MemoryController:inst8|readAddr[1]                                                                             ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.075     ; 17.882     ;
; 2.056  ; MemoryController:inst8|readAddr[1]                                                                             ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.388      ; 18.333     ;
; 2.218  ; MemoryController:inst8|readAddr[0]                                                                             ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.061     ; 17.722     ;
; 2.260  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a11~portb_address_reg0    ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.393     ; 17.348     ;
; 2.411  ; MemoryController:inst8|readAddr[2]                                                                             ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.066     ; 17.524     ;
; 2.459  ; MemoryController:inst8|readAddr[0]                                                                             ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.075     ; 17.467     ;
; 2.471  ; MemoryController:inst8|readAddr[0]                                                                             ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.388      ; 17.918     ;
; 2.485  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a19~portb_address_reg0    ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.402     ; 17.114     ;
; 2.501  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a11~portb_address_reg0    ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.407     ; 17.093     ;
; 2.504  ; MemoryController:inst8|altsyncram:CPU_MEM_rtl_0|altsyncram_qsh1:auto_generated|ram_block1a0~portb_address_reg0 ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.412     ; 17.085     ;
; 2.513  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a11~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.056      ; 17.544     ;
; 2.549  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a0~portb_address_reg0     ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.410     ; 17.042     ;
; 2.652  ; MemoryController:inst8|readAddr[2]                                                                             ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.080     ; 17.269     ;
; 2.664  ; MemoryController:inst8|readAddr[2]                                                                             ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.383      ; 17.720     ;
; 2.726  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a19~portb_address_reg0    ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.416     ; 16.859     ;
; 2.738  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a19~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.047      ; 17.310     ;
; 2.745  ; MemoryController:inst8|altsyncram:CPU_MEM_rtl_0|altsyncram_qsh1:auto_generated|ram_block1a0~portb_address_reg0 ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.426     ; 16.830     ;
; 2.757  ; MemoryController:inst8|altsyncram:CPU_MEM_rtl_0|altsyncram_qsh1:auto_generated|ram_block1a0~portb_address_reg0 ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.037      ; 17.281     ;
; 2.766  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a18~portb_address_reg0    ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.412     ; 16.823     ;
; 2.790  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a0~portb_address_reg0     ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.424     ; 16.787     ;
; 2.802  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a0~portb_address_reg0     ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.039      ; 17.238     ;
; 2.817  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a1~portb_address_reg0     ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.408     ; 16.776     ;
; 2.837  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a26~portb_address_reg0    ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.413     ; 16.751     ;
; 2.865  ; MemoryController:inst8|readAddr[1]                                                                             ; CPU_6502:inst|flags[6]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.077     ; 17.059     ;
; 2.917  ; MemoryController:inst8|readAddr[3]                                                                             ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.061     ; 17.023     ;
; 2.931  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a7~portb_address_reg0     ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.409     ; 16.661     ;
; 2.961  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a13~portb_address_reg0    ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.398     ; 16.642     ;
; 2.968  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a27~portb_address_reg0    ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.397     ; 16.636     ;
; 2.974  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a13~portb_address_reg0    ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.412     ; 16.615     ;
; 2.986  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a13~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.051      ; 17.066     ;
; 3.007  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a18~portb_address_reg0    ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.426     ; 16.568     ;
; 3.019  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a18~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.037      ; 17.019     ;
; 3.051  ; MemoryController:inst8|OTHER_CTRL[3][5]                                                                        ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.049     ; 16.901     ;
; 3.058  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a1~portb_address_reg0     ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.422     ; 16.521     ;
; 3.064  ; MemoryController:inst8|OTHER_CTRL[3][5]                                                                        ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.063     ; 16.874     ;
; 3.070  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a1~portb_address_reg0     ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.041      ; 16.972     ;
; 3.076  ; MemoryController:inst8|OTHER_CTRL[3][5]                                                                        ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.400      ; 17.325     ;
; 3.078  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a26~portb_address_reg0    ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.427     ; 16.496     ;
; 3.090  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a26~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.036      ; 16.947     ;
; 3.093  ; MemoryController:inst8|readAddr[3]                                                                             ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.075     ; 16.833     ;
; 3.105  ; MemoryController:inst8|readAddr[3]                                                                             ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.388      ; 17.284     ;
; 3.112  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a24~portb_address_reg0    ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.412     ; 16.477     ;
; 3.136  ; MemoryController:inst8|readAddr[1]                                                                             ; CPU_6502:inst|DATA_OUT[7]                      ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.074     ; 16.791     ;
; 3.151  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a25~portb_address_reg0    ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.404     ; 16.446     ;
; 3.154  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a21~portb_address_reg0    ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.397     ; 16.450     ;
; 3.167  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a21~portb_address_reg0    ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.411     ; 16.423     ;
; 3.179  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a21~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.052      ; 16.874     ;
; 3.199  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a23~portb_address_reg0    ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.409     ; 16.393     ;
; 3.209  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a27~portb_address_reg0    ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.411     ; 16.381     ;
; 3.221  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a27~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.052      ; 16.832     ;
; 3.263  ; MemoryController:inst8|readAddr[1]                                                                             ; CPU_6502:inst|A[7]                             ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.060     ; 16.678     ;
; 3.264  ; MemoryController:inst8|readAddr[8]                                                                             ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.039     ; 16.698     ;
; 3.272  ; MemoryController:inst8|readAddr[7]                                                                             ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.039     ; 16.690     ;
; 3.275  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a20~portb_address_reg0    ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.399     ; 16.327     ;
; 3.280  ; MemoryController:inst8|readAddr[0]                                                                             ; CPU_6502:inst|flags[6]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.077     ; 16.644     ;
; 3.305  ; MemoryController:inst8|readAddr[12]                                                                            ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.036     ; 16.660     ;
; 3.327  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a11~portb_address_reg0    ; CPU_6502:inst|flags[6]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.409     ; 16.265     ;
; 3.335  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a17~portb_address_reg0    ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.417     ; 16.249     ;
; 3.342  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a4~portb_address_reg0     ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.399     ; 16.260     ;
; 3.353  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a24~portb_address_reg0    ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.426     ; 16.222     ;
; 3.356  ; MemoryController:inst8|readAddr[1]                                                                             ; CPU_6502:inst|A[3]                             ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.072     ; 16.573     ;
; 3.365  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a24~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.037      ; 16.673     ;
; 3.392  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a25~portb_address_reg0    ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.418     ; 16.191     ;
; 3.404  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a25~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.045      ; 16.642     ;
; 3.413  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a2~portb_address_reg0     ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.410     ; 16.178     ;
; 3.434  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a5~portb_address_reg0     ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.402     ; 16.165     ;
; 3.447  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a5~portb_address_reg0     ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.416     ; 16.138     ;
; 3.459  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a5~portb_address_reg0     ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.047      ; 16.589     ;
; 3.473  ; MemoryController:inst8|readAddr[2]                                                                             ; CPU_6502:inst|flags[6]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.082     ; 16.446     ;
; 3.498  ; MemoryController:inst8|readAddr[10]                                                                            ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.039     ; 16.464     ;
; 3.502  ; MemoryController:inst8|readAddr[1]                                                                             ; CPU_6502:inst|A[5]                             ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.072     ; 16.427     ;
; 3.505  ; MemoryController:inst8|readAddr[8]                                                                             ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.053     ; 16.443     ;
; 3.507  ; MemoryController:inst8|readAddr[11]                                                                            ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.039     ; 16.455     ;
; 3.513  ; MemoryController:inst8|readAddr[7]                                                                             ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.053     ; 16.435     ;
; 3.514  ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[20]                                                                ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.039     ; 16.448     ;
; 3.517  ; MemoryController:inst8|readAddr[8]                                                                             ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.410      ; 16.894     ;
; 3.525  ; MemoryController:inst8|readAddr[7]                                                                             ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.410      ; 16.886     ;
; 3.525  ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[17]                                                                ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.039     ; 16.437     ;
; 3.526  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a30~portb_address_reg0    ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.399     ; 16.076     ;
; 3.544  ; MemoryController:inst8|readAddr[1]                                                                             ; CPU_6502:inst|A[6]                             ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.073     ; 16.384     ;
; 3.546  ; MemoryController:inst8|readAddr[12]                                                                            ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.050     ; 16.405     ;
; 3.551  ; MemoryController:inst8|readAddr[0]                                                                             ; CPU_6502:inst|DATA_OUT[7]                      ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.074     ; 16.376     ;
; 3.552  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a19~portb_address_reg0    ; CPU_6502:inst|flags[6]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.418     ; 16.031     ;
; 3.555  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a28~portb_address_reg0    ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.397     ; 16.049     ;
; 3.558  ; MemoryController:inst8|readAddr[12]                                                                            ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.413      ; 16.856     ;
; 3.558  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a7~portb_address_reg0     ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.395     ; 16.048     ;
; 3.564  ; MemoryController:inst8|altsyncram:CPU_MEM_rtl_0|altsyncram_qsh1:auto_generated|ram_block1a1~portb_address_reg0 ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.432     ; 16.005     ;
; 3.566  ; MemoryController:inst8|altsyncram:CPU_MEM_rtl_0|altsyncram_qsh1:auto_generated|ram_block1a0~portb_address_reg0 ; CPU_6502:inst|flags[6]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.428     ; 16.007     ;
; 3.573  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a16~portb_address_reg0    ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.416     ; 16.012     ;
; 3.576  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a17~portb_address_reg0    ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.431     ; 15.994     ;
; 3.588  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a17~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.032      ; 16.445     ;
+--------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------+---------------------------------------------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                 ;
+--------+---------------------------------------------+--------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+--------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -4.527 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[6] ; DVI_OUT:inst1|rSH_BLU[6] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.413     ; 1.066      ;
; -4.349 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[4] ; DVI_OUT:inst1|rSH_RED[4] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.417     ; 0.884      ;
; -4.348 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[7] ; DVI_OUT:inst1|rSH_GRN[7] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.417     ; 0.883      ;
; -4.348 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[5] ; DVI_OUT:inst1|rSH_RED[5] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.417     ; 0.883      ;
; -4.348 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[4] ; DVI_OUT:inst1|rSH_GRN[4] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.417     ; 0.883      ;
; -4.348 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[6] ; DVI_OUT:inst1|rSH_GRN[6] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.417     ; 0.883      ;
; -4.348 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[0] ; DVI_OUT:inst1|rSH_GRN[0] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.417     ; 0.883      ;
; -4.348 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[7] ; DVI_OUT:inst1|rSH_RED[7] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.417     ; 0.883      ;
; -4.347 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[9] ; DVI_OUT:inst1|rSH_RED[9] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.417     ; 0.882      ;
; -4.346 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2] ; DVI_OUT:inst1|rSH_RED[2] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.417     ; 0.881      ;
; -4.346 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[6] ; DVI_OUT:inst1|rSH_RED[6] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.417     ; 0.881      ;
; -4.346 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[0] ; DVI_OUT:inst1|rSH_RED[0] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.417     ; 0.881      ;
; -4.346 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[1] ; DVI_OUT:inst1|rSH_GRN[1] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.417     ; 0.881      ;
; -4.346 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[1] ; DVI_OUT:inst1|rSH_RED[1] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.417     ; 0.881      ;
; -4.346 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[2] ; DVI_OUT:inst1|rSH_GRN[2] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.417     ; 0.881      ;
; -4.346 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[5] ; DVI_OUT:inst1|rSH_GRN[5] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.417     ; 0.881      ;
; -4.345 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[2] ; DVI_OUT:inst1|rSH_BLU[2] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.413     ; 0.884      ;
; -4.345 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[9] ; DVI_OUT:inst1|rSH_GRN[9] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.417     ; 0.880      ;
; -4.345 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[3] ; DVI_OUT:inst1|rSH_RED[3] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.417     ; 0.880      ;
; -4.345 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[3] ; DVI_OUT:inst1|rSH_GRN[3] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.417     ; 0.880      ;
; -4.345 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[8] ; DVI_OUT:inst1|rSH_RED[8] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.417     ; 0.880      ;
; -4.345 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[1] ; DVI_OUT:inst1|rSH_BLU[1] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.414     ; 0.883      ;
; -4.345 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[8] ; DVI_OUT:inst1|rSH_GRN[8] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.417     ; 0.880      ;
; -4.345 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[7] ; DVI_OUT:inst1|rSH_BLU[7] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.414     ; 0.883      ;
; -4.344 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[5] ; DVI_OUT:inst1|rSH_BLU[5] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.414     ; 0.882      ;
; -4.344 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[8] ; DVI_OUT:inst1|rSH_BLU[8] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.413     ; 0.883      ;
; -4.343 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[0] ; DVI_OUT:inst1|rSH_BLU[0] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.413     ; 0.882      ;
; -4.343 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[9] ; DVI_OUT:inst1|rSH_BLU[9] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.414     ; 0.881      ;
; -4.343 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[3] ; DVI_OUT:inst1|rSH_BLU[3] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.414     ; 0.881      ;
; -4.342 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[4] ; DVI_OUT:inst1|rSH_BLU[4] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.413     ; 0.881      ;
; 3.552  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_BLU[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.072     ; 4.376      ;
; 3.561  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_BLU[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.072     ; 4.367      ;
; 3.621  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_BLU[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.072     ; 4.307      ;
; 3.623  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_BLU[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.072     ; 4.305      ;
; 3.630  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_BLU[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.072     ; 4.298      ;
; 3.632  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_BLU[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.072     ; 4.296      ;
; 3.822  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_BLU[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.072     ; 4.106      ;
; 3.832  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_BLU[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.072     ; 4.096      ;
; 3.850  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_BLU[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.072     ; 4.078      ;
; 3.851  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_BLU[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.072     ; 4.077      ;
; 3.854  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_BLU[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.072     ; 4.074      ;
; 3.859  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_BLU[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.072     ; 4.069      ;
; 3.860  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_BLU[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.072     ; 4.068      ;
; 3.863  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_BLU[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.072     ; 4.065      ;
; 3.890  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_BLU[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.072     ; 4.038      ;
; 3.891  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_BLU[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.072     ; 4.037      ;
; 3.892  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_RED[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.076     ; 4.032      ;
; 3.892  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_RED[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.076     ; 4.032      ;
; 3.892  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_RED[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.076     ; 4.032      ;
; 3.893  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_BLU[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.072     ; 4.035      ;
; 3.901  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_RED[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.076     ; 4.023      ;
; 3.901  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_RED[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.076     ; 4.023      ;
; 3.901  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_RED[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.076     ; 4.023      ;
; 3.901  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_BLU[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.072     ; 4.027      ;
; 3.903  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_BLU[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.072     ; 4.025      ;
; 3.959  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_BLU[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.072     ; 3.969      ;
; 3.961  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_BLU[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.072     ; 3.967      ;
; 3.984  ; DVI_OUT:inst1|rSH_CLK[0]                    ; DVI_OUT:inst1|rSH_BLU[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.072     ; 3.944      ;
; 4.053  ; DVI_OUT:inst1|rSH_CLK[0]                    ; DVI_OUT:inst1|rSH_BLU[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.072     ; 3.875      ;
; 4.055  ; DVI_OUT:inst1|rSH_CLK[0]                    ; DVI_OUT:inst1|rSH_BLU[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.072     ; 3.873      ;
; 4.120  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_BLU[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.072     ; 3.808      ;
; 4.121  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_BLU[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.072     ; 3.807      ;
; 4.124  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_BLU[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.072     ; 3.804      ;
; 4.129  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_RED[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.076     ; 3.795      ;
; 4.129  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_RED[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.076     ; 3.795      ;
; 4.129  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_RED[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.076     ; 3.795      ;
; 4.129  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_RED[8] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.076     ; 3.795      ;
; 4.130  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_BLU[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.072     ; 3.798      ;
; 4.131  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_BLU[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.072     ; 3.797      ;
; 4.134  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_BLU[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.072     ; 3.794      ;
; 4.138  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_RED[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.076     ; 3.786      ;
; 4.138  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_RED[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.076     ; 3.786      ;
; 4.138  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_RED[8] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.076     ; 3.786      ;
; 4.138  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_RED[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.076     ; 3.786      ;
; 4.143  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_BLU[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.072     ; 3.785      ;
; 4.144  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_BLU[8] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.072     ; 3.784      ;
; 4.146  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_BLU[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.072     ; 3.782      ;
; 4.148  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_BLU[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.072     ; 3.780      ;
; 4.151  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_BLU[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.072     ; 3.777      ;
; 4.152  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_BLU[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.072     ; 3.776      ;
; 4.153  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_BLU[8] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.072     ; 3.775      ;
; 4.155  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_BLU[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.072     ; 3.773      ;
; 4.157  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_BLU[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.072     ; 3.771      ;
; 4.162  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_RED[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.076     ; 3.762      ;
; 4.162  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_RED[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.076     ; 3.762      ;
; 4.162  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_RED[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.076     ; 3.762      ;
; 4.172  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_RED[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.076     ; 3.752      ;
; 4.172  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_RED[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.076     ; 3.752      ;
; 4.172  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_RED[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.076     ; 3.752      ;
; 4.188  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_BLU[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.072     ; 3.740      ;
; 4.189  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_BLU[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.072     ; 3.739      ;
; 4.192  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_BLU[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.072     ; 3.736      ;
; 4.220  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_BLU[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.072     ; 3.708      ;
; 4.222  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_BLU[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.072     ; 3.706      ;
; 4.230  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_RED[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.076     ; 3.694      ;
; 4.230  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_RED[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.076     ; 3.694      ;
; 4.230  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_RED[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.076     ; 3.694      ;
; 4.254  ; DVI_OUT:inst1|rSH_CLK[1]                    ; DVI_OUT:inst1|rSH_BLU[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.072     ; 3.674      ;
; 4.267  ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_BLU[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.072     ; 3.661      ;
; 4.282  ; DVI_OUT:inst1|rSH_CLK[0]                    ; DVI_OUT:inst1|rSH_BLU[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.072     ; 3.646      ;
+--------+---------------------------------------------+--------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PPU:inst9|clk_out'                                                                                                                                                      ;
+--------+------------------------------------------------------+------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 30.269 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.080     ; 9.652      ;
; 30.274 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.078     ; 9.649      ;
; 30.322 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.079     ; 9.600      ;
; 30.355 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.080     ; 9.566      ;
; 30.360 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.078     ; 9.563      ;
; 30.374 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.080     ; 9.547      ;
; 30.408 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.079     ; 9.514      ;
; 30.460 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.080     ; 9.461      ;
; 30.583 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.080     ; 9.338      ;
; 30.588 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.078     ; 9.335      ;
; 30.601 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.080     ; 9.320      ;
; 30.606 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.078     ; 9.317      ;
; 30.636 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.079     ; 9.286      ;
; 30.654 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.079     ; 9.268      ;
; 30.688 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.080     ; 9.233      ;
; 30.706 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.080     ; 9.215      ;
; 30.942 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.078     ; 8.981      ;
; 31.012 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.080     ; 8.909      ;
; 31.028 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.078     ; 8.895      ;
; 31.098 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.080     ; 8.823      ;
; 31.194 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.078     ; 8.729      ;
; 31.202 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.080     ; 8.719      ;
; 31.207 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.078     ; 8.716      ;
; 31.255 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.079     ; 8.667      ;
; 31.256 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.078     ; 8.667      ;
; 31.274 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.078     ; 8.649      ;
; 31.280 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.078     ; 8.643      ;
; 31.307 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.080     ; 8.614      ;
; 31.326 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.080     ; 8.595      ;
; 31.344 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.080     ; 8.577      ;
; 31.413 ; PPU:inst9|r[3]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[2]  ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.736     ; 7.852      ;
; 31.493 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.079     ; 8.429      ;
; 31.508 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.078     ; 8.415      ;
; 31.526 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.078     ; 8.397      ;
; 31.600 ; PPU:inst9|r[4]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[2]  ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.736     ; 7.665      ;
; 31.602 ; PPU:inst9|g[3]                                       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[3] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.730     ; 7.669      ;
; 31.683 ; PPU:inst9|g[3]                                       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[2] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.730     ; 7.588      ;
; 31.748 ; PPU:inst9|g[3]                                       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[1] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.730     ; 7.523      ;
; 31.764 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.079     ; 8.158      ;
; 31.818 ; PPU:inst9|r[2]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[2]  ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.734     ; 7.449      ;
; 31.818 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.079     ; 8.104      ;
; 31.824 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[1]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.079     ; 8.098      ;
; 31.842 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[8]     ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 8.078      ;
; 31.865 ; PPU:inst9|r[5]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[2]  ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.734     ; 7.402      ;
; 31.875 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.078     ; 8.048      ;
; 31.899 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 8.021      ;
; 31.900 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[3] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 8.020      ;
; 31.919 ; PPU:inst9|g[2]                                       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[3] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.732     ; 7.350      ;
; 31.921 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.079     ; 8.001      ;
; 31.945 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.080     ; 7.976      ;
; 31.946 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[3] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.078     ; 7.977      ;
; 31.995 ; PPU:inst9|b[5]                                       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[3] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.731     ; 7.275      ;
; 32.000 ; PPU:inst9|g[2]                                       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[2] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.732     ; 7.269      ;
; 32.015 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.080     ; 7.906      ;
; 32.032 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[3] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.078     ; 7.891      ;
; 32.065 ; PPU:inst9|g[2]                                       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[1] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.732     ; 7.204      ;
; 32.070 ; PPU:inst9|g[4]                                       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[3] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.730     ; 7.201      ;
; 32.101 ; PPU:inst9|b[4]                                       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[3] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.730     ; 7.170      ;
; 32.101 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.080     ; 7.820      ;
; 32.104 ; PPU:inst9|r[6]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[2]  ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.736     ; 7.161      ;
; 32.114 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 7.806      ;
; 32.115 ; PPU:inst9|g[5]                                       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[3] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.730     ; 7.156      ;
; 32.116 ; PPU:inst9|b[2]                                       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[3] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.730     ; 7.155      ;
; 32.127 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.078     ; 7.796      ;
; 32.140 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 7.780      ;
; 32.141 ; PPU:inst9|b[5]                                       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[1] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.731     ; 7.129      ;
; 32.149 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.078     ; 7.774      ;
; 32.151 ; PPU:inst9|g[4]                                       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[2] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.730     ; 7.120      ;
; 32.167 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 7.753      ;
; 32.168 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.078     ; 7.755      ;
; 32.168 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[3] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 7.752      ;
; 32.171 ; PPU:inst9|b[5]                                       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[2] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.731     ; 7.099      ;
; 32.196 ; PPU:inst9|g[5]                                       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[2] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.730     ; 7.075      ;
; 32.216 ; PPU:inst9|g[4]                                       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[1] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.730     ; 7.055      ;
; 32.217 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 7.703      ;
; 32.218 ; PPU:inst9|r[3]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[0]  ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.736     ; 7.047      ;
; 32.224 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 7.696      ;
; 32.225 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[3] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 7.695      ;
; 32.231 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 7.689      ;
; 32.237 ; PPU:inst9|r[3]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[3] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.736     ; 7.028      ;
; 32.247 ; PPU:inst9|b[4]                                       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[1] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.730     ; 7.024      ;
; 32.260 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[3] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.078     ; 7.663      ;
; 32.261 ; PPU:inst9|g[5]                                       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[1] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.730     ; 7.010      ;
; 32.262 ; PPU:inst9|b[2]                                       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[1] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.730     ; 7.009      ;
; 32.265 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 7.655      ;
; 32.271 ; PPU:inst9|r[3]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[2] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.736     ; 6.994      ;
; 32.277 ; PPU:inst9|b[4]                                       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[2] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.730     ; 6.994      ;
; 32.277 ; PPU:inst9|g[3]                                       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[0] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.730     ; 6.994      ;
; 32.278 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[3] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.078     ; 7.645      ;
; 32.279 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.077     ; 7.645      ;
; 32.280 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[1]          ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.079     ; 7.642      ;
; 32.292 ; PPU:inst9|b[2]                                       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[2] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.730     ; 6.979      ;
; 32.305 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[0]          ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.079     ; 7.617      ;
; 32.313 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 7.607      ;
; 32.314 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[3] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 7.606      ;
; 32.322 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[8]     ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.078     ; 7.601      ;
; 32.329 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.080     ; 7.592      ;
; 32.337 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[2]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.079     ; 7.585      ;
; 32.347 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.080     ; 7.574      ;
; 32.382 ; PPU:inst9|r[4]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[3] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.736     ; 6.883      ;
+--------+------------------------------------------------------+------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                     ;
+--------+---------------------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.035 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0                                                                     ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.208      ; 0.746      ;
; -0.027 ; PPU:inst9|VGA_CLK         ; PPU:inst9|VGA_CLK                                                                             ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.212      ; 0.758      ;
; -0.017 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0                                                                     ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.208      ; 0.764      ;
; 0.000  ; PPU:inst9|VGA_CLK         ; PPU:inst9|VGA_CLK                                                                             ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.212      ; 0.785      ;
; 0.677  ; CLKDIV:inst4|CNT[4]       ; CLKDIV:inst4|CNT[1]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.968      ;
; 0.679  ; CLKDIV:inst4|CNT[4]       ; CLKDIV:inst4|CNT[3]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.970      ;
; 0.751  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.618      ; 1.984      ;
; 0.764  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg   ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.625      ; 2.004      ;
; 0.773  ; CLKDIV:inst4|CNT[4]       ; CLKDIV:inst4|CNT[2]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.064      ;
; 0.773  ; CLKDIV:inst4|CNT[0]       ; CLKDIV:inst4|CNT[0]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.064      ;
; 0.774  ; CLKDIV:inst4|CNT[4]       ; CLKDIV:inst4|CNT[4]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.065      ;
; 0.780  ; CLKDIV:inst4|CNT[4]       ; CLKDIV:inst4|CLK_OUT~reg0                                                                     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.071      ;
; 0.790  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.622      ; 2.027      ;
; 0.870  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.618      ; 2.103      ;
; 0.881  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg   ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.625      ; 2.121      ;
; 0.911  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.622      ; 2.148      ;
; 0.916  ; CLKDIV:inst4|CNT[0]       ; CLKDIV:inst4|CLK_OUT~reg0                                                                     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.207      ;
; 0.918  ; CLKDIV:inst4|CNT[0]       ; CLKDIV:inst4|CNT[2]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.209      ;
; 1.053  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.618      ; 2.286      ;
; 1.055  ; CLKDIV:inst4|CNT[3]       ; CLKDIV:inst4|CLK_OUT~reg0                                                                     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.346      ;
; 1.057  ; CLKDIV:inst4|CNT[3]       ; CLKDIV:inst4|CNT[2]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.348      ;
; 1.104  ; CLKDIV:inst4|CNT[3]       ; CLKDIV:inst4|CNT[4]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.395      ;
; 1.119  ; CLKDIV:inst4|CNT[2]       ; CLKDIV:inst4|CNT[4]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.410      ;
; 1.146  ; CLKDIV:inst4|CNT[1]       ; CLKDIV:inst4|CNT[1]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.437      ;
; 1.150  ; CLKDIV:inst4|CNT[3]       ; CLKDIV:inst4|CNT[3]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.441      ;
; 1.178  ; CLKDIV:inst4|CNT[2]       ; CLKDIV:inst4|CLK_OUT~reg0                                                                     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.469      ;
; 1.180  ; CLKDIV:inst4|CNT[2]       ; CLKDIV:inst4|CNT[2]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.471      ;
; 1.199  ; CLKDIV:inst4|CNT[0]       ; CLKDIV:inst4|CNT[3]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.490      ;
; 1.200  ; CLKDIV:inst4|CNT[0]       ; CLKDIV:inst4|CNT[1]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.491      ;
; 1.216  ; CLKDIV:inst4|CNT[1]       ; CLKDIV:inst4|CLK_OUT~reg0                                                                     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.507      ;
; 1.219  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.618      ; 2.452      ;
; 1.242  ; CLKDIV:inst4|CNT[1]       ; CLKDIV:inst4|CNT[4]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.533      ;
; 1.243  ; CLKDIV:inst4|CNT[1]       ; CLKDIV:inst4|CNT[2]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.534      ;
; 1.260  ; CLKDIV:inst4|CNT[0]       ; CLKDIV:inst4|CNT[4]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.551      ;
; 1.286  ; PPU:inst9|VGA_CLK         ; PPU:inst9|clk_out                                                                             ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 2.079      ;
; 1.339  ; CLKDIV:inst4|CNT[3]       ; CLKDIV:inst4|CNT[1]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.630      ;
; 1.368  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.616      ; 2.599      ;
; 1.371  ; PPU:inst9|VGA_CLK         ; PPU:inst9|clk_out                                                                             ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 2.164      ;
; 1.461  ; CLKDIV:inst4|CNT[2]       ; CLKDIV:inst4|CNT[3]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.752      ;
; 1.462  ; CLKDIV:inst4|CNT[2]       ; CLKDIV:inst4|CNT[1]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.753      ;
; 1.505  ; CLKDIV:inst4|CNT[1]       ; CLKDIV:inst4|CNT[3]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.796      ;
; 1.558  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~porta_we_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.615      ; 2.788      ;
; 1.562  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.616      ; 2.793      ;
; 1.660  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~porta_we_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.615      ; 2.890      ;
; 1.848  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~porta_we_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.617      ; 3.080      ;
; 1.862  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~porta_we_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.617      ; 3.094      ;
; 1.872  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~porta_we_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.621      ; 3.108      ;
; 1.971  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~208                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.750      ; 3.294      ;
; 1.985  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~porta_we_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.617      ; 3.217      ;
; 1.997  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~porta_we_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.617      ; 3.229      ;
; 2.006  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~porta_we_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.621      ; 3.242      ;
; 2.036  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~208                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.750      ; 3.359      ;
; 2.067  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:Mux7_rtl_0|altsyncram_blv:auto_generated|ram_block1a0~porta_address_reg0 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.613      ; 3.295      ;
; 2.075  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:Mux6_rtl_0|altsyncram_clv:auto_generated|ram_block1a0~porta_address_reg0 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.625      ; 3.315      ;
; 2.131  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~202                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.725      ; 3.429      ;
; 2.131  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~200                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.725      ; 3.429      ;
; 2.131  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~203                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.725      ; 3.429      ;
; 2.131  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~198                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.725      ; 3.429      ;
; 2.131  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~199                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.725      ; 3.429      ;
; 2.131  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~201                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.725      ; 3.429      ;
; 2.191  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~55                                                                      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.714      ; 3.478      ;
; 2.195  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~202                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.725      ; 3.493      ;
; 2.195  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~200                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.725      ; 3.493      ;
; 2.195  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~203                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.725      ; 3.493      ;
; 2.195  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~198                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.725      ; 3.493      ;
; 2.195  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~199                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.725      ; 3.493      ;
; 2.195  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~201                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.725      ; 3.493      ;
; 2.208  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~226                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.722      ; 3.503      ;
; 2.208  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~222                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.722      ; 3.503      ;
; 2.208  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~223                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.722      ; 3.503      ;
; 2.208  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~225                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.722      ; 3.503      ;
; 2.219  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~234                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.742      ; 3.534      ;
; 2.219  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~232                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.742      ; 3.534      ;
; 2.219  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~235                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.742      ; 3.534      ;
; 2.219  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~230                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.742      ; 3.534      ;
; 2.219  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~231                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.742      ; 3.534      ;
; 2.219  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~233                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.742      ; 3.534      ;
; 2.223  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~266                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.684      ; 3.480      ;
; 2.223  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~264                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.684      ; 3.480      ;
; 2.223  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~267                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.684      ; 3.480      ;
; 2.223  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~262                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.684      ; 3.480      ;
; 2.223  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~263                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.684      ; 3.480      ;
; 2.223  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~265                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.684      ; 3.480      ;
; 2.241  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~226                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.722      ; 3.536      ;
; 2.241  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~222                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.722      ; 3.536      ;
; 2.241  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~223                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.722      ; 3.536      ;
; 2.241  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~225                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.722      ; 3.536      ;
; 2.247  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~55                                                                      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.714      ; 3.534      ;
; 2.264  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~234                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.742      ; 3.579      ;
; 2.264  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~232                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.742      ; 3.579      ;
; 2.264  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~235                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.742      ; 3.579      ;
; 2.264  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~230                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.742      ; 3.579      ;
; 2.264  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~231                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.742      ; 3.579      ;
; 2.264  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~233                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.742      ; 3.579      ;
; 2.266  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:Mux7_rtl_0|altsyncram_blv:auto_generated|ram_block1a0~porta_address_reg0 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.613      ; 3.494      ;
; 2.278  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~266                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.684      ; 3.535      ;
; 2.278  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~264                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.684      ; 3.535      ;
; 2.278  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~267                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.684      ; 3.535      ;
; 2.278  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~262                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.684      ; 3.535      ;
; 2.278  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~263                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.684      ; 3.535      ;
+--------+---------------------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLKDIV:inst4|CLK_OUT~reg0'                                                                                                                                                   ;
+-------+------------------------------------------------+-------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                         ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+-------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.435 ; CPU_6502:inst|flags[7]                         ; CPU_6502:inst|flags[7]                          ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.099      ; 0.746      ;
; 0.454 ; CPU_6502:inst|flags[6]                         ; CPU_6502:inst|flags[6]                          ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|IR[1]                            ; CPU_6502:inst|IR[1]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|IR[7]                            ; CPU_6502:inst|IR[7]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|CPU_STATE.INIT1                  ; CPU_6502:inst|CPU_STATE.INIT1                   ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|SP[6]                            ; CPU_6502:inst|SP[6]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|M[13]                            ; CPU_6502:inst|M[13]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|SP[4]                            ; CPU_6502:inst|SP[4]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|SP[5]                            ; CPU_6502:inst|SP[5]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|X[7]                             ; CPU_6502:inst|X[7]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|SP[7]                            ; CPU_6502:inst|SP[7]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|A[7]                             ; CPU_6502:inst|A[7]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|X[6]                             ; CPU_6502:inst|X[6]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|IR[0]                            ; CPU_6502:inst|IR[0]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|M[5]                             ; CPU_6502:inst|M[5]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|A[2]                             ; CPU_6502:inst|A[2]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|IR[3]                            ; CPU_6502:inst|IR[3]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|flags[0]                         ; CPU_6502:inst|flags[0]                          ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|IR[2]                            ; CPU_6502:inst|IR[2]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|A[1]                             ; CPU_6502:inst|A[1]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|NMI_STATE                        ; CPU_6502:inst|NMI_STATE                         ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|SP[1]                            ; CPU_6502:inst|SP[1]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|A[6]                             ; CPU_6502:inst|A[6]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|X[1]                             ; CPU_6502:inst|X[1]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|IR[6]                            ; CPU_6502:inst|IR[6]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|A[5]                             ; CPU_6502:inst|A[5]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|X[5]                             ; CPU_6502:inst|X[5]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|M[6]                             ; CPU_6502:inst|M[6]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|M[8]                             ; CPU_6502:inst|M[8]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|M[1]                             ; CPU_6502:inst|M[1]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|ADDR[1]~reg0                     ; CPU_6502:inst|ADDR[1]~reg0                      ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|A[0]                             ; CPU_6502:inst|A[0]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|SP[0]                            ; CPU_6502:inst|SP[0]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|A[4]                             ; CPU_6502:inst|A[4]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|CPU_STATE.EXECUTE                ; CPU_6502:inst|CPU_STATE.EXECUTE                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|X[4]                             ; CPU_6502:inst|X[4]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|M[4]                             ; CPU_6502:inst|M[4]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|page_crossed                     ; CPU_6502:inst|page_crossed                      ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|X[0]                             ; CPU_6502:inst|X[0]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|flags[1]                         ; CPU_6502:inst|flags[1]                          ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|M[0]                             ; CPU_6502:inst|M[0]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|flags[2]                         ; CPU_6502:inst|flags[2]                          ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|M[14]                            ; CPU_6502:inst|M[14]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|flags[3]                         ; CPU_6502:inst|flags[3]                          ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|M[2]                             ; CPU_6502:inst|M[2]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|EX_CYCLE[1]                      ; CPU_6502:inst|EX_CYCLE[1]                       ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|M[3]                             ; CPU_6502:inst|M[3]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|SP[3]                            ; CPU_6502:inst|SP[3]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|SP[2]                            ; CPU_6502:inst|SP[2]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|X[2]                             ; CPU_6502:inst|X[2]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|page_corrected                   ; CPU_6502:inst|page_corrected                    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|EX_CYCLE[2]                      ; CPU_6502:inst|EX_CYCLE[2]                       ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|X[3]                             ; CPU_6502:inst|X[3]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|CPU_STATE.WAIT_OAM               ; CPU_6502:inst|CPU_STATE.WAIT_OAM                ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|A[3]                             ; CPU_6502:inst|A[3]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|IR[4]                            ; CPU_6502:inst|IR[4]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|CPU_STATE.INIT2                  ; CPU_6502:inst|CPU_STATE.INIT2                   ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|IR[5]                            ; CPU_6502:inst|IR[5]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|M[7]                             ; CPU_6502:inst|M[7]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; CPU_6502:inst|Y[6]                             ; CPU_6502:inst|Y[6]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|M[12]                            ; CPU_6502:inst|M[12]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|Y[5]                             ; CPU_6502:inst|Y[5]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|M[9]                             ; CPU_6502:inst|M[9]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|W                                ; CPU_6502:inst|W                                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|M[10]                            ; CPU_6502:inst|M[10]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|R                                ; CPU_6502:inst|R                                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|Y[0]                             ; CPU_6502:inst|Y[0]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|Y[4]                             ; CPU_6502:inst|Y[4]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|ADDR[8]~reg0                     ; CPU_6502:inst|ADDR[8]~reg0                      ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|M[15]                            ; CPU_6502:inst|M[15]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MemoryController:inst8|OAM_TRANSFER            ; MemoryController:inst8|OAM_TRANSFER             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|EX_CYCLE[0]                      ; CPU_6502:inst|EX_CYCLE[0]                       ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|M[11]                            ; CPU_6502:inst|M[11]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MemoryController:inst8|OAM_COUNT[0]            ; MemoryController:inst8|OAM_COUNT[0]             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MemoryController:inst8|HC[7]                   ; MemoryController:inst8|HC[7]                    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MemoryController:inst8|HC_BIT                  ; MemoryController:inst8|HC_BIT                   ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|Y[3]                             ; CPU_6502:inst|Y[3]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|Y[2]                             ; CPU_6502:inst|Y[2]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|Y[1]                             ; CPU_6502:inst|Y[1]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|Y[7]                             ; CPU_6502:inst|Y[7]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.468 ; MemoryController:inst8|UPDATE_ADDR             ; MemoryController:inst8|UPDATE_ADDR              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.078      ; 0.758      ;
; 0.504 ; MemoryController:inst8|HC[7]                   ; MemoryController:inst8|HC[6]                    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.795      ;
; 0.528 ; CPU_6502:inst|CPU_STATE.INIT2                  ; CPU_6502:inst|CPU_STATE.FETCH                   ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.820      ;
; 0.644 ; MemoryController:inst8|HC[5]                   ; MemoryController:inst8|HC[4]                    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.935      ;
; 0.645 ; MemoryController:inst8|HC[3]                   ; MemoryController:inst8|HC[2]                    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.936      ;
; 0.645 ; MemoryController:inst8|HC[2]                   ; MemoryController:inst8|HC[1]                    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.936      ;
; 0.646 ; MemoryController:inst8|HC[4]                   ; MemoryController:inst8|HC[3]                    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.937      ;
; 0.690 ; MemoryController:inst8|HC[0]                   ; MemoryController:inst8|HC_BIT                   ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.981      ;
; 0.694 ; CPU_6502:inst|NMI_STATE                        ; CPU_6502:inst|OP_TYPE.INDIRECT                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.986      ;
; 0.701 ; MemoryController:inst8|PPU_READ_BACK_BUFFER[6] ; MemoryController:inst8|PPU_READ_FRONT_BUFFER[6] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.992      ;
; 0.725 ; CPU_6502:inst|ADDR[15]~reg0                    ; CPU_6502:inst|ADDR[15]~reg0                     ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 1.016      ;
; 0.731 ; CPU_6502:inst|ADDR[4]~reg0                     ; CPU_6502:inst|ADDR[4]~reg0                      ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 1.023      ;
; 0.732 ; CPU_6502:inst|ADDR[13]~reg0                    ; CPU_6502:inst|ADDR[13]~reg0                     ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 1.023      ;
; 0.732 ; CPU_6502:inst|ADDR[10]~reg0                    ; CPU_6502:inst|ADDR[10]~reg0                     ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 1.023      ;
; 0.732 ; CPU_6502:inst|ADDR[11]~reg0                    ; CPU_6502:inst|ADDR[11]~reg0                     ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 1.023      ;
; 0.732 ; CPU_6502:inst|ADDR[12]~reg0                    ; CPU_6502:inst|ADDR[12]~reg0                     ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 1.023      ;
; 0.732 ; CPU_6502:inst|ADDR[2]~reg0                     ; CPU_6502:inst|ADDR[2]~reg0                      ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 1.023      ;
; 0.732 ; CPU_6502:inst|ADDR[14]~reg0                    ; CPU_6502:inst|ADDR[14]~reg0                     ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 1.023      ;
; 0.733 ; CPU_6502:inst|ADDR[6]~reg0                     ; CPU_6502:inst|ADDR[6]~reg0                      ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 1.025      ;
; 0.738 ; CPU_6502:inst|PC[9]~reg0                       ; CPU_6502:inst|PC[9]~reg0                        ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 1.030      ;
+-------+------------------------------------------------+-------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PPU:inst9|VGA_CLK'                                                                                                    ;
+-------+-----------------------------+-----------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.456 ; PPU:inst9|SPRITE_CNT[1]     ; PPU:inst9|SPRITE_CNT[1]     ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; PPU:inst9|SPRITE_CNT[2]     ; PPU:inst9|SPRITE_CNT[2]     ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; PPU:inst9|SPRITE_CNT[3]     ; PPU:inst9|SPRITE_CNT[3]     ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; PPU:inst9|PPU_STATUS_OUT[6] ; PPU:inst9|PPU_STATUS_OUT[6] ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; PPU:inst9|PPU_STATUS_OUT[7] ; PPU:inst9|PPU_STATUS_OUT[7] ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 0.746      ;
; 0.468 ; PPU:inst9|SPRITE_CNT[0]     ; PPU:inst9|SPRITE_CNT[0]     ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 0.758      ;
; 0.554 ; PPU:inst9|SPRITE_CNT[0]     ; PPU:inst9|SPRITE_CNT[2]     ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 0.844      ;
; 0.726 ; PPU:inst9|row[9]            ; PPU:inst9|row[9]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.017      ;
; 0.767 ; PPU:inst9|col[9]            ; PPU:inst9|col[9]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.057      ;
; 0.774 ; PPU:inst9|row[3]            ; PPU:inst9|row[3]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.065      ;
; 0.774 ; PPU:inst9|row[1]            ; PPU:inst9|row[1]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.065      ;
; 0.776 ; PPU:inst9|row[2]            ; PPU:inst9|row[2]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.067      ;
; 0.778 ; PPU:inst9|row[7]            ; PPU:inst9|row[7]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.069      ;
; 0.778 ; PPU:inst9|col[0]            ; PPU:inst9|col[0]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.099      ; 1.089      ;
; 0.782 ; PPU:inst9|row[8]            ; PPU:inst9|row[8]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.073      ;
; 0.783 ; PPU:inst9|row[0]            ; PPU:inst9|row[0]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.074      ;
; 0.783 ; PPU:inst9|row[4]            ; PPU:inst9|row[4]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.074      ;
; 0.784 ; PPU:inst9|SPRITE_CNT[1]     ; PPU:inst9|SPRITE_CNT[2]     ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.074      ;
; 0.797 ; PPU:inst9|col[1]            ; PPU:inst9|col[1]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.087      ;
; 0.798 ; PPU:inst9|col[3]            ; PPU:inst9|col[3]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.088      ;
; 0.799 ; PPU:inst9|col[2]            ; PPU:inst9|col[2]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.089      ;
; 0.799 ; PPU:inst9|col[5]            ; PPU:inst9|col[5]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.089      ;
; 0.801 ; PPU:inst9|col[4]            ; PPU:inst9|col[4]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.091      ;
; 0.805 ; PPU:inst9|row[6]            ; PPU:inst9|row[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.096      ;
; 0.806 ; PPU:inst9|row[4]            ; PPU:inst9|vsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.097      ;
; 0.808 ; PPU:inst9|SPRITE_CNT[0]     ; PPU:inst9|SPRITE_CNT[1]     ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.098      ;
; 0.951 ; PPU:inst9|row[8]            ; PPU:inst9|vsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.242      ;
; 0.957 ; PPU:inst9|SPRITE_CNT[0]     ; PPU:inst9|SPRITE_CNT[3]     ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.247      ;
; 0.975 ; PPU:inst9|row[5]            ; PPU:inst9|row[5]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.266      ;
; 0.982 ; PPU:inst9|col[8]            ; PPU:inst9|col[8]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.272      ;
; 0.996 ; PPU:inst9|col[7]            ; PPU:inst9|col[7]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.286      ;
; 1.026 ; PPU:inst9|col[4]            ; PPU:inst9|hsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.108      ; 1.346      ;
; 1.029 ; PPU:inst9|col[6]            ; PPU:inst9|col[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.319      ;
; 1.079 ; PPU:inst9|SPRITE_CNT[2]     ; PPU:inst9|SPRITE_CNT[3]     ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.369      ;
; 1.090 ; PPU:inst9|row[7]            ; PPU:inst9|vsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.381      ;
; 1.127 ; PPU:inst9|row[0]            ; PPU:inst9|row[1]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.418      ;
; 1.128 ; PPU:inst9|row[1]            ; PPU:inst9|row[2]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.419      ;
; 1.128 ; PPU:inst9|row[3]            ; PPU:inst9|row[4]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.419      ;
; 1.133 ; PPU:inst9|row[7]            ; PPU:inst9|row[8]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.424      ;
; 1.136 ; PPU:inst9|row[0]            ; PPU:inst9|row[2]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.427      ;
; 1.137 ; PPU:inst9|row[2]            ; PPU:inst9|row[3]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.428      ;
; 1.143 ; PPU:inst9|row[8]            ; PPU:inst9|row[9]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.434      ;
; 1.144 ; PPU:inst9|row[4]            ; PPU:inst9|row[5]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.435      ;
; 1.146 ; PPU:inst9|row[2]            ; PPU:inst9|row[4]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.437      ;
; 1.152 ; PPU:inst9|col[1]            ; PPU:inst9|col[2]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.442      ;
; 1.152 ; PPU:inst9|col[3]            ; PPU:inst9|col[4]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.442      ;
; 1.153 ; PPU:inst9|col[5]            ; PPU:inst9|col[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.443      ;
; 1.153 ; PPU:inst9|row[4]            ; PPU:inst9|row[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.444      ;
; 1.160 ; PPU:inst9|col[2]            ; PPU:inst9|col[3]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.450      ;
; 1.162 ; PPU:inst9|col[4]            ; PPU:inst9|col[5]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.452      ;
; 1.166 ; PPU:inst9|row[6]            ; PPU:inst9|row[7]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.457      ;
; 1.167 ; PPU:inst9|row[3]            ; PPU:inst9|vsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.458      ;
; 1.169 ; PPU:inst9|col[2]            ; PPU:inst9|col[4]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.459      ;
; 1.171 ; PPU:inst9|SPRITE_CNT[1]     ; PPU:inst9|SPRITE_CNT[3]     ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.461      ;
; 1.171 ; PPU:inst9|col[4]            ; PPU:inst9|col[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.461      ;
; 1.175 ; PPU:inst9|row[6]            ; PPU:inst9|row[8]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.466      ;
; 1.182 ; PPU:inst9|row[5]            ; PPU:inst9|vsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.473      ;
; 1.196 ; PPU:inst9|col[5]            ; PPU:inst9|hsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.108      ; 1.516      ;
; 1.214 ; PPU:inst9|row[6]            ; PPU:inst9|vsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.505      ;
; 1.259 ; PPU:inst9|row[1]            ; PPU:inst9|row[3]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.550      ;
; 1.259 ; PPU:inst9|row[3]            ; PPU:inst9|row[5]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.550      ;
; 1.264 ; PPU:inst9|row[7]            ; PPU:inst9|row[9]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.555      ;
; 1.267 ; PPU:inst9|row[0]            ; PPU:inst9|row[3]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.558      ;
; 1.268 ; PPU:inst9|row[3]            ; PPU:inst9|row[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.559      ;
; 1.268 ; PPU:inst9|row[1]            ; PPU:inst9|row[4]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.559      ;
; 1.276 ; PPU:inst9|row[0]            ; PPU:inst9|row[4]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.567      ;
; 1.277 ; PPU:inst9|row[2]            ; PPU:inst9|row[5]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.568      ;
; 1.283 ; PPU:inst9|col[3]            ; PPU:inst9|col[5]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.573      ;
; 1.283 ; PPU:inst9|col[1]            ; PPU:inst9|col[3]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.573      ;
; 1.284 ; PPU:inst9|row[4]            ; PPU:inst9|row[7]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.575      ;
; 1.284 ; PPU:inst9|col[5]            ; PPU:inst9|col[7]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.574      ;
; 1.286 ; PPU:inst9|row[2]            ; PPU:inst9|row[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.577      ;
; 1.292 ; PPU:inst9|col[1]            ; PPU:inst9|col[4]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.582      ;
; 1.292 ; PPU:inst9|col[3]            ; PPU:inst9|col[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.582      ;
; 1.293 ; PPU:inst9|row[4]            ; PPU:inst9|row[8]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.584      ;
; 1.293 ; PPU:inst9|col[5]            ; PPU:inst9|col[8]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.583      ;
; 1.300 ; PPU:inst9|col[2]            ; PPU:inst9|col[5]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.590      ;
; 1.302 ; PPU:inst9|col[4]            ; PPU:inst9|col[7]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.592      ;
; 1.306 ; PPU:inst9|row[6]            ; PPU:inst9|row[9]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.597      ;
; 1.309 ; PPU:inst9|col[2]            ; PPU:inst9|col[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.599      ;
; 1.309 ; PPU:inst9|row[1]            ; PPU:inst9|vsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.600      ;
; 1.311 ; PPU:inst9|col[4]            ; PPU:inst9|col[8]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.601      ;
; 1.329 ; PPU:inst9|row[5]            ; PPU:inst9|row[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.620      ;
; 1.329 ; PPU:inst9|col[8]            ; PPU:inst9|col[9]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.619      ;
; 1.346 ; PPU:inst9|col[6]            ; PPU:inst9|hsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.108      ; 1.666      ;
; 1.350 ; PPU:inst9|col[7]            ; PPU:inst9|col[8]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.640      ;
; 1.388 ; PPU:inst9|col[6]            ; PPU:inst9|col[7]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.678      ;
; 1.399 ; PPU:inst9|row[1]            ; PPU:inst9|row[5]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.690      ;
; 1.399 ; PPU:inst9|row[3]            ; PPU:inst9|row[7]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.690      ;
; 1.399 ; PPU:inst9|col[6]            ; PPU:inst9|col[8]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.689      ;
; 1.407 ; PPU:inst9|row[0]            ; PPU:inst9|row[5]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.698      ;
; 1.408 ; PPU:inst9|row[1]            ; PPU:inst9|row[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.699      ;
; 1.408 ; PPU:inst9|row[3]            ; PPU:inst9|row[8]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.699      ;
; 1.416 ; PPU:inst9|row[0]            ; PPU:inst9|row[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.707      ;
; 1.417 ; PPU:inst9|row[2]            ; PPU:inst9|row[7]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.708      ;
; 1.423 ; PPU:inst9|col[1]            ; PPU:inst9|col[5]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.713      ;
; 1.423 ; PPU:inst9|col[3]            ; PPU:inst9|col[7]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.713      ;
; 1.424 ; PPU:inst9|row[4]            ; PPU:inst9|row[9]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.715      ;
; 1.424 ; PPU:inst9|col[5]            ; PPU:inst9|col[9]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.714      ;
; 1.426 ; PPU:inst9|row[2]            ; PPU:inst9|row[8]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.717      ;
+-------+-----------------------------+-----------------------------+-------------------+-------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PPU:inst9|clk_out'                                                                                                                                         ;
+-------+--------------------------------------------------+---------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                     ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+---------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.486 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[3] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 0.777      ;
; 0.543 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 0.833      ;
; 0.545 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[7] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 0.835      ;
; 0.547 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[6] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 0.837      ;
; 0.669 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[8] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 0.959      ;
; 0.670 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[6] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 0.960      ;
; 0.670 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 0.960      ;
; 0.675 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[7] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[7] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 0.966      ;
; 0.686 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[8] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 0.976      ;
; 0.688 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 0.978      ;
; 0.693 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[2] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 0.983      ;
; 0.723 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[0] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.013      ;
; 0.756 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[8] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[8] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.077      ; 1.045      ;
; 0.769 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[9] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.060      ;
; 0.769 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.060      ;
; 0.770 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.061      ;
; 0.783 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.074      ;
; 0.783 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[5] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.074      ;
; 0.783 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[7] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.074      ;
; 0.784 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[6] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.074      ;
; 0.784 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.075      ;
; 0.785 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[9] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.075      ;
; 0.785 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[5] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.075      ;
; 0.787 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.077      ;
; 0.796 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.086      ;
; 0.799 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.089      ;
; 0.799 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.089      ;
; 0.799 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[6] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.089      ;
; 0.800 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.090      ;
; 0.805 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.095      ;
; 0.809 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[8] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.099      ;
; 0.812 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.102      ;
; 0.816 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.106      ;
; 0.817 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[6] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.107      ;
; 0.821 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[8] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.111      ;
; 0.822 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.112      ;
; 0.861 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[1]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[9] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.081      ; 1.154      ;
; 0.978 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[5] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.268      ;
; 0.998 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[5] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[5] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.289      ;
; 1.009 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[6] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[6] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.077      ; 1.298      ;
; 1.012 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[8] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.302      ;
; 1.013 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.303      ;
; 1.024 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[8] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[8] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.314      ;
; 1.026 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.317      ;
; 1.027 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[7] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.318      ;
; 1.029 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[5] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.320      ;
; 1.030 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.321      ;
; 1.044 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[1]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[9] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.080      ; 1.336      ;
; 1.045 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.336      ;
; 1.045 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[0] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.335      ;
; 1.046 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[9] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.337      ;
; 1.046 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.337      ;
; 1.069 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[4] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.077      ; 1.358      ;
; 1.073 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.363      ;
; 1.103 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[8] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.393      ;
; 1.161 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[6] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[6] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.452      ;
; 1.184 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[3] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.474      ;
; 1.188 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[5] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[5] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.478      ;
; 1.191 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[2] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.481      ;
; 1.200 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[7] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[7] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.490      ;
; 1.216 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[9] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.507      ;
; 1.229 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[5] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.520      ;
; 1.233 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.524      ;
; 1.245 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[7] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.536      ;
; 1.246 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.537      ;
; 1.250 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[7] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.540      ;
; 1.267 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[9] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.557      ;
; 1.279 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.569      ;
; 1.281 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.571      ;
; 1.294 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[9] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.585      ;
; 1.296 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[5] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.587      ;
; 1.297 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[6] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.587      ;
; 1.297 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.587      ;
; 1.298 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.588      ;
; 1.301 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.592      ;
; 1.305 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[7] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[7] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.596      ;
; 1.314 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[2] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.605      ;
; 1.318 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[3] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.609      ;
; 1.336 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[4] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.627      ;
; 1.356 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[8] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[8] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.647      ;
; 1.359 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[5] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[5] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.650      ;
; 1.377 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.668      ;
; 1.377 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.668      ;
; 1.377 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.668      ;
; 1.377 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.668      ;
; 1.377 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.668      ;
; 1.378 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[6] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[6] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.077      ; 1.667      ;
; 1.385 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.676      ;
; 1.398 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[4] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.077      ; 1.687      ;
; 1.496 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.786      ;
; 1.496 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.786      ;
; 1.496 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.786      ;
; 1.496 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.786      ;
; 1.496 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.786      ;
; 1.548 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[8] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.839      ;
; 1.559 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[1]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[9] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.081      ; 1.852      ;
; 1.580 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[7] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.871      ;
; 1.581 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.872      ;
; 1.605 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[8] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.896      ;
; 1.629 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[8] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.920      ;
+-------+--------------------------------------------------+---------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                        ;
+-------+--------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.509 ; DVI_OUT:inst1|rSH_CLK[4] ; DVI_OUT:inst1|rSH_CLK[2]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.800      ;
; 0.511 ; DVI_OUT:inst1|rSH_CLK[7] ; DVI_OUT:inst1|rSH_CLK[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.802      ;
; 0.634 ; DVI_OUT:inst1|rSH_CLK[5] ; DVI_OUT:inst1|rSH_CLK[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.925      ;
; 0.642 ; DVI_OUT:inst1|rSH_RED[8] ; DVI_OUT:inst1|rSH_RED[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.934      ;
; 0.642 ; DVI_OUT:inst1|rSH_BLU[5] ; DVI_OUT:inst1|rSH_BLU[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.934      ;
; 0.644 ; DVI_OUT:inst1|rSH_BLU[3] ; DVI_OUT:inst1|rSH_BLU[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.936      ;
; 0.645 ; DVI_OUT:inst1|rSH_RED[6] ; DVI_OUT:inst1|rSH_RED[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.937      ;
; 0.687 ; DVI_OUT:inst1|rSH_CLK[0] ; DVI_OUT:inst1|rSH_CLK[8]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.978      ;
; 0.707 ; DVI_OUT:inst1|rSH_CLK[2] ; DVI_OUT:inst1|rSH_CLK[0]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.998      ;
; 0.708 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_CLK[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.999      ;
; 0.740 ; DVI_OUT:inst1|rSH_BLU[9] ; DVI_OUT:inst1|rSH_BLU[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.032      ;
; 0.740 ; DVI_OUT:inst1|rSH_RED[9] ; DVI_OUT:inst1|rSH_RED[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.032      ;
; 0.740 ; DVI_OUT:inst1|rSH_RED[2] ; DVI_OUT:inst1|rSH_RED[0]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.032      ;
; 0.741 ; DVI_OUT:inst1|rSH_GRN[5] ; DVI_OUT:inst1|rSH_GRN[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; DVI_OUT:inst1|rSH_RED[3] ; DVI_OUT:inst1|rSH_RED[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.033      ;
; 0.742 ; DVI_OUT:inst1|rSH_GRN[7] ; DVI_OUT:inst1|rSH_GRN[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.033      ;
; 0.742 ; DVI_OUT:inst1|rSH_RED[7] ; DVI_OUT:inst1|rSH_RED[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.034      ;
; 0.742 ; DVI_OUT:inst1|rSH_BLU[4] ; DVI_OUT:inst1|rSH_BLU[2]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.034      ;
; 0.742 ; DVI_OUT:inst1|rSH_GRN[6] ; DVI_OUT:inst1|rSH_GRN[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.034      ;
; 0.742 ; DVI_OUT:inst1|rSH_GRN[8] ; DVI_OUT:inst1|rSH_GRN[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.034      ;
; 0.742 ; DVI_OUT:inst1|rSH_BLU[7] ; DVI_OUT:inst1|rSH_BLU[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.034      ;
; 0.743 ; DVI_OUT:inst1|rSH_GRN[2] ; DVI_OUT:inst1|rSH_GRN[0]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.034      ;
; 0.743 ; DVI_OUT:inst1|rSH_BLU[6] ; DVI_OUT:inst1|rSH_BLU[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.035      ;
; 0.744 ; DVI_OUT:inst1|rSH_GRN[3] ; DVI_OUT:inst1|rSH_GRN[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.035      ;
; 0.744 ; DVI_OUT:inst1|rSH_BLU[2] ; DVI_OUT:inst1|rSH_BLU[0]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.036      ;
; 0.746 ; DVI_OUT:inst1|rSH_GRN[9] ; DVI_OUT:inst1|rSH_GRN[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.037      ;
; 0.762 ; DVI_OUT:inst1|rSH_BLU[8] ; DVI_OUT:inst1|rSH_BLU[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.054      ;
; 0.770 ; DVI_OUT:inst1|rSH_CLK[6] ; DVI_OUT:inst1|rSH_CLK[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.061      ;
; 0.846 ; DVI_OUT:inst1|rSH_RED[4] ; DVI_OUT:inst1|rSH_RED[2]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.138      ;
; 0.854 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_CLK[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.145      ;
; 0.913 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_CLK[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.204      ;
; 0.931 ; DVI_OUT:inst1|rSH_CLK[3] ; DVI_OUT:inst1|rSH_CLK[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.222      ;
; 0.943 ; DVI_OUT:inst1|rSH_GRN[4] ; DVI_OUT:inst1|rSH_GRN[2]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.235      ;
; 1.008 ; DVI_OUT:inst1|rSH_RED[5] ; DVI_OUT:inst1|rSH_RED[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.300      ;
; 1.009 ; DVI_OUT:inst1|rSH_BLU[1] ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[0]~DFFLO ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 1.164      ;
; 1.070 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[3]~DFFLO ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.026      ; 1.222      ;
; 1.160 ; DVI_OUT:inst1|rSH_CLK[0] ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[3]~DFFHI ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.026      ; 1.312      ;
; 1.187 ; DVI_OUT:inst1|rSH_BLU[0] ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[0]~DFFHI ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 1.342      ;
; 1.205 ; DVI_OUT:inst1|rSH_RED[0] ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[2]~DFFHI ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.361      ;
; 1.629 ; DVI_OUT:inst1|rSH_RED[1] ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[2]~DFFLO ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.785      ;
; 1.987 ; DVI_OUT:inst1|rSH_GRN[0] ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[1]~DFFHI ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 2.145      ;
; 2.010 ; DVI_OUT:inst1|rSH_GRN[1] ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[1]~DFFLO ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 2.168      ;
; 2.077 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_RED[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.372      ;
; 2.077 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_GRN[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.372      ;
; 2.078 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_GRN[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.373      ;
; 2.078 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_RED[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.373      ;
; 2.101 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_RED[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.396      ;
; 2.102 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_GRN[8]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.397      ;
; 2.123 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_GRN[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.418      ;
; 2.123 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_GRN[2]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.418      ;
; 2.123 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_GRN[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.418      ;
; 2.123 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_GRN[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.418      ;
; 2.124 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_GRN[0]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.419      ;
; 2.124 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_GRN[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.419      ;
; 2.127 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_GRN[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.422      ;
; 2.127 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_RED[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.422      ;
; 2.128 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_RED[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.423      ;
; 2.128 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_GRN[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.423      ;
; 2.148 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_GRN[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.443      ;
; 2.151 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_RED[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.446      ;
; 2.152 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_GRN[8]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.447      ;
; 2.162 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_RED[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.457      ;
; 2.162 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_GRN[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.457      ;
; 2.163 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_RED[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.458      ;
; 2.163 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_GRN[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.458      ;
; 2.173 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_GRN[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.468      ;
; 2.173 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_GRN[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.468      ;
; 2.173 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_GRN[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.468      ;
; 2.173 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_GRN[2]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.468      ;
; 2.174 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_GRN[0]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.469      ;
; 2.174 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_GRN[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.469      ;
; 2.177 ; DVI_OUT:inst1|rSH_CLK[3] ; DVI_OUT:inst1|rSH_RED[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.472      ;
; 2.177 ; DVI_OUT:inst1|rSH_CLK[3] ; DVI_OUT:inst1|rSH_GRN[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.472      ;
; 2.178 ; DVI_OUT:inst1|rSH_CLK[3] ; DVI_OUT:inst1|rSH_GRN[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.473      ;
; 2.178 ; DVI_OUT:inst1|rSH_CLK[3] ; DVI_OUT:inst1|rSH_RED[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.473      ;
; 2.186 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_RED[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.481      ;
; 2.187 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_GRN[8]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.482      ;
; 2.198 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_GRN[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.493      ;
; 2.201 ; DVI_OUT:inst1|rSH_CLK[3] ; DVI_OUT:inst1|rSH_RED[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.496      ;
; 2.202 ; DVI_OUT:inst1|rSH_CLK[3] ; DVI_OUT:inst1|rSH_GRN[8]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.497      ;
; 2.208 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_GRN[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.503      ;
; 2.208 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_GRN[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.503      ;
; 2.208 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_GRN[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.503      ;
; 2.208 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_GRN[2]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.503      ;
; 2.209 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_GRN[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.504      ;
; 2.209 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_GRN[0]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.504      ;
; 2.223 ; DVI_OUT:inst1|rSH_CLK[3] ; DVI_OUT:inst1|rSH_GRN[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.518      ;
; 2.223 ; DVI_OUT:inst1|rSH_CLK[3] ; DVI_OUT:inst1|rSH_GRN[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.518      ;
; 2.223 ; DVI_OUT:inst1|rSH_CLK[3] ; DVI_OUT:inst1|rSH_GRN[2]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.518      ;
; 2.223 ; DVI_OUT:inst1|rSH_CLK[3] ; DVI_OUT:inst1|rSH_GRN[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.518      ;
; 2.224 ; DVI_OUT:inst1|rSH_CLK[3] ; DVI_OUT:inst1|rSH_GRN[0]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.519      ;
; 2.224 ; DVI_OUT:inst1|rSH_CLK[3] ; DVI_OUT:inst1|rSH_GRN[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.519      ;
; 2.233 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_GRN[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.528      ;
; 2.248 ; DVI_OUT:inst1|rSH_CLK[3] ; DVI_OUT:inst1|rSH_GRN[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.543      ;
; 2.402 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_RED[0]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.697      ;
; 2.402 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_RED[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.697      ;
; 2.402 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_RED[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.697      ;
; 2.417 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_BLU[0]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.716      ;
; 2.419 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_BLU[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.718      ;
; 2.422 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_BLU[2]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.721      ;
+-------+--------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLKDIV:inst4|CLK_OUT~reg0'                                                                                ;
+--------+----------------+-------------------------+-------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                 ; Launch Clock      ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+-------------------------+-------------------+---------------------------+--------------+------------+------------+
; 35.389 ; PPU:inst9|NMIE ; CPU_6502:inst|NMI_STATE ; PPU:inst9|VGA_CLK ; CLKDIV:inst4|CLK_OUT~reg0 ; 40.000       ; -1.032     ; 3.580      ;
+--------+----------------+-------------------------+-------------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLKDIV:inst4|CLK_OUT~reg0'                                                                                ;
+-------+----------------+-------------------------+-------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                 ; Launch Clock      ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+-------------------------+-------------------+---------------------------+--------------+------------+------------+
; 3.926 ; PPU:inst9|NMIE ; CPU_6502:inst|NMI_STATE ; PPU:inst9|VGA_CLK ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; -0.724     ; 3.434      ;
+-------+----------------+-------------------------+-------------------+---------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 9
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 44.039 ns




+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                    ;
+------------+-----------------+---------------------------------------------------+---------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                              ;
+------------+-----------------+---------------------------------------------------+---------------------------------------------------+
; 28.25 MHz  ; 28.25 MHz       ; PPU:inst9|VGA_CLK                                 ;                                                   ;
; 29.19 MHz  ; 29.19 MHz       ; CLKDIV:inst4|CLK_OUT~reg0                         ;                                                   ;
; 107.86 MHz ; 107.86 MHz      ; PPU:inst9|clk_out                                 ;                                                   ;
; 239.92 MHz ; 223.16 MHz      ; inst6|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum port rate restriction (tmin) ;
; 424.27 MHz ; 238.04 MHz      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin)    ;
+------------+-----------------+---------------------------------------------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                          ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; PPU:inst9|VGA_CLK                                 ; -22.892 ; -421.214      ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; -10.780 ; -1466.484     ;
; CLKDIV:inst4|CLK_OUT~reg0                         ; -5.067  ; -37.983       ;
; inst6|altpll_component|auto_generated|pll1|clk[1] ; -4.013  ; -115.511      ;
; PPU:inst9|clk_out                                 ; 30.729  ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst6|altpll_component|auto_generated|pll1|clk[0] ; -0.171 ; -0.327        ;
; CLKDIV:inst4|CLK_OUT~reg0                         ; 0.385  ; 0.000         ;
; PPU:inst9|VGA_CLK                                 ; 0.403  ; 0.000         ;
; PPU:inst9|clk_out                                 ; 0.451  ; 0.000         ;
; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.478  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary              ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; CLKDIV:inst4|CLK_OUT~reg0 ; 35.636 ; 0.000         ;
+---------------------------+--------+---------------+


+---------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary              ;
+---------------------------+-------+---------------+
; Clock                     ; Slack ; End Point TNS ;
+---------------------------+-------+---------------+
; CLKDIV:inst4|CLK_OUT~reg0 ; 3.558 ; 0.000         ;
+---------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst6|altpll_component|auto_generated|pll1|clk[1] ; 3.518  ; 0.000         ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; 9.603  ; 0.000         ;
; CLOCK                                             ; 10.264 ; 0.000         ;
; PPU:inst9|VGA_CLK                                 ; 19.497 ; 0.000         ;
; PPU:inst9|clk_out                                 ; 19.584 ; 0.000         ;
; CLKDIV:inst4|CLK_OUT~reg0                         ; 19.590 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PPU:inst9|VGA_CLK'                                                                                                                                                                                                       ;
+---------+----------------------------------------------------------------------------------------------+-----------------------------+---------------------------------------------------+-------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                    ; To Node                     ; Launch Clock                                      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------+-----------------------------+---------------------------------------------------+-------------------+--------------+------------+------------+
; -22.892 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.601      ; 25.416     ;
; -22.795 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.604      ; 25.322     ;
; -22.778 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.603      ; 25.304     ;
; -22.751 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|r[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.603      ; 25.277     ;
; -22.749 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|r[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.603      ; 25.275     ;
; -22.726 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|r[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.603      ; 25.252     ;
; -22.716 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.601      ; 25.240     ;
; -22.692 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.606      ; 25.221     ;
; -22.691 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.601      ; 25.215     ;
; -22.669 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.601      ; 25.193     ;
; -22.665 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|r[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.606      ; 25.194     ;
; -22.664 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.603      ; 25.190     ;
; -22.652 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|r[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.606      ; 25.181     ;
; -22.635 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|b[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.601      ; 25.159     ;
; -22.629 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|r[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.606      ; 25.158     ;
; -22.619 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.604      ; 25.146     ;
; -22.617 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|r[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.606      ; 25.146     ;
; -22.612 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|b[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.601      ; 25.136     ;
; -22.605 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.604      ; 25.132     ;
; -22.572 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.604      ; 25.099     ;
; -22.572 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|b[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.603      ; 25.098     ;
; -22.569 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|g[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.601      ; 25.093     ;
; -22.567 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.606      ; 25.096     ;
; -22.563 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.607      ; 25.093     ;
; -22.538 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|b[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.604      ; 25.065     ;
; -22.535 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|g[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.601      ; 25.059     ;
; -22.526 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|b[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.604      ; 25.053     ;
; -22.520 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|r[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.609      ; 25.052     ;
; -22.486 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|b[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.606      ; 25.015     ;
; -22.482 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|g[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.603      ; 25.008     ;
; -22.472 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|g[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.604      ; 24.999     ;
; -22.455 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.609      ; 24.987     ;
; -22.438 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|g[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.604      ; 24.965     ;
; -22.428 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|r[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.609      ; 24.960     ;
; -22.420 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|r[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.609      ; 24.952     ;
; -22.397 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|r[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.609      ; 24.929     ;
; -22.396 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|g[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.606      ; 24.925     ;
; -22.390 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|r[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.606      ; 24.919     ;
; -22.389 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|r[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.606      ; 24.918     ;
; -22.387 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.607      ; 24.917     ;
; -22.368 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.607      ; 24.898     ;
; -22.340 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.607      ; 24.870     ;
; -22.335 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.609      ; 24.867     ;
; -22.306 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|b[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.607      ; 24.836     ;
; -22.304 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|r[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.609      ; 24.836     ;
; -22.292 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|r[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.609      ; 24.824     ;
; -22.289 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|b[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.607      ; 24.819     ;
; -22.288 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|r[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.612      ; 24.823     ;
; -22.249 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|b[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.609      ; 24.781     ;
; -22.240 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|g[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.607      ; 24.770     ;
; -22.206 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|g[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.607      ; 24.736     ;
; -22.159 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|g[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.609      ; 24.691     ;
; -22.067 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|r[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.612      ; 24.602     ;
; -22.060 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|r[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.612      ; 24.595     ;
; -21.466 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.604      ; 23.993     ;
; -21.363 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.606      ; 23.892     ;
; -21.336 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|r[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.606      ; 23.865     ;
; -21.323 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|r[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.606      ; 23.852     ;
; -21.300 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|r[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.606      ; 23.829     ;
; -21.276 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.604      ; 23.803     ;
; -21.252 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.604      ; 23.779     ;
; -21.243 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.604      ; 23.770     ;
; -21.238 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.606      ; 23.767     ;
; -21.209 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|b[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.604      ; 23.736     ;
; -21.197 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|b[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.604      ; 23.724     ;
; -21.191 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|r[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.609      ; 23.723     ;
; -21.157 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|b[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.606      ; 23.686     ;
; -21.143 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|g[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.604      ; 23.670     ;
; -21.109 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|g[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.604      ; 23.636     ;
; -21.067 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|g[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.606      ; 23.596     ;
; -20.975 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|r[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.609      ; 23.507     ;
; -20.963 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|r[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.609      ; 23.495     ;
; -16.271 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.601      ; 18.795     ;
; -16.184 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.599      ; 18.706     ;
; -16.146 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.599      ; 18.668     ;
; -16.105 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|b[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.599      ; 18.627     ;
; -16.018 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.599      ; 18.540     ;
; -15.975 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|g[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.601      ; 18.499     ;
; -15.945 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|g[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.599      ; 18.467     ;
; -15.923 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.601      ; 18.447     ;
; -15.921 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|b[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.599      ; 18.443     ;
; -15.906 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|g[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.599      ; 18.428     ;
; -15.902 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|r[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.601      ; 18.426     ;
; -15.870 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|r[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.604      ; 18.397     ;
; -15.869 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|r[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.601      ; 18.393     ;
; -15.868 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|r[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.604      ; 18.395     ;
; -15.854 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|r[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.601      ; 18.378     ;
; -15.846 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|r[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.604      ; 18.373     ;
; -15.801 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.599      ; 18.323     ;
; -15.675 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|b[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.601      ; 18.199     ;
; -13.777 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|PPU_STATUS_OUT[6] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.611      ; 16.311     ;
; -13.680 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|PPU_STATUS_OUT[6] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.614      ; 16.217     ;
; -13.448 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|PPU_STATUS_OUT[6] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.617      ; 15.988     ;
; -12.313 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|PPU_STATUS_OUT[6] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.614      ; 14.850     ;
; -11.676 ; PPU:inst9|PALETTE_ROM~51                                                                     ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.519      ; 14.118     ;
; -11.648 ; PPU:inst9|PALETTE_ROM~51                                                                     ; PPU:inst9|r[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.521      ; 14.092     ;
; -11.469 ; PPU:inst9|PALETTE_ROM~51                                                                     ; PPU:inst9|b[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.521      ; 13.913     ;
; -11.467 ; PPU:inst9|PALETTE_ROM~51                                                                     ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.521      ; 13.911     ;
; -11.395 ; PPU:inst9|PALETTE_ROM~51                                                                     ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.519      ; 13.837     ;
; -11.390 ; PPU:inst9|PALETTE_ROM~51                                                                     ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.519      ; 13.832     ;
+---------+----------------------------------------------------------------------------------------------+-----------------------------+---------------------------------------------------+-------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                   ;
+---------+-------------------+----------------------------------------------------------------------------------------------------+-------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node         ; To Node                                                                                            ; Launch Clock      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------+----------------------------------------------------------------------------------------------------+-------------------+---------------------------------------------------+--------------+------------+------------+
; -10.780 ; PPU:inst9|col[1]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.202     ; 7.568      ;
; -10.762 ; PPU:inst9|col[7]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.202     ; 7.550      ;
; -10.746 ; PPU:inst9|col[1]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.199     ; 7.537      ;
; -10.728 ; PPU:inst9|col[7]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.199     ; 7.519      ;
; -10.719 ; PPU:inst9|col[1]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.197     ; 7.512      ;
; -10.701 ; PPU:inst9|col[7]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.197     ; 7.494      ;
; -10.616 ; PPU:inst9|col[6]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.202     ; 7.404      ;
; -10.599 ; PPU:inst9|col[3]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.202     ; 7.387      ;
; -10.597 ; PPU:inst9|col[8]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.202     ; 7.385      ;
; -10.582 ; PPU:inst9|col[6]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.199     ; 7.373      ;
; -10.565 ; PPU:inst9|col[2]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.202     ; 7.353      ;
; -10.565 ; PPU:inst9|col[3]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.199     ; 7.356      ;
; -10.563 ; PPU:inst9|col[8]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.199     ; 7.354      ;
; -10.555 ; PPU:inst9|col[6]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.197     ; 7.348      ;
; -10.538 ; PPU:inst9|col[3]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.197     ; 7.331      ;
; -10.536 ; PPU:inst9|col[8]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.197     ; 7.329      ;
; -10.531 ; PPU:inst9|col[2]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.199     ; 7.322      ;
; -10.518 ; PPU:inst9|col[4]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.202     ; 7.306      ;
; -10.504 ; PPU:inst9|col[2]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.197     ; 7.297      ;
; -10.497 ; PPU:inst9|row[2]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.193     ; 7.294      ;
; -10.484 ; PPU:inst9|col[4]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.199     ; 7.275      ;
; -10.479 ; PPU:inst9|row[1]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.193     ; 7.276      ;
; -10.463 ; PPU:inst9|col[5]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.202     ; 7.251      ;
; -10.463 ; PPU:inst9|row[2]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.190     ; 7.263      ;
; -10.460 ; PPU:inst9|YSCL[1] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.193     ; 7.257      ;
; -10.457 ; PPU:inst9|col[4]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.197     ; 7.250      ;
; -10.445 ; PPU:inst9|row[1]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.190     ; 7.245      ;
; -10.436 ; PPU:inst9|row[2]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.188     ; 7.238      ;
; -10.429 ; PPU:inst9|col[5]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.199     ; 7.220      ;
; -10.426 ; PPU:inst9|YSCL[1] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.190     ; 7.226      ;
; -10.418 ; PPU:inst9|row[1]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.188     ; 7.220      ;
; -10.402 ; PPU:inst9|col[5]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.197     ; 7.195      ;
; -10.399 ; PPU:inst9|YSCL[1] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.188     ; 7.201      ;
; -10.366 ; PPU:inst9|row[4]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.193     ; 7.163      ;
; -10.352 ; PPU:inst9|row[3]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.193     ; 7.149      ;
; -10.349 ; PPU:inst9|col[1]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.199     ; 7.140      ;
; -10.339 ; PPU:inst9|YSCL[3] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.193     ; 7.136      ;
; -10.332 ; PPU:inst9|row[4]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.190     ; 7.132      ;
; -10.331 ; PPU:inst9|col[7]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.199     ; 7.122      ;
; -10.318 ; PPU:inst9|row[3]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.190     ; 7.118      ;
; -10.305 ; PPU:inst9|row[4]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.188     ; 7.107      ;
; -10.305 ; PPU:inst9|YSCL[3] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.190     ; 7.105      ;
; -10.291 ; PPU:inst9|row[3]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.188     ; 7.093      ;
; -10.278 ; PPU:inst9|YSCL[3] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.188     ; 7.080      ;
; -10.256 ; PPU:inst9|YSCL[0] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.193     ; 7.053      ;
; -10.222 ; PPU:inst9|YSCL[0] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.190     ; 7.022      ;
; -10.195 ; PPU:inst9|YSCL[0] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.188     ; 6.997      ;
; -10.185 ; PPU:inst9|col[6]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.199     ; 6.976      ;
; -10.168 ; PPU:inst9|col[3]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.199     ; 6.959      ;
; -10.166 ; PPU:inst9|col[8]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.199     ; 6.957      ;
; -10.134 ; PPU:inst9|col[2]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.199     ; 6.925      ;
; -10.130 ; PPU:inst9|YSCL[2] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.193     ; 6.927      ;
; -10.101 ; PPU:inst9|row[7]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.193     ; 6.898      ;
; -10.096 ; PPU:inst9|YSCL[2] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.190     ; 6.896      ;
; -10.093 ; PPU:inst9|YSCL[6] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.193     ; 6.890      ;
; -10.087 ; PPU:inst9|col[4]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.199     ; 6.878      ;
; -10.069 ; PPU:inst9|YSCL[2] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.188     ; 6.871      ;
; -10.067 ; PPU:inst9|row[7]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.190     ; 6.867      ;
; -10.066 ; PPU:inst9|row[2]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.190     ; 6.866      ;
; -10.059 ; PPU:inst9|YSCL[6] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.190     ; 6.859      ;
; -10.048 ; PPU:inst9|row[1]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.190     ; 6.848      ;
; -10.040 ; PPU:inst9|row[7]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.188     ; 6.842      ;
; -10.032 ; PPU:inst9|col[5]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.199     ; 6.823      ;
; -10.032 ; PPU:inst9|YSCL[6] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.188     ; 6.834      ;
; -10.029 ; PPU:inst9|YSCL[1] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.190     ; 6.829      ;
; -9.935  ; PPU:inst9|row[4]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.190     ; 6.735      ;
; -9.921  ; PPU:inst9|row[3]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.190     ; 6.721      ;
; -9.908  ; PPU:inst9|YSCL[3] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.190     ; 6.708      ;
; -9.866  ; PPU:inst9|row[8]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.193     ; 6.663      ;
; -9.832  ; PPU:inst9|row[8]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.190     ; 6.632      ;
; -9.830  ; PPU:inst9|row[5]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.193     ; 6.627      ;
; -9.825  ; PPU:inst9|YSCL[0] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.190     ; 6.625      ;
; -9.820  ; PPU:inst9|YSCL[7] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.193     ; 6.617      ;
; -9.805  ; PPU:inst9|row[8]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.188     ; 6.607      ;
; -9.796  ; PPU:inst9|row[5]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.190     ; 6.596      ;
; -9.786  ; PPU:inst9|YSCL[7] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.190     ; 6.586      ;
; -9.769  ; PPU:inst9|row[5]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.188     ; 6.571      ;
; -9.759  ; PPU:inst9|YSCL[7] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.188     ; 6.561      ;
; -9.757  ; PPU:inst9|YSCL[4] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.193     ; 6.554      ;
; -9.723  ; PPU:inst9|YSCL[4] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.190     ; 6.523      ;
; -9.699  ; PPU:inst9|YSCL[2] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.190     ; 6.499      ;
; -9.696  ; PPU:inst9|YSCL[4] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.188     ; 6.498      ;
; -9.670  ; PPU:inst9|row[7]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.190     ; 6.470      ;
; -9.662  ; PPU:inst9|YSCL[6] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.190     ; 6.462      ;
; -9.569  ; PPU:inst9|row[6]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.193     ; 6.366      ;
; -9.535  ; PPU:inst9|row[6]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.190     ; 6.335      ;
; -9.508  ; PPU:inst9|row[6]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.188     ; 6.310      ;
; -9.473  ; PPU:inst9|row[2]  ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.185     ; 6.278      ;
; -9.467  ; PPU:inst9|YSCL[5] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.193     ; 6.264      ;
; -9.439  ; PPU:inst9|row[1]  ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.185     ; 6.244      ;
; -9.436  ; PPU:inst9|YSCL[1] ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.185     ; 6.241      ;
; -9.435  ; PPU:inst9|row[8]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.190     ; 6.235      ;
; -9.433  ; PPU:inst9|YSCL[5] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.190     ; 6.233      ;
; -9.406  ; PPU:inst9|YSCL[5] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.188     ; 6.208      ;
; -9.399  ; PPU:inst9|row[5]  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.190     ; 6.199      ;
; -9.389  ; PPU:inst9|YSCL[7] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.190     ; 6.189      ;
; -9.342  ; PPU:inst9|row[4]  ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.185     ; 6.147      ;
; -9.326  ; PPU:inst9|YSCL[4] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.190     ; 6.126      ;
; -9.315  ; PPU:inst9|YSCL[3] ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.185     ; 6.120      ;
; -9.312  ; PPU:inst9|row[3]  ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.185     ; 6.117      ;
+---------+-------------------+----------------------------------------------------------------------------------------------------+-------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLKDIV:inst4|CLK_OUT~reg0'                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------+---------------------------------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                        ; Launch Clock                                      ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------+---------------------------------------------------+---------------------------+--------------+------------+------------+
; -5.067 ; PPU:inst9|altsyncram:Mux9_rtl_0|altsyncram_9lv:auto_generated|ram_block1a0~porta_address_reg0                  ; MemoryController:inst8|PPU_READ_BACK_BUFFER[2] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.001        ; 1.718      ; 6.708      ;
; -4.799 ; PPU:inst9|altsyncram:Mux10_rtl_0|altsyncram_8lv:auto_generated|ram_block1a0~porta_address_reg0                 ; MemoryController:inst8|PPU_READ_BACK_BUFFER[1] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.001        ; 1.719      ; 6.441      ;
; -4.799 ; PPU:inst9|altsyncram:Mux7_rtl_0|altsyncram_blv:auto_generated|ram_block1a0~porta_address_reg0                  ; MemoryController:inst8|PPU_READ_BACK_BUFFER[4] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.001        ; 1.724      ; 6.446      ;
; -4.781 ; PPU:inst9|altsyncram:Mux5_rtl_0|altsyncram_dlv:auto_generated|ram_block1a0~porta_address_reg0                  ; MemoryController:inst8|PPU_READ_BACK_BUFFER[6] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.001        ; 1.737      ; 6.441      ;
; -4.723 ; PPU:inst9|altsyncram:Mux8_rtl_0|altsyncram_alv:auto_generated|ram_block1a0~porta_address_reg0                  ; MemoryController:inst8|PPU_READ_BACK_BUFFER[3] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.001        ; 1.733      ; 6.379      ;
; -4.642 ; PPU:inst9|altsyncram:Mux6_rtl_0|altsyncram_clv:auto_generated|ram_block1a0~porta_address_reg0                  ; MemoryController:inst8|PPU_READ_BACK_BUFFER[5] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.001        ; 1.712      ; 6.277      ;
; -4.593 ; PPU:inst9|altsyncram:Mux4_rtl_0|altsyncram_elv:auto_generated|ram_block1a0~porta_address_reg0                  ; MemoryController:inst8|PPU_READ_BACK_BUFFER[7] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.001        ; 1.733      ; 6.249      ;
; -4.579 ; PPU:inst9|altsyncram:Mux11_rtl_0|altsyncram_7lv:auto_generated|ram_block1a0~porta_address_reg0                 ; MemoryController:inst8|PPU_READ_BACK_BUFFER[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.001        ; 1.733      ; 6.235      ;
; 2.870  ; MemoryController:inst8|readAddr[1]                                                                             ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.003      ; 17.135     ;
; 3.061  ; MemoryController:inst8|readAddr[1]                                                                             ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.011     ; 16.930     ;
; 3.071  ; MemoryController:inst8|readAddr[1]                                                                             ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.430      ; 17.361     ;
; 3.163  ; MemoryController:inst8|readAddr[0]                                                                             ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.003      ; 16.842     ;
; 3.354  ; MemoryController:inst8|readAddr[0]                                                                             ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.011     ; 16.637     ;
; 3.364  ; MemoryController:inst8|readAddr[0]                                                                             ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.430      ; 17.068     ;
; 3.408  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a11~portb_address_reg0    ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.300     ; 16.294     ;
; 3.495  ; MemoryController:inst8|readAddr[2]                                                                             ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.001     ; 16.506     ;
; 3.599  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a11~portb_address_reg0    ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.314     ; 16.089     ;
; 3.609  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a11~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.127      ; 16.520     ;
; 3.614  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a19~portb_address_reg0    ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.307     ; 16.081     ;
; 3.657  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a0~portb_address_reg0     ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.317     ; 16.028     ;
; 3.658  ; MemoryController:inst8|altsyncram:CPU_MEM_rtl_0|altsyncram_qsh1:auto_generated|ram_block1a0~portb_address_reg0 ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.317     ; 16.027     ;
; 3.686  ; MemoryController:inst8|readAddr[2]                                                                             ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.015     ; 16.301     ;
; 3.696  ; MemoryController:inst8|readAddr[2]                                                                             ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.426      ; 16.732     ;
; 3.805  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a19~portb_address_reg0    ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.321     ; 15.876     ;
; 3.815  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a19~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.120      ; 16.307     ;
; 3.822  ; MemoryController:inst8|readAddr[1]                                                                             ; CPU_6502:inst|flags[6]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.012     ; 16.168     ;
; 3.848  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a0~portb_address_reg0     ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.331     ; 15.823     ;
; 3.849  ; MemoryController:inst8|altsyncram:CPU_MEM_rtl_0|altsyncram_qsh1:auto_generated|ram_block1a0~portb_address_reg0 ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.331     ; 15.822     ;
; 3.858  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a0~portb_address_reg0     ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.110      ; 16.254     ;
; 3.859  ; MemoryController:inst8|altsyncram:CPU_MEM_rtl_0|altsyncram_qsh1:auto_generated|ram_block1a0~portb_address_reg0 ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.110      ; 16.253     ;
; 3.900  ; MemoryController:inst8|readAddr[3]                                                                             ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.003      ; 16.105     ;
; 3.914  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a18~portb_address_reg0    ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.319     ; 15.769     ;
; 3.932  ; MemoryController:inst8|OTHER_CTRL[3][5]                                                                        ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.001     ; 16.069     ;
; 3.942  ; MemoryController:inst8|OTHER_CTRL[3][5]                                                                        ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.440      ; 16.500     ;
; 3.952  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a26~portb_address_reg0    ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.320     ; 15.730     ;
; 3.975  ; MemoryController:inst8|OTHER_CTRL[3][5]                                                                        ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.013      ; 16.040     ;
; 3.975  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a1~portb_address_reg0     ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.313     ; 15.714     ;
; 3.986  ; MemoryController:inst8|readAddr[3]                                                                             ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.011     ; 16.005     ;
; 3.996  ; MemoryController:inst8|readAddr[3]                                                                             ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.430      ; 16.436     ;
; 4.013  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a13~portb_address_reg0    ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.320     ; 15.669     ;
; 4.023  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a13~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.121      ; 16.100     ;
; 4.034  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a7~portb_address_reg0     ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.316     ; 15.652     ;
; 4.035  ; MemoryController:inst8|readAddr[1]                                                                             ; CPU_6502:inst|DATA_OUT[7]                      ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.010     ; 15.957     ;
; 4.056  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a13~portb_address_reg0    ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.306     ; 15.640     ;
; 4.100  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a27~portb_address_reg0    ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.303     ; 15.599     ;
; 4.105  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a18~portb_address_reg0    ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.333     ; 15.564     ;
; 4.115  ; MemoryController:inst8|readAddr[0]                                                                             ; CPU_6502:inst|flags[6]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.012     ; 15.875     ;
; 4.115  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a18~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.108      ; 15.995     ;
; 4.143  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a26~portb_address_reg0    ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.334     ; 15.525     ;
; 4.153  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a26~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.107      ; 15.956     ;
; 4.166  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a1~portb_address_reg0     ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.327     ; 15.509     ;
; 4.176  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a1~portb_address_reg0     ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.114      ; 15.940     ;
; 4.204  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a24~portb_address_reg0    ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.319     ; 15.479     ;
; 4.224  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a21~portb_address_reg0    ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.318     ; 15.460     ;
; 4.234  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a21~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.123      ; 15.891     ;
; 4.247  ; MemoryController:inst8|readAddr[1]                                                                             ; CPU_6502:inst|A[7]                             ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.004      ; 15.759     ;
; 4.267  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a21~portb_address_reg0    ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.304     ; 15.431     ;
; 4.291  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a27~portb_address_reg0    ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.317     ; 15.394     ;
; 4.292  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a23~portb_address_reg0    ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.316     ; 15.394     ;
; 4.295  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a25~portb_address_reg0    ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.309     ; 15.398     ;
; 4.301  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a27~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.124      ; 15.825     ;
; 4.302  ; MemoryController:inst8|readAddr[1]                                                                             ; CPU_6502:inst|A[3]                             ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.007     ; 15.693     ;
; 4.328  ; MemoryController:inst8|readAddr[0]                                                                             ; CPU_6502:inst|DATA_OUT[7]                      ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.010     ; 15.664     ;
; 4.363  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a11~portb_address_reg0    ; CPU_6502:inst|flags[6]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.315     ; 15.324     ;
; 4.380  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a20~portb_address_reg0    ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.305     ; 15.317     ;
; 4.395  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a24~portb_address_reg0    ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.333     ; 15.274     ;
; 4.405  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a24~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.108      ; 15.705     ;
; 4.447  ; MemoryController:inst8|readAddr[2]                                                                             ; CPU_6502:inst|flags[6]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.016     ; 15.539     ;
; 4.451  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a4~portb_address_reg0     ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.305     ; 15.246     ;
; 4.465  ; MemoryController:inst8|readAddr[1]                                                                             ; CPU_6502:inst|A[5]                             ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.006     ; 15.531     ;
; 4.469  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a17~portb_address_reg0    ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.322     ; 15.211     ;
; 4.486  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a25~portb_address_reg0    ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.323     ; 15.193     ;
; 4.495  ; MemoryController:inst8|readAddr[1]                                                                             ; CPU_6502:inst|A[6]                             ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.010     ; 15.497     ;
; 4.496  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a25~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.118      ; 15.624     ;
; 4.505  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a5~portb_address_reg0     ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.322     ; 15.175     ;
; 4.510  ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[20]                                                                ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.023      ; 15.515     ;
; 4.515  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a5~portb_address_reg0     ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.119      ; 15.606     ;
; 4.520  ; MemoryController:inst8|readAddr[12]                                                                            ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.026      ; 15.508     ;
; 4.521  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a2~portb_address_reg0     ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.315     ; 15.166     ;
; 4.522  ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[17]                                                                ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.023      ; 15.503     ;
; 4.525  ; MemoryController:inst8|readAddr[7]                                                                             ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.023      ; 15.500     ;
; 4.526  ; MemoryController:inst8|readAddr[8]                                                                             ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.023      ; 15.499     ;
; 4.540  ; MemoryController:inst8|readAddr[0]                                                                             ; CPU_6502:inst|A[7]                             ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.004      ; 15.466     ;
; 4.548  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a5~portb_address_reg0     ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.308     ; 15.146     ;
; 4.552  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a7~portb_address_reg0     ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.302     ; 15.148     ;
; 4.563  ; MemoryController:inst8|PPU_CTRL[6][5]                                                                          ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.011      ; 15.450     ;
; 4.569  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a19~portb_address_reg0    ; CPU_6502:inst|flags[6]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.322     ; 15.111     ;
; 4.573  ; MemoryController:inst8|PPU_CTRL[6][5]                                                                          ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.452      ; 15.881     ;
; 4.583  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a30~portb_address_reg0    ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.307     ; 15.112     ;
; 4.593  ; MemoryController:inst8|OTHER_CTRL[6][0]                                                                        ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.018      ; 15.427     ;
; 4.595  ; MemoryController:inst8|readAddr[0]                                                                             ; CPU_6502:inst|A[3]                             ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.007     ; 15.400     ;
; 4.600  ; MemoryController:inst8|OTHER_CTRL[9][0]                                                                        ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.018      ; 15.420     ;
; 4.606  ; MemoryController:inst8|OTHER_CTRL[3][1]                                                                        ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.013      ; 15.409     ;
; 4.606  ; MemoryController:inst8|PPU_CTRL[6][5]                                                                          ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.025      ; 15.421     ;
; 4.609  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a0~portb_address_reg0     ; CPU_6502:inst|flags[6]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.332     ; 15.061     ;
; 4.610  ; MemoryController:inst8|altsyncram:CPU_MEM_rtl_0|altsyncram_qsh1:auto_generated|ram_block1a0~portb_address_reg0 ; CPU_6502:inst|flags[6]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.332     ; 15.060     ;
; 4.618  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a7~portb_address_reg0     ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.125      ; 15.509     ;
; 4.631  ; MemoryController:inst8|PPU_CTRL[0][0]                                                                          ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.031      ; 15.402     ;
; 4.645  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a30~portb_address_reg0    ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.321     ; 15.036     ;
; 4.650  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a28~portb_address_reg0    ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.303     ; 15.049     ;
+--------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------+---------------------------------------------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                  ;
+--------+---------------------------------------------+--------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+--------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -4.013 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[6] ; DVI_OUT:inst1|rSH_BLU[6] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.000     ; 0.966      ;
; -3.848 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[4] ; DVI_OUT:inst1|rSH_RED[4] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.003     ; 0.798      ;
; -3.847 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[7] ; DVI_OUT:inst1|rSH_GRN[7] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.003     ; 0.797      ;
; -3.847 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[7] ; DVI_OUT:inst1|rSH_RED[7] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.003     ; 0.797      ;
; -3.847 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[4] ; DVI_OUT:inst1|rSH_GRN[4] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.003     ; 0.797      ;
; -3.847 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[6] ; DVI_OUT:inst1|rSH_GRN[6] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.003     ; 0.797      ;
; -3.847 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[0] ; DVI_OUT:inst1|rSH_GRN[0] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.003     ; 0.797      ;
; -3.846 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[5] ; DVI_OUT:inst1|rSH_RED[5] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.003     ; 0.796      ;
; -3.846 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[9] ; DVI_OUT:inst1|rSH_RED[9] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.003     ; 0.796      ;
; -3.845 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2] ; DVI_OUT:inst1|rSH_RED[2] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.003     ; 0.795      ;
; -3.845 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[1] ; DVI_OUT:inst1|rSH_GRN[1] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.003     ; 0.795      ;
; -3.845 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[2] ; DVI_OUT:inst1|rSH_GRN[2] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.003     ; 0.795      ;
; -3.845 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[1] ; DVI_OUT:inst1|rSH_RED[1] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.003     ; 0.795      ;
; -3.845 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[5] ; DVI_OUT:inst1|rSH_GRN[5] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.003     ; 0.795      ;
; -3.845 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[2] ; DVI_OUT:inst1|rSH_BLU[2] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.000     ; 0.798      ;
; -3.845 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[0] ; DVI_OUT:inst1|rSH_RED[0] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.003     ; 0.795      ;
; -3.845 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[6] ; DVI_OUT:inst1|rSH_RED[6] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.003     ; 0.795      ;
; -3.844 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[9] ; DVI_OUT:inst1|rSH_GRN[9] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.003     ; 0.794      ;
; -3.844 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[3] ; DVI_OUT:inst1|rSH_RED[3] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.003     ; 0.794      ;
; -3.844 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[3] ; DVI_OUT:inst1|rSH_GRN[3] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.003     ; 0.794      ;
; -3.844 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[1] ; DVI_OUT:inst1|rSH_BLU[1] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.000     ; 0.797      ;
; -3.844 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[8] ; DVI_OUT:inst1|rSH_RED[8] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.003     ; 0.794      ;
; -3.844 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[8] ; DVI_OUT:inst1|rSH_GRN[8] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.003     ; 0.794      ;
; -3.844 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[7] ; DVI_OUT:inst1|rSH_BLU[7] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.000     ; 0.797      ;
; -3.844 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[8] ; DVI_OUT:inst1|rSH_BLU[8] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.000     ; 0.797      ;
; -3.843 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[0] ; DVI_OUT:inst1|rSH_BLU[0] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.000     ; 0.796      ;
; -3.843 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[5] ; DVI_OUT:inst1|rSH_BLU[5] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.000     ; 0.796      ;
; -3.842 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[4] ; DVI_OUT:inst1|rSH_BLU[4] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.000     ; 0.795      ;
; -3.842 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[3] ; DVI_OUT:inst1|rSH_BLU[3] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.000     ; 0.795      ;
; -3.841 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[9] ; DVI_OUT:inst1|rSH_BLU[9] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.000     ; 0.794      ;
; 3.831  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_BLU[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.062     ; 4.108      ;
; 3.837  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_BLU[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.062     ; 4.102      ;
; 3.885  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_BLU[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.062     ; 4.054      ;
; 3.888  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_BLU[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.062     ; 4.051      ;
; 3.891  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_BLU[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.062     ; 4.048      ;
; 3.894  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_BLU[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.062     ; 4.045      ;
; 4.084  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_BLU[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.062     ; 3.855      ;
; 4.090  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_BLU[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.062     ; 3.849      ;
; 4.097  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_BLU[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.062     ; 3.842      ;
; 4.098  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_BLU[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.062     ; 3.841      ;
; 4.101  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_BLU[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.062     ; 3.838      ;
; 4.103  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_BLU[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.062     ; 3.836      ;
; 4.104  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_BLU[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.062     ; 3.835      ;
; 4.107  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_BLU[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.062     ; 3.832      ;
; 4.126  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_BLU[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.062     ; 3.813      ;
; 4.127  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_RED[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.069     ; 3.805      ;
; 4.127  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_RED[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.069     ; 3.805      ;
; 4.127  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_RED[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.069     ; 3.805      ;
; 4.133  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_RED[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.069     ; 3.799      ;
; 4.133  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_RED[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.069     ; 3.799      ;
; 4.133  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_RED[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.069     ; 3.799      ;
; 4.138  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_BLU[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.062     ; 3.801      ;
; 4.141  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_BLU[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.062     ; 3.798      ;
; 4.144  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_BLU[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.062     ; 3.795      ;
; 4.147  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_BLU[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.062     ; 3.792      ;
; 4.180  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_BLU[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.062     ; 3.759      ;
; 4.183  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_BLU[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.062     ; 3.756      ;
; 4.218  ; DVI_OUT:inst1|rSH_CLK[0]                    ; DVI_OUT:inst1|rSH_BLU[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.062     ; 3.721      ;
; 4.272  ; DVI_OUT:inst1|rSH_CLK[0]                    ; DVI_OUT:inst1|rSH_BLU[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.062     ; 3.667      ;
; 4.275  ; DVI_OUT:inst1|rSH_CLK[0]                    ; DVI_OUT:inst1|rSH_BLU[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.062     ; 3.664      ;
; 4.340  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_RED[8] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.069     ; 3.592      ;
; 4.340  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_RED[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.069     ; 3.592      ;
; 4.340  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_RED[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.069     ; 3.592      ;
; 4.340  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_RED[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.069     ; 3.592      ;
; 4.346  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_RED[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.069     ; 3.586      ;
; 4.346  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_RED[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.069     ; 3.586      ;
; 4.346  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_RED[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.069     ; 3.586      ;
; 4.346  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_RED[8] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.069     ; 3.586      ;
; 4.350  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_BLU[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.062     ; 3.589      ;
; 4.351  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_BLU[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.062     ; 3.588      ;
; 4.354  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_BLU[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.062     ; 3.585      ;
; 4.356  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_BLU[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.062     ; 3.583      ;
; 4.357  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_BLU[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.062     ; 3.582      ;
; 4.360  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_BLU[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.062     ; 3.579      ;
; 4.373  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_BLU[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.062     ; 3.566      ;
; 4.380  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_RED[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.069     ; 3.552      ;
; 4.380  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_RED[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.069     ; 3.552      ;
; 4.380  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_RED[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.069     ; 3.552      ;
; 4.381  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_BLU[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.062     ; 3.558      ;
; 4.382  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_BLU[8] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.062     ; 3.557      ;
; 4.384  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_BLU[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.062     ; 3.555      ;
; 4.386  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_RED[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.069     ; 3.546      ;
; 4.386  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_RED[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.069     ; 3.546      ;
; 4.386  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_RED[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.069     ; 3.546      ;
; 4.386  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_BLU[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.062     ; 3.553      ;
; 4.387  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_BLU[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.062     ; 3.552      ;
; 4.388  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_BLU[8] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.062     ; 3.551      ;
; 4.390  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_BLU[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.062     ; 3.549      ;
; 4.392  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_BLU[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.062     ; 3.547      ;
; 4.392  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_BLU[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.062     ; 3.547      ;
; 4.393  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_BLU[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.062     ; 3.546      ;
; 4.396  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_BLU[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.062     ; 3.543      ;
; 4.422  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_RED[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.069     ; 3.510      ;
; 4.422  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_RED[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.069     ; 3.510      ;
; 4.422  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_RED[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.069     ; 3.510      ;
; 4.427  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_BLU[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.062     ; 3.512      ;
; 4.430  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_BLU[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.062     ; 3.509      ;
; 4.471  ; DVI_OUT:inst1|rSH_CLK[1]                    ; DVI_OUT:inst1|rSH_BLU[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.062     ; 3.468      ;
; 4.484  ; DVI_OUT:inst1|rSH_CLK[0]                    ; DVI_OUT:inst1|rSH_BLU[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.062     ; 3.455      ;
; 4.485  ; DVI_OUT:inst1|rSH_CLK[0]                    ; DVI_OUT:inst1|rSH_BLU[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.062     ; 3.454      ;
+--------+---------------------------------------------+--------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PPU:inst9|clk_out'                                                                                                                                                       ;
+--------+------------------------------------------------------+------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 30.729 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.069     ; 9.204      ;
; 30.733 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.067     ; 9.202      ;
; 30.755 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.070     ; 9.177      ;
; 30.833 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.067     ; 9.102      ;
; 30.873 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.069     ; 9.060      ;
; 30.877 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.067     ; 9.058      ;
; 30.899 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.070     ; 9.033      ;
; 30.977 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.067     ; 8.958      ;
; 31.052 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.069     ; 8.881      ;
; 31.056 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.067     ; 8.879      ;
; 31.078 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.070     ; 8.854      ;
; 31.090 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.069     ; 8.843      ;
; 31.094 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.067     ; 8.841      ;
; 31.116 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.070     ; 8.816      ;
; 31.156 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.067     ; 8.779      ;
; 31.194 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.067     ; 8.741      ;
; 31.370 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.069     ; 8.563      ;
; 31.429 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.067     ; 8.506      ;
; 31.514 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.069     ; 8.419      ;
; 31.573 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.067     ; 8.362      ;
; 31.579 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.069     ; 8.354      ;
; 31.583 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.067     ; 8.352      ;
; 31.605 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.070     ; 8.327      ;
; 31.615 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.069     ; 8.318      ;
; 31.683 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.067     ; 8.252      ;
; 31.693 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.069     ; 8.240      ;
; 31.731 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.069     ; 8.202      ;
; 31.752 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.067     ; 8.183      ;
; 31.759 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.069     ; 8.174      ;
; 31.790 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.067     ; 8.145      ;
; 31.849 ; PPU:inst9|r[3]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[2]  ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.684     ; 7.469      ;
; 31.938 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.069     ; 7.995      ;
; 31.976 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.069     ; 7.957      ;
; 32.016 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.070     ; 7.916      ;
; 32.044 ; PPU:inst9|r[4]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[2]  ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.684     ; 7.274      ;
; 32.220 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.069     ; 7.713      ;
; 32.230 ; PPU:inst9|g[3]                                       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[2] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.680     ; 7.092      ;
; 32.241 ; PPU:inst9|r[5]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[2]  ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.682     ; 7.079      ;
; 32.242 ; PPU:inst9|g[3]                                       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[3] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.680     ; 7.080      ;
; 32.245 ; PPU:inst9|r[2]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[2]  ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.682     ; 7.075      ;
; 32.279 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.067     ; 7.656      ;
; 32.291 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.068     ; 7.643      ;
; 32.291 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[3] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.068     ; 7.643      ;
; 32.325 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[1]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.070     ; 7.607      ;
; 32.332 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.070     ; 7.600      ;
; 32.350 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.070     ; 7.582      ;
; 32.351 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[8]     ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.068     ; 7.583      ;
; 32.368 ; PPU:inst9|g[3]                                       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[1] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.680     ; 6.954      ;
; 32.374 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[3] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.069     ; 7.559      ;
; 32.385 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.067     ; 7.550      ;
; 32.462 ; PPU:inst9|b[5]                                       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[3] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.678     ; 6.862      ;
; 32.465 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.069     ; 7.468      ;
; 32.472 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.070     ; 7.460      ;
; 32.496 ; PPU:inst9|g[2]                                       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[3] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.682     ; 6.824      ;
; 32.499 ; PPU:inst9|r[6]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[2]  ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.684     ; 6.819      ;
; 32.501 ; PPU:inst9|g[2]                                       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[2] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.682     ; 6.819      ;
; 32.518 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[3] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.069     ; 7.415      ;
; 32.524 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.068     ; 7.410      ;
; 32.529 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.067     ; 7.406      ;
; 32.561 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.070     ; 7.371      ;
; 32.578 ; PPU:inst9|b[4]                                       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[3] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.678     ; 6.746      ;
; 32.588 ; PPU:inst9|b[5]                                       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[1] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.678     ; 6.736      ;
; 32.596 ; PPU:inst9|b[2]                                       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[3] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.678     ; 6.728      ;
; 32.602 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.068     ; 7.332      ;
; 32.607 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.068     ; 7.327      ;
; 32.607 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[3] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.068     ; 7.327      ;
; 32.609 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.068     ; 7.325      ;
; 32.617 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.070     ; 7.315      ;
; 32.622 ; PPU:inst9|g[2]                                       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[1] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.682     ; 6.698      ;
; 32.625 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.068     ; 7.309      ;
; 32.625 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[3] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.068     ; 7.309      ;
; 32.627 ; PPU:inst9|b[5]                                       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[2] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.678     ; 6.697      ;
; 32.628 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.068     ; 7.306      ;
; 32.630 ; PPU:inst9|r[3]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[0]  ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.684     ; 6.688      ;
; 32.638 ; PPU:inst9|g[4]                                       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[3] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.680     ; 6.684      ;
; 32.643 ; PPU:inst9|g[4]                                       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[2] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.680     ; 6.679      ;
; 32.655 ; PPU:inst9|g[5]                                       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[2] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.680     ; 6.667      ;
; 32.680 ; PPU:inst9|r[3]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[3] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.683     ; 6.639      ;
; 32.685 ; PPU:inst9|g[5]                                       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[3] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.680     ; 6.637      ;
; 32.697 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.068     ; 7.237      ;
; 32.697 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[3] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.069     ; 7.236      ;
; 32.704 ; PPU:inst9|b[4]                                       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[1] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.678     ; 6.620      ;
; 32.707 ; PPU:inst9|r[3]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[2] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.683     ; 6.612      ;
; 32.708 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.067     ; 7.227      ;
; 32.720 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.069     ; 7.213      ;
; 32.722 ; PPU:inst9|b[2]                                       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[1] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.678     ; 6.602      ;
; 32.735 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[3] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.069     ; 7.198      ;
; 32.743 ; PPU:inst9|b[4]                                       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[2] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.678     ; 6.581      ;
; 32.746 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.067     ; 7.189      ;
; 32.747 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.068     ; 7.187      ;
; 32.747 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[3] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.068     ; 7.187      ;
; 32.755 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[1]          ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.070     ; 7.177      ;
; 32.756 ; PPU:inst9|g[3]                                       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[0] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.680     ; 6.566      ;
; 32.761 ; PPU:inst9|b[2]                                       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[2] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.678     ; 6.563      ;
; 32.764 ; PPU:inst9|g[4]                                       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[1] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.680     ; 6.558      ;
; 32.769 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[2]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.070     ; 7.163      ;
; 32.786 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[0]          ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.070     ; 7.146      ;
; 32.805 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[8]     ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.069     ; 7.128      ;
; 32.811 ; PPU:inst9|g[5]                                       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[1] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.680     ; 6.511      ;
; 32.825 ; PPU:inst9|r[4]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[0]  ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.684     ; 6.493      ;
+--------+------------------------------------------------------+------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                      ;
+--------+---------------------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.171 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0                                                                     ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.305      ; 0.669      ;
; -0.156 ; PPU:inst9|VGA_CLK         ; PPU:inst9|VGA_CLK                                                                             ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.305      ; 0.684      ;
; -0.147 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0                                                                     ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.305      ; 0.693      ;
; -0.135 ; PPU:inst9|VGA_CLK         ; PPU:inst9|VGA_CLK                                                                             ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.305      ; 0.705      ;
; 0.560  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.664      ; 1.794      ;
; 0.574  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg   ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.669      ; 1.813      ;
; 0.596  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.667      ; 1.833      ;
; 0.638  ; CLKDIV:inst4|CNT[4]       ; CLKDIV:inst4|CNT[1]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.903      ;
; 0.640  ; CLKDIV:inst4|CNT[4]       ; CLKDIV:inst4|CNT[3]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.905      ;
; 0.723  ; CLKDIV:inst4|CNT[4]       ; CLKDIV:inst4|CNT[2]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.988      ;
; 0.724  ; CLKDIV:inst4|CNT[4]       ; CLKDIV:inst4|CNT[4]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.989      ;
; 0.724  ; CLKDIV:inst4|CNT[0]       ; CLKDIV:inst4|CNT[0]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.989      ;
; 0.731  ; CLKDIV:inst4|CNT[4]       ; CLKDIV:inst4|CLK_OUT~reg0                                                                     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.996      ;
; 0.735  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.664      ; 1.969      ;
; 0.747  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg   ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.669      ; 1.986      ;
; 0.777  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.667      ; 2.014      ;
; 0.834  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.664      ; 2.068      ;
; 0.862  ; CLKDIV:inst4|CNT[0]       ; CLKDIV:inst4|CLK_OUT~reg0                                                                     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.127      ;
; 0.864  ; CLKDIV:inst4|CNT[0]       ; CLKDIV:inst4|CNT[2]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.129      ;
; 0.989  ; CLKDIV:inst4|CNT[3]       ; CLKDIV:inst4|CLK_OUT~reg0                                                                     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.254      ;
; 0.991  ; CLKDIV:inst4|CNT[3]       ; CLKDIV:inst4|CNT[2]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.256      ;
; 1.020  ; PPU:inst9|VGA_CLK         ; PPU:inst9|clk_out                                                                             ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.316      ; 1.871      ;
; 1.024  ; CLKDIV:inst4|CNT[3]       ; CLKDIV:inst4|CNT[4]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.289      ;
; 1.034  ; CLKDIV:inst4|CNT[2]       ; CLKDIV:inst4|CNT[4]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.299      ;
; 1.061  ; CLKDIV:inst4|CNT[1]       ; CLKDIV:inst4|CNT[1]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.326      ;
; 1.068  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.664      ; 2.302      ;
; 1.070  ; CLKDIV:inst4|CNT[3]       ; CLKDIV:inst4|CNT[3]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.335      ;
; 1.105  ; CLKDIV:inst4|CNT[2]       ; CLKDIV:inst4|CLK_OUT~reg0                                                                     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.370      ;
; 1.109  ; CLKDIV:inst4|CNT[2]       ; CLKDIV:inst4|CNT[2]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.374      ;
; 1.115  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.661      ; 2.346      ;
; 1.118  ; CLKDIV:inst4|CNT[1]       ; CLKDIV:inst4|CLK_OUT~reg0                                                                     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.383      ;
; 1.128  ; CLKDIV:inst4|CNT[0]       ; CLKDIV:inst4|CNT[3]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.393      ;
; 1.129  ; CLKDIV:inst4|CNT[0]       ; CLKDIV:inst4|CNT[1]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.394      ;
; 1.140  ; CLKDIV:inst4|CNT[1]       ; CLKDIV:inst4|CNT[4]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.405      ;
; 1.147  ; CLKDIV:inst4|CNT[1]       ; CLKDIV:inst4|CNT[2]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.412      ;
; 1.156  ; CLKDIV:inst4|CNT[0]       ; CLKDIV:inst4|CNT[4]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.421      ;
; 1.205  ; PPU:inst9|VGA_CLK         ; PPU:inst9|clk_out                                                                             ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.316      ; 2.056      ;
; 1.256  ; CLKDIV:inst4|CNT[3]       ; CLKDIV:inst4|CNT[1]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.521      ;
; 1.278  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~porta_we_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.661      ; 2.509      ;
; 1.362  ; CLKDIV:inst4|CNT[2]       ; CLKDIV:inst4|CNT[3]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.627      ;
; 1.362  ; CLKDIV:inst4|CNT[2]       ; CLKDIV:inst4|CNT[1]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.627      ;
; 1.375  ; CLKDIV:inst4|CNT[1]       ; CLKDIV:inst4|CNT[3]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.640      ;
; 1.396  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.661      ; 2.627      ;
; 1.489  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~porta_we_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.661      ; 2.720      ;
; 1.533  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~porta_we_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.664      ; 2.767      ;
; 1.546  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~porta_we_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.664      ; 2.780      ;
; 1.557  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~porta_we_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.667      ; 2.794      ;
; 1.640  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~208                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.814      ; 2.989      ;
; 1.757  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:Mux7_rtl_0|altsyncram_blv:auto_generated|ram_block1a0~porta_address_reg0 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.658      ; 2.985      ;
; 1.758  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:Mux6_rtl_0|altsyncram_clv:auto_generated|ram_block1a0~porta_address_reg0 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.671      ; 2.999      ;
; 1.784  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~202                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.792      ; 3.111      ;
; 1.784  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~200                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.792      ; 3.111      ;
; 1.784  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~203                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.792      ; 3.111      ;
; 1.784  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~198                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.792      ; 3.111      ;
; 1.784  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~199                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.792      ; 3.111      ;
; 1.784  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~201                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.792      ; 3.111      ;
; 1.792  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~porta_we_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.664      ; 3.026      ;
; 1.805  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~porta_we_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.664      ; 3.039      ;
; 1.813  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~208                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.814      ; 3.162      ;
; 1.815  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~porta_we_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.667      ; 3.052      ;
; 1.850  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~55                                                                      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.779      ; 3.164      ;
; 1.861  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~234                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.802      ; 3.198      ;
; 1.861  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~232                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.802      ; 3.198      ;
; 1.861  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~235                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.802      ; 3.198      ;
; 1.861  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~230                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.802      ; 3.198      ;
; 1.861  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~231                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.802      ; 3.198      ;
; 1.861  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~233                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.802      ; 3.198      ;
; 1.863  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~226                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.783      ; 3.181      ;
; 1.863  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~222                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.783      ; 3.181      ;
; 1.863  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~223                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.783      ; 3.181      ;
; 1.863  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~225                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.783      ; 3.181      ;
; 1.873  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~266                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.748      ; 3.156      ;
; 1.873  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~264                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.748      ; 3.156      ;
; 1.873  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~267                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.748      ; 3.156      ;
; 1.873  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~262                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.748      ; 3.156      ;
; 1.873  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~263                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.748      ; 3.156      ;
; 1.873  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~265                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.748      ; 3.156      ;
; 1.946  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~90                                                                      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.740      ; 3.221      ;
; 1.946  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~86                                                                      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.740      ; 3.221      ;
; 1.946  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~87                                                                      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.740      ; 3.221      ;
; 1.949  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~170                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.765      ; 3.249      ;
; 1.949  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~168                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.765      ; 3.249      ;
; 1.949  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~171                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.765      ; 3.249      ;
; 1.949  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~166                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.765      ; 3.249      ;
; 1.949  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~167                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.765      ; 3.249      ;
; 1.949  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~169                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.765      ; 3.249      ;
; 1.961  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~242                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.763      ; 3.259      ;
; 1.961  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~240                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.763      ; 3.259      ;
; 1.961  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~243                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.763      ; 3.259      ;
; 1.961  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~238                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.763      ; 3.259      ;
; 1.961  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~239                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.763      ; 3.259      ;
; 1.961  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~241                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.763      ; 3.259      ;
; 1.963  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~202                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.792      ; 3.290      ;
; 1.963  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~200                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.792      ; 3.290      ;
; 1.963  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~203                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.792      ; 3.290      ;
; 1.963  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~198                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.792      ; 3.290      ;
; 1.963  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~199                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.792      ; 3.290      ;
; 1.963  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~201                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.792      ; 3.290      ;
; 1.973  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:Mux4_rtl_0|altsyncram_elv:auto_generated|ram_block1a0~porta_address_reg0 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.659      ; 3.202      ;
; 1.992  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~136                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.782      ; 3.309      ;
+--------+---------------------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLKDIV:inst4|CLK_OUT~reg0'                                                                                                                                                    ;
+-------+------------------------------------------------+-------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                         ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+-------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.385 ; CPU_6502:inst|flags[7]                         ; CPU_6502:inst|flags[7]                          ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.089      ; 0.669      ;
; 0.402 ; CPU_6502:inst|SP[7]                            ; CPU_6502:inst|SP[7]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; CPU_6502:inst|M[10]                            ; CPU_6502:inst|M[10]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; CPU_6502:inst|SP[1]                            ; CPU_6502:inst|SP[1]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; CPU_6502:inst|M[1]                             ; CPU_6502:inst|M[1]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; CPU_6502:inst|SP[0]                            ; CPU_6502:inst|SP[0]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; CPU_6502:inst|M[4]                             ; CPU_6502:inst|M[4]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; CPU_6502:inst|flags[1]                         ; CPU_6502:inst|flags[1]                          ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; CPU_6502:inst|M[14]                            ; CPU_6502:inst|M[14]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; CPU_6502:inst|M[3]                             ; CPU_6502:inst|M[3]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; CPU_6502:inst|M[7]                             ; CPU_6502:inst|M[7]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; CPU_6502:inst|Y[6]                             ; CPU_6502:inst|Y[6]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|A[7]                             ; CPU_6502:inst|A[7]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|IR[1]                            ; CPU_6502:inst|IR[1]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|IR[0]                            ; CPU_6502:inst|IR[0]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|M[12]                            ; CPU_6502:inst|M[12]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|SP[6]                            ; CPU_6502:inst|SP[6]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|SP[4]                            ; CPU_6502:inst|SP[4]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|M[13]                            ; CPU_6502:inst|M[13]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|SP[5]                            ; CPU_6502:inst|SP[5]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|IR[7]                            ; CPU_6502:inst|IR[7]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|X[6]                             ; CPU_6502:inst|X[6]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|X[7]                             ; CPU_6502:inst|X[7]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|flags[6]                         ; CPU_6502:inst|flags[6]                          ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|CPU_STATE.INIT1                  ; CPU_6502:inst|CPU_STATE.INIT1                   ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|Y[5]                             ; CPU_6502:inst|Y[5]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|M[5]                             ; CPU_6502:inst|M[5]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|A[2]                             ; CPU_6502:inst|A[2]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|M[9]                             ; CPU_6502:inst|M[9]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|flags[0]                         ; CPU_6502:inst|flags[0]                          ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|IR[3]                            ; CPU_6502:inst|IR[3]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|W                                ; CPU_6502:inst|W                                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|A[1]                             ; CPU_6502:inst|A[1]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|NMI_STATE                        ; CPU_6502:inst|NMI_STATE                         ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|R                                ; CPU_6502:inst|R                                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|IR[2]                            ; CPU_6502:inst|IR[2]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|A[6]                             ; CPU_6502:inst|A[6]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|X[1]                             ; CPU_6502:inst|X[1]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|A[5]                             ; CPU_6502:inst|A[5]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|IR[6]                            ; CPU_6502:inst|IR[6]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|X[5]                             ; CPU_6502:inst|X[5]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|M[6]                             ; CPU_6502:inst|M[6]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|Y[0]                             ; CPU_6502:inst|Y[0]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|M[8]                             ; CPU_6502:inst|M[8]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|Y[4]                             ; CPU_6502:inst|Y[4]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|ADDR[1]~reg0                     ; CPU_6502:inst|ADDR[1]~reg0                      ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|A[0]                             ; CPU_6502:inst|A[0]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|A[4]                             ; CPU_6502:inst|A[4]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|X[4]                             ; CPU_6502:inst|X[4]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|CPU_STATE.EXECUTE                ; CPU_6502:inst|CPU_STATE.EXECUTE                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|page_crossed                     ; CPU_6502:inst|page_crossed                      ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|X[0]                             ; CPU_6502:inst|X[0]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|M[0]                             ; CPU_6502:inst|M[0]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|EX_CYCLE[0]                      ; CPU_6502:inst|EX_CYCLE[0]                       ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|flags[2]                         ; CPU_6502:inst|flags[2]                          ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|ADDR[8]~reg0                     ; CPU_6502:inst|ADDR[8]~reg0                      ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|M[15]                            ; CPU_6502:inst|M[15]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|flags[3]                         ; CPU_6502:inst|flags[3]                          ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|EX_CYCLE[1]                      ; CPU_6502:inst|EX_CYCLE[1]                       ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|M[2]                             ; CPU_6502:inst|M[2]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|M[11]                            ; CPU_6502:inst|M[11]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|SP[3]                            ; CPU_6502:inst|SP[3]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|EX_CYCLE[2]                      ; CPU_6502:inst|EX_CYCLE[2]                       ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|SP[2]                            ; CPU_6502:inst|SP[2]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|page_corrected                   ; CPU_6502:inst|page_corrected                    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|X[2]                             ; CPU_6502:inst|X[2]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|CPU_STATE.WAIT_OAM               ; CPU_6502:inst|CPU_STATE.WAIT_OAM                ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|X[3]                             ; CPU_6502:inst|X[3]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|A[3]                             ; CPU_6502:inst|A[3]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|Y[3]                             ; CPU_6502:inst|Y[3]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|Y[2]                             ; CPU_6502:inst|Y[2]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|IR[4]                            ; CPU_6502:inst|IR[4]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|Y[1]                             ; CPU_6502:inst|Y[1]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|Y[7]                             ; CPU_6502:inst|Y[7]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|CPU_STATE.INIT2                  ; CPU_6502:inst|CPU_STATE.INIT2                   ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|IR[5]                            ; CPU_6502:inst|IR[5]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.405 ; MemoryController:inst8|OAM_TRANSFER            ; MemoryController:inst8|OAM_TRANSFER             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; MemoryController:inst8|OAM_COUNT[0]            ; MemoryController:inst8|OAM_COUNT[0]             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; MemoryController:inst8|HC[7]                   ; MemoryController:inst8|HC[7]                    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; MemoryController:inst8|HC_BIT                  ; MemoryController:inst8|HC_BIT                   ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.069      ; 0.669      ;
; 0.421 ; MemoryController:inst8|UPDATE_ADDR             ; MemoryController:inst8|UPDATE_ADDR              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.068      ; 0.684      ;
; 0.474 ; MemoryController:inst8|HC[7]                   ; MemoryController:inst8|HC[6]                    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.069      ; 0.738      ;
; 0.494 ; CPU_6502:inst|CPU_STATE.INIT2                  ; CPU_6502:inst|CPU_STATE.FETCH                   ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.760      ;
; 0.603 ; MemoryController:inst8|HC[5]                   ; MemoryController:inst8|HC[4]                    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.069      ; 0.867      ;
; 0.604 ; MemoryController:inst8|HC[4]                   ; MemoryController:inst8|HC[3]                    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.069      ; 0.868      ;
; 0.604 ; MemoryController:inst8|HC[3]                   ; MemoryController:inst8|HC[2]                    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.069      ; 0.868      ;
; 0.604 ; MemoryController:inst8|HC[2]                   ; MemoryController:inst8|HC[1]                    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.069      ; 0.868      ;
; 0.614 ; MemoryController:inst8|HC[0]                   ; MemoryController:inst8|HC_BIT                   ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.069      ; 0.878      ;
; 0.648 ; CPU_6502:inst|NMI_STATE                        ; CPU_6502:inst|OP_TYPE.INDIRECT                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.914      ;
; 0.650 ; MemoryController:inst8|PPU_READ_BACK_BUFFER[6] ; MemoryController:inst8|PPU_READ_FRONT_BUFFER[6] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.069      ; 0.914      ;
; 0.667 ; CPU_6502:inst|ADDR[15]~reg0                    ; CPU_6502:inst|ADDR[15]~reg0                     ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.933      ;
; 0.674 ; CPU_6502:inst|ADDR[13]~reg0                    ; CPU_6502:inst|ADDR[13]~reg0                     ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.072      ; 0.941      ;
; 0.674 ; CPU_6502:inst|ADDR[10]~reg0                    ; CPU_6502:inst|ADDR[10]~reg0                     ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.072      ; 0.941      ;
; 0.674 ; CPU_6502:inst|ADDR[14]~reg0                    ; CPU_6502:inst|ADDR[14]~reg0                     ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.072      ; 0.941      ;
; 0.675 ; CPU_6502:inst|ADDR[11]~reg0                    ; CPU_6502:inst|ADDR[11]~reg0                     ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.941      ;
; 0.675 ; CPU_6502:inst|ADDR[12]~reg0                    ; CPU_6502:inst|ADDR[12]~reg0                     ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.941      ;
; 0.675 ; CPU_6502:inst|ADDR[2]~reg0                     ; CPU_6502:inst|ADDR[2]~reg0                      ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.941      ;
; 0.675 ; CPU_6502:inst|ADDR[4]~reg0                     ; CPU_6502:inst|ADDR[4]~reg0                      ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.941      ;
; 0.676 ; CPU_6502:inst|ADDR[6]~reg0                     ; CPU_6502:inst|ADDR[6]~reg0                      ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.942      ;
; 0.681 ; CPU_6502:inst|PC[9]~reg0                       ; CPU_6502:inst|PC[9]~reg0                        ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.947      ;
+-------+------------------------------------------------+-------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PPU:inst9|VGA_CLK'                                                                                                     ;
+-------+-----------------------------+-----------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.403 ; PPU:inst9|PPU_STATUS_OUT[6] ; PPU:inst9|PPU_STATUS_OUT[6] ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PPU:inst9|PPU_STATUS_OUT[7] ; PPU:inst9|PPU_STATUS_OUT[7] ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; PPU:inst9|SPRITE_CNT[1]     ; PPU:inst9|SPRITE_CNT[1]     ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; PPU:inst9|SPRITE_CNT[2]     ; PPU:inst9|SPRITE_CNT[2]     ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; PPU:inst9|SPRITE_CNT[3]     ; PPU:inst9|SPRITE_CNT[3]     ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 0.669      ;
; 0.419 ; PPU:inst9|SPRITE_CNT[0]     ; PPU:inst9|SPRITE_CNT[0]     ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 0.684      ;
; 0.514 ; PPU:inst9|SPRITE_CNT[0]     ; PPU:inst9|SPRITE_CNT[2]     ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 0.779      ;
; 0.658 ; PPU:inst9|row[9]            ; PPU:inst9|row[9]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 0.923      ;
; 0.710 ; PPU:inst9|col[9]            ; PPU:inst9|col[9]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 0.975      ;
; 0.718 ; PPU:inst9|row[3]            ; PPU:inst9|row[3]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 0.983      ;
; 0.720 ; PPU:inst9|row[1]            ; PPU:inst9|row[1]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 0.985      ;
; 0.722 ; PPU:inst9|row[7]            ; PPU:inst9|row[7]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 0.987      ;
; 0.723 ; PPU:inst9|row[2]            ; PPU:inst9|row[2]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 0.988      ;
; 0.726 ; PPU:inst9|row[8]            ; PPU:inst9|row[8]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 0.991      ;
; 0.726 ; PPU:inst9|col[0]            ; PPU:inst9|col[0]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.090      ; 1.011      ;
; 0.730 ; PPU:inst9|SPRITE_CNT[1]     ; PPU:inst9|SPRITE_CNT[2]     ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 0.995      ;
; 0.730 ; PPU:inst9|row[4]            ; PPU:inst9|row[4]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 0.995      ;
; 0.731 ; PPU:inst9|row[0]            ; PPU:inst9|row[0]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 0.996      ;
; 0.740 ; PPU:inst9|col[1]            ; PPU:inst9|col[1]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.005      ;
; 0.741 ; PPU:inst9|col[3]            ; PPU:inst9|col[3]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.006      ;
; 0.741 ; PPU:inst9|col[2]            ; PPU:inst9|col[2]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.006      ;
; 0.741 ; PPU:inst9|col[5]            ; PPU:inst9|col[5]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.006      ;
; 0.744 ; PPU:inst9|col[4]            ; PPU:inst9|col[4]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.009      ;
; 0.750 ; PPU:inst9|SPRITE_CNT[0]     ; PPU:inst9|SPRITE_CNT[1]     ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.015      ;
; 0.751 ; PPU:inst9|row[6]            ; PPU:inst9|row[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.016      ;
; 0.754 ; PPU:inst9|row[4]            ; PPU:inst9|vsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.019      ;
; 0.884 ; PPU:inst9|col[8]            ; PPU:inst9|col[8]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.149      ;
; 0.887 ; PPU:inst9|row[8]            ; PPU:inst9|vsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.152      ;
; 0.894 ; PPU:inst9|row[5]            ; PPU:inst9|row[5]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.159      ;
; 0.897 ; PPU:inst9|SPRITE_CNT[0]     ; PPU:inst9|SPRITE_CNT[3]     ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.162      ;
; 0.912 ; PPU:inst9|col[7]            ; PPU:inst9|col[7]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.177      ;
; 0.918 ; PPU:inst9|col[4]            ; PPU:inst9|hsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.096      ; 1.209      ;
; 0.939 ; PPU:inst9|col[6]            ; PPU:inst9|col[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.204      ;
; 1.007 ; PPU:inst9|SPRITE_CNT[2]     ; PPU:inst9|SPRITE_CNT[3]     ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.272      ;
; 1.016 ; PPU:inst9|row[7]            ; PPU:inst9|vsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.281      ;
; 1.029 ; PPU:inst9|row[0]            ; PPU:inst9|row[1]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.294      ;
; 1.042 ; PPU:inst9|row[2]            ; PPU:inst9|row[3]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.307      ;
; 1.042 ; PPU:inst9|row[3]            ; PPU:inst9|row[4]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.307      ;
; 1.044 ; PPU:inst9|row[7]            ; PPU:inst9|row[8]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.309      ;
; 1.044 ; PPU:inst9|row[0]            ; PPU:inst9|row[2]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.309      ;
; 1.044 ; PPU:inst9|row[1]            ; PPU:inst9|row[2]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.309      ;
; 1.045 ; PPU:inst9|row[8]            ; PPU:inst9|row[9]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.310      ;
; 1.049 ; PPU:inst9|row[4]            ; PPU:inst9|row[5]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.314      ;
; 1.057 ; PPU:inst9|row[2]            ; PPU:inst9|row[4]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.322      ;
; 1.060 ; PPU:inst9|row[3]            ; PPU:inst9|vsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.325      ;
; 1.060 ; PPU:inst9|col[2]            ; PPU:inst9|col[3]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.325      ;
; 1.062 ; PPU:inst9|col[1]            ; PPU:inst9|col[2]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.327      ;
; 1.063 ; PPU:inst9|col[4]            ; PPU:inst9|col[5]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.328      ;
; 1.064 ; PPU:inst9|row[4]            ; PPU:inst9|row[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.329      ;
; 1.065 ; PPU:inst9|col[5]            ; PPU:inst9|col[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.330      ;
; 1.065 ; PPU:inst9|col[3]            ; PPU:inst9|col[4]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.330      ;
; 1.070 ; PPU:inst9|row[6]            ; PPU:inst9|row[7]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.335      ;
; 1.075 ; PPU:inst9|col[2]            ; PPU:inst9|col[4]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.340      ;
; 1.078 ; PPU:inst9|col[4]            ; PPU:inst9|col[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.343      ;
; 1.080 ; PPU:inst9|col[5]            ; PPU:inst9|hsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.096      ; 1.371      ;
; 1.085 ; PPU:inst9|row[6]            ; PPU:inst9|row[8]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.350      ;
; 1.091 ; PPU:inst9|SPRITE_CNT[1]     ; PPU:inst9|SPRITE_CNT[3]     ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.356      ;
; 1.098 ; PPU:inst9|row[5]            ; PPU:inst9|vsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.363      ;
; 1.131 ; PPU:inst9|row[6]            ; PPU:inst9|vsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.396      ;
; 1.140 ; PPU:inst9|row[3]            ; PPU:inst9|row[5]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.405      ;
; 1.141 ; PPU:inst9|row[1]            ; PPU:inst9|row[3]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.406      ;
; 1.143 ; PPU:inst9|row[7]            ; PPU:inst9|row[9]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.408      ;
; 1.151 ; PPU:inst9|row[0]            ; PPU:inst9|row[3]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.416      ;
; 1.159 ; PPU:inst9|col[1]            ; PPU:inst9|col[3]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.424      ;
; 1.162 ; PPU:inst9|col[5]            ; PPU:inst9|col[7]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.427      ;
; 1.163 ; PPU:inst9|col[3]            ; PPU:inst9|col[5]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.428      ;
; 1.164 ; PPU:inst9|row[3]            ; PPU:inst9|row[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.429      ;
; 1.164 ; PPU:inst9|row[2]            ; PPU:inst9|row[5]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.429      ;
; 1.166 ; PPU:inst9|row[0]            ; PPU:inst9|row[4]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.431      ;
; 1.166 ; PPU:inst9|row[1]            ; PPU:inst9|row[4]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.431      ;
; 1.171 ; PPU:inst9|row[4]            ; PPU:inst9|row[7]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.436      ;
; 1.179 ; PPU:inst9|row[2]            ; PPU:inst9|row[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.444      ;
; 1.182 ; PPU:inst9|col[2]            ; PPU:inst9|col[5]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.447      ;
; 1.184 ; PPU:inst9|col[1]            ; PPU:inst9|col[4]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.449      ;
; 1.185 ; PPU:inst9|col[4]            ; PPU:inst9|col[7]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.450      ;
; 1.186 ; PPU:inst9|row[4]            ; PPU:inst9|row[8]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.451      ;
; 1.187 ; PPU:inst9|col[3]            ; PPU:inst9|col[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.452      ;
; 1.187 ; PPU:inst9|col[5]            ; PPU:inst9|col[8]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.452      ;
; 1.188 ; PPU:inst9|col[8]            ; PPU:inst9|col[9]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.453      ;
; 1.192 ; PPU:inst9|row[6]            ; PPU:inst9|row[9]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.457      ;
; 1.192 ; PPU:inst9|row[1]            ; PPU:inst9|vsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.457      ;
; 1.197 ; PPU:inst9|col[2]            ; PPU:inst9|col[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.462      ;
; 1.200 ; PPU:inst9|col[4]            ; PPU:inst9|col[8]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.465      ;
; 1.209 ; PPU:inst9|col[6]            ; PPU:inst9|hsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.096      ; 1.500      ;
; 1.243 ; PPU:inst9|col[6]            ; PPU:inst9|col[7]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.508      ;
; 1.247 ; PPU:inst9|row[5]            ; PPU:inst9|row[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.512      ;
; 1.262 ; PPU:inst9|row[3]            ; PPU:inst9|row[7]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.527      ;
; 1.263 ; PPU:inst9|row[1]            ; PPU:inst9|row[5]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.528      ;
; 1.266 ; PPU:inst9|col[7]            ; PPU:inst9|col[8]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.531      ;
; 1.273 ; PPU:inst9|row[0]            ; PPU:inst9|row[5]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.538      ;
; 1.281 ; PPU:inst9|col[1]            ; PPU:inst9|col[5]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.546      ;
; 1.281 ; PPU:inst9|row[5]            ; PPU:inst9|row[7]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.546      ;
; 1.284 ; PPU:inst9|col[5]            ; PPU:inst9|col[9]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.549      ;
; 1.285 ; PPU:inst9|col[3]            ; PPU:inst9|col[7]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.550      ;
; 1.286 ; PPU:inst9|row[2]            ; PPU:inst9|row[7]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.551      ;
; 1.286 ; PPU:inst9|row[3]            ; PPU:inst9|row[8]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.551      ;
; 1.288 ; PPU:inst9|row[0]            ; PPU:inst9|row[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.553      ;
; 1.288 ; PPU:inst9|row[1]            ; PPU:inst9|row[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.553      ;
; 1.293 ; PPU:inst9|row[4]            ; PPU:inst9|row[9]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.558      ;
; 1.299 ; PPU:inst9|col[7]            ; PPU:inst9|col[9]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.564      ;
+-------+-----------------------------+-----------------------------+-------------------+-------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PPU:inst9|clk_out'                                                                                                                                          ;
+-------+--------------------------------------------------+---------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                     ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+---------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.451 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[3] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 0.716      ;
; 0.502 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 0.767      ;
; 0.506 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[6] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 0.771      ;
; 0.511 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[7] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 0.776      ;
; 0.606 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[7] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[7] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 0.871      ;
; 0.619 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[6] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 0.884      ;
; 0.619 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[8] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 0.884      ;
; 0.619 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 0.884      ;
; 0.627 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[2] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 0.892      ;
; 0.639 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[8] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 0.904      ;
; 0.641 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 0.906      ;
; 0.646 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[0] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 0.911      ;
; 0.676 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[8] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[8] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.068      ; 0.939      ;
; 0.695 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 0.960      ;
; 0.695 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[7] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 0.960      ;
; 0.695 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[9] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 0.960      ;
; 0.696 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 0.961      ;
; 0.696 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[5] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 0.961      ;
; 0.719 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 0.984      ;
; 0.723 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 0.988      ;
; 0.729 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[9] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 0.994      ;
; 0.729 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[5] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 0.994      ;
; 0.729 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 0.994      ;
; 0.730 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[6] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 0.995      ;
; 0.732 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 0.997      ;
; 0.733 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 0.998      ;
; 0.742 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.007      ;
; 0.744 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.009      ;
; 0.750 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.015      ;
; 0.753 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.018      ;
; 0.756 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[6] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.021      ;
; 0.757 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[8] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.022      ;
; 0.757 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.022      ;
; 0.766 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[8] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.031      ;
; 0.766 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[6] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.031      ;
; 0.771 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.036      ;
; 0.786 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[1]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[9] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.071      ; 1.052      ;
; 0.866 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[5] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.131      ;
; 0.897 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[8] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.162      ;
; 0.898 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.163      ;
; 0.900 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[6] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[6] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.068      ; 1.163      ;
; 0.903 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[5] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[5] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.168      ;
; 0.911 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[8] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[8] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.176      ;
; 0.930 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[1]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[9] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.071      ; 1.196      ;
; 0.931 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.196      ;
; 0.938 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[0] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.068      ; 1.201      ;
; 0.951 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[4] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.068      ; 1.214      ;
; 0.952 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[9] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.217      ;
; 0.954 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.219      ;
; 0.960 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[7] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.225      ;
; 0.963 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.228      ;
; 0.963 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[5] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.228      ;
; 0.964 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.229      ;
; 0.980 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.245      ;
; 0.992 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[8] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.257      ;
; 1.049 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[6] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[6] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.067      ; 1.311      ;
; 1.065 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[3] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.068      ; 1.328      ;
; 1.070 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[5] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[5] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.068      ; 1.333      ;
; 1.073 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[2] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.068      ; 1.336      ;
; 1.078 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[7] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[7] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.068      ; 1.341      ;
; 1.084 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[9] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.349      ;
; 1.095 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[5] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.360      ;
; 1.099 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.364      ;
; 1.107 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[7] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.372      ;
; 1.124 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[7] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.389      ;
; 1.124 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.389      ;
; 1.126 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[9] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.391      ;
; 1.139 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.404      ;
; 1.139 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.404      ;
; 1.151 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[9] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.416      ;
; 1.153 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[5] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.418      ;
; 1.157 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.422      ;
; 1.157 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.422      ;
; 1.157 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[6] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.422      ;
; 1.158 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.423      ;
; 1.173 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[7] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[7] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.066      ; 1.434      ;
; 1.175 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[2] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.066      ; 1.436      ;
; 1.179 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[3] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.066      ; 1.440      ;
; 1.192 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[4] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.067      ; 1.454      ;
; 1.222 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[5] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[5] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.066      ; 1.483      ;
; 1.227 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[8] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[8] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.066      ; 1.488      ;
; 1.231 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[6] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[6] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.072      ; 1.498      ;
; 1.242 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.066      ; 1.503      ;
; 1.246 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[4] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.072      ; 1.513      ;
; 1.260 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.071      ; 1.526      ;
; 1.260 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.071      ; 1.526      ;
; 1.260 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.071      ; 1.526      ;
; 1.260 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.071      ; 1.526      ;
; 1.260 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.071      ; 1.526      ;
; 1.362 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.074      ; 1.631      ;
; 1.362 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.074      ; 1.631      ;
; 1.362 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.074      ; 1.631      ;
; 1.362 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.074      ; 1.631      ;
; 1.362 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.074      ; 1.631      ;
; 1.384 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[8] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.649      ;
; 1.402 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[1]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[9] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.075      ; 1.672      ;
; 1.406 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[7] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.671      ;
; 1.407 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.672      ;
; 1.432 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[8] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.697      ;
; 1.472 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[8] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.072      ; 1.739      ;
+-------+--------------------------------------------------+---------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                         ;
+-------+--------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.478 ; DVI_OUT:inst1|rSH_CLK[4] ; DVI_OUT:inst1|rSH_CLK[2]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.744      ;
; 0.480 ; DVI_OUT:inst1|rSH_CLK[7] ; DVI_OUT:inst1|rSH_CLK[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.746      ;
; 0.589 ; DVI_OUT:inst1|rSH_CLK[5] ; DVI_OUT:inst1|rSH_CLK[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.855      ;
; 0.600 ; DVI_OUT:inst1|rSH_RED[8] ; DVI_OUT:inst1|rSH_RED[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.866      ;
; 0.600 ; DVI_OUT:inst1|rSH_BLU[5] ; DVI_OUT:inst1|rSH_BLU[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.866      ;
; 0.601 ; DVI_OUT:inst1|rSH_BLU[3] ; DVI_OUT:inst1|rSH_BLU[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.867      ;
; 0.602 ; DVI_OUT:inst1|rSH_RED[6] ; DVI_OUT:inst1|rSH_RED[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.868      ;
; 0.649 ; DVI_OUT:inst1|rSH_CLK[0] ; DVI_OUT:inst1|rSH_CLK[8]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.915      ;
; 0.654 ; DVI_OUT:inst1|rSH_CLK[2] ; DVI_OUT:inst1|rSH_CLK[0]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.920      ;
; 0.655 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_CLK[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.921      ;
; 0.688 ; DVI_OUT:inst1|rSH_GRN[5] ; DVI_OUT:inst1|rSH_GRN[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.954      ;
; 0.688 ; DVI_OUT:inst1|rSH_RED[9] ; DVI_OUT:inst1|rSH_RED[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.954      ;
; 0.689 ; DVI_OUT:inst1|rSH_RED[3] ; DVI_OUT:inst1|rSH_RED[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.955      ;
; 0.689 ; DVI_OUT:inst1|rSH_RED[2] ; DVI_OUT:inst1|rSH_RED[0]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.955      ;
; 0.689 ; DVI_OUT:inst1|rSH_BLU[9] ; DVI_OUT:inst1|rSH_BLU[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.955      ;
; 0.690 ; DVI_OUT:inst1|rSH_GRN[7] ; DVI_OUT:inst1|rSH_GRN[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.956      ;
; 0.690 ; DVI_OUT:inst1|rSH_BLU[4] ; DVI_OUT:inst1|rSH_BLU[2]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.956      ;
; 0.690 ; DVI_OUT:inst1|rSH_GRN[6] ; DVI_OUT:inst1|rSH_GRN[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.956      ;
; 0.690 ; DVI_OUT:inst1|rSH_GRN[8] ; DVI_OUT:inst1|rSH_GRN[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.956      ;
; 0.691 ; DVI_OUT:inst1|rSH_RED[7] ; DVI_OUT:inst1|rSH_RED[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.957      ;
; 0.691 ; DVI_OUT:inst1|rSH_GRN[2] ; DVI_OUT:inst1|rSH_GRN[0]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.957      ;
; 0.691 ; DVI_OUT:inst1|rSH_BLU[7] ; DVI_OUT:inst1|rSH_BLU[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.957      ;
; 0.692 ; DVI_OUT:inst1|rSH_BLU[6] ; DVI_OUT:inst1|rSH_BLU[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.958      ;
; 0.692 ; DVI_OUT:inst1|rSH_GRN[3] ; DVI_OUT:inst1|rSH_GRN[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.958      ;
; 0.694 ; DVI_OUT:inst1|rSH_GRN[9] ; DVI_OUT:inst1|rSH_GRN[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.960      ;
; 0.694 ; DVI_OUT:inst1|rSH_BLU[2] ; DVI_OUT:inst1|rSH_BLU[0]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.960      ;
; 0.713 ; DVI_OUT:inst1|rSH_BLU[8] ; DVI_OUT:inst1|rSH_BLU[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.979      ;
; 0.720 ; DVI_OUT:inst1|rSH_CLK[6] ; DVI_OUT:inst1|rSH_CLK[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.986      ;
; 0.776 ; DVI_OUT:inst1|rSH_RED[4] ; DVI_OUT:inst1|rSH_RED[2]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.042      ;
; 0.780 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_CLK[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.046      ;
; 0.846 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_CLK[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.112      ;
; 0.849 ; DVI_OUT:inst1|rSH_GRN[4] ; DVI_OUT:inst1|rSH_GRN[2]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.115      ;
; 0.860 ; DVI_OUT:inst1|rSH_CLK[3] ; DVI_OUT:inst1|rSH_CLK[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.126      ;
; 0.899 ; DVI_OUT:inst1|rSH_RED[5] ; DVI_OUT:inst1|rSH_RED[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.165      ;
; 0.940 ; DVI_OUT:inst1|rSH_BLU[1] ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[0]~DFFLO ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.024      ; 1.076      ;
; 0.965 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[3]~DFFLO ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.023      ; 1.100      ;
; 1.044 ; DVI_OUT:inst1|rSH_CLK[0] ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[3]~DFFHI ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.023      ; 1.179      ;
; 1.092 ; DVI_OUT:inst1|rSH_BLU[0] ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[0]~DFFHI ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.024      ; 1.228      ;
; 1.110 ; DVI_OUT:inst1|rSH_RED[0] ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[2]~DFFHI ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 1.249      ;
; 1.480 ; DVI_OUT:inst1|rSH_RED[1] ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[2]~DFFLO ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 1.619      ;
; 1.792 ; DVI_OUT:inst1|rSH_GRN[0] ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[1]~DFFHI ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 1.935      ;
; 1.824 ; DVI_OUT:inst1|rSH_GRN[1] ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[1]~DFFLO ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 1.967      ;
; 1.884 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_RED[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.152      ;
; 1.884 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_GRN[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.152      ;
; 1.885 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_RED[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.153      ;
; 1.885 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_GRN[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.153      ;
; 1.901 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_RED[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.169      ;
; 1.902 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_GRN[8]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.170      ;
; 1.930 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_GRN[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.198      ;
; 1.930 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_GRN[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.198      ;
; 1.930 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_GRN[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.198      ;
; 1.931 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_GRN[0]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.199      ;
; 1.931 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_GRN[2]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.199      ;
; 1.932 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_GRN[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.200      ;
; 1.935 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_GRN[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.203      ;
; 1.935 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_RED[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.203      ;
; 1.936 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_RED[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.204      ;
; 1.936 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_GRN[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.204      ;
; 1.948 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_GRN[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.216      ;
; 1.951 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_RED[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.219      ;
; 1.951 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_GRN[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.219      ;
; 1.952 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_RED[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.220      ;
; 1.952 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_GRN[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.220      ;
; 1.952 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_RED[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.220      ;
; 1.953 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_GRN[8]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.221      ;
; 1.965 ; DVI_OUT:inst1|rSH_CLK[3] ; DVI_OUT:inst1|rSH_GRN[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.233      ;
; 1.965 ; DVI_OUT:inst1|rSH_CLK[3] ; DVI_OUT:inst1|rSH_RED[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.233      ;
; 1.966 ; DVI_OUT:inst1|rSH_CLK[3] ; DVI_OUT:inst1|rSH_RED[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.234      ;
; 1.966 ; DVI_OUT:inst1|rSH_CLK[3] ; DVI_OUT:inst1|rSH_GRN[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.234      ;
; 1.968 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_RED[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.236      ;
; 1.969 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_GRN[8]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.237      ;
; 1.981 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_GRN[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.249      ;
; 1.981 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_GRN[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.249      ;
; 1.981 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_GRN[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.249      ;
; 1.982 ; DVI_OUT:inst1|rSH_CLK[3] ; DVI_OUT:inst1|rSH_RED[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.250      ;
; 1.982 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_GRN[2]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.250      ;
; 1.982 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_GRN[0]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.250      ;
; 1.983 ; DVI_OUT:inst1|rSH_CLK[3] ; DVI_OUT:inst1|rSH_GRN[8]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.251      ;
; 1.983 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_GRN[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.251      ;
; 1.997 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_GRN[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.265      ;
; 1.997 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_GRN[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.265      ;
; 1.997 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_GRN[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.265      ;
; 1.998 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_GRN[2]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.266      ;
; 1.998 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_GRN[0]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.266      ;
; 1.999 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_GRN[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.267      ;
; 1.999 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_GRN[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.267      ;
; 2.011 ; DVI_OUT:inst1|rSH_CLK[3] ; DVI_OUT:inst1|rSH_GRN[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.279      ;
; 2.011 ; DVI_OUT:inst1|rSH_CLK[3] ; DVI_OUT:inst1|rSH_GRN[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.279      ;
; 2.011 ; DVI_OUT:inst1|rSH_CLK[3] ; DVI_OUT:inst1|rSH_GRN[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.279      ;
; 2.012 ; DVI_OUT:inst1|rSH_CLK[3] ; DVI_OUT:inst1|rSH_GRN[0]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.280      ;
; 2.012 ; DVI_OUT:inst1|rSH_CLK[3] ; DVI_OUT:inst1|rSH_GRN[2]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.280      ;
; 2.013 ; DVI_OUT:inst1|rSH_CLK[3] ; DVI_OUT:inst1|rSH_GRN[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.281      ;
; 2.015 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_GRN[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.283      ;
; 2.029 ; DVI_OUT:inst1|rSH_CLK[3] ; DVI_OUT:inst1|rSH_GRN[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.297      ;
; 2.175 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_RED[0]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.443      ;
; 2.175 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_RED[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.443      ;
; 2.175 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_RED[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.443      ;
; 2.183 ; DVI_OUT:inst1|rSH_CLK[0] ; DVI_OUT:inst1|rSH_RED[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.451      ;
; 2.183 ; DVI_OUT:inst1|rSH_CLK[0] ; DVI_OUT:inst1|rSH_GRN[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.451      ;
; 2.184 ; DVI_OUT:inst1|rSH_CLK[0] ; DVI_OUT:inst1|rSH_GRN[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.452      ;
+-------+--------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLKDIV:inst4|CLK_OUT~reg0'                                                                                 ;
+--------+----------------+-------------------------+-------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                 ; Launch Clock      ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+-------------------------+-------------------+---------------------------+--------------+------------+------------+
; 35.636 ; PPU:inst9|NMIE ; CPU_6502:inst|NMI_STATE ; PPU:inst9|VGA_CLK ; CLKDIV:inst4|CLK_OUT~reg0 ; 40.000       ; -0.971     ; 3.395      ;
+--------+----------------+-------------------------+-------------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLKDIV:inst4|CLK_OUT~reg0'                                                                                 ;
+-------+----------------+-------------------------+-------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                 ; Launch Clock      ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+-------------------------+-------------------+---------------------------+--------------+------------+------------+
; 3.558 ; PPU:inst9|NMIE ; CPU_6502:inst|NMI_STATE ; PPU:inst9|VGA_CLK ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; -0.691     ; 3.082      ;
+-------+----------------+-------------------------+-------------------+---------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 9
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 44.985 ns




+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                          ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; PPU:inst9|VGA_CLK                                 ; -10.267 ; -189.216      ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; -5.517  ; -784.451      ;
; inst6|altpll_component|auto_generated|pll1|clk[1] ; -2.207  ; -64.219       ;
; CLKDIV:inst4|CLK_OUT~reg0                         ; -1.923  ; -14.447       ;
; PPU:inst9|clk_out                                 ; 35.726  ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.089 ; 0.000         ;
; CLKDIV:inst4|CLK_OUT~reg0                         ; 0.179 ; 0.000         ;
; PPU:inst9|VGA_CLK                                 ; 0.187 ; 0.000         ;
; PPU:inst9|clk_out                                 ; 0.195 ; 0.000         ;
; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.199 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary              ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; CLKDIV:inst4|CLK_OUT~reg0 ; 37.812 ; 0.000         ;
+---------------------------+--------+---------------+


+---------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary              ;
+---------------------------+-------+---------------+
; Clock                     ; Slack ; End Point TNS ;
+---------------------------+-------+---------------+
; CLKDIV:inst4|CLK_OUT~reg0 ; 1.679 ; 0.000         ;
+---------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst6|altpll_component|auto_generated|pll1|clk[1] ; 3.761  ; 0.000         ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; 9.720  ; 0.000         ;
; CLOCK                                             ; 9.832  ; 0.000         ;
; PPU:inst9|VGA_CLK                                 ; 19.671 ; 0.000         ;
; CLKDIV:inst4|CLK_OUT~reg0                         ; 19.684 ; 0.000         ;
; PPU:inst9|clk_out                                 ; 19.741 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PPU:inst9|VGA_CLK'                                                                                                                                                                                                       ;
+---------+----------------------------------------------------------------------------------------------+-----------------------------+---------------------------------------------------+-------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                    ; To Node                     ; Launch Clock                                      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------+-----------------------------+---------------------------------------------------+-------------------+--------------+------------+------------+
; -10.267 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|r[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.457      ; 11.632     ;
; -10.251 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.457      ; 11.616     ;
; -10.237 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.455      ; 11.600     ;
; -10.231 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|b[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.457      ; 11.596     ;
; -10.213 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.455      ; 11.576     ;
; -10.207 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|r[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.460      ; 11.575     ;
; -10.201 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.455      ; 11.564     ;
; -10.199 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.457      ; 11.564     ;
; -10.192 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|b[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.455      ; 11.555     ;
; -10.191 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.460      ; 11.559     ;
; -10.177 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.458      ; 11.543     ;
; -10.171 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|b[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.460      ; 11.539     ;
; -10.170 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.455      ; 11.533     ;
; -10.170 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|g[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.455      ; 11.533     ;
; -10.165 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|r[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.459      ; 11.532     ;
; -10.153 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.458      ; 11.519     ;
; -10.146 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|r[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.459      ; 11.513     ;
; -10.141 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.458      ; 11.507     ;
; -10.139 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.460      ; 11.507     ;
; -10.138 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|r[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.457      ; 11.503     ;
; -10.136 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|r[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.459      ; 11.503     ;
; -10.132 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|b[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.458      ; 11.498     ;
; -10.130 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|r[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.457      ; 11.495     ;
; -10.126 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|g[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.455      ; 11.489     ;
; -10.120 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|b[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.455      ; 11.483     ;
; -10.110 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.458      ; 11.476     ;
; -10.110 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|g[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.458      ; 11.476     ;
; -10.105 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|r[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.462      ; 11.475     ;
; -10.094 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|r[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.462      ; 11.464     ;
; -10.086 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|r[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.462      ; 11.456     ;
; -10.085 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|g[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.457      ; 11.450     ;
; -10.078 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|r[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.460      ; 11.446     ;
; -10.078 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.462      ; 11.448     ;
; -10.076 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|r[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.462      ; 11.446     ;
; -10.070 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|r[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.460      ; 11.438     ;
; -10.066 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|g[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.458      ; 11.432     ;
; -10.064 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.460      ; 11.432     ;
; -10.060 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|b[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.458      ; 11.426     ;
; -10.058 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|b[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.462      ; 11.428     ;
; -10.040 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.460      ; 11.408     ;
; -10.028 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.460      ; 11.396     ;
; -10.026 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.462      ; 11.396     ;
; -10.025 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|g[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.460      ; 11.393     ;
; -10.019 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|b[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.460      ; 11.387     ;
; -9.997  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.460      ; 11.365     ;
; -9.997  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|g[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.460      ; 11.365     ;
; -9.992  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|r[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.464      ; 11.364     ;
; -9.973  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|r[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.464      ; 11.345     ;
; -9.965  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|r[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.462      ; 11.335     ;
; -9.963  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|r[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.464      ; 11.335     ;
; -9.957  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|r[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.462      ; 11.327     ;
; -9.953  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|g[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.460      ; 11.321     ;
; -9.947  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|b[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.460      ; 11.315     ;
; -9.912  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|g[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.462      ; 11.282     ;
; -9.507  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|r[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.460      ; 10.875     ;
; -9.495  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.458      ; 10.861     ;
; -9.491  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.460      ; 10.859     ;
; -9.471  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|b[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.460      ; 10.839     ;
; -9.453  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.458      ; 10.819     ;
; -9.441  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.458      ; 10.807     ;
; -9.439  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.460      ; 10.807     ;
; -9.432  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|b[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.458      ; 10.798     ;
; -9.410  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.458      ; 10.776     ;
; -9.410  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|g[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.458      ; 10.776     ;
; -9.405  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|r[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.462      ; 10.775     ;
; -9.396  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|r[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.460      ; 10.764     ;
; -9.388  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|r[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.460      ; 10.756     ;
; -9.386  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|r[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.462      ; 10.756     ;
; -9.384  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|g[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.458      ; 10.750     ;
; -9.378  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|b[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.458      ; 10.744     ;
; -9.376  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|r[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.462      ; 10.746     ;
; -9.325  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|g[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.460      ; 10.693     ;
; -7.187  ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.455      ; 8.550      ;
; -7.128  ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|b[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.453      ; 8.489      ;
; -7.113  ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.453      ; 8.474      ;
; -7.106  ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.453      ; 8.467      ;
; -7.068  ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.453      ; 8.429      ;
; -7.037  ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.455      ; 8.400      ;
; -7.025  ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|b[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.453      ; 8.386      ;
; -7.021  ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|g[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.455      ; 8.384      ;
; -7.015  ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|g[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.453      ; 8.376      ;
; -7.004  ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|r[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.457      ; 8.369      ;
; -7.003  ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|r[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.455      ; 8.366      ;
; -7.002  ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|r[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.457      ; 8.367      ;
; -7.001  ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.453      ; 8.362      ;
; -7.001  ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|r[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.457      ; 8.366      ;
; -6.981  ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|r[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.455      ; 8.344      ;
; -6.980  ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|g[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.453      ; 8.341      ;
; -6.932  ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|r[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.455      ; 8.295      ;
; -6.896  ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|b[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.455      ; 8.259      ;
; -6.039  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|PPU_STATUS_OUT[6] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.464      ; 7.411      ;
; -5.979  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|PPU_STATUS_OUT[6] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.467      ; 7.354      ;
; -5.866  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg ; PPU:inst9|PPU_STATUS_OUT[6] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.469      ; 7.243      ;
; -5.279  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|PPU_STATUS_OUT[6] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.467      ; 6.654      ;
; -5.129  ; PPU:inst9|PALETTE_ROM~51                                                                     ; PPU:inst9|r[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.452      ; 6.489      ;
; -5.093  ; PPU:inst9|PALETTE_ROM~51                                                                     ; PPU:inst9|b[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.452      ; 6.453      ;
; -5.075  ; PPU:inst9|PALETTE_ROM~51                                                                     ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.450      ; 6.433      ;
; -5.073  ; PPU:inst9|PALETTE_ROM~51                                                                     ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.450      ; 6.431      ;
; -5.063  ; PPU:inst9|PALETTE_ROM~51                                                                     ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.450      ; 6.421      ;
; -5.061  ; PPU:inst9|PALETTE_ROM~51                                                                     ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.452      ; 6.421      ;
+---------+----------------------------------------------------------------------------------------------+-----------------------------+---------------------------------------------------+-------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                       ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                            ; Launch Clock              ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------+--------------+------------+------------+
; -5.517 ; PPU:inst9|col[2]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.793     ; 3.684      ;
; -5.507 ; PPU:inst9|col[2]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.790     ; 3.677      ;
; -5.498 ; PPU:inst9|col[2]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.788     ; 3.670      ;
; -5.477 ; PPU:inst9|col[1]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.793     ; 3.644      ;
; -5.467 ; PPU:inst9|col[1]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.790     ; 3.637      ;
; -5.462 ; PPU:inst9|col[4]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.793     ; 3.629      ;
; -5.458 ; PPU:inst9|col[1]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.788     ; 3.630      ;
; -5.452 ; PPU:inst9|col[4]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.790     ; 3.622      ;
; -5.443 ; PPU:inst9|col[4]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.788     ; 3.615      ;
; -5.421 ; PPU:inst9|col[8]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.793     ; 3.588      ;
; -5.417 ; PPU:inst9|col[7]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.793     ; 3.584      ;
; -5.411 ; PPU:inst9|col[8]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.790     ; 3.581      ;
; -5.407 ; PPU:inst9|col[7]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.790     ; 3.577      ;
; -5.402 ; PPU:inst9|col[8]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.788     ; 3.574      ;
; -5.401 ; PPU:inst9|col[3]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.793     ; 3.568      ;
; -5.398 ; PPU:inst9|col[7]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.788     ; 3.570      ;
; -5.391 ; PPU:inst9|col[3]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.790     ; 3.561      ;
; -5.382 ; PPU:inst9|col[3]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.788     ; 3.554      ;
; -5.377 ; PPU:inst9|col[6]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.793     ; 3.544      ;
; -5.367 ; PPU:inst9|col[6]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.790     ; 3.537      ;
; -5.358 ; PPU:inst9|col[6]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.788     ; 3.530      ;
; -5.322 ; PPU:inst9|col[5]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.793     ; 3.489      ;
; -5.312 ; PPU:inst9|col[5]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.790     ; 3.482      ;
; -5.306 ; PPU:inst9|col[2]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.790     ; 3.476      ;
; -5.303 ; PPU:inst9|col[5]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.788     ; 3.475      ;
; -5.266 ; PPU:inst9|col[1]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.790     ; 3.436      ;
; -5.251 ; PPU:inst9|col[4]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.790     ; 3.421      ;
; -5.210 ; PPU:inst9|col[8]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.790     ; 3.380      ;
; -5.206 ; PPU:inst9|col[7]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.790     ; 3.376      ;
; -5.204 ; PPU:inst9|row[2]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.784     ; 3.380      ;
; -5.194 ; PPU:inst9|row[2]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.781     ; 3.373      ;
; -5.190 ; PPU:inst9|col[3]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.790     ; 3.360      ;
; -5.185 ; PPU:inst9|row[2]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.779     ; 3.366      ;
; -5.184 ; PPU:inst9|YSCL[1]              ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.784     ; 3.360      ;
; -5.174 ; PPU:inst9|YSCL[1]              ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.781     ; 3.353      ;
; -5.168 ; PPU:inst9|row[1]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.784     ; 3.344      ;
; -5.166 ; PPU:inst9|col[6]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.790     ; 3.336      ;
; -5.165 ; PPU:inst9|YSCL[1]              ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.779     ; 3.346      ;
; -5.158 ; PPU:inst9|row[1]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.781     ; 3.337      ;
; -5.149 ; PPU:inst9|row[1]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.779     ; 3.330      ;
; -5.131 ; PPU:inst9|row[4]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.784     ; 3.307      ;
; -5.121 ; PPU:inst9|row[4]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.781     ; 3.300      ;
; -5.121 ; PPU:inst9|YSCL[3]              ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.784     ; 3.297      ;
; -5.112 ; PPU:inst9|row[4]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.779     ; 3.293      ;
; -5.111 ; PPU:inst9|YSCL[3]              ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.781     ; 3.290      ;
; -5.111 ; PPU:inst9|col[5]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.790     ; 3.281      ;
; -5.102 ; PPU:inst9|YSCL[3]              ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.779     ; 3.283      ;
; -5.101 ; PPU:inst9|row[3]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.784     ; 3.277      ;
; -5.091 ; PPU:inst9|row[3]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.781     ; 3.270      ;
; -5.082 ; PPU:inst9|row[3]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.779     ; 3.263      ;
; -5.066 ; PPU:inst9|YSCL[0]              ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.784     ; 3.242      ;
; -5.056 ; PPU:inst9|YSCL[0]              ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.781     ; 3.235      ;
; -5.047 ; PPU:inst9|YSCL[0]              ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.779     ; 3.228      ;
; -5.000 ; PPU:inst9|row[6]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.784     ; 3.176      ;
; -4.998 ; PPU:inst9|YSCL[2]              ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.784     ; 3.174      ;
; -4.996 ; PPU:inst9|row[7]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.784     ; 3.172      ;
; -4.993 ; PPU:inst9|row[2]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.781     ; 3.172      ;
; -4.990 ; PPU:inst9|row[6]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.781     ; 3.169      ;
; -4.988 ; PPU:inst9|YSCL[2]              ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.781     ; 3.167      ;
; -4.986 ; PPU:inst9|row[7]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.781     ; 3.165      ;
; -4.981 ; PPU:inst9|row[6]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.779     ; 3.162      ;
; -4.981 ; PPU:inst9|YSCL[6]              ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.784     ; 3.157      ;
; -4.979 ; PPU:inst9|YSCL[2]              ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.779     ; 3.160      ;
; -4.977 ; PPU:inst9|row[7]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.779     ; 3.158      ;
; -4.973 ; PPU:inst9|YSCL[1]              ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.781     ; 3.152      ;
; -4.971 ; PPU:inst9|YSCL[6]              ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.781     ; 3.150      ;
; -4.962 ; PPU:inst9|YSCL[6]              ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.779     ; 3.143      ;
; -4.958 ; PPU:inst9|YSCL[5]              ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.784     ; 3.134      ;
; -4.957 ; PPU:inst9|row[1]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.781     ; 3.136      ;
; -4.948 ; PPU:inst9|YSCL[5]              ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.781     ; 3.127      ;
; -4.939 ; PPU:inst9|YSCL[5]              ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.779     ; 3.120      ;
; -4.920 ; PPU:inst9|row[4]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.781     ; 3.099      ;
; -4.914 ; PPU:inst9|row[8]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.784     ; 3.090      ;
; -4.910 ; PPU:inst9|YSCL[3]              ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.781     ; 3.089      ;
; -4.904 ; PPU:inst9|row[8]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.781     ; 3.083      ;
; -4.895 ; PPU:inst9|row[8]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.779     ; 3.076      ;
; -4.890 ; PPU:inst9|row[3]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.781     ; 3.069      ;
; -4.888 ; PPU:inst9|YSCL[7]              ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.784     ; 3.064      ;
; -4.878 ; PPU:inst9|YSCL[7]              ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.781     ; 3.057      ;
; -4.869 ; PPU:inst9|YSCL[7]              ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.779     ; 3.050      ;
; -4.857 ; PPU:inst9|row[5]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.784     ; 3.033      ;
; -4.855 ; PPU:inst9|YSCL[0]              ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.781     ; 3.034      ;
; -4.847 ; PPU:inst9|row[5]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.781     ; 3.026      ;
; -4.838 ; PPU:inst9|row[5]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.779     ; 3.019      ;
; -4.830 ; PPU:inst9|YSCL[4]              ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.784     ; 3.006      ;
; -4.820 ; PPU:inst9|YSCL[4]              ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.781     ; 2.999      ;
; -4.811 ; PPU:inst9|YSCL[4]              ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.779     ; 2.992      ;
; -4.789 ; PPU:inst9|row[6]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.781     ; 2.968      ;
; -4.787 ; PPU:inst9|YSCL[2]              ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.781     ; 2.966      ;
; -4.785 ; PPU:inst9|row[7]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.781     ; 2.964      ;
; -4.770 ; PPU:inst9|YSCL[6]              ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.781     ; 2.949      ;
; -4.747 ; PPU:inst9|YSCL[5]              ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.781     ; 2.926      ;
; -4.742 ; MemoryController:inst8|XSCL[1] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.450     ; 3.252      ;
; -4.736 ; PPU:inst9|row[2]               ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.777     ; 2.919      ;
; -4.732 ; MemoryController:inst8|XSCL[1] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.447     ; 3.245      ;
; -4.723 ; MemoryController:inst8|XSCL[1] ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.445     ; 3.238      ;
; -4.720 ; PPU:inst9|col[2]               ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.786     ; 2.894      ;
; -4.716 ; PPU:inst9|YSCL[1]              ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.777     ; 2.899      ;
; -4.703 ; PPU:inst9|row[8]               ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.781     ; 2.882      ;
; -4.700 ; PPU:inst9|row[1]               ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.777     ; 2.883      ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                  ;
+--------+---------------------------------------------+--------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+--------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.207 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[6] ; DVI_OUT:inst1|rSH_BLU[6] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.700     ; 0.445      ;
; -2.142 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[4] ; DVI_OUT:inst1|rSH_GRN[4] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.704     ; 0.376      ;
; -2.141 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[7] ; DVI_OUT:inst1|rSH_GRN[7] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.704     ; 0.375      ;
; -2.141 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[4] ; DVI_OUT:inst1|rSH_RED[4] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.704     ; 0.375      ;
; -2.141 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[6] ; DVI_OUT:inst1|rSH_GRN[6] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.704     ; 0.375      ;
; -2.141 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[0] ; DVI_OUT:inst1|rSH_GRN[0] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.704     ; 0.375      ;
; -2.140 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[5] ; DVI_OUT:inst1|rSH_RED[5] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.704     ; 0.374      ;
; -2.140 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[7] ; DVI_OUT:inst1|rSH_RED[7] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.704     ; 0.374      ;
; -2.139 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[1] ; DVI_OUT:inst1|rSH_GRN[1] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.704     ; 0.373      ;
; -2.139 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[1] ; DVI_OUT:inst1|rSH_RED[1] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.704     ; 0.373      ;
; -2.139 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[5] ; DVI_OUT:inst1|rSH_GRN[5] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.704     ; 0.373      ;
; -2.139 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[8] ; DVI_OUT:inst1|rSH_GRN[8] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.704     ; 0.373      ;
; -2.139 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[9] ; DVI_OUT:inst1|rSH_RED[9] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.704     ; 0.373      ;
; -2.139 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[0] ; DVI_OUT:inst1|rSH_RED[0] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.704     ; 0.373      ;
; -2.138 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[3] ; DVI_OUT:inst1|rSH_GRN[3] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.704     ; 0.372      ;
; -2.138 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[2] ; DVI_OUT:inst1|rSH_BLU[2] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.700     ; 0.376      ;
; -2.138 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[9] ; DVI_OUT:inst1|rSH_GRN[9] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.704     ; 0.372      ;
; -2.138 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[3] ; DVI_OUT:inst1|rSH_RED[3] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.704     ; 0.372      ;
; -2.138 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[2] ; DVI_OUT:inst1|rSH_GRN[2] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.704     ; 0.372      ;
; -2.138 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[6] ; DVI_OUT:inst1|rSH_RED[6] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.704     ; 0.372      ;
; -2.138 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2] ; DVI_OUT:inst1|rSH_RED[2] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.704     ; 0.372      ;
; -2.138 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[8] ; DVI_OUT:inst1|rSH_RED[8] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.704     ; 0.372      ;
; -2.138 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[1] ; DVI_OUT:inst1|rSH_BLU[1] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.701     ; 0.375      ;
; -2.137 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[7] ; DVI_OUT:inst1|rSH_BLU[7] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.701     ; 0.374      ;
; -2.136 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[0] ; DVI_OUT:inst1|rSH_BLU[0] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.700     ; 0.374      ;
; -2.136 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[8] ; DVI_OUT:inst1|rSH_BLU[8] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.700     ; 0.374      ;
; -2.136 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[5] ; DVI_OUT:inst1|rSH_BLU[5] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.701     ; 0.373      ;
; -2.135 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[9] ; DVI_OUT:inst1|rSH_BLU[9] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.701     ; 0.372      ;
; -2.135 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[3] ; DVI_OUT:inst1|rSH_BLU[3] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.701     ; 0.372      ;
; -2.135 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[4] ; DVI_OUT:inst1|rSH_BLU[4] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.700     ; 0.373      ;
; 6.073  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_BLU[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.027     ; 1.886      ;
; 6.073  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_BLU[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.027     ; 1.886      ;
; 6.108  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_BLU[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.027     ; 1.851      ;
; 6.108  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_BLU[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.027     ; 1.851      ;
; 6.111  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_BLU[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.027     ; 1.848      ;
; 6.111  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_BLU[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.027     ; 1.848      ;
; 6.192  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_BLU[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.027     ; 1.767      ;
; 6.192  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_BLU[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.027     ; 1.767      ;
; 6.193  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_BLU[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.027     ; 1.766      ;
; 6.193  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_BLU[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.027     ; 1.766      ;
; 6.197  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_BLU[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.027     ; 1.762      ;
; 6.197  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_BLU[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.027     ; 1.762      ;
; 6.200  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_BLU[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.027     ; 1.759      ;
; 6.200  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_BLU[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.027     ; 1.759      ;
; 6.201  ; DVI_OUT:inst1|rSH_CLK[0]                    ; DVI_OUT:inst1|rSH_BLU[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.027     ; 1.758      ;
; 6.214  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_BLU[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.027     ; 1.745      ;
; 6.235  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_BLU[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.027     ; 1.724      ;
; 6.235  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_BLU[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.027     ; 1.724      ;
; 6.236  ; DVI_OUT:inst1|rSH_CLK[0]                    ; DVI_OUT:inst1|rSH_BLU[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.027     ; 1.723      ;
; 6.238  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_BLU[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.027     ; 1.721      ;
; 6.238  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_BLU[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.027     ; 1.721      ;
; 6.239  ; DVI_OUT:inst1|rSH_CLK[0]                    ; DVI_OUT:inst1|rSH_BLU[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.027     ; 1.720      ;
; 6.249  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_BLU[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.027     ; 1.710      ;
; 6.252  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_BLU[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.027     ; 1.707      ;
; 6.268  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_RED[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.033     ; 1.685      ;
; 6.268  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_RED[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.033     ; 1.685      ;
; 6.268  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_RED[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.033     ; 1.685      ;
; 6.268  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_RED[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.033     ; 1.685      ;
; 6.268  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_RED[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.033     ; 1.685      ;
; 6.268  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_RED[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.033     ; 1.685      ;
; 6.319  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_BLU[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.027     ; 1.640      ;
; 6.319  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_BLU[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.027     ; 1.640      ;
; 6.319  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_BLU[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.027     ; 1.640      ;
; 6.319  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_BLU[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.027     ; 1.640      ;
; 6.320  ; DVI_OUT:inst1|rSH_CLK[0]                    ; DVI_OUT:inst1|rSH_BLU[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.027     ; 1.639      ;
; 6.320  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_BLU[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.027     ; 1.639      ;
; 6.320  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_BLU[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.027     ; 1.639      ;
; 6.320  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_BLU[8] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.027     ; 1.639      ;
; 6.320  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_BLU[8] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.027     ; 1.639      ;
; 6.321  ; DVI_OUT:inst1|rSH_CLK[0]                    ; DVI_OUT:inst1|rSH_BLU[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.027     ; 1.638      ;
; 6.322  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_BLU[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.027     ; 1.637      ;
; 6.322  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_BLU[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.027     ; 1.637      ;
; 6.324  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_BLU[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.027     ; 1.635      ;
; 6.324  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_BLU[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.027     ; 1.635      ;
; 6.324  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_BLU[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.027     ; 1.635      ;
; 6.324  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_BLU[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.027     ; 1.635      ;
; 6.325  ; DVI_OUT:inst1|rSH_CLK[0]                    ; DVI_OUT:inst1|rSH_BLU[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.027     ; 1.634      ;
; 6.328  ; DVI_OUT:inst1|rSH_CLK[1]                    ; DVI_OUT:inst1|rSH_BLU[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.027     ; 1.631      ;
; 6.333  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_BLU[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.027     ; 1.626      ;
; 6.334  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_BLU[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.027     ; 1.625      ;
; 6.336  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_BLU[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.027     ; 1.623      ;
; 6.338  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_BLU[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.027     ; 1.621      ;
; 6.350  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_RED[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.033     ; 1.603      ;
; 6.350  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_RED[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.033     ; 1.603      ;
; 6.350  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_RED[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.033     ; 1.603      ;
; 6.350  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_RED[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.033     ; 1.603      ;
; 6.351  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_RED[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.033     ; 1.602      ;
; 6.351  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_RED[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.033     ; 1.602      ;
; 6.351  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_RED[8] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.033     ; 1.602      ;
; 6.351  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_RED[8] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.033     ; 1.602      ;
; 6.363  ; DVI_OUT:inst1|rSH_CLK[1]                    ; DVI_OUT:inst1|rSH_BLU[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.027     ; 1.596      ;
; 6.366  ; DVI_OUT:inst1|rSH_CLK[1]                    ; DVI_OUT:inst1|rSH_BLU[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.027     ; 1.593      ;
; 6.371  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_BLU[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.027     ; 1.588      ;
; 6.374  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_BLU[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.027     ; 1.585      ;
; 6.385  ; DVI_OUT:inst1|rSH_CLK[8]                    ; DVI_OUT:inst1|rSH_BLU[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.027     ; 1.574      ;
; 6.391  ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_BLU[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.027     ; 1.568      ;
; 6.395  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_RED[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.033     ; 1.558      ;
; 6.395  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_RED[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.033     ; 1.558      ;
; 6.395  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_RED[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.033     ; 1.558      ;
; 6.395  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_RED[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.033     ; 1.558      ;
+--------+---------------------------------------------+--------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLKDIV:inst4|CLK_OUT~reg0'                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------+---------------------------------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                        ; Launch Clock                                      ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------+---------------------------------------------------+---------------------------+--------------+------------+------------+
; -1.923 ; PPU:inst9|altsyncram:Mux9_rtl_0|altsyncram_9lv:auto_generated|ram_block1a0~porta_address_reg0                  ; MemoryController:inst8|PPU_READ_BACK_BUFFER[2] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.001        ; 1.138      ; 2.969      ;
; -1.856 ; PPU:inst9|altsyncram:Mux10_rtl_0|altsyncram_8lv:auto_generated|ram_block1a0~porta_address_reg0                 ; MemoryController:inst8|PPU_READ_BACK_BUFFER[1] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.001        ; 1.137      ; 2.901      ;
; -1.831 ; PPU:inst9|altsyncram:Mux5_rtl_0|altsyncram_dlv:auto_generated|ram_block1a0~porta_address_reg0                  ; MemoryController:inst8|PPU_READ_BACK_BUFFER[6] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.001        ; 1.151      ; 2.890      ;
; -1.817 ; PPU:inst9|altsyncram:Mux11_rtl_0|altsyncram_7lv:auto_generated|ram_block1a0~porta_address_reg0                 ; MemoryController:inst8|PPU_READ_BACK_BUFFER[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.001        ; 1.145      ; 2.870      ;
; -1.806 ; PPU:inst9|altsyncram:Mux4_rtl_0|altsyncram_elv:auto_generated|ram_block1a0~porta_address_reg0                  ; MemoryController:inst8|PPU_READ_BACK_BUFFER[7] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.001        ; 1.147      ; 2.861      ;
; -1.760 ; PPU:inst9|altsyncram:Mux8_rtl_0|altsyncram_alv:auto_generated|ram_block1a0~porta_address_reg0                  ; MemoryController:inst8|PPU_READ_BACK_BUFFER[3] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.001        ; 1.146      ; 2.814      ;
; -1.752 ; PPU:inst9|altsyncram:Mux7_rtl_0|altsyncram_blv:auto_generated|ram_block1a0~porta_address_reg0                  ; MemoryController:inst8|PPU_READ_BACK_BUFFER[4] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.001        ; 1.137      ; 2.797      ;
; -1.702 ; PPU:inst9|altsyncram:Mux6_rtl_0|altsyncram_clv:auto_generated|ram_block1a0~porta_address_reg0                  ; MemoryController:inst8|PPU_READ_BACK_BUFFER[5] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.001        ; 1.131      ; 2.741      ;
; 11.864 ; MemoryController:inst8|readAddr[1]                                                                             ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.103     ; 8.020      ;
; 11.885 ; MemoryController:inst8|readAddr[1]                                                                             ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.091     ; 8.011      ;
; 11.945 ; MemoryController:inst8|readAddr[1]                                                                             ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.084      ; 8.126      ;
; 12.052 ; MemoryController:inst8|readAddr[0]                                                                             ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.103     ; 7.832      ;
; 12.073 ; MemoryController:inst8|readAddr[0]                                                                             ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.091     ; 7.823      ;
; 12.133 ; MemoryController:inst8|readAddr[0]                                                                             ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.084      ; 7.938      ;
; 12.212 ; MemoryController:inst8|readAddr[2]                                                                             ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.105     ; 7.670      ;
; 12.233 ; MemoryController:inst8|readAddr[2]                                                                             ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.093     ; 7.661      ;
; 12.293 ; MemoryController:inst8|readAddr[2]                                                                             ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.082      ; 7.776      ;
; 12.331 ; MemoryController:inst8|readAddr[1]                                                                             ; CPU_6502:inst|flags[6]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.104     ; 7.552      ;
; 12.417 ; MemoryController:inst8|readAddr[3]                                                                             ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.103     ; 7.467      ;
; 12.438 ; MemoryController:inst8|readAddr[3]                                                                             ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.091     ; 7.458      ;
; 12.468 ; MemoryController:inst8|readAddr[1]                                                                             ; CPU_6502:inst|A[7]                             ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.091     ; 7.428      ;
; 12.498 ; MemoryController:inst8|readAddr[3]                                                                             ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.084      ; 7.573      ;
; 12.509 ; MemoryController:inst8|readAddr[1]                                                                             ; CPU_6502:inst|A[6]                             ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.101     ; 7.377      ;
; 12.519 ; MemoryController:inst8|readAddr[0]                                                                             ; CPU_6502:inst|flags[6]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.104     ; 7.364      ;
; 12.541 ; MemoryController:inst8|readAddr[1]                                                                             ; CPU_6502:inst|A[3]                             ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.099     ; 7.347      ;
; 12.542 ; MemoryController:inst8|altsyncram:CPU_MEM_rtl_0|altsyncram_qsh1:auto_generated|ram_block1a0~portb_address_reg0 ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.252     ; 7.193      ;
; 12.563 ; MemoryController:inst8|altsyncram:CPU_MEM_rtl_0|altsyncram_qsh1:auto_generated|ram_block1a0~portb_address_reg0 ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.240     ; 7.184      ;
; 12.572 ; MemoryController:inst8|readAddr[1]                                                                             ; CPU_6502:inst|DATA_OUT[7]                      ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.102     ; 7.313      ;
; 12.579 ; MemoryController:inst8|OTHER_CTRL[3][5]                                                                        ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.099     ; 7.309      ;
; 12.581 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a0~portb_address_reg0     ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.252     ; 7.154      ;
; 12.587 ; MemoryController:inst8|readAddr[1]                                                                             ; CPU_6502:inst|A[5]                             ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.099     ; 7.301      ;
; 12.602 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a0~portb_address_reg0     ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.240     ; 7.145      ;
; 12.604 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a18~portb_address_reg0    ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.254     ; 7.129      ;
; 12.616 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a7~portb_address_reg0     ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.244     ; 7.127      ;
; 12.623 ; MemoryController:inst8|altsyncram:CPU_MEM_rtl_0|altsyncram_qsh1:auto_generated|ram_block1a0~portb_address_reg0 ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.065     ; 7.299      ;
; 12.625 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a18~portb_address_reg0    ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.242     ; 7.120      ;
; 12.650 ; MemoryController:inst8|OTHER_CTRL[19][6]                                                                       ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.093     ; 7.244      ;
; 12.656 ; MemoryController:inst8|readAddr[0]                                                                             ; CPU_6502:inst|A[7]                             ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.091     ; 7.240      ;
; 12.662 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a0~portb_address_reg0     ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.065     ; 7.260      ;
; 12.665 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a26~portb_address_reg0    ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.255     ; 7.067      ;
; 12.665 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a11~portb_address_reg0    ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.240     ; 7.082      ;
; 12.675 ; MemoryController:inst8|readAddr[12]                                                                            ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.088     ; 7.224      ;
; 12.679 ; MemoryController:inst8|readAddr[2]                                                                             ; CPU_6502:inst|flags[6]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.106     ; 7.202      ;
; 12.685 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a18~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.067     ; 7.235      ;
; 12.686 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a26~portb_address_reg0    ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.243     ; 7.058      ;
; 12.686 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a11~portb_address_reg0    ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.228     ; 7.073      ;
; 12.687 ; MemoryController:inst8|readAddr[8]                                                                             ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.091     ; 7.209      ;
; 12.689 ; MemoryController:inst8|OTHER_CTRL[6][0]                                                                        ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.097     ; 7.201      ;
; 12.692 ; MemoryController:inst8|readAddr[7]                                                                             ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.091     ; 7.204      ;
; 12.696 ; MemoryController:inst8|readAddr[12]                                                                            ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.076     ; 7.215      ;
; 12.697 ; MemoryController:inst8|readAddr[0]                                                                             ; CPU_6502:inst|A[6]                             ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.101     ; 7.189      ;
; 12.698 ; MemoryController:inst8|readAddr[1]                                                                             ; CPU_6502:inst|A[2]                             ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.098     ; 7.191      ;
; 12.706 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a30~portb_address_reg0    ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.246     ; 7.035      ;
; 12.708 ; MemoryController:inst8|readAddr[8]                                                                             ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.079     ; 7.200      ;
; 12.710 ; MemoryController:inst8|OTHER_CTRL[6][0]                                                                        ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.085     ; 7.192      ;
; 12.713 ; MemoryController:inst8|readAddr[7]                                                                             ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.079     ; 7.195      ;
; 12.729 ; MemoryController:inst8|readAddr[0]                                                                             ; CPU_6502:inst|A[3]                             ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.099     ; 7.159      ;
; 12.731 ; MemoryController:inst8|readAddr[1]                                                                             ; CPU_6502:inst|A[0]                             ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.096     ; 7.160      ;
; 12.733 ; MemoryController:inst8|readAddr[1]                                                                             ; CPU_6502:inst|DATA_OUT[6]                      ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.096     ; 7.158      ;
; 12.735 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a13~portb_address_reg0    ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.245     ; 7.007      ;
; 12.746 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a26~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.068     ; 7.173      ;
; 12.746 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a4~portb_address_reg0     ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.244     ; 6.997      ;
; 12.746 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a11~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.053     ; 7.188      ;
; 12.748 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a23~portb_address_reg0    ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.244     ; 6.995      ;
; 12.756 ; MemoryController:inst8|readAddr[12]                                                                            ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.099      ; 7.330      ;
; 12.760 ; MemoryController:inst8|readAddr[0]                                                                             ; CPU_6502:inst|DATA_OUT[7]                      ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.102     ; 7.125      ;
; 12.768 ; MemoryController:inst8|readAddr[8]                                                                             ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.096      ; 7.315      ;
; 12.770 ; MemoryController:inst8|OTHER_CTRL[6][0]                                                                        ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.090      ; 7.307      ;
; 12.770 ; MemoryController:inst8|readAddr[1]                                                                             ; CPU_6502:inst|DATA_OUT[2]                      ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.096     ; 7.121      ;
; 12.772 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a20~portb_address_reg0    ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.244     ; 6.971      ;
; 12.773 ; MemoryController:inst8|readAddr[7]                                                                             ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.096      ; 7.310      ;
; 12.775 ; MemoryController:inst8|readAddr[0]                                                                             ; CPU_6502:inst|A[5]                             ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.099     ; 7.113      ;
; 12.779 ; MemoryController:inst8|OTHER_CTRL[9][0]                                                                        ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.097     ; 7.111      ;
; 12.780 ; MemoryController:inst8|PPU_CTRL[6][5]                                                                          ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.090     ; 7.117      ;
; 12.786 ; MemoryController:inst8|readAddr[10]                                                                            ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.091     ; 7.110      ;
; 12.790 ; MemoryController:inst8|PPU_CTRL[0][0]                                                                          ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.083     ; 7.114      ;
; 12.790 ; MemoryController:inst8|OTHER_CTRL[3][5]                                                                        ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.087     ; 7.110      ;
; 12.792 ; MemoryController:inst8|readAddr[1]                                                                             ; CPU_6502:inst|DATA_OUT[0]                      ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.102     ; 7.093      ;
; 12.793 ; MemoryController:inst8|readAddr[11]                                                                            ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.091     ; 7.103      ;
; 12.800 ; MemoryController:inst8|OTHER_CTRL[9][0]                                                                        ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.085     ; 7.102      ;
; 12.807 ; MemoryController:inst8|readAddr[10]                                                                            ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.079     ; 7.101      ;
; 12.810 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a24~portb_address_reg0    ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.254     ; 6.923      ;
; 12.811 ; MemoryController:inst8|PPU_CTRL[0][0]                                                                          ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.071     ; 7.105      ;
; 12.813 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a6~portb_address_reg0     ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.244     ; 6.930      ;
; 12.814 ; MemoryController:inst8|readAddr[11]                                                                            ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.079     ; 7.094      ;
; 12.816 ; MemoryController:inst8|readAddr[2]                                                                             ; CPU_6502:inst|A[7]                             ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.093     ; 7.078      ;
; 12.825 ; MemoryController:inst8|readAddr[1]                                                                             ; CPU_6502:inst|A[4]                             ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.100     ; 7.062      ;
; 12.828 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a19~portb_address_reg0    ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.247     ; 6.912      ;
; 12.828 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a28~portb_address_reg0    ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.243     ; 6.916      ;
; 12.828 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a4~portb_address_reg0     ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.057     ; 7.102      ;
; 12.829 ; MemoryController:inst8|OTHER_CTRL[3][5]                                                                        ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.088      ; 7.246      ;
; 12.831 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a24~portb_address_reg0    ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.242     ; 6.914      ;
; 12.836 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a21~portb_address_reg0    ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.245     ; 6.906      ;
; 12.839 ; MemoryController:inst8|OTHER_CTRL[8][0]                                                                        ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.097     ; 7.051      ;
; 12.839 ; MemoryController:inst8|readAddr[6]                                                                             ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.091     ; 7.057      ;
; 12.841 ; MemoryController:inst8|PPU_CTRL[6][7]                                                                          ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.090     ; 7.056      ;
; 12.849 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a19~portb_address_reg0    ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.235     ; 6.903      ;
; 12.852 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[17]                                                                ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.091     ; 7.044      ;
; 12.852 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a1~portb_address_reg0     ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.235     ; 6.900      ;
; 12.854 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ram_block1a20~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.057     ; 7.076      ;
+--------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------+---------------------------------------------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PPU:inst9|clk_out'                                                                                                                                                       ;
+--------+------------------------------------------------------+------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 35.726 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.033     ; 4.228      ;
; 35.730 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.033     ; 4.224      ;
; 35.758 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 4.194      ;
; 35.758 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.033     ; 4.196      ;
; 35.762 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 4.190      ;
; 35.762 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.033     ; 4.192      ;
; 35.781 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 4.171      ;
; 35.785 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 4.167      ;
; 35.832 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.033     ; 4.122      ;
; 35.836 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.033     ; 4.118      ;
; 35.864 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 4.088      ;
; 35.864 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.033     ; 4.090      ;
; 35.868 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 4.084      ;
; 35.868 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.033     ; 4.086      ;
; 35.887 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 4.065      ;
; 35.891 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 4.061      ;
; 36.030 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 3.922      ;
; 36.034 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 3.918      ;
; 36.049 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.033     ; 3.905      ;
; 36.053 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.033     ; 3.901      ;
; 36.111 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 3.841      ;
; 36.115 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 3.837      ;
; 36.121 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.033     ; 3.833      ;
; 36.136 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 3.816      ;
; 36.140 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 3.812      ;
; 36.153 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 3.799      ;
; 36.153 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.033     ; 3.801      ;
; 36.155 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.033     ; 3.799      ;
; 36.159 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.033     ; 3.795      ;
; 36.176 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 3.776      ;
; 36.182 ; PPU:inst9|g[3]                                       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[3] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.323     ; 3.482      ;
; 36.217 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 3.735      ;
; 36.221 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 3.731      ;
; 36.246 ; PPU:inst9|g[3]                                       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[2] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.323     ; 3.418      ;
; 36.250 ; PPU:inst9|g[3]                                       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[1] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.323     ; 3.414      ;
; 36.289 ; PPU:inst9|r[3]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[2]  ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.327     ; 3.371      ;
; 36.351 ; PPU:inst9|r[4]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[2]  ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.327     ; 3.309      ;
; 36.373 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 3.579      ;
; 36.377 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 3.575      ;
; 36.404 ; PPU:inst9|g[4]                                       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[3] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.323     ; 3.260      ;
; 36.420 ; PPU:inst9|g[2]                                       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[3] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.325     ; 3.242      ;
; 36.425 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 3.527      ;
; 36.444 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.033     ; 3.510      ;
; 36.452 ; PPU:inst9|b[5]                                       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[3] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.321     ; 3.214      ;
; 36.466 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[3] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 3.486      ;
; 36.468 ; PPU:inst9|g[4]                                       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[2] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.323     ; 3.196      ;
; 36.470 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[3] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 3.482      ;
; 36.472 ; PPU:inst9|g[4]                                       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[1] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.323     ; 3.192      ;
; 36.473 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 3.479      ;
; 36.477 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 3.475      ;
; 36.479 ; PPU:inst9|r[2]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[2]  ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.325     ; 3.183      ;
; 36.481 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.033     ; 3.473      ;
; 36.484 ; PPU:inst9|g[2]                                       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[2] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.325     ; 3.178      ;
; 36.485 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.033     ; 3.469      ;
; 36.488 ; PPU:inst9|g[2]                                       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[1] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.325     ; 3.174      ;
; 36.491 ; PPU:inst9|g[5]                                       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[3] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.323     ; 3.173      ;
; 36.493 ; PPU:inst9|b[2]                                       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[3] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.321     ; 3.173      ;
; 36.506 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 3.446      ;
; 36.516 ; PPU:inst9|b[5]                                       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[2] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.321     ; 3.150      ;
; 36.516 ; PPU:inst9|r[3]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[3] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.326     ; 3.145      ;
; 36.518 ; PPU:inst9|b[4]                                       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[3] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.321     ; 3.148      ;
; 36.520 ; PPU:inst9|r[3]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[2] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.326     ; 3.141      ;
; 36.520 ; PPU:inst9|b[5]                                       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[1] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.321     ; 3.146      ;
; 36.522 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.034     ; 3.431      ;
; 36.526 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.034     ; 3.427      ;
; 36.533 ; PPU:inst9|r[5]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[2]  ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.325     ; 3.129      ;
; 36.538 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[3] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.034     ; 3.415      ;
; 36.542 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[3] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.034     ; 3.411      ;
; 36.542 ; PPU:inst9|g[3]                                       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[0] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.323     ; 3.122      ;
; 36.555 ; PPU:inst9|g[5]                                       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[2] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.323     ; 3.109      ;
; 36.557 ; PPU:inst9|b[2]                                       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[2] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.321     ; 3.109      ;
; 36.559 ; PPU:inst9|g[5]                                       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[1] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.323     ; 3.105      ;
; 36.561 ; PPU:inst9|b[2]                                       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[1] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.321     ; 3.105      ;
; 36.571 ; PPU:inst9|r[4]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[3] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.326     ; 3.090      ;
; 36.572 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[3] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 3.380      ;
; 36.575 ; PPU:inst9|r[4]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[2] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.326     ; 3.086      ;
; 36.576 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[3] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 3.376      ;
; 36.582 ; PPU:inst9|g[7]                                       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[3] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.325     ; 3.080      ;
; 36.582 ; PPU:inst9|b[4]                                       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[2] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.321     ; 3.084      ;
; 36.582 ; PPU:inst9|r[3]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[0]  ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.327     ; 3.078      ;
; 36.584 ; PPU:inst9|r[6]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[2]  ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.327     ; 3.076      ;
; 36.586 ; PPU:inst9|b[4]                                       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[1] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.321     ; 3.080      ;
; 36.587 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.033     ; 3.367      ;
; 36.591 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.033     ; 3.363      ;
; 36.622 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.034     ; 3.331      ;
; 36.626 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.034     ; 3.327      ;
; 36.629 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 3.323      ;
; 36.629 ; PPU:inst9|g[3]                                       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[1]  ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.323     ; 3.035      ;
; 36.635 ; PPU:inst9|g[3]                                       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[0]  ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.323     ; 3.029      ;
; 36.638 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.034     ; 3.315      ;
; 36.638 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[3] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.034     ; 3.315      ;
; 36.642 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.034     ; 3.311      ;
; 36.642 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[3] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.034     ; 3.311      ;
; 36.644 ; PPU:inst9|r[4]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[0]  ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.327     ; 3.016      ;
; 36.646 ; PPU:inst9|g[7]                                       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[2] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.325     ; 3.016      ;
; 36.650 ; PPU:inst9|g[7]                                       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[1] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.325     ; 3.012      ;
; 36.652 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.034     ; 3.301      ;
; 36.654 ; PPU:inst9|r[3]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[1]  ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.327     ; 3.006      ;
; 36.655 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 3.297      ;
; 36.656 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.034     ; 3.297      ;
+--------+------------------------------------------------------+------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                     ;
+-------+---------------------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.089 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0                                                                     ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.071     ; 0.307      ;
; 0.096 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0                                                                     ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.071     ; 0.314      ;
; 0.101 ; PPU:inst9|VGA_CLK         ; PPU:inst9|VGA_CLK                                                                             ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.076     ; 0.314      ;
; 0.110 ; PPU:inst9|VGA_CLK         ; PPU:inst9|VGA_CLK                                                                             ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.076     ; 0.323      ;
; 0.275 ; CLKDIV:inst4|CNT[4]       ; CLKDIV:inst4|CNT[1]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.394      ;
; 0.277 ; CLKDIV:inst4|CNT[4]       ; CLKDIV:inst4|CNT[3]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.396      ;
; 0.312 ; CLKDIV:inst4|CNT[0]       ; CLKDIV:inst4|CNT[0]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.431      ;
; 0.314 ; CLKDIV:inst4|CNT[4]       ; CLKDIV:inst4|CNT[4]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.433      ;
; 0.314 ; CLKDIV:inst4|CNT[4]       ; CLKDIV:inst4|CNT[2]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.433      ;
; 0.321 ; CLKDIV:inst4|CNT[4]       ; CLKDIV:inst4|CLK_OUT~reg0                                                                     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.440      ;
; 0.366 ; CLKDIV:inst4|CNT[0]       ; CLKDIV:inst4|CLK_OUT~reg0                                                                     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.485      ;
; 0.371 ; CLKDIV:inst4|CNT[0]       ; CLKDIV:inst4|CNT[2]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.490      ;
; 0.424 ; CLKDIV:inst4|CNT[3]       ; CLKDIV:inst4|CLK_OUT~reg0                                                                     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.543      ;
; 0.429 ; CLKDIV:inst4|CNT[3]       ; CLKDIV:inst4|CNT[2]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.548      ;
; 0.452 ; CLKDIV:inst4|CNT[3]       ; CLKDIV:inst4|CNT[4]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.571      ;
; 0.452 ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 0.878      ;
; 0.453 ; CLKDIV:inst4|CNT[1]       ; CLKDIV:inst4|CNT[1]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.572      ;
; 0.457 ; CLKDIV:inst4|CNT[3]       ; CLKDIV:inst4|CNT[3]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.576      ;
; 0.462 ; CLKDIV:inst4|CNT[2]       ; CLKDIV:inst4|CNT[4]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.581      ;
; 0.463 ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg   ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 0.894      ;
; 0.470 ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.120      ; 0.899      ;
; 0.476 ; CLKDIV:inst4|CNT[2]       ; CLKDIV:inst4|CLK_OUT~reg0                                                                     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.595      ;
; 0.478 ; CLKDIV:inst4|CNT[0]       ; CLKDIV:inst4|CNT[1]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.597      ;
; 0.478 ; CLKDIV:inst4|CNT[0]       ; CLKDIV:inst4|CNT[3]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.597      ;
; 0.481 ; CLKDIV:inst4|CNT[2]       ; CLKDIV:inst4|CNT[2]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.600      ;
; 0.500 ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 0.926      ;
; 0.511 ; CLKDIV:inst4|CNT[1]       ; CLKDIV:inst4|CLK_OUT~reg0                                                                     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.630      ;
; 0.512 ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg   ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 0.943      ;
; 0.515 ; CLKDIV:inst4|CNT[1]       ; CLKDIV:inst4|CNT[4]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.634      ;
; 0.516 ; CLKDIV:inst4|CNT[1]       ; CLKDIV:inst4|CNT[2]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.635      ;
; 0.523 ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.120      ; 0.952      ;
; 0.528 ; CLKDIV:inst4|CNT[0]       ; CLKDIV:inst4|CNT[4]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.647      ;
; 0.536 ; CLKDIV:inst4|CNT[3]       ; CLKDIV:inst4|CNT[1]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.655      ;
; 0.588 ; CLKDIV:inst4|CNT[2]       ; CLKDIV:inst4|CNT[1]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.707      ;
; 0.588 ; CLKDIV:inst4|CNT[2]       ; CLKDIV:inst4|CNT[3]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.707      ;
; 0.593 ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 1.019      ;
; 0.633 ; CLKDIV:inst4|CNT[1]       ; CLKDIV:inst4|CNT[3]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.752      ;
; 0.649 ; PPU:inst9|VGA_CLK         ; PPU:inst9|clk_out                                                                             ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.065     ; 0.873      ;
; 0.655 ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 1.081      ;
; 0.728 ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 1.152      ;
; 0.736 ; PPU:inst9|VGA_CLK         ; PPU:inst9|clk_out                                                                             ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.065     ; 0.960      ;
; 0.769 ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~porta_we_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 1.191      ;
; 0.807 ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~portb_re_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 1.231      ;
; 0.850 ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a4~porta_we_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 1.272      ;
; 0.884 ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~porta_we_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 1.308      ;
; 0.893 ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~porta_we_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 1.317      ;
; 0.902 ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~porta_we_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 1.329      ;
; 0.930 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~208                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 1.360      ;
; 0.973 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~202                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 1.396      ;
; 0.973 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~200                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 1.396      ;
; 0.973 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~203                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 1.396      ;
; 0.973 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~198                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 1.396      ;
; 0.973 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~199                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 1.396      ;
; 0.973 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~201                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 1.396      ;
; 0.976 ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~porta_we_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 1.400      ;
; 0.988 ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~porta_we_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 1.412      ;
; 0.998 ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~porta_we_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 1.425      ;
; 1.004 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~266                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 1.412      ;
; 1.004 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~264                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 1.412      ;
; 1.004 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~267                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 1.412      ;
; 1.004 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~262                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 1.412      ;
; 1.004 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~263                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 1.412      ;
; 1.004 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~265                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 1.412      ;
; 1.007 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~226                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 1.430      ;
; 1.007 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~222                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 1.430      ;
; 1.007 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~223                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 1.430      ;
; 1.007 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~225                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 1.430      ;
; 1.008 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~234                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.140      ; 1.437      ;
; 1.008 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~232                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.140      ; 1.437      ;
; 1.008 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~235                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.140      ; 1.437      ;
; 1.008 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~230                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.140      ; 1.437      ;
; 1.008 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~231                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.140      ; 1.437      ;
; 1.008 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~233                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.140      ; 1.437      ;
; 1.009 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~55                                                                      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 1.427      ;
; 1.019 ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:Mux7_rtl_0|altsyncram_blv:auto_generated|ram_block1a0~porta_address_reg0 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 1.443      ;
; 1.029 ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:Mux6_rtl_0|altsyncram_clv:auto_generated|ram_block1a0~porta_address_reg0 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 1.460      ;
; 1.034 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~208                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 1.464      ;
; 1.035 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~90                                                                      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 1.443      ;
; 1.035 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~86                                                                      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 1.443      ;
; 1.035 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~87                                                                      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 1.443      ;
; 1.037 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~170                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 1.453      ;
; 1.037 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~168                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 1.453      ;
; 1.037 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~171                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 1.453      ;
; 1.037 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~166                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 1.453      ;
; 1.037 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~167                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 1.453      ;
; 1.037 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~169                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 1.453      ;
; 1.067 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~241                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.132      ; 1.488      ;
; 1.067 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~242                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.132      ; 1.488      ;
; 1.067 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~240                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.132      ; 1.488      ;
; 1.067 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~243                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.132      ; 1.488      ;
; 1.067 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~238                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.132      ; 1.488      ;
; 1.067 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~239                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.132      ; 1.488      ;
; 1.086 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~202                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 1.509      ;
; 1.086 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~200                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 1.509      ;
; 1.086 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~203                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 1.509      ;
; 1.086 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~198                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 1.509      ;
; 1.086 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~199                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 1.509      ;
; 1.086 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~201                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 1.509      ;
; 1.089 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~136                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 1.512      ;
; 1.089 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~138                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 1.512      ;
+-------+---------------------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLKDIV:inst4|CLK_OUT~reg0'                                                                                                                                                    ;
+-------+------------------------------------------------+-------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                         ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+-------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.179 ; CPU_6502:inst|flags[7]                         ; CPU_6502:inst|flags[7]                          ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.044      ; 0.307      ;
; 0.185 ; MemoryController:inst8|OAM_TRANSFER            ; MemoryController:inst8|OAM_TRANSFER             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; MemoryController:inst8|OAM_COUNT[0]            ; MemoryController:inst8|OAM_COUNT[0]             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; MemoryController:inst8|HC[7]                   ; MemoryController:inst8|HC[7]                    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; MemoryController:inst8|HC_BIT                  ; MemoryController:inst8|HC_BIT                   ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; CPU_6502:inst|IR[5]                            ; CPU_6502:inst|IR[5]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|X[7]                             ; CPU_6502:inst|X[7]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|A[7]                             ; CPU_6502:inst|A[7]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|IR[1]                            ; CPU_6502:inst|IR[1]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|flags[6]                         ; CPU_6502:inst|flags[6]                          ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|M[12]                            ; CPU_6502:inst|M[12]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|IR[0]                            ; CPU_6502:inst|IR[0]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|SP[6]                            ; CPU_6502:inst|SP[6]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|SP[4]                            ; CPU_6502:inst|SP[4]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|SP[5]                            ; CPU_6502:inst|SP[5]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|IR[7]                            ; CPU_6502:inst|IR[7]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|X[6]                             ; CPU_6502:inst|X[6]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|SP[7]                            ; CPU_6502:inst|SP[7]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|M[5]                             ; CPU_6502:inst|M[5]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|A[2]                             ; CPU_6502:inst|A[2]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|M[9]                             ; CPU_6502:inst|M[9]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|IR[3]                            ; CPU_6502:inst|IR[3]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|SP[1]                            ; CPU_6502:inst|SP[1]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|R                                ; CPU_6502:inst|R                                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|X[1]                             ; CPU_6502:inst|X[1]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|IR[2]                            ; CPU_6502:inst|IR[2]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|A[6]                             ; CPU_6502:inst|A[6]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|A[5]                             ; CPU_6502:inst|A[5]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|IR[6]                            ; CPU_6502:inst|IR[6]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|X[5]                             ; CPU_6502:inst|X[5]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|M[6]                             ; CPU_6502:inst|M[6]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|M[1]                             ; CPU_6502:inst|M[1]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|ADDR[1]~reg0                     ; CPU_6502:inst|ADDR[1]~reg0                      ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|CPU_STATE.EXECUTE                ; CPU_6502:inst|CPU_STATE.EXECUTE                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|SP[0]                            ; CPU_6502:inst|SP[0]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|X[4]                             ; CPU_6502:inst|X[4]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|M[4]                             ; CPU_6502:inst|M[4]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|page_crossed                     ; CPU_6502:inst|page_crossed                      ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|X[0]                             ; CPU_6502:inst|X[0]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|CPU_STATE.INIT1                  ; CPU_6502:inst|CPU_STATE.INIT1                   ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|flags[1]                         ; CPU_6502:inst|flags[1]                          ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|M[0]                             ; CPU_6502:inst|M[0]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|flags[2]                         ; CPU_6502:inst|flags[2]                          ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|ADDR[8]~reg0                     ; CPU_6502:inst|ADDR[8]~reg0                      ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|M[15]                            ; CPU_6502:inst|M[15]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|M[14]                            ; CPU_6502:inst|M[14]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|EX_CYCLE[0]                      ; CPU_6502:inst|EX_CYCLE[0]                       ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|flags[3]                         ; CPU_6502:inst|flags[3]                          ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|EX_CYCLE[1]                      ; CPU_6502:inst|EX_CYCLE[1]                       ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|M[2]                             ; CPU_6502:inst|M[2]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|M[3]                             ; CPU_6502:inst|M[3]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|M[11]                            ; CPU_6502:inst|M[11]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|SP[3]                            ; CPU_6502:inst|SP[3]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|X[2]                             ; CPU_6502:inst|X[2]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|X[3]                             ; CPU_6502:inst|X[3]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|CPU_STATE.WAIT_OAM               ; CPU_6502:inst|CPU_STATE.WAIT_OAM                ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|IR[4]                            ; CPU_6502:inst|IR[4]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|CPU_STATE.INIT2                  ; CPU_6502:inst|CPU_STATE.INIT2                   ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|M[7]                             ; CPU_6502:inst|M[7]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; CPU_6502:inst|Y[6]                             ; CPU_6502:inst|Y[6]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|M[13]                            ; CPU_6502:inst|M[13]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|Y[5]                             ; CPU_6502:inst|Y[5]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|flags[0]                         ; CPU_6502:inst|flags[0]                          ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|W                                ; CPU_6502:inst|W                                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|M[10]                            ; CPU_6502:inst|M[10]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|A[1]                             ; CPU_6502:inst|A[1]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|NMI_STATE                        ; CPU_6502:inst|NMI_STATE                         ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|Y[0]                             ; CPU_6502:inst|Y[0]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|M[8]                             ; CPU_6502:inst|M[8]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|Y[4]                             ; CPU_6502:inst|Y[4]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|A[0]                             ; CPU_6502:inst|A[0]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|A[4]                             ; CPU_6502:inst|A[4]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|EX_CYCLE[2]                      ; CPU_6502:inst|EX_CYCLE[2]                       ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|SP[2]                            ; CPU_6502:inst|SP[2]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|page_corrected                   ; CPU_6502:inst|page_corrected                    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|A[3]                             ; CPU_6502:inst|A[3]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|Y[3]                             ; CPU_6502:inst|Y[3]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|Y[2]                             ; CPU_6502:inst|Y[2]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|Y[1]                             ; CPU_6502:inst|Y[1]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|Y[7]                             ; CPU_6502:inst|Y[7]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; MemoryController:inst8|HC[7]                   ; MemoryController:inst8|HC[6]                    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.038      ; 0.314      ;
; 0.193 ; MemoryController:inst8|UPDATE_ADDR             ; MemoryController:inst8|UPDATE_ADDR              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.314      ;
; 0.205 ; CPU_6502:inst|CPU_STATE.INIT2                  ; CPU_6502:inst|CPU_STATE.FETCH                   ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.326      ;
; 0.251 ; MemoryController:inst8|HC[5]                   ; MemoryController:inst8|HC[4]                    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.038      ; 0.373      ;
; 0.253 ; MemoryController:inst8|HC[4]                   ; MemoryController:inst8|HC[3]                    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.038      ; 0.375      ;
; 0.253 ; MemoryController:inst8|HC[3]                   ; MemoryController:inst8|HC[2]                    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.038      ; 0.375      ;
; 0.253 ; MemoryController:inst8|HC[2]                   ; MemoryController:inst8|HC[1]                    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.038      ; 0.375      ;
; 0.258 ; MemoryController:inst8|HC[0]                   ; MemoryController:inst8|HC_BIT                   ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.038      ; 0.380      ;
; 0.266 ; MemoryController:inst8|PPU_READ_BACK_BUFFER[6] ; MemoryController:inst8|PPU_READ_FRONT_BUFFER[6] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.038      ; 0.388      ;
; 0.276 ; CPU_6502:inst|ADDR[15]~reg0                    ; CPU_6502:inst|ADDR[15]~reg0                     ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.397      ;
; 0.279 ; CPU_6502:inst|NMI_STATE                        ; CPU_6502:inst|OP_TYPE.INDIRECT                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.399      ;
; 0.281 ; CPU_6502:inst|ADDR[11]~reg0                    ; CPU_6502:inst|ADDR[11]~reg0                     ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.402      ;
; 0.281 ; CPU_6502:inst|ADDR[2]~reg0                     ; CPU_6502:inst|ADDR[2]~reg0                      ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.402      ;
; 0.282 ; CPU_6502:inst|ADDR[13]~reg0                    ; CPU_6502:inst|ADDR[13]~reg0                     ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.402      ;
; 0.282 ; CPU_6502:inst|ADDR[10]~reg0                    ; CPU_6502:inst|ADDR[10]~reg0                     ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.402      ;
; 0.282 ; CPU_6502:inst|ADDR[12]~reg0                    ; CPU_6502:inst|ADDR[12]~reg0                     ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.403      ;
; 0.282 ; CPU_6502:inst|ADDR[4]~reg0                     ; CPU_6502:inst|ADDR[4]~reg0                      ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.402      ;
; 0.282 ; CPU_6502:inst|ADDR[14]~reg0                    ; CPU_6502:inst|ADDR[14]~reg0                     ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.402      ;
; 0.283 ; CPU_6502:inst|ADDR[6]~reg0                     ; CPU_6502:inst|ADDR[6]~reg0                      ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.403      ;
; 0.284 ; CPU_6502:inst|PC[9]~reg0                       ; CPU_6502:inst|PC[9]~reg0                        ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.405      ;
+-------+------------------------------------------------+-------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PPU:inst9|VGA_CLK'                                                                                                     ;
+-------+-----------------------------+-----------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.187 ; PPU:inst9|SPRITE_CNT[1]     ; PPU:inst9|SPRITE_CNT[1]     ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PPU:inst9|SPRITE_CNT[2]     ; PPU:inst9|SPRITE_CNT[2]     ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PPU:inst9|SPRITE_CNT[3]     ; PPU:inst9|SPRITE_CNT[3]     ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PPU:inst9|PPU_STATUS_OUT[6] ; PPU:inst9|PPU_STATUS_OUT[6] ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PPU:inst9|PPU_STATUS_OUT[7] ; PPU:inst9|PPU_STATUS_OUT[7] ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; PPU:inst9|SPRITE_CNT[0]     ; PPU:inst9|SPRITE_CNT[0]     ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.314      ;
; 0.229 ; PPU:inst9|SPRITE_CNT[0]     ; PPU:inst9|SPRITE_CNT[2]     ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.349      ;
; 0.281 ; PPU:inst9|row[9]            ; PPU:inst9|row[9]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.401      ;
; 0.305 ; PPU:inst9|col[9]            ; PPU:inst9|col[9]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.425      ;
; 0.310 ; PPU:inst9|row[3]            ; PPU:inst9|row[3]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; PPU:inst9|row[1]            ; PPU:inst9|row[1]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; PPU:inst9|row[2]            ; PPU:inst9|row[2]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.432      ;
; 0.313 ; PPU:inst9|row[7]            ; PPU:inst9|row[7]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.433      ;
; 0.313 ; PPU:inst9|row[8]            ; PPU:inst9|row[8]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.433      ;
; 0.314 ; PPU:inst9|col[0]            ; PPU:inst9|col[0]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.045      ; 0.443      ;
; 0.315 ; PPU:inst9|row[0]            ; PPU:inst9|row[0]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.435      ;
; 0.317 ; PPU:inst9|SPRITE_CNT[1]     ; PPU:inst9|SPRITE_CNT[2]     ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; PPU:inst9|row[4]            ; PPU:inst9|row[4]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.437      ;
; 0.322 ; PPU:inst9|col[3]            ; PPU:inst9|col[3]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.442      ;
; 0.322 ; PPU:inst9|col[2]            ; PPU:inst9|col[2]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.442      ;
; 0.322 ; PPU:inst9|col[5]            ; PPU:inst9|col[5]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.442      ;
; 0.322 ; PPU:inst9|col[1]            ; PPU:inst9|col[1]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.442      ;
; 0.323 ; PPU:inst9|col[4]            ; PPU:inst9|col[4]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.443      ;
; 0.325 ; PPU:inst9|row[4]            ; PPU:inst9|vsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.445      ;
; 0.328 ; PPU:inst9|SPRITE_CNT[0]     ; PPU:inst9|SPRITE_CNT[1]     ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.448      ;
; 0.328 ; PPU:inst9|row[6]            ; PPU:inst9|row[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.448      ;
; 0.380 ; PPU:inst9|col[8]            ; PPU:inst9|col[8]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.500      ;
; 0.381 ; PPU:inst9|row[5]            ; PPU:inst9|row[5]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.501      ;
; 0.382 ; PPU:inst9|SPRITE_CNT[0]     ; PPU:inst9|SPRITE_CNT[3]     ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.502      ;
; 0.383 ; PPU:inst9|row[8]            ; PPU:inst9|vsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.503      ;
; 0.392 ; PPU:inst9|col[7]            ; PPU:inst9|col[7]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.512      ;
; 0.405 ; PPU:inst9|col[6]            ; PPU:inst9|col[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.525      ;
; 0.418 ; PPU:inst9|col[4]            ; PPU:inst9|hsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.051      ; 0.553      ;
; 0.432 ; PPU:inst9|SPRITE_CNT[2]     ; PPU:inst9|SPRITE_CNT[3]     ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.552      ;
; 0.442 ; PPU:inst9|row[7]            ; PPU:inst9|vsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.562      ;
; 0.459 ; PPU:inst9|row[3]            ; PPU:inst9|row[4]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; PPU:inst9|row[1]            ; PPU:inst9|row[2]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.580      ;
; 0.462 ; PPU:inst9|row[7]            ; PPU:inst9|row[8]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.582      ;
; 0.464 ; PPU:inst9|row[0]            ; PPU:inst9|row[1]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.584      ;
; 0.467 ; PPU:inst9|row[0]            ; PPU:inst9|row[2]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.587      ;
; 0.470 ; PPU:inst9|row[2]            ; PPU:inst9|row[3]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.590      ;
; 0.471 ; PPU:inst9|SPRITE_CNT[1]     ; PPU:inst9|SPRITE_CNT[3]     ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.591      ;
; 0.471 ; PPU:inst9|col[5]            ; PPU:inst9|col[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.591      ;
; 0.471 ; PPU:inst9|col[1]            ; PPU:inst9|col[2]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.591      ;
; 0.471 ; PPU:inst9|row[8]            ; PPU:inst9|row[9]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.591      ;
; 0.471 ; PPU:inst9|col[3]            ; PPU:inst9|col[4]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.591      ;
; 0.473 ; PPU:inst9|row[2]            ; PPU:inst9|row[4]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.593      ;
; 0.475 ; PPU:inst9|row[4]            ; PPU:inst9|row[5]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.595      ;
; 0.478 ; PPU:inst9|row[4]            ; PPU:inst9|row[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.598      ;
; 0.480 ; PPU:inst9|row[5]            ; PPU:inst9|vsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.600      ;
; 0.480 ; PPU:inst9|col[2]            ; PPU:inst9|col[3]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.600      ;
; 0.481 ; PPU:inst9|col[4]            ; PPU:inst9|col[5]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.601      ;
; 0.483 ; PPU:inst9|col[2]            ; PPU:inst9|col[4]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.603      ;
; 0.484 ; PPU:inst9|col[4]            ; PPU:inst9|col[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.604      ;
; 0.484 ; PPU:inst9|col[5]            ; PPU:inst9|hsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.051      ; 0.619      ;
; 0.486 ; PPU:inst9|row[6]            ; PPU:inst9|row[7]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.606      ;
; 0.489 ; PPU:inst9|row[6]            ; PPU:inst9|row[8]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.609      ;
; 0.495 ; PPU:inst9|row[3]            ; PPU:inst9|vsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.615      ;
; 0.497 ; PPU:inst9|row[6]            ; PPU:inst9|vsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.617      ;
; 0.522 ; PPU:inst9|row[3]            ; PPU:inst9|row[5]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.642      ;
; 0.523 ; PPU:inst9|row[1]            ; PPU:inst9|row[3]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.643      ;
; 0.525 ; PPU:inst9|row[3]            ; PPU:inst9|row[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.645      ;
; 0.525 ; PPU:inst9|row[7]            ; PPU:inst9|row[9]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.645      ;
; 0.526 ; PPU:inst9|row[1]            ; PPU:inst9|row[4]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.646      ;
; 0.530 ; PPU:inst9|row[0]            ; PPU:inst9|row[3]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; PPU:inst9|row[5]            ; PPU:inst9|row[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; PPU:inst9|col[6]            ; PPU:inst9|hsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.051      ; 0.665      ;
; 0.533 ; PPU:inst9|row[0]            ; PPU:inst9|row[4]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.653      ;
; 0.534 ; PPU:inst9|col[1]            ; PPU:inst9|col[3]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.654      ;
; 0.534 ; PPU:inst9|col[3]            ; PPU:inst9|col[5]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.654      ;
; 0.534 ; PPU:inst9|col[5]            ; PPU:inst9|col[7]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.654      ;
; 0.536 ; PPU:inst9|row[2]            ; PPU:inst9|row[5]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.656      ;
; 0.537 ; PPU:inst9|col[3]            ; PPU:inst9|col[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.657      ;
; 0.537 ; PPU:inst9|col[1]            ; PPU:inst9|col[4]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.657      ;
; 0.537 ; PPU:inst9|col[5]            ; PPU:inst9|col[8]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.657      ;
; 0.538 ; PPU:inst9|col[8]            ; PPU:inst9|col[9]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.658      ;
; 0.539 ; PPU:inst9|row[2]            ; PPU:inst9|row[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.659      ;
; 0.541 ; PPU:inst9|row[4]            ; PPU:inst9|row[7]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.661      ;
; 0.541 ; PPU:inst9|col[7]            ; PPU:inst9|col[8]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.661      ;
; 0.544 ; PPU:inst9|row[4]            ; PPU:inst9|row[8]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.664      ;
; 0.546 ; PPU:inst9|col[2]            ; PPU:inst9|col[5]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.666      ;
; 0.547 ; PPU:inst9|col[4]            ; PPU:inst9|col[7]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.667      ;
; 0.549 ; PPU:inst9|col[2]            ; PPU:inst9|col[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.669      ;
; 0.550 ; PPU:inst9|col[4]            ; PPU:inst9|col[8]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.670      ;
; 0.550 ; PPU:inst9|row[1]            ; PPU:inst9|vsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.670      ;
; 0.552 ; PPU:inst9|row[6]            ; PPU:inst9|row[9]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.672      ;
; 0.563 ; PPU:inst9|col[6]            ; PPU:inst9|col[7]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.683      ;
; 0.566 ; PPU:inst9|col[6]            ; PPU:inst9|col[8]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.686      ;
; 0.575 ; PPU:inst9|row[9]            ; PPU:inst9|vsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.695      ;
; 0.578 ; PPU:inst9|row[2]            ; PPU:inst9|vsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.698      ;
; 0.588 ; PPU:inst9|row[3]            ; PPU:inst9|row[7]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.708      ;
; 0.589 ; PPU:inst9|row[1]            ; PPU:inst9|row[5]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.709      ;
; 0.591 ; PPU:inst9|row[3]            ; PPU:inst9|row[8]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.711      ;
; 0.592 ; PPU:inst9|row[1]            ; PPU:inst9|row[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.712      ;
; 0.593 ; PPU:inst9|row[5]            ; PPU:inst9|row[7]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.713      ;
; 0.596 ; PPU:inst9|row[0]            ; PPU:inst9|row[5]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.716      ;
; 0.596 ; PPU:inst9|row[5]            ; PPU:inst9|row[8]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.716      ;
; 0.598 ; PPU:inst9|col[9]            ; PPU:inst9|col[0]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.243      ; 0.925      ;
; 0.599 ; PPU:inst9|row[0]            ; PPU:inst9|row[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.719      ;
; 0.600 ; PPU:inst9|col[1]            ; PPU:inst9|col[5]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.720      ;
+-------+-----------------------------+-----------------------------+-------------------+-------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PPU:inst9|clk_out'                                                                                                                                          ;
+-------+--------------------------------------------------+---------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                     ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+---------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.195 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[3] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.314      ;
; 0.216 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[7] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.335      ;
; 0.222 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.341      ;
; 0.227 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[6] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.346      ;
; 0.259 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[7] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[7] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.378      ;
; 0.267 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[2] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.034      ; 0.385      ;
; 0.274 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[6] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.393      ;
; 0.274 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[8] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.393      ;
; 0.274 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[0] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.034      ; 0.392      ;
; 0.274 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.393      ;
; 0.286 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[8] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.405      ;
; 0.287 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.406      ;
; 0.293 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[8] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[8] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.034      ; 0.411      ;
; 0.299 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[7] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[9] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.418      ;
; 0.300 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[5] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.419      ;
; 0.304 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.423      ;
; 0.309 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.428      ;
; 0.310 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.429      ;
; 0.314 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.433      ;
; 0.315 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.434      ;
; 0.317 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[6] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.436      ;
; 0.317 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[9] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.436      ;
; 0.317 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[5] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.436      ;
; 0.318 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[6] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.437      ;
; 0.319 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.438      ;
; 0.319 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.438      ;
; 0.323 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.442      ;
; 0.327 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.446      ;
; 0.329 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[8] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.448      ;
; 0.330 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[1]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[9] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.037      ; 0.451      ;
; 0.330 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.449      ;
; 0.332 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[8] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.451      ;
; 0.336 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[6] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.455      ;
; 0.340 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.459      ;
; 0.384 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[5] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.503      ;
; 0.389 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[5] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[5] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.508      ;
; 0.400 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[8] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.519      ;
; 0.401 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.520      ;
; 0.401 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[8] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[8] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.034      ; 0.519      ;
; 0.401 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.520      ;
; 0.403 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[6] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[6] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.034      ; 0.521      ;
; 0.410 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[7] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.529      ;
; 0.412 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[0] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.034      ; 0.530      ;
; 0.412 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[5] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.531      ;
; 0.413 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[1]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[9] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.037      ; 0.534      ;
; 0.413 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.532      ;
; 0.417 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.536      ;
; 0.417 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[9] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.536      ;
; 0.419 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.538      ;
; 0.421 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.540      ;
; 0.423 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[4] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.034      ; 0.541      ;
; 0.437 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[8] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.556      ;
; 0.472 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[6] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[6] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.034      ; 0.590      ;
; 0.472 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[2] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.034      ; 0.590      ;
; 0.472 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[3] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.034      ; 0.590      ;
; 0.474 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[5] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[5] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.034      ; 0.592      ;
; 0.478 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[7] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[7] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.034      ; 0.596      ;
; 0.484 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[9] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.603      ;
; 0.485 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[7] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.604      ;
; 0.486 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[5] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.036      ; 0.606      ;
; 0.486 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[9] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.036      ; 0.606      ;
; 0.488 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[7] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.036      ; 0.608      ;
; 0.488 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.036      ; 0.608      ;
; 0.490 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.036      ; 0.610      ;
; 0.502 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.621      ;
; 0.503 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.622      ;
; 0.512 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.631      ;
; 0.512 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[6] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.631      ;
; 0.512 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.631      ;
; 0.528 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[9] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.036      ; 0.648      ;
; 0.530 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[5] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.036      ; 0.650      ;
; 0.533 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[7] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[7] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.033      ; 0.650      ;
; 0.535 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.036      ; 0.655      ;
; 0.535 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[2] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.033      ; 0.652      ;
; 0.537 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[3] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.033      ; 0.654      ;
; 0.541 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[4] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.034      ; 0.659      ;
; 0.544 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.036      ; 0.664      ;
; 0.544 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.036      ; 0.664      ;
; 0.544 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.036      ; 0.664      ;
; 0.544 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.036      ; 0.664      ;
; 0.544 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.036      ; 0.664      ;
; 0.547 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[5] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[5] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.033      ; 0.664      ;
; 0.549 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[8] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[8] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.033      ; 0.666      ;
; 0.554 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[6] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[6] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.036      ; 0.674      ;
; 0.560 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.033      ; 0.677      ;
; 0.563 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[4] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.036      ; 0.683      ;
; 0.594 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.037      ; 0.715      ;
; 0.594 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.037      ; 0.715      ;
; 0.594 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.037      ; 0.715      ;
; 0.594 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.037      ; 0.715      ;
; 0.594 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.037      ; 0.715      ;
; 0.631 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[8] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.750      ;
; 0.635 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[7] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.036      ; 0.755      ;
; 0.636 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.036      ; 0.756      ;
; 0.640 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[8] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.759      ;
; 0.643 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[8] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.762      ;
; 0.648 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[1]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[9] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.040      ; 0.772      ;
+-------+--------------------------------------------------+---------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                         ;
+-------+--------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.199 ; DVI_OUT:inst1|rSH_CLK[7] ; DVI_OUT:inst1|rSH_CLK[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; DVI_OUT:inst1|rSH_CLK[4] ; DVI_OUT:inst1|rSH_CLK[2]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.318      ;
; 0.253 ; DVI_OUT:inst1|rSH_BLU[5] ; DVI_OUT:inst1|rSH_BLU[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; DVI_OUT:inst1|rSH_RED[8] ; DVI_OUT:inst1|rSH_RED[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.373      ;
; 0.254 ; DVI_OUT:inst1|rSH_BLU[3] ; DVI_OUT:inst1|rSH_BLU[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.374      ;
; 0.256 ; DVI_OUT:inst1|rSH_RED[6] ; DVI_OUT:inst1|rSH_RED[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.375      ;
; 0.258 ; DVI_OUT:inst1|rSH_CLK[5] ; DVI_OUT:inst1|rSH_CLK[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.377      ;
; 0.270 ; DVI_OUT:inst1|rSH_CLK[0] ; DVI_OUT:inst1|rSH_CLK[8]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.389      ;
; 0.272 ; DVI_OUT:inst1|rSH_CLK[2] ; DVI_OUT:inst1|rSH_CLK[0]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.391      ;
; 0.272 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_CLK[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.391      ;
; 0.294 ; DVI_OUT:inst1|rSH_GRN[5] ; DVI_OUT:inst1|rSH_GRN[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.413      ;
; 0.294 ; DVI_OUT:inst1|rSH_BLU[9] ; DVI_OUT:inst1|rSH_BLU[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; DVI_OUT:inst1|rSH_RED[9] ; DVI_OUT:inst1|rSH_RED[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.413      ;
; 0.295 ; DVI_OUT:inst1|rSH_GRN[7] ; DVI_OUT:inst1|rSH_GRN[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; DVI_OUT:inst1|rSH_RED[2] ; DVI_OUT:inst1|rSH_RED[0]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.414      ;
; 0.296 ; DVI_OUT:inst1|rSH_RED[3] ; DVI_OUT:inst1|rSH_RED[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; DVI_OUT:inst1|rSH_BLU[4] ; DVI_OUT:inst1|rSH_BLU[2]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; DVI_OUT:inst1|rSH_GRN[8] ; DVI_OUT:inst1|rSH_GRN[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; DVI_OUT:inst1|rSH_BLU[7] ; DVI_OUT:inst1|rSH_BLU[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; DVI_OUT:inst1|rSH_BLU[6] ; DVI_OUT:inst1|rSH_BLU[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; DVI_OUT:inst1|rSH_RED[7] ; DVI_OUT:inst1|rSH_RED[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.416      ;
; 0.297 ; DVI_OUT:inst1|rSH_GRN[6] ; DVI_OUT:inst1|rSH_GRN[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.416      ;
; 0.297 ; DVI_OUT:inst1|rSH_GRN[2] ; DVI_OUT:inst1|rSH_GRN[0]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.416      ;
; 0.298 ; DVI_OUT:inst1|rSH_GRN[3] ; DVI_OUT:inst1|rSH_GRN[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.417      ;
; 0.298 ; DVI_OUT:inst1|rSH_BLU[2] ; DVI_OUT:inst1|rSH_BLU[0]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; DVI_OUT:inst1|rSH_GRN[9] ; DVI_OUT:inst1|rSH_GRN[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.418      ;
; 0.302 ; DVI_OUT:inst1|rSH_BLU[8] ; DVI_OUT:inst1|rSH_BLU[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.422      ;
; 0.311 ; DVI_OUT:inst1|rSH_CLK[6] ; DVI_OUT:inst1|rSH_CLK[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.430      ;
; 0.322 ; DVI_OUT:inst1|rSH_RED[4] ; DVI_OUT:inst1|rSH_RED[2]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.441      ;
; 0.332 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_CLK[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.451      ;
; 0.341 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_CLK[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.460      ;
; 0.348 ; DVI_OUT:inst1|rSH_CLK[3] ; DVI_OUT:inst1|rSH_CLK[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.467      ;
; 0.364 ; DVI_OUT:inst1|rSH_GRN[4] ; DVI_OUT:inst1|rSH_GRN[2]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.483      ;
; 0.383 ; DVI_OUT:inst1|rSH_RED[5] ; DVI_OUT:inst1|rSH_RED[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.502      ;
; 0.408 ; DVI_OUT:inst1|rSH_BLU[1] ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[0]~DFFLO ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.003      ; 0.469      ;
; 0.443 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[3]~DFFLO ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.002      ; 0.503      ;
; 0.478 ; DVI_OUT:inst1|rSH_BLU[0] ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[0]~DFFHI ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.003      ; 0.539      ;
; 0.480 ; DVI_OUT:inst1|rSH_CLK[0] ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[3]~DFFHI ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.002      ; 0.540      ;
; 0.488 ; DVI_OUT:inst1|rSH_RED[0] ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[2]~DFFHI ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.005      ; 0.551      ;
; 0.663 ; DVI_OUT:inst1|rSH_RED[1] ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[2]~DFFLO ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.005      ; 0.726      ;
; 0.822 ; DVI_OUT:inst1|rSH_GRN[0] ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[1]~DFFHI ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.009      ; 0.889      ;
; 0.841 ; DVI_OUT:inst1|rSH_GRN[1] ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[1]~DFFLO ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.009      ; 0.908      ;
; 0.895 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_RED[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.016      ;
; 0.895 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_GRN[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.016      ;
; 0.896 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_GRN[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.017      ;
; 0.896 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_RED[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.017      ;
; 0.896 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_RED[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.017      ;
; 0.897 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_GRN[8]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.018      ;
; 0.911 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_RED[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.032      ;
; 0.911 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_GRN[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.032      ;
; 0.912 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_RED[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.033      ;
; 0.912 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_RED[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.033      ;
; 0.912 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_GRN[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.033      ;
; 0.913 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_GRN[8]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.034      ;
; 0.917 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_GRN[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.038      ;
; 0.917 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_GRN[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.038      ;
; 0.917 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_GRN[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.038      ;
; 0.917 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_GRN[2]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.038      ;
; 0.918 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_GRN[0]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.039      ;
; 0.918 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_GRN[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.039      ;
; 0.919 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_GRN[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.040      ;
; 0.922 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_RED[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.043      ;
; 0.922 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_GRN[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.043      ;
; 0.923 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_RED[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.044      ;
; 0.923 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_GRN[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.044      ;
; 0.928 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_RED[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.049      ;
; 0.929 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_GRN[8]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.050      ;
; 0.933 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_GRN[2]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.054      ;
; 0.933 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_GRN[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.054      ;
; 0.933 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_GRN[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.054      ;
; 0.933 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_GRN[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.054      ;
; 0.934 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_GRN[0]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.055      ;
; 0.934 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_GRN[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.055      ;
; 0.935 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_GRN[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.056      ;
; 0.946 ; DVI_OUT:inst1|rSH_CLK[3] ; DVI_OUT:inst1|rSH_RED[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.067      ;
; 0.946 ; DVI_OUT:inst1|rSH_CLK[3] ; DVI_OUT:inst1|rSH_GRN[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.067      ;
; 0.947 ; DVI_OUT:inst1|rSH_CLK[3] ; DVI_OUT:inst1|rSH_RED[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.068      ;
; 0.947 ; DVI_OUT:inst1|rSH_CLK[3] ; DVI_OUT:inst1|rSH_RED[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.068      ;
; 0.947 ; DVI_OUT:inst1|rSH_CLK[3] ; DVI_OUT:inst1|rSH_GRN[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.068      ;
; 0.948 ; DVI_OUT:inst1|rSH_CLK[3] ; DVI_OUT:inst1|rSH_GRN[8]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.069      ;
; 0.949 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_GRN[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.070      ;
; 0.949 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_GRN[2]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.070      ;
; 0.949 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_GRN[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.070      ;
; 0.949 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_GRN[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.070      ;
; 0.950 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_GRN[0]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.071      ;
; 0.950 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_GRN[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.071      ;
; 0.951 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_GRN[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.072      ;
; 0.968 ; DVI_OUT:inst1|rSH_CLK[3] ; DVI_OUT:inst1|rSH_GRN[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.089      ;
; 0.968 ; DVI_OUT:inst1|rSH_CLK[3] ; DVI_OUT:inst1|rSH_GRN[2]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.089      ;
; 0.968 ; DVI_OUT:inst1|rSH_CLK[3] ; DVI_OUT:inst1|rSH_GRN[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.089      ;
; 0.968 ; DVI_OUT:inst1|rSH_CLK[3] ; DVI_OUT:inst1|rSH_GRN[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.089      ;
; 0.969 ; DVI_OUT:inst1|rSH_CLK[3] ; DVI_OUT:inst1|rSH_GRN[0]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.090      ;
; 0.969 ; DVI_OUT:inst1|rSH_CLK[3] ; DVI_OUT:inst1|rSH_GRN[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.090      ;
; 0.970 ; DVI_OUT:inst1|rSH_CLK[3] ; DVI_OUT:inst1|rSH_GRN[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.091      ;
; 1.004 ; DVI_OUT:inst1|rSH_CLK[0] ; DVI_OUT:inst1|rSH_RED[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.125      ;
; 1.004 ; DVI_OUT:inst1|rSH_CLK[0] ; DVI_OUT:inst1|rSH_GRN[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.125      ;
; 1.005 ; DVI_OUT:inst1|rSH_CLK[0] ; DVI_OUT:inst1|rSH_RED[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.126      ;
; 1.005 ; DVI_OUT:inst1|rSH_CLK[0] ; DVI_OUT:inst1|rSH_RED[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.126      ;
; 1.005 ; DVI_OUT:inst1|rSH_CLK[0] ; DVI_OUT:inst1|rSH_GRN[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.126      ;
; 1.006 ; DVI_OUT:inst1|rSH_CLK[0] ; DVI_OUT:inst1|rSH_GRN[8]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.127      ;
+-------+--------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLKDIV:inst4|CLK_OUT~reg0'                                                                                 ;
+--------+----------------+-------------------------+-------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                 ; Launch Clock      ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+-------------------------+-------------------+---------------------------+--------------+------------+------------+
; 37.812 ; PPU:inst9|NMIE ; CPU_6502:inst|NMI_STATE ; PPU:inst9|VGA_CLK ; CLKDIV:inst4|CLK_OUT~reg0 ; 40.000       ; -0.456     ; 1.719      ;
+--------+----------------+-------------------------+-------------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLKDIV:inst4|CLK_OUT~reg0'                                                                                 ;
+-------+----------------+-------------------------+-------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                 ; Launch Clock      ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+-------------------------+-------------------+---------------------------+--------------+------------+------------+
; 1.679 ; PPU:inst9|NMIE ; CPU_6502:inst|NMI_STATE ; PPU:inst9|VGA_CLK ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; -0.319     ; 1.464      ;
+-------+----------------+-------------------------+-------------------+---------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 9
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 52.924 ns




+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+----------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                              ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                   ; -23.986   ; -0.171 ; 35.389   ; 1.679   ; 3.518               ;
;  CLKDIV:inst4|CLK_OUT~reg0                         ; -5.216    ; 0.179  ; 35.389   ; 1.679   ; 19.590              ;
;  CLOCK                                             ; N/A       ; N/A    ; N/A      ; N/A     ; 9.832               ;
;  PPU:inst9|VGA_CLK                                 ; -23.986   ; 0.187  ; N/A      ; N/A     ; 19.497              ;
;  PPU:inst9|clk_out                                 ; 30.269    ; 0.195  ; N/A      ; N/A     ; 19.584              ;
;  inst6|altpll_component|auto_generated|pll1|clk[0] ; -11.749   ; -0.171 ; N/A      ; N/A     ; 9.603               ;
;  inst6|altpll_component|auto_generated|pll1|clk[1] ; -4.527    ; 0.199  ; N/A      ; N/A     ; 3.518               ;
; Design-wide TNS                                    ; -2227.541 ; -0.327 ; 0.0      ; 0.0     ; 0.0                 ;
;  CLKDIV:inst4|CLK_OUT~reg0                         ; -39.063   ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  CLOCK                                             ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  PPU:inst9|VGA_CLK                                 ; -441.986  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  PPU:inst9|clk_out                                 ; 0.000     ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  inst6|altpll_component|auto_generated|pll1|clk[0] ; -1615.940 ; -0.327 ; N/A      ; N/A     ; 0.000               ;
;  inst6|altpll_component|auto_generated|pll1|clk[1] ; -130.552  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+-----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HDMI_CLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_IGNORE[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_IGNORE[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DOUT[0]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DOUT[1]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DOUT[2]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DOUT[3]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DOUT[4]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DOUT[5]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DOUT[6]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DOUT[7]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HDMI_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; I2C_IGNORE[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; I2C_IGNORE[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.63e-09 V                   ; 3.17 V              ; -0.0323 V           ; 0.146 V                              ; 0.09 V                               ; 4.42e-10 s                  ; 4e-10 s                     ; No                         ; Yes                        ; 3.08 V                      ; 3.63e-09 V                  ; 3.17 V             ; -0.0323 V          ; 0.146 V                             ; 0.09 V                              ; 4.42e-10 s                 ; 4e-10 s                    ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.83e-09 V                   ; 2.35 V              ; -0.00181 V          ; 0.151 V                              ; 0.007 V                              ; 6.94e-10 s                  ; 8.74e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.83e-09 V                  ; 2.35 V             ; -0.00181 V         ; 0.151 V                             ; 0.007 V                             ; 6.94e-10 s                 ; 8.74e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HDMI_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; HDMI_TX[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; HDMI_TX[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; HDMI_TX[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; I2C_IGNORE[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; I2C_IGNORE[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-07 V                   ; 3.13 V              ; -0.0413 V           ; 0.178 V                              ; 0.078 V                              ; 4.81e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.58e-07 V                  ; 3.13 V             ; -0.0413 V          ; 0.178 V                             ; 0.078 V                             ; 4.81e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-07 V                   ; 2.34 V              ; -0.0032 V           ; 0.057 V                              ; 0.016 V                              ; 8.65e-10 s                  ; 1.08e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-07 V                  ; 2.34 V             ; -0.0032 V          ; 0.057 V                             ; 0.016 V                             ; 8.65e-10 s                 ; 1.08e-09 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HDMI_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; HDMI_TX[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; HDMI_TX[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; HDMI_TX[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; I2C_IGNORE[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; I2C_IGNORE[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.59e-08 V                   ; 3.58 V              ; -0.0705 V           ; 0.234 V                              ; 0.091 V                              ; 2.93e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.59e-08 V                  ; 3.58 V             ; -0.0705 V          ; 0.234 V                             ; 0.091 V                             ; 2.93e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0198 V           ; 0.2 V                                ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0198 V          ; 0.2 V                               ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                        ;
+---------------------------------------------------+---------------------------------------------------+--------------+-----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths     ; FR Paths  ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+--------------+-----------+----------+----------+
; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; 30736        ; 1033133   ; 31571    ; 376033   ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; CLKDIV:inst4|CLK_OUT~reg0                         ; 0            ; 0         ; 8        ; 0        ;
; MemoryController:inst8|DMA_WRITE                  ; CLKDIV:inst4|CLK_OUT~reg0                         ; 0            ; 0         ; 1856     ; 1856     ;
; PPU:inst9|VGA_CLK                                 ; CLKDIV:inst4|CLK_OUT~reg0                         ; 758          ; 0         ; 513      ; 0        ;
; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 1            ; 3885      ; 0        ; 0        ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 35           ; 0         ; 0        ; 0        ;
; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 12578        ; 212       ; 0        ; 0        ;
; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 342          ; 0         ; 0        ; 0        ;
; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 30           ; 0         ; 0        ; 0        ;
; PPU:inst9|clk_out                                 ; PPU:inst9|clk_out                                 ; 6741         ; 0         ; 0        ; 0        ;
; PPU:inst9|VGA_CLK                                 ; PPU:inst9|clk_out                                 ; 1539         ; 0         ; 0        ; 0        ;
; CLKDIV:inst4|CLK_OUT~reg0                         ; PPU:inst9|VGA_CLK                                 ; 0            ; 186504698 ; 0        ; 0        ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK                                 ; 33477338     ; 0         ; 0        ; 0        ;
; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK                                 ; > 2147483647 ; 0         ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+--------------+-----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                         ;
+---------------------------------------------------+---------------------------------------------------+--------------+-----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths     ; FR Paths  ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+--------------+-----------+----------+----------+
; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; 30736        ; 1033133   ; 31571    ; 376033   ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; CLKDIV:inst4|CLK_OUT~reg0                         ; 0            ; 0         ; 8        ; 0        ;
; MemoryController:inst8|DMA_WRITE                  ; CLKDIV:inst4|CLK_OUT~reg0                         ; 0            ; 0         ; 1856     ; 1856     ;
; PPU:inst9|VGA_CLK                                 ; CLKDIV:inst4|CLK_OUT~reg0                         ; 758          ; 0         ; 513      ; 0        ;
; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 1            ; 3885      ; 0        ; 0        ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 35           ; 0         ; 0        ; 0        ;
; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 12578        ; 212       ; 0        ; 0        ;
; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 342          ; 0         ; 0        ; 0        ;
; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 30           ; 0         ; 0        ; 0        ;
; PPU:inst9|clk_out                                 ; PPU:inst9|clk_out                                 ; 6741         ; 0         ; 0        ; 0        ;
; PPU:inst9|VGA_CLK                                 ; PPU:inst9|clk_out                                 ; 1539         ; 0         ; 0        ; 0        ;
; CLKDIV:inst4|CLK_OUT~reg0                         ; PPU:inst9|VGA_CLK                                 ; 0            ; 186504698 ; 0        ; 0        ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK                                 ; 33477338     ; 0         ; 0        ; 0        ;
; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK                                 ; > 2147483647 ; 0         ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+--------------+-----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                        ;
+-------------------+---------------------------+----------+----------+----------+----------+
; From Clock        ; To Clock                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------+---------------------------+----------+----------+----------+----------+
; PPU:inst9|VGA_CLK ; CLKDIV:inst4|CLK_OUT~reg0 ; 1        ; 0        ; 0        ; 0        ;
+-------------------+---------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------+
; Removal Transfers                                                                         ;
+-------------------+---------------------------+----------+----------+----------+----------+
; From Clock        ; To Clock                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------+---------------------------+----------+----------+----------+----------+
; PPU:inst9|VGA_CLK ; CLKDIV:inst4|CLK_OUT~reg0 ; 1        ; 0        ; 0        ; 0        ;
+-------------------+---------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 8     ; 8    ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 4     ; 4    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                            ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; Target                                            ; Clock                                             ; Type      ; Status      ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; Base      ; Constrained ;
; CLOCK                                             ; CLOCK                                             ; Base      ; Constrained ;
; MemoryController:inst8|DMA_WRITE                  ; MemoryController:inst8|DMA_WRITE                  ; Base      ; Constrained ;
; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK                                 ; Base      ; Constrained ;
; PPU:inst9|clk_out                                 ; PPU:inst9|clk_out                                 ; Base      ; Constrained ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; DOUT[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DOUT[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DOUT[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DOUT[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DOUT[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DOUT[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DOUT[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DOUT[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; HDMI_CLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; DOUT[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DOUT[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DOUT[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DOUT[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DOUT[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DOUT[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DOUT[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DOUT[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; HDMI_CLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sat Mar 30 18:12:31 2024
Info: Command: quartus_sta NES -c NES
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'NES.sdc'
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From MemoryController:inst8|DMA_WRITE (Rise) to CLKDIV:inst4|CLK_OUT~reg0 (Fall) (setup and hold)
    Critical Warning (332169): From MemoryController:inst8|DMA_WRITE (Fall) to CLKDIV:inst4|CLK_OUT~reg0 (Fall) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -23.986
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -23.986            -441.986 PPU:inst9|VGA_CLK 
    Info (332119):   -11.749           -1615.940 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -5.216             -39.063 CLKDIV:inst4|CLK_OUT~reg0 
    Info (332119):    -4.527            -130.552 inst6|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    30.269               0.000 PPU:inst9|clk_out 
Info (332146): Worst-case hold slack is -0.035
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.035              -0.062 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.435               0.000 CLKDIV:inst4|CLK_OUT~reg0 
    Info (332119):     0.456               0.000 PPU:inst9|VGA_CLK 
    Info (332119):     0.486               0.000 PPU:inst9|clk_out 
    Info (332119):     0.509               0.000 inst6|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 35.389
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    35.389               0.000 CLKDIV:inst4|CLK_OUT~reg0 
Info (332146): Worst-case removal slack is 3.926
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.926               0.000 CLKDIV:inst4|CLK_OUT~reg0 
Info (332146): Worst-case minimum pulse width slack is 3.518
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.518               0.000 inst6|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.618               0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    10.264               0.000 CLOCK 
    Info (332119):    19.598               0.000 PPU:inst9|VGA_CLK 
    Info (332119):    19.630               0.000 PPU:inst9|clk_out 
    Info (332119):    19.654               0.000 CLKDIV:inst4|CLK_OUT~reg0 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 9
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 44.039 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From MemoryController:inst8|DMA_WRITE (Rise) to CLKDIV:inst4|CLK_OUT~reg0 (Fall) (setup and hold)
    Critical Warning (332169): From MemoryController:inst8|DMA_WRITE (Fall) to CLKDIV:inst4|CLK_OUT~reg0 (Fall) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -22.892
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -22.892            -421.214 PPU:inst9|VGA_CLK 
    Info (332119):   -10.780           -1466.484 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -5.067             -37.983 CLKDIV:inst4|CLK_OUT~reg0 
    Info (332119):    -4.013            -115.511 inst6|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    30.729               0.000 PPU:inst9|clk_out 
Info (332146): Worst-case hold slack is -0.171
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.171              -0.327 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.385               0.000 CLKDIV:inst4|CLK_OUT~reg0 
    Info (332119):     0.403               0.000 PPU:inst9|VGA_CLK 
    Info (332119):     0.451               0.000 PPU:inst9|clk_out 
    Info (332119):     0.478               0.000 inst6|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 35.636
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    35.636               0.000 CLKDIV:inst4|CLK_OUT~reg0 
Info (332146): Worst-case removal slack is 3.558
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.558               0.000 CLKDIV:inst4|CLK_OUT~reg0 
Info (332146): Worst-case minimum pulse width slack is 3.518
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.518               0.000 inst6|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.603               0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    10.264               0.000 CLOCK 
    Info (332119):    19.497               0.000 PPU:inst9|VGA_CLK 
    Info (332119):    19.584               0.000 PPU:inst9|clk_out 
    Info (332119):    19.590               0.000 CLKDIV:inst4|CLK_OUT~reg0 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 9
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 44.985 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From MemoryController:inst8|DMA_WRITE (Rise) to CLKDIV:inst4|CLK_OUT~reg0 (Fall) (setup and hold)
    Critical Warning (332169): From MemoryController:inst8|DMA_WRITE (Fall) to CLKDIV:inst4|CLK_OUT~reg0 (Fall) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -10.267
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.267            -189.216 PPU:inst9|VGA_CLK 
    Info (332119):    -5.517            -784.451 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.207             -64.219 inst6|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -1.923             -14.447 CLKDIV:inst4|CLK_OUT~reg0 
    Info (332119):    35.726               0.000 PPU:inst9|clk_out 
Info (332146): Worst-case hold slack is 0.089
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.089               0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.179               0.000 CLKDIV:inst4|CLK_OUT~reg0 
    Info (332119):     0.187               0.000 PPU:inst9|VGA_CLK 
    Info (332119):     0.195               0.000 PPU:inst9|clk_out 
    Info (332119):     0.199               0.000 inst6|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 37.812
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    37.812               0.000 CLKDIV:inst4|CLK_OUT~reg0 
Info (332146): Worst-case removal slack is 1.679
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.679               0.000 CLKDIV:inst4|CLK_OUT~reg0 
Info (332146): Worst-case minimum pulse width slack is 3.761
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.761               0.000 inst6|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.720               0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.832               0.000 CLOCK 
    Info (332119):    19.671               0.000 PPU:inst9|VGA_CLK 
    Info (332119):    19.684               0.000 CLKDIV:inst4|CLK_OUT~reg0 
    Info (332119):    19.741               0.000 PPU:inst9|clk_out 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 9
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 52.924 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 4973 megabytes
    Info: Processing ended: Sat Mar 30 18:12:49 2024
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:09


