Running file my.elf.
ELF Entry @ 0x80000000
begin_signature: 0x80002210
end_signature: 0x800022a0
CSR mstatus <- 0x00000000 (input: 0x00000000)
mem[X,0x00001000] -> 0x0297
mem[X,0x00001002] -> 0x0000
[0] [M]: 0x00001000 (0x00000297) auipc t0, 0
x5 <- 0x00001000

mem[X,0x00001004] -> 0x8593
mem[X,0x00001006] -> 0x0202
[1] [M]: 0x00001004 (0x02028593) addi a1, t0, 32
x11 <- 0x00001020

mem[X,0x00001008] -> 0x2573
mem[X,0x0000100A] -> 0xF140
[2] [M]: 0x00001008 (0xF1402573) csrrs a0, mhartid, zero
CSR mhartid -> 0x00000000
x10 <- 0x00000000

mem[X,0x0000100C] -> 0xA283
mem[X,0x0000100E] -> 0x0182
[3] [M]: 0x0000100C (0x0182A283) lw t0, 24(t0)
mem[R,0x00001018] -> 0x80000000
x5 <- 0x80000000

mem[X,0x00001010] -> 0x8067
mem[X,0x00001012] -> 0x0002
[4] [M]: 0x00001010 (0x00028067) jalr zero, t0, 0

mem[X,0x80000000] -> 0x00EF
mem[X,0x80000002] -> 0x0940
[5] [M]: 0x80000000 (0x094000EF) jal ra, 148
x1 <- 0x80000004

mem[X,0x80000094] -> 0x2317
mem[X,0x80000096] -> 0x0000
[6] [M]: 0x80000094 (0x00002317) auipc t1, 2
x6 <- 0x80002094

mem[X,0x80000098] -> 0x0313
mem[X,0x8000009A] -> 0xF6C3
[7] [M]: 0x80000098 (0xF6C30313) addi t1, t1, 3948
x6 <- 0x80002000

mem[X,0x8000009C] -> 0x1373
mem[X,0x8000009E] -> 0x3403
[8] [M]: 0x8000009C (0x34031373) csrrw t1, mscratch, t1
CSR mscratch -> 0x00000000
CSR mscratch <- 0x80002000 (input: 0x80002000)
x6 <- 0x00000000

mem[X,0x800000A0] -> 0x2397
mem[X,0x800000A2] -> 0x0000
[9] [M]: 0x800000A0 (0x00002397) auipc t2, 2
x7 <- 0x800020A0

mem[X,0x800000A4] -> 0x8393
mem[X,0x800000A6] -> 0xFC43
[10] [M]: 0x800000A4 (0xFC438393) addi t2, t2, 4036
x7 <- 0x80002064

mem[X,0x800000A8] -> 0xA023
mem[X,0x800000AA] -> 0x0063
[11] [M]: 0x800000A8 (0x0063A023) sw t1, 0(t2)
mem[0x80002064] <- 0x00000000

mem[X,0x800000AC] -> 0x2373
mem[X,0x800000AE] -> 0x3400
[12] [M]: 0x800000AC (0x34002373) csrrs t1, mscratch, zero
CSR mscratch -> 0x80002000
x6 <- 0x80002000

mem[X,0x800000B0] -> 0x2397
mem[X,0x800000B2] -> 0x0000
[13] [M]: 0x800000B0 (0x00002397) auipc t2, 2
x7 <- 0x800020B0

mem[X,0x800000B4] -> 0x8393
mem[X,0x800000B6] -> 0x1703
[14] [M]: 0x800000B4 (0x17038393) addi t2, t2, 368
x7 <- 0x80002220

mem[X,0x800000B8] -> 0x2023
mem[X,0x800000BA] -> 0x0073
[15] [M]: 0x800000B8 (0x00732023) sw t2, 0(t1)
mem[0x80002000] <- 0x80002220

mem[X,0x800000BC] -> 0x0317
mem[X,0x800000BE] -> 0x0000
[16] [M]: 0x800000BC (0x00000317) auipc t1, 0
x6 <- 0x800000BC

mem[X,0x800000C0] -> 0x0313
mem[X,0x800000C2] -> 0x0803
[17] [M]: 0x800000C0 (0x08030313) addi t1, t1, 128
x6 <- 0x8000013C

mem[X,0x800000C4] -> 0x2E97
mem[X,0x800000C6] -> 0x0000
[18] [M]: 0x800000C4 (0x00002E97) auipc t4, 2
x29 <- 0x800020C4

mem[X,0x800000C8] -> 0x8E93
mem[X,0x800000CA] -> 0xF98E
[19] [M]: 0x800000C8 (0xF98E8E93) addi t4, t4, 3992
x29 <- 0x8000205C

mem[X,0x800000CC] -> 0x13F3
mem[X,0x800000CE] -> 0x3053
[20] [M]: 0x800000CC (0x305313F3) csrrw t2, mtvec, t1
CSR mtvec -> 0x00000000
CSR mtvec <- 0x8000013C (input: 0x8000013C)
x7 <- 0x00000000

mem[X,0x800000D0] -> 0xA023
mem[X,0x800000D2] -> 0x007E
[21] [M]: 0x800000D0 (0x007EA023) sw t2, 0(t4)
mem[0x8000205C] <- 0x00000000

mem[X,0x800000D4] -> 0x2E73
mem[X,0x800000D6] -> 0x3050
[22] [M]: 0x800000D4 (0x30502E73) csrrs t3, mtvec, zero
CSR mtvec -> 0x8000013C
x28 <- 0x8000013C

mem[X,0x800000D8] -> 0x06E3
mem[X,0x800000DA] -> 0xF26E
[23] [M]: 0x800000D8 (0xF26E06E3) beq t3, t1, 7980

mem[X,0x80000004] -> 0x2F17
mem[X,0x80000006] -> 0x0000
[24] [M]: 0x80000004 (0x00002F17) auipc t5, 2
x30 <- 0x80002004

mem[X,0x80000008] -> 0x0F13
mem[X,0x8000000A] -> 0x20CF
[25] [M]: 0x80000008 (0x20CF0F13) addi t5, t5, 524
x30 <- 0x80002210

mem[X,0x8000000C] -> 0x2317
mem[X,0x8000000E] -> 0x0000
[26] [M]: 0x8000000C (0x00002317) auipc t1, 2
x6 <- 0x8000200C

mem[X,0x80000010] -> 0x0313
mem[X,0x80000012] -> 0x0643
[27] [M]: 0x80000010 (0x06430313) addi t1, t1, 100
x6 <- 0x80002070

mem[X,0x80000014] -> 0x2EF3
mem[X,0x80000016] -> 0x3010
[28] [M]: 0x80000014 (0x30102EF3) csrrs t4, misa, zero
CSR misa -> 0x40141125
x29 <- 0x40141125

mem[X,0x80000018] -> 0x2423
mem[X,0x8000001A] -> 0x01D3
[29] [M]: 0x80000018 (0x01D32423) sw t4, 8(t1)
mem[0x80002078] <- 0x40141125

mem[X,0x8000001C] -> 0x2283
mem[X,0x8000001E] -> 0x0003
[30] [M]: 0x8000001C (0x00032283) lw t0, 0(t1)
mem[R,0x80002070] -> 0x00000001
x5 <- 0x00000001

mem[X,0x80000020] -> 0x2303
mem[X,0x80000022] -> 0x0043
[31] [M]: 0x80000020 (0x00432303) lw t1, 4(t1)
mem[R,0x80002074] -> 0xFFFFFFFE
x6 <- 0xFFFFFFFE

mem[X,0x80000024] -> 0x2023
mem[X,0x80000026] -> 0x01DF
[32] [M]: 0x80000024 (0x01DF2023) sw t4, 0(t5)
mem[0x80002210] <- 0x40141125

mem[X,0x80000028] -> 0x0913
mem[X,0x8000002A] -> 0x0000
[33] [M]: 0x80000028 (0x00000913) addi s2, zero, 0
x18 <- 0x00000000

mem[X,0x8000002C] -> 0x0893
mem[X,0x8000002E] -> 0x0000
[34] [M]: 0x8000002C (0x00000893) addi a7, zero, 0
x17 <- 0x00000000

mem[X,0x80000030] -> 0x08B3
mem[X,0x80000032] -> 0x0319
[35] [M]: 0x80000030 (0x031908B3) mul a7, s2, a7
x17 <- 0x00000000

mem[X,0x80000034] -> 0x2223
mem[X,0x80000036] -> 0x0113
[36] [M]: 0x80000034 (0x01132223) sw a7, 4(t1)
trapping from M to M to handle misaliged-store/amo
handling exc#0x06 at priv M with tval 0x00000002
CSR mstatus <- 0x00001800

mem[X,0x8000013C] -> 0x006F
mem[X,0x8000013E] -> 0x0800
[37] [M]: 0x8000013C (0x0800006F) jal zero, 128

mem[X,0x800001BC] -> 0x1173
mem[X,0x800001BE] -> 0x3401
[38] [M]: 0x800001BC (0x34011173) csrrw sp, mscratch, sp
CSR mscratch -> 0x80002000
CSR mscratch <- 0x00000000 (input: 0x00000000)
x2 <- 0x80002000

mem[X,0x800001C0] -> 0x2C23
mem[X,0x800001C2] -> 0x01F1
[39] [M]: 0x800001C0 (0x01F12C23) sw t6, 24(sp)
mem[0x80002018] <- 0x00000000

mem[X,0x800001C4] -> 0x0F97
mem[X,0x800001C6] -> 0x0000
[40] [M]: 0x800001C4 (0x00000F97) auipc t6, 0
x31 <- 0x800001C4

mem[X,0x800001C8] -> 0xAF83
mem[X,0x800001CA] -> 0x010F
[41] [M]: 0x800001C8 (0x010FAF83) lw t6, 16(t6)
mem[R,0x800001D4] -> 0x800003BC
x31 <- 0x800003BC

mem[X,0x800001CC] -> 0x8FE7
mem[X,0x800001CE] -> 0x000F
[42] [M]: 0x800001CC (0x000F8FE7) jalr t6, t6, 0
x31 <- 0x800001D0

mem[X,0x800003BC] -> 0x2A23
mem[X,0x800003BE] -> 0x01E1
[43] [M]: 0x800003BC (0x01E12A23) sw t5, 20(sp)
mem[0x80002014] <- 0x80002210

mem[X,0x800003C0] -> 0x2823
mem[X,0x800003C2] -> 0x01D1
[44] [M]: 0x800003C0 (0x01D12823) sw t4, 16(sp)
mem[0x80002010] <- 0x40141125

mem[X,0x800003C4] -> 0x2623
mem[X,0x800003C6] -> 0x01C1
[45] [M]: 0x800003C4 (0x01C12623) sw t3, 12(sp)
mem[0x8000200C] <- 0x8000013C

mem[X,0x800003C8] -> 0x2423
mem[X,0x800003CA] -> 0x0071
[46] [M]: 0x800003C8 (0x00712423) sw t2, 8(sp)
mem[0x80002008] <- 0x00000000

mem[X,0x800003CC] -> 0x2223
mem[X,0x800003CE] -> 0x0061
[47] [M]: 0x800003CC (0x00612223) sw t1, 4(sp)
mem[0x80002004] <- 0xFFFFFFFE

mem[X,0x800003D0] -> 0x2303
mem[X,0x800003D2] -> 0x0001
[48] [M]: 0x800003D0 (0x00012303) lw t1, 0(sp)
mem[R,0x80002000] -> 0x80002220
x6 <- 0x80002220

mem[X,0x800003D4] -> 0x0E17
mem[X,0x800003D6] -> 0x0000
[49] [M]: 0x800003D4 (0x00000E17) auipc t3, 0
x28 <- 0x800003D4

mem[X,0x800003D8] -> 0x0E13
mem[X,0x800003DA] -> 0xD68E
[50] [M]: 0x800003D8 (0xD68E0E13) addi t3, t3, 3432
x28 <- 0x8000013C

mem[X,0x800003DC] -> 0x83B3
mem[X,0x800003DE] -> 0x41CF
[51] [M]: 0x800003DC (0x41CF83B3) sub t2, t6, t3
x7 <- 0x00000094

mem[X,0x800003E0] -> 0x8393
mem[X,0x800003E2] -> 0x0033
[52] [M]: 0x800003E0 (0x00338393) addi t2, t2, 3
x7 <- 0x00000097

mem[X,0x800003E4] -> 0x2023
mem[X,0x800003E6] -> 0x0073
[53] [M]: 0x800003E4 (0x00732023) sw t2, 0(t1)
mem[0x80002220] <- 0x00000097

mem[X,0x800003E8] -> 0x23F3
mem[X,0x800003EA] -> 0x3420
[54] [M]: 0x800003E8 (0x342023F3) csrrs t2, mcause, zero
CSR mcause -> 0x00000006
x7 <- 0x00000006

mem[X,0x800003EC] -> 0x2223
mem[X,0x800003EE] -> 0x0073
[55] [M]: 0x800003EC (0x00732223) sw t2, 4(t1)
mem[0x80002224] <- 0x00000006

mem[X,0x800003F0] -> 0xC663
mem[X,0x800003F2] -> 0x0603
[56] [M]: 0x800003F0 (0x0603C663) blt t2, zero, 108

mem[X,0x800003F4] -> 0x23F3
mem[X,0x800003F6] -> 0x3410
[57] [M]: 0x800003F4 (0x341023F3) csrrs t2, mepc, zero
CSR mepc -> 0x80000034
x7 <- 0x80000034

mem[X,0x800003F8] -> 0x0E17
mem[X,0x800003FA] -> 0x0000
[58] [M]: 0x800003F8 (0x00000E17) auipc t3, 0
x28 <- 0x800003F8

mem[X,0x800003FC] -> 0x0E13
mem[X,0x800003FE] -> 0xC0CE
[59] [M]: 0x800003FC (0xC0CE0E13) addi t3, t3, 3084
x28 <- 0x80000004

mem[X,0x80000400] -> 0x8EB3
mem[X,0x80000402] -> 0x41C3
[60] [M]: 0x80000400 (0x41C38EB3) sub t4, t2, t3
x29 <- 0x00000030

mem[X,0x80000404] -> 0x2423
mem[X,0x80000406] -> 0x01D3
[61] [M]: 0x80000404 (0x01D32423) sw t4, 8(t1)
mem[0x80002228] <- 0x00000030

mem[X,0x80000408] -> 0x8E93
mem[X,0x8000040A] -> 0x0003
[62] [M]: 0x80000408 (0x00038E93) addi t4, t2, 0
x29 <- 0x80000034

mem[X,0x8000040C] -> 0x8E93
mem[X,0x8000040E] -> 0x002E
[63] [M]: 0x8000040C (0x002E8E93) addi t4, t4, 2
x29 <- 0x80000036

mem[X,0x80000410] -> 0x8383
mem[X,0x80000412] -> 0x0003
[64] [M]: 0x80000410 (0x00038383) lb t2, 0(t2)
mem[R,0x80000034] -> 0x23
x7 <- 0x00000023

mem[X,0x80000414] -> 0xF393
mem[X,0x80000416] -> 0x0033
[65] [M]: 0x80000414 (0x0033F393) andi t2, t2, 3
x7 <- 0x00000003

mem[X,0x80000418] -> 0x0E13
mem[X,0x8000041A] -> 0x0030
[66] [M]: 0x80000418 (0x00300E13) addi t3, zero, 3
x28 <- 0x00000003

mem[X,0x8000041C] -> 0xE463
mem[X,0x8000041E] -> 0x01C3
[67] [M]: 0x8000041C (0x01C3E463) bltu t2, t3, 8

mem[X,0x80000420] -> 0x8E93
mem[X,0x80000422] -> 0x002E
[68] [M]: 0x80000420 (0x002E8E93) addi t4, t4, 2
x29 <- 0x80000038

mem[X,0x80000424] -> 0x9073
mem[X,0x80000426] -> 0x341E
[69] [M]: 0x80000424 (0x341E9073) csrrw zero, mepc, t4
CSR mepc -> 0x80000034
CSR mepc <- 0x80000038 (input: 0x80000038)

mem[X,0x80000428] -> 0x23F3
mem[X,0x8000042A] -> 0x3430
[70] [M]: 0x80000428 (0x343023F3) csrrs t2, mtval, zero
CSR mtval -> 0x00000002
x7 <- 0x00000002

mem[X,0x8000042C] -> 0x83B3
mem[X,0x8000042E] -> 0x41C3
[71] [M]: 0x8000042C (0x41C383B3) sub t2, t2, t3
x7 <- 0xFFFFFFFF

mem[X,0x80000430] -> 0x2623
mem[X,0x80000432] -> 0x0073
[72] [M]: 0x80000430 (0x00732623) sw t2, 12(t1)
mem[0x8000222C] <- 0xFFFFFFFF

mem[X,0x80000434] -> 0x0313
mem[X,0x80000436] -> 0x0103
[73] [M]: 0x80000434 (0x01030313) addi t1, t1, 16
x6 <- 0x80002230

mem[X,0x80000438] -> 0x2023
mem[X,0x8000043A] -> 0x0061
[74] [M]: 0x80000438 (0x00612023) sw t1, 0(sp)
mem[0x80002000] <- 0x80002230

mem[X,0x8000043C] -> 0x2303
mem[X,0x8000043E] -> 0x0041
[75] [M]: 0x8000043C (0x00412303) lw t1, 4(sp)
mem[R,0x80002004] -> 0xFFFFFFFE
x6 <- 0xFFFFFFFE

mem[X,0x80000440] -> 0x2383
mem[X,0x80000442] -> 0x0081
[76] [M]: 0x80000440 (0x00812383) lw t2, 8(sp)
mem[R,0x80002008] -> 0x00000000
x7 <- 0x00000000

mem[X,0x80000444] -> 0x2E03
mem[X,0x80000446] -> 0x00C1
[77] [M]: 0x80000444 (0x00C12E03) lw t3, 12(sp)
mem[R,0x8000200C] -> 0x8000013C
x28 <- 0x8000013C

mem[X,0x80000448] -> 0x2E83
mem[X,0x8000044A] -> 0x0101
[78] [M]: 0x80000448 (0x01012E83) lw t4, 16(sp)
mem[R,0x80002010] -> 0x40141125
x29 <- 0x40141125

mem[X,0x8000044C] -> 0x2F03
mem[X,0x8000044E] -> 0x0141
[79] [M]: 0x8000044C (0x01412F03) lw t5, 20(sp)
mem[R,0x80002014] -> 0x80002210
x30 <- 0x80002210

mem[X,0x80000450] -> 0x2F83
mem[X,0x80000452] -> 0x0181
[80] [M]: 0x80000450 (0x01812F83) lw t6, 24(sp)
mem[R,0x80002018] -> 0x00000000
x31 <- 0x00000000

mem[X,0x80000454] -> 0x1173
mem[X,0x80000456] -> 0x3401
[81] [M]: 0x80000454 (0x34011173) csrrw sp, mscratch, sp
CSR mscratch -> 0x00000000
CSR mscratch <- 0x80002000 (input: 0x80002000)
x2 <- 0x00000000

mem[X,0x80000458] -> 0x0073
mem[X,0x8000045A] -> 0x3020
[82] [M]: 0x80000458 (0x30200073) mret
CSR mstatus <- 0x00000080
ret-ing from M to M

mem[X,0x80000038] -> 0xFEB3
mem[X,0x8000003A] -> 0x006E
[83] [M]: 0x80000038 (0x006EFEB3) and t4, t4, t1
x29 <- 0x40141124

mem[X,0x8000003C] -> 0x9073
mem[X,0x8000003E] -> 0x301E
[84] [M]: 0x8000003C (0x301E9073) csrrw zero, misa, t4
CSR misa -> 0x40141125
CSR misa <- 0x40141125 (input: 0x40141124)

mem[X,0x80000040] -> 0x2673
mem[X,0x80000042] -> 0x3010
[85] [M]: 0x80000040 (0x30102673) csrrs a2, misa, zero
CSR misa -> 0x40141125
x12 <- 0x40141125

mem[X,0x80000044] -> 0x0913
mem[X,0x80000046] -> 0x0000
[86] [M]: 0x80000044 (0x00000913) addi s2, zero, 0
x18 <- 0x00000000

mem[X,0x80000048] -> 0x0893
mem[X,0x8000004A] -> 0x0000
[87] [M]: 0x80000048 (0x00000893) addi a7, zero, 0
x17 <- 0x00000000

mem[X,0x8000004C] -> 0x08B3
mem[X,0x8000004E] -> 0x0319
[88] [M]: 0x8000004C (0x031908B3) mul a7, s2, a7
x17 <- 0x00000000

mem[X,0x80000050] -> 0x2423
mem[X,0x80000052] -> 0x0113
[89] [M]: 0x80000050 (0x01132423) sw a7, 8(t1)
trapping from M to M to handle misaliged-store/amo
handling exc#0x06 at priv M with tval 0x00000006
CSR mstatus <- 0x00001800

mem[X,0x8000013C] -> 0x006F
mem[X,0x8000013E] -> 0x0800
[90] [M]: 0x8000013C (0x0800006F) jal zero, 128

mem[X,0x800001BC] -> 0x1173
mem[X,0x800001BE] -> 0x3401
[91] [M]: 0x800001BC (0x34011173) csrrw sp, mscratch, sp
CSR mscratch -> 0x80002000
CSR mscratch <- 0x00000000 (input: 0x00000000)
x2 <- 0x80002000

mem[X,0x800001C0] -> 0x2C23
mem[X,0x800001C2] -> 0x01F1
[92] [M]: 0x800001C0 (0x01F12C23) sw t6, 24(sp)
mem[0x80002018] <- 0x00000000

mem[X,0x800001C4] -> 0x0F97
mem[X,0x800001C6] -> 0x0000
[93] [M]: 0x800001C4 (0x00000F97) auipc t6, 0
x31 <- 0x800001C4

mem[X,0x800001C8] -> 0xAF83
mem[X,0x800001CA] -> 0x010F
[94] [M]: 0x800001C8 (0x010FAF83) lw t6, 16(t6)
mem[R,0x800001D4] -> 0x800003BC
x31 <- 0x800003BC

mem[X,0x800001CC] -> 0x8FE7
mem[X,0x800001CE] -> 0x000F
[95] [M]: 0x800001CC (0x000F8FE7) jalr t6, t6, 0
x31 <- 0x800001D0

mem[X,0x800003BC] -> 0x2A23
mem[X,0x800003BE] -> 0x01E1
[96] [M]: 0x800003BC (0x01E12A23) sw t5, 20(sp)
mem[0x80002014] <- 0x80002210

mem[X,0x800003C0] -> 0x2823
mem[X,0x800003C2] -> 0x01D1
[97] [M]: 0x800003C0 (0x01D12823) sw t4, 16(sp)
mem[0x80002010] <- 0x40141124

mem[X,0x800003C4] -> 0x2623
mem[X,0x800003C6] -> 0x01C1
[98] [M]: 0x800003C4 (0x01C12623) sw t3, 12(sp)
mem[0x8000200C] <- 0x8000013C

mem[X,0x800003C8] -> 0x2423
mem[X,0x800003CA] -> 0x0071
[99] [M]: 0x800003C8 (0x00712423) sw t2, 8(sp)
mem[0x80002008] <- 0x00000000

clint::tick mtime <- 0x0000000000000001
 clint timer pending at mtime 0x0000000000000001
htif::tick 0x0000000000000000
mem[X,0x800003CC] -> 0x2223
mem[X,0x800003CE] -> 0x0061
[100] [M]: 0x800003CC (0x00612223) sw t1, 4(sp)
mem[0x80002004] <- 0xFFFFFFFE

mem[X,0x800003D0] -> 0x2303
mem[X,0x800003D2] -> 0x0001
[101] [M]: 0x800003D0 (0x00012303) lw t1, 0(sp)
mem[R,0x80002000] -> 0x80002230
x6 <- 0x80002230

mem[X,0x800003D4] -> 0x0E17
mem[X,0x800003D6] -> 0x0000
[102] [M]: 0x800003D4 (0x00000E17) auipc t3, 0
x28 <- 0x800003D4

mem[X,0x800003D8] -> 0x0E13
mem[X,0x800003DA] -> 0xD68E
[103] [M]: 0x800003D8 (0xD68E0E13) addi t3, t3, 3432
x28 <- 0x8000013C

mem[X,0x800003DC] -> 0x83B3
mem[X,0x800003DE] -> 0x41CF
[104] [M]: 0x800003DC (0x41CF83B3) sub t2, t6, t3
x7 <- 0x00000094

mem[X,0x800003E0] -> 0x8393
mem[X,0x800003E2] -> 0x0033
[105] [M]: 0x800003E0 (0x00338393) addi t2, t2, 3
x7 <- 0x00000097

mem[X,0x800003E4] -> 0x2023
mem[X,0x800003E6] -> 0x0073
[106] [M]: 0x800003E4 (0x00732023) sw t2, 0(t1)
mem[0x80002230] <- 0x00000097

mem[X,0x800003E8] -> 0x23F3
mem[X,0x800003EA] -> 0x3420
[107] [M]: 0x800003E8 (0x342023F3) csrrs t2, mcause, zero
CSR mcause -> 0x00000006
x7 <- 0x00000006

mem[X,0x800003EC] -> 0x2223
mem[X,0x800003EE] -> 0x0073
[108] [M]: 0x800003EC (0x00732223) sw t2, 4(t1)
mem[0x80002234] <- 0x00000006

mem[X,0x800003F0] -> 0xC663
mem[X,0x800003F2] -> 0x0603
[109] [M]: 0x800003F0 (0x0603C663) blt t2, zero, 108

mem[X,0x800003F4] -> 0x23F3
mem[X,0x800003F6] -> 0x3410
[110] [M]: 0x800003F4 (0x341023F3) csrrs t2, mepc, zero
CSR mepc -> 0x80000050
x7 <- 0x80000050

mem[X,0x800003F8] -> 0x0E17
mem[X,0x800003FA] -> 0x0000
[111] [M]: 0x800003F8 (0x00000E17) auipc t3, 0
x28 <- 0x800003F8

mem[X,0x800003FC] -> 0x0E13
mem[X,0x800003FE] -> 0xC0CE
[112] [M]: 0x800003FC (0xC0CE0E13) addi t3, t3, 3084
x28 <- 0x80000004

mem[X,0x80000400] -> 0x8EB3
mem[X,0x80000402] -> 0x41C3
[113] [M]: 0x80000400 (0x41C38EB3) sub t4, t2, t3
x29 <- 0x0000004C

mem[X,0x80000404] -> 0x2423
mem[X,0x80000406] -> 0x01D3
[114] [M]: 0x80000404 (0x01D32423) sw t4, 8(t1)
mem[0x80002238] <- 0x0000004C

mem[X,0x80000408] -> 0x8E93
mem[X,0x8000040A] -> 0x0003
[115] [M]: 0x80000408 (0x00038E93) addi t4, t2, 0
x29 <- 0x80000050

mem[X,0x8000040C] -> 0x8E93
mem[X,0x8000040E] -> 0x002E
[116] [M]: 0x8000040C (0x002E8E93) addi t4, t4, 2
x29 <- 0x80000052

mem[X,0x80000410] -> 0x8383
mem[X,0x80000412] -> 0x0003
[117] [M]: 0x80000410 (0x00038383) lb t2, 0(t2)
mem[R,0x80000050] -> 0x23
x7 <- 0x00000023

mem[X,0x80000414] -> 0xF393
mem[X,0x80000416] -> 0x0033
[118] [M]: 0x80000414 (0x0033F393) andi t2, t2, 3
x7 <- 0x00000003

mem[X,0x80000418] -> 0x0E13
mem[X,0x8000041A] -> 0x0030
[119] [M]: 0x80000418 (0x00300E13) addi t3, zero, 3
x28 <- 0x00000003

mem[X,0x8000041C] -> 0xE463
mem[X,0x8000041E] -> 0x01C3
[120] [M]: 0x8000041C (0x01C3E463) bltu t2, t3, 8

mem[X,0x80000420] -> 0x8E93
mem[X,0x80000422] -> 0x002E
[121] [M]: 0x80000420 (0x002E8E93) addi t4, t4, 2
x29 <- 0x80000054

mem[X,0x80000424] -> 0x9073
mem[X,0x80000426] -> 0x341E
[122] [M]: 0x80000424 (0x341E9073) csrrw zero, mepc, t4
CSR mepc -> 0x80000050
CSR mepc <- 0x80000054 (input: 0x80000054)

mem[X,0x80000428] -> 0x23F3
mem[X,0x8000042A] -> 0x3430
[123] [M]: 0x80000428 (0x343023F3) csrrs t2, mtval, zero
CSR mtval -> 0x00000006
x7 <- 0x00000006

mem[X,0x8000042C] -> 0x83B3
mem[X,0x8000042E] -> 0x41C3
[124] [M]: 0x8000042C (0x41C383B3) sub t2, t2, t3
x7 <- 0x00000003

mem[X,0x80000430] -> 0x2623
mem[X,0x80000432] -> 0x0073
[125] [M]: 0x80000430 (0x00732623) sw t2, 12(t1)
mem[0x8000223C] <- 0x00000003

mem[X,0x80000434] -> 0x0313
mem[X,0x80000436] -> 0x0103
[126] [M]: 0x80000434 (0x01030313) addi t1, t1, 16
x6 <- 0x80002240

mem[X,0x80000438] -> 0x2023
mem[X,0x8000043A] -> 0x0061
[127] [M]: 0x80000438 (0x00612023) sw t1, 0(sp)
mem[0x80002000] <- 0x80002240

mem[X,0x8000043C] -> 0x2303
mem[X,0x8000043E] -> 0x0041
[128] [M]: 0x8000043C (0x00412303) lw t1, 4(sp)
mem[R,0x80002004] -> 0xFFFFFFFE
x6 <- 0xFFFFFFFE

mem[X,0x80000440] -> 0x2383
mem[X,0x80000442] -> 0x0081
[129] [M]: 0x80000440 (0x00812383) lw t2, 8(sp)
mem[R,0x80002008] -> 0x00000000
x7 <- 0x00000000

mem[X,0x80000444] -> 0x2E03
mem[X,0x80000446] -> 0x00C1
[130] [M]: 0x80000444 (0x00C12E03) lw t3, 12(sp)
mem[R,0x8000200C] -> 0x8000013C
x28 <- 0x8000013C

mem[X,0x80000448] -> 0x2E83
mem[X,0x8000044A] -> 0x0101
[131] [M]: 0x80000448 (0x01012E83) lw t4, 16(sp)
mem[R,0x80002010] -> 0x40141124
x29 <- 0x40141124

mem[X,0x8000044C] -> 0x2F03
mem[X,0x8000044E] -> 0x0141
[132] [M]: 0x8000044C (0x01412F03) lw t5, 20(sp)
mem[R,0x80002014] -> 0x80002210
x30 <- 0x80002210

mem[X,0x80000450] -> 0x2F83
mem[X,0x80000452] -> 0x0181
[133] [M]: 0x80000450 (0x01812F83) lw t6, 24(sp)
mem[R,0x80002018] -> 0x00000000
x31 <- 0x00000000

mem[X,0x80000454] -> 0x1173
mem[X,0x80000456] -> 0x3401
[134] [M]: 0x80000454 (0x34011173) csrrw sp, mscratch, sp
CSR mscratch -> 0x00000000
CSR mscratch <- 0x80002000 (input: 0x80002000)
x2 <- 0x00000000

mem[X,0x80000458] -> 0x0073
mem[X,0x8000045A] -> 0x3020
[135] [M]: 0x80000458 (0x30200073) mret
CSR mstatus <- 0x00000080
ret-ing from M to M

mem[X,0x80000054] -> 0xFEB3
mem[X,0x80000056] -> 0x006E
[136] [M]: 0x80000054 (0x006EFEB3) and t4, t4, t1
x29 <- 0x40141124

mem[X,0x80000058] -> 0x9073
mem[X,0x8000005A] -> 0x301E
[137] [M]: 0x80000058 (0x301E9073) csrrw zero, misa, t4
CSR misa -> 0x40141125
CSR misa <- 0x40141125 (input: 0x40141124)

mem[X,0x8000005C] -> 0x2673
mem[X,0x8000005E] -> 0x3010
[138] [M]: 0x8000005C (0x30102673) csrrs a2, misa, zero
CSR misa -> 0x40141125
x12 <- 0x40141125

mem[X,0x80000060] -> 0x6073
mem[X,0x80000062] -> 0x3004
[139] [M]: 0x80000060 (0x30046073) csrrsi zero, mstatus, 8
CSR mstatus -> 0x00000080
CSR mstatus <- 0x00000088 (input: 0x00000088)

mem[X,0x80000064] -> 0x6073
mem[X,0x80000066] -> 0x3044
[140] [M]: 0x80000064 (0x30446073) csrrsi zero, mie, 8
CSR mie -> 0x00000000
CSR mie <- 0x00000008 (input: 0x00000008)

mem[X,0x80000068] -> 0x0313
mem[X,0x8000006A] -> 0x0010
[141] [M]: 0x80000068 (0x00100313) addi t1, zero, 1
x6 <- 0x00000001

mem[X,0x8000006C] -> 0x03B7
mem[X,0x8000006E] -> 0x0200
[142] [M]: 0x8000006C (0x020003B7) lui t2, 8192
x7 <- 0x02000000

mem[X,0x80000070] -> 0xA023
mem[X,0x80000072] -> 0x0063
[143] [M]: 0x80000070 (0x0063A023) sw t1, 0(t2)
clint[0x00000000] <- 0x00000001 (mip.MSI <- 0b1)
clint::tick mtime <- 0x0000000000000001
 clint timer pending at mtime 0x0000000000000001

Handling interrupt: 0x03
handling int#0x03 at priv M with tval 0x00000000
CSR mstatus <- 0x00001880

mem[X,0x8000013C] -> 0x006F
mem[X,0x8000013E] -> 0x0800
[144] [M]: 0x8000013C (0x0800006F) jal zero, 128

mem[X,0x800001BC] -> 0x1173
mem[X,0x800001BE] -> 0x3401
[145] [M]: 0x800001BC (0x34011173) csrrw sp, mscratch, sp
CSR mscratch -> 0x80002000
CSR mscratch <- 0x00000000 (input: 0x00000000)
x2 <- 0x80002000

mem[X,0x800001C0] -> 0x2C23
mem[X,0x800001C2] -> 0x01F1
[146] [M]: 0x800001C0 (0x01F12C23) sw t6, 24(sp)
mem[0x80002018] <- 0x00000000

mem[X,0x800001C4] -> 0x0F97
mem[X,0x800001C6] -> 0x0000
[147] [M]: 0x800001C4 (0x00000F97) auipc t6, 0
x31 <- 0x800001C4

mem[X,0x800001C8] -> 0xAF83
mem[X,0x800001CA] -> 0x010F
[148] [M]: 0x800001C8 (0x010FAF83) lw t6, 16(t6)
mem[R,0x800001D4] -> 0x800003BC
x31 <- 0x800003BC

mem[X,0x800001CC] -> 0x8FE7
mem[X,0x800001CE] -> 0x000F
[149] [M]: 0x800001CC (0x000F8FE7) jalr t6, t6, 0
x31 <- 0x800001D0

mem[X,0x800003BC] -> 0x2A23
mem[X,0x800003BE] -> 0x01E1
[150] [M]: 0x800003BC (0x01E12A23) sw t5, 20(sp)
mem[0x80002014] <- 0x80002210

mem[X,0x800003C0] -> 0x2823
mem[X,0x800003C2] -> 0x01D1
[151] [M]: 0x800003C0 (0x01D12823) sw t4, 16(sp)
mem[0x80002010] <- 0x40141124

mem[X,0x800003C4] -> 0x2623
mem[X,0x800003C6] -> 0x01C1
[152] [M]: 0x800003C4 (0x01C12623) sw t3, 12(sp)
mem[0x8000200C] <- 0x8000013C

mem[X,0x800003C8] -> 0x2423
mem[X,0x800003CA] -> 0x0071
[153] [M]: 0x800003C8 (0x00712423) sw t2, 8(sp)
mem[0x80002008] <- 0x02000000

mem[X,0x800003CC] -> 0x2223
mem[X,0x800003CE] -> 0x0061
[154] [M]: 0x800003CC (0x00612223) sw t1, 4(sp)
mem[0x80002004] <- 0x00000001

mem[X,0x800003D0] -> 0x2303
mem[X,0x800003D2] -> 0x0001
[155] [M]: 0x800003D0 (0x00012303) lw t1, 0(sp)
mem[R,0x80002000] -> 0x80002240
x6 <- 0x80002240

mem[X,0x800003D4] -> 0x0E17
mem[X,0x800003D6] -> 0x0000
[156] [M]: 0x800003D4 (0x00000E17) auipc t3, 0
x28 <- 0x800003D4

mem[X,0x800003D8] -> 0x0E13
mem[X,0x800003DA] -> 0xD68E
[157] [M]: 0x800003D8 (0xD68E0E13) addi t3, t3, 3432
x28 <- 0x8000013C

mem[X,0x800003DC] -> 0x83B3
mem[X,0x800003DE] -> 0x41CF
[158] [M]: 0x800003DC (0x41CF83B3) sub t2, t6, t3
x7 <- 0x00000094

mem[X,0x800003E0] -> 0x8393
mem[X,0x800003E2] -> 0x0033
[159] [M]: 0x800003E0 (0x00338393) addi t2, t2, 3
x7 <- 0x00000097

mem[X,0x800003E4] -> 0x2023
mem[X,0x800003E6] -> 0x0073
[160] [M]: 0x800003E4 (0x00732023) sw t2, 0(t1)
mem[0x80002240] <- 0x00000097

mem[X,0x800003E8] -> 0x23F3
mem[X,0x800003EA] -> 0x3420
[161] [M]: 0x800003E8 (0x342023F3) csrrs t2, mcause, zero
CSR mcause -> 0x80000003
x7 <- 0x80000003

mem[X,0x800003EC] -> 0x2223
mem[X,0x800003EE] -> 0x0073
[162] [M]: 0x800003EC (0x00732223) sw t2, 4(t1)
mem[0x80002244] <- 0x80000003

mem[X,0x800003F0] -> 0xC663
mem[X,0x800003F2] -> 0x0603
[163] [M]: 0x800003F0 (0x0603C663) blt t2, zero, 108

mem[X,0x8000045C] -> 0x0E13
mem[X,0x8000045E] -> 0x0010
[164] [M]: 0x8000045C (0x00100E13) addi t3, zero, 1
x28 <- 0x00000001

mem[X,0x80000460] -> 0x1E33
mem[X,0x80000462] -> 0x007E
[165] [M]: 0x80000460 (0x007E1E33) sll t3, t3, t2
x28 <- 0x00000008

mem[X,0x80000464] -> 0x3EF3
mem[X,0x80000466] -> 0x344E
[166] [M]: 0x80000464 (0x344E3EF3) csrrc t4, mip, t3
CSR mip -> 0x00000088
CSR mip <- 0x00000088 (input: 0x00000080)
x29 <- 0x00000088

mem[X,0x80000468] -> 0x3EF3
mem[X,0x8000046A] -> 0x304E
[167] [M]: 0x80000468 (0x304E3EF3) csrrc t4, mie, t3
CSR mie -> 0x00000008
CSR mie <- 0x00000000 (input: 0x00000000)
x29 <- 0x00000008

mem[X,0x8000046C] -> 0x2C23
mem[X,0x8000046E] -> 0xFFD3
[168] [M]: 0x8000046C (0xFFD32C23) sw t4, 4088(t1)
mem[0x80002238] <- 0x00000008

mem[X,0x80000470] -> 0x9393
mem[X,0x80000472] -> 0x0033
[169] [M]: 0x80000470 (0x00339393) slli t2, t2, 3
x7 <- 0x00000018

mem[X,0x80000474] -> 0x0E17
mem[X,0x80000476] -> 0x0000
[170] [M]: 0x80000474 (0x00000E17) auipc t3, 0
x28 <- 0x80000474

mem[X,0x80000478] -> 0x0E13
mem[X,0x8000047A] -> 0x024E
[171] [M]: 0x80000478 (0x024E0E13) addi t3, t3, 36
x28 <- 0x80000498

mem[X,0x8000047C] -> 0x0E33
mem[X,0x8000047E] -> 0x007E
[172] [M]: 0x8000047C (0x007E0E33) add t3, t3, t2
x28 <- 0x800004B0

mem[X,0x80000480] -> 0x2E03
mem[X,0x80000482] -> 0x000E
[173] [M]: 0x80000480 (0x000E2E03) lw t3, 0(t3)
mem[R,0x800004B0] -> 0x80000488
x28 <- 0x80000488

mem[X,0x80000484] -> 0x0067
mem[X,0x80000486] -> 0x000E
[174] [M]: 0x80000484 (0x000E0067) jalr zero, t3, 0

mem[X,0x80000488] -> 0xF06F
mem[X,0x8000048A] -> 0xFADF
[175] [M]: 0x80000488 (0xFADFF06F) jal zero, 2097068

mem[X,0x80000434] -> 0x0313
mem[X,0x80000436] -> 0x0103
[176] [M]: 0x80000434 (0x01030313) addi t1, t1, 16
x6 <- 0x80002250

mem[X,0x80000438] -> 0x2023
mem[X,0x8000043A] -> 0x0061
[177] [M]: 0x80000438 (0x00612023) sw t1, 0(sp)
mem[0x80002000] <- 0x80002250

mem[X,0x8000043C] -> 0x2303
mem[X,0x8000043E] -> 0x0041
[178] [M]: 0x8000043C (0x00412303) lw t1, 4(sp)
mem[R,0x80002004] -> 0x00000001
x6 <- 0x00000001

mem[X,0x80000440] -> 0x2383
mem[X,0x80000442] -> 0x0081
[179] [M]: 0x80000440 (0x00812383) lw t2, 8(sp)
mem[R,0x80002008] -> 0x02000000
x7 <- 0x02000000

mem[X,0x80000444] -> 0x2E03
mem[X,0x80000446] -> 0x00C1
[180] [M]: 0x80000444 (0x00C12E03) lw t3, 12(sp)
mem[R,0x8000200C] -> 0x8000013C
x28 <- 0x8000013C

mem[X,0x80000448] -> 0x2E83
mem[X,0x8000044A] -> 0x0101
[181] [M]: 0x80000448 (0x01012E83) lw t4, 16(sp)
mem[R,0x80002010] -> 0x40141124
x29 <- 0x40141124

mem[X,0x8000044C] -> 0x2F03
mem[X,0x8000044E] -> 0x0141
[182] [M]: 0x8000044C (0x01412F03) lw t5, 20(sp)
mem[R,0x80002014] -> 0x80002210
x30 <- 0x80002210

mem[X,0x80000450] -> 0x2F83
mem[X,0x80000452] -> 0x0181
[183] [M]: 0x80000450 (0x01812F83) lw t6, 24(sp)
mem[R,0x80002018] -> 0x00000000
x31 <- 0x00000000

mem[X,0x80000454] -> 0x1173
mem[X,0x80000456] -> 0x3401
[184] [M]: 0x80000454 (0x34011173) csrrw sp, mscratch, sp
CSR mscratch -> 0x00000000
CSR mscratch <- 0x80002000 (input: 0x80002000)
x2 <- 0x00000000

mem[X,0x80000458] -> 0x0073
mem[X,0x8000045A] -> 0x3020
[185] [M]: 0x80000458 (0x30200073) mret
CSR mstatus <- 0x00000088
ret-ing from M to M

mem[X,0x80000074] -> 0xE073
mem[X,0x80000076] -> 0x3050
[186] [M]: 0x80000074 (0x3050E073) csrrsi zero, mtvec, 1
CSR mtvec -> 0x8000013C
CSR mtvec <- 0x8000013D (input: 0x8000013D)

mem[X,0x80000078] -> 0x6073
mem[X,0x8000007A] -> 0x3004
[187] [M]: 0x80000078 (0x30046073) csrrsi zero, mstatus, 8
CSR mstatus -> 0x00000088
CSR mstatus <- 0x00000088 (input: 0x00000088)

mem[X,0x8000007C] -> 0x6073
mem[X,0x8000007E] -> 0x3044
[188] [M]: 0x8000007C (0x30446073) csrrsi zero, mie, 8
CSR mie -> 0x00000000
CSR mie <- 0x00000008 (input: 0x00000008)

Handling interrupt: 0x03
handling int#0x03 at priv M with tval 0x00000000
CSR mstatus <- 0x00001880

mem[X,0x80000148] -> 0x006F
mem[X,0x8000014A] -> 0x0D40
[189] [M]: 0x80000148 (0x0D40006F) jal zero, 212

mem[X,0x8000021C] -> 0x1173
mem[X,0x8000021E] -> 0x3401
[190] [M]: 0x8000021C (0x34011173) csrrw sp, mscratch, sp
CSR mscratch -> 0x80002000
CSR mscratch <- 0x00000000 (input: 0x00000000)
x2 <- 0x80002000

mem[X,0x80000220] -> 0x2C23
mem[X,0x80000222] -> 0x01F1
[191] [M]: 0x80000220 (0x01F12C23) sw t6, 24(sp)
mem[0x80002018] <- 0x00000000

mem[X,0x80000224] -> 0x0F97
mem[X,0x80000226] -> 0x0000
[192] [M]: 0x80000224 (0x00000F97) auipc t6, 0
x31 <- 0x80000224

mem[X,0x80000228] -> 0xAF83
mem[X,0x8000022A] -> 0x010F
[193] [M]: 0x80000228 (0x010FAF83) lw t6, 16(t6)
mem[R,0x80000234] -> 0x800003BC
x31 <- 0x800003BC

mem[X,0x8000022C] -> 0x8FE7
mem[X,0x8000022E] -> 0x000F
[194] [M]: 0x8000022C (0x000F8FE7) jalr t6, t6, 0
x31 <- 0x80000230

mem[X,0x800003BC] -> 0x2A23
mem[X,0x800003BE] -> 0x01E1
[195] [M]: 0x800003BC (0x01E12A23) sw t5, 20(sp)
mem[0x80002014] <- 0x80002210

mem[X,0x800003C0] -> 0x2823
mem[X,0x800003C2] -> 0x01D1
[196] [M]: 0x800003C0 (0x01D12823) sw t4, 16(sp)
mem[0x80002010] <- 0x40141124

mem[X,0x800003C4] -> 0x2623
mem[X,0x800003C6] -> 0x01C1
[197] [M]: 0x800003C4 (0x01C12623) sw t3, 12(sp)
mem[0x8000200C] <- 0x8000013C

mem[X,0x800003C8] -> 0x2423
mem[X,0x800003CA] -> 0x0071
[198] [M]: 0x800003C8 (0x00712423) sw t2, 8(sp)
mem[0x80002008] <- 0x02000000

mem[X,0x800003CC] -> 0x2223
mem[X,0x800003CE] -> 0x0061
[199] [M]: 0x800003CC (0x00612223) sw t1, 4(sp)
mem[0x80002004] <- 0x00000001

clint::tick mtime <- 0x0000000000000002
 clint timer pending at mtime 0x0000000000000002
htif::tick 0x0000000000000000
mem[X,0x800003D0] -> 0x2303
mem[X,0x800003D2] -> 0x0001
[200] [M]: 0x800003D0 (0x00012303) lw t1, 0(sp)
mem[R,0x80002000] -> 0x80002250
x6 <- 0x80002250

mem[X,0x800003D4] -> 0x0E17
mem[X,0x800003D6] -> 0x0000
[201] [M]: 0x800003D4 (0x00000E17) auipc t3, 0
x28 <- 0x800003D4

mem[X,0x800003D8] -> 0x0E13
mem[X,0x800003DA] -> 0xD68E
[202] [M]: 0x800003D8 (0xD68E0E13) addi t3, t3, 3432
x28 <- 0x8000013C

mem[X,0x800003DC] -> 0x83B3
mem[X,0x800003DE] -> 0x41CF
[203] [M]: 0x800003DC (0x41CF83B3) sub t2, t6, t3
x7 <- 0x000000F4

mem[X,0x800003E0] -> 0x8393
mem[X,0x800003E2] -> 0x0033
[204] [M]: 0x800003E0 (0x00338393) addi t2, t2, 3
x7 <- 0x000000F7

mem[X,0x800003E4] -> 0x2023
mem[X,0x800003E6] -> 0x0073
[205] [M]: 0x800003E4 (0x00732023) sw t2, 0(t1)
mem[0x80002250] <- 0x000000F7

mem[X,0x800003E8] -> 0x23F3
mem[X,0x800003EA] -> 0x3420
[206] [M]: 0x800003E8 (0x342023F3) csrrs t2, mcause, zero
CSR mcause -> 0x80000003
x7 <- 0x80000003

mem[X,0x800003EC] -> 0x2223
mem[X,0x800003EE] -> 0x0073
[207] [M]: 0x800003EC (0x00732223) sw t2, 4(t1)
mem[0x80002254] <- 0x80000003

mem[X,0x800003F0] -> 0xC663
mem[X,0x800003F2] -> 0x0603
[208] [M]: 0x800003F0 (0x0603C663) blt t2, zero, 108

mem[X,0x8000045C] -> 0x0E13
mem[X,0x8000045E] -> 0x0010
[209] [M]: 0x8000045C (0x00100E13) addi t3, zero, 1
x28 <- 0x00000001

mem[X,0x80000460] -> 0x1E33
mem[X,0x80000462] -> 0x007E
[210] [M]: 0x80000460 (0x007E1E33) sll t3, t3, t2
x28 <- 0x00000008

mem[X,0x80000464] -> 0x3EF3
mem[X,0x80000466] -> 0x344E
[211] [M]: 0x80000464 (0x344E3EF3) csrrc t4, mip, t3
CSR mip -> 0x00000088
CSR mip <- 0x00000088 (input: 0x00000080)
x29 <- 0x00000088

mem[X,0x80000468] -> 0x3EF3
mem[X,0x8000046A] -> 0x304E
[212] [M]: 0x80000468 (0x304E3EF3) csrrc t4, mie, t3
CSR mie -> 0x00000008
CSR mie <- 0x00000000 (input: 0x00000000)
x29 <- 0x00000008

mem[X,0x8000046C] -> 0x2C23
mem[X,0x8000046E] -> 0xFFD3
[213] [M]: 0x8000046C (0xFFD32C23) sw t4, 4088(t1)
mem[0x80002248] <- 0x00000008

mem[X,0x80000470] -> 0x9393
mem[X,0x80000472] -> 0x0033
[214] [M]: 0x80000470 (0x00339393) slli t2, t2, 3
x7 <- 0x00000018

mem[X,0x80000474] -> 0x0E17
mem[X,0x80000476] -> 0x0000
[215] [M]: 0x80000474 (0x00000E17) auipc t3, 0
x28 <- 0x80000474

mem[X,0x80000478] -> 0x0E13
mem[X,0x8000047A] -> 0x024E
[216] [M]: 0x80000478 (0x024E0E13) addi t3, t3, 36
x28 <- 0x80000498

mem[X,0x8000047C] -> 0x0E33
mem[X,0x8000047E] -> 0x007E
[217] [M]: 0x8000047C (0x007E0E33) add t3, t3, t2
x28 <- 0x800004B0

mem[X,0x80000480] -> 0x2E03
mem[X,0x80000482] -> 0x000E
[218] [M]: 0x80000480 (0x000E2E03) lw t3, 0(t3)
mem[R,0x800004B0] -> 0x80000488
x28 <- 0x80000488

mem[X,0x80000484] -> 0x0067
mem[X,0x80000486] -> 0x000E
[219] [M]: 0x80000484 (0x000E0067) jalr zero, t3, 0

mem[X,0x80000488] -> 0xF06F
mem[X,0x8000048A] -> 0xFADF
[220] [M]: 0x80000488 (0xFADFF06F) jal zero, 2097068

mem[X,0x80000434] -> 0x0313
mem[X,0x80000436] -> 0x0103
[221] [M]: 0x80000434 (0x01030313) addi t1, t1, 16
x6 <- 0x80002260

mem[X,0x80000438] -> 0x2023
mem[X,0x8000043A] -> 0x0061
[222] [M]: 0x80000438 (0x00612023) sw t1, 0(sp)
mem[0x80002000] <- 0x80002260

mem[X,0x8000043C] -> 0x2303
mem[X,0x8000043E] -> 0x0041
[223] [M]: 0x8000043C (0x00412303) lw t1, 4(sp)
mem[R,0x80002004] -> 0x00000001
x6 <- 0x00000001

mem[X,0x80000440] -> 0x2383
mem[X,0x80000442] -> 0x0081
[224] [M]: 0x80000440 (0x00812383) lw t2, 8(sp)
mem[R,0x80002008] -> 0x02000000
x7 <- 0x02000000

mem[X,0x80000444] -> 0x2E03
mem[X,0x80000446] -> 0x00C1
[225] [M]: 0x80000444 (0x00C12E03) lw t3, 12(sp)
mem[R,0x8000200C] -> 0x8000013C
x28 <- 0x8000013C

mem[X,0x80000448] -> 0x2E83
mem[X,0x8000044A] -> 0x0101
[226] [M]: 0x80000448 (0x01012E83) lw t4, 16(sp)
mem[R,0x80002010] -> 0x40141124
x29 <- 0x40141124

mem[X,0x8000044C] -> 0x2F03
mem[X,0x8000044E] -> 0x0141
[227] [M]: 0x8000044C (0x01412F03) lw t5, 20(sp)
mem[R,0x80002014] -> 0x80002210
x30 <- 0x80002210

mem[X,0x80000450] -> 0x2F83
mem[X,0x80000452] -> 0x0181
[228] [M]: 0x80000450 (0x01812F83) lw t6, 24(sp)
mem[R,0x80002018] -> 0x00000000
x31 <- 0x00000000

mem[X,0x80000454] -> 0x1173
mem[X,0x80000456] -> 0x3401
[229] [M]: 0x80000454 (0x34011173) csrrw sp, mscratch, sp
CSR mscratch -> 0x00000000
CSR mscratch <- 0x80002000 (input: 0x80002000)
x2 <- 0x00000000

mem[X,0x80000458] -> 0x0073
mem[X,0x8000045A] -> 0x3020
[230] [M]: 0x80000458 (0x30200073) mret
CSR mstatus <- 0x00000088
ret-ing from M to M

mem[X,0x80000080] -> 0xF073
mem[X,0x80000082] -> 0x3050
[231] [M]: 0x80000080 (0x3050F073) csrrci zero, mtvec, 1
CSR mtvec -> 0x8000013D
CSR mtvec <- 0x8000013C (input: 0x8000013C)

mem[X,0x80000084] -> 0x2503
mem[X,0x80000086] -> 0x0010
[232] [M]: 0x80000084 (0x00102503) lw a0, 1(zero)
trapping from M to M to handle misaligned-load
handling exc#0x04 at priv M with tval 0x00000001
CSR mstatus <- 0x00001880

mem[X,0x8000013C] -> 0x006F
mem[X,0x8000013E] -> 0x0800
[233] [M]: 0x8000013C (0x0800006F) jal zero, 128

mem[X,0x800001BC] -> 0x1173
mem[X,0x800001BE] -> 0x3401
[234] [M]: 0x800001BC (0x34011173) csrrw sp, mscratch, sp
CSR mscratch -> 0x80002000
CSR mscratch <- 0x00000000 (input: 0x00000000)
x2 <- 0x80002000

mem[X,0x800001C0] -> 0x2C23
mem[X,0x800001C2] -> 0x01F1
[235] [M]: 0x800001C0 (0x01F12C23) sw t6, 24(sp)
mem[0x80002018] <- 0x00000000

mem[X,0x800001C4] -> 0x0F97
mem[X,0x800001C6] -> 0x0000
[236] [M]: 0x800001C4 (0x00000F97) auipc t6, 0
x31 <- 0x800001C4

mem[X,0x800001C8] -> 0xAF83
mem[X,0x800001CA] -> 0x010F
[237] [M]: 0x800001C8 (0x010FAF83) lw t6, 16(t6)
mem[R,0x800001D4] -> 0x800003BC
x31 <- 0x800003BC

mem[X,0x800001CC] -> 0x8FE7
mem[X,0x800001CE] -> 0x000F
[238] [M]: 0x800001CC (0x000F8FE7) jalr t6, t6, 0
x31 <- 0x800001D0

mem[X,0x800003BC] -> 0x2A23
mem[X,0x800003BE] -> 0x01E1
[239] [M]: 0x800003BC (0x01E12A23) sw t5, 20(sp)
mem[0x80002014] <- 0x80002210

mem[X,0x800003C0] -> 0x2823
mem[X,0x800003C2] -> 0x01D1
[240] [M]: 0x800003C0 (0x01D12823) sw t4, 16(sp)
mem[0x80002010] <- 0x40141124

mem[X,0x800003C4] -> 0x2623
mem[X,0x800003C6] -> 0x01C1
[241] [M]: 0x800003C4 (0x01C12623) sw t3, 12(sp)
mem[0x8000200C] <- 0x8000013C

mem[X,0x800003C8] -> 0x2423
mem[X,0x800003CA] -> 0x0071
[242] [M]: 0x800003C8 (0x00712423) sw t2, 8(sp)
mem[0x80002008] <- 0x02000000

mem[X,0x800003CC] -> 0x2223
mem[X,0x800003CE] -> 0x0061
[243] [M]: 0x800003CC (0x00612223) sw t1, 4(sp)
mem[0x80002004] <- 0x00000001

mem[X,0x800003D0] -> 0x2303
mem[X,0x800003D2] -> 0x0001
[244] [M]: 0x800003D0 (0x00012303) lw t1, 0(sp)
mem[R,0x80002000] -> 0x80002260
x6 <- 0x80002260

mem[X,0x800003D4] -> 0x0E17
mem[X,0x800003D6] -> 0x0000
[245] [M]: 0x800003D4 (0x00000E17) auipc t3, 0
x28 <- 0x800003D4

mem[X,0x800003D8] -> 0x0E13
mem[X,0x800003DA] -> 0xD68E
[246] [M]: 0x800003D8 (0xD68E0E13) addi t3, t3, 3432
x28 <- 0x8000013C

mem[X,0x800003DC] -> 0x83B3
mem[X,0x800003DE] -> 0x41CF
[247] [M]: 0x800003DC (0x41CF83B3) sub t2, t6, t3
x7 <- 0x00000094

mem[X,0x800003E0] -> 0x8393
mem[X,0x800003E2] -> 0x0033
[248] [M]: 0x800003E0 (0x00338393) addi t2, t2, 3
x7 <- 0x00000097

mem[X,0x800003E4] -> 0x2023
mem[X,0x800003E6] -> 0x0073
[249] [M]: 0x800003E4 (0x00732023) sw t2, 0(t1)
mem[0x80002260] <- 0x00000097

mem[X,0x800003E8] -> 0x23F3
mem[X,0x800003EA] -> 0x3420
[250] [M]: 0x800003E8 (0x342023F3) csrrs t2, mcause, zero
CSR mcause -> 0x00000004
x7 <- 0x00000004

mem[X,0x800003EC] -> 0x2223
mem[X,0x800003EE] -> 0x0073
[251] [M]: 0x800003EC (0x00732223) sw t2, 4(t1)
mem[0x80002264] <- 0x00000004

mem[X,0x800003F0] -> 0xC663
mem[X,0x800003F2] -> 0x0603
[252] [M]: 0x800003F0 (0x0603C663) blt t2, zero, 108

mem[X,0x800003F4] -> 0x23F3
mem[X,0x800003F6] -> 0x3410
[253] [M]: 0x800003F4 (0x341023F3) csrrs t2, mepc, zero
CSR mepc -> 0x80000084
x7 <- 0x80000084

mem[X,0x800003F8] -> 0x0E17
mem[X,0x800003FA] -> 0x0000
[254] [M]: 0x800003F8 (0x00000E17) auipc t3, 0
x28 <- 0x800003F8

mem[X,0x800003FC] -> 0x0E13
mem[X,0x800003FE] -> 0xC0CE
[255] [M]: 0x800003FC (0xC0CE0E13) addi t3, t3, 3084
x28 <- 0x80000004

mem[X,0x80000400] -> 0x8EB3
mem[X,0x80000402] -> 0x41C3
[256] [M]: 0x80000400 (0x41C38EB3) sub t4, t2, t3
x29 <- 0x00000080

mem[X,0x80000404] -> 0x2423
mem[X,0x80000406] -> 0x01D3
[257] [M]: 0x80000404 (0x01D32423) sw t4, 8(t1)
mem[0x80002268] <- 0x00000080

mem[X,0x80000408] -> 0x8E93
mem[X,0x8000040A] -> 0x0003
[258] [M]: 0x80000408 (0x00038E93) addi t4, t2, 0
x29 <- 0x80000084

mem[X,0x8000040C] -> 0x8E93
mem[X,0x8000040E] -> 0x002E
[259] [M]: 0x8000040C (0x002E8E93) addi t4, t4, 2
x29 <- 0x80000086

mem[X,0x80000410] -> 0x8383
mem[X,0x80000412] -> 0x0003
[260] [M]: 0x80000410 (0x00038383) lb t2, 0(t2)
mem[R,0x80000084] -> 0x03
x7 <- 0x00000003

mem[X,0x80000414] -> 0xF393
mem[X,0x80000416] -> 0x0033
[261] [M]: 0x80000414 (0x0033F393) andi t2, t2, 3
x7 <- 0x00000003

mem[X,0x80000418] -> 0x0E13
mem[X,0x8000041A] -> 0x0030
[262] [M]: 0x80000418 (0x00300E13) addi t3, zero, 3
x28 <- 0x00000003

mem[X,0x8000041C] -> 0xE463
mem[X,0x8000041E] -> 0x01C3
[263] [M]: 0x8000041C (0x01C3E463) bltu t2, t3, 8

mem[X,0x80000420] -> 0x8E93
mem[X,0x80000422] -> 0x002E
[264] [M]: 0x80000420 (0x002E8E93) addi t4, t4, 2
x29 <- 0x80000088

mem[X,0x80000424] -> 0x9073
mem[X,0x80000426] -> 0x341E
[265] [M]: 0x80000424 (0x341E9073) csrrw zero, mepc, t4
CSR mepc -> 0x80000084
CSR mepc <- 0x80000088 (input: 0x80000088)

mem[X,0x80000428] -> 0x23F3
mem[X,0x8000042A] -> 0x3430
[266] [M]: 0x80000428 (0x343023F3) csrrs t2, mtval, zero
CSR mtval -> 0x00000001
x7 <- 0x00000001

mem[X,0x8000042C] -> 0x83B3
mem[X,0x8000042E] -> 0x41C3
[267] [M]: 0x8000042C (0x41C383B3) sub t2, t2, t3
x7 <- 0xFFFFFFFE

mem[X,0x80000430] -> 0x2623
mem[X,0x80000432] -> 0x0073
[268] [M]: 0x80000430 (0x00732623) sw t2, 12(t1)
mem[0x8000226C] <- 0xFFFFFFFE

mem[X,0x80000434] -> 0x0313
mem[X,0x80000436] -> 0x0103
[269] [M]: 0x80000434 (0x01030313) addi t1, t1, 16
x6 <- 0x80002270

mem[X,0x80000438] -> 0x2023
mem[X,0x8000043A] -> 0x0061
[270] [M]: 0x80000438 (0x00612023) sw t1, 0(sp)
mem[0x80002000] <- 0x80002270

mem[X,0x8000043C] -> 0x2303
mem[X,0x8000043E] -> 0x0041
[271] [M]: 0x8000043C (0x00412303) lw t1, 4(sp)
mem[R,0x80002004] -> 0x00000001
x6 <- 0x00000001

mem[X,0x80000440] -> 0x2383
mem[X,0x80000442] -> 0x0081
[272] [M]: 0x80000440 (0x00812383) lw t2, 8(sp)
mem[R,0x80002008] -> 0x02000000
x7 <- 0x02000000

mem[X,0x80000444] -> 0x2E03
mem[X,0x80000446] -> 0x00C1
[273] [M]: 0x80000444 (0x00C12E03) lw t3, 12(sp)
mem[R,0x8000200C] -> 0x8000013C
x28 <- 0x8000013C

mem[X,0x80000448] -> 0x2E83
mem[X,0x8000044A] -> 0x0101
[274] [M]: 0x80000448 (0x01012E83) lw t4, 16(sp)
mem[R,0x80002010] -> 0x40141124
x29 <- 0x40141124

mem[X,0x8000044C] -> 0x2F03
mem[X,0x8000044E] -> 0x0141
[275] [M]: 0x8000044C (0x01412F03) lw t5, 20(sp)
mem[R,0x80002014] -> 0x80002210
x30 <- 0x80002210

mem[X,0x80000450] -> 0x2F83
mem[X,0x80000452] -> 0x0181
[276] [M]: 0x80000450 (0x01812F83) lw t6, 24(sp)
mem[R,0x80002018] -> 0x00000000
x31 <- 0x00000000

mem[X,0x80000454] -> 0x1173
mem[X,0x80000456] -> 0x3401
[277] [M]: 0x80000454 (0x34011173) csrrw sp, mscratch, sp
CSR mscratch -> 0x00000000
CSR mscratch <- 0x80002000 (input: 0x80002000)
x2 <- 0x00000000

mem[X,0x80000458] -> 0x0073
mem[X,0x8000045A] -> 0x3020
[278] [M]: 0x80000458 (0x30200073) mret
CSR mstatus <- 0x00000088
ret-ing from M to M

mem[X,0x80000088] -> 0x2503
mem[X,0x8000008A] -> 0x0020
[279] [M]: 0x80000088 (0x00202503) lw a0, 2(zero)
trapping from M to M to handle misaligned-load
handling exc#0x04 at priv M with tval 0x00000002
CSR mstatus <- 0x00001880

mem[X,0x8000013C] -> 0x006F
mem[X,0x8000013E] -> 0x0800
[280] [M]: 0x8000013C (0x0800006F) jal zero, 128

mem[X,0x800001BC] -> 0x1173
mem[X,0x800001BE] -> 0x3401
[281] [M]: 0x800001BC (0x34011173) csrrw sp, mscratch, sp
CSR mscratch -> 0x80002000
CSR mscratch <- 0x00000000 (input: 0x00000000)
x2 <- 0x80002000

mem[X,0x800001C0] -> 0x2C23
mem[X,0x800001C2] -> 0x01F1
[282] [M]: 0x800001C0 (0x01F12C23) sw t6, 24(sp)
mem[0x80002018] <- 0x00000000

mem[X,0x800001C4] -> 0x0F97
mem[X,0x800001C6] -> 0x0000
[283] [M]: 0x800001C4 (0x00000F97) auipc t6, 0
x31 <- 0x800001C4

mem[X,0x800001C8] -> 0xAF83
mem[X,0x800001CA] -> 0x010F
[284] [M]: 0x800001C8 (0x010FAF83) lw t6, 16(t6)
mem[R,0x800001D4] -> 0x800003BC
x31 <- 0x800003BC

mem[X,0x800001CC] -> 0x8FE7
mem[X,0x800001CE] -> 0x000F
[285] [M]: 0x800001CC (0x000F8FE7) jalr t6, t6, 0
x31 <- 0x800001D0

mem[X,0x800003BC] -> 0x2A23
mem[X,0x800003BE] -> 0x01E1
[286] [M]: 0x800003BC (0x01E12A23) sw t5, 20(sp)
mem[0x80002014] <- 0x80002210

mem[X,0x800003C0] -> 0x2823
mem[X,0x800003C2] -> 0x01D1
[287] [M]: 0x800003C0 (0x01D12823) sw t4, 16(sp)
mem[0x80002010] <- 0x40141124

mem[X,0x800003C4] -> 0x2623
mem[X,0x800003C6] -> 0x01C1
[288] [M]: 0x800003C4 (0x01C12623) sw t3, 12(sp)
mem[0x8000200C] <- 0x8000013C

mem[X,0x800003C8] -> 0x2423
mem[X,0x800003CA] -> 0x0071
[289] [M]: 0x800003C8 (0x00712423) sw t2, 8(sp)
mem[0x80002008] <- 0x02000000

mem[X,0x800003CC] -> 0x2223
mem[X,0x800003CE] -> 0x0061
[290] [M]: 0x800003CC (0x00612223) sw t1, 4(sp)
mem[0x80002004] <- 0x00000001

mem[X,0x800003D0] -> 0x2303
mem[X,0x800003D2] -> 0x0001
[291] [M]: 0x800003D0 (0x00012303) lw t1, 0(sp)
mem[R,0x80002000] -> 0x80002270
x6 <- 0x80002270

mem[X,0x800003D4] -> 0x0E17
mem[X,0x800003D6] -> 0x0000
[292] [M]: 0x800003D4 (0x00000E17) auipc t3, 0
x28 <- 0x800003D4

mem[X,0x800003D8] -> 0x0E13
mem[X,0x800003DA] -> 0xD68E
[293] [M]: 0x800003D8 (0xD68E0E13) addi t3, t3, 3432
x28 <- 0x8000013C

mem[X,0x800003DC] -> 0x83B3
mem[X,0x800003DE] -> 0x41CF
[294] [M]: 0x800003DC (0x41CF83B3) sub t2, t6, t3
x7 <- 0x00000094

mem[X,0x800003E0] -> 0x8393
mem[X,0x800003E2] -> 0x0033
[295] [M]: 0x800003E0 (0x00338393) addi t2, t2, 3
x7 <- 0x00000097

mem[X,0x800003E4] -> 0x2023
mem[X,0x800003E6] -> 0x0073
[296] [M]: 0x800003E4 (0x00732023) sw t2, 0(t1)
mem[0x80002270] <- 0x00000097

mem[X,0x800003E8] -> 0x23F3
mem[X,0x800003EA] -> 0x3420
[297] [M]: 0x800003E8 (0x342023F3) csrrs t2, mcause, zero
CSR mcause -> 0x00000004
x7 <- 0x00000004

mem[X,0x800003EC] -> 0x2223
mem[X,0x800003EE] -> 0x0073
[298] [M]: 0x800003EC (0x00732223) sw t2, 4(t1)
mem[0x80002274] <- 0x00000004

mem[X,0x800003F0] -> 0xC663
mem[X,0x800003F2] -> 0x0603
[299] [M]: 0x800003F0 (0x0603C663) blt t2, zero, 108

clint::tick mtime <- 0x0000000000000003
 clint timer pending at mtime 0x0000000000000003
htif::tick 0x0000000000000000
mem[X,0x800003F4] -> 0x23F3
mem[X,0x800003F6] -> 0x3410
[300] [M]: 0x800003F4 (0x341023F3) csrrs t2, mepc, zero
CSR mepc -> 0x80000088
x7 <- 0x80000088

mem[X,0x800003F8] -> 0x0E17
mem[X,0x800003FA] -> 0x0000
[301] [M]: 0x800003F8 (0x00000E17) auipc t3, 0
x28 <- 0x800003F8

mem[X,0x800003FC] -> 0x0E13
mem[X,0x800003FE] -> 0xC0CE
[302] [M]: 0x800003FC (0xC0CE0E13) addi t3, t3, 3084
x28 <- 0x80000004

mem[X,0x80000400] -> 0x8EB3
mem[X,0x80000402] -> 0x41C3
[303] [M]: 0x80000400 (0x41C38EB3) sub t4, t2, t3
x29 <- 0x00000084

mem[X,0x80000404] -> 0x2423
mem[X,0x80000406] -> 0x01D3
[304] [M]: 0x80000404 (0x01D32423) sw t4, 8(t1)
mem[0x80002278] <- 0x00000084

mem[X,0x80000408] -> 0x8E93
mem[X,0x8000040A] -> 0x0003
[305] [M]: 0x80000408 (0x00038E93) addi t4, t2, 0
x29 <- 0x80000088

mem[X,0x8000040C] -> 0x8E93
mem[X,0x8000040E] -> 0x002E
[306] [M]: 0x8000040C (0x002E8E93) addi t4, t4, 2
x29 <- 0x8000008A

mem[X,0x80000410] -> 0x8383
mem[X,0x80000412] -> 0x0003
[307] [M]: 0x80000410 (0x00038383) lb t2, 0(t2)
mem[R,0x80000088] -> 0x03
x7 <- 0x00000003

mem[X,0x80000414] -> 0xF393
mem[X,0x80000416] -> 0x0033
[308] [M]: 0x80000414 (0x0033F393) andi t2, t2, 3
x7 <- 0x00000003

mem[X,0x80000418] -> 0x0E13
mem[X,0x8000041A] -> 0x0030
[309] [M]: 0x80000418 (0x00300E13) addi t3, zero, 3
x28 <- 0x00000003

mem[X,0x8000041C] -> 0xE463
mem[X,0x8000041E] -> 0x01C3
[310] [M]: 0x8000041C (0x01C3E463) bltu t2, t3, 8

mem[X,0x80000420] -> 0x8E93
mem[X,0x80000422] -> 0x002E
[311] [M]: 0x80000420 (0x002E8E93) addi t4, t4, 2
x29 <- 0x8000008C

mem[X,0x80000424] -> 0x9073
mem[X,0x80000426] -> 0x341E
[312] [M]: 0x80000424 (0x341E9073) csrrw zero, mepc, t4
CSR mepc -> 0x80000088
CSR mepc <- 0x8000008C (input: 0x8000008C)

mem[X,0x80000428] -> 0x23F3
mem[X,0x8000042A] -> 0x3430
[313] [M]: 0x80000428 (0x343023F3) csrrs t2, mtval, zero
CSR mtval -> 0x00000002
x7 <- 0x00000002

mem[X,0x8000042C] -> 0x83B3
mem[X,0x8000042E] -> 0x41C3
[314] [M]: 0x8000042C (0x41C383B3) sub t2, t2, t3
x7 <- 0xFFFFFFFF

mem[X,0x80000430] -> 0x2623
mem[X,0x80000432] -> 0x0073
[315] [M]: 0x80000430 (0x00732623) sw t2, 12(t1)
mem[0x8000227C] <- 0xFFFFFFFF

mem[X,0x80000434] -> 0x0313
mem[X,0x80000436] -> 0x0103
[316] [M]: 0x80000434 (0x01030313) addi t1, t1, 16
x6 <- 0x80002280

mem[X,0x80000438] -> 0x2023
mem[X,0x8000043A] -> 0x0061
[317] [M]: 0x80000438 (0x00612023) sw t1, 0(sp)
mem[0x80002000] <- 0x80002280

mem[X,0x8000043C] -> 0x2303
mem[X,0x8000043E] -> 0x0041
[318] [M]: 0x8000043C (0x00412303) lw t1, 4(sp)
mem[R,0x80002004] -> 0x00000001
x6 <- 0x00000001

mem[X,0x80000440] -> 0x2383
mem[X,0x80000442] -> 0x0081
[319] [M]: 0x80000440 (0x00812383) lw t2, 8(sp)
mem[R,0x80002008] -> 0x02000000
x7 <- 0x02000000

mem[X,0x80000444] -> 0x2E03
mem[X,0x80000446] -> 0x00C1
[320] [M]: 0x80000444 (0x00C12E03) lw t3, 12(sp)
mem[R,0x8000200C] -> 0x8000013C
x28 <- 0x8000013C

mem[X,0x80000448] -> 0x2E83
mem[X,0x8000044A] -> 0x0101
[321] [M]: 0x80000448 (0x01012E83) lw t4, 16(sp)
mem[R,0x80002010] -> 0x40141124
x29 <- 0x40141124

mem[X,0x8000044C] -> 0x2F03
mem[X,0x8000044E] -> 0x0141
[322] [M]: 0x8000044C (0x01412F03) lw t5, 20(sp)
mem[R,0x80002014] -> 0x80002210
x30 <- 0x80002210

mem[X,0x80000450] -> 0x2F83
mem[X,0x80000452] -> 0x0181
[323] [M]: 0x80000450 (0x01812F83) lw t6, 24(sp)
mem[R,0x80002018] -> 0x00000000
x31 <- 0x00000000

mem[X,0x80000454] -> 0x1173
mem[X,0x80000456] -> 0x3401
[324] [M]: 0x80000454 (0x34011173) csrrw sp, mscratch, sp
CSR mscratch -> 0x00000000
CSR mscratch <- 0x80002000 (input: 0x80002000)
x2 <- 0x00000000

mem[X,0x80000458] -> 0x0073
mem[X,0x8000045A] -> 0x3020
[325] [M]: 0x80000458 (0x30200073) mret
CSR mstatus <- 0x00000088
ret-ing from M to M

mem[X,0x8000008C] -> 0x2503
mem[X,0x8000008E] -> 0x0030
[326] [M]: 0x8000008C (0x00302503) lw a0, 3(zero)
trapping from M to M to handle misaligned-load
handling exc#0x04 at priv M with tval 0x00000003
CSR mstatus <- 0x00001880

mem[X,0x8000013C] -> 0x006F
mem[X,0x8000013E] -> 0x0800
[327] [M]: 0x8000013C (0x0800006F) jal zero, 128

mem[X,0x800001BC] -> 0x1173
mem[X,0x800001BE] -> 0x3401
[328] [M]: 0x800001BC (0x34011173) csrrw sp, mscratch, sp
CSR mscratch -> 0x80002000
CSR mscratch <- 0x00000000 (input: 0x00000000)
x2 <- 0x80002000

mem[X,0x800001C0] -> 0x2C23
mem[X,0x800001C2] -> 0x01F1
[329] [M]: 0x800001C0 (0x01F12C23) sw t6, 24(sp)
mem[0x80002018] <- 0x00000000

mem[X,0x800001C4] -> 0x0F97
mem[X,0x800001C6] -> 0x0000
[330] [M]: 0x800001C4 (0x00000F97) auipc t6, 0
x31 <- 0x800001C4

mem[X,0x800001C8] -> 0xAF83
mem[X,0x800001CA] -> 0x010F
[331] [M]: 0x800001C8 (0x010FAF83) lw t6, 16(t6)
mem[R,0x800001D4] -> 0x800003BC
x31 <- 0x800003BC

mem[X,0x800001CC] -> 0x8FE7
mem[X,0x800001CE] -> 0x000F
[332] [M]: 0x800001CC (0x000F8FE7) jalr t6, t6, 0
x31 <- 0x800001D0

mem[X,0x800003BC] -> 0x2A23
mem[X,0x800003BE] -> 0x01E1
[333] [M]: 0x800003BC (0x01E12A23) sw t5, 20(sp)
mem[0x80002014] <- 0x80002210

mem[X,0x800003C0] -> 0x2823
mem[X,0x800003C2] -> 0x01D1
[334] [M]: 0x800003C0 (0x01D12823) sw t4, 16(sp)
mem[0x80002010] <- 0x40141124

mem[X,0x800003C4] -> 0x2623
mem[X,0x800003C6] -> 0x01C1
[335] [M]: 0x800003C4 (0x01C12623) sw t3, 12(sp)
mem[0x8000200C] <- 0x8000013C

mem[X,0x800003C8] -> 0x2423
mem[X,0x800003CA] -> 0x0071
[336] [M]: 0x800003C8 (0x00712423) sw t2, 8(sp)
mem[0x80002008] <- 0x02000000

mem[X,0x800003CC] -> 0x2223
mem[X,0x800003CE] -> 0x0061
[337] [M]: 0x800003CC (0x00612223) sw t1, 4(sp)
mem[0x80002004] <- 0x00000001

mem[X,0x800003D0] -> 0x2303
mem[X,0x800003D2] -> 0x0001
[338] [M]: 0x800003D0 (0x00012303) lw t1, 0(sp)
mem[R,0x80002000] -> 0x80002280
x6 <- 0x80002280

mem[X,0x800003D4] -> 0x0E17
mem[X,0x800003D6] -> 0x0000
[339] [M]: 0x800003D4 (0x00000E17) auipc t3, 0
x28 <- 0x800003D4

mem[X,0x800003D8] -> 0x0E13
mem[X,0x800003DA] -> 0xD68E
[340] [M]: 0x800003D8 (0xD68E0E13) addi t3, t3, 3432
x28 <- 0x8000013C

mem[X,0x800003DC] -> 0x83B3
mem[X,0x800003DE] -> 0x41CF
[341] [M]: 0x800003DC (0x41CF83B3) sub t2, t6, t3
x7 <- 0x00000094

mem[X,0x800003E0] -> 0x8393
mem[X,0x800003E2] -> 0x0033
[342] [M]: 0x800003E0 (0x00338393) addi t2, t2, 3
x7 <- 0x00000097

mem[X,0x800003E4] -> 0x2023
mem[X,0x800003E6] -> 0x0073
[343] [M]: 0x800003E4 (0x00732023) sw t2, 0(t1)
mem[0x80002280] <- 0x00000097

mem[X,0x800003E8] -> 0x23F3
mem[X,0x800003EA] -> 0x3420
[344] [M]: 0x800003E8 (0x342023F3) csrrs t2, mcause, zero
CSR mcause -> 0x00000004
x7 <- 0x00000004

mem[X,0x800003EC] -> 0x2223
mem[X,0x800003EE] -> 0x0073
[345] [M]: 0x800003EC (0x00732223) sw t2, 4(t1)
mem[0x80002284] <- 0x00000004

mem[X,0x800003F0] -> 0xC663
mem[X,0x800003F2] -> 0x0603
[346] [M]: 0x800003F0 (0x0603C663) blt t2, zero, 108

mem[X,0x800003F4] -> 0x23F3
mem[X,0x800003F6] -> 0x3410
[347] [M]: 0x800003F4 (0x341023F3) csrrs t2, mepc, zero
CSR mepc -> 0x8000008C
x7 <- 0x8000008C

mem[X,0x800003F8] -> 0x0E17
mem[X,0x800003FA] -> 0x0000
[348] [M]: 0x800003F8 (0x00000E17) auipc t3, 0
x28 <- 0x800003F8

mem[X,0x800003FC] -> 0x0E13
mem[X,0x800003FE] -> 0xC0CE
[349] [M]: 0x800003FC (0xC0CE0E13) addi t3, t3, 3084
x28 <- 0x80000004

mem[X,0x80000400] -> 0x8EB3
mem[X,0x80000402] -> 0x41C3
[350] [M]: 0x80000400 (0x41C38EB3) sub t4, t2, t3
x29 <- 0x00000088

mem[X,0x80000404] -> 0x2423
mem[X,0x80000406] -> 0x01D3
[351] [M]: 0x80000404 (0x01D32423) sw t4, 8(t1)
mem[0x80002288] <- 0x00000088

mem[X,0x80000408] -> 0x8E93
mem[X,0x8000040A] -> 0x0003
[352] [M]: 0x80000408 (0x00038E93) addi t4, t2, 0
x29 <- 0x8000008C

mem[X,0x8000040C] -> 0x8E93
mem[X,0x8000040E] -> 0x002E
[353] [M]: 0x8000040C (0x002E8E93) addi t4, t4, 2
x29 <- 0x8000008E

mem[X,0x80000410] -> 0x8383
mem[X,0x80000412] -> 0x0003
[354] [M]: 0x80000410 (0x00038383) lb t2, 0(t2)
mem[R,0x8000008C] -> 0x03
x7 <- 0x00000003

mem[X,0x80000414] -> 0xF393
mem[X,0x80000416] -> 0x0033
[355] [M]: 0x80000414 (0x0033F393) andi t2, t2, 3
x7 <- 0x00000003

mem[X,0x80000418] -> 0x0E13
mem[X,0x8000041A] -> 0x0030
[356] [M]: 0x80000418 (0x00300E13) addi t3, zero, 3
x28 <- 0x00000003

mem[X,0x8000041C] -> 0xE463
mem[X,0x8000041E] -> 0x01C3
[357] [M]: 0x8000041C (0x01C3E463) bltu t2, t3, 8

mem[X,0x80000420] -> 0x8E93
mem[X,0x80000422] -> 0x002E
[358] [M]: 0x80000420 (0x002E8E93) addi t4, t4, 2
x29 <- 0x80000090

mem[X,0x80000424] -> 0x9073
mem[X,0x80000426] -> 0x341E
[359] [M]: 0x80000424 (0x341E9073) csrrw zero, mepc, t4
CSR mepc -> 0x8000008C
CSR mepc <- 0x80000090 (input: 0x80000090)

mem[X,0x80000428] -> 0x23F3
mem[X,0x8000042A] -> 0x3430
[360] [M]: 0x80000428 (0x343023F3) csrrs t2, mtval, zero
CSR mtval -> 0x00000003
x7 <- 0x00000003

mem[X,0x8000042C] -> 0x83B3
mem[X,0x8000042E] -> 0x41C3
[361] [M]: 0x8000042C (0x41C383B3) sub t2, t2, t3
x7 <- 0x00000000

mem[X,0x80000430] -> 0x2623
mem[X,0x80000432] -> 0x0073
[362] [M]: 0x80000430 (0x00732623) sw t2, 12(t1)
mem[0x8000228C] <- 0x00000000

mem[X,0x80000434] -> 0x0313
mem[X,0x80000436] -> 0x0103
[363] [M]: 0x80000434 (0x01030313) addi t1, t1, 16
x6 <- 0x80002290

mem[X,0x80000438] -> 0x2023
mem[X,0x8000043A] -> 0x0061
[364] [M]: 0x80000438 (0x00612023) sw t1, 0(sp)
mem[0x80002000] <- 0x80002290

mem[X,0x8000043C] -> 0x2303
mem[X,0x8000043E] -> 0x0041
[365] [M]: 0x8000043C (0x00412303) lw t1, 4(sp)
mem[R,0x80002004] -> 0x00000001
x6 <- 0x00000001

mem[X,0x80000440] -> 0x2383
mem[X,0x80000442] -> 0x0081
[366] [M]: 0x80000440 (0x00812383) lw t2, 8(sp)
mem[R,0x80002008] -> 0x02000000
x7 <- 0x02000000

mem[X,0x80000444] -> 0x2E03
mem[X,0x80000446] -> 0x00C1
[367] [M]: 0x80000444 (0x00C12E03) lw t3, 12(sp)
mem[R,0x8000200C] -> 0x8000013C
x28 <- 0x8000013C

mem[X,0x80000448] -> 0x2E83
mem[X,0x8000044A] -> 0x0101
[368] [M]: 0x80000448 (0x01012E83) lw t4, 16(sp)
mem[R,0x80002010] -> 0x40141124
x29 <- 0x40141124

mem[X,0x8000044C] -> 0x2F03
mem[X,0x8000044E] -> 0x0141
[369] [M]: 0x8000044C (0x01412F03) lw t5, 20(sp)
mem[R,0x80002014] -> 0x80002210
x30 <- 0x80002210

mem[X,0x80000450] -> 0x2F83
mem[X,0x80000452] -> 0x0181
[370] [M]: 0x80000450 (0x01812F83) lw t6, 24(sp)
mem[R,0x80002018] -> 0x00000000
x31 <- 0x00000000

mem[X,0x80000454] -> 0x1173
mem[X,0x80000456] -> 0x3401
[371] [M]: 0x80000454 (0x34011173) csrrw sp, mscratch, sp
CSR mscratch -> 0x00000000
CSR mscratch <- 0x80002000 (input: 0x80002000)
x2 <- 0x00000000

mem[X,0x80000458] -> 0x0073
mem[X,0x8000045A] -> 0x3020
[372] [M]: 0x80000458 (0x30200073) mret
CSR mstatus <- 0x00000088
ret-ing from M to M

mem[X,0x80000090] -> 0x006F
mem[X,0x80000092] -> 0x50C0
[373] [M]: 0x80000090 (0x50C0006F) jal zero, 1292

mem[X,0x8000059C] -> 0x2E17
mem[X,0x8000059E] -> 0x0000
[374] [M]: 0x8000059C (0x00002E17) auipc t3, 2
x28 <- 0x8000259C

mem[X,0x800005A0] -> 0x0E13
mem[X,0x800005A2] -> 0xB40E
[375] [M]: 0x800005A0 (0xB40E0E13) addi t3, t3, 2880
x28 <- 0x800020DC

mem[X,0x800005A4] -> 0x2F17
mem[X,0x800005A6] -> 0x0000
[376] [M]: 0x800005A4 (0x00002F17) auipc t5, 2
x30 <- 0x800025A4

mem[X,0x800005A8] -> 0x0F13
mem[X,0x800005AA] -> 0xAB8F
[377] [M]: 0x800005A8 (0xAB8F0F13) addi t5, t5, 2744
x30 <- 0x8000205C

mem[X,0x800005AC] -> 0x2303
mem[X,0x800005AE] -> 0x008F
[378] [M]: 0x800005AC (0x008F2303) lw t1, 8(t5)
mem[R,0x80002064] -> 0x00000000
x6 <- 0x00000000

mem[X,0x800005B0] -> 0x1073
mem[X,0x800005B2] -> 0x3403
[379] [M]: 0x800005B0 (0x34031073) csrrw zero, mscratch, t1
CSR mscratch -> 0x80002000
CSR mscratch <- 0x00000000 (input: 0x00000000)

mem[X,0x800005B4] -> 0x2E83
mem[X,0x800005B6] -> 0x000F
[380] [M]: 0x800005B4 (0x000F2E83) lw t4, 0(t5)
mem[R,0x8000205C] -> 0x00000000
x29 <- 0x00000000

mem[X,0x800005B8] -> 0x93F3
mem[X,0x800005BA] -> 0x305E
[381] [M]: 0x800005B8 (0x305E93F3) csrrw t2, mtvec, t4
CSR mtvec -> 0x8000013C
CSR mtvec <- 0x00000000 (input: 0x00000000)
x7 <- 0x8000013C

mem[X,0x800005BC] -> 0x9E63
mem[X,0x800005BE] -> 0x007E
[382] [M]: 0x800005BC (0x007E9E63) bne t4, t2, 28

mem[X,0x800005D8] -> 0x8093
mem[X,0x800005DA] -> 0x0040
[383] [M]: 0x800005D8 (0x00408093) addi ra, ra, 4
x1 <- 0x80000008

mem[X,0x800005DC] -> 0x0093
mem[X,0x800005DE] -> 0x0010
[384] [M]: 0x800005DC (0x00100093) addi ra, zero, 1
x1 <- 0x00000001

mem[X,0x800005E0] -> 0x1F17
mem[X,0x800005E2] -> 0x0000
[385] [M]: 0x800005E0 (0x00001F17) auipc t5, 1
x30 <- 0x800015E0

mem[X,0x800005E4] -> 0x2023
mem[X,0x800005E6] -> 0xA21F
[386] [M]: 0x800005E4 (0xA21F2023) sw ra, 2592(t5)
htif[0x80001000] <- 0x00000001
htif-syscall-proxy cmd: 0x000000000001

SUCCESS
