git clone --depth 1 --no-tags https://github.com/Sishmasquash/verilog_basics.git f:/verilog_sva_gh_scraper/data/full_repos/682436259
git clone --depth 1 --no-tags https://github.com/Dhruvithakar0913/Single-Port-RAM.git f:/verilog_sva_gh_scraper/data/full_repos/677977112
git clone --depth 1 --no-tags https://github.com/aoowweenn/caravel_user_test.git f:/verilog_sva_gh_scraper/data/full_repos/680966732
git clone --depth 1 --no-tags https://github.com/oliviawu77/NIOSII_ConvolutionEngine.git f:/verilog_sva_gh_scraper/data/full_repos/681560298
git clone --depth 1 --no-tags https://github.com/svkocherla/systolic_array.git f:/verilog_sva_gh_scraper/data/full_repos/678493637
git clone --depth 1 --no-tags https://github.com/pawan0011/2to1_demux.git f:/verilog_sva_gh_scraper/data/full_repos/679216484
git clone --depth 1 --no-tags https://github.com/PranshuMandal/32bitMIPS_Pipelined_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/679805229
git clone --depth 1 --no-tags https://github.com/BoldWinds/SingleCycle-RV-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/682144666
git clone --depth 1 --no-tags https://github.com/Amrendra5/verilog_mini_proj.git f:/verilog_sva_gh_scraper/data/full_repos/683018580
git clone --depth 1 --no-tags https://github.com/lujunk77/my_clock.git f:/verilog_sva_gh_scraper/data/full_repos/683083499
git clone --depth 1 --no-tags https://github.com/patwang16/UIUC_ECE385.git f:/verilog_sva_gh_scraper/data/full_repos/683513043
git clone --depth 1 --no-tags https://github.com/ShubhamMachhi/Digital.system.design.git f:/verilog_sva_gh_scraper/data/full_repos/682686381
git clone --depth 1 --no-tags https://github.com/bommalimanoj110298/UART.git f:/verilog_sva_gh_scraper/data/full_repos/682442762
git clone --depth 1 --no-tags https://github.com/Tushars-97/Implementing-Asynchronous-FIFO-Using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/684438154
git clone --depth 1 --no-tags https://github.com/Chaitanya-Meshram/Sudoku-Solver.git f:/verilog_sva_gh_scraper/data/full_repos/683934898
git clone --depth 1 --no-tags https://github.com/RohanS-14/RTL101.git f:/verilog_sva_gh_scraper/data/full_repos/683975277
git clone --depth 1 --no-tags https://github.com/aryanmohansaxena/HDL-BITS.git f:/verilog_sva_gh_scraper/data/full_repos/683155355
git clone --depth 1 --no-tags https://github.com/kutaybulun/ITCHprotocolParser.git f:/verilog_sva_gh_scraper/data/full_repos/683061427
git clone --depth 1 --no-tags https://github.com/Mohamed-Ayman27/UART.git f:/verilog_sva_gh_scraper/data/full_repos/684168000
git clone --depth 1 --no-tags https://github.com/yhx88huge/project.git f:/verilog_sva_gh_scraper/data/full_repos/684370202
git clone --depth 1 --no-tags https://github.com/Navya-tayi/pes_asic_class.git f:/verilog_sva_gh_scraper/data/full_repos/678829480
git clone --depth 1 --no-tags https://github.com/baliyanshantanu/Asynchronus_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/678756524
git clone --depth 1 --no-tags https://github.com/mohamedhazem511/single-cycle_risc-v.git f:/verilog_sva_gh_scraper/data/full_repos/680811014
git clone --depth 1 --no-tags https://github.com/Spirithead/MIPS_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/680604959
git clone --depth 1 --no-tags https://github.com/DavidN110/Laboratorio-Electronica-Digital-I-Grupo2.git f:/verilog_sva_gh_scraper/data/full_repos/683096257
git clone --depth 1 --no-tags https://github.com/Sharon-03/Verilog_Programs.git f:/verilog_sva_gh_scraper/data/full_repos/682412185
git clone --depth 1 --no-tags https://github.com/Y2Kmeltdown/NeuroRISC.git f:/verilog_sva_gh_scraper/data/full_repos/678235997
git clone --depth 1 --no-tags https://github.com/vladimir-vasyuk/I2Cmaster.git f:/verilog_sva_gh_scraper/data/full_repos/681267506
git clone --depth 1 --no-tags https://github.com/AbdelrahmanKhaled826/clock_divider.git f:/verilog_sva_gh_scraper/data/full_repos/678547591
git clone --depth 1 --no-tags https://github.com/saif-1219/Piano_Tiles.git f:/verilog_sva_gh_scraper/data/full_repos/678547382
git clone --depth 1 --no-tags https://github.com/JheelMak/Counters.git f:/verilog_sva_gh_scraper/data/full_repos/682595570
git clone --depth 1 --no-tags https://github.com/NiharGowdaS/Image-processing-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/682435002
git clone --depth 1 --no-tags https://github.com/srikar555/SPI.git f:/verilog_sva_gh_scraper/data/full_repos/679135850
git clone --depth 1 --no-tags https://github.com/SudeepJoshi22/CORDIC_Unit.git f:/verilog_sva_gh_scraper/data/full_repos/682563753
git clone --depth 1 --no-tags https://github.com/Yash-Barge/computer-architecture-labs.git f:/verilog_sva_gh_scraper/data/full_repos/684004585
git clone --depth 1 --no-tags https://github.com/tanvihang/2023CPUDesign.git f:/verilog_sva_gh_scraper/data/full_repos/681426762
git clone --depth 1 --no-tags https://github.com/jasnoor-sandhu/Bubblesort_vhdl.git f:/verilog_sva_gh_scraper/data/full_repos/680908781
git clone --depth 1 --no-tags https://github.com/ysyou31/fpga-rc.git f:/verilog_sva_gh_scraper/data/full_repos/680945956
git clone --depth 1 --no-tags https://github.com/awitthus/HDL-Bits_MySolutions.git f:/verilog_sva_gh_scraper/data/full_repos/680940683
git clone --depth 1 --no-tags https://github.com/Wyxal/Single-cycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/682119753
git clone --depth 1 --no-tags https://github.com/EECS-151/fpga_labs_fa23.git f:/verilog_sva_gh_scraper/data/full_repos/682324393
git clone --depth 1 --no-tags https://github.com/IsmailS-712/BalanceBug.git f:/verilog_sva_gh_scraper/data/full_repos/682234890
git clone --depth 1 --no-tags https://github.com/himansh107/UART.git f:/verilog_sva_gh_scraper/data/full_repos/682228275
git clone --depth 1 --no-tags https://github.com/drwilkes/low-power-neural-net-digital.git f:/verilog_sva_gh_scraper/data/full_repos/682257695
git clone --depth 1 --no-tags https://github.com/MohamedDawod29/pos-edge-detector.git f:/verilog_sva_gh_scraper/data/full_repos/683531490
git clone --depth 1 --no-tags https://github.com/ravikumar8043/8-Bit-Micro-processor.git f:/verilog_sva_gh_scraper/data/full_repos/683733915
git clone --depth 1 --no-tags https://github.com/radic2682/CNN_accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/683740395
git clone --depth 1 --no-tags https://github.com/AnubhavSinghPawar/Dual-Port-RAM.git f:/verilog_sva_gh_scraper/data/full_repos/683045807
git clone --depth 1 --no-tags https://github.com/sevimeftal/computer-organization-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/683064678
git clone --depth 1 --no-tags https://github.com/rocky910/DSD.git f:/verilog_sva_gh_scraper/data/full_repos/682725517
git clone --depth 1 --no-tags https://github.com/gk97-ux/Full-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/682507995
git clone --depth 1 --no-tags https://github.com/nouramr-ic-d/Traffic-light-controller.git f:/verilog_sva_gh_scraper/data/full_repos/683942460
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-30.git f:/verilog_sva_gh_scraper/data/full_repos/683133448
git clone --depth 1 --no-tags https://github.com/islam-nasser0/ICpedia-internsip-project-RTL2GDSII_flow_for_SPI-flash_design_using_OpenLane.git f:/verilog_sva_gh_scraper/data/full_repos/683094915
git clone --depth 1 --no-tags https://github.com/Ishmam-Zahin/DSD_LAB.git f:/verilog_sva_gh_scraper/data/full_repos/683404679
git clone --depth 1 --no-tags https://github.com/Kulsoomgit/RTL_Practice.git f:/verilog_sva_gh_scraper/data/full_repos/682460687
git clone --depth 1 --no-tags https://github.com/alymmak/ParkingMeter.git f:/verilog_sva_gh_scraper/data/full_repos/681783966
git clone --depth 1 --no-tags https://github.com/NourMamdouh/CLOCK_DIVIDER.git f:/verilog_sva_gh_scraper/data/full_repos/681770360
git clone --depth 1 --no-tags https://github.com/HayatoKimura22/caravel_old.git f:/verilog_sva_gh_scraper/data/full_repos/680361770
git clone --depth 1 --no-tags https://github.com/YunJoongChul/Verilog-LeNet5-5bit-5truncated-END.git f:/verilog_sva_gh_scraper/data/full_repos/679945042
git clone --depth 1 --no-tags https://github.com/johanjino/MazeMaster.git f:/verilog_sva_gh_scraper/data/full_repos/679872430
git clone --depth 1 --no-tags https://github.com/shayan-taheri/CYENG351_EmbeddedSecureNetworking.git f:/verilog_sva_gh_scraper/data/full_repos/684722017
git clone --depth 1 --no-tags https://github.com/Venky-26/Light-weight-stream-cipher-based-on-chaotic-maps.git f:/verilog_sva_gh_scraper/data/full_repos/683686061
git clone --depth 1 --no-tags https://github.com/rolance110/VLSICAD.git f:/verilog_sva_gh_scraper/data/full_repos/683697175
git clone --depth 1 --no-tags https://github.com/vinodkhichar/8-Bit-MicroProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/683799903
git clone --depth 1 --no-tags https://github.com/Mahnoor-ismail01/AI-Verilog-Design.git f:/verilog_sva_gh_scraper/data/full_repos/683817932
git clone --depth 1 --no-tags https://github.com/Aakulmalhotra/Car-parking-system-using-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/678902401
git clone --depth 1 --no-tags https://github.com/m7md5303/ALS_Unit.git f:/verilog_sva_gh_scraper/data/full_repos/679032279
git clone --depth 1 --no-tags https://github.com/dylee0907/RISC_MIPS_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/679218294
git clone --depth 1 --no-tags https://github.com/ketzx/MIPS32-Processor-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/679610790
git clone --depth 1 --no-tags https://github.com/ronakr010/Multiply-and-Accumulate-MAC-circuit-using-Dadda-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/678522008
git clone --depth 1 --no-tags https://github.com/Roy-Ayalon/m-fifo.git f:/verilog_sva_gh_scraper/data/full_repos/678464627
git clone --depth 1 --no-tags https://github.com/KingsleyHng/3-Bit-Asynchronous-Graycode-Upcounter.git f:/verilog_sva_gh_scraper/data/full_repos/678040775
git clone --depth 1 --no-tags https://github.com/AzeemRG/asic_special_topic.git f:/verilog_sva_gh_scraper/data/full_repos/678245588
git clone --depth 1 --no-tags https://github.com/mfaydingtu/deltaHW_mfa.git f:/verilog_sva_gh_scraper/data/full_repos/679198174
git clone --depth 1 --no-tags https://github.com/reemashour118/Single_Cyclic_RISC_V_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/678211045
git clone --depth 1 --no-tags https://github.com/bnbn6969/DCG_SUMMER_PRA.git f:/verilog_sva_gh_scraper/data/full_repos/678677265
git clone --depth 1 --no-tags https://github.com/angrybunny404/CTF.git f:/verilog_sva_gh_scraper/data/full_repos/678640486
git clone --depth 1 --no-tags https://github.com/PoojithaVadinuri/RTL_Coding_Challenge.git f:/verilog_sva_gh_scraper/data/full_repos/683380330
git clone --depth 1 --no-tags https://github.com/odin2985/FPGA-CNN-accelerator-based-on-systolic-array.git f:/verilog_sva_gh_scraper/data/full_repos/685860315
git clone --depth 1 --no-tags https://github.com/Buck008/Transformer-Accelerator-Based-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/687335291
git clone --depth 1 --no-tags https://github.com/wLUOw/SUSTech_Math_Course_Materials.git f:/verilog_sva_gh_scraper/data/full_repos/689341292
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/MegaDrive_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/685867737
git clone --depth 1 --no-tags https://github.com/psomashekar/Raizing_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/689838090
git clone --depth 1 --no-tags https://github.com/sec-int/lowlatency_tutorial.git f:/verilog_sva_gh_scraper/data/full_repos/689194924
git clone --depth 1 --no-tags https://github.com/mhz20031217/nju-verilated-digital-lab.git f:/verilog_sva_gh_scraper/data/full_repos/688287432
git clone --depth 1 --no-tags https://github.com/srimanthtenneti/Hell_Fire_SoC_Demo.git f:/verilog_sva_gh_scraper/data/full_repos/687101576
git clone --depth 1 --no-tags https://github.com/yeshvanth-m/AES-128.git f:/verilog_sva_gh_scraper/data/full_repos/692056391
git clone --depth 1 --no-tags https://github.com/TinyTapeout/tinytapeout-05.git f:/verilog_sva_gh_scraper/data/full_repos/690723808
git clone --depth 1 --no-tags https://github.com/DOUDIU/AXIS-AXI4-AXIS.git f:/verilog_sva_gh_scraper/data/full_repos/691340199
git clone --depth 1 --no-tags https://github.com/tunasmoothie/cameralink_axis_rx.git f:/verilog_sva_gh_scraper/data/full_repos/688294267
git clone --depth 1 --no-tags https://github.com/ppy2/FPGA_PCM2DSD.git f:/verilog_sva_gh_scraper/data/full_repos/687915447
git clone --depth 1 --no-tags https://github.com/TooyamaYuuouji/dsp_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/689322546
git clone --depth 1 --no-tags https://github.com/Shahriar-0/Computer-Aided-Design-Course-Projects-F2024.git f:/verilog_sva_gh_scraper/data/full_repos/686643533
git clone --depth 1 --no-tags https://github.com/Howie354/4_channel_DMA.git f:/verilog_sva_gh_scraper/data/full_repos/690089569
git clone --depth 1 --no-tags https://github.com/MengYueqi/HIT_CPU_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/685832658
git clone --depth 1 --no-tags https://github.com/amnqryz/fixed-and-float.git f:/verilog_sva_gh_scraper/data/full_repos/689176842
git clone --depth 1 --no-tags https://github.com/EngAhmed21/MIPS-Singe-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/685524951
git clone --depth 1 --no-tags https://github.com/czz-zzc/cordic-fft.git f:/verilog_sva_gh_scraper/data/full_repos/686500130
git clone --depth 1 --no-tags https://github.com/LiuZhetan/dlco_solutions.git f:/verilog_sva_gh_scraper/data/full_repos/692098632
