(footprint "SMB" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 0)
  (fp_text reference "Ref**" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp 02f7df5d-c7dd-4171-b6ea-8fa09ad0fc3f)
  )
  (fp_text value "SMB" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp 632b5923-3237-4a1c-92ac-87c322067fc9)
  )
  (fp_poly (pts
      (xy -3.5 -1.25)
      (xy -2.535 -1.25)
      (xy -2.5354 -2.2)
      (xy 2.535 -2.2)
      (xy 2.535 -1.25)
      (xy 3.5 -1.25)
      (xy 3.5 1.25)
      (xy 2.535 1.25)
      (xy 2.535 2.2)
      (xy -2.535 2.2)
      (xy -2.535 1.25)
      (xy -3.5 1.25)
    ) (layer "F.CrtYd") (width 0) (fill solid) (tstamp e9ab33e6-3684-4f9d-a2ca-15ac57631b93))
  (fp_text reference ">NAME" (at -0.3 -3.5 unlocked) (layer "F.SilkS")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp ff02ed86-6a96-4577-bc9c-6a2e0cb49cd0)
  )
  (fp_text value ">VALUE" (at -0.3 -2.6 unlocked) (layer "F.Fab")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp d467d834-09ca-4fe8-b66b-98159a596e0d)
  )
  (fp_line (start -2.28 -1.97) (end 2.28 -1.97) (layer "F.SilkS") (width 0.127) (tstamp 41914313-b79c-48c9-b02e-62c9da08bee5))
  (fp_line (start -2.28 1.97) (end 2.28 1.97) (layer "F.SilkS") (width 0.127) (tstamp 1709d535-7467-488d-a192-6aee0d0aabf5))
  (fp_line (start -2.285 -1.97) (end -2.285 -1.35) (layer "F.SilkS") (width 0.127) (tstamp e81503d1-1151-4073-8148-4c0794de7b04))
  (fp_line (start -2.285 1.97) (end -2.285 1.35) (layer "F.SilkS") (width 0.127) (tstamp 0f90131e-b652-4a6d-95a0-b60fa341217b))
  (fp_line (start 2.285 -1.97) (end 2.285 -1.35) (layer "F.SilkS") (width 0.127) (tstamp 1c5748e8-9766-4d60-bf53-e6bfae5f34fd))
  (fp_line (start 2.285 1.97) (end 2.285 1.35) (layer "F.SilkS") (width 0.127) (tstamp 577430da-9635-4cd5-94b2-d905f8f873e9))
  (fp_line (start -0.6 -1.9) (end -0.6 1.9) (layer "F.SilkS") (width 0.254) (tstamp eb0e595c-6e6e-4855-9a18-a3a80fa1224b))
  (pad "CATHODE" smd rect (at -2.15 0) (size 2.5 2.3) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp fc440567-55f8-49bf-bd78-cebd9c095d09))
  (pad "ANODE" smd rect (at 2.15 0) (size 2.5 2.3) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp 30636fe6-c7a3-49d9-a169-719b0dc70e93))
)
