module enc4_2_tb( );
reg [3:0] din;
wire [1:0] dout;
enc4_2 g1 (din, dout);
initial
begin
din = 0;
#10; din=1;
#10; din=2;
#10; din=4;
#10; din=8;
end
initial 
begin
$monitor($time, “din=%b, dout=%b”, din, dout);
end
initial 
#150 $finish;
endmodule