{
  "comments": [
    {
      "unresolved": true,
      "key": {
        "uuid": "68de385a_dddbbf67",
        "filename": "/COMMIT_MSG",
        "patchSetId": 3
      },
      "lineNbr": 9,
      "author": {
        "id": 1000228
      },
      "writtenOn": "2023-02-27T08:15:14Z",
      "side": 1,
      "message": "Note, for the record, this is true for fast calls until SMCCC v1.2.\nFrom SMCCCv1.3, bit 16 shall be ignored and the SiP handler may not return an error in case this bit is set.",
      "range": {
        "startLine": 9,
        "startChar": 0,
        "endLine": 9,
        "endChar": 60
      },
      "revId": "09b342a9d3aa030bde6d52e39203b9b8c8e6b106",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": false,
      "key": {
        "uuid": "e548550a_969bc28c",
        "filename": "/PATCHSET_LEVEL",
        "patchSetId": 3
      },
      "lineNbr": 0,
      "author": {
        "id": 1000049
      },
      "writtenOn": "2023-02-17T16:53:34Z",
      "side": 1,
      "message": "No failures so far, just a style warning.\n\nResult : SUCCESS\n\n  CHECKING STYLE\n\n[*] Checking style of \u002709b342a9d3aa030bde6d52e39203b9b8c8e6b106\u0027\n\nplat/xilinx/zynqmp/sip_svc_setup.c:67: WARNING: line length of 122 exceeds 100 columns\n+\tVERBOSE(\"SMCID: 0x%08x, x1: 0x%016\" PRIx64 \", x2: 0x%016\" PRIx64 \", x3: 0x%016\" PRIx64 \", x4: 0x%016\" PRIx64 \"\\n\",\n\ntotal: 0 errors, 1 warnings, 47 lines checked\n\n[*] Checking style of \u0027a9113966c35af281e9c8972b1209646963ff55d0\u0027\n\nWaiting for CI run to complete, I let you guys decide if the warning needs addressing.",
      "revId": "09b342a9d3aa030bde6d52e39203b9b8c8e6b106",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": false,
      "key": {
        "uuid": "ea73ea25_d1a37dbb",
        "filename": "/PATCHSET_LEVEL",
        "patchSetId": 3
      },
      "lineNbr": 0,
      "author": {
        "id": 1000049
      },
      "writtenOn": "2023-02-18T00:04:48Z",
      "side": 1,
      "message": "CI error was an infra timeout. All tests passed though.\n\nIt\u0027s approved but not yet merged. If you don\u0027t want to address the warning let me know and I\u0027ll merge.",
      "revId": "09b342a9d3aa030bde6d52e39203b9b8c8e6b106",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": false,
      "key": {
        "uuid": "7560133e_55a8b5c8",
        "filename": "/PATCHSET_LEVEL",
        "patchSetId": 3
      },
      "lineNbr": 0,
      "author": {
        "id": 1000469
      },
      "writtenOn": "2023-02-18T11:09:57Z",
      "side": 1,
      "message": "I was thinking to break that line to fit inside 80 chars but long lines were problem long time ago but not now that\u0027s why decided to keep it on single line.",
      "parentUuid": "e548550a_969bc28c",
      "revId": "09b342a9d3aa030bde6d52e39203b9b8c8e6b106",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "0d7aa568_600bd5ea",
        "filename": "plat/xilinx/zynqmp/sip_svc_setup.c",
        "patchSetId": 3
      },
      "lineNbr": 76,
      "author": {
        "id": 1000228
      },
      "writtenOn": "2023-02-27T08:15:14Z",
      "side": 1,
      "message": "From SMCCCv1.3, Bit 16 (SVE hint) shall be allowed to be either 0 or 1.\nThe spec changed to ensure bits 23:17 are zero and the mask does no longer include bit 16.",
      "range": {
        "startLine": 76,
        "startChar": 1,
        "endLine": 76,
        "endChar": 30
      },
      "revId": "09b342a9d3aa030bde6d52e39203b9b8c8e6b106",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    }
  ]
}