
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/f3m_sub/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/f3m_sub
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3m_sub.v
# synth_design -part xc7z020clg484-3 -top f3m_sub -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top f3m_sub -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 111225 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.535 ; gain = 31.895 ; free physical = 246435 ; free virtual = 314245
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'f3m_sub' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3m_sub.v:10]
INFO: [Synth 8-6157] synthesizing module 'f3_sub' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3m_sub.v:20]
INFO: [Synth 8-6157] synthesizing module 'f3_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3m_sub.v:25]
INFO: [Synth 8-6155] done synthesizing module 'f3_add' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3m_sub.v:25]
INFO: [Synth 8-6155] done synthesizing module 'f3_sub' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3m_sub.v:20]
INFO: [Synth 8-6155] done synthesizing module 'f3m_sub' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3m_sub.v:10]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 77.660 ; free physical = 246462 ; free virtual = 314273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 77.660 ; free physical = 246462 ; free virtual = 314274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.301 ; gain = 85.660 ; free physical = 246462 ; free virtual = 314273
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.297 ; gain = 93.656 ; free physical = 246417 ; free virtual = 314230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1695.281 ; gain = 226.641 ; free physical = 246063 ; free virtual = 313861
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1695.285 ; gain = 226.645 ; free physical = 246036 ; free virtual = 313833
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1703.289 ; gain = 234.648 ; free physical = 246037 ; free virtual = 313835
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1703.293 ; gain = 234.652 ; free physical = 246012 ; free virtual = 313810
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1703.293 ; gain = 234.652 ; free physical = 246012 ; free virtual = 313809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1703.293 ; gain = 234.652 ; free physical = 246027 ; free virtual = 313824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1703.293 ; gain = 234.652 ; free physical = 246026 ; free virtual = 313824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1703.293 ; gain = 234.652 ; free physical = 246025 ; free virtual = 313822
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1703.293 ; gain = 234.652 ; free physical = 246025 ; free virtual = 313822
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT4 |   194|
+------+-----+------+

Report Instance Areas: 
+------+--------------+-----------+------+
|      |Instance      |Module     |Cells |
+------+--------------+-----------+------+
|1     |top           |           |   194|
|2     |  \aa[0].aa   |f3_sub     |     2|
|3     |    m1        |f3_add_191 |     2|
|4     |  \aa[10].aa  |f3_sub_0   |     2|
|5     |    m1        |f3_add_190 |     2|
|6     |  \aa[11].aa  |f3_sub_1   |     2|
|7     |    m1        |f3_add_189 |     2|
|8     |  \aa[12].aa  |f3_sub_2   |     2|
|9     |    m1        |f3_add_188 |     2|
|10    |  \aa[13].aa  |f3_sub_3   |     2|
|11    |    m1        |f3_add_187 |     2|
|12    |  \aa[14].aa  |f3_sub_4   |     2|
|13    |    m1        |f3_add_186 |     2|
|14    |  \aa[15].aa  |f3_sub_5   |     2|
|15    |    m1        |f3_add_185 |     2|
|16    |  \aa[16].aa  |f3_sub_6   |     2|
|17    |    m1        |f3_add_184 |     2|
|18    |  \aa[17].aa  |f3_sub_7   |     2|
|19    |    m1        |f3_add_183 |     2|
|20    |  \aa[18].aa  |f3_sub_8   |     2|
|21    |    m1        |f3_add_182 |     2|
|22    |  \aa[19].aa  |f3_sub_9   |     2|
|23    |    m1        |f3_add_181 |     2|
|24    |  \aa[1].aa   |f3_sub_10  |     2|
|25    |    m1        |f3_add_180 |     2|
|26    |  \aa[20].aa  |f3_sub_11  |     2|
|27    |    m1        |f3_add_179 |     2|
|28    |  \aa[21].aa  |f3_sub_12  |     2|
|29    |    m1        |f3_add_178 |     2|
|30    |  \aa[22].aa  |f3_sub_13  |     2|
|31    |    m1        |f3_add_177 |     2|
|32    |  \aa[23].aa  |f3_sub_14  |     2|
|33    |    m1        |f3_add_176 |     2|
|34    |  \aa[24].aa  |f3_sub_15  |     2|
|35    |    m1        |f3_add_175 |     2|
|36    |  \aa[25].aa  |f3_sub_16  |     2|
|37    |    m1        |f3_add_174 |     2|
|38    |  \aa[26].aa  |f3_sub_17  |     2|
|39    |    m1        |f3_add_173 |     2|
|40    |  \aa[27].aa  |f3_sub_18  |     2|
|41    |    m1        |f3_add_172 |     2|
|42    |  \aa[28].aa  |f3_sub_19  |     2|
|43    |    m1        |f3_add_171 |     2|
|44    |  \aa[29].aa  |f3_sub_20  |     2|
|45    |    m1        |f3_add_170 |     2|
|46    |  \aa[2].aa   |f3_sub_21  |     2|
|47    |    m1        |f3_add_169 |     2|
|48    |  \aa[30].aa  |f3_sub_22  |     2|
|49    |    m1        |f3_add_168 |     2|
|50    |  \aa[31].aa  |f3_sub_23  |     2|
|51    |    m1        |f3_add_167 |     2|
|52    |  \aa[32].aa  |f3_sub_24  |     2|
|53    |    m1        |f3_add_166 |     2|
|54    |  \aa[33].aa  |f3_sub_25  |     2|
|55    |    m1        |f3_add_165 |     2|
|56    |  \aa[34].aa  |f3_sub_26  |     2|
|57    |    m1        |f3_add_164 |     2|
|58    |  \aa[35].aa  |f3_sub_27  |     2|
|59    |    m1        |f3_add_163 |     2|
|60    |  \aa[36].aa  |f3_sub_28  |     2|
|61    |    m1        |f3_add_162 |     2|
|62    |  \aa[37].aa  |f3_sub_29  |     2|
|63    |    m1        |f3_add_161 |     2|
|64    |  \aa[38].aa  |f3_sub_30  |     2|
|65    |    m1        |f3_add_160 |     2|
|66    |  \aa[39].aa  |f3_sub_31  |     2|
|67    |    m1        |f3_add_159 |     2|
|68    |  \aa[3].aa   |f3_sub_32  |     2|
|69    |    m1        |f3_add_158 |     2|
|70    |  \aa[40].aa  |f3_sub_33  |     2|
|71    |    m1        |f3_add_157 |     2|
|72    |  \aa[41].aa  |f3_sub_34  |     2|
|73    |    m1        |f3_add_156 |     2|
|74    |  \aa[42].aa  |f3_sub_35  |     2|
|75    |    m1        |f3_add_155 |     2|
|76    |  \aa[43].aa  |f3_sub_36  |     2|
|77    |    m1        |f3_add_154 |     2|
|78    |  \aa[44].aa  |f3_sub_37  |     2|
|79    |    m1        |f3_add_153 |     2|
|80    |  \aa[45].aa  |f3_sub_38  |     2|
|81    |    m1        |f3_add_152 |     2|
|82    |  \aa[46].aa  |f3_sub_39  |     2|
|83    |    m1        |f3_add_151 |     2|
|84    |  \aa[47].aa  |f3_sub_40  |     2|
|85    |    m1        |f3_add_150 |     2|
|86    |  \aa[48].aa  |f3_sub_41  |     2|
|87    |    m1        |f3_add_149 |     2|
|88    |  \aa[49].aa  |f3_sub_42  |     2|
|89    |    m1        |f3_add_148 |     2|
|90    |  \aa[4].aa   |f3_sub_43  |     2|
|91    |    m1        |f3_add_147 |     2|
|92    |  \aa[50].aa  |f3_sub_44  |     2|
|93    |    m1        |f3_add_146 |     2|
|94    |  \aa[51].aa  |f3_sub_45  |     2|
|95    |    m1        |f3_add_145 |     2|
|96    |  \aa[52].aa  |f3_sub_46  |     2|
|97    |    m1        |f3_add_144 |     2|
|98    |  \aa[53].aa  |f3_sub_47  |     2|
|99    |    m1        |f3_add_143 |     2|
|100   |  \aa[54].aa  |f3_sub_48  |     2|
|101   |    m1        |f3_add_142 |     2|
|102   |  \aa[55].aa  |f3_sub_49  |     2|
|103   |    m1        |f3_add_141 |     2|
|104   |  \aa[56].aa  |f3_sub_50  |     2|
|105   |    m1        |f3_add_140 |     2|
|106   |  \aa[57].aa  |f3_sub_51  |     2|
|107   |    m1        |f3_add_139 |     2|
|108   |  \aa[58].aa  |f3_sub_52  |     2|
|109   |    m1        |f3_add_138 |     2|
|110   |  \aa[59].aa  |f3_sub_53  |     2|
|111   |    m1        |f3_add_137 |     2|
|112   |  \aa[5].aa   |f3_sub_54  |     2|
|113   |    m1        |f3_add_136 |     2|
|114   |  \aa[60].aa  |f3_sub_55  |     2|
|115   |    m1        |f3_add_135 |     2|
|116   |  \aa[61].aa  |f3_sub_56  |     2|
|117   |    m1        |f3_add_134 |     2|
|118   |  \aa[62].aa  |f3_sub_57  |     2|
|119   |    m1        |f3_add_133 |     2|
|120   |  \aa[63].aa  |f3_sub_58  |     2|
|121   |    m1        |f3_add_132 |     2|
|122   |  \aa[64].aa  |f3_sub_59  |     2|
|123   |    m1        |f3_add_131 |     2|
|124   |  \aa[65].aa  |f3_sub_60  |     2|
|125   |    m1        |f3_add_130 |     2|
|126   |  \aa[66].aa  |f3_sub_61  |     2|
|127   |    m1        |f3_add_129 |     2|
|128   |  \aa[67].aa  |f3_sub_62  |     2|
|129   |    m1        |f3_add_128 |     2|
|130   |  \aa[68].aa  |f3_sub_63  |     2|
|131   |    m1        |f3_add_127 |     2|
|132   |  \aa[69].aa  |f3_sub_64  |     2|
|133   |    m1        |f3_add_126 |     2|
|134   |  \aa[6].aa   |f3_sub_65  |     2|
|135   |    m1        |f3_add_125 |     2|
|136   |  \aa[70].aa  |f3_sub_66  |     2|
|137   |    m1        |f3_add_124 |     2|
|138   |  \aa[71].aa  |f3_sub_67  |     2|
|139   |    m1        |f3_add_123 |     2|
|140   |  \aa[72].aa  |f3_sub_68  |     2|
|141   |    m1        |f3_add_122 |     2|
|142   |  \aa[73].aa  |f3_sub_69  |     2|
|143   |    m1        |f3_add_121 |     2|
|144   |  \aa[74].aa  |f3_sub_70  |     2|
|145   |    m1        |f3_add_120 |     2|
|146   |  \aa[75].aa  |f3_sub_71  |     2|
|147   |    m1        |f3_add_119 |     2|
|148   |  \aa[76].aa  |f3_sub_72  |     2|
|149   |    m1        |f3_add_118 |     2|
|150   |  \aa[77].aa  |f3_sub_73  |     2|
|151   |    m1        |f3_add_117 |     2|
|152   |  \aa[78].aa  |f3_sub_74  |     2|
|153   |    m1        |f3_add_116 |     2|
|154   |  \aa[79].aa  |f3_sub_75  |     2|
|155   |    m1        |f3_add_115 |     2|
|156   |  \aa[7].aa   |f3_sub_76  |     2|
|157   |    m1        |f3_add_114 |     2|
|158   |  \aa[80].aa  |f3_sub_77  |     2|
|159   |    m1        |f3_add_113 |     2|
|160   |  \aa[81].aa  |f3_sub_78  |     2|
|161   |    m1        |f3_add_112 |     2|
|162   |  \aa[82].aa  |f3_sub_79  |     2|
|163   |    m1        |f3_add_111 |     2|
|164   |  \aa[83].aa  |f3_sub_80  |     2|
|165   |    m1        |f3_add_110 |     2|
|166   |  \aa[84].aa  |f3_sub_81  |     2|
|167   |    m1        |f3_add_109 |     2|
|168   |  \aa[85].aa  |f3_sub_82  |     2|
|169   |    m1        |f3_add_108 |     2|
|170   |  \aa[86].aa  |f3_sub_83  |     2|
|171   |    m1        |f3_add_107 |     2|
|172   |  \aa[87].aa  |f3_sub_84  |     2|
|173   |    m1        |f3_add_106 |     2|
|174   |  \aa[88].aa  |f3_sub_85  |     2|
|175   |    m1        |f3_add_105 |     2|
|176   |  \aa[89].aa  |f3_sub_86  |     2|
|177   |    m1        |f3_add_104 |     2|
|178   |  \aa[8].aa   |f3_sub_87  |     2|
|179   |    m1        |f3_add_103 |     2|
|180   |  \aa[90].aa  |f3_sub_88  |     2|
|181   |    m1        |f3_add_102 |     2|
|182   |  \aa[91].aa  |f3_sub_89  |     2|
|183   |    m1        |f3_add_101 |     2|
|184   |  \aa[92].aa  |f3_sub_90  |     2|
|185   |    m1        |f3_add_100 |     2|
|186   |  \aa[93].aa  |f3_sub_91  |     2|
|187   |    m1        |f3_add_99  |     2|
|188   |  \aa[94].aa  |f3_sub_92  |     2|
|189   |    m1        |f3_add_98  |     2|
|190   |  \aa[95].aa  |f3_sub_93  |     2|
|191   |    m1        |f3_add_97  |     2|
|192   |  \aa[96].aa  |f3_sub_94  |     2|
|193   |    m1        |f3_add_96  |     2|
|194   |  \aa[9].aa   |f3_sub_95  |     2|
|195   |    m1        |f3_add     |     2|
+------+--------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1703.293 ; gain = 234.652 ; free physical = 246023 ; free virtual = 313821
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1703.293 ; gain = 234.652 ; free physical = 246025 ; free virtual = 313822
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1703.297 ; gain = 234.652 ; free physical = 246033 ; free virtual = 313831
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1847.465 ; gain = 0.000 ; free physical = 245885 ; free virtual = 313683
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1847.465 ; gain = 378.922 ; free physical = 245942 ; free virtual = 313739
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2410.117 ; gain = 562.652 ; free physical = 244806 ; free virtual = 312604
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2410.117 ; gain = 0.000 ; free physical = 244806 ; free virtual = 312604
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2434.129 ; gain = 0.000 ; free physical = 244788 ; free virtual = 312586
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/f3m_sub/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/f3m_sub/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2534.391 ; gain = 0.004 ; free physical = 245660 ; free virtual = 313456

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: d6f15790

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2534.391 ; gain = 0.000 ; free physical = 245659 ; free virtual = 313455

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d6f15790

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2534.391 ; gain = 0.000 ; free physical = 245658 ; free virtual = 313454
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: d6f15790

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2534.391 ; gain = 0.000 ; free physical = 245658 ; free virtual = 313454
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: d6f15790

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2534.391 ; gain = 0.000 ; free physical = 245658 ; free virtual = 313454
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: d6f15790

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2534.391 ; gain = 0.000 ; free physical = 245658 ; free virtual = 313454
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: d6f15790

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2534.391 ; gain = 0.000 ; free physical = 245654 ; free virtual = 313450
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: d6f15790

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2534.391 ; gain = 0.000 ; free physical = 245653 ; free virtual = 313449
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2534.391 ; gain = 0.000 ; free physical = 245653 ; free virtual = 313449
Ending Logic Optimization Task | Checksum: d6f15790

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2534.391 ; gain = 0.000 ; free physical = 245653 ; free virtual = 313449

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: d6f15790

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2534.391 ; gain = 0.000 ; free physical = 245644 ; free virtual = 313440

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: d6f15790

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2534.391 ; gain = 0.000 ; free physical = 245644 ; free virtual = 313440

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2534.391 ; gain = 0.000 ; free physical = 245644 ; free virtual = 313440
Ending Netlist Obfuscation Task | Checksum: d6f15790

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2534.391 ; gain = 0.000 ; free physical = 245644 ; free virtual = 313440
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2534.391 ; gain = 0.004 ; free physical = 245643 ; free virtual = 313440
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: d6f15790
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module f3m_sub ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2566.375 ; gain = 0.000 ; free physical = 245643 ; free virtual = 313439
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2566.375 ; gain = 0.000 ; free physical = 245642 ; free virtual = 313438
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2566.375 ; gain = 0.000 ; free physical = 245642 ; free virtual = 313438
Power optimization passes: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2566.375 ; gain = 0.000 ; free physical = 245641 ; free virtual = 313437
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2566.375 ; gain = 0.000 ; free physical = 245610 ; free virtual = 313406
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 245613 ; free virtual = 313409


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design f3m_sub ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 0
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: d6f15790

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 245612 ; free virtual = 313408
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: d6f15790
Power optimization: Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2686.434 ; gain = 152.043 ; free physical = 245622 ; free virtual = 313418
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 27646336 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d6f15790

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 245653 ; free virtual = 313449
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: d6f15790

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 245653 ; free virtual = 313449
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: d6f15790

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 245652 ; free virtual = 313448
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: d6f15790

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 245652 ; free virtual = 313448
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: d6f15790

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 245651 ; free virtual = 313447

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 245652 ; free virtual = 313448
Ending Netlist Obfuscation Task | Checksum: d6f15790

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 245652 ; free virtual = 313448
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 245408 ; free virtual = 313204
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1fc89b54

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 245408 ; free virtual = 313204
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 245407 ; free virtual = 313203

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1fc89b54

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 245386 ; free virtual = 313182

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 6fae254b

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 245385 ; free virtual = 313181

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 6fae254b

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 245383 ; free virtual = 313179
Phase 1 Placer Initialization | Checksum: 6fae254b

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 245382 ; free virtual = 313178

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 6fae254b

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 245380 ; free virtual = 313176
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 10beedde4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 245359 ; free virtual = 313155

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10beedde4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 245356 ; free virtual = 313152

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2848de44

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 245293 ; free virtual = 313089

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: c34be5bc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 245292 ; free virtual = 313088

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: c34be5bc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 245292 ; free virtual = 313088

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: ef9d12ae

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 245234 ; free virtual = 313030

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: ef9d12ae

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 245234 ; free virtual = 313030

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: ef9d12ae

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 245234 ; free virtual = 313030
Phase 3 Detail Placement | Checksum: ef9d12ae

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 245234 ; free virtual = 313030

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: ef9d12ae

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 245233 ; free virtual = 313029

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ef9d12ae

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 245235 ; free virtual = 313031

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: ef9d12ae

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 245235 ; free virtual = 313031

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 245235 ; free virtual = 313031
Phase 4.4 Final Placement Cleanup | Checksum: ef9d12ae

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 245234 ; free virtual = 313030
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ef9d12ae

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 245234 ; free virtual = 313030
Ending Placer Task | Checksum: 2a003e11

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 245248 ; free virtual = 313044
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 245248 ; free virtual = 313044
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 245216 ; free virtual = 313012
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 245185 ; free virtual = 312981
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 245179 ; free virtual = 312977
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/f3m_sub/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: a37a2bd ConstDB: 0 ShapeSum: 1fc89b54 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "B[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[124]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[124]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[125]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[125]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[124]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[124]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[125]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[125]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[144]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[144]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[145]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[145]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[144]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[144]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[145]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[145]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[146]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[146]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[147]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[147]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[146]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[146]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[147]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[147]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[148]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[148]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[149]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[149]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[148]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[148]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[149]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[149]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[150]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[150]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[151]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[151]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[150]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[150]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[151]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[151]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[128]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[128]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[129]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[129]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[128]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[128]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[129]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[129]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[130]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[130]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[131]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[131]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[130]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[130]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[131]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[131]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[132]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[132]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[133]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[133]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[132]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[132]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[133]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[133]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[134]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[134]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[135]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[135]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[134]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[134]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[135]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[135]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[126]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[126]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[127]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[127]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[126]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[126]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[127]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[127]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 1212f3ec6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 246256 ; free virtual = 314049
Post Restoration Checksum: NetGraph: e1ba719e NumContArr: 3f74cd28 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1212f3ec6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 246251 ; free virtual = 314043

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1212f3ec6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 246213 ; free virtual = 314005

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1212f3ec6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 246213 ; free virtual = 314005
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 5025595c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 246184 ; free virtual = 313976
Phase 2 Router Initialization | Checksum: 5025595c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 246182 ; free virtual = 313975

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 5025595c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 246134 ; free virtual = 313926

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 5025595c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 246145 ; free virtual = 313937
Phase 4 Rip-up And Reroute | Checksum: 5025595c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 246146 ; free virtual = 313938

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 5025595c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 246145 ; free virtual = 313938

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 5025595c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 246144 ; free virtual = 313936
Phase 5 Delay and Skew Optimization | Checksum: 5025595c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 246143 ; free virtual = 313935

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 5025595c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 246134 ; free virtual = 313927
Phase 6.1 Hold Fix Iter | Checksum: 5025595c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 246134 ; free virtual = 313926
Phase 6 Post Hold Fix | Checksum: 5025595c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 246134 ; free virtual = 313926

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 5025595c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 246127 ; free virtual = 313919

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 5025595c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 246125 ; free virtual = 313917

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 5025595c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 246125 ; free virtual = 313917

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 5025595c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 246123 ; free virtual = 313915
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 246153 ; free virtual = 313946

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 246152 ; free virtual = 313944
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 246156 ; free virtual = 313948
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 246153 ; free virtual = 313946
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2686.434 ; gain = 0.000 ; free physical = 246148 ; free virtual = 313941
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/f3m_sub/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/f3m_sub/post_route_power.rpt
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/f3m_sub/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/f3m_sub/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2811.566 ; gain = 40.023 ; free physical = 246974 ; free virtual = 314725
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 21:03:27 2022...
