# Chip-Design-Workshop
Section 1 Tasks - Section 1 - Interpretation of open-source EDA, OpenLANE and Sky130 PDK 
1. Run 'picorv32a' design synthesis using OpenLANE flow and generate necessary outputs.
![Screenshot 2025-01-29 182259](https://github.com/user-attachments/assets/8973e83a-0418-4297-a05e-638133868c4c)
![Screenshot 2025-01-29 182554](https://github.com/user-attachments/assets/631cbb0b-bb7e-48eb-a52f-0f61532b2bc8)
2. Calculate the flop ratio.
![Screenshot 2025-01-30 215424](https://github.com/user-attachments/assets/3a8d41b4-1ec6-4993-9c9e-3f2d608beda4)
Calculation of Flop Ratio and DFF %
Flop Ratio = 1613/14876 = 0.108429685
Percentage of DFF's = 0.108429685*100 = 10.84296854 %
Section 2 - Good floorplan vs bad floorplan and introduction to library cells
1. Run 'picorv32a' design floorplan using OpenLANE flow and generate necessary outputs.
![Screenshot 2025-01-31 172142](https://github.com/user-attachments/assets/f425a617-3ab7-4e92-9cfc-588be5bd7588)
![Screenshot 2025-01-31 172218](https://github.com/user-attachments/assets/0e2448a5-4411-4554-942d-4fb0dc80bebc)
![Screenshot 2025-01-31 172328](https://github.com/user-attachments/assets/152e2b69-e781-481c-9909-252e21ddebff)
![Screenshot 2025-01-31 172403](https://github.com/user-attachments/assets/60889f80-7e61-4223-a5c3-d37b22e33d8e)
