================================================================
== Design Size Report
================================================================

* Total Instructions per Compilation Phase
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Phase         | Step                        | Instructions | Description                                                                            |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Compile/Link  |                             |     1,393    | After all functions are compiled and linked into a single design                       |
|               |                             |              |                                                                                        |
| Unroll/Inline |                             |              | After user unroll and inline pragmas are applied                                       |
|               | (1) unroll                  |    24,703    | user unroll pragmas are applied                                                        |
|               | (2) simplification          |    12,243    | simplification of applied user unroll pragmas                                          |
|               | (3) inline                  |    11,966    | user inline pragmas are applied                                                        |
|               | (4) simplification          |    11,826    | simplification of applied user inline pragmas                                          |
|               |                             |              |                                                                                        |
| Array/Struct  |                             |              | After user array partition and struct aggregate/disaggregate pragmas are applied       |
|               | (1) array partition         | 3,047,764 *  | user array partition pragmas are applied                                               |
|               | (2) simplification          |    61,721    | simplification of applied user array partition & struct aggregate/disaggregate pragmas |
|               | (3) aggregate/disaggregate  |    61,724    | user struct aggregate/disaggregate pragmas are applied                                 |
|               | (4) array reshape           |    61,856    | apply array reshape pragmas                                                            |
|               | (5) access patterns         |    61,832    | array access pattern optmizations                                                      |
|               |                             |              |                                                                                        |
| Performance   |                             |              | After transformations are applied to meet performance pragma targets                   |
|               | (1) loop simplification     |    61,842    | loop and instruction simplification                                                    |
|               | (2) parallelization         |    61,821    | loops are unrolled or pipelined to meet performance targets                            |
|               | (3) array partition         |    61,821    | arrays are partitioned to meet performance targets                                     |
|               | (4) simplification          |    61,821    | simplification of design after performance transformations                             |
|               |                             |              |                                                                                        |
| HW Transforms |                             |              | After hardware transfomations                                                          |
|               | (1) lowering                |    61,858    | initial conversion to HW specific instructions                                         |
|               | (2) optimizations           |    61,938    | high level synthesis optimizations                                                     |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
    * - Exceeded design size warning message threshold

* Instructions per Function for each Compilation Phase
+--------------+------------------------+--------------+---------------+--------------+-------------+---------------+
| Function     | Location               | Compile/Link | Unroll/Inline | Array/Struct | Performance | HW Transforms |
+--------------+------------------------+--------------+---------------+--------------+-------------+---------------+
| + kernel_nlp | code_generated.cpp:266 | 1,393        | 11,826        | 61,832       | 61,821      | 61,938        |
|    load_E    | code_generated.cpp:12  |   69         |    29         | 4,828        | 4,827       | 4,833         |
|    load_A    | code_generated.cpp:23  |  183         |    59         |   858        |   857       |   875         |
|    load_B    | code_generated.cpp:40  |   69         |    29         | 4,828        | 4,827       | 4,833         |
|    load_F    | code_generated.cpp:51  |   69         |    29         | 1,936        | 1,935       | 1,941         |
|    load_C    | code_generated.cpp:62  |  107         |    39         |    55        |    54       |    64         |
|    load_D    | code_generated.cpp:75  |   69         |    29         | 1,936        | 1,935       | 1,941         |
|    load_G    | code_generated.cpp:86  |   69         |    29         | 4,270        | 4,269       | 4,275         |
|    task0     | code_generated.cpp:134 |   57         | 1,918         | 3,813        | 3,813       | 3,820         |
|    task1     | code_generated.cpp:153 |   90         | 2,311         | 8,807        | 8,803       | 8,813         |
|    task2     | code_generated.cpp:178 |   57         |   855         | 1,693        | 1,693       | 1,700         |
|    task3     | code_generated.cpp:197 |   90         | 2,327         | 3,593        | 3,593       | 3,600         |
|    task4     | code_generated.cpp:222 |   57         | 1,690         | 2,526        | 2,526       | 2,530         |
|    task5     | code_generated.cpp:241 |   90         | 2,327         | 7,185        | 7,185       | 7,192         |
|    store_E   | code_generated.cpp:97  |   69         |    29         | 1,948        | 1,948       | 1,951         |
|    store_F   | code_generated.cpp:109 |   69         |    29         |   882        |   882       |   885         |
|    store_G   | code_generated.cpp:121 |   69         |    29         | 1,726        | 1,726       | 1,729         |
+--------------+------------------------+--------------+---------------+--------------+-------------+---------------+

* Design Size Message Settings
+---------------------------------------------+--------+------------------------------------------------------------------+
| Message Setting                             | Value  | Description                                                      |
+---------------------------------------------+--------+------------------------------------------------------------------+
| config_compile -design_size_maximum_warning | 100000 | Show a warning when total design instructions exceeds this value |
+---------------------------------------------+--------+------------------------------------------------------------------+


