# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../lab2.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../lab2.gen/sources_1/bd/system/ipshared/ee60/hdl" --include "/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../lab2.srcs/sources_1/imports/lab2/led_ctl.v" \
"../../../../lab2.srcs/sources_1/imports/lab2/meta_harden.v" \
"../../../../lab2.srcs/sources_1/imports/lab2/uart_baud_gen.v" \
"../../../../lab2.srcs/sources_1/imports/lab2/uart_rx.v" \
"../../../../lab2.srcs/sources_1/imports/lab2/uart_rx_ctl.v" \
"../../../../lab2.srcs/sources_1/imports/lab2/uart_led.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
