set ALT_CPU_ARCHITECTURE "altera_nios2_qsys"
set ALT_CPU_BIG_ENDIAN 0
set ALT_CPU_BREAK_ADDR 0x04081820
set ALT_CPU_CPU_FREQ 100000000u
set ALT_CPU_CPU_ID_SIZE 1
set ALT_CPU_CPU_ID_VALUE 0x00000000
set ALT_CPU_CPU_IMPLEMENTATION "fast"
set ALT_CPU_DATA_ADDR_WIDTH 0x1b
set ALT_CPU_DCACHE_LINE_SIZE 32
set ALT_CPU_DCACHE_LINE_SIZE_LOG2 5
set ALT_CPU_DCACHE_SIZE 2048
set ALT_CPU_EXCEPTION_ADDR 0x04040020
set ALT_CPU_FREQ 100000000
set ALT_CPU_HARDWARE_DIVIDE_PRESENT 0
set ALT_CPU_HARDWARE_MULTIPLY_PRESENT 1
set ALT_CPU_HARDWARE_MULX_PRESENT 0
set ALT_CPU_HAS_DEBUG_CORE 1
set ALT_CPU_ICACHE_LINE_SIZE 32
set ALT_CPU_ICACHE_LINE_SIZE_LOG2 5
set ALT_CPU_ICACHE_SIZE 4096
set ALT_CPU_INST_ADDR_WIDTH 0x1b
set ALT_CPU_NAME "cpu"
set ALT_CPU_NUM_OF_SHADOW_REG_SETS 0
set ALT_CPU_RESET_ADDR 0x04040000
set NIOS2_BIG_ENDIAN 0
set NIOS2_BREAK_ADDR 0x04081820
set NIOS2_CPU_FREQ 100000000u
set NIOS2_CPU_ID_SIZE 1
set NIOS2_CPU_ID_VALUE 0x00000000
set NIOS2_CPU_IMPLEMENTATION "fast"
set NIOS2_DATA_ADDR_WIDTH 0x1b
set NIOS2_DCACHE_LINE_SIZE 32
set NIOS2_DCACHE_LINE_SIZE_LOG2 5
set NIOS2_DCACHE_SIZE 2048
set NIOS2_EXCEPTION_ADDR 0x04040020
set NIOS2_HARDWARE_DIVIDE_PRESENT 0
set NIOS2_HARDWARE_MULTIPLY_PRESENT 1
set NIOS2_HARDWARE_MULX_PRESENT 0
set NIOS2_HAS_DEBUG_CORE 1
set NIOS2_ICACHE_LINE_SIZE 32
set NIOS2_ICACHE_LINE_SIZE_LOG2 5
set NIOS2_ICACHE_SIZE 4096
set NIOS2_INST_ADDR_WIDTH 0x1b
set NIOS2_NUM_OF_SHADOW_REG_SETS 0
set NIOS2_RESET_ADDR 0x04040000
set ALT_DEVICE_FAMILY "Cyclone V"
set ALT_IRQ_BASE NULL
set ALT_LOG_PORT "/dev/null"
set ALT_LOG_PORT_BASE 0x0
set ALT_LOG_PORT_DEV null
set ALT_LOG_PORT_TYPE ""
set ALT_NUM_EXTERNAL_INTERRUPT_CONTROLLERS 0
set ALT_NUM_INTERNAL_INTERRUPT_CONTROLLERS 1
set ALT_NUM_INTERRUPT_CONTROLLERS 1
set ALT_STDERR "/dev/jtag_uart"
set ALT_STDERR_BASE 0x40823a8
set ALT_STDERR_DEV jtag_uart
set ALT_STDERR_TYPE "altera_avalon_jtag_uart"
set ALT_STDIN "/dev/jtag_uart"
set ALT_STDIN_BASE 0x40823a8
set ALT_STDIN_DEV jtag_uart
set ALT_STDIN_TYPE "altera_avalon_jtag_uart"
set ALT_STDOUT "/dev/jtag_uart"
set ALT_STDOUT_BASE 0x40823a8
set ALT_STDOUT_DEV jtag_uart
set ALT_STDOUT_TYPE "altera_avalon_jtag_uart"
set ALT_SYSTEM_NAME "bf_time_pcm"
set ALT_MODULE_CLASS_audio_subsys AUDIO_SUBSYS
set AUDIO_SUBSYS_BASE 0x4082000
set AUDIO_SUBSYS_IRQ -1
set AUDIO_SUBSYS_IRQ_INTERRUPT_CONTROLLER_ID -1
set AUDIO_SUBSYS_NAME "/dev/audio_subsys"
set AUDIO_SUBSYS_SPAN 512
set AUDIO_SUBSYS_TYPE "AUDIO_SUBSYS"
set ALT_MAX_FD 32
set ALT_SYS_CLK TIMER
set ALT_TIMESTAMP_CLK none
set ALT_MODULE_CLASS_jtag_uart altera_avalon_jtag_uart
set JTAG_UART_BASE 0x40823a8
set JTAG_UART_IRQ 1
set JTAG_UART_IRQ_INTERRUPT_CONTROLLER_ID 0
set JTAG_UART_NAME "/dev/jtag_uart"
set JTAG_UART_READ_DEPTH 64
set JTAG_UART_READ_THRESHOLD 8
set JTAG_UART_SPAN 8
set JTAG_UART_TYPE "altera_avalon_jtag_uart"
set JTAG_UART_WRITE_DEPTH 64
set JTAG_UART_WRITE_THRESHOLD 8
set ALT_MODULE_CLASS_key altera_avalon_pio
set KEY_BASE 0x4082340
set KEY_BIT_CLEARING_EDGE_REGISTER 0
set KEY_BIT_MODIFYING_OUTPUT_REGISTER 1
set KEY_CAPTURE 1
set KEY_DATA_WIDTH 4
set KEY_DO_TEST_BENCH_WIRING 1
set KEY_DRIVEN_SIM_VALUE 0
set KEY_EDGE_TYPE "FALLING"
set KEY_FREQ 50000000
set KEY_HAS_IN 1
set KEY_HAS_OUT 0
set KEY_HAS_TRI 0
set KEY_IRQ 2
set KEY_IRQ_INTERRUPT_CONTROLLER_ID 0
set KEY_IRQ_TYPE "EDGE"
set KEY_NAME "/dev/key"
set KEY_RESET_VALUE 0
set KEY_SPAN 32
set KEY_TYPE "altera_avalon_pio"
set ALT_MODULE_CLASS_led altera_avalon_pio
set LED_BASE 0x4082360
set LED_BIT_CLEARING_EDGE_REGISTER 0
set LED_BIT_MODIFYING_OUTPUT_REGISTER 1
set LED_CAPTURE 0
set LED_DATA_WIDTH 32
set LED_DO_TEST_BENCH_WIRING 0
set LED_DRIVEN_SIM_VALUE 0
set LED_EDGE_TYPE "NONE"
set LED_FREQ 50000000
set LED_HAS_IN 0
set LED_HAS_OUT 1
set LED_HAS_TRI 0
set LED_IRQ -1
set LED_IRQ_INTERRUPT_CONTROLLER_ID -1
set LED_IRQ_TYPE "NONE"
set LED_NAME "/dev/led"
set LED_RESET_VALUE 0
set LED_SPAN 32
set LED_TYPE "altera_avalon_pio"
set ALT_MODULE_CLASS_mic_if mic_if
set MIC_IF_BASE 0x4080000
set MIC_IF_IRQ -1
set MIC_IF_IRQ_INTERRUPT_CONTROLLER_ID -1
set MIC_IF_NAME "/dev/mic_if"
set MIC_IF_SPAN 4096
set MIC_IF_TYPE "mic_if"
set ALT_MODULE_CLASS_onchip_memory altera_avalon_onchip_memory2
set ONCHIP_MEMORY_ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR 0
set ONCHIP_MEMORY_ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE 0
set ONCHIP_MEMORY_BASE 0x4040000
set ONCHIP_MEMORY_CONTENTS_INFO ""
set ONCHIP_MEMORY_DUAL_PORT 0
set ONCHIP_MEMORY_GUI_RAM_BLOCK_TYPE "AUTO"
set ONCHIP_MEMORY_INIT_CONTENTS_FILE "bf_time_pcm_onchip_memory"
set ONCHIP_MEMORY_INIT_MEM_CONTENT 1
set ONCHIP_MEMORY_INSTANCE_ID "NONE"
set ONCHIP_MEMORY_IRQ -1
set ONCHIP_MEMORY_IRQ_INTERRUPT_CONTROLLER_ID -1
set ONCHIP_MEMORY_NAME "/dev/onchip_memory"
set ONCHIP_MEMORY_NON_DEFAULT_INIT_FILE_ENABLED 0
set ONCHIP_MEMORY_RAM_BLOCK_TYPE "AUTO"
set ONCHIP_MEMORY_READ_DURING_WRITE_MODE "DONT_CARE"
set ONCHIP_MEMORY_SINGLE_CLOCK_OP 0
set ONCHIP_MEMORY_SIZE_MULTIPLE 1
set ONCHIP_MEMORY_SIZE_VALUE 160000
set ONCHIP_MEMORY_SPAN 160000
set ONCHIP_MEMORY_TYPE "altera_avalon_onchip_memory2"
set ONCHIP_MEMORY_WRITABLE 1
set ALT_MODULE_CLASS_pwm_ctrl pwm_ctrl
set PWM_CTRL_BASE 0x4082200
set PWM_CTRL_IRQ -1
set PWM_CTRL_IRQ_INTERRUPT_CONTROLLER_ID -1
set PWM_CTRL_NAME "/dev/pwm_ctrl"
set PWM_CTRL_SPAN 256
set PWM_CTRL_TYPE "pwm_ctrl"
set ALT_MODULE_CLASS_sdram altera_avalon_new_sdram_controller
set SDRAM_BASE 0x0
set SDRAM_CAS_LATENCY 3
set SDRAM_INIT_NOP_DELAY 0.0
set SDRAM_INIT_REFRESH_COMMANDS 2
set SDRAM_IRQ -1
set SDRAM_IRQ_INTERRUPT_CONTROLLER_ID -1
set SDRAM_IS_INITIALIZED 1
set SDRAM_NAME "/dev/sdram"
set SDRAM_POWERUP_DELAY 100.0
set SDRAM_REFRESH_PERIOD 15.625
set SDRAM_REGISTER_DATA_IN 1
set SDRAM_SDRAM_ADDR_WIDTH 0x19
set SDRAM_SDRAM_BANK_WIDTH 2
set SDRAM_SDRAM_COL_WIDTH 10
set SDRAM_SDRAM_DATA_WIDTH 16
set SDRAM_SDRAM_NUM_BANKS 4
set SDRAM_SDRAM_NUM_CHIPSELECTS 1
set SDRAM_SDRAM_ROW_WIDTH 13
set SDRAM_SHARED_DATA 0
set SDRAM_SIM_MODEL_BASE 1
set SDRAM_SPAN 67108864
set SDRAM_STARVATION_INDICATOR 0
set SDRAM_TRISTATE_BRIDGE_SLAVE ""
set SDRAM_TYPE "altera_avalon_new_sdram_controller"
set SDRAM_T_AC 5.5
set SDRAM_T_MRD 3
set SDRAM_T_RCD 20.0
set SDRAM_T_RFC 70.0
set SDRAM_T_RP 20.0
set SDRAM_T_WR 14.0
set ALT_MODULE_CLASS_seg7 SEG7_IF
set SEG7_BASE 0x4082320
set SEG7_IRQ -1
set SEG7_IRQ_INTERRUPT_CONTROLLER_ID -1
set SEG7_NAME "/dev/seg7"
set SEG7_SPAN 32
set SEG7_TYPE "SEG7_IF"
set ALT_MODULE_CLASS_sw altera_avalon_pio
set SW_BASE 0x4082300
set SW_BIT_CLEARING_EDGE_REGISTER 0
set SW_BIT_MODIFYING_OUTPUT_REGISTER 1
set SW_CAPTURE 1
set SW_DATA_WIDTH 10
set SW_DO_TEST_BENCH_WIRING 1
set SW_DRIVEN_SIM_VALUE 0
set SW_EDGE_TYPE "ANY"
set SW_FREQ 50000000
set SW_HAS_IN 1
set SW_HAS_OUT 0
set SW_HAS_TRI 0
set SW_IRQ 3
set SW_IRQ_INTERRUPT_CONTROLLER_ID 0
set SW_IRQ_TYPE "EDGE"
set SW_NAME "/dev/sw"
set SW_RESET_VALUE 0
set SW_SPAN 32
set SW_TYPE "altera_avalon_pio"
set ALT_MODULE_CLASS_sysid altera_avalon_sysid_qsys
set SYSID_BASE 0x40823a0
set SYSID_ID 0
set SYSID_IRQ -1
set SYSID_IRQ_INTERRUPT_CONTROLLER_ID -1
set SYSID_NAME "/dev/sysid"
set SYSID_SPAN 8
set SYSID_TIMESTAMP 1550448328
set SYSID_TYPE "altera_avalon_sysid_qsys"
set ALT_MODULE_CLASS_timer altera_avalon_timer
set TIMER_ALWAYS_RUN 0
set TIMER_BASE 0x4082380
set TIMER_COUNTER_SIZE 32
set TIMER_FIXED_PERIOD 0
set TIMER_FREQ 100000000
set TIMER_IRQ 0
set TIMER_IRQ_INTERRUPT_CONTROLLER_ID 0
set TIMER_LOAD_VALUE 99999
set TIMER_MULT 0.001
set TIMER_NAME "/dev/timer"
set TIMER_PERIOD 1
set TIMER_PERIOD_UNITS "ms"
set TIMER_RESET_OUTPUT 0
set TIMER_SNAPSHOT 1
set TIMER_SPAN 32
set TIMER_TICKS_PER_SEC 1000
set TIMER_TIMEOUT_PULSE_OUTPUT 0
set TIMER_TYPE "altera_avalon_timer"
