

================================================================
== Vitis HLS Report for 'dct'
================================================================
* Date:           Thu Feb 13 18:12:04 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dct
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5990|     5990|  59.900 us|  59.900 us|  5991|  5991|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row            |      144|      144|        18|          -|          -|     8|        no|
        | + RD_Loop_Col           |       16|       16|         2|          -|          -|     8|        no|
        |- Row_DCT_Loop           |     2704|     2704|       338|          -|          -|     8|        no|
        | + DCT_Outer_Loop        |      336|      336|        42|          -|          -|     8|        no|
        |  ++ DCT_Inner_Loop      |       40|       40|         5|          -|          -|     8|        no|
        |- Xpose_Row_Outer_Loop   |      144|      144|        18|          -|          -|     8|        no|
        | + Xpose_Row_Inner_Loop  |       16|       16|         2|          -|          -|     8|        no|
        |- Col_DCT_Loop           |     2704|     2704|       338|          -|          -|     8|        no|
        | + DCT_Outer_Loop        |      336|      336|        42|          -|          -|     8|        no|
        |  ++ DCT_Inner_Loop      |       40|       40|         5|          -|          -|     8|        no|
        |- Xpose_Col_Outer_Loop   |      144|      144|        18|          -|          -|     8|        no|
        | + Xpose_Col_Inner_Loop  |       16|       16|         2|          -|          -|     8|        no|
        |- WR_Loop_Row            |      144|      144|        18|          -|          -|     8|        no|
        | + WR_Loop_Col           |       16|       16|         2|          -|          -|     8|        no|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 2 
4 --> 3 
5 --> 6 12 
6 --> 7 5 
7 --> 8 6 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 7 
12 --> 13 15 
13 --> 14 12 
14 --> 13 
15 --> 16 22 
16 --> 17 15 
17 --> 18 16 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 17 
22 --> 23 25 
23 --> 24 22 
24 --> 23 
25 --> 26 
26 --> 27 25 
27 --> 26 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:94->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 28 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%spectopmodule_ln122 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:122]   --->   Operation 29 'spectopmodule' 'spectopmodule_ln122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_r"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%row_outbuf = alloca i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:54->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 34 'alloca' 'row_outbuf' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%col_outbuf = alloca i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 35 'alloca' 'col_outbuf' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%col_inbuf = alloca i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 36 'alloca' 'col_inbuf' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%buf_2d_in = alloca i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:125]   --->   Operation 37 'alloca' 'buf_2d_in' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%buf_2d_out = alloca i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 38 'alloca' 'buf_2d_out' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln94 = store i4 0, i4 %r" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:94->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 39 'store' 'store_ln94' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln97 = br void %RD_Loop_Col.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:97->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 40 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.32>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%r_2 = load i4 %r" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:97->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 41 'load' 'r_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.73ns)   --->   "%icmp_ln97 = icmp_eq  i4 %r_2, i4 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:97->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 42 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.73ns)   --->   "%add_ln97 = add i4 %r_2, i4 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:97->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 43 'add' 'add_ln97' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %icmp_ln97, void %RD_Loop_Col.i.split, void %for.inc.i1.preheader" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:97->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 44 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln97 = trunc i4 %r_2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:97->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 45 'trunc' 'trunc_ln97' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln97, i3 0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:103->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 46 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specpipeline_ln98 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:98->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 47 'specpipeline' 'specpipeline_ln98' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%speclooptripcount_ln94 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:94->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 48 'speclooptripcount' 'speclooptripcount_ln94' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln97 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:97->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 49 'specloopname' 'specloopname_ln97' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.58ns)   --->   "%br_ln100 = br void %for.inc.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:100->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 50 'br' 'br_ln100' <Predicate = (!icmp_ln97)> <Delay = 1.58>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 51 'alloca' 'i' <Predicate = (icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln56 = store i4 0, i4 %i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 52 'store' 'store_ln56' <Predicate = (icmp_ln97)> <Delay = 1.58>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln60 = br void %for.inc.i1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 53 'br' 'br_ln60' <Predicate = (icmp_ln97)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%c = phi i4 0, void %RD_Loop_Col.i.split, i4 %add_ln100, void %for.inc.i.split" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:100->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 54 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.73ns)   --->   "%icmp_ln100 = icmp_eq  i4 %c, i4 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:100->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 55 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (1.73ns)   --->   "%add_ln100 = add i4 %c, i4 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:100->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 56 'add' 'add_ln100' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %icmp_ln100, void %for.inc.i.split, void %for.inc8.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:100->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 57 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i4 %c" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:103->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 58 'zext' 'zext_ln103' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.82ns)   --->   "%add_ln103 = add i6 %tmp_4, i6 %zext_ln103" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:103->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 59 'add' 'add_ln103' <Predicate = (!icmp_ln100)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln103_1 = zext i6 %add_ln103" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:103->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 60 'zext' 'zext_ln103_1' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%input_r_addr = getelementptr i16 %input_r, i64 0, i64 %zext_ln103_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:103->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 61 'getelementptr' 'input_r_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_3 : Operation 62 [2/2] (3.25ns)   --->   "%input_r_load = load i6 %input_r_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:103->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 62 'load' 'input_r_load' <Predicate = (!icmp_ln100)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln94 = store i4 %add_ln97, i4 %r" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:94->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 63 'store' 'store_ln94' <Predicate = (icmp_ln100)> <Delay = 1.58>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln97 = br void %RD_Loop_Col.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:97->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 64 'br' 'br_ln97' <Predicate = (icmp_ln100)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%buf_2d_in_addr = getelementptr i16 %buf_2d_in, i64 0, i64 %zext_ln103_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:103->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 65 'getelementptr' 'buf_2d_in_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%specpipeline_ln101 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:101->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 66 'specpipeline' 'specpipeline_ln101' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%speclooptripcount_ln94 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:94->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 67 'speclooptripcount' 'speclooptripcount_ln94' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln100 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:100->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 68 'specloopname' 'specloopname_ln100' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/2] ( I:3.25ns O:3.25ns )   --->   "%input_r_load = load i6 %input_r_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:103->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 69 'load' 'input_r_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 70 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln103 = store i16 %input_r_load, i6 %buf_2d_in_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:103->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 70 'store' 'store_ln103' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln100 = br void %for.inc.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:100->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 71 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 3.32>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%i_4 = load i4 %i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 72 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (1.73ns)   --->   "%icmp_ln60 = icmp_eq  i4 %i_4, i4 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 73 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (1.73ns)   --->   "%add_ln60 = add i4 %i_4, i4 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 74 'add' 'add_ln60' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void %for.inc.i1.split, void %Xpose_Row_Inner_Loop.i.preheader" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 75 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i4 %i_4" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 76 'trunc' 'trunc_ln60' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln60, i3 0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:47->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 77 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%specpipeline_ln61 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:61->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 78 'specpipeline' 'specpipeline_ln61' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 79 'speclooptripcount' 'speclooptripcount_ln56' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 80 'specloopname' 'specloopname_ln60' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (1.58ns)   --->   "%br_ln39 = br void %DCT_Inner_Loop.i.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 81 'br' 'br_ln39' <Predicate = (!icmp_ln60)> <Delay = 1.58>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 82 'alloca' 'j' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (1.58ns)   --->   "%store_ln56 = store i4 0, i4 %j" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 83 'store' 'store_ln56' <Predicate = (icmp_ln60)> <Delay = 1.58>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln66 = br void %Xpose_Row_Inner_Loop.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:66->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 84 'br' 'br_ln66' <Predicate = (icmp_ln60)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 3.32>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%k = phi i4 0, void %for.inc.i1.split, i4 %add_ln39, void %for.inc13.i.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 85 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (1.73ns)   --->   "%icmp_ln39 = icmp_eq  i4 %k, i4 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 86 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (1.73ns)   --->   "%add_ln39 = add i4 %k, i4 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 87 'add' 'add_ln39' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %DCT_Inner_Loop.i.i.split, void %dct_1d.exit.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 88 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i4 %k" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 89 'trunc' 'trunc_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i4 %k" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 90 'zext' 'zext_ln44' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln39, i3 0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 91 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (1.82ns)   --->   "%add_ln47_2 = add i6 %tmp_7, i6 %zext_ln44" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:47->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 92 'add' 'add_ln47_2' <Predicate = (!icmp_ln39)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i6 %add_ln47_2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:47->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 93 'zext' 'zext_ln47' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%row_outbuf_addr_1 = getelementptr i16 %row_outbuf, i64 0, i64 %zext_ln47" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:47->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 94 'getelementptr' 'row_outbuf_addr_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:40->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 95 'specpipeline' 'specpipeline_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:32->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 96 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 97 'specloopname' 'specloopname_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (1.58ns)   --->   "%br_ln42 = br void %for.inc.i.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:42->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 98 'br' 'br_ln42' <Predicate = (!icmp_ln39)> <Delay = 1.58>
ST_6 : Operation 99 [1/1] (1.58ns)   --->   "%store_ln56 = store i4 %add_ln60, i4 %i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 99 'store' 'store_ln56' <Predicate = (icmp_ln39)> <Delay = 1.58>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln60 = br void %for.inc.i1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 100 'br' 'br_ln60' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 5.71>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%n = phi i4 0, void %DCT_Inner_Loop.i.i.split, i4 %add_ln42, void %for.inc.i.i.split" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:42->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 101 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%tmp = phi i32 0, void %DCT_Inner_Loop.i.i.split, i32 %tmp_3, void %for.inc.i.i.split"   --->   Operation 102 'phi' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (1.73ns)   --->   "%icmp_ln42 = icmp_eq  i4 %n, i4 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:42->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 103 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (1.73ns)   --->   "%add_ln42 = add i4 %n, i4 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:42->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 104 'add' 'add_ln42' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %for.inc.i.i.split, void %for.inc13.i.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:42->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 105 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i4 %n" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 106 'zext' 'zext_ln44_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (1.82ns)   --->   "%add_ln44 = add i6 %tmp_9, i6 %zext_ln44_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 107 'add' 'add_ln44' <Predicate = (!icmp_ln42)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln44_2 = zext i6 %add_ln44" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 108 'zext' 'zext_ln44_2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%dct_coeff_table_addr = getelementptr i15 %dct_coeff_table, i64 0, i64 %zext_ln44_2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 109 'getelementptr' 'dct_coeff_table_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (1.82ns)   --->   "%add_ln45 = add i6 %tmp_7, i6 %zext_ln44_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 110 'add' 'add_ln45' <Predicate = (!icmp_ln42)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i6 %add_ln45" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 111 'zext' 'zext_ln45' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%buf_2d_in_addr_1 = getelementptr i16 %buf_2d_in, i64 0, i64 %zext_ln45" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 112 'getelementptr' 'buf_2d_in_addr_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 113 [2/2] (2.32ns)   --->   "%coeff = load i6 %dct_coeff_table_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 113 'load' 'coeff' <Predicate = (!icmp_ln42)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 64> <ROM>
ST_7 : Operation 114 [2/2] (3.25ns)   --->   "%buf_2d_in_load = load i6 %buf_2d_in_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 114 'load' 'buf_2d_in_load' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i32 %tmp" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:42->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 115 'trunc' 'trunc_ln42' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (2.46ns)   --->   "%add_ln47 = add i29 %trunc_ln42, i29 4096" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:47->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 116 'add' 'add_ln47' <Predicate = (icmp_ln42)> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln47, i32 13, i32 28" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:47->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 117 'partselect' 'trunc_ln1' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln47 = store i16 %trunc_ln1, i6 %row_outbuf_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:47->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 118 'store' 'store_ln47' <Predicate = (icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln39 = br void %DCT_Inner_Loop.i.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 119 'br' 'br_ln39' <Predicate = (icmp_ln42)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 4.30>
ST_8 : Operation 120 [1/2] ( I:2.32ns O:2.32ns )   --->   "%coeff = load i6 %dct_coeff_table_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 120 'load' 'coeff' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 64> <ROM>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln44 = sext i15 %coeff" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 121 'sext' 'sext_ln44' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/2] ( I:3.25ns O:3.25ns )   --->   "%buf_2d_in_load = load i6 %buf_2d_in_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 122 'load' 'buf_2d_in_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln45 = sext i16 %buf_2d_in_load" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 123 'sext' 'sext_ln45' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [3/3] (1.05ns) (grouped into DSP with root node tmp_3)   --->   "%mul_ln45 = mul i31 %sext_ln45, i31 %sext_ln44" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 124 'mul' 'mul_ln45' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 6> <Delay = 1.05>
ST_9 : Operation 125 [2/3] (1.05ns) (grouped into DSP with root node tmp_3)   --->   "%mul_ln45 = mul i31 %sext_ln45, i31 %sext_ln44" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 125 'mul' 'mul_ln45' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 7> <Delay = 2.10>
ST_10 : Operation 126 [1/3] (0.00ns) (grouped into DSP with root node tmp_3)   --->   "%mul_ln45 = mul i31 %sext_ln45, i31 %sext_ln44" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 126 'mul' 'mul_ln45' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 127 [1/1] (0.00ns) (grouped into DSP with root node tmp_3)   --->   "%sext_ln45_1 = sext i31 %mul_ln45" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 127 'sext' 'sext_ln45_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 128 [2/2] (2.10ns) (root node of the DSP)   --->   "%tmp_3 = add i32 %sext_ln45_1, i32 %tmp" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 128 'add' 'tmp_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 8> <Delay = 2.10>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%specpipeline_ln43 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 129 'specpipeline' 'specpipeline_ln43' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:32->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 130 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:42->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 131 'specloopname' 'specloopname_ln42' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [1/2] (2.10ns) (root node of the DSP)   --->   "%tmp_3 = add i32 %sext_ln45_1, i32 %tmp" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 132 'add' 'tmp_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln42 = br void %for.inc.i.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:42->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 133 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>

State 12 <SV = 3> <Delay = 3.32>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "%j_2 = load i4 %j" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:66->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 134 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (1.73ns)   --->   "%icmp_ln66 = icmp_eq  i4 %j_2, i4 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:66->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 135 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 136 [1/1] (1.73ns)   --->   "%add_ln66 = add i4 %j_2, i4 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:66->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 136 'add' 'add_ln66' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %Xpose_Row_Inner_Loop.i.split, void %for.inc33.i.preheader" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:66->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 137 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i4 %j_2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:66->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 138 'trunc' 'trunc_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i4 %j_2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 139 'zext' 'zext_ln73' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln66, i3 0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 140 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%specpipeline_ln67 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:67->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 141 'specpipeline' 'specpipeline_ln67' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 142 'speclooptripcount' 'speclooptripcount_ln56' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:66->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 143 'specloopname' 'specloopname_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (1.58ns)   --->   "%br_ln70 = br void %for.inc18.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:70->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 144 'br' 'br_ln70' <Predicate = (!icmp_ln66)> <Delay = 1.58>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 145 'alloca' 'i_1' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_12 : Operation 146 [1/1] (1.58ns)   --->   "%store_ln56 = store i4 0, i4 %i_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 146 'store' 'store_ln56' <Predicate = (icmp_ln66)> <Delay = 1.58>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln76 = br void %for.inc33.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 147 'br' 'br_ln76' <Predicate = (icmp_ln66)> <Delay = 0.00>

State 13 <SV = 4> <Delay = 5.07>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%i_2 = phi i4 0, void %Xpose_Row_Inner_Loop.i.split, i4 %add_ln70, void %for.inc18.i.split" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:70->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 148 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (1.73ns)   --->   "%icmp_ln70 = icmp_eq  i4 %i_2, i4 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:70->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 149 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 150 [1/1] (1.73ns)   --->   "%add_ln70 = add i4 %i_2, i4 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:70->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 150 'add' 'add_ln70' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %for.inc18.i.split, void %for.inc21.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:70->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 151 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i4 %i_2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:70->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 152 'trunc' 'trunc_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln73_1 = zext i4 %i_2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 153 'zext' 'zext_ln73_1' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln70, i3 0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 154 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (1.82ns)   --->   "%add_ln73 = add i6 %tmp_1, i6 %zext_ln73" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 155 'add' 'add_ln73' <Predicate = (!icmp_ln70)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln73_2 = zext i6 %add_ln73" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 156 'zext' 'zext_ln73_2' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "%row_outbuf_addr = getelementptr i16 %row_outbuf, i64 0, i64 %zext_ln73_2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 157 'getelementptr' 'row_outbuf_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_13 : Operation 158 [1/1] (1.82ns)   --->   "%add_ln73_1 = add i6 %tmp_8, i6 %zext_ln73_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 158 'add' 'add_ln73_1' <Predicate = (!icmp_ln70)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 159 [2/2] (3.25ns)   --->   "%row_outbuf_load = load i6 %row_outbuf_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 159 'load' 'row_outbuf_load' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_13 : Operation 160 [1/1] (1.58ns)   --->   "%store_ln56 = store i4 %add_ln66, i4 %j" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 160 'store' 'store_ln56' <Predicate = (icmp_ln70)> <Delay = 1.58>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln66 = br void %Xpose_Row_Inner_Loop.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:66->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 161 'br' 'br_ln66' <Predicate = (icmp_ln70)> <Delay = 0.00>

State 14 <SV = 5> <Delay = 6.50>
ST_14 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln73_3 = zext i6 %add_ln73_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 162 'zext' 'zext_ln73_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 163 [1/1] (0.00ns)   --->   "%col_inbuf_addr = getelementptr i16 %col_inbuf, i64 0, i64 %zext_ln73_3" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 163 'getelementptr' 'col_inbuf_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 164 [1/1] (0.00ns)   --->   "%specpipeline_ln71 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:71->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 164 'specpipeline' 'specpipeline_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 165 [1/1] (0.00ns)   --->   "%speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 165 'speclooptripcount' 'speclooptripcount_ln56' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 166 [1/1] (0.00ns)   --->   "%specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:70->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 166 'specloopname' 'specloopname_ln70' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 167 [1/2] ( I:3.25ns O:3.25ns )   --->   "%row_outbuf_load = load i6 %row_outbuf_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 167 'load' 'row_outbuf_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_14 : Operation 168 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln73 = store i16 %row_outbuf_load, i6 %col_inbuf_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 168 'store' 'store_ln73' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_14 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln70 = br void %for.inc18.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:70->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 169 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>

State 15 <SV = 4> <Delay = 3.32>
ST_15 : Operation 170 [1/1] (0.00ns)   --->   "%i_5 = load i4 %i_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 170 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 171 [1/1] (1.73ns)   --->   "%icmp_ln76 = icmp_eq  i4 %i_5, i4 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 171 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 172 [1/1] (1.73ns)   --->   "%add_ln76 = add i4 %i_5, i4 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 172 'add' 'add_ln76' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %for.inc33.i.split, void %Xpose_Col_Inner_Loop.i.preheader" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 173 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i4 %i_5" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 174 'trunc' 'trunc_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_15 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln76, i3 0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:47->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 175 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_15 : Operation 176 [1/1] (0.00ns)   --->   "%specpipeline_ln77 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:77->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 176 'specpipeline' 'specpipeline_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_15 : Operation 177 [1/1] (0.00ns)   --->   "%speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 177 'speclooptripcount' 'speclooptripcount_ln56' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_15 : Operation 178 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 178 'specloopname' 'specloopname_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_15 : Operation 179 [1/1] (1.58ns)   --->   "%br_ln39 = br void %DCT_Inner_Loop.i31.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 179 'br' 'br_ln39' <Predicate = (!icmp_ln76)> <Delay = 1.58>
ST_15 : Operation 180 [1/1] (0.00ns)   --->   "%j_1 = alloca i32 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 180 'alloca' 'j_1' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_15 : Operation 181 [1/1] (1.58ns)   --->   "%store_ln56 = store i4 0, i4 %j_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 181 'store' 'store_ln56' <Predicate = (icmp_ln76)> <Delay = 1.58>
ST_15 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln82 = br void %Xpose_Col_Inner_Loop.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:82->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 182 'br' 'br_ln82' <Predicate = (icmp_ln76)> <Delay = 0.00>

State 16 <SV = 5> <Delay = 3.32>
ST_16 : Operation 183 [1/1] (0.00ns)   --->   "%k_1 = phi i4 0, void %for.inc33.i.split, i4 %add_ln39_1, void %for.inc13.i48.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 183 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 184 [1/1] (1.73ns)   --->   "%icmp_ln39_1 = icmp_eq  i4 %k_1, i4 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 184 'icmp' 'icmp_ln39_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 185 [1/1] (1.73ns)   --->   "%add_ln39_1 = add i4 %k_1, i4 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 185 'add' 'add_ln39_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39_1, void %DCT_Inner_Loop.i31.i.split, void %dct_1d.exit49.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 186 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln39_1 = trunc i4 %k_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 187 'trunc' 'trunc_ln39_1' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_16 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln44_3 = zext i4 %k_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 188 'zext' 'zext_ln44_3' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_16 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln39_1, i3 0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 189 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_16 : Operation 190 [1/1] (1.82ns)   --->   "%add_ln47_3 = add i6 %tmp_s, i6 %zext_ln44_3" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:47->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 190 'add' 'add_ln47_3' <Predicate = (!icmp_ln39_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i6 %add_ln47_3" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:47->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 191 'zext' 'zext_ln47_1' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_16 : Operation 192 [1/1] (0.00ns)   --->   "%col_outbuf_addr_1 = getelementptr i16 %col_outbuf, i64 0, i64 %zext_ln47_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:47->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 192 'getelementptr' 'col_outbuf_addr_1' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_16 : Operation 193 [1/1] (0.00ns)   --->   "%specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:40->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 193 'specpipeline' 'specpipeline_ln40' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_16 : Operation 194 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:32->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 194 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_16 : Operation 195 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 195 'specloopname' 'specloopname_ln39' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_16 : Operation 196 [1/1] (1.58ns)   --->   "%br_ln42 = br void %for.inc.i42.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:42->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 196 'br' 'br_ln42' <Predicate = (!icmp_ln39_1)> <Delay = 1.58>
ST_16 : Operation 197 [1/1] (1.58ns)   --->   "%store_ln56 = store i4 %add_ln76, i4 %i_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 197 'store' 'store_ln56' <Predicate = (icmp_ln39_1)> <Delay = 1.58>
ST_16 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln76 = br void %for.inc33.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 198 'br' 'br_ln76' <Predicate = (icmp_ln39_1)> <Delay = 0.00>

State 17 <SV = 6> <Delay = 5.71>
ST_17 : Operation 199 [1/1] (0.00ns)   --->   "%n_1 = phi i4 0, void %DCT_Inner_Loop.i31.i.split, i4 %add_ln42_1, void %for.inc.i42.i.split" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:42->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 199 'phi' 'n_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_2 = phi i32 0, void %DCT_Inner_Loop.i31.i.split, i32 %tmp_12, void %for.inc.i42.i.split"   --->   Operation 200 'phi' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 201 [1/1] (1.73ns)   --->   "%icmp_ln42_1 = icmp_eq  i4 %n_1, i4 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:42->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 201 'icmp' 'icmp_ln42_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 202 [1/1] (1.73ns)   --->   "%add_ln42_1 = add i4 %n_1, i4 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:42->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 202 'add' 'add_ln42_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42_1, void %for.inc.i42.i.split, void %for.inc13.i48.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:42->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 203 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln44_4 = zext i4 %n_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 204 'zext' 'zext_ln44_4' <Predicate = (!icmp_ln42_1)> <Delay = 0.00>
ST_17 : Operation 205 [1/1] (1.82ns)   --->   "%add_ln44_1 = add i6 %tmp_6, i6 %zext_ln44_4" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 205 'add' 'add_ln44_1' <Predicate = (!icmp_ln42_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln44_5 = zext i6 %add_ln44_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 206 'zext' 'zext_ln44_5' <Predicate = (!icmp_ln42_1)> <Delay = 0.00>
ST_17 : Operation 207 [1/1] (0.00ns)   --->   "%dct_coeff_table_addr_1 = getelementptr i15 %dct_coeff_table, i64 0, i64 %zext_ln44_5" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 207 'getelementptr' 'dct_coeff_table_addr_1' <Predicate = (!icmp_ln42_1)> <Delay = 0.00>
ST_17 : Operation 208 [1/1] (1.82ns)   --->   "%add_ln45_2 = add i6 %tmp_s, i6 %zext_ln44_4" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 208 'add' 'add_ln45_2' <Predicate = (!icmp_ln42_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i6 %add_ln45_2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 209 'zext' 'zext_ln45_1' <Predicate = (!icmp_ln42_1)> <Delay = 0.00>
ST_17 : Operation 210 [1/1] (0.00ns)   --->   "%col_inbuf_addr_1 = getelementptr i16 %col_inbuf, i64 0, i64 %zext_ln45_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 210 'getelementptr' 'col_inbuf_addr_1' <Predicate = (!icmp_ln42_1)> <Delay = 0.00>
ST_17 : Operation 211 [2/2] (2.32ns)   --->   "%coeff_1 = load i6 %dct_coeff_table_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 211 'load' 'coeff_1' <Predicate = (!icmp_ln42_1)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 64> <ROM>
ST_17 : Operation 212 [2/2] (3.25ns)   --->   "%col_inbuf_load = load i6 %col_inbuf_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 212 'load' 'col_inbuf_load' <Predicate = (!icmp_ln42_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_17 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln42_1 = trunc i32 %tmp_2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:42->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 213 'trunc' 'trunc_ln42_1' <Predicate = (icmp_ln42_1)> <Delay = 0.00>
ST_17 : Operation 214 [1/1] (2.46ns)   --->   "%add_ln47_1 = add i29 %trunc_ln42_1, i29 4096" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:47->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 214 'add' 'add_ln47_1' <Predicate = (icmp_ln42_1)> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln47_1 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln47_1, i32 13, i32 28" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:47->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 215 'partselect' 'trunc_ln47_1' <Predicate = (icmp_ln42_1)> <Delay = 0.00>
ST_17 : Operation 216 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln47 = store i16 %trunc_ln47_1, i6 %col_outbuf_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:47->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 216 'store' 'store_ln47' <Predicate = (icmp_ln42_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_17 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln39 = br void %DCT_Inner_Loop.i31.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 217 'br' 'br_ln39' <Predicate = (icmp_ln42_1)> <Delay = 0.00>

State 18 <SV = 7> <Delay = 4.30>
ST_18 : Operation 218 [1/2] ( I:2.32ns O:2.32ns )   --->   "%coeff_1 = load i6 %dct_coeff_table_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 218 'load' 'coeff_1' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 64> <ROM>
ST_18 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln44_1 = sext i15 %coeff_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 219 'sext' 'sext_ln44_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 220 [1/2] ( I:3.25ns O:3.25ns )   --->   "%col_inbuf_load = load i6 %col_inbuf_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 220 'load' 'col_inbuf_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_18 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln45_2 = sext i16 %col_inbuf_load" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 221 'sext' 'sext_ln45_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 222 [3/3] (1.05ns) (grouped into DSP with root node tmp_12)   --->   "%mul_ln45_1 = mul i31 %sext_ln45_2, i31 %sext_ln44_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 222 'mul' 'mul_ln45_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 8> <Delay = 1.05>
ST_19 : Operation 223 [2/3] (1.05ns) (grouped into DSP with root node tmp_12)   --->   "%mul_ln45_1 = mul i31 %sext_ln45_2, i31 %sext_ln44_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 223 'mul' 'mul_ln45_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 9> <Delay = 2.10>
ST_20 : Operation 224 [1/3] (0.00ns) (grouped into DSP with root node tmp_12)   --->   "%mul_ln45_1 = mul i31 %sext_ln45_2, i31 %sext_ln44_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 224 'mul' 'mul_ln45_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 225 [1/1] (0.00ns) (grouped into DSP with root node tmp_12)   --->   "%sext_ln45_3 = sext i31 %mul_ln45_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 225 'sext' 'sext_ln45_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 226 [2/2] (2.10ns) (root node of the DSP)   --->   "%tmp_12 = add i32 %sext_ln45_3, i32 %tmp_2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 226 'add' 'tmp_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 10> <Delay = 2.10>
ST_21 : Operation 227 [1/1] (0.00ns)   --->   "%specpipeline_ln43 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 227 'specpipeline' 'specpipeline_ln43' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 228 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:32->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 228 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 229 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:42->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 229 'specloopname' 'specloopname_ln42' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 230 [1/2] (2.10ns) (root node of the DSP)   --->   "%tmp_12 = add i32 %sext_ln45_3, i32 %tmp_2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 230 'add' 'tmp_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln42 = br void %for.inc.i42.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:42->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 231 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>

State 22 <SV = 5> <Delay = 3.32>
ST_22 : Operation 232 [1/1] (0.00ns)   --->   "%j_3 = load i4 %j_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:82->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 232 'load' 'j_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 233 [1/1] (1.73ns)   --->   "%icmp_ln82 = icmp_eq  i4 %j_3, i4 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:82->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 233 'icmp' 'icmp_ln82' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 234 [1/1] (1.73ns)   --->   "%add_ln82 = add i4 %j_3, i4 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:82->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 234 'add' 'add_ln82' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82, void %Xpose_Col_Inner_Loop.i.split, void %WR_Loop_Col.i.preheader" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:82->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 235 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln82 = trunc i4 %j_3" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:82->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 236 'trunc' 'trunc_ln82' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_22 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i4 %j_3" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:89->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 237 'zext' 'zext_ln89' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_22 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln82, i3 0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:89->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 238 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_22 : Operation 239 [1/1] (0.00ns)   --->   "%specpipeline_ln83 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:83->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 239 'specpipeline' 'specpipeline_ln83' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_22 : Operation 240 [1/1] (0.00ns)   --->   "%speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 240 'speclooptripcount' 'speclooptripcount_ln56' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_22 : Operation 241 [1/1] (0.00ns)   --->   "%specloopname_ln82 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:82->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 241 'specloopname' 'specloopname_ln82' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_22 : Operation 242 [1/1] (1.58ns)   --->   "%br_ln86 = br void %for.inc50.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:86->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 242 'br' 'br_ln86' <Predicate = (!icmp_ln82)> <Delay = 1.58>
ST_22 : Operation 243 [1/1] (0.00ns)   --->   "%r_1 = alloca i32 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:109->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 243 'alloca' 'r_1' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_22 : Operation 244 [1/1] (1.58ns)   --->   "%store_ln109 = store i4 0, i4 %r_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:109->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 244 'store' 'store_ln109' <Predicate = (icmp_ln82)> <Delay = 1.58>
ST_22 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln112 = br void %WR_Loop_Col.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:112->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 245 'br' 'br_ln112' <Predicate = (icmp_ln82)> <Delay = 0.00>

State 23 <SV = 6> <Delay = 5.07>
ST_23 : Operation 246 [1/1] (0.00ns)   --->   "%i_3 = phi i4 0, void %Xpose_Col_Inner_Loop.i.split, i4 %add_ln86, void %for.inc50.i.split" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:86->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 246 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 247 [1/1] (1.73ns)   --->   "%icmp_ln86 = icmp_eq  i4 %i_3, i4 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:86->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 247 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 248 [1/1] (1.73ns)   --->   "%add_ln86 = add i4 %i_3, i4 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:86->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 248 'add' 'add_ln86' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %icmp_ln86, void %for.inc50.i.split, void %for.inc53.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:86->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 249 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i4 %i_3" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:86->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 250 'trunc' 'trunc_ln86' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_23 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln89_1 = zext i4 %i_3" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:89->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 251 'zext' 'zext_ln89_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_23 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln86, i3 0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:89->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 252 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_23 : Operation 253 [1/1] (1.82ns)   --->   "%add_ln89 = add i6 %tmp_11, i6 %zext_ln89" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:89->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 253 'add' 'add_ln89' <Predicate = (!icmp_ln86)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln89_2 = zext i6 %add_ln89" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:89->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 254 'zext' 'zext_ln89_2' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_23 : Operation 255 [1/1] (0.00ns)   --->   "%col_outbuf_addr = getelementptr i16 %col_outbuf, i64 0, i64 %zext_ln89_2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:89->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 255 'getelementptr' 'col_outbuf_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_23 : Operation 256 [1/1] (1.82ns)   --->   "%add_ln89_1 = add i6 %tmp_5, i6 %zext_ln89_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:89->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 256 'add' 'add_ln89_1' <Predicate = (!icmp_ln86)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 257 [2/2] (3.25ns)   --->   "%col_outbuf_load = load i6 %col_outbuf_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:89->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 257 'load' 'col_outbuf_load' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_23 : Operation 258 [1/1] (1.58ns)   --->   "%store_ln56 = store i4 %add_ln82, i4 %j_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 258 'store' 'store_ln56' <Predicate = (icmp_ln86)> <Delay = 1.58>
ST_23 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln82 = br void %Xpose_Col_Inner_Loop.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:82->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 259 'br' 'br_ln82' <Predicate = (icmp_ln86)> <Delay = 0.00>

State 24 <SV = 7> <Delay = 6.50>
ST_24 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln89_3 = zext i6 %add_ln89_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:89->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 260 'zext' 'zext_ln89_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 261 [1/1] (0.00ns)   --->   "%buf_2d_out_addr = getelementptr i16 %buf_2d_out, i64 0, i64 %zext_ln89_3" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:89->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 261 'getelementptr' 'buf_2d_out_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 262 [1/1] (0.00ns)   --->   "%specpipeline_ln87 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:87->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 262 'specpipeline' 'specpipeline_ln87' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 263 [1/1] (0.00ns)   --->   "%speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 263 'speclooptripcount' 'speclooptripcount_ln56' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 264 [1/1] (0.00ns)   --->   "%specloopname_ln86 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:86->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 264 'specloopname' 'specloopname_ln86' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 265 [1/2] ( I:3.25ns O:3.25ns )   --->   "%col_outbuf_load = load i6 %col_outbuf_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:89->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 265 'load' 'col_outbuf_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_24 : Operation 266 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln89 = store i16 %col_outbuf_load, i6 %buf_2d_out_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:89->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 266 'store' 'store_ln89' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_24 : Operation 267 [1/1] (0.00ns)   --->   "%br_ln86 = br void %for.inc50.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:86->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 267 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>

State 25 <SV = 6> <Delay = 3.32>
ST_25 : Operation 268 [1/1] (0.00ns)   --->   "%r_3 = load i4 %r_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:112->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 268 'load' 'r_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 269 [1/1] (1.73ns)   --->   "%icmp_ln112 = icmp_eq  i4 %r_3, i4 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:112->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 269 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 270 [1/1] (1.73ns)   --->   "%add_ln112 = add i4 %r_3, i4 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:112->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 270 'add' 'add_ln112' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 271 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln112, void %WR_Loop_Col.i.split, void %write_data.exit" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:112->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 271 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln112 = trunc i4 %r_3" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:112->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 272 'trunc' 'trunc_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_25 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln112, i3 0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:118->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 273 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_25 : Operation 274 [1/1] (0.00ns)   --->   "%specpipeline_ln113 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:113->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 274 'specpipeline' 'specpipeline_ln113' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_25 : Operation 275 [1/1] (0.00ns)   --->   "%speclooptripcount_ln109 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:109->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 275 'speclooptripcount' 'speclooptripcount_ln109' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_25 : Operation 276 [1/1] (0.00ns)   --->   "%specloopname_ln112 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:112->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 276 'specloopname' 'specloopname_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_25 : Operation 277 [1/1] (1.58ns)   --->   "%br_ln115 = br void %for.inc.i9" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:115->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 277 'br' 'br_ln115' <Predicate = (!icmp_ln112)> <Delay = 1.58>
ST_25 : Operation 278 [1/1] (0.00ns)   --->   "%ret_ln135 = ret" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:135]   --->   Operation 278 'ret' 'ret_ln135' <Predicate = (icmp_ln112)> <Delay = 0.00>

State 26 <SV = 7> <Delay = 5.07>
ST_26 : Operation 279 [1/1] (0.00ns)   --->   "%c_1 = phi i4 0, void %WR_Loop_Col.i.split, i4 %add_ln115, void %for.inc.i9.split" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:115->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 279 'phi' 'c_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 280 [1/1] (1.73ns)   --->   "%icmp_ln115 = icmp_eq  i4 %c_1, i4 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:115->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 280 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 281 [1/1] (1.73ns)   --->   "%add_ln115 = add i4 %c_1, i4 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:115->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 281 'add' 'add_ln115' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 282 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115, void %for.inc.i9.split, void %for.inc8.i12" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:115->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 282 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i4 %c_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:118->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 283 'zext' 'zext_ln118' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_26 : Operation 284 [1/1] (1.82ns)   --->   "%add_ln118 = add i6 %tmp_10, i6 %zext_ln118" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:118->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 284 'add' 'add_ln118' <Predicate = (!icmp_ln115)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln118_1 = zext i6 %add_ln118" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:118->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 285 'zext' 'zext_ln118_1' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_26 : Operation 286 [1/1] (0.00ns)   --->   "%buf_2d_out_addr_1 = getelementptr i16 %buf_2d_out, i64 0, i64 %zext_ln118_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:118->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 286 'getelementptr' 'buf_2d_out_addr_1' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_26 : Operation 287 [2/2] (3.25ns)   --->   "%buf_2d_out_load = load i6 %buf_2d_out_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:118->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 287 'load' 'buf_2d_out_load' <Predicate = (!icmp_ln115)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_26 : Operation 288 [1/1] (1.58ns)   --->   "%store_ln109 = store i4 %add_ln112, i4 %r_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:109->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 288 'store' 'store_ln109' <Predicate = (icmp_ln115)> <Delay = 1.58>
ST_26 : Operation 289 [1/1] (0.00ns)   --->   "%br_ln112 = br void %WR_Loop_Col.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:112->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 289 'br' 'br_ln112' <Predicate = (icmp_ln115)> <Delay = 0.00>

State 27 <SV = 8> <Delay = 6.50>
ST_27 : Operation 290 [1/1] (0.00ns)   --->   "%specpipeline_ln116 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:116->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 290 'specpipeline' 'specpipeline_ln116' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 291 [1/1] (0.00ns)   --->   "%speclooptripcount_ln109 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:109->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 291 'speclooptripcount' 'speclooptripcount_ln109' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 292 [1/1] (0.00ns)   --->   "%specloopname_ln115 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:115->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 292 'specloopname' 'specloopname_ln115' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 293 [1/2] ( I:3.25ns O:3.25ns )   --->   "%buf_2d_out_load = load i6 %buf_2d_out_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:118->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 293 'load' 'buf_2d_out_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_27 : Operation 294 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i16 %output_r, i64 0, i64 %zext_ln118_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:118->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 294 'getelementptr' 'output_r_addr' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 295 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln118 = store i16 %buf_2d_out_load, i6 %output_r_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:118->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 295 'store' 'store_ln118' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_27 : Operation 296 [1/1] (0.00ns)   --->   "%br_ln115 = br void %for.inc.i9" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:115->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 296 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 4 bit ('r', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:94->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129) [4]  (0.000 ns)
	'store' operation 0 bit ('store_ln94', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:94->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129) of constant 0 on local variable 'r', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:94->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129 [15]  (1.588 ns)

 <State 2>: 3.323ns
The critical path consists of the following:
	'load' operation 4 bit ('r', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:97->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129) on local variable 'r', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:94->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129 [18]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln97', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:97->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129) [19]  (1.735 ns)
	'store' operation 0 bit ('store_ln56', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131) of constant 0 on local variable 'i', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131 [51]  (1.588 ns)

 <State 3>: 5.079ns
The critical path consists of the following:
	'phi' operation 4 bit ('c', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:100->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129) with incoming values : ('add_ln100', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:100->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129) [30]  (0.000 ns)
	'add' operation 6 bit ('add_ln103', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:103->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129) [36]  (1.825 ns)
	'getelementptr' operation 6 bit ('input_r_addr', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:103->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129) [42]  (0.000 ns)
	'load' operation 16 bit ('input_r_load', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:103->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129) on array 'input_r' [43]  (3.254 ns)

 <State 4>: 6.508ns
The critical path consists of the following:
	'load' operation 16 bit ('input_r_load', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:103->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129) on array 'input_r' [43]  (3.254 ns)
	'store' operation 0 bit ('store_ln103', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:103->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129) of variable 'input_r_load', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:103->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129 on array 'in_block', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:125 [44]  (3.254 ns)

 <State 5>: 3.323ns
The critical path consists of the following:
	'load' operation 4 bit ('i', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131) on local variable 'i', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131 [54]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln60', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131) [55]  (1.735 ns)
	'store' operation 0 bit ('store_ln56', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131) of constant 0 on local variable 'j', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131 [117]  (1.588 ns)

 <State 6>: 3.323ns
The critical path consists of the following:
	'phi' operation 4 bit ('k', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131) with incoming values : ('add_ln39', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131) [66]  (0.000 ns)
	'add' operation 6 bit ('add_ln47_2', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:47->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131) [74]  (1.825 ns)
	blocking operation 1.498 ns on control path)

 <State 7>: 5.717ns
The critical path consists of the following:
	'phi' operation 32 bit ('tmp') with incoming values : ('tmp', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131) [83]  (0.000 ns)
	'add' operation 29 bit ('add_ln47', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:47->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131) [108]  (2.463 ns)
	'store' operation 0 bit ('store_ln47', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:47->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131) of variable 'trunc_ln1', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:47->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131 on array 'row_outbuf', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:54->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131 [110]  (3.254 ns)

 <State 8>: 4.304ns
The critical path consists of the following:
	'load' operation 16 bit ('buf_2d_in_load', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131) on array 'in_block', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:125 [100]  (3.254 ns)
	'mul' operation 31 bit of DSP[104] ('mul_ln45', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131) [102]  (1.050 ns)

 <State 9>: 1.050ns
The critical path consists of the following:
	'mul' operation 31 bit of DSP[104] ('mul_ln45', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131) [102]  (1.050 ns)

 <State 10>: 2.100ns
The critical path consists of the following:
	'mul' operation 31 bit of DSP[104] ('mul_ln45', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131) [102]  (0.000 ns)
	'add' operation 32 bit of DSP[104] ('tmp', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131) [104]  (2.100 ns)

 <State 11>: 2.100ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[104] ('tmp', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131) [104]  (2.100 ns)

 <State 12>: 3.323ns
The critical path consists of the following:
	'load' operation 4 bit ('j', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:66->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131) on local variable 'j', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131 [120]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln66', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:66->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131) [121]  (1.735 ns)
	'store' operation 0 bit ('store_ln56', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131) of constant 0 on local variable 'i', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131 [158]  (1.588 ns)

 <State 13>: 5.079ns
The critical path consists of the following:
	'phi' operation 4 bit ('i', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:70->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131) with incoming values : ('add_ln70', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:70->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131) [133]  (0.000 ns)
	'add' operation 6 bit ('add_ln73', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131) [141]  (1.825 ns)
	'getelementptr' operation 6 bit ('row_outbuf_addr', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131) [143]  (0.000 ns)
	'load' operation 16 bit ('row_outbuf_load', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131) on array 'row_outbuf', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:54->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131 [150]  (3.254 ns)

 <State 14>: 6.508ns
The critical path consists of the following:
	'load' operation 16 bit ('row_outbuf_load', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131) on array 'row_outbuf', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:54->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131 [150]  (3.254 ns)
	'store' operation 0 bit ('store_ln73', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131) of variable 'row_outbuf_load', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131 on array 'col_inbuf', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131 [151]  (3.254 ns)

 <State 15>: 3.323ns
The critical path consists of the following:
	'load' operation 4 bit ('i', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131) on local variable 'i', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131 [161]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln76', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131) [162]  (1.735 ns)
	'store' operation 0 bit ('store_ln56', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131) of constant 0 on local variable 'j', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131 [224]  (1.588 ns)

 <State 16>: 3.323ns
The critical path consists of the following:
	'phi' operation 4 bit ('k', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131) with incoming values : ('add_ln39_1', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131) [173]  (0.000 ns)
	'add' operation 6 bit ('add_ln47_3', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:47->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131) [181]  (1.825 ns)
	blocking operation 1.498 ns on control path)

 <State 17>: 5.717ns
The critical path consists of the following:
	'phi' operation 32 bit ('tmp') with incoming values : ('tmp', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131) [190]  (0.000 ns)
	'add' operation 29 bit ('add_ln47_1', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:47->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131) [215]  (2.463 ns)
	'store' operation 0 bit ('store_ln47', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:47->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131) of variable 'trunc_ln47_1', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:47->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131 on array 'col_outbuf', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131 [217]  (3.254 ns)

 <State 18>: 4.304ns
The critical path consists of the following:
	'load' operation 16 bit ('col_inbuf_load', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131) on array 'col_inbuf', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131 [207]  (3.254 ns)
	'mul' operation 31 bit of DSP[211] ('mul_ln45_1', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131) [209]  (1.050 ns)

 <State 19>: 1.050ns
The critical path consists of the following:
	'mul' operation 31 bit of DSP[211] ('mul_ln45_1', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131) [209]  (1.050 ns)

 <State 20>: 2.100ns
The critical path consists of the following:
	'mul' operation 31 bit of DSP[211] ('mul_ln45_1', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131) [209]  (0.000 ns)
	'add' operation 32 bit of DSP[211] ('tmp', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131) [211]  (2.100 ns)

 <State 21>: 2.100ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[211] ('tmp', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131) [211]  (2.100 ns)

 <State 22>: 3.323ns
The critical path consists of the following:
	'load' operation 4 bit ('j', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:82->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131) on local variable 'j', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131 [227]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln82', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:82->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131) [228]  (1.735 ns)
	'store' operation 0 bit ('store_ln109', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:109->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134) of constant 0 on local variable 'r', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:109->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134 [265]  (1.588 ns)

 <State 23>: 5.079ns
The critical path consists of the following:
	'phi' operation 4 bit ('i', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:86->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131) with incoming values : ('add_ln86', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:86->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131) [240]  (0.000 ns)
	'add' operation 6 bit ('add_ln89', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:89->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131) [248]  (1.825 ns)
	'getelementptr' operation 6 bit ('col_outbuf_addr', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:89->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131) [250]  (0.000 ns)
	'load' operation 16 bit ('col_outbuf_load', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:89->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131) on array 'col_outbuf', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131 [257]  (3.254 ns)

 <State 24>: 6.508ns
The critical path consists of the following:
	'load' operation 16 bit ('col_outbuf_load', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:89->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131) on array 'col_outbuf', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131 [257]  (3.254 ns)
	'store' operation 0 bit ('store_ln89', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:89->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131) of variable 'col_outbuf_load', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:89->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131 on array 'buf', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126 [258]  (3.254 ns)

 <State 25>: 3.323ns
The critical path consists of the following:
	'load' operation 4 bit ('r', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:112->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134) on local variable 'r', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:109->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134 [268]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln112', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:112->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134) [269]  (1.735 ns)
	blocking operation 1.588 ns on control path)

 <State 26>: 5.079ns
The critical path consists of the following:
	'phi' operation 4 bit ('c', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:115->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134) with incoming values : ('add_ln115', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:115->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134) [280]  (0.000 ns)
	'add' operation 6 bit ('add_ln118', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:118->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134) [286]  (1.825 ns)
	'getelementptr' operation 6 bit ('buf_2d_out_addr_1', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:118->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134) [288]  (0.000 ns)
	'load' operation 16 bit ('buf_2d_out_load', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:118->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134) on array 'buf', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126 [292]  (3.254 ns)

 <State 27>: 6.508ns
The critical path consists of the following:
	'load' operation 16 bit ('buf_2d_out_load', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:118->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134) on array 'buf', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126 [292]  (3.254 ns)
	'store' operation 0 bit ('store_ln118', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:118->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134) of variable 'buf_2d_out_load', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:118->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134 on array 'output_r' [294]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
