use super::simd::{
    can_vectorize_i16, can_vectorize_i16_3, can_vectorize_i16_4, can_vectorize_i16_5,
    can_vectorize_i16_6,
};

#[cfg(target_arch = "x86_64")]
use std::arch::x86_64::{
    __m256i, _mm256_add_epi16, _mm256_load_si256, _mm256_store_si256, _mm256_sub_epi16,
};

#[inline(always)]
pub(crate) fn accum_add<const N: usize>(acc: &mut [i16; N], add: &[i16]) {
    debug_assert_eq!(add.len(), N);

    #[cfg(target_arch = "x86_64")]
    if can_vectorize_i16(acc.as_ptr(), add.as_ptr(), N) {
        unsafe {
            accum_add_avx2(acc, add);
        }
        return;
    }

    for idx in 0..N {
        acc[idx] = acc[idx].wrapping_add(add[idx]);
    }
}

#[inline(always)]
pub(crate) fn accum_sub<const N: usize>(acc: &mut [i16; N], sub: &[i16]) {
    debug_assert_eq!(sub.len(), N);

    #[cfg(target_arch = "x86_64")]
    if can_vectorize_i16(acc.as_ptr(), sub.as_ptr(), N) {
        unsafe {
            accum_sub_avx2(acc, sub);
        }
        return;
    }

    for idx in 0..N {
        acc[idx] = acc[idx].wrapping_sub(sub[idx]);
    }
}

#[inline(always)]
pub(crate) fn accum_add_sub<const N: usize>(acc: &mut [i16; N], add: &[i16], sub: &[i16]) {
    debug_assert_eq!(add.len(), N);
    debug_assert_eq!(sub.len(), N);

    #[cfg(target_arch = "x86_64")]
    if can_vectorize_i16_3(acc.as_ptr(), add.as_ptr(), sub.as_ptr(), N) {
        unsafe {
            accum_add_sub_avx2(acc, add, sub);
        }
        return;
    }

    for idx in 0..N {
        acc[idx] = acc[idx].wrapping_add(add[idx]).wrapping_sub(sub[idx]);
    }
}

#[inline(always)]
pub(crate) fn accum_add_into_both<const N: usize>(
    base: &mut [i16; N],
    add: &[i16],
    out: &mut [i16; N],
) {
    debug_assert_eq!(add.len(), N);

    #[cfg(target_arch = "x86_64")]
    if can_vectorize_i16_3(base.as_ptr(), add.as_ptr(), out.as_ptr(), N) {
        unsafe {
            accum_add_into_both_avx2(base, add, out);
        }
        return;
    }

    for idx in 0..N {
        let value = base[idx].wrapping_add(add[idx]);
        base[idx] = value;
        out[idx] = value;
    }
}

#[inline(always)]
pub(crate) fn accum_sub_into_both<const N: usize>(
    base: &mut [i16; N],
    sub: &[i16],
    out: &mut [i16; N],
) {
    debug_assert_eq!(sub.len(), N);

    #[cfg(target_arch = "x86_64")]
    if can_vectorize_i16_3(base.as_ptr(), sub.as_ptr(), out.as_ptr(), N) {
        unsafe {
            accum_sub_into_both_avx2(base, sub, out);
        }
        return;
    }

    for idx in 0..N {
        let value = base[idx].wrapping_sub(sub[idx]);
        base[idx] = value;
        out[idx] = value;
    }
}

#[inline(always)]
pub(crate) fn accum_add1_sub1_into<const N: usize>(
    base: &[i16; N],
    add: &[i16],
    sub: &[i16],
    out: &mut [i16; N],
) {
    debug_assert_eq!(add.len(), N);
    debug_assert_eq!(sub.len(), N);

    #[cfg(target_arch = "x86_64")]
    if can_vectorize_i16_4(base.as_ptr(), add.as_ptr(), sub.as_ptr(), out.as_ptr(), N) {
        unsafe {
            accum_add1_sub1_into_avx2(base, add, sub, out);
        }
        return;
    }

    for idx in 0..N {
        out[idx] = base[idx].wrapping_add(add[idx]).wrapping_sub(sub[idx]);
    }
}

#[inline(always)]
pub(crate) fn accum_add1_sub1_into_both<const N: usize>(
    base: &mut [i16; N],
    add: &[i16],
    sub: &[i16],
    out: &mut [i16; N],
) {
    debug_assert_eq!(add.len(), N);
    debug_assert_eq!(sub.len(), N);

    #[cfg(target_arch = "x86_64")]
    if can_vectorize_i16_4(base.as_ptr(), add.as_ptr(), sub.as_ptr(), out.as_ptr(), N) {
        unsafe {
            accum_add1_sub1_into_both_avx2(base, add, sub, out);
        }
        return;
    }

    for idx in 0..N {
        let value = base[idx].wrapping_add(add[idx]).wrapping_sub(sub[idx]);
        base[idx] = value;
        out[idx] = value;
    }
}

#[inline(always)]
pub(crate) fn accum_add1_sub2_into<const N: usize>(
    base: &[i16; N],
    add: &[i16],
    sub0: &[i16],
    sub1: &[i16],
    out: &mut [i16; N],
) {
    debug_assert_eq!(add.len(), N);
    debug_assert_eq!(sub0.len(), N);
    debug_assert_eq!(sub1.len(), N);

    #[cfg(target_arch = "x86_64")]
    if can_vectorize_i16_5(
        base.as_ptr(),
        add.as_ptr(),
        sub0.as_ptr(),
        sub1.as_ptr(),
        out.as_ptr(),
        N,
    ) {
        unsafe {
            accum_add1_sub2_into_avx2(base, add, sub0, sub1, out);
        }
        return;
    }

    for idx in 0..N {
        out[idx] = base[idx]
            .wrapping_add(add[idx])
            .wrapping_sub(sub0[idx])
            .wrapping_sub(sub1[idx]);
    }
}

#[inline(always)]
pub(crate) fn accum_add1_sub2_into_both<const N: usize>(
    base: &mut [i16; N],
    add: &[i16],
    sub0: &[i16],
    sub1: &[i16],
    out: &mut [i16; N],
) {
    debug_assert_eq!(add.len(), N);
    debug_assert_eq!(sub0.len(), N);
    debug_assert_eq!(sub1.len(), N);

    #[cfg(target_arch = "x86_64")]
    if can_vectorize_i16_5(
        base.as_ptr(),
        add.as_ptr(),
        sub0.as_ptr(),
        sub1.as_ptr(),
        out.as_ptr(),
        N,
    ) {
        unsafe {
            accum_add1_sub2_into_both_avx2(base, add, sub0, sub1, out);
        }
        return;
    }

    for idx in 0..N {
        let value = base[idx]
            .wrapping_add(add[idx])
            .wrapping_sub(sub0[idx])
            .wrapping_sub(sub1[idx]);
        base[idx] = value;
        out[idx] = value;
    }
}

#[inline(always)]
pub(crate) fn accum_add2_sub1_into<const N: usize>(
    base: &[i16; N],
    add0: &[i16],
    add1: &[i16],
    sub: &[i16],
    out: &mut [i16; N],
) {
    debug_assert_eq!(add0.len(), N);
    debug_assert_eq!(add1.len(), N);
    debug_assert_eq!(sub.len(), N);

    #[cfg(target_arch = "x86_64")]
    if can_vectorize_i16_5(
        base.as_ptr(),
        add0.as_ptr(),
        add1.as_ptr(),
        sub.as_ptr(),
        out.as_ptr(),
        N,
    ) {
        unsafe {
            accum_add2_sub1_into_avx2(base, add0, add1, sub, out);
        }
        return;
    }

    for idx in 0..N {
        out[idx] = base[idx]
            .wrapping_add(add0[idx])
            .wrapping_add(add1[idx])
            .wrapping_sub(sub[idx]);
    }
}

#[inline(always)]
pub(crate) fn accum_add2_sub1_into_both<const N: usize>(
    base: &mut [i16; N],
    add0: &[i16],
    add1: &[i16],
    sub: &[i16],
    out: &mut [i16; N],
) {
    debug_assert_eq!(add0.len(), N);
    debug_assert_eq!(add1.len(), N);
    debug_assert_eq!(sub.len(), N);

    #[cfg(target_arch = "x86_64")]
    if can_vectorize_i16_5(
        base.as_ptr(),
        add0.as_ptr(),
        add1.as_ptr(),
        sub.as_ptr(),
        out.as_ptr(),
        N,
    ) {
        unsafe {
            accum_add2_sub1_into_both_avx2(base, add0, add1, sub, out);
        }
        return;
    }

    for idx in 0..N {
        let value = base[idx]
            .wrapping_add(add0[idx])
            .wrapping_add(add1[idx])
            .wrapping_sub(sub[idx]);
        base[idx] = value;
        out[idx] = value;
    }
}

#[inline(always)]
pub(crate) fn accum_add2_sub2_into<const N: usize>(
    base: &[i16; N],
    add0: &[i16],
    add1: &[i16],
    sub0: &[i16],
    sub1: &[i16],
    out: &mut [i16; N],
) {
    debug_assert_eq!(add0.len(), N);
    debug_assert_eq!(add1.len(), N);
    debug_assert_eq!(sub0.len(), N);
    debug_assert_eq!(sub1.len(), N);

    #[cfg(target_arch = "x86_64")]
    if can_vectorize_i16_6(
        base.as_ptr(),
        add0.as_ptr(),
        add1.as_ptr(),
        sub0.as_ptr(),
        sub1.as_ptr(),
        out.as_ptr(),
        N,
    ) {
        unsafe {
            accum_add2_sub2_into_avx2(base, add0, add1, sub0, sub1, out);
        }
        return;
    }

    for idx in 0..N {
        out[idx] = base[idx]
            .wrapping_add(add0[idx])
            .wrapping_add(add1[idx])
            .wrapping_sub(sub0[idx])
            .wrapping_sub(sub1[idx]);
    }
}

#[cfg(target_arch = "x86_64")]
#[target_feature(enable = "avx2")]
unsafe fn accum_add_avx2<const N: usize>(acc: &mut [i16; N], add: &[i16]) {
    for idx in (0..N).step_by(16) {
        unsafe {
            let sum = _mm256_add_epi16(
                _mm256_load_si256(acc.as_ptr().add(idx).cast::<__m256i>()),
                _mm256_load_si256(add.as_ptr().add(idx).cast::<__m256i>()),
            );
            _mm256_store_si256(acc.as_mut_ptr().add(idx).cast::<__m256i>(), sum);
        }
    }
}

#[cfg(target_arch = "x86_64")]
#[target_feature(enable = "avx2")]
unsafe fn accum_sub_avx2<const N: usize>(acc: &mut [i16; N], sub: &[i16]) {
    for idx in (0..N).step_by(16) {
        unsafe {
            let sum = _mm256_sub_epi16(
                _mm256_load_si256(acc.as_ptr().add(idx).cast::<__m256i>()),
                _mm256_load_si256(sub.as_ptr().add(idx).cast::<__m256i>()),
            );
            _mm256_store_si256(acc.as_mut_ptr().add(idx).cast::<__m256i>(), sum);
        }
    }
}

#[cfg(target_arch = "x86_64")]
#[target_feature(enable = "avx2")]
unsafe fn accum_add_sub_avx2<const N: usize>(acc: &mut [i16; N], add: &[i16], sub: &[i16]) {
    for idx in (0..N).step_by(16) {
        unsafe {
            let base = _mm256_load_si256(acc.as_ptr().add(idx).cast::<__m256i>());
            let sum = _mm256_add_epi16(
                base,
                _mm256_sub_epi16(
                    _mm256_load_si256(add.as_ptr().add(idx).cast::<__m256i>()),
                    _mm256_load_si256(sub.as_ptr().add(idx).cast::<__m256i>()),
                ),
            );
            _mm256_store_si256(acc.as_mut_ptr().add(idx).cast::<__m256i>(), sum);
        }
    }
}

#[cfg(target_arch = "x86_64")]
#[target_feature(enable = "avx2")]
unsafe fn accum_add_into_both_avx2<const N: usize>(
    base: &mut [i16; N],
    add: &[i16],
    out: &mut [i16; N],
) {
    for idx in (0..N).step_by(16) {
        unsafe {
            let value = _mm256_add_epi16(
                _mm256_load_si256(base.as_ptr().add(idx).cast::<__m256i>()),
                _mm256_load_si256(add.as_ptr().add(idx).cast::<__m256i>()),
            );
            _mm256_store_si256(base.as_mut_ptr().add(idx).cast::<__m256i>(), value);
            _mm256_store_si256(out.as_mut_ptr().add(idx).cast::<__m256i>(), value);
        }
    }
}

#[cfg(target_arch = "x86_64")]
#[target_feature(enable = "avx2")]
unsafe fn accum_sub_into_both_avx2<const N: usize>(
    base: &mut [i16; N],
    sub: &[i16],
    out: &mut [i16; N],
) {
    for idx in (0..N).step_by(16) {
        unsafe {
            let value = _mm256_sub_epi16(
                _mm256_load_si256(base.as_ptr().add(idx).cast::<__m256i>()),
                _mm256_load_si256(sub.as_ptr().add(idx).cast::<__m256i>()),
            );
            _mm256_store_si256(base.as_mut_ptr().add(idx).cast::<__m256i>(), value);
            _mm256_store_si256(out.as_mut_ptr().add(idx).cast::<__m256i>(), value);
        }
    }
}

#[cfg(target_arch = "x86_64")]
#[target_feature(enable = "avx2")]
unsafe fn accum_add1_sub1_into_avx2<const N: usize>(
    base: &[i16; N],
    add: &[i16],
    sub: &[i16],
    out: &mut [i16; N],
) {
    for idx in (0..N).step_by(16) {
        unsafe {
            let value = _mm256_add_epi16(
                _mm256_load_si256(base.as_ptr().add(idx).cast::<__m256i>()),
                _mm256_sub_epi16(
                    _mm256_load_si256(add.as_ptr().add(idx).cast::<__m256i>()),
                    _mm256_load_si256(sub.as_ptr().add(idx).cast::<__m256i>()),
                ),
            );
            _mm256_store_si256(out.as_mut_ptr().add(idx).cast::<__m256i>(), value);
        }
    }
}

#[cfg(target_arch = "x86_64")]
#[target_feature(enable = "avx2")]
unsafe fn accum_add1_sub1_into_both_avx2<const N: usize>(
    base: &mut [i16; N],
    add: &[i16],
    sub: &[i16],
    out: &mut [i16; N],
) {
    for idx in (0..N).step_by(16) {
        unsafe {
            let value = _mm256_add_epi16(
                _mm256_load_si256(base.as_ptr().add(idx).cast::<__m256i>()),
                _mm256_sub_epi16(
                    _mm256_load_si256(add.as_ptr().add(idx).cast::<__m256i>()),
                    _mm256_load_si256(sub.as_ptr().add(idx).cast::<__m256i>()),
                ),
            );
            _mm256_store_si256(base.as_mut_ptr().add(idx).cast::<__m256i>(), value);
            _mm256_store_si256(out.as_mut_ptr().add(idx).cast::<__m256i>(), value);
        }
    }
}

#[cfg(target_arch = "x86_64")]
#[target_feature(enable = "avx2")]
unsafe fn accum_add1_sub2_into_avx2<const N: usize>(
    base: &[i16; N],
    add: &[i16],
    sub0: &[i16],
    sub1: &[i16],
    out: &mut [i16; N],
) {
    for idx in (0..N).step_by(16) {
        unsafe {
            let value = _mm256_sub_epi16(
                _mm256_add_epi16(
                    _mm256_load_si256(base.as_ptr().add(idx).cast::<__m256i>()),
                    _mm256_load_si256(add.as_ptr().add(idx).cast::<__m256i>()),
                ),
                _mm256_add_epi16(
                    _mm256_load_si256(sub0.as_ptr().add(idx).cast::<__m256i>()),
                    _mm256_load_si256(sub1.as_ptr().add(idx).cast::<__m256i>()),
                ),
            );
            _mm256_store_si256(out.as_mut_ptr().add(idx).cast::<__m256i>(), value);
        }
    }
}

#[cfg(target_arch = "x86_64")]
#[target_feature(enable = "avx2")]
unsafe fn accum_add1_sub2_into_both_avx2<const N: usize>(
    base: &mut [i16; N],
    add: &[i16],
    sub0: &[i16],
    sub1: &[i16],
    out: &mut [i16; N],
) {
    for idx in (0..N).step_by(16) {
        unsafe {
            let value = _mm256_sub_epi16(
                _mm256_add_epi16(
                    _mm256_load_si256(base.as_ptr().add(idx).cast::<__m256i>()),
                    _mm256_load_si256(add.as_ptr().add(idx).cast::<__m256i>()),
                ),
                _mm256_add_epi16(
                    _mm256_load_si256(sub0.as_ptr().add(idx).cast::<__m256i>()),
                    _mm256_load_si256(sub1.as_ptr().add(idx).cast::<__m256i>()),
                ),
            );
            _mm256_store_si256(base.as_mut_ptr().add(idx).cast::<__m256i>(), value);
            _mm256_store_si256(out.as_mut_ptr().add(idx).cast::<__m256i>(), value);
        }
    }
}

#[cfg(target_arch = "x86_64")]
#[target_feature(enable = "avx2")]
unsafe fn accum_add2_sub1_into_avx2<const N: usize>(
    base: &[i16; N],
    add0: &[i16],
    add1: &[i16],
    sub: &[i16],
    out: &mut [i16; N],
) {
    for idx in (0..N).step_by(16) {
        unsafe {
            let value = _mm256_add_epi16(
                _mm256_add_epi16(
                    _mm256_load_si256(base.as_ptr().add(idx).cast::<__m256i>()),
                    _mm256_load_si256(add0.as_ptr().add(idx).cast::<__m256i>()),
                ),
                _mm256_sub_epi16(
                    _mm256_load_si256(add1.as_ptr().add(idx).cast::<__m256i>()),
                    _mm256_load_si256(sub.as_ptr().add(idx).cast::<__m256i>()),
                ),
            );
            _mm256_store_si256(out.as_mut_ptr().add(idx).cast::<__m256i>(), value);
        }
    }
}

#[cfg(target_arch = "x86_64")]
#[target_feature(enable = "avx2")]
unsafe fn accum_add2_sub1_into_both_avx2<const N: usize>(
    base: &mut [i16; N],
    add0: &[i16],
    add1: &[i16],
    sub: &[i16],
    out: &mut [i16; N],
) {
    for idx in (0..N).step_by(16) {
        unsafe {
            let value = _mm256_add_epi16(
                _mm256_add_epi16(
                    _mm256_load_si256(base.as_ptr().add(idx).cast::<__m256i>()),
                    _mm256_load_si256(add0.as_ptr().add(idx).cast::<__m256i>()),
                ),
                _mm256_sub_epi16(
                    _mm256_load_si256(add1.as_ptr().add(idx).cast::<__m256i>()),
                    _mm256_load_si256(sub.as_ptr().add(idx).cast::<__m256i>()),
                ),
            );
            _mm256_store_si256(base.as_mut_ptr().add(idx).cast::<__m256i>(), value);
            _mm256_store_si256(out.as_mut_ptr().add(idx).cast::<__m256i>(), value);
        }
    }
}

#[cfg(target_arch = "x86_64")]
#[target_feature(enable = "avx2")]
unsafe fn accum_add2_sub2_into_avx2<const N: usize>(
    base: &[i16; N],
    add0: &[i16],
    add1: &[i16],
    sub0: &[i16],
    sub1: &[i16],
    out: &mut [i16; N],
) {
    for idx in (0..N).step_by(16) {
        unsafe {
            let value = _mm256_add_epi16(
                _mm256_load_si256(base.as_ptr().add(idx).cast::<__m256i>()),
                _mm256_sub_epi16(
                    _mm256_add_epi16(
                        _mm256_load_si256(add0.as_ptr().add(idx).cast::<__m256i>()),
                        _mm256_load_si256(add1.as_ptr().add(idx).cast::<__m256i>()),
                    ),
                    _mm256_add_epi16(
                        _mm256_load_si256(sub0.as_ptr().add(idx).cast::<__m256i>()),
                        _mm256_load_si256(sub1.as_ptr().add(idx).cast::<__m256i>()),
                    ),
                ),
            );
            _mm256_store_si256(out.as_mut_ptr().add(idx).cast::<__m256i>(), value);
        }
    }
}
