
STM_Moon_LED.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006514  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000150  080066b8  080066b8  000166b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006808  08006808  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08006808  08006808  00016808  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006810  08006810  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006810  08006810  00016810  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006814  08006814  00016814  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08006818  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002ccc  20000074  0800688c  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002d40  0800688c  00022d40  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000eabc  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000251c  00000000  00000000  0002eb60  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000d20  00000000  00000000  00031080  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000bf0  00000000  00000000  00031da0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001766e  00000000  00000000  00032990  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000bfb9  00000000  00000000  00049ffe  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008d891  00000000  00000000  00055fb7  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000e3848  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003c04  00000000  00000000  000e38c4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800669c 	.word	0x0800669c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	0800669c 	.word	0x0800669c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2uiz>:
 8000b58:	004a      	lsls	r2, r1, #1
 8000b5a:	d211      	bcs.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d211      	bcs.n	8000b86 <__aeabi_d2uiz+0x2e>
 8000b62:	d50d      	bpl.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d40e      	bmi.n	8000b8c <__aeabi_d2uiz+0x34>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_d2uiz+0x3a>
 8000b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0000 	mov.w	r0, #0
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_uldivmod>:
 8000b98:	b953      	cbnz	r3, 8000bb0 <__aeabi_uldivmod+0x18>
 8000b9a:	b94a      	cbnz	r2, 8000bb0 <__aeabi_uldivmod+0x18>
 8000b9c:	2900      	cmp	r1, #0
 8000b9e:	bf08      	it	eq
 8000ba0:	2800      	cmpeq	r0, #0
 8000ba2:	bf1c      	itt	ne
 8000ba4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ba8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bac:	f000 b972 	b.w	8000e94 <__aeabi_idiv0>
 8000bb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bb8:	f000 f806 	bl	8000bc8 <__udivmoddi4>
 8000bbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bc4:	b004      	add	sp, #16
 8000bc6:	4770      	bx	lr

08000bc8 <__udivmoddi4>:
 8000bc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bcc:	9e08      	ldr	r6, [sp, #32]
 8000bce:	4604      	mov	r4, r0
 8000bd0:	4688      	mov	r8, r1
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d14b      	bne.n	8000c6e <__udivmoddi4+0xa6>
 8000bd6:	428a      	cmp	r2, r1
 8000bd8:	4615      	mov	r5, r2
 8000bda:	d967      	bls.n	8000cac <__udivmoddi4+0xe4>
 8000bdc:	fab2 f282 	clz	r2, r2
 8000be0:	b14a      	cbz	r2, 8000bf6 <__udivmoddi4+0x2e>
 8000be2:	f1c2 0720 	rsb	r7, r2, #32
 8000be6:	fa01 f302 	lsl.w	r3, r1, r2
 8000bea:	fa20 f707 	lsr.w	r7, r0, r7
 8000bee:	4095      	lsls	r5, r2
 8000bf0:	ea47 0803 	orr.w	r8, r7, r3
 8000bf4:	4094      	lsls	r4, r2
 8000bf6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000bfa:	0c23      	lsrs	r3, r4, #16
 8000bfc:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c00:	fa1f fc85 	uxth.w	ip, r5
 8000c04:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c08:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c0c:	fb07 f10c 	mul.w	r1, r7, ip
 8000c10:	4299      	cmp	r1, r3
 8000c12:	d909      	bls.n	8000c28 <__udivmoddi4+0x60>
 8000c14:	18eb      	adds	r3, r5, r3
 8000c16:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c1a:	f080 811b 	bcs.w	8000e54 <__udivmoddi4+0x28c>
 8000c1e:	4299      	cmp	r1, r3
 8000c20:	f240 8118 	bls.w	8000e54 <__udivmoddi4+0x28c>
 8000c24:	3f02      	subs	r7, #2
 8000c26:	442b      	add	r3, r5
 8000c28:	1a5b      	subs	r3, r3, r1
 8000c2a:	b2a4      	uxth	r4, r4
 8000c2c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c30:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c34:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c38:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c3c:	45a4      	cmp	ip, r4
 8000c3e:	d909      	bls.n	8000c54 <__udivmoddi4+0x8c>
 8000c40:	192c      	adds	r4, r5, r4
 8000c42:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c46:	f080 8107 	bcs.w	8000e58 <__udivmoddi4+0x290>
 8000c4a:	45a4      	cmp	ip, r4
 8000c4c:	f240 8104 	bls.w	8000e58 <__udivmoddi4+0x290>
 8000c50:	3802      	subs	r0, #2
 8000c52:	442c      	add	r4, r5
 8000c54:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c58:	eba4 040c 	sub.w	r4, r4, ip
 8000c5c:	2700      	movs	r7, #0
 8000c5e:	b11e      	cbz	r6, 8000c68 <__udivmoddi4+0xa0>
 8000c60:	40d4      	lsrs	r4, r2
 8000c62:	2300      	movs	r3, #0
 8000c64:	e9c6 4300 	strd	r4, r3, [r6]
 8000c68:	4639      	mov	r1, r7
 8000c6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c6e:	428b      	cmp	r3, r1
 8000c70:	d909      	bls.n	8000c86 <__udivmoddi4+0xbe>
 8000c72:	2e00      	cmp	r6, #0
 8000c74:	f000 80eb 	beq.w	8000e4e <__udivmoddi4+0x286>
 8000c78:	2700      	movs	r7, #0
 8000c7a:	e9c6 0100 	strd	r0, r1, [r6]
 8000c7e:	4638      	mov	r0, r7
 8000c80:	4639      	mov	r1, r7
 8000c82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c86:	fab3 f783 	clz	r7, r3
 8000c8a:	2f00      	cmp	r7, #0
 8000c8c:	d147      	bne.n	8000d1e <__udivmoddi4+0x156>
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d302      	bcc.n	8000c98 <__udivmoddi4+0xd0>
 8000c92:	4282      	cmp	r2, r0
 8000c94:	f200 80fa 	bhi.w	8000e8c <__udivmoddi4+0x2c4>
 8000c98:	1a84      	subs	r4, r0, r2
 8000c9a:	eb61 0303 	sbc.w	r3, r1, r3
 8000c9e:	2001      	movs	r0, #1
 8000ca0:	4698      	mov	r8, r3
 8000ca2:	2e00      	cmp	r6, #0
 8000ca4:	d0e0      	beq.n	8000c68 <__udivmoddi4+0xa0>
 8000ca6:	e9c6 4800 	strd	r4, r8, [r6]
 8000caa:	e7dd      	b.n	8000c68 <__udivmoddi4+0xa0>
 8000cac:	b902      	cbnz	r2, 8000cb0 <__udivmoddi4+0xe8>
 8000cae:	deff      	udf	#255	; 0xff
 8000cb0:	fab2 f282 	clz	r2, r2
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f040 808f 	bne.w	8000dd8 <__udivmoddi4+0x210>
 8000cba:	1b49      	subs	r1, r1, r5
 8000cbc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cc0:	fa1f f885 	uxth.w	r8, r5
 8000cc4:	2701      	movs	r7, #1
 8000cc6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000cca:	0c23      	lsrs	r3, r4, #16
 8000ccc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000cd0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cd4:	fb08 f10c 	mul.w	r1, r8, ip
 8000cd8:	4299      	cmp	r1, r3
 8000cda:	d907      	bls.n	8000cec <__udivmoddi4+0x124>
 8000cdc:	18eb      	adds	r3, r5, r3
 8000cde:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000ce2:	d202      	bcs.n	8000cea <__udivmoddi4+0x122>
 8000ce4:	4299      	cmp	r1, r3
 8000ce6:	f200 80cd 	bhi.w	8000e84 <__udivmoddi4+0x2bc>
 8000cea:	4684      	mov	ip, r0
 8000cec:	1a59      	subs	r1, r3, r1
 8000cee:	b2a3      	uxth	r3, r4
 8000cf0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cf4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000cf8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000cfc:	fb08 f800 	mul.w	r8, r8, r0
 8000d00:	45a0      	cmp	r8, r4
 8000d02:	d907      	bls.n	8000d14 <__udivmoddi4+0x14c>
 8000d04:	192c      	adds	r4, r5, r4
 8000d06:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d0a:	d202      	bcs.n	8000d12 <__udivmoddi4+0x14a>
 8000d0c:	45a0      	cmp	r8, r4
 8000d0e:	f200 80b6 	bhi.w	8000e7e <__udivmoddi4+0x2b6>
 8000d12:	4618      	mov	r0, r3
 8000d14:	eba4 0408 	sub.w	r4, r4, r8
 8000d18:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d1c:	e79f      	b.n	8000c5e <__udivmoddi4+0x96>
 8000d1e:	f1c7 0c20 	rsb	ip, r7, #32
 8000d22:	40bb      	lsls	r3, r7
 8000d24:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d28:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d2c:	fa01 f407 	lsl.w	r4, r1, r7
 8000d30:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d34:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d38:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d3c:	4325      	orrs	r5, r4
 8000d3e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d42:	0c2c      	lsrs	r4, r5, #16
 8000d44:	fb08 3319 	mls	r3, r8, r9, r3
 8000d48:	fa1f fa8e 	uxth.w	sl, lr
 8000d4c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d50:	fb09 f40a 	mul.w	r4, r9, sl
 8000d54:	429c      	cmp	r4, r3
 8000d56:	fa02 f207 	lsl.w	r2, r2, r7
 8000d5a:	fa00 f107 	lsl.w	r1, r0, r7
 8000d5e:	d90b      	bls.n	8000d78 <__udivmoddi4+0x1b0>
 8000d60:	eb1e 0303 	adds.w	r3, lr, r3
 8000d64:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d68:	f080 8087 	bcs.w	8000e7a <__udivmoddi4+0x2b2>
 8000d6c:	429c      	cmp	r4, r3
 8000d6e:	f240 8084 	bls.w	8000e7a <__udivmoddi4+0x2b2>
 8000d72:	f1a9 0902 	sub.w	r9, r9, #2
 8000d76:	4473      	add	r3, lr
 8000d78:	1b1b      	subs	r3, r3, r4
 8000d7a:	b2ad      	uxth	r5, r5
 8000d7c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d80:	fb08 3310 	mls	r3, r8, r0, r3
 8000d84:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d88:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d8c:	45a2      	cmp	sl, r4
 8000d8e:	d908      	bls.n	8000da2 <__udivmoddi4+0x1da>
 8000d90:	eb1e 0404 	adds.w	r4, lr, r4
 8000d94:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d98:	d26b      	bcs.n	8000e72 <__udivmoddi4+0x2aa>
 8000d9a:	45a2      	cmp	sl, r4
 8000d9c:	d969      	bls.n	8000e72 <__udivmoddi4+0x2aa>
 8000d9e:	3802      	subs	r0, #2
 8000da0:	4474      	add	r4, lr
 8000da2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000da6:	fba0 8902 	umull	r8, r9, r0, r2
 8000daa:	eba4 040a 	sub.w	r4, r4, sl
 8000dae:	454c      	cmp	r4, r9
 8000db0:	46c2      	mov	sl, r8
 8000db2:	464b      	mov	r3, r9
 8000db4:	d354      	bcc.n	8000e60 <__udivmoddi4+0x298>
 8000db6:	d051      	beq.n	8000e5c <__udivmoddi4+0x294>
 8000db8:	2e00      	cmp	r6, #0
 8000dba:	d069      	beq.n	8000e90 <__udivmoddi4+0x2c8>
 8000dbc:	ebb1 050a 	subs.w	r5, r1, sl
 8000dc0:	eb64 0403 	sbc.w	r4, r4, r3
 8000dc4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000dc8:	40fd      	lsrs	r5, r7
 8000dca:	40fc      	lsrs	r4, r7
 8000dcc:	ea4c 0505 	orr.w	r5, ip, r5
 8000dd0:	e9c6 5400 	strd	r5, r4, [r6]
 8000dd4:	2700      	movs	r7, #0
 8000dd6:	e747      	b.n	8000c68 <__udivmoddi4+0xa0>
 8000dd8:	f1c2 0320 	rsb	r3, r2, #32
 8000ddc:	fa20 f703 	lsr.w	r7, r0, r3
 8000de0:	4095      	lsls	r5, r2
 8000de2:	fa01 f002 	lsl.w	r0, r1, r2
 8000de6:	fa21 f303 	lsr.w	r3, r1, r3
 8000dea:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dee:	4338      	orrs	r0, r7
 8000df0:	0c01      	lsrs	r1, r0, #16
 8000df2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000df6:	fa1f f885 	uxth.w	r8, r5
 8000dfa:	fb0e 3317 	mls	r3, lr, r7, r3
 8000dfe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e02:	fb07 f308 	mul.w	r3, r7, r8
 8000e06:	428b      	cmp	r3, r1
 8000e08:	fa04 f402 	lsl.w	r4, r4, r2
 8000e0c:	d907      	bls.n	8000e1e <__udivmoddi4+0x256>
 8000e0e:	1869      	adds	r1, r5, r1
 8000e10:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e14:	d22f      	bcs.n	8000e76 <__udivmoddi4+0x2ae>
 8000e16:	428b      	cmp	r3, r1
 8000e18:	d92d      	bls.n	8000e76 <__udivmoddi4+0x2ae>
 8000e1a:	3f02      	subs	r7, #2
 8000e1c:	4429      	add	r1, r5
 8000e1e:	1acb      	subs	r3, r1, r3
 8000e20:	b281      	uxth	r1, r0
 8000e22:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e26:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e2a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e2e:	fb00 f308 	mul.w	r3, r0, r8
 8000e32:	428b      	cmp	r3, r1
 8000e34:	d907      	bls.n	8000e46 <__udivmoddi4+0x27e>
 8000e36:	1869      	adds	r1, r5, r1
 8000e38:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e3c:	d217      	bcs.n	8000e6e <__udivmoddi4+0x2a6>
 8000e3e:	428b      	cmp	r3, r1
 8000e40:	d915      	bls.n	8000e6e <__udivmoddi4+0x2a6>
 8000e42:	3802      	subs	r0, #2
 8000e44:	4429      	add	r1, r5
 8000e46:	1ac9      	subs	r1, r1, r3
 8000e48:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e4c:	e73b      	b.n	8000cc6 <__udivmoddi4+0xfe>
 8000e4e:	4637      	mov	r7, r6
 8000e50:	4630      	mov	r0, r6
 8000e52:	e709      	b.n	8000c68 <__udivmoddi4+0xa0>
 8000e54:	4607      	mov	r7, r0
 8000e56:	e6e7      	b.n	8000c28 <__udivmoddi4+0x60>
 8000e58:	4618      	mov	r0, r3
 8000e5a:	e6fb      	b.n	8000c54 <__udivmoddi4+0x8c>
 8000e5c:	4541      	cmp	r1, r8
 8000e5e:	d2ab      	bcs.n	8000db8 <__udivmoddi4+0x1f0>
 8000e60:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e64:	eb69 020e 	sbc.w	r2, r9, lr
 8000e68:	3801      	subs	r0, #1
 8000e6a:	4613      	mov	r3, r2
 8000e6c:	e7a4      	b.n	8000db8 <__udivmoddi4+0x1f0>
 8000e6e:	4660      	mov	r0, ip
 8000e70:	e7e9      	b.n	8000e46 <__udivmoddi4+0x27e>
 8000e72:	4618      	mov	r0, r3
 8000e74:	e795      	b.n	8000da2 <__udivmoddi4+0x1da>
 8000e76:	4667      	mov	r7, ip
 8000e78:	e7d1      	b.n	8000e1e <__udivmoddi4+0x256>
 8000e7a:	4681      	mov	r9, r0
 8000e7c:	e77c      	b.n	8000d78 <__udivmoddi4+0x1b0>
 8000e7e:	3802      	subs	r0, #2
 8000e80:	442c      	add	r4, r5
 8000e82:	e747      	b.n	8000d14 <__udivmoddi4+0x14c>
 8000e84:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e88:	442b      	add	r3, r5
 8000e8a:	e72f      	b.n	8000cec <__udivmoddi4+0x124>
 8000e8c:	4638      	mov	r0, r7
 8000e8e:	e708      	b.n	8000ca2 <__udivmoddi4+0xda>
 8000e90:	4637      	mov	r7, r6
 8000e92:	e6e9      	b.n	8000c68 <__udivmoddi4+0xa0>

08000e94 <__aeabi_idiv0>:
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop

08000e98 <LED_findPos>:
// *******************************************************************
// 					MANIPULATION OF THE LED MATRIX
// *******************************************************************


uint8_t LED_findPos(char letter, uint8_t number){
 8000e98:	b480      	push	{r7}
 8000e9a:	b085      	sub	sp, #20
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	460a      	mov	r2, r1
 8000ea2:	71fb      	strb	r3, [r7, #7]
 8000ea4:	4613      	mov	r3, r2
 8000ea6:	71bb      	strb	r3, [r7, #6]

	uint8_t position;

	switch(letter){
 8000ea8:	79fb      	ldrb	r3, [r7, #7]
 8000eaa:	3b41      	subs	r3, #65	; 0x41
 8000eac:	2b0a      	cmp	r3, #10
 8000eae:	d84f      	bhi.n	8000f50 <LED_findPos+0xb8>
 8000eb0:	a201      	add	r2, pc, #4	; (adr r2, 8000eb8 <LED_findPos+0x20>)
 8000eb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000eb6:	bf00      	nop
 8000eb8:	08000ee5 	.word	0x08000ee5
 8000ebc:	08000eeb 	.word	0x08000eeb
 8000ec0:	08000ef5 	.word	0x08000ef5
 8000ec4:	08000efd 	.word	0x08000efd
 8000ec8:	08000f07 	.word	0x08000f07
 8000ecc:	08000f0f 	.word	0x08000f0f
 8000ed0:	08000f19 	.word	0x08000f19
 8000ed4:	08000f21 	.word	0x08000f21
 8000ed8:	08000f31 	.word	0x08000f31
 8000edc:	08000f39 	.word	0x08000f39
 8000ee0:	08000f49 	.word	0x08000f49
	case('A'):
		position = number;
 8000ee4:	79bb      	ldrb	r3, [r7, #6]
 8000ee6:	73fb      	strb	r3, [r7, #15]
		break;
 8000ee8:	e032      	b.n	8000f50 <LED_findPos+0xb8>
	case('B'):
		position = (18*2)+1 -number;
 8000eea:	79bb      	ldrb	r3, [r7, #6]
 8000eec:	f1c3 0325 	rsb	r3, r3, #37	; 0x25
 8000ef0:	73fb      	strb	r3, [r7, #15]
		break;
 8000ef2:	e02d      	b.n	8000f50 <LED_findPos+0xb8>
	case('C'):
		position = (18*2)+number;
 8000ef4:	79bb      	ldrb	r3, [r7, #6]
 8000ef6:	3324      	adds	r3, #36	; 0x24
 8000ef8:	73fb      	strb	r3, [r7, #15]
		break;
 8000efa:	e029      	b.n	8000f50 <LED_findPos+0xb8>
	case('D'):
		position = (18*4)+1 -number;
 8000efc:	79bb      	ldrb	r3, [r7, #6]
 8000efe:	f1c3 0349 	rsb	r3, r3, #73	; 0x49
 8000f02:	73fb      	strb	r3, [r7, #15]
		break;
 8000f04:	e024      	b.n	8000f50 <LED_findPos+0xb8>
	case('E'):
		position = (18*4)+number;
 8000f06:	79bb      	ldrb	r3, [r7, #6]
 8000f08:	3348      	adds	r3, #72	; 0x48
 8000f0a:	73fb      	strb	r3, [r7, #15]
		break;
 8000f0c:	e020      	b.n	8000f50 <LED_findPos+0xb8>
	case('F'):
		position = (18*6)+1 -number;
 8000f0e:	79bb      	ldrb	r3, [r7, #6]
 8000f10:	f1c3 036d 	rsb	r3, r3, #109	; 0x6d
 8000f14:	73fb      	strb	r3, [r7, #15]
		break;
 8000f16:	e01b      	b.n	8000f50 <LED_findPos+0xb8>
	case('G'):
		position = (18*6)+number;
 8000f18:	79bb      	ldrb	r3, [r7, #6]
 8000f1a:	336c      	adds	r3, #108	; 0x6c
 8000f1c:	73fb      	strb	r3, [r7, #15]
		break;
 8000f1e:	e017      	b.n	8000f50 <LED_findPos+0xb8>
	case('H'):
		position = (18*8)+1 -number;
 8000f20:	79bb      	ldrb	r3, [r7, #6]
 8000f22:	f1c3 23ff 	rsb	r3, r3, #4278255360	; 0xff00ff00
 8000f26:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 8000f2a:	3391      	adds	r3, #145	; 0x91
 8000f2c:	73fb      	strb	r3, [r7, #15]
		break;
 8000f2e:	e00f      	b.n	8000f50 <LED_findPos+0xb8>
	case('I'):
		position = (18*8)+number;
 8000f30:	79bb      	ldrb	r3, [r7, #6]
 8000f32:	3b70      	subs	r3, #112	; 0x70
 8000f34:	73fb      	strb	r3, [r7, #15]
		break;
 8000f36:	e00b      	b.n	8000f50 <LED_findPos+0xb8>
	case('J'):
		position = (18*10)+1 -number;
 8000f38:	79bb      	ldrb	r3, [r7, #6]
 8000f3a:	f1c3 23ff 	rsb	r3, r3, #4278255360	; 0xff00ff00
 8000f3e:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 8000f42:	33b5      	adds	r3, #181	; 0xb5
 8000f44:	73fb      	strb	r3, [r7, #15]
		break;
 8000f46:	e003      	b.n	8000f50 <LED_findPos+0xb8>
	case('K'):
		position = (18*10)+number;
 8000f48:	79bb      	ldrb	r3, [r7, #6]
 8000f4a:	3b4c      	subs	r3, #76	; 0x4c
 8000f4c:	73fb      	strb	r3, [r7, #15]
		break;
 8000f4e:	bf00      	nop

	}

	return position;
 8000f50:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f52:	4618      	mov	r0, r3
 8000f54:	3714      	adds	r7, #20
 8000f56:	46bd      	mov	sp, r7
 8000f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5c:	4770      	bx	lr
 8000f5e:	bf00      	nop

08000f60 <problem_genArray>:


void problem_genArray(ProblemInfo *problem, uint32_t id){
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b086      	sub	sp, #24
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
 8000f68:	6039      	str	r1, [r7, #0]

	uint16_t movesNum = 0;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	82fb      	strh	r3, [r7, #22]
	uint16_t LedPos = 0;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	81fb      	strh	r3, [r7, #14]

	// fill the struct with the info of the boulder searched
	problem_search(problem, id);
 8000f72:	6839      	ldr	r1, [r7, #0]
 8000f74:	6878      	ldr	r0, [r7, #4]
 8000f76:	f000 f90f 	bl	8001198 <problem_search>

	// find the number of holds in the problem
	while(problem->move_int[movesNum] !=0){
 8000f7a:	e002      	b.n	8000f82 <problem_genArray+0x22>
		movesNum++;
 8000f7c:	8afb      	ldrh	r3, [r7, #22]
 8000f7e:	3301      	adds	r3, #1
 8000f80:	82fb      	strh	r3, [r7, #22]
	while(problem->move_int[movesNum] !=0){
 8000f82:	8afb      	ldrh	r3, [r7, #22]
 8000f84:	687a      	ldr	r2, [r7, #4]
 8000f86:	4413      	add	r3, r2
 8000f88:	f893 3096 	ldrb.w	r3, [r3, #150]	; 0x96
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d1f5      	bne.n	8000f7c <problem_genArray+0x1c>
	}

	// put to 0 all the colors for each LED
	LED_setAllBlack();
 8000f90:	f000 f86c 	bl	800106c <LED_setAllBlack>

	// for each move define the color of the corresponding LED
	for(int i=0; i<movesNum; i++){
 8000f94:	2300      	movs	r3, #0
 8000f96:	613b      	str	r3, [r7, #16]
 8000f98:	e05d      	b.n	8001056 <problem_genArray+0xf6>

		// transform letter and number in the led position
		LedPos = LED_findPos(problem->move_char[i], problem->move_int[i]);
 8000f9a:	687a      	ldr	r2, [r7, #4]
 8000f9c:	693b      	ldr	r3, [r7, #16]
 8000f9e:	4413      	add	r3, r2
 8000fa0:	3364      	adds	r3, #100	; 0x64
 8000fa2:	7818      	ldrb	r0, [r3, #0]
 8000fa4:	687a      	ldr	r2, [r7, #4]
 8000fa6:	693b      	ldr	r3, [r7, #16]
 8000fa8:	4413      	add	r3, r2
 8000faa:	3396      	adds	r3, #150	; 0x96
 8000fac:	781b      	ldrb	r3, [r3, #0]
 8000fae:	4619      	mov	r1, r3
 8000fb0:	f7ff ff72 	bl	8000e98 <LED_findPos>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	81fb      	strh	r3, [r7, #14]

		// light the led depending if it's start, top or else
		if(i<=1 && problem->move_st[i]==true){		// start, color green
 8000fb8:	693b      	ldr	r3, [r7, #16]
 8000fba:	2b01      	cmp	r3, #1
 8000fbc:	dc19      	bgt.n	8000ff2 <problem_genArray+0x92>
 8000fbe:	687a      	ldr	r2, [r7, #4]
 8000fc0:	693b      	ldr	r3, [r7, #16]
 8000fc2:	4413      	add	r3, r2
 8000fc4:	33c8      	adds	r3, #200	; 0xc8
 8000fc6:	781b      	ldrb	r3, [r3, #0]
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d012      	beq.n	8000ff2 <problem_genArray+0x92>
			LED_Data[LedPos][1] = 0;
 8000fcc:	89fb      	ldrh	r3, [r7, #14]
 8000fce:	4a26      	ldr	r2, [pc, #152]	; (8001068 <problem_genArray+0x108>)
 8000fd0:	009b      	lsls	r3, r3, #2
 8000fd2:	4413      	add	r3, r2
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	705a      	strb	r2, [r3, #1]
			LED_Data[LedPos][2] = 0;
 8000fd8:	89fb      	ldrh	r3, [r7, #14]
 8000fda:	4a23      	ldr	r2, [pc, #140]	; (8001068 <problem_genArray+0x108>)
 8000fdc:	009b      	lsls	r3, r3, #2
 8000fde:	4413      	add	r3, r2
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	709a      	strb	r2, [r3, #2]
			LED_Data[LedPos][3] = 255;
 8000fe4:	89fb      	ldrh	r3, [r7, #14]
 8000fe6:	4a20      	ldr	r2, [pc, #128]	; (8001068 <problem_genArray+0x108>)
 8000fe8:	009b      	lsls	r3, r3, #2
 8000fea:	4413      	add	r3, r2
 8000fec:	22ff      	movs	r2, #255	; 0xff
 8000fee:	70da      	strb	r2, [r3, #3]
 8000ff0:	e02e      	b.n	8001050 <problem_genArray+0xf0>
		}else if(i>1 && problem->move_st[i]==true){	// top, color red
 8000ff2:	693b      	ldr	r3, [r7, #16]
 8000ff4:	2b01      	cmp	r3, #1
 8000ff6:	dd19      	ble.n	800102c <problem_genArray+0xcc>
 8000ff8:	687a      	ldr	r2, [r7, #4]
 8000ffa:	693b      	ldr	r3, [r7, #16]
 8000ffc:	4413      	add	r3, r2
 8000ffe:	33c8      	adds	r3, #200	; 0xc8
 8001000:	781b      	ldrb	r3, [r3, #0]
 8001002:	2b00      	cmp	r3, #0
 8001004:	d012      	beq.n	800102c <problem_genArray+0xcc>
			LED_Data[LedPos][1] = 255;
 8001006:	89fb      	ldrh	r3, [r7, #14]
 8001008:	4a17      	ldr	r2, [pc, #92]	; (8001068 <problem_genArray+0x108>)
 800100a:	009b      	lsls	r3, r3, #2
 800100c:	4413      	add	r3, r2
 800100e:	22ff      	movs	r2, #255	; 0xff
 8001010:	705a      	strb	r2, [r3, #1]
			LED_Data[LedPos][2] = 0;
 8001012:	89fb      	ldrh	r3, [r7, #14]
 8001014:	4a14      	ldr	r2, [pc, #80]	; (8001068 <problem_genArray+0x108>)
 8001016:	009b      	lsls	r3, r3, #2
 8001018:	4413      	add	r3, r2
 800101a:	2200      	movs	r2, #0
 800101c:	709a      	strb	r2, [r3, #2]
			LED_Data[LedPos][3] = 0;
 800101e:	89fb      	ldrh	r3, [r7, #14]
 8001020:	4a11      	ldr	r2, [pc, #68]	; (8001068 <problem_genArray+0x108>)
 8001022:	009b      	lsls	r3, r3, #2
 8001024:	4413      	add	r3, r2
 8001026:	2200      	movs	r2, #0
 8001028:	70da      	strb	r2, [r3, #3]
 800102a:	e011      	b.n	8001050 <problem_genArray+0xf0>
		}else{										// middle, color white
			LED_Data[LedPos][1] = 255;
 800102c:	89fb      	ldrh	r3, [r7, #14]
 800102e:	4a0e      	ldr	r2, [pc, #56]	; (8001068 <problem_genArray+0x108>)
 8001030:	009b      	lsls	r3, r3, #2
 8001032:	4413      	add	r3, r2
 8001034:	22ff      	movs	r2, #255	; 0xff
 8001036:	705a      	strb	r2, [r3, #1]
			LED_Data[LedPos][2] = 255;
 8001038:	89fb      	ldrh	r3, [r7, #14]
 800103a:	4a0b      	ldr	r2, [pc, #44]	; (8001068 <problem_genArray+0x108>)
 800103c:	009b      	lsls	r3, r3, #2
 800103e:	4413      	add	r3, r2
 8001040:	22ff      	movs	r2, #255	; 0xff
 8001042:	709a      	strb	r2, [r3, #2]
			LED_Data[LedPos][3] = 255;
 8001044:	89fb      	ldrh	r3, [r7, #14]
 8001046:	4a08      	ldr	r2, [pc, #32]	; (8001068 <problem_genArray+0x108>)
 8001048:	009b      	lsls	r3, r3, #2
 800104a:	4413      	add	r3, r2
 800104c:	22ff      	movs	r2, #255	; 0xff
 800104e:	70da      	strb	r2, [r3, #3]
	for(int i=0; i<movesNum; i++){
 8001050:	693b      	ldr	r3, [r7, #16]
 8001052:	3301      	adds	r3, #1
 8001054:	613b      	str	r3, [r7, #16]
 8001056:	8afb      	ldrh	r3, [r7, #22]
 8001058:	693a      	ldr	r2, [r7, #16]
 800105a:	429a      	cmp	r2, r3
 800105c:	db9d      	blt.n	8000f9a <problem_genArray+0x3a>
		}

	}

}
 800105e:	bf00      	nop
 8001060:	3718      	adds	r7, #24
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	200000a4 	.word	0x200000a4

0800106c <LED_setAllBlack>:



void LED_setAllBlack(uint8_t *LEDbuffer){
 800106c:	b480      	push	{r7}
 800106e:	b085      	sub	sp, #20
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]

	for(int i=0; i<ROW_NUM*COL_NUM; i++){
 8001074:	2300      	movs	r3, #0
 8001076:	60fb      	str	r3, [r7, #12]
 8001078:	e014      	b.n	80010a4 <LED_setAllBlack+0x38>
		LED_Data[i][1]=0;
 800107a:	4a0f      	ldr	r2, [pc, #60]	; (80010b8 <LED_setAllBlack+0x4c>)
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	009b      	lsls	r3, r3, #2
 8001080:	4413      	add	r3, r2
 8001082:	2200      	movs	r2, #0
 8001084:	705a      	strb	r2, [r3, #1]
		LED_Data[i][2]=0;
 8001086:	4a0c      	ldr	r2, [pc, #48]	; (80010b8 <LED_setAllBlack+0x4c>)
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	009b      	lsls	r3, r3, #2
 800108c:	4413      	add	r3, r2
 800108e:	2200      	movs	r2, #0
 8001090:	709a      	strb	r2, [r3, #2]
		LED_Data[i][3]=0;
 8001092:	4a09      	ldr	r2, [pc, #36]	; (80010b8 <LED_setAllBlack+0x4c>)
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	009b      	lsls	r3, r3, #2
 8001098:	4413      	add	r3, r2
 800109a:	2200      	movs	r2, #0
 800109c:	70da      	strb	r2, [r3, #3]
	for(int i=0; i<ROW_NUM*COL_NUM; i++){
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	3301      	adds	r3, #1
 80010a2:	60fb      	str	r3, [r7, #12]
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	2bc5      	cmp	r3, #197	; 0xc5
 80010a8:	dde7      	ble.n	800107a <LED_setAllBlack+0xe>
	}

}
 80010aa:	bf00      	nop
 80010ac:	3714      	adds	r7, #20
 80010ae:	46bd      	mov	sp, r7
 80010b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b4:	4770      	bx	lr
 80010b6:	bf00      	nop
 80010b8:	200000a4 	.word	0x200000a4

080010bc <WS2811_Send>:

}



void WS2811_Send(void){
 80010bc:	b580      	push	{r7, lr}
 80010be:	b086      	sub	sp, #24
 80010c0:	af00      	add	r7, sp, #0

	uint32_t indx = 0;
 80010c2:	2300      	movs	r3, #0
 80010c4:	617b      	str	r3, [r7, #20]
	uint32_t color;

	// read from the color matrix each RGB color for each LED
	for(int i=0; i<MAX_LED; i++){
 80010c6:	2300      	movs	r3, #0
 80010c8:	613b      	str	r3, [r7, #16]
 80010ca:	e036      	b.n	800113a <WS2811_Send+0x7e>
		color = ((LED_Mod[i][1]<<16) | (LED_Mod[i][2]<<8) | LED_Mod[i][3]);
 80010cc:	4a2e      	ldr	r2, [pc, #184]	; (8001188 <WS2811_Send+0xcc>)
 80010ce:	693b      	ldr	r3, [r7, #16]
 80010d0:	009b      	lsls	r3, r3, #2
 80010d2:	4413      	add	r3, r2
 80010d4:	785b      	ldrb	r3, [r3, #1]
 80010d6:	041a      	lsls	r2, r3, #16
 80010d8:	492b      	ldr	r1, [pc, #172]	; (8001188 <WS2811_Send+0xcc>)
 80010da:	693b      	ldr	r3, [r7, #16]
 80010dc:	009b      	lsls	r3, r3, #2
 80010de:	440b      	add	r3, r1
 80010e0:	789b      	ldrb	r3, [r3, #2]
 80010e2:	021b      	lsls	r3, r3, #8
 80010e4:	431a      	orrs	r2, r3
 80010e6:	4928      	ldr	r1, [pc, #160]	; (8001188 <WS2811_Send+0xcc>)
 80010e8:	693b      	ldr	r3, [r7, #16]
 80010ea:	009b      	lsls	r3, r3, #2
 80010ec:	440b      	add	r3, r1
 80010ee:	78db      	ldrb	r3, [r3, #3]
 80010f0:	4313      	orrs	r3, r2
 80010f2:	607b      	str	r3, [r7, #4]

		// check each bit of the color number and create corresponfing PWM
		for(int i=23; i>=0; i--){
 80010f4:	2317      	movs	r3, #23
 80010f6:	60fb      	str	r3, [r7, #12]
 80010f8:	e019      	b.n	800112e <WS2811_Send+0x72>
			if(color&(1<<i)){
 80010fa:	2201      	movs	r2, #1
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001102:	461a      	mov	r2, r3
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	4013      	ands	r3, r2
 8001108:	2b00      	cmp	r3, #0
 800110a:	d005      	beq.n	8001118 <WS2811_Send+0x5c>
				pwmData[indx]=60;
 800110c:	4a1f      	ldr	r2, [pc, #124]	; (800118c <WS2811_Send+0xd0>)
 800110e:	697b      	ldr	r3, [r7, #20]
 8001110:	213c      	movs	r1, #60	; 0x3c
 8001112:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8001116:	e004      	b.n	8001122 <WS2811_Send+0x66>
			}else{
				pwmData[indx]=30;
 8001118:	4a1c      	ldr	r2, [pc, #112]	; (800118c <WS2811_Send+0xd0>)
 800111a:	697b      	ldr	r3, [r7, #20]
 800111c:	211e      	movs	r1, #30
 800111e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			}
			indx++;
 8001122:	697b      	ldr	r3, [r7, #20]
 8001124:	3301      	adds	r3, #1
 8001126:	617b      	str	r3, [r7, #20]
		for(int i=23; i>=0; i--){
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	3b01      	subs	r3, #1
 800112c:	60fb      	str	r3, [r7, #12]
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	2b00      	cmp	r3, #0
 8001132:	dae2      	bge.n	80010fa <WS2811_Send+0x3e>
	for(int i=0; i<MAX_LED; i++){
 8001134:	693b      	ldr	r3, [r7, #16]
 8001136:	3301      	adds	r3, #1
 8001138:	613b      	str	r3, [r7, #16]
 800113a:	693b      	ldr	r3, [r7, #16]
 800113c:	2bc5      	cmp	r3, #197	; 0xc5
 800113e:	ddc5      	ble.n	80010cc <WS2811_Send+0x10>
		}
	}

	// wait 50 PWM pulses as a RESET after lighting all LED
	for(int i=0; i<50; i++){
 8001140:	2300      	movs	r3, #0
 8001142:	60bb      	str	r3, [r7, #8]
 8001144:	e00a      	b.n	800115c <WS2811_Send+0xa0>
		pwmData[indx] = 0;
 8001146:	4a11      	ldr	r2, [pc, #68]	; (800118c <WS2811_Send+0xd0>)
 8001148:	697b      	ldr	r3, [r7, #20]
 800114a:	2100      	movs	r1, #0
 800114c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		indx++;
 8001150:	697b      	ldr	r3, [r7, #20]
 8001152:	3301      	adds	r3, #1
 8001154:	617b      	str	r3, [r7, #20]
	for(int i=0; i<50; i++){
 8001156:	68bb      	ldr	r3, [r7, #8]
 8001158:	3301      	adds	r3, #1
 800115a:	60bb      	str	r3, [r7, #8]
 800115c:	68bb      	ldr	r3, [r7, #8]
 800115e:	2b31      	cmp	r3, #49	; 0x31
 8001160:	ddf1      	ble.n	8001146 <WS2811_Send+0x8a>
	}

	// start the transmission of the data just created
	HAL_TIM_PWM_Start_DMA(&htim2, TIM_CHANNEL_1, (uint32_t *)pwmData, indx);
 8001162:	697b      	ldr	r3, [r7, #20]
 8001164:	b29b      	uxth	r3, r3
 8001166:	4a09      	ldr	r2, [pc, #36]	; (800118c <WS2811_Send+0xd0>)
 8001168:	2100      	movs	r1, #0
 800116a:	4809      	ldr	r0, [pc, #36]	; (8001190 <WS2811_Send+0xd4>)
 800116c:	f002 fa62 	bl	8003634 <HAL_TIM_PWM_Start_DMA>
	while(!datasentflag){};
 8001170:	bf00      	nop
 8001172:	4b08      	ldr	r3, [pc, #32]	; (8001194 <WS2811_Send+0xd8>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d0fb      	beq.n	8001172 <WS2811_Send+0xb6>
	datasentflag=0;
 800117a:	4b06      	ldr	r3, [pc, #24]	; (8001194 <WS2811_Send+0xd8>)
 800117c:	2200      	movs	r2, #0
 800117e:	601a      	str	r2, [r3, #0]

}
 8001180:	bf00      	nop
 8001182:	3718      	adds	r7, #24
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	200003bc 	.word	0x200003bc
 800118c:	200006d4 	.word	0x200006d4
 8001190:	20002cb8 	.word	0x20002cb8
 8001194:	20000090 	.word	0x20000090

08001198 <problem_search>:
// *******************************************************************
// 					DEFINITION OF LIST OF PROBLEMS
// *******************************************************************


void problem_search(ProblemInfo *problem, uint32_t id){
 8001198:	b480      	push	{r7}
 800119a:	b083      	sub	sp, #12
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
 80011a0:	6039      	str	r1, [r7, #0]



}
 80011a2:	bf00      	nop
 80011a4:	370c      	adds	r7, #12
 80011a6:	46bd      	mov	sp, r7
 80011a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ac:	4770      	bx	lr
	...

080011b0 <PRINTF>:
#include "usart.h"
#include "debug.h"



void PRINTF(char str[50]){
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b090      	sub	sp, #64	; 0x40
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
  char msg[50];
  int msg_len;
  msg_len = sprintf(msg, str);
 80011b8:	f107 0308 	add.w	r3, r7, #8
 80011bc:	6879      	ldr	r1, [r7, #4]
 80011be:	4618      	mov	r0, r3
 80011c0:	f003 fe10 	bl	8004de4 <siprintf>
 80011c4:	63f8      	str	r0, [r7, #60]	; 0x3c
  HAL_UART_Transmit(&huart2, (uint8_t *)msg, msg_len, 5000);
 80011c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80011c8:	b29a      	uxth	r2, r3
 80011ca:	f107 0108 	add.w	r1, r7, #8
 80011ce:	f241 3388 	movw	r3, #5000	; 0x1388
 80011d2:	4803      	ldr	r0, [pc, #12]	; (80011e0 <PRINTF+0x30>)
 80011d4:	f003 f975 	bl	80044c2 <HAL_UART_Transmit>
}
 80011d8:	bf00      	nop
 80011da:	3740      	adds	r7, #64	; 0x40
 80011dc:	46bd      	mov	sp, r7
 80011de:	bd80      	pop	{r7, pc}
 80011e0:	20002cf8 	.word	0x20002cf8

080011e4 <PRINTF8>:


void PRINTF8(char str[50], uint8_t val){
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b090      	sub	sp, #64	; 0x40
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
 80011ec:	460b      	mov	r3, r1
 80011ee:	70fb      	strb	r3, [r7, #3]
  char msg[50];
  int msg_len;
  msg_len = sprintf(msg, str,val);
 80011f0:	78fa      	ldrb	r2, [r7, #3]
 80011f2:	f107 0308 	add.w	r3, r7, #8
 80011f6:	6879      	ldr	r1, [r7, #4]
 80011f8:	4618      	mov	r0, r3
 80011fa:	f003 fdf3 	bl	8004de4 <siprintf>
 80011fe:	63f8      	str	r0, [r7, #60]	; 0x3c
  HAL_UART_Transmit(&huart2, (uint8_t *)msg, msg_len, 5000);
 8001200:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001202:	b29a      	uxth	r2, r3
 8001204:	f107 0108 	add.w	r1, r7, #8
 8001208:	f241 3388 	movw	r3, #5000	; 0x1388
 800120c:	4803      	ldr	r0, [pc, #12]	; (800121c <PRINTF8+0x38>)
 800120e:	f003 f958 	bl	80044c2 <HAL_UART_Transmit>
}
 8001212:	bf00      	nop
 8001214:	3740      	adds	r7, #64	; 0x40
 8001216:	46bd      	mov	sp, r7
 8001218:	bd80      	pop	{r7, pc}
 800121a:	bf00      	nop
 800121c:	20002cf8 	.word	0x20002cf8

08001220 <PRINTF32>:
  msg_len = sprintf(msg, str,val);
  HAL_UART_Transmit(&huart2, (uint8_t *)msg, msg_len, 5000);
}


void PRINTF32(char str[50], uint32_t val){
 8001220:	b580      	push	{r7, lr}
 8001222:	b090      	sub	sp, #64	; 0x40
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
 8001228:	6039      	str	r1, [r7, #0]
  char msg[50];
  int msg_len;
  msg_len = sprintf(msg, str,val);
 800122a:	f107 0308 	add.w	r3, r7, #8
 800122e:	683a      	ldr	r2, [r7, #0]
 8001230:	6879      	ldr	r1, [r7, #4]
 8001232:	4618      	mov	r0, r3
 8001234:	f003 fdd6 	bl	8004de4 <siprintf>
 8001238:	63f8      	str	r0, [r7, #60]	; 0x3c
  HAL_UART_Transmit(&huart2, (uint8_t *)msg, msg_len, 5000);
 800123a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800123c:	b29a      	uxth	r2, r3
 800123e:	f107 0108 	add.w	r1, r7, #8
 8001242:	f241 3388 	movw	r3, #5000	; 0x1388
 8001246:	4803      	ldr	r0, [pc, #12]	; (8001254 <PRINTF32+0x34>)
 8001248:	f003 f93b 	bl	80044c2 <HAL_UART_Transmit>
}
 800124c:	bf00      	nop
 800124e:	3740      	adds	r7, #64	; 0x40
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}
 8001254:	20002cf8 	.word	0x20002cf8

08001258 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b082      	sub	sp, #8
 800125c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800125e:	2300      	movs	r3, #0
 8001260:	607b      	str	r3, [r7, #4]
 8001262:	4b0c      	ldr	r3, [pc, #48]	; (8001294 <MX_DMA_Init+0x3c>)
 8001264:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001266:	4a0b      	ldr	r2, [pc, #44]	; (8001294 <MX_DMA_Init+0x3c>)
 8001268:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800126c:	6313      	str	r3, [r2, #48]	; 0x30
 800126e:	4b09      	ldr	r3, [pc, #36]	; (8001294 <MX_DMA_Init+0x3c>)
 8001270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001272:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001276:	607b      	str	r3, [r7, #4]
 8001278:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800127a:	2200      	movs	r2, #0
 800127c:	2100      	movs	r1, #0
 800127e:	2010      	movs	r0, #16
 8001280:	f000 ff83 	bl	800218a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001284:	2010      	movs	r0, #16
 8001286:	f000 ff9c 	bl	80021c2 <HAL_NVIC_EnableIRQ>

}
 800128a:	bf00      	nop
 800128c:	3708      	adds	r7, #8
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	40023800 	.word	0x40023800

08001298 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b08a      	sub	sp, #40	; 0x28
 800129c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800129e:	f107 0314 	add.w	r3, r7, #20
 80012a2:	2200      	movs	r2, #0
 80012a4:	601a      	str	r2, [r3, #0]
 80012a6:	605a      	str	r2, [r3, #4]
 80012a8:	609a      	str	r2, [r3, #8]
 80012aa:	60da      	str	r2, [r3, #12]
 80012ac:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012ae:	2300      	movs	r3, #0
 80012b0:	613b      	str	r3, [r7, #16]
 80012b2:	4b52      	ldr	r3, [pc, #328]	; (80013fc <MX_GPIO_Init+0x164>)
 80012b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012b6:	4a51      	ldr	r2, [pc, #324]	; (80013fc <MX_GPIO_Init+0x164>)
 80012b8:	f043 0304 	orr.w	r3, r3, #4
 80012bc:	6313      	str	r3, [r2, #48]	; 0x30
 80012be:	4b4f      	ldr	r3, [pc, #316]	; (80013fc <MX_GPIO_Init+0x164>)
 80012c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012c2:	f003 0304 	and.w	r3, r3, #4
 80012c6:	613b      	str	r3, [r7, #16]
 80012c8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80012ca:	2300      	movs	r3, #0
 80012cc:	60fb      	str	r3, [r7, #12]
 80012ce:	4b4b      	ldr	r3, [pc, #300]	; (80013fc <MX_GPIO_Init+0x164>)
 80012d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012d2:	4a4a      	ldr	r2, [pc, #296]	; (80013fc <MX_GPIO_Init+0x164>)
 80012d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80012d8:	6313      	str	r3, [r2, #48]	; 0x30
 80012da:	4b48      	ldr	r3, [pc, #288]	; (80013fc <MX_GPIO_Init+0x164>)
 80012dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80012e2:	60fb      	str	r3, [r7, #12]
 80012e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012e6:	2300      	movs	r3, #0
 80012e8:	60bb      	str	r3, [r7, #8]
 80012ea:	4b44      	ldr	r3, [pc, #272]	; (80013fc <MX_GPIO_Init+0x164>)
 80012ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ee:	4a43      	ldr	r2, [pc, #268]	; (80013fc <MX_GPIO_Init+0x164>)
 80012f0:	f043 0301 	orr.w	r3, r3, #1
 80012f4:	6313      	str	r3, [r2, #48]	; 0x30
 80012f6:	4b41      	ldr	r3, [pc, #260]	; (80013fc <MX_GPIO_Init+0x164>)
 80012f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012fa:	f003 0301 	and.w	r3, r3, #1
 80012fe:	60bb      	str	r3, [r7, #8]
 8001300:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001302:	2300      	movs	r3, #0
 8001304:	607b      	str	r3, [r7, #4]
 8001306:	4b3d      	ldr	r3, [pc, #244]	; (80013fc <MX_GPIO_Init+0x164>)
 8001308:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800130a:	4a3c      	ldr	r2, [pc, #240]	; (80013fc <MX_GPIO_Init+0x164>)
 800130c:	f043 0302 	orr.w	r3, r3, #2
 8001310:	6313      	str	r3, [r2, #48]	; 0x30
 8001312:	4b3a      	ldr	r3, [pc, #232]	; (80013fc <MX_GPIO_Init+0x164>)
 8001314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001316:	f003 0302 	and.w	r3, r3, #2
 800131a:	607b      	str	r3, [r7, #4]
 800131c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_6, GPIO_PIN_RESET);
 800131e:	2200      	movs	r2, #0
 8001320:	f44f 6188 	mov.w	r1, #1088	; 0x440
 8001324:	4836      	ldr	r0, [pc, #216]	; (8001400 <MX_GPIO_Init+0x168>)
 8001326:	f001 fc91 	bl	8002c4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 800132a:	2200      	movs	r2, #0
 800132c:	2180      	movs	r1, #128	; 0x80
 800132e:	4835      	ldr	r0, [pc, #212]	; (8001404 <MX_GPIO_Init+0x16c>)
 8001330:	f001 fc8c 	bl	8002c4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8001334:	2200      	movs	r2, #0
 8001336:	f44f 7180 	mov.w	r1, #256	; 0x100
 800133a:	4833      	ldr	r0, [pc, #204]	; (8001408 <MX_GPIO_Init+0x170>)
 800133c:	f001 fc86 	bl	8002c4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001340:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001344:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001346:	4b31      	ldr	r3, [pc, #196]	; (800140c <MX_GPIO_Init+0x174>)
 8001348:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800134a:	2300      	movs	r3, #0
 800134c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800134e:	f107 0314 	add.w	r3, r7, #20
 8001352:	4619      	mov	r1, r3
 8001354:	482b      	ldr	r0, [pc, #172]	; (8001404 <MX_GPIO_Init+0x16c>)
 8001356:	f001 fadf 	bl	8002918 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_6;
 800135a:	f44f 6388 	mov.w	r3, #1088	; 0x440
 800135e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001360:	2301      	movs	r3, #1
 8001362:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001364:	2300      	movs	r3, #0
 8001366:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001368:	2300      	movs	r3, #0
 800136a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800136c:	f107 0314 	add.w	r3, r7, #20
 8001370:	4619      	mov	r1, r3
 8001372:	4823      	ldr	r0, [pc, #140]	; (8001400 <MX_GPIO_Init+0x168>)
 8001374:	f001 fad0 	bl	8002918 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001378:	2380      	movs	r3, #128	; 0x80
 800137a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800137c:	2301      	movs	r3, #1
 800137e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001380:	2300      	movs	r3, #0
 8001382:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001384:	2300      	movs	r3, #0
 8001386:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001388:	f107 0314 	add.w	r3, r7, #20
 800138c:	4619      	mov	r1, r3
 800138e:	481d      	ldr	r0, [pc, #116]	; (8001404 <MX_GPIO_Init+0x16c>)
 8001390:	f001 fac2 	bl	8002918 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001394:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001398:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800139a:	2301      	movs	r3, #1
 800139c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800139e:	2300      	movs	r3, #0
 80013a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013a2:	2300      	movs	r3, #0
 80013a4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013a6:	f107 0314 	add.w	r3, r7, #20
 80013aa:	4619      	mov	r1, r3
 80013ac:	4816      	ldr	r0, [pc, #88]	; (8001408 <MX_GPIO_Init+0x170>)
 80013ae:	f001 fab3 	bl	8002918 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80013b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80013b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013b8:	2300      	movs	r3, #0
 80013ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013bc:	2300      	movs	r3, #0
 80013be:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013c0:	f107 0314 	add.w	r3, r7, #20
 80013c4:	4619      	mov	r1, r3
 80013c6:	4810      	ldr	r0, [pc, #64]	; (8001408 <MX_GPIO_Init+0x170>)
 80013c8:	f001 faa6 	bl	8002918 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80013cc:	2338      	movs	r3, #56	; 0x38
 80013ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013d0:	2300      	movs	r3, #0
 80013d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d4:	2300      	movs	r3, #0
 80013d6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013d8:	f107 0314 	add.w	r3, r7, #20
 80013dc:	4619      	mov	r1, r3
 80013de:	4808      	ldr	r0, [pc, #32]	; (8001400 <MX_GPIO_Init+0x168>)
 80013e0:	f001 fa9a 	bl	8002918 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80013e4:	2200      	movs	r2, #0
 80013e6:	2100      	movs	r1, #0
 80013e8:	2028      	movs	r0, #40	; 0x28
 80013ea:	f000 fece 	bl	800218a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80013ee:	2028      	movs	r0, #40	; 0x28
 80013f0:	f000 fee7 	bl	80021c2 <HAL_NVIC_EnableIRQ>

}
 80013f4:	bf00      	nop
 80013f6:	3728      	adds	r7, #40	; 0x28
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	40023800 	.word	0x40023800
 8001400:	40020400 	.word	0x40020400
 8001404:	40020800 	.word	0x40020800
 8001408:	40020000 	.word	0x40020000
 800140c:	10210000 	.word	0x10210000

08001410 <read_GPIO>:
// ********************************************************




uint8_t read_GPIO(){
 8001410:	b580      	push	{r7, lr}
 8001412:	af00      	add	r7, sp, #0

	if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4)) return 1;
 8001414:	2110      	movs	r1, #16
 8001416:	4813      	ldr	r0, [pc, #76]	; (8001464 <read_GPIO+0x54>)
 8001418:	f001 fc00 	bl	8002c1c <HAL_GPIO_ReadPin>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	d001      	beq.n	8001426 <read_GPIO+0x16>
 8001422:	2301      	movs	r3, #1
 8001424:	e01c      	b.n	8001460 <read_GPIO+0x50>
	if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5)) return 2;
 8001426:	2120      	movs	r1, #32
 8001428:	480e      	ldr	r0, [pc, #56]	; (8001464 <read_GPIO+0x54>)
 800142a:	f001 fbf7 	bl	8002c1c <HAL_GPIO_ReadPin>
 800142e:	4603      	mov	r3, r0
 8001430:	2b00      	cmp	r3, #0
 8001432:	d001      	beq.n	8001438 <read_GPIO+0x28>
 8001434:	2302      	movs	r3, #2
 8001436:	e013      	b.n	8001460 <read_GPIO+0x50>
	if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_3)) return 3;
 8001438:	2108      	movs	r1, #8
 800143a:	480a      	ldr	r0, [pc, #40]	; (8001464 <read_GPIO+0x54>)
 800143c:	f001 fbee 	bl	8002c1c <HAL_GPIO_ReadPin>
 8001440:	4603      	mov	r3, r0
 8001442:	2b00      	cmp	r3, #0
 8001444:	d001      	beq.n	800144a <read_GPIO+0x3a>
 8001446:	2303      	movs	r3, #3
 8001448:	e00a      	b.n	8001460 <read_GPIO+0x50>
	if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10)) return 4;
 800144a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800144e:	4806      	ldr	r0, [pc, #24]	; (8001468 <read_GPIO+0x58>)
 8001450:	f001 fbe4 	bl	8002c1c <HAL_GPIO_ReadPin>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	d001      	beq.n	800145e <read_GPIO+0x4e>
 800145a:	2304      	movs	r3, #4
 800145c:	e000      	b.n	8001460 <read_GPIO+0x50>

	return NULL;
 800145e:	2300      	movs	r3, #0
}
 8001460:	4618      	mov	r0, r3
 8001462:	bd80      	pop	{r7, pc}
 8001464:	40020400 	.word	0x40020400
 8001468:	40020000 	.word	0x40020000

0800146c <write_GPIO>:

void write_GPIO(uint8_t riga){
 800146c:	b580      	push	{r7, lr}
 800146e:	b084      	sub	sp, #16
 8001470:	af00      	add	r7, sp, #0
 8001472:	4603      	mov	r3, r0
 8001474:	71fb      	strb	r3, [r7, #7]

	GPIO_PinState state_row1 = GPIO_PIN_RESET;
 8001476:	2300      	movs	r3, #0
 8001478:	73fb      	strb	r3, [r7, #15]
	GPIO_PinState state_row2 = GPIO_PIN_RESET;
 800147a:	2300      	movs	r3, #0
 800147c:	73bb      	strb	r3, [r7, #14]
	GPIO_PinState state_row3 = GPIO_PIN_RESET;
 800147e:	2300      	movs	r3, #0
 8001480:	737b      	strb	r3, [r7, #13]
	GPIO_PinState state_row4 = GPIO_PIN_RESET;
 8001482:	2300      	movs	r3, #0
 8001484:	733b      	strb	r3, [r7, #12]

	if(riga==1){
 8001486:	79fb      	ldrb	r3, [r7, #7]
 8001488:	2b01      	cmp	r3, #1
 800148a:	d102      	bne.n	8001492 <write_GPIO+0x26>
		state_row1 = GPIO_PIN_SET;
 800148c:	2301      	movs	r3, #1
 800148e:	73fb      	strb	r3, [r7, #15]
 8001490:	e010      	b.n	80014b4 <write_GPIO+0x48>
	}else if(riga==2){
 8001492:	79fb      	ldrb	r3, [r7, #7]
 8001494:	2b02      	cmp	r3, #2
 8001496:	d102      	bne.n	800149e <write_GPIO+0x32>
		state_row2 = GPIO_PIN_SET;
 8001498:	2301      	movs	r3, #1
 800149a:	73bb      	strb	r3, [r7, #14]
 800149c:	e00a      	b.n	80014b4 <write_GPIO+0x48>
	}else if(riga==3){
 800149e:	79fb      	ldrb	r3, [r7, #7]
 80014a0:	2b03      	cmp	r3, #3
 80014a2:	d102      	bne.n	80014aa <write_GPIO+0x3e>
		state_row3 = GPIO_PIN_SET;
 80014a4:	2301      	movs	r3, #1
 80014a6:	737b      	strb	r3, [r7, #13]
 80014a8:	e004      	b.n	80014b4 <write_GPIO+0x48>
	}else if(riga==4){
 80014aa:	79fb      	ldrb	r3, [r7, #7]
 80014ac:	2b04      	cmp	r3, #4
 80014ae:	d101      	bne.n	80014b4 <write_GPIO+0x48>
		state_row4 = GPIO_PIN_SET;
 80014b0:	2301      	movs	r3, #1
 80014b2:	733b      	strb	r3, [r7, #12]
	}

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, state_row1);
 80014b4:	7bfb      	ldrb	r3, [r7, #15]
 80014b6:	461a      	mov	r2, r3
 80014b8:	2140      	movs	r1, #64	; 0x40
 80014ba:	480d      	ldr	r0, [pc, #52]	; (80014f0 <write_GPIO+0x84>)
 80014bc:	f001 fbc6 	bl	8002c4c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, state_row2);
 80014c0:	7bbb      	ldrb	r3, [r7, #14]
 80014c2:	461a      	mov	r2, r3
 80014c4:	2180      	movs	r1, #128	; 0x80
 80014c6:	480b      	ldr	r0, [pc, #44]	; (80014f4 <write_GPIO+0x88>)
 80014c8:	f001 fbc0 	bl	8002c4c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, state_row3);
 80014cc:	7b7b      	ldrb	r3, [r7, #13]
 80014ce:	461a      	mov	r2, r3
 80014d0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80014d4:	4808      	ldr	r0, [pc, #32]	; (80014f8 <write_GPIO+0x8c>)
 80014d6:	f001 fbb9 	bl	8002c4c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, state_row4);
 80014da:	7b3b      	ldrb	r3, [r7, #12]
 80014dc:	461a      	mov	r2, r3
 80014de:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80014e2:	4803      	ldr	r0, [pc, #12]	; (80014f0 <write_GPIO+0x84>)
 80014e4:	f001 fbb2 	bl	8002c4c <HAL_GPIO_WritePin>
}
 80014e8:	bf00      	nop
 80014ea:	3710      	adds	r7, #16
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}
 80014f0:	40020400 	.word	0x40020400
 80014f4:	40020800 	.word	0x40020800
 80014f8:	40020000 	.word	0x40020000

080014fc <decode_key_v2>:


uint8_t decode_key_v2(uint8_t row, uint8_t col){
 80014fc:	b480      	push	{r7}
 80014fe:	b085      	sub	sp, #20
 8001500:	af00      	add	r7, sp, #0
 8001502:	4603      	mov	r3, r0
 8001504:	460a      	mov	r2, r1
 8001506:	71fb      	strb	r3, [r7, #7]
 8001508:	4613      	mov	r3, r2
 800150a:	71bb      	strb	r3, [r7, #6]
	uint8_t key;

	switch(row){
 800150c:	79fb      	ldrb	r3, [r7, #7]
 800150e:	3b01      	subs	r3, #1
 8001510:	2b03      	cmp	r3, #3
 8001512:	d85f      	bhi.n	80015d4 <decode_key_v2+0xd8>
 8001514:	a201      	add	r2, pc, #4	; (adr r2, 800151c <decode_key_v2+0x20>)
 8001516:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800151a:	bf00      	nop
 800151c:	0800152d 	.word	0x0800152d
 8001520:	08001557 	.word	0x08001557
 8001524:	08001581 	.word	0x08001581
 8001528:	080015ab 	.word	0x080015ab
		case(1):
			if (col==1) key=1;
 800152c:	79bb      	ldrb	r3, [r7, #6]
 800152e:	2b01      	cmp	r3, #1
 8001530:	d101      	bne.n	8001536 <decode_key_v2+0x3a>
 8001532:	2301      	movs	r3, #1
 8001534:	73fb      	strb	r3, [r7, #15]
			if (col==2) key=2;
 8001536:	79bb      	ldrb	r3, [r7, #6]
 8001538:	2b02      	cmp	r3, #2
 800153a:	d101      	bne.n	8001540 <decode_key_v2+0x44>
 800153c:	2302      	movs	r3, #2
 800153e:	73fb      	strb	r3, [r7, #15]
			if (col==3) key=3;
 8001540:	79bb      	ldrb	r3, [r7, #6]
 8001542:	2b03      	cmp	r3, #3
 8001544:	d101      	bne.n	800154a <decode_key_v2+0x4e>
 8001546:	2303      	movs	r3, #3
 8001548:	73fb      	strb	r3, [r7, #15]
			if (col==4) key=10;
 800154a:	79bb      	ldrb	r3, [r7, #6]
 800154c:	2b04      	cmp	r3, #4
 800154e:	d144      	bne.n	80015da <decode_key_v2+0xde>
 8001550:	230a      	movs	r3, #10
 8001552:	73fb      	strb	r3, [r7, #15]
			break;
 8001554:	e041      	b.n	80015da <decode_key_v2+0xde>
		case(2):
			if (col==1) key=4;
 8001556:	79bb      	ldrb	r3, [r7, #6]
 8001558:	2b01      	cmp	r3, #1
 800155a:	d101      	bne.n	8001560 <decode_key_v2+0x64>
 800155c:	2304      	movs	r3, #4
 800155e:	73fb      	strb	r3, [r7, #15]
			if (col==2) key=5;
 8001560:	79bb      	ldrb	r3, [r7, #6]
 8001562:	2b02      	cmp	r3, #2
 8001564:	d101      	bne.n	800156a <decode_key_v2+0x6e>
 8001566:	2305      	movs	r3, #5
 8001568:	73fb      	strb	r3, [r7, #15]
			if (col==3) key=6;
 800156a:	79bb      	ldrb	r3, [r7, #6]
 800156c:	2b03      	cmp	r3, #3
 800156e:	d101      	bne.n	8001574 <decode_key_v2+0x78>
 8001570:	2306      	movs	r3, #6
 8001572:	73fb      	strb	r3, [r7, #15]
			if (col==4) key=20;
 8001574:	79bb      	ldrb	r3, [r7, #6]
 8001576:	2b04      	cmp	r3, #4
 8001578:	d131      	bne.n	80015de <decode_key_v2+0xe2>
 800157a:	2314      	movs	r3, #20
 800157c:	73fb      	strb	r3, [r7, #15]
			break;
 800157e:	e02e      	b.n	80015de <decode_key_v2+0xe2>
		case(3):
			if (col==1) key=7;
 8001580:	79bb      	ldrb	r3, [r7, #6]
 8001582:	2b01      	cmp	r3, #1
 8001584:	d101      	bne.n	800158a <decode_key_v2+0x8e>
 8001586:	2307      	movs	r3, #7
 8001588:	73fb      	strb	r3, [r7, #15]
			if (col==2) key=8;
 800158a:	79bb      	ldrb	r3, [r7, #6]
 800158c:	2b02      	cmp	r3, #2
 800158e:	d101      	bne.n	8001594 <decode_key_v2+0x98>
 8001590:	2308      	movs	r3, #8
 8001592:	73fb      	strb	r3, [r7, #15]
			if (col==3) key=9;
 8001594:	79bb      	ldrb	r3, [r7, #6]
 8001596:	2b03      	cmp	r3, #3
 8001598:	d101      	bne.n	800159e <decode_key_v2+0xa2>
 800159a:	2309      	movs	r3, #9
 800159c:	73fb      	strb	r3, [r7, #15]
			if (col==4) key=30;
 800159e:	79bb      	ldrb	r3, [r7, #6]
 80015a0:	2b04      	cmp	r3, #4
 80015a2:	d11e      	bne.n	80015e2 <decode_key_v2+0xe6>
 80015a4:	231e      	movs	r3, #30
 80015a6:	73fb      	strb	r3, [r7, #15]
			break;
 80015a8:	e01b      	b.n	80015e2 <decode_key_v2+0xe6>
		case(4):
			if (col==1) key=40;
 80015aa:	79bb      	ldrb	r3, [r7, #6]
 80015ac:	2b01      	cmp	r3, #1
 80015ae:	d101      	bne.n	80015b4 <decode_key_v2+0xb8>
 80015b0:	2328      	movs	r3, #40	; 0x28
 80015b2:	73fb      	strb	r3, [r7, #15]
			if (col==2) key=0;
 80015b4:	79bb      	ldrb	r3, [r7, #6]
 80015b6:	2b02      	cmp	r3, #2
 80015b8:	d101      	bne.n	80015be <decode_key_v2+0xc2>
 80015ba:	2300      	movs	r3, #0
 80015bc:	73fb      	strb	r3, [r7, #15]
			if (col==3) key=50;
 80015be:	79bb      	ldrb	r3, [r7, #6]
 80015c0:	2b03      	cmp	r3, #3
 80015c2:	d101      	bne.n	80015c8 <decode_key_v2+0xcc>
 80015c4:	2332      	movs	r3, #50	; 0x32
 80015c6:	73fb      	strb	r3, [r7, #15]
			if (col==4) key=60;
 80015c8:	79bb      	ldrb	r3, [r7, #6]
 80015ca:	2b04      	cmp	r3, #4
 80015cc:	d10b      	bne.n	80015e6 <decode_key_v2+0xea>
 80015ce:	233c      	movs	r3, #60	; 0x3c
 80015d0:	73fb      	strb	r3, [r7, #15]
			break;
 80015d2:	e008      	b.n	80015e6 <decode_key_v2+0xea>
		default:
			key=NULL;
 80015d4:	2300      	movs	r3, #0
 80015d6:	73fb      	strb	r3, [r7, #15]
			break;
 80015d8:	e006      	b.n	80015e8 <decode_key_v2+0xec>
			break;
 80015da:	bf00      	nop
 80015dc:	e004      	b.n	80015e8 <decode_key_v2+0xec>
			break;
 80015de:	bf00      	nop
 80015e0:	e002      	b.n	80015e8 <decode_key_v2+0xec>
			break;
 80015e2:	bf00      	nop
 80015e4:	e000      	b.n	80015e8 <decode_key_v2+0xec>
			break;
 80015e6:	bf00      	nop
	}

	return key;
 80015e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80015ea:	4618      	mov	r0, r3
 80015ec:	3714      	adds	r7, #20
 80015ee:	46bd      	mov	sp, r7
 80015f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f4:	4770      	bx	lr
 80015f6:	bf00      	nop

080015f8 <read_key_v2>:


// Perform a polling on each row in order to detect the selection of a key
uint8_t read_key_v2(){
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b082      	sub	sp, #8
 80015fc:	af00      	add	r7, sp, #0

	uint8_t key = NULL;     		// 22 is the no key number
 80015fe:	2300      	movs	r3, #0
 8001600:	71fb      	strb	r3, [r7, #7]
	uint8_t col_read = NULL;
 8001602:	2300      	movs	r3, #0
 8001604:	71bb      	strb	r3, [r7, #6]

	// stay in polling and wait for a button to be pressed
	while(true){

		// *** FIRST row
		write_GPIO(1);						// write 4 status of row GPIO (enable GPIO of row1)
 8001606:	2001      	movs	r0, #1
 8001608:	f7ff ff30 	bl	800146c <write_GPIO>
		col_read = read_GPIO();				// read 4 status of col GPIO
 800160c:	f7ff ff00 	bl	8001410 <read_GPIO>
 8001610:	4603      	mov	r3, r0
 8001612:	71bb      	strb	r3, [r7, #6]
		if(col_read != NULL) key = decode_key_v2(1, col_read);		// decode which button has been pressed
 8001614:	79bb      	ldrb	r3, [r7, #6]
 8001616:	2b00      	cmp	r3, #0
 8001618:	d006      	beq.n	8001628 <read_key_v2+0x30>
 800161a:	79bb      	ldrb	r3, [r7, #6]
 800161c:	4619      	mov	r1, r3
 800161e:	2001      	movs	r0, #1
 8001620:	f7ff ff6c 	bl	80014fc <decode_key_v2>
 8001624:	4603      	mov	r3, r0
 8001626:	71fb      	strb	r3, [r7, #7]
		if(key!=NULL) return key;
 8001628:	79fb      	ldrb	r3, [r7, #7]
 800162a:	2b00      	cmp	r3, #0
 800162c:	d001      	beq.n	8001632 <read_key_v2+0x3a>
 800162e:	79fb      	ldrb	r3, [r7, #7]
 8001630:	e040      	b.n	80016b4 <read_key_v2+0xbc>

		// *** SECOND row
		write_GPIO(2);
 8001632:	2002      	movs	r0, #2
 8001634:	f7ff ff1a 	bl	800146c <write_GPIO>
		col_read = read_GPIO();
 8001638:	f7ff feea 	bl	8001410 <read_GPIO>
 800163c:	4603      	mov	r3, r0
 800163e:	71bb      	strb	r3, [r7, #6]
		if(col_read != NULL) key = decode_key_v2(2, col_read);
 8001640:	79bb      	ldrb	r3, [r7, #6]
 8001642:	2b00      	cmp	r3, #0
 8001644:	d006      	beq.n	8001654 <read_key_v2+0x5c>
 8001646:	79bb      	ldrb	r3, [r7, #6]
 8001648:	4619      	mov	r1, r3
 800164a:	2002      	movs	r0, #2
 800164c:	f7ff ff56 	bl	80014fc <decode_key_v2>
 8001650:	4603      	mov	r3, r0
 8001652:	71fb      	strb	r3, [r7, #7]
		if(key!=NULL) return key;
 8001654:	79fb      	ldrb	r3, [r7, #7]
 8001656:	2b00      	cmp	r3, #0
 8001658:	d001      	beq.n	800165e <read_key_v2+0x66>
 800165a:	79fb      	ldrb	r3, [r7, #7]
 800165c:	e02a      	b.n	80016b4 <read_key_v2+0xbc>

		// *** THIRD row
		write_GPIO(3);
 800165e:	2003      	movs	r0, #3
 8001660:	f7ff ff04 	bl	800146c <write_GPIO>
		col_read = read_GPIO();
 8001664:	f7ff fed4 	bl	8001410 <read_GPIO>
 8001668:	4603      	mov	r3, r0
 800166a:	71bb      	strb	r3, [r7, #6]
		if(col_read != NULL) key = decode_key_v2(3, col_read);
 800166c:	79bb      	ldrb	r3, [r7, #6]
 800166e:	2b00      	cmp	r3, #0
 8001670:	d006      	beq.n	8001680 <read_key_v2+0x88>
 8001672:	79bb      	ldrb	r3, [r7, #6]
 8001674:	4619      	mov	r1, r3
 8001676:	2003      	movs	r0, #3
 8001678:	f7ff ff40 	bl	80014fc <decode_key_v2>
 800167c:	4603      	mov	r3, r0
 800167e:	71fb      	strb	r3, [r7, #7]
		if(key!=NULL) return key;
 8001680:	79fb      	ldrb	r3, [r7, #7]
 8001682:	2b00      	cmp	r3, #0
 8001684:	d001      	beq.n	800168a <read_key_v2+0x92>
 8001686:	79fb      	ldrb	r3, [r7, #7]
 8001688:	e014      	b.n	80016b4 <read_key_v2+0xbc>

		// *** FORTH row
		write_GPIO(4);
 800168a:	2004      	movs	r0, #4
 800168c:	f7ff feee 	bl	800146c <write_GPIO>
		col_read = read_GPIO();
 8001690:	f7ff febe 	bl	8001410 <read_GPIO>
 8001694:	4603      	mov	r3, r0
 8001696:	71bb      	strb	r3, [r7, #6]
		if(col_read != NULL) key = decode_key_v2(4, col_read);
 8001698:	79bb      	ldrb	r3, [r7, #6]
 800169a:	2b00      	cmp	r3, #0
 800169c:	d006      	beq.n	80016ac <read_key_v2+0xb4>
 800169e:	79bb      	ldrb	r3, [r7, #6]
 80016a0:	4619      	mov	r1, r3
 80016a2:	2004      	movs	r0, #4
 80016a4:	f7ff ff2a 	bl	80014fc <decode_key_v2>
 80016a8:	4603      	mov	r3, r0
 80016aa:	71fb      	strb	r3, [r7, #7]
		if(key!=NULL) return key;
 80016ac:	79fb      	ldrb	r3, [r7, #7]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d0a9      	beq.n	8001606 <read_key_v2+0xe>
 80016b2:	79fb      	ldrb	r3, [r7, #7]
	}

	return NULL;
}
 80016b4:	4618      	mov	r0, r3
 80016b6:	3708      	adds	r7, #8
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}
 80016bc:	0000      	movs	r0, r0
	...

080016c0 <keypad_getNumber_v2>:


uint32_t keypad_getNumber_v2(){
 80016c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016c2:	b0a1      	sub	sp, #132	; 0x84
 80016c4:	af00      	add	r7, sp, #0

	uint8_t inputDigit[10];
	uint32_t number=0;
 80016c6:	2300      	movs	r3, #0
 80016c8:	67fb      	str	r3, [r7, #124]	; 0x7c
	uint8_t key;
	uint8_t i=0;
 80016ca:	2300      	movs	r3, #0
 80016cc:	f887 307b 	strb.w	r3, [r7, #123]	; 0x7b

	char msg[100];
	int msg_len;

	PRINTF("\n\r The digits selected are: ");
 80016d0:	485f      	ldr	r0, [pc, #380]	; (8001850 <keypad_getNumber_v2+0x190>)
 80016d2:	f7ff fd6d 	bl	80011b0 <PRINTF>

	// until I press the ENTER button do:
	while(true){

		key = read_key_v2();		// returns the digit input
 80016d6:	f7ff ff8f 	bl	80015f8 <read_key_v2>
 80016da:	4603      	mov	r3, r0
 80016dc:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73

		if(key==NULL){
 80016e0:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d103      	bne.n	80016f0 <keypad_getNumber_v2+0x30>
			PRINTF("\n\r     Something went wrong");
 80016e8:	485a      	ldr	r0, [pc, #360]	; (8001854 <keypad_getNumber_v2+0x194>)
 80016ea:	f7ff fd61 	bl	80011b0 <PRINTF>
 80016ee:	e05b      	b.n	80017a8 <keypad_getNumber_v2+0xe8>
		}else if(key==10){			// A, exit insertion number
 80016f0:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 80016f4:	2b0a      	cmp	r3, #10
 80016f6:	d107      	bne.n	8001708 <keypad_getNumber_v2+0x48>
			PRINTF("\n\r     End of input mode");
 80016f8:	4857      	ldr	r0, [pc, #348]	; (8001858 <keypad_getNumber_v2+0x198>)
 80016fa:	f7ff fd59 	bl	80011b0 <PRINTF>
			break;
 80016fe:	bf00      	nop

		HAL_Delay(200);		// To avoid long press error
	}

	// Transform the array in number
	for(int j=i; j>0; j--){
 8001700:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 8001704:	677b      	str	r3, [r7, #116]	; 0x74
 8001706:	e091      	b.n	800182c <keypad_getNumber_v2+0x16c>
		}else if(key==20){		// B, nothing
 8001708:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 800170c:	2b14      	cmp	r3, #20
 800170e:	d103      	bne.n	8001718 <keypad_getNumber_v2+0x58>
			PRINTF("B ");
 8001710:	4852      	ldr	r0, [pc, #328]	; (800185c <keypad_getNumber_v2+0x19c>)
 8001712:	f7ff fd4d 	bl	80011b0 <PRINTF>
 8001716:	e047      	b.n	80017a8 <keypad_getNumber_v2+0xe8>
		}else if(key==30){		// C, nothing
 8001718:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 800171c:	2b1e      	cmp	r3, #30
 800171e:	d103      	bne.n	8001728 <keypad_getNumber_v2+0x68>
			PRINTF("C ");
 8001720:	484f      	ldr	r0, [pc, #316]	; (8001860 <keypad_getNumber_v2+0x1a0>)
 8001722:	f7ff fd45 	bl	80011b0 <PRINTF>
 8001726:	e03f      	b.n	80017a8 <keypad_getNumber_v2+0xe8>
		}else if(key==40){		// *, nothing
 8001728:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 800172c:	2b28      	cmp	r3, #40	; 0x28
 800172e:	d103      	bne.n	8001738 <keypad_getNumber_v2+0x78>
			PRINTF("* ");
 8001730:	484c      	ldr	r0, [pc, #304]	; (8001864 <keypad_getNumber_v2+0x1a4>)
 8001732:	f7ff fd3d 	bl	80011b0 <PRINTF>
 8001736:	e037      	b.n	80017a8 <keypad_getNumber_v2+0xe8>
		}else if(key==50){		// #, nothing
 8001738:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 800173c:	2b32      	cmp	r3, #50	; 0x32
 800173e:	d103      	bne.n	8001748 <keypad_getNumber_v2+0x88>
			PRINTF("# ");
 8001740:	4849      	ldr	r0, [pc, #292]	; (8001868 <keypad_getNumber_v2+0x1a8>)
 8001742:	f7ff fd35 	bl	80011b0 <PRINTF>
 8001746:	e02f      	b.n	80017a8 <keypad_getNumber_v2+0xe8>
		}else if(key==60){		// D, delete last digit
 8001748:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 800174c:	2b3c      	cmp	r3, #60	; 0x3c
 800174e:	d10e      	bne.n	800176e <keypad_getNumber_v2+0xae>
			i=-1;
 8001750:	23ff      	movs	r3, #255	; 0xff
 8001752:	f887 307b 	strb.w	r3, [r7, #123]	; 0x7b
			inputDigit[i] = 0;
 8001756:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 800175a:	f107 0280 	add.w	r2, r7, #128	; 0x80
 800175e:	4413      	add	r3, r2
 8001760:	2200      	movs	r2, #0
 8001762:	f803 2c18 	strb.w	r2, [r3, #-24]
			PRINTF("DEL ");
 8001766:	4841      	ldr	r0, [pc, #260]	; (800186c <keypad_getNumber_v2+0x1ac>)
 8001768:	f7ff fd22 	bl	80011b0 <PRINTF>
 800176c:	e01c      	b.n	80017a8 <keypad_getNumber_v2+0xe8>
		}else if(key>=0 && key<=9){	// number keys
 800176e:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 8001772:	2b09      	cmp	r3, #9
 8001774:	d818      	bhi.n	80017a8 <keypad_getNumber_v2+0xe8>
			inputDigit[i] = key;
 8001776:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 800177a:	f107 0280 	add.w	r2, r7, #128	; 0x80
 800177e:	4413      	add	r3, r2
 8001780:	f897 2073 	ldrb.w	r2, [r7, #115]	; 0x73
 8001784:	f803 2c18 	strb.w	r2, [r3, #-24]
			PRINTF8("%d ", inputDigit[i]);
 8001788:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 800178c:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8001790:	4413      	add	r3, r2
 8001792:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8001796:	4619      	mov	r1, r3
 8001798:	4835      	ldr	r0, [pc, #212]	; (8001870 <keypad_getNumber_v2+0x1b0>)
 800179a:	f7ff fd23 	bl	80011e4 <PRINTF8>
			i+=1;
 800179e:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 80017a2:	3301      	adds	r3, #1
 80017a4:	f887 307b 	strb.w	r3, [r7, #123]	; 0x7b
		key=NULL;
 80017a8:	2300      	movs	r3, #0
 80017aa:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73
		HAL_Delay(200);		// To avoid long press error
 80017ae:	20c8      	movs	r0, #200	; 0xc8
 80017b0:	f000 fbee 	bl	8001f90 <HAL_Delay>
		key = read_key_v2();		// returns the digit input
 80017b4:	e78f      	b.n	80016d6 <keypad_getNumber_v2+0x16>
		number += pow(10, j-1)*inputDigit[i-j];
 80017b6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80017b8:	3b01      	subs	r3, #1
 80017ba:	4618      	mov	r0, r3
 80017bc:	f7fe feb2 	bl	8000524 <__aeabi_i2d>
 80017c0:	4603      	mov	r3, r0
 80017c2:	460c      	mov	r4, r1
 80017c4:	ec44 3b11 	vmov	d1, r3, r4
 80017c8:	ed9f 0b1f 	vldr	d0, [pc, #124]	; 8001848 <keypad_getNumber_v2+0x188>
 80017cc:	f003 ff10 	bl	80055f0 <pow>
 80017d0:	ec56 5b10 	vmov	r5, r6, d0
 80017d4:	f897 207b 	ldrb.w	r2, [r7, #123]	; 0x7b
 80017d8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80017da:	1ad3      	subs	r3, r2, r3
 80017dc:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80017e0:	4413      	add	r3, r2
 80017e2:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80017e6:	4618      	mov	r0, r3
 80017e8:	f7fe fe9c 	bl	8000524 <__aeabi_i2d>
 80017ec:	4603      	mov	r3, r0
 80017ee:	460c      	mov	r4, r1
 80017f0:	461a      	mov	r2, r3
 80017f2:	4623      	mov	r3, r4
 80017f4:	4628      	mov	r0, r5
 80017f6:	4631      	mov	r1, r6
 80017f8:	f7fe fefe 	bl	80005f8 <__aeabi_dmul>
 80017fc:	4603      	mov	r3, r0
 80017fe:	460c      	mov	r4, r1
 8001800:	4625      	mov	r5, r4
 8001802:	461c      	mov	r4, r3
 8001804:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 8001806:	f7fe fe7d 	bl	8000504 <__aeabi_ui2d>
 800180a:	4602      	mov	r2, r0
 800180c:	460b      	mov	r3, r1
 800180e:	4620      	mov	r0, r4
 8001810:	4629      	mov	r1, r5
 8001812:	f7fe fd3b 	bl	800028c <__adddf3>
 8001816:	4603      	mov	r3, r0
 8001818:	460c      	mov	r4, r1
 800181a:	4618      	mov	r0, r3
 800181c:	4621      	mov	r1, r4
 800181e:	f7ff f99b 	bl	8000b58 <__aeabi_d2uiz>
 8001822:	4603      	mov	r3, r0
 8001824:	67fb      	str	r3, [r7, #124]	; 0x7c
	for(int j=i; j>0; j--){
 8001826:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001828:	3b01      	subs	r3, #1
 800182a:	677b      	str	r3, [r7, #116]	; 0x74
 800182c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800182e:	2b00      	cmp	r3, #0
 8001830:	dcc1      	bgt.n	80017b6 <keypad_getNumber_v2+0xf6>
	}
	PRINTF32("\n\r     Final number obtained is: %d", number);
 8001832:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8001834:	480f      	ldr	r0, [pc, #60]	; (8001874 <keypad_getNumber_v2+0x1b4>)
 8001836:	f7ff fcf3 	bl	8001220 <PRINTF32>

	return number;
 800183a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
}
 800183c:	4618      	mov	r0, r3
 800183e:	3784      	adds	r7, #132	; 0x84
 8001840:	46bd      	mov	sp, r7
 8001842:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001844:	f3af 8000 	nop.w
 8001848:	00000000 	.word	0x00000000
 800184c:	40240000 	.word	0x40240000
 8001850:	080066b8 	.word	0x080066b8
 8001854:	08006704 	.word	0x08006704
 8001858:	08006720 	.word	0x08006720
 800185c:	0800673c 	.word	0x0800673c
 8001860:	08006740 	.word	0x08006740
 8001864:	08006744 	.word	0x08006744
 8001868:	08006748 	.word	0x08006748
 800186c:	080066d8 	.word	0x080066d8
 8001870:	080066e0 	.word	0x080066e0
 8001874:	0800674c 	.word	0x0800674c

08001878 <HAL_TIM_PWM_PulseFinishedCallback>:




// When DMA finishes a send triggers a flag and stops the data transfer
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim){
 8001878:	b580      	push	{r7, lr}
 800187a:	b082      	sub	sp, #8
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Stop_DMA(&htim2, TIM_CHANNEL_1);
 8001880:	2100      	movs	r1, #0
 8001882:	4805      	ldr	r0, [pc, #20]	; (8001898 <HAL_TIM_PWM_PulseFinishedCallback+0x20>)
 8001884:	f001 ffdc 	bl	8003840 <HAL_TIM_PWM_Stop_DMA>
	datasentflag = 1;
 8001888:	4b04      	ldr	r3, [pc, #16]	; (800189c <HAL_TIM_PWM_PulseFinishedCallback+0x24>)
 800188a:	2201      	movs	r2, #1
 800188c:	601a      	str	r2, [r3, #0]
}
 800188e:	bf00      	nop
 8001890:	3708      	adds	r7, #8
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	20002cb8 	.word	0x20002cb8
 800189c:	20000090 	.word	0x20000090

080018a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b0c0      	sub	sp, #256	; 0x100
 80018a4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018a6:	f000 fb01 	bl	8001eac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018aa:	f000 f823 	bl	80018f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018ae:	f7ff fcf3 	bl	8001298 <MX_GPIO_Init>
  MX_DMA_Init();
 80018b2:	f7ff fcd1 	bl	8001258 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80018b6:	f000 fa5d 	bl	8001d74 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 80018ba:	f000 f95d 	bl	8001b78 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  struct ProblemInfo problem;
  uint32_t problemID = 0;
 80018be:	2300      	movs	r3, #0
 80018c0:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  if(BLUE_BUTTON){
 80018c4:	4b0a      	ldr	r3, [pc, #40]	; (80018f0 <main+0x50>)
 80018c6:	781b      	ldrb	r3, [r3, #0]
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d0fb      	beq.n	80018c4 <main+0x24>

		  problemID = keypad_getNumber_v2();
 80018cc:	f7ff fef8 	bl	80016c0 <keypad_getNumber_v2>
 80018d0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
		  problem_genArray(problemID, &problem);
 80018d4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80018d8:	463a      	mov	r2, r7
 80018da:	4611      	mov	r1, r2
 80018dc:	4618      	mov	r0, r3
 80018de:	f7ff fb3f 	bl	8000f60 <problem_genArray>

		  WS2811_Send();
 80018e2:	f7ff fbeb 	bl	80010bc <WS2811_Send>

		  BLUE_BUTTON = false;
 80018e6:	4b02      	ldr	r3, [pc, #8]	; (80018f0 <main+0x50>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	701a      	strb	r2, [r3, #0]
	  if(BLUE_BUTTON){
 80018ec:	e7ea      	b.n	80018c4 <main+0x24>
 80018ee:	bf00      	nop
 80018f0:	20000094 	.word	0x20000094

080018f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b094      	sub	sp, #80	; 0x50
 80018f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018fa:	f107 0320 	add.w	r3, r7, #32
 80018fe:	2230      	movs	r2, #48	; 0x30
 8001900:	2100      	movs	r1, #0
 8001902:	4618      	mov	r0, r3
 8001904:	f003 fa66 	bl	8004dd4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001908:	f107 030c 	add.w	r3, r7, #12
 800190c:	2200      	movs	r2, #0
 800190e:	601a      	str	r2, [r3, #0]
 8001910:	605a      	str	r2, [r3, #4]
 8001912:	609a      	str	r2, [r3, #8]
 8001914:	60da      	str	r2, [r3, #12]
 8001916:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001918:	2300      	movs	r3, #0
 800191a:	60bb      	str	r3, [r7, #8]
 800191c:	4b28      	ldr	r3, [pc, #160]	; (80019c0 <SystemClock_Config+0xcc>)
 800191e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001920:	4a27      	ldr	r2, [pc, #156]	; (80019c0 <SystemClock_Config+0xcc>)
 8001922:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001926:	6413      	str	r3, [r2, #64]	; 0x40
 8001928:	4b25      	ldr	r3, [pc, #148]	; (80019c0 <SystemClock_Config+0xcc>)
 800192a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800192c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001930:	60bb      	str	r3, [r7, #8]
 8001932:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001934:	2300      	movs	r3, #0
 8001936:	607b      	str	r3, [r7, #4]
 8001938:	4b22      	ldr	r3, [pc, #136]	; (80019c4 <SystemClock_Config+0xd0>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001940:	4a20      	ldr	r2, [pc, #128]	; (80019c4 <SystemClock_Config+0xd0>)
 8001942:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001946:	6013      	str	r3, [r2, #0]
 8001948:	4b1e      	ldr	r3, [pc, #120]	; (80019c4 <SystemClock_Config+0xd0>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001950:	607b      	str	r3, [r7, #4]
 8001952:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001954:	2302      	movs	r3, #2
 8001956:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001958:	2301      	movs	r3, #1
 800195a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800195c:	2310      	movs	r3, #16
 800195e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001960:	2302      	movs	r3, #2
 8001962:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001964:	2300      	movs	r3, #0
 8001966:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001968:	2308      	movs	r3, #8
 800196a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 800196c:	2348      	movs	r3, #72	; 0x48
 800196e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001970:	2302      	movs	r3, #2
 8001972:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001974:	2307      	movs	r3, #7
 8001976:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001978:	f107 0320 	add.w	r3, r7, #32
 800197c:	4618      	mov	r0, r3
 800197e:	f001 f997 	bl	8002cb0 <HAL_RCC_OscConfig>
 8001982:	4603      	mov	r3, r0
 8001984:	2b00      	cmp	r3, #0
 8001986:	d001      	beq.n	800198c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001988:	f000 f832 	bl	80019f0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800198c:	230f      	movs	r3, #15
 800198e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001990:	2302      	movs	r3, #2
 8001992:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001994:	2300      	movs	r3, #0
 8001996:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001998:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800199c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800199e:	2300      	movs	r3, #0
 80019a0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80019a2:	f107 030c 	add.w	r3, r7, #12
 80019a6:	2102      	movs	r1, #2
 80019a8:	4618      	mov	r0, r3
 80019aa:	f001 fbf1 	bl	8003190 <HAL_RCC_ClockConfig>
 80019ae:	4603      	mov	r3, r0
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d001      	beq.n	80019b8 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80019b4:	f000 f81c 	bl	80019f0 <Error_Handler>
  }
}
 80019b8:	bf00      	nop
 80019ba:	3750      	adds	r7, #80	; 0x50
 80019bc:	46bd      	mov	sp, r7
 80019be:	bd80      	pop	{r7, pc}
 80019c0:	40023800 	.word	0x40023800
 80019c4:	40007000 	.word	0x40007000

080019c8 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80019c8:	b480      	push	{r7}
 80019ca:	b083      	sub	sp, #12
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	4603      	mov	r3, r0
 80019d0:	80fb      	strh	r3, [r7, #6]

	// interrupt blue button
	if(GPIO_Pin==B1_Pin){
 80019d2:	88fb      	ldrh	r3, [r7, #6]
 80019d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80019d8:	d102      	bne.n	80019e0 <HAL_GPIO_EXTI_Callback+0x18>
		BLUE_BUTTON = true;
 80019da:	4b04      	ldr	r3, [pc, #16]	; (80019ec <HAL_GPIO_EXTI_Callback+0x24>)
 80019dc:	2201      	movs	r2, #1
 80019de:	701a      	strb	r2, [r3, #0]
	}
}
 80019e0:	bf00      	nop
 80019e2:	370c      	adds	r7, #12
 80019e4:	46bd      	mov	sp, r7
 80019e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ea:	4770      	bx	lr
 80019ec:	20000094 	.word	0x20000094

080019f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019f0:	b480      	push	{r7}
 80019f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019f4:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019f6:	e7fe      	b.n	80019f6 <Error_Handler+0x6>

080019f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b082      	sub	sp, #8
 80019fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019fe:	2300      	movs	r3, #0
 8001a00:	607b      	str	r3, [r7, #4]
 8001a02:	4b14      	ldr	r3, [pc, #80]	; (8001a54 <HAL_MspInit+0x5c>)
 8001a04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a06:	4a13      	ldr	r2, [pc, #76]	; (8001a54 <HAL_MspInit+0x5c>)
 8001a08:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a0c:	6453      	str	r3, [r2, #68]	; 0x44
 8001a0e:	4b11      	ldr	r3, [pc, #68]	; (8001a54 <HAL_MspInit+0x5c>)
 8001a10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a12:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a16:	607b      	str	r3, [r7, #4]
 8001a18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	603b      	str	r3, [r7, #0]
 8001a1e:	4b0d      	ldr	r3, [pc, #52]	; (8001a54 <HAL_MspInit+0x5c>)
 8001a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a22:	4a0c      	ldr	r2, [pc, #48]	; (8001a54 <HAL_MspInit+0x5c>)
 8001a24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a28:	6413      	str	r3, [r2, #64]	; 0x40
 8001a2a:	4b0a      	ldr	r3, [pc, #40]	; (8001a54 <HAL_MspInit+0x5c>)
 8001a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a32:	603b      	str	r3, [r7, #0]
 8001a34:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001a36:	2007      	movs	r0, #7
 8001a38:	f000 fb9c 	bl	8002174 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* FPU_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FPU_IRQn, 0, 0);
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	2100      	movs	r1, #0
 8001a40:	2051      	movs	r0, #81	; 0x51
 8001a42:	f000 fba2 	bl	800218a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FPU_IRQn);
 8001a46:	2051      	movs	r0, #81	; 0x51
 8001a48:	f000 fbbb 	bl	80021c2 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a4c:	bf00      	nop
 8001a4e:	3708      	adds	r7, #8
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bd80      	pop	{r7, pc}
 8001a54:	40023800 	.word	0x40023800

08001a58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a5c:	e7fe      	b.n	8001a5c <NMI_Handler+0x4>

08001a5e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a5e:	b480      	push	{r7}
 8001a60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a62:	e7fe      	b.n	8001a62 <HardFault_Handler+0x4>

08001a64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a64:	b480      	push	{r7}
 8001a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a68:	e7fe      	b.n	8001a68 <MemManage_Handler+0x4>

08001a6a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a6a:	b480      	push	{r7}
 8001a6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a6e:	e7fe      	b.n	8001a6e <BusFault_Handler+0x4>

08001a70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a70:	b480      	push	{r7}
 8001a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a74:	e7fe      	b.n	8001a74 <UsageFault_Handler+0x4>

08001a76 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a76:	b480      	push	{r7}
 8001a78:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a7a:	bf00      	nop
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a82:	4770      	bx	lr

08001a84 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a84:	b480      	push	{r7}
 8001a86:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a88:	bf00      	nop
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a90:	4770      	bx	lr

08001a92 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a92:	b480      	push	{r7}
 8001a94:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a96:	bf00      	nop
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9e:	4770      	bx	lr

08001aa0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001aa4:	f000 fa54 	bl	8001f50 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001aa8:	bf00      	nop
 8001aaa:	bd80      	pop	{r7, pc}

08001aac <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 8001ab0:	4802      	ldr	r0, [pc, #8]	; (8001abc <DMA1_Stream5_IRQHandler+0x10>)
 8001ab2:	f000 fcc9 	bl	8002448 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001ab6:	bf00      	nop
 8001ab8:	bd80      	pop	{r7, pc}
 8001aba:	bf00      	nop
 8001abc:	20002c58 	.word	0x20002c58

08001ac0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001ac4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001ac8:	f001 f8da 	bl	8002c80 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001acc:	bf00      	nop
 8001ace:	bd80      	pop	{r7, pc}

08001ad0 <FPU_IRQHandler>:

/**
  * @brief This function handles FPU global interrupt.
  */
void FPU_IRQHandler(void)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	af00      	add	r7, sp, #0

  /* USER CODE END FPU_IRQn 0 */
  /* USER CODE BEGIN FPU_IRQn 1 */

  /* USER CODE END FPU_IRQn 1 */
}
 8001ad4:	bf00      	nop
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001adc:	4770      	bx	lr
	...

08001ae0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b086      	sub	sp, #24
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ae8:	4a14      	ldr	r2, [pc, #80]	; (8001b3c <_sbrk+0x5c>)
 8001aea:	4b15      	ldr	r3, [pc, #84]	; (8001b40 <_sbrk+0x60>)
 8001aec:	1ad3      	subs	r3, r2, r3
 8001aee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001af0:	697b      	ldr	r3, [r7, #20]
 8001af2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001af4:	4b13      	ldr	r3, [pc, #76]	; (8001b44 <_sbrk+0x64>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d102      	bne.n	8001b02 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001afc:	4b11      	ldr	r3, [pc, #68]	; (8001b44 <_sbrk+0x64>)
 8001afe:	4a12      	ldr	r2, [pc, #72]	; (8001b48 <_sbrk+0x68>)
 8001b00:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b02:	4b10      	ldr	r3, [pc, #64]	; (8001b44 <_sbrk+0x64>)
 8001b04:	681a      	ldr	r2, [r3, #0]
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	4413      	add	r3, r2
 8001b0a:	693a      	ldr	r2, [r7, #16]
 8001b0c:	429a      	cmp	r2, r3
 8001b0e:	d207      	bcs.n	8001b20 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b10:	f003 f936 	bl	8004d80 <__errno>
 8001b14:	4602      	mov	r2, r0
 8001b16:	230c      	movs	r3, #12
 8001b18:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8001b1a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b1e:	e009      	b.n	8001b34 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b20:	4b08      	ldr	r3, [pc, #32]	; (8001b44 <_sbrk+0x64>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b26:	4b07      	ldr	r3, [pc, #28]	; (8001b44 <_sbrk+0x64>)
 8001b28:	681a      	ldr	r2, [r3, #0]
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	4413      	add	r3, r2
 8001b2e:	4a05      	ldr	r2, [pc, #20]	; (8001b44 <_sbrk+0x64>)
 8001b30:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b32:	68fb      	ldr	r3, [r7, #12]
}
 8001b34:	4618      	mov	r0, r3
 8001b36:	3718      	adds	r7, #24
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bd80      	pop	{r7, pc}
 8001b3c:	20018000 	.word	0x20018000
 8001b40:	00000400 	.word	0x00000400
 8001b44:	20000098 	.word	0x20000098
 8001b48:	20002d40 	.word	0x20002d40

08001b4c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b50:	4b08      	ldr	r3, [pc, #32]	; (8001b74 <SystemInit+0x28>)
 8001b52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b56:	4a07      	ldr	r2, [pc, #28]	; (8001b74 <SystemInit+0x28>)
 8001b58:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b5c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001b60:	4b04      	ldr	r3, [pc, #16]	; (8001b74 <SystemInit+0x28>)
 8001b62:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001b66:	609a      	str	r2, [r3, #8]
#endif
}
 8001b68:	bf00      	nop
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b70:	4770      	bx	lr
 8001b72:	bf00      	nop
 8001b74:	e000ed00 	.word	0xe000ed00

08001b78 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
DMA_HandleTypeDef hdma_tim2_ch1;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b08e      	sub	sp, #56	; 0x38
 8001b7c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b7e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b82:	2200      	movs	r2, #0
 8001b84:	601a      	str	r2, [r3, #0]
 8001b86:	605a      	str	r2, [r3, #4]
 8001b88:	609a      	str	r2, [r3, #8]
 8001b8a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b8c:	f107 0320 	add.w	r3, r7, #32
 8001b90:	2200      	movs	r2, #0
 8001b92:	601a      	str	r2, [r3, #0]
 8001b94:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b96:	1d3b      	adds	r3, r7, #4
 8001b98:	2200      	movs	r2, #0
 8001b9a:	601a      	str	r2, [r3, #0]
 8001b9c:	605a      	str	r2, [r3, #4]
 8001b9e:	609a      	str	r2, [r3, #8]
 8001ba0:	60da      	str	r2, [r3, #12]
 8001ba2:	611a      	str	r2, [r3, #16]
 8001ba4:	615a      	str	r2, [r3, #20]
 8001ba6:	619a      	str	r2, [r3, #24]

  htim2.Instance = TIM2;
 8001ba8:	4b2c      	ldr	r3, [pc, #176]	; (8001c5c <MX_TIM2_Init+0xe4>)
 8001baa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001bae:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1-1;
 8001bb0:	4b2a      	ldr	r3, [pc, #168]	; (8001c5c <MX_TIM2_Init+0xe4>)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bb6:	4b29      	ldr	r3, [pc, #164]	; (8001c5c <MX_TIM2_Init+0xe4>)
 8001bb8:	2200      	movs	r2, #0
 8001bba:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 90-1;
 8001bbc:	4b27      	ldr	r3, [pc, #156]	; (8001c5c <MX_TIM2_Init+0xe4>)
 8001bbe:	2259      	movs	r2, #89	; 0x59
 8001bc0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bc2:	4b26      	ldr	r3, [pc, #152]	; (8001c5c <MX_TIM2_Init+0xe4>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bc8:	4b24      	ldr	r3, [pc, #144]	; (8001c5c <MX_TIM2_Init+0xe4>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001bce:	4823      	ldr	r0, [pc, #140]	; (8001c5c <MX_TIM2_Init+0xe4>)
 8001bd0:	f001 fcd0 	bl	8003574 <HAL_TIM_Base_Init>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d001      	beq.n	8001bde <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 8001bda:	f7ff ff09 	bl	80019f0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001bde:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001be2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001be4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001be8:	4619      	mov	r1, r3
 8001bea:	481c      	ldr	r0, [pc, #112]	; (8001c5c <MX_TIM2_Init+0xe4>)
 8001bec:	f001 ff94 	bl	8003b18 <HAL_TIM_ConfigClockSource>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d001      	beq.n	8001bfa <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 8001bf6:	f7ff fefb 	bl	80019f0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001bfa:	4818      	ldr	r0, [pc, #96]	; (8001c5c <MX_TIM2_Init+0xe4>)
 8001bfc:	f001 fce5 	bl	80035ca <HAL_TIM_PWM_Init>
 8001c00:	4603      	mov	r3, r0
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d001      	beq.n	8001c0a <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 8001c06:	f7ff fef3 	bl	80019f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001c12:	f107 0320 	add.w	r3, r7, #32
 8001c16:	4619      	mov	r1, r3
 8001c18:	4810      	ldr	r0, [pc, #64]	; (8001c5c <MX_TIM2_Init+0xe4>)
 8001c1a:	f002 fb97 	bl	800434c <HAL_TIMEx_MasterConfigSynchronization>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d001      	beq.n	8001c28 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8001c24:	f7ff fee4 	bl	80019f0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c28:	2360      	movs	r3, #96	; 0x60
 8001c2a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 67;
 8001c2c:	2343      	movs	r3, #67	; 0x43
 8001c2e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c30:	2300      	movs	r3, #0
 8001c32:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c34:	2300      	movs	r3, #0
 8001c36:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c38:	1d3b      	adds	r3, r7, #4
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	4807      	ldr	r0, [pc, #28]	; (8001c5c <MX_TIM2_Init+0xe4>)
 8001c40:	f001 fea4 	bl	800398c <HAL_TIM_PWM_ConfigChannel>
 8001c44:	4603      	mov	r3, r0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d001      	beq.n	8001c4e <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 8001c4a:	f7ff fed1 	bl	80019f0 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim2);
 8001c4e:	4803      	ldr	r0, [pc, #12]	; (8001c5c <MX_TIM2_Init+0xe4>)
 8001c50:	f000 f858 	bl	8001d04 <HAL_TIM_MspPostInit>

}
 8001c54:	bf00      	nop
 8001c56:	3738      	adds	r7, #56	; 0x38
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd80      	pop	{r7, pc}
 8001c5c:	20002cb8 	.word	0x20002cb8

08001c60 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b084      	sub	sp, #16
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c70:	d13d      	bne.n	8001cee <HAL_TIM_Base_MspInit+0x8e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001c72:	2300      	movs	r3, #0
 8001c74:	60fb      	str	r3, [r7, #12]
 8001c76:	4b20      	ldr	r3, [pc, #128]	; (8001cf8 <HAL_TIM_Base_MspInit+0x98>)
 8001c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c7a:	4a1f      	ldr	r2, [pc, #124]	; (8001cf8 <HAL_TIM_Base_MspInit+0x98>)
 8001c7c:	f043 0301 	orr.w	r3, r3, #1
 8001c80:	6413      	str	r3, [r2, #64]	; 0x40
 8001c82:	4b1d      	ldr	r3, [pc, #116]	; (8001cf8 <HAL_TIM_Base_MspInit+0x98>)
 8001c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c86:	f003 0301 	and.w	r3, r3, #1
 8001c8a:	60fb      	str	r3, [r7, #12]
 8001c8c:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Stream5;
 8001c8e:	4b1b      	ldr	r3, [pc, #108]	; (8001cfc <HAL_TIM_Base_MspInit+0x9c>)
 8001c90:	4a1b      	ldr	r2, [pc, #108]	; (8001d00 <HAL_TIM_Base_MspInit+0xa0>)
 8001c92:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Channel = DMA_CHANNEL_3;
 8001c94:	4b19      	ldr	r3, [pc, #100]	; (8001cfc <HAL_TIM_Base_MspInit+0x9c>)
 8001c96:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8001c9a:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001c9c:	4b17      	ldr	r3, [pc, #92]	; (8001cfc <HAL_TIM_Base_MspInit+0x9c>)
 8001c9e:	2240      	movs	r2, #64	; 0x40
 8001ca0:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ca2:	4b16      	ldr	r3, [pc, #88]	; (8001cfc <HAL_TIM_Base_MspInit+0x9c>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001ca8:	4b14      	ldr	r3, [pc, #80]	; (8001cfc <HAL_TIM_Base_MspInit+0x9c>)
 8001caa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001cae:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001cb0:	4b12      	ldr	r3, [pc, #72]	; (8001cfc <HAL_TIM_Base_MspInit+0x9c>)
 8001cb2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001cb6:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001cb8:	4b10      	ldr	r3, [pc, #64]	; (8001cfc <HAL_TIM_Base_MspInit+0x9c>)
 8001cba:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001cbe:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
 8001cc0:	4b0e      	ldr	r3, [pc, #56]	; (8001cfc <HAL_TIM_Base_MspInit+0x9c>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8001cc6:	4b0d      	ldr	r3, [pc, #52]	; (8001cfc <HAL_TIM_Base_MspInit+0x9c>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001ccc:	4b0b      	ldr	r3, [pc, #44]	; (8001cfc <HAL_TIM_Base_MspInit+0x9c>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 8001cd2:	480a      	ldr	r0, [pc, #40]	; (8001cfc <HAL_TIM_Base_MspInit+0x9c>)
 8001cd4:	f000 fa90 	bl	80021f8 <HAL_DMA_Init>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d001      	beq.n	8001ce2 <HAL_TIM_Base_MspInit+0x82>
    {
      Error_Handler();
 8001cde:	f7ff fe87 	bl	80019f0 <Error_Handler>
    }

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	4a05      	ldr	r2, [pc, #20]	; (8001cfc <HAL_TIM_Base_MspInit+0x9c>)
 8001ce6:	625a      	str	r2, [r3, #36]	; 0x24
 8001ce8:	4a04      	ldr	r2, [pc, #16]	; (8001cfc <HAL_TIM_Base_MspInit+0x9c>)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001cee:	bf00      	nop
 8001cf0:	3710      	adds	r7, #16
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}
 8001cf6:	bf00      	nop
 8001cf8:	40023800 	.word	0x40023800
 8001cfc:	20002c58 	.word	0x20002c58
 8001d00:	40026088 	.word	0x40026088

08001d04 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b088      	sub	sp, #32
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d0c:	f107 030c 	add.w	r3, r7, #12
 8001d10:	2200      	movs	r2, #0
 8001d12:	601a      	str	r2, [r3, #0]
 8001d14:	605a      	str	r2, [r3, #4]
 8001d16:	609a      	str	r2, [r3, #8]
 8001d18:	60da      	str	r2, [r3, #12]
 8001d1a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d24:	d11d      	bne.n	8001d62 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d26:	2300      	movs	r3, #0
 8001d28:	60bb      	str	r3, [r7, #8]
 8001d2a:	4b10      	ldr	r3, [pc, #64]	; (8001d6c <HAL_TIM_MspPostInit+0x68>)
 8001d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d2e:	4a0f      	ldr	r2, [pc, #60]	; (8001d6c <HAL_TIM_MspPostInit+0x68>)
 8001d30:	f043 0301 	orr.w	r3, r3, #1
 8001d34:	6313      	str	r3, [r2, #48]	; 0x30
 8001d36:	4b0d      	ldr	r3, [pc, #52]	; (8001d6c <HAL_TIM_MspPostInit+0x68>)
 8001d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d3a:	f003 0301 	and.w	r3, r3, #1
 8001d3e:	60bb      	str	r3, [r7, #8]
 8001d40:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001d42:	2320      	movs	r3, #32
 8001d44:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d46:	2302      	movs	r3, #2
 8001d48:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001d52:	2301      	movs	r3, #1
 8001d54:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d56:	f107 030c 	add.w	r3, r7, #12
 8001d5a:	4619      	mov	r1, r3
 8001d5c:	4804      	ldr	r0, [pc, #16]	; (8001d70 <HAL_TIM_MspPostInit+0x6c>)
 8001d5e:	f000 fddb 	bl	8002918 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001d62:	bf00      	nop
 8001d64:	3720      	adds	r7, #32
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	40023800 	.word	0x40023800
 8001d70:	40020000 	.word	0x40020000

08001d74 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8001d78:	4b11      	ldr	r3, [pc, #68]	; (8001dc0 <MX_USART2_UART_Init+0x4c>)
 8001d7a:	4a12      	ldr	r2, [pc, #72]	; (8001dc4 <MX_USART2_UART_Init+0x50>)
 8001d7c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001d7e:	4b10      	ldr	r3, [pc, #64]	; (8001dc0 <MX_USART2_UART_Init+0x4c>)
 8001d80:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001d84:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001d86:	4b0e      	ldr	r3, [pc, #56]	; (8001dc0 <MX_USART2_UART_Init+0x4c>)
 8001d88:	2200      	movs	r2, #0
 8001d8a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001d8c:	4b0c      	ldr	r3, [pc, #48]	; (8001dc0 <MX_USART2_UART_Init+0x4c>)
 8001d8e:	2200      	movs	r2, #0
 8001d90:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001d92:	4b0b      	ldr	r3, [pc, #44]	; (8001dc0 <MX_USART2_UART_Init+0x4c>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001d98:	4b09      	ldr	r3, [pc, #36]	; (8001dc0 <MX_USART2_UART_Init+0x4c>)
 8001d9a:	220c      	movs	r2, #12
 8001d9c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d9e:	4b08      	ldr	r3, [pc, #32]	; (8001dc0 <MX_USART2_UART_Init+0x4c>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001da4:	4b06      	ldr	r3, [pc, #24]	; (8001dc0 <MX_USART2_UART_Init+0x4c>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001daa:	4805      	ldr	r0, [pc, #20]	; (8001dc0 <MX_USART2_UART_Init+0x4c>)
 8001dac:	f002 fb3c 	bl	8004428 <HAL_UART_Init>
 8001db0:	4603      	mov	r3, r0
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d001      	beq.n	8001dba <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001db6:	f7ff fe1b 	bl	80019f0 <Error_Handler>
  }

}
 8001dba:	bf00      	nop
 8001dbc:	bd80      	pop	{r7, pc}
 8001dbe:	bf00      	nop
 8001dc0:	20002cf8 	.word	0x20002cf8
 8001dc4:	40004400 	.word	0x40004400

08001dc8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b08a      	sub	sp, #40	; 0x28
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dd0:	f107 0314 	add.w	r3, r7, #20
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	601a      	str	r2, [r3, #0]
 8001dd8:	605a      	str	r2, [r3, #4]
 8001dda:	609a      	str	r2, [r3, #8]
 8001ddc:	60da      	str	r2, [r3, #12]
 8001dde:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4a19      	ldr	r2, [pc, #100]	; (8001e4c <HAL_UART_MspInit+0x84>)
 8001de6:	4293      	cmp	r3, r2
 8001de8:	d12b      	bne.n	8001e42 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001dea:	2300      	movs	r3, #0
 8001dec:	613b      	str	r3, [r7, #16]
 8001dee:	4b18      	ldr	r3, [pc, #96]	; (8001e50 <HAL_UART_MspInit+0x88>)
 8001df0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001df2:	4a17      	ldr	r2, [pc, #92]	; (8001e50 <HAL_UART_MspInit+0x88>)
 8001df4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001df8:	6413      	str	r3, [r2, #64]	; 0x40
 8001dfa:	4b15      	ldr	r3, [pc, #84]	; (8001e50 <HAL_UART_MspInit+0x88>)
 8001dfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e02:	613b      	str	r3, [r7, #16]
 8001e04:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e06:	2300      	movs	r3, #0
 8001e08:	60fb      	str	r3, [r7, #12]
 8001e0a:	4b11      	ldr	r3, [pc, #68]	; (8001e50 <HAL_UART_MspInit+0x88>)
 8001e0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e0e:	4a10      	ldr	r2, [pc, #64]	; (8001e50 <HAL_UART_MspInit+0x88>)
 8001e10:	f043 0301 	orr.w	r3, r3, #1
 8001e14:	6313      	str	r3, [r2, #48]	; 0x30
 8001e16:	4b0e      	ldr	r3, [pc, #56]	; (8001e50 <HAL_UART_MspInit+0x88>)
 8001e18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e1a:	f003 0301 	and.w	r3, r3, #1
 8001e1e:	60fb      	str	r3, [r7, #12]
 8001e20:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001e22:	230c      	movs	r3, #12
 8001e24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e26:	2302      	movs	r3, #2
 8001e28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001e32:	2307      	movs	r3, #7
 8001e34:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e36:	f107 0314 	add.w	r3, r7, #20
 8001e3a:	4619      	mov	r1, r3
 8001e3c:	4805      	ldr	r0, [pc, #20]	; (8001e54 <HAL_UART_MspInit+0x8c>)
 8001e3e:	f000 fd6b 	bl	8002918 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001e42:	bf00      	nop
 8001e44:	3728      	adds	r7, #40	; 0x28
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd80      	pop	{r7, pc}
 8001e4a:	bf00      	nop
 8001e4c:	40004400 	.word	0x40004400
 8001e50:	40023800 	.word	0x40023800
 8001e54:	40020000 	.word	0x40020000

08001e58 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001e58:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001e90 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001e5c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001e5e:	e003      	b.n	8001e68 <LoopCopyDataInit>

08001e60 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001e60:	4b0c      	ldr	r3, [pc, #48]	; (8001e94 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001e62:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001e64:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001e66:	3104      	adds	r1, #4

08001e68 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001e68:	480b      	ldr	r0, [pc, #44]	; (8001e98 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001e6a:	4b0c      	ldr	r3, [pc, #48]	; (8001e9c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001e6c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001e6e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001e70:	d3f6      	bcc.n	8001e60 <CopyDataInit>
  ldr  r2, =_sbss
 8001e72:	4a0b      	ldr	r2, [pc, #44]	; (8001ea0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001e74:	e002      	b.n	8001e7c <LoopFillZerobss>

08001e76 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001e76:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001e78:	f842 3b04 	str.w	r3, [r2], #4

08001e7c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001e7c:	4b09      	ldr	r3, [pc, #36]	; (8001ea4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001e7e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001e80:	d3f9      	bcc.n	8001e76 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001e82:	f7ff fe63 	bl	8001b4c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001e86:	f002 ff81 	bl	8004d8c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e8a:	f7ff fd09 	bl	80018a0 <main>
  bx  lr    
 8001e8e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001e90:	20018000 	.word	0x20018000
  ldr  r3, =_sidata
 8001e94:	08006818 	.word	0x08006818
  ldr  r0, =_sdata
 8001e98:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001e9c:	20000074 	.word	0x20000074
  ldr  r2, =_sbss
 8001ea0:	20000074 	.word	0x20000074
  ldr  r3, = _ebss
 8001ea4:	20002d40 	.word	0x20002d40

08001ea8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ea8:	e7fe      	b.n	8001ea8 <ADC_IRQHandler>
	...

08001eac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001eb0:	4b0e      	ldr	r3, [pc, #56]	; (8001eec <HAL_Init+0x40>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4a0d      	ldr	r2, [pc, #52]	; (8001eec <HAL_Init+0x40>)
 8001eb6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001eba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001ebc:	4b0b      	ldr	r3, [pc, #44]	; (8001eec <HAL_Init+0x40>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4a0a      	ldr	r2, [pc, #40]	; (8001eec <HAL_Init+0x40>)
 8001ec2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001ec6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ec8:	4b08      	ldr	r3, [pc, #32]	; (8001eec <HAL_Init+0x40>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	4a07      	ldr	r2, [pc, #28]	; (8001eec <HAL_Init+0x40>)
 8001ece:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ed2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ed4:	2003      	movs	r0, #3
 8001ed6:	f000 f94d 	bl	8002174 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001eda:	2000      	movs	r0, #0
 8001edc:	f000 f808 	bl	8001ef0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ee0:	f7ff fd8a 	bl	80019f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ee4:	2300      	movs	r3, #0
}
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	bf00      	nop
 8001eec:	40023c00 	.word	0x40023c00

08001ef0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b082      	sub	sp, #8
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ef8:	4b12      	ldr	r3, [pc, #72]	; (8001f44 <HAL_InitTick+0x54>)
 8001efa:	681a      	ldr	r2, [r3, #0]
 8001efc:	4b12      	ldr	r3, [pc, #72]	; (8001f48 <HAL_InitTick+0x58>)
 8001efe:	781b      	ldrb	r3, [r3, #0]
 8001f00:	4619      	mov	r1, r3
 8001f02:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f06:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f0e:	4618      	mov	r0, r3
 8001f10:	f000 f965 	bl	80021de <HAL_SYSTICK_Config>
 8001f14:	4603      	mov	r3, r0
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d001      	beq.n	8001f1e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	e00e      	b.n	8001f3c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2b0f      	cmp	r3, #15
 8001f22:	d80a      	bhi.n	8001f3a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f24:	2200      	movs	r2, #0
 8001f26:	6879      	ldr	r1, [r7, #4]
 8001f28:	f04f 30ff 	mov.w	r0, #4294967295
 8001f2c:	f000 f92d 	bl	800218a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f30:	4a06      	ldr	r2, [pc, #24]	; (8001f4c <HAL_InitTick+0x5c>)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f36:	2300      	movs	r3, #0
 8001f38:	e000      	b.n	8001f3c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f3a:	2301      	movs	r3, #1
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	3708      	adds	r7, #8
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd80      	pop	{r7, pc}
 8001f44:	20000000 	.word	0x20000000
 8001f48:	20000008 	.word	0x20000008
 8001f4c:	20000004 	.word	0x20000004

08001f50 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f50:	b480      	push	{r7}
 8001f52:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f54:	4b06      	ldr	r3, [pc, #24]	; (8001f70 <HAL_IncTick+0x20>)
 8001f56:	781b      	ldrb	r3, [r3, #0]
 8001f58:	461a      	mov	r2, r3
 8001f5a:	4b06      	ldr	r3, [pc, #24]	; (8001f74 <HAL_IncTick+0x24>)
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	4413      	add	r3, r2
 8001f60:	4a04      	ldr	r2, [pc, #16]	; (8001f74 <HAL_IncTick+0x24>)
 8001f62:	6013      	str	r3, [r2, #0]
}
 8001f64:	bf00      	nop
 8001f66:	46bd      	mov	sp, r7
 8001f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6c:	4770      	bx	lr
 8001f6e:	bf00      	nop
 8001f70:	20000008 	.word	0x20000008
 8001f74:	20002d38 	.word	0x20002d38

08001f78 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	af00      	add	r7, sp, #0
  return uwTick;
 8001f7c:	4b03      	ldr	r3, [pc, #12]	; (8001f8c <HAL_GetTick+0x14>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
}
 8001f80:	4618      	mov	r0, r3
 8001f82:	46bd      	mov	sp, r7
 8001f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f88:	4770      	bx	lr
 8001f8a:	bf00      	nop
 8001f8c:	20002d38 	.word	0x20002d38

08001f90 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b084      	sub	sp, #16
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f98:	f7ff ffee 	bl	8001f78 <HAL_GetTick>
 8001f9c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fa8:	d005      	beq.n	8001fb6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001faa:	4b09      	ldr	r3, [pc, #36]	; (8001fd0 <HAL_Delay+0x40>)
 8001fac:	781b      	ldrb	r3, [r3, #0]
 8001fae:	461a      	mov	r2, r3
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	4413      	add	r3, r2
 8001fb4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001fb6:	bf00      	nop
 8001fb8:	f7ff ffde 	bl	8001f78 <HAL_GetTick>
 8001fbc:	4602      	mov	r2, r0
 8001fbe:	68bb      	ldr	r3, [r7, #8]
 8001fc0:	1ad3      	subs	r3, r2, r3
 8001fc2:	68fa      	ldr	r2, [r7, #12]
 8001fc4:	429a      	cmp	r2, r3
 8001fc6:	d8f7      	bhi.n	8001fb8 <HAL_Delay+0x28>
  {
  }
}
 8001fc8:	bf00      	nop
 8001fca:	3710      	adds	r7, #16
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bd80      	pop	{r7, pc}
 8001fd0:	20000008 	.word	0x20000008

08001fd4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	b085      	sub	sp, #20
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	f003 0307 	and.w	r3, r3, #7
 8001fe2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001fe4:	4b0c      	ldr	r3, [pc, #48]	; (8002018 <__NVIC_SetPriorityGrouping+0x44>)
 8001fe6:	68db      	ldr	r3, [r3, #12]
 8001fe8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001fea:	68ba      	ldr	r2, [r7, #8]
 8001fec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001ff0:	4013      	ands	r3, r2
 8001ff2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ff8:	68bb      	ldr	r3, [r7, #8]
 8001ffa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ffc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002000:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002004:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002006:	4a04      	ldr	r2, [pc, #16]	; (8002018 <__NVIC_SetPriorityGrouping+0x44>)
 8002008:	68bb      	ldr	r3, [r7, #8]
 800200a:	60d3      	str	r3, [r2, #12]
}
 800200c:	bf00      	nop
 800200e:	3714      	adds	r7, #20
 8002010:	46bd      	mov	sp, r7
 8002012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002016:	4770      	bx	lr
 8002018:	e000ed00 	.word	0xe000ed00

0800201c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800201c:	b480      	push	{r7}
 800201e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002020:	4b04      	ldr	r3, [pc, #16]	; (8002034 <__NVIC_GetPriorityGrouping+0x18>)
 8002022:	68db      	ldr	r3, [r3, #12]
 8002024:	0a1b      	lsrs	r3, r3, #8
 8002026:	f003 0307 	and.w	r3, r3, #7
}
 800202a:	4618      	mov	r0, r3
 800202c:	46bd      	mov	sp, r7
 800202e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002032:	4770      	bx	lr
 8002034:	e000ed00 	.word	0xe000ed00

08002038 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002038:	b480      	push	{r7}
 800203a:	b083      	sub	sp, #12
 800203c:	af00      	add	r7, sp, #0
 800203e:	4603      	mov	r3, r0
 8002040:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002042:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002046:	2b00      	cmp	r3, #0
 8002048:	db0b      	blt.n	8002062 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800204a:	79fb      	ldrb	r3, [r7, #7]
 800204c:	f003 021f 	and.w	r2, r3, #31
 8002050:	4907      	ldr	r1, [pc, #28]	; (8002070 <__NVIC_EnableIRQ+0x38>)
 8002052:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002056:	095b      	lsrs	r3, r3, #5
 8002058:	2001      	movs	r0, #1
 800205a:	fa00 f202 	lsl.w	r2, r0, r2
 800205e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002062:	bf00      	nop
 8002064:	370c      	adds	r7, #12
 8002066:	46bd      	mov	sp, r7
 8002068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206c:	4770      	bx	lr
 800206e:	bf00      	nop
 8002070:	e000e100 	.word	0xe000e100

08002074 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002074:	b480      	push	{r7}
 8002076:	b083      	sub	sp, #12
 8002078:	af00      	add	r7, sp, #0
 800207a:	4603      	mov	r3, r0
 800207c:	6039      	str	r1, [r7, #0]
 800207e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002080:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002084:	2b00      	cmp	r3, #0
 8002086:	db0a      	blt.n	800209e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	b2da      	uxtb	r2, r3
 800208c:	490c      	ldr	r1, [pc, #48]	; (80020c0 <__NVIC_SetPriority+0x4c>)
 800208e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002092:	0112      	lsls	r2, r2, #4
 8002094:	b2d2      	uxtb	r2, r2
 8002096:	440b      	add	r3, r1
 8002098:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800209c:	e00a      	b.n	80020b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	b2da      	uxtb	r2, r3
 80020a2:	4908      	ldr	r1, [pc, #32]	; (80020c4 <__NVIC_SetPriority+0x50>)
 80020a4:	79fb      	ldrb	r3, [r7, #7]
 80020a6:	f003 030f 	and.w	r3, r3, #15
 80020aa:	3b04      	subs	r3, #4
 80020ac:	0112      	lsls	r2, r2, #4
 80020ae:	b2d2      	uxtb	r2, r2
 80020b0:	440b      	add	r3, r1
 80020b2:	761a      	strb	r2, [r3, #24]
}
 80020b4:	bf00      	nop
 80020b6:	370c      	adds	r7, #12
 80020b8:	46bd      	mov	sp, r7
 80020ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020be:	4770      	bx	lr
 80020c0:	e000e100 	.word	0xe000e100
 80020c4:	e000ed00 	.word	0xe000ed00

080020c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020c8:	b480      	push	{r7}
 80020ca:	b089      	sub	sp, #36	; 0x24
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	60f8      	str	r0, [r7, #12]
 80020d0:	60b9      	str	r1, [r7, #8]
 80020d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	f003 0307 	and.w	r3, r3, #7
 80020da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020dc:	69fb      	ldr	r3, [r7, #28]
 80020de:	f1c3 0307 	rsb	r3, r3, #7
 80020e2:	2b04      	cmp	r3, #4
 80020e4:	bf28      	it	cs
 80020e6:	2304      	movcs	r3, #4
 80020e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020ea:	69fb      	ldr	r3, [r7, #28]
 80020ec:	3304      	adds	r3, #4
 80020ee:	2b06      	cmp	r3, #6
 80020f0:	d902      	bls.n	80020f8 <NVIC_EncodePriority+0x30>
 80020f2:	69fb      	ldr	r3, [r7, #28]
 80020f4:	3b03      	subs	r3, #3
 80020f6:	e000      	b.n	80020fa <NVIC_EncodePriority+0x32>
 80020f8:	2300      	movs	r3, #0
 80020fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020fc:	f04f 32ff 	mov.w	r2, #4294967295
 8002100:	69bb      	ldr	r3, [r7, #24]
 8002102:	fa02 f303 	lsl.w	r3, r2, r3
 8002106:	43da      	mvns	r2, r3
 8002108:	68bb      	ldr	r3, [r7, #8]
 800210a:	401a      	ands	r2, r3
 800210c:	697b      	ldr	r3, [r7, #20]
 800210e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002110:	f04f 31ff 	mov.w	r1, #4294967295
 8002114:	697b      	ldr	r3, [r7, #20]
 8002116:	fa01 f303 	lsl.w	r3, r1, r3
 800211a:	43d9      	mvns	r1, r3
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002120:	4313      	orrs	r3, r2
         );
}
 8002122:	4618      	mov	r0, r3
 8002124:	3724      	adds	r7, #36	; 0x24
 8002126:	46bd      	mov	sp, r7
 8002128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212c:	4770      	bx	lr
	...

08002130 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b082      	sub	sp, #8
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	3b01      	subs	r3, #1
 800213c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002140:	d301      	bcc.n	8002146 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002142:	2301      	movs	r3, #1
 8002144:	e00f      	b.n	8002166 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002146:	4a0a      	ldr	r2, [pc, #40]	; (8002170 <SysTick_Config+0x40>)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	3b01      	subs	r3, #1
 800214c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800214e:	210f      	movs	r1, #15
 8002150:	f04f 30ff 	mov.w	r0, #4294967295
 8002154:	f7ff ff8e 	bl	8002074 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002158:	4b05      	ldr	r3, [pc, #20]	; (8002170 <SysTick_Config+0x40>)
 800215a:	2200      	movs	r2, #0
 800215c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800215e:	4b04      	ldr	r3, [pc, #16]	; (8002170 <SysTick_Config+0x40>)
 8002160:	2207      	movs	r2, #7
 8002162:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002164:	2300      	movs	r3, #0
}
 8002166:	4618      	mov	r0, r3
 8002168:	3708      	adds	r7, #8
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}
 800216e:	bf00      	nop
 8002170:	e000e010 	.word	0xe000e010

08002174 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b082      	sub	sp, #8
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800217c:	6878      	ldr	r0, [r7, #4]
 800217e:	f7ff ff29 	bl	8001fd4 <__NVIC_SetPriorityGrouping>
}
 8002182:	bf00      	nop
 8002184:	3708      	adds	r7, #8
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}

0800218a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800218a:	b580      	push	{r7, lr}
 800218c:	b086      	sub	sp, #24
 800218e:	af00      	add	r7, sp, #0
 8002190:	4603      	mov	r3, r0
 8002192:	60b9      	str	r1, [r7, #8]
 8002194:	607a      	str	r2, [r7, #4]
 8002196:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002198:	2300      	movs	r3, #0
 800219a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800219c:	f7ff ff3e 	bl	800201c <__NVIC_GetPriorityGrouping>
 80021a0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021a2:	687a      	ldr	r2, [r7, #4]
 80021a4:	68b9      	ldr	r1, [r7, #8]
 80021a6:	6978      	ldr	r0, [r7, #20]
 80021a8:	f7ff ff8e 	bl	80020c8 <NVIC_EncodePriority>
 80021ac:	4602      	mov	r2, r0
 80021ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021b2:	4611      	mov	r1, r2
 80021b4:	4618      	mov	r0, r3
 80021b6:	f7ff ff5d 	bl	8002074 <__NVIC_SetPriority>
}
 80021ba:	bf00      	nop
 80021bc:	3718      	adds	r7, #24
 80021be:	46bd      	mov	sp, r7
 80021c0:	bd80      	pop	{r7, pc}

080021c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021c2:	b580      	push	{r7, lr}
 80021c4:	b082      	sub	sp, #8
 80021c6:	af00      	add	r7, sp, #0
 80021c8:	4603      	mov	r3, r0
 80021ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80021cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021d0:	4618      	mov	r0, r3
 80021d2:	f7ff ff31 	bl	8002038 <__NVIC_EnableIRQ>
}
 80021d6:	bf00      	nop
 80021d8:	3708      	adds	r7, #8
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}

080021de <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80021de:	b580      	push	{r7, lr}
 80021e0:	b082      	sub	sp, #8
 80021e2:	af00      	add	r7, sp, #0
 80021e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80021e6:	6878      	ldr	r0, [r7, #4]
 80021e8:	f7ff ffa2 	bl	8002130 <SysTick_Config>
 80021ec:	4603      	mov	r3, r0
}
 80021ee:	4618      	mov	r0, r3
 80021f0:	3708      	adds	r7, #8
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bd80      	pop	{r7, pc}
	...

080021f8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b086      	sub	sp, #24
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002200:	2300      	movs	r3, #0
 8002202:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002204:	f7ff feb8 	bl	8001f78 <HAL_GetTick>
 8002208:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d101      	bne.n	8002214 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002210:	2301      	movs	r3, #1
 8002212:	e099      	b.n	8002348 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2200      	movs	r2, #0
 8002218:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	2202      	movs	r2, #2
 8002220:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	681a      	ldr	r2, [r3, #0]
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f022 0201 	bic.w	r2, r2, #1
 8002232:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002234:	e00f      	b.n	8002256 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002236:	f7ff fe9f 	bl	8001f78 <HAL_GetTick>
 800223a:	4602      	mov	r2, r0
 800223c:	693b      	ldr	r3, [r7, #16]
 800223e:	1ad3      	subs	r3, r2, r3
 8002240:	2b05      	cmp	r3, #5
 8002242:	d908      	bls.n	8002256 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2220      	movs	r2, #32
 8002248:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	2203      	movs	r2, #3
 800224e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002252:	2303      	movs	r3, #3
 8002254:	e078      	b.n	8002348 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f003 0301 	and.w	r3, r3, #1
 8002260:	2b00      	cmp	r3, #0
 8002262:	d1e8      	bne.n	8002236 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800226c:	697a      	ldr	r2, [r7, #20]
 800226e:	4b38      	ldr	r3, [pc, #224]	; (8002350 <HAL_DMA_Init+0x158>)
 8002270:	4013      	ands	r3, r2
 8002272:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	685a      	ldr	r2, [r3, #4]
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	689b      	ldr	r3, [r3, #8]
 800227c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002282:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	691b      	ldr	r3, [r3, #16]
 8002288:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800228e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	699b      	ldr	r3, [r3, #24]
 8002294:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800229a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6a1b      	ldr	r3, [r3, #32]
 80022a0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80022a2:	697a      	ldr	r2, [r7, #20]
 80022a4:	4313      	orrs	r3, r2
 80022a6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022ac:	2b04      	cmp	r3, #4
 80022ae:	d107      	bne.n	80022c0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022b8:	4313      	orrs	r3, r2
 80022ba:	697a      	ldr	r2, [r7, #20]
 80022bc:	4313      	orrs	r3, r2
 80022be:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	697a      	ldr	r2, [r7, #20]
 80022c6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	695b      	ldr	r3, [r3, #20]
 80022ce:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80022d0:	697b      	ldr	r3, [r7, #20]
 80022d2:	f023 0307 	bic.w	r3, r3, #7
 80022d6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022dc:	697a      	ldr	r2, [r7, #20]
 80022de:	4313      	orrs	r3, r2
 80022e0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022e6:	2b04      	cmp	r3, #4
 80022e8:	d117      	bne.n	800231a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022ee:	697a      	ldr	r2, [r7, #20]
 80022f0:	4313      	orrs	r3, r2
 80022f2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d00e      	beq.n	800231a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80022fc:	6878      	ldr	r0, [r7, #4]
 80022fe:	f000 fa91 	bl	8002824 <DMA_CheckFifoParam>
 8002302:	4603      	mov	r3, r0
 8002304:	2b00      	cmp	r3, #0
 8002306:	d008      	beq.n	800231a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2240      	movs	r2, #64	; 0x40
 800230c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2201      	movs	r2, #1
 8002312:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002316:	2301      	movs	r3, #1
 8002318:	e016      	b.n	8002348 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	697a      	ldr	r2, [r7, #20]
 8002320:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002322:	6878      	ldr	r0, [r7, #4]
 8002324:	f000 fa48 	bl	80027b8 <DMA_CalcBaseAndBitshift>
 8002328:	4603      	mov	r3, r0
 800232a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002330:	223f      	movs	r2, #63	; 0x3f
 8002332:	409a      	lsls	r2, r3
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2200      	movs	r2, #0
 800233c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	2201      	movs	r2, #1
 8002342:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002346:	2300      	movs	r3, #0
}
 8002348:	4618      	mov	r0, r3
 800234a:	3718      	adds	r7, #24
 800234c:	46bd      	mov	sp, r7
 800234e:	bd80      	pop	{r7, pc}
 8002350:	f010803f 	.word	0xf010803f

08002354 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b086      	sub	sp, #24
 8002358:	af00      	add	r7, sp, #0
 800235a:	60f8      	str	r0, [r7, #12]
 800235c:	60b9      	str	r1, [r7, #8]
 800235e:	607a      	str	r2, [r7, #4]
 8002360:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002362:	2300      	movs	r3, #0
 8002364:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800236a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002372:	2b01      	cmp	r3, #1
 8002374:	d101      	bne.n	800237a <HAL_DMA_Start_IT+0x26>
 8002376:	2302      	movs	r3, #2
 8002378:	e040      	b.n	80023fc <HAL_DMA_Start_IT+0xa8>
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	2201      	movs	r2, #1
 800237e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002388:	b2db      	uxtb	r3, r3
 800238a:	2b01      	cmp	r3, #1
 800238c:	d12f      	bne.n	80023ee <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	2202      	movs	r2, #2
 8002392:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	2200      	movs	r2, #0
 800239a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	687a      	ldr	r2, [r7, #4]
 80023a0:	68b9      	ldr	r1, [r7, #8]
 80023a2:	68f8      	ldr	r0, [r7, #12]
 80023a4:	f000 f9da 	bl	800275c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023ac:	223f      	movs	r2, #63	; 0x3f
 80023ae:	409a      	lsls	r2, r3
 80023b0:	693b      	ldr	r3, [r7, #16]
 80023b2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	681a      	ldr	r2, [r3, #0]
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f042 0216 	orr.w	r2, r2, #22
 80023c2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d007      	beq.n	80023dc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	681a      	ldr	r2, [r3, #0]
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f042 0208 	orr.w	r2, r2, #8
 80023da:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	681a      	ldr	r2, [r3, #0]
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f042 0201 	orr.w	r2, r2, #1
 80023ea:	601a      	str	r2, [r3, #0]
 80023ec:	e005      	b.n	80023fa <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	2200      	movs	r2, #0
 80023f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80023f6:	2302      	movs	r3, #2
 80023f8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80023fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80023fc:	4618      	mov	r0, r3
 80023fe:	3718      	adds	r7, #24
 8002400:	46bd      	mov	sp, r7
 8002402:	bd80      	pop	{r7, pc}

08002404 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002404:	b480      	push	{r7}
 8002406:	b083      	sub	sp, #12
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002412:	b2db      	uxtb	r3, r3
 8002414:	2b02      	cmp	r3, #2
 8002416:	d004      	beq.n	8002422 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2280      	movs	r2, #128	; 0x80
 800241c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800241e:	2301      	movs	r3, #1
 8002420:	e00c      	b.n	800243c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	2205      	movs	r2, #5
 8002426:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	681a      	ldr	r2, [r3, #0]
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f022 0201 	bic.w	r2, r2, #1
 8002438:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800243a:	2300      	movs	r3, #0
}
 800243c:	4618      	mov	r0, r3
 800243e:	370c      	adds	r7, #12
 8002440:	46bd      	mov	sp, r7
 8002442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002446:	4770      	bx	lr

08002448 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b086      	sub	sp, #24
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002450:	2300      	movs	r3, #0
 8002452:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002454:	4b92      	ldr	r3, [pc, #584]	; (80026a0 <HAL_DMA_IRQHandler+0x258>)
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	4a92      	ldr	r2, [pc, #584]	; (80026a4 <HAL_DMA_IRQHandler+0x25c>)
 800245a:	fba2 2303 	umull	r2, r3, r2, r3
 800245e:	0a9b      	lsrs	r3, r3, #10
 8002460:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002466:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002468:	693b      	ldr	r3, [r7, #16]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002472:	2208      	movs	r2, #8
 8002474:	409a      	lsls	r2, r3
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	4013      	ands	r3, r2
 800247a:	2b00      	cmp	r3, #0
 800247c:	d01a      	beq.n	80024b4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f003 0304 	and.w	r3, r3, #4
 8002488:	2b00      	cmp	r3, #0
 800248a:	d013      	beq.n	80024b4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	681a      	ldr	r2, [r3, #0]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f022 0204 	bic.w	r2, r2, #4
 800249a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024a0:	2208      	movs	r2, #8
 80024a2:	409a      	lsls	r2, r3
 80024a4:	693b      	ldr	r3, [r7, #16]
 80024a6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024ac:	f043 0201 	orr.w	r2, r3, #1
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024b8:	2201      	movs	r2, #1
 80024ba:	409a      	lsls	r2, r3
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	4013      	ands	r3, r2
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d012      	beq.n	80024ea <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	695b      	ldr	r3, [r3, #20]
 80024ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d00b      	beq.n	80024ea <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024d6:	2201      	movs	r2, #1
 80024d8:	409a      	lsls	r2, r3
 80024da:	693b      	ldr	r3, [r7, #16]
 80024dc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024e2:	f043 0202 	orr.w	r2, r3, #2
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024ee:	2204      	movs	r2, #4
 80024f0:	409a      	lsls	r2, r3
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	4013      	ands	r3, r2
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d012      	beq.n	8002520 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f003 0302 	and.w	r3, r3, #2
 8002504:	2b00      	cmp	r3, #0
 8002506:	d00b      	beq.n	8002520 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800250c:	2204      	movs	r2, #4
 800250e:	409a      	lsls	r2, r3
 8002510:	693b      	ldr	r3, [r7, #16]
 8002512:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002518:	f043 0204 	orr.w	r2, r3, #4
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002524:	2210      	movs	r2, #16
 8002526:	409a      	lsls	r2, r3
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	4013      	ands	r3, r2
 800252c:	2b00      	cmp	r3, #0
 800252e:	d043      	beq.n	80025b8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f003 0308 	and.w	r3, r3, #8
 800253a:	2b00      	cmp	r3, #0
 800253c:	d03c      	beq.n	80025b8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002542:	2210      	movs	r2, #16
 8002544:	409a      	lsls	r2, r3
 8002546:	693b      	ldr	r3, [r7, #16]
 8002548:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002554:	2b00      	cmp	r3, #0
 8002556:	d018      	beq.n	800258a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002562:	2b00      	cmp	r3, #0
 8002564:	d108      	bne.n	8002578 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800256a:	2b00      	cmp	r3, #0
 800256c:	d024      	beq.n	80025b8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002572:	6878      	ldr	r0, [r7, #4]
 8002574:	4798      	blx	r3
 8002576:	e01f      	b.n	80025b8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800257c:	2b00      	cmp	r3, #0
 800257e:	d01b      	beq.n	80025b8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002584:	6878      	ldr	r0, [r7, #4]
 8002586:	4798      	blx	r3
 8002588:	e016      	b.n	80025b8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002594:	2b00      	cmp	r3, #0
 8002596:	d107      	bne.n	80025a8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	681a      	ldr	r2, [r3, #0]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f022 0208 	bic.w	r2, r2, #8
 80025a6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d003      	beq.n	80025b8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025b4:	6878      	ldr	r0, [r7, #4]
 80025b6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025bc:	2220      	movs	r2, #32
 80025be:	409a      	lsls	r2, r3
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	4013      	ands	r3, r2
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	f000 808e 	beq.w	80026e6 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f003 0310 	and.w	r3, r3, #16
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	f000 8086 	beq.w	80026e6 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025de:	2220      	movs	r2, #32
 80025e0:	409a      	lsls	r2, r3
 80025e2:	693b      	ldr	r3, [r7, #16]
 80025e4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80025ec:	b2db      	uxtb	r3, r3
 80025ee:	2b05      	cmp	r3, #5
 80025f0:	d136      	bne.n	8002660 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	681a      	ldr	r2, [r3, #0]
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f022 0216 	bic.w	r2, r2, #22
 8002600:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	695a      	ldr	r2, [r3, #20]
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002610:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002616:	2b00      	cmp	r3, #0
 8002618:	d103      	bne.n	8002622 <HAL_DMA_IRQHandler+0x1da>
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800261e:	2b00      	cmp	r3, #0
 8002620:	d007      	beq.n	8002632 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	681a      	ldr	r2, [r3, #0]
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f022 0208 	bic.w	r2, r2, #8
 8002630:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002636:	223f      	movs	r2, #63	; 0x3f
 8002638:	409a      	lsls	r2, r3
 800263a:	693b      	ldr	r3, [r7, #16]
 800263c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	2200      	movs	r2, #0
 8002642:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2201      	movs	r2, #1
 800264a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002652:	2b00      	cmp	r3, #0
 8002654:	d07d      	beq.n	8002752 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800265a:	6878      	ldr	r0, [r7, #4]
 800265c:	4798      	blx	r3
        }
        return;
 800265e:	e078      	b.n	8002752 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800266a:	2b00      	cmp	r3, #0
 800266c:	d01c      	beq.n	80026a8 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002678:	2b00      	cmp	r3, #0
 800267a:	d108      	bne.n	800268e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002680:	2b00      	cmp	r3, #0
 8002682:	d030      	beq.n	80026e6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002688:	6878      	ldr	r0, [r7, #4]
 800268a:	4798      	blx	r3
 800268c:	e02b      	b.n	80026e6 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002692:	2b00      	cmp	r3, #0
 8002694:	d027      	beq.n	80026e6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800269a:	6878      	ldr	r0, [r7, #4]
 800269c:	4798      	blx	r3
 800269e:	e022      	b.n	80026e6 <HAL_DMA_IRQHandler+0x29e>
 80026a0:	20000000 	.word	0x20000000
 80026a4:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d10f      	bne.n	80026d6 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	681a      	ldr	r2, [r3, #0]
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f022 0210 	bic.w	r2, r2, #16
 80026c4:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	2200      	movs	r2, #0
 80026ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2201      	movs	r2, #1
 80026d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d003      	beq.n	80026e6 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026e2:	6878      	ldr	r0, [r7, #4]
 80026e4:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d032      	beq.n	8002754 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026f2:	f003 0301 	and.w	r3, r3, #1
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d022      	beq.n	8002740 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	2205      	movs	r2, #5
 80026fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	681a      	ldr	r2, [r3, #0]
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f022 0201 	bic.w	r2, r2, #1
 8002710:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002712:	68bb      	ldr	r3, [r7, #8]
 8002714:	3301      	adds	r3, #1
 8002716:	60bb      	str	r3, [r7, #8]
 8002718:	697a      	ldr	r2, [r7, #20]
 800271a:	429a      	cmp	r2, r3
 800271c:	d307      	bcc.n	800272e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f003 0301 	and.w	r3, r3, #1
 8002728:	2b00      	cmp	r3, #0
 800272a:	d1f2      	bne.n	8002712 <HAL_DMA_IRQHandler+0x2ca>
 800272c:	e000      	b.n	8002730 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800272e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2200      	movs	r2, #0
 8002734:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2201      	movs	r2, #1
 800273c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002744:	2b00      	cmp	r3, #0
 8002746:	d005      	beq.n	8002754 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800274c:	6878      	ldr	r0, [r7, #4]
 800274e:	4798      	blx	r3
 8002750:	e000      	b.n	8002754 <HAL_DMA_IRQHandler+0x30c>
        return;
 8002752:	bf00      	nop
    }
  }
}
 8002754:	3718      	adds	r7, #24
 8002756:	46bd      	mov	sp, r7
 8002758:	bd80      	pop	{r7, pc}
 800275a:	bf00      	nop

0800275c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800275c:	b480      	push	{r7}
 800275e:	b085      	sub	sp, #20
 8002760:	af00      	add	r7, sp, #0
 8002762:	60f8      	str	r0, [r7, #12]
 8002764:	60b9      	str	r1, [r7, #8]
 8002766:	607a      	str	r2, [r7, #4]
 8002768:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	681a      	ldr	r2, [r3, #0]
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002778:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	683a      	ldr	r2, [r7, #0]
 8002780:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	689b      	ldr	r3, [r3, #8]
 8002786:	2b40      	cmp	r3, #64	; 0x40
 8002788:	d108      	bne.n	800279c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	687a      	ldr	r2, [r7, #4]
 8002790:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	68ba      	ldr	r2, [r7, #8]
 8002798:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800279a:	e007      	b.n	80027ac <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	68ba      	ldr	r2, [r7, #8]
 80027a2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	687a      	ldr	r2, [r7, #4]
 80027aa:	60da      	str	r2, [r3, #12]
}
 80027ac:	bf00      	nop
 80027ae:	3714      	adds	r7, #20
 80027b0:	46bd      	mov	sp, r7
 80027b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b6:	4770      	bx	lr

080027b8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b085      	sub	sp, #20
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	b2db      	uxtb	r3, r3
 80027c6:	3b10      	subs	r3, #16
 80027c8:	4a14      	ldr	r2, [pc, #80]	; (800281c <DMA_CalcBaseAndBitshift+0x64>)
 80027ca:	fba2 2303 	umull	r2, r3, r2, r3
 80027ce:	091b      	lsrs	r3, r3, #4
 80027d0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80027d2:	4a13      	ldr	r2, [pc, #76]	; (8002820 <DMA_CalcBaseAndBitshift+0x68>)
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	4413      	add	r3, r2
 80027d8:	781b      	ldrb	r3, [r3, #0]
 80027da:	461a      	mov	r2, r3
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	2b03      	cmp	r3, #3
 80027e4:	d909      	bls.n	80027fa <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80027ee:	f023 0303 	bic.w	r3, r3, #3
 80027f2:	1d1a      	adds	r2, r3, #4
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	659a      	str	r2, [r3, #88]	; 0x58
 80027f8:	e007      	b.n	800280a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002802:	f023 0303 	bic.w	r3, r3, #3
 8002806:	687a      	ldr	r2, [r7, #4]
 8002808:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800280e:	4618      	mov	r0, r3
 8002810:	3714      	adds	r7, #20
 8002812:	46bd      	mov	sp, r7
 8002814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002818:	4770      	bx	lr
 800281a:	bf00      	nop
 800281c:	aaaaaaab 	.word	0xaaaaaaab
 8002820:	08006788 	.word	0x08006788

08002824 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002824:	b480      	push	{r7}
 8002826:	b085      	sub	sp, #20
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800282c:	2300      	movs	r3, #0
 800282e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002834:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	699b      	ldr	r3, [r3, #24]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d11f      	bne.n	800287e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800283e:	68bb      	ldr	r3, [r7, #8]
 8002840:	2b03      	cmp	r3, #3
 8002842:	d855      	bhi.n	80028f0 <DMA_CheckFifoParam+0xcc>
 8002844:	a201      	add	r2, pc, #4	; (adr r2, 800284c <DMA_CheckFifoParam+0x28>)
 8002846:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800284a:	bf00      	nop
 800284c:	0800285d 	.word	0x0800285d
 8002850:	0800286f 	.word	0x0800286f
 8002854:	0800285d 	.word	0x0800285d
 8002858:	080028f1 	.word	0x080028f1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002860:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002864:	2b00      	cmp	r3, #0
 8002866:	d045      	beq.n	80028f4 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8002868:	2301      	movs	r3, #1
 800286a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800286c:	e042      	b.n	80028f4 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002872:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002876:	d13f      	bne.n	80028f8 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8002878:	2301      	movs	r3, #1
 800287a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800287c:	e03c      	b.n	80028f8 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	699b      	ldr	r3, [r3, #24]
 8002882:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002886:	d121      	bne.n	80028cc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002888:	68bb      	ldr	r3, [r7, #8]
 800288a:	2b03      	cmp	r3, #3
 800288c:	d836      	bhi.n	80028fc <DMA_CheckFifoParam+0xd8>
 800288e:	a201      	add	r2, pc, #4	; (adr r2, 8002894 <DMA_CheckFifoParam+0x70>)
 8002890:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002894:	080028a5 	.word	0x080028a5
 8002898:	080028ab 	.word	0x080028ab
 800289c:	080028a5 	.word	0x080028a5
 80028a0:	080028bd 	.word	0x080028bd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80028a4:	2301      	movs	r3, #1
 80028a6:	73fb      	strb	r3, [r7, #15]
      break;
 80028a8:	e02f      	b.n	800290a <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028ae:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d024      	beq.n	8002900 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80028b6:	2301      	movs	r3, #1
 80028b8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80028ba:	e021      	b.n	8002900 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028c0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80028c4:	d11e      	bne.n	8002904 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80028c6:	2301      	movs	r3, #1
 80028c8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80028ca:	e01b      	b.n	8002904 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80028cc:	68bb      	ldr	r3, [r7, #8]
 80028ce:	2b02      	cmp	r3, #2
 80028d0:	d902      	bls.n	80028d8 <DMA_CheckFifoParam+0xb4>
 80028d2:	2b03      	cmp	r3, #3
 80028d4:	d003      	beq.n	80028de <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80028d6:	e018      	b.n	800290a <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80028d8:	2301      	movs	r3, #1
 80028da:	73fb      	strb	r3, [r7, #15]
      break;
 80028dc:	e015      	b.n	800290a <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028e2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d00e      	beq.n	8002908 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80028ea:	2301      	movs	r3, #1
 80028ec:	73fb      	strb	r3, [r7, #15]
      break;
 80028ee:	e00b      	b.n	8002908 <DMA_CheckFifoParam+0xe4>
      break;
 80028f0:	bf00      	nop
 80028f2:	e00a      	b.n	800290a <DMA_CheckFifoParam+0xe6>
      break;
 80028f4:	bf00      	nop
 80028f6:	e008      	b.n	800290a <DMA_CheckFifoParam+0xe6>
      break;
 80028f8:	bf00      	nop
 80028fa:	e006      	b.n	800290a <DMA_CheckFifoParam+0xe6>
      break;
 80028fc:	bf00      	nop
 80028fe:	e004      	b.n	800290a <DMA_CheckFifoParam+0xe6>
      break;
 8002900:	bf00      	nop
 8002902:	e002      	b.n	800290a <DMA_CheckFifoParam+0xe6>
      break;   
 8002904:	bf00      	nop
 8002906:	e000      	b.n	800290a <DMA_CheckFifoParam+0xe6>
      break;
 8002908:	bf00      	nop
    }
  } 
  
  return status; 
 800290a:	7bfb      	ldrb	r3, [r7, #15]
}
 800290c:	4618      	mov	r0, r3
 800290e:	3714      	adds	r7, #20
 8002910:	46bd      	mov	sp, r7
 8002912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002916:	4770      	bx	lr

08002918 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002918:	b480      	push	{r7}
 800291a:	b089      	sub	sp, #36	; 0x24
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
 8002920:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002922:	2300      	movs	r3, #0
 8002924:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002926:	2300      	movs	r3, #0
 8002928:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800292a:	2300      	movs	r3, #0
 800292c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800292e:	2300      	movs	r3, #0
 8002930:	61fb      	str	r3, [r7, #28]
 8002932:	e159      	b.n	8002be8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002934:	2201      	movs	r2, #1
 8002936:	69fb      	ldr	r3, [r7, #28]
 8002938:	fa02 f303 	lsl.w	r3, r2, r3
 800293c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	697a      	ldr	r2, [r7, #20]
 8002944:	4013      	ands	r3, r2
 8002946:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002948:	693a      	ldr	r2, [r7, #16]
 800294a:	697b      	ldr	r3, [r7, #20]
 800294c:	429a      	cmp	r2, r3
 800294e:	f040 8148 	bne.w	8002be2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	685b      	ldr	r3, [r3, #4]
 8002956:	2b01      	cmp	r3, #1
 8002958:	d00b      	beq.n	8002972 <HAL_GPIO_Init+0x5a>
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	2b02      	cmp	r3, #2
 8002960:	d007      	beq.n	8002972 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002966:	2b11      	cmp	r3, #17
 8002968:	d003      	beq.n	8002972 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	2b12      	cmp	r3, #18
 8002970:	d130      	bne.n	80029d4 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	689b      	ldr	r3, [r3, #8]
 8002976:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002978:	69fb      	ldr	r3, [r7, #28]
 800297a:	005b      	lsls	r3, r3, #1
 800297c:	2203      	movs	r2, #3
 800297e:	fa02 f303 	lsl.w	r3, r2, r3
 8002982:	43db      	mvns	r3, r3
 8002984:	69ba      	ldr	r2, [r7, #24]
 8002986:	4013      	ands	r3, r2
 8002988:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	68da      	ldr	r2, [r3, #12]
 800298e:	69fb      	ldr	r3, [r7, #28]
 8002990:	005b      	lsls	r3, r3, #1
 8002992:	fa02 f303 	lsl.w	r3, r2, r3
 8002996:	69ba      	ldr	r2, [r7, #24]
 8002998:	4313      	orrs	r3, r2
 800299a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	69ba      	ldr	r2, [r7, #24]
 80029a0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80029a8:	2201      	movs	r2, #1
 80029aa:	69fb      	ldr	r3, [r7, #28]
 80029ac:	fa02 f303 	lsl.w	r3, r2, r3
 80029b0:	43db      	mvns	r3, r3
 80029b2:	69ba      	ldr	r2, [r7, #24]
 80029b4:	4013      	ands	r3, r2
 80029b6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	091b      	lsrs	r3, r3, #4
 80029be:	f003 0201 	and.w	r2, r3, #1
 80029c2:	69fb      	ldr	r3, [r7, #28]
 80029c4:	fa02 f303 	lsl.w	r3, r2, r3
 80029c8:	69ba      	ldr	r2, [r7, #24]
 80029ca:	4313      	orrs	r3, r2
 80029cc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	69ba      	ldr	r2, [r7, #24]
 80029d2:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	68db      	ldr	r3, [r3, #12]
 80029d8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80029da:	69fb      	ldr	r3, [r7, #28]
 80029dc:	005b      	lsls	r3, r3, #1
 80029de:	2203      	movs	r2, #3
 80029e0:	fa02 f303 	lsl.w	r3, r2, r3
 80029e4:	43db      	mvns	r3, r3
 80029e6:	69ba      	ldr	r2, [r7, #24]
 80029e8:	4013      	ands	r3, r2
 80029ea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	689a      	ldr	r2, [r3, #8]
 80029f0:	69fb      	ldr	r3, [r7, #28]
 80029f2:	005b      	lsls	r3, r3, #1
 80029f4:	fa02 f303 	lsl.w	r3, r2, r3
 80029f8:	69ba      	ldr	r2, [r7, #24]
 80029fa:	4313      	orrs	r3, r2
 80029fc:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	69ba      	ldr	r2, [r7, #24]
 8002a02:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	2b02      	cmp	r3, #2
 8002a0a:	d003      	beq.n	8002a14 <HAL_GPIO_Init+0xfc>
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	685b      	ldr	r3, [r3, #4]
 8002a10:	2b12      	cmp	r3, #18
 8002a12:	d123      	bne.n	8002a5c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002a14:	69fb      	ldr	r3, [r7, #28]
 8002a16:	08da      	lsrs	r2, r3, #3
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	3208      	adds	r2, #8
 8002a1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a20:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002a22:	69fb      	ldr	r3, [r7, #28]
 8002a24:	f003 0307 	and.w	r3, r3, #7
 8002a28:	009b      	lsls	r3, r3, #2
 8002a2a:	220f      	movs	r2, #15
 8002a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a30:	43db      	mvns	r3, r3
 8002a32:	69ba      	ldr	r2, [r7, #24]
 8002a34:	4013      	ands	r3, r2
 8002a36:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	691a      	ldr	r2, [r3, #16]
 8002a3c:	69fb      	ldr	r3, [r7, #28]
 8002a3e:	f003 0307 	and.w	r3, r3, #7
 8002a42:	009b      	lsls	r3, r3, #2
 8002a44:	fa02 f303 	lsl.w	r3, r2, r3
 8002a48:	69ba      	ldr	r2, [r7, #24]
 8002a4a:	4313      	orrs	r3, r2
 8002a4c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002a4e:	69fb      	ldr	r3, [r7, #28]
 8002a50:	08da      	lsrs	r2, r3, #3
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	3208      	adds	r2, #8
 8002a56:	69b9      	ldr	r1, [r7, #24]
 8002a58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002a62:	69fb      	ldr	r3, [r7, #28]
 8002a64:	005b      	lsls	r3, r3, #1
 8002a66:	2203      	movs	r2, #3
 8002a68:	fa02 f303 	lsl.w	r3, r2, r3
 8002a6c:	43db      	mvns	r3, r3
 8002a6e:	69ba      	ldr	r2, [r7, #24]
 8002a70:	4013      	ands	r3, r2
 8002a72:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	f003 0203 	and.w	r2, r3, #3
 8002a7c:	69fb      	ldr	r3, [r7, #28]
 8002a7e:	005b      	lsls	r3, r3, #1
 8002a80:	fa02 f303 	lsl.w	r3, r2, r3
 8002a84:	69ba      	ldr	r2, [r7, #24]
 8002a86:	4313      	orrs	r3, r2
 8002a88:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	69ba      	ldr	r2, [r7, #24]
 8002a8e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	f000 80a2 	beq.w	8002be2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	60fb      	str	r3, [r7, #12]
 8002aa2:	4b56      	ldr	r3, [pc, #344]	; (8002bfc <HAL_GPIO_Init+0x2e4>)
 8002aa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aa6:	4a55      	ldr	r2, [pc, #340]	; (8002bfc <HAL_GPIO_Init+0x2e4>)
 8002aa8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002aac:	6453      	str	r3, [r2, #68]	; 0x44
 8002aae:	4b53      	ldr	r3, [pc, #332]	; (8002bfc <HAL_GPIO_Init+0x2e4>)
 8002ab0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ab2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ab6:	60fb      	str	r3, [r7, #12]
 8002ab8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002aba:	4a51      	ldr	r2, [pc, #324]	; (8002c00 <HAL_GPIO_Init+0x2e8>)
 8002abc:	69fb      	ldr	r3, [r7, #28]
 8002abe:	089b      	lsrs	r3, r3, #2
 8002ac0:	3302      	adds	r3, #2
 8002ac2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ac6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002ac8:	69fb      	ldr	r3, [r7, #28]
 8002aca:	f003 0303 	and.w	r3, r3, #3
 8002ace:	009b      	lsls	r3, r3, #2
 8002ad0:	220f      	movs	r2, #15
 8002ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad6:	43db      	mvns	r3, r3
 8002ad8:	69ba      	ldr	r2, [r7, #24]
 8002ada:	4013      	ands	r3, r2
 8002adc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	4a48      	ldr	r2, [pc, #288]	; (8002c04 <HAL_GPIO_Init+0x2ec>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d019      	beq.n	8002b1a <HAL_GPIO_Init+0x202>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	4a47      	ldr	r2, [pc, #284]	; (8002c08 <HAL_GPIO_Init+0x2f0>)
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d013      	beq.n	8002b16 <HAL_GPIO_Init+0x1fe>
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	4a46      	ldr	r2, [pc, #280]	; (8002c0c <HAL_GPIO_Init+0x2f4>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d00d      	beq.n	8002b12 <HAL_GPIO_Init+0x1fa>
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	4a45      	ldr	r2, [pc, #276]	; (8002c10 <HAL_GPIO_Init+0x2f8>)
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d007      	beq.n	8002b0e <HAL_GPIO_Init+0x1f6>
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	4a44      	ldr	r2, [pc, #272]	; (8002c14 <HAL_GPIO_Init+0x2fc>)
 8002b02:	4293      	cmp	r3, r2
 8002b04:	d101      	bne.n	8002b0a <HAL_GPIO_Init+0x1f2>
 8002b06:	2304      	movs	r3, #4
 8002b08:	e008      	b.n	8002b1c <HAL_GPIO_Init+0x204>
 8002b0a:	2307      	movs	r3, #7
 8002b0c:	e006      	b.n	8002b1c <HAL_GPIO_Init+0x204>
 8002b0e:	2303      	movs	r3, #3
 8002b10:	e004      	b.n	8002b1c <HAL_GPIO_Init+0x204>
 8002b12:	2302      	movs	r3, #2
 8002b14:	e002      	b.n	8002b1c <HAL_GPIO_Init+0x204>
 8002b16:	2301      	movs	r3, #1
 8002b18:	e000      	b.n	8002b1c <HAL_GPIO_Init+0x204>
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	69fa      	ldr	r2, [r7, #28]
 8002b1e:	f002 0203 	and.w	r2, r2, #3
 8002b22:	0092      	lsls	r2, r2, #2
 8002b24:	4093      	lsls	r3, r2
 8002b26:	69ba      	ldr	r2, [r7, #24]
 8002b28:	4313      	orrs	r3, r2
 8002b2a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002b2c:	4934      	ldr	r1, [pc, #208]	; (8002c00 <HAL_GPIO_Init+0x2e8>)
 8002b2e:	69fb      	ldr	r3, [r7, #28]
 8002b30:	089b      	lsrs	r3, r3, #2
 8002b32:	3302      	adds	r3, #2
 8002b34:	69ba      	ldr	r2, [r7, #24]
 8002b36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b3a:	4b37      	ldr	r3, [pc, #220]	; (8002c18 <HAL_GPIO_Init+0x300>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b40:	693b      	ldr	r3, [r7, #16]
 8002b42:	43db      	mvns	r3, r3
 8002b44:	69ba      	ldr	r2, [r7, #24]
 8002b46:	4013      	ands	r3, r2
 8002b48:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	685b      	ldr	r3, [r3, #4]
 8002b4e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d003      	beq.n	8002b5e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002b56:	69ba      	ldr	r2, [r7, #24]
 8002b58:	693b      	ldr	r3, [r7, #16]
 8002b5a:	4313      	orrs	r3, r2
 8002b5c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002b5e:	4a2e      	ldr	r2, [pc, #184]	; (8002c18 <HAL_GPIO_Init+0x300>)
 8002b60:	69bb      	ldr	r3, [r7, #24]
 8002b62:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002b64:	4b2c      	ldr	r3, [pc, #176]	; (8002c18 <HAL_GPIO_Init+0x300>)
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b6a:	693b      	ldr	r3, [r7, #16]
 8002b6c:	43db      	mvns	r3, r3
 8002b6e:	69ba      	ldr	r2, [r7, #24]
 8002b70:	4013      	ands	r3, r2
 8002b72:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d003      	beq.n	8002b88 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002b80:	69ba      	ldr	r2, [r7, #24]
 8002b82:	693b      	ldr	r3, [r7, #16]
 8002b84:	4313      	orrs	r3, r2
 8002b86:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002b88:	4a23      	ldr	r2, [pc, #140]	; (8002c18 <HAL_GPIO_Init+0x300>)
 8002b8a:	69bb      	ldr	r3, [r7, #24]
 8002b8c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002b8e:	4b22      	ldr	r3, [pc, #136]	; (8002c18 <HAL_GPIO_Init+0x300>)
 8002b90:	689b      	ldr	r3, [r3, #8]
 8002b92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b94:	693b      	ldr	r3, [r7, #16]
 8002b96:	43db      	mvns	r3, r3
 8002b98:	69ba      	ldr	r2, [r7, #24]
 8002b9a:	4013      	ands	r3, r2
 8002b9c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d003      	beq.n	8002bb2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002baa:	69ba      	ldr	r2, [r7, #24]
 8002bac:	693b      	ldr	r3, [r7, #16]
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002bb2:	4a19      	ldr	r2, [pc, #100]	; (8002c18 <HAL_GPIO_Init+0x300>)
 8002bb4:	69bb      	ldr	r3, [r7, #24]
 8002bb6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002bb8:	4b17      	ldr	r3, [pc, #92]	; (8002c18 <HAL_GPIO_Init+0x300>)
 8002bba:	68db      	ldr	r3, [r3, #12]
 8002bbc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002bbe:	693b      	ldr	r3, [r7, #16]
 8002bc0:	43db      	mvns	r3, r3
 8002bc2:	69ba      	ldr	r2, [r7, #24]
 8002bc4:	4013      	ands	r3, r2
 8002bc6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d003      	beq.n	8002bdc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002bd4:	69ba      	ldr	r2, [r7, #24]
 8002bd6:	693b      	ldr	r3, [r7, #16]
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002bdc:	4a0e      	ldr	r2, [pc, #56]	; (8002c18 <HAL_GPIO_Init+0x300>)
 8002bde:	69bb      	ldr	r3, [r7, #24]
 8002be0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002be2:	69fb      	ldr	r3, [r7, #28]
 8002be4:	3301      	adds	r3, #1
 8002be6:	61fb      	str	r3, [r7, #28]
 8002be8:	69fb      	ldr	r3, [r7, #28]
 8002bea:	2b0f      	cmp	r3, #15
 8002bec:	f67f aea2 	bls.w	8002934 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002bf0:	bf00      	nop
 8002bf2:	3724      	adds	r7, #36	; 0x24
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfa:	4770      	bx	lr
 8002bfc:	40023800 	.word	0x40023800
 8002c00:	40013800 	.word	0x40013800
 8002c04:	40020000 	.word	0x40020000
 8002c08:	40020400 	.word	0x40020400
 8002c0c:	40020800 	.word	0x40020800
 8002c10:	40020c00 	.word	0x40020c00
 8002c14:	40021000 	.word	0x40021000
 8002c18:	40013c00 	.word	0x40013c00

08002c1c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	b085      	sub	sp, #20
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
 8002c24:	460b      	mov	r3, r1
 8002c26:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	691a      	ldr	r2, [r3, #16]
 8002c2c:	887b      	ldrh	r3, [r7, #2]
 8002c2e:	4013      	ands	r3, r2
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d002      	beq.n	8002c3a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002c34:	2301      	movs	r3, #1
 8002c36:	73fb      	strb	r3, [r7, #15]
 8002c38:	e001      	b.n	8002c3e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002c3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c40:	4618      	mov	r0, r3
 8002c42:	3714      	adds	r7, #20
 8002c44:	46bd      	mov	sp, r7
 8002c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4a:	4770      	bx	lr

08002c4c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b083      	sub	sp, #12
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
 8002c54:	460b      	mov	r3, r1
 8002c56:	807b      	strh	r3, [r7, #2]
 8002c58:	4613      	mov	r3, r2
 8002c5a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c5c:	787b      	ldrb	r3, [r7, #1]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d003      	beq.n	8002c6a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c62:	887a      	ldrh	r2, [r7, #2]
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002c68:	e003      	b.n	8002c72 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002c6a:	887b      	ldrh	r3, [r7, #2]
 8002c6c:	041a      	lsls	r2, r3, #16
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	619a      	str	r2, [r3, #24]
}
 8002c72:	bf00      	nop
 8002c74:	370c      	adds	r7, #12
 8002c76:	46bd      	mov	sp, r7
 8002c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7c:	4770      	bx	lr
	...

08002c80 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b082      	sub	sp, #8
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	4603      	mov	r3, r0
 8002c88:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002c8a:	4b08      	ldr	r3, [pc, #32]	; (8002cac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002c8c:	695a      	ldr	r2, [r3, #20]
 8002c8e:	88fb      	ldrh	r3, [r7, #6]
 8002c90:	4013      	ands	r3, r2
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d006      	beq.n	8002ca4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002c96:	4a05      	ldr	r2, [pc, #20]	; (8002cac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002c98:	88fb      	ldrh	r3, [r7, #6]
 8002c9a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002c9c:	88fb      	ldrh	r3, [r7, #6]
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	f7fe fe92 	bl	80019c8 <HAL_GPIO_EXTI_Callback>
  }
}
 8002ca4:	bf00      	nop
 8002ca6:	3708      	adds	r7, #8
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	bd80      	pop	{r7, pc}
 8002cac:	40013c00 	.word	0x40013c00

08002cb0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b086      	sub	sp, #24
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d101      	bne.n	8002cc2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	e25b      	b.n	800317a <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f003 0301 	and.w	r3, r3, #1
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d075      	beq.n	8002dba <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002cce:	4ba3      	ldr	r3, [pc, #652]	; (8002f5c <HAL_RCC_OscConfig+0x2ac>)
 8002cd0:	689b      	ldr	r3, [r3, #8]
 8002cd2:	f003 030c 	and.w	r3, r3, #12
 8002cd6:	2b04      	cmp	r3, #4
 8002cd8:	d00c      	beq.n	8002cf4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002cda:	4ba0      	ldr	r3, [pc, #640]	; (8002f5c <HAL_RCC_OscConfig+0x2ac>)
 8002cdc:	689b      	ldr	r3, [r3, #8]
 8002cde:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002ce2:	2b08      	cmp	r3, #8
 8002ce4:	d112      	bne.n	8002d0c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ce6:	4b9d      	ldr	r3, [pc, #628]	; (8002f5c <HAL_RCC_OscConfig+0x2ac>)
 8002ce8:	685b      	ldr	r3, [r3, #4]
 8002cea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002cee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002cf2:	d10b      	bne.n	8002d0c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cf4:	4b99      	ldr	r3, [pc, #612]	; (8002f5c <HAL_RCC_OscConfig+0x2ac>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d05b      	beq.n	8002db8 <HAL_RCC_OscConfig+0x108>
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d157      	bne.n	8002db8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002d08:	2301      	movs	r3, #1
 8002d0a:	e236      	b.n	800317a <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d14:	d106      	bne.n	8002d24 <HAL_RCC_OscConfig+0x74>
 8002d16:	4b91      	ldr	r3, [pc, #580]	; (8002f5c <HAL_RCC_OscConfig+0x2ac>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	4a90      	ldr	r2, [pc, #576]	; (8002f5c <HAL_RCC_OscConfig+0x2ac>)
 8002d1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d20:	6013      	str	r3, [r2, #0]
 8002d22:	e01d      	b.n	8002d60 <HAL_RCC_OscConfig+0xb0>
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002d2c:	d10c      	bne.n	8002d48 <HAL_RCC_OscConfig+0x98>
 8002d2e:	4b8b      	ldr	r3, [pc, #556]	; (8002f5c <HAL_RCC_OscConfig+0x2ac>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4a8a      	ldr	r2, [pc, #552]	; (8002f5c <HAL_RCC_OscConfig+0x2ac>)
 8002d34:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d38:	6013      	str	r3, [r2, #0]
 8002d3a:	4b88      	ldr	r3, [pc, #544]	; (8002f5c <HAL_RCC_OscConfig+0x2ac>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	4a87      	ldr	r2, [pc, #540]	; (8002f5c <HAL_RCC_OscConfig+0x2ac>)
 8002d40:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d44:	6013      	str	r3, [r2, #0]
 8002d46:	e00b      	b.n	8002d60 <HAL_RCC_OscConfig+0xb0>
 8002d48:	4b84      	ldr	r3, [pc, #528]	; (8002f5c <HAL_RCC_OscConfig+0x2ac>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4a83      	ldr	r2, [pc, #524]	; (8002f5c <HAL_RCC_OscConfig+0x2ac>)
 8002d4e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d52:	6013      	str	r3, [r2, #0]
 8002d54:	4b81      	ldr	r3, [pc, #516]	; (8002f5c <HAL_RCC_OscConfig+0x2ac>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	4a80      	ldr	r2, [pc, #512]	; (8002f5c <HAL_RCC_OscConfig+0x2ac>)
 8002d5a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002d5e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	685b      	ldr	r3, [r3, #4]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d013      	beq.n	8002d90 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d68:	f7ff f906 	bl	8001f78 <HAL_GetTick>
 8002d6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d6e:	e008      	b.n	8002d82 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d70:	f7ff f902 	bl	8001f78 <HAL_GetTick>
 8002d74:	4602      	mov	r2, r0
 8002d76:	693b      	ldr	r3, [r7, #16]
 8002d78:	1ad3      	subs	r3, r2, r3
 8002d7a:	2b64      	cmp	r3, #100	; 0x64
 8002d7c:	d901      	bls.n	8002d82 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002d7e:	2303      	movs	r3, #3
 8002d80:	e1fb      	b.n	800317a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d82:	4b76      	ldr	r3, [pc, #472]	; (8002f5c <HAL_RCC_OscConfig+0x2ac>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d0f0      	beq.n	8002d70 <HAL_RCC_OscConfig+0xc0>
 8002d8e:	e014      	b.n	8002dba <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d90:	f7ff f8f2 	bl	8001f78 <HAL_GetTick>
 8002d94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d96:	e008      	b.n	8002daa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d98:	f7ff f8ee 	bl	8001f78 <HAL_GetTick>
 8002d9c:	4602      	mov	r2, r0
 8002d9e:	693b      	ldr	r3, [r7, #16]
 8002da0:	1ad3      	subs	r3, r2, r3
 8002da2:	2b64      	cmp	r3, #100	; 0x64
 8002da4:	d901      	bls.n	8002daa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002da6:	2303      	movs	r3, #3
 8002da8:	e1e7      	b.n	800317a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002daa:	4b6c      	ldr	r3, [pc, #432]	; (8002f5c <HAL_RCC_OscConfig+0x2ac>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d1f0      	bne.n	8002d98 <HAL_RCC_OscConfig+0xe8>
 8002db6:	e000      	b.n	8002dba <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002db8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f003 0302 	and.w	r3, r3, #2
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d063      	beq.n	8002e8e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002dc6:	4b65      	ldr	r3, [pc, #404]	; (8002f5c <HAL_RCC_OscConfig+0x2ac>)
 8002dc8:	689b      	ldr	r3, [r3, #8]
 8002dca:	f003 030c 	and.w	r3, r3, #12
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d00b      	beq.n	8002dea <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002dd2:	4b62      	ldr	r3, [pc, #392]	; (8002f5c <HAL_RCC_OscConfig+0x2ac>)
 8002dd4:	689b      	ldr	r3, [r3, #8]
 8002dd6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002dda:	2b08      	cmp	r3, #8
 8002ddc:	d11c      	bne.n	8002e18 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002dde:	4b5f      	ldr	r3, [pc, #380]	; (8002f5c <HAL_RCC_OscConfig+0x2ac>)
 8002de0:	685b      	ldr	r3, [r3, #4]
 8002de2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d116      	bne.n	8002e18 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002dea:	4b5c      	ldr	r3, [pc, #368]	; (8002f5c <HAL_RCC_OscConfig+0x2ac>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f003 0302 	and.w	r3, r3, #2
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d005      	beq.n	8002e02 <HAL_RCC_OscConfig+0x152>
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	68db      	ldr	r3, [r3, #12]
 8002dfa:	2b01      	cmp	r3, #1
 8002dfc:	d001      	beq.n	8002e02 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002dfe:	2301      	movs	r3, #1
 8002e00:	e1bb      	b.n	800317a <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e02:	4b56      	ldr	r3, [pc, #344]	; (8002f5c <HAL_RCC_OscConfig+0x2ac>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	691b      	ldr	r3, [r3, #16]
 8002e0e:	00db      	lsls	r3, r3, #3
 8002e10:	4952      	ldr	r1, [pc, #328]	; (8002f5c <HAL_RCC_OscConfig+0x2ac>)
 8002e12:	4313      	orrs	r3, r2
 8002e14:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e16:	e03a      	b.n	8002e8e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	68db      	ldr	r3, [r3, #12]
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d020      	beq.n	8002e62 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e20:	4b4f      	ldr	r3, [pc, #316]	; (8002f60 <HAL_RCC_OscConfig+0x2b0>)
 8002e22:	2201      	movs	r2, #1
 8002e24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e26:	f7ff f8a7 	bl	8001f78 <HAL_GetTick>
 8002e2a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e2c:	e008      	b.n	8002e40 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e2e:	f7ff f8a3 	bl	8001f78 <HAL_GetTick>
 8002e32:	4602      	mov	r2, r0
 8002e34:	693b      	ldr	r3, [r7, #16]
 8002e36:	1ad3      	subs	r3, r2, r3
 8002e38:	2b02      	cmp	r3, #2
 8002e3a:	d901      	bls.n	8002e40 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002e3c:	2303      	movs	r3, #3
 8002e3e:	e19c      	b.n	800317a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e40:	4b46      	ldr	r3, [pc, #280]	; (8002f5c <HAL_RCC_OscConfig+0x2ac>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f003 0302 	and.w	r3, r3, #2
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d0f0      	beq.n	8002e2e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e4c:	4b43      	ldr	r3, [pc, #268]	; (8002f5c <HAL_RCC_OscConfig+0x2ac>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	691b      	ldr	r3, [r3, #16]
 8002e58:	00db      	lsls	r3, r3, #3
 8002e5a:	4940      	ldr	r1, [pc, #256]	; (8002f5c <HAL_RCC_OscConfig+0x2ac>)
 8002e5c:	4313      	orrs	r3, r2
 8002e5e:	600b      	str	r3, [r1, #0]
 8002e60:	e015      	b.n	8002e8e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e62:	4b3f      	ldr	r3, [pc, #252]	; (8002f60 <HAL_RCC_OscConfig+0x2b0>)
 8002e64:	2200      	movs	r2, #0
 8002e66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e68:	f7ff f886 	bl	8001f78 <HAL_GetTick>
 8002e6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e6e:	e008      	b.n	8002e82 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e70:	f7ff f882 	bl	8001f78 <HAL_GetTick>
 8002e74:	4602      	mov	r2, r0
 8002e76:	693b      	ldr	r3, [r7, #16]
 8002e78:	1ad3      	subs	r3, r2, r3
 8002e7a:	2b02      	cmp	r3, #2
 8002e7c:	d901      	bls.n	8002e82 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002e7e:	2303      	movs	r3, #3
 8002e80:	e17b      	b.n	800317a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e82:	4b36      	ldr	r3, [pc, #216]	; (8002f5c <HAL_RCC_OscConfig+0x2ac>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f003 0302 	and.w	r3, r3, #2
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d1f0      	bne.n	8002e70 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f003 0308 	and.w	r3, r3, #8
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d030      	beq.n	8002efc <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	695b      	ldr	r3, [r3, #20]
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d016      	beq.n	8002ed0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ea2:	4b30      	ldr	r3, [pc, #192]	; (8002f64 <HAL_RCC_OscConfig+0x2b4>)
 8002ea4:	2201      	movs	r2, #1
 8002ea6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ea8:	f7ff f866 	bl	8001f78 <HAL_GetTick>
 8002eac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002eae:	e008      	b.n	8002ec2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002eb0:	f7ff f862 	bl	8001f78 <HAL_GetTick>
 8002eb4:	4602      	mov	r2, r0
 8002eb6:	693b      	ldr	r3, [r7, #16]
 8002eb8:	1ad3      	subs	r3, r2, r3
 8002eba:	2b02      	cmp	r3, #2
 8002ebc:	d901      	bls.n	8002ec2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002ebe:	2303      	movs	r3, #3
 8002ec0:	e15b      	b.n	800317a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ec2:	4b26      	ldr	r3, [pc, #152]	; (8002f5c <HAL_RCC_OscConfig+0x2ac>)
 8002ec4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ec6:	f003 0302 	and.w	r3, r3, #2
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d0f0      	beq.n	8002eb0 <HAL_RCC_OscConfig+0x200>
 8002ece:	e015      	b.n	8002efc <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ed0:	4b24      	ldr	r3, [pc, #144]	; (8002f64 <HAL_RCC_OscConfig+0x2b4>)
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ed6:	f7ff f84f 	bl	8001f78 <HAL_GetTick>
 8002eda:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002edc:	e008      	b.n	8002ef0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ede:	f7ff f84b 	bl	8001f78 <HAL_GetTick>
 8002ee2:	4602      	mov	r2, r0
 8002ee4:	693b      	ldr	r3, [r7, #16]
 8002ee6:	1ad3      	subs	r3, r2, r3
 8002ee8:	2b02      	cmp	r3, #2
 8002eea:	d901      	bls.n	8002ef0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002eec:	2303      	movs	r3, #3
 8002eee:	e144      	b.n	800317a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ef0:	4b1a      	ldr	r3, [pc, #104]	; (8002f5c <HAL_RCC_OscConfig+0x2ac>)
 8002ef2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ef4:	f003 0302 	and.w	r3, r3, #2
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d1f0      	bne.n	8002ede <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f003 0304 	and.w	r3, r3, #4
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	f000 80a0 	beq.w	800304a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f0e:	4b13      	ldr	r3, [pc, #76]	; (8002f5c <HAL_RCC_OscConfig+0x2ac>)
 8002f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d10f      	bne.n	8002f3a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	60bb      	str	r3, [r7, #8]
 8002f1e:	4b0f      	ldr	r3, [pc, #60]	; (8002f5c <HAL_RCC_OscConfig+0x2ac>)
 8002f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f22:	4a0e      	ldr	r2, [pc, #56]	; (8002f5c <HAL_RCC_OscConfig+0x2ac>)
 8002f24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f28:	6413      	str	r3, [r2, #64]	; 0x40
 8002f2a:	4b0c      	ldr	r3, [pc, #48]	; (8002f5c <HAL_RCC_OscConfig+0x2ac>)
 8002f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f32:	60bb      	str	r3, [r7, #8]
 8002f34:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f36:	2301      	movs	r3, #1
 8002f38:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f3a:	4b0b      	ldr	r3, [pc, #44]	; (8002f68 <HAL_RCC_OscConfig+0x2b8>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d121      	bne.n	8002f8a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f46:	4b08      	ldr	r3, [pc, #32]	; (8002f68 <HAL_RCC_OscConfig+0x2b8>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4a07      	ldr	r2, [pc, #28]	; (8002f68 <HAL_RCC_OscConfig+0x2b8>)
 8002f4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f50:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f52:	f7ff f811 	bl	8001f78 <HAL_GetTick>
 8002f56:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f58:	e011      	b.n	8002f7e <HAL_RCC_OscConfig+0x2ce>
 8002f5a:	bf00      	nop
 8002f5c:	40023800 	.word	0x40023800
 8002f60:	42470000 	.word	0x42470000
 8002f64:	42470e80 	.word	0x42470e80
 8002f68:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f6c:	f7ff f804 	bl	8001f78 <HAL_GetTick>
 8002f70:	4602      	mov	r2, r0
 8002f72:	693b      	ldr	r3, [r7, #16]
 8002f74:	1ad3      	subs	r3, r2, r3
 8002f76:	2b02      	cmp	r3, #2
 8002f78:	d901      	bls.n	8002f7e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8002f7a:	2303      	movs	r3, #3
 8002f7c:	e0fd      	b.n	800317a <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f7e:	4b81      	ldr	r3, [pc, #516]	; (8003184 <HAL_RCC_OscConfig+0x4d4>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d0f0      	beq.n	8002f6c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	689b      	ldr	r3, [r3, #8]
 8002f8e:	2b01      	cmp	r3, #1
 8002f90:	d106      	bne.n	8002fa0 <HAL_RCC_OscConfig+0x2f0>
 8002f92:	4b7d      	ldr	r3, [pc, #500]	; (8003188 <HAL_RCC_OscConfig+0x4d8>)
 8002f94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f96:	4a7c      	ldr	r2, [pc, #496]	; (8003188 <HAL_RCC_OscConfig+0x4d8>)
 8002f98:	f043 0301 	orr.w	r3, r3, #1
 8002f9c:	6713      	str	r3, [r2, #112]	; 0x70
 8002f9e:	e01c      	b.n	8002fda <HAL_RCC_OscConfig+0x32a>
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	689b      	ldr	r3, [r3, #8]
 8002fa4:	2b05      	cmp	r3, #5
 8002fa6:	d10c      	bne.n	8002fc2 <HAL_RCC_OscConfig+0x312>
 8002fa8:	4b77      	ldr	r3, [pc, #476]	; (8003188 <HAL_RCC_OscConfig+0x4d8>)
 8002faa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fac:	4a76      	ldr	r2, [pc, #472]	; (8003188 <HAL_RCC_OscConfig+0x4d8>)
 8002fae:	f043 0304 	orr.w	r3, r3, #4
 8002fb2:	6713      	str	r3, [r2, #112]	; 0x70
 8002fb4:	4b74      	ldr	r3, [pc, #464]	; (8003188 <HAL_RCC_OscConfig+0x4d8>)
 8002fb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fb8:	4a73      	ldr	r2, [pc, #460]	; (8003188 <HAL_RCC_OscConfig+0x4d8>)
 8002fba:	f043 0301 	orr.w	r3, r3, #1
 8002fbe:	6713      	str	r3, [r2, #112]	; 0x70
 8002fc0:	e00b      	b.n	8002fda <HAL_RCC_OscConfig+0x32a>
 8002fc2:	4b71      	ldr	r3, [pc, #452]	; (8003188 <HAL_RCC_OscConfig+0x4d8>)
 8002fc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fc6:	4a70      	ldr	r2, [pc, #448]	; (8003188 <HAL_RCC_OscConfig+0x4d8>)
 8002fc8:	f023 0301 	bic.w	r3, r3, #1
 8002fcc:	6713      	str	r3, [r2, #112]	; 0x70
 8002fce:	4b6e      	ldr	r3, [pc, #440]	; (8003188 <HAL_RCC_OscConfig+0x4d8>)
 8002fd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fd2:	4a6d      	ldr	r2, [pc, #436]	; (8003188 <HAL_RCC_OscConfig+0x4d8>)
 8002fd4:	f023 0304 	bic.w	r3, r3, #4
 8002fd8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	689b      	ldr	r3, [r3, #8]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d015      	beq.n	800300e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fe2:	f7fe ffc9 	bl	8001f78 <HAL_GetTick>
 8002fe6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fe8:	e00a      	b.n	8003000 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002fea:	f7fe ffc5 	bl	8001f78 <HAL_GetTick>
 8002fee:	4602      	mov	r2, r0
 8002ff0:	693b      	ldr	r3, [r7, #16]
 8002ff2:	1ad3      	subs	r3, r2, r3
 8002ff4:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	d901      	bls.n	8003000 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8002ffc:	2303      	movs	r3, #3
 8002ffe:	e0bc      	b.n	800317a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003000:	4b61      	ldr	r3, [pc, #388]	; (8003188 <HAL_RCC_OscConfig+0x4d8>)
 8003002:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003004:	f003 0302 	and.w	r3, r3, #2
 8003008:	2b00      	cmp	r3, #0
 800300a:	d0ee      	beq.n	8002fea <HAL_RCC_OscConfig+0x33a>
 800300c:	e014      	b.n	8003038 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800300e:	f7fe ffb3 	bl	8001f78 <HAL_GetTick>
 8003012:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003014:	e00a      	b.n	800302c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003016:	f7fe ffaf 	bl	8001f78 <HAL_GetTick>
 800301a:	4602      	mov	r2, r0
 800301c:	693b      	ldr	r3, [r7, #16]
 800301e:	1ad3      	subs	r3, r2, r3
 8003020:	f241 3288 	movw	r2, #5000	; 0x1388
 8003024:	4293      	cmp	r3, r2
 8003026:	d901      	bls.n	800302c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003028:	2303      	movs	r3, #3
 800302a:	e0a6      	b.n	800317a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800302c:	4b56      	ldr	r3, [pc, #344]	; (8003188 <HAL_RCC_OscConfig+0x4d8>)
 800302e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003030:	f003 0302 	and.w	r3, r3, #2
 8003034:	2b00      	cmp	r3, #0
 8003036:	d1ee      	bne.n	8003016 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003038:	7dfb      	ldrb	r3, [r7, #23]
 800303a:	2b01      	cmp	r3, #1
 800303c:	d105      	bne.n	800304a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800303e:	4b52      	ldr	r3, [pc, #328]	; (8003188 <HAL_RCC_OscConfig+0x4d8>)
 8003040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003042:	4a51      	ldr	r2, [pc, #324]	; (8003188 <HAL_RCC_OscConfig+0x4d8>)
 8003044:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003048:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	699b      	ldr	r3, [r3, #24]
 800304e:	2b00      	cmp	r3, #0
 8003050:	f000 8092 	beq.w	8003178 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003054:	4b4c      	ldr	r3, [pc, #304]	; (8003188 <HAL_RCC_OscConfig+0x4d8>)
 8003056:	689b      	ldr	r3, [r3, #8]
 8003058:	f003 030c 	and.w	r3, r3, #12
 800305c:	2b08      	cmp	r3, #8
 800305e:	d05c      	beq.n	800311a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	699b      	ldr	r3, [r3, #24]
 8003064:	2b02      	cmp	r3, #2
 8003066:	d141      	bne.n	80030ec <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003068:	4b48      	ldr	r3, [pc, #288]	; (800318c <HAL_RCC_OscConfig+0x4dc>)
 800306a:	2200      	movs	r2, #0
 800306c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800306e:	f7fe ff83 	bl	8001f78 <HAL_GetTick>
 8003072:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003074:	e008      	b.n	8003088 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003076:	f7fe ff7f 	bl	8001f78 <HAL_GetTick>
 800307a:	4602      	mov	r2, r0
 800307c:	693b      	ldr	r3, [r7, #16]
 800307e:	1ad3      	subs	r3, r2, r3
 8003080:	2b02      	cmp	r3, #2
 8003082:	d901      	bls.n	8003088 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003084:	2303      	movs	r3, #3
 8003086:	e078      	b.n	800317a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003088:	4b3f      	ldr	r3, [pc, #252]	; (8003188 <HAL_RCC_OscConfig+0x4d8>)
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003090:	2b00      	cmp	r3, #0
 8003092:	d1f0      	bne.n	8003076 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	69da      	ldr	r2, [r3, #28]
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6a1b      	ldr	r3, [r3, #32]
 800309c:	431a      	orrs	r2, r3
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030a2:	019b      	lsls	r3, r3, #6
 80030a4:	431a      	orrs	r2, r3
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030aa:	085b      	lsrs	r3, r3, #1
 80030ac:	3b01      	subs	r3, #1
 80030ae:	041b      	lsls	r3, r3, #16
 80030b0:	431a      	orrs	r2, r3
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030b6:	061b      	lsls	r3, r3, #24
 80030b8:	4933      	ldr	r1, [pc, #204]	; (8003188 <HAL_RCC_OscConfig+0x4d8>)
 80030ba:	4313      	orrs	r3, r2
 80030bc:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80030be:	4b33      	ldr	r3, [pc, #204]	; (800318c <HAL_RCC_OscConfig+0x4dc>)
 80030c0:	2201      	movs	r2, #1
 80030c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030c4:	f7fe ff58 	bl	8001f78 <HAL_GetTick>
 80030c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030ca:	e008      	b.n	80030de <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80030cc:	f7fe ff54 	bl	8001f78 <HAL_GetTick>
 80030d0:	4602      	mov	r2, r0
 80030d2:	693b      	ldr	r3, [r7, #16]
 80030d4:	1ad3      	subs	r3, r2, r3
 80030d6:	2b02      	cmp	r3, #2
 80030d8:	d901      	bls.n	80030de <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80030da:	2303      	movs	r3, #3
 80030dc:	e04d      	b.n	800317a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030de:	4b2a      	ldr	r3, [pc, #168]	; (8003188 <HAL_RCC_OscConfig+0x4d8>)
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d0f0      	beq.n	80030cc <HAL_RCC_OscConfig+0x41c>
 80030ea:	e045      	b.n	8003178 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030ec:	4b27      	ldr	r3, [pc, #156]	; (800318c <HAL_RCC_OscConfig+0x4dc>)
 80030ee:	2200      	movs	r2, #0
 80030f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030f2:	f7fe ff41 	bl	8001f78 <HAL_GetTick>
 80030f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030f8:	e008      	b.n	800310c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80030fa:	f7fe ff3d 	bl	8001f78 <HAL_GetTick>
 80030fe:	4602      	mov	r2, r0
 8003100:	693b      	ldr	r3, [r7, #16]
 8003102:	1ad3      	subs	r3, r2, r3
 8003104:	2b02      	cmp	r3, #2
 8003106:	d901      	bls.n	800310c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003108:	2303      	movs	r3, #3
 800310a:	e036      	b.n	800317a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800310c:	4b1e      	ldr	r3, [pc, #120]	; (8003188 <HAL_RCC_OscConfig+0x4d8>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003114:	2b00      	cmp	r3, #0
 8003116:	d1f0      	bne.n	80030fa <HAL_RCC_OscConfig+0x44a>
 8003118:	e02e      	b.n	8003178 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	699b      	ldr	r3, [r3, #24]
 800311e:	2b01      	cmp	r3, #1
 8003120:	d101      	bne.n	8003126 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003122:	2301      	movs	r3, #1
 8003124:	e029      	b.n	800317a <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003126:	4b18      	ldr	r3, [pc, #96]	; (8003188 <HAL_RCC_OscConfig+0x4d8>)
 8003128:	685b      	ldr	r3, [r3, #4]
 800312a:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	69db      	ldr	r3, [r3, #28]
 8003136:	429a      	cmp	r2, r3
 8003138:	d11c      	bne.n	8003174 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003144:	429a      	cmp	r2, r3
 8003146:	d115      	bne.n	8003174 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003148:	68fa      	ldr	r2, [r7, #12]
 800314a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800314e:	4013      	ands	r3, r2
 8003150:	687a      	ldr	r2, [r7, #4]
 8003152:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003154:	4293      	cmp	r3, r2
 8003156:	d10d      	bne.n	8003174 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003162:	429a      	cmp	r2, r3
 8003164:	d106      	bne.n	8003174 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003170:	429a      	cmp	r2, r3
 8003172:	d001      	beq.n	8003178 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8003174:	2301      	movs	r3, #1
 8003176:	e000      	b.n	800317a <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8003178:	2300      	movs	r3, #0
}
 800317a:	4618      	mov	r0, r3
 800317c:	3718      	adds	r7, #24
 800317e:	46bd      	mov	sp, r7
 8003180:	bd80      	pop	{r7, pc}
 8003182:	bf00      	nop
 8003184:	40007000 	.word	0x40007000
 8003188:	40023800 	.word	0x40023800
 800318c:	42470060 	.word	0x42470060

08003190 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b084      	sub	sp, #16
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
 8003198:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d101      	bne.n	80031a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80031a0:	2301      	movs	r3, #1
 80031a2:	e0cc      	b.n	800333e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80031a4:	4b68      	ldr	r3, [pc, #416]	; (8003348 <HAL_RCC_ClockConfig+0x1b8>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f003 030f 	and.w	r3, r3, #15
 80031ac:	683a      	ldr	r2, [r7, #0]
 80031ae:	429a      	cmp	r2, r3
 80031b0:	d90c      	bls.n	80031cc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031b2:	4b65      	ldr	r3, [pc, #404]	; (8003348 <HAL_RCC_ClockConfig+0x1b8>)
 80031b4:	683a      	ldr	r2, [r7, #0]
 80031b6:	b2d2      	uxtb	r2, r2
 80031b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80031ba:	4b63      	ldr	r3, [pc, #396]	; (8003348 <HAL_RCC_ClockConfig+0x1b8>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f003 030f 	and.w	r3, r3, #15
 80031c2:	683a      	ldr	r2, [r7, #0]
 80031c4:	429a      	cmp	r2, r3
 80031c6:	d001      	beq.n	80031cc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80031c8:	2301      	movs	r3, #1
 80031ca:	e0b8      	b.n	800333e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f003 0302 	and.w	r3, r3, #2
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d020      	beq.n	800321a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f003 0304 	and.w	r3, r3, #4
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d005      	beq.n	80031f0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80031e4:	4b59      	ldr	r3, [pc, #356]	; (800334c <HAL_RCC_ClockConfig+0x1bc>)
 80031e6:	689b      	ldr	r3, [r3, #8]
 80031e8:	4a58      	ldr	r2, [pc, #352]	; (800334c <HAL_RCC_ClockConfig+0x1bc>)
 80031ea:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80031ee:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f003 0308 	and.w	r3, r3, #8
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d005      	beq.n	8003208 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80031fc:	4b53      	ldr	r3, [pc, #332]	; (800334c <HAL_RCC_ClockConfig+0x1bc>)
 80031fe:	689b      	ldr	r3, [r3, #8]
 8003200:	4a52      	ldr	r2, [pc, #328]	; (800334c <HAL_RCC_ClockConfig+0x1bc>)
 8003202:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003206:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003208:	4b50      	ldr	r3, [pc, #320]	; (800334c <HAL_RCC_ClockConfig+0x1bc>)
 800320a:	689b      	ldr	r3, [r3, #8]
 800320c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	689b      	ldr	r3, [r3, #8]
 8003214:	494d      	ldr	r1, [pc, #308]	; (800334c <HAL_RCC_ClockConfig+0x1bc>)
 8003216:	4313      	orrs	r3, r2
 8003218:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f003 0301 	and.w	r3, r3, #1
 8003222:	2b00      	cmp	r3, #0
 8003224:	d044      	beq.n	80032b0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	685b      	ldr	r3, [r3, #4]
 800322a:	2b01      	cmp	r3, #1
 800322c:	d107      	bne.n	800323e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800322e:	4b47      	ldr	r3, [pc, #284]	; (800334c <HAL_RCC_ClockConfig+0x1bc>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003236:	2b00      	cmp	r3, #0
 8003238:	d119      	bne.n	800326e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800323a:	2301      	movs	r3, #1
 800323c:	e07f      	b.n	800333e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	685b      	ldr	r3, [r3, #4]
 8003242:	2b02      	cmp	r3, #2
 8003244:	d003      	beq.n	800324e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800324a:	2b03      	cmp	r3, #3
 800324c:	d107      	bne.n	800325e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800324e:	4b3f      	ldr	r3, [pc, #252]	; (800334c <HAL_RCC_ClockConfig+0x1bc>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003256:	2b00      	cmp	r3, #0
 8003258:	d109      	bne.n	800326e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800325a:	2301      	movs	r3, #1
 800325c:	e06f      	b.n	800333e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800325e:	4b3b      	ldr	r3, [pc, #236]	; (800334c <HAL_RCC_ClockConfig+0x1bc>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f003 0302 	and.w	r3, r3, #2
 8003266:	2b00      	cmp	r3, #0
 8003268:	d101      	bne.n	800326e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800326a:	2301      	movs	r3, #1
 800326c:	e067      	b.n	800333e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800326e:	4b37      	ldr	r3, [pc, #220]	; (800334c <HAL_RCC_ClockConfig+0x1bc>)
 8003270:	689b      	ldr	r3, [r3, #8]
 8003272:	f023 0203 	bic.w	r2, r3, #3
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	685b      	ldr	r3, [r3, #4]
 800327a:	4934      	ldr	r1, [pc, #208]	; (800334c <HAL_RCC_ClockConfig+0x1bc>)
 800327c:	4313      	orrs	r3, r2
 800327e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003280:	f7fe fe7a 	bl	8001f78 <HAL_GetTick>
 8003284:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003286:	e00a      	b.n	800329e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003288:	f7fe fe76 	bl	8001f78 <HAL_GetTick>
 800328c:	4602      	mov	r2, r0
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	1ad3      	subs	r3, r2, r3
 8003292:	f241 3288 	movw	r2, #5000	; 0x1388
 8003296:	4293      	cmp	r3, r2
 8003298:	d901      	bls.n	800329e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800329a:	2303      	movs	r3, #3
 800329c:	e04f      	b.n	800333e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800329e:	4b2b      	ldr	r3, [pc, #172]	; (800334c <HAL_RCC_ClockConfig+0x1bc>)
 80032a0:	689b      	ldr	r3, [r3, #8]
 80032a2:	f003 020c 	and.w	r2, r3, #12
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	685b      	ldr	r3, [r3, #4]
 80032aa:	009b      	lsls	r3, r3, #2
 80032ac:	429a      	cmp	r2, r3
 80032ae:	d1eb      	bne.n	8003288 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80032b0:	4b25      	ldr	r3, [pc, #148]	; (8003348 <HAL_RCC_ClockConfig+0x1b8>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f003 030f 	and.w	r3, r3, #15
 80032b8:	683a      	ldr	r2, [r7, #0]
 80032ba:	429a      	cmp	r2, r3
 80032bc:	d20c      	bcs.n	80032d8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032be:	4b22      	ldr	r3, [pc, #136]	; (8003348 <HAL_RCC_ClockConfig+0x1b8>)
 80032c0:	683a      	ldr	r2, [r7, #0]
 80032c2:	b2d2      	uxtb	r2, r2
 80032c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032c6:	4b20      	ldr	r3, [pc, #128]	; (8003348 <HAL_RCC_ClockConfig+0x1b8>)
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f003 030f 	and.w	r3, r3, #15
 80032ce:	683a      	ldr	r2, [r7, #0]
 80032d0:	429a      	cmp	r2, r3
 80032d2:	d001      	beq.n	80032d8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80032d4:	2301      	movs	r3, #1
 80032d6:	e032      	b.n	800333e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f003 0304 	and.w	r3, r3, #4
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d008      	beq.n	80032f6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80032e4:	4b19      	ldr	r3, [pc, #100]	; (800334c <HAL_RCC_ClockConfig+0x1bc>)
 80032e6:	689b      	ldr	r3, [r3, #8]
 80032e8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	68db      	ldr	r3, [r3, #12]
 80032f0:	4916      	ldr	r1, [pc, #88]	; (800334c <HAL_RCC_ClockConfig+0x1bc>)
 80032f2:	4313      	orrs	r3, r2
 80032f4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f003 0308 	and.w	r3, r3, #8
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d009      	beq.n	8003316 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003302:	4b12      	ldr	r3, [pc, #72]	; (800334c <HAL_RCC_ClockConfig+0x1bc>)
 8003304:	689b      	ldr	r3, [r3, #8]
 8003306:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	691b      	ldr	r3, [r3, #16]
 800330e:	00db      	lsls	r3, r3, #3
 8003310:	490e      	ldr	r1, [pc, #56]	; (800334c <HAL_RCC_ClockConfig+0x1bc>)
 8003312:	4313      	orrs	r3, r2
 8003314:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003316:	f000 f821 	bl	800335c <HAL_RCC_GetSysClockFreq>
 800331a:	4601      	mov	r1, r0
 800331c:	4b0b      	ldr	r3, [pc, #44]	; (800334c <HAL_RCC_ClockConfig+0x1bc>)
 800331e:	689b      	ldr	r3, [r3, #8]
 8003320:	091b      	lsrs	r3, r3, #4
 8003322:	f003 030f 	and.w	r3, r3, #15
 8003326:	4a0a      	ldr	r2, [pc, #40]	; (8003350 <HAL_RCC_ClockConfig+0x1c0>)
 8003328:	5cd3      	ldrb	r3, [r2, r3]
 800332a:	fa21 f303 	lsr.w	r3, r1, r3
 800332e:	4a09      	ldr	r2, [pc, #36]	; (8003354 <HAL_RCC_ClockConfig+0x1c4>)
 8003330:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003332:	4b09      	ldr	r3, [pc, #36]	; (8003358 <HAL_RCC_ClockConfig+0x1c8>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	4618      	mov	r0, r3
 8003338:	f7fe fdda 	bl	8001ef0 <HAL_InitTick>

  return HAL_OK;
 800333c:	2300      	movs	r3, #0
}
 800333e:	4618      	mov	r0, r3
 8003340:	3710      	adds	r7, #16
 8003342:	46bd      	mov	sp, r7
 8003344:	bd80      	pop	{r7, pc}
 8003346:	bf00      	nop
 8003348:	40023c00 	.word	0x40023c00
 800334c:	40023800 	.word	0x40023800
 8003350:	08006770 	.word	0x08006770
 8003354:	20000000 	.word	0x20000000
 8003358:	20000004 	.word	0x20000004

0800335c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800335c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800335e:	b085      	sub	sp, #20
 8003360:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003362:	2300      	movs	r3, #0
 8003364:	607b      	str	r3, [r7, #4]
 8003366:	2300      	movs	r3, #0
 8003368:	60fb      	str	r3, [r7, #12]
 800336a:	2300      	movs	r3, #0
 800336c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800336e:	2300      	movs	r3, #0
 8003370:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003372:	4b63      	ldr	r3, [pc, #396]	; (8003500 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003374:	689b      	ldr	r3, [r3, #8]
 8003376:	f003 030c 	and.w	r3, r3, #12
 800337a:	2b04      	cmp	r3, #4
 800337c:	d007      	beq.n	800338e <HAL_RCC_GetSysClockFreq+0x32>
 800337e:	2b08      	cmp	r3, #8
 8003380:	d008      	beq.n	8003394 <HAL_RCC_GetSysClockFreq+0x38>
 8003382:	2b00      	cmp	r3, #0
 8003384:	f040 80b4 	bne.w	80034f0 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003388:	4b5e      	ldr	r3, [pc, #376]	; (8003504 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800338a:	60bb      	str	r3, [r7, #8]
       break;
 800338c:	e0b3      	b.n	80034f6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800338e:	4b5e      	ldr	r3, [pc, #376]	; (8003508 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8003390:	60bb      	str	r3, [r7, #8]
      break;
 8003392:	e0b0      	b.n	80034f6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003394:	4b5a      	ldr	r3, [pc, #360]	; (8003500 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003396:	685b      	ldr	r3, [r3, #4]
 8003398:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800339c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800339e:	4b58      	ldr	r3, [pc, #352]	; (8003500 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80033a0:	685b      	ldr	r3, [r3, #4]
 80033a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d04a      	beq.n	8003440 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033aa:	4b55      	ldr	r3, [pc, #340]	; (8003500 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80033ac:	685b      	ldr	r3, [r3, #4]
 80033ae:	099b      	lsrs	r3, r3, #6
 80033b0:	f04f 0400 	mov.w	r4, #0
 80033b4:	f240 11ff 	movw	r1, #511	; 0x1ff
 80033b8:	f04f 0200 	mov.w	r2, #0
 80033bc:	ea03 0501 	and.w	r5, r3, r1
 80033c0:	ea04 0602 	and.w	r6, r4, r2
 80033c4:	4629      	mov	r1, r5
 80033c6:	4632      	mov	r2, r6
 80033c8:	f04f 0300 	mov.w	r3, #0
 80033cc:	f04f 0400 	mov.w	r4, #0
 80033d0:	0154      	lsls	r4, r2, #5
 80033d2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80033d6:	014b      	lsls	r3, r1, #5
 80033d8:	4619      	mov	r1, r3
 80033da:	4622      	mov	r2, r4
 80033dc:	1b49      	subs	r1, r1, r5
 80033de:	eb62 0206 	sbc.w	r2, r2, r6
 80033e2:	f04f 0300 	mov.w	r3, #0
 80033e6:	f04f 0400 	mov.w	r4, #0
 80033ea:	0194      	lsls	r4, r2, #6
 80033ec:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80033f0:	018b      	lsls	r3, r1, #6
 80033f2:	1a5b      	subs	r3, r3, r1
 80033f4:	eb64 0402 	sbc.w	r4, r4, r2
 80033f8:	f04f 0100 	mov.w	r1, #0
 80033fc:	f04f 0200 	mov.w	r2, #0
 8003400:	00e2      	lsls	r2, r4, #3
 8003402:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003406:	00d9      	lsls	r1, r3, #3
 8003408:	460b      	mov	r3, r1
 800340a:	4614      	mov	r4, r2
 800340c:	195b      	adds	r3, r3, r5
 800340e:	eb44 0406 	adc.w	r4, r4, r6
 8003412:	f04f 0100 	mov.w	r1, #0
 8003416:	f04f 0200 	mov.w	r2, #0
 800341a:	0262      	lsls	r2, r4, #9
 800341c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8003420:	0259      	lsls	r1, r3, #9
 8003422:	460b      	mov	r3, r1
 8003424:	4614      	mov	r4, r2
 8003426:	4618      	mov	r0, r3
 8003428:	4621      	mov	r1, r4
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	f04f 0400 	mov.w	r4, #0
 8003430:	461a      	mov	r2, r3
 8003432:	4623      	mov	r3, r4
 8003434:	f7fd fbb0 	bl	8000b98 <__aeabi_uldivmod>
 8003438:	4603      	mov	r3, r0
 800343a:	460c      	mov	r4, r1
 800343c:	60fb      	str	r3, [r7, #12]
 800343e:	e049      	b.n	80034d4 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003440:	4b2f      	ldr	r3, [pc, #188]	; (8003500 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	099b      	lsrs	r3, r3, #6
 8003446:	f04f 0400 	mov.w	r4, #0
 800344a:	f240 11ff 	movw	r1, #511	; 0x1ff
 800344e:	f04f 0200 	mov.w	r2, #0
 8003452:	ea03 0501 	and.w	r5, r3, r1
 8003456:	ea04 0602 	and.w	r6, r4, r2
 800345a:	4629      	mov	r1, r5
 800345c:	4632      	mov	r2, r6
 800345e:	f04f 0300 	mov.w	r3, #0
 8003462:	f04f 0400 	mov.w	r4, #0
 8003466:	0154      	lsls	r4, r2, #5
 8003468:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800346c:	014b      	lsls	r3, r1, #5
 800346e:	4619      	mov	r1, r3
 8003470:	4622      	mov	r2, r4
 8003472:	1b49      	subs	r1, r1, r5
 8003474:	eb62 0206 	sbc.w	r2, r2, r6
 8003478:	f04f 0300 	mov.w	r3, #0
 800347c:	f04f 0400 	mov.w	r4, #0
 8003480:	0194      	lsls	r4, r2, #6
 8003482:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003486:	018b      	lsls	r3, r1, #6
 8003488:	1a5b      	subs	r3, r3, r1
 800348a:	eb64 0402 	sbc.w	r4, r4, r2
 800348e:	f04f 0100 	mov.w	r1, #0
 8003492:	f04f 0200 	mov.w	r2, #0
 8003496:	00e2      	lsls	r2, r4, #3
 8003498:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800349c:	00d9      	lsls	r1, r3, #3
 800349e:	460b      	mov	r3, r1
 80034a0:	4614      	mov	r4, r2
 80034a2:	195b      	adds	r3, r3, r5
 80034a4:	eb44 0406 	adc.w	r4, r4, r6
 80034a8:	f04f 0100 	mov.w	r1, #0
 80034ac:	f04f 0200 	mov.w	r2, #0
 80034b0:	02a2      	lsls	r2, r4, #10
 80034b2:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80034b6:	0299      	lsls	r1, r3, #10
 80034b8:	460b      	mov	r3, r1
 80034ba:	4614      	mov	r4, r2
 80034bc:	4618      	mov	r0, r3
 80034be:	4621      	mov	r1, r4
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	f04f 0400 	mov.w	r4, #0
 80034c6:	461a      	mov	r2, r3
 80034c8:	4623      	mov	r3, r4
 80034ca:	f7fd fb65 	bl	8000b98 <__aeabi_uldivmod>
 80034ce:	4603      	mov	r3, r0
 80034d0:	460c      	mov	r4, r1
 80034d2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80034d4:	4b0a      	ldr	r3, [pc, #40]	; (8003500 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	0c1b      	lsrs	r3, r3, #16
 80034da:	f003 0303 	and.w	r3, r3, #3
 80034de:	3301      	adds	r3, #1
 80034e0:	005b      	lsls	r3, r3, #1
 80034e2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80034e4:	68fa      	ldr	r2, [r7, #12]
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80034ec:	60bb      	str	r3, [r7, #8]
      break;
 80034ee:	e002      	b.n	80034f6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80034f0:	4b04      	ldr	r3, [pc, #16]	; (8003504 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80034f2:	60bb      	str	r3, [r7, #8]
      break;
 80034f4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80034f6:	68bb      	ldr	r3, [r7, #8]
}
 80034f8:	4618      	mov	r0, r3
 80034fa:	3714      	adds	r7, #20
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003500:	40023800 	.word	0x40023800
 8003504:	00f42400 	.word	0x00f42400
 8003508:	007a1200 	.word	0x007a1200

0800350c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800350c:	b480      	push	{r7}
 800350e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003510:	4b03      	ldr	r3, [pc, #12]	; (8003520 <HAL_RCC_GetHCLKFreq+0x14>)
 8003512:	681b      	ldr	r3, [r3, #0]
}
 8003514:	4618      	mov	r0, r3
 8003516:	46bd      	mov	sp, r7
 8003518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351c:	4770      	bx	lr
 800351e:	bf00      	nop
 8003520:	20000000 	.word	0x20000000

08003524 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003528:	f7ff fff0 	bl	800350c <HAL_RCC_GetHCLKFreq>
 800352c:	4601      	mov	r1, r0
 800352e:	4b05      	ldr	r3, [pc, #20]	; (8003544 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003530:	689b      	ldr	r3, [r3, #8]
 8003532:	0a9b      	lsrs	r3, r3, #10
 8003534:	f003 0307 	and.w	r3, r3, #7
 8003538:	4a03      	ldr	r2, [pc, #12]	; (8003548 <HAL_RCC_GetPCLK1Freq+0x24>)
 800353a:	5cd3      	ldrb	r3, [r2, r3]
 800353c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003540:	4618      	mov	r0, r3
 8003542:	bd80      	pop	{r7, pc}
 8003544:	40023800 	.word	0x40023800
 8003548:	08006780 	.word	0x08006780

0800354c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003550:	f7ff ffdc 	bl	800350c <HAL_RCC_GetHCLKFreq>
 8003554:	4601      	mov	r1, r0
 8003556:	4b05      	ldr	r3, [pc, #20]	; (800356c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003558:	689b      	ldr	r3, [r3, #8]
 800355a:	0b5b      	lsrs	r3, r3, #13
 800355c:	f003 0307 	and.w	r3, r3, #7
 8003560:	4a03      	ldr	r2, [pc, #12]	; (8003570 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003562:	5cd3      	ldrb	r3, [r2, r3]
 8003564:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003568:	4618      	mov	r0, r3
 800356a:	bd80      	pop	{r7, pc}
 800356c:	40023800 	.word	0x40023800
 8003570:	08006780 	.word	0x08006780

08003574 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b082      	sub	sp, #8
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d101      	bne.n	8003586 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003582:	2301      	movs	r3, #1
 8003584:	e01d      	b.n	80035c2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800358c:	b2db      	uxtb	r3, r3
 800358e:	2b00      	cmp	r3, #0
 8003590:	d106      	bne.n	80035a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	2200      	movs	r2, #0
 8003596:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800359a:	6878      	ldr	r0, [r7, #4]
 800359c:	f7fe fb60 	bl	8001c60 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2202      	movs	r2, #2
 80035a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681a      	ldr	r2, [r3, #0]
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	3304      	adds	r3, #4
 80035b0:	4619      	mov	r1, r3
 80035b2:	4610      	mov	r0, r2
 80035b4:	f000 fbfe 	bl	8003db4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2201      	movs	r2, #1
 80035bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80035c0:	2300      	movs	r3, #0
}
 80035c2:	4618      	mov	r0, r3
 80035c4:	3708      	adds	r7, #8
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bd80      	pop	{r7, pc}

080035ca <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80035ca:	b580      	push	{r7, lr}
 80035cc:	b082      	sub	sp, #8
 80035ce:	af00      	add	r7, sp, #0
 80035d0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d101      	bne.n	80035dc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80035d8:	2301      	movs	r3, #1
 80035da:	e01d      	b.n	8003618 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035e2:	b2db      	uxtb	r3, r3
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d106      	bne.n	80035f6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2200      	movs	r2, #0
 80035ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80035f0:	6878      	ldr	r0, [r7, #4]
 80035f2:	f000 f815 	bl	8003620 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	2202      	movs	r2, #2
 80035fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681a      	ldr	r2, [r3, #0]
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	3304      	adds	r3, #4
 8003606:	4619      	mov	r1, r3
 8003608:	4610      	mov	r0, r2
 800360a:	f000 fbd3 	bl	8003db4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2201      	movs	r2, #1
 8003612:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003616:	2300      	movs	r3, #0
}
 8003618:	4618      	mov	r0, r3
 800361a:	3708      	adds	r7, #8
 800361c:	46bd      	mov	sp, r7
 800361e:	bd80      	pop	{r7, pc}

08003620 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003620:	b480      	push	{r7}
 8003622:	b083      	sub	sp, #12
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003628:	bf00      	nop
 800362a:	370c      	adds	r7, #12
 800362c:	46bd      	mov	sp, r7
 800362e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003632:	4770      	bx	lr

08003634 <HAL_TIM_PWM_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	b086      	sub	sp, #24
 8003638:	af00      	add	r7, sp, #0
 800363a:	60f8      	str	r0, [r7, #12]
 800363c:	60b9      	str	r1, [r7, #8]
 800363e:	607a      	str	r2, [r7, #4]
 8003640:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  if (htim->State == HAL_TIM_STATE_BUSY)
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003648:	b2db      	uxtb	r3, r3
 800364a:	2b02      	cmp	r3, #2
 800364c:	d101      	bne.n	8003652 <HAL_TIM_PWM_Start_DMA+0x1e>
  {
    return HAL_BUSY;
 800364e:	2302      	movs	r3, #2
 8003650:	e0e9      	b.n	8003826 <HAL_TIM_PWM_Start_DMA+0x1f2>
  }
  else if (htim->State == HAL_TIM_STATE_READY)
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003658:	b2db      	uxtb	r3, r3
 800365a:	2b01      	cmp	r3, #1
 800365c:	d10b      	bne.n	8003676 <HAL_TIM_PWM_Start_DMA+0x42>
  {
    if ((pData == NULL) && (Length > 0U))
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	2b00      	cmp	r3, #0
 8003662:	d104      	bne.n	800366e <HAL_TIM_PWM_Start_DMA+0x3a>
 8003664:	887b      	ldrh	r3, [r7, #2]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d001      	beq.n	800366e <HAL_TIM_PWM_Start_DMA+0x3a>
    {
      return HAL_ERROR;
 800366a:	2301      	movs	r3, #1
 800366c:	e0db      	b.n	8003826 <HAL_TIM_PWM_Start_DMA+0x1f2>
    }
    else
    {
      htim->State = HAL_TIM_STATE_BUSY;
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	2202      	movs	r2, #2
 8003672:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  else
  {
    /* nothing to do */
  }

  switch (Channel)
 8003676:	68bb      	ldr	r3, [r7, #8]
 8003678:	2b0c      	cmp	r3, #12
 800367a:	f200 80ad 	bhi.w	80037d8 <HAL_TIM_PWM_Start_DMA+0x1a4>
 800367e:	a201      	add	r2, pc, #4	; (adr r2, 8003684 <HAL_TIM_PWM_Start_DMA+0x50>)
 8003680:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003684:	080036b9 	.word	0x080036b9
 8003688:	080037d9 	.word	0x080037d9
 800368c:	080037d9 	.word	0x080037d9
 8003690:	080037d9 	.word	0x080037d9
 8003694:	08003701 	.word	0x08003701
 8003698:	080037d9 	.word	0x080037d9
 800369c:	080037d9 	.word	0x080037d9
 80036a0:	080037d9 	.word	0x080037d9
 80036a4:	08003749 	.word	0x08003749
 80036a8:	080037d9 	.word	0x080037d9
 80036ac:	080037d9 	.word	0x080037d9
 80036b0:	080037d9 	.word	0x080037d9
 80036b4:	08003791 	.word	0x08003791
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036bc:	4a5c      	ldr	r2, [pc, #368]	; (8003830 <HAL_TIM_PWM_Start_DMA+0x1fc>)
 80036be:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036c4:	4a5b      	ldr	r2, [pc, #364]	; (8003834 <HAL_TIM_PWM_Start_DMA+0x200>)
 80036c6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036cc:	4a5a      	ldr	r2, [pc, #360]	; (8003838 <HAL_TIM_PWM_Start_DMA+0x204>)
 80036ce:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length) != HAL_OK)
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80036d4:	6879      	ldr	r1, [r7, #4]
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	3334      	adds	r3, #52	; 0x34
 80036dc:	461a      	mov	r2, r3
 80036de:	887b      	ldrh	r3, [r7, #2]
 80036e0:	f7fe fe38 	bl	8002354 <HAL_DMA_Start_IT>
 80036e4:	4603      	mov	r3, r0
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d001      	beq.n	80036ee <HAL_TIM_PWM_Start_DMA+0xba>
      {
        return HAL_ERROR;
 80036ea:	2301      	movs	r3, #1
 80036ec:	e09b      	b.n	8003826 <HAL_TIM_PWM_Start_DMA+0x1f2>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	68da      	ldr	r2, [r3, #12]
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80036fc:	60da      	str	r2, [r3, #12]
      break;
 80036fe:	e06c      	b.n	80037da <HAL_TIM_PWM_Start_DMA+0x1a6>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003704:	4a4a      	ldr	r2, [pc, #296]	; (8003830 <HAL_TIM_PWM_Start_DMA+0x1fc>)
 8003706:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800370c:	4a49      	ldr	r2, [pc, #292]	; (8003834 <HAL_TIM_PWM_Start_DMA+0x200>)
 800370e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003714:	4a48      	ldr	r2, [pc, #288]	; (8003838 <HAL_TIM_PWM_Start_DMA+0x204>)
 8003716:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length) != HAL_OK)
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800371c:	6879      	ldr	r1, [r7, #4]
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	3338      	adds	r3, #56	; 0x38
 8003724:	461a      	mov	r2, r3
 8003726:	887b      	ldrh	r3, [r7, #2]
 8003728:	f7fe fe14 	bl	8002354 <HAL_DMA_Start_IT>
 800372c:	4603      	mov	r3, r0
 800372e:	2b00      	cmp	r3, #0
 8003730:	d001      	beq.n	8003736 <HAL_TIM_PWM_Start_DMA+0x102>
      {
        return HAL_ERROR;
 8003732:	2301      	movs	r3, #1
 8003734:	e077      	b.n	8003826 <HAL_TIM_PWM_Start_DMA+0x1f2>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	68da      	ldr	r2, [r3, #12]
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003744:	60da      	str	r2, [r3, #12]
      break;
 8003746:	e048      	b.n	80037da <HAL_TIM_PWM_Start_DMA+0x1a6>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800374c:	4a38      	ldr	r2, [pc, #224]	; (8003830 <HAL_TIM_PWM_Start_DMA+0x1fc>)
 800374e:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003754:	4a37      	ldr	r2, [pc, #220]	; (8003834 <HAL_TIM_PWM_Start_DMA+0x200>)
 8003756:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800375c:	4a36      	ldr	r2, [pc, #216]	; (8003838 <HAL_TIM_PWM_Start_DMA+0x204>)
 800375e:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3, Length) != HAL_OK)
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8003764:	6879      	ldr	r1, [r7, #4]
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	333c      	adds	r3, #60	; 0x3c
 800376c:	461a      	mov	r2, r3
 800376e:	887b      	ldrh	r3, [r7, #2]
 8003770:	f7fe fdf0 	bl	8002354 <HAL_DMA_Start_IT>
 8003774:	4603      	mov	r3, r0
 8003776:	2b00      	cmp	r3, #0
 8003778:	d001      	beq.n	800377e <HAL_TIM_PWM_Start_DMA+0x14a>
      {
        return HAL_ERROR;
 800377a:	2301      	movs	r3, #1
 800377c:	e053      	b.n	8003826 <HAL_TIM_PWM_Start_DMA+0x1f2>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	68da      	ldr	r2, [r3, #12]
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800378c:	60da      	str	r2, [r3, #12]
      break;
 800378e:	e024      	b.n	80037da <HAL_TIM_PWM_Start_DMA+0x1a6>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003794:	4a26      	ldr	r2, [pc, #152]	; (8003830 <HAL_TIM_PWM_Start_DMA+0x1fc>)
 8003796:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800379c:	4a25      	ldr	r2, [pc, #148]	; (8003834 <HAL_TIM_PWM_Start_DMA+0x200>)
 800379e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037a4:	4a24      	ldr	r2, [pc, #144]	; (8003838 <HAL_TIM_PWM_Start_DMA+0x204>)
 80037a6:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4, Length) != HAL_OK)
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80037ac:	6879      	ldr	r1, [r7, #4]
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	3340      	adds	r3, #64	; 0x40
 80037b4:	461a      	mov	r2, r3
 80037b6:	887b      	ldrh	r3, [r7, #2]
 80037b8:	f7fe fdcc 	bl	8002354 <HAL_DMA_Start_IT>
 80037bc:	4603      	mov	r3, r0
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d001      	beq.n	80037c6 <HAL_TIM_PWM_Start_DMA+0x192>
      {
        return HAL_ERROR;
 80037c2:	2301      	movs	r3, #1
 80037c4:	e02f      	b.n	8003826 <HAL_TIM_PWM_Start_DMA+0x1f2>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	68da      	ldr	r2, [r3, #12]
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80037d4:	60da      	str	r2, [r3, #12]
      break;
 80037d6:	e000      	b.n	80037da <HAL_TIM_PWM_Start_DMA+0x1a6>
    }

    default:
      break;
 80037d8:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	2201      	movs	r2, #1
 80037e0:	68b9      	ldr	r1, [r7, #8]
 80037e2:	4618      	mov	r0, r3
 80037e4:	f000 fd8c 	bl	8004300 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	4a13      	ldr	r2, [pc, #76]	; (800383c <HAL_TIM_PWM_Start_DMA+0x208>)
 80037ee:	4293      	cmp	r3, r2
 80037f0:	d107      	bne.n	8003802 <HAL_TIM_PWM_Start_DMA+0x1ce>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003800:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	689b      	ldr	r3, [r3, #8]
 8003808:	f003 0307 	and.w	r3, r3, #7
 800380c:	617b      	str	r3, [r7, #20]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800380e:	697b      	ldr	r3, [r7, #20]
 8003810:	2b06      	cmp	r3, #6
 8003812:	d007      	beq.n	8003824 <HAL_TIM_PWM_Start_DMA+0x1f0>
  {
    __HAL_TIM_ENABLE(htim);
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	681a      	ldr	r2, [r3, #0]
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f042 0201 	orr.w	r2, r2, #1
 8003822:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003824:	2300      	movs	r3, #0
}
 8003826:	4618      	mov	r0, r3
 8003828:	3718      	adds	r7, #24
 800382a:	46bd      	mov	sp, r7
 800382c:	bd80      	pop	{r7, pc}
 800382e:	bf00      	nop
 8003830:	08003cd3 	.word	0x08003cd3
 8003834:	08003d43 	.word	0x08003d43
 8003838:	08003caf 	.word	0x08003caf
 800383c:	40010000 	.word	0x40010000

08003840 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b082      	sub	sp, #8
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
 8003848:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	2b0c      	cmp	r3, #12
 800384e:	d855      	bhi.n	80038fc <HAL_TIM_PWM_Stop_DMA+0xbc>
 8003850:	a201      	add	r2, pc, #4	; (adr r2, 8003858 <HAL_TIM_PWM_Stop_DMA+0x18>)
 8003852:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003856:	bf00      	nop
 8003858:	0800388d 	.word	0x0800388d
 800385c:	080038fd 	.word	0x080038fd
 8003860:	080038fd 	.word	0x080038fd
 8003864:	080038fd 	.word	0x080038fd
 8003868:	080038a9 	.word	0x080038a9
 800386c:	080038fd 	.word	0x080038fd
 8003870:	080038fd 	.word	0x080038fd
 8003874:	080038fd 	.word	0x080038fd
 8003878:	080038c5 	.word	0x080038c5
 800387c:	080038fd 	.word	0x080038fd
 8003880:	080038fd 	.word	0x080038fd
 8003884:	080038fd 	.word	0x080038fd
 8003888:	080038e1 	.word	0x080038e1
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	68da      	ldr	r2, [r3, #12]
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800389a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038a0:	4618      	mov	r0, r3
 80038a2:	f7fe fdaf 	bl	8002404 <HAL_DMA_Abort_IT>
      break;
 80038a6:	e02a      	b.n	80038fe <HAL_TIM_PWM_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	68da      	ldr	r2, [r3, #12]
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80038b6:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038bc:	4618      	mov	r0, r3
 80038be:	f7fe fda1 	bl	8002404 <HAL_DMA_Abort_IT>
      break;
 80038c2:	e01c      	b.n	80038fe <HAL_TIM_PWM_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	68da      	ldr	r2, [r3, #12]
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80038d2:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038d8:	4618      	mov	r0, r3
 80038da:	f7fe fd93 	bl	8002404 <HAL_DMA_Abort_IT>
      break;
 80038de:	e00e      	b.n	80038fe <HAL_TIM_PWM_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	68da      	ldr	r2, [r3, #12]
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80038ee:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038f4:	4618      	mov	r0, r3
 80038f6:	f7fe fd85 	bl	8002404 <HAL_DMA_Abort_IT>
      break;
 80038fa:	e000      	b.n	80038fe <HAL_TIM_PWM_Stop_DMA+0xbe>
    }

    default:
      break;
 80038fc:	bf00      	nop
  }

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	2200      	movs	r2, #0
 8003904:	6839      	ldr	r1, [r7, #0]
 8003906:	4618      	mov	r0, r3
 8003908:	f000 fcfa 	bl	8004300 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4a1d      	ldr	r2, [pc, #116]	; (8003988 <HAL_TIM_PWM_Stop_DMA+0x148>)
 8003912:	4293      	cmp	r3, r2
 8003914:	d117      	bne.n	8003946 <HAL_TIM_PWM_Stop_DMA+0x106>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	6a1a      	ldr	r2, [r3, #32]
 800391c:	f241 1311 	movw	r3, #4369	; 0x1111
 8003920:	4013      	ands	r3, r2
 8003922:	2b00      	cmp	r3, #0
 8003924:	d10f      	bne.n	8003946 <HAL_TIM_PWM_Stop_DMA+0x106>
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	6a1a      	ldr	r2, [r3, #32]
 800392c:	f240 4344 	movw	r3, #1092	; 0x444
 8003930:	4013      	ands	r3, r2
 8003932:	2b00      	cmp	r3, #0
 8003934:	d107      	bne.n	8003946 <HAL_TIM_PWM_Stop_DMA+0x106>
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003944:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	6a1a      	ldr	r2, [r3, #32]
 800394c:	f241 1311 	movw	r3, #4369	; 0x1111
 8003950:	4013      	ands	r3, r2
 8003952:	2b00      	cmp	r3, #0
 8003954:	d10f      	bne.n	8003976 <HAL_TIM_PWM_Stop_DMA+0x136>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	6a1a      	ldr	r2, [r3, #32]
 800395c:	f240 4344 	movw	r3, #1092	; 0x444
 8003960:	4013      	ands	r3, r2
 8003962:	2b00      	cmp	r3, #0
 8003964:	d107      	bne.n	8003976 <HAL_TIM_PWM_Stop_DMA+0x136>
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	681a      	ldr	r2, [r3, #0]
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f022 0201 	bic.w	r2, r2, #1
 8003974:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2201      	movs	r2, #1
 800397a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800397e:	2300      	movs	r3, #0
}
 8003980:	4618      	mov	r0, r3
 8003982:	3708      	adds	r7, #8
 8003984:	46bd      	mov	sp, r7
 8003986:	bd80      	pop	{r7, pc}
 8003988:	40010000 	.word	0x40010000

0800398c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b084      	sub	sp, #16
 8003990:	af00      	add	r7, sp, #0
 8003992:	60f8      	str	r0, [r7, #12]
 8003994:	60b9      	str	r1, [r7, #8]
 8003996:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800399e:	2b01      	cmp	r3, #1
 80039a0:	d101      	bne.n	80039a6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80039a2:	2302      	movs	r3, #2
 80039a4:	e0b4      	b.n	8003b10 <HAL_TIM_PWM_ConfigChannel+0x184>
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	2201      	movs	r2, #1
 80039aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	2202      	movs	r2, #2
 80039b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2b0c      	cmp	r3, #12
 80039ba:	f200 809f 	bhi.w	8003afc <HAL_TIM_PWM_ConfigChannel+0x170>
 80039be:	a201      	add	r2, pc, #4	; (adr r2, 80039c4 <HAL_TIM_PWM_ConfigChannel+0x38>)
 80039c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039c4:	080039f9 	.word	0x080039f9
 80039c8:	08003afd 	.word	0x08003afd
 80039cc:	08003afd 	.word	0x08003afd
 80039d0:	08003afd 	.word	0x08003afd
 80039d4:	08003a39 	.word	0x08003a39
 80039d8:	08003afd 	.word	0x08003afd
 80039dc:	08003afd 	.word	0x08003afd
 80039e0:	08003afd 	.word	0x08003afd
 80039e4:	08003a7b 	.word	0x08003a7b
 80039e8:	08003afd 	.word	0x08003afd
 80039ec:	08003afd 	.word	0x08003afd
 80039f0:	08003afd 	.word	0x08003afd
 80039f4:	08003abb 	.word	0x08003abb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	68b9      	ldr	r1, [r7, #8]
 80039fe:	4618      	mov	r0, r3
 8003a00:	f000 fa58 	bl	8003eb4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	699a      	ldr	r2, [r3, #24]
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f042 0208 	orr.w	r2, r2, #8
 8003a12:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	699a      	ldr	r2, [r3, #24]
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f022 0204 	bic.w	r2, r2, #4
 8003a22:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	6999      	ldr	r1, [r3, #24]
 8003a2a:	68bb      	ldr	r3, [r7, #8]
 8003a2c:	691a      	ldr	r2, [r3, #16]
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	430a      	orrs	r2, r1
 8003a34:	619a      	str	r2, [r3, #24]
      break;
 8003a36:	e062      	b.n	8003afe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	68b9      	ldr	r1, [r7, #8]
 8003a3e:	4618      	mov	r0, r3
 8003a40:	f000 fa9e 	bl	8003f80 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	699a      	ldr	r2, [r3, #24]
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003a52:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	699a      	ldr	r2, [r3, #24]
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a62:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	6999      	ldr	r1, [r3, #24]
 8003a6a:	68bb      	ldr	r3, [r7, #8]
 8003a6c:	691b      	ldr	r3, [r3, #16]
 8003a6e:	021a      	lsls	r2, r3, #8
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	430a      	orrs	r2, r1
 8003a76:	619a      	str	r2, [r3, #24]
      break;
 8003a78:	e041      	b.n	8003afe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	68b9      	ldr	r1, [r7, #8]
 8003a80:	4618      	mov	r0, r3
 8003a82:	f000 fae9 	bl	8004058 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	69da      	ldr	r2, [r3, #28]
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f042 0208 	orr.w	r2, r2, #8
 8003a94:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	69da      	ldr	r2, [r3, #28]
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f022 0204 	bic.w	r2, r2, #4
 8003aa4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	69d9      	ldr	r1, [r3, #28]
 8003aac:	68bb      	ldr	r3, [r7, #8]
 8003aae:	691a      	ldr	r2, [r3, #16]
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	430a      	orrs	r2, r1
 8003ab6:	61da      	str	r2, [r3, #28]
      break;
 8003ab8:	e021      	b.n	8003afe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	68b9      	ldr	r1, [r7, #8]
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	f000 fb33 	bl	800412c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	69da      	ldr	r2, [r3, #28]
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003ad4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	69da      	ldr	r2, [r3, #28]
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ae4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	69d9      	ldr	r1, [r3, #28]
 8003aec:	68bb      	ldr	r3, [r7, #8]
 8003aee:	691b      	ldr	r3, [r3, #16]
 8003af0:	021a      	lsls	r2, r3, #8
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	430a      	orrs	r2, r1
 8003af8:	61da      	str	r2, [r3, #28]
      break;
 8003afa:	e000      	b.n	8003afe <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8003afc:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	2201      	movs	r2, #1
 8003b02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	2200      	movs	r2, #0
 8003b0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003b0e:	2300      	movs	r3, #0
}
 8003b10:	4618      	mov	r0, r3
 8003b12:	3710      	adds	r7, #16
 8003b14:	46bd      	mov	sp, r7
 8003b16:	bd80      	pop	{r7, pc}

08003b18 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b084      	sub	sp, #16
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
 8003b20:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b28:	2b01      	cmp	r3, #1
 8003b2a:	d101      	bne.n	8003b30 <HAL_TIM_ConfigClockSource+0x18>
 8003b2c:	2302      	movs	r3, #2
 8003b2e:	e0a6      	b.n	8003c7e <HAL_TIM_ConfigClockSource+0x166>
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2201      	movs	r2, #1
 8003b34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2202      	movs	r2, #2
 8003b3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	689b      	ldr	r3, [r3, #8]
 8003b46:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003b4e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003b56:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	68fa      	ldr	r2, [r7, #12]
 8003b5e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	2b40      	cmp	r3, #64	; 0x40
 8003b66:	d067      	beq.n	8003c38 <HAL_TIM_ConfigClockSource+0x120>
 8003b68:	2b40      	cmp	r3, #64	; 0x40
 8003b6a:	d80b      	bhi.n	8003b84 <HAL_TIM_ConfigClockSource+0x6c>
 8003b6c:	2b10      	cmp	r3, #16
 8003b6e:	d073      	beq.n	8003c58 <HAL_TIM_ConfigClockSource+0x140>
 8003b70:	2b10      	cmp	r3, #16
 8003b72:	d802      	bhi.n	8003b7a <HAL_TIM_ConfigClockSource+0x62>
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d06f      	beq.n	8003c58 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8003b78:	e078      	b.n	8003c6c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003b7a:	2b20      	cmp	r3, #32
 8003b7c:	d06c      	beq.n	8003c58 <HAL_TIM_ConfigClockSource+0x140>
 8003b7e:	2b30      	cmp	r3, #48	; 0x30
 8003b80:	d06a      	beq.n	8003c58 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8003b82:	e073      	b.n	8003c6c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003b84:	2b70      	cmp	r3, #112	; 0x70
 8003b86:	d00d      	beq.n	8003ba4 <HAL_TIM_ConfigClockSource+0x8c>
 8003b88:	2b70      	cmp	r3, #112	; 0x70
 8003b8a:	d804      	bhi.n	8003b96 <HAL_TIM_ConfigClockSource+0x7e>
 8003b8c:	2b50      	cmp	r3, #80	; 0x50
 8003b8e:	d033      	beq.n	8003bf8 <HAL_TIM_ConfigClockSource+0xe0>
 8003b90:	2b60      	cmp	r3, #96	; 0x60
 8003b92:	d041      	beq.n	8003c18 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8003b94:	e06a      	b.n	8003c6c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003b96:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b9a:	d066      	beq.n	8003c6a <HAL_TIM_ConfigClockSource+0x152>
 8003b9c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003ba0:	d017      	beq.n	8003bd2 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8003ba2:	e063      	b.n	8003c6c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6818      	ldr	r0, [r3, #0]
 8003ba8:	683b      	ldr	r3, [r7, #0]
 8003baa:	6899      	ldr	r1, [r3, #8]
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	685a      	ldr	r2, [r3, #4]
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	68db      	ldr	r3, [r3, #12]
 8003bb4:	f000 fb84 	bl	80042c0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	689b      	ldr	r3, [r3, #8]
 8003bbe:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003bc6:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	68fa      	ldr	r2, [r7, #12]
 8003bce:	609a      	str	r2, [r3, #8]
      break;
 8003bd0:	e04c      	b.n	8003c6c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6818      	ldr	r0, [r3, #0]
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	6899      	ldr	r1, [r3, #8]
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	685a      	ldr	r2, [r3, #4]
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	68db      	ldr	r3, [r3, #12]
 8003be2:	f000 fb6d 	bl	80042c0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	689a      	ldr	r2, [r3, #8]
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003bf4:	609a      	str	r2, [r3, #8]
      break;
 8003bf6:	e039      	b.n	8003c6c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6818      	ldr	r0, [r3, #0]
 8003bfc:	683b      	ldr	r3, [r7, #0]
 8003bfe:	6859      	ldr	r1, [r3, #4]
 8003c00:	683b      	ldr	r3, [r7, #0]
 8003c02:	68db      	ldr	r3, [r3, #12]
 8003c04:	461a      	mov	r2, r3
 8003c06:	f000 fae1 	bl	80041cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	2150      	movs	r1, #80	; 0x50
 8003c10:	4618      	mov	r0, r3
 8003c12:	f000 fb3a 	bl	800428a <TIM_ITRx_SetConfig>
      break;
 8003c16:	e029      	b.n	8003c6c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6818      	ldr	r0, [r3, #0]
 8003c1c:	683b      	ldr	r3, [r7, #0]
 8003c1e:	6859      	ldr	r1, [r3, #4]
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	68db      	ldr	r3, [r3, #12]
 8003c24:	461a      	mov	r2, r3
 8003c26:	f000 fb00 	bl	800422a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	2160      	movs	r1, #96	; 0x60
 8003c30:	4618      	mov	r0, r3
 8003c32:	f000 fb2a 	bl	800428a <TIM_ITRx_SetConfig>
      break;
 8003c36:	e019      	b.n	8003c6c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6818      	ldr	r0, [r3, #0]
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	6859      	ldr	r1, [r3, #4]
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	68db      	ldr	r3, [r3, #12]
 8003c44:	461a      	mov	r2, r3
 8003c46:	f000 fac1 	bl	80041cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	2140      	movs	r1, #64	; 0x40
 8003c50:	4618      	mov	r0, r3
 8003c52:	f000 fb1a 	bl	800428a <TIM_ITRx_SetConfig>
      break;
 8003c56:	e009      	b.n	8003c6c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681a      	ldr	r2, [r3, #0]
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4619      	mov	r1, r3
 8003c62:	4610      	mov	r0, r2
 8003c64:	f000 fb11 	bl	800428a <TIM_ITRx_SetConfig>
      break;
 8003c68:	e000      	b.n	8003c6c <HAL_TIM_ConfigClockSource+0x154>
      break;
 8003c6a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2201      	movs	r2, #1
 8003c70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2200      	movs	r2, #0
 8003c78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003c7c:	2300      	movs	r3, #0
}
 8003c7e:	4618      	mov	r0, r3
 8003c80:	3710      	adds	r7, #16
 8003c82:	46bd      	mov	sp, r7
 8003c84:	bd80      	pop	{r7, pc}

08003c86 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8003c86:	b480      	push	{r7}
 8003c88:	b083      	sub	sp, #12
 8003c8a:	af00      	add	r7, sp, #0
 8003c8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8003c8e:	bf00      	nop
 8003c90:	370c      	adds	r7, #12
 8003c92:	46bd      	mov	sp, r7
 8003c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c98:	4770      	bx	lr

08003c9a <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8003c9a:	b480      	push	{r7}
 8003c9c:	b083      	sub	sp, #12
 8003c9e:	af00      	add	r7, sp, #0
 8003ca0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8003ca2:	bf00      	nop
 8003ca4:	370c      	adds	r7, #12
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cac:	4770      	bx	lr

08003cae <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8003cae:	b580      	push	{r7, lr}
 8003cb0:	b084      	sub	sp, #16
 8003cb2:	af00      	add	r7, sp, #0
 8003cb4:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cba:	60fb      	str	r3, [r7, #12]

  htim->State = HAL_TIM_STATE_READY;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	2201      	movs	r2, #1
 8003cc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8003cc4:	68f8      	ldr	r0, [r7, #12]
 8003cc6:	f7ff ffe8 	bl	8003c9a <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
}
 8003cca:	bf00      	nop
 8003ccc:	3710      	adds	r7, #16
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bd80      	pop	{r7, pc}

08003cd2 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8003cd2:	b580      	push	{r7, lr}
 8003cd4:	b084      	sub	sp, #16
 8003cd6:	af00      	add	r7, sp, #0
 8003cd8:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cde:	60fb      	str	r3, [r7, #12]

  htim->State = HAL_TIM_STATE_READY;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	2201      	movs	r2, #1
 8003ce4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cec:	687a      	ldr	r2, [r7, #4]
 8003cee:	429a      	cmp	r2, r3
 8003cf0:	d103      	bne.n	8003cfa <TIM_DMADelayPulseCplt+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	2201      	movs	r2, #1
 8003cf6:	771a      	strb	r2, [r3, #28]
 8003cf8:	e019      	b.n	8003d2e <TIM_DMADelayPulseCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cfe:	687a      	ldr	r2, [r7, #4]
 8003d00:	429a      	cmp	r2, r3
 8003d02:	d103      	bne.n	8003d0c <TIM_DMADelayPulseCplt+0x3a>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	2202      	movs	r2, #2
 8003d08:	771a      	strb	r2, [r3, #28]
 8003d0a:	e010      	b.n	8003d2e <TIM_DMADelayPulseCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d10:	687a      	ldr	r2, [r7, #4]
 8003d12:	429a      	cmp	r2, r3
 8003d14:	d103      	bne.n	8003d1e <TIM_DMADelayPulseCplt+0x4c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	2204      	movs	r2, #4
 8003d1a:	771a      	strb	r2, [r3, #28]
 8003d1c:	e007      	b.n	8003d2e <TIM_DMADelayPulseCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d22:	687a      	ldr	r2, [r7, #4]
 8003d24:	429a      	cmp	r2, r3
 8003d26:	d102      	bne.n	8003d2e <TIM_DMADelayPulseCplt+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	2208      	movs	r2, #8
 8003d2c:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d2e:	68f8      	ldr	r0, [r7, #12]
 8003d30:	f7fd fda2 	bl	8001878 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	2200      	movs	r2, #0
 8003d38:	771a      	strb	r2, [r3, #28]
}
 8003d3a:	bf00      	nop
 8003d3c:	3710      	adds	r7, #16
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	bd80      	pop	{r7, pc}

08003d42 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003d42:	b580      	push	{r7, lr}
 8003d44:	b084      	sub	sp, #16
 8003d46:	af00      	add	r7, sp, #0
 8003d48:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d4e:	60fb      	str	r3, [r7, #12]

  htim->State = HAL_TIM_STATE_READY;
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	2201      	movs	r2, #1
 8003d54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d5c:	687a      	ldr	r2, [r7, #4]
 8003d5e:	429a      	cmp	r2, r3
 8003d60:	d103      	bne.n	8003d6a <TIM_DMADelayPulseHalfCplt+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	2201      	movs	r2, #1
 8003d66:	771a      	strb	r2, [r3, #28]
 8003d68:	e019      	b.n	8003d9e <TIM_DMADelayPulseHalfCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d6e:	687a      	ldr	r2, [r7, #4]
 8003d70:	429a      	cmp	r2, r3
 8003d72:	d103      	bne.n	8003d7c <TIM_DMADelayPulseHalfCplt+0x3a>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	2202      	movs	r2, #2
 8003d78:	771a      	strb	r2, [r3, #28]
 8003d7a:	e010      	b.n	8003d9e <TIM_DMADelayPulseHalfCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d80:	687a      	ldr	r2, [r7, #4]
 8003d82:	429a      	cmp	r2, r3
 8003d84:	d103      	bne.n	8003d8e <TIM_DMADelayPulseHalfCplt+0x4c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	2204      	movs	r2, #4
 8003d8a:	771a      	strb	r2, [r3, #28]
 8003d8c:	e007      	b.n	8003d9e <TIM_DMADelayPulseHalfCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d92:	687a      	ldr	r2, [r7, #4]
 8003d94:	429a      	cmp	r2, r3
 8003d96:	d102      	bne.n	8003d9e <TIM_DMADelayPulseHalfCplt+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	2208      	movs	r2, #8
 8003d9c:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8003d9e:	68f8      	ldr	r0, [r7, #12]
 8003da0:	f7ff ff71 	bl	8003c86 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	2200      	movs	r2, #0
 8003da8:	771a      	strb	r2, [r3, #28]
}
 8003daa:	bf00      	nop
 8003dac:	3710      	adds	r7, #16
 8003dae:	46bd      	mov	sp, r7
 8003db0:	bd80      	pop	{r7, pc}
	...

08003db4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003db4:	b480      	push	{r7}
 8003db6:	b085      	sub	sp, #20
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
 8003dbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	4a34      	ldr	r2, [pc, #208]	; (8003e98 <TIM_Base_SetConfig+0xe4>)
 8003dc8:	4293      	cmp	r3, r2
 8003dca:	d00f      	beq.n	8003dec <TIM_Base_SetConfig+0x38>
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003dd2:	d00b      	beq.n	8003dec <TIM_Base_SetConfig+0x38>
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	4a31      	ldr	r2, [pc, #196]	; (8003e9c <TIM_Base_SetConfig+0xe8>)
 8003dd8:	4293      	cmp	r3, r2
 8003dda:	d007      	beq.n	8003dec <TIM_Base_SetConfig+0x38>
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	4a30      	ldr	r2, [pc, #192]	; (8003ea0 <TIM_Base_SetConfig+0xec>)
 8003de0:	4293      	cmp	r3, r2
 8003de2:	d003      	beq.n	8003dec <TIM_Base_SetConfig+0x38>
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	4a2f      	ldr	r2, [pc, #188]	; (8003ea4 <TIM_Base_SetConfig+0xf0>)
 8003de8:	4293      	cmp	r3, r2
 8003dea:	d108      	bne.n	8003dfe <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003df2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	68fa      	ldr	r2, [r7, #12]
 8003dfa:	4313      	orrs	r3, r2
 8003dfc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	4a25      	ldr	r2, [pc, #148]	; (8003e98 <TIM_Base_SetConfig+0xe4>)
 8003e02:	4293      	cmp	r3, r2
 8003e04:	d01b      	beq.n	8003e3e <TIM_Base_SetConfig+0x8a>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e0c:	d017      	beq.n	8003e3e <TIM_Base_SetConfig+0x8a>
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	4a22      	ldr	r2, [pc, #136]	; (8003e9c <TIM_Base_SetConfig+0xe8>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d013      	beq.n	8003e3e <TIM_Base_SetConfig+0x8a>
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	4a21      	ldr	r2, [pc, #132]	; (8003ea0 <TIM_Base_SetConfig+0xec>)
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d00f      	beq.n	8003e3e <TIM_Base_SetConfig+0x8a>
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	4a20      	ldr	r2, [pc, #128]	; (8003ea4 <TIM_Base_SetConfig+0xf0>)
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d00b      	beq.n	8003e3e <TIM_Base_SetConfig+0x8a>
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	4a1f      	ldr	r2, [pc, #124]	; (8003ea8 <TIM_Base_SetConfig+0xf4>)
 8003e2a:	4293      	cmp	r3, r2
 8003e2c:	d007      	beq.n	8003e3e <TIM_Base_SetConfig+0x8a>
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	4a1e      	ldr	r2, [pc, #120]	; (8003eac <TIM_Base_SetConfig+0xf8>)
 8003e32:	4293      	cmp	r3, r2
 8003e34:	d003      	beq.n	8003e3e <TIM_Base_SetConfig+0x8a>
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	4a1d      	ldr	r2, [pc, #116]	; (8003eb0 <TIM_Base_SetConfig+0xfc>)
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	d108      	bne.n	8003e50 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e44:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003e46:	683b      	ldr	r3, [r7, #0]
 8003e48:	68db      	ldr	r3, [r3, #12]
 8003e4a:	68fa      	ldr	r2, [r7, #12]
 8003e4c:	4313      	orrs	r3, r2
 8003e4e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	695b      	ldr	r3, [r3, #20]
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	68fa      	ldr	r2, [r7, #12]
 8003e62:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	689a      	ldr	r2, [r3, #8]
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	681a      	ldr	r2, [r3, #0]
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	4a08      	ldr	r2, [pc, #32]	; (8003e98 <TIM_Base_SetConfig+0xe4>)
 8003e78:	4293      	cmp	r3, r2
 8003e7a:	d103      	bne.n	8003e84 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	691a      	ldr	r2, [r3, #16]
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2201      	movs	r2, #1
 8003e88:	615a      	str	r2, [r3, #20]
}
 8003e8a:	bf00      	nop
 8003e8c:	3714      	adds	r7, #20
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e94:	4770      	bx	lr
 8003e96:	bf00      	nop
 8003e98:	40010000 	.word	0x40010000
 8003e9c:	40000400 	.word	0x40000400
 8003ea0:	40000800 	.word	0x40000800
 8003ea4:	40000c00 	.word	0x40000c00
 8003ea8:	40014000 	.word	0x40014000
 8003eac:	40014400 	.word	0x40014400
 8003eb0:	40014800 	.word	0x40014800

08003eb4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003eb4:	b480      	push	{r7}
 8003eb6:	b087      	sub	sp, #28
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
 8003ebc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6a1b      	ldr	r3, [r3, #32]
 8003ec2:	f023 0201 	bic.w	r2, r3, #1
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6a1b      	ldr	r3, [r3, #32]
 8003ece:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	699b      	ldr	r3, [r3, #24]
 8003eda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ee2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	f023 0303 	bic.w	r3, r3, #3
 8003eea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003eec:	683b      	ldr	r3, [r7, #0]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	68fa      	ldr	r2, [r7, #12]
 8003ef2:	4313      	orrs	r3, r2
 8003ef4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003ef6:	697b      	ldr	r3, [r7, #20]
 8003ef8:	f023 0302 	bic.w	r3, r3, #2
 8003efc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	689b      	ldr	r3, [r3, #8]
 8003f02:	697a      	ldr	r2, [r7, #20]
 8003f04:	4313      	orrs	r3, r2
 8003f06:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	4a1c      	ldr	r2, [pc, #112]	; (8003f7c <TIM_OC1_SetConfig+0xc8>)
 8003f0c:	4293      	cmp	r3, r2
 8003f0e:	d10c      	bne.n	8003f2a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003f10:	697b      	ldr	r3, [r7, #20]
 8003f12:	f023 0308 	bic.w	r3, r3, #8
 8003f16:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	68db      	ldr	r3, [r3, #12]
 8003f1c:	697a      	ldr	r2, [r7, #20]
 8003f1e:	4313      	orrs	r3, r2
 8003f20:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003f22:	697b      	ldr	r3, [r7, #20]
 8003f24:	f023 0304 	bic.w	r3, r3, #4
 8003f28:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	4a13      	ldr	r2, [pc, #76]	; (8003f7c <TIM_OC1_SetConfig+0xc8>)
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	d111      	bne.n	8003f56 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003f32:	693b      	ldr	r3, [r7, #16]
 8003f34:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003f38:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003f3a:	693b      	ldr	r3, [r7, #16]
 8003f3c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003f40:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	695b      	ldr	r3, [r3, #20]
 8003f46:	693a      	ldr	r2, [r7, #16]
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	699b      	ldr	r3, [r3, #24]
 8003f50:	693a      	ldr	r2, [r7, #16]
 8003f52:	4313      	orrs	r3, r2
 8003f54:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	693a      	ldr	r2, [r7, #16]
 8003f5a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	68fa      	ldr	r2, [r7, #12]
 8003f60:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	685a      	ldr	r2, [r3, #4]
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	697a      	ldr	r2, [r7, #20]
 8003f6e:	621a      	str	r2, [r3, #32]
}
 8003f70:	bf00      	nop
 8003f72:	371c      	adds	r7, #28
 8003f74:	46bd      	mov	sp, r7
 8003f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7a:	4770      	bx	lr
 8003f7c:	40010000 	.word	0x40010000

08003f80 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003f80:	b480      	push	{r7}
 8003f82:	b087      	sub	sp, #28
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
 8003f88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6a1b      	ldr	r3, [r3, #32]
 8003f8e:	f023 0210 	bic.w	r2, r3, #16
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6a1b      	ldr	r3, [r3, #32]
 8003f9a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	685b      	ldr	r3, [r3, #4]
 8003fa0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	699b      	ldr	r3, [r3, #24]
 8003fa6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003fae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003fb6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003fb8:	683b      	ldr	r3, [r7, #0]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	021b      	lsls	r3, r3, #8
 8003fbe:	68fa      	ldr	r2, [r7, #12]
 8003fc0:	4313      	orrs	r3, r2
 8003fc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003fc4:	697b      	ldr	r3, [r7, #20]
 8003fc6:	f023 0320 	bic.w	r3, r3, #32
 8003fca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	689b      	ldr	r3, [r3, #8]
 8003fd0:	011b      	lsls	r3, r3, #4
 8003fd2:	697a      	ldr	r2, [r7, #20]
 8003fd4:	4313      	orrs	r3, r2
 8003fd6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	4a1e      	ldr	r2, [pc, #120]	; (8004054 <TIM_OC2_SetConfig+0xd4>)
 8003fdc:	4293      	cmp	r3, r2
 8003fde:	d10d      	bne.n	8003ffc <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003fe0:	697b      	ldr	r3, [r7, #20]
 8003fe2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003fe6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	68db      	ldr	r3, [r3, #12]
 8003fec:	011b      	lsls	r3, r3, #4
 8003fee:	697a      	ldr	r2, [r7, #20]
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003ff4:	697b      	ldr	r3, [r7, #20]
 8003ff6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003ffa:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	4a15      	ldr	r2, [pc, #84]	; (8004054 <TIM_OC2_SetConfig+0xd4>)
 8004000:	4293      	cmp	r3, r2
 8004002:	d113      	bne.n	800402c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004004:	693b      	ldr	r3, [r7, #16]
 8004006:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800400a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800400c:	693b      	ldr	r3, [r7, #16]
 800400e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004012:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	695b      	ldr	r3, [r3, #20]
 8004018:	009b      	lsls	r3, r3, #2
 800401a:	693a      	ldr	r2, [r7, #16]
 800401c:	4313      	orrs	r3, r2
 800401e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	699b      	ldr	r3, [r3, #24]
 8004024:	009b      	lsls	r3, r3, #2
 8004026:	693a      	ldr	r2, [r7, #16]
 8004028:	4313      	orrs	r3, r2
 800402a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	693a      	ldr	r2, [r7, #16]
 8004030:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	68fa      	ldr	r2, [r7, #12]
 8004036:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004038:	683b      	ldr	r3, [r7, #0]
 800403a:	685a      	ldr	r2, [r3, #4]
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	697a      	ldr	r2, [r7, #20]
 8004044:	621a      	str	r2, [r3, #32]
}
 8004046:	bf00      	nop
 8004048:	371c      	adds	r7, #28
 800404a:	46bd      	mov	sp, r7
 800404c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004050:	4770      	bx	lr
 8004052:	bf00      	nop
 8004054:	40010000 	.word	0x40010000

08004058 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004058:	b480      	push	{r7}
 800405a:	b087      	sub	sp, #28
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
 8004060:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6a1b      	ldr	r3, [r3, #32]
 8004066:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6a1b      	ldr	r3, [r3, #32]
 8004072:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	685b      	ldr	r3, [r3, #4]
 8004078:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	69db      	ldr	r3, [r3, #28]
 800407e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004086:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	f023 0303 	bic.w	r3, r3, #3
 800408e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	68fa      	ldr	r2, [r7, #12]
 8004096:	4313      	orrs	r3, r2
 8004098:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800409a:	697b      	ldr	r3, [r7, #20]
 800409c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80040a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80040a2:	683b      	ldr	r3, [r7, #0]
 80040a4:	689b      	ldr	r3, [r3, #8]
 80040a6:	021b      	lsls	r3, r3, #8
 80040a8:	697a      	ldr	r2, [r7, #20]
 80040aa:	4313      	orrs	r3, r2
 80040ac:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	4a1d      	ldr	r2, [pc, #116]	; (8004128 <TIM_OC3_SetConfig+0xd0>)
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d10d      	bne.n	80040d2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80040b6:	697b      	ldr	r3, [r7, #20]
 80040b8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80040bc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80040be:	683b      	ldr	r3, [r7, #0]
 80040c0:	68db      	ldr	r3, [r3, #12]
 80040c2:	021b      	lsls	r3, r3, #8
 80040c4:	697a      	ldr	r2, [r7, #20]
 80040c6:	4313      	orrs	r3, r2
 80040c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80040ca:	697b      	ldr	r3, [r7, #20]
 80040cc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80040d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	4a14      	ldr	r2, [pc, #80]	; (8004128 <TIM_OC3_SetConfig+0xd0>)
 80040d6:	4293      	cmp	r3, r2
 80040d8:	d113      	bne.n	8004102 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80040da:	693b      	ldr	r3, [r7, #16]
 80040dc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80040e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80040e2:	693b      	ldr	r3, [r7, #16]
 80040e4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80040e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80040ea:	683b      	ldr	r3, [r7, #0]
 80040ec:	695b      	ldr	r3, [r3, #20]
 80040ee:	011b      	lsls	r3, r3, #4
 80040f0:	693a      	ldr	r2, [r7, #16]
 80040f2:	4313      	orrs	r3, r2
 80040f4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	699b      	ldr	r3, [r3, #24]
 80040fa:	011b      	lsls	r3, r3, #4
 80040fc:	693a      	ldr	r2, [r7, #16]
 80040fe:	4313      	orrs	r3, r2
 8004100:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	693a      	ldr	r2, [r7, #16]
 8004106:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	68fa      	ldr	r2, [r7, #12]
 800410c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800410e:	683b      	ldr	r3, [r7, #0]
 8004110:	685a      	ldr	r2, [r3, #4]
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	697a      	ldr	r2, [r7, #20]
 800411a:	621a      	str	r2, [r3, #32]
}
 800411c:	bf00      	nop
 800411e:	371c      	adds	r7, #28
 8004120:	46bd      	mov	sp, r7
 8004122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004126:	4770      	bx	lr
 8004128:	40010000 	.word	0x40010000

0800412c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800412c:	b480      	push	{r7}
 800412e:	b087      	sub	sp, #28
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
 8004134:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6a1b      	ldr	r3, [r3, #32]
 800413a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6a1b      	ldr	r3, [r3, #32]
 8004146:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	685b      	ldr	r3, [r3, #4]
 800414c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	69db      	ldr	r3, [r3, #28]
 8004152:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800415a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004162:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	021b      	lsls	r3, r3, #8
 800416a:	68fa      	ldr	r2, [r7, #12]
 800416c:	4313      	orrs	r3, r2
 800416e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004170:	693b      	ldr	r3, [r7, #16]
 8004172:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004176:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	689b      	ldr	r3, [r3, #8]
 800417c:	031b      	lsls	r3, r3, #12
 800417e:	693a      	ldr	r2, [r7, #16]
 8004180:	4313      	orrs	r3, r2
 8004182:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	4a10      	ldr	r2, [pc, #64]	; (80041c8 <TIM_OC4_SetConfig+0x9c>)
 8004188:	4293      	cmp	r3, r2
 800418a:	d109      	bne.n	80041a0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800418c:	697b      	ldr	r3, [r7, #20]
 800418e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004192:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004194:	683b      	ldr	r3, [r7, #0]
 8004196:	695b      	ldr	r3, [r3, #20]
 8004198:	019b      	lsls	r3, r3, #6
 800419a:	697a      	ldr	r2, [r7, #20]
 800419c:	4313      	orrs	r3, r2
 800419e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	697a      	ldr	r2, [r7, #20]
 80041a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	68fa      	ldr	r2, [r7, #12]
 80041aa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	685a      	ldr	r2, [r3, #4]
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	693a      	ldr	r2, [r7, #16]
 80041b8:	621a      	str	r2, [r3, #32]
}
 80041ba:	bf00      	nop
 80041bc:	371c      	adds	r7, #28
 80041be:	46bd      	mov	sp, r7
 80041c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c4:	4770      	bx	lr
 80041c6:	bf00      	nop
 80041c8:	40010000 	.word	0x40010000

080041cc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80041cc:	b480      	push	{r7}
 80041ce:	b087      	sub	sp, #28
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	60f8      	str	r0, [r7, #12]
 80041d4:	60b9      	str	r1, [r7, #8]
 80041d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	6a1b      	ldr	r3, [r3, #32]
 80041dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	6a1b      	ldr	r3, [r3, #32]
 80041e2:	f023 0201 	bic.w	r2, r3, #1
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	699b      	ldr	r3, [r3, #24]
 80041ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80041f0:	693b      	ldr	r3, [r7, #16]
 80041f2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80041f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	011b      	lsls	r3, r3, #4
 80041fc:	693a      	ldr	r2, [r7, #16]
 80041fe:	4313      	orrs	r3, r2
 8004200:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004202:	697b      	ldr	r3, [r7, #20]
 8004204:	f023 030a 	bic.w	r3, r3, #10
 8004208:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800420a:	697a      	ldr	r2, [r7, #20]
 800420c:	68bb      	ldr	r3, [r7, #8]
 800420e:	4313      	orrs	r3, r2
 8004210:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	693a      	ldr	r2, [r7, #16]
 8004216:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	697a      	ldr	r2, [r7, #20]
 800421c:	621a      	str	r2, [r3, #32]
}
 800421e:	bf00      	nop
 8004220:	371c      	adds	r7, #28
 8004222:	46bd      	mov	sp, r7
 8004224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004228:	4770      	bx	lr

0800422a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800422a:	b480      	push	{r7}
 800422c:	b087      	sub	sp, #28
 800422e:	af00      	add	r7, sp, #0
 8004230:	60f8      	str	r0, [r7, #12]
 8004232:	60b9      	str	r1, [r7, #8]
 8004234:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	6a1b      	ldr	r3, [r3, #32]
 800423a:	f023 0210 	bic.w	r2, r3, #16
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	699b      	ldr	r3, [r3, #24]
 8004246:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	6a1b      	ldr	r3, [r3, #32]
 800424c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800424e:	697b      	ldr	r3, [r7, #20]
 8004250:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004254:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	031b      	lsls	r3, r3, #12
 800425a:	697a      	ldr	r2, [r7, #20]
 800425c:	4313      	orrs	r3, r2
 800425e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004260:	693b      	ldr	r3, [r7, #16]
 8004262:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004266:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004268:	68bb      	ldr	r3, [r7, #8]
 800426a:	011b      	lsls	r3, r3, #4
 800426c:	693a      	ldr	r2, [r7, #16]
 800426e:	4313      	orrs	r3, r2
 8004270:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	697a      	ldr	r2, [r7, #20]
 8004276:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	693a      	ldr	r2, [r7, #16]
 800427c:	621a      	str	r2, [r3, #32]
}
 800427e:	bf00      	nop
 8004280:	371c      	adds	r7, #28
 8004282:	46bd      	mov	sp, r7
 8004284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004288:	4770      	bx	lr

0800428a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800428a:	b480      	push	{r7}
 800428c:	b085      	sub	sp, #20
 800428e:	af00      	add	r7, sp, #0
 8004290:	6078      	str	r0, [r7, #4]
 8004292:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	689b      	ldr	r3, [r3, #8]
 8004298:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042a0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80042a2:	683a      	ldr	r2, [r7, #0]
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	4313      	orrs	r3, r2
 80042a8:	f043 0307 	orr.w	r3, r3, #7
 80042ac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	68fa      	ldr	r2, [r7, #12]
 80042b2:	609a      	str	r2, [r3, #8]
}
 80042b4:	bf00      	nop
 80042b6:	3714      	adds	r7, #20
 80042b8:	46bd      	mov	sp, r7
 80042ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042be:	4770      	bx	lr

080042c0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80042c0:	b480      	push	{r7}
 80042c2:	b087      	sub	sp, #28
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	60f8      	str	r0, [r7, #12]
 80042c8:	60b9      	str	r1, [r7, #8]
 80042ca:	607a      	str	r2, [r7, #4]
 80042cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	689b      	ldr	r3, [r3, #8]
 80042d2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80042d4:	697b      	ldr	r3, [r7, #20]
 80042d6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80042da:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	021a      	lsls	r2, r3, #8
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	431a      	orrs	r2, r3
 80042e4:	68bb      	ldr	r3, [r7, #8]
 80042e6:	4313      	orrs	r3, r2
 80042e8:	697a      	ldr	r2, [r7, #20]
 80042ea:	4313      	orrs	r3, r2
 80042ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	697a      	ldr	r2, [r7, #20]
 80042f2:	609a      	str	r2, [r3, #8]
}
 80042f4:	bf00      	nop
 80042f6:	371c      	adds	r7, #28
 80042f8:	46bd      	mov	sp, r7
 80042fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fe:	4770      	bx	lr

08004300 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004300:	b480      	push	{r7}
 8004302:	b087      	sub	sp, #28
 8004304:	af00      	add	r7, sp, #0
 8004306:	60f8      	str	r0, [r7, #12]
 8004308:	60b9      	str	r1, [r7, #8]
 800430a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800430c:	68bb      	ldr	r3, [r7, #8]
 800430e:	f003 031f 	and.w	r3, r3, #31
 8004312:	2201      	movs	r2, #1
 8004314:	fa02 f303 	lsl.w	r3, r2, r3
 8004318:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	6a1a      	ldr	r2, [r3, #32]
 800431e:	697b      	ldr	r3, [r7, #20]
 8004320:	43db      	mvns	r3, r3
 8004322:	401a      	ands	r2, r3
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	6a1a      	ldr	r2, [r3, #32]
 800432c:	68bb      	ldr	r3, [r7, #8]
 800432e:	f003 031f 	and.w	r3, r3, #31
 8004332:	6879      	ldr	r1, [r7, #4]
 8004334:	fa01 f303 	lsl.w	r3, r1, r3
 8004338:	431a      	orrs	r2, r3
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	621a      	str	r2, [r3, #32]
}
 800433e:	bf00      	nop
 8004340:	371c      	adds	r7, #28
 8004342:	46bd      	mov	sp, r7
 8004344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004348:	4770      	bx	lr
	...

0800434c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800434c:	b480      	push	{r7}
 800434e:	b085      	sub	sp, #20
 8004350:	af00      	add	r7, sp, #0
 8004352:	6078      	str	r0, [r7, #4]
 8004354:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800435c:	2b01      	cmp	r3, #1
 800435e:	d101      	bne.n	8004364 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004360:	2302      	movs	r3, #2
 8004362:	e050      	b.n	8004406 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2201      	movs	r2, #1
 8004368:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2202      	movs	r2, #2
 8004370:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	685b      	ldr	r3, [r3, #4]
 800437a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	689b      	ldr	r3, [r3, #8]
 8004382:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800438a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	68fa      	ldr	r2, [r7, #12]
 8004392:	4313      	orrs	r3, r2
 8004394:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	68fa      	ldr	r2, [r7, #12]
 800439c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	4a1c      	ldr	r2, [pc, #112]	; (8004414 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80043a4:	4293      	cmp	r3, r2
 80043a6:	d018      	beq.n	80043da <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80043b0:	d013      	beq.n	80043da <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	4a18      	ldr	r2, [pc, #96]	; (8004418 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80043b8:	4293      	cmp	r3, r2
 80043ba:	d00e      	beq.n	80043da <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	4a16      	ldr	r2, [pc, #88]	; (800441c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80043c2:	4293      	cmp	r3, r2
 80043c4:	d009      	beq.n	80043da <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	4a15      	ldr	r2, [pc, #84]	; (8004420 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80043cc:	4293      	cmp	r3, r2
 80043ce:	d004      	beq.n	80043da <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	4a13      	ldr	r2, [pc, #76]	; (8004424 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80043d6:	4293      	cmp	r3, r2
 80043d8:	d10c      	bne.n	80043f4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80043da:	68bb      	ldr	r3, [r7, #8]
 80043dc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80043e0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	685b      	ldr	r3, [r3, #4]
 80043e6:	68ba      	ldr	r2, [r7, #8]
 80043e8:	4313      	orrs	r3, r2
 80043ea:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	68ba      	ldr	r2, [r7, #8]
 80043f2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2201      	movs	r2, #1
 80043f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2200      	movs	r2, #0
 8004400:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004404:	2300      	movs	r3, #0
}
 8004406:	4618      	mov	r0, r3
 8004408:	3714      	adds	r7, #20
 800440a:	46bd      	mov	sp, r7
 800440c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004410:	4770      	bx	lr
 8004412:	bf00      	nop
 8004414:	40010000 	.word	0x40010000
 8004418:	40000400 	.word	0x40000400
 800441c:	40000800 	.word	0x40000800
 8004420:	40000c00 	.word	0x40000c00
 8004424:	40014000 	.word	0x40014000

08004428 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004428:	b580      	push	{r7, lr}
 800442a:	b082      	sub	sp, #8
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2b00      	cmp	r3, #0
 8004434:	d101      	bne.n	800443a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004436:	2301      	movs	r3, #1
 8004438:	e03f      	b.n	80044ba <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004440:	b2db      	uxtb	r3, r3
 8004442:	2b00      	cmp	r3, #0
 8004444:	d106      	bne.n	8004454 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	2200      	movs	r2, #0
 800444a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800444e:	6878      	ldr	r0, [r7, #4]
 8004450:	f7fd fcba 	bl	8001dc8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2224      	movs	r2, #36	; 0x24
 8004458:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	68da      	ldr	r2, [r3, #12]
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800446a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800446c:	6878      	ldr	r0, [r7, #4]
 800446e:	f000 f90b 	bl	8004688 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	691a      	ldr	r2, [r3, #16]
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004480:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	695a      	ldr	r2, [r3, #20]
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004490:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	68da      	ldr	r2, [r3, #12]
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80044a0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	2200      	movs	r2, #0
 80044a6:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2220      	movs	r2, #32
 80044ac:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2220      	movs	r2, #32
 80044b4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80044b8:	2300      	movs	r3, #0
}
 80044ba:	4618      	mov	r0, r3
 80044bc:	3708      	adds	r7, #8
 80044be:	46bd      	mov	sp, r7
 80044c0:	bd80      	pop	{r7, pc}

080044c2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80044c2:	b580      	push	{r7, lr}
 80044c4:	b088      	sub	sp, #32
 80044c6:	af02      	add	r7, sp, #8
 80044c8:	60f8      	str	r0, [r7, #12]
 80044ca:	60b9      	str	r1, [r7, #8]
 80044cc:	603b      	str	r3, [r7, #0]
 80044ce:	4613      	mov	r3, r2
 80044d0:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80044d2:	2300      	movs	r3, #0
 80044d4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80044dc:	b2db      	uxtb	r3, r3
 80044de:	2b20      	cmp	r3, #32
 80044e0:	f040 8083 	bne.w	80045ea <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80044e4:	68bb      	ldr	r3, [r7, #8]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d002      	beq.n	80044f0 <HAL_UART_Transmit+0x2e>
 80044ea:	88fb      	ldrh	r3, [r7, #6]
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d101      	bne.n	80044f4 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80044f0:	2301      	movs	r3, #1
 80044f2:	e07b      	b.n	80045ec <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80044fa:	2b01      	cmp	r3, #1
 80044fc:	d101      	bne.n	8004502 <HAL_UART_Transmit+0x40>
 80044fe:	2302      	movs	r3, #2
 8004500:	e074      	b.n	80045ec <HAL_UART_Transmit+0x12a>
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	2201      	movs	r2, #1
 8004506:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	2200      	movs	r2, #0
 800450e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	2221      	movs	r2, #33	; 0x21
 8004514:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8004518:	f7fd fd2e 	bl	8001f78 <HAL_GetTick>
 800451c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	88fa      	ldrh	r2, [r7, #6]
 8004522:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	88fa      	ldrh	r2, [r7, #6]
 8004528:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	2200      	movs	r2, #0
 800452e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8004532:	e042      	b.n	80045ba <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004538:	b29b      	uxth	r3, r3
 800453a:	3b01      	subs	r3, #1
 800453c:	b29a      	uxth	r2, r3
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	689b      	ldr	r3, [r3, #8]
 8004546:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800454a:	d122      	bne.n	8004592 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	9300      	str	r3, [sp, #0]
 8004550:	697b      	ldr	r3, [r7, #20]
 8004552:	2200      	movs	r2, #0
 8004554:	2180      	movs	r1, #128	; 0x80
 8004556:	68f8      	ldr	r0, [r7, #12]
 8004558:	f000 f84c 	bl	80045f4 <UART_WaitOnFlagUntilTimeout>
 800455c:	4603      	mov	r3, r0
 800455e:	2b00      	cmp	r3, #0
 8004560:	d001      	beq.n	8004566 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8004562:	2303      	movs	r3, #3
 8004564:	e042      	b.n	80045ec <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8004566:	68bb      	ldr	r3, [r7, #8]
 8004568:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800456a:	693b      	ldr	r3, [r7, #16]
 800456c:	881b      	ldrh	r3, [r3, #0]
 800456e:	461a      	mov	r2, r3
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004578:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	691b      	ldr	r3, [r3, #16]
 800457e:	2b00      	cmp	r3, #0
 8004580:	d103      	bne.n	800458a <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8004582:	68bb      	ldr	r3, [r7, #8]
 8004584:	3302      	adds	r3, #2
 8004586:	60bb      	str	r3, [r7, #8]
 8004588:	e017      	b.n	80045ba <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 800458a:	68bb      	ldr	r3, [r7, #8]
 800458c:	3301      	adds	r3, #1
 800458e:	60bb      	str	r3, [r7, #8]
 8004590:	e013      	b.n	80045ba <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	9300      	str	r3, [sp, #0]
 8004596:	697b      	ldr	r3, [r7, #20]
 8004598:	2200      	movs	r2, #0
 800459a:	2180      	movs	r1, #128	; 0x80
 800459c:	68f8      	ldr	r0, [r7, #12]
 800459e:	f000 f829 	bl	80045f4 <UART_WaitOnFlagUntilTimeout>
 80045a2:	4603      	mov	r3, r0
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d001      	beq.n	80045ac <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 80045a8:	2303      	movs	r3, #3
 80045aa:	e01f      	b.n	80045ec <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80045ac:	68bb      	ldr	r3, [r7, #8]
 80045ae:	1c5a      	adds	r2, r3, #1
 80045b0:	60ba      	str	r2, [r7, #8]
 80045b2:	781a      	ldrb	r2, [r3, #0]
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80045be:	b29b      	uxth	r3, r3
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d1b7      	bne.n	8004534 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80045c4:	683b      	ldr	r3, [r7, #0]
 80045c6:	9300      	str	r3, [sp, #0]
 80045c8:	697b      	ldr	r3, [r7, #20]
 80045ca:	2200      	movs	r2, #0
 80045cc:	2140      	movs	r1, #64	; 0x40
 80045ce:	68f8      	ldr	r0, [r7, #12]
 80045d0:	f000 f810 	bl	80045f4 <UART_WaitOnFlagUntilTimeout>
 80045d4:	4603      	mov	r3, r0
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d001      	beq.n	80045de <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 80045da:	2303      	movs	r3, #3
 80045dc:	e006      	b.n	80045ec <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	2220      	movs	r2, #32
 80045e2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80045e6:	2300      	movs	r3, #0
 80045e8:	e000      	b.n	80045ec <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80045ea:	2302      	movs	r3, #2
  }
}
 80045ec:	4618      	mov	r0, r3
 80045ee:	3718      	adds	r7, #24
 80045f0:	46bd      	mov	sp, r7
 80045f2:	bd80      	pop	{r7, pc}

080045f4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b084      	sub	sp, #16
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	60f8      	str	r0, [r7, #12]
 80045fc:	60b9      	str	r1, [r7, #8]
 80045fe:	603b      	str	r3, [r7, #0]
 8004600:	4613      	mov	r3, r2
 8004602:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004604:	e02c      	b.n	8004660 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004606:	69bb      	ldr	r3, [r7, #24]
 8004608:	f1b3 3fff 	cmp.w	r3, #4294967295
 800460c:	d028      	beq.n	8004660 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800460e:	69bb      	ldr	r3, [r7, #24]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d007      	beq.n	8004624 <UART_WaitOnFlagUntilTimeout+0x30>
 8004614:	f7fd fcb0 	bl	8001f78 <HAL_GetTick>
 8004618:	4602      	mov	r2, r0
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	1ad3      	subs	r3, r2, r3
 800461e:	69ba      	ldr	r2, [r7, #24]
 8004620:	429a      	cmp	r2, r3
 8004622:	d21d      	bcs.n	8004660 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	68da      	ldr	r2, [r3, #12]
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004632:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	695a      	ldr	r2, [r3, #20]
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f022 0201 	bic.w	r2, r2, #1
 8004642:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	2220      	movs	r2, #32
 8004648:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	2220      	movs	r2, #32
 8004650:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	2200      	movs	r2, #0
 8004658:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800465c:	2303      	movs	r3, #3
 800465e:	e00f      	b.n	8004680 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	681a      	ldr	r2, [r3, #0]
 8004666:	68bb      	ldr	r3, [r7, #8]
 8004668:	4013      	ands	r3, r2
 800466a:	68ba      	ldr	r2, [r7, #8]
 800466c:	429a      	cmp	r2, r3
 800466e:	bf0c      	ite	eq
 8004670:	2301      	moveq	r3, #1
 8004672:	2300      	movne	r3, #0
 8004674:	b2db      	uxtb	r3, r3
 8004676:	461a      	mov	r2, r3
 8004678:	79fb      	ldrb	r3, [r7, #7]
 800467a:	429a      	cmp	r2, r3
 800467c:	d0c3      	beq.n	8004606 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800467e:	2300      	movs	r3, #0
}
 8004680:	4618      	mov	r0, r3
 8004682:	3710      	adds	r7, #16
 8004684:	46bd      	mov	sp, r7
 8004686:	bd80      	pop	{r7, pc}

08004688 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004688:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800468c:	b085      	sub	sp, #20
 800468e:	af00      	add	r7, sp, #0
 8004690:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	691b      	ldr	r3, [r3, #16]
 8004698:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	68da      	ldr	r2, [r3, #12]
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	430a      	orrs	r2, r1
 80046a6:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	689a      	ldr	r2, [r3, #8]
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	691b      	ldr	r3, [r3, #16]
 80046b0:	431a      	orrs	r2, r3
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	695b      	ldr	r3, [r3, #20]
 80046b6:	431a      	orrs	r2, r3
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	69db      	ldr	r3, [r3, #28]
 80046bc:	4313      	orrs	r3, r2
 80046be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	68db      	ldr	r3, [r3, #12]
 80046c6:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80046ca:	f023 030c 	bic.w	r3, r3, #12
 80046ce:	687a      	ldr	r2, [r7, #4]
 80046d0:	6812      	ldr	r2, [r2, #0]
 80046d2:	68f9      	ldr	r1, [r7, #12]
 80046d4:	430b      	orrs	r3, r1
 80046d6:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	695b      	ldr	r3, [r3, #20]
 80046de:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	699a      	ldr	r2, [r3, #24]
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	430a      	orrs	r2, r1
 80046ec:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	69db      	ldr	r3, [r3, #28]
 80046f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80046f6:	f040 818b 	bne.w	8004a10 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	4ac1      	ldr	r2, [pc, #772]	; (8004a04 <UART_SetConfig+0x37c>)
 8004700:	4293      	cmp	r3, r2
 8004702:	d005      	beq.n	8004710 <UART_SetConfig+0x88>
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	4abf      	ldr	r2, [pc, #764]	; (8004a08 <UART_SetConfig+0x380>)
 800470a:	4293      	cmp	r3, r2
 800470c:	f040 80bd 	bne.w	800488a <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004710:	f7fe ff1c 	bl	800354c <HAL_RCC_GetPCLK2Freq>
 8004714:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004716:	68bb      	ldr	r3, [r7, #8]
 8004718:	461d      	mov	r5, r3
 800471a:	f04f 0600 	mov.w	r6, #0
 800471e:	46a8      	mov	r8, r5
 8004720:	46b1      	mov	r9, r6
 8004722:	eb18 0308 	adds.w	r3, r8, r8
 8004726:	eb49 0409 	adc.w	r4, r9, r9
 800472a:	4698      	mov	r8, r3
 800472c:	46a1      	mov	r9, r4
 800472e:	eb18 0805 	adds.w	r8, r8, r5
 8004732:	eb49 0906 	adc.w	r9, r9, r6
 8004736:	f04f 0100 	mov.w	r1, #0
 800473a:	f04f 0200 	mov.w	r2, #0
 800473e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004742:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004746:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800474a:	4688      	mov	r8, r1
 800474c:	4691      	mov	r9, r2
 800474e:	eb18 0005 	adds.w	r0, r8, r5
 8004752:	eb49 0106 	adc.w	r1, r9, r6
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	685b      	ldr	r3, [r3, #4]
 800475a:	461d      	mov	r5, r3
 800475c:	f04f 0600 	mov.w	r6, #0
 8004760:	196b      	adds	r3, r5, r5
 8004762:	eb46 0406 	adc.w	r4, r6, r6
 8004766:	461a      	mov	r2, r3
 8004768:	4623      	mov	r3, r4
 800476a:	f7fc fa15 	bl	8000b98 <__aeabi_uldivmod>
 800476e:	4603      	mov	r3, r0
 8004770:	460c      	mov	r4, r1
 8004772:	461a      	mov	r2, r3
 8004774:	4ba5      	ldr	r3, [pc, #660]	; (8004a0c <UART_SetConfig+0x384>)
 8004776:	fba3 2302 	umull	r2, r3, r3, r2
 800477a:	095b      	lsrs	r3, r3, #5
 800477c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004780:	68bb      	ldr	r3, [r7, #8]
 8004782:	461d      	mov	r5, r3
 8004784:	f04f 0600 	mov.w	r6, #0
 8004788:	46a9      	mov	r9, r5
 800478a:	46b2      	mov	sl, r6
 800478c:	eb19 0309 	adds.w	r3, r9, r9
 8004790:	eb4a 040a 	adc.w	r4, sl, sl
 8004794:	4699      	mov	r9, r3
 8004796:	46a2      	mov	sl, r4
 8004798:	eb19 0905 	adds.w	r9, r9, r5
 800479c:	eb4a 0a06 	adc.w	sl, sl, r6
 80047a0:	f04f 0100 	mov.w	r1, #0
 80047a4:	f04f 0200 	mov.w	r2, #0
 80047a8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80047ac:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80047b0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80047b4:	4689      	mov	r9, r1
 80047b6:	4692      	mov	sl, r2
 80047b8:	eb19 0005 	adds.w	r0, r9, r5
 80047bc:	eb4a 0106 	adc.w	r1, sl, r6
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	685b      	ldr	r3, [r3, #4]
 80047c4:	461d      	mov	r5, r3
 80047c6:	f04f 0600 	mov.w	r6, #0
 80047ca:	196b      	adds	r3, r5, r5
 80047cc:	eb46 0406 	adc.w	r4, r6, r6
 80047d0:	461a      	mov	r2, r3
 80047d2:	4623      	mov	r3, r4
 80047d4:	f7fc f9e0 	bl	8000b98 <__aeabi_uldivmod>
 80047d8:	4603      	mov	r3, r0
 80047da:	460c      	mov	r4, r1
 80047dc:	461a      	mov	r2, r3
 80047de:	4b8b      	ldr	r3, [pc, #556]	; (8004a0c <UART_SetConfig+0x384>)
 80047e0:	fba3 1302 	umull	r1, r3, r3, r2
 80047e4:	095b      	lsrs	r3, r3, #5
 80047e6:	2164      	movs	r1, #100	; 0x64
 80047e8:	fb01 f303 	mul.w	r3, r1, r3
 80047ec:	1ad3      	subs	r3, r2, r3
 80047ee:	00db      	lsls	r3, r3, #3
 80047f0:	3332      	adds	r3, #50	; 0x32
 80047f2:	4a86      	ldr	r2, [pc, #536]	; (8004a0c <UART_SetConfig+0x384>)
 80047f4:	fba2 2303 	umull	r2, r3, r2, r3
 80047f8:	095b      	lsrs	r3, r3, #5
 80047fa:	005b      	lsls	r3, r3, #1
 80047fc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004800:	4498      	add	r8, r3
 8004802:	68bb      	ldr	r3, [r7, #8]
 8004804:	461d      	mov	r5, r3
 8004806:	f04f 0600 	mov.w	r6, #0
 800480a:	46a9      	mov	r9, r5
 800480c:	46b2      	mov	sl, r6
 800480e:	eb19 0309 	adds.w	r3, r9, r9
 8004812:	eb4a 040a 	adc.w	r4, sl, sl
 8004816:	4699      	mov	r9, r3
 8004818:	46a2      	mov	sl, r4
 800481a:	eb19 0905 	adds.w	r9, r9, r5
 800481e:	eb4a 0a06 	adc.w	sl, sl, r6
 8004822:	f04f 0100 	mov.w	r1, #0
 8004826:	f04f 0200 	mov.w	r2, #0
 800482a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800482e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004832:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004836:	4689      	mov	r9, r1
 8004838:	4692      	mov	sl, r2
 800483a:	eb19 0005 	adds.w	r0, r9, r5
 800483e:	eb4a 0106 	adc.w	r1, sl, r6
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	685b      	ldr	r3, [r3, #4]
 8004846:	461d      	mov	r5, r3
 8004848:	f04f 0600 	mov.w	r6, #0
 800484c:	196b      	adds	r3, r5, r5
 800484e:	eb46 0406 	adc.w	r4, r6, r6
 8004852:	461a      	mov	r2, r3
 8004854:	4623      	mov	r3, r4
 8004856:	f7fc f99f 	bl	8000b98 <__aeabi_uldivmod>
 800485a:	4603      	mov	r3, r0
 800485c:	460c      	mov	r4, r1
 800485e:	461a      	mov	r2, r3
 8004860:	4b6a      	ldr	r3, [pc, #424]	; (8004a0c <UART_SetConfig+0x384>)
 8004862:	fba3 1302 	umull	r1, r3, r3, r2
 8004866:	095b      	lsrs	r3, r3, #5
 8004868:	2164      	movs	r1, #100	; 0x64
 800486a:	fb01 f303 	mul.w	r3, r1, r3
 800486e:	1ad3      	subs	r3, r2, r3
 8004870:	00db      	lsls	r3, r3, #3
 8004872:	3332      	adds	r3, #50	; 0x32
 8004874:	4a65      	ldr	r2, [pc, #404]	; (8004a0c <UART_SetConfig+0x384>)
 8004876:	fba2 2303 	umull	r2, r3, r2, r3
 800487a:	095b      	lsrs	r3, r3, #5
 800487c:	f003 0207 	and.w	r2, r3, #7
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	4442      	add	r2, r8
 8004886:	609a      	str	r2, [r3, #8]
 8004888:	e26f      	b.n	8004d6a <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800488a:	f7fe fe4b 	bl	8003524 <HAL_RCC_GetPCLK1Freq>
 800488e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004890:	68bb      	ldr	r3, [r7, #8]
 8004892:	461d      	mov	r5, r3
 8004894:	f04f 0600 	mov.w	r6, #0
 8004898:	46a8      	mov	r8, r5
 800489a:	46b1      	mov	r9, r6
 800489c:	eb18 0308 	adds.w	r3, r8, r8
 80048a0:	eb49 0409 	adc.w	r4, r9, r9
 80048a4:	4698      	mov	r8, r3
 80048a6:	46a1      	mov	r9, r4
 80048a8:	eb18 0805 	adds.w	r8, r8, r5
 80048ac:	eb49 0906 	adc.w	r9, r9, r6
 80048b0:	f04f 0100 	mov.w	r1, #0
 80048b4:	f04f 0200 	mov.w	r2, #0
 80048b8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80048bc:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80048c0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80048c4:	4688      	mov	r8, r1
 80048c6:	4691      	mov	r9, r2
 80048c8:	eb18 0005 	adds.w	r0, r8, r5
 80048cc:	eb49 0106 	adc.w	r1, r9, r6
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	685b      	ldr	r3, [r3, #4]
 80048d4:	461d      	mov	r5, r3
 80048d6:	f04f 0600 	mov.w	r6, #0
 80048da:	196b      	adds	r3, r5, r5
 80048dc:	eb46 0406 	adc.w	r4, r6, r6
 80048e0:	461a      	mov	r2, r3
 80048e2:	4623      	mov	r3, r4
 80048e4:	f7fc f958 	bl	8000b98 <__aeabi_uldivmod>
 80048e8:	4603      	mov	r3, r0
 80048ea:	460c      	mov	r4, r1
 80048ec:	461a      	mov	r2, r3
 80048ee:	4b47      	ldr	r3, [pc, #284]	; (8004a0c <UART_SetConfig+0x384>)
 80048f0:	fba3 2302 	umull	r2, r3, r3, r2
 80048f4:	095b      	lsrs	r3, r3, #5
 80048f6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80048fa:	68bb      	ldr	r3, [r7, #8]
 80048fc:	461d      	mov	r5, r3
 80048fe:	f04f 0600 	mov.w	r6, #0
 8004902:	46a9      	mov	r9, r5
 8004904:	46b2      	mov	sl, r6
 8004906:	eb19 0309 	adds.w	r3, r9, r9
 800490a:	eb4a 040a 	adc.w	r4, sl, sl
 800490e:	4699      	mov	r9, r3
 8004910:	46a2      	mov	sl, r4
 8004912:	eb19 0905 	adds.w	r9, r9, r5
 8004916:	eb4a 0a06 	adc.w	sl, sl, r6
 800491a:	f04f 0100 	mov.w	r1, #0
 800491e:	f04f 0200 	mov.w	r2, #0
 8004922:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004926:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800492a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800492e:	4689      	mov	r9, r1
 8004930:	4692      	mov	sl, r2
 8004932:	eb19 0005 	adds.w	r0, r9, r5
 8004936:	eb4a 0106 	adc.w	r1, sl, r6
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	685b      	ldr	r3, [r3, #4]
 800493e:	461d      	mov	r5, r3
 8004940:	f04f 0600 	mov.w	r6, #0
 8004944:	196b      	adds	r3, r5, r5
 8004946:	eb46 0406 	adc.w	r4, r6, r6
 800494a:	461a      	mov	r2, r3
 800494c:	4623      	mov	r3, r4
 800494e:	f7fc f923 	bl	8000b98 <__aeabi_uldivmod>
 8004952:	4603      	mov	r3, r0
 8004954:	460c      	mov	r4, r1
 8004956:	461a      	mov	r2, r3
 8004958:	4b2c      	ldr	r3, [pc, #176]	; (8004a0c <UART_SetConfig+0x384>)
 800495a:	fba3 1302 	umull	r1, r3, r3, r2
 800495e:	095b      	lsrs	r3, r3, #5
 8004960:	2164      	movs	r1, #100	; 0x64
 8004962:	fb01 f303 	mul.w	r3, r1, r3
 8004966:	1ad3      	subs	r3, r2, r3
 8004968:	00db      	lsls	r3, r3, #3
 800496a:	3332      	adds	r3, #50	; 0x32
 800496c:	4a27      	ldr	r2, [pc, #156]	; (8004a0c <UART_SetConfig+0x384>)
 800496e:	fba2 2303 	umull	r2, r3, r2, r3
 8004972:	095b      	lsrs	r3, r3, #5
 8004974:	005b      	lsls	r3, r3, #1
 8004976:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800497a:	4498      	add	r8, r3
 800497c:	68bb      	ldr	r3, [r7, #8]
 800497e:	461d      	mov	r5, r3
 8004980:	f04f 0600 	mov.w	r6, #0
 8004984:	46a9      	mov	r9, r5
 8004986:	46b2      	mov	sl, r6
 8004988:	eb19 0309 	adds.w	r3, r9, r9
 800498c:	eb4a 040a 	adc.w	r4, sl, sl
 8004990:	4699      	mov	r9, r3
 8004992:	46a2      	mov	sl, r4
 8004994:	eb19 0905 	adds.w	r9, r9, r5
 8004998:	eb4a 0a06 	adc.w	sl, sl, r6
 800499c:	f04f 0100 	mov.w	r1, #0
 80049a0:	f04f 0200 	mov.w	r2, #0
 80049a4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80049a8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80049ac:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80049b0:	4689      	mov	r9, r1
 80049b2:	4692      	mov	sl, r2
 80049b4:	eb19 0005 	adds.w	r0, r9, r5
 80049b8:	eb4a 0106 	adc.w	r1, sl, r6
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	685b      	ldr	r3, [r3, #4]
 80049c0:	461d      	mov	r5, r3
 80049c2:	f04f 0600 	mov.w	r6, #0
 80049c6:	196b      	adds	r3, r5, r5
 80049c8:	eb46 0406 	adc.w	r4, r6, r6
 80049cc:	461a      	mov	r2, r3
 80049ce:	4623      	mov	r3, r4
 80049d0:	f7fc f8e2 	bl	8000b98 <__aeabi_uldivmod>
 80049d4:	4603      	mov	r3, r0
 80049d6:	460c      	mov	r4, r1
 80049d8:	461a      	mov	r2, r3
 80049da:	4b0c      	ldr	r3, [pc, #48]	; (8004a0c <UART_SetConfig+0x384>)
 80049dc:	fba3 1302 	umull	r1, r3, r3, r2
 80049e0:	095b      	lsrs	r3, r3, #5
 80049e2:	2164      	movs	r1, #100	; 0x64
 80049e4:	fb01 f303 	mul.w	r3, r1, r3
 80049e8:	1ad3      	subs	r3, r2, r3
 80049ea:	00db      	lsls	r3, r3, #3
 80049ec:	3332      	adds	r3, #50	; 0x32
 80049ee:	4a07      	ldr	r2, [pc, #28]	; (8004a0c <UART_SetConfig+0x384>)
 80049f0:	fba2 2303 	umull	r2, r3, r2, r3
 80049f4:	095b      	lsrs	r3, r3, #5
 80049f6:	f003 0207 	and.w	r2, r3, #7
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	4442      	add	r2, r8
 8004a00:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8004a02:	e1b2      	b.n	8004d6a <UART_SetConfig+0x6e2>
 8004a04:	40011000 	.word	0x40011000
 8004a08:	40011400 	.word	0x40011400
 8004a0c:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	4ad7      	ldr	r2, [pc, #860]	; (8004d74 <UART_SetConfig+0x6ec>)
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d005      	beq.n	8004a26 <UART_SetConfig+0x39e>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	4ad6      	ldr	r2, [pc, #856]	; (8004d78 <UART_SetConfig+0x6f0>)
 8004a20:	4293      	cmp	r3, r2
 8004a22:	f040 80d1 	bne.w	8004bc8 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8004a26:	f7fe fd91 	bl	800354c <HAL_RCC_GetPCLK2Freq>
 8004a2a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004a2c:	68bb      	ldr	r3, [r7, #8]
 8004a2e:	469a      	mov	sl, r3
 8004a30:	f04f 0b00 	mov.w	fp, #0
 8004a34:	46d0      	mov	r8, sl
 8004a36:	46d9      	mov	r9, fp
 8004a38:	eb18 0308 	adds.w	r3, r8, r8
 8004a3c:	eb49 0409 	adc.w	r4, r9, r9
 8004a40:	4698      	mov	r8, r3
 8004a42:	46a1      	mov	r9, r4
 8004a44:	eb18 080a 	adds.w	r8, r8, sl
 8004a48:	eb49 090b 	adc.w	r9, r9, fp
 8004a4c:	f04f 0100 	mov.w	r1, #0
 8004a50:	f04f 0200 	mov.w	r2, #0
 8004a54:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004a58:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004a5c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004a60:	4688      	mov	r8, r1
 8004a62:	4691      	mov	r9, r2
 8004a64:	eb1a 0508 	adds.w	r5, sl, r8
 8004a68:	eb4b 0609 	adc.w	r6, fp, r9
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	685b      	ldr	r3, [r3, #4]
 8004a70:	4619      	mov	r1, r3
 8004a72:	f04f 0200 	mov.w	r2, #0
 8004a76:	f04f 0300 	mov.w	r3, #0
 8004a7a:	f04f 0400 	mov.w	r4, #0
 8004a7e:	0094      	lsls	r4, r2, #2
 8004a80:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004a84:	008b      	lsls	r3, r1, #2
 8004a86:	461a      	mov	r2, r3
 8004a88:	4623      	mov	r3, r4
 8004a8a:	4628      	mov	r0, r5
 8004a8c:	4631      	mov	r1, r6
 8004a8e:	f7fc f883 	bl	8000b98 <__aeabi_uldivmod>
 8004a92:	4603      	mov	r3, r0
 8004a94:	460c      	mov	r4, r1
 8004a96:	461a      	mov	r2, r3
 8004a98:	4bb8      	ldr	r3, [pc, #736]	; (8004d7c <UART_SetConfig+0x6f4>)
 8004a9a:	fba3 2302 	umull	r2, r3, r3, r2
 8004a9e:	095b      	lsrs	r3, r3, #5
 8004aa0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004aa4:	68bb      	ldr	r3, [r7, #8]
 8004aa6:	469b      	mov	fp, r3
 8004aa8:	f04f 0c00 	mov.w	ip, #0
 8004aac:	46d9      	mov	r9, fp
 8004aae:	46e2      	mov	sl, ip
 8004ab0:	eb19 0309 	adds.w	r3, r9, r9
 8004ab4:	eb4a 040a 	adc.w	r4, sl, sl
 8004ab8:	4699      	mov	r9, r3
 8004aba:	46a2      	mov	sl, r4
 8004abc:	eb19 090b 	adds.w	r9, r9, fp
 8004ac0:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004ac4:	f04f 0100 	mov.w	r1, #0
 8004ac8:	f04f 0200 	mov.w	r2, #0
 8004acc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004ad0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004ad4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004ad8:	4689      	mov	r9, r1
 8004ada:	4692      	mov	sl, r2
 8004adc:	eb1b 0509 	adds.w	r5, fp, r9
 8004ae0:	eb4c 060a 	adc.w	r6, ip, sl
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	685b      	ldr	r3, [r3, #4]
 8004ae8:	4619      	mov	r1, r3
 8004aea:	f04f 0200 	mov.w	r2, #0
 8004aee:	f04f 0300 	mov.w	r3, #0
 8004af2:	f04f 0400 	mov.w	r4, #0
 8004af6:	0094      	lsls	r4, r2, #2
 8004af8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004afc:	008b      	lsls	r3, r1, #2
 8004afe:	461a      	mov	r2, r3
 8004b00:	4623      	mov	r3, r4
 8004b02:	4628      	mov	r0, r5
 8004b04:	4631      	mov	r1, r6
 8004b06:	f7fc f847 	bl	8000b98 <__aeabi_uldivmod>
 8004b0a:	4603      	mov	r3, r0
 8004b0c:	460c      	mov	r4, r1
 8004b0e:	461a      	mov	r2, r3
 8004b10:	4b9a      	ldr	r3, [pc, #616]	; (8004d7c <UART_SetConfig+0x6f4>)
 8004b12:	fba3 1302 	umull	r1, r3, r3, r2
 8004b16:	095b      	lsrs	r3, r3, #5
 8004b18:	2164      	movs	r1, #100	; 0x64
 8004b1a:	fb01 f303 	mul.w	r3, r1, r3
 8004b1e:	1ad3      	subs	r3, r2, r3
 8004b20:	011b      	lsls	r3, r3, #4
 8004b22:	3332      	adds	r3, #50	; 0x32
 8004b24:	4a95      	ldr	r2, [pc, #596]	; (8004d7c <UART_SetConfig+0x6f4>)
 8004b26:	fba2 2303 	umull	r2, r3, r2, r3
 8004b2a:	095b      	lsrs	r3, r3, #5
 8004b2c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004b30:	4498      	add	r8, r3
 8004b32:	68bb      	ldr	r3, [r7, #8]
 8004b34:	469b      	mov	fp, r3
 8004b36:	f04f 0c00 	mov.w	ip, #0
 8004b3a:	46d9      	mov	r9, fp
 8004b3c:	46e2      	mov	sl, ip
 8004b3e:	eb19 0309 	adds.w	r3, r9, r9
 8004b42:	eb4a 040a 	adc.w	r4, sl, sl
 8004b46:	4699      	mov	r9, r3
 8004b48:	46a2      	mov	sl, r4
 8004b4a:	eb19 090b 	adds.w	r9, r9, fp
 8004b4e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004b52:	f04f 0100 	mov.w	r1, #0
 8004b56:	f04f 0200 	mov.w	r2, #0
 8004b5a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004b5e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004b62:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004b66:	4689      	mov	r9, r1
 8004b68:	4692      	mov	sl, r2
 8004b6a:	eb1b 0509 	adds.w	r5, fp, r9
 8004b6e:	eb4c 060a 	adc.w	r6, ip, sl
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	685b      	ldr	r3, [r3, #4]
 8004b76:	4619      	mov	r1, r3
 8004b78:	f04f 0200 	mov.w	r2, #0
 8004b7c:	f04f 0300 	mov.w	r3, #0
 8004b80:	f04f 0400 	mov.w	r4, #0
 8004b84:	0094      	lsls	r4, r2, #2
 8004b86:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004b8a:	008b      	lsls	r3, r1, #2
 8004b8c:	461a      	mov	r2, r3
 8004b8e:	4623      	mov	r3, r4
 8004b90:	4628      	mov	r0, r5
 8004b92:	4631      	mov	r1, r6
 8004b94:	f7fc f800 	bl	8000b98 <__aeabi_uldivmod>
 8004b98:	4603      	mov	r3, r0
 8004b9a:	460c      	mov	r4, r1
 8004b9c:	461a      	mov	r2, r3
 8004b9e:	4b77      	ldr	r3, [pc, #476]	; (8004d7c <UART_SetConfig+0x6f4>)
 8004ba0:	fba3 1302 	umull	r1, r3, r3, r2
 8004ba4:	095b      	lsrs	r3, r3, #5
 8004ba6:	2164      	movs	r1, #100	; 0x64
 8004ba8:	fb01 f303 	mul.w	r3, r1, r3
 8004bac:	1ad3      	subs	r3, r2, r3
 8004bae:	011b      	lsls	r3, r3, #4
 8004bb0:	3332      	adds	r3, #50	; 0x32
 8004bb2:	4a72      	ldr	r2, [pc, #456]	; (8004d7c <UART_SetConfig+0x6f4>)
 8004bb4:	fba2 2303 	umull	r2, r3, r2, r3
 8004bb8:	095b      	lsrs	r3, r3, #5
 8004bba:	f003 020f 	and.w	r2, r3, #15
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	4442      	add	r2, r8
 8004bc4:	609a      	str	r2, [r3, #8]
 8004bc6:	e0d0      	b.n	8004d6a <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8004bc8:	f7fe fcac 	bl	8003524 <HAL_RCC_GetPCLK1Freq>
 8004bcc:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004bce:	68bb      	ldr	r3, [r7, #8]
 8004bd0:	469a      	mov	sl, r3
 8004bd2:	f04f 0b00 	mov.w	fp, #0
 8004bd6:	46d0      	mov	r8, sl
 8004bd8:	46d9      	mov	r9, fp
 8004bda:	eb18 0308 	adds.w	r3, r8, r8
 8004bde:	eb49 0409 	adc.w	r4, r9, r9
 8004be2:	4698      	mov	r8, r3
 8004be4:	46a1      	mov	r9, r4
 8004be6:	eb18 080a 	adds.w	r8, r8, sl
 8004bea:	eb49 090b 	adc.w	r9, r9, fp
 8004bee:	f04f 0100 	mov.w	r1, #0
 8004bf2:	f04f 0200 	mov.w	r2, #0
 8004bf6:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004bfa:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004bfe:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004c02:	4688      	mov	r8, r1
 8004c04:	4691      	mov	r9, r2
 8004c06:	eb1a 0508 	adds.w	r5, sl, r8
 8004c0a:	eb4b 0609 	adc.w	r6, fp, r9
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	685b      	ldr	r3, [r3, #4]
 8004c12:	4619      	mov	r1, r3
 8004c14:	f04f 0200 	mov.w	r2, #0
 8004c18:	f04f 0300 	mov.w	r3, #0
 8004c1c:	f04f 0400 	mov.w	r4, #0
 8004c20:	0094      	lsls	r4, r2, #2
 8004c22:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004c26:	008b      	lsls	r3, r1, #2
 8004c28:	461a      	mov	r2, r3
 8004c2a:	4623      	mov	r3, r4
 8004c2c:	4628      	mov	r0, r5
 8004c2e:	4631      	mov	r1, r6
 8004c30:	f7fb ffb2 	bl	8000b98 <__aeabi_uldivmod>
 8004c34:	4603      	mov	r3, r0
 8004c36:	460c      	mov	r4, r1
 8004c38:	461a      	mov	r2, r3
 8004c3a:	4b50      	ldr	r3, [pc, #320]	; (8004d7c <UART_SetConfig+0x6f4>)
 8004c3c:	fba3 2302 	umull	r2, r3, r3, r2
 8004c40:	095b      	lsrs	r3, r3, #5
 8004c42:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004c46:	68bb      	ldr	r3, [r7, #8]
 8004c48:	469b      	mov	fp, r3
 8004c4a:	f04f 0c00 	mov.w	ip, #0
 8004c4e:	46d9      	mov	r9, fp
 8004c50:	46e2      	mov	sl, ip
 8004c52:	eb19 0309 	adds.w	r3, r9, r9
 8004c56:	eb4a 040a 	adc.w	r4, sl, sl
 8004c5a:	4699      	mov	r9, r3
 8004c5c:	46a2      	mov	sl, r4
 8004c5e:	eb19 090b 	adds.w	r9, r9, fp
 8004c62:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004c66:	f04f 0100 	mov.w	r1, #0
 8004c6a:	f04f 0200 	mov.w	r2, #0
 8004c6e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004c72:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004c76:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004c7a:	4689      	mov	r9, r1
 8004c7c:	4692      	mov	sl, r2
 8004c7e:	eb1b 0509 	adds.w	r5, fp, r9
 8004c82:	eb4c 060a 	adc.w	r6, ip, sl
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	685b      	ldr	r3, [r3, #4]
 8004c8a:	4619      	mov	r1, r3
 8004c8c:	f04f 0200 	mov.w	r2, #0
 8004c90:	f04f 0300 	mov.w	r3, #0
 8004c94:	f04f 0400 	mov.w	r4, #0
 8004c98:	0094      	lsls	r4, r2, #2
 8004c9a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004c9e:	008b      	lsls	r3, r1, #2
 8004ca0:	461a      	mov	r2, r3
 8004ca2:	4623      	mov	r3, r4
 8004ca4:	4628      	mov	r0, r5
 8004ca6:	4631      	mov	r1, r6
 8004ca8:	f7fb ff76 	bl	8000b98 <__aeabi_uldivmod>
 8004cac:	4603      	mov	r3, r0
 8004cae:	460c      	mov	r4, r1
 8004cb0:	461a      	mov	r2, r3
 8004cb2:	4b32      	ldr	r3, [pc, #200]	; (8004d7c <UART_SetConfig+0x6f4>)
 8004cb4:	fba3 1302 	umull	r1, r3, r3, r2
 8004cb8:	095b      	lsrs	r3, r3, #5
 8004cba:	2164      	movs	r1, #100	; 0x64
 8004cbc:	fb01 f303 	mul.w	r3, r1, r3
 8004cc0:	1ad3      	subs	r3, r2, r3
 8004cc2:	011b      	lsls	r3, r3, #4
 8004cc4:	3332      	adds	r3, #50	; 0x32
 8004cc6:	4a2d      	ldr	r2, [pc, #180]	; (8004d7c <UART_SetConfig+0x6f4>)
 8004cc8:	fba2 2303 	umull	r2, r3, r2, r3
 8004ccc:	095b      	lsrs	r3, r3, #5
 8004cce:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004cd2:	4498      	add	r8, r3
 8004cd4:	68bb      	ldr	r3, [r7, #8]
 8004cd6:	469b      	mov	fp, r3
 8004cd8:	f04f 0c00 	mov.w	ip, #0
 8004cdc:	46d9      	mov	r9, fp
 8004cde:	46e2      	mov	sl, ip
 8004ce0:	eb19 0309 	adds.w	r3, r9, r9
 8004ce4:	eb4a 040a 	adc.w	r4, sl, sl
 8004ce8:	4699      	mov	r9, r3
 8004cea:	46a2      	mov	sl, r4
 8004cec:	eb19 090b 	adds.w	r9, r9, fp
 8004cf0:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004cf4:	f04f 0100 	mov.w	r1, #0
 8004cf8:	f04f 0200 	mov.w	r2, #0
 8004cfc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004d00:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004d04:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004d08:	4689      	mov	r9, r1
 8004d0a:	4692      	mov	sl, r2
 8004d0c:	eb1b 0509 	adds.w	r5, fp, r9
 8004d10:	eb4c 060a 	adc.w	r6, ip, sl
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	685b      	ldr	r3, [r3, #4]
 8004d18:	4619      	mov	r1, r3
 8004d1a:	f04f 0200 	mov.w	r2, #0
 8004d1e:	f04f 0300 	mov.w	r3, #0
 8004d22:	f04f 0400 	mov.w	r4, #0
 8004d26:	0094      	lsls	r4, r2, #2
 8004d28:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004d2c:	008b      	lsls	r3, r1, #2
 8004d2e:	461a      	mov	r2, r3
 8004d30:	4623      	mov	r3, r4
 8004d32:	4628      	mov	r0, r5
 8004d34:	4631      	mov	r1, r6
 8004d36:	f7fb ff2f 	bl	8000b98 <__aeabi_uldivmod>
 8004d3a:	4603      	mov	r3, r0
 8004d3c:	460c      	mov	r4, r1
 8004d3e:	461a      	mov	r2, r3
 8004d40:	4b0e      	ldr	r3, [pc, #56]	; (8004d7c <UART_SetConfig+0x6f4>)
 8004d42:	fba3 1302 	umull	r1, r3, r3, r2
 8004d46:	095b      	lsrs	r3, r3, #5
 8004d48:	2164      	movs	r1, #100	; 0x64
 8004d4a:	fb01 f303 	mul.w	r3, r1, r3
 8004d4e:	1ad3      	subs	r3, r2, r3
 8004d50:	011b      	lsls	r3, r3, #4
 8004d52:	3332      	adds	r3, #50	; 0x32
 8004d54:	4a09      	ldr	r2, [pc, #36]	; (8004d7c <UART_SetConfig+0x6f4>)
 8004d56:	fba2 2303 	umull	r2, r3, r2, r3
 8004d5a:	095b      	lsrs	r3, r3, #5
 8004d5c:	f003 020f 	and.w	r2, r3, #15
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	4442      	add	r2, r8
 8004d66:	609a      	str	r2, [r3, #8]
}
 8004d68:	e7ff      	b.n	8004d6a <UART_SetConfig+0x6e2>
 8004d6a:	bf00      	nop
 8004d6c:	3714      	adds	r7, #20
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d74:	40011000 	.word	0x40011000
 8004d78:	40011400 	.word	0x40011400
 8004d7c:	51eb851f 	.word	0x51eb851f

08004d80 <__errno>:
 8004d80:	4b01      	ldr	r3, [pc, #4]	; (8004d88 <__errno+0x8>)
 8004d82:	6818      	ldr	r0, [r3, #0]
 8004d84:	4770      	bx	lr
 8004d86:	bf00      	nop
 8004d88:	2000000c 	.word	0x2000000c

08004d8c <__libc_init_array>:
 8004d8c:	b570      	push	{r4, r5, r6, lr}
 8004d8e:	4e0d      	ldr	r6, [pc, #52]	; (8004dc4 <__libc_init_array+0x38>)
 8004d90:	4c0d      	ldr	r4, [pc, #52]	; (8004dc8 <__libc_init_array+0x3c>)
 8004d92:	1ba4      	subs	r4, r4, r6
 8004d94:	10a4      	asrs	r4, r4, #2
 8004d96:	2500      	movs	r5, #0
 8004d98:	42a5      	cmp	r5, r4
 8004d9a:	d109      	bne.n	8004db0 <__libc_init_array+0x24>
 8004d9c:	4e0b      	ldr	r6, [pc, #44]	; (8004dcc <__libc_init_array+0x40>)
 8004d9e:	4c0c      	ldr	r4, [pc, #48]	; (8004dd0 <__libc_init_array+0x44>)
 8004da0:	f001 fc7c 	bl	800669c <_init>
 8004da4:	1ba4      	subs	r4, r4, r6
 8004da6:	10a4      	asrs	r4, r4, #2
 8004da8:	2500      	movs	r5, #0
 8004daa:	42a5      	cmp	r5, r4
 8004dac:	d105      	bne.n	8004dba <__libc_init_array+0x2e>
 8004dae:	bd70      	pop	{r4, r5, r6, pc}
 8004db0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004db4:	4798      	blx	r3
 8004db6:	3501      	adds	r5, #1
 8004db8:	e7ee      	b.n	8004d98 <__libc_init_array+0xc>
 8004dba:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004dbe:	4798      	blx	r3
 8004dc0:	3501      	adds	r5, #1
 8004dc2:	e7f2      	b.n	8004daa <__libc_init_array+0x1e>
 8004dc4:	08006810 	.word	0x08006810
 8004dc8:	08006810 	.word	0x08006810
 8004dcc:	08006810 	.word	0x08006810
 8004dd0:	08006814 	.word	0x08006814

08004dd4 <memset>:
 8004dd4:	4402      	add	r2, r0
 8004dd6:	4603      	mov	r3, r0
 8004dd8:	4293      	cmp	r3, r2
 8004dda:	d100      	bne.n	8004dde <memset+0xa>
 8004ddc:	4770      	bx	lr
 8004dde:	f803 1b01 	strb.w	r1, [r3], #1
 8004de2:	e7f9      	b.n	8004dd8 <memset+0x4>

08004de4 <siprintf>:
 8004de4:	b40e      	push	{r1, r2, r3}
 8004de6:	b500      	push	{lr}
 8004de8:	b09c      	sub	sp, #112	; 0x70
 8004dea:	ab1d      	add	r3, sp, #116	; 0x74
 8004dec:	9002      	str	r0, [sp, #8]
 8004dee:	9006      	str	r0, [sp, #24]
 8004df0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004df4:	4809      	ldr	r0, [pc, #36]	; (8004e1c <siprintf+0x38>)
 8004df6:	9107      	str	r1, [sp, #28]
 8004df8:	9104      	str	r1, [sp, #16]
 8004dfa:	4909      	ldr	r1, [pc, #36]	; (8004e20 <siprintf+0x3c>)
 8004dfc:	f853 2b04 	ldr.w	r2, [r3], #4
 8004e00:	9105      	str	r1, [sp, #20]
 8004e02:	6800      	ldr	r0, [r0, #0]
 8004e04:	9301      	str	r3, [sp, #4]
 8004e06:	a902      	add	r1, sp, #8
 8004e08:	f000 f866 	bl	8004ed8 <_svfiprintf_r>
 8004e0c:	9b02      	ldr	r3, [sp, #8]
 8004e0e:	2200      	movs	r2, #0
 8004e10:	701a      	strb	r2, [r3, #0]
 8004e12:	b01c      	add	sp, #112	; 0x70
 8004e14:	f85d eb04 	ldr.w	lr, [sp], #4
 8004e18:	b003      	add	sp, #12
 8004e1a:	4770      	bx	lr
 8004e1c:	2000000c 	.word	0x2000000c
 8004e20:	ffff0208 	.word	0xffff0208

08004e24 <__ssputs_r>:
 8004e24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004e28:	688e      	ldr	r6, [r1, #8]
 8004e2a:	429e      	cmp	r6, r3
 8004e2c:	4682      	mov	sl, r0
 8004e2e:	460c      	mov	r4, r1
 8004e30:	4690      	mov	r8, r2
 8004e32:	4699      	mov	r9, r3
 8004e34:	d837      	bhi.n	8004ea6 <__ssputs_r+0x82>
 8004e36:	898a      	ldrh	r2, [r1, #12]
 8004e38:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004e3c:	d031      	beq.n	8004ea2 <__ssputs_r+0x7e>
 8004e3e:	6825      	ldr	r5, [r4, #0]
 8004e40:	6909      	ldr	r1, [r1, #16]
 8004e42:	1a6f      	subs	r7, r5, r1
 8004e44:	6965      	ldr	r5, [r4, #20]
 8004e46:	2302      	movs	r3, #2
 8004e48:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004e4c:	fb95 f5f3 	sdiv	r5, r5, r3
 8004e50:	f109 0301 	add.w	r3, r9, #1
 8004e54:	443b      	add	r3, r7
 8004e56:	429d      	cmp	r5, r3
 8004e58:	bf38      	it	cc
 8004e5a:	461d      	movcc	r5, r3
 8004e5c:	0553      	lsls	r3, r2, #21
 8004e5e:	d530      	bpl.n	8004ec2 <__ssputs_r+0x9e>
 8004e60:	4629      	mov	r1, r5
 8004e62:	f000 fb2b 	bl	80054bc <_malloc_r>
 8004e66:	4606      	mov	r6, r0
 8004e68:	b950      	cbnz	r0, 8004e80 <__ssputs_r+0x5c>
 8004e6a:	230c      	movs	r3, #12
 8004e6c:	f8ca 3000 	str.w	r3, [sl]
 8004e70:	89a3      	ldrh	r3, [r4, #12]
 8004e72:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004e76:	81a3      	strh	r3, [r4, #12]
 8004e78:	f04f 30ff 	mov.w	r0, #4294967295
 8004e7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e80:	463a      	mov	r2, r7
 8004e82:	6921      	ldr	r1, [r4, #16]
 8004e84:	f000 faa8 	bl	80053d8 <memcpy>
 8004e88:	89a3      	ldrh	r3, [r4, #12]
 8004e8a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004e8e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004e92:	81a3      	strh	r3, [r4, #12]
 8004e94:	6126      	str	r6, [r4, #16]
 8004e96:	6165      	str	r5, [r4, #20]
 8004e98:	443e      	add	r6, r7
 8004e9a:	1bed      	subs	r5, r5, r7
 8004e9c:	6026      	str	r6, [r4, #0]
 8004e9e:	60a5      	str	r5, [r4, #8]
 8004ea0:	464e      	mov	r6, r9
 8004ea2:	454e      	cmp	r6, r9
 8004ea4:	d900      	bls.n	8004ea8 <__ssputs_r+0x84>
 8004ea6:	464e      	mov	r6, r9
 8004ea8:	4632      	mov	r2, r6
 8004eaa:	4641      	mov	r1, r8
 8004eac:	6820      	ldr	r0, [r4, #0]
 8004eae:	f000 fa9e 	bl	80053ee <memmove>
 8004eb2:	68a3      	ldr	r3, [r4, #8]
 8004eb4:	1b9b      	subs	r3, r3, r6
 8004eb6:	60a3      	str	r3, [r4, #8]
 8004eb8:	6823      	ldr	r3, [r4, #0]
 8004eba:	441e      	add	r6, r3
 8004ebc:	6026      	str	r6, [r4, #0]
 8004ebe:	2000      	movs	r0, #0
 8004ec0:	e7dc      	b.n	8004e7c <__ssputs_r+0x58>
 8004ec2:	462a      	mov	r2, r5
 8004ec4:	f000 fb54 	bl	8005570 <_realloc_r>
 8004ec8:	4606      	mov	r6, r0
 8004eca:	2800      	cmp	r0, #0
 8004ecc:	d1e2      	bne.n	8004e94 <__ssputs_r+0x70>
 8004ece:	6921      	ldr	r1, [r4, #16]
 8004ed0:	4650      	mov	r0, sl
 8004ed2:	f000 faa5 	bl	8005420 <_free_r>
 8004ed6:	e7c8      	b.n	8004e6a <__ssputs_r+0x46>

08004ed8 <_svfiprintf_r>:
 8004ed8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004edc:	461d      	mov	r5, r3
 8004ede:	898b      	ldrh	r3, [r1, #12]
 8004ee0:	061f      	lsls	r7, r3, #24
 8004ee2:	b09d      	sub	sp, #116	; 0x74
 8004ee4:	4680      	mov	r8, r0
 8004ee6:	460c      	mov	r4, r1
 8004ee8:	4616      	mov	r6, r2
 8004eea:	d50f      	bpl.n	8004f0c <_svfiprintf_r+0x34>
 8004eec:	690b      	ldr	r3, [r1, #16]
 8004eee:	b96b      	cbnz	r3, 8004f0c <_svfiprintf_r+0x34>
 8004ef0:	2140      	movs	r1, #64	; 0x40
 8004ef2:	f000 fae3 	bl	80054bc <_malloc_r>
 8004ef6:	6020      	str	r0, [r4, #0]
 8004ef8:	6120      	str	r0, [r4, #16]
 8004efa:	b928      	cbnz	r0, 8004f08 <_svfiprintf_r+0x30>
 8004efc:	230c      	movs	r3, #12
 8004efe:	f8c8 3000 	str.w	r3, [r8]
 8004f02:	f04f 30ff 	mov.w	r0, #4294967295
 8004f06:	e0c8      	b.n	800509a <_svfiprintf_r+0x1c2>
 8004f08:	2340      	movs	r3, #64	; 0x40
 8004f0a:	6163      	str	r3, [r4, #20]
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	9309      	str	r3, [sp, #36]	; 0x24
 8004f10:	2320      	movs	r3, #32
 8004f12:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004f16:	2330      	movs	r3, #48	; 0x30
 8004f18:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004f1c:	9503      	str	r5, [sp, #12]
 8004f1e:	f04f 0b01 	mov.w	fp, #1
 8004f22:	4637      	mov	r7, r6
 8004f24:	463d      	mov	r5, r7
 8004f26:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004f2a:	b10b      	cbz	r3, 8004f30 <_svfiprintf_r+0x58>
 8004f2c:	2b25      	cmp	r3, #37	; 0x25
 8004f2e:	d13e      	bne.n	8004fae <_svfiprintf_r+0xd6>
 8004f30:	ebb7 0a06 	subs.w	sl, r7, r6
 8004f34:	d00b      	beq.n	8004f4e <_svfiprintf_r+0x76>
 8004f36:	4653      	mov	r3, sl
 8004f38:	4632      	mov	r2, r6
 8004f3a:	4621      	mov	r1, r4
 8004f3c:	4640      	mov	r0, r8
 8004f3e:	f7ff ff71 	bl	8004e24 <__ssputs_r>
 8004f42:	3001      	adds	r0, #1
 8004f44:	f000 80a4 	beq.w	8005090 <_svfiprintf_r+0x1b8>
 8004f48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f4a:	4453      	add	r3, sl
 8004f4c:	9309      	str	r3, [sp, #36]	; 0x24
 8004f4e:	783b      	ldrb	r3, [r7, #0]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	f000 809d 	beq.w	8005090 <_svfiprintf_r+0x1b8>
 8004f56:	2300      	movs	r3, #0
 8004f58:	f04f 32ff 	mov.w	r2, #4294967295
 8004f5c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004f60:	9304      	str	r3, [sp, #16]
 8004f62:	9307      	str	r3, [sp, #28]
 8004f64:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004f68:	931a      	str	r3, [sp, #104]	; 0x68
 8004f6a:	462f      	mov	r7, r5
 8004f6c:	2205      	movs	r2, #5
 8004f6e:	f817 1b01 	ldrb.w	r1, [r7], #1
 8004f72:	4850      	ldr	r0, [pc, #320]	; (80050b4 <_svfiprintf_r+0x1dc>)
 8004f74:	f7fb f934 	bl	80001e0 <memchr>
 8004f78:	9b04      	ldr	r3, [sp, #16]
 8004f7a:	b9d0      	cbnz	r0, 8004fb2 <_svfiprintf_r+0xda>
 8004f7c:	06d9      	lsls	r1, r3, #27
 8004f7e:	bf44      	itt	mi
 8004f80:	2220      	movmi	r2, #32
 8004f82:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004f86:	071a      	lsls	r2, r3, #28
 8004f88:	bf44      	itt	mi
 8004f8a:	222b      	movmi	r2, #43	; 0x2b
 8004f8c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004f90:	782a      	ldrb	r2, [r5, #0]
 8004f92:	2a2a      	cmp	r2, #42	; 0x2a
 8004f94:	d015      	beq.n	8004fc2 <_svfiprintf_r+0xea>
 8004f96:	9a07      	ldr	r2, [sp, #28]
 8004f98:	462f      	mov	r7, r5
 8004f9a:	2000      	movs	r0, #0
 8004f9c:	250a      	movs	r5, #10
 8004f9e:	4639      	mov	r1, r7
 8004fa0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004fa4:	3b30      	subs	r3, #48	; 0x30
 8004fa6:	2b09      	cmp	r3, #9
 8004fa8:	d94d      	bls.n	8005046 <_svfiprintf_r+0x16e>
 8004faa:	b1b8      	cbz	r0, 8004fdc <_svfiprintf_r+0x104>
 8004fac:	e00f      	b.n	8004fce <_svfiprintf_r+0xf6>
 8004fae:	462f      	mov	r7, r5
 8004fb0:	e7b8      	b.n	8004f24 <_svfiprintf_r+0x4c>
 8004fb2:	4a40      	ldr	r2, [pc, #256]	; (80050b4 <_svfiprintf_r+0x1dc>)
 8004fb4:	1a80      	subs	r0, r0, r2
 8004fb6:	fa0b f000 	lsl.w	r0, fp, r0
 8004fba:	4318      	orrs	r0, r3
 8004fbc:	9004      	str	r0, [sp, #16]
 8004fbe:	463d      	mov	r5, r7
 8004fc0:	e7d3      	b.n	8004f6a <_svfiprintf_r+0x92>
 8004fc2:	9a03      	ldr	r2, [sp, #12]
 8004fc4:	1d11      	adds	r1, r2, #4
 8004fc6:	6812      	ldr	r2, [r2, #0]
 8004fc8:	9103      	str	r1, [sp, #12]
 8004fca:	2a00      	cmp	r2, #0
 8004fcc:	db01      	blt.n	8004fd2 <_svfiprintf_r+0xfa>
 8004fce:	9207      	str	r2, [sp, #28]
 8004fd0:	e004      	b.n	8004fdc <_svfiprintf_r+0x104>
 8004fd2:	4252      	negs	r2, r2
 8004fd4:	f043 0302 	orr.w	r3, r3, #2
 8004fd8:	9207      	str	r2, [sp, #28]
 8004fda:	9304      	str	r3, [sp, #16]
 8004fdc:	783b      	ldrb	r3, [r7, #0]
 8004fde:	2b2e      	cmp	r3, #46	; 0x2e
 8004fe0:	d10c      	bne.n	8004ffc <_svfiprintf_r+0x124>
 8004fe2:	787b      	ldrb	r3, [r7, #1]
 8004fe4:	2b2a      	cmp	r3, #42	; 0x2a
 8004fe6:	d133      	bne.n	8005050 <_svfiprintf_r+0x178>
 8004fe8:	9b03      	ldr	r3, [sp, #12]
 8004fea:	1d1a      	adds	r2, r3, #4
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	9203      	str	r2, [sp, #12]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	bfb8      	it	lt
 8004ff4:	f04f 33ff 	movlt.w	r3, #4294967295
 8004ff8:	3702      	adds	r7, #2
 8004ffa:	9305      	str	r3, [sp, #20]
 8004ffc:	4d2e      	ldr	r5, [pc, #184]	; (80050b8 <_svfiprintf_r+0x1e0>)
 8004ffe:	7839      	ldrb	r1, [r7, #0]
 8005000:	2203      	movs	r2, #3
 8005002:	4628      	mov	r0, r5
 8005004:	f7fb f8ec 	bl	80001e0 <memchr>
 8005008:	b138      	cbz	r0, 800501a <_svfiprintf_r+0x142>
 800500a:	2340      	movs	r3, #64	; 0x40
 800500c:	1b40      	subs	r0, r0, r5
 800500e:	fa03 f000 	lsl.w	r0, r3, r0
 8005012:	9b04      	ldr	r3, [sp, #16]
 8005014:	4303      	orrs	r3, r0
 8005016:	3701      	adds	r7, #1
 8005018:	9304      	str	r3, [sp, #16]
 800501a:	7839      	ldrb	r1, [r7, #0]
 800501c:	4827      	ldr	r0, [pc, #156]	; (80050bc <_svfiprintf_r+0x1e4>)
 800501e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005022:	2206      	movs	r2, #6
 8005024:	1c7e      	adds	r6, r7, #1
 8005026:	f7fb f8db 	bl	80001e0 <memchr>
 800502a:	2800      	cmp	r0, #0
 800502c:	d038      	beq.n	80050a0 <_svfiprintf_r+0x1c8>
 800502e:	4b24      	ldr	r3, [pc, #144]	; (80050c0 <_svfiprintf_r+0x1e8>)
 8005030:	bb13      	cbnz	r3, 8005078 <_svfiprintf_r+0x1a0>
 8005032:	9b03      	ldr	r3, [sp, #12]
 8005034:	3307      	adds	r3, #7
 8005036:	f023 0307 	bic.w	r3, r3, #7
 800503a:	3308      	adds	r3, #8
 800503c:	9303      	str	r3, [sp, #12]
 800503e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005040:	444b      	add	r3, r9
 8005042:	9309      	str	r3, [sp, #36]	; 0x24
 8005044:	e76d      	b.n	8004f22 <_svfiprintf_r+0x4a>
 8005046:	fb05 3202 	mla	r2, r5, r2, r3
 800504a:	2001      	movs	r0, #1
 800504c:	460f      	mov	r7, r1
 800504e:	e7a6      	b.n	8004f9e <_svfiprintf_r+0xc6>
 8005050:	2300      	movs	r3, #0
 8005052:	3701      	adds	r7, #1
 8005054:	9305      	str	r3, [sp, #20]
 8005056:	4619      	mov	r1, r3
 8005058:	250a      	movs	r5, #10
 800505a:	4638      	mov	r0, r7
 800505c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005060:	3a30      	subs	r2, #48	; 0x30
 8005062:	2a09      	cmp	r2, #9
 8005064:	d903      	bls.n	800506e <_svfiprintf_r+0x196>
 8005066:	2b00      	cmp	r3, #0
 8005068:	d0c8      	beq.n	8004ffc <_svfiprintf_r+0x124>
 800506a:	9105      	str	r1, [sp, #20]
 800506c:	e7c6      	b.n	8004ffc <_svfiprintf_r+0x124>
 800506e:	fb05 2101 	mla	r1, r5, r1, r2
 8005072:	2301      	movs	r3, #1
 8005074:	4607      	mov	r7, r0
 8005076:	e7f0      	b.n	800505a <_svfiprintf_r+0x182>
 8005078:	ab03      	add	r3, sp, #12
 800507a:	9300      	str	r3, [sp, #0]
 800507c:	4622      	mov	r2, r4
 800507e:	4b11      	ldr	r3, [pc, #68]	; (80050c4 <_svfiprintf_r+0x1ec>)
 8005080:	a904      	add	r1, sp, #16
 8005082:	4640      	mov	r0, r8
 8005084:	f3af 8000 	nop.w
 8005088:	f1b0 3fff 	cmp.w	r0, #4294967295
 800508c:	4681      	mov	r9, r0
 800508e:	d1d6      	bne.n	800503e <_svfiprintf_r+0x166>
 8005090:	89a3      	ldrh	r3, [r4, #12]
 8005092:	065b      	lsls	r3, r3, #25
 8005094:	f53f af35 	bmi.w	8004f02 <_svfiprintf_r+0x2a>
 8005098:	9809      	ldr	r0, [sp, #36]	; 0x24
 800509a:	b01d      	add	sp, #116	; 0x74
 800509c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050a0:	ab03      	add	r3, sp, #12
 80050a2:	9300      	str	r3, [sp, #0]
 80050a4:	4622      	mov	r2, r4
 80050a6:	4b07      	ldr	r3, [pc, #28]	; (80050c4 <_svfiprintf_r+0x1ec>)
 80050a8:	a904      	add	r1, sp, #16
 80050aa:	4640      	mov	r0, r8
 80050ac:	f000 f882 	bl	80051b4 <_printf_i>
 80050b0:	e7ea      	b.n	8005088 <_svfiprintf_r+0x1b0>
 80050b2:	bf00      	nop
 80050b4:	08006790 	.word	0x08006790
 80050b8:	08006796 	.word	0x08006796
 80050bc:	0800679a 	.word	0x0800679a
 80050c0:	00000000 	.word	0x00000000
 80050c4:	08004e25 	.word	0x08004e25

080050c8 <_printf_common>:
 80050c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80050cc:	4691      	mov	r9, r2
 80050ce:	461f      	mov	r7, r3
 80050d0:	688a      	ldr	r2, [r1, #8]
 80050d2:	690b      	ldr	r3, [r1, #16]
 80050d4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80050d8:	4293      	cmp	r3, r2
 80050da:	bfb8      	it	lt
 80050dc:	4613      	movlt	r3, r2
 80050de:	f8c9 3000 	str.w	r3, [r9]
 80050e2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80050e6:	4606      	mov	r6, r0
 80050e8:	460c      	mov	r4, r1
 80050ea:	b112      	cbz	r2, 80050f2 <_printf_common+0x2a>
 80050ec:	3301      	adds	r3, #1
 80050ee:	f8c9 3000 	str.w	r3, [r9]
 80050f2:	6823      	ldr	r3, [r4, #0]
 80050f4:	0699      	lsls	r1, r3, #26
 80050f6:	bf42      	ittt	mi
 80050f8:	f8d9 3000 	ldrmi.w	r3, [r9]
 80050fc:	3302      	addmi	r3, #2
 80050fe:	f8c9 3000 	strmi.w	r3, [r9]
 8005102:	6825      	ldr	r5, [r4, #0]
 8005104:	f015 0506 	ands.w	r5, r5, #6
 8005108:	d107      	bne.n	800511a <_printf_common+0x52>
 800510a:	f104 0a19 	add.w	sl, r4, #25
 800510e:	68e3      	ldr	r3, [r4, #12]
 8005110:	f8d9 2000 	ldr.w	r2, [r9]
 8005114:	1a9b      	subs	r3, r3, r2
 8005116:	42ab      	cmp	r3, r5
 8005118:	dc28      	bgt.n	800516c <_printf_common+0xa4>
 800511a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800511e:	6822      	ldr	r2, [r4, #0]
 8005120:	3300      	adds	r3, #0
 8005122:	bf18      	it	ne
 8005124:	2301      	movne	r3, #1
 8005126:	0692      	lsls	r2, r2, #26
 8005128:	d42d      	bmi.n	8005186 <_printf_common+0xbe>
 800512a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800512e:	4639      	mov	r1, r7
 8005130:	4630      	mov	r0, r6
 8005132:	47c0      	blx	r8
 8005134:	3001      	adds	r0, #1
 8005136:	d020      	beq.n	800517a <_printf_common+0xb2>
 8005138:	6823      	ldr	r3, [r4, #0]
 800513a:	68e5      	ldr	r5, [r4, #12]
 800513c:	f8d9 2000 	ldr.w	r2, [r9]
 8005140:	f003 0306 	and.w	r3, r3, #6
 8005144:	2b04      	cmp	r3, #4
 8005146:	bf08      	it	eq
 8005148:	1aad      	subeq	r5, r5, r2
 800514a:	68a3      	ldr	r3, [r4, #8]
 800514c:	6922      	ldr	r2, [r4, #16]
 800514e:	bf0c      	ite	eq
 8005150:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005154:	2500      	movne	r5, #0
 8005156:	4293      	cmp	r3, r2
 8005158:	bfc4      	itt	gt
 800515a:	1a9b      	subgt	r3, r3, r2
 800515c:	18ed      	addgt	r5, r5, r3
 800515e:	f04f 0900 	mov.w	r9, #0
 8005162:	341a      	adds	r4, #26
 8005164:	454d      	cmp	r5, r9
 8005166:	d11a      	bne.n	800519e <_printf_common+0xd6>
 8005168:	2000      	movs	r0, #0
 800516a:	e008      	b.n	800517e <_printf_common+0xb6>
 800516c:	2301      	movs	r3, #1
 800516e:	4652      	mov	r2, sl
 8005170:	4639      	mov	r1, r7
 8005172:	4630      	mov	r0, r6
 8005174:	47c0      	blx	r8
 8005176:	3001      	adds	r0, #1
 8005178:	d103      	bne.n	8005182 <_printf_common+0xba>
 800517a:	f04f 30ff 	mov.w	r0, #4294967295
 800517e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005182:	3501      	adds	r5, #1
 8005184:	e7c3      	b.n	800510e <_printf_common+0x46>
 8005186:	18e1      	adds	r1, r4, r3
 8005188:	1c5a      	adds	r2, r3, #1
 800518a:	2030      	movs	r0, #48	; 0x30
 800518c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005190:	4422      	add	r2, r4
 8005192:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005196:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800519a:	3302      	adds	r3, #2
 800519c:	e7c5      	b.n	800512a <_printf_common+0x62>
 800519e:	2301      	movs	r3, #1
 80051a0:	4622      	mov	r2, r4
 80051a2:	4639      	mov	r1, r7
 80051a4:	4630      	mov	r0, r6
 80051a6:	47c0      	blx	r8
 80051a8:	3001      	adds	r0, #1
 80051aa:	d0e6      	beq.n	800517a <_printf_common+0xb2>
 80051ac:	f109 0901 	add.w	r9, r9, #1
 80051b0:	e7d8      	b.n	8005164 <_printf_common+0x9c>
	...

080051b4 <_printf_i>:
 80051b4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80051b8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80051bc:	460c      	mov	r4, r1
 80051be:	7e09      	ldrb	r1, [r1, #24]
 80051c0:	b085      	sub	sp, #20
 80051c2:	296e      	cmp	r1, #110	; 0x6e
 80051c4:	4617      	mov	r7, r2
 80051c6:	4606      	mov	r6, r0
 80051c8:	4698      	mov	r8, r3
 80051ca:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80051cc:	f000 80b3 	beq.w	8005336 <_printf_i+0x182>
 80051d0:	d822      	bhi.n	8005218 <_printf_i+0x64>
 80051d2:	2963      	cmp	r1, #99	; 0x63
 80051d4:	d036      	beq.n	8005244 <_printf_i+0x90>
 80051d6:	d80a      	bhi.n	80051ee <_printf_i+0x3a>
 80051d8:	2900      	cmp	r1, #0
 80051da:	f000 80b9 	beq.w	8005350 <_printf_i+0x19c>
 80051de:	2958      	cmp	r1, #88	; 0x58
 80051e0:	f000 8083 	beq.w	80052ea <_printf_i+0x136>
 80051e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80051e8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80051ec:	e032      	b.n	8005254 <_printf_i+0xa0>
 80051ee:	2964      	cmp	r1, #100	; 0x64
 80051f0:	d001      	beq.n	80051f6 <_printf_i+0x42>
 80051f2:	2969      	cmp	r1, #105	; 0x69
 80051f4:	d1f6      	bne.n	80051e4 <_printf_i+0x30>
 80051f6:	6820      	ldr	r0, [r4, #0]
 80051f8:	6813      	ldr	r3, [r2, #0]
 80051fa:	0605      	lsls	r5, r0, #24
 80051fc:	f103 0104 	add.w	r1, r3, #4
 8005200:	d52a      	bpl.n	8005258 <_printf_i+0xa4>
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	6011      	str	r1, [r2, #0]
 8005206:	2b00      	cmp	r3, #0
 8005208:	da03      	bge.n	8005212 <_printf_i+0x5e>
 800520a:	222d      	movs	r2, #45	; 0x2d
 800520c:	425b      	negs	r3, r3
 800520e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8005212:	486f      	ldr	r0, [pc, #444]	; (80053d0 <_printf_i+0x21c>)
 8005214:	220a      	movs	r2, #10
 8005216:	e039      	b.n	800528c <_printf_i+0xd8>
 8005218:	2973      	cmp	r1, #115	; 0x73
 800521a:	f000 809d 	beq.w	8005358 <_printf_i+0x1a4>
 800521e:	d808      	bhi.n	8005232 <_printf_i+0x7e>
 8005220:	296f      	cmp	r1, #111	; 0x6f
 8005222:	d020      	beq.n	8005266 <_printf_i+0xb2>
 8005224:	2970      	cmp	r1, #112	; 0x70
 8005226:	d1dd      	bne.n	80051e4 <_printf_i+0x30>
 8005228:	6823      	ldr	r3, [r4, #0]
 800522a:	f043 0320 	orr.w	r3, r3, #32
 800522e:	6023      	str	r3, [r4, #0]
 8005230:	e003      	b.n	800523a <_printf_i+0x86>
 8005232:	2975      	cmp	r1, #117	; 0x75
 8005234:	d017      	beq.n	8005266 <_printf_i+0xb2>
 8005236:	2978      	cmp	r1, #120	; 0x78
 8005238:	d1d4      	bne.n	80051e4 <_printf_i+0x30>
 800523a:	2378      	movs	r3, #120	; 0x78
 800523c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005240:	4864      	ldr	r0, [pc, #400]	; (80053d4 <_printf_i+0x220>)
 8005242:	e055      	b.n	80052f0 <_printf_i+0x13c>
 8005244:	6813      	ldr	r3, [r2, #0]
 8005246:	1d19      	adds	r1, r3, #4
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	6011      	str	r1, [r2, #0]
 800524c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005250:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005254:	2301      	movs	r3, #1
 8005256:	e08c      	b.n	8005372 <_printf_i+0x1be>
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	6011      	str	r1, [r2, #0]
 800525c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005260:	bf18      	it	ne
 8005262:	b21b      	sxthne	r3, r3
 8005264:	e7cf      	b.n	8005206 <_printf_i+0x52>
 8005266:	6813      	ldr	r3, [r2, #0]
 8005268:	6825      	ldr	r5, [r4, #0]
 800526a:	1d18      	adds	r0, r3, #4
 800526c:	6010      	str	r0, [r2, #0]
 800526e:	0628      	lsls	r0, r5, #24
 8005270:	d501      	bpl.n	8005276 <_printf_i+0xc2>
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	e002      	b.n	800527c <_printf_i+0xc8>
 8005276:	0668      	lsls	r0, r5, #25
 8005278:	d5fb      	bpl.n	8005272 <_printf_i+0xbe>
 800527a:	881b      	ldrh	r3, [r3, #0]
 800527c:	4854      	ldr	r0, [pc, #336]	; (80053d0 <_printf_i+0x21c>)
 800527e:	296f      	cmp	r1, #111	; 0x6f
 8005280:	bf14      	ite	ne
 8005282:	220a      	movne	r2, #10
 8005284:	2208      	moveq	r2, #8
 8005286:	2100      	movs	r1, #0
 8005288:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800528c:	6865      	ldr	r5, [r4, #4]
 800528e:	60a5      	str	r5, [r4, #8]
 8005290:	2d00      	cmp	r5, #0
 8005292:	f2c0 8095 	blt.w	80053c0 <_printf_i+0x20c>
 8005296:	6821      	ldr	r1, [r4, #0]
 8005298:	f021 0104 	bic.w	r1, r1, #4
 800529c:	6021      	str	r1, [r4, #0]
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d13d      	bne.n	800531e <_printf_i+0x16a>
 80052a2:	2d00      	cmp	r5, #0
 80052a4:	f040 808e 	bne.w	80053c4 <_printf_i+0x210>
 80052a8:	4665      	mov	r5, ip
 80052aa:	2a08      	cmp	r2, #8
 80052ac:	d10b      	bne.n	80052c6 <_printf_i+0x112>
 80052ae:	6823      	ldr	r3, [r4, #0]
 80052b0:	07db      	lsls	r3, r3, #31
 80052b2:	d508      	bpl.n	80052c6 <_printf_i+0x112>
 80052b4:	6923      	ldr	r3, [r4, #16]
 80052b6:	6862      	ldr	r2, [r4, #4]
 80052b8:	429a      	cmp	r2, r3
 80052ba:	bfde      	ittt	le
 80052bc:	2330      	movle	r3, #48	; 0x30
 80052be:	f805 3c01 	strble.w	r3, [r5, #-1]
 80052c2:	f105 35ff 	addle.w	r5, r5, #4294967295
 80052c6:	ebac 0305 	sub.w	r3, ip, r5
 80052ca:	6123      	str	r3, [r4, #16]
 80052cc:	f8cd 8000 	str.w	r8, [sp]
 80052d0:	463b      	mov	r3, r7
 80052d2:	aa03      	add	r2, sp, #12
 80052d4:	4621      	mov	r1, r4
 80052d6:	4630      	mov	r0, r6
 80052d8:	f7ff fef6 	bl	80050c8 <_printf_common>
 80052dc:	3001      	adds	r0, #1
 80052de:	d14d      	bne.n	800537c <_printf_i+0x1c8>
 80052e0:	f04f 30ff 	mov.w	r0, #4294967295
 80052e4:	b005      	add	sp, #20
 80052e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80052ea:	4839      	ldr	r0, [pc, #228]	; (80053d0 <_printf_i+0x21c>)
 80052ec:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80052f0:	6813      	ldr	r3, [r2, #0]
 80052f2:	6821      	ldr	r1, [r4, #0]
 80052f4:	1d1d      	adds	r5, r3, #4
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	6015      	str	r5, [r2, #0]
 80052fa:	060a      	lsls	r2, r1, #24
 80052fc:	d50b      	bpl.n	8005316 <_printf_i+0x162>
 80052fe:	07ca      	lsls	r2, r1, #31
 8005300:	bf44      	itt	mi
 8005302:	f041 0120 	orrmi.w	r1, r1, #32
 8005306:	6021      	strmi	r1, [r4, #0]
 8005308:	b91b      	cbnz	r3, 8005312 <_printf_i+0x15e>
 800530a:	6822      	ldr	r2, [r4, #0]
 800530c:	f022 0220 	bic.w	r2, r2, #32
 8005310:	6022      	str	r2, [r4, #0]
 8005312:	2210      	movs	r2, #16
 8005314:	e7b7      	b.n	8005286 <_printf_i+0xd2>
 8005316:	064d      	lsls	r5, r1, #25
 8005318:	bf48      	it	mi
 800531a:	b29b      	uxthmi	r3, r3
 800531c:	e7ef      	b.n	80052fe <_printf_i+0x14a>
 800531e:	4665      	mov	r5, ip
 8005320:	fbb3 f1f2 	udiv	r1, r3, r2
 8005324:	fb02 3311 	mls	r3, r2, r1, r3
 8005328:	5cc3      	ldrb	r3, [r0, r3]
 800532a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800532e:	460b      	mov	r3, r1
 8005330:	2900      	cmp	r1, #0
 8005332:	d1f5      	bne.n	8005320 <_printf_i+0x16c>
 8005334:	e7b9      	b.n	80052aa <_printf_i+0xf6>
 8005336:	6813      	ldr	r3, [r2, #0]
 8005338:	6825      	ldr	r5, [r4, #0]
 800533a:	6961      	ldr	r1, [r4, #20]
 800533c:	1d18      	adds	r0, r3, #4
 800533e:	6010      	str	r0, [r2, #0]
 8005340:	0628      	lsls	r0, r5, #24
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	d501      	bpl.n	800534a <_printf_i+0x196>
 8005346:	6019      	str	r1, [r3, #0]
 8005348:	e002      	b.n	8005350 <_printf_i+0x19c>
 800534a:	066a      	lsls	r2, r5, #25
 800534c:	d5fb      	bpl.n	8005346 <_printf_i+0x192>
 800534e:	8019      	strh	r1, [r3, #0]
 8005350:	2300      	movs	r3, #0
 8005352:	6123      	str	r3, [r4, #16]
 8005354:	4665      	mov	r5, ip
 8005356:	e7b9      	b.n	80052cc <_printf_i+0x118>
 8005358:	6813      	ldr	r3, [r2, #0]
 800535a:	1d19      	adds	r1, r3, #4
 800535c:	6011      	str	r1, [r2, #0]
 800535e:	681d      	ldr	r5, [r3, #0]
 8005360:	6862      	ldr	r2, [r4, #4]
 8005362:	2100      	movs	r1, #0
 8005364:	4628      	mov	r0, r5
 8005366:	f7fa ff3b 	bl	80001e0 <memchr>
 800536a:	b108      	cbz	r0, 8005370 <_printf_i+0x1bc>
 800536c:	1b40      	subs	r0, r0, r5
 800536e:	6060      	str	r0, [r4, #4]
 8005370:	6863      	ldr	r3, [r4, #4]
 8005372:	6123      	str	r3, [r4, #16]
 8005374:	2300      	movs	r3, #0
 8005376:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800537a:	e7a7      	b.n	80052cc <_printf_i+0x118>
 800537c:	6923      	ldr	r3, [r4, #16]
 800537e:	462a      	mov	r2, r5
 8005380:	4639      	mov	r1, r7
 8005382:	4630      	mov	r0, r6
 8005384:	47c0      	blx	r8
 8005386:	3001      	adds	r0, #1
 8005388:	d0aa      	beq.n	80052e0 <_printf_i+0x12c>
 800538a:	6823      	ldr	r3, [r4, #0]
 800538c:	079b      	lsls	r3, r3, #30
 800538e:	d413      	bmi.n	80053b8 <_printf_i+0x204>
 8005390:	68e0      	ldr	r0, [r4, #12]
 8005392:	9b03      	ldr	r3, [sp, #12]
 8005394:	4298      	cmp	r0, r3
 8005396:	bfb8      	it	lt
 8005398:	4618      	movlt	r0, r3
 800539a:	e7a3      	b.n	80052e4 <_printf_i+0x130>
 800539c:	2301      	movs	r3, #1
 800539e:	464a      	mov	r2, r9
 80053a0:	4639      	mov	r1, r7
 80053a2:	4630      	mov	r0, r6
 80053a4:	47c0      	blx	r8
 80053a6:	3001      	adds	r0, #1
 80053a8:	d09a      	beq.n	80052e0 <_printf_i+0x12c>
 80053aa:	3501      	adds	r5, #1
 80053ac:	68e3      	ldr	r3, [r4, #12]
 80053ae:	9a03      	ldr	r2, [sp, #12]
 80053b0:	1a9b      	subs	r3, r3, r2
 80053b2:	42ab      	cmp	r3, r5
 80053b4:	dcf2      	bgt.n	800539c <_printf_i+0x1e8>
 80053b6:	e7eb      	b.n	8005390 <_printf_i+0x1dc>
 80053b8:	2500      	movs	r5, #0
 80053ba:	f104 0919 	add.w	r9, r4, #25
 80053be:	e7f5      	b.n	80053ac <_printf_i+0x1f8>
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d1ac      	bne.n	800531e <_printf_i+0x16a>
 80053c4:	7803      	ldrb	r3, [r0, #0]
 80053c6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80053ca:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80053ce:	e76c      	b.n	80052aa <_printf_i+0xf6>
 80053d0:	080067a1 	.word	0x080067a1
 80053d4:	080067b2 	.word	0x080067b2

080053d8 <memcpy>:
 80053d8:	b510      	push	{r4, lr}
 80053da:	1e43      	subs	r3, r0, #1
 80053dc:	440a      	add	r2, r1
 80053de:	4291      	cmp	r1, r2
 80053e0:	d100      	bne.n	80053e4 <memcpy+0xc>
 80053e2:	bd10      	pop	{r4, pc}
 80053e4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80053e8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80053ec:	e7f7      	b.n	80053de <memcpy+0x6>

080053ee <memmove>:
 80053ee:	4288      	cmp	r0, r1
 80053f0:	b510      	push	{r4, lr}
 80053f2:	eb01 0302 	add.w	r3, r1, r2
 80053f6:	d807      	bhi.n	8005408 <memmove+0x1a>
 80053f8:	1e42      	subs	r2, r0, #1
 80053fa:	4299      	cmp	r1, r3
 80053fc:	d00a      	beq.n	8005414 <memmove+0x26>
 80053fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005402:	f802 4f01 	strb.w	r4, [r2, #1]!
 8005406:	e7f8      	b.n	80053fa <memmove+0xc>
 8005408:	4283      	cmp	r3, r0
 800540a:	d9f5      	bls.n	80053f8 <memmove+0xa>
 800540c:	1881      	adds	r1, r0, r2
 800540e:	1ad2      	subs	r2, r2, r3
 8005410:	42d3      	cmn	r3, r2
 8005412:	d100      	bne.n	8005416 <memmove+0x28>
 8005414:	bd10      	pop	{r4, pc}
 8005416:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800541a:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800541e:	e7f7      	b.n	8005410 <memmove+0x22>

08005420 <_free_r>:
 8005420:	b538      	push	{r3, r4, r5, lr}
 8005422:	4605      	mov	r5, r0
 8005424:	2900      	cmp	r1, #0
 8005426:	d045      	beq.n	80054b4 <_free_r+0x94>
 8005428:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800542c:	1f0c      	subs	r4, r1, #4
 800542e:	2b00      	cmp	r3, #0
 8005430:	bfb8      	it	lt
 8005432:	18e4      	addlt	r4, r4, r3
 8005434:	f000 f8d2 	bl	80055dc <__malloc_lock>
 8005438:	4a1f      	ldr	r2, [pc, #124]	; (80054b8 <_free_r+0x98>)
 800543a:	6813      	ldr	r3, [r2, #0]
 800543c:	4610      	mov	r0, r2
 800543e:	b933      	cbnz	r3, 800544e <_free_r+0x2e>
 8005440:	6063      	str	r3, [r4, #4]
 8005442:	6014      	str	r4, [r2, #0]
 8005444:	4628      	mov	r0, r5
 8005446:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800544a:	f000 b8c8 	b.w	80055de <__malloc_unlock>
 800544e:	42a3      	cmp	r3, r4
 8005450:	d90c      	bls.n	800546c <_free_r+0x4c>
 8005452:	6821      	ldr	r1, [r4, #0]
 8005454:	1862      	adds	r2, r4, r1
 8005456:	4293      	cmp	r3, r2
 8005458:	bf04      	itt	eq
 800545a:	681a      	ldreq	r2, [r3, #0]
 800545c:	685b      	ldreq	r3, [r3, #4]
 800545e:	6063      	str	r3, [r4, #4]
 8005460:	bf04      	itt	eq
 8005462:	1852      	addeq	r2, r2, r1
 8005464:	6022      	streq	r2, [r4, #0]
 8005466:	6004      	str	r4, [r0, #0]
 8005468:	e7ec      	b.n	8005444 <_free_r+0x24>
 800546a:	4613      	mov	r3, r2
 800546c:	685a      	ldr	r2, [r3, #4]
 800546e:	b10a      	cbz	r2, 8005474 <_free_r+0x54>
 8005470:	42a2      	cmp	r2, r4
 8005472:	d9fa      	bls.n	800546a <_free_r+0x4a>
 8005474:	6819      	ldr	r1, [r3, #0]
 8005476:	1858      	adds	r0, r3, r1
 8005478:	42a0      	cmp	r0, r4
 800547a:	d10b      	bne.n	8005494 <_free_r+0x74>
 800547c:	6820      	ldr	r0, [r4, #0]
 800547e:	4401      	add	r1, r0
 8005480:	1858      	adds	r0, r3, r1
 8005482:	4282      	cmp	r2, r0
 8005484:	6019      	str	r1, [r3, #0]
 8005486:	d1dd      	bne.n	8005444 <_free_r+0x24>
 8005488:	6810      	ldr	r0, [r2, #0]
 800548a:	6852      	ldr	r2, [r2, #4]
 800548c:	605a      	str	r2, [r3, #4]
 800548e:	4401      	add	r1, r0
 8005490:	6019      	str	r1, [r3, #0]
 8005492:	e7d7      	b.n	8005444 <_free_r+0x24>
 8005494:	d902      	bls.n	800549c <_free_r+0x7c>
 8005496:	230c      	movs	r3, #12
 8005498:	602b      	str	r3, [r5, #0]
 800549a:	e7d3      	b.n	8005444 <_free_r+0x24>
 800549c:	6820      	ldr	r0, [r4, #0]
 800549e:	1821      	adds	r1, r4, r0
 80054a0:	428a      	cmp	r2, r1
 80054a2:	bf04      	itt	eq
 80054a4:	6811      	ldreq	r1, [r2, #0]
 80054a6:	6852      	ldreq	r2, [r2, #4]
 80054a8:	6062      	str	r2, [r4, #4]
 80054aa:	bf04      	itt	eq
 80054ac:	1809      	addeq	r1, r1, r0
 80054ae:	6021      	streq	r1, [r4, #0]
 80054b0:	605c      	str	r4, [r3, #4]
 80054b2:	e7c7      	b.n	8005444 <_free_r+0x24>
 80054b4:	bd38      	pop	{r3, r4, r5, pc}
 80054b6:	bf00      	nop
 80054b8:	2000009c 	.word	0x2000009c

080054bc <_malloc_r>:
 80054bc:	b570      	push	{r4, r5, r6, lr}
 80054be:	1ccd      	adds	r5, r1, #3
 80054c0:	f025 0503 	bic.w	r5, r5, #3
 80054c4:	3508      	adds	r5, #8
 80054c6:	2d0c      	cmp	r5, #12
 80054c8:	bf38      	it	cc
 80054ca:	250c      	movcc	r5, #12
 80054cc:	2d00      	cmp	r5, #0
 80054ce:	4606      	mov	r6, r0
 80054d0:	db01      	blt.n	80054d6 <_malloc_r+0x1a>
 80054d2:	42a9      	cmp	r1, r5
 80054d4:	d903      	bls.n	80054de <_malloc_r+0x22>
 80054d6:	230c      	movs	r3, #12
 80054d8:	6033      	str	r3, [r6, #0]
 80054da:	2000      	movs	r0, #0
 80054dc:	bd70      	pop	{r4, r5, r6, pc}
 80054de:	f000 f87d 	bl	80055dc <__malloc_lock>
 80054e2:	4a21      	ldr	r2, [pc, #132]	; (8005568 <_malloc_r+0xac>)
 80054e4:	6814      	ldr	r4, [r2, #0]
 80054e6:	4621      	mov	r1, r4
 80054e8:	b991      	cbnz	r1, 8005510 <_malloc_r+0x54>
 80054ea:	4c20      	ldr	r4, [pc, #128]	; (800556c <_malloc_r+0xb0>)
 80054ec:	6823      	ldr	r3, [r4, #0]
 80054ee:	b91b      	cbnz	r3, 80054f8 <_malloc_r+0x3c>
 80054f0:	4630      	mov	r0, r6
 80054f2:	f000 f863 	bl	80055bc <_sbrk_r>
 80054f6:	6020      	str	r0, [r4, #0]
 80054f8:	4629      	mov	r1, r5
 80054fa:	4630      	mov	r0, r6
 80054fc:	f000 f85e 	bl	80055bc <_sbrk_r>
 8005500:	1c43      	adds	r3, r0, #1
 8005502:	d124      	bne.n	800554e <_malloc_r+0x92>
 8005504:	230c      	movs	r3, #12
 8005506:	6033      	str	r3, [r6, #0]
 8005508:	4630      	mov	r0, r6
 800550a:	f000 f868 	bl	80055de <__malloc_unlock>
 800550e:	e7e4      	b.n	80054da <_malloc_r+0x1e>
 8005510:	680b      	ldr	r3, [r1, #0]
 8005512:	1b5b      	subs	r3, r3, r5
 8005514:	d418      	bmi.n	8005548 <_malloc_r+0x8c>
 8005516:	2b0b      	cmp	r3, #11
 8005518:	d90f      	bls.n	800553a <_malloc_r+0x7e>
 800551a:	600b      	str	r3, [r1, #0]
 800551c:	50cd      	str	r5, [r1, r3]
 800551e:	18cc      	adds	r4, r1, r3
 8005520:	4630      	mov	r0, r6
 8005522:	f000 f85c 	bl	80055de <__malloc_unlock>
 8005526:	f104 000b 	add.w	r0, r4, #11
 800552a:	1d23      	adds	r3, r4, #4
 800552c:	f020 0007 	bic.w	r0, r0, #7
 8005530:	1ac3      	subs	r3, r0, r3
 8005532:	d0d3      	beq.n	80054dc <_malloc_r+0x20>
 8005534:	425a      	negs	r2, r3
 8005536:	50e2      	str	r2, [r4, r3]
 8005538:	e7d0      	b.n	80054dc <_malloc_r+0x20>
 800553a:	428c      	cmp	r4, r1
 800553c:	684b      	ldr	r3, [r1, #4]
 800553e:	bf16      	itet	ne
 8005540:	6063      	strne	r3, [r4, #4]
 8005542:	6013      	streq	r3, [r2, #0]
 8005544:	460c      	movne	r4, r1
 8005546:	e7eb      	b.n	8005520 <_malloc_r+0x64>
 8005548:	460c      	mov	r4, r1
 800554a:	6849      	ldr	r1, [r1, #4]
 800554c:	e7cc      	b.n	80054e8 <_malloc_r+0x2c>
 800554e:	1cc4      	adds	r4, r0, #3
 8005550:	f024 0403 	bic.w	r4, r4, #3
 8005554:	42a0      	cmp	r0, r4
 8005556:	d005      	beq.n	8005564 <_malloc_r+0xa8>
 8005558:	1a21      	subs	r1, r4, r0
 800555a:	4630      	mov	r0, r6
 800555c:	f000 f82e 	bl	80055bc <_sbrk_r>
 8005560:	3001      	adds	r0, #1
 8005562:	d0cf      	beq.n	8005504 <_malloc_r+0x48>
 8005564:	6025      	str	r5, [r4, #0]
 8005566:	e7db      	b.n	8005520 <_malloc_r+0x64>
 8005568:	2000009c 	.word	0x2000009c
 800556c:	200000a0 	.word	0x200000a0

08005570 <_realloc_r>:
 8005570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005572:	4607      	mov	r7, r0
 8005574:	4614      	mov	r4, r2
 8005576:	460e      	mov	r6, r1
 8005578:	b921      	cbnz	r1, 8005584 <_realloc_r+0x14>
 800557a:	4611      	mov	r1, r2
 800557c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005580:	f7ff bf9c 	b.w	80054bc <_malloc_r>
 8005584:	b922      	cbnz	r2, 8005590 <_realloc_r+0x20>
 8005586:	f7ff ff4b 	bl	8005420 <_free_r>
 800558a:	4625      	mov	r5, r4
 800558c:	4628      	mov	r0, r5
 800558e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005590:	f000 f826 	bl	80055e0 <_malloc_usable_size_r>
 8005594:	42a0      	cmp	r0, r4
 8005596:	d20f      	bcs.n	80055b8 <_realloc_r+0x48>
 8005598:	4621      	mov	r1, r4
 800559a:	4638      	mov	r0, r7
 800559c:	f7ff ff8e 	bl	80054bc <_malloc_r>
 80055a0:	4605      	mov	r5, r0
 80055a2:	2800      	cmp	r0, #0
 80055a4:	d0f2      	beq.n	800558c <_realloc_r+0x1c>
 80055a6:	4631      	mov	r1, r6
 80055a8:	4622      	mov	r2, r4
 80055aa:	f7ff ff15 	bl	80053d8 <memcpy>
 80055ae:	4631      	mov	r1, r6
 80055b0:	4638      	mov	r0, r7
 80055b2:	f7ff ff35 	bl	8005420 <_free_r>
 80055b6:	e7e9      	b.n	800558c <_realloc_r+0x1c>
 80055b8:	4635      	mov	r5, r6
 80055ba:	e7e7      	b.n	800558c <_realloc_r+0x1c>

080055bc <_sbrk_r>:
 80055bc:	b538      	push	{r3, r4, r5, lr}
 80055be:	4c06      	ldr	r4, [pc, #24]	; (80055d8 <_sbrk_r+0x1c>)
 80055c0:	2300      	movs	r3, #0
 80055c2:	4605      	mov	r5, r0
 80055c4:	4608      	mov	r0, r1
 80055c6:	6023      	str	r3, [r4, #0]
 80055c8:	f7fc fa8a 	bl	8001ae0 <_sbrk>
 80055cc:	1c43      	adds	r3, r0, #1
 80055ce:	d102      	bne.n	80055d6 <_sbrk_r+0x1a>
 80055d0:	6823      	ldr	r3, [r4, #0]
 80055d2:	b103      	cbz	r3, 80055d6 <_sbrk_r+0x1a>
 80055d4:	602b      	str	r3, [r5, #0]
 80055d6:	bd38      	pop	{r3, r4, r5, pc}
 80055d8:	20002d3c 	.word	0x20002d3c

080055dc <__malloc_lock>:
 80055dc:	4770      	bx	lr

080055de <__malloc_unlock>:
 80055de:	4770      	bx	lr

080055e0 <_malloc_usable_size_r>:
 80055e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80055e4:	1f18      	subs	r0, r3, #4
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	bfbc      	itt	lt
 80055ea:	580b      	ldrlt	r3, [r1, r0]
 80055ec:	18c0      	addlt	r0, r0, r3
 80055ee:	4770      	bx	lr

080055f0 <pow>:
 80055f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055f4:	ed2d 8b04 	vpush	{d8-d9}
 80055f8:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 80058cc <pow+0x2dc>
 80055fc:	b08d      	sub	sp, #52	; 0x34
 80055fe:	ec57 6b10 	vmov	r6, r7, d0
 8005602:	ec55 4b11 	vmov	r4, r5, d1
 8005606:	f000 f963 	bl	80058d0 <__ieee754_pow>
 800560a:	f999 3000 	ldrsb.w	r3, [r9]
 800560e:	9300      	str	r3, [sp, #0]
 8005610:	3301      	adds	r3, #1
 8005612:	eeb0 8a40 	vmov.f32	s16, s0
 8005616:	eef0 8a60 	vmov.f32	s17, s1
 800561a:	46c8      	mov	r8, r9
 800561c:	d05f      	beq.n	80056de <pow+0xee>
 800561e:	4622      	mov	r2, r4
 8005620:	462b      	mov	r3, r5
 8005622:	4620      	mov	r0, r4
 8005624:	4629      	mov	r1, r5
 8005626:	f7fb fa81 	bl	8000b2c <__aeabi_dcmpun>
 800562a:	4683      	mov	fp, r0
 800562c:	2800      	cmp	r0, #0
 800562e:	d156      	bne.n	80056de <pow+0xee>
 8005630:	4632      	mov	r2, r6
 8005632:	463b      	mov	r3, r7
 8005634:	4630      	mov	r0, r6
 8005636:	4639      	mov	r1, r7
 8005638:	f7fb fa78 	bl	8000b2c <__aeabi_dcmpun>
 800563c:	9001      	str	r0, [sp, #4]
 800563e:	b1e8      	cbz	r0, 800567c <pow+0x8c>
 8005640:	2200      	movs	r2, #0
 8005642:	2300      	movs	r3, #0
 8005644:	4620      	mov	r0, r4
 8005646:	4629      	mov	r1, r5
 8005648:	f7fb fa3e 	bl	8000ac8 <__aeabi_dcmpeq>
 800564c:	2800      	cmp	r0, #0
 800564e:	d046      	beq.n	80056de <pow+0xee>
 8005650:	2301      	movs	r3, #1
 8005652:	9302      	str	r3, [sp, #8]
 8005654:	4b96      	ldr	r3, [pc, #600]	; (80058b0 <pow+0x2c0>)
 8005656:	9303      	str	r3, [sp, #12]
 8005658:	4b96      	ldr	r3, [pc, #600]	; (80058b4 <pow+0x2c4>)
 800565a:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 800565e:	2200      	movs	r2, #0
 8005660:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005664:	9b00      	ldr	r3, [sp, #0]
 8005666:	2b02      	cmp	r3, #2
 8005668:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800566c:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8005670:	d033      	beq.n	80056da <pow+0xea>
 8005672:	a802      	add	r0, sp, #8
 8005674:	f000 fefb 	bl	800646e <matherr>
 8005678:	bb48      	cbnz	r0, 80056ce <pow+0xde>
 800567a:	e05d      	b.n	8005738 <pow+0x148>
 800567c:	f04f 0a00 	mov.w	sl, #0
 8005680:	f04f 0b00 	mov.w	fp, #0
 8005684:	4652      	mov	r2, sl
 8005686:	465b      	mov	r3, fp
 8005688:	4630      	mov	r0, r6
 800568a:	4639      	mov	r1, r7
 800568c:	f7fb fa1c 	bl	8000ac8 <__aeabi_dcmpeq>
 8005690:	ec4b ab19 	vmov	d9, sl, fp
 8005694:	2800      	cmp	r0, #0
 8005696:	d054      	beq.n	8005742 <pow+0x152>
 8005698:	4652      	mov	r2, sl
 800569a:	465b      	mov	r3, fp
 800569c:	4620      	mov	r0, r4
 800569e:	4629      	mov	r1, r5
 80056a0:	f7fb fa12 	bl	8000ac8 <__aeabi_dcmpeq>
 80056a4:	4680      	mov	r8, r0
 80056a6:	b318      	cbz	r0, 80056f0 <pow+0x100>
 80056a8:	2301      	movs	r3, #1
 80056aa:	9302      	str	r3, [sp, #8]
 80056ac:	4b80      	ldr	r3, [pc, #512]	; (80058b0 <pow+0x2c0>)
 80056ae:	9303      	str	r3, [sp, #12]
 80056b0:	9b01      	ldr	r3, [sp, #4]
 80056b2:	930a      	str	r3, [sp, #40]	; 0x28
 80056b4:	9b00      	ldr	r3, [sp, #0]
 80056b6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80056ba:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80056be:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d0d5      	beq.n	8005672 <pow+0x82>
 80056c6:	4b7b      	ldr	r3, [pc, #492]	; (80058b4 <pow+0x2c4>)
 80056c8:	2200      	movs	r2, #0
 80056ca:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80056ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80056d0:	b11b      	cbz	r3, 80056da <pow+0xea>
 80056d2:	f7ff fb55 	bl	8004d80 <__errno>
 80056d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80056d8:	6003      	str	r3, [r0, #0]
 80056da:	ed9d 8b08 	vldr	d8, [sp, #32]
 80056de:	eeb0 0a48 	vmov.f32	s0, s16
 80056e2:	eef0 0a68 	vmov.f32	s1, s17
 80056e6:	b00d      	add	sp, #52	; 0x34
 80056e8:	ecbd 8b04 	vpop	{d8-d9}
 80056ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056f0:	ec45 4b10 	vmov	d0, r4, r5
 80056f4:	f000 feb3 	bl	800645e <finite>
 80056f8:	2800      	cmp	r0, #0
 80056fa:	d0f0      	beq.n	80056de <pow+0xee>
 80056fc:	4652      	mov	r2, sl
 80056fe:	465b      	mov	r3, fp
 8005700:	4620      	mov	r0, r4
 8005702:	4629      	mov	r1, r5
 8005704:	f7fb f9ea 	bl	8000adc <__aeabi_dcmplt>
 8005708:	2800      	cmp	r0, #0
 800570a:	d0e8      	beq.n	80056de <pow+0xee>
 800570c:	2301      	movs	r3, #1
 800570e:	9302      	str	r3, [sp, #8]
 8005710:	4b67      	ldr	r3, [pc, #412]	; (80058b0 <pow+0x2c0>)
 8005712:	9303      	str	r3, [sp, #12]
 8005714:	f999 3000 	ldrsb.w	r3, [r9]
 8005718:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 800571c:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8005720:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8005724:	b913      	cbnz	r3, 800572c <pow+0x13c>
 8005726:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800572a:	e7a2      	b.n	8005672 <pow+0x82>
 800572c:	4962      	ldr	r1, [pc, #392]	; (80058b8 <pow+0x2c8>)
 800572e:	2000      	movs	r0, #0
 8005730:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005734:	2b02      	cmp	r3, #2
 8005736:	d19c      	bne.n	8005672 <pow+0x82>
 8005738:	f7ff fb22 	bl	8004d80 <__errno>
 800573c:	2321      	movs	r3, #33	; 0x21
 800573e:	6003      	str	r3, [r0, #0]
 8005740:	e7c5      	b.n	80056ce <pow+0xde>
 8005742:	eeb0 0a48 	vmov.f32	s0, s16
 8005746:	eef0 0a68 	vmov.f32	s1, s17
 800574a:	f000 fe88 	bl	800645e <finite>
 800574e:	9000      	str	r0, [sp, #0]
 8005750:	2800      	cmp	r0, #0
 8005752:	f040 8081 	bne.w	8005858 <pow+0x268>
 8005756:	ec47 6b10 	vmov	d0, r6, r7
 800575a:	f000 fe80 	bl	800645e <finite>
 800575e:	2800      	cmp	r0, #0
 8005760:	d07a      	beq.n	8005858 <pow+0x268>
 8005762:	ec45 4b10 	vmov	d0, r4, r5
 8005766:	f000 fe7a 	bl	800645e <finite>
 800576a:	2800      	cmp	r0, #0
 800576c:	d074      	beq.n	8005858 <pow+0x268>
 800576e:	ec53 2b18 	vmov	r2, r3, d8
 8005772:	ee18 0a10 	vmov	r0, s16
 8005776:	4619      	mov	r1, r3
 8005778:	f7fb f9d8 	bl	8000b2c <__aeabi_dcmpun>
 800577c:	f999 9000 	ldrsb.w	r9, [r9]
 8005780:	4b4b      	ldr	r3, [pc, #300]	; (80058b0 <pow+0x2c0>)
 8005782:	b1b0      	cbz	r0, 80057b2 <pow+0x1c2>
 8005784:	2201      	movs	r2, #1
 8005786:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800578a:	9b00      	ldr	r3, [sp, #0]
 800578c:	930a      	str	r3, [sp, #40]	; 0x28
 800578e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8005792:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8005796:	f1b9 0f00 	cmp.w	r9, #0
 800579a:	d0c4      	beq.n	8005726 <pow+0x136>
 800579c:	4652      	mov	r2, sl
 800579e:	465b      	mov	r3, fp
 80057a0:	4650      	mov	r0, sl
 80057a2:	4659      	mov	r1, fp
 80057a4:	f7fb f852 	bl	800084c <__aeabi_ddiv>
 80057a8:	f1b9 0f02 	cmp.w	r9, #2
 80057ac:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80057b0:	e7c1      	b.n	8005736 <pow+0x146>
 80057b2:	2203      	movs	r2, #3
 80057b4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80057b8:	900a      	str	r0, [sp, #40]	; 0x28
 80057ba:	4629      	mov	r1, r5
 80057bc:	4620      	mov	r0, r4
 80057be:	2200      	movs	r2, #0
 80057c0:	4b3e      	ldr	r3, [pc, #248]	; (80058bc <pow+0x2cc>)
 80057c2:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80057c6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80057ca:	f7fa ff15 	bl	80005f8 <__aeabi_dmul>
 80057ce:	4604      	mov	r4, r0
 80057d0:	460d      	mov	r5, r1
 80057d2:	f1b9 0f00 	cmp.w	r9, #0
 80057d6:	d124      	bne.n	8005822 <pow+0x232>
 80057d8:	4b39      	ldr	r3, [pc, #228]	; (80058c0 <pow+0x2d0>)
 80057da:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80057de:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80057e2:	4630      	mov	r0, r6
 80057e4:	4652      	mov	r2, sl
 80057e6:	465b      	mov	r3, fp
 80057e8:	4639      	mov	r1, r7
 80057ea:	f7fb f977 	bl	8000adc <__aeabi_dcmplt>
 80057ee:	2800      	cmp	r0, #0
 80057f0:	d056      	beq.n	80058a0 <pow+0x2b0>
 80057f2:	ec45 4b10 	vmov	d0, r4, r5
 80057f6:	f000 fe47 	bl	8006488 <rint>
 80057fa:	4622      	mov	r2, r4
 80057fc:	462b      	mov	r3, r5
 80057fe:	ec51 0b10 	vmov	r0, r1, d0
 8005802:	f7fb f961 	bl	8000ac8 <__aeabi_dcmpeq>
 8005806:	b920      	cbnz	r0, 8005812 <pow+0x222>
 8005808:	4b2e      	ldr	r3, [pc, #184]	; (80058c4 <pow+0x2d4>)
 800580a:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800580e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005812:	f998 3000 	ldrsb.w	r3, [r8]
 8005816:	2b02      	cmp	r3, #2
 8005818:	d142      	bne.n	80058a0 <pow+0x2b0>
 800581a:	f7ff fab1 	bl	8004d80 <__errno>
 800581e:	2322      	movs	r3, #34	; 0x22
 8005820:	e78d      	b.n	800573e <pow+0x14e>
 8005822:	4b29      	ldr	r3, [pc, #164]	; (80058c8 <pow+0x2d8>)
 8005824:	2200      	movs	r2, #0
 8005826:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800582a:	4630      	mov	r0, r6
 800582c:	4652      	mov	r2, sl
 800582e:	465b      	mov	r3, fp
 8005830:	4639      	mov	r1, r7
 8005832:	f7fb f953 	bl	8000adc <__aeabi_dcmplt>
 8005836:	2800      	cmp	r0, #0
 8005838:	d0eb      	beq.n	8005812 <pow+0x222>
 800583a:	ec45 4b10 	vmov	d0, r4, r5
 800583e:	f000 fe23 	bl	8006488 <rint>
 8005842:	4622      	mov	r2, r4
 8005844:	462b      	mov	r3, r5
 8005846:	ec51 0b10 	vmov	r0, r1, d0
 800584a:	f7fb f93d 	bl	8000ac8 <__aeabi_dcmpeq>
 800584e:	2800      	cmp	r0, #0
 8005850:	d1df      	bne.n	8005812 <pow+0x222>
 8005852:	2200      	movs	r2, #0
 8005854:	4b18      	ldr	r3, [pc, #96]	; (80058b8 <pow+0x2c8>)
 8005856:	e7da      	b.n	800580e <pow+0x21e>
 8005858:	2200      	movs	r2, #0
 800585a:	2300      	movs	r3, #0
 800585c:	ec51 0b18 	vmov	r0, r1, d8
 8005860:	f7fb f932 	bl	8000ac8 <__aeabi_dcmpeq>
 8005864:	2800      	cmp	r0, #0
 8005866:	f43f af3a 	beq.w	80056de <pow+0xee>
 800586a:	ec47 6b10 	vmov	d0, r6, r7
 800586e:	f000 fdf6 	bl	800645e <finite>
 8005872:	2800      	cmp	r0, #0
 8005874:	f43f af33 	beq.w	80056de <pow+0xee>
 8005878:	ec45 4b10 	vmov	d0, r4, r5
 800587c:	f000 fdef 	bl	800645e <finite>
 8005880:	2800      	cmp	r0, #0
 8005882:	f43f af2c 	beq.w	80056de <pow+0xee>
 8005886:	2304      	movs	r3, #4
 8005888:	9302      	str	r3, [sp, #8]
 800588a:	4b09      	ldr	r3, [pc, #36]	; (80058b0 <pow+0x2c0>)
 800588c:	9303      	str	r3, [sp, #12]
 800588e:	2300      	movs	r3, #0
 8005890:	930a      	str	r3, [sp, #40]	; 0x28
 8005892:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8005896:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800589a:	ed8d 9b08 	vstr	d9, [sp, #32]
 800589e:	e7b8      	b.n	8005812 <pow+0x222>
 80058a0:	a802      	add	r0, sp, #8
 80058a2:	f000 fde4 	bl	800646e <matherr>
 80058a6:	2800      	cmp	r0, #0
 80058a8:	f47f af11 	bne.w	80056ce <pow+0xde>
 80058ac:	e7b5      	b.n	800581a <pow+0x22a>
 80058ae:	bf00      	nop
 80058b0:	080067c3 	.word	0x080067c3
 80058b4:	3ff00000 	.word	0x3ff00000
 80058b8:	fff00000 	.word	0xfff00000
 80058bc:	3fe00000 	.word	0x3fe00000
 80058c0:	47efffff 	.word	0x47efffff
 80058c4:	c7efffff 	.word	0xc7efffff
 80058c8:	7ff00000 	.word	0x7ff00000
 80058cc:	20000070 	.word	0x20000070

080058d0 <__ieee754_pow>:
 80058d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058d4:	b091      	sub	sp, #68	; 0x44
 80058d6:	ed8d 1b00 	vstr	d1, [sp]
 80058da:	e9dd 2900 	ldrd	r2, r9, [sp]
 80058de:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 80058e2:	ea58 0302 	orrs.w	r3, r8, r2
 80058e6:	ec57 6b10 	vmov	r6, r7, d0
 80058ea:	f000 84be 	beq.w	800626a <__ieee754_pow+0x99a>
 80058ee:	4b7a      	ldr	r3, [pc, #488]	; (8005ad8 <__ieee754_pow+0x208>)
 80058f0:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 80058f4:	429c      	cmp	r4, r3
 80058f6:	463d      	mov	r5, r7
 80058f8:	ee10 aa10 	vmov	sl, s0
 80058fc:	dc09      	bgt.n	8005912 <__ieee754_pow+0x42>
 80058fe:	d103      	bne.n	8005908 <__ieee754_pow+0x38>
 8005900:	b93e      	cbnz	r6, 8005912 <__ieee754_pow+0x42>
 8005902:	45a0      	cmp	r8, r4
 8005904:	dc0d      	bgt.n	8005922 <__ieee754_pow+0x52>
 8005906:	e001      	b.n	800590c <__ieee754_pow+0x3c>
 8005908:	4598      	cmp	r8, r3
 800590a:	dc02      	bgt.n	8005912 <__ieee754_pow+0x42>
 800590c:	4598      	cmp	r8, r3
 800590e:	d10e      	bne.n	800592e <__ieee754_pow+0x5e>
 8005910:	b16a      	cbz	r2, 800592e <__ieee754_pow+0x5e>
 8005912:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8005916:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800591a:	ea54 030a 	orrs.w	r3, r4, sl
 800591e:	f000 84a4 	beq.w	800626a <__ieee754_pow+0x99a>
 8005922:	486e      	ldr	r0, [pc, #440]	; (8005adc <__ieee754_pow+0x20c>)
 8005924:	b011      	add	sp, #68	; 0x44
 8005926:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800592a:	f000 bda5 	b.w	8006478 <nan>
 800592e:	2d00      	cmp	r5, #0
 8005930:	da53      	bge.n	80059da <__ieee754_pow+0x10a>
 8005932:	4b6b      	ldr	r3, [pc, #428]	; (8005ae0 <__ieee754_pow+0x210>)
 8005934:	4598      	cmp	r8, r3
 8005936:	dc4d      	bgt.n	80059d4 <__ieee754_pow+0x104>
 8005938:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800593c:	4598      	cmp	r8, r3
 800593e:	dd4c      	ble.n	80059da <__ieee754_pow+0x10a>
 8005940:	ea4f 5328 	mov.w	r3, r8, asr #20
 8005944:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8005948:	2b14      	cmp	r3, #20
 800594a:	dd26      	ble.n	800599a <__ieee754_pow+0xca>
 800594c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8005950:	fa22 f103 	lsr.w	r1, r2, r3
 8005954:	fa01 f303 	lsl.w	r3, r1, r3
 8005958:	4293      	cmp	r3, r2
 800595a:	d13e      	bne.n	80059da <__ieee754_pow+0x10a>
 800595c:	f001 0101 	and.w	r1, r1, #1
 8005960:	f1c1 0b02 	rsb	fp, r1, #2
 8005964:	2a00      	cmp	r2, #0
 8005966:	d15b      	bne.n	8005a20 <__ieee754_pow+0x150>
 8005968:	4b5b      	ldr	r3, [pc, #364]	; (8005ad8 <__ieee754_pow+0x208>)
 800596a:	4598      	cmp	r8, r3
 800596c:	d124      	bne.n	80059b8 <__ieee754_pow+0xe8>
 800596e:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8005972:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8005976:	ea53 030a 	orrs.w	r3, r3, sl
 800597a:	f000 8476 	beq.w	800626a <__ieee754_pow+0x99a>
 800597e:	4b59      	ldr	r3, [pc, #356]	; (8005ae4 <__ieee754_pow+0x214>)
 8005980:	429c      	cmp	r4, r3
 8005982:	dd2d      	ble.n	80059e0 <__ieee754_pow+0x110>
 8005984:	f1b9 0f00 	cmp.w	r9, #0
 8005988:	f280 8473 	bge.w	8006272 <__ieee754_pow+0x9a2>
 800598c:	2000      	movs	r0, #0
 800598e:	2100      	movs	r1, #0
 8005990:	ec41 0b10 	vmov	d0, r0, r1
 8005994:	b011      	add	sp, #68	; 0x44
 8005996:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800599a:	2a00      	cmp	r2, #0
 800599c:	d13e      	bne.n	8005a1c <__ieee754_pow+0x14c>
 800599e:	f1c3 0314 	rsb	r3, r3, #20
 80059a2:	fa48 f103 	asr.w	r1, r8, r3
 80059a6:	fa01 f303 	lsl.w	r3, r1, r3
 80059aa:	4543      	cmp	r3, r8
 80059ac:	f040 8469 	bne.w	8006282 <__ieee754_pow+0x9b2>
 80059b0:	f001 0101 	and.w	r1, r1, #1
 80059b4:	f1c1 0b02 	rsb	fp, r1, #2
 80059b8:	4b4b      	ldr	r3, [pc, #300]	; (8005ae8 <__ieee754_pow+0x218>)
 80059ba:	4598      	cmp	r8, r3
 80059bc:	d118      	bne.n	80059f0 <__ieee754_pow+0x120>
 80059be:	f1b9 0f00 	cmp.w	r9, #0
 80059c2:	f280 845a 	bge.w	800627a <__ieee754_pow+0x9aa>
 80059c6:	4948      	ldr	r1, [pc, #288]	; (8005ae8 <__ieee754_pow+0x218>)
 80059c8:	4632      	mov	r2, r6
 80059ca:	463b      	mov	r3, r7
 80059cc:	2000      	movs	r0, #0
 80059ce:	f7fa ff3d 	bl	800084c <__aeabi_ddiv>
 80059d2:	e7dd      	b.n	8005990 <__ieee754_pow+0xc0>
 80059d4:	f04f 0b02 	mov.w	fp, #2
 80059d8:	e7c4      	b.n	8005964 <__ieee754_pow+0x94>
 80059da:	f04f 0b00 	mov.w	fp, #0
 80059de:	e7c1      	b.n	8005964 <__ieee754_pow+0x94>
 80059e0:	f1b9 0f00 	cmp.w	r9, #0
 80059e4:	dad2      	bge.n	800598c <__ieee754_pow+0xbc>
 80059e6:	e9dd 0300 	ldrd	r0, r3, [sp]
 80059ea:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80059ee:	e7cf      	b.n	8005990 <__ieee754_pow+0xc0>
 80059f0:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 80059f4:	d106      	bne.n	8005a04 <__ieee754_pow+0x134>
 80059f6:	4632      	mov	r2, r6
 80059f8:	463b      	mov	r3, r7
 80059fa:	4610      	mov	r0, r2
 80059fc:	4619      	mov	r1, r3
 80059fe:	f7fa fdfb 	bl	80005f8 <__aeabi_dmul>
 8005a02:	e7c5      	b.n	8005990 <__ieee754_pow+0xc0>
 8005a04:	4b39      	ldr	r3, [pc, #228]	; (8005aec <__ieee754_pow+0x21c>)
 8005a06:	4599      	cmp	r9, r3
 8005a08:	d10a      	bne.n	8005a20 <__ieee754_pow+0x150>
 8005a0a:	2d00      	cmp	r5, #0
 8005a0c:	db08      	blt.n	8005a20 <__ieee754_pow+0x150>
 8005a0e:	ec47 6b10 	vmov	d0, r6, r7
 8005a12:	b011      	add	sp, #68	; 0x44
 8005a14:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a18:	f000 bc68 	b.w	80062ec <__ieee754_sqrt>
 8005a1c:	f04f 0b00 	mov.w	fp, #0
 8005a20:	ec47 6b10 	vmov	d0, r6, r7
 8005a24:	f000 fd12 	bl	800644c <fabs>
 8005a28:	ec51 0b10 	vmov	r0, r1, d0
 8005a2c:	f1ba 0f00 	cmp.w	sl, #0
 8005a30:	d127      	bne.n	8005a82 <__ieee754_pow+0x1b2>
 8005a32:	b124      	cbz	r4, 8005a3e <__ieee754_pow+0x16e>
 8005a34:	4b2c      	ldr	r3, [pc, #176]	; (8005ae8 <__ieee754_pow+0x218>)
 8005a36:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8005a3a:	429a      	cmp	r2, r3
 8005a3c:	d121      	bne.n	8005a82 <__ieee754_pow+0x1b2>
 8005a3e:	f1b9 0f00 	cmp.w	r9, #0
 8005a42:	da05      	bge.n	8005a50 <__ieee754_pow+0x180>
 8005a44:	4602      	mov	r2, r0
 8005a46:	460b      	mov	r3, r1
 8005a48:	2000      	movs	r0, #0
 8005a4a:	4927      	ldr	r1, [pc, #156]	; (8005ae8 <__ieee754_pow+0x218>)
 8005a4c:	f7fa fefe 	bl	800084c <__aeabi_ddiv>
 8005a50:	2d00      	cmp	r5, #0
 8005a52:	da9d      	bge.n	8005990 <__ieee754_pow+0xc0>
 8005a54:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8005a58:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8005a5c:	ea54 030b 	orrs.w	r3, r4, fp
 8005a60:	d108      	bne.n	8005a74 <__ieee754_pow+0x1a4>
 8005a62:	4602      	mov	r2, r0
 8005a64:	460b      	mov	r3, r1
 8005a66:	4610      	mov	r0, r2
 8005a68:	4619      	mov	r1, r3
 8005a6a:	f7fa fc0d 	bl	8000288 <__aeabi_dsub>
 8005a6e:	4602      	mov	r2, r0
 8005a70:	460b      	mov	r3, r1
 8005a72:	e7ac      	b.n	80059ce <__ieee754_pow+0xfe>
 8005a74:	f1bb 0f01 	cmp.w	fp, #1
 8005a78:	d18a      	bne.n	8005990 <__ieee754_pow+0xc0>
 8005a7a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005a7e:	4619      	mov	r1, r3
 8005a80:	e786      	b.n	8005990 <__ieee754_pow+0xc0>
 8005a82:	0fed      	lsrs	r5, r5, #31
 8005a84:	1e6b      	subs	r3, r5, #1
 8005a86:	930d      	str	r3, [sp, #52]	; 0x34
 8005a88:	ea5b 0303 	orrs.w	r3, fp, r3
 8005a8c:	d102      	bne.n	8005a94 <__ieee754_pow+0x1c4>
 8005a8e:	4632      	mov	r2, r6
 8005a90:	463b      	mov	r3, r7
 8005a92:	e7e8      	b.n	8005a66 <__ieee754_pow+0x196>
 8005a94:	4b16      	ldr	r3, [pc, #88]	; (8005af0 <__ieee754_pow+0x220>)
 8005a96:	4598      	cmp	r8, r3
 8005a98:	f340 80fe 	ble.w	8005c98 <__ieee754_pow+0x3c8>
 8005a9c:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8005aa0:	4598      	cmp	r8, r3
 8005aa2:	dd0a      	ble.n	8005aba <__ieee754_pow+0x1ea>
 8005aa4:	4b0f      	ldr	r3, [pc, #60]	; (8005ae4 <__ieee754_pow+0x214>)
 8005aa6:	429c      	cmp	r4, r3
 8005aa8:	dc0d      	bgt.n	8005ac6 <__ieee754_pow+0x1f6>
 8005aaa:	f1b9 0f00 	cmp.w	r9, #0
 8005aae:	f6bf af6d 	bge.w	800598c <__ieee754_pow+0xbc>
 8005ab2:	a307      	add	r3, pc, #28	; (adr r3, 8005ad0 <__ieee754_pow+0x200>)
 8005ab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ab8:	e79f      	b.n	80059fa <__ieee754_pow+0x12a>
 8005aba:	4b0e      	ldr	r3, [pc, #56]	; (8005af4 <__ieee754_pow+0x224>)
 8005abc:	429c      	cmp	r4, r3
 8005abe:	ddf4      	ble.n	8005aaa <__ieee754_pow+0x1da>
 8005ac0:	4b09      	ldr	r3, [pc, #36]	; (8005ae8 <__ieee754_pow+0x218>)
 8005ac2:	429c      	cmp	r4, r3
 8005ac4:	dd18      	ble.n	8005af8 <__ieee754_pow+0x228>
 8005ac6:	f1b9 0f00 	cmp.w	r9, #0
 8005aca:	dcf2      	bgt.n	8005ab2 <__ieee754_pow+0x1e2>
 8005acc:	e75e      	b.n	800598c <__ieee754_pow+0xbc>
 8005ace:	bf00      	nop
 8005ad0:	8800759c 	.word	0x8800759c
 8005ad4:	7e37e43c 	.word	0x7e37e43c
 8005ad8:	7ff00000 	.word	0x7ff00000
 8005adc:	08006795 	.word	0x08006795
 8005ae0:	433fffff 	.word	0x433fffff
 8005ae4:	3fefffff 	.word	0x3fefffff
 8005ae8:	3ff00000 	.word	0x3ff00000
 8005aec:	3fe00000 	.word	0x3fe00000
 8005af0:	41e00000 	.word	0x41e00000
 8005af4:	3feffffe 	.word	0x3feffffe
 8005af8:	2200      	movs	r2, #0
 8005afa:	4b63      	ldr	r3, [pc, #396]	; (8005c88 <__ieee754_pow+0x3b8>)
 8005afc:	f7fa fbc4 	bl	8000288 <__aeabi_dsub>
 8005b00:	a355      	add	r3, pc, #340	; (adr r3, 8005c58 <__ieee754_pow+0x388>)
 8005b02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b06:	4604      	mov	r4, r0
 8005b08:	460d      	mov	r5, r1
 8005b0a:	f7fa fd75 	bl	80005f8 <__aeabi_dmul>
 8005b0e:	a354      	add	r3, pc, #336	; (adr r3, 8005c60 <__ieee754_pow+0x390>)
 8005b10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b14:	4606      	mov	r6, r0
 8005b16:	460f      	mov	r7, r1
 8005b18:	4620      	mov	r0, r4
 8005b1a:	4629      	mov	r1, r5
 8005b1c:	f7fa fd6c 	bl	80005f8 <__aeabi_dmul>
 8005b20:	2200      	movs	r2, #0
 8005b22:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005b26:	4b59      	ldr	r3, [pc, #356]	; (8005c8c <__ieee754_pow+0x3bc>)
 8005b28:	4620      	mov	r0, r4
 8005b2a:	4629      	mov	r1, r5
 8005b2c:	f7fa fd64 	bl	80005f8 <__aeabi_dmul>
 8005b30:	4602      	mov	r2, r0
 8005b32:	460b      	mov	r3, r1
 8005b34:	a14c      	add	r1, pc, #304	; (adr r1, 8005c68 <__ieee754_pow+0x398>)
 8005b36:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005b3a:	f7fa fba5 	bl	8000288 <__aeabi_dsub>
 8005b3e:	4622      	mov	r2, r4
 8005b40:	462b      	mov	r3, r5
 8005b42:	f7fa fd59 	bl	80005f8 <__aeabi_dmul>
 8005b46:	4602      	mov	r2, r0
 8005b48:	460b      	mov	r3, r1
 8005b4a:	2000      	movs	r0, #0
 8005b4c:	4950      	ldr	r1, [pc, #320]	; (8005c90 <__ieee754_pow+0x3c0>)
 8005b4e:	f7fa fb9b 	bl	8000288 <__aeabi_dsub>
 8005b52:	4622      	mov	r2, r4
 8005b54:	462b      	mov	r3, r5
 8005b56:	4680      	mov	r8, r0
 8005b58:	4689      	mov	r9, r1
 8005b5a:	4620      	mov	r0, r4
 8005b5c:	4629      	mov	r1, r5
 8005b5e:	f7fa fd4b 	bl	80005f8 <__aeabi_dmul>
 8005b62:	4602      	mov	r2, r0
 8005b64:	460b      	mov	r3, r1
 8005b66:	4640      	mov	r0, r8
 8005b68:	4649      	mov	r1, r9
 8005b6a:	f7fa fd45 	bl	80005f8 <__aeabi_dmul>
 8005b6e:	a340      	add	r3, pc, #256	; (adr r3, 8005c70 <__ieee754_pow+0x3a0>)
 8005b70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b74:	f7fa fd40 	bl	80005f8 <__aeabi_dmul>
 8005b78:	4602      	mov	r2, r0
 8005b7a:	460b      	mov	r3, r1
 8005b7c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b80:	f7fa fb82 	bl	8000288 <__aeabi_dsub>
 8005b84:	4602      	mov	r2, r0
 8005b86:	460b      	mov	r3, r1
 8005b88:	4604      	mov	r4, r0
 8005b8a:	460d      	mov	r5, r1
 8005b8c:	4630      	mov	r0, r6
 8005b8e:	4639      	mov	r1, r7
 8005b90:	f7fa fb7c 	bl	800028c <__adddf3>
 8005b94:	2000      	movs	r0, #0
 8005b96:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005b9a:	4632      	mov	r2, r6
 8005b9c:	463b      	mov	r3, r7
 8005b9e:	f7fa fb73 	bl	8000288 <__aeabi_dsub>
 8005ba2:	4602      	mov	r2, r0
 8005ba4:	460b      	mov	r3, r1
 8005ba6:	4620      	mov	r0, r4
 8005ba8:	4629      	mov	r1, r5
 8005baa:	f7fa fb6d 	bl	8000288 <__aeabi_dsub>
 8005bae:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005bb0:	f10b 33ff 	add.w	r3, fp, #4294967295
 8005bb4:	4313      	orrs	r3, r2
 8005bb6:	4606      	mov	r6, r0
 8005bb8:	460f      	mov	r7, r1
 8005bba:	f040 81eb 	bne.w	8005f94 <__ieee754_pow+0x6c4>
 8005bbe:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8005c78 <__ieee754_pow+0x3a8>
 8005bc2:	e9dd 4500 	ldrd	r4, r5, [sp]
 8005bc6:	2400      	movs	r4, #0
 8005bc8:	4622      	mov	r2, r4
 8005bca:	462b      	mov	r3, r5
 8005bcc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005bd0:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005bd4:	f7fa fb58 	bl	8000288 <__aeabi_dsub>
 8005bd8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005bdc:	f7fa fd0c 	bl	80005f8 <__aeabi_dmul>
 8005be0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005be4:	4680      	mov	r8, r0
 8005be6:	4689      	mov	r9, r1
 8005be8:	4630      	mov	r0, r6
 8005bea:	4639      	mov	r1, r7
 8005bec:	f7fa fd04 	bl	80005f8 <__aeabi_dmul>
 8005bf0:	4602      	mov	r2, r0
 8005bf2:	460b      	mov	r3, r1
 8005bf4:	4640      	mov	r0, r8
 8005bf6:	4649      	mov	r1, r9
 8005bf8:	f7fa fb48 	bl	800028c <__adddf3>
 8005bfc:	4622      	mov	r2, r4
 8005bfe:	462b      	mov	r3, r5
 8005c00:	4680      	mov	r8, r0
 8005c02:	4689      	mov	r9, r1
 8005c04:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005c08:	f7fa fcf6 	bl	80005f8 <__aeabi_dmul>
 8005c0c:	460b      	mov	r3, r1
 8005c0e:	4604      	mov	r4, r0
 8005c10:	460d      	mov	r5, r1
 8005c12:	4602      	mov	r2, r0
 8005c14:	4649      	mov	r1, r9
 8005c16:	4640      	mov	r0, r8
 8005c18:	e9cd 4500 	strd	r4, r5, [sp]
 8005c1c:	f7fa fb36 	bl	800028c <__adddf3>
 8005c20:	4b1c      	ldr	r3, [pc, #112]	; (8005c94 <__ieee754_pow+0x3c4>)
 8005c22:	4299      	cmp	r1, r3
 8005c24:	4606      	mov	r6, r0
 8005c26:	460f      	mov	r7, r1
 8005c28:	468b      	mov	fp, r1
 8005c2a:	f340 82f7 	ble.w	800621c <__ieee754_pow+0x94c>
 8005c2e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8005c32:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8005c36:	4303      	orrs	r3, r0
 8005c38:	f000 81ea 	beq.w	8006010 <__ieee754_pow+0x740>
 8005c3c:	a310      	add	r3, pc, #64	; (adr r3, 8005c80 <__ieee754_pow+0x3b0>)
 8005c3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c42:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c46:	f7fa fcd7 	bl	80005f8 <__aeabi_dmul>
 8005c4a:	a30d      	add	r3, pc, #52	; (adr r3, 8005c80 <__ieee754_pow+0x3b0>)
 8005c4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c50:	e6d5      	b.n	80059fe <__ieee754_pow+0x12e>
 8005c52:	bf00      	nop
 8005c54:	f3af 8000 	nop.w
 8005c58:	60000000 	.word	0x60000000
 8005c5c:	3ff71547 	.word	0x3ff71547
 8005c60:	f85ddf44 	.word	0xf85ddf44
 8005c64:	3e54ae0b 	.word	0x3e54ae0b
 8005c68:	55555555 	.word	0x55555555
 8005c6c:	3fd55555 	.word	0x3fd55555
 8005c70:	652b82fe 	.word	0x652b82fe
 8005c74:	3ff71547 	.word	0x3ff71547
 8005c78:	00000000 	.word	0x00000000
 8005c7c:	bff00000 	.word	0xbff00000
 8005c80:	8800759c 	.word	0x8800759c
 8005c84:	7e37e43c 	.word	0x7e37e43c
 8005c88:	3ff00000 	.word	0x3ff00000
 8005c8c:	3fd00000 	.word	0x3fd00000
 8005c90:	3fe00000 	.word	0x3fe00000
 8005c94:	408fffff 	.word	0x408fffff
 8005c98:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8005c9c:	f04f 0200 	mov.w	r2, #0
 8005ca0:	da05      	bge.n	8005cae <__ieee754_pow+0x3de>
 8005ca2:	4bd3      	ldr	r3, [pc, #844]	; (8005ff0 <__ieee754_pow+0x720>)
 8005ca4:	f7fa fca8 	bl	80005f8 <__aeabi_dmul>
 8005ca8:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8005cac:	460c      	mov	r4, r1
 8005cae:	1523      	asrs	r3, r4, #20
 8005cb0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8005cb4:	4413      	add	r3, r2
 8005cb6:	9309      	str	r3, [sp, #36]	; 0x24
 8005cb8:	4bce      	ldr	r3, [pc, #824]	; (8005ff4 <__ieee754_pow+0x724>)
 8005cba:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8005cbe:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8005cc2:	429c      	cmp	r4, r3
 8005cc4:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8005cc8:	dd08      	ble.n	8005cdc <__ieee754_pow+0x40c>
 8005cca:	4bcb      	ldr	r3, [pc, #812]	; (8005ff8 <__ieee754_pow+0x728>)
 8005ccc:	429c      	cmp	r4, r3
 8005cce:	f340 815e 	ble.w	8005f8e <__ieee754_pow+0x6be>
 8005cd2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005cd4:	3301      	adds	r3, #1
 8005cd6:	9309      	str	r3, [sp, #36]	; 0x24
 8005cd8:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8005cdc:	f04f 0a00 	mov.w	sl, #0
 8005ce0:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8005ce4:	930c      	str	r3, [sp, #48]	; 0x30
 8005ce6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005ce8:	4bc4      	ldr	r3, [pc, #784]	; (8005ffc <__ieee754_pow+0x72c>)
 8005cea:	4413      	add	r3, r2
 8005cec:	ed93 7b00 	vldr	d7, [r3]
 8005cf0:	4629      	mov	r1, r5
 8005cf2:	ec53 2b17 	vmov	r2, r3, d7
 8005cf6:	ed8d 7b06 	vstr	d7, [sp, #24]
 8005cfa:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005cfe:	f7fa fac3 	bl	8000288 <__aeabi_dsub>
 8005d02:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005d06:	4606      	mov	r6, r0
 8005d08:	460f      	mov	r7, r1
 8005d0a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005d0e:	f7fa fabd 	bl	800028c <__adddf3>
 8005d12:	4602      	mov	r2, r0
 8005d14:	460b      	mov	r3, r1
 8005d16:	2000      	movs	r0, #0
 8005d18:	49b9      	ldr	r1, [pc, #740]	; (8006000 <__ieee754_pow+0x730>)
 8005d1a:	f7fa fd97 	bl	800084c <__aeabi_ddiv>
 8005d1e:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8005d22:	4602      	mov	r2, r0
 8005d24:	460b      	mov	r3, r1
 8005d26:	4630      	mov	r0, r6
 8005d28:	4639      	mov	r1, r7
 8005d2a:	f7fa fc65 	bl	80005f8 <__aeabi_dmul>
 8005d2e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005d32:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8005d36:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	9302      	str	r3, [sp, #8]
 8005d3e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8005d42:	106d      	asrs	r5, r5, #1
 8005d44:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8005d48:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8005d52:	4640      	mov	r0, r8
 8005d54:	4649      	mov	r1, r9
 8005d56:	4614      	mov	r4, r2
 8005d58:	461d      	mov	r5, r3
 8005d5a:	f7fa fc4d 	bl	80005f8 <__aeabi_dmul>
 8005d5e:	4602      	mov	r2, r0
 8005d60:	460b      	mov	r3, r1
 8005d62:	4630      	mov	r0, r6
 8005d64:	4639      	mov	r1, r7
 8005d66:	f7fa fa8f 	bl	8000288 <__aeabi_dsub>
 8005d6a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005d6e:	4606      	mov	r6, r0
 8005d70:	460f      	mov	r7, r1
 8005d72:	4620      	mov	r0, r4
 8005d74:	4629      	mov	r1, r5
 8005d76:	f7fa fa87 	bl	8000288 <__aeabi_dsub>
 8005d7a:	4602      	mov	r2, r0
 8005d7c:	460b      	mov	r3, r1
 8005d7e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005d82:	f7fa fa81 	bl	8000288 <__aeabi_dsub>
 8005d86:	4642      	mov	r2, r8
 8005d88:	464b      	mov	r3, r9
 8005d8a:	f7fa fc35 	bl	80005f8 <__aeabi_dmul>
 8005d8e:	4602      	mov	r2, r0
 8005d90:	460b      	mov	r3, r1
 8005d92:	4630      	mov	r0, r6
 8005d94:	4639      	mov	r1, r7
 8005d96:	f7fa fa77 	bl	8000288 <__aeabi_dsub>
 8005d9a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8005d9e:	f7fa fc2b 	bl	80005f8 <__aeabi_dmul>
 8005da2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005da6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005daa:	4610      	mov	r0, r2
 8005dac:	4619      	mov	r1, r3
 8005dae:	f7fa fc23 	bl	80005f8 <__aeabi_dmul>
 8005db2:	a37b      	add	r3, pc, #492	; (adr r3, 8005fa0 <__ieee754_pow+0x6d0>)
 8005db4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005db8:	4604      	mov	r4, r0
 8005dba:	460d      	mov	r5, r1
 8005dbc:	f7fa fc1c 	bl	80005f8 <__aeabi_dmul>
 8005dc0:	a379      	add	r3, pc, #484	; (adr r3, 8005fa8 <__ieee754_pow+0x6d8>)
 8005dc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dc6:	f7fa fa61 	bl	800028c <__adddf3>
 8005dca:	4622      	mov	r2, r4
 8005dcc:	462b      	mov	r3, r5
 8005dce:	f7fa fc13 	bl	80005f8 <__aeabi_dmul>
 8005dd2:	a377      	add	r3, pc, #476	; (adr r3, 8005fb0 <__ieee754_pow+0x6e0>)
 8005dd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dd8:	f7fa fa58 	bl	800028c <__adddf3>
 8005ddc:	4622      	mov	r2, r4
 8005dde:	462b      	mov	r3, r5
 8005de0:	f7fa fc0a 	bl	80005f8 <__aeabi_dmul>
 8005de4:	a374      	add	r3, pc, #464	; (adr r3, 8005fb8 <__ieee754_pow+0x6e8>)
 8005de6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dea:	f7fa fa4f 	bl	800028c <__adddf3>
 8005dee:	4622      	mov	r2, r4
 8005df0:	462b      	mov	r3, r5
 8005df2:	f7fa fc01 	bl	80005f8 <__aeabi_dmul>
 8005df6:	a372      	add	r3, pc, #456	; (adr r3, 8005fc0 <__ieee754_pow+0x6f0>)
 8005df8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dfc:	f7fa fa46 	bl	800028c <__adddf3>
 8005e00:	4622      	mov	r2, r4
 8005e02:	462b      	mov	r3, r5
 8005e04:	f7fa fbf8 	bl	80005f8 <__aeabi_dmul>
 8005e08:	a36f      	add	r3, pc, #444	; (adr r3, 8005fc8 <__ieee754_pow+0x6f8>)
 8005e0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e0e:	f7fa fa3d 	bl	800028c <__adddf3>
 8005e12:	4622      	mov	r2, r4
 8005e14:	4606      	mov	r6, r0
 8005e16:	460f      	mov	r7, r1
 8005e18:	462b      	mov	r3, r5
 8005e1a:	4620      	mov	r0, r4
 8005e1c:	4629      	mov	r1, r5
 8005e1e:	f7fa fbeb 	bl	80005f8 <__aeabi_dmul>
 8005e22:	4602      	mov	r2, r0
 8005e24:	460b      	mov	r3, r1
 8005e26:	4630      	mov	r0, r6
 8005e28:	4639      	mov	r1, r7
 8005e2a:	f7fa fbe5 	bl	80005f8 <__aeabi_dmul>
 8005e2e:	4642      	mov	r2, r8
 8005e30:	4604      	mov	r4, r0
 8005e32:	460d      	mov	r5, r1
 8005e34:	464b      	mov	r3, r9
 8005e36:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005e3a:	f7fa fa27 	bl	800028c <__adddf3>
 8005e3e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005e42:	f7fa fbd9 	bl	80005f8 <__aeabi_dmul>
 8005e46:	4622      	mov	r2, r4
 8005e48:	462b      	mov	r3, r5
 8005e4a:	f7fa fa1f 	bl	800028c <__adddf3>
 8005e4e:	4642      	mov	r2, r8
 8005e50:	4606      	mov	r6, r0
 8005e52:	460f      	mov	r7, r1
 8005e54:	464b      	mov	r3, r9
 8005e56:	4640      	mov	r0, r8
 8005e58:	4649      	mov	r1, r9
 8005e5a:	f7fa fbcd 	bl	80005f8 <__aeabi_dmul>
 8005e5e:	2200      	movs	r2, #0
 8005e60:	4b68      	ldr	r3, [pc, #416]	; (8006004 <__ieee754_pow+0x734>)
 8005e62:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005e66:	f7fa fa11 	bl	800028c <__adddf3>
 8005e6a:	4632      	mov	r2, r6
 8005e6c:	463b      	mov	r3, r7
 8005e6e:	f7fa fa0d 	bl	800028c <__adddf3>
 8005e72:	9802      	ldr	r0, [sp, #8]
 8005e74:	460d      	mov	r5, r1
 8005e76:	4604      	mov	r4, r0
 8005e78:	4602      	mov	r2, r0
 8005e7a:	460b      	mov	r3, r1
 8005e7c:	4640      	mov	r0, r8
 8005e7e:	4649      	mov	r1, r9
 8005e80:	f7fa fbba 	bl	80005f8 <__aeabi_dmul>
 8005e84:	2200      	movs	r2, #0
 8005e86:	4680      	mov	r8, r0
 8005e88:	4689      	mov	r9, r1
 8005e8a:	4b5e      	ldr	r3, [pc, #376]	; (8006004 <__ieee754_pow+0x734>)
 8005e8c:	4620      	mov	r0, r4
 8005e8e:	4629      	mov	r1, r5
 8005e90:	f7fa f9fa 	bl	8000288 <__aeabi_dsub>
 8005e94:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005e98:	f7fa f9f6 	bl	8000288 <__aeabi_dsub>
 8005e9c:	4602      	mov	r2, r0
 8005e9e:	460b      	mov	r3, r1
 8005ea0:	4630      	mov	r0, r6
 8005ea2:	4639      	mov	r1, r7
 8005ea4:	f7fa f9f0 	bl	8000288 <__aeabi_dsub>
 8005ea8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005eac:	f7fa fba4 	bl	80005f8 <__aeabi_dmul>
 8005eb0:	4622      	mov	r2, r4
 8005eb2:	4606      	mov	r6, r0
 8005eb4:	460f      	mov	r7, r1
 8005eb6:	462b      	mov	r3, r5
 8005eb8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005ebc:	f7fa fb9c 	bl	80005f8 <__aeabi_dmul>
 8005ec0:	4602      	mov	r2, r0
 8005ec2:	460b      	mov	r3, r1
 8005ec4:	4630      	mov	r0, r6
 8005ec6:	4639      	mov	r1, r7
 8005ec8:	f7fa f9e0 	bl	800028c <__adddf3>
 8005ecc:	4606      	mov	r6, r0
 8005ece:	460f      	mov	r7, r1
 8005ed0:	4602      	mov	r2, r0
 8005ed2:	460b      	mov	r3, r1
 8005ed4:	4640      	mov	r0, r8
 8005ed6:	4649      	mov	r1, r9
 8005ed8:	f7fa f9d8 	bl	800028c <__adddf3>
 8005edc:	9802      	ldr	r0, [sp, #8]
 8005ede:	a33c      	add	r3, pc, #240	; (adr r3, 8005fd0 <__ieee754_pow+0x700>)
 8005ee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ee4:	4604      	mov	r4, r0
 8005ee6:	460d      	mov	r5, r1
 8005ee8:	f7fa fb86 	bl	80005f8 <__aeabi_dmul>
 8005eec:	4642      	mov	r2, r8
 8005eee:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005ef2:	464b      	mov	r3, r9
 8005ef4:	4620      	mov	r0, r4
 8005ef6:	4629      	mov	r1, r5
 8005ef8:	f7fa f9c6 	bl	8000288 <__aeabi_dsub>
 8005efc:	4602      	mov	r2, r0
 8005efe:	460b      	mov	r3, r1
 8005f00:	4630      	mov	r0, r6
 8005f02:	4639      	mov	r1, r7
 8005f04:	f7fa f9c0 	bl	8000288 <__aeabi_dsub>
 8005f08:	a333      	add	r3, pc, #204	; (adr r3, 8005fd8 <__ieee754_pow+0x708>)
 8005f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f0e:	f7fa fb73 	bl	80005f8 <__aeabi_dmul>
 8005f12:	a333      	add	r3, pc, #204	; (adr r3, 8005fe0 <__ieee754_pow+0x710>)
 8005f14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f18:	4606      	mov	r6, r0
 8005f1a:	460f      	mov	r7, r1
 8005f1c:	4620      	mov	r0, r4
 8005f1e:	4629      	mov	r1, r5
 8005f20:	f7fa fb6a 	bl	80005f8 <__aeabi_dmul>
 8005f24:	4602      	mov	r2, r0
 8005f26:	460b      	mov	r3, r1
 8005f28:	4630      	mov	r0, r6
 8005f2a:	4639      	mov	r1, r7
 8005f2c:	f7fa f9ae 	bl	800028c <__adddf3>
 8005f30:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005f32:	4b35      	ldr	r3, [pc, #212]	; (8006008 <__ieee754_pow+0x738>)
 8005f34:	4413      	add	r3, r2
 8005f36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f3a:	f7fa f9a7 	bl	800028c <__adddf3>
 8005f3e:	4604      	mov	r4, r0
 8005f40:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005f42:	460d      	mov	r5, r1
 8005f44:	f7fa faee 	bl	8000524 <__aeabi_i2d>
 8005f48:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005f4a:	4b30      	ldr	r3, [pc, #192]	; (800600c <__ieee754_pow+0x73c>)
 8005f4c:	4413      	add	r3, r2
 8005f4e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005f52:	4606      	mov	r6, r0
 8005f54:	460f      	mov	r7, r1
 8005f56:	4622      	mov	r2, r4
 8005f58:	462b      	mov	r3, r5
 8005f5a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005f5e:	f7fa f995 	bl	800028c <__adddf3>
 8005f62:	4642      	mov	r2, r8
 8005f64:	464b      	mov	r3, r9
 8005f66:	f7fa f991 	bl	800028c <__adddf3>
 8005f6a:	4632      	mov	r2, r6
 8005f6c:	463b      	mov	r3, r7
 8005f6e:	f7fa f98d 	bl	800028c <__adddf3>
 8005f72:	9802      	ldr	r0, [sp, #8]
 8005f74:	4632      	mov	r2, r6
 8005f76:	463b      	mov	r3, r7
 8005f78:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005f7c:	f7fa f984 	bl	8000288 <__aeabi_dsub>
 8005f80:	4642      	mov	r2, r8
 8005f82:	464b      	mov	r3, r9
 8005f84:	f7fa f980 	bl	8000288 <__aeabi_dsub>
 8005f88:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005f8c:	e607      	b.n	8005b9e <__ieee754_pow+0x2ce>
 8005f8e:	f04f 0a01 	mov.w	sl, #1
 8005f92:	e6a5      	b.n	8005ce0 <__ieee754_pow+0x410>
 8005f94:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8005fe8 <__ieee754_pow+0x718>
 8005f98:	e613      	b.n	8005bc2 <__ieee754_pow+0x2f2>
 8005f9a:	bf00      	nop
 8005f9c:	f3af 8000 	nop.w
 8005fa0:	4a454eef 	.word	0x4a454eef
 8005fa4:	3fca7e28 	.word	0x3fca7e28
 8005fa8:	93c9db65 	.word	0x93c9db65
 8005fac:	3fcd864a 	.word	0x3fcd864a
 8005fb0:	a91d4101 	.word	0xa91d4101
 8005fb4:	3fd17460 	.word	0x3fd17460
 8005fb8:	518f264d 	.word	0x518f264d
 8005fbc:	3fd55555 	.word	0x3fd55555
 8005fc0:	db6fabff 	.word	0xdb6fabff
 8005fc4:	3fdb6db6 	.word	0x3fdb6db6
 8005fc8:	33333303 	.word	0x33333303
 8005fcc:	3fe33333 	.word	0x3fe33333
 8005fd0:	e0000000 	.word	0xe0000000
 8005fd4:	3feec709 	.word	0x3feec709
 8005fd8:	dc3a03fd 	.word	0xdc3a03fd
 8005fdc:	3feec709 	.word	0x3feec709
 8005fe0:	145b01f5 	.word	0x145b01f5
 8005fe4:	be3e2fe0 	.word	0xbe3e2fe0
 8005fe8:	00000000 	.word	0x00000000
 8005fec:	3ff00000 	.word	0x3ff00000
 8005ff0:	43400000 	.word	0x43400000
 8005ff4:	0003988e 	.word	0x0003988e
 8005ff8:	000bb679 	.word	0x000bb679
 8005ffc:	080067c8 	.word	0x080067c8
 8006000:	3ff00000 	.word	0x3ff00000
 8006004:	40080000 	.word	0x40080000
 8006008:	080067e8 	.word	0x080067e8
 800600c:	080067d8 	.word	0x080067d8
 8006010:	a3b4      	add	r3, pc, #720	; (adr r3, 80062e4 <__ieee754_pow+0xa14>)
 8006012:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006016:	4640      	mov	r0, r8
 8006018:	4649      	mov	r1, r9
 800601a:	f7fa f937 	bl	800028c <__adddf3>
 800601e:	4622      	mov	r2, r4
 8006020:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006024:	462b      	mov	r3, r5
 8006026:	4630      	mov	r0, r6
 8006028:	4639      	mov	r1, r7
 800602a:	f7fa f92d 	bl	8000288 <__aeabi_dsub>
 800602e:	4602      	mov	r2, r0
 8006030:	460b      	mov	r3, r1
 8006032:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006036:	f7fa fd6f 	bl	8000b18 <__aeabi_dcmpgt>
 800603a:	2800      	cmp	r0, #0
 800603c:	f47f adfe 	bne.w	8005c3c <__ieee754_pow+0x36c>
 8006040:	4aa3      	ldr	r2, [pc, #652]	; (80062d0 <__ieee754_pow+0xa00>)
 8006042:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006046:	4293      	cmp	r3, r2
 8006048:	f340 810a 	ble.w	8006260 <__ieee754_pow+0x990>
 800604c:	151b      	asrs	r3, r3, #20
 800604e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8006052:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8006056:	fa4a f303 	asr.w	r3, sl, r3
 800605a:	445b      	add	r3, fp
 800605c:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8006060:	4e9c      	ldr	r6, [pc, #624]	; (80062d4 <__ieee754_pow+0xa04>)
 8006062:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8006066:	4116      	asrs	r6, r2
 8006068:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800606c:	2000      	movs	r0, #0
 800606e:	ea23 0106 	bic.w	r1, r3, r6
 8006072:	f1c2 0214 	rsb	r2, r2, #20
 8006076:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800607a:	fa4a fa02 	asr.w	sl, sl, r2
 800607e:	f1bb 0f00 	cmp.w	fp, #0
 8006082:	4602      	mov	r2, r0
 8006084:	460b      	mov	r3, r1
 8006086:	4620      	mov	r0, r4
 8006088:	4629      	mov	r1, r5
 800608a:	bfb8      	it	lt
 800608c:	f1ca 0a00 	rsblt	sl, sl, #0
 8006090:	f7fa f8fa 	bl	8000288 <__aeabi_dsub>
 8006094:	e9cd 0100 	strd	r0, r1, [sp]
 8006098:	4642      	mov	r2, r8
 800609a:	464b      	mov	r3, r9
 800609c:	e9dd 0100 	ldrd	r0, r1, [sp]
 80060a0:	f7fa f8f4 	bl	800028c <__adddf3>
 80060a4:	2000      	movs	r0, #0
 80060a6:	a378      	add	r3, pc, #480	; (adr r3, 8006288 <__ieee754_pow+0x9b8>)
 80060a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060ac:	4604      	mov	r4, r0
 80060ae:	460d      	mov	r5, r1
 80060b0:	f7fa faa2 	bl	80005f8 <__aeabi_dmul>
 80060b4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80060b8:	4606      	mov	r6, r0
 80060ba:	460f      	mov	r7, r1
 80060bc:	4620      	mov	r0, r4
 80060be:	4629      	mov	r1, r5
 80060c0:	f7fa f8e2 	bl	8000288 <__aeabi_dsub>
 80060c4:	4602      	mov	r2, r0
 80060c6:	460b      	mov	r3, r1
 80060c8:	4640      	mov	r0, r8
 80060ca:	4649      	mov	r1, r9
 80060cc:	f7fa f8dc 	bl	8000288 <__aeabi_dsub>
 80060d0:	a36f      	add	r3, pc, #444	; (adr r3, 8006290 <__ieee754_pow+0x9c0>)
 80060d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060d6:	f7fa fa8f 	bl	80005f8 <__aeabi_dmul>
 80060da:	a36f      	add	r3, pc, #444	; (adr r3, 8006298 <__ieee754_pow+0x9c8>)
 80060dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060e0:	4680      	mov	r8, r0
 80060e2:	4689      	mov	r9, r1
 80060e4:	4620      	mov	r0, r4
 80060e6:	4629      	mov	r1, r5
 80060e8:	f7fa fa86 	bl	80005f8 <__aeabi_dmul>
 80060ec:	4602      	mov	r2, r0
 80060ee:	460b      	mov	r3, r1
 80060f0:	4640      	mov	r0, r8
 80060f2:	4649      	mov	r1, r9
 80060f4:	f7fa f8ca 	bl	800028c <__adddf3>
 80060f8:	4604      	mov	r4, r0
 80060fa:	460d      	mov	r5, r1
 80060fc:	4602      	mov	r2, r0
 80060fe:	460b      	mov	r3, r1
 8006100:	4630      	mov	r0, r6
 8006102:	4639      	mov	r1, r7
 8006104:	f7fa f8c2 	bl	800028c <__adddf3>
 8006108:	4632      	mov	r2, r6
 800610a:	463b      	mov	r3, r7
 800610c:	4680      	mov	r8, r0
 800610e:	4689      	mov	r9, r1
 8006110:	f7fa f8ba 	bl	8000288 <__aeabi_dsub>
 8006114:	4602      	mov	r2, r0
 8006116:	460b      	mov	r3, r1
 8006118:	4620      	mov	r0, r4
 800611a:	4629      	mov	r1, r5
 800611c:	f7fa f8b4 	bl	8000288 <__aeabi_dsub>
 8006120:	4642      	mov	r2, r8
 8006122:	4606      	mov	r6, r0
 8006124:	460f      	mov	r7, r1
 8006126:	464b      	mov	r3, r9
 8006128:	4640      	mov	r0, r8
 800612a:	4649      	mov	r1, r9
 800612c:	f7fa fa64 	bl	80005f8 <__aeabi_dmul>
 8006130:	a35b      	add	r3, pc, #364	; (adr r3, 80062a0 <__ieee754_pow+0x9d0>)
 8006132:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006136:	4604      	mov	r4, r0
 8006138:	460d      	mov	r5, r1
 800613a:	f7fa fa5d 	bl	80005f8 <__aeabi_dmul>
 800613e:	a35a      	add	r3, pc, #360	; (adr r3, 80062a8 <__ieee754_pow+0x9d8>)
 8006140:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006144:	f7fa f8a0 	bl	8000288 <__aeabi_dsub>
 8006148:	4622      	mov	r2, r4
 800614a:	462b      	mov	r3, r5
 800614c:	f7fa fa54 	bl	80005f8 <__aeabi_dmul>
 8006150:	a357      	add	r3, pc, #348	; (adr r3, 80062b0 <__ieee754_pow+0x9e0>)
 8006152:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006156:	f7fa f899 	bl	800028c <__adddf3>
 800615a:	4622      	mov	r2, r4
 800615c:	462b      	mov	r3, r5
 800615e:	f7fa fa4b 	bl	80005f8 <__aeabi_dmul>
 8006162:	a355      	add	r3, pc, #340	; (adr r3, 80062b8 <__ieee754_pow+0x9e8>)
 8006164:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006168:	f7fa f88e 	bl	8000288 <__aeabi_dsub>
 800616c:	4622      	mov	r2, r4
 800616e:	462b      	mov	r3, r5
 8006170:	f7fa fa42 	bl	80005f8 <__aeabi_dmul>
 8006174:	a352      	add	r3, pc, #328	; (adr r3, 80062c0 <__ieee754_pow+0x9f0>)
 8006176:	e9d3 2300 	ldrd	r2, r3, [r3]
 800617a:	f7fa f887 	bl	800028c <__adddf3>
 800617e:	4622      	mov	r2, r4
 8006180:	462b      	mov	r3, r5
 8006182:	f7fa fa39 	bl	80005f8 <__aeabi_dmul>
 8006186:	4602      	mov	r2, r0
 8006188:	460b      	mov	r3, r1
 800618a:	4640      	mov	r0, r8
 800618c:	4649      	mov	r1, r9
 800618e:	f7fa f87b 	bl	8000288 <__aeabi_dsub>
 8006192:	4604      	mov	r4, r0
 8006194:	460d      	mov	r5, r1
 8006196:	4602      	mov	r2, r0
 8006198:	460b      	mov	r3, r1
 800619a:	4640      	mov	r0, r8
 800619c:	4649      	mov	r1, r9
 800619e:	f7fa fa2b 	bl	80005f8 <__aeabi_dmul>
 80061a2:	2200      	movs	r2, #0
 80061a4:	e9cd 0100 	strd	r0, r1, [sp]
 80061a8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80061ac:	4620      	mov	r0, r4
 80061ae:	4629      	mov	r1, r5
 80061b0:	f7fa f86a 	bl	8000288 <__aeabi_dsub>
 80061b4:	4602      	mov	r2, r0
 80061b6:	460b      	mov	r3, r1
 80061b8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80061bc:	f7fa fb46 	bl	800084c <__aeabi_ddiv>
 80061c0:	4632      	mov	r2, r6
 80061c2:	4604      	mov	r4, r0
 80061c4:	460d      	mov	r5, r1
 80061c6:	463b      	mov	r3, r7
 80061c8:	4640      	mov	r0, r8
 80061ca:	4649      	mov	r1, r9
 80061cc:	f7fa fa14 	bl	80005f8 <__aeabi_dmul>
 80061d0:	4632      	mov	r2, r6
 80061d2:	463b      	mov	r3, r7
 80061d4:	f7fa f85a 	bl	800028c <__adddf3>
 80061d8:	4602      	mov	r2, r0
 80061da:	460b      	mov	r3, r1
 80061dc:	4620      	mov	r0, r4
 80061de:	4629      	mov	r1, r5
 80061e0:	f7fa f852 	bl	8000288 <__aeabi_dsub>
 80061e4:	4642      	mov	r2, r8
 80061e6:	464b      	mov	r3, r9
 80061e8:	f7fa f84e 	bl	8000288 <__aeabi_dsub>
 80061ec:	4602      	mov	r2, r0
 80061ee:	460b      	mov	r3, r1
 80061f0:	2000      	movs	r0, #0
 80061f2:	4939      	ldr	r1, [pc, #228]	; (80062d8 <__ieee754_pow+0xa08>)
 80061f4:	f7fa f848 	bl	8000288 <__aeabi_dsub>
 80061f8:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 80061fc:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8006200:	4602      	mov	r2, r0
 8006202:	460b      	mov	r3, r1
 8006204:	da2f      	bge.n	8006266 <__ieee754_pow+0x996>
 8006206:	4650      	mov	r0, sl
 8006208:	ec43 2b10 	vmov	d0, r2, r3
 800620c:	f000 f9c0 	bl	8006590 <scalbn>
 8006210:	ec51 0b10 	vmov	r0, r1, d0
 8006214:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006218:	f7ff bbf1 	b.w	80059fe <__ieee754_pow+0x12e>
 800621c:	4b2f      	ldr	r3, [pc, #188]	; (80062dc <__ieee754_pow+0xa0c>)
 800621e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8006222:	429e      	cmp	r6, r3
 8006224:	f77f af0c 	ble.w	8006040 <__ieee754_pow+0x770>
 8006228:	4b2d      	ldr	r3, [pc, #180]	; (80062e0 <__ieee754_pow+0xa10>)
 800622a:	440b      	add	r3, r1
 800622c:	4303      	orrs	r3, r0
 800622e:	d00b      	beq.n	8006248 <__ieee754_pow+0x978>
 8006230:	a325      	add	r3, pc, #148	; (adr r3, 80062c8 <__ieee754_pow+0x9f8>)
 8006232:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006236:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800623a:	f7fa f9dd 	bl	80005f8 <__aeabi_dmul>
 800623e:	a322      	add	r3, pc, #136	; (adr r3, 80062c8 <__ieee754_pow+0x9f8>)
 8006240:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006244:	f7ff bbdb 	b.w	80059fe <__ieee754_pow+0x12e>
 8006248:	4622      	mov	r2, r4
 800624a:	462b      	mov	r3, r5
 800624c:	f7fa f81c 	bl	8000288 <__aeabi_dsub>
 8006250:	4642      	mov	r2, r8
 8006252:	464b      	mov	r3, r9
 8006254:	f7fa fc56 	bl	8000b04 <__aeabi_dcmpge>
 8006258:	2800      	cmp	r0, #0
 800625a:	f43f aef1 	beq.w	8006040 <__ieee754_pow+0x770>
 800625e:	e7e7      	b.n	8006230 <__ieee754_pow+0x960>
 8006260:	f04f 0a00 	mov.w	sl, #0
 8006264:	e718      	b.n	8006098 <__ieee754_pow+0x7c8>
 8006266:	4621      	mov	r1, r4
 8006268:	e7d4      	b.n	8006214 <__ieee754_pow+0x944>
 800626a:	2000      	movs	r0, #0
 800626c:	491a      	ldr	r1, [pc, #104]	; (80062d8 <__ieee754_pow+0xa08>)
 800626e:	f7ff bb8f 	b.w	8005990 <__ieee754_pow+0xc0>
 8006272:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006276:	f7ff bb8b 	b.w	8005990 <__ieee754_pow+0xc0>
 800627a:	4630      	mov	r0, r6
 800627c:	4639      	mov	r1, r7
 800627e:	f7ff bb87 	b.w	8005990 <__ieee754_pow+0xc0>
 8006282:	4693      	mov	fp, r2
 8006284:	f7ff bb98 	b.w	80059b8 <__ieee754_pow+0xe8>
 8006288:	00000000 	.word	0x00000000
 800628c:	3fe62e43 	.word	0x3fe62e43
 8006290:	fefa39ef 	.word	0xfefa39ef
 8006294:	3fe62e42 	.word	0x3fe62e42
 8006298:	0ca86c39 	.word	0x0ca86c39
 800629c:	be205c61 	.word	0xbe205c61
 80062a0:	72bea4d0 	.word	0x72bea4d0
 80062a4:	3e663769 	.word	0x3e663769
 80062a8:	c5d26bf1 	.word	0xc5d26bf1
 80062ac:	3ebbbd41 	.word	0x3ebbbd41
 80062b0:	af25de2c 	.word	0xaf25de2c
 80062b4:	3f11566a 	.word	0x3f11566a
 80062b8:	16bebd93 	.word	0x16bebd93
 80062bc:	3f66c16c 	.word	0x3f66c16c
 80062c0:	5555553e 	.word	0x5555553e
 80062c4:	3fc55555 	.word	0x3fc55555
 80062c8:	c2f8f359 	.word	0xc2f8f359
 80062cc:	01a56e1f 	.word	0x01a56e1f
 80062d0:	3fe00000 	.word	0x3fe00000
 80062d4:	000fffff 	.word	0x000fffff
 80062d8:	3ff00000 	.word	0x3ff00000
 80062dc:	4090cbff 	.word	0x4090cbff
 80062e0:	3f6f3400 	.word	0x3f6f3400
 80062e4:	652b82fe 	.word	0x652b82fe
 80062e8:	3c971547 	.word	0x3c971547

080062ec <__ieee754_sqrt>:
 80062ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80062f0:	4955      	ldr	r1, [pc, #340]	; (8006448 <__ieee754_sqrt+0x15c>)
 80062f2:	ec55 4b10 	vmov	r4, r5, d0
 80062f6:	43a9      	bics	r1, r5
 80062f8:	462b      	mov	r3, r5
 80062fa:	462a      	mov	r2, r5
 80062fc:	d112      	bne.n	8006324 <__ieee754_sqrt+0x38>
 80062fe:	ee10 2a10 	vmov	r2, s0
 8006302:	ee10 0a10 	vmov	r0, s0
 8006306:	4629      	mov	r1, r5
 8006308:	f7fa f976 	bl	80005f8 <__aeabi_dmul>
 800630c:	4602      	mov	r2, r0
 800630e:	460b      	mov	r3, r1
 8006310:	4620      	mov	r0, r4
 8006312:	4629      	mov	r1, r5
 8006314:	f7f9 ffba 	bl	800028c <__adddf3>
 8006318:	4604      	mov	r4, r0
 800631a:	460d      	mov	r5, r1
 800631c:	ec45 4b10 	vmov	d0, r4, r5
 8006320:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006324:	2d00      	cmp	r5, #0
 8006326:	ee10 0a10 	vmov	r0, s0
 800632a:	4621      	mov	r1, r4
 800632c:	dc0f      	bgt.n	800634e <__ieee754_sqrt+0x62>
 800632e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8006332:	4330      	orrs	r0, r6
 8006334:	d0f2      	beq.n	800631c <__ieee754_sqrt+0x30>
 8006336:	b155      	cbz	r5, 800634e <__ieee754_sqrt+0x62>
 8006338:	ee10 2a10 	vmov	r2, s0
 800633c:	4620      	mov	r0, r4
 800633e:	4629      	mov	r1, r5
 8006340:	f7f9 ffa2 	bl	8000288 <__aeabi_dsub>
 8006344:	4602      	mov	r2, r0
 8006346:	460b      	mov	r3, r1
 8006348:	f7fa fa80 	bl	800084c <__aeabi_ddiv>
 800634c:	e7e4      	b.n	8006318 <__ieee754_sqrt+0x2c>
 800634e:	151b      	asrs	r3, r3, #20
 8006350:	d073      	beq.n	800643a <__ieee754_sqrt+0x14e>
 8006352:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8006356:	07dd      	lsls	r5, r3, #31
 8006358:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800635c:	bf48      	it	mi
 800635e:	0fc8      	lsrmi	r0, r1, #31
 8006360:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8006364:	bf44      	itt	mi
 8006366:	0049      	lslmi	r1, r1, #1
 8006368:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 800636c:	2500      	movs	r5, #0
 800636e:	1058      	asrs	r0, r3, #1
 8006370:	0fcb      	lsrs	r3, r1, #31
 8006372:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8006376:	0049      	lsls	r1, r1, #1
 8006378:	2316      	movs	r3, #22
 800637a:	462c      	mov	r4, r5
 800637c:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8006380:	19a7      	adds	r7, r4, r6
 8006382:	4297      	cmp	r7, r2
 8006384:	bfde      	ittt	le
 8006386:	19bc      	addle	r4, r7, r6
 8006388:	1bd2      	suble	r2, r2, r7
 800638a:	19ad      	addle	r5, r5, r6
 800638c:	0fcf      	lsrs	r7, r1, #31
 800638e:	3b01      	subs	r3, #1
 8006390:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 8006394:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8006398:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800639c:	d1f0      	bne.n	8006380 <__ieee754_sqrt+0x94>
 800639e:	f04f 0c20 	mov.w	ip, #32
 80063a2:	469e      	mov	lr, r3
 80063a4:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 80063a8:	42a2      	cmp	r2, r4
 80063aa:	eb06 070e 	add.w	r7, r6, lr
 80063ae:	dc02      	bgt.n	80063b6 <__ieee754_sqrt+0xca>
 80063b0:	d112      	bne.n	80063d8 <__ieee754_sqrt+0xec>
 80063b2:	428f      	cmp	r7, r1
 80063b4:	d810      	bhi.n	80063d8 <__ieee754_sqrt+0xec>
 80063b6:	2f00      	cmp	r7, #0
 80063b8:	eb07 0e06 	add.w	lr, r7, r6
 80063bc:	da42      	bge.n	8006444 <__ieee754_sqrt+0x158>
 80063be:	f1be 0f00 	cmp.w	lr, #0
 80063c2:	db3f      	blt.n	8006444 <__ieee754_sqrt+0x158>
 80063c4:	f104 0801 	add.w	r8, r4, #1
 80063c8:	1b12      	subs	r2, r2, r4
 80063ca:	428f      	cmp	r7, r1
 80063cc:	bf88      	it	hi
 80063ce:	f102 32ff 	addhi.w	r2, r2, #4294967295
 80063d2:	1bc9      	subs	r1, r1, r7
 80063d4:	4433      	add	r3, r6
 80063d6:	4644      	mov	r4, r8
 80063d8:	0052      	lsls	r2, r2, #1
 80063da:	f1bc 0c01 	subs.w	ip, ip, #1
 80063de:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 80063e2:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80063e6:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80063ea:	d1dd      	bne.n	80063a8 <__ieee754_sqrt+0xbc>
 80063ec:	430a      	orrs	r2, r1
 80063ee:	d006      	beq.n	80063fe <__ieee754_sqrt+0x112>
 80063f0:	1c5c      	adds	r4, r3, #1
 80063f2:	bf13      	iteet	ne
 80063f4:	3301      	addne	r3, #1
 80063f6:	3501      	addeq	r5, #1
 80063f8:	4663      	moveq	r3, ip
 80063fa:	f023 0301 	bicne.w	r3, r3, #1
 80063fe:	106a      	asrs	r2, r5, #1
 8006400:	085b      	lsrs	r3, r3, #1
 8006402:	07e9      	lsls	r1, r5, #31
 8006404:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8006408:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800640c:	bf48      	it	mi
 800640e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8006412:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8006416:	461c      	mov	r4, r3
 8006418:	e780      	b.n	800631c <__ieee754_sqrt+0x30>
 800641a:	0aca      	lsrs	r2, r1, #11
 800641c:	3815      	subs	r0, #21
 800641e:	0549      	lsls	r1, r1, #21
 8006420:	2a00      	cmp	r2, #0
 8006422:	d0fa      	beq.n	800641a <__ieee754_sqrt+0x12e>
 8006424:	02d6      	lsls	r6, r2, #11
 8006426:	d50a      	bpl.n	800643e <__ieee754_sqrt+0x152>
 8006428:	f1c3 0420 	rsb	r4, r3, #32
 800642c:	fa21 f404 	lsr.w	r4, r1, r4
 8006430:	1e5d      	subs	r5, r3, #1
 8006432:	4099      	lsls	r1, r3
 8006434:	4322      	orrs	r2, r4
 8006436:	1b43      	subs	r3, r0, r5
 8006438:	e78b      	b.n	8006352 <__ieee754_sqrt+0x66>
 800643a:	4618      	mov	r0, r3
 800643c:	e7f0      	b.n	8006420 <__ieee754_sqrt+0x134>
 800643e:	0052      	lsls	r2, r2, #1
 8006440:	3301      	adds	r3, #1
 8006442:	e7ef      	b.n	8006424 <__ieee754_sqrt+0x138>
 8006444:	46a0      	mov	r8, r4
 8006446:	e7bf      	b.n	80063c8 <__ieee754_sqrt+0xdc>
 8006448:	7ff00000 	.word	0x7ff00000

0800644c <fabs>:
 800644c:	ec51 0b10 	vmov	r0, r1, d0
 8006450:	ee10 2a10 	vmov	r2, s0
 8006454:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8006458:	ec43 2b10 	vmov	d0, r2, r3
 800645c:	4770      	bx	lr

0800645e <finite>:
 800645e:	ee10 3a90 	vmov	r3, s1
 8006462:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 8006466:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800646a:	0fc0      	lsrs	r0, r0, #31
 800646c:	4770      	bx	lr

0800646e <matherr>:
 800646e:	2000      	movs	r0, #0
 8006470:	4770      	bx	lr
 8006472:	0000      	movs	r0, r0
 8006474:	0000      	movs	r0, r0
	...

08006478 <nan>:
 8006478:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8006480 <nan+0x8>
 800647c:	4770      	bx	lr
 800647e:	bf00      	nop
 8006480:	00000000 	.word	0x00000000
 8006484:	7ff80000 	.word	0x7ff80000

08006488 <rint>:
 8006488:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800648a:	ec51 0b10 	vmov	r0, r1, d0
 800648e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8006492:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8006496:	2e13      	cmp	r6, #19
 8006498:	460b      	mov	r3, r1
 800649a:	ee10 4a10 	vmov	r4, s0
 800649e:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 80064a2:	dc56      	bgt.n	8006552 <rint+0xca>
 80064a4:	2e00      	cmp	r6, #0
 80064a6:	da2b      	bge.n	8006500 <rint+0x78>
 80064a8:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 80064ac:	4302      	orrs	r2, r0
 80064ae:	d023      	beq.n	80064f8 <rint+0x70>
 80064b0:	f3c1 0213 	ubfx	r2, r1, #0, #20
 80064b4:	4302      	orrs	r2, r0
 80064b6:	4254      	negs	r4, r2
 80064b8:	4314      	orrs	r4, r2
 80064ba:	0c4b      	lsrs	r3, r1, #17
 80064bc:	0b24      	lsrs	r4, r4, #12
 80064be:	045b      	lsls	r3, r3, #17
 80064c0:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 80064c4:	ea44 0103 	orr.w	r1, r4, r3
 80064c8:	460b      	mov	r3, r1
 80064ca:	492f      	ldr	r1, [pc, #188]	; (8006588 <rint+0x100>)
 80064cc:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 80064d0:	e9d1 6700 	ldrd	r6, r7, [r1]
 80064d4:	4602      	mov	r2, r0
 80064d6:	4639      	mov	r1, r7
 80064d8:	4630      	mov	r0, r6
 80064da:	f7f9 fed7 	bl	800028c <__adddf3>
 80064de:	e9cd 0100 	strd	r0, r1, [sp]
 80064e2:	463b      	mov	r3, r7
 80064e4:	4632      	mov	r2, r6
 80064e6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80064ea:	f7f9 fecd 	bl	8000288 <__aeabi_dsub>
 80064ee:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80064f2:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 80064f6:	4639      	mov	r1, r7
 80064f8:	ec41 0b10 	vmov	d0, r0, r1
 80064fc:	b003      	add	sp, #12
 80064fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006500:	4a22      	ldr	r2, [pc, #136]	; (800658c <rint+0x104>)
 8006502:	4132      	asrs	r2, r6
 8006504:	ea01 0702 	and.w	r7, r1, r2
 8006508:	4307      	orrs	r7, r0
 800650a:	d0f5      	beq.n	80064f8 <rint+0x70>
 800650c:	0852      	lsrs	r2, r2, #1
 800650e:	4011      	ands	r1, r2
 8006510:	430c      	orrs	r4, r1
 8006512:	d00b      	beq.n	800652c <rint+0xa4>
 8006514:	ea23 0202 	bic.w	r2, r3, r2
 8006518:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800651c:	2e13      	cmp	r6, #19
 800651e:	fa43 f306 	asr.w	r3, r3, r6
 8006522:	bf0c      	ite	eq
 8006524:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 8006528:	2400      	movne	r4, #0
 800652a:	4313      	orrs	r3, r2
 800652c:	4916      	ldr	r1, [pc, #88]	; (8006588 <rint+0x100>)
 800652e:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 8006532:	4622      	mov	r2, r4
 8006534:	e9d5 4500 	ldrd	r4, r5, [r5]
 8006538:	4620      	mov	r0, r4
 800653a:	4629      	mov	r1, r5
 800653c:	f7f9 fea6 	bl	800028c <__adddf3>
 8006540:	e9cd 0100 	strd	r0, r1, [sp]
 8006544:	4622      	mov	r2, r4
 8006546:	462b      	mov	r3, r5
 8006548:	e9dd 0100 	ldrd	r0, r1, [sp]
 800654c:	f7f9 fe9c 	bl	8000288 <__aeabi_dsub>
 8006550:	e7d2      	b.n	80064f8 <rint+0x70>
 8006552:	2e33      	cmp	r6, #51	; 0x33
 8006554:	dd07      	ble.n	8006566 <rint+0xde>
 8006556:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800655a:	d1cd      	bne.n	80064f8 <rint+0x70>
 800655c:	ee10 2a10 	vmov	r2, s0
 8006560:	f7f9 fe94 	bl	800028c <__adddf3>
 8006564:	e7c8      	b.n	80064f8 <rint+0x70>
 8006566:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 800656a:	f04f 32ff 	mov.w	r2, #4294967295
 800656e:	40f2      	lsrs	r2, r6
 8006570:	4210      	tst	r0, r2
 8006572:	d0c1      	beq.n	80064f8 <rint+0x70>
 8006574:	0852      	lsrs	r2, r2, #1
 8006576:	4210      	tst	r0, r2
 8006578:	bf1f      	itttt	ne
 800657a:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 800657e:	ea20 0202 	bicne.w	r2, r0, r2
 8006582:	4134      	asrne	r4, r6
 8006584:	4314      	orrne	r4, r2
 8006586:	e7d1      	b.n	800652c <rint+0xa4>
 8006588:	080067f8 	.word	0x080067f8
 800658c:	000fffff 	.word	0x000fffff

08006590 <scalbn>:
 8006590:	b570      	push	{r4, r5, r6, lr}
 8006592:	ec55 4b10 	vmov	r4, r5, d0
 8006596:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800659a:	4606      	mov	r6, r0
 800659c:	462b      	mov	r3, r5
 800659e:	b9aa      	cbnz	r2, 80065cc <scalbn+0x3c>
 80065a0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80065a4:	4323      	orrs	r3, r4
 80065a6:	d03b      	beq.n	8006620 <scalbn+0x90>
 80065a8:	4b31      	ldr	r3, [pc, #196]	; (8006670 <scalbn+0xe0>)
 80065aa:	4629      	mov	r1, r5
 80065ac:	2200      	movs	r2, #0
 80065ae:	ee10 0a10 	vmov	r0, s0
 80065b2:	f7fa f821 	bl	80005f8 <__aeabi_dmul>
 80065b6:	4b2f      	ldr	r3, [pc, #188]	; (8006674 <scalbn+0xe4>)
 80065b8:	429e      	cmp	r6, r3
 80065ba:	4604      	mov	r4, r0
 80065bc:	460d      	mov	r5, r1
 80065be:	da12      	bge.n	80065e6 <scalbn+0x56>
 80065c0:	a327      	add	r3, pc, #156	; (adr r3, 8006660 <scalbn+0xd0>)
 80065c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065c6:	f7fa f817 	bl	80005f8 <__aeabi_dmul>
 80065ca:	e009      	b.n	80065e0 <scalbn+0x50>
 80065cc:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80065d0:	428a      	cmp	r2, r1
 80065d2:	d10c      	bne.n	80065ee <scalbn+0x5e>
 80065d4:	ee10 2a10 	vmov	r2, s0
 80065d8:	4620      	mov	r0, r4
 80065da:	4629      	mov	r1, r5
 80065dc:	f7f9 fe56 	bl	800028c <__adddf3>
 80065e0:	4604      	mov	r4, r0
 80065e2:	460d      	mov	r5, r1
 80065e4:	e01c      	b.n	8006620 <scalbn+0x90>
 80065e6:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80065ea:	460b      	mov	r3, r1
 80065ec:	3a36      	subs	r2, #54	; 0x36
 80065ee:	4432      	add	r2, r6
 80065f0:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80065f4:	428a      	cmp	r2, r1
 80065f6:	dd0b      	ble.n	8006610 <scalbn+0x80>
 80065f8:	ec45 4b11 	vmov	d1, r4, r5
 80065fc:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8006668 <scalbn+0xd8>
 8006600:	f000 f83c 	bl	800667c <copysign>
 8006604:	a318      	add	r3, pc, #96	; (adr r3, 8006668 <scalbn+0xd8>)
 8006606:	e9d3 2300 	ldrd	r2, r3, [r3]
 800660a:	ec51 0b10 	vmov	r0, r1, d0
 800660e:	e7da      	b.n	80065c6 <scalbn+0x36>
 8006610:	2a00      	cmp	r2, #0
 8006612:	dd08      	ble.n	8006626 <scalbn+0x96>
 8006614:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8006618:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800661c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8006620:	ec45 4b10 	vmov	d0, r4, r5
 8006624:	bd70      	pop	{r4, r5, r6, pc}
 8006626:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800662a:	da0d      	bge.n	8006648 <scalbn+0xb8>
 800662c:	f24c 3350 	movw	r3, #50000	; 0xc350
 8006630:	429e      	cmp	r6, r3
 8006632:	ec45 4b11 	vmov	d1, r4, r5
 8006636:	dce1      	bgt.n	80065fc <scalbn+0x6c>
 8006638:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8006660 <scalbn+0xd0>
 800663c:	f000 f81e 	bl	800667c <copysign>
 8006640:	a307      	add	r3, pc, #28	; (adr r3, 8006660 <scalbn+0xd0>)
 8006642:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006646:	e7e0      	b.n	800660a <scalbn+0x7a>
 8006648:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800664c:	3236      	adds	r2, #54	; 0x36
 800664e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006652:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8006656:	4620      	mov	r0, r4
 8006658:	4629      	mov	r1, r5
 800665a:	2200      	movs	r2, #0
 800665c:	4b06      	ldr	r3, [pc, #24]	; (8006678 <scalbn+0xe8>)
 800665e:	e7b2      	b.n	80065c6 <scalbn+0x36>
 8006660:	c2f8f359 	.word	0xc2f8f359
 8006664:	01a56e1f 	.word	0x01a56e1f
 8006668:	8800759c 	.word	0x8800759c
 800666c:	7e37e43c 	.word	0x7e37e43c
 8006670:	43500000 	.word	0x43500000
 8006674:	ffff3cb0 	.word	0xffff3cb0
 8006678:	3c900000 	.word	0x3c900000

0800667c <copysign>:
 800667c:	ec51 0b10 	vmov	r0, r1, d0
 8006680:	ee11 0a90 	vmov	r0, s3
 8006684:	ee10 2a10 	vmov	r2, s0
 8006688:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800668c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8006690:	ea41 0300 	orr.w	r3, r1, r0
 8006694:	ec43 2b10 	vmov	d0, r2, r3
 8006698:	4770      	bx	lr
	...

0800669c <_init>:
 800669c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800669e:	bf00      	nop
 80066a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80066a2:	bc08      	pop	{r3}
 80066a4:	469e      	mov	lr, r3
 80066a6:	4770      	bx	lr

080066a8 <_fini>:
 80066a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066aa:	bf00      	nop
 80066ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80066ae:	bc08      	pop	{r3}
 80066b0:	469e      	mov	lr, r3
 80066b2:	4770      	bx	lr
