Analysis & Synthesis Status : Successful - Fri Apr 12 01:02:59 2024
Quartus II Version : 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition
Revision Name : test
Top-level Entity Name : test
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 9
    Dedicated logic registers : 8
Total registers : 8
Total pins : 10
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
