# SevenSeg-TN9K

A simple SystemVerilog seven-segment counter for the Tang Nano 9K (GW1NR-9C).
Counts 0→9 using a parameterized clock divider.


## How to Build & Flash (Gowin IDE)
1. Create new GW1NR-9C project
2. Add src/seven_segment.v
3. Add seven_segment.v.cst
4. Synthesize → P&R → Program

## Demo
![WhatsApp Video 2025-11-07 at 21 04 45_d556be4f](https://github.com/user-attachments/assets/bdc5a388-c0d0-49dc-892b-29a33c6e1f9e)

