// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "01/11/2021 20:23:30"

// 
// Device: Altera EP4CE6E22A7 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module cos (
	clk,
	rst,
	start,
	x,
	y,
	done,
	intpart,
	fracpart);
input 	clk;
input 	rst;
input 	start;
input 	[9:0] x;
input 	[7:0] y;
output 	done;
output 	[1:0] intpart;
output 	[7:0] fracpart;

// Design Ports Information
// done	=>  Location: PIN_32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// intpart[0]	=>  Location: PIN_52,	 I/O Standard: 2.5 V,	 Current Strength: Default
// intpart[1]	=>  Location: PIN_46,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fracpart[0]	=>  Location: PIN_124,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fracpart[1]	=>  Location: PIN_60,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fracpart[2]	=>  Location: PIN_125,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fracpart[3]	=>  Location: PIN_55,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fracpart[4]	=>  Location: PIN_127,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fracpart[5]	=>  Location: PIN_49,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fracpart[6]	=>  Location: PIN_53,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fracpart[7]	=>  Location: PIN_34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[7]	=>  Location: PIN_44,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[6]	=>  Location: PIN_51,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[5]	=>  Location: PIN_69,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[4]	=>  Location: PIN_76,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[3]	=>  Location: PIN_64,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[2]	=>  Location: PIN_50,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[1]	=>  Location: PIN_54,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[0]	=>  Location: PIN_129,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start	=>  Location: PIN_67,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[0]	=>  Location: PIN_59,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[1]	=>  Location: PIN_88,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[2]	=>  Location: PIN_89,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[3]	=>  Location: PIN_66,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[4]	=>  Location: PIN_90,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[5]	=>  Location: PIN_91,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[6]	=>  Location: PIN_80,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[7]	=>  Location: PIN_68,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[8]	=>  Location: PIN_58,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[9]	=>  Location: PIN_65,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("cos_v.sdo");
// synopsys translate_on

wire \dP|mult2|Mult0|auto_generated|mac_out2~dataout ;
wire \dP|mult2|Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \dP|mult2|Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \dP|mult2|Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \dP|mult2|Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \dP|mult2|Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \dP|mult2|Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \dP|mult2|Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \dP|mult2|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \dP|mult2|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \dP|mult2|Mult0|auto_generated|mac_out2~0 ;
wire \dP|mult2|Mult0|auto_generated|mac_out2~1 ;
wire \dP|mult2|Mult0|auto_generated|mac_out2~2 ;
wire \dP|mult2|Mult0|auto_generated|mac_out2~3 ;
wire \dP|mult2|Mult0|auto_generated|mac_out2~4 ;
wire \dP|mult2|Mult0|auto_generated|mac_out2~5 ;
wire \dP|mult2|Mult0|auto_generated|mac_out2~6 ;
wire \dP|mult2|Mult0|auto_generated|mac_out2~7 ;
wire \dP|mult2|Mult0|auto_generated|mac_out2~8 ;
wire \dP|mult2|Mult0|auto_generated|mac_out2~9 ;
wire \dP|mult2|Mult0|auto_generated|mac_out2~10 ;
wire \dP|mult2|Mult0|auto_generated|mac_out2~11 ;
wire \dP|mult2|Mult0|auto_generated|mac_out2~12 ;
wire \dP|mult2|Mult0|auto_generated|mac_out2~13 ;
wire \dP|mult2|Mult0|auto_generated|mac_out2~14 ;
wire \dP|mult2|Mult0|auto_generated|mac_out2~15 ;
wire \dP|mult1|Mult0|auto_generated|mac_out2~dataout ;
wire \dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \dP|mult1|Mult0|auto_generated|mac_out2~0 ;
wire \dP|mult1|Mult0|auto_generated|mac_out2~1 ;
wire \dP|mult1|Mult0|auto_generated|mac_out2~2 ;
wire \dP|mult1|Mult0|auto_generated|mac_out2~3 ;
wire \dP|mult1|Mult0|auto_generated|mac_out2~4 ;
wire \dP|mult1|Mult0|auto_generated|mac_out2~5 ;
wire \dP|mult1|Mult0|auto_generated|mac_out2~6 ;
wire \dP|mult1|Mult0|auto_generated|mac_out2~7 ;
wire \dP|mult1|Mult0|auto_generated|mac_out2~8 ;
wire \dP|mult1|Mult0|auto_generated|mac_out2~9 ;
wire \dP|mult1|Mult0|auto_generated|mac_out2~10 ;
wire \dP|mult1|Mult0|auto_generated|mac_out2~11 ;
wire \dP|mult1|Mult0|auto_generated|mac_out2~12 ;
wire \dP|mult1|Mult0|auto_generated|mac_out2~13 ;
wire \dP|mult1|Mult0|auto_generated|mac_out2~14 ;
wire \dP|mult1|Mult0|auto_generated|mac_out2~15 ;
wire \done~output_o ;
wire \intpart[0]~output_o ;
wire \intpart[1]~output_o ;
wire \fracpart[0]~output_o ;
wire \fracpart[1]~output_o ;
wire \fracpart[2]~output_o ;
wire \fracpart[3]~output_o ;
wire \fracpart[4]~output_o ;
wire \fracpart[5]~output_o ;
wire \fracpart[6]~output_o ;
wire \fracpart[7]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \start~input_o ;
wire \control|Selector1~0_combout ;
wire \rst~input_o ;
wire \rst~inputclkctrl_outclk ;
wire \control|ps.Initialization~q ;
wire \control|ns.Begin~0_combout ;
wire \control|ps.Begin~q ;
wire \y[7]~input_o ;
wire \x[0]~input_o ;
wire \x[1]~input_o ;
wire \x[2]~input_o ;
wire \x[3]~input_o ;
wire \x[4]~input_o ;
wire \x[5]~input_o ;
wire \x[6]~input_o ;
wire \x[7]~input_o ;
wire \x[8]~input_o ;
wire \x[9]~input_o ;
wire \dP|mult1|Mult0|auto_generated|mac_mult1~dataout ;
wire \dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \dP|mult1|Mult0|auto_generated|mac_mult1~0 ;
wire \dP|mult1|Mult0|auto_generated|mac_mult1~1 ;
wire \dP|mult1|Mult0|auto_generated|mac_mult1~2 ;
wire \dP|mult1|Mult0|auto_generated|mac_mult1~3 ;
wire \dP|mult1|Mult0|auto_generated|mac_mult1~4 ;
wire \dP|mult1|Mult0|auto_generated|mac_mult1~5 ;
wire \dP|mult1|Mult0|auto_generated|mac_mult1~6 ;
wire \dP|mult1|Mult0|auto_generated|mac_mult1~7 ;
wire \dP|mult1|Mult0|auto_generated|mac_mult1~8 ;
wire \dP|mult1|Mult0|auto_generated|mac_mult1~9 ;
wire \dP|mult1|Mult0|auto_generated|mac_mult1~10 ;
wire \dP|mult1|Mult0|auto_generated|mac_mult1~11 ;
wire \dP|mult1|Mult0|auto_generated|mac_mult1~12 ;
wire \dP|mult1|Mult0|auto_generated|mac_mult1~13 ;
wire \dP|mult1|Mult0|auto_generated|mac_mult1~14 ;
wire \dP|mult1|Mult0|auto_generated|mac_mult1~15 ;
wire \dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \dP|c|count_up~3_combout ;
wire \dP|c|count_up[2]~1_combout ;
wire \dP|c|count_up~2_combout ;
wire \dP|c|count_up~0_combout ;
wire \dP|mux|m_out[0]~0_combout ;
wire \dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \dP|mux|m_out[1]~1_combout ;
wire \dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \dP|mux|m_out[2]~2_combout ;
wire \dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \dP|mux|m_out[3]~3_combout ;
wire \dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \dP|mux|m_out[4]~4_combout ;
wire \dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \dP|mux|m_out[5]~5_combout ;
wire \dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \dP|mux|m_out[6]~6_combout ;
wire \dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \dP|mux|m_out[7]~7_combout ;
wire \dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT16 ;
wire \dP|mux|m_out[8]~8_combout ;
wire \dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT17 ;
wire \dP|mux|m_out[9]~9_combout ;
wire \dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \dP|mult2|Mult0|auto_generated|mac_mult1~0 ;
wire \dP|mult2|Mult0|auto_generated|mac_mult1~1 ;
wire \dP|mult2|Mult0|auto_generated|mac_mult1~2 ;
wire \dP|mult2|Mult0|auto_generated|mac_mult1~3 ;
wire \dP|mult2|Mult0|auto_generated|mac_mult1~4 ;
wire \dP|mult2|Mult0|auto_generated|mac_mult1~5 ;
wire \dP|mult2|Mult0|auto_generated|mac_mult1~6 ;
wire \dP|mult2|Mult0|auto_generated|mac_mult1~7 ;
wire \dP|mult2|Mult0|auto_generated|mac_mult1~8 ;
wire \dP|mult2|Mult0|auto_generated|mac_mult1~9 ;
wire \dP|mult2|Mult0|auto_generated|mac_mult1~10 ;
wire \dP|mult2|Mult0|auto_generated|mac_mult1~11 ;
wire \dP|mult2|Mult0|auto_generated|mac_mult1~12 ;
wire \dP|mult2|Mult0|auto_generated|mac_mult1~13 ;
wire \dP|mult2|Mult0|auto_generated|mac_mult1~14 ;
wire \dP|mult2|Mult0|auto_generated|mac_mult1~15 ;
wire \dP|mult2|Mult0|auto_generated|mac_out2~DATAOUT17 ;
wire \dP|r_temp|parallel_out[0]~0_combout ;
wire \dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \dP|mult2|Mult0|auto_generated|mac_out2~DATAOUT16 ;
wire \dP|r_temp|parallel_out[8]~feeder_combout ;
wire \dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \dP|mult2|Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \dP|mult2|Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \dP|mult2|Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \dP|mult2|Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \dP|mult2|Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \dP|mult2|Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \dP|mult2|Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \dP|mult2|Mult0|auto_generated|mac_mult1~dataout ;
wire \dP|mult2|Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \y[6]~input_o ;
wire \y[5]~input_o ;
wire \y[4]~input_o ;
wire \y[3]~input_o ;
wire \y[2]~input_o ;
wire \y[1]~input_o ;
wire \y[0]~input_o ;
wire \dP|add|LessThan0~1_cout ;
wire \dP|add|LessThan0~3_cout ;
wire \dP|add|LessThan0~5_cout ;
wire \dP|add|LessThan0~7_cout ;
wire \dP|add|LessThan0~9_cout ;
wire \dP|add|LessThan0~11_cout ;
wire \dP|add|LessThan0~13_cout ;
wire \dP|add|LessThan0~14_combout ;
wire \dP|c|WideAnd0~combout ;
wire \control|ns~0_combout ;
wire \control|Selector2~0_combout ;
wire \control|ps.Mult1~q ;
wire \control|ps.Mult2~q ;
wire \control|ps.Add~q ;
wire \control|Selector0~0_combout ;
wire \control|ps.idle~q ;
wire \control|Selector4~0_combout ;
wire \control|WideOr3~0_combout ;
wire \control|s_signop~combout ;
wire \dP|add|Add1|auto_generated|_~0_combout ;
wire \dP|add|Add1|auto_generated|_~1_combout ;
wire \dP|add|Add1|auto_generated|_~2_combout ;
wire \dP|add|Add1|auto_generated|_~3_combout ;
wire \dP|add|Add1|auto_generated|_~4_combout ;
wire \dP|add|Add1|auto_generated|_~5_combout ;
wire \dP|add|Add1|auto_generated|_~6_combout ;
wire \dP|add|Add1|auto_generated|_~7_combout ;
wire \dP|add|Add1|auto_generated|_~8_combout ;
wire \dP|add|Add1|auto_generated|result_int[0]~1_cout ;
wire \dP|add|Add1|auto_generated|result_int[1]~2_combout ;
wire \dP|add|LessThan0~16_combout ;
wire \dP|r_result|parallel_out[8]~0_combout ;
wire \dP|add|Add1|auto_generated|result_int[1]~3 ;
wire \dP|add|Add1|auto_generated|result_int[2]~4_combout ;
wire \dP|add|Add1|auto_generated|result_int[2]~5 ;
wire \dP|add|Add1|auto_generated|result_int[3]~6_combout ;
wire \dP|add|Add1|auto_generated|result_int[3]~7 ;
wire \dP|add|Add1|auto_generated|result_int[4]~8_combout ;
wire \dP|add|Add1|auto_generated|result_int[4]~9 ;
wire \dP|add|Add1|auto_generated|result_int[5]~10_combout ;
wire \dP|add|Add1|auto_generated|result_int[5]~11 ;
wire \dP|add|Add1|auto_generated|result_int[6]~12_combout ;
wire \dP|add|Add1|auto_generated|result_int[6]~13 ;
wire \dP|add|Add1|auto_generated|result_int[7]~14_combout ;
wire \dP|add|Add1|auto_generated|result_int[7]~15 ;
wire \dP|add|Add1|auto_generated|result_int[8]~16_combout ;
wire \dP|add|Add1|auto_generated|result_int[8]~17 ;
wire \dP|add|Add1|auto_generated|result_int[9]~18_combout ;
wire \dP|r_result|parallel_out[8]~feeder_combout ;
wire \dP|add|Add1|auto_generated|_~9_combout ;
wire \dP|add|Add1|auto_generated|result_int[9]~19 ;
wire \dP|add|Add1|auto_generated|result_int[10]~20_combout ;
wire [9:0] \dP|r_result|parallel_out ;
wire [9:0] \dP|r_temp|parallel_out ;
wire [2:0] \dP|c|count_up ;
wire [7:0] \dP|lut|altsyncram_component|auto_generated|q_a ;

wire [35:0] \dP|mult2|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \dP|mult2|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [17:0] \dP|lut|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [35:0] \dP|mult1|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \dP|mult1|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;

assign \dP|mult2|Mult0|auto_generated|mac_out2~0  = \dP|mult2|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \dP|mult2|Mult0|auto_generated|mac_out2~1  = \dP|mult2|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \dP|mult2|Mult0|auto_generated|mac_out2~2  = \dP|mult2|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \dP|mult2|Mult0|auto_generated|mac_out2~3  = \dP|mult2|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \dP|mult2|Mult0|auto_generated|mac_out2~4  = \dP|mult2|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \dP|mult2|Mult0|auto_generated|mac_out2~5  = \dP|mult2|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \dP|mult2|Mult0|auto_generated|mac_out2~6  = \dP|mult2|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \dP|mult2|Mult0|auto_generated|mac_out2~7  = \dP|mult2|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \dP|mult2|Mult0|auto_generated|mac_out2~8  = \dP|mult2|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \dP|mult2|Mult0|auto_generated|mac_out2~9  = \dP|mult2|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \dP|mult2|Mult0|auto_generated|mac_out2~10  = \dP|mult2|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \dP|mult2|Mult0|auto_generated|mac_out2~11  = \dP|mult2|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \dP|mult2|Mult0|auto_generated|mac_out2~12  = \dP|mult2|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \dP|mult2|Mult0|auto_generated|mac_out2~13  = \dP|mult2|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \dP|mult2|Mult0|auto_generated|mac_out2~14  = \dP|mult2|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \dP|mult2|Mult0|auto_generated|mac_out2~15  = \dP|mult2|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \dP|mult2|Mult0|auto_generated|mac_out2~dataout  = \dP|mult2|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \dP|mult2|Mult0|auto_generated|mac_out2~DATAOUT1  = \dP|mult2|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \dP|mult2|Mult0|auto_generated|mac_out2~DATAOUT2  = \dP|mult2|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \dP|mult2|Mult0|auto_generated|mac_out2~DATAOUT3  = \dP|mult2|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \dP|mult2|Mult0|auto_generated|mac_out2~DATAOUT4  = \dP|mult2|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \dP|mult2|Mult0|auto_generated|mac_out2~DATAOUT5  = \dP|mult2|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \dP|mult2|Mult0|auto_generated|mac_out2~DATAOUT6  = \dP|mult2|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \dP|mult2|Mult0|auto_generated|mac_out2~DATAOUT7  = \dP|mult2|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \dP|mult2|Mult0|auto_generated|mac_out2~DATAOUT8  = \dP|mult2|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \dP|mult2|Mult0|auto_generated|mac_out2~DATAOUT9  = \dP|mult2|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \dP|mult2|Mult0|auto_generated|mac_out2~DATAOUT10  = \dP|mult2|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \dP|mult2|Mult0|auto_generated|mac_out2~DATAOUT11  = \dP|mult2|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \dP|mult2|Mult0|auto_generated|mac_out2~DATAOUT12  = \dP|mult2|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \dP|mult2|Mult0|auto_generated|mac_out2~DATAOUT13  = \dP|mult2|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \dP|mult2|Mult0|auto_generated|mac_out2~DATAOUT14  = \dP|mult2|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \dP|mult2|Mult0|auto_generated|mac_out2~DATAOUT15  = \dP|mult2|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \dP|mult2|Mult0|auto_generated|mac_out2~DATAOUT16  = \dP|mult2|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \dP|mult2|Mult0|auto_generated|mac_out2~DATAOUT17  = \dP|mult2|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \dP|mult2|Mult0|auto_generated|mac_out2~DATAOUT18  = \dP|mult2|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \dP|mult2|Mult0|auto_generated|mac_out2~DATAOUT19  = \dP|mult2|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \dP|mult2|Mult0|auto_generated|mac_mult1~0  = \dP|mult2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \dP|mult2|Mult0|auto_generated|mac_mult1~1  = \dP|mult2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \dP|mult2|Mult0|auto_generated|mac_mult1~2  = \dP|mult2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \dP|mult2|Mult0|auto_generated|mac_mult1~3  = \dP|mult2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \dP|mult2|Mult0|auto_generated|mac_mult1~4  = \dP|mult2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \dP|mult2|Mult0|auto_generated|mac_mult1~5  = \dP|mult2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \dP|mult2|Mult0|auto_generated|mac_mult1~6  = \dP|mult2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \dP|mult2|Mult0|auto_generated|mac_mult1~7  = \dP|mult2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \dP|mult2|Mult0|auto_generated|mac_mult1~8  = \dP|mult2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \dP|mult2|Mult0|auto_generated|mac_mult1~9  = \dP|mult2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \dP|mult2|Mult0|auto_generated|mac_mult1~10  = \dP|mult2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \dP|mult2|Mult0|auto_generated|mac_mult1~11  = \dP|mult2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \dP|mult2|Mult0|auto_generated|mac_mult1~12  = \dP|mult2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \dP|mult2|Mult0|auto_generated|mac_mult1~13  = \dP|mult2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \dP|mult2|Mult0|auto_generated|mac_mult1~14  = \dP|mult2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \dP|mult2|Mult0|auto_generated|mac_mult1~15  = \dP|mult2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \dP|mult2|Mult0|auto_generated|mac_mult1~dataout  = \dP|mult2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT1  = \dP|mult2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT2  = \dP|mult2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT3  = \dP|mult2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT4  = \dP|mult2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT5  = \dP|mult2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT6  = \dP|mult2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT7  = \dP|mult2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT8  = \dP|mult2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT9  = \dP|mult2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT10  = \dP|mult2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT11  = \dP|mult2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT12  = \dP|mult2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT13  = \dP|mult2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT14  = \dP|mult2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT15  = \dP|mult2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT16  = \dP|mult2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT17  = \dP|mult2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT18  = \dP|mult2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT19  = \dP|mult2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \dP|lut|altsyncram_component|auto_generated|q_a [0] = \dP|lut|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \dP|lut|altsyncram_component|auto_generated|q_a [1] = \dP|lut|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \dP|lut|altsyncram_component|auto_generated|q_a [2] = \dP|lut|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \dP|lut|altsyncram_component|auto_generated|q_a [3] = \dP|lut|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \dP|lut|altsyncram_component|auto_generated|q_a [4] = \dP|lut|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \dP|lut|altsyncram_component|auto_generated|q_a [5] = \dP|lut|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \dP|lut|altsyncram_component|auto_generated|q_a [6] = \dP|lut|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \dP|lut|altsyncram_component|auto_generated|q_a [7] = \dP|lut|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \dP|mult1|Mult0|auto_generated|mac_out2~0  = \dP|mult1|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \dP|mult1|Mult0|auto_generated|mac_out2~1  = \dP|mult1|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \dP|mult1|Mult0|auto_generated|mac_out2~2  = \dP|mult1|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \dP|mult1|Mult0|auto_generated|mac_out2~3  = \dP|mult1|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \dP|mult1|Mult0|auto_generated|mac_out2~4  = \dP|mult1|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \dP|mult1|Mult0|auto_generated|mac_out2~5  = \dP|mult1|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \dP|mult1|Mult0|auto_generated|mac_out2~6  = \dP|mult1|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \dP|mult1|Mult0|auto_generated|mac_out2~7  = \dP|mult1|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \dP|mult1|Mult0|auto_generated|mac_out2~8  = \dP|mult1|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \dP|mult1|Mult0|auto_generated|mac_out2~9  = \dP|mult1|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \dP|mult1|Mult0|auto_generated|mac_out2~10  = \dP|mult1|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \dP|mult1|Mult0|auto_generated|mac_out2~11  = \dP|mult1|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \dP|mult1|Mult0|auto_generated|mac_out2~12  = \dP|mult1|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \dP|mult1|Mult0|auto_generated|mac_out2~13  = \dP|mult1|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \dP|mult1|Mult0|auto_generated|mac_out2~14  = \dP|mult1|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \dP|mult1|Mult0|auto_generated|mac_out2~15  = \dP|mult1|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \dP|mult1|Mult0|auto_generated|mac_out2~dataout  = \dP|mult1|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT1  = \dP|mult1|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT2  = \dP|mult1|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT3  = \dP|mult1|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT4  = \dP|mult1|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT5  = \dP|mult1|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT6  = \dP|mult1|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT7  = \dP|mult1|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT8  = \dP|mult1|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT9  = \dP|mult1|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT10  = \dP|mult1|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT11  = \dP|mult1|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT12  = \dP|mult1|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT13  = \dP|mult1|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT14  = \dP|mult1|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT15  = \dP|mult1|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT16  = \dP|mult1|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT17  = \dP|mult1|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT18  = \dP|mult1|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT19  = \dP|mult1|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \dP|mult1|Mult0|auto_generated|mac_mult1~0  = \dP|mult1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \dP|mult1|Mult0|auto_generated|mac_mult1~1  = \dP|mult1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \dP|mult1|Mult0|auto_generated|mac_mult1~2  = \dP|mult1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \dP|mult1|Mult0|auto_generated|mac_mult1~3  = \dP|mult1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \dP|mult1|Mult0|auto_generated|mac_mult1~4  = \dP|mult1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \dP|mult1|Mult0|auto_generated|mac_mult1~5  = \dP|mult1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \dP|mult1|Mult0|auto_generated|mac_mult1~6  = \dP|mult1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \dP|mult1|Mult0|auto_generated|mac_mult1~7  = \dP|mult1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \dP|mult1|Mult0|auto_generated|mac_mult1~8  = \dP|mult1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \dP|mult1|Mult0|auto_generated|mac_mult1~9  = \dP|mult1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \dP|mult1|Mult0|auto_generated|mac_mult1~10  = \dP|mult1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \dP|mult1|Mult0|auto_generated|mac_mult1~11  = \dP|mult1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \dP|mult1|Mult0|auto_generated|mac_mult1~12  = \dP|mult1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \dP|mult1|Mult0|auto_generated|mac_mult1~13  = \dP|mult1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \dP|mult1|Mult0|auto_generated|mac_mult1~14  = \dP|mult1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \dP|mult1|Mult0|auto_generated|mac_mult1~15  = \dP|mult1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \dP|mult1|Mult0|auto_generated|mac_mult1~dataout  = \dP|mult1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT1  = \dP|mult1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT2  = \dP|mult1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT3  = \dP|mult1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT4  = \dP|mult1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT5  = \dP|mult1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT6  = \dP|mult1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT7  = \dP|mult1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT8  = \dP|mult1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT9  = \dP|mult1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT10  = \dP|mult1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT11  = \dP|mult1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT12  = \dP|mult1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT13  = \dP|mult1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT14  = \dP|mult1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT15  = \dP|mult1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT16  = \dP|mult1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT17  = \dP|mult1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT18  = \dP|mult1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT19  = \dP|mult1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X0_Y6_N16
cycloneive_io_obuf \done~output (
	.i(!\control|ps.idle~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\done~output_o ),
	.obar());
// synopsys translate_off
defparam \done~output .bus_hold = "false";
defparam \done~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \intpart[0]~output (
	.i(\dP|r_result|parallel_out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\intpart[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \intpart[0]~output .bus_hold = "false";
defparam \intpart[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N2
cycloneive_io_obuf \intpart[1]~output (
	.i(\dP|r_result|parallel_out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\intpart[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \intpart[1]~output .bus_hold = "false";
defparam \intpart[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N16
cycloneive_io_obuf \fracpart[0]~output (
	.i(\dP|r_result|parallel_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fracpart[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \fracpart[0]~output .bus_hold = "false";
defparam \fracpart[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneive_io_obuf \fracpart[1]~output (
	.i(\dP|r_result|parallel_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fracpart[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \fracpart[1]~output .bus_hold = "false";
defparam \fracpart[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N23
cycloneive_io_obuf \fracpart[2]~output (
	.i(\dP|r_result|parallel_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fracpart[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \fracpart[2]~output .bus_hold = "false";
defparam \fracpart[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \fracpart[3]~output (
	.i(\dP|r_result|parallel_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fracpart[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \fracpart[3]~output .bus_hold = "false";
defparam \fracpart[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N9
cycloneive_io_obuf \fracpart[4]~output (
	.i(\dP|r_result|parallel_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fracpart[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \fracpart[4]~output .bus_hold = "false";
defparam \fracpart[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N16
cycloneive_io_obuf \fracpart[5]~output (
	.i(\dP|r_result|parallel_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fracpart[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \fracpart[5]~output .bus_hold = "false";
defparam \fracpart[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \fracpart[6]~output (
	.i(\dP|r_result|parallel_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fracpart[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \fracpart[6]~output .bus_hold = "false";
defparam \fracpart[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \fracpart[7]~output (
	.i(\dP|r_result|parallel_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fracpart[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \fracpart[7]~output .bus_hold = "false";
defparam \fracpart[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N22
cycloneive_io_ibuf \start~input (
	.i(start),
	.ibar(gnd),
	.o(\start~input_o ));
// synopsys translate_off
defparam \start~input .bus_hold = "false";
defparam \start~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N10
cycloneive_lcell_comb \control|Selector1~0 (
// Equation(s):
// \control|Selector1~0_combout  = (\start~input_o  & ((\control|ps.Initialization~q ) # (!\control|ps.idle~q )))

	.dataa(\control|ps.idle~q ),
	.datab(\start~input_o ),
	.datac(\control|ps.Initialization~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\control|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector1~0 .lut_mask = 16'hC4C4;
defparam \control|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \rst~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst~inputclkctrl .clock_type = "global clock";
defparam \rst~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X19_Y5_N11
dffeas \control|ps.Initialization (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\control|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|ps.Initialization~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|ps.Initialization .is_wysiwyg = "true";
defparam \control|ps.Initialization .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N28
cycloneive_lcell_comb \control|ns.Begin~0 (
// Equation(s):
// \control|ns.Begin~0_combout  = (\control|ps.Initialization~q  & !\start~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\control|ps.Initialization~q ),
	.datad(\start~input_o ),
	.cin(gnd),
	.combout(\control|ns.Begin~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|ns.Begin~0 .lut_mask = 16'h00F0;
defparam \control|ns.Begin~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N29
dffeas \control|ps.Begin (
	.clk(\clk~input_o ),
	.d(\control|ns.Begin~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|ps.Begin~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|ps.Begin .is_wysiwyg = "true";
defparam \control|ps.Begin .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N15
cycloneive_io_ibuf \y[7]~input (
	.i(y[7]),
	.ibar(gnd),
	.o(\y[7]~input_o ));
// synopsys translate_off
defparam \y[7]~input .bus_hold = "false";
defparam \y[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N15
cycloneive_io_ibuf \x[0]~input (
	.i(x[0]),
	.ibar(gnd),
	.o(\x[0]~input_o ));
// synopsys translate_off
defparam \x[0]~input .bus_hold = "false";
defparam \x[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N22
cycloneive_io_ibuf \x[1]~input (
	.i(x[1]),
	.ibar(gnd),
	.o(\x[1]~input_o ));
// synopsys translate_off
defparam \x[1]~input .bus_hold = "false";
defparam \x[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N15
cycloneive_io_ibuf \x[2]~input (
	.i(x[2]),
	.ibar(gnd),
	.o(\x[2]~input_o ));
// synopsys translate_off
defparam \x[2]~input .bus_hold = "false";
defparam \x[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
cycloneive_io_ibuf \x[3]~input (
	.i(x[3]),
	.ibar(gnd),
	.o(\x[3]~input_o ));
// synopsys translate_off
defparam \x[3]~input .bus_hold = "false";
defparam \x[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N8
cycloneive_io_ibuf \x[4]~input (
	.i(x[4]),
	.ibar(gnd),
	.o(\x[4]~input_o ));
// synopsys translate_off
defparam \x[4]~input .bus_hold = "false";
defparam \x[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N1
cycloneive_io_ibuf \x[5]~input (
	.i(x[5]),
	.ibar(gnd),
	.o(\x[5]~input_o ));
// synopsys translate_off
defparam \x[5]~input .bus_hold = "false";
defparam \x[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y7_N8
cycloneive_io_ibuf \x[6]~input (
	.i(x[6]),
	.ibar(gnd),
	.o(\x[6]~input_o ));
// synopsys translate_off
defparam \x[6]~input .bus_hold = "false";
defparam \x[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N8
cycloneive_io_ibuf \x[7]~input (
	.i(x[7]),
	.ibar(gnd),
	.o(\x[7]~input_o ));
// synopsys translate_off
defparam \x[7]~input .bus_hold = "false";
defparam \x[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N8
cycloneive_io_ibuf \x[8]~input (
	.i(x[8]),
	.ibar(gnd),
	.o(\x[8]~input_o ));
// synopsys translate_off
defparam \x[8]~input .bus_hold = "false";
defparam \x[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N22
cycloneive_io_ibuf \x[9]~input (
	.i(x[9]),
	.ibar(gnd),
	.o(\x[9]~input_o ));
// synopsys translate_off
defparam \x[9]~input .bus_hold = "false";
defparam \x[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DSPMULT_X20_Y7_N0
cycloneive_mac_mult \dP|mult1|Mult0|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(gnd),
	.clk(\clk~inputclkctrl_outclk ),
	.aclr(\rst~inputclkctrl_outclk ),
	.ena(\control|ps.Begin~q ),
	.dataa({\x[9]~input_o ,\x[8]~input_o ,\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.datab({\x[9]~input_o ,\x[8]~input_o ,\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\dP|mult1|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \dP|mult1|Mult0|auto_generated|mac_mult1 .dataa_clock = "0";
defparam \dP|mult1|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \dP|mult1|Mult0|auto_generated|mac_mult1 .datab_clock = "0";
defparam \dP|mult1|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \dP|mult1|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \dP|mult1|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X20_Y7_N2
cycloneive_mac_out \dP|mult1|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT16 ,\dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT15 ,
\dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT12 ,\dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT10 ,
\dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT8 ,\dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT6 ,\dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT5 ,
\dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT4 ,\dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\dP|mult1|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\dP|mult1|Mult0|auto_generated|mac_mult1~dataout ,
\dP|mult1|Mult0|auto_generated|mac_mult1~15 ,\dP|mult1|Mult0|auto_generated|mac_mult1~14 ,\dP|mult1|Mult0|auto_generated|mac_mult1~13 ,\dP|mult1|Mult0|auto_generated|mac_mult1~12 ,\dP|mult1|Mult0|auto_generated|mac_mult1~11 ,
\dP|mult1|Mult0|auto_generated|mac_mult1~10 ,\dP|mult1|Mult0|auto_generated|mac_mult1~9 ,\dP|mult1|Mult0|auto_generated|mac_mult1~8 ,\dP|mult1|Mult0|auto_generated|mac_mult1~7 ,\dP|mult1|Mult0|auto_generated|mac_mult1~6 ,
\dP|mult1|Mult0|auto_generated|mac_mult1~5 ,\dP|mult1|Mult0|auto_generated|mac_mult1~4 ,\dP|mult1|Mult0|auto_generated|mac_mult1~3 ,\dP|mult1|Mult0|auto_generated|mac_mult1~2 ,\dP|mult1|Mult0|auto_generated|mac_mult1~1 ,
\dP|mult1|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\dP|mult1|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \dP|mult1|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \dP|mult1|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N6
cycloneive_lcell_comb \dP|c|count_up~3 (
// Equation(s):
// \dP|c|count_up~3_combout  = (\control|ps.Add~q  & !\dP|c|count_up [0])

	.dataa(\control|ps.Add~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\dP|c|count_up [0]),
	.cin(gnd),
	.combout(\dP|c|count_up~3_combout ),
	.cout());
// synopsys translate_off
defparam \dP|c|count_up~3 .lut_mask = 16'h00AA;
defparam \dP|c|count_up~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N4
cycloneive_lcell_comb \dP|c|count_up[2]~1 (
// Equation(s):
// \dP|c|count_up[2]~1_combout  = \control|ps.Add~q  $ (\control|ps.Begin~q )

	.dataa(gnd),
	.datab(\control|ps.Add~q ),
	.datac(gnd),
	.datad(\control|ps.Begin~q ),
	.cin(gnd),
	.combout(\dP|c|count_up[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dP|c|count_up[2]~1 .lut_mask = 16'h33CC;
defparam \dP|c|count_up[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N3
dffeas \dP|c|count_up[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dP|c|count_up~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dP|c|count_up[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dP|c|count_up [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dP|c|count_up[0] .is_wysiwyg = "true";
defparam \dP|c|count_up[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N24
cycloneive_lcell_comb \dP|c|count_up~2 (
// Equation(s):
// \dP|c|count_up~2_combout  = (\control|ps.Add~q  & (\dP|c|count_up [0] $ (\dP|c|count_up [1])))

	.dataa(\control|ps.Add~q ),
	.datab(\dP|c|count_up [0]),
	.datac(gnd),
	.datad(\dP|c|count_up [1]),
	.cin(gnd),
	.combout(\dP|c|count_up~2_combout ),
	.cout());
// synopsys translate_off
defparam \dP|c|count_up~2 .lut_mask = 16'h2288;
defparam \dP|c|count_up~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N11
dffeas \dP|c|count_up[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dP|c|count_up~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dP|c|count_up[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dP|c|count_up [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dP|c|count_up[1] .is_wysiwyg = "true";
defparam \dP|c|count_up[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N10
cycloneive_lcell_comb \dP|c|count_up~0 (
// Equation(s):
// \dP|c|count_up~0_combout  = (\control|ps.Add~q  & (\dP|c|count_up [2] $ (((\dP|c|count_up [0] & \dP|c|count_up [1])))))

	.dataa(\control|ps.Add~q ),
	.datab(\dP|c|count_up [0]),
	.datac(\dP|c|count_up [1]),
	.datad(\dP|c|count_up [2]),
	.cin(gnd),
	.combout(\dP|c|count_up~0_combout ),
	.cout());
// synopsys translate_off
defparam \dP|c|count_up~0 .lut_mask = 16'h2A80;
defparam \dP|c|count_up~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N17
dffeas \dP|c|count_up[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dP|c|count_up~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dP|c|count_up[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dP|c|count_up [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dP|c|count_up[2] .is_wysiwyg = "true";
defparam \dP|c|count_up[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y7_N0
cycloneive_ram_block \dP|lut|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\dP|c|count_up [2],\dP|c|count_up [1],\dP|c|count_up [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(3'b000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dP|lut|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dP|lut|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dP|lut|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dP|lut|altsyncram_component|auto_generated|ram_block1a0 .init_file = "E:/LUT_based_rom.hex";
defparam \dP|lut|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \dP|lut|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "datapath:dP|lut_based_rom:lut|altsyncram:altsyncram_component|altsyncram_2pa1:auto_generated|ALTSYNCRAM";
defparam \dP|lut|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \dP|lut|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dP|lut|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 3;
defparam \dP|lut|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dP|lut|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dP|lut|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dP|lut|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \dP|lut|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dP|lut|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dP|lut|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 7;
defparam \dP|lut|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8;
defparam \dP|lut|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \dP|lut|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dP|lut|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \dP|lut|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 3;
defparam \dP|lut|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \dP|lut|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \dP|lut|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 144'h000040001000040002000100008000540080;
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N18
cycloneive_lcell_comb \dP|mux|m_out[0]~0 (
// Equation(s):
// \dP|mux|m_out[0]~0_combout  = (\control|ps.Mult2~q  & ((\dP|lut|altsyncram_component|auto_generated|q_a [0]))) # (!\control|ps.Mult2~q  & (\dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT8 ))

	.dataa(gnd),
	.datab(\control|ps.Mult2~q ),
	.datac(\dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.datad(\dP|lut|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\dP|mux|m_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dP|mux|m_out[0]~0 .lut_mask = 16'hFC30;
defparam \dP|mux|m_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N0
cycloneive_lcell_comb \dP|mux|m_out[1]~1 (
// Equation(s):
// \dP|mux|m_out[1]~1_combout  = (\control|ps.Mult2~q  & (\dP|lut|altsyncram_component|auto_generated|q_a [1])) # (!\control|ps.Mult2~q  & ((\dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT9 )))

	.dataa(gnd),
	.datab(\control|ps.Mult2~q ),
	.datac(\dP|lut|altsyncram_component|auto_generated|q_a [1]),
	.datad(\dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.cin(gnd),
	.combout(\dP|mux|m_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dP|mux|m_out[1]~1 .lut_mask = 16'hF3C0;
defparam \dP|mux|m_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N20
cycloneive_lcell_comb \dP|mux|m_out[2]~2 (
// Equation(s):
// \dP|mux|m_out[2]~2_combout  = (\control|ps.Mult2~q  & ((\dP|lut|altsyncram_component|auto_generated|q_a [2]))) # (!\control|ps.Mult2~q  & (\dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT10 ))

	.dataa(gnd),
	.datab(\dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.datac(\control|ps.Mult2~q ),
	.datad(\dP|lut|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\dP|mux|m_out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dP|mux|m_out[2]~2 .lut_mask = 16'hFC0C;
defparam \dP|mux|m_out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N12
cycloneive_lcell_comb \dP|mux|m_out[3]~3 (
// Equation(s):
// \dP|mux|m_out[3]~3_combout  = (\control|ps.Mult2~q  & ((\dP|lut|altsyncram_component|auto_generated|q_a [3]))) # (!\control|ps.Mult2~q  & (\dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT11 ))

	.dataa(gnd),
	.datab(\control|ps.Mult2~q ),
	.datac(\dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.datad(\dP|lut|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\dP|mux|m_out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \dP|mux|m_out[3]~3 .lut_mask = 16'hFC30;
defparam \dP|mux|m_out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N16
cycloneive_lcell_comb \dP|mux|m_out[4]~4 (
// Equation(s):
// \dP|mux|m_out[4]~4_combout  = (\control|ps.Mult2~q  & ((\dP|lut|altsyncram_component|auto_generated|q_a [4]))) # (!\control|ps.Mult2~q  & (\dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT12 ))

	.dataa(\control|ps.Mult2~q ),
	.datab(\dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.datac(gnd),
	.datad(\dP|lut|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\dP|mux|m_out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \dP|mux|m_out[4]~4 .lut_mask = 16'hEE44;
defparam \dP|mux|m_out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N28
cycloneive_lcell_comb \dP|mux|m_out[5]~5 (
// Equation(s):
// \dP|mux|m_out[5]~5_combout  = (\control|ps.Mult2~q  & ((\dP|lut|altsyncram_component|auto_generated|q_a [5]))) # (!\control|ps.Mult2~q  & (\dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT13 ))

	.dataa(gnd),
	.datab(\control|ps.Mult2~q ),
	.datac(\dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.datad(\dP|lut|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\dP|mux|m_out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \dP|mux|m_out[5]~5 .lut_mask = 16'hFC30;
defparam \dP|mux|m_out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N30
cycloneive_lcell_comb \dP|mux|m_out[6]~6 (
// Equation(s):
// \dP|mux|m_out[6]~6_combout  = (\control|ps.Mult2~q  & ((\dP|lut|altsyncram_component|auto_generated|q_a [6]))) # (!\control|ps.Mult2~q  & (\dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT14 ))

	.dataa(gnd),
	.datab(\dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.datac(\control|ps.Mult2~q ),
	.datad(\dP|lut|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\dP|mux|m_out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \dP|mux|m_out[6]~6 .lut_mask = 16'hFC0C;
defparam \dP|mux|m_out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N14
cycloneive_lcell_comb \dP|mux|m_out[7]~7 (
// Equation(s):
// \dP|mux|m_out[7]~7_combout  = (\control|ps.Mult2~q  & ((\dP|lut|altsyncram_component|auto_generated|q_a [7]))) # (!\control|ps.Mult2~q  & (\dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT15 ))

	.dataa(gnd),
	.datab(\control|ps.Mult2~q ),
	.datac(\dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.datad(\dP|lut|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\dP|mux|m_out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \dP|mux|m_out[7]~7 .lut_mask = 16'hFC30;
defparam \dP|mux|m_out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N22
cycloneive_lcell_comb \dP|mux|m_out[8]~8 (
// Equation(s):
// \dP|mux|m_out[8]~8_combout  = (!\control|ps.Mult2~q  & \dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT16 )

	.dataa(gnd),
	.datab(\control|ps.Mult2~q ),
	.datac(\dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT16 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dP|mux|m_out[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \dP|mux|m_out[8]~8 .lut_mask = 16'h3030;
defparam \dP|mux|m_out[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N8
cycloneive_lcell_comb \dP|mux|m_out[9]~9 (
// Equation(s):
// \dP|mux|m_out[9]~9_combout  = (!\control|ps.Mult2~q  & \dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT17 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\control|ps.Mult2~q ),
	.datad(\dP|mult1|Mult0|auto_generated|mac_out2~DATAOUT17 ),
	.cin(gnd),
	.combout(\dP|mux|m_out[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \dP|mux|m_out[9]~9 .lut_mask = 16'h0F00;
defparam \dP|mux|m_out[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X20_Y5_N0
cycloneive_mac_mult \dP|mult2|Mult0|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\dP|r_temp|parallel_out [9],\dP|r_temp|parallel_out [8],\dP|r_temp|parallel_out [7],\dP|r_temp|parallel_out [6],\dP|r_temp|parallel_out [5],\dP|r_temp|parallel_out [4],\dP|r_temp|parallel_out [3],\dP|r_temp|parallel_out [2],\dP|r_temp|parallel_out [1],\dP|r_temp|parallel_out [0],gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd}),
	.datab({\dP|mux|m_out[9]~9_combout ,\dP|mux|m_out[8]~8_combout ,\dP|mux|m_out[7]~7_combout ,\dP|mux|m_out[6]~6_combout ,\dP|mux|m_out[5]~5_combout ,\dP|mux|m_out[4]~4_combout ,\dP|mux|m_out[3]~3_combout ,\dP|mux|m_out[2]~2_combout ,\dP|mux|m_out[1]~1_combout ,
\dP|mux|m_out[0]~0_combout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\dP|mult2|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \dP|mult2|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \dP|mult2|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \dP|mult2|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \dP|mult2|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \dP|mult2|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \dP|mult2|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X20_Y5_N2
cycloneive_mac_out \dP|mult2|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT16 ,\dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT15 ,
\dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT12 ,\dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT10 ,
\dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT8 ,\dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT6 ,\dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT5 ,
\dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT4 ,\dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\dP|mult2|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\dP|mult2|Mult0|auto_generated|mac_mult1~dataout ,
\dP|mult2|Mult0|auto_generated|mac_mult1~15 ,\dP|mult2|Mult0|auto_generated|mac_mult1~14 ,\dP|mult2|Mult0|auto_generated|mac_mult1~13 ,\dP|mult2|Mult0|auto_generated|mac_mult1~12 ,\dP|mult2|Mult0|auto_generated|mac_mult1~11 ,
\dP|mult2|Mult0|auto_generated|mac_mult1~10 ,\dP|mult2|Mult0|auto_generated|mac_mult1~9 ,\dP|mult2|Mult0|auto_generated|mac_mult1~8 ,\dP|mult2|Mult0|auto_generated|mac_mult1~7 ,\dP|mult2|Mult0|auto_generated|mac_mult1~6 ,
\dP|mult2|Mult0|auto_generated|mac_mult1~5 ,\dP|mult2|Mult0|auto_generated|mac_mult1~4 ,\dP|mult2|Mult0|auto_generated|mac_mult1~3 ,\dP|mult2|Mult0|auto_generated|mac_mult1~2 ,\dP|mult2|Mult0|auto_generated|mac_mult1~1 ,
\dP|mult2|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\dP|mult2|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \dP|mult2|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \dP|mult2|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N6
cycloneive_lcell_comb \dP|r_temp|parallel_out[0]~0 (
// Equation(s):
// \dP|r_temp|parallel_out[0]~0_combout  = \control|ps.Begin~q  $ (((\control|ps.Mult1~q ) # (\control|ps.Mult2~q )))

	.dataa(\control|ps.Begin~q ),
	.datab(\control|ps.Mult1~q ),
	.datac(gnd),
	.datad(\control|ps.Mult2~q ),
	.cin(gnd),
	.combout(\dP|r_temp|parallel_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dP|r_temp|parallel_out[0]~0 .lut_mask = 16'h5566;
defparam \dP|r_temp|parallel_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N29
dffeas \dP|r_temp|parallel_out[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dP|mult2|Mult0|auto_generated|mac_out2~DATAOUT17 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\control|ps.Begin~q ),
	.sload(vcc),
	.ena(\dP|r_temp|parallel_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dP|r_temp|parallel_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dP|r_temp|parallel_out[9] .is_wysiwyg = "true";
defparam \dP|r_temp|parallel_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N4
cycloneive_lcell_comb \dP|r_temp|parallel_out[8]~feeder (
// Equation(s):
// \dP|r_temp|parallel_out[8]~feeder_combout  = \dP|mult2|Mult0|auto_generated|mac_out2~DATAOUT16 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dP|mult2|Mult0|auto_generated|mac_out2~DATAOUT16 ),
	.cin(gnd),
	.combout(\dP|r_temp|parallel_out[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dP|r_temp|parallel_out[8]~feeder .lut_mask = 16'hFF00;
defparam \dP|r_temp|parallel_out[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N5
dffeas \dP|r_temp|parallel_out[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dP|r_temp|parallel_out[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|ps.Begin~q ),
	.ena(\dP|r_temp|parallel_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dP|r_temp|parallel_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dP|r_temp|parallel_out[8] .is_wysiwyg = "true";
defparam \dP|r_temp|parallel_out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N23
dffeas \dP|r_temp|parallel_out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dP|mult2|Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\control|ps.Begin~q ),
	.sload(vcc),
	.ena(\dP|r_temp|parallel_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dP|r_temp|parallel_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dP|r_temp|parallel_out[6] .is_wysiwyg = "true";
defparam \dP|r_temp|parallel_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N13
dffeas \dP|r_temp|parallel_out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dP|mult2|Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\control|ps.Begin~q ),
	.sload(vcc),
	.ena(\dP|r_temp|parallel_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dP|r_temp|parallel_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dP|r_temp|parallel_out[5] .is_wysiwyg = "true";
defparam \dP|r_temp|parallel_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N7
dffeas \dP|r_temp|parallel_out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dP|mult2|Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\control|ps.Begin~q ),
	.sload(vcc),
	.ena(\dP|r_temp|parallel_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dP|r_temp|parallel_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dP|r_temp|parallel_out[4] .is_wysiwyg = "true";
defparam \dP|r_temp|parallel_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N17
dffeas \dP|r_temp|parallel_out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dP|mult2|Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\control|ps.Begin~q ),
	.sload(vcc),
	.ena(\dP|r_temp|parallel_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dP|r_temp|parallel_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dP|r_temp|parallel_out[3] .is_wysiwyg = "true";
defparam \dP|r_temp|parallel_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N19
dffeas \dP|r_temp|parallel_out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dP|mult2|Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\control|ps.Begin~q ),
	.sload(vcc),
	.ena(\dP|r_temp|parallel_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dP|r_temp|parallel_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dP|r_temp|parallel_out[2] .is_wysiwyg = "true";
defparam \dP|r_temp|parallel_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N1
dffeas \dP|r_temp|parallel_out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dP|mult2|Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\control|ps.Begin~q ),
	.sload(vcc),
	.ena(\dP|r_temp|parallel_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dP|r_temp|parallel_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dP|r_temp|parallel_out[1] .is_wysiwyg = "true";
defparam \dP|r_temp|parallel_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N3
dffeas \dP|r_temp|parallel_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dP|mult2|Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\control|ps.Begin~q ),
	.sload(vcc),
	.ena(\dP|r_temp|parallel_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dP|r_temp|parallel_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dP|r_temp|parallel_out[0] .is_wysiwyg = "true";
defparam \dP|r_temp|parallel_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N9
dffeas \dP|r_temp|parallel_out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dP|mult2|Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\control|ps.Begin~q ),
	.sload(vcc),
	.ena(\dP|r_temp|parallel_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dP|r_temp|parallel_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dP|r_temp|parallel_out[7] .is_wysiwyg = "true";
defparam \dP|r_temp|parallel_out[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N22
cycloneive_io_ibuf \y[6]~input (
	.i(y[6]),
	.ibar(gnd),
	.o(\y[6]~input_o ));
// synopsys translate_off
defparam \y[6]~input .bus_hold = "false";
defparam \y[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cycloneive_io_ibuf \y[5]~input (
	.i(y[5]),
	.ibar(gnd),
	.o(\y[5]~input_o ));
// synopsys translate_off
defparam \y[5]~input .bus_hold = "false";
defparam \y[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y4_N22
cycloneive_io_ibuf \y[4]~input (
	.i(y[4]),
	.ibar(gnd),
	.o(\y[4]~input_o ));
// synopsys translate_off
defparam \y[4]~input .bus_hold = "false";
defparam \y[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N1
cycloneive_io_ibuf \y[3]~input (
	.i(y[3]),
	.ibar(gnd),
	.o(\y[3]~input_o ));
// synopsys translate_off
defparam \y[3]~input .bus_hold = "false";
defparam \y[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
cycloneive_io_ibuf \y[2]~input (
	.i(y[2]),
	.ibar(gnd),
	.o(\y[2]~input_o ));
// synopsys translate_off
defparam \y[2]~input .bus_hold = "false";
defparam \y[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N22
cycloneive_io_ibuf \y[1]~input (
	.i(y[1]),
	.ibar(gnd),
	.o(\y[1]~input_o ));
// synopsys translate_off
defparam \y[1]~input .bus_hold = "false";
defparam \y[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N22
cycloneive_io_ibuf \y[0]~input (
	.i(y[0]),
	.ibar(gnd),
	.o(\y[0]~input_o ));
// synopsys translate_off
defparam \y[0]~input .bus_hold = "false";
defparam \y[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N4
cycloneive_lcell_comb \dP|add|LessThan0~1 (
// Equation(s):
// \dP|add|LessThan0~1_cout  = CARRY((\y[0]~input_o  & !\dP|r_temp|parallel_out [0]))

	.dataa(\y[0]~input_o ),
	.datab(\dP|r_temp|parallel_out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\dP|add|LessThan0~1_cout ));
// synopsys translate_off
defparam \dP|add|LessThan0~1 .lut_mask = 16'h0022;
defparam \dP|add|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N6
cycloneive_lcell_comb \dP|add|LessThan0~3 (
// Equation(s):
// \dP|add|LessThan0~3_cout  = CARRY((\y[1]~input_o  & (\dP|r_temp|parallel_out [1] & !\dP|add|LessThan0~1_cout )) # (!\y[1]~input_o  & ((\dP|r_temp|parallel_out [1]) # (!\dP|add|LessThan0~1_cout ))))

	.dataa(\y[1]~input_o ),
	.datab(\dP|r_temp|parallel_out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dP|add|LessThan0~1_cout ),
	.combout(),
	.cout(\dP|add|LessThan0~3_cout ));
// synopsys translate_off
defparam \dP|add|LessThan0~3 .lut_mask = 16'h004D;
defparam \dP|add|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N8
cycloneive_lcell_comb \dP|add|LessThan0~5 (
// Equation(s):
// \dP|add|LessThan0~5_cout  = CARRY((\y[2]~input_o  & ((!\dP|add|LessThan0~3_cout ) # (!\dP|r_temp|parallel_out [2]))) # (!\y[2]~input_o  & (!\dP|r_temp|parallel_out [2] & !\dP|add|LessThan0~3_cout )))

	.dataa(\y[2]~input_o ),
	.datab(\dP|r_temp|parallel_out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dP|add|LessThan0~3_cout ),
	.combout(),
	.cout(\dP|add|LessThan0~5_cout ));
// synopsys translate_off
defparam \dP|add|LessThan0~5 .lut_mask = 16'h002B;
defparam \dP|add|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N10
cycloneive_lcell_comb \dP|add|LessThan0~7 (
// Equation(s):
// \dP|add|LessThan0~7_cout  = CARRY((\y[3]~input_o  & (\dP|r_temp|parallel_out [3] & !\dP|add|LessThan0~5_cout )) # (!\y[3]~input_o  & ((\dP|r_temp|parallel_out [3]) # (!\dP|add|LessThan0~5_cout ))))

	.dataa(\y[3]~input_o ),
	.datab(\dP|r_temp|parallel_out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dP|add|LessThan0~5_cout ),
	.combout(),
	.cout(\dP|add|LessThan0~7_cout ));
// synopsys translate_off
defparam \dP|add|LessThan0~7 .lut_mask = 16'h004D;
defparam \dP|add|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N12
cycloneive_lcell_comb \dP|add|LessThan0~9 (
// Equation(s):
// \dP|add|LessThan0~9_cout  = CARRY((\y[4]~input_o  & ((!\dP|add|LessThan0~7_cout ) # (!\dP|r_temp|parallel_out [4]))) # (!\y[4]~input_o  & (!\dP|r_temp|parallel_out [4] & !\dP|add|LessThan0~7_cout )))

	.dataa(\y[4]~input_o ),
	.datab(\dP|r_temp|parallel_out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dP|add|LessThan0~7_cout ),
	.combout(),
	.cout(\dP|add|LessThan0~9_cout ));
// synopsys translate_off
defparam \dP|add|LessThan0~9 .lut_mask = 16'h002B;
defparam \dP|add|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N14
cycloneive_lcell_comb \dP|add|LessThan0~11 (
// Equation(s):
// \dP|add|LessThan0~11_cout  = CARRY((\dP|r_temp|parallel_out [5] & ((!\dP|add|LessThan0~9_cout ) # (!\y[5]~input_o ))) # (!\dP|r_temp|parallel_out [5] & (!\y[5]~input_o  & !\dP|add|LessThan0~9_cout )))

	.dataa(\dP|r_temp|parallel_out [5]),
	.datab(\y[5]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dP|add|LessThan0~9_cout ),
	.combout(),
	.cout(\dP|add|LessThan0~11_cout ));
// synopsys translate_off
defparam \dP|add|LessThan0~11 .lut_mask = 16'h002B;
defparam \dP|add|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N16
cycloneive_lcell_comb \dP|add|LessThan0~13 (
// Equation(s):
// \dP|add|LessThan0~13_cout  = CARRY((\dP|r_temp|parallel_out [6] & (\y[6]~input_o  & !\dP|add|LessThan0~11_cout )) # (!\dP|r_temp|parallel_out [6] & ((\y[6]~input_o ) # (!\dP|add|LessThan0~11_cout ))))

	.dataa(\dP|r_temp|parallel_out [6]),
	.datab(\y[6]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dP|add|LessThan0~11_cout ),
	.combout(),
	.cout(\dP|add|LessThan0~13_cout ));
// synopsys translate_off
defparam \dP|add|LessThan0~13 .lut_mask = 16'h004D;
defparam \dP|add|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N18
cycloneive_lcell_comb \dP|add|LessThan0~14 (
// Equation(s):
// \dP|add|LessThan0~14_combout  = (\y[7]~input_o  & ((\dP|add|LessThan0~13_cout ) # (!\dP|r_temp|parallel_out [7]))) # (!\y[7]~input_o  & (\dP|add|LessThan0~13_cout  & !\dP|r_temp|parallel_out [7]))

	.dataa(gnd),
	.datab(\y[7]~input_o ),
	.datac(gnd),
	.datad(\dP|r_temp|parallel_out [7]),
	.cin(\dP|add|LessThan0~13_cout ),
	.combout(\dP|add|LessThan0~14_combout ),
	.cout());
// synopsys translate_off
defparam \dP|add|LessThan0~14 .lut_mask = 16'hC0FC;
defparam \dP|add|LessThan0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N26
cycloneive_lcell_comb \dP|c|WideAnd0 (
// Equation(s):
// \dP|c|WideAnd0~combout  = (\dP|c|count_up [1] & (\dP|c|count_up [0] & \dP|c|count_up [2]))

	.dataa(\dP|c|count_up [1]),
	.datab(\dP|c|count_up [0]),
	.datac(gnd),
	.datad(\dP|c|count_up [2]),
	.cin(gnd),
	.combout(\dP|c|WideAnd0~combout ),
	.cout());
// synopsys translate_off
defparam \dP|c|WideAnd0 .lut_mask = 16'h8800;
defparam \dP|c|WideAnd0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N24
cycloneive_lcell_comb \control|ns~0 (
// Equation(s):
// \control|ns~0_combout  = (\dP|c|WideAnd0~combout ) # ((\dP|add|LessThan0~14_combout  & (!\dP|r_temp|parallel_out [9] & !\dP|r_temp|parallel_out [8])))

	.dataa(\dP|add|LessThan0~14_combout ),
	.datab(\dP|r_temp|parallel_out [9]),
	.datac(\dP|c|WideAnd0~combout ),
	.datad(\dP|r_temp|parallel_out [8]),
	.cin(gnd),
	.combout(\control|ns~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|ns~0 .lut_mask = 16'hF0F2;
defparam \control|ns~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N20
cycloneive_lcell_comb \control|Selector2~0 (
// Equation(s):
// \control|Selector2~0_combout  = (\control|ps.Begin~q ) # ((\control|ps.Add~q  & !\control|ns~0_combout ))

	.dataa(\control|ps.Add~q ),
	.datab(gnd),
	.datac(\control|ps.Begin~q ),
	.datad(\control|ns~0_combout ),
	.cin(gnd),
	.combout(\control|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector2~0 .lut_mask = 16'hF0FA;
defparam \control|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N21
dffeas \control|ps.Mult1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\control|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|ps.Mult1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|ps.Mult1 .is_wysiwyg = "true";
defparam \control|ps.Mult1 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N5
dffeas \control|ps.Mult2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\control|ps.Mult1~q ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|ps.Mult2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|ps.Mult2 .is_wysiwyg = "true";
defparam \control|ps.Mult2 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N27
dffeas \control|ps.Add (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\control|ps.Mult2~q ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|ps.Add~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|ps.Add .is_wysiwyg = "true";
defparam \control|ps.Add .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N26
cycloneive_lcell_comb \control|Selector0~0 (
// Equation(s):
// \control|Selector0~0_combout  = (\control|ps.Add~q  & (!\control|ns~0_combout  & ((\start~input_o ) # (\control|ps.idle~q )))) # (!\control|ps.Add~q  & ((\start~input_o ) # ((\control|ps.idle~q ))))

	.dataa(\control|ps.Add~q ),
	.datab(\start~input_o ),
	.datac(\control|ps.idle~q ),
	.datad(\control|ns~0_combout ),
	.cin(gnd),
	.combout(\control|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector0~0 .lut_mask = 16'h54FC;
defparam \control|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N27
dffeas \control|ps.idle (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\control|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|ps.idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|ps.idle .is_wysiwyg = "true";
defparam \control|ps.idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N2
cycloneive_lcell_comb \control|Selector4~0 (
// Equation(s):
// \control|Selector4~0_combout  = (\control|ps.Add~q  & !\control|s_signop~combout )

	.dataa(\control|ps.Add~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\control|s_signop~combout ),
	.cin(gnd),
	.combout(\control|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector4~0 .lut_mask = 16'h00AA;
defparam \control|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N8
cycloneive_lcell_comb \control|WideOr3~0 (
// Equation(s):
// \control|WideOr3~0_combout  = (\control|ps.Add~q ) # (\control|ps.Begin~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\control|ps.Add~q ),
	.datad(\control|ps.Begin~q ),
	.cin(gnd),
	.combout(\control|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr3~0 .lut_mask = 16'hFFF0;
defparam \control|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N30
cycloneive_lcell_comb \control|s_signop (
// Equation(s):
// \control|s_signop~combout  = (\control|WideOr3~0_combout  & (\control|Selector4~0_combout )) # (!\control|WideOr3~0_combout  & ((\control|s_signop~combout )))

	.dataa(\control|Selector4~0_combout ),
	.datab(gnd),
	.datac(\control|s_signop~combout ),
	.datad(\control|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\control|s_signop~combout ),
	.cout());
// synopsys translate_off
defparam \control|s_signop .lut_mask = 16'hAAF0;
defparam \control|s_signop .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N18
cycloneive_lcell_comb \dP|add|Add1|auto_generated|_~0 (
// Equation(s):
// \dP|add|Add1|auto_generated|_~0_combout  = \dP|r_temp|parallel_out [8] $ (\control|s_signop~combout )

	.dataa(\dP|r_temp|parallel_out [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\control|s_signop~combout ),
	.cin(gnd),
	.combout(\dP|add|Add1|auto_generated|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \dP|add|Add1|auto_generated|_~0 .lut_mask = 16'h55AA;
defparam \dP|add|Add1|auto_generated|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N14
cycloneive_lcell_comb \dP|add|Add1|auto_generated|_~1 (
// Equation(s):
// \dP|add|Add1|auto_generated|_~1_combout  = \dP|r_temp|parallel_out [7] $ (\control|s_signop~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dP|r_temp|parallel_out [7]),
	.datad(\control|s_signop~combout ),
	.cin(gnd),
	.combout(\dP|add|Add1|auto_generated|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \dP|add|Add1|auto_generated|_~1 .lut_mask = 16'h0FF0;
defparam \dP|add|Add1|auto_generated|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N28
cycloneive_lcell_comb \dP|add|Add1|auto_generated|_~2 (
// Equation(s):
// \dP|add|Add1|auto_generated|_~2_combout  = \dP|r_temp|parallel_out [6] $ (\control|s_signop~combout )

	.dataa(\dP|r_temp|parallel_out [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\control|s_signop~combout ),
	.cin(gnd),
	.combout(\dP|add|Add1|auto_generated|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \dP|add|Add1|auto_generated|_~2 .lut_mask = 16'h55AA;
defparam \dP|add|Add1|auto_generated|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N4
cycloneive_lcell_comb \dP|add|Add1|auto_generated|_~3 (
// Equation(s):
// \dP|add|Add1|auto_generated|_~3_combout  = \dP|r_temp|parallel_out [5] $ (\control|s_signop~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dP|r_temp|parallel_out [5]),
	.datad(\control|s_signop~combout ),
	.cin(gnd),
	.combout(\dP|add|Add1|auto_generated|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \dP|add|Add1|auto_generated|_~3 .lut_mask = 16'h0FF0;
defparam \dP|add|Add1|auto_generated|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N30
cycloneive_lcell_comb \dP|add|Add1|auto_generated|_~4 (
// Equation(s):
// \dP|add|Add1|auto_generated|_~4_combout  = \dP|r_temp|parallel_out [4] $ (\control|s_signop~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dP|r_temp|parallel_out [4]),
	.datad(\control|s_signop~combout ),
	.cin(gnd),
	.combout(\dP|add|Add1|auto_generated|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \dP|add|Add1|auto_generated|_~4 .lut_mask = 16'h0FF0;
defparam \dP|add|Add1|auto_generated|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N4
cycloneive_lcell_comb \dP|add|Add1|auto_generated|_~5 (
// Equation(s):
// \dP|add|Add1|auto_generated|_~5_combout  = \control|s_signop~combout  $ (\dP|r_temp|parallel_out [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\control|s_signop~combout ),
	.datad(\dP|r_temp|parallel_out [3]),
	.cin(gnd),
	.combout(\dP|add|Add1|auto_generated|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \dP|add|Add1|auto_generated|_~5 .lut_mask = 16'h0FF0;
defparam \dP|add|Add1|auto_generated|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N2
cycloneive_lcell_comb \dP|add|Add1|auto_generated|_~6 (
// Equation(s):
// \dP|add|Add1|auto_generated|_~6_combout  = \control|s_signop~combout  $ (\dP|r_temp|parallel_out [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\control|s_signop~combout ),
	.datad(\dP|r_temp|parallel_out [2]),
	.cin(gnd),
	.combout(\dP|add|Add1|auto_generated|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \dP|add|Add1|auto_generated|_~6 .lut_mask = 16'h0FF0;
defparam \dP|add|Add1|auto_generated|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N0
cycloneive_lcell_comb \dP|add|Add1|auto_generated|_~7 (
// Equation(s):
// \dP|add|Add1|auto_generated|_~7_combout  = \dP|r_temp|parallel_out [1] $ (\control|s_signop~combout )

	.dataa(gnd),
	.datab(\dP|r_temp|parallel_out [1]),
	.datac(\control|s_signop~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dP|add|Add1|auto_generated|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \dP|add|Add1|auto_generated|_~7 .lut_mask = 16'h3C3C;
defparam \dP|add|Add1|auto_generated|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N6
cycloneive_lcell_comb \dP|add|Add1|auto_generated|_~8 (
// Equation(s):
// \dP|add|Add1|auto_generated|_~8_combout  = \dP|r_temp|parallel_out [0] $ (\control|s_signop~combout )

	.dataa(gnd),
	.datab(\dP|r_temp|parallel_out [0]),
	.datac(\control|s_signop~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dP|add|Add1|auto_generated|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \dP|add|Add1|auto_generated|_~8 .lut_mask = 16'h3C3C;
defparam \dP|add|Add1|auto_generated|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N8
cycloneive_lcell_comb \dP|add|Add1|auto_generated|result_int[0]~1 (
// Equation(s):
// \dP|add|Add1|auto_generated|result_int[0]~1_cout  = CARRY(\control|s_signop~combout )

	.dataa(gnd),
	.datab(\control|s_signop~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\dP|add|Add1|auto_generated|result_int[0]~1_cout ));
// synopsys translate_off
defparam \dP|add|Add1|auto_generated|result_int[0]~1 .lut_mask = 16'h00CC;
defparam \dP|add|Add1|auto_generated|result_int[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N10
cycloneive_lcell_comb \dP|add|Add1|auto_generated|result_int[1]~2 (
// Equation(s):
// \dP|add|Add1|auto_generated|result_int[1]~2_combout  = (\dP|r_result|parallel_out [0] & ((\dP|add|Add1|auto_generated|_~8_combout  & (\dP|add|Add1|auto_generated|result_int[0]~1_cout  & VCC)) # (!\dP|add|Add1|auto_generated|_~8_combout  & 
// (!\dP|add|Add1|auto_generated|result_int[0]~1_cout )))) # (!\dP|r_result|parallel_out [0] & ((\dP|add|Add1|auto_generated|_~8_combout  & (!\dP|add|Add1|auto_generated|result_int[0]~1_cout )) # (!\dP|add|Add1|auto_generated|_~8_combout  & 
// ((\dP|add|Add1|auto_generated|result_int[0]~1_cout ) # (GND)))))
// \dP|add|Add1|auto_generated|result_int[1]~3  = CARRY((\dP|r_result|parallel_out [0] & (!\dP|add|Add1|auto_generated|_~8_combout  & !\dP|add|Add1|auto_generated|result_int[0]~1_cout )) # (!\dP|r_result|parallel_out [0] & 
// ((!\dP|add|Add1|auto_generated|result_int[0]~1_cout ) # (!\dP|add|Add1|auto_generated|_~8_combout ))))

	.dataa(\dP|r_result|parallel_out [0]),
	.datab(\dP|add|Add1|auto_generated|_~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dP|add|Add1|auto_generated|result_int[0]~1_cout ),
	.combout(\dP|add|Add1|auto_generated|result_int[1]~2_combout ),
	.cout(\dP|add|Add1|auto_generated|result_int[1]~3 ));
// synopsys translate_off
defparam \dP|add|Add1|auto_generated|result_int[1]~2 .lut_mask = 16'h9617;
defparam \dP|add|Add1|auto_generated|result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N0
cycloneive_lcell_comb \dP|add|LessThan0~16 (
// Equation(s):
// \dP|add|LessThan0~16_combout  = (!\dP|r_temp|parallel_out [8] & (\dP|add|LessThan0~14_combout  & !\dP|r_temp|parallel_out [9]))

	.dataa(\dP|r_temp|parallel_out [8]),
	.datab(\dP|add|LessThan0~14_combout ),
	.datac(gnd),
	.datad(\dP|r_temp|parallel_out [9]),
	.cin(gnd),
	.combout(\dP|add|LessThan0~16_combout ),
	.cout());
// synopsys translate_off
defparam \dP|add|LessThan0~16 .lut_mask = 16'h0044;
defparam \dP|add|LessThan0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N2
cycloneive_lcell_comb \dP|r_result|parallel_out[8]~0 (
// Equation(s):
// \dP|r_result|parallel_out[8]~0_combout  = \control|ps.Begin~q  $ (((!\dP|add|LessThan0~16_combout  & \control|ps.Add~q )))

	.dataa(\control|ps.Begin~q ),
	.datab(\dP|add|LessThan0~16_combout ),
	.datac(gnd),
	.datad(\control|ps.Add~q ),
	.cin(gnd),
	.combout(\dP|r_result|parallel_out[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dP|r_result|parallel_out[8]~0 .lut_mask = 16'h99AA;
defparam \dP|r_result|parallel_out[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y5_N11
dffeas \dP|r_result|parallel_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dP|add|Add1|auto_generated|result_int[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\control|ps.Begin~q ),
	.sload(gnd),
	.ena(\dP|r_result|parallel_out[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dP|r_result|parallel_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dP|r_result|parallel_out[0] .is_wysiwyg = "true";
defparam \dP|r_result|parallel_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N12
cycloneive_lcell_comb \dP|add|Add1|auto_generated|result_int[2]~4 (
// Equation(s):
// \dP|add|Add1|auto_generated|result_int[2]~4_combout  = ((\dP|add|Add1|auto_generated|_~7_combout  $ (\dP|r_result|parallel_out [1] $ (!\dP|add|Add1|auto_generated|result_int[1]~3 )))) # (GND)
// \dP|add|Add1|auto_generated|result_int[2]~5  = CARRY((\dP|add|Add1|auto_generated|_~7_combout  & ((\dP|r_result|parallel_out [1]) # (!\dP|add|Add1|auto_generated|result_int[1]~3 ))) # (!\dP|add|Add1|auto_generated|_~7_combout  & (\dP|r_result|parallel_out 
// [1] & !\dP|add|Add1|auto_generated|result_int[1]~3 )))

	.dataa(\dP|add|Add1|auto_generated|_~7_combout ),
	.datab(\dP|r_result|parallel_out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dP|add|Add1|auto_generated|result_int[1]~3 ),
	.combout(\dP|add|Add1|auto_generated|result_int[2]~4_combout ),
	.cout(\dP|add|Add1|auto_generated|result_int[2]~5 ));
// synopsys translate_off
defparam \dP|add|Add1|auto_generated|result_int[2]~4 .lut_mask = 16'h698E;
defparam \dP|add|Add1|auto_generated|result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y5_N13
dffeas \dP|r_result|parallel_out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dP|add|Add1|auto_generated|result_int[2]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\control|ps.Begin~q ),
	.sload(gnd),
	.ena(\dP|r_result|parallel_out[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dP|r_result|parallel_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dP|r_result|parallel_out[1] .is_wysiwyg = "true";
defparam \dP|r_result|parallel_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N14
cycloneive_lcell_comb \dP|add|Add1|auto_generated|result_int[3]~6 (
// Equation(s):
// \dP|add|Add1|auto_generated|result_int[3]~6_combout  = (\dP|r_result|parallel_out [2] & ((\dP|add|Add1|auto_generated|_~6_combout  & (\dP|add|Add1|auto_generated|result_int[2]~5  & VCC)) # (!\dP|add|Add1|auto_generated|_~6_combout  & 
// (!\dP|add|Add1|auto_generated|result_int[2]~5 )))) # (!\dP|r_result|parallel_out [2] & ((\dP|add|Add1|auto_generated|_~6_combout  & (!\dP|add|Add1|auto_generated|result_int[2]~5 )) # (!\dP|add|Add1|auto_generated|_~6_combout  & 
// ((\dP|add|Add1|auto_generated|result_int[2]~5 ) # (GND)))))
// \dP|add|Add1|auto_generated|result_int[3]~7  = CARRY((\dP|r_result|parallel_out [2] & (!\dP|add|Add1|auto_generated|_~6_combout  & !\dP|add|Add1|auto_generated|result_int[2]~5 )) # (!\dP|r_result|parallel_out [2] & 
// ((!\dP|add|Add1|auto_generated|result_int[2]~5 ) # (!\dP|add|Add1|auto_generated|_~6_combout ))))

	.dataa(\dP|r_result|parallel_out [2]),
	.datab(\dP|add|Add1|auto_generated|_~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dP|add|Add1|auto_generated|result_int[2]~5 ),
	.combout(\dP|add|Add1|auto_generated|result_int[3]~6_combout ),
	.cout(\dP|add|Add1|auto_generated|result_int[3]~7 ));
// synopsys translate_off
defparam \dP|add|Add1|auto_generated|result_int[3]~6 .lut_mask = 16'h9617;
defparam \dP|add|Add1|auto_generated|result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y5_N15
dffeas \dP|r_result|parallel_out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dP|add|Add1|auto_generated|result_int[3]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\control|ps.Begin~q ),
	.sload(gnd),
	.ena(\dP|r_result|parallel_out[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dP|r_result|parallel_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dP|r_result|parallel_out[2] .is_wysiwyg = "true";
defparam \dP|r_result|parallel_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N16
cycloneive_lcell_comb \dP|add|Add1|auto_generated|result_int[4]~8 (
// Equation(s):
// \dP|add|Add1|auto_generated|result_int[4]~8_combout  = ((\dP|add|Add1|auto_generated|_~5_combout  $ (\dP|r_result|parallel_out [3] $ (!\dP|add|Add1|auto_generated|result_int[3]~7 )))) # (GND)
// \dP|add|Add1|auto_generated|result_int[4]~9  = CARRY((\dP|add|Add1|auto_generated|_~5_combout  & ((\dP|r_result|parallel_out [3]) # (!\dP|add|Add1|auto_generated|result_int[3]~7 ))) # (!\dP|add|Add1|auto_generated|_~5_combout  & (\dP|r_result|parallel_out 
// [3] & !\dP|add|Add1|auto_generated|result_int[3]~7 )))

	.dataa(\dP|add|Add1|auto_generated|_~5_combout ),
	.datab(\dP|r_result|parallel_out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dP|add|Add1|auto_generated|result_int[3]~7 ),
	.combout(\dP|add|Add1|auto_generated|result_int[4]~8_combout ),
	.cout(\dP|add|Add1|auto_generated|result_int[4]~9 ));
// synopsys translate_off
defparam \dP|add|Add1|auto_generated|result_int[4]~8 .lut_mask = 16'h698E;
defparam \dP|add|Add1|auto_generated|result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y5_N17
dffeas \dP|r_result|parallel_out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dP|add|Add1|auto_generated|result_int[4]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\control|ps.Begin~q ),
	.sload(gnd),
	.ena(\dP|r_result|parallel_out[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dP|r_result|parallel_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dP|r_result|parallel_out[3] .is_wysiwyg = "true";
defparam \dP|r_result|parallel_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N18
cycloneive_lcell_comb \dP|add|Add1|auto_generated|result_int[5]~10 (
// Equation(s):
// \dP|add|Add1|auto_generated|result_int[5]~10_combout  = (\dP|add|Add1|auto_generated|_~4_combout  & ((\dP|r_result|parallel_out [4] & (\dP|add|Add1|auto_generated|result_int[4]~9  & VCC)) # (!\dP|r_result|parallel_out [4] & 
// (!\dP|add|Add1|auto_generated|result_int[4]~9 )))) # (!\dP|add|Add1|auto_generated|_~4_combout  & ((\dP|r_result|parallel_out [4] & (!\dP|add|Add1|auto_generated|result_int[4]~9 )) # (!\dP|r_result|parallel_out [4] & 
// ((\dP|add|Add1|auto_generated|result_int[4]~9 ) # (GND)))))
// \dP|add|Add1|auto_generated|result_int[5]~11  = CARRY((\dP|add|Add1|auto_generated|_~4_combout  & (!\dP|r_result|parallel_out [4] & !\dP|add|Add1|auto_generated|result_int[4]~9 )) # (!\dP|add|Add1|auto_generated|_~4_combout  & 
// ((!\dP|add|Add1|auto_generated|result_int[4]~9 ) # (!\dP|r_result|parallel_out [4]))))

	.dataa(\dP|add|Add1|auto_generated|_~4_combout ),
	.datab(\dP|r_result|parallel_out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dP|add|Add1|auto_generated|result_int[4]~9 ),
	.combout(\dP|add|Add1|auto_generated|result_int[5]~10_combout ),
	.cout(\dP|add|Add1|auto_generated|result_int[5]~11 ));
// synopsys translate_off
defparam \dP|add|Add1|auto_generated|result_int[5]~10 .lut_mask = 16'h9617;
defparam \dP|add|Add1|auto_generated|result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y5_N19
dffeas \dP|r_result|parallel_out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dP|add|Add1|auto_generated|result_int[5]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\control|ps.Begin~q ),
	.sload(gnd),
	.ena(\dP|r_result|parallel_out[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dP|r_result|parallel_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dP|r_result|parallel_out[4] .is_wysiwyg = "true";
defparam \dP|r_result|parallel_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N20
cycloneive_lcell_comb \dP|add|Add1|auto_generated|result_int[6]~12 (
// Equation(s):
// \dP|add|Add1|auto_generated|result_int[6]~12_combout  = ((\dP|add|Add1|auto_generated|_~3_combout  $ (\dP|r_result|parallel_out [5] $ (!\dP|add|Add1|auto_generated|result_int[5]~11 )))) # (GND)
// \dP|add|Add1|auto_generated|result_int[6]~13  = CARRY((\dP|add|Add1|auto_generated|_~3_combout  & ((\dP|r_result|parallel_out [5]) # (!\dP|add|Add1|auto_generated|result_int[5]~11 ))) # (!\dP|add|Add1|auto_generated|_~3_combout  & 
// (\dP|r_result|parallel_out [5] & !\dP|add|Add1|auto_generated|result_int[5]~11 )))

	.dataa(\dP|add|Add1|auto_generated|_~3_combout ),
	.datab(\dP|r_result|parallel_out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dP|add|Add1|auto_generated|result_int[5]~11 ),
	.combout(\dP|add|Add1|auto_generated|result_int[6]~12_combout ),
	.cout(\dP|add|Add1|auto_generated|result_int[6]~13 ));
// synopsys translate_off
defparam \dP|add|Add1|auto_generated|result_int[6]~12 .lut_mask = 16'h698E;
defparam \dP|add|Add1|auto_generated|result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y5_N21
dffeas \dP|r_result|parallel_out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dP|add|Add1|auto_generated|result_int[6]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\control|ps.Begin~q ),
	.sload(gnd),
	.ena(\dP|r_result|parallel_out[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dP|r_result|parallel_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dP|r_result|parallel_out[5] .is_wysiwyg = "true";
defparam \dP|r_result|parallel_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N22
cycloneive_lcell_comb \dP|add|Add1|auto_generated|result_int[7]~14 (
// Equation(s):
// \dP|add|Add1|auto_generated|result_int[7]~14_combout  = (\dP|r_result|parallel_out [6] & ((\dP|add|Add1|auto_generated|_~2_combout  & (\dP|add|Add1|auto_generated|result_int[6]~13  & VCC)) # (!\dP|add|Add1|auto_generated|_~2_combout  & 
// (!\dP|add|Add1|auto_generated|result_int[6]~13 )))) # (!\dP|r_result|parallel_out [6] & ((\dP|add|Add1|auto_generated|_~2_combout  & (!\dP|add|Add1|auto_generated|result_int[6]~13 )) # (!\dP|add|Add1|auto_generated|_~2_combout  & 
// ((\dP|add|Add1|auto_generated|result_int[6]~13 ) # (GND)))))
// \dP|add|Add1|auto_generated|result_int[7]~15  = CARRY((\dP|r_result|parallel_out [6] & (!\dP|add|Add1|auto_generated|_~2_combout  & !\dP|add|Add1|auto_generated|result_int[6]~13 )) # (!\dP|r_result|parallel_out [6] & 
// ((!\dP|add|Add1|auto_generated|result_int[6]~13 ) # (!\dP|add|Add1|auto_generated|_~2_combout ))))

	.dataa(\dP|r_result|parallel_out [6]),
	.datab(\dP|add|Add1|auto_generated|_~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dP|add|Add1|auto_generated|result_int[6]~13 ),
	.combout(\dP|add|Add1|auto_generated|result_int[7]~14_combout ),
	.cout(\dP|add|Add1|auto_generated|result_int[7]~15 ));
// synopsys translate_off
defparam \dP|add|Add1|auto_generated|result_int[7]~14 .lut_mask = 16'h9617;
defparam \dP|add|Add1|auto_generated|result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y5_N23
dffeas \dP|r_result|parallel_out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dP|add|Add1|auto_generated|result_int[7]~14_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\control|ps.Begin~q ),
	.sload(gnd),
	.ena(\dP|r_result|parallel_out[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dP|r_result|parallel_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dP|r_result|parallel_out[6] .is_wysiwyg = "true";
defparam \dP|r_result|parallel_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N24
cycloneive_lcell_comb \dP|add|Add1|auto_generated|result_int[8]~16 (
// Equation(s):
// \dP|add|Add1|auto_generated|result_int[8]~16_combout  = ((\dP|r_result|parallel_out [7] $ (\dP|add|Add1|auto_generated|_~1_combout  $ (!\dP|add|Add1|auto_generated|result_int[7]~15 )))) # (GND)
// \dP|add|Add1|auto_generated|result_int[8]~17  = CARRY((\dP|r_result|parallel_out [7] & ((\dP|add|Add1|auto_generated|_~1_combout ) # (!\dP|add|Add1|auto_generated|result_int[7]~15 ))) # (!\dP|r_result|parallel_out [7] & 
// (\dP|add|Add1|auto_generated|_~1_combout  & !\dP|add|Add1|auto_generated|result_int[7]~15 )))

	.dataa(\dP|r_result|parallel_out [7]),
	.datab(\dP|add|Add1|auto_generated|_~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dP|add|Add1|auto_generated|result_int[7]~15 ),
	.combout(\dP|add|Add1|auto_generated|result_int[8]~16_combout ),
	.cout(\dP|add|Add1|auto_generated|result_int[8]~17 ));
// synopsys translate_off
defparam \dP|add|Add1|auto_generated|result_int[8]~16 .lut_mask = 16'h698E;
defparam \dP|add|Add1|auto_generated|result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y5_N25
dffeas \dP|r_result|parallel_out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dP|add|Add1|auto_generated|result_int[8]~16_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\control|ps.Begin~q ),
	.sload(gnd),
	.ena(\dP|r_result|parallel_out[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dP|r_result|parallel_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dP|r_result|parallel_out[7] .is_wysiwyg = "true";
defparam \dP|r_result|parallel_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N26
cycloneive_lcell_comb \dP|add|Add1|auto_generated|result_int[9]~18 (
// Equation(s):
// \dP|add|Add1|auto_generated|result_int[9]~18_combout  = (\dP|r_result|parallel_out [8] & ((\dP|add|Add1|auto_generated|_~0_combout  & (\dP|add|Add1|auto_generated|result_int[8]~17  & VCC)) # (!\dP|add|Add1|auto_generated|_~0_combout  & 
// (!\dP|add|Add1|auto_generated|result_int[8]~17 )))) # (!\dP|r_result|parallel_out [8] & ((\dP|add|Add1|auto_generated|_~0_combout  & (!\dP|add|Add1|auto_generated|result_int[8]~17 )) # (!\dP|add|Add1|auto_generated|_~0_combout  & 
// ((\dP|add|Add1|auto_generated|result_int[8]~17 ) # (GND)))))
// \dP|add|Add1|auto_generated|result_int[9]~19  = CARRY((\dP|r_result|parallel_out [8] & (!\dP|add|Add1|auto_generated|_~0_combout  & !\dP|add|Add1|auto_generated|result_int[8]~17 )) # (!\dP|r_result|parallel_out [8] & 
// ((!\dP|add|Add1|auto_generated|result_int[8]~17 ) # (!\dP|add|Add1|auto_generated|_~0_combout ))))

	.dataa(\dP|r_result|parallel_out [8]),
	.datab(\dP|add|Add1|auto_generated|_~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dP|add|Add1|auto_generated|result_int[8]~17 ),
	.combout(\dP|add|Add1|auto_generated|result_int[9]~18_combout ),
	.cout(\dP|add|Add1|auto_generated|result_int[9]~19 ));
// synopsys translate_off
defparam \dP|add|Add1|auto_generated|result_int[9]~18 .lut_mask = 16'h9617;
defparam \dP|add|Add1|auto_generated|result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N20
cycloneive_lcell_comb \dP|r_result|parallel_out[8]~feeder (
// Equation(s):
// \dP|r_result|parallel_out[8]~feeder_combout  = \dP|add|Add1|auto_generated|result_int[9]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dP|add|Add1|auto_generated|result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\dP|r_result|parallel_out[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dP|r_result|parallel_out[8]~feeder .lut_mask = 16'hFF00;
defparam \dP|r_result|parallel_out[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N21
dffeas \dP|r_result|parallel_out[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dP|r_result|parallel_out[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|ps.Begin~q ),
	.ena(\dP|r_result|parallel_out[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dP|r_result|parallel_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dP|r_result|parallel_out[8] .is_wysiwyg = "true";
defparam \dP|r_result|parallel_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N16
cycloneive_lcell_comb \dP|add|Add1|auto_generated|_~9 (
// Equation(s):
// \dP|add|Add1|auto_generated|_~9_combout  = \dP|r_temp|parallel_out [9] $ (\control|s_signop~combout )

	.dataa(gnd),
	.datab(\dP|r_temp|parallel_out [9]),
	.datac(gnd),
	.datad(\control|s_signop~combout ),
	.cin(gnd),
	.combout(\dP|add|Add1|auto_generated|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \dP|add|Add1|auto_generated|_~9 .lut_mask = 16'h33CC;
defparam \dP|add|Add1|auto_generated|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N28
cycloneive_lcell_comb \dP|add|Add1|auto_generated|result_int[10]~20 (
// Equation(s):
// \dP|add|Add1|auto_generated|result_int[10]~20_combout  = \dP|r_result|parallel_out [9] $ (\dP|add|Add1|auto_generated|result_int[9]~19  $ (!\dP|add|Add1|auto_generated|_~9_combout ))

	.dataa(gnd),
	.datab(\dP|r_result|parallel_out [9]),
	.datac(gnd),
	.datad(\dP|add|Add1|auto_generated|_~9_combout ),
	.cin(\dP|add|Add1|auto_generated|result_int[9]~19 ),
	.combout(\dP|add|Add1|auto_generated|result_int[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \dP|add|Add1|auto_generated|result_int[10]~20 .lut_mask = 16'h3CC3;
defparam \dP|add|Add1|auto_generated|result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y5_N29
dffeas \dP|r_result|parallel_out[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dP|add|Add1|auto_generated|result_int[10]~20_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\control|ps.Begin~q ),
	.sload(gnd),
	.ena(\dP|r_result|parallel_out[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dP|r_result|parallel_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dP|r_result|parallel_out[9] .is_wysiwyg = "true";
defparam \dP|r_result|parallel_out[9] .power_up = "low";
// synopsys translate_on

assign done = \done~output_o ;

assign intpart[0] = \intpart[0]~output_o ;

assign intpart[1] = \intpart[1]~output_o ;

assign fracpart[0] = \fracpart[0]~output_o ;

assign fracpart[1] = \fracpart[1]~output_o ;

assign fracpart[2] = \fracpart[2]~output_o ;

assign fracpart[3] = \fracpart[3]~output_o ;

assign fracpart[4] = \fracpart[4]~output_o ;

assign fracpart[5] = \fracpart[5]~output_o ;

assign fracpart[6] = \fracpart[6]~output_o ;

assign fracpart[7] = \fracpart[7]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
