;redcode
;assert 1
	SPL 0, <-22
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 106
	SUB @127, 106
	SUB @121, 106
	SUB 0, 310
	SUB @121, 106
	SUB #72, <400
	SUB @21, 6
	SUB @21, 6
	SPL 0, <-22
	MOV -7, <-440
	SPL 0, <-22
	SUB #-0, 0
	SLT 721, 60
	ADD 270, 1
	SUB 527, 100
	MOV 527, 100
	MOV -7, <-440
	MOV -7, <-440
	MOV -7, <-440
	SUB -7, <-440
	ADD @130, 9
	SUB #72, @206
	ADD @130, 9
	SUB 527, 100
	SUB #-0, 0
	SUB #-0, 0
	SUB 0, 310
	SUB #-0, 0
	SUB #-0, 0
	SPL 0, <-22
	SUB @121, 106
	ADD @130, 9
	ADD @130, 9
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	SUB 0, 310
	ADD 210, 60
	ADD @130, 9
	CMP -7, <-420
	MOV -7, <-20
	MOV -7, <-20
	ADD 210, 60
	ADD 210, 60
	SPL 0, <-22
	CMP -7, <-420
