circuit MixedVecIOTester :
  module MixedVecIOPassthroughModule :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { 7 : UInt<2>, 6 : UInt<2>, 5 : UInt<2>, 4 : UInt<2>, 3 : UInt<2>, 2 : UInt<2>, 1 : UInt<2>, 0 : UInt<2>}, out : { 7 : UInt<2>, 6 : UInt<2>, 5 : UInt<2>, 4 : UInt<2>, 3 : UInt<2>, 2 : UInt<2>, 1 : UInt<2>, 0 : UInt<2>}}

    io.out.0 <= io.in.0 @[MixedVec.scala 117:9]
    io.out.1 <= io.in.1 @[MixedVec.scala 117:9]
    io.out.2 <= io.in.2 @[MixedVec.scala 117:9]
    io.out.3 <= io.in.3 @[MixedVec.scala 117:9]
    io.out.4 <= io.in.4 @[MixedVec.scala 117:9]
    io.out.5 <= io.in.5 @[MixedVec.scala 117:9]
    io.out.6 <= io.in.6 @[MixedVec.scala 117:9]
    io.out.7 <= io.in.7 @[MixedVec.scala 117:9]

  module MixedVecIOTester :
    input clock : Clock
    input reset : UInt<1>
    output io : { }

    wire v : { 7 : UInt<2>, 6 : UInt<2>, 5 : UInt<2>, 4 : UInt<2>, 3 : UInt<2>, 2 : UInt<2>, 1 : UInt<2>, 0 : UInt<2>} @[MixedVec.scala 28:26]
    v.0 <= UInt<2>("h2") @[MixedVec.scala 31:9]
    v.1 <= UInt<2>("h2") @[MixedVec.scala 31:9]
    v.2 <= UInt<2>("h1") @[MixedVec.scala 31:9]
    v.3 <= UInt<2>("h0") @[MixedVec.scala 31:9]
    v.4 <= UInt<2>("h1") @[MixedVec.scala 31:9]
    v.5 <= UInt<2>("h3") @[MixedVec.scala 31:9]
    v.6 <= UInt<2>("h1") @[MixedVec.scala 31:9]
    v.7 <= UInt<2>("h2") @[MixedVec.scala 31:9]
    inst dut of MixedVecIOPassthroughModule @[MixedVecSpec.scala 48:19]
    dut.clock <= clock
    dut.reset <= reset
    dut.io.in.0 <= v.0 @[MixedVec.scala 117:9]
    dut.io.in.1 <= v.1 @[MixedVec.scala 117:9]
    dut.io.in.2 <= v.2 @[MixedVec.scala 117:9]
    dut.io.in.3 <= v.3 @[MixedVec.scala 117:9]
    dut.io.in.4 <= v.4 @[MixedVec.scala 117:9]
    dut.io.in.5 <= v.5 @[MixedVec.scala 117:9]
    dut.io.in.6 <= v.6 @[MixedVec.scala 117:9]
    dut.io.in.7 <= v.7 @[MixedVec.scala 117:9]
    node _T = eq(dut.io.out.0, UInt<2>("h2")) @[MixedVecSpec.scala 51:21]
    node _T_1 = bits(reset, 0, 0) @[MixedVecSpec.scala 51:11]
    node _T_2 = eq(_T_1, UInt<1>("h0")) @[MixedVecSpec.scala 51:11]
    when _T_2 : @[MixedVecSpec.scala 51:11]
      assert(clock, _T, UInt<1>("h1"), "") : assert @[MixedVecSpec.scala 51:11]
      node _T_3 = eq(_T, UInt<1>("h0")) @[MixedVecSpec.scala 51:11]
      when _T_3 : @[MixedVecSpec.scala 51:11]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at MixedVecSpec.scala:51 assert(a.asUInt === b.asUInt)\n") : printf @[MixedVecSpec.scala 51:11]
    node _T_4 = eq(dut.io.out.1, UInt<2>("h2")) @[MixedVecSpec.scala 51:21]
    node _T_5 = bits(reset, 0, 0) @[MixedVecSpec.scala 51:11]
    node _T_6 = eq(_T_5, UInt<1>("h0")) @[MixedVecSpec.scala 51:11]
    when _T_6 : @[MixedVecSpec.scala 51:11]
      assert(clock, _T_4, UInt<1>("h1"), "") : assert_1 @[MixedVecSpec.scala 51:11]
      node _T_7 = eq(_T_4, UInt<1>("h0")) @[MixedVecSpec.scala 51:11]
      when _T_7 : @[MixedVecSpec.scala 51:11]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at MixedVecSpec.scala:51 assert(a.asUInt === b.asUInt)\n") : printf_1 @[MixedVecSpec.scala 51:11]
    node _T_8 = eq(dut.io.out.2, UInt<2>("h1")) @[MixedVecSpec.scala 51:21]
    node _T_9 = bits(reset, 0, 0) @[MixedVecSpec.scala 51:11]
    node _T_10 = eq(_T_9, UInt<1>("h0")) @[MixedVecSpec.scala 51:11]
    when _T_10 : @[MixedVecSpec.scala 51:11]
      assert(clock, _T_8, UInt<1>("h1"), "") : assert_2 @[MixedVecSpec.scala 51:11]
      node _T_11 = eq(_T_8, UInt<1>("h0")) @[MixedVecSpec.scala 51:11]
      when _T_11 : @[MixedVecSpec.scala 51:11]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at MixedVecSpec.scala:51 assert(a.asUInt === b.asUInt)\n") : printf_2 @[MixedVecSpec.scala 51:11]
    node _T_12 = eq(dut.io.out.3, UInt<2>("h0")) @[MixedVecSpec.scala 51:21]
    node _T_13 = bits(reset, 0, 0) @[MixedVecSpec.scala 51:11]
    node _T_14 = eq(_T_13, UInt<1>("h0")) @[MixedVecSpec.scala 51:11]
    when _T_14 : @[MixedVecSpec.scala 51:11]
      assert(clock, _T_12, UInt<1>("h1"), "") : assert_3 @[MixedVecSpec.scala 51:11]
      node _T_15 = eq(_T_12, UInt<1>("h0")) @[MixedVecSpec.scala 51:11]
      when _T_15 : @[MixedVecSpec.scala 51:11]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at MixedVecSpec.scala:51 assert(a.asUInt === b.asUInt)\n") : printf_3 @[MixedVecSpec.scala 51:11]
    node _T_16 = eq(dut.io.out.4, UInt<2>("h1")) @[MixedVecSpec.scala 51:21]
    node _T_17 = bits(reset, 0, 0) @[MixedVecSpec.scala 51:11]
    node _T_18 = eq(_T_17, UInt<1>("h0")) @[MixedVecSpec.scala 51:11]
    when _T_18 : @[MixedVecSpec.scala 51:11]
      assert(clock, _T_16, UInt<1>("h1"), "") : assert_4 @[MixedVecSpec.scala 51:11]
      node _T_19 = eq(_T_16, UInt<1>("h0")) @[MixedVecSpec.scala 51:11]
      when _T_19 : @[MixedVecSpec.scala 51:11]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at MixedVecSpec.scala:51 assert(a.asUInt === b.asUInt)\n") : printf_4 @[MixedVecSpec.scala 51:11]
    node _T_20 = eq(dut.io.out.5, UInt<2>("h3")) @[MixedVecSpec.scala 51:21]
    node _T_21 = bits(reset, 0, 0) @[MixedVecSpec.scala 51:11]
    node _T_22 = eq(_T_21, UInt<1>("h0")) @[MixedVecSpec.scala 51:11]
    when _T_22 : @[MixedVecSpec.scala 51:11]
      assert(clock, _T_20, UInt<1>("h1"), "") : assert_5 @[MixedVecSpec.scala 51:11]
      node _T_23 = eq(_T_20, UInt<1>("h0")) @[MixedVecSpec.scala 51:11]
      when _T_23 : @[MixedVecSpec.scala 51:11]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at MixedVecSpec.scala:51 assert(a.asUInt === b.asUInt)\n") : printf_5 @[MixedVecSpec.scala 51:11]
    node _T_24 = eq(dut.io.out.6, UInt<2>("h1")) @[MixedVecSpec.scala 51:21]
    node _T_25 = bits(reset, 0, 0) @[MixedVecSpec.scala 51:11]
    node _T_26 = eq(_T_25, UInt<1>("h0")) @[MixedVecSpec.scala 51:11]
    when _T_26 : @[MixedVecSpec.scala 51:11]
      assert(clock, _T_24, UInt<1>("h1"), "") : assert_6 @[MixedVecSpec.scala 51:11]
      node _T_27 = eq(_T_24, UInt<1>("h0")) @[MixedVecSpec.scala 51:11]
      when _T_27 : @[MixedVecSpec.scala 51:11]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at MixedVecSpec.scala:51 assert(a.asUInt === b.asUInt)\n") : printf_6 @[MixedVecSpec.scala 51:11]
    node _T_28 = eq(dut.io.out.7, UInt<2>("h2")) @[MixedVecSpec.scala 51:21]
    node _T_29 = bits(reset, 0, 0) @[MixedVecSpec.scala 51:11]
    node _T_30 = eq(_T_29, UInt<1>("h0")) @[MixedVecSpec.scala 51:11]
    when _T_30 : @[MixedVecSpec.scala 51:11]
      assert(clock, _T_28, UInt<1>("h1"), "") : assert_7 @[MixedVecSpec.scala 51:11]
      node _T_31 = eq(_T_28, UInt<1>("h0")) @[MixedVecSpec.scala 51:11]
      when _T_31 : @[MixedVecSpec.scala 51:11]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at MixedVecSpec.scala:51 assert(a.asUInt === b.asUInt)\n") : printf_7 @[MixedVecSpec.scala 51:11]
    node _T_32 = bits(reset, 0, 0) @[MixedVecSpec.scala 53:7]
    node _T_33 = eq(_T_32, UInt<1>("h0")) @[MixedVecSpec.scala 53:7]
    when _T_33 : @[MixedVecSpec.scala 53:7]
      stop(clock, UInt<1>("h1"), 0) : stop @[MixedVecSpec.scala 53:7]
