{"vcs1":{"timestamp_begin":1681082704.039532738, "rt":1.09, "ut":0.23, "st":0.13}}
{"vcselab":{"timestamp_begin":1681082705.171267079, "rt":0.91, "ut":0.22, "st":0.09}}
{"link":{"timestamp_begin":1681082706.109478970, "rt":0.33, "ut":0.07, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681082703.687821128}
{"VCS_COMP_START_TIME": 1681082703.687821128}
{"VCS_COMP_END_TIME": 1681082707.018279548}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top aes_tb -debug_access+all aescipher.v aes_tb.v KeyGeneration.v mixcolumn.v rounds.v sbox.v shiftrow.v subbytes.v"}
{"vcs1": {"peak_mem": 341768}}
{"stitch_vcselab": {"peak_mem": 239072}}
