# exercises2

![Exercise Prompt](EXERCISE2.png)

### Solution:

- RTL design :

![RTL_Desisgn.png](RTL_Design.png)

GIáº£i thÃ­ch sÆ¡ Ä‘á»“ RTL: 

- Ä‘áº§u tiÃªn: sáº½ gÃ¡n S default = a[1,0]â†’ náº¿u qua bá»™ mux thá»© nháº¥t, tÃ­n hiá»‡u S ( condition) lÃ  tÃ­n hiá»‡u a[0], nÃ³i cÃ¡ch khÃ¡c thÃ¬ cÃ¡c condition cá»§a 4 bá»™ mux Ä‘áº¥y lÃ  láº§n lÆ°á»£t cÃ¡c Ä‘Æ°á»ng dÃ¢y tÃ­n hiá»‡u a[0],a[1],a[2],a[3]. vÃ  máº¡ch sáº½ cháº¡y theo Ä‘iá»u kiá»‡n Ä‘áº¿n khi cÃ³ káº¿t quáº£ cuá»‘i cÃ¹ng
- cÃ¡c tÃ­n hiá»‡u Ä‘i vÃ o bá»™ mux vÃ­ dá»¥ á»Ÿ bá»™ mux thá»© 2, cÃ³ ná»‘i Ã¢m vÃ  dÆ°Æ¡ng, á»Ÿ Ä‘Ã¢y nÃªn hiá»ƒu lÃ  trÆ°á»ng há»£p 0,1 9 Ä‘Ã£ ghi cá»¥ thá»ƒ trong RTL

Lá»i giáº£i: 

âœ… **Cáº¥u trÃºc máº¡ch tá»‘i Æ°u**

âž¤ y[1] = a[1] + a[0]

âž¤ y[0] = a[0] + (a[2] Â· has_input)

á»ž Ä‘Ã¢y, has_input = a[0] + a[1] + a[2] + a[3].

â— LÆ°u Ã½:

- Khi a[0] = 1 â†’ Æ°u tiÃªn cao nháº¥t, nÃªn cÃ¡c OR phÃ­a sau khÃ´ng cáº§n kiá»ƒm tra.
- Vá»›i a = 0000 â†’ y = a[1:0] = 00 â†’ tá»± nhiÃªn.

â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

âœ… **SÆ¡ Ä‘á»“ máº¡ch cuá»‘i cÃ¹ng (ráº¥t tá»‘i giáº£n)**

- has_input = a[0] + a[1] + a[2] + a[3]
- y[1] = a[1] + a[0]
- y[0] = a[0] + (a[2] Â· has_input)

Tá»•ng sá»‘ cá»•ng:

- OR 4-input â†’ 1 cá»•ng (has_input)
- OR 2-input â†’ 2 cá»•ng (cho y[1], y[0])
- AND 2-input â†’ 1 cá»•ng (a[2] Â· has_input)

==> Chá»‰ cáº§n **4 cá»•ng logic** (Ã­t hÆ¡n phÆ°Æ¡ng Ã¡n encoder + MUX ban Ä‘áº§u). ðŸŽ¯

- Design

```verilog

module exercise2(input [3:0] a,
 output reg [1:0] y);
 always @(*)
     if (a[0])y = 2'b11;
     else if(a[1]) y = 2'b10;
     else if(a[2]) y =2'b01;
     else if(a[3]) y =2'b00;
     else y = a[1:0];
 endmodule
```

- testbench

```verilog
`timescale 1ns / 1ps

module tb_exercise2();

    reg [3:0] a;
    wire [1:0] y;

    exercise2 uut(
        .a(a), 
        .y(y)
    );
    
    initial begin
        a = 4'b0000; #10;   
        a = 4'b0001; #10;   
        a = 4'b0010; #10;   
        a = 4'b0100; #10;   
        a = 4'b1000; #10;   
        a = 4'b1100; #10;   
        a = 4'b0000; #10;   
        $finish;
    end

endmodule

```

- waveform

![WaveForm.png](WaveForm.png)