*design* DebussyLib (btIdent Verdi_X-2025.06-1)
Command arguments:
    +define+verilog
    -f ../common/run.f
        -assert
        svaext
        +v2k
        -2012
        +libext+.v+.V+.vlib+.vc
        -sverilog
        +systemverilog+.sv
        +systemverilogext+.v
        -debug_acc+dmptf+all
*Warning* Unknown argument -debug_acc+dmptf+all

        -debug_region+cell+encrypt
*Warning* Unknown argument -debug_region+cell+encrypt

        -debug_access+all
*Warning* Unknown argument -debug_access+all

        +bus_conflict_off
        +notimingcheck
        +nospecify
        -top
        test_gpu_axi_top
        -f ../common/file_list.f
            ../common/host_inter.sv
            ../common/test_gpu_axi_top.sv
            ../common/gen_rst.v
            ../common/gen_clk.v
            ../common/axi_ram.sv
            ./tc.v
        +incdir+../../../src/define/
        -f ../../../src/model_list
            ../../../src/gen_fpga_verilog/SRAMTemplate_5.sv
            ../../../src/gen_fpga_verilog/Directory_test.sv
            ../../../src/gen_fpga_verilog/Arbiter6_WriteScalarCtrl.sv
            ../../../src/gen_fpga_verilog/data_32x1152.sv
            ../../../src/gen_fpga_verilog/FPToInt_s1.sv
            ../../../src/gen_fpga_verilog/Queue1_MSHRmissRspOut.sv
            ../../../src/gen_fpga_verilog/TCDotProduct_1.sv
            ../../../src/gen_fpga_verilog/Queue1_WriteScalarCtrl.sv
            ../../../src/gen_fpga_verilog/CLZ.sv
            ../../../src/gen_fpga_verilog/Arbiter2_ArbiterIO.sv
            ../../../src/gen_fpga_verilog/Queue1_ArbiterIO.sv
            ../../../src/gen_fpga_verilog/SharedMemory.sv
            ../../../src/gen_fpga_verilog/L1TagAccess_ICache.sv
            ../../../src/gen_fpga_verilog/RoundingUnit.sv
            ../../../src/gen_fpga_verilog/SRAMTemplate.sv
            ../../../src/gen_fpga_verilog/RoundingUnit_64.sv
            ../../../src/gen_fpga_verilog/FloatDivSqrt.sv
            ../../../src/gen_fpga_verilog/cu_interface.sv
            ../../../src/gen_fpga_verilog/collectorUnit.sv
            ../../../src/gen_fpga_verilog/wgram1_8x75.sv
            ../../../src/gen_fpga_verilog/TCMulPipe.sv
            ../../../src/gen_fpga_verilog/CLZ_44.sv
            ../../../src/gen_fpga_verilog/Arbiter2_BranchCtrl.sv
            ../../../src/gen_fpga_verilog/allocator.sv
            ../../../src/gen_fpga_verilog/SM_wrapper.sv
            ../../../src/gen_fpga_verilog/branch_join.sv
            ../../../src/gen_fpga_verilog/ram_4x266.sv
            ../../../src/gen_fpga_verilog/wf_gather_ram.sv
            ../../../src/gen_fpga_verilog/FMA_1.sv
            ../../../src/gen_fpga_verilog/LZA_24.sv
            ../../../src/gen_fpga_verilog/instDemux.sv
            ../../../src/gen_fpga_verilog/OnTheFlyConv.sv
            ../../../src/gen_fpga_verilog/ram_2x1269.sv
            ../../../src/gen_fpga_verilog/Queue8_WshrMemReq.sv
            ../../../src/gen_fpga_verilog/TensorCoreFP32.sv
            ../../../src/gen_fpga_verilog/Queue1_DirectoryResult_lite_victim.sv
            ../../../src/gen_fpga_verilog/Queue1_FPUInput.sv
            ../../../src/gen_fpga_verilog/SM2clusterArbiter.sv
            ../../../src/gen_fpga_verilog/Queue1_Bool.sv
            ../../../src/gen_fpga_verilog/Queue1_5_Anon_1.sv
            ../../../src/gen_fpga_verilog/array_2.sv
            ../../../src/gen_fpga_verilog/getEntryStatusReq.sv
            ../../../src/gen_fpga_verilog/RRArbiter.sv
            ../../../src/gen_fpga_verilog/MSHR_1.sv
            ../../../src/gen_fpga_verilog/sort3.sv
            ../../../src/gen_fpga_verilog/SRAMTemplate_2.sv
            ../../../src/gen_fpga_verilog/prev.sv
            ../../../src/gen_fpga_verilog/Queue1_MSHRpipe1Reg.sv
            ../../../src/gen_fpga_verilog/resource_table_ram_1.sv
            ../../../src/gen_fpga_verilog/genControl.sv
            ../../../src/gen_fpga_verilog/Queue8_FullRequest.sv
            ../../../src/gen_fpga_verilog/ram_2x1040.sv
            ../../../src/gen_fpga_verilog/Arbiter2_L1CacheMemReq.sv
            ../../../src/gen_fpga_verilog/ShiftRightJam.sv
            ../../../src/gen_fpga_verilog/RRArbiter_9.sv
            ../../../src/gen_fpga_verilog/array.sv
            ../../../src/gen_fpga_verilog/FMA.sv
            ../../../src/gen_fpga_verilog/resource_table_top.sv
            ../../../src/gen_fpga_verilog/Queue1_vExeData.sv
            ../../../src/gen_fpga_verilog/getDataAccessBankEn.sv
            ../../../src/gen_fpga_verilog/IntToFP_prenorm.sv
            ../../../src/gen_fpga_verilog/Queue8_ShareMemCoreRsp.sv
            ../../../src/gen_fpga_verilog/Queue1_BranchCtrl.sv
            ../../../src/gen_fpga_verilog/Queue1_MulToAddIO.sv
            ../../../src/gen_fpga_verilog/FMULPipe.sv
            ../../../src/gen_fpga_verilog/resource_table_handler.sv
            ../../../src/gen_fpga_verilog/tagChecker.sv
            ../../../src/gen_fpga_verilog/Queue8_Vec8_Bool.sv
            ../../../src/gen_fpga_verilog/tag_4x127.sv
            ../../../src/gen_fpga_verilog/LSU2WB.sv
            ../../../src/gen_fpga_verilog/Queue2_io_rt2dealloc.sv
            ../../../src/gen_fpga_verilog/warp_scheduler.sv
            ../../../src/gen_fpga_verilog/wf_gather_cnt.sv
            ../../../src/gen_fpga_verilog/Scoreboard.sv
            ../../../src/gen_fpga_verilog/L1TagAccess.sv
            ../../../src/gen_fpga_verilog/Queue8_DCacheCoreRsp.sv
            ../../../src/gen_fpga_verilog/l2Distribute.sv
            ../../../src/gen_fpga_verilog/extern_modules.sv
            ../../../src/gen_fpga_verilog/SinkD.sv
            ../../../src/gen_fpga_verilog/ImmGen.sv
            ../../../src/gen_fpga_verilog/vTCexe.sv
            ../../../src/gen_fpga_verilog/Writeback.sv
            ../../../src/gen_fpga_verilog/MSHR_2.sv
            ../../../src/gen_fpga_verilog/DataCrossbar.sv
            ../../../src/gen_fpga_verilog/FPToInt.sv
            ../../../src/gen_fpga_verilog/array_3.sv
            ../../../src/gen_fpga_verilog/RRArbiter_1.sv
            ../../../src/gen_fpga_verilog/Arbiter3_SRAMBundleA.sv
            ../../../src/gen_fpga_verilog/Queue1_ArbiterIO_2.sv
            ../../../src/gen_fpga_verilog/FPToInt_3.sv
            ../../../src/gen_fpga_verilog/ram_2x249.sv
            ../../../src/gen_fpga_verilog/Queue1_5_Anon.sv
            ../../../src/gen_fpga_verilog/FCMA_ADD_s2_8.sv
            ../../../src/gen_fpga_verilog/ShiftBoard.sv
            ../../../src/gen_fpga_verilog/AXI4Lite2CTA.sv
            ../../../src/gen_fpga_verilog/FMUL_s2.sv
            ../../../src/gen_fpga_verilog/GPU.sv
            ../../../src/gen_fpga_verilog/addr1.sv
            ../../../src/gen_fpga_verilog/Arbiter2_FPUOutput_1.sv
            ../../../src/gen_fpga_verilog/FPMV.sv
            ../../../src/gen_fpga_verilog/ram_2x454.sv
            ../../../src/gen_fpga_verilog/Queue1_WriteVecCtrl2.sv
            ../../../src/gen_fpga_verilog/CLZ_3.sv
            ../../../src/gen_fpga_verilog/Scheduler.sv
            ../../../src/gen_fpga_verilog/Queue1_Vec32_UInt32.sv
            ../../../src/gen_fpga_verilog/ram_8x1202.sv
            ../../../src/gen_fpga_verilog/FCMA_ADD_s1.sv
            ../../../src/gen_fpga_verilog/InstructionCache.sv
            ../../../src/gen_fpga_verilog/branch_join_stack.sv
            ../../../src/gen_fpga_verilog/regs_0.sv
            ../../../src/gen_fpga_verilog/LSUexe.sv
            ../../../src/gen_fpga_verilog/FPUexe.sv
            ../../../src/gen_fpga_verilog/ScalarALU.sv
            ../../../src/gen_fpga_verilog/array_6.sv
            ../../../src/gen_fpga_verilog/Queue1_DCacheControl.sv
            ../../../src/gen_fpga_verilog/Queue2_Vec2_CtrlSigs.sv
            ../../../src/gen_fpga_verilog/addr2.sv
            ../../../src/gen_fpga_verilog/pipe.sv
            ../../../src/gen_fpga_verilog/TCMulPipe_1.sv
            ../../../src/gen_fpga_verilog/Queue1_DCacheCoreReq.sv
            ../../../src/gen_fpga_verilog/prev_0.sv
            ../../../src/gen_fpga_verilog/FloatRegFileBank.sv
            ../../../src/gen_fpga_verilog/Queue1_tagCheckerResult.sv
            ../../../src/gen_fpga_verilog/C53.sv
            ../../../src/gen_fpga_verilog/Arbiter2_UInt32.sv
            ../../../src/gen_fpga_verilog/Arbiter1_TLBundleA_lite.sv
            ../../../src/gen_fpga_verilog/SrtTable.sv
            ../../../src/gen_fpga_verilog/Arbiter1_TLBundleD_lite_plus.sv
            ../../../src/gen_fpga_verilog/Queue1_io_alloc2cuinterface.sv
            ../../../src/gen_fpga_verilog/Queue1_TCDotProductOutput_1.sv
            ../../../src/gen_fpga_verilog/FADDPipe_1.sv
            ../../../src/gen_fpga_verilog/ArrayMulDataModule.sv
            ../../../src/gen_fpga_verilog/C32.sv
            ../../../src/gen_fpga_verilog/Queue1_FPUOutput_2.sv
            ../../../src/gen_fpga_verilog/FCMA_ADD_s2.sv
            ../../../src/gen_fpga_verilog/SourceD.sv
            ../../../src/gen_fpga_verilog/Arbiter3_SRAMBundleAW.sv
            ../../../src/gen_fpga_verilog/ReplacementUnit.sv
            ../../../src/gen_fpga_verilog/rtcache_writer_1.sv
            ../../../src/gen_fpga_verilog/resource_table_ram.sv
            ../../../src/gen_fpga_verilog/SourceA.sv
            ../../../src/gen_fpga_verilog/MSHRv2.sv
            ../../../src/gen_fpga_verilog/crossBar.sv
            ../../../src/gen_fpga_verilog/TCAddPipe.sv
            ../../../src/gen_fpga_verilog/ram_2x6.sv
            ../../../src/gen_fpga_verilog/minIdxTree.sv
            ../../../src/gen_fpga_verilog/getEntryStatusReq_1.sv
            ../../../src/gen_fpga_verilog/CTAinterface.sv
            ../../../src/gen_fpga_verilog/DecoupledIO_1_to_3.sv
            ../../../src/gen_fpga_verilog/GPGPU_axi_top.sv
            ../../../src/gen_fpga_verilog/data_32x1175.sv
            ../../../src/gen_fpga_verilog/CSRFile.sv
            ../../../src/gen_fpga_verilog/FMULPipe_1.sv
            ../../../src/gen_fpga_verilog/next.sv
            ../../../src/gen_fpga_verilog/array_5.sv
            ../../../src/gen_fpga_verilog/ALUexe.sv
            ../../../src/gen_fpga_verilog/Queue1_vExeData_1.sv
            ../../../src/gen_fpga_verilog/pipe_Anon.sv
            ../../../src/gen_fpga_verilog/operandArbiter.sv
            ../../../src/gen_fpga_verilog/getEntryStatusRsp.sv
            ../../../src/gen_fpga_verilog/DCacheWSHR.sv
            ../../../src/gen_fpga_verilog/Queue16_warpRspData.sv
            ../../../src/gen_fpga_verilog/Arbiter5_FPUOutput_1.sv
            ../../../src/gen_fpga_verilog/MSHR.sv
            ../../../src/gen_fpga_verilog/IntToFP_1.sv
            ../../../src/gen_fpga_verilog/Branch_back.sv
            ../../../src/gen_fpga_verilog/FPToInt_1.sv
            ../../../src/gen_fpga_verilog/PCcontrol.sv
            ../../../src/gen_fpga_verilog/FCMP.sv
            ../../../src/gen_fpga_verilog/CSA3_2.sv
            ../../../src/gen_fpga_verilog/FracDivSqrt.sv
            ../../../src/gen_fpga_verilog/Queue1_FPUOutput.sv
            ../../../src/gen_fpga_verilog/FarPath.sv
            ../../../src/gen_fpga_verilog/VectorFPU.sv
            ../../../src/gen_fpga_verilog/TCAddPipe_1.sv
            ../../../src/gen_fpga_verilog/TCDotProduct.sv
            ../../../src/gen_fpga_verilog/FMUL_s3.sv
            ../../../src/gen_fpga_verilog/FADDPipe.sv
            ../../../src/gen_fpga_verilog/NaiveMultiplier.sv
            ../../../src/gen_fpga_verilog/ArrayMultiplier.sv
            ../../../src/gen_fpga_verilog/SRAMTemplate_46.sv
            ../../../src/gen_fpga_verilog/BankedStore.sv
            ../../../src/gen_fpga_verilog/RoundingUnit_6.sv
            ../../../src/gen_fpga_verilog/ShiftRightJam_16.sv
            ../../../src/gen_fpga_verilog/Queue1_DCacheCoreRsp_d.sv
            ../../../src/gen_fpga_verilog/IntDivMod.sv
            ../../../src/gen_fpga_verilog/NearPath_16.sv
            ../../../src/gen_fpga_verilog/GPGPU_axi_adapter_top.sv
            ../../../src/gen_fpga_verilog/next_0.sv
            ../../../src/gen_fpga_verilog/next_32x5.sv
            ../../../src/gen_fpga_verilog/NearPath.sv
            ../../../src/gen_fpga_verilog/TCAddPipe_4.sv
            ../../../src/gen_fpga_verilog/LZA.sv
            ../../../src/gen_fpga_verilog/SFUexe.sv
            ../../../src/gen_fpga_verilog/RRArbiter_11.sv
            ../../../src/gen_fpga_verilog/array_1.sv
            ../../../src/gen_fpga_verilog/FCMA_ADD_s1_8.sv
            ../../../src/gen_fpga_verilog/data_4x256.sv
            ../../../src/gen_fpga_verilog/AXI4Adapter.sv
            ../../../src/gen_fpga_verilog/Arbiter5_FPUOutput.sv
            ../../../src/gen_fpga_verilog/CLZ_1.sv
            ../../../src/gen_fpga_verilog/TininessRounder.sv
            ../../../src/gen_fpga_verilog/InstrBufferV2.sv
            ../../../src/gen_fpga_verilog/SRAMTemplate_44.sv
            ../../../src/gen_fpga_verilog/Queue1_TCDotProductOutput.sv
            ../../../src/gen_fpga_verilog/ram_8x1300.sv
            ../../../src/gen_fpga_verilog/FCMP_1.sv
            ../../../src/gen_fpga_verilog/C22.sv
            ../../../src/gen_fpga_verilog/L1Cache2L2Arbiter.sv
            ../../../src/gen_fpga_verilog/Queue1_BranchCtrl_1.sv
            ../../../src/gen_fpga_verilog/FPMV_1.sv
            ../../../src/gen_fpga_verilog/rtcache_writer.sv
            ../../../src/gen_fpga_verilog/Queue2_Vec2_Bool.sv
            ../../../src/gen_fpga_verilog/ShiftRightJam_1.sv
            ../../../src/gen_fpga_verilog/ScalarFPU.sv
            ../../../src/gen_fpga_verilog/array_4.sv
            ../../../src/gen_fpga_verilog/addr1_0.sv
            ../../../src/gen_fpga_verilog/SlowDown.sv
            ../../../src/gen_fpga_verilog/DualIssueIO.sv
            ../../../src/gen_fpga_verilog/Queue1_SRAMBundleA.sv
            ../../../src/gen_fpga_verilog/getEntryStatus.sv
            ../../../src/gen_fpga_verilog/Queue2_ICacheMemRsp.sv
            ../../../src/gen_fpga_verilog/genDataMapSameWord.sv
            ../../../src/gen_fpga_verilog/ram_2x2.sv
            ../../../src/gen_fpga_verilog/Queue1_WriteVecCtrl.sv
            ../../../src/gen_fpga_verilog/Issue.sv
            ../../../src/gen_fpga_verilog/ram_wid_16x2.sv
            ../../../src/gen_fpga_verilog/SRAMTemplate_3.sv
            ../../../src/gen_fpga_verilog/Arbiter2_SRAMBundleAW.sv
            ../../../src/gen_fpga_verilog/Queue2_TLBundleA_lite.sv
            ../../../src/gen_fpga_verilog/regs.sv
            ../../../src/gen_fpga_verilog/IntToFP_postnorm.sv
            ../../../src/gen_fpga_verilog/BankConflictArbiter.sv
            ../../../src/gen_fpga_verilog/FCMP_3.sv
            ../../../src/gen_fpga_verilog/SRAMTemplate_4.sv
            ../../../src/gen_fpga_verilog/Queue1_FPUInput_1.sv
            ../../../src/gen_fpga_verilog/CSA32.sv
            ../../../src/gen_fpga_verilog/RRPriorityEncoder.sv
            ../../../src/gen_fpga_verilog/FPToInt_s2.sv
            ../../../src/gen_fpga_verilog/SRAMTemplate_37.sv
            ../../../src/gen_fpga_verilog/wgram2_8x236.sv
            ../../../src/gen_fpga_verilog/RegFileBank.sv
            ../../../src/gen_fpga_verilog/FarPath_8.sv
            ../../../src/gen_fpga_verilog/ReplacementUnit_ICache.sv
            ../../../src/gen_fpga_verilog/InstrDecodeV2.sv
            ../../../src/gen_fpga_verilog/SRAMTemplate_36.sv
            ../../../src/gen_fpga_verilog/sort3_1.sv
            ../../../src/gen_fpga_verilog/array_7.sv
            ../../../src/gen_fpga_verilog/Queue2_DCacheMemRsp.sv
            ../../../src/gen_fpga_verilog/array_0.sv
            ../../../src/gen_fpga_verilog/ibuffer2issue.sv
            ../../../src/gen_fpga_verilog/Queue1_vec_alu_bus2.sv
            ../../../src/gen_fpga_verilog/DataCache.sv
            ../../../src/gen_fpga_verilog/wg_buffer.sv
            ../../../src/gen_fpga_verilog/vMULv2.sv
            ../../../src/gen_fpga_verilog/ram_8x266.sv
            ../../../src/gen_fpga_verilog/head_32x5.sv
            ../../../src/gen_fpga_verilog/addr2_0.sv
            ../../../src/gen_fpga_verilog/ListBuffer.sv
            ../../../src/gen_fpga_verilog/Classify.sv
            ../../../src/gen_fpga_verilog/IntToFP.sv
            ../../../src/gen_fpga_verilog/ram_8x8.sv
            ../../../src/gen_fpga_verilog/Queue2_cta_data.sv
            ../../../src/gen_fpga_verilog/cta_scheduler_top.sv
            ../../../src/gen_fpga_verilog/FMUL_s1.sv
            ../../../src/gen_fpga_verilog/Queue4_ShareMemCoreRsp.sv
            ../../../src/gen_fpga_verilog/CTA2warp.sv
            ../../../src/gen_fpga_verilog/resource_table_handler_1.sv
            ../../../src/gen_fpga_verilog/TCMulPipe_4.sv
            ../../../src/gen_fpga_verilog/Queue1_simtExeData.sv
            ../../../src/gen_fpga_verilog/SinkA.sv
            ../../../src/gen_fpga_verilog/Arbiter2_DCacheCoreRsp_np.sv
            ../../../src/gen_fpga_verilog/SRAMTemplate_45.sv
            ../../../src/gen_fpga_verilog/Arbiter2_FPUOutput.sv
            ../../../src/gen_fpga_verilog/ScalarFPU_1.sv
            ../../../src/gen_fpga_verilog/CSRexe.sv
            ../../../src/gen_fpga_verilog/Queue1_UInt32.sv
            ../../../src/gen_fpga_verilog/LZA_2.sv
            ../../../src/gen_fpga_verilog/Arbiter6_WriteVecCtrl.sv
            ../../../src/gen_fpga_verilog/AddrCalculate.sv
            ../../../src/gen_fpga_verilog/vALUv2.sv
            ../../../src/gen_fpga_verilog/Arbiter2_ArbiterIO_1.sv
            ../../../src/gen_fpga_verilog/ListBuffer_1.sv
            ../../../src/gen_fpga_verilog/cluster2L2Arbiter.sv
            ../../../src/gen_fpga_verilog/operandCollector.sv
            ../../../src/gen_fpga_verilog/genDataMapPerByte.sv
            ../../../src/gen_fpga_verilog/DecoupledIO_1_to_3_1.sv
            ../../../src/gen_fpga_verilog/stack_mem_8x72.sv
            ../../../src/gen_fpga_verilog/ram_2x1028.sv
            ../../../src/gen_fpga_verilog/tail_32x5.sv
            ../../../src/gen_fpga_verilog/SRAMTemplate_1.sv
            ../../../src/gen_fpga_verilog/Arbiter3_WshrMemReq.sv
            ../../../src/gen_fpga_verilog/Queue1_MulToAddIO_1.sv
            ../../../src/gen_fpga_verilog/array_4_ext.v
            ../../../src/gen_fpga_verilog/array_6_ext.v
            ../../../src/gen_fpga_verilog/array_5_ext.v
            ../../../src/gen_fpga_verilog/prev_ext.v
            ../../../src/gen_fpga_verilog/array_ext.v
            ../../../src/gen_fpga_verilog/array_2_ext.v
            ../../../src/gen_fpga_verilog/addr1_ext.v
            ../../../src/gen_fpga_verilog/array_3_ext.v
            ../../../src/gen_fpga_verilog/regs_0_ext.v
            ../../../src/gen_fpga_verilog/array_0_ext.v
            ../../../src/gen_fpga_verilog/addr1_0_ext.v
            ../../../src/gen_fpga_verilog/array_1_ext.v
            ../../../src/gen_fpga_verilog/wf_gather_ram_ext.v
            ../../../src/gen_fpga_verilog/regs_ext.v


*Warning* macro NUM_SM redefined from (1) to (2)
"../../../src/gen_fpga_verilog/AXI4Lite2CTA.sv", 7: 

*Warning* macro NUM_SM_IN_CLUSTER redefined from ((`NUM_SM/`NUM_CLUSTER)) to (`NUM_SM/`NUM_CLUSTER)
"../../../src/gen_fpga_verilog/AXI4Lite2CTA.sv", 9: 

*Warning* macro NUM_WARP redefined from (4'd4) to (4'b1000)
"../../../src/gen_fpga_verilog/AXI4Lite2CTA.sv", 11: 

*Warning* macro NUM_THREAD redefined from (8) to (4)
"../../../src/gen_fpga_verilog/AXI4Lite2CTA.sv", 13: 

*Warning* macro NUM_VGPR redefined from ((256*`NUM_WARP)) to (1024)
"../../../src/gen_fpga_verilog/AXI4Lite2CTA.sv", 33: 

*Warning* macro NUM_SGPR redefined from ((256*`NUM_WARP)) to (1024)
"../../../src/gen_fpga_verilog/AXI4Lite2CTA.sv", 35: 
Highest level modules:
test_gpu_axi_top
GPGPU_axi_adapter_top
SRAMTemplate_44
SRAMTemplate_36
Queue4_ShareMemCoreRsp

Total	0 error(s),   9 warning(s)
