INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/matrix_ascii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_ascii
ERROR: [VRFC 10-3642] port 'matrix' must not be declared to be an array [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/matrix_ascii.v:25]
ERROR: [VRFC 10-8530] module 'matrix_ascii' is ignored due to previous errors [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/matrix_ascii.v:23]
