# Constants from vpu_regs.h

The following table lists the constants defined in the header file `tclopensource/a311d2/include/linux/amlogic/media/registers/regs/vpu_regs.h`:

| Register | Offset |
|----------|--------|
| VPU_OSD1_MMC_CTRL | 0x2701 |
| VPU_OSD2_MMC_CTRL | 0x2702 |
| VPU_VD1_MMC_CTRL | 0x2703 |
| VPU_VD2_MMC_CTRL | 0x2704 |
| VPU_DI_IF1_MMC_CTRL | 0x2705 |
| VPU_DI_MEM_MMC_CTRL | 0x2706 |
| VPU_DI_INP_MMC_CTRL | 0x2707 |
| VPU_DI_MTNRD_MMC_CTRL | 0x2708 |
| VPU_DI_CHAN2_MMC_CTRL | 0x2709 |
| VPU_DI_MTNWR_MMC_CTRL | 0x270 |
| VPU_DI_NRWR_MMC_CTRL | 0x270 |
| VPU_DI_DIWR_MMC_CTRL | 0x270 |
| VPU_VDIN0_MMC_CTRL | 0x270 |
| VPU_VDIN1_MMC_CTRL | 0x270 |
| VPU_BT656_MMC_CTRL | 0x270 |
| VPU_TVD3D_MMC_CTRL | 0x2710 |
| VPU_TVDVBI_MMC_CTRL | 0x2711 |
| VPU_TVDVBI_VSLATCH_ADDR | 0x2712 |
| VPU_TVDVBI_WRRSP_ADDR | 0x2713 |
| VPU_VDIN_PRE_ARB_CTRL | 0x2714 |
| VPU_VDISP_PRE_ARB_CTRL | 0x2715 |
| VPU_VPUARB2_PRE_ARB_CTRL | 0x2716 |
| VPU_OSD3_MMC_CTRL | 0x2717 |
| VPU_OSD4_MMC_CTRL | 0x2718 |
| VPU_VD3_MMC_CTRL | 0x2719 |
| VPU_VIU_VENC_MUX_CTRL | 0x271 |
| VPU_HDMI_SETTING | 0x271 |
| ENCI_INFO_READ | 0x271 |
| ENCP_INFO_READ | 0x271 |
| ENCT_INFO_READ | 0x271 |
| ENCL_INFO_READ | 0x271 |
| VPU_SW_RESET | 0x2720 |
| VPU_D2D3_MMC_CTRL | 0x2721 |
| VPU_CONT_MMC_CTRL | 0x2722 |
| VPU_CLK_GATE | 0x2723 |
| VPU_RDMA_MMC_CTRL | 0x2724 |
| VPU_MEM_PD_REG0 | 0x2725 |
| VPU_MEM_PD_REG1 | 0x2726 |
| VPU_HDMI_DATA_OVR | 0x2727 |
| VPU_PROT1_MMC_CTRL | 0x2728 |
| VPU_PROT2_MMC_CTRL | 0x2729 |
| VPU_PROT3_MMC_CTRL | 0x272 |
| VPU_ARB4_V1_MMC_CTRL | 0x272 |
| VPU_ARB4_V2_MMC_CTRL | 0x272 |
| VPU_VPU_PWM_V0 | 0x2730 |
| VPU_VPU_PWM_V1 | 0x2731 |
| VPU_VPU_PWM_V2 | 0x2732 |
| VPU_VPU_PWM_V3 | 0x2733 |
| VPU_VPU_PWM_H0 | 0x2734 |
| VPU_VPU_PWM_H1 | 0x2735 |
| VPU_VPU_PWM_H2 | 0x2736 |
| VPU_VPU_PWM_H3 | 0x2737 |
| VPU_MISC_CTRL | 0x2740 |
| VPU_ISP_GCLK_CTRL0 | 0x2741 |
| VPU_ISP_GCLK_CTRL1 | 0x2742 |
| VPU_VDIN_ASYNC_HOLD_CTRL | 0x2743 |
| VPU_VDISP_ASYNC_HOLD_CTRL | 0x2744 |
| VPU_VPUARB2_ASYNC_HOLD_CTRL | 0x2745 |
| VPU_PROT1_CLK_GATE | 0x2750 |
| VPU_PROT1_GEN_CNTL | 0x2751 |
| VPU_PROT1_X_START_END | 0x2752 |
| VPU_PROT1_Y_START_END | 0x2753 |
| VPU_PROT1_Y_LEN_STEP | 0x2754 |
| VPU_PROT1_RPT_LOOP | 0x2755 |
| VPU_PROT1_RPT_PAT | 0x2756 |
| VPU_PROT1_DDR | 0x2757 |
| VPU_PROT1_RBUF_ROOM | 0x2758 |
| VPU_PROT1_STAT_0 | 0x2759 |
| VPU_PROT1_STAT_1 | 0x275 |
| VPU_PROT1_STAT_2 | 0x275 |
| VPU_PROT1_REQ_ONOFF | 0x275 |
| VPU_PROT2_CLK_GATE | 0x2760 |
| VPU_PROT2_GEN_CNTL | 0x2761 |
| VPU_PROT2_X_START_END | 0x2762 |
| VPU_PROT2_Y_START_END | 0x2763 |
| VPU_PROT2_Y_LEN_STEP | 0x2764 |
| VPU_PROT2_RPT_LOOP | 0x2765 |
| VPU_PROT2_RPT_PAT | 0x2766 |
| VPU_PROT2_DDR | 0x2767 |
| VPU_PROT2_RBUF_ROOM | 0x2768 |
| VPU_PROT2_STAT_0 | 0x2769 |
| VPU_PROT2_STAT_1 | 0x276 |
| VPU_PROT2_STAT_2 | 0x276 |
| VPU_PROT2_REQ_ONOFF | 0x276 |
| VPU_PROT3_CLK_GATE | 0x2770 |
| VPU_PROT3_GEN_CNTL | 0x2771 |
| VPU_PROT3_X_START_END | 0x2772 |
| VPU_PROT3_Y_START_END | 0x2773 |
| VPU_PROT3_Y_LEN_STEP | 0x2774 |
| VPU_PROT3_RPT_LOOP | 0x2775 |
| VPU_PROT3_RPT_PAT | 0x2776 |
| VPU_PROT3_DDR | 0x2777 |
| VPU_PROT3_RBUF_ROOM | 0x2778 |
| VPU_PROT3_STAT_0 | 0x2779 |
| VPU_PROT3_STAT_1 | 0x277 |
| VPU_PROT3_STAT_2 | 0x277 |
| VPU_PROT3_REQ_ONOFF | 0x277 |
| VPU_VENCI_STAT | 0x1 |
| VPU_VENCL_STAT | 0x1 |
| VPU_VENCP_STAT | 0x1 |
| VPU_VENC_CTRL | 0x1 |
