// Seed: 1816107187
module module_0 (
    id_1
);
  inout wire id_1;
  wire id_2;
  wire id_3;
  always
    if (1) begin : LABEL_0
      deassign id_1[-1];
    end
  parameter id_4 = -1 == 1;
endmodule
module module_1 #(
    parameter id_11 = 32'd52,
    parameter id_15 = 32'd71,
    parameter id_3  = 32'd89
) (
    output wand id_0,
    input wor id_1,
    output tri0 id_2,
    input uwire _id_3,
    input wand id_4,
    input supply0 id_5,
    output tri1 id_6,
    input wor id_7,
    output supply0 id_8,
    input supply1 id_9
);
  wire _id_11;
  logic [7:0][-1 : 1  ^  id_3] id_12;
  assign id_12[-1 : 1^1] = id_4;
  wire id_13;
  parameter id_14 = 1;
  assign id_13 = id_7;
  wire _id_15;
  if (1) begin : LABEL_0
    wire [1 : 1] id_16;
    wire id_17;
  end else assign id_8 = id_14;
  wire [id_11 : id_15] id_18;
  module_0 modCall_1 (id_13);
endmodule
