#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Nov 22 21:45:26 2020
# Process ID: 51653
# Current directory: /home/caohy/work/tpu_total/tpu_double/tpu_receive
# Command line: vivado
# Log file: /home/caohy/work/tpu_total/tpu_double/tpu_receive/vivado.log
# Journal file: /home/caohy/work/tpu_total/tpu_double/tpu_receive/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.xpr
launch_simulation
source tb.tcl
restart
run all
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
restart
run all
relaunch_sim
restart
run all
relaunch_sim
restart
run all
relaunch_sim
restart
run all
relaunch_sim
restart
run all
relaunch_sim
relaunch_sim
restart
run all
relaunch_sim
relaunch_sim
relaunch_sim
restart
run all
relaunch_sim
restart
run all
relaunch_sim
relaunch_sim
restart
run all
relaunch_sim
restart
run all
relaunch_sim
restart
run all
relaunch_sim
restart
run all
relaunch_sim
restart
run all
restart
run all
relaunch_sim
relaunch_sim
restart
run all
restart
run all
relaunch_sim
restart
run all
relaunch_sim
restart
run all
relaunch_sim
restart
run all
relaunch_sim
relaunch_sim
restart
run all
relaunch_sim
restart
run all
relaunch_sim
restart
run all
relaunch_sim
restart
run all
relaunch_sim
restart
run all
relaunch_sim
restart
run all
restart
run all
relaunch_sim
restart
run all
relaunch_sim
restart
run all
relaunch_sim
restart
run all
file mkdir /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new
close [ open /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/tpu_receive.sv w ]
add_files /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/tpu_receive.sv
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name tpu_receive_clock
set_property -dict [list CONFIG.Component_Name {tpu_receive_clock} CONFIG.CLK_IN1_BOARD_INTERFACE {sysclk_125} CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {250} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {500} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.PRIM_SOURCE {Differential_clock_capable_pin} CONFIG.PRIM_IN_FREQ {125.000} CONFIG.CLKIN1_JITTER_PS {80.0} CONFIG.MMCM_CLKFBOUT_MULT_F {8.000} CONFIG.MMCM_CLKIN1_PERIOD {8.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {4.000} CONFIG.MMCM_CLKOUT1_DIVIDE {2} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {104.759} CONFIG.CLKOUT1_PHASE_ERROR {96.948} CONFIG.CLKOUT2_JITTER {92.027} CONFIG.CLKOUT2_PHASE_ERROR {96.948}] [get_ips tpu_receive_clock]
generate_target {instantiation_template} [get_files /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/ip/tpu_receive_clock/tpu_receive_clock.xci]
generate_target all [get_files  /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/ip/tpu_receive_clock/tpu_receive_clock.xci]
catch { config_ip_cache -export [get_ips -all tpu_receive_clock] }
export_ip_user_files -of_objects [get_files /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/ip/tpu_receive_clock/tpu_receive_clock.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/ip/tpu_receive_clock/tpu_receive_clock.xci]
launch_runs -jobs 16 tpu_receive_clock_synth_1
export_simulation -of_objects [get_files /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/ip/tpu_receive_clock/tpu_receive_clock.xci] -directory /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.ip_user_files/sim_scripts -ip_user_files_dir /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.ip_user_files -ipstatic_source_dir /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.cache/compile_simlib/modelsim} {questa=/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.cache/compile_simlib/questa} {ies=/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.cache/compile_simlib/ies} {xcelium=/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.cache/compile_simlib/xcelium} {vcs=/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.cache/compile_simlib/vcs} {riviera=/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
close [ open /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/tpu_pullstream.sv w ]
add_files /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/tpu_pullstream.sv
update_compile_order -fileset sources_1
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb/tpu_receive/tpu_pullstream}} 
restart
run all
relaunch_sim
restart
restart
run all
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb/tpu_receive/tpu_pullstream}} 
restart
run all
current_wave_config {Untitled 1}
add_wave {{/tb/tpu_receive/tpu_pullstream}} 
relaunch_sim
restart
run all
relaunch_sim
restart
run all
relaunch_sim
restart
run all
close [ open /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/radio.sv w ]
add_files /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/radio.sv
update_compile_order -fileset sources_1
add_files -norecurse /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/radio_receive.sv
update_compile_order -fileset sources_1
add_files -norecurse /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/ddc.sv
update_compile_order -fileset sources_1
add_files {/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/radio.sv /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/mult_ddc/mult_ddc.xci /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/tpu_receive.sv /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/radio_receive.sv /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/add_ddc/add_ddc.xci /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/ddc_out_fifo/ddc_out_fifo.xci /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/ddc.sv /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/dds_ri/dds_ri.xci /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/tpu_pullstream.sv /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/dds_rq/dds_rq.xci /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/sub_ddc/sub_ddc.xci}
export_ip_user_files -of_objects  [get_files  {/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/mult_ddc/mult_ddc.xci /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/add_ddc/add_ddc.xci /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/ddc_out_fifo/ddc_out_fifo.xci /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/dds_ri/dds_ri.xci /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/dds_rq/dds_rq.xci /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/sub_ddc/sub_ddc.xci}] -lib_map_path [list {modelsim=/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.cache/compile_simlib/modelsim} {questa=/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.cache/compile_simlib/questa} {ies=/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.cache/compile_simlib/ies} {xcelium=/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.cache/compile_simlib/xcelium} {vcs=/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.cache/compile_simlib/vcs} {riviera=/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.cache/compile_simlib/riviera}] -force -quiet
update_compile_order -fileset sources_1
relaunch_sim
relaunch_sim
update_compile_order -fileset sources_1
relaunch_sim
restart
run all
current_wave_config {Untitled 1}
add_wave {{/tb/tpu_receive/tpu_pullstream/radio_pullstream}} 
restart
run all
relaunch_sim
restart
restart
run all
relaunch_sim
relaunch_sim
run all
relaunch_sim
restart
run all
relaunch_sim
restart
run all
relaunch_sim
restart
run all
relaunch_sim
restart
run all
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb/tpu_receive/tpu_pullstream/clk_250m}} {{/tb/tpu_receive/tpu_pullstream/clk_500m}} {{/tb/tpu_receive/tpu_pullstream/reset}} {{/tb/tpu_receive/tpu_pullstream/m_axis_input_tvalid}} {{/tb/tpu_receive/tpu_pullstream/m_axis_input_tready}} {{/tb/tpu_receive/tpu_pullstream/m_axis_input_tdata}} {{/tb/tpu_receive/tpu_pullstream/m_axis_input_tlast}} {{/tb/tpu_receive/tpu_pullstream/s_axis_outputADI_tvalid}} {{/tb/tpu_receive/tpu_pullstream/s_axis_outputADQ_tvalid}} {{/tb/tpu_receive/tpu_pullstream/s_axis_outputADI_tlast}} {{/tb/tpu_receive/tpu_pullstream/s_axis_outputADQ_tlast}} {{/tb/tpu_receive/tpu_pullstream/s_axis_outputADI_tdata}} {{/tb/tpu_receive/tpu_pullstream/s_axis_outputADQ_tdata}} {{/tb/tpu_receive/tpu_pullstream/m_axis_outputI_tvalid_8}} {{/tb/tpu_receive/tpu_pullstream/m_axis_outputI_tready_8}} {{/tb/tpu_receive/tpu_pullstream/m_axis_outputI_tdata_8}} {{/tb/tpu_receive/tpu_pullstream/m_axis_outputI_tlast_8}} {{/tb/tpu_receive/tpu_pullstream/m_axis_outputQ_tvalid_8}} {{/tb/tpu_receive/tpu_pullstream/m_axis_outputQ_tready_8}} {{/tb/tpu_receive/tpu_pullstream/m_axis_outputQ_tdata_8}} {{/tb/tpu_receive/tpu_pullstream/m_axis_outputQ_tlast_8}} 
restart
run all
add_files -norecurse /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/layer1.sv
update_compile_order -fileset sources_1
add_files -norecurse /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/layer1_receive.sv
update_compile_order -fileset sources_1
add_files -norecurse {/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/mac_deblock.sv /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/descrambler.sv /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/eqam.sv}
update_compile_order -fileset sources_1
add_files -norecurse /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/deintrlv.sv
update_compile_order -fileset sources_1
add_files /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/rs_decoder/rs_decoder.xci
export_ip_user_files -of_objects  [get_files  /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/rs_decoder/rs_decoder.xci] -lib_map_path [list {modelsim=/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.cache/compile_simlib/modelsim} {questa=/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.cache/compile_simlib/questa} {ies=/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.cache/compile_simlib/ies} {xcelium=/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.cache/compile_simlib/xcelium} {vcs=/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.cache/compile_simlib/vcs} {riviera=/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.cache/compile_simlib/riviera}] -force -quiet
update_compile_order -fileset sources_1
add_files -norecurse /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/crc_detector.sv
update_compile_order -fileset sources_1
add_files -norecurse /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/crc_generator.sv
update_compile_order -fileset sources_1
add_files -norecurse /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/crc24_insert_1bit.v
update_compile_order -fileset sources_1
add_files -norecurse /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/crc24_calc_1bit.v
update_compile_order -fileset sources_1
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb/tpu_receive/tpu_pullstream/clk_250m}} {{/tb/tpu_receive/tpu_pullstream/clk_500m}} {{/tb/tpu_receive/tpu_pullstream/reset}} {{/tb/tpu_receive/tpu_pullstream/m_axis_input_tvalid}} {{/tb/tpu_receive/tpu_pullstream/m_axis_input_tready}} {{/tb/tpu_receive/tpu_pullstream/m_axis_input_tdata}} {{/tb/tpu_receive/tpu_pullstream/m_axis_input_tlast}} {{/tb/tpu_receive/tpu_pullstream/s_axis_outputADI_tvalid}} {{/tb/tpu_receive/tpu_pullstream/s_axis_outputADQ_tvalid}} {{/tb/tpu_receive/tpu_pullstream/s_axis_outputADI_tlast}} {{/tb/tpu_receive/tpu_pullstream/s_axis_outputADQ_tlast}} {{/tb/tpu_receive/tpu_pullstream/s_axis_outputADI_tdata}} {{/tb/tpu_receive/tpu_pullstream/s_axis_outputADQ_tdata}} {{/tb/tpu_receive/tpu_pullstream/m_axis_outputI_tvalid_8}} {{/tb/tpu_receive/tpu_pullstream/m_axis_outputI_tready_8}} {{/tb/tpu_receive/tpu_pullstream/m_axis_outputI_tdata_8}} {{/tb/tpu_receive/tpu_pullstream/m_axis_outputI_tlast_8}} {{/tb/tpu_receive/tpu_pullstream/m_axis_outputQ_tvalid_8}} {{/tb/tpu_receive/tpu_pullstream/m_axis_outputQ_tready_8}} {{/tb/tpu_receive/tpu_pullstream/m_axis_outputQ_tdata_8}} {{/tb/tpu_receive/tpu_pullstream/m_axis_outputQ_tlast_8}} 
restart
run all
current_wave_config {Untitled 1}
add_wave {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/clk}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/reset}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/m_axis_output_tvalid}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/m_axis_output_tready}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/m_axis_output_tdata}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/m_axis_output_tlast}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/s_axis_inputI_tvalid}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/s_axis_inputI_tready}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/s_axis_inputI_tdata}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/s_axis_inputI_tlast}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/s_axis_inputQ_tvalid}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/s_axis_inputQ_tready}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/s_axis_inputQ_tdata}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/s_axis_inputQ_tlast}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/s_axis_inputI_tvalid_8}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/s_axis_inputI_tready_8}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/s_axis_inputI_tdata_8}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/s_axis_inputI_tlast_8}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/s_axis_inputQ_tvalid_8}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/s_axis_inputQ_tready_8}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/s_axis_inputQ_tdata_8}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/s_axis_inputQ_tlast_8}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/eqam_data}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/eqam_data_tvalid}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/eqam_data_tlast}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/descrambler_tready}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/descrambler_data}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/descrambler_data_tvalid}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/descrambler_data_tlast}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/deintrlv_tready}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/deintrlv_data}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/deintrlv_data_tvalid}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/deintrlv_data_tlast}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/rs_decoder_tready}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/rs_decoder_data}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/rs_decoder_data_tvalid}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/rs_decoder_data_tlast}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/crc_detector_tready}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/mac_deblock_data_tvalid}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/mac_deblock_data}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/mac_deblock_data_tlast}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/mac_deblock_tready}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/event_s_error}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/layer1_receive/event_s_right}} 
restart
run all
current_wave_config {Untitled 1}
add_wave {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/clk}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/reset}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/m_axis_output_tvalid}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/m_axis_output_tready}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/m_axis_output_tdata}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/m_axis_output_tlast}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/s_axis_inputI_tvalid}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/s_axis_inputI_tready}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/s_axis_inputI_tdata}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/s_axis_inputI_tlast}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/s_axis_inputQ_tvalid}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/s_axis_inputQ_tready}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/s_axis_inputQ_tdata}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/s_axis_inputQ_tlast}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/s_axis_inputI_tvalid_8}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/s_axis_inputI_tready_8}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/s_axis_inputI_tdata_8}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/s_axis_inputI_tlast_8}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/s_axis_inputQ_tvalid_8}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/s_axis_inputQ_tready_8}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/s_axis_inputQ_tdata_8}} {{/tb/tpu_receive/tpu_pullstream/layer1_pullsteam/s_axis_inputQ_tlast_8}} 
relaunch_sim
restart
run all
relaunch_sim
relaunch_sim
restart
run all
relaunch_sim
restart
run all
add_files -norecurse /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/data_transfer.sv
update_compile_order -fileset sources_1
relaunch_sim
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb/tpu_receive/dst_receive/aclk}} {{/tb/tpu_receive/dst_receive/reset}} {{/tb/tpu_receive/dst_receive/rx_axis_tdata_left}} {{/tb/tpu_receive/dst_receive/rx_axis_tkeep_left}} {{/tb/tpu_receive/dst_receive/rx_axis_tvalid_left}} {{/tb/tpu_receive/dst_receive/rx_axis_tlast_left}} {{/tb/tpu_receive/dst_receive/rx_axis_tuser_left}} {{/tb/tpu_receive/dst_receive/rx_axis_tready_left}} {{/tb/tpu_receive/dst_receive/tx_axis_tdata_left}} {{/tb/tpu_receive/dst_receive/tx_axis_tkeep_left}} {{/tb/tpu_receive/dst_receive/tx_axis_tvalid_left}} {{/tb/tpu_receive/dst_receive/tx_axis_tlast_left}} {{/tb/tpu_receive/dst_receive/tx_axis_tuser_left}} {{/tb/tpu_receive/dst_receive/tx_axis_tready_left}} 
restart
run all
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb/tpu_receive/axis_tdata_10g}} {{/tb/tpu_receive/axis_tkeep_10g}} {{/tb/tpu_receive/axis_tvalid_10g}} {{/tb/tpu_receive/axis_tlast_10g}} {{/tb/tpu_receive/axis_tuser_10g}} {{/tb/tpu_receive/axis_tready_10g}} 
restart
run all
relaunch_sim
restart
run all
close [ open /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/kcu105_10gbaser.sv w ]
add_files /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/kcu105_10gbaser.sv
update_compile_order -fileset sources_1
relaunch_sim
add_files -norecurse /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/debounce_reset.sv
update_compile_order -fileset sources_1
add_files -norecurse /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/axi_stream_gen_mon_0.sv
update_compile_order -fileset sources_1
add_files -norecurse /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/axi_stream_interface.sv
update_compile_order -fileset sources_1
add_files -norecurse /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/axi_stream_gen.sv
update_compile_order -fileset sources_1
add_files /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/bb_interface_fifo/bb_interface_fifo.xci
export_ip_user_files -of_objects  [get_files  /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/bb_interface_fifo/bb_interface_fifo.xci] -lib_map_path [list {modelsim=/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.cache/compile_simlib/modelsim} {questa=/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.cache/compile_simlib/questa} {ies=/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.cache/compile_simlib/ies} {xcelium=/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.cache/compile_simlib/xcelium} {vcs=/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.cache/compile_simlib/vcs} {riviera=/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.cache/compile_simlib/riviera}] -force -quiet
update_compile_order -fileset sources_1
add_files -norecurse /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/mac_phy_wrapper.v
update_compile_order -fileset sources_1
add_files /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/mac_phy/mac_phy.bd
export_ip_user_files -of_objects  [get_files  /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/mac_phy/mac_phy.bd] -lib_map_path [list {modelsim=/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.cache/compile_simlib/modelsim} {questa=/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.cache/compile_simlib/questa} {ies=/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.cache/compile_simlib/ies} {xcelium=/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.cache/compile_simlib/xcelium} {vcs=/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.cache/compile_simlib/vcs} {riviera=/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.cache/compile_simlib/riviera}] -force -quiet
update_compile_order -fileset sources_1
relaunch_sim
restart
run all
current_wave_config {Untitled 1}
add_wave {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i}} 
restart
run all
relaunch_sim
relaunch_sim
restart
run all
restart
run all
current_wave_config {Untitled 1}
add_wave {{/tb/tpu_receive/CLK_125MHZ_P}} {{/tb/tpu_receive/CLK_125MHZ_N}} {{/tb/tpu_receive/refclk_p}} {{/tb/tpu_receive/refclk_n}} {{/tb/tpu_receive/reset}} {{/tb/tpu_receive/xphy_txp}} {{/tb/tpu_receive/xphy_txn}} {{/tb/tpu_receive/xphy_rxp}} {{/tb/tpu_receive/xphy_rxn}} {{/tb/tpu_receive/s_axis_outputADI_tvalid}} {{/tb/tpu_receive/s_axis_outputADQ_tvalid}} {{/tb/tpu_receive/s_axis_outputADI_tlast}} {{/tb/tpu_receive/s_axis_outputADQ_tlast}} {{/tb/tpu_receive/s_axis_outputADI_tdata}} {{/tb/tpu_receive/s_axis_outputADQ_tdata}} {{/tb/tpu_receive/clk_250m}} {{/tb/tpu_receive/clk_500m}} {{/tb/tpu_receive/axis_tdata_10g}} {{/tb/tpu_receive/axis_tkeep_10g}} {{/tb/tpu_receive/axis_tvalid_10g}} {{/tb/tpu_receive/axis_tlast_10g}} {{/tb/tpu_receive/axis_tuser_10g}} {{/tb/tpu_receive/axis_tready_10g}} {{/tb/tpu_receive/axis_tdata_bb}} {{/tb/tpu_receive/axis_tkeep_bb}} {{/tb/tpu_receive/axis_tvalid_bb}} {{/tb/tpu_receive/axis_tlast_bb}} {{/tb/tpu_receive/axis_tuser_bb}} {{/tb/tpu_receive/axis_tready_bb}} {{/tb/tpu_receive/m_axis_output_tvalid}} {{/tb/tpu_receive/m_axis_output_tready}} {{/tb/tpu_receive/m_axis_output_tdata}} {{/tb/tpu_receive/m_axis_output_tlast}} {{/tb/tpu_receive/m_axis_outputI_tvalid}} {{/tb/tpu_receive/m_axis_outputI_tready}} {{/tb/tpu_receive/m_axis_outputI_tdata}} {{/tb/tpu_receive/m_axis_outputI_tlast}} {{/tb/tpu_receive/m_axis_outputQ_tvalid}} {{/tb/tpu_receive/m_axis_outputQ_tready}} {{/tb/tpu_receive/m_axis_outputQ_tdata}} {{/tb/tpu_receive/m_axis_outputQ_tlast}} {{/tb/tpu_receive/AXIS_TDATA_WIDTH}} {{/tb/tpu_receive/AXIS_TKEEP_WIDTH}} 
restart
run all
current_wave_config {Untitled 1}
add_wave {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/mac_phy_i}} 
open_bd_design {/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/mac_phy/mac_phy.bd}
validate_bd_design -force
reset_target all [get_files  /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/mac_phy/mac_phy.bd]
export_ip_user_files -of_objects  [get_files  /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/mac_phy/mac_phy.bd] -sync -no_script -force -quiet
save_bd_design
reset_target all [get_files  /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/mac_phy/mac_phy.bd]
export_ip_user_files -of_objects  [get_files  /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/mac_phy/mac_phy.bd] -sync -no_script -force -quiet
generate_target all [get_files  /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/mac_phy/mac_phy.bd]
catch { config_ip_cache -export [get_ips -all mac_phy_ten_gig_eth_mac_ch0_0] }
catch { config_ip_cache -export [get_ips -all mac_phy_ten_gig_eth_pcs_pma_ch0_0] }
export_ip_user_files -of_objects [get_files /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/mac_phy/mac_phy.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/mac_phy/mac_phy.bd]
launch_runs -jobs 16 {mac_phy_ten_gig_eth_mac_ch0_0_synth_1 mac_phy_ten_gig_eth_pcs_pma_ch0_0_synth_1}
export_simulation -of_objects [get_files /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/mac_phy/mac_phy.bd] -directory /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.ip_user_files/sim_scripts -ip_user_files_dir /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.ip_user_files -ipstatic_source_dir /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.cache/compile_simlib/modelsim} {questa=/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.cache/compile_simlib/questa} {ies=/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.cache/compile_simlib/ies} {xcelium=/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.cache/compile_simlib/xcelium} {vcs=/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.cache/compile_simlib/vcs} {riviera=/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
delete_bd_objs [get_bd_cells xlconstant_3b101]
save_bd_design
validate_bd_design
set_property location {1 125 459} [get_bd_cells xlconstant_1b1]
set_property location {1 125 575} [get_bd_cells xlconstant_1b0]
set_property location {1 122 676} [get_bd_cells xlconstant_8b0]
save_bd_design
reset_target all [get_files  /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/mac_phy/mac_phy.bd]
export_ip_user_files -of_objects  [get_files  /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/mac_phy/mac_phy.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/mac_phy/mac_phy.bd]
generate_target all [get_files  /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/mac_phy/mac_phy.bd]
catch { config_ip_cache -export [get_ips -all mac_phy_ten_gig_eth_mac_ch0_0] }
catch { config_ip_cache -export [get_ips -all mac_phy_ten_gig_eth_pcs_pma_ch0_0] }
export_ip_user_files -of_objects [get_files /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/mac_phy/mac_phy.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/mac_phy/mac_phy.bd]
export_simulation -of_objects [get_files /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/mac_phy/mac_phy.bd] -directory /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.ip_user_files/sim_scripts -ip_user_files_dir /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.ip_user_files -ipstatic_source_dir /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.cache/compile_simlib/modelsim} {questa=/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.cache/compile_simlib/questa} {ies=/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.cache/compile_simlib/ies} {xcelium=/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.cache/compile_simlib/xcelium} {vcs=/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.cache/compile_simlib/vcs} {riviera=/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/mac_phy/mac_phy.bd] -top
add_files -norecurse /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/mac_phy/hdl/mac_phy_wrapper.v
update_compile_order -fileset sources_1
make_wrapper -files [get_files /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/mac_phy/mac_phy.bd] -top
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i}} 
restart
run all
run all
relaunch_sim
add_files /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/bb_data_loopback_fifo/bb_data_loopback_fifo.xci
export_ip_user_files -of_objects  [get_files  /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sources_1/new/bb_data_loopback_fifo/bb_data_loopback_fifo.xci] -lib_map_path [list {modelsim=/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.cache/compile_simlib/modelsim} {questa=/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.cache/compile_simlib/questa} {ies=/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.cache/compile_simlib/ies} {xcelium=/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.cache/compile_simlib/xcelium} {vcs=/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.cache/compile_simlib/vcs} {riviera=/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.cache/compile_simlib/riviera}] -force -quiet
update_compile_order -fileset sources_1
relaunch_sim
set_param generalmax.threads 32
set_param general.maxthreads 32
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/aux_resetn}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/core_clk156_out}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/core_status_ch0}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/m_axis_rx_0_tdata}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/m_axis_rx_0_tkeep}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/m_axis_rx_0_tlast}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/m_axis_rx_0_tuser}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/m_axis_rx_0_tvalid}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/mb_clk}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/prtad_ch0}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/refclk_diff_port_clk_n}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/refclk_diff_port_clk_p}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/reset}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/reset_n}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/resetdone_ch0}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/rx_statistics_ch0_valid}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/rx_statistics_ch0_vector}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/rxn_ch0}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/rxp_ch0}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/s_axi_aresetn}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/s_axis_pause_ch0_tdata}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/s_axis_pause_ch0_tvalid}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/s_axis_tx_0_tdata}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/s_axis_tx_0_tkeep}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/s_axis_tx_0_tlast}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/s_axis_tx_0_tready}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/s_axis_tx_0_tuser}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/s_axis_tx_0_tvalid}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/sim_speedup_control_ch0}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/tx_disable_ch0}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/tx_statistics_ch0_valid}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/tx_statistics_ch0_vector}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/txn_ch0}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/txp_ch0}} 
restart
run all
current_wave_config {Untitled 1}
add_wave {{/tb/tpu_receive/mainnet_up10g/bb_data_loopback_fifo}} 
restart
run all
current_wave_config {Untitled 1}
add_wave {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/aux_resetn}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/core_clk156_out}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/core_status_ch0}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/m_axis_rx_0_tdata}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/m_axis_rx_0_tkeep}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/m_axis_rx_0_tlast}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/m_axis_rx_0_tuser}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/m_axis_rx_0_tvalid}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/mb_clk}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/prtad_ch0}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/refclk_diff_port_clk_n}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/refclk_diff_port_clk_p}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/reset}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/reset_n}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/resetdone_ch0}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/rx_statistics_ch0_valid}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/rx_statistics_ch0_vector}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/rxn_ch0}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/rxp_ch0}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/s_axi_aresetn}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/s_axis_pause_ch0_tdata}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/s_axis_pause_ch0_tvalid}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/s_axis_tx_0_tdata}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/s_axis_tx_0_tkeep}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/s_axis_tx_0_tlast}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/s_axis_tx_0_tready}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/s_axis_tx_0_tuser}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/s_axis_tx_0_tvalid}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/sim_speedup_control_ch0}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/tx_disable_ch0}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/tx_statistics_ch0_valid}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/tx_statistics_ch0_vector}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/txn_ch0}} {{/tb/tpu_receive/mainnet_up10g/mac_phy_wrapper_i/txp_ch0}} 
relaunch_sim
restart
run all
current_wave_config {Untitled 1}
add_wave {{/tb/tpu_receive/mainnet_up10g/bb_data_loopback_fifo}} 
restart
run all
relaunch_sim
restart
run all
relaunch_sim
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb/tpu_receive/mainnet_up10g/refclk_p}} {{/tb/tpu_receive/mainnet_up10g/refclk_n}} {{/tb/tpu_receive/mainnet_up10g/reset}} {{/tb/tpu_receive/mainnet_up10g/xphy_txp}} {{/tb/tpu_receive/mainnet_up10g/xphy_txn}} {{/tb/tpu_receive/mainnet_up10g/xphy_rxp}} {{/tb/tpu_receive/mainnet_up10g/xphy_rxn}} {{/tb/tpu_receive/mainnet_up10g/tx_disable}} {{/tb/tpu_receive/mainnet_up10g/leds}} {{/tb/tpu_receive/mainnet_up10g/rx_axis_aclk}} {{/tb/tpu_receive/mainnet_up10g/rx_axis_tdata}} {{/tb/tpu_receive/mainnet_up10g/rx_axis_tkeep}} {{/tb/tpu_receive/mainnet_up10g/rx_axis_tvalid}} {{/tb/tpu_receive/mainnet_up10g/rx_axis_tlast}} {{/tb/tpu_receive/mainnet_up10g/rx_axis_tuser}} {{/tb/tpu_receive/mainnet_up10g/rx_axis_tready}} {{/tb/tpu_receive/mainnet_up10g/s_axis_tx_tdata}} {{/tb/tpu_receive/mainnet_up10g/s_axis_tx_tkeep}} {{/tb/tpu_receive/mainnet_up10g/s_axis_tx_tlast}} {{/tb/tpu_receive/mainnet_up10g/s_axis_tx_tready}} {{/tb/tpu_receive/mainnet_up10g/s_axis_tx_tuser}} {{/tb/tpu_receive/mainnet_up10g/s_axis_tx_tvalid}} {{/tb/tpu_receive/mainnet_up10g/clk156}} {{/tb/tpu_receive/mainnet_up10g/reset_d}} {{/tb/tpu_receive/mainnet_up10g/bbs_axis_tdata0}} {{/tb/tpu_receive/mainnet_up10g/bbs_axis_tkeep0}} {{/tb/tpu_receive/mainnet_up10g/bbs_axis_tvalid0}} {{/tb/tpu_receive/mainnet_up10g/bbs_axis_tlast0}} {{/tb/tpu_receive/mainnet_up10g/bbs_axis_tuser0}} {{/tb/tpu_receive/mainnet_up10g/bbs_axis_tready0}} {{/tb/tpu_receive/mainnet_up10g/xphy_status_ch}} {{/tb/tpu_receive/mainnet_up10g/rx_statistics_valid_ch}} {{/tb/tpu_receive/mainnet_up10g/rx_statistics_vector_ch}} {{/tb/tpu_receive/mainnet_up10g/tx_statistics_valid_ch}} {{/tb/tpu_receive/mainnet_up10g/tx_statistics_vector_ch}} {{/tb/tpu_receive/mainnet_up10g/tg_config_ch}} {{/tb/tpu_receive/mainnet_up10g/resetdone_ch}} {{/tb/tpu_receive/mainnet_up10g/sim_speedup_control_ch}} {{/tb/tpu_receive/mainnet_up10g/reset_counter}} {{/tb/tpu_receive/mainnet_up10g/reset_pulse}} {{/tb/tpu_receive/mainnet_up10g/reset_sys}} {{/tb/tpu_receive/mainnet_up10g/s_axi_aresetn}} {{/tb/tpu_receive/mainnet_up10g/m_axis_rx_tdata}} {{/tb/tpu_receive/mainnet_up10g/m_axis_rx_tkeep}} {{/tb/tpu_receive/mainnet_up10g/m_axis_rx_tlast}} {{/tb/tpu_receive/mainnet_up10g/m_axis_rx_tuser}} {{/tb/tpu_receive/mainnet_up10g/m_axis_rx_tvalid}} {{/tb/tpu_receive/mainnet_up10g/tb_tg_config_ch}} {{/tb/tpu_receive/mainnet_up10g/tg_config_ch_state}} {{/tb/tpu_receive/mainnet_up10g/tg_config_ch_cnt}} {{/tb/tpu_receive/mainnet_up10g/AXIS_TDATA_WIDTH}} {{/tb/tpu_receive/mainnet_up10g/AXIS_TKEEP_WIDTH}} 
restart
run all
close_sim
