library ieee;
use ieee.std_logic_1164.all;

package Utils is

    type segArray is array (5 downto 0) of bit_vector(7 downto 0);

end Utils ;