// Seed: 112136806
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout uwire id_1;
  assign id_1 = 1'b0;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    module_1,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  output wire id_15;
  input wire id_14;
  module_0 modCall_1 (
      id_8,
      id_13,
      id_4,
      id_4,
      id_9,
      id_4
  );
  inout wire id_13;
  inout tri id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(id_5, posedge 1'b0) begin : LABEL_0
    $clog2(7);
    ;
  end
  assign id_12 = id_13 - 1;
  wire id_17;
endmodule
