#Build: Synplify Pro I-2013.09L-SP1-1 , Build 098R, Apr 15 2014
#install: C:\lscc\diamond\3.2_x64\synpbase
#OS: Windows 7 6.1
#Hostname: LATTICEDVM

#Implementation: SeeBetterLogic_FX3

$ Start of Compile
#Wed Oct 08 14:39:30 2014

Synopsys HDL Compiler, version comp201309rcp1, Build 147R, built Apr 16 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

Synopsys VHDL Compiler, version comp201309rcp1, Build 147R, built Apr 16 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

@N: CD720 :"C:\lscc\diamond\3.2_x64\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ns
@N:"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":6460:7:6460:12|Top entity is set to latch3.
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5558:27:5558:62|Instantiated entity wsaer2caviar_uniq_0 has no architecture structural as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5559:22:5559:62|Instantiated entity objectmotioncell_uniq_0 has no architecture behavioural as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5563:29:5563:78|Instantiated entity objectmotioncellspiconfig_uniq_0 has no architecture behavioural as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5564:27:5564:62|Instantiated entity caviar2wsaer_uniq_0 has no architecture structural as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5577:34:5577:80|Instantiated entity fx3usbclocksynchronizer_uniq_0 has no architecture structural as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5579:36:5579:81|Instantiated entity logicclocksynchronizer_uniq_0 has no architecture structural as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5586:34:5586:71|Instantiated entity simpleregister_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5591:27:5591:53|Instantiated entity pll_uniq_0 has no architecture structural as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5592:22:5592:60|Instantiated entity fx3statemachine_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5594:26:5594:61|Instantiated entity fx3spiconfig_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5595:26:5595:62|Instantiated entity fifodualclock_uniq_0 has no architecture structural as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5596:27:5596:73|Instantiated entity multiplexerstatemachine_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5598:34:5598:77|Instantiated entity multiplexerspiconfig_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5599:27:5599:54|Instantiated entity fifo_uniq_0 has no architecture structural as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5600:25:5600:58|Instantiated entity fifomerger_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5602:24:5602:51|Instantiated entity fifo_uniq_1 has no architecture structural as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5603:22:5603:63|Instantiated entity dvsaerstatemachine_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5604:29:5604:67|Instantiated entity dvsaerspiconfig_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5605:25:5605:52|Instantiated entity fifo_uniq_2 has no architecture structural as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5606:23:5606:65|Instantiated entity miscaerstatemachine_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5607:24:5607:51|Instantiated entity fifo_uniq_3 has no architecture structural as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5608:22:5608:63|Instantiated entity apsadcstatemachine_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5610:29:5610:67|Instantiated entity apsadcspiconfig_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5611:21:5611:48|Instantiated entity fifo_uniq_4 has no architecture structural as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5612:19:5612:57|Instantiated entity imustatemachine_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5613:26:5613:61|Instantiated entity imuspiconfig_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5614:28:5614:55|Instantiated entity fifo_uniq_5 has no architecture structural as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5615:26:5615:71|Instantiated entity exttriggerstatemachine_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5616:33:5616:75|Instantiated entity exttriggerspiconfig_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5617:30:5617:62|Instantiated entity spiconfig_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":6821:26:6821:66|Instantiated entity continuouscounter_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":6823:28:6823:68|Instantiated entity continuouscounter_uniq_1 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":6824:33:6824:71|Instantiated entity mullercelement_uniq_0 has no architecture behavioural as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7322:23:7322:63|Instantiated entity resetsynchronizer_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7323:34:7323:72|Instantiated entity dffsynchronizer_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7324:38:7324:76|Instantiated entity dffsynchronizer_uniq_1 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7325:34:7325:72|Instantiated entity dffsynchronizer_uniq_2 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7326:38:7326:76|Instantiated entity dffsynchronizer_uniq_3 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7559:23:7559:63|Instantiated entity resetsynchronizer_uniq_1 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7560:32:7560:70|Instantiated entity dffsynchronizer_uniq_4 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7561:26:7561:64|Instantiated entity dffsynchronizer_uniq_5 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7562:25:7562:63|Instantiated entity dffsynchronizer_uniq_6 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7563:27:7563:65|Instantiated entity dffsynchronizer_uniq_7 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7564:30:7564:68|Instantiated entity dffsynchronizer_uniq_8 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7565:31:7565:69|Instantiated entity dffsynchronizer_uniq_9 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7566:29:7566:68|Instantiated entity dffsynchronizer_uniq_10 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7567:30:7567:69|Instantiated entity dffsynchronizer_uniq_11 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7568:30:7568:69|Instantiated entity dffsynchronizer_uniq_12 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7861:32:7861:72|Instantiated entity continuouscounter_uniq_2 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7863:32:7863:72|Instantiated entity continuouscounter_uniq_3 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8390:25:8390:66|Instantiated entity timestampgenerator_uniq_0 has no architecture structural as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8391:37:8391:73|Instantiated entity pulsedetector_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8393:27:8393:61|Instantiated entity bufferclear_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8394:30:8394:70|Instantiated entity continuouscounter_uniq_5 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8395:37:8395:74|Instantiated entity changedetector_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8593:37:8593:74|Instantiated entity pulsegenerator_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8595:32:8595:72|Instantiated entity continuouscounter_uniq_4 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8874:40:8874:74|Instantiated entity bufferclear_uniq_1 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9230:29:9230:69|Instantiated entity continuouscounter_uniq_6 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9231:33:9231:73|Instantiated entity continuouscounter_uniq_7 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":10225:35:10225:71|Instantiated entity shiftregister_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":10226:34:10226:70|Instantiated entity shiftregister_uniq_1 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":10227:31:10227:68|Instantiated entity pulsegenerator_uniq_1 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":10228:29:10228:69|Instantiated entity continuouscounter_uniq_8 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":10229:27:10229:67|Instantiated entity continuouscounter_uniq_9 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":10230:28:10230:69|Instantiated entity continuouscounter_uniq_10 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":10616:22:10616:59|Instantiated entity simpleregister_uniq_1 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":10617:39:10617:73|Instantiated entity bufferclear_uniq_2 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":10618:39:10618:73|Instantiated entity bufferclear_uniq_3 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":10619:29:10619:66|Instantiated entity changedetector_uniq_1 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":10620:44:10620:81|Instantiated entity changedetector_uniq_2 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":10621:50:10621:87|Instantiated entity changedetector_uniq_3 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":10622:43:10622:80|Instantiated entity changedetector_uniq_4 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":10623:46:10623:83|Instantiated entity changedetector_uniq_5 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":10624:40:10624:77|Instantiated entity changedetector_uniq_6 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":10625:39:10625:76|Instantiated entity changedetector_uniq_7 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":10935:40:10935:74|Instantiated entity bufferclear_uniq_4 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":10991:40:10991:74|Instantiated entity bufferclear_uniq_5 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11047:40:11047:74|Instantiated entity bufferclear_uniq_6 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11103:40:11103:74|Instantiated entity bufferclear_uniq_7 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11159:40:11159:74|Instantiated entity bufferclear_uniq_8 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11215:40:11215:74|Instantiated entity bufferclear_uniq_9 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11271:40:11271:75|Instantiated entity bufferclear_uniq_10 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11571:36:11571:71|Instantiated entity edgedetector_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11573:37:11573:73|Instantiated entity pulsedetector_uniq_1 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11582:42:11582:79|Instantiated entity pulsegenerator_uniq_2 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11584:43:11584:80|Instantiated entity simpleregister_uniq_2 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11897:30:11897:65|Instantiated entity edgedetector_uniq_1 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11900:35:11900:71|Instantiated entity shiftregister_uniq_2 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11901:36:11901:72|Instantiated entity shiftregister_uniq_3 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11902:27:11902:68|Instantiated entity continuouscounter_uniq_11 has no architecture behavioral as yet, deferring binding ...
VHDL syntax check successful!
@N: CD231 :"C:\lscc\diamond\3.2_x64\synpbase\lib\vhd2008\std1164.vhd":913:16:913:17|Using onehot encoding for type mvl9plus ('U'="1000000000")
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 85MB peak: 86MB)

# Wed Oct 08 14:39:30 2014

###########################################################]
Synopsys Verilog Compiler, version comp201309rcp1, Build 147R, built Apr 16 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

@I::"C:\lscc\diamond\3.2_x64\synpbase\lib\lucent\ecp3.v"
@I::"C:\lscc\diamond\3.2_x64\synpbase\lib\lucent\pmi_def.v"
@I::"C:\lscc\diamond\3.2_x64\synpbase\lib\vlog\umr_capim.v"
@I::"C:\lscc\diamond\3.2_x64\synpbase\lib\vlog\scemi_objects.v"
@I::"C:\lscc\diamond\3.2_x64\synpbase\lib\vlog\scemi_pipes.svh"
@I::"C:\lscc\diamond\3.2_x64\synpbase\lib\vlog\hypermods.v"
@I::"C:\lscc\diamond\3.2_x64\cae_library\synthesis\verilog\pmi_def.v"
@I::"C:\lscc\diamond\3.2_x64\module\reveal\src\ertl\ertl.v"
@I::"C:\lscc\diamond\3.2_x64\module\reveal\src\rvl_j2w_module\rvl_j2w_module.v"
@I::"C:\lscc\diamond\3.2_x64\module\reveal\src\rvl_j2w_module\wb2sci.v"
@I::"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\toplevel_la0_trig_gen.v"
@I::"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\toplevel_la0_gen.v"
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 75MB)

# Wed Oct 08 14:39:31 2014

###########################################################]
@N: CD720 :"C:\lscc\diamond\3.2_x64\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ns
@N:"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":4762:7:4762:14|Top entity is set to TopLevel.
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd changed - recompiling
File C:\lscc\diamond\3.2_x64\synpbase\lib\vhd\math_real.vhd changed - recompiling
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5558:27:5558:62|Instantiated entity wsaer2caviar_uniq_0 has no architecture structural as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5559:22:5559:62|Instantiated entity objectmotioncell_uniq_0 has no architecture behavioural as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5563:29:5563:78|Instantiated entity objectmotioncellspiconfig_uniq_0 has no architecture behavioural as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5564:27:5564:62|Instantiated entity caviar2wsaer_uniq_0 has no architecture structural as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5577:34:5577:80|Instantiated entity fx3usbclocksynchronizer_uniq_0 has no architecture structural as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5579:36:5579:81|Instantiated entity logicclocksynchronizer_uniq_0 has no architecture structural as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5586:34:5586:71|Instantiated entity simpleregister_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5591:27:5591:53|Instantiated entity pll_uniq_0 has no architecture structural as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5592:22:5592:60|Instantiated entity fx3statemachine_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5594:26:5594:61|Instantiated entity fx3spiconfig_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5595:26:5595:62|Instantiated entity fifodualclock_uniq_0 has no architecture structural as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5596:27:5596:73|Instantiated entity multiplexerstatemachine_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5598:34:5598:77|Instantiated entity multiplexerspiconfig_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5599:27:5599:54|Instantiated entity fifo_uniq_0 has no architecture structural as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5600:25:5600:58|Instantiated entity fifomerger_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5602:24:5602:51|Instantiated entity fifo_uniq_1 has no architecture structural as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5603:22:5603:63|Instantiated entity dvsaerstatemachine_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5604:29:5604:67|Instantiated entity dvsaerspiconfig_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5605:25:5605:52|Instantiated entity fifo_uniq_2 has no architecture structural as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5606:23:5606:65|Instantiated entity miscaerstatemachine_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5607:24:5607:51|Instantiated entity fifo_uniq_3 has no architecture structural as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5608:22:5608:63|Instantiated entity apsadcstatemachine_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5610:29:5610:67|Instantiated entity apsadcspiconfig_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5611:21:5611:48|Instantiated entity fifo_uniq_4 has no architecture structural as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5612:19:5612:57|Instantiated entity imustatemachine_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5613:26:5613:61|Instantiated entity imuspiconfig_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5614:28:5614:55|Instantiated entity fifo_uniq_5 has no architecture structural as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5615:26:5615:71|Instantiated entity exttriggerstatemachine_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5616:33:5616:75|Instantiated entity exttriggerspiconfig_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5617:30:5617:62|Instantiated entity spiconfig_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":6821:26:6821:66|Instantiated entity continuouscounter_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":6823:28:6823:68|Instantiated entity continuouscounter_uniq_1 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":6824:33:6824:71|Instantiated entity mullercelement_uniq_0 has no architecture behavioural as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7322:23:7322:63|Instantiated entity resetsynchronizer_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7323:34:7323:72|Instantiated entity dffsynchronizer_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7324:38:7324:76|Instantiated entity dffsynchronizer_uniq_1 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7325:34:7325:72|Instantiated entity dffsynchronizer_uniq_2 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7326:38:7326:76|Instantiated entity dffsynchronizer_uniq_3 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7559:23:7559:63|Instantiated entity resetsynchronizer_uniq_1 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7560:32:7560:70|Instantiated entity dffsynchronizer_uniq_4 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7561:26:7561:64|Instantiated entity dffsynchronizer_uniq_5 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7562:25:7562:63|Instantiated entity dffsynchronizer_uniq_6 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7563:27:7563:65|Instantiated entity dffsynchronizer_uniq_7 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7564:30:7564:68|Instantiated entity dffsynchronizer_uniq_8 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7565:31:7565:69|Instantiated entity dffsynchronizer_uniq_9 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7566:29:7566:68|Instantiated entity dffsynchronizer_uniq_10 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7567:30:7567:69|Instantiated entity dffsynchronizer_uniq_11 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7568:30:7568:69|Instantiated entity dffsynchronizer_uniq_12 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7861:32:7861:72|Instantiated entity continuouscounter_uniq_2 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7863:32:7863:72|Instantiated entity continuouscounter_uniq_3 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8390:25:8390:66|Instantiated entity timestampgenerator_uniq_0 has no architecture structural as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8391:37:8391:73|Instantiated entity pulsedetector_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8393:27:8393:61|Instantiated entity bufferclear_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8394:30:8394:70|Instantiated entity continuouscounter_uniq_5 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8395:37:8395:74|Instantiated entity changedetector_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8593:37:8593:74|Instantiated entity pulsegenerator_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8595:32:8595:72|Instantiated entity continuouscounter_uniq_4 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8874:40:8874:74|Instantiated entity bufferclear_uniq_1 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9230:29:9230:69|Instantiated entity continuouscounter_uniq_6 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9231:33:9231:73|Instantiated entity continuouscounter_uniq_7 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":10225:35:10225:71|Instantiated entity shiftregister_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":10226:34:10226:70|Instantiated entity shiftregister_uniq_1 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":10227:31:10227:68|Instantiated entity pulsegenerator_uniq_1 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":10228:29:10228:69|Instantiated entity continuouscounter_uniq_8 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":10229:27:10229:67|Instantiated entity continuouscounter_uniq_9 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":10230:28:10230:69|Instantiated entity continuouscounter_uniq_10 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":10616:22:10616:59|Instantiated entity simpleregister_uniq_1 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":10617:39:10617:73|Instantiated entity bufferclear_uniq_2 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":10618:39:10618:73|Instantiated entity bufferclear_uniq_3 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":10619:29:10619:66|Instantiated entity changedetector_uniq_1 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":10620:44:10620:81|Instantiated entity changedetector_uniq_2 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":10621:50:10621:87|Instantiated entity changedetector_uniq_3 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":10622:43:10622:80|Instantiated entity changedetector_uniq_4 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":10623:46:10623:83|Instantiated entity changedetector_uniq_5 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":10624:40:10624:77|Instantiated entity changedetector_uniq_6 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":10625:39:10625:76|Instantiated entity changedetector_uniq_7 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":10935:40:10935:74|Instantiated entity bufferclear_uniq_4 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":10991:40:10991:74|Instantiated entity bufferclear_uniq_5 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11047:40:11047:74|Instantiated entity bufferclear_uniq_6 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11103:40:11103:74|Instantiated entity bufferclear_uniq_7 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11159:40:11159:74|Instantiated entity bufferclear_uniq_8 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11215:40:11215:74|Instantiated entity bufferclear_uniq_9 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11271:40:11271:75|Instantiated entity bufferclear_uniq_10 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11571:36:11571:71|Instantiated entity edgedetector_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11573:37:11573:73|Instantiated entity pulsedetector_uniq_1 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11582:42:11582:79|Instantiated entity pulsegenerator_uniq_2 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11584:43:11584:80|Instantiated entity simpleregister_uniq_2 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11897:30:11897:65|Instantiated entity edgedetector_uniq_1 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11900:35:11900:71|Instantiated entity shiftregister_uniq_2 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11901:36:11901:72|Instantiated entity shiftregister_uniq_3 has no architecture behavioral as yet, deferring binding ...
@N: CD736 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11902:27:11902:68|Instantiated entity continuouscounter_uniq_11 has no architecture behavioral as yet, deferring binding ...
VHDL syntax check successful!
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd changed - recompiling
@N: CD231 :"C:\lscc\diamond\3.2_x64\synpbase\lib\vhd2008\std1164.vhd":913:16:913:17|Using onehot encoding for type mvl9plus ('U'="1000000000")
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":4760:7:4760:14|Synthesizing work.toplevel.structural 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5501:11:5501:22|Signal caviaro_data is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5501:24:5501:36|Signal tcaviaro_data is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5502:33:5502:46|Signal caviar_ack_aux is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5502:72:5502:83|Signal tcaviaro_req is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5502:85:5502:96|Signal tcaviaro_ack is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5502:140:5502:141|Signal kk is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5504:11:5504:19|Signal timertest is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5506:11:5506:16|Signal spi_wr is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5507:11:5507:18|Signal spi_data is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5508:11:5508:21|Signal spi_address is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5509:11:5509:13|Signal led is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5510:11:5510:19|Signal ot_active is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5511:11:5511:22|Signal ws2caviar_en is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5511:24:5511:29|Signal bgafen is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5511:66:5511:73|Signal davis_en is undriven 
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":4:7:4:20|Synthesizing work.reveal_coretop.one 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":19:11:19:21|Signal trigger_out is undriven 
Post processing for work.reveal_coretop.one
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5430:7:5430:22|Synthesizing work.spiconfig_uniq_0.behavioral 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11873:16:11873:17|Using onehot encoding for type tstate (stidle="1000")
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11854:7:11854:31|Synthesizing work.continuouscounter_uniq_11.behavioral 
Post processing for work.continuouscounter_uniq_11.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11839:7:11839:26|Synthesizing work.shiftregister_uniq_3.behavioral 
Post processing for work.shiftregister_uniq_3.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11824:7:11824:26|Synthesizing work.shiftregister_uniq_2.behavioral 
Post processing for work.shiftregister_uniq_2.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11810:7:11810:25|Synthesizing work.edgedetector_uniq_1.behavioral 
Post processing for work.edgedetector_uniq_1.behavioral
Post processing for work.spiconfig_uniq_0.behavioral
@W: CL169 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11973:8:11973:9|Pruning register SPIMISO_DZO_cl_2  
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5412:7:5412:32|Synthesizing work.exttriggerspiconfig_uniq_0.behavioral 
Post processing for work.exttriggerspiconfig_uniq_0.behavioral
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11794:8:11794:9|All reachable assignments to ExtTriggerOutput_DP(24) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11794:8:11794:9|All reachable assignments to ExtTriggerOutput_DP(25) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11794:8:11794:9|All reachable assignments to ExtTriggerOutput_DP(26) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11794:8:11794:9|All reachable assignments to ExtTriggerOutput_DP(27) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11794:8:11794:9|All reachable assignments to ExtTriggerOutput_DP(28) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11794:8:11794:9|All reachable assignments to ExtTriggerOutput_DP(29) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11794:8:11794:9|All reachable assignments to ExtTriggerOutput_DP(30) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11794:8:11794:9|All reachable assignments to ExtTriggerOutput_DP(31) assign '0'; register removed by optimization
@W: CL279 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11794:8:11794:9|Pruning register bits 31 to 24 of ExtTriggerInput_DP(31 downto 0)  
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5393:7:5393:35|Synthesizing work.exttriggerstatemachine_uniq_0.behavioral 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11515:16:11515:17|Using onehot encoding for type tstate (stidle="1000")
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11501:7:11501:27|Synthesizing work.simpleregister_uniq_2.behavioral 
Post processing for work.simpleregister_uniq_2.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11485:7:11485:27|Synthesizing work.pulsegenerator_uniq_2.behavioral 
Post processing for work.pulsegenerator_uniq_2.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11470:7:11470:26|Synthesizing work.pulsedetector_uniq_1.behavioral 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11616:16:11616:17|Using onehot encoding for type tstate (stwaitforpulse="100")
Post processing for work.pulsedetector_uniq_1.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11456:7:11456:25|Synthesizing work.edgedetector_uniq_0.behavioral 
Post processing for work.edgedetector_uniq_0.behavioral
Post processing for work.exttriggerstatemachine_uniq_0.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5366:7:5366:17|Synthesizing work.fifo_uniq_5.structural 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11377:16:11377:17|Using onehot encoding for type tstate (stinit="100")
Post processing for work.fifo_uniq_5.structural
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5350:7:5350:25|Synthesizing work.imuspiconfig_uniq_0.behavioral 
Post processing for work.imuspiconfig_uniq_0.behavioral
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11361:8:11361:9|All reachable assignments to IMUOutput_DP(8) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11361:8:11361:9|All reachable assignments to IMUOutput_DP(9) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11361:8:11361:9|All reachable assignments to IMUOutput_DP(10) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11361:8:11361:9|All reachable assignments to IMUOutput_DP(11) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11361:8:11361:9|All reachable assignments to IMUOutput_DP(12) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11361:8:11361:9|All reachable assignments to IMUOutput_DP(13) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11361:8:11361:9|All reachable assignments to IMUOutput_DP(14) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11361:8:11361:9|All reachable assignments to IMUOutput_DP(15) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11361:8:11361:9|All reachable assignments to IMUOutput_DP(16) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11361:8:11361:9|All reachable assignments to IMUOutput_DP(17) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11361:8:11361:9|All reachable assignments to IMUOutput_DP(18) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11361:8:11361:9|All reachable assignments to IMUOutput_DP(19) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11361:8:11361:9|All reachable assignments to IMUOutput_DP(20) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11361:8:11361:9|All reachable assignments to IMUOutput_DP(21) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11361:8:11361:9|All reachable assignments to IMUOutput_DP(22) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11361:8:11361:9|All reachable assignments to IMUOutput_DP(23) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11361:8:11361:9|All reachable assignments to IMUOutput_DP(24) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11361:8:11361:9|All reachable assignments to IMUOutput_DP(25) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11361:8:11361:9|All reachable assignments to IMUOutput_DP(26) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11361:8:11361:9|All reachable assignments to IMUOutput_DP(27) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11361:8:11361:9|All reachable assignments to IMUOutput_DP(28) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11361:8:11361:9|All reachable assignments to IMUOutput_DP(29) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11361:8:11361:9|All reachable assignments to IMUOutput_DP(30) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11361:8:11361:9|All reachable assignments to IMUOutput_DP(31) assign '0'; register removed by optimization
@W: CL279 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11361:8:11361:9|Pruning register bits 31 to 8 of IMUInput_DP(31 downto 0)  
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5333:7:5333:28|Synthesizing work.imustatemachine_uniq_0.behavioral 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":10143:16:10143:17|Using onehot encoding for type tstate (stidle="10000000000000000000000000000")
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":10146:19:10146:20|Using onehot encoding for type ti2cstate (sti2cidle="1000000000")
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":10130:7:10130:27|Synthesizing work.changedetector_uniq_7.behavioral 
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11256:7:11256:25|Synthesizing work.bufferclear_uniq_10.behavioral 
Post processing for work.bufferclear_uniq_10.behavioral
Post processing for work.changedetector_uniq_7.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":10117:7:10117:27|Synthesizing work.changedetector_uniq_6.behavioral 
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11200:7:11200:24|Synthesizing work.bufferclear_uniq_9.behavioral 
Post processing for work.bufferclear_uniq_9.behavioral
Post processing for work.changedetector_uniq_6.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":10104:7:10104:27|Synthesizing work.changedetector_uniq_5.behavioral 
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11144:7:11144:24|Synthesizing work.bufferclear_uniq_8.behavioral 
Post processing for work.bufferclear_uniq_8.behavioral
Post processing for work.changedetector_uniq_5.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":10091:7:10091:27|Synthesizing work.changedetector_uniq_4.behavioral 
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11088:7:11088:24|Synthesizing work.bufferclear_uniq_7.behavioral 
Post processing for work.bufferclear_uniq_7.behavioral
Post processing for work.changedetector_uniq_4.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":10078:7:10078:27|Synthesizing work.changedetector_uniq_3.behavioral 
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11032:7:11032:24|Synthesizing work.bufferclear_uniq_6.behavioral 
Post processing for work.bufferclear_uniq_6.behavioral
Post processing for work.changedetector_uniq_3.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":10065:7:10065:27|Synthesizing work.changedetector_uniq_2.behavioral 
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":10976:7:10976:24|Synthesizing work.bufferclear_uniq_5.behavioral 
Post processing for work.bufferclear_uniq_5.behavioral
Post processing for work.changedetector_uniq_2.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":10052:7:10052:27|Synthesizing work.changedetector_uniq_1.behavioral 
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":10920:7:10920:24|Synthesizing work.bufferclear_uniq_4.behavioral 
Post processing for work.bufferclear_uniq_4.behavioral
Post processing for work.changedetector_uniq_1.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":10039:7:10039:24|Synthesizing work.bufferclear_uniq_3.behavioral 
Post processing for work.bufferclear_uniq_3.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":10026:7:10026:24|Synthesizing work.bufferclear_uniq_2.behavioral 
Post processing for work.bufferclear_uniq_2.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":10012:7:10012:27|Synthesizing work.simpleregister_uniq_1.behavioral 
Post processing for work.simpleregister_uniq_1.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9993:7:9993:31|Synthesizing work.continuouscounter_uniq_10.behavioral 
Post processing for work.continuouscounter_uniq_10.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9973:7:9973:30|Synthesizing work.continuouscounter_uniq_9.behavioral 
Post processing for work.continuouscounter_uniq_9.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9953:7:9953:30|Synthesizing work.continuouscounter_uniq_8.behavioral 
Post processing for work.continuouscounter_uniq_8.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9936:7:9936:27|Synthesizing work.pulsegenerator_uniq_1.behavioral 
Post processing for work.pulsegenerator_uniq_1.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9921:7:9921:26|Synthesizing work.shiftregister_uniq_1.behavioral 
Post processing for work.shiftregister_uniq_1.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9906:7:9906:26|Synthesizing work.shiftregister_uniq_0.behavioral 
Post processing for work.shiftregister_uniq_0.behavioral
Post processing for work.imustatemachine_uniq_0.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5305:7:5305:17|Synthesizing work.fifo_uniq_4.structural 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9826:16:9826:17|Using onehot encoding for type tstate (stinit="100")
Post processing for work.fifo_uniq_4.structural
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5289:7:5289:28|Synthesizing work.apsadcspiconfig_uniq_0.behavioral 
Post processing for work.apsadcspiconfig_uniq_0.behavioral
@W: CL271 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9810:8:9810:9|Pruning bits 31 to 1 of APSADCInput_DP_3(31 downto 0) -- not in use ... 
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9810:8:9810:9|All reachable assignments to APSADCOutput_DP(1) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9810:8:9810:9|All reachable assignments to APSADCOutput_DP(2) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9810:8:9810:9|All reachable assignments to APSADCOutput_DP(3) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9810:8:9810:9|All reachable assignments to APSADCOutput_DP(4) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9810:8:9810:9|All reachable assignments to APSADCOutput_DP(5) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9810:8:9810:9|All reachable assignments to APSADCOutput_DP(6) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9810:8:9810:9|All reachable assignments to APSADCOutput_DP(7) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9810:8:9810:9|All reachable assignments to APSADCOutput_DP(8) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9810:8:9810:9|All reachable assignments to APSADCOutput_DP(9) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9810:8:9810:9|All reachable assignments to APSADCOutput_DP(10) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9810:8:9810:9|All reachable assignments to APSADCOutput_DP(11) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9810:8:9810:9|All reachable assignments to APSADCOutput_DP(12) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9810:8:9810:9|All reachable assignments to APSADCOutput_DP(13) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9810:8:9810:9|All reachable assignments to APSADCOutput_DP(14) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9810:8:9810:9|All reachable assignments to APSADCOutput_DP(15) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9810:8:9810:9|All reachable assignments to APSADCOutput_DP(16) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9810:8:9810:9|All reachable assignments to APSADCOutput_DP(17) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9810:8:9810:9|All reachable assignments to APSADCOutput_DP(18) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9810:8:9810:9|All reachable assignments to APSADCOutput_DP(19) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9810:8:9810:9|All reachable assignments to APSADCOutput_DP(20) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9810:8:9810:9|All reachable assignments to APSADCOutput_DP(21) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9810:8:9810:9|All reachable assignments to APSADCOutput_DP(22) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9810:8:9810:9|All reachable assignments to APSADCOutput_DP(23) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9810:8:9810:9|All reachable assignments to APSADCOutput_DP(24) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9810:8:9810:9|All reachable assignments to APSADCOutput_DP(25) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9810:8:9810:9|All reachable assignments to APSADCOutput_DP(26) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9810:8:9810:9|All reachable assignments to APSADCOutput_DP(27) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9810:8:9810:9|All reachable assignments to APSADCOutput_DP(28) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9810:8:9810:9|All reachable assignments to APSADCOutput_DP(29) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9810:8:9810:9|All reachable assignments to APSADCOutput_DP(30) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9810:8:9810:9|All reachable assignments to APSADCOutput_DP(31) assign '0'; register removed by optimization
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5262:7:5262:31|Synthesizing work.apsadcstatemachine_uniq_0.behavioral 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9748:16:9748:17|Using onehot encoding for type tstate (stidle="10")
Post processing for work.apsadcstatemachine_uniq_0.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5238:7:5238:17|Synthesizing work.fifo_uniq_3.structural 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9669:16:9669:17|Using onehot encoding for type tstate (stinit="100")
Post processing for work.fifo_uniq_3.structural
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5220:7:5220:32|Synthesizing work.miscaerstatemachine_uniq_0.behavioral 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9582:15:9582:16|Using onehot encoding for type state (stidle="10000000")
@W: CD434 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9592:89:9592:104|Signal ackdelaynotify_s in the sensitivity list is not used in the process
@W: CD434 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9592:107:9592:126|Signal ackextensionnotify_s in the sensitivity list is not used in the process
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9585:27:9585:42|Signal ackdelaynotify_s is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9586:31:9586:50|Signal ackextensionnotify_s is undriven 
Post processing for work.miscaerstatemachine_uniq_0.behavioral
@W: CL240 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9586:31:9586:50|ackExtensionNotify_S is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9585:27:9585:42|ackDelayNotify_S is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL190 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9651:8:9651:9|Optimizing register bit OutFifoData_DO(11) to a constant 0
@W: CL260 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9651:8:9651:9|Pruning register bit 11 of OutFifoData_DO(14 downto 0)  
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5197:7:5197:17|Synthesizing work.fifo_uniq_2.structural 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9503:16:9503:17|Using onehot encoding for type tstate (stinit="100")
Post processing for work.fifo_uniq_2.structural
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5181:7:5181:28|Synthesizing work.dvsaerspiconfig_uniq_0.behavioral 
Post processing for work.dvsaerspiconfig_uniq_0.behavioral
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9487:8:9487:9|All reachable assignments to DVSAEROutput_DP(5) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9487:8:9487:9|All reachable assignments to DVSAEROutput_DP(6) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9487:8:9487:9|All reachable assignments to DVSAEROutput_DP(7) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9487:8:9487:9|All reachable assignments to DVSAEROutput_DP(8) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9487:8:9487:9|All reachable assignments to DVSAEROutput_DP(9) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9487:8:9487:9|All reachable assignments to DVSAEROutput_DP(10) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9487:8:9487:9|All reachable assignments to DVSAEROutput_DP(11) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9487:8:9487:9|All reachable assignments to DVSAEROutput_DP(12) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9487:8:9487:9|All reachable assignments to DVSAEROutput_DP(13) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9487:8:9487:9|All reachable assignments to DVSAEROutput_DP(14) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9487:8:9487:9|All reachable assignments to DVSAEROutput_DP(15) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9487:8:9487:9|All reachable assignments to DVSAEROutput_DP(16) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9487:8:9487:9|All reachable assignments to DVSAEROutput_DP(17) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9487:8:9487:9|All reachable assignments to DVSAEROutput_DP(18) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9487:8:9487:9|All reachable assignments to DVSAEROutput_DP(19) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9487:8:9487:9|All reachable assignments to DVSAEROutput_DP(20) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9487:8:9487:9|All reachable assignments to DVSAEROutput_DP(21) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9487:8:9487:9|All reachable assignments to DVSAEROutput_DP(22) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9487:8:9487:9|All reachable assignments to DVSAEROutput_DP(23) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9487:8:9487:9|All reachable assignments to DVSAEROutput_DP(24) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9487:8:9487:9|All reachable assignments to DVSAEROutput_DP(25) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9487:8:9487:9|All reachable assignments to DVSAEROutput_DP(26) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9487:8:9487:9|All reachable assignments to DVSAEROutput_DP(27) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9487:8:9487:9|All reachable assignments to DVSAEROutput_DP(28) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9487:8:9487:9|All reachable assignments to DVSAEROutput_DP(29) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9487:8:9487:9|All reachable assignments to DVSAEROutput_DP(30) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9487:8:9487:9|All reachable assignments to DVSAEROutput_DP(31) assign '0'; register removed by optimization
@W: CL279 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9487:8:9487:9|Pruning register bits 31 to 5 of DVSAERInput_DP(31 downto 0)  
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5161:7:5161:31|Synthesizing work.dvsaerstatemachine_uniq_0.behavioral 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9218:16:9218:17|Using onehot encoding for type tstate (stidle="100000")
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9199:7:9199:30|Synthesizing work.continuouscounter_uniq_7.behavioral 
Post processing for work.continuouscounter_uniq_7.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9179:7:9179:30|Synthesizing work.continuouscounter_uniq_6.behavioral 
Post processing for work.continuouscounter_uniq_6.behavioral
Post processing for work.dvsaerstatemachine_uniq_0.behavioral
@W: CL190 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9295:8:9295:9|Optimizing register bit OutFifoData_DO(8) to a constant 0
@W: CL190 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9295:8:9295:9|Optimizing register bit OutFifoData_DO(9) to a constant 0
@W: CL190 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9295:8:9295:9|Optimizing register bit OutFifoData_DO(10) to a constant 0
@W: CL190 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9295:8:9295:9|Optimizing register bit OutFifoData_DO(11) to a constant 0
@W: CL190 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9295:8:9295:9|Optimizing register bit OutFifoData_DO(14) to a constant 0
@W: CL260 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9295:8:9295:9|Pruning register bit 14 of OutFifoData_DO(14 downto 0)  
@W: CL279 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9295:8:9295:9|Pruning register bits 11 to 8 of OutFifoData_DO(14 downto 0)  
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5137:7:5137:17|Synthesizing work.fifo_uniq_1.structural 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9099:16:9099:17|Using onehot encoding for type tstate (stinit="100")
Post processing for work.fifo_uniq_1.structural
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5116:7:5116:23|Synthesizing work.fifomerger_uniq_0.behavioral 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9038:16:9038:17|Using onehot encoding for type tstate (idle="100")
Post processing for work.fifomerger_uniq_0.behavioral
@A: CL282 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9067:8:9067:9|Feedback mux created for signal State_DP[0:2] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5095:7:5095:17|Synthesizing work.fifo_uniq_0.structural 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8959:16:8959:17|Using onehot encoding for type tstate (stinit="100")
Post processing for work.fifo_uniq_0.structural
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5079:7:5079:33|Synthesizing work.multiplexerspiconfig_uniq_0.behavioral 
Post processing for work.multiplexerspiconfig_uniq_0.behavioral
@W: CL271 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8943:8:8943:9|Pruning bits 31 to 1 of MultiplexerInput_DP_3(31 downto 0) -- not in use ... 
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8943:8:8943:9|All reachable assignments to MultiplexerOutput_DP(1) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8943:8:8943:9|All reachable assignments to MultiplexerOutput_DP(2) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8943:8:8943:9|All reachable assignments to MultiplexerOutput_DP(3) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8943:8:8943:9|All reachable assignments to MultiplexerOutput_DP(4) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8943:8:8943:9|All reachable assignments to MultiplexerOutput_DP(5) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8943:8:8943:9|All reachable assignments to MultiplexerOutput_DP(6) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8943:8:8943:9|All reachable assignments to MultiplexerOutput_DP(7) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8943:8:8943:9|All reachable assignments to MultiplexerOutput_DP(8) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8943:8:8943:9|All reachable assignments to MultiplexerOutput_DP(9) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8943:8:8943:9|All reachable assignments to MultiplexerOutput_DP(10) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8943:8:8943:9|All reachable assignments to MultiplexerOutput_DP(11) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8943:8:8943:9|All reachable assignments to MultiplexerOutput_DP(12) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8943:8:8943:9|All reachable assignments to MultiplexerOutput_DP(13) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8943:8:8943:9|All reachable assignments to MultiplexerOutput_DP(14) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8943:8:8943:9|All reachable assignments to MultiplexerOutput_DP(15) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8943:8:8943:9|All reachable assignments to MultiplexerOutput_DP(16) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8943:8:8943:9|All reachable assignments to MultiplexerOutput_DP(17) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8943:8:8943:9|All reachable assignments to MultiplexerOutput_DP(18) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8943:8:8943:9|All reachable assignments to MultiplexerOutput_DP(19) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8943:8:8943:9|All reachable assignments to MultiplexerOutput_DP(20) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8943:8:8943:9|All reachable assignments to MultiplexerOutput_DP(21) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8943:8:8943:9|All reachable assignments to MultiplexerOutput_DP(22) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8943:8:8943:9|All reachable assignments to MultiplexerOutput_DP(23) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8943:8:8943:9|All reachable assignments to MultiplexerOutput_DP(24) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8943:8:8943:9|All reachable assignments to MultiplexerOutput_DP(25) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8943:8:8943:9|All reachable assignments to MultiplexerOutput_DP(26) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8943:8:8943:9|All reachable assignments to MultiplexerOutput_DP(27) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8943:8:8943:9|All reachable assignments to MultiplexerOutput_DP(28) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8943:8:8943:9|All reachable assignments to MultiplexerOutput_DP(29) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8943:8:8943:9|All reachable assignments to MultiplexerOutput_DP(30) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8943:8:8943:9|All reachable assignments to MultiplexerOutput_DP(31) assign '0'; register removed by optimization
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5053:7:5053:36|Synthesizing work.multiplexerstatemachine_uniq_0.behavioral 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8372:16:8372:17|Using onehot encoding for type tstate (stidle="1000000000000")
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8359:7:8359:27|Synthesizing work.changedetector_uniq_0.behavioral 
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8859:7:8859:24|Synthesizing work.bufferclear_uniq_1.behavioral 
Post processing for work.bufferclear_uniq_1.behavioral
Post processing for work.changedetector_uniq_0.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8340:7:8340:30|Synthesizing work.continuouscounter_uniq_5.behavioral 
Post processing for work.continuouscounter_uniq_5.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8326:7:8326:24|Synthesizing work.bufferclear_uniq_0.behavioral 
Post processing for work.bufferclear_uniq_0.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8312:7:8312:26|Synthesizing work.pulsedetector_uniq_0.behavioral 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8712:16:8712:17|Using onehot encoding for type tstate (stwaitforpulse="100")
Post processing for work.pulsedetector_uniq_0.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8299:7:8299:31|Synthesizing work.timestampgenerator_uniq_0.structural 
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8571:7:8571:30|Synthesizing work.continuouscounter_uniq_4.behavioral 
Post processing for work.continuouscounter_uniq_4.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8554:7:8554:27|Synthesizing work.pulsegenerator_uniq_0.behavioral 
Post processing for work.pulsegenerator_uniq_0.behavioral
Post processing for work.timestampgenerator_uniq_0.structural
Post processing for work.multiplexerstatemachine_uniq_0.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5028:7:5028:26|Synthesizing work.fifodualclock_uniq_0.structural 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8214:16:8214:17|Using onehot encoding for type tstate (stinit="100")
Post processing for work.fifodualclock_uniq_0.structural
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5012:7:5012:25|Synthesizing work.fx3spiconfig_uniq_0.behavioral 
Post processing for work.fx3spiconfig_uniq_0.behavioral
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8198:8:8198:9|All reachable assignments to FX3Output_DP(10) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8198:8:8198:9|All reachable assignments to FX3Output_DP(11) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8198:8:8198:9|All reachable assignments to FX3Output_DP(12) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8198:8:8198:9|All reachable assignments to FX3Output_DP(13) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8198:8:8198:9|All reachable assignments to FX3Output_DP(14) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8198:8:8198:9|All reachable assignments to FX3Output_DP(15) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8198:8:8198:9|All reachable assignments to FX3Output_DP(16) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8198:8:8198:9|All reachable assignments to FX3Output_DP(17) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8198:8:8198:9|All reachable assignments to FX3Output_DP(18) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8198:8:8198:9|All reachable assignments to FX3Output_DP(19) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8198:8:8198:9|All reachable assignments to FX3Output_DP(20) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8198:8:8198:9|All reachable assignments to FX3Output_DP(21) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8198:8:8198:9|All reachable assignments to FX3Output_DP(22) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8198:8:8198:9|All reachable assignments to FX3Output_DP(23) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8198:8:8198:9|All reachable assignments to FX3Output_DP(24) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8198:8:8198:9|All reachable assignments to FX3Output_DP(25) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8198:8:8198:9|All reachable assignments to FX3Output_DP(26) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8198:8:8198:9|All reachable assignments to FX3Output_DP(27) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8198:8:8198:9|All reachable assignments to FX3Output_DP(28) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8198:8:8198:9|All reachable assignments to FX3Output_DP(29) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8198:8:8198:9|All reachable assignments to FX3Output_DP(30) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8198:8:8198:9|All reachable assignments to FX3Output_DP(31) assign '0'; register removed by optimization
@W: CL279 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8198:8:8198:9|Pruning register bits 31 to 10 of FX3Input_DP(31 downto 0)  
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":4992:7:4992:28|Synthesizing work.fx3statemachine_uniq_0.behavioral 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7844:16:7844:17|Using onehot encoding for type tstate (stidle0="100000000000000000")
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7825:7:7825:30|Synthesizing work.continuouscounter_uniq_3.behavioral 
Post processing for work.continuouscounter_uniq_3.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7805:7:7805:30|Synthesizing work.continuouscounter_uniq_2.behavioral 
Post processing for work.continuouscounter_uniq_2.behavioral
Post processing for work.fx3statemachine_uniq_0.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":4973:7:4973:16|Synthesizing work.pll_uniq_0.structural 
Post processing for work.pll_uniq_0.structural
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":4958:7:4958:27|Synthesizing work.simpleregister_uniq_0.behavioral 
Post processing for work.simpleregister_uniq_0.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":4931:7:4931:35|Synthesizing work.logicclocksynchronizer_uniq_0.structural 
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7544:7:7544:29|Synthesizing work.dffsynchronizer_uniq_12.behavioral 
Post processing for work.dffsynchronizer_uniq_12.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7531:7:7531:29|Synthesizing work.dffsynchronizer_uniq_11.behavioral 
Post processing for work.dffsynchronizer_uniq_11.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7518:7:7518:29|Synthesizing work.dffsynchronizer_uniq_10.behavioral 
Post processing for work.dffsynchronizer_uniq_10.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7505:7:7505:28|Synthesizing work.dffsynchronizer_uniq_9.behavioral 
Post processing for work.dffsynchronizer_uniq_9.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7492:7:7492:28|Synthesizing work.dffsynchronizer_uniq_8.behavioral 
Post processing for work.dffsynchronizer_uniq_8.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7479:7:7479:28|Synthesizing work.dffsynchronizer_uniq_7.behavioral 
Post processing for work.dffsynchronizer_uniq_7.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7466:7:7466:28|Synthesizing work.dffsynchronizer_uniq_6.behavioral 
Post processing for work.dffsynchronizer_uniq_6.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7453:7:7453:28|Synthesizing work.dffsynchronizer_uniq_5.behavioral 
Post processing for work.dffsynchronizer_uniq_5.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7440:7:7440:28|Synthesizing work.dffsynchronizer_uniq_4.behavioral 
Post processing for work.dffsynchronizer_uniq_4.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7431:7:7431:30|Synthesizing work.resetsynchronizer_uniq_1.behavioral 
Post processing for work.resetsynchronizer_uniq_1.behavioral
Post processing for work.logicclocksynchronizer_uniq_0.structural
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":4914:7:4914:36|Synthesizing work.fx3usbclocksynchronizer_uniq_0.structural 
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7307:7:7307:28|Synthesizing work.dffsynchronizer_uniq_3.behavioral 
Post processing for work.dffsynchronizer_uniq_3.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7294:7:7294:28|Synthesizing work.dffsynchronizer_uniq_2.behavioral 
Post processing for work.dffsynchronizer_uniq_2.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7281:7:7281:28|Synthesizing work.dffsynchronizer_uniq_1.behavioral 
Post processing for work.dffsynchronizer_uniq_1.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7268:7:7268:28|Synthesizing work.dffsynchronizer_uniq_0.behavioral 
Post processing for work.dffsynchronizer_uniq_0.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7259:7:7259:30|Synthesizing work.resetsynchronizer_uniq_0.behavioral 
Post processing for work.resetsynchronizer_uniq_0.behavioral
Post processing for work.fx3usbclocksynchronizer_uniq_0.structural
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":4899:7:4899:25|Synthesizing work.caviar2wsaer_uniq_0.structural 
@N: CD233 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7182:13:7182:14|Using sequential encoding for type tsm
@W: CD604 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7251:12:7251:25|OTHERS clause is not synthesized 
Post processing for work.caviar2wsaer_uniq_0.structural
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":4884:7:4884:38|Synthesizing work.objectmotioncellspiconfig_uniq_0.behavioural 
Post processing for work.objectmotioncellspiconfig_uniq_0.behavioural
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7167:8:7167:9|All reachable assignments to ObjectMotionCellOutput_DP(25) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7167:8:7167:9|All reachable assignments to ObjectMotionCellOutput_DP(26) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7167:8:7167:9|All reachable assignments to ObjectMotionCellOutput_DP(27) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7167:8:7167:9|All reachable assignments to ObjectMotionCellOutput_DP(28) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7167:8:7167:9|All reachable assignments to ObjectMotionCellOutput_DP(29) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7167:8:7167:9|All reachable assignments to ObjectMotionCellOutput_DP(30) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7167:8:7167:9|All reachable assignments to ObjectMotionCellOutput_DP(31) assign '0'; register removed by optimization
@W: CL279 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7167:8:7167:9|Pruning register bits 31 to 25 of ObjectMotionCellInput_DP(31 downto 0)  
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":4835:7:4835:29|Synthesizing work.objectmotioncell_uniq_0.behavioural 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":6712:13:6712:14|Using onehot encoding for type tst (idle="10000000000000")
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":6704:7:6704:27|Synthesizing work.mullercelement_uniq_0.behavioural 
@N: CD364 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7125:16:7125:20|Removed redundant assignment
@N: CD364 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7127:16:7127:20|Removed redundant assignment
Post processing for work.mullercelement_uniq_0.behavioural
@W: CL117 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7121:8:7121:11|Latch generated from process for signal state; possible missing assignment in an if or case statement.
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":6684:7:6684:30|Synthesizing work.continuouscounter_uniq_1.behavioral 
Post processing for work.continuouscounter_uniq_1.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":6664:7:6664:30|Synthesizing work.continuouscounter_uniq_0.behavioral 
Post processing for work.continuouscounter_uniq_0.behavioral
Post processing for work.objectmotioncell_uniq_0.behavioural
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":4818:7:4818:25|Synthesizing work.wsaer2caviar_uniq_0.structural 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":6574:13:6574:14|Using onehot encoding for type tst (idle="10000000")
@W: CD604 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":6655:12:6655:25|OTHERS clause is not synthesized 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":6572:11:6572:20|Signal dwsaer_req is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":6572:22:6572:32|Signal d1wsaer_req is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":6572:34:6572:44|Signal d2wsaer_req is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":6572:46:6572:56|Signal wsaer_data9 is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":6572:58:6572:62|Signal last9 is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":6573:11:6573:20|Signal latched_ev is undriven 
Post processing for work.wsaer2caviar_uniq_0.structural
Post processing for work.toplevel.structural
@W: CL240 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5511:66:5511:73|DAVIS_en is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5511:11:5511:22|WS2CAVIAR_en is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5510:11:5510:19|Bit 0 of signal ot_active is floating -- simulation mismatch possible.
@W: CL252 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5510:11:5510:19|Bit 1 of signal ot_active is floating -- simulation mismatch possible.
@W: CL252 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5510:11:5510:19|Bit 2 of signal ot_active is floating -- simulation mismatch possible.
@W: CL252 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5510:11:5510:19|Bit 3 of signal ot_active is floating -- simulation mismatch possible.
@W: CL252 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5509:11:5509:13|Bit 0 of signal led is floating -- simulation mismatch possible.
@W: CL252 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5509:11:5509:13|Bit 1 of signal led is floating -- simulation mismatch possible.
@W: CL252 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5509:11:5509:13|Bit 2 of signal led is floating -- simulation mismatch possible.
@W: CL240 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":4805:8:4805:22|SyncOutClock_CO is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL169 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5551:8:5551:9|Pruning register testcnt_3(7 downto 0)  
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":6580:8:6580:9|Trying to extract state machine for register cs
Extracted state machine for register cs
State machine has 8 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":6831:8:6831:9|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 14 reachable states with original encodings of:
   00000000000001
   00000000000010
   00000000000100
   00000000001000
   00000000010000
   00000000100000
   00000001000000
   00000010000000
   00000100000000
   00001000000000
   00010000000000
   00100000000000
   01000000000000
   10000000000000
@W: CL260 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":6831:8:6831:9|Pruning register bit 24 of Inhibition1_S(24 downto 0)  
@W: CL260 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":6831:8:6831:9|Pruning register bit 24 of Inhibition2_S(24 downto 0)  
@W: CL246 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":4841:8:4841:19|Input port bits 12 to 9 of pdvsdata_adi(16 downto 0) are unused 
@W: CL246 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":4841:8:4841:19|Input port bits 4 to 0 of pdvsdata_adi(16 downto 0) are unused 
@W: CL246 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":4891:8:4891:26|Input port bits 31 to 25 of configparaminput_di(31 downto 0) are unused 
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":7189:8:7189:9|Trying to extract state machine for register cs
Extracted state machine for register cs
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8011:8:8011:9|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 18 reachable states with original encodings of:
   000000000000000001
   000000000000000010
   000000000000000100
   000000000000001000
   000000000000010000
   000000000000100000
   000000000001000000
   000000000010000000
   000000000100000000
   000000001000000000
   000000010000000000
   000000100000000000
   000001000000000000
   000010000000000000
   000100000000000000
   001000000000000000
   010000000000000000
   100000000000000000
@W: CL246 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5019:8:5019:26|Input port bits 31 to 10 of configparaminput_di(31 downto 0) are unused 
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8276:8:8276:9|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 3 reachable states with original encodings of:
   001
   010
   100
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8754:8:8754:9|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 3 reachable states with original encodings of:
   001
   010
   100
@W: CL189 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8535:8:8535:9|Register bit StateTimestampNext_DP(stdropdata) is always 0, optimizing ...
@W: CL189 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8535:8:8535:9|Register bit StateTimestampNext_DP(stprepareexttrigger) is always 0, optimizing ...
@W: CL189 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8535:8:8535:9|Register bit StateTimestampNext_DP(stprepareimu) is always 0, optimizing ...
@W: CL189 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8535:8:8535:9|Register bit StateTimestampNext_DP(stprepareapsadc) is always 0, optimizing ...
@W: CL189 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8535:8:8535:9|Register bit StateTimestampNext_DP(stpreparedvsaer) is always 0, optimizing ...
@W: CL189 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8535:8:8535:9|Register bit StateTimestampNext_DP(sttimestampwrap) is always 0, optimizing ...
@W: CL189 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8535:8:8535:9|Register bit StateTimestampNext_DP(sttimestampreset) is always 0, optimizing ...
@W: CL189 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8535:8:8535:9|Register bit StateTimestampNext_DP(stidle) is always 0, optimizing ...
@W: CL260 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8535:8:8535:9|Pruning register bit 0 of StateTimestampNext_DP(0 to 12)  
@W: CL260 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8535:8:8535:9|Pruning register bit 2 of StateTimestampNext_DP(0 to 12)  
@W: CL260 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8535:8:8535:9|Pruning register bit 4 of StateTimestampNext_DP(0 to 12)  
@W: CL260 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8535:8:8535:9|Pruning register bit 6 of StateTimestampNext_DP(0 to 12)  
@W: CL260 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8535:8:8535:9|Pruning register bit 8 of StateTimestampNext_DP(0 to 12)  
@W: CL279 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8535:8:8535:9|Pruning register bits 10 to 12 of StateTimestampNext_DP(0 to 12)  
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8535:8:8535:9|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 13 reachable states with original encodings of:
   0000000000001
   0000000000010
   0000000000100
   0000000001000
   0000000010000
   0000000100000
   0000001000000
   0000010000000
   0000100000000
   0001000000000
   0010000000000
   0100000000000
   1000000000000
@W: CL246 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5086:8:5086:26|Input port bits 31 to 1 of configparaminput_di(31 downto 0) are unused 
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9020:8:9020:9|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 3 reachable states with original encodings of:
   001
   010
   100
@W: CL247 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5122:8:5122:24|Input port bit 1 of fifoin1control_si(1 downto 0) is unused 
@W: CL247 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5125:8:5125:24|Input port bit 1 of fifoin2control_si(1 downto 0) is unused 
@W: CL247 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5128:8:5128:24|Input port bit 1 of fifooutcontrol_si(1 downto 0) is unused 
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9160:8:9160:9|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 3 reachable states with original encodings of:
   001
   010
   100
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9295:8:9295:9|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
@W: CL247 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5167:8:5167:24|Input port bit 1 of outfifocontrol_si(1 downto 0) is unused 
@W: CL246 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5188:8:5188:26|Input port bits 31 to 5 of configparaminput_di(31 downto 0) are unused 
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9564:8:9564:9|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 3 reachable states with original encodings of:
   001
   010
   100
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9651:8:9651:9|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 8 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
@W: CL260 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9651:8:9651:9|Pruning register bit 10 of OutFifoData_DO(10 downto 0)  
@W: CL159 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5226:8:5226:24|Input OutFifoControl_SI is unused
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9730:8:9730:9|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 3 reachable states with original encodings of:
   001
   010
   100
@W: CL190 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9778:8:9778:9|Optimizing register bit State_DP(stidle) to a constant 0
@W: CL169 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9778:8:9778:9|Pruning register State_DP(stidle)  
@W: CL159 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5266:8:5266:15|Input Clock_CI is unused
@W: CL159 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5267:8:5267:15|Input Reset_RI is unused
@W: CL159 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5268:8:5268:24|Input OutFifoControl_SI is unused
@W: CL159 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5277:8:5277:20|Input APSADCData_DI is unused
@W: CL159 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5278:8:5278:24|Input APSADCOverflow_SI is unused
@W: CL159 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5282:8:5282:22|Input APSADCConfig_DI is unused
@W: CL246 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5296:8:5296:26|Input port bits 31 to 1 of configparaminput_di(31 downto 0) are unused 
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9887:8:9887:9|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 3 reachable states with original encodings of:
   001
   010
   100
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":10608:8:10608:9|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 29 reachable states with original encodings of:
   00000000000000000000000000001
   00000000000000000000000000010
   00000000000000000000000000100
   00000000000000000000000001000
   00000000000000000000000010000
   00000000000000000000000100000
   00000000000000000000001000000
   00000000000000000000010000000
   00000000000000000000100000000
   00000000000000000001000000000
   00000000000000000010000000000
   00000000000000000100000000000
   00000000000000001000000000000
   00000000000000010000000000000
   00000000000000100000000000000
   00000000000001000000000000000
   00000000000010000000000000000
   00000000000100000000000000000
   00000000001000000000000000000
   00000000010000000000000000000
   00000000100000000000000000000
   00000001000000000000000000000
   00000010000000000000000000000
   00000100000000000000000000000
   00001000000000000000000000000
   00010000000000000000000000000
   00100000000000000000000000000
   01000000000000000000000000000
   10000000000000000000000000000
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":10207:8:10207:9|Trying to extract state machine for register I2CState_DP
Extracted state machine for register I2CState_DP
State machine has 10 reachable states with original encodings of:
   0000000001
   0000000010
   0000000100
   0000001000
   0000010000
   0000100000
   0001000000
   0010000000
   0100000000
   1000000000
@W: CL247 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5337:8:5337:24|Input port bit 1 of outfifocontrol_si(1 downto 0) is unused 
@W: CL246 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5357:8:5357:26|Input port bits 31 to 8 of configparaminput_di(31 downto 0) are unused 
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11438:8:11438:9|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 3 reachable states with original encodings of:
   001
   010
   100
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11658:8:11658:9|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 3 reachable states with original encodings of:
   001
   010
   100
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11563:8:11563:9|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 4 reachable states with original encodings of:
   0001
   0010
   0100
   1000
@W: CL247 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5399:8:5399:24|Input port bit 1 of outfifocontrol_si(1 downto 0) is unused 
@W: CL246 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":5421:8:5421:26|Input port bits 31 to 24 of configparaminput_di(31 downto 0) are unused 
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11973:8:11973:9|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 4 reachable states with original encodings of:
   0001
   0010
   0100
   1000
@W: CL159 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":4764:8:4764:30|Input SPIAlternativeSelect_SI is unused

At c_vhdl Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 127MB peak: 142MB)

# Wed Oct 08 14:39:35 2014

###########################################################]
@I::"C:\lscc\diamond\3.2_x64\synpbase\lib\lucent\ecp3.v"
@I::"C:\lscc\diamond\3.2_x64\synpbase\lib\lucent\pmi_def.v"
@I::"C:\lscc\diamond\3.2_x64\synpbase\lib\vlog\umr_capim.v"
@I::"C:\lscc\diamond\3.2_x64\synpbase\lib\vlog\scemi_objects.v"
@I::"C:\lscc\diamond\3.2_x64\synpbase\lib\vlog\scemi_pipes.svh"
@I::"C:\lscc\diamond\3.2_x64\synpbase\lib\vlog\hypermods.v"
@I::"C:\lscc\diamond\3.2_x64\cae_library\synthesis\verilog\pmi_def.v"
@I::"C:\lscc\diamond\3.2_x64\module\reveal\src\ertl\ertl.v"
@I::"C:\lscc\diamond\3.2_x64\module\reveal\src\rvl_j2w_module\rvl_j2w_module.v"
@I::"C:\lscc\diamond\3.2_x64\module\reveal\src\rvl_j2w_module\wb2sci.v"
@I::"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\toplevel_la0_trig_gen.v"
@I::"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\toplevel_la0_gen.v"
Verilog syntax check successful!
@N: CG364 :"C:\lscc\diamond\3.2_x64\cae_library\synthesis\verilog\pmi_def.v":1077:7:1077:13|Synthesizing module pmi_pll

@N: CG364 :"C:\lscc\diamond\3.2_x64\cae_library\synthesis\verilog\pmi_def.v":501:7:501:17|Synthesizing module pmi_fifo_dc

	pmi_data_width_w=32'b00000000000000000000000000010000
	pmi_data_width_r=32'b00000000000000000000000000010000
	pmi_data_depth_w=32'b00000000000000000000000000100000
	pmi_data_depth_r=32'b00000000000000000000000000100000
	pmi_full_flag=32'b00000000000000000000000000100000
	pmi_empty_flag=32'b00000000000000000000000000000000
	pmi_almost_full_flag=32'b00000000000000000000000000011110
	pmi_almost_empty_flag=32'b00000000000000000000000000001000
	pmi_regmode=40'b0110111001101111011100100110010101100111
	pmi_resetmode=40'b0110000101110011011110010110111001100011
	pmi_family=32'b01000101010000110101000000110011
	module_type=88'b0111000001101101011010010101111101100110011010010110011001101111010111110110010001100011
	pmi_implementation=24'b010001010100001001010010
   Generated name = pmi_fifo_dc_Z1_layer1

@N: CG364 :"C:\lscc\diamond\3.2_x64\cae_library\synthesis\verilog\pmi_def.v":532:7:532:14|Synthesizing module pmi_fifo

	pmi_data_width=32'b00000000000000000000000000001111
	pmi_data_depth=32'b00000000000000000000000000010000
	pmi_full_flag=32'b00000000000000000000000000010000
	pmi_empty_flag=32'b00000000000000000000000000000000
	pmi_almost_full_flag=32'b00000000000000000000000000001110
	pmi_almost_empty_flag=32'b00000000000000000000000000000100
	pmi_regmode=40'b0110111001101111011100100110010101100111
	pmi_family=32'b01000101010000110101000000110011
	module_type=64'b0111000001101101011010010101111101100110011010010110011001101111
	pmi_implementation=24'b010001010100001001010010
   Generated name = pmi_fifo_15s_16s_16s_0s_14s_4s_noreg_ECP3_pmi_fifo_EBR_2_layer1

@N: CG364 :"C:\lscc\diamond\3.2_x64\cae_library\synthesis\verilog\pmi_def.v":532:7:532:14|Synthesizing module pmi_fifo

	pmi_data_width=32'b00000000000000000000000000001111
	pmi_data_depth=32'b00000000000000000000000010000000
	pmi_full_flag=32'b00000000000000000000000010000000
	pmi_empty_flag=32'b00000000000000000000000000000000
	pmi_almost_full_flag=32'b00000000000000000000000001111000
	pmi_almost_empty_flag=32'b00000000000000000000000000001000
	pmi_regmode=40'b0110111001101111011100100110010101100111
	pmi_family=32'b01000101010000110101000000110011
	module_type=64'b0111000001101101011010010101111101100110011010010110011001101111
	pmi_implementation=24'b010001010100001001010010
   Generated name = pmi_fifo_15s_128s_128s_0s_120s_8s_noreg_ECP3_pmi_fifo_EBR_3_layer1

@N: CG364 :"C:\lscc\diamond\3.2_x64\cae_library\synthesis\verilog\pmi_def.v":532:7:532:14|Synthesizing module pmi_fifo

	pmi_data_width=32'b00000000000000000000000000001111
	pmi_data_depth=32'b00000000000000000000000000001110
	pmi_full_flag=32'b00000000000000000000000000001110
	pmi_empty_flag=32'b00000000000000000000000000000000
	pmi_almost_full_flag=32'b00000000000000000000000000000111
	pmi_almost_empty_flag=32'b00000000000000000000000000000111
	pmi_regmode=40'b0110111001101111011100100110010101100111
	pmi_family=32'b01000101010000110101000000110011
	module_type=64'b0111000001101101011010010101111101100110011010010110011001101111
	pmi_implementation=24'b010001010100001001010010
   Generated name = pmi_fifo_15s_14s_14s_0s_7s_7s_noreg_ECP3_pmi_fifo_EBR_4_layer1

@N: CG364 :"C:\lscc\diamond\3.2_x64\cae_library\synthesis\verilog\pmi_def.v":532:7:532:14|Synthesizing module pmi_fifo

	pmi_data_width=32'b00000000000000000000000000001111
	pmi_data_depth=32'b00000000000000000000000000000100
	pmi_full_flag=32'b00000000000000000000000000000100
	pmi_empty_flag=32'b00000000000000000000000000000000
	pmi_almost_full_flag=32'b00000000000000000000000000000011
	pmi_almost_empty_flag=32'b00000000000000000000000000000001
	pmi_regmode=40'b0110111001101111011100100110010101100111
	pmi_family=32'b01000101010000110101000000110011
	module_type=64'b0111000001101101011010010101111101100110011010010110011001101111
	pmi_implementation=24'b010001010100001001010010
   Generated name = pmi_fifo_15s_4s_4s_0s_3s_1s_noreg_ECP3_pmi_fifo_EBR_5_layer1

@N: CG364 :"C:\lscc\diamond\3.2_x64\cae_library\synthesis\verilog\pmi_def.v":1162:7:1162:16|Synthesizing module jtagconn16







@N: CG364 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\toplevel_la0_trig_gen.v":11:7:11:23|Synthesizing module toplevel_la0_trig



@N: CG364 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\toplevel_la0_gen.v":12:7:12:18|Synthesizing module toplevel_la0

@W: CL159 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\toplevel_la0_gen.v":52:7:52:13|Input reset_n is unused
@W: CL159 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\toplevel_la0_gen.v":64:7:64:16|Input trigger_en is unused

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 86MB peak: 96MB)

# Wed Oct 08 14:39:36 2014

###########################################################]
Synopsys Netlist Linker, version comp201309rcp1, Build 147R, built Apr 16 2014
@N|Running in 64-bit mode
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\synwork\layer0.srs changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\synwork\layer1.srs changed - recompiling
@W: Z198 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8223:34:8223:60|Unbound component pmi_fifo_dc_Z1_layer1 of instance fifoDualClock 
@W: Z198 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":8968:25:8968:48|Unbound component pmi_fifo_15s_16s_16s_0s_14s_4s_noreg_ECP3_pmi_fifo_EBR_2_layer1 of instance fifo 
@W: Z198 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9108:25:9108:48|Unbound component pmi_fifo_15s_16s_16s_0s_14s_4s_noreg_ECP3_pmi_fifo_EBR_2_layer1 of instance fifo 
@W: Z198 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9512:25:9512:48|Unbound component pmi_fifo_15s_16s_16s_0s_14s_4s_noreg_ECP3_pmi_fifo_EBR_2_layer1 of instance fifo 
@W: Z198 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9678:25:9678:48|Unbound component pmi_fifo_15s_128s_128s_0s_120s_8s_noreg_ECP3_pmi_fifo_EBR_3_layer1 of instance fifo 
@W: Z198 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":9835:25:9835:48|Unbound component pmi_fifo_15s_14s_14s_0s_7s_7s_noreg_ECP3_pmi_fifo_EBR_4_layer1 of instance fifo 
@W: Z198 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd":11386:25:11386:48|Unbound component pmi_fifo_15s_4s_4s_0s_3s_1s_noreg_ECP3_pmi_fifo_EBR_5_layer1 of instance fifo 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\synwork\SeeBetterLogic_FX3_SeeBetterLogic_FX3_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 83MB peak: 85MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Oct 08 14:39:36 2014

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:06s realtime, 0h:00m:05s cputime
# Wed Oct 08 14:39:36 2014

###########################################################]
