# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab_6.srcs/sources_1/new/clk9600.v" \
"../../../../lab_6.srcs/sources_1/new/mod11.v" \
"../../../../lab_6.srcs/sources_1/new/parity_gen.v" \
"../../../../lab_6.srcs/sources_1/new/shift_reg.v" \
"../../../../lab_6.srcs/sources_1/new/uart_transmit.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
