// SPDX-License-Identifier: GPL-2.0
/*
 * (C) Copyright 2012-2016 Stephen Warren
 */

#define LOG_CATEGORY LOGC_BOARD

#include <config.h>
#include <dm.h>
#include <env.h>
#include <event.h>
#include <efi_loader.h>
#include <efi_variable.h>
#include <fdtdec.h>
#include <linux/string.h>
#include <fdt_support.h>
#include <fdt_simplefb.h>
#include <init.h>
#include <memalign.h>
#include <mmc.h>
#include <pci.h>
#include <asm/gpio.h>
#include <asm/io.h>
#include <asm/arch/mbox.h>
#include <asm/arch/msg.h>
#include <asm/arch/sdhci.h>
#include <asm/global_data.h>
#include <dm/platform_data/serial_bcm283x_mu.h>
#include <broadcom/bcm_board_types.h>
#ifdef CONFIG_BCM2712
#endif
#ifdef CONFIG_ARM64
#include <asm/armv8/mmu.h>
#endif
#include <watchdog.h>
#include <dm/pinctrl.h>
#include <dm/ofnode.h>
#include <dm/device-internal.h>
#include <dm/uclass.h>
#include <acpi/acpi_table.h>
#include <acpi/acpigen.h>
#include <dm/lists.h>
#include <tables_csum.h>
#if defined(CONFIG_BCM2712) && defined(CONFIG_CYCLIC)
#include <cyclic.h>
#endif

DECLARE_GLOBAL_DATA_PTR;

/* Assigned in lowlevel_init.S
 * Push the variable into the .data section so that it
 * does not get cleared later.
 */
unsigned long __section(".data") fw_dtb_pointer;

/* TODO(sjg@chromium.org): Move these to the msg.c file */
struct msg_get_arm_mem {
	struct bcm2835_mbox_hdr hdr;
	struct bcm2835_mbox_tag_get_arm_mem get_arm_mem;
	u32 end_tag;
};

struct msg_get_board_rev {
	struct bcm2835_mbox_hdr hdr;
	struct bcm2835_mbox_tag_get_board_rev get_board_rev;
	u32 end_tag;
};

struct msg_get_board_serial {
	struct bcm2835_mbox_hdr hdr;
	struct bcm2835_mbox_tag_get_board_serial get_board_serial;
	u32 end_tag;
};

struct msg_get_mac_address {
	struct bcm2835_mbox_hdr hdr;
	struct bcm2835_mbox_tag_get_mac_address get_mac_address;
	u32 end_tag;
};

struct msg_get_clock_rate {
	struct bcm2835_mbox_hdr hdr;
	struct bcm2835_mbox_tag_get_clock_rate get_clock_rate;
	u32 end_tag;
};

struct efi_fw_image fw_images[] = {
	{
		.fw_name = u"RPI_UBOOT",
		.image_index = 1,
	},
};

struct efi_capsule_update_info update_info = {
	.dfu_string = "mmc 0=u-boot.bin fat 0 1",
	.num_images = ARRAY_SIZE(fw_images),
	.images = fw_images,
};

#ifdef CONFIG_ARM64
#define DTB_DIR "broadcom/"
#else
#define DTB_DIR ""
#endif

/*
 * https://www.raspberrypi.com/documentation/computers/raspberry-pi.html#raspberry-pi-revision-codes
 */
struct rpi_model {
	const char *name;
	const char *const *fdtfiles;
	size_t fdtcount;
	bool has_onboard_eth;
};

#define FDTFILES(...)                    \
	(const char *[]){ __VA_ARGS__ }, \
		sizeof((const char *[]){ __VA_ARGS__ }) / sizeof(const char *)

static const struct rpi_model rpi_model_unknown = {
	"Unknown model",
	FDTFILES(DTB_DIR "bcm283x-rpi-other.dtb"),
	false,
};

static const struct rpi_model rpi_models_new_scheme[] = {
	[0x0] = {
		"Model A",
		FDTFILES(DTB_DIR "bcm2835-rpi-a.dtb"),
		false,
	},
	[0x1] = {
		"Model B",
		FDTFILES(DTB_DIR "bcm2835-rpi-b.dtb"),
		true,
	},
	[0x2] = {
		"Model A+",
		FDTFILES(DTB_DIR "bcm2835-rpi-a-plus.dtb"),
		false,
	},
	[0x3] = {
		"Model B+",
		FDTFILES(DTB_DIR "bcm2835-rpi-b-plus.dtb"),
		true,
	},
	[0x4] = {
		"2 Model B",
		FDTFILES(DTB_DIR "bcm2836-rpi-2-b.dtb"),
		true,
	},
	[0x6] = {
		"Compute Module",
		FDTFILES(DTB_DIR "bcm2835-rpi-cm.dtb"),
		false,
	},
	[0x8] = {
		"3 Model B",
		FDTFILES(DTB_DIR "bcm2837-rpi-3-b.dtb"),
		true,
	},
	[0x9] = {
		"Zero",
		FDTFILES(DTB_DIR "bcm2835-rpi-zero.dtb"),
		false,
	},
	[0xA] = {
		"Compute Module 3",
		FDTFILES(DTB_DIR "bcm2837-rpi-cm3.dtb"),
		false,
	},
	[0xC] = {
		"Zero W",
		FDTFILES(DTB_DIR "bcm2835-rpi-zero-w.dtb"),
		false,
	},
	[0xD] = {
		"3 Model B+",
		FDTFILES(DTB_DIR "bcm2837-rpi-3-b-plus.dtb"),
		true,
	},
	[0xE] = {
		"3 Model A+",
		FDTFILES(DTB_DIR "bcm2837-rpi-3-a-plus.dtb"),
		false,
	},
	[0x10] = {
		"Compute Module 3+",
		FDTFILES(DTB_DIR "bcm2837-rpi-cm3.dtb"),
		false,
	},
	[0x11] = {
		"4 Model B",
		FDTFILES(DTB_DIR "bcm2711-rpi-4-b.dtb"),
		true,
	},
	[0x12] = {
		"Zero 2 W",
		FDTFILES(DTB_DIR "bcm2837-rpi-zero-2-w.dtb"),
		false,
	},
	[0x13] = {
		"400",
		FDTFILES(DTB_DIR "bcm2711-rpi-400.dtb"),
		true,
	},
	[0x14] = {
		"Compute Module 4",
		FDTFILES(DTB_DIR "bcm2711-rpi-cm4.dtb"),
		true,
	},
	[0x17] = {
		"5 Model B",
		FDTFILES(
			[0] = DTB_DIR "bcm2712-rpi-5-b.dtb",
			[1] = DTB_DIR "bcm2712-d-rpi-5-b.dtb"
		),
		true,
	},
	[0x18] = {
		"Compute Module 5",
		FDTFILES(DTB_DIR "bcm2712-rpi-cm5-cm5io.dtb"),
		true,
	},
	[0x19] = {
		"500",
		FDTFILES(DTB_DIR "bcm2712-rpi-500.dtb"),
		true,
	},
	[0x1A] = {
		"Compute Module 5 Lite",
		FDTFILES(DTB_DIR "bcm2712-rpi-cm5l-cm5io.dtb"),
		true,
	},
};

static const struct rpi_model rpi_models_old_scheme[] = {
	[0x2] = {
		"Model B",
		FDTFILES(DTB_DIR "bcm2835-rpi-b.dtb"),
		true,
	},
	[0x3] = {
		"Model B",
		FDTFILES(DTB_DIR "bcm2835-rpi-b.dtb"),
		true,
	},
	[0x4] = {
		"Model B rev2",
		FDTFILES(DTB_DIR "bcm2835-rpi-b-rev2.dtb"),
		true,
	},
	[0x5] = {
		"Model B rev2",
		FDTFILES(DTB_DIR "bcm2835-rpi-b-rev2.dtb"),
		true,
	},
	[0x6] = {
		"Model B rev2",
		FDTFILES(DTB_DIR "bcm2835-rpi-b-rev2.dtb"),
		true,
	},
	[0x7] = {
		"Model A",
		FDTFILES(DTB_DIR "bcm2835-rpi-a.dtb"),
		false,
	},
	[0x8] = {
		"Model A",
		FDTFILES(DTB_DIR "bcm2835-rpi-a.dtb"),
		false,
	},
	[0x9] = {
		"Model A",
		FDTFILES(DTB_DIR "bcm2835-rpi-a.dtb"),
		false,
	},
	[0xd] = {
		"Model B rev2",
		FDTFILES(DTB_DIR "bcm2835-rpi-b-rev2.dtb"),
		true,
	},
	[0xe] = {
		"Model B rev2",
		FDTFILES(DTB_DIR "bcm2835-rpi-b-rev2.dtb"),
		true,
	},
	[0xf] = {
		"Model B rev2",
		FDTFILES(DTB_DIR "bcm2835-rpi-b-rev2.dtb"),
		true,
	},
	[0x10] = {
		"Model B+",
		FDTFILES(DTB_DIR "bcm2835-rpi-b-plus.dtb"),
		true,
	},
	[0x11] = {
		"Compute Module",
		FDTFILES(DTB_DIR "bcm2835-rpi-cm.dtb"),
		false,
	},
	[0x12] = {
		"Model A+",
		FDTFILES(DTB_DIR "bcm2835-rpi-a-plus.dtb"),
		false,
	},
	[0x13] = {
		"Model B+",
		FDTFILES(DTB_DIR "bcm2835-rpi-b-plus.dtb"),
		true,
	},
	[0x14] = {
		"Compute Module",
		FDTFILES(DTB_DIR "bcm2835-rpi-cm.dtb"),
		false,
	},
	[0x15] = {
		"Model A+",
		FDTFILES(DTB_DIR "bcm2835-rpi-a-plus.dtb"),
		false,
	},
};

static uint32_t revision;
static uint32_t rev_scheme;
static uint32_t rev_type;
static const struct rpi_model *model;

int dram_init(void)
{
	ALLOC_CACHE_ALIGN_BUFFER(struct msg_get_arm_mem, msg, 1);
	int ret;

	BCM2835_MBOX_INIT_HDR(msg);
	BCM2835_MBOX_INIT_TAG(&msg->get_arm_mem, GET_ARM_MEMORY);

	ret = bcm2835_mbox_call_prop(BCM2835_MBOX_PROP_CHAN, &msg->hdr);
	if (ret) {
		printf("bcm2835: Could not query ARM memory size\n");
		return -1;
	}

	gd->ram_size = msg->get_arm_mem.body.resp.mem_size;

	/*
	 * In some configurations the memory size returned by VideoCore
	 * is not aligned to the section size, what is mandatory for
	 * the u-boot's memory setup.
	 */
	gd->ram_size &= ~MMU_SECTION_SIZE;

	return 0;
}

#ifdef CONFIG_OF_BOARD
int dram_init_banksize(void)
{
	phys_addr_t total_size = 0;
	int i;
	int ret;

	ret = fdtdec_setup_memory_banksize();
	if (ret)
		return ret;

	ret = fdtdec_setup_mem_size_base();
	if (ret)
		return ret;

	/* Update gd->ram_size to reflect total RAM across all banks */
	for (i = 0; i < CONFIG_NR_DRAM_BANKS; i++) {
		if (gd->bd->bi_dram[i].size == 0)
			break;
		total_size += gd->bd->bi_dram[i].size;
	}
	gd->ram_size = total_size;

	return 0;
}
#endif

static void set_fdtfile(void)
{
	const char *fdtfile;
	int rev = revision & 0x0f;

	if (env_get("fdtfile"))
		return;

	/* set the first entry as default */
	fdtfile = model->fdtfiles[0];

	if (rev < model->fdtcount)
		fdtfile = model->fdtfiles[rev];

	env_set("fdtfile", fdtfile);
}

/*
 * Allow U-Boot to use its control FDT with extlinux if one is not provided.
 * This will then go through the usual fixups that U-Boot does, before being
 * handed off to Linux
 */
static void set_fdt_addr(void)
{
	env_set_hex("fdt_addr", (ulong)gd->fdt_blob);
}

/*
 * Prevent relocation from stomping on a firmware provided FDT blob.
 */
phys_addr_t board_get_usable_ram_top(phys_size_t total_size)
{
	if ((gd->ram_top - fw_dtb_pointer) > SZ_64M)
		return gd->ram_top;
	return fw_dtb_pointer & ~0xffff;
}

static void set_usbethaddr(void)
{
	ALLOC_CACHE_ALIGN_BUFFER(struct msg_get_mac_address, msg, 1);
	int ret;

	if (!model->has_onboard_eth)
		return;

	if (env_get("usbethaddr"))
		return;

	BCM2835_MBOX_INIT_HDR(msg);
	BCM2835_MBOX_INIT_TAG(&msg->get_mac_address, GET_MAC_ADDRESS);

	ret = bcm2835_mbox_call_prop(BCM2835_MBOX_PROP_CHAN, &msg->hdr);
	if (ret) {
		printf("bcm2835: Could not query MAC address\n");
		/* Ignore error; not critical */
		return;
	}

	eth_env_set_enetaddr("usbethaddr", msg->get_mac_address.body.resp.mac);

	if (!env_get("ethaddr"))
		env_set("ethaddr", env_get("usbethaddr"));

	return;
}

#ifdef CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
static void set_board_info(void)
{
	char s[11];

	snprintf(s, sizeof(s), "0x%X", revision);
	env_set("board_revision", s);
	snprintf(s, sizeof(s), "%u", rev_scheme);
	env_set("board_rev_scheme", s);
	/* Can't rename this to board_rev_type since it's an ABI for scripts */
	snprintf(s, sizeof(s), "0x%X", rev_type);
	env_set("board_rev", s);
	env_set("board_name", model->name);
}
#endif /* CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG */

static void set_serial_number(void)
{
	ALLOC_CACHE_ALIGN_BUFFER(struct msg_get_board_serial, msg, 1);
	int ret;
	char serial_string[17] = { 0 };

	if (env_get("serial#"))
		return;

	BCM2835_MBOX_INIT_HDR(msg);
	BCM2835_MBOX_INIT_TAG_NO_REQ(&msg->get_board_serial, GET_BOARD_SERIAL);

	ret = bcm2835_mbox_call_prop(BCM2835_MBOX_PROP_CHAN, &msg->hdr);
	if (ret) {
		printf("bcm2835: Could not query board serial\n");
		/* Ignore error; not critical */
		return;
	}

	snprintf(serial_string, sizeof(serial_string), "%016llx",
		 msg->get_board_serial.body.resp.serial);
	env_set("serial#", serial_string);
}

/*
 * Locate the VPU-populated bootloader EEPROM config (blconfig nvmem-rmem
 * region) in the firmware DT.  Some firmware versions don't add the
 * "blconfig" alias, so fall back to a compatible-string scan.  Returns the
 * node offset in *fw_fdt, or < 0 if not found.
 */
static int rpi_find_blconfig(void *fw_fdt)
{
	int node;

	node = fdt_path_offset(fw_fdt, "blconfig");
	if (node >= 0)
		return node;

	return fdt_node_offset_by_compatible(fw_fdt, -1,
					     "raspberrypi,bootloader-config");
}

/*
 * Expose the VPU-populated bootloader EEPROM config (blconfig nvmem-rmem
 * region in the firmware DT) as environment variables so that scripts can
 * read or fatwrite the plain-text config without parsing the firmware DT.
 */
static bool set_blconfig_env_from_fdt(void)
{
	void *fw_fdt = (void *)fw_dtb_pointer;
	struct fdt_resource res;
	int node;

	if (!fw_fdt || fdt_magic(fw_fdt) != FDT_MAGIC)
		return false;

	node = rpi_find_blconfig(fw_fdt);
	if (node < 0)
		return false;

	if (fdt_get_resource(fw_fdt, node, "reg", 0, &res))
		return false;
	if (!res.start || res.start == res.end)
		return false;

	env_set_hex("blconfig_addr", (ulong)res.start);
	env_set_hex("blconfig_size", (ulong)(res.end - res.start + 1));
	return true;
}

static void set_blconfig_env(void)
{
	/*
	 * Publish blconfig_addr/blconfig_size from the firmware DT. On Pi 5
	 * these locate the live EEPROM config that rpi_publish_bootloader_vars()
	 * mirrors into the BootloaderConfig UEFI variable for the BMC.
	 *
	 * The full pieeprom.bin is no longer dumped here: the BMC reads the
	 * config over I2C and owns the pieeprom image file lifecycle itself, so
	 * the SPI read (rpi5_bootspi_export_pieeprom) that fed the old PREBOOT
	 * fatwrite is gone — as is its ~2 s cost on every boot.
	 */
	set_blconfig_env_from_fdt();
}

#if IS_ENABLED(CONFIG_BOARD_EARLY_INIT_R)
#ifdef CONFIG_BCM2712
/*
 * Find the RP1 south bridge's node in the control DT.
 *
 * Both the mainline rp1-nexus.dtsi and the firmware DTBs spell the compatible
 * with a short device ID ("pci1de4,1"), but the generated form is four digits,
 * so accept either - the same pair pci_find_and_bind_driver() tries.
 */
static ofnode rpi5_find_rp1_node(void)
{
	static const char * const fmts[] = { "pci%04x,%x", "pci%04x,%04x" };
	char compat[20];
	ofnode node;
	int i;

	for (i = 0; i < ARRAY_SIZE(fmts); i++) {
		snprintf(compat, sizeof(compat), fmts[i],
			 PCI_VENDOR_ID_RPI, PCI_DEVICE_ID_RP1_C0);
		node = ofnode_by_compatible(ofnode_null(), compat);
		if (ofnode_valid(node))
			return node;
	}

	return ofnode_null();
}

/*
 * Bring up the PCIe host bridge in front of RP1, and only that one.
 *
 * The environment lives in an I2C EEPROM on RP1 i2c1, but RP1 is a PCIe
 * endpoint: until its host bridge is enumerated nothing binds RP1, so
 * rp1_bind() never scans the DT subtree and no UCLASS_I2C device exists.
 * initr_env() runs long before anything else touches PCI (board_late_init's
 * RP1 scan, then PREBOOT's "pci enum"), so env/eeprom.c finds no bus and
 * U-Boot quietly falls back to the built-in default environment - taking
 * serial#, and with it the SMBIOS system serial/UUID, along with it.
 *
 * Probing one UCLASS_PCI device enumerates and auto-configures its whole
 * domain, which is all the I2C bus needs. The other controllers - notably the
 * external PCIe slot, whose probe spends ~200ms training a link that is not
 * there when no HAT is fitted - are left to board_late_init as before.
 *
 * RP1 itself is not probed here: the parent walk in the eventual i2c
 * probe does that, so the BAR fixup in rp1_probe() still runs exactly once,
 * after pci_auto_config_devices() has assigned the BARs.
 *
 * The bridge is found by walking up from RP1 rather than by path, so this
 * follows the endpoint wherever the firmware DTB places it. If RP1 is not
 * described behind a bridge there is nothing to enumerate; the EEPROM is
 * unreachable either way and env falls back to its default as before.
 */
static void rpi5_pci_enum_rp1(void)
{
	struct udevice *bus;
	ofnode node;

#ifdef CONFIG_BOARD_TYPES
	if (gd->board_type < RPI_BOARD_TYPE_RPI5_FAMILY_MIN ||
	    gd->board_type > RPI_BOARD_TYPE_RPI5_FAMILY_MAX)
		return;
#endif

	node = rpi5_find_rp1_node();
	if (!ofnode_valid(node)) {
		log_debug("no RP1 node in DT, leaving PCI to board_late_init\n");
		return;
	}

	for (node = ofnode_get_parent(node); ofnode_valid(node);
	     node = ofnode_get_parent(node)) {
		if (!uclass_get_device_by_ofnode(UCLASS_PCI, node, &bus)) {
			log_debug("enumerated %s for the RP1 i2c bus\n",
				  bus->name);
			return;
		}
	}

	log_debug("RP1 has no PCI host bridge ancestor\n");
}
#else
static inline void rpi5_pci_enum_rp1(void) { }
#endif /* CONFIG_BCM2712 */

int board_early_init_r(void)
{
	/* Must run before initr_env(): the environment is behind RP1's PCIe. */
	rpi5_pci_enum_rp1();

	return 0;
}
#endif /* CONFIG_BOARD_EARLY_INIT_R */

int misc_init_r(void)
{
	set_fdt_addr();
	set_fdtfile();
	set_usbethaddr();
#ifdef CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
	set_board_info();
#endif
	set_serial_number();
	set_blconfig_env();

	return 0;
}

static void get_board_revision(void)
{
	ALLOC_CACHE_ALIGN_BUFFER(struct msg_get_board_rev, msg, 1);
	int ret;
	const struct rpi_model *models;
	uint32_t models_count;
	ofnode node;

	BCM2835_MBOX_INIT_HDR(msg);
	BCM2835_MBOX_INIT_TAG(&msg->get_board_rev, GET_BOARD_REV);

	ret = bcm2835_mbox_call_prop(BCM2835_MBOX_PROP_CHAN, &msg->hdr);
	if (ret) {
		/* Ignore error; not critical */
		node = ofnode_path("/system");
		if (!ofnode_valid(node)) {
			printf("bcm2835: Could not find /system node\n");
			return;
		}

		ret = ofnode_read_u32(node, "linux,revision", &revision);
		if (ret) {
			printf("bcm2835: Could not find linux,revision\n");
			return;
		}
	} else {
		revision = msg->get_board_rev.body.resp.rev;
	}

	/*
	 * For details of old-vs-new scheme, see:
	 * https://github.com/pimoroni/RPi.version/blob/master/RPi/version.py
	 * http://www.raspberrypi.org/forums/viewtopic.php?f=63&t=99293&p=690282
	 * (a few posts down)
	 *
	 * For the RPi 1, bit 24 is the "warranty bit", so we mask off just the
	 * lower byte to use as the board rev:
	 * http://www.raspberrypi.org/forums/viewtopic.php?f=63&t=98367&start=250
	 * http://www.raspberrypi.org/forums/viewtopic.php?f=31&t=20594
	 */
	if (revision & 0x800000) {
		rev_scheme = 1;
		rev_type = (revision >> 4) & 0xff;
		models = rpi_models_new_scheme;
		models_count = ARRAY_SIZE(rpi_models_new_scheme);
	} else {
		rev_scheme = 0;
		rev_type = revision & 0xff;
		models = rpi_models_old_scheme;
		models_count = ARRAY_SIZE(rpi_models_old_scheme);
	}
	if (rev_type >= models_count) {
		printf("RPI: Board rev 0x%x outside known range\n", rev_type);
		model = &rpi_model_unknown;
	} else if (!models[rev_type].name) {
		printf("RPI: Board rev 0x%x unknown\n", rev_type);
		model = &rpi_model_unknown;
	} else {
		model = &models[rev_type];
	}

#ifdef CONFIG_BOARD_TYPES
	gd->board_type = rev_type;
#endif

	printf("RPI %s (0x%x)\n", model->name, revision);
}

int board_init(void)
{
	get_board_revision();

	gd->bd->bi_boot_params = 0x100;

	return bcm2835_power_on_module(BCM2835_MBOX_POWER_DEVID_USB_HCD);
}

/*
 * If the firmware passed a device tree use it for U-Boot.
 */
int board_fdt_blob_setup(void **fdtp)
{
	if (fdt_magic(fw_dtb_pointer) != FDT_MAGIC)
		return -ENXIO;

	*fdtp = (void *)fw_dtb_pointer;

	return 0;
}

int copy_property(void *dst, void *src, char *path, char *property)
{
	int dst_offset, src_offset;
	const fdt32_t *prop;
	int len;

	src_offset = fdt_path_offset(src, path);
	dst_offset = fdt_path_offset(dst, path);

	if (src_offset < 0 || dst_offset < 0)
		return -1;

	prop = fdt_getprop(src, src_offset, property, &len);
	if (!prop)
		return -1;

	return fdt_setprop(dst, dst_offset, property, prop, len);
}

/* Copy tweaks from the firmware dtb to the loaded dtb */
void update_fdt_from_fw(void *fdt, void *fw_fdt)
{
	/* Using dtb from firmware directly; leave it alone */
	if (fdt == fw_fdt)
		return;

	/* The firmware provides a more precise model; so copy that */
	copy_property(fdt, fw_fdt, "/", "model");

	/* memory reserve as suggested by the firmware */
	copy_property(fdt, fw_fdt, "/", "memreserve");

	/* copy the CMA memory setting from the firmware DT to linux */
	copy_property(fdt, fw_fdt, "/reserved-memory/linux,cma", "size");

	/* Adjust dma-ranges for the SD card and PCI bus as they can depend on
	 * the SoC revision
	 */
	copy_property(fdt, fw_fdt, "emmc2bus", "dma-ranges");	/* RPi4 */
	copy_property(fdt, fw_fdt, "pcie0", "dma-ranges");	/* RPi4 alias */
	/*
	 * RPi5 (BCM2712): the firmware DT exposes no pcie0/1/2 aliases, so the
	 * alias-based call above silently fails. Use the absolute AXI paths:
	 *   pcie@1000100000  first root port
	 *   pcie@1000110000  second root port (NVMe)
	 *   pcie@1000120000  third root port (RP1 southbridge)
	 * All three need their firmware-provided dma-ranges (adjusted per
	 * silicon revision).
	 */
	copy_property(fdt, fw_fdt, "/axi/pcie@1000100000", "dma-ranges");
	copy_property(fdt, fw_fdt, "/axi/pcie@1000110000", "dma-ranges");
	copy_property(fdt, fw_fdt, "/axi/pcie@1000120000", "dma-ranges");

	/* Bootloader configuration template exposes as nvmem */
	if (copy_property(fdt, fw_fdt, "blconfig", "reg") == 0)
		copy_property(fdt, fw_fdt, "blconfig", "status");

	/* kernel address randomisation seed as provided by the firmware */
	copy_property(fdt, fw_fdt, "/chosen", "kaslr-seed");

	/* warnings from the firmware (if any) */
	copy_property(fdt, fw_fdt, "/chosen", "user-warnings");

	/* firmware logs - used by the vclog utility */
	copy_property(fdt, fw_fdt, "/chosen", "log");

	/* MAC address set by firmware on both RPi4 (GENET) and RPi5 (RP1 GEM) */
	copy_property(fdt, fw_fdt, "ethernet0", "local-mac-address");
	/* RPi4: GENET internal MDIO controller at register offset 0xe14 */
	copy_property(fdt, fw_fdt, "ethernet0/mdio@e14/ethernet-phy@1", "reg");
	/*
	 * RPi5: RP1 GEM (raspberrypi,rp1-gem / cdns,macb). In both the firmware
	 * DT and the upstream Linux 7.x DT, phy1 is a direct child of rp1_eth —
	 * there is no intermediate mdio subnode.
	 */
	copy_property(fdt, fw_fdt, "ethernet0/ethernet-phy@1", "reg");

	/* Bluetooth device address as provided by the firmware */
	copy_property(fdt, fw_fdt, "/soc/serial@7e201000/bluetooth",
		      "local-bd-address");

	/* copy uart clk as provided by the firmware */
	copy_property(fdt, fw_fdt, "/clocks/clk-uart", "clock-frequency");
}

#ifdef CONFIG_BCM2712
/*
 * BCM2712 pinctrl SError workaround.
 *
 * The Linux brcmstb_pinconf_set() in pinctrl-bcm2712 writes registers
 * outside the small `reg` window the upstream and Pi-firmware DTBs
 * advertise for both the main and AON pinctrl controllers.  The AXI
 * fabric rejects the access and Linux escalates the resulting external
 * abort to an asynchronous SError ("0xbe000011"), panicking PID 1
 * (or any later async probe worker) the first time a driver tries to
 * apply its `pinctrl-0` default state.
 *
 * Observed offenders, in order, with the RPi 5 firmware DTB:
 *   - 8250_bcm7271 -> uarta (BT)
 *   - sdhci-brcmstb -> sdio1 (SD card) / sdio2 (Wi-Fi SDIO)
 *   - gpio-keys -> power button
 *
 * The Pi VPU firmware has already configured every pin we need
 * (debug UART, SD/eMMC data lines, GPIOs) before handing off to
 * U-Boot, so it is safe — and necessary for Talos boot — to strip
 * every consumer's `pinctrl-N` / `pinctrl-names` references.  The
 * pinctrl provider nodes themselves are left in place so they can
 * still serve `gpio-controller` lookups via the GIO blocks they
 * indirectly back.
 *
 * Applied to whatever DTB U-Boot is about to hand to the OS (firmware
 * DTB on RPi 5, exposed via the EFI configuration table).
 */
static void rpi5_strip_pinctrl_consumers(void *blob)
{
	int offset;
	int depth = 0;

	for (offset = fdt_next_node(blob, -1, &depth); offset >= 0;
	     offset = fdt_next_node(blob, offset, &depth)) {
		int prop;

		/*
		 * Walk the node's properties looking for any pinctrl-*
		 * entry (pinctrl-names plus pinctrl-0/1/...).  Collect
		 * them into a small local array first so we don't mutate
		 * the FDT while iterating its property list.
		 */
		const char *to_delete[16];
		int n_delete = 0;

		fdt_for_each_property_offset(prop, blob, offset)
		{
			const char *name;

			fdt_getprop_by_offset(blob, prop, &name, NULL);
			if (!name)
				continue;
			if (strncmp(name, "pinctrl-", 8) != 0)
				continue;
			if (n_delete < (int)ARRAY_SIZE(to_delete))
				to_delete[n_delete++] = name;
		}

		while (n_delete--)
			fdt_delprop(blob, offset, to_delete[n_delete]);
	}
}

#endif /* CONFIG_BCM2712 */

int ft_board_setup(void *blob, struct bd_info *bd)
{
	int node;

	if (blob == gd->fdt_blob)
		log_debug("Same FDT: nothing to do\n");
	else
		update_fdt_from_fw(blob, (void *)gd->fdt_blob);

#ifdef CONFIG_BCM2712
	rpi5_strip_pinctrl_consumers(blob);
#endif

	if (CONFIG_IS_ENABLED(FDT_SIMPLEFB)) {
		node = fdt_node_offset_by_compatible(blob, -1, "simple-framebuffer");
		if (node < 0)
			fdt_simplefb_add_node(blob);
		else
			fdt_simplefb_enable_and_mem_rsv(blob);
	}

#ifdef CONFIG_EFI_LOADER
	/* Reserve the spin table */
	efi_add_memory_map(0, CONFIG_RPI_EFI_NR_SPIN_PAGES << EFI_PAGE_SHIFT,
			   EFI_RESERVED_MEMORY_TYPE);
#endif

	return 0;
}

/* TODO: Using late_init to initialize pci device with ID_RP1.
 * RP1 pci device should be initialized by the PCI subsystem because
 * it is under develop right now and depends from the final device-tree
 * format from the Linux Kernel. Current device-tree format violates
 * pci driver model. So this should be changed after upstreaming RP1
 * to the Linux Kernel source code.
 * This initialization should be done only for RPI5 board.
 */
#ifdef CONFIG_BCM2712

/*
 * Power button monitoring via GIO edge detection.
 *
 * The RPi 5 power button (J2 header / on-board switch) goes through the
 * PMIC, which signals the VPU firmware, which drives GIO GPIO20 low.
 * The pulse can be very short (~100-200ms from KVM devices), so simple
 * level-polling at 100ms intervals misses it.
 *
 * Instead we configure the GIO hardware for falling-edge detection.
 * The STAT register latches the edge and stays set until explicitly
 * cleared (write-1-to-clear), so even a microsecond pulse is captured.
 * We poll STAT (plus a level fallback) to reliably detect presses.
 */
#if defined(CONFIG_CYCLIC) && defined(CONFIG_DM_GPIO)

#include <linux/psci.h>

/* GIO per-bank register offsets (each bank is 0x20 bytes) */
#define GIO_BANK_SIZE 0x20
#define GIO_REG_EC \
	0x0c /* edge config: 0 = falling, 1 = rising (per Linux gpio-brcmstb.c) */
#define GIO_REG_EI \
	0x10 /* edge-insensitive: set to detect both edges, clear to follow EC */
#define GIO_REG_MASK \
	0x14 /* interrupt mask: must be set for STAT to latch edge events */
#define GIO_REG_STAT 0x1c /* interrupt status (sticky, write-1-to-clear) */

#define RPI_PWR_BTN_POLL_US 50000 /* 50ms polling interval */

struct rpi_power_btn_ctx {
	struct cyclic_info cyclic;
	struct gpio_desc gpio; /* DM GPIO handle (level reads + diagnostics) */
	void __iomem *bank_base; /* direct GIO bank register base (edge detect) */
	u32 bit_mask; /* bit within the bank for the power GPIO */
	bool power_off_on_halt; /* POWER_OFF_ON_HALT from EEPROM bootloader config */
};

static struct rpi_power_btn_ctx rpi_pwr_btn;

/*
 * Read POWER_OFF_ON_HALT from the EEPROM bootloader config exposed by the VPU
 * firmware via the blconfig nvmem-rmem region in the firmware device tree.
 *
 * The firmware copies the EEPROM text config into reserved memory and updates
 * the blconfig node's reg property with the physical address and size before
 * handing off to U-Boot.  The config is a plain-text key=value file, e.g.:
 *   POWER_OFF_ON_HALT=1
 *
 * Returns true only when POWER_OFF_ON_HALT=1 is found in that config.
 */
static bool rpi_eeprom_power_off_on_halt(void)
{
	void *fw_fdt = (void *)fw_dtb_pointer;
	struct fdt_resource res;
	int node, ret;
	const char *cfg, *p, *end;

	if (!fw_fdt || fdt_magic(fw_fdt) != FDT_MAGIC)
		return false;

	/*
	 * "blconfig" is an alias in the firmware DT that resolves to the
	 * nvmem-rmem node whose reg property the firmware has filled in with
	 * the physical address of the EEPROM config copy in reserved memory.
	 *
	 * fdt_get_resource() reads the parent's #address-cells/#size-cells
	 * automatically, so the 4-cell encoding used by BCM2711/BCM2712
	 * (<addr_hi addr_lo size_hi size_lo>) is handled correctly.
	 */
	node = rpi_find_blconfig(fw_fdt);
	if (node < 0)
		return false;

	ret = fdt_get_resource(fw_fdt, node, "reg", 0, &res);
	if (ret || !res.start || res.start == res.end)
		return false;

	cfg = (const char *)(uintptr_t)res.start;
	end = (const char *)(uintptr_t)(res.end + 1);

	for (p = cfg; p < end && *p;) {
		if ((end - p) > 18 && !strncmp(p, "POWER_OFF_ON_HALT=", 18))
			return p[18] == '1';
		/* advance to the next line */
		while (p < end && *p && *p != '\n')
			p++;
		if (p < end && *p == '\n')
			p++;
	}

	return false;
}

/*
 * On BCM2712 there is no BCM2835-style VPU/PM watchdog: poweroff goes
 * through PSCI (SYSTEM_OFF), which TF-A on the RPi 5 family forwards to
 * the EEPROM/PMIC sequence honoring POWER_OFF_ON_HALT.
 */
static void rpi_signal_poweroff(void)
{
	psci_sys_poweroff();
}

static void rpi_power_btn_poll(struct cyclic_info *c)
{
	struct rpi_power_btn_ctx *ctx =
		container_of(c, struct rpi_power_btn_ctx, cyclic);

	/* Primary: check hardware edge-triggered status (catches short pulses) */
	if (ctx->bank_base) {
		u32 stat = readl(ctx->bank_base + GIO_REG_STAT);

		if (stat & ctx->bit_mask) {
			writel(ctx->bit_mask, ctx->bank_base + GIO_REG_STAT);
			if (ctx->power_off_on_halt) {
				printf("\nRPI: Power button pressed, powering off...\n");
				rpi_signal_poweroff();
			} else {
				printf("\nRPI: Power button pressed, resetting...\n");
				reset_cpu();
			}
			return;
		}
	}

	/* Fallback: level-based detection for sustained holds */
	if (dm_gpio_get_value(&ctx->gpio) > 0) {
		if (ctx->power_off_on_halt) {
			printf("\nRPI: Power button held, powering off...\n");
			rpi_signal_poweroff();
		} else {
			printf("\nRPI: Power button held, resetting...\n");
			reset_cpu();
		}
	}
}

static void rpi_register_power_button(void)
{
	ofnode keys_node, btn_node;
	struct udevice *gpio_dev;
	void __iomem *gio_base;
	u32 bank_widths[4];
	int num_banks, i, bank;
	u32 gpio_offset, offset;
	u32 val;
	int ret;

	keys_node = ofnode_by_compatible(ofnode_null(), "gpio-keys");
	if (!ofnode_valid(keys_node))
		return;

	ofnode_for_each_subnode(btn_node, keys_node)
	{
		const char *label = ofnode_read_string(btn_node, "label");

		if (label && !strcmp(label, "pwr_button"))
			break;
	}

	if (!ofnode_valid(btn_node)) {
		log_debug("RPI: power button node not found\n");
		return;
	}

	/* Request GPIO through DM — ensures it is claimed and set as input */
	ret = gpio_request_by_name_nodev(btn_node, "gpios", 0,
					 &rpi_pwr_btn.gpio, GPIOD_IS_IN);
	if (ret) {
		log_debug("RPI: failed to request power button GPIO: %d\n",
			  ret);
		return;
	}

	/*
	 * Set up edge detection directly on the GIO hardware registers.
	 * The DM GPIO layer doesn't expose interrupt/edge functionality,
	 * so we access the controller registers via the parent device.
	 */
	gpio_dev = rpi_pwr_btn.gpio.dev;
	gpio_offset = rpi_pwr_btn.gpio.offset;

	gio_base = dev_remap_addr(gpio_dev);
	if (!gio_base) {
		printf("RPI: cannot map GIO registers, edge detect unavailable\n");
		goto register_cyclic;
	}

	/* Determine which bank and bit position this GPIO falls in */
	num_banks = dev_read_size(gpio_dev, "brcm,gpio-bank-widths");
	if (num_banks < 0) {
		printf("RPI: missing bank-widths, edge detect unavailable\n");
		goto register_cyclic;
	}
	num_banks /= sizeof(u32);
	if (num_banks > ARRAY_SIZE(bank_widths)) {
		printf("RPI: too many banks, edge detect unavailable\n");
		goto register_cyclic;
	}
	dev_read_u32_array(gpio_dev, "brcm,gpio-bank-widths", bank_widths,
			   num_banks);

	offset = gpio_offset;
	bank = -1;
	for (i = 0; i < num_banks; i++) {
		if (offset < bank_widths[i]) {
			bank = i;
			break;
		}
		offset -= bank_widths[i];
	}
	if (bank < 0) {
		printf("RPI: GPIO%u out of range, edge detect unavailable\n",
		       gpio_offset);
		goto register_cyclic;
	}

	rpi_pwr_btn.bank_base = gio_base + bank * GIO_BANK_SIZE;
	rpi_pwr_btn.bit_mask = BIT(offset);

	/*
	 * Configure falling-edge detection for active-low power button.
	 * Per Linux gpio-brcmstb.c: EC=0 → falling edge, EC=1 → rising edge.
	 * EI (edge-insensitive) must be clear so the EC direction is respected;
	 * setting EI would detect both edges regardless of EC.
	 */
	val = readl(rpi_pwr_btn.bank_base + GIO_REG_EC);
	val &= ~rpi_pwr_btn.bit_mask; /* clear = falling edge */
	writel(val, rpi_pwr_btn.bank_base + GIO_REG_EC);

	val = readl(rpi_pwr_btn.bank_base + GIO_REG_EI);
	val &= ~rpi_pwr_btn
			.bit_mask; /* clear = use EC direction, not both-edges */
	writel(val, rpi_pwr_btn.bank_base + GIO_REG_EI);

	/* Enable MASK so hardware latches the edge into STAT */
	val = readl(rpi_pwr_btn.bank_base + GIO_REG_MASK);
	val |= rpi_pwr_btn.bit_mask;
	writel(val, rpi_pwr_btn.bank_base + GIO_REG_MASK);

	/* Clear any stale edge status */
	writel(rpi_pwr_btn.bit_mask, rpi_pwr_btn.bank_base + GIO_REG_STAT);

register_cyclic:
	rpi_pwr_btn.power_off_on_halt = rpi_eeprom_power_off_on_halt();

	cyclic_register(&rpi_pwr_btn.cyclic, rpi_power_btn_poll,
			RPI_PWR_BTN_POLL_US, "rpi_pwr_btn");

	printf("RPI: Power button monitoring enabled (GPIO%u, %s, %s)\n",
	       gpio_offset, rpi_pwr_btn.bank_base ? "edge+level" : "level-only",
	       rpi_pwr_btn.power_off_on_halt ? "power-off" : "reset");
}
#else
static inline void rpi_register_power_button(void)
{
}
#endif /* CONFIG_CYCLIC && CONFIG_DM_GPIO */

#if CONFIG_IS_ENABLED(EFI_LOADER)
/*
 * pi-bmc bootloader-provenance UEFI variables.
 *
 * The Pi 5 VPU firmware records where the running bootloader came from in the
 * DT it hands us: the rpi-eeprom git hash at /chosen/bootloader/version, the
 * flash time at /chosen/bootloader/update-timestamp, and the live EEPROM
 * config in the blconfig nvmem region (located by set_blconfig_env_from_fdt()
 * earlier in misc_init_r(), which published blconfig_addr/blconfig_size).
 *
 * Mirror those into the I2C UEFI variable store (CONFIG_EFI_VARIABLE_I2C_STORE)
 * so the BMC can read the running bootloader's version and config out-of-band
 * over I2C — without the 2 MiB pieeprom.bin. The vendor GUID and variable
 * names below are mirrored by the BMC's efivars package.
 *
 * update-timestamp gates every write: the firmware only rewrites that node
 * when the EEPROM is reflashed, so an unchanged timestamp means there is
 * nothing to do. Skipping spares the EEPROM-backed variable store a rewrite
 * on every boot. The BMC owns the pieeprom.bin file lifecycle itself.
 */
static const efi_guid_t rpi_bootloader_guid =
	EFI_GUID(0xd1a0f2c4, 0x9b3e, 0x4f7a,
		 0x8c, 0x21, 0x6e, 0x5b, 0x0a, 0x7d, 0x4f, 0x10);

#define RPI_BL_VAR_ATTR (EFI_VARIABLE_NON_VOLATILE | \
			 EFI_VARIABLE_BOOTSERVICE_ACCESS | \
			 EFI_VARIABLE_RUNTIME_ACCESS)

static void rpi_bl_set_var(const u16 *name, const void *data, efi_uintn_t len)
{
	efi_status_t ret;

	ret = efi_set_variable_int(name, &rpi_bootloader_guid, RPI_BL_VAR_ATTR,
				  len, data, false);
	if (ret != EFI_SUCCESS)
		log_warning("rpi: bootloader UEFI var write failed (0x%lx)\n",
			    ret);
}

/*
 * Publish the running bootloader's provenance as UEFI variables. Driven by the
 * EVT_POST_PREBOOT event spy below — *after* preboot's "usb start" — not from a
 * board init hook: efi_init_obj_list() probes block devices for the ESP, so
 * running it before storage is up returns EFI_NOT_FOUND and (because that
 * result is cached) breaks the later "bootefi bootmgr". A no-op when the
 * firmware DT carries no /chosen/bootloader node.
 *
 * Work is gated on update-timestamp: an unchanged timestamp returns early, so
 * a steady-state boot does not rewrite the EEPROM variable store. The BMC
 * reads these variables over I2C and manages the pieeprom.bin file itself;
 * U-Boot never writes the image.
 */
static void rpi_publish_bootloader_vars(void)
{
	void *fw_fdt = (void *)fw_dtb_pointer;
	u32 update_ts = 0, saved_ts = 0;
	efi_uintn_t size;
	const char *ver;
	ofnode node;
	u32 attr;

	if (!fw_fdt || fdt_magic(fw_fdt) != FDT_MAGIC)
		return;

	node = ofnode_path("/chosen/bootloader");
	if (!ofnode_valid(node))
		return;

	/* Bring up the EFI subsystem (and its I2C variable store) on demand. */
	if (efi_init_obj_list() != EFI_SUCCESS)
		return;

	if (ofnode_read_u32(node, "update-timestamp", &update_ts))
		return;	/* No timestamp to gate on; leave the variables alone. */

	size = sizeof(saved_ts);
	if (efi_get_variable_int(u"BootloaderUpdateTimestamp",
				 &rpi_bootloader_guid, &attr, &size,
				 &saved_ts, NULL) == EFI_SUCCESS &&
	    size == sizeof(saved_ts) && saved_ts == update_ts)
		return;	/* EEPROM unchanged since the last boot: nothing to do. */

	/* Changed, or first boot: refresh the variables from the DT. */
	ver = ofnode_read_string(node, "version");
	if (ver)
		rpi_bl_set_var(u"BootloaderVersion", ver, strlen(ver) + 1);

	{
		ulong cfg_addr = env_get_hex("blconfig_addr", 0);
		ulong cfg_size = env_get_hex("blconfig_size", 0);

		if (cfg_addr && cfg_size)
			rpi_bl_set_var(u"BootloaderConfig",
				       (void *)cfg_addr, cfg_size);
	}

	/*
	 * Advance the stored timestamp last, so the next unchanged boot returns
	 * early above. The BMC reads BootloaderConfig/Version over I2C and owns
	 * the pieeprom.bin file lifecycle itself — U-Boot does not write the
	 * image, so this whole routine only touches the small variable store.
	 */
	rpi_bl_set_var(u"BootloaderUpdateTimestamp", &update_ts,
		       sizeof(update_ts));
}

static int rpi_publish_bootloader_vars_spy(void)
{
	rpi_publish_bootloader_vars();
	/* Best-effort: never fail the boot over an unpublished variable. */
	return 0;
}

/*
 * EVT_POST_PREBOOT fires right after the "preboot" command, so block devices
 * that preboot brings up (usb start, nvme scan) are available. That is the
 * earliest point efi_init_obj_list() — which probes storage for the ESP —
 * succeeds; running it from any earlier init hook returns EFI_NOT_FOUND and
 * caches the failure, breaking the subsequent "bootefi bootmgr".
 */
EVENT_SPY_SIMPLE(EVT_POST_PREBOOT, rpi_publish_bootloader_vars_spy);
#endif /* EFI_LOADER */

int board_late_init(void)
{
	struct udevice *dev;
	int err;

	/* Only scan for RP1 on RPi 5 family boards (BCM2712)
	 * Board types: RPi 5B, CM5, RPi 500, CM5 Lite
	 */
#ifdef CONFIG_BOARD_TYPES
	if (gd->board_type < RPI_BOARD_TYPE_RPI5_FAMILY_MIN ||
	    gd->board_type > RPI_BOARD_TYPE_RPI5_FAMILY_MAX) {
		/* Not a RPi 5 board, skip RP1 detection */
		return 0;
	}
#endif

	err = dm_pci_find_device(PCI_VENDOR_ID_RPI, PCI_DEVICE_ID_RP1_C0, 0,
				 &dev);
	if (err) {
		printf("RPI: RP1 device not found\n");
		return 0;
	}

	/* Probe the RP1 MFD device to initialize its children
	 * (GPIO, clocks, UART, USB, Ethernet, etc.)
	 */
	err = device_probe(dev);
	if (err) {
		printf("RPI: Failed to probe RP1 device: %d\n", err);
		return err;
	}

	printf("RPI: RP1 initialized successfully\n");

	rpi_register_power_button();

	return 0;
}
#endif

#if CONFIG_IS_ENABLED(GENERATE_ACPI_TABLE)
static bool is_rpi5(void)
{
	return of_machine_is_compatible("brcm,bcm2712");
}

static bool is_rpi4(void)
{
	return of_machine_is_compatible("brcm,bcm2711");
}

static bool is_rpi3(void)
{
	return of_machine_is_compatible("brcm,bcm2837");
}

static int acpi_rpi_board_fill_ssdt(struct acpi_ctx *ctx)
{
	int node, ret, uart_in_use, mini_clock_rate;
	bool enabled;
	struct udevice *dev;
	struct {
		const char *fdt_compatible;
		const char *acpi_scope;
		bool on_rpi5;
		bool on_rpi4;
		bool on_rpi3;
		u32 mmio_address;
	} map[] = {
		{ "brcm,bcm2711-pcie", "\\_SB.PCI0", false, true, false },
		{ "brcm,bcm2711-emmc2", "\\_SB.GDV1.SDC3", false, true, false },
		{ "brcm,bcm2835-pwm", "\\_SB.GDV0.PWM0", false, true, true },
		{ "brcm,bcm2711-genet-v5", "\\_SB.ETH0", false, true, false },
		{ "raspberrypi,rp1-gem", "\\_SB.ETH0", true, false, false },
		{ "brcm,bcm2711-thermal", "\\_SB.EC00", false, true, true },
		{ "brcm,bcm2835-sdhci", "\\_SB.SDC1", false, true, true },
		{ "brcm,bcm2835-sdhost", "\\_SB.SDC2", false, false, true },
		{ "brcm,bcm2835-mbox", "\\_SB.GDV0.RPIQ", false, true, true },
		{ "brcm,bcm2835-i2c", "\\_SB.GDV0.I2C1", false, true, true,
		  0xfe205000 },
		{ "brcm,bcm2835-i2c", "\\_SB.GDV0.I2C2", false, true, true,
		  0xfe804000 },
		{ "brcm,bcm2835-spi", "\\_SB.GDV0.SPI0", false, true, true },
		{ "brcm,bcm2835-aux-spi", "\\_SB.GDV0.SPI1", false, true, true,
		  0xfe215080 },
		{ "arm,pl011", "\\_SB.URT0", false, true, true },
		{ "brcm,bcm2835-aux-uart", "\\_SB.URTM", false, true, true },
		{ /* Sentinel */ }
	};

	/* Device enable */
	for (int i = 0; map[i].fdt_compatible; i++) {
		if ((is_rpi5() && !map[i].on_rpi5) ||
		    (is_rpi4() && !map[i].on_rpi4) ||
		    (is_rpi3() && !map[i].on_rpi3)) {
			enabled = false;
		} else {
			node = fdt_node_offset_by_compatible(
				gd->fdt_blob, -1, map[i].fdt_compatible);
			while (node != -FDT_ERR_NOTFOUND &&
			       map[i].mmio_address) {
				struct fdt_resource r;

				ret = fdt_get_resource(gd->fdt_blob, node,
						       "reg", 0, &r);
				if (ret) {
					node = -FDT_ERR_NOTFOUND;
					break;
				}

				if (r.start == map[i].mmio_address)
					break;

				node = fdt_node_offset_by_compatible(
					gd->fdt_blob, node,
					map[i].fdt_compatible);
			}

			enabled = (node > 0) ?
					  fdtdec_get_is_enabled(gd->fdt_blob,
								node) :
					  0;
		}
		acpigen_write_scope(ctx, map[i].acpi_scope);
		acpigen_write_name_integer(ctx, "_STA", enabled ? 0xf : 0);
		acpigen_pop_len(ctx);
	}

	/* GPIO quirks */
	node = fdt_node_offset_by_compatible(gd->fdt_blob, -1,
					     "brcm,bcm2835-gpio");
	if (node <= 0)
		node = fdt_node_offset_by_compatible(gd->fdt_blob, -1,
						     "brcm,bcm2711-gpio");

	acpigen_write_scope(ctx, "\\_SB.GDV0.GPI0");
	enabled = (node > 0) ? fdtdec_get_is_enabled(gd->fdt_blob, node) : 0;
	acpigen_write_name_integer(ctx, "_STA", enabled ? 0xf : 0);
	acpigen_pop_len(ctx);

	if (is_rpi4() || is_rpi5()) {
		/* eMMC quirks */
		node = fdt_node_offset_by_compatible(gd->fdt_blob, -1,
						     "brcm,bcm2711-emmc2");
		if (node) {
			phys_addr_t cpu;
			dma_addr_t bus;
			u64 size;

			ret = fdt_get_dma_range(gd->fdt_blob, node, &cpu, &bus,
						&size);

			acpigen_write_scope(ctx, "\\_SB.GDV1");
			acpigen_write_method_serialized(ctx, "_DMA", 0);
			acpigen_emit_byte(ctx, RETURN_OP);

			if (!ret && bus != cpu) /* Translated DMA range */
				acpigen_emit_namestring(ctx, "\\_SB.GDV1.DMTR");
			else if (!ret && bus == cpu) /* Non translated DMA */
				acpigen_emit_namestring(ctx, "\\_SB.GDV1.DMNT");
			else /* Silicon revisions older than C0: Translated DMA range */
				acpigen_emit_namestring(ctx, "\\_SB.GDV1.DMTR");
			acpigen_pop_len(ctx);
		}
	}

	/* Serial */
	uart_in_use = ~0;
	mini_clock_rate = 0x1000000;

	ret = uclass_get_device_by_driver(
		UCLASS_SERIAL, DM_DRIVER_GET(bcm283x_pl011_uart), &dev);
	if (!ret)
		uart_in_use = 0;

	ret = uclass_get_device_by_driver(
		UCLASS_SERIAL, DM_DRIVER_GET(serial_bcm283x_mu), &dev);
	if (!ret) {
		if (uart_in_use == 0)
			log_err("Invalid config: PL011 and MiniUART are both enabled.");
		else
			uart_in_use = 1;

		mini_clock_rate = dev_read_u32_default(dev, "clock", 0x1000000);
	}
	if (uart_in_use > 1)
		log_err("No working serial: PL011 and MiniUART are both disabled.");

	acpigen_write_scope(ctx, "\\_SB.BTH0");
	acpigen_write_name_integer(ctx, "URIU", uart_in_use);
	acpigen_pop_len(ctx);

	acpigen_write_scope(ctx, "\\_SB.URTM");
	acpigen_write_name_integer(ctx, "MUCR", mini_clock_rate);
	acpigen_pop_len(ctx);

	return 0;
}

static int rpi_acpi_write_ssdt(struct acpi_ctx *ctx,
			       const struct acpi_writer *entry)
{
	struct acpi_table_header *ssdt;
	int ret;

	ssdt = ctx->current;
	memset(ssdt, '\0', sizeof(struct acpi_table_header));

	acpi_fill_header(ssdt, "SSDT");
	ssdt->revision = acpi_get_table_revision(ACPITAB_SSDT);
	ssdt->creator_revision = 1;
	ssdt->length = sizeof(struct acpi_table_header);

	acpi_inc(ctx, sizeof(struct acpi_table_header));

	ret = acpi_rpi_board_fill_ssdt(ctx);
	if (ret) {
		ctx->current = ssdt;
		return log_msg_ret("fill", ret);
	}

	/* (Re)calculate length and checksum */
	ssdt->length = ctx->current - (void *)ssdt;
	acpi_update_checksum(ssdt);
	log_debug("SSDT at %p, length %x\n", ssdt, ssdt->length);

	/* Drop the table if it is empty */
	if (ssdt->length == sizeof(struct acpi_table_header))
		return log_msg_ret("fill", -ENOENT);
	acpi_add_table(ctx, ssdt);

	return 0;
}

ACPI_WRITER(5ssdt, "SSDT", rpi_acpi_write_ssdt, 0);
#endif
