<profile>

<section name = "Vitis HLS Report for 'Col_Wise_Overlap_Gen'" level="0">
<item name = "Date">Thu Oct 13 07:49:17 2022
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)</item>
<item name = "Project">v4</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7cg-fbvb900-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.000 ns, 2.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">13, 172045, 65.000 ns, 0.860 ms, 13, 172045, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5_fu_116">Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5, 3, 172035, 15.000 ns, 0.860 ms, 3, 172035, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 2, -, -, -</column>
<column name="Expression">-, -, 0, 69, -</column>
<column name="FIFO">2, -, 165, 67, -</column>
<column name="Instance">-, 2, 315, 697, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 173, -</column>
<column name="Register">-, -, 195, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5_fu_116">Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5, 0, 0, 150, 608, 0</column>
<column name="mul_16ns_32ns_48_2_1_U60">mul_16ns_32ns_48_2_1, 0, 2, 165, 49, 0</column>
<column name="mul_8ns_8ns_16_1_1_U59">mul_8ns_8ns_16_1_1, 0, 0, 0, 40, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mul_mul_8ns_16ns_24_4_1_U61">mul_mul_8ns_16ns_24_4_1, i0 * i1</column>
<column name="mul_mul_8ns_24ns_32_4_1_U62">mul_mul_8ns_24ns_32_4_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="Col_Buffer_fifo_U">2, 165, 0, -, 620, 32, 19840</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="sub_i_i_fu_210_p2">+, 0, 0, 16, 9, 2</column>
<column name="cmp_i_i_mid157_fu_217_p2">icmp, 0, 0, 11, 9, 1</column>
<column name="icmp_ln1057_21_fu_230_p2">icmp, 0, 0, 13, 16, 1</column>
<column name="icmp_ln1057_22_fu_236_p2">icmp, 0, 0, 16, 24, 1</column>
<column name="icmp_ln1057_fu_224_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="Col_Buffer_read">9, 2, 1, 2</column>
<column name="Col_Buffer_write">9, 2, 1, 2</column>
<column name="ap_NS_fsm">65, 12, 1, 12</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="c_ifmap_col_op_st_write">9, 2, 1, 2</column>
<column name="c_ifmap_patch_st_read">9, 2, 1, 2</column>
<column name="ctrl1_reg_blk_n">9, 2, 1, 2</column>
<column name="ctrl1_reg_c20_blk_n">9, 2, 1, 2</column>
<column name="ctrl2_reg_blk_n">9, 2, 1, 2</column>
<column name="ctrl2_reg_c25_blk_n">9, 2, 1, 2</column>
<column name="layer1_reg_blk_n">9, 2, 1, 2</column>
<column name="layer1_reg_c30_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">11, 0, 11, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="bound16_reg_322">32, 0, 32, 0</column>
<column name="bound42_reg_343">48, 0, 48, 0</column>
<column name="bound4_reg_306">24, 0, 24, 0</column>
<column name="bound_reg_290">16, 0, 16, 0</column>
<column name="cmp_i_i_mid157_reg_348">1, 0, 1, 0</column>
<column name="empty_181_reg_260">16, 0, 16, 0</column>
<column name="empty_182_reg_265">8, 0, 8, 0</column>
<column name="grp_Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5_fu_116_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln1057_21_reg_358">1, 0, 1, 0</column>
<column name="icmp_ln1057_22_reg_363">1, 0, 1, 0</column>
<column name="icmp_ln1057_reg_353">1, 0, 1, 0</column>
<column name="p_cast1_reg_272">8, 0, 8, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="sub_i_i_reg_338">9, 0, 9, 0</column>
<column name="trunc_ln266_reg_278">8, 0, 8, 0</column>
<column name="trunc_ln_reg_285">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Col_Wise_Overlap_Gen, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Col_Wise_Overlap_Gen, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Col_Wise_Overlap_Gen, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, Col_Wise_Overlap_Gen, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Col_Wise_Overlap_Gen, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Col_Wise_Overlap_Gen, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Col_Wise_Overlap_Gen, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Col_Wise_Overlap_Gen, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, Col_Wise_Overlap_Gen, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, Col_Wise_Overlap_Gen, return value</column>
<column name="c_ifmap_patch_st_dout">in, 32, ap_fifo, c_ifmap_patch_st, pointer</column>
<column name="c_ifmap_patch_st_empty_n">in, 1, ap_fifo, c_ifmap_patch_st, pointer</column>
<column name="c_ifmap_patch_st_read">out, 1, ap_fifo, c_ifmap_patch_st, pointer</column>
<column name="c_ifmap_col_op_st_din">out, 32, ap_fifo, c_ifmap_col_op_st, pointer</column>
<column name="c_ifmap_col_op_st_full_n">in, 1, ap_fifo, c_ifmap_col_op_st, pointer</column>
<column name="c_ifmap_col_op_st_write">out, 1, ap_fifo, c_ifmap_col_op_st, pointer</column>
<column name="ctrl1_reg_dout">in, 32, ap_fifo, ctrl1_reg, pointer</column>
<column name="ctrl1_reg_empty_n">in, 1, ap_fifo, ctrl1_reg, pointer</column>
<column name="ctrl1_reg_read">out, 1, ap_fifo, ctrl1_reg, pointer</column>
<column name="ctrl2_reg_dout">in, 32, ap_fifo, ctrl2_reg, pointer</column>
<column name="ctrl2_reg_empty_n">in, 1, ap_fifo, ctrl2_reg, pointer</column>
<column name="ctrl2_reg_read">out, 1, ap_fifo, ctrl2_reg, pointer</column>
<column name="layer1_reg_dout">in, 32, ap_fifo, layer1_reg, pointer</column>
<column name="layer1_reg_empty_n">in, 1, ap_fifo, layer1_reg, pointer</column>
<column name="layer1_reg_read">out, 1, ap_fifo, layer1_reg, pointer</column>
<column name="ctrl1_reg_c20_din">out, 32, ap_fifo, ctrl1_reg_c20, pointer</column>
<column name="ctrl1_reg_c20_full_n">in, 1, ap_fifo, ctrl1_reg_c20, pointer</column>
<column name="ctrl1_reg_c20_write">out, 1, ap_fifo, ctrl1_reg_c20, pointer</column>
<column name="ctrl2_reg_c25_din">out, 32, ap_fifo, ctrl2_reg_c25, pointer</column>
<column name="ctrl2_reg_c25_full_n">in, 1, ap_fifo, ctrl2_reg_c25, pointer</column>
<column name="ctrl2_reg_c25_write">out, 1, ap_fifo, ctrl2_reg_c25, pointer</column>
<column name="layer1_reg_c30_din">out, 32, ap_fifo, layer1_reg_c30, pointer</column>
<column name="layer1_reg_c30_full_n">in, 1, ap_fifo, layer1_reg_c30, pointer</column>
<column name="layer1_reg_c30_write">out, 1, ap_fifo, layer1_reg_c30, pointer</column>
</table>
</item>
</section>
</profile>
