

================================================================
== Vitis HLS Report for 'srcnn_Pipeline_CopyW2_inft'
================================================================
* Date:           Tue Oct 28 17:30:14 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       77|       77|  0.770 us|  0.770 us|   77|   77|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CopyW2_inft  |       75|       75|        13|          1|          1|    64|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1908|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|     418|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     418|    2026|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+-----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+-----+------------+------------+
    |add_ln563_fu_349_p2         |         +|   0|  0|   14|           7|           1|
    |add_ln569_10_fu_909_p2      |         +|   0|  0|   13|           6|           2|
    |add_ln569_1_fu_468_p2       |         +|   0|  0|   19|          12|           5|
    |add_ln569_2_fu_662_p2       |         +|   0|  0|   18|          11|           5|
    |add_ln569_3_fu_530_p2       |         +|   0|  0|   19|          12|           6|
    |add_ln569_4_fu_758_p2       |         +|   0|  0|   23|          16|          16|
    |add_ln569_5_fu_359_p2       |         +|   0|  0|   19|          12|          12|
    |add_ln569_6_fu_554_p2       |         +|   0|  0|   19|          12|          12|
    |add_ln569_7_fu_835_p2       |         +|   0|  0|   19|          12|           2|
    |add_ln569_8_fu_844_p2       |         +|   0|  0|   19|          12|           2|
    |add_ln569_9_fu_579_p2       |         +|   0|  0|   15|           8|           8|
    |add_ln569_fu_369_p2         |         +|   0|  0|   70|          63|          63|
    |sub_ln569_1_fu_452_p2       |         -|   0|  0|   19|          11|          12|
    |sub_ln569_2_fu_474_p2       |         -|   0|  0|   19|           4|          12|
    |sub_ln569_3_fu_695_p2       |         -|   0|  0|   13|           3|           6|
    |sub_ln569_fu_440_p2         |         -|   0|  0|   61|           1|          54|
    |and_ln569_10_fu_792_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln569_11_fu_810_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln569_12_fu_823_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln569_13_fu_829_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln569_14_fu_891_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln569_15_fu_1086_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln569_16_fu_1092_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln569_17_fu_1097_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln569_18_fu_1116_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln569_19_fu_1183_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln569_1_fu_729_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln569_20_fu_1189_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln569_21_fu_717_p2      |       and|   0|  0|   54|          54|          54|
    |and_ln569_2_fu_958_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln569_3_fu_964_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln569_4_fu_982_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln569_5_fu_1048_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln569_6_fu_1062_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln569_7_fu_1133_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln569_8_fu_1139_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln569_9_fu_1151_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln569_fu_748_p2         |       and|   0|  0|    2|           1|           1|
    |ashr_ln569_fu_640_p2        |      ashr|   0|  0|  159|          54|          54|
    |icmp_ln563_fu_343_p2        |      icmp|   0|  0|   15|           7|           8|
    |icmp_ln569_10_fu_570_p2     |      icmp|   0|  0|   18|          11|           1|
    |icmp_ln569_11_fu_857_p2     |      icmp|   0|  0|   19|          12|           6|
    |icmp_ln569_12_fu_877_p2     |      icmp|   0|  0|   19|          12|           6|
    |icmp_ln569_13_fu_897_p2     |      icmp|   0|  0|   19|          12|           6|
    |icmp_ln569_14_fu_903_p2     |      icmp|   0|  0|   19|          12|           6|
    |icmp_ln569_15_fu_930_p2     |      icmp|   0|  0|   61|          54|          54|
    |icmp_ln569_16_fu_976_p2     |      icmp|   0|  0|   61|          54|           1|
    |icmp_ln569_17_fu_988_p2     |      icmp|   0|  0|   19|          12|           6|
    |icmp_ln569_1_fu_462_p2      |      icmp|   0|  0|   19|          12|           4|
    |icmp_ln569_2_fu_604_p2      |      icmp|   0|  0|   19|          12|           4|
    |icmp_ln569_3_fu_613_p2      |      icmp|   0|  0|   19|          12|           6|
    |icmp_ln569_4_fu_488_p2      |      icmp|   0|  0|   19|          12|           6|
    |icmp_ln569_5_fu_504_p2      |      icmp|   0|  0|   15|           8|           1|
    |icmp_ln569_6_fu_520_p2      |      icmp|   0|  0|   15|           8|           1|
    |icmp_ln569_7_fu_536_p2      |      icmp|   0|  0|   19|          12|           6|
    |icmp_ln569_8_fu_723_p2      |      icmp|   0|  0|   61|          54|           1|
    |icmp_ln569_9_fu_805_p2      |      icmp|   0|  0|   19|          12|           4|
    |icmp_ln569_fu_446_p2        |      icmp|   0|  0|   70|          63|           1|
    |lshr_ln569_1_fu_924_p2      |      lshr|   0|  0|  159|           2|          54|
    |lshr_ln569_2_fu_711_p2      |      lshr|   0|  0|  159|           2|          54|
    |lshr_ln569_fu_918_p2        |      lshr|   0|  0|  159|          54|          54|
    |ap_block_pp0_stage0_11001   |        or|   0|  0|    2|           1|           1|
    |or_ln569_1_fu_1042_p2       |        or|   0|  0|    2|           1|           1|
    |or_ln569_2_fu_1122_p2       |        or|   0|  0|    2|           1|           1|
    |or_ln569_3_fu_1157_p2       |        or|   0|  0|    2|           1|           1|
    |or_ln569_5_fu_1080_p2       |        or|   0|  0|    2|           1|           1|
    |or_ln569_fu_742_p2          |        or|   0|  0|    2|           1|           1|
    |select_ln569_10_fu_797_p3   |    select|   0|  0|   16|           1|          16|
    |select_ln569_11_fu_815_p3   |    select|   0|  0|   16|           1|          16|
    |select_ln569_12_fu_950_p3   |    select|   0|  0|    2|           1|           1|
    |select_ln569_13_fu_1010_p3  |    select|   0|  0|    2|           1|           1|
    |select_ln569_14_fu_1018_p3  |    select|   0|  0|    2|           1|           1|
    |select_ln569_15_fu_1054_p3  |    select|   0|  0|    2|           1|           1|
    |select_ln569_16_fu_1102_p3  |    select|   0|  0|    2|           1|           1|
    |select_ln569_17_fu_1171_p3  |    select|   0|  0|   16|           1|           1|
    |select_ln569_18_fu_1194_p3  |    select|   0|  0|   16|           1|          16|
    |select_ln569_19_fu_700_p3   |    select|   0|  0|    6|           1|           1|
    |select_ln569_1_fu_480_p3    |    select|   0|  0|   11|           1|          12|
    |select_ln569_2_fu_650_p3    |    select|   0|  0|   16|           1|          16|
    |select_ln569_3_fu_625_p3    |    select|   0|  0|    2|           1|           2|
    |select_ln569_4_fu_1026_p3   |    select|   0|  0|    2|           1|           1|
    |select_ln569_5_fu_1163_p3   |    select|   0|  0|   16|           1|          15|
    |select_ln569_6_fu_994_p3    |    select|   0|  0|    2|           1|           1|
    |select_ln569_7_fu_1002_p3   |    select|   0|  0|    2|           1|           1|
    |select_ln569_8_fu_689_p3    |    select|   0|  0|    2|           1|           1|
    |select_ln569_9_fu_778_p3    |    select|   0|  0|   16|           1|          16|
    |select_ln569_fu_596_p3      |    select|   0|  0|   52|           1|          54|
    |shl_ln569_fu_683_p2         |       shl|   0|  0|   35|          16|          16|
    |ap_enable_pp0               |       xor|   0|  0|    2|           1|           2|
    |xor_ln569_10_fu_944_p2      |       xor|   0|  0|    2|           1|           2|
    |xor_ln569_1_fu_786_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln569_2_fu_1068_p2      |       xor|   0|  0|    2|           2|           1|
    |xor_ln569_3_fu_1074_p2      |       xor|   0|  0|    2|           1|           2|
    |xor_ln569_4_fu_1110_p2      |       xor|   0|  0|    2|           1|           2|
    |xor_ln569_5_fu_1128_p2      |       xor|   0|  0|    2|           1|           2|
    |xor_ln569_6_fu_1145_p2      |       xor|   0|  0|    2|           2|           1|
    |xor_ln569_7_fu_1178_p2      |       xor|   0|  0|    2|           1|           2|
    |xor_ln569_8_fu_772_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln569_9_fu_871_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln569_fu_970_p2         |       xor|   0|  0|    2|           2|           1|
    +----------------------------+----------+----+---+-----+------------+------------+
    |Total                       |          |   0|  0| 1908|         837|         854|
    +----------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i2_1    |   9|          2|    7|         14|
    |gmem_w2_blk_n_AR         |   9|          2|    1|          2|
    |gmem_w2_blk_n_R          |   9|          2|    1|          2|
    |i2_fu_180                |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   18|         36|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |gmem_w2_addr_read_reg_1241         |  32|   0|   32|          0|
    |gmem_w2_addr_reg_1235              |  64|   0|   64|          0|
    |i2_1_reg_1226                      |   7|   0|    7|          0|
    |i2_fu_180                          |   7|   0|    7|          0|
    |icmp_ln569_10_reg_1328             |   1|   0|    1|          0|
    |icmp_ln569_1_reg_1290              |   1|   0|    1|          0|
    |icmp_ln569_4_reg_1302              |   1|   0|    1|          0|
    |icmp_ln569_5_reg_1307              |   1|   0|    1|          0|
    |icmp_ln569_6_reg_1312              |   1|   0|    1|          0|
    |icmp_ln569_7_reg_1323              |   1|   0|    1|          0|
    |icmp_ln569_reg_1271                |   1|   0|    1|          0|
    |select_ln569_1_reg_1295            |  12|   0|   12|          0|
    |sub_ln569_1_reg_1277               |  12|   0|   12|          0|
    |sub_ln569_reg_1266                 |  54|   0|   54|          0|
    |tmp_reg_1252                       |   1|   0|    1|          0|
    |trunc_ln569_2_reg_1285             |  11|   0|   11|          0|
    |trunc_ln569_7_reg_1317             |   6|   0|    6|          0|
    |zext_ln569_6_reg_1261              |  52|   0|   54|          2|
    |gmem_w2_addr_read_reg_1241         |  64|  32|   32|          0|
    |i2_1_reg_1226                      |  64|  32|    7|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 418|  64|  331|          2|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|                            RTL Ports                            | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+-----------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk                                                           |   in|    1|  ap_ctrl_hs|                              srcnn_Pipeline_CopyW2_inft|  return value|
|ap_rst                                                           |   in|    1|  ap_ctrl_hs|                              srcnn_Pipeline_CopyW2_inft|  return value|
|ap_start                                                         |   in|    1|  ap_ctrl_hs|                              srcnn_Pipeline_CopyW2_inft|  return value|
|ap_done                                                          |  out|    1|  ap_ctrl_hs|                              srcnn_Pipeline_CopyW2_inft|  return value|
|ap_idle                                                          |  out|    1|  ap_ctrl_hs|                              srcnn_Pipeline_CopyW2_inft|  return value|
|ap_ready                                                         |  out|    1|  ap_ctrl_hs|                              srcnn_Pipeline_CopyW2_inft|  return value|
|grp_fu_5410_p_din0                                               |  out|   32|  ap_ctrl_hs|                              srcnn_Pipeline_CopyW2_inft|  return value|
|grp_fu_5410_p_dout0                                              |   in|   64|  ap_ctrl_hs|                              srcnn_Pipeline_CopyW2_inft|  return value|
|grp_fu_5410_p_ce                                                 |  out|    1|  ap_ctrl_hs|                              srcnn_Pipeline_CopyW2_inft|  return value|
|m_axi_gmem_w2_AWVALID                                            |  out|    1|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_AWREADY                                            |   in|    1|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_AWADDR                                             |  out|   64|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_AWID                                               |  out|    1|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_AWLEN                                              |  out|   32|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_AWSIZE                                             |  out|    3|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_AWBURST                                            |  out|    2|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_AWLOCK                                             |  out|    2|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_AWCACHE                                            |  out|    4|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_AWPROT                                             |  out|    3|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_AWQOS                                              |  out|    4|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_AWREGION                                           |  out|    4|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_AWUSER                                             |  out|    1|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_WVALID                                             |  out|    1|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_WREADY                                             |   in|    1|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_WDATA                                              |  out|   32|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_WSTRB                                              |  out|    4|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_WLAST                                              |  out|    1|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_WID                                                |  out|    1|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_WUSER                                              |  out|    1|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_ARVALID                                            |  out|    1|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_ARREADY                                            |   in|    1|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_ARADDR                                             |  out|   64|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_ARID                                               |  out|    1|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_ARLEN                                              |  out|   32|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_ARSIZE                                             |  out|    3|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_ARBURST                                            |  out|    2|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_ARLOCK                                             |  out|    2|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_ARCACHE                                            |  out|    4|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_ARPROT                                             |  out|    3|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_ARQOS                                              |  out|    4|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_ARREGION                                           |  out|    4|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_ARUSER                                             |  out|    1|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_RVALID                                             |   in|    1|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_RREADY                                             |  out|    1|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_RDATA                                              |   in|   32|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_RLAST                                              |   in|    1|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_RID                                                |   in|    1|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_RFIFONUM                                           |   in|    9|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_RUSER                                              |   in|    1|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_RRESP                                              |   in|    2|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_BVALID                                             |   in|    1|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_BREADY                                             |  out|    1|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_BRESP                                              |   in|    2|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_BID                                                |   in|    1|       m_axi|                                                 gmem_w2|       pointer|
|m_axi_gmem_w2_BUSER                                              |   in|    1|       m_axi|                                                 gmem_w2|       pointer|
|zext_ln569_7                                                     |   in|    8|     ap_none|                                            zext_ln569_7|        scalar|
|zext_ln559_1                                                     |   in|   11|     ap_none|                                            zext_ln559_1|        scalar|
|sext_ln559                                                       |   in|   62|     ap_none|                                              sext_ln559|        scalar|
|trunc_ln559_3                                                    |   in|    3|     ap_none|                                           trunc_ln559_3|        scalar|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0  |  out|    8|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_we0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_d0        |  out|   16|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0  |  out|    8|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_we0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_d0        |  out|   16|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0  |  out|    8|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_we0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_d0        |  out|   16|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0  |  out|    8|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_we0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_d0        |  out|   16|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0  |  out|    8|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_we0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_d0        |  out|   16|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0  |  out|    8|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_we0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_d0        |  out|   16|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0  |  out|    8|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_we0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_d0        |  out|   16|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0    |  out|    8|   ap_memory|    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0         |  out|    1|   ap_memory|    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_we0         |  out|    1|   ap_memory|    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_d0          |  out|   16|   ap_memory|    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f|         array|
+-----------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------+--------------+

