# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_reg.srcs/sources_1/new/UAL.vhd" \
"../../../../project_reg.srcs/sim_1/new/TestUAL.vhd" \

# Do not sort compile order
nosort
