#List of actual used RTLs.

File                                                                                                   Type     IN_PROJECT/INCLUDED/LIBRARY

"C:\lscc\diamond\projects\SDRAM_controller\sdram_controller\impl1\source\sdram_controller_tb.v"     verilog                      IN PROJECT
"C:\lscc\diamond\projects\SDRAM_controller\sdram_controller\impl1\source\sdram_controller.v"        verilog                      IN PROJECT
