

================================================================
== Vitis HLS Report for 'fp2mul503_mont_1339777_Pipeline_VITIS_LOOP_169_1178'
================================================================
* Date:           Tue May 20 14:30:29 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.774 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       19|       19|  0.190 us|  0.190 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_169_1  |       17|       17|         3|          1|          1|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.95>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_230 = alloca i32 1" [src/fpx.c:167->src/fpx.c:181->src/fpx.c:205]   --->   Operation 6 'alloca' 'i_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln167 = store i5 0, i5 %i_230" [src/fpx.c:167->src/fpx.c:181->src/fpx.c:205]   --->   Operation 7 'store' 'store_ln167' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc.i.i109"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = load i5 %i_230" [src/fpx.c:170->src/fpx.c:181->src/fpx.c:205]   --->   Operation 9 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.78ns)   --->   "%icmp_ln169 = icmp_eq  i5 %i, i5 16" [src/fpx.c:169->src/fpx.c:181->src/fpx.c:205]   --->   Operation 10 'icmp' 'icmp_ln169' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.78ns)   --->   "%add_ln169 = add i5 %i, i5 1" [src/fpx.c:169->src/fpx.c:181->src/fpx.c:205]   --->   Operation 11 'add' 'add_ln169' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln170 = trunc i5 %i" [src/fpx.c:170->src/fpx.c:181->src/fpx.c:205]   --->   Operation 12 'trunc' 'trunc_ln170' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln170 = zext i4 %trunc_ln170" [src/fpx.c:170->src/fpx.c:181->src/fpx.c:205]   --->   Operation 13 'zext' 'zext_ln170' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tt2_addr = getelementptr i64 %tt2, i32 0, i32 %zext_ln170" [src/fpx.c:170->src/fpx.c:181->src/fpx.c:205]   --->   Operation 14 'getelementptr' 'tt2_addr' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (3.25ns)   --->   "%tt2_load = load i4 %tt2_addr" [src/fpx.c:170->src/fpx.c:181->src/fpx.c:205]   --->   Operation 15 'load' 'tt2_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tt1_addr = getelementptr i64 %tt1, i32 0, i32 %zext_ln170" [src/fpx.c:170->src/fpx.c:181->src/fpx.c:205]   --->   Operation 16 'getelementptr' 'tt1_addr' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (3.25ns)   --->   "%tt1_load = load i4 %tt1_addr" [src/fpx.c:170->src/fpx.c:181->src/fpx.c:205]   --->   Operation 17 'load' 'tt1_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln167 = store i5 %add_ln169, i5 %i_230" [src/fpx.c:167->src/fpx.c:181->src/fpx.c:205]   --->   Operation 18 'store' 'store_ln167' <Predicate = (!icmp_ln169)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.77>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%borrow = phi i1 0, void %newFuncRoot, i1 %borrowReg, void %for.inc.i.i109.split"   --->   Operation 19 'phi' 'borrow' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %icmp_ln169, void %for.inc.i.i109.split, void %mp_subfast.exit112.exitStub" [src/fpx.c:169->src/fpx.c:181->src/fpx.c:205]   --->   Operation 20 'br' 'br_ln169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/2] ( I:3.25ns O:3.25ns )   --->   "%tt2_load = load i4 %tt2_addr" [src/fpx.c:170->src/fpx.c:181->src/fpx.c:205]   --->   Operation 21 'load' 'tt2_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 22 [1/2] ( I:3.25ns O:3.25ns )   --->   "%tt1_load = load i4 %tt1_addr" [src/fpx.c:170->src/fpx.c:181->src/fpx.c:205]   --->   Operation 22 'load' 'tt1_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 23 [1/1] (3.52ns)   --->   "%tempReg = sub i64 %tt2_load, i64 %tt1_load" [src/fpx.c:170->src/fpx.c:181->src/fpx.c:205]   --->   Operation 23 'sub' 'tempReg' <Predicate = (!icmp_ln169)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 42 'ret' 'ret_ln0' <Predicate = (icmp_ln169)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.77>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln167 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/fpx.c:167->src/fpx.c:181->src/fpx.c:205]   --->   Operation 24 'specpipeline' 'specpipeline_ln167' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln167 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [src/fpx.c:167->src/fpx.c:181->src/fpx.c:205]   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln167' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln169 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [src/fpx.c:169->src/fpx.c:181->src/fpx.c:205]   --->   Operation 26 'specloopname' 'specloopname_ln169' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln105_184 = xor i64 %tt1_load, i64 %tt2_load" [src/config.h:105->src/fpx.c:170->src/fpx.c:181->src/fpx.c:205]   --->   Operation 27 'xor' 'xor_ln105_184' <Predicate = (!icmp_ln169)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln105_185 = xor i64 %tt1_load, i64 %tempReg" [src/config.h:105->src/fpx.c:170->src/fpx.c:181->src/fpx.c:205]   --->   Operation 28 'xor' 'xor_ln105_185' <Predicate = (!icmp_ln169)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%or_ln105_24 = or i64 %xor_ln105_185, i64 %xor_ln105_184" [src/config.h:105->src/fpx.c:170->src/fpx.c:181->src/fpx.c:205]   --->   Operation 29 'or' 'or_ln105_24' <Predicate = (!icmp_ln169)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln105_186 = xor i64 %tt2_load, i64 %or_ln105_24" [src/config.h:105->src/fpx.c:170->src/fpx.c:181->src/fpx.c:205]   --->   Operation 30 'xor' 'xor_ln105_186' <Predicate = (!icmp_ln169)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_186, i32 63" [src/config.h:98->src/fpx.c:170->src/fpx.c:181->src/fpx.c:205]   --->   Operation 31 'bitselect' 'tmp' <Predicate = (!icmp_ln169)> <Delay = 0.99>
ST_3 : Operation 32 [1/1] (3.52ns)   --->   "%sub_ln95 = sub i64 0, i64 %tempReg" [src/config.h:95->src/config.h:100->src/fpx.c:170->src/fpx.c:181->src/fpx.c:205]   --->   Operation 32 'sub' 'sub_ln95' <Predicate = (!icmp_ln169)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node borrowReg)   --->   "%or_ln95 = or i64 %tempReg, i64 %sub_ln95" [src/config.h:95->src/config.h:100->src/fpx.c:170->src/fpx.c:181->src/fpx.c:205]   --->   Operation 33 'or' 'or_ln95' <Predicate = (!icmp_ln169)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node borrowReg)   --->   "%tmp_278 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln95, i32 63" [src/fpx.c:170->src/fpx.c:181->src/fpx.c:205]   --->   Operation 34 'bitselect' 'tmp_278' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node borrowReg)   --->   "%xor_ln170 = xor i1 %tmp_278, i1 1" [src/fpx.c:170->src/fpx.c:181->src/fpx.c:205]   --->   Operation 35 'xor' 'xor_ln170' <Predicate = (!icmp_ln169)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node borrowReg)   --->   "%and_ln170 = and i1 %borrow, i1 %xor_ln170" [src/fpx.c:170->src/fpx.c:181->src/fpx.c:205]   --->   Operation 36 'and' 'and_ln170' <Predicate = (!icmp_ln169)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.99ns) (out node of the LUT)   --->   "%borrowReg = or i1 %and_ln170, i1 %tmp" [src/fpx.c:170->src/fpx.c:181->src/fpx.c:205]   --->   Operation 37 'or' 'borrowReg' <Predicate = (!icmp_ln169)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln170_11 = zext i1 %borrow" [src/fpx.c:170->src/fpx.c:181->src/fpx.c:205]   --->   Operation 38 'zext' 'zext_ln170_11' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (3.52ns)   --->   "%sub_ln170 = sub i64 %tempReg, i64 %zext_ln170_11" [src/fpx.c:170->src/fpx.c:181->src/fpx.c:205]   --->   Operation 39 'sub' 'sub_ln170' <Predicate = (!icmp_ln169)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln170 = store i64 %sub_ln170, i4 %tt2_addr" [src/fpx.c:170->src/fpx.c:181->src/fpx.c:205]   --->   Operation 40 'store' 'store_ln170' <Predicate = (!icmp_ln169)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln169 = br void %for.inc.i.i109" [src/fpx.c:169->src/fpx.c:181->src/fpx.c:205]   --->   Operation 41 'br' 'br_ln169' <Predicate = (!icmp_ln169)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tt2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ tt1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_230                   (alloca           ) [ 0100]
store_ln167             (store            ) [ 0000]
br_ln0                  (br               ) [ 0111]
i                       (load             ) [ 0000]
icmp_ln169              (icmp             ) [ 0111]
add_ln169               (add              ) [ 0000]
trunc_ln170             (trunc            ) [ 0000]
zext_ln170              (zext             ) [ 0000]
tt2_addr                (getelementptr    ) [ 0111]
tt1_addr                (getelementptr    ) [ 0110]
store_ln167             (store            ) [ 0000]
borrow                  (phi              ) [ 0111]
br_ln169                (br               ) [ 0000]
tt2_load                (load             ) [ 0101]
tt1_load                (load             ) [ 0101]
tempReg                 (sub              ) [ 0101]
specpipeline_ln167      (specpipeline     ) [ 0000]
speclooptripcount_ln167 (speclooptripcount) [ 0000]
specloopname_ln169      (specloopname     ) [ 0000]
xor_ln105_184           (xor              ) [ 0000]
xor_ln105_185           (xor              ) [ 0000]
or_ln105_24             (or               ) [ 0000]
xor_ln105_186           (xor              ) [ 0000]
tmp                     (bitselect        ) [ 0000]
sub_ln95                (sub              ) [ 0000]
or_ln95                 (or               ) [ 0000]
tmp_278                 (bitselect        ) [ 0000]
xor_ln170               (xor              ) [ 0000]
and_ln170               (and              ) [ 0000]
borrowReg               (or               ) [ 0111]
zext_ln170_11           (zext             ) [ 0000]
sub_ln170               (sub              ) [ 0000]
store_ln170             (store            ) [ 0000]
br_ln169                (br               ) [ 0111]
ret_ln0                 (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tt2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tt2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tt1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tt1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="i_230_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_230/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="tt2_addr_gep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="64" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="4" slack="0"/>
<pin id="46" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tt2_addr/1 "/>
</bind>
</comp>

<comp id="49" class="1004" name="grp_access_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="4" slack="2"/>
<pin id="51" dir="0" index="1" bw="64" slack="0"/>
<pin id="52" dir="0" index="2" bw="0" slack="0"/>
<pin id="54" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="55" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="56" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="53" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="57" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="tt2_load/1 store_ln170/3 "/>
</bind>
</comp>

<comp id="59" class="1004" name="tt1_addr_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="64" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="4" slack="0"/>
<pin id="63" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tt1_addr/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="4" slack="0"/>
<pin id="68" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="69" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tt1_load/1 "/>
</bind>
</comp>

<comp id="72" class="1005" name="borrow_reg_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="1"/>
<pin id="74" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="borrow (phireg) "/>
</bind>
</comp>

<comp id="76" class="1004" name="borrow_phi_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="1"/>
<pin id="78" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="1" slack="1"/>
<pin id="80" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="borrow/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="store_ln167_store_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="5" slack="0"/>
<pin id="87" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln167/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="i_load_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="5" slack="0"/>
<pin id="91" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="icmp_ln169_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="5" slack="0"/>
<pin id="94" dir="0" index="1" bw="5" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln169/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="add_ln169_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="5" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln169/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="trunc_ln170_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="5" slack="0"/>
<pin id="106" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln170/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="zext_ln170_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln170/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln167_store_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="5" slack="0"/>
<pin id="116" dir="0" index="1" bw="5" slack="0"/>
<pin id="117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln167/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="tempReg_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="64" slack="0"/>
<pin id="121" dir="0" index="1" bw="64" slack="0"/>
<pin id="122" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tempReg/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="xor_ln105_184_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="64" slack="1"/>
<pin id="127" dir="0" index="1" bw="64" slack="1"/>
<pin id="128" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_184/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="xor_ln105_185_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="64" slack="1"/>
<pin id="131" dir="0" index="1" bw="64" slack="1"/>
<pin id="132" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_185/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="or_ln105_24_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="64" slack="0"/>
<pin id="135" dir="0" index="1" bw="64" slack="0"/>
<pin id="136" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105_24/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="xor_ln105_186_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="64" slack="1"/>
<pin id="141" dir="0" index="1" bw="64" slack="0"/>
<pin id="142" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_186/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="0" index="2" bw="7" slack="0"/>
<pin id="148" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="sub_ln95_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="1"/>
<pin id="155" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln95/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="or_ln95_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="64" slack="1"/>
<pin id="159" dir="0" index="1" bw="64" slack="0"/>
<pin id="160" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln95/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_278_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="0"/>
<pin id="165" dir="0" index="2" bw="7" slack="0"/>
<pin id="166" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_278/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="xor_ln170_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln170/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="and_ln170_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="1"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln170/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="borrowReg_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="borrowReg/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="zext_ln170_11_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="1"/>
<pin id="190" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln170_11/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="sub_ln170_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="1"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln170/3 "/>
</bind>
</comp>

<comp id="198" class="1005" name="i_230_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="5" slack="0"/>
<pin id="200" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_230 "/>
</bind>
</comp>

<comp id="205" class="1005" name="icmp_ln169_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln169 "/>
</bind>
</comp>

<comp id="209" class="1005" name="tt2_addr_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="1"/>
<pin id="211" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tt2_addr "/>
</bind>
</comp>

<comp id="215" class="1005" name="tt1_addr_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="1"/>
<pin id="217" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tt1_addr "/>
</bind>
</comp>

<comp id="220" class="1005" name="tt2_load_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="1"/>
<pin id="222" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tt2_load "/>
</bind>
</comp>

<comp id="226" class="1005" name="tt1_load_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="1"/>
<pin id="228" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tt1_load "/>
</bind>
</comp>

<comp id="232" class="1005" name="tempReg_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="1"/>
<pin id="234" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="240" class="1005" name="borrowReg_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="1"/>
<pin id="242" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="borrowReg "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="4" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="12" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="58"><net_src comp="42" pin="3"/><net_sink comp="49" pin=2"/></net>

<net id="64"><net_src comp="2" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="71"><net_src comp="59" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="82"><net_src comp="72" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="76" pin="4"/><net_sink comp="72" pin=0"/></net>

<net id="88"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="96"><net_src comp="89" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="89" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="107"><net_src comp="89" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="104" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="113"><net_src comp="108" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="118"><net_src comp="98" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="49" pin="7"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="66" pin="3"/><net_sink comp="119" pin=1"/></net>

<net id="137"><net_src comp="129" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="125" pin="2"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="133" pin="2"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="30" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="139" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="32" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="156"><net_src comp="34" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="152" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="30" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="157" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="32" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="174"><net_src comp="162" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="36" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="72" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="170" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="176" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="144" pin="3"/><net_sink comp="182" pin=1"/></net>

<net id="191"><net_src comp="72" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="188" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="197"><net_src comp="192" pin="2"/><net_sink comp="49" pin=1"/></net>

<net id="201"><net_src comp="38" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="203"><net_src comp="198" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="204"><net_src comp="198" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="208"><net_src comp="92" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="42" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="214"><net_src comp="209" pin="1"/><net_sink comp="49" pin=0"/></net>

<net id="218"><net_src comp="59" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="223"><net_src comp="49" pin="7"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="225"><net_src comp="220" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="229"><net_src comp="66" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="231"><net_src comp="226" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="235"><net_src comp="119" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="237"><net_src comp="232" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="238"><net_src comp="232" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="239"><net_src comp="232" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="243"><net_src comp="182" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="76" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: tt2 | {3 }
 - Input state : 
	Port: fp2mul503_mont.1339777_Pipeline_VITIS_LOOP_169_1178 : tt2 | {1 2 }
	Port: fp2mul503_mont.1339777_Pipeline_VITIS_LOOP_169_1178 : tt1 | {1 2 }
  - Chain level:
	State 1
		store_ln167 : 1
		i : 1
		icmp_ln169 : 2
		add_ln169 : 2
		trunc_ln170 : 2
		zext_ln170 : 3
		tt2_addr : 4
		tt2_load : 5
		tt1_addr : 4
		tt1_load : 5
		store_ln167 : 3
	State 2
		tempReg : 1
	State 3
		or_ln95 : 1
		tmp_278 : 1
		xor_ln170 : 2
		and_ln170 : 2
		borrowReg : 2
		sub_ln170 : 1
		store_ln170 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |    tempReg_fu_119    |    0    |    71   |
|    sub   |    sub_ln95_fu_152   |    0    |    71   |
|          |   sub_ln170_fu_192   |    0    |    71   |
|----------|----------------------|---------|---------|
|          | xor_ln105_184_fu_125 |    0    |    64   |
|    xor   | xor_ln105_185_fu_129 |    0    |    64   |
|          | xor_ln105_186_fu_139 |    0    |    64   |
|          |   xor_ln170_fu_170   |    0    |    2    |
|----------|----------------------|---------|---------|
|          |  or_ln105_24_fu_133  |    0    |    64   |
|    or    |    or_ln95_fu_157    |    0    |    64   |
|          |   borrowReg_fu_182   |    0    |    2    |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln169_fu_92   |    0    |    13   |
|----------|----------------------|---------|---------|
|    add   |    add_ln169_fu_98   |    0    |    13   |
|----------|----------------------|---------|---------|
|    and   |   and_ln170_fu_176   |    0    |    2    |
|----------|----------------------|---------|---------|
|   trunc  |  trunc_ln170_fu_104  |    0    |    0    |
|----------|----------------------|---------|---------|
|   zext   |   zext_ln170_fu_108  |    0    |    0    |
|          | zext_ln170_11_fu_188 |    0    |    0    |
|----------|----------------------|---------|---------|
| bitselect|      tmp_fu_144      |    0    |    0    |
|          |    tmp_278_fu_162    |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   565   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| borrowReg_reg_240|    1   |
|   borrow_reg_72  |    1   |
|   i_230_reg_198  |    5   |
|icmp_ln169_reg_205|    1   |
|  tempReg_reg_232 |   64   |
| tt1_addr_reg_215 |    4   |
| tt1_load_reg_226 |   64   |
| tt2_addr_reg_209 |    4   |
| tt2_load_reg_220 |   64   |
+------------------+--------+
|       Total      |   208  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_49 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_66 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
|   borrow_reg_72  |  p0  |   2  |   1  |    2   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   10   ||  4.764  ||    0    ||    27   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   565  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    0   |   27   |
|  Register |    -   |   208  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   208  |   592  |
+-----------+--------+--------+--------+
