
---------- Begin Simulation Statistics ----------
final_tick                               153747212000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 227821                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704956                       # Number of bytes of host memory used
host_op_rate                                   228268                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   438.94                       # Real time elapsed on the host
host_tick_rate                              350268587                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.153747                       # Number of seconds simulated
sim_ticks                                153747212000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.693688                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095343                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101781                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81341                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727442                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             809                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              518                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477514                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65343                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.537472                       # CPI: cycles per instruction
system.cpu.discardedOps                        189844                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42608494                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43401673                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11000908                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        21654666                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.650418                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        153747212                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132092546                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       117365                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        300844                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          234                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       399661                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2153                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       804080                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2156                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 153747212000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              55754                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        66005                       # Transaction distribution
system.membus.trans_dist::CleanEvict            51356                       # Transaction distribution
system.membus.trans_dist::ReadExReq            127729                       # Transaction distribution
system.membus.trans_dist::ReadExResp           127729                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         55754                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       484327                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 484327                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     15967232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15967232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            183483                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  183483    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              183483                       # Request fanout histogram
system.membus.respLayer1.occupancy          990264750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           564864000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 153747212000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            171773                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       410385                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           10                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          108619                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           232648                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          232647                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           675                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       171098                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1360                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1207140                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1208500                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        43840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     47880000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               47923840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          119355                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4224320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           523776                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004573                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.067551                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 521384     99.54%     99.54% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2389      0.46%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             523776                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1492860000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1211238996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2025000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 153747212000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   19                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               220915                       # number of demand (read+write) hits
system.l2.demand_hits::total                   220934                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  19                       # number of overall hits
system.l2.overall_hits::.cpu.data              220915                       # number of overall hits
system.l2.overall_hits::total                  220934                       # number of overall hits
system.l2.demand_misses::.cpu.inst                656                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             182831                       # number of demand (read+write) misses
system.l2.demand_misses::total                 183487                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               656                       # number of overall misses
system.l2.overall_misses::.cpu.data            182831                       # number of overall misses
system.l2.overall_misses::total                183487                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     65172000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  18774129000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18839301000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     65172000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  18774129000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18839301000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              675                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           403746                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               404421                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             675                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          403746                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              404421                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.971852                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.452837                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.453703                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.971852                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.452837                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.453703                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99347.560976                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 102685.698815                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102673.764354                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99347.560976                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 102685.698815                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102673.764354                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               66005                       # number of writebacks
system.l2.writebacks::total                     66005                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           656                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        182827                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            183483                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          656                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       182827                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           183483                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52052000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15117274000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15169326000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52052000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15117274000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15169326000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.971852                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.452827                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.453693                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.971852                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.452827                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.453693                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79347.560976                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 82686.222494                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82674.285901                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79347.560976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 82686.222494                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82674.285901                       # average overall mshr miss latency
system.l2.replacements                         119355                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       344380                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           344380                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       344380                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       344380                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           10                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               10                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           10                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           10                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          162                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           162                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            104919                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                104919                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          127729                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              127729                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13323394000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13323394000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        232648                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            232648                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.549023                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.549023                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 104309.859155                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104309.859155                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       127729                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         127729                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10768814000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10768814000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.549023                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.549023                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84309.859155                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84309.859155                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             19                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 19                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          656                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              656                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     65172000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65172000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          675                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            675                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.971852                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.971852                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99347.560976                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99347.560976                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          656                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          656                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52052000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52052000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.971852                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.971852                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79347.560976                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79347.560976                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        115996                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            115996                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        55102                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           55102                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5450735000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5450735000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       171098                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        171098                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.322049                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.322049                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 98920.819571                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98920.819571                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        55098                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        55098                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4348460000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4348460000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.322026                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.322026                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78922.283930                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78922.283930                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 153747212000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 52884.341050                       # Cycle average of tags in use
system.l2.tags.total_refs                      803680                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    184849                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.347765                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      66.720274                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       288.569990                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     52529.050786                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004403                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.801530                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.806951                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65494                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          257                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        65230                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999359                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    988695                       # Number of tag accesses
system.l2.tags.data_accesses                   988695                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 153747212000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          41984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       11700928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11742912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        41984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         41984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4224320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4224320                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             656                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          182827                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              183483                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        66005                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              66005                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            273072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          76104977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              76378048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       273072                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           273072                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       27475750                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             27475750                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       27475750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           273072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         76104977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            103853799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     66002.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       656.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    182803.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.016911994500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3937                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3937                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              465743                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              62164                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      183483                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      66005                       # Number of write requests accepted
system.mem_ctrls.readBursts                    183483                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    66005                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     24                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4167                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2295475000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  917295000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5735331250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12512.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31262.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   128524                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   47283                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.06                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.64                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                183483                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                66005                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  135414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   47178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     487                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     380                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        73638                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    216.796763                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   120.802290                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   276.357805                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        49062     66.63%     66.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4779      6.49%     73.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3117      4.23%     77.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1934      2.63%     79.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8331     11.31%     91.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          946      1.28%     92.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          367      0.50%     93.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          298      0.40%     93.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4804      6.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        73638                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3937                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      46.597409                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.700082                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    149.733209                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3751     95.28%     95.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           55      1.40%     96.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          129      3.28%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3937                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3937                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.760478                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.731178                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.004706                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2446     62.13%     62.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               80      2.03%     64.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1348     34.24%     98.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               38      0.97%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               21      0.53%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3937                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11741376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4223104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11742912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4224320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        76.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        27.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     76.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     27.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  153738695000                       # Total gap between requests
system.mem_ctrls.avgGap                     616216.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        41984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     11699392                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4223104                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 273071.618365346396                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 76094986.359817698598                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 27467841.172950830311                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          656                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       182827                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        66005                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18382250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   5716949000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3505749964250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28021.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31269.72                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  53113399.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            264087180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            140365665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           656665800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          172400940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12136066800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      28209717240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      35283378240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        76862681865                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        499.928947                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  91431432000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5133700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  57182080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            261688140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            139090545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           653231460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          172045980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12136066800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      28441056300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      35088566400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        76891745625                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        500.117983                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  90919232000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5133700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  57694280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    153747212000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 153747212000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9662389                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9662389                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9662389                       # number of overall hits
system.cpu.icache.overall_hits::total         9662389                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          675                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            675                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          675                       # number of overall misses
system.cpu.icache.overall_misses::total           675                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     68983000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     68983000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     68983000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     68983000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663064                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663064                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663064                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663064                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000070                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000070                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000070                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000070                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 102197.037037                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 102197.037037                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 102197.037037                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 102197.037037                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           10                       # number of writebacks
system.cpu.icache.writebacks::total                10                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          675                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          675                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          675                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          675                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     67633000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     67633000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     67633000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     67633000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 100197.037037                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 100197.037037                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 100197.037037                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 100197.037037                       # average overall mshr miss latency
system.cpu.icache.replacements                     10                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9662389                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9662389                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          675                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           675                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     68983000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     68983000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663064                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663064                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 102197.037037                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 102197.037037                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          675                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          675                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     67633000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     67633000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 100197.037037                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 100197.037037                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 153747212000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           546.585391                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663064                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               675                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14315.650370                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   546.585391                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.133444                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.133444                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          665                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          665                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.162354                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9663739                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9663739                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 153747212000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 153747212000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 153747212000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51637050                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51637050                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51637568                       # number of overall hits
system.cpu.dcache.overall_hits::total        51637568                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       448766                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         448766                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       456666                       # number of overall misses
system.cpu.dcache.overall_misses::total        456666                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  26209831000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  26209831000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  26209831000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  26209831000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52085816                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52085816                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52094234                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52094234                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008616                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008616                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008766                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008766                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58404.226256                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58404.226256                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57393.874298                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57393.874298                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       126299                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2833                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    44.581363                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       344380                       # number of writebacks
system.cpu.dcache.writebacks::total            344380                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52915                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52915                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52915                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52915                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       395851                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       395851                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       403746                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       403746                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  23763743000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  23763743000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  24699450999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  24699450999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007600                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007600                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007750                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007750                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60032.039833                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60032.039833                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61175.716909                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61175.716909                       # average overall mshr miss latency
system.cpu.dcache.replacements                 399649                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40971757                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40971757                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       163958                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        163958                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7875888000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7875888000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41135715                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41135715                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003986                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003986                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48036.009222                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48036.009222                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          718                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          718                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       163240                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       163240                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7509733000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7509733000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003968                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003968                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 46004.245283                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46004.245283                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10665293                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10665293                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       284808                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       284808                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  18333943000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  18333943000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026010                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026010                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64372.991629                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64372.991629                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        52197                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        52197                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       232611                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       232611                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  16254010000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  16254010000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021243                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021243                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69876.360103                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69876.360103                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          518                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           518                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7900                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7900                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.938465                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.938465                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7895                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7895                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    935707999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    935707999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.937871                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.937871                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 118519.062571                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 118519.062571                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 153747212000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4040.079070                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52041389                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            403745                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            128.896677                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4040.079070                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.986347                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.986347                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          165                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          360                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         2117                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1444                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52498055                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52498055                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 153747212000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 153747212000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
