// Seed: 792063752
module module_0 (
    input supply1 id_0,
    output tri1 id_1
);
  wire id_3;
  not primCall (id_1, id_3);
  module_2 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0
  );
endmodule
module module_1 (
    output tri  id_0,
    output wand id_1,
    input  wire id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_2,
      id_0
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input wor id_0,
    output tri0 id_1,
    output supply1 id_2,
    input uwire id_3,
    output wor id_4,
    output tri1 id_5,
    input wand id_6,
    input uwire id_7,
    input supply1 id_8,
    output wor id_9,
    input wor id_10,
    input supply1 id_11,
    input wire id_12,
    input tri1 id_13,
    output uwire id_14,
    output supply1 id_15,
    output wor id_16,
    output tri id_17,
    output tri id_18,
    output tri1 id_19
    , id_40,
    input supply1 id_20,
    output wand id_21,
    input wor id_22,
    output supply0 id_23,
    output wand id_24,
    input wor id_25,
    output tri id_26,
    input uwire id_27,
    output supply0 id_28,
    input supply0 id_29,
    output supply1 id_30,
    output supply0 id_31,
    input tri1 id_32,
    input supply1 id_33,
    input tri1 id_34,
    output uwire id_35,
    output supply1 id_36,
    input tri0 id_37,
    input supply0 id_38
);
  wire id_41;
  assign module_0.id_0 = 0;
endmodule
