============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Tue May 14 20:47:14 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(107)
RUN-1001 : Project manager successfully analyzed 38 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.325807s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (42.4%)

RUN-1004 : used memory is 268 MB, reserved memory is 245 MB, peak memory is 273 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 8.3333 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 95545842466816"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4230542786560"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4221952851968"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 95545842466816"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 84928683311104"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4221952851968"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net u_logic/HADDR[31] will be merged to another kept net HADDR[31]
SYN-5055 WARNING: The kept net Interconncet/HADDR[31] will be merged to another kept net HADDR[31]
SYN-5055 WARNING: The kept net u_logic/HADDR[30] will be merged to another kept net HADDR[30]
SYN-5055 WARNING: The kept net Interconncet/HADDR[30] will be merged to another kept net HADDR[30]
SYN-5055 WARNING: The kept net u_logic/HADDR[29] will be merged to another kept net HADDR[29]
SYN-5055 WARNING: The kept net Interconncet/HADDR[29] will be merged to another kept net HADDR[29]
SYN-5055 WARNING: The kept net u_logic/HADDR[28] will be merged to another kept net HADDR[28]
SYN-5055 WARNING: The kept net Interconncet/HADDR[28] will be merged to another kept net HADDR[28]
SYN-5055 WARNING: The kept net u_logic/HADDR[27] will be merged to another kept net HADDR[27]
SYN-5055 WARNING: The kept net Interconncet/HADDR[27] will be merged to another kept net HADDR[27]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 9956 instances
RUN-0007 : 6162 luts, 2949 seqs, 467 mslices, 247 lslices, 100 pads, 24 brams, 3 dsps
RUN-1001 : There are total 11129 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 6559 nets have 2 pins
RUN-1001 : 3259 nets have [3 - 5] pins
RUN-1001 : 787 nets have [6 - 10] pins
RUN-1001 : 294 nets have [11 - 20] pins
RUN-1001 : 207 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     227     
RUN-1001 :   No   |  No   |  Yes  |    1340     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     579     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |  58   |     16     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 78
PHY-3001 : Initial placement ...
PHY-3001 : design contains 9954 instances, 6162 luts, 2949 seqs, 714 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-0007 : Cell area utilization is 38%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47255, tnet num: 11127, tinst num: 9954, tnode num: 56990, tedge num: 77304.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11127 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.975937s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (62.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.7292e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 9954.
PHY-3001 : Level 1 #clusters 1490.
PHY-3001 : End clustering;  0.082144s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 764478, overlap = 320.75
PHY-3002 : Step(2): len = 677620, overlap = 341.594
PHY-3002 : Step(3): len = 475310, overlap = 468.375
PHY-3002 : Step(4): len = 417697, overlap = 522.344
PHY-3002 : Step(5): len = 336856, overlap = 575.688
PHY-3002 : Step(6): len = 288946, overlap = 637.531
PHY-3002 : Step(7): len = 237393, overlap = 719.344
PHY-3002 : Step(8): len = 211428, overlap = 772.438
PHY-3002 : Step(9): len = 179022, overlap = 796.906
PHY-3002 : Step(10): len = 162538, overlap = 812.531
PHY-3002 : Step(11): len = 148577, overlap = 835.656
PHY-3002 : Step(12): len = 135504, overlap = 865.625
PHY-3002 : Step(13): len = 127339, overlap = 879.25
PHY-3002 : Step(14): len = 120732, overlap = 878.5
PHY-3002 : Step(15): len = 105766, overlap = 894.938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.88632e-06
PHY-3002 : Step(16): len = 118661, overlap = 865.812
PHY-3002 : Step(17): len = 167932, overlap = 702.375
PHY-3002 : Step(18): len = 189086, overlap = 668.062
PHY-3002 : Step(19): len = 194691, overlap = 599.031
PHY-3002 : Step(20): len = 188284, overlap = 563.344
PHY-3002 : Step(21): len = 182690, overlap = 541.562
PHY-3002 : Step(22): len = 175884, overlap = 539.219
PHY-3002 : Step(23): len = 169557, overlap = 556.688
PHY-3002 : Step(24): len = 164657, overlap = 571.969
PHY-3002 : Step(25): len = 162042, overlap = 582.906
PHY-3002 : Step(26): len = 160335, overlap = 589.812
PHY-3002 : Step(27): len = 160604, overlap = 609
PHY-3002 : Step(28): len = 161411, overlap = 636.656
PHY-3002 : Step(29): len = 161752, overlap = 646.844
PHY-3002 : Step(30): len = 160876, overlap = 646.844
PHY-3002 : Step(31): len = 159957, overlap = 651.406
PHY-3002 : Step(32): len = 158551, overlap = 633.906
PHY-3002 : Step(33): len = 158807, overlap = 639.5
PHY-3002 : Step(34): len = 157624, overlap = 633.562
PHY-3002 : Step(35): len = 157374, overlap = 633.812
PHY-3002 : Step(36): len = 156366, overlap = 630.312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.77264e-06
PHY-3002 : Step(37): len = 163804, overlap = 615.031
PHY-3002 : Step(38): len = 177563, overlap = 598.625
PHY-3002 : Step(39): len = 183748, overlap = 564.469
PHY-3002 : Step(40): len = 186549, overlap = 553.312
PHY-3002 : Step(41): len = 185606, overlap = 540.5
PHY-3002 : Step(42): len = 184857, overlap = 507.219
PHY-3002 : Step(43): len = 183876, overlap = 519.281
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.54528e-06
PHY-3002 : Step(44): len = 193799, overlap = 495.344
PHY-3002 : Step(45): len = 208877, overlap = 456.375
PHY-3002 : Step(46): len = 219728, overlap = 427.75
PHY-3002 : Step(47): len = 225199, overlap = 407.781
PHY-3002 : Step(48): len = 225500, overlap = 417.594
PHY-3002 : Step(49): len = 225886, overlap = 415.5
PHY-3002 : Step(50): len = 224849, overlap = 407.344
PHY-3002 : Step(51): len = 224401, overlap = 416.406
PHY-3002 : Step(52): len = 223382, overlap = 430.688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.50906e-05
PHY-3002 : Step(53): len = 236227, overlap = 418.188
PHY-3002 : Step(54): len = 252863, overlap = 360.969
PHY-3002 : Step(55): len = 262147, overlap = 328.25
PHY-3002 : Step(56): len = 265854, overlap = 307.094
PHY-3002 : Step(57): len = 265546, overlap = 305.062
PHY-3002 : Step(58): len = 265067, overlap = 314.094
PHY-3002 : Step(59): len = 264181, overlap = 309.25
PHY-3002 : Step(60): len = 265856, overlap = 310.594
PHY-3002 : Step(61): len = 266601, overlap = 320.688
PHY-3002 : Step(62): len = 267000, overlap = 301.562
PHY-3002 : Step(63): len = 266672, overlap = 315.531
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.01811e-05
PHY-3002 : Step(64): len = 282810, overlap = 291.031
PHY-3002 : Step(65): len = 295731, overlap = 288.938
PHY-3002 : Step(66): len = 301768, overlap = 261.094
PHY-3002 : Step(67): len = 304563, overlap = 253.531
PHY-3002 : Step(68): len = 304528, overlap = 242.875
PHY-3002 : Step(69): len = 305437, overlap = 237.688
PHY-3002 : Step(70): len = 305412, overlap = 237.406
PHY-3002 : Step(71): len = 305875, overlap = 242.062
PHY-3002 : Step(72): len = 305696, overlap = 246.969
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.03623e-05
PHY-3002 : Step(73): len = 319391, overlap = 234.688
PHY-3002 : Step(74): len = 332168, overlap = 212.031
PHY-3002 : Step(75): len = 338546, overlap = 187.438
PHY-3002 : Step(76): len = 342088, overlap = 182.562
PHY-3002 : Step(77): len = 344869, overlap = 170.188
PHY-3002 : Step(78): len = 346375, overlap = 167.062
PHY-3002 : Step(79): len = 344197, overlap = 159.562
PHY-3002 : Step(80): len = 343646, overlap = 158
PHY-3002 : Step(81): len = 344302, overlap = 155.375
PHY-3002 : Step(82): len = 344531, overlap = 150.25
PHY-3002 : Step(83): len = 343322, overlap = 144.375
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000120725
PHY-3002 : Step(84): len = 355539, overlap = 144.312
PHY-3002 : Step(85): len = 365125, overlap = 137.156
PHY-3002 : Step(86): len = 367722, overlap = 133.125
PHY-3002 : Step(87): len = 369088, overlap = 128.062
PHY-3002 : Step(88): len = 371979, overlap = 118.969
PHY-3002 : Step(89): len = 373730, overlap = 121.406
PHY-3002 : Step(90): len = 372608, overlap = 117.219
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000233612
PHY-3002 : Step(91): len = 380315, overlap = 116.5
PHY-3002 : Step(92): len = 386360, overlap = 108.594
PHY-3002 : Step(93): len = 387762, overlap = 103.812
PHY-3002 : Step(94): len = 391514, overlap = 98.0625
PHY-3002 : Step(95): len = 396765, overlap = 86.1875
PHY-3002 : Step(96): len = 399565, overlap = 79.5625
PHY-3002 : Step(97): len = 398504, overlap = 81.625
PHY-3002 : Step(98): len = 398171, overlap = 83.1875
PHY-3002 : Step(99): len = 399311, overlap = 79.1875
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000467224
PHY-3002 : Step(100): len = 405991, overlap = 81.75
PHY-3002 : Step(101): len = 410226, overlap = 86.0625
PHY-3002 : Step(102): len = 409987, overlap = 82.4375
PHY-3002 : Step(103): len = 410971, overlap = 78.625
PHY-3002 : Step(104): len = 413919, overlap = 74.25
PHY-3002 : Step(105): len = 416150, overlap = 76.6875
PHY-3002 : Step(106): len = 415981, overlap = 73.875
PHY-3002 : Step(107): len = 416937, overlap = 74.7812
PHY-3002 : Step(108): len = 418509, overlap = 71.3438
PHY-3002 : Step(109): len = 419771, overlap = 74.4062
PHY-3002 : Step(110): len = 418398, overlap = 73.9375
PHY-3002 : Step(111): len = 418550, overlap = 77.8438
PHY-3002 : Step(112): len = 420466, overlap = 73.9688
PHY-3002 : Step(113): len = 421431, overlap = 72.5938
PHY-3002 : Step(114): len = 419613, overlap = 75.1562
PHY-3002 : Step(115): len = 419509, overlap = 75.875
PHY-3002 : Step(116): len = 423153, overlap = 77.5938
PHY-3002 : Step(117): len = 426639, overlap = 77.875
PHY-3002 : Step(118): len = 423141, overlap = 83.2812
PHY-3002 : Step(119): len = 422031, overlap = 77.8438
PHY-3002 : Step(120): len = 423317, overlap = 76.9688
PHY-3002 : Step(121): len = 424025, overlap = 76
PHY-3002 : Step(122): len = 421657, overlap = 75.375
PHY-3002 : Step(123): len = 421165, overlap = 75.6875
PHY-3002 : Step(124): len = 422312, overlap = 77.5625
PHY-3002 : Step(125): len = 422854, overlap = 77.4375
PHY-3002 : Step(126): len = 421485, overlap = 75.9375
PHY-3002 : Step(127): len = 421150, overlap = 71.2188
PHY-3002 : Step(128): len = 422424, overlap = 78.0625
PHY-3002 : Step(129): len = 423136, overlap = 78.0625
PHY-3002 : Step(130): len = 421551, overlap = 83.0625
PHY-3002 : Step(131): len = 421299, overlap = 77.4375
PHY-3002 : Step(132): len = 422026, overlap = 70.9062
PHY-3002 : Step(133): len = 422618, overlap = 68.9062
PHY-3002 : Step(134): len = 421415, overlap = 69.9062
PHY-3002 : Step(135): len = 421042, overlap = 68.25
PHY-3002 : Step(136): len = 422045, overlap = 80.2812
PHY-3002 : Step(137): len = 422378, overlap = 80.0312
PHY-3002 : Step(138): len = 421536, overlap = 73.0312
PHY-3002 : Step(139): len = 421536, overlap = 73.0312
PHY-3002 : Step(140): len = 421888, overlap = 74.6562
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000860066
PHY-3002 : Step(141): len = 426261, overlap = 66.7812
PHY-3002 : Step(142): len = 430090, overlap = 65.9062
PHY-3002 : Step(143): len = 429610, overlap = 64.8438
PHY-3002 : Step(144): len = 429833, overlap = 64.4688
PHY-3002 : Step(145): len = 432094, overlap = 63.4375
PHY-3002 : Step(146): len = 432801, overlap = 63.6875
PHY-3002 : Step(147): len = 431663, overlap = 64.8438
PHY-3002 : Step(148): len = 431387, overlap = 64.8438
PHY-3002 : Step(149): len = 432177, overlap = 63.4375
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00158403
PHY-3002 : Step(150): len = 434966, overlap = 65.9375
PHY-3002 : Step(151): len = 438431, overlap = 69.625
PHY-3002 : Step(152): len = 439593, overlap = 62.4688
PHY-3002 : Step(153): len = 441649, overlap = 60.0312
PHY-3002 : Step(154): len = 443946, overlap = 60.8125
PHY-3002 : Step(155): len = 445520, overlap = 54
PHY-3002 : Step(156): len = 445083, overlap = 54.5938
PHY-3002 : Step(157): len = 445355, overlap = 58.0312
PHY-3002 : Step(158): len = 447249, overlap = 56.125
PHY-3002 : Step(159): len = 448462, overlap = 44.5312
PHY-3002 : Step(160): len = 447918, overlap = 44
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00272281
PHY-3002 : Step(161): len = 449280, overlap = 43.25
PHY-3002 : Step(162): len = 451709, overlap = 43
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019502s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11129.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 586464, over cnt = 1338(3%), over = 6755, worst = 42
PHY-1001 : End global iterations;  0.313080s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (15.0%)

PHY-1001 : Congestion index: top1 = 80.97, top5 = 60.99, top10 = 51.41, top15 = 45.30.
PHY-3001 : End congestion estimation;  0.428991s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (36.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11127 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.431659s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (54.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000162654
PHY-3002 : Step(163): len = 493992, overlap = 15.5625
PHY-3002 : Step(164): len = 496566, overlap = 14.8438
PHY-3002 : Step(165): len = 490904, overlap = 17.5625
PHY-3002 : Step(166): len = 486474, overlap = 18.4375
PHY-3002 : Step(167): len = 484398, overlap = 20.5625
PHY-3002 : Step(168): len = 484287, overlap = 19.0625
PHY-3002 : Step(169): len = 484402, overlap = 20.375
PHY-3002 : Step(170): len = 482969, overlap = 20.5938
PHY-3002 : Step(171): len = 480459, overlap = 25.5
PHY-3002 : Step(172): len = 477919, overlap = 25.5312
PHY-3002 : Step(173): len = 475704, overlap = 24.5938
PHY-3002 : Step(174): len = 472934, overlap = 24.9688
PHY-3002 : Step(175): len = 470337, overlap = 24.0938
PHY-3002 : Step(176): len = 466843, overlap = 23.3125
PHY-3002 : Step(177): len = 464535, overlap = 23.25
PHY-3002 : Step(178): len = 462270, overlap = 21.7188
PHY-3002 : Step(179): len = 459801, overlap = 23.9375
PHY-3002 : Step(180): len = 458073, overlap = 24.625
PHY-3002 : Step(181): len = 456319, overlap = 25.4375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000325309
PHY-3002 : Step(182): len = 457291, overlap = 25.7188
PHY-3002 : Step(183): len = 462307, overlap = 20.4062
PHY-3002 : Step(184): len = 464910, overlap = 19.7188
PHY-3002 : Step(185): len = 465782, overlap = 18.6875
PHY-3002 : Step(186): len = 467148, overlap = 18.375
PHY-3002 : Step(187): len = 468933, overlap = 17.6562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000650618
PHY-3002 : Step(188): len = 472061, overlap = 17.7188
PHY-3002 : Step(189): len = 476996, overlap = 17.4062
PHY-3002 : Step(190): len = 483153, overlap = 15.9375
PHY-3002 : Step(191): len = 486997, overlap = 12.7812
PHY-3002 : Step(192): len = 486819, overlap = 13
PHY-3002 : Step(193): len = 486809, overlap = 13.8125
PHY-3002 : Step(194): len = 487144, overlap = 11.6875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 54/11129.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 574760, over cnt = 1746(4%), over = 7133, worst = 44
PHY-1001 : End global iterations;  0.385806s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (32.4%)

PHY-1001 : Congestion index: top1 = 70.00, top5 = 56.19, top10 = 48.54, top15 = 43.86.
PHY-3001 : End congestion estimation;  0.511816s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (45.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11127 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.417469s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (33.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000156011
PHY-3002 : Step(195): len = 484644, overlap = 114.031
PHY-3002 : Step(196): len = 483021, overlap = 86.8125
PHY-3002 : Step(197): len = 478456, overlap = 70.7812
PHY-3002 : Step(198): len = 473489, overlap = 61.1875
PHY-3002 : Step(199): len = 467849, overlap = 52.0625
PHY-3002 : Step(200): len = 463384, overlap = 52.0625
PHY-3002 : Step(201): len = 460301, overlap = 59.2812
PHY-3002 : Step(202): len = 456842, overlap = 56.7188
PHY-3002 : Step(203): len = 454039, overlap = 49.25
PHY-3002 : Step(204): len = 451084, overlap = 44.4062
PHY-3002 : Step(205): len = 448479, overlap = 46.1562
PHY-3002 : Step(206): len = 445224, overlap = 47.5312
PHY-3002 : Step(207): len = 442406, overlap = 45.4062
PHY-3002 : Step(208): len = 441228, overlap = 46.8438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000312021
PHY-3002 : Step(209): len = 442227, overlap = 42.3438
PHY-3002 : Step(210): len = 444309, overlap = 36.4375
PHY-3002 : Step(211): len = 446833, overlap = 31.5938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000624043
PHY-3002 : Step(212): len = 450173, overlap = 29.4062
PHY-3002 : Step(213): len = 455263, overlap = 28.3125
PHY-3002 : Step(214): len = 458061, overlap = 25.5312
PHY-3002 : Step(215): len = 459711, overlap = 24.4688
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47255, tnet num: 11127, tinst num: 9954, tnode num: 56990, tedge num: 77304.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 226.00 peak overflow 2.41
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 318/11129.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 556792, over cnt = 1822(5%), over = 5985, worst = 36
PHY-1001 : End global iterations;  0.433094s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (57.7%)

PHY-1001 : Congestion index: top1 = 63.21, top5 = 48.99, top10 = 43.13, top15 = 39.67.
PHY-1001 : End incremental global routing;  0.569629s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (60.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11127 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.404653s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (50.2%)

OPT-1001 : 7 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 9845 has valid locations, 69 needs to be replaced
PHY-3001 : design contains 10016 instances, 6201 luts, 2972 seqs, 714 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 464484
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9307/11191.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 562384, over cnt = 1825(5%), over = 6000, worst = 36
PHY-1001 : End global iterations;  0.079441s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (59.0%)

PHY-1001 : Congestion index: top1 = 63.51, top5 = 49.03, top10 = 43.23, top15 = 39.74.
PHY-3001 : End congestion estimation;  0.233174s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (67.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47488, tnet num: 11189, tinst num: 10016, tnode num: 57292, tedge num: 77646.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11189 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.181176s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (43.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(216): len = 464233, overlap = 0
PHY-3002 : Step(217): len = 464310, overlap = 0
PHY-3002 : Step(218): len = 464432, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9327/11191.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 561520, over cnt = 1834(5%), over = 6041, worst = 36
PHY-1001 : End global iterations;  0.075518s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (62.1%)

PHY-1001 : Congestion index: top1 = 63.58, top5 = 49.10, top10 = 43.29, top15 = 39.80.
PHY-3001 : End congestion estimation;  0.219508s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (85.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11189 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.434572s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (57.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000749879
PHY-3002 : Step(219): len = 464382, overlap = 24.7812
PHY-3002 : Step(220): len = 464689, overlap = 24.5312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00149976
PHY-3002 : Step(221): len = 464698, overlap = 24.5312
PHY-3002 : Step(222): len = 464881, overlap = 24.5312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00299952
PHY-3002 : Step(223): len = 464914, overlap = 24.5312
PHY-3002 : Step(224): len = 464914, overlap = 24.5312
PHY-3001 : Final: Len = 464914, Over = 24.5312
PHY-3001 : End incremental placement;  2.450074s wall, 1.203125s user + 0.000000s system = 1.203125s CPU (49.1%)

OPT-1001 : Total overflow 227.06 peak overflow 2.41
OPT-1001 : End high-fanout net optimization;  3.657465s wall, 1.921875s user + 0.000000s system = 1.921875s CPU (52.5%)

OPT-1001 : Current memory(MB): used = 505, reserve = 492, peak = 515.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9318/11191.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 561864, over cnt = 1833(5%), over = 5908, worst = 36
PHY-1002 : len = 592704, over cnt = 1076(3%), over = 2524, worst = 20
PHY-1002 : len = 608912, over cnt = 346(0%), over = 796, worst = 16
PHY-1002 : len = 615136, over cnt = 76(0%), over = 141, worst = 9
PHY-1002 : len = 616464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.632114s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (64.3%)

PHY-1001 : Congestion index: top1 = 51.47, top5 = 43.71, top10 = 39.98, top15 = 37.60.
OPT-1001 : End congestion update;  0.789632s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (61.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11189 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.353023s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (66.4%)

OPT-0007 : Start: WNS -2761 TNS -171581 NUM_FEPS 352
OPT-0007 : Iter 1: improved WNS -2761 TNS -151431 NUM_FEPS 352 with 51 cells processed and 3250 slack improved
OPT-0007 : Iter 2: improved WNS -2761 TNS -150981 NUM_FEPS 352 with 11 cells processed and 500 slack improved
OPT-0007 : Iter 3: improved WNS -2761 TNS -134081 NUM_FEPS 352 with 12 cells processed and 1100 slack improved
OPT-0007 : Iter 4: improved WNS -2761 TNS -133981 NUM_FEPS 352 with 1 cells processed and 100 slack improved
OPT-1001 : End global optimization;  1.161042s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (61.9%)

OPT-1001 : Current memory(MB): used = 506, reserve = 492, peak = 515.
OPT-1001 : End physical optimization;  5.908302s wall, 3.187500s user + 0.046875s system = 3.234375s CPU (54.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6201 LUT to BLE ...
SYN-4008 : Packed 6201 LUT and 1190 SEQ to BLE.
SYN-4003 : Packing 1782 remaining SEQ's ...
SYN-4005 : Packed 1416 SEQ with LUT/SLICE
SYN-4006 : 3714 single LUT's are left
SYN-4006 : 366 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6567/7998 primitive instances ...
PHY-3001 : End packing;  0.435697s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (53.8%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4439 instances
RUN-1001 : 2154 mslices, 2154 lslices, 100 pads, 24 brams, 3 dsps
RUN-1001 : There are total 10192 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5323 nets have 2 pins
RUN-1001 : 3404 nets have [3 - 5] pins
RUN-1001 : 866 nets have [6 - 10] pins
RUN-1001 : 342 nets have [11 - 20] pins
RUN-1001 : 242 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 4437 instances, 4308 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : After packing: Len = 474368, Over = 84.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5180/10192.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 607616, over cnt = 1079(3%), over = 1643, worst = 9
PHY-1002 : len = 611800, over cnt = 673(1%), over = 893, worst = 6
PHY-1002 : len = 617800, over cnt = 233(0%), over = 312, worst = 4
PHY-1002 : len = 621056, over cnt = 52(0%), over = 62, worst = 3
PHY-1002 : len = 621872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.727341s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (30.1%)

PHY-1001 : Congestion index: top1 = 51.01, top5 = 44.18, top10 = 40.29, top15 = 37.77.
PHY-3001 : End congestion estimation;  0.906456s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (41.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44735, tnet num: 10190, tinst num: 4437, tnode num: 52375, tedge num: 75687.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10190 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.295591s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (54.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.87505e-05
PHY-3002 : Step(225): len = 466549, overlap = 88
PHY-3002 : Step(226): len = 461439, overlap = 97.5
PHY-3002 : Step(227): len = 458761, overlap = 102.25
PHY-3002 : Step(228): len = 457200, overlap = 108.5
PHY-3002 : Step(229): len = 456059, overlap = 111
PHY-3002 : Step(230): len = 455295, overlap = 120
PHY-3002 : Step(231): len = 454544, overlap = 120.75
PHY-3002 : Step(232): len = 453424, overlap = 120.25
PHY-3002 : Step(233): len = 452344, overlap = 121
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000137501
PHY-3002 : Step(234): len = 457349, overlap = 117.25
PHY-3002 : Step(235): len = 463521, overlap = 107.25
PHY-3002 : Step(236): len = 466286, overlap = 100
PHY-3002 : Step(237): len = 468028, overlap = 95.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000275002
PHY-3002 : Step(238): len = 475916, overlap = 82.75
PHY-3002 : Step(239): len = 485124, overlap = 67.25
PHY-3002 : Step(240): len = 489354, overlap = 64.5
PHY-3002 : Step(241): len = 489108, overlap = 66.5
PHY-3002 : Step(242): len = 488906, overlap = 68.5
PHY-3002 : Step(243): len = 489639, overlap = 67.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000510115
PHY-3002 : Step(244): len = 495846, overlap = 65
PHY-3002 : Step(245): len = 500114, overlap = 59
PHY-3002 : Step(246): len = 505475, overlap = 56.25
PHY-3002 : Step(247): len = 509271, overlap = 53.25
PHY-3002 : Step(248): len = 509678, overlap = 49.5
PHY-3002 : Step(249): len = 509864, overlap = 47.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000966899
PHY-3002 : Step(250): len = 514386, overlap = 46.25
PHY-3002 : Step(251): len = 516906, overlap = 43.75
PHY-3002 : Step(252): len = 520509, overlap = 42.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.040882s wall, 0.031250s user + 0.093750s system = 0.125000s CPU (12.0%)

PHY-3001 : Trial Legalized: Len = 549309
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 254/10192.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 665056, over cnt = 1411(4%), over = 2446, worst = 7
PHY-1002 : len = 675576, over cnt = 796(2%), over = 1166, worst = 7
PHY-1002 : len = 684672, over cnt = 255(0%), over = 364, worst = 7
PHY-1002 : len = 687608, over cnt = 107(0%), over = 156, worst = 5
PHY-1002 : len = 689584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.958062s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (55.5%)

PHY-1001 : Congestion index: top1 = 50.56, top5 = 44.66, top10 = 41.01, top15 = 38.82.
PHY-3001 : End congestion estimation;  1.179052s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (54.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10190 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.432659s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (46.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00023634
PHY-3002 : Step(253): len = 533155, overlap = 7.5
PHY-3002 : Step(254): len = 523584, overlap = 12.75
PHY-3002 : Step(255): len = 515179, overlap = 21.25
PHY-3002 : Step(256): len = 509398, overlap = 32.5
PHY-3002 : Step(257): len = 505839, overlap = 39.25
PHY-3002 : Step(258): len = 503972, overlap = 43.5
PHY-3002 : Step(259): len = 503128, overlap = 43
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000472681
PHY-3002 : Step(260): len = 508814, overlap = 42.5
PHY-3002 : Step(261): len = 511622, overlap = 41.25
PHY-3002 : Step(262): len = 512923, overlap = 38.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000909443
PHY-3002 : Step(263): len = 517588, overlap = 37
PHY-3002 : Step(264): len = 523527, overlap = 33
PHY-3002 : Step(265): len = 525698, overlap = 33.5
PHY-3002 : Step(266): len = 526401, overlap = 34.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010792s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 539149, Over = 0
PHY-3001 : Spreading special nets. 36 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.027161s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 49 instances has been re-located, deltaX = 3, deltaY = 37, maxDist = 1.
PHY-3001 : Final: Len = 539995, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44735, tnet num: 10190, tinst num: 4437, tnode num: 52375, tedge num: 75687.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.000217s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (54.7%)

RUN-1004 : used memory is 476 MB, reserved memory is 467 MB, peak memory is 530 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3423/10192.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 671272, over cnt = 1263(3%), over = 1990, worst = 7
PHY-1002 : len = 677464, over cnt = 718(2%), over = 1049, worst = 7
PHY-1002 : len = 684720, over cnt = 291(0%), over = 433, worst = 7
PHY-1002 : len = 687168, over cnt = 172(0%), over = 235, worst = 4
PHY-1002 : len = 689912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.885521s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (61.8%)

PHY-1001 : Congestion index: top1 = 49.27, top5 = 43.20, top10 = 40.02, top15 = 37.91.
PHY-1001 : End incremental global routing;  1.086888s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (66.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10190 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.421060s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (77.9%)

OPT-1001 : 3 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4332 has valid locations, 11 needs to be replaced
PHY-3001 : design contains 4445 instances, 4316 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 542777
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9307/10203.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 692776, over cnt = 40(0%), over = 43, worst = 3
PHY-1002 : len = 692944, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 692992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.286749s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (65.4%)

PHY-1001 : Congestion index: top1 = 49.33, top5 = 43.35, top10 = 40.12, top15 = 38.01.
PHY-3001 : End congestion estimation;  0.480078s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (68.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44831, tnet num: 10201, tinst num: 4445, tnode num: 52498, tedge num: 75837.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10201 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.384337s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (70.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(267): len = 541024, overlap = 0
PHY-3002 : Step(268): len = 540925, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9296/10203.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 690560, over cnt = 36(0%), over = 47, worst = 3
PHY-1002 : len = 690728, over cnt = 12(0%), over = 13, worst = 2
PHY-1002 : len = 690800, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 690848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.354953s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (66.0%)

PHY-1001 : Congestion index: top1 = 49.55, top5 = 43.38, top10 = 40.13, top15 = 38.00.
PHY-3001 : End congestion estimation;  0.556861s wall, 0.328125s user + 0.031250s system = 0.359375s CPU (64.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10201 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.444648s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (73.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.48357e-05
PHY-3002 : Step(269): len = 540895, overlap = 0.25
PHY-3002 : Step(270): len = 540895, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004033s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 540897, Over = 0
PHY-3001 : End spreading;  0.024454s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (63.9%)

PHY-3001 : Final: Len = 540897, Over = 0
PHY-3001 : End incremental placement;  3.134992s wall, 2.062500s user + 0.031250s system = 2.093750s CPU (66.8%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  4.918577s wall, 3.296875s user + 0.046875s system = 3.343750s CPU (68.0%)

OPT-1001 : Current memory(MB): used = 541, reserve = 530, peak = 543.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9301/10203.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 690720, over cnt = 23(0%), over = 30, worst = 3
PHY-1002 : len = 690736, over cnt = 6(0%), over = 9, worst = 3
PHY-1002 : len = 690840, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.255348s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (55.1%)

PHY-1001 : Congestion index: top1 = 49.27, top5 = 43.22, top10 = 40.02, top15 = 37.94.
OPT-1001 : End congestion update;  0.456604s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (54.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10201 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.344004s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (81.8%)

OPT-0007 : Start: WNS -2356 TNS -92134 NUM_FEPS 188
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4343 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4445 instances, 4316 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Initial: Len = 548235, Over = 0
PHY-3001 : Spreading special nets. 9 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.027265s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (57.3%)

PHY-3001 : 11 instances has been re-located, deltaX = 3, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 548349, Over = 0
PHY-3001 : End incremental legalization;  0.202285s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (46.3%)

OPT-0007 : Iter 1: improved WNS -2306 TNS -102295 NUM_FEPS 213 with 91 cells processed and 18101 slack improved
OPT-0007 : Iter 2: improved WNS -2306 TNS -102295 NUM_FEPS 213 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.126520s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (62.4%)

OPT-1001 : Current memory(MB): used = 542, reserve = 531, peak = 544.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10201 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.337097s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (78.8%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9000/10203.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 698056, over cnt = 87(0%), over = 118, worst = 3
PHY-1002 : len = 698352, over cnt = 34(0%), over = 41, worst = 3
PHY-1002 : len = 698736, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 698920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.387241s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (44.4%)

PHY-1001 : Congestion index: top1 = 49.61, top5 = 43.49, top10 = 40.27, top15 = 38.19.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10201 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.339079s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (78.3%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -2306 TNS -102895 NUM_FEPS 213
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 49.172414
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -2306ps with logic level 2 and starts from PAD
RUN-1001 :       #2 path slack -2306ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 10203 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 10203 nets
OPT-1001 : End physical optimization;  8.478761s wall, 5.531250s user + 0.046875s system = 5.578125s CPU (65.8%)

RUN-1003 : finish command "place" in  29.065224s wall, 13.671875s user + 0.421875s system = 14.093750s CPU (48.5%)

RUN-1004 : used memory is 491 MB, reserved memory is 484 MB, peak memory is 544 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_place.db" in  1.089564s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (104.7%)

RUN-1004 : used memory is 492 MB, reserved memory is 485 MB, peak memory is 547 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4447 instances
RUN-1001 : 2157 mslices, 2159 lslices, 100 pads, 24 brams, 3 dsps
RUN-1001 : There are total 10203 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5321 nets have 2 pins
RUN-1001 : 3412 nets have [3 - 5] pins
RUN-1001 : 864 nets have [6 - 10] pins
RUN-1001 : 345 nets have [11 - 20] pins
RUN-1001 : 246 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44831, tnet num: 10201, tinst num: 4445, tnode num: 52498, tedge num: 75837.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2157 mslices, 2159 lslices, 100 pads, 24 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10201 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 660496, over cnt = 1383(3%), over = 2335, worst = 8
PHY-1002 : len = 671584, over cnt = 719(2%), over = 1017, worst = 7
PHY-1002 : len = 679128, over cnt = 239(0%), over = 336, worst = 7
PHY-1002 : len = 683264, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.695348s wall, 0.312500s user + 0.031250s system = 0.343750s CPU (49.4%)

PHY-1001 : Congestion index: top1 = 48.88, top5 = 43.01, top10 = 39.86, top15 = 37.71.
PHY-1001 : End global routing;  0.887984s wall, 0.437500s user + 0.031250s system = 0.468750s CPU (52.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 534, reserve = 525, peak = 547.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[0] is skipped due to 0 input or output
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 798, reserve = 791, peak = 798.
PHY-1001 : End build detailed router design. 2.734690s wall, 1.500000s user + 0.015625s system = 1.515625s CPU (55.4%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 114296, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.158563s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (62.0%)

PHY-1001 : Current memory(MB): used = 832, reserve = 826, peak = 832.
PHY-1001 : End phase 1; 1.164554s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (64.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.7395e+06, over cnt = 917(0%), over = 924, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 836, reserve = 829, peak = 836.
PHY-1001 : End initial routed; 21.722316s wall, 12.015625s user + 0.031250s system = 12.046875s CPU (55.5%)

PHY-1001 : Update timing.....
PHY-1001 : 261/9572(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.627   |  -863.165  |  364  
RUN-1001 :   Hold   |   0.112   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.564668s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (62.9%)

PHY-1001 : Current memory(MB): used = 844, reserve = 837, peak = 844.
PHY-1001 : End phase 2; 23.287057s wall, 13.000000s user + 0.031250s system = 13.031250s CPU (56.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 43 pins with SWNS -3.357ns STNS -854.337ns FEP 363.
PHY-1001 : End OPT Iter 1; 0.241430s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (90.6%)

PHY-1022 : len = 1.7399e+06, over cnt = 940(0%), over = 947, worst = 2, crit = 1
PHY-1001 : End optimize timing; 0.360856s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (86.6%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.70626e+06, over cnt = 293(0%), over = 294, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 1.437125s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (75.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.7017e+06, over cnt = 71(0%), over = 71, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.366398s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (72.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.70202e+06, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.172107s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (72.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.70206e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.105889s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (73.8%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.70213e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 5; 0.092553s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (84.4%)

PHY-1001 : Update timing.....
PHY-1001 : 262/9572(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.773   |  -856.316  |  364  
RUN-1001 :   Hold   |   0.112   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.556213s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (64.3%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 288 feed throughs used by 163 nets
PHY-1001 : End commit to database; 1.074696s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (82.9%)

PHY-1001 : Current memory(MB): used = 906, reserve = 901, peak = 906.
PHY-1001 : End phase 3; 5.366680s wall, 3.937500s user + 0.000000s system = 3.937500s CPU (73.4%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 14 pins with SWNS -3.387ns STNS -855.338ns FEP 364.
PHY-1001 : End OPT Iter 1; 0.206941s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (75.5%)

PHY-1022 : len = 1.70206e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.327143s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (81.2%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-3.387ns, -855.338ns, 364}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.70206e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.089227s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (70.0%)

PHY-1001 : Update timing.....
PHY-1001 : 262/9572(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.387   |  -855.610  |  364  
RUN-1001 :   Hold   |   0.112   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.569713s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (73.7%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 288 feed throughs used by 163 nets
PHY-1001 : End commit to database; 1.139165s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (75.4%)

PHY-1001 : Current memory(MB): used = 913, reserve = 908, peak = 913.
PHY-1001 : End phase 4; 3.149397s wall, 2.359375s user + 0.000000s system = 2.359375s CPU (74.9%)

PHY-1003 : Routed, final wirelength = 1.70206e+06
PHY-1001 : Current memory(MB): used = 916, reserve = 911, peak = 916.
PHY-1001 : End export database. 0.031745s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (49.2%)

PHY-1001 : End detail routing;  35.967510s wall, 21.765625s user + 0.046875s system = 21.812500s CPU (60.6%)

RUN-1003 : finish command "route" in  38.234455s wall, 22.921875s user + 0.140625s system = 23.062500s CPU (60.3%)

RUN-1004 : used memory is 865 MB, reserved memory is 860 MB, peak memory is 916 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                   11
  #output                  32
  #inout                    2

Utilization Statistics
#lut                     8044   out of  19600   41.04%
#reg                     3112   out of  19600   15.88%
#le                      8406
  #lut only              5294   out of   8406   62.98%
  #reg only               362   out of   8406    4.31%
  #lut&reg               2750   out of   8406   32.71%
#dsp                        3   out of     29   10.34%
#bram                      16   out of     64   25.00%
  #bram9k                  16
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       45   out of    188   23.94%
  #ireg                     5
  #oreg                     6
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       0   out of     16    0.00%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1574
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    253
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    235
#4        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 79
#5        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    55


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                  |8406   |7330    |714     |3124    |24      |3       |
|  ISP                       |AHBISP                                        |1403   |815     |339     |767     |8       |0       |
|    u_5X5Window             |slidingWindow_5X5                             |585    |311     |145     |324     |8       |0       |
|      u_fifo_1              |fifo_buf                                      |71     |50      |18      |45      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |6      |6       |0       |6       |2       |0       |
|      u_fifo_2              |fifo_buf                                      |69     |47      |18      |39      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |8      |8       |0       |8       |2       |0       |
|      u_fifo_3              |fifo_buf                                      |69     |32      |18      |44      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |6      |2       |0       |6       |2       |0       |
|      u_fifo_4              |fifo_buf                                      |67     |33      |18      |40      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |4      |4       |0       |4       |2       |0       |
|    u_bypass                |bypass                                        |145    |105     |40      |38      |0       |0       |
|    u_demosaic              |demosaic                                      |427    |189     |142     |280     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                    |109    |37      |31      |80      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                    |76     |33      |27      |47      |0       |0       |
|      u_conv_mask4          |conv_mask4                                    |79     |34      |27      |52      |0       |0       |
|      u_conv_mask6          |conv_mask6                                    |88     |39      |33      |68      |0       |0       |
|    u_gamma                 |gamma                                         |34     |34      |0       |17      |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                     |14     |14      |0       |11      |0       |0       |
|      u_green_gamma_rom     |gamma_rom                                     |14     |14      |0       |6       |0       |0       |
|      u_red_gamma_rom       |gamma_rom                                     |6      |6       |0       |0       |0       |0       |
|  Interconncet              |AHBlite_Interconnect                          |16     |12      |4       |6       |0       |0       |
|    Decoder                 |AHBlite_Decoder                               |8      |8       |0       |4       |0       |0       |
|    SlaveMUX                |AHBlite_SlaveMUX                              |8      |4       |4       |2       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                             |10     |10      |0       |8       |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                             |37     |37      |0       |23      |0       |0       |
|  RAM_CODE                  |Block_RAM                                     |7      |7       |0       |0       |4       |0       |
|  RAM_DATA                  |Block_RAM                                     |2      |2       |0       |0       |4       |0       |
|  U_APB_GPIO                |APB_GPIO                                      |2      |2       |0       |2       |0       |0       |
|  U_APB_SDCARD_CONTROL      |APB_SDCARD_CONTROL                            |31     |6       |0       |31      |0       |0       |
|  U_APB_VGA_CONTROL         |APB_VGA_CONTROL                               |2      |2       |0       |2       |0       |0       |
|  U_sdram                   |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                              |10     |10      |0       |6       |0       |0       |
|  clk_gen_inst              |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  fifo                      |sd2isp_fifo                                   |140    |104     |18      |107     |2       |0       |
|    ram_inst                |ram_infer_sd2isp_fifo                         |9      |8       |0       |9       |2       |0       |
|    rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo |35     |18      |0       |35      |0       |0       |
|    wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo |36     |36      |0       |36      |0       |0       |
|  kb                        |Keyboard                                      |111    |95      |16      |48      |0       |0       |
|  sd_reader                 |sd_reader                                     |671    |575     |94      |324     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                    |278    |244     |34      |154     |0       |0       |
|  sdram_top_inst            |sdram_top                                     |769    |582     |121     |400     |6       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                     |408    |267     |75      |271     |6       |0       |
|      rd_fifo_data          |fifo_data                                     |156    |100     |21      |120     |2       |0       |
|        ram_inst            |ram_infer_fifo_data                           |15     |15      |0       |15      |2       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |38     |30      |0       |35      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |37     |28      |0       |37      |0       |0       |
|      wr_fifo_data          |fifo_data                                     |161    |100     |30      |121     |4       |0       |
|        ram_inst            |ram_infer_fifo_data                           |29     |14      |0       |29      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |36     |28      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |35     |27      |0       |35      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                    |361    |315     |46      |129     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                   |57     |45      |12      |22      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                   |62     |62      |0       |14      |0       |0       |
|      sdram_init_inst       |sdram_init                                    |33     |29      |4       |26      |0       |0       |
|      sdram_read_inst       |sdram_read                                    |122    |104     |18      |38      |0       |0       |
|      sdram_write_inst      |sdram_write                                   |87     |75      |12      |29      |0       |0       |
|  u_logic                   |cortexm0ds_logic                              |5009   |4957    |51      |1353    |0       |3       |
|  vga_ctrl_inst             |vga_ctrl                                      |155    |89      |65      |35      |0       |0       |
+--------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5276  
    #2          2       2106  
    #3          3       689   
    #4          4       617   
    #5        5-10      918   
    #6        11-50     519   
    #7       51-100      16   
    #8       101-500     2    
  Average     3.19            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.340856s wall, 1.406250s user + 0.031250s system = 1.437500s CPU (107.2%)

RUN-1004 : used memory is 866 MB, reserved memory is 862 MB, peak memory is 921 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44831, tnet num: 10201, tinst num: 4445, tnode num: 52498, tedge num: 75837.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10201 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 5 (1 unconstrainted).
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
		SWCLK_dup_1
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: f387df0b1167ca3066d0183510cd8d6303f06da1967718356e29d2ce4a1d5ea0 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4445
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 10203, pip num: 115945
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 288
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3149 valid insts, and 316905 bits set as '1'.
BIT-1004 : the usercode register value: 00000000101111010000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  16.598905s wall, 93.796875s user + 0.828125s system = 94.625000s CPU (570.1%)

RUN-1004 : used memory is 919 MB, reserved memory is 921 MB, peak memory is 1089 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240514_204713.log"
