Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Oct 10 13:52:39 2020
| Host         : Lixiang running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bram_random_walk_control_sets_placed.rpt
| Design       : bram_random_walk
| Device       : xczu9eg
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             136 |           22 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |           10 |
| Yes          | No                    | No                     |             249 |           47 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------+------------------------+------------------+----------------+--------------+
|  Clock Signal  |            Enable Signal           |    Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------+------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | clk_divier2/first_i_1__1_n_0       |                        |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG | clk_divier3/first_i_1__0_n_0       |                        |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG | clk_divier1/first                  |                        |                2 |              2 |         1.00 |
| ~clk_IBUF_BUFG | clk_divier3/CEA2                   |                        |                5 |             12 |         2.40 |
| ~clk_IBUF_BUFG | clk_divier3/start_node             |                        |                5 |             13 |         2.60 |
| ~clk_IBUF_BUFG | clk_divier3/E[0]                   |                        |                7 |             13 |         1.86 |
| ~clk_IBUF_BUFG | clk_divier3/read_count_reg[0]_2[0] |                        |                6 |             13 |         2.17 |
|  clk_IBUF_BUFG |                                    | lfsr_reset_IBUF_inst/O |               10 |             32 |         3.20 |
| ~clk_IBUF_BUFG | clk_divier3/clear                  |                        |                4 |             32 |         8.00 |
| ~clk_IBUF_BUFG | clk_divier3/sel                    | clk_divier3/clear      |                4 |             32 |         8.00 |
| ~clk_IBUF_BUFG | clk_divier3/read_count_reg[0]_1[0] |                        |               10 |             32 |         3.20 |
| ~clk_IBUF_BUFG | clk_divier3/read_count_reg[0]_0[0] |                        |                9 |             32 |         3.56 |
| ~clk_IBUF_BUFG | clk_divier3/read_count_reg[2][0]   |                        |                8 |             32 |         4.00 |
| ~clk_IBUF_BUFG | clk_divier3/read_count_reg[2]_0[0] |                        |                5 |             32 |         6.40 |
| ~clk_IBUF_BUFG | steps_count                        |                        |                4 |             32 |         8.00 |
| ~clk_IBUF_BUFG |                                    |                        |               10 |             37 |         3.70 |
|  clk_IBUF_BUFG |                                    |                        |               15 |             99 |         6.60 |
+----------------+------------------------------------+------------------------+------------------+----------------+--------------+


