# SPDX-License-Identifier: (GPL-2.0-only  OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/display/msm/dp-controller-sc7180.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: MSM SC7180 Display Port Controller.

maintainers:
  - Chandan Uddaraju <chandanu@codeaurora.org>
  - Vara Reddy <varar@codeaurora.org>
  - Tanmay Shah <tanmay@codeaurora.org>

description: |
  Device tree bindings for DP host controller for MSM SC7180 target
  that are compatible with VESA Display Port interface specification.

allOf:
  - $ref: dp-controller.yaml#

properties:
  compatible:
    items:
      - enum:
          - qcom,sc7180-dp

  reg:
    maxItems: 1
  reg-names:
    const: dp_controller

  interrupts:
    maxItems: 1

  clocks:
    maxItems: 5

  clock-names:
    items:
      - const: core_iface
      - const: core_aux
      - const: ctrl_link
      - const: ctrl_link_iface
      - const: stream_pixel

  "#clock-cells":
    const: 1

  assigned-clocks:
    maxItems: 1
  assigned-clock-parents:
    maxItems: 1

  data-lanes:
    $ref: "/schemas/types.yaml#/definitions/uint32-array"
    minItems: 1
    maxItems: 4

  vdda-1p2-supply:
    description: phandle to vdda 1.2V regulator node.

  vdda-0p9-supply:
    description: phandle to vdda 0.9V regulator node.

  ports:
    type: object
    properties:
      "#address-cells":
        const: 1

      "#size-cells":
        const: 0

      port@0:
        type: object
      port@1:
        type: object

required:
  - compatible
  - reg
  - reg-names
  - interrupts
  - clocks
  - clock-names
  - assigned-clocks
  - assigned-clock-parents
  - vdda-1p2-supply
  - vdda-0p9-supply
  - data-lanes
  - ports

additionalProperties: false

examples:
  - |
    #include <dt-bindings/interrupt-controller/arm-gic.h>
    #include <dt-bindings/clock/qcom,dispcc-sdm845.h>
    #include <dt-bindings/clock/qcom,gcc-sdm845.h>
    msm_dp: displayport-controller@ae90000{
        compatible = "qcom,sc7180-dp";
        reg = <0 0xae90000 0 0x1400>;
        reg-names = "dp_controller";

        interrupt-parent = <&mdss>;
        interrupts = <12 0>;

        clocks = <&dispcc DISP_CC_MDSS_AHB_CLK>,
                 <&dispcc DISP_CC_MDSS_DP_AUX_CLK>,
                 <&dispcc DISP_CC_MDSS_DP_LINK_CLK>,
                 <&dispcc DISP_CC_MDSS_DP_LINK_INTF_CLK>,
                 <&dispcc DISP_CC_MDSS_DP_PIXEL_CLK>;
        clock-names = "core_iface", "core_aux",
                      "ctrl_link",
                      "ctrl_link_iface", "stream_pixel";
        #clock-cells = <1>;

        assigned-clocks = <&dispcc DISP_CC_MDSS_DP_PIXEL_CLK_SRC>;
        assigned-clock-parents = <&dp_phy 1>;

        vdda-1p2-supply = <&vreg_l3c_1p2>;
        vdda-0p9-supply = <&vreg_l4a_0p8>;

        data-lanes = <0 1>;

        ports {
            #address-cells = <1>;
            #size-cells = <0>;

            port@0 {
                reg = <0>;
                dp_in: endpoint {
                    remote-endpoint = <&dpu_intf0_out>;
                };
            };

            port@1 {
                reg = <1>;
                dp_out: endpoint {
                };
            };
        };
    };
...
