// Seed: 1101270451
`define pp_2 0
`default_nettype wire `timescale 1ps / 1 ps
module module_0 (
    input id_0,
    output logic id_1
);
  assign id_1 = id_0 + 1 - id_0;
  assign id_1 = 1;
  assign id_1 = 1;
  assign id_1 = 1;
  logic id_2;
endmodule
