<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>rgpv syllabus BE Non Grading System 5th Semester Final copy of the V_VI-syllabus  Sent to the UNiv on 071209 .pdf</title><meta name="author" content="Administrator"/><style type="text/css"> * {margin:0; padding:0; text-indent:0; }
 .s1 { color: #F00; font-family:Arial, sans-serif; font-style: normal; font-weight: bold; text-decoration: none; font-size: 9pt; }
 h2 { color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: bold; text-decoration: none; font-size: 9pt; }
 h1 { color: #F00; font-family:Arial, sans-serif; font-style: normal; font-weight: bold; text-decoration: none; font-size: 10pt; }
 .p, p { color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 9pt; margin:0pt; }
 .s2 { color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 6pt; vertical-align: 3pt; }
 .s3 { color: #00F; font-family:"Times New Roman", serif; font-style: normal; font-weight: normal; text-decoration: underline; font-size: 10pt; }
 .s4 { color: black; font-family:"Times New Roman", serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 .s5 { color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 9pt; vertical-align: 1pt; }
 .s6 { color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 6pt; }
 .s7 { color: #F00; font-family:Arial, sans-serif; font-style: normal; font-weight: bold; text-decoration: none; font-size: 9pt; }
 .s8 { color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: bold; text-decoration: none; font-size: 10pt; }
 li {display: block; }
 #l1 {padding-left: 0pt;counter-reset: c1 1; }
 #l1> li>*:first-child:before {counter-increment: c1; content: counter(c1, decimal)". "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 9pt; }
 #l1> li:first-child>*:first-child:before {counter-increment: c1 0;  }
 #l2 {padding-left: 0pt;counter-reset: c2 1; }
 #l2> li>*:first-child:before {counter-increment: c2; content: counter(c2, decimal)". "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 9pt; }
 #l2> li:first-child>*:first-child:before {counter-increment: c2 0;  }
 li {display: block; }
 #l3 {padding-left: 0pt;counter-reset: d1 1; }
 #l3> li>*:first-child:before {counter-increment: d1; content: counter(d1, decimal)". "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 9pt; }
 #l3> li:first-child>*:first-child:before {counter-increment: d1 0;  }
 li {display: block; }
 #l4 {padding-left: 0pt;counter-reset: e1 1; }
 #l4> li>*:first-child:before {counter-increment: e1; content: counter(e1, decimal)". "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 9pt; }
 #l4> li:first-child>*:first-child:before {counter-increment: e1 0;  }
 li {display: block; }
 #l5 {padding-left: 0pt;counter-reset: f1 1; }
 #l5> li>*:first-child:before {counter-increment: f1; content: counter(f1, decimal)". "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 9pt; }
 #l5> li:first-child>*:first-child:before {counter-increment: f1 0;  }
 li {display: block; }
 #l6 {padding-left: 0pt;counter-reset: g1 1; }
 #l6> li>*:first-child:before {counter-increment: g1; content: counter(g1, decimal)". "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 9pt; }
 #l6> li:first-child>*:first-child:before {counter-increment: g1 0;  }
 li {display: block; }
 #l7 {padding-left: 0pt;counter-reset: h1 1; }
 #l7> li>*:first-child:before {counter-increment: h1; content: counter(h1, decimal)". "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 9pt; }
 #l7> li:first-child>*:first-child:before {counter-increment: h1 0;  }
 li {display: block; }
 #l8 {padding-left: 0pt;counter-reset: i1 1; }
 #l8> li>*:first-child:before {counter-increment: i1; content: counter(i1, decimal)". "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 9pt; }
 #l8> li:first-child>*:first-child:before {counter-increment: i1 0;  }
 #l9 {padding-left: 0pt;counter-reset: i2 1; }
 #l9> li>*:first-child:before {counter-increment: i2; content: counter(i2, lower-latin)". "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 9pt; }
 #l9> li:first-child>*:first-child:before {counter-increment: i2 0;  }
 li {display: block; }
 #l10 {padding-left: 0pt;counter-reset: j1 1; }
 #l10> li>*:first-child:before {counter-increment: j1; content: counter(j1, decimal)". "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 9pt; }
 #l10> li:first-child>*:first-child:before {counter-increment: j1 0;  }
 li {display: block; }
 #l11 {padding-left: 0pt;counter-reset: k1 1; }
 #l11> li>*:first-child:before {counter-increment: k1; content: counter(k1, decimal)". "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 9pt; }
 #l11> li:first-child>*:first-child:before {counter-increment: k1 0;  }
 table, tbody {vertical-align: top; overflow: visible; }
</style><!-- Basic Meta Tags -->
<meta charset="utf-8" />
<meta http-equiv="X-UA-Compatible" content="IE=edge" />
<meta name="viewport" content="width=device-width,initial-scale=1" />

<!-- Page Title and Description -->
<meta name="description" content="Download and view the latest RGPV syllabus and timetable in PDF." />
<meta name="keywords" content="download, view, RGPV, syllabus, timetable, PDF" />

<!-- Robots Meta Tag -->
<meta name="robots" content="index, follow" />
<link rel="sitemap" href="/sitemap.xml" />

<!-- Twitter Meta Tags -->
<meta name="twitter:card" content="summary_large_image" />
<meta name="twitter:title" content="RGPV Syllabus and Timetable" />
<meta name="twitter:description" content="Download and view the latest RGPV syllabus and timetable in PDF." />

<!-- Open Graph Meta Tags -->
<meta property="og:locale" content="en_IN" />
<meta property="og:type" content="website" />
<meta property="og:site_name" content="RGPV Syllabus and Timetable" />
<meta property="og:title" content="RGPV Syllabus and Timetable" />
<meta property="og:description" content="Download and view the latest RGPV syllabus and timetable in PDF." />

<!-- Other Tags -->
<link rel="prefetch" />
<meta name="audience" content="all" />
<meta name="rating" content="general" />
<meta name="generator" content="site" />
<meta name="google" content="translate" />
<meta name="theme-color" content="#4DBA87" />
<meta name="geo.placename" content="India" />
<meta name="revisit-after" content="1 days" />
<meta property="fb:admins" content="100012765211323" />
<meta name="apple-mobile-web-app-capable" content="no" />

<!-- Apple Touch Icon -->
<meta name="apple-mobile-web-app-title" content="www.rgpv-syllabus-timetable.in" />
<meta name="apple-mobile-web-app-status-bar-style" content="default" />
<link rel="apple-touch-icon" href="/img/icons/apple-touch-icon-152x152.png" />

<!-- Favicon and Icons -->
<link rel="mask-icon" href="/img/icons/safari-pinned-tab.svg" color="#4DBA87" />
<link rel="icon" type="image/png" sizes="32x32" href="/img/icons/favicon-32x32.png" />
<link rel="icon" type="image/png" sizes="16x16" href="/img/icons/favicon-16x16.png" />
<meta name="msapplication-TileImage" content="/img/icons/msapplication-icon-144x144.png" />

<!-- Search Engine Tags -->
<meta name="search engines" content="Aeiwi, Alexa, AllTheWeb, AltaVista, AOL Netfind, Anzwers, Canada, DirectHit, EuroSeek, Excite, Overture, Go, Google, HotBot, InfoMak, Kanoodle, Lycos, MasterSite, National Directory, Northern Light, SearchIt, SimpleSearch, WebsMostLinked, WebTop, What-U-Seek, AOL, Yahoo, WebCrawler, Infoseek, Excite, Magellan, LookSmart, CNET, Googlebot" />

<!-- Pingback and OpenID -->
<link rel="pingback" href="https://www.rgpv-syllabus-timetable.in/" />
<link rel="openid.delegate" href="https://www.rgpv-syllabus-timetable.in/" />

<!-- Content Type -->
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
<body><div style="display:flex;justify-content:flex-end;"><a href="#" target="_blank" download="" id="pdf-download-link"><button type="button" style="cursor:pointer;-webkit-appearance:button;color:#fff;background-color:#007bff;border-color:#007bff;display:inline-block;font-weight:400;text-align:center;white-space:nowrap;vertical-align:middle;-webkit-user-select:none;-moz-user-select:none;-ms-user-select:none;user-select:none;border:1px solid transparent;padding:0.375rem 0.75rem;font-size:1rem;line-height:1.5;border-radius:0.25rem;transition:color .15s ease-in-out,background-color .15s ease-in-out,border-color .15s ease-in-out,box-shadow .15s ease-in-out;text-transform:none;overflow:visible;margin:0;font-family:inherit;" download>Download PDF</button></a></div><script>const a=(window.location.pathname).split("/");const filename="" + a[a.length-1] + ".pdf";document.getElementById("pdf-download-link").href=filename;</script><table style="border-collapse:collapse;margin-left:13.535pt" cellspacing="0"><tr style="height:21pt"><td style="width:78pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="padding-left: 12pt;padding-right: 11pt;text-indent: 0pt;line-height: 10pt;text-align: center;">Category of</p><p class="s1" style="padding-left: 12pt;padding-right: 11pt;text-indent: 0pt;line-height: 10pt;text-align: center;">course</p></td><td style="width:103pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="padding-left: 25pt;text-indent: 0pt;line-height: 10pt;text-align: left;">Course Title</p></td><td style="width:63pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="padding-right: 14pt;text-indent: 0pt;line-height: 10pt;text-align: right;">Course</p><p class="s1" style="padding-right: 18pt;text-indent: 0pt;line-height: 10pt;text-align: right;">code</p></td><td style="width:96pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt" colspan="3"><p class="s1" style="padding-left: 28pt;text-indent: 0pt;line-height: 10pt;text-align: left;">Credit-4C</p></td><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="padding-left: 16pt;text-indent: 0pt;line-height: 10pt;text-align: left;">Theory paper (ES)</p></td></tr><tr style="height:31pt"><td style="width:78pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="padding-left: 13pt;text-indent: -3pt;text-align: left;">Departmental Core (DC-6)</p></td><td style="width:103pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="padding-left: 17pt;text-indent: 22pt;text-align: left;">Voice Communication</p></td><td style="width:63pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="padding-left: 16pt;text-indent: 0pt;line-height: 10pt;text-align: left;">EC-501</p></td><td style="width:47pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="padding-left: 20pt;padding-right: 19pt;text-indent: 0pt;text-align: center;">L 3</p></td><td style="width:23pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="padding-left: 9pt;padding-right: 7pt;text-indent: 0pt;text-align: center;">T 1</p></td><td style="width:26pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="padding-left: 10pt;padding-right: 9pt;text-indent: 0pt;text-align: center;">P 0</p></td><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="padding-left: 24pt;padding-right: 20pt;text-indent: -2pt;text-align: left;">Max. Marks-100 Min. Marks: 35</p><p class="s1" style="padding-left: 22pt;text-indent: 0pt;line-height: 9pt;text-align: left;">Duration: 3 hrs.</p></td></tr></table><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Unit I</h2><h1 style="padding-left: 5pt;text-indent: 0pt;line-height: 12pt;text-align: left;">Course Contents</h1><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: justify;">Basic Telephony : <span class="p">Introduction, standard telephone set, function, local loop, block diagram, basic call procedure, call progress tones and signals, cordless telephones, caller identification, electronic telephones, telephone circuit - local subscriber loop, channel noise and units of power measurements, transmission parameters, voice frequency circuit arrangements, crosstalk.</span></h2><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;line-height: 10pt;text-align: left;">Unit II</h2><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: justify;">Public telephone network: <span class="p">Introduction, transmission system environment, public telephone network, instruments, local loops, trunk circuits, telephone exchanges - local exchanges, automated central office switches and exchanges, telephone numbering plan, telephone services, telephone switching hierarchy, common channel signaling system- evolution of SS7, signaling points, call setup, Multiplexing of telephone channels - frequency division multiplexing, FDM hierarchy, composite base-band signals, formation of groups, super groups, master groups and radio channel, wavelength division multiplexing.</span></h2><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: justify;">Traffic analysis: <span class="p">traffic characterization and measurement, arrival and holding time distributions, loss systems, lost call estimation, network blocking probabilities.</span></h2><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;line-height: 10pt;text-align: left;">Unit III</h2><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: justify;">Digital telephony: <span class="p">Introduction, advantages and disadvantages of digital voice network, voice digitization, time division multiplexing of PCM signals, digital carrier, Super-frame TDM format, Fractional T Carrier Service, Digital hierarchy, Master Group and Commercial TV, Picture Phone Terminal, Data Terminal, Digital Carrier Line Encoding, Duty Cycle, Bandwidth Requirement, Clock and Framing Bit Recovery, Error Detection, T Carrier System, T-1 Carrier System, , Statistical TDM, Codec and Combo Chips.</span></h2><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;line-height: 10pt;text-align: left;">Unit IV</h2><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: justify;">Digital transmission: <span class="p">Introduction, digital data and digital signal, pulse transmission, inter-symbol, interference, synchronous and asynchronous transmission, line coding  level encoding, bipolar coding, Code Space redundancy, N zero substitution, Pair Selected ternary, Ternary coding, digital bi-phase, differential encoding, coded mark inversion, multilevel signaling, partial response signaling, error performance, performance monitoring, time division multiplexing - Bit vs Word Interleaving, framing, TDM loops and rings.</span></h2><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;line-height: 10pt;text-align: left;">Unit V</h2><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: justify;">Digital switching: <span class="p">Switching function, space division switching, multistage switching, non-blocking switches, blocking probabilities, four wire switches, switch matrix control, time division switching  analog and digital, two dimensional switching, multi stage time and space switching, STS and TST switching, digital cross connect systems, digital switching in analog environment.</span></h2><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">References:</h2><ol id="l1"><li data-list-text="1."><p style="padding-left: 40pt;text-indent: -17pt;line-height: 10pt;text-align: left;">W. Tomasi: Advanced Electronic Communication Systems, 6<span class="s2">th</span> Edition, PHI</p></li><li data-list-text="2."><p style="padding-left: 40pt;text-indent: -17pt;line-height: 10pt;text-align: left;">W. Tomasi: Electronic Communication Systems, Pearson Education</p></li><li data-list-text="3."><p style="padding-left: 40pt;text-indent: -17pt;line-height: 10pt;text-align: left;">John C.Bellamy: Digital Telephony, 3<span class="s2">rd</span> Edition, Willey India Pvt. Limited</p></li><li data-list-text="4."><p style="padding-left: 40pt;text-indent: -17pt;line-height: 10pt;text-align: left;">T. Vishwanathan: Telecommunication Switching Systems and Networks, PHI.</p></li><li data-list-text="5."><p style="padding-left: 40pt;text-indent: -17pt;line-height: 10pt;text-align: left;">James Martin: Telecommunication and Computers, PHI</p></li><li data-list-text="6."><p style="padding-left: 40pt;text-indent: -17pt;line-height: 10pt;text-align: left;">G. F. Snyder: Introduction to Telecommunication Networks, Vikas Publishing House.</p></li><li data-list-text="7."><p style="padding-left: 40pt;text-indent: -17pt;text-align: left;">Cole Marion: Introduction to Telecommunication, Pearson Education.</p><table style="border-collapse:collapse;margin-left:15.695pt" cellspacing="0"><tr style="height:21pt"><td style="width:73pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="padding-left: 10pt;padding-right: 9pt;text-indent: 0pt;line-height: 10pt;text-align: center;">Category of</p><p class="s1" style="padding-left: 10pt;padding-right: 9pt;text-indent: 0pt;line-height: 10pt;text-align: center;">course</p></td><td style="width:116pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="padding-left: 6pt;padding-right: 5pt;text-indent: 0pt;line-height: 10pt;text-align: center;">Course Title</p></td><td style="width:63pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="padding-right: 14pt;text-indent: 0pt;line-height: 10pt;text-align: right;">Course</p><p class="s1" style="padding-right: 18pt;text-indent: 0pt;line-height: 10pt;text-align: right;">code</p></td><td style="width:83pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt" colspan="3"><p class="s1" style="padding-left: 21pt;text-indent: 0pt;line-height: 10pt;text-align: left;">Credit-4C</p></td><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="padding-left: 16pt;text-indent: 0pt;line-height: 10pt;text-align: left;">Theory paper (ES)</p></td></tr><tr style="height:31pt"><td style="width:73pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="padding-left: 11pt;text-indent: -3pt;text-align: left;">Departmental Core (DC-7)</p></td><td style="width:116pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="padding-left: 6pt;padding-right: 5pt;text-indent: 0pt;line-height: 10pt;text-align: center;">Electromagnetic Theory</p></td><td style="width:63pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="padding-left: 15pt;text-indent: 0pt;line-height: 10pt;text-align: left;">EC-502</p></td><td style="width:34pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="padding-left: 14pt;padding-right: 13pt;text-indent: 0pt;text-align: center;">L 3</p></td><td style="width:23pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="padding-left: 8pt;padding-right: 7pt;text-indent: 0pt;text-align: center;">T 1</p></td><td style="width:26pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="padding-left: 10pt;padding-right: 8pt;text-indent: 0pt;text-align: center;">P 0</p></td><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="padding-left: 24pt;padding-right: 21pt;text-indent: -2pt;text-align: left;">Max. Marks-100 Min. Marks: 35</p><p class="s1" style="padding-left: 26pt;text-indent: 0pt;line-height: 9pt;text-align: left;">Duration: 3 hrs.</p></td></tr></table><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Unit I</h2><h1 style="padding-left: 5pt;text-indent: 0pt;line-height: 11pt;text-align: left;">Course Contents</h1><p style="padding-left: 5pt;text-indent: 0pt;text-align: justify;">Cartesian, cylindrical and spherical co-ordinate systems, scalar and vector fields, gradient, divergence and curl of a vector field, Divergence theorem and Stokess theorem, concept of vectors.</p><p style="padding-left: 5pt;text-indent: 0pt;text-align: justify;">Electrostatic Fields  Coulombs law, electric field intensity due to different charge distribution viz. line charge, sheet charge, Field due to continuous volume  electric potential, properties of potential function, potential gradient equipotential surfaces, line of force, Gauss law, applications of Gauss law, Gauss law in point form method of images.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;line-height: 10pt;text-align: left;">Unit II</h2><p style="padding-left: 5pt;text-indent: 0pt;text-align: justify;">Laplaces and Poissons equations, solution of Laplaces equation. Electric dipole, dipole moment, potential and electric field intensity due to dipole. Behavior of conductors in an electric field. Conductor and insulator, electric field inside a dielectric, polarization. Boundary value conditions for electric Field. Capacitance and Capacitances of various types of capacitors. Energy stored and energy density in static electric field. Current density, conduction and convection current density, Ohms law in point form, equation of continuity.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;line-height: 10pt;text-align: left;">Unit III</h2><p style="padding-left: 5pt;text-indent: 0pt;text-align: justify;">Static Magnetic Field, Biot-Savarts law, Magnetic Field intensity due to straight current carrying filament, circular, square and solenoidal current carrying wire. Relationship between magnetic flux, flux density and magnetic field intensity.</p><p style="padding-left: 5pt;text-indent: 0pt;line-height: 10pt;text-align: justify;">Amperes circuital law and its applications, magnetic field intensity due to infinite sheet and various other</p><p style="padding-left: 5pt;text-indent: 0pt;line-height: 10pt;text-align: justify;">configurations, Amperes circuital law in point form.</p><p style="padding-left: 5pt;text-indent: 0pt;text-align: justify;">Magnetic force, moving charge in a magnetic field, Lorentz force on straight and long current carrying conductors in magnetic field, force between two long and parallel current carrying conductors. Magnetic dipole and dipole moment, a differential current loop as dipole, torque on a current carrying loop in magnetic field, magnetic boundary conditions.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Unit IV</h2><p style="padding-top: 2pt;padding-left: 5pt;text-indent: 0pt;text-align: justify;">Scalar magnetic potential and its limitations, Vector magnetic potential and its properties, vector magnetic potential due to different simple configurations<b>;</b></p><p style="padding-left: 5pt;text-indent: 0pt;text-align: justify;">Self and Mutual inductances, determination of self and mutual inductances, self inductance of solenoid, toroid coils, mutual inductance between a straight long wire and a square loop. Energy stored in magnetic Field and energy density.</p><p style="padding-left: 5pt;text-indent: 0pt;text-align: justify;">Faradays Law, transformer and motional EMF equations. Displacement current, Maxwells equations as generalization of circuit equations, Maxwells equation in free space, Maxwells equation for harmonically varying field, static and steady fields. Maxwells equations in differential and integral form.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;line-height: 10pt;text-align: left;">Unit V</h2><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: justify;">Electro Magnetic Waves: <span class="p">Uniform plane wave in time domain in free space, Sinusoidally time varying uniform plane wave in free space, Wave equation and solution for various medium, Uniform plane wave in dielectrics and conductors.</span></h2><p style="padding-left: 5pt;text-indent: 0pt;text-align: justify;">Poynting Vector theorem, instantaneous, average and complex poynting vector, power loss in a plane conductor, energy storage.</p><p style="padding-left: 5pt;text-indent: 0pt;text-align: justify;">Polarisation of waves. Reflection by conductors and dielectric  Normal and Oblique incidence. Reflection at surface of a conducting medium, surface impedance, transmission line analogy.</p><h2 style="padding-left: 5pt;text-indent: 0pt;line-height: 10pt;text-align: left;">References:</h2><ol id="l2"><li data-list-text="1."><p style="padding-left: 51pt;text-indent: -10pt;line-height: 10pt;text-align: left;">Mathew N.O Sadiku: Elements of Electromagnetic, Oxford.</p></li><li data-list-text="2."><p style="padding-left: 52pt;text-indent: -9pt;line-height: 10pt;text-align: left;">N.N. Rao: Element of Engineering Electromagnetic, Pearson Education.</p></li><li data-list-text="3."><p style="padding-left: 52pt;text-indent: -9pt;line-height: 10pt;text-align: left;">William H. Hayt: Engineering Electromagnetic, TMH.</p></li><li data-list-text="4."><p style="padding-left: 52pt;text-indent: -9pt;line-height: 10pt;text-align: left;">John D. Kraus: Electromagnetics, Mc. Graw Hill.</p></li><li data-list-text="5."><p style="padding-left: 52pt;text-indent: -9pt;line-height: 10pt;text-align: left;">Jordan Balmian: Electromagnetic wave and Radiating System, PHI.</p></li><li data-list-text="6."><p style="padding-left: 52pt;text-indent: -9pt;line-height: 10pt;text-align: left;">David K. Cheng: Electromagnetic Fields and Wave, Addison Wesley.</p></li><li data-list-text="7."><p style="padding-left: 52pt;text-indent: -9pt;line-height: 10pt;text-align: left;">Ramo, Whinnerry and VanDuzzer  Fields and waves in communication electronics , Wiley 1984</p></li><li data-list-text="8."><p style="padding-left: 42pt;text-indent: 0pt;text-align: left;">Harrington RF, Electromagnetic fields Mc Graw Hill</p></li></ol></li></ol><table style="border-collapse:collapse;margin-left:17.135pt" cellspacing="0"><tr style="height:21pt"><td style="width:89pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="padding-left: 18pt;padding-right: 17pt;text-indent: 0pt;line-height: 10pt;text-align: center;">Category of</p><p class="s1" style="padding-left: 18pt;padding-right: 17pt;text-indent: 0pt;line-height: 9pt;text-align: center;">course</p></td><td style="width:96pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="padding-left: 22pt;text-indent: 0pt;line-height: 10pt;text-align: left;">Course Title</p></td><td style="width:72pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="padding-left: 7pt;padding-right: 6pt;text-indent: 0pt;line-height: 10pt;text-align: center;">Course code</p></td><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt" colspan="3"><p class="s1" style="padding-left: 20pt;text-indent: 0pt;line-height: 10pt;text-align: left;">Credit-6C</p></td><td style="width:106pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="padding-left: 13pt;text-indent: 0pt;line-height: 10pt;text-align: left;">Theory paper (ES)</p></td></tr><tr style="height:31pt"><td style="width:89pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="padding-left: 19pt;text-indent: -3pt;text-align: left;">Departmental Core (DC-8)</p></td><td style="width:96pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="padding-left: 14pt;text-indent: 20pt;text-align: left;">Digital Communication</p></td><td style="width:72pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="padding-left: 7pt;padding-right: 6pt;text-indent: 0pt;line-height: 10pt;text-align: center;">EC- 503</p></td><td style="width:27pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="padding-left: 10pt;padding-right: 9pt;text-indent: 0pt;text-align: center;">L 3</p></td><td style="width:27pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="padding-left: 10pt;padding-right: 9pt;text-indent: 0pt;text-align: center;">T 1</p></td><td style="width:27pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="padding-left: 10pt;padding-right: 9pt;text-indent: 0pt;text-align: center;">P 2</p></td><td style="width:106pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="padding-left: 21pt;padding-right: 18pt;text-indent: -2pt;text-align: left;">Max. Marks-100 Min. Marks: 35</p><p class="s1" style="padding-left: 19pt;text-indent: 0pt;line-height: 9pt;text-align: left;">Duration: 3 hrs.</p></td></tr></table><h1 style="padding-left: 89pt;text-indent: 0pt;line-height: 11pt;text-align: center;">Course Contents</h1><h2 style="padding-left: 5pt;text-indent: 0pt;line-height: 10pt;text-align: left;">Unit-I</h2><h2 style="padding-left: 5pt;text-indent: 0pt;line-height: 10pt;text-align: left;">Random Processes</h2><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: justify;">Random variables:- <span class="p">Cumulative distribution function, Probability density function, Mean, Variance and standard deviations of random variable, Gaussian distribution, Error function, Correlation and autocorrelation, Central-limit theorem, Error probability, Power Spectral density of digital data.</span></h2><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Unit-II</h2><h2 style="padding-left: 5pt;text-indent: 0pt;line-height: 10pt;text-align: justify;">Pulse Modulation</h2><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: justify;">Analog Signals:- <span class="p">Sampling of Signal, Sampling Theorem for Low Pass and Band Pass Signals, Aliasing, Pulse Amplitude Modulation (PAM), Time Division Multiplexing (TDM), Channel Bandwidth for PAM-TDM Signal, Types of Sampling, Instantaneous, Natural and Flat Top (Mathematical and Spectral Analysis), Aperture Effect, Introduction to Pulse Position and Pulse Duration Modulation.</span></h2><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;line-height: 10pt;text-align: left;">Unit-III</h2><h2 style="padding-left: 5pt;text-indent: 0pt;line-height: 10pt;text-align: justify;">Pulse Code Modulation</h2><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: justify;">Digital Signal:- <span class="p">Quantization, Quantization Error, Pulse Code Modulation (PCM), Signal-to-Noise Ratio in PCM, Companding, Data Rate and Bandwidth of Multiplexed PCM Signal, Inter-symbol Interference, Differential PCM (DPCM), Delta Modulation (DM), and Adaptive Delta Modulation (ADM), Comparison of various system in terms of Bandwidth and Signal-to-Noise Ratio.</span></h2><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;line-height: 10pt;text-align: left;">Unit-IV</h2><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: justify;">Digital Modulation Techniques :- <span class="p">Analysis, Generation and Detection (Block Diagram), Spectrum and Bandwidth of Amplitude Shift Keying (ASK), Binary Phase Shift Keying (BPSK), Differential Phase Shift Keying (DPSK), Offset and Non-offset Quadrature Phase Shift Keying (QPSK), M-ary PSK, Binary Frequency Shift Keying (BFSK), M-ary FSK, Minimum Shift Keying, Quadrature Amplitude Modulation (QAM), Comparison of digital modulation techniques on the basis of probability of error, Matched Filter.</span></h2><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;line-height: 10pt;text-align: left;">Unit–V</h2><h2 style="padding-left: 5pt;text-indent: 0pt;line-height: 10pt;text-align: justify;">Spread Spectrum Modulation</h2><p style="padding-left: 5pt;text-indent: 0pt;text-align: justify;">Introduction to Spread Spectrum modulation, Generation and Characteristics of p-n Sequences, Direct sequence Spread Spectrum System, Spread Spectrum with Code division Multiple Access (CDMA), Frequency Hopping Spread Spectrum.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;line-height: 10pt;text-align: left;">References:</h2><ol id="l3"><li data-list-text="1."><p style="padding-left: 40pt;text-indent: -17pt;line-height: 10pt;text-align: left;">Taub and Schilling: Principles of Communication System, TMH</p></li><li data-list-text="2."><p style="padding-left: 40pt;text-indent: -17pt;line-height: 10pt;text-align: left;">Simon Haykins: Communication Systems, 4<span class="s2">th</span> Edition, John Wiley.</p></li><li data-list-text="3."><p style="padding-left: 40pt;text-indent: -17pt;line-height: 10pt;text-align: left;">Singh and Sapre: Communication System, TMH</p></li><li data-list-text="4."><p style="padding-left: 40pt;text-indent: -17pt;line-height: 10pt;text-align: left;">B.P. Lathi: Modern Analog and Digital Communication System, Oxford University Press</p></li><li data-list-text="5."><p style="padding-left: 40pt;text-indent: -17pt;line-height: 10pt;text-align: left;">Tomasi: Advanced Electronics Communication Systems, 6<span class="s2">th</span> Edition, PHI</p></li><li data-list-text="6."><p style="padding-left: 40pt;text-indent: -17pt;line-height: 10pt;text-align: left;">Couch: Digital and Analog Communication, Pearson Education.</p></li><li data-list-text="7."><p style="padding-left: 40pt;text-indent: -17pt;line-height: 10pt;text-align: left;">David Smith : Digital Transmission Systems, Springer- Macmillan India Ltd</p></li></ol><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;line-height: 10pt;text-align: justify;">List of Experiments:</h2><h2 style="padding-left: 23pt;text-indent: 0pt;text-align: justify;">Simulation  of  different  modulation  techniques  using  Scilab  (Freeware-Downloadable  from <span class="s3">www.Scilab.org</span><span class="s4">) </span>/Matlab/Any Similar Software. Plotting of signal constellation diagrams and signals (modulated/ unmodulated). Calculation of Bit error rates BER and comparison of various modulation techniques.</h2><ol id="l4"><li data-list-text="1."><p style="padding-left: 40pt;text-indent: -17pt;line-height: 10pt;text-align: justify;">Study of Sampling Process and Signal Reconstruction and Aliasing.</p></li><li data-list-text="2."><p style="padding-left: 40pt;text-indent: -17pt;line-height: 10pt;text-align: justify;">Study of PAM, PPM and PDM.</p></li><li data-list-text="3."><p style="padding-left: 40pt;text-indent: -17pt;line-height: 10pt;text-align: left;">Study of PCM Transmitter and Receiver.</p></li><li data-list-text="4."><p style="padding-left: 40pt;text-indent: -17pt;line-height: 10pt;text-align: left;">Time Division Multiplexing (TDM) and Demultiplexing.</p></li><li data-list-text="5."><p style="padding-left: 40pt;text-indent: -17pt;line-height: 10pt;text-align: left;">Study of ASK, PSK and FSK Transmitter and Receiver.</p></li></ol><table style="border-collapse:collapse;margin-left:8.735pt" cellspacing="0"><tr style="height:22pt"><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="padding-left: 20pt;padding-right: 19pt;text-indent: 0pt;line-height: 10pt;text-align: center;">Category of</p><p class="s1" style="padding-left: 20pt;padding-right: 19pt;text-indent: 0pt;line-height: 10pt;text-align: center;">course</p></td><td style="width:101pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="padding-left: 24pt;text-indent: 0pt;line-height: 10pt;text-align: left;">Course Title</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="padding-left: 10pt;text-indent: 0pt;line-height: 10pt;text-align: left;">Course code</p></td><td style="width:84pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt" colspan="3"><p class="s1" style="padding-left: 21pt;text-indent: 0pt;line-height: 10pt;text-align: left;">Credit-6C</p></td><td style="width:108pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="padding-left: 15pt;text-indent: 0pt;line-height: 10pt;text-align: left;">Theory paper (ES)</p></td></tr><tr style="height:25pt"><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt" rowspan="2"><p class="s1" style="padding-left: 32pt;padding-right: 4pt;text-indent: -26pt;text-align: left;">Departmental Core (DC-9)</p></td><td style="width:101pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt" rowspan="2"><p class="s1" style="padding-left: 7pt;padding-right: 6pt;text-indent: 7pt;text-align: left;">Microprocessor, Microcontroller and Embedded Systems</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt" rowspan="2"><p class="s1" style="padding-left: 21pt;text-indent: 0pt;line-height: 10pt;text-align: left;">EC- 504</p></td><td style="width:28pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="padding-left: 1pt;text-indent: 0pt;line-height: 10pt;text-align: center;">L</p></td><td style="width:28pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="padding-left: 1pt;text-indent: 0pt;line-height: 10pt;text-align: center;">T</p></td><td style="width:28pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="padding-left: 1pt;text-indent: 0pt;line-height: 10pt;text-align: center;">P</p></td><td style="width:108pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt" rowspan="2"><p class="s1" style="padding-left: 23pt;padding-right: 19pt;text-indent: -2pt;text-align: left;">Max. Marks-100 Min. Marks: 35</p><p class="s1" style="padding-left: 21pt;text-indent: 0pt;line-height: 10pt;text-align: left;">Duration: 3 hrs.</p></td></tr><tr style="height:11pt"><td style="width:28pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="padding-left: 1pt;text-indent: 0pt;line-height: 10pt;text-align: center;">3</p></td><td style="width:28pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="padding-left: 1pt;text-indent: 0pt;line-height: 10pt;text-align: center;">1</p></td><td style="width:28pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="padding-left: 1pt;text-indent: 0pt;line-height: 10pt;text-align: center;">2</p></td></tr></table><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Unit -I</h2><h1 style="padding-left: 5pt;text-indent: 0pt;line-height: 11pt;text-align: left;">Course Contents</h1><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: justify;">Microprocessor 8086 Architecture <span class="p">- BIU and EU, Registers, Pin Diagram, Memory Addressing, Clock Generator 8284, Buffers and Latches, Maximum and Minimum Modes.</span></h2><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;line-height: 10pt;text-align: left;">Unit -II</h2><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: justify;">Addressing Modes<span class="p">, Instruction set of 8086, Assembly Language Programming, Assemblers, Procedures, Macros, Interrupts, 8086 Based Multiprocessor Systems - Coprocessors (8087 NDP), Closely and Loosely Coupled Multiprocessor Systems (8089 IOP).</span></h2><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;line-height: 10pt;text-align: left;">Unit -III</h2><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: justify;">Interfacing Chips- <span class="p">IC 8155 (Static Ram with I/O Ports and Timer), 8755 (EPROM with I/O Ports), 8251A (USART), 8255A (Programmable Peripheral Interface), 8253/8254 (Programmable Interval Timer/Counter), 8257 (DMA Controller), 8259A (Programmable Interrupt Controller).</span></h2><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;line-height: 10pt;text-align: left;">Unit -IV</h2><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: justify;">Microcontrollers <span class="p">- Microcontroller 8051- Architecture, Pin Diagram, I/O Ports, Internal RAM and Registers, Interrupts, Addressing Modes, Memory Organization and External Addressing, Instruction Set, Assembly Language Programming, Real Time Applications of Microcontroller- Interfacing with LCD, ADC, DAC, Stepper Motor, Key Board and Sensors.</span></h2><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;line-height: 10pt;text-align: left;">Unit -V</h2><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: justify;">Embedded Systems<span class="p">-Introduction, Classification, Processors, Hardware Units, Software Embedded into System, Applications and Products of Embedded Systems, Structural Units in Processor, Memory Devices, I/O Devices, Buses, Interfacing of Processor Memory and I/O Devices, Case Study of an Embedded System for a Smart Card.</span></h2><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;line-height: 10pt;text-align: left;">References:</h2><ol id="l5"><li data-list-text="1."><p style="padding-left: 40pt;text-indent: -17pt;line-height: 10pt;text-align: left;">B. B. Brey: The Intel Microprocessors, Architecture, Programming and Interfacing, Pearson Education.</p></li><li data-list-text="2."><p style="padding-left: 40pt;text-indent: -17pt;line-height: 10pt;text-align: left;">Liu Gibson: Microcomputer Systems: The 8086/8088 Family- Architecture, Programming and Design , PHI</p></li><li data-list-text="3."><p style="padding-left: 40pt;text-indent: -17pt;line-height: 10pt;text-align: left;">D. V. Hall: Microprocessors and Interfacing, TMH.</p></li><li data-list-text="4."><p style="padding-left: 40pt;text-indent: -17pt;line-height: 10pt;text-align: left;">Mazidi and Mazidi: The 8051 Microcontroller and Embedded Systems, Pearson Education.</p></li><li data-list-text="5."><p style="padding-left: 40pt;text-indent: -17pt;line-height: 10pt;text-align: left;">Ayala Kenneth:- The 8051 microcontroller, Third Edition, Cengage Learning</p></li><li data-list-text="6."><p style="padding-left: 40pt;text-indent: -17pt;line-height: 10pt;text-align: left;">A. V. Deshmukh: Microcontroller (Theory and Application), TMH.</p></li><li data-list-text="7."><p style="padding-left: 40pt;text-indent: -17pt;line-height: 10pt;text-align: left;">Raj Kamal: Embedded Systems- Architecture, Programming and Design, TMH, New Delhi.</p></li><li data-list-text="8."><p style="padding-left: 40pt;text-indent: -17pt;line-height: 10pt;text-align: left;">V. Udayashankara and M. S. Mallikarjunaswamy: 8051 Microcontroller, TMH, New Delhi.</p></li></ol><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;line-height: 10pt;text-align: left;">List of Experiments:</h2><ol id="l6"><li data-list-text="1."><p style="padding-left: 40pt;text-indent: -17pt;line-height: 10pt;text-align: left;">Assembly Language Programs of Microprocessor 8086,</p></li><li data-list-text="2."><p style="padding-left: 40pt;text-indent: -17pt;line-height: 10pt;text-align: left;">Assembly Language Programs of Microcontroller 8051.</p></li><li data-list-text="3."><p style="padding-left: 40pt;text-indent: -17pt;line-height: 10pt;text-align: left;">Assembly Language Programs for Interfacing Chips.</p></li></ol><table style="border-collapse:collapse;margin-left:12.575pt" cellspacing="0"><tr style="height:19pt"><td style="width:95pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="padding-left: 5pt;text-indent: 0pt;line-height: 10pt;text-align: left;">Category Course</p></td><td style="width:70pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="padding-left: 5pt;text-indent: 0pt;line-height: 10pt;text-align: left;">Course Title</p></td><td style="width:80pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="padding-left: 5pt;text-indent: 0pt;line-height: 10pt;text-align: left;">Course Code</p></td><td style="width:112pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt" colspan="3"><p class="s1" style="padding-left: 35pt;text-indent: 0pt;line-height: 10pt;text-align: left;">Credit-6C</p></td><td style="width:96pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="padding-left: 5pt;text-indent: 0pt;line-height: 10pt;text-align: left;">Theory Paper (ES)</p></td></tr><tr style="height:11pt"><td style="width:95pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt" rowspan="2"><p class="s1" style="padding-left: 5pt;padding-right: 8pt;text-indent: 0pt;text-align: left;">Departmental Core (DC-10)</p></td><td style="width:70pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt" rowspan="2"><p class="s1" style="padding-left: 5pt;text-indent: 0pt;line-height: 10pt;text-align: left;">CMOS VLSI</p><p class="s1" style="padding-left: 5pt;text-indent: 0pt;line-height: 10pt;text-align: left;">Design</p></td><td style="width:80pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt" rowspan="2"><p class="s1" style="padding-left: 24pt;text-indent: 0pt;line-height: 10pt;text-align: left;">EC-505</p></td><td style="width:38pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="text-indent: 0pt;line-height: 9pt;text-align: center;">L</p></td><td style="width:40pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="padding-left: 16pt;text-indent: 0pt;line-height: 9pt;text-align: left;">T</p></td><td style="width:34pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="padding-left: 13pt;text-indent: 0pt;line-height: 9pt;text-align: left;">P</p></td><td style="width:96pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt" rowspan="2"><p class="s1" style="padding-left: 5pt;padding-right: 23pt;text-indent: 0pt;text-align: left;">Max. Marks-100 Min. Marks: 35</p><p class="s1" style="padding-left: 5pt;text-indent: 0pt;line-height: 9pt;text-align: left;">Duration: 3 Hrs.</p></td></tr><tr style="height:20pt"><td style="width:38pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="padding-left: 1pt;text-indent: 0pt;line-height: 10pt;text-align: center;">3</p></td><td style="width:40pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="padding-left: 17pt;text-indent: 0pt;line-height: 10pt;text-align: left;">1</p></td><td style="width:34pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="padding-left: 14pt;text-indent: 0pt;line-height: 10pt;text-align: left;">2</p></td></tr></table><h1 style="padding-left: 89pt;text-indent: 0pt;text-align: center;">Course Contents</h1><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Unit -I Introduction</h2><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: justify;">CMOS Logic: <span class="p">Inverter, NAND Gate, Combinational Logic, NOR Gate, Compound Gates, Pass Transistors and Transmission Gates, Tristates, Multiplexers, Latches and Flip-Flops, CMOS Fabrication and Layout: Inverter Cross- section, Fabrication Process, Layout Design rules, Gate Layout, Stick Diagrams. VLSI Design Flow.</span></h2><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: justify;">MOS Transistor Theory<span class="p">: Ideal I-V Characteristics, C-V Characteristics: MOS Capacitance Models, MOS Gate Capacitance Model, MOS Diffusion Capacitance Model. Non ideal I-V Effects: Velocity Saturation and Mobility Degradation, Channel Length Modulation, Body Effect, Subthreshold Conduction, Junction Leakage, Tunneling, Temp. and Geometry Dependence. DC Transfer characteristics: Complementary CMOS Inverter DC Characteristics, Beta Ratio Effects, Noise Margin, Ratioed Inverter Transfer Function, Pass Transistor DC Characteristics, Tristate Inverter, Switch- Level RC Delay Models.</span></h2><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;line-height: 10pt;text-align: left;">Unit -II</h2><h2 style="padding-left: 5pt;text-indent: 0pt;line-height: 10pt;text-align: justify;">CMOS Processing Technology</h2><p style="padding-left: 5pt;text-indent: 0pt;text-align: justify;">CMOS Technologies: Background, Wafer Formation, Photolithography, Well and Channel Formation, Silicon Dioxide (SiO2), Isolation, Gate Oxide, Gate and Source/Drain Formation, Contacts and Metallization, Passivation, Metrology. Layout Design Rules: Design Rules Background, Scribe Line and Other Structures, MOSIS Scalable CMOS Design Rules, Micron Design Rules. CMOS Process Enhancements: Transistors, Interconnect, Circuit Elements, Beyond Conventional CMOS.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;line-height: 10pt;text-align: left;">Unit -III</h2><h2 style="padding-left: 5pt;text-indent: 0pt;line-height: 10pt;text-align: justify;">Circuit Characterization and Performance Estimation</h2><p style="padding-left: 5pt;text-indent: 0pt;text-align: justify;">Delay Estimation: RC Delay Models, Linear Delay Model, Logical Effort, Parasitic Delay. Logical Effort and Transistor Sizing: Delay in a Logic Gate, Delay in Multistage Logic Networks, choosing the Best Number of Stages. Power Dissipation: Static Dissipation, Dynamic Dissipation, Low-Power Design. Interconnect: Resistance, Capacitance, Delay, Crosstalk. Design Margin: Supply Voltage, Temperature, Process Variation, Design Corners. Reliability, Scaling.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;line-height: 10pt;text-align: left;">Unit -IV</h2><h2 style="padding-left: 5pt;text-indent: 0pt;line-height: 10pt;text-align: justify;">Analog Circuits</h2><p style="padding-left: 5pt;text-indent: 0pt;text-align: justify;">MOS Small-signal Model, Common Source Amplifier, The CMOS Inverter as an Amplifier, Current Mirrors, Differential Pairs, Simple CMOS Operational Amplifier, Digital to Analog Converters, Analog to Digital Converters, RF Circuits.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;line-height: 10pt;text-align: left;">Unit -V</h2><h2 style="padding-left: 5pt;text-indent: 0pt;line-height: 10pt;text-align: justify;">Combinational Circuit Design</h2><p style="padding-left: 5pt;text-indent: 0pt;text-align: justify;">Circuit Families: Static CMOS, Ratioed Circuits, Cascode Voltage Switch Logic, Dynamic Circuits, Differential Circuits, Sense Amplifier Circuits, BiCMOS Circuits, Low Power Logic Design, Comparison of Circuit Families. Standard Cell Design: Cell Hierarchies, Cell Libraries, Library Entries, Cell Shapes and Floor Planning.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;line-height: 10pt;text-align: left;">References:</h2><ol id="l7"><li data-list-text="1."><p style="padding-left: 40pt;text-indent: -17pt;line-height: 10pt;text-align: left;">Neil H.E. Weste, David Harris, Ayan Banerjee: CMOS VLSI Design, Third Edition, Pearson Education.</p></li><li data-list-text="2."><p style="padding-left: 40pt;text-indent: -17pt;line-height: 10pt;text-align: left;">Neil H.E. Weste, Kamran Eshraghian: Principle of CMOS VLSI Design, Pearson Education.</p></li><li data-list-text="3."><p style="padding-left: 40pt;text-indent: -17pt;line-height: 10pt;text-align: left;">J. P. Uyemura: Chip Design for Submicron VLSI, Cengage Learning.</p></li><li data-list-text="4."><p style="padding-left: 40pt;text-indent: -17pt;line-height: 10pt;text-align: left;">Philip E. Allen and Douglas R Holberg: CMOS Analog Circuit Design, Oxford</p></li><li data-list-text="5."><p style="padding-left: 40pt;text-indent: -17pt;line-height: 10pt;text-align: left;">Carver Mead and Lynn Conway: Introduction to VLSI systems, BS Publication.</p></li><li data-list-text="6."><p style="padding-left: 40pt;text-indent: -17pt;line-height: 10pt;text-align: left;">J. P. Uyemura: Introduction to VLSI Circuits and Systems, Wiley.</p></li><li data-list-text="7."><p style="padding-left: 40pt;text-indent: -17pt;line-height: 10pt;text-align: left;">Plummer: Silicon VLSI Technology, Pearson Education.</p></li></ol><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: justify;">List of Experiments:</h2><ol id="l8"><li data-list-text="1."><p style="padding-left: 41pt;text-indent: -18pt;line-height: 113%;text-align: left;">Design of MOS Generator Using any Electronic Design Automation (EDA)- eg. Microwind / Cadence / Sylvaco / Tanner silicon HiPer / Xilinx ISE 9i or any similar software</p></li><li data-list-text="2."><p style="padding-left: 40pt;text-indent: -17pt;text-align: left;">DC MOSFET Curves using EDA.</p></li><li data-list-text="3."><p style="padding-top: 3pt;padding-left: 40pt;text-indent: -17pt;text-align: left;">Design of CMOS Logic Gates using EDA.</p></li><li data-list-text="4."><p style="padding-top: 1pt;padding-left: 41pt;text-indent: -18pt;line-height: 115%;text-align: justify;">Draw the following CMOS circuits using 0.12 µm and 65 nm technology and simulate for transfer characteristics along with 2D and 3D view from 45<span class="s2">0</span> angles. Compare power consumption and rise/fall delays in both technologies:</p><ol id="l9"><li data-list-text="a."><p style="padding-left: 77pt;text-indent: -18pt;line-height: 115%;text-align: justify;">CMOS Inverter with 0.1pF and 0.1fF capacitance loads, in both cases with equal rise and fall times. Plot output eye diagram also.</p></li><li data-list-text="b."><p style="padding-left: 77pt;text-indent: -18pt;line-height: 115%;text-align: justify;">CMOS NAND and NOR gates with 0.01pF load and equal rise and fall times. Comment on area requirement of both gates.</p></li></ol></li><li data-list-text="5."><p style="padding-left: 40pt;text-indent: -17pt;text-align: left;">To design Current Mirror using CMOS 0.18 micron Technology.</p></li><li data-list-text="6."><p style="padding-left: 41pt;text-indent: -18pt;line-height: 115%;text-align: left;">Design a basic differential amplifier circuit using current mirror logic. Show gain of amplifier and comment on bandwidth.</p></li><li data-list-text="7."><p class="s5" style="padding-left: 41pt;text-indent: -18pt;line-height: 115%;text-align: left;"><span class="p">Design the Schmitt trigger circuit with UTP= 4.5 V and LTP = 2.0 V. Plot transfer curve analysis (with </span>hysteresis effect) V<span class="s6">O </span>versus V<span class="s6">I</span>.</p></li><li data-list-text="8."><p style="padding-left: 41pt;text-indent: -18pt;line-height: 113%;text-align: left;">Design a 2-bit parallel adder from schematic and its CMOS layout. List global delay of all nodes. Identify the critical path and comment on its optimization.</p></li></ol><p class="s7" style="padding-top: 3pt;padding-left: 105pt;text-indent: 0pt;line-height: 10pt;text-align: center;">RAJIV GANDHI PROUDYOGIKI VISHWAVIDYALAYA, BHOPAL</p><p class="s7" style="padding-left: 94pt;text-indent: 35pt;text-align: left;">PROGRAMME: Electronics and Telecommunication COURSE: EC-506 Software Lab-II- Hardware Description Languages</p><table style="border-collapse:collapse;margin-left:14.015pt" cellspacing="0"><tr style="height:21pt"><td style="width:80pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="padding-left: 5pt;text-indent: 0pt;line-height: 10pt;text-align: left;">Category</p><p class="s1" style="padding-left: 5pt;text-indent: 0pt;line-height: 9pt;text-align: left;">Course</p></td><td style="width:69pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="padding-left: 5pt;text-indent: 0pt;line-height: 10pt;text-align: left;">Course Title</p></td><td style="width:78pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="padding-left: 5pt;text-indent: 0pt;line-height: 10pt;text-align: left;">Course Code</p></td><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt" colspan="3"><p class="s1" style="padding-left: 35pt;text-indent: 0pt;line-height: 10pt;text-align: left;">Credit-4C</p></td><td style="width:116pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="padding-left: 5pt;text-indent: 0pt;line-height: 10pt;text-align: left;">Practical Exam</p></td></tr><tr style="height:11pt"><td style="width:80pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt" rowspan="2"><p class="s1" style="padding-left: 5pt;text-indent: 0pt;line-height: 10pt;text-align: left;">IT-4</p></td><td style="width:69pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt" rowspan="2"><p class="s1" style="padding-left: 5pt;text-indent: 0pt;line-height: 10pt;text-align: left;">Software</p><p class="s1" style="padding-left: 5pt;text-indent: 0pt;line-height: 10pt;text-align: left;">Lab-II</p></td><td style="width:78pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt" rowspan="2"><p class="s1" style="padding-left: 23pt;text-indent: 0pt;line-height: 10pt;text-align: left;">EC-506</p></td><td style="width:39pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="text-indent: 0pt;line-height: 9pt;text-align: center;">L</p></td><td style="width:39pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="text-indent: 0pt;line-height: 9pt;text-align: center;">T</p></td><td style="width:33pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="text-indent: 0pt;line-height: 9pt;text-align: center;">P</p></td><td style="width:116pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt" rowspan="2"><p class="s1" style="padding-left: 5pt;text-indent: 0pt;line-height: 10pt;text-align: left;">Max. Marks-50</p></td></tr><tr style="height:11pt"><td style="width:39pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="text-indent: 0pt;line-height: 9pt;text-align: center;">0</p></td><td style="width:39pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="text-indent: 0pt;line-height: 9pt;text-align: center;">0</p></td><td style="width:33pt;border-top-style:solid;border-top-width:1pt;border-left-style:solid;border-left-width:1pt;border-bottom-style:solid;border-bottom-width:1pt;border-right-style:solid;border-right-width:1pt"><p class="s1" style="text-indent: 0pt;line-height: 9pt;text-align: center;">4</p></td></tr></table><h1 style="padding-left: 89pt;text-indent: 0pt;text-align: center;">Course Contents</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s8" style="padding-left: 89pt;text-indent: 0pt;text-align: center;">SECTION A: ELECTRONIC DESIGN AUTOMATION SOFTWARE</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;line-height: 114%;text-align: justify;">Introduction to EDA environment, eg. Microwind / Cadence / Sylvaco / Tanner silicon HiPer / Xilinx ISE 9i / any similar software / Any Freeware - EDA, its study and simulation/analysis/design of circuits. (The EDA tool package should have equal number of perpetual licenses for all modules and should have GUI)</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s8" style="padding-left: 105pt;text-indent: 0pt;text-align: center;">SECTION B: VERILOG</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Introduction, Language Element, Expression, Gate Level Modeling, User-Defined Primitives, Data Flow Modeling,</p><p style="padding-left: 5pt;text-indent: 0pt;line-height: 10pt;text-align: left;">Behavioral Modeling, Structural Modeling, Synthesize, Verilog Constructs To G</p><p style="padding-left: 5pt;text-indent: 0pt;line-height: 10pt;text-align: left;">ate, Modeling- Combinational Logic, Modeling-Sequential Logic, Modeling A Memory.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s8" style="padding-left: 89pt;text-indent: 0pt;text-align: center;">SECTION C: VHDL</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Introduction, Entity Declaration, Architecture Body, Configuration and Package Declaration, Package Body, Model Analysis, Simulation, Basic Language Elements, Behavioral Modeling, Data Flow Modeling, Structural Modeling.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-top: 8pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">References:</h2><ol id="l10"><li data-list-text="1."><p style="padding-left: 40pt;text-indent: -17pt;line-height: 10pt;text-align: left;">J. Bhasker: A Verilog HDL Primer, New Edition, Pearson Education.</p></li><li data-list-text="2."><p style="padding-left: 40pt;text-indent: -17pt;line-height: 10pt;text-align: left;">J. Bhasker: A Verilog HDL Synthesis, BS Publication.</p></li><li data-list-text="3."><p style="padding-left: 40pt;text-indent: -17pt;line-height: 10pt;text-align: left;">D. L. Perry: VHDL: Programming by Example, TMH.</p></li><li data-list-text="4."><p style="padding-left: 40pt;text-indent: -17pt;line-height: 10pt;text-align: left;">V. A. Pedroni: Circuit Design with VHDL, PHI.</p></li><li data-list-text="5."><p style="padding-left: 40pt;text-indent: -17pt;line-height: 10pt;text-align: left;">J. R. Armstrong and F. G. Gray: VHDL Design Representation and Synthesis, Pearson Education.</p></li><li data-list-text="6."><p style="padding-left: 40pt;text-indent: -17pt;line-height: 10pt;text-align: left;">Palnitkar: VHDL, Pearson Education.</p></li><li data-list-text="7."><p style="padding-left: 40pt;text-indent: -17pt;line-height: 10pt;text-align: left;">Software Manuals.</p></li></ol><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">List of Experiments:</h2><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 23pt;text-indent: 0pt;text-align: left;">Section A: Study and Experiments based on EDA environment<span class="p">. </span>Section B and C:Simulation of Following Using Verilog/VHDL<span class="p">.</span></h2><ol id="l11"><li data-list-text="1."><p style="padding-left: 40pt;text-indent: -17pt;line-height: 10pt;text-align: left;">Half Adder, Full Adder, Subtractor, Flip-Flops, 4-bit Comparators</p></li><li data-list-text="2."><p style="padding-left: 40pt;text-indent: -17pt;line-height: 10pt;text-align: left;">Multiplexers - 2:1, 4:1 and 8:1</p></li><li data-list-text="3."><p style="padding-left: 40pt;text-indent: -17pt;line-height: 10pt;text-align: left;">Parity Generator.</p></li><li data-list-text="4."><p style="padding-left: 40pt;text-indent: -17pt;line-height: 10pt;text-align: left;">4 Bit Up/Down Counter with Loadable Count.</p></li><li data-list-text="5."><p style="padding-left: 23pt;text-indent: 0pt;line-height: 10pt;text-align: left;">Decoders </p></li><li data-list-text="6."><p style="padding-left: 43pt;text-indent: -20pt;line-height: 10pt;text-align: left;">2:4, 3:8 and 4:16.</p></li><li data-list-text="7."><p style="padding-left: 40pt;text-indent: -17pt;line-height: 10pt;text-align: left;">8-bit Shift Resistors.</p></li><li data-list-text="8."><p style="padding-left: 40pt;text-indent: -17pt;line-height: 10pt;text-align: left;">Barauel Shifter.</p></li><li data-list-text="9."><p style="padding-left: 40pt;text-indent: -17pt;line-height: 10pt;text-align: left;">Design of 8-bit Arithmetic unit.</p></li><li data-list-text="10."><p style="padding-left: 40pt;text-indent: -17pt;line-height: 10pt;text-align: left;">N by M Binary Multiplier.</p></li></ol></body></html>
