
*** Running ngdbuild
    with args -intstyle ise -p xc6vlx240tff1156-1 -dd _ngo -uc leon3mp.ucf leon3mp.edf


Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -intstyle
ise -p xc6vlx240tff1156-1 -dd _ngo -uc leon3mp.ucf leon3mp.edf

Executing edif2ngd -quiet "leon3mp.edf" "_ngo/leon3mp.ngo"
Release 14.7 - edif2ngd P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading NGO file
"/home/user/workspace/assignment2/mca_lab2/data/fpga/work/planahead/leon3-xilinx
-ml605/leon3-xilinx-ml605.runs/impl_1/_ngo/leon3mp.ngo" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "leon3mp.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...






WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 20 ns BEFORE
   "clk_33";> [leon3mp.ucf(293)], is specified without a duration.  This will
   result in a lack of hold time checks in timing reports.  If hold time checks
   are desired a duration value should be specified following the 'VALID'
   keyword.

Done...

Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'rvsys_gen[0].rvsys_inst/bus2dgb_address[0]'
   has no driver
WARNING:NgdBuild:452 - logical net 'rvsys_gen[0].rvsys_inst/bus2dgb_address[1]'
   has no driver
WARNING:NgdBuild:452 - logical net 'rvsys_gen[0].rvsys_inst/bus2dgb_address[14]'
   has no driver
WARNING:NgdBuild:452 - logical net 'rvsys_gen[0].rvsys_inst/bus2dgb_address[20]'
   has no driver
WARNING:NgdBuild:452 - logical net 'rvsys_gen[0].rvsys_inst/bus2dgb_address[15]'
   has no driver
WARNING:NgdBuild:452 - logical net 'rvsys_gen[0].rvsys_inst/bus2dgb_address[21]'
   has no driver
WARNING:NgdBuild:452 - logical net 'rvsys_gen[0].rvsys_inst/bus2dgb_address[16]'
   has no driver
WARNING:NgdBuild:452 - logical net 'rvsys_gen[0].rvsys_inst/bus2dgb_address[22]'
   has no driver
WARNING:NgdBuild:452 - logical net 'rvsys_gen[0].rvsys_inst/bus2dgb_address[17]'
   has no driver
WARNING:NgdBuild:452 - logical net 'rvsys_gen[0].rvsys_inst/bus2dgb_address[23]'
   has no driver
WARNING:NgdBuild:452 - logical net 'rvsys_gen[0].rvsys_inst/bus2dgb_address[18]'
   has no driver
WARNING:NgdBuild:452 - logical net 'rvsys_gen[0].rvsys_inst/bus2dgb_address[24]'
   has no driver
WARNING:NgdBuild:452 - logical net 'rvsys_gen[0].rvsys_inst/bus2dgb_address[19]'
   has no driver
WARNING:NgdBuild:452 - logical net 'rvsys_gen[0].rvsys_inst/bus2dgb_address[30]'
   has no driver
WARNING:NgdBuild:452 - logical net 'rvsys_gen[0].rvsys_inst/bus2dgb_address[25]'
   has no driver
WARNING:NgdBuild:452 - logical net 'rvsys_gen[0].rvsys_inst/bus2dgb_address[31]'
   has no driver
WARNING:NgdBuild:452 - logical net 'rvsys_gen[0].rvsys_inst/bus2dgb_address[26]'
   has no driver
WARNING:NgdBuild:452 - logical net 'rvsys_gen[0].rvsys_inst/bus2dgb_address[27]'
   has no driver
WARNING:NgdBuild:452 - logical net 'rvsys_gen[0].rvsys_inst/bus2dgb_address[28]'
   has no driver
WARNING:NgdBuild:452 - logical net 'rvsys_gen[0].rvsys_inst/bus2dgb_address[29]'
   has no driver
WARNING:NgdBuild:470 - bidirect pad net 'led(0)' has no legal driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  22

Writing NGD file "leon3mp.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  21 sec
Total CPU time to NGDBUILD completion:   43 sec

Writing NGDBUILD log file "leon3mp.bld"...

NGDBUILD done.

*** Running map
    with args -intstyle pa -w -pr b -t 2 -timing -logic_opt on -register_duplication -ol high -xe n leon3mp.ngd

Using target part "6vlx240tff1156-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'/opt/license/xilinx.lic'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal gmiiclk_n connected to top level port gmiiclk_n has
   been removed.
WARNING:MapLib:701 - Signal gmiiclk_p connected to top level port gmiiclk_p has
   been removed.
WARNING:MapLib:39 - The timing specification "PERIOD=8000 pS HIGH 50%" on net
   "gmiiclk_p" has been discarded, because the net was optimized out of the
   design.
WARNING:MapLib:53 - The offset specification "OFFSET=OUT 12000 pS AFTER
   gmiiclk_p" has been discarded because the referenced clock pad net
   (gmiiclk_p) was optimized away.
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3224 - The clock clk_33 associated with OFFSET = OUT 20 ns AFTER COMP "clk_33" does not clock any registered output
   components.
WARNING:Timing:3225 - Timing constraint OFFSET = OUT 20 ns AFTER COMP "clk_33" ignored during timing analysis
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 4 mins 12 secs 
Total CPU  time at the beginning of Placer: 4 mins 8 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:46cc555b) REAL time: 4 mins 58 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:46cc555b) REAL time: 5 mins 6 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:14e3cdf4) REAL time: 5 mins 6 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:14e3cdf4) REAL time: 5 mins 6 secs 

WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck
   _cpt[5].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck
   _cpt[2].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_lo
   op_col1.u_oserdes_rsync (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck
   _cpt[6].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck
   _cpt[3].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck
   _cpt[0].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_lo
   op_col0.u_oserdes_rsync (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck
   _cpt[7].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck
   _cpt[4].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck
   _cpt[1].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
Phase 5.2  Initial Placement for Architecture Specific Features
WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck
   _cpt[5].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck
   _cpt[2].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_lo
   op_col1.u_oserdes_rsync (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck
   _cpt[6].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck
   _cpt[3].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck
   _cpt[0].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_lo
   op_col0.u_oserdes_rsync (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck
   _cpt[7].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck
   _cpt[4].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck
   _cpt[1].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.

.


There are 12 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 1 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 2 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   4 BUFRs available, 1 in use            |   2 BUFRs available, 1 in use            |
|   6 Regional Clock Spines, 1 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 3 in use    |   4 center BUFIOs available, 3 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 1 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X0Y3>
  key resource utilizations (used/available): edge-bufios - 0/4; center-bufios - 3/4; bufrs - 1/4; regional-clock-spines - 1/6
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  96  |  0  |  0 |   80   |   80   | 26880 |  9600 | 17280 |  64  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  96  |  0  |  0 |   80   |   80   | 23040 |  9600 | 13440 |  64  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  96  |  0  |  0 |   80   |   80   | 23040 |  9600 | 13440 |  64  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    8   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[7]"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    8   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[6]"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    8   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[5]"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|  BUFR | Upper/Lower |   0  |  0  |  0 |   40   |    0   |  1030 |    40 |     0 |   0  |   0  |  0  |   0  | "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X1Y3>
  key resource utilizations (used/available): edge-bufios - 0/0; center-bufios - 3/4; bufrs - 1/2; regional-clock-spines - 1/6
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region| 108  |  0  |  0 |   40   |   40   | 24960 |  9920 | 15040 |  64  |   2  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion| 108  |  0  |  0 |   40   |   40   | 24000 |  9760 | 14240 |  64  |   0  |  0  |   1  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region| 108  |  0  |  0 |   40   |   40   | 24960 |  9920 | 15040 |  64  |   2  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    8   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[2]"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[0]"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    8   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[1]"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|  BUFR | Upper/Lower |   0  |  0  |  0 |   25   |    0   |   640 |    25 |     0 |   0  |   0  |  0  |   0  | "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0]"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y4>
  key resource utilizations (used/available): edge-bufios - 0/4; center-bufios - 2/4; bufrs - 0/4; regional-clock-spines - 1/6
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  96  |  0  |  0 |   80   |   80   | 26880 |  9600 | 17280 |  64  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  96  |  0  |  0 |   80   |   80   | 26880 |  9600 | 17280 |  64  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  96  |  0  |  0 |   80   |   80   | 23040 |  9600 | 13440 |  64  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    8   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[4]"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    8   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[3]"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 12  (6 clock spines in each)
# Number of Regional Clock Networks used in this design: 11 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# IO-Clock "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[7]" driven by "BUFIODQS_X1Y15"
INST "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[7].u_bufio_cpt" LOC =
"BUFIODQS_X1Y15" ;
NET "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[7]" TNM_NET =
"TN_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[7]" ;
TIMEGRP "TN_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[7]" AREA_GROUP =
"CLKAG_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[7]" ;
AREA_GROUP "CLKAG_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[7]" RANGE = CLOCKREGION_X0Y3;


# IO-Clock "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[6]" driven by "BUFIODQS_X1Y14"
INST "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[6].u_bufio_cpt" LOC =
"BUFIODQS_X1Y14" ;
NET "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[6]" TNM_NET =
"TN_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[6]" ;
TIMEGRP "TN_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[6]" AREA_GROUP =
"CLKAG_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[6]" ;
AREA_GROUP "CLKAG_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[6]" RANGE = CLOCKREGION_X0Y3;


# IO-Clock "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[2]" driven by "BUFIODQS_X2Y15"
INST "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[2].u_bufio_cpt" LOC =
"BUFIODQS_X2Y15" ;
NET "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[2]" TNM_NET =
"TN_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[2]" ;
TIMEGRP "TN_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[2]" AREA_GROUP =
"CLKAG_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[2]" ;
AREA_GROUP "CLKAG_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[2]" RANGE = CLOCKREGION_X1Y3;


# IO-Clock "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[5]" driven by "BUFIODQS_X1Y12"
INST "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[5].u_bufio_cpt" LOC =
"BUFIODQS_X1Y12" ;
NET "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[5]" TNM_NET =
"TN_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[5]" ;
TIMEGRP "TN_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[5]" AREA_GROUP =
"CLKAG_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[5]" ;
AREA_GROUP "CLKAG_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[5]" RANGE = CLOCKREGION_X0Y3;


# IO-Clock "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[4]" driven by "BUFIODQS_X1Y18"
INST "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[4].u_bufio_cpt" LOC =
"BUFIODQS_X1Y18" ;
NET "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[4]" TNM_NET =
"TN_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[4]" ;
TIMEGRP "TN_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[4]" AREA_GROUP =
"CLKAG_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[4]" ;
AREA_GROUP "CLKAG_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[4]" RANGE = CLOCKREGION_X0Y4;


# IO-Clock "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[3]" driven by "BUFIODQS_X1Y17"
INST "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[3].u_bufio_cpt" LOC =
"BUFIODQS_X1Y17" ;
NET "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[3]" TNM_NET =
"TN_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[3]" ;
TIMEGRP "TN_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[3]" AREA_GROUP =
"CLKAG_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[3]" ;
AREA_GROUP "CLKAG_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[3]" RANGE = CLOCKREGION_X0Y4;


# IO-Clock "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[0]" driven by "BUFIODQS_X2Y12"
INST "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[0].u_bufio_cpt" LOC =
"BUFIODQS_X2Y12" ;
NET "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[0]" TNM_NET =
"TN_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[0]" ;
TIMEGRP "TN_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[0]" AREA_GROUP =
"CLKAG_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[0]" ;
AREA_GROUP "CLKAG_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[0]" RANGE = CLOCKREGION_X1Y3;


# IO-Clock "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[1]" driven by "BUFIODQS_X2Y14"
INST "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[1].u_bufio_cpt" LOC =
"BUFIODQS_X2Y14" ;
NET "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[1]" TNM_NET =
"TN_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[1]" ;
TIMEGRP "TN_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[1]" AREA_GROUP =
"CLKAG_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[1]" ;
AREA_GROUP "CLKAG_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt[1]" RANGE = CLOCKREGION_X1Y3;


# Regional-Clock "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0]" driven by "BUFR_X2Y6"
INST "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_loop_col0.u_bufr_rsync" LOC =
"BUFR_X2Y6" ;
NET "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0]" TNM_NET =
"TN_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0]" ;
TIMEGRP "TN_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0]" AREA_GROUP =
"CLKAG_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0]" ;
AREA_GROUP "CLKAG_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0]" RANGE = CLOCKREGION_X1Y3, CLOCKREGION_X1Y4,
CLOCKREGION_X1Y2;


# Regional-Clock "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]" driven by "BUFR_X1Y6"
INST "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_loop_col1.u_bufr_rsync" LOC =
"BUFR_X1Y6" ;
NET "ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]" TNM_NET =
"TN_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]" ;
TIMEGRP "TN_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]" AREA_GROUP =
"CLKAG_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]" ;
AREA_GROUP "CLKAG_ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]" RANGE = CLOCKREGION_X0Y3, CLOCKREGION_X0Y4,
CLOCKREGION_X0Y2;


Phase 5.2  Initial Placement for Architecture Specific Features (Checksum:88207b7a) REAL time: 6 mins 47 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:88207b7a) REAL time: 6 mins 47 secs 

WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[5].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[2].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_loop_col1.u_oserdes_rsync (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[6].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[3].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[0].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_loop_col0.u_oserdes_rsync (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[7].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[4].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp ddr3ctrl/u_infrastructure/u_mmcm_adv is driving load
   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[1].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
Phase 7.30  Global Clock Region Assignment
Phase 7.30  Global Clock Region Assignment (Checksum:88207b7a) REAL time: 6 mins 47 secs 

Phase 8.3  Local Placement Optimization
Phase 8.3  Local Placement Optimization (Checksum:88207b7a) REAL time: 6 mins 48 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:88207b7a) REAL time: 6 mins 50 secs 

Phase 10.8  Global Placement
...................................
