Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Feb  5 21:57:24 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                          Path #1                                                                                                                          | WorstPath from Dst |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              12.500 |                                                                                                                                                                                                                                                    12.500 |             12.500 |
| Path Delay                |               0.636 |                                                                                                                                                                                                                                                    21.803 |              0.801 |
| Logic Delay               | 0.098(16%)          | 6.092(28%)                                                                                                                                                                                                                                                | 0.094(12%)         |
| Net Delay                 | 0.538(84%)          | 15.711(72%)                                                                                                                                                                                                                                               | 0.707(88%)         |
| Clock Skew                |              -0.106 |                                                                                                                                                                                                                                                     0.385 |             -0.551 |
| Slack                     |              11.750 |                                                                                                                                                                                                                                                    -8.926 |             11.139 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                           |                    |
| Bounding Box Size         | 1% x 0%             | 13% x 3%                                                                                                                                                                                                                                                  | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (1, 0)                                                                                                                                                                                                                                                    | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                       324 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                              | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                        48 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                        48 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT5 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT4 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                       | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                       | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                      | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                      | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                        38 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                    | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                    | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[5]/C     | muon_cand_0.pt[1]/C                                                                                                                                                                                                                                       | sr_p.sr_1[241]/C   |
| End Point Pin             | muon_cand_0.pt[1]/D | sr_p.sr_1[241]/D                                                                                                                                                                                                                                          | sr_p.sr_2[241]/D   |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                             Path #2                                                                                                                            | WorstPath from Dst |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              12.500 |                                                                                                                                                                                                                                                         12.500 |             12.500 |
| Path Delay                |               0.636 |                                                                                                                                                                                                                                                         21.361 |              0.775 |
| Logic Delay               | 0.098(16%)          | 5.735(27%)                                                                                                                                                                                                                                                     | 0.096(13%)         |
| Net Delay                 | 0.538(84%)          | 15.626(73%)                                                                                                                                                                                                                                                    | 0.679(87%)         |
| Clock Skew                |              -0.106 |                                                                                                                                                                                                                                                         -0.046 |             -0.148 |
| Slack                     |              11.750 |                                                                                                                                                                                                                                                         -8.916 |             11.568 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                |                    |
| Bounding Box Size         | 1% x 0%             | 13% x 3%                                                                                                                                                                                                                                                       | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                         | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                            314 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                   | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                             49 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                             49 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT5 LUT4 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                            | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                            | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                           | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                           | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                             38 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                         | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                         | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[5]/C     | muon_cand_0.pt[1]/C                                                                                                                                                                                                                                            | sr_p.sr_1[253]/C   |
| End Point Pin             | muon_cand_0.pt[1]/D | sr_p.sr_1[253]/D                                                                                                                                                                                                                                               | sr_p.sr_2[253]/D   |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                             Path #3                                                                                                                            | WorstPath from Dst |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              12.500 |                                                                                                                                                                                                                                                         12.500 |             12.500 |
| Path Delay                |               0.636 |                                                                                                                                                                                                                                                         21.359 |              0.409 |
| Logic Delay               | 0.098(16%)          | 6.011(29%)                                                                                                                                                                                                                                                     | 0.096(24%)         |
| Net Delay                 | 0.538(84%)          | 15.348(71%)                                                                                                                                                                                                                                                    | 0.313(76%)         |
| Clock Skew                |              -0.106 |                                                                                                                                                                                                                                                         -0.048 |             -0.144 |
| Slack                     |              11.750 |                                                                                                                                                                                                                                                         -8.916 |             11.938 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                |                    |
| Bounding Box Size         | 1% x 0%             | 13% x 3%                                                                                                                                                                                                                                                       | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                         | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                            318 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                   | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                             49 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                             49 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT5 LUT4 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT3 LUT6 LUT4 LUT4 LUT4 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                            | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                            | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                           | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                           | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                             38 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                         | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                         | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[5]/C     | muon_cand_0.pt[1]/C                                                                                                                                                                                                                                            | sr_p.sr_1[254]/C   |
| End Point Pin             | muon_cand_0.pt[1]/D | sr_p.sr_1[254]/D                                                                                                                                                                                                                                               | sr_p.sr_2[254]/D   |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                               Path #4                                                                                                                               | WorstPath from Dst |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              12.500 |                                                                                                                                                                                                                                                              12.500 |             12.500 |
| Path Delay                |               0.636 |                                                                                                                                                                                                                                                              21.523 |              1.101 |
| Logic Delay               | 0.098(16%)          | 5.824(28%)                                                                                                                                                                                                                                                          | 0.095(9%)          |
| Net Delay                 | 0.538(84%)          | 15.699(72%)                                                                                                                                                                                                                                                         | 1.006(91%)         |
| Clock Skew                |              -0.106 |                                                                                                                                                                                                                                                               0.119 |             -0.361 |
| Slack                     |              11.750 |                                                                                                                                                                                                                                                              -8.912 |             11.029 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                     |                    |
| Bounding Box Size         | 1% x 0%             | 13% x 3%                                                                                                                                                                                                                                                            | 2% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                              | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                 315 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                        | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                  50 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                  50 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT5 LUT4 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                 | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                 | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                  38 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                              | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                              | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[5]/C     | muon_cand_0.pt[1]/C                                                                                                                                                                                                                                                 | sr_p.sr_1[247]/C   |
| End Point Pin             | muon_cand_0.pt[1]/D | sr_p.sr_1[247]/D                                                                                                                                                                                                                                                    | sr_p.sr_2[247]/D   |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                             Path #5                                                                                                                            | WorstPath from Dst |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              12.500 |                                                                                                                                                                                                                                                         12.500 |             12.500 |
| Path Delay                |               0.636 |                                                                                                                                                                                                                                                         21.349 |              0.509 |
| Logic Delay               | 0.098(16%)          | 5.763(27%)                                                                                                                                                                                                                                                     | 0.094(19%)         |
| Net Delay                 | 0.538(84%)          | 15.586(73%)                                                                                                                                                                                                                                                    | 0.415(81%)         |
| Clock Skew                |              -0.106 |                                                                                                                                                                                                                                                         -0.045 |             -0.153 |
| Slack                     |              11.750 |                                                                                                                                                                                                                                                         -8.903 |             11.829 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                |                    |
| Bounding Box Size         | 1% x 0%             | 13% x 3%                                                                                                                                                                                                                                                       | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                         | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                            314 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                   | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                             49 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                             49 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT5 LUT4 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                            | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                            | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                           | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                           | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                             38 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                         | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                         | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[5]/C     | muon_cand_0.pt[1]/C                                                                                                                                                                                                                                            | sr_p.sr_1[240]/C   |
| End Point Pin             | muon_cand_0.pt[1]/D | sr_p.sr_1[240]/D                                                                                                                                                                                                                                               | sr_p.sr_2[240]/D   |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                             Path #6                                                                                                                            | WorstPath from Dst |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              12.500 |                                                                                                                                                                                                                                                         12.500 |             12.500 |
| Path Delay                |               0.636 |                                                                                                                                                                                                                                                         21.510 |              0.294 |
| Logic Delay               | 0.098(16%)          | 5.792(27%)                                                                                                                                                                                                                                                     | 0.096(33%)         |
| Net Delay                 | 0.538(84%)          | 15.718(73%)                                                                                                                                                                                                                                                    | 0.198(67%)         |
| Clock Skew                |              -0.106 |                                                                                                                                                                                                                                                          0.116 |             -0.345 |
| Slack                     |              11.750 |                                                                                                                                                                                                                                                         -8.902 |             11.852 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                |                    |
| Bounding Box Size         | 1% x 0%             | 13% x 3%                                                                                                                                                                                                                                                       | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                         | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                            314 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                   | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                             49 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                             49 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT5 LUT4 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                            | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                            | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                           | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                           | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                             38 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                         | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                         | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[5]/C     | muon_cand_0.pt[1]/C                                                                                                                                                                                                                                            | sr_p.sr_1[242]/C   |
| End Point Pin             | muon_cand_0.pt[1]/D | sr_p.sr_1[242]/D                                                                                                                                                                                                                                               | sr_p.sr_2[242]/D   |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                               Path #7                                                                                                                               | WorstPath from Dst |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              12.500 |                                                                                                                                                                                                                                                              12.500 |             12.500 |
| Path Delay                |               0.636 |                                                                                                                                                                                                                                                              21.277 |              0.538 |
| Logic Delay               | 0.098(16%)          | 6.385(31%)                                                                                                                                                                                                                                                          | 0.096(18%)         |
| Net Delay                 | 0.538(84%)          | 14.892(69%)                                                                                                                                                                                                                                                         | 0.442(82%)         |
| Clock Skew                |              -0.106 |                                                                                                                                                                                                                                                              -0.107 |             -0.075 |
| Slack                     |              11.750 |                                                                                                                                                                                                                                                              -8.892 |             11.879 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                     |                    |
| Bounding Box Size         | 1% x 0%             | 11% x 3%                                                                                                                                                                                                                                                            | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                              | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                 305 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                        | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                  50 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                  50 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT5 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT4 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                 | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                 | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                  38 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                              | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                              | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[5]/C     | muon_cand_0.pt[1]/C                                                                                                                                                                                                                                                 | sr_p.sr_1[248]/C   |
| End Point Pin             | muon_cand_0.pt[1]/D | sr_p.sr_1[248]/D                                                                                                                                                                                                                                                    | sr_p.sr_2[248]/D   |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                               Path #8                                                                                                                               | WorstPath from Dst |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              12.500 |                                                                                                                                                                                                                                                              12.500 |             12.500 |
| Path Delay                |               0.636 |                                                                                                                                                                                                                                                              21.335 |              0.826 |
| Logic Delay               | 0.098(16%)          | 6.038(29%)                                                                                                                                                                                                                                                          | 0.096(12%)         |
| Net Delay                 | 0.538(84%)          | 15.297(71%)                                                                                                                                                                                                                                                         | 0.730(88%)         |
| Clock Skew                |              -0.106 |                                                                                                                                                                                                                                                              -0.047 |             -0.145 |
| Slack                     |              11.750 |                                                                                                                                                                                                                                                              -8.891 |             11.520 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                     |                    |
| Bounding Box Size         | 1% x 0%             | 13% x 3%                                                                                                                                                                                                                                                            | 1% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                              | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                 319 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                        | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                  50 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                  50 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT5 LUT4 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT4 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                 | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                 | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                  38 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                              | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                              | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[5]/C     | muon_cand_0.pt[1]/C                                                                                                                                                                                                                                                 | sr_p.sr_1[244]/C   |
| End Point Pin             | muon_cand_0.pt[1]/D | sr_p.sr_1[244]/D                                                                                                                                                                                                                                                    | sr_p.sr_2[244]/D   |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                               Path #9                                                                                                                               | WorstPath from Dst |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              12.500 |                                                                                                                                                                                                                                                              12.500 |             12.500 |
| Path Delay                |               0.636 |                                                                                                                                                                                                                                                              21.493 |              0.287 |
| Logic Delay               | 0.098(16%)          | 5.939(28%)                                                                                                                                                                                                                                                          | 0.096(34%)         |
| Net Delay                 | 0.538(84%)          | 15.554(72%)                                                                                                                                                                                                                                                         | 0.191(66%)         |
| Clock Skew                |              -0.106 |                                                                                                                                                                                                                                                               0.115 |             -0.351 |
| Slack                     |              11.750 |                                                                                                                                                                                                                                                              -8.886 |             11.853 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                     |                    |
| Bounding Box Size         | 1% x 0%             | 13% x 3%                                                                                                                                                                                                                                                            | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                              | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                 319 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                        | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                  50 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                  50 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT5 LUT4 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT3 LUT6 LUT4 LUT3 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                 | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                 | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                  38 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                              | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                              | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[5]/C     | muon_cand_0.pt[1]/C                                                                                                                                                                                                                                                 | sr_p.sr_1[250]/C   |
| End Point Pin             | muon_cand_0.pt[1]/D | sr_p.sr_1[250]/D                                                                                                                                                                                                                                                    | sr_p.sr_2[250]/D   |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                          Path #10                                                                                                                         | WorstPath from Dst |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              12.500 |                                                                                                                                                                                                                                                    12.500 |             12.500 |
| Path Delay                |               0.636 |                                                                                                                                                                                                                                                    21.381 |              0.592 |
| Logic Delay               | 0.098(16%)          | 6.233(30%)                                                                                                                                                                                                                                                | 0.097(17%)         |
| Net Delay                 | 0.538(84%)          | 15.148(70%)                                                                                                                                                                                                                                               | 0.495(83%)         |
| Clock Skew                |              -0.106 |                                                                                                                                                                                                                                                     0.032 |             -0.243 |
| Slack                     |              11.750 |                                                                                                                                                                                                                                                    -8.857 |             11.657 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                           |                    |
| Bounding Box Size         | 1% x 0%             | 11% x 3%                                                                                                                                                                                                                                                  | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                    | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                       320 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                              | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                        48 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                        48 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT5 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                       | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                       | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                      | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                      | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                        38 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                    | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                    | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[5]/C     | muon_cand_0.pt[1]/C                                                                                                                                                                                                                                       | sr_p.sr_1[246]/C   |
| End Point Pin             | muon_cand_0.pt[1]/D | sr_p.sr_1[246]/D                                                                                                                                                                                                                                          | sr_p.sr_2[246]/D   |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+---+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 2 | 3 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 29 | 30 | 31 | 32 | 33 | 34 | 36 | 37 | 38 | 41 | 42 | 43 | 44 | 46 | 47 | 48 | 49 | 50 |
+-----------------+-------------+-----+---+---+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 12.500ns    | 744 | 3 | 1 | 1 | 9 | 6 | 7 |  5 | 11 |  5 |  2 | 11 |  2 |  5 |  6 |  1 |  7 |  2 | 12 |  2 | 10 |  4 |  7 |  1 |  8 |  3 | 13 |  2 | 12 |  2 |  2 | 14 |  9 |  7 | 16 |  6 |  8 |  2 |  3 | 13 |  2 |  9 |  5 |
+-----------------+-------------+-----+---+---+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+-------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
|     Instance     |                      Module                     | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3   |    LUT4    |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+-------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
| (top)            |                                         wrapper | 0.45 |           2.91 |           15244 | 0(0.0%) | 164(2.4%) | 210(3.1%) | 834(12.4%) | 1429(21.3%) | 4070(60.7%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I016_O016_D000-freq80retfan16_rev_1 | 0.83 |           4.60 |            6621 | 0(0.0%) | 163(2.5%) | 210(3.2%) | 749(11.3%) | 1429(21.6%) | 4070(61.5%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                             shift_reg_tap_256_4 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                           shift_reg_tap_256_4_0 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+-------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                2 |       119% | (CLEL_R_X62Y396,CLEM_X64Y399)   | wrapper(100%) |            0% |       5.42188 | 100%         | 0%         |   2% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                3 |       114% | (CLEL_R_X62Y393,CLEM_X66Y400)   | wrapper(100%) |            0% |       5.28571 | 97%          | 0%         |   3% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     |                3 |       106% | (CLEL_R_X57Y394,CLEL_R_X60Y401) | wrapper(100%) |            0% |       5.42188 | 99%          | 0%         |   2% |   0% | NA   | NA   | 0%  |    0% |  0% |
| West      |                3 |       100% | (CLEM_X63Y382,CLEL_R_X66Y389)   | wrapper(100%) |            0% |       5.29688 | 97%          | 0%         |   0% |   0% | NA   | NA   | 0%  |    0% |  0% |
+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |        Congestion Window        |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                4 |           0.163% | (CLEM_X64Y385,CLEM_X71Y400)     | wrapper(100%) |            0% |       5.05273 | 92%          | 0%         |   2% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     | Global |                2 |           0.042% | (CLEM_X57Y384,CLEM_X58Y391)     | wrapper(100%) |            0% |       4.80208 | 89%          | 0%         |  14% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Global |                4 |           0.193% | (CLEM_X56Y391,CLEM_X71Y414)     | wrapper(100%) |            0% |       3.75521 | 69%          | 0%         |  27% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Global |                4 |           0.173% | (CLEL_R_X55Y377,CLEM_X70Y392)   | wrapper(100%) |            0% |       4.52412 | 83%          | 0%         |  13% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                1 |           0.001% | (CLEM_X57Y402,CLEM_X57Y403)     | wrapper(100%) |            0% |        3.0625 | 56%          | 0%         |  96% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Long   |                2 |           0.023% | (CLEL_R_X55Y395,CLEM_X58Y401)   | wrapper(100%) |            0% |       2.89286 | 53%          | 0%         |  12% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      | Long   |                1 |           0.005% | (CLEM_X60Y405,CLEM_X60Y407)     | wrapper(100%) |            0% |       5.16667 | 100%         | 0%         |  12% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Long   |                1 |           0.017% | (CLEM_X63Y397,CLEM_X63Y401)     | wrapper(100%) |            0% |         5.225 | 100%         | 0%         |   3% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                5 |           0.313% | (CLEM_X52Y379,CLEM_X67Y410)     | wrapper(100%) |            0% |       3.47054 | 64%          | 0%         |  13% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                4 |           0.150% | (CLEM_X57Y385,CLEM_X64Y400)     | wrapper(100%) |            0% |        4.8444 | 89%          | 0%         |   8% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                5 |           0.328% | (CLEL_R_X53Y374,CLEL_R_X68Y413) | wrapper(100%) |            0% |       3.67109 | 68%          | 0%         |  19% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                5 |           0.346% | (CLEM_X57Y369,CLEL_R_X72Y408)   | wrapper(100%) |            0% |       3.85838 | 71%          | 0%         |  18% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |      Congestion Window      |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                0 |        94% | (CLEM_X71Y397,CLEM_X71Y397) | wrapper(100%) |            0% |          5.75 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                0 |        87% | (CLEM_X71Y395,CLEM_X71Y395) | wrapper(100%) |            0% |         5.125 | 87%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                0 |        85% | (CLEM_X70Y393,CLEM_X70Y393) | wrapper(100%) |            0% |         5.875 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                0 |        89% | (CLEM_X59Y408,CLEM_X59Y408) | wrapper(100%) |            0% |           4.5 | 100%         | 0%         |  62% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                0 |        86% | (CLEM_X60Y406,CLEM_X60Y406) | wrapper(100%) |            0% |         5.375 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X63Y385 | 379             | 533          | 39%                  | wrapper(100%) | Y                   |
| CLEL_R_X67Y385 | 395             | 533          | 39%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y384 | 379             | 534          | 39%                  | wrapper(100%) | Y                   |
| CLEL_R_X67Y386 | 395             | 532          | 39%                  | wrapper(100%) | Y                   |
| CLEM_X64Y384   | 380             | 534          | 39%                  | wrapper(100%) | Y                   |
| CLEM_X57Y399   | 350             | 518          | 39%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y383 | 379             | 535          | 38%                  | wrapper(100%) | Y                   |
| CLEL_R_X66Y387 | 391             | 531          | 38%                  | wrapper(100%) | Y                   |
| CLEM_X64Y383   | 380             | 535          | 38%                  | wrapper(100%) | Y                   |
| CLEM_X67Y385   | 393             | 533          | 38%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X61Y403   | 368             | 514          | 43%                  | wrapper(100%) | Y                   |
| CLEM_X61Y404   | 368             | 513          | 43%                  | wrapper(100%) | Y                   |
| CLEL_R_X62Y404 | 374             | 513          | 42%                  | wrapper(100%) | Y                   |
| CLEL_R_X60Y404 | 365             | 513          | 40%                  | wrapper(100%) | Y                   |
| CLEL_R_X60Y403 | 365             | 514          | 40%                  | wrapper(100%) | Y                   |
| CLEM_X60Y403   | 363             | 514          | 40%                  | wrapper(100%) | Y                   |
| CLEM_X60Y405   | 363             | 512          | 39%                  | wrapper(100%) | Y                   |
| CLEL_R_X60Y405 | 365             | 512          | 39%                  | wrapper(100%) | Y                   |
| CLEL_R_X60Y402 | 365             | 515          | 39%                  | wrapper(100%) | Y                   |
| CLEM_X60Y402   | 363             | 515          | 39%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


