Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 87ca7264ad194d158327949c0c76c2b5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CRTcontroller2022fall_tb_behav xil_defaultlib.CRTcontroller2022fall_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 10 for port 'BeginCount' [C:/SeniorFallQuarter/AdvVerilog/VerilogPongGame/PongGame2022fallphase2_LJB_ICW/PongGame2022fallphase2_LJB_ICW.srcs/sources_1/imports/Term Project SourceFiles Folder/CRTClock2022Template.v:23]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FallingEdgePositiveOneShot
Compiling module xil_defaultlib.UniversalCounter2022fall
Compiling module xil_defaultlib.hsyncModule2022fall
Compiling module xil_defaultlib.vsyncModule2022fallTemplate
Compiling module xil_defaultlib.CRTClock2022fallTemplate
Compiling module xil_defaultlib.CRTcontroller2022fall
Compiling module xil_defaultlib.CRTcontroller2022fall_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CRTcontroller2022fall_tb_behav
