#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Apr 25 10:59:52 2021
# Process ID: 7740
# Current directory: d:/xilinx_fpga/ku040/sfp_ibert/ibert_sfp_10g/ibert_sfp_10g_ex
# Command line: vivado.exe -notrace -source d:/xilinx_fpga/ku040/sfp_ibert/project_1/project_1.srcs/sources_1/ip/ibert_sfp_10g/ibert_sfp_10g_ex.tcl
# Log file: d:/xilinx_fpga/ku040/sfp_ibert/ibert_sfp_10g/ibert_sfp_10g_ex/vivado.log
# Journal file: d:/xilinx_fpga/ku040/sfp_ibert/ibert_sfp_10g/ibert_sfp_10g_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source d:/xilinx_fpga/ku040/sfp_ibert/project_1/project_1.srcs/sources_1/ip/ibert_sfp_10g/ibert_sfp_10g_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example synthesis miscellaneous files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Sourcing example extension scripts ...
INFO: [open_example_project] Rebuilding all the top level IPs ...
WARNING: [Vivado 12-4154] User modified property 'UserDisabled' (with value '1') was detected on 'd:/xilinx_fpga/ku040/sfp_ibert/ibert_sfp_10g/ibert_sfp_10g_ex/ibert_sfp_10g_ex.srcs/sources_1/ip/ibert_sfp_10g/data/mb_bootloop_le.elf'.
WARNING: [Vivado 12-4154] User modified property 'UserDisabled' (with value '1') was detected on 'd:/xilinx_fpga/ku040/sfp_ibert/ibert_sfp_10g/ibert_sfp_10g_ex/ibert_sfp_10g_ex.srcs/sources_1/ip/ibert_sfp_10g/data/mb_bootloop_le.elf'.
WARNING: [Vivado 12-4152] One or more user modified properties were detected. The reset_target command can be used to reset the targets data which will also reset all target properties.
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/xilinx_fpga/ku040/sfp_ibert/ibert_sfp_10g/ibert_sfp_10g_ex/ibert_sfp_10g_ex.ip_user_files/sim_scripts/ibert_sfp_10g/xsim/ibert_sfp_10g.sh'
INFO: [SIM-utils-43] Exported 'D:/xilinx_fpga/ku040/sfp_ibert/ibert_sfp_10g/ibert_sfp_10g_ex/ibert_sfp_10g_ex.ip_user_files/sim_scripts/ibert_sfp_10g/xsim/quad_pblock.tcl'
WARNING: [Memdata 28-176] There are no bmm files or elf files. Therefore Vivado could not produce any .mem files. Check the design for the existence of processors and associated elf files.
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/xilinx_fpga/ku040/sfp_ibert/ibert_sfp_10g/ibert_sfp_10g_ex/ibert_sfp_10g_ex.ip_user_files/sim_scripts/ibert_sfp_10g/modelsim/ibert_sfp_10g.sh'
INFO: [SIM-utils-43] Exported 'D:/xilinx_fpga/ku040/sfp_ibert/ibert_sfp_10g/ibert_sfp_10g_ex/ibert_sfp_10g_ex.ip_user_files/sim_scripts/ibert_sfp_10g/modelsim/quad_pblock.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/xilinx_fpga/ku040/sfp_ibert/ibert_sfp_10g/ibert_sfp_10g_ex/ibert_sfp_10g_ex.ip_user_files/sim_scripts/ibert_sfp_10g/questa/ibert_sfp_10g.sh'
INFO: [SIM-utils-43] Exported 'D:/xilinx_fpga/ku040/sfp_ibert/ibert_sfp_10g/ibert_sfp_10g_ex/ibert_sfp_10g_ex.ip_user_files/sim_scripts/ibert_sfp_10g/questa/quad_pblock.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/xilinx_fpga/ku040/sfp_ibert/ibert_sfp_10g/ibert_sfp_10g_ex/ibert_sfp_10g_ex.ip_user_files/sim_scripts/ibert_sfp_10g/ies/ibert_sfp_10g.sh'
INFO: [SIM-utils-43] Exported 'D:/xilinx_fpga/ku040/sfp_ibert/ibert_sfp_10g/ibert_sfp_10g_ex/ibert_sfp_10g_ex.ip_user_files/sim_scripts/ibert_sfp_10g/ies/quad_pblock.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/xilinx_fpga/ku040/sfp_ibert/ibert_sfp_10g/ibert_sfp_10g_ex/ibert_sfp_10g_ex.ip_user_files/sim_scripts/ibert_sfp_10g/vcs/ibert_sfp_10g.sh'
INFO: [SIM-utils-43] Exported 'D:/xilinx_fpga/ku040/sfp_ibert/ibert_sfp_10g/ibert_sfp_10g_ex/ibert_sfp_10g_ex.ip_user_files/sim_scripts/ibert_sfp_10g/vcs/quad_pblock.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/xilinx_fpga/ku040/sfp_ibert/ibert_sfp_10g/ibert_sfp_10g_ex/ibert_sfp_10g_ex.ip_user_files/sim_scripts/ibert_sfp_10g/riviera/ibert_sfp_10g.sh'
INFO: [SIM-utils-43] Exported 'D:/xilinx_fpga/ku040/sfp_ibert/ibert_sfp_10g/ibert_sfp_10g_ex/ibert_sfp_10g_ex.ip_user_files/sim_scripts/ibert_sfp_10g/riviera/quad_pblock.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/xilinx_fpga/ku040/sfp_ibert/ibert_sfp_10g/ibert_sfp_10g_ex/ibert_sfp_10g_ex.ip_user_files/sim_scripts/ibert_sfp_10g/activehdl/ibert_sfp_10g.sh'
INFO: [SIM-utils-43] Exported 'D:/xilinx_fpga/ku040/sfp_ibert/ibert_sfp_10g/ibert_sfp_10g_ex/ibert_sfp_10g_ex.ip_user_files/sim_scripts/ibert_sfp_10g/activehdl/quad_pblock.tcl'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-i
file mkdir d:/xilinx_fpga/ku040/sfp_ibert/ibert_sfp_10g/ibert_sfp_10g_ex/ibert_sfp_10g_ex.srcs/constrs_1
file mkdir d:/xilinx_fpga/ku040/sfp_ibert/ibert_sfp_10g/ibert_sfp_10g_ex/ibert_sfp_10g_ex.srcs/constrs_1/new
close [ open d:/xilinx_fpga/ku040/sfp_ibert/ibert_sfp_10g/ibert_sfp_10g_ex/ibert_sfp_10g_ex.srcs/constrs_1/new/sfp.xdc w ]
add_files -fileset constrs_1 d:/xilinx_fpga/ku040/sfp_ibert/ibert_sfp_10g/ibert_sfp_10g_ex/ibert_sfp_10g_ex.srcs/constrs_1/new/sfp.xdc
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/xilinx_fpga/ku040/sfp_ibert/ibert_sfp_10g/ibert_sfp_10g_ex/ibert_sfp_10g_ex.srcs/sources_1/ip/ibert_sfp_10g/ibert_sfp_10g.xci' is already up-to-date
[Sun Apr 25 11:06:47 2021] Launched synth_1...
Run output will be captured here: d:/xilinx_fpga/ku040/sfp_ibert/ibert_sfp_10g/ibert_sfp_10g_ex/ibert_sfp_10g_ex.runs/synth_1/runme.log
[Sun Apr 25 11:06:47 2021] Launched impl_1...
Run output will be captured here: d:/xilinx_fpga/ku040/sfp_ibert/ibert_sfp_10g/ibert_sfp_10g_ex/ibert_sfp_10g_ex.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {d:/xilinx_fpga/ku040/sfp_ibert/ibert_sfp_10g/ibert_sfp_10g_ex/ibert_sfp_10g_ex.runs/impl_1/example_ibert_sfp_10g.bit} [get_hw_devices xcku040_0]
set_property PROBES.FILE {d:/xilinx_fpga/ku040/sfp_ibert/ibert_sfp_10g/ibert_sfp_10g_ex/ibert_sfp_10g_ex.runs/impl_1/example_ibert_sfp_10g.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {d:/xilinx_fpga/ku040/sfp_ibert/ibert_sfp_10g/ibert_sfp_10g_ex/ibert_sfp_10g_ex.runs/impl_1/example_ibert_sfp_10g.ltx} [get_hw_devices xcku040_0]
current_hw_device [get_hw_devices xcku040_0]
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xcku040_0 and the probes file(s) d:/xilinx_fpga/ku040/sfp_ibert/ibert_sfp_10g/ibert_sfp_10g_ex/ibert_sfp_10g_ex.runs/impl_1/example_ibert_sfp_10g.ltx.
The device design has 1 ILA core(s) and 0 VIO core(s). The probes file(s) have 0 ILA core(s) and 0 VIO core(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
set_property PROBES.FILE {d:/xilinx_fpga/ku040/sfp_ibert/ibert_sfp_10g/ibert_sfp_10g_ex/ibert_sfp_10g_ex.runs/impl_1/example_ibert_sfp_10g.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {d:/xilinx_fpga/ku040/sfp_ibert/ibert_sfp_10g/ibert_sfp_10g_ex/ibert_sfp_10g_ex.runs/impl_1/example_ibert_sfp_10g.ltx} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {d:/xilinx_fpga/ku040/sfp_ibert/ibert_sfp_10g/ibert_sfp_10g_ex/ibert_sfp_10g_ex.runs/impl_1/example_ibert_sfp_10g.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2018.141 ; gain = 5.625
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).
detect_hw_sio_links
INFO: [Labtools 27-2267] Found 2 links.
set_property TX_PATTERN {PRBS 31-bit} [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
set_property LOGIC.MGT_ERRCNT_RESET_CTRL 1 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
set_property LOGIC.MGT_ERRCNT_RESET_CTRL 0 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
set_property LOGIC.MGT_ERRCNT_RESET_CTRL 1 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
set_property LOGIC.MGT_ERRCNT_RESET_CTRL 0 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
set_property LOGIC.MGT_ERRCNT_RESET_CTRL 1 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
set_property LOGIC.MGT_ERRCNT_RESET_CTRL 0 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
set_property RX_PATTERN {PRBS 31-bit} [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
set_property LOGIC.MGT_ERRCNT_RESET_CTRL 1 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
set_property LOGIC.MGT_ERRCNT_RESET_CTRL 0 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
set_property LOGIC.MGT_ERRCNT_RESET_CTRL 1 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
set_property LOGIC.MGT_ERRCNT_RESET_CTRL 0 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
set xil_newScan [create_hw_sio_scan -description {Scan 0} 2d_full_eye  [lindex [get_hw_sio_links localhost:3121/xilinx_tcf/Digilent/210512180081/0_1_0_0/IBERT/Quad_224/MGT_X0Y3/TX->localhost:3121/xilinx_tcf/Digilent/210512180081/0_1_0_0/IBERT/Quad_224/MGT_X0Y2/RX] 0 ]]
run_hw_sio_scan [get_hw_sio_scans $xil_newScan]
set xil_newScan [create_hw_sio_scan -description {Scan 1} 2d_full_eye  [lindex [get_hw_sio_links localhost:3121/xilinx_tcf/Digilent/210512180081/0_1_0_0/IBERT/Quad_224/MGT_X0Y2/TX->localhost:3121/xilinx_tcf/Digilent/210512180081/0_1_0_0/IBERT/Quad_224/MGT_X0Y3/RX] 0 ]]
run_hw_sio_scan [get_hw_sio_scans $xil_newScan]
startgroup
remove_hw_sio_linkgroup [get_hw_sio_linkgroups {LINKGROUP_0}]
remove_hw_sio_link [get_hw_sio_links {localhost:3121/xilinx_tcf/Digilent/210512180081/0_1_0_0/IBERT/Quad_224/MGT_X0Y3/TX->localhost:3121/xilinx_tcf/Digilent/210512180081/0_1_0_0/IBERT/Quad_224/MGT_X0Y2/RX localhost:3121/xilinx_tcf/Digilent/210512180081/0_1_0_0/IBERT/Quad_224/MGT_X0Y2/TX->localhost:3121/xilinx_tcf/Digilent/210512180081/0_1_0_0/IBERT/Quad_224/MGT_X0Y3/RX}]
set_property PROBES.FILE {d:/xilinx_fpga/ku040/sfp_ibert/ibert_sfp_10g/ibert_sfp_10g_ex/ibert_sfp_10g_ex.runs/impl_1/example_ibert_sfp_10g.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {d:/xilinx_fpga/ku040/sfp_ibert/ibert_sfp_10g/ibert_sfp_10g_ex/ibert_sfp_10g_ex.runs/impl_1/example_ibert_sfp_10g.ltx} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {d:/xilinx_fpga/ku040/sfp_ibert/ibert_sfp_10g/ibert_sfp_10g_ex/ibert_sfp_10g_ex.runs/impl_1/example_ibert_sfp_10g.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2152.285 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).
detect_hw_sio_links
INFO: [Labtools 27-2267] Found 2 links.
set_property TX_PATTERN {PRBS 31-bit} [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
set_property RX_PATTERN {PRBS 31-bit} [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
set_property LOGIC.MGT_ERRCNT_RESET_CTRL 1 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
set_property LOGIC.MGT_ERRCNT_RESET_CTRL 0 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
set xil_newScan [create_hw_sio_scan -description {Scan 2} 2d_full_eye  [lindex [get_hw_sio_links localhost:3121/xilinx_tcf/Digilent/210512180081/0_1_0_0/IBERT/Quad_224/MGT_X0Y1/TX->localhost:3121/xilinx_tcf/Digilent/210512180081/0_1_0_0/IBERT/Quad_224/MGT_X0Y0/RX] 0 ]]
run_hw_sio_scan [get_hw_sio_scans $xil_newScan]
set xil_newScan [create_hw_sio_scan -description {Scan 3} 2d_full_eye  [lindex [get_hw_sio_links localhost:3121/xilinx_tcf/Digilent/210512180081/0_1_0_0/IBERT/Quad_224/MGT_X0Y0/TX->localhost:3121/xilinx_tcf/Digilent/210512180081/0_1_0_0/IBERT/Quad_224/MGT_X0Y1/RX] 0 ]]
run_hw_sio_scan [get_hw_sio_scans $xil_newScan]
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 25 11:45:22 2021...
