Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jul 30 20:41:46 2020
| Host         : DESKTOP-TSK87CH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga2_control_sets_placed.rpt
| Design       : vga2
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|     10 |            2 |
|     11 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              14 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+-------------------+-------------------+------------------+----------------+
|      Clock Signal     |   Enable Signal   |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------------+-------------------+-------------------+------------------+----------------+
|  clk_IBUF_BUFG        |                   |                   |                1 |              2 |
|  vga_clk_reg_n_0_BUFG |                   | vcount_reg__0[9]  |                4 |              4 |
|  vga_clk_reg_n_0_BUFG |                   | hcount[9]_i_1_n_0 |                3 |             10 |
|  vga_clk_reg_n_0_BUFG | hcount[9]_i_1_n_0 | vcount            |                5 |             10 |
|  vga_clk_reg_n_0_BUFG |                   |                   |                7 |             11 |
+-----------------------+-------------------+-------------------+------------------+----------------+


