================================================================
== Design Size Report
================================================================

* Total Instructions per Compilation Phase
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Phase         | Step                        | Instructions | Description                                                                            |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Compile/Link  |                             |     724      | After all functions are compiled and linked into a single design                       |
|               |                             |              |                                                                                        |
| Unroll/Inline |                             |              | After user unroll and inline pragmas are applied                                       |
|               | (1) unroll                  |   5,810      | user unroll pragmas are applied                                                        |
|               | (2) simplification          |   5,760      | simplification of applied user unroll pragmas                                          |
|               | (3) inline                  |   5,681      | user inline pragmas are applied                                                        |
|               | (4) simplification          |   5,669      | simplification of applied user inline pragmas                                          |
|               |                             |              |                                                                                        |
| Array/Struct  |                             |              | After user array partition and struct aggregate/disaggregate pragmas are applied       |
|               | (1) array partition         | 334,027 *    | user array partition pragmas are applied                                               |
|               | (2) simplification          |  14,827      | simplification of applied user array partition & struct aggregate/disaggregate pragmas |
|               | (3) aggregate/disaggregate  |  15,775      | user struct aggregate/disaggregate pragmas are applied                                 |
|               | (4) array reshape           |  16,267      | apply array reshape pragmas                                                            |
|               | (5) access patterns         |  20,143      | array access pattern optmizations                                                      |
|               |                             |              |                                                                                        |
| Performance   |                             |              | After transformations are applied to meet performance pragma targets                   |
|               | (1) loop simplification     |  19,347      | loop and instruction simplification                                                    |
|               | (2) parallelization         |  35,877      | loops are unrolled or pipelined to meet performance targets                            |
|               | (3) array partition         | 178,141 *    | arrays are partitioned to meet performance targets                                     |
|               | (4) simplification          |  62,917      | simplification of design after performance transformations                             |
|               |                             |              |                                                                                        |
| HW Transforms |                             |              | After hardware transfomations                                                          |
|               | (1) lowering                |  62,986      | initial conversion to HW specific instructions                                         |
|               | (2) optimizations           |  62,347      | high level synthesis optimizations                                                     |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
    * - Exceeded design size warning message threshold

* Instructions per Function for each Compilation Phase
+--------------+---------------+--------------+---------------+--------------+-------------+---------------+
| Function     | Location      | Compile/Link | Unroll/Inline | Array/Struct | Performance | HW Transforms |
+--------------+---------------+--------------+---------------+--------------+-------------+---------------+
| + kernel_nlp | output.cpp:80 | 724          | 5,669         | 20,143       | 62,917      | 62,347        |
|    stageA    | output.cpp:24 |  38          | 2,409         | 2,010        | 2,045       | 2,049         |
|    stageB    | output.cpp:52 |  38          | 2,409         | 2,010        | 8,045       | 8,049         |
+--------------+---------------+--------------+---------------+--------------+-------------+---------------+

* Design Size Message Settings
+---------------------------------------------+--------+------------------------------------------------------------------+
| Message Setting                             | Value  | Description                                                      |
+---------------------------------------------+--------+------------------------------------------------------------------+
| config_compile -design_size_maximum_warning | 100000 | Show a warning when total design instructions exceeds this value |
+---------------------------------------------+--------+------------------------------------------------------------------+


