Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: TopMultiplexer.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TopMultiplexer.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TopMultiplexer"
Output Format                      : NGC
Target Device                      : xc6slx9-2-csg324

---- Source Options
Top Module Name                    : TopMultiplexer
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "H:\6th semester Data\By Hammad\DSD-Lab\Lab 08\Task 01\Task01\Task01.v" into library work
Parsing module <Clock_Divider>.
Parsing module <counter18bit>.
Parsing module <BCD>.
Parsing module <BCD7_seg>.
Parsing module <Task01>.
Parsing module <mux4x1>.
Parsing module <decoder2x4>.
Parsing module <TopMultiplexer>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <TopMultiplexer>.

Elaborating module <counter18bit>.

Elaborating module <Clock_Divider>.

Elaborating module <Task01>.

Elaborating module <BCD>.
WARNING:HDLCompiler:413 - "H:\6th semester Data\By Hammad\DSD-Lab\Lab 08\Task 01\Task01\Task01.v" Line 41: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "H:\6th semester Data\By Hammad\DSD-Lab\Lab 08\Task 01\Task01\Task01.v" Line 125: Assignment to BCDu ignored, since the identifier is never used

Elaborating module <BCD7_seg>.
WARNING:HDLCompiler:189 - "H:\6th semester Data\By Hammad\DSD-Lab\Lab 08\Task 01\Task01\Task01.v" Line 126: Size mismatch in connection of port <OUT>. Formal port size is 8-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:1127 - "H:\6th semester Data\By Hammad\DSD-Lab\Lab 08\Task 01\Task01\Task01.v" Line 126: Assignment to BCDu ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "H:\6th semester Data\By Hammad\DSD-Lab\Lab 08\Task 01\Task01\Task01.v" Line 127: Size mismatch in connection of port <OUT>. Formal port size is 8-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:1127 - "H:\6th semester Data\By Hammad\DSD-Lab\Lab 08\Task 01\Task01\Task01.v" Line 127: Assignment to BCDt ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "H:\6th semester Data\By Hammad\DSD-Lab\Lab 08\Task 01\Task01\Task01.v" Line 128: Size mismatch in connection of port <OUT>. Formal port size is 8-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:1127 - "H:\6th semester Data\By Hammad\DSD-Lab\Lab 08\Task 01\Task01\Task01.v" Line 128: Assignment to BCDh ignored, since the identifier is never used

Elaborating module <mux4x1>.

Elaborating module <decoder2x4>.
WARNING:HDLCompiler:634 - "H:\6th semester Data\By Hammad\DSD-Lab\Lab 08\Task 01\Task01\Task01.v" Line 120: Net <bcd1[7]> does not have a driver.
WARNING:Xst:2972 - "H:\6th semester Data\By Hammad\DSD-Lab\Lab 08\Task 01\Task01\Task01.v" line 123. All outputs of instance <c1> of block <Clock_Divider> are unconnected in block <TopMultiplexer>. Underlying logic will be removed.
WARNING:Xst:2972 - "H:\6th semester Data\By Hammad\DSD-Lab\Lab 08\Task 01\Task01\Task01.v" line 125. All outputs of instance <t1> of block <Task01> are unconnected in block <TopMultiplexer>. Underlying logic will be removed.
WARNING:Xst:2972 - "H:\6th semester Data\By Hammad\DSD-Lab\Lab 08\Task 01\Task01\Task01.v" line 126. All outputs of instance <b1> of block <BCD7_seg> are unconnected in block <TopMultiplexer>. Underlying logic will be removed.
WARNING:Xst:2972 - "H:\6th semester Data\By Hammad\DSD-Lab\Lab 08\Task 01\Task01\Task01.v" line 127. All outputs of instance <b2> of block <BCD7_seg> are unconnected in block <TopMultiplexer>. Underlying logic will be removed.
WARNING:Xst:2972 - "H:\6th semester Data\By Hammad\DSD-Lab\Lab 08\Task 01\Task01\Task01.v" line 128. All outputs of instance <b3> of block <BCD7_seg> are unconnected in block <TopMultiplexer>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TopMultiplexer>.
    Related source file is "H:\6th semester Data\By Hammad\DSD-Lab\Lab 08\Task 01\Task01\Task01.v".
INFO:Xst:3210 - "H:\6th semester Data\By Hammad\DSD-Lab\Lab 08\Task 01\Task01\Task01.v" line 125: Output port <BCDu> of the instance <t1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\6th semester Data\By Hammad\DSD-Lab\Lab 08\Task 01\Task01\Task01.v" line 125: Output port <BCDt> of the instance <t1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\6th semester Data\By Hammad\DSD-Lab\Lab 08\Task 01\Task01\Task01.v" line 125: Output port <BCDh> of the instance <t1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\6th semester Data\By Hammad\DSD-Lab\Lab 08\Task 01\Task01\Task01.v" line 126: Output port <OUT> of the instance <b1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\6th semester Data\By Hammad\DSD-Lab\Lab 08\Task 01\Task01\Task01.v" line 127: Output port <OUT> of the instance <b2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\6th semester Data\By Hammad\DSD-Lab\Lab 08\Task 01\Task01\Task01.v" line 128: Output port <OUT> of the instance <b3> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <bcd1> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <bcd2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <bcd3> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <TopMultiplexer> synthesized.

Synthesizing Unit <counter18bit>.
    Related source file is "H:\6th semester Data\By Hammad\DSD-Lab\Lab 08\Task 01\Task01\Task01.v".
    Found 18-bit register for signal <counter_out>.
    Found 18-bit adder for signal <counter_out[17]_GND_2_o_add_2_OUT> created at line 28.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
Unit <counter18bit> synthesized.

Synthesizing Unit <BCD>.
    Related source file is "H:\6th semester Data\By Hammad\DSD-Lab\Lab 08\Task 01\Task01\Task01.v".
    Found 1-bit register for signal <COUNT<3>>.
    Found 1-bit register for signal <COUNT<2>>.
    Found 1-bit register for signal <COUNT<1>>.
    Found 1-bit register for signal <COUNT<0>>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <BCD> synthesized.

Synthesizing Unit <mux4x1>.
    Related source file is "H:\6th semester Data\By Hammad\DSD-Lab\Lab 08\Task 01\Task01\Task01.v".
    Found 4x8-bit Read Only RAM for signal <out_mux>
    Summary:
	inferred   1 RAM(s).
Unit <mux4x1> synthesized.

Synthesizing Unit <decoder2x4>.
    Related source file is "H:\6th semester Data\By Hammad\DSD-Lab\Lab 08\Task 01\Task01\Task01.v".
    Found 4x4-bit Read Only RAM for signal <out_dec>
    Summary:
	inferred   1 RAM(s).
Unit <decoder2x4> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4x4-bit single-port Read Only RAM                     : 1
 4x8-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 1
 18-bit adder                                          : 1
# Registers                                            : 1
 18-bit register                                       : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <counter18bit>.
The following registers are absorbed into counter <counter_out>: 1 register on signal <counter_out>.
Unit <counter18bit> synthesized (advanced).

Synthesizing (advanced) Unit <decoder2x4>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_out_dec> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <counter>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <out_dec>       |          |
    -----------------------------------------------------------------------
Unit <decoder2x4> synthesized (advanced).

Synthesizing (advanced) Unit <mux4x1>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_out_mux> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <counter_out>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <out_mux>       |          |
    -----------------------------------------------------------------------
Unit <mux4x1> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4x4-bit single-port distributed Read Only RAM         : 1
 4x8-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 1
 18-bit up counter                                     : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <TopMultiplexer> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TopMultiplexer, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 18
 Flip-Flops                                            : 18

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TopMultiplexer.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 80
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 17
#      LUT2                        : 4
#      LUT5                        : 18
#      LUT6                        : 3
#      MUXCY                       : 17
#      VCC                         : 1
#      XORCY                       : 18
# FlipFlops/Latches                : 18
#      FD                          : 18
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 1
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:              18  out of  11440     0%  
 Number of Slice LUTs:                   43  out of   5720     0%  
    Number used as Logic:                43  out of   5720     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     43
   Number with an unused Flip Flop:      25  out of     43    58%  
   Number with an unused LUT:             0  out of     43     0%  
   Number of fully used LUT-FF pairs:    18  out of     43    41%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    200     7%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 18    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.738ns (Maximum Frequency: 267.523MHz)
   Minimum input arrival time before clock: 3.167ns
   Maximum output required time after clock: 5.614ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 3.738ns (frequency: 267.523MHz)
  Total number of paths / destination ports: 495 / 18
-------------------------------------------------------------------------
Delay:               3.738ns (Levels of Logic = 20)
  Source:            CNT/counter_out_0 (FF)
  Destination:       CNT/counter_out_17 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: CNT/counter_out_0 to CNT/counter_out_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  CNT/counter_out_0 (CNT/counter_out_0)
     INV:I->O              1   0.255   0.000  CNT/Mcount_counter_out_lut<0>_INV_0 (CNT/Mcount_counter_out_lut<0>)
     MUXCY:S->O            1   0.215   0.000  CNT/Mcount_counter_out_cy<0> (CNT/Mcount_counter_out_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  CNT/Mcount_counter_out_cy<1> (CNT/Mcount_counter_out_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  CNT/Mcount_counter_out_cy<2> (CNT/Mcount_counter_out_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  CNT/Mcount_counter_out_cy<3> (CNT/Mcount_counter_out_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  CNT/Mcount_counter_out_cy<4> (CNT/Mcount_counter_out_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  CNT/Mcount_counter_out_cy<5> (CNT/Mcount_counter_out_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  CNT/Mcount_counter_out_cy<6> (CNT/Mcount_counter_out_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  CNT/Mcount_counter_out_cy<7> (CNT/Mcount_counter_out_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  CNT/Mcount_counter_out_cy<8> (CNT/Mcount_counter_out_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  CNT/Mcount_counter_out_cy<9> (CNT/Mcount_counter_out_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  CNT/Mcount_counter_out_cy<10> (CNT/Mcount_counter_out_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  CNT/Mcount_counter_out_cy<11> (CNT/Mcount_counter_out_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  CNT/Mcount_counter_out_cy<12> (CNT/Mcount_counter_out_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  CNT/Mcount_counter_out_cy<13> (CNT/Mcount_counter_out_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  CNT/Mcount_counter_out_cy<14> (CNT/Mcount_counter_out_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  CNT/Mcount_counter_out_cy<15> (CNT/Mcount_counter_out_cy<15>)
     MUXCY:CI->O           0   0.023   0.000  CNT/Mcount_counter_out_cy<16> (CNT/Mcount_counter_out_cy<16>)
     XORCY:CI->O           1   0.206   1.112  CNT/Mcount_counter_out_xor<17> (Result<17>)
     LUT5:I0->O            1   0.254   0.000  CNT/counter_out_17_rstpot (CNT/counter_out_17_rstpot)
     FD:D                      0.074          CNT/counter_out_17
    ----------------------------------------
    Total                      3.738ns (1.901ns logic, 1.837ns route)
                                       (50.9% logic, 49.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              3.167ns (Levels of Logic = 2)
  Source:            CLR (PAD)
  Destination:       CNT/counter_out_0 (FF)
  Destination Clock: CLK rising

  Data Path: CLR to CNT/counter_out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.328   1.511  CLR_IBUF (CLR_IBUF)
     LUT5:I1->O            1   0.254   0.000  CNT/counter_out_0_rstpot (CNT/counter_out_0_rstpot)
     FD:D                      0.074          CNT/counter_out_0
    ----------------------------------------
    Total                      3.167ns (1.656ns logic, 1.511ns route)
                                       (52.3% logic, 47.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 22 / 11
-------------------------------------------------------------------------
Offset:              5.614ns (Levels of Logic = 2)
  Source:            CNT/counter_out_16 (FF)
  Destination:       out_mux<7> (PAD)
  Source Clock:      CLK rising

  Data Path: CNT/counter_out_16 to out_mux<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.525   0.984  CNT/counter_out_16 (CNT/counter_out_16)
     LUT2:I0->O            8   0.250   0.943  out_mux<1>1 (out_mux_1_OBUF)
     OBUF:I->O                 2.912          out_mux_7_OBUF (out_mux<7>)
    ----------------------------------------
    Total                      5.614ns (3.687ns logic, 1.927ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.738|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 2.92 secs
 
--> 

Total memory usage is 4487524 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   17 (   0 filtered)
Number of infos    :    8 (   0 filtered)

