[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   9812       tick       2808975       1295073       1245408       2808975 
      2   9812       tick       4307903       2101545       2077702       4307903 
      3   9812       tick       4301346       2098588       2081349       4301346 
      4   9812       tick       4285554       2091451       2072491       4285554 
      5   9812       tick       4304080       2099511       2079943       4304080 
      6   9812       tick       4301133       2098095       2082907       4301133 
      7   9812       tick       4301110       2098980       2083580       4301110 
      8   9812       tick       4302787       2099265       2080797       4302787 
      9   9812       tick       4305426       2101001       2081536       4305426 
     10   9812       tick       4308567       2101360       2083022       4308567 
     11   9812       tick       4310651       2103025       2080940       4310651 
     12   9812       tick       4306462       2100122       2078696       4306462 
     13   9812       tick       4301307       2098083       2081601       4301307 
     14   9812       tick       4299908       2097927       2081619       4299908 
     15   9812       tick       4301305       2098704       2079464       4301305 
     16   9812       tick       4299551       2098727       2082990       4299551 
     17   9812       tick       4298468       2097598       2081422       4298468 
     18   9812       tick       4302286       2098996       2083257       4302286 
     19   9812       tick       4301303       2098071       2082706       4301303 
     20   9812       exit       1748869        853249        845051       1748869 
