// Seed: 1920186303
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    input supply0 id_2
    , id_7,
    input wire id_3,
    input tri1 id_4,
    output wand id_5
);
  uwire id_8 = 1;
  module_2();
endmodule
module module_1 (
    input  tri   id_0,
    input  tri   id_1,
    output tri0  id_2,
    input  uwire id_3,
    input  tri1  id_4
);
  id_6(
      1'b0, 1
  );
  nor (id_2, id_1, id_0, id_6, id_4);
  module_0(
      id_3, id_2, id_0, id_1, id_0, id_2
  );
endmodule
module module_2 ();
  wire id_1;
  wire id_2;
  wire id_3;
endmodule
