{"vcs1":{"timestamp_begin":1682299657.556623584, "rt":1.26, "ut":0.25, "st":0.12}}
{"vcselab":{"timestamp_begin":1682299658.890298048, "rt":0.45, "ut":0.24, "st":0.12}}
{"link":{"timestamp_begin":1682299659.398372937, "rt":0.26, "ut":0.09, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682299657.222124451}
{"VCS_COMP_START_TIME": 1682299657.222124451}
{"VCS_COMP_END_TIME": 1682299659.727677643}
{"VCS_USER_OPTIONS": "-sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 338336}}
{"stitch_vcselab": {"peak_mem": 238980}}
