# Mealy Machine in VHDL

This project implements a Mealy-type finite state machine using VHDL.

## Features
- 5 states: st0 to st4
- Mealy output based on current state and input
- Synchronous design with reset

## Tools Used
- VHDL
- Simulated with GHDL / ModelSim
- GTKWave for waveform visualization

## Files
- `mealy.vhd`: FSM implementation
- `waveForms.png`: Simulation screenshot
- `stateDiagram.png`: Simulation state diagram screenshot
