Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Nov 15 03:53:02 2022
| Host         : LAPTOP-F415E9JE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vc709_top_timing_summary_routed.rpt -pb vc709_top_timing_summary_routed.pb -rpx vc709_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vc709_top
| Device       : 7vx690t-ffg1761
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                             Violations  
---------  --------  ------------------------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay                           16          
XDCC-7     Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.493        0.000                      0                 2030        0.086        0.000                      0                 2030       -0.876       -1.751                       2                  1068  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 3.125}        6.250           160.000         
  clk_out1_clk_wiz_0_1  {0.000 3.125}        6.250           160.000         
  clk_out2_clk_wiz_0_1  {0.000 0.781}        1.563           640.000         
  clkfbout_clk_wiz_0_1  {0.000 3.125}        6.250           160.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       1.625        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.493        0.000                      0                 2030        0.086        0.000                      0                 2030        2.725        0.000                       0                  1056  
  clk_out2_clk_wiz_0_1                                                                                                                                                   -0.876       -1.751                       2                     8  
  clkfbout_clk_wiz_0_1                                                                                                                                                    4.842        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         6.250       5.179      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       6.250       93.750     MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.493ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_m/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/mdataouta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 0.468ns (8.732%)  route 4.892ns (91.268%))
  Logic Levels:           0  
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.688ns = ( 4.562 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.089ns
    Clock Pessimism Removal (CPR):    -0.716ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=1054, routed)        1.503    -2.089    u_lane_original/xapp1017_serdes_1280.serdes_cmp/clk_out1
    ILOGIC_X0Y164        ISERDESE2                                    r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_m/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y164        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.468    -1.621 r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_m/Q5
                         net (fo=1, routed)           4.892     3.271    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/D[3]
    SLICE_X51Y269        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/mdataouta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=1054, routed)        1.187     4.562    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/clk_out1
    SLICE_X51Y269        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/mdataouta_reg[3]/C
                         clock pessimism             -0.716     3.845    
                         clock uncertainty           -0.060     3.785    
    SLICE_X51Y269        FDRE (Setup_fdre_C_D)       -0.022     3.763    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/mdataouta_reg[3]
  -------------------------------------------------------------------
                         required time                          3.763    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_m/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/mdataouta_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.286ns  (logic 0.468ns (8.853%)  route 4.818ns (91.147%))
  Logic Levels:           0  
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.685ns = ( 4.565 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.089ns
    Clock Pessimism Removal (CPR):    -0.716ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=1054, routed)        1.503    -2.089    u_lane_original/xapp1017_serdes_1280.serdes_cmp/clk_out1
    ILOGIC_X0Y164        ISERDESE2                                    r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_m/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y164        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.468    -1.621 r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_m/Q4
                         net (fo=1, routed)           4.818     3.197    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/D[4]
    SLICE_X51Y265        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/mdataouta_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=1054, routed)        1.190     4.565    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/clk_out1
    SLICE_X51Y265        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/mdataouta_reg[4]/C
                         clock pessimism             -0.716     3.848    
                         clock uncertainty           -0.060     3.788    
    SLICE_X51Y265        FDRE (Setup_fdre_C_D)       -0.022     3.766    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/mdataouta_reg[4]
  -------------------------------------------------------------------
                         required time                          3.766    
                         arrival time                          -3.197    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_s/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/sdataouta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.869ns  (logic 0.511ns (10.495%)  route 4.358ns (89.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 4.821 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.623ns
    Clock Pessimism Removal (CPR):    -0.643ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=1054, routed)        1.969    -1.623    u_lane_original/xapp1017_serdes_1280.serdes_cmp/clk_out1
    ILOGIC_X0Y499        ISERDESE2                                    r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_s/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y499        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.468    -1.155 f  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_s/Q5
                         net (fo=1, routed)           4.358     3.203    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/p_0_in[3]
    SLICE_X51Y379        LUT1 (Prop_lut1_I0_O)        0.043     3.246 r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/sdataouta[3]_i_1/O
                         net (fo=1, routed)           0.000     3.246    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/sdataout[3]
    SLICE_X51Y379        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/sdataouta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=1054, routed)        1.446     4.821    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/clk_out1
    SLICE_X51Y379        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/sdataouta_reg[3]/C
                         clock pessimism             -0.643     4.177    
                         clock uncertainty           -0.060     4.117    
    SLICE_X51Y379        FDRE (Setup_fdre_C_D)        0.033     4.150    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/sdataouta_reg[3]
  -------------------------------------------------------------------
                         required time                          4.150    
                         arrival time                          -3.246    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.987ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/pre_win_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_t_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.232ns  (logic 1.324ns (25.305%)  route 3.908ns (74.695%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 4.744 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.063ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=1054, routed)        1.529    -2.063    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/clk_out1
    SLICE_X45Y325        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/pre_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y325        FDRE (Prop_fdre_C_Q)         0.223    -1.840 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/pre_win_reg/Q
                         net (fo=7, routed)           0.562    -1.278    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/data66_t[65]_i_4
    SLICE_X44Y325        LUT3 (Prop_lut3_I1_O)        0.047    -1.231 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/data66_t[65]_i_16/O
                         net (fo=1, routed)           0.492    -0.739    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/data66_t_reg[65]_0
    SLICE_X43Y324        LUT5 (Prop_lut5_I4_O)        0.143    -0.596 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/data66_t[65]_i_4/O
                         net (fo=67, routed)          0.372    -0.224    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/blk_idx_offset[0]
    SLICE_X42Y324        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.390     0.166 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/data66_t_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.007     0.173    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/data66_t_reg[65]_i_6_n_0
    SLICE_X42Y325        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     0.338 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/data66_t_reg[65]_i_36/O[1]
                         net (fo=129, routed)         0.658     0.996    u_lane_original/gearbox32to66_cmp/u_aligner_n_5
    SLICE_X35Y331        LUT5 (Prop_lut5_I3_O)        0.134     1.130 r  u_lane_original/gearbox32to66_cmp/data66_t[65]_i_62/O
                         net (fo=1, routed)           0.471     1.601    u_lane_original/gearbox32to66_cmp/data66_t[65]_i_62_n_0
    SLICE_X35Y331        LUT6 (Prop_lut6_I0_O)        0.136     1.737 r  u_lane_original/gearbox32to66_cmp/data66_t[65]_i_15/O
                         net (fo=4, routed)           0.594     2.331    u_lane_original/gearbox32to66_cmp/data66_t[65]_i_15_n_0
    SLICE_X35Y326        LUT6 (Prop_lut6_I3_O)        0.043     2.374 r  u_lane_original/gearbox32to66_cmp/data66_t[57]_i_2/O
                         net (fo=4, routed)           0.752     3.126    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/data66_t_reg[57]
    SLICE_X36Y317        LUT6 (Prop_lut6_I1_O)        0.043     3.169 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/data66_t[57]_i_1/O
                         net (fo=1, routed)           0.000     3.169    u_lane_original/gearbox32to66_cmp/u_aligner_n_15
    SLICE_X36Y317        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=1054, routed)        1.369     4.744    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X36Y317        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[57]/C
                         clock pessimism             -0.593     4.150    
                         clock uncertainty           -0.060     4.090    
    SLICE_X36Y317        FDCE (Setup_fdce_C_D)        0.066     4.156    u_lane_original/gearbox32to66_cmp/data66_t_reg[57]
  -------------------------------------------------------------------
                         required time                          4.156    
                         arrival time                          -3.169    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             1.067ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/pre_win_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_t_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.121ns  (logic 1.222ns (23.861%)  route 3.899ns (76.139%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 4.745 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.063ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=1054, routed)        1.529    -2.063    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/clk_out1
    SLICE_X45Y325        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/pre_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y325        FDRE (Prop_fdre_C_Q)         0.223    -1.840 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/pre_win_reg/Q
                         net (fo=7, routed)           0.562    -1.278    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/data66_t[65]_i_4
    SLICE_X44Y325        LUT3 (Prop_lut3_I1_O)        0.047    -1.231 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/data66_t[65]_i_16/O
                         net (fo=1, routed)           0.492    -0.739    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/data66_t_reg[65]_0
    SLICE_X43Y324        LUT5 (Prop_lut5_I4_O)        0.143    -0.596 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/data66_t[65]_i_4/O
                         net (fo=67, routed)          0.372    -0.224    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/blk_idx_offset[0]
    SLICE_X42Y324        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.390     0.166 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/data66_t_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.007     0.173    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/data66_t_reg[65]_i_6_n_0
    SLICE_X42Y325        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     0.338 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/data66_t_reg[65]_i_36/O[1]
                         net (fo=129, routed)         0.621     0.960    u_lane_original/gearbox32to66_cmp/u_aligner_n_5
    SLICE_X36Y332        LUT5 (Prop_lut5_I3_O)        0.125     1.085 r  u_lane_original/gearbox32to66_cmp/data66_t[65]_i_41/O
                         net (fo=4, routed)           0.486     1.570    u_lane_original/gearbox32to66_cmp/data66_t[65]_i_41_n_0
    SLICE_X36Y332        LUT6 (Prop_lut6_I0_O)        0.043     1.613 r  u_lane_original/gearbox32to66_cmp/data66_t[23]_i_3/O
                         net (fo=4, routed)           0.619     2.233    u_lane_original/gearbox32to66_cmp/data66_t[23]_i_3_n_0
    SLICE_X38Y327        LUT6 (Prop_lut6_I0_O)        0.043     2.276 r  u_lane_original/gearbox32to66_cmp/data66_t[11]_i_2/O
                         net (fo=4, routed)           0.740     3.015    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/data66_t_reg[11]
    SLICE_X39Y316        LUT6 (Prop_lut6_I0_O)        0.043     3.058 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/data66_t[9]_i_1/O
                         net (fo=1, routed)           0.000     3.058    u_lane_original/gearbox32to66_cmp/u_aligner_n_63
    SLICE_X39Y316        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=1054, routed)        1.370     4.745    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X39Y316        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[9]/C
                         clock pessimism             -0.593     4.151    
                         clock uncertainty           -0.060     4.091    
    SLICE_X39Y316        FDCE (Setup_fdce_C_D)        0.034     4.125    u_lane_original/gearbox32to66_cmp/data66_t_reg[9]
  -------------------------------------------------------------------
                         required time                          4.125    
                         arrival time                          -3.058    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.077ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/pre_win_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_t_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.139ns  (logic 1.327ns (25.821%)  route 3.812ns (74.179%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 4.742 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.063ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=1054, routed)        1.529    -2.063    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/clk_out1
    SLICE_X45Y325        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/pre_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y325        FDRE (Prop_fdre_C_Q)         0.223    -1.840 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/pre_win_reg/Q
                         net (fo=7, routed)           0.562    -1.278    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/data66_t[65]_i_4
    SLICE_X44Y325        LUT3 (Prop_lut3_I1_O)        0.047    -1.231 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/data66_t[65]_i_16/O
                         net (fo=1, routed)           0.492    -0.739    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/data66_t_reg[65]_0
    SLICE_X43Y324        LUT5 (Prop_lut5_I4_O)        0.143    -0.596 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/data66_t[65]_i_4/O
                         net (fo=67, routed)          0.372    -0.224    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/blk_idx_offset[0]
    SLICE_X42Y324        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.390     0.166 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/data66_t_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.007     0.173    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/data66_t_reg[65]_i_6_n_0
    SLICE_X42Y325        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     0.338 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/data66_t_reg[65]_i_36/O[1]
                         net (fo=129, routed)         0.704     1.042    u_lane_original/gearbox32to66_cmp/u_aligner_n_5
    SLICE_X35Y330        LUT5 (Prop_lut5_I3_O)        0.136     1.178 r  u_lane_original/gearbox32to66_cmp/data66_t[65]_i_55/O
                         net (fo=3, routed)           0.419     1.597    u_lane_original/gearbox32to66_cmp/data66_t[65]_i_55_n_0
    SLICE_X35Y328        LUT6 (Prop_lut6_I0_O)        0.137     1.734 r  u_lane_original/gearbox32to66_cmp/data66_t[37]_i_3/O
                         net (fo=4, routed)           0.527     2.260    u_lane_original/gearbox32to66_cmp/data66_t[37]_i_3_n_0
    SLICE_X38Y325        LUT6 (Prop_lut6_I0_O)        0.043     2.303 r  u_lane_original/gearbox32to66_cmp/data66_t[25]_i_2/O
                         net (fo=4, routed)           0.730     3.033    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/data66_t_reg[25]
    SLICE_X40Y318        LUT6 (Prop_lut6_I0_O)        0.043     3.076 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/data66_t[23]_i_1/O
                         net (fo=1, routed)           0.000     3.076    u_lane_original/gearbox32to66_cmp/u_aligner_n_49
    SLICE_X40Y318        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=1054, routed)        1.367     4.742    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X40Y318        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[23]/C
                         clock pessimism             -0.593     4.148    
                         clock uncertainty           -0.060     4.088    
    SLICE_X40Y318        FDCE (Setup_fdce_C_D)        0.065     4.153    u_lane_original/gearbox32to66_cmp/data66_t_reg[23]
  -------------------------------------------------------------------
                         required time                          4.153    
                         arrival time                          -3.076    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.079ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/pre_win_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_t_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.108ns  (logic 1.317ns (25.783%)  route 3.791ns (74.217%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 4.744 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.063ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=1054, routed)        1.529    -2.063    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/clk_out1
    SLICE_X45Y325        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/pre_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y325        FDRE (Prop_fdre_C_Q)         0.223    -1.840 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/pre_win_reg/Q
                         net (fo=7, routed)           0.562    -1.278    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/data66_t[65]_i_4
    SLICE_X44Y325        LUT3 (Prop_lut3_I1_O)        0.047    -1.231 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/data66_t[65]_i_16/O
                         net (fo=1, routed)           0.492    -0.739    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/data66_t_reg[65]_0
    SLICE_X43Y324        LUT5 (Prop_lut5_I4_O)        0.143    -0.596 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/data66_t[65]_i_4/O
                         net (fo=67, routed)          0.372    -0.224    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/blk_idx_offset[0]
    SLICE_X42Y324        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.390     0.166 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/data66_t_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.007     0.173    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/data66_t_reg[65]_i_6_n_0
    SLICE_X42Y325        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     0.338 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/data66_t_reg[65]_i_36/O[1]
                         net (fo=129, routed)         0.616     0.954    u_lane_original/gearbox32to66_cmp/u_aligner_n_5
    SLICE_X34Y330        LUT5 (Prop_lut5_I3_O)        0.129     1.083 r  u_lane_original/gearbox32to66_cmp/data66_t[65]_i_44/O
                         net (fo=2, routed)           0.577     1.660    u_lane_original/gearbox32to66_cmp/data66_t[65]_i_44_n_0
    SLICE_X34Y329        LUT6 (Prop_lut6_I0_O)        0.134     1.794 r  u_lane_original/gearbox32to66_cmp/data66_t[59]_i_3/O
                         net (fo=4, routed)           0.452     2.246    u_lane_original/gearbox32to66_cmp/data66_t[59]_i_3_n_0
    SLICE_X36Y326        LUT6 (Prop_lut6_I1_O)        0.043     2.289 r  u_lane_original/gearbox32to66_cmp/data66_t[55]_i_2/O
                         net (fo=4, routed)           0.713     3.002    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/data66_t_reg[55]
    SLICE_X37Y317        LUT6 (Prop_lut6_I1_O)        0.043     3.045 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/data66_t[55]_i_1/O
                         net (fo=1, routed)           0.000     3.045    u_lane_original/gearbox32to66_cmp/u_aligner_n_17
    SLICE_X37Y317        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=1054, routed)        1.369     4.744    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X37Y317        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[55]/C
                         clock pessimism             -0.593     4.150    
                         clock uncertainty           -0.060     4.090    
    SLICE_X37Y317        FDCE (Setup_fdce_C_D)        0.034     4.124    u_lane_original/gearbox32to66_cmp/data66_t_reg[55]
  -------------------------------------------------------------------
                         required time                          4.124    
                         arrival time                          -3.045    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.095ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/pre_win_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_t_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.092ns  (logic 1.321ns (25.941%)  route 3.771ns (74.059%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 4.744 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.063ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=1054, routed)        1.529    -2.063    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/clk_out1
    SLICE_X45Y325        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/pre_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y325        FDRE (Prop_fdre_C_Q)         0.223    -1.840 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/pre_win_reg/Q
                         net (fo=7, routed)           0.562    -1.278    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/data66_t[65]_i_4
    SLICE_X44Y325        LUT3 (Prop_lut3_I1_O)        0.047    -1.231 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/data66_t[65]_i_16/O
                         net (fo=1, routed)           0.492    -0.739    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/data66_t_reg[65]_0
    SLICE_X43Y324        LUT5 (Prop_lut5_I4_O)        0.143    -0.596 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/data66_t[65]_i_4/O
                         net (fo=67, routed)          0.372    -0.224    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/blk_idx_offset[0]
    SLICE_X42Y324        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.390     0.166 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/data66_t_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.007     0.173    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/data66_t_reg[65]_i_6_n_0
    SLICE_X42Y325        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     0.338 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/data66_t_reg[65]_i_36/O[1]
                         net (fo=129, routed)         0.622     0.961    u_lane_original/gearbox32to66_cmp/u_aligner_n_5
    SLICE_X36Y332        LUT5 (Prop_lut5_I3_O)        0.133     1.094 r  u_lane_original/gearbox32to66_cmp/data66_t[65]_i_40/O
                         net (fo=2, routed)           0.451     1.544    u_lane_original/gearbox32to66_cmp/data66_t[65]_i_40_n_0
    SLICE_X35Y332        LUT6 (Prop_lut6_I0_O)        0.134     1.678 r  u_lane_original/gearbox32to66_cmp/data66_t[55]_i_3/O
                         net (fo=4, routed)           0.579     2.258    u_lane_original/gearbox32to66_cmp/data66_t[55]_i_3_n_0
    SLICE_X35Y326        LUT6 (Prop_lut6_I1_O)        0.043     2.301 r  u_lane_original/gearbox32to66_cmp/data66_t[51]_i_2/O
                         net (fo=4, routed)           0.686     2.986    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/data66_t_reg[51]
    SLICE_X35Y317        LUT6 (Prop_lut6_I1_O)        0.043     3.029 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/data66_t[51]_i_1/O
                         net (fo=1, routed)           0.000     3.029    u_lane_original/gearbox32to66_cmp/u_aligner_n_21
    SLICE_X35Y317        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=1054, routed)        1.369     4.744    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X35Y317        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[51]/C
                         clock pessimism             -0.593     4.150    
                         clock uncertainty           -0.060     4.090    
    SLICE_X35Y317        FDCE (Setup_fdce_C_D)        0.034     4.124    u_lane_original/gearbox32to66_cmp/data66_t_reg[51]
  -------------------------------------------------------------------
                         required time                          4.124    
                         arrival time                          -3.029    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.102ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/pre_win_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_t_reg[47]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.118ns  (logic 1.321ns (25.813%)  route 3.797ns (74.187%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 4.744 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.063ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=1054, routed)        1.529    -2.063    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/clk_out1
    SLICE_X45Y325        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/pre_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y325        FDRE (Prop_fdre_C_Q)         0.223    -1.840 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/pre_win_reg/Q
                         net (fo=7, routed)           0.562    -1.278    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/data66_t[65]_i_4
    SLICE_X44Y325        LUT3 (Prop_lut3_I1_O)        0.047    -1.231 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/data66_t[65]_i_16/O
                         net (fo=1, routed)           0.492    -0.739    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/data66_t_reg[65]_0
    SLICE_X43Y324        LUT5 (Prop_lut5_I4_O)        0.143    -0.596 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/data66_t[65]_i_4/O
                         net (fo=67, routed)          0.372    -0.224    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/blk_idx_offset[0]
    SLICE_X42Y324        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.390     0.166 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/data66_t_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.007     0.173    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/data66_t_reg[65]_i_6_n_0
    SLICE_X42Y325        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     0.338 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/data66_t_reg[65]_i_36/O[1]
                         net (fo=129, routed)         0.709     1.047    u_lane_original/gearbox32to66_cmp/u_aligner_n_5
    SLICE_X36Y330        LUT5 (Prop_lut5_I3_O)        0.133     1.180 r  u_lane_original/gearbox32to66_cmp/data66_t[65]_i_49/O
                         net (fo=4, routed)           0.461     1.641    u_lane_original/gearbox32to66_cmp/data66_t[65]_i_49_n_0
    SLICE_X36Y329        LUT6 (Prop_lut6_I1_O)        0.134     1.775 r  u_lane_original/gearbox32to66_cmp/data66_t[51]_i_3/O
                         net (fo=4, routed)           0.580     2.355    u_lane_original/gearbox32to66_cmp/data66_t[51]_i_3_n_0
    SLICE_X34Y326        LUT6 (Prop_lut6_I1_O)        0.043     2.398 r  u_lane_original/gearbox32to66_cmp/data66_t[47]_i_2/O
                         net (fo=4, routed)           0.614     3.012    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/data66_t_reg[47]
    SLICE_X34Y317        LUT6 (Prop_lut6_I1_O)        0.043     3.055 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/data66_t[47]_i_1/O
                         net (fo=1, routed)           0.000     3.055    u_lane_original/gearbox32to66_cmp/u_aligner_n_25
    SLICE_X34Y317        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=1054, routed)        1.369     4.744    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X34Y317        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[47]/C
                         clock pessimism             -0.593     4.150    
                         clock uncertainty           -0.060     4.090    
    SLICE_X34Y317        FDCE (Setup_fdce_C_D)        0.066     4.156    u_lane_original/gearbox32to66_cmp/data66_t_reg[47]
  -------------------------------------------------------------------
                         required time                          4.156    
                         arrival time                          -3.055    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.110ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/pre_win_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_t_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.107ns  (logic 1.324ns (25.923%)  route 3.783ns (74.077%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 4.742 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.063ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=1054, routed)        1.529    -2.063    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/clk_out1
    SLICE_X45Y325        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/pre_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y325        FDRE (Prop_fdre_C_Q)         0.223    -1.840 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/pre_win_reg/Q
                         net (fo=7, routed)           0.562    -1.278    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/data66_t[65]_i_4
    SLICE_X44Y325        LUT3 (Prop_lut3_I1_O)        0.047    -1.231 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/data66_t[65]_i_16/O
                         net (fo=1, routed)           0.492    -0.739    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/data66_t_reg[65]_0
    SLICE_X43Y324        LUT5 (Prop_lut5_I4_O)        0.143    -0.596 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/data66_t[65]_i_4/O
                         net (fo=67, routed)          0.372    -0.224    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/blk_idx_offset[0]
    SLICE_X42Y324        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.390     0.166 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/data66_t_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.007     0.173    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/data66_t_reg[65]_i_6_n_0
    SLICE_X42Y325        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     0.338 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/data66_t_reg[65]_i_36/O[1]
                         net (fo=129, routed)         0.610     0.949    u_lane_original/gearbox32to66_cmp/u_aligner_n_5
    SLICE_X37Y332        LUT5 (Prop_lut5_I3_O)        0.134     1.083 r  u_lane_original/gearbox32to66_cmp/data66_t[65]_i_39/O
                         net (fo=3, routed)           0.452     1.535    u_lane_original/gearbox32to66_cmp/data66_t[65]_i_39_n_0
    SLICE_X35Y332        LUT6 (Prop_lut6_I0_O)        0.136     1.671 r  u_lane_original/gearbox32to66_cmp/data66_t[39]_i_3/O
                         net (fo=4, routed)           0.571     2.242    u_lane_original/gearbox32to66_cmp/data66_t[39]_i_3_n_0
    SLICE_X38Y327        LUT6 (Prop_lut6_I0_O)        0.043     2.285 r  u_lane_original/gearbox32to66_cmp/data66_t[27]_i_2/O
                         net (fo=4, routed)           0.717     3.001    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/data66_t_reg[27]
    SLICE_X40Y318        LUT6 (Prop_lut6_I0_O)        0.043     3.044 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/data66_t[25]_i_1/O
                         net (fo=1, routed)           0.000     3.044    u_lane_original/gearbox32to66_cmp/u_aligner_n_47
    SLICE_X40Y318        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=1054, routed)        1.367     4.742    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X40Y318        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[25]/C
                         clock pessimism             -0.593     4.148    
                         clock uncertainty           -0.060     4.088    
    SLICE_X40Y318        FDCE (Setup_fdce_C_D)        0.066     4.154    u_lane_original/gearbox32to66_cmp/data66_t_reg[25]
  -------------------------------------------------------------------
                         required time                          4.154    
                         arrival time                          -3.044    
  -------------------------------------------------------------------
                         slack                                  1.110    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_lane_original/descrambler_cmp/unscrambled_data_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/rx_data_o_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.296%)  route 0.056ns (35.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.393ns
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    -0.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=1054, routed)        0.716    -0.392    u_lane_original/descrambler_cmp/clk_out1
    SLICE_X37Y311        FDRE                                         r  u_lane_original/descrambler_cmp/unscrambled_data_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y311        FDRE (Prop_fdre_C_Q)         0.100    -0.292 r  u_lane_original/descrambler_cmp/unscrambled_data_i_reg[25]/Q
                         net (fo=1, routed)           0.056    -0.237    u_lane_original/descrambled_data[25]
    SLICE_X36Y311        FDCE                                         r  u_lane_original/rx_data_o_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=1054, routed)        0.944    -0.393    u_lane_original/clk_out1
    SLICE_X36Y311        FDCE                                         r  u_lane_original/rx_data_o_reg[25]/C
                         clock pessimism              0.011    -0.381    
    SLICE_X36Y311        FDCE (Hold_fdce_C_D)         0.059    -0.322    u_lane_original/rx_data_o_reg[25]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/sdataoutc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.129ns (60.984%)  route 0.083ns (39.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.437ns
    Source Clock Delay      (SCD):    -0.432ns
    Clock Pessimism Removal (CPR):    -0.015ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=1054, routed)        0.676    -0.432    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/clk_out1
    SLICE_X51Y326        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/sdataoutc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y326        FDRE (Prop_fdre_C_Q)         0.100    -0.332 r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/sdataoutc_reg[5]/Q
                         net (fo=1, routed)           0.083    -0.250    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/sdataoutc[5]
    SLICE_X50Y326        LUT3 (Prop_lut3_I0_O)        0.029    -0.221 r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/data_out[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/data_out[5]_i_1_n_0
    SLICE_X50Y326        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=1054, routed)        0.900    -0.437    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/clk_out1
    SLICE_X50Y326        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/data_out_reg[5]/C
                         clock pessimism              0.015    -0.421    
    SLICE_X50Y326        FDRE (Hold_fdre_C_D)         0.096    -0.325    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/s_delay_val_eye_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/s_delay_val_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.073%)  route 0.075ns (36.927%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.448ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=1054, routed)        0.664    -0.444    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/clk_out1
    SLICE_X55Y327        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/s_delay_val_eye_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y327        FDRE (Prop_fdre_C_Q)         0.100    -0.344 r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/s_delay_val_eye_reg[1]/Q
                         net (fo=6, routed)           0.075    -0.270    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/s_delay_val_eye_reg_n_0_[1]
    SLICE_X54Y327        LUT6 (Prop_lut6_I0_O)        0.028    -0.242 r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/s_delay_val_int[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/s_delay_val_int[1]_i_1_n_0
    SLICE_X54Y327        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/s_delay_val_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=1054, routed)        0.889    -0.448    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/clk_out1
    SLICE_X54Y327        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/s_delay_val_int_reg[1]/C
                         clock pessimism              0.014    -0.433    
    SLICE_X54Y327        FDRE (Hold_fdre_C_D)         0.087    -0.346    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/s_delay_val_int_reg[1]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/pd_min_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/s_ovflw_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.128ns (62.057%)  route 0.078ns (37.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    -0.015ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=1054, routed)        0.662    -0.446    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/clk_out1
    SLICE_X53Y325        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/pd_min_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y325        FDRE (Prop_fdre_C_Q)         0.100    -0.346 f  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/pd_min_reg/Q
                         net (fo=8, routed)           0.078    -0.268    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/pd_min
    SLICE_X52Y325        LUT6 (Prop_lut6_I3_O)        0.028    -0.240 r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/s_ovflw_i_1/O
                         net (fo=1, routed)           0.000    -0.240    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/s_ovflw_i_1_n_0
    SLICE_X52Y325        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/s_ovflw_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=1054, routed)        0.886    -0.451    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/clk_out1
    SLICE_X52Y325        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/s_ovflw_reg/C
                         clock pessimism              0.015    -0.435    
    SLICE_X52Y325        FDRE (Hold_fdre_C_D)         0.087    -0.348    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/s_ovflw_reg
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/sdataoutc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.799%)  route 0.083ns (39.201%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.437ns
    Source Clock Delay      (SCD):    -0.432ns
    Clock Pessimism Removal (CPR):    -0.015ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=1054, routed)        0.676    -0.432    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/clk_out1
    SLICE_X51Y326        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/sdataoutc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y326        FDRE (Prop_fdre_C_Q)         0.100    -0.332 r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/sdataoutc_reg[2]/Q
                         net (fo=1, routed)           0.083    -0.250    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/sdataoutc[2]
    SLICE_X50Y326        LUT3 (Prop_lut3_I0_O)        0.028    -0.222 r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/data_out[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/data_out[2]_i_1_n_0
    SLICE_X50Y326        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=1054, routed)        0.900    -0.437    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/clk_out1
    SLICE_X50Y326        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/data_out_reg[2]/C
                         clock pessimism              0.015    -0.421    
    SLICE_X50Y326        FDRE (Hold_fdre_C_D)         0.087    -0.334    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_lane_original/gearbox32to66_cmp/data66_o_reg[60]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/scrambled_data66_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.007%)  route 0.104ns (50.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.396ns
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=1054, routed)        0.714    -0.394    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X39Y313        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_o_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y313        FDCE (Prop_fdce_C_Q)         0.100    -0.294 r  u_lane_original/gearbox32to66_cmp/data66_o_reg[60]/Q
                         net (fo=1, routed)           0.104    -0.190    u_lane_original/gearbox_data66[60]
    SLICE_X41Y312        FDCE                                         r  u_lane_original/scrambled_data66_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=1054, routed)        0.941    -0.396    u_lane_original/clk_out1
    SLICE_X41Y312        FDCE                                         r  u_lane_original/scrambled_data66_reg[60]/C
                         clock pessimism              0.035    -0.360    
    SLICE_X41Y312        FDCE (Hold_fdce_C_D)         0.049    -0.311    u_lane_original/scrambled_data66_reg[60]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 u_lane_original/gearbox32to66_cmp/data66_o_reg[54]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/scrambled_data66_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.007%)  route 0.104ns (50.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.396ns
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=1054, routed)        0.714    -0.394    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X39Y313        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_o_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y313        FDCE (Prop_fdce_C_Q)         0.100    -0.294 r  u_lane_original/gearbox32to66_cmp/data66_o_reg[54]/Q
                         net (fo=1, routed)           0.104    -0.190    u_lane_original/gearbox_data66[54]
    SLICE_X41Y312        FDCE                                         r  u_lane_original/scrambled_data66_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=1054, routed)        0.941    -0.396    u_lane_original/clk_out1
    SLICE_X41Y312        FDCE                                         r  u_lane_original/scrambled_data66_reg[54]/C
                         clock pessimism              0.035    -0.360    
    SLICE_X41Y312        FDCE (Hold_fdce_C_D)         0.047    -0.313    u_lane_original/scrambled_data66_reg[54]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 u_lane_original/gearbox32to66_cmp/data66_o_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/scrambled_data66_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (50.936%)  route 0.096ns (49.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.396ns
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    -0.015ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=1054, routed)        0.714    -0.394    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X41Y313        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y313        FDCE (Prop_fdce_C_Q)         0.100    -0.294 r  u_lane_original/gearbox32to66_cmp/data66_o_reg[16]/Q
                         net (fo=1, routed)           0.096    -0.198    u_lane_original/gearbox_data66[16]
    SLICE_X42Y312        FDCE                                         r  u_lane_original/scrambled_data66_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=1054, routed)        0.941    -0.396    u_lane_original/clk_out1
    SLICE_X42Y312        FDCE                                         r  u_lane_original/scrambled_data66_reg[16]/C
                         clock pessimism              0.015    -0.380    
    SLICE_X42Y312        FDCE (Hold_fdce_C_D)         0.059    -0.321    u_lane_original/scrambled_data66_reg[16]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_lane_original/gearbox32to66_cmp/data66_t_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_buf_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.127%)  route 0.099ns (49.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.399ns
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=1054, routed)        0.712    -0.396    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X39Y317        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y317        FDCE (Prop_fdce_C_Q)         0.100    -0.296 r  u_lane_original/gearbox32to66_cmp/data66_t_reg[26]/Q
                         net (fo=1, routed)           0.099    -0.197    u_lane_original/gearbox32to66_cmp/data66_t[26]
    SLICE_X40Y316        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_buf_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=1054, routed)        0.938    -0.399    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X40Y316        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_buf_reg[26]/C
                         clock pessimism              0.035    -0.363    
    SLICE_X40Y316        FDCE (Hold_fdce_C_D)         0.040    -0.323    u_lane_original/gearbox32to66_cmp/data66_buf_reg[26]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 u_lane_original/gearbox32to66_cmp/data66_t_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_buf_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.678%)  route 0.101ns (50.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=1054, routed)        0.711    -0.397    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X37Y318        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y318        FDCE (Prop_fdce_C_Q)         0.100    -0.297 r  u_lane_original/gearbox32to66_cmp/data66_t_reg[3]/Q
                         net (fo=1, routed)           0.101    -0.196    u_lane_original/gearbox32to66_cmp/data66_t[3]
    SLICE_X36Y316        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=1054, routed)        0.939    -0.398    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X36Y316        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_buf_reg[3]/C
                         clock pessimism              0.014    -0.383    
    SLICE_X36Y316        FDCE (Hold_fdce_C_D)         0.059    -0.324    u_lane_original/gearbox32to66_cmp/data66_buf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { u_pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.000         6.250       4.250      IDELAY_X0Y164    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].idelay_m/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         6.250       4.250      IDELAY_X0Y499    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].idelay_s/C
Min Period        n/a     BUFG/I              n/a            1.408         6.250       4.842      BUFGCTRL_X0Y0    u_pll/inst/clkout1_buf/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         6.250       5.001      ILOGIC_X0Y164    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_m/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         6.250       5.001      ILOGIC_X0Y499    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         6.250       5.179      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.750         6.250       5.500      SLICE_X43Y310    u_lane_original/rx_data_o_reg[21]/C
Min Period        n/a     FDCE/C              n/a            0.750         6.250       5.500      SLICE_X41Y311    u_lane_original/rx_data_o_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.750         6.250       5.500      SLICE_X45Y310    u_lane_original/rx_data_o_reg[33]/C
Min Period        n/a     FDCE/C              n/a            0.750         6.250       5.500      SLICE_X45Y310    u_lane_original/rx_data_o_reg[34]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.250       207.110    MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X43Y310    u_lane_original/rx_data_o_reg[21]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X43Y310    u_lane_original/rx_data_o_reg[21]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X41Y311    u_lane_original/rx_data_o_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X41Y311    u_lane_original/rx_data_o_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X45Y310    u_lane_original/rx_data_o_reg[33]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X45Y310    u_lane_original/rx_data_o_reg[33]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X45Y310    u_lane_original/rx_data_o_reg[34]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X45Y310    u_lane_original/rx_data_o_reg[34]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X41Y311    u_lane_original/rx_data_o_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X41Y311    u_lane_original/rx_data_o_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X44Y312    u_lane_original/descrambled_data_valid_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X44Y312    u_lane_original/descrambled_data_valid_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X45Y313    u_lane_original/gearbox_data66_valid_d_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X45Y313    u_lane_original/gearbox_data66_valid_d_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X41Y311    u_lane_original/rx_data_o_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X41Y311    u_lane_original/rx_data_o_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X34Y309    u_lane_original/rx_data_o_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X34Y309    u_lane_original/rx_data_o_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X36Y309    u_lane_original/rx_data_o_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X36Y309    u_lane_original/rx_data_o_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            2  Failing Endpoints,  Worst Slack       -0.876ns,  Total Violation       -1.751ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 0.781 }
Period(ns):         1.562
Sources:            { u_pll/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         1.563       -0.876     IDELAYCTRL_X0Y3  IDELAYCTRL_inst/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         1.563       -0.876     IDELAYCTRL_X0Y9  IDELAYCTRL_inst_REPLICATED_0/REFCLK
Min Period  n/a     BUFG/I              n/a            1.408         1.563       0.154      BUFGCTRL_X0Y1    u_pll/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         1.563       0.492      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKOUT1
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.563       0.493      ILOGIC_X0Y164    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_m/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.563       0.493      ILOGIC_X0Y164    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_m/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.563       0.493      ILOGIC_X0Y499    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_s/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.563       0.493      ILOGIC_X0Y499    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_s/CLKB
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         1.563       3.702      IDELAYCTRL_X0Y3  IDELAYCTRL_inst/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         1.563       3.702      IDELAYCTRL_X0Y9  IDELAYCTRL_inst_REPLICATED_0/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.563       211.797    MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.842ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { u_pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         6.250       4.842      BUFGCTRL_X0Y2    u_pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         6.250       5.179      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         6.250       5.179      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       6.250       93.750     MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       6.250       207.110    MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKFBOUT



