
*** Running vivado
    with args -log Ordovician_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Ordovician_top.tcl



****** Vivado v2024.2.2 (64-bit)
  **** SW Build 6060944 on Thu Mar 06 19:10:01 MST 2025
  **** IP Build 6050500 on Thu Mar  6 23:33:39 MST 2025
  **** SharedData Build 6060542 on Thu Mar 06 10:31:07 MST 2025
  **** Start of session at: Mon May 12 15:09:42 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source Ordovician_top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental {D:/digital design/Ordovician/Ordovician/Ordovician.srcs/utils_1/imports/synth_1/SystolicArray.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from D:/digital design/Ordovician/Ordovician/Ordovician.srcs/utils_1/imports/synth_1/SystolicArray.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Ordovician_top -part xcvu9p-flga2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Device 21-403] Loading part xcvu9p-flga2104-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13656
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1787.406 ; gain = 366.457
---------------------------------------------------------------------------------
WARNING: [Synth 8-10636] default field of an assignment pattern cannot contain another assignment pattern [D:/digital design/Ordovician/Ordovician/Ordovician.srcs/sources_1/new/CALC_Matrix.sv:106]
WARNING: [Synth 8-10636] default field of an assignment pattern cannot contain another assignment pattern [D:/digital design/Ordovician/Ordovician/Ordovician.srcs/sources_1/new/CALC_Matrix.sv:106]
WARNING: [Synth 8-10636] default field of an assignment pattern cannot contain another assignment pattern [D:/digital design/Ordovician/Ordovician/Ordovician.srcs/sources_1/new/CALC_Matrix.sv:107]
WARNING: [Synth 8-10636] default field of an assignment pattern cannot contain another assignment pattern [D:/digital design/Ordovician/Ordovician/Ordovician.srcs/sources_1/new/CALC_Matrix.sv:107]
INFO: [Synth 8-6157] synthesizing module 'Ordovician_top' [D:/digital design/Ordovician/Ordovician/Ordovician.srcs/sources_1/new/Ordovician_top.sv:2]
INFO: [Synth 8-6157] synthesizing module 'READ_Matrix' [D:/digital design/Ordovician/Ordovician/Ordovician.srcs/sources_1/new/READ_Matrix.sv:2]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [D:/digital design/Ordovician/Ordovician/Ordovician.runs/synth_1/.Xil/Vivado-18376-TR-PC/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [D:/digital design/Ordovician/Ordovician/Ordovician.runs/synth_1/.Xil/Vivado-18376-TR-PC/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_1' [D:/digital design/Ordovician/Ordovician/Ordovician.runs/synth_1/.Xil/Vivado-18376-TR-PC/realtime/blk_mem_gen_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_1' (0#1) [D:/digital design/Ordovician/Ordovician/Ordovician.runs/synth_1/.Xil/Vivado-18376-TR-PC/realtime/blk_mem_gen_1_stub.v:6]
INFO: [Synth 8-226] default block is never used [D:/digital design/Ordovician/Ordovician/Ordovician.srcs/sources_1/new/READ_Matrix.sv:303]
INFO: [Synth 8-155] case statement is not full and has no default [D:/digital design/Ordovician/Ordovician/Ordovician.srcs/sources_1/new/READ_Matrix.sv:351]
INFO: [Synth 8-6155] done synthesizing module 'READ_Matrix' (0#1) [D:/digital design/Ordovician/Ordovician/Ordovician.srcs/sources_1/new/READ_Matrix.sv:2]
WARNING: [Synth 8-689] width (6) of port connection 'MUL_valid' does not match port width (2) of module 'READ_Matrix' [D:/digital design/Ordovician/Ordovician/Ordovician.srcs/sources_1/new/Ordovician_top.sv:30]
WARNING: [Synth 8-689] width (6) of port connection 'ADD_valid' does not match port width (2) of module 'READ_Matrix' [D:/digital design/Ordovician/Ordovician/Ordovician.srcs/sources_1/new/Ordovician_top.sv:31]
INFO: [Synth 8-6157] synthesizing module 'CALC_Matrix' [D:/digital design/Ordovician/Ordovician/Ordovician.srcs/sources_1/new/CALC_Matrix.sv:2]
INFO: [Synth 8-6157] synthesizing module 'SystolicArray' [D:/digital design/Ordovician/Ordovician/Ordovician.srcs/sources_1/new/SystolicArray.sv:2]
INFO: [Synth 8-6157] synthesizing module 'PE' [D:/digital design/Ordovician/Ordovician/Ordovician.srcs/sources_1/new/PE.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'PE' (0#1) [D:/digital design/Ordovician/Ordovician/Ordovician.srcs/sources_1/new/PE.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'SystolicArray' (0#1) [D:/digital design/Ordovician/Ordovician/Ordovician.srcs/sources_1/new/SystolicArray.sv:2]
WARNING: [Synth 8-689] width (6) of port connection 'MUL_valid' does not match port width (2) of module 'SystolicArray' [D:/digital design/Ordovician/Ordovician/Ordovician.srcs/sources_1/new/CALC_Matrix.sv:28]
WARNING: [Synth 8-689] width (6) of port connection 'ADD_valid' does not match port width (2) of module 'SystolicArray' [D:/digital design/Ordovician/Ordovician/Ordovician.srcs/sources_1/new/CALC_Matrix.sv:29]
WARNING: [Synth 8-689] width (6) of port connection 'MUL_valid' does not match port width (2) of module 'SystolicArray' [D:/digital design/Ordovician/Ordovician/Ordovician.srcs/sources_1/new/CALC_Matrix.sv:40]
WARNING: [Synth 8-689] width (6) of port connection 'ADD_valid' does not match port width (2) of module 'SystolicArray' [D:/digital design/Ordovician/Ordovician/Ordovician.srcs/sources_1/new/CALC_Matrix.sv:41]
WARNING: [Synth 8-689] width (6) of port connection 'MUL_valid' does not match port width (2) of module 'SystolicArray' [D:/digital design/Ordovician/Ordovician/Ordovician.srcs/sources_1/new/CALC_Matrix.sv:52]
WARNING: [Synth 8-689] width (6) of port connection 'ADD_valid' does not match port width (2) of module 'SystolicArray' [D:/digital design/Ordovician/Ordovician/Ordovician.srcs/sources_1/new/CALC_Matrix.sv:53]
WARNING: [Synth 8-689] width (6) of port connection 'MUL_valid' does not match port width (2) of module 'SystolicArray' [D:/digital design/Ordovician/Ordovician/Ordovician.srcs/sources_1/new/CALC_Matrix.sv:64]
WARNING: [Synth 8-689] width (6) of port connection 'ADD_valid' does not match port width (2) of module 'SystolicArray' [D:/digital design/Ordovician/Ordovician/Ordovician.srcs/sources_1/new/CALC_Matrix.sv:65]
INFO: [Synth 8-6155] done synthesizing module 'CALC_Matrix' (0#1) [D:/digital design/Ordovician/Ordovician/Ordovician.srcs/sources_1/new/CALC_Matrix.sv:2]
INFO: [Synth 8-6157] synthesizing module 'WRITE_Matrix' [D:/digital design/Ordovician/Ordovician/Ordovician.srcs/sources_1/new/WRITE_Matrix.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'WRITE_Matrix' (0#1) [D:/digital design/Ordovician/Ordovician/Ordovician.srcs/sources_1/new/WRITE_Matrix.sv:2]
WARNING: [Synth 8-689] width (6) of port connection 'MUL_valid' does not match port width (2) of module 'WRITE_Matrix' [D:/digital design/Ordovician/Ordovician/Ordovician.srcs/sources_1/new/Ordovician_top.sv:53]
WARNING: [Synth 8-689] width (6) of port connection 'ADD_valid' does not match port width (2) of module 'WRITE_Matrix' [D:/digital design/Ordovician/Ordovician/Ordovician.srcs/sources_1/new/Ordovician_top.sv:54]
INFO: [Synth 8-226] default block is never used [D:/digital design/Ordovician/Ordovician/Ordovician.srcs/sources_1/new/Ordovician_top.sv:73]
INFO: [Synth 8-226] default block is never used [D:/digital design/Ordovician/Ordovician/Ordovician.srcs/sources_1/new/Ordovician_top.sv:108]
INFO: [Synth 8-6155] done synthesizing module 'Ordovician_top' (0#1) [D:/digital design/Ordovician/Ordovician/Ordovician.srcs/sources_1/new/Ordovician_top.sv:2]
WARNING: [Synth 8-11357] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  Matrix_A_reg with 23552 registers
WARNING: [Synth 8-11357] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  Matrix_B_reg with 23552 registers
WARNING: [Synth 8-11357] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  temp_A_reg with 23552 registers
WARNING: [Synth 8-11357] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  temp_B_reg with 23552 registers
WARNING: [Synth 8-6014] Unused sequential element row_idx_reg was removed.  [D:/digital design/Ordovician/Ordovician/Ordovician.srcs/sources_1/new/READ_Matrix.sv:373]
WARNING: [Synth 8-6014] Unused sequential element col_idx_reg was removed.  [D:/digital design/Ordovician/Ordovician/Ordovician.srcs/sources_1/new/READ_Matrix.sv:374]
WARNING: [Synth 8-6014] Unused sequential element config_valid_reg was removed.  [D:/digital design/Ordovician/Ordovician/Ordovician.srcs/sources_1/new/READ_Matrix.sv:384]
WARNING: [Synth 8-6014] Unused sequential element config_reg_reg was removed.  [D:/digital design/Ordovician/Ordovician/Ordovician.srcs/sources_1/new/READ_Matrix.sv:419]
WARNING: [Synth 8-6014] Unused sequential element row_reg was removed.  [D:/digital design/Ordovician/Ordovician/Ordovician.srcs/sources_1/new/READ_Matrix.sv:456]
WARNING: [Synth 8-6014] Unused sequential element col_reg was removed.  [D:/digital design/Ordovician/Ordovician/Ordovician.srcs/sources_1/new/READ_Matrix.sv:457]
WARNING: [Synth 8-6014] Unused sequential element block_idx_a_reg was removed.  [D:/digital design/Ordovician/Ordovician/Ordovician.srcs/sources_1/new/READ_Matrix.sv:621]
WARNING: [Synth 8-6014] Unused sequential element local_row_reg was removed.  [D:/digital design/Ordovician/Ordovician/Ordovician.srcs/sources_1/new/READ_Matrix.sv:622]
WARNING: [Synth 8-6014] Unused sequential element src_col_reg was removed.  [D:/digital design/Ordovician/Ordovician/Ordovician.srcs/sources_1/new/READ_Matrix.sv:625]
WARNING: [Synth 8-6014] Unused sequential element block_idx_b_reg was removed.  [D:/digital design/Ordovician/Ordovician/Ordovician.srcs/sources_1/new/READ_Matrix.sv:639]
WARNING: [Synth 8-6014] Unused sequential element local_col_reg was removed.  [D:/digital design/Ordovician/Ordovician/Ordovician.srcs/sources_1/new/READ_Matrix.sv:640]
WARNING: [Synth 8-6014] Unused sequential element local_row_reg was removed.  [D:/digital design/Ordovician/Ordovician/Ordovician.srcs/sources_1/new/READ_Matrix.sv:641]
WARNING: [Synth 8-6014] Unused sequential element src_row_reg was removed.  [D:/digital design/Ordovician/Ordovician/Ordovician.srcs/sources_1/new/READ_Matrix.sv:644]
WARNING: [Synth 8-7137] Register shape_reg in module READ_Matrix has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/digital design/Ordovician/Ordovician/Ordovician.srcs/sources_1/new/READ_Matrix.sv:424]
WARNING: [Synth 8-7137] Register dtype_ab_reg in module READ_Matrix has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/digital design/Ordovician/Ordovician/Ordovician.srcs/sources_1/new/READ_Matrix.sv:425]
WARNING: [Synth 8-7137] Register dtype_c_reg in module READ_Matrix has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/digital design/Ordovician/Ordovician/Ordovician.srcs/sources_1/new/READ_Matrix.sv:426]
WARNING: [Synth 8-6014] Unused sequential element C_next_reg was removed.  [D:/digital design/Ordovician/Ordovician/Ordovician.srcs/sources_1/new/PE.sv:47]
WARNING: [Synth 8-11357] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  Matrix_A_input_reg with 23552 registers
WARNING: [Synth 8-11357] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  Matrix_B_input_reg with 23552 registers
WARNING: [Synth 8-7129] Port clk in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port rstn in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port writestart in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][31] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][30] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][29] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][28] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][27] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][26] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][25] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][24] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][23] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][22] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][21] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][20] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][19] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][18] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][17] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][16] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][15] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][14] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][13] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][12] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][11] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][10] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][9] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][8] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][7] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][6] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][5] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][4] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][3] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][2] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][1] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][0] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][31] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][30] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][29] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][28] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][27] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][26] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][25] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][24] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][23] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][22] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][21] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][20] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][19] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][18] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][17] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][16] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][15] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][14] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][13] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][12] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][11] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][10] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][9] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][8] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][7] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][6] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][5] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][4] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][3] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][2] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][1] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][0] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][31] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][30] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][29] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][28] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][27] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][26] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][25] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][24] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][23] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][22] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][21] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][20] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][19] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][18] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][17] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][16] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][15] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][14] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][13] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][12] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][11] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][10] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][9] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][8] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][7] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][6] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][5] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][4] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][3] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][2] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][1] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][0] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][3][31] in module WRITE_Matrix is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:12 ; elapsed = 00:05:19 . Memory (MB): peak = 11043.977 ; gain = 9623.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:40 ; elapsed = 00:06:00 . Memory (MB): peak = 11043.977 ; gain = 9623.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:40 ; elapsed = 00:06:00 . Memory (MB): peak = 11043.977 ; gain = 9623.027
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 11043.977 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/digital design/Ordovician/Ordovician/Ordovician.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'read_matrix/u_bram_A'
Finished Parsing XDC File [d:/digital design/Ordovician/Ordovician/Ordovician.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'read_matrix/u_bram_A'
Parsing XDC File [d:/digital design/Ordovician/Ordovician/Ordovician.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'read_matrix/u_bram_B'
Finished Parsing XDC File [d:/digital design/Ordovician/Ordovician/Ordovician.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'read_matrix/u_bram_B'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.417 . Memory (MB): peak = 13057.344 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:10:22 ; elapsed = 00:14:54 . Memory (MB): peak = 13131.527 ; gain = 11710.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-flga2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:10:22 ; elapsed = 00:14:54 . Memory (MB): peak = 13131.527 ; gain = 11710.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for read_matrix/u_bram_A. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for read_matrix/u_bram_B. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:10:24 ; elapsed = 00:14:56 . Memory (MB): peak = 13131.527 ; gain = 11710.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint D:/digital design/Ordovician/Ordovician/Ordovician.srcs/utils_1/imports/synth_1/SystolicArray.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:10:58 ; elapsed = 00:15:43 . Memory (MB): peak = 13131.527 ; gain = 11710.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:10:58 ; elapsed = 00:15:43 . Memory (MB): peak = 13131.527 ; gain = 11710.578
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'READ_Matrix'
