{
	"author": [
		"Iris Hui-Ru Jiang",
		"Jing-Yang Jou",
		"Yao-Wen Chang"
	],
	"booktitle": "Proceedings of the 36th Design Automation Conference",
	"booktitleshort": "DAC",
	"dblpkey": "conf/dac/JiangJC99",
	"doi": "10.1145/309847.309882",
	"ee": "http://doi.acm.org/10.1145/309847.309882",
	"pages": "90-95",
	"publisher": "ACM Press",
	"stemmed": [
		"nois",
		"constrain",
		"perform",
		"optim",
		"by",
		"simultan",
		"gate",
		"and",
		"wire",
		"size",
		"base",
		"on",
		"lagrangian",
		"relax"
	],
	"tag": [
		"optimisation",
		"performance"
	],
	"title": "Noise-Constrained Performance Optimization by Simultaneous Gate and Wire Sizing Based on Lagrangian Relaxation",
	"type": "inproceedings",
	"venue": "DAC",
	"year": 1999
}