
PAMA_LCD_BLUETOOTH_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006aa4  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004bc  08006c50  08006c50  00016c50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800710c  0800710c  00032c10  2**0
                  CONTENTS
  4 .ARM          00000008  0800710c  0800710c  0001710c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007114  08007114  00032c10  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007114  08007114  00017114  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007118  08007118  00017118  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00012c10  20000000  0800711c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000bdc  20012c10  08019d2c  00032c10  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200137ec  08019d2c  000337ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00032c10  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001938f  00000000  00000000  00032c40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000344e  00000000  00000000  0004bfcf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014b0  00000000  00000000  0004f420  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001328  00000000  00000000  000508d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026639  00000000  00000000  00051bf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017f4d  00000000  00000000  00078231  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e2f8d  00000000  00000000  0009017e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0017310b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005604  00000000  00000000  00173160  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20012c10 	.word	0x20012c10
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08006c38 	.word	0x08006c38

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20012c14 	.word	0x20012c14
 80001e8:	08006c38 	.word	0x08006c38

080001ec <strlen>:
 80001ec:	4603      	mov	r3, r0
 80001ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f2:	2a00      	cmp	r2, #0
 80001f4:	d1fb      	bne.n	80001ee <strlen+0x2>
 80001f6:	1a18      	subs	r0, r3, r0
 80001f8:	3801      	subs	r0, #1
 80001fa:	4770      	bx	lr

080001fc <__aeabi_uldivmod>:
 80001fc:	b953      	cbnz	r3, 8000214 <__aeabi_uldivmod+0x18>
 80001fe:	b94a      	cbnz	r2, 8000214 <__aeabi_uldivmod+0x18>
 8000200:	2900      	cmp	r1, #0
 8000202:	bf08      	it	eq
 8000204:	2800      	cmpeq	r0, #0
 8000206:	bf1c      	itt	ne
 8000208:	f04f 31ff 	movne.w	r1, #4294967295
 800020c:	f04f 30ff 	movne.w	r0, #4294967295
 8000210:	f000 b96e 	b.w	80004f0 <__aeabi_idiv0>
 8000214:	f1ad 0c08 	sub.w	ip, sp, #8
 8000218:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800021c:	f000 f806 	bl	800022c <__udivmoddi4>
 8000220:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000224:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000228:	b004      	add	sp, #16
 800022a:	4770      	bx	lr

0800022c <__udivmoddi4>:
 800022c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000230:	9d08      	ldr	r5, [sp, #32]
 8000232:	4604      	mov	r4, r0
 8000234:	468c      	mov	ip, r1
 8000236:	2b00      	cmp	r3, #0
 8000238:	f040 8083 	bne.w	8000342 <__udivmoddi4+0x116>
 800023c:	428a      	cmp	r2, r1
 800023e:	4617      	mov	r7, r2
 8000240:	d947      	bls.n	80002d2 <__udivmoddi4+0xa6>
 8000242:	fab2 f282 	clz	r2, r2
 8000246:	b142      	cbz	r2, 800025a <__udivmoddi4+0x2e>
 8000248:	f1c2 0020 	rsb	r0, r2, #32
 800024c:	fa24 f000 	lsr.w	r0, r4, r0
 8000250:	4091      	lsls	r1, r2
 8000252:	4097      	lsls	r7, r2
 8000254:	ea40 0c01 	orr.w	ip, r0, r1
 8000258:	4094      	lsls	r4, r2
 800025a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800025e:	0c23      	lsrs	r3, r4, #16
 8000260:	fbbc f6f8 	udiv	r6, ip, r8
 8000264:	fa1f fe87 	uxth.w	lr, r7
 8000268:	fb08 c116 	mls	r1, r8, r6, ip
 800026c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000270:	fb06 f10e 	mul.w	r1, r6, lr
 8000274:	4299      	cmp	r1, r3
 8000276:	d909      	bls.n	800028c <__udivmoddi4+0x60>
 8000278:	18fb      	adds	r3, r7, r3
 800027a:	f106 30ff 	add.w	r0, r6, #4294967295
 800027e:	f080 8119 	bcs.w	80004b4 <__udivmoddi4+0x288>
 8000282:	4299      	cmp	r1, r3
 8000284:	f240 8116 	bls.w	80004b4 <__udivmoddi4+0x288>
 8000288:	3e02      	subs	r6, #2
 800028a:	443b      	add	r3, r7
 800028c:	1a5b      	subs	r3, r3, r1
 800028e:	b2a4      	uxth	r4, r4
 8000290:	fbb3 f0f8 	udiv	r0, r3, r8
 8000294:	fb08 3310 	mls	r3, r8, r0, r3
 8000298:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800029c:	fb00 fe0e 	mul.w	lr, r0, lr
 80002a0:	45a6      	cmp	lr, r4
 80002a2:	d909      	bls.n	80002b8 <__udivmoddi4+0x8c>
 80002a4:	193c      	adds	r4, r7, r4
 80002a6:	f100 33ff 	add.w	r3, r0, #4294967295
 80002aa:	f080 8105 	bcs.w	80004b8 <__udivmoddi4+0x28c>
 80002ae:	45a6      	cmp	lr, r4
 80002b0:	f240 8102 	bls.w	80004b8 <__udivmoddi4+0x28c>
 80002b4:	3802      	subs	r0, #2
 80002b6:	443c      	add	r4, r7
 80002b8:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002bc:	eba4 040e 	sub.w	r4, r4, lr
 80002c0:	2600      	movs	r6, #0
 80002c2:	b11d      	cbz	r5, 80002cc <__udivmoddi4+0xa0>
 80002c4:	40d4      	lsrs	r4, r2
 80002c6:	2300      	movs	r3, #0
 80002c8:	e9c5 4300 	strd	r4, r3, [r5]
 80002cc:	4631      	mov	r1, r6
 80002ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d2:	b902      	cbnz	r2, 80002d6 <__udivmoddi4+0xaa>
 80002d4:	deff      	udf	#255	; 0xff
 80002d6:	fab2 f282 	clz	r2, r2
 80002da:	2a00      	cmp	r2, #0
 80002dc:	d150      	bne.n	8000380 <__udivmoddi4+0x154>
 80002de:	1bcb      	subs	r3, r1, r7
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f f887 	uxth.w	r8, r7
 80002e8:	2601      	movs	r6, #1
 80002ea:	fbb3 fcfe 	udiv	ip, r3, lr
 80002ee:	0c21      	lsrs	r1, r4, #16
 80002f0:	fb0e 331c 	mls	r3, lr, ip, r3
 80002f4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002f8:	fb08 f30c 	mul.w	r3, r8, ip
 80002fc:	428b      	cmp	r3, r1
 80002fe:	d907      	bls.n	8000310 <__udivmoddi4+0xe4>
 8000300:	1879      	adds	r1, r7, r1
 8000302:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000306:	d202      	bcs.n	800030e <__udivmoddi4+0xe2>
 8000308:	428b      	cmp	r3, r1
 800030a:	f200 80e9 	bhi.w	80004e0 <__udivmoddi4+0x2b4>
 800030e:	4684      	mov	ip, r0
 8000310:	1ac9      	subs	r1, r1, r3
 8000312:	b2a3      	uxth	r3, r4
 8000314:	fbb1 f0fe 	udiv	r0, r1, lr
 8000318:	fb0e 1110 	mls	r1, lr, r0, r1
 800031c:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000320:	fb08 f800 	mul.w	r8, r8, r0
 8000324:	45a0      	cmp	r8, r4
 8000326:	d907      	bls.n	8000338 <__udivmoddi4+0x10c>
 8000328:	193c      	adds	r4, r7, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	d202      	bcs.n	8000336 <__udivmoddi4+0x10a>
 8000330:	45a0      	cmp	r8, r4
 8000332:	f200 80d9 	bhi.w	80004e8 <__udivmoddi4+0x2bc>
 8000336:	4618      	mov	r0, r3
 8000338:	eba4 0408 	sub.w	r4, r4, r8
 800033c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000340:	e7bf      	b.n	80002c2 <__udivmoddi4+0x96>
 8000342:	428b      	cmp	r3, r1
 8000344:	d909      	bls.n	800035a <__udivmoddi4+0x12e>
 8000346:	2d00      	cmp	r5, #0
 8000348:	f000 80b1 	beq.w	80004ae <__udivmoddi4+0x282>
 800034c:	2600      	movs	r6, #0
 800034e:	e9c5 0100 	strd	r0, r1, [r5]
 8000352:	4630      	mov	r0, r6
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	fab3 f683 	clz	r6, r3
 800035e:	2e00      	cmp	r6, #0
 8000360:	d14a      	bne.n	80003f8 <__udivmoddi4+0x1cc>
 8000362:	428b      	cmp	r3, r1
 8000364:	d302      	bcc.n	800036c <__udivmoddi4+0x140>
 8000366:	4282      	cmp	r2, r0
 8000368:	f200 80b8 	bhi.w	80004dc <__udivmoddi4+0x2b0>
 800036c:	1a84      	subs	r4, r0, r2
 800036e:	eb61 0103 	sbc.w	r1, r1, r3
 8000372:	2001      	movs	r0, #1
 8000374:	468c      	mov	ip, r1
 8000376:	2d00      	cmp	r5, #0
 8000378:	d0a8      	beq.n	80002cc <__udivmoddi4+0xa0>
 800037a:	e9c5 4c00 	strd	r4, ip, [r5]
 800037e:	e7a5      	b.n	80002cc <__udivmoddi4+0xa0>
 8000380:	f1c2 0320 	rsb	r3, r2, #32
 8000384:	fa20 f603 	lsr.w	r6, r0, r3
 8000388:	4097      	lsls	r7, r2
 800038a:	fa01 f002 	lsl.w	r0, r1, r2
 800038e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000392:	40d9      	lsrs	r1, r3
 8000394:	4330      	orrs	r0, r6
 8000396:	0c03      	lsrs	r3, r0, #16
 8000398:	fbb1 f6fe 	udiv	r6, r1, lr
 800039c:	fa1f f887 	uxth.w	r8, r7
 80003a0:	fb0e 1116 	mls	r1, lr, r6, r1
 80003a4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003a8:	fb06 f108 	mul.w	r1, r6, r8
 80003ac:	4299      	cmp	r1, r3
 80003ae:	fa04 f402 	lsl.w	r4, r4, r2
 80003b2:	d909      	bls.n	80003c8 <__udivmoddi4+0x19c>
 80003b4:	18fb      	adds	r3, r7, r3
 80003b6:	f106 3cff 	add.w	ip, r6, #4294967295
 80003ba:	f080 808d 	bcs.w	80004d8 <__udivmoddi4+0x2ac>
 80003be:	4299      	cmp	r1, r3
 80003c0:	f240 808a 	bls.w	80004d8 <__udivmoddi4+0x2ac>
 80003c4:	3e02      	subs	r6, #2
 80003c6:	443b      	add	r3, r7
 80003c8:	1a5b      	subs	r3, r3, r1
 80003ca:	b281      	uxth	r1, r0
 80003cc:	fbb3 f0fe 	udiv	r0, r3, lr
 80003d0:	fb0e 3310 	mls	r3, lr, r0, r3
 80003d4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003d8:	fb00 f308 	mul.w	r3, r0, r8
 80003dc:	428b      	cmp	r3, r1
 80003de:	d907      	bls.n	80003f0 <__udivmoddi4+0x1c4>
 80003e0:	1879      	adds	r1, r7, r1
 80003e2:	f100 3cff 	add.w	ip, r0, #4294967295
 80003e6:	d273      	bcs.n	80004d0 <__udivmoddi4+0x2a4>
 80003e8:	428b      	cmp	r3, r1
 80003ea:	d971      	bls.n	80004d0 <__udivmoddi4+0x2a4>
 80003ec:	3802      	subs	r0, #2
 80003ee:	4439      	add	r1, r7
 80003f0:	1acb      	subs	r3, r1, r3
 80003f2:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003f6:	e778      	b.n	80002ea <__udivmoddi4+0xbe>
 80003f8:	f1c6 0c20 	rsb	ip, r6, #32
 80003fc:	fa03 f406 	lsl.w	r4, r3, r6
 8000400:	fa22 f30c 	lsr.w	r3, r2, ip
 8000404:	431c      	orrs	r4, r3
 8000406:	fa20 f70c 	lsr.w	r7, r0, ip
 800040a:	fa01 f306 	lsl.w	r3, r1, r6
 800040e:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000412:	fa21 f10c 	lsr.w	r1, r1, ip
 8000416:	431f      	orrs	r7, r3
 8000418:	0c3b      	lsrs	r3, r7, #16
 800041a:	fbb1 f9fe 	udiv	r9, r1, lr
 800041e:	fa1f f884 	uxth.w	r8, r4
 8000422:	fb0e 1119 	mls	r1, lr, r9, r1
 8000426:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800042a:	fb09 fa08 	mul.w	sl, r9, r8
 800042e:	458a      	cmp	sl, r1
 8000430:	fa02 f206 	lsl.w	r2, r2, r6
 8000434:	fa00 f306 	lsl.w	r3, r0, r6
 8000438:	d908      	bls.n	800044c <__udivmoddi4+0x220>
 800043a:	1861      	adds	r1, r4, r1
 800043c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000440:	d248      	bcs.n	80004d4 <__udivmoddi4+0x2a8>
 8000442:	458a      	cmp	sl, r1
 8000444:	d946      	bls.n	80004d4 <__udivmoddi4+0x2a8>
 8000446:	f1a9 0902 	sub.w	r9, r9, #2
 800044a:	4421      	add	r1, r4
 800044c:	eba1 010a 	sub.w	r1, r1, sl
 8000450:	b2bf      	uxth	r7, r7
 8000452:	fbb1 f0fe 	udiv	r0, r1, lr
 8000456:	fb0e 1110 	mls	r1, lr, r0, r1
 800045a:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800045e:	fb00 f808 	mul.w	r8, r0, r8
 8000462:	45b8      	cmp	r8, r7
 8000464:	d907      	bls.n	8000476 <__udivmoddi4+0x24a>
 8000466:	19e7      	adds	r7, r4, r7
 8000468:	f100 31ff 	add.w	r1, r0, #4294967295
 800046c:	d22e      	bcs.n	80004cc <__udivmoddi4+0x2a0>
 800046e:	45b8      	cmp	r8, r7
 8000470:	d92c      	bls.n	80004cc <__udivmoddi4+0x2a0>
 8000472:	3802      	subs	r0, #2
 8000474:	4427      	add	r7, r4
 8000476:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800047a:	eba7 0708 	sub.w	r7, r7, r8
 800047e:	fba0 8902 	umull	r8, r9, r0, r2
 8000482:	454f      	cmp	r7, r9
 8000484:	46c6      	mov	lr, r8
 8000486:	4649      	mov	r1, r9
 8000488:	d31a      	bcc.n	80004c0 <__udivmoddi4+0x294>
 800048a:	d017      	beq.n	80004bc <__udivmoddi4+0x290>
 800048c:	b15d      	cbz	r5, 80004a6 <__udivmoddi4+0x27a>
 800048e:	ebb3 020e 	subs.w	r2, r3, lr
 8000492:	eb67 0701 	sbc.w	r7, r7, r1
 8000496:	fa07 fc0c 	lsl.w	ip, r7, ip
 800049a:	40f2      	lsrs	r2, r6
 800049c:	ea4c 0202 	orr.w	r2, ip, r2
 80004a0:	40f7      	lsrs	r7, r6
 80004a2:	e9c5 2700 	strd	r2, r7, [r5]
 80004a6:	2600      	movs	r6, #0
 80004a8:	4631      	mov	r1, r6
 80004aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ae:	462e      	mov	r6, r5
 80004b0:	4628      	mov	r0, r5
 80004b2:	e70b      	b.n	80002cc <__udivmoddi4+0xa0>
 80004b4:	4606      	mov	r6, r0
 80004b6:	e6e9      	b.n	800028c <__udivmoddi4+0x60>
 80004b8:	4618      	mov	r0, r3
 80004ba:	e6fd      	b.n	80002b8 <__udivmoddi4+0x8c>
 80004bc:	4543      	cmp	r3, r8
 80004be:	d2e5      	bcs.n	800048c <__udivmoddi4+0x260>
 80004c0:	ebb8 0e02 	subs.w	lr, r8, r2
 80004c4:	eb69 0104 	sbc.w	r1, r9, r4
 80004c8:	3801      	subs	r0, #1
 80004ca:	e7df      	b.n	800048c <__udivmoddi4+0x260>
 80004cc:	4608      	mov	r0, r1
 80004ce:	e7d2      	b.n	8000476 <__udivmoddi4+0x24a>
 80004d0:	4660      	mov	r0, ip
 80004d2:	e78d      	b.n	80003f0 <__udivmoddi4+0x1c4>
 80004d4:	4681      	mov	r9, r0
 80004d6:	e7b9      	b.n	800044c <__udivmoddi4+0x220>
 80004d8:	4666      	mov	r6, ip
 80004da:	e775      	b.n	80003c8 <__udivmoddi4+0x19c>
 80004dc:	4630      	mov	r0, r6
 80004de:	e74a      	b.n	8000376 <__udivmoddi4+0x14a>
 80004e0:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e4:	4439      	add	r1, r7
 80004e6:	e713      	b.n	8000310 <__udivmoddi4+0xe4>
 80004e8:	3802      	subs	r0, #2
 80004ea:	443c      	add	r4, r7
 80004ec:	e724      	b.n	8000338 <__udivmoddi4+0x10c>
 80004ee:	bf00      	nop

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <LCD_A>:
		}
	}
}

//Matthew's Addition
void LCD_A(uint16_t x0, uint16_t y0) {
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b088      	sub	sp, #32
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	4603      	mov	r3, r0
 80004fc:	460a      	mov	r2, r1
 80004fe:	80fb      	strh	r3, [r7, #6]
 8000500:	4613      	mov	r3, r2
 8000502:	80bb      	strh	r3, [r7, #4]
	const uint8_t width = 15;
 8000504:	230f      	movs	r3, #15
 8000506:	75fb      	strb	r3, [r7, #23]
	for(int dy = 0; dy <= width; dy++){
 8000508:	2300      	movs	r3, #0
 800050a:	61fb      	str	r3, [r7, #28]
 800050c:	e030      	b.n	8000570 <LCD_A+0x7c>
		for(int dx = 0; dx <=width; dx++){
 800050e:	2300      	movs	r3, #0
 8000510:	61bb      	str	r3, [r7, #24]
 8000512:	e026      	b.n	8000562 <LCD_A+0x6e>
			if ((dx <= 3 || dx >= 12) || (dy <= 3 || (dy >= 6 && dy <= 9))) {
 8000514:	69bb      	ldr	r3, [r7, #24]
 8000516:	2b03      	cmp	r3, #3
 8000518:	dd0b      	ble.n	8000532 <LCD_A+0x3e>
 800051a:	69bb      	ldr	r3, [r7, #24]
 800051c:	2b0b      	cmp	r3, #11
 800051e:	dc08      	bgt.n	8000532 <LCD_A+0x3e>
 8000520:	69fb      	ldr	r3, [r7, #28]
 8000522:	2b03      	cmp	r3, #3
 8000524:	dd05      	ble.n	8000532 <LCD_A+0x3e>
 8000526:	69fb      	ldr	r3, [r7, #28]
 8000528:	2b05      	cmp	r3, #5
 800052a:	dd17      	ble.n	800055c <LCD_A+0x68>
 800052c:	69fb      	ldr	r3, [r7, #28]
 800052e:	2b09      	cmp	r3, #9
 8000530:	dc14      	bgt.n	800055c <LCD_A+0x68>
				int y = y0 + dy;
 8000532:	88bb      	ldrh	r3, [r7, #4]
 8000534:	69fa      	ldr	r2, [r7, #28]
 8000536:	4413      	add	r3, r2
 8000538:	613b      	str	r3, [r7, #16]
				int x = x0 + dx;
 800053a:	88fb      	ldrh	r3, [r7, #6]
 800053c:	69ba      	ldr	r2, [r7, #24]
 800053e:	4413      	add	r3, r2
 8000540:	60fb      	str	r3, [r7, #12]
				LCD_WriteGRAM(COLOR_LTDC, y * LCD_WIDTH + x);
 8000542:	4b10      	ldr	r3, [pc, #64]	; (8000584 <LCD_A+0x90>)
 8000544:	7818      	ldrb	r0, [r3, #0]
 8000546:	693a      	ldr	r2, [r7, #16]
 8000548:	4613      	mov	r3, r2
 800054a:	011b      	lsls	r3, r3, #4
 800054c:	1a9b      	subs	r3, r3, r2
 800054e:	011b      	lsls	r3, r3, #4
 8000550:	461a      	mov	r2, r3
 8000552:	68fb      	ldr	r3, [r7, #12]
 8000554:	4413      	add	r3, r2
 8000556:	4619      	mov	r1, r3
 8000558:	f001 ff70 	bl	800243c <LCD_WriteGRAM>
		for(int dx = 0; dx <=width; dx++){
 800055c:	69bb      	ldr	r3, [r7, #24]
 800055e:	3301      	adds	r3, #1
 8000560:	61bb      	str	r3, [r7, #24]
 8000562:	7dfb      	ldrb	r3, [r7, #23]
 8000564:	69ba      	ldr	r2, [r7, #24]
 8000566:	429a      	cmp	r2, r3
 8000568:	ddd4      	ble.n	8000514 <LCD_A+0x20>
	for(int dy = 0; dy <= width; dy++){
 800056a:	69fb      	ldr	r3, [r7, #28]
 800056c:	3301      	adds	r3, #1
 800056e:	61fb      	str	r3, [r7, #28]
 8000570:	7dfb      	ldrb	r3, [r7, #23]
 8000572:	69fa      	ldr	r2, [r7, #28]
 8000574:	429a      	cmp	r2, r3
 8000576:	ddca      	ble.n	800050e <LCD_A+0x1a>
			}
		}
	}
}
 8000578:	bf00      	nop
 800057a:	bf00      	nop
 800057c:	3720      	adds	r7, #32
 800057e:	46bd      	mov	sp, r7
 8000580:	bd80      	pop	{r7, pc}
 8000582:	bf00      	nop
 8000584:	20000000 	.word	0x20000000

08000588 <LCD_B>:

void LCD_B(uint16_t x0, uint16_t y0) {
 8000588:	b580      	push	{r7, lr}
 800058a:	b088      	sub	sp, #32
 800058c:	af00      	add	r7, sp, #0
 800058e:	4603      	mov	r3, r0
 8000590:	460a      	mov	r2, r1
 8000592:	80fb      	strh	r3, [r7, #6]
 8000594:	4613      	mov	r3, r2
 8000596:	80bb      	strh	r3, [r7, #4]
	const uint8_t width = 15;
 8000598:	230f      	movs	r3, #15
 800059a:	75fb      	strb	r3, [r7, #23]
	for(int dy = 0; dy <= width; dy++){
 800059c:	2300      	movs	r3, #0
 800059e:	61fb      	str	r3, [r7, #28]
 80005a0:	e04b      	b.n	800063a <LCD_B+0xb2>
		for(int dx = 0; dx <=width; dx++){
 80005a2:	2300      	movs	r3, #0
 80005a4:	61bb      	str	r3, [r7, #24]
 80005a6:	e041      	b.n	800062c <LCD_B+0xa4>
			if ((dx <= 3) || (dy >= 6 && dy <= 9 && dx <= 11) || (dy <= 3 && dx <= 11) || (dy >= 12 && dx <= 11)|| (dx >= 12 && (dy >= 3 && dy <= 6)) || ((dx >= 12) && (dy >= 9 && dy <= 12))) {
 80005a8:	69bb      	ldr	r3, [r7, #24]
 80005aa:	2b03      	cmp	r3, #3
 80005ac:	dd26      	ble.n	80005fc <LCD_B+0x74>
 80005ae:	69fb      	ldr	r3, [r7, #28]
 80005b0:	2b05      	cmp	r3, #5
 80005b2:	dd05      	ble.n	80005c0 <LCD_B+0x38>
 80005b4:	69fb      	ldr	r3, [r7, #28]
 80005b6:	2b09      	cmp	r3, #9
 80005b8:	dc02      	bgt.n	80005c0 <LCD_B+0x38>
 80005ba:	69bb      	ldr	r3, [r7, #24]
 80005bc:	2b0b      	cmp	r3, #11
 80005be:	dd1d      	ble.n	80005fc <LCD_B+0x74>
 80005c0:	69fb      	ldr	r3, [r7, #28]
 80005c2:	2b03      	cmp	r3, #3
 80005c4:	dc02      	bgt.n	80005cc <LCD_B+0x44>
 80005c6:	69bb      	ldr	r3, [r7, #24]
 80005c8:	2b0b      	cmp	r3, #11
 80005ca:	dd17      	ble.n	80005fc <LCD_B+0x74>
 80005cc:	69fb      	ldr	r3, [r7, #28]
 80005ce:	2b0b      	cmp	r3, #11
 80005d0:	dd02      	ble.n	80005d8 <LCD_B+0x50>
 80005d2:	69bb      	ldr	r3, [r7, #24]
 80005d4:	2b0b      	cmp	r3, #11
 80005d6:	dd11      	ble.n	80005fc <LCD_B+0x74>
 80005d8:	69bb      	ldr	r3, [r7, #24]
 80005da:	2b0b      	cmp	r3, #11
 80005dc:	dd05      	ble.n	80005ea <LCD_B+0x62>
 80005de:	69fb      	ldr	r3, [r7, #28]
 80005e0:	2b02      	cmp	r3, #2
 80005e2:	dd02      	ble.n	80005ea <LCD_B+0x62>
 80005e4:	69fb      	ldr	r3, [r7, #28]
 80005e6:	2b06      	cmp	r3, #6
 80005e8:	dd08      	ble.n	80005fc <LCD_B+0x74>
 80005ea:	69bb      	ldr	r3, [r7, #24]
 80005ec:	2b0b      	cmp	r3, #11
 80005ee:	dd1a      	ble.n	8000626 <LCD_B+0x9e>
 80005f0:	69fb      	ldr	r3, [r7, #28]
 80005f2:	2b08      	cmp	r3, #8
 80005f4:	dd17      	ble.n	8000626 <LCD_B+0x9e>
 80005f6:	69fb      	ldr	r3, [r7, #28]
 80005f8:	2b0c      	cmp	r3, #12
 80005fa:	dc14      	bgt.n	8000626 <LCD_B+0x9e>
				int y = y0 + dy;
 80005fc:	88bb      	ldrh	r3, [r7, #4]
 80005fe:	69fa      	ldr	r2, [r7, #28]
 8000600:	4413      	add	r3, r2
 8000602:	613b      	str	r3, [r7, #16]
				int x = x0 + dx;
 8000604:	88fb      	ldrh	r3, [r7, #6]
 8000606:	69ba      	ldr	r2, [r7, #24]
 8000608:	4413      	add	r3, r2
 800060a:	60fb      	str	r3, [r7, #12]
				LCD_WriteGRAM(COLOR_LTDC, y * LCD_WIDTH + x);
 800060c:	4b0f      	ldr	r3, [pc, #60]	; (800064c <LCD_B+0xc4>)
 800060e:	7818      	ldrb	r0, [r3, #0]
 8000610:	693a      	ldr	r2, [r7, #16]
 8000612:	4613      	mov	r3, r2
 8000614:	011b      	lsls	r3, r3, #4
 8000616:	1a9b      	subs	r3, r3, r2
 8000618:	011b      	lsls	r3, r3, #4
 800061a:	461a      	mov	r2, r3
 800061c:	68fb      	ldr	r3, [r7, #12]
 800061e:	4413      	add	r3, r2
 8000620:	4619      	mov	r1, r3
 8000622:	f001 ff0b 	bl	800243c <LCD_WriteGRAM>
		for(int dx = 0; dx <=width; dx++){
 8000626:	69bb      	ldr	r3, [r7, #24]
 8000628:	3301      	adds	r3, #1
 800062a:	61bb      	str	r3, [r7, #24]
 800062c:	7dfb      	ldrb	r3, [r7, #23]
 800062e:	69ba      	ldr	r2, [r7, #24]
 8000630:	429a      	cmp	r2, r3
 8000632:	ddb9      	ble.n	80005a8 <LCD_B+0x20>
	for(int dy = 0; dy <= width; dy++){
 8000634:	69fb      	ldr	r3, [r7, #28]
 8000636:	3301      	adds	r3, #1
 8000638:	61fb      	str	r3, [r7, #28]
 800063a:	7dfb      	ldrb	r3, [r7, #23]
 800063c:	69fa      	ldr	r2, [r7, #28]
 800063e:	429a      	cmp	r2, r3
 8000640:	ddaf      	ble.n	80005a2 <LCD_B+0x1a>
			}
		}
	}
}
 8000642:	bf00      	nop
 8000644:	bf00      	nop
 8000646:	3720      	adds	r7, #32
 8000648:	46bd      	mov	sp, r7
 800064a:	bd80      	pop	{r7, pc}
 800064c:	20000000 	.word	0x20000000

08000650 <LCD_C>:

void LCD_C(uint16_t x0, uint16_t y0) {
 8000650:	b580      	push	{r7, lr}
 8000652:	b088      	sub	sp, #32
 8000654:	af00      	add	r7, sp, #0
 8000656:	4603      	mov	r3, r0
 8000658:	460a      	mov	r2, r1
 800065a:	80fb      	strh	r3, [r7, #6]
 800065c:	4613      	mov	r3, r2
 800065e:	80bb      	strh	r3, [r7, #4]
	const uint8_t width = 15;
 8000660:	230f      	movs	r3, #15
 8000662:	75fb      	strb	r3, [r7, #23]
	for(int dy = 0; dy <= width; dy++){
 8000664:	2300      	movs	r3, #0
 8000666:	61fb      	str	r3, [r7, #28]
 8000668:	e02a      	b.n	80006c0 <LCD_C+0x70>
		for(int dx = 0; dx <=width; dx++){
 800066a:	2300      	movs	r3, #0
 800066c:	61bb      	str	r3, [r7, #24]
 800066e:	e020      	b.n	80006b2 <LCD_C+0x62>
			if ((dx <= 3) || (dy <= 3) || (dy >= 12)) {
 8000670:	69bb      	ldr	r3, [r7, #24]
 8000672:	2b03      	cmp	r3, #3
 8000674:	dd05      	ble.n	8000682 <LCD_C+0x32>
 8000676:	69fb      	ldr	r3, [r7, #28]
 8000678:	2b03      	cmp	r3, #3
 800067a:	dd02      	ble.n	8000682 <LCD_C+0x32>
 800067c:	69fb      	ldr	r3, [r7, #28]
 800067e:	2b0b      	cmp	r3, #11
 8000680:	dd14      	ble.n	80006ac <LCD_C+0x5c>
				int y = y0 + dy;
 8000682:	88bb      	ldrh	r3, [r7, #4]
 8000684:	69fa      	ldr	r2, [r7, #28]
 8000686:	4413      	add	r3, r2
 8000688:	613b      	str	r3, [r7, #16]
				int x = x0 + dx;
 800068a:	88fb      	ldrh	r3, [r7, #6]
 800068c:	69ba      	ldr	r2, [r7, #24]
 800068e:	4413      	add	r3, r2
 8000690:	60fb      	str	r3, [r7, #12]
				LCD_WriteGRAM(COLOR_LTDC, y * LCD_WIDTH + x);
 8000692:	4b10      	ldr	r3, [pc, #64]	; (80006d4 <LCD_C+0x84>)
 8000694:	7818      	ldrb	r0, [r3, #0]
 8000696:	693a      	ldr	r2, [r7, #16]
 8000698:	4613      	mov	r3, r2
 800069a:	011b      	lsls	r3, r3, #4
 800069c:	1a9b      	subs	r3, r3, r2
 800069e:	011b      	lsls	r3, r3, #4
 80006a0:	461a      	mov	r2, r3
 80006a2:	68fb      	ldr	r3, [r7, #12]
 80006a4:	4413      	add	r3, r2
 80006a6:	4619      	mov	r1, r3
 80006a8:	f001 fec8 	bl	800243c <LCD_WriteGRAM>
		for(int dx = 0; dx <=width; dx++){
 80006ac:	69bb      	ldr	r3, [r7, #24]
 80006ae:	3301      	adds	r3, #1
 80006b0:	61bb      	str	r3, [r7, #24]
 80006b2:	7dfb      	ldrb	r3, [r7, #23]
 80006b4:	69ba      	ldr	r2, [r7, #24]
 80006b6:	429a      	cmp	r2, r3
 80006b8:	ddda      	ble.n	8000670 <LCD_C+0x20>
	for(int dy = 0; dy <= width; dy++){
 80006ba:	69fb      	ldr	r3, [r7, #28]
 80006bc:	3301      	adds	r3, #1
 80006be:	61fb      	str	r3, [r7, #28]
 80006c0:	7dfb      	ldrb	r3, [r7, #23]
 80006c2:	69fa      	ldr	r2, [r7, #28]
 80006c4:	429a      	cmp	r2, r3
 80006c6:	ddd0      	ble.n	800066a <LCD_C+0x1a>
			}
		}
	}
}
 80006c8:	bf00      	nop
 80006ca:	bf00      	nop
 80006cc:	3720      	adds	r7, #32
 80006ce:	46bd      	mov	sp, r7
 80006d0:	bd80      	pop	{r7, pc}
 80006d2:	bf00      	nop
 80006d4:	20000000 	.word	0x20000000

080006d8 <LCD_D>:

void LCD_D(uint16_t x0, uint16_t y0) {
 80006d8:	b580      	push	{r7, lr}
 80006da:	b088      	sub	sp, #32
 80006dc:	af00      	add	r7, sp, #0
 80006de:	4603      	mov	r3, r0
 80006e0:	460a      	mov	r2, r1
 80006e2:	80fb      	strh	r3, [r7, #6]
 80006e4:	4613      	mov	r3, r2
 80006e6:	80bb      	strh	r3, [r7, #4]
	const uint8_t width = 15;
 80006e8:	230f      	movs	r3, #15
 80006ea:	75fb      	strb	r3, [r7, #23]
	for(int dy = 0; dy <= width; dy++){
 80006ec:	2300      	movs	r3, #0
 80006ee:	61fb      	str	r3, [r7, #28]
 80006f0:	e039      	b.n	8000766 <LCD_D+0x8e>
		for(int dx = 0; dx <=width; dx++){
 80006f2:	2300      	movs	r3, #0
 80006f4:	61bb      	str	r3, [r7, #24]
 80006f6:	e02f      	b.n	8000758 <LCD_D+0x80>
			if ((dx <= 3) || (dy <= 3 && dx <= 11) || (dy >= 12 && dx <= 11) || (dx >= 12 && (dy >= 4 && dy <= 11))) {
 80006f8:	69bb      	ldr	r3, [r7, #24]
 80006fa:	2b03      	cmp	r3, #3
 80006fc:	dd14      	ble.n	8000728 <LCD_D+0x50>
 80006fe:	69fb      	ldr	r3, [r7, #28]
 8000700:	2b03      	cmp	r3, #3
 8000702:	dc02      	bgt.n	800070a <LCD_D+0x32>
 8000704:	69bb      	ldr	r3, [r7, #24]
 8000706:	2b0b      	cmp	r3, #11
 8000708:	dd0e      	ble.n	8000728 <LCD_D+0x50>
 800070a:	69fb      	ldr	r3, [r7, #28]
 800070c:	2b0b      	cmp	r3, #11
 800070e:	dd02      	ble.n	8000716 <LCD_D+0x3e>
 8000710:	69bb      	ldr	r3, [r7, #24]
 8000712:	2b0b      	cmp	r3, #11
 8000714:	dd08      	ble.n	8000728 <LCD_D+0x50>
 8000716:	69bb      	ldr	r3, [r7, #24]
 8000718:	2b0b      	cmp	r3, #11
 800071a:	dd1a      	ble.n	8000752 <LCD_D+0x7a>
 800071c:	69fb      	ldr	r3, [r7, #28]
 800071e:	2b03      	cmp	r3, #3
 8000720:	dd17      	ble.n	8000752 <LCD_D+0x7a>
 8000722:	69fb      	ldr	r3, [r7, #28]
 8000724:	2b0b      	cmp	r3, #11
 8000726:	dc14      	bgt.n	8000752 <LCD_D+0x7a>
				int y = y0 + dy;
 8000728:	88bb      	ldrh	r3, [r7, #4]
 800072a:	69fa      	ldr	r2, [r7, #28]
 800072c:	4413      	add	r3, r2
 800072e:	613b      	str	r3, [r7, #16]
				int x = x0 + dx;
 8000730:	88fb      	ldrh	r3, [r7, #6]
 8000732:	69ba      	ldr	r2, [r7, #24]
 8000734:	4413      	add	r3, r2
 8000736:	60fb      	str	r3, [r7, #12]
				LCD_WriteGRAM(COLOR_LTDC, y * LCD_WIDTH + x);
 8000738:	4b0f      	ldr	r3, [pc, #60]	; (8000778 <LCD_D+0xa0>)
 800073a:	7818      	ldrb	r0, [r3, #0]
 800073c:	693a      	ldr	r2, [r7, #16]
 800073e:	4613      	mov	r3, r2
 8000740:	011b      	lsls	r3, r3, #4
 8000742:	1a9b      	subs	r3, r3, r2
 8000744:	011b      	lsls	r3, r3, #4
 8000746:	461a      	mov	r2, r3
 8000748:	68fb      	ldr	r3, [r7, #12]
 800074a:	4413      	add	r3, r2
 800074c:	4619      	mov	r1, r3
 800074e:	f001 fe75 	bl	800243c <LCD_WriteGRAM>
		for(int dx = 0; dx <=width; dx++){
 8000752:	69bb      	ldr	r3, [r7, #24]
 8000754:	3301      	adds	r3, #1
 8000756:	61bb      	str	r3, [r7, #24]
 8000758:	7dfb      	ldrb	r3, [r7, #23]
 800075a:	69ba      	ldr	r2, [r7, #24]
 800075c:	429a      	cmp	r2, r3
 800075e:	ddcb      	ble.n	80006f8 <LCD_D+0x20>
	for(int dy = 0; dy <= width; dy++){
 8000760:	69fb      	ldr	r3, [r7, #28]
 8000762:	3301      	adds	r3, #1
 8000764:	61fb      	str	r3, [r7, #28]
 8000766:	7dfb      	ldrb	r3, [r7, #23]
 8000768:	69fa      	ldr	r2, [r7, #28]
 800076a:	429a      	cmp	r2, r3
 800076c:	ddc1      	ble.n	80006f2 <LCD_D+0x1a>
			}
		}
	}
}
 800076e:	bf00      	nop
 8000770:	bf00      	nop
 8000772:	3720      	adds	r7, #32
 8000774:	46bd      	mov	sp, r7
 8000776:	bd80      	pop	{r7, pc}
 8000778:	20000000 	.word	0x20000000

0800077c <LCD_E>:

void LCD_E(uint16_t x0, uint16_t y0) {
 800077c:	b580      	push	{r7, lr}
 800077e:	b088      	sub	sp, #32
 8000780:	af00      	add	r7, sp, #0
 8000782:	4603      	mov	r3, r0
 8000784:	460a      	mov	r2, r1
 8000786:	80fb      	strh	r3, [r7, #6]
 8000788:	4613      	mov	r3, r2
 800078a:	80bb      	strh	r3, [r7, #4]
	const uint8_t width = 15;
 800078c:	230f      	movs	r3, #15
 800078e:	75fb      	strb	r3, [r7, #23]
	for(int dy = 0; dy <= width; dy++){
 8000790:	2300      	movs	r3, #0
 8000792:	61fb      	str	r3, [r7, #28]
 8000794:	e036      	b.n	8000804 <LCD_E+0x88>
		for(int dx = 0; dx <=width; dx++){
 8000796:	2300      	movs	r3, #0
 8000798:	61bb      	str	r3, [r7, #24]
 800079a:	e02c      	b.n	80007f6 <LCD_E+0x7a>
			if ((dx < 4) || (dy <= 3 || dy == 6 || dy == 7 || dy == 8 || dy == 9|| dy >= 12)) {
 800079c:	69bb      	ldr	r3, [r7, #24]
 800079e:	2b03      	cmp	r3, #3
 80007a0:	dd11      	ble.n	80007c6 <LCD_E+0x4a>
 80007a2:	69fb      	ldr	r3, [r7, #28]
 80007a4:	2b03      	cmp	r3, #3
 80007a6:	dd0e      	ble.n	80007c6 <LCD_E+0x4a>
 80007a8:	69fb      	ldr	r3, [r7, #28]
 80007aa:	2b06      	cmp	r3, #6
 80007ac:	d00b      	beq.n	80007c6 <LCD_E+0x4a>
 80007ae:	69fb      	ldr	r3, [r7, #28]
 80007b0:	2b07      	cmp	r3, #7
 80007b2:	d008      	beq.n	80007c6 <LCD_E+0x4a>
 80007b4:	69fb      	ldr	r3, [r7, #28]
 80007b6:	2b08      	cmp	r3, #8
 80007b8:	d005      	beq.n	80007c6 <LCD_E+0x4a>
 80007ba:	69fb      	ldr	r3, [r7, #28]
 80007bc:	2b09      	cmp	r3, #9
 80007be:	d002      	beq.n	80007c6 <LCD_E+0x4a>
 80007c0:	69fb      	ldr	r3, [r7, #28]
 80007c2:	2b0b      	cmp	r3, #11
 80007c4:	dd14      	ble.n	80007f0 <LCD_E+0x74>
				int y = y0 + dy;
 80007c6:	88bb      	ldrh	r3, [r7, #4]
 80007c8:	69fa      	ldr	r2, [r7, #28]
 80007ca:	4413      	add	r3, r2
 80007cc:	613b      	str	r3, [r7, #16]
				int x = x0 + dx;
 80007ce:	88fb      	ldrh	r3, [r7, #6]
 80007d0:	69ba      	ldr	r2, [r7, #24]
 80007d2:	4413      	add	r3, r2
 80007d4:	60fb      	str	r3, [r7, #12]
				LCD_WriteGRAM(COLOR_LTDC, y * LCD_WIDTH + x);
 80007d6:	4b10      	ldr	r3, [pc, #64]	; (8000818 <LCD_E+0x9c>)
 80007d8:	7818      	ldrb	r0, [r3, #0]
 80007da:	693a      	ldr	r2, [r7, #16]
 80007dc:	4613      	mov	r3, r2
 80007de:	011b      	lsls	r3, r3, #4
 80007e0:	1a9b      	subs	r3, r3, r2
 80007e2:	011b      	lsls	r3, r3, #4
 80007e4:	461a      	mov	r2, r3
 80007e6:	68fb      	ldr	r3, [r7, #12]
 80007e8:	4413      	add	r3, r2
 80007ea:	4619      	mov	r1, r3
 80007ec:	f001 fe26 	bl	800243c <LCD_WriteGRAM>
		for(int dx = 0; dx <=width; dx++){
 80007f0:	69bb      	ldr	r3, [r7, #24]
 80007f2:	3301      	adds	r3, #1
 80007f4:	61bb      	str	r3, [r7, #24]
 80007f6:	7dfb      	ldrb	r3, [r7, #23]
 80007f8:	69ba      	ldr	r2, [r7, #24]
 80007fa:	429a      	cmp	r2, r3
 80007fc:	ddce      	ble.n	800079c <LCD_E+0x20>
	for(int dy = 0; dy <= width; dy++){
 80007fe:	69fb      	ldr	r3, [r7, #28]
 8000800:	3301      	adds	r3, #1
 8000802:	61fb      	str	r3, [r7, #28]
 8000804:	7dfb      	ldrb	r3, [r7, #23]
 8000806:	69fa      	ldr	r2, [r7, #28]
 8000808:	429a      	cmp	r2, r3
 800080a:	ddc4      	ble.n	8000796 <LCD_E+0x1a>
			}
		}
	}
}
 800080c:	bf00      	nop
 800080e:	bf00      	nop
 8000810:	3720      	adds	r7, #32
 8000812:	46bd      	mov	sp, r7
 8000814:	bd80      	pop	{r7, pc}
 8000816:	bf00      	nop
 8000818:	20000000 	.word	0x20000000

0800081c <LCD_F>:

void LCD_F(uint16_t x0, uint16_t y0) {
 800081c:	b580      	push	{r7, lr}
 800081e:	b088      	sub	sp, #32
 8000820:	af00      	add	r7, sp, #0
 8000822:	4603      	mov	r3, r0
 8000824:	460a      	mov	r2, r1
 8000826:	80fb      	strh	r3, [r7, #6]
 8000828:	4613      	mov	r3, r2
 800082a:	80bb      	strh	r3, [r7, #4]
	const uint8_t width = 15;
 800082c:	230f      	movs	r3, #15
 800082e:	75fb      	strb	r3, [r7, #23]
	for(int dy = 0; dy <= width; dy++){
 8000830:	2300      	movs	r3, #0
 8000832:	61fb      	str	r3, [r7, #28]
 8000834:	e030      	b.n	8000898 <LCD_F+0x7c>
		for(int dx = 0; dx <=width; dx++){
 8000836:	2300      	movs	r3, #0
 8000838:	61bb      	str	r3, [r7, #24]
 800083a:	e026      	b.n	800088a <LCD_F+0x6e>
			if ((dx <= 3) || (dy <= 3) || (dy >= 6 && dy <= 9 && dx <= 11)) {
 800083c:	69bb      	ldr	r3, [r7, #24]
 800083e:	2b03      	cmp	r3, #3
 8000840:	dd0b      	ble.n	800085a <LCD_F+0x3e>
 8000842:	69fb      	ldr	r3, [r7, #28]
 8000844:	2b03      	cmp	r3, #3
 8000846:	dd08      	ble.n	800085a <LCD_F+0x3e>
 8000848:	69fb      	ldr	r3, [r7, #28]
 800084a:	2b05      	cmp	r3, #5
 800084c:	dd1a      	ble.n	8000884 <LCD_F+0x68>
 800084e:	69fb      	ldr	r3, [r7, #28]
 8000850:	2b09      	cmp	r3, #9
 8000852:	dc17      	bgt.n	8000884 <LCD_F+0x68>
 8000854:	69bb      	ldr	r3, [r7, #24]
 8000856:	2b0b      	cmp	r3, #11
 8000858:	dc14      	bgt.n	8000884 <LCD_F+0x68>
				int y = y0 + dy;
 800085a:	88bb      	ldrh	r3, [r7, #4]
 800085c:	69fa      	ldr	r2, [r7, #28]
 800085e:	4413      	add	r3, r2
 8000860:	613b      	str	r3, [r7, #16]
				int x = x0 + dx;
 8000862:	88fb      	ldrh	r3, [r7, #6]
 8000864:	69ba      	ldr	r2, [r7, #24]
 8000866:	4413      	add	r3, r2
 8000868:	60fb      	str	r3, [r7, #12]
				LCD_WriteGRAM(COLOR_LTDC, y * LCD_WIDTH + x);
 800086a:	4b10      	ldr	r3, [pc, #64]	; (80008ac <LCD_F+0x90>)
 800086c:	7818      	ldrb	r0, [r3, #0]
 800086e:	693a      	ldr	r2, [r7, #16]
 8000870:	4613      	mov	r3, r2
 8000872:	011b      	lsls	r3, r3, #4
 8000874:	1a9b      	subs	r3, r3, r2
 8000876:	011b      	lsls	r3, r3, #4
 8000878:	461a      	mov	r2, r3
 800087a:	68fb      	ldr	r3, [r7, #12]
 800087c:	4413      	add	r3, r2
 800087e:	4619      	mov	r1, r3
 8000880:	f001 fddc 	bl	800243c <LCD_WriteGRAM>
		for(int dx = 0; dx <=width; dx++){
 8000884:	69bb      	ldr	r3, [r7, #24]
 8000886:	3301      	adds	r3, #1
 8000888:	61bb      	str	r3, [r7, #24]
 800088a:	7dfb      	ldrb	r3, [r7, #23]
 800088c:	69ba      	ldr	r2, [r7, #24]
 800088e:	429a      	cmp	r2, r3
 8000890:	ddd4      	ble.n	800083c <LCD_F+0x20>
	for(int dy = 0; dy <= width; dy++){
 8000892:	69fb      	ldr	r3, [r7, #28]
 8000894:	3301      	adds	r3, #1
 8000896:	61fb      	str	r3, [r7, #28]
 8000898:	7dfb      	ldrb	r3, [r7, #23]
 800089a:	69fa      	ldr	r2, [r7, #28]
 800089c:	429a      	cmp	r2, r3
 800089e:	ddca      	ble.n	8000836 <LCD_F+0x1a>
			}
		}
	}
}
 80008a0:	bf00      	nop
 80008a2:	bf00      	nop
 80008a4:	3720      	adds	r7, #32
 80008a6:	46bd      	mov	sp, r7
 80008a8:	bd80      	pop	{r7, pc}
 80008aa:	bf00      	nop
 80008ac:	20000000 	.word	0x20000000

080008b0 <LCD_G>:

void LCD_G(uint16_t x0, uint16_t y0) {
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b088      	sub	sp, #32
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	4603      	mov	r3, r0
 80008b8:	460a      	mov	r2, r1
 80008ba:	80fb      	strh	r3, [r7, #6]
 80008bc:	4613      	mov	r3, r2
 80008be:	80bb      	strh	r3, [r7, #4]
	const uint8_t width = 15;
 80008c0:	230f      	movs	r3, #15
 80008c2:	75fb      	strb	r3, [r7, #23]
	for(int dy = 0; dy <= width; dy++){
 80008c4:	2300      	movs	r3, #0
 80008c6:	61fb      	str	r3, [r7, #28]
 80008c8:	e039      	b.n	800093e <LCD_G+0x8e>
		for(int dx = 0; dx <=width; dx++){
 80008ca:	2300      	movs	r3, #0
 80008cc:	61bb      	str	r3, [r7, #24]
 80008ce:	e02f      	b.n	8000930 <LCD_G+0x80>
			if ((dx <= 3) || (dy <= 3) || (dy >= 12) || (dy >= 6 && dx >= 12) || (dy >= 6 && dy <= 9 && dx >= 5)) {
 80008d0:	69bb      	ldr	r3, [r7, #24]
 80008d2:	2b03      	cmp	r3, #3
 80008d4:	dd14      	ble.n	8000900 <LCD_G+0x50>
 80008d6:	69fb      	ldr	r3, [r7, #28]
 80008d8:	2b03      	cmp	r3, #3
 80008da:	dd11      	ble.n	8000900 <LCD_G+0x50>
 80008dc:	69fb      	ldr	r3, [r7, #28]
 80008de:	2b0b      	cmp	r3, #11
 80008e0:	dc0e      	bgt.n	8000900 <LCD_G+0x50>
 80008e2:	69fb      	ldr	r3, [r7, #28]
 80008e4:	2b05      	cmp	r3, #5
 80008e6:	dd02      	ble.n	80008ee <LCD_G+0x3e>
 80008e8:	69bb      	ldr	r3, [r7, #24]
 80008ea:	2b0b      	cmp	r3, #11
 80008ec:	dc08      	bgt.n	8000900 <LCD_G+0x50>
 80008ee:	69fb      	ldr	r3, [r7, #28]
 80008f0:	2b05      	cmp	r3, #5
 80008f2:	dd1a      	ble.n	800092a <LCD_G+0x7a>
 80008f4:	69fb      	ldr	r3, [r7, #28]
 80008f6:	2b09      	cmp	r3, #9
 80008f8:	dc17      	bgt.n	800092a <LCD_G+0x7a>
 80008fa:	69bb      	ldr	r3, [r7, #24]
 80008fc:	2b04      	cmp	r3, #4
 80008fe:	dd14      	ble.n	800092a <LCD_G+0x7a>
				int y = y0 + dy;
 8000900:	88bb      	ldrh	r3, [r7, #4]
 8000902:	69fa      	ldr	r2, [r7, #28]
 8000904:	4413      	add	r3, r2
 8000906:	613b      	str	r3, [r7, #16]
				int x = x0 + dx;
 8000908:	88fb      	ldrh	r3, [r7, #6]
 800090a:	69ba      	ldr	r2, [r7, #24]
 800090c:	4413      	add	r3, r2
 800090e:	60fb      	str	r3, [r7, #12]
				LCD_WriteGRAM(COLOR_LTDC, y * LCD_WIDTH + x);
 8000910:	4b0f      	ldr	r3, [pc, #60]	; (8000950 <LCD_G+0xa0>)
 8000912:	7818      	ldrb	r0, [r3, #0]
 8000914:	693a      	ldr	r2, [r7, #16]
 8000916:	4613      	mov	r3, r2
 8000918:	011b      	lsls	r3, r3, #4
 800091a:	1a9b      	subs	r3, r3, r2
 800091c:	011b      	lsls	r3, r3, #4
 800091e:	461a      	mov	r2, r3
 8000920:	68fb      	ldr	r3, [r7, #12]
 8000922:	4413      	add	r3, r2
 8000924:	4619      	mov	r1, r3
 8000926:	f001 fd89 	bl	800243c <LCD_WriteGRAM>
		for(int dx = 0; dx <=width; dx++){
 800092a:	69bb      	ldr	r3, [r7, #24]
 800092c:	3301      	adds	r3, #1
 800092e:	61bb      	str	r3, [r7, #24]
 8000930:	7dfb      	ldrb	r3, [r7, #23]
 8000932:	69ba      	ldr	r2, [r7, #24]
 8000934:	429a      	cmp	r2, r3
 8000936:	ddcb      	ble.n	80008d0 <LCD_G+0x20>
	for(int dy = 0; dy <= width; dy++){
 8000938:	69fb      	ldr	r3, [r7, #28]
 800093a:	3301      	adds	r3, #1
 800093c:	61fb      	str	r3, [r7, #28]
 800093e:	7dfb      	ldrb	r3, [r7, #23]
 8000940:	69fa      	ldr	r2, [r7, #28]
 8000942:	429a      	cmp	r2, r3
 8000944:	ddc1      	ble.n	80008ca <LCD_G+0x1a>
			}
		}
	}
}
 8000946:	bf00      	nop
 8000948:	bf00      	nop
 800094a:	3720      	adds	r7, #32
 800094c:	46bd      	mov	sp, r7
 800094e:	bd80      	pop	{r7, pc}
 8000950:	20000000 	.word	0x20000000

08000954 <LCD_H>:

void LCD_H(uint16_t x0, uint16_t y0) {
 8000954:	b580      	push	{r7, lr}
 8000956:	b088      	sub	sp, #32
 8000958:	af00      	add	r7, sp, #0
 800095a:	4603      	mov	r3, r0
 800095c:	460a      	mov	r2, r1
 800095e:	80fb      	strh	r3, [r7, #6]
 8000960:	4613      	mov	r3, r2
 8000962:	80bb      	strh	r3, [r7, #4]
	const uint8_t width = 15;
 8000964:	230f      	movs	r3, #15
 8000966:	75fb      	strb	r3, [r7, #23]
	for(int dy = 0; dy <= width; dy++){
 8000968:	2300      	movs	r3, #0
 800096a:	61fb      	str	r3, [r7, #28]
 800096c:	e033      	b.n	80009d6 <LCD_H+0x82>
		for(int dx = 0; dx <=width; dx++){
 800096e:	2300      	movs	r3, #0
 8000970:	61bb      	str	r3, [r7, #24]
 8000972:	e029      	b.n	80009c8 <LCD_H+0x74>
			if ((dx <= 3 || dx >= 12) || (dy == 6 || dy == 7 || dy == 8 || dy == 9)) {
 8000974:	69bb      	ldr	r3, [r7, #24]
 8000976:	2b03      	cmp	r3, #3
 8000978:	dd0e      	ble.n	8000998 <LCD_H+0x44>
 800097a:	69bb      	ldr	r3, [r7, #24]
 800097c:	2b0b      	cmp	r3, #11
 800097e:	dc0b      	bgt.n	8000998 <LCD_H+0x44>
 8000980:	69fb      	ldr	r3, [r7, #28]
 8000982:	2b06      	cmp	r3, #6
 8000984:	d008      	beq.n	8000998 <LCD_H+0x44>
 8000986:	69fb      	ldr	r3, [r7, #28]
 8000988:	2b07      	cmp	r3, #7
 800098a:	d005      	beq.n	8000998 <LCD_H+0x44>
 800098c:	69fb      	ldr	r3, [r7, #28]
 800098e:	2b08      	cmp	r3, #8
 8000990:	d002      	beq.n	8000998 <LCD_H+0x44>
 8000992:	69fb      	ldr	r3, [r7, #28]
 8000994:	2b09      	cmp	r3, #9
 8000996:	d114      	bne.n	80009c2 <LCD_H+0x6e>
				int y = y0 + dy;
 8000998:	88bb      	ldrh	r3, [r7, #4]
 800099a:	69fa      	ldr	r2, [r7, #28]
 800099c:	4413      	add	r3, r2
 800099e:	613b      	str	r3, [r7, #16]
				int x = x0 + dx;
 80009a0:	88fb      	ldrh	r3, [r7, #6]
 80009a2:	69ba      	ldr	r2, [r7, #24]
 80009a4:	4413      	add	r3, r2
 80009a6:	60fb      	str	r3, [r7, #12]
				LCD_WriteGRAM(COLOR_LTDC, y * LCD_WIDTH + x);
 80009a8:	4b0f      	ldr	r3, [pc, #60]	; (80009e8 <LCD_H+0x94>)
 80009aa:	7818      	ldrb	r0, [r3, #0]
 80009ac:	693a      	ldr	r2, [r7, #16]
 80009ae:	4613      	mov	r3, r2
 80009b0:	011b      	lsls	r3, r3, #4
 80009b2:	1a9b      	subs	r3, r3, r2
 80009b4:	011b      	lsls	r3, r3, #4
 80009b6:	461a      	mov	r2, r3
 80009b8:	68fb      	ldr	r3, [r7, #12]
 80009ba:	4413      	add	r3, r2
 80009bc:	4619      	mov	r1, r3
 80009be:	f001 fd3d 	bl	800243c <LCD_WriteGRAM>
		for(int dx = 0; dx <=width; dx++){
 80009c2:	69bb      	ldr	r3, [r7, #24]
 80009c4:	3301      	adds	r3, #1
 80009c6:	61bb      	str	r3, [r7, #24]
 80009c8:	7dfb      	ldrb	r3, [r7, #23]
 80009ca:	69ba      	ldr	r2, [r7, #24]
 80009cc:	429a      	cmp	r2, r3
 80009ce:	ddd1      	ble.n	8000974 <LCD_H+0x20>
	for(int dy = 0; dy <= width; dy++){
 80009d0:	69fb      	ldr	r3, [r7, #28]
 80009d2:	3301      	adds	r3, #1
 80009d4:	61fb      	str	r3, [r7, #28]
 80009d6:	7dfb      	ldrb	r3, [r7, #23]
 80009d8:	69fa      	ldr	r2, [r7, #28]
 80009da:	429a      	cmp	r2, r3
 80009dc:	ddc7      	ble.n	800096e <LCD_H+0x1a>
			}
		}
	}
}
 80009de:	bf00      	nop
 80009e0:	bf00      	nop
 80009e2:	3720      	adds	r7, #32
 80009e4:	46bd      	mov	sp, r7
 80009e6:	bd80      	pop	{r7, pc}
 80009e8:	20000000 	.word	0x20000000

080009ec <LCD_I>:

void LCD_I(uint16_t x0, uint16_t y0) {
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b088      	sub	sp, #32
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	4603      	mov	r3, r0
 80009f4:	460a      	mov	r2, r1
 80009f6:	80fb      	strh	r3, [r7, #6]
 80009f8:	4613      	mov	r3, r2
 80009fa:	80bb      	strh	r3, [r7, #4]
	const uint8_t width = 15;
 80009fc:	230f      	movs	r3, #15
 80009fe:	75fb      	strb	r3, [r7, #23]
	for(int dy = 0; dy <= width; dy++){
 8000a00:	2300      	movs	r3, #0
 8000a02:	61fb      	str	r3, [r7, #28]
 8000a04:	e02d      	b.n	8000a62 <LCD_I+0x76>
		for(int dx = 0; dx <=width; dx++){
 8000a06:	2300      	movs	r3, #0
 8000a08:	61bb      	str	r3, [r7, #24]
 8000a0a:	e023      	b.n	8000a54 <LCD_I+0x68>
			if ((dy <= 3) || (dy >= 12) || (dx >= 6 && dx <= 9)) {
 8000a0c:	69fb      	ldr	r3, [r7, #28]
 8000a0e:	2b03      	cmp	r3, #3
 8000a10:	dd08      	ble.n	8000a24 <LCD_I+0x38>
 8000a12:	69fb      	ldr	r3, [r7, #28]
 8000a14:	2b0b      	cmp	r3, #11
 8000a16:	dc05      	bgt.n	8000a24 <LCD_I+0x38>
 8000a18:	69bb      	ldr	r3, [r7, #24]
 8000a1a:	2b05      	cmp	r3, #5
 8000a1c:	dd17      	ble.n	8000a4e <LCD_I+0x62>
 8000a1e:	69bb      	ldr	r3, [r7, #24]
 8000a20:	2b09      	cmp	r3, #9
 8000a22:	dc14      	bgt.n	8000a4e <LCD_I+0x62>
				int y = y0 + dy;
 8000a24:	88bb      	ldrh	r3, [r7, #4]
 8000a26:	69fa      	ldr	r2, [r7, #28]
 8000a28:	4413      	add	r3, r2
 8000a2a:	613b      	str	r3, [r7, #16]
				int x = x0 + dx;
 8000a2c:	88fb      	ldrh	r3, [r7, #6]
 8000a2e:	69ba      	ldr	r2, [r7, #24]
 8000a30:	4413      	add	r3, r2
 8000a32:	60fb      	str	r3, [r7, #12]
				LCD_WriteGRAM(COLOR_LTDC, y * LCD_WIDTH + x);
 8000a34:	4b0f      	ldr	r3, [pc, #60]	; (8000a74 <LCD_I+0x88>)
 8000a36:	7818      	ldrb	r0, [r3, #0]
 8000a38:	693a      	ldr	r2, [r7, #16]
 8000a3a:	4613      	mov	r3, r2
 8000a3c:	011b      	lsls	r3, r3, #4
 8000a3e:	1a9b      	subs	r3, r3, r2
 8000a40:	011b      	lsls	r3, r3, #4
 8000a42:	461a      	mov	r2, r3
 8000a44:	68fb      	ldr	r3, [r7, #12]
 8000a46:	4413      	add	r3, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	f001 fcf7 	bl	800243c <LCD_WriteGRAM>
		for(int dx = 0; dx <=width; dx++){
 8000a4e:	69bb      	ldr	r3, [r7, #24]
 8000a50:	3301      	adds	r3, #1
 8000a52:	61bb      	str	r3, [r7, #24]
 8000a54:	7dfb      	ldrb	r3, [r7, #23]
 8000a56:	69ba      	ldr	r2, [r7, #24]
 8000a58:	429a      	cmp	r2, r3
 8000a5a:	ddd7      	ble.n	8000a0c <LCD_I+0x20>
	for(int dy = 0; dy <= width; dy++){
 8000a5c:	69fb      	ldr	r3, [r7, #28]
 8000a5e:	3301      	adds	r3, #1
 8000a60:	61fb      	str	r3, [r7, #28]
 8000a62:	7dfb      	ldrb	r3, [r7, #23]
 8000a64:	69fa      	ldr	r2, [r7, #28]
 8000a66:	429a      	cmp	r2, r3
 8000a68:	ddcd      	ble.n	8000a06 <LCD_I+0x1a>
			}
		}
	}
}
 8000a6a:	bf00      	nop
 8000a6c:	bf00      	nop
 8000a6e:	3720      	adds	r7, #32
 8000a70:	46bd      	mov	sp, r7
 8000a72:	bd80      	pop	{r7, pc}
 8000a74:	20000000 	.word	0x20000000

08000a78 <LCD_J>:

void LCD_J(uint16_t x0, uint16_t y0) {
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b088      	sub	sp, #32
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	4603      	mov	r3, r0
 8000a80:	460a      	mov	r2, r1
 8000a82:	80fb      	strh	r3, [r7, #6]
 8000a84:	4613      	mov	r3, r2
 8000a86:	80bb      	strh	r3, [r7, #4]
	const uint8_t width = 15;
 8000a88:	230f      	movs	r3, #15
 8000a8a:	75fb      	strb	r3, [r7, #23]
	for(int dy = 0; dy <= width; dy++){
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	61fb      	str	r3, [r7, #28]
 8000a90:	e030      	b.n	8000af4 <LCD_J+0x7c>
		for(int dx = 0; dx <=width; dx++){
 8000a92:	2300      	movs	r3, #0
 8000a94:	61bb      	str	r3, [r7, #24]
 8000a96:	e026      	b.n	8000ae6 <LCD_J+0x6e>
			if ((dy <= 3) || (dx >= 6 && dx <= 9) || (dx <= 9 && dy >= 12)) {
 8000a98:	69fb      	ldr	r3, [r7, #28]
 8000a9a:	2b03      	cmp	r3, #3
 8000a9c:	dd0b      	ble.n	8000ab6 <LCD_J+0x3e>
 8000a9e:	69bb      	ldr	r3, [r7, #24]
 8000aa0:	2b05      	cmp	r3, #5
 8000aa2:	dd02      	ble.n	8000aaa <LCD_J+0x32>
 8000aa4:	69bb      	ldr	r3, [r7, #24]
 8000aa6:	2b09      	cmp	r3, #9
 8000aa8:	dd05      	ble.n	8000ab6 <LCD_J+0x3e>
 8000aaa:	69bb      	ldr	r3, [r7, #24]
 8000aac:	2b09      	cmp	r3, #9
 8000aae:	dc17      	bgt.n	8000ae0 <LCD_J+0x68>
 8000ab0:	69fb      	ldr	r3, [r7, #28]
 8000ab2:	2b0b      	cmp	r3, #11
 8000ab4:	dd14      	ble.n	8000ae0 <LCD_J+0x68>
				int y = y0 + dy;
 8000ab6:	88bb      	ldrh	r3, [r7, #4]
 8000ab8:	69fa      	ldr	r2, [r7, #28]
 8000aba:	4413      	add	r3, r2
 8000abc:	613b      	str	r3, [r7, #16]
				int x = x0 + dx;
 8000abe:	88fb      	ldrh	r3, [r7, #6]
 8000ac0:	69ba      	ldr	r2, [r7, #24]
 8000ac2:	4413      	add	r3, r2
 8000ac4:	60fb      	str	r3, [r7, #12]
				LCD_WriteGRAM(COLOR_LTDC, y * LCD_WIDTH + x);
 8000ac6:	4b10      	ldr	r3, [pc, #64]	; (8000b08 <LCD_J+0x90>)
 8000ac8:	7818      	ldrb	r0, [r3, #0]
 8000aca:	693a      	ldr	r2, [r7, #16]
 8000acc:	4613      	mov	r3, r2
 8000ace:	011b      	lsls	r3, r3, #4
 8000ad0:	1a9b      	subs	r3, r3, r2
 8000ad2:	011b      	lsls	r3, r3, #4
 8000ad4:	461a      	mov	r2, r3
 8000ad6:	68fb      	ldr	r3, [r7, #12]
 8000ad8:	4413      	add	r3, r2
 8000ada:	4619      	mov	r1, r3
 8000adc:	f001 fcae 	bl	800243c <LCD_WriteGRAM>
		for(int dx = 0; dx <=width; dx++){
 8000ae0:	69bb      	ldr	r3, [r7, #24]
 8000ae2:	3301      	adds	r3, #1
 8000ae4:	61bb      	str	r3, [r7, #24]
 8000ae6:	7dfb      	ldrb	r3, [r7, #23]
 8000ae8:	69ba      	ldr	r2, [r7, #24]
 8000aea:	429a      	cmp	r2, r3
 8000aec:	ddd4      	ble.n	8000a98 <LCD_J+0x20>
	for(int dy = 0; dy <= width; dy++){
 8000aee:	69fb      	ldr	r3, [r7, #28]
 8000af0:	3301      	adds	r3, #1
 8000af2:	61fb      	str	r3, [r7, #28]
 8000af4:	7dfb      	ldrb	r3, [r7, #23]
 8000af6:	69fa      	ldr	r2, [r7, #28]
 8000af8:	429a      	cmp	r2, r3
 8000afa:	ddca      	ble.n	8000a92 <LCD_J+0x1a>
			}
		}
	}
}
 8000afc:	bf00      	nop
 8000afe:	bf00      	nop
 8000b00:	3720      	adds	r7, #32
 8000b02:	46bd      	mov	sp, r7
 8000b04:	bd80      	pop	{r7, pc}
 8000b06:	bf00      	nop
 8000b08:	20000000 	.word	0x20000000

08000b0c <LCD_K>:

void LCD_K(uint16_t x0, uint16_t y0) {
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b088      	sub	sp, #32
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	4603      	mov	r3, r0
 8000b14:	460a      	mov	r2, r1
 8000b16:	80fb      	strh	r3, [r7, #6]
 8000b18:	4613      	mov	r3, r2
 8000b1a:	80bb      	strh	r3, [r7, #4]
	const uint8_t width = 15;
 8000b1c:	230f      	movs	r3, #15
 8000b1e:	75fb      	strb	r3, [r7, #23]
	for(int dy = 0; dy <= width; dy++){
 8000b20:	2300      	movs	r3, #0
 8000b22:	61fb      	str	r3, [r7, #28]
 8000b24:	e054      	b.n	8000bd0 <LCD_K+0xc4>
		for(int dx = 0; dx <=width; dx++){
 8000b26:	2300      	movs	r3, #0
 8000b28:	61bb      	str	r3, [r7, #24]
 8000b2a:	e04a      	b.n	8000bc2 <LCD_K+0xb6>
			if ((dx <= 3) || (dx >= 12 && dy >= 12) || (dx >= 8 && dx <= 11 && dy >= 8 && dy <= 11) || (dx >= 4 && dx <= 7 && dy >= 4 && dy <= 7) || (dx >= 11 && dy <= 3) || (dx >= 8 && dx <= 11 && dy >= 4 && dy <= 7)) {
 8000b2c:	69bb      	ldr	r3, [r7, #24]
 8000b2e:	2b03      	cmp	r3, #3
 8000b30:	dd2f      	ble.n	8000b92 <LCD_K+0x86>
 8000b32:	69bb      	ldr	r3, [r7, #24]
 8000b34:	2b0b      	cmp	r3, #11
 8000b36:	dd02      	ble.n	8000b3e <LCD_K+0x32>
 8000b38:	69fb      	ldr	r3, [r7, #28]
 8000b3a:	2b0b      	cmp	r3, #11
 8000b3c:	dc29      	bgt.n	8000b92 <LCD_K+0x86>
 8000b3e:	69bb      	ldr	r3, [r7, #24]
 8000b40:	2b07      	cmp	r3, #7
 8000b42:	dd08      	ble.n	8000b56 <LCD_K+0x4a>
 8000b44:	69bb      	ldr	r3, [r7, #24]
 8000b46:	2b0b      	cmp	r3, #11
 8000b48:	dc05      	bgt.n	8000b56 <LCD_K+0x4a>
 8000b4a:	69fb      	ldr	r3, [r7, #28]
 8000b4c:	2b07      	cmp	r3, #7
 8000b4e:	dd02      	ble.n	8000b56 <LCD_K+0x4a>
 8000b50:	69fb      	ldr	r3, [r7, #28]
 8000b52:	2b0b      	cmp	r3, #11
 8000b54:	dd1d      	ble.n	8000b92 <LCD_K+0x86>
 8000b56:	69bb      	ldr	r3, [r7, #24]
 8000b58:	2b03      	cmp	r3, #3
 8000b5a:	dd08      	ble.n	8000b6e <LCD_K+0x62>
 8000b5c:	69bb      	ldr	r3, [r7, #24]
 8000b5e:	2b07      	cmp	r3, #7
 8000b60:	dc05      	bgt.n	8000b6e <LCD_K+0x62>
 8000b62:	69fb      	ldr	r3, [r7, #28]
 8000b64:	2b03      	cmp	r3, #3
 8000b66:	dd02      	ble.n	8000b6e <LCD_K+0x62>
 8000b68:	69fb      	ldr	r3, [r7, #28]
 8000b6a:	2b07      	cmp	r3, #7
 8000b6c:	dd11      	ble.n	8000b92 <LCD_K+0x86>
 8000b6e:	69bb      	ldr	r3, [r7, #24]
 8000b70:	2b0a      	cmp	r3, #10
 8000b72:	dd02      	ble.n	8000b7a <LCD_K+0x6e>
 8000b74:	69fb      	ldr	r3, [r7, #28]
 8000b76:	2b03      	cmp	r3, #3
 8000b78:	dd0b      	ble.n	8000b92 <LCD_K+0x86>
 8000b7a:	69bb      	ldr	r3, [r7, #24]
 8000b7c:	2b07      	cmp	r3, #7
 8000b7e:	dd1d      	ble.n	8000bbc <LCD_K+0xb0>
 8000b80:	69bb      	ldr	r3, [r7, #24]
 8000b82:	2b0b      	cmp	r3, #11
 8000b84:	dc1a      	bgt.n	8000bbc <LCD_K+0xb0>
 8000b86:	69fb      	ldr	r3, [r7, #28]
 8000b88:	2b03      	cmp	r3, #3
 8000b8a:	dd17      	ble.n	8000bbc <LCD_K+0xb0>
 8000b8c:	69fb      	ldr	r3, [r7, #28]
 8000b8e:	2b07      	cmp	r3, #7
 8000b90:	dc14      	bgt.n	8000bbc <LCD_K+0xb0>
				int y = y0 + dy;
 8000b92:	88bb      	ldrh	r3, [r7, #4]
 8000b94:	69fa      	ldr	r2, [r7, #28]
 8000b96:	4413      	add	r3, r2
 8000b98:	613b      	str	r3, [r7, #16]
				int x = x0 + dx;
 8000b9a:	88fb      	ldrh	r3, [r7, #6]
 8000b9c:	69ba      	ldr	r2, [r7, #24]
 8000b9e:	4413      	add	r3, r2
 8000ba0:	60fb      	str	r3, [r7, #12]
				LCD_WriteGRAM(COLOR_LTDC, y * LCD_WIDTH + x);
 8000ba2:	4b10      	ldr	r3, [pc, #64]	; (8000be4 <LCD_K+0xd8>)
 8000ba4:	7818      	ldrb	r0, [r3, #0]
 8000ba6:	693a      	ldr	r2, [r7, #16]
 8000ba8:	4613      	mov	r3, r2
 8000baa:	011b      	lsls	r3, r3, #4
 8000bac:	1a9b      	subs	r3, r3, r2
 8000bae:	011b      	lsls	r3, r3, #4
 8000bb0:	461a      	mov	r2, r3
 8000bb2:	68fb      	ldr	r3, [r7, #12]
 8000bb4:	4413      	add	r3, r2
 8000bb6:	4619      	mov	r1, r3
 8000bb8:	f001 fc40 	bl	800243c <LCD_WriteGRAM>
		for(int dx = 0; dx <=width; dx++){
 8000bbc:	69bb      	ldr	r3, [r7, #24]
 8000bbe:	3301      	adds	r3, #1
 8000bc0:	61bb      	str	r3, [r7, #24]
 8000bc2:	7dfb      	ldrb	r3, [r7, #23]
 8000bc4:	69ba      	ldr	r2, [r7, #24]
 8000bc6:	429a      	cmp	r2, r3
 8000bc8:	ddb0      	ble.n	8000b2c <LCD_K+0x20>
	for(int dy = 0; dy <= width; dy++){
 8000bca:	69fb      	ldr	r3, [r7, #28]
 8000bcc:	3301      	adds	r3, #1
 8000bce:	61fb      	str	r3, [r7, #28]
 8000bd0:	7dfb      	ldrb	r3, [r7, #23]
 8000bd2:	69fa      	ldr	r2, [r7, #28]
 8000bd4:	429a      	cmp	r2, r3
 8000bd6:	dda6      	ble.n	8000b26 <LCD_K+0x1a>
			}
		}
	}
}
 8000bd8:	bf00      	nop
 8000bda:	bf00      	nop
 8000bdc:	3720      	adds	r7, #32
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	bf00      	nop
 8000be4:	20000000 	.word	0x20000000

08000be8 <LCD_L>:

void LCD_L(uint16_t x0, uint16_t y0) {
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b088      	sub	sp, #32
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	4603      	mov	r3, r0
 8000bf0:	460a      	mov	r2, r1
 8000bf2:	80fb      	strh	r3, [r7, #6]
 8000bf4:	4613      	mov	r3, r2
 8000bf6:	80bb      	strh	r3, [r7, #4]
	const uint8_t width = 15;
 8000bf8:	230f      	movs	r3, #15
 8000bfa:	75fb      	strb	r3, [r7, #23]
	for(int dy = 0; dy <= width; dy++){
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	61fb      	str	r3, [r7, #28]
 8000c00:	e027      	b.n	8000c52 <LCD_L+0x6a>
		for(int dx = 0; dx <=width; dx++){
 8000c02:	2300      	movs	r3, #0
 8000c04:	61bb      	str	r3, [r7, #24]
 8000c06:	e01d      	b.n	8000c44 <LCD_L+0x5c>
			if ((dx <= 3) || (dy >= 12)) {
 8000c08:	69bb      	ldr	r3, [r7, #24]
 8000c0a:	2b03      	cmp	r3, #3
 8000c0c:	dd02      	ble.n	8000c14 <LCD_L+0x2c>
 8000c0e:	69fb      	ldr	r3, [r7, #28]
 8000c10:	2b0b      	cmp	r3, #11
 8000c12:	dd14      	ble.n	8000c3e <LCD_L+0x56>
				int y = y0 + dy;
 8000c14:	88bb      	ldrh	r3, [r7, #4]
 8000c16:	69fa      	ldr	r2, [r7, #28]
 8000c18:	4413      	add	r3, r2
 8000c1a:	613b      	str	r3, [r7, #16]
				int x = x0 + dx;
 8000c1c:	88fb      	ldrh	r3, [r7, #6]
 8000c1e:	69ba      	ldr	r2, [r7, #24]
 8000c20:	4413      	add	r3, r2
 8000c22:	60fb      	str	r3, [r7, #12]
				LCD_WriteGRAM(COLOR_LTDC, y * LCD_WIDTH + x);
 8000c24:	4b0f      	ldr	r3, [pc, #60]	; (8000c64 <LCD_L+0x7c>)
 8000c26:	7818      	ldrb	r0, [r3, #0]
 8000c28:	693a      	ldr	r2, [r7, #16]
 8000c2a:	4613      	mov	r3, r2
 8000c2c:	011b      	lsls	r3, r3, #4
 8000c2e:	1a9b      	subs	r3, r3, r2
 8000c30:	011b      	lsls	r3, r3, #4
 8000c32:	461a      	mov	r2, r3
 8000c34:	68fb      	ldr	r3, [r7, #12]
 8000c36:	4413      	add	r3, r2
 8000c38:	4619      	mov	r1, r3
 8000c3a:	f001 fbff 	bl	800243c <LCD_WriteGRAM>
		for(int dx = 0; dx <=width; dx++){
 8000c3e:	69bb      	ldr	r3, [r7, #24]
 8000c40:	3301      	adds	r3, #1
 8000c42:	61bb      	str	r3, [r7, #24]
 8000c44:	7dfb      	ldrb	r3, [r7, #23]
 8000c46:	69ba      	ldr	r2, [r7, #24]
 8000c48:	429a      	cmp	r2, r3
 8000c4a:	dddd      	ble.n	8000c08 <LCD_L+0x20>
	for(int dy = 0; dy <= width; dy++){
 8000c4c:	69fb      	ldr	r3, [r7, #28]
 8000c4e:	3301      	adds	r3, #1
 8000c50:	61fb      	str	r3, [r7, #28]
 8000c52:	7dfb      	ldrb	r3, [r7, #23]
 8000c54:	69fa      	ldr	r2, [r7, #28]
 8000c56:	429a      	cmp	r2, r3
 8000c58:	ddd3      	ble.n	8000c02 <LCD_L+0x1a>
			}
		}
	}
}
 8000c5a:	bf00      	nop
 8000c5c:	bf00      	nop
 8000c5e:	3720      	adds	r7, #32
 8000c60:	46bd      	mov	sp, r7
 8000c62:	bd80      	pop	{r7, pc}
 8000c64:	20000000 	.word	0x20000000

08000c68 <LCD_M>:

void LCD_M(uint16_t x0, uint16_t y0) {
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b088      	sub	sp, #32
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	4603      	mov	r3, r0
 8000c70:	460a      	mov	r2, r1
 8000c72:	80fb      	strh	r3, [r7, #6]
 8000c74:	4613      	mov	r3, r2
 8000c76:	80bb      	strh	r3, [r7, #4]
	const uint8_t width = 15;
 8000c78:	230f      	movs	r3, #15
 8000c7a:	75fb      	strb	r3, [r7, #23]
	for(int dy = 0; dy <= width; dy++){
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	61fb      	str	r3, [r7, #28]
 8000c80:	e04b      	b.n	8000d1a <LCD_M+0xb2>
		for(int dx = 0; dx <=width; dx++){
 8000c82:	2300      	movs	r3, #0
 8000c84:	61bb      	str	r3, [r7, #24]
 8000c86:	e041      	b.n	8000d0c <LCD_M+0xa4>
			if ((dx <= 3) || (dx >= 12) || ((dx >= 6 && dx <= 9) && (dy >= 6 && dy <= 9)) || ((dx >= 3 && dx <= 6) && (dy >= 3 && dy <= 6)) || ((dx >= 9 && dx <= 12) && (dy >= 3 && dy <= 6))) {
 8000c88:	69bb      	ldr	r3, [r7, #24]
 8000c8a:	2b03      	cmp	r3, #3
 8000c8c:	dd26      	ble.n	8000cdc <LCD_M+0x74>
 8000c8e:	69bb      	ldr	r3, [r7, #24]
 8000c90:	2b0b      	cmp	r3, #11
 8000c92:	dc23      	bgt.n	8000cdc <LCD_M+0x74>
 8000c94:	69bb      	ldr	r3, [r7, #24]
 8000c96:	2b05      	cmp	r3, #5
 8000c98:	dd08      	ble.n	8000cac <LCD_M+0x44>
 8000c9a:	69bb      	ldr	r3, [r7, #24]
 8000c9c:	2b09      	cmp	r3, #9
 8000c9e:	dc05      	bgt.n	8000cac <LCD_M+0x44>
 8000ca0:	69fb      	ldr	r3, [r7, #28]
 8000ca2:	2b05      	cmp	r3, #5
 8000ca4:	dd02      	ble.n	8000cac <LCD_M+0x44>
 8000ca6:	69fb      	ldr	r3, [r7, #28]
 8000ca8:	2b09      	cmp	r3, #9
 8000caa:	dd17      	ble.n	8000cdc <LCD_M+0x74>
 8000cac:	69bb      	ldr	r3, [r7, #24]
 8000cae:	2b02      	cmp	r3, #2
 8000cb0:	dd08      	ble.n	8000cc4 <LCD_M+0x5c>
 8000cb2:	69bb      	ldr	r3, [r7, #24]
 8000cb4:	2b06      	cmp	r3, #6
 8000cb6:	dc05      	bgt.n	8000cc4 <LCD_M+0x5c>
 8000cb8:	69fb      	ldr	r3, [r7, #28]
 8000cba:	2b02      	cmp	r3, #2
 8000cbc:	dd02      	ble.n	8000cc4 <LCD_M+0x5c>
 8000cbe:	69fb      	ldr	r3, [r7, #28]
 8000cc0:	2b06      	cmp	r3, #6
 8000cc2:	dd0b      	ble.n	8000cdc <LCD_M+0x74>
 8000cc4:	69bb      	ldr	r3, [r7, #24]
 8000cc6:	2b08      	cmp	r3, #8
 8000cc8:	dd1d      	ble.n	8000d06 <LCD_M+0x9e>
 8000cca:	69bb      	ldr	r3, [r7, #24]
 8000ccc:	2b0c      	cmp	r3, #12
 8000cce:	dc1a      	bgt.n	8000d06 <LCD_M+0x9e>
 8000cd0:	69fb      	ldr	r3, [r7, #28]
 8000cd2:	2b02      	cmp	r3, #2
 8000cd4:	dd17      	ble.n	8000d06 <LCD_M+0x9e>
 8000cd6:	69fb      	ldr	r3, [r7, #28]
 8000cd8:	2b06      	cmp	r3, #6
 8000cda:	dc14      	bgt.n	8000d06 <LCD_M+0x9e>
				int y = y0 + dy;
 8000cdc:	88bb      	ldrh	r3, [r7, #4]
 8000cde:	69fa      	ldr	r2, [r7, #28]
 8000ce0:	4413      	add	r3, r2
 8000ce2:	613b      	str	r3, [r7, #16]
				int x = x0 + dx;
 8000ce4:	88fb      	ldrh	r3, [r7, #6]
 8000ce6:	69ba      	ldr	r2, [r7, #24]
 8000ce8:	4413      	add	r3, r2
 8000cea:	60fb      	str	r3, [r7, #12]
				LCD_WriteGRAM(COLOR_LTDC, y * LCD_WIDTH + x);
 8000cec:	4b0f      	ldr	r3, [pc, #60]	; (8000d2c <LCD_M+0xc4>)
 8000cee:	7818      	ldrb	r0, [r3, #0]
 8000cf0:	693a      	ldr	r2, [r7, #16]
 8000cf2:	4613      	mov	r3, r2
 8000cf4:	011b      	lsls	r3, r3, #4
 8000cf6:	1a9b      	subs	r3, r3, r2
 8000cf8:	011b      	lsls	r3, r3, #4
 8000cfa:	461a      	mov	r2, r3
 8000cfc:	68fb      	ldr	r3, [r7, #12]
 8000cfe:	4413      	add	r3, r2
 8000d00:	4619      	mov	r1, r3
 8000d02:	f001 fb9b 	bl	800243c <LCD_WriteGRAM>
		for(int dx = 0; dx <=width; dx++){
 8000d06:	69bb      	ldr	r3, [r7, #24]
 8000d08:	3301      	adds	r3, #1
 8000d0a:	61bb      	str	r3, [r7, #24]
 8000d0c:	7dfb      	ldrb	r3, [r7, #23]
 8000d0e:	69ba      	ldr	r2, [r7, #24]
 8000d10:	429a      	cmp	r2, r3
 8000d12:	ddb9      	ble.n	8000c88 <LCD_M+0x20>
	for(int dy = 0; dy <= width; dy++){
 8000d14:	69fb      	ldr	r3, [r7, #28]
 8000d16:	3301      	adds	r3, #1
 8000d18:	61fb      	str	r3, [r7, #28]
 8000d1a:	7dfb      	ldrb	r3, [r7, #23]
 8000d1c:	69fa      	ldr	r2, [r7, #28]
 8000d1e:	429a      	cmp	r2, r3
 8000d20:	ddaf      	ble.n	8000c82 <LCD_M+0x1a>
			}
		}
	}
}
 8000d22:	bf00      	nop
 8000d24:	bf00      	nop
 8000d26:	3720      	adds	r7, #32
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	bd80      	pop	{r7, pc}
 8000d2c:	20000000 	.word	0x20000000

08000d30 <LCD_N>:

void LCD_N(uint16_t x0, uint16_t y0) {
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b088      	sub	sp, #32
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	4603      	mov	r3, r0
 8000d38:	460a      	mov	r2, r1
 8000d3a:	80fb      	strh	r3, [r7, #6]
 8000d3c:	4613      	mov	r3, r2
 8000d3e:	80bb      	strh	r3, [r7, #4]
	const uint8_t width = 15;
 8000d40:	230f      	movs	r3, #15
 8000d42:	75fb      	strb	r3, [r7, #23]
	for(int dy = 0; dy <= width; dy++){
 8000d44:	2300      	movs	r3, #0
 8000d46:	61fb      	str	r3, [r7, #28]
 8000d48:	e04b      	b.n	8000de2 <LCD_N+0xb2>
		for(int dx = 0; dx <=width; dx++){
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	61bb      	str	r3, [r7, #24]
 8000d4e:	e041      	b.n	8000dd4 <LCD_N+0xa4>
			if ((dx <= 3) || (dx >= 12) || ((dx >= 6 && dx <= 9) && (dy >= 6 && dy <= 9)) || ((dx >= 3 && dx <= 6) && (dy >= 3 && dy <= 6)) || ((dx >= 9 && dx <= 12) && (dy >= 9 && dy <= 12))) {
 8000d50:	69bb      	ldr	r3, [r7, #24]
 8000d52:	2b03      	cmp	r3, #3
 8000d54:	dd26      	ble.n	8000da4 <LCD_N+0x74>
 8000d56:	69bb      	ldr	r3, [r7, #24]
 8000d58:	2b0b      	cmp	r3, #11
 8000d5a:	dc23      	bgt.n	8000da4 <LCD_N+0x74>
 8000d5c:	69bb      	ldr	r3, [r7, #24]
 8000d5e:	2b05      	cmp	r3, #5
 8000d60:	dd08      	ble.n	8000d74 <LCD_N+0x44>
 8000d62:	69bb      	ldr	r3, [r7, #24]
 8000d64:	2b09      	cmp	r3, #9
 8000d66:	dc05      	bgt.n	8000d74 <LCD_N+0x44>
 8000d68:	69fb      	ldr	r3, [r7, #28]
 8000d6a:	2b05      	cmp	r3, #5
 8000d6c:	dd02      	ble.n	8000d74 <LCD_N+0x44>
 8000d6e:	69fb      	ldr	r3, [r7, #28]
 8000d70:	2b09      	cmp	r3, #9
 8000d72:	dd17      	ble.n	8000da4 <LCD_N+0x74>
 8000d74:	69bb      	ldr	r3, [r7, #24]
 8000d76:	2b02      	cmp	r3, #2
 8000d78:	dd08      	ble.n	8000d8c <LCD_N+0x5c>
 8000d7a:	69bb      	ldr	r3, [r7, #24]
 8000d7c:	2b06      	cmp	r3, #6
 8000d7e:	dc05      	bgt.n	8000d8c <LCD_N+0x5c>
 8000d80:	69fb      	ldr	r3, [r7, #28]
 8000d82:	2b02      	cmp	r3, #2
 8000d84:	dd02      	ble.n	8000d8c <LCD_N+0x5c>
 8000d86:	69fb      	ldr	r3, [r7, #28]
 8000d88:	2b06      	cmp	r3, #6
 8000d8a:	dd0b      	ble.n	8000da4 <LCD_N+0x74>
 8000d8c:	69bb      	ldr	r3, [r7, #24]
 8000d8e:	2b08      	cmp	r3, #8
 8000d90:	dd1d      	ble.n	8000dce <LCD_N+0x9e>
 8000d92:	69bb      	ldr	r3, [r7, #24]
 8000d94:	2b0c      	cmp	r3, #12
 8000d96:	dc1a      	bgt.n	8000dce <LCD_N+0x9e>
 8000d98:	69fb      	ldr	r3, [r7, #28]
 8000d9a:	2b08      	cmp	r3, #8
 8000d9c:	dd17      	ble.n	8000dce <LCD_N+0x9e>
 8000d9e:	69fb      	ldr	r3, [r7, #28]
 8000da0:	2b0c      	cmp	r3, #12
 8000da2:	dc14      	bgt.n	8000dce <LCD_N+0x9e>
				int y = y0 + dy;
 8000da4:	88bb      	ldrh	r3, [r7, #4]
 8000da6:	69fa      	ldr	r2, [r7, #28]
 8000da8:	4413      	add	r3, r2
 8000daa:	613b      	str	r3, [r7, #16]
				int x = x0 + dx;
 8000dac:	88fb      	ldrh	r3, [r7, #6]
 8000dae:	69ba      	ldr	r2, [r7, #24]
 8000db0:	4413      	add	r3, r2
 8000db2:	60fb      	str	r3, [r7, #12]
				LCD_WriteGRAM(COLOR_LTDC, y * LCD_WIDTH + x);
 8000db4:	4b0f      	ldr	r3, [pc, #60]	; (8000df4 <LCD_N+0xc4>)
 8000db6:	7818      	ldrb	r0, [r3, #0]
 8000db8:	693a      	ldr	r2, [r7, #16]
 8000dba:	4613      	mov	r3, r2
 8000dbc:	011b      	lsls	r3, r3, #4
 8000dbe:	1a9b      	subs	r3, r3, r2
 8000dc0:	011b      	lsls	r3, r3, #4
 8000dc2:	461a      	mov	r2, r3
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	4413      	add	r3, r2
 8000dc8:	4619      	mov	r1, r3
 8000dca:	f001 fb37 	bl	800243c <LCD_WriteGRAM>
		for(int dx = 0; dx <=width; dx++){
 8000dce:	69bb      	ldr	r3, [r7, #24]
 8000dd0:	3301      	adds	r3, #1
 8000dd2:	61bb      	str	r3, [r7, #24]
 8000dd4:	7dfb      	ldrb	r3, [r7, #23]
 8000dd6:	69ba      	ldr	r2, [r7, #24]
 8000dd8:	429a      	cmp	r2, r3
 8000dda:	ddb9      	ble.n	8000d50 <LCD_N+0x20>
	for(int dy = 0; dy <= width; dy++){
 8000ddc:	69fb      	ldr	r3, [r7, #28]
 8000dde:	3301      	adds	r3, #1
 8000de0:	61fb      	str	r3, [r7, #28]
 8000de2:	7dfb      	ldrb	r3, [r7, #23]
 8000de4:	69fa      	ldr	r2, [r7, #28]
 8000de6:	429a      	cmp	r2, r3
 8000de8:	ddaf      	ble.n	8000d4a <LCD_N+0x1a>
			}
		}
	}
}
 8000dea:	bf00      	nop
 8000dec:	bf00      	nop
 8000dee:	3720      	adds	r7, #32
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bd80      	pop	{r7, pc}
 8000df4:	20000000 	.word	0x20000000

08000df8 <LCD_O>:

void LCD_O(uint16_t x0, uint16_t y0) {
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b088      	sub	sp, #32
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	4603      	mov	r3, r0
 8000e00:	460a      	mov	r2, r1
 8000e02:	80fb      	strh	r3, [r7, #6]
 8000e04:	4613      	mov	r3, r2
 8000e06:	80bb      	strh	r3, [r7, #4]
	const uint8_t width = 15;
 8000e08:	230f      	movs	r3, #15
 8000e0a:	75fb      	strb	r3, [r7, #23]
	for(int dy = 0; dy <= width; dy++){
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	61fb      	str	r3, [r7, #28]
 8000e10:	e02d      	b.n	8000e6e <LCD_O+0x76>
		for(int dx = 0; dx <=width; dx++){
 8000e12:	2300      	movs	r3, #0
 8000e14:	61bb      	str	r3, [r7, #24]
 8000e16:	e023      	b.n	8000e60 <LCD_O+0x68>
			if ((dx <= 3 || dx >= 12) || (dy <= 3 || dy >= 12)) {
 8000e18:	69bb      	ldr	r3, [r7, #24]
 8000e1a:	2b03      	cmp	r3, #3
 8000e1c:	dd08      	ble.n	8000e30 <LCD_O+0x38>
 8000e1e:	69bb      	ldr	r3, [r7, #24]
 8000e20:	2b0b      	cmp	r3, #11
 8000e22:	dc05      	bgt.n	8000e30 <LCD_O+0x38>
 8000e24:	69fb      	ldr	r3, [r7, #28]
 8000e26:	2b03      	cmp	r3, #3
 8000e28:	dd02      	ble.n	8000e30 <LCD_O+0x38>
 8000e2a:	69fb      	ldr	r3, [r7, #28]
 8000e2c:	2b0b      	cmp	r3, #11
 8000e2e:	dd14      	ble.n	8000e5a <LCD_O+0x62>
				int y = y0 + dy;
 8000e30:	88bb      	ldrh	r3, [r7, #4]
 8000e32:	69fa      	ldr	r2, [r7, #28]
 8000e34:	4413      	add	r3, r2
 8000e36:	613b      	str	r3, [r7, #16]
				int x = x0 + dx;
 8000e38:	88fb      	ldrh	r3, [r7, #6]
 8000e3a:	69ba      	ldr	r2, [r7, #24]
 8000e3c:	4413      	add	r3, r2
 8000e3e:	60fb      	str	r3, [r7, #12]
				LCD_WriteGRAM(COLOR_LTDC, y * LCD_WIDTH + x);
 8000e40:	4b0f      	ldr	r3, [pc, #60]	; (8000e80 <LCD_O+0x88>)
 8000e42:	7818      	ldrb	r0, [r3, #0]
 8000e44:	693a      	ldr	r2, [r7, #16]
 8000e46:	4613      	mov	r3, r2
 8000e48:	011b      	lsls	r3, r3, #4
 8000e4a:	1a9b      	subs	r3, r3, r2
 8000e4c:	011b      	lsls	r3, r3, #4
 8000e4e:	461a      	mov	r2, r3
 8000e50:	68fb      	ldr	r3, [r7, #12]
 8000e52:	4413      	add	r3, r2
 8000e54:	4619      	mov	r1, r3
 8000e56:	f001 faf1 	bl	800243c <LCD_WriteGRAM>
		for(int dx = 0; dx <=width; dx++){
 8000e5a:	69bb      	ldr	r3, [r7, #24]
 8000e5c:	3301      	adds	r3, #1
 8000e5e:	61bb      	str	r3, [r7, #24]
 8000e60:	7dfb      	ldrb	r3, [r7, #23]
 8000e62:	69ba      	ldr	r2, [r7, #24]
 8000e64:	429a      	cmp	r2, r3
 8000e66:	ddd7      	ble.n	8000e18 <LCD_O+0x20>
	for(int dy = 0; dy <= width; dy++){
 8000e68:	69fb      	ldr	r3, [r7, #28]
 8000e6a:	3301      	adds	r3, #1
 8000e6c:	61fb      	str	r3, [r7, #28]
 8000e6e:	7dfb      	ldrb	r3, [r7, #23]
 8000e70:	69fa      	ldr	r2, [r7, #28]
 8000e72:	429a      	cmp	r2, r3
 8000e74:	ddcd      	ble.n	8000e12 <LCD_O+0x1a>
			}
		}
	}
}
 8000e76:	bf00      	nop
 8000e78:	bf00      	nop
 8000e7a:	3720      	adds	r7, #32
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bd80      	pop	{r7, pc}
 8000e80:	20000000 	.word	0x20000000

08000e84 <LCD_P>:

void LCD_P(uint16_t x0, uint16_t y0) {
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b088      	sub	sp, #32
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	460a      	mov	r2, r1
 8000e8e:	80fb      	strh	r3, [r7, #6]
 8000e90:	4613      	mov	r3, r2
 8000e92:	80bb      	strh	r3, [r7, #4]
	const uint8_t width = 15;
 8000e94:	230f      	movs	r3, #15
 8000e96:	75fb      	strb	r3, [r7, #23]
	for(int dy = 0; dy <= width; dy++){
 8000e98:	2300      	movs	r3, #0
 8000e9a:	61fb      	str	r3, [r7, #28]
 8000e9c:	e03c      	b.n	8000f18 <LCD_P+0x94>
		for(int dx = 0; dx <=width; dx++){
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	61bb      	str	r3, [r7, #24]
 8000ea2:	e032      	b.n	8000f0a <LCD_P+0x86>
			if ((dx <= 3) || (dy <= 3 && dx <= 11) || ((dy >= 6 && dy <= 9) && dx <= 11) || (dx >= 12 && (dy >= 3 && dy <= 6))) {
 8000ea4:	69bb      	ldr	r3, [r7, #24]
 8000ea6:	2b03      	cmp	r3, #3
 8000ea8:	dd17      	ble.n	8000eda <LCD_P+0x56>
 8000eaa:	69fb      	ldr	r3, [r7, #28]
 8000eac:	2b03      	cmp	r3, #3
 8000eae:	dc02      	bgt.n	8000eb6 <LCD_P+0x32>
 8000eb0:	69bb      	ldr	r3, [r7, #24]
 8000eb2:	2b0b      	cmp	r3, #11
 8000eb4:	dd11      	ble.n	8000eda <LCD_P+0x56>
 8000eb6:	69fb      	ldr	r3, [r7, #28]
 8000eb8:	2b05      	cmp	r3, #5
 8000eba:	dd05      	ble.n	8000ec8 <LCD_P+0x44>
 8000ebc:	69fb      	ldr	r3, [r7, #28]
 8000ebe:	2b09      	cmp	r3, #9
 8000ec0:	dc02      	bgt.n	8000ec8 <LCD_P+0x44>
 8000ec2:	69bb      	ldr	r3, [r7, #24]
 8000ec4:	2b0b      	cmp	r3, #11
 8000ec6:	dd08      	ble.n	8000eda <LCD_P+0x56>
 8000ec8:	69bb      	ldr	r3, [r7, #24]
 8000eca:	2b0b      	cmp	r3, #11
 8000ecc:	dd1a      	ble.n	8000f04 <LCD_P+0x80>
 8000ece:	69fb      	ldr	r3, [r7, #28]
 8000ed0:	2b02      	cmp	r3, #2
 8000ed2:	dd17      	ble.n	8000f04 <LCD_P+0x80>
 8000ed4:	69fb      	ldr	r3, [r7, #28]
 8000ed6:	2b06      	cmp	r3, #6
 8000ed8:	dc14      	bgt.n	8000f04 <LCD_P+0x80>
				int y = y0 + dy;
 8000eda:	88bb      	ldrh	r3, [r7, #4]
 8000edc:	69fa      	ldr	r2, [r7, #28]
 8000ede:	4413      	add	r3, r2
 8000ee0:	613b      	str	r3, [r7, #16]
				int x = x0 + dx;
 8000ee2:	88fb      	ldrh	r3, [r7, #6]
 8000ee4:	69ba      	ldr	r2, [r7, #24]
 8000ee6:	4413      	add	r3, r2
 8000ee8:	60fb      	str	r3, [r7, #12]
				LCD_WriteGRAM(COLOR_LTDC, y * LCD_WIDTH + x);
 8000eea:	4b10      	ldr	r3, [pc, #64]	; (8000f2c <LCD_P+0xa8>)
 8000eec:	7818      	ldrb	r0, [r3, #0]
 8000eee:	693a      	ldr	r2, [r7, #16]
 8000ef0:	4613      	mov	r3, r2
 8000ef2:	011b      	lsls	r3, r3, #4
 8000ef4:	1a9b      	subs	r3, r3, r2
 8000ef6:	011b      	lsls	r3, r3, #4
 8000ef8:	461a      	mov	r2, r3
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	4413      	add	r3, r2
 8000efe:	4619      	mov	r1, r3
 8000f00:	f001 fa9c 	bl	800243c <LCD_WriteGRAM>
		for(int dx = 0; dx <=width; dx++){
 8000f04:	69bb      	ldr	r3, [r7, #24]
 8000f06:	3301      	adds	r3, #1
 8000f08:	61bb      	str	r3, [r7, #24]
 8000f0a:	7dfb      	ldrb	r3, [r7, #23]
 8000f0c:	69ba      	ldr	r2, [r7, #24]
 8000f0e:	429a      	cmp	r2, r3
 8000f10:	ddc8      	ble.n	8000ea4 <LCD_P+0x20>
	for(int dy = 0; dy <= width; dy++){
 8000f12:	69fb      	ldr	r3, [r7, #28]
 8000f14:	3301      	adds	r3, #1
 8000f16:	61fb      	str	r3, [r7, #28]
 8000f18:	7dfb      	ldrb	r3, [r7, #23]
 8000f1a:	69fa      	ldr	r2, [r7, #28]
 8000f1c:	429a      	cmp	r2, r3
 8000f1e:	ddbe      	ble.n	8000e9e <LCD_P+0x1a>
			}
		}
	}
}
 8000f20:	bf00      	nop
 8000f22:	bf00      	nop
 8000f24:	3720      	adds	r7, #32
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	20000000 	.word	0x20000000

08000f30 <LCD_Q>:

void LCD_Q(uint16_t x0, uint16_t y0) {
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b088      	sub	sp, #32
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	4603      	mov	r3, r0
 8000f38:	460a      	mov	r2, r1
 8000f3a:	80fb      	strh	r3, [r7, #6]
 8000f3c:	4613      	mov	r3, r2
 8000f3e:	80bb      	strh	r3, [r7, #4]
	const uint8_t width = 15;
 8000f40:	230f      	movs	r3, #15
 8000f42:	75fb      	strb	r3, [r7, #23]
	for(int dy = 0; dy <= width; dy++){
 8000f44:	2300      	movs	r3, #0
 8000f46:	61fb      	str	r3, [r7, #28]
 8000f48:	e039      	b.n	8000fbe <LCD_Q+0x8e>
		for(int dx = 0; dx <=width; dx++){
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	61bb      	str	r3, [r7, #24]
 8000f4e:	e02f      	b.n	8000fb0 <LCD_Q+0x80>
			if ((dx <= 3)||(dx >= 12) || (dy <= 3) || (dy >= 12) || (dx >= 8 && dx <= 11 && dy >= 8 && dy <= 11)) {
 8000f50:	69bb      	ldr	r3, [r7, #24]
 8000f52:	2b03      	cmp	r3, #3
 8000f54:	dd14      	ble.n	8000f80 <LCD_Q+0x50>
 8000f56:	69bb      	ldr	r3, [r7, #24]
 8000f58:	2b0b      	cmp	r3, #11
 8000f5a:	dc11      	bgt.n	8000f80 <LCD_Q+0x50>
 8000f5c:	69fb      	ldr	r3, [r7, #28]
 8000f5e:	2b03      	cmp	r3, #3
 8000f60:	dd0e      	ble.n	8000f80 <LCD_Q+0x50>
 8000f62:	69fb      	ldr	r3, [r7, #28]
 8000f64:	2b0b      	cmp	r3, #11
 8000f66:	dc0b      	bgt.n	8000f80 <LCD_Q+0x50>
 8000f68:	69bb      	ldr	r3, [r7, #24]
 8000f6a:	2b07      	cmp	r3, #7
 8000f6c:	dd1d      	ble.n	8000faa <LCD_Q+0x7a>
 8000f6e:	69bb      	ldr	r3, [r7, #24]
 8000f70:	2b0b      	cmp	r3, #11
 8000f72:	dc1a      	bgt.n	8000faa <LCD_Q+0x7a>
 8000f74:	69fb      	ldr	r3, [r7, #28]
 8000f76:	2b07      	cmp	r3, #7
 8000f78:	dd17      	ble.n	8000faa <LCD_Q+0x7a>
 8000f7a:	69fb      	ldr	r3, [r7, #28]
 8000f7c:	2b0b      	cmp	r3, #11
 8000f7e:	dc14      	bgt.n	8000faa <LCD_Q+0x7a>
				int y = y0 + dy;
 8000f80:	88bb      	ldrh	r3, [r7, #4]
 8000f82:	69fa      	ldr	r2, [r7, #28]
 8000f84:	4413      	add	r3, r2
 8000f86:	613b      	str	r3, [r7, #16]
				int x = x0 + dx;
 8000f88:	88fb      	ldrh	r3, [r7, #6]
 8000f8a:	69ba      	ldr	r2, [r7, #24]
 8000f8c:	4413      	add	r3, r2
 8000f8e:	60fb      	str	r3, [r7, #12]
				LCD_WriteGRAM(COLOR_LTDC, y * LCD_WIDTH + x);
 8000f90:	4b0f      	ldr	r3, [pc, #60]	; (8000fd0 <LCD_Q+0xa0>)
 8000f92:	7818      	ldrb	r0, [r3, #0]
 8000f94:	693a      	ldr	r2, [r7, #16]
 8000f96:	4613      	mov	r3, r2
 8000f98:	011b      	lsls	r3, r3, #4
 8000f9a:	1a9b      	subs	r3, r3, r2
 8000f9c:	011b      	lsls	r3, r3, #4
 8000f9e:	461a      	mov	r2, r3
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	4413      	add	r3, r2
 8000fa4:	4619      	mov	r1, r3
 8000fa6:	f001 fa49 	bl	800243c <LCD_WriteGRAM>
		for(int dx = 0; dx <=width; dx++){
 8000faa:	69bb      	ldr	r3, [r7, #24]
 8000fac:	3301      	adds	r3, #1
 8000fae:	61bb      	str	r3, [r7, #24]
 8000fb0:	7dfb      	ldrb	r3, [r7, #23]
 8000fb2:	69ba      	ldr	r2, [r7, #24]
 8000fb4:	429a      	cmp	r2, r3
 8000fb6:	ddcb      	ble.n	8000f50 <LCD_Q+0x20>
	for(int dy = 0; dy <= width; dy++){
 8000fb8:	69fb      	ldr	r3, [r7, #28]
 8000fba:	3301      	adds	r3, #1
 8000fbc:	61fb      	str	r3, [r7, #28]
 8000fbe:	7dfb      	ldrb	r3, [r7, #23]
 8000fc0:	69fa      	ldr	r2, [r7, #28]
 8000fc2:	429a      	cmp	r2, r3
 8000fc4:	ddc1      	ble.n	8000f4a <LCD_Q+0x1a>
			}
		}
	}
}
 8000fc6:	bf00      	nop
 8000fc8:	bf00      	nop
 8000fca:	3720      	adds	r7, #32
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}
 8000fd0:	20000000 	.word	0x20000000

08000fd4 <LCD_R>:

void LCD_R(uint16_t x0, uint16_t y0) {
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b088      	sub	sp, #32
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	4603      	mov	r3, r0
 8000fdc:	460a      	mov	r2, r1
 8000fde:	80fb      	strh	r3, [r7, #6]
 8000fe0:	4613      	mov	r3, r2
 8000fe2:	80bb      	strh	r3, [r7, #4]
	const uint8_t width = 15;
 8000fe4:	230f      	movs	r3, #15
 8000fe6:	75fb      	strb	r3, [r7, #23]
	for(int dy = 0; dy <= width; dy++){
 8000fe8:	2300      	movs	r3, #0
 8000fea:	61fb      	str	r3, [r7, #28]
 8000fec:	e04e      	b.n	800108c <LCD_R+0xb8>
		for(int dx = 0; dx <=width; dx++){
 8000fee:	2300      	movs	r3, #0
 8000ff0:	61bb      	str	r3, [r7, #24]
 8000ff2:	e044      	b.n	800107e <LCD_R+0xaa>
			if ((dx <= 3) || (dy <= 3 && dx <= 11) || ((dy >= 6 && dy <= 9) && dx <= 11) || (dx >= 12 && (dy >= 3 && dy <= 6))|| (dx >= 12 && dy >= 12) || (dx >= 8 && dx <= 11 && dy >= 8 && dy <= 11)) {
 8000ff4:	69bb      	ldr	r3, [r7, #24]
 8000ff6:	2b03      	cmp	r3, #3
 8000ff8:	dd29      	ble.n	800104e <LCD_R+0x7a>
 8000ffa:	69fb      	ldr	r3, [r7, #28]
 8000ffc:	2b03      	cmp	r3, #3
 8000ffe:	dc02      	bgt.n	8001006 <LCD_R+0x32>
 8001000:	69bb      	ldr	r3, [r7, #24]
 8001002:	2b0b      	cmp	r3, #11
 8001004:	dd23      	ble.n	800104e <LCD_R+0x7a>
 8001006:	69fb      	ldr	r3, [r7, #28]
 8001008:	2b05      	cmp	r3, #5
 800100a:	dd05      	ble.n	8001018 <LCD_R+0x44>
 800100c:	69fb      	ldr	r3, [r7, #28]
 800100e:	2b09      	cmp	r3, #9
 8001010:	dc02      	bgt.n	8001018 <LCD_R+0x44>
 8001012:	69bb      	ldr	r3, [r7, #24]
 8001014:	2b0b      	cmp	r3, #11
 8001016:	dd1a      	ble.n	800104e <LCD_R+0x7a>
 8001018:	69bb      	ldr	r3, [r7, #24]
 800101a:	2b0b      	cmp	r3, #11
 800101c:	dd05      	ble.n	800102a <LCD_R+0x56>
 800101e:	69fb      	ldr	r3, [r7, #28]
 8001020:	2b02      	cmp	r3, #2
 8001022:	dd02      	ble.n	800102a <LCD_R+0x56>
 8001024:	69fb      	ldr	r3, [r7, #28]
 8001026:	2b06      	cmp	r3, #6
 8001028:	dd11      	ble.n	800104e <LCD_R+0x7a>
 800102a:	69bb      	ldr	r3, [r7, #24]
 800102c:	2b0b      	cmp	r3, #11
 800102e:	dd02      	ble.n	8001036 <LCD_R+0x62>
 8001030:	69fb      	ldr	r3, [r7, #28]
 8001032:	2b0b      	cmp	r3, #11
 8001034:	dc0b      	bgt.n	800104e <LCD_R+0x7a>
 8001036:	69bb      	ldr	r3, [r7, #24]
 8001038:	2b07      	cmp	r3, #7
 800103a:	dd1d      	ble.n	8001078 <LCD_R+0xa4>
 800103c:	69bb      	ldr	r3, [r7, #24]
 800103e:	2b0b      	cmp	r3, #11
 8001040:	dc1a      	bgt.n	8001078 <LCD_R+0xa4>
 8001042:	69fb      	ldr	r3, [r7, #28]
 8001044:	2b07      	cmp	r3, #7
 8001046:	dd17      	ble.n	8001078 <LCD_R+0xa4>
 8001048:	69fb      	ldr	r3, [r7, #28]
 800104a:	2b0b      	cmp	r3, #11
 800104c:	dc14      	bgt.n	8001078 <LCD_R+0xa4>
				int y = y0 + dy;
 800104e:	88bb      	ldrh	r3, [r7, #4]
 8001050:	69fa      	ldr	r2, [r7, #28]
 8001052:	4413      	add	r3, r2
 8001054:	613b      	str	r3, [r7, #16]
				int x = x0 + dx;
 8001056:	88fb      	ldrh	r3, [r7, #6]
 8001058:	69ba      	ldr	r2, [r7, #24]
 800105a:	4413      	add	r3, r2
 800105c:	60fb      	str	r3, [r7, #12]
				LCD_WriteGRAM(COLOR_LTDC, y * LCD_WIDTH + x);
 800105e:	4b10      	ldr	r3, [pc, #64]	; (80010a0 <LCD_R+0xcc>)
 8001060:	7818      	ldrb	r0, [r3, #0]
 8001062:	693a      	ldr	r2, [r7, #16]
 8001064:	4613      	mov	r3, r2
 8001066:	011b      	lsls	r3, r3, #4
 8001068:	1a9b      	subs	r3, r3, r2
 800106a:	011b      	lsls	r3, r3, #4
 800106c:	461a      	mov	r2, r3
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	4413      	add	r3, r2
 8001072:	4619      	mov	r1, r3
 8001074:	f001 f9e2 	bl	800243c <LCD_WriteGRAM>
		for(int dx = 0; dx <=width; dx++){
 8001078:	69bb      	ldr	r3, [r7, #24]
 800107a:	3301      	adds	r3, #1
 800107c:	61bb      	str	r3, [r7, #24]
 800107e:	7dfb      	ldrb	r3, [r7, #23]
 8001080:	69ba      	ldr	r2, [r7, #24]
 8001082:	429a      	cmp	r2, r3
 8001084:	ddb6      	ble.n	8000ff4 <LCD_R+0x20>
	for(int dy = 0; dy <= width; dy++){
 8001086:	69fb      	ldr	r3, [r7, #28]
 8001088:	3301      	adds	r3, #1
 800108a:	61fb      	str	r3, [r7, #28]
 800108c:	7dfb      	ldrb	r3, [r7, #23]
 800108e:	69fa      	ldr	r2, [r7, #28]
 8001090:	429a      	cmp	r2, r3
 8001092:	ddac      	ble.n	8000fee <LCD_R+0x1a>
			}
		}
	}
}
 8001094:	bf00      	nop
 8001096:	bf00      	nop
 8001098:	3720      	adds	r7, #32
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	20000000 	.word	0x20000000

080010a4 <LCD_S>:

void LCD_S(uint16_t x0, uint16_t y0) {
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b088      	sub	sp, #32
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	4603      	mov	r3, r0
 80010ac:	460a      	mov	r2, r1
 80010ae:	80fb      	strh	r3, [r7, #6]
 80010b0:	4613      	mov	r3, r2
 80010b2:	80bb      	strh	r3, [r7, #4]
	const uint8_t width = 15;
 80010b4:	230f      	movs	r3, #15
 80010b6:	75fb      	strb	r3, [r7, #23]
	for(int dy = 0; dy <= width; dy++){
 80010b8:	2300      	movs	r3, #0
 80010ba:	61fb      	str	r3, [r7, #28]
 80010bc:	e03f      	b.n	800113e <LCD_S+0x9a>
		for(int dx = 0; dx <=width; dx++){
 80010be:	2300      	movs	r3, #0
 80010c0:	61bb      	str	r3, [r7, #24]
 80010c2:	e035      	b.n	8001130 <LCD_S+0x8c>
			if ((dx <= 3 && dy <= 9) || (dx >= 12 && dy >= 6) || (dy <= 3 || dy == 6 || dy == 7 || dy == 8 || dy ==9 || dy >= 12)) {
 80010c4:	69bb      	ldr	r3, [r7, #24]
 80010c6:	2b03      	cmp	r3, #3
 80010c8:	dc02      	bgt.n	80010d0 <LCD_S+0x2c>
 80010ca:	69fb      	ldr	r3, [r7, #28]
 80010cc:	2b09      	cmp	r3, #9
 80010ce:	dd17      	ble.n	8001100 <LCD_S+0x5c>
 80010d0:	69bb      	ldr	r3, [r7, #24]
 80010d2:	2b0b      	cmp	r3, #11
 80010d4:	dd02      	ble.n	80010dc <LCD_S+0x38>
 80010d6:	69fb      	ldr	r3, [r7, #28]
 80010d8:	2b05      	cmp	r3, #5
 80010da:	dc11      	bgt.n	8001100 <LCD_S+0x5c>
 80010dc:	69fb      	ldr	r3, [r7, #28]
 80010de:	2b03      	cmp	r3, #3
 80010e0:	dd0e      	ble.n	8001100 <LCD_S+0x5c>
 80010e2:	69fb      	ldr	r3, [r7, #28]
 80010e4:	2b06      	cmp	r3, #6
 80010e6:	d00b      	beq.n	8001100 <LCD_S+0x5c>
 80010e8:	69fb      	ldr	r3, [r7, #28]
 80010ea:	2b07      	cmp	r3, #7
 80010ec:	d008      	beq.n	8001100 <LCD_S+0x5c>
 80010ee:	69fb      	ldr	r3, [r7, #28]
 80010f0:	2b08      	cmp	r3, #8
 80010f2:	d005      	beq.n	8001100 <LCD_S+0x5c>
 80010f4:	69fb      	ldr	r3, [r7, #28]
 80010f6:	2b09      	cmp	r3, #9
 80010f8:	d002      	beq.n	8001100 <LCD_S+0x5c>
 80010fa:	69fb      	ldr	r3, [r7, #28]
 80010fc:	2b0b      	cmp	r3, #11
 80010fe:	dd14      	ble.n	800112a <LCD_S+0x86>
				int y = y0 + dy;
 8001100:	88bb      	ldrh	r3, [r7, #4]
 8001102:	69fa      	ldr	r2, [r7, #28]
 8001104:	4413      	add	r3, r2
 8001106:	613b      	str	r3, [r7, #16]
				int x = x0 + dx;
 8001108:	88fb      	ldrh	r3, [r7, #6]
 800110a:	69ba      	ldr	r2, [r7, #24]
 800110c:	4413      	add	r3, r2
 800110e:	60fb      	str	r3, [r7, #12]
				LCD_WriteGRAM(COLOR_LTDC, y * LCD_WIDTH + x);
 8001110:	4b0f      	ldr	r3, [pc, #60]	; (8001150 <LCD_S+0xac>)
 8001112:	7818      	ldrb	r0, [r3, #0]
 8001114:	693a      	ldr	r2, [r7, #16]
 8001116:	4613      	mov	r3, r2
 8001118:	011b      	lsls	r3, r3, #4
 800111a:	1a9b      	subs	r3, r3, r2
 800111c:	011b      	lsls	r3, r3, #4
 800111e:	461a      	mov	r2, r3
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	4413      	add	r3, r2
 8001124:	4619      	mov	r1, r3
 8001126:	f001 f989 	bl	800243c <LCD_WriteGRAM>
		for(int dx = 0; dx <=width; dx++){
 800112a:	69bb      	ldr	r3, [r7, #24]
 800112c:	3301      	adds	r3, #1
 800112e:	61bb      	str	r3, [r7, #24]
 8001130:	7dfb      	ldrb	r3, [r7, #23]
 8001132:	69ba      	ldr	r2, [r7, #24]
 8001134:	429a      	cmp	r2, r3
 8001136:	ddc5      	ble.n	80010c4 <LCD_S+0x20>
	for(int dy = 0; dy <= width; dy++){
 8001138:	69fb      	ldr	r3, [r7, #28]
 800113a:	3301      	adds	r3, #1
 800113c:	61fb      	str	r3, [r7, #28]
 800113e:	7dfb      	ldrb	r3, [r7, #23]
 8001140:	69fa      	ldr	r2, [r7, #28]
 8001142:	429a      	cmp	r2, r3
 8001144:	ddbb      	ble.n	80010be <LCD_S+0x1a>
			}
		}
	}
}
 8001146:	bf00      	nop
 8001148:	bf00      	nop
 800114a:	3720      	adds	r7, #32
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}
 8001150:	20000000 	.word	0x20000000

08001154 <LCD_T>:

void LCD_T(uint16_t x0, uint16_t y0) {
 8001154:	b580      	push	{r7, lr}
 8001156:	b088      	sub	sp, #32
 8001158:	af00      	add	r7, sp, #0
 800115a:	4603      	mov	r3, r0
 800115c:	460a      	mov	r2, r1
 800115e:	80fb      	strh	r3, [r7, #6]
 8001160:	4613      	mov	r3, r2
 8001162:	80bb      	strh	r3, [r7, #4]
	const uint8_t width = 15;
 8001164:	230f      	movs	r3, #15
 8001166:	75fb      	strb	r3, [r7, #23]
	for(int dy = 0; dy <= width; dy++){
 8001168:	2300      	movs	r3, #0
 800116a:	61fb      	str	r3, [r7, #28]
 800116c:	e02a      	b.n	80011c4 <LCD_T+0x70>
		for(int dx = 0; dx <=width; dx++){
 800116e:	2300      	movs	r3, #0
 8001170:	61bb      	str	r3, [r7, #24]
 8001172:	e020      	b.n	80011b6 <LCD_T+0x62>
			if ((dy <= 3) || (dx >= 6 && dx <= 9)) {
 8001174:	69fb      	ldr	r3, [r7, #28]
 8001176:	2b03      	cmp	r3, #3
 8001178:	dd05      	ble.n	8001186 <LCD_T+0x32>
 800117a:	69bb      	ldr	r3, [r7, #24]
 800117c:	2b05      	cmp	r3, #5
 800117e:	dd17      	ble.n	80011b0 <LCD_T+0x5c>
 8001180:	69bb      	ldr	r3, [r7, #24]
 8001182:	2b09      	cmp	r3, #9
 8001184:	dc14      	bgt.n	80011b0 <LCD_T+0x5c>
				int y = y0 + dy;
 8001186:	88bb      	ldrh	r3, [r7, #4]
 8001188:	69fa      	ldr	r2, [r7, #28]
 800118a:	4413      	add	r3, r2
 800118c:	613b      	str	r3, [r7, #16]
				int x = x0 + dx;
 800118e:	88fb      	ldrh	r3, [r7, #6]
 8001190:	69ba      	ldr	r2, [r7, #24]
 8001192:	4413      	add	r3, r2
 8001194:	60fb      	str	r3, [r7, #12]
				LCD_WriteGRAM(COLOR_LTDC, y * LCD_WIDTH + x);
 8001196:	4b10      	ldr	r3, [pc, #64]	; (80011d8 <LCD_T+0x84>)
 8001198:	7818      	ldrb	r0, [r3, #0]
 800119a:	693a      	ldr	r2, [r7, #16]
 800119c:	4613      	mov	r3, r2
 800119e:	011b      	lsls	r3, r3, #4
 80011a0:	1a9b      	subs	r3, r3, r2
 80011a2:	011b      	lsls	r3, r3, #4
 80011a4:	461a      	mov	r2, r3
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	4413      	add	r3, r2
 80011aa:	4619      	mov	r1, r3
 80011ac:	f001 f946 	bl	800243c <LCD_WriteGRAM>
		for(int dx = 0; dx <=width; dx++){
 80011b0:	69bb      	ldr	r3, [r7, #24]
 80011b2:	3301      	adds	r3, #1
 80011b4:	61bb      	str	r3, [r7, #24]
 80011b6:	7dfb      	ldrb	r3, [r7, #23]
 80011b8:	69ba      	ldr	r2, [r7, #24]
 80011ba:	429a      	cmp	r2, r3
 80011bc:	ddda      	ble.n	8001174 <LCD_T+0x20>
	for(int dy = 0; dy <= width; dy++){
 80011be:	69fb      	ldr	r3, [r7, #28]
 80011c0:	3301      	adds	r3, #1
 80011c2:	61fb      	str	r3, [r7, #28]
 80011c4:	7dfb      	ldrb	r3, [r7, #23]
 80011c6:	69fa      	ldr	r2, [r7, #28]
 80011c8:	429a      	cmp	r2, r3
 80011ca:	ddd0      	ble.n	800116e <LCD_T+0x1a>
			}
		}
	}
}
 80011cc:	bf00      	nop
 80011ce:	bf00      	nop
 80011d0:	3720      	adds	r7, #32
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	bf00      	nop
 80011d8:	20000000 	.word	0x20000000

080011dc <LCD_U>:

void LCD_U(uint16_t x0, uint16_t y0) {
 80011dc:	b580      	push	{r7, lr}
 80011de:	b088      	sub	sp, #32
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	4603      	mov	r3, r0
 80011e4:	460a      	mov	r2, r1
 80011e6:	80fb      	strh	r3, [r7, #6]
 80011e8:	4613      	mov	r3, r2
 80011ea:	80bb      	strh	r3, [r7, #4]
	const uint8_t width = 15;
 80011ec:	230f      	movs	r3, #15
 80011ee:	75fb      	strb	r3, [r7, #23]
	for(int dy = 0; dy <= width; dy++){
 80011f0:	2300      	movs	r3, #0
 80011f2:	61fb      	str	r3, [r7, #28]
 80011f4:	e02a      	b.n	800124c <LCD_U+0x70>
		for(int dx = 0; dx <=width; dx++){
 80011f6:	2300      	movs	r3, #0
 80011f8:	61bb      	str	r3, [r7, #24]
 80011fa:	e020      	b.n	800123e <LCD_U+0x62>
			if ((dx <= 3) || (dx >= 12) || (dy >= 12)) {
 80011fc:	69bb      	ldr	r3, [r7, #24]
 80011fe:	2b03      	cmp	r3, #3
 8001200:	dd05      	ble.n	800120e <LCD_U+0x32>
 8001202:	69bb      	ldr	r3, [r7, #24]
 8001204:	2b0b      	cmp	r3, #11
 8001206:	dc02      	bgt.n	800120e <LCD_U+0x32>
 8001208:	69fb      	ldr	r3, [r7, #28]
 800120a:	2b0b      	cmp	r3, #11
 800120c:	dd14      	ble.n	8001238 <LCD_U+0x5c>
				int y = y0 + dy;
 800120e:	88bb      	ldrh	r3, [r7, #4]
 8001210:	69fa      	ldr	r2, [r7, #28]
 8001212:	4413      	add	r3, r2
 8001214:	613b      	str	r3, [r7, #16]
				int x = x0 + dx;
 8001216:	88fb      	ldrh	r3, [r7, #6]
 8001218:	69ba      	ldr	r2, [r7, #24]
 800121a:	4413      	add	r3, r2
 800121c:	60fb      	str	r3, [r7, #12]
				LCD_WriteGRAM(COLOR_LTDC, y * LCD_WIDTH + x);
 800121e:	4b10      	ldr	r3, [pc, #64]	; (8001260 <LCD_U+0x84>)
 8001220:	7818      	ldrb	r0, [r3, #0]
 8001222:	693a      	ldr	r2, [r7, #16]
 8001224:	4613      	mov	r3, r2
 8001226:	011b      	lsls	r3, r3, #4
 8001228:	1a9b      	subs	r3, r3, r2
 800122a:	011b      	lsls	r3, r3, #4
 800122c:	461a      	mov	r2, r3
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	4413      	add	r3, r2
 8001232:	4619      	mov	r1, r3
 8001234:	f001 f902 	bl	800243c <LCD_WriteGRAM>
		for(int dx = 0; dx <=width; dx++){
 8001238:	69bb      	ldr	r3, [r7, #24]
 800123a:	3301      	adds	r3, #1
 800123c:	61bb      	str	r3, [r7, #24]
 800123e:	7dfb      	ldrb	r3, [r7, #23]
 8001240:	69ba      	ldr	r2, [r7, #24]
 8001242:	429a      	cmp	r2, r3
 8001244:	ddda      	ble.n	80011fc <LCD_U+0x20>
	for(int dy = 0; dy <= width; dy++){
 8001246:	69fb      	ldr	r3, [r7, #28]
 8001248:	3301      	adds	r3, #1
 800124a:	61fb      	str	r3, [r7, #28]
 800124c:	7dfb      	ldrb	r3, [r7, #23]
 800124e:	69fa      	ldr	r2, [r7, #28]
 8001250:	429a      	cmp	r2, r3
 8001252:	ddd0      	ble.n	80011f6 <LCD_U+0x1a>
			}
		}
	}
}
 8001254:	bf00      	nop
 8001256:	bf00      	nop
 8001258:	3720      	adds	r7, #32
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	20000000 	.word	0x20000000

08001264 <LCD_V>:

void LCD_V(uint16_t x0, uint16_t y0) {
 8001264:	b580      	push	{r7, lr}
 8001266:	b088      	sub	sp, #32
 8001268:	af00      	add	r7, sp, #0
 800126a:	4603      	mov	r3, r0
 800126c:	460a      	mov	r2, r1
 800126e:	80fb      	strh	r3, [r7, #6]
 8001270:	4613      	mov	r3, r2
 8001272:	80bb      	strh	r3, [r7, #4]
	const uint8_t width = 15;
 8001274:	230f      	movs	r3, #15
 8001276:	75fb      	strb	r3, [r7, #23]
	for(int dy = 0; dy <= width; dy++){
 8001278:	2300      	movs	r3, #0
 800127a:	61fb      	str	r3, [r7, #28]
 800127c:	e066      	b.n	800134c <LCD_V+0xe8>
		for(int dx = 0; dx <=width; dx++){
 800127e:	2300      	movs	r3, #0
 8001280:	61bb      	str	r3, [r7, #24]
 8001282:	e05c      	b.n	800133e <LCD_V+0xda>
			if ((dx <= 3 && dy <= 3) || (dx >= 12 && dy <= 3) || (dx >= 6 && dx <= 9 && dy >= 12) || (dy >= 4 && dy <= 7 && dx >= 2 && dx <= 5) || (dy >= 8 && dy <= 11 && dx >= 4 && dx <= 7) || (dy >= 4 && dy <= 7 && dx >= 10 && dx <= 13) || (dy >= 8 && dy <= 11 && dx >= 8 && dx <= 11) ) {
 8001284:	69bb      	ldr	r3, [r7, #24]
 8001286:	2b03      	cmp	r3, #3
 8001288:	dc02      	bgt.n	8001290 <LCD_V+0x2c>
 800128a:	69fb      	ldr	r3, [r7, #28]
 800128c:	2b03      	cmp	r3, #3
 800128e:	dd3e      	ble.n	800130e <LCD_V+0xaa>
 8001290:	69bb      	ldr	r3, [r7, #24]
 8001292:	2b0b      	cmp	r3, #11
 8001294:	dd02      	ble.n	800129c <LCD_V+0x38>
 8001296:	69fb      	ldr	r3, [r7, #28]
 8001298:	2b03      	cmp	r3, #3
 800129a:	dd38      	ble.n	800130e <LCD_V+0xaa>
 800129c:	69bb      	ldr	r3, [r7, #24]
 800129e:	2b05      	cmp	r3, #5
 80012a0:	dd05      	ble.n	80012ae <LCD_V+0x4a>
 80012a2:	69bb      	ldr	r3, [r7, #24]
 80012a4:	2b09      	cmp	r3, #9
 80012a6:	dc02      	bgt.n	80012ae <LCD_V+0x4a>
 80012a8:	69fb      	ldr	r3, [r7, #28]
 80012aa:	2b0b      	cmp	r3, #11
 80012ac:	dc2f      	bgt.n	800130e <LCD_V+0xaa>
 80012ae:	69fb      	ldr	r3, [r7, #28]
 80012b0:	2b03      	cmp	r3, #3
 80012b2:	dd08      	ble.n	80012c6 <LCD_V+0x62>
 80012b4:	69fb      	ldr	r3, [r7, #28]
 80012b6:	2b07      	cmp	r3, #7
 80012b8:	dc05      	bgt.n	80012c6 <LCD_V+0x62>
 80012ba:	69bb      	ldr	r3, [r7, #24]
 80012bc:	2b01      	cmp	r3, #1
 80012be:	dd02      	ble.n	80012c6 <LCD_V+0x62>
 80012c0:	69bb      	ldr	r3, [r7, #24]
 80012c2:	2b05      	cmp	r3, #5
 80012c4:	dd23      	ble.n	800130e <LCD_V+0xaa>
 80012c6:	69fb      	ldr	r3, [r7, #28]
 80012c8:	2b07      	cmp	r3, #7
 80012ca:	dd08      	ble.n	80012de <LCD_V+0x7a>
 80012cc:	69fb      	ldr	r3, [r7, #28]
 80012ce:	2b0b      	cmp	r3, #11
 80012d0:	dc05      	bgt.n	80012de <LCD_V+0x7a>
 80012d2:	69bb      	ldr	r3, [r7, #24]
 80012d4:	2b03      	cmp	r3, #3
 80012d6:	dd02      	ble.n	80012de <LCD_V+0x7a>
 80012d8:	69bb      	ldr	r3, [r7, #24]
 80012da:	2b07      	cmp	r3, #7
 80012dc:	dd17      	ble.n	800130e <LCD_V+0xaa>
 80012de:	69fb      	ldr	r3, [r7, #28]
 80012e0:	2b03      	cmp	r3, #3
 80012e2:	dd08      	ble.n	80012f6 <LCD_V+0x92>
 80012e4:	69fb      	ldr	r3, [r7, #28]
 80012e6:	2b07      	cmp	r3, #7
 80012e8:	dc05      	bgt.n	80012f6 <LCD_V+0x92>
 80012ea:	69bb      	ldr	r3, [r7, #24]
 80012ec:	2b09      	cmp	r3, #9
 80012ee:	dd02      	ble.n	80012f6 <LCD_V+0x92>
 80012f0:	69bb      	ldr	r3, [r7, #24]
 80012f2:	2b0d      	cmp	r3, #13
 80012f4:	dd0b      	ble.n	800130e <LCD_V+0xaa>
 80012f6:	69fb      	ldr	r3, [r7, #28]
 80012f8:	2b07      	cmp	r3, #7
 80012fa:	dd1d      	ble.n	8001338 <LCD_V+0xd4>
 80012fc:	69fb      	ldr	r3, [r7, #28]
 80012fe:	2b0b      	cmp	r3, #11
 8001300:	dc1a      	bgt.n	8001338 <LCD_V+0xd4>
 8001302:	69bb      	ldr	r3, [r7, #24]
 8001304:	2b07      	cmp	r3, #7
 8001306:	dd17      	ble.n	8001338 <LCD_V+0xd4>
 8001308:	69bb      	ldr	r3, [r7, #24]
 800130a:	2b0b      	cmp	r3, #11
 800130c:	dc14      	bgt.n	8001338 <LCD_V+0xd4>
				int y = y0 + dy;
 800130e:	88bb      	ldrh	r3, [r7, #4]
 8001310:	69fa      	ldr	r2, [r7, #28]
 8001312:	4413      	add	r3, r2
 8001314:	613b      	str	r3, [r7, #16]
				int x = x0 + dx;
 8001316:	88fb      	ldrh	r3, [r7, #6]
 8001318:	69ba      	ldr	r2, [r7, #24]
 800131a:	4413      	add	r3, r2
 800131c:	60fb      	str	r3, [r7, #12]
				LCD_WriteGRAM(COLOR_LTDC, y * LCD_WIDTH + x);
 800131e:	4b10      	ldr	r3, [pc, #64]	; (8001360 <LCD_V+0xfc>)
 8001320:	7818      	ldrb	r0, [r3, #0]
 8001322:	693a      	ldr	r2, [r7, #16]
 8001324:	4613      	mov	r3, r2
 8001326:	011b      	lsls	r3, r3, #4
 8001328:	1a9b      	subs	r3, r3, r2
 800132a:	011b      	lsls	r3, r3, #4
 800132c:	461a      	mov	r2, r3
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	4413      	add	r3, r2
 8001332:	4619      	mov	r1, r3
 8001334:	f001 f882 	bl	800243c <LCD_WriteGRAM>
		for(int dx = 0; dx <=width; dx++){
 8001338:	69bb      	ldr	r3, [r7, #24]
 800133a:	3301      	adds	r3, #1
 800133c:	61bb      	str	r3, [r7, #24]
 800133e:	7dfb      	ldrb	r3, [r7, #23]
 8001340:	69ba      	ldr	r2, [r7, #24]
 8001342:	429a      	cmp	r2, r3
 8001344:	dd9e      	ble.n	8001284 <LCD_V+0x20>
	for(int dy = 0; dy <= width; dy++){
 8001346:	69fb      	ldr	r3, [r7, #28]
 8001348:	3301      	adds	r3, #1
 800134a:	61fb      	str	r3, [r7, #28]
 800134c:	7dfb      	ldrb	r3, [r7, #23]
 800134e:	69fa      	ldr	r2, [r7, #28]
 8001350:	429a      	cmp	r2, r3
 8001352:	dd94      	ble.n	800127e <LCD_V+0x1a>
			}
		}
	}
}
 8001354:	bf00      	nop
 8001356:	bf00      	nop
 8001358:	3720      	adds	r7, #32
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}
 800135e:	bf00      	nop
 8001360:	20000000 	.word	0x20000000

08001364 <LCD_W>:

void LCD_W(uint16_t x0, uint16_t y0) {
 8001364:	b580      	push	{r7, lr}
 8001366:	b088      	sub	sp, #32
 8001368:	af00      	add	r7, sp, #0
 800136a:	4603      	mov	r3, r0
 800136c:	460a      	mov	r2, r1
 800136e:	80fb      	strh	r3, [r7, #6]
 8001370:	4613      	mov	r3, r2
 8001372:	80bb      	strh	r3, [r7, #4]
	const uint8_t width = 15;
 8001374:	230f      	movs	r3, #15
 8001376:	75fb      	strb	r3, [r7, #23]
	for(int dy = 0; dy <= width; dy++){
 8001378:	2300      	movs	r3, #0
 800137a:	61fb      	str	r3, [r7, #28]
 800137c:	e081      	b.n	8001482 <LCD_W+0x11e>
		for(int dx = 0; dx <=width; dx++){
 800137e:	2300      	movs	r3, #0
 8001380:	61bb      	str	r3, [r7, #24]
 8001382:	e077      	b.n	8001474 <LCD_W+0x110>
			if ((dx <= 3 && dy <= 3) || (dx >= 12 && dy <= 3) || (dy >= 4 && dy <= 7 && dx >= 1 && dx <= 4) || (dy >= 8 && dy <= 11 && dx >= 2 && dx <= 5)  || (dy >= 12 && dy <= 15 && dx >= 3 && dx <= 6)|| (dy >= 4 && dy <= 7 && dx >= 11 && dx <= 14) || (dy >= 8 && dy <= 11 && dx >= 10 && dx <= 13) || (dy >= 12 && dy <= 15 && dx >= 9 && dx <= 12) || (dx >= 6 && dx <= 9 && dy >= 6 && dy <= 11)) {
 8001384:	69bb      	ldr	r3, [r7, #24]
 8001386:	2b03      	cmp	r3, #3
 8001388:	dc02      	bgt.n	8001390 <LCD_W+0x2c>
 800138a:	69fb      	ldr	r3, [r7, #28]
 800138c:	2b03      	cmp	r3, #3
 800138e:	dd59      	ble.n	8001444 <LCD_W+0xe0>
 8001390:	69bb      	ldr	r3, [r7, #24]
 8001392:	2b0b      	cmp	r3, #11
 8001394:	dd02      	ble.n	800139c <LCD_W+0x38>
 8001396:	69fb      	ldr	r3, [r7, #28]
 8001398:	2b03      	cmp	r3, #3
 800139a:	dd53      	ble.n	8001444 <LCD_W+0xe0>
 800139c:	69fb      	ldr	r3, [r7, #28]
 800139e:	2b03      	cmp	r3, #3
 80013a0:	dd08      	ble.n	80013b4 <LCD_W+0x50>
 80013a2:	69fb      	ldr	r3, [r7, #28]
 80013a4:	2b07      	cmp	r3, #7
 80013a6:	dc05      	bgt.n	80013b4 <LCD_W+0x50>
 80013a8:	69bb      	ldr	r3, [r7, #24]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	dd02      	ble.n	80013b4 <LCD_W+0x50>
 80013ae:	69bb      	ldr	r3, [r7, #24]
 80013b0:	2b04      	cmp	r3, #4
 80013b2:	dd47      	ble.n	8001444 <LCD_W+0xe0>
 80013b4:	69fb      	ldr	r3, [r7, #28]
 80013b6:	2b07      	cmp	r3, #7
 80013b8:	dd08      	ble.n	80013cc <LCD_W+0x68>
 80013ba:	69fb      	ldr	r3, [r7, #28]
 80013bc:	2b0b      	cmp	r3, #11
 80013be:	dc05      	bgt.n	80013cc <LCD_W+0x68>
 80013c0:	69bb      	ldr	r3, [r7, #24]
 80013c2:	2b01      	cmp	r3, #1
 80013c4:	dd02      	ble.n	80013cc <LCD_W+0x68>
 80013c6:	69bb      	ldr	r3, [r7, #24]
 80013c8:	2b05      	cmp	r3, #5
 80013ca:	dd3b      	ble.n	8001444 <LCD_W+0xe0>
 80013cc:	69fb      	ldr	r3, [r7, #28]
 80013ce:	2b0b      	cmp	r3, #11
 80013d0:	dd08      	ble.n	80013e4 <LCD_W+0x80>
 80013d2:	69fb      	ldr	r3, [r7, #28]
 80013d4:	2b0f      	cmp	r3, #15
 80013d6:	dc05      	bgt.n	80013e4 <LCD_W+0x80>
 80013d8:	69bb      	ldr	r3, [r7, #24]
 80013da:	2b02      	cmp	r3, #2
 80013dc:	dd02      	ble.n	80013e4 <LCD_W+0x80>
 80013de:	69bb      	ldr	r3, [r7, #24]
 80013e0:	2b06      	cmp	r3, #6
 80013e2:	dd2f      	ble.n	8001444 <LCD_W+0xe0>
 80013e4:	69fb      	ldr	r3, [r7, #28]
 80013e6:	2b03      	cmp	r3, #3
 80013e8:	dd08      	ble.n	80013fc <LCD_W+0x98>
 80013ea:	69fb      	ldr	r3, [r7, #28]
 80013ec:	2b07      	cmp	r3, #7
 80013ee:	dc05      	bgt.n	80013fc <LCD_W+0x98>
 80013f0:	69bb      	ldr	r3, [r7, #24]
 80013f2:	2b0a      	cmp	r3, #10
 80013f4:	dd02      	ble.n	80013fc <LCD_W+0x98>
 80013f6:	69bb      	ldr	r3, [r7, #24]
 80013f8:	2b0e      	cmp	r3, #14
 80013fa:	dd23      	ble.n	8001444 <LCD_W+0xe0>
 80013fc:	69fb      	ldr	r3, [r7, #28]
 80013fe:	2b07      	cmp	r3, #7
 8001400:	dd08      	ble.n	8001414 <LCD_W+0xb0>
 8001402:	69fb      	ldr	r3, [r7, #28]
 8001404:	2b0b      	cmp	r3, #11
 8001406:	dc05      	bgt.n	8001414 <LCD_W+0xb0>
 8001408:	69bb      	ldr	r3, [r7, #24]
 800140a:	2b09      	cmp	r3, #9
 800140c:	dd02      	ble.n	8001414 <LCD_W+0xb0>
 800140e:	69bb      	ldr	r3, [r7, #24]
 8001410:	2b0d      	cmp	r3, #13
 8001412:	dd17      	ble.n	8001444 <LCD_W+0xe0>
 8001414:	69fb      	ldr	r3, [r7, #28]
 8001416:	2b0b      	cmp	r3, #11
 8001418:	dd08      	ble.n	800142c <LCD_W+0xc8>
 800141a:	69fb      	ldr	r3, [r7, #28]
 800141c:	2b0f      	cmp	r3, #15
 800141e:	dc05      	bgt.n	800142c <LCD_W+0xc8>
 8001420:	69bb      	ldr	r3, [r7, #24]
 8001422:	2b08      	cmp	r3, #8
 8001424:	dd02      	ble.n	800142c <LCD_W+0xc8>
 8001426:	69bb      	ldr	r3, [r7, #24]
 8001428:	2b0c      	cmp	r3, #12
 800142a:	dd0b      	ble.n	8001444 <LCD_W+0xe0>
 800142c:	69bb      	ldr	r3, [r7, #24]
 800142e:	2b05      	cmp	r3, #5
 8001430:	dd1d      	ble.n	800146e <LCD_W+0x10a>
 8001432:	69bb      	ldr	r3, [r7, #24]
 8001434:	2b09      	cmp	r3, #9
 8001436:	dc1a      	bgt.n	800146e <LCD_W+0x10a>
 8001438:	69fb      	ldr	r3, [r7, #28]
 800143a:	2b05      	cmp	r3, #5
 800143c:	dd17      	ble.n	800146e <LCD_W+0x10a>
 800143e:	69fb      	ldr	r3, [r7, #28]
 8001440:	2b0b      	cmp	r3, #11
 8001442:	dc14      	bgt.n	800146e <LCD_W+0x10a>
				int y = y0 + dy;
 8001444:	88bb      	ldrh	r3, [r7, #4]
 8001446:	69fa      	ldr	r2, [r7, #28]
 8001448:	4413      	add	r3, r2
 800144a:	613b      	str	r3, [r7, #16]
				int x = x0 + dx;
 800144c:	88fb      	ldrh	r3, [r7, #6]
 800144e:	69ba      	ldr	r2, [r7, #24]
 8001450:	4413      	add	r3, r2
 8001452:	60fb      	str	r3, [r7, #12]
				LCD_WriteGRAM(COLOR_LTDC, y * LCD_WIDTH + x);
 8001454:	4b10      	ldr	r3, [pc, #64]	; (8001498 <LCD_W+0x134>)
 8001456:	7818      	ldrb	r0, [r3, #0]
 8001458:	693a      	ldr	r2, [r7, #16]
 800145a:	4613      	mov	r3, r2
 800145c:	011b      	lsls	r3, r3, #4
 800145e:	1a9b      	subs	r3, r3, r2
 8001460:	011b      	lsls	r3, r3, #4
 8001462:	461a      	mov	r2, r3
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	4413      	add	r3, r2
 8001468:	4619      	mov	r1, r3
 800146a:	f000 ffe7 	bl	800243c <LCD_WriteGRAM>
		for(int dx = 0; dx <=width; dx++){
 800146e:	69bb      	ldr	r3, [r7, #24]
 8001470:	3301      	adds	r3, #1
 8001472:	61bb      	str	r3, [r7, #24]
 8001474:	7dfb      	ldrb	r3, [r7, #23]
 8001476:	69ba      	ldr	r2, [r7, #24]
 8001478:	429a      	cmp	r2, r3
 800147a:	dd83      	ble.n	8001384 <LCD_W+0x20>
	for(int dy = 0; dy <= width; dy++){
 800147c:	69fb      	ldr	r3, [r7, #28]
 800147e:	3301      	adds	r3, #1
 8001480:	61fb      	str	r3, [r7, #28]
 8001482:	7dfb      	ldrb	r3, [r7, #23]
 8001484:	69fa      	ldr	r2, [r7, #28]
 8001486:	429a      	cmp	r2, r3
 8001488:	f77f af79 	ble.w	800137e <LCD_W+0x1a>
			}
		}
	}
}
 800148c:	bf00      	nop
 800148e:	bf00      	nop
 8001490:	3720      	adds	r7, #32
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	20000000 	.word	0x20000000

0800149c <LCD_X>:

void LCD_X(uint16_t x0, uint16_t y0) {
 800149c:	b580      	push	{r7, lr}
 800149e:	b088      	sub	sp, #32
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	4603      	mov	r3, r0
 80014a4:	460a      	mov	r2, r1
 80014a6:	80fb      	strh	r3, [r7, #6]
 80014a8:	4613      	mov	r3, r2
 80014aa:	80bb      	strh	r3, [r7, #4]
	const uint8_t width = 15;
 80014ac:	230f      	movs	r3, #15
 80014ae:	75fb      	strb	r3, [r7, #23]
	for(int dy = 0; dy <= width; dy++){
 80014b0:	2300      	movs	r3, #0
 80014b2:	61fb      	str	r3, [r7, #28]
 80014b4:	e045      	b.n	8001542 <LCD_X+0xa6>
		for(int dx = 0; dx <=width; dx++){
 80014b6:	2300      	movs	r3, #0
 80014b8:	61bb      	str	r3, [r7, #24]
 80014ba:	e03b      	b.n	8001534 <LCD_X+0x98>
			if ((dx <= 3 && dy <= 3) || (dx >= 12 && dy <= 3) || (dx <= 3 && dy >= 12) || (dx >= 12 && dy >= 12) || (dy >= 4 && dy <= 11 && dx >= 4 && dx <= 11)) {
 80014bc:	69bb      	ldr	r3, [r7, #24]
 80014be:	2b03      	cmp	r3, #3
 80014c0:	dc02      	bgt.n	80014c8 <LCD_X+0x2c>
 80014c2:	69fb      	ldr	r3, [r7, #28]
 80014c4:	2b03      	cmp	r3, #3
 80014c6:	dd1d      	ble.n	8001504 <LCD_X+0x68>
 80014c8:	69bb      	ldr	r3, [r7, #24]
 80014ca:	2b0b      	cmp	r3, #11
 80014cc:	dd02      	ble.n	80014d4 <LCD_X+0x38>
 80014ce:	69fb      	ldr	r3, [r7, #28]
 80014d0:	2b03      	cmp	r3, #3
 80014d2:	dd17      	ble.n	8001504 <LCD_X+0x68>
 80014d4:	69bb      	ldr	r3, [r7, #24]
 80014d6:	2b03      	cmp	r3, #3
 80014d8:	dc02      	bgt.n	80014e0 <LCD_X+0x44>
 80014da:	69fb      	ldr	r3, [r7, #28]
 80014dc:	2b0b      	cmp	r3, #11
 80014de:	dc11      	bgt.n	8001504 <LCD_X+0x68>
 80014e0:	69bb      	ldr	r3, [r7, #24]
 80014e2:	2b0b      	cmp	r3, #11
 80014e4:	dd02      	ble.n	80014ec <LCD_X+0x50>
 80014e6:	69fb      	ldr	r3, [r7, #28]
 80014e8:	2b0b      	cmp	r3, #11
 80014ea:	dc0b      	bgt.n	8001504 <LCD_X+0x68>
 80014ec:	69fb      	ldr	r3, [r7, #28]
 80014ee:	2b03      	cmp	r3, #3
 80014f0:	dd1d      	ble.n	800152e <LCD_X+0x92>
 80014f2:	69fb      	ldr	r3, [r7, #28]
 80014f4:	2b0b      	cmp	r3, #11
 80014f6:	dc1a      	bgt.n	800152e <LCD_X+0x92>
 80014f8:	69bb      	ldr	r3, [r7, #24]
 80014fa:	2b03      	cmp	r3, #3
 80014fc:	dd17      	ble.n	800152e <LCD_X+0x92>
 80014fe:	69bb      	ldr	r3, [r7, #24]
 8001500:	2b0b      	cmp	r3, #11
 8001502:	dc14      	bgt.n	800152e <LCD_X+0x92>
				int y = y0 + dy;
 8001504:	88bb      	ldrh	r3, [r7, #4]
 8001506:	69fa      	ldr	r2, [r7, #28]
 8001508:	4413      	add	r3, r2
 800150a:	613b      	str	r3, [r7, #16]
				int x = x0 + dx;
 800150c:	88fb      	ldrh	r3, [r7, #6]
 800150e:	69ba      	ldr	r2, [r7, #24]
 8001510:	4413      	add	r3, r2
 8001512:	60fb      	str	r3, [r7, #12]
				LCD_WriteGRAM(COLOR_LTDC, y * LCD_WIDTH + x);
 8001514:	4b0f      	ldr	r3, [pc, #60]	; (8001554 <LCD_X+0xb8>)
 8001516:	7818      	ldrb	r0, [r3, #0]
 8001518:	693a      	ldr	r2, [r7, #16]
 800151a:	4613      	mov	r3, r2
 800151c:	011b      	lsls	r3, r3, #4
 800151e:	1a9b      	subs	r3, r3, r2
 8001520:	011b      	lsls	r3, r3, #4
 8001522:	461a      	mov	r2, r3
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	4413      	add	r3, r2
 8001528:	4619      	mov	r1, r3
 800152a:	f000 ff87 	bl	800243c <LCD_WriteGRAM>
		for(int dx = 0; dx <=width; dx++){
 800152e:	69bb      	ldr	r3, [r7, #24]
 8001530:	3301      	adds	r3, #1
 8001532:	61bb      	str	r3, [r7, #24]
 8001534:	7dfb      	ldrb	r3, [r7, #23]
 8001536:	69ba      	ldr	r2, [r7, #24]
 8001538:	429a      	cmp	r2, r3
 800153a:	ddbf      	ble.n	80014bc <LCD_X+0x20>
	for(int dy = 0; dy <= width; dy++){
 800153c:	69fb      	ldr	r3, [r7, #28]
 800153e:	3301      	adds	r3, #1
 8001540:	61fb      	str	r3, [r7, #28]
 8001542:	7dfb      	ldrb	r3, [r7, #23]
 8001544:	69fa      	ldr	r2, [r7, #28]
 8001546:	429a      	cmp	r2, r3
 8001548:	ddb5      	ble.n	80014b6 <LCD_X+0x1a>
			}
		}
	}
}
 800154a:	bf00      	nop
 800154c:	bf00      	nop
 800154e:	3720      	adds	r7, #32
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}
 8001554:	20000000 	.word	0x20000000

08001558 <LCD_Y>:

void LCD_Y(uint16_t x0, uint16_t y0) {
 8001558:	b580      	push	{r7, lr}
 800155a:	b088      	sub	sp, #32
 800155c:	af00      	add	r7, sp, #0
 800155e:	4603      	mov	r3, r0
 8001560:	460a      	mov	r2, r1
 8001562:	80fb      	strh	r3, [r7, #6]
 8001564:	4613      	mov	r3, r2
 8001566:	80bb      	strh	r3, [r7, #4]
	const uint8_t width = 15;
 8001568:	230f      	movs	r3, #15
 800156a:	75fb      	strb	r3, [r7, #23]
	for(int dy = 0; dy <= width; dy++){
 800156c:	2300      	movs	r3, #0
 800156e:	61fb      	str	r3, [r7, #28]
 8001570:	e04e      	b.n	8001610 <LCD_Y+0xb8>
		for(int dx = 0; dx <=width; dx++){
 8001572:	2300      	movs	r3, #0
 8001574:	61bb      	str	r3, [r7, #24]
 8001576:	e044      	b.n	8001602 <LCD_Y+0xaa>
			if ((dx >= 6 && dx <= 9 && dy >= 8) || (dx <= 3 && dy <= 3) || (dx >= 12 && dy <= 3) || (dx >= 4 && dx <= 7 && dy >= 4 && dy <= 7) || (dx >= 8 && dx <= 11 && dy >= 4 && dy <= 7)) {
 8001578:	69bb      	ldr	r3, [r7, #24]
 800157a:	2b05      	cmp	r3, #5
 800157c:	dd05      	ble.n	800158a <LCD_Y+0x32>
 800157e:	69bb      	ldr	r3, [r7, #24]
 8001580:	2b09      	cmp	r3, #9
 8001582:	dc02      	bgt.n	800158a <LCD_Y+0x32>
 8001584:	69fb      	ldr	r3, [r7, #28]
 8001586:	2b07      	cmp	r3, #7
 8001588:	dc23      	bgt.n	80015d2 <LCD_Y+0x7a>
 800158a:	69bb      	ldr	r3, [r7, #24]
 800158c:	2b03      	cmp	r3, #3
 800158e:	dc02      	bgt.n	8001596 <LCD_Y+0x3e>
 8001590:	69fb      	ldr	r3, [r7, #28]
 8001592:	2b03      	cmp	r3, #3
 8001594:	dd1d      	ble.n	80015d2 <LCD_Y+0x7a>
 8001596:	69bb      	ldr	r3, [r7, #24]
 8001598:	2b0b      	cmp	r3, #11
 800159a:	dd02      	ble.n	80015a2 <LCD_Y+0x4a>
 800159c:	69fb      	ldr	r3, [r7, #28]
 800159e:	2b03      	cmp	r3, #3
 80015a0:	dd17      	ble.n	80015d2 <LCD_Y+0x7a>
 80015a2:	69bb      	ldr	r3, [r7, #24]
 80015a4:	2b03      	cmp	r3, #3
 80015a6:	dd08      	ble.n	80015ba <LCD_Y+0x62>
 80015a8:	69bb      	ldr	r3, [r7, #24]
 80015aa:	2b07      	cmp	r3, #7
 80015ac:	dc05      	bgt.n	80015ba <LCD_Y+0x62>
 80015ae:	69fb      	ldr	r3, [r7, #28]
 80015b0:	2b03      	cmp	r3, #3
 80015b2:	dd02      	ble.n	80015ba <LCD_Y+0x62>
 80015b4:	69fb      	ldr	r3, [r7, #28]
 80015b6:	2b07      	cmp	r3, #7
 80015b8:	dd0b      	ble.n	80015d2 <LCD_Y+0x7a>
 80015ba:	69bb      	ldr	r3, [r7, #24]
 80015bc:	2b07      	cmp	r3, #7
 80015be:	dd1d      	ble.n	80015fc <LCD_Y+0xa4>
 80015c0:	69bb      	ldr	r3, [r7, #24]
 80015c2:	2b0b      	cmp	r3, #11
 80015c4:	dc1a      	bgt.n	80015fc <LCD_Y+0xa4>
 80015c6:	69fb      	ldr	r3, [r7, #28]
 80015c8:	2b03      	cmp	r3, #3
 80015ca:	dd17      	ble.n	80015fc <LCD_Y+0xa4>
 80015cc:	69fb      	ldr	r3, [r7, #28]
 80015ce:	2b07      	cmp	r3, #7
 80015d0:	dc14      	bgt.n	80015fc <LCD_Y+0xa4>
				int y = y0 + dy;
 80015d2:	88bb      	ldrh	r3, [r7, #4]
 80015d4:	69fa      	ldr	r2, [r7, #28]
 80015d6:	4413      	add	r3, r2
 80015d8:	613b      	str	r3, [r7, #16]
				int x = x0 + dx;
 80015da:	88fb      	ldrh	r3, [r7, #6]
 80015dc:	69ba      	ldr	r2, [r7, #24]
 80015de:	4413      	add	r3, r2
 80015e0:	60fb      	str	r3, [r7, #12]
				LCD_WriteGRAM(COLOR_LTDC, y * LCD_WIDTH + x);
 80015e2:	4b10      	ldr	r3, [pc, #64]	; (8001624 <LCD_Y+0xcc>)
 80015e4:	7818      	ldrb	r0, [r3, #0]
 80015e6:	693a      	ldr	r2, [r7, #16]
 80015e8:	4613      	mov	r3, r2
 80015ea:	011b      	lsls	r3, r3, #4
 80015ec:	1a9b      	subs	r3, r3, r2
 80015ee:	011b      	lsls	r3, r3, #4
 80015f0:	461a      	mov	r2, r3
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	4413      	add	r3, r2
 80015f6:	4619      	mov	r1, r3
 80015f8:	f000 ff20 	bl	800243c <LCD_WriteGRAM>
		for(int dx = 0; dx <=width; dx++){
 80015fc:	69bb      	ldr	r3, [r7, #24]
 80015fe:	3301      	adds	r3, #1
 8001600:	61bb      	str	r3, [r7, #24]
 8001602:	7dfb      	ldrb	r3, [r7, #23]
 8001604:	69ba      	ldr	r2, [r7, #24]
 8001606:	429a      	cmp	r2, r3
 8001608:	ddb6      	ble.n	8001578 <LCD_Y+0x20>
	for(int dy = 0; dy <= width; dy++){
 800160a:	69fb      	ldr	r3, [r7, #28]
 800160c:	3301      	adds	r3, #1
 800160e:	61fb      	str	r3, [r7, #28]
 8001610:	7dfb      	ldrb	r3, [r7, #23]
 8001612:	69fa      	ldr	r2, [r7, #28]
 8001614:	429a      	cmp	r2, r3
 8001616:	ddac      	ble.n	8001572 <LCD_Y+0x1a>
			}
		}
	}
}
 8001618:	bf00      	nop
 800161a:	bf00      	nop
 800161c:	3720      	adds	r7, #32
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}
 8001622:	bf00      	nop
 8001624:	20000000 	.word	0x20000000

08001628 <LCD_Z>:

void LCD_Z(uint16_t x0, uint16_t y0) {
 8001628:	b580      	push	{r7, lr}
 800162a:	b088      	sub	sp, #32
 800162c:	af00      	add	r7, sp, #0
 800162e:	4603      	mov	r3, r0
 8001630:	460a      	mov	r2, r1
 8001632:	80fb      	strh	r3, [r7, #6]
 8001634:	4613      	mov	r3, r2
 8001636:	80bb      	strh	r3, [r7, #4]
	const uint8_t width = 15;
 8001638:	230f      	movs	r3, #15
 800163a:	75fb      	strb	r3, [r7, #23]
	for(int dy = 0; dy <= width; dy++){
 800163c:	2300      	movs	r3, #0
 800163e:	61fb      	str	r3, [r7, #28]
 8001640:	e03f      	b.n	80016c2 <LCD_Z+0x9a>
		for(int dx = 0; dx <=width; dx++){
 8001642:	2300      	movs	r3, #0
 8001644:	61bb      	str	r3, [r7, #24]
 8001646:	e035      	b.n	80016b4 <LCD_Z+0x8c>
			if (dy <= 3 || dy >= 12 || (dy >= 4 && dy <= 7 && dx >= 8 && dx <= 11) || (dy >= 8 && dy <= 11 && dx >= 4 && dx <= 7)) {
 8001648:	69fb      	ldr	r3, [r7, #28]
 800164a:	2b03      	cmp	r3, #3
 800164c:	dd1a      	ble.n	8001684 <LCD_Z+0x5c>
 800164e:	69fb      	ldr	r3, [r7, #28]
 8001650:	2b0b      	cmp	r3, #11
 8001652:	dc17      	bgt.n	8001684 <LCD_Z+0x5c>
 8001654:	69fb      	ldr	r3, [r7, #28]
 8001656:	2b03      	cmp	r3, #3
 8001658:	dd08      	ble.n	800166c <LCD_Z+0x44>
 800165a:	69fb      	ldr	r3, [r7, #28]
 800165c:	2b07      	cmp	r3, #7
 800165e:	dc05      	bgt.n	800166c <LCD_Z+0x44>
 8001660:	69bb      	ldr	r3, [r7, #24]
 8001662:	2b07      	cmp	r3, #7
 8001664:	dd02      	ble.n	800166c <LCD_Z+0x44>
 8001666:	69bb      	ldr	r3, [r7, #24]
 8001668:	2b0b      	cmp	r3, #11
 800166a:	dd0b      	ble.n	8001684 <LCD_Z+0x5c>
 800166c:	69fb      	ldr	r3, [r7, #28]
 800166e:	2b07      	cmp	r3, #7
 8001670:	dd1d      	ble.n	80016ae <LCD_Z+0x86>
 8001672:	69fb      	ldr	r3, [r7, #28]
 8001674:	2b0b      	cmp	r3, #11
 8001676:	dc1a      	bgt.n	80016ae <LCD_Z+0x86>
 8001678:	69bb      	ldr	r3, [r7, #24]
 800167a:	2b03      	cmp	r3, #3
 800167c:	dd17      	ble.n	80016ae <LCD_Z+0x86>
 800167e:	69bb      	ldr	r3, [r7, #24]
 8001680:	2b07      	cmp	r3, #7
 8001682:	dc14      	bgt.n	80016ae <LCD_Z+0x86>
				int y = y0 + dy;
 8001684:	88bb      	ldrh	r3, [r7, #4]
 8001686:	69fa      	ldr	r2, [r7, #28]
 8001688:	4413      	add	r3, r2
 800168a:	613b      	str	r3, [r7, #16]
				int x = x0 + dx;
 800168c:	88fb      	ldrh	r3, [r7, #6]
 800168e:	69ba      	ldr	r2, [r7, #24]
 8001690:	4413      	add	r3, r2
 8001692:	60fb      	str	r3, [r7, #12]
				LCD_WriteGRAM(COLOR_LTDC, y * LCD_WIDTH + x);
 8001694:	4b0f      	ldr	r3, [pc, #60]	; (80016d4 <LCD_Z+0xac>)
 8001696:	7818      	ldrb	r0, [r3, #0]
 8001698:	693a      	ldr	r2, [r7, #16]
 800169a:	4613      	mov	r3, r2
 800169c:	011b      	lsls	r3, r3, #4
 800169e:	1a9b      	subs	r3, r3, r2
 80016a0:	011b      	lsls	r3, r3, #4
 80016a2:	461a      	mov	r2, r3
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	4413      	add	r3, r2
 80016a8:	4619      	mov	r1, r3
 80016aa:	f000 fec7 	bl	800243c <LCD_WriteGRAM>
		for(int dx = 0; dx <=width; dx++){
 80016ae:	69bb      	ldr	r3, [r7, #24]
 80016b0:	3301      	adds	r3, #1
 80016b2:	61bb      	str	r3, [r7, #24]
 80016b4:	7dfb      	ldrb	r3, [r7, #23]
 80016b6:	69ba      	ldr	r2, [r7, #24]
 80016b8:	429a      	cmp	r2, r3
 80016ba:	ddc5      	ble.n	8001648 <LCD_Z+0x20>
	for(int dy = 0; dy <= width; dy++){
 80016bc:	69fb      	ldr	r3, [r7, #28]
 80016be:	3301      	adds	r3, #1
 80016c0:	61fb      	str	r3, [r7, #28]
 80016c2:	7dfb      	ldrb	r3, [r7, #23]
 80016c4:	69fa      	ldr	r2, [r7, #28]
 80016c6:	429a      	cmp	r2, r3
 80016c8:	ddbb      	ble.n	8001642 <LCD_Z+0x1a>
			}
		}
	}
}
 80016ca:	bf00      	nop
 80016cc:	bf00      	nop
 80016ce:	3720      	adds	r7, #32
 80016d0:	46bd      	mov	sp, r7
 80016d2:	bd80      	pop	{r7, pc}
 80016d4:	20000000 	.word	0x20000000

080016d8 <LCD_0>:

void LCD_0(uint16_t x0, uint16_t y0) {
 80016d8:	b580      	push	{r7, lr}
 80016da:	b088      	sub	sp, #32
 80016dc:	af00      	add	r7, sp, #0
 80016de:	4603      	mov	r3, r0
 80016e0:	460a      	mov	r2, r1
 80016e2:	80fb      	strh	r3, [r7, #6]
 80016e4:	4613      	mov	r3, r2
 80016e6:	80bb      	strh	r3, [r7, #4]
	const uint8_t width = 15;
 80016e8:	230f      	movs	r3, #15
 80016ea:	75fb      	strb	r3, [r7, #23]
	for(int dy = 0; dy <= width; dy++){
 80016ec:	2300      	movs	r3, #0
 80016ee:	61fb      	str	r3, [r7, #28]
 80016f0:	e02d      	b.n	800174e <LCD_0+0x76>
		for(int dx = 0; dx <=width; dx++){
 80016f2:	2300      	movs	r3, #0
 80016f4:	61bb      	str	r3, [r7, #24]
 80016f6:	e023      	b.n	8001740 <LCD_0+0x68>
			if ((dx <= 3 || dx >= 12) || (dy <= 3 || dy >= 12)) {
 80016f8:	69bb      	ldr	r3, [r7, #24]
 80016fa:	2b03      	cmp	r3, #3
 80016fc:	dd08      	ble.n	8001710 <LCD_0+0x38>
 80016fe:	69bb      	ldr	r3, [r7, #24]
 8001700:	2b0b      	cmp	r3, #11
 8001702:	dc05      	bgt.n	8001710 <LCD_0+0x38>
 8001704:	69fb      	ldr	r3, [r7, #28]
 8001706:	2b03      	cmp	r3, #3
 8001708:	dd02      	ble.n	8001710 <LCD_0+0x38>
 800170a:	69fb      	ldr	r3, [r7, #28]
 800170c:	2b0b      	cmp	r3, #11
 800170e:	dd14      	ble.n	800173a <LCD_0+0x62>
				int y = y0 + dy;
 8001710:	88bb      	ldrh	r3, [r7, #4]
 8001712:	69fa      	ldr	r2, [r7, #28]
 8001714:	4413      	add	r3, r2
 8001716:	613b      	str	r3, [r7, #16]
				int x = x0 + dx;
 8001718:	88fb      	ldrh	r3, [r7, #6]
 800171a:	69ba      	ldr	r2, [r7, #24]
 800171c:	4413      	add	r3, r2
 800171e:	60fb      	str	r3, [r7, #12]
				LCD_WriteGRAM(COLOR_LTDC, y * LCD_WIDTH + x);
 8001720:	4b0f      	ldr	r3, [pc, #60]	; (8001760 <LCD_0+0x88>)
 8001722:	7818      	ldrb	r0, [r3, #0]
 8001724:	693a      	ldr	r2, [r7, #16]
 8001726:	4613      	mov	r3, r2
 8001728:	011b      	lsls	r3, r3, #4
 800172a:	1a9b      	subs	r3, r3, r2
 800172c:	011b      	lsls	r3, r3, #4
 800172e:	461a      	mov	r2, r3
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	4413      	add	r3, r2
 8001734:	4619      	mov	r1, r3
 8001736:	f000 fe81 	bl	800243c <LCD_WriteGRAM>
		for(int dx = 0; dx <=width; dx++){
 800173a:	69bb      	ldr	r3, [r7, #24]
 800173c:	3301      	adds	r3, #1
 800173e:	61bb      	str	r3, [r7, #24]
 8001740:	7dfb      	ldrb	r3, [r7, #23]
 8001742:	69ba      	ldr	r2, [r7, #24]
 8001744:	429a      	cmp	r2, r3
 8001746:	ddd7      	ble.n	80016f8 <LCD_0+0x20>
	for(int dy = 0; dy <= width; dy++){
 8001748:	69fb      	ldr	r3, [r7, #28]
 800174a:	3301      	adds	r3, #1
 800174c:	61fb      	str	r3, [r7, #28]
 800174e:	7dfb      	ldrb	r3, [r7, #23]
 8001750:	69fa      	ldr	r2, [r7, #28]
 8001752:	429a      	cmp	r2, r3
 8001754:	ddcd      	ble.n	80016f2 <LCD_0+0x1a>
			}
		}
	}
}
 8001756:	bf00      	nop
 8001758:	bf00      	nop
 800175a:	3720      	adds	r7, #32
 800175c:	46bd      	mov	sp, r7
 800175e:	bd80      	pop	{r7, pc}
 8001760:	20000000 	.word	0x20000000

08001764 <LCD_1>:

void LCD_1(uint16_t x0, uint16_t y0) {
 8001764:	b580      	push	{r7, lr}
 8001766:	b088      	sub	sp, #32
 8001768:	af00      	add	r7, sp, #0
 800176a:	4603      	mov	r3, r0
 800176c:	460a      	mov	r2, r1
 800176e:	80fb      	strh	r3, [r7, #6]
 8001770:	4613      	mov	r3, r2
 8001772:	80bb      	strh	r3, [r7, #4]
	const uint8_t width = 15;
 8001774:	230f      	movs	r3, #15
 8001776:	75fb      	strb	r3, [r7, #23]
	for(int dy = 0; dy <= width; dy++){
 8001778:	2300      	movs	r3, #0
 800177a:	61fb      	str	r3, [r7, #28]
 800177c:	e027      	b.n	80017ce <LCD_1+0x6a>
		for(int dx = 0; dx <=width; dx++){
 800177e:	2300      	movs	r3, #0
 8001780:	61bb      	str	r3, [r7, #24]
 8001782:	e01d      	b.n	80017c0 <LCD_1+0x5c>
			if (dx >= 6 && dx <= 9) {
 8001784:	69bb      	ldr	r3, [r7, #24]
 8001786:	2b05      	cmp	r3, #5
 8001788:	dd17      	ble.n	80017ba <LCD_1+0x56>
 800178a:	69bb      	ldr	r3, [r7, #24]
 800178c:	2b09      	cmp	r3, #9
 800178e:	dc14      	bgt.n	80017ba <LCD_1+0x56>
				int y = y0 + dy;
 8001790:	88bb      	ldrh	r3, [r7, #4]
 8001792:	69fa      	ldr	r2, [r7, #28]
 8001794:	4413      	add	r3, r2
 8001796:	613b      	str	r3, [r7, #16]
				int x = x0 + dx;
 8001798:	88fb      	ldrh	r3, [r7, #6]
 800179a:	69ba      	ldr	r2, [r7, #24]
 800179c:	4413      	add	r3, r2
 800179e:	60fb      	str	r3, [r7, #12]
				LCD_WriteGRAM(COLOR_LTDC, y * LCD_WIDTH + x);
 80017a0:	4b0f      	ldr	r3, [pc, #60]	; (80017e0 <LCD_1+0x7c>)
 80017a2:	7818      	ldrb	r0, [r3, #0]
 80017a4:	693a      	ldr	r2, [r7, #16]
 80017a6:	4613      	mov	r3, r2
 80017a8:	011b      	lsls	r3, r3, #4
 80017aa:	1a9b      	subs	r3, r3, r2
 80017ac:	011b      	lsls	r3, r3, #4
 80017ae:	461a      	mov	r2, r3
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	4413      	add	r3, r2
 80017b4:	4619      	mov	r1, r3
 80017b6:	f000 fe41 	bl	800243c <LCD_WriteGRAM>
		for(int dx = 0; dx <=width; dx++){
 80017ba:	69bb      	ldr	r3, [r7, #24]
 80017bc:	3301      	adds	r3, #1
 80017be:	61bb      	str	r3, [r7, #24]
 80017c0:	7dfb      	ldrb	r3, [r7, #23]
 80017c2:	69ba      	ldr	r2, [r7, #24]
 80017c4:	429a      	cmp	r2, r3
 80017c6:	dddd      	ble.n	8001784 <LCD_1+0x20>
	for(int dy = 0; dy <= width; dy++){
 80017c8:	69fb      	ldr	r3, [r7, #28]
 80017ca:	3301      	adds	r3, #1
 80017cc:	61fb      	str	r3, [r7, #28]
 80017ce:	7dfb      	ldrb	r3, [r7, #23]
 80017d0:	69fa      	ldr	r2, [r7, #28]
 80017d2:	429a      	cmp	r2, r3
 80017d4:	ddd3      	ble.n	800177e <LCD_1+0x1a>
			}
		}
	}
}
 80017d6:	bf00      	nop
 80017d8:	bf00      	nop
 80017da:	3720      	adds	r7, #32
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	20000000 	.word	0x20000000

080017e4 <LCD_2>:

void LCD_2(uint16_t x0, uint16_t y0) {
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b088      	sub	sp, #32
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	4603      	mov	r3, r0
 80017ec:	460a      	mov	r2, r1
 80017ee:	80fb      	strh	r3, [r7, #6]
 80017f0:	4613      	mov	r3, r2
 80017f2:	80bb      	strh	r3, [r7, #4]
	const uint8_t width = 15;
 80017f4:	230f      	movs	r3, #15
 80017f6:	75fb      	strb	r3, [r7, #23]
	for(int dy = 0; dy <= width; dy++){
 80017f8:	2300      	movs	r3, #0
 80017fa:	61fb      	str	r3, [r7, #28]
 80017fc:	e039      	b.n	8001872 <LCD_2+0x8e>
		for(int dx = 0; dx <=width; dx++){
 80017fe:	2300      	movs	r3, #0
 8001800:	61bb      	str	r3, [r7, #24]
 8001802:	e02f      	b.n	8001864 <LCD_2+0x80>
			if (dy <= 3 || dy >= 12|| (dx >= 12 && dy <= 5) || (dx <= 3 && dy >= 10) || (dy >= 6 && dy <= 9)) {
 8001804:	69fb      	ldr	r3, [r7, #28]
 8001806:	2b03      	cmp	r3, #3
 8001808:	dd14      	ble.n	8001834 <LCD_2+0x50>
 800180a:	69fb      	ldr	r3, [r7, #28]
 800180c:	2b0b      	cmp	r3, #11
 800180e:	dc11      	bgt.n	8001834 <LCD_2+0x50>
 8001810:	69bb      	ldr	r3, [r7, #24]
 8001812:	2b0b      	cmp	r3, #11
 8001814:	dd02      	ble.n	800181c <LCD_2+0x38>
 8001816:	69fb      	ldr	r3, [r7, #28]
 8001818:	2b05      	cmp	r3, #5
 800181a:	dd0b      	ble.n	8001834 <LCD_2+0x50>
 800181c:	69bb      	ldr	r3, [r7, #24]
 800181e:	2b03      	cmp	r3, #3
 8001820:	dc02      	bgt.n	8001828 <LCD_2+0x44>
 8001822:	69fb      	ldr	r3, [r7, #28]
 8001824:	2b09      	cmp	r3, #9
 8001826:	dc05      	bgt.n	8001834 <LCD_2+0x50>
 8001828:	69fb      	ldr	r3, [r7, #28]
 800182a:	2b05      	cmp	r3, #5
 800182c:	dd17      	ble.n	800185e <LCD_2+0x7a>
 800182e:	69fb      	ldr	r3, [r7, #28]
 8001830:	2b09      	cmp	r3, #9
 8001832:	dc14      	bgt.n	800185e <LCD_2+0x7a>
				int y = y0 + dy;
 8001834:	88bb      	ldrh	r3, [r7, #4]
 8001836:	69fa      	ldr	r2, [r7, #28]
 8001838:	4413      	add	r3, r2
 800183a:	613b      	str	r3, [r7, #16]
				int x = x0 + dx;
 800183c:	88fb      	ldrh	r3, [r7, #6]
 800183e:	69ba      	ldr	r2, [r7, #24]
 8001840:	4413      	add	r3, r2
 8001842:	60fb      	str	r3, [r7, #12]
				LCD_WriteGRAM(COLOR_LTDC, y * LCD_WIDTH + x);
 8001844:	4b0f      	ldr	r3, [pc, #60]	; (8001884 <LCD_2+0xa0>)
 8001846:	7818      	ldrb	r0, [r3, #0]
 8001848:	693a      	ldr	r2, [r7, #16]
 800184a:	4613      	mov	r3, r2
 800184c:	011b      	lsls	r3, r3, #4
 800184e:	1a9b      	subs	r3, r3, r2
 8001850:	011b      	lsls	r3, r3, #4
 8001852:	461a      	mov	r2, r3
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	4413      	add	r3, r2
 8001858:	4619      	mov	r1, r3
 800185a:	f000 fdef 	bl	800243c <LCD_WriteGRAM>
		for(int dx = 0; dx <=width; dx++){
 800185e:	69bb      	ldr	r3, [r7, #24]
 8001860:	3301      	adds	r3, #1
 8001862:	61bb      	str	r3, [r7, #24]
 8001864:	7dfb      	ldrb	r3, [r7, #23]
 8001866:	69ba      	ldr	r2, [r7, #24]
 8001868:	429a      	cmp	r2, r3
 800186a:	ddcb      	ble.n	8001804 <LCD_2+0x20>
	for(int dy = 0; dy <= width; dy++){
 800186c:	69fb      	ldr	r3, [r7, #28]
 800186e:	3301      	adds	r3, #1
 8001870:	61fb      	str	r3, [r7, #28]
 8001872:	7dfb      	ldrb	r3, [r7, #23]
 8001874:	69fa      	ldr	r2, [r7, #28]
 8001876:	429a      	cmp	r2, r3
 8001878:	ddc1      	ble.n	80017fe <LCD_2+0x1a>
			}
		}
	}
}
 800187a:	bf00      	nop
 800187c:	bf00      	nop
 800187e:	3720      	adds	r7, #32
 8001880:	46bd      	mov	sp, r7
 8001882:	bd80      	pop	{r7, pc}
 8001884:	20000000 	.word	0x20000000

08001888 <LCD_3>:

void LCD_3(uint16_t x0, uint16_t y0) {
 8001888:	b580      	push	{r7, lr}
 800188a:	b088      	sub	sp, #32
 800188c:	af00      	add	r7, sp, #0
 800188e:	4603      	mov	r3, r0
 8001890:	460a      	mov	r2, r1
 8001892:	80fb      	strh	r3, [r7, #6]
 8001894:	4613      	mov	r3, r2
 8001896:	80bb      	strh	r3, [r7, #4]
	const uint8_t width = 15;
 8001898:	230f      	movs	r3, #15
 800189a:	75fb      	strb	r3, [r7, #23]
	for(int dy = 0; dy <= width; dy++){
 800189c:	2300      	movs	r3, #0
 800189e:	61fb      	str	r3, [r7, #28]
 80018a0:	e030      	b.n	8001904 <LCD_3+0x7c>
		for(int dx = 0; dx <=width; dx++){
 80018a2:	2300      	movs	r3, #0
 80018a4:	61bb      	str	r3, [r7, #24]
 80018a6:	e026      	b.n	80018f6 <LCD_3+0x6e>
			if (dy <= 3 || dy >= 12 || (dy >= 6 && dy <= 9) || (dx >= 12)) {
 80018a8:	69fb      	ldr	r3, [r7, #28]
 80018aa:	2b03      	cmp	r3, #3
 80018ac:	dd0b      	ble.n	80018c6 <LCD_3+0x3e>
 80018ae:	69fb      	ldr	r3, [r7, #28]
 80018b0:	2b0b      	cmp	r3, #11
 80018b2:	dc08      	bgt.n	80018c6 <LCD_3+0x3e>
 80018b4:	69fb      	ldr	r3, [r7, #28]
 80018b6:	2b05      	cmp	r3, #5
 80018b8:	dd02      	ble.n	80018c0 <LCD_3+0x38>
 80018ba:	69fb      	ldr	r3, [r7, #28]
 80018bc:	2b09      	cmp	r3, #9
 80018be:	dd02      	ble.n	80018c6 <LCD_3+0x3e>
 80018c0:	69bb      	ldr	r3, [r7, #24]
 80018c2:	2b0b      	cmp	r3, #11
 80018c4:	dd14      	ble.n	80018f0 <LCD_3+0x68>
				int y = y0 + dy;
 80018c6:	88bb      	ldrh	r3, [r7, #4]
 80018c8:	69fa      	ldr	r2, [r7, #28]
 80018ca:	4413      	add	r3, r2
 80018cc:	613b      	str	r3, [r7, #16]
				int x = x0 + dx;
 80018ce:	88fb      	ldrh	r3, [r7, #6]
 80018d0:	69ba      	ldr	r2, [r7, #24]
 80018d2:	4413      	add	r3, r2
 80018d4:	60fb      	str	r3, [r7, #12]
				LCD_WriteGRAM(COLOR_LTDC, y * LCD_WIDTH + x);
 80018d6:	4b10      	ldr	r3, [pc, #64]	; (8001918 <LCD_3+0x90>)
 80018d8:	7818      	ldrb	r0, [r3, #0]
 80018da:	693a      	ldr	r2, [r7, #16]
 80018dc:	4613      	mov	r3, r2
 80018de:	011b      	lsls	r3, r3, #4
 80018e0:	1a9b      	subs	r3, r3, r2
 80018e2:	011b      	lsls	r3, r3, #4
 80018e4:	461a      	mov	r2, r3
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	4413      	add	r3, r2
 80018ea:	4619      	mov	r1, r3
 80018ec:	f000 fda6 	bl	800243c <LCD_WriteGRAM>
		for(int dx = 0; dx <=width; dx++){
 80018f0:	69bb      	ldr	r3, [r7, #24]
 80018f2:	3301      	adds	r3, #1
 80018f4:	61bb      	str	r3, [r7, #24]
 80018f6:	7dfb      	ldrb	r3, [r7, #23]
 80018f8:	69ba      	ldr	r2, [r7, #24]
 80018fa:	429a      	cmp	r2, r3
 80018fc:	ddd4      	ble.n	80018a8 <LCD_3+0x20>
	for(int dy = 0; dy <= width; dy++){
 80018fe:	69fb      	ldr	r3, [r7, #28]
 8001900:	3301      	adds	r3, #1
 8001902:	61fb      	str	r3, [r7, #28]
 8001904:	7dfb      	ldrb	r3, [r7, #23]
 8001906:	69fa      	ldr	r2, [r7, #28]
 8001908:	429a      	cmp	r2, r3
 800190a:	ddca      	ble.n	80018a2 <LCD_3+0x1a>
			}
		}
	}
}
 800190c:	bf00      	nop
 800190e:	bf00      	nop
 8001910:	3720      	adds	r7, #32
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop
 8001918:	20000000 	.word	0x20000000

0800191c <LCD_4>:

void LCD_4(uint16_t x0, uint16_t y0) {
 800191c:	b580      	push	{r7, lr}
 800191e:	b088      	sub	sp, #32
 8001920:	af00      	add	r7, sp, #0
 8001922:	4603      	mov	r3, r0
 8001924:	460a      	mov	r2, r1
 8001926:	80fb      	strh	r3, [r7, #6]
 8001928:	4613      	mov	r3, r2
 800192a:	80bb      	strh	r3, [r7, #4]
	const uint8_t width = 15;
 800192c:	230f      	movs	r3, #15
 800192e:	75fb      	strb	r3, [r7, #23]
	for(int dy = 0; dy <= width; dy++){
 8001930:	2300      	movs	r3, #0
 8001932:	61fb      	str	r3, [r7, #28]
 8001934:	e033      	b.n	800199e <LCD_4+0x82>
		for(int dx = 0; dx <=width; dx++){
 8001936:	2300      	movs	r3, #0
 8001938:	61bb      	str	r3, [r7, #24]
 800193a:	e029      	b.n	8001990 <LCD_4+0x74>
			if ((dx <= 3 && dy <= 9) || (dy >= 6 && dy <= 9) || (dx >= 10 && dx <= 13)) {
 800193c:	69bb      	ldr	r3, [r7, #24]
 800193e:	2b03      	cmp	r3, #3
 8001940:	dc02      	bgt.n	8001948 <LCD_4+0x2c>
 8001942:	69fb      	ldr	r3, [r7, #28]
 8001944:	2b09      	cmp	r3, #9
 8001946:	dd0b      	ble.n	8001960 <LCD_4+0x44>
 8001948:	69fb      	ldr	r3, [r7, #28]
 800194a:	2b05      	cmp	r3, #5
 800194c:	dd02      	ble.n	8001954 <LCD_4+0x38>
 800194e:	69fb      	ldr	r3, [r7, #28]
 8001950:	2b09      	cmp	r3, #9
 8001952:	dd05      	ble.n	8001960 <LCD_4+0x44>
 8001954:	69bb      	ldr	r3, [r7, #24]
 8001956:	2b09      	cmp	r3, #9
 8001958:	dd17      	ble.n	800198a <LCD_4+0x6e>
 800195a:	69bb      	ldr	r3, [r7, #24]
 800195c:	2b0d      	cmp	r3, #13
 800195e:	dc14      	bgt.n	800198a <LCD_4+0x6e>
				int y = y0 + dy;
 8001960:	88bb      	ldrh	r3, [r7, #4]
 8001962:	69fa      	ldr	r2, [r7, #28]
 8001964:	4413      	add	r3, r2
 8001966:	613b      	str	r3, [r7, #16]
				int x = x0 + dx;
 8001968:	88fb      	ldrh	r3, [r7, #6]
 800196a:	69ba      	ldr	r2, [r7, #24]
 800196c:	4413      	add	r3, r2
 800196e:	60fb      	str	r3, [r7, #12]
				LCD_WriteGRAM(COLOR_LTDC, y * LCD_WIDTH + x);
 8001970:	4b0f      	ldr	r3, [pc, #60]	; (80019b0 <LCD_4+0x94>)
 8001972:	7818      	ldrb	r0, [r3, #0]
 8001974:	693a      	ldr	r2, [r7, #16]
 8001976:	4613      	mov	r3, r2
 8001978:	011b      	lsls	r3, r3, #4
 800197a:	1a9b      	subs	r3, r3, r2
 800197c:	011b      	lsls	r3, r3, #4
 800197e:	461a      	mov	r2, r3
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	4413      	add	r3, r2
 8001984:	4619      	mov	r1, r3
 8001986:	f000 fd59 	bl	800243c <LCD_WriteGRAM>
		for(int dx = 0; dx <=width; dx++){
 800198a:	69bb      	ldr	r3, [r7, #24]
 800198c:	3301      	adds	r3, #1
 800198e:	61bb      	str	r3, [r7, #24]
 8001990:	7dfb      	ldrb	r3, [r7, #23]
 8001992:	69ba      	ldr	r2, [r7, #24]
 8001994:	429a      	cmp	r2, r3
 8001996:	ddd1      	ble.n	800193c <LCD_4+0x20>
	for(int dy = 0; dy <= width; dy++){
 8001998:	69fb      	ldr	r3, [r7, #28]
 800199a:	3301      	adds	r3, #1
 800199c:	61fb      	str	r3, [r7, #28]
 800199e:	7dfb      	ldrb	r3, [r7, #23]
 80019a0:	69fa      	ldr	r2, [r7, #28]
 80019a2:	429a      	cmp	r2, r3
 80019a4:	ddc7      	ble.n	8001936 <LCD_4+0x1a>
			}
		}
	}
}
 80019a6:	bf00      	nop
 80019a8:	bf00      	nop
 80019aa:	3720      	adds	r7, #32
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bd80      	pop	{r7, pc}
 80019b0:	20000000 	.word	0x20000000

080019b4 <LCD_5>:

void LCD_5(uint16_t x0, uint16_t y0) {
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b088      	sub	sp, #32
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	4603      	mov	r3, r0
 80019bc:	460a      	mov	r2, r1
 80019be:	80fb      	strh	r3, [r7, #6]
 80019c0:	4613      	mov	r3, r2
 80019c2:	80bb      	strh	r3, [r7, #4]
	const uint8_t width = 15;
 80019c4:	230f      	movs	r3, #15
 80019c6:	75fb      	strb	r3, [r7, #23]
	for(int dy = 0; dy <= width; dy++){
 80019c8:	2300      	movs	r3, #0
 80019ca:	61fb      	str	r3, [r7, #28]
 80019cc:	e039      	b.n	8001a42 <LCD_5+0x8e>
		for(int dx = 0; dx <=width; dx++){
 80019ce:	2300      	movs	r3, #0
 80019d0:	61bb      	str	r3, [r7, #24]
 80019d2:	e02f      	b.n	8001a34 <LCD_5+0x80>
			if (dy <= 3 || dy >= 12|| (dy >= 6 && dy <= 9) || (dx >= 12 && dy >= 6) || (dx <= 3 && dy <= 9)) {
 80019d4:	69fb      	ldr	r3, [r7, #28]
 80019d6:	2b03      	cmp	r3, #3
 80019d8:	dd14      	ble.n	8001a04 <LCD_5+0x50>
 80019da:	69fb      	ldr	r3, [r7, #28]
 80019dc:	2b0b      	cmp	r3, #11
 80019de:	dc11      	bgt.n	8001a04 <LCD_5+0x50>
 80019e0:	69fb      	ldr	r3, [r7, #28]
 80019e2:	2b05      	cmp	r3, #5
 80019e4:	dd02      	ble.n	80019ec <LCD_5+0x38>
 80019e6:	69fb      	ldr	r3, [r7, #28]
 80019e8:	2b09      	cmp	r3, #9
 80019ea:	dd0b      	ble.n	8001a04 <LCD_5+0x50>
 80019ec:	69bb      	ldr	r3, [r7, #24]
 80019ee:	2b0b      	cmp	r3, #11
 80019f0:	dd02      	ble.n	80019f8 <LCD_5+0x44>
 80019f2:	69fb      	ldr	r3, [r7, #28]
 80019f4:	2b05      	cmp	r3, #5
 80019f6:	dc05      	bgt.n	8001a04 <LCD_5+0x50>
 80019f8:	69bb      	ldr	r3, [r7, #24]
 80019fa:	2b03      	cmp	r3, #3
 80019fc:	dc17      	bgt.n	8001a2e <LCD_5+0x7a>
 80019fe:	69fb      	ldr	r3, [r7, #28]
 8001a00:	2b09      	cmp	r3, #9
 8001a02:	dc14      	bgt.n	8001a2e <LCD_5+0x7a>
				int y = y0 + dy;
 8001a04:	88bb      	ldrh	r3, [r7, #4]
 8001a06:	69fa      	ldr	r2, [r7, #28]
 8001a08:	4413      	add	r3, r2
 8001a0a:	613b      	str	r3, [r7, #16]
				int x = x0 + dx;
 8001a0c:	88fb      	ldrh	r3, [r7, #6]
 8001a0e:	69ba      	ldr	r2, [r7, #24]
 8001a10:	4413      	add	r3, r2
 8001a12:	60fb      	str	r3, [r7, #12]
				LCD_WriteGRAM(COLOR_LTDC, y * LCD_WIDTH + x);
 8001a14:	4b0f      	ldr	r3, [pc, #60]	; (8001a54 <LCD_5+0xa0>)
 8001a16:	7818      	ldrb	r0, [r3, #0]
 8001a18:	693a      	ldr	r2, [r7, #16]
 8001a1a:	4613      	mov	r3, r2
 8001a1c:	011b      	lsls	r3, r3, #4
 8001a1e:	1a9b      	subs	r3, r3, r2
 8001a20:	011b      	lsls	r3, r3, #4
 8001a22:	461a      	mov	r2, r3
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	4413      	add	r3, r2
 8001a28:	4619      	mov	r1, r3
 8001a2a:	f000 fd07 	bl	800243c <LCD_WriteGRAM>
		for(int dx = 0; dx <=width; dx++){
 8001a2e:	69bb      	ldr	r3, [r7, #24]
 8001a30:	3301      	adds	r3, #1
 8001a32:	61bb      	str	r3, [r7, #24]
 8001a34:	7dfb      	ldrb	r3, [r7, #23]
 8001a36:	69ba      	ldr	r2, [r7, #24]
 8001a38:	429a      	cmp	r2, r3
 8001a3a:	ddcb      	ble.n	80019d4 <LCD_5+0x20>
	for(int dy = 0; dy <= width; dy++){
 8001a3c:	69fb      	ldr	r3, [r7, #28]
 8001a3e:	3301      	adds	r3, #1
 8001a40:	61fb      	str	r3, [r7, #28]
 8001a42:	7dfb      	ldrb	r3, [r7, #23]
 8001a44:	69fa      	ldr	r2, [r7, #28]
 8001a46:	429a      	cmp	r2, r3
 8001a48:	ddc1      	ble.n	80019ce <LCD_5+0x1a>
			}
		}
	}
}
 8001a4a:	bf00      	nop
 8001a4c:	bf00      	nop
 8001a4e:	3720      	adds	r7, #32
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bd80      	pop	{r7, pc}
 8001a54:	20000000 	.word	0x20000000

08001a58 <LCD_6>:

void LCD_6(uint16_t x0, uint16_t y0) {
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b088      	sub	sp, #32
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	4603      	mov	r3, r0
 8001a60:	460a      	mov	r2, r1
 8001a62:	80fb      	strh	r3, [r7, #6]
 8001a64:	4613      	mov	r3, r2
 8001a66:	80bb      	strh	r3, [r7, #4]
	const uint8_t width = 15;
 8001a68:	230f      	movs	r3, #15
 8001a6a:	75fb      	strb	r3, [r7, #23]
	for(int dy = 0; dy <= width; dy++){
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	61fb      	str	r3, [r7, #28]
 8001a70:	e036      	b.n	8001ae0 <LCD_6+0x88>
		for(int dx = 0; dx <=width; dx++){
 8001a72:	2300      	movs	r3, #0
 8001a74:	61bb      	str	r3, [r7, #24]
 8001a76:	e02c      	b.n	8001ad2 <LCD_6+0x7a>
			if (dy <= 3 || dx <= 3 || dy >= 12 || (dy >= 6 && dy <= 9) || (dx >= 12 && dy >= 6)) {
 8001a78:	69fb      	ldr	r3, [r7, #28]
 8001a7a:	2b03      	cmp	r3, #3
 8001a7c:	dd11      	ble.n	8001aa2 <LCD_6+0x4a>
 8001a7e:	69bb      	ldr	r3, [r7, #24]
 8001a80:	2b03      	cmp	r3, #3
 8001a82:	dd0e      	ble.n	8001aa2 <LCD_6+0x4a>
 8001a84:	69fb      	ldr	r3, [r7, #28]
 8001a86:	2b0b      	cmp	r3, #11
 8001a88:	dc0b      	bgt.n	8001aa2 <LCD_6+0x4a>
 8001a8a:	69fb      	ldr	r3, [r7, #28]
 8001a8c:	2b05      	cmp	r3, #5
 8001a8e:	dd02      	ble.n	8001a96 <LCD_6+0x3e>
 8001a90:	69fb      	ldr	r3, [r7, #28]
 8001a92:	2b09      	cmp	r3, #9
 8001a94:	dd05      	ble.n	8001aa2 <LCD_6+0x4a>
 8001a96:	69bb      	ldr	r3, [r7, #24]
 8001a98:	2b0b      	cmp	r3, #11
 8001a9a:	dd17      	ble.n	8001acc <LCD_6+0x74>
 8001a9c:	69fb      	ldr	r3, [r7, #28]
 8001a9e:	2b05      	cmp	r3, #5
 8001aa0:	dd14      	ble.n	8001acc <LCD_6+0x74>
				int y = y0 + dy;
 8001aa2:	88bb      	ldrh	r3, [r7, #4]
 8001aa4:	69fa      	ldr	r2, [r7, #28]
 8001aa6:	4413      	add	r3, r2
 8001aa8:	613b      	str	r3, [r7, #16]
				int x = x0 + dx;
 8001aaa:	88fb      	ldrh	r3, [r7, #6]
 8001aac:	69ba      	ldr	r2, [r7, #24]
 8001aae:	4413      	add	r3, r2
 8001ab0:	60fb      	str	r3, [r7, #12]
				LCD_WriteGRAM(COLOR_LTDC, y * LCD_WIDTH + x);
 8001ab2:	4b10      	ldr	r3, [pc, #64]	; (8001af4 <LCD_6+0x9c>)
 8001ab4:	7818      	ldrb	r0, [r3, #0]
 8001ab6:	693a      	ldr	r2, [r7, #16]
 8001ab8:	4613      	mov	r3, r2
 8001aba:	011b      	lsls	r3, r3, #4
 8001abc:	1a9b      	subs	r3, r3, r2
 8001abe:	011b      	lsls	r3, r3, #4
 8001ac0:	461a      	mov	r2, r3
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	4413      	add	r3, r2
 8001ac6:	4619      	mov	r1, r3
 8001ac8:	f000 fcb8 	bl	800243c <LCD_WriteGRAM>
		for(int dx = 0; dx <=width; dx++){
 8001acc:	69bb      	ldr	r3, [r7, #24]
 8001ace:	3301      	adds	r3, #1
 8001ad0:	61bb      	str	r3, [r7, #24]
 8001ad2:	7dfb      	ldrb	r3, [r7, #23]
 8001ad4:	69ba      	ldr	r2, [r7, #24]
 8001ad6:	429a      	cmp	r2, r3
 8001ad8:	ddce      	ble.n	8001a78 <LCD_6+0x20>
	for(int dy = 0; dy <= width; dy++){
 8001ada:	69fb      	ldr	r3, [r7, #28]
 8001adc:	3301      	adds	r3, #1
 8001ade:	61fb      	str	r3, [r7, #28]
 8001ae0:	7dfb      	ldrb	r3, [r7, #23]
 8001ae2:	69fa      	ldr	r2, [r7, #28]
 8001ae4:	429a      	cmp	r2, r3
 8001ae6:	ddc4      	ble.n	8001a72 <LCD_6+0x1a>
			}
		}
	}
}
 8001ae8:	bf00      	nop
 8001aea:	bf00      	nop
 8001aec:	3720      	adds	r7, #32
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	20000000 	.word	0x20000000

08001af8 <LCD_7>:

void LCD_7(uint16_t x0, uint16_t y0) {
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b088      	sub	sp, #32
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	4603      	mov	r3, r0
 8001b00:	460a      	mov	r2, r1
 8001b02:	80fb      	strh	r3, [r7, #6]
 8001b04:	4613      	mov	r3, r2
 8001b06:	80bb      	strh	r3, [r7, #4]
	const uint8_t width = 15;
 8001b08:	230f      	movs	r3, #15
 8001b0a:	75fb      	strb	r3, [r7, #23]
	for(int dy = 0; dy <= width; dy++){
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	61fb      	str	r3, [r7, #28]
 8001b10:	e042      	b.n	8001b98 <LCD_7+0xa0>
		for(int dx = 0; dx <=width; dx++){
 8001b12:	2300      	movs	r3, #0
 8001b14:	61bb      	str	r3, [r7, #24]
 8001b16:	e038      	b.n	8001b8a <LCD_7+0x92>
			if ((dy <= 3) || (dx <= 3 && dy >= 12) || (dy >= 4 && dy <= 7 && dx >= 8 && dx <= 11) || (dy >= 8 && dy <= 11 && dx >= 4 && dx <= 7)) {
 8001b18:	69fb      	ldr	r3, [r7, #28]
 8001b1a:	2b03      	cmp	r3, #3
 8001b1c:	dd1d      	ble.n	8001b5a <LCD_7+0x62>
 8001b1e:	69bb      	ldr	r3, [r7, #24]
 8001b20:	2b03      	cmp	r3, #3
 8001b22:	dc02      	bgt.n	8001b2a <LCD_7+0x32>
 8001b24:	69fb      	ldr	r3, [r7, #28]
 8001b26:	2b0b      	cmp	r3, #11
 8001b28:	dc17      	bgt.n	8001b5a <LCD_7+0x62>
 8001b2a:	69fb      	ldr	r3, [r7, #28]
 8001b2c:	2b03      	cmp	r3, #3
 8001b2e:	dd08      	ble.n	8001b42 <LCD_7+0x4a>
 8001b30:	69fb      	ldr	r3, [r7, #28]
 8001b32:	2b07      	cmp	r3, #7
 8001b34:	dc05      	bgt.n	8001b42 <LCD_7+0x4a>
 8001b36:	69bb      	ldr	r3, [r7, #24]
 8001b38:	2b07      	cmp	r3, #7
 8001b3a:	dd02      	ble.n	8001b42 <LCD_7+0x4a>
 8001b3c:	69bb      	ldr	r3, [r7, #24]
 8001b3e:	2b0b      	cmp	r3, #11
 8001b40:	dd0b      	ble.n	8001b5a <LCD_7+0x62>
 8001b42:	69fb      	ldr	r3, [r7, #28]
 8001b44:	2b07      	cmp	r3, #7
 8001b46:	dd1d      	ble.n	8001b84 <LCD_7+0x8c>
 8001b48:	69fb      	ldr	r3, [r7, #28]
 8001b4a:	2b0b      	cmp	r3, #11
 8001b4c:	dc1a      	bgt.n	8001b84 <LCD_7+0x8c>
 8001b4e:	69bb      	ldr	r3, [r7, #24]
 8001b50:	2b03      	cmp	r3, #3
 8001b52:	dd17      	ble.n	8001b84 <LCD_7+0x8c>
 8001b54:	69bb      	ldr	r3, [r7, #24]
 8001b56:	2b07      	cmp	r3, #7
 8001b58:	dc14      	bgt.n	8001b84 <LCD_7+0x8c>
				int y = y0 + dy;
 8001b5a:	88bb      	ldrh	r3, [r7, #4]
 8001b5c:	69fa      	ldr	r2, [r7, #28]
 8001b5e:	4413      	add	r3, r2
 8001b60:	613b      	str	r3, [r7, #16]
				int x = x0 + dx;
 8001b62:	88fb      	ldrh	r3, [r7, #6]
 8001b64:	69ba      	ldr	r2, [r7, #24]
 8001b66:	4413      	add	r3, r2
 8001b68:	60fb      	str	r3, [r7, #12]
				LCD_WriteGRAM(COLOR_LTDC, y * LCD_WIDTH + x);
 8001b6a:	4b10      	ldr	r3, [pc, #64]	; (8001bac <LCD_7+0xb4>)
 8001b6c:	7818      	ldrb	r0, [r3, #0]
 8001b6e:	693a      	ldr	r2, [r7, #16]
 8001b70:	4613      	mov	r3, r2
 8001b72:	011b      	lsls	r3, r3, #4
 8001b74:	1a9b      	subs	r3, r3, r2
 8001b76:	011b      	lsls	r3, r3, #4
 8001b78:	461a      	mov	r2, r3
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	4413      	add	r3, r2
 8001b7e:	4619      	mov	r1, r3
 8001b80:	f000 fc5c 	bl	800243c <LCD_WriteGRAM>
		for(int dx = 0; dx <=width; dx++){
 8001b84:	69bb      	ldr	r3, [r7, #24]
 8001b86:	3301      	adds	r3, #1
 8001b88:	61bb      	str	r3, [r7, #24]
 8001b8a:	7dfb      	ldrb	r3, [r7, #23]
 8001b8c:	69ba      	ldr	r2, [r7, #24]
 8001b8e:	429a      	cmp	r2, r3
 8001b90:	ddc2      	ble.n	8001b18 <LCD_7+0x20>
	for(int dy = 0; dy <= width; dy++){
 8001b92:	69fb      	ldr	r3, [r7, #28]
 8001b94:	3301      	adds	r3, #1
 8001b96:	61fb      	str	r3, [r7, #28]
 8001b98:	7dfb      	ldrb	r3, [r7, #23]
 8001b9a:	69fa      	ldr	r2, [r7, #28]
 8001b9c:	429a      	cmp	r2, r3
 8001b9e:	ddb8      	ble.n	8001b12 <LCD_7+0x1a>
			}
		}
	}
}
 8001ba0:	bf00      	nop
 8001ba2:	bf00      	nop
 8001ba4:	3720      	adds	r7, #32
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	20000000 	.word	0x20000000

08001bb0 <LCD_8>:

void LCD_8(uint16_t x0, uint16_t y0) {
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b088      	sub	sp, #32
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	460a      	mov	r2, r1
 8001bba:	80fb      	strh	r3, [r7, #6]
 8001bbc:	4613      	mov	r3, r2
 8001bbe:	80bb      	strh	r3, [r7, #4]
	const uint8_t width = 15;
 8001bc0:	230f      	movs	r3, #15
 8001bc2:	75fb      	strb	r3, [r7, #23]
	for(int dy = 0; dy <= width; dy++){
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	61fb      	str	r3, [r7, #28]
 8001bc8:	e033      	b.n	8001c32 <LCD_8+0x82>
		for(int dx = 0; dx <=width; dx++){
 8001bca:	2300      	movs	r3, #0
 8001bcc:	61bb      	str	r3, [r7, #24]
 8001bce:	e029      	b.n	8001c24 <LCD_8+0x74>
			if (dy <= 3 || dy >= 12 || (dy >= 6 && dy <= 9) || (dx >= 12) || (dx <= 3)) {
 8001bd0:	69fb      	ldr	r3, [r7, #28]
 8001bd2:	2b03      	cmp	r3, #3
 8001bd4:	dd0e      	ble.n	8001bf4 <LCD_8+0x44>
 8001bd6:	69fb      	ldr	r3, [r7, #28]
 8001bd8:	2b0b      	cmp	r3, #11
 8001bda:	dc0b      	bgt.n	8001bf4 <LCD_8+0x44>
 8001bdc:	69fb      	ldr	r3, [r7, #28]
 8001bde:	2b05      	cmp	r3, #5
 8001be0:	dd02      	ble.n	8001be8 <LCD_8+0x38>
 8001be2:	69fb      	ldr	r3, [r7, #28]
 8001be4:	2b09      	cmp	r3, #9
 8001be6:	dd05      	ble.n	8001bf4 <LCD_8+0x44>
 8001be8:	69bb      	ldr	r3, [r7, #24]
 8001bea:	2b0b      	cmp	r3, #11
 8001bec:	dc02      	bgt.n	8001bf4 <LCD_8+0x44>
 8001bee:	69bb      	ldr	r3, [r7, #24]
 8001bf0:	2b03      	cmp	r3, #3
 8001bf2:	dc14      	bgt.n	8001c1e <LCD_8+0x6e>
				int y = y0 + dy;
 8001bf4:	88bb      	ldrh	r3, [r7, #4]
 8001bf6:	69fa      	ldr	r2, [r7, #28]
 8001bf8:	4413      	add	r3, r2
 8001bfa:	613b      	str	r3, [r7, #16]
				int x = x0 + dx;
 8001bfc:	88fb      	ldrh	r3, [r7, #6]
 8001bfe:	69ba      	ldr	r2, [r7, #24]
 8001c00:	4413      	add	r3, r2
 8001c02:	60fb      	str	r3, [r7, #12]
				LCD_WriteGRAM(COLOR_LTDC, y * LCD_WIDTH + x);
 8001c04:	4b0f      	ldr	r3, [pc, #60]	; (8001c44 <LCD_8+0x94>)
 8001c06:	7818      	ldrb	r0, [r3, #0]
 8001c08:	693a      	ldr	r2, [r7, #16]
 8001c0a:	4613      	mov	r3, r2
 8001c0c:	011b      	lsls	r3, r3, #4
 8001c0e:	1a9b      	subs	r3, r3, r2
 8001c10:	011b      	lsls	r3, r3, #4
 8001c12:	461a      	mov	r2, r3
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	4413      	add	r3, r2
 8001c18:	4619      	mov	r1, r3
 8001c1a:	f000 fc0f 	bl	800243c <LCD_WriteGRAM>
		for(int dx = 0; dx <=width; dx++){
 8001c1e:	69bb      	ldr	r3, [r7, #24]
 8001c20:	3301      	adds	r3, #1
 8001c22:	61bb      	str	r3, [r7, #24]
 8001c24:	7dfb      	ldrb	r3, [r7, #23]
 8001c26:	69ba      	ldr	r2, [r7, #24]
 8001c28:	429a      	cmp	r2, r3
 8001c2a:	ddd1      	ble.n	8001bd0 <LCD_8+0x20>
	for(int dy = 0; dy <= width; dy++){
 8001c2c:	69fb      	ldr	r3, [r7, #28]
 8001c2e:	3301      	adds	r3, #1
 8001c30:	61fb      	str	r3, [r7, #28]
 8001c32:	7dfb      	ldrb	r3, [r7, #23]
 8001c34:	69fa      	ldr	r2, [r7, #28]
 8001c36:	429a      	cmp	r2, r3
 8001c38:	ddc7      	ble.n	8001bca <LCD_8+0x1a>
			}
		}
	}
}
 8001c3a:	bf00      	nop
 8001c3c:	bf00      	nop
 8001c3e:	3720      	adds	r7, #32
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bd80      	pop	{r7, pc}
 8001c44:	20000000 	.word	0x20000000

08001c48 <LCD_9>:

void LCD_9(uint16_t x0, uint16_t y0) {
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b088      	sub	sp, #32
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	4603      	mov	r3, r0
 8001c50:	460a      	mov	r2, r1
 8001c52:	80fb      	strh	r3, [r7, #6]
 8001c54:	4613      	mov	r3, r2
 8001c56:	80bb      	strh	r3, [r7, #4]
	const uint8_t width = 15;
 8001c58:	230f      	movs	r3, #15
 8001c5a:	75fb      	strb	r3, [r7, #23]
	for(int dy = 0; dy <= width; dy++){
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	61fb      	str	r3, [r7, #28]
 8001c60:	e036      	b.n	8001cd0 <LCD_9+0x88>
		for(int dx = 0; dx <=width; dx++){
 8001c62:	2300      	movs	r3, #0
 8001c64:	61bb      	str	r3, [r7, #24]
 8001c66:	e02c      	b.n	8001cc2 <LCD_9+0x7a>
			if ((dx <= 3 && dy <= 9) || (dy >= 6 && dy <= 9) || (dx >= 12) || (dy <= 3) || (dy >= 12)) {
 8001c68:	69bb      	ldr	r3, [r7, #24]
 8001c6a:	2b03      	cmp	r3, #3
 8001c6c:	dc02      	bgt.n	8001c74 <LCD_9+0x2c>
 8001c6e:	69fb      	ldr	r3, [r7, #28]
 8001c70:	2b09      	cmp	r3, #9
 8001c72:	dd0e      	ble.n	8001c92 <LCD_9+0x4a>
 8001c74:	69fb      	ldr	r3, [r7, #28]
 8001c76:	2b05      	cmp	r3, #5
 8001c78:	dd02      	ble.n	8001c80 <LCD_9+0x38>
 8001c7a:	69fb      	ldr	r3, [r7, #28]
 8001c7c:	2b09      	cmp	r3, #9
 8001c7e:	dd08      	ble.n	8001c92 <LCD_9+0x4a>
 8001c80:	69bb      	ldr	r3, [r7, #24]
 8001c82:	2b0b      	cmp	r3, #11
 8001c84:	dc05      	bgt.n	8001c92 <LCD_9+0x4a>
 8001c86:	69fb      	ldr	r3, [r7, #28]
 8001c88:	2b03      	cmp	r3, #3
 8001c8a:	dd02      	ble.n	8001c92 <LCD_9+0x4a>
 8001c8c:	69fb      	ldr	r3, [r7, #28]
 8001c8e:	2b0b      	cmp	r3, #11
 8001c90:	dd14      	ble.n	8001cbc <LCD_9+0x74>
				int y = y0 + dy;
 8001c92:	88bb      	ldrh	r3, [r7, #4]
 8001c94:	69fa      	ldr	r2, [r7, #28]
 8001c96:	4413      	add	r3, r2
 8001c98:	613b      	str	r3, [r7, #16]
				int x = x0 + dx;
 8001c9a:	88fb      	ldrh	r3, [r7, #6]
 8001c9c:	69ba      	ldr	r2, [r7, #24]
 8001c9e:	4413      	add	r3, r2
 8001ca0:	60fb      	str	r3, [r7, #12]
				LCD_WriteGRAM(COLOR_LTDC, y * LCD_WIDTH + x);
 8001ca2:	4b10      	ldr	r3, [pc, #64]	; (8001ce4 <LCD_9+0x9c>)
 8001ca4:	7818      	ldrb	r0, [r3, #0]
 8001ca6:	693a      	ldr	r2, [r7, #16]
 8001ca8:	4613      	mov	r3, r2
 8001caa:	011b      	lsls	r3, r3, #4
 8001cac:	1a9b      	subs	r3, r3, r2
 8001cae:	011b      	lsls	r3, r3, #4
 8001cb0:	461a      	mov	r2, r3
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	4413      	add	r3, r2
 8001cb6:	4619      	mov	r1, r3
 8001cb8:	f000 fbc0 	bl	800243c <LCD_WriteGRAM>
		for(int dx = 0; dx <=width; dx++){
 8001cbc:	69bb      	ldr	r3, [r7, #24]
 8001cbe:	3301      	adds	r3, #1
 8001cc0:	61bb      	str	r3, [r7, #24]
 8001cc2:	7dfb      	ldrb	r3, [r7, #23]
 8001cc4:	69ba      	ldr	r2, [r7, #24]
 8001cc6:	429a      	cmp	r2, r3
 8001cc8:	ddce      	ble.n	8001c68 <LCD_9+0x20>
	for(int dy = 0; dy <= width; dy++){
 8001cca:	69fb      	ldr	r3, [r7, #28]
 8001ccc:	3301      	adds	r3, #1
 8001cce:	61fb      	str	r3, [r7, #28]
 8001cd0:	7dfb      	ldrb	r3, [r7, #23]
 8001cd2:	69fa      	ldr	r2, [r7, #28]
 8001cd4:	429a      	cmp	r2, r3
 8001cd6:	ddc4      	ble.n	8001c62 <LCD_9+0x1a>
			}
		}
	}
}
 8001cd8:	bf00      	nop
 8001cda:	bf00      	nop
 8001cdc:	3720      	adds	r7, #32
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	20000000 	.word	0x20000000

08001ce8 <LCD_Period>:

void LCD_Period(uint16_t x0, uint16_t y0) {
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b088      	sub	sp, #32
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	4603      	mov	r3, r0
 8001cf0:	460a      	mov	r2, r1
 8001cf2:	80fb      	strh	r3, [r7, #6]
 8001cf4:	4613      	mov	r3, r2
 8001cf6:	80bb      	strh	r3, [r7, #4]
	const uint8_t width = 15;
 8001cf8:	230f      	movs	r3, #15
 8001cfa:	75fb      	strb	r3, [r7, #23]
	for(int dy = 0; dy <= width; dy++){
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	61fb      	str	r3, [r7, #28]
 8001d00:	e02d      	b.n	8001d5e <LCD_Period+0x76>
		for(int dx = 0; dx <=width; dx++){
 8001d02:	2300      	movs	r3, #0
 8001d04:	61bb      	str	r3, [r7, #24]
 8001d06:	e023      	b.n	8001d50 <LCD_Period+0x68>
			if ((dx >= 3 && dx <= 6) && (dy >= 12 && dy <= 15)) {
 8001d08:	69bb      	ldr	r3, [r7, #24]
 8001d0a:	2b02      	cmp	r3, #2
 8001d0c:	dd1d      	ble.n	8001d4a <LCD_Period+0x62>
 8001d0e:	69bb      	ldr	r3, [r7, #24]
 8001d10:	2b06      	cmp	r3, #6
 8001d12:	dc1a      	bgt.n	8001d4a <LCD_Period+0x62>
 8001d14:	69fb      	ldr	r3, [r7, #28]
 8001d16:	2b0b      	cmp	r3, #11
 8001d18:	dd17      	ble.n	8001d4a <LCD_Period+0x62>
 8001d1a:	69fb      	ldr	r3, [r7, #28]
 8001d1c:	2b0f      	cmp	r3, #15
 8001d1e:	dc14      	bgt.n	8001d4a <LCD_Period+0x62>
				int y = y0 + dy;
 8001d20:	88bb      	ldrh	r3, [r7, #4]
 8001d22:	69fa      	ldr	r2, [r7, #28]
 8001d24:	4413      	add	r3, r2
 8001d26:	613b      	str	r3, [r7, #16]
				int x = x0 + dx;
 8001d28:	88fb      	ldrh	r3, [r7, #6]
 8001d2a:	69ba      	ldr	r2, [r7, #24]
 8001d2c:	4413      	add	r3, r2
 8001d2e:	60fb      	str	r3, [r7, #12]
				LCD_WriteGRAM(COLOR_LTDC, y * LCD_WIDTH + x);
 8001d30:	4b0f      	ldr	r3, [pc, #60]	; (8001d70 <LCD_Period+0x88>)
 8001d32:	7818      	ldrb	r0, [r3, #0]
 8001d34:	693a      	ldr	r2, [r7, #16]
 8001d36:	4613      	mov	r3, r2
 8001d38:	011b      	lsls	r3, r3, #4
 8001d3a:	1a9b      	subs	r3, r3, r2
 8001d3c:	011b      	lsls	r3, r3, #4
 8001d3e:	461a      	mov	r2, r3
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	4413      	add	r3, r2
 8001d44:	4619      	mov	r1, r3
 8001d46:	f000 fb79 	bl	800243c <LCD_WriteGRAM>
		for(int dx = 0; dx <=width; dx++){
 8001d4a:	69bb      	ldr	r3, [r7, #24]
 8001d4c:	3301      	adds	r3, #1
 8001d4e:	61bb      	str	r3, [r7, #24]
 8001d50:	7dfb      	ldrb	r3, [r7, #23]
 8001d52:	69ba      	ldr	r2, [r7, #24]
 8001d54:	429a      	cmp	r2, r3
 8001d56:	ddd7      	ble.n	8001d08 <LCD_Period+0x20>
	for(int dy = 0; dy <= width; dy++){
 8001d58:	69fb      	ldr	r3, [r7, #28]
 8001d5a:	3301      	adds	r3, #1
 8001d5c:	61fb      	str	r3, [r7, #28]
 8001d5e:	7dfb      	ldrb	r3, [r7, #23]
 8001d60:	69fa      	ldr	r2, [r7, #28]
 8001d62:	429a      	cmp	r2, r3
 8001d64:	ddcd      	ble.n	8001d02 <LCD_Period+0x1a>
			}
		}
	}
}
 8001d66:	bf00      	nop
 8001d68:	bf00      	nop
 8001d6a:	3720      	adds	r7, #32
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	bd80      	pop	{r7, pc}
 8001d70:	20000000 	.word	0x20000000

08001d74 <LCD_Colon>:

void LCD_Colon(uint16_t x0, uint16_t y0) {
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b088      	sub	sp, #32
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	460a      	mov	r2, r1
 8001d7e:	80fb      	strh	r3, [r7, #6]
 8001d80:	4613      	mov	r3, r2
 8001d82:	80bb      	strh	r3, [r7, #4]
	const uint8_t width = 15;
 8001d84:	230f      	movs	r3, #15
 8001d86:	75fb      	strb	r3, [r7, #23]
	for(int dy = 0; dy <= width; dy++){
 8001d88:	2300      	movs	r3, #0
 8001d8a:	61fb      	str	r3, [r7, #28]
 8001d8c:	e033      	b.n	8001df6 <LCD_Colon+0x82>
		for(int dx = 0; dx <=width; dx++){
 8001d8e:	2300      	movs	r3, #0
 8001d90:	61bb      	str	r3, [r7, #24]
 8001d92:	e029      	b.n	8001de8 <LCD_Colon+0x74>
			if ((dx >= 6 && dx <= 9) && ((dy >= 3 && dy <= 6)|| (dy >= 10 && dy <= 13))) {
 8001d94:	69bb      	ldr	r3, [r7, #24]
 8001d96:	2b05      	cmp	r3, #5
 8001d98:	dd23      	ble.n	8001de2 <LCD_Colon+0x6e>
 8001d9a:	69bb      	ldr	r3, [r7, #24]
 8001d9c:	2b09      	cmp	r3, #9
 8001d9e:	dc20      	bgt.n	8001de2 <LCD_Colon+0x6e>
 8001da0:	69fb      	ldr	r3, [r7, #28]
 8001da2:	2b02      	cmp	r3, #2
 8001da4:	dd02      	ble.n	8001dac <LCD_Colon+0x38>
 8001da6:	69fb      	ldr	r3, [r7, #28]
 8001da8:	2b06      	cmp	r3, #6
 8001daa:	dd05      	ble.n	8001db8 <LCD_Colon+0x44>
 8001dac:	69fb      	ldr	r3, [r7, #28]
 8001dae:	2b09      	cmp	r3, #9
 8001db0:	dd17      	ble.n	8001de2 <LCD_Colon+0x6e>
 8001db2:	69fb      	ldr	r3, [r7, #28]
 8001db4:	2b0d      	cmp	r3, #13
 8001db6:	dc14      	bgt.n	8001de2 <LCD_Colon+0x6e>
				int y = y0 + dy;
 8001db8:	88bb      	ldrh	r3, [r7, #4]
 8001dba:	69fa      	ldr	r2, [r7, #28]
 8001dbc:	4413      	add	r3, r2
 8001dbe:	613b      	str	r3, [r7, #16]
				int x = x0 + dx;
 8001dc0:	88fb      	ldrh	r3, [r7, #6]
 8001dc2:	69ba      	ldr	r2, [r7, #24]
 8001dc4:	4413      	add	r3, r2
 8001dc6:	60fb      	str	r3, [r7, #12]
				LCD_WriteGRAM(COLOR_LTDC, y * LCD_WIDTH + x);
 8001dc8:	4b0f      	ldr	r3, [pc, #60]	; (8001e08 <LCD_Colon+0x94>)
 8001dca:	7818      	ldrb	r0, [r3, #0]
 8001dcc:	693a      	ldr	r2, [r7, #16]
 8001dce:	4613      	mov	r3, r2
 8001dd0:	011b      	lsls	r3, r3, #4
 8001dd2:	1a9b      	subs	r3, r3, r2
 8001dd4:	011b      	lsls	r3, r3, #4
 8001dd6:	461a      	mov	r2, r3
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	4413      	add	r3, r2
 8001ddc:	4619      	mov	r1, r3
 8001dde:	f000 fb2d 	bl	800243c <LCD_WriteGRAM>
		for(int dx = 0; dx <=width; dx++){
 8001de2:	69bb      	ldr	r3, [r7, #24]
 8001de4:	3301      	adds	r3, #1
 8001de6:	61bb      	str	r3, [r7, #24]
 8001de8:	7dfb      	ldrb	r3, [r7, #23]
 8001dea:	69ba      	ldr	r2, [r7, #24]
 8001dec:	429a      	cmp	r2, r3
 8001dee:	ddd1      	ble.n	8001d94 <LCD_Colon+0x20>
	for(int dy = 0; dy <= width; dy++){
 8001df0:	69fb      	ldr	r3, [r7, #28]
 8001df2:	3301      	adds	r3, #1
 8001df4:	61fb      	str	r3, [r7, #28]
 8001df6:	7dfb      	ldrb	r3, [r7, #23]
 8001df8:	69fa      	ldr	r2, [r7, #28]
 8001dfa:	429a      	cmp	r2, r3
 8001dfc:	ddc7      	ble.n	8001d8e <LCD_Colon+0x1a>
			}
		}
	}
}
 8001dfe:	bf00      	nop
 8001e00:	bf00      	nop
 8001e02:	3720      	adds	r7, #32
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bd80      	pop	{r7, pc}
 8001e08:	20000000 	.word	0x20000000

08001e0c <LCD_GpioInit>:
extern SPI_HandleTypeDef hspi5;
extern LTDC_HandleTypeDef hltdc;

uint8_t GRAM[LCD_WIDTH * LCD_HEIGHT] = {30, 30, 30, 10, 123, 123, 123, 123, 123, 123};

void LCD_GpioInit() {
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b088      	sub	sp, #32
 8001e10:	af00      	add	r7, sp, #0
	MX_SPI5_Init();
 8001e12:	f001 fa03 	bl	800321c <MX_SPI5_Init>
	// Enable Port Clock
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001e16:	2300      	movs	r3, #0
 8001e18:	60bb      	str	r3, [r7, #8]
 8001e1a:	4b20      	ldr	r3, [pc, #128]	; (8001e9c <LCD_GpioInit+0x90>)
 8001e1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e1e:	4a1f      	ldr	r2, [pc, #124]	; (8001e9c <LCD_GpioInit+0x90>)
 8001e20:	f043 0304 	orr.w	r3, r3, #4
 8001e24:	6313      	str	r3, [r2, #48]	; 0x30
 8001e26:	4b1d      	ldr	r3, [pc, #116]	; (8001e9c <LCD_GpioInit+0x90>)
 8001e28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e2a:	f003 0304 	and.w	r3, r3, #4
 8001e2e:	60bb      	str	r3, [r7, #8]
 8001e30:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001e32:	2300      	movs	r3, #0
 8001e34:	607b      	str	r3, [r7, #4]
 8001e36:	4b19      	ldr	r3, [pc, #100]	; (8001e9c <LCD_GpioInit+0x90>)
 8001e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e3a:	4a18      	ldr	r2, [pc, #96]	; (8001e9c <LCD_GpioInit+0x90>)
 8001e3c:	f043 0308 	orr.w	r3, r3, #8
 8001e40:	6313      	str	r3, [r2, #48]	; 0x30
 8001e42:	4b16      	ldr	r3, [pc, #88]	; (8001e9c <LCD_GpioInit+0x90>)
 8001e44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e46:	f003 0308 	and.w	r3, r3, #8
 8001e4a:	607b      	str	r3, [r7, #4]
 8001e4c:	687b      	ldr	r3, [r7, #4]
	// Initialize NCS and DCX Port
	GPIO_InitTypeDef Gpio_InitStruct;
	Gpio_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e4e:	2301      	movs	r3, #1
 8001e50:	613b      	str	r3, [r7, #16]
	Gpio_InitStruct.Pull = GPIO_PULLUP;
 8001e52:	2301      	movs	r3, #1
 8001e54:	617b      	str	r3, [r7, #20]
	Gpio_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e56:	2303      	movs	r3, #3
 8001e58:	61bb      	str	r3, [r7, #24]
	Gpio_InitStruct.Pin = LCD_NCS_PIN;
 8001e5a:	2304      	movs	r3, #4
 8001e5c:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(LCD_NCS_GPIO, &Gpio_InitStruct);
 8001e5e:	f107 030c 	add.w	r3, r7, #12
 8001e62:	4619      	mov	r1, r3
 8001e64:	480e      	ldr	r0, [pc, #56]	; (8001ea0 <LCD_GpioInit+0x94>)
 8001e66:	f001 fd85 	bl	8003974 <HAL_GPIO_Init>
	Gpio_InitStruct.Pin = LCD_DCX_PIN;
 8001e6a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001e6e:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(LCD_DCX_GPIO, &Gpio_InitStruct);
 8001e70:	f107 030c 	add.w	r3, r7, #12
 8001e74:	4619      	mov	r1, r3
 8001e76:	480b      	ldr	r0, [pc, #44]	; (8001ea4 <LCD_GpioInit+0x98>)
 8001e78:	f001 fd7c 	bl	8003974 <HAL_GPIO_Init>
	// Initialize NCS and DCX value
	HAL_GPIO_WritePin(LCD_NCS_GPIO, LCD_NCS_PIN, GPIO_PIN_SET);
 8001e7c:	2201      	movs	r2, #1
 8001e7e:	2104      	movs	r1, #4
 8001e80:	4807      	ldr	r0, [pc, #28]	; (8001ea0 <LCD_GpioInit+0x94>)
 8001e82:	f001 ff23 	bl	8003ccc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_DCX_GPIO, LCD_DCX_PIN, GPIO_PIN_SET);
 8001e86:	2201      	movs	r2, #1
 8001e88:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001e8c:	4805      	ldr	r0, [pc, #20]	; (8001ea4 <LCD_GpioInit+0x98>)
 8001e8e:	f001 ff1d 	bl	8003ccc <HAL_GPIO_WritePin>
}
 8001e92:	bf00      	nop
 8001e94:	3720      	adds	r7, #32
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	40023800 	.word	0x40023800
 8001ea0:	40020800 	.word	0x40020800
 8001ea4:	40020c00 	.word	0x40020c00

08001ea8 <LCD_LtdcInit>:


void LCD_LtdcInit() {
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	af00      	add	r7, sp, #0
	MX_LTDC_Init();
 8001eac:	f000 faf0 	bl	8002490 <MX_LTDC_Init>
	HAL_LTDC_SetAddress(&hltdc, (uint32_t)GRAM, LTDC_LAYER_1);
 8001eb0:	4b0b      	ldr	r3, [pc, #44]	; (8001ee0 <LCD_LtdcInit+0x38>)
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	4619      	mov	r1, r3
 8001eb6:	480b      	ldr	r0, [pc, #44]	; (8001ee4 <LCD_LtdcInit+0x3c>)
 8001eb8:	f002 f905 	bl	80040c6 <HAL_LTDC_SetAddress>
	HAL_LTDC_ConfigCLUT(&hltdc, CLUT, 256, LTDC_LAYER_1);
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001ec2:	4909      	ldr	r1, [pc, #36]	; (8001ee8 <LCD_LtdcInit+0x40>)
 8001ec4:	4807      	ldr	r0, [pc, #28]	; (8001ee4 <LCD_LtdcInit+0x3c>)
 8001ec6:	f002 f851 	bl	8003f6c <HAL_LTDC_ConfigCLUT>
	HAL_LTDC_EnableCLUT(&hltdc, LTDC_LAYER_1);
 8001eca:	2100      	movs	r1, #0
 8001ecc:	4805      	ldr	r0, [pc, #20]	; (8001ee4 <LCD_LtdcInit+0x3c>)
 8001ece:	f002 f8c1 	bl	8004054 <HAL_LTDC_EnableCLUT>
	HAL_LTDC_Reload(&hltdc, LTDC_RELOAD_VERTICAL_BLANKING);
 8001ed2:	2102      	movs	r1, #2
 8001ed4:	4803      	ldr	r0, [pc, #12]	; (8001ee4 <LCD_LtdcInit+0x3c>)
 8001ed6:	f002 f92c 	bl	8004132 <HAL_LTDC_Reload>
}
 8001eda:	bf00      	nop
 8001edc:	bd80      	pop	{r7, pc}
 8001ede:	bf00      	nop
 8001ee0:	20000004 	.word	0x20000004
 8001ee4:	20012c34 	.word	0x20012c34
 8001ee8:	08006cf4 	.word	0x08006cf4

08001eec <LCD_DispInit_Spi>:

void LCD_DispInit_Spi() {
 8001eec:	b580      	push	{r7, lr}
 8001eee:	af00      	add	r7, sp, #0
	//SOFTWARE RESET
	LCD_WriteCommand(0x01);
 8001ef0:	2001      	movs	r0, #1
 8001ef2:	f000 fa47 	bl	8002384 <LCD_WriteCommand>
	HAL_Delay(1000);
 8001ef6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001efa:	f001 fbe3 	bl	80036c4 <HAL_Delay>

	//POWER CONTROL A
	LCD_WriteCommand(0xCB);
 8001efe:	20cb      	movs	r0, #203	; 0xcb
 8001f00:	f000 fa40 	bl	8002384 <LCD_WriteCommand>
	LCD_WriteData(0x39);
 8001f04:	2039      	movs	r0, #57	; 0x39
 8001f06:	f000 fa6b 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x2C);
 8001f0a:	202c      	movs	r0, #44	; 0x2c
 8001f0c:	f000 fa68 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x00);
 8001f10:	2000      	movs	r0, #0
 8001f12:	f000 fa65 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x34);
 8001f16:	2034      	movs	r0, #52	; 0x34
 8001f18:	f000 fa62 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x02);
 8001f1c:	2002      	movs	r0, #2
 8001f1e:	f000 fa5f 	bl	80023e0 <LCD_WriteData>

	//POWER CONTROL B
	LCD_WriteCommand(0xCF);
 8001f22:	20cf      	movs	r0, #207	; 0xcf
 8001f24:	f000 fa2e 	bl	8002384 <LCD_WriteCommand>
	LCD_WriteData(0x00);
 8001f28:	2000      	movs	r0, #0
 8001f2a:	f000 fa59 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0xC1);
 8001f2e:	20c1      	movs	r0, #193	; 0xc1
 8001f30:	f000 fa56 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x30);
 8001f34:	2030      	movs	r0, #48	; 0x30
 8001f36:	f000 fa53 	bl	80023e0 <LCD_WriteData>

	//DRIVER TIMING CONTROL A
	LCD_WriteCommand(0xE8);
 8001f3a:	20e8      	movs	r0, #232	; 0xe8
 8001f3c:	f000 fa22 	bl	8002384 <LCD_WriteCommand>
	LCD_WriteData(0x85);
 8001f40:	2085      	movs	r0, #133	; 0x85
 8001f42:	f000 fa4d 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x00);
 8001f46:	2000      	movs	r0, #0
 8001f48:	f000 fa4a 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x78);
 8001f4c:	2078      	movs	r0, #120	; 0x78
 8001f4e:	f000 fa47 	bl	80023e0 <LCD_WriteData>

	//DRIVER TIMING CONTROL B
	LCD_WriteCommand(0xEA);
 8001f52:	20ea      	movs	r0, #234	; 0xea
 8001f54:	f000 fa16 	bl	8002384 <LCD_WriteCommand>
	LCD_WriteData(0x00);
 8001f58:	2000      	movs	r0, #0
 8001f5a:	f000 fa41 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x00);
 8001f5e:	2000      	movs	r0, #0
 8001f60:	f000 fa3e 	bl	80023e0 <LCD_WriteData>

	//POWER ON SEQUENCE CONTROL
	LCD_WriteCommand(0xED);
 8001f64:	20ed      	movs	r0, #237	; 0xed
 8001f66:	f000 fa0d 	bl	8002384 <LCD_WriteCommand>
	LCD_WriteData(0x64);
 8001f6a:	2064      	movs	r0, #100	; 0x64
 8001f6c:	f000 fa38 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x03);
 8001f70:	2003      	movs	r0, #3
 8001f72:	f000 fa35 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x12);
 8001f76:	2012      	movs	r0, #18
 8001f78:	f000 fa32 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x81);
 8001f7c:	2081      	movs	r0, #129	; 0x81
 8001f7e:	f000 fa2f 	bl	80023e0 <LCD_WriteData>

	//PUMP RATIO CONTROL
	LCD_WriteCommand(0xF7);
 8001f82:	20f7      	movs	r0, #247	; 0xf7
 8001f84:	f000 f9fe 	bl	8002384 <LCD_WriteCommand>
	LCD_WriteData(0x20);
 8001f88:	2020      	movs	r0, #32
 8001f8a:	f000 fa29 	bl	80023e0 <LCD_WriteData>

	//POWER CONTROL,VRH[5:0]
	LCD_WriteCommand(0xC0);
 8001f8e:	20c0      	movs	r0, #192	; 0xc0
 8001f90:	f000 f9f8 	bl	8002384 <LCD_WriteCommand>
	LCD_WriteData(0x23);
 8001f94:	2023      	movs	r0, #35	; 0x23
 8001f96:	f000 fa23 	bl	80023e0 <LCD_WriteData>

	//POWER CONTROL,SAP[2:0];BT[3:0]
	LCD_WriteCommand(0xC1);
 8001f9a:	20c1      	movs	r0, #193	; 0xc1
 8001f9c:	f000 f9f2 	bl	8002384 <LCD_WriteCommand>
	LCD_WriteData(0x10);
 8001fa0:	2010      	movs	r0, #16
 8001fa2:	f000 fa1d 	bl	80023e0 <LCD_WriteData>

	//VCM CONTROL
	LCD_WriteCommand(0xC5);
 8001fa6:	20c5      	movs	r0, #197	; 0xc5
 8001fa8:	f000 f9ec 	bl	8002384 <LCD_WriteCommand>
	LCD_WriteData(0x3E);
 8001fac:	203e      	movs	r0, #62	; 0x3e
 8001fae:	f000 fa17 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x28);
 8001fb2:	2028      	movs	r0, #40	; 0x28
 8001fb4:	f000 fa14 	bl	80023e0 <LCD_WriteData>

	//VCM CONTROL 2
	LCD_WriteCommand(0xC7);
 8001fb8:	20c7      	movs	r0, #199	; 0xc7
 8001fba:	f000 f9e3 	bl	8002384 <LCD_WriteCommand>
	LCD_WriteData(0x86);
 8001fbe:	2086      	movs	r0, #134	; 0x86
 8001fc0:	f000 fa0e 	bl	80023e0 <LCD_WriteData>

	//MEMORY ACCESS CONTROL
	LCD_WriteCommand(0x36);
 8001fc4:	2036      	movs	r0, #54	; 0x36
 8001fc6:	f000 f9dd 	bl	8002384 <LCD_WriteCommand>
	LCD_WriteData(0x48);
 8001fca:	2048      	movs	r0, #72	; 0x48
 8001fcc:	f000 fa08 	bl	80023e0 <LCD_WriteData>

	//PIXEL FORMAT
	LCD_WriteCommand(0x3A);
 8001fd0:	203a      	movs	r0, #58	; 0x3a
 8001fd2:	f000 f9d7 	bl	8002384 <LCD_WriteCommand>
	LCD_WriteData(0x55);
 8001fd6:	2055      	movs	r0, #85	; 0x55
 8001fd8:	f000 fa02 	bl	80023e0 <LCD_WriteData>

	//FRAME RATIO CONTROL, STANDARD RGB COLOR
	LCD_WriteCommand(0xB1);
 8001fdc:	20b1      	movs	r0, #177	; 0xb1
 8001fde:	f000 f9d1 	bl	8002384 <LCD_WriteCommand>
	LCD_WriteData(0x00);
 8001fe2:	2000      	movs	r0, #0
 8001fe4:	f000 f9fc 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x18);
 8001fe8:	2018      	movs	r0, #24
 8001fea:	f000 f9f9 	bl	80023e0 <LCD_WriteData>

	//DISPLAY FUNCTION CONTROL
	LCD_WriteCommand(0xB6);
 8001fee:	20b6      	movs	r0, #182	; 0xb6
 8001ff0:	f000 f9c8 	bl	8002384 <LCD_WriteCommand>
	LCD_WriteData(0x08);
 8001ff4:	2008      	movs	r0, #8
 8001ff6:	f000 f9f3 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x82);
 8001ffa:	2082      	movs	r0, #130	; 0x82
 8001ffc:	f000 f9f0 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x27);
 8002000:	2027      	movs	r0, #39	; 0x27
 8002002:	f000 f9ed 	bl	80023e0 <LCD_WriteData>

	//3GAMMA FUNCTION DISABLE
	LCD_WriteCommand(0xF2);
 8002006:	20f2      	movs	r0, #242	; 0xf2
 8002008:	f000 f9bc 	bl	8002384 <LCD_WriteCommand>
	LCD_WriteData(0x00);
 800200c:	2000      	movs	r0, #0
 800200e:	f000 f9e7 	bl	80023e0 <LCD_WriteData>

	//GAMMA CURVE SELECTED
	LCD_WriteCommand(0x26);
 8002012:	2026      	movs	r0, #38	; 0x26
 8002014:	f000 f9b6 	bl	8002384 <LCD_WriteCommand>
	LCD_WriteData(0x01);
 8002018:	2001      	movs	r0, #1
 800201a:	f000 f9e1 	bl	80023e0 <LCD_WriteData>

	//POSITIVE GAMMA CORRECTION
	LCD_WriteCommand(0xE0);
 800201e:	20e0      	movs	r0, #224	; 0xe0
 8002020:	f000 f9b0 	bl	8002384 <LCD_WriteCommand>
	LCD_WriteData(0x0F);
 8002024:	200f      	movs	r0, #15
 8002026:	f000 f9db 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x31);
 800202a:	2031      	movs	r0, #49	; 0x31
 800202c:	f000 f9d8 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x2B);
 8002030:	202b      	movs	r0, #43	; 0x2b
 8002032:	f000 f9d5 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x0C);
 8002036:	200c      	movs	r0, #12
 8002038:	f000 f9d2 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x0E);
 800203c:	200e      	movs	r0, #14
 800203e:	f000 f9cf 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x08);
 8002042:	2008      	movs	r0, #8
 8002044:	f000 f9cc 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x4E);
 8002048:	204e      	movs	r0, #78	; 0x4e
 800204a:	f000 f9c9 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0xF1);
 800204e:	20f1      	movs	r0, #241	; 0xf1
 8002050:	f000 f9c6 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x37);
 8002054:	2037      	movs	r0, #55	; 0x37
 8002056:	f000 f9c3 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x07);
 800205a:	2007      	movs	r0, #7
 800205c:	f000 f9c0 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x10);
 8002060:	2010      	movs	r0, #16
 8002062:	f000 f9bd 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x03);
 8002066:	2003      	movs	r0, #3
 8002068:	f000 f9ba 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x0E);
 800206c:	200e      	movs	r0, #14
 800206e:	f000 f9b7 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x09);
 8002072:	2009      	movs	r0, #9
 8002074:	f000 f9b4 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x00);
 8002078:	2000      	movs	r0, #0
 800207a:	f000 f9b1 	bl	80023e0 <LCD_WriteData>

	//NEGATIVE GAMMA CORRECTION
	LCD_WriteCommand(0xE1);
 800207e:	20e1      	movs	r0, #225	; 0xe1
 8002080:	f000 f980 	bl	8002384 <LCD_WriteCommand>
	LCD_WriteData(0x00);
 8002084:	2000      	movs	r0, #0
 8002086:	f000 f9ab 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x0E);
 800208a:	200e      	movs	r0, #14
 800208c:	f000 f9a8 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x14);
 8002090:	2014      	movs	r0, #20
 8002092:	f000 f9a5 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x03);
 8002096:	2003      	movs	r0, #3
 8002098:	f000 f9a2 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x11);
 800209c:	2011      	movs	r0, #17
 800209e:	f000 f99f 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x07);
 80020a2:	2007      	movs	r0, #7
 80020a4:	f000 f99c 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x31);
 80020a8:	2031      	movs	r0, #49	; 0x31
 80020aa:	f000 f999 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0xC1);
 80020ae:	20c1      	movs	r0, #193	; 0xc1
 80020b0:	f000 f996 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x48);
 80020b4:	2048      	movs	r0, #72	; 0x48
 80020b6:	f000 f993 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x08);
 80020ba:	2008      	movs	r0, #8
 80020bc:	f000 f990 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x0F);
 80020c0:	200f      	movs	r0, #15
 80020c2:	f000 f98d 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x0C);
 80020c6:	200c      	movs	r0, #12
 80020c8:	f000 f98a 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x31);
 80020cc:	2031      	movs	r0, #49	; 0x31
 80020ce:	f000 f987 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x36);
 80020d2:	2036      	movs	r0, #54	; 0x36
 80020d4:	f000 f984 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x0F);
 80020d8:	200f      	movs	r0, #15
 80020da:	f000 f981 	bl	80023e0 <LCD_WriteData>

	//EXIT SLEEP
	LCD_WriteCommand(0x11);
 80020de:	2011      	movs	r0, #17
 80020e0:	f000 f950 	bl	8002384 <LCD_WriteCommand>
	HAL_Delay(120);
 80020e4:	2078      	movs	r0, #120	; 0x78
 80020e6:	f001 faed 	bl	80036c4 <HAL_Delay>

	//TURN ON DISPLAY
	LCD_WriteCommand(0x29);
 80020ea:	2029      	movs	r0, #41	; 0x29
 80020ec:	f000 f94a 	bl	8002384 <LCD_WriteCommand>
}
 80020f0:	bf00      	nop
 80020f2:	bd80      	pop	{r7, pc}

080020f4 <LCD_DispInit_Ltdc>:

void LCD_DispInit_Ltdc() {
 80020f4:	b580      	push	{r7, lr}
 80020f6:	af00      	add	r7, sp, #0
	LCD_WriteCommand(0xCA);
 80020f8:	20ca      	movs	r0, #202	; 0xca
 80020fa:	f000 f943 	bl	8002384 <LCD_WriteCommand>
	LCD_WriteData(0xC3);
 80020fe:	20c3      	movs	r0, #195	; 0xc3
 8002100:	f000 f96e 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x08);
 8002104:	2008      	movs	r0, #8
 8002106:	f000 f96b 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x50);
 800210a:	2050      	movs	r0, #80	; 0x50
 800210c:	f000 f968 	bl	80023e0 <LCD_WriteData>

	// LCD_POWERB
	LCD_WriteCommand(LCD_POWERB);
 8002110:	20cf      	movs	r0, #207	; 0xcf
 8002112:	f000 f937 	bl	8002384 <LCD_WriteCommand>
	LCD_WriteData(0x00);
 8002116:	2000      	movs	r0, #0
 8002118:	f000 f962 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0xC1);
 800211c:	20c1      	movs	r0, #193	; 0xc1
 800211e:	f000 f95f 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x30);
 8002122:	2030      	movs	r0, #48	; 0x30
 8002124:	f000 f95c 	bl	80023e0 <LCD_WriteData>

	// LCD_POWER_SEQ
	LCD_WriteCommand(LCD_POWER_SEQ);
 8002128:	20ed      	movs	r0, #237	; 0xed
 800212a:	f000 f92b 	bl	8002384 <LCD_WriteCommand>
	LCD_WriteData(0x64);
 800212e:	2064      	movs	r0, #100	; 0x64
 8002130:	f000 f956 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x03);
 8002134:	2003      	movs	r0, #3
 8002136:	f000 f953 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x12);
 800213a:	2012      	movs	r0, #18
 800213c:	f000 f950 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x81);
 8002140:	2081      	movs	r0, #129	; 0x81
 8002142:	f000 f94d 	bl	80023e0 <LCD_WriteData>

	// LCD_DTCA
	LCD_WriteCommand(LCD_DTCA);
 8002146:	20e8      	movs	r0, #232	; 0xe8
 8002148:	f000 f91c 	bl	8002384 <LCD_WriteCommand>
	LCD_WriteData(0x85);
 800214c:	2085      	movs	r0, #133	; 0x85
 800214e:	f000 f947 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x00);
 8002152:	2000      	movs	r0, #0
 8002154:	f000 f944 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x78);
 8002158:	2078      	movs	r0, #120	; 0x78
 800215a:	f000 f941 	bl	80023e0 <LCD_WriteData>

	// LCD_POWERA
	LCD_WriteCommand(LCD_POWERA);
 800215e:	20cb      	movs	r0, #203	; 0xcb
 8002160:	f000 f910 	bl	8002384 <LCD_WriteCommand>
	LCD_WriteData(0x39);
 8002164:	2039      	movs	r0, #57	; 0x39
 8002166:	f000 f93b 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x2C);
 800216a:	202c      	movs	r0, #44	; 0x2c
 800216c:	f000 f938 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x00);
 8002170:	2000      	movs	r0, #0
 8002172:	f000 f935 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x34);
 8002176:	2034      	movs	r0, #52	; 0x34
 8002178:	f000 f932 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x02);
 800217c:	2002      	movs	r0, #2
 800217e:	f000 f92f 	bl	80023e0 <LCD_WriteData>

	// LCD_RPC
	LCD_WriteCommand(LCD_PRC);
 8002182:	20f7      	movs	r0, #247	; 0xf7
 8002184:	f000 f8fe 	bl	8002384 <LCD_WriteCommand>
	LCD_WriteData(0x20);
 8002188:	2020      	movs	r0, #32
 800218a:	f000 f929 	bl	80023e0 <LCD_WriteData>

	// LCD_DTCB
	LCD_WriteCommand(LCD_DTCB);
 800218e:	20ea      	movs	r0, #234	; 0xea
 8002190:	f000 f8f8 	bl	8002384 <LCD_WriteCommand>
	LCD_WriteData(0x00);
 8002194:	2000      	movs	r0, #0
 8002196:	f000 f923 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x00);
 800219a:	2000      	movs	r0, #0
 800219c:	f000 f920 	bl	80023e0 <LCD_WriteData>

	// LCD_FRMCTR1
	LCD_WriteCommand(LCD_FRMCTR1);
 80021a0:	20b1      	movs	r0, #177	; 0xb1
 80021a2:	f000 f8ef 	bl	8002384 <LCD_WriteCommand>
	LCD_WriteData(0x00);
 80021a6:	2000      	movs	r0, #0
 80021a8:	f000 f91a 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x1B);
 80021ac:	201b      	movs	r0, #27
 80021ae:	f000 f917 	bl	80023e0 <LCD_WriteData>

	// LCD_DFC
	LCD_WriteCommand(LCD_DFC);
 80021b2:	20b6      	movs	r0, #182	; 0xb6
 80021b4:	f000 f8e6 	bl	8002384 <LCD_WriteCommand>
	LCD_WriteData(0x0A);
 80021b8:	200a      	movs	r0, #10
 80021ba:	f000 f911 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0xA2);
 80021be:	20a2      	movs	r0, #162	; 0xa2
 80021c0:	f000 f90e 	bl	80023e0 <LCD_WriteData>

	// LCD_POWER1
	LCD_WriteCommand(LCD_POWER1);
 80021c4:	20c0      	movs	r0, #192	; 0xc0
 80021c6:	f000 f8dd 	bl	8002384 <LCD_WriteCommand>
	LCD_WriteData(0x10);
 80021ca:	2010      	movs	r0, #16
 80021cc:	f000 f908 	bl	80023e0 <LCD_WriteData>
	LCD_WriteCommand(LCD_POWER2);
 80021d0:	20c1      	movs	r0, #193	; 0xc1
 80021d2:	f000 f8d7 	bl	8002384 <LCD_WriteCommand>
	LCD_WriteData(0x10);
 80021d6:	2010      	movs	r0, #16
 80021d8:	f000 f902 	bl	80023e0 <LCD_WriteData>

	// LCD_VCOM
	LCD_WriteCommand(LCD_VCOM1);
 80021dc:	20c5      	movs	r0, #197	; 0xc5
 80021de:	f000 f8d1 	bl	8002384 <LCD_WriteCommand>
	LCD_WriteData(0x45);
 80021e2:	2045      	movs	r0, #69	; 0x45
 80021e4:	f000 f8fc 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x15);
 80021e8:	2015      	movs	r0, #21
 80021ea:	f000 f8f9 	bl	80023e0 <LCD_WriteData>
	LCD_WriteCommand(LCD_VCOM2);
 80021ee:	20c7      	movs	r0, #199	; 0xc7
 80021f0:	f000 f8c8 	bl	8002384 <LCD_WriteCommand>
	LCD_WriteData(0x90);
 80021f4:	2090      	movs	r0, #144	; 0x90
 80021f6:	f000 f8f3 	bl	80023e0 <LCD_WriteData>

	// LCD_MAC
	LCD_WriteCommand(LCD_MAC);
 80021fa:	2036      	movs	r0, #54	; 0x36
 80021fc:	f000 f8c2 	bl	8002384 <LCD_WriteCommand>
	LCD_WriteData(0xC8);
 8002200:	20c8      	movs	r0, #200	; 0xc8
 8002202:	f000 f8ed 	bl	80023e0 <LCD_WriteData>

	// LCD_GAMMA
	LCD_WriteCommand(LCD_3GAMMA_EN);
 8002206:	20f2      	movs	r0, #242	; 0xf2
 8002208:	f000 f8bc 	bl	8002384 <LCD_WriteCommand>
	LCD_WriteData(0x00);
 800220c:	2000      	movs	r0, #0
 800220e:	f000 f8e7 	bl	80023e0 <LCD_WriteData>

	// LCD_RGB_INTERFACE
	LCD_WriteCommand(LCD_RGB_INTERFACE);
 8002212:	20b0      	movs	r0, #176	; 0xb0
 8002214:	f000 f8b6 	bl	8002384 <LCD_WriteCommand>
	LCD_WriteData(0xC2);
 8002218:	20c2      	movs	r0, #194	; 0xc2
 800221a:	f000 f8e1 	bl	80023e0 <LCD_WriteData>

	// LCD_DFC
	LCD_WriteCommand(LCD_DFC);
 800221e:	20b6      	movs	r0, #182	; 0xb6
 8002220:	f000 f8b0 	bl	8002384 <LCD_WriteCommand>
	LCD_WriteData(0x0A);
 8002224:	200a      	movs	r0, #10
 8002226:	f000 f8db 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0xA7);
 800222a:	20a7      	movs	r0, #167	; 0xa7
 800222c:	f000 f8d8 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x27);
 8002230:	2027      	movs	r0, #39	; 0x27
 8002232:	f000 f8d5 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x04);
 8002236:	2004      	movs	r0, #4
 8002238:	f000 f8d2 	bl	80023e0 <LCD_WriteData>

	// COLUMN_ADDR
	LCD_WriteCommand(LCD_COLUMN_ADDR);
 800223c:	202a      	movs	r0, #42	; 0x2a
 800223e:	f000 f8a1 	bl	8002384 <LCD_WriteCommand>
	LCD_WriteData(0x00);
 8002242:	2000      	movs	r0, #0
 8002244:	f000 f8cc 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x00);
 8002248:	2000      	movs	r0, #0
 800224a:	f000 f8c9 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x00);
 800224e:	2000      	movs	r0, #0
 8002250:	f000 f8c6 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0xEF);
 8002254:	20ef      	movs	r0, #239	; 0xef
 8002256:	f000 f8c3 	bl	80023e0 <LCD_WriteData>

	// PAGE_ADDR
	LCD_WriteCommand(LCD_PAGE_ADDR);
 800225a:	202b      	movs	r0, #43	; 0x2b
 800225c:	f000 f892 	bl	8002384 <LCD_WriteCommand>
	LCD_WriteData(0x00);
 8002260:	2000      	movs	r0, #0
 8002262:	f000 f8bd 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x00);
 8002266:	2000      	movs	r0, #0
 8002268:	f000 f8ba 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x01);
 800226c:	2001      	movs	r0, #1
 800226e:	f000 f8b7 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x3F);
 8002272:	203f      	movs	r0, #63	; 0x3f
 8002274:	f000 f8b4 	bl	80023e0 <LCD_WriteData>

	// INERFACE
	LCD_WriteCommand(LCD_INTERFACE);
 8002278:	20f6      	movs	r0, #246	; 0xf6
 800227a:	f000 f883 	bl	8002384 <LCD_WriteCommand>
	LCD_WriteData(0x01);
 800227e:	2001      	movs	r0, #1
 8002280:	f000 f8ae 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x00);
 8002284:	2000      	movs	r0, #0
 8002286:	f000 f8ab 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x06);
 800228a:	2006      	movs	r0, #6
 800228c:	f000 f8a8 	bl	80023e0 <LCD_WriteData>

	// LCD_GRAM
	LCD_WriteCommand(LCD_GRAM);
 8002290:	202c      	movs	r0, #44	; 0x2c
 8002292:	f000 f877 	bl	8002384 <LCD_WriteCommand>
	HAL_Delay(200);
 8002296:	20c8      	movs	r0, #200	; 0xc8
 8002298:	f001 fa14 	bl	80036c4 <HAL_Delay>

	// LCD_GAMMA
	LCD_WriteCommand(LCD_GAMMA);
 800229c:	2026      	movs	r0, #38	; 0x26
 800229e:	f000 f871 	bl	8002384 <LCD_WriteCommand>
	LCD_WriteData(0x01);
 80022a2:	2001      	movs	r0, #1
 80022a4:	f000 f89c 	bl	80023e0 <LCD_WriteData>

	// LCD_PGAMMA
	LCD_WriteCommand(LCD_PGAMMA);
 80022a8:	20e0      	movs	r0, #224	; 0xe0
 80022aa:	f000 f86b 	bl	8002384 <LCD_WriteCommand>
	LCD_WriteData(0x0F);
 80022ae:	200f      	movs	r0, #15
 80022b0:	f000 f896 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x29);
 80022b4:	2029      	movs	r0, #41	; 0x29
 80022b6:	f000 f893 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x24);
 80022ba:	2024      	movs	r0, #36	; 0x24
 80022bc:	f000 f890 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x0C);
 80022c0:	200c      	movs	r0, #12
 80022c2:	f000 f88d 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x0E);
 80022c6:	200e      	movs	r0, #14
 80022c8:	f000 f88a 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x09);
 80022cc:	2009      	movs	r0, #9
 80022ce:	f000 f887 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x4E);
 80022d2:	204e      	movs	r0, #78	; 0x4e
 80022d4:	f000 f884 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x78);
 80022d8:	2078      	movs	r0, #120	; 0x78
 80022da:	f000 f881 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x3C);
 80022de:	203c      	movs	r0, #60	; 0x3c
 80022e0:	f000 f87e 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x09);
 80022e4:	2009      	movs	r0, #9
 80022e6:	f000 f87b 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x13);
 80022ea:	2013      	movs	r0, #19
 80022ec:	f000 f878 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x05);
 80022f0:	2005      	movs	r0, #5
 80022f2:	f000 f875 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x17);
 80022f6:	2017      	movs	r0, #23
 80022f8:	f000 f872 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x11);
 80022fc:	2011      	movs	r0, #17
 80022fe:	f000 f86f 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x00);
 8002302:	2000      	movs	r0, #0
 8002304:	f000 f86c 	bl	80023e0 <LCD_WriteData>
	LCD_WriteCommand(LCD_NGAMMA);
 8002308:	20e1      	movs	r0, #225	; 0xe1
 800230a:	f000 f83b 	bl	8002384 <LCD_WriteCommand>
	LCD_WriteData(0x00);
 800230e:	2000      	movs	r0, #0
 8002310:	f000 f866 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x16);
 8002314:	2016      	movs	r0, #22
 8002316:	f000 f863 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x1B);
 800231a:	201b      	movs	r0, #27
 800231c:	f000 f860 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x04);
 8002320:	2004      	movs	r0, #4
 8002322:	f000 f85d 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x11);
 8002326:	2011      	movs	r0, #17
 8002328:	f000 f85a 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x07);
 800232c:	2007      	movs	r0, #7
 800232e:	f000 f857 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x31);
 8002332:	2031      	movs	r0, #49	; 0x31
 8002334:	f000 f854 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x33);
 8002338:	2033      	movs	r0, #51	; 0x33
 800233a:	f000 f851 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x42);
 800233e:	2042      	movs	r0, #66	; 0x42
 8002340:	f000 f84e 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x05);
 8002344:	2005      	movs	r0, #5
 8002346:	f000 f84b 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x0C);
 800234a:	200c      	movs	r0, #12
 800234c:	f000 f848 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x0A);
 8002350:	200a      	movs	r0, #10
 8002352:	f000 f845 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x28);
 8002356:	2028      	movs	r0, #40	; 0x28
 8002358:	f000 f842 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x2F);
 800235c:	202f      	movs	r0, #47	; 0x2f
 800235e:	f000 f83f 	bl	80023e0 <LCD_WriteData>
	LCD_WriteData(0x0F);
 8002362:	200f      	movs	r0, #15
 8002364:	f000 f83c 	bl	80023e0 <LCD_WriteData>

	// LCD_SLEEP_OUT
	LCD_WriteCommand(LCD_SLEEP_OUT);
 8002368:	2011      	movs	r0, #17
 800236a:	f000 f80b 	bl	8002384 <LCD_WriteCommand>
	HAL_Delay(200);
 800236e:	20c8      	movs	r0, #200	; 0xc8
 8002370:	f001 f9a8 	bl	80036c4 <HAL_Delay>

	// LCD_DISP_ON
	LCD_WriteCommand(LCD_DISPLAY_ON);
 8002374:	2029      	movs	r0, #41	; 0x29
 8002376:	f000 f805 	bl	8002384 <LCD_WriteCommand>

	// LCD_WRITE_RAM
	LCD_WriteCommand(LCD_GRAM);
 800237a:	202c      	movs	r0, #44	; 0x2c
 800237c:	f000 f802 	bl	8002384 <LCD_WriteCommand>
}
 8002380:	bf00      	nop
 8002382:	bd80      	pop	{r7, pc}

08002384 <LCD_WriteCommand>:

void LCD_ModeSelect(DcMode mode){
	HAL_GPIO_WritePin(LCD_DCX_GPIO, LCD_DCX_PIN, mode);
}

void LCD_WriteCommand(uint8_t data) {
 8002384:	b580      	push	{r7, lr}
 8002386:	b082      	sub	sp, #8
 8002388:	af00      	add	r7, sp, #0
 800238a:	4603      	mov	r3, r0
 800238c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_NCS_GPIO, LCD_NCS_PIN, GPIO_PIN_RESET);
 800238e:	2200      	movs	r2, #0
 8002390:	2104      	movs	r1, #4
 8002392:	4810      	ldr	r0, [pc, #64]	; (80023d4 <LCD_WriteCommand+0x50>)
 8002394:	f001 fc9a 	bl	8003ccc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_DCX_GPIO, LCD_DCX_PIN, GPIO_PIN_RESET);
 8002398:	2200      	movs	r2, #0
 800239a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800239e:	480e      	ldr	r0, [pc, #56]	; (80023d8 <LCD_WriteCommand+0x54>)
 80023a0:	f001 fc94 	bl	8003ccc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi5, &data, 1, 1);
 80023a4:	1df9      	adds	r1, r7, #7
 80023a6:	2301      	movs	r3, #1
 80023a8:	2201      	movs	r2, #1
 80023aa:	480c      	ldr	r0, [pc, #48]	; (80023dc <LCD_WriteCommand+0x58>)
 80023ac:	f003 f880 	bl	80054b0 <HAL_SPI_Transmit>
	while(!((hspi5.Instance->SR) & SPI_SR_TXE));
 80023b0:	bf00      	nop
 80023b2:	4b0a      	ldr	r3, [pc, #40]	; (80023dc <LCD_WriteCommand+0x58>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	689b      	ldr	r3, [r3, #8]
 80023b8:	f003 0302 	and.w	r3, r3, #2
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d0f8      	beq.n	80023b2 <LCD_WriteCommand+0x2e>
	HAL_GPIO_WritePin(LCD_NCS_GPIO, LCD_NCS_PIN, GPIO_PIN_SET);
 80023c0:	2201      	movs	r2, #1
 80023c2:	2104      	movs	r1, #4
 80023c4:	4803      	ldr	r0, [pc, #12]	; (80023d4 <LCD_WriteCommand+0x50>)
 80023c6:	f001 fc81 	bl	8003ccc <HAL_GPIO_WritePin>
}
 80023ca:	bf00      	nop
 80023cc:	3708      	adds	r7, #8
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	bf00      	nop
 80023d4:	40020800 	.word	0x40020800
 80023d8:	40020c00 	.word	0x40020c00
 80023dc:	20013790 	.word	0x20013790

080023e0 <LCD_WriteData>:

void LCD_WriteData(uint8_t data) {
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b082      	sub	sp, #8
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	4603      	mov	r3, r0
 80023e8:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_NCS_GPIO, LCD_NCS_PIN, GPIO_PIN_RESET);
 80023ea:	2200      	movs	r2, #0
 80023ec:	2104      	movs	r1, #4
 80023ee:	4810      	ldr	r0, [pc, #64]	; (8002430 <LCD_WriteData+0x50>)
 80023f0:	f001 fc6c 	bl	8003ccc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_DCX_GPIO, LCD_DCX_PIN, GPIO_PIN_SET);
 80023f4:	2201      	movs	r2, #1
 80023f6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80023fa:	480e      	ldr	r0, [pc, #56]	; (8002434 <LCD_WriteData+0x54>)
 80023fc:	f001 fc66 	bl	8003ccc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi5, &data, 1, 10);
 8002400:	1df9      	adds	r1, r7, #7
 8002402:	230a      	movs	r3, #10
 8002404:	2201      	movs	r2, #1
 8002406:	480c      	ldr	r0, [pc, #48]	; (8002438 <LCD_WriteData+0x58>)
 8002408:	f003 f852 	bl	80054b0 <HAL_SPI_Transmit>
	while(!((hspi5.Instance->SR) & SPI_SR_TXE));
 800240c:	bf00      	nop
 800240e:	4b0a      	ldr	r3, [pc, #40]	; (8002438 <LCD_WriteData+0x58>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	689b      	ldr	r3, [r3, #8]
 8002414:	f003 0302 	and.w	r3, r3, #2
 8002418:	2b00      	cmp	r3, #0
 800241a:	d0f8      	beq.n	800240e <LCD_WriteData+0x2e>
	HAL_GPIO_WritePin(LCD_NCS_GPIO, LCD_NCS_PIN, GPIO_PIN_SET);
 800241c:	2201      	movs	r2, #1
 800241e:	2104      	movs	r1, #4
 8002420:	4803      	ldr	r0, [pc, #12]	; (8002430 <LCD_WriteData+0x50>)
 8002422:	f001 fc53 	bl	8003ccc <HAL_GPIO_WritePin>
}
 8002426:	bf00      	nop
 8002428:	3708      	adds	r7, #8
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}
 800242e:	bf00      	nop
 8002430:	40020800 	.word	0x40020800
 8002434:	40020c00 	.word	0x40020c00
 8002438:	20013790 	.word	0x20013790

0800243c <LCD_WriteGRAM>:
	HAL_SPI_Transmit(&hspi5, data, 2, 10);
	while(!((hspi5.Instance->SR) & SPI_SR_TXE));
	HAL_GPIO_WritePin(LCD_NCS_GPIO, LCD_NCS_PIN, GPIO_PIN_SET);
}

void LCD_WriteGRAM(uint8_t data, uint32_t addr) {
 800243c:	b480      	push	{r7}
 800243e:	b083      	sub	sp, #12
 8002440:	af00      	add	r7, sp, #0
 8002442:	4603      	mov	r3, r0
 8002444:	6039      	str	r1, [r7, #0]
 8002446:	71fb      	strb	r3, [r7, #7]
	if (addr >= LCD_WIDTH * LCD_HEIGHT)
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
 800244e:	d205      	bcs.n	800245c <LCD_WriteGRAM+0x20>
		return;
	GRAM[addr] = data;
 8002450:	4a05      	ldr	r2, [pc, #20]	; (8002468 <LCD_WriteGRAM+0x2c>)
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	4413      	add	r3, r2
 8002456:	79fa      	ldrb	r2, [r7, #7]
 8002458:	701a      	strb	r2, [r3, #0]
 800245a:	e000      	b.n	800245e <LCD_WriteGRAM+0x22>
		return;
 800245c:	bf00      	nop
}
 800245e:	370c      	adds	r7, #12
 8002460:	46bd      	mov	sp, r7
 8002462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002466:	4770      	bx	lr
 8002468:	20000004 	.word	0x20000004

0800246c <LCD_ClearScreenLtdc>:

void LCD_ClearScreenLtdc(uint8_t c) {
 800246c:	b580      	push	{r7, lr}
 800246e:	b082      	sub	sp, #8
 8002470:	af00      	add	r7, sp, #0
 8002472:	4603      	mov	r3, r0
 8002474:	71fb      	strb	r3, [r7, #7]
	memset(GRAM, c, LCD_WIDTH * LCD_HEIGHT);
 8002476:	79fb      	ldrb	r3, [r7, #7]
 8002478:	f44f 3296 	mov.w	r2, #76800	; 0x12c00
 800247c:	4619      	mov	r1, r3
 800247e:	4803      	ldr	r0, [pc, #12]	; (800248c <LCD_ClearScreenLtdc+0x20>)
 8002480:	f004 fbd2 	bl	8006c28 <memset>
}
 8002484:	bf00      	nop
 8002486:	3708      	adds	r7, #8
 8002488:	46bd      	mov	sp, r7
 800248a:	bd80      	pop	{r7, pc}
 800248c:	20000004 	.word	0x20000004

08002490 <MX_LTDC_Init>:

LTDC_HandleTypeDef hltdc;


void MX_LTDC_Init(void)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b08e      	sub	sp, #56	; 0x38
 8002494:	af00      	add	r7, sp, #0
  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8002496:	1d3b      	adds	r3, r7, #4
 8002498:	2234      	movs	r2, #52	; 0x34
 800249a:	2100      	movs	r1, #0
 800249c:	4618      	mov	r0, r3
 800249e:	f004 fbc3 	bl	8006c28 <memset>

  hltdc.Instance = LTDC;
 80024a2:	4b39      	ldr	r3, [pc, #228]	; (8002588 <MX_LTDC_Init+0xf8>)
 80024a4:	4a39      	ldr	r2, [pc, #228]	; (800258c <MX_LTDC_Init+0xfc>)
 80024a6:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80024a8:	4b37      	ldr	r3, [pc, #220]	; (8002588 <MX_LTDC_Init+0xf8>)
 80024aa:	2200      	movs	r2, #0
 80024ac:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80024ae:	4b36      	ldr	r3, [pc, #216]	; (8002588 <MX_LTDC_Init+0xf8>)
 80024b0:	2200      	movs	r2, #0
 80024b2:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80024b4:	4b34      	ldr	r3, [pc, #208]	; (8002588 <MX_LTDC_Init+0xf8>)
 80024b6:	2200      	movs	r2, #0
 80024b8:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80024ba:	4b33      	ldr	r3, [pc, #204]	; (8002588 <MX_LTDC_Init+0xf8>)
 80024bc:	2200      	movs	r2, #0
 80024be:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 9;
 80024c0:	4b31      	ldr	r3, [pc, #196]	; (8002588 <MX_LTDC_Init+0xf8>)
 80024c2:	2209      	movs	r2, #9
 80024c4:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 1;
 80024c6:	4b30      	ldr	r3, [pc, #192]	; (8002588 <MX_LTDC_Init+0xf8>)
 80024c8:	2201      	movs	r2, #1
 80024ca:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 29;
 80024cc:	4b2e      	ldr	r3, [pc, #184]	; (8002588 <MX_LTDC_Init+0xf8>)
 80024ce:	221d      	movs	r2, #29
 80024d0:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 3;
 80024d2:	4b2d      	ldr	r3, [pc, #180]	; (8002588 <MX_LTDC_Init+0xf8>)
 80024d4:	2203      	movs	r2, #3
 80024d6:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 269;
 80024d8:	4b2b      	ldr	r3, [pc, #172]	; (8002588 <MX_LTDC_Init+0xf8>)
 80024da:	f240 120d 	movw	r2, #269	; 0x10d
 80024de:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 323;
 80024e0:	4b29      	ldr	r3, [pc, #164]	; (8002588 <MX_LTDC_Init+0xf8>)
 80024e2:	f240 1243 	movw	r2, #323	; 0x143
 80024e6:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 279;
 80024e8:	4b27      	ldr	r3, [pc, #156]	; (8002588 <MX_LTDC_Init+0xf8>)
 80024ea:	f240 1217 	movw	r2, #279	; 0x117
 80024ee:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 327;
 80024f0:	4b25      	ldr	r3, [pc, #148]	; (8002588 <MX_LTDC_Init+0xf8>)
 80024f2:	f240 1247 	movw	r2, #327	; 0x147
 80024f6:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 80024f8:	4b23      	ldr	r3, [pc, #140]	; (8002588 <MX_LTDC_Init+0xf8>)
 80024fa:	2200      	movs	r2, #0
 80024fc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 8002500:	4b21      	ldr	r3, [pc, #132]	; (8002588 <MX_LTDC_Init+0xf8>)
 8002502:	2200      	movs	r2, #0
 8002504:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 8002508:	4b1f      	ldr	r3, [pc, #124]	; (8002588 <MX_LTDC_Init+0xf8>)
 800250a:	2200      	movs	r2, #0
 800250c:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8002510:	481d      	ldr	r0, [pc, #116]	; (8002588 <MX_LTDC_Init+0xf8>)
 8002512:	f001 fc19 	bl	8003d48 <HAL_LTDC_Init>
 8002516:	4603      	mov	r3, r0
 8002518:	2b00      	cmp	r3, #0
 800251a:	d001      	beq.n	8002520 <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 800251c:	f000 fb26 	bl	8002b6c <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8002520:	2300      	movs	r3, #0
 8002522:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 239;
 8002524:	23ef      	movs	r3, #239	; 0xef
 8002526:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 8002528:	2300      	movs	r3, #0
 800252a:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 319;
 800252c:	f240 133f 	movw	r3, #319	; 0x13f
 8002530:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_L8;
 8002532:	2305      	movs	r3, #5
 8002534:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 0xff;
 8002536:	23ff      	movs	r3, #255	; 0xff
 8002538:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0x00;
 800253a:	2300      	movs	r3, #0
 800253c:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 800253e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002542:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8002544:	2307      	movs	r3, #7
 8002546:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg.FBStartAdress = 0;
 8002548:	2300      	movs	r3, #0
 800254a:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg.ImageWidth = 240;
 800254c:	23f0      	movs	r3, #240	; 0xf0
 800254e:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg.ImageHeight = 320;
 8002550:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8002554:	633b      	str	r3, [r7, #48]	; 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8002556:	2300      	movs	r3, #0
 8002558:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  pLayerCfg.Backcolor.Green = 0;
 800255c:	2300      	movs	r3, #0
 800255e:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  pLayerCfg.Backcolor.Red = 0;
 8002562:	2300      	movs	r3, #0
 8002564:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8002568:	1d3b      	adds	r3, r7, #4
 800256a:	2200      	movs	r2, #0
 800256c:	4619      	mov	r1, r3
 800256e:	4806      	ldr	r0, [pc, #24]	; (8002588 <MX_LTDC_Init+0xf8>)
 8002570:	f001 fcbe 	bl	8003ef0 <HAL_LTDC_ConfigLayer>
 8002574:	4603      	mov	r3, r0
 8002576:	2b00      	cmp	r3, #0
 8002578:	d001      	beq.n	800257e <MX_LTDC_Init+0xee>
  {
    Error_Handler();
 800257a:	f000 faf7 	bl	8002b6c <Error_Handler>
  }

}
 800257e:	bf00      	nop
 8002580:	3738      	adds	r7, #56	; 0x38
 8002582:	46bd      	mov	sp, r7
 8002584:	bd80      	pop	{r7, pc}
 8002586:	bf00      	nop
 8002588:	20012c34 	.word	0x20012c34
 800258c:	40016800 	.word	0x40016800

08002590 <HAL_LTDC_MspInit>:

void HAL_LTDC_MspInit(LTDC_HandleTypeDef* ltdcHandle)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b090      	sub	sp, #64	; 0x40
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002598:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800259c:	2200      	movs	r2, #0
 800259e:	601a      	str	r2, [r3, #0]
 80025a0:	605a      	str	r2, [r3, #4]
 80025a2:	609a      	str	r2, [r3, #8]
 80025a4:	60da      	str	r2, [r3, #12]
 80025a6:	611a      	str	r2, [r3, #16]
  if(ltdcHandle->Instance==LTDC)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4a75      	ldr	r2, [pc, #468]	; (8002784 <HAL_LTDC_MspInit+0x1f4>)
 80025ae:	4293      	cmp	r3, r2
 80025b0:	f040 80e4 	bne.w	800277c <HAL_LTDC_MspInit+0x1ec>
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* LTDC clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 80025b4:	2300      	movs	r3, #0
 80025b6:	62bb      	str	r3, [r7, #40]	; 0x28
 80025b8:	4b73      	ldr	r3, [pc, #460]	; (8002788 <HAL_LTDC_MspInit+0x1f8>)
 80025ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025bc:	4a72      	ldr	r2, [pc, #456]	; (8002788 <HAL_LTDC_MspInit+0x1f8>)
 80025be:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80025c2:	6453      	str	r3, [r2, #68]	; 0x44
 80025c4:	4b70      	ldr	r3, [pc, #448]	; (8002788 <HAL_LTDC_MspInit+0x1f8>)
 80025c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025c8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80025cc:	62bb      	str	r3, [r7, #40]	; 0x28
 80025ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
  
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80025d0:	2300      	movs	r3, #0
 80025d2:	627b      	str	r3, [r7, #36]	; 0x24
 80025d4:	4b6c      	ldr	r3, [pc, #432]	; (8002788 <HAL_LTDC_MspInit+0x1f8>)
 80025d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025d8:	4a6b      	ldr	r2, [pc, #428]	; (8002788 <HAL_LTDC_MspInit+0x1f8>)
 80025da:	f043 0320 	orr.w	r3, r3, #32
 80025de:	6313      	str	r3, [r2, #48]	; 0x30
 80025e0:	4b69      	ldr	r3, [pc, #420]	; (8002788 <HAL_LTDC_MspInit+0x1f8>)
 80025e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025e4:	f003 0320 	and.w	r3, r3, #32
 80025e8:	627b      	str	r3, [r7, #36]	; 0x24
 80025ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025ec:	2300      	movs	r3, #0
 80025ee:	623b      	str	r3, [r7, #32]
 80025f0:	4b65      	ldr	r3, [pc, #404]	; (8002788 <HAL_LTDC_MspInit+0x1f8>)
 80025f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025f4:	4a64      	ldr	r2, [pc, #400]	; (8002788 <HAL_LTDC_MspInit+0x1f8>)
 80025f6:	f043 0301 	orr.w	r3, r3, #1
 80025fa:	6313      	str	r3, [r2, #48]	; 0x30
 80025fc:	4b62      	ldr	r3, [pc, #392]	; (8002788 <HAL_LTDC_MspInit+0x1f8>)
 80025fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002600:	f003 0301 	and.w	r3, r3, #1
 8002604:	623b      	str	r3, [r7, #32]
 8002606:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002608:	2300      	movs	r3, #0
 800260a:	61fb      	str	r3, [r7, #28]
 800260c:	4b5e      	ldr	r3, [pc, #376]	; (8002788 <HAL_LTDC_MspInit+0x1f8>)
 800260e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002610:	4a5d      	ldr	r2, [pc, #372]	; (8002788 <HAL_LTDC_MspInit+0x1f8>)
 8002612:	f043 0302 	orr.w	r3, r3, #2
 8002616:	6313      	str	r3, [r2, #48]	; 0x30
 8002618:	4b5b      	ldr	r3, [pc, #364]	; (8002788 <HAL_LTDC_MspInit+0x1f8>)
 800261a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800261c:	f003 0302 	and.w	r3, r3, #2
 8002620:	61fb      	str	r3, [r7, #28]
 8002622:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002624:	2300      	movs	r3, #0
 8002626:	61bb      	str	r3, [r7, #24]
 8002628:	4b57      	ldr	r3, [pc, #348]	; (8002788 <HAL_LTDC_MspInit+0x1f8>)
 800262a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800262c:	4a56      	ldr	r2, [pc, #344]	; (8002788 <HAL_LTDC_MspInit+0x1f8>)
 800262e:	f043 0310 	orr.w	r3, r3, #16
 8002632:	6313      	str	r3, [r2, #48]	; 0x30
 8002634:	4b54      	ldr	r3, [pc, #336]	; (8002788 <HAL_LTDC_MspInit+0x1f8>)
 8002636:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002638:	f003 0310 	and.w	r3, r3, #16
 800263c:	61bb      	str	r3, [r7, #24]
 800263e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002640:	2300      	movs	r3, #0
 8002642:	617b      	str	r3, [r7, #20]
 8002644:	4b50      	ldr	r3, [pc, #320]	; (8002788 <HAL_LTDC_MspInit+0x1f8>)
 8002646:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002648:	4a4f      	ldr	r2, [pc, #316]	; (8002788 <HAL_LTDC_MspInit+0x1f8>)
 800264a:	f043 0308 	orr.w	r3, r3, #8
 800264e:	6313      	str	r3, [r2, #48]	; 0x30
 8002650:	4b4d      	ldr	r3, [pc, #308]	; (8002788 <HAL_LTDC_MspInit+0x1f8>)
 8002652:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002654:	f003 0308 	and.w	r3, r3, #8
 8002658:	617b      	str	r3, [r7, #20]
 800265a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800265c:	2300      	movs	r3, #0
 800265e:	613b      	str	r3, [r7, #16]
 8002660:	4b49      	ldr	r3, [pc, #292]	; (8002788 <HAL_LTDC_MspInit+0x1f8>)
 8002662:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002664:	4a48      	ldr	r2, [pc, #288]	; (8002788 <HAL_LTDC_MspInit+0x1f8>)
 8002666:	f043 0304 	orr.w	r3, r3, #4
 800266a:	6313      	str	r3, [r2, #48]	; 0x30
 800266c:	4b46      	ldr	r3, [pc, #280]	; (8002788 <HAL_LTDC_MspInit+0x1f8>)
 800266e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002670:	f003 0304 	and.w	r3, r3, #4
 8002674:	613b      	str	r3, [r7, #16]
 8002676:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002678:	2300      	movs	r3, #0
 800267a:	60fb      	str	r3, [r7, #12]
 800267c:	4b42      	ldr	r3, [pc, #264]	; (8002788 <HAL_LTDC_MspInit+0x1f8>)
 800267e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002680:	4a41      	ldr	r2, [pc, #260]	; (8002788 <HAL_LTDC_MspInit+0x1f8>)
 8002682:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002686:	6313      	str	r3, [r2, #48]	; 0x30
 8002688:	4b3f      	ldr	r3, [pc, #252]	; (8002788 <HAL_LTDC_MspInit+0x1f8>)
 800268a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800268c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002690:	60fb      	str	r3, [r7, #12]
 8002692:	68fb      	ldr	r3, [r7, #12]
    PD3     ------> LTDC_G7
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7 
    */

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002694:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002698:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800269a:	2302      	movs	r3, #2
 800269c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800269e:	2300      	movs	r3, #0
 80026a0:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026a2:	2300      	movs	r3, #0
 80026a4:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80026a6:	230e      	movs	r3, #14
 80026a8:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80026aa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80026ae:	4619      	mov	r1, r3
 80026b0:	4836      	ldr	r0, [pc, #216]	; (800278c <HAL_LTDC_MspInit+0x1fc>)
 80026b2:	f001 f95f 	bl	8003974 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_11 
 80026b6:	f641 0358 	movw	r3, #6232	; 0x1858
 80026ba:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026bc:	2302      	movs	r3, #2
 80026be:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026c0:	2300      	movs	r3, #0
 80026c2:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026c4:	2300      	movs	r3, #0
 80026c6:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80026c8:	230e      	movs	r3, #14
 80026ca:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026cc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80026d0:	4619      	mov	r1, r3
 80026d2:	482f      	ldr	r0, [pc, #188]	; (8002790 <HAL_LTDC_MspInit+0x200>)
 80026d4:	f001 f94e 	bl	8003974 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80026d8:	2303      	movs	r3, #3
 80026da:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026dc:	2302      	movs	r3, #2
 80026de:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026e0:	2300      	movs	r3, #0
 80026e2:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026e4:	2300      	movs	r3, #0
 80026e6:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80026e8:	2309      	movs	r3, #9
 80026ea:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026ec:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80026f0:	4619      	mov	r1, r3
 80026f2:	4828      	ldr	r0, [pc, #160]	; (8002794 <HAL_LTDC_MspInit+0x204>)
 80026f4:	f001 f93e 	bl	8003974 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_11;
 80026f8:	f44f 53e6 	mov.w	r3, #7360	; 0x1cc0
 80026fc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026fe:	2302      	movs	r3, #2
 8002700:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002702:	2300      	movs	r3, #0
 8002704:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002706:	2300      	movs	r3, #0
 8002708:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800270a:	230e      	movs	r3, #14
 800270c:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800270e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002712:	4619      	mov	r1, r3
 8002714:	4820      	ldr	r0, [pc, #128]	; (8002798 <HAL_LTDC_MspInit+0x208>)
 8002716:	f001 f92d 	bl	8003974 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_8|GPIO_PIN_9;
 800271a:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 800271e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002720:	2302      	movs	r3, #2
 8002722:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002724:	2300      	movs	r3, #0
 8002726:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002728:	2300      	movs	r3, #0
 800272a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800272c:	230e      	movs	r3, #14
 800272e:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002730:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002734:	4619      	mov	r1, r3
 8002736:	4817      	ldr	r0, [pc, #92]	; (8002794 <HAL_LTDC_MspInit+0x204>)
 8002738:	f001 f91c 	bl	8003974 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800273c:	2308      	movs	r3, #8
 800273e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002740:	2302      	movs	r3, #2
 8002742:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002744:	2300      	movs	r3, #0
 8002746:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002748:	2300      	movs	r3, #0
 800274a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800274c:	230e      	movs	r3, #14
 800274e:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002750:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002754:	4619      	mov	r1, r3
 8002756:	4811      	ldr	r0, [pc, #68]	; (800279c <HAL_LTDC_MspInit+0x20c>)
 8002758:	f001 f90c 	bl	8003974 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800275c:	23c0      	movs	r3, #192	; 0xc0
 800275e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002760:	2302      	movs	r3, #2
 8002762:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002764:	2300      	movs	r3, #0
 8002766:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002768:	2300      	movs	r3, #0
 800276a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800276c:	230e      	movs	r3, #14
 800276e:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002770:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002774:	4619      	mov	r1, r3
 8002776:	480a      	ldr	r0, [pc, #40]	; (80027a0 <HAL_LTDC_MspInit+0x210>)
 8002778:	f001 f8fc 	bl	8003974 <HAL_GPIO_Init>

  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }
}
 800277c:	bf00      	nop
 800277e:	3740      	adds	r7, #64	; 0x40
 8002780:	46bd      	mov	sp, r7
 8002782:	bd80      	pop	{r7, pc}
 8002784:	40016800 	.word	0x40016800
 8002788:	40023800 	.word	0x40023800
 800278c:	40021400 	.word	0x40021400
 8002790:	40020000 	.word	0x40020000
 8002794:	40020400 	.word	0x40020400
 8002798:	40021800 	.word	0x40021800
 800279c:	40020c00 	.word	0x40020c00
 80027a0:	40020800 	.word	0x40020800

080027a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80027a8:	f000 ff1a 	bl	80035e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80027ac:	f000 f840 	bl	8002830 <SystemClock_Config>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  /* USER CODE BEGIN 2 */
  MX_GPIO_Init();
 80027b0:	f000 f954 	bl	8002a5c <MX_GPIO_Init>
  MX_TIM6_Init();
 80027b4:	f000 f8f2 	bl	800299c <MX_TIM6_Init>
  MX_USART1_UART_Init();
 80027b8:	f000 f926 	bl	8002a08 <MX_USART1_UART_Init>
  MX_RTC_Init();
 80027bc:	f000 f8c8 	bl	8002950 <MX_RTC_Init>
  
  //LCD Initialization
  LCD_GpioInit();
 80027c0:	f7ff fb24 	bl	8001e0c <LCD_GpioInit>
  LCD_LtdcInit();
 80027c4:	f7ff fb70 	bl	8001ea8 <LCD_LtdcInit>
  LCD_DispInit_Spi();
 80027c8:	f7ff fb90 	bl	8001eec <LCD_DispInit_Spi>
  LCD_DispInit_Ltdc();
 80027cc:	f7ff fc92 	bl	80020f4 <LCD_DispInit_Ltdc>
  
  //Button Interrupt Initialization
  //initializeGPIONVIC();

  //Displays Welcome and then Menu
  InitialScreen();
 80027d0:	f000 fc3c 	bl	800304c <InitialScreen>
  MenuScreen();
 80027d4:	f000 fc58 	bl	8003088 <MenuScreen>

  //Bluetooth Setup
  HAL_Delay(200);
 80027d8:	20c8      	movs	r0, #200	; 0xc8
 80027da:	f000 ff73 	bl	80036c4 <HAL_Delay>
  HAL_GPIO_WritePin(BluetoothReset_GPIO_Port, BluetoothReset_Pin, SET);
 80027de:	2201      	movs	r2, #1
 80027e0:	2102      	movs	r1, #2
 80027e2:	480f      	ldr	r0, [pc, #60]	; (8002820 <main+0x7c>)
 80027e4:	f001 fa72 	bl	8003ccc <HAL_GPIO_WritePin>
  HAL_Delay(1000);
 80027e8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80027ec:	f000 ff6a 	bl	80036c4 <HAL_Delay>
  memset(buffer, 0, sizeof(buffer));
 80027f0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80027f4:	2100      	movs	r1, #0
 80027f6:	480b      	ldr	r0, [pc, #44]	; (8002824 <main+0x80>)
 80027f8:	f004 fa16 	bl	8006c28 <memset>
  HAL_TIM_Base_Start_IT(&htim6);
 80027fc:	480a      	ldr	r0, [pc, #40]	; (8002828 <main+0x84>)
 80027fe:	f003 f846 	bl	800588e <HAL_TIM_Base_Start_IT>
  __HAL_UART_ENABLE_IT(&huart1, UART_IT_RXNE);
 8002802:	4b0a      	ldr	r3, [pc, #40]	; (800282c <main+0x88>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	68da      	ldr	r2, [r3, #12]
 8002808:	4b08      	ldr	r3, [pc, #32]	; (800282c <main+0x88>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f042 0220 	orr.w	r2, r2, #32
 8002810:	60da      	str	r2, [r3, #12]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while(1)
  {
		if(strlen(buffer)>0)
 8002812:	4b04      	ldr	r3, [pc, #16]	; (8002824 <main+0x80>)
 8002814:	781b      	ldrb	r3, [r3, #0]
 8002816:	2b00      	cmp	r3, #0
 8002818:	d0fb      	beq.n	8002812 <main+0x6e>
		{
			ScheduleReceived();
 800281a:	f000 fc6f 	bl	80030fc <ScheduleReceived>
			break;
		}
  }
  while (1)
 800281e:	e7fe      	b.n	800281e <main+0x7a>
 8002820:	40021400 	.word	0x40021400
 8002824:	20013320 	.word	0x20013320
 8002828:	20012d3c 	.word	0x20012d3c
 800282c:	20012cdc 	.word	0x20012cdc

08002830 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b0a0      	sub	sp, #128	; 0x80
 8002834:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002836:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800283a:	2230      	movs	r2, #48	; 0x30
 800283c:	2100      	movs	r1, #0
 800283e:	4618      	mov	r0, r3
 8002840:	f004 f9f2 	bl	8006c28 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002844:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002848:	2200      	movs	r2, #0
 800284a:	601a      	str	r2, [r3, #0]
 800284c:	605a      	str	r2, [r3, #4]
 800284e:	609a      	str	r2, [r3, #8]
 8002850:	60da      	str	r2, [r3, #12]
 8002852:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002854:	f107 030c 	add.w	r3, r7, #12
 8002858:	2230      	movs	r2, #48	; 0x30
 800285a:	2100      	movs	r1, #0
 800285c:	4618      	mov	r0, r3
 800285e:	f004 f9e3 	bl	8006c28 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002862:	2300      	movs	r3, #0
 8002864:	60bb      	str	r3, [r7, #8]
 8002866:	4b38      	ldr	r3, [pc, #224]	; (8002948 <SystemClock_Config+0x118>)
 8002868:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800286a:	4a37      	ldr	r2, [pc, #220]	; (8002948 <SystemClock_Config+0x118>)
 800286c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002870:	6413      	str	r3, [r2, #64]	; 0x40
 8002872:	4b35      	ldr	r3, [pc, #212]	; (8002948 <SystemClock_Config+0x118>)
 8002874:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002876:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800287a:	60bb      	str	r3, [r7, #8]
 800287c:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800287e:	2300      	movs	r3, #0
 8002880:	607b      	str	r3, [r7, #4]
 8002882:	4b32      	ldr	r3, [pc, #200]	; (800294c <SystemClock_Config+0x11c>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800288a:	4a30      	ldr	r2, [pc, #192]	; (800294c <SystemClock_Config+0x11c>)
 800288c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002890:	6013      	str	r3, [r2, #0]
 8002892:	4b2e      	ldr	r3, [pc, #184]	; (800294c <SystemClock_Config+0x11c>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800289a:	607b      	str	r3, [r7, #4]
 800289c:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 800289e:	230a      	movs	r3, #10
 80028a0:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80028a2:	2301      	movs	r3, #1
 80028a4:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80028a6:	2310      	movs	r3, #16
 80028a8:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80028aa:	2301      	movs	r3, #1
 80028ac:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80028ae:	2302      	movs	r3, #2
 80028b0:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80028b2:	2300      	movs	r3, #0
 80028b4:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80028b6:	2308      	movs	r3, #8
 80028b8:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLN = 180;
 80028ba:	23b4      	movs	r3, #180	; 0xb4
 80028bc:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80028be:	2302      	movs	r3, #2
 80028c0:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80028c2:	2304      	movs	r3, #4
 80028c4:	67fb      	str	r3, [r7, #124]	; 0x7c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80028c6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80028ca:	4618      	mov	r0, r3
 80028cc:	f001 fe4e 	bl	800456c <HAL_RCC_OscConfig>
 80028d0:	4603      	mov	r3, r0
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d001      	beq.n	80028da <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80028d6:	f000 f949 	bl	8002b6c <Error_Handler>
  }
   /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80028da:	f001 fdf7 	bl	80044cc <HAL_PWREx_EnableOverDrive>
 80028de:	4603      	mov	r3, r0
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d001      	beq.n	80028e8 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 80028e4:	f000 f942 	bl	8002b6c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80028e8:	230f      	movs	r3, #15
 80028ea:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80028ec:	2302      	movs	r3, #2
 80028ee:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80028f0:	2300      	movs	r3, #0
 80028f2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80028f4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80028f8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80028fa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80028fe:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002900:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002904:	2105      	movs	r1, #5
 8002906:	4618      	mov	r0, r3
 8002908:	f002 f8a0 	bl	8004a4c <HAL_RCC_ClockConfig>
 800290c:	4603      	mov	r3, r0
 800290e:	2b00      	cmp	r3, #0
 8002910:	d001      	beq.n	8002916 <SystemClock_Config+0xe6>
  {
    Error_Handler();
 8002912:	f000 f92b 	bl	8002b6c <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_LTDC;
 8002916:	2328      	movs	r3, #40	; 0x28
 8002918:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800291a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800291e:	637b      	str	r3, [r7, #52]	; 0x34

  PeriphClkInitStruct.PLLSAI.PLLSAIN = 56;
 8002920:	2338      	movs	r3, #56	; 0x38
 8002922:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 7;
 8002924:	2307      	movs	r3, #7
 8002926:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8002928:	2300      	movs	r3, #0
 800292a:	633b      	str	r3, [r7, #48]	; 0x30

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800292c:	f107 030c 	add.w	r3, r7, #12
 8002930:	4618      	mov	r0, r3
 8002932:	f002 fa5b 	bl	8004dec <HAL_RCCEx_PeriphCLKConfig>
 8002936:	4603      	mov	r3, r0
 8002938:	2b00      	cmp	r3, #0
 800293a:	d001      	beq.n	8002940 <SystemClock_Config+0x110>
  {
    Error_Handler();
 800293c:	f000 f916 	bl	8002b6c <Error_Handler>
  }
}
 8002940:	bf00      	nop
 8002942:	3780      	adds	r7, #128	; 0x80
 8002944:	46bd      	mov	sp, r7
 8002946:	bd80      	pop	{r7, pc}
 8002948:	40023800 	.word	0x40023800
 800294c:	40007000 	.word	0x40007000

08002950 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002954:	4b0f      	ldr	r3, [pc, #60]	; (8002994 <MX_RTC_Init+0x44>)
 8002956:	4a10      	ldr	r2, [pc, #64]	; (8002998 <MX_RTC_Init+0x48>)
 8002958:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800295a:	4b0e      	ldr	r3, [pc, #56]	; (8002994 <MX_RTC_Init+0x44>)
 800295c:	2200      	movs	r2, #0
 800295e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8002960:	4b0c      	ldr	r3, [pc, #48]	; (8002994 <MX_RTC_Init+0x44>)
 8002962:	227f      	movs	r2, #127	; 0x7f
 8002964:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8002966:	4b0b      	ldr	r3, [pc, #44]	; (8002994 <MX_RTC_Init+0x44>)
 8002968:	22ff      	movs	r2, #255	; 0xff
 800296a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800296c:	4b09      	ldr	r3, [pc, #36]	; (8002994 <MX_RTC_Init+0x44>)
 800296e:	2200      	movs	r2, #0
 8002970:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002972:	4b08      	ldr	r3, [pc, #32]	; (8002994 <MX_RTC_Init+0x44>)
 8002974:	2200      	movs	r2, #0
 8002976:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002978:	4b06      	ldr	r3, [pc, #24]	; (8002994 <MX_RTC_Init+0x44>)
 800297a:	2200      	movs	r2, #0
 800297c:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800297e:	4805      	ldr	r0, [pc, #20]	; (8002994 <MX_RTC_Init+0x44>)
 8002980:	f002 fbf2 	bl	8005168 <HAL_RTC_Init>
 8002984:	4603      	mov	r3, r0
 8002986:	2b00      	cmp	r3, #0
 8002988:	d001      	beq.n	800298e <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 800298a:	f000 f8ef 	bl	8002b6c <Error_Handler>

  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800298e:	bf00      	nop
 8002990:	bd80      	pop	{r7, pc}
 8002992:	bf00      	nop
 8002994:	20012d1c 	.word	0x20012d1c
 8002998:	40002800 	.word	0x40002800

0800299c <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b082      	sub	sp, #8
 80029a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80029a2:	463b      	mov	r3, r7
 80029a4:	2200      	movs	r2, #0
 80029a6:	601a      	str	r2, [r3, #0]
 80029a8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80029aa:	4b15      	ldr	r3, [pc, #84]	; (8002a00 <MX_TIM6_Init+0x64>)
 80029ac:	4a15      	ldr	r2, [pc, #84]	; (8002a04 <MX_TIM6_Init+0x68>)
 80029ae:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 720;
 80029b0:	4b13      	ldr	r3, [pc, #76]	; (8002a00 <MX_TIM6_Init+0x64>)
 80029b2:	f44f 7234 	mov.w	r2, #720	; 0x2d0
 80029b6:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029b8:	4b11      	ldr	r3, [pc, #68]	; (8002a00 <MX_TIM6_Init+0x64>)
 80029ba:	2200      	movs	r2, #0
 80029bc:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1999;
 80029be:	4b10      	ldr	r3, [pc, #64]	; (8002a00 <MX_TIM6_Init+0x64>)
 80029c0:	f240 72cf 	movw	r2, #1999	; 0x7cf
 80029c4:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80029c6:	4b0e      	ldr	r3, [pc, #56]	; (8002a00 <MX_TIM6_Init+0x64>)
 80029c8:	2200      	movs	r2, #0
 80029ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80029cc:	480c      	ldr	r0, [pc, #48]	; (8002a00 <MX_TIM6_Init+0x64>)
 80029ce:	f002 ff33 	bl	8005838 <HAL_TIM_Base_Init>
 80029d2:	4603      	mov	r3, r0
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d001      	beq.n	80029dc <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80029d8:	f000 f8c8 	bl	8002b6c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029dc:	2300      	movs	r3, #0
 80029de:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029e0:	2300      	movs	r3, #0
 80029e2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80029e4:	463b      	mov	r3, r7
 80029e6:	4619      	mov	r1, r3
 80029e8:	4805      	ldr	r0, [pc, #20]	; (8002a00 <MX_TIM6_Init+0x64>)
 80029ea:	f003 f94f 	bl	8005c8c <HAL_TIMEx_MasterConfigSynchronization>
 80029ee:	4603      	mov	r3, r0
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d001      	beq.n	80029f8 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80029f4:	f000 f8ba 	bl	8002b6c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80029f8:	bf00      	nop
 80029fa:	3708      	adds	r7, #8
 80029fc:	46bd      	mov	sp, r7
 80029fe:	bd80      	pop	{r7, pc}
 8002a00:	20012d3c 	.word	0x20012d3c
 8002a04:	40001000 	.word	0x40001000

08002a08 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002a0c:	4b11      	ldr	r3, [pc, #68]	; (8002a54 <MX_USART1_UART_Init+0x4c>)
 8002a0e:	4a12      	ldr	r2, [pc, #72]	; (8002a58 <MX_USART1_UART_Init+0x50>)
 8002a10:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002a12:	4b10      	ldr	r3, [pc, #64]	; (8002a54 <MX_USART1_UART_Init+0x4c>)
 8002a14:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002a18:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002a1a:	4b0e      	ldr	r3, [pc, #56]	; (8002a54 <MX_USART1_UART_Init+0x4c>)
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002a20:	4b0c      	ldr	r3, [pc, #48]	; (8002a54 <MX_USART1_UART_Init+0x4c>)
 8002a22:	2200      	movs	r2, #0
 8002a24:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002a26:	4b0b      	ldr	r3, [pc, #44]	; (8002a54 <MX_USART1_UART_Init+0x4c>)
 8002a28:	2200      	movs	r2, #0
 8002a2a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002a2c:	4b09      	ldr	r3, [pc, #36]	; (8002a54 <MX_USART1_UART_Init+0x4c>)
 8002a2e:	220c      	movs	r2, #12
 8002a30:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a32:	4b08      	ldr	r3, [pc, #32]	; (8002a54 <MX_USART1_UART_Init+0x4c>)
 8002a34:	2200      	movs	r2, #0
 8002a36:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a38:	4b06      	ldr	r3, [pc, #24]	; (8002a54 <MX_USART1_UART_Init+0x4c>)
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002a3e:	4805      	ldr	r0, [pc, #20]	; (8002a54 <MX_USART1_UART_Init+0x4c>)
 8002a40:	f003 f9b4 	bl	8005dac <HAL_UART_Init>
 8002a44:	4603      	mov	r3, r0
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d001      	beq.n	8002a4e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002a4a:	f000 f88f 	bl	8002b6c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002a4e:	bf00      	nop
 8002a50:	bd80      	pop	{r7, pc}
 8002a52:	bf00      	nop
 8002a54:	20012cdc 	.word	0x20012cdc
 8002a58:	40011000 	.word	0x40011000

08002a5c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b08c      	sub	sp, #48	; 0x30
 8002a60:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a62:	f107 031c 	add.w	r3, r7, #28
 8002a66:	2200      	movs	r2, #0
 8002a68:	601a      	str	r2, [r3, #0]
 8002a6a:	605a      	str	r2, [r3, #4]
 8002a6c:	609a      	str	r2, [r3, #8]
 8002a6e:	60da      	str	r2, [r3, #12]
 8002a70:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a72:	2300      	movs	r3, #0
 8002a74:	61bb      	str	r3, [r7, #24]
 8002a76:	4b3b      	ldr	r3, [pc, #236]	; (8002b64 <MX_GPIO_Init+0x108>)
 8002a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a7a:	4a3a      	ldr	r2, [pc, #232]	; (8002b64 <MX_GPIO_Init+0x108>)
 8002a7c:	f043 0304 	orr.w	r3, r3, #4
 8002a80:	6313      	str	r3, [r2, #48]	; 0x30
 8002a82:	4b38      	ldr	r3, [pc, #224]	; (8002b64 <MX_GPIO_Init+0x108>)
 8002a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a86:	f003 0304 	and.w	r3, r3, #4
 8002a8a:	61bb      	str	r3, [r7, #24]
 8002a8c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002a8e:	2300      	movs	r3, #0
 8002a90:	617b      	str	r3, [r7, #20]
 8002a92:	4b34      	ldr	r3, [pc, #208]	; (8002b64 <MX_GPIO_Init+0x108>)
 8002a94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a96:	4a33      	ldr	r2, [pc, #204]	; (8002b64 <MX_GPIO_Init+0x108>)
 8002a98:	f043 0320 	orr.w	r3, r3, #32
 8002a9c:	6313      	str	r3, [r2, #48]	; 0x30
 8002a9e:	4b31      	ldr	r3, [pc, #196]	; (8002b64 <MX_GPIO_Init+0x108>)
 8002aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aa2:	f003 0320 	and.w	r3, r3, #32
 8002aa6:	617b      	str	r3, [r7, #20]
 8002aa8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002aaa:	2300      	movs	r3, #0
 8002aac:	613b      	str	r3, [r7, #16]
 8002aae:	4b2d      	ldr	r3, [pc, #180]	; (8002b64 <MX_GPIO_Init+0x108>)
 8002ab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ab2:	4a2c      	ldr	r2, [pc, #176]	; (8002b64 <MX_GPIO_Init+0x108>)
 8002ab4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002ab8:	6313      	str	r3, [r2, #48]	; 0x30
 8002aba:	4b2a      	ldr	r3, [pc, #168]	; (8002b64 <MX_GPIO_Init+0x108>)
 8002abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002abe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ac2:	613b      	str	r3, [r7, #16]
 8002ac4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	60fb      	str	r3, [r7, #12]
 8002aca:	4b26      	ldr	r3, [pc, #152]	; (8002b64 <MX_GPIO_Init+0x108>)
 8002acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ace:	4a25      	ldr	r2, [pc, #148]	; (8002b64 <MX_GPIO_Init+0x108>)
 8002ad0:	f043 0301 	orr.w	r3, r3, #1
 8002ad4:	6313      	str	r3, [r2, #48]	; 0x30
 8002ad6:	4b23      	ldr	r3, [pc, #140]	; (8002b64 <MX_GPIO_Init+0x108>)
 8002ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ada:	f003 0301 	and.w	r3, r3, #1
 8002ade:	60fb      	str	r3, [r7, #12]
 8002ae0:	68fb      	ldr	r3, [r7, #12]

  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	60bb      	str	r3, [r7, #8]
 8002ae6:	4b1f      	ldr	r3, [pc, #124]	; (8002b64 <MX_GPIO_Init+0x108>)
 8002ae8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aea:	4a1e      	ldr	r2, [pc, #120]	; (8002b64 <MX_GPIO_Init+0x108>)
 8002aec:	f043 0302 	orr.w	r3, r3, #2
 8002af0:	6313      	str	r3, [r2, #48]	; 0x30
 8002af2:	4b1c      	ldr	r3, [pc, #112]	; (8002b64 <MX_GPIO_Init+0x108>)
 8002af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002af6:	f003 0302 	and.w	r3, r3, #2
 8002afa:	60bb      	str	r3, [r7, #8]
 8002afc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002afe:	2300      	movs	r3, #0
 8002b00:	607b      	str	r3, [r7, #4]
 8002b02:	4b18      	ldr	r3, [pc, #96]	; (8002b64 <MX_GPIO_Init+0x108>)
 8002b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b06:	4a17      	ldr	r2, [pc, #92]	; (8002b64 <MX_GPIO_Init+0x108>)
 8002b08:	f043 0310 	orr.w	r3, r3, #16
 8002b0c:	6313      	str	r3, [r2, #48]	; 0x30
 8002b0e:	4b15      	ldr	r3, [pc, #84]	; (8002b64 <MX_GPIO_Init+0x108>)
 8002b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b12:	f003 0310 	and.w	r3, r3, #16
 8002b16:	607b      	str	r3, [r7, #4]
 8002b18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	603b      	str	r3, [r7, #0]
 8002b1e:	4b11      	ldr	r3, [pc, #68]	; (8002b64 <MX_GPIO_Init+0x108>)
 8002b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b22:	4a10      	ldr	r2, [pc, #64]	; (8002b64 <MX_GPIO_Init+0x108>)
 8002b24:	f043 0308 	orr.w	r3, r3, #8
 8002b28:	6313      	str	r3, [r2, #48]	; 0x30
 8002b2a:	4b0e      	ldr	r3, [pc, #56]	; (8002b64 <MX_GPIO_Init+0x108>)
 8002b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b2e:	f003 0308 	and.w	r3, r3, #8
 8002b32:	603b      	str	r3, [r7, #0]
 8002b34:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BluetoothReset_GPIO_Port, BluetoothReset_Pin, GPIO_PIN_RESET);
 8002b36:	2200      	movs	r2, #0
 8002b38:	2102      	movs	r1, #2
 8002b3a:	480b      	ldr	r0, [pc, #44]	; (8002b68 <MX_GPIO_Init+0x10c>)
 8002b3c:	f001 f8c6 	bl	8003ccc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BluetoothReset_Pin */
  GPIO_InitStruct.Pin = BluetoothReset_Pin;
 8002b40:	2302      	movs	r3, #2
 8002b42:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b44:	2301      	movs	r3, #1
 8002b46:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b48:	2300      	movs	r3, #0
 8002b4a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(BluetoothReset_GPIO_Port, &GPIO_InitStruct);
 8002b50:	f107 031c 	add.w	r3, r7, #28
 8002b54:	4619      	mov	r1, r3
 8002b56:	4804      	ldr	r0, [pc, #16]	; (8002b68 <MX_GPIO_Init+0x10c>)
 8002b58:	f000 ff0c 	bl	8003974 <HAL_GPIO_Init>

}
 8002b5c:	bf00      	nop
 8002b5e:	3730      	adds	r7, #48	; 0x30
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bd80      	pop	{r7, pc}
 8002b64:	40023800 	.word	0x40023800
 8002b68:	40021400 	.word	0x40021400

08002b6c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002b70:	b672      	cpsid	i
}
 8002b72:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002b74:	e7fe      	b.n	8002b74 <Error_Handler+0x8>
	...

08002b78 <EXTI0_IRQHandler>:


// EXIT0 handler
// Rotate through screens with blue UI button
void EXTI0_IRQHandler(void)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	af00      	add	r7, sp, #0
	if (view_index == 0)
 8002b7c:	4b15      	ldr	r3, [pc, #84]	; (8002bd4 <EXTI0_IRQHandler+0x5c>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d102      	bne.n	8002b8a <EXTI0_IRQHandler+0x12>
	{
		BluetoothScreen();
 8002b84:	f000 fa96 	bl	80030b4 <BluetoothScreen>
 8002b88:	e013      	b.n	8002bb2 <EXTI0_IRQHandler+0x3a>
	}
	else if (view_index == 1)
 8002b8a:	4b12      	ldr	r3, [pc, #72]	; (8002bd4 <EXTI0_IRQHandler+0x5c>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	2b01      	cmp	r3, #1
 8002b90:	d102      	bne.n	8002b98 <EXTI0_IRQHandler+0x20>
	{
		ScheduleScreen();
 8002b92:	f000 fad1 	bl	8003138 <ScheduleScreen>
 8002b96:	e00c      	b.n	8002bb2 <EXTI0_IRQHandler+0x3a>
	}
	else if (view_index == 2)
 8002b98:	4b0e      	ldr	r3, [pc, #56]	; (8002bd4 <EXTI0_IRQHandler+0x5c>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	2b02      	cmp	r3, #2
 8002b9e:	d102      	bne.n	8002ba6 <EXTI0_IRQHandler+0x2e>
	{
		DispensedScreen();
 8002ba0:	f000 fb0a 	bl	80031b8 <DispensedScreen>
 8002ba4:	e005      	b.n	8002bb2 <EXTI0_IRQHandler+0x3a>
	}
	else if (view_index == 3)
 8002ba6:	4b0b      	ldr	r3, [pc, #44]	; (8002bd4 <EXTI0_IRQHandler+0x5c>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	2b03      	cmp	r3, #3
 8002bac:	d101      	bne.n	8002bb2 <EXTI0_IRQHandler+0x3a>
	{
		MenuScreen();
 8002bae:	f000 fa6b 	bl	8003088 <MenuScreen>
	}
	view_index = (view_index + 1) % 4;
 8002bb2:	4b08      	ldr	r3, [pc, #32]	; (8002bd4 <EXTI0_IRQHandler+0x5c>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	3301      	adds	r3, #1
 8002bb8:	425a      	negs	r2, r3
 8002bba:	f003 0303 	and.w	r3, r3, #3
 8002bbe:	f002 0203 	and.w	r2, r2, #3
 8002bc2:	bf58      	it	pl
 8002bc4:	4253      	negpl	r3, r2
 8002bc6:	4a03      	ldr	r2, [pc, #12]	; (8002bd4 <EXTI0_IRQHandler+0x5c>)
 8002bc8:	6013      	str	r3, [r2, #0]
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8002bca:	2001      	movs	r0, #1
 8002bcc:	f001 f898 	bl	8003d00 <HAL_GPIO_EXTI_IRQHandler>
}
 8002bd0:	bf00      	nop
 8002bd2:	bd80      	pop	{r7, pc}
 8002bd4:	20012c2c 	.word	0x20012c2c

08002bd8 <EXTI1_IRQHandler>:

//Select different screens with separate push buttons
void EXTI1_IRQHandler(void)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	af00      	add	r7, sp, #0
	MenuScreen();
 8002bdc:	f000 fa54 	bl	8003088 <MenuScreen>
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8002be0:	2002      	movs	r0, #2
 8002be2:	f001 f88d 	bl	8003d00 <HAL_GPIO_EXTI_IRQHandler>
}
 8002be6:	bf00      	nop
 8002be8:	bd80      	pop	{r7, pc}

08002bea <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 8002bea:	b580      	push	{r7, lr}
 8002bec:	af00      	add	r7, sp, #0
	BluetoothScreen();
 8002bee:	f000 fa61 	bl	80030b4 <BluetoothScreen>
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8002bf2:	2004      	movs	r0, #4
 8002bf4:	f001 f884 	bl	8003d00 <HAL_GPIO_EXTI_IRQHandler>
}
 8002bf8:	bf00      	nop
 8002bfa:	bd80      	pop	{r7, pc}

08002bfc <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	af00      	add	r7, sp, #0
	ScheduleScreen();
 8002c00:	f000 fa9a 	bl	8003138 <ScheduleScreen>
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8002c04:	2008      	movs	r0, #8
 8002c06:	f001 f87b 	bl	8003d00 <HAL_GPIO_EXTI_IRQHandler>
}
 8002c0a:	bf00      	nop
 8002c0c:	bd80      	pop	{r7, pc}

08002c0e <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 8002c0e:	b580      	push	{r7, lr}
 8002c10:	af00      	add	r7, sp, #0
	DispensedScreen();
 8002c12:	f000 fad1 	bl	80031b8 <DispensedScreen>
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8002c16:	2010      	movs	r0, #16
 8002c18:	f001 f872 	bl	8003d00 <HAL_GPIO_EXTI_IRQHandler>
}
 8002c1c:	bf00      	nop
 8002c1e:	bd80      	pop	{r7, pc}

08002c20 <letterselect>:
#include "main.h"
#include "graphic.h"
#include "lcd.h"
#include <string.h>

void letterselect(const char letter, int x, int y){
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b084      	sub	sp, #16
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	4603      	mov	r3, r0
 8002c28:	60b9      	str	r1, [r7, #8]
 8002c2a:	607a      	str	r2, [r7, #4]
 8002c2c:	73fb      	strb	r3, [r7, #15]
	if( letter == 'A' ) {
 8002c2e:	7bfb      	ldrb	r3, [r7, #15]
 8002c30:	2b41      	cmp	r3, #65	; 0x41
 8002c32:	d108      	bne.n	8002c46 <letterselect+0x26>
		LCD_A(x, y);
 8002c34:	68bb      	ldr	r3, [r7, #8]
 8002c36:	b29b      	uxth	r3, r3
 8002c38:	687a      	ldr	r2, [r7, #4]
 8002c3a:	b292      	uxth	r2, r2
 8002c3c:	4611      	mov	r1, r2
 8002c3e:	4618      	mov	r0, r3
 8002c40:	f7fd fc58 	bl	80004f4 <LCD_A>
	else if ( letter == ':'){
		LCD_Colon(x, y);
	}
	else if( letter == ' ') {
	}
}
 8002c44:	e1ba      	b.n	8002fbc <letterselect+0x39c>
	else if( letter == 'B' ) {
 8002c46:	7bfb      	ldrb	r3, [r7, #15]
 8002c48:	2b42      	cmp	r3, #66	; 0x42
 8002c4a:	d108      	bne.n	8002c5e <letterselect+0x3e>
		LCD_B(x, y);
 8002c4c:	68bb      	ldr	r3, [r7, #8]
 8002c4e:	b29b      	uxth	r3, r3
 8002c50:	687a      	ldr	r2, [r7, #4]
 8002c52:	b292      	uxth	r2, r2
 8002c54:	4611      	mov	r1, r2
 8002c56:	4618      	mov	r0, r3
 8002c58:	f7fd fc96 	bl	8000588 <LCD_B>
}
 8002c5c:	e1ae      	b.n	8002fbc <letterselect+0x39c>
	else if( letter == 'C' ) {
 8002c5e:	7bfb      	ldrb	r3, [r7, #15]
 8002c60:	2b43      	cmp	r3, #67	; 0x43
 8002c62:	d108      	bne.n	8002c76 <letterselect+0x56>
		LCD_C(x, y);
 8002c64:	68bb      	ldr	r3, [r7, #8]
 8002c66:	b29b      	uxth	r3, r3
 8002c68:	687a      	ldr	r2, [r7, #4]
 8002c6a:	b292      	uxth	r2, r2
 8002c6c:	4611      	mov	r1, r2
 8002c6e:	4618      	mov	r0, r3
 8002c70:	f7fd fcee 	bl	8000650 <LCD_C>
}
 8002c74:	e1a2      	b.n	8002fbc <letterselect+0x39c>
	else if( letter == 'D' ) {
 8002c76:	7bfb      	ldrb	r3, [r7, #15]
 8002c78:	2b44      	cmp	r3, #68	; 0x44
 8002c7a:	d108      	bne.n	8002c8e <letterselect+0x6e>
		LCD_D(x, y);
 8002c7c:	68bb      	ldr	r3, [r7, #8]
 8002c7e:	b29b      	uxth	r3, r3
 8002c80:	687a      	ldr	r2, [r7, #4]
 8002c82:	b292      	uxth	r2, r2
 8002c84:	4611      	mov	r1, r2
 8002c86:	4618      	mov	r0, r3
 8002c88:	f7fd fd26 	bl	80006d8 <LCD_D>
}
 8002c8c:	e196      	b.n	8002fbc <letterselect+0x39c>
	else if( letter == 'E' ) {
 8002c8e:	7bfb      	ldrb	r3, [r7, #15]
 8002c90:	2b45      	cmp	r3, #69	; 0x45
 8002c92:	d108      	bne.n	8002ca6 <letterselect+0x86>
		LCD_E(x, y);
 8002c94:	68bb      	ldr	r3, [r7, #8]
 8002c96:	b29b      	uxth	r3, r3
 8002c98:	687a      	ldr	r2, [r7, #4]
 8002c9a:	b292      	uxth	r2, r2
 8002c9c:	4611      	mov	r1, r2
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	f7fd fd6c 	bl	800077c <LCD_E>
}
 8002ca4:	e18a      	b.n	8002fbc <letterselect+0x39c>
	else if( letter == 'F' ) {
 8002ca6:	7bfb      	ldrb	r3, [r7, #15]
 8002ca8:	2b46      	cmp	r3, #70	; 0x46
 8002caa:	d108      	bne.n	8002cbe <letterselect+0x9e>
		LCD_F(x, y);
 8002cac:	68bb      	ldr	r3, [r7, #8]
 8002cae:	b29b      	uxth	r3, r3
 8002cb0:	687a      	ldr	r2, [r7, #4]
 8002cb2:	b292      	uxth	r2, r2
 8002cb4:	4611      	mov	r1, r2
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	f7fd fdb0 	bl	800081c <LCD_F>
}
 8002cbc:	e17e      	b.n	8002fbc <letterselect+0x39c>
	else if( letter == 'G' ) {
 8002cbe:	7bfb      	ldrb	r3, [r7, #15]
 8002cc0:	2b47      	cmp	r3, #71	; 0x47
 8002cc2:	d108      	bne.n	8002cd6 <letterselect+0xb6>
		LCD_G(x, y);
 8002cc4:	68bb      	ldr	r3, [r7, #8]
 8002cc6:	b29b      	uxth	r3, r3
 8002cc8:	687a      	ldr	r2, [r7, #4]
 8002cca:	b292      	uxth	r2, r2
 8002ccc:	4611      	mov	r1, r2
 8002cce:	4618      	mov	r0, r3
 8002cd0:	f7fd fdee 	bl	80008b0 <LCD_G>
}
 8002cd4:	e172      	b.n	8002fbc <letterselect+0x39c>
	else if( letter == 'H' ) {
 8002cd6:	7bfb      	ldrb	r3, [r7, #15]
 8002cd8:	2b48      	cmp	r3, #72	; 0x48
 8002cda:	d108      	bne.n	8002cee <letterselect+0xce>
		LCD_H(x, y);
 8002cdc:	68bb      	ldr	r3, [r7, #8]
 8002cde:	b29b      	uxth	r3, r3
 8002ce0:	687a      	ldr	r2, [r7, #4]
 8002ce2:	b292      	uxth	r2, r2
 8002ce4:	4611      	mov	r1, r2
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	f7fd fe34 	bl	8000954 <LCD_H>
}
 8002cec:	e166      	b.n	8002fbc <letterselect+0x39c>
	else if( letter == 'I' ) {
 8002cee:	7bfb      	ldrb	r3, [r7, #15]
 8002cf0:	2b49      	cmp	r3, #73	; 0x49
 8002cf2:	d108      	bne.n	8002d06 <letterselect+0xe6>
		LCD_I(x, y);
 8002cf4:	68bb      	ldr	r3, [r7, #8]
 8002cf6:	b29b      	uxth	r3, r3
 8002cf8:	687a      	ldr	r2, [r7, #4]
 8002cfa:	b292      	uxth	r2, r2
 8002cfc:	4611      	mov	r1, r2
 8002cfe:	4618      	mov	r0, r3
 8002d00:	f7fd fe74 	bl	80009ec <LCD_I>
}
 8002d04:	e15a      	b.n	8002fbc <letterselect+0x39c>
	else if( letter == 'J' ) {
 8002d06:	7bfb      	ldrb	r3, [r7, #15]
 8002d08:	2b4a      	cmp	r3, #74	; 0x4a
 8002d0a:	d108      	bne.n	8002d1e <letterselect+0xfe>
		LCD_J(x, y);
 8002d0c:	68bb      	ldr	r3, [r7, #8]
 8002d0e:	b29b      	uxth	r3, r3
 8002d10:	687a      	ldr	r2, [r7, #4]
 8002d12:	b292      	uxth	r2, r2
 8002d14:	4611      	mov	r1, r2
 8002d16:	4618      	mov	r0, r3
 8002d18:	f7fd feae 	bl	8000a78 <LCD_J>
}
 8002d1c:	e14e      	b.n	8002fbc <letterselect+0x39c>
	else if( letter == 'K' ) {
 8002d1e:	7bfb      	ldrb	r3, [r7, #15]
 8002d20:	2b4b      	cmp	r3, #75	; 0x4b
 8002d22:	d108      	bne.n	8002d36 <letterselect+0x116>
		LCD_K(x, y);
 8002d24:	68bb      	ldr	r3, [r7, #8]
 8002d26:	b29b      	uxth	r3, r3
 8002d28:	687a      	ldr	r2, [r7, #4]
 8002d2a:	b292      	uxth	r2, r2
 8002d2c:	4611      	mov	r1, r2
 8002d2e:	4618      	mov	r0, r3
 8002d30:	f7fd feec 	bl	8000b0c <LCD_K>
}
 8002d34:	e142      	b.n	8002fbc <letterselect+0x39c>
	else if( letter == 'L' ) {
 8002d36:	7bfb      	ldrb	r3, [r7, #15]
 8002d38:	2b4c      	cmp	r3, #76	; 0x4c
 8002d3a:	d108      	bne.n	8002d4e <letterselect+0x12e>
		LCD_L(x, y);
 8002d3c:	68bb      	ldr	r3, [r7, #8]
 8002d3e:	b29b      	uxth	r3, r3
 8002d40:	687a      	ldr	r2, [r7, #4]
 8002d42:	b292      	uxth	r2, r2
 8002d44:	4611      	mov	r1, r2
 8002d46:	4618      	mov	r0, r3
 8002d48:	f7fd ff4e 	bl	8000be8 <LCD_L>
}
 8002d4c:	e136      	b.n	8002fbc <letterselect+0x39c>
	else if( letter == 'M' ) {
 8002d4e:	7bfb      	ldrb	r3, [r7, #15]
 8002d50:	2b4d      	cmp	r3, #77	; 0x4d
 8002d52:	d108      	bne.n	8002d66 <letterselect+0x146>
		LCD_M(x, y);
 8002d54:	68bb      	ldr	r3, [r7, #8]
 8002d56:	b29b      	uxth	r3, r3
 8002d58:	687a      	ldr	r2, [r7, #4]
 8002d5a:	b292      	uxth	r2, r2
 8002d5c:	4611      	mov	r1, r2
 8002d5e:	4618      	mov	r0, r3
 8002d60:	f7fd ff82 	bl	8000c68 <LCD_M>
}
 8002d64:	e12a      	b.n	8002fbc <letterselect+0x39c>
	else if( letter == 'N' ) {
 8002d66:	7bfb      	ldrb	r3, [r7, #15]
 8002d68:	2b4e      	cmp	r3, #78	; 0x4e
 8002d6a:	d108      	bne.n	8002d7e <letterselect+0x15e>
		LCD_N(x, y);
 8002d6c:	68bb      	ldr	r3, [r7, #8]
 8002d6e:	b29b      	uxth	r3, r3
 8002d70:	687a      	ldr	r2, [r7, #4]
 8002d72:	b292      	uxth	r2, r2
 8002d74:	4611      	mov	r1, r2
 8002d76:	4618      	mov	r0, r3
 8002d78:	f7fd ffda 	bl	8000d30 <LCD_N>
}
 8002d7c:	e11e      	b.n	8002fbc <letterselect+0x39c>
	else if( letter == 'O' ) {
 8002d7e:	7bfb      	ldrb	r3, [r7, #15]
 8002d80:	2b4f      	cmp	r3, #79	; 0x4f
 8002d82:	d108      	bne.n	8002d96 <letterselect+0x176>
		LCD_O(x, y);
 8002d84:	68bb      	ldr	r3, [r7, #8]
 8002d86:	b29b      	uxth	r3, r3
 8002d88:	687a      	ldr	r2, [r7, #4]
 8002d8a:	b292      	uxth	r2, r2
 8002d8c:	4611      	mov	r1, r2
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f7fe f832 	bl	8000df8 <LCD_O>
}
 8002d94:	e112      	b.n	8002fbc <letterselect+0x39c>
	else if( letter == 'P' ) {
 8002d96:	7bfb      	ldrb	r3, [r7, #15]
 8002d98:	2b50      	cmp	r3, #80	; 0x50
 8002d9a:	d108      	bne.n	8002dae <letterselect+0x18e>
		LCD_P(x, y);
 8002d9c:	68bb      	ldr	r3, [r7, #8]
 8002d9e:	b29b      	uxth	r3, r3
 8002da0:	687a      	ldr	r2, [r7, #4]
 8002da2:	b292      	uxth	r2, r2
 8002da4:	4611      	mov	r1, r2
 8002da6:	4618      	mov	r0, r3
 8002da8:	f7fe f86c 	bl	8000e84 <LCD_P>
}
 8002dac:	e106      	b.n	8002fbc <letterselect+0x39c>
	else if( letter == 'Q' ) {
 8002dae:	7bfb      	ldrb	r3, [r7, #15]
 8002db0:	2b51      	cmp	r3, #81	; 0x51
 8002db2:	d108      	bne.n	8002dc6 <letterselect+0x1a6>
		LCD_Q(x, y);
 8002db4:	68bb      	ldr	r3, [r7, #8]
 8002db6:	b29b      	uxth	r3, r3
 8002db8:	687a      	ldr	r2, [r7, #4]
 8002dba:	b292      	uxth	r2, r2
 8002dbc:	4611      	mov	r1, r2
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	f7fe f8b6 	bl	8000f30 <LCD_Q>
}
 8002dc4:	e0fa      	b.n	8002fbc <letterselect+0x39c>
	else if( letter == 'R' ) {
 8002dc6:	7bfb      	ldrb	r3, [r7, #15]
 8002dc8:	2b52      	cmp	r3, #82	; 0x52
 8002dca:	d108      	bne.n	8002dde <letterselect+0x1be>
		LCD_R(x, y);
 8002dcc:	68bb      	ldr	r3, [r7, #8]
 8002dce:	b29b      	uxth	r3, r3
 8002dd0:	687a      	ldr	r2, [r7, #4]
 8002dd2:	b292      	uxth	r2, r2
 8002dd4:	4611      	mov	r1, r2
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	f7fe f8fc 	bl	8000fd4 <LCD_R>
}
 8002ddc:	e0ee      	b.n	8002fbc <letterselect+0x39c>
	else if( letter == 'S' ) {
 8002dde:	7bfb      	ldrb	r3, [r7, #15]
 8002de0:	2b53      	cmp	r3, #83	; 0x53
 8002de2:	d108      	bne.n	8002df6 <letterselect+0x1d6>
		LCD_S(x, y);
 8002de4:	68bb      	ldr	r3, [r7, #8]
 8002de6:	b29b      	uxth	r3, r3
 8002de8:	687a      	ldr	r2, [r7, #4]
 8002dea:	b292      	uxth	r2, r2
 8002dec:	4611      	mov	r1, r2
 8002dee:	4618      	mov	r0, r3
 8002df0:	f7fe f958 	bl	80010a4 <LCD_S>
}
 8002df4:	e0e2      	b.n	8002fbc <letterselect+0x39c>
	else if( letter == 'T' ) {
 8002df6:	7bfb      	ldrb	r3, [r7, #15]
 8002df8:	2b54      	cmp	r3, #84	; 0x54
 8002dfa:	d108      	bne.n	8002e0e <letterselect+0x1ee>
		LCD_T(x, y);
 8002dfc:	68bb      	ldr	r3, [r7, #8]
 8002dfe:	b29b      	uxth	r3, r3
 8002e00:	687a      	ldr	r2, [r7, #4]
 8002e02:	b292      	uxth	r2, r2
 8002e04:	4611      	mov	r1, r2
 8002e06:	4618      	mov	r0, r3
 8002e08:	f7fe f9a4 	bl	8001154 <LCD_T>
}
 8002e0c:	e0d6      	b.n	8002fbc <letterselect+0x39c>
	else if( letter == 'U' ) {
 8002e0e:	7bfb      	ldrb	r3, [r7, #15]
 8002e10:	2b55      	cmp	r3, #85	; 0x55
 8002e12:	d108      	bne.n	8002e26 <letterselect+0x206>
		LCD_U(x, y);
 8002e14:	68bb      	ldr	r3, [r7, #8]
 8002e16:	b29b      	uxth	r3, r3
 8002e18:	687a      	ldr	r2, [r7, #4]
 8002e1a:	b292      	uxth	r2, r2
 8002e1c:	4611      	mov	r1, r2
 8002e1e:	4618      	mov	r0, r3
 8002e20:	f7fe f9dc 	bl	80011dc <LCD_U>
}
 8002e24:	e0ca      	b.n	8002fbc <letterselect+0x39c>
	else if( letter == 'V' ) {
 8002e26:	7bfb      	ldrb	r3, [r7, #15]
 8002e28:	2b56      	cmp	r3, #86	; 0x56
 8002e2a:	d108      	bne.n	8002e3e <letterselect+0x21e>
		LCD_V(x, y);
 8002e2c:	68bb      	ldr	r3, [r7, #8]
 8002e2e:	b29b      	uxth	r3, r3
 8002e30:	687a      	ldr	r2, [r7, #4]
 8002e32:	b292      	uxth	r2, r2
 8002e34:	4611      	mov	r1, r2
 8002e36:	4618      	mov	r0, r3
 8002e38:	f7fe fa14 	bl	8001264 <LCD_V>
}
 8002e3c:	e0be      	b.n	8002fbc <letterselect+0x39c>
	else if( letter == 'W' ) {
 8002e3e:	7bfb      	ldrb	r3, [r7, #15]
 8002e40:	2b57      	cmp	r3, #87	; 0x57
 8002e42:	d108      	bne.n	8002e56 <letterselect+0x236>
		LCD_W(x, y);
 8002e44:	68bb      	ldr	r3, [r7, #8]
 8002e46:	b29b      	uxth	r3, r3
 8002e48:	687a      	ldr	r2, [r7, #4]
 8002e4a:	b292      	uxth	r2, r2
 8002e4c:	4611      	mov	r1, r2
 8002e4e:	4618      	mov	r0, r3
 8002e50:	f7fe fa88 	bl	8001364 <LCD_W>
}
 8002e54:	e0b2      	b.n	8002fbc <letterselect+0x39c>
	else if( letter == 'X' ) {
 8002e56:	7bfb      	ldrb	r3, [r7, #15]
 8002e58:	2b58      	cmp	r3, #88	; 0x58
 8002e5a:	d108      	bne.n	8002e6e <letterselect+0x24e>
		LCD_X(x, y);
 8002e5c:	68bb      	ldr	r3, [r7, #8]
 8002e5e:	b29b      	uxth	r3, r3
 8002e60:	687a      	ldr	r2, [r7, #4]
 8002e62:	b292      	uxth	r2, r2
 8002e64:	4611      	mov	r1, r2
 8002e66:	4618      	mov	r0, r3
 8002e68:	f7fe fb18 	bl	800149c <LCD_X>
}
 8002e6c:	e0a6      	b.n	8002fbc <letterselect+0x39c>
	else if( letter == 'Y' ) {
 8002e6e:	7bfb      	ldrb	r3, [r7, #15]
 8002e70:	2b59      	cmp	r3, #89	; 0x59
 8002e72:	d108      	bne.n	8002e86 <letterselect+0x266>
		LCD_Y(x, y);
 8002e74:	68bb      	ldr	r3, [r7, #8]
 8002e76:	b29b      	uxth	r3, r3
 8002e78:	687a      	ldr	r2, [r7, #4]
 8002e7a:	b292      	uxth	r2, r2
 8002e7c:	4611      	mov	r1, r2
 8002e7e:	4618      	mov	r0, r3
 8002e80:	f7fe fb6a 	bl	8001558 <LCD_Y>
}
 8002e84:	e09a      	b.n	8002fbc <letterselect+0x39c>
	else if( letter == 'Z') {
 8002e86:	7bfb      	ldrb	r3, [r7, #15]
 8002e88:	2b5a      	cmp	r3, #90	; 0x5a
 8002e8a:	d108      	bne.n	8002e9e <letterselect+0x27e>
		LCD_Z(x, y);
 8002e8c:	68bb      	ldr	r3, [r7, #8]
 8002e8e:	b29b      	uxth	r3, r3
 8002e90:	687a      	ldr	r2, [r7, #4]
 8002e92:	b292      	uxth	r2, r2
 8002e94:	4611      	mov	r1, r2
 8002e96:	4618      	mov	r0, r3
 8002e98:	f7fe fbc6 	bl	8001628 <LCD_Z>
}
 8002e9c:	e08e      	b.n	8002fbc <letterselect+0x39c>
	else if( letter == '0' ) {
 8002e9e:	7bfb      	ldrb	r3, [r7, #15]
 8002ea0:	2b30      	cmp	r3, #48	; 0x30
 8002ea2:	d108      	bne.n	8002eb6 <letterselect+0x296>
		LCD_0(x, y);
 8002ea4:	68bb      	ldr	r3, [r7, #8]
 8002ea6:	b29b      	uxth	r3, r3
 8002ea8:	687a      	ldr	r2, [r7, #4]
 8002eaa:	b292      	uxth	r2, r2
 8002eac:	4611      	mov	r1, r2
 8002eae:	4618      	mov	r0, r3
 8002eb0:	f7fe fc12 	bl	80016d8 <LCD_0>
}
 8002eb4:	e082      	b.n	8002fbc <letterselect+0x39c>
	else if( letter == '1' ) {
 8002eb6:	7bfb      	ldrb	r3, [r7, #15]
 8002eb8:	2b31      	cmp	r3, #49	; 0x31
 8002eba:	d108      	bne.n	8002ece <letterselect+0x2ae>
		LCD_1(x, y);
 8002ebc:	68bb      	ldr	r3, [r7, #8]
 8002ebe:	b29b      	uxth	r3, r3
 8002ec0:	687a      	ldr	r2, [r7, #4]
 8002ec2:	b292      	uxth	r2, r2
 8002ec4:	4611      	mov	r1, r2
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	f7fe fc4c 	bl	8001764 <LCD_1>
}
 8002ecc:	e076      	b.n	8002fbc <letterselect+0x39c>
	else if( letter == '2' ) {
 8002ece:	7bfb      	ldrb	r3, [r7, #15]
 8002ed0:	2b32      	cmp	r3, #50	; 0x32
 8002ed2:	d108      	bne.n	8002ee6 <letterselect+0x2c6>
		LCD_2(x, y);
 8002ed4:	68bb      	ldr	r3, [r7, #8]
 8002ed6:	b29b      	uxth	r3, r3
 8002ed8:	687a      	ldr	r2, [r7, #4]
 8002eda:	b292      	uxth	r2, r2
 8002edc:	4611      	mov	r1, r2
 8002ede:	4618      	mov	r0, r3
 8002ee0:	f7fe fc80 	bl	80017e4 <LCD_2>
}
 8002ee4:	e06a      	b.n	8002fbc <letterselect+0x39c>
	else if( letter == '3' ) {
 8002ee6:	7bfb      	ldrb	r3, [r7, #15]
 8002ee8:	2b33      	cmp	r3, #51	; 0x33
 8002eea:	d108      	bne.n	8002efe <letterselect+0x2de>
		LCD_3(x, y);
 8002eec:	68bb      	ldr	r3, [r7, #8]
 8002eee:	b29b      	uxth	r3, r3
 8002ef0:	687a      	ldr	r2, [r7, #4]
 8002ef2:	b292      	uxth	r2, r2
 8002ef4:	4611      	mov	r1, r2
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	f7fe fcc6 	bl	8001888 <LCD_3>
}
 8002efc:	e05e      	b.n	8002fbc <letterselect+0x39c>
	else if( letter == '4' ) {
 8002efe:	7bfb      	ldrb	r3, [r7, #15]
 8002f00:	2b34      	cmp	r3, #52	; 0x34
 8002f02:	d108      	bne.n	8002f16 <letterselect+0x2f6>
		LCD_4(x, y);
 8002f04:	68bb      	ldr	r3, [r7, #8]
 8002f06:	b29b      	uxth	r3, r3
 8002f08:	687a      	ldr	r2, [r7, #4]
 8002f0a:	b292      	uxth	r2, r2
 8002f0c:	4611      	mov	r1, r2
 8002f0e:	4618      	mov	r0, r3
 8002f10:	f7fe fd04 	bl	800191c <LCD_4>
}
 8002f14:	e052      	b.n	8002fbc <letterselect+0x39c>
	else if( letter == '5') {
 8002f16:	7bfb      	ldrb	r3, [r7, #15]
 8002f18:	2b35      	cmp	r3, #53	; 0x35
 8002f1a:	d108      	bne.n	8002f2e <letterselect+0x30e>
		LCD_5(x, y);
 8002f1c:	68bb      	ldr	r3, [r7, #8]
 8002f1e:	b29b      	uxth	r3, r3
 8002f20:	687a      	ldr	r2, [r7, #4]
 8002f22:	b292      	uxth	r2, r2
 8002f24:	4611      	mov	r1, r2
 8002f26:	4618      	mov	r0, r3
 8002f28:	f7fe fd44 	bl	80019b4 <LCD_5>
}
 8002f2c:	e046      	b.n	8002fbc <letterselect+0x39c>
	else if( letter == '6' ) {
 8002f2e:	7bfb      	ldrb	r3, [r7, #15]
 8002f30:	2b36      	cmp	r3, #54	; 0x36
 8002f32:	d108      	bne.n	8002f46 <letterselect+0x326>
		LCD_6(x, y);
 8002f34:	68bb      	ldr	r3, [r7, #8]
 8002f36:	b29b      	uxth	r3, r3
 8002f38:	687a      	ldr	r2, [r7, #4]
 8002f3a:	b292      	uxth	r2, r2
 8002f3c:	4611      	mov	r1, r2
 8002f3e:	4618      	mov	r0, r3
 8002f40:	f7fe fd8a 	bl	8001a58 <LCD_6>
}
 8002f44:	e03a      	b.n	8002fbc <letterselect+0x39c>
	else if( letter == '7' ) {
 8002f46:	7bfb      	ldrb	r3, [r7, #15]
 8002f48:	2b37      	cmp	r3, #55	; 0x37
 8002f4a:	d108      	bne.n	8002f5e <letterselect+0x33e>
		LCD_7(x, y);
 8002f4c:	68bb      	ldr	r3, [r7, #8]
 8002f4e:	b29b      	uxth	r3, r3
 8002f50:	687a      	ldr	r2, [r7, #4]
 8002f52:	b292      	uxth	r2, r2
 8002f54:	4611      	mov	r1, r2
 8002f56:	4618      	mov	r0, r3
 8002f58:	f7fe fdce 	bl	8001af8 <LCD_7>
}
 8002f5c:	e02e      	b.n	8002fbc <letterselect+0x39c>
	else if( letter == '8' ) {
 8002f5e:	7bfb      	ldrb	r3, [r7, #15]
 8002f60:	2b38      	cmp	r3, #56	; 0x38
 8002f62:	d108      	bne.n	8002f76 <letterselect+0x356>
		LCD_8(x, y);
 8002f64:	68bb      	ldr	r3, [r7, #8]
 8002f66:	b29b      	uxth	r3, r3
 8002f68:	687a      	ldr	r2, [r7, #4]
 8002f6a:	b292      	uxth	r2, r2
 8002f6c:	4611      	mov	r1, r2
 8002f6e:	4618      	mov	r0, r3
 8002f70:	f7fe fe1e 	bl	8001bb0 <LCD_8>
}
 8002f74:	e022      	b.n	8002fbc <letterselect+0x39c>
	else if( letter == '9') {
 8002f76:	7bfb      	ldrb	r3, [r7, #15]
 8002f78:	2b39      	cmp	r3, #57	; 0x39
 8002f7a:	d108      	bne.n	8002f8e <letterselect+0x36e>
		LCD_9(x, y);
 8002f7c:	68bb      	ldr	r3, [r7, #8]
 8002f7e:	b29b      	uxth	r3, r3
 8002f80:	687a      	ldr	r2, [r7, #4]
 8002f82:	b292      	uxth	r2, r2
 8002f84:	4611      	mov	r1, r2
 8002f86:	4618      	mov	r0, r3
 8002f88:	f7fe fe5e 	bl	8001c48 <LCD_9>
}
 8002f8c:	e016      	b.n	8002fbc <letterselect+0x39c>
	else if ( letter == '.'){
 8002f8e:	7bfb      	ldrb	r3, [r7, #15]
 8002f90:	2b2e      	cmp	r3, #46	; 0x2e
 8002f92:	d108      	bne.n	8002fa6 <letterselect+0x386>
		LCD_Period(x,y);
 8002f94:	68bb      	ldr	r3, [r7, #8]
 8002f96:	b29b      	uxth	r3, r3
 8002f98:	687a      	ldr	r2, [r7, #4]
 8002f9a:	b292      	uxth	r2, r2
 8002f9c:	4611      	mov	r1, r2
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	f7fe fea2 	bl	8001ce8 <LCD_Period>
}
 8002fa4:	e00a      	b.n	8002fbc <letterselect+0x39c>
	else if ( letter == ':'){
 8002fa6:	7bfb      	ldrb	r3, [r7, #15]
 8002fa8:	2b3a      	cmp	r3, #58	; 0x3a
 8002faa:	d107      	bne.n	8002fbc <letterselect+0x39c>
		LCD_Colon(x, y);
 8002fac:	68bb      	ldr	r3, [r7, #8]
 8002fae:	b29b      	uxth	r3, r3
 8002fb0:	687a      	ldr	r2, [r7, #4]
 8002fb2:	b292      	uxth	r2, r2
 8002fb4:	4611      	mov	r1, r2
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	f7fe fedc 	bl	8001d74 <LCD_Colon>
}
 8002fbc:	bf00      	nop
 8002fbe:	3710      	adds	r7, #16
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	bd80      	pop	{r7, pc}

08002fc4 <type>:

void type(char const * word, int x, int y){
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b086      	sub	sp, #24
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	60f8      	str	r0, [r7, #12]
 8002fcc:	60b9      	str	r1, [r7, #8]
 8002fce:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < strlen(word); i++){
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	617b      	str	r3, [r7, #20]
 8002fd4:	e02b      	b.n	800302e <type+0x6a>
		if ( x >= 224 ){
 8002fd6:	68bb      	ldr	r3, [r7, #8]
 8002fd8:	2bdf      	cmp	r3, #223	; 0xdf
 8002fda:	dd04      	ble.n	8002fe6 <type+0x22>
			x = 0;
 8002fdc:	2300      	movs	r3, #0
 8002fde:	60bb      	str	r3, [r7, #8]
			y = y + 18;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	3312      	adds	r3, #18
 8002fe4:	607b      	str	r3, [r7, #4]
		}
		if ( y >= 304 ){
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	f5b3 7f98 	cmp.w	r3, #304	; 0x130
 8002fec:	db03      	blt.n	8002ff6 <type+0x32>
			y = 0;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	607b      	str	r3, [r7, #4]
			x = 0;
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	60bb      	str	r3, [r7, #8]
		}
		letterselect(word[i], x, y);
 8002ff6:	697b      	ldr	r3, [r7, #20]
 8002ff8:	68fa      	ldr	r2, [r7, #12]
 8002ffa:	4413      	add	r3, r2
 8002ffc:	781b      	ldrb	r3, [r3, #0]
 8002ffe:	687a      	ldr	r2, [r7, #4]
 8003000:	68b9      	ldr	r1, [r7, #8]
 8003002:	4618      	mov	r0, r3
 8003004:	f7ff fe0c 	bl	8002c20 <letterselect>
		x = (x + 18) % LCD_WIDTH;
 8003008:	68bb      	ldr	r3, [r7, #8]
 800300a:	f103 0212 	add.w	r2, r3, #18
 800300e:	4b0e      	ldr	r3, [pc, #56]	; (8003048 <type+0x84>)
 8003010:	fb83 1302 	smull	r1, r3, r3, r2
 8003014:	4413      	add	r3, r2
 8003016:	11d9      	asrs	r1, r3, #7
 8003018:	17d3      	asrs	r3, r2, #31
 800301a:	1ac9      	subs	r1, r1, r3
 800301c:	460b      	mov	r3, r1
 800301e:	011b      	lsls	r3, r3, #4
 8003020:	1a5b      	subs	r3, r3, r1
 8003022:	011b      	lsls	r3, r3, #4
 8003024:	1ad3      	subs	r3, r2, r3
 8003026:	60bb      	str	r3, [r7, #8]
	for (int i = 0; i < strlen(word); i++){
 8003028:	697b      	ldr	r3, [r7, #20]
 800302a:	3301      	adds	r3, #1
 800302c:	617b      	str	r3, [r7, #20]
 800302e:	68f8      	ldr	r0, [r7, #12]
 8003030:	f7fd f8dc 	bl	80001ec <strlen>
 8003034:	4602      	mov	r2, r0
 8003036:	697b      	ldr	r3, [r7, #20]
 8003038:	429a      	cmp	r2, r3
 800303a:	d8cc      	bhi.n	8002fd6 <type+0x12>
	}
}
 800303c:	bf00      	nop
 800303e:	bf00      	nop
 8003040:	3718      	adds	r7, #24
 8003042:	46bd      	mov	sp, r7
 8003044:	bd80      	pop	{r7, pc}
 8003046:	bf00      	nop
 8003048:	88888889 	.word	0x88888889

0800304c <InitialScreen>:

void InitialScreen(void)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	af00      	add	r7, sp, #0
	LCD_ClearScreenLtdc(0xFF);
 8003050:	20ff      	movs	r0, #255	; 0xff
 8003052:	f7ff fa0b 	bl	800246c <LCD_ClearScreenLtdc>
	type("WELCOME", 50, 152);
 8003056:	2298      	movs	r2, #152	; 0x98
 8003058:	2132      	movs	r1, #50	; 0x32
 800305a:	4809      	ldr	r0, [pc, #36]	; (8003080 <InitialScreen+0x34>)
 800305c:	f7ff ffb2 	bl	8002fc4 <type>
	type("PAMA" , 85, 294);
 8003060:	f44f 7293 	mov.w	r2, #294	; 0x126
 8003064:	2155      	movs	r1, #85	; 0x55
 8003066:	4807      	ldr	r0, [pc, #28]	; (8003084 <InitialScreen+0x38>)
 8003068:	f7ff ffac 	bl	8002fc4 <type>
	HAL_Delay(3000);
 800306c:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8003070:	f000 fb28 	bl	80036c4 <HAL_Delay>
	LCD_ClearScreenLtdc(0xFF);
 8003074:	20ff      	movs	r0, #255	; 0xff
 8003076:	f7ff f9f9 	bl	800246c <LCD_ClearScreenLtdc>
}
 800307a:	bf00      	nop
 800307c:	bd80      	pop	{r7, pc}
 800307e:	bf00      	nop
 8003080:	08006c50 	.word	0x08006c50
 8003084:	08006c58 	.word	0x08006c58

08003088 <MenuScreen>:

void MenuScreen(void)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	af00      	add	r7, sp, #0
	LCD_ClearScreenLtdc(0x05);
 800308c:	2005      	movs	r0, #5
 800308e:	f7ff f9ed 	bl	800246c <LCD_ClearScreenLtdc>
	type("MENU", 70, 152);
 8003092:	2298      	movs	r2, #152	; 0x98
 8003094:	2146      	movs	r1, #70	; 0x46
 8003096:	4805      	ldr	r0, [pc, #20]	; (80030ac <MenuScreen+0x24>)
 8003098:	f7ff ff94 	bl	8002fc4 <type>
	type("PAMA" , 85, 294);
 800309c:	f44f 7293 	mov.w	r2, #294	; 0x126
 80030a0:	2155      	movs	r1, #85	; 0x55
 80030a2:	4803      	ldr	r0, [pc, #12]	; (80030b0 <MenuScreen+0x28>)
 80030a4:	f7ff ff8e 	bl	8002fc4 <type>
}
 80030a8:	bf00      	nop
 80030aa:	bd80      	pop	{r7, pc}
 80030ac:	08006c60 	.word	0x08006c60
 80030b0:	08006c58 	.word	0x08006c58

080030b4 <BluetoothScreen>:


void BluetoothScreen(void)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	af00      	add	r7, sp, #0
	LCD_ClearScreenLtdc(0x05);
 80030b8:	2005      	movs	r0, #5
 80030ba:	f7ff f9d7 	bl	800246c <LCD_ClearScreenLtdc>
	type("BLUETOOTH", 40, 50);
 80030be:	2232      	movs	r2, #50	; 0x32
 80030c0:	2128      	movs	r1, #40	; 0x28
 80030c2:	480a      	ldr	r0, [pc, #40]	; (80030ec <BluetoothScreen+0x38>)
 80030c4:	f7ff ff7e 	bl	8002fc4 <type>
	type("PAIRING", 40, 68);
 80030c8:	2244      	movs	r2, #68	; 0x44
 80030ca:	2128      	movs	r1, #40	; 0x28
 80030cc:	4808      	ldr	r0, [pc, #32]	; (80030f0 <BluetoothScreen+0x3c>)
 80030ce:	f7ff ff79 	bl	8002fc4 <type>
	//DEMONSTRATION PURPOSES
	type("PAIRING...", 20, 152);
 80030d2:	2298      	movs	r2, #152	; 0x98
 80030d4:	2114      	movs	r1, #20
 80030d6:	4807      	ldr	r0, [pc, #28]	; (80030f4 <BluetoothScreen+0x40>)
 80030d8:	f7ff ff74 	bl	8002fc4 <type>
	type("PAMA" , 85, 294);
 80030dc:	f44f 7293 	mov.w	r2, #294	; 0x126
 80030e0:	2155      	movs	r1, #85	; 0x55
 80030e2:	4805      	ldr	r0, [pc, #20]	; (80030f8 <BluetoothScreen+0x44>)
 80030e4:	f7ff ff6e 	bl	8002fc4 <type>
}
 80030e8:	bf00      	nop
 80030ea:	bd80      	pop	{r7, pc}
 80030ec:	08006c68 	.word	0x08006c68
 80030f0:	08006c74 	.word	0x08006c74
 80030f4:	08006c7c 	.word	0x08006c7c
 80030f8:	08006c58 	.word	0x08006c58

080030fc <ScheduleReceived>:

void ScheduleReceived(void)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	af00      	add	r7, sp, #0
	LCD_ClearScreenLtdc(0x05);
 8003100:	2005      	movs	r0, #5
 8003102:	f7ff f9b3 	bl	800246c <LCD_ClearScreenLtdc>
	type("SCHEDULE", 40, 50);
 8003106:	2232      	movs	r2, #50	; 0x32
 8003108:	2128      	movs	r1, #40	; 0x28
 800310a:	4808      	ldr	r0, [pc, #32]	; (800312c <ScheduleReceived+0x30>)
 800310c:	f7ff ff5a 	bl	8002fc4 <type>
	type("RECEIVED", 40, 68);
 8003110:	2244      	movs	r2, #68	; 0x44
 8003112:	2128      	movs	r1, #40	; 0x28
 8003114:	4806      	ldr	r0, [pc, #24]	; (8003130 <ScheduleReceived+0x34>)
 8003116:	f7ff ff55 	bl	8002fc4 <type>
	type("PAMA" , 85, 294);
 800311a:	f44f 7293 	mov.w	r2, #294	; 0x126
 800311e:	2155      	movs	r1, #85	; 0x55
 8003120:	4804      	ldr	r0, [pc, #16]	; (8003134 <ScheduleReceived+0x38>)
 8003122:	f7ff ff4f 	bl	8002fc4 <type>
}
 8003126:	bf00      	nop
 8003128:	bd80      	pop	{r7, pc}
 800312a:	bf00      	nop
 800312c:	08006c88 	.word	0x08006c88
 8003130:	08006c94 	.word	0x08006c94
 8003134:	08006c58 	.word	0x08006c58

08003138 <ScheduleScreen>:

void ScheduleScreen()
{
 8003138:	b580      	push	{r7, lr}
 800313a:	af00      	add	r7, sp, #0
	LCD_ClearScreenLtdc(0x05);
 800313c:	2005      	movs	r0, #5
 800313e:	f7ff f995 	bl	800246c <LCD_ClearScreenLtdc>
	type("SCHEDULE", 30, 50);
 8003142:	2232      	movs	r2, #50	; 0x32
 8003144:	211e      	movs	r1, #30
 8003146:	4814      	ldr	r0, [pc, #80]	; (8003198 <ScheduleScreen+0x60>)
 8003148:	f7ff ff3c 	bl	8002fc4 <type>
	//DEMONSTRATION PURPOSES
	type("TYLENOL", 10, 100);
 800314c:	2264      	movs	r2, #100	; 0x64
 800314e:	210a      	movs	r1, #10
 8003150:	4812      	ldr	r0, [pc, #72]	; (800319c <ScheduleScreen+0x64>)
 8003152:	f7ff ff37 	bl	8002fc4 <type>
	type("2:30 2", 10, 118);
 8003156:	2276      	movs	r2, #118	; 0x76
 8003158:	210a      	movs	r1, #10
 800315a:	4811      	ldr	r0, [pc, #68]	; (80031a0 <ScheduleScreen+0x68>)
 800315c:	f7ff ff32 	bl	8002fc4 <type>
	type("SIMVASTATIN", 10, 154);
 8003160:	229a      	movs	r2, #154	; 0x9a
 8003162:	210a      	movs	r1, #10
 8003164:	480f      	ldr	r0, [pc, #60]	; (80031a4 <ScheduleScreen+0x6c>)
 8003166:	f7ff ff2d 	bl	8002fc4 <type>
	type("3:00 1", 10, 172);
 800316a:	22ac      	movs	r2, #172	; 0xac
 800316c:	210a      	movs	r1, #10
 800316e:	480e      	ldr	r0, [pc, #56]	; (80031a8 <ScheduleScreen+0x70>)
 8003170:	f7ff ff28 	bl	8002fc4 <type>
	type("AZITHROMYCIN", 10, 208);
 8003174:	22d0      	movs	r2, #208	; 0xd0
 8003176:	210a      	movs	r1, #10
 8003178:	480c      	ldr	r0, [pc, #48]	; (80031ac <ScheduleScreen+0x74>)
 800317a:	f7ff ff23 	bl	8002fc4 <type>
	type("3:30 1", 10, 226);
 800317e:	22e2      	movs	r2, #226	; 0xe2
 8003180:	210a      	movs	r1, #10
 8003182:	480b      	ldr	r0, [pc, #44]	; (80031b0 <ScheduleScreen+0x78>)
 8003184:	f7ff ff1e 	bl	8002fc4 <type>
	type("PAMA", 85, 294);
 8003188:	f44f 7293 	mov.w	r2, #294	; 0x126
 800318c:	2155      	movs	r1, #85	; 0x55
 800318e:	4809      	ldr	r0, [pc, #36]	; (80031b4 <ScheduleScreen+0x7c>)
 8003190:	f7ff ff18 	bl	8002fc4 <type>
}
 8003194:	bf00      	nop
 8003196:	bd80      	pop	{r7, pc}
 8003198:	08006c88 	.word	0x08006c88
 800319c:	08006ca0 	.word	0x08006ca0
 80031a0:	08006ca8 	.word	0x08006ca8
 80031a4:	08006cb0 	.word	0x08006cb0
 80031a8:	08006cbc 	.word	0x08006cbc
 80031ac:	08006cc4 	.word	0x08006cc4
 80031b0:	08006cd4 	.word	0x08006cd4
 80031b4:	08006c58 	.word	0x08006c58

080031b8 <DispensedScreen>:

void DispensedScreen()
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	af00      	add	r7, sp, #0
	LCD_ClearScreenLtdc(0x05);
 80031bc:	2005      	movs	r0, #5
 80031be:	f7ff f955 	bl	800246c <LCD_ClearScreenLtdc>
	type("DISPENSE", 50, 50);
 80031c2:	2232      	movs	r2, #50	; 0x32
 80031c4:	2132      	movs	r1, #50	; 0x32
 80031c6:	480f      	ldr	r0, [pc, #60]	; (8003204 <DispensedScreen+0x4c>)
 80031c8:	f7ff fefc 	bl	8002fc4 <type>
	//DEMONSTRATION PURPOSES
	type("PREPARING:", 25, 100);
 80031cc:	2264      	movs	r2, #100	; 0x64
 80031ce:	2119      	movs	r1, #25
 80031d0:	480d      	ldr	r0, [pc, #52]	; (8003208 <DispensedScreen+0x50>)
 80031d2:	f7ff fef7 	bl	8002fc4 <type>
	type("TYLENOL", 10, 118);
 80031d6:	2276      	movs	r2, #118	; 0x76
 80031d8:	210a      	movs	r1, #10
 80031da:	480c      	ldr	r0, [pc, #48]	; (800320c <DispensedScreen+0x54>)
 80031dc:	f7ff fef2 	bl	8002fc4 <type>
	type("SIMVASTATIN", 10, 136);
 80031e0:	2288      	movs	r2, #136	; 0x88
 80031e2:	210a      	movs	r1, #10
 80031e4:	480a      	ldr	r0, [pc, #40]	; (8003210 <DispensedScreen+0x58>)
 80031e6:	f7ff feed 	bl	8002fc4 <type>
	type("AZITHROMYCIN", 10, 154);
 80031ea:	229a      	movs	r2, #154	; 0x9a
 80031ec:	210a      	movs	r1, #10
 80031ee:	4809      	ldr	r0, [pc, #36]	; (8003214 <DispensedScreen+0x5c>)
 80031f0:	f7ff fee8 	bl	8002fc4 <type>
	type("PAMA" , 85, 294);
 80031f4:	f44f 7293 	mov.w	r2, #294	; 0x126
 80031f8:	2155      	movs	r1, #85	; 0x55
 80031fa:	4807      	ldr	r0, [pc, #28]	; (8003218 <DispensedScreen+0x60>)
 80031fc:	f7ff fee2 	bl	8002fc4 <type>
}
 8003200:	bf00      	nop
 8003202:	bd80      	pop	{r7, pc}
 8003204:	08006cdc 	.word	0x08006cdc
 8003208:	08006ce8 	.word	0x08006ce8
 800320c:	08006ca0 	.word	0x08006ca0
 8003210:	08006cb0 	.word	0x08006cb0
 8003214:	08006cc4 	.word	0x08006cc4
 8003218:	08006c58 	.word	0x08006c58

0800321c <MX_SPI5_Init>:

SPI_HandleTypeDef hspi5;

/* SPI5 init function */
void MX_SPI5_Init(void)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	af00      	add	r7, sp, #0

  hspi5.Instance = SPI5;
 8003220:	4b18      	ldr	r3, [pc, #96]	; (8003284 <MX_SPI5_Init+0x68>)
 8003222:	4a19      	ldr	r2, [pc, #100]	; (8003288 <MX_SPI5_Init+0x6c>)
 8003224:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8003226:	4b17      	ldr	r3, [pc, #92]	; (8003284 <MX_SPI5_Init+0x68>)
 8003228:	f44f 7282 	mov.w	r2, #260	; 0x104
 800322c:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_1LINE;
 800322e:	4b15      	ldr	r3, [pc, #84]	; (8003284 <MX_SPI5_Init+0x68>)
 8003230:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003234:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8003236:	4b13      	ldr	r3, [pc, #76]	; (8003284 <MX_SPI5_Init+0x68>)
 8003238:	2200      	movs	r2, #0
 800323a:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 800323c:	4b11      	ldr	r3, [pc, #68]	; (8003284 <MX_SPI5_Init+0x68>)
 800323e:	2200      	movs	r2, #0
 8003240:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003242:	4b10      	ldr	r3, [pc, #64]	; (8003284 <MX_SPI5_Init+0x68>)
 8003244:	2200      	movs	r2, #0
 8003246:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8003248:	4b0e      	ldr	r3, [pc, #56]	; (8003284 <MX_SPI5_Init+0x68>)
 800324a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800324e:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003250:	4b0c      	ldr	r3, [pc, #48]	; (8003284 <MX_SPI5_Init+0x68>)
 8003252:	2200      	movs	r2, #0
 8003254:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003256:	4b0b      	ldr	r3, [pc, #44]	; (8003284 <MX_SPI5_Init+0x68>)
 8003258:	2200      	movs	r2, #0
 800325a:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 800325c:	4b09      	ldr	r3, [pc, #36]	; (8003284 <MX_SPI5_Init+0x68>)
 800325e:	2200      	movs	r2, #0
 8003260:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003262:	4b08      	ldr	r3, [pc, #32]	; (8003284 <MX_SPI5_Init+0x68>)
 8003264:	2200      	movs	r2, #0
 8003266:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 8003268:	4b06      	ldr	r3, [pc, #24]	; (8003284 <MX_SPI5_Init+0x68>)
 800326a:	220a      	movs	r2, #10
 800326c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 800326e:	4805      	ldr	r0, [pc, #20]	; (8003284 <MX_SPI5_Init+0x68>)
 8003270:	f002 f8ba 	bl	80053e8 <HAL_SPI_Init>
 8003274:	4603      	mov	r3, r0
 8003276:	2b00      	cmp	r3, #0
 8003278:	d001      	beq.n	800327e <MX_SPI5_Init+0x62>
  {
    Error_Handler();
 800327a:	f7ff fc77 	bl	8002b6c <Error_Handler>
  }

}
 800327e:	bf00      	nop
 8003280:	bd80      	pop	{r7, pc}
 8003282:	bf00      	nop
 8003284:	20013790 	.word	0x20013790
 8003288:	40015000 	.word	0x40015000

0800328c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b08a      	sub	sp, #40	; 0x28
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003294:	f107 0314 	add.w	r3, r7, #20
 8003298:	2200      	movs	r2, #0
 800329a:	601a      	str	r2, [r3, #0]
 800329c:	605a      	str	r2, [r3, #4]
 800329e:	609a      	str	r2, [r3, #8]
 80032a0:	60da      	str	r2, [r3, #12]
 80032a2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI5)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	4a19      	ldr	r2, [pc, #100]	; (8003310 <HAL_SPI_MspInit+0x84>)
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d12c      	bne.n	8003308 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* SPI5 clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 80032ae:	2300      	movs	r3, #0
 80032b0:	613b      	str	r3, [r7, #16]
 80032b2:	4b18      	ldr	r3, [pc, #96]	; (8003314 <HAL_SPI_MspInit+0x88>)
 80032b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032b6:	4a17      	ldr	r2, [pc, #92]	; (8003314 <HAL_SPI_MspInit+0x88>)
 80032b8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80032bc:	6453      	str	r3, [r2, #68]	; 0x44
 80032be:	4b15      	ldr	r3, [pc, #84]	; (8003314 <HAL_SPI_MspInit+0x88>)
 80032c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032c2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80032c6:	613b      	str	r3, [r7, #16]
 80032c8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80032ca:	2300      	movs	r3, #0
 80032cc:	60fb      	str	r3, [r7, #12]
 80032ce:	4b11      	ldr	r3, [pc, #68]	; (8003314 <HAL_SPI_MspInit+0x88>)
 80032d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032d2:	4a10      	ldr	r2, [pc, #64]	; (8003314 <HAL_SPI_MspInit+0x88>)
 80032d4:	f043 0320 	orr.w	r3, r3, #32
 80032d8:	6313      	str	r3, [r2, #48]	; 0x30
 80032da:	4b0e      	ldr	r3, [pc, #56]	; (8003314 <HAL_SPI_MspInit+0x88>)
 80032dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032de:	f003 0320 	and.w	r3, r3, #32
 80032e2:	60fb      	str	r3, [r7, #12]
 80032e4:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration    
    PF7     ------> SPI5_SCK
    PF9     ------> SPI5_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 80032e6:	f44f 7320 	mov.w	r3, #640	; 0x280
 80032ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032ec:	2302      	movs	r3, #2
 80032ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032f0:	2300      	movs	r3, #0
 80032f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032f4:	2303      	movs	r3, #3
 80032f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80032f8:	2305      	movs	r3, #5
 80032fa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80032fc:	f107 0314 	add.w	r3, r7, #20
 8003300:	4619      	mov	r1, r3
 8003302:	4805      	ldr	r0, [pc, #20]	; (8003318 <HAL_SPI_MspInit+0x8c>)
 8003304:	f000 fb36 	bl	8003974 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 8003308:	bf00      	nop
 800330a:	3728      	adds	r7, #40	; 0x28
 800330c:	46bd      	mov	sp, r7
 800330e:	bd80      	pop	{r7, pc}
 8003310:	40015000 	.word	0x40015000
 8003314:	40023800 	.word	0x40023800
 8003318:	40021400 	.word	0x40021400

0800331c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b082      	sub	sp, #8
 8003320:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003322:	2300      	movs	r3, #0
 8003324:	607b      	str	r3, [r7, #4]
 8003326:	4b10      	ldr	r3, [pc, #64]	; (8003368 <HAL_MspInit+0x4c>)
 8003328:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800332a:	4a0f      	ldr	r2, [pc, #60]	; (8003368 <HAL_MspInit+0x4c>)
 800332c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003330:	6453      	str	r3, [r2, #68]	; 0x44
 8003332:	4b0d      	ldr	r3, [pc, #52]	; (8003368 <HAL_MspInit+0x4c>)
 8003334:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003336:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800333a:	607b      	str	r3, [r7, #4]
 800333c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800333e:	2300      	movs	r3, #0
 8003340:	603b      	str	r3, [r7, #0]
 8003342:	4b09      	ldr	r3, [pc, #36]	; (8003368 <HAL_MspInit+0x4c>)
 8003344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003346:	4a08      	ldr	r2, [pc, #32]	; (8003368 <HAL_MspInit+0x4c>)
 8003348:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800334c:	6413      	str	r3, [r2, #64]	; 0x40
 800334e:	4b06      	ldr	r3, [pc, #24]	; (8003368 <HAL_MspInit+0x4c>)
 8003350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003352:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003356:	603b      	str	r3, [r7, #0]
 8003358:	683b      	ldr	r3, [r7, #0]
  
    HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800335a:	2007      	movs	r0, #7
 800335c:	f000 faa6 	bl	80038ac <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003360:	bf00      	nop
 8003362:	3708      	adds	r7, #8
 8003364:	46bd      	mov	sp, r7
 8003366:	bd80      	pop	{r7, pc}
 8003368:	40023800 	.word	0x40023800

0800336c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b082      	sub	sp, #8
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4a08      	ldr	r2, [pc, #32]	; (800339c <HAL_RTC_MspInit+0x30>)
 800337a:	4293      	cmp	r3, r2
 800337c:	d10a      	bne.n	8003394 <HAL_RTC_MspInit+0x28>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800337e:	4b08      	ldr	r3, [pc, #32]	; (80033a0 <HAL_RTC_MspInit+0x34>)
 8003380:	2201      	movs	r2, #1
 8003382:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8003384:	2200      	movs	r2, #0
 8003386:	2100      	movs	r1, #0
 8003388:	2029      	movs	r0, #41	; 0x29
 800338a:	f000 fa9a 	bl	80038c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 800338e:	2029      	movs	r0, #41	; 0x29
 8003390:	f000 fab3 	bl	80038fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8003394:	bf00      	nop
 8003396:	3708      	adds	r7, #8
 8003398:	46bd      	mov	sp, r7
 800339a:	bd80      	pop	{r7, pc}
 800339c:	40002800 	.word	0x40002800
 80033a0:	42470e3c 	.word	0x42470e3c

080033a4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b084      	sub	sp, #16
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	4a0e      	ldr	r2, [pc, #56]	; (80033ec <HAL_TIM_Base_MspInit+0x48>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d115      	bne.n	80033e2 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80033b6:	2300      	movs	r3, #0
 80033b8:	60fb      	str	r3, [r7, #12]
 80033ba:	4b0d      	ldr	r3, [pc, #52]	; (80033f0 <HAL_TIM_Base_MspInit+0x4c>)
 80033bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033be:	4a0c      	ldr	r2, [pc, #48]	; (80033f0 <HAL_TIM_Base_MspInit+0x4c>)
 80033c0:	f043 0310 	orr.w	r3, r3, #16
 80033c4:	6413      	str	r3, [r2, #64]	; 0x40
 80033c6:	4b0a      	ldr	r3, [pc, #40]	; (80033f0 <HAL_TIM_Base_MspInit+0x4c>)
 80033c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ca:	f003 0310 	and.w	r3, r3, #16
 80033ce:	60fb      	str	r3, [r7, #12]
 80033d0:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80033d2:	2200      	movs	r2, #0
 80033d4:	2100      	movs	r1, #0
 80033d6:	2036      	movs	r0, #54	; 0x36
 80033d8:	f000 fa73 	bl	80038c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80033dc:	2036      	movs	r0, #54	; 0x36
 80033de:	f000 fa8c 	bl	80038fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 80033e2:	bf00      	nop
 80033e4:	3710      	adds	r7, #16
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bd80      	pop	{r7, pc}
 80033ea:	bf00      	nop
 80033ec:	40001000 	.word	0x40001000
 80033f0:	40023800 	.word	0x40023800

080033f4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b08a      	sub	sp, #40	; 0x28
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033fc:	f107 0314 	add.w	r3, r7, #20
 8003400:	2200      	movs	r2, #0
 8003402:	601a      	str	r2, [r3, #0]
 8003404:	605a      	str	r2, [r3, #4]
 8003406:	609a      	str	r2, [r3, #8]
 8003408:	60da      	str	r2, [r3, #12]
 800340a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4a1d      	ldr	r2, [pc, #116]	; (8003488 <HAL_UART_MspInit+0x94>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d134      	bne.n	8003480 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003416:	2300      	movs	r3, #0
 8003418:	613b      	str	r3, [r7, #16]
 800341a:	4b1c      	ldr	r3, [pc, #112]	; (800348c <HAL_UART_MspInit+0x98>)
 800341c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800341e:	4a1b      	ldr	r2, [pc, #108]	; (800348c <HAL_UART_MspInit+0x98>)
 8003420:	f043 0310 	orr.w	r3, r3, #16
 8003424:	6453      	str	r3, [r2, #68]	; 0x44
 8003426:	4b19      	ldr	r3, [pc, #100]	; (800348c <HAL_UART_MspInit+0x98>)
 8003428:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800342a:	f003 0310 	and.w	r3, r3, #16
 800342e:	613b      	str	r3, [r7, #16]
 8003430:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003432:	2300      	movs	r3, #0
 8003434:	60fb      	str	r3, [r7, #12]
 8003436:	4b15      	ldr	r3, [pc, #84]	; (800348c <HAL_UART_MspInit+0x98>)
 8003438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800343a:	4a14      	ldr	r2, [pc, #80]	; (800348c <HAL_UART_MspInit+0x98>)
 800343c:	f043 0301 	orr.w	r3, r3, #1
 8003440:	6313      	str	r3, [r2, #48]	; 0x30
 8003442:	4b12      	ldr	r3, [pc, #72]	; (800348c <HAL_UART_MspInit+0x98>)
 8003444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003446:	f003 0301 	and.w	r3, r3, #1
 800344a:	60fb      	str	r3, [r7, #12]
 800344c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = Bluetooth_RX_Pin|Bluetooth_TX_Pin;
 800344e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8003452:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003454:	2302      	movs	r3, #2
 8003456:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003458:	2300      	movs	r3, #0
 800345a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800345c:	2303      	movs	r3, #3
 800345e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003460:	2307      	movs	r3, #7
 8003462:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003464:	f107 0314 	add.w	r3, r7, #20
 8003468:	4619      	mov	r1, r3
 800346a:	4809      	ldr	r0, [pc, #36]	; (8003490 <HAL_UART_MspInit+0x9c>)
 800346c:	f000 fa82 	bl	8003974 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003470:	2200      	movs	r2, #0
 8003472:	2100      	movs	r1, #0
 8003474:	2025      	movs	r0, #37	; 0x25
 8003476:	f000 fa24 	bl	80038c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800347a:	2025      	movs	r0, #37	; 0x25
 800347c:	f000 fa3d 	bl	80038fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8003480:	bf00      	nop
 8003482:	3728      	adds	r7, #40	; 0x28
 8003484:	46bd      	mov	sp, r7
 8003486:	bd80      	pop	{r7, pc}
 8003488:	40011000 	.word	0x40011000
 800348c:	40023800 	.word	0x40023800
 8003490:	40020000 	.word	0x40020000

08003494 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003494:	b480      	push	{r7}
 8003496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003498:	e7fe      	b.n	8003498 <NMI_Handler+0x4>

0800349a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800349a:	b480      	push	{r7}
 800349c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800349e:	e7fe      	b.n	800349e <HardFault_Handler+0x4>

080034a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80034a0:	b480      	push	{r7}
 80034a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80034a4:	e7fe      	b.n	80034a4 <MemManage_Handler+0x4>

080034a6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80034a6:	b480      	push	{r7}
 80034a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80034aa:	e7fe      	b.n	80034aa <BusFault_Handler+0x4>

080034ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80034ac:	b480      	push	{r7}
 80034ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80034b0:	e7fe      	b.n	80034b0 <UsageFault_Handler+0x4>

080034b2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80034b2:	b480      	push	{r7}
 80034b4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80034b6:	bf00      	nop
 80034b8:	46bd      	mov	sp, r7
 80034ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034be:	4770      	bx	lr

080034c0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80034c0:	b480      	push	{r7}
 80034c2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80034c4:	bf00      	nop
 80034c6:	46bd      	mov	sp, r7
 80034c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034cc:	4770      	bx	lr

080034ce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80034ce:	b480      	push	{r7}
 80034d0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80034d2:	bf00      	nop
 80034d4:	46bd      	mov	sp, r7
 80034d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034da:	4770      	bx	lr

080034dc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80034e0:	f000 f8d0 	bl	8003684 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80034e4:	bf00      	nop
 80034e6:	bd80      	pop	{r7, pc}

080034e8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	HAL_UART_Receive(&huart1, (uint8_t*)&buffer[buffer_index], 1, 10);
 80034ec:	4b0a      	ldr	r3, [pc, #40]	; (8003518 <USART1_IRQHandler+0x30>)
 80034ee:	881b      	ldrh	r3, [r3, #0]
 80034f0:	461a      	mov	r2, r3
 80034f2:	4b0a      	ldr	r3, [pc, #40]	; (800351c <USART1_IRQHandler+0x34>)
 80034f4:	18d1      	adds	r1, r2, r3
 80034f6:	230a      	movs	r3, #10
 80034f8:	2201      	movs	r2, #1
 80034fa:	4809      	ldr	r0, [pc, #36]	; (8003520 <USART1_IRQHandler+0x38>)
 80034fc:	f002 fca3 	bl	8005e46 <HAL_UART_Receive>
	buffer_index++;
 8003500:	4b05      	ldr	r3, [pc, #20]	; (8003518 <USART1_IRQHandler+0x30>)
 8003502:	881b      	ldrh	r3, [r3, #0]
 8003504:	3301      	adds	r3, #1
 8003506:	b29a      	uxth	r2, r3
 8003508:	4b03      	ldr	r3, [pc, #12]	; (8003518 <USART1_IRQHandler+0x30>)
 800350a:	801a      	strh	r2, [r3, #0]
		//Process_string(schedule[0]);
		//set_alarm(mtime, mdate, apm);
		//memset(buffer, 0, sizeof(buffer));
	//}
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800350c:	4804      	ldr	r0, [pc, #16]	; (8003520 <USART1_IRQHandler+0x38>)
 800350e:	f002 fd41 	bl	8005f94 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003512:	bf00      	nop
 8003514:	bd80      	pop	{r7, pc}
 8003516:	bf00      	nop
 8003518:	20012c32 	.word	0x20012c32
 800351c:	20013320 	.word	0x20013320
 8003520:	20012cdc 	.word	0x20012cdc

08003524 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarms A and B interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8003528:	4802      	ldr	r0, [pc, #8]	; (8003534 <RTC_Alarm_IRQHandler+0x10>)
 800352a:	f001 feaf 	bl	800528c <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 800352e:	bf00      	nop
 8003530:	bd80      	pop	{r7, pc}
 8003532:	bf00      	nop
 8003534:	20012d1c 	.word	0x20012d1c

08003538 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

	if(strlen(buffer)>0)
 800353c:	4b07      	ldr	r3, [pc, #28]	; (800355c <TIM6_DAC_IRQHandler+0x24>)
 800353e:	781b      	ldrb	r3, [r3, #0]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d005      	beq.n	8003550 <TIM6_DAC_IRQHandler+0x18>
		timer_count++;
 8003544:	4b06      	ldr	r3, [pc, #24]	; (8003560 <TIM6_DAC_IRQHandler+0x28>)
 8003546:	881b      	ldrh	r3, [r3, #0]
 8003548:	3301      	adds	r3, #1
 800354a:	b29a      	uxth	r2, r3
 800354c:	4b04      	ldr	r3, [pc, #16]	; (8003560 <TIM6_DAC_IRQHandler+0x28>)
 800354e:	801a      	strh	r2, [r3, #0]
		Individual_med(schedule[0],bufferarr);
		Process_string(bufferarr);
		//timer_count = 0;
	}
  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003550:	4804      	ldr	r0, [pc, #16]	; (8003564 <TIM6_DAC_IRQHandler+0x2c>)
 8003552:	f002 f9c0 	bl	80058d6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003556:	bf00      	nop
 8003558:	bd80      	pop	{r7, pc}
 800355a:	bf00      	nop
 800355c:	20013320 	.word	0x20013320
 8003560:	20012c30 	.word	0x20012c30
 8003564:	20012d3c 	.word	0x20012d3c

08003568 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003568:	b480      	push	{r7}
 800356a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800356c:	4b06      	ldr	r3, [pc, #24]	; (8003588 <SystemInit+0x20>)
 800356e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003572:	4a05      	ldr	r2, [pc, #20]	; (8003588 <SystemInit+0x20>)
 8003574:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003578:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800357c:	bf00      	nop
 800357e:	46bd      	mov	sp, r7
 8003580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003584:	4770      	bx	lr
 8003586:	bf00      	nop
 8003588:	e000ed00 	.word	0xe000ed00

0800358c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 800358c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80035c4 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003590:	480d      	ldr	r0, [pc, #52]	; (80035c8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003592:	490e      	ldr	r1, [pc, #56]	; (80035cc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003594:	4a0e      	ldr	r2, [pc, #56]	; (80035d0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003596:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003598:	e002      	b.n	80035a0 <LoopCopyDataInit>

0800359a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800359a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800359c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800359e:	3304      	adds	r3, #4

080035a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80035a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80035a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80035a4:	d3f9      	bcc.n	800359a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80035a6:	4a0b      	ldr	r2, [pc, #44]	; (80035d4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80035a8:	4c0b      	ldr	r4, [pc, #44]	; (80035d8 <LoopFillZerobss+0x26>)
  movs r3, #0
 80035aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80035ac:	e001      	b.n	80035b2 <LoopFillZerobss>

080035ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80035ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80035b0:	3204      	adds	r2, #4

080035b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80035b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80035b4:	d3fb      	bcc.n	80035ae <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80035b6:	f7ff ffd7 	bl	8003568 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80035ba:	f003 fb11 	bl	8006be0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80035be:	f7ff f8f1 	bl	80027a4 <main>
  bx  lr    
 80035c2:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80035c4:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80035c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80035cc:	20012c10 	.word	0x20012c10
  ldr r2, =_sidata
 80035d0:	0800711c 	.word	0x0800711c
  ldr r2, =_sbss
 80035d4:	20012c10 	.word	0x20012c10
  ldr r4, =_ebss
 80035d8:	200137ec 	.word	0x200137ec

080035dc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80035dc:	e7fe      	b.n	80035dc <ADC_IRQHandler>
	...

080035e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80035e4:	4b0e      	ldr	r3, [pc, #56]	; (8003620 <HAL_Init+0x40>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	4a0d      	ldr	r2, [pc, #52]	; (8003620 <HAL_Init+0x40>)
 80035ea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80035ee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80035f0:	4b0b      	ldr	r3, [pc, #44]	; (8003620 <HAL_Init+0x40>)
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a0a      	ldr	r2, [pc, #40]	; (8003620 <HAL_Init+0x40>)
 80035f6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80035fa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80035fc:	4b08      	ldr	r3, [pc, #32]	; (8003620 <HAL_Init+0x40>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a07      	ldr	r2, [pc, #28]	; (8003620 <HAL_Init+0x40>)
 8003602:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003606:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003608:	2003      	movs	r0, #3
 800360a:	f000 f94f 	bl	80038ac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800360e:	2000      	movs	r0, #0
 8003610:	f000 f808 	bl	8003624 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003614:	f7ff fe82 	bl	800331c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003618:	2300      	movs	r3, #0
}
 800361a:	4618      	mov	r0, r3
 800361c:	bd80      	pop	{r7, pc}
 800361e:	bf00      	nop
 8003620:	40023c00 	.word	0x40023c00

08003624 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b082      	sub	sp, #8
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800362c:	4b12      	ldr	r3, [pc, #72]	; (8003678 <HAL_InitTick+0x54>)
 800362e:	681a      	ldr	r2, [r3, #0]
 8003630:	4b12      	ldr	r3, [pc, #72]	; (800367c <HAL_InitTick+0x58>)
 8003632:	781b      	ldrb	r3, [r3, #0]
 8003634:	4619      	mov	r1, r3
 8003636:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800363a:	fbb3 f3f1 	udiv	r3, r3, r1
 800363e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003642:	4618      	mov	r0, r3
 8003644:	f000 f967 	bl	8003916 <HAL_SYSTICK_Config>
 8003648:	4603      	mov	r3, r0
 800364a:	2b00      	cmp	r3, #0
 800364c:	d001      	beq.n	8003652 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800364e:	2301      	movs	r3, #1
 8003650:	e00e      	b.n	8003670 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2b0f      	cmp	r3, #15
 8003656:	d80a      	bhi.n	800366e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003658:	2200      	movs	r2, #0
 800365a:	6879      	ldr	r1, [r7, #4]
 800365c:	f04f 30ff 	mov.w	r0, #4294967295
 8003660:	f000 f92f 	bl	80038c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003664:	4a06      	ldr	r2, [pc, #24]	; (8003680 <HAL_InitTick+0x5c>)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800366a:	2300      	movs	r3, #0
 800366c:	e000      	b.n	8003670 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800366e:	2301      	movs	r3, #1
}
 8003670:	4618      	mov	r0, r3
 8003672:	3708      	adds	r7, #8
 8003674:	46bd      	mov	sp, r7
 8003676:	bd80      	pop	{r7, pc}
 8003678:	20012c04 	.word	0x20012c04
 800367c:	20012c0c 	.word	0x20012c0c
 8003680:	20012c08 	.word	0x20012c08

08003684 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003684:	b480      	push	{r7}
 8003686:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003688:	4b06      	ldr	r3, [pc, #24]	; (80036a4 <HAL_IncTick+0x20>)
 800368a:	781b      	ldrb	r3, [r3, #0]
 800368c:	461a      	mov	r2, r3
 800368e:	4b06      	ldr	r3, [pc, #24]	; (80036a8 <HAL_IncTick+0x24>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	4413      	add	r3, r2
 8003694:	4a04      	ldr	r2, [pc, #16]	; (80036a8 <HAL_IncTick+0x24>)
 8003696:	6013      	str	r3, [r2, #0]
}
 8003698:	bf00      	nop
 800369a:	46bd      	mov	sp, r7
 800369c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a0:	4770      	bx	lr
 80036a2:	bf00      	nop
 80036a4:	20012c0c 	.word	0x20012c0c
 80036a8:	200137e8 	.word	0x200137e8

080036ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80036ac:	b480      	push	{r7}
 80036ae:	af00      	add	r7, sp, #0
  return uwTick;
 80036b0:	4b03      	ldr	r3, [pc, #12]	; (80036c0 <HAL_GetTick+0x14>)
 80036b2:	681b      	ldr	r3, [r3, #0]
}
 80036b4:	4618      	mov	r0, r3
 80036b6:	46bd      	mov	sp, r7
 80036b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036bc:	4770      	bx	lr
 80036be:	bf00      	nop
 80036c0:	200137e8 	.word	0x200137e8

080036c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b084      	sub	sp, #16
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80036cc:	f7ff ffee 	bl	80036ac <HAL_GetTick>
 80036d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036dc:	d005      	beq.n	80036ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80036de:	4b0a      	ldr	r3, [pc, #40]	; (8003708 <HAL_Delay+0x44>)
 80036e0:	781b      	ldrb	r3, [r3, #0]
 80036e2:	461a      	mov	r2, r3
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	4413      	add	r3, r2
 80036e8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80036ea:	bf00      	nop
 80036ec:	f7ff ffde 	bl	80036ac <HAL_GetTick>
 80036f0:	4602      	mov	r2, r0
 80036f2:	68bb      	ldr	r3, [r7, #8]
 80036f4:	1ad3      	subs	r3, r2, r3
 80036f6:	68fa      	ldr	r2, [r7, #12]
 80036f8:	429a      	cmp	r2, r3
 80036fa:	d8f7      	bhi.n	80036ec <HAL_Delay+0x28>
  {
  }
}
 80036fc:	bf00      	nop
 80036fe:	bf00      	nop
 8003700:	3710      	adds	r7, #16
 8003702:	46bd      	mov	sp, r7
 8003704:	bd80      	pop	{r7, pc}
 8003706:	bf00      	nop
 8003708:	20012c0c 	.word	0x20012c0c

0800370c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800370c:	b480      	push	{r7}
 800370e:	b085      	sub	sp, #20
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	f003 0307 	and.w	r3, r3, #7
 800371a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800371c:	4b0c      	ldr	r3, [pc, #48]	; (8003750 <__NVIC_SetPriorityGrouping+0x44>)
 800371e:	68db      	ldr	r3, [r3, #12]
 8003720:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003722:	68ba      	ldr	r2, [r7, #8]
 8003724:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003728:	4013      	ands	r3, r2
 800372a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003730:	68bb      	ldr	r3, [r7, #8]
 8003732:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003734:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003738:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800373c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800373e:	4a04      	ldr	r2, [pc, #16]	; (8003750 <__NVIC_SetPriorityGrouping+0x44>)
 8003740:	68bb      	ldr	r3, [r7, #8]
 8003742:	60d3      	str	r3, [r2, #12]
}
 8003744:	bf00      	nop
 8003746:	3714      	adds	r7, #20
 8003748:	46bd      	mov	sp, r7
 800374a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374e:	4770      	bx	lr
 8003750:	e000ed00 	.word	0xe000ed00

08003754 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003754:	b480      	push	{r7}
 8003756:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003758:	4b04      	ldr	r3, [pc, #16]	; (800376c <__NVIC_GetPriorityGrouping+0x18>)
 800375a:	68db      	ldr	r3, [r3, #12]
 800375c:	0a1b      	lsrs	r3, r3, #8
 800375e:	f003 0307 	and.w	r3, r3, #7
}
 8003762:	4618      	mov	r0, r3
 8003764:	46bd      	mov	sp, r7
 8003766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376a:	4770      	bx	lr
 800376c:	e000ed00 	.word	0xe000ed00

08003770 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003770:	b480      	push	{r7}
 8003772:	b083      	sub	sp, #12
 8003774:	af00      	add	r7, sp, #0
 8003776:	4603      	mov	r3, r0
 8003778:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800377a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800377e:	2b00      	cmp	r3, #0
 8003780:	db0b      	blt.n	800379a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003782:	79fb      	ldrb	r3, [r7, #7]
 8003784:	f003 021f 	and.w	r2, r3, #31
 8003788:	4907      	ldr	r1, [pc, #28]	; (80037a8 <__NVIC_EnableIRQ+0x38>)
 800378a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800378e:	095b      	lsrs	r3, r3, #5
 8003790:	2001      	movs	r0, #1
 8003792:	fa00 f202 	lsl.w	r2, r0, r2
 8003796:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800379a:	bf00      	nop
 800379c:	370c      	adds	r7, #12
 800379e:	46bd      	mov	sp, r7
 80037a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a4:	4770      	bx	lr
 80037a6:	bf00      	nop
 80037a8:	e000e100 	.word	0xe000e100

080037ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80037ac:	b480      	push	{r7}
 80037ae:	b083      	sub	sp, #12
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	4603      	mov	r3, r0
 80037b4:	6039      	str	r1, [r7, #0]
 80037b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037bc:	2b00      	cmp	r3, #0
 80037be:	db0a      	blt.n	80037d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	b2da      	uxtb	r2, r3
 80037c4:	490c      	ldr	r1, [pc, #48]	; (80037f8 <__NVIC_SetPriority+0x4c>)
 80037c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037ca:	0112      	lsls	r2, r2, #4
 80037cc:	b2d2      	uxtb	r2, r2
 80037ce:	440b      	add	r3, r1
 80037d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80037d4:	e00a      	b.n	80037ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	b2da      	uxtb	r2, r3
 80037da:	4908      	ldr	r1, [pc, #32]	; (80037fc <__NVIC_SetPriority+0x50>)
 80037dc:	79fb      	ldrb	r3, [r7, #7]
 80037de:	f003 030f 	and.w	r3, r3, #15
 80037e2:	3b04      	subs	r3, #4
 80037e4:	0112      	lsls	r2, r2, #4
 80037e6:	b2d2      	uxtb	r2, r2
 80037e8:	440b      	add	r3, r1
 80037ea:	761a      	strb	r2, [r3, #24]
}
 80037ec:	bf00      	nop
 80037ee:	370c      	adds	r7, #12
 80037f0:	46bd      	mov	sp, r7
 80037f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f6:	4770      	bx	lr
 80037f8:	e000e100 	.word	0xe000e100
 80037fc:	e000ed00 	.word	0xe000ed00

08003800 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003800:	b480      	push	{r7}
 8003802:	b089      	sub	sp, #36	; 0x24
 8003804:	af00      	add	r7, sp, #0
 8003806:	60f8      	str	r0, [r7, #12]
 8003808:	60b9      	str	r1, [r7, #8]
 800380a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	f003 0307 	and.w	r3, r3, #7
 8003812:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003814:	69fb      	ldr	r3, [r7, #28]
 8003816:	f1c3 0307 	rsb	r3, r3, #7
 800381a:	2b04      	cmp	r3, #4
 800381c:	bf28      	it	cs
 800381e:	2304      	movcs	r3, #4
 8003820:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003822:	69fb      	ldr	r3, [r7, #28]
 8003824:	3304      	adds	r3, #4
 8003826:	2b06      	cmp	r3, #6
 8003828:	d902      	bls.n	8003830 <NVIC_EncodePriority+0x30>
 800382a:	69fb      	ldr	r3, [r7, #28]
 800382c:	3b03      	subs	r3, #3
 800382e:	e000      	b.n	8003832 <NVIC_EncodePriority+0x32>
 8003830:	2300      	movs	r3, #0
 8003832:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003834:	f04f 32ff 	mov.w	r2, #4294967295
 8003838:	69bb      	ldr	r3, [r7, #24]
 800383a:	fa02 f303 	lsl.w	r3, r2, r3
 800383e:	43da      	mvns	r2, r3
 8003840:	68bb      	ldr	r3, [r7, #8]
 8003842:	401a      	ands	r2, r3
 8003844:	697b      	ldr	r3, [r7, #20]
 8003846:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003848:	f04f 31ff 	mov.w	r1, #4294967295
 800384c:	697b      	ldr	r3, [r7, #20]
 800384e:	fa01 f303 	lsl.w	r3, r1, r3
 8003852:	43d9      	mvns	r1, r3
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003858:	4313      	orrs	r3, r2
         );
}
 800385a:	4618      	mov	r0, r3
 800385c:	3724      	adds	r7, #36	; 0x24
 800385e:	46bd      	mov	sp, r7
 8003860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003864:	4770      	bx	lr
	...

08003868 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	b082      	sub	sp, #8
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	3b01      	subs	r3, #1
 8003874:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003878:	d301      	bcc.n	800387e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800387a:	2301      	movs	r3, #1
 800387c:	e00f      	b.n	800389e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800387e:	4a0a      	ldr	r2, [pc, #40]	; (80038a8 <SysTick_Config+0x40>)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	3b01      	subs	r3, #1
 8003884:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003886:	210f      	movs	r1, #15
 8003888:	f04f 30ff 	mov.w	r0, #4294967295
 800388c:	f7ff ff8e 	bl	80037ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003890:	4b05      	ldr	r3, [pc, #20]	; (80038a8 <SysTick_Config+0x40>)
 8003892:	2200      	movs	r2, #0
 8003894:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003896:	4b04      	ldr	r3, [pc, #16]	; (80038a8 <SysTick_Config+0x40>)
 8003898:	2207      	movs	r2, #7
 800389a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800389c:	2300      	movs	r3, #0
}
 800389e:	4618      	mov	r0, r3
 80038a0:	3708      	adds	r7, #8
 80038a2:	46bd      	mov	sp, r7
 80038a4:	bd80      	pop	{r7, pc}
 80038a6:	bf00      	nop
 80038a8:	e000e010 	.word	0xe000e010

080038ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b082      	sub	sp, #8
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80038b4:	6878      	ldr	r0, [r7, #4]
 80038b6:	f7ff ff29 	bl	800370c <__NVIC_SetPriorityGrouping>
}
 80038ba:	bf00      	nop
 80038bc:	3708      	adds	r7, #8
 80038be:	46bd      	mov	sp, r7
 80038c0:	bd80      	pop	{r7, pc}

080038c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80038c2:	b580      	push	{r7, lr}
 80038c4:	b086      	sub	sp, #24
 80038c6:	af00      	add	r7, sp, #0
 80038c8:	4603      	mov	r3, r0
 80038ca:	60b9      	str	r1, [r7, #8]
 80038cc:	607a      	str	r2, [r7, #4]
 80038ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80038d0:	2300      	movs	r3, #0
 80038d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80038d4:	f7ff ff3e 	bl	8003754 <__NVIC_GetPriorityGrouping>
 80038d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80038da:	687a      	ldr	r2, [r7, #4]
 80038dc:	68b9      	ldr	r1, [r7, #8]
 80038de:	6978      	ldr	r0, [r7, #20]
 80038e0:	f7ff ff8e 	bl	8003800 <NVIC_EncodePriority>
 80038e4:	4602      	mov	r2, r0
 80038e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80038ea:	4611      	mov	r1, r2
 80038ec:	4618      	mov	r0, r3
 80038ee:	f7ff ff5d 	bl	80037ac <__NVIC_SetPriority>
}
 80038f2:	bf00      	nop
 80038f4:	3718      	adds	r7, #24
 80038f6:	46bd      	mov	sp, r7
 80038f8:	bd80      	pop	{r7, pc}

080038fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038fa:	b580      	push	{r7, lr}
 80038fc:	b082      	sub	sp, #8
 80038fe:	af00      	add	r7, sp, #0
 8003900:	4603      	mov	r3, r0
 8003902:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003904:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003908:	4618      	mov	r0, r3
 800390a:	f7ff ff31 	bl	8003770 <__NVIC_EnableIRQ>
}
 800390e:	bf00      	nop
 8003910:	3708      	adds	r7, #8
 8003912:	46bd      	mov	sp, r7
 8003914:	bd80      	pop	{r7, pc}

08003916 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003916:	b580      	push	{r7, lr}
 8003918:	b082      	sub	sp, #8
 800391a:	af00      	add	r7, sp, #0
 800391c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800391e:	6878      	ldr	r0, [r7, #4]
 8003920:	f7ff ffa2 	bl	8003868 <SysTick_Config>
 8003924:	4603      	mov	r3, r0
}
 8003926:	4618      	mov	r0, r3
 8003928:	3708      	adds	r7, #8
 800392a:	46bd      	mov	sp, r7
 800392c:	bd80      	pop	{r7, pc}

0800392e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800392e:	b480      	push	{r7}
 8003930:	b083      	sub	sp, #12
 8003932:	af00      	add	r7, sp, #0
 8003934:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800393c:	b2db      	uxtb	r3, r3
 800393e:	2b02      	cmp	r3, #2
 8003940:	d004      	beq.n	800394c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	2280      	movs	r2, #128	; 0x80
 8003946:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003948:	2301      	movs	r3, #1
 800394a:	e00c      	b.n	8003966 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2205      	movs	r2, #5
 8003950:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	681a      	ldr	r2, [r3, #0]
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f022 0201 	bic.w	r2, r2, #1
 8003962:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003964:	2300      	movs	r3, #0
}
 8003966:	4618      	mov	r0, r3
 8003968:	370c      	adds	r7, #12
 800396a:	46bd      	mov	sp, r7
 800396c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003970:	4770      	bx	lr
	...

08003974 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003974:	b480      	push	{r7}
 8003976:	b089      	sub	sp, #36	; 0x24
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
 800397c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800397e:	2300      	movs	r3, #0
 8003980:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003982:	2300      	movs	r3, #0
 8003984:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003986:	2300      	movs	r3, #0
 8003988:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800398a:	2300      	movs	r3, #0
 800398c:	61fb      	str	r3, [r7, #28]
 800398e:	e177      	b.n	8003c80 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003990:	2201      	movs	r2, #1
 8003992:	69fb      	ldr	r3, [r7, #28]
 8003994:	fa02 f303 	lsl.w	r3, r2, r3
 8003998:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	697a      	ldr	r2, [r7, #20]
 80039a0:	4013      	ands	r3, r2
 80039a2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80039a4:	693a      	ldr	r2, [r7, #16]
 80039a6:	697b      	ldr	r3, [r7, #20]
 80039a8:	429a      	cmp	r2, r3
 80039aa:	f040 8166 	bne.w	8003c7a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	685b      	ldr	r3, [r3, #4]
 80039b2:	2b01      	cmp	r3, #1
 80039b4:	d00b      	beq.n	80039ce <HAL_GPIO_Init+0x5a>
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	2b02      	cmp	r3, #2
 80039bc:	d007      	beq.n	80039ce <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80039c2:	2b11      	cmp	r3, #17
 80039c4:	d003      	beq.n	80039ce <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	685b      	ldr	r3, [r3, #4]
 80039ca:	2b12      	cmp	r3, #18
 80039cc:	d130      	bne.n	8003a30 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	689b      	ldr	r3, [r3, #8]
 80039d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80039d4:	69fb      	ldr	r3, [r7, #28]
 80039d6:	005b      	lsls	r3, r3, #1
 80039d8:	2203      	movs	r2, #3
 80039da:	fa02 f303 	lsl.w	r3, r2, r3
 80039de:	43db      	mvns	r3, r3
 80039e0:	69ba      	ldr	r2, [r7, #24]
 80039e2:	4013      	ands	r3, r2
 80039e4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	68da      	ldr	r2, [r3, #12]
 80039ea:	69fb      	ldr	r3, [r7, #28]
 80039ec:	005b      	lsls	r3, r3, #1
 80039ee:	fa02 f303 	lsl.w	r3, r2, r3
 80039f2:	69ba      	ldr	r2, [r7, #24]
 80039f4:	4313      	orrs	r3, r2
 80039f6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	69ba      	ldr	r2, [r7, #24]
 80039fc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	685b      	ldr	r3, [r3, #4]
 8003a02:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003a04:	2201      	movs	r2, #1
 8003a06:	69fb      	ldr	r3, [r7, #28]
 8003a08:	fa02 f303 	lsl.w	r3, r2, r3
 8003a0c:	43db      	mvns	r3, r3
 8003a0e:	69ba      	ldr	r2, [r7, #24]
 8003a10:	4013      	ands	r3, r2
 8003a12:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	091b      	lsrs	r3, r3, #4
 8003a1a:	f003 0201 	and.w	r2, r3, #1
 8003a1e:	69fb      	ldr	r3, [r7, #28]
 8003a20:	fa02 f303 	lsl.w	r3, r2, r3
 8003a24:	69ba      	ldr	r2, [r7, #24]
 8003a26:	4313      	orrs	r3, r2
 8003a28:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	69ba      	ldr	r2, [r7, #24]
 8003a2e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	68db      	ldr	r3, [r3, #12]
 8003a34:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003a36:	69fb      	ldr	r3, [r7, #28]
 8003a38:	005b      	lsls	r3, r3, #1
 8003a3a:	2203      	movs	r2, #3
 8003a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a40:	43db      	mvns	r3, r3
 8003a42:	69ba      	ldr	r2, [r7, #24]
 8003a44:	4013      	ands	r3, r2
 8003a46:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	689a      	ldr	r2, [r3, #8]
 8003a4c:	69fb      	ldr	r3, [r7, #28]
 8003a4e:	005b      	lsls	r3, r3, #1
 8003a50:	fa02 f303 	lsl.w	r3, r2, r3
 8003a54:	69ba      	ldr	r2, [r7, #24]
 8003a56:	4313      	orrs	r3, r2
 8003a58:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	69ba      	ldr	r2, [r7, #24]
 8003a5e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	2b02      	cmp	r3, #2
 8003a66:	d003      	beq.n	8003a70 <HAL_GPIO_Init+0xfc>
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	685b      	ldr	r3, [r3, #4]
 8003a6c:	2b12      	cmp	r3, #18
 8003a6e:	d123      	bne.n	8003ab8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003a70:	69fb      	ldr	r3, [r7, #28]
 8003a72:	08da      	lsrs	r2, r3, #3
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	3208      	adds	r2, #8
 8003a78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003a7e:	69fb      	ldr	r3, [r7, #28]
 8003a80:	f003 0307 	and.w	r3, r3, #7
 8003a84:	009b      	lsls	r3, r3, #2
 8003a86:	220f      	movs	r2, #15
 8003a88:	fa02 f303 	lsl.w	r3, r2, r3
 8003a8c:	43db      	mvns	r3, r3
 8003a8e:	69ba      	ldr	r2, [r7, #24]
 8003a90:	4013      	ands	r3, r2
 8003a92:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	691a      	ldr	r2, [r3, #16]
 8003a98:	69fb      	ldr	r3, [r7, #28]
 8003a9a:	f003 0307 	and.w	r3, r3, #7
 8003a9e:	009b      	lsls	r3, r3, #2
 8003aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8003aa4:	69ba      	ldr	r2, [r7, #24]
 8003aa6:	4313      	orrs	r3, r2
 8003aa8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003aaa:	69fb      	ldr	r3, [r7, #28]
 8003aac:	08da      	lsrs	r2, r3, #3
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	3208      	adds	r2, #8
 8003ab2:	69b9      	ldr	r1, [r7, #24]
 8003ab4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003abe:	69fb      	ldr	r3, [r7, #28]
 8003ac0:	005b      	lsls	r3, r3, #1
 8003ac2:	2203      	movs	r2, #3
 8003ac4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac8:	43db      	mvns	r3, r3
 8003aca:	69ba      	ldr	r2, [r7, #24]
 8003acc:	4013      	ands	r3, r2
 8003ace:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	685b      	ldr	r3, [r3, #4]
 8003ad4:	f003 0203 	and.w	r2, r3, #3
 8003ad8:	69fb      	ldr	r3, [r7, #28]
 8003ada:	005b      	lsls	r3, r3, #1
 8003adc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ae0:	69ba      	ldr	r2, [r7, #24]
 8003ae2:	4313      	orrs	r3, r2
 8003ae4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	69ba      	ldr	r2, [r7, #24]
 8003aea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003aec:	683b      	ldr	r3, [r7, #0]
 8003aee:	685b      	ldr	r3, [r3, #4]
 8003af0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	f000 80c0 	beq.w	8003c7a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003afa:	2300      	movs	r3, #0
 8003afc:	60fb      	str	r3, [r7, #12]
 8003afe:	4b66      	ldr	r3, [pc, #408]	; (8003c98 <HAL_GPIO_Init+0x324>)
 8003b00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b02:	4a65      	ldr	r2, [pc, #404]	; (8003c98 <HAL_GPIO_Init+0x324>)
 8003b04:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003b08:	6453      	str	r3, [r2, #68]	; 0x44
 8003b0a:	4b63      	ldr	r3, [pc, #396]	; (8003c98 <HAL_GPIO_Init+0x324>)
 8003b0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b0e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b12:	60fb      	str	r3, [r7, #12]
 8003b14:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003b16:	4a61      	ldr	r2, [pc, #388]	; (8003c9c <HAL_GPIO_Init+0x328>)
 8003b18:	69fb      	ldr	r3, [r7, #28]
 8003b1a:	089b      	lsrs	r3, r3, #2
 8003b1c:	3302      	adds	r3, #2
 8003b1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b22:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003b24:	69fb      	ldr	r3, [r7, #28]
 8003b26:	f003 0303 	and.w	r3, r3, #3
 8003b2a:	009b      	lsls	r3, r3, #2
 8003b2c:	220f      	movs	r2, #15
 8003b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b32:	43db      	mvns	r3, r3
 8003b34:	69ba      	ldr	r2, [r7, #24]
 8003b36:	4013      	ands	r3, r2
 8003b38:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	4a58      	ldr	r2, [pc, #352]	; (8003ca0 <HAL_GPIO_Init+0x32c>)
 8003b3e:	4293      	cmp	r3, r2
 8003b40:	d037      	beq.n	8003bb2 <HAL_GPIO_Init+0x23e>
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	4a57      	ldr	r2, [pc, #348]	; (8003ca4 <HAL_GPIO_Init+0x330>)
 8003b46:	4293      	cmp	r3, r2
 8003b48:	d031      	beq.n	8003bae <HAL_GPIO_Init+0x23a>
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	4a56      	ldr	r2, [pc, #344]	; (8003ca8 <HAL_GPIO_Init+0x334>)
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	d02b      	beq.n	8003baa <HAL_GPIO_Init+0x236>
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	4a55      	ldr	r2, [pc, #340]	; (8003cac <HAL_GPIO_Init+0x338>)
 8003b56:	4293      	cmp	r3, r2
 8003b58:	d025      	beq.n	8003ba6 <HAL_GPIO_Init+0x232>
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	4a54      	ldr	r2, [pc, #336]	; (8003cb0 <HAL_GPIO_Init+0x33c>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d01f      	beq.n	8003ba2 <HAL_GPIO_Init+0x22e>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	4a53      	ldr	r2, [pc, #332]	; (8003cb4 <HAL_GPIO_Init+0x340>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d019      	beq.n	8003b9e <HAL_GPIO_Init+0x22a>
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	4a52      	ldr	r2, [pc, #328]	; (8003cb8 <HAL_GPIO_Init+0x344>)
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d013      	beq.n	8003b9a <HAL_GPIO_Init+0x226>
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	4a51      	ldr	r2, [pc, #324]	; (8003cbc <HAL_GPIO_Init+0x348>)
 8003b76:	4293      	cmp	r3, r2
 8003b78:	d00d      	beq.n	8003b96 <HAL_GPIO_Init+0x222>
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	4a50      	ldr	r2, [pc, #320]	; (8003cc0 <HAL_GPIO_Init+0x34c>)
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	d007      	beq.n	8003b92 <HAL_GPIO_Init+0x21e>
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	4a4f      	ldr	r2, [pc, #316]	; (8003cc4 <HAL_GPIO_Init+0x350>)
 8003b86:	4293      	cmp	r3, r2
 8003b88:	d101      	bne.n	8003b8e <HAL_GPIO_Init+0x21a>
 8003b8a:	2309      	movs	r3, #9
 8003b8c:	e012      	b.n	8003bb4 <HAL_GPIO_Init+0x240>
 8003b8e:	230a      	movs	r3, #10
 8003b90:	e010      	b.n	8003bb4 <HAL_GPIO_Init+0x240>
 8003b92:	2308      	movs	r3, #8
 8003b94:	e00e      	b.n	8003bb4 <HAL_GPIO_Init+0x240>
 8003b96:	2307      	movs	r3, #7
 8003b98:	e00c      	b.n	8003bb4 <HAL_GPIO_Init+0x240>
 8003b9a:	2306      	movs	r3, #6
 8003b9c:	e00a      	b.n	8003bb4 <HAL_GPIO_Init+0x240>
 8003b9e:	2305      	movs	r3, #5
 8003ba0:	e008      	b.n	8003bb4 <HAL_GPIO_Init+0x240>
 8003ba2:	2304      	movs	r3, #4
 8003ba4:	e006      	b.n	8003bb4 <HAL_GPIO_Init+0x240>
 8003ba6:	2303      	movs	r3, #3
 8003ba8:	e004      	b.n	8003bb4 <HAL_GPIO_Init+0x240>
 8003baa:	2302      	movs	r3, #2
 8003bac:	e002      	b.n	8003bb4 <HAL_GPIO_Init+0x240>
 8003bae:	2301      	movs	r3, #1
 8003bb0:	e000      	b.n	8003bb4 <HAL_GPIO_Init+0x240>
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	69fa      	ldr	r2, [r7, #28]
 8003bb6:	f002 0203 	and.w	r2, r2, #3
 8003bba:	0092      	lsls	r2, r2, #2
 8003bbc:	4093      	lsls	r3, r2
 8003bbe:	69ba      	ldr	r2, [r7, #24]
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003bc4:	4935      	ldr	r1, [pc, #212]	; (8003c9c <HAL_GPIO_Init+0x328>)
 8003bc6:	69fb      	ldr	r3, [r7, #28]
 8003bc8:	089b      	lsrs	r3, r3, #2
 8003bca:	3302      	adds	r3, #2
 8003bcc:	69ba      	ldr	r2, [r7, #24]
 8003bce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003bd2:	4b3d      	ldr	r3, [pc, #244]	; (8003cc8 <HAL_GPIO_Init+0x354>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003bd8:	693b      	ldr	r3, [r7, #16]
 8003bda:	43db      	mvns	r3, r3
 8003bdc:	69ba      	ldr	r2, [r7, #24]
 8003bde:	4013      	ands	r3, r2
 8003be0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003be2:	683b      	ldr	r3, [r7, #0]
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d003      	beq.n	8003bf6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003bee:	69ba      	ldr	r2, [r7, #24]
 8003bf0:	693b      	ldr	r3, [r7, #16]
 8003bf2:	4313      	orrs	r3, r2
 8003bf4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003bf6:	4a34      	ldr	r2, [pc, #208]	; (8003cc8 <HAL_GPIO_Init+0x354>)
 8003bf8:	69bb      	ldr	r3, [r7, #24]
 8003bfa:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003bfc:	4b32      	ldr	r3, [pc, #200]	; (8003cc8 <HAL_GPIO_Init+0x354>)
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c02:	693b      	ldr	r3, [r7, #16]
 8003c04:	43db      	mvns	r3, r3
 8003c06:	69ba      	ldr	r2, [r7, #24]
 8003c08:	4013      	ands	r3, r2
 8003c0a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003c0c:	683b      	ldr	r3, [r7, #0]
 8003c0e:	685b      	ldr	r3, [r3, #4]
 8003c10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d003      	beq.n	8003c20 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003c18:	69ba      	ldr	r2, [r7, #24]
 8003c1a:	693b      	ldr	r3, [r7, #16]
 8003c1c:	4313      	orrs	r3, r2
 8003c1e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003c20:	4a29      	ldr	r2, [pc, #164]	; (8003cc8 <HAL_GPIO_Init+0x354>)
 8003c22:	69bb      	ldr	r3, [r7, #24]
 8003c24:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003c26:	4b28      	ldr	r3, [pc, #160]	; (8003cc8 <HAL_GPIO_Init+0x354>)
 8003c28:	689b      	ldr	r3, [r3, #8]
 8003c2a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c2c:	693b      	ldr	r3, [r7, #16]
 8003c2e:	43db      	mvns	r3, r3
 8003c30:	69ba      	ldr	r2, [r7, #24]
 8003c32:	4013      	ands	r3, r2
 8003c34:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	685b      	ldr	r3, [r3, #4]
 8003c3a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d003      	beq.n	8003c4a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003c42:	69ba      	ldr	r2, [r7, #24]
 8003c44:	693b      	ldr	r3, [r7, #16]
 8003c46:	4313      	orrs	r3, r2
 8003c48:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003c4a:	4a1f      	ldr	r2, [pc, #124]	; (8003cc8 <HAL_GPIO_Init+0x354>)
 8003c4c:	69bb      	ldr	r3, [r7, #24]
 8003c4e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003c50:	4b1d      	ldr	r3, [pc, #116]	; (8003cc8 <HAL_GPIO_Init+0x354>)
 8003c52:	68db      	ldr	r3, [r3, #12]
 8003c54:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c56:	693b      	ldr	r3, [r7, #16]
 8003c58:	43db      	mvns	r3, r3
 8003c5a:	69ba      	ldr	r2, [r7, #24]
 8003c5c:	4013      	ands	r3, r2
 8003c5e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d003      	beq.n	8003c74 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003c6c:	69ba      	ldr	r2, [r7, #24]
 8003c6e:	693b      	ldr	r3, [r7, #16]
 8003c70:	4313      	orrs	r3, r2
 8003c72:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003c74:	4a14      	ldr	r2, [pc, #80]	; (8003cc8 <HAL_GPIO_Init+0x354>)
 8003c76:	69bb      	ldr	r3, [r7, #24]
 8003c78:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c7a:	69fb      	ldr	r3, [r7, #28]
 8003c7c:	3301      	adds	r3, #1
 8003c7e:	61fb      	str	r3, [r7, #28]
 8003c80:	69fb      	ldr	r3, [r7, #28]
 8003c82:	2b0f      	cmp	r3, #15
 8003c84:	f67f ae84 	bls.w	8003990 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003c88:	bf00      	nop
 8003c8a:	bf00      	nop
 8003c8c:	3724      	adds	r7, #36	; 0x24
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c94:	4770      	bx	lr
 8003c96:	bf00      	nop
 8003c98:	40023800 	.word	0x40023800
 8003c9c:	40013800 	.word	0x40013800
 8003ca0:	40020000 	.word	0x40020000
 8003ca4:	40020400 	.word	0x40020400
 8003ca8:	40020800 	.word	0x40020800
 8003cac:	40020c00 	.word	0x40020c00
 8003cb0:	40021000 	.word	0x40021000
 8003cb4:	40021400 	.word	0x40021400
 8003cb8:	40021800 	.word	0x40021800
 8003cbc:	40021c00 	.word	0x40021c00
 8003cc0:	40022000 	.word	0x40022000
 8003cc4:	40022400 	.word	0x40022400
 8003cc8:	40013c00 	.word	0x40013c00

08003ccc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ccc:	b480      	push	{r7}
 8003cce:	b083      	sub	sp, #12
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
 8003cd4:	460b      	mov	r3, r1
 8003cd6:	807b      	strh	r3, [r7, #2]
 8003cd8:	4613      	mov	r3, r2
 8003cda:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003cdc:	787b      	ldrb	r3, [r7, #1]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d003      	beq.n	8003cea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003ce2:	887a      	ldrh	r2, [r7, #2]
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003ce8:	e003      	b.n	8003cf2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003cea:	887b      	ldrh	r3, [r7, #2]
 8003cec:	041a      	lsls	r2, r3, #16
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	619a      	str	r2, [r3, #24]
}
 8003cf2:	bf00      	nop
 8003cf4:	370c      	adds	r7, #12
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfc:	4770      	bx	lr
	...

08003d00 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003d00:	b580      	push	{r7, lr}
 8003d02:	b082      	sub	sp, #8
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	4603      	mov	r3, r0
 8003d08:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003d0a:	4b08      	ldr	r3, [pc, #32]	; (8003d2c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003d0c:	695a      	ldr	r2, [r3, #20]
 8003d0e:	88fb      	ldrh	r3, [r7, #6]
 8003d10:	4013      	ands	r3, r2
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d006      	beq.n	8003d24 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003d16:	4a05      	ldr	r2, [pc, #20]	; (8003d2c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003d18:	88fb      	ldrh	r3, [r7, #6]
 8003d1a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003d1c:	88fb      	ldrh	r3, [r7, #6]
 8003d1e:	4618      	mov	r0, r3
 8003d20:	f000 f806 	bl	8003d30 <HAL_GPIO_EXTI_Callback>
  }
}
 8003d24:	bf00      	nop
 8003d26:	3708      	adds	r7, #8
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	bd80      	pop	{r7, pc}
 8003d2c:	40013c00 	.word	0x40013c00

08003d30 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003d30:	b480      	push	{r7}
 8003d32:	b083      	sub	sp, #12
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	4603      	mov	r3, r0
 8003d38:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003d3a:	bf00      	nop
 8003d3c:	370c      	adds	r7, #12
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d44:	4770      	bx	lr
	...

08003d48 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b084      	sub	sp, #16
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U, tmp1 = 0U;
 8003d50:	2300      	movs	r3, #0
 8003d52:	60fb      	str	r3, [r7, #12]
 8003d54:	2300      	movs	r3, #0
 8003d56:	60bb      	str	r3, [r7, #8]

  /* Check the LTDC peripheral state */
  if(hltdc == NULL)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d101      	bne.n	8003d62 <HAL_LTDC_Init+0x1a>
  {
    return HAL_ERROR;
 8003d5e:	2301      	movs	r3, #1
 8003d60:	e0bf      	b.n	8003ee2 <HAL_LTDC_Init+0x19a>
  assert_param(IS_LTDC_HSPOL(hltdc->Init.HSPolarity));
  assert_param(IS_LTDC_VSPOL(hltdc->Init.VSPolarity));
  assert_param(IS_LTDC_DEPOL(hltdc->Init.DEPolarity));
  assert_param(IS_LTDC_PCPOL(hltdc->Init.PCPolarity));

  if(hltdc->State == HAL_LTDC_STATE_RESET)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8003d68:	b2db      	uxtb	r3, r3
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d106      	bne.n	8003d7c <HAL_LTDC_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2200      	movs	r2, #0
 8003d72:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8003d76:	6878      	ldr	r0, [r7, #4]
 8003d78:	f7fe fc0a 	bl	8002590 <HAL_LTDC_MspInit>
  }
  
  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2202      	movs	r2, #2
 8003d80:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	699a      	ldr	r2, [r3, #24]
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8003d92:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |=  (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	6999      	ldr	r1, [r3, #24]
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	685a      	ldr	r2, [r3, #4]
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	689b      	ldr	r3, [r3, #8]
 8003da2:	431a      	orrs	r2, r3
  hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |=  (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8003da8:	431a      	orrs	r2, r3
  hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	691b      	ldr	r3, [r3, #16]
 8003dae:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |=  (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	430a      	orrs	r2, r1
 8003db6:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	6899      	ldr	r1, [r3, #8]
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681a      	ldr	r2, [r3, #0]
 8003dc2:	4b4a      	ldr	r3, [pc, #296]	; (8003eec <HAL_LTDC_Init+0x1a4>)
 8003dc4:	400b      	ands	r3, r1
 8003dc6:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	695b      	ldr	r3, [r3, #20]
 8003dcc:	041b      	lsls	r3, r3, #16
 8003dce:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	6899      	ldr	r1, [r3, #8]
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	699a      	ldr	r2, [r3, #24]
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	431a      	orrs	r2, r3
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	430a      	orrs	r2, r1
 8003de4:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	68d9      	ldr	r1, [r3, #12]
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681a      	ldr	r2, [r3, #0]
 8003df0:	4b3e      	ldr	r3, [pc, #248]	; (8003eec <HAL_LTDC_Init+0x1a4>)
 8003df2:	400b      	ands	r3, r1
 8003df4:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	69db      	ldr	r3, [r3, #28]
 8003dfa:	041b      	lsls	r3, r3, #16
 8003dfc:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	68d9      	ldr	r1, [r3, #12]
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6a1a      	ldr	r2, [r3, #32]
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	431a      	orrs	r2, r3
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	430a      	orrs	r2, r1
 8003e12:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	6919      	ldr	r1, [r3, #16]
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681a      	ldr	r2, [r3, #0]
 8003e1e:	4b33      	ldr	r3, [pc, #204]	; (8003eec <HAL_LTDC_Init+0x1a4>)
 8003e20:	400b      	ands	r3, r1
 8003e22:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e28:	041b      	lsls	r3, r3, #16
 8003e2a:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	6919      	ldr	r1, [r3, #16]
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	431a      	orrs	r2, r3
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	430a      	orrs	r2, r1
 8003e40:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	6959      	ldr	r1, [r3, #20]
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681a      	ldr	r2, [r3, #0]
 8003e4c:	4b27      	ldr	r3, [pc, #156]	; (8003eec <HAL_LTDC_Init+0x1a4>)
 8003e4e:	400b      	ands	r3, r1
 8003e50:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e56:	041b      	lsls	r3, r3, #16
 8003e58:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	6959      	ldr	r1, [r3, #20]
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	431a      	orrs	r2, r3
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	430a      	orrs	r2, r1
 8003e6e:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003e76:	021b      	lsls	r3, r3, #8
 8003e78:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8003e80:	041b      	lsls	r3, r3, #16
 8003e82:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8003e92:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003e9a:	68ba      	ldr	r2, [r7, #8]
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	4313      	orrs	r3, r2
 8003ea0:	687a      	ldr	r2, [r7, #4]
 8003ea2:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8003ea6:	431a      	orrs	r2, r3
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	430a      	orrs	r2, r1
 8003eae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f042 0206 	orr.w	r2, r2, #6
 8003ebe:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	699a      	ldr	r2, [r3, #24]
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f042 0201 	orr.w	r2, r2, #1
 8003ece:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;  
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2201      	movs	r2, #1
 8003edc:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8003ee0:	2300      	movs	r3, #0
}
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	3710      	adds	r7, #16
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	bd80      	pop	{r7, pc}
 8003eea:	bf00      	nop
 8003eec:	f000f800 	.word	0xf000f800

08003ef0 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{   
 8003ef0:	b5b0      	push	{r4, r5, r7, lr}
 8003ef2:	b084      	sub	sp, #16
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	60f8      	str	r0, [r7, #12]
 8003ef8:	60b9      	str	r1, [r7, #8]
 8003efa:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));	
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8003f02:	2b01      	cmp	r3, #1
 8003f04:	d101      	bne.n	8003f0a <HAL_LTDC_ConfigLayer+0x1a>
 8003f06:	2302      	movs	r3, #2
 8003f08:	e02c      	b.n	8003f64 <HAL_LTDC_ConfigLayer+0x74>
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	2201      	movs	r2, #1
 8003f0e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
  
  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	2202      	movs	r2, #2
 8003f16:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;  
 8003f1a:	68fa      	ldr	r2, [r7, #12]
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2134      	movs	r1, #52	; 0x34
 8003f20:	fb01 f303 	mul.w	r3, r1, r3
 8003f24:	4413      	add	r3, r2
 8003f26:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8003f2a:	68bb      	ldr	r3, [r7, #8]
 8003f2c:	4614      	mov	r4, r2
 8003f2e:	461d      	mov	r5, r3
 8003f30:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003f32:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003f34:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003f36:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003f38:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003f3a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003f3c:	682b      	ldr	r3, [r5, #0]
 8003f3e:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */  
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8003f40:	687a      	ldr	r2, [r7, #4]
 8003f42:	68b9      	ldr	r1, [r7, #8]
 8003f44:	68f8      	ldr	r0, [r7, #12]
 8003f46:	f000 f923 	bl	8004190 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	2201      	movs	r2, #1
 8003f50:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	2201      	movs	r2, #1
 8003f56:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8003f62:	2300      	movs	r3, #0
}
 8003f64:	4618      	mov	r0, r3
 8003f66:	3710      	adds	r7, #16
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	bdb0      	pop	{r4, r5, r7, pc}

08003f6c <HAL_LTDC_ConfigCLUT>:
  *                   This parameter can be one of the following values:
  *                   LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigCLUT(LTDC_HandleTypeDef *hltdc, uint32_t *pCLUT, uint32_t CLUTSize, uint32_t LayerIdx)
{
 8003f6c:	b480      	push	{r7}
 8003f6e:	b089      	sub	sp, #36	; 0x24
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	60f8      	str	r0, [r7, #12]
 8003f74:	60b9      	str	r1, [r7, #8]
 8003f76:	607a      	str	r2, [r7, #4]
 8003f78:	603b      	str	r3, [r7, #0]
  uint32_t tmp = 0U;
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	61fb      	str	r3, [r7, #28]
  uint32_t counter = 0U;
 8003f7e:	2300      	movs	r3, #0
 8003f80:	61bb      	str	r3, [r7, #24]
  uint32_t pcounter = 0U;
 8003f82:	2300      	movs	r3, #0
 8003f84:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8003f8c:	2b01      	cmp	r3, #1
 8003f8e:	d101      	bne.n	8003f94 <HAL_LTDC_ConfigCLUT+0x28>
 8003f90:	2302      	movs	r3, #2
 8003f92:	e059      	b.n	8004048 <HAL_LTDC_ConfigCLUT+0xdc>
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	2201      	movs	r2, #1
 8003f98:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;  
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	2202      	movs	r2, #2
 8003fa0:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  for(counter = 0U; (counter < CLUTSize); counter++)
 8003fa4:	2300      	movs	r3, #0
 8003fa6:	61bb      	str	r3, [r7, #24]
 8003fa8:	e041      	b.n	800402e <HAL_LTDC_ConfigCLUT+0xc2>
  {
    if(hltdc->LayerCfg[LayerIdx].PixelFormat == LTDC_PIXEL_FORMAT_AL44)
 8003faa:	68fa      	ldr	r2, [r7, #12]
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	2134      	movs	r1, #52	; 0x34
 8003fb0:	fb01 f303 	mul.w	r3, r1, r3
 8003fb4:	4413      	add	r3, r2
 8003fb6:	3348      	adds	r3, #72	; 0x48
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	2b06      	cmp	r3, #6
 8003fbc:	d114      	bne.n	8003fe8 <HAL_LTDC_ConfigCLUT+0x7c>
    {
      tmp  = (((counter + 16U*counter) << 24U) | ((uint32_t)(*pCLUT) & 0xFFU) | ((uint32_t)(*pCLUT) & 0xFF00U) | ((uint32_t)(*pCLUT) & 0xFF0000U));
 8003fbe:	69ba      	ldr	r2, [r7, #24]
 8003fc0:	4613      	mov	r3, r2
 8003fc2:	011b      	lsls	r3, r3, #4
 8003fc4:	4413      	add	r3, r2
 8003fc6:	061a      	lsls	r2, r3, #24
 8003fc8:	68bb      	ldr	r3, [r7, #8]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	b2db      	uxtb	r3, r3
 8003fce:	431a      	orrs	r2, r3
 8003fd0:	68bb      	ldr	r3, [r7, #8]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8003fd8:	431a      	orrs	r2, r3
 8003fda:	68bb      	ldr	r3, [r7, #8]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8003fe2:	4313      	orrs	r3, r2
 8003fe4:	61fb      	str	r3, [r7, #28]
 8003fe6:	e010      	b.n	800400a <HAL_LTDC_ConfigCLUT+0x9e>
    }
    else
    { 
      tmp  = ((counter << 24U) | ((uint32_t)(*pCLUT) & 0xFFU) | ((uint32_t)(*pCLUT) & 0xFF00U) | ((uint32_t)(*pCLUT) & 0xFF0000U));
 8003fe8:	69bb      	ldr	r3, [r7, #24]
 8003fea:	061a      	lsls	r2, r3, #24
 8003fec:	68bb      	ldr	r3, [r7, #8]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	b2db      	uxtb	r3, r3
 8003ff2:	431a      	orrs	r2, r3
 8003ff4:	68bb      	ldr	r3, [r7, #8]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8003ffc:	431a      	orrs	r2, r3
 8003ffe:	68bb      	ldr	r3, [r7, #8]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004006:	4313      	orrs	r3, r2
 8004008:	61fb      	str	r3, [r7, #28]
    }
    pcounter = (uint32_t)pCLUT + sizeof(*pCLUT);
 800400a:	68bb      	ldr	r3, [r7, #8]
 800400c:	3304      	adds	r3, #4
 800400e:	617b      	str	r3, [r7, #20]
    pCLUT = (uint32_t *)pcounter;
 8004010:	697b      	ldr	r3, [r7, #20]
 8004012:	60bb      	str	r3, [r7, #8]

    /* Specifies the C-LUT address and RGB value */
    LTDC_LAYER(hltdc, LayerIdx)->CLUTWR  = tmp;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	461a      	mov	r2, r3
 800401a:	683b      	ldr	r3, [r7, #0]
 800401c:	01db      	lsls	r3, r3, #7
 800401e:	4413      	add	r3, r2
 8004020:	3384      	adds	r3, #132	; 0x84
 8004022:	461a      	mov	r2, r3
 8004024:	69fb      	ldr	r3, [r7, #28]
 8004026:	6413      	str	r3, [r2, #64]	; 0x40
  for(counter = 0U; (counter < CLUTSize); counter++)
 8004028:	69bb      	ldr	r3, [r7, #24]
 800402a:	3301      	adds	r3, #1
 800402c:	61bb      	str	r3, [r7, #24]
 800402e:	69ba      	ldr	r2, [r7, #24]
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	429a      	cmp	r2, r3
 8004034:	d3b9      	bcc.n	8003faa <HAL_LTDC_ConfigCLUT+0x3e>
  }
  
  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY; 
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	2201      	movs	r2, #1
 800403a:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);  
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	2200      	movs	r2, #0
 8004042:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8004046:	2300      	movs	r3, #0
}
 8004048:	4618      	mov	r0, r3
 800404a:	3724      	adds	r7, #36	; 0x24
 800404c:	46bd      	mov	sp, r7
 800404e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004052:	4770      	bx	lr

08004054 <HAL_LTDC_EnableCLUT>:
  *                   This parameter can be one of the following values:
  *                   LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_EnableCLUT(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx)
{
 8004054:	b480      	push	{r7}
 8004056:	b083      	sub	sp, #12
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
 800405c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Process locked */
  __HAL_LOCK(hltdc);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8004064:	2b01      	cmp	r3, #1
 8004066:	d101      	bne.n	800406c <HAL_LTDC_EnableCLUT+0x18>
 8004068:	2302      	movs	r3, #2
 800406a:	e026      	b.n	80040ba <HAL_LTDC_EnableCLUT+0x66>
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2201      	movs	r2, #1
 8004070:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2202      	movs	r2, #2
 8004078:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Enable LTDC color lookup table by setting CLUTEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_CLUTEN;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	461a      	mov	r2, r3
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	01db      	lsls	r3, r3, #7
 8004086:	4413      	add	r3, r2
 8004088:	3384      	adds	r3, #132	; 0x84
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	687a      	ldr	r2, [r7, #4]
 800408e:	6812      	ldr	r2, [r2, #0]
 8004090:	4611      	mov	r1, r2
 8004092:	683a      	ldr	r2, [r7, #0]
 8004094:	01d2      	lsls	r2, r2, #7
 8004096:	440a      	add	r2, r1
 8004098:	3284      	adds	r2, #132	; 0x84
 800409a:	f043 0310 	orr.w	r3, r3, #16
 800409e:	6013      	str	r3, [r2, #0]

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	2201      	movs	r2, #1
 80040a6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY; 
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2201      	movs	r2, #1
 80040ac:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2200      	movs	r2, #0
 80040b4:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 80040b8:	2300      	movs	r3, #0
}
 80040ba:	4618      	mov	r0, r3
 80040bc:	370c      	adds	r7, #12
 80040be:	46bd      	mov	sp, r7
 80040c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c4:	4770      	bx	lr

080040c6 <HAL_LTDC_SetAddress>:
  *                   This parameter can be one of the following values:
  *                   LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1).
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_SetAddress(LTDC_HandleTypeDef *hltdc, uint32_t Address, uint32_t LayerIdx)
{
 80040c6:	b580      	push	{r7, lr}
 80040c8:	b086      	sub	sp, #24
 80040ca:	af00      	add	r7, sp, #0
 80040cc:	60f8      	str	r0, [r7, #12]
 80040ce:	60b9      	str	r1, [r7, #8]
 80040d0:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Process locked */
  __HAL_LOCK(hltdc);
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 80040d8:	2b01      	cmp	r3, #1
 80040da:	d101      	bne.n	80040e0 <HAL_LTDC_SetAddress+0x1a>
 80040dc:	2302      	movs	r3, #2
 80040de:	e024      	b.n	800412a <HAL_LTDC_SetAddress+0x64>
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	2201      	movs	r2, #1
 80040e4:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	2202      	movs	r2, #2
 80040ec:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Get layer configuration from handle structure */
  pLayerCfg = &hltdc->LayerCfg[LayerIdx];
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2234      	movs	r2, #52	; 0x34
 80040f4:	fb02 f303 	mul.w	r3, r2, r3
 80040f8:	3338      	adds	r3, #56	; 0x38
 80040fa:	68fa      	ldr	r2, [r7, #12]
 80040fc:	4413      	add	r3, r2
 80040fe:	617b      	str	r3, [r7, #20]

  /* Reconfigure the Address */
  pLayerCfg->FBStartAdress = Address;
 8004100:	697b      	ldr	r3, [r7, #20]
 8004102:	68ba      	ldr	r2, [r7, #8]
 8004104:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set LTDC parameters */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8004106:	687a      	ldr	r2, [r7, #4]
 8004108:	6979      	ldr	r1, [r7, #20]
 800410a:	68f8      	ldr	r0, [r7, #12]
 800410c:	f000 f840 	bl	8004190 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	2201      	movs	r2, #1
 8004116:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	2201      	movs	r2, #1
 800411c:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	2200      	movs	r2, #0
 8004124:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8004128:	2300      	movs	r3, #0
}
 800412a:	4618      	mov	r0, r3
 800412c:	3718      	adds	r7, #24
 800412e:	46bd      	mov	sp, r7
 8004130:	bd80      	pop	{r7, pc}

08004132 <HAL_LTDC_Reload>:
  *                      LTDC_RELOAD_VERTICAL_BLANKING  : Reload in the next Vertical Blanking
  * @note   User application may resort to HAL_LTDC_ReloadEventCallback() at reload interrupt generation. 
  * @retval  HAL status
  */
HAL_StatusTypeDef  HAL_LTDC_Reload(LTDC_HandleTypeDef *hltdc, uint32_t ReloadType)
{
 8004132:	b480      	push	{r7}
 8004134:	b083      	sub	sp, #12
 8004136:	af00      	add	r7, sp, #0
 8004138:	6078      	str	r0, [r7, #4]
 800413a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_LTDC_RELOAD(ReloadType));

  /* Process locked */
  __HAL_LOCK(hltdc);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8004142:	2b01      	cmp	r3, #1
 8004144:	d101      	bne.n	800414a <HAL_LTDC_Reload+0x18>
 8004146:	2302      	movs	r3, #2
 8004148:	e01c      	b.n	8004184 <HAL_LTDC_Reload+0x52>
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2201      	movs	r2, #1
 800414e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;  
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	2202      	movs	r2, #2
 8004156:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1
  
  /* Enable the Reload interrupt */  
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_RR);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f042 0208 	orr.w	r2, r2, #8
 8004168:	635a      	str	r2, [r3, #52]	; 0x34
       
  /* Apply Reload type */
  hltdc->Instance->SRCR = ReloadType;        
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	683a      	ldr	r2, [r7, #0]
 8004170:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2201      	movs	r2, #1
 8004176:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1
  
  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	2200      	movs	r2, #0
 800417e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
  
  return HAL_OK;
 8004182:	2300      	movs	r3, #0
}
 8004184:	4618      	mov	r0, r3
 8004186:	370c      	adds	r7, #12
 8004188:	46bd      	mov	sp, r7
 800418a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418e:	4770      	bx	lr

08004190 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8004190:	b480      	push	{r7}
 8004192:	b089      	sub	sp, #36	; 0x24
 8004194:	af00      	add	r7, sp, #0
 8004196:	60f8      	str	r0, [r7, #12]
 8004198:	60b9      	str	r1, [r7, #8]
 800419a:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 800419c:	2300      	movs	r3, #0
 800419e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1 = 0U;
 80041a0:	2300      	movs	r3, #0
 80041a2:	61bb      	str	r3, [r7, #24]
  uint32_t tmp2 = 0U;
 80041a4:	2300      	movs	r3, #0
 80041a6:	617b      	str	r3, [r7, #20]

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 80041a8:	68bb      	ldr	r3, [r7, #8]
 80041aa:	685a      	ldr	r2, [r3, #4]
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	68db      	ldr	r3, [r3, #12]
 80041b2:	0c1b      	lsrs	r3, r3, #16
 80041b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80041b8:	4413      	add	r3, r2
 80041ba:	041b      	lsls	r3, r3, #16
 80041bc:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	461a      	mov	r2, r3
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	01db      	lsls	r3, r3, #7
 80041c8:	4413      	add	r3, r2
 80041ca:	3384      	adds	r3, #132	; 0x84
 80041cc:	685b      	ldr	r3, [r3, #4]
 80041ce:	68fa      	ldr	r2, [r7, #12]
 80041d0:	6812      	ldr	r2, [r2, #0]
 80041d2:	4611      	mov	r1, r2
 80041d4:	687a      	ldr	r2, [r7, #4]
 80041d6:	01d2      	lsls	r2, r2, #7
 80041d8:	440a      	add	r2, r1
 80041da:	3284      	adds	r2, #132	; 0x84
 80041dc:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 80041e0:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80041e2:	68bb      	ldr	r3, [r7, #8]
 80041e4:	681a      	ldr	r2, [r3, #0]
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	68db      	ldr	r3, [r3, #12]
 80041ec:	0c1b      	lsrs	r3, r3, #16
 80041ee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80041f2:	4413      	add	r3, r2
 80041f4:	1c5a      	adds	r2, r3, #1
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	4619      	mov	r1, r3
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	01db      	lsls	r3, r3, #7
 8004200:	440b      	add	r3, r1
 8004202:	3384      	adds	r3, #132	; 0x84
 8004204:	4619      	mov	r1, r3
 8004206:	69fb      	ldr	r3, [r7, #28]
 8004208:	4313      	orrs	r3, r2
 800420a:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 800420c:	68bb      	ldr	r3, [r7, #8]
 800420e:	68da      	ldr	r2, [r3, #12]
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	68db      	ldr	r3, [r3, #12]
 8004216:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800421a:	4413      	add	r3, r2
 800421c:	041b      	lsls	r3, r3, #16
 800421e:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	461a      	mov	r2, r3
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	01db      	lsls	r3, r3, #7
 800422a:	4413      	add	r3, r2
 800422c:	3384      	adds	r3, #132	; 0x84
 800422e:	689b      	ldr	r3, [r3, #8]
 8004230:	68fa      	ldr	r2, [r7, #12]
 8004232:	6812      	ldr	r2, [r2, #0]
 8004234:	4611      	mov	r1, r2
 8004236:	687a      	ldr	r2, [r7, #4]
 8004238:	01d2      	lsls	r2, r2, #7
 800423a:	440a      	add	r2, r1
 800423c:	3284      	adds	r2, #132	; 0x84
 800423e:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8004242:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);  
 8004244:	68bb      	ldr	r3, [r7, #8]
 8004246:	689a      	ldr	r2, [r3, #8]
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	68db      	ldr	r3, [r3, #12]
 800424e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004252:	4413      	add	r3, r2
 8004254:	1c5a      	adds	r2, r3, #1
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	4619      	mov	r1, r3
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	01db      	lsls	r3, r3, #7
 8004260:	440b      	add	r3, r1
 8004262:	3384      	adds	r3, #132	; 0x84
 8004264:	4619      	mov	r1, r3
 8004266:	69fb      	ldr	r3, [r7, #28]
 8004268:	4313      	orrs	r3, r2
 800426a:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	461a      	mov	r2, r3
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	01db      	lsls	r3, r3, #7
 8004276:	4413      	add	r3, r2
 8004278:	3384      	adds	r3, #132	; 0x84
 800427a:	691b      	ldr	r3, [r3, #16]
 800427c:	68fa      	ldr	r2, [r7, #12]
 800427e:	6812      	ldr	r2, [r2, #0]
 8004280:	4611      	mov	r1, r2
 8004282:	687a      	ldr	r2, [r7, #4]
 8004284:	01d2      	lsls	r2, r2, #7
 8004286:	440a      	add	r2, r1
 8004288:	3284      	adds	r2, #132	; 0x84
 800428a:	f023 0307 	bic.w	r3, r3, #7
 800428e:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	461a      	mov	r2, r3
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	01db      	lsls	r3, r3, #7
 800429a:	4413      	add	r3, r2
 800429c:	3384      	adds	r3, #132	; 0x84
 800429e:	461a      	mov	r2, r3
 80042a0:	68bb      	ldr	r3, [r7, #8]
 80042a2:	691b      	ldr	r3, [r3, #16]
 80042a4:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 80042a6:	68bb      	ldr	r3, [r7, #8]
 80042a8:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80042ac:	021b      	lsls	r3, r3, #8
 80042ae:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 80042b0:	68bb      	ldr	r3, [r7, #8]
 80042b2:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80042b6:	041b      	lsls	r3, r3, #16
 80042b8:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);  
 80042ba:	68bb      	ldr	r3, [r7, #8]
 80042bc:	699b      	ldr	r3, [r3, #24]
 80042be:	061b      	lsls	r3, r3, #24
 80042c0:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	461a      	mov	r2, r3
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	01db      	lsls	r3, r3, #7
 80042cc:	4413      	add	r3, r2
 80042ce:	3384      	adds	r3, #132	; 0x84
 80042d0:	699b      	ldr	r3, [r3, #24]
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	461a      	mov	r2, r3
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	01db      	lsls	r3, r3, #7
 80042dc:	4413      	add	r3, r2
 80042de:	3384      	adds	r3, #132	; 0x84
 80042e0:	461a      	mov	r2, r3
 80042e2:	2300      	movs	r3, #0
 80042e4:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2); 
 80042e6:	68bb      	ldr	r3, [r7, #8]
 80042e8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80042ec:	461a      	mov	r2, r3
 80042ee:	69fb      	ldr	r3, [r7, #28]
 80042f0:	431a      	orrs	r2, r3
 80042f2:	69bb      	ldr	r3, [r7, #24]
 80042f4:	431a      	orrs	r2, r3
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	4619      	mov	r1, r3
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	01db      	lsls	r3, r3, #7
 8004300:	440b      	add	r3, r1
 8004302:	3384      	adds	r3, #132	; 0x84
 8004304:	4619      	mov	r1, r3
 8004306:	697b      	ldr	r3, [r7, #20]
 8004308:	4313      	orrs	r3, r2
 800430a:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	461a      	mov	r2, r3
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	01db      	lsls	r3, r3, #7
 8004316:	4413      	add	r3, r2
 8004318:	3384      	adds	r3, #132	; 0x84
 800431a:	695b      	ldr	r3, [r3, #20]
 800431c:	68fa      	ldr	r2, [r7, #12]
 800431e:	6812      	ldr	r2, [r2, #0]
 8004320:	4611      	mov	r1, r2
 8004322:	687a      	ldr	r2, [r7, #4]
 8004324:	01d2      	lsls	r2, r2, #7
 8004326:	440a      	add	r2, r1
 8004328:	3284      	adds	r2, #132	; 0x84
 800432a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800432e:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	461a      	mov	r2, r3
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	01db      	lsls	r3, r3, #7
 800433a:	4413      	add	r3, r2
 800433c:	3384      	adds	r3, #132	; 0x84
 800433e:	461a      	mov	r2, r3
 8004340:	68bb      	ldr	r3, [r7, #8]
 8004342:	695b      	ldr	r3, [r3, #20]
 8004344:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	461a      	mov	r2, r3
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	01db      	lsls	r3, r3, #7
 8004350:	4413      	add	r3, r2
 8004352:	3384      	adds	r3, #132	; 0x84
 8004354:	69db      	ldr	r3, [r3, #28]
 8004356:	68fa      	ldr	r2, [r7, #12]
 8004358:	6812      	ldr	r2, [r2, #0]
 800435a:	4611      	mov	r1, r2
 800435c:	687a      	ldr	r2, [r7, #4]
 800435e:	01d2      	lsls	r2, r2, #7
 8004360:	440a      	add	r2, r1
 8004362:	3284      	adds	r2, #132	; 0x84
 8004364:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004368:	f023 0307 	bic.w	r3, r3, #7
 800436c:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800436e:	68bb      	ldr	r3, [r7, #8]
 8004370:	69da      	ldr	r2, [r3, #28]
 8004372:	68bb      	ldr	r3, [r7, #8]
 8004374:	6a1b      	ldr	r3, [r3, #32]
 8004376:	68f9      	ldr	r1, [r7, #12]
 8004378:	6809      	ldr	r1, [r1, #0]
 800437a:	4608      	mov	r0, r1
 800437c:	6879      	ldr	r1, [r7, #4]
 800437e:	01c9      	lsls	r1, r1, #7
 8004380:	4401      	add	r1, r0
 8004382:	3184      	adds	r1, #132	; 0x84
 8004384:	4313      	orrs	r3, r2
 8004386:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	461a      	mov	r2, r3
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	01db      	lsls	r3, r3, #7
 8004392:	4413      	add	r3, r2
 8004394:	3384      	adds	r3, #132	; 0x84
 8004396:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	461a      	mov	r2, r3
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	01db      	lsls	r3, r3, #7
 80043a2:	4413      	add	r3, r2
 80043a4:	3384      	adds	r3, #132	; 0x84
 80043a6:	461a      	mov	r2, r3
 80043a8:	2300      	movs	r3, #0
 80043aa:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	461a      	mov	r2, r3
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	01db      	lsls	r3, r3, #7
 80043b6:	4413      	add	r3, r2
 80043b8:	3384      	adds	r3, #132	; 0x84
 80043ba:	461a      	mov	r2, r3
 80043bc:	68bb      	ldr	r3, [r7, #8]
 80043be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043c0:	6293      	str	r3, [r2, #40]	; 0x28

  if(pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80043c2:	68bb      	ldr	r3, [r7, #8]
 80043c4:	691b      	ldr	r3, [r3, #16]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d102      	bne.n	80043d0 <LTDC_SetConfig+0x240>
  {
    tmp = 4U;
 80043ca:	2304      	movs	r3, #4
 80043cc:	61fb      	str	r3, [r7, #28]
 80043ce:	e01b      	b.n	8004408 <LTDC_SetConfig+0x278>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 80043d0:	68bb      	ldr	r3, [r7, #8]
 80043d2:	691b      	ldr	r3, [r3, #16]
 80043d4:	2b01      	cmp	r3, #1
 80043d6:	d102      	bne.n	80043de <LTDC_SetConfig+0x24e>
  {
    tmp = 3U;
 80043d8:	2303      	movs	r3, #3
 80043da:	61fb      	str	r3, [r7, #28]
 80043dc:	e014      	b.n	8004408 <LTDC_SetConfig+0x278>
  }
  else if((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80043de:	68bb      	ldr	r3, [r7, #8]
 80043e0:	691b      	ldr	r3, [r3, #16]
 80043e2:	2b04      	cmp	r3, #4
 80043e4:	d00b      	beq.n	80043fe <LTDC_SetConfig+0x26e>
    (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80043e6:	68bb      	ldr	r3, [r7, #8]
 80043e8:	691b      	ldr	r3, [r3, #16]
  else if((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80043ea:	2b02      	cmp	r3, #2
 80043ec:	d007      	beq.n	80043fe <LTDC_SetConfig+0x26e>
      (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80043ee:	68bb      	ldr	r3, [r7, #8]
 80043f0:	691b      	ldr	r3, [r3, #16]
    (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80043f2:	2b03      	cmp	r3, #3
 80043f4:	d003      	beq.n	80043fe <LTDC_SetConfig+0x26e>
        (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 80043f6:	68bb      	ldr	r3, [r7, #8]
 80043f8:	691b      	ldr	r3, [r3, #16]
      (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80043fa:	2b07      	cmp	r3, #7
 80043fc:	d102      	bne.n	8004404 <LTDC_SetConfig+0x274>
  {
    tmp = 2U;
 80043fe:	2302      	movs	r3, #2
 8004400:	61fb      	str	r3, [r7, #28]
 8004402:	e001      	b.n	8004408 <LTDC_SetConfig+0x278>
  }
  else
  {
    tmp = 1U;
 8004404:	2301      	movs	r3, #1
 8004406:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	461a      	mov	r2, r3
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	01db      	lsls	r3, r3, #7
 8004412:	4413      	add	r3, r2
 8004414:	3384      	adds	r3, #132	; 0x84
 8004416:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004418:	68fa      	ldr	r2, [r7, #12]
 800441a:	6812      	ldr	r2, [r2, #0]
 800441c:	4611      	mov	r1, r2
 800441e:	687a      	ldr	r2, [r7, #4]
 8004420:	01d2      	lsls	r2, r2, #7
 8004422:	440a      	add	r2, r1
 8004424:	3284      	adds	r2, #132	; 0x84
 8004426:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 800442a:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 800442c:	68bb      	ldr	r3, [r7, #8]
 800442e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004430:	69fa      	ldr	r2, [r7, #28]
 8004432:	fb02 f303 	mul.w	r3, r2, r3
 8004436:	041a      	lsls	r2, r3, #16
 8004438:	68bb      	ldr	r3, [r7, #8]
 800443a:	6859      	ldr	r1, [r3, #4]
 800443c:	68bb      	ldr	r3, [r7, #8]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	1acb      	subs	r3, r1, r3
 8004442:	69f9      	ldr	r1, [r7, #28]
 8004444:	fb01 f303 	mul.w	r3, r1, r3
 8004448:	3303      	adds	r3, #3
 800444a:	68f9      	ldr	r1, [r7, #12]
 800444c:	6809      	ldr	r1, [r1, #0]
 800444e:	4608      	mov	r0, r1
 8004450:	6879      	ldr	r1, [r7, #4]
 8004452:	01c9      	lsls	r1, r1, #7
 8004454:	4401      	add	r1, r0
 8004456:	3184      	adds	r1, #132	; 0x84
 8004458:	4313      	orrs	r3, r2
 800445a:	62cb      	str	r3, [r1, #44]	; 0x2c

  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	461a      	mov	r2, r3
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	01db      	lsls	r3, r3, #7
 8004466:	4413      	add	r3, r2
 8004468:	3384      	adds	r3, #132	; 0x84
 800446a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800446c:	68fa      	ldr	r2, [r7, #12]
 800446e:	6812      	ldr	r2, [r2, #0]
 8004470:	4611      	mov	r1, r2
 8004472:	687a      	ldr	r2, [r7, #4]
 8004474:	01d2      	lsls	r2, r2, #7
 8004476:	440a      	add	r2, r1
 8004478:	3284      	adds	r2, #132	; 0x84
 800447a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800447e:	f023 0307 	bic.w	r3, r3, #7
 8004482:	6313      	str	r3, [r2, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	461a      	mov	r2, r3
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	01db      	lsls	r3, r3, #7
 800448e:	4413      	add	r3, r2
 8004490:	3384      	adds	r3, #132	; 0x84
 8004492:	461a      	mov	r2, r3
 8004494:	68bb      	ldr	r3, [r7, #8]
 8004496:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004498:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */  
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	461a      	mov	r2, r3
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	01db      	lsls	r3, r3, #7
 80044a4:	4413      	add	r3, r2
 80044a6:	3384      	adds	r3, #132	; 0x84
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	68fa      	ldr	r2, [r7, #12]
 80044ac:	6812      	ldr	r2, [r2, #0]
 80044ae:	4611      	mov	r1, r2
 80044b0:	687a      	ldr	r2, [r7, #4]
 80044b2:	01d2      	lsls	r2, r2, #7
 80044b4:	440a      	add	r2, r1
 80044b6:	3284      	adds	r2, #132	; 0x84
 80044b8:	f043 0301 	orr.w	r3, r3, #1
 80044bc:	6013      	str	r3, [r2, #0]
}
 80044be:	bf00      	nop
 80044c0:	3724      	adds	r7, #36	; 0x24
 80044c2:	46bd      	mov	sp, r7
 80044c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c8:	4770      	bx	lr
	...

080044cc <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	b082      	sub	sp, #8
 80044d0:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80044d2:	2300      	movs	r3, #0
 80044d4:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80044d6:	2300      	movs	r3, #0
 80044d8:	603b      	str	r3, [r7, #0]
 80044da:	4b20      	ldr	r3, [pc, #128]	; (800455c <HAL_PWREx_EnableOverDrive+0x90>)
 80044dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044de:	4a1f      	ldr	r2, [pc, #124]	; (800455c <HAL_PWREx_EnableOverDrive+0x90>)
 80044e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80044e4:	6413      	str	r3, [r2, #64]	; 0x40
 80044e6:	4b1d      	ldr	r3, [pc, #116]	; (800455c <HAL_PWREx_EnableOverDrive+0x90>)
 80044e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044ee:	603b      	str	r3, [r7, #0]
 80044f0:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80044f2:	4b1b      	ldr	r3, [pc, #108]	; (8004560 <HAL_PWREx_EnableOverDrive+0x94>)
 80044f4:	2201      	movs	r2, #1
 80044f6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80044f8:	f7ff f8d8 	bl	80036ac <HAL_GetTick>
 80044fc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80044fe:	e009      	b.n	8004514 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004500:	f7ff f8d4 	bl	80036ac <HAL_GetTick>
 8004504:	4602      	mov	r2, r0
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	1ad3      	subs	r3, r2, r3
 800450a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800450e:	d901      	bls.n	8004514 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8004510:	2303      	movs	r3, #3
 8004512:	e01f      	b.n	8004554 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004514:	4b13      	ldr	r3, [pc, #76]	; (8004564 <HAL_PWREx_EnableOverDrive+0x98>)
 8004516:	685b      	ldr	r3, [r3, #4]
 8004518:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800451c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004520:	d1ee      	bne.n	8004500 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004522:	4b11      	ldr	r3, [pc, #68]	; (8004568 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004524:	2201      	movs	r2, #1
 8004526:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004528:	f7ff f8c0 	bl	80036ac <HAL_GetTick>
 800452c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800452e:	e009      	b.n	8004544 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004530:	f7ff f8bc 	bl	80036ac <HAL_GetTick>
 8004534:	4602      	mov	r2, r0
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	1ad3      	subs	r3, r2, r3
 800453a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800453e:	d901      	bls.n	8004544 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8004540:	2303      	movs	r3, #3
 8004542:	e007      	b.n	8004554 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004544:	4b07      	ldr	r3, [pc, #28]	; (8004564 <HAL_PWREx_EnableOverDrive+0x98>)
 8004546:	685b      	ldr	r3, [r3, #4]
 8004548:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800454c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004550:	d1ee      	bne.n	8004530 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8004552:	2300      	movs	r3, #0
}
 8004554:	4618      	mov	r0, r3
 8004556:	3708      	adds	r7, #8
 8004558:	46bd      	mov	sp, r7
 800455a:	bd80      	pop	{r7, pc}
 800455c:	40023800 	.word	0x40023800
 8004560:	420e0040 	.word	0x420e0040
 8004564:	40007000 	.word	0x40007000
 8004568:	420e0044 	.word	0x420e0044

0800456c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800456c:	b580      	push	{r7, lr}
 800456e:	b086      	sub	sp, #24
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d101      	bne.n	800457e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800457a:	2301      	movs	r3, #1
 800457c:	e25b      	b.n	8004a36 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f003 0301 	and.w	r3, r3, #1
 8004586:	2b00      	cmp	r3, #0
 8004588:	d075      	beq.n	8004676 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800458a:	4ba3      	ldr	r3, [pc, #652]	; (8004818 <HAL_RCC_OscConfig+0x2ac>)
 800458c:	689b      	ldr	r3, [r3, #8]
 800458e:	f003 030c 	and.w	r3, r3, #12
 8004592:	2b04      	cmp	r3, #4
 8004594:	d00c      	beq.n	80045b0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004596:	4ba0      	ldr	r3, [pc, #640]	; (8004818 <HAL_RCC_OscConfig+0x2ac>)
 8004598:	689b      	ldr	r3, [r3, #8]
 800459a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800459e:	2b08      	cmp	r3, #8
 80045a0:	d112      	bne.n	80045c8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80045a2:	4b9d      	ldr	r3, [pc, #628]	; (8004818 <HAL_RCC_OscConfig+0x2ac>)
 80045a4:	685b      	ldr	r3, [r3, #4]
 80045a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80045aa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80045ae:	d10b      	bne.n	80045c8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045b0:	4b99      	ldr	r3, [pc, #612]	; (8004818 <HAL_RCC_OscConfig+0x2ac>)
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d05b      	beq.n	8004674 <HAL_RCC_OscConfig+0x108>
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	685b      	ldr	r3, [r3, #4]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d157      	bne.n	8004674 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80045c4:	2301      	movs	r3, #1
 80045c6:	e236      	b.n	8004a36 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	685b      	ldr	r3, [r3, #4]
 80045cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045d0:	d106      	bne.n	80045e0 <HAL_RCC_OscConfig+0x74>
 80045d2:	4b91      	ldr	r3, [pc, #580]	; (8004818 <HAL_RCC_OscConfig+0x2ac>)
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	4a90      	ldr	r2, [pc, #576]	; (8004818 <HAL_RCC_OscConfig+0x2ac>)
 80045d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045dc:	6013      	str	r3, [r2, #0]
 80045de:	e01d      	b.n	800461c <HAL_RCC_OscConfig+0xb0>
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	685b      	ldr	r3, [r3, #4]
 80045e4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80045e8:	d10c      	bne.n	8004604 <HAL_RCC_OscConfig+0x98>
 80045ea:	4b8b      	ldr	r3, [pc, #556]	; (8004818 <HAL_RCC_OscConfig+0x2ac>)
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	4a8a      	ldr	r2, [pc, #552]	; (8004818 <HAL_RCC_OscConfig+0x2ac>)
 80045f0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80045f4:	6013      	str	r3, [r2, #0]
 80045f6:	4b88      	ldr	r3, [pc, #544]	; (8004818 <HAL_RCC_OscConfig+0x2ac>)
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	4a87      	ldr	r2, [pc, #540]	; (8004818 <HAL_RCC_OscConfig+0x2ac>)
 80045fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004600:	6013      	str	r3, [r2, #0]
 8004602:	e00b      	b.n	800461c <HAL_RCC_OscConfig+0xb0>
 8004604:	4b84      	ldr	r3, [pc, #528]	; (8004818 <HAL_RCC_OscConfig+0x2ac>)
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	4a83      	ldr	r2, [pc, #524]	; (8004818 <HAL_RCC_OscConfig+0x2ac>)
 800460a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800460e:	6013      	str	r3, [r2, #0]
 8004610:	4b81      	ldr	r3, [pc, #516]	; (8004818 <HAL_RCC_OscConfig+0x2ac>)
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	4a80      	ldr	r2, [pc, #512]	; (8004818 <HAL_RCC_OscConfig+0x2ac>)
 8004616:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800461a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	685b      	ldr	r3, [r3, #4]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d013      	beq.n	800464c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004624:	f7ff f842 	bl	80036ac <HAL_GetTick>
 8004628:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800462a:	e008      	b.n	800463e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800462c:	f7ff f83e 	bl	80036ac <HAL_GetTick>
 8004630:	4602      	mov	r2, r0
 8004632:	693b      	ldr	r3, [r7, #16]
 8004634:	1ad3      	subs	r3, r2, r3
 8004636:	2b64      	cmp	r3, #100	; 0x64
 8004638:	d901      	bls.n	800463e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800463a:	2303      	movs	r3, #3
 800463c:	e1fb      	b.n	8004a36 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800463e:	4b76      	ldr	r3, [pc, #472]	; (8004818 <HAL_RCC_OscConfig+0x2ac>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004646:	2b00      	cmp	r3, #0
 8004648:	d0f0      	beq.n	800462c <HAL_RCC_OscConfig+0xc0>
 800464a:	e014      	b.n	8004676 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800464c:	f7ff f82e 	bl	80036ac <HAL_GetTick>
 8004650:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004652:	e008      	b.n	8004666 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004654:	f7ff f82a 	bl	80036ac <HAL_GetTick>
 8004658:	4602      	mov	r2, r0
 800465a:	693b      	ldr	r3, [r7, #16]
 800465c:	1ad3      	subs	r3, r2, r3
 800465e:	2b64      	cmp	r3, #100	; 0x64
 8004660:	d901      	bls.n	8004666 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004662:	2303      	movs	r3, #3
 8004664:	e1e7      	b.n	8004a36 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004666:	4b6c      	ldr	r3, [pc, #432]	; (8004818 <HAL_RCC_OscConfig+0x2ac>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800466e:	2b00      	cmp	r3, #0
 8004670:	d1f0      	bne.n	8004654 <HAL_RCC_OscConfig+0xe8>
 8004672:	e000      	b.n	8004676 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004674:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f003 0302 	and.w	r3, r3, #2
 800467e:	2b00      	cmp	r3, #0
 8004680:	d063      	beq.n	800474a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004682:	4b65      	ldr	r3, [pc, #404]	; (8004818 <HAL_RCC_OscConfig+0x2ac>)
 8004684:	689b      	ldr	r3, [r3, #8]
 8004686:	f003 030c 	and.w	r3, r3, #12
 800468a:	2b00      	cmp	r3, #0
 800468c:	d00b      	beq.n	80046a6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800468e:	4b62      	ldr	r3, [pc, #392]	; (8004818 <HAL_RCC_OscConfig+0x2ac>)
 8004690:	689b      	ldr	r3, [r3, #8]
 8004692:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004696:	2b08      	cmp	r3, #8
 8004698:	d11c      	bne.n	80046d4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800469a:	4b5f      	ldr	r3, [pc, #380]	; (8004818 <HAL_RCC_OscConfig+0x2ac>)
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d116      	bne.n	80046d4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80046a6:	4b5c      	ldr	r3, [pc, #368]	; (8004818 <HAL_RCC_OscConfig+0x2ac>)
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f003 0302 	and.w	r3, r3, #2
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d005      	beq.n	80046be <HAL_RCC_OscConfig+0x152>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	68db      	ldr	r3, [r3, #12]
 80046b6:	2b01      	cmp	r3, #1
 80046b8:	d001      	beq.n	80046be <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80046ba:	2301      	movs	r3, #1
 80046bc:	e1bb      	b.n	8004a36 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046be:	4b56      	ldr	r3, [pc, #344]	; (8004818 <HAL_RCC_OscConfig+0x2ac>)
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	691b      	ldr	r3, [r3, #16]
 80046ca:	00db      	lsls	r3, r3, #3
 80046cc:	4952      	ldr	r1, [pc, #328]	; (8004818 <HAL_RCC_OscConfig+0x2ac>)
 80046ce:	4313      	orrs	r3, r2
 80046d0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80046d2:	e03a      	b.n	800474a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	68db      	ldr	r3, [r3, #12]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d020      	beq.n	800471e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80046dc:	4b4f      	ldr	r3, [pc, #316]	; (800481c <HAL_RCC_OscConfig+0x2b0>)
 80046de:	2201      	movs	r2, #1
 80046e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046e2:	f7fe ffe3 	bl	80036ac <HAL_GetTick>
 80046e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046e8:	e008      	b.n	80046fc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80046ea:	f7fe ffdf 	bl	80036ac <HAL_GetTick>
 80046ee:	4602      	mov	r2, r0
 80046f0:	693b      	ldr	r3, [r7, #16]
 80046f2:	1ad3      	subs	r3, r2, r3
 80046f4:	2b02      	cmp	r3, #2
 80046f6:	d901      	bls.n	80046fc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80046f8:	2303      	movs	r3, #3
 80046fa:	e19c      	b.n	8004a36 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046fc:	4b46      	ldr	r3, [pc, #280]	; (8004818 <HAL_RCC_OscConfig+0x2ac>)
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f003 0302 	and.w	r3, r3, #2
 8004704:	2b00      	cmp	r3, #0
 8004706:	d0f0      	beq.n	80046ea <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004708:	4b43      	ldr	r3, [pc, #268]	; (8004818 <HAL_RCC_OscConfig+0x2ac>)
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	691b      	ldr	r3, [r3, #16]
 8004714:	00db      	lsls	r3, r3, #3
 8004716:	4940      	ldr	r1, [pc, #256]	; (8004818 <HAL_RCC_OscConfig+0x2ac>)
 8004718:	4313      	orrs	r3, r2
 800471a:	600b      	str	r3, [r1, #0]
 800471c:	e015      	b.n	800474a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800471e:	4b3f      	ldr	r3, [pc, #252]	; (800481c <HAL_RCC_OscConfig+0x2b0>)
 8004720:	2200      	movs	r2, #0
 8004722:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004724:	f7fe ffc2 	bl	80036ac <HAL_GetTick>
 8004728:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800472a:	e008      	b.n	800473e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800472c:	f7fe ffbe 	bl	80036ac <HAL_GetTick>
 8004730:	4602      	mov	r2, r0
 8004732:	693b      	ldr	r3, [r7, #16]
 8004734:	1ad3      	subs	r3, r2, r3
 8004736:	2b02      	cmp	r3, #2
 8004738:	d901      	bls.n	800473e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800473a:	2303      	movs	r3, #3
 800473c:	e17b      	b.n	8004a36 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800473e:	4b36      	ldr	r3, [pc, #216]	; (8004818 <HAL_RCC_OscConfig+0x2ac>)
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f003 0302 	and.w	r3, r3, #2
 8004746:	2b00      	cmp	r3, #0
 8004748:	d1f0      	bne.n	800472c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f003 0308 	and.w	r3, r3, #8
 8004752:	2b00      	cmp	r3, #0
 8004754:	d030      	beq.n	80047b8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	695b      	ldr	r3, [r3, #20]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d016      	beq.n	800478c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800475e:	4b30      	ldr	r3, [pc, #192]	; (8004820 <HAL_RCC_OscConfig+0x2b4>)
 8004760:	2201      	movs	r2, #1
 8004762:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004764:	f7fe ffa2 	bl	80036ac <HAL_GetTick>
 8004768:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800476a:	e008      	b.n	800477e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800476c:	f7fe ff9e 	bl	80036ac <HAL_GetTick>
 8004770:	4602      	mov	r2, r0
 8004772:	693b      	ldr	r3, [r7, #16]
 8004774:	1ad3      	subs	r3, r2, r3
 8004776:	2b02      	cmp	r3, #2
 8004778:	d901      	bls.n	800477e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800477a:	2303      	movs	r3, #3
 800477c:	e15b      	b.n	8004a36 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800477e:	4b26      	ldr	r3, [pc, #152]	; (8004818 <HAL_RCC_OscConfig+0x2ac>)
 8004780:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004782:	f003 0302 	and.w	r3, r3, #2
 8004786:	2b00      	cmp	r3, #0
 8004788:	d0f0      	beq.n	800476c <HAL_RCC_OscConfig+0x200>
 800478a:	e015      	b.n	80047b8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800478c:	4b24      	ldr	r3, [pc, #144]	; (8004820 <HAL_RCC_OscConfig+0x2b4>)
 800478e:	2200      	movs	r2, #0
 8004790:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004792:	f7fe ff8b 	bl	80036ac <HAL_GetTick>
 8004796:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004798:	e008      	b.n	80047ac <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800479a:	f7fe ff87 	bl	80036ac <HAL_GetTick>
 800479e:	4602      	mov	r2, r0
 80047a0:	693b      	ldr	r3, [r7, #16]
 80047a2:	1ad3      	subs	r3, r2, r3
 80047a4:	2b02      	cmp	r3, #2
 80047a6:	d901      	bls.n	80047ac <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80047a8:	2303      	movs	r3, #3
 80047aa:	e144      	b.n	8004a36 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047ac:	4b1a      	ldr	r3, [pc, #104]	; (8004818 <HAL_RCC_OscConfig+0x2ac>)
 80047ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80047b0:	f003 0302 	and.w	r3, r3, #2
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d1f0      	bne.n	800479a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f003 0304 	and.w	r3, r3, #4
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	f000 80a0 	beq.w	8004906 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80047c6:	2300      	movs	r3, #0
 80047c8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80047ca:	4b13      	ldr	r3, [pc, #76]	; (8004818 <HAL_RCC_OscConfig+0x2ac>)
 80047cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d10f      	bne.n	80047f6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80047d6:	2300      	movs	r3, #0
 80047d8:	60bb      	str	r3, [r7, #8]
 80047da:	4b0f      	ldr	r3, [pc, #60]	; (8004818 <HAL_RCC_OscConfig+0x2ac>)
 80047dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047de:	4a0e      	ldr	r2, [pc, #56]	; (8004818 <HAL_RCC_OscConfig+0x2ac>)
 80047e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80047e4:	6413      	str	r3, [r2, #64]	; 0x40
 80047e6:	4b0c      	ldr	r3, [pc, #48]	; (8004818 <HAL_RCC_OscConfig+0x2ac>)
 80047e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047ee:	60bb      	str	r3, [r7, #8]
 80047f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80047f2:	2301      	movs	r3, #1
 80047f4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047f6:	4b0b      	ldr	r3, [pc, #44]	; (8004824 <HAL_RCC_OscConfig+0x2b8>)
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d121      	bne.n	8004846 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004802:	4b08      	ldr	r3, [pc, #32]	; (8004824 <HAL_RCC_OscConfig+0x2b8>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	4a07      	ldr	r2, [pc, #28]	; (8004824 <HAL_RCC_OscConfig+0x2b8>)
 8004808:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800480c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800480e:	f7fe ff4d 	bl	80036ac <HAL_GetTick>
 8004812:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004814:	e011      	b.n	800483a <HAL_RCC_OscConfig+0x2ce>
 8004816:	bf00      	nop
 8004818:	40023800 	.word	0x40023800
 800481c:	42470000 	.word	0x42470000
 8004820:	42470e80 	.word	0x42470e80
 8004824:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004828:	f7fe ff40 	bl	80036ac <HAL_GetTick>
 800482c:	4602      	mov	r2, r0
 800482e:	693b      	ldr	r3, [r7, #16]
 8004830:	1ad3      	subs	r3, r2, r3
 8004832:	2b02      	cmp	r3, #2
 8004834:	d901      	bls.n	800483a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004836:	2303      	movs	r3, #3
 8004838:	e0fd      	b.n	8004a36 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800483a:	4b81      	ldr	r3, [pc, #516]	; (8004a40 <HAL_RCC_OscConfig+0x4d4>)
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004842:	2b00      	cmp	r3, #0
 8004844:	d0f0      	beq.n	8004828 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	689b      	ldr	r3, [r3, #8]
 800484a:	2b01      	cmp	r3, #1
 800484c:	d106      	bne.n	800485c <HAL_RCC_OscConfig+0x2f0>
 800484e:	4b7d      	ldr	r3, [pc, #500]	; (8004a44 <HAL_RCC_OscConfig+0x4d8>)
 8004850:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004852:	4a7c      	ldr	r2, [pc, #496]	; (8004a44 <HAL_RCC_OscConfig+0x4d8>)
 8004854:	f043 0301 	orr.w	r3, r3, #1
 8004858:	6713      	str	r3, [r2, #112]	; 0x70
 800485a:	e01c      	b.n	8004896 <HAL_RCC_OscConfig+0x32a>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	689b      	ldr	r3, [r3, #8]
 8004860:	2b05      	cmp	r3, #5
 8004862:	d10c      	bne.n	800487e <HAL_RCC_OscConfig+0x312>
 8004864:	4b77      	ldr	r3, [pc, #476]	; (8004a44 <HAL_RCC_OscConfig+0x4d8>)
 8004866:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004868:	4a76      	ldr	r2, [pc, #472]	; (8004a44 <HAL_RCC_OscConfig+0x4d8>)
 800486a:	f043 0304 	orr.w	r3, r3, #4
 800486e:	6713      	str	r3, [r2, #112]	; 0x70
 8004870:	4b74      	ldr	r3, [pc, #464]	; (8004a44 <HAL_RCC_OscConfig+0x4d8>)
 8004872:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004874:	4a73      	ldr	r2, [pc, #460]	; (8004a44 <HAL_RCC_OscConfig+0x4d8>)
 8004876:	f043 0301 	orr.w	r3, r3, #1
 800487a:	6713      	str	r3, [r2, #112]	; 0x70
 800487c:	e00b      	b.n	8004896 <HAL_RCC_OscConfig+0x32a>
 800487e:	4b71      	ldr	r3, [pc, #452]	; (8004a44 <HAL_RCC_OscConfig+0x4d8>)
 8004880:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004882:	4a70      	ldr	r2, [pc, #448]	; (8004a44 <HAL_RCC_OscConfig+0x4d8>)
 8004884:	f023 0301 	bic.w	r3, r3, #1
 8004888:	6713      	str	r3, [r2, #112]	; 0x70
 800488a:	4b6e      	ldr	r3, [pc, #440]	; (8004a44 <HAL_RCC_OscConfig+0x4d8>)
 800488c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800488e:	4a6d      	ldr	r2, [pc, #436]	; (8004a44 <HAL_RCC_OscConfig+0x4d8>)
 8004890:	f023 0304 	bic.w	r3, r3, #4
 8004894:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	689b      	ldr	r3, [r3, #8]
 800489a:	2b00      	cmp	r3, #0
 800489c:	d015      	beq.n	80048ca <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800489e:	f7fe ff05 	bl	80036ac <HAL_GetTick>
 80048a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048a4:	e00a      	b.n	80048bc <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80048a6:	f7fe ff01 	bl	80036ac <HAL_GetTick>
 80048aa:	4602      	mov	r2, r0
 80048ac:	693b      	ldr	r3, [r7, #16]
 80048ae:	1ad3      	subs	r3, r2, r3
 80048b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80048b4:	4293      	cmp	r3, r2
 80048b6:	d901      	bls.n	80048bc <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80048b8:	2303      	movs	r3, #3
 80048ba:	e0bc      	b.n	8004a36 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048bc:	4b61      	ldr	r3, [pc, #388]	; (8004a44 <HAL_RCC_OscConfig+0x4d8>)
 80048be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048c0:	f003 0302 	and.w	r3, r3, #2
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d0ee      	beq.n	80048a6 <HAL_RCC_OscConfig+0x33a>
 80048c8:	e014      	b.n	80048f4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80048ca:	f7fe feef 	bl	80036ac <HAL_GetTick>
 80048ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80048d0:	e00a      	b.n	80048e8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80048d2:	f7fe feeb 	bl	80036ac <HAL_GetTick>
 80048d6:	4602      	mov	r2, r0
 80048d8:	693b      	ldr	r3, [r7, #16]
 80048da:	1ad3      	subs	r3, r2, r3
 80048dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80048e0:	4293      	cmp	r3, r2
 80048e2:	d901      	bls.n	80048e8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80048e4:	2303      	movs	r3, #3
 80048e6:	e0a6      	b.n	8004a36 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80048e8:	4b56      	ldr	r3, [pc, #344]	; (8004a44 <HAL_RCC_OscConfig+0x4d8>)
 80048ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048ec:	f003 0302 	and.w	r3, r3, #2
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d1ee      	bne.n	80048d2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80048f4:	7dfb      	ldrb	r3, [r7, #23]
 80048f6:	2b01      	cmp	r3, #1
 80048f8:	d105      	bne.n	8004906 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80048fa:	4b52      	ldr	r3, [pc, #328]	; (8004a44 <HAL_RCC_OscConfig+0x4d8>)
 80048fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048fe:	4a51      	ldr	r2, [pc, #324]	; (8004a44 <HAL_RCC_OscConfig+0x4d8>)
 8004900:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004904:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	699b      	ldr	r3, [r3, #24]
 800490a:	2b00      	cmp	r3, #0
 800490c:	f000 8092 	beq.w	8004a34 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004910:	4b4c      	ldr	r3, [pc, #304]	; (8004a44 <HAL_RCC_OscConfig+0x4d8>)
 8004912:	689b      	ldr	r3, [r3, #8]
 8004914:	f003 030c 	and.w	r3, r3, #12
 8004918:	2b08      	cmp	r3, #8
 800491a:	d05c      	beq.n	80049d6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	699b      	ldr	r3, [r3, #24]
 8004920:	2b02      	cmp	r3, #2
 8004922:	d141      	bne.n	80049a8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004924:	4b48      	ldr	r3, [pc, #288]	; (8004a48 <HAL_RCC_OscConfig+0x4dc>)
 8004926:	2200      	movs	r2, #0
 8004928:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800492a:	f7fe febf 	bl	80036ac <HAL_GetTick>
 800492e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004930:	e008      	b.n	8004944 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004932:	f7fe febb 	bl	80036ac <HAL_GetTick>
 8004936:	4602      	mov	r2, r0
 8004938:	693b      	ldr	r3, [r7, #16]
 800493a:	1ad3      	subs	r3, r2, r3
 800493c:	2b02      	cmp	r3, #2
 800493e:	d901      	bls.n	8004944 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004940:	2303      	movs	r3, #3
 8004942:	e078      	b.n	8004a36 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004944:	4b3f      	ldr	r3, [pc, #252]	; (8004a44 <HAL_RCC_OscConfig+0x4d8>)
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800494c:	2b00      	cmp	r3, #0
 800494e:	d1f0      	bne.n	8004932 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	69da      	ldr	r2, [r3, #28]
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6a1b      	ldr	r3, [r3, #32]
 8004958:	431a      	orrs	r2, r3
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800495e:	019b      	lsls	r3, r3, #6
 8004960:	431a      	orrs	r2, r3
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004966:	085b      	lsrs	r3, r3, #1
 8004968:	3b01      	subs	r3, #1
 800496a:	041b      	lsls	r3, r3, #16
 800496c:	431a      	orrs	r2, r3
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004972:	061b      	lsls	r3, r3, #24
 8004974:	4933      	ldr	r1, [pc, #204]	; (8004a44 <HAL_RCC_OscConfig+0x4d8>)
 8004976:	4313      	orrs	r3, r2
 8004978:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800497a:	4b33      	ldr	r3, [pc, #204]	; (8004a48 <HAL_RCC_OscConfig+0x4dc>)
 800497c:	2201      	movs	r2, #1
 800497e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004980:	f7fe fe94 	bl	80036ac <HAL_GetTick>
 8004984:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004986:	e008      	b.n	800499a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004988:	f7fe fe90 	bl	80036ac <HAL_GetTick>
 800498c:	4602      	mov	r2, r0
 800498e:	693b      	ldr	r3, [r7, #16]
 8004990:	1ad3      	subs	r3, r2, r3
 8004992:	2b02      	cmp	r3, #2
 8004994:	d901      	bls.n	800499a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004996:	2303      	movs	r3, #3
 8004998:	e04d      	b.n	8004a36 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800499a:	4b2a      	ldr	r3, [pc, #168]	; (8004a44 <HAL_RCC_OscConfig+0x4d8>)
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d0f0      	beq.n	8004988 <HAL_RCC_OscConfig+0x41c>
 80049a6:	e045      	b.n	8004a34 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049a8:	4b27      	ldr	r3, [pc, #156]	; (8004a48 <HAL_RCC_OscConfig+0x4dc>)
 80049aa:	2200      	movs	r2, #0
 80049ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049ae:	f7fe fe7d 	bl	80036ac <HAL_GetTick>
 80049b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049b4:	e008      	b.n	80049c8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80049b6:	f7fe fe79 	bl	80036ac <HAL_GetTick>
 80049ba:	4602      	mov	r2, r0
 80049bc:	693b      	ldr	r3, [r7, #16]
 80049be:	1ad3      	subs	r3, r2, r3
 80049c0:	2b02      	cmp	r3, #2
 80049c2:	d901      	bls.n	80049c8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80049c4:	2303      	movs	r3, #3
 80049c6:	e036      	b.n	8004a36 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049c8:	4b1e      	ldr	r3, [pc, #120]	; (8004a44 <HAL_RCC_OscConfig+0x4d8>)
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d1f0      	bne.n	80049b6 <HAL_RCC_OscConfig+0x44a>
 80049d4:	e02e      	b.n	8004a34 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	699b      	ldr	r3, [r3, #24]
 80049da:	2b01      	cmp	r3, #1
 80049dc:	d101      	bne.n	80049e2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80049de:	2301      	movs	r3, #1
 80049e0:	e029      	b.n	8004a36 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80049e2:	4b18      	ldr	r3, [pc, #96]	; (8004a44 <HAL_RCC_OscConfig+0x4d8>)
 80049e4:	685b      	ldr	r3, [r3, #4]
 80049e6:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	69db      	ldr	r3, [r3, #28]
 80049f2:	429a      	cmp	r2, r3
 80049f4:	d11c      	bne.n	8004a30 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a00:	429a      	cmp	r2, r3
 8004a02:	d115      	bne.n	8004a30 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004a04:	68fa      	ldr	r2, [r7, #12]
 8004a06:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004a0a:	4013      	ands	r3, r2
 8004a0c:	687a      	ldr	r2, [r7, #4]
 8004a0e:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004a10:	4293      	cmp	r3, r2
 8004a12:	d10d      	bne.n	8004a30 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004a1e:	429a      	cmp	r2, r3
 8004a20:	d106      	bne.n	8004a30 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004a2c:	429a      	cmp	r2, r3
 8004a2e:	d001      	beq.n	8004a34 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8004a30:	2301      	movs	r3, #1
 8004a32:	e000      	b.n	8004a36 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8004a34:	2300      	movs	r3, #0
}
 8004a36:	4618      	mov	r0, r3
 8004a38:	3718      	adds	r7, #24
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	bd80      	pop	{r7, pc}
 8004a3e:	bf00      	nop
 8004a40:	40007000 	.word	0x40007000
 8004a44:	40023800 	.word	0x40023800
 8004a48:	42470060 	.word	0x42470060

08004a4c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	b084      	sub	sp, #16
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
 8004a54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d101      	bne.n	8004a60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004a5c:	2301      	movs	r3, #1
 8004a5e:	e0cc      	b.n	8004bfa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004a60:	4b68      	ldr	r3, [pc, #416]	; (8004c04 <HAL_RCC_ClockConfig+0x1b8>)
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f003 030f 	and.w	r3, r3, #15
 8004a68:	683a      	ldr	r2, [r7, #0]
 8004a6a:	429a      	cmp	r2, r3
 8004a6c:	d90c      	bls.n	8004a88 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a6e:	4b65      	ldr	r3, [pc, #404]	; (8004c04 <HAL_RCC_ClockConfig+0x1b8>)
 8004a70:	683a      	ldr	r2, [r7, #0]
 8004a72:	b2d2      	uxtb	r2, r2
 8004a74:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a76:	4b63      	ldr	r3, [pc, #396]	; (8004c04 <HAL_RCC_ClockConfig+0x1b8>)
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f003 030f 	and.w	r3, r3, #15
 8004a7e:	683a      	ldr	r2, [r7, #0]
 8004a80:	429a      	cmp	r2, r3
 8004a82:	d001      	beq.n	8004a88 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004a84:	2301      	movs	r3, #1
 8004a86:	e0b8      	b.n	8004bfa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f003 0302 	and.w	r3, r3, #2
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d020      	beq.n	8004ad6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f003 0304 	and.w	r3, r3, #4
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d005      	beq.n	8004aac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004aa0:	4b59      	ldr	r3, [pc, #356]	; (8004c08 <HAL_RCC_ClockConfig+0x1bc>)
 8004aa2:	689b      	ldr	r3, [r3, #8]
 8004aa4:	4a58      	ldr	r2, [pc, #352]	; (8004c08 <HAL_RCC_ClockConfig+0x1bc>)
 8004aa6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004aaa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f003 0308 	and.w	r3, r3, #8
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d005      	beq.n	8004ac4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004ab8:	4b53      	ldr	r3, [pc, #332]	; (8004c08 <HAL_RCC_ClockConfig+0x1bc>)
 8004aba:	689b      	ldr	r3, [r3, #8]
 8004abc:	4a52      	ldr	r2, [pc, #328]	; (8004c08 <HAL_RCC_ClockConfig+0x1bc>)
 8004abe:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004ac2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ac4:	4b50      	ldr	r3, [pc, #320]	; (8004c08 <HAL_RCC_ClockConfig+0x1bc>)
 8004ac6:	689b      	ldr	r3, [r3, #8]
 8004ac8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	689b      	ldr	r3, [r3, #8]
 8004ad0:	494d      	ldr	r1, [pc, #308]	; (8004c08 <HAL_RCC_ClockConfig+0x1bc>)
 8004ad2:	4313      	orrs	r3, r2
 8004ad4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f003 0301 	and.w	r3, r3, #1
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d044      	beq.n	8004b6c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	685b      	ldr	r3, [r3, #4]
 8004ae6:	2b01      	cmp	r3, #1
 8004ae8:	d107      	bne.n	8004afa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004aea:	4b47      	ldr	r3, [pc, #284]	; (8004c08 <HAL_RCC_ClockConfig+0x1bc>)
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d119      	bne.n	8004b2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004af6:	2301      	movs	r3, #1
 8004af8:	e07f      	b.n	8004bfa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	685b      	ldr	r3, [r3, #4]
 8004afe:	2b02      	cmp	r3, #2
 8004b00:	d003      	beq.n	8004b0a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004b06:	2b03      	cmp	r3, #3
 8004b08:	d107      	bne.n	8004b1a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b0a:	4b3f      	ldr	r3, [pc, #252]	; (8004c08 <HAL_RCC_ClockConfig+0x1bc>)
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d109      	bne.n	8004b2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b16:	2301      	movs	r3, #1
 8004b18:	e06f      	b.n	8004bfa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b1a:	4b3b      	ldr	r3, [pc, #236]	; (8004c08 <HAL_RCC_ClockConfig+0x1bc>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f003 0302 	and.w	r3, r3, #2
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d101      	bne.n	8004b2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b26:	2301      	movs	r3, #1
 8004b28:	e067      	b.n	8004bfa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004b2a:	4b37      	ldr	r3, [pc, #220]	; (8004c08 <HAL_RCC_ClockConfig+0x1bc>)
 8004b2c:	689b      	ldr	r3, [r3, #8]
 8004b2e:	f023 0203 	bic.w	r2, r3, #3
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	685b      	ldr	r3, [r3, #4]
 8004b36:	4934      	ldr	r1, [pc, #208]	; (8004c08 <HAL_RCC_ClockConfig+0x1bc>)
 8004b38:	4313      	orrs	r3, r2
 8004b3a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004b3c:	f7fe fdb6 	bl	80036ac <HAL_GetTick>
 8004b40:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b42:	e00a      	b.n	8004b5a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b44:	f7fe fdb2 	bl	80036ac <HAL_GetTick>
 8004b48:	4602      	mov	r2, r0
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	1ad3      	subs	r3, r2, r3
 8004b4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b52:	4293      	cmp	r3, r2
 8004b54:	d901      	bls.n	8004b5a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004b56:	2303      	movs	r3, #3
 8004b58:	e04f      	b.n	8004bfa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b5a:	4b2b      	ldr	r3, [pc, #172]	; (8004c08 <HAL_RCC_ClockConfig+0x1bc>)
 8004b5c:	689b      	ldr	r3, [r3, #8]
 8004b5e:	f003 020c 	and.w	r2, r3, #12
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	685b      	ldr	r3, [r3, #4]
 8004b66:	009b      	lsls	r3, r3, #2
 8004b68:	429a      	cmp	r2, r3
 8004b6a:	d1eb      	bne.n	8004b44 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004b6c:	4b25      	ldr	r3, [pc, #148]	; (8004c04 <HAL_RCC_ClockConfig+0x1b8>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f003 030f 	and.w	r3, r3, #15
 8004b74:	683a      	ldr	r2, [r7, #0]
 8004b76:	429a      	cmp	r2, r3
 8004b78:	d20c      	bcs.n	8004b94 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b7a:	4b22      	ldr	r3, [pc, #136]	; (8004c04 <HAL_RCC_ClockConfig+0x1b8>)
 8004b7c:	683a      	ldr	r2, [r7, #0]
 8004b7e:	b2d2      	uxtb	r2, r2
 8004b80:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b82:	4b20      	ldr	r3, [pc, #128]	; (8004c04 <HAL_RCC_ClockConfig+0x1b8>)
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f003 030f 	and.w	r3, r3, #15
 8004b8a:	683a      	ldr	r2, [r7, #0]
 8004b8c:	429a      	cmp	r2, r3
 8004b8e:	d001      	beq.n	8004b94 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004b90:	2301      	movs	r3, #1
 8004b92:	e032      	b.n	8004bfa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f003 0304 	and.w	r3, r3, #4
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d008      	beq.n	8004bb2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004ba0:	4b19      	ldr	r3, [pc, #100]	; (8004c08 <HAL_RCC_ClockConfig+0x1bc>)
 8004ba2:	689b      	ldr	r3, [r3, #8]
 8004ba4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	68db      	ldr	r3, [r3, #12]
 8004bac:	4916      	ldr	r1, [pc, #88]	; (8004c08 <HAL_RCC_ClockConfig+0x1bc>)
 8004bae:	4313      	orrs	r3, r2
 8004bb0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f003 0308 	and.w	r3, r3, #8
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d009      	beq.n	8004bd2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004bbe:	4b12      	ldr	r3, [pc, #72]	; (8004c08 <HAL_RCC_ClockConfig+0x1bc>)
 8004bc0:	689b      	ldr	r3, [r3, #8]
 8004bc2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	691b      	ldr	r3, [r3, #16]
 8004bca:	00db      	lsls	r3, r3, #3
 8004bcc:	490e      	ldr	r1, [pc, #56]	; (8004c08 <HAL_RCC_ClockConfig+0x1bc>)
 8004bce:	4313      	orrs	r3, r2
 8004bd0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004bd2:	f000 f821 	bl	8004c18 <HAL_RCC_GetSysClockFreq>
 8004bd6:	4602      	mov	r2, r0
 8004bd8:	4b0b      	ldr	r3, [pc, #44]	; (8004c08 <HAL_RCC_ClockConfig+0x1bc>)
 8004bda:	689b      	ldr	r3, [r3, #8]
 8004bdc:	091b      	lsrs	r3, r3, #4
 8004bde:	f003 030f 	and.w	r3, r3, #15
 8004be2:	490a      	ldr	r1, [pc, #40]	; (8004c0c <HAL_RCC_ClockConfig+0x1c0>)
 8004be4:	5ccb      	ldrb	r3, [r1, r3]
 8004be6:	fa22 f303 	lsr.w	r3, r2, r3
 8004bea:	4a09      	ldr	r2, [pc, #36]	; (8004c10 <HAL_RCC_ClockConfig+0x1c4>)
 8004bec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004bee:	4b09      	ldr	r3, [pc, #36]	; (8004c14 <HAL_RCC_ClockConfig+0x1c8>)
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	4618      	mov	r0, r3
 8004bf4:	f7fe fd16 	bl	8003624 <HAL_InitTick>

  return HAL_OK;
 8004bf8:	2300      	movs	r3, #0
}
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	3710      	adds	r7, #16
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	bd80      	pop	{r7, pc}
 8004c02:	bf00      	nop
 8004c04:	40023c00 	.word	0x40023c00
 8004c08:	40023800 	.word	0x40023800
 8004c0c:	080070f4 	.word	0x080070f4
 8004c10:	20012c04 	.word	0x20012c04
 8004c14:	20012c08 	.word	0x20012c08

08004c18 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c18:	b5b0      	push	{r4, r5, r7, lr}
 8004c1a:	b084      	sub	sp, #16
 8004c1c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004c1e:	2100      	movs	r1, #0
 8004c20:	6079      	str	r1, [r7, #4]
 8004c22:	2100      	movs	r1, #0
 8004c24:	60f9      	str	r1, [r7, #12]
 8004c26:	2100      	movs	r1, #0
 8004c28:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004c2a:	2100      	movs	r1, #0
 8004c2c:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004c2e:	4952      	ldr	r1, [pc, #328]	; (8004d78 <HAL_RCC_GetSysClockFreq+0x160>)
 8004c30:	6889      	ldr	r1, [r1, #8]
 8004c32:	f001 010c 	and.w	r1, r1, #12
 8004c36:	2908      	cmp	r1, #8
 8004c38:	d00d      	beq.n	8004c56 <HAL_RCC_GetSysClockFreq+0x3e>
 8004c3a:	2908      	cmp	r1, #8
 8004c3c:	f200 8094 	bhi.w	8004d68 <HAL_RCC_GetSysClockFreq+0x150>
 8004c40:	2900      	cmp	r1, #0
 8004c42:	d002      	beq.n	8004c4a <HAL_RCC_GetSysClockFreq+0x32>
 8004c44:	2904      	cmp	r1, #4
 8004c46:	d003      	beq.n	8004c50 <HAL_RCC_GetSysClockFreq+0x38>
 8004c48:	e08e      	b.n	8004d68 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004c4a:	4b4c      	ldr	r3, [pc, #304]	; (8004d7c <HAL_RCC_GetSysClockFreq+0x164>)
 8004c4c:	60bb      	str	r3, [r7, #8]
       break;
 8004c4e:	e08e      	b.n	8004d6e <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004c50:	4b4b      	ldr	r3, [pc, #300]	; (8004d80 <HAL_RCC_GetSysClockFreq+0x168>)
 8004c52:	60bb      	str	r3, [r7, #8]
      break;
 8004c54:	e08b      	b.n	8004d6e <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004c56:	4948      	ldr	r1, [pc, #288]	; (8004d78 <HAL_RCC_GetSysClockFreq+0x160>)
 8004c58:	6849      	ldr	r1, [r1, #4]
 8004c5a:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8004c5e:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004c60:	4945      	ldr	r1, [pc, #276]	; (8004d78 <HAL_RCC_GetSysClockFreq+0x160>)
 8004c62:	6849      	ldr	r1, [r1, #4]
 8004c64:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8004c68:	2900      	cmp	r1, #0
 8004c6a:	d024      	beq.n	8004cb6 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c6c:	4942      	ldr	r1, [pc, #264]	; (8004d78 <HAL_RCC_GetSysClockFreq+0x160>)
 8004c6e:	6849      	ldr	r1, [r1, #4]
 8004c70:	0989      	lsrs	r1, r1, #6
 8004c72:	4608      	mov	r0, r1
 8004c74:	f04f 0100 	mov.w	r1, #0
 8004c78:	f240 14ff 	movw	r4, #511	; 0x1ff
 8004c7c:	f04f 0500 	mov.w	r5, #0
 8004c80:	ea00 0204 	and.w	r2, r0, r4
 8004c84:	ea01 0305 	and.w	r3, r1, r5
 8004c88:	493d      	ldr	r1, [pc, #244]	; (8004d80 <HAL_RCC_GetSysClockFreq+0x168>)
 8004c8a:	fb01 f003 	mul.w	r0, r1, r3
 8004c8e:	2100      	movs	r1, #0
 8004c90:	fb01 f102 	mul.w	r1, r1, r2
 8004c94:	1844      	adds	r4, r0, r1
 8004c96:	493a      	ldr	r1, [pc, #232]	; (8004d80 <HAL_RCC_GetSysClockFreq+0x168>)
 8004c98:	fba2 0101 	umull	r0, r1, r2, r1
 8004c9c:	1863      	adds	r3, r4, r1
 8004c9e:	4619      	mov	r1, r3
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	461a      	mov	r2, r3
 8004ca4:	f04f 0300 	mov.w	r3, #0
 8004ca8:	f7fb faa8 	bl	80001fc <__aeabi_uldivmod>
 8004cac:	4602      	mov	r2, r0
 8004cae:	460b      	mov	r3, r1
 8004cb0:	4613      	mov	r3, r2
 8004cb2:	60fb      	str	r3, [r7, #12]
 8004cb4:	e04a      	b.n	8004d4c <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004cb6:	4b30      	ldr	r3, [pc, #192]	; (8004d78 <HAL_RCC_GetSysClockFreq+0x160>)
 8004cb8:	685b      	ldr	r3, [r3, #4]
 8004cba:	099b      	lsrs	r3, r3, #6
 8004cbc:	461a      	mov	r2, r3
 8004cbe:	f04f 0300 	mov.w	r3, #0
 8004cc2:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004cc6:	f04f 0100 	mov.w	r1, #0
 8004cca:	ea02 0400 	and.w	r4, r2, r0
 8004cce:	ea03 0501 	and.w	r5, r3, r1
 8004cd2:	4620      	mov	r0, r4
 8004cd4:	4629      	mov	r1, r5
 8004cd6:	f04f 0200 	mov.w	r2, #0
 8004cda:	f04f 0300 	mov.w	r3, #0
 8004cde:	014b      	lsls	r3, r1, #5
 8004ce0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004ce4:	0142      	lsls	r2, r0, #5
 8004ce6:	4610      	mov	r0, r2
 8004ce8:	4619      	mov	r1, r3
 8004cea:	1b00      	subs	r0, r0, r4
 8004cec:	eb61 0105 	sbc.w	r1, r1, r5
 8004cf0:	f04f 0200 	mov.w	r2, #0
 8004cf4:	f04f 0300 	mov.w	r3, #0
 8004cf8:	018b      	lsls	r3, r1, #6
 8004cfa:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004cfe:	0182      	lsls	r2, r0, #6
 8004d00:	1a12      	subs	r2, r2, r0
 8004d02:	eb63 0301 	sbc.w	r3, r3, r1
 8004d06:	f04f 0000 	mov.w	r0, #0
 8004d0a:	f04f 0100 	mov.w	r1, #0
 8004d0e:	00d9      	lsls	r1, r3, #3
 8004d10:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004d14:	00d0      	lsls	r0, r2, #3
 8004d16:	4602      	mov	r2, r0
 8004d18:	460b      	mov	r3, r1
 8004d1a:	1912      	adds	r2, r2, r4
 8004d1c:	eb45 0303 	adc.w	r3, r5, r3
 8004d20:	f04f 0000 	mov.w	r0, #0
 8004d24:	f04f 0100 	mov.w	r1, #0
 8004d28:	0299      	lsls	r1, r3, #10
 8004d2a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004d2e:	0290      	lsls	r0, r2, #10
 8004d30:	4602      	mov	r2, r0
 8004d32:	460b      	mov	r3, r1
 8004d34:	4610      	mov	r0, r2
 8004d36:	4619      	mov	r1, r3
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	461a      	mov	r2, r3
 8004d3c:	f04f 0300 	mov.w	r3, #0
 8004d40:	f7fb fa5c 	bl	80001fc <__aeabi_uldivmod>
 8004d44:	4602      	mov	r2, r0
 8004d46:	460b      	mov	r3, r1
 8004d48:	4613      	mov	r3, r2
 8004d4a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004d4c:	4b0a      	ldr	r3, [pc, #40]	; (8004d78 <HAL_RCC_GetSysClockFreq+0x160>)
 8004d4e:	685b      	ldr	r3, [r3, #4]
 8004d50:	0c1b      	lsrs	r3, r3, #16
 8004d52:	f003 0303 	and.w	r3, r3, #3
 8004d56:	3301      	adds	r3, #1
 8004d58:	005b      	lsls	r3, r3, #1
 8004d5a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004d5c:	68fa      	ldr	r2, [r7, #12]
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d64:	60bb      	str	r3, [r7, #8]
      break;
 8004d66:	e002      	b.n	8004d6e <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004d68:	4b04      	ldr	r3, [pc, #16]	; (8004d7c <HAL_RCC_GetSysClockFreq+0x164>)
 8004d6a:	60bb      	str	r3, [r7, #8]
      break;
 8004d6c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d6e:	68bb      	ldr	r3, [r7, #8]
}
 8004d70:	4618      	mov	r0, r3
 8004d72:	3710      	adds	r7, #16
 8004d74:	46bd      	mov	sp, r7
 8004d76:	bdb0      	pop	{r4, r5, r7, pc}
 8004d78:	40023800 	.word	0x40023800
 8004d7c:	00f42400 	.word	0x00f42400
 8004d80:	017d7840 	.word	0x017d7840

08004d84 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d84:	b480      	push	{r7}
 8004d86:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d88:	4b03      	ldr	r3, [pc, #12]	; (8004d98 <HAL_RCC_GetHCLKFreq+0x14>)
 8004d8a:	681b      	ldr	r3, [r3, #0]
}
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d94:	4770      	bx	lr
 8004d96:	bf00      	nop
 8004d98:	20012c04 	.word	0x20012c04

08004d9c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004da0:	f7ff fff0 	bl	8004d84 <HAL_RCC_GetHCLKFreq>
 8004da4:	4602      	mov	r2, r0
 8004da6:	4b05      	ldr	r3, [pc, #20]	; (8004dbc <HAL_RCC_GetPCLK1Freq+0x20>)
 8004da8:	689b      	ldr	r3, [r3, #8]
 8004daa:	0a9b      	lsrs	r3, r3, #10
 8004dac:	f003 0307 	and.w	r3, r3, #7
 8004db0:	4903      	ldr	r1, [pc, #12]	; (8004dc0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004db2:	5ccb      	ldrb	r3, [r1, r3]
 8004db4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004db8:	4618      	mov	r0, r3
 8004dba:	bd80      	pop	{r7, pc}
 8004dbc:	40023800 	.word	0x40023800
 8004dc0:	08007104 	.word	0x08007104

08004dc4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004dc8:	f7ff ffdc 	bl	8004d84 <HAL_RCC_GetHCLKFreq>
 8004dcc:	4602      	mov	r2, r0
 8004dce:	4b05      	ldr	r3, [pc, #20]	; (8004de4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004dd0:	689b      	ldr	r3, [r3, #8]
 8004dd2:	0b5b      	lsrs	r3, r3, #13
 8004dd4:	f003 0307 	and.w	r3, r3, #7
 8004dd8:	4903      	ldr	r1, [pc, #12]	; (8004de8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004dda:	5ccb      	ldrb	r3, [r1, r3]
 8004ddc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004de0:	4618      	mov	r0, r3
 8004de2:	bd80      	pop	{r7, pc}
 8004de4:	40023800 	.word	0x40023800
 8004de8:	08007104 	.word	0x08007104

08004dec <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b086      	sub	sp, #24
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004df4:	2300      	movs	r3, #0
 8004df6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004df8:	2300      	movs	r3, #0
 8004dfa:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f003 0301 	and.w	r3, r3, #1
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d10b      	bne.n	8004e20 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d105      	bne.n	8004e20 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d075      	beq.n	8004f0c <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004e20:	4bad      	ldr	r3, [pc, #692]	; (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8004e22:	2200      	movs	r2, #0
 8004e24:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004e26:	f7fe fc41 	bl	80036ac <HAL_GetTick>
 8004e2a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004e2c:	e008      	b.n	8004e40 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004e2e:	f7fe fc3d 	bl	80036ac <HAL_GetTick>
 8004e32:	4602      	mov	r2, r0
 8004e34:	697b      	ldr	r3, [r7, #20]
 8004e36:	1ad3      	subs	r3, r2, r3
 8004e38:	2b02      	cmp	r3, #2
 8004e3a:	d901      	bls.n	8004e40 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004e3c:	2303      	movs	r3, #3
 8004e3e:	e18b      	b.n	8005158 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004e40:	4ba6      	ldr	r3, [pc, #664]	; (80050dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d1f0      	bne.n	8004e2e <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f003 0301 	and.w	r3, r3, #1
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d009      	beq.n	8004e6c <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	685b      	ldr	r3, [r3, #4]
 8004e5c:	019a      	lsls	r2, r3, #6
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	689b      	ldr	r3, [r3, #8]
 8004e62:	071b      	lsls	r3, r3, #28
 8004e64:	499d      	ldr	r1, [pc, #628]	; (80050dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004e66:	4313      	orrs	r3, r2
 8004e68:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f003 0302 	and.w	r3, r3, #2
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d01f      	beq.n	8004eb8 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004e78:	4b98      	ldr	r3, [pc, #608]	; (80050dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004e7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004e7e:	0f1b      	lsrs	r3, r3, #28
 8004e80:	f003 0307 	and.w	r3, r3, #7
 8004e84:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	685b      	ldr	r3, [r3, #4]
 8004e8a:	019a      	lsls	r2, r3, #6
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	68db      	ldr	r3, [r3, #12]
 8004e90:	061b      	lsls	r3, r3, #24
 8004e92:	431a      	orrs	r2, r3
 8004e94:	693b      	ldr	r3, [r7, #16]
 8004e96:	071b      	lsls	r3, r3, #28
 8004e98:	4990      	ldr	r1, [pc, #576]	; (80050dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004e9a:	4313      	orrs	r3, r2
 8004e9c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004ea0:	4b8e      	ldr	r3, [pc, #568]	; (80050dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004ea2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004ea6:	f023 021f 	bic.w	r2, r3, #31
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	69db      	ldr	r3, [r3, #28]
 8004eae:	3b01      	subs	r3, #1
 8004eb0:	498a      	ldr	r1, [pc, #552]	; (80050dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004eb2:	4313      	orrs	r3, r2
 8004eb4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d00d      	beq.n	8004ee0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	685b      	ldr	r3, [r3, #4]
 8004ec8:	019a      	lsls	r2, r3, #6
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	68db      	ldr	r3, [r3, #12]
 8004ece:	061b      	lsls	r3, r3, #24
 8004ed0:	431a      	orrs	r2, r3
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	689b      	ldr	r3, [r3, #8]
 8004ed6:	071b      	lsls	r3, r3, #28
 8004ed8:	4980      	ldr	r1, [pc, #512]	; (80050dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004eda:	4313      	orrs	r3, r2
 8004edc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004ee0:	4b7d      	ldr	r3, [pc, #500]	; (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8004ee2:	2201      	movs	r2, #1
 8004ee4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004ee6:	f7fe fbe1 	bl	80036ac <HAL_GetTick>
 8004eea:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004eec:	e008      	b.n	8004f00 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004eee:	f7fe fbdd 	bl	80036ac <HAL_GetTick>
 8004ef2:	4602      	mov	r2, r0
 8004ef4:	697b      	ldr	r3, [r7, #20]
 8004ef6:	1ad3      	subs	r3, r2, r3
 8004ef8:	2b02      	cmp	r3, #2
 8004efa:	d901      	bls.n	8004f00 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004efc:	2303      	movs	r3, #3
 8004efe:	e12b      	b.n	8005158 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004f00:	4b76      	ldr	r3, [pc, #472]	; (80050dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d0f0      	beq.n	8004eee <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f003 0304 	and.w	r3, r3, #4
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d105      	bne.n	8004f24 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d079      	beq.n	8005018 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004f24:	4b6e      	ldr	r3, [pc, #440]	; (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004f26:	2200      	movs	r2, #0
 8004f28:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004f2a:	f7fe fbbf 	bl	80036ac <HAL_GetTick>
 8004f2e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004f30:	e008      	b.n	8004f44 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8004f32:	f7fe fbbb 	bl	80036ac <HAL_GetTick>
 8004f36:	4602      	mov	r2, r0
 8004f38:	697b      	ldr	r3, [r7, #20]
 8004f3a:	1ad3      	subs	r3, r2, r3
 8004f3c:	2b02      	cmp	r3, #2
 8004f3e:	d901      	bls.n	8004f44 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004f40:	2303      	movs	r3, #3
 8004f42:	e109      	b.n	8005158 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004f44:	4b65      	ldr	r3, [pc, #404]	; (80050dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004f4c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004f50:	d0ef      	beq.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f003 0304 	and.w	r3, r3, #4
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d020      	beq.n	8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004f5e:	4b5f      	ldr	r3, [pc, #380]	; (80050dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004f60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f64:	0f1b      	lsrs	r3, r3, #28
 8004f66:	f003 0307 	and.w	r3, r3, #7
 8004f6a:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	691b      	ldr	r3, [r3, #16]
 8004f70:	019a      	lsls	r2, r3, #6
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	695b      	ldr	r3, [r3, #20]
 8004f76:	061b      	lsls	r3, r3, #24
 8004f78:	431a      	orrs	r2, r3
 8004f7a:	693b      	ldr	r3, [r7, #16]
 8004f7c:	071b      	lsls	r3, r3, #28
 8004f7e:	4957      	ldr	r1, [pc, #348]	; (80050dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004f80:	4313      	orrs	r3, r2
 8004f82:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004f86:	4b55      	ldr	r3, [pc, #340]	; (80050dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004f88:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004f8c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6a1b      	ldr	r3, [r3, #32]
 8004f94:	3b01      	subs	r3, #1
 8004f96:	021b      	lsls	r3, r3, #8
 8004f98:	4950      	ldr	r1, [pc, #320]	; (80050dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004f9a:	4313      	orrs	r3, r2
 8004f9c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f003 0308 	and.w	r3, r3, #8
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d01e      	beq.n	8004fea <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004fac:	4b4b      	ldr	r3, [pc, #300]	; (80050dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004fae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fb2:	0e1b      	lsrs	r3, r3, #24
 8004fb4:	f003 030f 	and.w	r3, r3, #15
 8004fb8:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	691b      	ldr	r3, [r3, #16]
 8004fbe:	019a      	lsls	r2, r3, #6
 8004fc0:	693b      	ldr	r3, [r7, #16]
 8004fc2:	061b      	lsls	r3, r3, #24
 8004fc4:	431a      	orrs	r2, r3
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	699b      	ldr	r3, [r3, #24]
 8004fca:	071b      	lsls	r3, r3, #28
 8004fcc:	4943      	ldr	r1, [pc, #268]	; (80050dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004fce:	4313      	orrs	r3, r2
 8004fd0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004fd4:	4b41      	ldr	r3, [pc, #260]	; (80050dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004fd6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004fda:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fe2:	493e      	ldr	r1, [pc, #248]	; (80050dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004fe4:	4313      	orrs	r3, r2
 8004fe6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004fea:	4b3d      	ldr	r3, [pc, #244]	; (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004fec:	2201      	movs	r2, #1
 8004fee:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004ff0:	f7fe fb5c 	bl	80036ac <HAL_GetTick>
 8004ff4:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004ff6:	e008      	b.n	800500a <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8004ff8:	f7fe fb58 	bl	80036ac <HAL_GetTick>
 8004ffc:	4602      	mov	r2, r0
 8004ffe:	697b      	ldr	r3, [r7, #20]
 8005000:	1ad3      	subs	r3, r2, r3
 8005002:	2b02      	cmp	r3, #2
 8005004:	d901      	bls.n	800500a <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005006:	2303      	movs	r3, #3
 8005008:	e0a6      	b.n	8005158 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800500a:	4b34      	ldr	r3, [pc, #208]	; (80050dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005012:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005016:	d1ef      	bne.n	8004ff8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f003 0320 	and.w	r3, r3, #32
 8005020:	2b00      	cmp	r3, #0
 8005022:	f000 808d 	beq.w	8005140 <HAL_RCCEx_PeriphCLKConfig+0x354>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005026:	2300      	movs	r3, #0
 8005028:	60fb      	str	r3, [r7, #12]
 800502a:	4b2c      	ldr	r3, [pc, #176]	; (80050dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800502c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800502e:	4a2b      	ldr	r2, [pc, #172]	; (80050dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005030:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005034:	6413      	str	r3, [r2, #64]	; 0x40
 8005036:	4b29      	ldr	r3, [pc, #164]	; (80050dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800503a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800503e:	60fb      	str	r3, [r7, #12]
 8005040:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005042:	4b28      	ldr	r3, [pc, #160]	; (80050e4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	4a27      	ldr	r2, [pc, #156]	; (80050e4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8005048:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800504c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800504e:	f7fe fb2d 	bl	80036ac <HAL_GetTick>
 8005052:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005054:	e008      	b.n	8005068 <HAL_RCCEx_PeriphCLKConfig+0x27c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005056:	f7fe fb29 	bl	80036ac <HAL_GetTick>
 800505a:	4602      	mov	r2, r0
 800505c:	697b      	ldr	r3, [r7, #20]
 800505e:	1ad3      	subs	r3, r2, r3
 8005060:	2b02      	cmp	r3, #2
 8005062:	d901      	bls.n	8005068 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      {
        return HAL_TIMEOUT;
 8005064:	2303      	movs	r3, #3
 8005066:	e077      	b.n	8005158 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005068:	4b1e      	ldr	r3, [pc, #120]	; (80050e4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005070:	2b00      	cmp	r3, #0
 8005072:	d0f0      	beq.n	8005056 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005074:	4b19      	ldr	r3, [pc, #100]	; (80050dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005076:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005078:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800507c:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800507e:	693b      	ldr	r3, [r7, #16]
 8005080:	2b00      	cmp	r3, #0
 8005082:	d039      	beq.n	80050f8 <HAL_RCCEx_PeriphCLKConfig+0x30c>
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005088:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800508c:	693a      	ldr	r2, [r7, #16]
 800508e:	429a      	cmp	r2, r3
 8005090:	d032      	beq.n	80050f8 <HAL_RCCEx_PeriphCLKConfig+0x30c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005092:	4b12      	ldr	r3, [pc, #72]	; (80050dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005094:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005096:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800509a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800509c:	4b12      	ldr	r3, [pc, #72]	; (80050e8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 800509e:	2201      	movs	r2, #1
 80050a0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80050a2:	4b11      	ldr	r3, [pc, #68]	; (80050e8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80050a4:	2200      	movs	r2, #0
 80050a6:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80050a8:	4a0c      	ldr	r2, [pc, #48]	; (80050dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80050aa:	693b      	ldr	r3, [r7, #16]
 80050ac:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80050ae:	4b0b      	ldr	r3, [pc, #44]	; (80050dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80050b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050b2:	f003 0301 	and.w	r3, r3, #1
 80050b6:	2b01      	cmp	r3, #1
 80050b8:	d11e      	bne.n	80050f8 <HAL_RCCEx_PeriphCLKConfig+0x30c>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80050ba:	f7fe faf7 	bl	80036ac <HAL_GetTick>
 80050be:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050c0:	e014      	b.n	80050ec <HAL_RCCEx_PeriphCLKConfig+0x300>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80050c2:	f7fe faf3 	bl	80036ac <HAL_GetTick>
 80050c6:	4602      	mov	r2, r0
 80050c8:	697b      	ldr	r3, [r7, #20]
 80050ca:	1ad3      	subs	r3, r2, r3
 80050cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80050d0:	4293      	cmp	r3, r2
 80050d2:	d90b      	bls.n	80050ec <HAL_RCCEx_PeriphCLKConfig+0x300>
          {
            return HAL_TIMEOUT;
 80050d4:	2303      	movs	r3, #3
 80050d6:	e03f      	b.n	8005158 <HAL_RCCEx_PeriphCLKConfig+0x36c>
 80050d8:	42470068 	.word	0x42470068
 80050dc:	40023800 	.word	0x40023800
 80050e0:	42470070 	.word	0x42470070
 80050e4:	40007000 	.word	0x40007000
 80050e8:	42470e40 	.word	0x42470e40
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050ec:	4b1c      	ldr	r3, [pc, #112]	; (8005160 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80050ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050f0:	f003 0302 	and.w	r3, r3, #2
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d0e4      	beq.n	80050c2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050fc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005100:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005104:	d10d      	bne.n	8005122 <HAL_RCCEx_PeriphCLKConfig+0x336>
 8005106:	4b16      	ldr	r3, [pc, #88]	; (8005160 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005108:	689b      	ldr	r3, [r3, #8]
 800510a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005112:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005116:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800511a:	4911      	ldr	r1, [pc, #68]	; (8005160 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800511c:	4313      	orrs	r3, r2
 800511e:	608b      	str	r3, [r1, #8]
 8005120:	e005      	b.n	800512e <HAL_RCCEx_PeriphCLKConfig+0x342>
 8005122:	4b0f      	ldr	r3, [pc, #60]	; (8005160 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005124:	689b      	ldr	r3, [r3, #8]
 8005126:	4a0e      	ldr	r2, [pc, #56]	; (8005160 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005128:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800512c:	6093      	str	r3, [r2, #8]
 800512e:	4b0c      	ldr	r3, [pc, #48]	; (8005160 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005130:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005136:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800513a:	4909      	ldr	r1, [pc, #36]	; (8005160 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800513c:	4313      	orrs	r3, r2
 800513e:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f003 0310 	and.w	r3, r3, #16
 8005148:	2b00      	cmp	r3, #0
 800514a:	d004      	beq.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0x36a>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8005152:	4b04      	ldr	r3, [pc, #16]	; (8005164 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8005154:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8005156:	2300      	movs	r3, #0
}
 8005158:	4618      	mov	r0, r3
 800515a:	3718      	adds	r7, #24
 800515c:	46bd      	mov	sp, r7
 800515e:	bd80      	pop	{r7, pc}
 8005160:	40023800 	.word	0x40023800
 8005164:	424711e0 	.word	0x424711e0

08005168 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b082      	sub	sp, #8
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2b00      	cmp	r3, #0
 8005174:	d101      	bne.n	800517a <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8005176:	2301      	movs	r3, #1
 8005178:	e083      	b.n	8005282 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	7f5b      	ldrb	r3, [r3, #29]
 800517e:	b2db      	uxtb	r3, r3
 8005180:	2b00      	cmp	r3, #0
 8005182:	d105      	bne.n	8005190 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2200      	movs	r2, #0
 8005188:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800518a:	6878      	ldr	r0, [r7, #4]
 800518c:	f7fe f8ee 	bl	800336c <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2202      	movs	r2, #2
 8005194:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	22ca      	movs	r2, #202	; 0xca
 800519c:	625a      	str	r2, [r3, #36]	; 0x24
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	2253      	movs	r2, #83	; 0x53
 80051a4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80051a6:	6878      	ldr	r0, [r7, #4]
 80051a8:	f000 f8e8 	bl	800537c <RTC_EnterInitMode>
 80051ac:	4603      	mov	r3, r0
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d008      	beq.n	80051c4 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	22ff      	movs	r2, #255	; 0xff
 80051b8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	2204      	movs	r2, #4
 80051be:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 80051c0:	2301      	movs	r3, #1
 80051c2:	e05e      	b.n	8005282 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	689b      	ldr	r3, [r3, #8]
 80051ca:	687a      	ldr	r2, [r7, #4]
 80051cc:	6812      	ldr	r2, [r2, #0]
 80051ce:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80051d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80051d6:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	6899      	ldr	r1, [r3, #8]
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	685a      	ldr	r2, [r3, #4]
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	691b      	ldr	r3, [r3, #16]
 80051e6:	431a      	orrs	r2, r3
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	695b      	ldr	r3, [r3, #20]
 80051ec:	431a      	orrs	r2, r3
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	430a      	orrs	r2, r1
 80051f4:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	687a      	ldr	r2, [r7, #4]
 80051fc:	68d2      	ldr	r2, [r2, #12]
 80051fe:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	6919      	ldr	r1, [r3, #16]
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	689b      	ldr	r3, [r3, #8]
 800520a:	041a      	lsls	r2, r3, #16
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	430a      	orrs	r2, r1
 8005212:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	68da      	ldr	r2, [r3, #12]
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005222:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	689b      	ldr	r3, [r3, #8]
 800522a:	f003 0320 	and.w	r3, r3, #32
 800522e:	2b00      	cmp	r3, #0
 8005230:	d10e      	bne.n	8005250 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005232:	6878      	ldr	r0, [r7, #4]
 8005234:	f000 f87a 	bl	800532c <HAL_RTC_WaitForSynchro>
 8005238:	4603      	mov	r3, r0
 800523a:	2b00      	cmp	r3, #0
 800523c:	d008      	beq.n	8005250 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	22ff      	movs	r2, #255	; 0xff
 8005244:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	2204      	movs	r2, #4
 800524a:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 800524c:	2301      	movs	r3, #1
 800524e:	e018      	b.n	8005282 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800525e:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	699a      	ldr	r2, [r3, #24]
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	430a      	orrs	r2, r1
 8005270:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	22ff      	movs	r2, #255	; 0xff
 8005278:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2201      	movs	r2, #1
 800527e:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8005280:	2300      	movs	r3, #0
  }
}
 8005282:	4618      	mov	r0, r3
 8005284:	3708      	adds	r7, #8
 8005286:	46bd      	mov	sp, r7
 8005288:	bd80      	pop	{r7, pc}
	...

0800528c <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 800528c:	b580      	push	{r7, lr}
 800528e:	b082      	sub	sp, #8
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != (uint32_t)RESET)
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	689b      	ldr	r3, [r3, #8]
 800529a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d012      	beq.n	80052c8 <HAL_RTC_AlarmIRQHandler+0x3c>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	68db      	ldr	r3, [r3, #12]
 80052a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d00b      	beq.n	80052c8 <HAL_RTC_AlarmIRQHandler+0x3c>
    {
      /* AlarmA callback */
    #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
    #else
      HAL_RTC_AlarmAEventCallback(hrtc);
 80052b0:	6878      	ldr	r0, [r7, #4]
 80052b2:	f000 f831 	bl	8005318 <HAL_RTC_AlarmAEventCallback>
    #endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRAF);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	68db      	ldr	r3, [r3, #12]
 80052bc:	b2da      	uxtb	r2, r3
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	f462 72c0 	orn	r2, r2, #384	; 0x180
 80052c6:	60da      	str	r2, [r3, #12]
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != (uint32_t)RESET)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	689b      	ldr	r3, [r3, #8]
 80052ce:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d012      	beq.n	80052fc <HAL_RTC_AlarmIRQHandler+0x70>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != (uint32_t)RESET)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	68db      	ldr	r3, [r3, #12]
 80052dc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d00b      	beq.n	80052fc <HAL_RTC_AlarmIRQHandler+0x70>
    {
      /* AlarmB callback */
    #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
    #else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 80052e4:	6878      	ldr	r0, [r7, #4]
 80052e6:	f000 f875 	bl	80053d4 <HAL_RTCEx_AlarmBEventCallback>
    #endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRBF);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	68db      	ldr	r3, [r3, #12]
 80052f0:	b2da      	uxtb	r2, r3
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f462 7220 	orn	r2, r2, #640	; 0x280
 80052fa:	60da      	str	r2, [r3, #12]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 80052fc:	4b05      	ldr	r3, [pc, #20]	; (8005314 <HAL_RTC_AlarmIRQHandler+0x88>)
 80052fe:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005302:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2201      	movs	r2, #1
 8005308:	775a      	strb	r2, [r3, #29]
}
 800530a:	bf00      	nop
 800530c:	3708      	adds	r7, #8
 800530e:	46bd      	mov	sp, r7
 8005310:	bd80      	pop	{r7, pc}
 8005312:	bf00      	nop
 8005314:	40013c00 	.word	0x40013c00

08005318 <HAL_RTC_AlarmAEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8005318:	b480      	push	{r7}
 800531a:	b083      	sub	sp, #12
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 8005320:	bf00      	nop
 8005322:	370c      	adds	r7, #12
 8005324:	46bd      	mov	sp, r7
 8005326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532a:	4770      	bx	lr

0800532c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800532c:	b580      	push	{r7, lr}
 800532e:	b084      	sub	sp, #16
 8005330:	af00      	add	r7, sp, #0
 8005332:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005334:	2300      	movs	r3, #0
 8005336:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	68da      	ldr	r2, [r3, #12]
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005346:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005348:	f7fe f9b0 	bl	80036ac <HAL_GetTick>
 800534c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800534e:	e009      	b.n	8005364 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005350:	f7fe f9ac 	bl	80036ac <HAL_GetTick>
 8005354:	4602      	mov	r2, r0
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	1ad3      	subs	r3, r2, r3
 800535a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800535e:	d901      	bls.n	8005364 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8005360:	2303      	movs	r3, #3
 8005362:	e007      	b.n	8005374 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	68db      	ldr	r3, [r3, #12]
 800536a:	f003 0320 	and.w	r3, r3, #32
 800536e:	2b00      	cmp	r3, #0
 8005370:	d0ee      	beq.n	8005350 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8005372:	2300      	movs	r3, #0
}
 8005374:	4618      	mov	r0, r3
 8005376:	3710      	adds	r7, #16
 8005378:	46bd      	mov	sp, r7
 800537a:	bd80      	pop	{r7, pc}

0800537c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800537c:	b580      	push	{r7, lr}
 800537e:	b084      	sub	sp, #16
 8005380:	af00      	add	r7, sp, #0
 8005382:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005384:	2300      	movs	r3, #0
 8005386:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	68db      	ldr	r3, [r3, #12]
 800538e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005392:	2b00      	cmp	r3, #0
 8005394:	d119      	bne.n	80053ca <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f04f 32ff 	mov.w	r2, #4294967295
 800539e:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80053a0:	f7fe f984 	bl	80036ac <HAL_GetTick>
 80053a4:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80053a6:	e009      	b.n	80053bc <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80053a8:	f7fe f980 	bl	80036ac <HAL_GetTick>
 80053ac:	4602      	mov	r2, r0
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	1ad3      	subs	r3, r2, r3
 80053b2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80053b6:	d901      	bls.n	80053bc <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 80053b8:	2303      	movs	r3, #3
 80053ba:	e007      	b.n	80053cc <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	68db      	ldr	r3, [r3, #12]
 80053c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d0ee      	beq.n	80053a8 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 80053ca:	2300      	movs	r3, #0
}
 80053cc:	4618      	mov	r0, r3
 80053ce:	3710      	adds	r7, #16
 80053d0:	46bd      	mov	sp, r7
 80053d2:	bd80      	pop	{r7, pc}

080053d4 <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 80053d4:	b480      	push	{r7}
 80053d6:	b083      	sub	sp, #12
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_AlarmBEventCallback could be implemented in the user file
   */
}
 80053dc:	bf00      	nop
 80053de:	370c      	adds	r7, #12
 80053e0:	46bd      	mov	sp, r7
 80053e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e6:	4770      	bx	lr

080053e8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80053e8:	b580      	push	{r7, lr}
 80053ea:	b082      	sub	sp, #8
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d101      	bne.n	80053fa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80053f6:	2301      	movs	r3, #1
 80053f8:	e056      	b.n	80054a8 <HAL_SPI_Init+0xc0>
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	2200      	movs	r2, #0
 80053fe:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005406:	b2db      	uxtb	r3, r3
 8005408:	2b00      	cmp	r3, #0
 800540a:	d106      	bne.n	800541a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2200      	movs	r2, #0
 8005410:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005414:	6878      	ldr	r0, [r7, #4]
 8005416:	f7fd ff39 	bl	800328c <HAL_SPI_MspInit>
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2202      	movs	r2, #2
 800541e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	681a      	ldr	r2, [r3, #0]
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005430:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	685a      	ldr	r2, [r3, #4]
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	689b      	ldr	r3, [r3, #8]
 800543a:	431a      	orrs	r2, r3
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	68db      	ldr	r3, [r3, #12]
 8005440:	431a      	orrs	r2, r3
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	691b      	ldr	r3, [r3, #16]
 8005446:	431a      	orrs	r2, r3
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	695b      	ldr	r3, [r3, #20]
 800544c:	431a      	orrs	r2, r3
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	699b      	ldr	r3, [r3, #24]
 8005452:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005456:	431a      	orrs	r2, r3
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	69db      	ldr	r3, [r3, #28]
 800545c:	431a      	orrs	r2, r3
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6a1b      	ldr	r3, [r3, #32]
 8005462:	ea42 0103 	orr.w	r1, r2, r3
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	430a      	orrs	r2, r1
 8005470:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	699b      	ldr	r3, [r3, #24]
 8005476:	0c1b      	lsrs	r3, r3, #16
 8005478:	f003 0104 	and.w	r1, r3, #4
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	430a      	orrs	r2, r1
 8005486:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	69da      	ldr	r2, [r3, #28]
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005496:	61da      	str	r2, [r3, #28]
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2200      	movs	r2, #0
 800549c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	2201      	movs	r2, #1
 80054a2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80054a6:	2300      	movs	r3, #0
}
 80054a8:	4618      	mov	r0, r3
 80054aa:	3708      	adds	r7, #8
 80054ac:	46bd      	mov	sp, r7
 80054ae:	bd80      	pop	{r7, pc}

080054b0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80054b0:	b580      	push	{r7, lr}
 80054b2:	b08a      	sub	sp, #40	; 0x28
 80054b4:	af02      	add	r7, sp, #8
 80054b6:	60f8      	str	r0, [r7, #12]
 80054b8:	60b9      	str	r1, [r7, #8]
 80054ba:	603b      	str	r3, [r7, #0]
 80054bc:	4613      	mov	r3, r2
 80054be:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 80054c0:	2300      	movs	r3, #0
 80054c2:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80054c4:	2300      	movs	r3, #0
 80054c6:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80054ce:	2b01      	cmp	r3, #1
 80054d0:	d101      	bne.n	80054d6 <HAL_SPI_Transmit+0x26>
 80054d2:	2302      	movs	r3, #2
 80054d4:	e125      	b.n	8005722 <HAL_SPI_Transmit+0x272>
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	2201      	movs	r2, #1
 80054da:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80054de:	f7fe f8e5 	bl	80036ac <HAL_GetTick>
 80054e2:	61b8      	str	r0, [r7, #24]

  if(hspi->State != HAL_SPI_STATE_READY)
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80054ea:	b2db      	uxtb	r3, r3
 80054ec:	2b01      	cmp	r3, #1
 80054ee:	d002      	beq.n	80054f6 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80054f0:	2302      	movs	r3, #2
 80054f2:	77fb      	strb	r3, [r7, #31]
    goto error;
 80054f4:	e10c      	b.n	8005710 <HAL_SPI_Transmit+0x260>
  }

  if((pData == NULL ) || (Size == 0))
 80054f6:	68bb      	ldr	r3, [r7, #8]
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d002      	beq.n	8005502 <HAL_SPI_Transmit+0x52>
 80054fc:	88fb      	ldrh	r3, [r7, #6]
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d102      	bne.n	8005508 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005502:	2301      	movs	r3, #1
 8005504:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005506:	e103      	b.n	8005710 <HAL_SPI_Transmit+0x260>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	2203      	movs	r2, #3
 800550c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	2200      	movs	r2, #0
 8005514:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	68ba      	ldr	r2, [r7, #8]
 800551a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	88fa      	ldrh	r2, [r7, #6]
 8005520:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	88fa      	ldrh	r2, [r7, #6]
 8005526:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	2200      	movs	r2, #0
 800552c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	2200      	movs	r2, #0
 8005532:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	2200      	movs	r2, #0
 8005538:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	2200      	movs	r2, #0
 800553e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	2200      	movs	r2, #0
 8005544:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	689b      	ldr	r3, [r3, #8]
 800554a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800554e:	d107      	bne.n	8005560 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	681a      	ldr	r2, [r3, #0]
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800555e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800556a:	2b40      	cmp	r3, #64	; 0x40
 800556c:	d007      	beq.n	800557e <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	681a      	ldr	r2, [r3, #0]
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800557c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	68db      	ldr	r3, [r3, #12]
 8005582:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005586:	d147      	bne.n	8005618 <HAL_SPI_Transmit+0x168>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	685b      	ldr	r3, [r3, #4]
 800558c:	2b00      	cmp	r3, #0
 800558e:	d004      	beq.n	800559a <HAL_SPI_Transmit+0xea>
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005594:	b29b      	uxth	r3, r3
 8005596:	2b01      	cmp	r3, #1
 8005598:	d138      	bne.n	800560c <HAL_SPI_Transmit+0x15c>
    {
      hspi->Instance->DR = *((uint16_t *)pData);
 800559a:	68bb      	ldr	r3, [r7, #8]
 800559c:	881a      	ldrh	r2, [r3, #0]
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	60da      	str	r2, [r3, #12]
      pData += sizeof(uint16_t);
 80055a4:	68bb      	ldr	r3, [r7, #8]
 80055a6:	3302      	adds	r3, #2
 80055a8:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80055ae:	b29b      	uxth	r3, r3
 80055b0:	3b01      	subs	r3, #1
 80055b2:	b29a      	uxth	r2, r3
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80055b8:	e028      	b.n	800560c <HAL_SPI_Transmit+0x15c>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	689b      	ldr	r3, [r3, #8]
 80055c0:	f003 0302 	and.w	r3, r3, #2
 80055c4:	2b02      	cmp	r3, #2
 80055c6:	d10f      	bne.n	80055e8 <HAL_SPI_Transmit+0x138>
      {
          hspi->Instance->DR = *((uint16_t *)pData);
 80055c8:	68bb      	ldr	r3, [r7, #8]
 80055ca:	881a      	ldrh	r2, [r3, #0]
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	60da      	str	r2, [r3, #12]
          pData += sizeof(uint16_t);
 80055d2:	68bb      	ldr	r3, [r7, #8]
 80055d4:	3302      	adds	r3, #2
 80055d6:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount--;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80055dc:	b29b      	uxth	r3, r3
 80055de:	3b01      	subs	r3, #1
 80055e0:	b29a      	uxth	r2, r3
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	86da      	strh	r2, [r3, #54]	; 0x36
 80055e6:	e011      	b.n	800560c <HAL_SPI_Transmit+0x15c>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80055e8:	683b      	ldr	r3, [r7, #0]
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d00b      	beq.n	8005606 <HAL_SPI_Transmit+0x156>
 80055ee:	683b      	ldr	r3, [r7, #0]
 80055f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055f4:	d00a      	beq.n	800560c <HAL_SPI_Transmit+0x15c>
 80055f6:	f7fe f859 	bl	80036ac <HAL_GetTick>
 80055fa:	4602      	mov	r2, r0
 80055fc:	69bb      	ldr	r3, [r7, #24]
 80055fe:	1ad3      	subs	r3, r2, r3
 8005600:	683a      	ldr	r2, [r7, #0]
 8005602:	429a      	cmp	r2, r3
 8005604:	d802      	bhi.n	800560c <HAL_SPI_Transmit+0x15c>
        {
          errorcode = HAL_TIMEOUT;
 8005606:	2303      	movs	r3, #3
 8005608:	77fb      	strb	r3, [r7, #31]
          goto error;
 800560a:	e081      	b.n	8005710 <HAL_SPI_Transmit+0x260>
    while (hspi->TxXferCount > 0U)
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005610:	b29b      	uxth	r3, r3
 8005612:	2b00      	cmp	r3, #0
 8005614:	d1d1      	bne.n	80055ba <HAL_SPI_Transmit+0x10a>
 8005616:	e048      	b.n	80056aa <HAL_SPI_Transmit+0x1fa>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE)|| (hspi->TxXferCount == 0x01))
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	685b      	ldr	r3, [r3, #4]
 800561c:	2b00      	cmp	r3, #0
 800561e:	d004      	beq.n	800562a <HAL_SPI_Transmit+0x17a>
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005624:	b29b      	uxth	r3, r3
 8005626:	2b01      	cmp	r3, #1
 8005628:	d13a      	bne.n	80056a0 <HAL_SPI_Transmit+0x1f0>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	330c      	adds	r3, #12
 8005630:	68ba      	ldr	r2, [r7, #8]
 8005632:	7812      	ldrb	r2, [r2, #0]
 8005634:	701a      	strb	r2, [r3, #0]
      pData += sizeof(uint8_t);
 8005636:	68bb      	ldr	r3, [r7, #8]
 8005638:	3301      	adds	r3, #1
 800563a:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005640:	b29b      	uxth	r3, r3
 8005642:	3b01      	subs	r3, #1
 8005644:	b29a      	uxth	r2, r3
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800564a:	e029      	b.n	80056a0 <HAL_SPI_Transmit+0x1f0>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	689b      	ldr	r3, [r3, #8]
 8005652:	f003 0302 	and.w	r3, r3, #2
 8005656:	2b02      	cmp	r3, #2
 8005658:	d110      	bne.n	800567c <HAL_SPI_Transmit+0x1cc>
      {
        *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	330c      	adds	r3, #12
 8005660:	68ba      	ldr	r2, [r7, #8]
 8005662:	7812      	ldrb	r2, [r2, #0]
 8005664:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 8005666:	68bb      	ldr	r3, [r7, #8]
 8005668:	3301      	adds	r3, #1
 800566a:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005670:	b29b      	uxth	r3, r3
 8005672:	3b01      	subs	r3, #1
 8005674:	b29a      	uxth	r2, r3
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	86da      	strh	r2, [r3, #54]	; 0x36
 800567a:	e011      	b.n	80056a0 <HAL_SPI_Transmit+0x1f0>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	2b00      	cmp	r3, #0
 8005680:	d00b      	beq.n	800569a <HAL_SPI_Transmit+0x1ea>
 8005682:	683b      	ldr	r3, [r7, #0]
 8005684:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005688:	d00a      	beq.n	80056a0 <HAL_SPI_Transmit+0x1f0>
 800568a:	f7fe f80f 	bl	80036ac <HAL_GetTick>
 800568e:	4602      	mov	r2, r0
 8005690:	69bb      	ldr	r3, [r7, #24]
 8005692:	1ad3      	subs	r3, r2, r3
 8005694:	683a      	ldr	r2, [r7, #0]
 8005696:	429a      	cmp	r2, r3
 8005698:	d802      	bhi.n	80056a0 <HAL_SPI_Transmit+0x1f0>
        {
          errorcode = HAL_TIMEOUT;
 800569a:	2303      	movs	r3, #3
 800569c:	77fb      	strb	r3, [r7, #31]
          goto error;
 800569e:	e037      	b.n	8005710 <HAL_SPI_Transmit+0x260>
    while (hspi->TxXferCount > 0U)
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80056a4:	b29b      	uxth	r3, r3
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d1d0      	bne.n	800564c <HAL_SPI_Transmit+0x19c>
      }
    }
  }

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 80056aa:	69bb      	ldr	r3, [r7, #24]
 80056ac:	9300      	str	r3, [sp, #0]
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	2201      	movs	r2, #1
 80056b2:	2102      	movs	r1, #2
 80056b4:	68f8      	ldr	r0, [r7, #12]
 80056b6:	f000 f838 	bl	800572a <SPI_WaitFlagStateUntilTimeout>
 80056ba:	4603      	mov	r3, r0
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d002      	beq.n	80056c6 <HAL_SPI_Transmit+0x216>
  {
    errorcode = HAL_TIMEOUT;
 80056c0:	2303      	movs	r3, #3
 80056c2:	77fb      	strb	r3, [r7, #31]
    goto error;
 80056c4:	e024      	b.n	8005710 <HAL_SPI_Transmit+0x260>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 80056c6:	69ba      	ldr	r2, [r7, #24]
 80056c8:	6839      	ldr	r1, [r7, #0]
 80056ca:	68f8      	ldr	r0, [r7, #12]
 80056cc:	f000 f896 	bl	80057fc <SPI_CheckFlag_BSY>
 80056d0:	4603      	mov	r3, r0
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d005      	beq.n	80056e2 <HAL_SPI_Transmit+0x232>
  {
    errorcode = HAL_ERROR;
 80056d6:	2301      	movs	r3, #1
 80056d8:	77fb      	strb	r3, [r7, #31]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	2220      	movs	r2, #32
 80056de:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80056e0:	e016      	b.n	8005710 <HAL_SPI_Transmit+0x260>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	689b      	ldr	r3, [r3, #8]
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d10a      	bne.n	8005700 <HAL_SPI_Transmit+0x250>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80056ea:	2300      	movs	r3, #0
 80056ec:	617b      	str	r3, [r7, #20]
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	68db      	ldr	r3, [r3, #12]
 80056f4:	617b      	str	r3, [r7, #20]
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	689b      	ldr	r3, [r3, #8]
 80056fc:	617b      	str	r3, [r7, #20]
 80056fe:	697b      	ldr	r3, [r7, #20]
  {
     SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005704:	2b00      	cmp	r3, #0
 8005706:	d002      	beq.n	800570e <HAL_SPI_Transmit+0x25e>
  {
    errorcode = HAL_ERROR;
 8005708:	2301      	movs	r3, #1
 800570a:	77fb      	strb	r3, [r7, #31]
 800570c:	e000      	b.n	8005710 <HAL_SPI_Transmit+0x260>
  }

error:
 800570e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	2201      	movs	r2, #1
 8005714:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	2200      	movs	r2, #0
 800571c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005720:	7ffb      	ldrb	r3, [r7, #31]
}
 8005722:	4618      	mov	r0, r3
 8005724:	3720      	adds	r7, #32
 8005726:	46bd      	mov	sp, r7
 8005728:	bd80      	pop	{r7, pc}

0800572a <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout Timeout duration
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 800572a:	b580      	push	{r7, lr}
 800572c:	b084      	sub	sp, #16
 800572e:	af00      	add	r7, sp, #0
 8005730:	60f8      	str	r0, [r7, #12]
 8005732:	60b9      	str	r1, [r7, #8]
 8005734:	607a      	str	r2, [r7, #4]
 8005736:	603b      	str	r3, [r7, #0]
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8005738:	e04d      	b.n	80057d6 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if(Timeout != HAL_MAX_DELAY)
 800573a:	683b      	ldr	r3, [r7, #0]
 800573c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005740:	d049      	beq.n	80057d6 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 8005742:	683b      	ldr	r3, [r7, #0]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d007      	beq.n	8005758 <SPI_WaitFlagStateUntilTimeout+0x2e>
 8005748:	f7fd ffb0 	bl	80036ac <HAL_GetTick>
 800574c:	4602      	mov	r2, r0
 800574e:	69bb      	ldr	r3, [r7, #24]
 8005750:	1ad3      	subs	r3, r2, r3
 8005752:	683a      	ldr	r2, [r7, #0]
 8005754:	429a      	cmp	r2, r3
 8005756:	d83e      	bhi.n	80057d6 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	685a      	ldr	r2, [r3, #4]
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005766:	605a      	str	r2, [r3, #4]

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	685b      	ldr	r3, [r3, #4]
 800576c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005770:	d111      	bne.n	8005796 <SPI_WaitFlagStateUntilTimeout+0x6c>
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	689b      	ldr	r3, [r3, #8]
 8005776:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800577a:	d004      	beq.n	8005786 <SPI_WaitFlagStateUntilTimeout+0x5c>
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	689b      	ldr	r3, [r3, #8]
 8005780:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005784:	d107      	bne.n	8005796 <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	681a      	ldr	r2, [r3, #0]
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005794:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800579a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800579e:	d110      	bne.n	80057c2 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	6819      	ldr	r1, [r3, #0]
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681a      	ldr	r2, [r3, #0]
 80057aa:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 80057ae:	400b      	ands	r3, r1
 80057b0:	6013      	str	r3, [r2, #0]
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	681a      	ldr	r2, [r3, #0]
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80057c0:	601a      	str	r2, [r3, #0]
        }

        hspi->State= HAL_SPI_STATE_READY;
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	2201      	movs	r2, #1
 80057c6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	2200      	movs	r2, #0
 80057ce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80057d2:	2303      	movs	r3, #3
 80057d4:	e00e      	b.n	80057f4 <SPI_WaitFlagStateUntilTimeout+0xca>
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	689a      	ldr	r2, [r3, #8]
 80057dc:	68bb      	ldr	r3, [r7, #8]
 80057de:	4013      	ands	r3, r2
 80057e0:	68ba      	ldr	r2, [r7, #8]
 80057e2:	429a      	cmp	r2, r3
 80057e4:	d101      	bne.n	80057ea <SPI_WaitFlagStateUntilTimeout+0xc0>
 80057e6:	2201      	movs	r2, #1
 80057e8:	e000      	b.n	80057ec <SPI_WaitFlagStateUntilTimeout+0xc2>
 80057ea:	2200      	movs	r2, #0
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	429a      	cmp	r2, r3
 80057f0:	d1a3      	bne.n	800573a <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 80057f2:	2300      	movs	r3, #0
}
 80057f4:	4618      	mov	r0, r3
 80057f6:	3710      	adds	r7, #16
 80057f8:	46bd      	mov	sp, r7
 80057fa:	bd80      	pop	{r7, pc}

080057fc <SPI_CheckFlag_BSY>:
  * @param Timeout Timeout duration
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80057fc:	b580      	push	{r7, lr}
 80057fe:	b086      	sub	sp, #24
 8005800:	af02      	add	r7, sp, #8
 8005802:	60f8      	str	r0, [r7, #12]
 8005804:	60b9      	str	r1, [r7, #8]
 8005806:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	9300      	str	r3, [sp, #0]
 800580c:	68bb      	ldr	r3, [r7, #8]
 800580e:	2200      	movs	r2, #0
 8005810:	2180      	movs	r1, #128	; 0x80
 8005812:	68f8      	ldr	r0, [r7, #12]
 8005814:	f7ff ff89 	bl	800572a <SPI_WaitFlagStateUntilTimeout>
 8005818:	4603      	mov	r3, r0
 800581a:	2b00      	cmp	r3, #0
 800581c:	d007      	beq.n	800582e <SPI_CheckFlag_BSY+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005822:	f043 0220 	orr.w	r2, r3, #32
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800582a:	2303      	movs	r3, #3
 800582c:	e000      	b.n	8005830 <SPI_CheckFlag_BSY+0x34>
  }
  return HAL_OK;
 800582e:	2300      	movs	r3, #0
}
 8005830:	4618      	mov	r0, r3
 8005832:	3710      	adds	r7, #16
 8005834:	46bd      	mov	sp, r7
 8005836:	bd80      	pop	{r7, pc}

08005838 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005838:	b580      	push	{r7, lr}
 800583a:	b082      	sub	sp, #8
 800583c:	af00      	add	r7, sp, #0
 800583e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2b00      	cmp	r3, #0
 8005844:	d101      	bne.n	800584a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005846:	2301      	movs	r3, #1
 8005848:	e01d      	b.n	8005886 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005850:	b2db      	uxtb	r3, r3
 8005852:	2b00      	cmp	r3, #0
 8005854:	d106      	bne.n	8005864 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	2200      	movs	r2, #0
 800585a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800585e:	6878      	ldr	r0, [r7, #4]
 8005860:	f7fd fda0 	bl	80033a4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2202      	movs	r2, #2
 8005868:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681a      	ldr	r2, [r3, #0]
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	3304      	adds	r3, #4
 8005874:	4619      	mov	r1, r3
 8005876:	4610      	mov	r0, r2
 8005878:	f000 f968 	bl	8005b4c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2201      	movs	r2, #1
 8005880:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005884:	2300      	movs	r3, #0
}
 8005886:	4618      	mov	r0, r3
 8005888:	3708      	adds	r7, #8
 800588a:	46bd      	mov	sp, r7
 800588c:	bd80      	pop	{r7, pc}

0800588e <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800588e:	b480      	push	{r7}
 8005890:	b085      	sub	sp, #20
 8005892:	af00      	add	r7, sp, #0
 8005894:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	68da      	ldr	r2, [r3, #12]
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f042 0201 	orr.w	r2, r2, #1
 80058a4:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	689b      	ldr	r3, [r3, #8]
 80058ac:	f003 0307 	and.w	r3, r3, #7
 80058b0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	2b06      	cmp	r3, #6
 80058b6:	d007      	beq.n	80058c8 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	681a      	ldr	r2, [r3, #0]
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f042 0201 	orr.w	r2, r2, #1
 80058c6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80058c8:	2300      	movs	r3, #0
}
 80058ca:	4618      	mov	r0, r3
 80058cc:	3714      	adds	r7, #20
 80058ce:	46bd      	mov	sp, r7
 80058d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d4:	4770      	bx	lr

080058d6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80058d6:	b580      	push	{r7, lr}
 80058d8:	b082      	sub	sp, #8
 80058da:	af00      	add	r7, sp, #0
 80058dc:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	691b      	ldr	r3, [r3, #16]
 80058e4:	f003 0302 	and.w	r3, r3, #2
 80058e8:	2b02      	cmp	r3, #2
 80058ea:	d122      	bne.n	8005932 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	68db      	ldr	r3, [r3, #12]
 80058f2:	f003 0302 	and.w	r3, r3, #2
 80058f6:	2b02      	cmp	r3, #2
 80058f8:	d11b      	bne.n	8005932 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	f06f 0202 	mvn.w	r2, #2
 8005902:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2201      	movs	r2, #1
 8005908:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	699b      	ldr	r3, [r3, #24]
 8005910:	f003 0303 	and.w	r3, r3, #3
 8005914:	2b00      	cmp	r3, #0
 8005916:	d003      	beq.n	8005920 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005918:	6878      	ldr	r0, [r7, #4]
 800591a:	f000 f8f8 	bl	8005b0e <HAL_TIM_IC_CaptureCallback>
 800591e:	e005      	b.n	800592c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005920:	6878      	ldr	r0, [r7, #4]
 8005922:	f000 f8ea 	bl	8005afa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005926:	6878      	ldr	r0, [r7, #4]
 8005928:	f000 f8fb 	bl	8005b22 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2200      	movs	r2, #0
 8005930:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	691b      	ldr	r3, [r3, #16]
 8005938:	f003 0304 	and.w	r3, r3, #4
 800593c:	2b04      	cmp	r3, #4
 800593e:	d122      	bne.n	8005986 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	68db      	ldr	r3, [r3, #12]
 8005946:	f003 0304 	and.w	r3, r3, #4
 800594a:	2b04      	cmp	r3, #4
 800594c:	d11b      	bne.n	8005986 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f06f 0204 	mvn.w	r2, #4
 8005956:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2202      	movs	r2, #2
 800595c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	699b      	ldr	r3, [r3, #24]
 8005964:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005968:	2b00      	cmp	r3, #0
 800596a:	d003      	beq.n	8005974 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800596c:	6878      	ldr	r0, [r7, #4]
 800596e:	f000 f8ce 	bl	8005b0e <HAL_TIM_IC_CaptureCallback>
 8005972:	e005      	b.n	8005980 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005974:	6878      	ldr	r0, [r7, #4]
 8005976:	f000 f8c0 	bl	8005afa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800597a:	6878      	ldr	r0, [r7, #4]
 800597c:	f000 f8d1 	bl	8005b22 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2200      	movs	r2, #0
 8005984:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	691b      	ldr	r3, [r3, #16]
 800598c:	f003 0308 	and.w	r3, r3, #8
 8005990:	2b08      	cmp	r3, #8
 8005992:	d122      	bne.n	80059da <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	68db      	ldr	r3, [r3, #12]
 800599a:	f003 0308 	and.w	r3, r3, #8
 800599e:	2b08      	cmp	r3, #8
 80059a0:	d11b      	bne.n	80059da <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f06f 0208 	mvn.w	r2, #8
 80059aa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2204      	movs	r2, #4
 80059b0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	69db      	ldr	r3, [r3, #28]
 80059b8:	f003 0303 	and.w	r3, r3, #3
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d003      	beq.n	80059c8 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80059c0:	6878      	ldr	r0, [r7, #4]
 80059c2:	f000 f8a4 	bl	8005b0e <HAL_TIM_IC_CaptureCallback>
 80059c6:	e005      	b.n	80059d4 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80059c8:	6878      	ldr	r0, [r7, #4]
 80059ca:	f000 f896 	bl	8005afa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059ce:	6878      	ldr	r0, [r7, #4]
 80059d0:	f000 f8a7 	bl	8005b22 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2200      	movs	r2, #0
 80059d8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	691b      	ldr	r3, [r3, #16]
 80059e0:	f003 0310 	and.w	r3, r3, #16
 80059e4:	2b10      	cmp	r3, #16
 80059e6:	d122      	bne.n	8005a2e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	68db      	ldr	r3, [r3, #12]
 80059ee:	f003 0310 	and.w	r3, r3, #16
 80059f2:	2b10      	cmp	r3, #16
 80059f4:	d11b      	bne.n	8005a2e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	f06f 0210 	mvn.w	r2, #16
 80059fe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2208      	movs	r2, #8
 8005a04:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	69db      	ldr	r3, [r3, #28]
 8005a0c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d003      	beq.n	8005a1c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a14:	6878      	ldr	r0, [r7, #4]
 8005a16:	f000 f87a 	bl	8005b0e <HAL_TIM_IC_CaptureCallback>
 8005a1a:	e005      	b.n	8005a28 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a1c:	6878      	ldr	r0, [r7, #4]
 8005a1e:	f000 f86c 	bl	8005afa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a22:	6878      	ldr	r0, [r7, #4]
 8005a24:	f000 f87d 	bl	8005b22 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	691b      	ldr	r3, [r3, #16]
 8005a34:	f003 0301 	and.w	r3, r3, #1
 8005a38:	2b01      	cmp	r3, #1
 8005a3a:	d10e      	bne.n	8005a5a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	68db      	ldr	r3, [r3, #12]
 8005a42:	f003 0301 	and.w	r3, r3, #1
 8005a46:	2b01      	cmp	r3, #1
 8005a48:	d107      	bne.n	8005a5a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	f06f 0201 	mvn.w	r2, #1
 8005a52:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005a54:	6878      	ldr	r0, [r7, #4]
 8005a56:	f000 f846 	bl	8005ae6 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	691b      	ldr	r3, [r3, #16]
 8005a60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a64:	2b80      	cmp	r3, #128	; 0x80
 8005a66:	d10e      	bne.n	8005a86 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	68db      	ldr	r3, [r3, #12]
 8005a6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a72:	2b80      	cmp	r3, #128	; 0x80
 8005a74:	d107      	bne.n	8005a86 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005a7e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005a80:	6878      	ldr	r0, [r7, #4]
 8005a82:	f000 f989 	bl	8005d98 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	691b      	ldr	r3, [r3, #16]
 8005a8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a90:	2b40      	cmp	r3, #64	; 0x40
 8005a92:	d10e      	bne.n	8005ab2 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	68db      	ldr	r3, [r3, #12]
 8005a9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a9e:	2b40      	cmp	r3, #64	; 0x40
 8005aa0:	d107      	bne.n	8005ab2 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005aaa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005aac:	6878      	ldr	r0, [r7, #4]
 8005aae:	f000 f842 	bl	8005b36 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	691b      	ldr	r3, [r3, #16]
 8005ab8:	f003 0320 	and.w	r3, r3, #32
 8005abc:	2b20      	cmp	r3, #32
 8005abe:	d10e      	bne.n	8005ade <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	68db      	ldr	r3, [r3, #12]
 8005ac6:	f003 0320 	and.w	r3, r3, #32
 8005aca:	2b20      	cmp	r3, #32
 8005acc:	d107      	bne.n	8005ade <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f06f 0220 	mvn.w	r2, #32
 8005ad6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005ad8:	6878      	ldr	r0, [r7, #4]
 8005ada:	f000 f953 	bl	8005d84 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005ade:	bf00      	nop
 8005ae0:	3708      	adds	r7, #8
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	bd80      	pop	{r7, pc}

08005ae6 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005ae6:	b480      	push	{r7}
 8005ae8:	b083      	sub	sp, #12
 8005aea:	af00      	add	r7, sp, #0
 8005aec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005aee:	bf00      	nop
 8005af0:	370c      	adds	r7, #12
 8005af2:	46bd      	mov	sp, r7
 8005af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af8:	4770      	bx	lr

08005afa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005afa:	b480      	push	{r7}
 8005afc:	b083      	sub	sp, #12
 8005afe:	af00      	add	r7, sp, #0
 8005b00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005b02:	bf00      	nop
 8005b04:	370c      	adds	r7, #12
 8005b06:	46bd      	mov	sp, r7
 8005b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0c:	4770      	bx	lr

08005b0e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005b0e:	b480      	push	{r7}
 8005b10:	b083      	sub	sp, #12
 8005b12:	af00      	add	r7, sp, #0
 8005b14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005b16:	bf00      	nop
 8005b18:	370c      	adds	r7, #12
 8005b1a:	46bd      	mov	sp, r7
 8005b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b20:	4770      	bx	lr

08005b22 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005b22:	b480      	push	{r7}
 8005b24:	b083      	sub	sp, #12
 8005b26:	af00      	add	r7, sp, #0
 8005b28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005b2a:	bf00      	nop
 8005b2c:	370c      	adds	r7, #12
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b34:	4770      	bx	lr

08005b36 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005b36:	b480      	push	{r7}
 8005b38:	b083      	sub	sp, #12
 8005b3a:	af00      	add	r7, sp, #0
 8005b3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005b3e:	bf00      	nop
 8005b40:	370c      	adds	r7, #12
 8005b42:	46bd      	mov	sp, r7
 8005b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b48:	4770      	bx	lr
	...

08005b4c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005b4c:	b480      	push	{r7}
 8005b4e:	b085      	sub	sp, #20
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	6078      	str	r0, [r7, #4]
 8005b54:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	4a40      	ldr	r2, [pc, #256]	; (8005c60 <TIM_Base_SetConfig+0x114>)
 8005b60:	4293      	cmp	r3, r2
 8005b62:	d013      	beq.n	8005b8c <TIM_Base_SetConfig+0x40>
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b6a:	d00f      	beq.n	8005b8c <TIM_Base_SetConfig+0x40>
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	4a3d      	ldr	r2, [pc, #244]	; (8005c64 <TIM_Base_SetConfig+0x118>)
 8005b70:	4293      	cmp	r3, r2
 8005b72:	d00b      	beq.n	8005b8c <TIM_Base_SetConfig+0x40>
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	4a3c      	ldr	r2, [pc, #240]	; (8005c68 <TIM_Base_SetConfig+0x11c>)
 8005b78:	4293      	cmp	r3, r2
 8005b7a:	d007      	beq.n	8005b8c <TIM_Base_SetConfig+0x40>
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	4a3b      	ldr	r2, [pc, #236]	; (8005c6c <TIM_Base_SetConfig+0x120>)
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d003      	beq.n	8005b8c <TIM_Base_SetConfig+0x40>
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	4a3a      	ldr	r2, [pc, #232]	; (8005c70 <TIM_Base_SetConfig+0x124>)
 8005b88:	4293      	cmp	r3, r2
 8005b8a:	d108      	bne.n	8005b9e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b92:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	685b      	ldr	r3, [r3, #4]
 8005b98:	68fa      	ldr	r2, [r7, #12]
 8005b9a:	4313      	orrs	r3, r2
 8005b9c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	4a2f      	ldr	r2, [pc, #188]	; (8005c60 <TIM_Base_SetConfig+0x114>)
 8005ba2:	4293      	cmp	r3, r2
 8005ba4:	d02b      	beq.n	8005bfe <TIM_Base_SetConfig+0xb2>
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005bac:	d027      	beq.n	8005bfe <TIM_Base_SetConfig+0xb2>
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	4a2c      	ldr	r2, [pc, #176]	; (8005c64 <TIM_Base_SetConfig+0x118>)
 8005bb2:	4293      	cmp	r3, r2
 8005bb4:	d023      	beq.n	8005bfe <TIM_Base_SetConfig+0xb2>
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	4a2b      	ldr	r2, [pc, #172]	; (8005c68 <TIM_Base_SetConfig+0x11c>)
 8005bba:	4293      	cmp	r3, r2
 8005bbc:	d01f      	beq.n	8005bfe <TIM_Base_SetConfig+0xb2>
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	4a2a      	ldr	r2, [pc, #168]	; (8005c6c <TIM_Base_SetConfig+0x120>)
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d01b      	beq.n	8005bfe <TIM_Base_SetConfig+0xb2>
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	4a29      	ldr	r2, [pc, #164]	; (8005c70 <TIM_Base_SetConfig+0x124>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d017      	beq.n	8005bfe <TIM_Base_SetConfig+0xb2>
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	4a28      	ldr	r2, [pc, #160]	; (8005c74 <TIM_Base_SetConfig+0x128>)
 8005bd2:	4293      	cmp	r3, r2
 8005bd4:	d013      	beq.n	8005bfe <TIM_Base_SetConfig+0xb2>
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	4a27      	ldr	r2, [pc, #156]	; (8005c78 <TIM_Base_SetConfig+0x12c>)
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	d00f      	beq.n	8005bfe <TIM_Base_SetConfig+0xb2>
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	4a26      	ldr	r2, [pc, #152]	; (8005c7c <TIM_Base_SetConfig+0x130>)
 8005be2:	4293      	cmp	r3, r2
 8005be4:	d00b      	beq.n	8005bfe <TIM_Base_SetConfig+0xb2>
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	4a25      	ldr	r2, [pc, #148]	; (8005c80 <TIM_Base_SetConfig+0x134>)
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d007      	beq.n	8005bfe <TIM_Base_SetConfig+0xb2>
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	4a24      	ldr	r2, [pc, #144]	; (8005c84 <TIM_Base_SetConfig+0x138>)
 8005bf2:	4293      	cmp	r3, r2
 8005bf4:	d003      	beq.n	8005bfe <TIM_Base_SetConfig+0xb2>
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	4a23      	ldr	r2, [pc, #140]	; (8005c88 <TIM_Base_SetConfig+0x13c>)
 8005bfa:	4293      	cmp	r3, r2
 8005bfc:	d108      	bne.n	8005c10 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c04:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	68db      	ldr	r3, [r3, #12]
 8005c0a:	68fa      	ldr	r2, [r7, #12]
 8005c0c:	4313      	orrs	r3, r2
 8005c0e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005c16:	683b      	ldr	r3, [r7, #0]
 8005c18:	695b      	ldr	r3, [r3, #20]
 8005c1a:	4313      	orrs	r3, r2
 8005c1c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	68fa      	ldr	r2, [r7, #12]
 8005c22:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005c24:	683b      	ldr	r3, [r7, #0]
 8005c26:	689a      	ldr	r2, [r3, #8]
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	681a      	ldr	r2, [r3, #0]
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	4a0a      	ldr	r2, [pc, #40]	; (8005c60 <TIM_Base_SetConfig+0x114>)
 8005c38:	4293      	cmp	r3, r2
 8005c3a:	d003      	beq.n	8005c44 <TIM_Base_SetConfig+0xf8>
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	4a0c      	ldr	r2, [pc, #48]	; (8005c70 <TIM_Base_SetConfig+0x124>)
 8005c40:	4293      	cmp	r3, r2
 8005c42:	d103      	bne.n	8005c4c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005c44:	683b      	ldr	r3, [r7, #0]
 8005c46:	691a      	ldr	r2, [r3, #16]
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2201      	movs	r2, #1
 8005c50:	615a      	str	r2, [r3, #20]
}
 8005c52:	bf00      	nop
 8005c54:	3714      	adds	r7, #20
 8005c56:	46bd      	mov	sp, r7
 8005c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5c:	4770      	bx	lr
 8005c5e:	bf00      	nop
 8005c60:	40010000 	.word	0x40010000
 8005c64:	40000400 	.word	0x40000400
 8005c68:	40000800 	.word	0x40000800
 8005c6c:	40000c00 	.word	0x40000c00
 8005c70:	40010400 	.word	0x40010400
 8005c74:	40014000 	.word	0x40014000
 8005c78:	40014400 	.word	0x40014400
 8005c7c:	40014800 	.word	0x40014800
 8005c80:	40001800 	.word	0x40001800
 8005c84:	40001c00 	.word	0x40001c00
 8005c88:	40002000 	.word	0x40002000

08005c8c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005c8c:	b480      	push	{r7}
 8005c8e:	b085      	sub	sp, #20
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]
 8005c94:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005c9c:	2b01      	cmp	r3, #1
 8005c9e:	d101      	bne.n	8005ca4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005ca0:	2302      	movs	r3, #2
 8005ca2:	e05a      	b.n	8005d5a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2201      	movs	r2, #1
 8005ca8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	2202      	movs	r2, #2
 8005cb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	685b      	ldr	r3, [r3, #4]
 8005cba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	689b      	ldr	r3, [r3, #8]
 8005cc2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005ccc:	683b      	ldr	r3, [r7, #0]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	68fa      	ldr	r2, [r7, #12]
 8005cd2:	4313      	orrs	r3, r2
 8005cd4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	68fa      	ldr	r2, [r7, #12]
 8005cdc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	4a21      	ldr	r2, [pc, #132]	; (8005d68 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005ce4:	4293      	cmp	r3, r2
 8005ce6:	d022      	beq.n	8005d2e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005cf0:	d01d      	beq.n	8005d2e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	4a1d      	ldr	r2, [pc, #116]	; (8005d6c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005cf8:	4293      	cmp	r3, r2
 8005cfa:	d018      	beq.n	8005d2e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	4a1b      	ldr	r2, [pc, #108]	; (8005d70 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005d02:	4293      	cmp	r3, r2
 8005d04:	d013      	beq.n	8005d2e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	4a1a      	ldr	r2, [pc, #104]	; (8005d74 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005d0c:	4293      	cmp	r3, r2
 8005d0e:	d00e      	beq.n	8005d2e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	4a18      	ldr	r2, [pc, #96]	; (8005d78 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005d16:	4293      	cmp	r3, r2
 8005d18:	d009      	beq.n	8005d2e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	4a17      	ldr	r2, [pc, #92]	; (8005d7c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005d20:	4293      	cmp	r3, r2
 8005d22:	d004      	beq.n	8005d2e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	4a15      	ldr	r2, [pc, #84]	; (8005d80 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005d2a:	4293      	cmp	r3, r2
 8005d2c:	d10c      	bne.n	8005d48 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005d2e:	68bb      	ldr	r3, [r7, #8]
 8005d30:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005d34:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005d36:	683b      	ldr	r3, [r7, #0]
 8005d38:	685b      	ldr	r3, [r3, #4]
 8005d3a:	68ba      	ldr	r2, [r7, #8]
 8005d3c:	4313      	orrs	r3, r2
 8005d3e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	68ba      	ldr	r2, [r7, #8]
 8005d46:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2201      	movs	r2, #1
 8005d4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2200      	movs	r2, #0
 8005d54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005d58:	2300      	movs	r3, #0
}
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	3714      	adds	r7, #20
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d64:	4770      	bx	lr
 8005d66:	bf00      	nop
 8005d68:	40010000 	.word	0x40010000
 8005d6c:	40000400 	.word	0x40000400
 8005d70:	40000800 	.word	0x40000800
 8005d74:	40000c00 	.word	0x40000c00
 8005d78:	40010400 	.word	0x40010400
 8005d7c:	40014000 	.word	0x40014000
 8005d80:	40001800 	.word	0x40001800

08005d84 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005d84:	b480      	push	{r7}
 8005d86:	b083      	sub	sp, #12
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005d8c:	bf00      	nop
 8005d8e:	370c      	adds	r7, #12
 8005d90:	46bd      	mov	sp, r7
 8005d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d96:	4770      	bx	lr

08005d98 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005d98:	b480      	push	{r7}
 8005d9a:	b083      	sub	sp, #12
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005da0:	bf00      	nop
 8005da2:	370c      	adds	r7, #12
 8005da4:	46bd      	mov	sp, r7
 8005da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005daa:	4770      	bx	lr

08005dac <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b082      	sub	sp, #8
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d101      	bne.n	8005dbe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005dba:	2301      	movs	r3, #1
 8005dbc:	e03f      	b.n	8005e3e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005dc4:	b2db      	uxtb	r3, r3
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d106      	bne.n	8005dd8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2200      	movs	r2, #0
 8005dce:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005dd2:	6878      	ldr	r0, [r7, #4]
 8005dd4:	f7fd fb0e 	bl	80033f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2224      	movs	r2, #36	; 0x24
 8005ddc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	68da      	ldr	r2, [r3, #12]
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005dee:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005df0:	6878      	ldr	r0, [r7, #4]
 8005df2:	f000 fb59 	bl	80064a8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	691a      	ldr	r2, [r3, #16]
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005e04:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	695a      	ldr	r2, [r3, #20]
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005e14:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	68da      	ldr	r2, [r3, #12]
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005e24:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2200      	movs	r2, #0
 8005e2a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2220      	movs	r2, #32
 8005e30:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2220      	movs	r2, #32
 8005e38:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8005e3c:	2300      	movs	r3, #0
}
 8005e3e:	4618      	mov	r0, r3
 8005e40:	3708      	adds	r7, #8
 8005e42:	46bd      	mov	sp, r7
 8005e44:	bd80      	pop	{r7, pc}

08005e46 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e46:	b580      	push	{r7, lr}
 8005e48:	b088      	sub	sp, #32
 8005e4a:	af02      	add	r7, sp, #8
 8005e4c:	60f8      	str	r0, [r7, #12]
 8005e4e:	60b9      	str	r1, [r7, #8]
 8005e50:	603b      	str	r3, [r7, #0]
 8005e52:	4613      	mov	r3, r2
 8005e54:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8005e56:	2300      	movs	r3, #0
 8005e58:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005e60:	b2db      	uxtb	r3, r3
 8005e62:	2b20      	cmp	r3, #32
 8005e64:	f040 8090 	bne.w	8005f88 <HAL_UART_Receive+0x142>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e68:	68bb      	ldr	r3, [r7, #8]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d002      	beq.n	8005e74 <HAL_UART_Receive+0x2e>
 8005e6e:	88fb      	ldrh	r3, [r7, #6]
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d101      	bne.n	8005e78 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8005e74:	2301      	movs	r3, #1
 8005e76:	e088      	b.n	8005f8a <HAL_UART_Receive+0x144>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005e7e:	2b01      	cmp	r3, #1
 8005e80:	d101      	bne.n	8005e86 <HAL_UART_Receive+0x40>
 8005e82:	2302      	movs	r3, #2
 8005e84:	e081      	b.n	8005f8a <HAL_UART_Receive+0x144>
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	2201      	movs	r2, #1
 8005e8a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	2200      	movs	r2, #0
 8005e92:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	2222      	movs	r2, #34	; 0x22
 8005e98:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8005e9c:	f7fd fc06 	bl	80036ac <HAL_GetTick>
 8005ea0:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	88fa      	ldrh	r2, [r7, #6]
 8005ea6:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	88fa      	ldrh	r2, [r7, #6]
 8005eac:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	2200      	movs	r2, #0
 8005eb2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8005eb6:	e05c      	b.n	8005f72 <HAL_UART_Receive+0x12c>
    {
      huart->RxXferCount--;
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005ebc:	b29b      	uxth	r3, r3
 8005ebe:	3b01      	subs	r3, #1
 8005ec0:	b29a      	uxth	r2, r3
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	85da      	strh	r2, [r3, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	689b      	ldr	r3, [r3, #8]
 8005eca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ece:	d12b      	bne.n	8005f28 <HAL_UART_Receive+0xe2>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005ed0:	683b      	ldr	r3, [r7, #0]
 8005ed2:	9300      	str	r3, [sp, #0]
 8005ed4:	697b      	ldr	r3, [r7, #20]
 8005ed6:	2200      	movs	r2, #0
 8005ed8:	2120      	movs	r1, #32
 8005eda:	68f8      	ldr	r0, [r7, #12]
 8005edc:	f000 f978 	bl	80061d0 <UART_WaitOnFlagUntilTimeout>
 8005ee0:	4603      	mov	r3, r0
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d001      	beq.n	8005eea <HAL_UART_Receive+0xa4>
        {
          return HAL_TIMEOUT;
 8005ee6:	2303      	movs	r3, #3
 8005ee8:	e04f      	b.n	8005f8a <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t *) pData;
 8005eea:	68bb      	ldr	r3, [r7, #8]
 8005eec:	613b      	str	r3, [r7, #16]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	691b      	ldr	r3, [r3, #16]
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d10c      	bne.n	8005f10 <HAL_UART_Receive+0xca>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	685b      	ldr	r3, [r3, #4]
 8005efc:	b29b      	uxth	r3, r3
 8005efe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f02:	b29a      	uxth	r2, r3
 8005f04:	693b      	ldr	r3, [r7, #16]
 8005f06:	801a      	strh	r2, [r3, #0]
          pData += 2U;
 8005f08:	68bb      	ldr	r3, [r7, #8]
 8005f0a:	3302      	adds	r3, #2
 8005f0c:	60bb      	str	r3, [r7, #8]
 8005f0e:	e030      	b.n	8005f72 <HAL_UART_Receive+0x12c>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	685b      	ldr	r3, [r3, #4]
 8005f16:	b29b      	uxth	r3, r3
 8005f18:	b2db      	uxtb	r3, r3
 8005f1a:	b29a      	uxth	r2, r3
 8005f1c:	693b      	ldr	r3, [r7, #16]
 8005f1e:	801a      	strh	r2, [r3, #0]
          pData += 1U;
 8005f20:	68bb      	ldr	r3, [r7, #8]
 8005f22:	3301      	adds	r3, #1
 8005f24:	60bb      	str	r3, [r7, #8]
 8005f26:	e024      	b.n	8005f72 <HAL_UART_Receive+0x12c>
        }

      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005f28:	683b      	ldr	r3, [r7, #0]
 8005f2a:	9300      	str	r3, [sp, #0]
 8005f2c:	697b      	ldr	r3, [r7, #20]
 8005f2e:	2200      	movs	r2, #0
 8005f30:	2120      	movs	r1, #32
 8005f32:	68f8      	ldr	r0, [r7, #12]
 8005f34:	f000 f94c 	bl	80061d0 <UART_WaitOnFlagUntilTimeout>
 8005f38:	4603      	mov	r3, r0
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d001      	beq.n	8005f42 <HAL_UART_Receive+0xfc>
        {
          return HAL_TIMEOUT;
 8005f3e:	2303      	movs	r3, #3
 8005f40:	e023      	b.n	8005f8a <HAL_UART_Receive+0x144>
        }
        if (huart->Init.Parity == UART_PARITY_NONE)
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	691b      	ldr	r3, [r3, #16]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d108      	bne.n	8005f5c <HAL_UART_Receive+0x116>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	6859      	ldr	r1, [r3, #4]
 8005f50:	68bb      	ldr	r3, [r7, #8]
 8005f52:	1c5a      	adds	r2, r3, #1
 8005f54:	60ba      	str	r2, [r7, #8]
 8005f56:	b2ca      	uxtb	r2, r1
 8005f58:	701a      	strb	r2, [r3, #0]
 8005f5a:	e00a      	b.n	8005f72 <HAL_UART_Receive+0x12c>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	685b      	ldr	r3, [r3, #4]
 8005f62:	b2da      	uxtb	r2, r3
 8005f64:	68bb      	ldr	r3, [r7, #8]
 8005f66:	1c59      	adds	r1, r3, #1
 8005f68:	60b9      	str	r1, [r7, #8]
 8005f6a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005f6e:	b2d2      	uxtb	r2, r2
 8005f70:	701a      	strb	r2, [r3, #0]
    while (huart->RxXferCount > 0U)
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005f76:	b29b      	uxth	r3, r3
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d19d      	bne.n	8005eb8 <HAL_UART_Receive+0x72>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	2220      	movs	r2, #32
 8005f80:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    return HAL_OK;
 8005f84:	2300      	movs	r3, #0
 8005f86:	e000      	b.n	8005f8a <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;
 8005f88:	2302      	movs	r3, #2
  }
}
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	3718      	adds	r7, #24
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	bd80      	pop	{r7, pc}
	...

08005f94 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005f94:	b580      	push	{r7, lr}
 8005f96:	b088      	sub	sp, #32
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	68db      	ldr	r3, [r3, #12]
 8005faa:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	695b      	ldr	r3, [r3, #20]
 8005fb2:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8005fb4:	2300      	movs	r3, #0
 8005fb6:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8005fb8:	2300      	movs	r3, #0
 8005fba:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005fbc:	69fb      	ldr	r3, [r7, #28]
 8005fbe:	f003 030f 	and.w	r3, r3, #15
 8005fc2:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8005fc4:	693b      	ldr	r3, [r7, #16]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d10d      	bne.n	8005fe6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005fca:	69fb      	ldr	r3, [r7, #28]
 8005fcc:	f003 0320 	and.w	r3, r3, #32
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d008      	beq.n	8005fe6 <HAL_UART_IRQHandler+0x52>
 8005fd4:	69bb      	ldr	r3, [r7, #24]
 8005fd6:	f003 0320 	and.w	r3, r3, #32
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d003      	beq.n	8005fe6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8005fde:	6878      	ldr	r0, [r7, #4]
 8005fe0:	f000 f9e0 	bl	80063a4 <UART_Receive_IT>
      return;
 8005fe4:	e0d0      	b.n	8006188 <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005fe6:	693b      	ldr	r3, [r7, #16]
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	f000 80b0 	beq.w	800614e <HAL_UART_IRQHandler+0x1ba>
 8005fee:	697b      	ldr	r3, [r7, #20]
 8005ff0:	f003 0301 	and.w	r3, r3, #1
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d105      	bne.n	8006004 <HAL_UART_IRQHandler+0x70>
 8005ff8:	69bb      	ldr	r3, [r7, #24]
 8005ffa:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	f000 80a5 	beq.w	800614e <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006004:	69fb      	ldr	r3, [r7, #28]
 8006006:	f003 0301 	and.w	r3, r3, #1
 800600a:	2b00      	cmp	r3, #0
 800600c:	d00a      	beq.n	8006024 <HAL_UART_IRQHandler+0x90>
 800600e:	69bb      	ldr	r3, [r7, #24]
 8006010:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006014:	2b00      	cmp	r3, #0
 8006016:	d005      	beq.n	8006024 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800601c:	f043 0201 	orr.w	r2, r3, #1
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006024:	69fb      	ldr	r3, [r7, #28]
 8006026:	f003 0304 	and.w	r3, r3, #4
 800602a:	2b00      	cmp	r3, #0
 800602c:	d00a      	beq.n	8006044 <HAL_UART_IRQHandler+0xb0>
 800602e:	697b      	ldr	r3, [r7, #20]
 8006030:	f003 0301 	and.w	r3, r3, #1
 8006034:	2b00      	cmp	r3, #0
 8006036:	d005      	beq.n	8006044 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800603c:	f043 0202 	orr.w	r2, r3, #2
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006044:	69fb      	ldr	r3, [r7, #28]
 8006046:	f003 0302 	and.w	r3, r3, #2
 800604a:	2b00      	cmp	r3, #0
 800604c:	d00a      	beq.n	8006064 <HAL_UART_IRQHandler+0xd0>
 800604e:	697b      	ldr	r3, [r7, #20]
 8006050:	f003 0301 	and.w	r3, r3, #1
 8006054:	2b00      	cmp	r3, #0
 8006056:	d005      	beq.n	8006064 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800605c:	f043 0204 	orr.w	r2, r3, #4
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8006064:	69fb      	ldr	r3, [r7, #28]
 8006066:	f003 0308 	and.w	r3, r3, #8
 800606a:	2b00      	cmp	r3, #0
 800606c:	d00f      	beq.n	800608e <HAL_UART_IRQHandler+0xfa>
 800606e:	69bb      	ldr	r3, [r7, #24]
 8006070:	f003 0320 	and.w	r3, r3, #32
 8006074:	2b00      	cmp	r3, #0
 8006076:	d104      	bne.n	8006082 <HAL_UART_IRQHandler+0xee>
 8006078:	697b      	ldr	r3, [r7, #20]
 800607a:	f003 0301 	and.w	r3, r3, #1
 800607e:	2b00      	cmp	r3, #0
 8006080:	d005      	beq.n	800608e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006086:	f043 0208 	orr.w	r2, r3, #8
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006092:	2b00      	cmp	r3, #0
 8006094:	d077      	beq.n	8006186 <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006096:	69fb      	ldr	r3, [r7, #28]
 8006098:	f003 0320 	and.w	r3, r3, #32
 800609c:	2b00      	cmp	r3, #0
 800609e:	d007      	beq.n	80060b0 <HAL_UART_IRQHandler+0x11c>
 80060a0:	69bb      	ldr	r3, [r7, #24]
 80060a2:	f003 0320 	and.w	r3, r3, #32
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d002      	beq.n	80060b0 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 80060aa:	6878      	ldr	r0, [r7, #4]
 80060ac:	f000 f97a 	bl	80063a4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	695b      	ldr	r3, [r3, #20]
 80060b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060ba:	2b40      	cmp	r3, #64	; 0x40
 80060bc:	bf0c      	ite	eq
 80060be:	2301      	moveq	r3, #1
 80060c0:	2300      	movne	r3, #0
 80060c2:	b2db      	uxtb	r3, r3
 80060c4:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060ca:	f003 0308 	and.w	r3, r3, #8
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d102      	bne.n	80060d8 <HAL_UART_IRQHandler+0x144>
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d031      	beq.n	800613c <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80060d8:	6878      	ldr	r0, [r7, #4]
 80060da:	f000 f8c3 	bl	8006264 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	695b      	ldr	r3, [r3, #20]
 80060e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060e8:	2b40      	cmp	r3, #64	; 0x40
 80060ea:	d123      	bne.n	8006134 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	695a      	ldr	r2, [r3, #20]
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80060fa:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006100:	2b00      	cmp	r3, #0
 8006102:	d013      	beq.n	800612c <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006108:	4a21      	ldr	r2, [pc, #132]	; (8006190 <HAL_UART_IRQHandler+0x1fc>)
 800610a:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006110:	4618      	mov	r0, r3
 8006112:	f7fd fc0c 	bl	800392e <HAL_DMA_Abort_IT>
 8006116:	4603      	mov	r3, r0
 8006118:	2b00      	cmp	r3, #0
 800611a:	d016      	beq.n	800614a <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006120:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006122:	687a      	ldr	r2, [r7, #4]
 8006124:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006126:	4610      	mov	r0, r2
 8006128:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800612a:	e00e      	b.n	800614a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800612c:	6878      	ldr	r0, [r7, #4]
 800612e:	f000 f845 	bl	80061bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006132:	e00a      	b.n	800614a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006134:	6878      	ldr	r0, [r7, #4]
 8006136:	f000 f841 	bl	80061bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800613a:	e006      	b.n	800614a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800613c:	6878      	ldr	r0, [r7, #4]
 800613e:	f000 f83d 	bl	80061bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	2200      	movs	r2, #0
 8006146:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8006148:	e01d      	b.n	8006186 <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800614a:	bf00      	nop
    return;
 800614c:	e01b      	b.n	8006186 <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800614e:	69fb      	ldr	r3, [r7, #28]
 8006150:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006154:	2b00      	cmp	r3, #0
 8006156:	d008      	beq.n	800616a <HAL_UART_IRQHandler+0x1d6>
 8006158:	69bb      	ldr	r3, [r7, #24]
 800615a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800615e:	2b00      	cmp	r3, #0
 8006160:	d003      	beq.n	800616a <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8006162:	6878      	ldr	r0, [r7, #4]
 8006164:	f000 f8b0 	bl	80062c8 <UART_Transmit_IT>
    return;
 8006168:	e00e      	b.n	8006188 <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800616a:	69fb      	ldr	r3, [r7, #28]
 800616c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006170:	2b00      	cmp	r3, #0
 8006172:	d009      	beq.n	8006188 <HAL_UART_IRQHandler+0x1f4>
 8006174:	69bb      	ldr	r3, [r7, #24]
 8006176:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800617a:	2b00      	cmp	r3, #0
 800617c:	d004      	beq.n	8006188 <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 800617e:	6878      	ldr	r0, [r7, #4]
 8006180:	f000 f8f8 	bl	8006374 <UART_EndTransmit_IT>
    return;
 8006184:	e000      	b.n	8006188 <HAL_UART_IRQHandler+0x1f4>
    return;
 8006186:	bf00      	nop
  }
}
 8006188:	3720      	adds	r7, #32
 800618a:	46bd      	mov	sp, r7
 800618c:	bd80      	pop	{r7, pc}
 800618e:	bf00      	nop
 8006190:	080062a1 	.word	0x080062a1

08006194 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006194:	b480      	push	{r7}
 8006196:	b083      	sub	sp, #12
 8006198:	af00      	add	r7, sp, #0
 800619a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800619c:	bf00      	nop
 800619e:	370c      	adds	r7, #12
 80061a0:	46bd      	mov	sp, r7
 80061a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a6:	4770      	bx	lr

080061a8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80061a8:	b480      	push	{r7}
 80061aa:	b083      	sub	sp, #12
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80061b0:	bf00      	nop
 80061b2:	370c      	adds	r7, #12
 80061b4:	46bd      	mov	sp, r7
 80061b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ba:	4770      	bx	lr

080061bc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80061bc:	b480      	push	{r7}
 80061be:	b083      	sub	sp, #12
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80061c4:	bf00      	nop
 80061c6:	370c      	adds	r7, #12
 80061c8:	46bd      	mov	sp, r7
 80061ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ce:	4770      	bx	lr

080061d0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80061d0:	b580      	push	{r7, lr}
 80061d2:	b084      	sub	sp, #16
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	60f8      	str	r0, [r7, #12]
 80061d8:	60b9      	str	r1, [r7, #8]
 80061da:	603b      	str	r3, [r7, #0]
 80061dc:	4613      	mov	r3, r2
 80061de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80061e0:	e02c      	b.n	800623c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80061e2:	69bb      	ldr	r3, [r7, #24]
 80061e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061e8:	d028      	beq.n	800623c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80061ea:	69bb      	ldr	r3, [r7, #24]
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d007      	beq.n	8006200 <UART_WaitOnFlagUntilTimeout+0x30>
 80061f0:	f7fd fa5c 	bl	80036ac <HAL_GetTick>
 80061f4:	4602      	mov	r2, r0
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	1ad3      	subs	r3, r2, r3
 80061fa:	69ba      	ldr	r2, [r7, #24]
 80061fc:	429a      	cmp	r2, r3
 80061fe:	d21d      	bcs.n	800623c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	68da      	ldr	r2, [r3, #12]
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800620e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	695a      	ldr	r2, [r3, #20]
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f022 0201 	bic.w	r2, r2, #1
 800621e:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	2220      	movs	r2, #32
 8006224:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	2220      	movs	r2, #32
 800622c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	2200      	movs	r2, #0
 8006234:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8006238:	2303      	movs	r3, #3
 800623a:	e00f      	b.n	800625c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	681a      	ldr	r2, [r3, #0]
 8006242:	68bb      	ldr	r3, [r7, #8]
 8006244:	4013      	ands	r3, r2
 8006246:	68ba      	ldr	r2, [r7, #8]
 8006248:	429a      	cmp	r2, r3
 800624a:	bf0c      	ite	eq
 800624c:	2301      	moveq	r3, #1
 800624e:	2300      	movne	r3, #0
 8006250:	b2db      	uxtb	r3, r3
 8006252:	461a      	mov	r2, r3
 8006254:	79fb      	ldrb	r3, [r7, #7]
 8006256:	429a      	cmp	r2, r3
 8006258:	d0c3      	beq.n	80061e2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800625a:	2300      	movs	r3, #0
}
 800625c:	4618      	mov	r0, r3
 800625e:	3710      	adds	r7, #16
 8006260:	46bd      	mov	sp, r7
 8006262:	bd80      	pop	{r7, pc}

08006264 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006264:	b480      	push	{r7}
 8006266:	b083      	sub	sp, #12
 8006268:	af00      	add	r7, sp, #0
 800626a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	68da      	ldr	r2, [r3, #12]
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800627a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	695a      	ldr	r2, [r3, #20]
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	f022 0201 	bic.w	r2, r2, #1
 800628a:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	2220      	movs	r2, #32
 8006290:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8006294:	bf00      	nop
 8006296:	370c      	adds	r7, #12
 8006298:	46bd      	mov	sp, r7
 800629a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800629e:	4770      	bx	lr

080062a0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80062a0:	b580      	push	{r7, lr}
 80062a2:	b084      	sub	sp, #16
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062ac:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	2200      	movs	r2, #0
 80062b2:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	2200      	movs	r2, #0
 80062b8:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80062ba:	68f8      	ldr	r0, [r7, #12]
 80062bc:	f7ff ff7e 	bl	80061bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80062c0:	bf00      	nop
 80062c2:	3710      	adds	r7, #16
 80062c4:	46bd      	mov	sp, r7
 80062c6:	bd80      	pop	{r7, pc}

080062c8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80062c8:	b480      	push	{r7}
 80062ca:	b085      	sub	sp, #20
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80062d6:	b2db      	uxtb	r3, r3
 80062d8:	2b21      	cmp	r3, #33	; 0x21
 80062da:	d144      	bne.n	8006366 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	689b      	ldr	r3, [r3, #8]
 80062e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80062e4:	d11a      	bne.n	800631c <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	6a1b      	ldr	r3, [r3, #32]
 80062ea:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	881b      	ldrh	r3, [r3, #0]
 80062f0:	461a      	mov	r2, r3
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80062fa:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	691b      	ldr	r3, [r3, #16]
 8006300:	2b00      	cmp	r3, #0
 8006302:	d105      	bne.n	8006310 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	6a1b      	ldr	r3, [r3, #32]
 8006308:	1c9a      	adds	r2, r3, #2
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	621a      	str	r2, [r3, #32]
 800630e:	e00e      	b.n	800632e <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	6a1b      	ldr	r3, [r3, #32]
 8006314:	1c5a      	adds	r2, r3, #1
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	621a      	str	r2, [r3, #32]
 800631a:	e008      	b.n	800632e <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	6a1b      	ldr	r3, [r3, #32]
 8006320:	1c59      	adds	r1, r3, #1
 8006322:	687a      	ldr	r2, [r7, #4]
 8006324:	6211      	str	r1, [r2, #32]
 8006326:	781a      	ldrb	r2, [r3, #0]
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006332:	b29b      	uxth	r3, r3
 8006334:	3b01      	subs	r3, #1
 8006336:	b29b      	uxth	r3, r3
 8006338:	687a      	ldr	r2, [r7, #4]
 800633a:	4619      	mov	r1, r3
 800633c:	84d1      	strh	r1, [r2, #38]	; 0x26
 800633e:	2b00      	cmp	r3, #0
 8006340:	d10f      	bne.n	8006362 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	68da      	ldr	r2, [r3, #12]
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006350:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	68da      	ldr	r2, [r3, #12]
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006360:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006362:	2300      	movs	r3, #0
 8006364:	e000      	b.n	8006368 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8006366:	2302      	movs	r3, #2
  }
}
 8006368:	4618      	mov	r0, r3
 800636a:	3714      	adds	r7, #20
 800636c:	46bd      	mov	sp, r7
 800636e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006372:	4770      	bx	lr

08006374 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006374:	b580      	push	{r7, lr}
 8006376:	b082      	sub	sp, #8
 8006378:	af00      	add	r7, sp, #0
 800637a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	68da      	ldr	r2, [r3, #12]
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800638a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	2220      	movs	r2, #32
 8006390:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006394:	6878      	ldr	r0, [r7, #4]
 8006396:	f7ff fefd 	bl	8006194 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800639a:	2300      	movs	r3, #0
}
 800639c:	4618      	mov	r0, r3
 800639e:	3708      	adds	r7, #8
 80063a0:	46bd      	mov	sp, r7
 80063a2:	bd80      	pop	{r7, pc}

080063a4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80063a4:	b580      	push	{r7, lr}
 80063a6:	b084      	sub	sp, #16
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80063b2:	b2db      	uxtb	r3, r3
 80063b4:	2b22      	cmp	r3, #34	; 0x22
 80063b6:	d171      	bne.n	800649c <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	689b      	ldr	r3, [r3, #8]
 80063bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80063c0:	d123      	bne.n	800640a <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063c6:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	691b      	ldr	r3, [r3, #16]
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d10e      	bne.n	80063ee <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	685b      	ldr	r3, [r3, #4]
 80063d6:	b29b      	uxth	r3, r3
 80063d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80063dc:	b29a      	uxth	r2, r3
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063e6:	1c9a      	adds	r2, r3, #2
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	629a      	str	r2, [r3, #40]	; 0x28
 80063ec:	e029      	b.n	8006442 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	685b      	ldr	r3, [r3, #4]
 80063f4:	b29b      	uxth	r3, r3
 80063f6:	b2db      	uxtb	r3, r3
 80063f8:	b29a      	uxth	r2, r3
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006402:	1c5a      	adds	r2, r3, #1
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	629a      	str	r2, [r3, #40]	; 0x28
 8006408:	e01b      	b.n	8006442 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	691b      	ldr	r3, [r3, #16]
 800640e:	2b00      	cmp	r3, #0
 8006410:	d10a      	bne.n	8006428 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	6858      	ldr	r0, [r3, #4]
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800641c:	1c59      	adds	r1, r3, #1
 800641e:	687a      	ldr	r2, [r7, #4]
 8006420:	6291      	str	r1, [r2, #40]	; 0x28
 8006422:	b2c2      	uxtb	r2, r0
 8006424:	701a      	strb	r2, [r3, #0]
 8006426:	e00c      	b.n	8006442 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	685b      	ldr	r3, [r3, #4]
 800642e:	b2da      	uxtb	r2, r3
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006434:	1c58      	adds	r0, r3, #1
 8006436:	6879      	ldr	r1, [r7, #4]
 8006438:	6288      	str	r0, [r1, #40]	; 0x28
 800643a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800643e:	b2d2      	uxtb	r2, r2
 8006440:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006446:	b29b      	uxth	r3, r3
 8006448:	3b01      	subs	r3, #1
 800644a:	b29b      	uxth	r3, r3
 800644c:	687a      	ldr	r2, [r7, #4]
 800644e:	4619      	mov	r1, r3
 8006450:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006452:	2b00      	cmp	r3, #0
 8006454:	d120      	bne.n	8006498 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	68da      	ldr	r2, [r3, #12]
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f022 0220 	bic.w	r2, r2, #32
 8006464:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	68da      	ldr	r2, [r3, #12]
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006474:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	695a      	ldr	r2, [r3, #20]
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f022 0201 	bic.w	r2, r2, #1
 8006484:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	2220      	movs	r2, #32
 800648a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800648e:	6878      	ldr	r0, [r7, #4]
 8006490:	f7ff fe8a 	bl	80061a8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8006494:	2300      	movs	r3, #0
 8006496:	e002      	b.n	800649e <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8006498:	2300      	movs	r3, #0
 800649a:	e000      	b.n	800649e <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800649c:	2302      	movs	r3, #2
  }
}
 800649e:	4618      	mov	r0, r3
 80064a0:	3710      	adds	r7, #16
 80064a2:	46bd      	mov	sp, r7
 80064a4:	bd80      	pop	{r7, pc}
	...

080064a8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80064a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064ac:	b0bd      	sub	sp, #244	; 0xf4
 80064ae:	af00      	add	r7, sp, #0
 80064b0:	f8c7 00e4 	str.w	r0, [r7, #228]	; 0xe4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80064b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	691b      	ldr	r3, [r3, #16]
 80064bc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80064c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80064c4:	68d9      	ldr	r1, [r3, #12]
 80064c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80064ca:	681a      	ldr	r2, [r3, #0]
 80064cc:	ea40 0301 	orr.w	r3, r0, r1
 80064d0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80064d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80064d6:	689a      	ldr	r2, [r3, #8]
 80064d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80064dc:	691b      	ldr	r3, [r3, #16]
 80064de:	431a      	orrs	r2, r3
 80064e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80064e4:	695b      	ldr	r3, [r3, #20]
 80064e6:	431a      	orrs	r2, r3
 80064e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80064ec:	69db      	ldr	r3, [r3, #28]
 80064ee:	4313      	orrs	r3, r2
 80064f0:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  MODIFY_REG(huart->Instance->CR1,
 80064f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	68db      	ldr	r3, [r3, #12]
 80064fc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006500:	f021 010c 	bic.w	r1, r1, #12
 8006504:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006508:	681a      	ldr	r2, [r3, #0]
 800650a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800650e:	430b      	orrs	r3, r1
 8006510:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006512:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	695b      	ldr	r3, [r3, #20]
 800651a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800651e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006522:	6999      	ldr	r1, [r3, #24]
 8006524:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006528:	681a      	ldr	r2, [r3, #0]
 800652a:	ea40 0301 	orr.w	r3, r0, r1
 800652e:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006530:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006534:	69db      	ldr	r3, [r3, #28]
 8006536:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800653a:	f040 81a5 	bne.w	8006888 <UART_SetConfig+0x3e0>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800653e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006542:	681a      	ldr	r2, [r3, #0]
 8006544:	4bcd      	ldr	r3, [pc, #820]	; (800687c <UART_SetConfig+0x3d4>)
 8006546:	429a      	cmp	r2, r3
 8006548:	d006      	beq.n	8006558 <UART_SetConfig+0xb0>
 800654a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800654e:	681a      	ldr	r2, [r3, #0]
 8006550:	4bcb      	ldr	r3, [pc, #812]	; (8006880 <UART_SetConfig+0x3d8>)
 8006552:	429a      	cmp	r2, r3
 8006554:	f040 80cb 	bne.w	80066ee <UART_SetConfig+0x246>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006558:	f7fe fc34 	bl	8004dc4 <HAL_RCC_GetPCLK2Freq>
 800655c:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006560:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006564:	461c      	mov	r4, r3
 8006566:	f04f 0500 	mov.w	r5, #0
 800656a:	4622      	mov	r2, r4
 800656c:	462b      	mov	r3, r5
 800656e:	1891      	adds	r1, r2, r2
 8006570:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 8006574:	415b      	adcs	r3, r3
 8006576:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800657a:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 800657e:	1912      	adds	r2, r2, r4
 8006580:	eb45 0303 	adc.w	r3, r5, r3
 8006584:	f04f 0000 	mov.w	r0, #0
 8006588:	f04f 0100 	mov.w	r1, #0
 800658c:	00d9      	lsls	r1, r3, #3
 800658e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006592:	00d0      	lsls	r0, r2, #3
 8006594:	4602      	mov	r2, r0
 8006596:	460b      	mov	r3, r1
 8006598:	1911      	adds	r1, r2, r4
 800659a:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
 800659e:	416b      	adcs	r3, r5
 80065a0:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80065a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80065a8:	685b      	ldr	r3, [r3, #4]
 80065aa:	461a      	mov	r2, r3
 80065ac:	f04f 0300 	mov.w	r3, #0
 80065b0:	1891      	adds	r1, r2, r2
 80065b2:	f8c7 1080 	str.w	r1, [r7, #128]	; 0x80
 80065b6:	415b      	adcs	r3, r3
 80065b8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80065bc:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 80065c0:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 80065c4:	f7f9 fe1a 	bl	80001fc <__aeabi_uldivmod>
 80065c8:	4602      	mov	r2, r0
 80065ca:	460b      	mov	r3, r1
 80065cc:	4bad      	ldr	r3, [pc, #692]	; (8006884 <UART_SetConfig+0x3dc>)
 80065ce:	fba3 2302 	umull	r2, r3, r3, r2
 80065d2:	095b      	lsrs	r3, r3, #5
 80065d4:	011e      	lsls	r6, r3, #4
 80065d6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80065da:	461c      	mov	r4, r3
 80065dc:	f04f 0500 	mov.w	r5, #0
 80065e0:	4622      	mov	r2, r4
 80065e2:	462b      	mov	r3, r5
 80065e4:	1891      	adds	r1, r2, r2
 80065e6:	67b9      	str	r1, [r7, #120]	; 0x78
 80065e8:	415b      	adcs	r3, r3
 80065ea:	67fb      	str	r3, [r7, #124]	; 0x7c
 80065ec:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 80065f0:	1912      	adds	r2, r2, r4
 80065f2:	eb45 0303 	adc.w	r3, r5, r3
 80065f6:	f04f 0000 	mov.w	r0, #0
 80065fa:	f04f 0100 	mov.w	r1, #0
 80065fe:	00d9      	lsls	r1, r3, #3
 8006600:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006604:	00d0      	lsls	r0, r2, #3
 8006606:	4602      	mov	r2, r0
 8006608:	460b      	mov	r3, r1
 800660a:	1911      	adds	r1, r2, r4
 800660c:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 8006610:	416b      	adcs	r3, r5
 8006612:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8006616:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800661a:	685b      	ldr	r3, [r3, #4]
 800661c:	461a      	mov	r2, r3
 800661e:	f04f 0300 	mov.w	r3, #0
 8006622:	1891      	adds	r1, r2, r2
 8006624:	6739      	str	r1, [r7, #112]	; 0x70
 8006626:	415b      	adcs	r3, r3
 8006628:	677b      	str	r3, [r7, #116]	; 0x74
 800662a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800662e:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 8006632:	f7f9 fde3 	bl	80001fc <__aeabi_uldivmod>
 8006636:	4602      	mov	r2, r0
 8006638:	460b      	mov	r3, r1
 800663a:	4b92      	ldr	r3, [pc, #584]	; (8006884 <UART_SetConfig+0x3dc>)
 800663c:	fba3 1302 	umull	r1, r3, r3, r2
 8006640:	095b      	lsrs	r3, r3, #5
 8006642:	2164      	movs	r1, #100	; 0x64
 8006644:	fb01 f303 	mul.w	r3, r1, r3
 8006648:	1ad3      	subs	r3, r2, r3
 800664a:	00db      	lsls	r3, r3, #3
 800664c:	3332      	adds	r3, #50	; 0x32
 800664e:	4a8d      	ldr	r2, [pc, #564]	; (8006884 <UART_SetConfig+0x3dc>)
 8006650:	fba2 2303 	umull	r2, r3, r2, r3
 8006654:	095b      	lsrs	r3, r3, #5
 8006656:	005b      	lsls	r3, r3, #1
 8006658:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800665c:	441e      	add	r6, r3
 800665e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006662:	4618      	mov	r0, r3
 8006664:	f04f 0100 	mov.w	r1, #0
 8006668:	4602      	mov	r2, r0
 800666a:	460b      	mov	r3, r1
 800666c:	1894      	adds	r4, r2, r2
 800666e:	66bc      	str	r4, [r7, #104]	; 0x68
 8006670:	415b      	adcs	r3, r3
 8006672:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006674:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8006678:	1812      	adds	r2, r2, r0
 800667a:	eb41 0303 	adc.w	r3, r1, r3
 800667e:	f04f 0400 	mov.w	r4, #0
 8006682:	f04f 0500 	mov.w	r5, #0
 8006686:	00dd      	lsls	r5, r3, #3
 8006688:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800668c:	00d4      	lsls	r4, r2, #3
 800668e:	4622      	mov	r2, r4
 8006690:	462b      	mov	r3, r5
 8006692:	1814      	adds	r4, r2, r0
 8006694:	f8c7 40c8 	str.w	r4, [r7, #200]	; 0xc8
 8006698:	414b      	adcs	r3, r1
 800669a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800669e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80066a2:	685b      	ldr	r3, [r3, #4]
 80066a4:	461a      	mov	r2, r3
 80066a6:	f04f 0300 	mov.w	r3, #0
 80066aa:	1891      	adds	r1, r2, r2
 80066ac:	6639      	str	r1, [r7, #96]	; 0x60
 80066ae:	415b      	adcs	r3, r3
 80066b0:	667b      	str	r3, [r7, #100]	; 0x64
 80066b2:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80066b6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80066ba:	f7f9 fd9f 	bl	80001fc <__aeabi_uldivmod>
 80066be:	4602      	mov	r2, r0
 80066c0:	460b      	mov	r3, r1
 80066c2:	4b70      	ldr	r3, [pc, #448]	; (8006884 <UART_SetConfig+0x3dc>)
 80066c4:	fba3 1302 	umull	r1, r3, r3, r2
 80066c8:	095b      	lsrs	r3, r3, #5
 80066ca:	2164      	movs	r1, #100	; 0x64
 80066cc:	fb01 f303 	mul.w	r3, r1, r3
 80066d0:	1ad3      	subs	r3, r2, r3
 80066d2:	00db      	lsls	r3, r3, #3
 80066d4:	3332      	adds	r3, #50	; 0x32
 80066d6:	4a6b      	ldr	r2, [pc, #428]	; (8006884 <UART_SetConfig+0x3dc>)
 80066d8:	fba2 2303 	umull	r2, r3, r2, r3
 80066dc:	095b      	lsrs	r3, r3, #5
 80066de:	f003 0207 	and.w	r2, r3, #7
 80066e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	4432      	add	r2, r6
 80066ea:	609a      	str	r2, [r3, #8]
 80066ec:	e26d      	b.n	8006bca <UART_SetConfig+0x722>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80066ee:	f7fe fb55 	bl	8004d9c <HAL_RCC_GetPCLK1Freq>
 80066f2:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80066f6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80066fa:	461c      	mov	r4, r3
 80066fc:	f04f 0500 	mov.w	r5, #0
 8006700:	4622      	mov	r2, r4
 8006702:	462b      	mov	r3, r5
 8006704:	1891      	adds	r1, r2, r2
 8006706:	65b9      	str	r1, [r7, #88]	; 0x58
 8006708:	415b      	adcs	r3, r3
 800670a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800670c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006710:	1912      	adds	r2, r2, r4
 8006712:	eb45 0303 	adc.w	r3, r5, r3
 8006716:	f04f 0000 	mov.w	r0, #0
 800671a:	f04f 0100 	mov.w	r1, #0
 800671e:	00d9      	lsls	r1, r3, #3
 8006720:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006724:	00d0      	lsls	r0, r2, #3
 8006726:	4602      	mov	r2, r0
 8006728:	460b      	mov	r3, r1
 800672a:	1911      	adds	r1, r2, r4
 800672c:	f8c7 10c0 	str.w	r1, [r7, #192]	; 0xc0
 8006730:	416b      	adcs	r3, r5
 8006732:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006736:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800673a:	685b      	ldr	r3, [r3, #4]
 800673c:	461a      	mov	r2, r3
 800673e:	f04f 0300 	mov.w	r3, #0
 8006742:	1891      	adds	r1, r2, r2
 8006744:	6539      	str	r1, [r7, #80]	; 0x50
 8006746:	415b      	adcs	r3, r3
 8006748:	657b      	str	r3, [r7, #84]	; 0x54
 800674a:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800674e:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 8006752:	f7f9 fd53 	bl	80001fc <__aeabi_uldivmod>
 8006756:	4602      	mov	r2, r0
 8006758:	460b      	mov	r3, r1
 800675a:	4b4a      	ldr	r3, [pc, #296]	; (8006884 <UART_SetConfig+0x3dc>)
 800675c:	fba3 2302 	umull	r2, r3, r3, r2
 8006760:	095b      	lsrs	r3, r3, #5
 8006762:	011e      	lsls	r6, r3, #4
 8006764:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006768:	461c      	mov	r4, r3
 800676a:	f04f 0500 	mov.w	r5, #0
 800676e:	4622      	mov	r2, r4
 8006770:	462b      	mov	r3, r5
 8006772:	1891      	adds	r1, r2, r2
 8006774:	64b9      	str	r1, [r7, #72]	; 0x48
 8006776:	415b      	adcs	r3, r3
 8006778:	64fb      	str	r3, [r7, #76]	; 0x4c
 800677a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800677e:	1912      	adds	r2, r2, r4
 8006780:	eb45 0303 	adc.w	r3, r5, r3
 8006784:	f04f 0000 	mov.w	r0, #0
 8006788:	f04f 0100 	mov.w	r1, #0
 800678c:	00d9      	lsls	r1, r3, #3
 800678e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006792:	00d0      	lsls	r0, r2, #3
 8006794:	4602      	mov	r2, r0
 8006796:	460b      	mov	r3, r1
 8006798:	1911      	adds	r1, r2, r4
 800679a:	f8c7 10b8 	str.w	r1, [r7, #184]	; 0xb8
 800679e:	416b      	adcs	r3, r5
 80067a0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80067a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80067a8:	685b      	ldr	r3, [r3, #4]
 80067aa:	461a      	mov	r2, r3
 80067ac:	f04f 0300 	mov.w	r3, #0
 80067b0:	1891      	adds	r1, r2, r2
 80067b2:	6439      	str	r1, [r7, #64]	; 0x40
 80067b4:	415b      	adcs	r3, r3
 80067b6:	647b      	str	r3, [r7, #68]	; 0x44
 80067b8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80067bc:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 80067c0:	f7f9 fd1c 	bl	80001fc <__aeabi_uldivmod>
 80067c4:	4602      	mov	r2, r0
 80067c6:	460b      	mov	r3, r1
 80067c8:	4b2e      	ldr	r3, [pc, #184]	; (8006884 <UART_SetConfig+0x3dc>)
 80067ca:	fba3 1302 	umull	r1, r3, r3, r2
 80067ce:	095b      	lsrs	r3, r3, #5
 80067d0:	2164      	movs	r1, #100	; 0x64
 80067d2:	fb01 f303 	mul.w	r3, r1, r3
 80067d6:	1ad3      	subs	r3, r2, r3
 80067d8:	00db      	lsls	r3, r3, #3
 80067da:	3332      	adds	r3, #50	; 0x32
 80067dc:	4a29      	ldr	r2, [pc, #164]	; (8006884 <UART_SetConfig+0x3dc>)
 80067de:	fba2 2303 	umull	r2, r3, r2, r3
 80067e2:	095b      	lsrs	r3, r3, #5
 80067e4:	005b      	lsls	r3, r3, #1
 80067e6:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80067ea:	441e      	add	r6, r3
 80067ec:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80067f0:	4618      	mov	r0, r3
 80067f2:	f04f 0100 	mov.w	r1, #0
 80067f6:	4602      	mov	r2, r0
 80067f8:	460b      	mov	r3, r1
 80067fa:	1894      	adds	r4, r2, r2
 80067fc:	63bc      	str	r4, [r7, #56]	; 0x38
 80067fe:	415b      	adcs	r3, r3
 8006800:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006802:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006806:	1812      	adds	r2, r2, r0
 8006808:	eb41 0303 	adc.w	r3, r1, r3
 800680c:	f04f 0400 	mov.w	r4, #0
 8006810:	f04f 0500 	mov.w	r5, #0
 8006814:	00dd      	lsls	r5, r3, #3
 8006816:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800681a:	00d4      	lsls	r4, r2, #3
 800681c:	4622      	mov	r2, r4
 800681e:	462b      	mov	r3, r5
 8006820:	1814      	adds	r4, r2, r0
 8006822:	f8c7 40b0 	str.w	r4, [r7, #176]	; 0xb0
 8006826:	414b      	adcs	r3, r1
 8006828:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800682c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006830:	685b      	ldr	r3, [r3, #4]
 8006832:	461a      	mov	r2, r3
 8006834:	f04f 0300 	mov.w	r3, #0
 8006838:	1891      	adds	r1, r2, r2
 800683a:	6339      	str	r1, [r7, #48]	; 0x30
 800683c:	415b      	adcs	r3, r3
 800683e:	637b      	str	r3, [r7, #52]	; 0x34
 8006840:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8006844:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006848:	f7f9 fcd8 	bl	80001fc <__aeabi_uldivmod>
 800684c:	4602      	mov	r2, r0
 800684e:	460b      	mov	r3, r1
 8006850:	4b0c      	ldr	r3, [pc, #48]	; (8006884 <UART_SetConfig+0x3dc>)
 8006852:	fba3 1302 	umull	r1, r3, r3, r2
 8006856:	095b      	lsrs	r3, r3, #5
 8006858:	2164      	movs	r1, #100	; 0x64
 800685a:	fb01 f303 	mul.w	r3, r1, r3
 800685e:	1ad3      	subs	r3, r2, r3
 8006860:	00db      	lsls	r3, r3, #3
 8006862:	3332      	adds	r3, #50	; 0x32
 8006864:	4a07      	ldr	r2, [pc, #28]	; (8006884 <UART_SetConfig+0x3dc>)
 8006866:	fba2 2303 	umull	r2, r3, r2, r3
 800686a:	095b      	lsrs	r3, r3, #5
 800686c:	f003 0207 	and.w	r2, r3, #7
 8006870:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	4432      	add	r2, r6
 8006878:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800687a:	e1a6      	b.n	8006bca <UART_SetConfig+0x722>
 800687c:	40011000 	.word	0x40011000
 8006880:	40011400 	.word	0x40011400
 8006884:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006888:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800688c:	681a      	ldr	r2, [r3, #0]
 800688e:	4bd1      	ldr	r3, [pc, #836]	; (8006bd4 <UART_SetConfig+0x72c>)
 8006890:	429a      	cmp	r2, r3
 8006892:	d006      	beq.n	80068a2 <UART_SetConfig+0x3fa>
 8006894:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006898:	681a      	ldr	r2, [r3, #0]
 800689a:	4bcf      	ldr	r3, [pc, #828]	; (8006bd8 <UART_SetConfig+0x730>)
 800689c:	429a      	cmp	r2, r3
 800689e:	f040 80ca 	bne.w	8006a36 <UART_SetConfig+0x58e>
      pclk = HAL_RCC_GetPCLK2Freq();
 80068a2:	f7fe fa8f 	bl	8004dc4 <HAL_RCC_GetPCLK2Freq>
 80068a6:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80068aa:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80068ae:	461c      	mov	r4, r3
 80068b0:	f04f 0500 	mov.w	r5, #0
 80068b4:	4622      	mov	r2, r4
 80068b6:	462b      	mov	r3, r5
 80068b8:	1891      	adds	r1, r2, r2
 80068ba:	62b9      	str	r1, [r7, #40]	; 0x28
 80068bc:	415b      	adcs	r3, r3
 80068be:	62fb      	str	r3, [r7, #44]	; 0x2c
 80068c0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80068c4:	1912      	adds	r2, r2, r4
 80068c6:	eb45 0303 	adc.w	r3, r5, r3
 80068ca:	f04f 0000 	mov.w	r0, #0
 80068ce:	f04f 0100 	mov.w	r1, #0
 80068d2:	00d9      	lsls	r1, r3, #3
 80068d4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80068d8:	00d0      	lsls	r0, r2, #3
 80068da:	4602      	mov	r2, r0
 80068dc:	460b      	mov	r3, r1
 80068de:	eb12 0a04 	adds.w	sl, r2, r4
 80068e2:	eb43 0b05 	adc.w	fp, r3, r5
 80068e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80068ea:	685b      	ldr	r3, [r3, #4]
 80068ec:	4618      	mov	r0, r3
 80068ee:	f04f 0100 	mov.w	r1, #0
 80068f2:	f04f 0200 	mov.w	r2, #0
 80068f6:	f04f 0300 	mov.w	r3, #0
 80068fa:	008b      	lsls	r3, r1, #2
 80068fc:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006900:	0082      	lsls	r2, r0, #2
 8006902:	4650      	mov	r0, sl
 8006904:	4659      	mov	r1, fp
 8006906:	f7f9 fc79 	bl	80001fc <__aeabi_uldivmod>
 800690a:	4602      	mov	r2, r0
 800690c:	460b      	mov	r3, r1
 800690e:	4bb3      	ldr	r3, [pc, #716]	; (8006bdc <UART_SetConfig+0x734>)
 8006910:	fba3 2302 	umull	r2, r3, r3, r2
 8006914:	095b      	lsrs	r3, r3, #5
 8006916:	011e      	lsls	r6, r3, #4
 8006918:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800691c:	4618      	mov	r0, r3
 800691e:	f04f 0100 	mov.w	r1, #0
 8006922:	4602      	mov	r2, r0
 8006924:	460b      	mov	r3, r1
 8006926:	1894      	adds	r4, r2, r2
 8006928:	623c      	str	r4, [r7, #32]
 800692a:	415b      	adcs	r3, r3
 800692c:	627b      	str	r3, [r7, #36]	; 0x24
 800692e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006932:	1812      	adds	r2, r2, r0
 8006934:	eb41 0303 	adc.w	r3, r1, r3
 8006938:	f04f 0400 	mov.w	r4, #0
 800693c:	f04f 0500 	mov.w	r5, #0
 8006940:	00dd      	lsls	r5, r3, #3
 8006942:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006946:	00d4      	lsls	r4, r2, #3
 8006948:	4622      	mov	r2, r4
 800694a:	462b      	mov	r3, r5
 800694c:	1814      	adds	r4, r2, r0
 800694e:	f8c7 40a8 	str.w	r4, [r7, #168]	; 0xa8
 8006952:	414b      	adcs	r3, r1
 8006954:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006958:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800695c:	685b      	ldr	r3, [r3, #4]
 800695e:	4618      	mov	r0, r3
 8006960:	f04f 0100 	mov.w	r1, #0
 8006964:	f04f 0200 	mov.w	r2, #0
 8006968:	f04f 0300 	mov.w	r3, #0
 800696c:	008b      	lsls	r3, r1, #2
 800696e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006972:	0082      	lsls	r2, r0, #2
 8006974:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 8006978:	f7f9 fc40 	bl	80001fc <__aeabi_uldivmod>
 800697c:	4602      	mov	r2, r0
 800697e:	460b      	mov	r3, r1
 8006980:	4b96      	ldr	r3, [pc, #600]	; (8006bdc <UART_SetConfig+0x734>)
 8006982:	fba3 1302 	umull	r1, r3, r3, r2
 8006986:	095b      	lsrs	r3, r3, #5
 8006988:	2164      	movs	r1, #100	; 0x64
 800698a:	fb01 f303 	mul.w	r3, r1, r3
 800698e:	1ad3      	subs	r3, r2, r3
 8006990:	011b      	lsls	r3, r3, #4
 8006992:	3332      	adds	r3, #50	; 0x32
 8006994:	4a91      	ldr	r2, [pc, #580]	; (8006bdc <UART_SetConfig+0x734>)
 8006996:	fba2 2303 	umull	r2, r3, r2, r3
 800699a:	095b      	lsrs	r3, r3, #5
 800699c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80069a0:	441e      	add	r6, r3
 80069a2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80069a6:	4618      	mov	r0, r3
 80069a8:	f04f 0100 	mov.w	r1, #0
 80069ac:	4602      	mov	r2, r0
 80069ae:	460b      	mov	r3, r1
 80069b0:	1894      	adds	r4, r2, r2
 80069b2:	61bc      	str	r4, [r7, #24]
 80069b4:	415b      	adcs	r3, r3
 80069b6:	61fb      	str	r3, [r7, #28]
 80069b8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80069bc:	1812      	adds	r2, r2, r0
 80069be:	eb41 0303 	adc.w	r3, r1, r3
 80069c2:	f04f 0400 	mov.w	r4, #0
 80069c6:	f04f 0500 	mov.w	r5, #0
 80069ca:	00dd      	lsls	r5, r3, #3
 80069cc:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80069d0:	00d4      	lsls	r4, r2, #3
 80069d2:	4622      	mov	r2, r4
 80069d4:	462b      	mov	r3, r5
 80069d6:	1814      	adds	r4, r2, r0
 80069d8:	f8c7 40a0 	str.w	r4, [r7, #160]	; 0xa0
 80069dc:	414b      	adcs	r3, r1
 80069de:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80069e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80069e6:	685b      	ldr	r3, [r3, #4]
 80069e8:	4618      	mov	r0, r3
 80069ea:	f04f 0100 	mov.w	r1, #0
 80069ee:	f04f 0200 	mov.w	r2, #0
 80069f2:	f04f 0300 	mov.w	r3, #0
 80069f6:	008b      	lsls	r3, r1, #2
 80069f8:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80069fc:	0082      	lsls	r2, r0, #2
 80069fe:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8006a02:	f7f9 fbfb 	bl	80001fc <__aeabi_uldivmod>
 8006a06:	4602      	mov	r2, r0
 8006a08:	460b      	mov	r3, r1
 8006a0a:	4b74      	ldr	r3, [pc, #464]	; (8006bdc <UART_SetConfig+0x734>)
 8006a0c:	fba3 1302 	umull	r1, r3, r3, r2
 8006a10:	095b      	lsrs	r3, r3, #5
 8006a12:	2164      	movs	r1, #100	; 0x64
 8006a14:	fb01 f303 	mul.w	r3, r1, r3
 8006a18:	1ad3      	subs	r3, r2, r3
 8006a1a:	011b      	lsls	r3, r3, #4
 8006a1c:	3332      	adds	r3, #50	; 0x32
 8006a1e:	4a6f      	ldr	r2, [pc, #444]	; (8006bdc <UART_SetConfig+0x734>)
 8006a20:	fba2 2303 	umull	r2, r3, r2, r3
 8006a24:	095b      	lsrs	r3, r3, #5
 8006a26:	f003 020f 	and.w	r2, r3, #15
 8006a2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	4432      	add	r2, r6
 8006a32:	609a      	str	r2, [r3, #8]
 8006a34:	e0c9      	b.n	8006bca <UART_SetConfig+0x722>
      pclk = HAL_RCC_GetPCLK1Freq();
 8006a36:	f7fe f9b1 	bl	8004d9c <HAL_RCC_GetPCLK1Freq>
 8006a3a:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006a3e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006a42:	461c      	mov	r4, r3
 8006a44:	f04f 0500 	mov.w	r5, #0
 8006a48:	4622      	mov	r2, r4
 8006a4a:	462b      	mov	r3, r5
 8006a4c:	1891      	adds	r1, r2, r2
 8006a4e:	6139      	str	r1, [r7, #16]
 8006a50:	415b      	adcs	r3, r3
 8006a52:	617b      	str	r3, [r7, #20]
 8006a54:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006a58:	1912      	adds	r2, r2, r4
 8006a5a:	eb45 0303 	adc.w	r3, r5, r3
 8006a5e:	f04f 0000 	mov.w	r0, #0
 8006a62:	f04f 0100 	mov.w	r1, #0
 8006a66:	00d9      	lsls	r1, r3, #3
 8006a68:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006a6c:	00d0      	lsls	r0, r2, #3
 8006a6e:	4602      	mov	r2, r0
 8006a70:	460b      	mov	r3, r1
 8006a72:	eb12 0804 	adds.w	r8, r2, r4
 8006a76:	eb43 0905 	adc.w	r9, r3, r5
 8006a7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a7e:	685b      	ldr	r3, [r3, #4]
 8006a80:	4618      	mov	r0, r3
 8006a82:	f04f 0100 	mov.w	r1, #0
 8006a86:	f04f 0200 	mov.w	r2, #0
 8006a8a:	f04f 0300 	mov.w	r3, #0
 8006a8e:	008b      	lsls	r3, r1, #2
 8006a90:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006a94:	0082      	lsls	r2, r0, #2
 8006a96:	4640      	mov	r0, r8
 8006a98:	4649      	mov	r1, r9
 8006a9a:	f7f9 fbaf 	bl	80001fc <__aeabi_uldivmod>
 8006a9e:	4602      	mov	r2, r0
 8006aa0:	460b      	mov	r3, r1
 8006aa2:	4b4e      	ldr	r3, [pc, #312]	; (8006bdc <UART_SetConfig+0x734>)
 8006aa4:	fba3 2302 	umull	r2, r3, r3, r2
 8006aa8:	095b      	lsrs	r3, r3, #5
 8006aaa:	011e      	lsls	r6, r3, #4
 8006aac:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006ab0:	4618      	mov	r0, r3
 8006ab2:	f04f 0100 	mov.w	r1, #0
 8006ab6:	4602      	mov	r2, r0
 8006ab8:	460b      	mov	r3, r1
 8006aba:	1894      	adds	r4, r2, r2
 8006abc:	60bc      	str	r4, [r7, #8]
 8006abe:	415b      	adcs	r3, r3
 8006ac0:	60fb      	str	r3, [r7, #12]
 8006ac2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006ac6:	1812      	adds	r2, r2, r0
 8006ac8:	eb41 0303 	adc.w	r3, r1, r3
 8006acc:	f04f 0400 	mov.w	r4, #0
 8006ad0:	f04f 0500 	mov.w	r5, #0
 8006ad4:	00dd      	lsls	r5, r3, #3
 8006ad6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006ada:	00d4      	lsls	r4, r2, #3
 8006adc:	4622      	mov	r2, r4
 8006ade:	462b      	mov	r3, r5
 8006ae0:	1814      	adds	r4, r2, r0
 8006ae2:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
 8006ae6:	414b      	adcs	r3, r1
 8006ae8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006aec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006af0:	685b      	ldr	r3, [r3, #4]
 8006af2:	4618      	mov	r0, r3
 8006af4:	f04f 0100 	mov.w	r1, #0
 8006af8:	f04f 0200 	mov.w	r2, #0
 8006afc:	f04f 0300 	mov.w	r3, #0
 8006b00:	008b      	lsls	r3, r1, #2
 8006b02:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006b06:	0082      	lsls	r2, r0, #2
 8006b08:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006b0c:	f7f9 fb76 	bl	80001fc <__aeabi_uldivmod>
 8006b10:	4602      	mov	r2, r0
 8006b12:	460b      	mov	r3, r1
 8006b14:	4b31      	ldr	r3, [pc, #196]	; (8006bdc <UART_SetConfig+0x734>)
 8006b16:	fba3 1302 	umull	r1, r3, r3, r2
 8006b1a:	095b      	lsrs	r3, r3, #5
 8006b1c:	2164      	movs	r1, #100	; 0x64
 8006b1e:	fb01 f303 	mul.w	r3, r1, r3
 8006b22:	1ad3      	subs	r3, r2, r3
 8006b24:	011b      	lsls	r3, r3, #4
 8006b26:	3332      	adds	r3, #50	; 0x32
 8006b28:	4a2c      	ldr	r2, [pc, #176]	; (8006bdc <UART_SetConfig+0x734>)
 8006b2a:	fba2 2303 	umull	r2, r3, r2, r3
 8006b2e:	095b      	lsrs	r3, r3, #5
 8006b30:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006b34:	441e      	add	r6, r3
 8006b36:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006b3a:	4618      	mov	r0, r3
 8006b3c:	f04f 0100 	mov.w	r1, #0
 8006b40:	4602      	mov	r2, r0
 8006b42:	460b      	mov	r3, r1
 8006b44:	1894      	adds	r4, r2, r2
 8006b46:	603c      	str	r4, [r7, #0]
 8006b48:	415b      	adcs	r3, r3
 8006b4a:	607b      	str	r3, [r7, #4]
 8006b4c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006b50:	1812      	adds	r2, r2, r0
 8006b52:	eb41 0303 	adc.w	r3, r1, r3
 8006b56:	f04f 0400 	mov.w	r4, #0
 8006b5a:	f04f 0500 	mov.w	r5, #0
 8006b5e:	00dd      	lsls	r5, r3, #3
 8006b60:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006b64:	00d4      	lsls	r4, r2, #3
 8006b66:	4622      	mov	r2, r4
 8006b68:	462b      	mov	r3, r5
 8006b6a:	1814      	adds	r4, r2, r0
 8006b6c:	f8c7 4090 	str.w	r4, [r7, #144]	; 0x90
 8006b70:	414b      	adcs	r3, r1
 8006b72:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006b76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006b7a:	685b      	ldr	r3, [r3, #4]
 8006b7c:	4618      	mov	r0, r3
 8006b7e:	f04f 0100 	mov.w	r1, #0
 8006b82:	f04f 0200 	mov.w	r2, #0
 8006b86:	f04f 0300 	mov.w	r3, #0
 8006b8a:	008b      	lsls	r3, r1, #2
 8006b8c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006b90:	0082      	lsls	r2, r0, #2
 8006b92:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 8006b96:	f7f9 fb31 	bl	80001fc <__aeabi_uldivmod>
 8006b9a:	4602      	mov	r2, r0
 8006b9c:	460b      	mov	r3, r1
 8006b9e:	4b0f      	ldr	r3, [pc, #60]	; (8006bdc <UART_SetConfig+0x734>)
 8006ba0:	fba3 1302 	umull	r1, r3, r3, r2
 8006ba4:	095b      	lsrs	r3, r3, #5
 8006ba6:	2164      	movs	r1, #100	; 0x64
 8006ba8:	fb01 f303 	mul.w	r3, r1, r3
 8006bac:	1ad3      	subs	r3, r2, r3
 8006bae:	011b      	lsls	r3, r3, #4
 8006bb0:	3332      	adds	r3, #50	; 0x32
 8006bb2:	4a0a      	ldr	r2, [pc, #40]	; (8006bdc <UART_SetConfig+0x734>)
 8006bb4:	fba2 2303 	umull	r2, r3, r2, r3
 8006bb8:	095b      	lsrs	r3, r3, #5
 8006bba:	f003 020f 	and.w	r2, r3, #15
 8006bbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	4432      	add	r2, r6
 8006bc6:	609a      	str	r2, [r3, #8]
}
 8006bc8:	e7ff      	b.n	8006bca <UART_SetConfig+0x722>
 8006bca:	bf00      	nop
 8006bcc:	37f4      	adds	r7, #244	; 0xf4
 8006bce:	46bd      	mov	sp, r7
 8006bd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bd4:	40011000 	.word	0x40011000
 8006bd8:	40011400 	.word	0x40011400
 8006bdc:	51eb851f 	.word	0x51eb851f

08006be0 <__libc_init_array>:
 8006be0:	b570      	push	{r4, r5, r6, lr}
 8006be2:	4d0d      	ldr	r5, [pc, #52]	; (8006c18 <__libc_init_array+0x38>)
 8006be4:	4c0d      	ldr	r4, [pc, #52]	; (8006c1c <__libc_init_array+0x3c>)
 8006be6:	1b64      	subs	r4, r4, r5
 8006be8:	10a4      	asrs	r4, r4, #2
 8006bea:	2600      	movs	r6, #0
 8006bec:	42a6      	cmp	r6, r4
 8006bee:	d109      	bne.n	8006c04 <__libc_init_array+0x24>
 8006bf0:	4d0b      	ldr	r5, [pc, #44]	; (8006c20 <__libc_init_array+0x40>)
 8006bf2:	4c0c      	ldr	r4, [pc, #48]	; (8006c24 <__libc_init_array+0x44>)
 8006bf4:	f000 f820 	bl	8006c38 <_init>
 8006bf8:	1b64      	subs	r4, r4, r5
 8006bfa:	10a4      	asrs	r4, r4, #2
 8006bfc:	2600      	movs	r6, #0
 8006bfe:	42a6      	cmp	r6, r4
 8006c00:	d105      	bne.n	8006c0e <__libc_init_array+0x2e>
 8006c02:	bd70      	pop	{r4, r5, r6, pc}
 8006c04:	f855 3b04 	ldr.w	r3, [r5], #4
 8006c08:	4798      	blx	r3
 8006c0a:	3601      	adds	r6, #1
 8006c0c:	e7ee      	b.n	8006bec <__libc_init_array+0xc>
 8006c0e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006c12:	4798      	blx	r3
 8006c14:	3601      	adds	r6, #1
 8006c16:	e7f2      	b.n	8006bfe <__libc_init_array+0x1e>
 8006c18:	08007114 	.word	0x08007114
 8006c1c:	08007114 	.word	0x08007114
 8006c20:	08007114 	.word	0x08007114
 8006c24:	08007118 	.word	0x08007118

08006c28 <memset>:
 8006c28:	4402      	add	r2, r0
 8006c2a:	4603      	mov	r3, r0
 8006c2c:	4293      	cmp	r3, r2
 8006c2e:	d100      	bne.n	8006c32 <memset+0xa>
 8006c30:	4770      	bx	lr
 8006c32:	f803 1b01 	strb.w	r1, [r3], #1
 8006c36:	e7f9      	b.n	8006c2c <memset+0x4>

08006c38 <_init>:
 8006c38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c3a:	bf00      	nop
 8006c3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c3e:	bc08      	pop	{r3}
 8006c40:	469e      	mov	lr, r3
 8006c42:	4770      	bx	lr

08006c44 <_fini>:
 8006c44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c46:	bf00      	nop
 8006c48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c4a:	bc08      	pop	{r3}
 8006c4c:	469e      	mov	lr, r3
 8006c4e:	4770      	bx	lr
