
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs /home/yashas/CS683/pa2-lehra-do-prefetcher-wronganswersonly/traces/trace1.champsimtrace.xz
.xz
CPU 0 Bimodal branch predictor
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
CPU 0 L1D Optimized prefetcher
L1D has LRU replacement policy
L2C has LRU replacement policy
LLC has LRU replacement policy
Heartbeat CPU 0 instructions: 10000003 cycles: 2830061 heartbeat IPC: 3.53349 cumulative IPC: 3.53349 (Simulation time: 0 hr 0 min 15 sec) 
Heartbeat CPU 0 instructions: 20000003 cycles: 5650207 heartbeat IPC: 3.54592 cumulative IPC: 3.53969 (Simulation time: 0 hr 0 min 30 sec) 

Warmup complete CPU 0 instructions: 25000004 cycles: 7064357 (Simulation time: 0 hr 0 min 38 sec) 

optimized_4phase-no-1core: prefetcher/l1d_prefetcher.cc:174: void CACHE::l1d_prefetcher_operate(uint64_t, uint64_t, uint8_t, uint8_t, uint8_t): Assertion `0' failed.
