Running: xsim.dir/bram_test_fpga_time_synth/xsimk.exe -simmode gui -wdb bram_test_fpga_time_synth.wdb -simrunnum 0 -socket 53928
Design successfully loaded
Design Loading Memory Usage: 13696 KB (Peak: 13696 KB)
Design Loading CPU Usage: 108 ms
Simulation completed
Simulation Memory Usage: 19604 KB (Peak: 19604 KB)
Simulation CPU Usage: 5578 ms
