/// Auto-generated register definitions for PIO0
/// Device: RP2040
/// Vendor: Raspberry Pi
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::raspberrypi::rp2040::rp2040::pio0 {

// ============================================================================
// PIO0 - Programmable IO block
// Base Address: 0x50200000
// ============================================================================

/// PIO0 Register Structure
struct PIO0_Registers {

    /// PIO control register
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    volatile uint32_t CTRL;

    /// FIFO status register
    /// Offset: 0x0004
    /// Reset value: 0x0F000F00
    volatile uint32_t FSTAT;

    /// FIFO debug register
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    volatile uint32_t FDEBUG;

    /// FIFO levels
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    volatile uint32_t FLEVEL;

    /// Direct write access to the TX FIFO for this state machine. Each write pushes one word to the FIFO.
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t TXF0;

    /// Direct write access to the TX FIFO for this state machine. Each write pushes one word to the FIFO.
    /// Offset: 0x0014
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t TXF1;

    /// Direct write access to the TX FIFO for this state machine. Each write pushes one word to the FIFO.
    /// Offset: 0x0018
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t TXF2;

    /// Direct write access to the TX FIFO for this state machine. Each write pushes one word to the FIFO.
    /// Offset: 0x001C
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t TXF3;

    /// Direct read access to the RX FIFO for this state machine. Each read pops one word from the FIFO.
    /// Offset: 0x0020
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t RXF0;

    /// Direct read access to the RX FIFO for this state machine. Each read pops one word from the FIFO.
    /// Offset: 0x0024
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t RXF1;

    /// Direct read access to the RX FIFO for this state machine. Each read pops one word from the FIFO.
    /// Offset: 0x0028
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t RXF2;

    /// Direct read access to the RX FIFO for this state machine. Each read pops one word from the FIFO.
    /// Offset: 0x002C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t RXF3;

    /// Interrupt request register. Write 1 to clear
    /// Offset: 0x0030
    /// Reset value: 0x00000000
    volatile uint32_t IRQ;

    /// Writing a 1 to each of these bits will forcibly assert the corresponding IRQ.\n
            Note this is different to the INTF register: writing here affects PIO internal\n
            state. INTF just asserts the processor-facing IRQ signal for testing ISRs,\n
            and is not visible to the state machines.
    /// Offset: 0x0034
    /// Reset value: 0x00000000
    volatile uint32_t IRQ_FORCE;

    /// There is a 2-flipflop synchronizer on each GPIO input, which protects\n
            PIO logic from metastabilities. This increases input delay, and for fast\n
            synchronous IO (e.g. SPI) these synchronizers may need to be bypassed.\n
            Each bit in this register corresponds to one GPIO.\n
            0 -> input is synchronized (default)\n
            1 -> synchronizer is bypassed\n
            If in doubt, leave this register as all zeroes.
    /// Offset: 0x0038
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t INPUT_SYNC_BYPASS;

    /// Read to sample the pad output values PIO is currently driving to the GPIOs.
    /// Offset: 0x003C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t DBG_PADOUT;

    /// Read to sample the pad output enables (direction) PIO is currently driving to the GPIOs.
    /// Offset: 0x0040
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t DBG_PADOE;

    /// The PIO hardware has some free parameters that may vary between chip products.\n
            These should be provided in the chip datasheet, but are also exposed here.
    /// Offset: 0x0044
    /// Reset value: 0x00000000
    volatile uint32_t DBG_CFGINFO;

    /// Write-only access to instruction memory location 0
    /// Offset: 0x0048
    /// Reset value: 0x00000000
    volatile uint32_t INSTR_MEM0;

    /// Write-only access to instruction memory location 1
    /// Offset: 0x004C
    /// Reset value: 0x00000000
    volatile uint32_t INSTR_MEM1;

    /// Write-only access to instruction memory location 2
    /// Offset: 0x0050
    /// Reset value: 0x00000000
    volatile uint32_t INSTR_MEM2;

    /// Write-only access to instruction memory location 3
    /// Offset: 0x0054
    /// Reset value: 0x00000000
    volatile uint32_t INSTR_MEM3;

    /// Write-only access to instruction memory location 4
    /// Offset: 0x0058
    /// Reset value: 0x00000000
    volatile uint32_t INSTR_MEM4;

    /// Write-only access to instruction memory location 5
    /// Offset: 0x005C
    /// Reset value: 0x00000000
    volatile uint32_t INSTR_MEM5;

    /// Write-only access to instruction memory location 6
    /// Offset: 0x0060
    /// Reset value: 0x00000000
    volatile uint32_t INSTR_MEM6;

    /// Write-only access to instruction memory location 7
    /// Offset: 0x0064
    /// Reset value: 0x00000000
    volatile uint32_t INSTR_MEM7;

    /// Write-only access to instruction memory location 8
    /// Offset: 0x0068
    /// Reset value: 0x00000000
    volatile uint32_t INSTR_MEM8;

    /// Write-only access to instruction memory location 9
    /// Offset: 0x006C
    /// Reset value: 0x00000000
    volatile uint32_t INSTR_MEM9;

    /// Write-only access to instruction memory location 10
    /// Offset: 0x0070
    /// Reset value: 0x00000000
    volatile uint32_t INSTR_MEM10;

    /// Write-only access to instruction memory location 11
    /// Offset: 0x0074
    /// Reset value: 0x00000000
    volatile uint32_t INSTR_MEM11;

    /// Write-only access to instruction memory location 12
    /// Offset: 0x0078
    /// Reset value: 0x00000000
    volatile uint32_t INSTR_MEM12;

    /// Write-only access to instruction memory location 13
    /// Offset: 0x007C
    /// Reset value: 0x00000000
    volatile uint32_t INSTR_MEM13;

    /// Write-only access to instruction memory location 14
    /// Offset: 0x0080
    /// Reset value: 0x00000000
    volatile uint32_t INSTR_MEM14;

    /// Write-only access to instruction memory location 15
    /// Offset: 0x0084
    /// Reset value: 0x00000000
    volatile uint32_t INSTR_MEM15;

    /// Write-only access to instruction memory location 16
    /// Offset: 0x0088
    /// Reset value: 0x00000000
    volatile uint32_t INSTR_MEM16;

    /// Write-only access to instruction memory location 17
    /// Offset: 0x008C
    /// Reset value: 0x00000000
    volatile uint32_t INSTR_MEM17;

    /// Write-only access to instruction memory location 18
    /// Offset: 0x0090
    /// Reset value: 0x00000000
    volatile uint32_t INSTR_MEM18;

    /// Write-only access to instruction memory location 19
    /// Offset: 0x0094
    /// Reset value: 0x00000000
    volatile uint32_t INSTR_MEM19;

    /// Write-only access to instruction memory location 20
    /// Offset: 0x0098
    /// Reset value: 0x00000000
    volatile uint32_t INSTR_MEM20;

    /// Write-only access to instruction memory location 21
    /// Offset: 0x009C
    /// Reset value: 0x00000000
    volatile uint32_t INSTR_MEM21;

    /// Write-only access to instruction memory location 22
    /// Offset: 0x00A0
    /// Reset value: 0x00000000
    volatile uint32_t INSTR_MEM22;

    /// Write-only access to instruction memory location 23
    /// Offset: 0x00A4
    /// Reset value: 0x00000000
    volatile uint32_t INSTR_MEM23;

    /// Write-only access to instruction memory location 24
    /// Offset: 0x00A8
    /// Reset value: 0x00000000
    volatile uint32_t INSTR_MEM24;

    /// Write-only access to instruction memory location 25
    /// Offset: 0x00AC
    /// Reset value: 0x00000000
    volatile uint32_t INSTR_MEM25;

    /// Write-only access to instruction memory location 26
    /// Offset: 0x00B0
    /// Reset value: 0x00000000
    volatile uint32_t INSTR_MEM26;

    /// Write-only access to instruction memory location 27
    /// Offset: 0x00B4
    /// Reset value: 0x00000000
    volatile uint32_t INSTR_MEM27;

    /// Write-only access to instruction memory location 28
    /// Offset: 0x00B8
    /// Reset value: 0x00000000
    volatile uint32_t INSTR_MEM28;

    /// Write-only access to instruction memory location 29
    /// Offset: 0x00BC
    /// Reset value: 0x00000000
    volatile uint32_t INSTR_MEM29;

    /// Write-only access to instruction memory location 30
    /// Offset: 0x00C0
    /// Reset value: 0x00000000
    volatile uint32_t INSTR_MEM30;

    /// Write-only access to instruction memory location 31
    /// Offset: 0x00C4
    /// Reset value: 0x00000000
    volatile uint32_t INSTR_MEM31;

    /// Clock divider register for state machine 0\n
            Frequency = clock freq / (CLKDIV_INT + CLKDIV_FRAC / 256)
    /// Offset: 0x00C8
    /// Reset value: 0x00010000
    volatile uint32_t SM0_CLKDIV;

    /// Execution/behavioural settings for state machine 0
    /// Offset: 0x00CC
    /// Reset value: 0x0001F000
    volatile uint32_t SM0_EXECCTRL;

    /// Control behaviour of the input/output shift registers for state machine 0
    /// Offset: 0x00D0
    /// Reset value: 0x000C0000
    volatile uint32_t SM0_SHIFTCTRL;

    /// Current instruction address of state machine 0
    /// Offset: 0x00D4
    /// Reset value: 0x00000000
    volatile uint32_t SM0_ADDR;

    /// Instruction currently being executed by state machine 0\n
            Write to execute an instruction immediately (including jumps) and then resume execution.
    /// Offset: 0x00D8
    /// Reset value: 0x00000000
    volatile uint32_t SM0_INSTR;

    /// State machine pin control
    /// Offset: 0x00DC
    /// Reset value: 0x14000000
    volatile uint32_t SM0_PINCTRL;

    /// Clock divider register for state machine 1\n
            Frequency = clock freq / (CLKDIV_INT + CLKDIV_FRAC / 256)
    /// Offset: 0x00E0
    /// Reset value: 0x00010000
    volatile uint32_t SM1_CLKDIV;

    /// Execution/behavioural settings for state machine 1
    /// Offset: 0x00E4
    /// Reset value: 0x0001F000
    volatile uint32_t SM1_EXECCTRL;

    /// Control behaviour of the input/output shift registers for state machine 1
    /// Offset: 0x00E8
    /// Reset value: 0x000C0000
    volatile uint32_t SM1_SHIFTCTRL;

    /// Current instruction address of state machine 1
    /// Offset: 0x00EC
    /// Reset value: 0x00000000
    volatile uint32_t SM1_ADDR;

    /// Instruction currently being executed by state machine 1\n
            Write to execute an instruction immediately (including jumps) and then resume execution.
    /// Offset: 0x00F0
    /// Reset value: 0x00000000
    volatile uint32_t SM1_INSTR;

    /// State machine pin control
    /// Offset: 0x00F4
    /// Reset value: 0x14000000
    volatile uint32_t SM1_PINCTRL;

    /// Clock divider register for state machine 2\n
            Frequency = clock freq / (CLKDIV_INT + CLKDIV_FRAC / 256)
    /// Offset: 0x00F8
    /// Reset value: 0x00010000
    volatile uint32_t SM2_CLKDIV;

    /// Execution/behavioural settings for state machine 2
    /// Offset: 0x00FC
    /// Reset value: 0x0001F000
    volatile uint32_t SM2_EXECCTRL;

    /// Control behaviour of the input/output shift registers for state machine 2
    /// Offset: 0x0100
    /// Reset value: 0x000C0000
    volatile uint32_t SM2_SHIFTCTRL;

    /// Current instruction address of state machine 2
    /// Offset: 0x0104
    /// Reset value: 0x00000000
    volatile uint32_t SM2_ADDR;

    /// Instruction currently being executed by state machine 2\n
            Write to execute an instruction immediately (including jumps) and then resume execution.
    /// Offset: 0x0108
    /// Reset value: 0x00000000
    volatile uint32_t SM2_INSTR;

    /// State machine pin control
    /// Offset: 0x010C
    /// Reset value: 0x14000000
    volatile uint32_t SM2_PINCTRL;

    /// Clock divider register for state machine 3\n
            Frequency = clock freq / (CLKDIV_INT + CLKDIV_FRAC / 256)
    /// Offset: 0x0110
    /// Reset value: 0x00010000
    volatile uint32_t SM3_CLKDIV;

    /// Execution/behavioural settings for state machine 3
    /// Offset: 0x0114
    /// Reset value: 0x0001F000
    volatile uint32_t SM3_EXECCTRL;

    /// Control behaviour of the input/output shift registers for state machine 3
    /// Offset: 0x0118
    /// Reset value: 0x000C0000
    volatile uint32_t SM3_SHIFTCTRL;

    /// Current instruction address of state machine 3
    /// Offset: 0x011C
    /// Reset value: 0x00000000
    volatile uint32_t SM3_ADDR;

    /// Instruction currently being executed by state machine 3\n
            Write to execute an instruction immediately (including jumps) and then resume execution.
    /// Offset: 0x0120
    /// Reset value: 0x00000000
    volatile uint32_t SM3_INSTR;

    /// State machine pin control
    /// Offset: 0x0124
    /// Reset value: 0x14000000
    volatile uint32_t SM3_PINCTRL;

    /// Raw Interrupts
    /// Offset: 0x0128
    /// Reset value: 0x00000000
    volatile uint32_t INTR;

    /// Interrupt Enable for irq0
    /// Offset: 0x012C
    /// Reset value: 0x00000000
    volatile uint32_t IRQ0_INTE;

    /// Interrupt Force for irq0
    /// Offset: 0x0130
    /// Reset value: 0x00000000
    volatile uint32_t IRQ0_INTF;

    /// Interrupt status after masking & forcing for irq0
    /// Offset: 0x0134
    /// Reset value: 0x00000000
    volatile uint32_t IRQ0_INTS;

    /// Interrupt Enable for irq1
    /// Offset: 0x0138
    /// Reset value: 0x00000000
    volatile uint32_t IRQ1_INTE;

    /// Interrupt Force for irq1
    /// Offset: 0x013C
    /// Reset value: 0x00000000
    volatile uint32_t IRQ1_INTF;

    /// Interrupt status after masking & forcing for irq1
    /// Offset: 0x0140
    /// Reset value: 0x00000000
    volatile uint32_t IRQ1_INTS;
};

static_assert(sizeof(PIO0_Registers) >= 324, "PIO0_Registers size mismatch");

/// PIO0 peripheral instance
constexpr PIO0_Registers* PIO0 = 
    reinterpret_cast<PIO0_Registers*>(0x50200000);

}  // namespace alloy::hal::raspberrypi::rp2040::rp2040::pio0
