//=====================================================================================================================
//All Rights Reserved.
//*** This file is auto generated by ISequenceSpec (http://www.agnisys.com) . Please do not edit this file. ***
//Created by        :
//Generated by      :  Agnisys
//Generated from    :  D:\AgnisysProjects\git_test\Allegro_test\tcl_block\new1.idsng
//IDesignSpec rev   :  idsbatch v4.16.26.2
//=====================================================================================================================

package chip_name_iss_pkg;
    import chip1_regmem_pkg::*;
    import uvm_pkg::*;
    `include "uvm_macros.svh"

    `include "seq_name.uvm.sv"

endpackage
