\t (00:00:04) allegro 16.6 S025 (v16-6-112BW) Windows 32
\t (00:00:04)     Journal start - Fri Oct 12 11:29:41 2018
\t (00:00:04)         Host=WYU User=wyu08 Pid=10400 CPUs=4
\t (00:00:04) CmdLine= D:\Cadence\SPB_16.6\tools\pcb\bin\allegro.exe
\t (00:00:04) 
   (00:00:04) Loading axlcore.cxt 
\t (00:00:05) Opening existing design...
\d (00:00:06) Design opened: D:/MyProject/SDHCAL_DAQ/PCB&Schematic/SDHCalFEB/Allegro/SDHCalFEB.brd
\t (00:00:06) Grids are drawn 2.00, 2.00 apart for enhanced viewability.
\i (00:00:06) trapsize 134
\i (00:00:06) trapsize 132
\i (00:00:06) trapsize 135
\i (00:00:06) trapsize 136
\i (00:00:06) trapsize 139
\t (00:00:06) Grids are drawn 2.00, 2.00 apart for enhanced viewability.
\i (00:00:06) trapsize 139
\i (00:00:11) opencd D:/MyProject/SDHCAL_DAQ/PCB&Schematic/SDHCalDIF/Allegro/SDHCalDIF.brd 
\t (00:00:11) Opening existing design...
\t (00:00:11) Grids are drawn 32.00, 32.00 apart for enhanced viewability.
\i (00:00:11) trapsize 584
\t (00:00:11)     Journal end - Fri Oct 12 11:29:48 2018
