{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1762107558840 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1762107558840 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 02 23:49:18 2025 " "Processing started: Sun Nov 02 23:49:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1762107558840 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1762107558840 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=on --write_settings_files=off EVM -c EVM " "Command: quartus_drc --read_settings_files=on --write_settings_files=off EVM -c EVM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1762107558840 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "EVM.sdc " "Synopsys Design Constraints File file not found: 'EVM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1762107560363 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1762107560380 ""}
{ "Critical Warning" "WDRC_CLOCK_SPINES" "Rule C105: Clock signal should be a global signal 25 1 " "(High) Rule C105: Clock signal should be a global signal. (Value defined:25). Found 1 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " clk " "Node  \"clk\"" {  } { { "EVM.v" "" { Text "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/EVM.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762107560651 ""}  } {  } 1 308042 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1762107560651 ""}
{ "Warning" "WDRC_EXTERNAL_RESET" "Rule R102: External reset signals should be synchronized using two cascaded registers 1 " "(Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " reset " "Node  \"reset\"" {  } { { "EVM.v" "" { Text "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/EVM.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762107560652 ""}  } {  } 0 308023 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1762107560652 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 2 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 2 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " reset " "Node  \"reset\"" {  } { { "EVM.v" "" { Text "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/EVM.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762107560652 ""} { "Info" "IDRC_NODES_INFO" " clk " "Node  \"clk\"" {  } { { "EVM.v" "" { Text "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/EVM.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762107560652 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1762107560652 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " clk " "Node  \"clk\"" {  } { { "EVM.v" "" { Text "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/EVM.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762107560653 ""} { "Info" "IDRC_NODES_INFO" " reset " "Node  \"reset\"" {  } { { "EVM.v" "" { Text "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/EVM.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762107560653 ""} { "Info" "IDRC_NODES_INFO" " candid_button\[2\] " "Node  \"candid_button\[2\]\"" {  } { { "EVM.v" "" { Text "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/EVM.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762107560653 ""} { "Info" "IDRC_NODES_INFO" " display_out\[0\]~8 " "Node  \"display_out\[0\]~8\"" {  } { { "EVM.v" "" { Text "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/EVM.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762107560653 ""} { "Info" "IDRC_NODES_INFO" " display_out\[0\]~9 " "Node  \"display_out\[0\]~9\"" {  } { { "EVM.v" "" { Text "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/EVM.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762107560653 ""} { "Info" "IDRC_NODES_INFO" " candid_button\[3\] " "Node  \"candid_button\[3\]\"" {  } { { "EVM.v" "" { Text "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/EVM.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762107560653 ""} { "Info" "IDRC_NODES_INFO" " mode " "Node  \"mode\"" {  } { { "EVM.v" "" { Text "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/EVM.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762107560653 ""} { "Info" "IDRC_NODES_INFO" " candid_button\[1\] " "Node  \"candid_button\[1\]\"" {  } { { "EVM.v" "" { Text "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/EVM.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762107560653 ""} { "Info" "IDRC_NODES_INFO" " candid_button\[0\] " "Node  \"candid_button\[0\]\"" {  } { { "EVM.v" "" { Text "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/EVM.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762107560653 ""} { "Info" "IDRC_NODES_INFO" " valid_vote~1 " "Node  \"valid_vote~1\"" {  } { { "EVM.v" "" { Text "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/EVM.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762107560653 ""} { "Info" "IDRC_NODES_INFO" " display_out\[0\]~14 " "Node  \"display_out\[0\]~14\"" {  } { { "EVM.v" "" { Text "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/EVM.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762107560653 ""} { "Info" "IDRC_NODES_INFO" " display_out\[0\]~12 " "Node  \"display_out\[0\]~12\"" {  } { { "EVM.v" "" { Text "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/EVM.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762107560653 ""} { "Info" "IDRC_NODES_INFO" " counter_candid2\[0\]~11 " "Node  \"counter_candid2\[0\]~11\"" {  } { { "EVM.v" "" { Text "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/EVM.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762107560653 ""} { "Info" "IDRC_NODES_INFO" " counter_candid3\[0\]~11 " "Node  \"counter_candid3\[0\]~11\"" {  } { { "EVM.v" "" { Text "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/EVM.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762107560653 ""} { "Info" "IDRC_NODES_INFO" " counter_total_Invalid\[0\]~10 " "Node  \"counter_total_Invalid\[0\]~10\"" {  } { { "EVM.v" "" { Text "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/EVM.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762107560653 ""} { "Info" "IDRC_NODES_INFO" " counter_candid4\[0\]~11 " "Node  \"counter_candid4\[0\]~11\"" {  } { { "EVM.v" "" { Text "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/EVM.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762107560653 ""} { "Info" "IDRC_NODES_INFO" " counter_candid1\[0\]~11 " "Node  \"counter_candid1\[0\]~11\"" {  } { { "EVM.v" "" { Text "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/EVM.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762107560653 ""} { "Info" "IDRC_NODES_INFO" " valid_vote~0 " "Node  \"valid_vote~0\"" {  } { { "EVM.v" "" { Text "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/EVM.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762107560653 ""} { "Info" "IDRC_NODES_INFO" " vot_logged\[0\]~5 " "Node  \"vot_logged\[0\]~5\"" {  } { { "EVM.v" "" { Text "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/EVM.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762107560653 ""} { "Info" "IDRC_NODES_INFO" " candid_button_prev\[2\] " "Node  \"candid_button_prev\[2\]\"" {  } { { "EVM.v" "" { Text "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/EVM.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762107560653 ""} { "Info" "IDRC_NODES_INFO" " counter_candid4\[0\]~7 " "Node  \"counter_candid4\[0\]~7\"" {  } { { "EVM.v" "" { Text "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/EVM.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762107560653 ""} { "Info" "IDRC_NODES_INFO" " invalid_vote~reg0 " "Node  \"invalid_vote~reg0\"" {  } { { "EVM.v" "" { Text "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/EVM.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762107560653 ""} { "Info" "IDRC_NODES_INFO" " vot_logged\[0\]~2 " "Node  \"vot_logged\[0\]~2\"" {  } { { "EVM.v" "" { Text "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/EVM.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762107560653 ""} { "Info" "IDRC_NODES_INFO" " counter_candid3\[0\] " "Node  \"counter_candid3\[0\]\"" {  } { { "EVM.v" "" { Text "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/EVM.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762107560653 ""} { "Info" "IDRC_NODES_INFO" " counter_candid2\[0\]~7 " "Node  \"counter_candid2\[0\]~7\"" {  } { { "EVM.v" "" { Text "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/EVM.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762107560653 ""} { "Info" "IDRC_NODES_INFO" " candid_button_prev\[0\] " "Node  \"candid_button_prev\[0\]\"" {  } { { "EVM.v" "" { Text "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/EVM.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762107560653 ""} { "Info" "IDRC_NODES_INFO" " vot_logged\[0\]~0 " "Node  \"vot_logged\[0\]~0\"" {  } { { "EVM.v" "" { Text "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/EVM.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762107560653 ""} { "Info" "IDRC_NODES_INFO" " counter_candid4\[0\] " "Node  \"counter_candid4\[0\]\"" {  } { { "EVM.v" "" { Text "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/EVM.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762107560653 ""} { "Info" "IDRC_NODES_INFO" " counter_total_valid\[0\] " "Node  \"counter_total_valid\[0\]\"" {  } { { "EVM.v" "" { Text "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/EVM.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762107560653 ""} { "Info" "IDRC_NODES_INFO" " counter_candid1\[0\] " "Node  \"counter_candid1\[0\]\"" {  } { { "EVM.v" "" { Text "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/EVM.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762107560653 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1762107560653 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1762107560653 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "52 2 " "Design Assistant information: finished post-fitting analysis of current design -- generated 52 information messages and 2 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1762107560655 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4524 " "Peak virtual memory: 4524 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1762107560724 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 02 23:49:20 2025 " "Processing ended: Sun Nov 02 23:49:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1762107560724 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1762107560724 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1762107560724 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1762107560724 ""}
