INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 01:37:58 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.035ns  (required time - arrival time)
  Source:                 fork25/control/generateBlocks[2].regblock/transmitValue_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.620ns period=3.240ns})
  Destination:            buffer11/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.620ns period=3.240ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.240ns  (clk rise@3.240ns - clk rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.555ns (18.226%)  route 2.490ns (81.774%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.723 - 3.240 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=759, unset)          0.508     0.508    fork25/control/generateBlocks[2].regblock/clk
    SLICE_X10Y140        FDSE                                         r  fork25/control/generateBlocks[2].regblock/transmitValue_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y140        FDSE (Prop_fdse_C_Q)         0.254     0.762 f  fork25/control/generateBlocks[2].regblock/transmitValue_reg/Q
                         net (fo=15, routed)          0.314     1.076    init16/control/transmitValue_7
    SLICE_X11Y138        LUT3 (Prop_lut3_I1_O)        0.043     1.119 r  init16/control/fullReg_i_2__18/O
                         net (fo=19, routed)          0.418     1.537    init16/control/fullReg_reg_1
    SLICE_X11Y137        LUT5 (Prop_lut5_I1_O)        0.043     1.580 r  init16/control/transmitValue_i_4__6/O
                         net (fo=2, routed)           0.321     1.901    buffer26/transmitValue_reg_7
    SLICE_X8Y134         LUT6 (Prop_lut6_I1_O)        0.043     1.944 r  buffer26/transmitValue_i_2__31/O
                         net (fo=3, routed)           0.419     2.364    buffer22/transmitValue_i_2__5_1
    SLICE_X11Y134        LUT6 (Prop_lut6_I3_O)        0.043     2.407 r  buffer22/transmitValue_i_5__2/O
                         net (fo=2, routed)           0.408     2.815    fork12/control/generateBlocks[1].regblock/transmitValue_reg_13
    SLICE_X11Y133        LUT6 (Prop_lut6_I2_O)        0.043     2.858 f  fork12/control/generateBlocks[1].regblock/transmitValue_i_3__0/O
                         net (fo=17, routed)          0.177     3.035    fork3/control/generateBlocks[0].regblock/fullReg_reg
    SLICE_X11Y132        LUT6 (Prop_lut6_I4_O)        0.043     3.078 r  fork3/control/generateBlocks[0].regblock/fullReg_i_3__0/O
                         net (fo=5, routed)           0.179     3.258    fork3/control/generateBlocks[2].regblock/fullReg_reg_0
    SLICE_X11Y130        LUT6 (Prop_lut6_I3_O)        0.043     3.301 r  fork3/control/generateBlocks[2].regblock/dataReg[7]_i_1__0/O
                         net (fo=8, routed)           0.253     3.553    buffer11/E[0]
    SLICE_X8Y131         FDRE                                         r  buffer11/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.240     3.240 r  
                                                      0.000     3.240 r  clk (IN)
                         net (fo=759, unset)          0.483     3.723    buffer11/clk
    SLICE_X8Y131         FDRE                                         r  buffer11/dataReg_reg[0]/C
                         clock pessimism              0.000     3.723    
                         clock uncertainty           -0.035     3.687    
    SLICE_X8Y131         FDRE (Setup_fdre_C_CE)      -0.169     3.518    buffer11/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.518    
                         arrival time                          -3.553    
  -------------------------------------------------------------------
                         slack                                 -0.035    




