Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Yan, Z., Veselý, J., Cox, G., Bhattacharjee, A.","Hardware translation coherence for virtualized systems",2017,"Proceedings - International Symposium on Computer Architecture","Part F128643",,,"430","443",,,10.1145/3079856.3080211,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85025639565&doi=10.1145%2f3079856.3080211&partnerID=40&md5=e6405e75c2e2c336e07cfc185d7d04f9",Conference Paper,Scopus,2-s2.0-85025639565
"Lustig, D., Sethi, G., Bhattacharjee, A., Martonosi, M.","Transistency Models: Memory Ordering at the Hardware-OS Interface",2017,"IEEE Micro",,,,"","",,,10.1109/MM.2017.265090228,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85023640755&doi=10.1109%2fMM.2017.265090228&partnerID=40&md5=cf8c619ae1964b45cb44b71cd718bdd7",Article in Press,Scopus,2-s2.0-85023640755
"Bhattacharjee, A.","Translation-triggered prefetching",2017,"International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS","Part F127193",,,"63","76",,2,10.1145/3037697.3037705,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85022055662&doi=10.1145%2f3037697.3037705&partnerID=40&md5=b69c5d2058c43149dd91b1c3d0fd2da1",Conference Paper,Scopus,2-s2.0-85022055662
"Cox, G., Bhattacharjee, A.","Efficient address translation for architectures with multiple page sizes",2017,"International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS","Part F127193",,,"435","448",,2,10.1145/3037697.3037704,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85021985512&doi=10.1145%2f3037697.3037704&partnerID=40&md5=38a5853eb0a7333997ef028606bf4d73",Conference Paper,Scopus,2-s2.0-85021985512
"Lustig, D., Sethi, G., Bhattacharjee, A., Martonosi, M.","Transistency Models: Memory Ordering at the Hardware-OS Interface",2017,"IEEE Micro","37","3", 7948679,"88","97",,,10.1109/MM.2017.69,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85021095445&doi=10.1109%2fMM.2017.69&partnerID=40&md5=c0f03ff5ebcbde81a0617fe83757ff3d",Article,Scopus,2-s2.0-85021095445
"Vesely, J., Basu, A., Oskin, M., Loh, G.H., Bhattacharjee, A.","Observations and opportunities in architecting shared virtual memory for heterogeneous systems",2016,"ISPASS 2016 - International Symposium on Performance Analysis of Systems and Software",,, 7482091,"161","171",,6,10.1109/ISPASS.2016.7482091,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84978696591&doi=10.1109%2fISPASS.2016.7482091&partnerID=40&md5=8f929cbe8ce5b09dbb317c79ba52dcac",Conference Paper,Scopus,2-s2.0-84978696591
"Lustig, D., Sethi, G., Martonosi, M., Bhattacharjee, A.","COATCheck: Verifying memory ordering at the hardware-OS interface",2016,"International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS","02-06-April-2016",,,"233","247",,7,10.1145/2872362.2872399,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84975284983&doi=10.1145%2f2872362.2872399&partnerID=40&md5=96e61f83f9b88049781d289c8650f871",Conference Paper,Scopus,2-s2.0-84975284983
"Pham, B., Vesel, J., Loh, G.H., Bhattacharjee, A.","Large pages and lightweight memory management in virtualized environments: Can you have it both ways?",2015,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO","05-09-December-2015",,,"1","12",,12,10.1145/2830772.2830773,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84959876132&doi=10.1145%2f2830772.2830773&partnerID=40&md5=93cc00581ae54c71df01ccb122a1c7e5",Conference Paper,Scopus,2-s2.0-84959876132
"Pichai, B., Hsu, L., Bhattacharjee, A.","Address Translation for Throughput-Oriented Accelerators",2015,"IEEE Micro","35","3", 7106386,"102","113",,2,10.1109/MM.2015.44,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84933043060&doi=10.1109%2fMM.2015.44&partnerID=40&md5=eecb9b67e2a372e9271984b1e97baaa0",Article,Scopus,2-s2.0-84933043060
"Pichai, B., Hsu, L., Bhattacharjee, A.","Architectural support for address translation on GPUs: Designing Memory Management Units for CPU/GPUs with unified address spaces",2014,"International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS",,,,"743","757",,21,10.1145/2541940.2541942,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84897759661&doi=10.1145%2f2541940.2541942&partnerID=40&md5=acf95704c4aced60b53a0cfa870429e9",Conference Paper,Scopus,2-s2.0-84897759661
"Pham, B., Bhattacharjee, A., Eckert, Y., Loh, G.H.","Increasing TLB reach by exploiting clustering in page translations",2014,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 6835964,"558","567",,21,10.1109/HPCA.2014.6835964,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903973894&doi=10.1109%2fHPCA.2014.6835964&partnerID=40&md5=a88ce8d3e89c29faafd8773642b3791f",Conference Paper,Scopus,2-s2.0-84903973894
"Bhattacharjee, A.","Large-reach memory management unit caches",2013,"MICRO 2013 - Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture",,,,"383","394",,24,10.1145/2540708.2540741,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892513543&doi=10.1145%2f2540708.2540741&partnerID=40&md5=4e50c94e9ea689952e324952b0e8494d",Conference Paper,Scopus,2-s2.0-84892513543
"Li, C., Goiri, I., Bhattacharjee, A., Bianchini, R., Nguyen, T.D.","Quantifying and improving I/O predictability in virtualized systems",2013,"IEEE International Workshop on Quality of Service, IWQoS",,, 6550269,"93","98",,2,10.1109/IWQoS.2013.6550269,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84881357526&doi=10.1109%2fIWQoS.2013.6550269&partnerID=40&md5=f2bdec76ff33f20a18c74ef897699890",Conference Paper,Scopus,2-s2.0-84881357526
"Lustig, D., Bhattacharjee, A., Martonosi, M.","TLB Improvements for chip multiprocessors: Inter-core cooperative prefetchers and shared last-level tlbs",2013,"Transactions on Architecture and Code Optimization","10","1", 2,"","",,11,10.1145/2445572.2445574,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84878619560&doi=10.1145%2f2445572.2445574&partnerID=40&md5=e3292799906efebc7afe18512e79767d",Article,Scopus,2-s2.0-84878619560
"Pham, B., Vaidyanathan, V., Jaleel, A., Bhattacharjee, A.","CoLT: Coalesced large-reach TLBs",2012,"Proceedings - 2012 IEEE/ACM 45th International Symposium on Microarchitecture, MICRO 2012",,, 6493625,"258","269",,30,10.1109/MICRO.2012.32,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84876544775&doi=10.1109%2fMICRO.2012.32&partnerID=40&md5=927fe1a2f4bc421ddeee7c9d62223481",Conference Paper,Scopus,2-s2.0-84876544775
"Deng, Q., Meisner, D., Bhattacharjee, A., Wenisch, T.F., Bianchini, R.","CoScale: Coordinating CPU and memory system DVFS in server systems",2012,"Proceedings - 2012 IEEE/ACM 45th International Symposium on Microarchitecture, MICRO 2012",,, 6493615,"143","154",,71,10.1109/MICRO.2012.22,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84876526315&doi=10.1109%2fMICRO.2012.22&partnerID=40&md5=58eb4b43654b660b4b23401474a3658a",Conference Paper,Scopus,2-s2.0-84876526315
"Deng, Q., Meisner, D., Bhattacharjee, A., Wenisch, T.F., Bianchini, R.","MultiScale: Memory system DVFS with multiple memory controllers",2012,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"297","302",,26,10.1145/2333660.2333727,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84865558350&doi=10.1145%2f2333660.2333727&partnerID=40&md5=567e0c844a66f4bcaa1cbba16570d66e",Conference Paper,Scopus,2-s2.0-84865558350
"Bhattacharjee, A., Lustig, D., Martonosi, M.","Shared last-level TLBs for chip multiprocessors",2011,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 5749717,"62","73",,36,10.1109/HPCA.2011.5749717,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79955889568&doi=10.1109%2fHPCA.2011.5749717&partnerID=40&md5=92848a453bc8136c2a8966d432b7035a",Conference Paper,Scopus,2-s2.0-79955889568
"Bhattacharjee, A., Contreras, G., Martonosi, M.","Parallelization libraries: Characterizing and reducing overheads",2011,"Transactions on Architecture and Code Optimization","8","1", 5,"","",,17,10.1145/1952998.1953003,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79955693877&doi=10.1145%2f1952998.1953003&partnerID=40&md5=7b89d6a98c3b0a493442b8e23046dacb",Article,Scopus,2-s2.0-79955693877
"Bhattacharjee, A., Martonosi, M.","Inter-core cooperative TLB prefetchers for chip multiprocessors",2010,"International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS",,,,"359","370",,38,10.1145/1736020.1736060,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77952252973&doi=10.1145%2f1736020.1736060&partnerID=40&md5=bbdad245a94fb12046a80eff49b4b988",Conference Paper,Scopus,2-s2.0-77952252973
"Bhattacharjee, A., Martonosi, M.","Inter-core cooperative TLB prefetchers for chip multiprocessors",2010,"ACM SIGPLAN Notices","45","3",,"359","370",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77949732151&partnerID=40&md5=7a71f1aabf162272a29d14a73361ab7b",Article,Scopus,2-s2.0-77949732151
"Bhattacharjee, A., Martonosi, M.","Thread criticality predictors for dynamic performance, power, and resource management in chip multiprocessors",2009,"Proceedings - International Symposium on Computer Architecture",,,,"290","301",,102,10.1145/1555754.1555792,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70450245578&doi=10.1145%2f1555754.1555792&partnerID=40&md5=33c00b3a57cea2e6574de716b9ad5514",Conference Paper,Scopus,2-s2.0-70450245578
"Bhattacharjee, A., Martonosi, M.","Characterizing the TLB behavior of emerging parallelworkloads on chip multiprocessors",2009,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",,, 5260572,"29","40",,41,10.1109/PACT.2009.26,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70449652917&doi=10.1109%2fPACT.2009.26&partnerID=40&md5=e5e875f37f1492da17f48f06ff22313d",Conference Paper,Scopus,2-s2.0-70449652917
"Bhattacharjee, A., Contreras, G., Martonosi, M.","Full-system chip multiprocessor power evaluations using FPGA-based emulation",2008,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"335","340",,30,10.1145/1393921.1394010,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-57549094474&doi=10.1145%2f1393921.1394010&partnerID=40&md5=98c9811e009e458882475afc509e9507",Conference Paper,Scopus,2-s2.0-57549094474
