// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.348429,HLS_SYN_LAT=10,HLS_SYN_TPT=1,HLS_SYN_MEM=38,HLS_SYN_DSP=104,HLS_SYN_FF=18257,HLS_SYN_LUT=29500,HLS_VERSION=2020_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V_ap_vld,
        x_V,
        y_0_V,
        y_0_V_ap_vld,
        y_1_V,
        y_1_V_ap_vld,
        y_2_V,
        y_2_V_ap_vld,
        y_3_V,
        y_3_V_ap_vld,
        y_4_V,
        y_4_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   x_V_ap_vld;
input  [255:0] x_V;
output  [15:0] y_0_V;
output   y_0_V_ap_vld;
output  [15:0] y_1_V;
output   y_1_V_ap_vld;
output  [15:0] y_2_V;
output   y_2_V_ap_vld;
output  [15:0] y_3_V;
output   y_3_V_ap_vld;
output  [15:0] y_4_V;
output   y_4_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg y_0_V_ap_vld;
reg y_1_V_ap_vld;
reg y_2_V_ap_vld;
reg y_3_V_ap_vld;
reg y_4_V_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_idle_pp0;
reg    x_V_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
reg    ap_block_pp0_stage0_11001;
reg   [255:0] x_V_preg;
reg   [255:0] x_V_in_sig;
reg    x_V_ap_vld_preg;
reg    x_V_blk_n;
wire    ap_block_pp0_stage0;
wire  signed [15:0] p_Val2_10_fu_408_p4;
reg  signed [15:0] p_Val2_10_reg_1443;
reg   [15:0] p_Val2_10_reg_1443_pp0_iter1_reg;
wire  signed [15:0] p_Val2_1_fu_422_p4;
reg  signed [15:0] p_Val2_1_reg_1452;
reg  signed [15:0] p_Val2_1_reg_1452_pp0_iter1_reg;
reg  signed [15:0] p_Val2_1_reg_1452_pp0_iter2_reg;
reg  signed [15:0] p_Val2_1_reg_1452_pp0_iter3_reg;
reg  signed [15:0] p_Val2_1_reg_1452_pp0_iter4_reg;
wire  signed [15:0] p_Val2_2_fu_432_p4;
reg  signed [15:0] p_Val2_2_reg_1458;
reg  signed [15:0] p_Val2_2_reg_1458_pp0_iter1_reg;
reg  signed [15:0] p_Val2_2_reg_1458_pp0_iter2_reg;
reg  signed [15:0] p_Val2_2_reg_1458_pp0_iter3_reg;
reg  signed [15:0] p_Val2_2_reg_1458_pp0_iter4_reg;
wire  signed [25:0] sext_ln1118_2_fu_442_p1;
reg  signed [25:0] sext_ln1118_2_reg_1466;
reg  signed [25:0] sext_ln1118_2_reg_1466_pp0_iter1_reg;
reg  signed [25:0] sext_ln1118_2_reg_1466_pp0_iter2_reg;
reg  signed [25:0] sext_ln1118_2_reg_1466_pp0_iter3_reg;
wire  signed [15:0] p_Val2_3_fu_446_p4;
reg   [15:0] p_Val2_3_reg_1472;
reg  signed [15:0] p_Val2_3_reg_1472_pp0_iter1_reg;
reg  signed [15:0] p_Val2_3_reg_1472_pp0_iter2_reg;
reg  signed [15:0] p_Val2_3_reg_1472_pp0_iter3_reg;
wire  signed [25:0] mul_ln1192_fu_1208_p2;
reg  signed [25:0] mul_ln1192_reg_1481;
reg   [15:0] trunc_ln708_2_reg_1486;
wire  signed [15:0] p_Val2_7_fu_496_p4;
reg  signed [15:0] p_Val2_7_reg_1491;
reg  signed [15:0] p_Val2_7_reg_1491_pp0_iter1_reg;
reg   [15:0] trunc_ln708_9_reg_1502;
reg   [15:0] trunc_ln_reg_1507;
reg   [15:0] trunc_ln708_6_reg_1512;
wire  signed [27:0] grp_fu_1246_p3;
reg  signed [27:0] ret_V_21_reg_1517;
reg   [15:0] trunc_ln708_s_reg_1522;
wire  signed [16:0] lhs_V_2_fu_564_p1;
reg  signed [16:0] lhs_V_2_reg_1527;
wire  signed [16:0] r_V_fu_567_p1;
reg  signed [16:0] r_V_reg_1532;
reg  signed [16:0] r_V_reg_1532_pp0_iter3_reg;
reg  signed [16:0] r_V_reg_1532_pp0_iter4_reg;
wire  signed [31:0] r_V_13_fu_1263_p2;
reg  signed [31:0] r_V_13_reg_1538;
reg   [15:0] trunc_ln708_4_reg_1543;
reg   [15:0] trunc_ln708_7_reg_1548;
reg   [15:0] trunc_ln708_10_reg_1553;
wire  signed [16:0] ret_V_35_fu_669_p2;
reg  signed [16:0] ret_V_35_reg_1558;
reg  signed [16:0] ret_V_35_reg_1558_pp0_iter4_reg;
wire   [11:0] grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_318_ap_return;
reg  signed [11:0] p_0_reg_1563;
reg  signed [11:0] p_0_reg_1563_pp0_iter4_reg;
wire   [11:0] grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_237_ap_return;
reg  signed [11:0] p_s_reg_1569;
wire   [11:0] grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_246_ap_return;
reg   [11:0] p_Val2_s_reg_1574;
wire   [11:0] grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_255_ap_return;
reg  signed [11:0] p_4_reg_1579;
wire   [11:0] grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_327_ap_return;
reg   [11:0] p_Val2_5_reg_1584;
wire   [11:0] grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_264_ap_return;
reg  signed [11:0] p_Val2_4_reg_1589;
reg  signed [11:0] p_Val2_4_reg_1589_pp0_iter4_reg;
wire   [38:0] r_V_14_fu_677_p2;
reg   [38:0] r_V_14_reg_1595;
wire  signed [35:0] r_V_16_fu_1296_p2;
reg  signed [35:0] r_V_16_reg_1600;
wire   [11:0] grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_336_ap_return;
reg   [11:0] p_Val2_9_reg_1605;
wire  signed [19:0] r_V_28_fu_1302_p2;
reg  signed [19:0] r_V_28_reg_1610;
wire  signed [27:0] grp_fu_1308_p3;
reg  signed [27:0] ret_V_7_reg_1615;
wire   [12:0] r_V_32_fu_751_p2;
reg   [12:0] r_V_32_reg_1620;
wire  signed [23:0] r_V_33_fu_1316_p2;
reg  signed [23:0] r_V_33_reg_1625;
reg  signed [23:0] r_V_33_reg_1625_pp0_iter5_reg;
wire   [11:0] grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_273_ap_return;
reg  signed [11:0] p_3_reg_1631;
reg  signed [11:0] p_3_reg_1631_pp0_iter5_reg;
reg  signed [11:0] p_3_reg_1631_pp0_iter6_reg;
reg  signed [11:0] p_3_reg_1631_pp0_iter7_reg;
wire  signed [31:0] r_V_7_fu_1322_p2;
reg  signed [31:0] r_V_7_reg_1637;
wire  signed [31:0] r_V_9_fu_1328_p2;
reg  signed [31:0] r_V_9_reg_1642;
wire   [68:0] r_V_17_fu_766_p2;
reg  signed [68:0] r_V_17_reg_1647;
wire  signed [23:0] r_V_18_fu_1334_p2;
reg  signed [23:0] r_V_18_reg_1652;
wire  signed [25:0] mul_ln728_1_fu_1340_p2;
reg  signed [25:0] mul_ln728_1_reg_1657;
wire  signed [25:0] r_V_19_fu_1345_p2;
reg  signed [25:0] r_V_19_reg_1662;
wire   [11:0] grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_354_ap_return;
reg   [11:0] p_7_reg_1667;
wire  signed [24:0] ret_V_29_fu_1351_p2;
reg  signed [24:0] ret_V_29_reg_1672;
wire  signed [22:0] grp_fu_1357_p4;
reg  signed [22:0] ret_V_30_reg_1677;
wire   [11:0] grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_363_ap_return;
reg  signed [11:0] p_1_reg_1682;
wire   [11:0] grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_372_ap_return;
reg   [11:0] p_2_reg_1687;
wire   [50:0] r_V_5_fu_827_p2;
reg   [50:0] r_V_5_reg_1692;
wire   [11:0] grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_381_ap_return;
reg   [11:0] p_8_reg_1697;
wire   [11:0] grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_390_ap_return;
reg   [11:0] p_9_reg_1702;
reg   [11:0] p_9_reg_1702_pp0_iter6_reg;
wire   [35:0] add_ln700_1_fu_853_p2;
reg   [35:0] add_ln700_1_reg_1707;
wire   [38:0] r_V_10_fu_862_p2;
reg   [38:0] r_V_10_reg_1712;
wire  signed [27:0] grp_fu_1373_p3;
reg  signed [27:0] ret_V_10_reg_1717;
wire  signed [36:0] grp_fu_1381_p3;
reg  signed [36:0] ret_V_39_reg_1732;
wire   [11:0] grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_282_ap_return;
reg   [11:0] p_5_reg_1737;
wire  signed [25:0] r_V_23_fu_1389_p2;
reg  signed [25:0] r_V_23_reg_1742;
wire  signed [23:0] r_V_24_fu_1395_p2;
reg  signed [23:0] r_V_24_reg_1747;
wire   [11:0] grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_291_ap_return;
reg   [11:0] p_10_reg_1752;
reg   [15:0] trunc_ln708_1_reg_1757;
reg   [15:0] trunc_ln708_1_reg_1757_pp0_iter7_reg;
reg   [15:0] trunc_ln708_1_reg_1757_pp0_iter8_reg;
reg   [15:0] trunc_ln708_1_reg_1757_pp0_iter9_reg;
wire   [61:0] mul_ln1192_2_fu_976_p2;
reg   [61:0] mul_ln1192_2_reg_1762;
wire   [55:0] sub_ln700_fu_1001_p2;
reg   [55:0] sub_ln700_reg_1767;
wire   [75:0] grp_fu_888_p2;
reg   [75:0] mul_ln700_2_reg_1772;
wire   [11:0] grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_399_ap_return;
reg   [11:0] p_Val2_8_reg_1777;
wire   [58:0] r_V_20_fu_1019_p2;
reg   [58:0] r_V_20_reg_1782;
wire  signed [23:0] r_V_21_fu_1419_p2;
reg  signed [23:0] r_V_21_reg_1787;
wire   [11:0] grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_300_ap_return;
reg   [11:0] p_6_reg_1792;
wire   [49:0] r_V_25_fu_1034_p2;
reg   [49:0] r_V_25_reg_1797;
wire  signed [23:0] r_V_26_fu_1425_p2;
reg  signed [23:0] r_V_26_reg_1802;
wire   [11:0] grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_309_ap_return;
reg   [11:0] p_11_reg_1807;
wire   [72:0] mul_ln1192_3_fu_1049_p2;
reg  signed [72:0] mul_ln1192_3_reg_1812;
reg   [15:0] trunc_ln708_5_reg_1817;
reg   [15:0] trunc_ln708_5_reg_1817_pp0_iter8_reg;
reg   [15:0] trunc_ln708_5_reg_1817_pp0_iter9_reg;
wire   [80:0] mul_ln1192_6_fu_1100_p2;
reg  signed [80:0] mul_ln1192_6_reg_1822;
wire  signed [23:0] r_V_22_fu_1431_p2;
reg  signed [23:0] r_V_22_reg_1827;
wire   [67:0] mul_ln1192_9_fu_1115_p2;
reg  signed [67:0] mul_ln1192_9_reg_1832;
wire  signed [23:0] r_V_27_fu_1437_p2;
reg  signed [23:0] r_V_27_reg_1837;
wire   [75:0] grp_fu_1130_p2;
reg   [75:0] mul_ln1192_4_reg_1872;
wire   [95:0] grp_fu_1142_p2;
reg   [95:0] mul_ln1192_7_reg_1877;
wire   [85:0] grp_fu_1154_p2;
reg   [85:0] mul_ln1192_11_reg_1882;
reg    ap_block_pp0_stage0_subdone;
reg    grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_237_ap_start;
wire    grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_237_ap_done;
wire    grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_237_ap_idle;
wire    grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_237_ap_ready;
reg    grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_237_ap_ce;
wire   [15:0] grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_237_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call34;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call34;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call34;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call34;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call34;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call34;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call34;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call34;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call34;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call34;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call34;
reg    ap_block_pp0_stage0_11001_ignoreCallOp21;
reg    grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_246_ap_start;
wire    grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_246_ap_done;
wire    grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_246_ap_idle;
wire    grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_246_ap_ready;
reg    grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_246_ap_ce;
wire   [15:0] grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_246_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call67;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call67;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call67;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call67;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call67;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call67;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call67;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call67;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call67;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call67;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call67;
reg    ap_block_pp0_stage0_11001_ignoreCallOp25;
reg    grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_255_ap_start;
wire    grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_255_ap_done;
wire    grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_255_ap_idle;
wire    grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_255_ap_ready;
reg    grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_255_ap_ce;
wire   [15:0] grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_255_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call72;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call72;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call72;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call72;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call72;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call72;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call72;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call72;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call72;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call72;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call72;
reg    ap_block_pp0_stage0_11001_ignoreCallOp27;
reg    grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_264_ap_start;
wire    grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_264_ap_done;
wire    grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_264_ap_idle;
wire    grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_264_ap_ready;
reg    grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_264_ap_ce;
wire   [15:0] grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_264_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call87;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call87;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call87;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call87;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call87;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call87;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call87;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call87;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call87;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call87;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call87;
reg    ap_block_pp0_stage0_11001_ignoreCallOp33;
wire    grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_273_ap_start;
wire    grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_273_ap_done;
wire    grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_273_ap_idle;
wire    grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_273_ap_ready;
reg    grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_273_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call107;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call107;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call107;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call107;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call107;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call107;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call107;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call107;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call107;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call107;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call107;
reg    ap_block_pp0_stage0_11001_ignoreCallOp51;
wire    grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_282_ap_start;
wire    grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_282_ap_done;
wire    grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_282_ap_idle;
wire    grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_282_ap_ready;
reg    grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_282_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call184;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call184;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call184;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call184;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call184;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call184;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call184;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call184;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call184;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call184;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call184;
reg    ap_block_pp0_stage0_11001_ignoreCallOp92;
wire    grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_291_ap_start;
wire    grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_291_ap_done;
wire    grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_291_ap_idle;
wire    grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_291_ap_ready;
reg    grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_291_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call224;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call224;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call224;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call224;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call224;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call224;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call224;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call224;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call224;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call224;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call224;
reg    ap_block_pp0_stage0_11001_ignoreCallOp100;
wire    grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_300_ap_start;
wire    grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_300_ap_done;
wire    grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_300_ap_idle;
wire    grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_300_ap_ready;
reg    grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_300_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call199;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call199;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call199;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call199;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call199;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call199;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call199;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call199;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call199;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call199;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call199;
reg    ap_block_pp0_stage0_11001_ignoreCallOp129;
wire    grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_309_ap_start;
wire    grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_309_ap_done;
wire    grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_309_ap_idle;
wire    grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_309_ap_ready;
reg    grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_309_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call236;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call236;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call236;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call236;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call236;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call236;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call236;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call236;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call236;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call236;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call236;
reg    ap_block_pp0_stage0_11001_ignoreCallOp132;
reg    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_318_ap_start;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_318_ap_done;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_318_ap_idle;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_318_ap_ready;
reg    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_318_ap_ce;
wire   [15:0] grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_318_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call27;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call27;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call27;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call27;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call27;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call27;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call27;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call27;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call27;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call27;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call27;
reg    ap_block_pp0_stage0_11001_ignoreCallOp19;
reg    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_327_ap_start;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_327_ap_done;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_327_ap_idle;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_327_ap_ready;
reg    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_327_ap_ce;
wire   [15:0] grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_327_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call77;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call77;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call77;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call77;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call77;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call77;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call77;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call77;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call77;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call77;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call77;
reg    ap_block_pp0_stage0_11001_ignoreCallOp29;
reg    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_336_ap_start;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_336_ap_done;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_336_ap_idle;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_336_ap_ready;
reg    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_336_ap_ce;
wire   [15:0] grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_336_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call167;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call167;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call167;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call167;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call167;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call167;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call167;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call167;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call167;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call167;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call167;
reg    ap_block_pp0_stage0_11001_ignoreCallOp34;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_345_ap_start;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_345_ap_done;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_345_ap_idle;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_345_ap_ready;
reg    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_345_ap_ce;
wire   [11:0] grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_345_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call83;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call83;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call83;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call83;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call83;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call83;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call83;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call83;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call83;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call83;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call83;
reg    ap_block_pp0_stage0_11001_ignoreCallOp49;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_354_ap_start;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_354_ap_done;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_354_ap_idle;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_354_ap_ready;
reg    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_354_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call215;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call215;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call215;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call215;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call215;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call215;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call215;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call215;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call215;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call215;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call215;
reg    ap_block_pp0_stage0_11001_ignoreCallOp59;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_363_ap_start;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_363_ap_done;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_363_ap_idle;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_363_ap_ready;
reg    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_363_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call48;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call48;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call48;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call48;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call48;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call48;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call48;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call48;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call48;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call48;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call48;
reg    ap_block_pp0_stage0_11001_ignoreCallOp67;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_372_ap_start;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_372_ap_done;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_372_ap_idle;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_372_ap_ready;
reg    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_372_ap_ce;
wire   [15:0] grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_372_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call57;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call57;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call57;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call57;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call57;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call57;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call57;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call57;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call57;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call57;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call57;
reg    ap_block_pp0_stage0_11001_ignoreCallOp70;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_381_ap_start;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_381_ap_done;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_381_ap_idle;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_381_ap_ready;
reg    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_381_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call97;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call97;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call97;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call97;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call97;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call97;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call97;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call97;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call97;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call97;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call97;
reg    ap_block_pp0_stage0_11001_ignoreCallOp76;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_390_ap_start;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_390_ap_done;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_390_ap_idle;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_390_ap_ready;
reg    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_390_ap_ce;
wire   [15:0] grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_390_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call103;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call103;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call103;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call103;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call103;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call103;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call103;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call103;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call103;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call103;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call103;
reg    ap_block_pp0_stage0_11001_ignoreCallOp78;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_399_ap_start;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_399_ap_done;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_399_ap_idle;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_399_ap_ready;
reg    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_399_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call160;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call160;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call160;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call160;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call160;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call160;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call160;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call160;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call160;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call160;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call160;
reg    ap_block_pp0_stage0_11001_ignoreCallOp126;
reg    grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_273_ap_start_reg;
reg    grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_282_ap_start_reg;
reg    grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_291_ap_start_reg;
reg    grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_300_ap_start_reg;
reg    grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_309_ap_start_reg;
reg    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_345_ap_start_reg;
reg    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_354_ap_start_reg;
reg    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_363_ap_start_reg;
reg    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_372_ap_start_reg;
reg    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_381_ap_start_reg;
reg    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_390_ap_start_reg;
reg    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_399_ap_start_reg;
reg    ap_block_pp0_stage0_01001;
wire  signed [25:0] r_V_31_fu_1214_p2;
wire  signed [25:0] grp_fu_1221_p3;
wire  signed [25:0] grp_fu_1230_p3;
(* use_dsp48 = "no" *) wire   [25:0] ret_V_31_fu_528_p2;
wire  signed [25:0] grp_fu_1237_p3;
wire  signed [25:0] grp_fu_1254_p3;
wire   [15:0] sub_ln703_fu_570_p2;
wire  signed [16:0] rhs_V_3_fu_590_p1;
wire   [16:0] ret_V_36_fu_593_p2;
wire  signed [17:0] lhs_V_4_fu_599_p1;
wire   [17:0] ret_V_14_fu_603_p2;
wire  signed [25:0] grp_fu_1269_p3;
wire  signed [35:0] mul_ln700_3_fu_1278_p2;
wire   [35:0] rhs_V_5_fu_635_p3;
(* use_dsp48 = "no" *) wire   [35:0] ret_V_41_fu_642_p2;
wire  signed [25:0] grp_fu_1285_p4;
wire  signed [16:0] rhs_V_2_fu_666_p1;
wire  signed [31:0] r_V_14_fu_677_p1;
wire  signed [17:0] lhs_V_3_fu_683_p1;
wire   [17:0] ret_V_12_fu_687_p2;
wire   [16:0] r_V_30_fu_709_p2;
wire  signed [16:0] sext_ln703_1_fu_714_p1;
wire   [16:0] ret_V_33_fu_717_p2;
wire  signed [16:0] ret_V_fu_723_p2;
wire  signed [21:0] tmp_2_fu_736_p3;
wire  signed [12:0] sext_ln1253_fu_747_p1;
wire  signed [35:0] r_V_17_fu_766_p0;
wire  signed [38:0] r_V_17_fu_766_p1;
wire  signed [12:0] sext_ln703_4_fu_772_p1;
wire   [12:0] ret_V_17_fu_775_p2;
wire   [22:0] tmp_fu_803_p3;
wire  signed [24:0] sext_ln1118_7_fu_800_p1;
wire  signed [24:0] sext_ln700_11_fu_810_p1;
wire   [24:0] ret_V_8_fu_814_p2;
wire  signed [24:0] r_V_5_fu_827_p0;
wire  signed [27:0] r_V_5_fu_827_p1;
wire  signed [31:0] mul_ln700_6_fu_836_p1;
wire  signed [21:0] mul_ln728_fu_1366_p2;
wire   [31:0] rhs_V_1_fu_842_p3;
wire   [35:0] mul_ln700_6_fu_836_p2;
wire  signed [35:0] sext_ln700_13_fu_849_p1;
wire  signed [31:0] r_V_10_fu_862_p1;
wire  signed [25:0] lhs_V_1_fu_871_p3;
wire  signed [35:0] lhs_V_6_fu_897_p3;
wire  signed [12:0] sext_ln703_5_fu_908_p1;
wire   [12:0] ret_V_24_fu_911_p2;
wire  signed [34:0] lhs_V_fu_930_p3;
wire  signed [23:0] r_V_29_fu_1412_p2;
wire   [33:0] tmp_1_fu_944_p3;
wire  signed [35:0] grp_fu_1401_p4;
wire  signed [35:0] rhs_V_fu_951_p1;
(* use_dsp48 = "no" *) wire   [35:0] ret_V_32_fu_955_p2;
wire  signed [11:0] mul_ln1192_2_fu_976_p0;
wire  signed [50:0] mul_ln1192_2_fu_976_p1;
wire  signed [27:0] mul_ln700_1_fu_988_p0;
wire  signed [38:0] mul_ln700_1_fu_988_p1;
wire   [55:0] shl_ln_fu_994_p3;
wire   [55:0] mul_ln700_1_fu_988_p2;
(* use_dsp48 = "no" *) wire   [36:0] ret_V_19_fu_1007_p2;
wire  signed [23:0] r_V_20_fu_1019_p0;
wire  signed [36:0] r_V_20_fu_1019_p1;
wire  signed [23:0] r_V_25_fu_1034_p0;
wire  signed [25:0] r_V_25_fu_1034_p1;
wire  signed [11:0] mul_ln1192_3_fu_1049_p0;
wire  signed [61:0] mul_ln1192_3_fu_1049_p1;
wire   [75:0] shl_ln700_1_fu_1055_p3;
wire   [71:0] tmp_7_fu_1067_p3;
wire   [75:0] sub_ln700_1_fu_1062_p2;
wire  signed [75:0] rhs_V_4_fu_1074_p1;
wire   [75:0] ret_V_38_fu_1078_p2;
wire  signed [23:0] mul_ln1192_6_fu_1100_p0;
wire  signed [58:0] mul_ln1192_6_fu_1100_p1;
wire  signed [23:0] mul_ln1192_9_fu_1115_p0;
wire  signed [49:0] mul_ln1192_9_fu_1115_p1;
wire   [75:0] ret_V_34_fu_1160_p2;
wire   [95:0] ret_V_42_fu_1176_p2;
wire   [85:0] ret_V_46_fu_1192_p2;
wire   [10:0] mul_ln1192_fu_1208_p0;
wire   [9:0] r_V_31_fu_1214_p0;
wire   [13:0] grp_fu_1221_p0;
wire   [25:0] grp_fu_1221_p2;
wire  signed [10:0] grp_fu_1230_p0;
wire  signed [15:0] grp_fu_1230_p1;
wire   [12:0] grp_fu_1237_p0;
wire  signed [15:0] grp_fu_1237_p1;
wire  signed [25:0] sext_ln1116_3_fu_543_p1;
wire   [20:0] grp_fu_1237_p2;
wire   [12:0] grp_fu_1246_p0;
wire   [23:0] grp_fu_1246_p2;
wire   [12:0] grp_fu_1254_p0;
wire  signed [15:0] grp_fu_1254_p1;
wire   [18:0] grp_fu_1254_p2;
wire  signed [15:0] r_V_13_fu_1263_p0;
wire  signed [31:0] r_V_12_fu_587_p1;
wire  signed [15:0] r_V_13_fu_1263_p1;
wire  signed [17:0] grp_fu_1269_p0;
wire  signed [25:0] sext_ln1118_14_fu_609_p1;
wire  signed [17:0] grp_fu_1269_p1;
wire   [25:0] grp_fu_1269_p2;
wire  signed [15:0] grp_fu_1285_p1;
wire   [9:0] grp_fu_1285_p2;
wire   [19:0] grp_fu_1285_p3;
wire  signed [17:0] r_V_16_fu_1296_p0;
wire  signed [35:0] r_V_15_fu_693_p1;
wire  signed [17:0] r_V_16_fu_1296_p1;
wire   [7:0] r_V_28_fu_1302_p0;
wire  signed [11:0] r_V_33_fu_1316_p0;
wire  signed [23:0] sext_ln1116_1_fu_757_p1;
wire  signed [11:0] r_V_33_fu_1316_p1;
wire  signed [15:0] r_V_7_fu_1322_p0;
wire  signed [31:0] r_V_6_fu_697_p1;
wire  signed [15:0] r_V_7_fu_1322_p1;
wire  signed [15:0] r_V_9_fu_1328_p0;
wire  signed [31:0] r_V_8_fu_706_p1;
wire  signed [15:0] r_V_9_fu_1328_p1;
wire  signed [11:0] r_V_18_fu_1334_p0;
wire  signed [23:0] sext_ln1118_4_fu_700_p1;
wire  signed [11:0] r_V_18_fu_1334_p1;
wire  signed [10:0] mul_ln728_1_fu_1340_p0;
wire  signed [15:0] mul_ln728_1_fu_1340_p1;
wire  signed [12:0] r_V_19_fu_1345_p0;
wire  signed [25:0] sext_ln1116_7_fu_781_p1;
wire  signed [12:0] r_V_19_fu_1345_p1;
wire   [8:0] ret_V_29_fu_1351_p0;
wire  signed [15:0] grp_fu_1357_p0;
wire   [7:0] grp_fu_1357_p2;
wire   [6:0] mul_ln728_fu_1366_p0;
wire  signed [10:0] grp_fu_1381_p0;
wire  signed [12:0] r_V_23_fu_1389_p0;
wire  signed [25:0] sext_ln1116_10_fu_917_p1;
wire  signed [12:0] r_V_23_fu_1389_p1;
wire  signed [11:0] r_V_24_fu_1395_p0;
wire  signed [23:0] sext_ln1116_11_fu_921_p1;
wire  signed [11:0] r_V_24_fu_1395_p1;
wire  signed [21:0] grp_fu_1401_p0;
wire  signed [11:0] r_V_29_fu_1412_p0;
wire  signed [23:0] sext_ln1116_fu_941_p1;
wire  signed [11:0] r_V_29_fu_1412_p1;
wire  signed [11:0] r_V_21_fu_1419_p0;
wire  signed [23:0] sext_ln1116_8_fu_1025_p1;
wire  signed [11:0] r_V_21_fu_1419_p1;
wire  signed [11:0] r_V_26_fu_1425_p0;
wire  signed [23:0] sext_ln1116_12_fu_1040_p1;
wire  signed [11:0] r_V_26_fu_1425_p1;
wire  signed [11:0] r_V_22_fu_1431_p0;
wire  signed [23:0] sext_ln1116_9_fu_1106_p1;
wire  signed [11:0] r_V_22_fu_1431_p1;
wire  signed [11:0] r_V_27_fu_1437_p0;
wire  signed [23:0] sext_ln1116_13_fu_1121_p1;
wire  signed [11:0] r_V_27_fu_1437_p1;
reg    grp_fu_888_ce;
reg    grp_fu_1130_ce;
reg    grp_fu_1142_ce;
reg    grp_fu_1154_ce;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to9;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 x_V_preg = 256'd0;
#0 x_V_ap_vld_preg = 1'b0;
#0 grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_273_ap_start_reg = 1'b0;
#0 grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_282_ap_start_reg = 1'b0;
#0 grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_291_ap_start_reg = 1'b0;
#0 grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_300_ap_start_reg = 1'b0;
#0 grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_309_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_345_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_354_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_363_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_372_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_381_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_390_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_399_ap_start_reg = 1'b0;
end

cos_lut_ap_fixed_16_6_5_3_0_s grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_237(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_237_ap_start),
    .ap_done(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_237_ap_done),
    .ap_idle(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_237_ap_idle),
    .ap_ready(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_237_ap_ready),
    .ap_ce(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_237_ap_ce),
    .input_V(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_237_input_V),
    .ap_return(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_237_ap_return)
);

cos_lut_ap_fixed_16_6_5_3_0_s grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_246(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_246_ap_start),
    .ap_done(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_246_ap_done),
    .ap_idle(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_246_ap_idle),
    .ap_ready(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_246_ap_ready),
    .ap_ce(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_246_ap_ce),
    .input_V(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_246_input_V),
    .ap_return(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_246_ap_return)
);

cos_lut_ap_fixed_16_6_5_3_0_s grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_255(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_255_ap_start),
    .ap_done(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_255_ap_done),
    .ap_idle(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_255_ap_idle),
    .ap_ready(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_255_ap_ready),
    .ap_ce(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_255_ap_ce),
    .input_V(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_255_input_V),
    .ap_return(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_255_ap_return)
);

cos_lut_ap_fixed_16_6_5_3_0_s grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_264(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_264_ap_start),
    .ap_done(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_264_ap_done),
    .ap_idle(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_264_ap_idle),
    .ap_ready(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_264_ap_ready),
    .ap_ce(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_264_ap_ce),
    .input_V(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_264_input_V),
    .ap_return(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_264_ap_return)
);

cos_lut_ap_fixed_16_6_5_3_0_s grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_273(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_273_ap_start),
    .ap_done(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_273_ap_done),
    .ap_idle(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_273_ap_idle),
    .ap_ready(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_273_ap_ready),
    .ap_ce(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_273_ap_ce),
    .input_V(p_Val2_3_reg_1472),
    .ap_return(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_273_ap_return)
);

cos_lut_ap_fixed_16_6_5_3_0_s grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_282(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_282_ap_start),
    .ap_done(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_282_ap_done),
    .ap_idle(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_282_ap_idle),
    .ap_ready(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_282_ap_ready),
    .ap_ce(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_282_ap_ce),
    .input_V(trunc_ln708_6_reg_1512),
    .ap_return(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_282_ap_return)
);

cos_lut_ap_fixed_16_6_5_3_0_s grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_291(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_291_ap_start),
    .ap_done(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_291_ap_done),
    .ap_idle(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_291_ap_idle),
    .ap_ready(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_291_ap_ready),
    .ap_ce(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_291_ap_ce),
    .input_V(trunc_ln708_s_reg_1522),
    .ap_return(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_291_ap_return)
);

cos_lut_ap_fixed_16_6_5_3_0_s grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_300(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_300_ap_start),
    .ap_done(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_300_ap_done),
    .ap_idle(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_300_ap_idle),
    .ap_ready(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_300_ap_ready),
    .ap_ce(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_300_ap_ce),
    .input_V(trunc_ln708_7_reg_1548),
    .ap_return(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_300_ap_return)
);

cos_lut_ap_fixed_16_6_5_3_0_s grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_309(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_309_ap_start),
    .ap_done(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_309_ap_done),
    .ap_idle(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_309_ap_idle),
    .ap_ready(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_309_ap_ready),
    .ap_ce(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_309_ap_ce),
    .input_V(trunc_ln708_10_reg_1553),
    .ap_return(grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_309_ap_return)
);

sin_lut_ap_fixed_16_6_5_3_0_s grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_318(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_318_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_318_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_318_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_318_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_318_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_318_input_V),
    .ap_return(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_318_ap_return)
);

sin_lut_ap_fixed_16_6_5_3_0_s grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_327(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_327_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_327_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_327_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_327_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_327_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_327_input_V),
    .ap_return(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_327_ap_return)
);

sin_lut_ap_fixed_16_6_5_3_0_s grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_336(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_336_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_336_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_336_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_336_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_336_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_336_input_V),
    .ap_return(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_336_ap_return)
);

sin_lut_ap_fixed_16_6_5_3_0_s grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_345(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_345_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_345_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_345_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_345_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_345_ap_ce),
    .input_V(trunc_ln708_2_reg_1486),
    .ap_return(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_345_ap_return)
);

sin_lut_ap_fixed_16_6_5_3_0_s grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_354(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_354_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_354_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_354_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_354_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_354_ap_ce),
    .input_V(trunc_ln708_9_reg_1502),
    .ap_return(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_354_ap_return)
);

sin_lut_ap_fixed_16_6_5_3_0_s grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_363(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_363_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_363_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_363_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_363_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_363_ap_ce),
    .input_V(trunc_ln_reg_1507),
    .ap_return(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_363_ap_return)
);

sin_lut_ap_fixed_16_6_5_3_0_s grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_372(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_372_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_372_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_372_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_372_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_372_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_372_input_V),
    .ap_return(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_372_ap_return)
);

sin_lut_ap_fixed_16_6_5_3_0_s grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_381(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_381_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_381_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_381_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_381_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_381_ap_ce),
    .input_V(p_Val2_10_reg_1443_pp0_iter1_reg),
    .ap_return(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_381_ap_return)
);

sin_lut_ap_fixed_16_6_5_3_0_s grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_390(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_390_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_390_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_390_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_390_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_390_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_390_input_V),
    .ap_return(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_390_ap_return)
);

sin_lut_ap_fixed_16_6_5_3_0_s grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_399(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_399_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_399_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_399_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_399_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_399_ap_ce),
    .input_V(trunc_ln708_4_reg_1543),
    .ap_return(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_399_ap_return)
);

myproject_mul_24s_69s_76_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 69 ),
    .dout_WIDTH( 76 ))
myproject_mul_24s_69s_76_2_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(r_V_18_reg_1652),
    .din1(r_V_17_reg_1647),
    .ce(grp_fu_888_ce),
    .dout(grp_fu_888_p2)
);

myproject_mul_12s_73s_76_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 73 ),
    .dout_WIDTH( 76 ))
myproject_mul_12s_73s_76_2_1_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_3_reg_1631_pp0_iter7_reg),
    .din1(mul_ln1192_3_reg_1812),
    .ce(grp_fu_1130_ce),
    .dout(grp_fu_1130_p2)
);

myproject_mul_24s_81s_96_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 81 ),
    .dout_WIDTH( 96 ))
myproject_mul_24s_81s_96_2_1_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(r_V_22_reg_1827),
    .din1(mul_ln1192_6_reg_1822),
    .ce(grp_fu_1142_ce),
    .dout(grp_fu_1142_p2)
);

myproject_mul_24s_68s_86_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 68 ),
    .dout_WIDTH( 86 ))
myproject_mul_24s_68s_86_2_1_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(r_V_27_reg_1837),
    .din1(mul_ln1192_9_reg_1832),
    .ce(grp_fu_1154_ce),
    .dout(grp_fu_1154_p2)
);

myproject_mul_mul_11ns_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_11ns_16s_26_1_1_U21(
    .din0(mul_ln1192_fu_1208_p0),
    .din1(p_Val2_3_fu_446_p4),
    .dout(mul_ln1192_fu_1208_p2)
);

myproject_mul_mul_10ns_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_10ns_16s_26_1_1_U22(
    .din0(r_V_31_fu_1214_p0),
    .din1(p_Val2_2_fu_432_p4),
    .dout(r_V_31_fu_1214_p2)
);

myproject_mac_muladd_14ns_16s_26ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
myproject_mac_muladd_14ns_16s_26ns_26_1_1_U23(
    .din0(grp_fu_1221_p0),
    .din1(p_Val2_10_fu_408_p4),
    .din2(grp_fu_1221_p2),
    .dout(grp_fu_1221_p3)
);

myproject_mac_muladd_11s_16s_26s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
myproject_mac_muladd_11s_16s_26s_26_1_1_U24(
    .din0(grp_fu_1230_p0),
    .din1(grp_fu_1230_p1),
    .din2(mul_ln1192_reg_1481),
    .dout(grp_fu_1230_p3)
);

myproject_mac_muladd_13ns_16s_21ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 26 ))
myproject_mac_muladd_13ns_16s_21ns_26_1_1_U25(
    .din0(grp_fu_1237_p0),
    .din1(grp_fu_1237_p1),
    .din2(grp_fu_1237_p2),
    .dout(grp_fu_1237_p3)
);

myproject_mac_muladd_13ns_16s_24ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 28 ))
myproject_mac_muladd_13ns_16s_24ns_28_1_1_U26(
    .din0(grp_fu_1246_p0),
    .din1(p_Val2_10_reg_1443),
    .din2(grp_fu_1246_p2),
    .dout(grp_fu_1246_p3)
);

myproject_mac_muladd_13ns_16s_19ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 26 ))
myproject_mac_muladd_13ns_16s_19ns_26_1_1_U27(
    .din0(grp_fu_1254_p0),
    .din1(grp_fu_1254_p1),
    .din2(grp_fu_1254_p2),
    .dout(grp_fu_1254_p3)
);

myproject_mul_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
myproject_mul_mul_16s_16s_32_1_1_U28(
    .din0(r_V_13_fu_1263_p0),
    .din1(r_V_13_fu_1263_p1),
    .dout(r_V_13_fu_1263_p2)
);

myproject_mac_mulsub_18s_18s_26ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
myproject_mac_mulsub_18s_18s_26ns_26_1_1_U29(
    .din0(grp_fu_1269_p0),
    .din1(grp_fu_1269_p1),
    .din2(grp_fu_1269_p2),
    .dout(grp_fu_1269_p3)
);

myproject_mul_mul_16s_28s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 36 ))
myproject_mul_mul_16s_28s_36_1_1_U30(
    .din0(p_Val2_10_reg_1443_pp0_iter1_reg),
    .din1(ret_V_21_reg_1517),
    .dout(mul_ln700_3_fu_1278_p2)
);

myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 20 ),
    .dout_WIDTH( 26 ))
myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_U31(
    .din0(p_Val2_2_reg_1458_pp0_iter1_reg),
    .din1(grp_fu_1285_p1),
    .din2(grp_fu_1285_p2),
    .din3(grp_fu_1285_p3),
    .dout(grp_fu_1285_p4)
);

myproject_mul_mul_18s_18s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
myproject_mul_mul_18s_18s_36_1_1_U32(
    .din0(r_V_16_fu_1296_p0),
    .din1(r_V_16_fu_1296_p1),
    .dout(r_V_16_fu_1296_p2)
);

myproject_mul_mul_8ns_12s_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 20 ))
myproject_mul_mul_8ns_12s_20_1_1_U33(
    .din0(r_V_28_fu_1302_p0),
    .din1(p_s_reg_1569),
    .dout(r_V_28_fu_1302_p2)
);

myproject_mac_mul_sub_12s_17s_22s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 17 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 28 ))
myproject_mac_mul_sub_12s_17s_22s_28_1_1_U34(
    .din0(p_4_reg_1579),
    .din1(ret_V_fu_723_p2),
    .din2(tmp_2_fu_736_p3),
    .dout(grp_fu_1308_p3)
);

myproject_mul_mul_12s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_12s_12s_24_1_1_U35(
    .din0(r_V_33_fu_1316_p0),
    .din1(r_V_33_fu_1316_p1),
    .dout(r_V_33_fu_1316_p2)
);

myproject_mul_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
myproject_mul_mul_16s_16s_32_1_1_U36(
    .din0(r_V_7_fu_1322_p0),
    .din1(r_V_7_fu_1322_p1),
    .dout(r_V_7_fu_1322_p2)
);

myproject_mul_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
myproject_mul_mul_16s_16s_32_1_1_U37(
    .din0(r_V_9_fu_1328_p0),
    .din1(r_V_9_fu_1328_p1),
    .dout(r_V_9_fu_1328_p2)
);

myproject_mul_mul_12s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_12s_12s_24_1_1_U38(
    .din0(r_V_18_fu_1334_p0),
    .din1(r_V_18_fu_1334_p1),
    .dout(r_V_18_fu_1334_p2)
);

myproject_mul_mul_11s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_11s_16s_26_1_1_U39(
    .din0(mul_ln728_1_fu_1340_p0),
    .din1(mul_ln728_1_fu_1340_p1),
    .dout(mul_ln728_1_fu_1340_p2)
);

myproject_mul_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_13s_13s_26_1_1_U40(
    .din0(r_V_19_fu_1345_p0),
    .din1(r_V_19_fu_1345_p1),
    .dout(r_V_19_fu_1345_p2)
);

myproject_mul_mul_9ns_17s_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 25 ))
myproject_mul_mul_9ns_17s_25_1_1_U41(
    .din0(ret_V_29_fu_1351_p0),
    .din1(ret_V_35_reg_1558_pp0_iter4_reg),
    .dout(ret_V_29_fu_1351_p2)
);

myproject_ama_addmul_sub_16s_12s_8ns_20s_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 20 ),
    .dout_WIDTH( 23 ))
myproject_ama_addmul_sub_16s_12s_8ns_20s_23_1_1_U42(
    .din0(grp_fu_1357_p0),
    .din1(p_0_reg_1563_pp0_iter4_reg),
    .din2(grp_fu_1357_p2),
    .din3(r_V_28_reg_1610),
    .dout(grp_fu_1357_p4)
);

myproject_mul_mul_7ns_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_7ns_16s_22_1_1_U43(
    .din0(mul_ln728_fu_1366_p0),
    .din1(p_Val2_2_reg_1458_pp0_iter4_reg),
    .dout(mul_ln728_fu_1366_p2)
);

myproject_mac_muladd_16s_12s_26s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 28 ))
myproject_mac_muladd_16s_12s_26s_28_1_1_U44(
    .din0(p_Val2_1_reg_1452_pp0_iter4_reg),
    .din1(p_3_reg_1631),
    .din2(lhs_V_1_fu_871_p3),
    .dout(grp_fu_1373_p3)
);

myproject_mac_muladd_11s_26s_36s_37_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 26 ),
    .din2_WIDTH( 36 ),
    .dout_WIDTH( 37 ))
myproject_mac_muladd_11s_26s_36s_37_1_1_U45(
    .din0(grp_fu_1381_p0),
    .din1(r_V_19_reg_1662),
    .din2(lhs_V_6_fu_897_p3),
    .dout(grp_fu_1381_p3)
);

myproject_mul_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_13s_13s_26_1_1_U46(
    .din0(r_V_23_fu_1389_p0),
    .din1(r_V_23_fu_1389_p1),
    .dout(r_V_23_fu_1389_p2)
);

myproject_mul_mul_12s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_12s_12s_24_1_1_U47(
    .din0(r_V_24_fu_1395_p0),
    .din1(r_V_24_fu_1395_p1),
    .dout(r_V_24_fu_1395_p2)
);

myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 23 ),
    .din2_WIDTH( 12 ),
    .din3_WIDTH( 35 ),
    .dout_WIDTH( 36 ))
myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_U48(
    .din0(grp_fu_1401_p0),
    .din1(ret_V_30_reg_1677),
    .din2(p_1_reg_1682),
    .din3(lhs_V_fu_930_p3),
    .dout(grp_fu_1401_p4)
);

myproject_mul_mul_12s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_12s_12s_24_1_1_U49(
    .din0(r_V_29_fu_1412_p0),
    .din1(r_V_29_fu_1412_p1),
    .dout(r_V_29_fu_1412_p2)
);

myproject_mul_mul_12s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_12s_12s_24_1_1_U50(
    .din0(r_V_21_fu_1419_p0),
    .din1(r_V_21_fu_1419_p1),
    .dout(r_V_21_fu_1419_p2)
);

myproject_mul_mul_12s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_12s_12s_24_1_1_U51(
    .din0(r_V_26_fu_1425_p0),
    .din1(r_V_26_fu_1425_p1),
    .dout(r_V_26_fu_1425_p2)
);

myproject_mul_mul_12s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_12s_12s_24_1_1_U52(
    .din0(r_V_22_fu_1431_p0),
    .din1(r_V_22_fu_1431_p1),
    .dout(r_V_22_fu_1431_p2)
);

myproject_mul_mul_12s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_12s_12s_24_1_1_U53(
    .din0(r_V_27_fu_1437_p0),
    .din1(r_V_27_fu_1437_p1),
    .dout(r_V_27_fu_1437_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_273_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_273_ap_start_reg <= 1'b1;
        end else if ((grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_273_ap_ready == 1'b1)) begin
            grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_273_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_282_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_282_ap_start_reg <= 1'b1;
        end else if ((grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_282_ap_ready == 1'b1)) begin
            grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_282_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_291_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_291_ap_start_reg <= 1'b1;
        end else if ((grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_291_ap_ready == 1'b1)) begin
            grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_291_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_300_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_300_ap_start_reg <= 1'b1;
        end else if ((grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_300_ap_ready == 1'b1)) begin
            grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_300_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_309_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_309_ap_start_reg <= 1'b1;
        end else if ((grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_309_ap_ready == 1'b1)) begin
            grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_309_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_345_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_345_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_345_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_345_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_354_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_354_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_354_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_354_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_363_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_363_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_363_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_363_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_372_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_372_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_372_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_372_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_381_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_381_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_381_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_381_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_390_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_390_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_390_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_390_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_399_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_399_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_399_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_399_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            x_V_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_ap_vld_preg <= x_V_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_preg <= 256'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_preg <= x_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln700_1_reg_1707 <= add_ln700_1_fu_853_p2;
        lhs_V_2_reg_1527 <= lhs_V_2_fu_564_p1;
        mul_ln1192_11_reg_1882 <= grp_fu_1154_p2;
        mul_ln1192_2_reg_1762 <= mul_ln1192_2_fu_976_p2;
        mul_ln1192_3_reg_1812 <= mul_ln1192_3_fu_1049_p2;
        mul_ln1192_4_reg_1872 <= grp_fu_1130_p2;
        mul_ln1192_6_reg_1822 <= mul_ln1192_6_fu_1100_p2;
        mul_ln1192_7_reg_1877 <= grp_fu_1142_p2;
        mul_ln1192_9_reg_1832 <= mul_ln1192_9_fu_1115_p2;
        mul_ln700_2_reg_1772 <= grp_fu_888_p2;
        mul_ln728_1_reg_1657 <= mul_ln728_1_fu_1340_p2;
        p_0_reg_1563 <= grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_318_ap_return;
        p_0_reg_1563_pp0_iter4_reg <= p_0_reg_1563;
        p_10_reg_1752 <= grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_291_ap_return;
        p_11_reg_1807 <= grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_309_ap_return;
        p_1_reg_1682 <= grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_363_ap_return;
        p_2_reg_1687 <= grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_372_ap_return;
        p_3_reg_1631 <= grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_273_ap_return;
        p_3_reg_1631_pp0_iter5_reg <= p_3_reg_1631;
        p_3_reg_1631_pp0_iter6_reg <= p_3_reg_1631_pp0_iter5_reg;
        p_3_reg_1631_pp0_iter7_reg <= p_3_reg_1631_pp0_iter6_reg;
        p_4_reg_1579 <= grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_255_ap_return;
        p_5_reg_1737 <= grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_282_ap_return;
        p_6_reg_1792 <= grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_300_ap_return;
        p_7_reg_1667 <= grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_354_ap_return;
        p_8_reg_1697 <= grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_381_ap_return;
        p_9_reg_1702 <= grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_390_ap_return;
        p_9_reg_1702_pp0_iter6_reg <= p_9_reg_1702;
        p_Val2_1_reg_1452_pp0_iter2_reg <= p_Val2_1_reg_1452_pp0_iter1_reg;
        p_Val2_1_reg_1452_pp0_iter3_reg <= p_Val2_1_reg_1452_pp0_iter2_reg;
        p_Val2_1_reg_1452_pp0_iter4_reg <= p_Val2_1_reg_1452_pp0_iter3_reg;
        p_Val2_2_reg_1458_pp0_iter2_reg <= p_Val2_2_reg_1458_pp0_iter1_reg;
        p_Val2_2_reg_1458_pp0_iter3_reg <= p_Val2_2_reg_1458_pp0_iter2_reg;
        p_Val2_2_reg_1458_pp0_iter4_reg <= p_Val2_2_reg_1458_pp0_iter3_reg;
        p_Val2_3_reg_1472_pp0_iter2_reg <= p_Val2_3_reg_1472_pp0_iter1_reg;
        p_Val2_3_reg_1472_pp0_iter3_reg <= p_Val2_3_reg_1472_pp0_iter2_reg;
        p_Val2_4_reg_1589 <= grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_264_ap_return;
        p_Val2_4_reg_1589_pp0_iter4_reg <= p_Val2_4_reg_1589;
        p_Val2_5_reg_1584 <= grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_327_ap_return;
        p_Val2_8_reg_1777 <= grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_399_ap_return;
        p_Val2_9_reg_1605 <= grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_336_ap_return;
        p_Val2_s_reg_1574 <= grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_246_ap_return;
        p_s_reg_1569 <= grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_237_ap_return;
        r_V_10_reg_1712 <= r_V_10_fu_862_p2;
        r_V_13_reg_1538 <= r_V_13_fu_1263_p2;
        r_V_14_reg_1595 <= r_V_14_fu_677_p2;
        r_V_16_reg_1600 <= r_V_16_fu_1296_p2;
        r_V_17_reg_1647 <= r_V_17_fu_766_p2;
        r_V_18_reg_1652 <= r_V_18_fu_1334_p2;
        r_V_19_reg_1662 <= r_V_19_fu_1345_p2;
        r_V_20_reg_1782 <= r_V_20_fu_1019_p2;
        r_V_21_reg_1787 <= r_V_21_fu_1419_p2;
        r_V_22_reg_1827 <= r_V_22_fu_1431_p2;
        r_V_23_reg_1742 <= r_V_23_fu_1389_p2;
        r_V_24_reg_1747 <= r_V_24_fu_1395_p2;
        r_V_25_reg_1797 <= r_V_25_fu_1034_p2;
        r_V_26_reg_1802 <= r_V_26_fu_1425_p2;
        r_V_27_reg_1837 <= r_V_27_fu_1437_p2;
        r_V_28_reg_1610 <= r_V_28_fu_1302_p2;
        r_V_32_reg_1620 <= r_V_32_fu_751_p2;
        r_V_33_reg_1625 <= r_V_33_fu_1316_p2;
        r_V_33_reg_1625_pp0_iter5_reg <= r_V_33_reg_1625;
        r_V_5_reg_1692 <= r_V_5_fu_827_p2;
        r_V_7_reg_1637 <= r_V_7_fu_1322_p2;
        r_V_9_reg_1642 <= r_V_9_fu_1328_p2;
        r_V_reg_1532 <= r_V_fu_567_p1;
        r_V_reg_1532_pp0_iter3_reg <= r_V_reg_1532;
        r_V_reg_1532_pp0_iter4_reg <= r_V_reg_1532_pp0_iter3_reg;
        ret_V_29_reg_1672 <= ret_V_29_fu_1351_p2;
        ret_V_35_reg_1558 <= ret_V_35_fu_669_p2;
        ret_V_35_reg_1558_pp0_iter4_reg <= ret_V_35_reg_1558;
        sext_ln1118_2_reg_1466_pp0_iter2_reg <= sext_ln1118_2_reg_1466_pp0_iter1_reg;
        sext_ln1118_2_reg_1466_pp0_iter3_reg <= sext_ln1118_2_reg_1466_pp0_iter2_reg;
        sub_ln700_reg_1767 <= sub_ln700_fu_1001_p2;
        trunc_ln708_10_reg_1553 <= {{grp_fu_1285_p4[25:10]}};
        trunc_ln708_1_reg_1757 <= {{ret_V_32_fu_955_p2[35:20]}};
        trunc_ln708_1_reg_1757_pp0_iter7_reg <= trunc_ln708_1_reg_1757;
        trunc_ln708_1_reg_1757_pp0_iter8_reg <= trunc_ln708_1_reg_1757_pp0_iter7_reg;
        trunc_ln708_1_reg_1757_pp0_iter9_reg <= trunc_ln708_1_reg_1757_pp0_iter8_reg;
        trunc_ln708_4_reg_1543 <= {{grp_fu_1269_p3[25:10]}};
        trunc_ln708_5_reg_1817 <= {{ret_V_38_fu_1078_p2[75:60]}};
        trunc_ln708_5_reg_1817_pp0_iter8_reg <= trunc_ln708_5_reg_1817;
        trunc_ln708_5_reg_1817_pp0_iter9_reg <= trunc_ln708_5_reg_1817_pp0_iter8_reg;
        trunc_ln708_7_reg_1548 <= {{ret_V_41_fu_642_p2[35:20]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_ln1192_reg_1481 <= mul_ln1192_fu_1208_p2;
        p_Val2_10_reg_1443 <= {{x_V_in_sig[239:224]}};
        p_Val2_10_reg_1443_pp0_iter1_reg <= p_Val2_10_reg_1443;
        p_Val2_1_reg_1452 <= {{x_V_in_sig[79:64]}};
        p_Val2_1_reg_1452_pp0_iter1_reg <= p_Val2_1_reg_1452;
        p_Val2_2_reg_1458 <= {{x_V_in_sig[255:240]}};
        p_Val2_2_reg_1458_pp0_iter1_reg <= p_Val2_2_reg_1458;
        p_Val2_3_reg_1472 <= {{x_V_in_sig[47:32]}};
        p_Val2_3_reg_1472_pp0_iter1_reg <= p_Val2_3_reg_1472;
        p_Val2_7_reg_1491 <= {{x_V_in_sig[63:48]}};
        p_Val2_7_reg_1491_pp0_iter1_reg <= p_Val2_7_reg_1491;
        sext_ln1118_2_reg_1466 <= sext_ln1118_2_fu_442_p1;
        sext_ln1118_2_reg_1466_pp0_iter1_reg <= sext_ln1118_2_reg_1466;
        trunc_ln708_2_reg_1486 <= {{r_V_31_fu_1214_p2[25:10]}};
        trunc_ln708_6_reg_1512 <= {{grp_fu_1237_p3[25:10]}};
        trunc_ln708_9_reg_1502 <= {{grp_fu_1221_p3[25:10]}};
        trunc_ln708_s_reg_1522 <= {{grp_fu_1254_p3[25:10]}};
        trunc_ln_reg_1507 <= {{ret_V_31_fu_528_p2[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ret_V_10_reg_1717 <= grp_fu_1373_p3;
        ret_V_30_reg_1677 <= grp_fu_1357_p4;
        ret_V_39_reg_1732 <= grp_fu_1381_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ret_V_21_reg_1517 <= grp_fu_1246_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ret_V_7_reg_1615 <= grp_fu_1308_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to9 = 1'b1;
    end else begin
        ap_idle_pp0_0to9 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to9 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp21) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_237_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_237_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_237_ap_start = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_237_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp25) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_246_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_246_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_246_ap_start = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_246_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp27) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_255_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_255_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_255_ap_start = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_255_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp33) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_264_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_264_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_264_ap_start = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_264_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp51) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_273_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_273_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp92) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_282_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_282_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp100) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_291_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_291_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp129) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_300_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_300_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp132) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_309_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_309_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1130_ce = 1'b1;
    end else begin
        grp_fu_1130_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1142_ce = 1'b1;
    end else begin
        grp_fu_1142_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1154_ce = 1'b1;
    end else begin
        grp_fu_1154_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_888_ce = 1'b1;
    end else begin
        grp_fu_888_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp19) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_318_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_318_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_318_ap_start = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_318_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp29) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_327_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_327_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_327_ap_start = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_327_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp34) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_336_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_336_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_336_ap_start = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_336_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp49) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_345_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_345_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp59) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_354_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_354_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp67) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_363_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_363_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp70) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_372_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_372_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp76) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_381_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_381_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp78) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_390_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_390_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp126) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_399_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_399_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_ap_vld_in_sig = x_V_ap_vld;
    end else begin
        x_V_ap_vld_in_sig = x_V_ap_vld_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_V_blk_n = x_V_ap_vld;
    end else begin
        x_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_in_sig = x_V;
    end else begin
        x_V_in_sig = x_V_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        y_0_V_ap_vld = 1'b1;
    end else begin
        y_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        y_1_V_ap_vld = 1'b1;
    end else begin
        y_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        y_2_V_ap_vld = 1'b1;
    end else begin
        y_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        y_3_V_ap_vld = 1'b1;
    end else begin
        y_3_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        y_4_V_ap_vld = 1'b1;
    end else begin
        y_4_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln700_1_fu_853_p2 = ($signed(mul_ln700_6_fu_836_p2) + $signed(sext_ln700_13_fu_849_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp100 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp126 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp129 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp132 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp19 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp21 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp25 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp27 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp29 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp33 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp34 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp49 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp51 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp59 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp67 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp70 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp76 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp78 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp92 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call103 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call107 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call160 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call167 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call184 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call215 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call224 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call236 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call67 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call87 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call103 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call107 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call160 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call167 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call184 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call215 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call224 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call236 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call67 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call87 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call97 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call103 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call107 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call160 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call167 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call184 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call199 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call215 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call224 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call236 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call27 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call34 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call48 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call57 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call67 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call72 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call77 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call83 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call87 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call97 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call103 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call107 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call160 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call167 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call184 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call215 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call224 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call236 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call67 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call87 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call103 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call107 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call160 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call167 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call184 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call215 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call224 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call236 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call67 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call87 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call103 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call107 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call160 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call167 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call184 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call215 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call224 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call236 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call67 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call87 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call103 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call107 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call160 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call167 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call184 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call215 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call224 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call236 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call67 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call87 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call103 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call107 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call160 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call167 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call184 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call215 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call224 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call236 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call67 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call87 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call103 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call107 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call160 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call167 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call184 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call215 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call224 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call236 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call67 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call87 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call103 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call107 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call160 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call167 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call184 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call215 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call224 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call236 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call67 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call87 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call103 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call107 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call160 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call167 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call184 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call215 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call224 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call236 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call67 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call87 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_237_input_V = ($signed(p_Val2_2_fu_432_p4) + $signed(p_Val2_1_fu_422_p4));

assign grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_246_input_V = x_V_in_sig[15:0];

assign grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_255_input_V = ($signed(p_Val2_10_fu_408_p4) - $signed(p_Val2_1_fu_422_p4));

assign grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_264_input_V = {{x_V_in_sig[63:48]}};

assign grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_273_ap_start = grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_273_ap_start_reg;

assign grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_282_ap_start = grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_282_ap_start_reg;

assign grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_291_ap_start = grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_291_ap_start_reg;

assign grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_300_ap_start = grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_300_ap_start_reg;

assign grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_309_ap_start = grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_309_ap_start_reg;

assign grp_fu_1221_p0 = 26'd5004;

assign grp_fu_1221_p2 = {{p_Val2_7_fu_496_p4}, {10'd0}};

assign grp_fu_1230_p0 = 26'd67108139;

assign grp_fu_1230_p1 = sext_ln1118_2_reg_1466;

assign grp_fu_1237_p0 = 26'd2419;

assign grp_fu_1237_p1 = sext_ln1116_3_fu_543_p1;

assign grp_fu_1237_p2 = 26'd894976;

assign grp_fu_1246_p0 = 28'd2419;

assign grp_fu_1246_p2 = 28'd4633600;

assign grp_fu_1254_p0 = 26'd2935;

assign grp_fu_1254_p1 = sext_ln1116_3_fu_543_p1;

assign grp_fu_1254_p2 = 26'd182272;

assign grp_fu_1269_p0 = sext_ln1118_14_fu_609_p1;

assign grp_fu_1269_p1 = sext_ln1118_14_fu_609_p1;

assign grp_fu_1269_p2 = {{p_Val2_3_reg_1472_pp0_iter1_reg}, {10'd0}};

assign grp_fu_1285_p1 = rhs_V_3_fu_590_p1;

assign grp_fu_1285_p2 = 26'd452;

assign grp_fu_1285_p3 = 26'd402432;

assign grp_fu_1357_p0 = r_V_reg_1532_pp0_iter4_reg;

assign grp_fu_1357_p2 = 23'd91;

assign grp_fu_1381_p0 = 37'd137438952773;

assign grp_fu_1401_p0 = 24'd15502336;

assign grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_318_input_V = {{x_V_in_sig[47:32]}};

assign grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_327_input_V = ($signed(16'd65140) + $signed(p_Val2_3_fu_446_p4));

assign grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_336_input_V = {{x_V_in_sig[63:48]}};

assign grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_345_ap_start = grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_345_ap_start_reg;

assign grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_354_ap_start = grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_354_ap_start_reg;

assign grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_363_ap_start = grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_363_ap_start_reg;

assign grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_372_ap_start = grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_372_ap_start_reg;

assign grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_372_input_V = (16'd298 + sub_ln703_fu_570_p2);

assign grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_381_ap_start = grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_381_ap_start_reg;

assign grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_390_ap_start = grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_390_ap_start_reg;

assign grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_390_input_V = ($signed(16'd65480) + $signed(p_Val2_7_reg_1491_pp0_iter1_reg));

assign grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_399_ap_start = grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_399_ap_start_reg;

assign lhs_V_1_fu_871_p3 = {{p_Val2_2_reg_1458_pp0_iter4_reg}, {10'd0}};

assign lhs_V_2_fu_564_p1 = $signed(p_Val2_10_reg_1443_pp0_iter1_reg);

assign lhs_V_3_fu_683_p1 = ret_V_35_fu_669_p2;

assign lhs_V_4_fu_599_p1 = $signed(ret_V_36_fu_593_p2);

assign lhs_V_6_fu_897_p3 = {{mul_ln728_1_reg_1657}, {10'd0}};

assign lhs_V_fu_930_p3 = {{ret_V_29_reg_1672}, {10'd0}};

assign mul_ln1192_2_fu_976_p0 = p_8_reg_1697;

assign mul_ln1192_2_fu_976_p1 = r_V_5_reg_1692;

assign mul_ln1192_2_fu_976_p2 = ($signed(mul_ln1192_2_fu_976_p0) * $signed(mul_ln1192_2_fu_976_p1));

assign mul_ln1192_3_fu_1049_p0 = p_9_reg_1702_pp0_iter6_reg;

assign mul_ln1192_3_fu_1049_p1 = mul_ln1192_2_reg_1762;

assign mul_ln1192_3_fu_1049_p2 = ($signed(mul_ln1192_3_fu_1049_p0) * $signed(mul_ln1192_3_fu_1049_p1));

assign mul_ln1192_6_fu_1100_p0 = r_V_21_reg_1787;

assign mul_ln1192_6_fu_1100_p1 = r_V_20_reg_1782;

assign mul_ln1192_6_fu_1100_p2 = ($signed(mul_ln1192_6_fu_1100_p0) * $signed(mul_ln1192_6_fu_1100_p1));

assign mul_ln1192_9_fu_1115_p0 = r_V_26_reg_1802;

assign mul_ln1192_9_fu_1115_p1 = r_V_25_reg_1797;

assign mul_ln1192_9_fu_1115_p2 = ($signed(mul_ln1192_9_fu_1115_p0) * $signed(mul_ln1192_9_fu_1115_p1));

assign mul_ln1192_fu_1208_p0 = 26'd725;

assign mul_ln700_1_fu_988_p0 = ret_V_10_reg_1717;

assign mul_ln700_1_fu_988_p1 = r_V_10_reg_1712;

assign mul_ln700_1_fu_988_p2 = ($signed(mul_ln700_1_fu_988_p0) * $signed(mul_ln700_1_fu_988_p1));

assign mul_ln700_6_fu_836_p1 = r_V_7_reg_1637;

assign mul_ln700_6_fu_836_p2 = ($signed(36'd68719476686) * $signed(mul_ln700_6_fu_836_p1));

assign mul_ln728_1_fu_1340_p0 = 26'd67108165;

assign mul_ln728_1_fu_1340_p1 = sext_ln1118_2_reg_1466_pp0_iter3_reg;

assign mul_ln728_fu_1366_p0 = 22'd50;

assign p_Val2_10_fu_408_p4 = {{x_V_in_sig[239:224]}};

assign p_Val2_1_fu_422_p4 = {{x_V_in_sig[79:64]}};

assign p_Val2_2_fu_432_p4 = {{x_V_in_sig[255:240]}};

assign p_Val2_3_fu_446_p4 = {{x_V_in_sig[47:32]}};

assign p_Val2_7_fu_496_p4 = {{x_V_in_sig[63:48]}};

assign r_V_10_fu_862_p1 = r_V_9_reg_1642;

assign r_V_10_fu_862_p2 = ($signed({{1'b0}, {39'd50}}) * $signed(r_V_10_fu_862_p1));

assign r_V_12_fu_587_p1 = p_Val2_7_reg_1491_pp0_iter1_reg;

assign r_V_13_fu_1263_p0 = r_V_12_fu_587_p1;

assign r_V_13_fu_1263_p1 = r_V_12_fu_587_p1;

assign r_V_14_fu_677_p1 = r_V_13_reg_1538;

assign r_V_14_fu_677_p2 = ($signed({{1'b0}, {39'd50}}) * $signed(r_V_14_fu_677_p1));

assign r_V_15_fu_693_p1 = $signed(ret_V_12_fu_687_p2);

assign r_V_16_fu_1296_p0 = r_V_15_fu_693_p1;

assign r_V_16_fu_1296_p1 = r_V_15_fu_693_p1;

assign r_V_17_fu_766_p0 = r_V_16_reg_1600;

assign r_V_17_fu_766_p1 = r_V_14_reg_1595;

assign r_V_17_fu_766_p2 = ($signed(r_V_17_fu_766_p0) * $signed(r_V_17_fu_766_p1));

assign r_V_18_fu_1334_p0 = sext_ln1118_4_fu_700_p1;

assign r_V_18_fu_1334_p1 = sext_ln1118_4_fu_700_p1;

assign r_V_19_fu_1345_p0 = sext_ln1116_7_fu_781_p1;

assign r_V_19_fu_1345_p1 = sext_ln1116_7_fu_781_p1;

assign r_V_20_fu_1019_p0 = r_V_33_reg_1625_pp0_iter5_reg;

assign r_V_20_fu_1019_p1 = ret_V_19_fu_1007_p2;

assign r_V_20_fu_1019_p2 = ($signed(r_V_20_fu_1019_p0) * $signed(r_V_20_fu_1019_p1));

assign r_V_21_fu_1419_p0 = sext_ln1116_8_fu_1025_p1;

assign r_V_21_fu_1419_p1 = sext_ln1116_8_fu_1025_p1;

assign r_V_22_fu_1431_p0 = sext_ln1116_9_fu_1106_p1;

assign r_V_22_fu_1431_p1 = sext_ln1116_9_fu_1106_p1;

assign r_V_23_fu_1389_p0 = sext_ln1116_10_fu_917_p1;

assign r_V_23_fu_1389_p1 = sext_ln1116_10_fu_917_p1;

assign r_V_24_fu_1395_p0 = sext_ln1116_11_fu_921_p1;

assign r_V_24_fu_1395_p1 = sext_ln1116_11_fu_921_p1;

assign r_V_25_fu_1034_p0 = r_V_24_reg_1747;

assign r_V_25_fu_1034_p1 = r_V_23_reg_1742;

assign r_V_25_fu_1034_p2 = ($signed(r_V_25_fu_1034_p0) * $signed(r_V_25_fu_1034_p1));

assign r_V_26_fu_1425_p0 = sext_ln1116_12_fu_1040_p1;

assign r_V_26_fu_1425_p1 = sext_ln1116_12_fu_1040_p1;

assign r_V_27_fu_1437_p0 = sext_ln1116_13_fu_1121_p1;

assign r_V_27_fu_1437_p1 = sext_ln1116_13_fu_1121_p1;

assign r_V_28_fu_1302_p0 = 20'd91;

assign r_V_29_fu_1412_p0 = sext_ln1116_fu_941_p1;

assign r_V_29_fu_1412_p1 = sext_ln1116_fu_941_p1;

assign r_V_30_fu_709_p2 = ($signed(17'd0) - $signed(r_V_reg_1532_pp0_iter3_reg));

assign r_V_31_fu_1214_p0 = 26'd395;

assign r_V_32_fu_751_p2 = ($signed(13'd0) - $signed(sext_ln1253_fu_747_p1));

assign r_V_33_fu_1316_p0 = sext_ln1116_1_fu_757_p1;

assign r_V_33_fu_1316_p1 = sext_ln1116_1_fu_757_p1;

assign r_V_5_fu_827_p0 = ret_V_8_fu_814_p2;

assign r_V_5_fu_827_p1 = ret_V_7_reg_1615;

assign r_V_5_fu_827_p2 = ($signed(r_V_5_fu_827_p0) * $signed(r_V_5_fu_827_p1));

assign r_V_6_fu_697_p1 = p_Val2_2_reg_1458_pp0_iter3_reg;

assign r_V_7_fu_1322_p0 = r_V_6_fu_697_p1;

assign r_V_7_fu_1322_p1 = r_V_6_fu_697_p1;

assign r_V_8_fu_706_p1 = p_Val2_3_reg_1472_pp0_iter3_reg;

assign r_V_9_fu_1328_p0 = r_V_8_fu_706_p1;

assign r_V_9_fu_1328_p1 = r_V_8_fu_706_p1;

assign r_V_fu_567_p1 = p_Val2_2_reg_1458_pp0_iter1_reg;

assign ret_V_12_fu_687_p2 = ($signed(18'd562) + $signed(lhs_V_3_fu_683_p1));

assign ret_V_14_fu_603_p2 = ($signed(18'd713) + $signed(lhs_V_4_fu_599_p1));

assign ret_V_17_fu_775_p2 = ($signed(13'd438) + $signed(sext_ln703_4_fu_772_p1));

assign ret_V_19_fu_1007_p2 = ($signed(37'd1795162112) + $signed(ret_V_39_reg_1732));

assign ret_V_24_fu_911_p2 = ($signed(13'd484) + $signed(sext_ln703_5_fu_908_p1));

assign ret_V_29_fu_1351_p0 = 25'd187;

assign ret_V_31_fu_528_p2 = ($signed(26'd819200) + $signed(grp_fu_1230_p3));

assign ret_V_32_fu_955_p2 = ($signed(grp_fu_1401_p4) + $signed(rhs_V_fu_951_p1));

assign ret_V_33_fu_717_p2 = ($signed(r_V_30_fu_709_p2) - $signed(sext_ln703_1_fu_714_p1));

assign ret_V_34_fu_1160_p2 = ($signed(76'd74527151900795802222592) + $signed(mul_ln1192_4_reg_1872));

assign ret_V_35_fu_669_p2 = ($signed(lhs_V_2_reg_1527) - $signed(rhs_V_2_fu_666_p1));

assign ret_V_36_fu_593_p2 = ($signed(lhs_V_2_fu_564_p1) - $signed(rhs_V_3_fu_590_p1));

assign ret_V_38_fu_1078_p2 = ($signed(sub_ln700_1_fu_1062_p2) + $signed(rhs_V_4_fu_1074_p1));

assign ret_V_41_fu_642_p2 = ($signed(mul_ln700_3_fu_1278_p2) + $signed(rhs_V_5_fu_635_p3));

assign ret_V_42_fu_1176_p2 = ($signed(96'd78047041988500844889856016384) + $signed(mul_ln1192_7_reg_1877));

assign ret_V_46_fu_1192_p2 = ($signed(86'd76190660834618855877771264) + $signed(mul_ln1192_11_reg_1882));

assign ret_V_8_fu_814_p2 = ($signed(sext_ln1118_7_fu_800_p1) + $signed(sext_ln700_11_fu_810_p1));

assign ret_V_fu_723_p2 = (17'd3323 + ret_V_33_fu_717_p2);

assign rhs_V_1_fu_842_p3 = {{mul_ln728_fu_1366_p2}, {10'd0}};

assign rhs_V_2_fu_666_p1 = p_Val2_1_reg_1452_pp0_iter2_reg;

assign rhs_V_3_fu_590_p1 = p_Val2_7_reg_1491_pp0_iter1_reg;

assign rhs_V_4_fu_1074_p1 = $signed(tmp_7_fu_1067_p3);

assign rhs_V_5_fu_635_p3 = {{p_Val2_7_reg_1491_pp0_iter1_reg}, {20'd0}};

assign rhs_V_fu_951_p1 = $signed(tmp_1_fu_944_p3);

assign sext_ln1116_10_fu_917_p1 = $signed(ret_V_24_fu_911_p2);

assign sext_ln1116_11_fu_921_p1 = $signed(p_7_reg_1667);

assign sext_ln1116_12_fu_1040_p1 = $signed(p_10_reg_1752);

assign sext_ln1116_13_fu_1121_p1 = $signed(p_11_reg_1807);

assign sext_ln1116_1_fu_757_p1 = p_Val2_4_reg_1589;

assign sext_ln1116_3_fu_543_p1 = p_Val2_7_reg_1491;

assign sext_ln1116_7_fu_781_p1 = $signed(ret_V_17_fu_775_p2);

assign sext_ln1116_8_fu_1025_p1 = $signed(p_5_reg_1737);

assign sext_ln1116_9_fu_1106_p1 = $signed(p_6_reg_1792);

assign sext_ln1116_fu_941_p1 = $signed(p_2_reg_1687);

assign sext_ln1118_14_fu_609_p1 = $signed(ret_V_14_fu_603_p2);

assign sext_ln1118_2_fu_442_p1 = p_Val2_2_fu_432_p4;

assign sext_ln1118_4_fu_700_p1 = p_0_reg_1563;

assign sext_ln1118_7_fu_800_p1 = r_V_33_reg_1625;

assign sext_ln1253_fu_747_p1 = $signed(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_345_ap_return);

assign sext_ln700_11_fu_810_p1 = $signed(tmp_fu_803_p3);

assign sext_ln700_13_fu_849_p1 = $signed(rhs_V_1_fu_842_p3);

assign sext_ln703_1_fu_714_p1 = $signed(p_Val2_s_reg_1574);

assign sext_ln703_4_fu_772_p1 = $signed(p_Val2_9_reg_1605);

assign sext_ln703_5_fu_908_p1 = p_Val2_4_reg_1589_pp0_iter4_reg;

assign shl_ln700_1_fu_1055_p3 = {{sub_ln700_reg_1767}, {20'd0}};

assign shl_ln_fu_994_p3 = {{add_ln700_1_reg_1707}, {20'd0}};

assign sub_ln700_1_fu_1062_p2 = (shl_ln700_1_fu_1055_p3 - mul_ln700_2_reg_1772);

assign sub_ln700_fu_1001_p2 = (shl_ln_fu_994_p3 - mul_ln700_1_fu_988_p2);

assign sub_ln703_fu_570_p2 = ($signed(p_Val2_10_reg_1443_pp0_iter1_reg) - $signed(p_Val2_3_reg_1472_pp0_iter1_reg));

assign tmp_1_fu_944_p3 = {{r_V_29_fu_1412_p2}, {10'd0}};

assign tmp_2_fu_736_p3 = {{p_Val2_5_reg_1584}, {10'd0}};

assign tmp_7_fu_1067_p3 = {{p_Val2_8_reg_1777}, {60'd0}};

assign tmp_fu_803_p3 = {{r_V_32_reg_1620}, {10'd0}};

assign y_0_V = trunc_ln708_1_reg_1757_pp0_iter9_reg;

assign y_1_V = {{ret_V_34_fu_1160_p2[75:60]}};

assign y_2_V = trunc_ln708_5_reg_1817_pp0_iter9_reg;

assign y_3_V = {{ret_V_42_fu_1176_p2[95:80]}};

assign y_4_V = {{ret_V_46_fu_1192_p2[85:70]}};

endmodule //myproject
