Part number:        trigger-crossbar-mainboard v0.1

General fabrication notes

    * Boards are be individually routed.
    * Board material is Taiwan Union TU872 and Shengyi S1000-2M (see stackup notes)
    * Blue solder mask on both sides of board.
    * White silkscreen text on both sides of board.
    * Pad finish is ENIG.
    * Finished board thickness is 1.6 mm.
    * Place UL mark and date code in the area marked on the "F. Fab" gerber layer.
    * Vias to be filled with nonconductive epoxy and plated over.
    * All prepregs and cores to use spread glass (e.g. 1067 rather than 106)

Impedances

    Control to within 10%.

    Layer 1 microstrip (ref to layer 2 ground).
    Layer 10 microstrip (ref to layer 9 ground).
        123 μm trace = 50 ohm

    Layer 1 differential microstrip (ref to layer 2 ground).
    Layer 10 differential microstrip (ref to layer 9 ground).
        79 μm trace / 101 μm space = 100 ohm

    Layer 3 stripline (ref to layer 2/4 ground).
    Layer 8 stripline (ref to layer 7/9 ground).
        106 μm trace = 50 ohm

    Layer 3 differential stripline (ref to layer 2/4 ground).
    Layer 8 differential stripline (ref to layer 7/9 ground).
        79 μm trace / 91 μm space = 100 ohm

Suggested stackup
    1    35 μm (1 oz) copper            Signal
         73 μm TU872SLK 1078
    2    35 μm (1 oz) copper            Ground
        100 μm TU872SLK
    3    17 μm (0.5 oz) copper          Signal
        118 μm TU872SLK
    4    35 μm (1 oz) copper            Ground
        100 μm S1000-2M
    5    35 μm (1 oz) copper            Power
        500 μm S1000-2M
    6    35 μm (1 oz) copper            Power
        100 μm S1000-2M
    7    35 μm (1 oz) copper            Ground
        118 μm TU872SLK
    8    17 μm (0.5 oz) copper          Signal
        100 μm TU872SLK
    9    35 μm (1 oz) copper            Ground
         73 μm TU872SLK 1078
    10   35 μm (1 oz) copper            Signal

File naming
    mainboard-Edge_Cuts.gbr   Board outline
    mainboard.drl             Through-board plated holes
    mainboard-F_SilkS.gbr     Front silkscreen
    mainboard-F.Fab.gbr       Shows requested location of date code and UL marking
    mainboard-F_Mask.gbr      Front solder mask
    mainboard-F_Cu.gbr        Layer 1 copper
    mainboard-In1_Cu.gbr      Layer 2 copper
    mainboard-In2_Cu.gbr      Layer 3 copper
    mainboard-In3_Cu.gbr      Layer 4 copper
    mainboard-In4_Cu.gbr      Layer 5 copper
    mainboard-In5_Cu.gbr      Layer 6 copper
    mainboard-In6_Cu.gbr      Layer 7 copper
    mainboard-In7_Cu.gbr      Layer 8 copper
    mainboard-In8_Cu.gbr      Layer 9 copper
    mainboard-B_Cu.gbr        Layer 10 copper
    mainboard-B_Mask.gbr      Back solder mask
    mainboard-B_SilkS.gbr     Back silkscreen
    mainboard.d356            Electrical test netlist
