// Seed: 200421407
module module_0 (
    input  tri   id_0,
    input  tri   id_1,
    output uwire id_2,
    input  tri0  id_3,
    input  tri1  id_4,
    output tri0  id_5
);
  wire [-1 : ~  -1] id_7;
  assign module_1.id_3 = 0;
  logic id_8, id_9;
endmodule
module module_1 (
    input  tri0  id_0,
    output logic id_1,
    input  wire  id_2,
    output wire  id_3,
    input  wire  id_4
);
  logic id_6 = -1;
  always @(posedge 1) if (1) id_1 = 1'b0 * -1 - id_0;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_3,
      id_4,
      id_0,
      id_3
  );
  assign id_1 = 1;
endmodule
