Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\371_Lab_3\lights_and_switchs\test.qsys --block-symbol-file --output-directory=E:\371_Lab_3\lights_and_switchs\test --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading lights_and_switchs/test.qsys
Progress: Reading input file
Progress: Adding Address [altera_avalon_pio 15.1]
Progress: Parameterizing module Address
Progress: Adding Data [altera_avalon_pio 15.1]
Progress: Parameterizing module Data
Progress: Adding Enable [altera_avalon_pio 15.1]
Progress: Parameterizing module Enable
Progress: Adding ReadWrite [altera_avalon_pio 15.1]
Progress: Parameterizing module ReadWrite
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_qsys 15.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led_pio [altera_avalon_pio 15.1]
Progress: Parameterizing module led_pio
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module onchip_mem
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: test.Data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: test.cpu: Nios II Classic cores are no longer recommended for new projects
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\371_Lab_3\lights_and_switchs\test.qsys --synthesis=VERILOG --output-directory=E:\371_Lab_3\lights_and_switchs\test\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading lights_and_switchs/test.qsys
Progress: Reading input file
Progress: Adding Address [altera_avalon_pio 15.1]
Progress: Parameterizing module Address
Progress: Adding Data [altera_avalon_pio 15.1]
Progress: Parameterizing module Data
Progress: Adding Enable [altera_avalon_pio 15.1]
Progress: Parameterizing module Enable
Progress: Adding ReadWrite [altera_avalon_pio 15.1]
Progress: Parameterizing module ReadWrite
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_qsys 15.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led_pio [altera_avalon_pio 15.1]
Progress: Parameterizing module led_pio
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module onchip_mem
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: test.Data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: test.cpu: Nios II Classic cores are no longer recommended for new projects
Info: test: Generating test "test" for QUARTUS_SYNTH
Info: Address: Starting RTL generation for module 'test_Address'
Info: Address:   Generation command is [exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=test_Address --dir=C:/Users/lopezn17/AppData/Local/Temp/alt6840_2787218696221441932.dir/0001_Address_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/lopezn17/AppData/Local/Temp/alt6840_2787218696221441932.dir/0001_Address_gen//test_Address_component_configuration.pl  --do_build_sim=0  ]
Info: Address: Done RTL generation for module 'test_Address'
Info: Address: "test" instantiated altera_avalon_pio "Address"
Info: Data: Starting RTL generation for module 'test_Data'
Info: Data:   Generation command is [exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=test_Data --dir=C:/Users/lopezn17/AppData/Local/Temp/alt6840_2787218696221441932.dir/0002_Data_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/lopezn17/AppData/Local/Temp/alt6840_2787218696221441932.dir/0002_Data_gen//test_Data_component_configuration.pl  --do_build_sim=0  ]
Info: Data: Done RTL generation for module 'test_Data'
Info: Data: "test" instantiated altera_avalon_pio "Data"
Info: Enable: Starting RTL generation for module 'test_Enable'
Info: Enable:   Generation command is [exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=test_Enable --dir=C:/Users/lopezn17/AppData/Local/Temp/alt6840_2787218696221441932.dir/0003_Enable_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/lopezn17/AppData/Local/Temp/alt6840_2787218696221441932.dir/0003_Enable_gen//test_Enable_component_configuration.pl  --do_build_sim=0  ]
Info: Enable: Done RTL generation for module 'test_Enable'
Info: Enable: "test" instantiated altera_avalon_pio "Enable"
Info: cpu: Starting RTL generation for module 'test_cpu'
Info: cpu:   Generation command is [exec C:/altera/15.1/quartus/bin64/eperlcmd.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=test_cpu --dir=C:/Users/lopezn17/AppData/Local/Temp/alt6840_2787218696221441932.dir/0004_cpu_gen/ --quartus_bindir=C:/altera/15.1/quartus/bin64 --verilog --config=C:/Users/lopezn17/AppData/Local/Temp/alt6840_2787218696221441932.dir/0004_cpu_gen//test_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2016.02.09 13:03:32 (*) Starting Nios II generation
Info: cpu: # 2016.02.09 13:03:32 (*)   Checking for plaintext license.
Info: cpu: # 2016.02.09 13:03:35 (*)   Couldn't query license setup in Quartus directory C:/altera/15.1/quartus/bin64
Info: cpu: # 2016.02.09 13:03:35 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2016.02.09 13:03:35 (*)   Plaintext license not found.
Info: cpu: # 2016.02.09 13:03:35 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2016.02.09 13:03:35 (*)   Elaborating CPU configuration settings
Info: cpu: # 2016.02.09 13:03:35 (*)   Creating all objects for CPU
Info: cpu: # 2016.02.09 13:03:37 (*)   Generating RTL from CPU objects
Info: cpu: # 2016.02.09 13:03:37 (*)   Creating plain-text RTL
Info: cpu: # 2016.02.09 13:03:38 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'test_cpu'
Info: cpu: "test" instantiated altera_nios2_qsys "cpu"
Info: jtag_uart: Starting RTL generation for module 'test_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=test_jtag_uart --dir=C:/Users/lopezn17/AppData/Local/Temp/alt6840_2787218696221441932.dir/0005_jtag_uart_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/lopezn17/AppData/Local/Temp/alt6840_2787218696221441932.dir/0005_jtag_uart_gen//test_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'test_jtag_uart'
Info: jtag_uart: "test" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: led_pio: Starting RTL generation for module 'test_led_pio'
Info: led_pio:   Generation command is [exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=test_led_pio --dir=C:/Users/lopezn17/AppData/Local/Temp/alt6840_2787218696221441932.dir/0006_led_pio_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/lopezn17/AppData/Local/Temp/alt6840_2787218696221441932.dir/0006_led_pio_gen//test_led_pio_component_configuration.pl  --do_build_sim=0  ]
Info: led_pio: Done RTL generation for module 'test_led_pio'
Info: led_pio: "test" instantiated altera_avalon_pio "led_pio"
Info: onchip_mem: Starting RTL generation for module 'test_onchip_mem'
Info: onchip_mem:   Generation command is [exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=test_onchip_mem --dir=C:/Users/lopezn17/AppData/Local/Temp/alt6840_2787218696221441932.dir/0007_onchip_mem_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/lopezn17/AppData/Local/Temp/alt6840_2787218696221441932.dir/0007_onchip_mem_gen//test_onchip_mem_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_mem: Done RTL generation for module 'test_onchip_mem'
Info: onchip_mem: "test" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "test" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "test" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "test" instantiated altera_reset_controller "rst_controller"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file E:/371_Lab_3/lights_and_switchs/test/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file E:/371_Lab_3/lights_and_switchs/test/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file E:/371_Lab_3/lights_and_switchs/test/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: test: Done "test" with 29 modules, 43 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
