// Seed: 4094618398
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wor id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd90
) (
    _id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire _id_1;
  wire id_5;
  ;
  logic [7:0] id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_4,
      id_5,
      id_5,
      id_3,
      id_2,
      id_2,
      id_5,
      id_2
  );
  assign id_5#(
      .id_5(-1),
      .id_6("" <= -1)
  ) = -id_6[id_1];
  assign id_4 = id_1;
endmodule
