Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Apr 24 22:01:51 2018
| Host         : Saldytuvas running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file zose_wrapper_timing_summary_routed.rpt -pb zose_wrapper_timing_summary_routed.pb -rpx zose_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : zose_wrapper
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: zose_i/clocker_0/inst/out_bclock_16_reg/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: zose_i/clocker_0/inst/out_lrclock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 61 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 43 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     78.740        0.000                      0                   80        0.017        0.000                      0                   80        3.000        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)       Period(ns)      Frequency(MHz)
-----                           ------------       ----------      --------------
sys_clk_pin                     {0.000 5.000}      10.000          100.000         
  clk_12288_zose_clk_wiz_0_0_1  {0.000 40.694}     81.387          12.287          
  clkfbout_zose_clk_wiz_0_0_1   {0.000 10.000}     20.000          50.000          
sys_clock                       {0.000 5.000}      10.000          100.000         
  clk_12288_zose_clk_wiz_0_0    {0.000 40.694}     81.387          12.287          
  clkfbout_zose_clk_wiz_0_0     {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_12288_zose_clk_wiz_0_0_1       78.754        0.000                      0                   80        0.141        0.000                      0                   80       40.194        0.000                       0                    45  
  clkfbout_zose_clk_wiz_0_0_1                                                                                                                                                    17.845        0.000                       0                     3  
sys_clock                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_12288_zose_clk_wiz_0_0         78.740        0.000                      0                   80        0.141        0.000                      0                   80       40.194        0.000                       0                    45  
  clkfbout_zose_clk_wiz_0_0                                                                                                                                                      17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_12288_zose_clk_wiz_0_0    clk_12288_zose_clk_wiz_0_0_1       78.740        0.000                      0                   80        0.017        0.000                      0                   80  
clk_12288_zose_clk_wiz_0_0_1  clk_12288_zose_clk_wiz_0_0         78.740        0.000                      0                   80        0.017        0.000                      0                   80  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_12288_zose_clk_wiz_0_0_1
  To Clock:  clk_12288_zose_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       78.754ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.194ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.754ns  (required time - arrival time)
  Source:                 zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.387ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.387ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.642ns (29.014%)  route 1.571ns (70.986%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 79.871 - 81.387 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.620    -0.847    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/Q
                         net (fo=38, routed)          0.905     0.576    zose_i/driver_output_16_0/inst/bclk_divider[0]
    SLICE_X6Y92          LUT5 (Prop_lut5_I0_O)        0.124     0.700 r  zose_i/driver_output_16_0/inst//i_/O
                         net (fo=32, routed)          0.666     1.366    zose_i/driver_output_16_0/inst/out_pdata
    SLICE_X9Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.387    81.387 r  
    E3                                                0.000    81.387 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.387    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.806 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.967    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.764 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.345    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.436 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.436    79.871    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X9Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[3]/C
                         clock pessimism              0.564    80.435    
                         clock uncertainty           -0.111    80.325    
    SLICE_X9Y92          FDRE (Setup_fdre_C_CE)      -0.205    80.120    zose_i/driver_output_16_0/inst/out_pdata_reg[3]
  -------------------------------------------------------------------
                         required time                         80.120    
                         arrival time                          -1.366    
  -------------------------------------------------------------------
                         slack                                 78.754    

Slack (MET) :             78.754ns  (required time - arrival time)
  Source:                 zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.387ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.387ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.642ns (29.014%)  route 1.571ns (70.986%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 79.871 - 81.387 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.620    -0.847    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/Q
                         net (fo=38, routed)          0.905     0.576    zose_i/driver_output_16_0/inst/bclk_divider[0]
    SLICE_X6Y92          LUT5 (Prop_lut5_I0_O)        0.124     0.700 r  zose_i/driver_output_16_0/inst//i_/O
                         net (fo=32, routed)          0.666     1.366    zose_i/driver_output_16_0/inst/out_pdata
    SLICE_X9Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.387    81.387 r  
    E3                                                0.000    81.387 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.387    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.806 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.967    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.764 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.345    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.436 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.436    79.871    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X9Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[4]/C
                         clock pessimism              0.564    80.435    
                         clock uncertainty           -0.111    80.325    
    SLICE_X9Y92          FDRE (Setup_fdre_C_CE)      -0.205    80.120    zose_i/driver_output_16_0/inst/out_pdata_reg[4]
  -------------------------------------------------------------------
                         required time                         80.120    
                         arrival time                          -1.366    
  -------------------------------------------------------------------
                         slack                                 78.754    

Slack (MET) :             78.821ns  (required time - arrival time)
  Source:                 zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.387ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.387ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.642ns (29.914%)  route 1.504ns (70.086%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.872 - 81.387 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.620    -0.847    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/Q
                         net (fo=38, routed)          0.905     0.576    zose_i/driver_output_16_0/inst/bclk_divider[0]
    SLICE_X6Y92          LUT5 (Prop_lut5_I0_O)        0.124     0.700 r  zose_i/driver_output_16_0/inst//i_/O
                         net (fo=32, routed)          0.599     1.299    zose_i/driver_output_16_0/inst/out_pdata
    SLICE_X9Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.387    81.387 r  
    E3                                                0.000    81.387 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.387    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.806 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.967    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.764 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.345    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.436 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.437    79.872    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X9Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[24]/C
                         clock pessimism              0.564    80.436    
                         clock uncertainty           -0.111    80.326    
    SLICE_X9Y93          FDRE (Setup_fdre_C_CE)      -0.205    80.121    zose_i/driver_output_16_0/inst/out_pdata_reg[24]
  -------------------------------------------------------------------
                         required time                         80.121    
                         arrival time                          -1.299    
  -------------------------------------------------------------------
                         slack                                 78.821    

Slack (MET) :             78.821ns  (required time - arrival time)
  Source:                 zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.387ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.387ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.642ns (29.914%)  route 1.504ns (70.086%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.872 - 81.387 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.620    -0.847    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/Q
                         net (fo=38, routed)          0.905     0.576    zose_i/driver_output_16_0/inst/bclk_divider[0]
    SLICE_X6Y92          LUT5 (Prop_lut5_I0_O)        0.124     0.700 r  zose_i/driver_output_16_0/inst//i_/O
                         net (fo=32, routed)          0.599     1.299    zose_i/driver_output_16_0/inst/out_pdata
    SLICE_X9Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.387    81.387 r  
    E3                                                0.000    81.387 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.387    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.806 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.967    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.764 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.345    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.436 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.437    79.872    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X9Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[25]/C
                         clock pessimism              0.564    80.436    
                         clock uncertainty           -0.111    80.326    
    SLICE_X9Y93          FDRE (Setup_fdre_C_CE)      -0.205    80.121    zose_i/driver_output_16_0/inst/out_pdata_reg[25]
  -------------------------------------------------------------------
                         required time                         80.121    
                         arrival time                          -1.299    
  -------------------------------------------------------------------
                         slack                                 78.821    

Slack (MET) :             78.821ns  (required time - arrival time)
  Source:                 zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.387ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.387ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.642ns (29.914%)  route 1.504ns (70.086%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.872 - 81.387 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.620    -0.847    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/Q
                         net (fo=38, routed)          0.905     0.576    zose_i/driver_output_16_0/inst/bclk_divider[0]
    SLICE_X6Y92          LUT5 (Prop_lut5_I0_O)        0.124     0.700 r  zose_i/driver_output_16_0/inst//i_/O
                         net (fo=32, routed)          0.599     1.299    zose_i/driver_output_16_0/inst/out_pdata
    SLICE_X9Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.387    81.387 r  
    E3                                                0.000    81.387 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.387    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.806 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.967    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.764 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.345    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.436 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.437    79.872    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X9Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[26]/C
                         clock pessimism              0.564    80.436    
                         clock uncertainty           -0.111    80.326    
    SLICE_X9Y93          FDRE (Setup_fdre_C_CE)      -0.205    80.121    zose_i/driver_output_16_0/inst/out_pdata_reg[26]
  -------------------------------------------------------------------
                         required time                         80.121    
                         arrival time                          -1.299    
  -------------------------------------------------------------------
                         slack                                 78.821    

Slack (MET) :             78.839ns  (required time - arrival time)
  Source:                 zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.387ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.387ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.163ns  (logic 0.642ns (29.676%)  route 1.521ns (70.324%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 79.871 - 81.387 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.620    -0.847    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/Q
                         net (fo=38, routed)          0.905     0.576    zose_i/driver_output_16_0/inst/bclk_divider[0]
    SLICE_X6Y92          LUT5 (Prop_lut5_I0_O)        0.124     0.700 r  zose_i/driver_output_16_0/inst//i_/O
                         net (fo=32, routed)          0.616     1.316    zose_i/driver_output_16_0/inst/out_pdata
    SLICE_X8Y91          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.387    81.387 r  
    E3                                                0.000    81.387 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.387    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.806 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.967    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.764 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.345    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.436 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.436    79.871    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X8Y91          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[0]/C
                         clock pessimism              0.564    80.435    
                         clock uncertainty           -0.111    80.325    
    SLICE_X8Y91          FDRE (Setup_fdre_C_CE)      -0.169    80.156    zose_i/driver_output_16_0/inst/out_pdata_reg[0]
  -------------------------------------------------------------------
                         required time                         80.156    
                         arrival time                          -1.316    
  -------------------------------------------------------------------
                         slack                                 78.839    

Slack (MET) :             78.839ns  (required time - arrival time)
  Source:                 zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.387ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.387ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.163ns  (logic 0.642ns (29.676%)  route 1.521ns (70.324%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 79.871 - 81.387 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.620    -0.847    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/Q
                         net (fo=38, routed)          0.905     0.576    zose_i/driver_output_16_0/inst/bclk_divider[0]
    SLICE_X6Y92          LUT5 (Prop_lut5_I0_O)        0.124     0.700 r  zose_i/driver_output_16_0/inst//i_/O
                         net (fo=32, routed)          0.616     1.316    zose_i/driver_output_16_0/inst/out_pdata
    SLICE_X8Y91          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.387    81.387 r  
    E3                                                0.000    81.387 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.387    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.806 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.967    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.764 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.345    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.436 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.436    79.871    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X8Y91          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[17]/C
                         clock pessimism              0.564    80.435    
                         clock uncertainty           -0.111    80.325    
    SLICE_X8Y91          FDRE (Setup_fdre_C_CE)      -0.169    80.156    zose_i/driver_output_16_0/inst/out_pdata_reg[17]
  -------------------------------------------------------------------
                         required time                         80.156    
                         arrival time                          -1.316    
  -------------------------------------------------------------------
                         slack                                 78.839    

Slack (MET) :             78.839ns  (required time - arrival time)
  Source:                 zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.387ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.387ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.163ns  (logic 0.642ns (29.676%)  route 1.521ns (70.324%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 79.871 - 81.387 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.620    -0.847    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/Q
                         net (fo=38, routed)          0.905     0.576    zose_i/driver_output_16_0/inst/bclk_divider[0]
    SLICE_X6Y92          LUT5 (Prop_lut5_I0_O)        0.124     0.700 r  zose_i/driver_output_16_0/inst//i_/O
                         net (fo=32, routed)          0.616     1.316    zose_i/driver_output_16_0/inst/out_pdata
    SLICE_X8Y91          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.387    81.387 r  
    E3                                                0.000    81.387 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.387    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.806 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.967    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.764 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.345    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.436 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.436    79.871    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X8Y91          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[1]/C
                         clock pessimism              0.564    80.435    
                         clock uncertainty           -0.111    80.325    
    SLICE_X8Y91          FDRE (Setup_fdre_C_CE)      -0.169    80.156    zose_i/driver_output_16_0/inst/out_pdata_reg[1]
  -------------------------------------------------------------------
                         required time                         80.156    
                         arrival time                          -1.316    
  -------------------------------------------------------------------
                         slack                                 78.839    

Slack (MET) :             78.839ns  (required time - arrival time)
  Source:                 zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.387ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.387ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.163ns  (logic 0.642ns (29.676%)  route 1.521ns (70.324%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 79.871 - 81.387 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.620    -0.847    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/Q
                         net (fo=38, routed)          0.905     0.576    zose_i/driver_output_16_0/inst/bclk_divider[0]
    SLICE_X6Y92          LUT5 (Prop_lut5_I0_O)        0.124     0.700 r  zose_i/driver_output_16_0/inst//i_/O
                         net (fo=32, routed)          0.616     1.316    zose_i/driver_output_16_0/inst/out_pdata
    SLICE_X8Y91          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.387    81.387 r  
    E3                                                0.000    81.387 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.387    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.806 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.967    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.764 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.345    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.436 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.436    79.871    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X8Y91          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[2]/C
                         clock pessimism              0.564    80.435    
                         clock uncertainty           -0.111    80.325    
    SLICE_X8Y91          FDRE (Setup_fdre_C_CE)      -0.169    80.156    zose_i/driver_output_16_0/inst/out_pdata_reg[2]
  -------------------------------------------------------------------
                         required time                         80.156    
                         arrival time                          -1.316    
  -------------------------------------------------------------------
                         slack                                 78.839    

Slack (MET) :             78.840ns  (required time - arrival time)
  Source:                 zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.387ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.387ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.163ns  (logic 0.642ns (29.676%)  route 1.521ns (70.324%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.872 - 81.387 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.620    -0.847    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/Q
                         net (fo=38, routed)          0.905     0.576    zose_i/driver_output_16_0/inst/bclk_divider[0]
    SLICE_X6Y92          LUT5 (Prop_lut5_I0_O)        0.124     0.700 r  zose_i/driver_output_16_0/inst//i_/O
                         net (fo=32, routed)          0.616     1.316    zose_i/driver_output_16_0/inst/out_pdata
    SLICE_X8Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.387    81.387 r  
    E3                                                0.000    81.387 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.387    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.806 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.967    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.764 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.345    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.436 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.437    79.872    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X8Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[10]/C
                         clock pessimism              0.564    80.436    
                         clock uncertainty           -0.111    80.326    
    SLICE_X8Y93          FDRE (Setup_fdre_C_CE)      -0.169    80.157    zose_i/driver_output_16_0/inst/out_pdata_reg[10]
  -------------------------------------------------------------------
                         required time                         80.157    
                         arrival time                          -1.316    
  -------------------------------------------------------------------
                         slack                                 78.840    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 zose_i/driver_output_16_0/inst/out_pdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.589    -0.558    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X7Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  zose_i/driver_output_16_0/inst/out_pdata_reg[29]/Q
                         net (fo=1, routed)           0.089    -0.328    zose_i/driver_output_16_0/inst/out_pdata_reg_n_0_[29]
    SLICE_X6Y94          LUT5 (Prop_lut5_I0_O)        0.045    -0.283 r  zose_i/driver_output_16_0/inst/out_pdata[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    zose_i/driver_output_16_0/inst/out_pdata[30]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.860    -0.795    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[30]/C
                         clock pessimism              0.250    -0.545    
    SLICE_X6Y94          FDRE (Hold_fdre_C_D)         0.121    -0.424    zose_i/driver_output_16_0/inst/out_pdata_reg[30]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 zose_i/driver_output_16_0/inst/out_pdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.880%)  route 0.105ns (36.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.589    -0.558    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X7Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  zose_i/driver_output_16_0/inst/out_pdata_reg[27]/Q
                         net (fo=1, routed)           0.105    -0.312    zose_i/driver_output_16_0/inst/out_pdata_reg_n_0_[27]
    SLICE_X7Y94          LUT5 (Prop_lut5_I0_O)        0.045    -0.267 r  zose_i/driver_output_16_0/inst/out_pdata[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    zose_i/driver_output_16_0/inst/out_pdata[28]_i_1_n_0
    SLICE_X7Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.860    -0.795    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X7Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[28]/C
                         clock pessimism              0.253    -0.542    
    SLICE_X7Y94          FDRE (Hold_fdre_C_D)         0.092    -0.450    zose_i/driver_output_16_0/inst/out_pdata_reg[28]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 zose_i/driver_output_16_0/inst/out_pdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.589    -0.558    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X7Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  zose_i/driver_output_16_0/inst/out_pdata_reg[13]/Q
                         net (fo=1, routed)           0.140    -0.277    zose_i/driver_output_16_0/inst/out_pdata_reg_n_0_[13]
    SLICE_X6Y94          LUT5 (Prop_lut5_I0_O)        0.045    -0.232 r  zose_i/driver_output_16_0/inst/out_pdata[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    zose_i/driver_output_16_0/inst/out_pdata[14]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.860    -0.795    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[14]/C
                         clock pessimism              0.250    -0.545    
    SLICE_X6Y94          FDRE (Hold_fdre_C_D)         0.120    -0.425    zose_i/driver_output_16_0/inst/out_pdata_reg[14]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_16_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/clocker_0/inst/out_bclock_16_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.579    -0.568    zose_i/clocker_0/inst/mclock
    SLICE_X0Y76          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_16_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  zose_i/clocker_0/inst/bclk_divider_16_reg[1]/Q
                         net (fo=6, routed)           0.120    -0.307    zose_i/clocker_0/inst/bclk_divider_16[1]
    SLICE_X1Y76          LUT6 (Prop_lut6_I2_O)        0.045    -0.262 r  zose_i/clocker_0/inst/out_bclock_16_i_1/O
                         net (fo=1, routed)           0.000    -0.262    zose_i/clocker_0/inst/out_bclock_16_i_1_n_0
    SLICE_X1Y76          FDRE                                         r  zose_i/clocker_0/inst/out_bclock_16_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.846    -0.808    zose_i/clocker_0/inst/mclock
    SLICE_X1Y76          FDRE                                         r  zose_i/clocker_0/inst/out_bclock_16_reg/C
                         clock pessimism              0.253    -0.555    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.091    -0.464    zose_i/clocker_0/inst/out_bclock_16_reg
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 zose_i/driver_output_16_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.717%)  route 0.130ns (38.283%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.589    -0.558    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  zose_i/driver_output_16_0/inst/bclk_divider_reg[2]/Q
                         net (fo=36, routed)          0.130    -0.264    zose_i/driver_output_16_0/inst/bclk_divider[2]
    SLICE_X7Y93          LUT5 (Prop_lut5_I3_O)        0.045    -0.219 r  zose_i/driver_output_16_0/inst/out_pdata[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    zose_i/driver_output_16_0/inst/out_pdata[27]_i_1_n_0
    SLICE_X7Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.860    -0.795    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X7Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[27]/C
                         clock pessimism              0.250    -0.545    
    SLICE_X7Y93          FDRE (Hold_fdre_C_D)         0.092    -0.453    zose_i/driver_output_16_0/inst/out_pdata_reg[27]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 zose_i/driver_output_16_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.899%)  route 0.129ns (38.101%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.589    -0.558    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  zose_i/driver_output_16_0/inst/bclk_divider_reg[2]/Q
                         net (fo=36, routed)          0.129    -0.265    zose_i/driver_output_16_0/inst/bclk_divider[2]
    SLICE_X7Y93          LUT5 (Prop_lut5_I3_O)        0.045    -0.220 r  zose_i/driver_output_16_0/inst/out_pdata[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    zose_i/driver_output_16_0/inst/out_pdata[11]_i_1_n_0
    SLICE_X7Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.860    -0.795    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X7Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[11]/C
                         clock pessimism              0.250    -0.545    
    SLICE_X7Y93          FDRE (Hold_fdre_C_D)         0.091    -0.454    zose_i/driver_output_16_0/inst/out_pdata_reg[11]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 zose_i/driver_output_16_0/inst/out_pdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.726%)  route 0.166ns (44.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.561    -0.586    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X8Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  zose_i/driver_output_16_0/inst/out_pdata_reg[21]/Q
                         net (fo=1, routed)           0.166    -0.256    zose_i/driver_output_16_0/inst/out_pdata_reg_n_0_[21]
    SLICE_X8Y94          LUT5 (Prop_lut5_I0_O)        0.045    -0.211 r  zose_i/driver_output_16_0/inst/out_pdata[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    zose_i/driver_output_16_0/inst/out_pdata[22]_i_1_n_0
    SLICE_X8Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.831    -0.823    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X8Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[22]/C
                         clock pessimism              0.254    -0.569    
    SLICE_X8Y94          FDRE (Hold_fdre_C_D)         0.120    -0.449    zose_i/driver_output_16_0/inst/out_pdata_reg[22]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 zose_i/driver_output_16_0/inst/out_pdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.589    -0.558    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  zose_i/driver_output_16_0/inst/out_pdata_reg[14]/Q
                         net (fo=1, routed)           0.163    -0.231    zose_i/driver_output_16_0/inst/out_pdata_reg_n_0_[14]
    SLICE_X6Y94          LUT5 (Prop_lut5_I0_O)        0.045    -0.186 r  zose_i/driver_output_16_0/inst/out_pdata[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    zose_i/driver_output_16_0/inst/out_pdata[15]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.860    -0.795    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[15]/C
                         clock pessimism              0.237    -0.558    
    SLICE_X6Y94          FDRE (Hold_fdre_C_D)         0.121    -0.437    zose_i/driver_output_16_0/inst/out_pdata_reg[15]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 zose_i/driver_output_16_0/inst/out_pdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.561    -0.586    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X8Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  zose_i/driver_output_16_0/inst/out_pdata_reg[18]/Q
                         net (fo=1, routed)           0.163    -0.259    zose_i/driver_output_16_0/inst/out_pdata_reg_n_0_[18]
    SLICE_X8Y92          LUT5 (Prop_lut5_I0_O)        0.045    -0.214 r  zose_i/driver_output_16_0/inst/out_pdata[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    zose_i/driver_output_16_0/inst/out_pdata[19]_i_1_n_0
    SLICE_X8Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.831    -0.824    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X8Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[19]/C
                         clock pessimism              0.238    -0.586    
    SLICE_X8Y92          FDRE (Hold_fdre_C_D)         0.121    -0.465    zose_i/driver_output_16_0/inst/out_pdata_reg[19]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 zose_i/driver_output_16_0/inst/out_pdata_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.562    -0.585    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X8Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  zose_i/driver_output_16_0/inst/out_pdata_reg[22]/Q
                         net (fo=1, routed)           0.163    -0.258    zose_i/driver_output_16_0/inst/out_pdata_reg_n_0_[22]
    SLICE_X8Y94          LUT5 (Prop_lut5_I0_O)        0.045    -0.213 r  zose_i/driver_output_16_0/inst/out_pdata[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    zose_i/driver_output_16_0/inst/out_pdata[23]_i_1_n_0
    SLICE_X8Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.831    -0.823    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X8Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[23]/C
                         clock pessimism              0.238    -0.585    
    SLICE_X8Y94          FDRE (Hold_fdre_C_D)         0.121    -0.464    zose_i/driver_output_16_0/inst/out_pdata_reg[23]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_12288_zose_clk_wiz_0_0_1
Waveform(ns):       { 0.000 40.694 }
Period(ns):         81.387
Sources:            { zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         81.387      79.232     BUFGCTRL_X0Y16   zose_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         81.387      80.138     MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         81.387      80.387     SLICE_X8Y91      zose_i/driver_output_16_0/inst/out_pdata_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.387      80.387     SLICE_X8Y92      zose_i/driver_output_16_0/inst/out_pdata_reg[20]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.387      80.387     SLICE_X8Y92      zose_i/driver_output_16_0/inst/out_pdata_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.387      80.387     SLICE_X8Y94      zose_i/driver_output_16_0/inst/out_pdata_reg[22]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.387      80.387     SLICE_X8Y94      zose_i/driver_output_16_0/inst/out_pdata_reg[23]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.387      80.387     SLICE_X9Y93      zose_i/driver_output_16_0/inst/out_pdata_reg[24]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.387      80.387     SLICE_X9Y93      zose_i/driver_output_16_0/inst/out_pdata_reg[25]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.387      80.387     SLICE_X9Y93      zose_i/driver_output_16_0/inst/out_pdata_reg[26]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       81.387      131.973    MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.694      40.194     SLICE_X8Y91      zose_i/driver_output_16_0/inst/out_pdata_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.694      40.194     SLICE_X8Y92      zose_i/driver_output_16_0/inst/out_pdata_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.694      40.194     SLICE_X8Y92      zose_i/driver_output_16_0/inst/out_pdata_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.694      40.194     SLICE_X8Y94      zose_i/driver_output_16_0/inst/out_pdata_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.694      40.194     SLICE_X8Y94      zose_i/driver_output_16_0/inst/out_pdata_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.694      40.194     SLICE_X9Y93      zose_i/driver_output_16_0/inst/out_pdata_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.694      40.194     SLICE_X9Y93      zose_i/driver_output_16_0/inst/out_pdata_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.694      40.194     SLICE_X9Y93      zose_i/driver_output_16_0/inst/out_pdata_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.694      40.194     SLICE_X7Y93      zose_i/driver_output_16_0/inst/out_pdata_reg[27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.694      40.194     SLICE_X7Y93      zose_i/driver_output_16_0/inst/out_pdata_reg[27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.694      40.194     SLICE_X8Y94      zose_i/driver_output_16_0/inst/out_pdata_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.694      40.194     SLICE_X8Y94      zose_i/driver_output_16_0/inst/out_pdata_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.694      40.194     SLICE_X9Y93      zose_i/driver_output_16_0/inst/out_pdata_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.694      40.194     SLICE_X9Y93      zose_i/driver_output_16_0/inst/out_pdata_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.694      40.194     SLICE_X9Y93      zose_i/driver_output_16_0/inst/out_pdata_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.694      40.194     SLICE_X8Y93      zose_i/driver_output_16_0/inst/out_pdata_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.694      40.194     SLICE_X8Y94      zose_i/driver_output_16_0/inst/out_pdata_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.694      40.194     SLICE_X8Y94      zose_i/driver_output_16_0/inst/out_pdata_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.694      40.194     SLICE_X8Y93      zose_i/driver_output_16_0/inst/out_pdata_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.694      40.194     SLICE_X8Y93      zose_i/driver_output_16_0/inst/out_pdata_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_zose_clk_wiz_0_0_1
  To Clock:  clkfbout_zose_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_zose_clk_wiz_0_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   zose_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_12288_zose_clk_wiz_0_0
  To Clock:  clk_12288_zose_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       78.740ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.194ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.740ns  (required time - arrival time)
  Source:                 zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.387ns  (clk_12288_zose_clk_wiz_0_0 rise@81.387ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.642ns (29.014%)  route 1.571ns (70.986%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 79.871 - 81.387 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.620    -0.847    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/Q
                         net (fo=38, routed)          0.905     0.576    zose_i/driver_output_16_0/inst/bclk_divider[0]
    SLICE_X6Y92          LUT5 (Prop_lut5_I0_O)        0.124     0.700 r  zose_i/driver_output_16_0/inst//i_/O
                         net (fo=32, routed)          0.666     1.366    zose_i/driver_output_16_0/inst/out_pdata
    SLICE_X9Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.387    81.387 r  
    E3                                                0.000    81.387 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.387    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.806 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.967    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.764 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.345    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.436 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.436    79.871    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X9Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[3]/C
                         clock pessimism              0.564    80.435    
                         clock uncertainty           -0.124    80.311    
    SLICE_X9Y92          FDRE (Setup_fdre_C_CE)      -0.205    80.106    zose_i/driver_output_16_0/inst/out_pdata_reg[3]
  -------------------------------------------------------------------
                         required time                         80.106    
                         arrival time                          -1.366    
  -------------------------------------------------------------------
                         slack                                 78.740    

Slack (MET) :             78.740ns  (required time - arrival time)
  Source:                 zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.387ns  (clk_12288_zose_clk_wiz_0_0 rise@81.387ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.642ns (29.014%)  route 1.571ns (70.986%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 79.871 - 81.387 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.620    -0.847    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/Q
                         net (fo=38, routed)          0.905     0.576    zose_i/driver_output_16_0/inst/bclk_divider[0]
    SLICE_X6Y92          LUT5 (Prop_lut5_I0_O)        0.124     0.700 r  zose_i/driver_output_16_0/inst//i_/O
                         net (fo=32, routed)          0.666     1.366    zose_i/driver_output_16_0/inst/out_pdata
    SLICE_X9Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.387    81.387 r  
    E3                                                0.000    81.387 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.387    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.806 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.967    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.764 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.345    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.436 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.436    79.871    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X9Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[4]/C
                         clock pessimism              0.564    80.435    
                         clock uncertainty           -0.124    80.311    
    SLICE_X9Y92          FDRE (Setup_fdre_C_CE)      -0.205    80.106    zose_i/driver_output_16_0/inst/out_pdata_reg[4]
  -------------------------------------------------------------------
                         required time                         80.106    
                         arrival time                          -1.366    
  -------------------------------------------------------------------
                         slack                                 78.740    

Slack (MET) :             78.808ns  (required time - arrival time)
  Source:                 zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.387ns  (clk_12288_zose_clk_wiz_0_0 rise@81.387ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.642ns (29.914%)  route 1.504ns (70.086%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.872 - 81.387 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.620    -0.847    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/Q
                         net (fo=38, routed)          0.905     0.576    zose_i/driver_output_16_0/inst/bclk_divider[0]
    SLICE_X6Y92          LUT5 (Prop_lut5_I0_O)        0.124     0.700 r  zose_i/driver_output_16_0/inst//i_/O
                         net (fo=32, routed)          0.599     1.299    zose_i/driver_output_16_0/inst/out_pdata
    SLICE_X9Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.387    81.387 r  
    E3                                                0.000    81.387 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.387    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.806 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.967    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.764 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.345    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.436 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.437    79.872    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X9Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[24]/C
                         clock pessimism              0.564    80.436    
                         clock uncertainty           -0.124    80.312    
    SLICE_X9Y93          FDRE (Setup_fdre_C_CE)      -0.205    80.107    zose_i/driver_output_16_0/inst/out_pdata_reg[24]
  -------------------------------------------------------------------
                         required time                         80.107    
                         arrival time                          -1.299    
  -------------------------------------------------------------------
                         slack                                 78.808    

Slack (MET) :             78.808ns  (required time - arrival time)
  Source:                 zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.387ns  (clk_12288_zose_clk_wiz_0_0 rise@81.387ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.642ns (29.914%)  route 1.504ns (70.086%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.872 - 81.387 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.620    -0.847    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/Q
                         net (fo=38, routed)          0.905     0.576    zose_i/driver_output_16_0/inst/bclk_divider[0]
    SLICE_X6Y92          LUT5 (Prop_lut5_I0_O)        0.124     0.700 r  zose_i/driver_output_16_0/inst//i_/O
                         net (fo=32, routed)          0.599     1.299    zose_i/driver_output_16_0/inst/out_pdata
    SLICE_X9Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.387    81.387 r  
    E3                                                0.000    81.387 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.387    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.806 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.967    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.764 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.345    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.436 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.437    79.872    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X9Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[25]/C
                         clock pessimism              0.564    80.436    
                         clock uncertainty           -0.124    80.312    
    SLICE_X9Y93          FDRE (Setup_fdre_C_CE)      -0.205    80.107    zose_i/driver_output_16_0/inst/out_pdata_reg[25]
  -------------------------------------------------------------------
                         required time                         80.107    
                         arrival time                          -1.299    
  -------------------------------------------------------------------
                         slack                                 78.808    

Slack (MET) :             78.808ns  (required time - arrival time)
  Source:                 zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.387ns  (clk_12288_zose_clk_wiz_0_0 rise@81.387ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.642ns (29.914%)  route 1.504ns (70.086%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.872 - 81.387 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.620    -0.847    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/Q
                         net (fo=38, routed)          0.905     0.576    zose_i/driver_output_16_0/inst/bclk_divider[0]
    SLICE_X6Y92          LUT5 (Prop_lut5_I0_O)        0.124     0.700 r  zose_i/driver_output_16_0/inst//i_/O
                         net (fo=32, routed)          0.599     1.299    zose_i/driver_output_16_0/inst/out_pdata
    SLICE_X9Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.387    81.387 r  
    E3                                                0.000    81.387 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.387    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.806 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.967    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.764 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.345    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.436 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.437    79.872    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X9Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[26]/C
                         clock pessimism              0.564    80.436    
                         clock uncertainty           -0.124    80.312    
    SLICE_X9Y93          FDRE (Setup_fdre_C_CE)      -0.205    80.107    zose_i/driver_output_16_0/inst/out_pdata_reg[26]
  -------------------------------------------------------------------
                         required time                         80.107    
                         arrival time                          -1.299    
  -------------------------------------------------------------------
                         slack                                 78.808    

Slack (MET) :             78.826ns  (required time - arrival time)
  Source:                 zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.387ns  (clk_12288_zose_clk_wiz_0_0 rise@81.387ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.163ns  (logic 0.642ns (29.676%)  route 1.521ns (70.324%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 79.871 - 81.387 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.620    -0.847    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/Q
                         net (fo=38, routed)          0.905     0.576    zose_i/driver_output_16_0/inst/bclk_divider[0]
    SLICE_X6Y92          LUT5 (Prop_lut5_I0_O)        0.124     0.700 r  zose_i/driver_output_16_0/inst//i_/O
                         net (fo=32, routed)          0.616     1.316    zose_i/driver_output_16_0/inst/out_pdata
    SLICE_X8Y91          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.387    81.387 r  
    E3                                                0.000    81.387 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.387    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.806 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.967    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.764 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.345    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.436 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.436    79.871    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X8Y91          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[0]/C
                         clock pessimism              0.564    80.435    
                         clock uncertainty           -0.124    80.311    
    SLICE_X8Y91          FDRE (Setup_fdre_C_CE)      -0.169    80.142    zose_i/driver_output_16_0/inst/out_pdata_reg[0]
  -------------------------------------------------------------------
                         required time                         80.142    
                         arrival time                          -1.316    
  -------------------------------------------------------------------
                         slack                                 78.826    

Slack (MET) :             78.826ns  (required time - arrival time)
  Source:                 zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.387ns  (clk_12288_zose_clk_wiz_0_0 rise@81.387ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.163ns  (logic 0.642ns (29.676%)  route 1.521ns (70.324%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 79.871 - 81.387 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.620    -0.847    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/Q
                         net (fo=38, routed)          0.905     0.576    zose_i/driver_output_16_0/inst/bclk_divider[0]
    SLICE_X6Y92          LUT5 (Prop_lut5_I0_O)        0.124     0.700 r  zose_i/driver_output_16_0/inst//i_/O
                         net (fo=32, routed)          0.616     1.316    zose_i/driver_output_16_0/inst/out_pdata
    SLICE_X8Y91          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.387    81.387 r  
    E3                                                0.000    81.387 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.387    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.806 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.967    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.764 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.345    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.436 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.436    79.871    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X8Y91          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[17]/C
                         clock pessimism              0.564    80.435    
                         clock uncertainty           -0.124    80.311    
    SLICE_X8Y91          FDRE (Setup_fdre_C_CE)      -0.169    80.142    zose_i/driver_output_16_0/inst/out_pdata_reg[17]
  -------------------------------------------------------------------
                         required time                         80.142    
                         arrival time                          -1.316    
  -------------------------------------------------------------------
                         slack                                 78.826    

Slack (MET) :             78.826ns  (required time - arrival time)
  Source:                 zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.387ns  (clk_12288_zose_clk_wiz_0_0 rise@81.387ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.163ns  (logic 0.642ns (29.676%)  route 1.521ns (70.324%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 79.871 - 81.387 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.620    -0.847    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/Q
                         net (fo=38, routed)          0.905     0.576    zose_i/driver_output_16_0/inst/bclk_divider[0]
    SLICE_X6Y92          LUT5 (Prop_lut5_I0_O)        0.124     0.700 r  zose_i/driver_output_16_0/inst//i_/O
                         net (fo=32, routed)          0.616     1.316    zose_i/driver_output_16_0/inst/out_pdata
    SLICE_X8Y91          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.387    81.387 r  
    E3                                                0.000    81.387 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.387    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.806 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.967    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.764 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.345    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.436 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.436    79.871    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X8Y91          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[1]/C
                         clock pessimism              0.564    80.435    
                         clock uncertainty           -0.124    80.311    
    SLICE_X8Y91          FDRE (Setup_fdre_C_CE)      -0.169    80.142    zose_i/driver_output_16_0/inst/out_pdata_reg[1]
  -------------------------------------------------------------------
                         required time                         80.142    
                         arrival time                          -1.316    
  -------------------------------------------------------------------
                         slack                                 78.826    

Slack (MET) :             78.826ns  (required time - arrival time)
  Source:                 zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.387ns  (clk_12288_zose_clk_wiz_0_0 rise@81.387ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.163ns  (logic 0.642ns (29.676%)  route 1.521ns (70.324%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 79.871 - 81.387 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.620    -0.847    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/Q
                         net (fo=38, routed)          0.905     0.576    zose_i/driver_output_16_0/inst/bclk_divider[0]
    SLICE_X6Y92          LUT5 (Prop_lut5_I0_O)        0.124     0.700 r  zose_i/driver_output_16_0/inst//i_/O
                         net (fo=32, routed)          0.616     1.316    zose_i/driver_output_16_0/inst/out_pdata
    SLICE_X8Y91          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.387    81.387 r  
    E3                                                0.000    81.387 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.387    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.806 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.967    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.764 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.345    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.436 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.436    79.871    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X8Y91          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[2]/C
                         clock pessimism              0.564    80.435    
                         clock uncertainty           -0.124    80.311    
    SLICE_X8Y91          FDRE (Setup_fdre_C_CE)      -0.169    80.142    zose_i/driver_output_16_0/inst/out_pdata_reg[2]
  -------------------------------------------------------------------
                         required time                         80.142    
                         arrival time                          -1.316    
  -------------------------------------------------------------------
                         slack                                 78.826    

Slack (MET) :             78.827ns  (required time - arrival time)
  Source:                 zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.387ns  (clk_12288_zose_clk_wiz_0_0 rise@81.387ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.163ns  (logic 0.642ns (29.676%)  route 1.521ns (70.324%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.872 - 81.387 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.620    -0.847    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/Q
                         net (fo=38, routed)          0.905     0.576    zose_i/driver_output_16_0/inst/bclk_divider[0]
    SLICE_X6Y92          LUT5 (Prop_lut5_I0_O)        0.124     0.700 r  zose_i/driver_output_16_0/inst//i_/O
                         net (fo=32, routed)          0.616     1.316    zose_i/driver_output_16_0/inst/out_pdata
    SLICE_X8Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.387    81.387 r  
    E3                                                0.000    81.387 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.387    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.806 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.967    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.764 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.345    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.436 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.437    79.872    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X8Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[10]/C
                         clock pessimism              0.564    80.436    
                         clock uncertainty           -0.124    80.312    
    SLICE_X8Y93          FDRE (Setup_fdre_C_CE)      -0.169    80.143    zose_i/driver_output_16_0/inst/out_pdata_reg[10]
  -------------------------------------------------------------------
                         required time                         80.143    
                         arrival time                          -1.316    
  -------------------------------------------------------------------
                         slack                                 78.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 zose_i/driver_output_16_0/inst/out_pdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.589    -0.558    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X7Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  zose_i/driver_output_16_0/inst/out_pdata_reg[29]/Q
                         net (fo=1, routed)           0.089    -0.328    zose_i/driver_output_16_0/inst/out_pdata_reg_n_0_[29]
    SLICE_X6Y94          LUT5 (Prop_lut5_I0_O)        0.045    -0.283 r  zose_i/driver_output_16_0/inst/out_pdata[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    zose_i/driver_output_16_0/inst/out_pdata[30]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.860    -0.795    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[30]/C
                         clock pessimism              0.250    -0.545    
    SLICE_X6Y94          FDRE (Hold_fdre_C_D)         0.121    -0.424    zose_i/driver_output_16_0/inst/out_pdata_reg[30]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 zose_i/driver_output_16_0/inst/out_pdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.880%)  route 0.105ns (36.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.589    -0.558    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X7Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  zose_i/driver_output_16_0/inst/out_pdata_reg[27]/Q
                         net (fo=1, routed)           0.105    -0.312    zose_i/driver_output_16_0/inst/out_pdata_reg_n_0_[27]
    SLICE_X7Y94          LUT5 (Prop_lut5_I0_O)        0.045    -0.267 r  zose_i/driver_output_16_0/inst/out_pdata[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    zose_i/driver_output_16_0/inst/out_pdata[28]_i_1_n_0
    SLICE_X7Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.860    -0.795    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X7Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[28]/C
                         clock pessimism              0.253    -0.542    
    SLICE_X7Y94          FDRE (Hold_fdre_C_D)         0.092    -0.450    zose_i/driver_output_16_0/inst/out_pdata_reg[28]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 zose_i/driver_output_16_0/inst/out_pdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.589    -0.558    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X7Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  zose_i/driver_output_16_0/inst/out_pdata_reg[13]/Q
                         net (fo=1, routed)           0.140    -0.277    zose_i/driver_output_16_0/inst/out_pdata_reg_n_0_[13]
    SLICE_X6Y94          LUT5 (Prop_lut5_I0_O)        0.045    -0.232 r  zose_i/driver_output_16_0/inst/out_pdata[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    zose_i/driver_output_16_0/inst/out_pdata[14]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.860    -0.795    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[14]/C
                         clock pessimism              0.250    -0.545    
    SLICE_X6Y94          FDRE (Hold_fdre_C_D)         0.120    -0.425    zose_i/driver_output_16_0/inst/out_pdata_reg[14]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_16_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/clocker_0/inst/out_bclock_16_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.579    -0.568    zose_i/clocker_0/inst/mclock
    SLICE_X0Y76          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_16_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  zose_i/clocker_0/inst/bclk_divider_16_reg[1]/Q
                         net (fo=6, routed)           0.120    -0.307    zose_i/clocker_0/inst/bclk_divider_16[1]
    SLICE_X1Y76          LUT6 (Prop_lut6_I2_O)        0.045    -0.262 r  zose_i/clocker_0/inst/out_bclock_16_i_1/O
                         net (fo=1, routed)           0.000    -0.262    zose_i/clocker_0/inst/out_bclock_16_i_1_n_0
    SLICE_X1Y76          FDRE                                         r  zose_i/clocker_0/inst/out_bclock_16_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.846    -0.808    zose_i/clocker_0/inst/mclock
    SLICE_X1Y76          FDRE                                         r  zose_i/clocker_0/inst/out_bclock_16_reg/C
                         clock pessimism              0.253    -0.555    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.091    -0.464    zose_i/clocker_0/inst/out_bclock_16_reg
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 zose_i/driver_output_16_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.717%)  route 0.130ns (38.283%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.589    -0.558    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  zose_i/driver_output_16_0/inst/bclk_divider_reg[2]/Q
                         net (fo=36, routed)          0.130    -0.264    zose_i/driver_output_16_0/inst/bclk_divider[2]
    SLICE_X7Y93          LUT5 (Prop_lut5_I3_O)        0.045    -0.219 r  zose_i/driver_output_16_0/inst/out_pdata[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    zose_i/driver_output_16_0/inst/out_pdata[27]_i_1_n_0
    SLICE_X7Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.860    -0.795    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X7Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[27]/C
                         clock pessimism              0.250    -0.545    
    SLICE_X7Y93          FDRE (Hold_fdre_C_D)         0.092    -0.453    zose_i/driver_output_16_0/inst/out_pdata_reg[27]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 zose_i/driver_output_16_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.899%)  route 0.129ns (38.101%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.589    -0.558    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  zose_i/driver_output_16_0/inst/bclk_divider_reg[2]/Q
                         net (fo=36, routed)          0.129    -0.265    zose_i/driver_output_16_0/inst/bclk_divider[2]
    SLICE_X7Y93          LUT5 (Prop_lut5_I3_O)        0.045    -0.220 r  zose_i/driver_output_16_0/inst/out_pdata[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    zose_i/driver_output_16_0/inst/out_pdata[11]_i_1_n_0
    SLICE_X7Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.860    -0.795    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X7Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[11]/C
                         clock pessimism              0.250    -0.545    
    SLICE_X7Y93          FDRE (Hold_fdre_C_D)         0.091    -0.454    zose_i/driver_output_16_0/inst/out_pdata_reg[11]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 zose_i/driver_output_16_0/inst/out_pdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.726%)  route 0.166ns (44.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.561    -0.586    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X8Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  zose_i/driver_output_16_0/inst/out_pdata_reg[21]/Q
                         net (fo=1, routed)           0.166    -0.256    zose_i/driver_output_16_0/inst/out_pdata_reg_n_0_[21]
    SLICE_X8Y94          LUT5 (Prop_lut5_I0_O)        0.045    -0.211 r  zose_i/driver_output_16_0/inst/out_pdata[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    zose_i/driver_output_16_0/inst/out_pdata[22]_i_1_n_0
    SLICE_X8Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.831    -0.823    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X8Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[22]/C
                         clock pessimism              0.254    -0.569    
    SLICE_X8Y94          FDRE (Hold_fdre_C_D)         0.120    -0.449    zose_i/driver_output_16_0/inst/out_pdata_reg[22]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 zose_i/driver_output_16_0/inst/out_pdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.589    -0.558    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  zose_i/driver_output_16_0/inst/out_pdata_reg[14]/Q
                         net (fo=1, routed)           0.163    -0.231    zose_i/driver_output_16_0/inst/out_pdata_reg_n_0_[14]
    SLICE_X6Y94          LUT5 (Prop_lut5_I0_O)        0.045    -0.186 r  zose_i/driver_output_16_0/inst/out_pdata[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    zose_i/driver_output_16_0/inst/out_pdata[15]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.860    -0.795    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[15]/C
                         clock pessimism              0.237    -0.558    
    SLICE_X6Y94          FDRE (Hold_fdre_C_D)         0.121    -0.437    zose_i/driver_output_16_0/inst/out_pdata_reg[15]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 zose_i/driver_output_16_0/inst/out_pdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.561    -0.586    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X8Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  zose_i/driver_output_16_0/inst/out_pdata_reg[18]/Q
                         net (fo=1, routed)           0.163    -0.259    zose_i/driver_output_16_0/inst/out_pdata_reg_n_0_[18]
    SLICE_X8Y92          LUT5 (Prop_lut5_I0_O)        0.045    -0.214 r  zose_i/driver_output_16_0/inst/out_pdata[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    zose_i/driver_output_16_0/inst/out_pdata[19]_i_1_n_0
    SLICE_X8Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.831    -0.824    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X8Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[19]/C
                         clock pessimism              0.238    -0.586    
    SLICE_X8Y92          FDRE (Hold_fdre_C_D)         0.121    -0.465    zose_i/driver_output_16_0/inst/out_pdata_reg[19]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 zose_i/driver_output_16_0/inst/out_pdata_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.562    -0.585    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X8Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  zose_i/driver_output_16_0/inst/out_pdata_reg[22]/Q
                         net (fo=1, routed)           0.163    -0.258    zose_i/driver_output_16_0/inst/out_pdata_reg_n_0_[22]
    SLICE_X8Y94          LUT5 (Prop_lut5_I0_O)        0.045    -0.213 r  zose_i/driver_output_16_0/inst/out_pdata[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    zose_i/driver_output_16_0/inst/out_pdata[23]_i_1_n_0
    SLICE_X8Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.831    -0.823    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X8Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[23]/C
                         clock pessimism              0.238    -0.585    
    SLICE_X8Y94          FDRE (Hold_fdre_C_D)         0.121    -0.464    zose_i/driver_output_16_0/inst/out_pdata_reg[23]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_12288_zose_clk_wiz_0_0
Waveform(ns):       { 0.000 40.694 }
Period(ns):         81.387
Sources:            { zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         81.387      79.232     BUFGCTRL_X0Y16   zose_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         81.387      80.138     MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         81.387      80.387     SLICE_X8Y91      zose_i/driver_output_16_0/inst/out_pdata_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.387      80.387     SLICE_X8Y92      zose_i/driver_output_16_0/inst/out_pdata_reg[20]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.387      80.387     SLICE_X8Y92      zose_i/driver_output_16_0/inst/out_pdata_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.387      80.387     SLICE_X8Y94      zose_i/driver_output_16_0/inst/out_pdata_reg[22]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.387      80.387     SLICE_X8Y94      zose_i/driver_output_16_0/inst/out_pdata_reg[23]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.387      80.387     SLICE_X9Y93      zose_i/driver_output_16_0/inst/out_pdata_reg[24]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.387      80.387     SLICE_X9Y93      zose_i/driver_output_16_0/inst/out_pdata_reg[25]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.387      80.387     SLICE_X9Y93      zose_i/driver_output_16_0/inst/out_pdata_reg[26]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       81.387      131.973    MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.694      40.194     SLICE_X8Y91      zose_i/driver_output_16_0/inst/out_pdata_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.694      40.194     SLICE_X8Y92      zose_i/driver_output_16_0/inst/out_pdata_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.694      40.194     SLICE_X8Y92      zose_i/driver_output_16_0/inst/out_pdata_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.694      40.194     SLICE_X8Y94      zose_i/driver_output_16_0/inst/out_pdata_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.694      40.194     SLICE_X8Y94      zose_i/driver_output_16_0/inst/out_pdata_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.694      40.194     SLICE_X9Y93      zose_i/driver_output_16_0/inst/out_pdata_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.694      40.194     SLICE_X9Y93      zose_i/driver_output_16_0/inst/out_pdata_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.694      40.194     SLICE_X9Y93      zose_i/driver_output_16_0/inst/out_pdata_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.694      40.194     SLICE_X7Y93      zose_i/driver_output_16_0/inst/out_pdata_reg[27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.694      40.194     SLICE_X7Y93      zose_i/driver_output_16_0/inst/out_pdata_reg[27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.694      40.194     SLICE_X8Y94      zose_i/driver_output_16_0/inst/out_pdata_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.694      40.194     SLICE_X8Y94      zose_i/driver_output_16_0/inst/out_pdata_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.694      40.194     SLICE_X9Y93      zose_i/driver_output_16_0/inst/out_pdata_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.694      40.194     SLICE_X9Y93      zose_i/driver_output_16_0/inst/out_pdata_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.694      40.194     SLICE_X9Y93      zose_i/driver_output_16_0/inst/out_pdata_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.694      40.194     SLICE_X8Y93      zose_i/driver_output_16_0/inst/out_pdata_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.694      40.194     SLICE_X8Y94      zose_i/driver_output_16_0/inst/out_pdata_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.694      40.194     SLICE_X8Y94      zose_i/driver_output_16_0/inst/out_pdata_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.694      40.194     SLICE_X8Y93      zose_i/driver_output_16_0/inst/out_pdata_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.694      40.194     SLICE_X8Y93      zose_i/driver_output_16_0/inst/out_pdata_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_zose_clk_wiz_0_0
  To Clock:  clkfbout_zose_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_zose_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   zose_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_12288_zose_clk_wiz_0_0
  To Clock:  clk_12288_zose_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       78.740ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.740ns  (required time - arrival time)
  Source:                 zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.387ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.387ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.642ns (29.014%)  route 1.571ns (70.986%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 79.871 - 81.387 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.620    -0.847    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/Q
                         net (fo=38, routed)          0.905     0.576    zose_i/driver_output_16_0/inst/bclk_divider[0]
    SLICE_X6Y92          LUT5 (Prop_lut5_I0_O)        0.124     0.700 r  zose_i/driver_output_16_0/inst//i_/O
                         net (fo=32, routed)          0.666     1.366    zose_i/driver_output_16_0/inst/out_pdata
    SLICE_X9Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.387    81.387 r  
    E3                                                0.000    81.387 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.387    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.806 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.967    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.764 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.345    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.436 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.436    79.871    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X9Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[3]/C
                         clock pessimism              0.564    80.435    
                         clock uncertainty           -0.124    80.311    
    SLICE_X9Y92          FDRE (Setup_fdre_C_CE)      -0.205    80.106    zose_i/driver_output_16_0/inst/out_pdata_reg[3]
  -------------------------------------------------------------------
                         required time                         80.106    
                         arrival time                          -1.366    
  -------------------------------------------------------------------
                         slack                                 78.740    

Slack (MET) :             78.740ns  (required time - arrival time)
  Source:                 zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.387ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.387ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.642ns (29.014%)  route 1.571ns (70.986%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 79.871 - 81.387 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.620    -0.847    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/Q
                         net (fo=38, routed)          0.905     0.576    zose_i/driver_output_16_0/inst/bclk_divider[0]
    SLICE_X6Y92          LUT5 (Prop_lut5_I0_O)        0.124     0.700 r  zose_i/driver_output_16_0/inst//i_/O
                         net (fo=32, routed)          0.666     1.366    zose_i/driver_output_16_0/inst/out_pdata
    SLICE_X9Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.387    81.387 r  
    E3                                                0.000    81.387 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.387    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.806 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.967    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.764 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.345    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.436 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.436    79.871    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X9Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[4]/C
                         clock pessimism              0.564    80.435    
                         clock uncertainty           -0.124    80.311    
    SLICE_X9Y92          FDRE (Setup_fdre_C_CE)      -0.205    80.106    zose_i/driver_output_16_0/inst/out_pdata_reg[4]
  -------------------------------------------------------------------
                         required time                         80.106    
                         arrival time                          -1.366    
  -------------------------------------------------------------------
                         slack                                 78.740    

Slack (MET) :             78.808ns  (required time - arrival time)
  Source:                 zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.387ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.387ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.642ns (29.914%)  route 1.504ns (70.086%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.872 - 81.387 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.620    -0.847    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/Q
                         net (fo=38, routed)          0.905     0.576    zose_i/driver_output_16_0/inst/bclk_divider[0]
    SLICE_X6Y92          LUT5 (Prop_lut5_I0_O)        0.124     0.700 r  zose_i/driver_output_16_0/inst//i_/O
                         net (fo=32, routed)          0.599     1.299    zose_i/driver_output_16_0/inst/out_pdata
    SLICE_X9Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.387    81.387 r  
    E3                                                0.000    81.387 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.387    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.806 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.967    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.764 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.345    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.436 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.437    79.872    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X9Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[24]/C
                         clock pessimism              0.564    80.436    
                         clock uncertainty           -0.124    80.312    
    SLICE_X9Y93          FDRE (Setup_fdre_C_CE)      -0.205    80.107    zose_i/driver_output_16_0/inst/out_pdata_reg[24]
  -------------------------------------------------------------------
                         required time                         80.107    
                         arrival time                          -1.299    
  -------------------------------------------------------------------
                         slack                                 78.808    

Slack (MET) :             78.808ns  (required time - arrival time)
  Source:                 zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.387ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.387ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.642ns (29.914%)  route 1.504ns (70.086%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.872 - 81.387 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.620    -0.847    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/Q
                         net (fo=38, routed)          0.905     0.576    zose_i/driver_output_16_0/inst/bclk_divider[0]
    SLICE_X6Y92          LUT5 (Prop_lut5_I0_O)        0.124     0.700 r  zose_i/driver_output_16_0/inst//i_/O
                         net (fo=32, routed)          0.599     1.299    zose_i/driver_output_16_0/inst/out_pdata
    SLICE_X9Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.387    81.387 r  
    E3                                                0.000    81.387 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.387    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.806 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.967    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.764 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.345    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.436 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.437    79.872    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X9Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[25]/C
                         clock pessimism              0.564    80.436    
                         clock uncertainty           -0.124    80.312    
    SLICE_X9Y93          FDRE (Setup_fdre_C_CE)      -0.205    80.107    zose_i/driver_output_16_0/inst/out_pdata_reg[25]
  -------------------------------------------------------------------
                         required time                         80.107    
                         arrival time                          -1.299    
  -------------------------------------------------------------------
                         slack                                 78.808    

Slack (MET) :             78.808ns  (required time - arrival time)
  Source:                 zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.387ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.387ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.642ns (29.914%)  route 1.504ns (70.086%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.872 - 81.387 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.620    -0.847    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/Q
                         net (fo=38, routed)          0.905     0.576    zose_i/driver_output_16_0/inst/bclk_divider[0]
    SLICE_X6Y92          LUT5 (Prop_lut5_I0_O)        0.124     0.700 r  zose_i/driver_output_16_0/inst//i_/O
                         net (fo=32, routed)          0.599     1.299    zose_i/driver_output_16_0/inst/out_pdata
    SLICE_X9Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.387    81.387 r  
    E3                                                0.000    81.387 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.387    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.806 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.967    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.764 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.345    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.436 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.437    79.872    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X9Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[26]/C
                         clock pessimism              0.564    80.436    
                         clock uncertainty           -0.124    80.312    
    SLICE_X9Y93          FDRE (Setup_fdre_C_CE)      -0.205    80.107    zose_i/driver_output_16_0/inst/out_pdata_reg[26]
  -------------------------------------------------------------------
                         required time                         80.107    
                         arrival time                          -1.299    
  -------------------------------------------------------------------
                         slack                                 78.808    

Slack (MET) :             78.826ns  (required time - arrival time)
  Source:                 zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.387ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.387ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.163ns  (logic 0.642ns (29.676%)  route 1.521ns (70.324%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 79.871 - 81.387 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.620    -0.847    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/Q
                         net (fo=38, routed)          0.905     0.576    zose_i/driver_output_16_0/inst/bclk_divider[0]
    SLICE_X6Y92          LUT5 (Prop_lut5_I0_O)        0.124     0.700 r  zose_i/driver_output_16_0/inst//i_/O
                         net (fo=32, routed)          0.616     1.316    zose_i/driver_output_16_0/inst/out_pdata
    SLICE_X8Y91          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.387    81.387 r  
    E3                                                0.000    81.387 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.387    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.806 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.967    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.764 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.345    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.436 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.436    79.871    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X8Y91          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[0]/C
                         clock pessimism              0.564    80.435    
                         clock uncertainty           -0.124    80.311    
    SLICE_X8Y91          FDRE (Setup_fdre_C_CE)      -0.169    80.142    zose_i/driver_output_16_0/inst/out_pdata_reg[0]
  -------------------------------------------------------------------
                         required time                         80.142    
                         arrival time                          -1.316    
  -------------------------------------------------------------------
                         slack                                 78.826    

Slack (MET) :             78.826ns  (required time - arrival time)
  Source:                 zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.387ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.387ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.163ns  (logic 0.642ns (29.676%)  route 1.521ns (70.324%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 79.871 - 81.387 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.620    -0.847    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/Q
                         net (fo=38, routed)          0.905     0.576    zose_i/driver_output_16_0/inst/bclk_divider[0]
    SLICE_X6Y92          LUT5 (Prop_lut5_I0_O)        0.124     0.700 r  zose_i/driver_output_16_0/inst//i_/O
                         net (fo=32, routed)          0.616     1.316    zose_i/driver_output_16_0/inst/out_pdata
    SLICE_X8Y91          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.387    81.387 r  
    E3                                                0.000    81.387 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.387    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.806 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.967    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.764 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.345    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.436 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.436    79.871    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X8Y91          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[17]/C
                         clock pessimism              0.564    80.435    
                         clock uncertainty           -0.124    80.311    
    SLICE_X8Y91          FDRE (Setup_fdre_C_CE)      -0.169    80.142    zose_i/driver_output_16_0/inst/out_pdata_reg[17]
  -------------------------------------------------------------------
                         required time                         80.142    
                         arrival time                          -1.316    
  -------------------------------------------------------------------
                         slack                                 78.826    

Slack (MET) :             78.826ns  (required time - arrival time)
  Source:                 zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.387ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.387ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.163ns  (logic 0.642ns (29.676%)  route 1.521ns (70.324%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 79.871 - 81.387 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.620    -0.847    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/Q
                         net (fo=38, routed)          0.905     0.576    zose_i/driver_output_16_0/inst/bclk_divider[0]
    SLICE_X6Y92          LUT5 (Prop_lut5_I0_O)        0.124     0.700 r  zose_i/driver_output_16_0/inst//i_/O
                         net (fo=32, routed)          0.616     1.316    zose_i/driver_output_16_0/inst/out_pdata
    SLICE_X8Y91          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.387    81.387 r  
    E3                                                0.000    81.387 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.387    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.806 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.967    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.764 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.345    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.436 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.436    79.871    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X8Y91          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[1]/C
                         clock pessimism              0.564    80.435    
                         clock uncertainty           -0.124    80.311    
    SLICE_X8Y91          FDRE (Setup_fdre_C_CE)      -0.169    80.142    zose_i/driver_output_16_0/inst/out_pdata_reg[1]
  -------------------------------------------------------------------
                         required time                         80.142    
                         arrival time                          -1.316    
  -------------------------------------------------------------------
                         slack                                 78.826    

Slack (MET) :             78.826ns  (required time - arrival time)
  Source:                 zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.387ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.387ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.163ns  (logic 0.642ns (29.676%)  route 1.521ns (70.324%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 79.871 - 81.387 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.620    -0.847    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/Q
                         net (fo=38, routed)          0.905     0.576    zose_i/driver_output_16_0/inst/bclk_divider[0]
    SLICE_X6Y92          LUT5 (Prop_lut5_I0_O)        0.124     0.700 r  zose_i/driver_output_16_0/inst//i_/O
                         net (fo=32, routed)          0.616     1.316    zose_i/driver_output_16_0/inst/out_pdata
    SLICE_X8Y91          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.387    81.387 r  
    E3                                                0.000    81.387 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.387    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.806 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.967    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.764 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.345    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.436 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.436    79.871    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X8Y91          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[2]/C
                         clock pessimism              0.564    80.435    
                         clock uncertainty           -0.124    80.311    
    SLICE_X8Y91          FDRE (Setup_fdre_C_CE)      -0.169    80.142    zose_i/driver_output_16_0/inst/out_pdata_reg[2]
  -------------------------------------------------------------------
                         required time                         80.142    
                         arrival time                          -1.316    
  -------------------------------------------------------------------
                         slack                                 78.826    

Slack (MET) :             78.827ns  (required time - arrival time)
  Source:                 zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.387ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.387ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.163ns  (logic 0.642ns (29.676%)  route 1.521ns (70.324%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.872 - 81.387 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.620    -0.847    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/Q
                         net (fo=38, routed)          0.905     0.576    zose_i/driver_output_16_0/inst/bclk_divider[0]
    SLICE_X6Y92          LUT5 (Prop_lut5_I0_O)        0.124     0.700 r  zose_i/driver_output_16_0/inst//i_/O
                         net (fo=32, routed)          0.616     1.316    zose_i/driver_output_16_0/inst/out_pdata
    SLICE_X8Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.387    81.387 r  
    E3                                                0.000    81.387 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.387    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.806 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.967    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.764 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.345    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.436 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.437    79.872    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X8Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[10]/C
                         clock pessimism              0.564    80.436    
                         clock uncertainty           -0.124    80.312    
    SLICE_X8Y93          FDRE (Setup_fdre_C_CE)      -0.169    80.143    zose_i/driver_output_16_0/inst/out_pdata_reg[10]
  -------------------------------------------------------------------
                         required time                         80.143    
                         arrival time                          -1.316    
  -------------------------------------------------------------------
                         slack                                 78.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 zose_i/driver_output_16_0/inst/out_pdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.589    -0.558    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X7Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  zose_i/driver_output_16_0/inst/out_pdata_reg[29]/Q
                         net (fo=1, routed)           0.089    -0.328    zose_i/driver_output_16_0/inst/out_pdata_reg_n_0_[29]
    SLICE_X6Y94          LUT5 (Prop_lut5_I0_O)        0.045    -0.283 r  zose_i/driver_output_16_0/inst/out_pdata[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    zose_i/driver_output_16_0/inst/out_pdata[30]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.860    -0.795    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[30]/C
                         clock pessimism              0.250    -0.545    
                         clock uncertainty            0.124    -0.421    
    SLICE_X6Y94          FDRE (Hold_fdre_C_D)         0.121    -0.300    zose_i/driver_output_16_0/inst/out_pdata_reg[30]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 zose_i/driver_output_16_0/inst/out_pdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.880%)  route 0.105ns (36.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.589    -0.558    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X7Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  zose_i/driver_output_16_0/inst/out_pdata_reg[27]/Q
                         net (fo=1, routed)           0.105    -0.312    zose_i/driver_output_16_0/inst/out_pdata_reg_n_0_[27]
    SLICE_X7Y94          LUT5 (Prop_lut5_I0_O)        0.045    -0.267 r  zose_i/driver_output_16_0/inst/out_pdata[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    zose_i/driver_output_16_0/inst/out_pdata[28]_i_1_n_0
    SLICE_X7Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.860    -0.795    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X7Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[28]/C
                         clock pessimism              0.253    -0.542    
                         clock uncertainty            0.124    -0.418    
    SLICE_X7Y94          FDRE (Hold_fdre_C_D)         0.092    -0.326    zose_i/driver_output_16_0/inst/out_pdata_reg[28]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 zose_i/driver_output_16_0/inst/out_pdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.589    -0.558    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X7Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  zose_i/driver_output_16_0/inst/out_pdata_reg[13]/Q
                         net (fo=1, routed)           0.140    -0.277    zose_i/driver_output_16_0/inst/out_pdata_reg_n_0_[13]
    SLICE_X6Y94          LUT5 (Prop_lut5_I0_O)        0.045    -0.232 r  zose_i/driver_output_16_0/inst/out_pdata[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    zose_i/driver_output_16_0/inst/out_pdata[14]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.860    -0.795    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[14]/C
                         clock pessimism              0.250    -0.545    
                         clock uncertainty            0.124    -0.421    
    SLICE_X6Y94          FDRE (Hold_fdre_C_D)         0.120    -0.301    zose_i/driver_output_16_0/inst/out_pdata_reg[14]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_16_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/clocker_0/inst/out_bclock_16_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.579    -0.568    zose_i/clocker_0/inst/mclock
    SLICE_X0Y76          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_16_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  zose_i/clocker_0/inst/bclk_divider_16_reg[1]/Q
                         net (fo=6, routed)           0.120    -0.307    zose_i/clocker_0/inst/bclk_divider_16[1]
    SLICE_X1Y76          LUT6 (Prop_lut6_I2_O)        0.045    -0.262 r  zose_i/clocker_0/inst/out_bclock_16_i_1/O
                         net (fo=1, routed)           0.000    -0.262    zose_i/clocker_0/inst/out_bclock_16_i_1_n_0
    SLICE_X1Y76          FDRE                                         r  zose_i/clocker_0/inst/out_bclock_16_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.846    -0.808    zose_i/clocker_0/inst/mclock
    SLICE_X1Y76          FDRE                                         r  zose_i/clocker_0/inst/out_bclock_16_reg/C
                         clock pessimism              0.253    -0.555    
                         clock uncertainty            0.124    -0.431    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.091    -0.340    zose_i/clocker_0/inst/out_bclock_16_reg
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 zose_i/driver_output_16_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.717%)  route 0.130ns (38.283%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.589    -0.558    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  zose_i/driver_output_16_0/inst/bclk_divider_reg[2]/Q
                         net (fo=36, routed)          0.130    -0.264    zose_i/driver_output_16_0/inst/bclk_divider[2]
    SLICE_X7Y93          LUT5 (Prop_lut5_I3_O)        0.045    -0.219 r  zose_i/driver_output_16_0/inst/out_pdata[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    zose_i/driver_output_16_0/inst/out_pdata[27]_i_1_n_0
    SLICE_X7Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.860    -0.795    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X7Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[27]/C
                         clock pessimism              0.250    -0.545    
                         clock uncertainty            0.124    -0.421    
    SLICE_X7Y93          FDRE (Hold_fdre_C_D)         0.092    -0.329    zose_i/driver_output_16_0/inst/out_pdata_reg[27]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 zose_i/driver_output_16_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.899%)  route 0.129ns (38.101%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.589    -0.558    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  zose_i/driver_output_16_0/inst/bclk_divider_reg[2]/Q
                         net (fo=36, routed)          0.129    -0.265    zose_i/driver_output_16_0/inst/bclk_divider[2]
    SLICE_X7Y93          LUT5 (Prop_lut5_I3_O)        0.045    -0.220 r  zose_i/driver_output_16_0/inst/out_pdata[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    zose_i/driver_output_16_0/inst/out_pdata[11]_i_1_n_0
    SLICE_X7Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.860    -0.795    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X7Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[11]/C
                         clock pessimism              0.250    -0.545    
                         clock uncertainty            0.124    -0.421    
    SLICE_X7Y93          FDRE (Hold_fdre_C_D)         0.091    -0.330    zose_i/driver_output_16_0/inst/out_pdata_reg[11]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 zose_i/driver_output_16_0/inst/out_pdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.726%)  route 0.166ns (44.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.561    -0.586    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X8Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  zose_i/driver_output_16_0/inst/out_pdata_reg[21]/Q
                         net (fo=1, routed)           0.166    -0.256    zose_i/driver_output_16_0/inst/out_pdata_reg_n_0_[21]
    SLICE_X8Y94          LUT5 (Prop_lut5_I0_O)        0.045    -0.211 r  zose_i/driver_output_16_0/inst/out_pdata[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    zose_i/driver_output_16_0/inst/out_pdata[22]_i_1_n_0
    SLICE_X8Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.831    -0.823    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X8Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[22]/C
                         clock pessimism              0.254    -0.569    
                         clock uncertainty            0.124    -0.445    
    SLICE_X8Y94          FDRE (Hold_fdre_C_D)         0.120    -0.325    zose_i/driver_output_16_0/inst/out_pdata_reg[22]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 zose_i/driver_output_16_0/inst/out_pdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.589    -0.558    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  zose_i/driver_output_16_0/inst/out_pdata_reg[14]/Q
                         net (fo=1, routed)           0.163    -0.231    zose_i/driver_output_16_0/inst/out_pdata_reg_n_0_[14]
    SLICE_X6Y94          LUT5 (Prop_lut5_I0_O)        0.045    -0.186 r  zose_i/driver_output_16_0/inst/out_pdata[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    zose_i/driver_output_16_0/inst/out_pdata[15]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.860    -0.795    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[15]/C
                         clock pessimism              0.237    -0.558    
                         clock uncertainty            0.124    -0.434    
    SLICE_X6Y94          FDRE (Hold_fdre_C_D)         0.121    -0.313    zose_i/driver_output_16_0/inst/out_pdata_reg[15]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 zose_i/driver_output_16_0/inst/out_pdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.561    -0.586    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X8Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  zose_i/driver_output_16_0/inst/out_pdata_reg[18]/Q
                         net (fo=1, routed)           0.163    -0.259    zose_i/driver_output_16_0/inst/out_pdata_reg_n_0_[18]
    SLICE_X8Y92          LUT5 (Prop_lut5_I0_O)        0.045    -0.214 r  zose_i/driver_output_16_0/inst/out_pdata[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    zose_i/driver_output_16_0/inst/out_pdata[19]_i_1_n_0
    SLICE_X8Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.831    -0.824    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X8Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[19]/C
                         clock pessimism              0.238    -0.586    
                         clock uncertainty            0.124    -0.462    
    SLICE_X8Y92          FDRE (Hold_fdre_C_D)         0.121    -0.341    zose_i/driver_output_16_0/inst/out_pdata_reg[19]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 zose_i/driver_output_16_0/inst/out_pdata_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.562    -0.585    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X8Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  zose_i/driver_output_16_0/inst/out_pdata_reg[22]/Q
                         net (fo=1, routed)           0.163    -0.258    zose_i/driver_output_16_0/inst/out_pdata_reg_n_0_[22]
    SLICE_X8Y94          LUT5 (Prop_lut5_I0_O)        0.045    -0.213 r  zose_i/driver_output_16_0/inst/out_pdata[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    zose_i/driver_output_16_0/inst/out_pdata[23]_i_1_n_0
    SLICE_X8Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.831    -0.823    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X8Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[23]/C
                         clock pessimism              0.238    -0.585    
                         clock uncertainty            0.124    -0.461    
    SLICE_X8Y94          FDRE (Hold_fdre_C_D)         0.121    -0.340    zose_i/driver_output_16_0/inst/out_pdata_reg[23]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.127    





---------------------------------------------------------------------------------------------------
From Clock:  clk_12288_zose_clk_wiz_0_0_1
  To Clock:  clk_12288_zose_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       78.740ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.740ns  (required time - arrival time)
  Source:                 zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.387ns  (clk_12288_zose_clk_wiz_0_0 rise@81.387ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.642ns (29.014%)  route 1.571ns (70.986%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 79.871 - 81.387 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.620    -0.847    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/Q
                         net (fo=38, routed)          0.905     0.576    zose_i/driver_output_16_0/inst/bclk_divider[0]
    SLICE_X6Y92          LUT5 (Prop_lut5_I0_O)        0.124     0.700 r  zose_i/driver_output_16_0/inst//i_/O
                         net (fo=32, routed)          0.666     1.366    zose_i/driver_output_16_0/inst/out_pdata
    SLICE_X9Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.387    81.387 r  
    E3                                                0.000    81.387 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.387    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.806 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.967    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.764 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.345    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.436 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.436    79.871    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X9Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[3]/C
                         clock pessimism              0.564    80.435    
                         clock uncertainty           -0.124    80.311    
    SLICE_X9Y92          FDRE (Setup_fdre_C_CE)      -0.205    80.106    zose_i/driver_output_16_0/inst/out_pdata_reg[3]
  -------------------------------------------------------------------
                         required time                         80.106    
                         arrival time                          -1.366    
  -------------------------------------------------------------------
                         slack                                 78.740    

Slack (MET) :             78.740ns  (required time - arrival time)
  Source:                 zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.387ns  (clk_12288_zose_clk_wiz_0_0 rise@81.387ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.642ns (29.014%)  route 1.571ns (70.986%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 79.871 - 81.387 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.620    -0.847    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/Q
                         net (fo=38, routed)          0.905     0.576    zose_i/driver_output_16_0/inst/bclk_divider[0]
    SLICE_X6Y92          LUT5 (Prop_lut5_I0_O)        0.124     0.700 r  zose_i/driver_output_16_0/inst//i_/O
                         net (fo=32, routed)          0.666     1.366    zose_i/driver_output_16_0/inst/out_pdata
    SLICE_X9Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.387    81.387 r  
    E3                                                0.000    81.387 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.387    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.806 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.967    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.764 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.345    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.436 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.436    79.871    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X9Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[4]/C
                         clock pessimism              0.564    80.435    
                         clock uncertainty           -0.124    80.311    
    SLICE_X9Y92          FDRE (Setup_fdre_C_CE)      -0.205    80.106    zose_i/driver_output_16_0/inst/out_pdata_reg[4]
  -------------------------------------------------------------------
                         required time                         80.106    
                         arrival time                          -1.366    
  -------------------------------------------------------------------
                         slack                                 78.740    

Slack (MET) :             78.808ns  (required time - arrival time)
  Source:                 zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.387ns  (clk_12288_zose_clk_wiz_0_0 rise@81.387ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.642ns (29.914%)  route 1.504ns (70.086%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.872 - 81.387 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.620    -0.847    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/Q
                         net (fo=38, routed)          0.905     0.576    zose_i/driver_output_16_0/inst/bclk_divider[0]
    SLICE_X6Y92          LUT5 (Prop_lut5_I0_O)        0.124     0.700 r  zose_i/driver_output_16_0/inst//i_/O
                         net (fo=32, routed)          0.599     1.299    zose_i/driver_output_16_0/inst/out_pdata
    SLICE_X9Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.387    81.387 r  
    E3                                                0.000    81.387 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.387    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.806 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.967    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.764 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.345    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.436 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.437    79.872    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X9Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[24]/C
                         clock pessimism              0.564    80.436    
                         clock uncertainty           -0.124    80.312    
    SLICE_X9Y93          FDRE (Setup_fdre_C_CE)      -0.205    80.107    zose_i/driver_output_16_0/inst/out_pdata_reg[24]
  -------------------------------------------------------------------
                         required time                         80.107    
                         arrival time                          -1.299    
  -------------------------------------------------------------------
                         slack                                 78.808    

Slack (MET) :             78.808ns  (required time - arrival time)
  Source:                 zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.387ns  (clk_12288_zose_clk_wiz_0_0 rise@81.387ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.642ns (29.914%)  route 1.504ns (70.086%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.872 - 81.387 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.620    -0.847    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/Q
                         net (fo=38, routed)          0.905     0.576    zose_i/driver_output_16_0/inst/bclk_divider[0]
    SLICE_X6Y92          LUT5 (Prop_lut5_I0_O)        0.124     0.700 r  zose_i/driver_output_16_0/inst//i_/O
                         net (fo=32, routed)          0.599     1.299    zose_i/driver_output_16_0/inst/out_pdata
    SLICE_X9Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.387    81.387 r  
    E3                                                0.000    81.387 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.387    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.806 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.967    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.764 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.345    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.436 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.437    79.872    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X9Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[25]/C
                         clock pessimism              0.564    80.436    
                         clock uncertainty           -0.124    80.312    
    SLICE_X9Y93          FDRE (Setup_fdre_C_CE)      -0.205    80.107    zose_i/driver_output_16_0/inst/out_pdata_reg[25]
  -------------------------------------------------------------------
                         required time                         80.107    
                         arrival time                          -1.299    
  -------------------------------------------------------------------
                         slack                                 78.808    

Slack (MET) :             78.808ns  (required time - arrival time)
  Source:                 zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.387ns  (clk_12288_zose_clk_wiz_0_0 rise@81.387ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.642ns (29.914%)  route 1.504ns (70.086%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.872 - 81.387 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.620    -0.847    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/Q
                         net (fo=38, routed)          0.905     0.576    zose_i/driver_output_16_0/inst/bclk_divider[0]
    SLICE_X6Y92          LUT5 (Prop_lut5_I0_O)        0.124     0.700 r  zose_i/driver_output_16_0/inst//i_/O
                         net (fo=32, routed)          0.599     1.299    zose_i/driver_output_16_0/inst/out_pdata
    SLICE_X9Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.387    81.387 r  
    E3                                                0.000    81.387 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.387    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.806 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.967    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.764 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.345    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.436 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.437    79.872    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X9Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[26]/C
                         clock pessimism              0.564    80.436    
                         clock uncertainty           -0.124    80.312    
    SLICE_X9Y93          FDRE (Setup_fdre_C_CE)      -0.205    80.107    zose_i/driver_output_16_0/inst/out_pdata_reg[26]
  -------------------------------------------------------------------
                         required time                         80.107    
                         arrival time                          -1.299    
  -------------------------------------------------------------------
                         slack                                 78.808    

Slack (MET) :             78.826ns  (required time - arrival time)
  Source:                 zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.387ns  (clk_12288_zose_clk_wiz_0_0 rise@81.387ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.163ns  (logic 0.642ns (29.676%)  route 1.521ns (70.324%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 79.871 - 81.387 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.620    -0.847    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/Q
                         net (fo=38, routed)          0.905     0.576    zose_i/driver_output_16_0/inst/bclk_divider[0]
    SLICE_X6Y92          LUT5 (Prop_lut5_I0_O)        0.124     0.700 r  zose_i/driver_output_16_0/inst//i_/O
                         net (fo=32, routed)          0.616     1.316    zose_i/driver_output_16_0/inst/out_pdata
    SLICE_X8Y91          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.387    81.387 r  
    E3                                                0.000    81.387 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.387    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.806 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.967    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.764 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.345    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.436 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.436    79.871    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X8Y91          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[0]/C
                         clock pessimism              0.564    80.435    
                         clock uncertainty           -0.124    80.311    
    SLICE_X8Y91          FDRE (Setup_fdre_C_CE)      -0.169    80.142    zose_i/driver_output_16_0/inst/out_pdata_reg[0]
  -------------------------------------------------------------------
                         required time                         80.142    
                         arrival time                          -1.316    
  -------------------------------------------------------------------
                         slack                                 78.826    

Slack (MET) :             78.826ns  (required time - arrival time)
  Source:                 zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.387ns  (clk_12288_zose_clk_wiz_0_0 rise@81.387ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.163ns  (logic 0.642ns (29.676%)  route 1.521ns (70.324%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 79.871 - 81.387 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.620    -0.847    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/Q
                         net (fo=38, routed)          0.905     0.576    zose_i/driver_output_16_0/inst/bclk_divider[0]
    SLICE_X6Y92          LUT5 (Prop_lut5_I0_O)        0.124     0.700 r  zose_i/driver_output_16_0/inst//i_/O
                         net (fo=32, routed)          0.616     1.316    zose_i/driver_output_16_0/inst/out_pdata
    SLICE_X8Y91          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.387    81.387 r  
    E3                                                0.000    81.387 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.387    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.806 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.967    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.764 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.345    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.436 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.436    79.871    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X8Y91          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[17]/C
                         clock pessimism              0.564    80.435    
                         clock uncertainty           -0.124    80.311    
    SLICE_X8Y91          FDRE (Setup_fdre_C_CE)      -0.169    80.142    zose_i/driver_output_16_0/inst/out_pdata_reg[17]
  -------------------------------------------------------------------
                         required time                         80.142    
                         arrival time                          -1.316    
  -------------------------------------------------------------------
                         slack                                 78.826    

Slack (MET) :             78.826ns  (required time - arrival time)
  Source:                 zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.387ns  (clk_12288_zose_clk_wiz_0_0 rise@81.387ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.163ns  (logic 0.642ns (29.676%)  route 1.521ns (70.324%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 79.871 - 81.387 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.620    -0.847    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/Q
                         net (fo=38, routed)          0.905     0.576    zose_i/driver_output_16_0/inst/bclk_divider[0]
    SLICE_X6Y92          LUT5 (Prop_lut5_I0_O)        0.124     0.700 r  zose_i/driver_output_16_0/inst//i_/O
                         net (fo=32, routed)          0.616     1.316    zose_i/driver_output_16_0/inst/out_pdata
    SLICE_X8Y91          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.387    81.387 r  
    E3                                                0.000    81.387 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.387    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.806 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.967    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.764 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.345    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.436 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.436    79.871    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X8Y91          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[1]/C
                         clock pessimism              0.564    80.435    
                         clock uncertainty           -0.124    80.311    
    SLICE_X8Y91          FDRE (Setup_fdre_C_CE)      -0.169    80.142    zose_i/driver_output_16_0/inst/out_pdata_reg[1]
  -------------------------------------------------------------------
                         required time                         80.142    
                         arrival time                          -1.316    
  -------------------------------------------------------------------
                         slack                                 78.826    

Slack (MET) :             78.826ns  (required time - arrival time)
  Source:                 zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.387ns  (clk_12288_zose_clk_wiz_0_0 rise@81.387ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.163ns  (logic 0.642ns (29.676%)  route 1.521ns (70.324%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 79.871 - 81.387 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.620    -0.847    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/Q
                         net (fo=38, routed)          0.905     0.576    zose_i/driver_output_16_0/inst/bclk_divider[0]
    SLICE_X6Y92          LUT5 (Prop_lut5_I0_O)        0.124     0.700 r  zose_i/driver_output_16_0/inst//i_/O
                         net (fo=32, routed)          0.616     1.316    zose_i/driver_output_16_0/inst/out_pdata
    SLICE_X8Y91          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.387    81.387 r  
    E3                                                0.000    81.387 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.387    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.806 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.967    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.764 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.345    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.436 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.436    79.871    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X8Y91          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[2]/C
                         clock pessimism              0.564    80.435    
                         clock uncertainty           -0.124    80.311    
    SLICE_X8Y91          FDRE (Setup_fdre_C_CE)      -0.169    80.142    zose_i/driver_output_16_0/inst/out_pdata_reg[2]
  -------------------------------------------------------------------
                         required time                         80.142    
                         arrival time                          -1.316    
  -------------------------------------------------------------------
                         slack                                 78.826    

Slack (MET) :             78.827ns  (required time - arrival time)
  Source:                 zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.387ns  (clk_12288_zose_clk_wiz_0_0 rise@81.387ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.163ns  (logic 0.642ns (29.676%)  route 1.521ns (70.324%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.872 - 81.387 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.620    -0.847    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  zose_i/driver_output_16_0/inst/bclk_divider_reg[0]/Q
                         net (fo=38, routed)          0.905     0.576    zose_i/driver_output_16_0/inst/bclk_divider[0]
    SLICE_X6Y92          LUT5 (Prop_lut5_I0_O)        0.124     0.700 r  zose_i/driver_output_16_0/inst//i_/O
                         net (fo=32, routed)          0.616     1.316    zose_i/driver_output_16_0/inst/out_pdata
    SLICE_X8Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.387    81.387 r  
    E3                                                0.000    81.387 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.387    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.806 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.967    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.764 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.345    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.436 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.437    79.872    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X8Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[10]/C
                         clock pessimism              0.564    80.436    
                         clock uncertainty           -0.124    80.312    
    SLICE_X8Y93          FDRE (Setup_fdre_C_CE)      -0.169    80.143    zose_i/driver_output_16_0/inst/out_pdata_reg[10]
  -------------------------------------------------------------------
                         required time                         80.143    
                         arrival time                          -1.316    
  -------------------------------------------------------------------
                         slack                                 78.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 zose_i/driver_output_16_0/inst/out_pdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.589    -0.558    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X7Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  zose_i/driver_output_16_0/inst/out_pdata_reg[29]/Q
                         net (fo=1, routed)           0.089    -0.328    zose_i/driver_output_16_0/inst/out_pdata_reg_n_0_[29]
    SLICE_X6Y94          LUT5 (Prop_lut5_I0_O)        0.045    -0.283 r  zose_i/driver_output_16_0/inst/out_pdata[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    zose_i/driver_output_16_0/inst/out_pdata[30]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.860    -0.795    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[30]/C
                         clock pessimism              0.250    -0.545    
                         clock uncertainty            0.124    -0.421    
    SLICE_X6Y94          FDRE (Hold_fdre_C_D)         0.121    -0.300    zose_i/driver_output_16_0/inst/out_pdata_reg[30]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 zose_i/driver_output_16_0/inst/out_pdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.880%)  route 0.105ns (36.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.589    -0.558    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X7Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  zose_i/driver_output_16_0/inst/out_pdata_reg[27]/Q
                         net (fo=1, routed)           0.105    -0.312    zose_i/driver_output_16_0/inst/out_pdata_reg_n_0_[27]
    SLICE_X7Y94          LUT5 (Prop_lut5_I0_O)        0.045    -0.267 r  zose_i/driver_output_16_0/inst/out_pdata[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    zose_i/driver_output_16_0/inst/out_pdata[28]_i_1_n_0
    SLICE_X7Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.860    -0.795    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X7Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[28]/C
                         clock pessimism              0.253    -0.542    
                         clock uncertainty            0.124    -0.418    
    SLICE_X7Y94          FDRE (Hold_fdre_C_D)         0.092    -0.326    zose_i/driver_output_16_0/inst/out_pdata_reg[28]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 zose_i/driver_output_16_0/inst/out_pdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.589    -0.558    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X7Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  zose_i/driver_output_16_0/inst/out_pdata_reg[13]/Q
                         net (fo=1, routed)           0.140    -0.277    zose_i/driver_output_16_0/inst/out_pdata_reg_n_0_[13]
    SLICE_X6Y94          LUT5 (Prop_lut5_I0_O)        0.045    -0.232 r  zose_i/driver_output_16_0/inst/out_pdata[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    zose_i/driver_output_16_0/inst/out_pdata[14]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.860    -0.795    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[14]/C
                         clock pessimism              0.250    -0.545    
                         clock uncertainty            0.124    -0.421    
    SLICE_X6Y94          FDRE (Hold_fdre_C_D)         0.120    -0.301    zose_i/driver_output_16_0/inst/out_pdata_reg[14]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_16_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/clocker_0/inst/out_bclock_16_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.579    -0.568    zose_i/clocker_0/inst/mclock
    SLICE_X0Y76          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_16_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  zose_i/clocker_0/inst/bclk_divider_16_reg[1]/Q
                         net (fo=6, routed)           0.120    -0.307    zose_i/clocker_0/inst/bclk_divider_16[1]
    SLICE_X1Y76          LUT6 (Prop_lut6_I2_O)        0.045    -0.262 r  zose_i/clocker_0/inst/out_bclock_16_i_1/O
                         net (fo=1, routed)           0.000    -0.262    zose_i/clocker_0/inst/out_bclock_16_i_1_n_0
    SLICE_X1Y76          FDRE                                         r  zose_i/clocker_0/inst/out_bclock_16_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.846    -0.808    zose_i/clocker_0/inst/mclock
    SLICE_X1Y76          FDRE                                         r  zose_i/clocker_0/inst/out_bclock_16_reg/C
                         clock pessimism              0.253    -0.555    
                         clock uncertainty            0.124    -0.431    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.091    -0.340    zose_i/clocker_0/inst/out_bclock_16_reg
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 zose_i/driver_output_16_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.717%)  route 0.130ns (38.283%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.589    -0.558    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  zose_i/driver_output_16_0/inst/bclk_divider_reg[2]/Q
                         net (fo=36, routed)          0.130    -0.264    zose_i/driver_output_16_0/inst/bclk_divider[2]
    SLICE_X7Y93          LUT5 (Prop_lut5_I3_O)        0.045    -0.219 r  zose_i/driver_output_16_0/inst/out_pdata[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    zose_i/driver_output_16_0/inst/out_pdata[27]_i_1_n_0
    SLICE_X7Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.860    -0.795    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X7Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[27]/C
                         clock pessimism              0.250    -0.545    
                         clock uncertainty            0.124    -0.421    
    SLICE_X7Y93          FDRE (Hold_fdre_C_D)         0.092    -0.329    zose_i/driver_output_16_0/inst/out_pdata_reg[27]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 zose_i/driver_output_16_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.899%)  route 0.129ns (38.101%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.589    -0.558    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  zose_i/driver_output_16_0/inst/bclk_divider_reg[2]/Q
                         net (fo=36, routed)          0.129    -0.265    zose_i/driver_output_16_0/inst/bclk_divider[2]
    SLICE_X7Y93          LUT5 (Prop_lut5_I3_O)        0.045    -0.220 r  zose_i/driver_output_16_0/inst/out_pdata[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    zose_i/driver_output_16_0/inst/out_pdata[11]_i_1_n_0
    SLICE_X7Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.860    -0.795    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X7Y93          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[11]/C
                         clock pessimism              0.250    -0.545    
                         clock uncertainty            0.124    -0.421    
    SLICE_X7Y93          FDRE (Hold_fdre_C_D)         0.091    -0.330    zose_i/driver_output_16_0/inst/out_pdata_reg[11]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 zose_i/driver_output_16_0/inst/out_pdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.726%)  route 0.166ns (44.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.561    -0.586    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X8Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  zose_i/driver_output_16_0/inst/out_pdata_reg[21]/Q
                         net (fo=1, routed)           0.166    -0.256    zose_i/driver_output_16_0/inst/out_pdata_reg_n_0_[21]
    SLICE_X8Y94          LUT5 (Prop_lut5_I0_O)        0.045    -0.211 r  zose_i/driver_output_16_0/inst/out_pdata[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    zose_i/driver_output_16_0/inst/out_pdata[22]_i_1_n_0
    SLICE_X8Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.831    -0.823    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X8Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[22]/C
                         clock pessimism              0.254    -0.569    
                         clock uncertainty            0.124    -0.445    
    SLICE_X8Y94          FDRE (Hold_fdre_C_D)         0.120    -0.325    zose_i/driver_output_16_0/inst/out_pdata_reg[22]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 zose_i/driver_output_16_0/inst/out_pdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.589    -0.558    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  zose_i/driver_output_16_0/inst/out_pdata_reg[14]/Q
                         net (fo=1, routed)           0.163    -0.231    zose_i/driver_output_16_0/inst/out_pdata_reg_n_0_[14]
    SLICE_X6Y94          LUT5 (Prop_lut5_I0_O)        0.045    -0.186 r  zose_i/driver_output_16_0/inst/out_pdata[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    zose_i/driver_output_16_0/inst/out_pdata[15]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.860    -0.795    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X6Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[15]/C
                         clock pessimism              0.237    -0.558    
                         clock uncertainty            0.124    -0.434    
    SLICE_X6Y94          FDRE (Hold_fdre_C_D)         0.121    -0.313    zose_i/driver_output_16_0/inst/out_pdata_reg[15]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 zose_i/driver_output_16_0/inst/out_pdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.561    -0.586    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X8Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  zose_i/driver_output_16_0/inst/out_pdata_reg[18]/Q
                         net (fo=1, routed)           0.163    -0.259    zose_i/driver_output_16_0/inst/out_pdata_reg_n_0_[18]
    SLICE_X8Y92          LUT5 (Prop_lut5_I0_O)        0.045    -0.214 r  zose_i/driver_output_16_0/inst/out_pdata[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    zose_i/driver_output_16_0/inst/out_pdata[19]_i_1_n_0
    SLICE_X8Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.831    -0.824    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X8Y92          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[19]/C
                         clock pessimism              0.238    -0.586    
                         clock uncertainty            0.124    -0.462    
    SLICE_X8Y92          FDRE (Hold_fdre_C_D)         0.121    -0.341    zose_i/driver_output_16_0/inst/out_pdata_reg[19]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 zose_i/driver_output_16_0/inst/out_pdata_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.694ns period=81.387ns})
  Destination:            zose_i/driver_output_16_0/inst/out_pdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.694ns period=81.387ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.562    -0.585    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X8Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  zose_i/driver_output_16_0/inst/out_pdata_reg[22]/Q
                         net (fo=1, routed)           0.163    -0.258    zose_i/driver_output_16_0/inst/out_pdata_reg_n_0_[22]
    SLICE_X8Y94          LUT5 (Prop_lut5_I0_O)        0.045    -0.213 r  zose_i/driver_output_16_0/inst/out_pdata[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    zose_i/driver_output_16_0/inst/out_pdata[23]_i_1_n_0
    SLICE_X8Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.831    -0.823    zose_i/driver_output_16_0/inst/in_mclock
    SLICE_X8Y94          FDRE                                         r  zose_i/driver_output_16_0/inst/out_pdata_reg[23]/C
                         clock pessimism              0.238    -0.585    
                         clock uncertainty            0.124    -0.461    
    SLICE_X8Y94          FDRE (Hold_fdre_C_D)         0.121    -0.340    zose_i/driver_output_16_0/inst/out_pdata_reg[23]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.127    





