# Logic-Equivalence-Checking-With-BDDs
An Assignment in VLSI CAD Part I: Logic Course under supervision of Rob A. Rutenbar, Adjunct Professor
