# ğŸ–¥ï¸ RISC-V SoC Tapeout Program â€” VSD  
### RISC-V VSD Participants India  

Welcome to my journey through the **SoC Tapeout Program (VSD)**!  
This repository documents my **week-by-week progress** as I learn, implement, and practice tasks in the path from **RTL â†’ GDSII** using open-source tools.  

> *"In this program, we learn to design a System-on-Chip (SoC) from basic RTL to GDSII using open-source tools. Part of Indiaâ€™s largest collaborative RISC-V tapeout initiative, empowering 3500+ participants to build silicon and strengthen the nationâ€™s semiconductor ecosystem."*  

---

## ğŸ”„ Design Flow at a Glance
ğŸ“ RTL Design â†’ ğŸ”„ Logic Synthesis â†’ ğŸ—ï¸ Physical Design â†’ ğŸ¯ Tapeout Ready  

---

## ğŸ“… Week 0 â€” Setup & Tools  
**Foundation Week: Environment Setup and Tool Installation**  

| Task | Description | Status |
|------|-------------|--------|
| Task 1 | ğŸ“‚ Repository Creation & Introductory Video Summary | âœ… Completed |
| Task 2 | ğŸ› ï¸ Open-Source Tools Installation (Yosys, Icarus Verilog, GTKWave, Ngspice, Magic) | âœ… Completed |

ğŸ‘‰ [View Full Week 0 Progress Here](./Week0) 
---

## ğŸŒŸ Key Learnings (Week 0)
- Gained understanding of the **complete SoC flow** from RTL â†’ GDSII.  
- Successfully installed and verified open-source EDA tools.  
- Prepared Linux environment for synthesis, simulation, and physical design experiments.  

---

## ğŸ¯ Program Objectives & Scope
| Aspect | Details |
|--------|---------|
| ğŸ“ Learning Path | Complete SoC Design Flow (RTL â†’ Synthesis â†’ Physical â†’ GDSII) |
| ğŸ› ï¸ Tools Focus | Open-Source EDA: Yosys, iverilog, GTKWave, Ngspice, Magic, OpenLane |
| ğŸ­ Industry Relevance | Real-world semiconductor design practices |
| ğŸ¤ Collaboration | Indiaâ€™s largest RISC-V collaborative tapeout initiative |
| ğŸ“ˆ Scale | 3500+ participants working towards silicon tapeout |
| ğŸ‡®ğŸ‡³ National Impact | Boosting Indiaâ€™s semiconductor ecosystem |

---

## ğŸ™ Acknowledgment
Special thanks to **Kunal Ghosh** and the **VLSI System Design (VSD) Team** for creating this incredible learning opportunity.  
Also grateful for the support of **RISC-V International**, **India Semiconductor Mission (ISM)**, **VLSI Society of India (VSI)**, and **Efabless** for enabling this program.  

---

## ğŸ“ˆ Weekly Progress Tracker
- âœ… Week 0 â€” Setup & Tools  
- ğŸ”œ Week 1 â€” RTL Design & Simulation  
- ğŸ”œ Week 2 â€” Logic Synthesis & Gate-Level Simulation  
- ğŸ”œ Week 3 â€” Floorplanning & Placement  
- ğŸ”œ Week 4 â€” Routing, Timing & Power Analysis  
- ğŸ”œ Week 5 â€” Final GDSII & Tapeout  

---

## ğŸš€ Journey Ahead
This repository will grow as I continue through each week of the program â€” documenting installations, commands, scripts, screenshots, and learnings.  

---

## ğŸ”— Program Links
- [VSD Official Website](https://www.vlsisystemdesign.com/)  
- [RISC-V International](https://riscv.org/)  
- [Efabless](https://efabless.com/)  

ğŸ‘¨â€ğŸ’» **Participant:** Muhammed Muhad
