================================================================================ 
Commit: c3f67de8dac937ad0b6131f7282c3fb9d8bbd8cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 11:41:25 2022 +0530 
-------------------------------------------------------------------------------- 
Updated files.
Removed redundant files.

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNDdr4Rvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNDdr5Rvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Erb.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Rvp.dsc
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
AlderLakeBoardPkg/SBCVpdStructurePcd/AllStructPCD.dsc
AlderLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
AlderLakePlatSamplePkg/PlatformPkg.dsc
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/PeiDxeSmmCpuPcieInfoFruLib.inf
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieHsPhyInfoLib/PeiCpuPcieHsPhyInfoLib.inf
ClientOneSiliconPkg/Fru/AdlCpu/Include/CpuGenInfo.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.inf
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.inf
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PeiDxeSmmPchInfoLibAdl.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/UCODE/m_c0_b06a2_80004101.inc
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitFsp.inf
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc
ClientOneSiliconPkg/SiPkg.dec
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf

================================================================================ 
Commit: 5d43b69d18ee13244dd5ae9fd74dcc274554adff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 11:03:06 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N][Title] System Auto-wakes from S0ix and doesn't re-enter, while in CS
Fix Descritpion: Change the eMMC PEP constraint device name from PEMC to "EMMC"

Hsd-es-id: 16016179314
Original commit date: Thu Mar 24 15:57:47 2022 +0530
Change-Id: I346e279e0d8aeae25b3eb3731396a279f3a385da
Original commit hash: 3a71d4b1b87466488f4d526e03c562e327cce5d6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: 8253c8c07e28afe52dfdf009ba89524761e4afbe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 11:02:59 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.184

(cherry picked from commit c4d5cb2429697d4e1879b0d316cc129d649db879)

Thu Mar 24 06:05:02 2022 +0000
Original commit date: Thu Mar 24 06:05:02 2022 +0000
Original commit hash: a5289016e0009c92e5817725f4d42d43e41691d2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1db335c1273f7b58743ce7633b6fce4ebb8cbdd1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 11:02:56 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16016145816][ADL-P | LP5] LP5 WCK2CK leveling training shall use initial rising edge to calculate eye width, this is a W/A to avoid the speckling impact seen on customer platforms

[Feature Description]
WCK2CK leveling training shall use initial rising edge to calculate eye width, this is a W/A to avoid the speckling impact seen on customer platforms.

[Resolution]
WCK2CK leveling training shall use initial rising edge to calculate eye width, this is a W/A to avoid the speckling impact seen on customer platforms.

[Impacted Area]
WCK2CK

[Register Impacted]
PHY

Hsd-es-id: 16016145816
Original commit date: Fri Mar 4 15:22:40 2022 +0530
Change-Id: Id0ba86b4b9ed89d7490f8b69b42e1ec8440b9600
Original commit hash: eeb0190db258d82d6e003c089241044c52ec7894

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 1c624f5e357f51b11767bd5c4b872c1086edbd81 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 11:02:52 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.183

(cherry picked from commit 70683f04ceb09370de5970758ae7afce84bf8b1c)

Thu Mar 24 05:42:57 2022 +0000
Original commit date: Thu Mar 24 05:42:57 2022 +0000
Original commit hash: df377baca15a7687c47ef163ff7724226cf96fba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8d23cb124a57ad2cc61971a623c81f27e8a63e63 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 11:02:48 2022 +0530 
-------------------------------------------------------------------------------- 
WifiConnectionManagerDxe: Allocate memory for ConnectPendingNetwork

Need to allocate memory for ConnectPendingNetwork before calling
WifiProfileSyncGetProfile (Nic->ConnectPendingNetwork).
Reset WifiConnectionCount when Wifi Manager start.

Hsd-es-id: 16016141726
Original commit date: Thu Mar 17 10:51:40 2022 +0800
Change-Id: Iee419f9f337465638acc7596714fff86ba7453a2
Original commit hash: d91163d47b99cd5a481f5ccd3efe1665845c0ed6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/WifiProfileSync/WifiProfileSync.c
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrDriver.c
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrImpl.c

================================================================================ 
Commit: c28e1903653da85b7feb3a3a77cbb31633f3d5f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 11:02:45 2022 +0530 
-------------------------------------------------------------------------------- 
[ISE][16016119424][SPD]: add 12Gb Lpddr5 memory SPD info

Changes:
1, add 12Gb Lpddr5 Spd
2, add MiniBios to support new 6G board

Hsd-es-id: 16016119424
Original commit date: Mon Mar 21 15:30:26 2022 +0800
Change-Id: Ia94d4d299c9abb7d34aee70e813fb8353ff25dd5
Original commit hash: 2e16a8bc79e0c0f32c12786194288e8ee0bc23e8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlNSpdMap.dsc

================================================================================ 
Commit: 6b160cc7e42ffc315498fd0ba2b254e50b9f9e1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 11:02:41 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL-P] Add uCode support for RPL-P J0 - 0x1

Add uCode m_c0_b06a2_80004101.pdb for RPL-P J0

Hsd-es-id: 15010918659
Original commit date: Tue Mar 22 11:40:25 2022 +0800
Change-Id: Ib28061be9fc5e533995ad9dff03290861047e03a
Original commit hash: 87c21c9d278b8e84ec9949c09d7761b5a4265a1f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: d45d4c88624fb9d3568e5f48d77c53593efb06fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 11:02:34 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3133_00

Hsd-es-id: N/A
Original commit date: Wed Mar 23 08:58:15 2022 -0700
Change-Id: I514ac958feec5b32d8211a1593a4f2da2eecb123
Original commit hash: 27c735f6827bbcf09989373e7fd6371a4ae245e7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0a2c6eb1e53e66b8173f9cb10bdda1509466dad0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 11:02:28 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N]: Adding boardId for LP5 6G RVP

Hsd-es-id: 16016150406
Original commit date: Tue Mar 22 15:23:09 2022 +0530
Change-Id: I9488d42b1d5a20c168f1070e775eb436fb538601
Original commit hash: eea97def36a93b6542a670034be7c2cf7f01502e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlN.asl
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: 534b160e4df04d16920557564ad4ca750b45739b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 11:02:20 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N]: update reset GPIO pin for control logic1 for camera in BIOS default setting

Due to RVP HW change, reset pin for control logic 1 is changed to A21.

Hsd-es-id: 16016159765
Original commit date: Tue Mar 22 23:24:54 2022 -0700
Change-Id: I0a7c55724193b7013565b8fc59ba8a860deac05f
Original commit hash: 4eeec8053a680d453bf5e8e7968a7e856b7fe721

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/MipiCameraAdlN.hfr

================================================================================ 
Commit: 06d4e8a6beb04038cac80b33c7e67e3f076ae195 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 11:02:16 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.182

(cherry picked from commit e15cc9e8fa258b5805a0a1a9560aaf9ab1b8e190)

Wed Mar 23 07:56:46 2022 +0000
Original commit date: Wed Mar 23 07:56:46 2022 +0000
Original commit hash: 8d31001d2acf3a5df9a779e39305d87ab5e35852

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5ca5051904a36c79925997074079ae2106ac5b06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 11:02:13 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL] Integrate Bios Guard Module 0xD7 (2.0.215) for RPL

Integrate Bios Guard module  0xD7 (2.0.215) - Debug Signed
Module 0xD7 supports RPL-S/P CPU
Add Cpu generation dependent Bios Guard module switching in bios

Hsd-es-id: 1309531764
Original commit date: Wed Feb 16 15:03:13 2022 +0100
Change-Id: Idecb79931ef8d2707c8a7d3ce9c39b8450bd3182
Original commit hash: 1bff2c32bd9e03929a3ecb5afaeb5e54e481c843

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c

================================================================================ 
Commit: 63fe5957ad73ca805042474355a0f39d4358488d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 11:02:09 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010916139] add micro code in mini BIOS

[Feature Description]
1. add micro code in mini BIOS

[Resolution]
1. add micro code in mini BIOS

[Impacted Area]
Mini BIOS

[Register Impacted]
NA

Hsd-es-id: 15010916139
Original commit date: Mon Mar 21 22:28:56 2022 +0800
Change-Id: I5e85823ac8c221fb002b6ea42470f218c07e0cbd
Original commit hash: 7efb95d9e712b72ae9ba0965e6a93e67ba26f663

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/UCODE/m_c0_b06a2_80004101.inc

================================================================================ 
Commit: 2646520278020be14c9e15476a1218fb8175dcf6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 11:02:03 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N] Support for Secure Biometric Camera (USB) via VTIO

Enable USB2 Port 5 to support secure camera using VTIO.

Hsd-es-id: 16016049694
Original commit date: Thu Mar 17 21:38:19 2022 +0530
Change-Id: I8bac62b1d88c7cb5817f6c73d646f7a9f41c1a90
Original commit hash: fa0951b9c6d0aefcbc784d12b22231752cb26c32

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlNRvp.asl
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNDdr4Rvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNDdr5Rvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Erb.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Rvp.dsc

================================================================================ 
Commit: 346197a45c91ad320b5736eb59434ddc84ae1aac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 11:01:55 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3132_00

Hsd-es-id: N/A
Original commit date: Tue Mar 22 08:50:47 2022 -0700
Change-Id: I9e348aca70f555c1293e952ca39b6313577eee05
Original commit hash: a2e9d47b46d1b2dea54d7bafb3648550c1becb74

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 820ec3c472d6941ac499b71bc82c1486585cb8a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 11:01:51 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Mar 22 05:57:38 2022 -0700
Change-Id: I247a95e81192c423ad6e5262dd5563f78f442f35
Original commit hash: 89bf26eacf626bcac90594d447ceb184c0e943a3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 97e2886b2d1d63dd2d7e1bd16ba56d6ecb71c1de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 11:01:43 2022 +0530 
-------------------------------------------------------------------------------- 
Catlow: Support Catlow new CPUDID info.

Hsd-es-id: 15010918823
Original commit date: Thu Mar 17 19:05:25 2022 +0800
Change-Id: I92c53779ab8f0019703b62f28a940d132b185213
Original commit hash: 0cfbf9ec6154175afd9c758ff734b742a2557602

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.inf

================================================================================ 
Commit: fe870d664f35df9d6902440dcd8c3524d29d083f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 11:01:35 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.181

(cherry picked from commit daac538e19d2cfff78c7b5390a648a6d14ab0b6f)

Tue Mar 22 05:38:38 2022 +0000
Original commit date: Tue Mar 22 05:38:38 2022 +0000
Original commit hash: e3e3859b34595823e044c286e88a3ea78b119bea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2f61d528350cbe115b69488bac500be17dbe28ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 11:01:17 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3131_00

Hsd-es-id: N/A
Original commit date: Mon Mar 21 08:59:31 2022 -0700
Change-Id: I81244d3ff528345218a9626217c00561fb376b3a
Original commit hash: b2285752744c3357604c4b2ad70835ddc2bf6078

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7ef8081bd7920c9024a260c7331e27eda576d185 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 11:01:13 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL-S] Usb4HcMem: Fix an issue about NULL pointer

Correct the check of NULL pointer in DEBUG().

Hsd-es-id: 15010912861
Original commit date: Mon Mar 21 17:26:39 2022 +0800
Change-Id: I6da0468734113dfc73ef2e14b3adb198e60a9bba
Original commit hash: e4f152c41a46614a01f9ab2d070d0a4c8bc3f41b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HrSrvLib/Usb4HcMem.c

================================================================================ 
Commit: 718f6a346bb02e6fdf3d4eacab6942bbf5e60c1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 11:01:08 2022 +0530 
-------------------------------------------------------------------------------- 
Support ADL with RPL X-comp BIOS - ALC245 Codec Configuration

Add IsAdlSNative variable to control setup item display.
Use PcdIsAdlsNative to control verb table loading.

Hsd-es-id: 15010842903
Original commit date: Tue Mar 15 17:54:55 2022 +0800
Change-Id: I39219975db7a353b19c7c307a946f43f1f2502b2
Original commit hash: 0a7e0d36559f91b4fd334f7e9d530d16acf8a0b7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: e8c0d8e205fa7d9d7156063fc85f82aa6ae3aade 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 11:00:55 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3127_00

Hsd-es-id: N/A
Original commit date: Sun Mar 20 08:49:44 2022 -0700
Change-Id: I135b7698748d66b5ae5a7a451dc7c1ac947006cd
Original commit hash: 1f91f1242fd6ba41d2e1e5344e4a52634936dc5e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 93db6480bb1c74dfd31951b834dcca4d32f51bba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 11:00:51 2022 +0530 
-------------------------------------------------------------------------------- 
Integrate ADLP GOP V1050

Hsd-es-id: 16016119591
Original commit date: Thu Mar 17 21:00:00 2022 +0530
Change-Id: Ia9663a814bc0950b536172e1e224eda046d01b94
Original commit hash: 457632cd357553fed9cffefb38d2e389f2698262

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: a7820787528a3bc0ef62ee9bcf3c8651844fd7f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 11:00:48 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Mar 20 08:27:23 2022 -0700
Change-Id: I4a6e69d5ce63a479e5b261ad9e665b485d80c5ab
Original commit hash: 2d63d7a2cb86e39970d4a5390906a6a6df5b9d7b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6da145c09ac0450f0285cb48d79d0d51f88c2475 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 11:00:44 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.180

(cherry picked from commit cbdeedc3f3fd647c95820cdbba6e3515eb250323)

Sun Mar 20 14:15:26 2022 +0000
Original commit date: Sun Mar 20 14:15:26 2022 +0000
Original commit hash: 2fa59b0d1e6ee0eec75576d8c496417fdb188b86

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 86112227959f34cf592392c5266fde8e0ab35720 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 11:00:40 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010906190][LP5] Use 8 bank mode by default

[Feature Description]
Use 8 bank mode by default

[Resolution]
1. Change Lp5BankMode to 1 by default in BIOS Setup/SaSetup.hfr.
2. Change Lp5BankMode to 1 by default in mini BIOS.

[Impacted Area]
LP5 Bank Mode

[Register Impacted]
MC, PHY, DRAM

Hsd-es-id: 15010906190
Original commit date: Sun Mar 20 16:40:18 2022 +0800
Change-Id: I17ef64f085fb931dce0b2632872096e2f607ef24
Original commit hash: f4f05e6e0f59d618e2ec7a902b496f1206dc0543

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 2dac683d1230e1d33a3ca1ef32b7c7f781295d17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 11:00:32 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3126_00

Hsd-es-id: N/A
Original commit date: Sat Mar 19 08:54:10 2022 -0700
Change-Id: Ibc7d8584930c83bbd895d43f0988c1982f34d8c5
Original commit hash: c30d66c4d90933dfd329df9c2cdd67ba7c89051f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c9afe8b01e9e4c38243e0d90f6a04c62da893510 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 11:00:29 2022 +0530 
-------------------------------------------------------------------------------- 
[RPLS] Fix SetSecLevel calls

SetSecLevel return status has boolean type.

Hsd-es-id: 15010894329
Original commit date: Thu Mar 17 14:16:19 2022 +0800
Change-Id: If73d3706bacc37cc12233aa0a1c5c47009c741fe
Original commit hash: 5deaa4eaf40fcbb9cc26a47f3622070f3a1b9325

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Tbt/Library/Private/PeiDTbtInitLib/PeiDTbtInitLib.c

================================================================================ 
Commit: fe908ce52a7ed878938e46ebb1811a0aef2405b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 11:00:21 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Mar 18 19:13:27 2022 -0700
Change-Id: I5dcdb6337bae66da822ef4d5ac771f51c429e2d1
Original commit hash: a1b29318229d4b730ad2a8ed56a231ec5ca62410

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 89895e330e69df53d89d43a941e95a57fbd911f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 11:00:17 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] AMD NAVI (upstream/downstream design) dGPU always keep ON problem

Add GPIO support for PEG1

Hsd-es-id: 15010817326
Original commit date: Fri Mar 4 07:32:58 2022 +0530
Change-Id: I8d5ef76addb65cb2c3d851bf55f19aae6c1e9e2a
Original commit hash: 80d268503cd8340606f79f7d9317432635c41ed3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsInitLib/PeiHybridGraphicsInit.c

================================================================================ 
Commit: be430eb20beebe341ff943a03f27af867db78d38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 11:00:10 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3125_00

Hsd-es-id: N/A
Original commit date: Fri Mar 18 08:50:41 2022 -0700
Change-Id: I5fd28d6b32c235a4ce8600ab82a02639c8fa411b
Original commit hash: d986aec1a6b6411df5561abc3e6b4123c216ba88

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c79c6160a9bff960a74950b0596764bff9257052 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 11:00:03 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.179

(cherry picked from commit a3ba70274dc8d4314a7593e2dd13a74d809e9cb8)

Fri Mar 18 13:49:41 2022 +0000
Original commit date: Fri Mar 18 13:49:41 2022 +0000
Original commit hash: 56cb244ce526127bfb808844e35b5722086ca54b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e60ac99eaab0fd92e1986755aad20e586d48a4bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:59:58 2022 +0530 
-------------------------------------------------------------------------------- 
[ISE][15010895748][CTE] Static timing for pass CTE gate test

[Features/Issues]
Static timing for pass CTE gate test

[Changes]
1. static timing in MrcPhyInitDqStaticDig2
2. additional TAT
3. clkalignd0piclkpicodeoffset to 2 for 5600, and 4400g2
4. bg mode fixes
5. set Lp5 to 8-bank mode

Hsd-es-id: 15010895748
Original commit date: Fri Sep 24 12:02:26 2021 +0800
Change-Id: Iea3dead08862666f9f84d6527702436d20e0f868
Original commit hash: ad963d166863536caad3905129f261a4a0ef1fa5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 54637d5038cd87694edd5b151828367c4831cd6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:59:54 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Fix usage of external buffer

Hsd-es-id: 18020908819
Original commit date: Thu Mar 3 11:19:45 2022 +0100
Change-Id: I252c8029450eba48a068dbb8992206f696ecfe3d
Original commit hash: 9243460d02b4110cc160e46b5fc2d06c651255ee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Spi/Dxe/SpiSmmStub.c

================================================================================ 
Commit: 25d5300d652028abf7310e3ef3a38ce6c9e8b441 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:59:50 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL] Clean up MTL: Remove MeteorLake relative code.

Hsd-es-id: 15010855773
Original commit date: Thu Mar 17 17:33:37 2022 +0800
Change-Id: I13058afaa4247eb8057901dd65bd2b1b47b72ef2
Original commit hash: e95ce50db74bbde13d6884e661774e28c10b15dc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchExtendedBiosDecodeRange.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer2.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInit.c
ClientOneSiliconPkg/SystemAgent/Include/MemInfoHob.h

================================================================================ 
Commit: 9ff23a548fb4740b076eacff699f796cabbcd3d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:59:47 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.178

(cherry picked from commit 39ed17271b2eec97af40e5772ef76d1163dec8d8)

Fri Mar 18 08:36:23 2022 +0000
Original commit date: Fri Mar 18 08:36:23 2022 +0000
Original commit hash: 608f696e8cd9bab58bc8ce88b539d3d9c6ac8b3c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a3a73129ad4ebe5f6ad92a326a7b503f30b43c51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:59:44 2022 +0530 
-------------------------------------------------------------------------------- 
[ISE][15010896597][RPL-P][CTE][LP5] CTE bgmode enabling

[Features/Issues]
1. ENCODE - DECODE checker failed
2. SDLEN_RCVEN_TIMING issue:
ispid_ch0_ph0_rank is toggling between R0 and R2 and PHY is applying different timing settings. This causes data corruptions.

[Changes]
1. disable ExtendedBankHashing in 16Bank/bgmode
2. change duplicate_spid_rank to 1

Hsd-es-id: 15010896597
Original commit date: Thu Mar 17 17:45:48 2022 +0800
Change-Id: I21e2e75f23cd60e593f899482399c35872de0f6d
Original commit hash: 57f08f050e9b68c2b3bfb91f74712fc2ebed67c5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c

================================================================================ 
Commit: d63798c38d22d3ab8ea37aa0556d9b4ad4579555 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:59:41 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.177

(cherry picked from commit 5f0951370e9529c58f917e23695ce73295c9d972)

Fri Mar 18 08:17:18 2022 +0000
Original commit date: Fri Mar 18 08:17:18 2022 +0000
Original commit hash: 713d5ffff9f3553366ca5d62358d567643f2ee07

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d9f08b5c9f12d764b8534577f6a3e4459e9fc495 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:59:38 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL] Isolate ADLP/RPLP only code with PcdRplpSupport and PcdAdlLpSupport.

Isolate RPLP/ADLP with PcdRplpSupport/PcdAdlLpSupport.

Hsd-es-id: 15010791366
Original commit date: Wed Mar 2 18:43:05 2022 +0800
Change-Id: I2476cf2f420da7b6c21734cd8964e432997e8be3
Original commit hash: 052c093c28c0659c8540250c1bcd529689291c59

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
AlderLakePlatSamplePkg/Setup/CpuSetup.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/PeiDxeSmmCpuPcieInfoFruLib.inf
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.inf
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieHsPhyInfoLib/PeiCpuPcieHsPhyInfoLib.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieHsPhyInfoLib/PeiCpuPcieHsPhyInfoLib.inf
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.inf
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PeiDxeSmmPchInfoLibAdl.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitFsp.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitTcss.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf

================================================================================ 
Commit: aa330709dfaa590d62d54ab3671145450530afca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:59:29 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.176

(cherry picked from commit 84362db84b9891d015214285e959396f2a201229)

Fri Mar 18 05:36:12 2022 +0000
Original commit date: Fri Mar 18 05:36:12 2022 +0000
Original commit hash: 2d8c7a3cfb3cbdd022951a8f9628e8bf143c3e14

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 713e5f2731e59545ccbe23a4f23cea958a10e135 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:59:26 2022 +0530 
-------------------------------------------------------------------------------- 
[Catlow] Fix Catlow external builds failure

Catlow will snip off below section which is under RPLP tag and some declarations
get snip off but in other places not:

CPUID_FULL_FAMILY_MODEL_RAPTORLAKE_MOBILE
EnumRplJ0 = 2,
EnumRplQ0 = 0,

This change is to change above section under RPL tag.

Hsd-es-id: 15010900392
Original commit date: Fri Mar 18 10:40:56 2022 +0800
Change-Id: If92bdace6b69ffc90d65ba9c6cb954d0f97f2043
Original commit hash: c08dfe85f484e4a326576fd9e77a724750572d92

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Include/CpuGenInfo.h

================================================================================ 
Commit: 4f58e7b277649b3bc6780eda36579d126095488c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:59:22 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL-S][RCR]Disable Discrete TBT support and VMD support with RPLS PERF build for responsiveness regular test.

1. Disable Discrete TBT support for RPL-S Native board.
2. Disable VMD support for RPL-S.

Hsd-es-id: 15010877622
Original commit date: Mon Mar 14 19:06:38 2022 +0800
Change-Id: I0f30d6dd1a3179cfaed1697ca6ac4b0a8233d2c6
Original commit hash: 97fc1f37e4fbeb72f67e7cda170a1273898405a4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 658034259650ca71f3274e9bfc1c2fdb6c8a5ca1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:59:16 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.175

(cherry picked from commit 571d5dce3a70117f436bcdbc7711a85ad73f4c76)

Thu Mar 17 16:47:16 2022 +0000
Original commit date: Thu Mar 17 16:47:16 2022 +0000
Original commit hash: ff64656d764382ad94768b23ba2a9d6e49343608

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1f329ce2152739e97ef3d581b92bb33cbb6c2c2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:59:13 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3124_01

Hsd-es-id: N/A
Original commit date: Thu Mar 17 09:20:14 2022 -0700
Change-Id: I99655596b32fc618470565ff32b1f5967f1773a7
Original commit hash: 847430925366aec2d705ef15594b9e512153f057

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7c148d21f48b3fa386f7bfd07e8957c75631460c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:59:10 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3124_00

Hsd-es-id: N/A
Original commit date: Thu Mar 17 09:00:25 2022 -0700
Change-Id: I60a325dd3db2a132f5e94e9441cde8c35980882f
Original commit hash: 8e5a73a092ec3a55b8c40e039c310e479be7784e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5d60f104916eac273c18d3f6f52fe9e520bbf145 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:59:01 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL][MebxFeaturePkg:Remove OEM Debug Configuration submenu.

Removed OEM Debug Configuration menu along with it's options as they are no longer used.

Hsd-es-id: 18020932844
Original commit date: Fri Mar 4 12:01:34 2022 +0100
Change-Id: I961f5f4842d2be76c0809a48612d298d3fa2c8b2
Original commit hash: d00cbd30dac31048dbbf1600466bf6926699ed9c

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSettings.c
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.c
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.inf

================================================================================ 
Commit: 6c622322150d3d97dff6c361afbba3127dbd603a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:58:58 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Supported eSPI devices fix

Fixed invalid condition on supported device under CS#1 for eSPI.
All SoCs and PCHs support two devices under eSPI.

Hsd-es-id: 15010818354
Original commit date: Thu Mar 10 13:48:51 2022 +0100
Change-Id: Ib02bddf0802ba812c5266c6cc9de85bd9bf0dafe
Original commit hash: 7d36ca4019e80979dc424e1a0f5b3ee1a85bffc5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Espi/Library/PeiDxeSmmEspiLib/EspiLib.c

================================================================================ 
Commit: bdaaca3e2556e32a8df2499eb44a8cd257a63408 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:58:55 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL-P][LP5][DDR5]Board support #2

Add board name string for RPL-P LP5 & DDR5 RVPs.

Hsd-es-id: 15010895225
Original commit date: Thu Mar 17 14:49:24 2022 +0800
Change-Id: I9855e7fbb5d384758679a36651abf153828a360d
Original commit hash: 80e0e0f979529e8ca4aaaf6e5ca864aa5f813ff9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c

================================================================================ 
Commit: a160660fbad0cd46f74b0aa3c6c669b4fbcc17e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:58:52 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.174

(cherry picked from commit ab89618a1dc5dcc55bd7dcad3dff91506644ab0e)

Thu Mar 17 07:17:10 2022 +0000
Original commit date: Thu Mar 17 07:17:10 2022 +0000
Original commit hash: 3c27fa62b1431b6ecb9a68aad38a3a9f870fe6fa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 866ab0b13f45a84be8ad027558507fb610d031cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:58:46 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.173

(cherry picked from commit be7e83ecea888eca96e04435f52e6bd54b518eb4)

Thu Mar 17 03:39:55 2022 +0000
Original commit date: Thu Mar 17 03:39:55 2022 +0000
Original commit hash: 0d63749fda3f9ee1212e83f07821516f31a09a3e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 54c2ac2fb06befc91865d0da2d58331ab9c5d9bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:58:43 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010889477][ADL-S DDR5 CAMM] SAGV update for CAMM 2DPC

[Feature Description]
SAGV update for CAMM 2DPC

[Resolution]
SAGV update for CAMM 2DPC
2000 G2, 3200 G2, 3200 G2, 3600G2.

[Impacted Area]
ADL-S DDR5 CAMM 2DPC SAGV

[Register Impacted]
MC, PHY, DRAM

Hsd-es-id: 15010889477
Original commit date: Thu Mar 3 16:42:05 2022 +0800
Change-Id: Ib9e7b173725c781453748a4d309886b659fe8e1d
Original commit hash: 5e8c44e24483622d67176b4c3308ee83da87d099

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: c3749888adc7aad0c371268a449b9282ba5854d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:58:37 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3123_01

Hsd-es-id: N/A
Original commit date: Wed Mar 16 09:18:44 2022 -0700
Change-Id: Iba62553d7390fd979188183788c456e5808dd830
Original commit hash: e113633b442870465ca38032117b78043e7071a2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e7aaff952c80ec0c45a23f5090d3529526b28190 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:58:34 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3123_00

Hsd-es-id: N/A
Original commit date: Wed Mar 16 08:50:48 2022 -0700
Change-Id: Ic45cb506eeaa291e8f4e9d756c6633faef8649c6
Original commit hash: 2b856fc8c5ec4b70c10cae1cad45b9c8d7fab0ed

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b29c09d2ddbde065028115fc0900d4be0274d37b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:58:31 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.172

(cherry picked from commit a36f9eb3d58dc289dca36a2929b38feb9f8db3f0)

Wed Mar 16 12:51:00 2022 +0000
Original commit date: Wed Mar 16 12:51:00 2022 +0000
Original commit hash: f3d9378413fe340de4ee5a7ec21fb4625c6f31be

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5e53a734a8c91c27ef38ff3fecffe4bfee9b5d5e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:58:28 2022 +0530 
-------------------------------------------------------------------------------- 
[RPLSBGA] Update the IsSbgaSkuSupported () for the RPLSBGA support

Hsd-es-id: 15010878828
Original commit date: Tue Mar 15 14:31:29 2022 +0800
Change-Id: I26e4d5bb3d95f006cc058745b49004fd08329a62
Original commit hash: c7483d4d1f2f4963c5fcf858df31578c3d8a2961

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 34143ab01de797833196266f57d04d019cd8c05e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:58:25 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL] Optimize Config Block Print

1. Reduce "-" number to 2
2. Remove \n
3. Remove " " at begin
4. Remove " " from " :" or " :"
5. Remove the entire line of Print End
6. Remove Begin

Hsd-es-id: 15010777451
Original commit date: Tue Mar 15 21:54:54 2022 +0800
Change-Id: Ic5dca939a2988f8f2ac4e63a21e35526edfecfd5
Original commit hash: a385756db09bda2698f225207a6224ac37d99785

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
ClientOneSiliconPkg/IpBlock/Amt/Library/PeiAmtPolicyLib/PeiAmtPolicyLib.c
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviPolicyLib/PeiCnviPolicyLib.c
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviPolicyLib/PeiCnviPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiPolicyLib/PeiEspiPolicyLib.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaPolicyLib/PeiFusaPolicyLib.c
ClientOneSiliconPkg/IpBlock/Gbe/LibraryPrivate/PeiGbePolicyLib/PeiGbePolicyLib.c
ClientOneSiliconPkg/IpBlock/Gna/LibraryPrivate/PeiGnaPolicyLib/PeiGnaPolicyLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen12/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPolicyLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgePolicyLib/PeiHostBridgePolicyLibVer1.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsPolicyLib/PeiHybridGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehPolicyLib/PeiIehPolicyLib.c
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLib/PeiIpuPolicyPrint.c
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshPolicyLib/PeiIshPolicyLib.c
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshPolicyLib/PeiIshPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyCommonLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiP2sbPolicyLib/PeiP2sbPolicyLib.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiPchDmiPolicyLib/PeiPchDmiPolicyLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpPolicyLib/PeiPcieRpPolicyLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyCommonLib.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PeiPsfPolicyLib/PeiPsfPolicyLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStoragePolicyLib/PeiHybridStoragePolicyLib.c
ClientOneSiliconPkg/IpBlock/Rtc/LibraryPrivate/PeiRtcPolicyLib/PeiRtcPolicyLib.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataPolicyLib/PeiSataPolicyLib.c
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsPolicyLib/PeiScsPolicyLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoPolicyLib/PeiSerialIoPolicyLib.c
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusPolicyLib/PeiSmbusPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiPolicyLib/PeiSpiPolicyLib.c
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLib/ITbtPrintPolicy.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyPreMemLib.c
ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiTelemetryPolicyLib/PeiTelemetryPolicyLib.c
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcPolicyLib/PeiThcPolicyLib.c
ClientOneSiliconPkg/IpBlock/Thermal/LibraryPrivate/PeiThermalPolicyLib/PeiThermalPolicyLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubPolicyLib/PeiCpuTraceHubPolicyLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiPchTraceHubPolicyLib/PeiPchTraceHubPolicyLib.c
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnPolicyLib/PeiTsnPolicyLib.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbPolicyLib/PeiUsbPolicyLib.c
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdPolicyLib/PeiVmdPolicyLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdPolicyLib/PeiVtdPolicyLib.c
ClientOneSiliconPkg/IpBlock/Wdt/LibraryPrivate/PeiWdtPolicyLib/PeiWdtPreMemPolicyLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPreMemPrintPolicy.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
ClientOneSiliconPkg/Product/AlderLake/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/Product/AlderLake/Library/PeiSiPolicyLib/SiPrintPolicy.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/PeiSiPreMemPolicyPrint.c
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c

================================================================================ 
Commit: b6ef44b62ca126c2847ddd847f319c77ea3b56aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:58:21 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL-S] Update Blurtooth Driver to REL 3.4.5

Updated UEFI BT 3.4.5 to RPL-S

Hsd-es-id: 15010874881
Original commit date: Tue Mar 15 14:07:11 2022 +0800
Change-Id: I7778d7f23a7950ef88ab245648f1f8e664da489a
Original commit hash: bcc946899f3dd963ea8e8b63e3be10c21fe49be0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 7e747884514b0f09f401ba4d529f401477613173 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:58:15 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3122_01

Hsd-es-id: N/A
Original commit date: Tue Mar 15 09:41:11 2022 -0700
Change-Id: Ifec71ade3227e60fd6247eafeb38c5851aa2bdcf
Original commit hash: 3b1150eb156da759d060414b3f2d28334191eab6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 91f5b2cbc81f24c2419cd8b3ff2db47a8ba1c9b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:58:11 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3122_00

Hsd-es-id: N/A
Original commit date: Tue Mar 15 08:53:07 2022 -0700
Change-Id: Ieb15e4b566acd51588d225cb208ea8eca81bbd8f
Original commit hash: 6c2e02fcbfb464ee4f22be6f044286e7801863e0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6f5d0ce8bfc7eb9e8cbf9141e473ec62be5dcf9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:58:08 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.171

(cherry picked from commit f27d3f5d6effe5d7e014202ef108017220a61e59)

Tue Mar 15 14:51:40 2022 +0000
Original commit date: Tue Mar 15 14:51:40 2022 +0000
Original commit hash: 47e5fc2cfb5aae2084f0ef0feeb9cbf83e33f699

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 83ffa54616cf786373a0f3a116f98c9da9f69a16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:58:05 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL][22014757140] Reduce Code Size for Advanced Memory Test implementation

[Issue/Feature Description]
Code size reduction needed for PPR and Failure Detection algorithm
[Resolution]
Remove unecessary debug messages, and reduce size for others

Hsd-es-id: 22014757140
Original commit date: Tue Mar 8 16:11:14 2022 -0800
Change-Id: I8cb3b98e7e68153e1a5fa64a1daa6541d0b1a98a
Original commit hash: 043f7e71144d2c02b273a8ac6f22fb45f6604fe2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPpr.c

================================================================================ 
Commit: 24d2e4c3dde8d36682443b8401b880fcf6e20183 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:58:02 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-M] Enabled Energy Efficient Turbo default setting

Hsd-es-id: 15010877392
Original commit date: Tue Mar 15 12:14:16 2022 +0530
Change-Id: Iee15828457d981b87d8db00a73bce5cd28e611d4
Original commit hash: 74fec255eb1c55e09ee705be3ad98ee84a0f4ab3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Include/AlderLakeMRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Include/AlderLakePBoardConfigPatchTable.h

================================================================================ 
Commit: ebc2cfd42e7ee1e77d61b8577da06581712dfb58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:57:59 2022 +0530 
-------------------------------------------------------------------------------- 
ClientoneSiliconPkg/PMC: Clean up the Pmc Bclk relative code in PMC IpBlock

The structure BCLK_CONFIG doesn't be initialized and used, remove it.

Hsd-es-id: 15010855145
Original commit date: Sun Mar 13 23:28:50 2022 +0800
Change-Id: Ia1a692a74cc84194c09b47ede4d97a627b00a469
Original commit hash: e6806bb2f53c46df1ea0af54781f658b3773256d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Pmc/PmConfig.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PeiPmcPolicyCommonLib.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyCommonLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyCommonLib.inf

================================================================================ 
Commit: b22332ec8a62da2ab28d6630902d5cb738df2276 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:57:55 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.170

(cherry picked from commit 5abe64442adcff1ab5ea759b23fd9cbf48f16ed0)

Tue Mar 15 10:00:54 2022 +0000
Original commit date: Tue Mar 15 10:00:54 2022 +0000
Original commit hash: 6cf92a3d9674dea45bf62480cddd881eaed98bfd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e29f8400c022340dd0d3426db838b9326d29780b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:57:52 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL] Added reserve bytes on SetupVariable.h

Hsd-es-id: 15010858504
Original commit date: Mon Mar 14 02:06:15 2022 +0800
Change-Id: Iafeadd76777d9ca63d1d2982fee4ad5ea719953a
Original commit hash: 1f6f9e1f24bd9dcd138ae449cabcafaad6357034

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h

================================================================================ 
Commit: 39411107e35dcd3367bbe06c4502246fbda249a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:57:49 2022 +0530 
-------------------------------------------------------------------------------- 
Support ADL with RPL X-comp BIOS - Native ASPM support

Revisit the code change : Change If64ff6ed: [RPLS]Enable native ASPM by default
To have
ADL - Native ASPM disabled by default
RPL - Native ASPM enabled by default

Hsd-es-id: 15010842846
Original commit date: Wed Mar 9 16:44:06 2022 +0800
Change-Id: I4bbf4c984b7b400db1ece740ac559178128fa9eb
Original commit hash: 2a2fc5ae157a17553e96621ac2ce3c2c7694cc94

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 234b545bcf343779e3014eba9743254eb57ba6c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:57:46 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010868521][ADL-S ADL-P | DDR5] Disable the Tx period retraining for each SAGV point before training starts.

[Feature Description]
  Disable the Tx period retraining for each SAGV point before training starts.

[Resolution]
  Need to disable periodic retraining in phy init at the beginning of each SAGV point in MRC.

[Impacted Platform]
  DDR5

Hsd-es-id: 15010868521
Original commit date: Fri Mar 11 17:42:16 2022 -0800
Change-Id: I7aa6301fb9e78103466d1b91c341624e6b1ed68f
Original commit hash: 2851773dc55261726f0cd8408bb251fe621b4586

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 293c4be9b7dff454c0b1b0c2da19c7e5f5b9eaa4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:57:37 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: Update the path of SpiFvbServiceSmm.inf in edk2platforms

The Flash/SpiFvbService/SpiFvbServiceSmm.inf is in edk2platforms repo and
has been moved to another folder of edk2platforms in the upstream branch.
Update the path of this SpiFvbServiceSmm.inf implemented in edk2plarforms.
The new module uses different PCDs. Make the PCDs value used by new module
the same as the PCDs value used by the previous module.

Hsd-es-id: 15010874203
Original commit date: Fri Mar 4 14:50:46 2022 +0800
Change-Id: I59bb2f3ca871d0dfa4ecfa63c58e555eee266986
Original commit hash: 0ff32717f591c6476a593fad52e8cf914dbcc497

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapEmbeddedInclude.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeAdlN.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeGcc.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeGccAdlN.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
AlderLakeOpenBoardPkg/Include/Fdf/FlashMapInclude.fdf
AlderLakeOpenBoardPkg/TigerLakeSimics/OpenBoardPkg.dsc
AlderLakeOpenBoardPkg/TigerLakeSimics/OpenBoardPkg.fdf
AlderLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: 7e14b5ea1eb9442b8337f9dc6ce5dac9bd8ffa9c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:57:34 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL] Clean up GetPchMaxSerialIoI3cControllersNum () relative code.

Clean up GetPchMaxSerialIoI3cControllersNum () relative code to reduce pre-memory/FSPM FV size.

Hsd-es-id: 15010855767
Original commit date: Fri Mar 11 18:07:19 2022 +0800
Change-Id: Iab544c005ce07a8dd5e5a6914a391b3b001794ca
Original commit hash: d0bdd5f71abeda16dcc0e7da14239c19817bff23

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/Include/PchBdfAssignment.h
ClientOneSiliconPkg/Fru/AdlPch/Include/PchLimits.h
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
ClientOneSiliconPkg/Include/Register/SerialIoRegs.h
ClientOneSiliconPkg/Include/SerialIoDevices.h
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioNativePads.h
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLib.c
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshPolicyLib/PeiIshPolicyLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Library/SerialIoPrivateLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/Library/PeiDxeSmmSerialIoAccessLib/SerialIoAccessLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/PeiDxeSmmSerialIoPrivateLibVer2.inf
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/PeiDxeSmmSerialIoPrivateLibVer4.inf
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI3cNull.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoI3cLibNull.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitPrivateLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoPolicyLib/PeiSerialIoPolicyLib.c
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h
ClientOneSiliconPkg/Pch/Include/Library/PchPciBdfLib.h
ClientOneSiliconPkg/Pch/Library/BasePchPciBdfLib/PchPciBdfLib.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchSerialIoDxe.c

================================================================================ 
Commit: 3ef22cf55168cbc13a6aaebadd8cbe6b1cb7cd5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:57:31 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Mar 14 17:06:55 2022 -0700
Change-Id: I67bcd2f8cfa4d5860a15342b201cf8833b194bf9
Original commit hash: c0d22938b346695effb0cded9782b9aecc4d101c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 83c6d532166abc54b482c4f3171b1386d8a4902d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:57:22 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3121_01

Hsd-es-id: N/A
Original commit date: Mon Mar 14 09:11:43 2022 -0700
Change-Id: I17eecd5ea8394a7fd8b629af388c7fd5d81b53d2
Original commit hash: a50a82d999d4a7eb8318582c393a9f39c9d96d48

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ef4be557df1dbee6f89ee7e609abdd148a7a8989 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:57:19 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3121_00

Hsd-es-id: N/A
Original commit date: Mon Mar 14 08:50:59 2022 -0700
Change-Id: Iabbcd588d8c959543fdf6de9d18bb3f21e9d0364
Original commit hash: f9341ba3669fd8a064997211d1a174f957d5b5d1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2bb3205aea559f0a5342d473ac9a8d6b36357bc3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:57:16 2022 +0530 
-------------------------------------------------------------------------------- 
RPL S HSPHY Gen5 Tx Preset 7 test pass with low margin at Compliance Tx Preset test

Hsd-es-id: 22014755185, 22014755185
Original commit date: Mon Jan 31 17:20:04 2022 +0530
Change-Id: I72d6f1ca1055e035cba97c0d0ea1524ba62579f4
Original commit hash: 9f996bff208a132d71e41cf56077f20376cda770

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: ee11780631094f5970ad2124c2848eb90938912c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:57:13 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL] Clean up the redundant code to re-fill in the ConfigBlock Default value with 0

Clean up the redundant code to re-fill in the ConfigBlock Default value with 0.

Hsd-es-id: 15010763145
Original commit date: Thu Feb 24 17:00:12 2022 +0800
Change-Id: I9b684f33ecd607fe1166a6a217b2948172357ed2
Original commit hash: 91508680bf98a21e50cb56ad8d7031ad8a5f8779

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyLib.c

================================================================================ 
Commit: b576fcf4929d4fb383776052d2db2747d3276fee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:57:04 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3117_01

Hsd-es-id: N/A
Original commit date: Sun Mar 13 09:06:27 2022 -0700
Change-Id: I7f9b96755f85051655368dcc2939ac9a3ddeb3d8
Original commit hash: dc145f7b84a1544ee5d067a64d521591bf275e59

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: db604350257f1ed0847f46efdb0d1c64a72f7977 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:57:02 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3117_00

Hsd-es-id: N/A
Original commit date: Sun Mar 13 08:48:16 2022 -0700
Change-Id: I47ca2ed16dc2fcff6aa8b2531c9559831f17e6a0
Original commit hash: 6c1d2da4eb98b8363642608331c7ec2d45a7ca09

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 73884b9d89d927fb99e61ecafc9af9bf5b2a6fb8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:56:59 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3116_03

Hsd-es-id: N/A
Original commit date: Sat Mar 12 18:50:04 2022 -0800
Change-Id: Ia0769e784e293967ec996f9bac250ccaf17d6fa4
Original commit hash: 00a4f819f408bc2a3b1e919129ab0a6136ba789d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 88e341754fa6ab291302e19cac1129b5bbefd03a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:56:56 2022 +0530 
-------------------------------------------------------------------------------- 
RPL: Fix system reboot after every G3

Hsd-es-id: 1309629699
Original commit date: Fri Mar 11 11:50:38 2022 +0800
Change-Id: I31adb3db80412e02ae5df83c82bbc36640065901
Original commit hash: 668087dd7b7dc8ffc630d49e7c9b4d490231781a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/PeiCpuInitFruLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h

================================================================================ 
Commit: 1a30dc060dc86eaa31a941d503ef4dc3e700ea4f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:56:52 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3116_02

Hsd-es-id: N/A
Original commit date: Sat Mar 12 16:56:42 2022 -0800
Change-Id: Ic07b40954caaf1eaa6414695a9672a16694ab974
Original commit hash: 59a17a518e4dce458ff177bef1961e26a6b5d268

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1afb1c1fd3c3eb2bddf41f490bd15852be9e0482 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:56:50 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Mar 12 15:17:23 2022 -0800
Change-Id: Ic3a4c555362f0fdf2cf41d679a8cb05ff35e29dd
Original commit hash: 76ff637aae2d4569805a5ae928a6e0586dbdf1e2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 415486a7b555c905546f4b8adecaaa996aa07149 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:56:44 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3116_01

Hsd-es-id: N/A
Original commit date: Sat Mar 12 09:08:28 2022 -0800
Change-Id: Ia2e19f1264e708fe4c67a1fb37cc2411aa5e8ef4
Original commit hash: d3a6f15f72b070ff7c98c5ec5cde71c6ff73e51f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 315c9c72cbe93a7fa7176a95b66251ca64c36941 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:56:41 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3116_00

Hsd-es-id: N/A
Original commit date: Sat Mar 12 08:49:40 2022 -0800
Change-Id: I4ad0ec31710b656ad6bdf27aa44c391f8de45132
Original commit hash: f0e95f7a921672e1f36e911d83217b8b8718a93d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6cf9cadc7a58e455950e53a36da11c23c6733e69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:56:35 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3115_01

Hsd-es-id: N/A
Original commit date: Fri Mar 11 09:22:18 2022 -0800
Change-Id: Ieeef759802d3892fd895255760d7f30b136b452f
Original commit hash: 6fe974658676fc768c043b0deb85dc003e5e1c47

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 05e893e7d1861defcb39d168b5c307fbf4aec914 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:56:32 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3115_00

Hsd-es-id: N/A
Original commit date: Fri Mar 11 08:49:31 2022 -0800
Change-Id: Ieaa25aa0d9cbdf53edbcfcaedf8924fad204c8c1
Original commit hash: 6374094f499dfc6a28a0ade5261ea13363c36555

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a69eb99fde4f4af7673ebd4c7e3972b8af1601a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:56:27 2022 +0530 
-------------------------------------------------------------------------------- 
Fru/AdlPch: External release BIOS code is wrong on HDA and PCH

Change : Removed tags.

Hsd-es-id: 15010860822
Original commit date: Fri Mar 11 13:21:15 2022 +0530
Change-Id: Iebd91452ebd4db065cedf0001db992f282b535c8
Original commit hash: 2bc9ebdc26417fc97c17423ff319eeffe8bca170

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/HdaSocLib/HdaSocLib.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchSmbus.c

================================================================================ 
Commit: 6e695e59ef81dc01a1d4f070ec42f5be6638d3e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:56:24 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: Code clean up for MrcDqDqsSPD

Hsd-es-id: 15010835168
Original commit date: Thu Mar 10 13:44:08 2022 +0800
Change-Id: I5bea88d59d09c0655fa58b20881c0ad354036fa5
Original commit hash: 651d905f2aaa602c22a197f32cc22eb51ae11793

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/AllStructPCD.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/RplPDqMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/RplPDqsMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/RplPSpdMap.dsc

================================================================================ 
Commit: 2b69d7ac8bc36954e448af2f16a7d6194c0e9303 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:56:21 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Move AutoArbSvnCommit timing back to EndOfDxe callback.

[issue]If AutoArbSvnCommit happens after BIOS update which increasing ACM ARB SVN while BIOS needs a rollback later (before EndOfDxe), system will never boot after recovery because the old ACM has a smaller SVN.

[solution]Move AutoArbSvnCommit timing back to EndOfDxe callback.

Hsd-es-id: 15010774589
Original commit date: Thu Mar 10 14:38:12 2022 +0800
Change-Id: Icf9796bea279a61774f9417b5f6488e0af2a6af3
Original commit hash: 7d85d8cbc0318fd1c9a5a74c96bc250810425918

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeMePolicyUpdate.c

================================================================================ 
Commit: b63016e15c710aea77781678aa25d48a3be4dec3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:56:18 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.169

(cherry picked from commit 066efb5e253fd21c3c8e601b10127ad41251e113)

Fri Mar 11 05:48:28 2022 +0000
Original commit date: Fri Mar 11 05:48:28 2022 +0000
Original commit hash: 3d13e61bdab54b5a7950bcafcc3dc9adcca2036a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ba21c8f74218e4fa54fb8a2421d676f9a274eb42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:56:12 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] CpuPcieWaitForHwEqDone() times out when Gen3 device is attached, adding ~300ms to boot.

Hsd-es-id: 14016217948
Original commit date: Thu Mar 10 16:36:02 2022 +0530
Change-Id: I96cdc5835a05f2ea4112b027702acb7a0b6543f6
Original commit hash: f345f4e6541db3e3e3c577047c906489d33bf3c2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: 22a3aa471545b8a14577485eaf16396c790b28f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:56:09 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Mar 10 14:02:26 2022 -0800
Change-Id: I16ea3f3d202a35fbaf40db58f14eec08344d8509
Original commit hash: 083e8b08dcafa465f38a22b2542f547bb04fd48c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 29916049b0b80b6a31daee546dd0987bd083f998 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:56:03 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3114_01

Hsd-es-id: N/A
Original commit date: Thu Mar 10 09:14:29 2022 -0800
Change-Id: If9733d1917f8aa8fcff0099c367a15353d8c41e6
Original commit hash: 9d11ef07a1315160d42801f7dc718f75252ffbe5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a86e0652ef503fdc4a69675fce59f3a81121a1c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:56:00 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3114_00

Hsd-es-id: N/A
Original commit date: Thu Mar 10 08:49:34 2022 -0800
Change-Id: I43a7ebdb521b8f272359e67b8fa9bf217cf4e751
Original commit hash: e9709c7f5a1a6764ae912f55a350b8b5113b75a4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 777bb989ae07998e6eddcb590a059972fa53fbe8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:55:52 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S] 150W-8+8 IA TDC value doesn't meet the latest ADL VR spec
  -Updated IA TDC to 184A for 150W as per VR Spec.

Hsd-es-id: 15010851073
Original commit date: Thu Mar 10 12:34:49 2022 +0530
Change-Id: Id6e5b6f65b46754606609e8d769fb00c8f1f2f31
Original commit hash: d13693eda5681d0a95b7594df35d746b6f51697c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 684aa29769a908b2b000fd72409220331eea6e8f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:55:49 2022 +0530 
-------------------------------------------------------------------------------- 
Enable Storage D3 hot option for desktop.

Hsd-es-id: 15010842379
Original commit date: Wed Mar 9 21:24:12 2022 +0800
Change-Id: Icbb74d2e7ac108aeae970bb277adb502d8fd7a8c
Original commit hash: 7558c3275b7c2817a8be4a182e4d92dfb9094ed8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/AcpiSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.c

================================================================================ 
Commit: 686b227ade641cc740c101b07e42d2e31f8d8638 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:55:46 2022 +0530 
-------------------------------------------------------------------------------- 
RPL: Update VR parameters as per VR Spec WW08'22

Hsd-es-id: 15010851643
Original commit date: Thu Mar 10 11:13:49 2022 +0800
Change-Id: Ic1ae7dccd05fc65f6fccc0c9a026a16bf43f97b0
Original commit hash: 47ff7ecf1fde30aa23fe7d4b2fef8faf359425a6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 301047be58103432b891c957629f93bfb1696d7c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:55:40 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.168

(cherry picked from commit ad938c4381221a0431f41eef63f781b2dacb950b)

Thu Mar 10 02:08:25 2022 +0000
Original commit date: Thu Mar 10 02:08:25 2022 +0000
Original commit hash: 9b204d64c89574bdd0a608981dad2f50730cba20

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c54f3f00d7cbd54936537de9101bd052865c668d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:55:37 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010845003][ADL-S ADL-P ADL-M | All] Save RxDFE per SAGV point in MRC save data

[Feature Description]
Save RxDFE per SAGV point in MRC save data

[Resolution]
Save RxDFE per SAGV point in MRC save data

[Impacted Area]
DDR5 LP5 DDR4 LP4 SAGV

[Register Impacted]
PHY

Hsd-es-id: 15010845003
Original commit date: Wed Mar 9 21:36:37 2022 +0800
Change-Id: Ic728bcf274843cfc5894c2a1de2c8ea434e83346
Original commit hash: 81bde8ec3eadc6de10999190afd48fc2b345bcc0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 90d0ee32b3317a9d5d21d0b74292a8131b61c16c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:55:31 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3113_01

Hsd-es-id: N/A
Original commit date: Wed Mar 9 09:43:51 2022 -0800
Change-Id: I3d2c61d845185cfb6899113fe0558730185a5969
Original commit hash: 9a7b108293e83b321c5828705bf6ee4302190518

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d266cdb4314e82589e1f608cbe22981b2ba09c9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:55:28 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3113_00

Hsd-es-id: N/A
Original commit date: Wed Mar 9 08:52:55 2022 -0800
Change-Id: I1e306e9a5088aa35328aef76bbe2334ea1d776c6
Original commit hash: 32b819baf690b49ab34701116a3893dd58f06109

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3f4f06b24e72e7bded9d021e16d281773ce7a788 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 11 10:55:17 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "Revert "Revert "[ADLN]: Updating ucode to m_01_b06e0_00000004"""

This reverts commit 3f26b874b77dc9285f1e76c47979b950c23fd067.

Thu Mar 24 13:38:22 2022 +0530
Original commit date: Thu Mar 24 13:38:22 2022 +0530
Original commit hash: dceb28dd7bca073a88ff110766003dde81fa9eba

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf
