Timing Analyzer report for ALU
Fri Nov 22 16:15:04 2019
Version 5.1 Build 176 10/26/2005 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. tsu
  6. tco
  7. th
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                           ;
+------------------------------+-------+---------------+-------------+-----------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From      ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-----------+-----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.185 ns    ; D1[7]     ; P[7]~reg0 ; --         ; LOAD_MDR ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.228 ns    ; P[4]~reg0 ; P[4]      ; LOAD_MDR   ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.113 ns   ; D2[7]     ; P[7]~reg0 ; --         ; LOAD_MDR ; 0            ;
; Total number of failed paths ;       ;               ;             ;           ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-----------+-----------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP1S10F484C5       ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same As Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; LOAD_MDR        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------+
; tsu                                                              ;
+-------+--------------+------------+-------+-----------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To        ; To Clock ;
+-------+--------------+------------+-------+-----------+----------+
; N/A   ; None         ; 3.185 ns   ; D1[7] ; P[7]~reg0 ; LOAD_MDR ;
; N/A   ; None         ; 2.749 ns   ; D2[5] ; P[5]~reg0 ; LOAD_MDR ;
; N/A   ; None         ; 2.651 ns   ; R_NW  ; P[4]~reg0 ; LOAD_MDR ;
; N/A   ; None         ; 2.650 ns   ; R_NW  ; P[1]~reg0 ; LOAD_MDR ;
; N/A   ; None         ; 2.648 ns   ; R_NW  ; P[3]~reg0 ; LOAD_MDR ;
; N/A   ; None         ; 2.647 ns   ; R_NW  ; P[5]~reg0 ; LOAD_MDR ;
; N/A   ; None         ; 2.646 ns   ; R_NW  ; P[0]~reg0 ; LOAD_MDR ;
; N/A   ; None         ; 2.645 ns   ; R_NW  ; P[7]~reg0 ; LOAD_MDR ;
; N/A   ; None         ; 2.617 ns   ; D2[1] ; P[1]~reg0 ; LOAD_MDR ;
; N/A   ; None         ; 2.616 ns   ; D2[0] ; P[0]~reg0 ; LOAD_MDR ;
; N/A   ; None         ; 2.545 ns   ; D1[1] ; P[1]~reg0 ; LOAD_MDR ;
; N/A   ; None         ; 2.543 ns   ; R_NW  ; P[2]~reg0 ; LOAD_MDR ;
; N/A   ; None         ; 2.542 ns   ; R_NW  ; P[6]~reg0 ; LOAD_MDR ;
; N/A   ; None         ; 2.538 ns   ; D1[3] ; P[3]~reg0 ; LOAD_MDR ;
; N/A   ; None         ; 2.518 ns   ; D1[4] ; P[4]~reg0 ; LOAD_MDR ;
; N/A   ; None         ; 2.510 ns   ; D2[2] ; P[2]~reg0 ; LOAD_MDR ;
; N/A   ; None         ; 2.501 ns   ; D1[2] ; P[2]~reg0 ; LOAD_MDR ;
; N/A   ; None         ; 2.474 ns   ; D1[0] ; P[0]~reg0 ; LOAD_MDR ;
; N/A   ; None         ; 2.433 ns   ; D2[3] ; P[3]~reg0 ; LOAD_MDR ;
; N/A   ; None         ; 2.430 ns   ; D2[4] ; P[4]~reg0 ; LOAD_MDR ;
; N/A   ; None         ; 2.410 ns   ; D2[6] ; P[6]~reg0 ; LOAD_MDR ;
; N/A   ; None         ; 2.333 ns   ; D1[5] ; P[5]~reg0 ; LOAD_MDR ;
; N/A   ; None         ; 2.225 ns   ; D1[6] ; P[6]~reg0 ; LOAD_MDR ;
; N/A   ; None         ; 2.223 ns   ; D2[7] ; P[7]~reg0 ; LOAD_MDR ;
+-------+--------------+------------+-------+-----------+----------+


+-------------------------------------------------------------------+
; tco                                                               ;
+-------+--------------+------------+-----------+------+------------+
; Slack ; Required tco ; Actual tco ; From      ; To   ; From Clock ;
+-------+--------------+------------+-----------+------+------------+
; N/A   ; None         ; 7.228 ns   ; P[4]~reg0 ; P[4] ; LOAD_MDR   ;
; N/A   ; None         ; 6.742 ns   ; P[0]~reg0 ; P[0] ; LOAD_MDR   ;
; N/A   ; None         ; 6.732 ns   ; P[7]~reg0 ; P[7] ; LOAD_MDR   ;
; N/A   ; None         ; 6.729 ns   ; P[2]~reg0 ; P[2] ; LOAD_MDR   ;
; N/A   ; None         ; 6.727 ns   ; P[3]~reg0 ; P[3] ; LOAD_MDR   ;
; N/A   ; None         ; 6.519 ns   ; P[6]~reg0 ; P[6] ; LOAD_MDR   ;
; N/A   ; None         ; 6.517 ns   ; P[5]~reg0 ; P[5] ; LOAD_MDR   ;
; N/A   ; None         ; 6.372 ns   ; P[1]~reg0 ; P[1] ; LOAD_MDR   ;
+-------+--------------+------------+-----------+------+------------+


+------------------------------------------------------------------------+
; th                                                                     ;
+---------------+-------------+-----------+-------+-----------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To        ; To Clock ;
+---------------+-------------+-----------+-------+-----------+----------+
; N/A           ; None        ; -2.113 ns ; D2[7] ; P[7]~reg0 ; LOAD_MDR ;
; N/A           ; None        ; -2.115 ns ; D1[6] ; P[6]~reg0 ; LOAD_MDR ;
; N/A           ; None        ; -2.223 ns ; D1[5] ; P[5]~reg0 ; LOAD_MDR ;
; N/A           ; None        ; -2.300 ns ; D2[6] ; P[6]~reg0 ; LOAD_MDR ;
; N/A           ; None        ; -2.320 ns ; D2[4] ; P[4]~reg0 ; LOAD_MDR ;
; N/A           ; None        ; -2.323 ns ; D2[3] ; P[3]~reg0 ; LOAD_MDR ;
; N/A           ; None        ; -2.364 ns ; D1[0] ; P[0]~reg0 ; LOAD_MDR ;
; N/A           ; None        ; -2.391 ns ; D1[2] ; P[2]~reg0 ; LOAD_MDR ;
; N/A           ; None        ; -2.400 ns ; D2[2] ; P[2]~reg0 ; LOAD_MDR ;
; N/A           ; None        ; -2.408 ns ; D1[4] ; P[4]~reg0 ; LOAD_MDR ;
; N/A           ; None        ; -2.428 ns ; D1[3] ; P[3]~reg0 ; LOAD_MDR ;
; N/A           ; None        ; -2.432 ns ; R_NW  ; P[6]~reg0 ; LOAD_MDR ;
; N/A           ; None        ; -2.433 ns ; R_NW  ; P[2]~reg0 ; LOAD_MDR ;
; N/A           ; None        ; -2.435 ns ; D1[1] ; P[1]~reg0 ; LOAD_MDR ;
; N/A           ; None        ; -2.506 ns ; D2[0] ; P[0]~reg0 ; LOAD_MDR ;
; N/A           ; None        ; -2.507 ns ; D2[1] ; P[1]~reg0 ; LOAD_MDR ;
; N/A           ; None        ; -2.535 ns ; R_NW  ; P[7]~reg0 ; LOAD_MDR ;
; N/A           ; None        ; -2.536 ns ; R_NW  ; P[0]~reg0 ; LOAD_MDR ;
; N/A           ; None        ; -2.537 ns ; R_NW  ; P[5]~reg0 ; LOAD_MDR ;
; N/A           ; None        ; -2.538 ns ; R_NW  ; P[3]~reg0 ; LOAD_MDR ;
; N/A           ; None        ; -2.540 ns ; R_NW  ; P[1]~reg0 ; LOAD_MDR ;
; N/A           ; None        ; -2.541 ns ; R_NW  ; P[4]~reg0 ; LOAD_MDR ;
; N/A           ; None        ; -2.639 ns ; D2[5] ; P[5]~reg0 ; LOAD_MDR ;
; N/A           ; None        ; -3.075 ns ; D1[7] ; P[7]~reg0 ; LOAD_MDR ;
+---------------+-------------+-----------+-------+-----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 5.1 Build 176 10/26/2005 SJ Full Version
    Info: Processing started: Fri Nov 22 16:15:04 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "LOAD_MDR" is an undefined clock
Info: No valid register-to-register data paths exist for clock "LOAD_MDR"
Info: tsu for register "P[7]~reg0" (data pin = "D1[7]", clock pin = "LOAD_MDR") is 3.185 ns
    Info: + Longest pin to register delay is 5.965 ns
        Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_Y7; Fanout = 1; PIN Node = 'D1[7]'
        Info: 2: + IC(4.559 ns) + CELL(0.319 ns) = 5.965 ns; Loc. = LC_X46_Y30_N7; Fanout = 1; REG Node = 'P[7]~reg0'
        Info: Total cell delay = 1.406 ns ( 23.57 % )
        Info: Total interconnect delay = 4.559 ns ( 76.43 % )
    Info: + Micro setup delay of destination is 0.010 ns
    Info: - Shortest clock path from clock "LOAD_MDR" to destination register is 2.790 ns
        Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 8; CLK Node = 'LOAD_MDR'
        Info: 2: + IC(1.523 ns) + CELL(0.542 ns) = 2.790 ns; Loc. = LC_X46_Y30_N7; Fanout = 1; REG Node = 'P[7]~reg0'
        Info: Total cell delay = 1.267 ns ( 45.41 % )
        Info: Total interconnect delay = 1.523 ns ( 54.59 % )
Info: tco from clock "LOAD_MDR" to destination pin "P[4]" through register "P[4]~reg0" is 7.228 ns
    Info: + Longest clock path from clock "LOAD_MDR" to source register is 2.790 ns
        Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 8; CLK Node = 'LOAD_MDR'
        Info: 2: + IC(1.523 ns) + CELL(0.542 ns) = 2.790 ns; Loc. = LC_X46_Y30_N4; Fanout = 1; REG Node = 'P[4]~reg0'
        Info: Total cell delay = 1.267 ns ( 45.41 % )
        Info: Total interconnect delay = 1.523 ns ( 54.59 % )
    Info: + Micro clock to output delay of source is 0.156 ns
    Info: + Longest register to pin delay is 4.282 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X46_Y30_N4; Fanout = 1; REG Node = 'P[4]~reg0'
        Info: 2: + IC(1.878 ns) + CELL(2.404 ns) = 4.282 ns; Loc. = PIN_D9; Fanout = 0; PIN Node = 'P[4]'
        Info: Total cell delay = 2.404 ns ( 56.14 % )
        Info: Total interconnect delay = 1.878 ns ( 43.86 % )
Info: th for register "P[7]~reg0" (data pin = "D2[7]", clock pin = "LOAD_MDR") is -2.113 ns
    Info: + Longest clock path from clock "LOAD_MDR" to destination register is 2.790 ns
        Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 8; CLK Node = 'LOAD_MDR'
        Info: 2: + IC(1.523 ns) + CELL(0.542 ns) = 2.790 ns; Loc. = LC_X46_Y30_N7; Fanout = 1; REG Node = 'P[7]~reg0'
        Info: Total cell delay = 1.267 ns ( 45.41 % )
        Info: Total interconnect delay = 1.523 ns ( 54.59 % )
    Info: + Micro hold delay of destination is 0.100 ns
    Info: - Shortest pin to register delay is 5.003 ns
        Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_B7; Fanout = 1; PIN Node = 'D2[7]'
        Info: 2: + IC(3.693 ns) + CELL(0.223 ns) = 5.003 ns; Loc. = LC_X46_Y30_N7; Fanout = 1; REG Node = 'P[7]~reg0'
        Info: Total cell delay = 1.310 ns ( 26.18 % )
        Info: Total interconnect delay = 3.693 ns ( 73.82 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning
    Info: Processing ended: Fri Nov 22 16:15:04 2019
    Info: Elapsed time: 00:00:00


