
*** Running vivado
    with args -log zynq_axi_ahblite_bridge_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zynq_axi_ahblite_bridge_0_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source zynq_axi_ahblite_bridge_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 394.367 ; gain = 96.828
INFO: [Synth 8-638] synthesizing module 'zynq_axi_ahblite_bridge_0_0' [c:/Users/ryan4/Desktop/CO_LAB/LAB6/homework/vivado/zynq_system/zynq_system.srcs/sources_1/bd/zynq/ip/zynq_axi_ahblite_bridge_0_0/synth/zynq_axi_ahblite_bridge_0_0.vhd:112]
INFO: [Synth 8-638] synthesizing module 'axi_ahblite_bridge' [c:/Users/ryan4/Desktop/CO_LAB/LAB6/homework/vivado/zynq_system/zynq_system.srcs/sources_1/bd/zynq/ipshared/86d3/hdl/axi_ahblite_bridge_v3_0_vh_rfs.vhd:3734]
INFO: [Synth 8-638] synthesizing module 'ahb_skid_buf' [c:/Users/ryan4/Desktop/CO_LAB/LAB6/homework/vivado/zynq_system/zynq_system.srcs/sources_1/bd/zynq/ipshared/86d3/hdl/axi_ahblite_bridge_v3_0_vh_rfs.vhd:535]
INFO: [Synth 8-256] done synthesizing module 'ahb_skid_buf' (1#1) [c:/Users/ryan4/Desktop/CO_LAB/LAB6/homework/vivado/zynq_system/zynq_system.srcs/sources_1/bd/zynq/ipshared/86d3/hdl/axi_ahblite_bridge_v3_0_vh_rfs.vhd:535]
INFO: [Synth 8-638] synthesizing module 'axi_slv_if' [c:/Users/ryan4/Desktop/CO_LAB/LAB6/homework/vivado/zynq_system/zynq_system.srcs/sources_1/bd/zynq/ipshared/86d3/hdl/axi_ahblite_bridge_v3_0_vh_rfs.vhd:1178]
INFO: [Synth 8-256] done synthesizing module 'axi_slv_if' (2#1) [c:/Users/ryan4/Desktop/CO_LAB/LAB6/homework/vivado/zynq_system/zynq_system.srcs/sources_1/bd/zynq/ipshared/86d3/hdl/axi_ahblite_bridge_v3_0_vh_rfs.vhd:1178]
INFO: [Synth 8-638] synthesizing module 'ahb_mstr_if' [c:/Users/ryan4/Desktop/CO_LAB/LAB6/homework/vivado/zynq_system/zynq_system.srcs/sources_1/bd/zynq/ipshared/86d3/hdl/axi_ahblite_bridge_v3_0_vh_rfs.vhd:2220]
INFO: [Synth 8-256] done synthesizing module 'ahb_mstr_if' (3#1) [c:/Users/ryan4/Desktop/CO_LAB/LAB6/homework/vivado/zynq_system/zynq_system.srcs/sources_1/bd/zynq/ipshared/86d3/hdl/axi_ahblite_bridge_v3_0_vh_rfs.vhd:2220]
INFO: [Synth 8-638] synthesizing module 'time_out' [c:/Users/ryan4/Desktop/CO_LAB/LAB6/homework/vivado/zynq_system/zynq_system.srcs/sources_1/bd/zynq/ipshared/86d3/hdl/axi_ahblite_bridge_v3_0_vh_rfs.vhd:314]
INFO: [Synth 8-256] done synthesizing module 'time_out' (4#1) [c:/Users/ryan4/Desktop/CO_LAB/LAB6/homework/vivado/zynq_system/zynq_system.srcs/sources_1/bd/zynq/ipshared/86d3/hdl/axi_ahblite_bridge_v3_0_vh_rfs.vhd:314]
INFO: [Synth 8-256] done synthesizing module 'axi_ahblite_bridge' (5#1) [c:/Users/ryan4/Desktop/CO_LAB/LAB6/homework/vivado/zynq_system/zynq_system.srcs/sources_1/bd/zynq/ipshared/86d3/hdl/axi_ahblite_bridge_v3_0_vh_rfs.vhd:3734]
INFO: [Synth 8-256] done synthesizing module 'zynq_axi_ahblite_bridge_0_0' (6#1) [c:/Users/ryan4/Desktop/CO_LAB/LAB6/homework/vivado/zynq_system/zynq_system.srcs/sources_1/bd/zynq/ip/zynq_axi_ahblite_bridge_0_0/synth/zynq_axi_ahblite_bridge_0_0.vhd:112]
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 437.453 ; gain = 139.914
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 437.453 ; gain = 139.914
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 777.930 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 777.930 ; gain = 480.391
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 777.930 ; gain = 480.391
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 777.930 ; gain = 480.391
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 777.930 ; gain = 480.391
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 777.930 ; gain = 480.391
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 777.930 ; gain = 480.391
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 777.930 ; gain = 480.391
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 777.930 ; gain = 480.391
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 777.930 ; gain = 480.391
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 777.930 ; gain = 480.391
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 777.930 ; gain = 480.391
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 777.930 ; gain = 480.391
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 777.930 ; gain = 480.391
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 777.930 ; gain = 480.391

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    13|
|2     |LUT1   |     2|
|3     |LUT2   |    16|
|4     |LUT3   |   124|
|5     |LUT4   |    25|
|6     |LUT5   |    41|
|7     |LUT6   |   150|
|8     |MUXF7  |     8|
|9     |FDRE   |   370|
|10    |FDSE   |     2|
+------+-------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 777.930 ; gain = 480.391
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 777.930 ; gain = 487.531
