6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  14-1


Lecture  14  - Digital  Circuits  (III)


CMOS


October  27,  2005


Contents: 

1. Complementary MOS (CMOS) inverter:  introduction


2. CMOS  inverter:  noise margins 

3. CMOS  inverter:  propagation  delay 

4. CMOS  inverter:  dynamic  power 

Reading  assignment: 
Howe  and  Sodini,  Ch.  5,  §5.4 

Announcements: 
• Cadence  tutorial  by  Kerwin  Johnson  in  place  of  reg-
ular  recitations  on Friday  10/28 

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  14-2


Key  questions

• How  does CMOS work? 
• What  is  special  about  CMOS  as  a  logic  technology?

• What  are  the  key  design  parameters  of  a  CMOS  in-
verter? 
• How  can  one  estimate  the  propagation  delay  of  a 
CMOS  inverter? 
• Does CMOS  burn  any power?


6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  14-3 

1.  Complementary  MOS  (CMOS)  Inverter


Circuit  schematic: 

VDD 

VIN 

VOUT 

CL 

Basic  operation: 
•VI N  = 0 ⇒ VOU T  = VDD 
VGSn  = 0 < VT n  ⇒ NMOS OFF
NMOS OFF
VSGp  = VDD  > −VT p  ⇒ PMOS ON 
•VI N  = VDD  ⇒ VOU T  = 0 
VGSn  = VDD  > VT n  ⇒ NMOS ON 
VSGp  = 0 < −VT p  ⇒ PMOS OFF
PMOS OFF

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  14-4 

Output  characteristics  of  both  transistors:


IDn 

-IDp 

VGSn 

VGSn=VTn 

VDSn 

0 

0

VSGp 

VSGp=-VTp 

VSDp 

0 

0 

Note: 
VI N  = VGSn  = VDD  − VSGp  ⇒  VSGp  = VDD  − VI N 
VOU T  = VDSn  = VDD  − VSDp  ⇒  VSDp  = VDD − VOU T 
IDn  = −IDp 
Combine  into  single diagram  of ID  vs.  VOU T  with VI N  as 
parameter. 

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  14-5


VDD 

ID 

VIN 

VOUT 

VDD-VIN 

CL 

0 

0 

VIN 

VOUT 

(cid:1) no 
no current  while  id ling in  any logic state. 
any  gic 
ling 
.
state
lo
in
current while id

Transfer  function: 

VOUT 

VDD 

NMOS cutoff 
PMOS triode 

NMOS saturation 
PMOS triode 

NMOS saturation 
PMOS saturation 

NMOS triode 
PMOS saturation 

NMOS triode 
PMOS cutoff 

0 
0 

VTn 

VDD+VTp  VDD 

VIN 

(cid:1)  ”r 
0  and  VDD
”rail-to-rail”  logic: logic levels  are  0 and VDD
gic:  gic 
ail-to-rail” lo
levels are
lo
VV
(cid:1) high |Av | around logic threshold ⇒ good noise margins


6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  14-6 

Transfer  characteristics  of CMOS  inverter  in WebLab:


6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  14-7 

2.  CMOS  inverter:  noise  margins


VOUT


VDD


NML 

VM 

0 
0 

Av(VM) 

VILVM VIH 

VDD 

VIN 

NMH 

• Calculate  VM 
• Calculate  Av (VM ) 
• Calculate  N ML  and N MH 

2 Calculate  VM  (VM  = VI N  = VOU T ) 

At VM  both  transistors  saturated: 
µnCox (VM  − VT n)2 

IDn  = 

1 Wn
2 Ln 
µpCox (VDD  − VM  + VT p)2 

−IDp  = 

1 Wp
2 Lp 

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  14-8 

Deﬁne:


Since: 

Then: 

kn  = 

Wn 
µnCox, kp  = 
Ln 

Wp
Lp 

µpCox

IDn  = −IDp 

kn(VM  − VT n )2  =  kp(VDD  − VM  + VT p)2 
1 
2 

1
2

Solve  for  VM : 

VM  = 

� � � � kp 
(VDD  + VT p) 
VT n  + 
� � � � kp 
kn 
1 + 
kn 
Usually,  VT n  and  VT p  ﬁxed and  VT n  = −VT p

⇒ VM  engineered  through  kp/kn  ratio
VM engineered through kpk  /kn ratio
VV

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 
•  Symmetric  case:  kn  = kp 

Lecture  14-9 

VM  = 

VDD 
2 

This  implies: 

= 1 = 

Wp 
Wp 
µp 
µpCox 
kp 
Lp 
Lp 
Wn 
Wn 
2µp 
µnCox 
kn 
Ln 
Ln 
Since usually  Lp  (cid:2) Ln  ⇒ Wp  (cid:2) 2Wn . 

⇒ 

(cid:2) 

Wp 
Lp 

(cid:2) 2 
Wn 
Ln 

VOUT 

VDD 

VIN=VOUT 

kn=kp 

0 
0 

VTn  VM  VDD+VTp VDD  VIN 

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 
• Asymmetric  case:  kn  (cid:3) kp , or  Wn  (cid:3)  Lp
Wp
Ln 
VM  (cid:2) VT n 

Lecture  14-10 

NMOS  turns  on  as  soon  as VI N  goes  above VT n . 
• Asymmetric  case:  kn  (cid:4) kp , or  Wn  (cid:4)  Lp
Wp
Ln 
VM  (cid:2) VDD  + VT p 

PMOS  turns  on  as  soon  as VI N  goes  below  VDD  + VT p . 

Can  engineer VM  anywhere 
een VT n  and VDD + VT p .
Can engineer VM anywhere between VT n and VDD + VT p . 
betw
VV
VV
VV
VV

VOUT 

VDD 

VIN=VOUT 

kn>>kp 

kn=kp 

kn<<kp 

0 
0 

VTn  VM VDD+VTp  VDD  VIN 

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  14-11 

2 Calculate  Av (VM ) 

Small-signal  model: 

VDD 

VIN 

VOUT 

+ 
vsg2=-vin 

-

G2 

G1 

+ 

vgs1 

-

S2 

gmpvsg2 

rop 

D2 

D1 

gmnvgs1 

ron 

S1 

+ 

vout

-

G1=G2 

D1=D2 

gmnvin 

gmpvin 

ron//rop 

+ 
vout
-

S1=S2 
Av  = −(gmn  + gmp )(ron//rop )


+ 

vin 
-

+ 

vin 
-

This  can be  rather  large. 

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  14-12 

2 Noise  margins


VOUT


VDD 


NML 

VM 

0 
0 

Av(VM) 

VILVM VIH 

VDD 

VIN 

NMH 

• Noise-margin-low: 
VI L  = VM  − 

VDD  − VM
|Av | 

Therefore: 
N ML  = VI L − VOL  = VI L  = VM  − 
In  the  limit  of  |Av | → ∞:

N ML  → VM


VDD − VM
|Av | 

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 
• Noise-margin-high:

VOUT

NML 

Lecture  14-13 

VDD 


VM 

Av(VM) 

VDD

VIN 

0 
0 

VMVIL 

VIH 

NMH 

1 
|Av |

)

VI H  = VM (1 + 

and 
N MH  = VOH  − VI H  = VDD  − VM (1 + 
In  the  limit  of  |Av | → ∞: 
N MH  → VDD  − VM 
When VM  =  VDD  ⇒  N ML  = N MH  =  VDD 
2
2 

1 
|Av |

)

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  14-14 

3.  CMOS  inverter:  propagation  delay


Inverter propagation delay:  time delay between input and 
output  signals;  key ﬁgure  of merit  of  logic  speed. 

Typical  propagation  delays:  < 1 ns.


Complex  logic  system  has  20-50  propagation  delays  per 

clock  cycle.


Estimation  of  tp :  use  square-wave  at  input 

VIN 

VDD 

0 

VOUT 

VDD 

0 

tCYCLE 

tPHL 

tPLH 

50% 

tCYCLE 

t 

t 

Average  propagation  delay: 

1 
tp  =  (tP H L  + tP LH )
2

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  14-15 

2 Propagation  delay  high-to-low: 

VDD 

VIN: 
LO  HI 

VOUT: 
HI  LO 

CL 

VDD 

VDD 

VDD 

VIN=0 

VOUT=VDD 

VIN=VDD 

VOUT=0

VIN=VDD 

CL 

VOUT=VDD 

CL 

CL 

t=0-

t=0+ 

t 

During early phases of discharge, NMOS is saturated and 
PMOS  is  cut-oﬀ. 

Time  to  discharge  half of CL : 

tP H L  (cid:2) 

1
2

− 
charge  of CL@t = 0
discharge  current 

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 
−
Charge  in CL  at  t = 0

: 

Lecture  14-16 

−
QL(t = 0

) = CLVDD 

Discharge  current  (NMOS  in  saturation): 

IDn  = 

µnCox (VDD  − VT n )2 
Wn
2Ln 

Then: 

tP H L  (cid:2)  Wn µnCox (VDD  − VT n )2 
CLVDD 
Ln 

ID 

VDD-VIN 

0 

0 

VIN 

VOUT 

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  14-17 

2 Propagation  delay  low-to-high: 

VDD 

VIN: 
HI  LO 

VOUT: 
LO  HI 

CL 

VDD 

VDD 

VDD 

VIN=VDD 

VOUT=0 

VIN=0

VOUT=VDD

V =0
IN

CL 

VOUT=0 

CL 

CL 

t=0-

t=0+ 

t 

During  early  phases  of  charge,  PMOS  is  saturated  and

NMOS  is  cut-oﬀ.


Time  to  charge  half of CL :

charge  of CL@t = ∞ 
charge  current 

tP LH  (cid:2) 

1
2

Lecture  14-18 

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 
Charge  in CL  at  t = ∞: 
QL(t = ∞) = CLVDD 

Charge  current  (PMOS  in  saturation): 

Then:


−IDp  = 

Wp
µpCox(VDD  + VT p)2 
2Lp 

tP LH  (cid:2)  Wp µpCox(VDD  + VT p)2 
CLVDD 
Lp 

ID 

VDD-VIN 

0 

0 

VIN 

VOUT 

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  14-19 

Key  dependencies  of  propagation  delays:

• VDD  ↑⇒  tp  ↓ 
Reason:  VDD  ↑⇒ Q(CL) ↑,  but  also  ID  ↑ 
Trade-oﬀ:  VDD  ↑, more  power  usage. 
• L ↓⇒ tp  ↓ 
Reason:  L ↓⇒ ID  ↑

Trade-oﬀ:  manufacturing  costs!


6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  14-20 

Components  of  load  capacitance  CL : 
• fol lowing logic gates:  must add capacitance presented 
by  each  gate  of  every  transistor  the  output  is  con-
nected  to 
• interconnect  wire  that  connects  output  to  input  of 
following  logic  gates 
• own  drain-to-body  capacitances 

CL  = CG + Cwire  + CDBn  + CDB p 

VDD 

VIN 

VOUT 

Cwire 

[See details  in Howe &  Sodini  §5.4.3] 

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  14-21 

4.  CMOS  inverter:  dynamic  power

•  In  any  of  the  two  logic  states:  one  transistor  always 
OFF ⇒ zero  static  power  dissipation. 
• Dynamic  power? 

Every  complete  transient,  CL  is  charged  up  to  VDD  and 
then  discharged  to  0 
⇒ energy  dissipated

⇒ clock  frequency ↑ ⇒ dissipated  power  ↑


6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  14-22 

2 Dynamic  power  dissipated  while  charging  load


VDD 

iDD(t)=iC(t) 

VIN=HI 

LO 

VOUT=LO  HI 

CL 

VOUT 

VDD 

0 
0 

t 

1.  Energy  provided  by battery  during  transient:


�  ∞ 
0


ES 

=


=


�  ∞ 
VDDiC (t)dt = VDD  CL

0

� 
2 
VDD 
dvOU T  = CLV
0

DD


CLVDD 

dvOU T 
dt =

dt 

2.  Energy  stored  in  capacitor  during  transient: 
∆EC  = EC (t = ∞) − EC (t = 0) =  CLV 
1 
2 
DD

2 

3.  Energy  dissipated  in  PMOS  during  transient:

EP  = ES  − ∆EC  =  CLV 
1 
2 
DD

2 

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  14-23 

2 Dynamic  power  dissipated  while  discharging  load


VDD 

iDD(t)=0 

VIN=LO  HI 

VOUT=HI 

LO 

iC(t) 

CL 

VOUT 

VDD 

0 
0 

t 

1.  Energy  provided  by battery  during  transient: 

�  ∞
ES  =  0  VDDiDD(t)dt = 0 

2.  Energy  removed  from  capacitor  during  transient: 

∆EC  = EC (t = 0) − EC (t = ∞) =  CLV 2 
1 
DD 
2 

3.  Energy  dissipated  in NMOS  during  transient: 

1 
EN  = ∆EC  =  CLV 2 
DD 
2 

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  14-24 

2 Energy  dissipated  in  complete  cycle


ED  = EP  + EN  = ΣES  = CLV 2 
DD 

2 Power  dissipation 

If complete switching cycle takes place f  times per second: 

PD  = f ED  = f CLV 2 
DD 

hing sp 
F 
Fundamental trade-oﬀ between switching speed ant power
p 
r 
undamental trade-oﬀ between switc
eed ant owe
dissipation! 
dissipation!

Key  dependencies  in  dynamic  power: 
• f  ↑⇒ PD  ↑, charge and discharge CL  more frequently 
• CL  ↑⇒ PD  ↑, more  charge  being  shuttled  around 
• VDD  ↑⇒ PD  ↑, more  charge  being  shuttled  around 

6.012  - Microelectronic Devices  and  Circuits  - Fall  2005 

Lecture  14-25


Key  conclusions 
• Key  features  of CMOS  inverter: 
– no  current while  idling  in  any  logic  state

– ”rail-to-rail”  logic:  logic  levels  are  0  and  VDD 
– high  |Av |  around  logic  threshold  ⇒  good  noise 
margins 
• CMOS  inverter  logic  threshold  and  noise margins  en-
gineered  through Wn/Ln  and Wp/Lp . 
• Key  dependences  of  propagation  delay:

– VDD  ↑ ⇒  tp  ↓

– L ↓ ⇒  tp  ↓

• Dynamic  power  dissipated  in CMOS:

PD  = f ED  = f CLV 2 
DD 

Fundamental  trade-oﬀ  between  switching  speed  and 
power  dissipation. 

