Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 39d4917343ba457c8941210de9934e4c --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_level_nonogram_solver_tb_behav xil_defaultlib.top_level_nonogram_solver_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'permutation_out' [C:/Users/jules/Documents/nonogram_solver/final_project_current.srcs/sources_1/new/generate_rows.sv:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'address_in' [C:/Users/jules/Documents/nonogram_solver/final_project_current.srcs/sources_1/new/top_level_solver.sv:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addra' [C:/Users/jules/Documents/nonogram_solver/final_project_current.srcs/sources_1/new/assignments_registry.sv:46]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 13 for port 'hcount' [C:/Users/jules/Documents/nonogram_solver/final_project_current.srcs/sim_1/new/top_level_solver_tb.sv:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 13 for port 'vcount' [C:/Users/jules/Documents/nonogram_solver/final_project_current.srcs/sim_1/new/top_level_solver_tb.sv:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'switch' [C:/Users/jules/Documents/nonogram_solver/final_project_current.srcs/sim_1/new/top_level_solver_tb.sv:75]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'pixel_out' [C:/Users/jules/Documents/nonogram_solver/final_project_current.srcs/sim_1/new/top_level_solver_tb.sv:76]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'x_in' [C:/Users/jules/Documents/nonogram_solver/final_project_current.srcs/sources_1/new/solved_disp.sv:59]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [C:/Users/jules/Documents/nonogram_solver/final_project_current.srcs/sources_1/new/ones_pixels.v:14]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'x_in' [C:/Users/jules/Documents/nonogram_solver/final_project_current.srcs/sources_1/new/solved_disp.sv:60]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [C:/Users/jules/Documents/nonogram_solver/final_project_current.srcs/sources_1/new/twos_pixels.sv:14]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'x_in' [C:/Users/jules/Documents/nonogram_solver/final_project_current.srcs/sources_1/new/solved_disp.sv:61]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [C:/Users/jules/Documents/nonogram_solver/final_project_current.srcs/sources_1/new/threes_pixels.sv:14]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'x_in' [C:/Users/jules/Documents/nonogram_solver/final_project_current.srcs/sources_1/new/solved_disp.sv:62]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [C:/Users/jules/Documents/nonogram_solver/final_project_current.srcs/sources_1/new/fours_pixels.sv:14]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'x_in' [C:/Users/jules/Documents/nonogram_solver/final_project_current.srcs/sources_1/new/solved_disp.sv:63]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [C:/Users/jules/Documents/nonogram_solver/final_project_current.srcs/sources_1/new/fives_pixels.sv:14]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'x_in' [C:/Users/jules/Documents/nonogram_solver/final_project_current.srcs/sources_1/new/solved_disp.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [C:/Users/jules/Documents/nonogram_solver/final_project_current.srcs/sources_1/new/sixes_pixels.sv:14]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'x_in' [C:/Users/jules/Documents/nonogram_solver/final_project_current.srcs/sources_1/new/solved_disp.sv:65]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [C:/Users/jules/Documents/nonogram_solver/final_project_current.srcs/sources_1/new/sevens_pixels.sv:14]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'x_in' [C:/Users/jules/Documents/nonogram_solver/final_project_current.srcs/sources_1/new/solved_disp.sv:66]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [C:/Users/jules/Documents/nonogram_solver/final_project_current.srcs/sources_1/new/eights_pixels.sv:14]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'x_in' [C:/Users/jules/Documents/nonogram_solver/final_project_current.srcs/sources_1/new/solved_disp.sv:67]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [C:/Users/jules/Documents/nonogram_solver/final_project_current.srcs/sources_1/new/nines_pixels.sv:14]
WARNING: [VRFC 10-3027] 'min_length' was previously declared with a different range [C:/Users/jules/Documents/nonogram_solver/final_project_current.srcs/sources_1/new/generate_rows.sv:86]
WARNING: [VRFC 10-3823] variable 'permutation_count' might have multiple concurrent drivers [C:/Users/jules/Documents/nonogram_solver/final_project_current.srcs/sources_1/new/generate_rows.sv:157]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/jules/Documents/nonogram_solver/final_project_current.srcs/sources_1/new/top_level_solver.sv" Line 1. Module top_level_solver doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jules/Documents/nonogram_solver/final_project_current.srcs/sources_1/new/translator.sv" Line 3. Module translator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jules/Documents/nonogram_solver/final_project_current.srcs/sources_1/new/iterative_solver_wth_reset.sv" Line 5. Module iterative_solver_wth_reset doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jules/Documents/nonogram_solver/final_project_current.srcs/sources_1/new/generate_rows.sv" Line 7. Module generate_rows doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jules/Documents/nonogram_solver/final_project_current.srcs/sources_1/new/create_a_row.sv" Line 1. Module create_a_row doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jules/Documents/nonogram_solver/final_project_current.srcs/sources_1/new/get_permutations.sv" Line 4. Module get_permutations doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jules/Documents/nonogram_solver/final_project_current.srcs/sources_1/new/assignments_registry.sv" Line 3. Module assignments_registry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jules/Documents/nonogram_solver/final_project_current.srcs/sources_1/new/solved_disp.sv" Line 2. Module solved_disp doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jules/Documents/nonogram_solver/final_project_current.srcs/sources_1/new/ones_pixels.v" Line 1. Module ones_pixels doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jules/Documents/nonogram_solver/final_project_current.srcs/sources_1/new/twos_pixels.sv" Line 1. Module twos_pixels doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jules/Documents/nonogram_solver/final_project_current.srcs/sources_1/new/threes_pixels.sv" Line 1. Module threes_pixels doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jules/Documents/nonogram_solver/final_project_current.srcs/sources_1/new/fours_pixels.sv" Line 1. Module fours_pixels doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jules/Documents/nonogram_solver/final_project_current.srcs/sources_1/new/fives_pixels.sv" Line 1. Module fives_pixels doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jules/Documents/nonogram_solver/final_project_current.srcs/sources_1/new/sixes_pixels.sv" Line 1. Module sixes_pixels doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jules/Documents/nonogram_solver/final_project_current.srcs/sources_1/new/sevens_pixels.sv" Line 1. Module sevens_pixels doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jules/Documents/nonogram_solver/final_project_current.srcs/sources_1/new/eights_pixels.sv" Line 1. Module eights_pixels doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jules/Documents/nonogram_solver/final_project_current.srcs/sources_1/new/nines_pixels.sv" Line 1. Module nines_pixels doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.translator
Compiling module xil_defaultlib.create_a_row
Compiling module xil_defaultlib.get_permutations
Compiling module xil_defaultlib.generate_rows
Compiling module xil_defaultlib.iterative_solver_wth_reset
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.assignments_rom
Compiling module xil_defaultlib.assignments_registry
Compiling module xil_defaultlib.top_level_solver
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.small_one_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.small_one_red_rom
Compiling module xil_defaultlib.ones_pixels
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.small_two_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.small_two_red_rom
Compiling module xil_defaultlib.twos_pixels
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.small_three_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.small_three_red_rom
Compiling module xil_defaultlib.threes_pixels
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.small_four_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.small_four_red_rom
Compiling module xil_defaultlib.fours_pixels
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.small_five_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.small_five_red_rom
Compiling module xil_defaultlib.fives_pixels
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.small_six_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.small_six_red_rom
Compiling module xil_defaultlib.sixes_pixels
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.small_seven_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.small_seven_red_rom
Compiling module xil_defaultlib.sevens_pixels
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.small_eight_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.small_eight_red_rom
Compiling module xil_defaultlib.eights_pixels
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.small_nine_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.small_nine_red_rom
Compiling module xil_defaultlib.nines_pixels
Compiling module xil_defaultlib.solved_disp
Compiling module xil_defaultlib.top_level_nonogram_solver_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_level_nonogram_solver_tb_behav
