/home2/s1_student3/project1/2024fa_cpu_design/week09/hardware/01.RV32I_Integrated_Test_partial_type/sim/func_sim/mem_path.vh
/home2/s1_student3/project1/2024fa_cpu_design/week09/hardware/01.RV32I_Integrated_Test_partial_type/sim/func_sim/opcode.vh
/home2/s1_student3/project1/2024fa_cpu_design/week09/hardware/01.RV32I_Integrated_Test_partial_type/sim/func_sim/sim_define.v
/home2/s1_student3/project1/2024fa_cpu_design/week09/hardware/01.RV32I_Integrated_Test_partial_type/src/rtl/myCPU/rev00/ASYNC_RAM_DP_WBE.v
/home2/s1_student3/project1/2024fa_cpu_design/week09/hardware/01.RV32I_Integrated_Test_partial_type/src/rtl/myCPU/rev00/Branch_Logic.sv
/home2/s1_student3/project1/2024fa_cpu_design/week09/hardware/01.RV32I_Integrated_Test_partial_type/src/rtl/myCPU/rev00/SMU_RV32I_System.v
/home2/s1_student3/project1/2024fa_cpu_design/week09/hardware/01.RV32I_Integrated_Test_partial_type/src/rtl/myCPU/rev00/alu.sv
/home2/s1_student3/project1/2024fa_cpu_design/week09/hardware/01.RV32I_Integrated_Test_partial_type/src/rtl/myCPU/rev00/aludec.sv
/home2/s1_student3/project1/2024fa_cpu_design/week09/hardware/01.RV32I_Integrated_Test_partial_type/src/rtl/myCPU/rev00/building_blocks/adder.sv
/home2/s1_student3/project1/2024fa_cpu_design/week09/hardware/01.RV32I_Integrated_Test_partial_type/src/rtl/myCPU/rev00/building_blocks/be_logic.sv
/home2/s1_student3/project1/2024fa_cpu_design/week09/hardware/01.RV32I_Integrated_Test_partial_type/src/rtl/myCPU/rev00/building_blocks/extend.sv
/home2/s1_student3/project1/2024fa_cpu_design/week09/hardware/01.RV32I_Integrated_Test_partial_type/src/rtl/myCPU/rev00/building_blocks/flopenr.sv
/home2/s1_student3/project1/2024fa_cpu_design/week09/hardware/01.RV32I_Integrated_Test_partial_type/src/rtl/myCPU/rev00/building_blocks/flopr.sv
/home2/s1_student3/project1/2024fa_cpu_design/week09/hardware/01.RV32I_Integrated_Test_partial_type/src/rtl/myCPU/rev00/building_blocks/mux2.sv
/home2/s1_student3/project1/2024fa_cpu_design/week09/hardware/01.RV32I_Integrated_Test_partial_type/src/rtl/myCPU/rev00/building_blocks/mux3.sv
/home2/s1_student3/project1/2024fa_cpu_design/week09/hardware/01.RV32I_Integrated_Test_partial_type/src/rtl/myCPU/rev00/controller.sv
/home2/s1_student3/project1/2024fa_cpu_design/week09/hardware/01.RV32I_Integrated_Test_partial_type/src/rtl/myCPU/rev00/datapath.sv
/home2/s1_student3/project1/2024fa_cpu_design/week09/hardware/01.RV32I_Integrated_Test_partial_type/src/rtl/myCPU/rev00/maindec.sv
/home2/s1_student3/project1/2024fa_cpu_design/week09/hardware/01.RV32I_Integrated_Test_partial_type/src/rtl/myCPU/rev00/reg_file_async.v
/home2/s1_student3/project1/2024fa_cpu_design/week09/hardware/01.RV32I_Integrated_Test_partial_type/src/rtl/myCPU/rev00/riscvsingle.sv
/home2/s1_student3/project1/2024fa_cpu_design/week09/hardware/01.RV32I_Integrated_Test_partial_type/testbench/cpu_tb.v
