// Seed: 4261449891
module module_0 (
    input tri id_0,
    output wor id_1,
    input tri0 id_2,
    input tri0 id_3,
    input tri id_4,
    input supply1 id_5
);
  wire id_7;
  module_2(
      id_3,
      id_1,
      id_5,
      id_1,
      id_5,
      id_0,
      id_5,
      id_0,
      id_2,
      id_5,
      id_3,
      id_2,
      id_4,
      id_0,
      id_2,
      id_5,
      id_1,
      id_1
  );
  wire id_8;
endmodule
module module_1 (
    input  uwire id_0,
    output wand  id_1,
    input  tri1  id_2,
    output tri1  id_3
);
  supply1 id_5 = 1;
  module_0(
      id_0, id_3, id_2, id_0, id_0, id_2
  );
endmodule
module module_2 (
    input tri1 id_0,
    output tri id_1
    , id_19,
    input wor id_2,
    output supply0 id_3,
    input wand id_4,
    input uwire id_5,
    input supply0 id_6,
    input wire id_7,
    input tri1 id_8,
    input supply1 id_9
    , id_20,
    input tri1 id_10,
    input uwire id_11,
    input supply1 id_12,
    input tri1 id_13,
    input tri1 id_14,
    input tri id_15,
    output supply0 id_16,
    output tri0 id_17
);
endmodule
