Release 14.3 Map P.40xd (nt64)
Xilinx Mapping Report File for Design 'top'

Design Information
------------------
Command Line   : map -intstyle ise -p xc3s4000-fg676-4 -cm area -ir off -pr off
-c 100 -smartguide
E:/Hardware/About-Hardware/Documents/Code/ISE14.3-Project/JS1/JS/top_guide.ncd
-o top_map.ncd top.ngd top.pcf 
Target Device  : xc3s4000
Target Package : fg676
Target Speed   : -4
Mapper Version : spartan3 -- $Revision: 1.55 $
Mapped Date    : Tue Apr 04 23:31:28 2017

Design Summary
--------------
Number of errors:      0
Number of warnings:    2
Logic Utilization:
  Total Number Slice Registers:         818 out of  55,296    1%
    Number used as Flip Flops:          817
    Number used as Latches:               1
  Number of 4 input LUTs:             1,436 out of  55,296    2%
Logic Distribution:
  Number of occupied Slices:          1,021 out of  27,648    3%
    Number of Slices containing only related logic:   1,021 out of   1,021 100%
    Number of Slices containing unrelated logic:          0 out of   1,021   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       1,627 out of  55,296    2%
    Number used as logic:             1,357
    Number used as a route-thru:        191
    Number used as Shift registers:      79

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                125 out of     489   25%
  Number of RAMB16s:                      1 out of      96    1%
  Number of MULT18X18s:                   3 out of      96    3%
  Number of BUFGMUXs:                     3 out of       8   37%
  Number of BSCANs:                       1 out of       1  100%

  Number of RPM macros:           12
Average Fanout of Non-Clock Nets:                3.28

Peak Memory Usage:  433 MB
Total REAL time to MAP completion:  14 secs 
Total CPU time to MAP completion:   14 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Map:120 - The command line option -c can not be used when running in
   timing mode.  The option will be ignored.
WARNING:PhysDesignRules:372 - Gated clock. Clock net icon_control0<13> is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.

Section 3 - Informational
-------------------------
INFO:Map:192 - SmartGuide automatically enables -timing. If SmartGuide is
   disabled, -timing should be enabled if the resulting design will be used as a
   guide file during a later run.
INFO:LIT:243 - Logical network icon_control0<10> has no load.
INFO:LIT:395 - The above info message is repeated 49 more times for the
   following (max. 5 shown):
   icon_control0<11>,
   icon_control0<15>,
   icon_control0<21>,
   icon_control0<16>,
   icon_control0<22>
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:980 - The following NGM file is used during SmartGuide:
   "E:\Hardware\About-Hardware\Documents\Code\ISE14.3-Project\JS1\JS\top_map.ngm
   ". The NGM file contains information on how the guide file was originally
   mapped. It is required for the best SmartGuide results.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
  52 block(s) removed
  15 block(s) optimized away
  51 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[10].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[11].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[12].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[13].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[14].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[3].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[4].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[5].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[6].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[7].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[8].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[9].U_LUT" (ROM)
removed.
Loadless block "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSR" (ROM) removed.
Loadless block "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_B"
(ROM) removed.
The signal "icon_control0<10>" is sourceless and has been removed.
The signal "icon_control0<11>" is sourceless and has been removed.
The signal "icon_control0<15>" is sourceless and has been removed.
The signal "icon_control0<21>" is sourceless and has been removed.
The signal "icon_control0<16>" is sourceless and has been removed.
The signal "icon_control0<22>" is sourceless and has been removed.
The signal "icon_control0<17>" is sourceless and has been removed.
The signal "icon_control0<23>" is sourceless and has been removed.
The signal "icon_control0<18>" is sourceless and has been removed.
The signal "icon_control0<24>" is sourceless and has been removed.
The signal "icon_control0<30>" is sourceless and has been removed.
The signal "icon_control0<25>" is sourceless and has been removed.
The signal "icon_control0<31>" is sourceless and has been removed.
The signal "icon_control0<26>" is sourceless and has been removed.
The signal "icon_control0<32>" is sourceless and has been removed.
The signal "icon_control0<7>" is sourceless and has been removed.
The signal "icon_control0<27>" is sourceless and has been removed.
The signal "icon_control0<33>" is sourceless and has been removed.
The signal "icon_control0<28>" is sourceless and has been removed.
The signal "icon_control0<34>" is sourceless and has been removed.
The signal "icon_control0<29>" is sourceless and has been removed.
The signal "icon_control0<35>" is sourceless and has been removed.
The signal "SAA7113_decode_uut/your_instance_name/douta<15>" is sourceless and
has been removed.
The signal "SAA7113_decode_uut/your_instance_name/douta<14>" is sourceless and
has been removed.
The signal "SAA7113_decode_uut/your_instance_name/douta<13>" is sourceless and
has been removed.
The signal "SAA7113_decode_uut/your_instance_name/douta<12>" is sourceless and
has been removed.
The signal "SAA7113_decode_uut/your_instance_name/douta<11>" is sourceless and
has been removed.
The signal "SAA7113_decode_uut/your_instance_name/douta<10>" is sourceless and
has been removed.
The signal "SAA7113_decode_uut/your_instance_name/douta<9>" is sourceless and
has been removed.
The signal "SAA7113_decode_uut/your_instance_name/douta<8>" is sourceless and
has been removed.
The signal "SAA7113_decode_uut/your_instance_name/douta<7>" is sourceless and
has been removed.
The signal "SAA7113_decode_uut/your_instance_name/douta<6>" is sourceless and
has been removed.
The signal "SAA7113_decode_uut/your_instance_name/douta<5>" is sourceless and
has been removed.
The signal "SAA7113_decode_uut/your_instance_name/douta<4>" is sourceless and
has been removed.
The signal "SAA7113_decode_uut/your_instance_name/douta<3>" is sourceless and
has been removed.
The signal "SAA7113_decode_uut/your_instance_name/douta<2>" is sourceless and
has been removed.
The signal "SAA7113_decode_uut/your_instance_name/douta<1>" is sourceless and
has been removed.
The signal "SAA7113_decode_uut/your_instance_name/douta<0>" is sourceless and
has been removed.
The signal "SAA7113_decode_uut/your_instance_name/N0" is sourceless and has been
removed.
The signal "SAA7113_decode_uut/your_instance_name/N1" is sourceless and has been
removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<3>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_HCE" (ROM)
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE" (ROM)
removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<6>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_HCE" (ROM)
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_LCE" (ROM)
removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<7>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_HCE" (ROM)
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_LCE" (ROM)
removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<11>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[11].U_HCE"
(ROM) removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[11].U_LCE"
(ROM) removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<12>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[12].U_HCE"
(ROM) removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[12].U_LCE"
(ROM) removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<13>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_HCE"
(ROM) removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_LCE"
(ROM) removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<14>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[14].U_HCE"
(ROM) removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[14].U_LCE"
(ROM) removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "DCM_27Muu/CLK0_BUF" is unused and has been removed.
The signal "DCM_27Muu/CLKFB_IN" is unused and has been removed.
 Unused block "DCM_27Muu/CLK0_BUFG_INST" (CKBUF) removed.
The signal "DCM_59Muu/CLK0_BUF" is unused and has been removed.
The signal "DCM_59Muu/CLKFB_IN" is unused and has been removed.
 Unused block "DCM_59Muu/CLK0_BUFG_INST" (CKBUF) removed.
Unused block "DCM_27Muu/DCM_INST" (DCM) removed.
Unused block "DCM_59Muu/DCM_INST" (DCM) removed.
Unused block
"SAA7113_decode_uut/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.nativ
e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram"
(RAMB16_S36_S36) removed.
Unused block "SAA7113_decode_uut/your_instance_name/XST_GND" (ZERO) removed.
Unused block "SAA7113_decode_uut/your_instance_name/XST_VCC" (ONE) removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[11].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[12].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[13].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[14].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[3].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[6].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[7].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[4].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_HCE" (ROM)
removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC
GND 		U_icon_pro/XST_GND
VCC 		U_icon_pro/XST_VCC
LUT4 		U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/F_SSTAT[6].I_STAT.U_STAT
   optimized to 0
GND 		U_ila_pro_0/XST_GND
VCC 		U_ila_pro_0/XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| ADDA_DONE                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ADV7179_BLANK                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ADV7179_CLK                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ADV7179_HS                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ADV7179_P<0>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ADV7179_P<1>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ADV7179_P<2>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ADV7179_P<3>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ADV7179_P<4>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ADV7179_P<5>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ADV7179_P<6>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ADV7179_P<7>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ADV7179_RST                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ADV7179_SCL                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ADV7179_SCRESET                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ADV7179_SDA                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ADV7179_TTX                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ADV7179_TTXREQ                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ADV7179_VS                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ADV7180_HS                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| ADV7180_INT                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| ADV7180_LLC                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| ADV7180_P<0>                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| ADV7180_P<1>                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| ADV7180_P<2>                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| ADV7180_P<3>                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| ADV7180_P<4>                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| ADV7180_P<5>                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| ADV7180_P<6>                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| ADV7180_P<7>                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| ADV7180_PWDOWN                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ADV7180_RST                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ADV7180_SCL                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ADV7180_SDA                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ADV7180_SFL                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| ADV7180_VS                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| SRAM_A_A<0>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_A_A<1>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_A_A<2>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_A_A<3>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_A_A<4>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_A_A<5>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_A_A<6>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_A_A<7>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_A_A<8>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_A_A<9>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_A_A<10>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_A_A<11>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_A_A<12>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_A_A<13>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_A_A<14>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_A_A<15>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_A_A<16>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_A_A<17>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_A_A<18>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_A_A<19>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_A_CE                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_A_D<0>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_A_D<1>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_A_D<2>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_A_D<3>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_A_D<4>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_A_D<5>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_A_D<6>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_A_D<7>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_A_D<8>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_A_D<9>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_A_D<10>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_A_D<11>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_A_D<12>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_A_D<13>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_A_D<14>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_A_D<15>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_A_LB                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_A_OE                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_A_UB                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_A_WE                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_B_A<0>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_B_A<1>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_B_A<2>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_B_A<3>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_B_A<4>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_B_A<5>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_B_A<6>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_B_A<7>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_B_A<8>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_B_A<9>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_B_A<10>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_B_A<11>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_B_A<12>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_B_A<13>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_B_A<14>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_B_A<15>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_B_A<16>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_B_A<17>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_B_A<18>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_B_A<19>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_B_CE                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_B_D<0>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_B_D<1>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_B_D<2>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_B_D<3>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_B_D<4>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_B_D<5>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_B_D<6>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_B_D<7>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_B_D<8>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_B_D<9>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_B_D<10>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_B_D<11>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_B_D<12>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_B_D<13>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_B_D<14>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_B_D<15>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_B_LB                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_B_OE                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_B_UB                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SRAM_B_WE                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| clk_59m                            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| clkout                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| cross_output                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| enhance_enable                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| rst                                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| ttl_en                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| video_zoom                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------
U_ila_pro_0/U0_I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_CDONE_MSET
U_ila_pro_0/U0_I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_CMPRESET_MSET
U_ila_pro_0/U0_I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_NS0_MSET
U_ila_pro_0/U0_I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_NS1_MSET
U_ila_pro_0/U0_I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_SCMPCE_MSET
U_ila_pro_0/U0_I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_SCRST_MSET
U_ila_pro_0/U0_I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_WHCMPCE_MSET
U_ila_pro_0/U0_I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_WLCMPCE_MSET
U_ila_pro_0/U0_I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_SRL16.U
_GAND_SRL16_MSET
U_ila_pro_0/U0_I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_SRL16.
U_GAND_SRL16_MSET
U_ila_pro_0/U0_I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_SRL16.
U_GAND_SRL16_MSET
U_ila_pro_0/U0_I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_
SRL16.U_GANDX_SRL16_MSET

Section 8 - Guide Report
------------------------

Tue Apr 04 23:31:41 2017

  Estimated SmartGuide Results
  ----------------------------
  This section describes the guide results after placement. Re-implemented 
  components are components that were guided, but moved in order to satisfy
  timing requirements.

    Estimated Percentage of guided Components                 |  97.4%
    Estimated Percentage of re-implemented Components         |   0.0%
    Estimated Percentage of new/changed Components            |   2.6%
    Estimated Percentage of fully guided Nets                 |  92.8%
    Estimated Percentage of partially guided or unrouted Nets |   7.2%

  A detailed SmartGuide report (.GRF) can be generated during PAR by
  specifying the [-smartguide <guidefile[.ncd]>] switch on the PAR
  command line. The GRF file contains all components and nets that were
  not guided. A final summary report is always generated and is available
  in the PAR report file and in the GRF regardless of the PAR -smartguide switch.


Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
No control set information for this architecture.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
