// this code is auto-generated by the python script gen_wallace_tree_multiplier.py

`timescale 1ns / 1ps

module wallace_tree_multiplier (a, b, product);
    input signed [31:0] a;
    input signed [31:0] b;
    output signed [63:0] product;


    // get absolute value of a and b
    wire [31:0] pos_a, pos_b;
    assign pos_a = (a[31] == 1'b1) ? ((32'hffffffff ^ a) + 32'b1) : (a);
    assign pos_b = (b[31] == 1'b1) ? ((32'hffffffff ^ b) + 32'b1) : (b);

    // get partial product by a[i] AND b
    wire [31:0] par_product [31:0];
    genvar i;
    generate
        for (i=0; i<32; i=i+1) begin: par_product_gen
            assign par_product[i] = {(32){pos_a[i]}} & pos_b;
        end
    endgenerate

    // adders for different stages of compression
    // adders in stage 0
    wire half_adder_stage0_0_sum; 
    wire half_adder_stage0_0_c_out; 
    half_adder_1bit half_adder_stage0_0 (
        .a(par_product[0][2]), 
        .b(par_product[1][1]), 
        .sum(half_adder_stage0_0_sum), 
        .c_out(half_adder_stage0_0_c_out) 
    ); 
    wire full_adder_stage0_1_sum; 
    wire full_adder_stage0_1_c_out; 
    full_adder_1bit full_adder_stage0_1 (
        .a(par_product[0][3]), 
        .b(par_product[1][2]), 
        .c_in(par_product[2][1]), 
        .sum(full_adder_stage0_1_sum), 
        .c_out(full_adder_stage0_1_c_out) 
    ); 
    wire full_adder_stage0_2_sum; 
    wire full_adder_stage0_2_c_out; 
    full_adder_1bit full_adder_stage0_2 (
        .a(par_product[0][4]), 
        .b(par_product[1][3]), 
        .c_in(par_product[2][2]), 
        .sum(full_adder_stage0_2_sum), 
        .c_out(full_adder_stage0_2_c_out) 
    ); 
    wire half_adder_stage0_3_sum; 
    wire half_adder_stage0_3_c_out; 
    half_adder_1bit half_adder_stage0_3 (
        .a(par_product[3][1]), 
        .b(par_product[4][0]), 
        .sum(half_adder_stage0_3_sum), 
        .c_out(half_adder_stage0_3_c_out) 
    ); 
    wire full_adder_stage0_4_sum; 
    wire full_adder_stage0_4_c_out; 
    full_adder_1bit full_adder_stage0_4 (
        .a(par_product[0][5]), 
        .b(par_product[1][4]), 
        .c_in(par_product[2][3]), 
        .sum(full_adder_stage0_4_sum), 
        .c_out(full_adder_stage0_4_c_out) 
    ); 
    wire full_adder_stage0_5_sum; 
    wire full_adder_stage0_5_c_out; 
    full_adder_1bit full_adder_stage0_5 (
        .a(par_product[3][2]), 
        .b(par_product[4][1]), 
        .c_in(par_product[5][0]), 
        .sum(full_adder_stage0_5_sum), 
        .c_out(full_adder_stage0_5_c_out) 
    ); 
    wire full_adder_stage0_6_sum; 
    wire full_adder_stage0_6_c_out; 
    full_adder_1bit full_adder_stage0_6 (
        .a(par_product[0][6]), 
        .b(par_product[1][5]), 
        .c_in(par_product[2][4]), 
        .sum(full_adder_stage0_6_sum), 
        .c_out(full_adder_stage0_6_c_out) 
    ); 
    wire full_adder_stage0_7_sum; 
    wire full_adder_stage0_7_c_out; 
    full_adder_1bit full_adder_stage0_7 (
        .a(par_product[3][3]), 
        .b(par_product[4][2]), 
        .c_in(par_product[5][1]), 
        .sum(full_adder_stage0_7_sum), 
        .c_out(full_adder_stage0_7_c_out) 
    ); 
    wire full_adder_stage0_8_sum; 
    wire full_adder_stage0_8_c_out; 
    full_adder_1bit full_adder_stage0_8 (
        .a(par_product[0][7]), 
        .b(par_product[1][6]), 
        .c_in(par_product[2][5]), 
        .sum(full_adder_stage0_8_sum), 
        .c_out(full_adder_stage0_8_c_out) 
    ); 
    wire full_adder_stage0_9_sum; 
    wire full_adder_stage0_9_c_out; 
    full_adder_1bit full_adder_stage0_9 (
        .a(par_product[3][4]), 
        .b(par_product[4][3]), 
        .c_in(par_product[5][2]), 
        .sum(full_adder_stage0_9_sum), 
        .c_out(full_adder_stage0_9_c_out) 
    ); 
    wire half_adder_stage0_10_sum; 
    wire half_adder_stage0_10_c_out; 
    half_adder_1bit half_adder_stage0_10 (
        .a(par_product[6][1]), 
        .b(par_product[7][0]), 
        .sum(half_adder_stage0_10_sum), 
        .c_out(half_adder_stage0_10_c_out) 
    ); 
    wire full_adder_stage0_11_sum; 
    wire full_adder_stage0_11_c_out; 
    full_adder_1bit full_adder_stage0_11 (
        .a(par_product[0][8]), 
        .b(par_product[1][7]), 
        .c_in(par_product[2][6]), 
        .sum(full_adder_stage0_11_sum), 
        .c_out(full_adder_stage0_11_c_out) 
    ); 
    wire full_adder_stage0_12_sum; 
    wire full_adder_stage0_12_c_out; 
    full_adder_1bit full_adder_stage0_12 (
        .a(par_product[3][5]), 
        .b(par_product[4][4]), 
        .c_in(par_product[5][3]), 
        .sum(full_adder_stage0_12_sum), 
        .c_out(full_adder_stage0_12_c_out) 
    ); 
    wire full_adder_stage0_13_sum; 
    wire full_adder_stage0_13_c_out; 
    full_adder_1bit full_adder_stage0_13 (
        .a(par_product[6][2]), 
        .b(par_product[7][1]), 
        .c_in(par_product[8][0]), 
        .sum(full_adder_stage0_13_sum), 
        .c_out(full_adder_stage0_13_c_out) 
    ); 
    wire full_adder_stage0_14_sum; 
    wire full_adder_stage0_14_c_out; 
    full_adder_1bit full_adder_stage0_14 (
        .a(par_product[0][9]), 
        .b(par_product[1][8]), 
        .c_in(par_product[2][7]), 
        .sum(full_adder_stage0_14_sum), 
        .c_out(full_adder_stage0_14_c_out) 
    ); 
    wire full_adder_stage0_15_sum; 
    wire full_adder_stage0_15_c_out; 
    full_adder_1bit full_adder_stage0_15 (
        .a(par_product[3][6]), 
        .b(par_product[4][5]), 
        .c_in(par_product[5][4]), 
        .sum(full_adder_stage0_15_sum), 
        .c_out(full_adder_stage0_15_c_out) 
    ); 
    wire full_adder_stage0_16_sum; 
    wire full_adder_stage0_16_c_out; 
    full_adder_1bit full_adder_stage0_16 (
        .a(par_product[6][3]), 
        .b(par_product[7][2]), 
        .c_in(par_product[8][1]), 
        .sum(full_adder_stage0_16_sum), 
        .c_out(full_adder_stage0_16_c_out) 
    ); 
    wire full_adder_stage0_17_sum; 
    wire full_adder_stage0_17_c_out; 
    full_adder_1bit full_adder_stage0_17 (
        .a(par_product[0][10]), 
        .b(par_product[1][9]), 
        .c_in(par_product[2][8]), 
        .sum(full_adder_stage0_17_sum), 
        .c_out(full_adder_stage0_17_c_out) 
    ); 
    wire full_adder_stage0_18_sum; 
    wire full_adder_stage0_18_c_out; 
    full_adder_1bit full_adder_stage0_18 (
        .a(par_product[3][7]), 
        .b(par_product[4][6]), 
        .c_in(par_product[5][5]), 
        .sum(full_adder_stage0_18_sum), 
        .c_out(full_adder_stage0_18_c_out) 
    ); 
    wire full_adder_stage0_19_sum; 
    wire full_adder_stage0_19_c_out; 
    full_adder_1bit full_adder_stage0_19 (
        .a(par_product[6][4]), 
        .b(par_product[7][3]), 
        .c_in(par_product[8][2]), 
        .sum(full_adder_stage0_19_sum), 
        .c_out(full_adder_stage0_19_c_out) 
    ); 
    wire half_adder_stage0_20_sum; 
    wire half_adder_stage0_20_c_out; 
    half_adder_1bit half_adder_stage0_20 (
        .a(par_product[9][1]), 
        .b(par_product[10][0]), 
        .sum(half_adder_stage0_20_sum), 
        .c_out(half_adder_stage0_20_c_out) 
    ); 
    wire full_adder_stage0_21_sum; 
    wire full_adder_stage0_21_c_out; 
    full_adder_1bit full_adder_stage0_21 (
        .a(par_product[0][11]), 
        .b(par_product[1][10]), 
        .c_in(par_product[2][9]), 
        .sum(full_adder_stage0_21_sum), 
        .c_out(full_adder_stage0_21_c_out) 
    ); 
    wire full_adder_stage0_22_sum; 
    wire full_adder_stage0_22_c_out; 
    full_adder_1bit full_adder_stage0_22 (
        .a(par_product[3][8]), 
        .b(par_product[4][7]), 
        .c_in(par_product[5][6]), 
        .sum(full_adder_stage0_22_sum), 
        .c_out(full_adder_stage0_22_c_out) 
    ); 
    wire full_adder_stage0_23_sum; 
    wire full_adder_stage0_23_c_out; 
    full_adder_1bit full_adder_stage0_23 (
        .a(par_product[6][5]), 
        .b(par_product[7][4]), 
        .c_in(par_product[8][3]), 
        .sum(full_adder_stage0_23_sum), 
        .c_out(full_adder_stage0_23_c_out) 
    ); 
    wire full_adder_stage0_24_sum; 
    wire full_adder_stage0_24_c_out; 
    full_adder_1bit full_adder_stage0_24 (
        .a(par_product[9][2]), 
        .b(par_product[10][1]), 
        .c_in(par_product[11][0]), 
        .sum(full_adder_stage0_24_sum), 
        .c_out(full_adder_stage0_24_c_out) 
    ); 
    wire full_adder_stage0_25_sum; 
    wire full_adder_stage0_25_c_out; 
    full_adder_1bit full_adder_stage0_25 (
        .a(par_product[0][12]), 
        .b(par_product[1][11]), 
        .c_in(par_product[2][10]), 
        .sum(full_adder_stage0_25_sum), 
        .c_out(full_adder_stage0_25_c_out) 
    ); 
    wire full_adder_stage0_26_sum; 
    wire full_adder_stage0_26_c_out; 
    full_adder_1bit full_adder_stage0_26 (
        .a(par_product[3][9]), 
        .b(par_product[4][8]), 
        .c_in(par_product[5][7]), 
        .sum(full_adder_stage0_26_sum), 
        .c_out(full_adder_stage0_26_c_out) 
    ); 
    wire full_adder_stage0_27_sum; 
    wire full_adder_stage0_27_c_out; 
    full_adder_1bit full_adder_stage0_27 (
        .a(par_product[6][6]), 
        .b(par_product[7][5]), 
        .c_in(par_product[8][4]), 
        .sum(full_adder_stage0_27_sum), 
        .c_out(full_adder_stage0_27_c_out) 
    ); 
    wire full_adder_stage0_28_sum; 
    wire full_adder_stage0_28_c_out; 
    full_adder_1bit full_adder_stage0_28 (
        .a(par_product[9][3]), 
        .b(par_product[10][2]), 
        .c_in(par_product[11][1]), 
        .sum(full_adder_stage0_28_sum), 
        .c_out(full_adder_stage0_28_c_out) 
    ); 
    wire full_adder_stage0_29_sum; 
    wire full_adder_stage0_29_c_out; 
    full_adder_1bit full_adder_stage0_29 (
        .a(par_product[0][13]), 
        .b(par_product[1][12]), 
        .c_in(par_product[2][11]), 
        .sum(full_adder_stage0_29_sum), 
        .c_out(full_adder_stage0_29_c_out) 
    ); 
    wire full_adder_stage0_30_sum; 
    wire full_adder_stage0_30_c_out; 
    full_adder_1bit full_adder_stage0_30 (
        .a(par_product[3][10]), 
        .b(par_product[4][9]), 
        .c_in(par_product[5][8]), 
        .sum(full_adder_stage0_30_sum), 
        .c_out(full_adder_stage0_30_c_out) 
    ); 
    wire full_adder_stage0_31_sum; 
    wire full_adder_stage0_31_c_out; 
    full_adder_1bit full_adder_stage0_31 (
        .a(par_product[6][7]), 
        .b(par_product[7][6]), 
        .c_in(par_product[8][5]), 
        .sum(full_adder_stage0_31_sum), 
        .c_out(full_adder_stage0_31_c_out) 
    ); 
    wire full_adder_stage0_32_sum; 
    wire full_adder_stage0_32_c_out; 
    full_adder_1bit full_adder_stage0_32 (
        .a(par_product[9][4]), 
        .b(par_product[10][3]), 
        .c_in(par_product[11][2]), 
        .sum(full_adder_stage0_32_sum), 
        .c_out(full_adder_stage0_32_c_out) 
    ); 
    wire half_adder_stage0_33_sum; 
    wire half_adder_stage0_33_c_out; 
    half_adder_1bit half_adder_stage0_33 (
        .a(par_product[12][1]), 
        .b(par_product[13][0]), 
        .sum(half_adder_stage0_33_sum), 
        .c_out(half_adder_stage0_33_c_out) 
    ); 
    wire full_adder_stage0_34_sum; 
    wire full_adder_stage0_34_c_out; 
    full_adder_1bit full_adder_stage0_34 (
        .a(par_product[0][14]), 
        .b(par_product[1][13]), 
        .c_in(par_product[2][12]), 
        .sum(full_adder_stage0_34_sum), 
        .c_out(full_adder_stage0_34_c_out) 
    ); 
    wire full_adder_stage0_35_sum; 
    wire full_adder_stage0_35_c_out; 
    full_adder_1bit full_adder_stage0_35 (
        .a(par_product[3][11]), 
        .b(par_product[4][10]), 
        .c_in(par_product[5][9]), 
        .sum(full_adder_stage0_35_sum), 
        .c_out(full_adder_stage0_35_c_out) 
    ); 
    wire full_adder_stage0_36_sum; 
    wire full_adder_stage0_36_c_out; 
    full_adder_1bit full_adder_stage0_36 (
        .a(par_product[6][8]), 
        .b(par_product[7][7]), 
        .c_in(par_product[8][6]), 
        .sum(full_adder_stage0_36_sum), 
        .c_out(full_adder_stage0_36_c_out) 
    ); 
    wire full_adder_stage0_37_sum; 
    wire full_adder_stage0_37_c_out; 
    full_adder_1bit full_adder_stage0_37 (
        .a(par_product[9][5]), 
        .b(par_product[10][4]), 
        .c_in(par_product[11][3]), 
        .sum(full_adder_stage0_37_sum), 
        .c_out(full_adder_stage0_37_c_out) 
    ); 
    wire full_adder_stage0_38_sum; 
    wire full_adder_stage0_38_c_out; 
    full_adder_1bit full_adder_stage0_38 (
        .a(par_product[12][2]), 
        .b(par_product[13][1]), 
        .c_in(par_product[14][0]), 
        .sum(full_adder_stage0_38_sum), 
        .c_out(full_adder_stage0_38_c_out) 
    ); 
    wire full_adder_stage0_39_sum; 
    wire full_adder_stage0_39_c_out; 
    full_adder_1bit full_adder_stage0_39 (
        .a(par_product[0][15]), 
        .b(par_product[1][14]), 
        .c_in(par_product[2][13]), 
        .sum(full_adder_stage0_39_sum), 
        .c_out(full_adder_stage0_39_c_out) 
    ); 
    wire full_adder_stage0_40_sum; 
    wire full_adder_stage0_40_c_out; 
    full_adder_1bit full_adder_stage0_40 (
        .a(par_product[3][12]), 
        .b(par_product[4][11]), 
        .c_in(par_product[5][10]), 
        .sum(full_adder_stage0_40_sum), 
        .c_out(full_adder_stage0_40_c_out) 
    ); 
    wire full_adder_stage0_41_sum; 
    wire full_adder_stage0_41_c_out; 
    full_adder_1bit full_adder_stage0_41 (
        .a(par_product[6][9]), 
        .b(par_product[7][8]), 
        .c_in(par_product[8][7]), 
        .sum(full_adder_stage0_41_sum), 
        .c_out(full_adder_stage0_41_c_out) 
    ); 
    wire full_adder_stage0_42_sum; 
    wire full_adder_stage0_42_c_out; 
    full_adder_1bit full_adder_stage0_42 (
        .a(par_product[9][6]), 
        .b(par_product[10][5]), 
        .c_in(par_product[11][4]), 
        .sum(full_adder_stage0_42_sum), 
        .c_out(full_adder_stage0_42_c_out) 
    ); 
    wire full_adder_stage0_43_sum; 
    wire full_adder_stage0_43_c_out; 
    full_adder_1bit full_adder_stage0_43 (
        .a(par_product[12][3]), 
        .b(par_product[13][2]), 
        .c_in(par_product[14][1]), 
        .sum(full_adder_stage0_43_sum), 
        .c_out(full_adder_stage0_43_c_out) 
    ); 
    wire full_adder_stage0_44_sum; 
    wire full_adder_stage0_44_c_out; 
    full_adder_1bit full_adder_stage0_44 (
        .a(par_product[0][16]), 
        .b(par_product[1][15]), 
        .c_in(par_product[2][14]), 
        .sum(full_adder_stage0_44_sum), 
        .c_out(full_adder_stage0_44_c_out) 
    ); 
    wire full_adder_stage0_45_sum; 
    wire full_adder_stage0_45_c_out; 
    full_adder_1bit full_adder_stage0_45 (
        .a(par_product[3][13]), 
        .b(par_product[4][12]), 
        .c_in(par_product[5][11]), 
        .sum(full_adder_stage0_45_sum), 
        .c_out(full_adder_stage0_45_c_out) 
    ); 
    wire full_adder_stage0_46_sum; 
    wire full_adder_stage0_46_c_out; 
    full_adder_1bit full_adder_stage0_46 (
        .a(par_product[6][10]), 
        .b(par_product[7][9]), 
        .c_in(par_product[8][8]), 
        .sum(full_adder_stage0_46_sum), 
        .c_out(full_adder_stage0_46_c_out) 
    ); 
    wire full_adder_stage0_47_sum; 
    wire full_adder_stage0_47_c_out; 
    full_adder_1bit full_adder_stage0_47 (
        .a(par_product[9][7]), 
        .b(par_product[10][6]), 
        .c_in(par_product[11][5]), 
        .sum(full_adder_stage0_47_sum), 
        .c_out(full_adder_stage0_47_c_out) 
    ); 
    wire full_adder_stage0_48_sum; 
    wire full_adder_stage0_48_c_out; 
    full_adder_1bit full_adder_stage0_48 (
        .a(par_product[12][4]), 
        .b(par_product[13][3]), 
        .c_in(par_product[14][2]), 
        .sum(full_adder_stage0_48_sum), 
        .c_out(full_adder_stage0_48_c_out) 
    ); 
    wire half_adder_stage0_49_sum; 
    wire half_adder_stage0_49_c_out; 
    half_adder_1bit half_adder_stage0_49 (
        .a(par_product[15][1]), 
        .b(par_product[16][0]), 
        .sum(half_adder_stage0_49_sum), 
        .c_out(half_adder_stage0_49_c_out) 
    ); 
    wire full_adder_stage0_50_sum; 
    wire full_adder_stage0_50_c_out; 
    full_adder_1bit full_adder_stage0_50 (
        .a(par_product[0][17]), 
        .b(par_product[1][16]), 
        .c_in(par_product[2][15]), 
        .sum(full_adder_stage0_50_sum), 
        .c_out(full_adder_stage0_50_c_out) 
    ); 
    wire full_adder_stage0_51_sum; 
    wire full_adder_stage0_51_c_out; 
    full_adder_1bit full_adder_stage0_51 (
        .a(par_product[3][14]), 
        .b(par_product[4][13]), 
        .c_in(par_product[5][12]), 
        .sum(full_adder_stage0_51_sum), 
        .c_out(full_adder_stage0_51_c_out) 
    ); 
    wire full_adder_stage0_52_sum; 
    wire full_adder_stage0_52_c_out; 
    full_adder_1bit full_adder_stage0_52 (
        .a(par_product[6][11]), 
        .b(par_product[7][10]), 
        .c_in(par_product[8][9]), 
        .sum(full_adder_stage0_52_sum), 
        .c_out(full_adder_stage0_52_c_out) 
    ); 
    wire full_adder_stage0_53_sum; 
    wire full_adder_stage0_53_c_out; 
    full_adder_1bit full_adder_stage0_53 (
        .a(par_product[9][8]), 
        .b(par_product[10][7]), 
        .c_in(par_product[11][6]), 
        .sum(full_adder_stage0_53_sum), 
        .c_out(full_adder_stage0_53_c_out) 
    ); 
    wire full_adder_stage0_54_sum; 
    wire full_adder_stage0_54_c_out; 
    full_adder_1bit full_adder_stage0_54 (
        .a(par_product[12][5]), 
        .b(par_product[13][4]), 
        .c_in(par_product[14][3]), 
        .sum(full_adder_stage0_54_sum), 
        .c_out(full_adder_stage0_54_c_out) 
    ); 
    wire full_adder_stage0_55_sum; 
    wire full_adder_stage0_55_c_out; 
    full_adder_1bit full_adder_stage0_55 (
        .a(par_product[15][2]), 
        .b(par_product[16][1]), 
        .c_in(par_product[17][0]), 
        .sum(full_adder_stage0_55_sum), 
        .c_out(full_adder_stage0_55_c_out) 
    ); 
    wire full_adder_stage0_56_sum; 
    wire full_adder_stage0_56_c_out; 
    full_adder_1bit full_adder_stage0_56 (
        .a(par_product[0][18]), 
        .b(par_product[1][17]), 
        .c_in(par_product[2][16]), 
        .sum(full_adder_stage0_56_sum), 
        .c_out(full_adder_stage0_56_c_out) 
    ); 
    wire full_adder_stage0_57_sum; 
    wire full_adder_stage0_57_c_out; 
    full_adder_1bit full_adder_stage0_57 (
        .a(par_product[3][15]), 
        .b(par_product[4][14]), 
        .c_in(par_product[5][13]), 
        .sum(full_adder_stage0_57_sum), 
        .c_out(full_adder_stage0_57_c_out) 
    ); 
    wire full_adder_stage0_58_sum; 
    wire full_adder_stage0_58_c_out; 
    full_adder_1bit full_adder_stage0_58 (
        .a(par_product[6][12]), 
        .b(par_product[7][11]), 
        .c_in(par_product[8][10]), 
        .sum(full_adder_stage0_58_sum), 
        .c_out(full_adder_stage0_58_c_out) 
    ); 
    wire full_adder_stage0_59_sum; 
    wire full_adder_stage0_59_c_out; 
    full_adder_1bit full_adder_stage0_59 (
        .a(par_product[9][9]), 
        .b(par_product[10][8]), 
        .c_in(par_product[11][7]), 
        .sum(full_adder_stage0_59_sum), 
        .c_out(full_adder_stage0_59_c_out) 
    ); 
    wire full_adder_stage0_60_sum; 
    wire full_adder_stage0_60_c_out; 
    full_adder_1bit full_adder_stage0_60 (
        .a(par_product[12][6]), 
        .b(par_product[13][5]), 
        .c_in(par_product[14][4]), 
        .sum(full_adder_stage0_60_sum), 
        .c_out(full_adder_stage0_60_c_out) 
    ); 
    wire full_adder_stage0_61_sum; 
    wire full_adder_stage0_61_c_out; 
    full_adder_1bit full_adder_stage0_61 (
        .a(par_product[15][3]), 
        .b(par_product[16][2]), 
        .c_in(par_product[17][1]), 
        .sum(full_adder_stage0_61_sum), 
        .c_out(full_adder_stage0_61_c_out) 
    ); 
    wire full_adder_stage0_62_sum; 
    wire full_adder_stage0_62_c_out; 
    full_adder_1bit full_adder_stage0_62 (
        .a(par_product[0][19]), 
        .b(par_product[1][18]), 
        .c_in(par_product[2][17]), 
        .sum(full_adder_stage0_62_sum), 
        .c_out(full_adder_stage0_62_c_out) 
    ); 
    wire full_adder_stage0_63_sum; 
    wire full_adder_stage0_63_c_out; 
    full_adder_1bit full_adder_stage0_63 (
        .a(par_product[3][16]), 
        .b(par_product[4][15]), 
        .c_in(par_product[5][14]), 
        .sum(full_adder_stage0_63_sum), 
        .c_out(full_adder_stage0_63_c_out) 
    ); 
    wire full_adder_stage0_64_sum; 
    wire full_adder_stage0_64_c_out; 
    full_adder_1bit full_adder_stage0_64 (
        .a(par_product[6][13]), 
        .b(par_product[7][12]), 
        .c_in(par_product[8][11]), 
        .sum(full_adder_stage0_64_sum), 
        .c_out(full_adder_stage0_64_c_out) 
    ); 
    wire full_adder_stage0_65_sum; 
    wire full_adder_stage0_65_c_out; 
    full_adder_1bit full_adder_stage0_65 (
        .a(par_product[9][10]), 
        .b(par_product[10][9]), 
        .c_in(par_product[11][8]), 
        .sum(full_adder_stage0_65_sum), 
        .c_out(full_adder_stage0_65_c_out) 
    ); 
    wire full_adder_stage0_66_sum; 
    wire full_adder_stage0_66_c_out; 
    full_adder_1bit full_adder_stage0_66 (
        .a(par_product[12][7]), 
        .b(par_product[13][6]), 
        .c_in(par_product[14][5]), 
        .sum(full_adder_stage0_66_sum), 
        .c_out(full_adder_stage0_66_c_out) 
    ); 
    wire full_adder_stage0_67_sum; 
    wire full_adder_stage0_67_c_out; 
    full_adder_1bit full_adder_stage0_67 (
        .a(par_product[15][4]), 
        .b(par_product[16][3]), 
        .c_in(par_product[17][2]), 
        .sum(full_adder_stage0_67_sum), 
        .c_out(full_adder_stage0_67_c_out) 
    ); 
    wire half_adder_stage0_68_sum; 
    wire half_adder_stage0_68_c_out; 
    half_adder_1bit half_adder_stage0_68 (
        .a(par_product[18][1]), 
        .b(par_product[19][0]), 
        .sum(half_adder_stage0_68_sum), 
        .c_out(half_adder_stage0_68_c_out) 
    ); 
    wire full_adder_stage0_69_sum; 
    wire full_adder_stage0_69_c_out; 
    full_adder_1bit full_adder_stage0_69 (
        .a(par_product[0][20]), 
        .b(par_product[1][19]), 
        .c_in(par_product[2][18]), 
        .sum(full_adder_stage0_69_sum), 
        .c_out(full_adder_stage0_69_c_out) 
    ); 
    wire full_adder_stage0_70_sum; 
    wire full_adder_stage0_70_c_out; 
    full_adder_1bit full_adder_stage0_70 (
        .a(par_product[3][17]), 
        .b(par_product[4][16]), 
        .c_in(par_product[5][15]), 
        .sum(full_adder_stage0_70_sum), 
        .c_out(full_adder_stage0_70_c_out) 
    ); 
    wire full_adder_stage0_71_sum; 
    wire full_adder_stage0_71_c_out; 
    full_adder_1bit full_adder_stage0_71 (
        .a(par_product[6][14]), 
        .b(par_product[7][13]), 
        .c_in(par_product[8][12]), 
        .sum(full_adder_stage0_71_sum), 
        .c_out(full_adder_stage0_71_c_out) 
    ); 
    wire full_adder_stage0_72_sum; 
    wire full_adder_stage0_72_c_out; 
    full_adder_1bit full_adder_stage0_72 (
        .a(par_product[9][11]), 
        .b(par_product[10][10]), 
        .c_in(par_product[11][9]), 
        .sum(full_adder_stage0_72_sum), 
        .c_out(full_adder_stage0_72_c_out) 
    ); 
    wire full_adder_stage0_73_sum; 
    wire full_adder_stage0_73_c_out; 
    full_adder_1bit full_adder_stage0_73 (
        .a(par_product[12][8]), 
        .b(par_product[13][7]), 
        .c_in(par_product[14][6]), 
        .sum(full_adder_stage0_73_sum), 
        .c_out(full_adder_stage0_73_c_out) 
    ); 
    wire full_adder_stage0_74_sum; 
    wire full_adder_stage0_74_c_out; 
    full_adder_1bit full_adder_stage0_74 (
        .a(par_product[15][5]), 
        .b(par_product[16][4]), 
        .c_in(par_product[17][3]), 
        .sum(full_adder_stage0_74_sum), 
        .c_out(full_adder_stage0_74_c_out) 
    ); 
    wire full_adder_stage0_75_sum; 
    wire full_adder_stage0_75_c_out; 
    full_adder_1bit full_adder_stage0_75 (
        .a(par_product[18][2]), 
        .b(par_product[19][1]), 
        .c_in(par_product[20][0]), 
        .sum(full_adder_stage0_75_sum), 
        .c_out(full_adder_stage0_75_c_out) 
    ); 
    wire full_adder_stage0_76_sum; 
    wire full_adder_stage0_76_c_out; 
    full_adder_1bit full_adder_stage0_76 (
        .a(par_product[0][21]), 
        .b(par_product[1][20]), 
        .c_in(par_product[2][19]), 
        .sum(full_adder_stage0_76_sum), 
        .c_out(full_adder_stage0_76_c_out) 
    ); 
    wire full_adder_stage0_77_sum; 
    wire full_adder_stage0_77_c_out; 
    full_adder_1bit full_adder_stage0_77 (
        .a(par_product[3][18]), 
        .b(par_product[4][17]), 
        .c_in(par_product[5][16]), 
        .sum(full_adder_stage0_77_sum), 
        .c_out(full_adder_stage0_77_c_out) 
    ); 
    wire full_adder_stage0_78_sum; 
    wire full_adder_stage0_78_c_out; 
    full_adder_1bit full_adder_stage0_78 (
        .a(par_product[6][15]), 
        .b(par_product[7][14]), 
        .c_in(par_product[8][13]), 
        .sum(full_adder_stage0_78_sum), 
        .c_out(full_adder_stage0_78_c_out) 
    ); 
    wire full_adder_stage0_79_sum; 
    wire full_adder_stage0_79_c_out; 
    full_adder_1bit full_adder_stage0_79 (
        .a(par_product[9][12]), 
        .b(par_product[10][11]), 
        .c_in(par_product[11][10]), 
        .sum(full_adder_stage0_79_sum), 
        .c_out(full_adder_stage0_79_c_out) 
    ); 
    wire full_adder_stage0_80_sum; 
    wire full_adder_stage0_80_c_out; 
    full_adder_1bit full_adder_stage0_80 (
        .a(par_product[12][9]), 
        .b(par_product[13][8]), 
        .c_in(par_product[14][7]), 
        .sum(full_adder_stage0_80_sum), 
        .c_out(full_adder_stage0_80_c_out) 
    ); 
    wire full_adder_stage0_81_sum; 
    wire full_adder_stage0_81_c_out; 
    full_adder_1bit full_adder_stage0_81 (
        .a(par_product[15][6]), 
        .b(par_product[16][5]), 
        .c_in(par_product[17][4]), 
        .sum(full_adder_stage0_81_sum), 
        .c_out(full_adder_stage0_81_c_out) 
    ); 
    wire full_adder_stage0_82_sum; 
    wire full_adder_stage0_82_c_out; 
    full_adder_1bit full_adder_stage0_82 (
        .a(par_product[18][3]), 
        .b(par_product[19][2]), 
        .c_in(par_product[20][1]), 
        .sum(full_adder_stage0_82_sum), 
        .c_out(full_adder_stage0_82_c_out) 
    ); 
    wire full_adder_stage0_83_sum; 
    wire full_adder_stage0_83_c_out; 
    full_adder_1bit full_adder_stage0_83 (
        .a(par_product[0][22]), 
        .b(par_product[1][21]), 
        .c_in(par_product[2][20]), 
        .sum(full_adder_stage0_83_sum), 
        .c_out(full_adder_stage0_83_c_out) 
    ); 
    wire full_adder_stage0_84_sum; 
    wire full_adder_stage0_84_c_out; 
    full_adder_1bit full_adder_stage0_84 (
        .a(par_product[3][19]), 
        .b(par_product[4][18]), 
        .c_in(par_product[5][17]), 
        .sum(full_adder_stage0_84_sum), 
        .c_out(full_adder_stage0_84_c_out) 
    ); 
    wire full_adder_stage0_85_sum; 
    wire full_adder_stage0_85_c_out; 
    full_adder_1bit full_adder_stage0_85 (
        .a(par_product[6][16]), 
        .b(par_product[7][15]), 
        .c_in(par_product[8][14]), 
        .sum(full_adder_stage0_85_sum), 
        .c_out(full_adder_stage0_85_c_out) 
    ); 
    wire full_adder_stage0_86_sum; 
    wire full_adder_stage0_86_c_out; 
    full_adder_1bit full_adder_stage0_86 (
        .a(par_product[9][13]), 
        .b(par_product[10][12]), 
        .c_in(par_product[11][11]), 
        .sum(full_adder_stage0_86_sum), 
        .c_out(full_adder_stage0_86_c_out) 
    ); 
    wire full_adder_stage0_87_sum; 
    wire full_adder_stage0_87_c_out; 
    full_adder_1bit full_adder_stage0_87 (
        .a(par_product[12][10]), 
        .b(par_product[13][9]), 
        .c_in(par_product[14][8]), 
        .sum(full_adder_stage0_87_sum), 
        .c_out(full_adder_stage0_87_c_out) 
    ); 
    wire full_adder_stage0_88_sum; 
    wire full_adder_stage0_88_c_out; 
    full_adder_1bit full_adder_stage0_88 (
        .a(par_product[15][7]), 
        .b(par_product[16][6]), 
        .c_in(par_product[17][5]), 
        .sum(full_adder_stage0_88_sum), 
        .c_out(full_adder_stage0_88_c_out) 
    ); 
    wire full_adder_stage0_89_sum; 
    wire full_adder_stage0_89_c_out; 
    full_adder_1bit full_adder_stage0_89 (
        .a(par_product[18][4]), 
        .b(par_product[19][3]), 
        .c_in(par_product[20][2]), 
        .sum(full_adder_stage0_89_sum), 
        .c_out(full_adder_stage0_89_c_out) 
    ); 
    wire half_adder_stage0_90_sum; 
    wire half_adder_stage0_90_c_out; 
    half_adder_1bit half_adder_stage0_90 (
        .a(par_product[21][1]), 
        .b(par_product[22][0]), 
        .sum(half_adder_stage0_90_sum), 
        .c_out(half_adder_stage0_90_c_out) 
    ); 
    wire full_adder_stage0_91_sum; 
    wire full_adder_stage0_91_c_out; 
    full_adder_1bit full_adder_stage0_91 (
        .a(par_product[0][23]), 
        .b(par_product[1][22]), 
        .c_in(par_product[2][21]), 
        .sum(full_adder_stage0_91_sum), 
        .c_out(full_adder_stage0_91_c_out) 
    ); 
    wire full_adder_stage0_92_sum; 
    wire full_adder_stage0_92_c_out; 
    full_adder_1bit full_adder_stage0_92 (
        .a(par_product[3][20]), 
        .b(par_product[4][19]), 
        .c_in(par_product[5][18]), 
        .sum(full_adder_stage0_92_sum), 
        .c_out(full_adder_stage0_92_c_out) 
    ); 
    wire full_adder_stage0_93_sum; 
    wire full_adder_stage0_93_c_out; 
    full_adder_1bit full_adder_stage0_93 (
        .a(par_product[6][17]), 
        .b(par_product[7][16]), 
        .c_in(par_product[8][15]), 
        .sum(full_adder_stage0_93_sum), 
        .c_out(full_adder_stage0_93_c_out) 
    ); 
    wire full_adder_stage0_94_sum; 
    wire full_adder_stage0_94_c_out; 
    full_adder_1bit full_adder_stage0_94 (
        .a(par_product[9][14]), 
        .b(par_product[10][13]), 
        .c_in(par_product[11][12]), 
        .sum(full_adder_stage0_94_sum), 
        .c_out(full_adder_stage0_94_c_out) 
    ); 
    wire full_adder_stage0_95_sum; 
    wire full_adder_stage0_95_c_out; 
    full_adder_1bit full_adder_stage0_95 (
        .a(par_product[12][11]), 
        .b(par_product[13][10]), 
        .c_in(par_product[14][9]), 
        .sum(full_adder_stage0_95_sum), 
        .c_out(full_adder_stage0_95_c_out) 
    ); 
    wire full_adder_stage0_96_sum; 
    wire full_adder_stage0_96_c_out; 
    full_adder_1bit full_adder_stage0_96 (
        .a(par_product[15][8]), 
        .b(par_product[16][7]), 
        .c_in(par_product[17][6]), 
        .sum(full_adder_stage0_96_sum), 
        .c_out(full_adder_stage0_96_c_out) 
    ); 
    wire full_adder_stage0_97_sum; 
    wire full_adder_stage0_97_c_out; 
    full_adder_1bit full_adder_stage0_97 (
        .a(par_product[18][5]), 
        .b(par_product[19][4]), 
        .c_in(par_product[20][3]), 
        .sum(full_adder_stage0_97_sum), 
        .c_out(full_adder_stage0_97_c_out) 
    ); 
    wire full_adder_stage0_98_sum; 
    wire full_adder_stage0_98_c_out; 
    full_adder_1bit full_adder_stage0_98 (
        .a(par_product[21][2]), 
        .b(par_product[22][1]), 
        .c_in(par_product[23][0]), 
        .sum(full_adder_stage0_98_sum), 
        .c_out(full_adder_stage0_98_c_out) 
    ); 
    wire full_adder_stage0_99_sum; 
    wire full_adder_stage0_99_c_out; 
    full_adder_1bit full_adder_stage0_99 (
        .a(par_product[0][24]), 
        .b(par_product[1][23]), 
        .c_in(par_product[2][22]), 
        .sum(full_adder_stage0_99_sum), 
        .c_out(full_adder_stage0_99_c_out) 
    ); 
    wire full_adder_stage0_100_sum; 
    wire full_adder_stage0_100_c_out; 
    full_adder_1bit full_adder_stage0_100 (
        .a(par_product[3][21]), 
        .b(par_product[4][20]), 
        .c_in(par_product[5][19]), 
        .sum(full_adder_stage0_100_sum), 
        .c_out(full_adder_stage0_100_c_out) 
    ); 
    wire full_adder_stage0_101_sum; 
    wire full_adder_stage0_101_c_out; 
    full_adder_1bit full_adder_stage0_101 (
        .a(par_product[6][18]), 
        .b(par_product[7][17]), 
        .c_in(par_product[8][16]), 
        .sum(full_adder_stage0_101_sum), 
        .c_out(full_adder_stage0_101_c_out) 
    ); 
    wire full_adder_stage0_102_sum; 
    wire full_adder_stage0_102_c_out; 
    full_adder_1bit full_adder_stage0_102 (
        .a(par_product[9][15]), 
        .b(par_product[10][14]), 
        .c_in(par_product[11][13]), 
        .sum(full_adder_stage0_102_sum), 
        .c_out(full_adder_stage0_102_c_out) 
    ); 
    wire full_adder_stage0_103_sum; 
    wire full_adder_stage0_103_c_out; 
    full_adder_1bit full_adder_stage0_103 (
        .a(par_product[12][12]), 
        .b(par_product[13][11]), 
        .c_in(par_product[14][10]), 
        .sum(full_adder_stage0_103_sum), 
        .c_out(full_adder_stage0_103_c_out) 
    ); 
    wire full_adder_stage0_104_sum; 
    wire full_adder_stage0_104_c_out; 
    full_adder_1bit full_adder_stage0_104 (
        .a(par_product[15][9]), 
        .b(par_product[16][8]), 
        .c_in(par_product[17][7]), 
        .sum(full_adder_stage0_104_sum), 
        .c_out(full_adder_stage0_104_c_out) 
    ); 
    wire full_adder_stage0_105_sum; 
    wire full_adder_stage0_105_c_out; 
    full_adder_1bit full_adder_stage0_105 (
        .a(par_product[18][6]), 
        .b(par_product[19][5]), 
        .c_in(par_product[20][4]), 
        .sum(full_adder_stage0_105_sum), 
        .c_out(full_adder_stage0_105_c_out) 
    ); 
    wire full_adder_stage0_106_sum; 
    wire full_adder_stage0_106_c_out; 
    full_adder_1bit full_adder_stage0_106 (
        .a(par_product[21][3]), 
        .b(par_product[22][2]), 
        .c_in(par_product[23][1]), 
        .sum(full_adder_stage0_106_sum), 
        .c_out(full_adder_stage0_106_c_out) 
    ); 
    wire full_adder_stage0_107_sum; 
    wire full_adder_stage0_107_c_out; 
    full_adder_1bit full_adder_stage0_107 (
        .a(par_product[0][25]), 
        .b(par_product[1][24]), 
        .c_in(par_product[2][23]), 
        .sum(full_adder_stage0_107_sum), 
        .c_out(full_adder_stage0_107_c_out) 
    ); 
    wire full_adder_stage0_108_sum; 
    wire full_adder_stage0_108_c_out; 
    full_adder_1bit full_adder_stage0_108 (
        .a(par_product[3][22]), 
        .b(par_product[4][21]), 
        .c_in(par_product[5][20]), 
        .sum(full_adder_stage0_108_sum), 
        .c_out(full_adder_stage0_108_c_out) 
    ); 
    wire full_adder_stage0_109_sum; 
    wire full_adder_stage0_109_c_out; 
    full_adder_1bit full_adder_stage0_109 (
        .a(par_product[6][19]), 
        .b(par_product[7][18]), 
        .c_in(par_product[8][17]), 
        .sum(full_adder_stage0_109_sum), 
        .c_out(full_adder_stage0_109_c_out) 
    ); 
    wire full_adder_stage0_110_sum; 
    wire full_adder_stage0_110_c_out; 
    full_adder_1bit full_adder_stage0_110 (
        .a(par_product[9][16]), 
        .b(par_product[10][15]), 
        .c_in(par_product[11][14]), 
        .sum(full_adder_stage0_110_sum), 
        .c_out(full_adder_stage0_110_c_out) 
    ); 
    wire full_adder_stage0_111_sum; 
    wire full_adder_stage0_111_c_out; 
    full_adder_1bit full_adder_stage0_111 (
        .a(par_product[12][13]), 
        .b(par_product[13][12]), 
        .c_in(par_product[14][11]), 
        .sum(full_adder_stage0_111_sum), 
        .c_out(full_adder_stage0_111_c_out) 
    ); 
    wire full_adder_stage0_112_sum; 
    wire full_adder_stage0_112_c_out; 
    full_adder_1bit full_adder_stage0_112 (
        .a(par_product[15][10]), 
        .b(par_product[16][9]), 
        .c_in(par_product[17][8]), 
        .sum(full_adder_stage0_112_sum), 
        .c_out(full_adder_stage0_112_c_out) 
    ); 
    wire full_adder_stage0_113_sum; 
    wire full_adder_stage0_113_c_out; 
    full_adder_1bit full_adder_stage0_113 (
        .a(par_product[18][7]), 
        .b(par_product[19][6]), 
        .c_in(par_product[20][5]), 
        .sum(full_adder_stage0_113_sum), 
        .c_out(full_adder_stage0_113_c_out) 
    ); 
    wire full_adder_stage0_114_sum; 
    wire full_adder_stage0_114_c_out; 
    full_adder_1bit full_adder_stage0_114 (
        .a(par_product[21][4]), 
        .b(par_product[22][3]), 
        .c_in(par_product[23][2]), 
        .sum(full_adder_stage0_114_sum), 
        .c_out(full_adder_stage0_114_c_out) 
    ); 
    wire half_adder_stage0_115_sum; 
    wire half_adder_stage0_115_c_out; 
    half_adder_1bit half_adder_stage0_115 (
        .a(par_product[24][1]), 
        .b(par_product[25][0]), 
        .sum(half_adder_stage0_115_sum), 
        .c_out(half_adder_stage0_115_c_out) 
    ); 
    wire full_adder_stage0_116_sum; 
    wire full_adder_stage0_116_c_out; 
    full_adder_1bit full_adder_stage0_116 (
        .a(par_product[0][26]), 
        .b(par_product[1][25]), 
        .c_in(par_product[2][24]), 
        .sum(full_adder_stage0_116_sum), 
        .c_out(full_adder_stage0_116_c_out) 
    ); 
    wire full_adder_stage0_117_sum; 
    wire full_adder_stage0_117_c_out; 
    full_adder_1bit full_adder_stage0_117 (
        .a(par_product[3][23]), 
        .b(par_product[4][22]), 
        .c_in(par_product[5][21]), 
        .sum(full_adder_stage0_117_sum), 
        .c_out(full_adder_stage0_117_c_out) 
    ); 
    wire full_adder_stage0_118_sum; 
    wire full_adder_stage0_118_c_out; 
    full_adder_1bit full_adder_stage0_118 (
        .a(par_product[6][20]), 
        .b(par_product[7][19]), 
        .c_in(par_product[8][18]), 
        .sum(full_adder_stage0_118_sum), 
        .c_out(full_adder_stage0_118_c_out) 
    ); 
    wire full_adder_stage0_119_sum; 
    wire full_adder_stage0_119_c_out; 
    full_adder_1bit full_adder_stage0_119 (
        .a(par_product[9][17]), 
        .b(par_product[10][16]), 
        .c_in(par_product[11][15]), 
        .sum(full_adder_stage0_119_sum), 
        .c_out(full_adder_stage0_119_c_out) 
    ); 
    wire full_adder_stage0_120_sum; 
    wire full_adder_stage0_120_c_out; 
    full_adder_1bit full_adder_stage0_120 (
        .a(par_product[12][14]), 
        .b(par_product[13][13]), 
        .c_in(par_product[14][12]), 
        .sum(full_adder_stage0_120_sum), 
        .c_out(full_adder_stage0_120_c_out) 
    ); 
    wire full_adder_stage0_121_sum; 
    wire full_adder_stage0_121_c_out; 
    full_adder_1bit full_adder_stage0_121 (
        .a(par_product[15][11]), 
        .b(par_product[16][10]), 
        .c_in(par_product[17][9]), 
        .sum(full_adder_stage0_121_sum), 
        .c_out(full_adder_stage0_121_c_out) 
    ); 
    wire full_adder_stage0_122_sum; 
    wire full_adder_stage0_122_c_out; 
    full_adder_1bit full_adder_stage0_122 (
        .a(par_product[18][8]), 
        .b(par_product[19][7]), 
        .c_in(par_product[20][6]), 
        .sum(full_adder_stage0_122_sum), 
        .c_out(full_adder_stage0_122_c_out) 
    ); 
    wire full_adder_stage0_123_sum; 
    wire full_adder_stage0_123_c_out; 
    full_adder_1bit full_adder_stage0_123 (
        .a(par_product[21][5]), 
        .b(par_product[22][4]), 
        .c_in(par_product[23][3]), 
        .sum(full_adder_stage0_123_sum), 
        .c_out(full_adder_stage0_123_c_out) 
    ); 
    wire full_adder_stage0_124_sum; 
    wire full_adder_stage0_124_c_out; 
    full_adder_1bit full_adder_stage0_124 (
        .a(par_product[24][2]), 
        .b(par_product[25][1]), 
        .c_in(par_product[26][0]), 
        .sum(full_adder_stage0_124_sum), 
        .c_out(full_adder_stage0_124_c_out) 
    ); 
    wire full_adder_stage0_125_sum; 
    wire full_adder_stage0_125_c_out; 
    full_adder_1bit full_adder_stage0_125 (
        .a(par_product[0][27]), 
        .b(par_product[1][26]), 
        .c_in(par_product[2][25]), 
        .sum(full_adder_stage0_125_sum), 
        .c_out(full_adder_stage0_125_c_out) 
    ); 
    wire full_adder_stage0_126_sum; 
    wire full_adder_stage0_126_c_out; 
    full_adder_1bit full_adder_stage0_126 (
        .a(par_product[3][24]), 
        .b(par_product[4][23]), 
        .c_in(par_product[5][22]), 
        .sum(full_adder_stage0_126_sum), 
        .c_out(full_adder_stage0_126_c_out) 
    ); 
    wire full_adder_stage0_127_sum; 
    wire full_adder_stage0_127_c_out; 
    full_adder_1bit full_adder_stage0_127 (
        .a(par_product[6][21]), 
        .b(par_product[7][20]), 
        .c_in(par_product[8][19]), 
        .sum(full_adder_stage0_127_sum), 
        .c_out(full_adder_stage0_127_c_out) 
    ); 
    wire full_adder_stage0_128_sum; 
    wire full_adder_stage0_128_c_out; 
    full_adder_1bit full_adder_stage0_128 (
        .a(par_product[9][18]), 
        .b(par_product[10][17]), 
        .c_in(par_product[11][16]), 
        .sum(full_adder_stage0_128_sum), 
        .c_out(full_adder_stage0_128_c_out) 
    ); 
    wire full_adder_stage0_129_sum; 
    wire full_adder_stage0_129_c_out; 
    full_adder_1bit full_adder_stage0_129 (
        .a(par_product[12][15]), 
        .b(par_product[13][14]), 
        .c_in(par_product[14][13]), 
        .sum(full_adder_stage0_129_sum), 
        .c_out(full_adder_stage0_129_c_out) 
    ); 
    wire full_adder_stage0_130_sum; 
    wire full_adder_stage0_130_c_out; 
    full_adder_1bit full_adder_stage0_130 (
        .a(par_product[15][12]), 
        .b(par_product[16][11]), 
        .c_in(par_product[17][10]), 
        .sum(full_adder_stage0_130_sum), 
        .c_out(full_adder_stage0_130_c_out) 
    ); 
    wire full_adder_stage0_131_sum; 
    wire full_adder_stage0_131_c_out; 
    full_adder_1bit full_adder_stage0_131 (
        .a(par_product[18][9]), 
        .b(par_product[19][8]), 
        .c_in(par_product[20][7]), 
        .sum(full_adder_stage0_131_sum), 
        .c_out(full_adder_stage0_131_c_out) 
    ); 
    wire full_adder_stage0_132_sum; 
    wire full_adder_stage0_132_c_out; 
    full_adder_1bit full_adder_stage0_132 (
        .a(par_product[21][6]), 
        .b(par_product[22][5]), 
        .c_in(par_product[23][4]), 
        .sum(full_adder_stage0_132_sum), 
        .c_out(full_adder_stage0_132_c_out) 
    ); 
    wire full_adder_stage0_133_sum; 
    wire full_adder_stage0_133_c_out; 
    full_adder_1bit full_adder_stage0_133 (
        .a(par_product[24][3]), 
        .b(par_product[25][2]), 
        .c_in(par_product[26][1]), 
        .sum(full_adder_stage0_133_sum), 
        .c_out(full_adder_stage0_133_c_out) 
    ); 
    wire full_adder_stage0_134_sum; 
    wire full_adder_stage0_134_c_out; 
    full_adder_1bit full_adder_stage0_134 (
        .a(par_product[0][28]), 
        .b(par_product[1][27]), 
        .c_in(par_product[2][26]), 
        .sum(full_adder_stage0_134_sum), 
        .c_out(full_adder_stage0_134_c_out) 
    ); 
    wire full_adder_stage0_135_sum; 
    wire full_adder_stage0_135_c_out; 
    full_adder_1bit full_adder_stage0_135 (
        .a(par_product[3][25]), 
        .b(par_product[4][24]), 
        .c_in(par_product[5][23]), 
        .sum(full_adder_stage0_135_sum), 
        .c_out(full_adder_stage0_135_c_out) 
    ); 
    wire full_adder_stage0_136_sum; 
    wire full_adder_stage0_136_c_out; 
    full_adder_1bit full_adder_stage0_136 (
        .a(par_product[6][22]), 
        .b(par_product[7][21]), 
        .c_in(par_product[8][20]), 
        .sum(full_adder_stage0_136_sum), 
        .c_out(full_adder_stage0_136_c_out) 
    ); 
    wire full_adder_stage0_137_sum; 
    wire full_adder_stage0_137_c_out; 
    full_adder_1bit full_adder_stage0_137 (
        .a(par_product[9][19]), 
        .b(par_product[10][18]), 
        .c_in(par_product[11][17]), 
        .sum(full_adder_stage0_137_sum), 
        .c_out(full_adder_stage0_137_c_out) 
    ); 
    wire full_adder_stage0_138_sum; 
    wire full_adder_stage0_138_c_out; 
    full_adder_1bit full_adder_stage0_138 (
        .a(par_product[12][16]), 
        .b(par_product[13][15]), 
        .c_in(par_product[14][14]), 
        .sum(full_adder_stage0_138_sum), 
        .c_out(full_adder_stage0_138_c_out) 
    ); 
    wire full_adder_stage0_139_sum; 
    wire full_adder_stage0_139_c_out; 
    full_adder_1bit full_adder_stage0_139 (
        .a(par_product[15][13]), 
        .b(par_product[16][12]), 
        .c_in(par_product[17][11]), 
        .sum(full_adder_stage0_139_sum), 
        .c_out(full_adder_stage0_139_c_out) 
    ); 
    wire full_adder_stage0_140_sum; 
    wire full_adder_stage0_140_c_out; 
    full_adder_1bit full_adder_stage0_140 (
        .a(par_product[18][10]), 
        .b(par_product[19][9]), 
        .c_in(par_product[20][8]), 
        .sum(full_adder_stage0_140_sum), 
        .c_out(full_adder_stage0_140_c_out) 
    ); 
    wire full_adder_stage0_141_sum; 
    wire full_adder_stage0_141_c_out; 
    full_adder_1bit full_adder_stage0_141 (
        .a(par_product[21][7]), 
        .b(par_product[22][6]), 
        .c_in(par_product[23][5]), 
        .sum(full_adder_stage0_141_sum), 
        .c_out(full_adder_stage0_141_c_out) 
    ); 
    wire full_adder_stage0_142_sum; 
    wire full_adder_stage0_142_c_out; 
    full_adder_1bit full_adder_stage0_142 (
        .a(par_product[24][4]), 
        .b(par_product[25][3]), 
        .c_in(par_product[26][2]), 
        .sum(full_adder_stage0_142_sum), 
        .c_out(full_adder_stage0_142_c_out) 
    ); 
    wire half_adder_stage0_143_sum; 
    wire half_adder_stage0_143_c_out; 
    half_adder_1bit half_adder_stage0_143 (
        .a(par_product[27][1]), 
        .b(par_product[28][0]), 
        .sum(half_adder_stage0_143_sum), 
        .c_out(half_adder_stage0_143_c_out) 
    ); 
    wire full_adder_stage0_144_sum; 
    wire full_adder_stage0_144_c_out; 
    full_adder_1bit full_adder_stage0_144 (
        .a(par_product[0][29]), 
        .b(par_product[1][28]), 
        .c_in(par_product[2][27]), 
        .sum(full_adder_stage0_144_sum), 
        .c_out(full_adder_stage0_144_c_out) 
    ); 
    wire full_adder_stage0_145_sum; 
    wire full_adder_stage0_145_c_out; 
    full_adder_1bit full_adder_stage0_145 (
        .a(par_product[3][26]), 
        .b(par_product[4][25]), 
        .c_in(par_product[5][24]), 
        .sum(full_adder_stage0_145_sum), 
        .c_out(full_adder_stage0_145_c_out) 
    ); 
    wire full_adder_stage0_146_sum; 
    wire full_adder_stage0_146_c_out; 
    full_adder_1bit full_adder_stage0_146 (
        .a(par_product[6][23]), 
        .b(par_product[7][22]), 
        .c_in(par_product[8][21]), 
        .sum(full_adder_stage0_146_sum), 
        .c_out(full_adder_stage0_146_c_out) 
    ); 
    wire full_adder_stage0_147_sum; 
    wire full_adder_stage0_147_c_out; 
    full_adder_1bit full_adder_stage0_147 (
        .a(par_product[9][20]), 
        .b(par_product[10][19]), 
        .c_in(par_product[11][18]), 
        .sum(full_adder_stage0_147_sum), 
        .c_out(full_adder_stage0_147_c_out) 
    ); 
    wire full_adder_stage0_148_sum; 
    wire full_adder_stage0_148_c_out; 
    full_adder_1bit full_adder_stage0_148 (
        .a(par_product[12][17]), 
        .b(par_product[13][16]), 
        .c_in(par_product[14][15]), 
        .sum(full_adder_stage0_148_sum), 
        .c_out(full_adder_stage0_148_c_out) 
    ); 
    wire full_adder_stage0_149_sum; 
    wire full_adder_stage0_149_c_out; 
    full_adder_1bit full_adder_stage0_149 (
        .a(par_product[15][14]), 
        .b(par_product[16][13]), 
        .c_in(par_product[17][12]), 
        .sum(full_adder_stage0_149_sum), 
        .c_out(full_adder_stage0_149_c_out) 
    ); 
    wire full_adder_stage0_150_sum; 
    wire full_adder_stage0_150_c_out; 
    full_adder_1bit full_adder_stage0_150 (
        .a(par_product[18][11]), 
        .b(par_product[19][10]), 
        .c_in(par_product[20][9]), 
        .sum(full_adder_stage0_150_sum), 
        .c_out(full_adder_stage0_150_c_out) 
    ); 
    wire full_adder_stage0_151_sum; 
    wire full_adder_stage0_151_c_out; 
    full_adder_1bit full_adder_stage0_151 (
        .a(par_product[21][8]), 
        .b(par_product[22][7]), 
        .c_in(par_product[23][6]), 
        .sum(full_adder_stage0_151_sum), 
        .c_out(full_adder_stage0_151_c_out) 
    ); 
    wire full_adder_stage0_152_sum; 
    wire full_adder_stage0_152_c_out; 
    full_adder_1bit full_adder_stage0_152 (
        .a(par_product[24][5]), 
        .b(par_product[25][4]), 
        .c_in(par_product[26][3]), 
        .sum(full_adder_stage0_152_sum), 
        .c_out(full_adder_stage0_152_c_out) 
    ); 
    wire full_adder_stage0_153_sum; 
    wire full_adder_stage0_153_c_out; 
    full_adder_1bit full_adder_stage0_153 (
        .a(par_product[27][2]), 
        .b(par_product[28][1]), 
        .c_in(par_product[29][0]), 
        .sum(full_adder_stage0_153_sum), 
        .c_out(full_adder_stage0_153_c_out) 
    ); 
    wire full_adder_stage0_154_sum; 
    wire full_adder_stage0_154_c_out; 
    full_adder_1bit full_adder_stage0_154 (
        .a(par_product[0][30]), 
        .b(par_product[1][29]), 
        .c_in(par_product[2][28]), 
        .sum(full_adder_stage0_154_sum), 
        .c_out(full_adder_stage0_154_c_out) 
    ); 
    wire full_adder_stage0_155_sum; 
    wire full_adder_stage0_155_c_out; 
    full_adder_1bit full_adder_stage0_155 (
        .a(par_product[3][27]), 
        .b(par_product[4][26]), 
        .c_in(par_product[5][25]), 
        .sum(full_adder_stage0_155_sum), 
        .c_out(full_adder_stage0_155_c_out) 
    ); 
    wire full_adder_stage0_156_sum; 
    wire full_adder_stage0_156_c_out; 
    full_adder_1bit full_adder_stage0_156 (
        .a(par_product[6][24]), 
        .b(par_product[7][23]), 
        .c_in(par_product[8][22]), 
        .sum(full_adder_stage0_156_sum), 
        .c_out(full_adder_stage0_156_c_out) 
    ); 
    wire full_adder_stage0_157_sum; 
    wire full_adder_stage0_157_c_out; 
    full_adder_1bit full_adder_stage0_157 (
        .a(par_product[9][21]), 
        .b(par_product[10][20]), 
        .c_in(par_product[11][19]), 
        .sum(full_adder_stage0_157_sum), 
        .c_out(full_adder_stage0_157_c_out) 
    ); 
    wire full_adder_stage0_158_sum; 
    wire full_adder_stage0_158_c_out; 
    full_adder_1bit full_adder_stage0_158 (
        .a(par_product[12][18]), 
        .b(par_product[13][17]), 
        .c_in(par_product[14][16]), 
        .sum(full_adder_stage0_158_sum), 
        .c_out(full_adder_stage0_158_c_out) 
    ); 
    wire full_adder_stage0_159_sum; 
    wire full_adder_stage0_159_c_out; 
    full_adder_1bit full_adder_stage0_159 (
        .a(par_product[15][15]), 
        .b(par_product[16][14]), 
        .c_in(par_product[17][13]), 
        .sum(full_adder_stage0_159_sum), 
        .c_out(full_adder_stage0_159_c_out) 
    ); 
    wire full_adder_stage0_160_sum; 
    wire full_adder_stage0_160_c_out; 
    full_adder_1bit full_adder_stage0_160 (
        .a(par_product[18][12]), 
        .b(par_product[19][11]), 
        .c_in(par_product[20][10]), 
        .sum(full_adder_stage0_160_sum), 
        .c_out(full_adder_stage0_160_c_out) 
    ); 
    wire full_adder_stage0_161_sum; 
    wire full_adder_stage0_161_c_out; 
    full_adder_1bit full_adder_stage0_161 (
        .a(par_product[21][9]), 
        .b(par_product[22][8]), 
        .c_in(par_product[23][7]), 
        .sum(full_adder_stage0_161_sum), 
        .c_out(full_adder_stage0_161_c_out) 
    ); 
    wire full_adder_stage0_162_sum; 
    wire full_adder_stage0_162_c_out; 
    full_adder_1bit full_adder_stage0_162 (
        .a(par_product[24][6]), 
        .b(par_product[25][5]), 
        .c_in(par_product[26][4]), 
        .sum(full_adder_stage0_162_sum), 
        .c_out(full_adder_stage0_162_c_out) 
    ); 
    wire full_adder_stage0_163_sum; 
    wire full_adder_stage0_163_c_out; 
    full_adder_1bit full_adder_stage0_163 (
        .a(par_product[27][3]), 
        .b(par_product[28][2]), 
        .c_in(par_product[29][1]), 
        .sum(full_adder_stage0_163_sum), 
        .c_out(full_adder_stage0_163_c_out) 
    ); 
    wire full_adder_stage0_164_sum; 
    wire full_adder_stage0_164_c_out; 
    full_adder_1bit full_adder_stage0_164 (
        .a(par_product[0][31]), 
        .b(par_product[1][30]), 
        .c_in(par_product[2][29]), 
        .sum(full_adder_stage0_164_sum), 
        .c_out(full_adder_stage0_164_c_out) 
    ); 
    wire full_adder_stage0_165_sum; 
    wire full_adder_stage0_165_c_out; 
    full_adder_1bit full_adder_stage0_165 (
        .a(par_product[3][28]), 
        .b(par_product[4][27]), 
        .c_in(par_product[5][26]), 
        .sum(full_adder_stage0_165_sum), 
        .c_out(full_adder_stage0_165_c_out) 
    ); 
    wire full_adder_stage0_166_sum; 
    wire full_adder_stage0_166_c_out; 
    full_adder_1bit full_adder_stage0_166 (
        .a(par_product[6][25]), 
        .b(par_product[7][24]), 
        .c_in(par_product[8][23]), 
        .sum(full_adder_stage0_166_sum), 
        .c_out(full_adder_stage0_166_c_out) 
    ); 
    wire full_adder_stage0_167_sum; 
    wire full_adder_stage0_167_c_out; 
    full_adder_1bit full_adder_stage0_167 (
        .a(par_product[9][22]), 
        .b(par_product[10][21]), 
        .c_in(par_product[11][20]), 
        .sum(full_adder_stage0_167_sum), 
        .c_out(full_adder_stage0_167_c_out) 
    ); 
    wire full_adder_stage0_168_sum; 
    wire full_adder_stage0_168_c_out; 
    full_adder_1bit full_adder_stage0_168 (
        .a(par_product[12][19]), 
        .b(par_product[13][18]), 
        .c_in(par_product[14][17]), 
        .sum(full_adder_stage0_168_sum), 
        .c_out(full_adder_stage0_168_c_out) 
    ); 
    wire full_adder_stage0_169_sum; 
    wire full_adder_stage0_169_c_out; 
    full_adder_1bit full_adder_stage0_169 (
        .a(par_product[15][16]), 
        .b(par_product[16][15]), 
        .c_in(par_product[17][14]), 
        .sum(full_adder_stage0_169_sum), 
        .c_out(full_adder_stage0_169_c_out) 
    ); 
    wire full_adder_stage0_170_sum; 
    wire full_adder_stage0_170_c_out; 
    full_adder_1bit full_adder_stage0_170 (
        .a(par_product[18][13]), 
        .b(par_product[19][12]), 
        .c_in(par_product[20][11]), 
        .sum(full_adder_stage0_170_sum), 
        .c_out(full_adder_stage0_170_c_out) 
    ); 
    wire full_adder_stage0_171_sum; 
    wire full_adder_stage0_171_c_out; 
    full_adder_1bit full_adder_stage0_171 (
        .a(par_product[21][10]), 
        .b(par_product[22][9]), 
        .c_in(par_product[23][8]), 
        .sum(full_adder_stage0_171_sum), 
        .c_out(full_adder_stage0_171_c_out) 
    ); 
    wire full_adder_stage0_172_sum; 
    wire full_adder_stage0_172_c_out; 
    full_adder_1bit full_adder_stage0_172 (
        .a(par_product[24][7]), 
        .b(par_product[25][6]), 
        .c_in(par_product[26][5]), 
        .sum(full_adder_stage0_172_sum), 
        .c_out(full_adder_stage0_172_c_out) 
    ); 
    wire full_adder_stage0_173_sum; 
    wire full_adder_stage0_173_c_out; 
    full_adder_1bit full_adder_stage0_173 (
        .a(par_product[27][4]), 
        .b(par_product[28][3]), 
        .c_in(par_product[29][2]), 
        .sum(full_adder_stage0_173_sum), 
        .c_out(full_adder_stage0_173_c_out) 
    ); 
    wire half_adder_stage0_174_sum; 
    wire half_adder_stage0_174_c_out; 
    half_adder_1bit half_adder_stage0_174 (
        .a(par_product[30][1]), 
        .b(par_product[31][0]), 
        .sum(half_adder_stage0_174_sum), 
        .c_out(half_adder_stage0_174_c_out) 
    ); 
    wire full_adder_stage0_175_sum; 
    wire full_adder_stage0_175_c_out; 
    full_adder_1bit full_adder_stage0_175 (
        .a(par_product[1][31]), 
        .b(par_product[2][30]), 
        .c_in(par_product[3][29]), 
        .sum(full_adder_stage0_175_sum), 
        .c_out(full_adder_stage0_175_c_out) 
    ); 
    wire full_adder_stage0_176_sum; 
    wire full_adder_stage0_176_c_out; 
    full_adder_1bit full_adder_stage0_176 (
        .a(par_product[4][28]), 
        .b(par_product[5][27]), 
        .c_in(par_product[6][26]), 
        .sum(full_adder_stage0_176_sum), 
        .c_out(full_adder_stage0_176_c_out) 
    ); 
    wire full_adder_stage0_177_sum; 
    wire full_adder_stage0_177_c_out; 
    full_adder_1bit full_adder_stage0_177 (
        .a(par_product[7][25]), 
        .b(par_product[8][24]), 
        .c_in(par_product[9][23]), 
        .sum(full_adder_stage0_177_sum), 
        .c_out(full_adder_stage0_177_c_out) 
    ); 
    wire full_adder_stage0_178_sum; 
    wire full_adder_stage0_178_c_out; 
    full_adder_1bit full_adder_stage0_178 (
        .a(par_product[10][22]), 
        .b(par_product[11][21]), 
        .c_in(par_product[12][20]), 
        .sum(full_adder_stage0_178_sum), 
        .c_out(full_adder_stage0_178_c_out) 
    ); 
    wire full_adder_stage0_179_sum; 
    wire full_adder_stage0_179_c_out; 
    full_adder_1bit full_adder_stage0_179 (
        .a(par_product[13][19]), 
        .b(par_product[14][18]), 
        .c_in(par_product[15][17]), 
        .sum(full_adder_stage0_179_sum), 
        .c_out(full_adder_stage0_179_c_out) 
    ); 
    wire full_adder_stage0_180_sum; 
    wire full_adder_stage0_180_c_out; 
    full_adder_1bit full_adder_stage0_180 (
        .a(par_product[16][16]), 
        .b(par_product[17][15]), 
        .c_in(par_product[18][14]), 
        .sum(full_adder_stage0_180_sum), 
        .c_out(full_adder_stage0_180_c_out) 
    ); 
    wire full_adder_stage0_181_sum; 
    wire full_adder_stage0_181_c_out; 
    full_adder_1bit full_adder_stage0_181 (
        .a(par_product[19][13]), 
        .b(par_product[20][12]), 
        .c_in(par_product[21][11]), 
        .sum(full_adder_stage0_181_sum), 
        .c_out(full_adder_stage0_181_c_out) 
    ); 
    wire full_adder_stage0_182_sum; 
    wire full_adder_stage0_182_c_out; 
    full_adder_1bit full_adder_stage0_182 (
        .a(par_product[22][10]), 
        .b(par_product[23][9]), 
        .c_in(par_product[24][8]), 
        .sum(full_adder_stage0_182_sum), 
        .c_out(full_adder_stage0_182_c_out) 
    ); 
    wire full_adder_stage0_183_sum; 
    wire full_adder_stage0_183_c_out; 
    full_adder_1bit full_adder_stage0_183 (
        .a(par_product[25][7]), 
        .b(par_product[26][6]), 
        .c_in(par_product[27][5]), 
        .sum(full_adder_stage0_183_sum), 
        .c_out(full_adder_stage0_183_c_out) 
    ); 
    wire full_adder_stage0_184_sum; 
    wire full_adder_stage0_184_c_out; 
    full_adder_1bit full_adder_stage0_184 (
        .a(par_product[28][4]), 
        .b(par_product[29][3]), 
        .c_in(par_product[30][2]), 
        .sum(full_adder_stage0_184_sum), 
        .c_out(full_adder_stage0_184_c_out) 
    ); 
    wire full_adder_stage0_185_sum; 
    wire full_adder_stage0_185_c_out; 
    full_adder_1bit full_adder_stage0_185 (
        .a(par_product[2][31]), 
        .b(par_product[3][30]), 
        .c_in(par_product[4][29]), 
        .sum(full_adder_stage0_185_sum), 
        .c_out(full_adder_stage0_185_c_out) 
    ); 
    wire full_adder_stage0_186_sum; 
    wire full_adder_stage0_186_c_out; 
    full_adder_1bit full_adder_stage0_186 (
        .a(par_product[5][28]), 
        .b(par_product[6][27]), 
        .c_in(par_product[7][26]), 
        .sum(full_adder_stage0_186_sum), 
        .c_out(full_adder_stage0_186_c_out) 
    ); 
    wire full_adder_stage0_187_sum; 
    wire full_adder_stage0_187_c_out; 
    full_adder_1bit full_adder_stage0_187 (
        .a(par_product[8][25]), 
        .b(par_product[9][24]), 
        .c_in(par_product[10][23]), 
        .sum(full_adder_stage0_187_sum), 
        .c_out(full_adder_stage0_187_c_out) 
    ); 
    wire full_adder_stage0_188_sum; 
    wire full_adder_stage0_188_c_out; 
    full_adder_1bit full_adder_stage0_188 (
        .a(par_product[11][22]), 
        .b(par_product[12][21]), 
        .c_in(par_product[13][20]), 
        .sum(full_adder_stage0_188_sum), 
        .c_out(full_adder_stage0_188_c_out) 
    ); 
    wire full_adder_stage0_189_sum; 
    wire full_adder_stage0_189_c_out; 
    full_adder_1bit full_adder_stage0_189 (
        .a(par_product[14][19]), 
        .b(par_product[15][18]), 
        .c_in(par_product[16][17]), 
        .sum(full_adder_stage0_189_sum), 
        .c_out(full_adder_stage0_189_c_out) 
    ); 
    wire full_adder_stage0_190_sum; 
    wire full_adder_stage0_190_c_out; 
    full_adder_1bit full_adder_stage0_190 (
        .a(par_product[17][16]), 
        .b(par_product[18][15]), 
        .c_in(par_product[19][14]), 
        .sum(full_adder_stage0_190_sum), 
        .c_out(full_adder_stage0_190_c_out) 
    ); 
    wire full_adder_stage0_191_sum; 
    wire full_adder_stage0_191_c_out; 
    full_adder_1bit full_adder_stage0_191 (
        .a(par_product[20][13]), 
        .b(par_product[21][12]), 
        .c_in(par_product[22][11]), 
        .sum(full_adder_stage0_191_sum), 
        .c_out(full_adder_stage0_191_c_out) 
    ); 
    wire full_adder_stage0_192_sum; 
    wire full_adder_stage0_192_c_out; 
    full_adder_1bit full_adder_stage0_192 (
        .a(par_product[23][10]), 
        .b(par_product[24][9]), 
        .c_in(par_product[25][8]), 
        .sum(full_adder_stage0_192_sum), 
        .c_out(full_adder_stage0_192_c_out) 
    ); 
    wire full_adder_stage0_193_sum; 
    wire full_adder_stage0_193_c_out; 
    full_adder_1bit full_adder_stage0_193 (
        .a(par_product[26][7]), 
        .b(par_product[27][6]), 
        .c_in(par_product[28][5]), 
        .sum(full_adder_stage0_193_sum), 
        .c_out(full_adder_stage0_193_c_out) 
    ); 
    wire full_adder_stage0_194_sum; 
    wire full_adder_stage0_194_c_out; 
    full_adder_1bit full_adder_stage0_194 (
        .a(par_product[29][4]), 
        .b(par_product[30][3]), 
        .c_in(par_product[31][2]), 
        .sum(full_adder_stage0_194_sum), 
        .c_out(full_adder_stage0_194_c_out) 
    ); 
    wire full_adder_stage0_195_sum; 
    wire full_adder_stage0_195_c_out; 
    full_adder_1bit full_adder_stage0_195 (
        .a(par_product[3][31]), 
        .b(par_product[4][30]), 
        .c_in(par_product[5][29]), 
        .sum(full_adder_stage0_195_sum), 
        .c_out(full_adder_stage0_195_c_out) 
    ); 
    wire full_adder_stage0_196_sum; 
    wire full_adder_stage0_196_c_out; 
    full_adder_1bit full_adder_stage0_196 (
        .a(par_product[6][28]), 
        .b(par_product[7][27]), 
        .c_in(par_product[8][26]), 
        .sum(full_adder_stage0_196_sum), 
        .c_out(full_adder_stage0_196_c_out) 
    ); 
    wire full_adder_stage0_197_sum; 
    wire full_adder_stage0_197_c_out; 
    full_adder_1bit full_adder_stage0_197 (
        .a(par_product[9][25]), 
        .b(par_product[10][24]), 
        .c_in(par_product[11][23]), 
        .sum(full_adder_stage0_197_sum), 
        .c_out(full_adder_stage0_197_c_out) 
    ); 
    wire full_adder_stage0_198_sum; 
    wire full_adder_stage0_198_c_out; 
    full_adder_1bit full_adder_stage0_198 (
        .a(par_product[12][22]), 
        .b(par_product[13][21]), 
        .c_in(par_product[14][20]), 
        .sum(full_adder_stage0_198_sum), 
        .c_out(full_adder_stage0_198_c_out) 
    ); 
    wire full_adder_stage0_199_sum; 
    wire full_adder_stage0_199_c_out; 
    full_adder_1bit full_adder_stage0_199 (
        .a(par_product[15][19]), 
        .b(par_product[16][18]), 
        .c_in(par_product[17][17]), 
        .sum(full_adder_stage0_199_sum), 
        .c_out(full_adder_stage0_199_c_out) 
    ); 
    wire full_adder_stage0_200_sum; 
    wire full_adder_stage0_200_c_out; 
    full_adder_1bit full_adder_stage0_200 (
        .a(par_product[18][16]), 
        .b(par_product[19][15]), 
        .c_in(par_product[20][14]), 
        .sum(full_adder_stage0_200_sum), 
        .c_out(full_adder_stage0_200_c_out) 
    ); 
    wire full_adder_stage0_201_sum; 
    wire full_adder_stage0_201_c_out; 
    full_adder_1bit full_adder_stage0_201 (
        .a(par_product[21][13]), 
        .b(par_product[22][12]), 
        .c_in(par_product[23][11]), 
        .sum(full_adder_stage0_201_sum), 
        .c_out(full_adder_stage0_201_c_out) 
    ); 
    wire full_adder_stage0_202_sum; 
    wire full_adder_stage0_202_c_out; 
    full_adder_1bit full_adder_stage0_202 (
        .a(par_product[24][10]), 
        .b(par_product[25][9]), 
        .c_in(par_product[26][8]), 
        .sum(full_adder_stage0_202_sum), 
        .c_out(full_adder_stage0_202_c_out) 
    ); 
    wire full_adder_stage0_203_sum; 
    wire full_adder_stage0_203_c_out; 
    full_adder_1bit full_adder_stage0_203 (
        .a(par_product[27][7]), 
        .b(par_product[28][6]), 
        .c_in(par_product[29][5]), 
        .sum(full_adder_stage0_203_sum), 
        .c_out(full_adder_stage0_203_c_out) 
    ); 
    wire half_adder_stage0_204_sum; 
    wire half_adder_stage0_204_c_out; 
    half_adder_1bit half_adder_stage0_204 (
        .a(par_product[30][4]), 
        .b(par_product[31][3]), 
        .sum(half_adder_stage0_204_sum), 
        .c_out(half_adder_stage0_204_c_out) 
    ); 
    wire full_adder_stage0_205_sum; 
    wire full_adder_stage0_205_c_out; 
    full_adder_1bit full_adder_stage0_205 (
        .a(par_product[4][31]), 
        .b(par_product[5][30]), 
        .c_in(par_product[6][29]), 
        .sum(full_adder_stage0_205_sum), 
        .c_out(full_adder_stage0_205_c_out) 
    ); 
    wire full_adder_stage0_206_sum; 
    wire full_adder_stage0_206_c_out; 
    full_adder_1bit full_adder_stage0_206 (
        .a(par_product[7][28]), 
        .b(par_product[8][27]), 
        .c_in(par_product[9][26]), 
        .sum(full_adder_stage0_206_sum), 
        .c_out(full_adder_stage0_206_c_out) 
    ); 
    wire full_adder_stage0_207_sum; 
    wire full_adder_stage0_207_c_out; 
    full_adder_1bit full_adder_stage0_207 (
        .a(par_product[10][25]), 
        .b(par_product[11][24]), 
        .c_in(par_product[12][23]), 
        .sum(full_adder_stage0_207_sum), 
        .c_out(full_adder_stage0_207_c_out) 
    ); 
    wire full_adder_stage0_208_sum; 
    wire full_adder_stage0_208_c_out; 
    full_adder_1bit full_adder_stage0_208 (
        .a(par_product[13][22]), 
        .b(par_product[14][21]), 
        .c_in(par_product[15][20]), 
        .sum(full_adder_stage0_208_sum), 
        .c_out(full_adder_stage0_208_c_out) 
    ); 
    wire full_adder_stage0_209_sum; 
    wire full_adder_stage0_209_c_out; 
    full_adder_1bit full_adder_stage0_209 (
        .a(par_product[16][19]), 
        .b(par_product[17][18]), 
        .c_in(par_product[18][17]), 
        .sum(full_adder_stage0_209_sum), 
        .c_out(full_adder_stage0_209_c_out) 
    ); 
    wire full_adder_stage0_210_sum; 
    wire full_adder_stage0_210_c_out; 
    full_adder_1bit full_adder_stage0_210 (
        .a(par_product[19][16]), 
        .b(par_product[20][15]), 
        .c_in(par_product[21][14]), 
        .sum(full_adder_stage0_210_sum), 
        .c_out(full_adder_stage0_210_c_out) 
    ); 
    wire full_adder_stage0_211_sum; 
    wire full_adder_stage0_211_c_out; 
    full_adder_1bit full_adder_stage0_211 (
        .a(par_product[22][13]), 
        .b(par_product[23][12]), 
        .c_in(par_product[24][11]), 
        .sum(full_adder_stage0_211_sum), 
        .c_out(full_adder_stage0_211_c_out) 
    ); 
    wire full_adder_stage0_212_sum; 
    wire full_adder_stage0_212_c_out; 
    full_adder_1bit full_adder_stage0_212 (
        .a(par_product[25][10]), 
        .b(par_product[26][9]), 
        .c_in(par_product[27][8]), 
        .sum(full_adder_stage0_212_sum), 
        .c_out(full_adder_stage0_212_c_out) 
    ); 
    wire full_adder_stage0_213_sum; 
    wire full_adder_stage0_213_c_out; 
    full_adder_1bit full_adder_stage0_213 (
        .a(par_product[28][7]), 
        .b(par_product[29][6]), 
        .c_in(par_product[30][5]), 
        .sum(full_adder_stage0_213_sum), 
        .c_out(full_adder_stage0_213_c_out) 
    ); 
    wire full_adder_stage0_214_sum; 
    wire full_adder_stage0_214_c_out; 
    full_adder_1bit full_adder_stage0_214 (
        .a(par_product[5][31]), 
        .b(par_product[6][30]), 
        .c_in(par_product[7][29]), 
        .sum(full_adder_stage0_214_sum), 
        .c_out(full_adder_stage0_214_c_out) 
    ); 
    wire full_adder_stage0_215_sum; 
    wire full_adder_stage0_215_c_out; 
    full_adder_1bit full_adder_stage0_215 (
        .a(par_product[8][28]), 
        .b(par_product[9][27]), 
        .c_in(par_product[10][26]), 
        .sum(full_adder_stage0_215_sum), 
        .c_out(full_adder_stage0_215_c_out) 
    ); 
    wire full_adder_stage0_216_sum; 
    wire full_adder_stage0_216_c_out; 
    full_adder_1bit full_adder_stage0_216 (
        .a(par_product[11][25]), 
        .b(par_product[12][24]), 
        .c_in(par_product[13][23]), 
        .sum(full_adder_stage0_216_sum), 
        .c_out(full_adder_stage0_216_c_out) 
    ); 
    wire full_adder_stage0_217_sum; 
    wire full_adder_stage0_217_c_out; 
    full_adder_1bit full_adder_stage0_217 (
        .a(par_product[14][22]), 
        .b(par_product[15][21]), 
        .c_in(par_product[16][20]), 
        .sum(full_adder_stage0_217_sum), 
        .c_out(full_adder_stage0_217_c_out) 
    ); 
    wire full_adder_stage0_218_sum; 
    wire full_adder_stage0_218_c_out; 
    full_adder_1bit full_adder_stage0_218 (
        .a(par_product[17][19]), 
        .b(par_product[18][18]), 
        .c_in(par_product[19][17]), 
        .sum(full_adder_stage0_218_sum), 
        .c_out(full_adder_stage0_218_c_out) 
    ); 
    wire full_adder_stage0_219_sum; 
    wire full_adder_stage0_219_c_out; 
    full_adder_1bit full_adder_stage0_219 (
        .a(par_product[20][16]), 
        .b(par_product[21][15]), 
        .c_in(par_product[22][14]), 
        .sum(full_adder_stage0_219_sum), 
        .c_out(full_adder_stage0_219_c_out) 
    ); 
    wire full_adder_stage0_220_sum; 
    wire full_adder_stage0_220_c_out; 
    full_adder_1bit full_adder_stage0_220 (
        .a(par_product[23][13]), 
        .b(par_product[24][12]), 
        .c_in(par_product[25][11]), 
        .sum(full_adder_stage0_220_sum), 
        .c_out(full_adder_stage0_220_c_out) 
    ); 
    wire full_adder_stage0_221_sum; 
    wire full_adder_stage0_221_c_out; 
    full_adder_1bit full_adder_stage0_221 (
        .a(par_product[26][10]), 
        .b(par_product[27][9]), 
        .c_in(par_product[28][8]), 
        .sum(full_adder_stage0_221_sum), 
        .c_out(full_adder_stage0_221_c_out) 
    ); 
    wire full_adder_stage0_222_sum; 
    wire full_adder_stage0_222_c_out; 
    full_adder_1bit full_adder_stage0_222 (
        .a(par_product[29][7]), 
        .b(par_product[30][6]), 
        .c_in(par_product[31][5]), 
        .sum(full_adder_stage0_222_sum), 
        .c_out(full_adder_stage0_222_c_out) 
    ); 
    wire full_adder_stage0_223_sum; 
    wire full_adder_stage0_223_c_out; 
    full_adder_1bit full_adder_stage0_223 (
        .a(par_product[6][31]), 
        .b(par_product[7][30]), 
        .c_in(par_product[8][29]), 
        .sum(full_adder_stage0_223_sum), 
        .c_out(full_adder_stage0_223_c_out) 
    ); 
    wire full_adder_stage0_224_sum; 
    wire full_adder_stage0_224_c_out; 
    full_adder_1bit full_adder_stage0_224 (
        .a(par_product[9][28]), 
        .b(par_product[10][27]), 
        .c_in(par_product[11][26]), 
        .sum(full_adder_stage0_224_sum), 
        .c_out(full_adder_stage0_224_c_out) 
    ); 
    wire full_adder_stage0_225_sum; 
    wire full_adder_stage0_225_c_out; 
    full_adder_1bit full_adder_stage0_225 (
        .a(par_product[12][25]), 
        .b(par_product[13][24]), 
        .c_in(par_product[14][23]), 
        .sum(full_adder_stage0_225_sum), 
        .c_out(full_adder_stage0_225_c_out) 
    ); 
    wire full_adder_stage0_226_sum; 
    wire full_adder_stage0_226_c_out; 
    full_adder_1bit full_adder_stage0_226 (
        .a(par_product[15][22]), 
        .b(par_product[16][21]), 
        .c_in(par_product[17][20]), 
        .sum(full_adder_stage0_226_sum), 
        .c_out(full_adder_stage0_226_c_out) 
    ); 
    wire full_adder_stage0_227_sum; 
    wire full_adder_stage0_227_c_out; 
    full_adder_1bit full_adder_stage0_227 (
        .a(par_product[18][19]), 
        .b(par_product[19][18]), 
        .c_in(par_product[20][17]), 
        .sum(full_adder_stage0_227_sum), 
        .c_out(full_adder_stage0_227_c_out) 
    ); 
    wire full_adder_stage0_228_sum; 
    wire full_adder_stage0_228_c_out; 
    full_adder_1bit full_adder_stage0_228 (
        .a(par_product[21][16]), 
        .b(par_product[22][15]), 
        .c_in(par_product[23][14]), 
        .sum(full_adder_stage0_228_sum), 
        .c_out(full_adder_stage0_228_c_out) 
    ); 
    wire full_adder_stage0_229_sum; 
    wire full_adder_stage0_229_c_out; 
    full_adder_1bit full_adder_stage0_229 (
        .a(par_product[24][13]), 
        .b(par_product[25][12]), 
        .c_in(par_product[26][11]), 
        .sum(full_adder_stage0_229_sum), 
        .c_out(full_adder_stage0_229_c_out) 
    ); 
    wire full_adder_stage0_230_sum; 
    wire full_adder_stage0_230_c_out; 
    full_adder_1bit full_adder_stage0_230 (
        .a(par_product[27][10]), 
        .b(par_product[28][9]), 
        .c_in(par_product[29][8]), 
        .sum(full_adder_stage0_230_sum), 
        .c_out(full_adder_stage0_230_c_out) 
    ); 
    wire half_adder_stage0_231_sum; 
    wire half_adder_stage0_231_c_out; 
    half_adder_1bit half_adder_stage0_231 (
        .a(par_product[30][7]), 
        .b(par_product[31][6]), 
        .sum(half_adder_stage0_231_sum), 
        .c_out(half_adder_stage0_231_c_out) 
    ); 
    wire full_adder_stage0_232_sum; 
    wire full_adder_stage0_232_c_out; 
    full_adder_1bit full_adder_stage0_232 (
        .a(par_product[7][31]), 
        .b(par_product[8][30]), 
        .c_in(par_product[9][29]), 
        .sum(full_adder_stage0_232_sum), 
        .c_out(full_adder_stage0_232_c_out) 
    ); 
    wire full_adder_stage0_233_sum; 
    wire full_adder_stage0_233_c_out; 
    full_adder_1bit full_adder_stage0_233 (
        .a(par_product[10][28]), 
        .b(par_product[11][27]), 
        .c_in(par_product[12][26]), 
        .sum(full_adder_stage0_233_sum), 
        .c_out(full_adder_stage0_233_c_out) 
    ); 
    wire full_adder_stage0_234_sum; 
    wire full_adder_stage0_234_c_out; 
    full_adder_1bit full_adder_stage0_234 (
        .a(par_product[13][25]), 
        .b(par_product[14][24]), 
        .c_in(par_product[15][23]), 
        .sum(full_adder_stage0_234_sum), 
        .c_out(full_adder_stage0_234_c_out) 
    ); 
    wire full_adder_stage0_235_sum; 
    wire full_adder_stage0_235_c_out; 
    full_adder_1bit full_adder_stage0_235 (
        .a(par_product[16][22]), 
        .b(par_product[17][21]), 
        .c_in(par_product[18][20]), 
        .sum(full_adder_stage0_235_sum), 
        .c_out(full_adder_stage0_235_c_out) 
    ); 
    wire full_adder_stage0_236_sum; 
    wire full_adder_stage0_236_c_out; 
    full_adder_1bit full_adder_stage0_236 (
        .a(par_product[19][19]), 
        .b(par_product[20][18]), 
        .c_in(par_product[21][17]), 
        .sum(full_adder_stage0_236_sum), 
        .c_out(full_adder_stage0_236_c_out) 
    ); 
    wire full_adder_stage0_237_sum; 
    wire full_adder_stage0_237_c_out; 
    full_adder_1bit full_adder_stage0_237 (
        .a(par_product[22][16]), 
        .b(par_product[23][15]), 
        .c_in(par_product[24][14]), 
        .sum(full_adder_stage0_237_sum), 
        .c_out(full_adder_stage0_237_c_out) 
    ); 
    wire full_adder_stage0_238_sum; 
    wire full_adder_stage0_238_c_out; 
    full_adder_1bit full_adder_stage0_238 (
        .a(par_product[25][13]), 
        .b(par_product[26][12]), 
        .c_in(par_product[27][11]), 
        .sum(full_adder_stage0_238_sum), 
        .c_out(full_adder_stage0_238_c_out) 
    ); 
    wire full_adder_stage0_239_sum; 
    wire full_adder_stage0_239_c_out; 
    full_adder_1bit full_adder_stage0_239 (
        .a(par_product[28][10]), 
        .b(par_product[29][9]), 
        .c_in(par_product[30][8]), 
        .sum(full_adder_stage0_239_sum), 
        .c_out(full_adder_stage0_239_c_out) 
    ); 
    wire full_adder_stage0_240_sum; 
    wire full_adder_stage0_240_c_out; 
    full_adder_1bit full_adder_stage0_240 (
        .a(par_product[8][31]), 
        .b(par_product[9][30]), 
        .c_in(par_product[10][29]), 
        .sum(full_adder_stage0_240_sum), 
        .c_out(full_adder_stage0_240_c_out) 
    ); 
    wire full_adder_stage0_241_sum; 
    wire full_adder_stage0_241_c_out; 
    full_adder_1bit full_adder_stage0_241 (
        .a(par_product[11][28]), 
        .b(par_product[12][27]), 
        .c_in(par_product[13][26]), 
        .sum(full_adder_stage0_241_sum), 
        .c_out(full_adder_stage0_241_c_out) 
    ); 
    wire full_adder_stage0_242_sum; 
    wire full_adder_stage0_242_c_out; 
    full_adder_1bit full_adder_stage0_242 (
        .a(par_product[14][25]), 
        .b(par_product[15][24]), 
        .c_in(par_product[16][23]), 
        .sum(full_adder_stage0_242_sum), 
        .c_out(full_adder_stage0_242_c_out) 
    ); 
    wire full_adder_stage0_243_sum; 
    wire full_adder_stage0_243_c_out; 
    full_adder_1bit full_adder_stage0_243 (
        .a(par_product[17][22]), 
        .b(par_product[18][21]), 
        .c_in(par_product[19][20]), 
        .sum(full_adder_stage0_243_sum), 
        .c_out(full_adder_stage0_243_c_out) 
    ); 
    wire full_adder_stage0_244_sum; 
    wire full_adder_stage0_244_c_out; 
    full_adder_1bit full_adder_stage0_244 (
        .a(par_product[20][19]), 
        .b(par_product[21][18]), 
        .c_in(par_product[22][17]), 
        .sum(full_adder_stage0_244_sum), 
        .c_out(full_adder_stage0_244_c_out) 
    ); 
    wire full_adder_stage0_245_sum; 
    wire full_adder_stage0_245_c_out; 
    full_adder_1bit full_adder_stage0_245 (
        .a(par_product[23][16]), 
        .b(par_product[24][15]), 
        .c_in(par_product[25][14]), 
        .sum(full_adder_stage0_245_sum), 
        .c_out(full_adder_stage0_245_c_out) 
    ); 
    wire full_adder_stage0_246_sum; 
    wire full_adder_stage0_246_c_out; 
    full_adder_1bit full_adder_stage0_246 (
        .a(par_product[26][13]), 
        .b(par_product[27][12]), 
        .c_in(par_product[28][11]), 
        .sum(full_adder_stage0_246_sum), 
        .c_out(full_adder_stage0_246_c_out) 
    ); 
    wire full_adder_stage0_247_sum; 
    wire full_adder_stage0_247_c_out; 
    full_adder_1bit full_adder_stage0_247 (
        .a(par_product[29][10]), 
        .b(par_product[30][9]), 
        .c_in(par_product[31][8]), 
        .sum(full_adder_stage0_247_sum), 
        .c_out(full_adder_stage0_247_c_out) 
    ); 
    wire full_adder_stage0_248_sum; 
    wire full_adder_stage0_248_c_out; 
    full_adder_1bit full_adder_stage0_248 (
        .a(par_product[9][31]), 
        .b(par_product[10][30]), 
        .c_in(par_product[11][29]), 
        .sum(full_adder_stage0_248_sum), 
        .c_out(full_adder_stage0_248_c_out) 
    ); 
    wire full_adder_stage0_249_sum; 
    wire full_adder_stage0_249_c_out; 
    full_adder_1bit full_adder_stage0_249 (
        .a(par_product[12][28]), 
        .b(par_product[13][27]), 
        .c_in(par_product[14][26]), 
        .sum(full_adder_stage0_249_sum), 
        .c_out(full_adder_stage0_249_c_out) 
    ); 
    wire full_adder_stage0_250_sum; 
    wire full_adder_stage0_250_c_out; 
    full_adder_1bit full_adder_stage0_250 (
        .a(par_product[15][25]), 
        .b(par_product[16][24]), 
        .c_in(par_product[17][23]), 
        .sum(full_adder_stage0_250_sum), 
        .c_out(full_adder_stage0_250_c_out) 
    ); 
    wire full_adder_stage0_251_sum; 
    wire full_adder_stage0_251_c_out; 
    full_adder_1bit full_adder_stage0_251 (
        .a(par_product[18][22]), 
        .b(par_product[19][21]), 
        .c_in(par_product[20][20]), 
        .sum(full_adder_stage0_251_sum), 
        .c_out(full_adder_stage0_251_c_out) 
    ); 
    wire full_adder_stage0_252_sum; 
    wire full_adder_stage0_252_c_out; 
    full_adder_1bit full_adder_stage0_252 (
        .a(par_product[21][19]), 
        .b(par_product[22][18]), 
        .c_in(par_product[23][17]), 
        .sum(full_adder_stage0_252_sum), 
        .c_out(full_adder_stage0_252_c_out) 
    ); 
    wire full_adder_stage0_253_sum; 
    wire full_adder_stage0_253_c_out; 
    full_adder_1bit full_adder_stage0_253 (
        .a(par_product[24][16]), 
        .b(par_product[25][15]), 
        .c_in(par_product[26][14]), 
        .sum(full_adder_stage0_253_sum), 
        .c_out(full_adder_stage0_253_c_out) 
    ); 
    wire full_adder_stage0_254_sum; 
    wire full_adder_stage0_254_c_out; 
    full_adder_1bit full_adder_stage0_254 (
        .a(par_product[27][13]), 
        .b(par_product[28][12]), 
        .c_in(par_product[29][11]), 
        .sum(full_adder_stage0_254_sum), 
        .c_out(full_adder_stage0_254_c_out) 
    ); 
    wire half_adder_stage0_255_sum; 
    wire half_adder_stage0_255_c_out; 
    half_adder_1bit half_adder_stage0_255 (
        .a(par_product[30][10]), 
        .b(par_product[31][9]), 
        .sum(half_adder_stage0_255_sum), 
        .c_out(half_adder_stage0_255_c_out) 
    ); 
    wire full_adder_stage0_256_sum; 
    wire full_adder_stage0_256_c_out; 
    full_adder_1bit full_adder_stage0_256 (
        .a(par_product[10][31]), 
        .b(par_product[11][30]), 
        .c_in(par_product[12][29]), 
        .sum(full_adder_stage0_256_sum), 
        .c_out(full_adder_stage0_256_c_out) 
    ); 
    wire full_adder_stage0_257_sum; 
    wire full_adder_stage0_257_c_out; 
    full_adder_1bit full_adder_stage0_257 (
        .a(par_product[13][28]), 
        .b(par_product[14][27]), 
        .c_in(par_product[15][26]), 
        .sum(full_adder_stage0_257_sum), 
        .c_out(full_adder_stage0_257_c_out) 
    ); 
    wire full_adder_stage0_258_sum; 
    wire full_adder_stage0_258_c_out; 
    full_adder_1bit full_adder_stage0_258 (
        .a(par_product[16][25]), 
        .b(par_product[17][24]), 
        .c_in(par_product[18][23]), 
        .sum(full_adder_stage0_258_sum), 
        .c_out(full_adder_stage0_258_c_out) 
    ); 
    wire full_adder_stage0_259_sum; 
    wire full_adder_stage0_259_c_out; 
    full_adder_1bit full_adder_stage0_259 (
        .a(par_product[19][22]), 
        .b(par_product[20][21]), 
        .c_in(par_product[21][20]), 
        .sum(full_adder_stage0_259_sum), 
        .c_out(full_adder_stage0_259_c_out) 
    ); 
    wire full_adder_stage0_260_sum; 
    wire full_adder_stage0_260_c_out; 
    full_adder_1bit full_adder_stage0_260 (
        .a(par_product[22][19]), 
        .b(par_product[23][18]), 
        .c_in(par_product[24][17]), 
        .sum(full_adder_stage0_260_sum), 
        .c_out(full_adder_stage0_260_c_out) 
    ); 
    wire full_adder_stage0_261_sum; 
    wire full_adder_stage0_261_c_out; 
    full_adder_1bit full_adder_stage0_261 (
        .a(par_product[25][16]), 
        .b(par_product[26][15]), 
        .c_in(par_product[27][14]), 
        .sum(full_adder_stage0_261_sum), 
        .c_out(full_adder_stage0_261_c_out) 
    ); 
    wire full_adder_stage0_262_sum; 
    wire full_adder_stage0_262_c_out; 
    full_adder_1bit full_adder_stage0_262 (
        .a(par_product[28][13]), 
        .b(par_product[29][12]), 
        .c_in(par_product[30][11]), 
        .sum(full_adder_stage0_262_sum), 
        .c_out(full_adder_stage0_262_c_out) 
    ); 
    wire full_adder_stage0_263_sum; 
    wire full_adder_stage0_263_c_out; 
    full_adder_1bit full_adder_stage0_263 (
        .a(par_product[11][31]), 
        .b(par_product[12][30]), 
        .c_in(par_product[13][29]), 
        .sum(full_adder_stage0_263_sum), 
        .c_out(full_adder_stage0_263_c_out) 
    ); 
    wire full_adder_stage0_264_sum; 
    wire full_adder_stage0_264_c_out; 
    full_adder_1bit full_adder_stage0_264 (
        .a(par_product[14][28]), 
        .b(par_product[15][27]), 
        .c_in(par_product[16][26]), 
        .sum(full_adder_stage0_264_sum), 
        .c_out(full_adder_stage0_264_c_out) 
    ); 
    wire full_adder_stage0_265_sum; 
    wire full_adder_stage0_265_c_out; 
    full_adder_1bit full_adder_stage0_265 (
        .a(par_product[17][25]), 
        .b(par_product[18][24]), 
        .c_in(par_product[19][23]), 
        .sum(full_adder_stage0_265_sum), 
        .c_out(full_adder_stage0_265_c_out) 
    ); 
    wire full_adder_stage0_266_sum; 
    wire full_adder_stage0_266_c_out; 
    full_adder_1bit full_adder_stage0_266 (
        .a(par_product[20][22]), 
        .b(par_product[21][21]), 
        .c_in(par_product[22][20]), 
        .sum(full_adder_stage0_266_sum), 
        .c_out(full_adder_stage0_266_c_out) 
    ); 
    wire full_adder_stage0_267_sum; 
    wire full_adder_stage0_267_c_out; 
    full_adder_1bit full_adder_stage0_267 (
        .a(par_product[23][19]), 
        .b(par_product[24][18]), 
        .c_in(par_product[25][17]), 
        .sum(full_adder_stage0_267_sum), 
        .c_out(full_adder_stage0_267_c_out) 
    ); 
    wire full_adder_stage0_268_sum; 
    wire full_adder_stage0_268_c_out; 
    full_adder_1bit full_adder_stage0_268 (
        .a(par_product[26][16]), 
        .b(par_product[27][15]), 
        .c_in(par_product[28][14]), 
        .sum(full_adder_stage0_268_sum), 
        .c_out(full_adder_stage0_268_c_out) 
    ); 
    wire full_adder_stage0_269_sum; 
    wire full_adder_stage0_269_c_out; 
    full_adder_1bit full_adder_stage0_269 (
        .a(par_product[29][13]), 
        .b(par_product[30][12]), 
        .c_in(par_product[31][11]), 
        .sum(full_adder_stage0_269_sum), 
        .c_out(full_adder_stage0_269_c_out) 
    ); 
    wire full_adder_stage0_270_sum; 
    wire full_adder_stage0_270_c_out; 
    full_adder_1bit full_adder_stage0_270 (
        .a(par_product[12][31]), 
        .b(par_product[13][30]), 
        .c_in(par_product[14][29]), 
        .sum(full_adder_stage0_270_sum), 
        .c_out(full_adder_stage0_270_c_out) 
    ); 
    wire full_adder_stage0_271_sum; 
    wire full_adder_stage0_271_c_out; 
    full_adder_1bit full_adder_stage0_271 (
        .a(par_product[15][28]), 
        .b(par_product[16][27]), 
        .c_in(par_product[17][26]), 
        .sum(full_adder_stage0_271_sum), 
        .c_out(full_adder_stage0_271_c_out) 
    ); 
    wire full_adder_stage0_272_sum; 
    wire full_adder_stage0_272_c_out; 
    full_adder_1bit full_adder_stage0_272 (
        .a(par_product[18][25]), 
        .b(par_product[19][24]), 
        .c_in(par_product[20][23]), 
        .sum(full_adder_stage0_272_sum), 
        .c_out(full_adder_stage0_272_c_out) 
    ); 
    wire full_adder_stage0_273_sum; 
    wire full_adder_stage0_273_c_out; 
    full_adder_1bit full_adder_stage0_273 (
        .a(par_product[21][22]), 
        .b(par_product[22][21]), 
        .c_in(par_product[23][20]), 
        .sum(full_adder_stage0_273_sum), 
        .c_out(full_adder_stage0_273_c_out) 
    ); 
    wire full_adder_stage0_274_sum; 
    wire full_adder_stage0_274_c_out; 
    full_adder_1bit full_adder_stage0_274 (
        .a(par_product[24][19]), 
        .b(par_product[25][18]), 
        .c_in(par_product[26][17]), 
        .sum(full_adder_stage0_274_sum), 
        .c_out(full_adder_stage0_274_c_out) 
    ); 
    wire full_adder_stage0_275_sum; 
    wire full_adder_stage0_275_c_out; 
    full_adder_1bit full_adder_stage0_275 (
        .a(par_product[27][16]), 
        .b(par_product[28][15]), 
        .c_in(par_product[29][14]), 
        .sum(full_adder_stage0_275_sum), 
        .c_out(full_adder_stage0_275_c_out) 
    ); 
    wire half_adder_stage0_276_sum; 
    wire half_adder_stage0_276_c_out; 
    half_adder_1bit half_adder_stage0_276 (
        .a(par_product[30][13]), 
        .b(par_product[31][12]), 
        .sum(half_adder_stage0_276_sum), 
        .c_out(half_adder_stage0_276_c_out) 
    ); 
    wire full_adder_stage0_277_sum; 
    wire full_adder_stage0_277_c_out; 
    full_adder_1bit full_adder_stage0_277 (
        .a(par_product[13][31]), 
        .b(par_product[14][30]), 
        .c_in(par_product[15][29]), 
        .sum(full_adder_stage0_277_sum), 
        .c_out(full_adder_stage0_277_c_out) 
    ); 
    wire full_adder_stage0_278_sum; 
    wire full_adder_stage0_278_c_out; 
    full_adder_1bit full_adder_stage0_278 (
        .a(par_product[16][28]), 
        .b(par_product[17][27]), 
        .c_in(par_product[18][26]), 
        .sum(full_adder_stage0_278_sum), 
        .c_out(full_adder_stage0_278_c_out) 
    ); 
    wire full_adder_stage0_279_sum; 
    wire full_adder_stage0_279_c_out; 
    full_adder_1bit full_adder_stage0_279 (
        .a(par_product[19][25]), 
        .b(par_product[20][24]), 
        .c_in(par_product[21][23]), 
        .sum(full_adder_stage0_279_sum), 
        .c_out(full_adder_stage0_279_c_out) 
    ); 
    wire full_adder_stage0_280_sum; 
    wire full_adder_stage0_280_c_out; 
    full_adder_1bit full_adder_stage0_280 (
        .a(par_product[22][22]), 
        .b(par_product[23][21]), 
        .c_in(par_product[24][20]), 
        .sum(full_adder_stage0_280_sum), 
        .c_out(full_adder_stage0_280_c_out) 
    ); 
    wire full_adder_stage0_281_sum; 
    wire full_adder_stage0_281_c_out; 
    full_adder_1bit full_adder_stage0_281 (
        .a(par_product[25][19]), 
        .b(par_product[26][18]), 
        .c_in(par_product[27][17]), 
        .sum(full_adder_stage0_281_sum), 
        .c_out(full_adder_stage0_281_c_out) 
    ); 
    wire full_adder_stage0_282_sum; 
    wire full_adder_stage0_282_c_out; 
    full_adder_1bit full_adder_stage0_282 (
        .a(par_product[28][16]), 
        .b(par_product[29][15]), 
        .c_in(par_product[30][14]), 
        .sum(full_adder_stage0_282_sum), 
        .c_out(full_adder_stage0_282_c_out) 
    ); 
    wire full_adder_stage0_283_sum; 
    wire full_adder_stage0_283_c_out; 
    full_adder_1bit full_adder_stage0_283 (
        .a(par_product[14][31]), 
        .b(par_product[15][30]), 
        .c_in(par_product[16][29]), 
        .sum(full_adder_stage0_283_sum), 
        .c_out(full_adder_stage0_283_c_out) 
    ); 
    wire full_adder_stage0_284_sum; 
    wire full_adder_stage0_284_c_out; 
    full_adder_1bit full_adder_stage0_284 (
        .a(par_product[17][28]), 
        .b(par_product[18][27]), 
        .c_in(par_product[19][26]), 
        .sum(full_adder_stage0_284_sum), 
        .c_out(full_adder_stage0_284_c_out) 
    ); 
    wire full_adder_stage0_285_sum; 
    wire full_adder_stage0_285_c_out; 
    full_adder_1bit full_adder_stage0_285 (
        .a(par_product[20][25]), 
        .b(par_product[21][24]), 
        .c_in(par_product[22][23]), 
        .sum(full_adder_stage0_285_sum), 
        .c_out(full_adder_stage0_285_c_out) 
    ); 
    wire full_adder_stage0_286_sum; 
    wire full_adder_stage0_286_c_out; 
    full_adder_1bit full_adder_stage0_286 (
        .a(par_product[23][22]), 
        .b(par_product[24][21]), 
        .c_in(par_product[25][20]), 
        .sum(full_adder_stage0_286_sum), 
        .c_out(full_adder_stage0_286_c_out) 
    ); 
    wire full_adder_stage0_287_sum; 
    wire full_adder_stage0_287_c_out; 
    full_adder_1bit full_adder_stage0_287 (
        .a(par_product[26][19]), 
        .b(par_product[27][18]), 
        .c_in(par_product[28][17]), 
        .sum(full_adder_stage0_287_sum), 
        .c_out(full_adder_stage0_287_c_out) 
    ); 
    wire full_adder_stage0_288_sum; 
    wire full_adder_stage0_288_c_out; 
    full_adder_1bit full_adder_stage0_288 (
        .a(par_product[29][16]), 
        .b(par_product[30][15]), 
        .c_in(par_product[31][14]), 
        .sum(full_adder_stage0_288_sum), 
        .c_out(full_adder_stage0_288_c_out) 
    ); 
    wire full_adder_stage0_289_sum; 
    wire full_adder_stage0_289_c_out; 
    full_adder_1bit full_adder_stage0_289 (
        .a(par_product[15][31]), 
        .b(par_product[16][30]), 
        .c_in(par_product[17][29]), 
        .sum(full_adder_stage0_289_sum), 
        .c_out(full_adder_stage0_289_c_out) 
    ); 
    wire full_adder_stage0_290_sum; 
    wire full_adder_stage0_290_c_out; 
    full_adder_1bit full_adder_stage0_290 (
        .a(par_product[18][28]), 
        .b(par_product[19][27]), 
        .c_in(par_product[20][26]), 
        .sum(full_adder_stage0_290_sum), 
        .c_out(full_adder_stage0_290_c_out) 
    ); 
    wire full_adder_stage0_291_sum; 
    wire full_adder_stage0_291_c_out; 
    full_adder_1bit full_adder_stage0_291 (
        .a(par_product[21][25]), 
        .b(par_product[22][24]), 
        .c_in(par_product[23][23]), 
        .sum(full_adder_stage0_291_sum), 
        .c_out(full_adder_stage0_291_c_out) 
    ); 
    wire full_adder_stage0_292_sum; 
    wire full_adder_stage0_292_c_out; 
    full_adder_1bit full_adder_stage0_292 (
        .a(par_product[24][22]), 
        .b(par_product[25][21]), 
        .c_in(par_product[26][20]), 
        .sum(full_adder_stage0_292_sum), 
        .c_out(full_adder_stage0_292_c_out) 
    ); 
    wire full_adder_stage0_293_sum; 
    wire full_adder_stage0_293_c_out; 
    full_adder_1bit full_adder_stage0_293 (
        .a(par_product[27][19]), 
        .b(par_product[28][18]), 
        .c_in(par_product[29][17]), 
        .sum(full_adder_stage0_293_sum), 
        .c_out(full_adder_stage0_293_c_out) 
    ); 
    wire half_adder_stage0_294_sum; 
    wire half_adder_stage0_294_c_out; 
    half_adder_1bit half_adder_stage0_294 (
        .a(par_product[30][16]), 
        .b(par_product[31][15]), 
        .sum(half_adder_stage0_294_sum), 
        .c_out(half_adder_stage0_294_c_out) 
    ); 
    wire full_adder_stage0_295_sum; 
    wire full_adder_stage0_295_c_out; 
    full_adder_1bit full_adder_stage0_295 (
        .a(par_product[16][31]), 
        .b(par_product[17][30]), 
        .c_in(par_product[18][29]), 
        .sum(full_adder_stage0_295_sum), 
        .c_out(full_adder_stage0_295_c_out) 
    ); 
    wire full_adder_stage0_296_sum; 
    wire full_adder_stage0_296_c_out; 
    full_adder_1bit full_adder_stage0_296 (
        .a(par_product[19][28]), 
        .b(par_product[20][27]), 
        .c_in(par_product[21][26]), 
        .sum(full_adder_stage0_296_sum), 
        .c_out(full_adder_stage0_296_c_out) 
    ); 
    wire full_adder_stage0_297_sum; 
    wire full_adder_stage0_297_c_out; 
    full_adder_1bit full_adder_stage0_297 (
        .a(par_product[22][25]), 
        .b(par_product[23][24]), 
        .c_in(par_product[24][23]), 
        .sum(full_adder_stage0_297_sum), 
        .c_out(full_adder_stage0_297_c_out) 
    ); 
    wire full_adder_stage0_298_sum; 
    wire full_adder_stage0_298_c_out; 
    full_adder_1bit full_adder_stage0_298 (
        .a(par_product[25][22]), 
        .b(par_product[26][21]), 
        .c_in(par_product[27][20]), 
        .sum(full_adder_stage0_298_sum), 
        .c_out(full_adder_stage0_298_c_out) 
    ); 
    wire full_adder_stage0_299_sum; 
    wire full_adder_stage0_299_c_out; 
    full_adder_1bit full_adder_stage0_299 (
        .a(par_product[28][19]), 
        .b(par_product[29][18]), 
        .c_in(par_product[30][17]), 
        .sum(full_adder_stage0_299_sum), 
        .c_out(full_adder_stage0_299_c_out) 
    ); 
    wire full_adder_stage0_300_sum; 
    wire full_adder_stage0_300_c_out; 
    full_adder_1bit full_adder_stage0_300 (
        .a(par_product[17][31]), 
        .b(par_product[18][30]), 
        .c_in(par_product[19][29]), 
        .sum(full_adder_stage0_300_sum), 
        .c_out(full_adder_stage0_300_c_out) 
    ); 
    wire full_adder_stage0_301_sum; 
    wire full_adder_stage0_301_c_out; 
    full_adder_1bit full_adder_stage0_301 (
        .a(par_product[20][28]), 
        .b(par_product[21][27]), 
        .c_in(par_product[22][26]), 
        .sum(full_adder_stage0_301_sum), 
        .c_out(full_adder_stage0_301_c_out) 
    ); 
    wire full_adder_stage0_302_sum; 
    wire full_adder_stage0_302_c_out; 
    full_adder_1bit full_adder_stage0_302 (
        .a(par_product[23][25]), 
        .b(par_product[24][24]), 
        .c_in(par_product[25][23]), 
        .sum(full_adder_stage0_302_sum), 
        .c_out(full_adder_stage0_302_c_out) 
    ); 
    wire full_adder_stage0_303_sum; 
    wire full_adder_stage0_303_c_out; 
    full_adder_1bit full_adder_stage0_303 (
        .a(par_product[26][22]), 
        .b(par_product[27][21]), 
        .c_in(par_product[28][20]), 
        .sum(full_adder_stage0_303_sum), 
        .c_out(full_adder_stage0_303_c_out) 
    ); 
    wire full_adder_stage0_304_sum; 
    wire full_adder_stage0_304_c_out; 
    full_adder_1bit full_adder_stage0_304 (
        .a(par_product[29][19]), 
        .b(par_product[30][18]), 
        .c_in(par_product[31][17]), 
        .sum(full_adder_stage0_304_sum), 
        .c_out(full_adder_stage0_304_c_out) 
    ); 
    wire full_adder_stage0_305_sum; 
    wire full_adder_stage0_305_c_out; 
    full_adder_1bit full_adder_stage0_305 (
        .a(par_product[18][31]), 
        .b(par_product[19][30]), 
        .c_in(par_product[20][29]), 
        .sum(full_adder_stage0_305_sum), 
        .c_out(full_adder_stage0_305_c_out) 
    ); 
    wire full_adder_stage0_306_sum; 
    wire full_adder_stage0_306_c_out; 
    full_adder_1bit full_adder_stage0_306 (
        .a(par_product[21][28]), 
        .b(par_product[22][27]), 
        .c_in(par_product[23][26]), 
        .sum(full_adder_stage0_306_sum), 
        .c_out(full_adder_stage0_306_c_out) 
    ); 
    wire full_adder_stage0_307_sum; 
    wire full_adder_stage0_307_c_out; 
    full_adder_1bit full_adder_stage0_307 (
        .a(par_product[24][25]), 
        .b(par_product[25][24]), 
        .c_in(par_product[26][23]), 
        .sum(full_adder_stage0_307_sum), 
        .c_out(full_adder_stage0_307_c_out) 
    ); 
    wire full_adder_stage0_308_sum; 
    wire full_adder_stage0_308_c_out; 
    full_adder_1bit full_adder_stage0_308 (
        .a(par_product[27][22]), 
        .b(par_product[28][21]), 
        .c_in(par_product[29][20]), 
        .sum(full_adder_stage0_308_sum), 
        .c_out(full_adder_stage0_308_c_out) 
    ); 
    wire half_adder_stage0_309_sum; 
    wire half_adder_stage0_309_c_out; 
    half_adder_1bit half_adder_stage0_309 (
        .a(par_product[30][19]), 
        .b(par_product[31][18]), 
        .sum(half_adder_stage0_309_sum), 
        .c_out(half_adder_stage0_309_c_out) 
    ); 
    wire full_adder_stage0_310_sum; 
    wire full_adder_stage0_310_c_out; 
    full_adder_1bit full_adder_stage0_310 (
        .a(par_product[19][31]), 
        .b(par_product[20][30]), 
        .c_in(par_product[21][29]), 
        .sum(full_adder_stage0_310_sum), 
        .c_out(full_adder_stage0_310_c_out) 
    ); 
    wire full_adder_stage0_311_sum; 
    wire full_adder_stage0_311_c_out; 
    full_adder_1bit full_adder_stage0_311 (
        .a(par_product[22][28]), 
        .b(par_product[23][27]), 
        .c_in(par_product[24][26]), 
        .sum(full_adder_stage0_311_sum), 
        .c_out(full_adder_stage0_311_c_out) 
    ); 
    wire full_adder_stage0_312_sum; 
    wire full_adder_stage0_312_c_out; 
    full_adder_1bit full_adder_stage0_312 (
        .a(par_product[25][25]), 
        .b(par_product[26][24]), 
        .c_in(par_product[27][23]), 
        .sum(full_adder_stage0_312_sum), 
        .c_out(full_adder_stage0_312_c_out) 
    ); 
    wire full_adder_stage0_313_sum; 
    wire full_adder_stage0_313_c_out; 
    full_adder_1bit full_adder_stage0_313 (
        .a(par_product[28][22]), 
        .b(par_product[29][21]), 
        .c_in(par_product[30][20]), 
        .sum(full_adder_stage0_313_sum), 
        .c_out(full_adder_stage0_313_c_out) 
    ); 
    wire full_adder_stage0_314_sum; 
    wire full_adder_stage0_314_c_out; 
    full_adder_1bit full_adder_stage0_314 (
        .a(par_product[20][31]), 
        .b(par_product[21][30]), 
        .c_in(par_product[22][29]), 
        .sum(full_adder_stage0_314_sum), 
        .c_out(full_adder_stage0_314_c_out) 
    ); 
    wire full_adder_stage0_315_sum; 
    wire full_adder_stage0_315_c_out; 
    full_adder_1bit full_adder_stage0_315 (
        .a(par_product[23][28]), 
        .b(par_product[24][27]), 
        .c_in(par_product[25][26]), 
        .sum(full_adder_stage0_315_sum), 
        .c_out(full_adder_stage0_315_c_out) 
    ); 
    wire full_adder_stage0_316_sum; 
    wire full_adder_stage0_316_c_out; 
    full_adder_1bit full_adder_stage0_316 (
        .a(par_product[26][25]), 
        .b(par_product[27][24]), 
        .c_in(par_product[28][23]), 
        .sum(full_adder_stage0_316_sum), 
        .c_out(full_adder_stage0_316_c_out) 
    ); 
    wire full_adder_stage0_317_sum; 
    wire full_adder_stage0_317_c_out; 
    full_adder_1bit full_adder_stage0_317 (
        .a(par_product[29][22]), 
        .b(par_product[30][21]), 
        .c_in(par_product[31][20]), 
        .sum(full_adder_stage0_317_sum), 
        .c_out(full_adder_stage0_317_c_out) 
    ); 
    wire full_adder_stage0_318_sum; 
    wire full_adder_stage0_318_c_out; 
    full_adder_1bit full_adder_stage0_318 (
        .a(par_product[21][31]), 
        .b(par_product[22][30]), 
        .c_in(par_product[23][29]), 
        .sum(full_adder_stage0_318_sum), 
        .c_out(full_adder_stage0_318_c_out) 
    ); 
    wire full_adder_stage0_319_sum; 
    wire full_adder_stage0_319_c_out; 
    full_adder_1bit full_adder_stage0_319 (
        .a(par_product[24][28]), 
        .b(par_product[25][27]), 
        .c_in(par_product[26][26]), 
        .sum(full_adder_stage0_319_sum), 
        .c_out(full_adder_stage0_319_c_out) 
    ); 
    wire full_adder_stage0_320_sum; 
    wire full_adder_stage0_320_c_out; 
    full_adder_1bit full_adder_stage0_320 (
        .a(par_product[27][25]), 
        .b(par_product[28][24]), 
        .c_in(par_product[29][23]), 
        .sum(full_adder_stage0_320_sum), 
        .c_out(full_adder_stage0_320_c_out) 
    ); 
    wire half_adder_stage0_321_sum; 
    wire half_adder_stage0_321_c_out; 
    half_adder_1bit half_adder_stage0_321 (
        .a(par_product[30][22]), 
        .b(par_product[31][21]), 
        .sum(half_adder_stage0_321_sum), 
        .c_out(half_adder_stage0_321_c_out) 
    ); 
    wire full_adder_stage0_322_sum; 
    wire full_adder_stage0_322_c_out; 
    full_adder_1bit full_adder_stage0_322 (
        .a(par_product[22][31]), 
        .b(par_product[23][30]), 
        .c_in(par_product[24][29]), 
        .sum(full_adder_stage0_322_sum), 
        .c_out(full_adder_stage0_322_c_out) 
    ); 
    wire full_adder_stage0_323_sum; 
    wire full_adder_stage0_323_c_out; 
    full_adder_1bit full_adder_stage0_323 (
        .a(par_product[25][28]), 
        .b(par_product[26][27]), 
        .c_in(par_product[27][26]), 
        .sum(full_adder_stage0_323_sum), 
        .c_out(full_adder_stage0_323_c_out) 
    ); 
    wire full_adder_stage0_324_sum; 
    wire full_adder_stage0_324_c_out; 
    full_adder_1bit full_adder_stage0_324 (
        .a(par_product[28][25]), 
        .b(par_product[29][24]), 
        .c_in(par_product[30][23]), 
        .sum(full_adder_stage0_324_sum), 
        .c_out(full_adder_stage0_324_c_out) 
    ); 
    wire full_adder_stage0_325_sum; 
    wire full_adder_stage0_325_c_out; 
    full_adder_1bit full_adder_stage0_325 (
        .a(par_product[23][31]), 
        .b(par_product[24][30]), 
        .c_in(par_product[25][29]), 
        .sum(full_adder_stage0_325_sum), 
        .c_out(full_adder_stage0_325_c_out) 
    ); 
    wire full_adder_stage0_326_sum; 
    wire full_adder_stage0_326_c_out; 
    full_adder_1bit full_adder_stage0_326 (
        .a(par_product[26][28]), 
        .b(par_product[27][27]), 
        .c_in(par_product[28][26]), 
        .sum(full_adder_stage0_326_sum), 
        .c_out(full_adder_stage0_326_c_out) 
    ); 
    wire full_adder_stage0_327_sum; 
    wire full_adder_stage0_327_c_out; 
    full_adder_1bit full_adder_stage0_327 (
        .a(par_product[29][25]), 
        .b(par_product[30][24]), 
        .c_in(par_product[31][23]), 
        .sum(full_adder_stage0_327_sum), 
        .c_out(full_adder_stage0_327_c_out) 
    ); 
    wire full_adder_stage0_328_sum; 
    wire full_adder_stage0_328_c_out; 
    full_adder_1bit full_adder_stage0_328 (
        .a(par_product[24][31]), 
        .b(par_product[25][30]), 
        .c_in(par_product[26][29]), 
        .sum(full_adder_stage0_328_sum), 
        .c_out(full_adder_stage0_328_c_out) 
    ); 
    wire full_adder_stage0_329_sum; 
    wire full_adder_stage0_329_c_out; 
    full_adder_1bit full_adder_stage0_329 (
        .a(par_product[27][28]), 
        .b(par_product[28][27]), 
        .c_in(par_product[29][26]), 
        .sum(full_adder_stage0_329_sum), 
        .c_out(full_adder_stage0_329_c_out) 
    ); 
    wire half_adder_stage0_330_sum; 
    wire half_adder_stage0_330_c_out; 
    half_adder_1bit half_adder_stage0_330 (
        .a(par_product[30][25]), 
        .b(par_product[31][24]), 
        .sum(half_adder_stage0_330_sum), 
        .c_out(half_adder_stage0_330_c_out) 
    ); 
    wire full_adder_stage0_331_sum; 
    wire full_adder_stage0_331_c_out; 
    full_adder_1bit full_adder_stage0_331 (
        .a(par_product[25][31]), 
        .b(par_product[26][30]), 
        .c_in(par_product[27][29]), 
        .sum(full_adder_stage0_331_sum), 
        .c_out(full_adder_stage0_331_c_out) 
    ); 
    wire full_adder_stage0_332_sum; 
    wire full_adder_stage0_332_c_out; 
    full_adder_1bit full_adder_stage0_332 (
        .a(par_product[28][28]), 
        .b(par_product[29][27]), 
        .c_in(par_product[30][26]), 
        .sum(full_adder_stage0_332_sum), 
        .c_out(full_adder_stage0_332_c_out) 
    ); 
    wire full_adder_stage0_333_sum; 
    wire full_adder_stage0_333_c_out; 
    full_adder_1bit full_adder_stage0_333 (
        .a(par_product[26][31]), 
        .b(par_product[27][30]), 
        .c_in(par_product[28][29]), 
        .sum(full_adder_stage0_333_sum), 
        .c_out(full_adder_stage0_333_c_out) 
    ); 
    wire full_adder_stage0_334_sum; 
    wire full_adder_stage0_334_c_out; 
    full_adder_1bit full_adder_stage0_334 (
        .a(par_product[29][28]), 
        .b(par_product[30][27]), 
        .c_in(par_product[31][26]), 
        .sum(full_adder_stage0_334_sum), 
        .c_out(full_adder_stage0_334_c_out) 
    ); 
    wire full_adder_stage0_335_sum; 
    wire full_adder_stage0_335_c_out; 
    full_adder_1bit full_adder_stage0_335 (
        .a(par_product[27][31]), 
        .b(par_product[28][30]), 
        .c_in(par_product[29][29]), 
        .sum(full_adder_stage0_335_sum), 
        .c_out(full_adder_stage0_335_c_out) 
    ); 
    wire half_adder_stage0_336_sum; 
    wire half_adder_stage0_336_c_out; 
    half_adder_1bit half_adder_stage0_336 (
        .a(par_product[30][28]), 
        .b(par_product[31][27]), 
        .sum(half_adder_stage0_336_sum), 
        .c_out(half_adder_stage0_336_c_out) 
    ); 
    wire full_adder_stage0_337_sum; 
    wire full_adder_stage0_337_c_out; 
    full_adder_1bit full_adder_stage0_337 (
        .a(par_product[28][31]), 
        .b(par_product[29][30]), 
        .c_in(par_product[30][29]), 
        .sum(full_adder_stage0_337_sum), 
        .c_out(full_adder_stage0_337_c_out) 
    ); 
    wire full_adder_stage0_338_sum; 
    wire full_adder_stage0_338_c_out; 
    full_adder_1bit full_adder_stage0_338 (
        .a(par_product[29][31]), 
        .b(par_product[30][30]), 
        .c_in(par_product[31][29]), 
        .sum(full_adder_stage0_338_sum), 
        .c_out(full_adder_stage0_338_c_out) 
    ); 
    wire half_adder_stage0_339_sum; 
    wire half_adder_stage0_339_c_out; 
    half_adder_1bit half_adder_stage0_339 (
        .a(par_product[30][31]), 
        .b(par_product[31][30]), 
        .sum(half_adder_stage0_339_sum), 
        .c_out(half_adder_stage0_339_c_out) 
    ); 

    // adders in stage 1
    wire half_adder_stage1_0_sum; 
    wire half_adder_stage1_0_c_out; 
    half_adder_1bit half_adder_stage1_0 (
        .a(half_adder_stage0_0_c_out), 
        .b(full_adder_stage0_1_sum), 
        .sum(half_adder_stage1_0_sum), 
        .c_out(half_adder_stage1_0_c_out) 
    ); 
    wire full_adder_stage1_1_sum; 
    wire full_adder_stage1_1_c_out; 
    full_adder_1bit full_adder_stage1_1 (
        .a(full_adder_stage0_1_c_out), 
        .b(full_adder_stage0_2_sum), 
        .c_in(half_adder_stage0_3_sum), 
        .sum(full_adder_stage1_1_sum), 
        .c_out(full_adder_stage1_1_c_out) 
    ); 
    wire full_adder_stage1_2_sum; 
    wire full_adder_stage1_2_c_out; 
    full_adder_1bit full_adder_stage1_2 (
        .a(full_adder_stage0_2_c_out), 
        .b(half_adder_stage0_3_c_out), 
        .c_in(full_adder_stage0_4_sum), 
        .sum(full_adder_stage1_2_sum), 
        .c_out(full_adder_stage1_2_c_out) 
    ); 
    wire full_adder_stage1_3_sum; 
    wire full_adder_stage1_3_c_out; 
    full_adder_1bit full_adder_stage1_3 (
        .a(full_adder_stage0_4_c_out), 
        .b(full_adder_stage0_5_c_out), 
        .c_in(full_adder_stage0_6_sum), 
        .sum(full_adder_stage1_3_sum), 
        .c_out(full_adder_stage1_3_c_out) 
    ); 
    wire half_adder_stage1_4_sum; 
    wire half_adder_stage1_4_c_out; 
    half_adder_1bit half_adder_stage1_4 (
        .a(full_adder_stage0_7_sum), 
        .b(par_product[6][0]), 
        .sum(half_adder_stage1_4_sum), 
        .c_out(half_adder_stage1_4_c_out) 
    ); 
    wire full_adder_stage1_5_sum; 
    wire full_adder_stage1_5_c_out; 
    full_adder_1bit full_adder_stage1_5 (
        .a(full_adder_stage0_6_c_out), 
        .b(full_adder_stage0_7_c_out), 
        .c_in(full_adder_stage0_8_sum), 
        .sum(full_adder_stage1_5_sum), 
        .c_out(full_adder_stage1_5_c_out) 
    ); 
    wire half_adder_stage1_6_sum; 
    wire half_adder_stage1_6_c_out; 
    half_adder_1bit half_adder_stage1_6 (
        .a(full_adder_stage0_9_sum), 
        .b(half_adder_stage0_10_sum), 
        .sum(half_adder_stage1_6_sum), 
        .c_out(half_adder_stage1_6_c_out) 
    ); 
    wire full_adder_stage1_7_sum; 
    wire full_adder_stage1_7_c_out; 
    full_adder_1bit full_adder_stage1_7 (
        .a(full_adder_stage0_8_c_out), 
        .b(full_adder_stage0_9_c_out), 
        .c_in(half_adder_stage0_10_c_out), 
        .sum(full_adder_stage1_7_sum), 
        .c_out(full_adder_stage1_7_c_out) 
    ); 
    wire full_adder_stage1_8_sum; 
    wire full_adder_stage1_8_c_out; 
    full_adder_1bit full_adder_stage1_8 (
        .a(full_adder_stage0_11_sum), 
        .b(full_adder_stage0_12_sum), 
        .c_in(full_adder_stage0_13_sum), 
        .sum(full_adder_stage1_8_sum), 
        .c_out(full_adder_stage1_8_c_out) 
    ); 
    wire full_adder_stage1_9_sum; 
    wire full_adder_stage1_9_c_out; 
    full_adder_1bit full_adder_stage1_9 (
        .a(full_adder_stage0_11_c_out), 
        .b(full_adder_stage0_12_c_out), 
        .c_in(full_adder_stage0_13_c_out), 
        .sum(full_adder_stage1_9_sum), 
        .c_out(full_adder_stage1_9_c_out) 
    ); 
    wire full_adder_stage1_10_sum; 
    wire full_adder_stage1_10_c_out; 
    full_adder_1bit full_adder_stage1_10 (
        .a(full_adder_stage0_14_sum), 
        .b(full_adder_stage0_15_sum), 
        .c_in(full_adder_stage0_16_sum), 
        .sum(full_adder_stage1_10_sum), 
        .c_out(full_adder_stage1_10_c_out) 
    ); 
    wire full_adder_stage1_11_sum; 
    wire full_adder_stage1_11_c_out; 
    full_adder_1bit full_adder_stage1_11 (
        .a(full_adder_stage0_14_c_out), 
        .b(full_adder_stage0_15_c_out), 
        .c_in(full_adder_stage0_16_c_out), 
        .sum(full_adder_stage1_11_sum), 
        .c_out(full_adder_stage1_11_c_out) 
    ); 
    wire full_adder_stage1_12_sum; 
    wire full_adder_stage1_12_c_out; 
    full_adder_1bit full_adder_stage1_12 (
        .a(full_adder_stage0_17_sum), 
        .b(full_adder_stage0_18_sum), 
        .c_in(full_adder_stage0_19_sum), 
        .sum(full_adder_stage1_12_sum), 
        .c_out(full_adder_stage1_12_c_out) 
    ); 
    wire full_adder_stage1_13_sum; 
    wire full_adder_stage1_13_c_out; 
    full_adder_1bit full_adder_stage1_13 (
        .a(full_adder_stage0_17_c_out), 
        .b(full_adder_stage0_18_c_out), 
        .c_in(full_adder_stage0_19_c_out), 
        .sum(full_adder_stage1_13_sum), 
        .c_out(full_adder_stage1_13_c_out) 
    ); 
    wire full_adder_stage1_14_sum; 
    wire full_adder_stage1_14_c_out; 
    full_adder_1bit full_adder_stage1_14 (
        .a(half_adder_stage0_20_c_out), 
        .b(full_adder_stage0_21_sum), 
        .c_in(full_adder_stage0_22_sum), 
        .sum(full_adder_stage1_14_sum), 
        .c_out(full_adder_stage1_14_c_out) 
    ); 
    wire half_adder_stage1_15_sum; 
    wire half_adder_stage1_15_c_out; 
    half_adder_1bit half_adder_stage1_15 (
        .a(full_adder_stage0_23_sum), 
        .b(full_adder_stage0_24_sum), 
        .sum(half_adder_stage1_15_sum), 
        .c_out(half_adder_stage1_15_c_out) 
    ); 
    wire full_adder_stage1_16_sum; 
    wire full_adder_stage1_16_c_out; 
    full_adder_1bit full_adder_stage1_16 (
        .a(full_adder_stage0_21_c_out), 
        .b(full_adder_stage0_22_c_out), 
        .c_in(full_adder_stage0_23_c_out), 
        .sum(full_adder_stage1_16_sum), 
        .c_out(full_adder_stage1_16_c_out) 
    ); 
    wire full_adder_stage1_17_sum; 
    wire full_adder_stage1_17_c_out; 
    full_adder_1bit full_adder_stage1_17 (
        .a(full_adder_stage0_24_c_out), 
        .b(full_adder_stage0_25_sum), 
        .c_in(full_adder_stage0_26_sum), 
        .sum(full_adder_stage1_17_sum), 
        .c_out(full_adder_stage1_17_c_out) 
    ); 
    wire full_adder_stage1_18_sum; 
    wire full_adder_stage1_18_c_out; 
    full_adder_1bit full_adder_stage1_18 (
        .a(full_adder_stage0_27_sum), 
        .b(full_adder_stage0_28_sum), 
        .c_in(par_product[12][0]), 
        .sum(full_adder_stage1_18_sum), 
        .c_out(full_adder_stage1_18_c_out) 
    ); 
    wire full_adder_stage1_19_sum; 
    wire full_adder_stage1_19_c_out; 
    full_adder_1bit full_adder_stage1_19 (
        .a(full_adder_stage0_25_c_out), 
        .b(full_adder_stage0_26_c_out), 
        .c_in(full_adder_stage0_27_c_out), 
        .sum(full_adder_stage1_19_sum), 
        .c_out(full_adder_stage1_19_c_out) 
    ); 
    wire full_adder_stage1_20_sum; 
    wire full_adder_stage1_20_c_out; 
    full_adder_1bit full_adder_stage1_20 (
        .a(full_adder_stage0_28_c_out), 
        .b(full_adder_stage0_29_sum), 
        .c_in(full_adder_stage0_30_sum), 
        .sum(full_adder_stage1_20_sum), 
        .c_out(full_adder_stage1_20_c_out) 
    ); 
    wire full_adder_stage1_21_sum; 
    wire full_adder_stage1_21_c_out; 
    full_adder_1bit full_adder_stage1_21 (
        .a(full_adder_stage0_31_sum), 
        .b(full_adder_stage0_32_sum), 
        .c_in(half_adder_stage0_33_sum), 
        .sum(full_adder_stage1_21_sum), 
        .c_out(full_adder_stage1_21_c_out) 
    ); 
    wire full_adder_stage1_22_sum; 
    wire full_adder_stage1_22_c_out; 
    full_adder_1bit full_adder_stage1_22 (
        .a(full_adder_stage0_29_c_out), 
        .b(full_adder_stage0_30_c_out), 
        .c_in(full_adder_stage0_31_c_out), 
        .sum(full_adder_stage1_22_sum), 
        .c_out(full_adder_stage1_22_c_out) 
    ); 
    wire full_adder_stage1_23_sum; 
    wire full_adder_stage1_23_c_out; 
    full_adder_1bit full_adder_stage1_23 (
        .a(full_adder_stage0_32_c_out), 
        .b(half_adder_stage0_33_c_out), 
        .c_in(full_adder_stage0_34_sum), 
        .sum(full_adder_stage1_23_sum), 
        .c_out(full_adder_stage1_23_c_out) 
    ); 
    wire full_adder_stage1_24_sum; 
    wire full_adder_stage1_24_c_out; 
    full_adder_1bit full_adder_stage1_24 (
        .a(full_adder_stage0_35_sum), 
        .b(full_adder_stage0_36_sum), 
        .c_in(full_adder_stage0_37_sum), 
        .sum(full_adder_stage1_24_sum), 
        .c_out(full_adder_stage1_24_c_out) 
    ); 
    wire full_adder_stage1_25_sum; 
    wire full_adder_stage1_25_c_out; 
    full_adder_1bit full_adder_stage1_25 (
        .a(full_adder_stage0_34_c_out), 
        .b(full_adder_stage0_35_c_out), 
        .c_in(full_adder_stage0_36_c_out), 
        .sum(full_adder_stage1_25_sum), 
        .c_out(full_adder_stage1_25_c_out) 
    ); 
    wire full_adder_stage1_26_sum; 
    wire full_adder_stage1_26_c_out; 
    full_adder_1bit full_adder_stage1_26 (
        .a(full_adder_stage0_37_c_out), 
        .b(full_adder_stage0_38_c_out), 
        .c_in(full_adder_stage0_39_sum), 
        .sum(full_adder_stage1_26_sum), 
        .c_out(full_adder_stage1_26_c_out) 
    ); 
    wire full_adder_stage1_27_sum; 
    wire full_adder_stage1_27_c_out; 
    full_adder_1bit full_adder_stage1_27 (
        .a(full_adder_stage0_40_sum), 
        .b(full_adder_stage0_41_sum), 
        .c_in(full_adder_stage0_42_sum), 
        .sum(full_adder_stage1_27_sum), 
        .c_out(full_adder_stage1_27_c_out) 
    ); 
    wire half_adder_stage1_28_sum; 
    wire half_adder_stage1_28_c_out; 
    half_adder_1bit half_adder_stage1_28 (
        .a(full_adder_stage0_43_sum), 
        .b(par_product[15][0]), 
        .sum(half_adder_stage1_28_sum), 
        .c_out(half_adder_stage1_28_c_out) 
    ); 
    wire full_adder_stage1_29_sum; 
    wire full_adder_stage1_29_c_out; 
    full_adder_1bit full_adder_stage1_29 (
        .a(full_adder_stage0_39_c_out), 
        .b(full_adder_stage0_40_c_out), 
        .c_in(full_adder_stage0_41_c_out), 
        .sum(full_adder_stage1_29_sum), 
        .c_out(full_adder_stage1_29_c_out) 
    ); 
    wire full_adder_stage1_30_sum; 
    wire full_adder_stage1_30_c_out; 
    full_adder_1bit full_adder_stage1_30 (
        .a(full_adder_stage0_42_c_out), 
        .b(full_adder_stage0_43_c_out), 
        .c_in(full_adder_stage0_44_sum), 
        .sum(full_adder_stage1_30_sum), 
        .c_out(full_adder_stage1_30_c_out) 
    ); 
    wire full_adder_stage1_31_sum; 
    wire full_adder_stage1_31_c_out; 
    full_adder_1bit full_adder_stage1_31 (
        .a(full_adder_stage0_45_sum), 
        .b(full_adder_stage0_46_sum), 
        .c_in(full_adder_stage0_47_sum), 
        .sum(full_adder_stage1_31_sum), 
        .c_out(full_adder_stage1_31_c_out) 
    ); 
    wire half_adder_stage1_32_sum; 
    wire half_adder_stage1_32_c_out; 
    half_adder_1bit half_adder_stage1_32 (
        .a(full_adder_stage0_48_sum), 
        .b(half_adder_stage0_49_sum), 
        .sum(half_adder_stage1_32_sum), 
        .c_out(half_adder_stage1_32_c_out) 
    ); 
    wire full_adder_stage1_33_sum; 
    wire full_adder_stage1_33_c_out; 
    full_adder_1bit full_adder_stage1_33 (
        .a(full_adder_stage0_44_c_out), 
        .b(full_adder_stage0_45_c_out), 
        .c_in(full_adder_stage0_46_c_out), 
        .sum(full_adder_stage1_33_sum), 
        .c_out(full_adder_stage1_33_c_out) 
    ); 
    wire full_adder_stage1_34_sum; 
    wire full_adder_stage1_34_c_out; 
    full_adder_1bit full_adder_stage1_34 (
        .a(full_adder_stage0_47_c_out), 
        .b(full_adder_stage0_48_c_out), 
        .c_in(half_adder_stage0_49_c_out), 
        .sum(full_adder_stage1_34_sum), 
        .c_out(full_adder_stage1_34_c_out) 
    ); 
    wire full_adder_stage1_35_sum; 
    wire full_adder_stage1_35_c_out; 
    full_adder_1bit full_adder_stage1_35 (
        .a(full_adder_stage0_50_sum), 
        .b(full_adder_stage0_51_sum), 
        .c_in(full_adder_stage0_52_sum), 
        .sum(full_adder_stage1_35_sum), 
        .c_out(full_adder_stage1_35_c_out) 
    ); 
    wire full_adder_stage1_36_sum; 
    wire full_adder_stage1_36_c_out; 
    full_adder_1bit full_adder_stage1_36 (
        .a(full_adder_stage0_53_sum), 
        .b(full_adder_stage0_54_sum), 
        .c_in(full_adder_stage0_55_sum), 
        .sum(full_adder_stage1_36_sum), 
        .c_out(full_adder_stage1_36_c_out) 
    ); 
    wire full_adder_stage1_37_sum; 
    wire full_adder_stage1_37_c_out; 
    full_adder_1bit full_adder_stage1_37 (
        .a(full_adder_stage0_50_c_out), 
        .b(full_adder_stage0_51_c_out), 
        .c_in(full_adder_stage0_52_c_out), 
        .sum(full_adder_stage1_37_sum), 
        .c_out(full_adder_stage1_37_c_out) 
    ); 
    wire full_adder_stage1_38_sum; 
    wire full_adder_stage1_38_c_out; 
    full_adder_1bit full_adder_stage1_38 (
        .a(full_adder_stage0_53_c_out), 
        .b(full_adder_stage0_54_c_out), 
        .c_in(full_adder_stage0_55_c_out), 
        .sum(full_adder_stage1_38_sum), 
        .c_out(full_adder_stage1_38_c_out) 
    ); 
    wire full_adder_stage1_39_sum; 
    wire full_adder_stage1_39_c_out; 
    full_adder_1bit full_adder_stage1_39 (
        .a(full_adder_stage0_56_sum), 
        .b(full_adder_stage0_57_sum), 
        .c_in(full_adder_stage0_58_sum), 
        .sum(full_adder_stage1_39_sum), 
        .c_out(full_adder_stage1_39_c_out) 
    ); 
    wire full_adder_stage1_40_sum; 
    wire full_adder_stage1_40_c_out; 
    full_adder_1bit full_adder_stage1_40 (
        .a(full_adder_stage0_59_sum), 
        .b(full_adder_stage0_60_sum), 
        .c_in(full_adder_stage0_61_sum), 
        .sum(full_adder_stage1_40_sum), 
        .c_out(full_adder_stage1_40_c_out) 
    ); 
    wire full_adder_stage1_41_sum; 
    wire full_adder_stage1_41_c_out; 
    full_adder_1bit full_adder_stage1_41 (
        .a(full_adder_stage0_56_c_out), 
        .b(full_adder_stage0_57_c_out), 
        .c_in(full_adder_stage0_58_c_out), 
        .sum(full_adder_stage1_41_sum), 
        .c_out(full_adder_stage1_41_c_out) 
    ); 
    wire full_adder_stage1_42_sum; 
    wire full_adder_stage1_42_c_out; 
    full_adder_1bit full_adder_stage1_42 (
        .a(full_adder_stage0_59_c_out), 
        .b(full_adder_stage0_60_c_out), 
        .c_in(full_adder_stage0_61_c_out), 
        .sum(full_adder_stage1_42_sum), 
        .c_out(full_adder_stage1_42_c_out) 
    ); 
    wire full_adder_stage1_43_sum; 
    wire full_adder_stage1_43_c_out; 
    full_adder_1bit full_adder_stage1_43 (
        .a(full_adder_stage0_62_sum), 
        .b(full_adder_stage0_63_sum), 
        .c_in(full_adder_stage0_64_sum), 
        .sum(full_adder_stage1_43_sum), 
        .c_out(full_adder_stage1_43_c_out) 
    ); 
    wire full_adder_stage1_44_sum; 
    wire full_adder_stage1_44_c_out; 
    full_adder_1bit full_adder_stage1_44 (
        .a(full_adder_stage0_65_sum), 
        .b(full_adder_stage0_66_sum), 
        .c_in(full_adder_stage0_67_sum), 
        .sum(full_adder_stage1_44_sum), 
        .c_out(full_adder_stage1_44_c_out) 
    ); 
    wire full_adder_stage1_45_sum; 
    wire full_adder_stage1_45_c_out; 
    full_adder_1bit full_adder_stage1_45 (
        .a(full_adder_stage0_62_c_out), 
        .b(full_adder_stage0_63_c_out), 
        .c_in(full_adder_stage0_64_c_out), 
        .sum(full_adder_stage1_45_sum), 
        .c_out(full_adder_stage1_45_c_out) 
    ); 
    wire full_adder_stage1_46_sum; 
    wire full_adder_stage1_46_c_out; 
    full_adder_1bit full_adder_stage1_46 (
        .a(full_adder_stage0_65_c_out), 
        .b(full_adder_stage0_66_c_out), 
        .c_in(full_adder_stage0_67_c_out), 
        .sum(full_adder_stage1_46_sum), 
        .c_out(full_adder_stage1_46_c_out) 
    ); 
    wire full_adder_stage1_47_sum; 
    wire full_adder_stage1_47_c_out; 
    full_adder_1bit full_adder_stage1_47 (
        .a(half_adder_stage0_68_c_out), 
        .b(full_adder_stage0_69_sum), 
        .c_in(full_adder_stage0_70_sum), 
        .sum(full_adder_stage1_47_sum), 
        .c_out(full_adder_stage1_47_c_out) 
    ); 
    wire full_adder_stage1_48_sum; 
    wire full_adder_stage1_48_c_out; 
    full_adder_1bit full_adder_stage1_48 (
        .a(full_adder_stage0_71_sum), 
        .b(full_adder_stage0_72_sum), 
        .c_in(full_adder_stage0_73_sum), 
        .sum(full_adder_stage1_48_sum), 
        .c_out(full_adder_stage1_48_c_out) 
    ); 
    wire half_adder_stage1_49_sum; 
    wire half_adder_stage1_49_c_out; 
    half_adder_1bit half_adder_stage1_49 (
        .a(full_adder_stage0_74_sum), 
        .b(full_adder_stage0_75_sum), 
        .sum(half_adder_stage1_49_sum), 
        .c_out(half_adder_stage1_49_c_out) 
    ); 
    wire full_adder_stage1_50_sum; 
    wire full_adder_stage1_50_c_out; 
    full_adder_1bit full_adder_stage1_50 (
        .a(full_adder_stage0_69_c_out), 
        .b(full_adder_stage0_70_c_out), 
        .c_in(full_adder_stage0_71_c_out), 
        .sum(full_adder_stage1_50_sum), 
        .c_out(full_adder_stage1_50_c_out) 
    ); 
    wire full_adder_stage1_51_sum; 
    wire full_adder_stage1_51_c_out; 
    full_adder_1bit full_adder_stage1_51 (
        .a(full_adder_stage0_72_c_out), 
        .b(full_adder_stage0_73_c_out), 
        .c_in(full_adder_stage0_74_c_out), 
        .sum(full_adder_stage1_51_sum), 
        .c_out(full_adder_stage1_51_c_out) 
    ); 
    wire full_adder_stage1_52_sum; 
    wire full_adder_stage1_52_c_out; 
    full_adder_1bit full_adder_stage1_52 (
        .a(full_adder_stage0_75_c_out), 
        .b(full_adder_stage0_76_sum), 
        .c_in(full_adder_stage0_77_sum), 
        .sum(full_adder_stage1_52_sum), 
        .c_out(full_adder_stage1_52_c_out) 
    ); 
    wire full_adder_stage1_53_sum; 
    wire full_adder_stage1_53_c_out; 
    full_adder_1bit full_adder_stage1_53 (
        .a(full_adder_stage0_78_sum), 
        .b(full_adder_stage0_79_sum), 
        .c_in(full_adder_stage0_80_sum), 
        .sum(full_adder_stage1_53_sum), 
        .c_out(full_adder_stage1_53_c_out) 
    ); 
    wire full_adder_stage1_54_sum; 
    wire full_adder_stage1_54_c_out; 
    full_adder_1bit full_adder_stage1_54 (
        .a(full_adder_stage0_81_sum), 
        .b(full_adder_stage0_82_sum), 
        .c_in(par_product[21][0]), 
        .sum(full_adder_stage1_54_sum), 
        .c_out(full_adder_stage1_54_c_out) 
    ); 
    wire full_adder_stage1_55_sum; 
    wire full_adder_stage1_55_c_out; 
    full_adder_1bit full_adder_stage1_55 (
        .a(full_adder_stage0_76_c_out), 
        .b(full_adder_stage0_77_c_out), 
        .c_in(full_adder_stage0_78_c_out), 
        .sum(full_adder_stage1_55_sum), 
        .c_out(full_adder_stage1_55_c_out) 
    ); 
    wire full_adder_stage1_56_sum; 
    wire full_adder_stage1_56_c_out; 
    full_adder_1bit full_adder_stage1_56 (
        .a(full_adder_stage0_79_c_out), 
        .b(full_adder_stage0_80_c_out), 
        .c_in(full_adder_stage0_81_c_out), 
        .sum(full_adder_stage1_56_sum), 
        .c_out(full_adder_stage1_56_c_out) 
    ); 
    wire full_adder_stage1_57_sum; 
    wire full_adder_stage1_57_c_out; 
    full_adder_1bit full_adder_stage1_57 (
        .a(full_adder_stage0_82_c_out), 
        .b(full_adder_stage0_83_sum), 
        .c_in(full_adder_stage0_84_sum), 
        .sum(full_adder_stage1_57_sum), 
        .c_out(full_adder_stage1_57_c_out) 
    ); 
    wire full_adder_stage1_58_sum; 
    wire full_adder_stage1_58_c_out; 
    full_adder_1bit full_adder_stage1_58 (
        .a(full_adder_stage0_85_sum), 
        .b(full_adder_stage0_86_sum), 
        .c_in(full_adder_stage0_87_sum), 
        .sum(full_adder_stage1_58_sum), 
        .c_out(full_adder_stage1_58_c_out) 
    ); 
    wire full_adder_stage1_59_sum; 
    wire full_adder_stage1_59_c_out; 
    full_adder_1bit full_adder_stage1_59 (
        .a(full_adder_stage0_88_sum), 
        .b(full_adder_stage0_89_sum), 
        .c_in(half_adder_stage0_90_sum), 
        .sum(full_adder_stage1_59_sum), 
        .c_out(full_adder_stage1_59_c_out) 
    ); 
    wire full_adder_stage1_60_sum; 
    wire full_adder_stage1_60_c_out; 
    full_adder_1bit full_adder_stage1_60 (
        .a(full_adder_stage0_83_c_out), 
        .b(full_adder_stage0_84_c_out), 
        .c_in(full_adder_stage0_85_c_out), 
        .sum(full_adder_stage1_60_sum), 
        .c_out(full_adder_stage1_60_c_out) 
    ); 
    wire full_adder_stage1_61_sum; 
    wire full_adder_stage1_61_c_out; 
    full_adder_1bit full_adder_stage1_61 (
        .a(full_adder_stage0_86_c_out), 
        .b(full_adder_stage0_87_c_out), 
        .c_in(full_adder_stage0_88_c_out), 
        .sum(full_adder_stage1_61_sum), 
        .c_out(full_adder_stage1_61_c_out) 
    ); 
    wire full_adder_stage1_62_sum; 
    wire full_adder_stage1_62_c_out; 
    full_adder_1bit full_adder_stage1_62 (
        .a(full_adder_stage0_89_c_out), 
        .b(half_adder_stage0_90_c_out), 
        .c_in(full_adder_stage0_91_sum), 
        .sum(full_adder_stage1_62_sum), 
        .c_out(full_adder_stage1_62_c_out) 
    ); 
    wire full_adder_stage1_63_sum; 
    wire full_adder_stage1_63_c_out; 
    full_adder_1bit full_adder_stage1_63 (
        .a(full_adder_stage0_92_sum), 
        .b(full_adder_stage0_93_sum), 
        .c_in(full_adder_stage0_94_sum), 
        .sum(full_adder_stage1_63_sum), 
        .c_out(full_adder_stage1_63_c_out) 
    ); 
    wire full_adder_stage1_64_sum; 
    wire full_adder_stage1_64_c_out; 
    full_adder_1bit full_adder_stage1_64 (
        .a(full_adder_stage0_95_sum), 
        .b(full_adder_stage0_96_sum), 
        .c_in(full_adder_stage0_97_sum), 
        .sum(full_adder_stage1_64_sum), 
        .c_out(full_adder_stage1_64_c_out) 
    ); 
    wire full_adder_stage1_65_sum; 
    wire full_adder_stage1_65_c_out; 
    full_adder_1bit full_adder_stage1_65 (
        .a(full_adder_stage0_91_c_out), 
        .b(full_adder_stage0_92_c_out), 
        .c_in(full_adder_stage0_93_c_out), 
        .sum(full_adder_stage1_65_sum), 
        .c_out(full_adder_stage1_65_c_out) 
    ); 
    wire full_adder_stage1_66_sum; 
    wire full_adder_stage1_66_c_out; 
    full_adder_1bit full_adder_stage1_66 (
        .a(full_adder_stage0_94_c_out), 
        .b(full_adder_stage0_95_c_out), 
        .c_in(full_adder_stage0_96_c_out), 
        .sum(full_adder_stage1_66_sum), 
        .c_out(full_adder_stage1_66_c_out) 
    ); 
    wire full_adder_stage1_67_sum; 
    wire full_adder_stage1_67_c_out; 
    full_adder_1bit full_adder_stage1_67 (
        .a(full_adder_stage0_97_c_out), 
        .b(full_adder_stage0_98_c_out), 
        .c_in(full_adder_stage0_99_sum), 
        .sum(full_adder_stage1_67_sum), 
        .c_out(full_adder_stage1_67_c_out) 
    ); 
    wire full_adder_stage1_68_sum; 
    wire full_adder_stage1_68_c_out; 
    full_adder_1bit full_adder_stage1_68 (
        .a(full_adder_stage0_100_sum), 
        .b(full_adder_stage0_101_sum), 
        .c_in(full_adder_stage0_102_sum), 
        .sum(full_adder_stage1_68_sum), 
        .c_out(full_adder_stage1_68_c_out) 
    ); 
    wire full_adder_stage1_69_sum; 
    wire full_adder_stage1_69_c_out; 
    full_adder_1bit full_adder_stage1_69 (
        .a(full_adder_stage0_103_sum), 
        .b(full_adder_stage0_104_sum), 
        .c_in(full_adder_stage0_105_sum), 
        .sum(full_adder_stage1_69_sum), 
        .c_out(full_adder_stage1_69_c_out) 
    ); 
    wire half_adder_stage1_70_sum; 
    wire half_adder_stage1_70_c_out; 
    half_adder_1bit half_adder_stage1_70 (
        .a(full_adder_stage0_106_sum), 
        .b(par_product[24][0]), 
        .sum(half_adder_stage1_70_sum), 
        .c_out(half_adder_stage1_70_c_out) 
    ); 
    wire full_adder_stage1_71_sum; 
    wire full_adder_stage1_71_c_out; 
    full_adder_1bit full_adder_stage1_71 (
        .a(full_adder_stage0_99_c_out), 
        .b(full_adder_stage0_100_c_out), 
        .c_in(full_adder_stage0_101_c_out), 
        .sum(full_adder_stage1_71_sum), 
        .c_out(full_adder_stage1_71_c_out) 
    ); 
    wire full_adder_stage1_72_sum; 
    wire full_adder_stage1_72_c_out; 
    full_adder_1bit full_adder_stage1_72 (
        .a(full_adder_stage0_102_c_out), 
        .b(full_adder_stage0_103_c_out), 
        .c_in(full_adder_stage0_104_c_out), 
        .sum(full_adder_stage1_72_sum), 
        .c_out(full_adder_stage1_72_c_out) 
    ); 
    wire full_adder_stage1_73_sum; 
    wire full_adder_stage1_73_c_out; 
    full_adder_1bit full_adder_stage1_73 (
        .a(full_adder_stage0_105_c_out), 
        .b(full_adder_stage0_106_c_out), 
        .c_in(full_adder_stage0_107_sum), 
        .sum(full_adder_stage1_73_sum), 
        .c_out(full_adder_stage1_73_c_out) 
    ); 
    wire full_adder_stage1_74_sum; 
    wire full_adder_stage1_74_c_out; 
    full_adder_1bit full_adder_stage1_74 (
        .a(full_adder_stage0_108_sum), 
        .b(full_adder_stage0_109_sum), 
        .c_in(full_adder_stage0_110_sum), 
        .sum(full_adder_stage1_74_sum), 
        .c_out(full_adder_stage1_74_c_out) 
    ); 
    wire full_adder_stage1_75_sum; 
    wire full_adder_stage1_75_c_out; 
    full_adder_1bit full_adder_stage1_75 (
        .a(full_adder_stage0_111_sum), 
        .b(full_adder_stage0_112_sum), 
        .c_in(full_adder_stage0_113_sum), 
        .sum(full_adder_stage1_75_sum), 
        .c_out(full_adder_stage1_75_c_out) 
    ); 
    wire half_adder_stage1_76_sum; 
    wire half_adder_stage1_76_c_out; 
    half_adder_1bit half_adder_stage1_76 (
        .a(full_adder_stage0_114_sum), 
        .b(half_adder_stage0_115_sum), 
        .sum(half_adder_stage1_76_sum), 
        .c_out(half_adder_stage1_76_c_out) 
    ); 
    wire full_adder_stage1_77_sum; 
    wire full_adder_stage1_77_c_out; 
    full_adder_1bit full_adder_stage1_77 (
        .a(full_adder_stage0_107_c_out), 
        .b(full_adder_stage0_108_c_out), 
        .c_in(full_adder_stage0_109_c_out), 
        .sum(full_adder_stage1_77_sum), 
        .c_out(full_adder_stage1_77_c_out) 
    ); 
    wire full_adder_stage1_78_sum; 
    wire full_adder_stage1_78_c_out; 
    full_adder_1bit full_adder_stage1_78 (
        .a(full_adder_stage0_110_c_out), 
        .b(full_adder_stage0_111_c_out), 
        .c_in(full_adder_stage0_112_c_out), 
        .sum(full_adder_stage1_78_sum), 
        .c_out(full_adder_stage1_78_c_out) 
    ); 
    wire full_adder_stage1_79_sum; 
    wire full_adder_stage1_79_c_out; 
    full_adder_1bit full_adder_stage1_79 (
        .a(full_adder_stage0_113_c_out), 
        .b(full_adder_stage0_114_c_out), 
        .c_in(half_adder_stage0_115_c_out), 
        .sum(full_adder_stage1_79_sum), 
        .c_out(full_adder_stage1_79_c_out) 
    ); 
    wire full_adder_stage1_80_sum; 
    wire full_adder_stage1_80_c_out; 
    full_adder_1bit full_adder_stage1_80 (
        .a(full_adder_stage0_116_sum), 
        .b(full_adder_stage0_117_sum), 
        .c_in(full_adder_stage0_118_sum), 
        .sum(full_adder_stage1_80_sum), 
        .c_out(full_adder_stage1_80_c_out) 
    ); 
    wire full_adder_stage1_81_sum; 
    wire full_adder_stage1_81_c_out; 
    full_adder_1bit full_adder_stage1_81 (
        .a(full_adder_stage0_119_sum), 
        .b(full_adder_stage0_120_sum), 
        .c_in(full_adder_stage0_121_sum), 
        .sum(full_adder_stage1_81_sum), 
        .c_out(full_adder_stage1_81_c_out) 
    ); 
    wire full_adder_stage1_82_sum; 
    wire full_adder_stage1_82_c_out; 
    full_adder_1bit full_adder_stage1_82 (
        .a(full_adder_stage0_122_sum), 
        .b(full_adder_stage0_123_sum), 
        .c_in(full_adder_stage0_124_sum), 
        .sum(full_adder_stage1_82_sum), 
        .c_out(full_adder_stage1_82_c_out) 
    ); 
    wire full_adder_stage1_83_sum; 
    wire full_adder_stage1_83_c_out; 
    full_adder_1bit full_adder_stage1_83 (
        .a(full_adder_stage0_116_c_out), 
        .b(full_adder_stage0_117_c_out), 
        .c_in(full_adder_stage0_118_c_out), 
        .sum(full_adder_stage1_83_sum), 
        .c_out(full_adder_stage1_83_c_out) 
    ); 
    wire full_adder_stage1_84_sum; 
    wire full_adder_stage1_84_c_out; 
    full_adder_1bit full_adder_stage1_84 (
        .a(full_adder_stage0_119_c_out), 
        .b(full_adder_stage0_120_c_out), 
        .c_in(full_adder_stage0_121_c_out), 
        .sum(full_adder_stage1_84_sum), 
        .c_out(full_adder_stage1_84_c_out) 
    ); 
    wire full_adder_stage1_85_sum; 
    wire full_adder_stage1_85_c_out; 
    full_adder_1bit full_adder_stage1_85 (
        .a(full_adder_stage0_122_c_out), 
        .b(full_adder_stage0_123_c_out), 
        .c_in(full_adder_stage0_124_c_out), 
        .sum(full_adder_stage1_85_sum), 
        .c_out(full_adder_stage1_85_c_out) 
    ); 
    wire full_adder_stage1_86_sum; 
    wire full_adder_stage1_86_c_out; 
    full_adder_1bit full_adder_stage1_86 (
        .a(full_adder_stage0_125_sum), 
        .b(full_adder_stage0_126_sum), 
        .c_in(full_adder_stage0_127_sum), 
        .sum(full_adder_stage1_86_sum), 
        .c_out(full_adder_stage1_86_c_out) 
    ); 
    wire full_adder_stage1_87_sum; 
    wire full_adder_stage1_87_c_out; 
    full_adder_1bit full_adder_stage1_87 (
        .a(full_adder_stage0_128_sum), 
        .b(full_adder_stage0_129_sum), 
        .c_in(full_adder_stage0_130_sum), 
        .sum(full_adder_stage1_87_sum), 
        .c_out(full_adder_stage1_87_c_out) 
    ); 
    wire full_adder_stage1_88_sum; 
    wire full_adder_stage1_88_c_out; 
    full_adder_1bit full_adder_stage1_88 (
        .a(full_adder_stage0_131_sum), 
        .b(full_adder_stage0_132_sum), 
        .c_in(full_adder_stage0_133_sum), 
        .sum(full_adder_stage1_88_sum), 
        .c_out(full_adder_stage1_88_c_out) 
    ); 
    wire full_adder_stage1_89_sum; 
    wire full_adder_stage1_89_c_out; 
    full_adder_1bit full_adder_stage1_89 (
        .a(full_adder_stage0_125_c_out), 
        .b(full_adder_stage0_126_c_out), 
        .c_in(full_adder_stage0_127_c_out), 
        .sum(full_adder_stage1_89_sum), 
        .c_out(full_adder_stage1_89_c_out) 
    ); 
    wire full_adder_stage1_90_sum; 
    wire full_adder_stage1_90_c_out; 
    full_adder_1bit full_adder_stage1_90 (
        .a(full_adder_stage0_128_c_out), 
        .b(full_adder_stage0_129_c_out), 
        .c_in(full_adder_stage0_130_c_out), 
        .sum(full_adder_stage1_90_sum), 
        .c_out(full_adder_stage1_90_c_out) 
    ); 
    wire full_adder_stage1_91_sum; 
    wire full_adder_stage1_91_c_out; 
    full_adder_1bit full_adder_stage1_91 (
        .a(full_adder_stage0_131_c_out), 
        .b(full_adder_stage0_132_c_out), 
        .c_in(full_adder_stage0_133_c_out), 
        .sum(full_adder_stage1_91_sum), 
        .c_out(full_adder_stage1_91_c_out) 
    ); 
    wire full_adder_stage1_92_sum; 
    wire full_adder_stage1_92_c_out; 
    full_adder_1bit full_adder_stage1_92 (
        .a(full_adder_stage0_134_sum), 
        .b(full_adder_stage0_135_sum), 
        .c_in(full_adder_stage0_136_sum), 
        .sum(full_adder_stage1_92_sum), 
        .c_out(full_adder_stage1_92_c_out) 
    ); 
    wire full_adder_stage1_93_sum; 
    wire full_adder_stage1_93_c_out; 
    full_adder_1bit full_adder_stage1_93 (
        .a(full_adder_stage0_137_sum), 
        .b(full_adder_stage0_138_sum), 
        .c_in(full_adder_stage0_139_sum), 
        .sum(full_adder_stage1_93_sum), 
        .c_out(full_adder_stage1_93_c_out) 
    ); 
    wire full_adder_stage1_94_sum; 
    wire full_adder_stage1_94_c_out; 
    full_adder_1bit full_adder_stage1_94 (
        .a(full_adder_stage0_140_sum), 
        .b(full_adder_stage0_141_sum), 
        .c_in(full_adder_stage0_142_sum), 
        .sum(full_adder_stage1_94_sum), 
        .c_out(full_adder_stage1_94_c_out) 
    ); 
    wire full_adder_stage1_95_sum; 
    wire full_adder_stage1_95_c_out; 
    full_adder_1bit full_adder_stage1_95 (
        .a(full_adder_stage0_134_c_out), 
        .b(full_adder_stage0_135_c_out), 
        .c_in(full_adder_stage0_136_c_out), 
        .sum(full_adder_stage1_95_sum), 
        .c_out(full_adder_stage1_95_c_out) 
    ); 
    wire full_adder_stage1_96_sum; 
    wire full_adder_stage1_96_c_out; 
    full_adder_1bit full_adder_stage1_96 (
        .a(full_adder_stage0_137_c_out), 
        .b(full_adder_stage0_138_c_out), 
        .c_in(full_adder_stage0_139_c_out), 
        .sum(full_adder_stage1_96_sum), 
        .c_out(full_adder_stage1_96_c_out) 
    ); 
    wire full_adder_stage1_97_sum; 
    wire full_adder_stage1_97_c_out; 
    full_adder_1bit full_adder_stage1_97 (
        .a(full_adder_stage0_140_c_out), 
        .b(full_adder_stage0_141_c_out), 
        .c_in(full_adder_stage0_142_c_out), 
        .sum(full_adder_stage1_97_sum), 
        .c_out(full_adder_stage1_97_c_out) 
    ); 
    wire full_adder_stage1_98_sum; 
    wire full_adder_stage1_98_c_out; 
    full_adder_1bit full_adder_stage1_98 (
        .a(half_adder_stage0_143_c_out), 
        .b(full_adder_stage0_144_sum), 
        .c_in(full_adder_stage0_145_sum), 
        .sum(full_adder_stage1_98_sum), 
        .c_out(full_adder_stage1_98_c_out) 
    ); 
    wire full_adder_stage1_99_sum; 
    wire full_adder_stage1_99_c_out; 
    full_adder_1bit full_adder_stage1_99 (
        .a(full_adder_stage0_146_sum), 
        .b(full_adder_stage0_147_sum), 
        .c_in(full_adder_stage0_148_sum), 
        .sum(full_adder_stage1_99_sum), 
        .c_out(full_adder_stage1_99_c_out) 
    ); 
    wire full_adder_stage1_100_sum; 
    wire full_adder_stage1_100_c_out; 
    full_adder_1bit full_adder_stage1_100 (
        .a(full_adder_stage0_149_sum), 
        .b(full_adder_stage0_150_sum), 
        .c_in(full_adder_stage0_151_sum), 
        .sum(full_adder_stage1_100_sum), 
        .c_out(full_adder_stage1_100_c_out) 
    ); 
    wire half_adder_stage1_101_sum; 
    wire half_adder_stage1_101_c_out; 
    half_adder_1bit half_adder_stage1_101 (
        .a(full_adder_stage0_152_sum), 
        .b(full_adder_stage0_153_sum), 
        .sum(half_adder_stage1_101_sum), 
        .c_out(half_adder_stage1_101_c_out) 
    ); 
    wire full_adder_stage1_102_sum; 
    wire full_adder_stage1_102_c_out; 
    full_adder_1bit full_adder_stage1_102 (
        .a(full_adder_stage0_144_c_out), 
        .b(full_adder_stage0_145_c_out), 
        .c_in(full_adder_stage0_146_c_out), 
        .sum(full_adder_stage1_102_sum), 
        .c_out(full_adder_stage1_102_c_out) 
    ); 
    wire full_adder_stage1_103_sum; 
    wire full_adder_stage1_103_c_out; 
    full_adder_1bit full_adder_stage1_103 (
        .a(full_adder_stage0_147_c_out), 
        .b(full_adder_stage0_148_c_out), 
        .c_in(full_adder_stage0_149_c_out), 
        .sum(full_adder_stage1_103_sum), 
        .c_out(full_adder_stage1_103_c_out) 
    ); 
    wire full_adder_stage1_104_sum; 
    wire full_adder_stage1_104_c_out; 
    full_adder_1bit full_adder_stage1_104 (
        .a(full_adder_stage0_150_c_out), 
        .b(full_adder_stage0_151_c_out), 
        .c_in(full_adder_stage0_152_c_out), 
        .sum(full_adder_stage1_104_sum), 
        .c_out(full_adder_stage1_104_c_out) 
    ); 
    wire full_adder_stage1_105_sum; 
    wire full_adder_stage1_105_c_out; 
    full_adder_1bit full_adder_stage1_105 (
        .a(full_adder_stage0_153_c_out), 
        .b(full_adder_stage0_154_sum), 
        .c_in(full_adder_stage0_155_sum), 
        .sum(full_adder_stage1_105_sum), 
        .c_out(full_adder_stage1_105_c_out) 
    ); 
    wire full_adder_stage1_106_sum; 
    wire full_adder_stage1_106_c_out; 
    full_adder_1bit full_adder_stage1_106 (
        .a(full_adder_stage0_156_sum), 
        .b(full_adder_stage0_157_sum), 
        .c_in(full_adder_stage0_158_sum), 
        .sum(full_adder_stage1_106_sum), 
        .c_out(full_adder_stage1_106_c_out) 
    ); 
    wire full_adder_stage1_107_sum; 
    wire full_adder_stage1_107_c_out; 
    full_adder_1bit full_adder_stage1_107 (
        .a(full_adder_stage0_159_sum), 
        .b(full_adder_stage0_160_sum), 
        .c_in(full_adder_stage0_161_sum), 
        .sum(full_adder_stage1_107_sum), 
        .c_out(full_adder_stage1_107_c_out) 
    ); 
    wire full_adder_stage1_108_sum; 
    wire full_adder_stage1_108_c_out; 
    full_adder_1bit full_adder_stage1_108 (
        .a(full_adder_stage0_162_sum), 
        .b(full_adder_stage0_163_sum), 
        .c_in(par_product[30][0]), 
        .sum(full_adder_stage1_108_sum), 
        .c_out(full_adder_stage1_108_c_out) 
    ); 
    wire full_adder_stage1_109_sum; 
    wire full_adder_stage1_109_c_out; 
    full_adder_1bit full_adder_stage1_109 (
        .a(full_adder_stage0_154_c_out), 
        .b(full_adder_stage0_155_c_out), 
        .c_in(full_adder_stage0_156_c_out), 
        .sum(full_adder_stage1_109_sum), 
        .c_out(full_adder_stage1_109_c_out) 
    ); 
    wire full_adder_stage1_110_sum; 
    wire full_adder_stage1_110_c_out; 
    full_adder_1bit full_adder_stage1_110 (
        .a(full_adder_stage0_157_c_out), 
        .b(full_adder_stage0_158_c_out), 
        .c_in(full_adder_stage0_159_c_out), 
        .sum(full_adder_stage1_110_sum), 
        .c_out(full_adder_stage1_110_c_out) 
    ); 
    wire full_adder_stage1_111_sum; 
    wire full_adder_stage1_111_c_out; 
    full_adder_1bit full_adder_stage1_111 (
        .a(full_adder_stage0_160_c_out), 
        .b(full_adder_stage0_161_c_out), 
        .c_in(full_adder_stage0_162_c_out), 
        .sum(full_adder_stage1_111_sum), 
        .c_out(full_adder_stage1_111_c_out) 
    ); 
    wire full_adder_stage1_112_sum; 
    wire full_adder_stage1_112_c_out; 
    full_adder_1bit full_adder_stage1_112 (
        .a(full_adder_stage0_163_c_out), 
        .b(full_adder_stage0_164_sum), 
        .c_in(full_adder_stage0_165_sum), 
        .sum(full_adder_stage1_112_sum), 
        .c_out(full_adder_stage1_112_c_out) 
    ); 
    wire full_adder_stage1_113_sum; 
    wire full_adder_stage1_113_c_out; 
    full_adder_1bit full_adder_stage1_113 (
        .a(full_adder_stage0_166_sum), 
        .b(full_adder_stage0_167_sum), 
        .c_in(full_adder_stage0_168_sum), 
        .sum(full_adder_stage1_113_sum), 
        .c_out(full_adder_stage1_113_c_out) 
    ); 
    wire full_adder_stage1_114_sum; 
    wire full_adder_stage1_114_c_out; 
    full_adder_1bit full_adder_stage1_114 (
        .a(full_adder_stage0_169_sum), 
        .b(full_adder_stage0_170_sum), 
        .c_in(full_adder_stage0_171_sum), 
        .sum(full_adder_stage1_114_sum), 
        .c_out(full_adder_stage1_114_c_out) 
    ); 
    wire full_adder_stage1_115_sum; 
    wire full_adder_stage1_115_c_out; 
    full_adder_1bit full_adder_stage1_115 (
        .a(full_adder_stage0_172_sum), 
        .b(full_adder_stage0_173_sum), 
        .c_in(half_adder_stage0_174_sum), 
        .sum(full_adder_stage1_115_sum), 
        .c_out(full_adder_stage1_115_c_out) 
    ); 
    wire full_adder_stage1_116_sum; 
    wire full_adder_stage1_116_c_out; 
    full_adder_1bit full_adder_stage1_116 (
        .a(full_adder_stage0_164_c_out), 
        .b(full_adder_stage0_165_c_out), 
        .c_in(full_adder_stage0_166_c_out), 
        .sum(full_adder_stage1_116_sum), 
        .c_out(full_adder_stage1_116_c_out) 
    ); 
    wire full_adder_stage1_117_sum; 
    wire full_adder_stage1_117_c_out; 
    full_adder_1bit full_adder_stage1_117 (
        .a(full_adder_stage0_167_c_out), 
        .b(full_adder_stage0_168_c_out), 
        .c_in(full_adder_stage0_169_c_out), 
        .sum(full_adder_stage1_117_sum), 
        .c_out(full_adder_stage1_117_c_out) 
    ); 
    wire full_adder_stage1_118_sum; 
    wire full_adder_stage1_118_c_out; 
    full_adder_1bit full_adder_stage1_118 (
        .a(full_adder_stage0_170_c_out), 
        .b(full_adder_stage0_171_c_out), 
        .c_in(full_adder_stage0_172_c_out), 
        .sum(full_adder_stage1_118_sum), 
        .c_out(full_adder_stage1_118_c_out) 
    ); 
    wire full_adder_stage1_119_sum; 
    wire full_adder_stage1_119_c_out; 
    full_adder_1bit full_adder_stage1_119 (
        .a(full_adder_stage0_173_c_out), 
        .b(half_adder_stage0_174_c_out), 
        .c_in(full_adder_stage0_175_sum), 
        .sum(full_adder_stage1_119_sum), 
        .c_out(full_adder_stage1_119_c_out) 
    ); 
    wire full_adder_stage1_120_sum; 
    wire full_adder_stage1_120_c_out; 
    full_adder_1bit full_adder_stage1_120 (
        .a(full_adder_stage0_176_sum), 
        .b(full_adder_stage0_177_sum), 
        .c_in(full_adder_stage0_178_sum), 
        .sum(full_adder_stage1_120_sum), 
        .c_out(full_adder_stage1_120_c_out) 
    ); 
    wire full_adder_stage1_121_sum; 
    wire full_adder_stage1_121_c_out; 
    full_adder_1bit full_adder_stage1_121 (
        .a(full_adder_stage0_179_sum), 
        .b(full_adder_stage0_180_sum), 
        .c_in(full_adder_stage0_181_sum), 
        .sum(full_adder_stage1_121_sum), 
        .c_out(full_adder_stage1_121_c_out) 
    ); 
    wire full_adder_stage1_122_sum; 
    wire full_adder_stage1_122_c_out; 
    full_adder_1bit full_adder_stage1_122 (
        .a(full_adder_stage0_182_sum), 
        .b(full_adder_stage0_183_sum), 
        .c_in(full_adder_stage0_184_sum), 
        .sum(full_adder_stage1_122_sum), 
        .c_out(full_adder_stage1_122_c_out) 
    ); 
    wire full_adder_stage1_123_sum; 
    wire full_adder_stage1_123_c_out; 
    full_adder_1bit full_adder_stage1_123 (
        .a(full_adder_stage0_175_c_out), 
        .b(full_adder_stage0_176_c_out), 
        .c_in(full_adder_stage0_177_c_out), 
        .sum(full_adder_stage1_123_sum), 
        .c_out(full_adder_stage1_123_c_out) 
    ); 
    wire full_adder_stage1_124_sum; 
    wire full_adder_stage1_124_c_out; 
    full_adder_1bit full_adder_stage1_124 (
        .a(full_adder_stage0_178_c_out), 
        .b(full_adder_stage0_179_c_out), 
        .c_in(full_adder_stage0_180_c_out), 
        .sum(full_adder_stage1_124_sum), 
        .c_out(full_adder_stage1_124_c_out) 
    ); 
    wire full_adder_stage1_125_sum; 
    wire full_adder_stage1_125_c_out; 
    full_adder_1bit full_adder_stage1_125 (
        .a(full_adder_stage0_181_c_out), 
        .b(full_adder_stage0_182_c_out), 
        .c_in(full_adder_stage0_183_c_out), 
        .sum(full_adder_stage1_125_sum), 
        .c_out(full_adder_stage1_125_c_out) 
    ); 
    wire full_adder_stage1_126_sum; 
    wire full_adder_stage1_126_c_out; 
    full_adder_1bit full_adder_stage1_126 (
        .a(full_adder_stage0_184_c_out), 
        .b(full_adder_stage0_185_sum), 
        .c_in(full_adder_stage0_186_sum), 
        .sum(full_adder_stage1_126_sum), 
        .c_out(full_adder_stage1_126_c_out) 
    ); 
    wire full_adder_stage1_127_sum; 
    wire full_adder_stage1_127_c_out; 
    full_adder_1bit full_adder_stage1_127 (
        .a(full_adder_stage0_187_sum), 
        .b(full_adder_stage0_188_sum), 
        .c_in(full_adder_stage0_189_sum), 
        .sum(full_adder_stage1_127_sum), 
        .c_out(full_adder_stage1_127_c_out) 
    ); 
    wire full_adder_stage1_128_sum; 
    wire full_adder_stage1_128_c_out; 
    full_adder_1bit full_adder_stage1_128 (
        .a(full_adder_stage0_190_sum), 
        .b(full_adder_stage0_191_sum), 
        .c_in(full_adder_stage0_192_sum), 
        .sum(full_adder_stage1_128_sum), 
        .c_out(full_adder_stage1_128_c_out) 
    ); 
    wire half_adder_stage1_129_sum; 
    wire half_adder_stage1_129_c_out; 
    half_adder_1bit half_adder_stage1_129 (
        .a(full_adder_stage0_193_sum), 
        .b(full_adder_stage0_194_sum), 
        .sum(half_adder_stage1_129_sum), 
        .c_out(half_adder_stage1_129_c_out) 
    ); 
    wire full_adder_stage1_130_sum; 
    wire full_adder_stage1_130_c_out; 
    full_adder_1bit full_adder_stage1_130 (
        .a(full_adder_stage0_185_c_out), 
        .b(full_adder_stage0_186_c_out), 
        .c_in(full_adder_stage0_187_c_out), 
        .sum(full_adder_stage1_130_sum), 
        .c_out(full_adder_stage1_130_c_out) 
    ); 
    wire full_adder_stage1_131_sum; 
    wire full_adder_stage1_131_c_out; 
    full_adder_1bit full_adder_stage1_131 (
        .a(full_adder_stage0_188_c_out), 
        .b(full_adder_stage0_189_c_out), 
        .c_in(full_adder_stage0_190_c_out), 
        .sum(full_adder_stage1_131_sum), 
        .c_out(full_adder_stage1_131_c_out) 
    ); 
    wire full_adder_stage1_132_sum; 
    wire full_adder_stage1_132_c_out; 
    full_adder_1bit full_adder_stage1_132 (
        .a(full_adder_stage0_191_c_out), 
        .b(full_adder_stage0_192_c_out), 
        .c_in(full_adder_stage0_193_c_out), 
        .sum(full_adder_stage1_132_sum), 
        .c_out(full_adder_stage1_132_c_out) 
    ); 
    wire full_adder_stage1_133_sum; 
    wire full_adder_stage1_133_c_out; 
    full_adder_1bit full_adder_stage1_133 (
        .a(full_adder_stage0_194_c_out), 
        .b(full_adder_stage0_195_sum), 
        .c_in(full_adder_stage0_196_sum), 
        .sum(full_adder_stage1_133_sum), 
        .c_out(full_adder_stage1_133_c_out) 
    ); 
    wire full_adder_stage1_134_sum; 
    wire full_adder_stage1_134_c_out; 
    full_adder_1bit full_adder_stage1_134 (
        .a(full_adder_stage0_197_sum), 
        .b(full_adder_stage0_198_sum), 
        .c_in(full_adder_stage0_199_sum), 
        .sum(full_adder_stage1_134_sum), 
        .c_out(full_adder_stage1_134_c_out) 
    ); 
    wire full_adder_stage1_135_sum; 
    wire full_adder_stage1_135_c_out; 
    full_adder_1bit full_adder_stage1_135 (
        .a(full_adder_stage0_200_sum), 
        .b(full_adder_stage0_201_sum), 
        .c_in(full_adder_stage0_202_sum), 
        .sum(full_adder_stage1_135_sum), 
        .c_out(full_adder_stage1_135_c_out) 
    ); 
    wire half_adder_stage1_136_sum; 
    wire half_adder_stage1_136_c_out; 
    half_adder_1bit half_adder_stage1_136 (
        .a(full_adder_stage0_203_sum), 
        .b(half_adder_stage0_204_sum), 
        .sum(half_adder_stage1_136_sum), 
        .c_out(half_adder_stage1_136_c_out) 
    ); 
    wire full_adder_stage1_137_sum; 
    wire full_adder_stage1_137_c_out; 
    full_adder_1bit full_adder_stage1_137 (
        .a(full_adder_stage0_195_c_out), 
        .b(full_adder_stage0_196_c_out), 
        .c_in(full_adder_stage0_197_c_out), 
        .sum(full_adder_stage1_137_sum), 
        .c_out(full_adder_stage1_137_c_out) 
    ); 
    wire full_adder_stage1_138_sum; 
    wire full_adder_stage1_138_c_out; 
    full_adder_1bit full_adder_stage1_138 (
        .a(full_adder_stage0_198_c_out), 
        .b(full_adder_stage0_199_c_out), 
        .c_in(full_adder_stage0_200_c_out), 
        .sum(full_adder_stage1_138_sum), 
        .c_out(full_adder_stage1_138_c_out) 
    ); 
    wire full_adder_stage1_139_sum; 
    wire full_adder_stage1_139_c_out; 
    full_adder_1bit full_adder_stage1_139 (
        .a(full_adder_stage0_201_c_out), 
        .b(full_adder_stage0_202_c_out), 
        .c_in(full_adder_stage0_203_c_out), 
        .sum(full_adder_stage1_139_sum), 
        .c_out(full_adder_stage1_139_c_out) 
    ); 
    wire full_adder_stage1_140_sum; 
    wire full_adder_stage1_140_c_out; 
    full_adder_1bit full_adder_stage1_140 (
        .a(half_adder_stage0_204_c_out), 
        .b(full_adder_stage0_205_sum), 
        .c_in(full_adder_stage0_206_sum), 
        .sum(full_adder_stage1_140_sum), 
        .c_out(full_adder_stage1_140_c_out) 
    ); 
    wire full_adder_stage1_141_sum; 
    wire full_adder_stage1_141_c_out; 
    full_adder_1bit full_adder_stage1_141 (
        .a(full_adder_stage0_207_sum), 
        .b(full_adder_stage0_208_sum), 
        .c_in(full_adder_stage0_209_sum), 
        .sum(full_adder_stage1_141_sum), 
        .c_out(full_adder_stage1_141_c_out) 
    ); 
    wire full_adder_stage1_142_sum; 
    wire full_adder_stage1_142_c_out; 
    full_adder_1bit full_adder_stage1_142 (
        .a(full_adder_stage0_210_sum), 
        .b(full_adder_stage0_211_sum), 
        .c_in(full_adder_stage0_212_sum), 
        .sum(full_adder_stage1_142_sum), 
        .c_out(full_adder_stage1_142_c_out) 
    ); 
    wire half_adder_stage1_143_sum; 
    wire half_adder_stage1_143_c_out; 
    half_adder_1bit half_adder_stage1_143 (
        .a(full_adder_stage0_213_sum), 
        .b(par_product[31][4]), 
        .sum(half_adder_stage1_143_sum), 
        .c_out(half_adder_stage1_143_c_out) 
    ); 
    wire full_adder_stage1_144_sum; 
    wire full_adder_stage1_144_c_out; 
    full_adder_1bit full_adder_stage1_144 (
        .a(full_adder_stage0_205_c_out), 
        .b(full_adder_stage0_206_c_out), 
        .c_in(full_adder_stage0_207_c_out), 
        .sum(full_adder_stage1_144_sum), 
        .c_out(full_adder_stage1_144_c_out) 
    ); 
    wire full_adder_stage1_145_sum; 
    wire full_adder_stage1_145_c_out; 
    full_adder_1bit full_adder_stage1_145 (
        .a(full_adder_stage0_208_c_out), 
        .b(full_adder_stage0_209_c_out), 
        .c_in(full_adder_stage0_210_c_out), 
        .sum(full_adder_stage1_145_sum), 
        .c_out(full_adder_stage1_145_c_out) 
    ); 
    wire full_adder_stage1_146_sum; 
    wire full_adder_stage1_146_c_out; 
    full_adder_1bit full_adder_stage1_146 (
        .a(full_adder_stage0_211_c_out), 
        .b(full_adder_stage0_212_c_out), 
        .c_in(full_adder_stage0_213_c_out), 
        .sum(full_adder_stage1_146_sum), 
        .c_out(full_adder_stage1_146_c_out) 
    ); 
    wire full_adder_stage1_147_sum; 
    wire full_adder_stage1_147_c_out; 
    full_adder_1bit full_adder_stage1_147 (
        .a(full_adder_stage0_214_sum), 
        .b(full_adder_stage0_215_sum), 
        .c_in(full_adder_stage0_216_sum), 
        .sum(full_adder_stage1_147_sum), 
        .c_out(full_adder_stage1_147_c_out) 
    ); 
    wire full_adder_stage1_148_sum; 
    wire full_adder_stage1_148_c_out; 
    full_adder_1bit full_adder_stage1_148 (
        .a(full_adder_stage0_217_sum), 
        .b(full_adder_stage0_218_sum), 
        .c_in(full_adder_stage0_219_sum), 
        .sum(full_adder_stage1_148_sum), 
        .c_out(full_adder_stage1_148_c_out) 
    ); 
    wire full_adder_stage1_149_sum; 
    wire full_adder_stage1_149_c_out; 
    full_adder_1bit full_adder_stage1_149 (
        .a(full_adder_stage0_220_sum), 
        .b(full_adder_stage0_221_sum), 
        .c_in(full_adder_stage0_222_sum), 
        .sum(full_adder_stage1_149_sum), 
        .c_out(full_adder_stage1_149_c_out) 
    ); 
    wire full_adder_stage1_150_sum; 
    wire full_adder_stage1_150_c_out; 
    full_adder_1bit full_adder_stage1_150 (
        .a(full_adder_stage0_214_c_out), 
        .b(full_adder_stage0_215_c_out), 
        .c_in(full_adder_stage0_216_c_out), 
        .sum(full_adder_stage1_150_sum), 
        .c_out(full_adder_stage1_150_c_out) 
    ); 
    wire full_adder_stage1_151_sum; 
    wire full_adder_stage1_151_c_out; 
    full_adder_1bit full_adder_stage1_151 (
        .a(full_adder_stage0_217_c_out), 
        .b(full_adder_stage0_218_c_out), 
        .c_in(full_adder_stage0_219_c_out), 
        .sum(full_adder_stage1_151_sum), 
        .c_out(full_adder_stage1_151_c_out) 
    ); 
    wire full_adder_stage1_152_sum; 
    wire full_adder_stage1_152_c_out; 
    full_adder_1bit full_adder_stage1_152 (
        .a(full_adder_stage0_220_c_out), 
        .b(full_adder_stage0_221_c_out), 
        .c_in(full_adder_stage0_222_c_out), 
        .sum(full_adder_stage1_152_sum), 
        .c_out(full_adder_stage1_152_c_out) 
    ); 
    wire full_adder_stage1_153_sum; 
    wire full_adder_stage1_153_c_out; 
    full_adder_1bit full_adder_stage1_153 (
        .a(full_adder_stage0_223_sum), 
        .b(full_adder_stage0_224_sum), 
        .c_in(full_adder_stage0_225_sum), 
        .sum(full_adder_stage1_153_sum), 
        .c_out(full_adder_stage1_153_c_out) 
    ); 
    wire full_adder_stage1_154_sum; 
    wire full_adder_stage1_154_c_out; 
    full_adder_1bit full_adder_stage1_154 (
        .a(full_adder_stage0_226_sum), 
        .b(full_adder_stage0_227_sum), 
        .c_in(full_adder_stage0_228_sum), 
        .sum(full_adder_stage1_154_sum), 
        .c_out(full_adder_stage1_154_c_out) 
    ); 
    wire full_adder_stage1_155_sum; 
    wire full_adder_stage1_155_c_out; 
    full_adder_1bit full_adder_stage1_155 (
        .a(full_adder_stage0_229_sum), 
        .b(full_adder_stage0_230_sum), 
        .c_in(half_adder_stage0_231_sum), 
        .sum(full_adder_stage1_155_sum), 
        .c_out(full_adder_stage1_155_c_out) 
    ); 
    wire full_adder_stage1_156_sum; 
    wire full_adder_stage1_156_c_out; 
    full_adder_1bit full_adder_stage1_156 (
        .a(full_adder_stage0_223_c_out), 
        .b(full_adder_stage0_224_c_out), 
        .c_in(full_adder_stage0_225_c_out), 
        .sum(full_adder_stage1_156_sum), 
        .c_out(full_adder_stage1_156_c_out) 
    ); 
    wire full_adder_stage1_157_sum; 
    wire full_adder_stage1_157_c_out; 
    full_adder_1bit full_adder_stage1_157 (
        .a(full_adder_stage0_226_c_out), 
        .b(full_adder_stage0_227_c_out), 
        .c_in(full_adder_stage0_228_c_out), 
        .sum(full_adder_stage1_157_sum), 
        .c_out(full_adder_stage1_157_c_out) 
    ); 
    wire full_adder_stage1_158_sum; 
    wire full_adder_stage1_158_c_out; 
    full_adder_1bit full_adder_stage1_158 (
        .a(full_adder_stage0_229_c_out), 
        .b(full_adder_stage0_230_c_out), 
        .c_in(half_adder_stage0_231_c_out), 
        .sum(full_adder_stage1_158_sum), 
        .c_out(full_adder_stage1_158_c_out) 
    ); 
    wire full_adder_stage1_159_sum; 
    wire full_adder_stage1_159_c_out; 
    full_adder_1bit full_adder_stage1_159 (
        .a(full_adder_stage0_232_sum), 
        .b(full_adder_stage0_233_sum), 
        .c_in(full_adder_stage0_234_sum), 
        .sum(full_adder_stage1_159_sum), 
        .c_out(full_adder_stage1_159_c_out) 
    ); 
    wire full_adder_stage1_160_sum; 
    wire full_adder_stage1_160_c_out; 
    full_adder_1bit full_adder_stage1_160 (
        .a(full_adder_stage0_235_sum), 
        .b(full_adder_stage0_236_sum), 
        .c_in(full_adder_stage0_237_sum), 
        .sum(full_adder_stage1_160_sum), 
        .c_out(full_adder_stage1_160_c_out) 
    ); 
    wire full_adder_stage1_161_sum; 
    wire full_adder_stage1_161_c_out; 
    full_adder_1bit full_adder_stage1_161 (
        .a(full_adder_stage0_238_sum), 
        .b(full_adder_stage0_239_sum), 
        .c_in(par_product[31][7]), 
        .sum(full_adder_stage1_161_sum), 
        .c_out(full_adder_stage1_161_c_out) 
    ); 
    wire full_adder_stage1_162_sum; 
    wire full_adder_stage1_162_c_out; 
    full_adder_1bit full_adder_stage1_162 (
        .a(full_adder_stage0_232_c_out), 
        .b(full_adder_stage0_233_c_out), 
        .c_in(full_adder_stage0_234_c_out), 
        .sum(full_adder_stage1_162_sum), 
        .c_out(full_adder_stage1_162_c_out) 
    ); 
    wire full_adder_stage1_163_sum; 
    wire full_adder_stage1_163_c_out; 
    full_adder_1bit full_adder_stage1_163 (
        .a(full_adder_stage0_235_c_out), 
        .b(full_adder_stage0_236_c_out), 
        .c_in(full_adder_stage0_237_c_out), 
        .sum(full_adder_stage1_163_sum), 
        .c_out(full_adder_stage1_163_c_out) 
    ); 
    wire full_adder_stage1_164_sum; 
    wire full_adder_stage1_164_c_out; 
    full_adder_1bit full_adder_stage1_164 (
        .a(full_adder_stage0_238_c_out), 
        .b(full_adder_stage0_239_c_out), 
        .c_in(full_adder_stage0_240_sum), 
        .sum(full_adder_stage1_164_sum), 
        .c_out(full_adder_stage1_164_c_out) 
    ); 
    wire full_adder_stage1_165_sum; 
    wire full_adder_stage1_165_c_out; 
    full_adder_1bit full_adder_stage1_165 (
        .a(full_adder_stage0_241_sum), 
        .b(full_adder_stage0_242_sum), 
        .c_in(full_adder_stage0_243_sum), 
        .sum(full_adder_stage1_165_sum), 
        .c_out(full_adder_stage1_165_c_out) 
    ); 
    wire full_adder_stage1_166_sum; 
    wire full_adder_stage1_166_c_out; 
    full_adder_1bit full_adder_stage1_166 (
        .a(full_adder_stage0_244_sum), 
        .b(full_adder_stage0_245_sum), 
        .c_in(full_adder_stage0_246_sum), 
        .sum(full_adder_stage1_166_sum), 
        .c_out(full_adder_stage1_166_c_out) 
    ); 
    wire full_adder_stage1_167_sum; 
    wire full_adder_stage1_167_c_out; 
    full_adder_1bit full_adder_stage1_167 (
        .a(full_adder_stage0_240_c_out), 
        .b(full_adder_stage0_241_c_out), 
        .c_in(full_adder_stage0_242_c_out), 
        .sum(full_adder_stage1_167_sum), 
        .c_out(full_adder_stage1_167_c_out) 
    ); 
    wire full_adder_stage1_168_sum; 
    wire full_adder_stage1_168_c_out; 
    full_adder_1bit full_adder_stage1_168 (
        .a(full_adder_stage0_243_c_out), 
        .b(full_adder_stage0_244_c_out), 
        .c_in(full_adder_stage0_245_c_out), 
        .sum(full_adder_stage1_168_sum), 
        .c_out(full_adder_stage1_168_c_out) 
    ); 
    wire full_adder_stage1_169_sum; 
    wire full_adder_stage1_169_c_out; 
    full_adder_1bit full_adder_stage1_169 (
        .a(full_adder_stage0_246_c_out), 
        .b(full_adder_stage0_247_c_out), 
        .c_in(full_adder_stage0_248_sum), 
        .sum(full_adder_stage1_169_sum), 
        .c_out(full_adder_stage1_169_c_out) 
    ); 
    wire full_adder_stage1_170_sum; 
    wire full_adder_stage1_170_c_out; 
    full_adder_1bit full_adder_stage1_170 (
        .a(full_adder_stage0_249_sum), 
        .b(full_adder_stage0_250_sum), 
        .c_in(full_adder_stage0_251_sum), 
        .sum(full_adder_stage1_170_sum), 
        .c_out(full_adder_stage1_170_c_out) 
    ); 
    wire full_adder_stage1_171_sum; 
    wire full_adder_stage1_171_c_out; 
    full_adder_1bit full_adder_stage1_171 (
        .a(full_adder_stage0_252_sum), 
        .b(full_adder_stage0_253_sum), 
        .c_in(full_adder_stage0_254_sum), 
        .sum(full_adder_stage1_171_sum), 
        .c_out(full_adder_stage1_171_c_out) 
    ); 
    wire full_adder_stage1_172_sum; 
    wire full_adder_stage1_172_c_out; 
    full_adder_1bit full_adder_stage1_172 (
        .a(full_adder_stage0_248_c_out), 
        .b(full_adder_stage0_249_c_out), 
        .c_in(full_adder_stage0_250_c_out), 
        .sum(full_adder_stage1_172_sum), 
        .c_out(full_adder_stage1_172_c_out) 
    ); 
    wire full_adder_stage1_173_sum; 
    wire full_adder_stage1_173_c_out; 
    full_adder_1bit full_adder_stage1_173 (
        .a(full_adder_stage0_251_c_out), 
        .b(full_adder_stage0_252_c_out), 
        .c_in(full_adder_stage0_253_c_out), 
        .sum(full_adder_stage1_173_sum), 
        .c_out(full_adder_stage1_173_c_out) 
    ); 
    wire full_adder_stage1_174_sum; 
    wire full_adder_stage1_174_c_out; 
    full_adder_1bit full_adder_stage1_174 (
        .a(full_adder_stage0_254_c_out), 
        .b(half_adder_stage0_255_c_out), 
        .c_in(full_adder_stage0_256_sum), 
        .sum(full_adder_stage1_174_sum), 
        .c_out(full_adder_stage1_174_c_out) 
    ); 
    wire full_adder_stage1_175_sum; 
    wire full_adder_stage1_175_c_out; 
    full_adder_1bit full_adder_stage1_175 (
        .a(full_adder_stage0_257_sum), 
        .b(full_adder_stage0_258_sum), 
        .c_in(full_adder_stage0_259_sum), 
        .sum(full_adder_stage1_175_sum), 
        .c_out(full_adder_stage1_175_c_out) 
    ); 
    wire full_adder_stage1_176_sum; 
    wire full_adder_stage1_176_c_out; 
    full_adder_1bit full_adder_stage1_176 (
        .a(full_adder_stage0_260_sum), 
        .b(full_adder_stage0_261_sum), 
        .c_in(full_adder_stage0_262_sum), 
        .sum(full_adder_stage1_176_sum), 
        .c_out(full_adder_stage1_176_c_out) 
    ); 
    wire full_adder_stage1_177_sum; 
    wire full_adder_stage1_177_c_out; 
    full_adder_1bit full_adder_stage1_177 (
        .a(full_adder_stage0_256_c_out), 
        .b(full_adder_stage0_257_c_out), 
        .c_in(full_adder_stage0_258_c_out), 
        .sum(full_adder_stage1_177_sum), 
        .c_out(full_adder_stage1_177_c_out) 
    ); 
    wire full_adder_stage1_178_sum; 
    wire full_adder_stage1_178_c_out; 
    full_adder_1bit full_adder_stage1_178 (
        .a(full_adder_stage0_259_c_out), 
        .b(full_adder_stage0_260_c_out), 
        .c_in(full_adder_stage0_261_c_out), 
        .sum(full_adder_stage1_178_sum), 
        .c_out(full_adder_stage1_178_c_out) 
    ); 
    wire full_adder_stage1_179_sum; 
    wire full_adder_stage1_179_c_out; 
    full_adder_1bit full_adder_stage1_179 (
        .a(full_adder_stage0_262_c_out), 
        .b(full_adder_stage0_263_sum), 
        .c_in(full_adder_stage0_264_sum), 
        .sum(full_adder_stage1_179_sum), 
        .c_out(full_adder_stage1_179_c_out) 
    ); 
    wire full_adder_stage1_180_sum; 
    wire full_adder_stage1_180_c_out; 
    full_adder_1bit full_adder_stage1_180 (
        .a(full_adder_stage0_265_sum), 
        .b(full_adder_stage0_266_sum), 
        .c_in(full_adder_stage0_267_sum), 
        .sum(full_adder_stage1_180_sum), 
        .c_out(full_adder_stage1_180_c_out) 
    ); 
    wire half_adder_stage1_181_sum; 
    wire half_adder_stage1_181_c_out; 
    half_adder_1bit half_adder_stage1_181 (
        .a(full_adder_stage0_268_sum), 
        .b(full_adder_stage0_269_sum), 
        .sum(half_adder_stage1_181_sum), 
        .c_out(half_adder_stage1_181_c_out) 
    ); 
    wire full_adder_stage1_182_sum; 
    wire full_adder_stage1_182_c_out; 
    full_adder_1bit full_adder_stage1_182 (
        .a(full_adder_stage0_263_c_out), 
        .b(full_adder_stage0_264_c_out), 
        .c_in(full_adder_stage0_265_c_out), 
        .sum(full_adder_stage1_182_sum), 
        .c_out(full_adder_stage1_182_c_out) 
    ); 
    wire full_adder_stage1_183_sum; 
    wire full_adder_stage1_183_c_out; 
    full_adder_1bit full_adder_stage1_183 (
        .a(full_adder_stage0_266_c_out), 
        .b(full_adder_stage0_267_c_out), 
        .c_in(full_adder_stage0_268_c_out), 
        .sum(full_adder_stage1_183_sum), 
        .c_out(full_adder_stage1_183_c_out) 
    ); 
    wire full_adder_stage1_184_sum; 
    wire full_adder_stage1_184_c_out; 
    full_adder_1bit full_adder_stage1_184 (
        .a(full_adder_stage0_269_c_out), 
        .b(full_adder_stage0_270_sum), 
        .c_in(full_adder_stage0_271_sum), 
        .sum(full_adder_stage1_184_sum), 
        .c_out(full_adder_stage1_184_c_out) 
    ); 
    wire full_adder_stage1_185_sum; 
    wire full_adder_stage1_185_c_out; 
    full_adder_1bit full_adder_stage1_185 (
        .a(full_adder_stage0_272_sum), 
        .b(full_adder_stage0_273_sum), 
        .c_in(full_adder_stage0_274_sum), 
        .sum(full_adder_stage1_185_sum), 
        .c_out(full_adder_stage1_185_c_out) 
    ); 
    wire half_adder_stage1_186_sum; 
    wire half_adder_stage1_186_c_out; 
    half_adder_1bit half_adder_stage1_186 (
        .a(full_adder_stage0_275_sum), 
        .b(half_adder_stage0_276_sum), 
        .sum(half_adder_stage1_186_sum), 
        .c_out(half_adder_stage1_186_c_out) 
    ); 
    wire full_adder_stage1_187_sum; 
    wire full_adder_stage1_187_c_out; 
    full_adder_1bit full_adder_stage1_187 (
        .a(full_adder_stage0_270_c_out), 
        .b(full_adder_stage0_271_c_out), 
        .c_in(full_adder_stage0_272_c_out), 
        .sum(full_adder_stage1_187_sum), 
        .c_out(full_adder_stage1_187_c_out) 
    ); 
    wire full_adder_stage1_188_sum; 
    wire full_adder_stage1_188_c_out; 
    full_adder_1bit full_adder_stage1_188 (
        .a(full_adder_stage0_273_c_out), 
        .b(full_adder_stage0_274_c_out), 
        .c_in(full_adder_stage0_275_c_out), 
        .sum(full_adder_stage1_188_sum), 
        .c_out(full_adder_stage1_188_c_out) 
    ); 
    wire full_adder_stage1_189_sum; 
    wire full_adder_stage1_189_c_out; 
    full_adder_1bit full_adder_stage1_189 (
        .a(half_adder_stage0_276_c_out), 
        .b(full_adder_stage0_277_sum), 
        .c_in(full_adder_stage0_278_sum), 
        .sum(full_adder_stage1_189_sum), 
        .c_out(full_adder_stage1_189_c_out) 
    ); 
    wire full_adder_stage1_190_sum; 
    wire full_adder_stage1_190_c_out; 
    full_adder_1bit full_adder_stage1_190 (
        .a(full_adder_stage0_279_sum), 
        .b(full_adder_stage0_280_sum), 
        .c_in(full_adder_stage0_281_sum), 
        .sum(full_adder_stage1_190_sum), 
        .c_out(full_adder_stage1_190_c_out) 
    ); 
    wire half_adder_stage1_191_sum; 
    wire half_adder_stage1_191_c_out; 
    half_adder_1bit half_adder_stage1_191 (
        .a(full_adder_stage0_282_sum), 
        .b(par_product[31][13]), 
        .sum(half_adder_stage1_191_sum), 
        .c_out(half_adder_stage1_191_c_out) 
    ); 
    wire full_adder_stage1_192_sum; 
    wire full_adder_stage1_192_c_out; 
    full_adder_1bit full_adder_stage1_192 (
        .a(full_adder_stage0_277_c_out), 
        .b(full_adder_stage0_278_c_out), 
        .c_in(full_adder_stage0_279_c_out), 
        .sum(full_adder_stage1_192_sum), 
        .c_out(full_adder_stage1_192_c_out) 
    ); 
    wire full_adder_stage1_193_sum; 
    wire full_adder_stage1_193_c_out; 
    full_adder_1bit full_adder_stage1_193 (
        .a(full_adder_stage0_280_c_out), 
        .b(full_adder_stage0_281_c_out), 
        .c_in(full_adder_stage0_282_c_out), 
        .sum(full_adder_stage1_193_sum), 
        .c_out(full_adder_stage1_193_c_out) 
    ); 
    wire full_adder_stage1_194_sum; 
    wire full_adder_stage1_194_c_out; 
    full_adder_1bit full_adder_stage1_194 (
        .a(full_adder_stage0_283_sum), 
        .b(full_adder_stage0_284_sum), 
        .c_in(full_adder_stage0_285_sum), 
        .sum(full_adder_stage1_194_sum), 
        .c_out(full_adder_stage1_194_c_out) 
    ); 
    wire full_adder_stage1_195_sum; 
    wire full_adder_stage1_195_c_out; 
    full_adder_1bit full_adder_stage1_195 (
        .a(full_adder_stage0_286_sum), 
        .b(full_adder_stage0_287_sum), 
        .c_in(full_adder_stage0_288_sum), 
        .sum(full_adder_stage1_195_sum), 
        .c_out(full_adder_stage1_195_c_out) 
    ); 
    wire full_adder_stage1_196_sum; 
    wire full_adder_stage1_196_c_out; 
    full_adder_1bit full_adder_stage1_196 (
        .a(full_adder_stage0_283_c_out), 
        .b(full_adder_stage0_284_c_out), 
        .c_in(full_adder_stage0_285_c_out), 
        .sum(full_adder_stage1_196_sum), 
        .c_out(full_adder_stage1_196_c_out) 
    ); 
    wire full_adder_stage1_197_sum; 
    wire full_adder_stage1_197_c_out; 
    full_adder_1bit full_adder_stage1_197 (
        .a(full_adder_stage0_286_c_out), 
        .b(full_adder_stage0_287_c_out), 
        .c_in(full_adder_stage0_288_c_out), 
        .sum(full_adder_stage1_197_sum), 
        .c_out(full_adder_stage1_197_c_out) 
    ); 
    wire full_adder_stage1_198_sum; 
    wire full_adder_stage1_198_c_out; 
    full_adder_1bit full_adder_stage1_198 (
        .a(full_adder_stage0_289_sum), 
        .b(full_adder_stage0_290_sum), 
        .c_in(full_adder_stage0_291_sum), 
        .sum(full_adder_stage1_198_sum), 
        .c_out(full_adder_stage1_198_c_out) 
    ); 
    wire full_adder_stage1_199_sum; 
    wire full_adder_stage1_199_c_out; 
    full_adder_1bit full_adder_stage1_199 (
        .a(full_adder_stage0_292_sum), 
        .b(full_adder_stage0_293_sum), 
        .c_in(half_adder_stage0_294_sum), 
        .sum(full_adder_stage1_199_sum), 
        .c_out(full_adder_stage1_199_c_out) 
    ); 
    wire full_adder_stage1_200_sum; 
    wire full_adder_stage1_200_c_out; 
    full_adder_1bit full_adder_stage1_200 (
        .a(full_adder_stage0_289_c_out), 
        .b(full_adder_stage0_290_c_out), 
        .c_in(full_adder_stage0_291_c_out), 
        .sum(full_adder_stage1_200_sum), 
        .c_out(full_adder_stage1_200_c_out) 
    ); 
    wire full_adder_stage1_201_sum; 
    wire full_adder_stage1_201_c_out; 
    full_adder_1bit full_adder_stage1_201 (
        .a(full_adder_stage0_292_c_out), 
        .b(full_adder_stage0_293_c_out), 
        .c_in(half_adder_stage0_294_c_out), 
        .sum(full_adder_stage1_201_sum), 
        .c_out(full_adder_stage1_201_c_out) 
    ); 
    wire full_adder_stage1_202_sum; 
    wire full_adder_stage1_202_c_out; 
    full_adder_1bit full_adder_stage1_202 (
        .a(full_adder_stage0_295_sum), 
        .b(full_adder_stage0_296_sum), 
        .c_in(full_adder_stage0_297_sum), 
        .sum(full_adder_stage1_202_sum), 
        .c_out(full_adder_stage1_202_c_out) 
    ); 
    wire full_adder_stage1_203_sum; 
    wire full_adder_stage1_203_c_out; 
    full_adder_1bit full_adder_stage1_203 (
        .a(full_adder_stage0_298_sum), 
        .b(full_adder_stage0_299_sum), 
        .c_in(par_product[31][16]), 
        .sum(full_adder_stage1_203_sum), 
        .c_out(full_adder_stage1_203_c_out) 
    ); 
    wire full_adder_stage1_204_sum; 
    wire full_adder_stage1_204_c_out; 
    full_adder_1bit full_adder_stage1_204 (
        .a(full_adder_stage0_295_c_out), 
        .b(full_adder_stage0_296_c_out), 
        .c_in(full_adder_stage0_297_c_out), 
        .sum(full_adder_stage1_204_sum), 
        .c_out(full_adder_stage1_204_c_out) 
    ); 
    wire full_adder_stage1_205_sum; 
    wire full_adder_stage1_205_c_out; 
    full_adder_1bit full_adder_stage1_205 (
        .a(full_adder_stage0_298_c_out), 
        .b(full_adder_stage0_299_c_out), 
        .c_in(full_adder_stage0_300_sum), 
        .sum(full_adder_stage1_205_sum), 
        .c_out(full_adder_stage1_205_c_out) 
    ); 
    wire full_adder_stage1_206_sum; 
    wire full_adder_stage1_206_c_out; 
    full_adder_1bit full_adder_stage1_206 (
        .a(full_adder_stage0_301_sum), 
        .b(full_adder_stage0_302_sum), 
        .c_in(full_adder_stage0_303_sum), 
        .sum(full_adder_stage1_206_sum), 
        .c_out(full_adder_stage1_206_c_out) 
    ); 
    wire full_adder_stage1_207_sum; 
    wire full_adder_stage1_207_c_out; 
    full_adder_1bit full_adder_stage1_207 (
        .a(full_adder_stage0_300_c_out), 
        .b(full_adder_stage0_301_c_out), 
        .c_in(full_adder_stage0_302_c_out), 
        .sum(full_adder_stage1_207_sum), 
        .c_out(full_adder_stage1_207_c_out) 
    ); 
    wire full_adder_stage1_208_sum; 
    wire full_adder_stage1_208_c_out; 
    full_adder_1bit full_adder_stage1_208 (
        .a(full_adder_stage0_303_c_out), 
        .b(full_adder_stage0_304_c_out), 
        .c_in(full_adder_stage0_305_sum), 
        .sum(full_adder_stage1_208_sum), 
        .c_out(full_adder_stage1_208_c_out) 
    ); 
    wire full_adder_stage1_209_sum; 
    wire full_adder_stage1_209_c_out; 
    full_adder_1bit full_adder_stage1_209 (
        .a(full_adder_stage0_306_sum), 
        .b(full_adder_stage0_307_sum), 
        .c_in(full_adder_stage0_308_sum), 
        .sum(full_adder_stage1_209_sum), 
        .c_out(full_adder_stage1_209_c_out) 
    ); 
    wire full_adder_stage1_210_sum; 
    wire full_adder_stage1_210_c_out; 
    full_adder_1bit full_adder_stage1_210 (
        .a(full_adder_stage0_305_c_out), 
        .b(full_adder_stage0_306_c_out), 
        .c_in(full_adder_stage0_307_c_out), 
        .sum(full_adder_stage1_210_sum), 
        .c_out(full_adder_stage1_210_c_out) 
    ); 
    wire full_adder_stage1_211_sum; 
    wire full_adder_stage1_211_c_out; 
    full_adder_1bit full_adder_stage1_211 (
        .a(full_adder_stage0_308_c_out), 
        .b(half_adder_stage0_309_c_out), 
        .c_in(full_adder_stage0_310_sum), 
        .sum(full_adder_stage1_211_sum), 
        .c_out(full_adder_stage1_211_c_out) 
    ); 
    wire full_adder_stage1_212_sum; 
    wire full_adder_stage1_212_c_out; 
    full_adder_1bit full_adder_stage1_212 (
        .a(full_adder_stage0_311_sum), 
        .b(full_adder_stage0_312_sum), 
        .c_in(full_adder_stage0_313_sum), 
        .sum(full_adder_stage1_212_sum), 
        .c_out(full_adder_stage1_212_c_out) 
    ); 
    wire full_adder_stage1_213_sum; 
    wire full_adder_stage1_213_c_out; 
    full_adder_1bit full_adder_stage1_213 (
        .a(full_adder_stage0_310_c_out), 
        .b(full_adder_stage0_311_c_out), 
        .c_in(full_adder_stage0_312_c_out), 
        .sum(full_adder_stage1_213_sum), 
        .c_out(full_adder_stage1_213_c_out) 
    ); 
    wire full_adder_stage1_214_sum; 
    wire full_adder_stage1_214_c_out; 
    full_adder_1bit full_adder_stage1_214 (
        .a(full_adder_stage0_313_c_out), 
        .b(full_adder_stage0_314_sum), 
        .c_in(full_adder_stage0_315_sum), 
        .sum(full_adder_stage1_214_sum), 
        .c_out(full_adder_stage1_214_c_out) 
    ); 
    wire half_adder_stage1_215_sum; 
    wire half_adder_stage1_215_c_out; 
    half_adder_1bit half_adder_stage1_215 (
        .a(full_adder_stage0_316_sum), 
        .b(full_adder_stage0_317_sum), 
        .sum(half_adder_stage1_215_sum), 
        .c_out(half_adder_stage1_215_c_out) 
    ); 
    wire full_adder_stage1_216_sum; 
    wire full_adder_stage1_216_c_out; 
    full_adder_1bit full_adder_stage1_216 (
        .a(full_adder_stage0_314_c_out), 
        .b(full_adder_stage0_315_c_out), 
        .c_in(full_adder_stage0_316_c_out), 
        .sum(full_adder_stage1_216_sum), 
        .c_out(full_adder_stage1_216_c_out) 
    ); 
    wire full_adder_stage1_217_sum; 
    wire full_adder_stage1_217_c_out; 
    full_adder_1bit full_adder_stage1_217 (
        .a(full_adder_stage0_317_c_out), 
        .b(full_adder_stage0_318_sum), 
        .c_in(full_adder_stage0_319_sum), 
        .sum(full_adder_stage1_217_sum), 
        .c_out(full_adder_stage1_217_c_out) 
    ); 
    wire half_adder_stage1_218_sum; 
    wire half_adder_stage1_218_c_out; 
    half_adder_1bit half_adder_stage1_218 (
        .a(full_adder_stage0_320_sum), 
        .b(half_adder_stage0_321_sum), 
        .sum(half_adder_stage1_218_sum), 
        .c_out(half_adder_stage1_218_c_out) 
    ); 
    wire full_adder_stage1_219_sum; 
    wire full_adder_stage1_219_c_out; 
    full_adder_1bit full_adder_stage1_219 (
        .a(full_adder_stage0_318_c_out), 
        .b(full_adder_stage0_319_c_out), 
        .c_in(full_adder_stage0_320_c_out), 
        .sum(full_adder_stage1_219_sum), 
        .c_out(full_adder_stage1_219_c_out) 
    ); 
    wire full_adder_stage1_220_sum; 
    wire full_adder_stage1_220_c_out; 
    full_adder_1bit full_adder_stage1_220 (
        .a(half_adder_stage0_321_c_out), 
        .b(full_adder_stage0_322_sum), 
        .c_in(full_adder_stage0_323_sum), 
        .sum(full_adder_stage1_220_sum), 
        .c_out(full_adder_stage1_220_c_out) 
    ); 
    wire half_adder_stage1_221_sum; 
    wire half_adder_stage1_221_c_out; 
    half_adder_1bit half_adder_stage1_221 (
        .a(full_adder_stage0_324_sum), 
        .b(par_product[31][22]), 
        .sum(half_adder_stage1_221_sum), 
        .c_out(half_adder_stage1_221_c_out) 
    ); 
    wire full_adder_stage1_222_sum; 
    wire full_adder_stage1_222_c_out; 
    full_adder_1bit full_adder_stage1_222 (
        .a(full_adder_stage0_322_c_out), 
        .b(full_adder_stage0_323_c_out), 
        .c_in(full_adder_stage0_324_c_out), 
        .sum(full_adder_stage1_222_sum), 
        .c_out(full_adder_stage1_222_c_out) 
    ); 
    wire full_adder_stage1_223_sum; 
    wire full_adder_stage1_223_c_out; 
    full_adder_1bit full_adder_stage1_223 (
        .a(full_adder_stage0_325_sum), 
        .b(full_adder_stage0_326_sum), 
        .c_in(full_adder_stage0_327_sum), 
        .sum(full_adder_stage1_223_sum), 
        .c_out(full_adder_stage1_223_c_out) 
    ); 
    wire full_adder_stage1_224_sum; 
    wire full_adder_stage1_224_c_out; 
    full_adder_1bit full_adder_stage1_224 (
        .a(full_adder_stage0_325_c_out), 
        .b(full_adder_stage0_326_c_out), 
        .c_in(full_adder_stage0_327_c_out), 
        .sum(full_adder_stage1_224_sum), 
        .c_out(full_adder_stage1_224_c_out) 
    ); 
    wire full_adder_stage1_225_sum; 
    wire full_adder_stage1_225_c_out; 
    full_adder_1bit full_adder_stage1_225 (
        .a(full_adder_stage0_328_sum), 
        .b(full_adder_stage0_329_sum), 
        .c_in(half_adder_stage0_330_sum), 
        .sum(full_adder_stage1_225_sum), 
        .c_out(full_adder_stage1_225_c_out) 
    ); 
    wire full_adder_stage1_226_sum; 
    wire full_adder_stage1_226_c_out; 
    full_adder_1bit full_adder_stage1_226 (
        .a(full_adder_stage0_328_c_out), 
        .b(full_adder_stage0_329_c_out), 
        .c_in(half_adder_stage0_330_c_out), 
        .sum(full_adder_stage1_226_sum), 
        .c_out(full_adder_stage1_226_c_out) 
    ); 
    wire full_adder_stage1_227_sum; 
    wire full_adder_stage1_227_c_out; 
    full_adder_1bit full_adder_stage1_227 (
        .a(full_adder_stage0_331_sum), 
        .b(full_adder_stage0_332_sum), 
        .c_in(par_product[31][25]), 
        .sum(full_adder_stage1_227_sum), 
        .c_out(full_adder_stage1_227_c_out) 
    ); 
    wire full_adder_stage1_228_sum; 
    wire full_adder_stage1_228_c_out; 
    full_adder_1bit full_adder_stage1_228 (
        .a(full_adder_stage0_331_c_out), 
        .b(full_adder_stage0_332_c_out), 
        .c_in(full_adder_stage0_333_sum), 
        .sum(full_adder_stage1_228_sum), 
        .c_out(full_adder_stage1_228_c_out) 
    ); 
    wire full_adder_stage1_229_sum; 
    wire full_adder_stage1_229_c_out; 
    full_adder_1bit full_adder_stage1_229 (
        .a(full_adder_stage0_333_c_out), 
        .b(full_adder_stage0_334_c_out), 
        .c_in(full_adder_stage0_335_sum), 
        .sum(full_adder_stage1_229_sum), 
        .c_out(full_adder_stage1_229_c_out) 
    ); 
    wire full_adder_stage1_230_sum; 
    wire full_adder_stage1_230_c_out; 
    full_adder_1bit full_adder_stage1_230 (
        .a(full_adder_stage0_335_c_out), 
        .b(half_adder_stage0_336_c_out), 
        .c_in(full_adder_stage0_337_sum), 
        .sum(full_adder_stage1_230_sum), 
        .c_out(full_adder_stage1_230_c_out) 
    ); 
    wire half_adder_stage1_231_sum; 
    wire half_adder_stage1_231_c_out; 
    half_adder_1bit half_adder_stage1_231 (
        .a(full_adder_stage0_337_c_out), 
        .b(full_adder_stage0_338_sum), 
        .sum(half_adder_stage1_231_sum), 
        .c_out(half_adder_stage1_231_c_out) 
    ); 
    wire half_adder_stage1_232_sum; 
    wire half_adder_stage1_232_c_out; 
    half_adder_1bit half_adder_stage1_232 (
        .a(full_adder_stage0_338_c_out), 
        .b(half_adder_stage0_339_sum), 
        .sum(half_adder_stage1_232_sum), 
        .c_out(half_adder_stage1_232_c_out) 
    ); 
    wire half_adder_stage1_233_sum; 
    wire half_adder_stage1_233_c_out; 
    half_adder_1bit half_adder_stage1_233 (
        .a(half_adder_stage0_339_c_out), 
        .b(par_product[31][31]), 
        .sum(half_adder_stage1_233_sum), 
        .c_out(half_adder_stage1_233_c_out) 
    ); 

    // adders in stage 2
    wire half_adder_stage2_0_sum; 
    wire half_adder_stage2_0_c_out; 
    half_adder_1bit half_adder_stage2_0 (
        .a(full_adder_stage1_1_c_out), 
        .b(full_adder_stage1_2_sum), 
        .sum(half_adder_stage2_0_sum), 
        .c_out(half_adder_stage2_0_c_out) 
    ); 
    wire full_adder_stage2_1_sum; 
    wire full_adder_stage2_1_c_out; 
    full_adder_1bit full_adder_stage2_1 (
        .a(full_adder_stage1_2_c_out), 
        .b(full_adder_stage1_3_sum), 
        .c_in(half_adder_stage1_4_sum), 
        .sum(full_adder_stage2_1_sum), 
        .c_out(full_adder_stage2_1_c_out) 
    ); 
    wire full_adder_stage2_2_sum; 
    wire full_adder_stage2_2_c_out; 
    full_adder_1bit full_adder_stage2_2 (
        .a(full_adder_stage1_3_c_out), 
        .b(half_adder_stage1_4_c_out), 
        .c_in(full_adder_stage1_5_sum), 
        .sum(full_adder_stage2_2_sum), 
        .c_out(full_adder_stage2_2_c_out) 
    ); 
    wire full_adder_stage2_3_sum; 
    wire full_adder_stage2_3_c_out; 
    full_adder_1bit full_adder_stage2_3 (
        .a(full_adder_stage1_5_c_out), 
        .b(half_adder_stage1_6_c_out), 
        .c_in(full_adder_stage1_7_sum), 
        .sum(full_adder_stage2_3_sum), 
        .c_out(full_adder_stage2_3_c_out) 
    ); 
    wire full_adder_stage2_4_sum; 
    wire full_adder_stage2_4_c_out; 
    full_adder_1bit full_adder_stage2_4 (
        .a(full_adder_stage1_7_c_out), 
        .b(full_adder_stage1_8_c_out), 
        .c_in(full_adder_stage1_9_sum), 
        .sum(full_adder_stage2_4_sum), 
        .c_out(full_adder_stage2_4_c_out) 
    ); 
    wire half_adder_stage2_5_sum; 
    wire half_adder_stage2_5_c_out; 
    half_adder_1bit half_adder_stage2_5 (
        .a(full_adder_stage1_10_sum), 
        .b(par_product[9][0]), 
        .sum(half_adder_stage2_5_sum), 
        .c_out(half_adder_stage2_5_c_out) 
    ); 
    wire full_adder_stage2_6_sum; 
    wire full_adder_stage2_6_c_out; 
    full_adder_1bit full_adder_stage2_6 (
        .a(full_adder_stage1_9_c_out), 
        .b(full_adder_stage1_10_c_out), 
        .c_in(full_adder_stage1_11_sum), 
        .sum(full_adder_stage2_6_sum), 
        .c_out(full_adder_stage2_6_c_out) 
    ); 
    wire half_adder_stage2_7_sum; 
    wire half_adder_stage2_7_c_out; 
    half_adder_1bit half_adder_stage2_7 (
        .a(full_adder_stage1_12_sum), 
        .b(half_adder_stage0_20_sum), 
        .sum(half_adder_stage2_7_sum), 
        .c_out(half_adder_stage2_7_c_out) 
    ); 
    wire full_adder_stage2_8_sum; 
    wire full_adder_stage2_8_c_out; 
    full_adder_1bit full_adder_stage2_8 (
        .a(full_adder_stage1_11_c_out), 
        .b(full_adder_stage1_12_c_out), 
        .c_in(full_adder_stage1_13_sum), 
        .sum(full_adder_stage2_8_sum), 
        .c_out(full_adder_stage2_8_c_out) 
    ); 
    wire half_adder_stage2_9_sum; 
    wire half_adder_stage2_9_c_out; 
    half_adder_1bit half_adder_stage2_9 (
        .a(full_adder_stage1_14_sum), 
        .b(half_adder_stage1_15_sum), 
        .sum(half_adder_stage2_9_sum), 
        .c_out(half_adder_stage2_9_c_out) 
    ); 
    wire full_adder_stage2_10_sum; 
    wire full_adder_stage2_10_c_out; 
    full_adder_1bit full_adder_stage2_10 (
        .a(full_adder_stage1_13_c_out), 
        .b(full_adder_stage1_14_c_out), 
        .c_in(half_adder_stage1_15_c_out), 
        .sum(full_adder_stage2_10_sum), 
        .c_out(full_adder_stage2_10_c_out) 
    ); 
    wire full_adder_stage2_11_sum; 
    wire full_adder_stage2_11_c_out; 
    full_adder_1bit full_adder_stage2_11 (
        .a(full_adder_stage1_16_sum), 
        .b(full_adder_stage1_17_sum), 
        .c_in(full_adder_stage1_18_sum), 
        .sum(full_adder_stage2_11_sum), 
        .c_out(full_adder_stage2_11_c_out) 
    ); 
    wire full_adder_stage2_12_sum; 
    wire full_adder_stage2_12_c_out; 
    full_adder_1bit full_adder_stage2_12 (
        .a(full_adder_stage1_16_c_out), 
        .b(full_adder_stage1_17_c_out), 
        .c_in(full_adder_stage1_18_c_out), 
        .sum(full_adder_stage2_12_sum), 
        .c_out(full_adder_stage2_12_c_out) 
    ); 
    wire full_adder_stage2_13_sum; 
    wire full_adder_stage2_13_c_out; 
    full_adder_1bit full_adder_stage2_13 (
        .a(full_adder_stage1_19_sum), 
        .b(full_adder_stage1_20_sum), 
        .c_in(full_adder_stage1_21_sum), 
        .sum(full_adder_stage2_13_sum), 
        .c_out(full_adder_stage2_13_c_out) 
    ); 
    wire full_adder_stage2_14_sum; 
    wire full_adder_stage2_14_c_out; 
    full_adder_1bit full_adder_stage2_14 (
        .a(full_adder_stage1_19_c_out), 
        .b(full_adder_stage1_20_c_out), 
        .c_in(full_adder_stage1_21_c_out), 
        .sum(full_adder_stage2_14_sum), 
        .c_out(full_adder_stage2_14_c_out) 
    ); 
    wire full_adder_stage2_15_sum; 
    wire full_adder_stage2_15_c_out; 
    full_adder_1bit full_adder_stage2_15 (
        .a(full_adder_stage1_22_sum), 
        .b(full_adder_stage1_23_sum), 
        .c_in(full_adder_stage1_24_sum), 
        .sum(full_adder_stage2_15_sum), 
        .c_out(full_adder_stage2_15_c_out) 
    ); 
    wire full_adder_stage2_16_sum; 
    wire full_adder_stage2_16_c_out; 
    full_adder_1bit full_adder_stage2_16 (
        .a(full_adder_stage1_22_c_out), 
        .b(full_adder_stage1_23_c_out), 
        .c_in(full_adder_stage1_24_c_out), 
        .sum(full_adder_stage2_16_sum), 
        .c_out(full_adder_stage2_16_c_out) 
    ); 
    wire full_adder_stage2_17_sum; 
    wire full_adder_stage2_17_c_out; 
    full_adder_1bit full_adder_stage2_17 (
        .a(full_adder_stage1_25_sum), 
        .b(full_adder_stage1_26_sum), 
        .c_in(full_adder_stage1_27_sum), 
        .sum(full_adder_stage2_17_sum), 
        .c_out(full_adder_stage2_17_c_out) 
    ); 
    wire full_adder_stage2_18_sum; 
    wire full_adder_stage2_18_c_out; 
    full_adder_1bit full_adder_stage2_18 (
        .a(full_adder_stage1_25_c_out), 
        .b(full_adder_stage1_26_c_out), 
        .c_in(full_adder_stage1_27_c_out), 
        .sum(full_adder_stage2_18_sum), 
        .c_out(full_adder_stage2_18_c_out) 
    ); 
    wire full_adder_stage2_19_sum; 
    wire full_adder_stage2_19_c_out; 
    full_adder_1bit full_adder_stage2_19 (
        .a(half_adder_stage1_28_c_out), 
        .b(full_adder_stage1_29_sum), 
        .c_in(full_adder_stage1_30_sum), 
        .sum(full_adder_stage2_19_sum), 
        .c_out(full_adder_stage2_19_c_out) 
    ); 
    wire half_adder_stage2_20_sum; 
    wire half_adder_stage2_20_c_out; 
    half_adder_1bit half_adder_stage2_20 (
        .a(full_adder_stage1_31_sum), 
        .b(half_adder_stage1_32_sum), 
        .sum(half_adder_stage2_20_sum), 
        .c_out(half_adder_stage2_20_c_out) 
    ); 
    wire full_adder_stage2_21_sum; 
    wire full_adder_stage2_21_c_out; 
    full_adder_1bit full_adder_stage2_21 (
        .a(full_adder_stage1_29_c_out), 
        .b(full_adder_stage1_30_c_out), 
        .c_in(full_adder_stage1_31_c_out), 
        .sum(full_adder_stage2_21_sum), 
        .c_out(full_adder_stage2_21_c_out) 
    ); 
    wire full_adder_stage2_22_sum; 
    wire full_adder_stage2_22_c_out; 
    full_adder_1bit full_adder_stage2_22 (
        .a(half_adder_stage1_32_c_out), 
        .b(full_adder_stage1_33_sum), 
        .c_in(full_adder_stage1_34_sum), 
        .sum(full_adder_stage2_22_sum), 
        .c_out(full_adder_stage2_22_c_out) 
    ); 
    wire half_adder_stage2_23_sum; 
    wire half_adder_stage2_23_c_out; 
    half_adder_1bit half_adder_stage2_23 (
        .a(full_adder_stage1_35_sum), 
        .b(full_adder_stage1_36_sum), 
        .sum(half_adder_stage2_23_sum), 
        .c_out(half_adder_stage2_23_c_out) 
    ); 
    wire full_adder_stage2_24_sum; 
    wire full_adder_stage2_24_c_out; 
    full_adder_1bit full_adder_stage2_24 (
        .a(full_adder_stage1_33_c_out), 
        .b(full_adder_stage1_34_c_out), 
        .c_in(full_adder_stage1_35_c_out), 
        .sum(full_adder_stage2_24_sum), 
        .c_out(full_adder_stage2_24_c_out) 
    ); 
    wire full_adder_stage2_25_sum; 
    wire full_adder_stage2_25_c_out; 
    full_adder_1bit full_adder_stage2_25 (
        .a(full_adder_stage1_36_c_out), 
        .b(full_adder_stage1_37_sum), 
        .c_in(full_adder_stage1_38_sum), 
        .sum(full_adder_stage2_25_sum), 
        .c_out(full_adder_stage2_25_c_out) 
    ); 
    wire full_adder_stage2_26_sum; 
    wire full_adder_stage2_26_c_out; 
    full_adder_1bit full_adder_stage2_26 (
        .a(full_adder_stage1_39_sum), 
        .b(full_adder_stage1_40_sum), 
        .c_in(par_product[18][0]), 
        .sum(full_adder_stage2_26_sum), 
        .c_out(full_adder_stage2_26_c_out) 
    ); 
    wire full_adder_stage2_27_sum; 
    wire full_adder_stage2_27_c_out; 
    full_adder_1bit full_adder_stage2_27 (
        .a(full_adder_stage1_37_c_out), 
        .b(full_adder_stage1_38_c_out), 
        .c_in(full_adder_stage1_39_c_out), 
        .sum(full_adder_stage2_27_sum), 
        .c_out(full_adder_stage2_27_c_out) 
    ); 
    wire full_adder_stage2_28_sum; 
    wire full_adder_stage2_28_c_out; 
    full_adder_1bit full_adder_stage2_28 (
        .a(full_adder_stage1_40_c_out), 
        .b(full_adder_stage1_41_sum), 
        .c_in(full_adder_stage1_42_sum), 
        .sum(full_adder_stage2_28_sum), 
        .c_out(full_adder_stage2_28_c_out) 
    ); 
    wire full_adder_stage2_29_sum; 
    wire full_adder_stage2_29_c_out; 
    full_adder_1bit full_adder_stage2_29 (
        .a(full_adder_stage1_43_sum), 
        .b(full_adder_stage1_44_sum), 
        .c_in(half_adder_stage0_68_sum), 
        .sum(full_adder_stage2_29_sum), 
        .c_out(full_adder_stage2_29_c_out) 
    ); 
    wire full_adder_stage2_30_sum; 
    wire full_adder_stage2_30_c_out; 
    full_adder_1bit full_adder_stage2_30 (
        .a(full_adder_stage1_41_c_out), 
        .b(full_adder_stage1_42_c_out), 
        .c_in(full_adder_stage1_43_c_out), 
        .sum(full_adder_stage2_30_sum), 
        .c_out(full_adder_stage2_30_c_out) 
    ); 
    wire full_adder_stage2_31_sum; 
    wire full_adder_stage2_31_c_out; 
    full_adder_1bit full_adder_stage2_31 (
        .a(full_adder_stage1_44_c_out), 
        .b(full_adder_stage1_45_sum), 
        .c_in(full_adder_stage1_46_sum), 
        .sum(full_adder_stage2_31_sum), 
        .c_out(full_adder_stage2_31_c_out) 
    ); 
    wire full_adder_stage2_32_sum; 
    wire full_adder_stage2_32_c_out; 
    full_adder_1bit full_adder_stage2_32 (
        .a(full_adder_stage1_47_sum), 
        .b(full_adder_stage1_48_sum), 
        .c_in(half_adder_stage1_49_sum), 
        .sum(full_adder_stage2_32_sum), 
        .c_out(full_adder_stage2_32_c_out) 
    ); 
    wire full_adder_stage2_33_sum; 
    wire full_adder_stage2_33_c_out; 
    full_adder_1bit full_adder_stage2_33 (
        .a(full_adder_stage1_45_c_out), 
        .b(full_adder_stage1_46_c_out), 
        .c_in(full_adder_stage1_47_c_out), 
        .sum(full_adder_stage2_33_sum), 
        .c_out(full_adder_stage2_33_c_out) 
    ); 
    wire full_adder_stage2_34_sum; 
    wire full_adder_stage2_34_c_out; 
    full_adder_1bit full_adder_stage2_34 (
        .a(full_adder_stage1_48_c_out), 
        .b(half_adder_stage1_49_c_out), 
        .c_in(full_adder_stage1_50_sum), 
        .sum(full_adder_stage2_34_sum), 
        .c_out(full_adder_stage2_34_c_out) 
    ); 
    wire full_adder_stage2_35_sum; 
    wire full_adder_stage2_35_c_out; 
    full_adder_1bit full_adder_stage2_35 (
        .a(full_adder_stage1_51_sum), 
        .b(full_adder_stage1_52_sum), 
        .c_in(full_adder_stage1_53_sum), 
        .sum(full_adder_stage2_35_sum), 
        .c_out(full_adder_stage2_35_c_out) 
    ); 
    wire full_adder_stage2_36_sum; 
    wire full_adder_stage2_36_c_out; 
    full_adder_1bit full_adder_stage2_36 (
        .a(full_adder_stage1_50_c_out), 
        .b(full_adder_stage1_51_c_out), 
        .c_in(full_adder_stage1_52_c_out), 
        .sum(full_adder_stage2_36_sum), 
        .c_out(full_adder_stage2_36_c_out) 
    ); 
    wire full_adder_stage2_37_sum; 
    wire full_adder_stage2_37_c_out; 
    full_adder_1bit full_adder_stage2_37 (
        .a(full_adder_stage1_53_c_out), 
        .b(full_adder_stage1_54_c_out), 
        .c_in(full_adder_stage1_55_sum), 
        .sum(full_adder_stage2_37_sum), 
        .c_out(full_adder_stage2_37_c_out) 
    ); 
    wire full_adder_stage2_38_sum; 
    wire full_adder_stage2_38_c_out; 
    full_adder_1bit full_adder_stage2_38 (
        .a(full_adder_stage1_56_sum), 
        .b(full_adder_stage1_57_sum), 
        .c_in(full_adder_stage1_58_sum), 
        .sum(full_adder_stage2_38_sum), 
        .c_out(full_adder_stage2_38_c_out) 
    ); 
    wire full_adder_stage2_39_sum; 
    wire full_adder_stage2_39_c_out; 
    full_adder_1bit full_adder_stage2_39 (
        .a(full_adder_stage1_55_c_out), 
        .b(full_adder_stage1_56_c_out), 
        .c_in(full_adder_stage1_57_c_out), 
        .sum(full_adder_stage2_39_sum), 
        .c_out(full_adder_stage2_39_c_out) 
    ); 
    wire full_adder_stage2_40_sum; 
    wire full_adder_stage2_40_c_out; 
    full_adder_1bit full_adder_stage2_40 (
        .a(full_adder_stage1_58_c_out), 
        .b(full_adder_stage1_59_c_out), 
        .c_in(full_adder_stage1_60_sum), 
        .sum(full_adder_stage2_40_sum), 
        .c_out(full_adder_stage2_40_c_out) 
    ); 
    wire full_adder_stage2_41_sum; 
    wire full_adder_stage2_41_c_out; 
    full_adder_1bit full_adder_stage2_41 (
        .a(full_adder_stage1_61_sum), 
        .b(full_adder_stage1_62_sum), 
        .c_in(full_adder_stage1_63_sum), 
        .sum(full_adder_stage2_41_sum), 
        .c_out(full_adder_stage2_41_c_out) 
    ); 
    wire half_adder_stage2_42_sum; 
    wire half_adder_stage2_42_c_out; 
    half_adder_1bit half_adder_stage2_42 (
        .a(full_adder_stage1_64_sum), 
        .b(full_adder_stage0_98_sum), 
        .sum(half_adder_stage2_42_sum), 
        .c_out(half_adder_stage2_42_c_out) 
    ); 
    wire full_adder_stage2_43_sum; 
    wire full_adder_stage2_43_c_out; 
    full_adder_1bit full_adder_stage2_43 (
        .a(full_adder_stage1_60_c_out), 
        .b(full_adder_stage1_61_c_out), 
        .c_in(full_adder_stage1_62_c_out), 
        .sum(full_adder_stage2_43_sum), 
        .c_out(full_adder_stage2_43_c_out) 
    ); 
    wire full_adder_stage2_44_sum; 
    wire full_adder_stage2_44_c_out; 
    full_adder_1bit full_adder_stage2_44 (
        .a(full_adder_stage1_63_c_out), 
        .b(full_adder_stage1_64_c_out), 
        .c_in(full_adder_stage1_65_sum), 
        .sum(full_adder_stage2_44_sum), 
        .c_out(full_adder_stage2_44_c_out) 
    ); 
    wire full_adder_stage2_45_sum; 
    wire full_adder_stage2_45_c_out; 
    full_adder_1bit full_adder_stage2_45 (
        .a(full_adder_stage1_66_sum), 
        .b(full_adder_stage1_67_sum), 
        .c_in(full_adder_stage1_68_sum), 
        .sum(full_adder_stage2_45_sum), 
        .c_out(full_adder_stage2_45_c_out) 
    ); 
    wire half_adder_stage2_46_sum; 
    wire half_adder_stage2_46_c_out; 
    half_adder_1bit half_adder_stage2_46 (
        .a(full_adder_stage1_69_sum), 
        .b(half_adder_stage1_70_sum), 
        .sum(half_adder_stage2_46_sum), 
        .c_out(half_adder_stage2_46_c_out) 
    ); 
    wire full_adder_stage2_47_sum; 
    wire full_adder_stage2_47_c_out; 
    full_adder_1bit full_adder_stage2_47 (
        .a(full_adder_stage1_65_c_out), 
        .b(full_adder_stage1_66_c_out), 
        .c_in(full_adder_stage1_67_c_out), 
        .sum(full_adder_stage2_47_sum), 
        .c_out(full_adder_stage2_47_c_out) 
    ); 
    wire full_adder_stage2_48_sum; 
    wire full_adder_stage2_48_c_out; 
    full_adder_1bit full_adder_stage2_48 (
        .a(full_adder_stage1_68_c_out), 
        .b(full_adder_stage1_69_c_out), 
        .c_in(half_adder_stage1_70_c_out), 
        .sum(full_adder_stage2_48_sum), 
        .c_out(full_adder_stage2_48_c_out) 
    ); 
    wire full_adder_stage2_49_sum; 
    wire full_adder_stage2_49_c_out; 
    full_adder_1bit full_adder_stage2_49 (
        .a(full_adder_stage1_71_sum), 
        .b(full_adder_stage1_72_sum), 
        .c_in(full_adder_stage1_73_sum), 
        .sum(full_adder_stage2_49_sum), 
        .c_out(full_adder_stage2_49_c_out) 
    ); 
    wire full_adder_stage2_50_sum; 
    wire full_adder_stage2_50_c_out; 
    full_adder_1bit full_adder_stage2_50 (
        .a(full_adder_stage1_74_sum), 
        .b(full_adder_stage1_75_sum), 
        .c_in(half_adder_stage1_76_sum), 
        .sum(full_adder_stage2_50_sum), 
        .c_out(full_adder_stage2_50_c_out) 
    ); 
    wire full_adder_stage2_51_sum; 
    wire full_adder_stage2_51_c_out; 
    full_adder_1bit full_adder_stage2_51 (
        .a(full_adder_stage1_71_c_out), 
        .b(full_adder_stage1_72_c_out), 
        .c_in(full_adder_stage1_73_c_out), 
        .sum(full_adder_stage2_51_sum), 
        .c_out(full_adder_stage2_51_c_out) 
    ); 
    wire full_adder_stage2_52_sum; 
    wire full_adder_stage2_52_c_out; 
    full_adder_1bit full_adder_stage2_52 (
        .a(full_adder_stage1_74_c_out), 
        .b(full_adder_stage1_75_c_out), 
        .c_in(half_adder_stage1_76_c_out), 
        .sum(full_adder_stage2_52_sum), 
        .c_out(full_adder_stage2_52_c_out) 
    ); 
    wire full_adder_stage2_53_sum; 
    wire full_adder_stage2_53_c_out; 
    full_adder_1bit full_adder_stage2_53 (
        .a(full_adder_stage1_77_sum), 
        .b(full_adder_stage1_78_sum), 
        .c_in(full_adder_stage1_79_sum), 
        .sum(full_adder_stage2_53_sum), 
        .c_out(full_adder_stage2_53_c_out) 
    ); 
    wire full_adder_stage2_54_sum; 
    wire full_adder_stage2_54_c_out; 
    full_adder_1bit full_adder_stage2_54 (
        .a(full_adder_stage1_80_sum), 
        .b(full_adder_stage1_81_sum), 
        .c_in(full_adder_stage1_82_sum), 
        .sum(full_adder_stage2_54_sum), 
        .c_out(full_adder_stage2_54_c_out) 
    ); 
    wire full_adder_stage2_55_sum; 
    wire full_adder_stage2_55_c_out; 
    full_adder_1bit full_adder_stage2_55 (
        .a(full_adder_stage1_77_c_out), 
        .b(full_adder_stage1_78_c_out), 
        .c_in(full_adder_stage1_79_c_out), 
        .sum(full_adder_stage2_55_sum), 
        .c_out(full_adder_stage2_55_c_out) 
    ); 
    wire full_adder_stage2_56_sum; 
    wire full_adder_stage2_56_c_out; 
    full_adder_1bit full_adder_stage2_56 (
        .a(full_adder_stage1_80_c_out), 
        .b(full_adder_stage1_81_c_out), 
        .c_in(full_adder_stage1_82_c_out), 
        .sum(full_adder_stage2_56_sum), 
        .c_out(full_adder_stage2_56_c_out) 
    ); 
    wire full_adder_stage2_57_sum; 
    wire full_adder_stage2_57_c_out; 
    full_adder_1bit full_adder_stage2_57 (
        .a(full_adder_stage1_83_sum), 
        .b(full_adder_stage1_84_sum), 
        .c_in(full_adder_stage1_85_sum), 
        .sum(full_adder_stage2_57_sum), 
        .c_out(full_adder_stage2_57_c_out) 
    ); 
    wire full_adder_stage2_58_sum; 
    wire full_adder_stage2_58_c_out; 
    full_adder_1bit full_adder_stage2_58 (
        .a(full_adder_stage1_86_sum), 
        .b(full_adder_stage1_87_sum), 
        .c_in(full_adder_stage1_88_sum), 
        .sum(full_adder_stage2_58_sum), 
        .c_out(full_adder_stage2_58_c_out) 
    ); 
    wire full_adder_stage2_59_sum; 
    wire full_adder_stage2_59_c_out; 
    full_adder_1bit full_adder_stage2_59 (
        .a(full_adder_stage1_83_c_out), 
        .b(full_adder_stage1_84_c_out), 
        .c_in(full_adder_stage1_85_c_out), 
        .sum(full_adder_stage2_59_sum), 
        .c_out(full_adder_stage2_59_c_out) 
    ); 
    wire full_adder_stage2_60_sum; 
    wire full_adder_stage2_60_c_out; 
    full_adder_1bit full_adder_stage2_60 (
        .a(full_adder_stage1_86_c_out), 
        .b(full_adder_stage1_87_c_out), 
        .c_in(full_adder_stage1_88_c_out), 
        .sum(full_adder_stage2_60_sum), 
        .c_out(full_adder_stage2_60_c_out) 
    ); 
    wire full_adder_stage2_61_sum; 
    wire full_adder_stage2_61_c_out; 
    full_adder_1bit full_adder_stage2_61 (
        .a(full_adder_stage1_89_sum), 
        .b(full_adder_stage1_90_sum), 
        .c_in(full_adder_stage1_91_sum), 
        .sum(full_adder_stage2_61_sum), 
        .c_out(full_adder_stage2_61_c_out) 
    ); 
    wire full_adder_stage2_62_sum; 
    wire full_adder_stage2_62_c_out; 
    full_adder_1bit full_adder_stage2_62 (
        .a(full_adder_stage1_92_sum), 
        .b(full_adder_stage1_93_sum), 
        .c_in(full_adder_stage1_94_sum), 
        .sum(full_adder_stage2_62_sum), 
        .c_out(full_adder_stage2_62_c_out) 
    ); 
    wire full_adder_stage2_63_sum; 
    wire full_adder_stage2_63_c_out; 
    full_adder_1bit full_adder_stage2_63 (
        .a(full_adder_stage1_89_c_out), 
        .b(full_adder_stage1_90_c_out), 
        .c_in(full_adder_stage1_91_c_out), 
        .sum(full_adder_stage2_63_sum), 
        .c_out(full_adder_stage2_63_c_out) 
    ); 
    wire full_adder_stage2_64_sum; 
    wire full_adder_stage2_64_c_out; 
    full_adder_1bit full_adder_stage2_64 (
        .a(full_adder_stage1_92_c_out), 
        .b(full_adder_stage1_93_c_out), 
        .c_in(full_adder_stage1_94_c_out), 
        .sum(full_adder_stage2_64_sum), 
        .c_out(full_adder_stage2_64_c_out) 
    ); 
    wire full_adder_stage2_65_sum; 
    wire full_adder_stage2_65_c_out; 
    full_adder_1bit full_adder_stage2_65 (
        .a(full_adder_stage1_95_sum), 
        .b(full_adder_stage1_96_sum), 
        .c_in(full_adder_stage1_97_sum), 
        .sum(full_adder_stage2_65_sum), 
        .c_out(full_adder_stage2_65_c_out) 
    ); 
    wire full_adder_stage2_66_sum; 
    wire full_adder_stage2_66_c_out; 
    full_adder_1bit full_adder_stage2_66 (
        .a(full_adder_stage1_98_sum), 
        .b(full_adder_stage1_99_sum), 
        .c_in(full_adder_stage1_100_sum), 
        .sum(full_adder_stage2_66_sum), 
        .c_out(full_adder_stage2_66_c_out) 
    ); 
    wire full_adder_stage2_67_sum; 
    wire full_adder_stage2_67_c_out; 
    full_adder_1bit full_adder_stage2_67 (
        .a(full_adder_stage1_95_c_out), 
        .b(full_adder_stage1_96_c_out), 
        .c_in(full_adder_stage1_97_c_out), 
        .sum(full_adder_stage2_67_sum), 
        .c_out(full_adder_stage2_67_c_out) 
    ); 
    wire full_adder_stage2_68_sum; 
    wire full_adder_stage2_68_c_out; 
    full_adder_1bit full_adder_stage2_68 (
        .a(full_adder_stage1_98_c_out), 
        .b(full_adder_stage1_99_c_out), 
        .c_in(full_adder_stage1_100_c_out), 
        .sum(full_adder_stage2_68_sum), 
        .c_out(full_adder_stage2_68_c_out) 
    ); 
    wire full_adder_stage2_69_sum; 
    wire full_adder_stage2_69_c_out; 
    full_adder_1bit full_adder_stage2_69 (
        .a(half_adder_stage1_101_c_out), 
        .b(full_adder_stage1_102_sum), 
        .c_in(full_adder_stage1_103_sum), 
        .sum(full_adder_stage2_69_sum), 
        .c_out(full_adder_stage2_69_c_out) 
    ); 
    wire full_adder_stage2_70_sum; 
    wire full_adder_stage2_70_c_out; 
    full_adder_1bit full_adder_stage2_70 (
        .a(full_adder_stage1_104_sum), 
        .b(full_adder_stage1_105_sum), 
        .c_in(full_adder_stage1_106_sum), 
        .sum(full_adder_stage2_70_sum), 
        .c_out(full_adder_stage2_70_c_out) 
    ); 
    wire half_adder_stage2_71_sum; 
    wire half_adder_stage2_71_c_out; 
    half_adder_1bit half_adder_stage2_71 (
        .a(full_adder_stage1_107_sum), 
        .b(full_adder_stage1_108_sum), 
        .sum(half_adder_stage2_71_sum), 
        .c_out(half_adder_stage2_71_c_out) 
    ); 
    wire full_adder_stage2_72_sum; 
    wire full_adder_stage2_72_c_out; 
    full_adder_1bit full_adder_stage2_72 (
        .a(full_adder_stage1_102_c_out), 
        .b(full_adder_stage1_103_c_out), 
        .c_in(full_adder_stage1_104_c_out), 
        .sum(full_adder_stage2_72_sum), 
        .c_out(full_adder_stage2_72_c_out) 
    ); 
    wire full_adder_stage2_73_sum; 
    wire full_adder_stage2_73_c_out; 
    full_adder_1bit full_adder_stage2_73 (
        .a(full_adder_stage1_105_c_out), 
        .b(full_adder_stage1_106_c_out), 
        .c_in(full_adder_stage1_107_c_out), 
        .sum(full_adder_stage2_73_sum), 
        .c_out(full_adder_stage2_73_c_out) 
    ); 
    wire full_adder_stage2_74_sum; 
    wire full_adder_stage2_74_c_out; 
    full_adder_1bit full_adder_stage2_74 (
        .a(full_adder_stage1_108_c_out), 
        .b(full_adder_stage1_109_sum), 
        .c_in(full_adder_stage1_110_sum), 
        .sum(full_adder_stage2_74_sum), 
        .c_out(full_adder_stage2_74_c_out) 
    ); 
    wire full_adder_stage2_75_sum; 
    wire full_adder_stage2_75_c_out; 
    full_adder_1bit full_adder_stage2_75 (
        .a(full_adder_stage1_111_sum), 
        .b(full_adder_stage1_112_sum), 
        .c_in(full_adder_stage1_113_sum), 
        .sum(full_adder_stage2_75_sum), 
        .c_out(full_adder_stage2_75_c_out) 
    ); 
    wire half_adder_stage2_76_sum; 
    wire half_adder_stage2_76_c_out; 
    half_adder_1bit half_adder_stage2_76 (
        .a(full_adder_stage1_114_sum), 
        .b(full_adder_stage1_115_sum), 
        .sum(half_adder_stage2_76_sum), 
        .c_out(half_adder_stage2_76_c_out) 
    ); 
    wire full_adder_stage2_77_sum; 
    wire full_adder_stage2_77_c_out; 
    full_adder_1bit full_adder_stage2_77 (
        .a(full_adder_stage1_109_c_out), 
        .b(full_adder_stage1_110_c_out), 
        .c_in(full_adder_stage1_111_c_out), 
        .sum(full_adder_stage2_77_sum), 
        .c_out(full_adder_stage2_77_c_out) 
    ); 
    wire full_adder_stage2_78_sum; 
    wire full_adder_stage2_78_c_out; 
    full_adder_1bit full_adder_stage2_78 (
        .a(full_adder_stage1_112_c_out), 
        .b(full_adder_stage1_113_c_out), 
        .c_in(full_adder_stage1_114_c_out), 
        .sum(full_adder_stage2_78_sum), 
        .c_out(full_adder_stage2_78_c_out) 
    ); 
    wire full_adder_stage2_79_sum; 
    wire full_adder_stage2_79_c_out; 
    full_adder_1bit full_adder_stage2_79 (
        .a(full_adder_stage1_115_c_out), 
        .b(full_adder_stage1_116_sum), 
        .c_in(full_adder_stage1_117_sum), 
        .sum(full_adder_stage2_79_sum), 
        .c_out(full_adder_stage2_79_c_out) 
    ); 
    wire full_adder_stage2_80_sum; 
    wire full_adder_stage2_80_c_out; 
    full_adder_1bit full_adder_stage2_80 (
        .a(full_adder_stage1_118_sum), 
        .b(full_adder_stage1_119_sum), 
        .c_in(full_adder_stage1_120_sum), 
        .sum(full_adder_stage2_80_sum), 
        .c_out(full_adder_stage2_80_c_out) 
    ); 
    wire full_adder_stage2_81_sum; 
    wire full_adder_stage2_81_c_out; 
    full_adder_1bit full_adder_stage2_81 (
        .a(full_adder_stage1_121_sum), 
        .b(full_adder_stage1_122_sum), 
        .c_in(par_product[31][1]), 
        .sum(full_adder_stage2_81_sum), 
        .c_out(full_adder_stage2_81_c_out) 
    ); 
    wire full_adder_stage2_82_sum; 
    wire full_adder_stage2_82_c_out; 
    full_adder_1bit full_adder_stage2_82 (
        .a(full_adder_stage1_116_c_out), 
        .b(full_adder_stage1_117_c_out), 
        .c_in(full_adder_stage1_118_c_out), 
        .sum(full_adder_stage2_82_sum), 
        .c_out(full_adder_stage2_82_c_out) 
    ); 
    wire full_adder_stage2_83_sum; 
    wire full_adder_stage2_83_c_out; 
    full_adder_1bit full_adder_stage2_83 (
        .a(full_adder_stage1_119_c_out), 
        .b(full_adder_stage1_120_c_out), 
        .c_in(full_adder_stage1_121_c_out), 
        .sum(full_adder_stage2_83_sum), 
        .c_out(full_adder_stage2_83_c_out) 
    ); 
    wire full_adder_stage2_84_sum; 
    wire full_adder_stage2_84_c_out; 
    full_adder_1bit full_adder_stage2_84 (
        .a(full_adder_stage1_122_c_out), 
        .b(full_adder_stage1_123_sum), 
        .c_in(full_adder_stage1_124_sum), 
        .sum(full_adder_stage2_84_sum), 
        .c_out(full_adder_stage2_84_c_out) 
    ); 
    wire full_adder_stage2_85_sum; 
    wire full_adder_stage2_85_c_out; 
    full_adder_1bit full_adder_stage2_85 (
        .a(full_adder_stage1_125_sum), 
        .b(full_adder_stage1_126_sum), 
        .c_in(full_adder_stage1_127_sum), 
        .sum(full_adder_stage2_85_sum), 
        .c_out(full_adder_stage2_85_c_out) 
    ); 
    wire half_adder_stage2_86_sum; 
    wire half_adder_stage2_86_c_out; 
    half_adder_1bit half_adder_stage2_86 (
        .a(full_adder_stage1_128_sum), 
        .b(half_adder_stage1_129_sum), 
        .sum(half_adder_stage2_86_sum), 
        .c_out(half_adder_stage2_86_c_out) 
    ); 
    wire full_adder_stage2_87_sum; 
    wire full_adder_stage2_87_c_out; 
    full_adder_1bit full_adder_stage2_87 (
        .a(full_adder_stage1_123_c_out), 
        .b(full_adder_stage1_124_c_out), 
        .c_in(full_adder_stage1_125_c_out), 
        .sum(full_adder_stage2_87_sum), 
        .c_out(full_adder_stage2_87_c_out) 
    ); 
    wire full_adder_stage2_88_sum; 
    wire full_adder_stage2_88_c_out; 
    full_adder_1bit full_adder_stage2_88 (
        .a(full_adder_stage1_126_c_out), 
        .b(full_adder_stage1_127_c_out), 
        .c_in(full_adder_stage1_128_c_out), 
        .sum(full_adder_stage2_88_sum), 
        .c_out(full_adder_stage2_88_c_out) 
    ); 
    wire full_adder_stage2_89_sum; 
    wire full_adder_stage2_89_c_out; 
    full_adder_1bit full_adder_stage2_89 (
        .a(half_adder_stage1_129_c_out), 
        .b(full_adder_stage1_130_sum), 
        .c_in(full_adder_stage1_131_sum), 
        .sum(full_adder_stage2_89_sum), 
        .c_out(full_adder_stage2_89_c_out) 
    ); 
    wire full_adder_stage2_90_sum; 
    wire full_adder_stage2_90_c_out; 
    full_adder_1bit full_adder_stage2_90 (
        .a(full_adder_stage1_132_sum), 
        .b(full_adder_stage1_133_sum), 
        .c_in(full_adder_stage1_134_sum), 
        .sum(full_adder_stage2_90_sum), 
        .c_out(full_adder_stage2_90_c_out) 
    ); 
    wire half_adder_stage2_91_sum; 
    wire half_adder_stage2_91_c_out; 
    half_adder_1bit half_adder_stage2_91 (
        .a(full_adder_stage1_135_sum), 
        .b(half_adder_stage1_136_sum), 
        .sum(half_adder_stage2_91_sum), 
        .c_out(half_adder_stage2_91_c_out) 
    ); 
    wire full_adder_stage2_92_sum; 
    wire full_adder_stage2_92_c_out; 
    full_adder_1bit full_adder_stage2_92 (
        .a(full_adder_stage1_130_c_out), 
        .b(full_adder_stage1_131_c_out), 
        .c_in(full_adder_stage1_132_c_out), 
        .sum(full_adder_stage2_92_sum), 
        .c_out(full_adder_stage2_92_c_out) 
    ); 
    wire full_adder_stage2_93_sum; 
    wire full_adder_stage2_93_c_out; 
    full_adder_1bit full_adder_stage2_93 (
        .a(full_adder_stage1_133_c_out), 
        .b(full_adder_stage1_134_c_out), 
        .c_in(full_adder_stage1_135_c_out), 
        .sum(full_adder_stage2_93_sum), 
        .c_out(full_adder_stage2_93_c_out) 
    ); 
    wire full_adder_stage2_94_sum; 
    wire full_adder_stage2_94_c_out; 
    full_adder_1bit full_adder_stage2_94 (
        .a(half_adder_stage1_136_c_out), 
        .b(full_adder_stage1_137_sum), 
        .c_in(full_adder_stage1_138_sum), 
        .sum(full_adder_stage2_94_sum), 
        .c_out(full_adder_stage2_94_c_out) 
    ); 
    wire full_adder_stage2_95_sum; 
    wire full_adder_stage2_95_c_out; 
    full_adder_1bit full_adder_stage2_95 (
        .a(full_adder_stage1_139_sum), 
        .b(full_adder_stage1_140_sum), 
        .c_in(full_adder_stage1_141_sum), 
        .sum(full_adder_stage2_95_sum), 
        .c_out(full_adder_stage2_95_c_out) 
    ); 
    wire half_adder_stage2_96_sum; 
    wire half_adder_stage2_96_c_out; 
    half_adder_1bit half_adder_stage2_96 (
        .a(full_adder_stage1_142_sum), 
        .b(half_adder_stage1_143_sum), 
        .sum(half_adder_stage2_96_sum), 
        .c_out(half_adder_stage2_96_c_out) 
    ); 
    wire full_adder_stage2_97_sum; 
    wire full_adder_stage2_97_c_out; 
    full_adder_1bit full_adder_stage2_97 (
        .a(full_adder_stage1_137_c_out), 
        .b(full_adder_stage1_138_c_out), 
        .c_in(full_adder_stage1_139_c_out), 
        .sum(full_adder_stage2_97_sum), 
        .c_out(full_adder_stage2_97_c_out) 
    ); 
    wire full_adder_stage2_98_sum; 
    wire full_adder_stage2_98_c_out; 
    full_adder_1bit full_adder_stage2_98 (
        .a(full_adder_stage1_140_c_out), 
        .b(full_adder_stage1_141_c_out), 
        .c_in(full_adder_stage1_142_c_out), 
        .sum(full_adder_stage2_98_sum), 
        .c_out(full_adder_stage2_98_c_out) 
    ); 
    wire full_adder_stage2_99_sum; 
    wire full_adder_stage2_99_c_out; 
    full_adder_1bit full_adder_stage2_99 (
        .a(half_adder_stage1_143_c_out), 
        .b(full_adder_stage1_144_sum), 
        .c_in(full_adder_stage1_145_sum), 
        .sum(full_adder_stage2_99_sum), 
        .c_out(full_adder_stage2_99_c_out) 
    ); 
    wire full_adder_stage2_100_sum; 
    wire full_adder_stage2_100_c_out; 
    full_adder_1bit full_adder_stage2_100 (
        .a(full_adder_stage1_146_sum), 
        .b(full_adder_stage1_147_sum), 
        .c_in(full_adder_stage1_148_sum), 
        .sum(full_adder_stage2_100_sum), 
        .c_out(full_adder_stage2_100_c_out) 
    ); 
    wire full_adder_stage2_101_sum; 
    wire full_adder_stage2_101_c_out; 
    full_adder_1bit full_adder_stage2_101 (
        .a(full_adder_stage1_144_c_out), 
        .b(full_adder_stage1_145_c_out), 
        .c_in(full_adder_stage1_146_c_out), 
        .sum(full_adder_stage2_101_sum), 
        .c_out(full_adder_stage2_101_c_out) 
    ); 
    wire full_adder_stage2_102_sum; 
    wire full_adder_stage2_102_c_out; 
    full_adder_1bit full_adder_stage2_102 (
        .a(full_adder_stage1_147_c_out), 
        .b(full_adder_stage1_148_c_out), 
        .c_in(full_adder_stage1_149_c_out), 
        .sum(full_adder_stage2_102_sum), 
        .c_out(full_adder_stage2_102_c_out) 
    ); 
    wire full_adder_stage2_103_sum; 
    wire full_adder_stage2_103_c_out; 
    full_adder_1bit full_adder_stage2_103 (
        .a(full_adder_stage1_150_sum), 
        .b(full_adder_stage1_151_sum), 
        .c_in(full_adder_stage1_152_sum), 
        .sum(full_adder_stage2_103_sum), 
        .c_out(full_adder_stage2_103_c_out) 
    ); 
    wire full_adder_stage2_104_sum; 
    wire full_adder_stage2_104_c_out; 
    full_adder_1bit full_adder_stage2_104 (
        .a(full_adder_stage1_153_sum), 
        .b(full_adder_stage1_154_sum), 
        .c_in(full_adder_stage1_155_sum), 
        .sum(full_adder_stage2_104_sum), 
        .c_out(full_adder_stage2_104_c_out) 
    ); 
    wire full_adder_stage2_105_sum; 
    wire full_adder_stage2_105_c_out; 
    full_adder_1bit full_adder_stage2_105 (
        .a(full_adder_stage1_150_c_out), 
        .b(full_adder_stage1_151_c_out), 
        .c_in(full_adder_stage1_152_c_out), 
        .sum(full_adder_stage2_105_sum), 
        .c_out(full_adder_stage2_105_c_out) 
    ); 
    wire full_adder_stage2_106_sum; 
    wire full_adder_stage2_106_c_out; 
    full_adder_1bit full_adder_stage2_106 (
        .a(full_adder_stage1_153_c_out), 
        .b(full_adder_stage1_154_c_out), 
        .c_in(full_adder_stage1_155_c_out), 
        .sum(full_adder_stage2_106_sum), 
        .c_out(full_adder_stage2_106_c_out) 
    ); 
    wire full_adder_stage2_107_sum; 
    wire full_adder_stage2_107_c_out; 
    full_adder_1bit full_adder_stage2_107 (
        .a(full_adder_stage1_156_sum), 
        .b(full_adder_stage1_157_sum), 
        .c_in(full_adder_stage1_158_sum), 
        .sum(full_adder_stage2_107_sum), 
        .c_out(full_adder_stage2_107_c_out) 
    ); 
    wire full_adder_stage2_108_sum; 
    wire full_adder_stage2_108_c_out; 
    full_adder_1bit full_adder_stage2_108 (
        .a(full_adder_stage1_159_sum), 
        .b(full_adder_stage1_160_sum), 
        .c_in(full_adder_stage1_161_sum), 
        .sum(full_adder_stage2_108_sum), 
        .c_out(full_adder_stage2_108_c_out) 
    ); 
    wire full_adder_stage2_109_sum; 
    wire full_adder_stage2_109_c_out; 
    full_adder_1bit full_adder_stage2_109 (
        .a(full_adder_stage1_156_c_out), 
        .b(full_adder_stage1_157_c_out), 
        .c_in(full_adder_stage1_158_c_out), 
        .sum(full_adder_stage2_109_sum), 
        .c_out(full_adder_stage2_109_c_out) 
    ); 
    wire full_adder_stage2_110_sum; 
    wire full_adder_stage2_110_c_out; 
    full_adder_1bit full_adder_stage2_110 (
        .a(full_adder_stage1_159_c_out), 
        .b(full_adder_stage1_160_c_out), 
        .c_in(full_adder_stage1_161_c_out), 
        .sum(full_adder_stage2_110_sum), 
        .c_out(full_adder_stage2_110_c_out) 
    ); 
    wire full_adder_stage2_111_sum; 
    wire full_adder_stage2_111_c_out; 
    full_adder_1bit full_adder_stage2_111 (
        .a(full_adder_stage1_162_sum), 
        .b(full_adder_stage1_163_sum), 
        .c_in(full_adder_stage1_164_sum), 
        .sum(full_adder_stage2_111_sum), 
        .c_out(full_adder_stage2_111_c_out) 
    ); 
    wire full_adder_stage2_112_sum; 
    wire full_adder_stage2_112_c_out; 
    full_adder_1bit full_adder_stage2_112 (
        .a(full_adder_stage1_165_sum), 
        .b(full_adder_stage1_166_sum), 
        .c_in(full_adder_stage0_247_sum), 
        .sum(full_adder_stage2_112_sum), 
        .c_out(full_adder_stage2_112_c_out) 
    ); 
    wire full_adder_stage2_113_sum; 
    wire full_adder_stage2_113_c_out; 
    full_adder_1bit full_adder_stage2_113 (
        .a(full_adder_stage1_162_c_out), 
        .b(full_adder_stage1_163_c_out), 
        .c_in(full_adder_stage1_164_c_out), 
        .sum(full_adder_stage2_113_sum), 
        .c_out(full_adder_stage2_113_c_out) 
    ); 
    wire full_adder_stage2_114_sum; 
    wire full_adder_stage2_114_c_out; 
    full_adder_1bit full_adder_stage2_114 (
        .a(full_adder_stage1_165_c_out), 
        .b(full_adder_stage1_166_c_out), 
        .c_in(full_adder_stage1_167_sum), 
        .sum(full_adder_stage2_114_sum), 
        .c_out(full_adder_stage2_114_c_out) 
    ); 
    wire full_adder_stage2_115_sum; 
    wire full_adder_stage2_115_c_out; 
    full_adder_1bit full_adder_stage2_115 (
        .a(full_adder_stage1_168_sum), 
        .b(full_adder_stage1_169_sum), 
        .c_in(full_adder_stage1_170_sum), 
        .sum(full_adder_stage2_115_sum), 
        .c_out(full_adder_stage2_115_c_out) 
    ); 
    wire half_adder_stage2_116_sum; 
    wire half_adder_stage2_116_c_out; 
    half_adder_1bit half_adder_stage2_116 (
        .a(full_adder_stage1_171_sum), 
        .b(half_adder_stage0_255_sum), 
        .sum(half_adder_stage2_116_sum), 
        .c_out(half_adder_stage2_116_c_out) 
    ); 
    wire full_adder_stage2_117_sum; 
    wire full_adder_stage2_117_c_out; 
    full_adder_1bit full_adder_stage2_117 (
        .a(full_adder_stage1_167_c_out), 
        .b(full_adder_stage1_168_c_out), 
        .c_in(full_adder_stage1_169_c_out), 
        .sum(full_adder_stage2_117_sum), 
        .c_out(full_adder_stage2_117_c_out) 
    ); 
    wire full_adder_stage2_118_sum; 
    wire full_adder_stage2_118_c_out; 
    full_adder_1bit full_adder_stage2_118 (
        .a(full_adder_stage1_170_c_out), 
        .b(full_adder_stage1_171_c_out), 
        .c_in(full_adder_stage1_172_sum), 
        .sum(full_adder_stage2_118_sum), 
        .c_out(full_adder_stage2_118_c_out) 
    ); 
    wire full_adder_stage2_119_sum; 
    wire full_adder_stage2_119_c_out; 
    full_adder_1bit full_adder_stage2_119 (
        .a(full_adder_stage1_173_sum), 
        .b(full_adder_stage1_174_sum), 
        .c_in(full_adder_stage1_175_sum), 
        .sum(full_adder_stage2_119_sum), 
        .c_out(full_adder_stage2_119_c_out) 
    ); 
    wire half_adder_stage2_120_sum; 
    wire half_adder_stage2_120_c_out; 
    half_adder_1bit half_adder_stage2_120 (
        .a(full_adder_stage1_176_sum), 
        .b(par_product[31][10]), 
        .sum(half_adder_stage2_120_sum), 
        .c_out(half_adder_stage2_120_c_out) 
    ); 
    wire full_adder_stage2_121_sum; 
    wire full_adder_stage2_121_c_out; 
    full_adder_1bit full_adder_stage2_121 (
        .a(full_adder_stage1_172_c_out), 
        .b(full_adder_stage1_173_c_out), 
        .c_in(full_adder_stage1_174_c_out), 
        .sum(full_adder_stage2_121_sum), 
        .c_out(full_adder_stage2_121_c_out) 
    ); 
    wire full_adder_stage2_122_sum; 
    wire full_adder_stage2_122_c_out; 
    full_adder_1bit full_adder_stage2_122 (
        .a(full_adder_stage1_175_c_out), 
        .b(full_adder_stage1_176_c_out), 
        .c_in(full_adder_stage1_177_sum), 
        .sum(full_adder_stage2_122_sum), 
        .c_out(full_adder_stage2_122_c_out) 
    ); 
    wire full_adder_stage2_123_sum; 
    wire full_adder_stage2_123_c_out; 
    full_adder_1bit full_adder_stage2_123 (
        .a(full_adder_stage1_178_sum), 
        .b(full_adder_stage1_179_sum), 
        .c_in(full_adder_stage1_180_sum), 
        .sum(full_adder_stage2_123_sum), 
        .c_out(full_adder_stage2_123_c_out) 
    ); 
    wire full_adder_stage2_124_sum; 
    wire full_adder_stage2_124_c_out; 
    full_adder_1bit full_adder_stage2_124 (
        .a(full_adder_stage1_177_c_out), 
        .b(full_adder_stage1_178_c_out), 
        .c_in(full_adder_stage1_179_c_out), 
        .sum(full_adder_stage2_124_sum), 
        .c_out(full_adder_stage2_124_c_out) 
    ); 
    wire full_adder_stage2_125_sum; 
    wire full_adder_stage2_125_c_out; 
    full_adder_1bit full_adder_stage2_125 (
        .a(full_adder_stage1_180_c_out), 
        .b(half_adder_stage1_181_c_out), 
        .c_in(full_adder_stage1_182_sum), 
        .sum(full_adder_stage2_125_sum), 
        .c_out(full_adder_stage2_125_c_out) 
    ); 
    wire full_adder_stage2_126_sum; 
    wire full_adder_stage2_126_c_out; 
    full_adder_1bit full_adder_stage2_126 (
        .a(full_adder_stage1_183_sum), 
        .b(full_adder_stage1_184_sum), 
        .c_in(full_adder_stage1_185_sum), 
        .sum(full_adder_stage2_126_sum), 
        .c_out(full_adder_stage2_126_c_out) 
    ); 
    wire full_adder_stage2_127_sum; 
    wire full_adder_stage2_127_c_out; 
    full_adder_1bit full_adder_stage2_127 (
        .a(full_adder_stage1_182_c_out), 
        .b(full_adder_stage1_183_c_out), 
        .c_in(full_adder_stage1_184_c_out), 
        .sum(full_adder_stage2_127_sum), 
        .c_out(full_adder_stage2_127_c_out) 
    ); 
    wire full_adder_stage2_128_sum; 
    wire full_adder_stage2_128_c_out; 
    full_adder_1bit full_adder_stage2_128 (
        .a(full_adder_stage1_185_c_out), 
        .b(half_adder_stage1_186_c_out), 
        .c_in(full_adder_stage1_187_sum), 
        .sum(full_adder_stage2_128_sum), 
        .c_out(full_adder_stage2_128_c_out) 
    ); 
    wire full_adder_stage2_129_sum; 
    wire full_adder_stage2_129_c_out; 
    full_adder_1bit full_adder_stage2_129 (
        .a(full_adder_stage1_188_sum), 
        .b(full_adder_stage1_189_sum), 
        .c_in(full_adder_stage1_190_sum), 
        .sum(full_adder_stage2_129_sum), 
        .c_out(full_adder_stage2_129_c_out) 
    ); 
    wire full_adder_stage2_130_sum; 
    wire full_adder_stage2_130_c_out; 
    full_adder_1bit full_adder_stage2_130 (
        .a(full_adder_stage1_187_c_out), 
        .b(full_adder_stage1_188_c_out), 
        .c_in(full_adder_stage1_189_c_out), 
        .sum(full_adder_stage2_130_sum), 
        .c_out(full_adder_stage2_130_c_out) 
    ); 
    wire full_adder_stage2_131_sum; 
    wire full_adder_stage2_131_c_out; 
    full_adder_1bit full_adder_stage2_131 (
        .a(full_adder_stage1_190_c_out), 
        .b(half_adder_stage1_191_c_out), 
        .c_in(full_adder_stage1_192_sum), 
        .sum(full_adder_stage2_131_sum), 
        .c_out(full_adder_stage2_131_c_out) 
    ); 
    wire full_adder_stage2_132_sum; 
    wire full_adder_stage2_132_c_out; 
    full_adder_1bit full_adder_stage2_132 (
        .a(full_adder_stage1_193_sum), 
        .b(full_adder_stage1_194_sum), 
        .c_in(full_adder_stage1_195_sum), 
        .sum(full_adder_stage2_132_sum), 
        .c_out(full_adder_stage2_132_c_out) 
    ); 
    wire full_adder_stage2_133_sum; 
    wire full_adder_stage2_133_c_out; 
    full_adder_1bit full_adder_stage2_133 (
        .a(full_adder_stage1_192_c_out), 
        .b(full_adder_stage1_193_c_out), 
        .c_in(full_adder_stage1_194_c_out), 
        .sum(full_adder_stage2_133_sum), 
        .c_out(full_adder_stage2_133_c_out) 
    ); 
    wire full_adder_stage2_134_sum; 
    wire full_adder_stage2_134_c_out; 
    full_adder_1bit full_adder_stage2_134 (
        .a(full_adder_stage1_195_c_out), 
        .b(full_adder_stage1_196_sum), 
        .c_in(full_adder_stage1_197_sum), 
        .sum(full_adder_stage2_134_sum), 
        .c_out(full_adder_stage2_134_c_out) 
    ); 
    wire half_adder_stage2_135_sum; 
    wire half_adder_stage2_135_c_out; 
    half_adder_1bit half_adder_stage2_135 (
        .a(full_adder_stage1_198_sum), 
        .b(full_adder_stage1_199_sum), 
        .sum(half_adder_stage2_135_sum), 
        .c_out(half_adder_stage2_135_c_out) 
    ); 
    wire full_adder_stage2_136_sum; 
    wire full_adder_stage2_136_c_out; 
    full_adder_1bit full_adder_stage2_136 (
        .a(full_adder_stage1_196_c_out), 
        .b(full_adder_stage1_197_c_out), 
        .c_in(full_adder_stage1_198_c_out), 
        .sum(full_adder_stage2_136_sum), 
        .c_out(full_adder_stage2_136_c_out) 
    ); 
    wire full_adder_stage2_137_sum; 
    wire full_adder_stage2_137_c_out; 
    full_adder_1bit full_adder_stage2_137 (
        .a(full_adder_stage1_199_c_out), 
        .b(full_adder_stage1_200_sum), 
        .c_in(full_adder_stage1_201_sum), 
        .sum(full_adder_stage2_137_sum), 
        .c_out(full_adder_stage2_137_c_out) 
    ); 
    wire half_adder_stage2_138_sum; 
    wire half_adder_stage2_138_c_out; 
    half_adder_1bit half_adder_stage2_138 (
        .a(full_adder_stage1_202_sum), 
        .b(full_adder_stage1_203_sum), 
        .sum(half_adder_stage2_138_sum), 
        .c_out(half_adder_stage2_138_c_out) 
    ); 
    wire full_adder_stage2_139_sum; 
    wire full_adder_stage2_139_c_out; 
    full_adder_1bit full_adder_stage2_139 (
        .a(full_adder_stage1_200_c_out), 
        .b(full_adder_stage1_201_c_out), 
        .c_in(full_adder_stage1_202_c_out), 
        .sum(full_adder_stage2_139_sum), 
        .c_out(full_adder_stage2_139_c_out) 
    ); 
    wire full_adder_stage2_140_sum; 
    wire full_adder_stage2_140_c_out; 
    full_adder_1bit full_adder_stage2_140 (
        .a(full_adder_stage1_203_c_out), 
        .b(full_adder_stage1_204_sum), 
        .c_in(full_adder_stage1_205_sum), 
        .sum(full_adder_stage2_140_sum), 
        .c_out(full_adder_stage2_140_c_out) 
    ); 
    wire half_adder_stage2_141_sum; 
    wire half_adder_stage2_141_c_out; 
    half_adder_1bit half_adder_stage2_141 (
        .a(full_adder_stage1_206_sum), 
        .b(full_adder_stage0_304_sum), 
        .sum(half_adder_stage2_141_sum), 
        .c_out(half_adder_stage2_141_c_out) 
    ); 
    wire full_adder_stage2_142_sum; 
    wire full_adder_stage2_142_c_out; 
    full_adder_1bit full_adder_stage2_142 (
        .a(full_adder_stage1_204_c_out), 
        .b(full_adder_stage1_205_c_out), 
        .c_in(full_adder_stage1_206_c_out), 
        .sum(full_adder_stage2_142_sum), 
        .c_out(full_adder_stage2_142_c_out) 
    ); 
    wire full_adder_stage2_143_sum; 
    wire full_adder_stage2_143_c_out; 
    full_adder_1bit full_adder_stage2_143 (
        .a(full_adder_stage1_207_sum), 
        .b(full_adder_stage1_208_sum), 
        .c_in(full_adder_stage1_209_sum), 
        .sum(full_adder_stage2_143_sum), 
        .c_out(full_adder_stage2_143_c_out) 
    ); 
    wire full_adder_stage2_144_sum; 
    wire full_adder_stage2_144_c_out; 
    full_adder_1bit full_adder_stage2_144 (
        .a(full_adder_stage1_207_c_out), 
        .b(full_adder_stage1_208_c_out), 
        .c_in(full_adder_stage1_209_c_out), 
        .sum(full_adder_stage2_144_sum), 
        .c_out(full_adder_stage2_144_c_out) 
    ); 
    wire full_adder_stage2_145_sum; 
    wire full_adder_stage2_145_c_out; 
    full_adder_1bit full_adder_stage2_145 (
        .a(full_adder_stage1_210_sum), 
        .b(full_adder_stage1_211_sum), 
        .c_in(full_adder_stage1_212_sum), 
        .sum(full_adder_stage2_145_sum), 
        .c_out(full_adder_stage2_145_c_out) 
    ); 
    wire full_adder_stage2_146_sum; 
    wire full_adder_stage2_146_c_out; 
    full_adder_1bit full_adder_stage2_146 (
        .a(full_adder_stage1_210_c_out), 
        .b(full_adder_stage1_211_c_out), 
        .c_in(full_adder_stage1_212_c_out), 
        .sum(full_adder_stage2_146_sum), 
        .c_out(full_adder_stage2_146_c_out) 
    ); 
    wire full_adder_stage2_147_sum; 
    wire full_adder_stage2_147_c_out; 
    full_adder_1bit full_adder_stage2_147 (
        .a(full_adder_stage1_213_sum), 
        .b(full_adder_stage1_214_sum), 
        .c_in(half_adder_stage1_215_sum), 
        .sum(full_adder_stage2_147_sum), 
        .c_out(full_adder_stage2_147_c_out) 
    ); 
    wire full_adder_stage2_148_sum; 
    wire full_adder_stage2_148_c_out; 
    full_adder_1bit full_adder_stage2_148 (
        .a(full_adder_stage1_213_c_out), 
        .b(full_adder_stage1_214_c_out), 
        .c_in(half_adder_stage1_215_c_out), 
        .sum(full_adder_stage2_148_sum), 
        .c_out(full_adder_stage2_148_c_out) 
    ); 
    wire full_adder_stage2_149_sum; 
    wire full_adder_stage2_149_c_out; 
    full_adder_1bit full_adder_stage2_149 (
        .a(full_adder_stage1_216_sum), 
        .b(full_adder_stage1_217_sum), 
        .c_in(half_adder_stage1_218_sum), 
        .sum(full_adder_stage2_149_sum), 
        .c_out(full_adder_stage2_149_c_out) 
    ); 
    wire full_adder_stage2_150_sum; 
    wire full_adder_stage2_150_c_out; 
    full_adder_1bit full_adder_stage2_150 (
        .a(full_adder_stage1_216_c_out), 
        .b(full_adder_stage1_217_c_out), 
        .c_in(half_adder_stage1_218_c_out), 
        .sum(full_adder_stage2_150_sum), 
        .c_out(full_adder_stage2_150_c_out) 
    ); 
    wire full_adder_stage2_151_sum; 
    wire full_adder_stage2_151_c_out; 
    full_adder_1bit full_adder_stage2_151 (
        .a(full_adder_stage1_219_sum), 
        .b(full_adder_stage1_220_sum), 
        .c_in(half_adder_stage1_221_sum), 
        .sum(full_adder_stage2_151_sum), 
        .c_out(full_adder_stage2_151_c_out) 
    ); 
    wire full_adder_stage2_152_sum; 
    wire full_adder_stage2_152_c_out; 
    full_adder_1bit full_adder_stage2_152 (
        .a(full_adder_stage1_219_c_out), 
        .b(full_adder_stage1_220_c_out), 
        .c_in(half_adder_stage1_221_c_out), 
        .sum(full_adder_stage2_152_sum), 
        .c_out(full_adder_stage2_152_c_out) 
    ); 
    wire half_adder_stage2_153_sum; 
    wire half_adder_stage2_153_c_out; 
    half_adder_1bit half_adder_stage2_153 (
        .a(full_adder_stage1_222_sum), 
        .b(full_adder_stage1_223_sum), 
        .sum(half_adder_stage2_153_sum), 
        .c_out(half_adder_stage2_153_c_out) 
    ); 
    wire full_adder_stage2_154_sum; 
    wire full_adder_stage2_154_c_out; 
    full_adder_1bit full_adder_stage2_154 (
        .a(full_adder_stage1_222_c_out), 
        .b(full_adder_stage1_223_c_out), 
        .c_in(full_adder_stage1_224_sum), 
        .sum(full_adder_stage2_154_sum), 
        .c_out(full_adder_stage2_154_c_out) 
    ); 
    wire full_adder_stage2_155_sum; 
    wire full_adder_stage2_155_c_out; 
    full_adder_1bit full_adder_stage2_155 (
        .a(full_adder_stage1_224_c_out), 
        .b(full_adder_stage1_225_c_out), 
        .c_in(full_adder_stage1_226_sum), 
        .sum(full_adder_stage2_155_sum), 
        .c_out(full_adder_stage2_155_c_out) 
    ); 
    wire full_adder_stage2_156_sum; 
    wire full_adder_stage2_156_c_out; 
    full_adder_1bit full_adder_stage2_156 (
        .a(full_adder_stage1_226_c_out), 
        .b(full_adder_stage1_227_c_out), 
        .c_in(full_adder_stage1_228_sum), 
        .sum(full_adder_stage2_156_sum), 
        .c_out(full_adder_stage2_156_c_out) 
    ); 
    wire full_adder_stage2_157_sum; 
    wire full_adder_stage2_157_c_out; 
    full_adder_1bit full_adder_stage2_157 (
        .a(full_adder_stage1_228_c_out), 
        .b(full_adder_stage1_229_sum), 
        .c_in(half_adder_stage0_336_sum), 
        .sum(full_adder_stage2_157_sum), 
        .c_out(full_adder_stage2_157_c_out) 
    ); 
    wire full_adder_stage2_158_sum; 
    wire full_adder_stage2_158_c_out; 
    full_adder_1bit full_adder_stage2_158 (
        .a(full_adder_stage1_229_c_out), 
        .b(full_adder_stage1_230_sum), 
        .c_in(par_product[31][28]), 
        .sum(full_adder_stage2_158_sum), 
        .c_out(full_adder_stage2_158_c_out) 
    ); 
    wire half_adder_stage2_159_sum; 
    wire half_adder_stage2_159_c_out; 
    half_adder_1bit half_adder_stage2_159 (
        .a(full_adder_stage1_230_c_out), 
        .b(half_adder_stage1_231_sum), 
        .sum(half_adder_stage2_159_sum), 
        .c_out(half_adder_stage2_159_c_out) 
    ); 
    wire half_adder_stage2_160_sum; 
    wire half_adder_stage2_160_c_out; 
    half_adder_1bit half_adder_stage2_160 (
        .a(half_adder_stage1_231_c_out), 
        .b(half_adder_stage1_232_sum), 
        .sum(half_adder_stage2_160_sum), 
        .c_out(half_adder_stage2_160_c_out) 
    ); 
    wire half_adder_stage2_161_sum; 
    wire half_adder_stage2_161_c_out; 
    half_adder_1bit half_adder_stage2_161 (
        .a(half_adder_stage1_232_c_out), 
        .b(half_adder_stage1_233_sum), 
        .sum(half_adder_stage2_161_sum), 
        .c_out(half_adder_stage2_161_c_out) 
    ); 

    // adders in stage 3
    wire half_adder_stage3_0_sum; 
    wire half_adder_stage3_0_c_out; 
    half_adder_1bit half_adder_stage3_0 (
        .a(full_adder_stage2_1_c_out), 
        .b(full_adder_stage2_2_sum), 
        .sum(half_adder_stage3_0_sum), 
        .c_out(half_adder_stage3_0_c_out) 
    ); 
    wire full_adder_stage3_1_sum; 
    wire full_adder_stage3_1_c_out; 
    full_adder_1bit full_adder_stage3_1 (
        .a(full_adder_stage2_2_c_out), 
        .b(full_adder_stage2_3_sum), 
        .c_in(full_adder_stage1_8_sum), 
        .sum(full_adder_stage3_1_sum), 
        .c_out(full_adder_stage3_1_c_out) 
    ); 
    wire full_adder_stage3_2_sum; 
    wire full_adder_stage3_2_c_out; 
    full_adder_1bit full_adder_stage3_2 (
        .a(full_adder_stage2_3_c_out), 
        .b(full_adder_stage2_4_sum), 
        .c_in(half_adder_stage2_5_sum), 
        .sum(full_adder_stage3_2_sum), 
        .c_out(full_adder_stage3_2_c_out) 
    ); 
    wire full_adder_stage3_3_sum; 
    wire full_adder_stage3_3_c_out; 
    full_adder_1bit full_adder_stage3_3 (
        .a(full_adder_stage2_4_c_out), 
        .b(half_adder_stage2_5_c_out), 
        .c_in(full_adder_stage2_6_sum), 
        .sum(full_adder_stage3_3_sum), 
        .c_out(full_adder_stage3_3_c_out) 
    ); 
    wire full_adder_stage3_4_sum; 
    wire full_adder_stage3_4_c_out; 
    full_adder_1bit full_adder_stage3_4 (
        .a(full_adder_stage2_6_c_out), 
        .b(half_adder_stage2_7_c_out), 
        .c_in(full_adder_stage2_8_sum), 
        .sum(full_adder_stage3_4_sum), 
        .c_out(full_adder_stage3_4_c_out) 
    ); 
    wire full_adder_stage3_5_sum; 
    wire full_adder_stage3_5_c_out; 
    full_adder_1bit full_adder_stage3_5 (
        .a(full_adder_stage2_8_c_out), 
        .b(half_adder_stage2_9_c_out), 
        .c_in(full_adder_stage2_10_sum), 
        .sum(full_adder_stage3_5_sum), 
        .c_out(full_adder_stage3_5_c_out) 
    ); 
    wire full_adder_stage3_6_sum; 
    wire full_adder_stage3_6_c_out; 
    full_adder_1bit full_adder_stage3_6 (
        .a(full_adder_stage2_10_c_out), 
        .b(full_adder_stage2_11_c_out), 
        .c_in(full_adder_stage2_12_sum), 
        .sum(full_adder_stage3_6_sum), 
        .c_out(full_adder_stage3_6_c_out) 
    ); 
    wire full_adder_stage3_7_sum; 
    wire full_adder_stage3_7_c_out; 
    full_adder_1bit full_adder_stage3_7 (
        .a(full_adder_stage2_12_c_out), 
        .b(full_adder_stage2_13_c_out), 
        .c_in(full_adder_stage2_14_sum), 
        .sum(full_adder_stage3_7_sum), 
        .c_out(full_adder_stage3_7_c_out) 
    ); 
    wire half_adder_stage3_8_sum; 
    wire half_adder_stage3_8_c_out; 
    half_adder_1bit half_adder_stage3_8 (
        .a(full_adder_stage2_15_sum), 
        .b(full_adder_stage0_38_sum), 
        .sum(half_adder_stage3_8_sum), 
        .c_out(half_adder_stage3_8_c_out) 
    ); 
    wire full_adder_stage3_9_sum; 
    wire full_adder_stage3_9_c_out; 
    full_adder_1bit full_adder_stage3_9 (
        .a(full_adder_stage2_14_c_out), 
        .b(full_adder_stage2_15_c_out), 
        .c_in(full_adder_stage2_16_sum), 
        .sum(full_adder_stage3_9_sum), 
        .c_out(full_adder_stage3_9_c_out) 
    ); 
    wire half_adder_stage3_10_sum; 
    wire half_adder_stage3_10_c_out; 
    half_adder_1bit half_adder_stage3_10 (
        .a(full_adder_stage2_17_sum), 
        .b(half_adder_stage1_28_sum), 
        .sum(half_adder_stage3_10_sum), 
        .c_out(half_adder_stage3_10_c_out) 
    ); 
    wire full_adder_stage3_11_sum; 
    wire full_adder_stage3_11_c_out; 
    full_adder_1bit full_adder_stage3_11 (
        .a(full_adder_stage2_16_c_out), 
        .b(full_adder_stage2_17_c_out), 
        .c_in(full_adder_stage2_18_sum), 
        .sum(full_adder_stage3_11_sum), 
        .c_out(full_adder_stage3_11_c_out) 
    ); 
    wire half_adder_stage3_12_sum; 
    wire half_adder_stage3_12_c_out; 
    half_adder_1bit half_adder_stage3_12 (
        .a(full_adder_stage2_19_sum), 
        .b(half_adder_stage2_20_sum), 
        .sum(half_adder_stage3_12_sum), 
        .c_out(half_adder_stage3_12_c_out) 
    ); 
    wire full_adder_stage3_13_sum; 
    wire full_adder_stage3_13_c_out; 
    full_adder_1bit full_adder_stage3_13 (
        .a(full_adder_stage2_18_c_out), 
        .b(full_adder_stage2_19_c_out), 
        .c_in(half_adder_stage2_20_c_out), 
        .sum(full_adder_stage3_13_sum), 
        .c_out(full_adder_stage3_13_c_out) 
    ); 
    wire full_adder_stage3_14_sum; 
    wire full_adder_stage3_14_c_out; 
    full_adder_1bit full_adder_stage3_14 (
        .a(full_adder_stage2_21_sum), 
        .b(full_adder_stage2_22_sum), 
        .c_in(half_adder_stage2_23_sum), 
        .sum(full_adder_stage3_14_sum), 
        .c_out(full_adder_stage3_14_c_out) 
    ); 
    wire full_adder_stage3_15_sum; 
    wire full_adder_stage3_15_c_out; 
    full_adder_1bit full_adder_stage3_15 (
        .a(full_adder_stage2_21_c_out), 
        .b(full_adder_stage2_22_c_out), 
        .c_in(half_adder_stage2_23_c_out), 
        .sum(full_adder_stage3_15_sum), 
        .c_out(full_adder_stage3_15_c_out) 
    ); 
    wire full_adder_stage3_16_sum; 
    wire full_adder_stage3_16_c_out; 
    full_adder_1bit full_adder_stage3_16 (
        .a(full_adder_stage2_24_sum), 
        .b(full_adder_stage2_25_sum), 
        .c_in(full_adder_stage2_26_sum), 
        .sum(full_adder_stage3_16_sum), 
        .c_out(full_adder_stage3_16_c_out) 
    ); 
    wire full_adder_stage3_17_sum; 
    wire full_adder_stage3_17_c_out; 
    full_adder_1bit full_adder_stage3_17 (
        .a(full_adder_stage2_24_c_out), 
        .b(full_adder_stage2_25_c_out), 
        .c_in(full_adder_stage2_26_c_out), 
        .sum(full_adder_stage3_17_sum), 
        .c_out(full_adder_stage3_17_c_out) 
    ); 
    wire full_adder_stage3_18_sum; 
    wire full_adder_stage3_18_c_out; 
    full_adder_1bit full_adder_stage3_18 (
        .a(full_adder_stage2_27_sum), 
        .b(full_adder_stage2_28_sum), 
        .c_in(full_adder_stage2_29_sum), 
        .sum(full_adder_stage3_18_sum), 
        .c_out(full_adder_stage3_18_c_out) 
    ); 
    wire full_adder_stage3_19_sum; 
    wire full_adder_stage3_19_c_out; 
    full_adder_1bit full_adder_stage3_19 (
        .a(full_adder_stage2_27_c_out), 
        .b(full_adder_stage2_28_c_out), 
        .c_in(full_adder_stage2_29_c_out), 
        .sum(full_adder_stage3_19_sum), 
        .c_out(full_adder_stage3_19_c_out) 
    ); 
    wire full_adder_stage3_20_sum; 
    wire full_adder_stage3_20_c_out; 
    full_adder_1bit full_adder_stage3_20 (
        .a(full_adder_stage2_30_sum), 
        .b(full_adder_stage2_31_sum), 
        .c_in(full_adder_stage2_32_sum), 
        .sum(full_adder_stage3_20_sum), 
        .c_out(full_adder_stage3_20_c_out) 
    ); 
    wire full_adder_stage3_21_sum; 
    wire full_adder_stage3_21_c_out; 
    full_adder_1bit full_adder_stage3_21 (
        .a(full_adder_stage2_30_c_out), 
        .b(full_adder_stage2_31_c_out), 
        .c_in(full_adder_stage2_32_c_out), 
        .sum(full_adder_stage3_21_sum), 
        .c_out(full_adder_stage3_21_c_out) 
    ); 
    wire full_adder_stage3_22_sum; 
    wire full_adder_stage3_22_c_out; 
    full_adder_1bit full_adder_stage3_22 (
        .a(full_adder_stage2_33_sum), 
        .b(full_adder_stage2_34_sum), 
        .c_in(full_adder_stage2_35_sum), 
        .sum(full_adder_stage3_22_sum), 
        .c_out(full_adder_stage3_22_c_out) 
    ); 
    wire full_adder_stage3_23_sum; 
    wire full_adder_stage3_23_c_out; 
    full_adder_1bit full_adder_stage3_23 (
        .a(full_adder_stage2_33_c_out), 
        .b(full_adder_stage2_34_c_out), 
        .c_in(full_adder_stage2_35_c_out), 
        .sum(full_adder_stage3_23_sum), 
        .c_out(full_adder_stage3_23_c_out) 
    ); 
    wire full_adder_stage3_24_sum; 
    wire full_adder_stage3_24_c_out; 
    full_adder_1bit full_adder_stage3_24 (
        .a(full_adder_stage2_36_sum), 
        .b(full_adder_stage2_37_sum), 
        .c_in(full_adder_stage2_38_sum), 
        .sum(full_adder_stage3_24_sum), 
        .c_out(full_adder_stage3_24_c_out) 
    ); 
    wire full_adder_stage3_25_sum; 
    wire full_adder_stage3_25_c_out; 
    full_adder_1bit full_adder_stage3_25 (
        .a(full_adder_stage2_36_c_out), 
        .b(full_adder_stage2_37_c_out), 
        .c_in(full_adder_stage2_38_c_out), 
        .sum(full_adder_stage3_25_sum), 
        .c_out(full_adder_stage3_25_c_out) 
    ); 
    wire full_adder_stage3_26_sum; 
    wire full_adder_stage3_26_c_out; 
    full_adder_1bit full_adder_stage3_26 (
        .a(full_adder_stage2_39_sum), 
        .b(full_adder_stage2_40_sum), 
        .c_in(full_adder_stage2_41_sum), 
        .sum(full_adder_stage3_26_sum), 
        .c_out(full_adder_stage3_26_c_out) 
    ); 
    wire full_adder_stage3_27_sum; 
    wire full_adder_stage3_27_c_out; 
    full_adder_1bit full_adder_stage3_27 (
        .a(full_adder_stage2_39_c_out), 
        .b(full_adder_stage2_40_c_out), 
        .c_in(full_adder_stage2_41_c_out), 
        .sum(full_adder_stage3_27_sum), 
        .c_out(full_adder_stage3_27_c_out) 
    ); 
    wire full_adder_stage3_28_sum; 
    wire full_adder_stage3_28_c_out; 
    full_adder_1bit full_adder_stage3_28 (
        .a(half_adder_stage2_42_c_out), 
        .b(full_adder_stage2_43_sum), 
        .c_in(full_adder_stage2_44_sum), 
        .sum(full_adder_stage3_28_sum), 
        .c_out(full_adder_stage3_28_c_out) 
    ); 
    wire half_adder_stage3_29_sum; 
    wire half_adder_stage3_29_c_out; 
    half_adder_1bit half_adder_stage3_29 (
        .a(full_adder_stage2_45_sum), 
        .b(half_adder_stage2_46_sum), 
        .sum(half_adder_stage3_29_sum), 
        .c_out(half_adder_stage3_29_c_out) 
    ); 
    wire full_adder_stage3_30_sum; 
    wire full_adder_stage3_30_c_out; 
    full_adder_1bit full_adder_stage3_30 (
        .a(full_adder_stage2_43_c_out), 
        .b(full_adder_stage2_44_c_out), 
        .c_in(full_adder_stage2_45_c_out), 
        .sum(full_adder_stage3_30_sum), 
        .c_out(full_adder_stage3_30_c_out) 
    ); 
    wire full_adder_stage3_31_sum; 
    wire full_adder_stage3_31_c_out; 
    full_adder_1bit full_adder_stage3_31 (
        .a(half_adder_stage2_46_c_out), 
        .b(full_adder_stage2_47_sum), 
        .c_in(full_adder_stage2_48_sum), 
        .sum(full_adder_stage3_31_sum), 
        .c_out(full_adder_stage3_31_c_out) 
    ); 
    wire half_adder_stage3_32_sum; 
    wire half_adder_stage3_32_c_out; 
    half_adder_1bit half_adder_stage3_32 (
        .a(full_adder_stage2_49_sum), 
        .b(full_adder_stage2_50_sum), 
        .sum(half_adder_stage3_32_sum), 
        .c_out(half_adder_stage3_32_c_out) 
    ); 
    wire full_adder_stage3_33_sum; 
    wire full_adder_stage3_33_c_out; 
    full_adder_1bit full_adder_stage3_33 (
        .a(full_adder_stage2_47_c_out), 
        .b(full_adder_stage2_48_c_out), 
        .c_in(full_adder_stage2_49_c_out), 
        .sum(full_adder_stage3_33_sum), 
        .c_out(full_adder_stage3_33_c_out) 
    ); 
    wire full_adder_stage3_34_sum; 
    wire full_adder_stage3_34_c_out; 
    full_adder_1bit full_adder_stage3_34 (
        .a(full_adder_stage2_50_c_out), 
        .b(full_adder_stage2_51_sum), 
        .c_in(full_adder_stage2_52_sum), 
        .sum(full_adder_stage3_34_sum), 
        .c_out(full_adder_stage3_34_c_out) 
    ); 
    wire half_adder_stage3_35_sum; 
    wire half_adder_stage3_35_c_out; 
    half_adder_1bit half_adder_stage3_35 (
        .a(full_adder_stage2_53_sum), 
        .b(full_adder_stage2_54_sum), 
        .sum(half_adder_stage3_35_sum), 
        .c_out(half_adder_stage3_35_c_out) 
    ); 
    wire full_adder_stage3_36_sum; 
    wire full_adder_stage3_36_c_out; 
    full_adder_1bit full_adder_stage3_36 (
        .a(full_adder_stage2_51_c_out), 
        .b(full_adder_stage2_52_c_out), 
        .c_in(full_adder_stage2_53_c_out), 
        .sum(full_adder_stage3_36_sum), 
        .c_out(full_adder_stage3_36_c_out) 
    ); 
    wire full_adder_stage3_37_sum; 
    wire full_adder_stage3_37_c_out; 
    full_adder_1bit full_adder_stage3_37 (
        .a(full_adder_stage2_54_c_out), 
        .b(full_adder_stage2_55_sum), 
        .c_in(full_adder_stage2_56_sum), 
        .sum(full_adder_stage3_37_sum), 
        .c_out(full_adder_stage3_37_c_out) 
    ); 
    wire full_adder_stage3_38_sum; 
    wire full_adder_stage3_38_c_out; 
    full_adder_1bit full_adder_stage3_38 (
        .a(full_adder_stage2_57_sum), 
        .b(full_adder_stage2_58_sum), 
        .c_in(par_product[27][0]), 
        .sum(full_adder_stage3_38_sum), 
        .c_out(full_adder_stage3_38_c_out) 
    ); 
    wire full_adder_stage3_39_sum; 
    wire full_adder_stage3_39_c_out; 
    full_adder_1bit full_adder_stage3_39 (
        .a(full_adder_stage2_55_c_out), 
        .b(full_adder_stage2_56_c_out), 
        .c_in(full_adder_stage2_57_c_out), 
        .sum(full_adder_stage3_39_sum), 
        .c_out(full_adder_stage3_39_c_out) 
    ); 
    wire full_adder_stage3_40_sum; 
    wire full_adder_stage3_40_c_out; 
    full_adder_1bit full_adder_stage3_40 (
        .a(full_adder_stage2_58_c_out), 
        .b(full_adder_stage2_59_sum), 
        .c_in(full_adder_stage2_60_sum), 
        .sum(full_adder_stage3_40_sum), 
        .c_out(full_adder_stage3_40_c_out) 
    ); 
    wire full_adder_stage3_41_sum; 
    wire full_adder_stage3_41_c_out; 
    full_adder_1bit full_adder_stage3_41 (
        .a(full_adder_stage2_61_sum), 
        .b(full_adder_stage2_62_sum), 
        .c_in(half_adder_stage0_143_sum), 
        .sum(full_adder_stage3_41_sum), 
        .c_out(full_adder_stage3_41_c_out) 
    ); 
    wire full_adder_stage3_42_sum; 
    wire full_adder_stage3_42_c_out; 
    full_adder_1bit full_adder_stage3_42 (
        .a(full_adder_stage2_59_c_out), 
        .b(full_adder_stage2_60_c_out), 
        .c_in(full_adder_stage2_61_c_out), 
        .sum(full_adder_stage3_42_sum), 
        .c_out(full_adder_stage3_42_c_out) 
    ); 
    wire full_adder_stage3_43_sum; 
    wire full_adder_stage3_43_c_out; 
    full_adder_1bit full_adder_stage3_43 (
        .a(full_adder_stage2_62_c_out), 
        .b(full_adder_stage2_63_sum), 
        .c_in(full_adder_stage2_64_sum), 
        .sum(full_adder_stage3_43_sum), 
        .c_out(full_adder_stage3_43_c_out) 
    ); 
    wire full_adder_stage3_44_sum; 
    wire full_adder_stage3_44_c_out; 
    full_adder_1bit full_adder_stage3_44 (
        .a(full_adder_stage2_65_sum), 
        .b(full_adder_stage2_66_sum), 
        .c_in(half_adder_stage1_101_sum), 
        .sum(full_adder_stage3_44_sum), 
        .c_out(full_adder_stage3_44_c_out) 
    ); 
    wire full_adder_stage3_45_sum; 
    wire full_adder_stage3_45_c_out; 
    full_adder_1bit full_adder_stage3_45 (
        .a(full_adder_stage2_63_c_out), 
        .b(full_adder_stage2_64_c_out), 
        .c_in(full_adder_stage2_65_c_out), 
        .sum(full_adder_stage3_45_sum), 
        .c_out(full_adder_stage3_45_c_out) 
    ); 
    wire full_adder_stage3_46_sum; 
    wire full_adder_stage3_46_c_out; 
    full_adder_1bit full_adder_stage3_46 (
        .a(full_adder_stage2_66_c_out), 
        .b(full_adder_stage2_67_sum), 
        .c_in(full_adder_stage2_68_sum), 
        .sum(full_adder_stage3_46_sum), 
        .c_out(full_adder_stage3_46_c_out) 
    ); 
    wire full_adder_stage3_47_sum; 
    wire full_adder_stage3_47_c_out; 
    full_adder_1bit full_adder_stage3_47 (
        .a(full_adder_stage2_69_sum), 
        .b(full_adder_stage2_70_sum), 
        .c_in(half_adder_stage2_71_sum), 
        .sum(full_adder_stage3_47_sum), 
        .c_out(full_adder_stage3_47_c_out) 
    ); 
    wire full_adder_stage3_48_sum; 
    wire full_adder_stage3_48_c_out; 
    full_adder_1bit full_adder_stage3_48 (
        .a(full_adder_stage2_67_c_out), 
        .b(full_adder_stage2_68_c_out), 
        .c_in(full_adder_stage2_69_c_out), 
        .sum(full_adder_stage3_48_sum), 
        .c_out(full_adder_stage3_48_c_out) 
    ); 
    wire full_adder_stage3_49_sum; 
    wire full_adder_stage3_49_c_out; 
    full_adder_1bit full_adder_stage3_49 (
        .a(full_adder_stage2_70_c_out), 
        .b(half_adder_stage2_71_c_out), 
        .c_in(full_adder_stage2_72_sum), 
        .sum(full_adder_stage3_49_sum), 
        .c_out(full_adder_stage3_49_c_out) 
    ); 
    wire full_adder_stage3_50_sum; 
    wire full_adder_stage3_50_c_out; 
    full_adder_1bit full_adder_stage3_50 (
        .a(full_adder_stage2_73_sum), 
        .b(full_adder_stage2_74_sum), 
        .c_in(full_adder_stage2_75_sum), 
        .sum(full_adder_stage3_50_sum), 
        .c_out(full_adder_stage3_50_c_out) 
    ); 
    wire full_adder_stage3_51_sum; 
    wire full_adder_stage3_51_c_out; 
    full_adder_1bit full_adder_stage3_51 (
        .a(full_adder_stage2_72_c_out), 
        .b(full_adder_stage2_73_c_out), 
        .c_in(full_adder_stage2_74_c_out), 
        .sum(full_adder_stage3_51_sum), 
        .c_out(full_adder_stage3_51_c_out) 
    ); 
    wire full_adder_stage3_52_sum; 
    wire full_adder_stage3_52_c_out; 
    full_adder_1bit full_adder_stage3_52 (
        .a(full_adder_stage2_75_c_out), 
        .b(half_adder_stage2_76_c_out), 
        .c_in(full_adder_stage2_77_sum), 
        .sum(full_adder_stage3_52_sum), 
        .c_out(full_adder_stage3_52_c_out) 
    ); 
    wire full_adder_stage3_53_sum; 
    wire full_adder_stage3_53_c_out; 
    full_adder_1bit full_adder_stage3_53 (
        .a(full_adder_stage2_78_sum), 
        .b(full_adder_stage2_79_sum), 
        .c_in(full_adder_stage2_80_sum), 
        .sum(full_adder_stage3_53_sum), 
        .c_out(full_adder_stage3_53_c_out) 
    ); 
    wire full_adder_stage3_54_sum; 
    wire full_adder_stage3_54_c_out; 
    full_adder_1bit full_adder_stage3_54 (
        .a(full_adder_stage2_77_c_out), 
        .b(full_adder_stage2_78_c_out), 
        .c_in(full_adder_stage2_79_c_out), 
        .sum(full_adder_stage3_54_sum), 
        .c_out(full_adder_stage3_54_c_out) 
    ); 
    wire full_adder_stage3_55_sum; 
    wire full_adder_stage3_55_c_out; 
    full_adder_1bit full_adder_stage3_55 (
        .a(full_adder_stage2_80_c_out), 
        .b(full_adder_stage2_81_c_out), 
        .c_in(full_adder_stage2_82_sum), 
        .sum(full_adder_stage3_55_sum), 
        .c_out(full_adder_stage3_55_c_out) 
    ); 
    wire full_adder_stage3_56_sum; 
    wire full_adder_stage3_56_c_out; 
    full_adder_1bit full_adder_stage3_56 (
        .a(full_adder_stage2_83_sum), 
        .b(full_adder_stage2_84_sum), 
        .c_in(full_adder_stage2_85_sum), 
        .sum(full_adder_stage3_56_sum), 
        .c_out(full_adder_stage3_56_c_out) 
    ); 
    wire full_adder_stage3_57_sum; 
    wire full_adder_stage3_57_c_out; 
    full_adder_1bit full_adder_stage3_57 (
        .a(full_adder_stage2_82_c_out), 
        .b(full_adder_stage2_83_c_out), 
        .c_in(full_adder_stage2_84_c_out), 
        .sum(full_adder_stage3_57_sum), 
        .c_out(full_adder_stage3_57_c_out) 
    ); 
    wire full_adder_stage3_58_sum; 
    wire full_adder_stage3_58_c_out; 
    full_adder_1bit full_adder_stage3_58 (
        .a(full_adder_stage2_85_c_out), 
        .b(half_adder_stage2_86_c_out), 
        .c_in(full_adder_stage2_87_sum), 
        .sum(full_adder_stage3_58_sum), 
        .c_out(full_adder_stage3_58_c_out) 
    ); 
    wire full_adder_stage3_59_sum; 
    wire full_adder_stage3_59_c_out; 
    full_adder_1bit full_adder_stage3_59 (
        .a(full_adder_stage2_88_sum), 
        .b(full_adder_stage2_89_sum), 
        .c_in(full_adder_stage2_90_sum), 
        .sum(full_adder_stage3_59_sum), 
        .c_out(full_adder_stage3_59_c_out) 
    ); 
    wire full_adder_stage3_60_sum; 
    wire full_adder_stage3_60_c_out; 
    full_adder_1bit full_adder_stage3_60 (
        .a(full_adder_stage2_87_c_out), 
        .b(full_adder_stage2_88_c_out), 
        .c_in(full_adder_stage2_89_c_out), 
        .sum(full_adder_stage3_60_sum), 
        .c_out(full_adder_stage3_60_c_out) 
    ); 
    wire full_adder_stage3_61_sum; 
    wire full_adder_stage3_61_c_out; 
    full_adder_1bit full_adder_stage3_61 (
        .a(full_adder_stage2_90_c_out), 
        .b(half_adder_stage2_91_c_out), 
        .c_in(full_adder_stage2_92_sum), 
        .sum(full_adder_stage3_61_sum), 
        .c_out(full_adder_stage3_61_c_out) 
    ); 
    wire full_adder_stage3_62_sum; 
    wire full_adder_stage3_62_c_out; 
    full_adder_1bit full_adder_stage3_62 (
        .a(full_adder_stage2_93_sum), 
        .b(full_adder_stage2_94_sum), 
        .c_in(full_adder_stage2_95_sum), 
        .sum(full_adder_stage3_62_sum), 
        .c_out(full_adder_stage3_62_c_out) 
    ); 
    wire full_adder_stage3_63_sum; 
    wire full_adder_stage3_63_c_out; 
    full_adder_1bit full_adder_stage3_63 (
        .a(full_adder_stage2_92_c_out), 
        .b(full_adder_stage2_93_c_out), 
        .c_in(full_adder_stage2_94_c_out), 
        .sum(full_adder_stage3_63_sum), 
        .c_out(full_adder_stage3_63_c_out) 
    ); 
    wire full_adder_stage3_64_sum; 
    wire full_adder_stage3_64_c_out; 
    full_adder_1bit full_adder_stage3_64 (
        .a(full_adder_stage2_95_c_out), 
        .b(half_adder_stage2_96_c_out), 
        .c_in(full_adder_stage2_97_sum), 
        .sum(full_adder_stage3_64_sum), 
        .c_out(full_adder_stage3_64_c_out) 
    ); 
    wire full_adder_stage3_65_sum; 
    wire full_adder_stage3_65_c_out; 
    full_adder_1bit full_adder_stage3_65 (
        .a(full_adder_stage2_98_sum), 
        .b(full_adder_stage2_99_sum), 
        .c_in(full_adder_stage2_100_sum), 
        .sum(full_adder_stage3_65_sum), 
        .c_out(full_adder_stage3_65_c_out) 
    ); 
    wire full_adder_stage3_66_sum; 
    wire full_adder_stage3_66_c_out; 
    full_adder_1bit full_adder_stage3_66 (
        .a(full_adder_stage2_97_c_out), 
        .b(full_adder_stage2_98_c_out), 
        .c_in(full_adder_stage2_99_c_out), 
        .sum(full_adder_stage3_66_sum), 
        .c_out(full_adder_stage3_66_c_out) 
    ); 
    wire full_adder_stage3_67_sum; 
    wire full_adder_stage3_67_c_out; 
    full_adder_1bit full_adder_stage3_67 (
        .a(full_adder_stage2_100_c_out), 
        .b(full_adder_stage2_101_sum), 
        .c_in(full_adder_stage2_102_sum), 
        .sum(full_adder_stage3_67_sum), 
        .c_out(full_adder_stage3_67_c_out) 
    ); 
    wire half_adder_stage3_68_sum; 
    wire half_adder_stage3_68_c_out; 
    half_adder_1bit half_adder_stage3_68 (
        .a(full_adder_stage2_103_sum), 
        .b(full_adder_stage2_104_sum), 
        .sum(half_adder_stage3_68_sum), 
        .c_out(half_adder_stage3_68_c_out) 
    ); 
    wire full_adder_stage3_69_sum; 
    wire full_adder_stage3_69_c_out; 
    full_adder_1bit full_adder_stage3_69 (
        .a(full_adder_stage2_101_c_out), 
        .b(full_adder_stage2_102_c_out), 
        .c_in(full_adder_stage2_103_c_out), 
        .sum(full_adder_stage3_69_sum), 
        .c_out(full_adder_stage3_69_c_out) 
    ); 
    wire full_adder_stage3_70_sum; 
    wire full_adder_stage3_70_c_out; 
    full_adder_1bit full_adder_stage3_70 (
        .a(full_adder_stage2_104_c_out), 
        .b(full_adder_stage2_105_sum), 
        .c_in(full_adder_stage2_106_sum), 
        .sum(full_adder_stage3_70_sum), 
        .c_out(full_adder_stage3_70_c_out) 
    ); 
    wire half_adder_stage3_71_sum; 
    wire half_adder_stage3_71_c_out; 
    half_adder_1bit half_adder_stage3_71 (
        .a(full_adder_stage2_107_sum), 
        .b(full_adder_stage2_108_sum), 
        .sum(half_adder_stage3_71_sum), 
        .c_out(half_adder_stage3_71_c_out) 
    ); 
    wire full_adder_stage3_72_sum; 
    wire full_adder_stage3_72_c_out; 
    full_adder_1bit full_adder_stage3_72 (
        .a(full_adder_stage2_105_c_out), 
        .b(full_adder_stage2_106_c_out), 
        .c_in(full_adder_stage2_107_c_out), 
        .sum(full_adder_stage3_72_sum), 
        .c_out(full_adder_stage3_72_c_out) 
    ); 
    wire full_adder_stage3_73_sum; 
    wire full_adder_stage3_73_c_out; 
    full_adder_1bit full_adder_stage3_73 (
        .a(full_adder_stage2_108_c_out), 
        .b(full_adder_stage2_109_sum), 
        .c_in(full_adder_stage2_110_sum), 
        .sum(full_adder_stage3_73_sum), 
        .c_out(full_adder_stage3_73_c_out) 
    ); 
    wire half_adder_stage3_74_sum; 
    wire half_adder_stage3_74_c_out; 
    half_adder_1bit half_adder_stage3_74 (
        .a(full_adder_stage2_111_sum), 
        .b(full_adder_stage2_112_sum), 
        .sum(half_adder_stage3_74_sum), 
        .c_out(half_adder_stage3_74_c_out) 
    ); 
    wire full_adder_stage3_75_sum; 
    wire full_adder_stage3_75_c_out; 
    full_adder_1bit full_adder_stage3_75 (
        .a(full_adder_stage2_109_c_out), 
        .b(full_adder_stage2_110_c_out), 
        .c_in(full_adder_stage2_111_c_out), 
        .sum(full_adder_stage3_75_sum), 
        .c_out(full_adder_stage3_75_c_out) 
    ); 
    wire full_adder_stage3_76_sum; 
    wire full_adder_stage3_76_c_out; 
    full_adder_1bit full_adder_stage3_76 (
        .a(full_adder_stage2_112_c_out), 
        .b(full_adder_stage2_113_sum), 
        .c_in(full_adder_stage2_114_sum), 
        .sum(full_adder_stage3_76_sum), 
        .c_out(full_adder_stage3_76_c_out) 
    ); 
    wire half_adder_stage3_77_sum; 
    wire half_adder_stage3_77_c_out; 
    half_adder_1bit half_adder_stage3_77 (
        .a(full_adder_stage2_115_sum), 
        .b(half_adder_stage2_116_sum), 
        .sum(half_adder_stage3_77_sum), 
        .c_out(half_adder_stage3_77_c_out) 
    ); 
    wire full_adder_stage3_78_sum; 
    wire full_adder_stage3_78_c_out; 
    full_adder_1bit full_adder_stage3_78 (
        .a(full_adder_stage2_113_c_out), 
        .b(full_adder_stage2_114_c_out), 
        .c_in(full_adder_stage2_115_c_out), 
        .sum(full_adder_stage3_78_sum), 
        .c_out(full_adder_stage3_78_c_out) 
    ); 
    wire full_adder_stage3_79_sum; 
    wire full_adder_stage3_79_c_out; 
    full_adder_1bit full_adder_stage3_79 (
        .a(half_adder_stage2_116_c_out), 
        .b(full_adder_stage2_117_sum), 
        .c_in(full_adder_stage2_118_sum), 
        .sum(full_adder_stage3_79_sum), 
        .c_out(full_adder_stage3_79_c_out) 
    ); 
    wire half_adder_stage3_80_sum; 
    wire half_adder_stage3_80_c_out; 
    half_adder_1bit half_adder_stage3_80 (
        .a(full_adder_stage2_119_sum), 
        .b(half_adder_stage2_120_sum), 
        .sum(half_adder_stage3_80_sum), 
        .c_out(half_adder_stage3_80_c_out) 
    ); 
    wire full_adder_stage3_81_sum; 
    wire full_adder_stage3_81_c_out; 
    full_adder_1bit full_adder_stage3_81 (
        .a(full_adder_stage2_117_c_out), 
        .b(full_adder_stage2_118_c_out), 
        .c_in(full_adder_stage2_119_c_out), 
        .sum(full_adder_stage3_81_sum), 
        .c_out(full_adder_stage3_81_c_out) 
    ); 
    wire full_adder_stage3_82_sum; 
    wire full_adder_stage3_82_c_out; 
    full_adder_1bit full_adder_stage3_82 (
        .a(half_adder_stage2_120_c_out), 
        .b(full_adder_stage2_121_sum), 
        .c_in(full_adder_stage2_122_sum), 
        .sum(full_adder_stage3_82_sum), 
        .c_out(full_adder_stage3_82_c_out) 
    ); 
    wire half_adder_stage3_83_sum; 
    wire half_adder_stage3_83_c_out; 
    half_adder_1bit half_adder_stage3_83 (
        .a(full_adder_stage2_123_sum), 
        .b(half_adder_stage1_181_sum), 
        .sum(half_adder_stage3_83_sum), 
        .c_out(half_adder_stage3_83_c_out) 
    ); 
    wire full_adder_stage3_84_sum; 
    wire full_adder_stage3_84_c_out; 
    full_adder_1bit full_adder_stage3_84 (
        .a(full_adder_stage2_121_c_out), 
        .b(full_adder_stage2_122_c_out), 
        .c_in(full_adder_stage2_123_c_out), 
        .sum(full_adder_stage3_84_sum), 
        .c_out(full_adder_stage3_84_c_out) 
    ); 
    wire full_adder_stage3_85_sum; 
    wire full_adder_stage3_85_c_out; 
    full_adder_1bit full_adder_stage3_85 (
        .a(full_adder_stage2_124_sum), 
        .b(full_adder_stage2_125_sum), 
        .c_in(full_adder_stage2_126_sum), 
        .sum(full_adder_stage3_85_sum), 
        .c_out(full_adder_stage3_85_c_out) 
    ); 
    wire full_adder_stage3_86_sum; 
    wire full_adder_stage3_86_c_out; 
    full_adder_1bit full_adder_stage3_86 (
        .a(full_adder_stage2_124_c_out), 
        .b(full_adder_stage2_125_c_out), 
        .c_in(full_adder_stage2_126_c_out), 
        .sum(full_adder_stage3_86_sum), 
        .c_out(full_adder_stage3_86_c_out) 
    ); 
    wire full_adder_stage3_87_sum; 
    wire full_adder_stage3_87_c_out; 
    full_adder_1bit full_adder_stage3_87 (
        .a(full_adder_stage2_127_sum), 
        .b(full_adder_stage2_128_sum), 
        .c_in(full_adder_stage2_129_sum), 
        .sum(full_adder_stage3_87_sum), 
        .c_out(full_adder_stage3_87_c_out) 
    ); 
    wire full_adder_stage3_88_sum; 
    wire full_adder_stage3_88_c_out; 
    full_adder_1bit full_adder_stage3_88 (
        .a(full_adder_stage2_127_c_out), 
        .b(full_adder_stage2_128_c_out), 
        .c_in(full_adder_stage2_129_c_out), 
        .sum(full_adder_stage3_88_sum), 
        .c_out(full_adder_stage3_88_c_out) 
    ); 
    wire full_adder_stage3_89_sum; 
    wire full_adder_stage3_89_c_out; 
    full_adder_1bit full_adder_stage3_89 (
        .a(full_adder_stage2_130_sum), 
        .b(full_adder_stage2_131_sum), 
        .c_in(full_adder_stage2_132_sum), 
        .sum(full_adder_stage3_89_sum), 
        .c_out(full_adder_stage3_89_c_out) 
    ); 
    wire full_adder_stage3_90_sum; 
    wire full_adder_stage3_90_c_out; 
    full_adder_1bit full_adder_stage3_90 (
        .a(full_adder_stage2_130_c_out), 
        .b(full_adder_stage2_131_c_out), 
        .c_in(full_adder_stage2_132_c_out), 
        .sum(full_adder_stage3_90_sum), 
        .c_out(full_adder_stage3_90_c_out) 
    ); 
    wire full_adder_stage3_91_sum; 
    wire full_adder_stage3_91_c_out; 
    full_adder_1bit full_adder_stage3_91 (
        .a(full_adder_stage2_133_sum), 
        .b(full_adder_stage2_134_sum), 
        .c_in(half_adder_stage2_135_sum), 
        .sum(full_adder_stage3_91_sum), 
        .c_out(full_adder_stage3_91_c_out) 
    ); 
    wire full_adder_stage3_92_sum; 
    wire full_adder_stage3_92_c_out; 
    full_adder_1bit full_adder_stage3_92 (
        .a(full_adder_stage2_133_c_out), 
        .b(full_adder_stage2_134_c_out), 
        .c_in(half_adder_stage2_135_c_out), 
        .sum(full_adder_stage3_92_sum), 
        .c_out(full_adder_stage3_92_c_out) 
    ); 
    wire full_adder_stage3_93_sum; 
    wire full_adder_stage3_93_c_out; 
    full_adder_1bit full_adder_stage3_93 (
        .a(full_adder_stage2_136_sum), 
        .b(full_adder_stage2_137_sum), 
        .c_in(half_adder_stage2_138_sum), 
        .sum(full_adder_stage3_93_sum), 
        .c_out(full_adder_stage3_93_c_out) 
    ); 
    wire full_adder_stage3_94_sum; 
    wire full_adder_stage3_94_c_out; 
    full_adder_1bit full_adder_stage3_94 (
        .a(full_adder_stage2_136_c_out), 
        .b(full_adder_stage2_137_c_out), 
        .c_in(half_adder_stage2_138_c_out), 
        .sum(full_adder_stage3_94_sum), 
        .c_out(full_adder_stage3_94_c_out) 
    ); 
    wire full_adder_stage3_95_sum; 
    wire full_adder_stage3_95_c_out; 
    full_adder_1bit full_adder_stage3_95 (
        .a(full_adder_stage2_139_sum), 
        .b(full_adder_stage2_140_sum), 
        .c_in(half_adder_stage2_141_sum), 
        .sum(full_adder_stage3_95_sum), 
        .c_out(full_adder_stage3_95_c_out) 
    ); 
    wire full_adder_stage3_96_sum; 
    wire full_adder_stage3_96_c_out; 
    full_adder_1bit full_adder_stage3_96 (
        .a(full_adder_stage2_139_c_out), 
        .b(full_adder_stage2_140_c_out), 
        .c_in(half_adder_stage2_141_c_out), 
        .sum(full_adder_stage3_96_sum), 
        .c_out(full_adder_stage3_96_c_out) 
    ); 
    wire full_adder_stage3_97_sum; 
    wire full_adder_stage3_97_c_out; 
    full_adder_1bit full_adder_stage3_97 (
        .a(full_adder_stage2_142_sum), 
        .b(full_adder_stage2_143_sum), 
        .c_in(half_adder_stage0_309_sum), 
        .sum(full_adder_stage3_97_sum), 
        .c_out(full_adder_stage3_97_c_out) 
    ); 
    wire full_adder_stage3_98_sum; 
    wire full_adder_stage3_98_c_out; 
    full_adder_1bit full_adder_stage3_98 (
        .a(full_adder_stage2_142_c_out), 
        .b(full_adder_stage2_143_c_out), 
        .c_in(full_adder_stage2_144_sum), 
        .sum(full_adder_stage3_98_sum), 
        .c_out(full_adder_stage3_98_c_out) 
    ); 
    wire half_adder_stage3_99_sum; 
    wire half_adder_stage3_99_c_out; 
    half_adder_1bit half_adder_stage3_99 (
        .a(full_adder_stage2_145_sum), 
        .b(par_product[31][19]), 
        .sum(half_adder_stage3_99_sum), 
        .c_out(half_adder_stage3_99_c_out) 
    ); 
    wire full_adder_stage3_100_sum; 
    wire full_adder_stage3_100_c_out; 
    full_adder_1bit full_adder_stage3_100 (
        .a(full_adder_stage2_144_c_out), 
        .b(full_adder_stage2_145_c_out), 
        .c_in(full_adder_stage2_146_sum), 
        .sum(full_adder_stage3_100_sum), 
        .c_out(full_adder_stage3_100_c_out) 
    ); 
    wire full_adder_stage3_101_sum; 
    wire full_adder_stage3_101_c_out; 
    full_adder_1bit full_adder_stage3_101 (
        .a(full_adder_stage2_146_c_out), 
        .b(full_adder_stage2_147_c_out), 
        .c_in(full_adder_stage2_148_sum), 
        .sum(full_adder_stage3_101_sum), 
        .c_out(full_adder_stage3_101_c_out) 
    ); 
    wire full_adder_stage3_102_sum; 
    wire full_adder_stage3_102_c_out; 
    full_adder_1bit full_adder_stage3_102 (
        .a(full_adder_stage2_148_c_out), 
        .b(full_adder_stage2_149_c_out), 
        .c_in(full_adder_stage2_150_sum), 
        .sum(full_adder_stage3_102_sum), 
        .c_out(full_adder_stage3_102_c_out) 
    ); 
    wire full_adder_stage3_103_sum; 
    wire full_adder_stage3_103_c_out; 
    full_adder_1bit full_adder_stage3_103 (
        .a(full_adder_stage2_150_c_out), 
        .b(full_adder_stage2_151_c_out), 
        .c_in(full_adder_stage2_152_sum), 
        .sum(full_adder_stage3_103_sum), 
        .c_out(full_adder_stage3_103_c_out) 
    ); 
    wire full_adder_stage3_104_sum; 
    wire full_adder_stage3_104_c_out; 
    full_adder_1bit full_adder_stage3_104 (
        .a(full_adder_stage2_152_c_out), 
        .b(half_adder_stage2_153_c_out), 
        .c_in(full_adder_stage2_154_sum), 
        .sum(full_adder_stage3_104_sum), 
        .c_out(full_adder_stage3_104_c_out) 
    ); 
    wire full_adder_stage3_105_sum; 
    wire full_adder_stage3_105_c_out; 
    full_adder_1bit full_adder_stage3_105 (
        .a(full_adder_stage2_154_c_out), 
        .b(full_adder_stage2_155_sum), 
        .c_in(full_adder_stage1_227_sum), 
        .sum(full_adder_stage3_105_sum), 
        .c_out(full_adder_stage3_105_c_out) 
    ); 
    wire full_adder_stage3_106_sum; 
    wire full_adder_stage3_106_c_out; 
    full_adder_1bit full_adder_stage3_106 (
        .a(full_adder_stage2_155_c_out), 
        .b(full_adder_stage2_156_sum), 
        .c_in(full_adder_stage0_334_sum), 
        .sum(full_adder_stage3_106_sum), 
        .c_out(full_adder_stage3_106_c_out) 
    ); 
    wire half_adder_stage3_107_sum; 
    wire half_adder_stage3_107_c_out; 
    half_adder_1bit half_adder_stage3_107 (
        .a(full_adder_stage2_156_c_out), 
        .b(full_adder_stage2_157_sum), 
        .sum(half_adder_stage3_107_sum), 
        .c_out(half_adder_stage3_107_c_out) 
    ); 
    wire half_adder_stage3_108_sum; 
    wire half_adder_stage3_108_c_out; 
    half_adder_1bit half_adder_stage3_108 (
        .a(full_adder_stage2_157_c_out), 
        .b(full_adder_stage2_158_sum), 
        .sum(half_adder_stage3_108_sum), 
        .c_out(half_adder_stage3_108_c_out) 
    ); 
    wire half_adder_stage3_109_sum; 
    wire half_adder_stage3_109_c_out; 
    half_adder_1bit half_adder_stage3_109 (
        .a(full_adder_stage2_158_c_out), 
        .b(half_adder_stage2_159_sum), 
        .sum(half_adder_stage3_109_sum), 
        .c_out(half_adder_stage3_109_c_out) 
    ); 
    wire half_adder_stage3_110_sum; 
    wire half_adder_stage3_110_c_out; 
    half_adder_1bit half_adder_stage3_110 (
        .a(half_adder_stage2_159_c_out), 
        .b(half_adder_stage2_160_sum), 
        .sum(half_adder_stage3_110_sum), 
        .c_out(half_adder_stage3_110_c_out) 
    ); 
    wire half_adder_stage3_111_sum; 
    wire half_adder_stage3_111_c_out; 
    half_adder_1bit half_adder_stage3_111 (
        .a(half_adder_stage2_160_c_out), 
        .b(half_adder_stage2_161_sum), 
        .sum(half_adder_stage3_111_sum), 
        .c_out(half_adder_stage3_111_c_out) 
    ); 
    wire half_adder_stage3_112_sum; 
    wire half_adder_stage3_112_c_out; 
    half_adder_1bit half_adder_stage3_112 (
        .a(half_adder_stage2_161_c_out), 
        .b(half_adder_stage1_233_c_out), 
        .sum(half_adder_stage3_112_sum), 
        .c_out(half_adder_stage3_112_c_out) 
    ); 

    // adders in stage 4
    wire half_adder_stage4_0_sum; 
    wire half_adder_stage4_0_c_out; 
    half_adder_1bit half_adder_stage4_0 (
        .a(full_adder_stage3_2_c_out), 
        .b(full_adder_stage3_3_sum), 
        .sum(half_adder_stage4_0_sum), 
        .c_out(half_adder_stage4_0_c_out) 
    ); 
    wire full_adder_stage4_1_sum; 
    wire full_adder_stage4_1_c_out; 
    full_adder_1bit full_adder_stage4_1 (
        .a(full_adder_stage3_3_c_out), 
        .b(full_adder_stage3_4_sum), 
        .c_in(half_adder_stage2_9_sum), 
        .sum(full_adder_stage4_1_sum), 
        .c_out(full_adder_stage4_1_c_out) 
    ); 
    wire full_adder_stage4_2_sum; 
    wire full_adder_stage4_2_c_out; 
    full_adder_1bit full_adder_stage4_2 (
        .a(full_adder_stage3_4_c_out), 
        .b(full_adder_stage3_5_sum), 
        .c_in(full_adder_stage2_11_sum), 
        .sum(full_adder_stage4_2_sum), 
        .c_out(full_adder_stage4_2_c_out) 
    ); 
    wire full_adder_stage4_3_sum; 
    wire full_adder_stage4_3_c_out; 
    full_adder_1bit full_adder_stage4_3 (
        .a(full_adder_stage3_5_c_out), 
        .b(full_adder_stage3_6_sum), 
        .c_in(full_adder_stage2_13_sum), 
        .sum(full_adder_stage4_3_sum), 
        .c_out(full_adder_stage4_3_c_out) 
    ); 
    wire full_adder_stage4_4_sum; 
    wire full_adder_stage4_4_c_out; 
    full_adder_1bit full_adder_stage4_4 (
        .a(full_adder_stage3_6_c_out), 
        .b(full_adder_stage3_7_sum), 
        .c_in(half_adder_stage3_8_sum), 
        .sum(full_adder_stage4_4_sum), 
        .c_out(full_adder_stage4_4_c_out) 
    ); 
    wire full_adder_stage4_5_sum; 
    wire full_adder_stage4_5_c_out; 
    full_adder_1bit full_adder_stage4_5 (
        .a(full_adder_stage3_7_c_out), 
        .b(half_adder_stage3_8_c_out), 
        .c_in(full_adder_stage3_9_sum), 
        .sum(full_adder_stage4_5_sum), 
        .c_out(full_adder_stage4_5_c_out) 
    ); 
    wire full_adder_stage4_6_sum; 
    wire full_adder_stage4_6_c_out; 
    full_adder_1bit full_adder_stage4_6 (
        .a(full_adder_stage3_9_c_out), 
        .b(half_adder_stage3_10_c_out), 
        .c_in(full_adder_stage3_11_sum), 
        .sum(full_adder_stage4_6_sum), 
        .c_out(full_adder_stage4_6_c_out) 
    ); 
    wire full_adder_stage4_7_sum; 
    wire full_adder_stage4_7_c_out; 
    full_adder_1bit full_adder_stage4_7 (
        .a(full_adder_stage3_11_c_out), 
        .b(half_adder_stage3_12_c_out), 
        .c_in(full_adder_stage3_13_sum), 
        .sum(full_adder_stage4_7_sum), 
        .c_out(full_adder_stage4_7_c_out) 
    ); 
    wire full_adder_stage4_8_sum; 
    wire full_adder_stage4_8_c_out; 
    full_adder_1bit full_adder_stage4_8 (
        .a(full_adder_stage3_13_c_out), 
        .b(full_adder_stage3_14_c_out), 
        .c_in(full_adder_stage3_15_sum), 
        .sum(full_adder_stage4_8_sum), 
        .c_out(full_adder_stage4_8_c_out) 
    ); 
    wire full_adder_stage4_9_sum; 
    wire full_adder_stage4_9_c_out; 
    full_adder_1bit full_adder_stage4_9 (
        .a(full_adder_stage3_15_c_out), 
        .b(full_adder_stage3_16_c_out), 
        .c_in(full_adder_stage3_17_sum), 
        .sum(full_adder_stage4_9_sum), 
        .c_out(full_adder_stage4_9_c_out) 
    ); 
    wire full_adder_stage4_10_sum; 
    wire full_adder_stage4_10_c_out; 
    full_adder_1bit full_adder_stage4_10 (
        .a(full_adder_stage3_17_c_out), 
        .b(full_adder_stage3_18_c_out), 
        .c_in(full_adder_stage3_19_sum), 
        .sum(full_adder_stage4_10_sum), 
        .c_out(full_adder_stage4_10_c_out) 
    ); 
    wire full_adder_stage4_11_sum; 
    wire full_adder_stage4_11_c_out; 
    full_adder_1bit full_adder_stage4_11 (
        .a(full_adder_stage3_19_c_out), 
        .b(full_adder_stage3_20_c_out), 
        .c_in(full_adder_stage3_21_sum), 
        .sum(full_adder_stage4_11_sum), 
        .c_out(full_adder_stage4_11_c_out) 
    ); 
    wire half_adder_stage4_12_sum; 
    wire half_adder_stage4_12_c_out; 
    half_adder_1bit half_adder_stage4_12 (
        .a(full_adder_stage3_22_sum), 
        .b(full_adder_stage1_54_sum), 
        .sum(half_adder_stage4_12_sum), 
        .c_out(half_adder_stage4_12_c_out) 
    ); 
    wire full_adder_stage4_13_sum; 
    wire full_adder_stage4_13_c_out; 
    full_adder_1bit full_adder_stage4_13 (
        .a(full_adder_stage3_21_c_out), 
        .b(full_adder_stage3_22_c_out), 
        .c_in(full_adder_stage3_23_sum), 
        .sum(full_adder_stage4_13_sum), 
        .c_out(full_adder_stage4_13_c_out) 
    ); 
    wire half_adder_stage4_14_sum; 
    wire half_adder_stage4_14_c_out; 
    half_adder_1bit half_adder_stage4_14 (
        .a(full_adder_stage3_24_sum), 
        .b(full_adder_stage1_59_sum), 
        .sum(half_adder_stage4_14_sum), 
        .c_out(half_adder_stage4_14_c_out) 
    ); 
    wire full_adder_stage4_15_sum; 
    wire full_adder_stage4_15_c_out; 
    full_adder_1bit full_adder_stage4_15 (
        .a(full_adder_stage3_23_c_out), 
        .b(full_adder_stage3_24_c_out), 
        .c_in(full_adder_stage3_25_sum), 
        .sum(full_adder_stage4_15_sum), 
        .c_out(full_adder_stage4_15_c_out) 
    ); 
    wire half_adder_stage4_16_sum; 
    wire half_adder_stage4_16_c_out; 
    half_adder_1bit half_adder_stage4_16 (
        .a(full_adder_stage3_26_sum), 
        .b(half_adder_stage2_42_sum), 
        .sum(half_adder_stage4_16_sum), 
        .c_out(half_adder_stage4_16_c_out) 
    ); 
    wire full_adder_stage4_17_sum; 
    wire full_adder_stage4_17_c_out; 
    full_adder_1bit full_adder_stage4_17 (
        .a(full_adder_stage3_25_c_out), 
        .b(full_adder_stage3_26_c_out), 
        .c_in(full_adder_stage3_27_sum), 
        .sum(full_adder_stage4_17_sum), 
        .c_out(full_adder_stage4_17_c_out) 
    ); 
    wire half_adder_stage4_18_sum; 
    wire half_adder_stage4_18_c_out; 
    half_adder_1bit half_adder_stage4_18 (
        .a(full_adder_stage3_28_sum), 
        .b(half_adder_stage3_29_sum), 
        .sum(half_adder_stage4_18_sum), 
        .c_out(half_adder_stage4_18_c_out) 
    ); 
    wire full_adder_stage4_19_sum; 
    wire full_adder_stage4_19_c_out; 
    full_adder_1bit full_adder_stage4_19 (
        .a(full_adder_stage3_27_c_out), 
        .b(full_adder_stage3_28_c_out), 
        .c_in(half_adder_stage3_29_c_out), 
        .sum(full_adder_stage4_19_sum), 
        .c_out(full_adder_stage4_19_c_out) 
    ); 
    wire full_adder_stage4_20_sum; 
    wire full_adder_stage4_20_c_out; 
    full_adder_1bit full_adder_stage4_20 (
        .a(full_adder_stage3_30_sum), 
        .b(full_adder_stage3_31_sum), 
        .c_in(half_adder_stage3_32_sum), 
        .sum(full_adder_stage4_20_sum), 
        .c_out(full_adder_stage4_20_c_out) 
    ); 
    wire full_adder_stage4_21_sum; 
    wire full_adder_stage4_21_c_out; 
    full_adder_1bit full_adder_stage4_21 (
        .a(full_adder_stage3_30_c_out), 
        .b(full_adder_stage3_31_c_out), 
        .c_in(half_adder_stage3_32_c_out), 
        .sum(full_adder_stage4_21_sum), 
        .c_out(full_adder_stage4_21_c_out) 
    ); 
    wire full_adder_stage4_22_sum; 
    wire full_adder_stage4_22_c_out; 
    full_adder_1bit full_adder_stage4_22 (
        .a(full_adder_stage3_33_sum), 
        .b(full_adder_stage3_34_sum), 
        .c_in(half_adder_stage3_35_sum), 
        .sum(full_adder_stage4_22_sum), 
        .c_out(full_adder_stage4_22_c_out) 
    ); 
    wire full_adder_stage4_23_sum; 
    wire full_adder_stage4_23_c_out; 
    full_adder_1bit full_adder_stage4_23 (
        .a(full_adder_stage3_33_c_out), 
        .b(full_adder_stage3_34_c_out), 
        .c_in(half_adder_stage3_35_c_out), 
        .sum(full_adder_stage4_23_sum), 
        .c_out(full_adder_stage4_23_c_out) 
    ); 
    wire full_adder_stage4_24_sum; 
    wire full_adder_stage4_24_c_out; 
    full_adder_1bit full_adder_stage4_24 (
        .a(full_adder_stage3_36_sum), 
        .b(full_adder_stage3_37_sum), 
        .c_in(full_adder_stage3_38_sum), 
        .sum(full_adder_stage4_24_sum), 
        .c_out(full_adder_stage4_24_c_out) 
    ); 
    wire full_adder_stage4_25_sum; 
    wire full_adder_stage4_25_c_out; 
    full_adder_1bit full_adder_stage4_25 (
        .a(full_adder_stage3_36_c_out), 
        .b(full_adder_stage3_37_c_out), 
        .c_in(full_adder_stage3_38_c_out), 
        .sum(full_adder_stage4_25_sum), 
        .c_out(full_adder_stage4_25_c_out) 
    ); 
    wire full_adder_stage4_26_sum; 
    wire full_adder_stage4_26_c_out; 
    full_adder_1bit full_adder_stage4_26 (
        .a(full_adder_stage3_39_sum), 
        .b(full_adder_stage3_40_sum), 
        .c_in(full_adder_stage3_41_sum), 
        .sum(full_adder_stage4_26_sum), 
        .c_out(full_adder_stage4_26_c_out) 
    ); 
    wire full_adder_stage4_27_sum; 
    wire full_adder_stage4_27_c_out; 
    full_adder_1bit full_adder_stage4_27 (
        .a(full_adder_stage3_39_c_out), 
        .b(full_adder_stage3_40_c_out), 
        .c_in(full_adder_stage3_41_c_out), 
        .sum(full_adder_stage4_27_sum), 
        .c_out(full_adder_stage4_27_c_out) 
    ); 
    wire full_adder_stage4_28_sum; 
    wire full_adder_stage4_28_c_out; 
    full_adder_1bit full_adder_stage4_28 (
        .a(full_adder_stage3_42_sum), 
        .b(full_adder_stage3_43_sum), 
        .c_in(full_adder_stage3_44_sum), 
        .sum(full_adder_stage4_28_sum), 
        .c_out(full_adder_stage4_28_c_out) 
    ); 
    wire full_adder_stage4_29_sum; 
    wire full_adder_stage4_29_c_out; 
    full_adder_1bit full_adder_stage4_29 (
        .a(full_adder_stage3_42_c_out), 
        .b(full_adder_stage3_43_c_out), 
        .c_in(full_adder_stage3_44_c_out), 
        .sum(full_adder_stage4_29_sum), 
        .c_out(full_adder_stage4_29_c_out) 
    ); 
    wire full_adder_stage4_30_sum; 
    wire full_adder_stage4_30_c_out; 
    full_adder_1bit full_adder_stage4_30 (
        .a(full_adder_stage3_45_sum), 
        .b(full_adder_stage3_46_sum), 
        .c_in(full_adder_stage3_47_sum), 
        .sum(full_adder_stage4_30_sum), 
        .c_out(full_adder_stage4_30_c_out) 
    ); 
    wire full_adder_stage4_31_sum; 
    wire full_adder_stage4_31_c_out; 
    full_adder_1bit full_adder_stage4_31 (
        .a(full_adder_stage3_45_c_out), 
        .b(full_adder_stage3_46_c_out), 
        .c_in(full_adder_stage3_47_c_out), 
        .sum(full_adder_stage4_31_sum), 
        .c_out(full_adder_stage4_31_c_out) 
    ); 
    wire full_adder_stage4_32_sum; 
    wire full_adder_stage4_32_c_out; 
    full_adder_1bit full_adder_stage4_32 (
        .a(full_adder_stage3_48_sum), 
        .b(full_adder_stage3_49_sum), 
        .c_in(full_adder_stage3_50_sum), 
        .sum(full_adder_stage4_32_sum), 
        .c_out(full_adder_stage4_32_c_out) 
    ); 
    wire full_adder_stage4_33_sum; 
    wire full_adder_stage4_33_c_out; 
    full_adder_1bit full_adder_stage4_33 (
        .a(full_adder_stage3_48_c_out), 
        .b(full_adder_stage3_49_c_out), 
        .c_in(full_adder_stage3_50_c_out), 
        .sum(full_adder_stage4_33_sum), 
        .c_out(full_adder_stage4_33_c_out) 
    ); 
    wire full_adder_stage4_34_sum; 
    wire full_adder_stage4_34_c_out; 
    full_adder_1bit full_adder_stage4_34 (
        .a(full_adder_stage3_51_sum), 
        .b(full_adder_stage3_52_sum), 
        .c_in(full_adder_stage3_53_sum), 
        .sum(full_adder_stage4_34_sum), 
        .c_out(full_adder_stage4_34_c_out) 
    ); 
    wire full_adder_stage4_35_sum; 
    wire full_adder_stage4_35_c_out; 
    full_adder_1bit full_adder_stage4_35 (
        .a(full_adder_stage3_51_c_out), 
        .b(full_adder_stage3_52_c_out), 
        .c_in(full_adder_stage3_53_c_out), 
        .sum(full_adder_stage4_35_sum), 
        .c_out(full_adder_stage4_35_c_out) 
    ); 
    wire full_adder_stage4_36_sum; 
    wire full_adder_stage4_36_c_out; 
    full_adder_1bit full_adder_stage4_36 (
        .a(full_adder_stage3_54_sum), 
        .b(full_adder_stage3_55_sum), 
        .c_in(full_adder_stage3_56_sum), 
        .sum(full_adder_stage4_36_sum), 
        .c_out(full_adder_stage4_36_c_out) 
    ); 
    wire full_adder_stage4_37_sum; 
    wire full_adder_stage4_37_c_out; 
    full_adder_1bit full_adder_stage4_37 (
        .a(full_adder_stage3_54_c_out), 
        .b(full_adder_stage3_55_c_out), 
        .c_in(full_adder_stage3_56_c_out), 
        .sum(full_adder_stage4_37_sum), 
        .c_out(full_adder_stage4_37_c_out) 
    ); 
    wire full_adder_stage4_38_sum; 
    wire full_adder_stage4_38_c_out; 
    full_adder_1bit full_adder_stage4_38 (
        .a(full_adder_stage3_57_sum), 
        .b(full_adder_stage3_58_sum), 
        .c_in(full_adder_stage3_59_sum), 
        .sum(full_adder_stage4_38_sum), 
        .c_out(full_adder_stage4_38_c_out) 
    ); 
    wire full_adder_stage4_39_sum; 
    wire full_adder_stage4_39_c_out; 
    full_adder_1bit full_adder_stage4_39 (
        .a(full_adder_stage3_57_c_out), 
        .b(full_adder_stage3_58_c_out), 
        .c_in(full_adder_stage3_59_c_out), 
        .sum(full_adder_stage4_39_sum), 
        .c_out(full_adder_stage4_39_c_out) 
    ); 
    wire full_adder_stage4_40_sum; 
    wire full_adder_stage4_40_c_out; 
    full_adder_1bit full_adder_stage4_40 (
        .a(full_adder_stage3_60_sum), 
        .b(full_adder_stage3_61_sum), 
        .c_in(full_adder_stage3_62_sum), 
        .sum(full_adder_stage4_40_sum), 
        .c_out(full_adder_stage4_40_c_out) 
    ); 
    wire full_adder_stage4_41_sum; 
    wire full_adder_stage4_41_c_out; 
    full_adder_1bit full_adder_stage4_41 (
        .a(full_adder_stage3_60_c_out), 
        .b(full_adder_stage3_61_c_out), 
        .c_in(full_adder_stage3_62_c_out), 
        .sum(full_adder_stage4_41_sum), 
        .c_out(full_adder_stage4_41_c_out) 
    ); 
    wire full_adder_stage4_42_sum; 
    wire full_adder_stage4_42_c_out; 
    full_adder_1bit full_adder_stage4_42 (
        .a(full_adder_stage3_63_sum), 
        .b(full_adder_stage3_64_sum), 
        .c_in(full_adder_stage3_65_sum), 
        .sum(full_adder_stage4_42_sum), 
        .c_out(full_adder_stage4_42_c_out) 
    ); 
    wire full_adder_stage4_43_sum; 
    wire full_adder_stage4_43_c_out; 
    full_adder_1bit full_adder_stage4_43 (
        .a(full_adder_stage3_63_c_out), 
        .b(full_adder_stage3_64_c_out), 
        .c_in(full_adder_stage3_65_c_out), 
        .sum(full_adder_stage4_43_sum), 
        .c_out(full_adder_stage4_43_c_out) 
    ); 
    wire full_adder_stage4_44_sum; 
    wire full_adder_stage4_44_c_out; 
    full_adder_1bit full_adder_stage4_44 (
        .a(full_adder_stage3_66_sum), 
        .b(full_adder_stage3_67_sum), 
        .c_in(half_adder_stage3_68_sum), 
        .sum(full_adder_stage4_44_sum), 
        .c_out(full_adder_stage4_44_c_out) 
    ); 
    wire full_adder_stage4_45_sum; 
    wire full_adder_stage4_45_c_out; 
    full_adder_1bit full_adder_stage4_45 (
        .a(full_adder_stage3_66_c_out), 
        .b(full_adder_stage3_67_c_out), 
        .c_in(half_adder_stage3_68_c_out), 
        .sum(full_adder_stage4_45_sum), 
        .c_out(full_adder_stage4_45_c_out) 
    ); 
    wire full_adder_stage4_46_sum; 
    wire full_adder_stage4_46_c_out; 
    full_adder_1bit full_adder_stage4_46 (
        .a(full_adder_stage3_69_sum), 
        .b(full_adder_stage3_70_sum), 
        .c_in(half_adder_stage3_71_sum), 
        .sum(full_adder_stage4_46_sum), 
        .c_out(full_adder_stage4_46_c_out) 
    ); 
    wire full_adder_stage4_47_sum; 
    wire full_adder_stage4_47_c_out; 
    full_adder_1bit full_adder_stage4_47 (
        .a(full_adder_stage3_69_c_out), 
        .b(full_adder_stage3_70_c_out), 
        .c_in(half_adder_stage3_71_c_out), 
        .sum(full_adder_stage4_47_sum), 
        .c_out(full_adder_stage4_47_c_out) 
    ); 
    wire full_adder_stage4_48_sum; 
    wire full_adder_stage4_48_c_out; 
    full_adder_1bit full_adder_stage4_48 (
        .a(full_adder_stage3_72_sum), 
        .b(full_adder_stage3_73_sum), 
        .c_in(half_adder_stage3_74_sum), 
        .sum(full_adder_stage4_48_sum), 
        .c_out(full_adder_stage4_48_c_out) 
    ); 
    wire full_adder_stage4_49_sum; 
    wire full_adder_stage4_49_c_out; 
    full_adder_1bit full_adder_stage4_49 (
        .a(full_adder_stage3_72_c_out), 
        .b(full_adder_stage3_73_c_out), 
        .c_in(half_adder_stage3_74_c_out), 
        .sum(full_adder_stage4_49_sum), 
        .c_out(full_adder_stage4_49_c_out) 
    ); 
    wire full_adder_stage4_50_sum; 
    wire full_adder_stage4_50_c_out; 
    full_adder_1bit full_adder_stage4_50 (
        .a(full_adder_stage3_75_sum), 
        .b(full_adder_stage3_76_sum), 
        .c_in(half_adder_stage3_77_sum), 
        .sum(full_adder_stage4_50_sum), 
        .c_out(full_adder_stage4_50_c_out) 
    ); 
    wire full_adder_stage4_51_sum; 
    wire full_adder_stage4_51_c_out; 
    full_adder_1bit full_adder_stage4_51 (
        .a(full_adder_stage3_75_c_out), 
        .b(full_adder_stage3_76_c_out), 
        .c_in(half_adder_stage3_77_c_out), 
        .sum(full_adder_stage4_51_sum), 
        .c_out(full_adder_stage4_51_c_out) 
    ); 
    wire full_adder_stage4_52_sum; 
    wire full_adder_stage4_52_c_out; 
    full_adder_1bit full_adder_stage4_52 (
        .a(full_adder_stage3_78_sum), 
        .b(full_adder_stage3_79_sum), 
        .c_in(half_adder_stage3_80_sum), 
        .sum(full_adder_stage4_52_sum), 
        .c_out(full_adder_stage4_52_c_out) 
    ); 
    wire full_adder_stage4_53_sum; 
    wire full_adder_stage4_53_c_out; 
    full_adder_1bit full_adder_stage4_53 (
        .a(full_adder_stage3_78_c_out), 
        .b(full_adder_stage3_79_c_out), 
        .c_in(half_adder_stage3_80_c_out), 
        .sum(full_adder_stage4_53_sum), 
        .c_out(full_adder_stage4_53_c_out) 
    ); 
    wire full_adder_stage4_54_sum; 
    wire full_adder_stage4_54_c_out; 
    full_adder_1bit full_adder_stage4_54 (
        .a(full_adder_stage3_81_sum), 
        .b(full_adder_stage3_82_sum), 
        .c_in(half_adder_stage3_83_sum), 
        .sum(full_adder_stage4_54_sum), 
        .c_out(full_adder_stage4_54_c_out) 
    ); 
    wire full_adder_stage4_55_sum; 
    wire full_adder_stage4_55_c_out; 
    full_adder_1bit full_adder_stage4_55 (
        .a(full_adder_stage3_81_c_out), 
        .b(full_adder_stage3_82_c_out), 
        .c_in(half_adder_stage3_83_c_out), 
        .sum(full_adder_stage4_55_sum), 
        .c_out(full_adder_stage4_55_c_out) 
    ); 
    wire full_adder_stage4_56_sum; 
    wire full_adder_stage4_56_c_out; 
    full_adder_1bit full_adder_stage4_56 (
        .a(full_adder_stage3_84_sum), 
        .b(full_adder_stage3_85_sum), 
        .c_in(half_adder_stage1_186_sum), 
        .sum(full_adder_stage4_56_sum), 
        .c_out(full_adder_stage4_56_c_out) 
    ); 
    wire full_adder_stage4_57_sum; 
    wire full_adder_stage4_57_c_out; 
    full_adder_1bit full_adder_stage4_57 (
        .a(full_adder_stage3_84_c_out), 
        .b(full_adder_stage3_85_c_out), 
        .c_in(full_adder_stage3_86_sum), 
        .sum(full_adder_stage4_57_sum), 
        .c_out(full_adder_stage4_57_c_out) 
    ); 
    wire half_adder_stage4_58_sum; 
    wire half_adder_stage4_58_c_out; 
    half_adder_1bit half_adder_stage4_58 (
        .a(full_adder_stage3_87_sum), 
        .b(half_adder_stage1_191_sum), 
        .sum(half_adder_stage4_58_sum), 
        .c_out(half_adder_stage4_58_c_out) 
    ); 
    wire full_adder_stage4_59_sum; 
    wire full_adder_stage4_59_c_out; 
    full_adder_1bit full_adder_stage4_59 (
        .a(full_adder_stage3_86_c_out), 
        .b(full_adder_stage3_87_c_out), 
        .c_in(full_adder_stage3_88_sum), 
        .sum(full_adder_stage4_59_sum), 
        .c_out(full_adder_stage4_59_c_out) 
    ); 
    wire full_adder_stage4_60_sum; 
    wire full_adder_stage4_60_c_out; 
    full_adder_1bit full_adder_stage4_60 (
        .a(full_adder_stage3_88_c_out), 
        .b(full_adder_stage3_89_c_out), 
        .c_in(full_adder_stage3_90_sum), 
        .sum(full_adder_stage4_60_sum), 
        .c_out(full_adder_stage4_60_c_out) 
    ); 
    wire full_adder_stage4_61_sum; 
    wire full_adder_stage4_61_c_out; 
    full_adder_1bit full_adder_stage4_61 (
        .a(full_adder_stage3_90_c_out), 
        .b(full_adder_stage3_91_c_out), 
        .c_in(full_adder_stage3_92_sum), 
        .sum(full_adder_stage4_61_sum), 
        .c_out(full_adder_stage4_61_c_out) 
    ); 
    wire full_adder_stage4_62_sum; 
    wire full_adder_stage4_62_c_out; 
    full_adder_1bit full_adder_stage4_62 (
        .a(full_adder_stage3_92_c_out), 
        .b(full_adder_stage3_93_c_out), 
        .c_in(full_adder_stage3_94_sum), 
        .sum(full_adder_stage4_62_sum), 
        .c_out(full_adder_stage4_62_c_out) 
    ); 
    wire full_adder_stage4_63_sum; 
    wire full_adder_stage4_63_c_out; 
    full_adder_1bit full_adder_stage4_63 (
        .a(full_adder_stage3_94_c_out), 
        .b(full_adder_stage3_95_c_out), 
        .c_in(full_adder_stage3_96_sum), 
        .sum(full_adder_stage4_63_sum), 
        .c_out(full_adder_stage4_63_c_out) 
    ); 
    wire full_adder_stage4_64_sum; 
    wire full_adder_stage4_64_c_out; 
    full_adder_1bit full_adder_stage4_64 (
        .a(full_adder_stage3_96_c_out), 
        .b(full_adder_stage3_97_c_out), 
        .c_in(full_adder_stage3_98_sum), 
        .sum(full_adder_stage4_64_sum), 
        .c_out(full_adder_stage4_64_c_out) 
    ); 
    wire full_adder_stage4_65_sum; 
    wire full_adder_stage4_65_c_out; 
    full_adder_1bit full_adder_stage4_65 (
        .a(full_adder_stage3_98_c_out), 
        .b(half_adder_stage3_99_c_out), 
        .c_in(full_adder_stage3_100_sum), 
        .sum(full_adder_stage4_65_sum), 
        .c_out(full_adder_stage4_65_c_out) 
    ); 
    wire full_adder_stage4_66_sum; 
    wire full_adder_stage4_66_c_out; 
    full_adder_1bit full_adder_stage4_66 (
        .a(full_adder_stage3_100_c_out), 
        .b(full_adder_stage3_101_sum), 
        .c_in(full_adder_stage2_149_sum), 
        .sum(full_adder_stage4_66_sum), 
        .c_out(full_adder_stage4_66_c_out) 
    ); 
    wire full_adder_stage4_67_sum; 
    wire full_adder_stage4_67_c_out; 
    full_adder_1bit full_adder_stage4_67 (
        .a(full_adder_stage3_101_c_out), 
        .b(full_adder_stage3_102_sum), 
        .c_in(full_adder_stage2_151_sum), 
        .sum(full_adder_stage4_67_sum), 
        .c_out(full_adder_stage4_67_c_out) 
    ); 
    wire full_adder_stage4_68_sum; 
    wire full_adder_stage4_68_c_out; 
    full_adder_1bit full_adder_stage4_68 (
        .a(full_adder_stage3_102_c_out), 
        .b(full_adder_stage3_103_sum), 
        .c_in(half_adder_stage2_153_sum), 
        .sum(full_adder_stage4_68_sum), 
        .c_out(full_adder_stage4_68_c_out) 
    ); 
    wire full_adder_stage4_69_sum; 
    wire full_adder_stage4_69_c_out; 
    full_adder_1bit full_adder_stage4_69 (
        .a(full_adder_stage3_103_c_out), 
        .b(full_adder_stage3_104_sum), 
        .c_in(full_adder_stage1_225_sum), 
        .sum(full_adder_stage4_69_sum), 
        .c_out(full_adder_stage4_69_c_out) 
    ); 
    wire half_adder_stage4_70_sum; 
    wire half_adder_stage4_70_c_out; 
    half_adder_1bit half_adder_stage4_70 (
        .a(full_adder_stage3_104_c_out), 
        .b(full_adder_stage3_105_sum), 
        .sum(half_adder_stage4_70_sum), 
        .c_out(half_adder_stage4_70_c_out) 
    ); 
    wire half_adder_stage4_71_sum; 
    wire half_adder_stage4_71_c_out; 
    half_adder_1bit half_adder_stage4_71 (
        .a(full_adder_stage3_105_c_out), 
        .b(full_adder_stage3_106_sum), 
        .sum(half_adder_stage4_71_sum), 
        .c_out(half_adder_stage4_71_c_out) 
    ); 
    wire half_adder_stage4_72_sum; 
    wire half_adder_stage4_72_c_out; 
    half_adder_1bit half_adder_stage4_72 (
        .a(full_adder_stage3_106_c_out), 
        .b(half_adder_stage3_107_sum), 
        .sum(half_adder_stage4_72_sum), 
        .c_out(half_adder_stage4_72_c_out) 
    ); 
    wire half_adder_stage4_73_sum; 
    wire half_adder_stage4_73_c_out; 
    half_adder_1bit half_adder_stage4_73 (
        .a(half_adder_stage3_107_c_out), 
        .b(half_adder_stage3_108_sum), 
        .sum(half_adder_stage4_73_sum), 
        .c_out(half_adder_stage4_73_c_out) 
    ); 
    wire half_adder_stage4_74_sum; 
    wire half_adder_stage4_74_c_out; 
    half_adder_1bit half_adder_stage4_74 (
        .a(half_adder_stage3_108_c_out), 
        .b(half_adder_stage3_109_sum), 
        .sum(half_adder_stage4_74_sum), 
        .c_out(half_adder_stage4_74_c_out) 
    ); 
    wire half_adder_stage4_75_sum; 
    wire half_adder_stage4_75_c_out; 
    half_adder_1bit half_adder_stage4_75 (
        .a(half_adder_stage3_109_c_out), 
        .b(half_adder_stage3_110_sum), 
        .sum(half_adder_stage4_75_sum), 
        .c_out(half_adder_stage4_75_c_out) 
    ); 
    wire half_adder_stage4_76_sum; 
    wire half_adder_stage4_76_c_out; 
    half_adder_1bit half_adder_stage4_76 (
        .a(half_adder_stage3_110_c_out), 
        .b(half_adder_stage3_111_sum), 
        .sum(half_adder_stage4_76_sum), 
        .c_out(half_adder_stage4_76_c_out) 
    ); 
    wire half_adder_stage4_77_sum; 
    wire half_adder_stage4_77_c_out; 
    half_adder_1bit half_adder_stage4_77 (
        .a(half_adder_stage3_111_c_out), 
        .b(half_adder_stage3_112_sum), 
        .sum(half_adder_stage4_77_sum), 
        .c_out(half_adder_stage4_77_c_out) 
    ); 

    // adders in stage 5
    wire half_adder_stage5_0_sum; 
    wire half_adder_stage5_0_c_out; 
    half_adder_1bit half_adder_stage5_0 (
        .a(full_adder_stage4_4_c_out), 
        .b(full_adder_stage4_5_sum), 
        .sum(half_adder_stage5_0_sum), 
        .c_out(half_adder_stage5_0_c_out) 
    ); 
    wire full_adder_stage5_1_sum; 
    wire full_adder_stage5_1_c_out; 
    full_adder_1bit full_adder_stage5_1 (
        .a(full_adder_stage4_5_c_out), 
        .b(full_adder_stage4_6_sum), 
        .c_in(half_adder_stage3_12_sum), 
        .sum(full_adder_stage5_1_sum), 
        .c_out(full_adder_stage5_1_c_out) 
    ); 
    wire full_adder_stage5_2_sum; 
    wire full_adder_stage5_2_c_out; 
    full_adder_1bit full_adder_stage5_2 (
        .a(full_adder_stage4_6_c_out), 
        .b(full_adder_stage4_7_sum), 
        .c_in(full_adder_stage3_14_sum), 
        .sum(full_adder_stage5_2_sum), 
        .c_out(full_adder_stage5_2_c_out) 
    ); 
    wire full_adder_stage5_3_sum; 
    wire full_adder_stage5_3_c_out; 
    full_adder_1bit full_adder_stage5_3 (
        .a(full_adder_stage4_7_c_out), 
        .b(full_adder_stage4_8_sum), 
        .c_in(full_adder_stage3_16_sum), 
        .sum(full_adder_stage5_3_sum), 
        .c_out(full_adder_stage5_3_c_out) 
    ); 
    wire full_adder_stage5_4_sum; 
    wire full_adder_stage5_4_c_out; 
    full_adder_1bit full_adder_stage5_4 (
        .a(full_adder_stage4_8_c_out), 
        .b(full_adder_stage4_9_sum), 
        .c_in(full_adder_stage3_18_sum), 
        .sum(full_adder_stage5_4_sum), 
        .c_out(full_adder_stage5_4_c_out) 
    ); 
    wire full_adder_stage5_5_sum; 
    wire full_adder_stage5_5_c_out; 
    full_adder_1bit full_adder_stage5_5 (
        .a(full_adder_stage4_9_c_out), 
        .b(full_adder_stage4_10_sum), 
        .c_in(full_adder_stage3_20_sum), 
        .sum(full_adder_stage5_5_sum), 
        .c_out(full_adder_stage5_5_c_out) 
    ); 
    wire full_adder_stage5_6_sum; 
    wire full_adder_stage5_6_c_out; 
    full_adder_1bit full_adder_stage5_6 (
        .a(full_adder_stage4_10_c_out), 
        .b(full_adder_stage4_11_sum), 
        .c_in(half_adder_stage4_12_sum), 
        .sum(full_adder_stage5_6_sum), 
        .c_out(full_adder_stage5_6_c_out) 
    ); 
    wire full_adder_stage5_7_sum; 
    wire full_adder_stage5_7_c_out; 
    full_adder_1bit full_adder_stage5_7 (
        .a(full_adder_stage4_11_c_out), 
        .b(half_adder_stage4_12_c_out), 
        .c_in(full_adder_stage4_13_sum), 
        .sum(full_adder_stage5_7_sum), 
        .c_out(full_adder_stage5_7_c_out) 
    ); 
    wire full_adder_stage5_8_sum; 
    wire full_adder_stage5_8_c_out; 
    full_adder_1bit full_adder_stage5_8 (
        .a(full_adder_stage4_13_c_out), 
        .b(half_adder_stage4_14_c_out), 
        .c_in(full_adder_stage4_15_sum), 
        .sum(full_adder_stage5_8_sum), 
        .c_out(full_adder_stage5_8_c_out) 
    ); 
    wire full_adder_stage5_9_sum; 
    wire full_adder_stage5_9_c_out; 
    full_adder_1bit full_adder_stage5_9 (
        .a(full_adder_stage4_15_c_out), 
        .b(half_adder_stage4_16_c_out), 
        .c_in(full_adder_stage4_17_sum), 
        .sum(full_adder_stage5_9_sum), 
        .c_out(full_adder_stage5_9_c_out) 
    ); 
    wire full_adder_stage5_10_sum; 
    wire full_adder_stage5_10_c_out; 
    full_adder_1bit full_adder_stage5_10 (
        .a(full_adder_stage4_17_c_out), 
        .b(half_adder_stage4_18_c_out), 
        .c_in(full_adder_stage4_19_sum), 
        .sum(full_adder_stage5_10_sum), 
        .c_out(full_adder_stage5_10_c_out) 
    ); 
    wire full_adder_stage5_11_sum; 
    wire full_adder_stage5_11_c_out; 
    full_adder_1bit full_adder_stage5_11 (
        .a(full_adder_stage4_19_c_out), 
        .b(full_adder_stage4_20_c_out), 
        .c_in(full_adder_stage4_21_sum), 
        .sum(full_adder_stage5_11_sum), 
        .c_out(full_adder_stage5_11_c_out) 
    ); 
    wire full_adder_stage5_12_sum; 
    wire full_adder_stage5_12_c_out; 
    full_adder_1bit full_adder_stage5_12 (
        .a(full_adder_stage4_21_c_out), 
        .b(full_adder_stage4_22_c_out), 
        .c_in(full_adder_stage4_23_sum), 
        .sum(full_adder_stage5_12_sum), 
        .c_out(full_adder_stage5_12_c_out) 
    ); 
    wire full_adder_stage5_13_sum; 
    wire full_adder_stage5_13_c_out; 
    full_adder_1bit full_adder_stage5_13 (
        .a(full_adder_stage4_23_c_out), 
        .b(full_adder_stage4_24_c_out), 
        .c_in(full_adder_stage4_25_sum), 
        .sum(full_adder_stage5_13_sum), 
        .c_out(full_adder_stage5_13_c_out) 
    ); 
    wire full_adder_stage5_14_sum; 
    wire full_adder_stage5_14_c_out; 
    full_adder_1bit full_adder_stage5_14 (
        .a(full_adder_stage4_25_c_out), 
        .b(full_adder_stage4_26_c_out), 
        .c_in(full_adder_stage4_27_sum), 
        .sum(full_adder_stage5_14_sum), 
        .c_out(full_adder_stage5_14_c_out) 
    ); 
    wire full_adder_stage5_15_sum; 
    wire full_adder_stage5_15_c_out; 
    full_adder_1bit full_adder_stage5_15 (
        .a(full_adder_stage4_27_c_out), 
        .b(full_adder_stage4_28_c_out), 
        .c_in(full_adder_stage4_29_sum), 
        .sum(full_adder_stage5_15_sum), 
        .c_out(full_adder_stage5_15_c_out) 
    ); 
    wire full_adder_stage5_16_sum; 
    wire full_adder_stage5_16_c_out; 
    full_adder_1bit full_adder_stage5_16 (
        .a(full_adder_stage4_29_c_out), 
        .b(full_adder_stage4_30_c_out), 
        .c_in(full_adder_stage4_31_sum), 
        .sum(full_adder_stage5_16_sum), 
        .c_out(full_adder_stage5_16_c_out) 
    ); 
    wire half_adder_stage5_17_sum; 
    wire half_adder_stage5_17_c_out; 
    half_adder_1bit half_adder_stage5_17 (
        .a(full_adder_stage4_32_sum), 
        .b(half_adder_stage2_76_sum), 
        .sum(half_adder_stage5_17_sum), 
        .c_out(half_adder_stage5_17_c_out) 
    ); 
    wire full_adder_stage5_18_sum; 
    wire full_adder_stage5_18_c_out; 
    full_adder_1bit full_adder_stage5_18 (
        .a(full_adder_stage4_31_c_out), 
        .b(full_adder_stage4_32_c_out), 
        .c_in(full_adder_stage4_33_sum), 
        .sum(full_adder_stage5_18_sum), 
        .c_out(full_adder_stage5_18_c_out) 
    ); 
    wire half_adder_stage5_19_sum; 
    wire half_adder_stage5_19_c_out; 
    half_adder_1bit half_adder_stage5_19 (
        .a(full_adder_stage4_34_sum), 
        .b(full_adder_stage2_81_sum), 
        .sum(half_adder_stage5_19_sum), 
        .c_out(half_adder_stage5_19_c_out) 
    ); 
    wire full_adder_stage5_20_sum; 
    wire full_adder_stage5_20_c_out; 
    full_adder_1bit full_adder_stage5_20 (
        .a(full_adder_stage4_33_c_out), 
        .b(full_adder_stage4_34_c_out), 
        .c_in(full_adder_stage4_35_sum), 
        .sum(full_adder_stage5_20_sum), 
        .c_out(full_adder_stage5_20_c_out) 
    ); 
    wire half_adder_stage5_21_sum; 
    wire half_adder_stage5_21_c_out; 
    half_adder_1bit half_adder_stage5_21 (
        .a(full_adder_stage4_36_sum), 
        .b(half_adder_stage2_86_sum), 
        .sum(half_adder_stage5_21_sum), 
        .c_out(half_adder_stage5_21_c_out) 
    ); 
    wire full_adder_stage5_22_sum; 
    wire full_adder_stage5_22_c_out; 
    full_adder_1bit full_adder_stage5_22 (
        .a(full_adder_stage4_35_c_out), 
        .b(full_adder_stage4_36_c_out), 
        .c_in(full_adder_stage4_37_sum), 
        .sum(full_adder_stage5_22_sum), 
        .c_out(full_adder_stage5_22_c_out) 
    ); 
    wire half_adder_stage5_23_sum; 
    wire half_adder_stage5_23_c_out; 
    half_adder_1bit half_adder_stage5_23 (
        .a(full_adder_stage4_38_sum), 
        .b(half_adder_stage2_91_sum), 
        .sum(half_adder_stage5_23_sum), 
        .c_out(half_adder_stage5_23_c_out) 
    ); 
    wire full_adder_stage5_24_sum; 
    wire full_adder_stage5_24_c_out; 
    full_adder_1bit full_adder_stage5_24 (
        .a(full_adder_stage4_37_c_out), 
        .b(full_adder_stage4_38_c_out), 
        .c_in(full_adder_stage4_39_sum), 
        .sum(full_adder_stage5_24_sum), 
        .c_out(full_adder_stage5_24_c_out) 
    ); 
    wire half_adder_stage5_25_sum; 
    wire half_adder_stage5_25_c_out; 
    half_adder_1bit half_adder_stage5_25 (
        .a(full_adder_stage4_40_sum), 
        .b(half_adder_stage2_96_sum), 
        .sum(half_adder_stage5_25_sum), 
        .c_out(half_adder_stage5_25_c_out) 
    ); 
    wire full_adder_stage5_26_sum; 
    wire full_adder_stage5_26_c_out; 
    full_adder_1bit full_adder_stage5_26 (
        .a(full_adder_stage4_39_c_out), 
        .b(full_adder_stage4_40_c_out), 
        .c_in(full_adder_stage4_41_sum), 
        .sum(full_adder_stage5_26_sum), 
        .c_out(full_adder_stage5_26_c_out) 
    ); 
    wire half_adder_stage5_27_sum; 
    wire half_adder_stage5_27_c_out; 
    half_adder_1bit half_adder_stage5_27 (
        .a(full_adder_stage4_42_sum), 
        .b(full_adder_stage1_149_sum), 
        .sum(half_adder_stage5_27_sum), 
        .c_out(half_adder_stage5_27_c_out) 
    ); 
    wire full_adder_stage5_28_sum; 
    wire full_adder_stage5_28_c_out; 
    full_adder_1bit full_adder_stage5_28 (
        .a(full_adder_stage4_41_c_out), 
        .b(full_adder_stage4_42_c_out), 
        .c_in(full_adder_stage4_43_sum), 
        .sum(full_adder_stage5_28_sum), 
        .c_out(full_adder_stage5_28_c_out) 
    ); 
    wire full_adder_stage5_29_sum; 
    wire full_adder_stage5_29_c_out; 
    full_adder_1bit full_adder_stage5_29 (
        .a(full_adder_stage4_43_c_out), 
        .b(full_adder_stage4_44_c_out), 
        .c_in(full_adder_stage4_45_sum), 
        .sum(full_adder_stage5_29_sum), 
        .c_out(full_adder_stage5_29_c_out) 
    ); 
    wire full_adder_stage5_30_sum; 
    wire full_adder_stage5_30_c_out; 
    full_adder_1bit full_adder_stage5_30 (
        .a(full_adder_stage4_45_c_out), 
        .b(full_adder_stage4_46_c_out), 
        .c_in(full_adder_stage4_47_sum), 
        .sum(full_adder_stage5_30_sum), 
        .c_out(full_adder_stage5_30_c_out) 
    ); 
    wire full_adder_stage5_31_sum; 
    wire full_adder_stage5_31_c_out; 
    full_adder_1bit full_adder_stage5_31 (
        .a(full_adder_stage4_47_c_out), 
        .b(full_adder_stage4_48_c_out), 
        .c_in(full_adder_stage4_49_sum), 
        .sum(full_adder_stage5_31_sum), 
        .c_out(full_adder_stage5_31_c_out) 
    ); 
    wire full_adder_stage5_32_sum; 
    wire full_adder_stage5_32_c_out; 
    full_adder_1bit full_adder_stage5_32 (
        .a(full_adder_stage4_49_c_out), 
        .b(full_adder_stage4_50_c_out), 
        .c_in(full_adder_stage4_51_sum), 
        .sum(full_adder_stage5_32_sum), 
        .c_out(full_adder_stage5_32_c_out) 
    ); 
    wire full_adder_stage5_33_sum; 
    wire full_adder_stage5_33_c_out; 
    full_adder_1bit full_adder_stage5_33 (
        .a(full_adder_stage4_51_c_out), 
        .b(full_adder_stage4_52_c_out), 
        .c_in(full_adder_stage4_53_sum), 
        .sum(full_adder_stage5_33_sum), 
        .c_out(full_adder_stage5_33_c_out) 
    ); 
    wire full_adder_stage5_34_sum; 
    wire full_adder_stage5_34_c_out; 
    full_adder_1bit full_adder_stage5_34 (
        .a(full_adder_stage4_53_c_out), 
        .b(full_adder_stage4_54_c_out), 
        .c_in(full_adder_stage4_55_sum), 
        .sum(full_adder_stage5_34_sum), 
        .c_out(full_adder_stage5_34_c_out) 
    ); 
    wire full_adder_stage5_35_sum; 
    wire full_adder_stage5_35_c_out; 
    full_adder_1bit full_adder_stage5_35 (
        .a(full_adder_stage4_55_c_out), 
        .b(full_adder_stage4_56_c_out), 
        .c_in(full_adder_stage4_57_sum), 
        .sum(full_adder_stage5_35_sum), 
        .c_out(full_adder_stage5_35_c_out) 
    ); 
    wire full_adder_stage5_36_sum; 
    wire full_adder_stage5_36_c_out; 
    full_adder_1bit full_adder_stage5_36 (
        .a(full_adder_stage4_57_c_out), 
        .b(half_adder_stage4_58_c_out), 
        .c_in(full_adder_stage4_59_sum), 
        .sum(full_adder_stage5_36_sum), 
        .c_out(full_adder_stage5_36_c_out) 
    ); 
    wire full_adder_stage5_37_sum; 
    wire full_adder_stage5_37_c_out; 
    full_adder_1bit full_adder_stage5_37 (
        .a(full_adder_stage4_59_c_out), 
        .b(full_adder_stage4_60_sum), 
        .c_in(full_adder_stage3_91_sum), 
        .sum(full_adder_stage5_37_sum), 
        .c_out(full_adder_stage5_37_c_out) 
    ); 
    wire full_adder_stage5_38_sum; 
    wire full_adder_stage5_38_c_out; 
    full_adder_1bit full_adder_stage5_38 (
        .a(full_adder_stage4_60_c_out), 
        .b(full_adder_stage4_61_sum), 
        .c_in(full_adder_stage3_93_sum), 
        .sum(full_adder_stage5_38_sum), 
        .c_out(full_adder_stage5_38_c_out) 
    ); 
    wire full_adder_stage5_39_sum; 
    wire full_adder_stage5_39_c_out; 
    full_adder_1bit full_adder_stage5_39 (
        .a(full_adder_stage4_61_c_out), 
        .b(full_adder_stage4_62_sum), 
        .c_in(full_adder_stage3_95_sum), 
        .sum(full_adder_stage5_39_sum), 
        .c_out(full_adder_stage5_39_c_out) 
    ); 
    wire full_adder_stage5_40_sum; 
    wire full_adder_stage5_40_c_out; 
    full_adder_1bit full_adder_stage5_40 (
        .a(full_adder_stage4_62_c_out), 
        .b(full_adder_stage4_63_sum), 
        .c_in(full_adder_stage3_97_sum), 
        .sum(full_adder_stage5_40_sum), 
        .c_out(full_adder_stage5_40_c_out) 
    ); 
    wire full_adder_stage5_41_sum; 
    wire full_adder_stage5_41_c_out; 
    full_adder_1bit full_adder_stage5_41 (
        .a(full_adder_stage4_63_c_out), 
        .b(full_adder_stage4_64_sum), 
        .c_in(half_adder_stage3_99_sum), 
        .sum(full_adder_stage5_41_sum), 
        .c_out(full_adder_stage5_41_c_out) 
    ); 
    wire full_adder_stage5_42_sum; 
    wire full_adder_stage5_42_c_out; 
    full_adder_1bit full_adder_stage5_42 (
        .a(full_adder_stage4_64_c_out), 
        .b(full_adder_stage4_65_sum), 
        .c_in(full_adder_stage2_147_sum), 
        .sum(full_adder_stage5_42_sum), 
        .c_out(full_adder_stage5_42_c_out) 
    ); 
    wire half_adder_stage5_43_sum; 
    wire half_adder_stage5_43_c_out; 
    half_adder_1bit half_adder_stage5_43 (
        .a(full_adder_stage4_65_c_out), 
        .b(full_adder_stage4_66_sum), 
        .sum(half_adder_stage5_43_sum), 
        .c_out(half_adder_stage5_43_c_out) 
    ); 
    wire half_adder_stage5_44_sum; 
    wire half_adder_stage5_44_c_out; 
    half_adder_1bit half_adder_stage5_44 (
        .a(full_adder_stage4_66_c_out), 
        .b(full_adder_stage4_67_sum), 
        .sum(half_adder_stage5_44_sum), 
        .c_out(half_adder_stage5_44_c_out) 
    ); 
    wire half_adder_stage5_45_sum; 
    wire half_adder_stage5_45_c_out; 
    half_adder_1bit half_adder_stage5_45 (
        .a(full_adder_stage4_67_c_out), 
        .b(full_adder_stage4_68_sum), 
        .sum(half_adder_stage5_45_sum), 
        .c_out(half_adder_stage5_45_c_out) 
    ); 
    wire half_adder_stage5_46_sum; 
    wire half_adder_stage5_46_c_out; 
    half_adder_1bit half_adder_stage5_46 (
        .a(full_adder_stage4_68_c_out), 
        .b(full_adder_stage4_69_sum), 
        .sum(half_adder_stage5_46_sum), 
        .c_out(half_adder_stage5_46_c_out) 
    ); 
    wire half_adder_stage5_47_sum; 
    wire half_adder_stage5_47_c_out; 
    half_adder_1bit half_adder_stage5_47 (
        .a(full_adder_stage4_69_c_out), 
        .b(half_adder_stage4_70_sum), 
        .sum(half_adder_stage5_47_sum), 
        .c_out(half_adder_stage5_47_c_out) 
    ); 
    wire half_adder_stage5_48_sum; 
    wire half_adder_stage5_48_c_out; 
    half_adder_1bit half_adder_stage5_48 (
        .a(half_adder_stage4_70_c_out), 
        .b(half_adder_stage4_71_sum), 
        .sum(half_adder_stage5_48_sum), 
        .c_out(half_adder_stage5_48_c_out) 
    ); 
    wire half_adder_stage5_49_sum; 
    wire half_adder_stage5_49_c_out; 
    half_adder_1bit half_adder_stage5_49 (
        .a(half_adder_stage4_71_c_out), 
        .b(half_adder_stage4_72_sum), 
        .sum(half_adder_stage5_49_sum), 
        .c_out(half_adder_stage5_49_c_out) 
    ); 
    wire half_adder_stage5_50_sum; 
    wire half_adder_stage5_50_c_out; 
    half_adder_1bit half_adder_stage5_50 (
        .a(half_adder_stage4_72_c_out), 
        .b(half_adder_stage4_73_sum), 
        .sum(half_adder_stage5_50_sum), 
        .c_out(half_adder_stage5_50_c_out) 
    ); 
    wire half_adder_stage5_51_sum; 
    wire half_adder_stage5_51_c_out; 
    half_adder_1bit half_adder_stage5_51 (
        .a(half_adder_stage4_73_c_out), 
        .b(half_adder_stage4_74_sum), 
        .sum(half_adder_stage5_51_sum), 
        .c_out(half_adder_stage5_51_c_out) 
    ); 
    wire half_adder_stage5_52_sum; 
    wire half_adder_stage5_52_c_out; 
    half_adder_1bit half_adder_stage5_52 (
        .a(half_adder_stage4_74_c_out), 
        .b(half_adder_stage4_75_sum), 
        .sum(half_adder_stage5_52_sum), 
        .c_out(half_adder_stage5_52_c_out) 
    ); 
    wire half_adder_stage5_53_sum; 
    wire half_adder_stage5_53_c_out; 
    half_adder_1bit half_adder_stage5_53 (
        .a(half_adder_stage4_75_c_out), 
        .b(half_adder_stage4_76_sum), 
        .sum(half_adder_stage5_53_sum), 
        .c_out(half_adder_stage5_53_c_out) 
    ); 
    wire half_adder_stage5_54_sum; 
    wire half_adder_stage5_54_c_out; 
    half_adder_1bit half_adder_stage5_54 (
        .a(half_adder_stage4_76_c_out), 
        .b(half_adder_stage4_77_sum), 
        .sum(half_adder_stage5_54_sum), 
        .c_out(half_adder_stage5_54_c_out) 
    ); 

    // adders in stage 6
    wire half_adder_stage6_0_sum; 
    wire half_adder_stage6_0_c_out; 
    half_adder_1bit half_adder_stage6_0 (
        .a(full_adder_stage5_6_c_out), 
        .b(full_adder_stage5_7_sum), 
        .sum(half_adder_stage6_0_sum), 
        .c_out(half_adder_stage6_0_c_out) 
    ); 
    wire full_adder_stage6_1_sum; 
    wire full_adder_stage6_1_c_out; 
    full_adder_1bit full_adder_stage6_1 (
        .a(full_adder_stage5_7_c_out), 
        .b(full_adder_stage5_8_sum), 
        .c_in(half_adder_stage4_16_sum), 
        .sum(full_adder_stage6_1_sum), 
        .c_out(full_adder_stage6_1_c_out) 
    ); 
    wire full_adder_stage6_2_sum; 
    wire full_adder_stage6_2_c_out; 
    full_adder_1bit full_adder_stage6_2 (
        .a(full_adder_stage5_8_c_out), 
        .b(full_adder_stage5_9_sum), 
        .c_in(half_adder_stage4_18_sum), 
        .sum(full_adder_stage6_2_sum), 
        .c_out(full_adder_stage6_2_c_out) 
    ); 
    wire full_adder_stage6_3_sum; 
    wire full_adder_stage6_3_c_out; 
    full_adder_1bit full_adder_stage6_3 (
        .a(full_adder_stage5_9_c_out), 
        .b(full_adder_stage5_10_sum), 
        .c_in(full_adder_stage4_20_sum), 
        .sum(full_adder_stage6_3_sum), 
        .c_out(full_adder_stage6_3_c_out) 
    ); 
    wire full_adder_stage6_4_sum; 
    wire full_adder_stage6_4_c_out; 
    full_adder_1bit full_adder_stage6_4 (
        .a(full_adder_stage5_10_c_out), 
        .b(full_adder_stage5_11_sum), 
        .c_in(full_adder_stage4_22_sum), 
        .sum(full_adder_stage6_4_sum), 
        .c_out(full_adder_stage6_4_c_out) 
    ); 
    wire full_adder_stage6_5_sum; 
    wire full_adder_stage6_5_c_out; 
    full_adder_1bit full_adder_stage6_5 (
        .a(full_adder_stage5_11_c_out), 
        .b(full_adder_stage5_12_sum), 
        .c_in(full_adder_stage4_24_sum), 
        .sum(full_adder_stage6_5_sum), 
        .c_out(full_adder_stage6_5_c_out) 
    ); 
    wire full_adder_stage6_6_sum; 
    wire full_adder_stage6_6_c_out; 
    full_adder_1bit full_adder_stage6_6 (
        .a(full_adder_stage5_12_c_out), 
        .b(full_adder_stage5_13_sum), 
        .c_in(full_adder_stage4_26_sum), 
        .sum(full_adder_stage6_6_sum), 
        .c_out(full_adder_stage6_6_c_out) 
    ); 
    wire full_adder_stage6_7_sum; 
    wire full_adder_stage6_7_c_out; 
    full_adder_1bit full_adder_stage6_7 (
        .a(full_adder_stage5_13_c_out), 
        .b(full_adder_stage5_14_sum), 
        .c_in(full_adder_stage4_28_sum), 
        .sum(full_adder_stage6_7_sum), 
        .c_out(full_adder_stage6_7_c_out) 
    ); 
    wire full_adder_stage6_8_sum; 
    wire full_adder_stage6_8_c_out; 
    full_adder_1bit full_adder_stage6_8 (
        .a(full_adder_stage5_14_c_out), 
        .b(full_adder_stage5_15_sum), 
        .c_in(full_adder_stage4_30_sum), 
        .sum(full_adder_stage6_8_sum), 
        .c_out(full_adder_stage6_8_c_out) 
    ); 
    wire full_adder_stage6_9_sum; 
    wire full_adder_stage6_9_c_out; 
    full_adder_1bit full_adder_stage6_9 (
        .a(full_adder_stage5_15_c_out), 
        .b(full_adder_stage5_16_sum), 
        .c_in(half_adder_stage5_17_sum), 
        .sum(full_adder_stage6_9_sum), 
        .c_out(full_adder_stage6_9_c_out) 
    ); 
    wire full_adder_stage6_10_sum; 
    wire full_adder_stage6_10_c_out; 
    full_adder_1bit full_adder_stage6_10 (
        .a(full_adder_stage5_16_c_out), 
        .b(half_adder_stage5_17_c_out), 
        .c_in(full_adder_stage5_18_sum), 
        .sum(full_adder_stage6_10_sum), 
        .c_out(full_adder_stage6_10_c_out) 
    ); 
    wire full_adder_stage6_11_sum; 
    wire full_adder_stage6_11_c_out; 
    full_adder_1bit full_adder_stage6_11 (
        .a(full_adder_stage5_18_c_out), 
        .b(half_adder_stage5_19_c_out), 
        .c_in(full_adder_stage5_20_sum), 
        .sum(full_adder_stage6_11_sum), 
        .c_out(full_adder_stage6_11_c_out) 
    ); 
    wire full_adder_stage6_12_sum; 
    wire full_adder_stage6_12_c_out; 
    full_adder_1bit full_adder_stage6_12 (
        .a(full_adder_stage5_20_c_out), 
        .b(half_adder_stage5_21_c_out), 
        .c_in(full_adder_stage5_22_sum), 
        .sum(full_adder_stage6_12_sum), 
        .c_out(full_adder_stage6_12_c_out) 
    ); 
    wire full_adder_stage6_13_sum; 
    wire full_adder_stage6_13_c_out; 
    full_adder_1bit full_adder_stage6_13 (
        .a(full_adder_stage5_22_c_out), 
        .b(half_adder_stage5_23_c_out), 
        .c_in(full_adder_stage5_24_sum), 
        .sum(full_adder_stage6_13_sum), 
        .c_out(full_adder_stage6_13_c_out) 
    ); 
    wire full_adder_stage6_14_sum; 
    wire full_adder_stage6_14_c_out; 
    full_adder_1bit full_adder_stage6_14 (
        .a(full_adder_stage5_24_c_out), 
        .b(half_adder_stage5_25_c_out), 
        .c_in(full_adder_stage5_26_sum), 
        .sum(full_adder_stage6_14_sum), 
        .c_out(full_adder_stage6_14_c_out) 
    ); 
    wire full_adder_stage6_15_sum; 
    wire full_adder_stage6_15_c_out; 
    full_adder_1bit full_adder_stage6_15 (
        .a(full_adder_stage5_26_c_out), 
        .b(half_adder_stage5_27_c_out), 
        .c_in(full_adder_stage5_28_sum), 
        .sum(full_adder_stage6_15_sum), 
        .c_out(full_adder_stage6_15_c_out) 
    ); 
    wire full_adder_stage6_16_sum; 
    wire full_adder_stage6_16_c_out; 
    full_adder_1bit full_adder_stage6_16 (
        .a(full_adder_stage5_28_c_out), 
        .b(full_adder_stage5_29_sum), 
        .c_in(full_adder_stage4_46_sum), 
        .sum(full_adder_stage6_16_sum), 
        .c_out(full_adder_stage6_16_c_out) 
    ); 
    wire full_adder_stage6_17_sum; 
    wire full_adder_stage6_17_c_out; 
    full_adder_1bit full_adder_stage6_17 (
        .a(full_adder_stage5_29_c_out), 
        .b(full_adder_stage5_30_sum), 
        .c_in(full_adder_stage4_48_sum), 
        .sum(full_adder_stage6_17_sum), 
        .c_out(full_adder_stage6_17_c_out) 
    ); 
    wire full_adder_stage6_18_sum; 
    wire full_adder_stage6_18_c_out; 
    full_adder_1bit full_adder_stage6_18 (
        .a(full_adder_stage5_30_c_out), 
        .b(full_adder_stage5_31_sum), 
        .c_in(full_adder_stage4_50_sum), 
        .sum(full_adder_stage6_18_sum), 
        .c_out(full_adder_stage6_18_c_out) 
    ); 
    wire full_adder_stage6_19_sum; 
    wire full_adder_stage6_19_c_out; 
    full_adder_1bit full_adder_stage6_19 (
        .a(full_adder_stage5_31_c_out), 
        .b(full_adder_stage5_32_sum), 
        .c_in(full_adder_stage4_52_sum), 
        .sum(full_adder_stage6_19_sum), 
        .c_out(full_adder_stage6_19_c_out) 
    ); 
    wire full_adder_stage6_20_sum; 
    wire full_adder_stage6_20_c_out; 
    full_adder_1bit full_adder_stage6_20 (
        .a(full_adder_stage5_32_c_out), 
        .b(full_adder_stage5_33_sum), 
        .c_in(full_adder_stage4_54_sum), 
        .sum(full_adder_stage6_20_sum), 
        .c_out(full_adder_stage6_20_c_out) 
    ); 
    wire full_adder_stage6_21_sum; 
    wire full_adder_stage6_21_c_out; 
    full_adder_1bit full_adder_stage6_21 (
        .a(full_adder_stage5_33_c_out), 
        .b(full_adder_stage5_34_sum), 
        .c_in(full_adder_stage4_56_sum), 
        .sum(full_adder_stage6_21_sum), 
        .c_out(full_adder_stage6_21_c_out) 
    ); 
    wire full_adder_stage6_22_sum; 
    wire full_adder_stage6_22_c_out; 
    full_adder_1bit full_adder_stage6_22 (
        .a(full_adder_stage5_34_c_out), 
        .b(full_adder_stage5_35_sum), 
        .c_in(half_adder_stage4_58_sum), 
        .sum(full_adder_stage6_22_sum), 
        .c_out(full_adder_stage6_22_c_out) 
    ); 
    wire full_adder_stage6_23_sum; 
    wire full_adder_stage6_23_c_out; 
    full_adder_1bit full_adder_stage6_23 (
        .a(full_adder_stage5_35_c_out), 
        .b(full_adder_stage5_36_sum), 
        .c_in(full_adder_stage3_89_sum), 
        .sum(full_adder_stage6_23_sum), 
        .c_out(full_adder_stage6_23_c_out) 
    ); 
    wire half_adder_stage6_24_sum; 
    wire half_adder_stage6_24_c_out; 
    half_adder_1bit half_adder_stage6_24 (
        .a(full_adder_stage5_36_c_out), 
        .b(full_adder_stage5_37_sum), 
        .sum(half_adder_stage6_24_sum), 
        .c_out(half_adder_stage6_24_c_out) 
    ); 
    wire half_adder_stage6_25_sum; 
    wire half_adder_stage6_25_c_out; 
    half_adder_1bit half_adder_stage6_25 (
        .a(full_adder_stage5_37_c_out), 
        .b(full_adder_stage5_38_sum), 
        .sum(half_adder_stage6_25_sum), 
        .c_out(half_adder_stage6_25_c_out) 
    ); 
    wire half_adder_stage6_26_sum; 
    wire half_adder_stage6_26_c_out; 
    half_adder_1bit half_adder_stage6_26 (
        .a(full_adder_stage5_38_c_out), 
        .b(full_adder_stage5_39_sum), 
        .sum(half_adder_stage6_26_sum), 
        .c_out(half_adder_stage6_26_c_out) 
    ); 
    wire half_adder_stage6_27_sum; 
    wire half_adder_stage6_27_c_out; 
    half_adder_1bit half_adder_stage6_27 (
        .a(full_adder_stage5_39_c_out), 
        .b(full_adder_stage5_40_sum), 
        .sum(half_adder_stage6_27_sum), 
        .c_out(half_adder_stage6_27_c_out) 
    ); 
    wire half_adder_stage6_28_sum; 
    wire half_adder_stage6_28_c_out; 
    half_adder_1bit half_adder_stage6_28 (
        .a(full_adder_stage5_40_c_out), 
        .b(full_adder_stage5_41_sum), 
        .sum(half_adder_stage6_28_sum), 
        .c_out(half_adder_stage6_28_c_out) 
    ); 
    wire half_adder_stage6_29_sum; 
    wire half_adder_stage6_29_c_out; 
    half_adder_1bit half_adder_stage6_29 (
        .a(full_adder_stage5_41_c_out), 
        .b(full_adder_stage5_42_sum), 
        .sum(half_adder_stage6_29_sum), 
        .c_out(half_adder_stage6_29_c_out) 
    ); 
    wire half_adder_stage6_30_sum; 
    wire half_adder_stage6_30_c_out; 
    half_adder_1bit half_adder_stage6_30 (
        .a(full_adder_stage5_42_c_out), 
        .b(half_adder_stage5_43_sum), 
        .sum(half_adder_stage6_30_sum), 
        .c_out(half_adder_stage6_30_c_out) 
    ); 
    wire half_adder_stage6_31_sum; 
    wire half_adder_stage6_31_c_out; 
    half_adder_1bit half_adder_stage6_31 (
        .a(half_adder_stage5_43_c_out), 
        .b(half_adder_stage5_44_sum), 
        .sum(half_adder_stage6_31_sum), 
        .c_out(half_adder_stage6_31_c_out) 
    ); 
    wire half_adder_stage6_32_sum; 
    wire half_adder_stage6_32_c_out; 
    half_adder_1bit half_adder_stage6_32 (
        .a(half_adder_stage5_44_c_out), 
        .b(half_adder_stage5_45_sum), 
        .sum(half_adder_stage6_32_sum), 
        .c_out(half_adder_stage6_32_c_out) 
    ); 
    wire half_adder_stage6_33_sum; 
    wire half_adder_stage6_33_c_out; 
    half_adder_1bit half_adder_stage6_33 (
        .a(half_adder_stage5_45_c_out), 
        .b(half_adder_stage5_46_sum), 
        .sum(half_adder_stage6_33_sum), 
        .c_out(half_adder_stage6_33_c_out) 
    ); 
    wire half_adder_stage6_34_sum; 
    wire half_adder_stage6_34_c_out; 
    half_adder_1bit half_adder_stage6_34 (
        .a(half_adder_stage5_46_c_out), 
        .b(half_adder_stage5_47_sum), 
        .sum(half_adder_stage6_34_sum), 
        .c_out(half_adder_stage6_34_c_out) 
    ); 
    wire half_adder_stage6_35_sum; 
    wire half_adder_stage6_35_c_out; 
    half_adder_1bit half_adder_stage6_35 (
        .a(half_adder_stage5_47_c_out), 
        .b(half_adder_stage5_48_sum), 
        .sum(half_adder_stage6_35_sum), 
        .c_out(half_adder_stage6_35_c_out) 
    ); 
    wire half_adder_stage6_36_sum; 
    wire half_adder_stage6_36_c_out; 
    half_adder_1bit half_adder_stage6_36 (
        .a(half_adder_stage5_48_c_out), 
        .b(half_adder_stage5_49_sum), 
        .sum(half_adder_stage6_36_sum), 
        .c_out(half_adder_stage6_36_c_out) 
    ); 
    wire half_adder_stage6_37_sum; 
    wire half_adder_stage6_37_c_out; 
    half_adder_1bit half_adder_stage6_37 (
        .a(half_adder_stage5_49_c_out), 
        .b(half_adder_stage5_50_sum), 
        .sum(half_adder_stage6_37_sum), 
        .c_out(half_adder_stage6_37_c_out) 
    ); 
    wire half_adder_stage6_38_sum; 
    wire half_adder_stage6_38_c_out; 
    half_adder_1bit half_adder_stage6_38 (
        .a(half_adder_stage5_50_c_out), 
        .b(half_adder_stage5_51_sum), 
        .sum(half_adder_stage6_38_sum), 
        .c_out(half_adder_stage6_38_c_out) 
    ); 
    wire half_adder_stage6_39_sum; 
    wire half_adder_stage6_39_c_out; 
    half_adder_1bit half_adder_stage6_39 (
        .a(half_adder_stage5_51_c_out), 
        .b(half_adder_stage5_52_sum), 
        .sum(half_adder_stage6_39_sum), 
        .c_out(half_adder_stage6_39_c_out) 
    ); 
    wire half_adder_stage6_40_sum; 
    wire half_adder_stage6_40_c_out; 
    half_adder_1bit half_adder_stage6_40 (
        .a(half_adder_stage5_52_c_out), 
        .b(half_adder_stage5_53_sum), 
        .sum(half_adder_stage6_40_sum), 
        .c_out(half_adder_stage6_40_c_out) 
    ); 
    wire half_adder_stage6_41_sum; 
    wire half_adder_stage6_41_c_out; 
    half_adder_1bit half_adder_stage6_41 (
        .a(half_adder_stage5_53_c_out), 
        .b(half_adder_stage5_54_sum), 
        .sum(half_adder_stage6_41_sum), 
        .c_out(half_adder_stage6_41_c_out) 
    ); 

    // adders in stage 7
    wire half_adder_stage7_0_sum; 
    wire half_adder_stage7_0_c_out; 
    half_adder_1bit half_adder_stage7_0 (
        .a(full_adder_stage6_9_c_out), 
        .b(full_adder_stage6_10_sum), 
        .sum(half_adder_stage7_0_sum), 
        .c_out(half_adder_stage7_0_c_out) 
    ); 
    wire full_adder_stage7_1_sum; 
    wire full_adder_stage7_1_c_out; 
    full_adder_1bit full_adder_stage7_1 (
        .a(full_adder_stage6_10_c_out), 
        .b(full_adder_stage6_11_sum), 
        .c_in(half_adder_stage5_21_sum), 
        .sum(full_adder_stage7_1_sum), 
        .c_out(full_adder_stage7_1_c_out) 
    ); 
    wire full_adder_stage7_2_sum; 
    wire full_adder_stage7_2_c_out; 
    full_adder_1bit full_adder_stage7_2 (
        .a(full_adder_stage6_11_c_out), 
        .b(full_adder_stage6_12_sum), 
        .c_in(half_adder_stage5_23_sum), 
        .sum(full_adder_stage7_2_sum), 
        .c_out(full_adder_stage7_2_c_out) 
    ); 
    wire full_adder_stage7_3_sum; 
    wire full_adder_stage7_3_c_out; 
    full_adder_1bit full_adder_stage7_3 (
        .a(full_adder_stage6_12_c_out), 
        .b(full_adder_stage6_13_sum), 
        .c_in(half_adder_stage5_25_sum), 
        .sum(full_adder_stage7_3_sum), 
        .c_out(full_adder_stage7_3_c_out) 
    ); 
    wire full_adder_stage7_4_sum; 
    wire full_adder_stage7_4_c_out; 
    full_adder_1bit full_adder_stage7_4 (
        .a(full_adder_stage6_13_c_out), 
        .b(full_adder_stage6_14_sum), 
        .c_in(half_adder_stage5_27_sum), 
        .sum(full_adder_stage7_4_sum), 
        .c_out(full_adder_stage7_4_c_out) 
    ); 
    wire full_adder_stage7_5_sum; 
    wire full_adder_stage7_5_c_out; 
    full_adder_1bit full_adder_stage7_5 (
        .a(full_adder_stage6_14_c_out), 
        .b(full_adder_stage6_15_sum), 
        .c_in(full_adder_stage4_44_sum), 
        .sum(full_adder_stage7_5_sum), 
        .c_out(full_adder_stage7_5_c_out) 
    ); 
    wire half_adder_stage7_6_sum; 
    wire half_adder_stage7_6_c_out; 
    half_adder_1bit half_adder_stage7_6 (
        .a(full_adder_stage6_15_c_out), 
        .b(full_adder_stage6_16_sum), 
        .sum(half_adder_stage7_6_sum), 
        .c_out(half_adder_stage7_6_c_out) 
    ); 
    wire half_adder_stage7_7_sum; 
    wire half_adder_stage7_7_c_out; 
    half_adder_1bit half_adder_stage7_7 (
        .a(full_adder_stage6_16_c_out), 
        .b(full_adder_stage6_17_sum), 
        .sum(half_adder_stage7_7_sum), 
        .c_out(half_adder_stage7_7_c_out) 
    ); 
    wire half_adder_stage7_8_sum; 
    wire half_adder_stage7_8_c_out; 
    half_adder_1bit half_adder_stage7_8 (
        .a(full_adder_stage6_17_c_out), 
        .b(full_adder_stage6_18_sum), 
        .sum(half_adder_stage7_8_sum), 
        .c_out(half_adder_stage7_8_c_out) 
    ); 
    wire half_adder_stage7_9_sum; 
    wire half_adder_stage7_9_c_out; 
    half_adder_1bit half_adder_stage7_9 (
        .a(full_adder_stage6_18_c_out), 
        .b(full_adder_stage6_19_sum), 
        .sum(half_adder_stage7_9_sum), 
        .c_out(half_adder_stage7_9_c_out) 
    ); 
    wire half_adder_stage7_10_sum; 
    wire half_adder_stage7_10_c_out; 
    half_adder_1bit half_adder_stage7_10 (
        .a(full_adder_stage6_19_c_out), 
        .b(full_adder_stage6_20_sum), 
        .sum(half_adder_stage7_10_sum), 
        .c_out(half_adder_stage7_10_c_out) 
    ); 
    wire half_adder_stage7_11_sum; 
    wire half_adder_stage7_11_c_out; 
    half_adder_1bit half_adder_stage7_11 (
        .a(full_adder_stage6_20_c_out), 
        .b(full_adder_stage6_21_sum), 
        .sum(half_adder_stage7_11_sum), 
        .c_out(half_adder_stage7_11_c_out) 
    ); 
    wire half_adder_stage7_12_sum; 
    wire half_adder_stage7_12_c_out; 
    half_adder_1bit half_adder_stage7_12 (
        .a(full_adder_stage6_21_c_out), 
        .b(full_adder_stage6_22_sum), 
        .sum(half_adder_stage7_12_sum), 
        .c_out(half_adder_stage7_12_c_out) 
    ); 
    wire half_adder_stage7_13_sum; 
    wire half_adder_stage7_13_c_out; 
    half_adder_1bit half_adder_stage7_13 (
        .a(full_adder_stage6_22_c_out), 
        .b(full_adder_stage6_23_sum), 
        .sum(half_adder_stage7_13_sum), 
        .c_out(half_adder_stage7_13_c_out) 
    ); 
    wire half_adder_stage7_14_sum; 
    wire half_adder_stage7_14_c_out; 
    half_adder_1bit half_adder_stage7_14 (
        .a(full_adder_stage6_23_c_out), 
        .b(half_adder_stage6_24_sum), 
        .sum(half_adder_stage7_14_sum), 
        .c_out(half_adder_stage7_14_c_out) 
    ); 
    wire half_adder_stage7_15_sum; 
    wire half_adder_stage7_15_c_out; 
    half_adder_1bit half_adder_stage7_15 (
        .a(half_adder_stage6_24_c_out), 
        .b(half_adder_stage6_25_sum), 
        .sum(half_adder_stage7_15_sum), 
        .c_out(half_adder_stage7_15_c_out) 
    ); 
    wire half_adder_stage7_16_sum; 
    wire half_adder_stage7_16_c_out; 
    half_adder_1bit half_adder_stage7_16 (
        .a(half_adder_stage6_25_c_out), 
        .b(half_adder_stage6_26_sum), 
        .sum(half_adder_stage7_16_sum), 
        .c_out(half_adder_stage7_16_c_out) 
    ); 
    wire half_adder_stage7_17_sum; 
    wire half_adder_stage7_17_c_out; 
    half_adder_1bit half_adder_stage7_17 (
        .a(half_adder_stage6_26_c_out), 
        .b(half_adder_stage6_27_sum), 
        .sum(half_adder_stage7_17_sum), 
        .c_out(half_adder_stage7_17_c_out) 
    ); 
    wire half_adder_stage7_18_sum; 
    wire half_adder_stage7_18_c_out; 
    half_adder_1bit half_adder_stage7_18 (
        .a(half_adder_stage6_27_c_out), 
        .b(half_adder_stage6_28_sum), 
        .sum(half_adder_stage7_18_sum), 
        .c_out(half_adder_stage7_18_c_out) 
    ); 
    wire half_adder_stage7_19_sum; 
    wire half_adder_stage7_19_c_out; 
    half_adder_1bit half_adder_stage7_19 (
        .a(half_adder_stage6_28_c_out), 
        .b(half_adder_stage6_29_sum), 
        .sum(half_adder_stage7_19_sum), 
        .c_out(half_adder_stage7_19_c_out) 
    ); 
    wire half_adder_stage7_20_sum; 
    wire half_adder_stage7_20_c_out; 
    half_adder_1bit half_adder_stage7_20 (
        .a(half_adder_stage6_29_c_out), 
        .b(half_adder_stage6_30_sum), 
        .sum(half_adder_stage7_20_sum), 
        .c_out(half_adder_stage7_20_c_out) 
    ); 
    wire half_adder_stage7_21_sum; 
    wire half_adder_stage7_21_c_out; 
    half_adder_1bit half_adder_stage7_21 (
        .a(half_adder_stage6_30_c_out), 
        .b(half_adder_stage6_31_sum), 
        .sum(half_adder_stage7_21_sum), 
        .c_out(half_adder_stage7_21_c_out) 
    ); 
    wire half_adder_stage7_22_sum; 
    wire half_adder_stage7_22_c_out; 
    half_adder_1bit half_adder_stage7_22 (
        .a(half_adder_stage6_31_c_out), 
        .b(half_adder_stage6_32_sum), 
        .sum(half_adder_stage7_22_sum), 
        .c_out(half_adder_stage7_22_c_out) 
    ); 
    wire half_adder_stage7_23_sum; 
    wire half_adder_stage7_23_c_out; 
    half_adder_1bit half_adder_stage7_23 (
        .a(half_adder_stage6_32_c_out), 
        .b(half_adder_stage6_33_sum), 
        .sum(half_adder_stage7_23_sum), 
        .c_out(half_adder_stage7_23_c_out) 
    ); 
    wire half_adder_stage7_24_sum; 
    wire half_adder_stage7_24_c_out; 
    half_adder_1bit half_adder_stage7_24 (
        .a(half_adder_stage6_33_c_out), 
        .b(half_adder_stage6_34_sum), 
        .sum(half_adder_stage7_24_sum), 
        .c_out(half_adder_stage7_24_c_out) 
    ); 
    wire half_adder_stage7_25_sum; 
    wire half_adder_stage7_25_c_out; 
    half_adder_1bit half_adder_stage7_25 (
        .a(half_adder_stage6_34_c_out), 
        .b(half_adder_stage6_35_sum), 
        .sum(half_adder_stage7_25_sum), 
        .c_out(half_adder_stage7_25_c_out) 
    ); 
    wire half_adder_stage7_26_sum; 
    wire half_adder_stage7_26_c_out; 
    half_adder_1bit half_adder_stage7_26 (
        .a(half_adder_stage6_35_c_out), 
        .b(half_adder_stage6_36_sum), 
        .sum(half_adder_stage7_26_sum), 
        .c_out(half_adder_stage7_26_c_out) 
    ); 
    wire half_adder_stage7_27_sum; 
    wire half_adder_stage7_27_c_out; 
    half_adder_1bit half_adder_stage7_27 (
        .a(half_adder_stage6_36_c_out), 
        .b(half_adder_stage6_37_sum), 
        .sum(half_adder_stage7_27_sum), 
        .c_out(half_adder_stage7_27_c_out) 
    ); 
    wire half_adder_stage7_28_sum; 
    wire half_adder_stage7_28_c_out; 
    half_adder_1bit half_adder_stage7_28 (
        .a(half_adder_stage6_37_c_out), 
        .b(half_adder_stage6_38_sum), 
        .sum(half_adder_stage7_28_sum), 
        .c_out(half_adder_stage7_28_c_out) 
    ); 
    wire half_adder_stage7_29_sum; 
    wire half_adder_stage7_29_c_out; 
    half_adder_1bit half_adder_stage7_29 (
        .a(half_adder_stage6_38_c_out), 
        .b(half_adder_stage6_39_sum), 
        .sum(half_adder_stage7_29_sum), 
        .c_out(half_adder_stage7_29_c_out) 
    ); 
    wire half_adder_stage7_30_sum; 
    wire half_adder_stage7_30_c_out; 
    half_adder_1bit half_adder_stage7_30 (
        .a(half_adder_stage6_39_c_out), 
        .b(half_adder_stage6_40_sum), 
        .sum(half_adder_stage7_30_sum), 
        .c_out(half_adder_stage7_30_c_out) 
    ); 
    wire half_adder_stage7_31_sum; 
    wire half_adder_stage7_31_c_out; 
    half_adder_1bit half_adder_stage7_31 (
        .a(half_adder_stage6_40_c_out), 
        .b(half_adder_stage6_41_sum), 
        .sum(half_adder_stage7_31_sum), 
        .c_out(half_adder_stage7_31_c_out) 
    ); 

    // adders for outputs
    wire [63:0] pos_product;
    wire output_adder_c_out [63:0]; 
    assign pos_product[0] = par_product[0][0];
    assign output_adder_c_out[0] = 1'b0; 
    full_adder_1bit output_adder_1 (
        .a(par_product[1][0]), 
        .b(par_product[0][1]), 
        .c_in(output_adder_c_out[0]), 
        .sum(pos_product[1]), 
        .c_out(output_adder_c_out[1]) 
    );
    full_adder_1bit output_adder_2 (
        .a(par_product[2][0]), 
        .b(half_adder_stage0_0_sum), 
        .c_in(output_adder_c_out[1]), 
        .sum(pos_product[2]), 
        .c_out(output_adder_c_out[2]) 
    );
    full_adder_1bit output_adder_3 (
        .a(par_product[3][0]), 
        .b(half_adder_stage1_0_sum), 
        .c_in(output_adder_c_out[2]), 
        .sum(pos_product[3]), 
        .c_out(output_adder_c_out[3]) 
    );
    full_adder_1bit output_adder_4 (
        .a(full_adder_stage1_1_sum), 
        .b(half_adder_stage1_0_c_out), 
        .c_in(output_adder_c_out[3]), 
        .sum(pos_product[4]), 
        .c_out(output_adder_c_out[4]) 
    );
    full_adder_1bit output_adder_5 (
        .a(full_adder_stage0_5_sum), 
        .b(half_adder_stage2_0_sum), 
        .c_in(output_adder_c_out[4]), 
        .sum(pos_product[5]), 
        .c_out(output_adder_c_out[5]) 
    );
    full_adder_1bit output_adder_6 (
        .a(full_adder_stage2_1_sum), 
        .b(half_adder_stage2_0_c_out), 
        .c_in(output_adder_c_out[5]), 
        .sum(pos_product[6]), 
        .c_out(output_adder_c_out[6]) 
    );
    full_adder_1bit output_adder_7 (
        .a(half_adder_stage1_6_sum), 
        .b(half_adder_stage3_0_sum), 
        .c_in(output_adder_c_out[6]), 
        .sum(pos_product[7]), 
        .c_out(output_adder_c_out[7]) 
    );
    full_adder_1bit output_adder_8 (
        .a(full_adder_stage3_1_sum), 
        .b(half_adder_stage3_0_c_out), 
        .c_in(output_adder_c_out[7]), 
        .sum(pos_product[8]), 
        .c_out(output_adder_c_out[8]) 
    );
    full_adder_1bit output_adder_9 (
        .a(full_adder_stage3_2_sum), 
        .b(full_adder_stage3_1_c_out), 
        .c_in(output_adder_c_out[8]), 
        .sum(pos_product[9]), 
        .c_out(output_adder_c_out[9]) 
    );
    full_adder_1bit output_adder_10 (
        .a(half_adder_stage2_7_sum), 
        .b(half_adder_stage4_0_sum), 
        .c_in(output_adder_c_out[9]), 
        .sum(pos_product[10]), 
        .c_out(output_adder_c_out[10]) 
    );
    full_adder_1bit output_adder_11 (
        .a(full_adder_stage4_1_sum), 
        .b(half_adder_stage4_0_c_out), 
        .c_in(output_adder_c_out[10]), 
        .sum(pos_product[11]), 
        .c_out(output_adder_c_out[11]) 
    );
    full_adder_1bit output_adder_12 (
        .a(full_adder_stage4_2_sum), 
        .b(full_adder_stage4_1_c_out), 
        .c_in(output_adder_c_out[11]), 
        .sum(pos_product[12]), 
        .c_out(output_adder_c_out[12]) 
    );
    full_adder_1bit output_adder_13 (
        .a(full_adder_stage4_3_sum), 
        .b(full_adder_stage4_2_c_out), 
        .c_in(output_adder_c_out[12]), 
        .sum(pos_product[13]), 
        .c_out(output_adder_c_out[13]) 
    );
    full_adder_1bit output_adder_14 (
        .a(full_adder_stage4_4_sum), 
        .b(full_adder_stage4_3_c_out), 
        .c_in(output_adder_c_out[13]), 
        .sum(pos_product[14]), 
        .c_out(output_adder_c_out[14]) 
    );
    full_adder_1bit output_adder_15 (
        .a(half_adder_stage3_10_sum), 
        .b(half_adder_stage5_0_sum), 
        .c_in(output_adder_c_out[14]), 
        .sum(pos_product[15]), 
        .c_out(output_adder_c_out[15]) 
    );
    full_adder_1bit output_adder_16 (
        .a(full_adder_stage5_1_sum), 
        .b(half_adder_stage5_0_c_out), 
        .c_in(output_adder_c_out[15]), 
        .sum(pos_product[16]), 
        .c_out(output_adder_c_out[16]) 
    );
    full_adder_1bit output_adder_17 (
        .a(full_adder_stage5_2_sum), 
        .b(full_adder_stage5_1_c_out), 
        .c_in(output_adder_c_out[16]), 
        .sum(pos_product[17]), 
        .c_out(output_adder_c_out[17]) 
    );
    full_adder_1bit output_adder_18 (
        .a(full_adder_stage5_3_sum), 
        .b(full_adder_stage5_2_c_out), 
        .c_in(output_adder_c_out[17]), 
        .sum(pos_product[18]), 
        .c_out(output_adder_c_out[18]) 
    );
    full_adder_1bit output_adder_19 (
        .a(full_adder_stage5_4_sum), 
        .b(full_adder_stage5_3_c_out), 
        .c_in(output_adder_c_out[18]), 
        .sum(pos_product[19]), 
        .c_out(output_adder_c_out[19]) 
    );
    full_adder_1bit output_adder_20 (
        .a(full_adder_stage5_5_sum), 
        .b(full_adder_stage5_4_c_out), 
        .c_in(output_adder_c_out[19]), 
        .sum(pos_product[20]), 
        .c_out(output_adder_c_out[20]) 
    );
    full_adder_1bit output_adder_21 (
        .a(full_adder_stage5_6_sum), 
        .b(full_adder_stage5_5_c_out), 
        .c_in(output_adder_c_out[20]), 
        .sum(pos_product[21]), 
        .c_out(output_adder_c_out[21]) 
    );
    full_adder_1bit output_adder_22 (
        .a(half_adder_stage4_14_sum), 
        .b(half_adder_stage6_0_sum), 
        .c_in(output_adder_c_out[21]), 
        .sum(pos_product[22]), 
        .c_out(output_adder_c_out[22]) 
    );
    full_adder_1bit output_adder_23 (
        .a(full_adder_stage6_1_sum), 
        .b(half_adder_stage6_0_c_out), 
        .c_in(output_adder_c_out[22]), 
        .sum(pos_product[23]), 
        .c_out(output_adder_c_out[23]) 
    );
    full_adder_1bit output_adder_24 (
        .a(full_adder_stage6_2_sum), 
        .b(full_adder_stage6_1_c_out), 
        .c_in(output_adder_c_out[23]), 
        .sum(pos_product[24]), 
        .c_out(output_adder_c_out[24]) 
    );
    full_adder_1bit output_adder_25 (
        .a(full_adder_stage6_3_sum), 
        .b(full_adder_stage6_2_c_out), 
        .c_in(output_adder_c_out[24]), 
        .sum(pos_product[25]), 
        .c_out(output_adder_c_out[25]) 
    );
    full_adder_1bit output_adder_26 (
        .a(full_adder_stage6_4_sum), 
        .b(full_adder_stage6_3_c_out), 
        .c_in(output_adder_c_out[25]), 
        .sum(pos_product[26]), 
        .c_out(output_adder_c_out[26]) 
    );
    full_adder_1bit output_adder_27 (
        .a(full_adder_stage6_5_sum), 
        .b(full_adder_stage6_4_c_out), 
        .c_in(output_adder_c_out[26]), 
        .sum(pos_product[27]), 
        .c_out(output_adder_c_out[27]) 
    );
    full_adder_1bit output_adder_28 (
        .a(full_adder_stage6_6_sum), 
        .b(full_adder_stage6_5_c_out), 
        .c_in(output_adder_c_out[27]), 
        .sum(pos_product[28]), 
        .c_out(output_adder_c_out[28]) 
    );
    full_adder_1bit output_adder_29 (
        .a(full_adder_stage6_7_sum), 
        .b(full_adder_stage6_6_c_out), 
        .c_in(output_adder_c_out[28]), 
        .sum(pos_product[29]), 
        .c_out(output_adder_c_out[29]) 
    );
    full_adder_1bit output_adder_30 (
        .a(full_adder_stage6_8_sum), 
        .b(full_adder_stage6_7_c_out), 
        .c_in(output_adder_c_out[29]), 
        .sum(pos_product[30]), 
        .c_out(output_adder_c_out[30]) 
    );
    full_adder_1bit output_adder_31 (
        .a(full_adder_stage6_9_sum), 
        .b(full_adder_stage6_8_c_out), 
        .c_in(output_adder_c_out[30]), 
        .sum(pos_product[31]), 
        .c_out(output_adder_c_out[31]) 
    );
    full_adder_1bit output_adder_32 (
        .a(half_adder_stage5_19_sum), 
        .b(half_adder_stage7_0_sum), 
        .c_in(output_adder_c_out[31]), 
        .sum(pos_product[32]), 
        .c_out(output_adder_c_out[32]) 
    );
    full_adder_1bit output_adder_33 (
        .a(full_adder_stage7_1_sum), 
        .b(half_adder_stage7_0_c_out), 
        .c_in(output_adder_c_out[32]), 
        .sum(pos_product[33]), 
        .c_out(output_adder_c_out[33]) 
    );
    full_adder_1bit output_adder_34 (
        .a(full_adder_stage7_2_sum), 
        .b(full_adder_stage7_1_c_out), 
        .c_in(output_adder_c_out[33]), 
        .sum(pos_product[34]), 
        .c_out(output_adder_c_out[34]) 
    );
    full_adder_1bit output_adder_35 (
        .a(full_adder_stage7_3_sum), 
        .b(full_adder_stage7_2_c_out), 
        .c_in(output_adder_c_out[34]), 
        .sum(pos_product[35]), 
        .c_out(output_adder_c_out[35]) 
    );
    full_adder_1bit output_adder_36 (
        .a(full_adder_stage7_4_sum), 
        .b(full_adder_stage7_3_c_out), 
        .c_in(output_adder_c_out[35]), 
        .sum(pos_product[36]), 
        .c_out(output_adder_c_out[36]) 
    );
    full_adder_1bit output_adder_37 (
        .a(full_adder_stage7_5_sum), 
        .b(full_adder_stage7_4_c_out), 
        .c_in(output_adder_c_out[36]), 
        .sum(pos_product[37]), 
        .c_out(output_adder_c_out[37]) 
    );
    full_adder_1bit output_adder_38 (
        .a(half_adder_stage7_6_sum), 
        .b(full_adder_stage7_5_c_out), 
        .c_in(output_adder_c_out[37]), 
        .sum(pos_product[38]), 
        .c_out(output_adder_c_out[38]) 
    );
    full_adder_1bit output_adder_39 (
        .a(half_adder_stage7_7_sum), 
        .b(half_adder_stage7_6_c_out), 
        .c_in(output_adder_c_out[38]), 
        .sum(pos_product[39]), 
        .c_out(output_adder_c_out[39]) 
    );
    full_adder_1bit output_adder_40 (
        .a(half_adder_stage7_8_sum), 
        .b(half_adder_stage7_7_c_out), 
        .c_in(output_adder_c_out[39]), 
        .sum(pos_product[40]), 
        .c_out(output_adder_c_out[40]) 
    );
    full_adder_1bit output_adder_41 (
        .a(half_adder_stage7_9_sum), 
        .b(half_adder_stage7_8_c_out), 
        .c_in(output_adder_c_out[40]), 
        .sum(pos_product[41]), 
        .c_out(output_adder_c_out[41]) 
    );
    full_adder_1bit output_adder_42 (
        .a(half_adder_stage7_10_sum), 
        .b(half_adder_stage7_9_c_out), 
        .c_in(output_adder_c_out[41]), 
        .sum(pos_product[42]), 
        .c_out(output_adder_c_out[42]) 
    );
    full_adder_1bit output_adder_43 (
        .a(half_adder_stage7_11_sum), 
        .b(half_adder_stage7_10_c_out), 
        .c_in(output_adder_c_out[42]), 
        .sum(pos_product[43]), 
        .c_out(output_adder_c_out[43]) 
    );
    full_adder_1bit output_adder_44 (
        .a(half_adder_stage7_12_sum), 
        .b(half_adder_stage7_11_c_out), 
        .c_in(output_adder_c_out[43]), 
        .sum(pos_product[44]), 
        .c_out(output_adder_c_out[44]) 
    );
    full_adder_1bit output_adder_45 (
        .a(half_adder_stage7_13_sum), 
        .b(half_adder_stage7_12_c_out), 
        .c_in(output_adder_c_out[44]), 
        .sum(pos_product[45]), 
        .c_out(output_adder_c_out[45]) 
    );
    full_adder_1bit output_adder_46 (
        .a(half_adder_stage7_14_sum), 
        .b(half_adder_stage7_13_c_out), 
        .c_in(output_adder_c_out[45]), 
        .sum(pos_product[46]), 
        .c_out(output_adder_c_out[46]) 
    );
    full_adder_1bit output_adder_47 (
        .a(half_adder_stage7_15_sum), 
        .b(half_adder_stage7_14_c_out), 
        .c_in(output_adder_c_out[46]), 
        .sum(pos_product[47]), 
        .c_out(output_adder_c_out[47]) 
    );
    full_adder_1bit output_adder_48 (
        .a(half_adder_stage7_16_sum), 
        .b(half_adder_stage7_15_c_out), 
        .c_in(output_adder_c_out[47]), 
        .sum(pos_product[48]), 
        .c_out(output_adder_c_out[48]) 
    );
    full_adder_1bit output_adder_49 (
        .a(half_adder_stage7_17_sum), 
        .b(half_adder_stage7_16_c_out), 
        .c_in(output_adder_c_out[48]), 
        .sum(pos_product[49]), 
        .c_out(output_adder_c_out[49]) 
    );
    full_adder_1bit output_adder_50 (
        .a(half_adder_stage7_18_sum), 
        .b(half_adder_stage7_17_c_out), 
        .c_in(output_adder_c_out[49]), 
        .sum(pos_product[50]), 
        .c_out(output_adder_c_out[50]) 
    );
    full_adder_1bit output_adder_51 (
        .a(half_adder_stage7_19_sum), 
        .b(half_adder_stage7_18_c_out), 
        .c_in(output_adder_c_out[50]), 
        .sum(pos_product[51]), 
        .c_out(output_adder_c_out[51]) 
    );
    full_adder_1bit output_adder_52 (
        .a(half_adder_stage7_20_sum), 
        .b(half_adder_stage7_19_c_out), 
        .c_in(output_adder_c_out[51]), 
        .sum(pos_product[52]), 
        .c_out(output_adder_c_out[52]) 
    );
    full_adder_1bit output_adder_53 (
        .a(half_adder_stage7_21_sum), 
        .b(half_adder_stage7_20_c_out), 
        .c_in(output_adder_c_out[52]), 
        .sum(pos_product[53]), 
        .c_out(output_adder_c_out[53]) 
    );
    full_adder_1bit output_adder_54 (
        .a(half_adder_stage7_22_sum), 
        .b(half_adder_stage7_21_c_out), 
        .c_in(output_adder_c_out[53]), 
        .sum(pos_product[54]), 
        .c_out(output_adder_c_out[54]) 
    );
    full_adder_1bit output_adder_55 (
        .a(half_adder_stage7_23_sum), 
        .b(half_adder_stage7_22_c_out), 
        .c_in(output_adder_c_out[54]), 
        .sum(pos_product[55]), 
        .c_out(output_adder_c_out[55]) 
    );
    full_adder_1bit output_adder_56 (
        .a(half_adder_stage7_24_sum), 
        .b(half_adder_stage7_23_c_out), 
        .c_in(output_adder_c_out[55]), 
        .sum(pos_product[56]), 
        .c_out(output_adder_c_out[56]) 
    );
    full_adder_1bit output_adder_57 (
        .a(half_adder_stage7_25_sum), 
        .b(half_adder_stage7_24_c_out), 
        .c_in(output_adder_c_out[56]), 
        .sum(pos_product[57]), 
        .c_out(output_adder_c_out[57]) 
    );
    full_adder_1bit output_adder_58 (
        .a(half_adder_stage7_26_sum), 
        .b(half_adder_stage7_25_c_out), 
        .c_in(output_adder_c_out[57]), 
        .sum(pos_product[58]), 
        .c_out(output_adder_c_out[58]) 
    );
    full_adder_1bit output_adder_59 (
        .a(half_adder_stage7_27_sum), 
        .b(half_adder_stage7_26_c_out), 
        .c_in(output_adder_c_out[58]), 
        .sum(pos_product[59]), 
        .c_out(output_adder_c_out[59]) 
    );
    full_adder_1bit output_adder_60 (
        .a(half_adder_stage7_28_sum), 
        .b(half_adder_stage7_27_c_out), 
        .c_in(output_adder_c_out[59]), 
        .sum(pos_product[60]), 
        .c_out(output_adder_c_out[60]) 
    );
    full_adder_1bit output_adder_61 (
        .a(half_adder_stage7_29_sum), 
        .b(half_adder_stage7_28_c_out), 
        .c_in(output_adder_c_out[60]), 
        .sum(pos_product[61]), 
        .c_out(output_adder_c_out[61]) 
    );
    full_adder_1bit output_adder_62 (
        .a(half_adder_stage7_30_sum), 
        .b(half_adder_stage7_29_c_out), 
        .c_in(output_adder_c_out[61]), 
        .sum(pos_product[62]), 
        .c_out(output_adder_c_out[62]) 
    );
    full_adder_1bit output_adder_63 (
        .a(half_adder_stage7_31_sum), 
        .b(half_adder_stage7_30_c_out), 
        .c_in(output_adder_c_out[62]), 
        .sum(pos_product[63]), 
        .c_out(output_adder_c_out[63]) 
    );

    // get product from pos_product
    wire product_sign;
    assign product_sign = a[31] ^ b[31];
    assign product = (product_sign == 1'b1) ? ((64'hffffffffffffffff ^ pos_product) + 64'b1) : (pos_product);

endmodule