Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Jan 20 16:56:32 2022
| Host         : daphne.linktest.lme running 64-bit Scientific Linux release 7.7 (Nitrogen)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (4)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (4)
---------------------------------
 There are 4 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.178        0.000                      0                 3039        0.095        0.000                      0                 3039        0.683        0.000                       0                  1175  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                 ------------         ----------      --------------
DRP_CLK_IN_P                                                                          {0.000 5.000}        10.000          100.000         
GTP_CLK_P                                                                             {0.000 2.083}        4.167           239.981         
TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK        {0.000 2.083}        4.167           239.981         
  clkfbout                                                                            {0.000 2.083}        4.167           239.981         
  clkout0                                                                             {0.000 4.167}        8.334           119.990         
  clkout1                                                                             {0.000 2.083}        4.167           239.981         
TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLKFABRIC  {0.000 2.083}        4.167           239.981         
TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK        {0.000 2.083}        4.167           239.981         
  clkfbout_1                                                                          {0.000 2.083}        4.167           239.981         
  clkout0_1                                                                           {0.000 4.167}        8.334           119.990         
  clkout1_1                                                                           {0.000 2.083}        4.167           239.981         
TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLKFABRIC  {0.000 2.083}        4.167           239.981         
TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXOUTCLK        {0.000 2.083}        4.167           239.981         
TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXOUTCLKFABRIC  {0.000 2.083}        4.167           239.981         
TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/TXOUTCLK        {0.000 2.083}        4.167           239.981         
TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/TXOUTCLKFABRIC  {0.000 2.083}        4.167           239.981         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
DRP_CLK_IN_P                                                                          5.822        0.000                      0                 1143        0.095        0.000                      0                 1143        4.286        0.000                       0                   597  
GTP_CLK_P                                                                             2.859        0.000                      0                    7        0.215        0.000                      0                    7        1.229        0.000                       0                    12  
TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK        3.165        0.000                      0                   20        0.121        0.000                      0                   20        0.683        0.000                       0                    34  
  clkfbout                                                                                                                                                                                                                        2.918        0.000                       0                     2  
  clkout0                                                                                                                                                                                                                         2.274        0.000                       0                     4  
  clkout1                                                                             1.575        0.000                      0                  104        0.121        0.000                      0                  104        1.137        0.000                       0                    60  
TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK                                                                                                                                                    0.683        0.000                       0                     3  
  clkfbout_1                                                                                                                                                                                                                      2.918        0.000                       0                     2  
  clkout0_1                                                                           1.613        0.000                      0                 1579        0.121        0.000                      0                 1579        2.274        0.000                       0                   393  
  clkout1_1                                                                           1.178        0.000                      0                  128        0.130        0.000                      0                  128        1.137        0.000                       0                    68  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout0       clkout0_1           2.185        0.000                      0                   78        1.024        0.000                      0                   78  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  DRP_CLK_IN_P       DRP_CLK_IN_P             6.794        0.000                      0                   58        0.371        0.000                      0                   58  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  DRP_CLK_IN_P
  To Clock:  DRP_CLK_IN_P

Setup :            0  Failing Endpoints,  Worst Slack        5.822ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.822ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DRP_CLK_IN_P rise@10.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 0.694ns (16.633%)  route 3.479ns (83.367%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.191ns = ( 14.191 - 10.000 ) 
    Source Clock Delay      (SCD):    4.452ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.065     2.971    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     3.053 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.398     4.452    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/sysclk_in
    SLICE_X49Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y197        FDRE (Prop_fdre_C_Q)         0.379     4.831 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[4]/Q
                         net (fo=2, routed)           0.668     5.499    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[4]
    SLICE_X49Y198        LUT4 (Prop_lut4_I1_O)        0.105     5.604 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[31]_i_9/O
                         net (fo=1, routed)           0.505     6.109    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[31]_i_9_n_0
    SLICE_X49Y197        LUT5 (Prop_lut5_I4_O)        0.105     6.214 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[31]_i_4/O
                         net (fo=33, routed)          2.305     8.519    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[31]_i_4_n_0
    SLICE_X49Y197        LUT5 (Prop_lut5_I3_O)        0.105     8.624 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.624    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_0[1]
    SLICE_X49Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    10.867 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.959    12.825    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    12.903 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.288    14.191    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/sysclk_in
    SLICE_X49Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[1]/C
                         clock pessimism              0.260    14.452    
                         clock uncertainty           -0.035    14.416    
    SLICE_X49Y197        FDRE (Setup_fdre_C_D)        0.030    14.446    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.446    
                         arrival time                          -8.624    
  -------------------------------------------------------------------
                         slack                                  5.822    

Slack (MET) :             5.824ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DRP_CLK_IN_P rise@10.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 0.694ns (16.633%)  route 3.479ns (83.367%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.191ns = ( 14.191 - 10.000 ) 
    Source Clock Delay      (SCD):    4.452ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.065     2.971    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     3.053 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.398     4.452    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/sysclk_in
    SLICE_X49Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y197        FDRE (Prop_fdre_C_Q)         0.379     4.831 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[4]/Q
                         net (fo=2, routed)           0.668     5.499    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[4]
    SLICE_X49Y198        LUT4 (Prop_lut4_I1_O)        0.105     5.604 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[31]_i_9/O
                         net (fo=1, routed)           0.505     6.109    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[31]_i_9_n_0
    SLICE_X49Y197        LUT5 (Prop_lut5_I4_O)        0.105     6.214 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[31]_i_4/O
                         net (fo=33, routed)          2.305     8.519    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[31]_i_4_n_0
    SLICE_X49Y197        LUT5 (Prop_lut5_I2_O)        0.105     8.624 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     8.624    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_0[3]
    SLICE_X49Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    10.867 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.959    12.825    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    12.903 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.288    14.191    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/sysclk_in
    SLICE_X49Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[3]/C
                         clock pessimism              0.260    14.452    
                         clock uncertainty           -0.035    14.416    
    SLICE_X49Y197        FDRE (Setup_fdre_C_D)        0.032    14.448    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.448    
                         arrival time                          -8.624    
  -------------------------------------------------------------------
                         slack                                  5.824    

Slack (MET) :             5.907ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DRP_CLK_IN_P rise@10.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 0.694ns (17.087%)  route 3.368ns (82.913%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.191ns = ( 14.191 - 10.000 ) 
    Source Clock Delay      (SCD):    4.452ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.065     2.971    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     3.053 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.398     4.452    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/sysclk_in
    SLICE_X49Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y197        FDRE (Prop_fdre_C_Q)         0.379     4.831 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[4]/Q
                         net (fo=2, routed)           0.668     5.499    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[4]
    SLICE_X49Y198        LUT4 (Prop_lut4_I1_O)        0.105     5.604 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[31]_i_9/O
                         net (fo=1, routed)           0.505     6.109    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[31]_i_9_n_0
    SLICE_X49Y197        LUT5 (Prop_lut5_I4_O)        0.105     6.214 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[31]_i_4/O
                         net (fo=33, routed)          2.194     8.408    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[31]_i_4_n_0
    SLICE_X49Y198        LUT5 (Prop_lut5_I2_O)        0.105     8.513 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     8.513    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_0[7]
    SLICE_X49Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    10.867 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.959    12.825    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    12.903 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.288    14.191    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/sysclk_in
    SLICE_X49Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[7]/C
                         clock pessimism              0.232    14.424    
                         clock uncertainty           -0.035    14.388    
    SLICE_X49Y198        FDRE (Setup_fdre_C_D)        0.032    14.420    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.420    
                         arrival time                          -8.513    
  -------------------------------------------------------------------
                         slack                                  5.907    

Slack (MET) :             6.040ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DRP_CLK_IN_P rise@10.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 0.694ns (17.665%)  route 3.235ns (82.335%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.191ns = ( 14.191 - 10.000 ) 
    Source Clock Delay      (SCD):    4.452ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.065     2.971    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     3.053 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.398     4.452    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/sysclk_in
    SLICE_X49Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y197        FDRE (Prop_fdre_C_Q)         0.379     4.831 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[4]/Q
                         net (fo=2, routed)           0.668     5.499    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[4]
    SLICE_X49Y198        LUT4 (Prop_lut4_I1_O)        0.105     5.604 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[31]_i_9/O
                         net (fo=1, routed)           0.505     6.109    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[31]_i_9_n_0
    SLICE_X49Y197        LUT5 (Prop_lut5_I4_O)        0.105     6.214 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[31]_i_4/O
                         net (fo=33, routed)          2.061     8.275    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[31]_i_4_n_0
    SLICE_X49Y199        LUT5 (Prop_lut5_I2_O)        0.105     8.380 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     8.380    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_0[12]
    SLICE_X49Y199        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    10.867 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.959    12.825    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    12.903 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.288    14.191    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/sysclk_in
    SLICE_X49Y199        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[12]/C
                         clock pessimism              0.232    14.424    
                         clock uncertainty           -0.035    14.388    
    SLICE_X49Y199        FDRE (Setup_fdre_C_D)        0.032    14.420    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.420    
                         arrival time                          -8.380    
  -------------------------------------------------------------------
                         slack                                  6.040    

Slack (MET) :             6.056ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DRP_CLK_IN_P rise@10.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        3.913ns  (logic 0.694ns (17.738%)  route 3.219ns (82.262%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.191ns = ( 14.191 - 10.000 ) 
    Source Clock Delay      (SCD):    4.452ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.065     2.971    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     3.053 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.398     4.452    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/sysclk_in
    SLICE_X49Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y197        FDRE (Prop_fdre_C_Q)         0.379     4.831 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[4]/Q
                         net (fo=2, routed)           0.668     5.499    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[4]
    SLICE_X49Y198        LUT4 (Prop_lut4_I1_O)        0.105     5.604 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[31]_i_9/O
                         net (fo=1, routed)           0.505     6.109    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[31]_i_9_n_0
    SLICE_X49Y197        LUT5 (Prop_lut5_I4_O)        0.105     6.214 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[31]_i_4/O
                         net (fo=33, routed)          2.045     8.259    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[31]_i_4_n_0
    SLICE_X49Y198        LUT5 (Prop_lut5_I2_O)        0.105     8.364 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     8.364    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_0[6]
    SLICE_X49Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    10.867 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.959    12.825    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    12.903 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.288    14.191    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/sysclk_in
    SLICE_X49Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[6]/C
                         clock pessimism              0.232    14.424    
                         clock uncertainty           -0.035    14.388    
    SLICE_X49Y198        FDRE (Setup_fdre_C_D)        0.032    14.420    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.420    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                  6.056    

Slack (MET) :             6.059ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DRP_CLK_IN_P rise@10.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 0.694ns (17.759%)  route 3.214ns (82.241%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.191ns = ( 14.191 - 10.000 ) 
    Source Clock Delay      (SCD):    4.452ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.065     2.971    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     3.053 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.398     4.452    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/sysclk_in
    SLICE_X49Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y197        FDRE (Prop_fdre_C_Q)         0.379     4.831 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[4]/Q
                         net (fo=2, routed)           0.668     5.499    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[4]
    SLICE_X49Y198        LUT4 (Prop_lut4_I1_O)        0.105     5.604 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[31]_i_9/O
                         net (fo=1, routed)           0.505     6.109    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[31]_i_9_n_0
    SLICE_X49Y197        LUT5 (Prop_lut5_I4_O)        0.105     6.214 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[31]_i_4/O
                         net (fo=33, routed)          2.040     8.255    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[31]_i_4_n_0
    SLICE_X47Y197        LUT5 (Prop_lut5_I2_O)        0.105     8.360 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.360    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_0[2]
    SLICE_X47Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    10.867 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.959    12.825    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    12.903 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.288    14.191    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/sysclk_in
    SLICE_X47Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[2]/C
                         clock pessimism              0.232    14.424    
                         clock uncertainty           -0.035    14.388    
    SLICE_X47Y197        FDRE (Setup_fdre_C_D)        0.030    14.418    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.418    
                         arrival time                          -8.360    
  -------------------------------------------------------------------
                         slack                                  6.059    

Slack (MET) :             6.061ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DRP_CLK_IN_P rise@10.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 0.694ns (17.759%)  route 3.214ns (82.241%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.191ns = ( 14.191 - 10.000 ) 
    Source Clock Delay      (SCD):    4.452ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.065     2.971    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     3.053 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.398     4.452    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/sysclk_in
    SLICE_X49Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y197        FDRE (Prop_fdre_C_Q)         0.379     4.831 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[4]/Q
                         net (fo=2, routed)           0.668     5.499    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[4]
    SLICE_X49Y198        LUT4 (Prop_lut4_I1_O)        0.105     5.604 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[31]_i_9/O
                         net (fo=1, routed)           0.505     6.109    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[31]_i_9_n_0
    SLICE_X49Y197        LUT5 (Prop_lut5_I4_O)        0.105     6.214 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[31]_i_4/O
                         net (fo=33, routed)          2.040     8.255    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[31]_i_4_n_0
    SLICE_X47Y197        LUT5 (Prop_lut5_I2_O)        0.105     8.360 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     8.360    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[0]_i_1_n_0
    SLICE_X47Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    10.867 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.959    12.825    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    12.903 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.288    14.191    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/sysclk_in
    SLICE_X47Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[0]/C
                         clock pessimism              0.232    14.424    
                         clock uncertainty           -0.035    14.388    
    SLICE_X47Y197        FDRE (Setup_fdre_C_D)        0.032    14.420    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.420    
                         arrival time                          -8.360    
  -------------------------------------------------------------------
                         slack                                  6.061    

Slack (MET) :             6.081ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DRP_CLK_IN_P rise@10.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.694ns (17.863%)  route 3.191ns (82.137%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.356ns = ( 14.356 - 10.000 ) 
    Source Clock Delay      (SCD):    4.625ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.065     2.971    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     3.053 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.571     4.625    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/sysclk_in
    SLICE_X47Y200        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y200        FDRE (Prop_fdre_C_Q)         0.379     5.004 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[14]/Q
                         net (fo=2, routed)           0.773     5.777    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[14]
    SLICE_X49Y200        LUT4 (Prop_lut4_I3_O)        0.105     5.882 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[31]_i_10/O
                         net (fo=1, routed)           0.615     6.497    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[31]_i_10_n_0
    SLICE_X49Y199        LUT5 (Prop_lut5_I4_O)        0.105     6.602 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[31]_i_5/O
                         net (fo=33, routed)          1.803     8.405    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[31]_i_5_n_0
    SLICE_X49Y203        LUT5 (Prop_lut5_I3_O)        0.105     8.510 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[25]_i_1/O
                         net (fo=1, routed)           0.000     8.510    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_0[25]
    SLICE_X49Y203        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    10.867 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.959    12.825    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    12.903 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.453    14.356    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/sysclk_in
    SLICE_X49Y203        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[25]/C
                         clock pessimism              0.240    14.597    
                         clock uncertainty           -0.035    14.561    
    SLICE_X49Y203        FDRE (Setup_fdre_C_D)        0.030    14.591    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -8.510    
  -------------------------------------------------------------------
                         slack                                  6.081    

Slack (MET) :             6.083ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DRP_CLK_IN_P rise@10.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.694ns (17.863%)  route 3.191ns (82.137%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.356ns = ( 14.356 - 10.000 ) 
    Source Clock Delay      (SCD):    4.625ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.065     2.971    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     3.053 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.571     4.625    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/sysclk_in
    SLICE_X47Y200        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y200        FDRE (Prop_fdre_C_Q)         0.379     5.004 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[14]/Q
                         net (fo=2, routed)           0.773     5.777    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[14]
    SLICE_X49Y200        LUT4 (Prop_lut4_I3_O)        0.105     5.882 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[31]_i_10/O
                         net (fo=1, routed)           0.615     6.497    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[31]_i_10_n_0
    SLICE_X49Y199        LUT5 (Prop_lut5_I4_O)        0.105     6.602 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[31]_i_5/O
                         net (fo=33, routed)          1.803     8.405    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[31]_i_5_n_0
    SLICE_X49Y203        LUT5 (Prop_lut5_I3_O)        0.105     8.510 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[26]_i_1/O
                         net (fo=1, routed)           0.000     8.510    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_0[26]
    SLICE_X49Y203        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    10.867 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.959    12.825    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    12.903 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.453    14.356    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/sysclk_in
    SLICE_X49Y203        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[26]/C
                         clock pessimism              0.240    14.597    
                         clock uncertainty           -0.035    14.561    
    SLICE_X49Y203        FDRE (Setup_fdre_C_D)        0.032    14.593    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -8.510    
  -------------------------------------------------------------------
                         slack                                  6.083    

Slack (MET) :             6.109ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DRP_CLK_IN_P rise@10.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 0.694ns (17.983%)  route 3.165ns (82.017%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.356ns = ( 14.356 - 10.000 ) 
    Source Clock Delay      (SCD):    4.625ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.065     2.971    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     3.053 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.571     4.625    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/sysclk_in
    SLICE_X47Y200        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y200        FDRE (Prop_fdre_C_Q)         0.379     5.004 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[14]/Q
                         net (fo=2, routed)           0.773     5.777    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[14]
    SLICE_X49Y200        LUT4 (Prop_lut4_I3_O)        0.105     5.882 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[31]_i_10/O
                         net (fo=1, routed)           0.615     6.497    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[31]_i_10_n_0
    SLICE_X49Y199        LUT5 (Prop_lut5_I4_O)        0.105     6.602 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[31]_i_5/O
                         net (fo=33, routed)          1.777     8.379    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[31]_i_5_n_0
    SLICE_X49Y204        LUT5 (Prop_lut5_I3_O)        0.105     8.484 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter[30]_i_1/O
                         net (fo=1, routed)           0.000     8.484    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_0[30]
    SLICE_X49Y204        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    10.867 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.959    12.825    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    12.903 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.453    14.356    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/sysclk_in
    SLICE_X49Y204        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[30]/C
                         clock pessimism              0.240    14.597    
                         clock uncertainty           -0.035    14.561    
    SLICE_X49Y204        FDRE (Setup_fdre_C_D)        0.032    14.593    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -8.484    
  -------------------------------------------------------------------
                         slack                                  6.109    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/time_out_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/time_out_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DRP_CLK_IN_P rise@0.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.431ns (77.181%)  route 0.127ns (22.819%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.829     1.231    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.258 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.585     1.843    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sysclk_in
    SLICE_X43Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/time_out_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y198        FDRE (Prop_fdre_C_Q)         0.141     1.984 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/time_out_counter_reg[8]/Q
                         net (fo=4, routed)           0.127     2.111    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/time_out_counter_reg[8]
    SLICE_X43Y198        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.308 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/time_out_counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.308    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/time_out_counter_reg[8]_i_1__1_n_0
    SLICE_X43Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.347 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/time_out_counter_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     2.347    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/time_out_counter_reg[12]_i_1__1_n_0
    SLICE_X43Y200        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.401 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/time_out_counter_reg[16]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.401    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/time_out_counter_reg[16]_i_1__1_n_7
    SLICE_X43Y200        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/time_out_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.894     1.332    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.362 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.948     2.310    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sysclk_in
    SLICE_X43Y200        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/time_out_counter_reg[16]/C
                         clock pessimism             -0.109     2.201    
    SLICE_X43Y200        FDRE (Hold_fdre_C_D)         0.105     2.306    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/time_out_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/time_out_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/time_out_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DRP_CLK_IN_P rise@0.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.442ns (77.622%)  route 0.127ns (22.378%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.829     1.231    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.258 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.585     1.843    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sysclk_in
    SLICE_X43Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/time_out_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y198        FDRE (Prop_fdre_C_Q)         0.141     1.984 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/time_out_counter_reg[8]/Q
                         net (fo=4, routed)           0.127     2.111    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/time_out_counter_reg[8]
    SLICE_X43Y198        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.308 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/time_out_counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.308    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/time_out_counter_reg[8]_i_1__1_n_0
    SLICE_X43Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.347 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/time_out_counter_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     2.347    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/time_out_counter_reg[12]_i_1__1_n_0
    SLICE_X43Y200        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.412 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/time_out_counter_reg[16]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.412    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/time_out_counter_reg[16]_i_1__1_n_5
    SLICE_X43Y200        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/time_out_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.894     1.332    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.362 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.948     2.310    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sysclk_in
    SLICE_X43Y200        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/time_out_counter_reg[18]/C
                         clock pessimism             -0.109     2.201    
    SLICE_X43Y200        FDRE (Hold_fdre_C_D)         0.105     2.306    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/time_out_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/gtrxreset_rx_i_reg/D
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DRP_CLK_IN_P rise@0.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.631%)  route 0.180ns (52.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.829     1.231    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.258 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.673     1.931    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sysclk_in
    SLICE_X42Y200        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y200        FDRE (Prop_fdre_C_Q)         0.164     2.095 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/gtrxreset_i_reg/Q
                         net (fo=38, routed)          0.180     2.276    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/gtrxreset_i
    SLICE_X42Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/gtrxreset_rx_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.894     1.332    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.362 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.855     2.217    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sysclk_in
    SLICE_X42Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/gtrxreset_rx_i_reg/C
                         clock pessimism             -0.109     2.109    
    SLICE_X42Y197        FDRE (Hold_fdre_C_D)         0.059     2.168    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/gtrxreset_rx_i_reg
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync2_pmaresetdone/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/reset_time_out_reg/D
                            (rising edge-triggered cell FDSE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DRP_CLK_IN_P rise@0.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.254ns (45.247%)  route 0.307ns (54.754%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.829     1.231    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.258 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.585     1.843    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync2_pmaresetdone/sysclk_in
    SLICE_X42Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync2_pmaresetdone/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y198        FDRE (Prop_fdre_C_Q)         0.164     2.007 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync2_pmaresetdone/data_sync_reg6/Q
                         net (fo=2, routed)           0.174     2.181    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync2_pmaresetdone/rxpmaresetdone_sync
    SLICE_X43Y201        LUT6 (Prop_lut6_I2_O)        0.045     2.226 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync2_pmaresetdone/reset_time_out_i_5/O
                         net (fo=1, routed)           0.134     2.359    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_data_valid/reset_time_out_reg_2
    SLICE_X43Y201        LUT6 (Prop_lut6_I4_O)        0.045     2.404 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_data_valid/reset_time_out_i_1__1/O
                         net (fo=1, routed)           0.000     2.404    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_data_valid_n_4
    SLICE_X43Y201        FDSE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/reset_time_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.894     1.332    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.362 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.948     2.310    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sysclk_in
    SLICE_X43Y201        FDSE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/reset_time_out_reg/C
                         clock pessimism             -0.109     2.201    
    SLICE_X43Y201        FDSE (Hold_fdse_C_D)         0.091     2.292    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/reset_time_out_reg
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_data_valid/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_data_valid/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DRP_CLK_IN_P rise@0.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.829     1.231    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.258 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.667     1.925    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_data_valid/sysclk_in
    SLICE_X47Y213        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_data_valid/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y213        FDRE (Prop_fdre_C_Q)         0.141     2.066 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_data_valid/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.122    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_data_valid/data_sync1
    SLICE_X47Y213        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_data_valid/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.894     1.332    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.362 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.941     2.303    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_data_valid/sysclk_in
    SLICE_X47Y213        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_data_valid/data_sync_reg2/C
                         clock pessimism             -0.378     1.925    
    SLICE_X47Y213        FDRE (Hold_fdre_C_D)         0.075     2.000    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_data_valid/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/sync0_RXPMARESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/sync0_RXPMARESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DRP_CLK_IN_P rise@0.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.929ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.829     1.231    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.258 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.671     1.929    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/sync0_RXPMARESETDONE/sysclk_in
    SLICE_X51Y205        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/sync0_RXPMARESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y205        FDRE (Prop_fdre_C_Q)         0.141     2.070 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/sync0_RXPMARESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.126    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/sync0_RXPMARESETDONE/data_sync1
    SLICE_X51Y205        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/sync0_RXPMARESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.894     1.332    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.362 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.946     2.308    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/sync0_RXPMARESETDONE/sysclk_in
    SLICE_X51Y205        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/sync0_RXPMARESETDONE/data_sync_reg2/C
                         clock pessimism             -0.379     1.929    
    SLICE_X51Y205        FDRE (Hold_fdre_C_D)         0.075     2.004    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/sync0_RXPMARESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/sync0_RXPMARESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/sync0_RXPMARESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DRP_CLK_IN_P rise@0.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.829     1.231    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.258 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.665     1.923    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/sync0_RXPMARESETDONE/sysclk_in
    SLICE_X49Y217        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/sync0_RXPMARESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y217        FDRE (Prop_fdre_C_Q)         0.141     2.064 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/sync0_RXPMARESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.120    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/sync0_RXPMARESETDONE/data_sync1
    SLICE_X49Y217        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/sync0_RXPMARESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.894     1.332    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.362 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.938     2.300    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/sync0_RXPMARESETDONE/sysclk_in
    SLICE_X49Y217        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/sync0_RXPMARESETDONE/data_sync_reg2/C
                         clock pessimism             -0.377     1.923    
    SLICE_X49Y217        FDRE (Hold_fdre_C_D)         0.075     1.998    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/sync0_RXPMARESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DRP_CLK_IN_P rise@0.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.829     1.231    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.258 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.673     1.931    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_data_valid/sysclk_in
    SLICE_X45Y202        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y202        FDRE (Prop_fdre_C_Q)         0.141     2.072 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.128    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_data_valid/data_sync1
    SLICE_X45Y202        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.894     1.332    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.362 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.948     2.310    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_data_valid/sysclk_in
    SLICE_X45Y202        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2/C
                         clock pessimism             -0.379     1.931    
    SLICE_X45Y202        FDRE (Hold_fdre_C_D)         0.075     2.006    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DRP_CLK_IN_P rise@0.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.829     1.231    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.258 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.585     1.843    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone/sysclk_in
    SLICE_X47Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y198        FDRE (Prop_fdre_C_Q)         0.141     1.984 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.039    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone/data_sync1
    SLICE_X47Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.894     1.332    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.362 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.854     2.216    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone/sysclk_in
    SLICE_X47Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone/data_sync_reg2/C
                         clock pessimism             -0.373     1.843    
    SLICE_X47Y198        FDRE (Hold_fdre_C_D)         0.075     1.918    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DRP_CLK_IN_P rise@0.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.829     1.231    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.258 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.673     1.931    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X43Y202        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y202        FDRE (Prop_fdre_C_Q)         0.141     2.072 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.128    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync1
    SLICE_X43Y202        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.894     1.332    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.362 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.948     2.310    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X43Y202        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/C
                         clock pessimism             -0.379     1.931    
    SLICE_X43Y202        FDRE (Hold_fdre_C_D)         0.075     2.006    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DRP_CLK_IN_P
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DRP_CLK_IN_P }

Check Type        Corner  Lib Pin                      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTPE2_CHANNEL_X0Y4  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/DRPCLK
Min Period        n/a     GTPE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTPE2_CHANNEL_X0Y5  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/DRPCLK
Min Period        n/a     BUFG/I                       n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0       TX_RXex/DRP_CLK_BUFG/I
Min Period        n/a     GTPE2_COMMON/PLL0LOCKDETCLK  n/a            1.538         10.000      8.462      GTPE2_COMMON_X0Y1   TX_RXex/TX_RX_support_i/inst/common0_i/gtpe2_common_i/PLL0LOCKDETCLK
Min Period        n/a     FDSE/C                       n/a            1.000         10.000      9.000      SLICE_X60Y192       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_time_cnt_reg[5]/C
Min Period        n/a     FDSE/C                       n/a            1.000         10.000      9.000      SLICE_X60Y192       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_time_cnt_reg[6]/C
Min Period        n/a     FDSE/C                       n/a            1.000         10.000      9.000      SLICE_X60Y192       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_time_cnt_reg[7]/C
Min Period        n/a     FDSE/C                       n/a            1.000         10.000      9.000      SLICE_X60Y193       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_time_cnt_reg[8]/C
Min Period        n/a     FDSE/C                       n/a            1.000         10.000      9.000      SLICE_X60Y193       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_time_cnt_reg[9]/C
Min Period        n/a     FDRE/C                       n/a            1.000         10.000      9.000      SLICE_X45Y213       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rx_cdrlock_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X47Y197       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X49Y199       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X49Y199       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X49Y199       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X49Y197       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X47Y197       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X49Y197       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X49Y197       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X49Y198       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X49Y198       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rx_cdrlock_counter_reg[6]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X45Y213       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rx_cdrlock_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X45Y217       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rx_cdrlock_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X45Y217       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rx_cdrlock_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X46Y217       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rx_cdrlock_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X46Y217       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rx_cdrlock_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X46Y217       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rx_cdrlock_counter_reg[16]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X45Y218       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rx_cdrlock_counter_reg[17]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X45Y218       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rx_cdrlock_counter_reg[18]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X45Y218       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rx_cdrlock_counter_reg[19]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X45Y214       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rx_cdrlock_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  GTP_CLK_P
  To Clock:  GTP_CLK_P

Setup :            0  Failing Endpoints,  Worst Slack        2.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.859ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             GTP_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (GTP_CLK_P rise@4.167ns - GTP_CLK_P rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 1.345ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 6.869 - 4.167 ) 
    Source Clock Delay      (SCD):    3.824ns
    Clock Pessimism Removal (CPR):    1.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.644     2.999    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     3.105 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.719     3.824    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y222        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.345     5.169 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     5.169    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X48Y222        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTP_CLK_P rise edge)
                                                      4.167     4.167 r  
    F11                                               0.000     4.167 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     4.167    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     4.167 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.167    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.585 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.536     6.121    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069     6.190 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.679     6.869    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y222        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/C
                         clock pessimism              1.122     7.991    
                         clock uncertainty           -0.035     7.956    
    SLICE_X48Y222        FDRE (Setup_fdre_C_D)        0.072     8.028    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                          8.028    
                         arrival time                          -5.169    
  -------------------------------------------------------------------
                         slack                                  2.859    

Slack (MET) :             2.859ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             GTP_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (GTP_CLK_P rise@4.167ns - GTP_CLK_P rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 1.345ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 6.871 - 4.167 ) 
    Source Clock Delay      (SCD):    3.827ns
    Clock Pessimism Removal (CPR):    1.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.644     2.999    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     3.105 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.722     3.827    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y220        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y220        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.345     5.172 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.172    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X48Y220        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTP_CLK_P rise edge)
                                                      4.167     4.167 r  
    F11                                               0.000     4.167 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     4.167    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     4.167 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.167    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.585 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.536     6.121    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069     6.190 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.681     6.871    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y220        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/C
                         clock pessimism              1.123     7.994    
                         clock uncertainty           -0.035     7.959    
    SLICE_X48Y220        FDRE (Setup_fdre_C_D)        0.072     8.031    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                          8.031    
                         arrival time                          -5.172    
  -------------------------------------------------------------------
                         slack                                  2.859    

Slack (MET) :             3.138ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             GTP_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (GTP_CLK_P rise@4.167ns - GTP_CLK_P rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.957ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 6.869 - 4.167 ) 
    Source Clock Delay      (SCD):    3.824ns
    Clock Pessimism Removal (CPR):    1.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.644     2.999    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     3.105 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.719     3.824    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y222        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.957     4.781 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     4.781    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X48Y222        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock GTP_CLK_P rise edge)
                                                      4.167     4.167 r  
    F11                                               0.000     4.167 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     4.167    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     4.167 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.167    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.585 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.536     6.121    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069     6.190 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.679     6.869    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism              1.122     7.991    
                         clock uncertainty           -0.035     7.956    
    SLICE_X48Y222        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.037     7.919    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                          7.919    
                         arrival time                          -4.781    
  -------------------------------------------------------------------
                         slack                                  3.138    

Slack (MET) :             3.138ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             GTP_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (GTP_CLK_P rise@4.167ns - GTP_CLK_P rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.957ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 6.871 - 4.167 ) 
    Source Clock Delay      (SCD):    3.827ns
    Clock Pessimism Removal (CPR):    1.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.644     2.999    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     3.105 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.722     3.827    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y220        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y220        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.957     4.784 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     4.784    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X48Y220        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock GTP_CLK_P rise edge)
                                                      4.167     4.167 r  
    F11                                               0.000     4.167 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     4.167    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     4.167 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.167    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.585 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.536     6.121    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069     6.190 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.681     6.871    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y220        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism              1.123     7.994    
                         clock uncertainty           -0.035     7.959    
    SLICE_X48Y220        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.037     7.922    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                          7.922    
                         arrival time                          -4.784    
  -------------------------------------------------------------------
                         slack                                  3.138    

Slack (MET) :             3.141ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             GTP_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (GTP_CLK_P rise@4.167ns - GTP_CLK_P rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.955ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 6.871 - 4.167 ) 
    Source Clock Delay      (SCD):    3.827ns
    Clock Pessimism Removal (CPR):    1.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.644     2.999    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     3.105 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.722     3.827    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y220        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y220        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.955     4.782 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     4.782    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X48Y220        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GTP_CLK_P rise edge)
                                                      4.167     4.167 r  
    F11                                               0.000     4.167 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     4.167    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     4.167 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.167    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.585 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.536     6.121    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069     6.190 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.681     6.871    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y220        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              1.123     7.994    
                         clock uncertainty           -0.035     7.959    
    SLICE_X48Y220        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.036     7.923    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                          7.923    
                         arrival time                          -4.782    
  -------------------------------------------------------------------
                         slack                                  3.141    

Slack (MET) :             3.156ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             GTP_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (GTP_CLK_P rise@4.167ns - GTP_CLK_P rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.951ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 6.869 - 4.167 ) 
    Source Clock Delay      (SCD):    3.824ns
    Clock Pessimism Removal (CPR):    1.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.644     2.999    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     3.105 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.719     3.824    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y222        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.951     4.775 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     4.775    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X48Y222        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GTP_CLK_P rise edge)
                                                      4.167     4.167 r  
    F11                                               0.000     4.167 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     4.167    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     4.167 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.167    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.585 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.536     6.121    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069     6.190 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.679     6.869    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism              1.122     7.991    
                         clock uncertainty           -0.035     7.956    
    SLICE_X48Y222        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.025     7.931    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                          7.931    
                         arrival time                          -4.775    
  -------------------------------------------------------------------
                         slack                                  3.156    

Slack (MET) :             3.156ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             GTP_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (GTP_CLK_P rise@4.167ns - GTP_CLK_P rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.951ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 6.871 - 4.167 ) 
    Source Clock Delay      (SCD):    3.827ns
    Clock Pessimism Removal (CPR):    1.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.644     2.999    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     3.105 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.722     3.827    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y220        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y220        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.951     4.778 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     4.778    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X48Y220        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GTP_CLK_P rise edge)
                                                      4.167     4.167 r  
    F11                                               0.000     4.167 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     4.167    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     4.167 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.167    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.585 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.536     6.121    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069     6.190 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.681     6.871    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y220        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism              1.123     7.994    
                         clock uncertainty           -0.035     7.959    
    SLICE_X48Y220        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.025     7.934    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                          7.934    
                         arrival time                          -4.778    
  -------------------------------------------------------------------
                         slack                                  3.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             GTP_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTP_CLK_P rise@0.000ns - GTP_CLK_P rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.522ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.205     0.646    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.292     0.958    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y220        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y220        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.290 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.290    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X48Y220        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.230     0.962    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.517     1.522    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y220        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.564     0.958    
    SLICE_X48Y220        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.075    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             GTP_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTP_CLK_P rise@0.000ns - GTP_CLK_P rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.205     0.646    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.291     0.957    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y222        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.289 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.289    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X48Y222        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.230     0.962    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.515     1.520    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.563     0.957    
    SLICE_X48Y222        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.074    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             GTP_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTP_CLK_P rise@0.000ns - GTP_CLK_P rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.522ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.205     0.646    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.292     0.958    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y220        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y220        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     1.289 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.289    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X48Y220        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.230     0.962    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.517     1.522    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y220        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.564     0.958    
    SLICE_X48Y220        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.073    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             GTP_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTP_CLK_P rise@0.000ns - GTP_CLK_P rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.205     0.646    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.291     0.957    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y222        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     1.288 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.288    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X48Y222        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.230     0.962    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.515     1.520    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.563     0.957    
    SLICE_X48Y222        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.072    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             GTP_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTP_CLK_P rise@0.000ns - GTP_CLK_P rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.522ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.205     0.646    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.292     0.958    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y220        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y220        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.290 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.290    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X48Y220        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.230     0.962    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.517     1.522    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y220        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.564     0.958    
    SLICE_X48Y220        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.067    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             GTP_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTP_CLK_P rise@0.000ns - GTP_CLK_P rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.205     0.646    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.291     0.957    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y222        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.490     1.447 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     1.447    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X48Y222        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.230     0.962    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.515     1.520    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y222        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/C
                         clock pessimism             -0.563     0.957    
    SLICE_X48Y222        FDRE (Hold_fdre_C_D)         0.120     1.077    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             GTP_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTP_CLK_P rise@0.000ns - GTP_CLK_P rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.522ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.205     0.646    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.292     0.958    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y220        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y220        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.490     1.448 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     1.448    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X48Y220        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.230     0.962    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.517     1.522    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y220        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/C
                         clock pessimism             -0.564     0.958    
    SLICE_X48Y220        FDRE (Hold_fdre_C_D)         0.120     1.078    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.370    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTP_CLK_P
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { GTP_CLK_P }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period        n/a     BUFH/I                  n/a            1.592         4.167       2.575      BUFHCE_X0Y48       TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/I
Min Period        n/a     GTPE2_COMMON/GTREFCLK0  n/a            1.538         4.167       2.629      GTPE2_COMMON_X0Y1  TX_RXex/TX_RX_support_i/inst/common0_i/gtpe2_common_i/GTREFCLK0
Min Period        n/a     IBUFDS_GTE2/I           n/a            1.408         4.167       2.759      IBUFDS_GTE2_X0Y2   TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/I
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X48Y222      TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X48Y220      TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/C
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y222      TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y222      TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y222      TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         2.084       1.230      SLICE_X48Y222      TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         2.084       1.230      SLICE_X48Y222      TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         2.084       1.230      SLICE_X48Y222      TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         2.084       1.230      SLICE_X48Y220      TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         2.084       1.230      SLICE_X48Y220      TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         2.084       1.230      SLICE_X48Y220      TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         2.084       1.230      SLICE_X48Y220      TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y220      TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y220      TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y220      TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y220      TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y220      TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y220      TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y220      TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y220      TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y222      TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y222      TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
  To Clock:  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        3.165ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.683ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.165ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@4.167ns - TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.398ns (49.267%)  route 0.410ns (50.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.579ns = ( 6.746 - 4.167 ) 
    Source Clock Delay      (SCD):    2.750ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.395     2.750    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X46Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y197        FDRE (Prop_fdre_C_Q)         0.398     3.148 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/Q
                         net (fo=1, routed)           0.410     3.558    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync3
    SLICE_X46Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.286     6.746    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X46Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4/C
                         clock pessimism              0.171     6.917    
                         clock uncertainty           -0.035     6.882    
    SLICE_X46Y197        FDRE (Setup_fdre_C_D)       -0.159     6.723    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4
  -------------------------------------------------------------------
                         required time                          6.723    
                         arrival time                          -3.558    
  -------------------------------------------------------------------
                         slack                                  3.165    

Slack (MET) :             3.167ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@4.167ns - TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.433ns (44.957%)  route 0.530ns (55.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.579ns = ( 6.746 - 4.167 ) 
    Source Clock Delay      (SCD):    2.750ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.395     2.750    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X46Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y197        FDRE (Prop_fdre_C_Q)         0.433     3.183 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4/Q
                         net (fo=1, routed)           0.530     3.713    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync4
    SLICE_X46Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.286     6.746    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X46Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5/C
                         clock pessimism              0.171     6.917    
                         clock uncertainty           -0.035     6.882    
    SLICE_X46Y197        FDRE (Setup_fdre_C_D)       -0.002     6.880    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5
  -------------------------------------------------------------------
                         required time                          6.880    
                         arrival time                          -3.713    
  -------------------------------------------------------------------
                         slack                                  3.167    

Slack (MET) :             3.196ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@4.167ns - TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.379ns (41.688%)  route 0.530ns (58.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 6.905 - 4.167 ) 
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.560     2.915    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X47Y215        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y215        FDRE (Prop_fdre_C_Q)         0.379     3.294 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4/Q
                         net (fo=1, routed)           0.530     3.824    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync4
    SLICE_X47Y215        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.445     6.905    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X47Y215        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5/C
                         clock pessimism              0.177     7.082    
                         clock uncertainty           -0.035     7.046    
    SLICE_X47Y215        FDRE (Setup_fdre_C_D)       -0.027     7.019    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5
  -------------------------------------------------------------------
                         required time                          7.019    
                         arrival time                          -3.824    
  -------------------------------------------------------------------
                         slack                                  3.196    

Slack (MET) :             3.196ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@4.167ns - TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.379ns (41.688%)  route 0.530ns (58.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 6.905 - 4.167 ) 
    Source Clock Delay      (SCD):    2.914ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.559     2.914    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X47Y216        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y216        FDRE (Prop_fdre_C_Q)         0.379     3.293 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4/Q
                         net (fo=1, routed)           0.530     3.823    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync4
    SLICE_X47Y216        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.445     6.905    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X47Y216        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5/C
                         clock pessimism              0.176     7.081    
                         clock uncertainty           -0.035     7.045    
    SLICE_X47Y216        FDRE (Setup_fdre_C_D)       -0.027     7.018    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -3.823    
  -------------------------------------------------------------------
                         slack                                  3.196    

Slack (MET) :             3.199ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@4.167ns - TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.398ns (51.350%)  route 0.377ns (48.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.579ns = ( 6.746 - 4.167 ) 
    Source Clock Delay      (SCD):    2.750ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.395     2.750    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X46Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y197        FDRE (Prop_fdre_C_Q)         0.398     3.148 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5/Q
                         net (fo=1, routed)           0.377     3.525    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync5
    SLICE_X46Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.286     6.746    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X46Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg6/C
                         clock pessimism              0.171     6.917    
                         clock uncertainty           -0.035     6.882    
    SLICE_X46Y197        FDRE (Setup_fdre_C_D)       -0.158     6.724    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg6
  -------------------------------------------------------------------
                         required time                          6.724    
                         arrival time                          -3.525    
  -------------------------------------------------------------------
                         slack                                  3.199    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@4.167ns - TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.348ns (48.433%)  route 0.371ns (51.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 6.819 - 4.167 ) 
    Source Clock Delay      (SCD):    2.822ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.467     2.822    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X41Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y198        FDRE (Prop_fdre_C_Q)         0.348     3.170 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3/Q
                         net (fo=1, routed)           0.371     3.541    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync3
    SLICE_X41Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.359     6.819    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X41Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4/C
                         clock pessimism              0.170     6.989    
                         clock uncertainty           -0.035     6.954    
    SLICE_X41Y198        FDRE (Setup_fdre_C_D)       -0.207     6.747    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4
  -------------------------------------------------------------------
                         required time                          6.747    
                         arrival time                          -3.541    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@4.167ns - TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.348ns (48.433%)  route 0.371ns (51.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 6.905 - 4.167 ) 
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.560     2.915    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X47Y215        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y215        FDRE (Prop_fdre_C_Q)         0.348     3.263 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/Q
                         net (fo=1, routed)           0.371     3.633    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync3
    SLICE_X47Y215        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.445     6.905    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X47Y215        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4/C
                         clock pessimism              0.177     7.082    
                         clock uncertainty           -0.035     7.046    
    SLICE_X47Y215        FDRE (Setup_fdre_C_D)       -0.207     6.839    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4
  -------------------------------------------------------------------
                         required time                          6.839    
                         arrival time                          -3.633    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@4.167ns - TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.348ns (48.433%)  route 0.371ns (51.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 6.905 - 4.167 ) 
    Source Clock Delay      (SCD):    2.914ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.559     2.914    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X47Y216        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y216        FDRE (Prop_fdre_C_Q)         0.348     3.262 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3/Q
                         net (fo=1, routed)           0.371     3.632    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync3
    SLICE_X47Y216        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.445     6.905    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X47Y216        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4/C
                         clock pessimism              0.176     7.081    
                         clock uncertainty           -0.035     7.045    
    SLICE_X47Y216        FDRE (Setup_fdre_C_D)       -0.207     6.838    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4
  -------------------------------------------------------------------
                         required time                          6.838    
                         arrival time                          -3.632    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.208ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@4.167ns - TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.348ns (48.656%)  route 0.367ns (51.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 6.819 - 4.167 ) 
    Source Clock Delay      (SCD):    2.822ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.467     2.822    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X41Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y198        FDRE (Prop_fdre_C_Q)         0.348     3.170 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5/Q
                         net (fo=1, routed)           0.367     3.537    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync5
    SLICE_X41Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.359     6.819    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X41Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg6/C
                         clock pessimism              0.170     6.989    
                         clock uncertainty           -0.035     6.954    
    SLICE_X41Y198        FDRE (Setup_fdre_C_D)       -0.208     6.746    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg6
  -------------------------------------------------------------------
                         required time                          6.746    
                         arrival time                          -3.537    
  -------------------------------------------------------------------
                         slack                                  3.208    

Slack (MET) :             3.208ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@4.167ns - TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.348ns (48.656%)  route 0.367ns (51.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 6.905 - 4.167 ) 
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.560     2.915    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X47Y215        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y215        FDRE (Prop_fdre_C_Q)         0.348     3.263 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5/Q
                         net (fo=1, routed)           0.367     3.630    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync5
    SLICE_X47Y215        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.445     6.905    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X47Y215        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg6/C
                         clock pessimism              0.177     7.082    
                         clock uncertainty           -0.035     7.046    
    SLICE_X47Y215        FDRE (Setup_fdre_C_D)       -0.208     6.838    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg6
  -------------------------------------------------------------------
                         required time                          6.838    
                         arrival time                          -3.630    
  -------------------------------------------------------------------
                         slack                                  3.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns - TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.613     1.131    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X41Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y198        FDRE (Prop_fdre_C_Q)         0.141     1.272 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.327    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync1
    SLICE_X41Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.885     1.442    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X41Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2/C
                         clock pessimism             -0.311     1.131    
    SLICE_X41Y198        FDRE (Hold_fdre_C_D)         0.075     1.206    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns - TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.665     1.184    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X47Y215        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y215        FDRE (Prop_fdre_C_Q)         0.141     1.325 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.380    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync1
    SLICE_X47Y215        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.938     1.496    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X47Y215        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/C
                         clock pessimism             -0.312     1.184    
    SLICE_X47Y215        FDRE (Hold_fdre_C_D)         0.075     1.259    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns - TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.664     1.183    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X47Y216        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y216        FDRE (Prop_fdre_C_Q)         0.141     1.324 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.379    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync1
    SLICE_X47Y216        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.937     1.495    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X47Y216        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2/C
                         clock pessimism             -0.312     1.183    
    SLICE_X47Y216        FDRE (Hold_fdre_C_D)         0.075     1.258    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns - TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.410ns
    Source Clock Delay      (SCD):    1.101ns
    Clock Pessimism Removal (CPR):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.583     1.101    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X46Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y197        FDRE (Prop_fdre_C_Q)         0.164     1.265 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.320    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync1
    SLICE_X46Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.853     1.410    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X46Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/C
                         clock pessimism             -0.309     1.101    
    SLICE_X46Y197        FDRE (Hold_fdre_C_D)         0.060     1.161    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns - TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.613     1.131    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X41Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y198        FDRE (Prop_fdre_C_Q)         0.128     1.259 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2/Q
                         net (fo=1, routed)           0.116     1.375    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync2
    SLICE_X41Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.885     1.442    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X41Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3/C
                         clock pessimism             -0.311     1.131    
    SLICE_X41Y198        FDRE (Hold_fdre_C_D)         0.017     1.148    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns - TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.665     1.184    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X47Y215        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y215        FDRE (Prop_fdre_C_Q)         0.128     1.312 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/Q
                         net (fo=1, routed)           0.116     1.427    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync2
    SLICE_X47Y215        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.938     1.496    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X47Y215        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/C
                         clock pessimism             -0.312     1.184    
    SLICE_X47Y215        FDRE (Hold_fdre_C_D)         0.017     1.201    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns - TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.664     1.183    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X47Y216        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y216        FDRE (Prop_fdre_C_Q)         0.128     1.311 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2/Q
                         net (fo=1, routed)           0.116     1.426    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync2
    SLICE_X47Y216        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.937     1.495    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X47Y216        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3/C
                         clock pessimism             -0.312     1.183    
    SLICE_X47Y216        FDRE (Hold_fdre_C_D)         0.017     1.200    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns - TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.689%)  route 0.168ns (54.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.613     1.131    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X41Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y198        FDRE (Prop_fdre_C_Q)         0.141     1.272 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4/Q
                         net (fo=1, routed)           0.168     1.440    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync4
    SLICE_X41Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.885     1.442    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X41Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5/C
                         clock pessimism             -0.311     1.131    
    SLICE_X41Y198        FDRE (Hold_fdre_C_D)         0.076     1.207    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns - TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.148ns (56.153%)  route 0.116ns (43.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.410ns
    Source Clock Delay      (SCD):    1.101ns
    Clock Pessimism Removal (CPR):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.583     1.101    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X46Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y197        FDRE (Prop_fdre_C_Q)         0.148     1.249 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/Q
                         net (fo=1, routed)           0.116     1.365    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync2
    SLICE_X46Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.853     1.410    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X46Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/C
                         clock pessimism             -0.309     1.101    
    SLICE_X46Y197        FDRE (Hold_fdre_C_D)         0.000     1.101    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns - TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.148ns (46.974%)  route 0.167ns (53.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.410ns
    Source Clock Delay      (SCD):    1.101ns
    Clock Pessimism Removal (CPR):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.583     1.101    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X46Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y197        FDRE (Prop_fdre_C_Q)         0.148     1.249 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5/Q
                         net (fo=1, routed)           0.167     1.416    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync5
    SLICE_X46Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.853     1.410    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X46Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg6/C
                         clock pessimism             -0.309     1.101    
    SLICE_X46Y197        FDRE (Hold_fdre_C_D)         0.023     1.124    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg6
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.292    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXOUTCLK  n/a            2.424         4.167       1.743      GTPE2_CHANNEL_X0Y4  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.592         4.167       2.575      BUFGCTRL_X0Y18      TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/I
Min Period        n/a     BUFG/I                  n/a            1.592         4.167       2.575      BUFGCTRL_X0Y19      TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.249         4.167       2.918      MMCME2_ADV_X0Y4     TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDPE/C                  n/a            1.000         4.167       3.167      SLICE_X49Y216       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/reset_sync1_rx/C
Min Period        n/a     FDPE/C                  n/a            1.000         4.167       3.167      SLICE_X49Y216       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/reset_sync2_rx/C
Min Period        n/a     FDCE/C                  n/a            1.000         4.167       3.167      SLICE_X48Y216       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/rxpmaresetdone_i_reg/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X47Y215       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg1/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X47Y215       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X47Y215       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/C
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       4.167       95.833     MMCME2_ADV_X0Y4     TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            1.400         2.083       0.683      MMCME2_ADV_X0Y4     TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            1.400         2.084       0.684      MMCME2_ADV_X0Y4     TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDPE/C                  n/a            0.500         2.083       1.583      SLICE_X49Y216       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/reset_sync1_rx/C
Low Pulse Width   Slow    FDPE/C                  n/a            0.500         2.083       1.583      SLICE_X49Y216       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/reset_sync2_rx/C
Low Pulse Width   Slow    FDCE/C                  n/a            0.500         2.083       1.583      SLICE_X48Y216       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/rxpmaresetdone_i_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X47Y216       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg1/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X47Y216       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X47Y216       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X47Y216       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X47Y216       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            1.400         2.083       0.683      MMCME2_ADV_X0Y4     TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            1.400         2.084       0.684      MMCME2_ADV_X0Y4     TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X47Y215       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X47Y215       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg1/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X47Y215       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X47Y215       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X47Y215       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X47Y215       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X47Y215       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X47Y215       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.918ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         4.167       2.918      MMCME2_ADV_X0Y4  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         4.167       2.918      MMCME2_ADV_X0Y4  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       4.167       95.833     MMCME2_ADV_X0Y4  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       4.167       209.193    MMCME2_ADV_X0Y4  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.274ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.334
Sources:            { TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period  n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a            6.060         8.334       2.274      GTPE2_CHANNEL_X0Y4  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXUSRCLK2
Min Period  n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a            6.060         8.334       2.274      GTPE2_CHANNEL_X0Y5  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
Min Period  n/a     BUFG/I                   n/a            1.592         8.334       6.742      BUFGCTRL_X0Y17      TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0       n/a            1.249         8.334       7.085      MMCME2_ADV_X0Y4     TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0       n/a            213.360       8.334       205.026    MMCME2_ADV_X0Y4     TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        1.575ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.137ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.575ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.748ns (31.535%)  route 1.624ns (68.465%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.424ns = ( 10.591 - 4.167 ) 
    Source Clock Delay      (SCD):    6.817ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.106 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.167    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     5.247 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.569     6.817    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X44Y204        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y204        FDRE (Prop_fdre_C_Q)         0.433     7.250 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/Q
                         net (fo=2, routed)           0.772     8.022    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[2]
    SLICE_X45Y206        LUT4 (Prop_lut4_I3_O)        0.105     8.127 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__1/O
                         net (fo=1, routed)           0.326     8.453    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__1_n_0
    SLICE_X45Y204        LUT5 (Prop_lut5_I0_O)        0.105     8.558 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__1/O
                         net (fo=2, routed)           0.121     8.679    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__1_n_0
    SLICE_X45Y204        LUT2 (Prop_lut2_I0_O)        0.105     8.784 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__1/O
                         net (fo=13, routed)          0.404     9.189    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__1_n_0
    SLICE_X44Y207        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.565     7.025    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.098 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964     9.062    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.139 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.452    10.591    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X44Y207        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.364    10.956    
                         clock uncertainty           -0.056    10.899    
    SLICE_X44Y207        FDRE (Setup_fdre_C_CE)      -0.136    10.763    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         10.763    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                  1.575    

Slack (MET) :             1.656ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.612ns (32.299%)  route 1.283ns (67.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.420ns = ( 10.587 - 4.167 ) 
    Source Clock Delay      (SCD):    6.814ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.106 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.167    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     5.247 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.566     6.814    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/CLK1_OUT
    SLICE_X45Y210        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y210        FDRE (Prop_fdre_C_Q)         0.348     7.162 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/run_phase_alignment_int_s3_reg/Q
                         net (fo=2, routed)           0.502     7.664    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/run_phase_alignment_int_s3_reg_n_0
    SLICE_X42Y210        LUT1 (Prop_lut1_I0_O)        0.264     7.928 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_1__2/O
                         net (fo=13, routed)          0.781     8.708    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_1__2_n_0
    SLICE_X43Y211        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.565     7.025    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.098 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964     9.062    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.139 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.448    10.587    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/CLK1_OUT
    SLICE_X43Y211        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              0.348    10.936    
                         clock uncertainty           -0.056    10.879    
    SLICE_X43Y211        FDRE (Setup_fdre_C_R)       -0.515    10.364    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                         10.364    
                         arrival time                          -8.708    
  -------------------------------------------------------------------
                         slack                                  1.656    

Slack (MET) :             1.656ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.612ns (32.299%)  route 1.283ns (67.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.420ns = ( 10.587 - 4.167 ) 
    Source Clock Delay      (SCD):    6.814ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.106 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.167    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     5.247 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.566     6.814    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/CLK1_OUT
    SLICE_X45Y210        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y210        FDRE (Prop_fdre_C_Q)         0.348     7.162 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/run_phase_alignment_int_s3_reg/Q
                         net (fo=2, routed)           0.502     7.664    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/run_phase_alignment_int_s3_reg_n_0
    SLICE_X42Y210        LUT1 (Prop_lut1_I0_O)        0.264     7.928 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_1__2/O
                         net (fo=13, routed)          0.781     8.708    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_1__2_n_0
    SLICE_X43Y211        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.565     7.025    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.098 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964     9.062    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.139 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.448    10.587    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/CLK1_OUT
    SLICE_X43Y211        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism              0.348    10.936    
                         clock uncertainty           -0.056    10.879    
    SLICE_X43Y211        FDRE (Setup_fdre_C_R)       -0.515    10.364    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                         10.364    
                         arrival time                          -8.708    
  -------------------------------------------------------------------
                         slack                                  1.656    

Slack (MET) :             1.656ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.612ns (32.299%)  route 1.283ns (67.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.420ns = ( 10.587 - 4.167 ) 
    Source Clock Delay      (SCD):    6.814ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.106 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.167    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     5.247 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.566     6.814    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/CLK1_OUT
    SLICE_X45Y210        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y210        FDRE (Prop_fdre_C_Q)         0.348     7.162 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/run_phase_alignment_int_s3_reg/Q
                         net (fo=2, routed)           0.502     7.664    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/run_phase_alignment_int_s3_reg_n_0
    SLICE_X42Y210        LUT1 (Prop_lut1_I0_O)        0.264     7.928 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_1__2/O
                         net (fo=13, routed)          0.781     8.708    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_1__2_n_0
    SLICE_X43Y211        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.565     7.025    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.098 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964     9.062    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.139 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.448    10.587    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/CLK1_OUT
    SLICE_X43Y211        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[8]/C
                         clock pessimism              0.348    10.936    
                         clock uncertainty           -0.056    10.879    
    SLICE_X43Y211        FDRE (Setup_fdre_C_R)       -0.515    10.364    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[8]
  -------------------------------------------------------------------
                         required time                         10.364    
                         arrival time                          -8.708    
  -------------------------------------------------------------------
                         slack                                  1.656    

Slack (MET) :             1.656ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.612ns (32.299%)  route 1.283ns (67.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.420ns = ( 10.587 - 4.167 ) 
    Source Clock Delay      (SCD):    6.814ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.106 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.167    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     5.247 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.566     6.814    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/CLK1_OUT
    SLICE_X45Y210        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y210        FDRE (Prop_fdre_C_Q)         0.348     7.162 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/run_phase_alignment_int_s3_reg/Q
                         net (fo=2, routed)           0.502     7.664    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/run_phase_alignment_int_s3_reg_n_0
    SLICE_X42Y210        LUT1 (Prop_lut1_I0_O)        0.264     7.928 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_1__2/O
                         net (fo=13, routed)          0.781     8.708    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_1__2_n_0
    SLICE_X43Y211        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.565     7.025    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.098 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964     9.062    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.139 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.448    10.587    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/CLK1_OUT
    SLICE_X43Y211        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[9]/C
                         clock pessimism              0.348    10.936    
                         clock uncertainty           -0.056    10.879    
    SLICE_X43Y211        FDRE (Setup_fdre_C_R)       -0.515    10.364    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[9]
  -------------------------------------------------------------------
                         required time                         10.364    
                         arrival time                          -8.708    
  -------------------------------------------------------------------
                         slack                                  1.656    

Slack (MET) :             1.693ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.253ns  (logic 0.748ns (33.197%)  route 1.505ns (66.803%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.424ns = ( 10.591 - 4.167 ) 
    Source Clock Delay      (SCD):    6.817ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.106 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.167    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     5.247 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.569     6.817    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X44Y204        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y204        FDRE (Prop_fdre_C_Q)         0.433     7.250 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/Q
                         net (fo=2, routed)           0.772     8.022    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[2]
    SLICE_X45Y206        LUT4 (Prop_lut4_I3_O)        0.105     8.127 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__1/O
                         net (fo=1, routed)           0.326     8.453    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__1_n_0
    SLICE_X45Y204        LUT5 (Prop_lut5_I0_O)        0.105     8.558 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__1/O
                         net (fo=2, routed)           0.121     8.679    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__1_n_0
    SLICE_X45Y204        LUT2 (Prop_lut2_I0_O)        0.105     8.784 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__1/O
                         net (fo=13, routed)          0.285     9.070    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__1_n_0
    SLICE_X44Y206        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.565     7.025    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.098 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964     9.062    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.139 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.452    10.591    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X44Y206        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              0.364    10.956    
                         clock uncertainty           -0.056    10.899    
    SLICE_X44Y206        FDRE (Setup_fdre_C_CE)      -0.136    10.763    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                         10.763    
                         arrival time                          -9.070    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.693ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.253ns  (logic 0.748ns (33.197%)  route 1.505ns (66.803%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.424ns = ( 10.591 - 4.167 ) 
    Source Clock Delay      (SCD):    6.817ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.106 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.167    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     5.247 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.569     6.817    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X44Y204        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y204        FDRE (Prop_fdre_C_Q)         0.433     7.250 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/Q
                         net (fo=2, routed)           0.772     8.022    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[2]
    SLICE_X45Y206        LUT4 (Prop_lut4_I3_O)        0.105     8.127 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__1/O
                         net (fo=1, routed)           0.326     8.453    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__1_n_0
    SLICE_X45Y204        LUT5 (Prop_lut5_I0_O)        0.105     8.558 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__1/O
                         net (fo=2, routed)           0.121     8.679    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__1_n_0
    SLICE_X45Y204        LUT2 (Prop_lut2_I0_O)        0.105     8.784 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__1/O
                         net (fo=13, routed)          0.285     9.070    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__1_n_0
    SLICE_X44Y206        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.565     7.025    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.098 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964     9.062    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.139 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.452    10.591    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X44Y206        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism              0.364    10.956    
                         clock uncertainty           -0.056    10.899    
    SLICE_X44Y206        FDRE (Setup_fdre_C_CE)      -0.136    10.763    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                         10.763    
                         arrival time                          -9.070    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.693ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.253ns  (logic 0.748ns (33.197%)  route 1.505ns (66.803%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.424ns = ( 10.591 - 4.167 ) 
    Source Clock Delay      (SCD):    6.817ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.106 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.167    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     5.247 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.569     6.817    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X44Y204        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y204        FDRE (Prop_fdre_C_Q)         0.433     7.250 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/Q
                         net (fo=2, routed)           0.772     8.022    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[2]
    SLICE_X45Y206        LUT4 (Prop_lut4_I3_O)        0.105     8.127 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__1/O
                         net (fo=1, routed)           0.326     8.453    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__1_n_0
    SLICE_X45Y204        LUT5 (Prop_lut5_I0_O)        0.105     8.558 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__1/O
                         net (fo=2, routed)           0.121     8.679    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__1_n_0
    SLICE_X45Y204        LUT2 (Prop_lut2_I0_O)        0.105     8.784 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__1/O
                         net (fo=13, routed)          0.285     9.070    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__1_n_0
    SLICE_X44Y206        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.565     7.025    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.098 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964     9.062    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.139 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.452    10.591    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X44Y206        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/C
                         clock pessimism              0.364    10.956    
                         clock uncertainty           -0.056    10.899    
    SLICE_X44Y206        FDRE (Setup_fdre_C_CE)      -0.136    10.763    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[8]
  -------------------------------------------------------------------
                         required time                         10.763    
                         arrival time                          -9.070    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.693ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.253ns  (logic 0.748ns (33.197%)  route 1.505ns (66.803%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.424ns = ( 10.591 - 4.167 ) 
    Source Clock Delay      (SCD):    6.817ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.106 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.167    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     5.247 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.569     6.817    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X44Y204        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y204        FDRE (Prop_fdre_C_Q)         0.433     7.250 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/Q
                         net (fo=2, routed)           0.772     8.022    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[2]
    SLICE_X45Y206        LUT4 (Prop_lut4_I3_O)        0.105     8.127 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__1/O
                         net (fo=1, routed)           0.326     8.453    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__1_n_0
    SLICE_X45Y204        LUT5 (Prop_lut5_I0_O)        0.105     8.558 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__1/O
                         net (fo=2, routed)           0.121     8.679    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__1_n_0
    SLICE_X45Y204        LUT2 (Prop_lut2_I0_O)        0.105     8.784 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__1/O
                         net (fo=13, routed)          0.285     9.070    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__1_n_0
    SLICE_X44Y206        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.565     7.025    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.098 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964     9.062    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.139 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.452    10.591    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X44Y206        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
                         clock pessimism              0.364    10.956    
                         clock uncertainty           -0.056    10.899    
    SLICE_X44Y206        FDRE (Setup_fdre_C_CE)      -0.136    10.763    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[9]
  -------------------------------------------------------------------
                         required time                         10.763    
                         arrival time                          -9.070    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.695ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.252ns  (logic 0.748ns (33.216%)  route 1.504ns (66.784%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.424ns = ( 10.591 - 4.167 ) 
    Source Clock Delay      (SCD):    6.817ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.106 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.167    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     5.247 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.569     6.817    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X44Y204        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y204        FDRE (Prop_fdre_C_Q)         0.433     7.250 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/Q
                         net (fo=2, routed)           0.772     8.022    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[2]
    SLICE_X45Y206        LUT4 (Prop_lut4_I3_O)        0.105     8.127 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__1/O
                         net (fo=1, routed)           0.326     8.453    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__1_n_0
    SLICE_X45Y204        LUT5 (Prop_lut5_I0_O)        0.105     8.558 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__1/O
                         net (fo=2, routed)           0.121     8.679    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__1_n_0
    SLICE_X45Y204        LUT2 (Prop_lut2_I0_O)        0.105     8.784 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__1/O
                         net (fo=13, routed)          0.284     9.069    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__1_n_0
    SLICE_X44Y205        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.565     7.025    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.098 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964     9.062    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.139 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.452    10.591    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X44Y205        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.364    10.956    
                         clock uncertainty           -0.056    10.899    
    SLICE_X44Y205        FDRE (Setup_fdre_C_CE)      -0.136    10.763    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         10.763    
                         arrival time                          -9.069    
  -------------------------------------------------------------------
                         slack                                  1.695    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.263 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.053    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.079 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.670     2.749    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X45Y206        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y206        FDRE (Prop_fdre_C_Q)         0.141     2.890 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.945    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X45Y206        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.969     1.527    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.580 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.439    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.468 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.945     3.414    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X45Y206        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.664     2.749    
    SLICE_X45Y206        FDRE (Hold_fdre_C_D)         0.075     2.824    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.824    
                         arrival time                           2.945    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.263 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.053    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.079 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.670     2.749    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/CLK1_OUT
    SLICE_X45Y205        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y205        FDRE (Prop_fdre_C_Q)         0.141     2.890 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.945    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync1
    SLICE_X45Y205        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.969     1.527    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.580 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.439    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.468 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.945     3.414    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/CLK1_OUT
    SLICE_X45Y205        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.664     2.749    
    SLICE_X45Y205        FDRE (Hold_fdre_C_D)         0.075     2.824    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.824    
                         arrival time                           2.945    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.412ns
    Source Clock Delay      (SCD):    2.747ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.263 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.053    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.079 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.668     2.747    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X45Y210        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y210        FDRE (Prop_fdre_C_Q)         0.141     2.888 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.943    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X45Y210        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.969     1.527    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.580 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.439    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.468 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.943     3.412    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X45Y210        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.664     2.747    
    SLICE_X45Y210        FDRE (Hold_fdre_C_D)         0.075     2.822    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.822    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.411ns
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.263 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.053    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.079 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.667     2.746    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/CLK1_OUT
    SLICE_X46Y210        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y210        FDRE (Prop_fdre_C_Q)         0.164     2.910 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.965    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync1
    SLICE_X46Y210        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.969     1.527    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.580 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.439    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.468 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.942     3.411    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/CLK1_OUT
    SLICE_X46Y210        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.664     2.746    
    SLICE_X46Y210        FDRE (Hold_fdre_C_D)         0.060     2.806    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.806    
                         arrival time                           2.965    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.226ns (77.224%)  route 0.067ns (22.776%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.412ns
    Source Clock Delay      (SCD):    2.747ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.263 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.053    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.079 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.668     2.747    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/CLK1_OUT
    SLICE_X45Y210        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y210        FDRE (Prop_fdre_C_Q)         0.128     2.875 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/run_phase_alignment_int_s3_reg/Q
                         net (fo=2, routed)           0.067     2.942    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/run_phase_alignment_int_s3_reg_n_0
    SLICE_X45Y210        LUT4 (Prop_lut4_I3_O)        0.098     3.040 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/time_out_wait_bypass_i_1__2/O
                         net (fo=1, routed)           0.000     3.040    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/time_out_wait_bypass_i_1__2_n_0
    SLICE_X45Y210        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.969     1.527    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.580 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.439    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.468 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.943     3.412    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/CLK1_OUT
    SLICE_X45Y210        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.664     2.747    
    SLICE_X45Y210        FDRE (Hold_fdre_C_D)         0.092     2.839    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -2.839    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.782%)  route 0.196ns (58.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.263 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.053    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.079 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.670     2.749    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X45Y206        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y206        FDRE (Prop_fdre_C_Q)         0.141     2.890 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/Q
                         net (fo=1, routed)           0.196     3.087    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync4
    SLICE_X45Y206        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.969     1.527    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.580 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.439    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.468 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.945     3.414    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X45Y206        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
                         clock pessimism             -0.664     2.749    
    SLICE_X45Y206        FDRE (Hold_fdre_C_D)         0.076     2.825    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5
  -------------------------------------------------------------------
                         required time                         -2.825    
                         arrival time                           3.087    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.782%)  route 0.196ns (58.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.412ns
    Source Clock Delay      (SCD):    2.747ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.263 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.053    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.079 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.668     2.747    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X45Y210        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y210        FDRE (Prop_fdre_C_Q)         0.141     2.888 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/Q
                         net (fo=1, routed)           0.196     3.085    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync4
    SLICE_X45Y210        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.969     1.527    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.580 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.439    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.468 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.943     3.412    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X45Y210        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
                         clock pessimism             -0.664     2.747    
    SLICE_X45Y210        FDRE (Hold_fdre_C_D)         0.076     2.823    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5
  -------------------------------------------------------------------
                         required time                         -2.823    
                         arrival time                           3.085    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.687%)  route 0.167ns (47.313%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.263 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.053    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.079 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.670     2.749    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X45Y204        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y204        FDRE (Prop_fdre_C_Q)         0.141     2.890 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.167     3.057    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg_n_0
    SLICE_X45Y204        LUT4 (Prop_lut4_I0_O)        0.045     3.102 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_1__1/O
                         net (fo=1, routed)           0.000     3.102    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_1__1_n_0
    SLICE_X45Y204        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.969     1.527    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.580 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.439    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.468 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.945     3.414    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X45Y204        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.664     2.749    
    SLICE_X45Y204        FDRE (Hold_fdre_C_D)         0.091     2.840    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -2.840    
                         arrival time                           3.102    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.412ns
    Source Clock Delay      (SCD):    2.747ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.263 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.053    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.079 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.668     2.747    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/CLK1_OUT
    SLICE_X43Y211        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y211        FDRE (Prop_fdre_C_Q)         0.141     2.888 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.118     3.006    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X43Y211        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     3.114 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     3.114    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[8]_i_1__2_n_4
    SLICE_X43Y211        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.969     1.527    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.580 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.439    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.468 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.943     3.412    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/CLK1_OUT
    SLICE_X43Y211        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism             -0.664     2.747    
    SLICE_X43Y211        FDRE (Hold_fdre_C_D)         0.105     2.852    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.852    
                         arrival time                           3.114    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.263 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.053    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.079 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.669     2.748    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/CLK1_OUT
    SLICE_X43Y209        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y209        FDRE (Prop_fdre_C_Q)         0.141     2.889 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.118     3.007    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X43Y209        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     3.115 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[0]_i_3__2/O[3]
                         net (fo=1, routed)           0.000     3.115    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[0]_i_3__2_n_4
    SLICE_X43Y209        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.969     1.527    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.580 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.439    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.468 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.944     3.413    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/CLK1_OUT
    SLICE_X43Y209        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism             -0.664     2.748    
    SLICE_X43Y209        FDRE (Hold_fdre_C_D)         0.105     2.853    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.853    
                         arrival time                           3.115    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK  n/a            3.030         4.167       1.137      GTPE2_CHANNEL_X0Y4  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK  n/a            3.030         4.167       1.137      GTPE2_CHANNEL_X0Y5  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK
Min Period        n/a     BUFG/I                  n/a            1.592         4.167       2.575      BUFGCTRL_X0Y16      TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1      n/a            1.249         4.167       2.918      MMCME2_ADV_X0Y4     TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X45Y210       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X46Y210       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X45Y210       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X45Y210       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X45Y210       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X45Y210       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
Max Period        n/a     MMCME2_ADV/CLKOUT1      n/a            213.360       4.167       209.193    MMCME2_ADV_X0Y4     TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X45Y206       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X45Y205       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X45Y206       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X45Y206       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X45Y206       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X45Y206       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X45Y206       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X45Y206       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X45Y205       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X45Y205       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X45Y210       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X45Y210       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X45Y210       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X45Y210       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X45Y210       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X45Y210       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X45Y210       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X45Y210       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/time_out_wait_bypass_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X43Y211       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[10]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X43Y211       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
  To Clock:  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.683ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK  n/a            2.424         4.167       1.743      GTPE2_CHANNEL_X0Y4  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.592         4.167       2.575      BUFGCTRL_X0Y20      TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.249         4.167       2.918      MMCME2_ADV_X0Y2     TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       4.167       95.833     MMCME2_ADV_X0Y2     TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            1.400         2.083       0.683      MMCME2_ADV_X0Y2     TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            1.400         2.083       0.683      MMCME2_ADV_X0Y2     TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            1.400         2.083       0.683      MMCME2_ADV_X0Y2     TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            1.400         2.083       0.683      MMCME2_ADV_X0Y2     TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_1
  To Clock:  clkfbout_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.918ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_1
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         4.167       2.918      MMCME2_ADV_X0Y2  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         4.167       2.918      MMCME2_ADV_X0Y2  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       4.167       95.833     MMCME2_ADV_X0Y2  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       4.167       209.193    MMCME2_ADV_X0Y2  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0_1
  To Clock:  clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.613ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.274ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 FIFO34/storage_reg_0_20/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            CRC/Reg_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0_1 rise@8.334ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        6.446ns  (logic 2.625ns (40.723%)  route 3.821ns (59.277%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.636ns = ( 13.970 - 8.334 ) 
    Source Clock Delay      (SCD):    6.112ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         1.521     6.112    FIFO34/gt0_txusrclk2_out
    RAMB36_X1Y31         RAMB36E1                                     r  FIFO34/storage_reg_0_20/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y31         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     8.237 r  FIFO34/storage_reg_0_20/DOBDO[0]
                         net (fo=6, routed)           2.303    10.540    FIFO34/p_0_in[19]
    SLICE_X49Y191        LUT5 (Prop_lut5_I4_O)        0.127    10.667 r  FIFO34/Reg[12]_i_3/O
                         net (fo=2, routed)           0.557    11.223    FIFO34/storage_reg_0_24_0
    SLICE_X49Y194        LUT6 (Prop_lut6_I0_O)        0.268    11.491 r  FIFO34/Reg[7]_i_4/O
                         net (fo=5, routed)           0.478    11.970    CRC/Reg_reg[2]_3
    SLICE_X48Y193        LUT5 (Prop_lut5_I3_O)        0.105    12.075 r  CRC/Reg[10]_i_1/O
                         net (fo=1, routed)           0.484    12.558    CRC/Reg[10]_i_1_n_0
    SLICE_X49Y193        FDSE                                         r  CRC/Reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         1.288    13.970    CRC/gt0_txusrclk2_out
    SLICE_X49Y193        FDSE                                         r  CRC/Reg_reg[10]/C
                         clock pessimism              0.310    14.279    
                         clock uncertainty           -0.062    14.218    
    SLICE_X49Y193        FDSE (Setup_fdse_C_D)       -0.047    14.171    CRC/Reg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.171    
                         arrival time                         -12.558    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.749ns  (required time - arrival time)
  Source:                 FIFO34/multiregimpl0_regs1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            FIFO34/storage_reg_0_21/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0_1 rise@8.334ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        5.978ns  (logic 2.015ns (33.707%)  route 3.963ns (66.293%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.763ns = ( 14.097 - 8.334 ) 
    Source Clock Delay      (SCD):    5.980ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         1.389     5.980    FIFO34/gt0_txusrclk2_out
    SLICE_X60Y185        FDRE                                         r  FIFO34/multiregimpl0_regs1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y185        FDRE (Prop_fdre_C_Q)         0.433     6.413 r  FIFO34/multiregimpl0_regs1_reg[8]/Q
                         net (fo=1, routed)           0.900     7.313    FIFO34/multiregimpl0_regs1[8]
    SLICE_X61Y188        LUT6 (Prop_lut6_I5_O)        0.105     7.418 r  FIFO34/asyncfifo_readable_carry_i_2/O
                         net (fo=1, routed)           0.000     7.418    FIFO34/asyncfifo_readable_carry_i_2_n_0
    SLICE_X61Y188        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     7.750 r  FIFO34/asyncfifo_readable_carry/CO[3]
                         net (fo=1, routed)           0.000     7.750    FIFO34/asyncfifo_readable_carry_n_0
    SLICE_X61Y189        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     7.882 r  FIFO34/asyncfifo_readable_carry__0/CO[1]
                         net (fo=40, routed)          0.491     8.373    FIFO34/CO[0]
    SLICE_X57Y190        LUT4 (Prop_lut4_I3_O)        0.275     8.648 r  FIFO34/storage_reg_0_0_i_6/O
                         net (fo=1, routed)           0.000     8.648    FIFO34/storage_reg_0_0_i_6_n_0
    SLICE_X57Y190        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.088 r  FIFO34/storage_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.088    FIFO34/storage_reg_0_0_i_5_n_0
    SLICE_X57Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.186 r  FIFO34/storage_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.186    FIFO34/storage_reg_0_0_i_4_n_0
    SLICE_X57Y192        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.386 r  FIFO34/storage_reg_0_0_i_3/O[2]
                         net (fo=36, routed)          2.572    11.958    FIFO34/graycounter1_q_next_binary[10]
    RAMB36_X0Y30         RAMB36E1                                     r  FIFO34/storage_reg_0_21/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         1.416    14.097    FIFO34/gt0_txusrclk2_out
    RAMB36_X0Y30         RAMB36E1                                     r  FIFO34/storage_reg_0_21/CLKBWRCLK
                         clock pessimism              0.310    14.407    
                         clock uncertainty           -0.062    14.346    
    RAMB36_X0Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.638    13.708    FIFO34/storage_reg_0_21
  -------------------------------------------------------------------
                         required time                         13.708    
                         arrival time                         -11.958    
  -------------------------------------------------------------------
                         slack                                  1.749    

Slack (MET) :             1.805ns  (required time - arrival time)
  Source:                 FIFO34/multiregimpl0_regs1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            FIFO34/storage_reg_0_21/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0_1 rise@8.334ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        5.925ns  (logic 2.178ns (36.757%)  route 3.747ns (63.243%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.763ns = ( 14.097 - 8.334 ) 
    Source Clock Delay      (SCD):    5.980ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         1.389     5.980    FIFO34/gt0_txusrclk2_out
    SLICE_X60Y185        FDRE                                         r  FIFO34/multiregimpl0_regs1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y185        FDRE (Prop_fdre_C_Q)         0.433     6.413 r  FIFO34/multiregimpl0_regs1_reg[8]/Q
                         net (fo=1, routed)           0.900     7.313    FIFO34/multiregimpl0_regs1[8]
    SLICE_X61Y188        LUT6 (Prop_lut6_I5_O)        0.105     7.418 r  FIFO34/asyncfifo_readable_carry_i_2/O
                         net (fo=1, routed)           0.000     7.418    FIFO34/asyncfifo_readable_carry_i_2_n_0
    SLICE_X61Y188        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     7.750 r  FIFO34/asyncfifo_readable_carry/CO[3]
                         net (fo=1, routed)           0.000     7.750    FIFO34/asyncfifo_readable_carry_n_0
    SLICE_X61Y189        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     7.882 r  FIFO34/asyncfifo_readable_carry__0/CO[1]
                         net (fo=40, routed)          0.491     8.373    FIFO34/CO[0]
    SLICE_X57Y190        LUT4 (Prop_lut4_I3_O)        0.275     8.648 r  FIFO34/storage_reg_0_0_i_6/O
                         net (fo=1, routed)           0.000     8.648    FIFO34/storage_reg_0_0_i_6_n_0
    SLICE_X57Y190        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.088 r  FIFO34/storage_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.088    FIFO34/storage_reg_0_0_i_5_n_0
    SLICE_X57Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.186 r  FIFO34/storage_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.186    FIFO34/storage_reg_0_0_i_4_n_0
    SLICE_X57Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.284 r  FIFO34/storage_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.284    FIFO34/storage_reg_0_0_i_3_n_0
    SLICE_X57Y193        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.549 r  FIFO34/storage_reg_0_0_i_2/O[1]
                         net (fo=36, routed)          2.357    11.906    FIFO34/graycounter1_q_next_binary[13]
    RAMB36_X0Y30         RAMB36E1                                     r  FIFO34/storage_reg_0_21/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         1.416    14.097    FIFO34/gt0_txusrclk2_out
    RAMB36_X0Y30         RAMB36E1                                     r  FIFO34/storage_reg_0_21/CLKBWRCLK
                         clock pessimism              0.310    14.407    
                         clock uncertainty           -0.062    14.346    
    RAMB36_X0Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.635    13.711    FIFO34/storage_reg_0_21
  -------------------------------------------------------------------
                         required time                         13.711    
                         arrival time                         -11.906    
  -------------------------------------------------------------------
                         slack                                  1.805    

Slack (MET) :             1.842ns  (required time - arrival time)
  Source:                 FIFO34/storage_reg_0_21/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            CRC/Reg_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0_1 rise@8.334ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        6.290ns  (logic 2.335ns (37.123%)  route 3.955ns (62.878%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.635ns = ( 13.969 - 8.334 ) 
    Source Clock Delay      (SCD):    6.117ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         1.526     6.117    FIFO34/gt0_txusrclk2_out
    RAMB36_X0Y30         RAMB36E1                                     r  FIFO34/storage_reg_0_21/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y30         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     8.242 r  FIFO34/storage_reg_0_21/DOBDO[0]
                         net (fo=6, routed)           3.398    11.641    CRC/p_0_in[11]
    SLICE_X51Y191        LUT6 (Prop_lut6_I2_O)        0.105    11.746 r  CRC/Reg[14]_i_2/O
                         net (fo=2, routed)           0.557    12.302    CRC/Reg[14]_i_2_n_0
    SLICE_X51Y191        LUT6 (Prop_lut6_I0_O)        0.105    12.407 r  CRC/Reg[14]_i_1/O
                         net (fo=1, routed)           0.000    12.407    CRC/Reg[14]_i_1_n_0
    SLICE_X51Y191        FDSE                                         r  CRC/Reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         1.287    13.969    CRC/gt0_txusrclk2_out
    SLICE_X51Y191        FDSE                                         r  CRC/Reg_reg[14]/C
                         clock pessimism              0.310    14.278    
                         clock uncertainty           -0.062    14.217    
    SLICE_X51Y191        FDSE (Setup_fdse_C_D)        0.032    14.249    CRC/Reg_reg[14]
  -------------------------------------------------------------------
                         required time                         14.249    
                         arrival time                         -12.407    
  -------------------------------------------------------------------
                         slack                                  1.842    

Slack (MET) :             1.868ns  (required time - arrival time)
  Source:                 FIFO34/multiregimpl1_regs1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            FIFO34/storage_reg_0_26/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0_1 rise@8.334ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        6.100ns  (logic 0.633ns (10.378%)  route 5.467ns (89.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.759ns = ( 14.093 - 8.334 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         1.395     5.986    FIFO34/gt0_txusrclk2_out
    SLICE_X56Y190        FDRE                                         r  FIFO34/multiregimpl1_regs1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y190        FDRE (Prop_fdre_C_Q)         0.398     6.384 r  FIFO34/multiregimpl1_regs1_reg[15]/Q
                         net (fo=35, routed)          5.191    11.576    FIFO34/p_0_in0_in
    SLICE_X8Y162         LUT6 (Prop_lut6_I3_O)        0.235    11.811 r  FIFO34/storage_reg_0_26_ENARDEN_cooolgate_en_gate_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.275    12.086    FIFO34/storage_reg_0_26_ENARDEN_cooolgate_en_sig_5
    RAMB36_X0Y32         RAMB36E1                                     r  FIFO34/storage_reg_0_26/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         1.412    14.093    FIFO34/gt0_txusrclk2_out
    RAMB36_X0Y32         RAMB36E1                                     r  FIFO34/storage_reg_0_26/CLKARDCLK
                         clock pessimism              0.310    14.403    
                         clock uncertainty           -0.062    14.342    
    RAMB36_X0Y32         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    13.955    FIFO34/storage_reg_0_26
  -------------------------------------------------------------------
                         required time                         13.955    
                         arrival time                         -12.086    
  -------------------------------------------------------------------
                         slack                                  1.868    

Slack (MET) :             1.877ns  (required time - arrival time)
  Source:                 FIFO34/multiregimpl0_regs1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            FIFO34/storage_reg_0_21/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0_1 rise@8.334ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        5.850ns  (logic 1.917ns (32.768%)  route 3.933ns (67.232%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.763ns = ( 14.097 - 8.334 ) 
    Source Clock Delay      (SCD):    5.980ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         1.389     5.980    FIFO34/gt0_txusrclk2_out
    SLICE_X60Y185        FDRE                                         r  FIFO34/multiregimpl0_regs1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y185        FDRE (Prop_fdre_C_Q)         0.433     6.413 r  FIFO34/multiregimpl0_regs1_reg[8]/Q
                         net (fo=1, routed)           0.900     7.313    FIFO34/multiregimpl0_regs1[8]
    SLICE_X61Y188        LUT6 (Prop_lut6_I5_O)        0.105     7.418 r  FIFO34/asyncfifo_readable_carry_i_2/O
                         net (fo=1, routed)           0.000     7.418    FIFO34/asyncfifo_readable_carry_i_2_n_0
    SLICE_X61Y188        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     7.750 r  FIFO34/asyncfifo_readable_carry/CO[3]
                         net (fo=1, routed)           0.000     7.750    FIFO34/asyncfifo_readable_carry_n_0
    SLICE_X61Y189        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     7.882 r  FIFO34/asyncfifo_readable_carry__0/CO[1]
                         net (fo=40, routed)          0.491     8.373    FIFO34/CO[0]
    SLICE_X57Y190        LUT4 (Prop_lut4_I3_O)        0.275     8.648 r  FIFO34/storage_reg_0_0_i_6/O
                         net (fo=1, routed)           0.000     8.648    FIFO34/storage_reg_0_0_i_6_n_0
    SLICE_X57Y190        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.088 r  FIFO34/storage_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.088    FIFO34/storage_reg_0_0_i_5_n_0
    SLICE_X57Y191        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.288 r  FIFO34/storage_reg_0_0_i_4/O[2]
                         net (fo=36, routed)          2.543    11.831    FIFO34/graycounter1_q_next_binary[6]
    RAMB36_X0Y30         RAMB36E1                                     r  FIFO34/storage_reg_0_21/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         1.416    14.097    FIFO34/gt0_txusrclk2_out
    RAMB36_X0Y30         RAMB36E1                                     r  FIFO34/storage_reg_0_21/CLKBWRCLK
                         clock pessimism              0.310    14.407    
                         clock uncertainty           -0.062    14.346    
    RAMB36_X0Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.638    13.708    FIFO34/storage_reg_0_21
  -------------------------------------------------------------------
                         required time                         13.708    
                         arrival time                         -11.831    
  -------------------------------------------------------------------
                         slack                                  1.877    

Slack (MET) :             1.898ns  (required time - arrival time)
  Source:                 FIFO34/multiregimpl0_regs1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            FIFO34/storage_reg_0_21/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0_1 rise@8.334ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 2.075ns (35.623%)  route 3.750ns (64.377%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.763ns = ( 14.097 - 8.334 ) 
    Source Clock Delay      (SCD):    5.980ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         1.389     5.980    FIFO34/gt0_txusrclk2_out
    SLICE_X60Y185        FDRE                                         r  FIFO34/multiregimpl0_regs1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y185        FDRE (Prop_fdre_C_Q)         0.433     6.413 r  FIFO34/multiregimpl0_regs1_reg[8]/Q
                         net (fo=1, routed)           0.900     7.313    FIFO34/multiregimpl0_regs1[8]
    SLICE_X61Y188        LUT6 (Prop_lut6_I5_O)        0.105     7.418 r  FIFO34/asyncfifo_readable_carry_i_2/O
                         net (fo=1, routed)           0.000     7.418    FIFO34/asyncfifo_readable_carry_i_2_n_0
    SLICE_X61Y188        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     7.750 r  FIFO34/asyncfifo_readable_carry/CO[3]
                         net (fo=1, routed)           0.000     7.750    FIFO34/asyncfifo_readable_carry_n_0
    SLICE_X61Y189        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     7.882 r  FIFO34/asyncfifo_readable_carry__0/CO[1]
                         net (fo=40, routed)          0.491     8.373    FIFO34/CO[0]
    SLICE_X57Y190        LUT4 (Prop_lut4_I3_O)        0.275     8.648 r  FIFO34/storage_reg_0_0_i_6/O
                         net (fo=1, routed)           0.000     8.648    FIFO34/storage_reg_0_0_i_6_n_0
    SLICE_X57Y190        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.088 r  FIFO34/storage_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.088    FIFO34/storage_reg_0_0_i_5_n_0
    SLICE_X57Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.186 r  FIFO34/storage_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.186    FIFO34/storage_reg_0_0_i_4_n_0
    SLICE_X57Y192        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.446 r  FIFO34/storage_reg_0_0_i_3/O[3]
                         net (fo=36, routed)          2.359    11.805    FIFO34/graycounter1_q_next_binary[11]
    RAMB36_X0Y30         RAMB36E1                                     r  FIFO34/storage_reg_0_21/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         1.416    14.097    FIFO34/gt0_txusrclk2_out
    RAMB36_X0Y30         RAMB36E1                                     r  FIFO34/storage_reg_0_21/CLKBWRCLK
                         clock pessimism              0.310    14.407    
                         clock uncertainty           -0.062    14.346    
    RAMB36_X0Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.642    13.704    FIFO34/storage_reg_0_21
  -------------------------------------------------------------------
                         required time                         13.704    
                         arrival time                         -11.805    
  -------------------------------------------------------------------
                         slack                                  1.898    

Slack (MET) :             1.909ns  (required time - arrival time)
  Source:                 FIFO34/multiregimpl0_regs1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            FIFO34/storage_reg_0_9/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0_1 rise@8.334ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        5.818ns  (logic 2.015ns (34.636%)  route 3.803ns (65.364%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.763ns = ( 14.097 - 8.334 ) 
    Source Clock Delay      (SCD):    5.980ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         1.389     5.980    FIFO34/gt0_txusrclk2_out
    SLICE_X60Y185        FDRE                                         r  FIFO34/multiregimpl0_regs1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y185        FDRE (Prop_fdre_C_Q)         0.433     6.413 r  FIFO34/multiregimpl0_regs1_reg[8]/Q
                         net (fo=1, routed)           0.900     7.313    FIFO34/multiregimpl0_regs1[8]
    SLICE_X61Y188        LUT6 (Prop_lut6_I5_O)        0.105     7.418 r  FIFO34/asyncfifo_readable_carry_i_2/O
                         net (fo=1, routed)           0.000     7.418    FIFO34/asyncfifo_readable_carry_i_2_n_0
    SLICE_X61Y188        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     7.750 r  FIFO34/asyncfifo_readable_carry/CO[3]
                         net (fo=1, routed)           0.000     7.750    FIFO34/asyncfifo_readable_carry_n_0
    SLICE_X61Y189        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     7.882 r  FIFO34/asyncfifo_readable_carry__0/CO[1]
                         net (fo=40, routed)          0.491     8.373    FIFO34/CO[0]
    SLICE_X57Y190        LUT4 (Prop_lut4_I3_O)        0.275     8.648 r  FIFO34/storage_reg_0_0_i_6/O
                         net (fo=1, routed)           0.000     8.648    FIFO34/storage_reg_0_0_i_6_n_0
    SLICE_X57Y190        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.088 r  FIFO34/storage_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.088    FIFO34/storage_reg_0_0_i_5_n_0
    SLICE_X57Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.186 r  FIFO34/storage_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.186    FIFO34/storage_reg_0_0_i_4_n_0
    SLICE_X57Y192        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.386 r  FIFO34/storage_reg_0_0_i_3/O[2]
                         net (fo=36, routed)          2.412    11.798    FIFO34/graycounter1_q_next_binary[10]
    RAMB36_X0Y31         RAMB36E1                                     r  FIFO34/storage_reg_0_9/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         1.416    14.097    FIFO34/gt0_txusrclk2_out
    RAMB36_X0Y31         RAMB36E1                                     r  FIFO34/storage_reg_0_9/CLKBWRCLK
                         clock pessimism              0.310    14.407    
                         clock uncertainty           -0.062    14.346    
    RAMB36_X0Y31         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.638    13.708    FIFO34/storage_reg_0_9
  -------------------------------------------------------------------
                         required time                         13.708    
                         arrival time                         -11.798    
  -------------------------------------------------------------------
                         slack                                  1.909    

Slack (MET) :             1.931ns  (required time - arrival time)
  Source:                 FIFO34/multiregimpl0_regs1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            FIFO34/storage_reg_0_26/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0_1 rise@8.334ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        5.793ns  (logic 2.015ns (34.785%)  route 3.778ns (65.215%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.760ns = ( 14.094 - 8.334 ) 
    Source Clock Delay      (SCD):    5.980ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         1.389     5.980    FIFO34/gt0_txusrclk2_out
    SLICE_X60Y185        FDRE                                         r  FIFO34/multiregimpl0_regs1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y185        FDRE (Prop_fdre_C_Q)         0.433     6.413 r  FIFO34/multiregimpl0_regs1_reg[8]/Q
                         net (fo=1, routed)           0.900     7.313    FIFO34/multiregimpl0_regs1[8]
    SLICE_X61Y188        LUT6 (Prop_lut6_I5_O)        0.105     7.418 r  FIFO34/asyncfifo_readable_carry_i_2/O
                         net (fo=1, routed)           0.000     7.418    FIFO34/asyncfifo_readable_carry_i_2_n_0
    SLICE_X61Y188        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     7.750 r  FIFO34/asyncfifo_readable_carry/CO[3]
                         net (fo=1, routed)           0.000     7.750    FIFO34/asyncfifo_readable_carry_n_0
    SLICE_X61Y189        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     7.882 r  FIFO34/asyncfifo_readable_carry__0/CO[1]
                         net (fo=40, routed)          0.491     8.373    FIFO34/CO[0]
    SLICE_X57Y190        LUT4 (Prop_lut4_I3_O)        0.275     8.648 r  FIFO34/storage_reg_0_0_i_6/O
                         net (fo=1, routed)           0.000     8.648    FIFO34/storage_reg_0_0_i_6_n_0
    SLICE_X57Y190        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.088 r  FIFO34/storage_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.088    FIFO34/storage_reg_0_0_i_5_n_0
    SLICE_X57Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.186 r  FIFO34/storage_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.186    FIFO34/storage_reg_0_0_i_4_n_0
    SLICE_X57Y192        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.386 r  FIFO34/storage_reg_0_0_i_3/O[2]
                         net (fo=36, routed)          2.387    11.773    FIFO34/graycounter1_q_next_binary[10]
    RAMB36_X0Y32         RAMB36E1                                     r  FIFO34/storage_reg_0_26/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         1.413    14.094    FIFO34/gt0_txusrclk2_out
    RAMB36_X0Y32         RAMB36E1                                     r  FIFO34/storage_reg_0_26/CLKBWRCLK
                         clock pessimism              0.310    14.404    
                         clock uncertainty           -0.062    14.343    
    RAMB36_X0Y32         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.638    13.705    FIFO34/storage_reg_0_26
  -------------------------------------------------------------------
                         required time                         13.705    
                         arrival time                         -11.773    
  -------------------------------------------------------------------
                         slack                                  1.931    

Slack (MET) :             1.942ns  (required time - arrival time)
  Source:                 FIFO34/multiregimpl0_regs1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            FIFO34/storage_reg_0_21/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0_1 rise@8.334ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        5.789ns  (logic 2.093ns (36.158%)  route 3.696ns (63.842%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.763ns = ( 14.097 - 8.334 ) 
    Source Clock Delay      (SCD):    5.980ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         1.389     5.980    FIFO34/gt0_txusrclk2_out
    SLICE_X60Y185        FDRE                                         r  FIFO34/multiregimpl0_regs1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y185        FDRE (Prop_fdre_C_Q)         0.433     6.413 r  FIFO34/multiregimpl0_regs1_reg[8]/Q
                         net (fo=1, routed)           0.900     7.313    FIFO34/multiregimpl0_regs1[8]
    SLICE_X61Y188        LUT6 (Prop_lut6_I5_O)        0.105     7.418 r  FIFO34/asyncfifo_readable_carry_i_2/O
                         net (fo=1, routed)           0.000     7.418    FIFO34/asyncfifo_readable_carry_i_2_n_0
    SLICE_X61Y188        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     7.750 r  FIFO34/asyncfifo_readable_carry/CO[3]
                         net (fo=1, routed)           0.000     7.750    FIFO34/asyncfifo_readable_carry_n_0
    SLICE_X61Y189        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     7.882 r  FIFO34/asyncfifo_readable_carry__0/CO[1]
                         net (fo=40, routed)          0.491     8.373    FIFO34/CO[0]
    SLICE_X57Y190        LUT4 (Prop_lut4_I3_O)        0.275     8.648 r  FIFO34/storage_reg_0_0_i_6/O
                         net (fo=1, routed)           0.000     8.648    FIFO34/storage_reg_0_0_i_6_n_0
    SLICE_X57Y190        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.088 r  FIFO34/storage_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.088    FIFO34/storage_reg_0_0_i_5_n_0
    SLICE_X57Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.186 r  FIFO34/storage_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.186    FIFO34/storage_reg_0_0_i_4_n_0
    SLICE_X57Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.284 r  FIFO34/storage_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.284    FIFO34/storage_reg_0_0_i_3_n_0
    SLICE_X57Y193        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.464 r  FIFO34/storage_reg_0_0_i_2/O[0]
                         net (fo=36, routed)          2.305    11.769    FIFO34/graycounter1_q_next_binary[12]
    RAMB36_X0Y30         RAMB36E1                                     r  FIFO34/storage_reg_0_21/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         1.416    14.097    FIFO34/gt0_txusrclk2_out
    RAMB36_X0Y30         RAMB36E1                                     r  FIFO34/storage_reg_0_21/CLKBWRCLK
                         clock pessimism              0.310    14.407    
                         clock uncertainty           -0.062    14.346    
    RAMB36_X0Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.634    13.712    FIFO34/storage_reg_0_21
  -------------------------------------------------------------------
                         required time                         13.712    
                         arrival time                         -11.769    
  -------------------------------------------------------------------
                         slack                                  1.942    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 FMSC/dta_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            FMSC/dtb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.967ns
    Source Clock Delay      (SCD):    2.333ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         0.582     2.333    FMSC/gt0_txusrclk2_out
    SLICE_X55Y192        FDRE                                         r  FMSC/dta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y192        FDRE (Prop_fdre_C_Q)         0.141     2.474 r  FMSC/dta_reg[0]/Q
                         net (fo=1, routed)           0.055     2.529    FMSC/dta[0]
    SLICE_X55Y192        FDRE                                         r  FMSC/dtb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         0.852     2.967    FMSC/gt0_txusrclk2_out
    SLICE_X55Y192        FDRE                                         r  FMSC/dtb_reg[0]/C
                         clock pessimism             -0.635     2.333    
    SLICE_X55Y192        FDRE (Hold_fdre_C_D)         0.075     2.408    FMSC/dtb_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.408    
                         arrival time                           2.529    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 PRBS_DATA/__main___o_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            FIFO34/storage_reg_0_16/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.820%)  route 0.196ns (58.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.032ns
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         0.612     2.363    PRBS_DATA/gt0_txusrclk2_out
    SLICE_X23Y171        FDRE                                         r  PRBS_DATA/__main___o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y171        FDRE (Prop_fdre_C_Q)         0.141     2.504 r  PRBS_DATA/__main___o_reg[16]/Q
                         net (fo=1, routed)           0.196     2.700    FIFO34/data_in[16]
    RAMB36_X1Y34         RAMB36E1                                     r  FIFO34/storage_reg_0_16/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         0.917     3.032    FIFO34/gt0_txusrclk2_out
    RAMB36_X1Y34         RAMB36E1                                     r  FIFO34/storage_reg_0_16/CLKARDCLK
                         clock pessimism             -0.620     2.412    
    RAMB36_X1Y34         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     2.567    FIFO34/storage_reg_0_16
  -------------------------------------------------------------------
                         required time                         -2.567    
                         arrival time                           2.700    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 PRBS_DATA/__main___o_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            FIFO34/storage_reg_0_23/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.405%)  route 0.205ns (55.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.041ns
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         0.620     2.371    PRBS_DATA/gt0_txusrclk2_out
    SLICE_X10Y166        FDRE                                         r  PRBS_DATA/__main___o_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y166        FDRE (Prop_fdre_C_Q)         0.164     2.535 r  PRBS_DATA/__main___o_reg[23]/Q
                         net (fo=1, routed)           0.205     2.740    FIFO34/data_in[23]
    RAMB36_X0Y33         RAMB36E1                                     r  FIFO34/storage_reg_0_23/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         0.926     3.041    FIFO34/gt0_txusrclk2_out
    RAMB36_X0Y33         RAMB36E1                                     r  FIFO34/storage_reg_0_23/CLKARDCLK
                         clock pessimism             -0.598     2.443    
    RAMB36_X0Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     2.598    FIFO34/storage_reg_0_23
  -------------------------------------------------------------------
                         required time                         -2.598    
                         arrival time                           2.740    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 FMSC/da_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            FMSC/db_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.665%)  route 0.117ns (45.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.968ns
    Source Clock Delay      (SCD):    2.335ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         0.584     2.335    FMSC/gt0_txusrclk2_out
    SLICE_X53Y195        FDRE                                         r  FMSC/da_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y195        FDRE (Prop_fdre_C_Q)         0.141     2.476 r  FMSC/da_reg[26]/Q
                         net (fo=1, routed)           0.117     2.593    FMSC/da[26]
    SLICE_X55Y196        FDRE                                         r  FMSC/db_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         0.853     2.968    FMSC/gt0_txusrclk2_out
    SLICE_X55Y196        FDRE                                         r  FMSC/db_reg[26]/C
                         clock pessimism             -0.598     2.371    
    SLICE_X55Y196        FDRE (Hold_fdre_C_D)         0.076     2.447    FMSC/db_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.447    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 CRC/CRC_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            FMSC/crc_delay_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.987%)  route 0.102ns (42.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.968ns
    Source Clock Delay      (SCD):    2.335ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         0.584     2.335    CRC/gt0_txusrclk2_out
    SLICE_X50Y193        FDRE                                         r  CRC/CRC_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y193        FDRE (Prop_fdre_C_Q)         0.141     2.476 r  CRC/CRC_reg[8]/Q
                         net (fo=1, routed)           0.102     2.578    FMSC/fromCRC[8]
    SLICE_X53Y193        FDRE                                         r  FMSC/crc_delay_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         0.853     2.968    FMSC/gt0_txusrclk2_out
    SLICE_X53Y193        FDRE                                         r  FMSC/crc_delay_reg[8]/C
                         clock pessimism             -0.618     2.351    
    SLICE_X53Y193        FDRE (Hold_fdre_C_D)         0.066     2.417    FMSC/crc_delay_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.417    
                         arrival time                           2.578    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 FIFO34/graycounter0_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            FIFO34/multiregimpl0_regs0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.171%)  route 0.110ns (43.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.962ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         0.578     2.329    FIFO34/gt0_txusrclk2_out
    SLICE_X61Y187        FDRE                                         r  FIFO34/graycounter0_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y187        FDRE (Prop_fdre_C_Q)         0.141     2.470 r  FIFO34/graycounter0_q_reg[7]/Q
                         net (fo=2, routed)           0.110     2.580    FIFO34/graycounter0_q_reg_n_0_[7]
    SLICE_X59Y187        FDRE                                         r  FIFO34/multiregimpl0_regs0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         0.848     2.962    FIFO34/gt0_txusrclk2_out
    SLICE_X59Y187        FDRE                                         r  FIFO34/multiregimpl0_regs0_reg[7]/C
                         clock pessimism             -0.619     2.344    
    SLICE_X59Y187        FDRE (Hold_fdre_C_D)         0.066     2.410    FIFO34/multiregimpl0_regs0_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.410    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 FMSC/da_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            FMSC/db_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.751%)  route 0.120ns (42.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.969ns
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         0.585     2.336    FMSC/gt0_txusrclk2_out
    SLICE_X48Y197        FDRE                                         r  FMSC/da_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y197        FDRE (Prop_fdre_C_Q)         0.164     2.500 r  FMSC/da_reg[17]/Q
                         net (fo=1, routed)           0.120     2.620    FMSC/da[17]
    SLICE_X50Y197        FDRE                                         r  FMSC/db_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         0.854     2.969    FMSC/gt0_txusrclk2_out
    SLICE_X50Y197        FDRE                                         r  FMSC/db_reg[17]/C
                         clock pessimism             -0.598     2.372    
    SLICE_X50Y197        FDRE (Hold_fdre_C_D)         0.075     2.447    FMSC/db_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.447    
                         arrival time                           2.620    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 FMSC/da_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            FMSC/db_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.401%)  route 0.100ns (41.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.969ns
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         0.585     2.336    FMSC/gt0_txusrclk2_out
    SLICE_X51Y197        FDRE                                         r  FMSC/da_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y197        FDRE (Prop_fdre_C_Q)         0.141     2.477 r  FMSC/da_reg[21]/Q
                         net (fo=1, routed)           0.100     2.577    FMSC/da[21]
    SLICE_X52Y197        FDRE                                         r  FMSC/db_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         0.854     2.969    FMSC/gt0_txusrclk2_out
    SLICE_X52Y197        FDRE                                         r  FMSC/db_reg[21]/C
                         clock pessimism             -0.618     2.352    
    SLICE_X52Y197        FDRE (Hold_fdre_C_D)         0.052     2.404    FMSC/db_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.404    
                         arrival time                           2.577    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 FIFO34/multiregimpl0_regs0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            FIFO34/multiregimpl0_regs1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.962ns
    Source Clock Delay      (SCD):    2.328ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         0.577     2.328    FIFO34/gt0_txusrclk2_out
    SLICE_X63Y189        FDRE                                         r  FIFO34/multiregimpl0_regs0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y189        FDRE (Prop_fdre_C_Q)         0.141     2.469 r  FIFO34/multiregimpl0_regs0_reg[13]/Q
                         net (fo=1, routed)           0.108     2.577    FIFO34/multiregimpl0_regs0[13]
    SLICE_X63Y189        FDRE                                         r  FIFO34/multiregimpl0_regs1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         0.847     2.962    FIFO34/gt0_txusrclk2_out
    SLICE_X63Y189        FDRE                                         r  FIFO34/multiregimpl0_regs1_reg[13]/C
                         clock pessimism             -0.635     2.328    
    SLICE_X63Y189        FDRE (Hold_fdre_C_D)         0.072     2.400    FIFO34/multiregimpl0_regs1_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.400    
                         arrival time                           2.577    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 FIFO34/multiregimpl0_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            FIFO34/multiregimpl0_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         0.579     2.330    FIFO34/gt0_txusrclk2_out
    SLICE_X59Y188        FDRE                                         r  FIFO34/multiregimpl0_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y188        FDRE (Prop_fdre_C_Q)         0.141     2.471 r  FIFO34/multiregimpl0_regs0_reg[6]/Q
                         net (fo=1, routed)           0.108     2.579    FIFO34/multiregimpl0_regs0[6]
    SLICE_X59Y188        FDRE                                         r  FIFO34/multiregimpl0_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         0.850     2.964    FIFO34/gt0_txusrclk2_out
    SLICE_X59Y188        FDRE                                         r  FIFO34/multiregimpl0_regs1_reg[6]/C
                         clock pessimism             -0.635     2.330    
    SLICE_X59Y188        FDRE (Hold_fdre_C_D)         0.072     2.402    FIFO34/multiregimpl0_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.402    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0_1
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.334
Sources:            { TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            6.060         8.334       2.274      GTPE2_CHANNEL_X0Y4  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            6.060         8.334       2.274      GTPE2_CHANNEL_X0Y5  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/TXUSRCLK2
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.472         8.334       5.862      RAMB36_X0Y37        FIFO34/storage_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.472         8.334       5.862      RAMB36_X3Y34        FIFO34/storage_reg_0_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.472         8.334       5.862      RAMB36_X1Y34        FIFO34/storage_reg_0_16/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.472         8.334       5.862      RAMB36_X3Y35        FIFO34/storage_reg_0_19/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.472         8.334       5.862      RAMB36_X0Y30        FIFO34/storage_reg_0_21/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.472         8.334       5.862      RAMB36_X1Y35        FIFO34/storage_reg_0_24/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.472         8.334       5.862      RAMB36_X3Y33        FIFO34/storage_reg_0_27/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.472         8.334       5.862      RAMB36_X0Y39        FIFO34/storage_reg_0_3/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a            213.360       8.334       205.026    MMCME2_ADV_X0Y2     TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         4.167       3.667      SLICE_X10Y166       PRBS_DATA/__main___o_reg[21]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         4.167       3.667      SLICE_X10Y166       PRBS_DATA/__main___o_reg[23]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         4.167       3.667      SLICE_X10Y166       PRBS_DATA/__main___o_reg[9]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         4.167       3.667      SLICE_X52Y196       CRC/CRC_reg[10]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         4.167       3.667      SLICE_X51Y195       CRC/CRC_reg[14]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         4.167       3.667      SLICE_X52Y194       CRC/CRC_reg[15]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         4.167       3.667      SLICE_X50Y194       CRC/CRC_reg[17]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         4.167       3.667      SLICE_X50Y194       CRC/CRC_reg[19]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         4.167       3.667      SLICE_X50Y197       CRC/CRC_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         4.167       3.667      SLICE_X50Y197       CRC/CRC_reg[1]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         4.167       3.667      SLICE_X37Y177       PRBS_DATA/__main___state_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         4.167       3.667      SLICE_X55Y186       FIFO34/graycounter0_q_binary_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         4.167       3.667      SLICE_X54Y186       FIFO34/graycounter0_q_binary_reg[0]_rep/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         4.167       3.667      SLICE_X55Y188       FIFO34/graycounter0_q_binary_reg[10]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         4.167       3.667      SLICE_X55Y188       FIFO34/graycounter0_q_binary_reg[11]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         4.167       3.667      SLICE_X55Y186       FIFO34/graycounter0_q_binary_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         4.167       3.667      SLICE_X55Y186       FIFO34/graycounter0_q_binary_reg[2]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         4.167       3.667      SLICE_X55Y186       FIFO34/graycounter0_q_binary_reg[3]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         4.167       3.667      SLICE_X55Y187       FIFO34/graycounter0_q_binary_reg[4]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         4.167       3.667      SLICE_X54Y187       FIFO34/graycounter0_q_binary_reg[4]_rep/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1_1
  To Clock:  clkout1_1

Setup :            0  Failing Endpoints,  Worst Slack        1.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.137ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.178ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1_1 rise@4.167ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 0.748ns (27.020%)  route 2.020ns (72.980%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.628ns = ( 9.795 - 4.167 ) 
    Source Clock Delay      (SCD):    5.982ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.391     5.982    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/data_sync_reg6
    SLICE_X64Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y198        FDRE (Prop_fdre_C_Q)         0.433     6.415 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.522     6.937    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X65Y198        LUT4 (Prop_lut4_I2_O)        0.105     7.042 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_8__0/O
                         net (fo=1, routed)           0.563     7.605    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_8__0_n_0
    SLICE_X65Y196        LUT4 (Prop_lut4_I2_O)        0.105     7.710 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.346     8.056    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X65Y194        LUT2 (Prop_lut2_I0_O)        0.105     8.161 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=17, routed)          0.590     8.751    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X64Y199        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417     6.877    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.950 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     8.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.514 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.280     9.795    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/data_sync_reg6
    SLICE_X64Y199        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[16]/C
                         clock pessimism              0.327    10.121    
                         clock uncertainty           -0.056    10.065    
    SLICE_X64Y199        FDRE (Setup_fdre_C_CE)      -0.136     9.929    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[16]
  -------------------------------------------------------------------
                         required time                          9.929    
                         arrival time                          -8.751    
  -------------------------------------------------------------------
                         slack                                  1.178    

Slack (MET) :             1.211ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1_1 rise@4.167ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        2.735ns  (logic 0.748ns (27.345%)  route 1.987ns (72.655%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.628ns = ( 9.795 - 4.167 ) 
    Source Clock Delay      (SCD):    5.982ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.391     5.982    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/data_sync_reg6
    SLICE_X64Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y198        FDRE (Prop_fdre_C_Q)         0.433     6.415 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.522     6.937    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X65Y198        LUT4 (Prop_lut4_I2_O)        0.105     7.042 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_8__0/O
                         net (fo=1, routed)           0.563     7.605    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_8__0_n_0
    SLICE_X65Y196        LUT4 (Prop_lut4_I2_O)        0.105     7.710 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.346     8.056    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X65Y194        LUT2 (Prop_lut2_I0_O)        0.105     8.161 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=17, routed)          0.557     8.718    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X64Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417     6.877    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.950 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     8.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.514 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.280     9.795    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/data_sync_reg6
    SLICE_X64Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              0.327    10.121    
                         clock uncertainty           -0.056    10.065    
    SLICE_X64Y197        FDRE (Setup_fdre_C_CE)      -0.136     9.929    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                          9.929    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.211ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1_1 rise@4.167ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        2.735ns  (logic 0.748ns (27.345%)  route 1.987ns (72.655%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.628ns = ( 9.795 - 4.167 ) 
    Source Clock Delay      (SCD):    5.982ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.391     5.982    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/data_sync_reg6
    SLICE_X64Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y198        FDRE (Prop_fdre_C_Q)         0.433     6.415 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.522     6.937    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X65Y198        LUT4 (Prop_lut4_I2_O)        0.105     7.042 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_8__0/O
                         net (fo=1, routed)           0.563     7.605    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_8__0_n_0
    SLICE_X65Y196        LUT4 (Prop_lut4_I2_O)        0.105     7.710 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.346     8.056    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X65Y194        LUT2 (Prop_lut2_I0_O)        0.105     8.161 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=17, routed)          0.557     8.718    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X64Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417     6.877    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.950 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     8.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.514 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.280     9.795    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/data_sync_reg6
    SLICE_X64Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism              0.327    10.121    
                         clock uncertainty           -0.056    10.065    
    SLICE_X64Y197        FDRE (Setup_fdre_C_CE)      -0.136     9.929    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                          9.929    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.211ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1_1 rise@4.167ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        2.735ns  (logic 0.748ns (27.345%)  route 1.987ns (72.655%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.628ns = ( 9.795 - 4.167 ) 
    Source Clock Delay      (SCD):    5.982ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.391     5.982    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/data_sync_reg6
    SLICE_X64Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y198        FDRE (Prop_fdre_C_Q)         0.433     6.415 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.522     6.937    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X65Y198        LUT4 (Prop_lut4_I2_O)        0.105     7.042 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_8__0/O
                         net (fo=1, routed)           0.563     7.605    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_8__0_n_0
    SLICE_X65Y196        LUT4 (Prop_lut4_I2_O)        0.105     7.710 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.346     8.056    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X65Y194        LUT2 (Prop_lut2_I0_O)        0.105     8.161 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=17, routed)          0.557     8.718    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X64Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417     6.877    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.950 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     8.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.514 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.280     9.795    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/data_sync_reg6
    SLICE_X64Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[8]/C
                         clock pessimism              0.327    10.121    
                         clock uncertainty           -0.056    10.065    
    SLICE_X64Y197        FDRE (Setup_fdre_C_CE)      -0.136     9.929    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.929    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.211ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1_1 rise@4.167ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        2.735ns  (logic 0.748ns (27.345%)  route 1.987ns (72.655%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.628ns = ( 9.795 - 4.167 ) 
    Source Clock Delay      (SCD):    5.982ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.391     5.982    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/data_sync_reg6
    SLICE_X64Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y198        FDRE (Prop_fdre_C_Q)         0.433     6.415 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.522     6.937    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X65Y198        LUT4 (Prop_lut4_I2_O)        0.105     7.042 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_8__0/O
                         net (fo=1, routed)           0.563     7.605    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_8__0_n_0
    SLICE_X65Y196        LUT4 (Prop_lut4_I2_O)        0.105     7.710 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.346     8.056    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X65Y194        LUT2 (Prop_lut2_I0_O)        0.105     8.161 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=17, routed)          0.557     8.718    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X64Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417     6.877    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.950 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     8.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.514 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.280     9.795    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/data_sync_reg6
    SLICE_X64Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[9]/C
                         clock pessimism              0.327    10.121    
                         clock uncertainty           -0.056    10.065    
    SLICE_X64Y197        FDRE (Setup_fdre_C_CE)      -0.136     9.929    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.929    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.232ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1_1 rise@4.167ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 0.694ns (25.875%)  route 1.988ns (74.126%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.635ns = ( 9.802 - 4.167 ) 
    Source Clock Delay      (SCD):    5.989ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.397     5.988    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X57Y196        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y196        FDRE (Prop_fdre_C_Q)         0.379     6.367 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.681     7.049    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X56Y196        LUT4 (Prop_lut4_I3_O)        0.105     7.154 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_6/O
                         net (fo=1, routed)           0.621     7.774    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_6_n_0
    SLICE_X56Y198        LUT4 (Prop_lut4_I0_O)        0.105     7.879 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.140     8.020    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X56Y198        LUT2 (Prop_lut2_I0_O)        0.105     8.125 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.546     8.671    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X57Y195        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417     6.877    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.950 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     8.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.514 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.287     9.802    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X57Y195        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.326    10.127    
                         clock uncertainty           -0.056    10.071    
    SLICE_X57Y195        FDRE (Setup_fdre_C_CE)      -0.168     9.903    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.903    
                         arrival time                          -8.671    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.232ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1_1 rise@4.167ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 0.694ns (25.875%)  route 1.988ns (74.126%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.635ns = ( 9.802 - 4.167 ) 
    Source Clock Delay      (SCD):    5.989ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.397     5.988    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X57Y196        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y196        FDRE (Prop_fdre_C_Q)         0.379     6.367 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.681     7.049    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X56Y196        LUT4 (Prop_lut4_I3_O)        0.105     7.154 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_6/O
                         net (fo=1, routed)           0.621     7.774    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_6_n_0
    SLICE_X56Y198        LUT4 (Prop_lut4_I0_O)        0.105     7.879 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.140     8.020    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X56Y198        LUT2 (Prop_lut2_I0_O)        0.105     8.125 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.546     8.671    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X57Y195        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417     6.877    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.950 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     8.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.514 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.287     9.802    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X57Y195        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[1]/C
                         clock pessimism              0.326    10.127    
                         clock uncertainty           -0.056    10.071    
    SLICE_X57Y195        FDRE (Setup_fdre_C_CE)      -0.168     9.903    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.903    
                         arrival time                          -8.671    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.232ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1_1 rise@4.167ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 0.694ns (25.875%)  route 1.988ns (74.126%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.635ns = ( 9.802 - 4.167 ) 
    Source Clock Delay      (SCD):    5.989ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.397     5.988    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X57Y196        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y196        FDRE (Prop_fdre_C_Q)         0.379     6.367 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.681     7.049    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X56Y196        LUT4 (Prop_lut4_I3_O)        0.105     7.154 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_6/O
                         net (fo=1, routed)           0.621     7.774    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_6_n_0
    SLICE_X56Y198        LUT4 (Prop_lut4_I0_O)        0.105     7.879 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.140     8.020    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X56Y198        LUT2 (Prop_lut2_I0_O)        0.105     8.125 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.546     8.671    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X57Y195        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417     6.877    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.950 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     8.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.514 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.287     9.802    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X57Y195        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[2]/C
                         clock pessimism              0.326    10.127    
                         clock uncertainty           -0.056    10.071    
    SLICE_X57Y195        FDRE (Setup_fdre_C_CE)      -0.168     9.903    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.903    
                         arrival time                          -8.671    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.232ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1_1 rise@4.167ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 0.694ns (25.875%)  route 1.988ns (74.126%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.635ns = ( 9.802 - 4.167 ) 
    Source Clock Delay      (SCD):    5.989ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.397     5.988    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X57Y196        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y196        FDRE (Prop_fdre_C_Q)         0.379     6.367 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.681     7.049    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X56Y196        LUT4 (Prop_lut4_I3_O)        0.105     7.154 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_6/O
                         net (fo=1, routed)           0.621     7.774    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_6_n_0
    SLICE_X56Y198        LUT4 (Prop_lut4_I0_O)        0.105     7.879 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.140     8.020    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X56Y198        LUT2 (Prop_lut2_I0_O)        0.105     8.125 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.546     8.671    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X57Y195        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417     6.877    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.950 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     8.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.514 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.287     9.802    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X57Y195        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism              0.326    10.127    
                         clock uncertainty           -0.056    10.071    
    SLICE_X57Y195        FDRE (Setup_fdre_C_CE)      -0.168     9.903    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.903    
                         arrival time                          -8.671    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.261ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1_1 rise@4.167ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 0.748ns (27.852%)  route 1.938ns (72.148%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.628ns = ( 9.795 - 4.167 ) 
    Source Clock Delay      (SCD):    5.982ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.391     5.982    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/data_sync_reg6
    SLICE_X64Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y198        FDRE (Prop_fdre_C_Q)         0.433     6.415 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.522     6.937    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X65Y198        LUT4 (Prop_lut4_I2_O)        0.105     7.042 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_8__0/O
                         net (fo=1, routed)           0.563     7.605    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_8__0_n_0
    SLICE_X65Y196        LUT4 (Prop_lut4_I2_O)        0.105     7.710 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.346     8.056    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X65Y194        LUT2 (Prop_lut2_I0_O)        0.105     8.161 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=17, routed)          0.507     8.668    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X64Y196        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417     6.877    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.950 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     8.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.514 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.280     9.795    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/data_sync_reg6
    SLICE_X64Y196        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.327    10.121    
                         clock uncertainty           -0.056    10.065    
    SLICE_X64Y196        FDRE (Setup_fdre_C_CE)      -0.136     9.929    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.929    
                         arrival time                          -8.668    
  -------------------------------------------------------------------
                         slack                                  1.261    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.967ns
    Source Clock Delay      (SCD):    2.333ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.582     2.333    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6_0
    SLICE_X58Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y197        FDRE (Prop_fdre_C_Q)         0.141     2.474 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.064     2.538    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X58Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.853     2.967    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6_0
    SLICE_X58Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.635     2.333    
    SLICE_X58Y197        FDRE (Hold_fdre_C_D)         0.075     2.408    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.408    
                         arrival time                           2.538    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.969ns
    Source Clock Delay      (SCD):    2.335ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.584     2.335    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1_0
    SLICE_X56Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y197        FDRE (Prop_fdre_C_Q)         0.164     2.499 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.554    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X56Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.854     2.969    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1_0
    SLICE_X56Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.635     2.335    
    SLICE_X56Y197        FDRE (Hold_fdre_C_D)         0.060     2.395    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.395    
                         arrival time                           2.554    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    2.327ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.576     2.327    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1_0
    SLICE_X66Y194        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y194        FDRE (Prop_fdre_C_Q)         0.164     2.491 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.546    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X66Y194        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.846     2.961    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1_0
    SLICE_X66Y194        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.635     2.327    
    SLICE_X66Y194        FDRE (Hold_fdre_C_D)         0.060     2.387    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.387    
                         arrival time                           2.546    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.578     2.329    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6_0
    SLICE_X64Y194        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y194        FDRE (Prop_fdre_C_Q)         0.164     2.493 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.548    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X64Y194        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.848     2.963    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6_0
    SLICE_X64Y194        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.635     2.329    
    SLICE_X64Y194        FDRE (Hold_fdre_C_D)         0.060     2.389    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.389    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/run_phase_alignment_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.805%)  route 0.165ns (50.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    2.327ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.576     2.327    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1_0
    SLICE_X66Y194        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y194        FDRE (Prop_fdre_C_Q)         0.164     2.491 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.165     2.656    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/run_phase_alignment_int_s2
    SLICE_X65Y194        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/run_phase_alignment_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.848     2.963    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/data_sync_reg6
    SLICE_X65Y194        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                         clock pessimism             -0.598     2.366    
    SLICE_X65Y194        FDRE (Hold_fdre_C_D)         0.075     2.441    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/run_phase_alignment_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -2.441    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.967ns
    Source Clock Delay      (SCD):    2.333ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.582     2.333    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6_0
    SLICE_X58Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y197        FDRE (Prop_fdre_C_Q)         0.128     2.461 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/Q
                         net (fo=1, routed)           0.116     2.577    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync2
    SLICE_X58Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.853     2.967    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6_0
    SLICE_X58Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
                         clock pessimism             -0.635     2.333    
    SLICE_X58Y197        FDRE (Hold_fdre_C_D)         0.017     2.350    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -2.350    
                         arrival time                           2.577    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.148%)  route 0.177ns (45.852%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.967ns
    Source Clock Delay      (SCD):    2.335ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.584     2.335    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X56Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y197        FDRE (Prop_fdre_C_Q)         0.164     2.499 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/Q
                         net (fo=2, routed)           0.177     2.676    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3
    SLICE_X58Y198        LUT4 (Prop_lut4_I2_O)        0.045     2.721 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_1/O
                         net (fo=1, routed)           0.000     2.721    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_1_n_0
    SLICE_X58Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.853     2.967    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X58Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.598     2.370    
    SLICE_X58Y198        FDRE (Hold_fdre_C_D)         0.091     2.461    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -2.461    
                         arrival time                           2.721    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.030%)  route 0.117ns (31.970%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.969ns
    Source Clock Delay      (SCD):    2.335ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.584     2.335    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X57Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y198        FDRE (Prop_fdre_C_Q)         0.141     2.476 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/Q
                         net (fo=2, routed)           0.117     2.593    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]
    SLICE_X57Y198        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.701 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.701    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]_i_1_n_4
    SLICE_X57Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.854     2.969    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X57Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                         clock pessimism             -0.635     2.335    
    SLICE_X57Y198        FDRE (Hold_fdre_C_D)         0.105     2.440    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.440    
                         arrival time                           2.701    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.687%)  route 0.167ns (47.313%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.578     2.329    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/data_sync_reg6
    SLICE_X65Y194        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y194        FDRE (Prop_fdre_C_Q)         0.141     2.470 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.167     2.637    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/time_out_wait_bypass_reg_n_0
    SLICE_X65Y194        LUT4 (Prop_lut4_I0_O)        0.045     2.682 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/time_out_wait_bypass_i_1__0/O
                         net (fo=1, routed)           0.000     2.682    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/time_out_wait_bypass_i_1__0_n_0
    SLICE_X65Y194        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.848     2.963    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/data_sync_reg6
    SLICE_X65Y194        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.635     2.329    
    SLICE_X65Y194        FDRE (Hold_fdre_C_D)         0.091     2.420    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -2.420    
                         arrival time                           2.682    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.969ns
    Source Clock Delay      (SCD):    2.335ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.584     2.335    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X57Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y197        FDRE (Prop_fdre_C_Q)         0.141     2.476 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.118     2.594    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X57Y197        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.702 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.702    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[8]_i_1_n_4
    SLICE_X57Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.854     2.969    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X57Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism             -0.635     2.335    
    SLICE_X57Y197        FDRE (Hold_fdre_C_D)         0.105     2.440    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.440    
                         arrival time                           2.702    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1_1
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK  n/a            3.030         4.167       1.137      GTPE2_CHANNEL_X0Y4  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK  n/a            3.030         4.167       1.137      GTPE2_CHANNEL_X0Y5  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/TXUSRCLK
Min Period        n/a     BUFG/I                  n/a            1.592         4.167       2.575      BUFGCTRL_X0Y2       TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1      n/a            1.249         4.167       2.918      MMCME2_ADV_X0Y2     TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X65Y194       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/run_phase_alignment_int_s3_reg/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X66Y194       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X66Y194       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X66Y194       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X66Y194       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X66Y194       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Max Period        n/a     MMCME2_ADV/CLKOUT1      n/a            213.360       4.167       209.193    MMCME2_ADV_X0Y2     TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X58Y197       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X58Y197       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X58Y197       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X58Y197       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X58Y197       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X58Y197       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X58Y197       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X56Y197       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X56Y197       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X56Y197       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X65Y194       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X64Y194       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X64Y194       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X64Y194       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X64Y194       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg4/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X64Y194       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg5/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X64Y194       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X65Y194       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/time_out_wait_bypass_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X65Y194       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X64Y195       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.185ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.185ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            CRC/Reg_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0_1 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.471ns  (logic 1.445ns (32.322%)  route 3.026ns (67.678%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -1.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.636ns = ( 13.970 - 8.334 ) 
    Source Clock Delay      (SCD):    7.025ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     5.247 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2, routed)           1.778     7.025    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.951     7.976 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXRESETDONE
                         net (fo=37, routed)          1.507     9.484    FIFO34/gt1_rxresetdone_out
    SLICE_X49Y191        LUT5 (Prop_lut5_I1_O)        0.121     9.605 r  FIFO34/Reg[12]_i_3/O
                         net (fo=2, routed)           0.557    10.161    FIFO34/storage_reg_0_24_0
    SLICE_X49Y194        LUT6 (Prop_lut6_I0_O)        0.268    10.429 r  FIFO34/Reg[7]_i_4/O
                         net (fo=5, routed)           0.478    10.907    CRC/Reg_reg[2]_3
    SLICE_X48Y193        LUT5 (Prop_lut5_I3_O)        0.105    11.012 r  CRC/Reg[10]_i_1/O
                         net (fo=1, routed)           0.484    11.496    CRC/Reg[10]_i_1_n_0
    SLICE_X49Y193        FDSE                                         r  CRC/Reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         1.288    13.970    CRC/gt0_txusrclk2_out
    SLICE_X49Y193        FDSE                                         r  CRC/Reg_reg[10]/C
                         clock pessimism              0.000    13.970    
                         clock uncertainty           -0.242    13.728    
    SLICE_X49Y193        FDSE (Setup_fdse_C_D)       -0.047    13.681    CRC/Reg_reg[10]
  -------------------------------------------------------------------
                         required time                         13.681    
                         arrival time                         -11.496    
  -------------------------------------------------------------------
                         slack                                  2.185    

Slack (MET) :             2.263ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            CRC/Reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0_1 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 1.266ns (28.045%)  route 3.248ns (71.955%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -1.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.635ns = ( 13.969 - 8.334 ) 
    Source Clock Delay      (SCD):    7.025ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     5.247 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2, routed)           1.778     7.025    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.951     7.976 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXRESETDONE
                         net (fo=37, routed)          2.246    10.223    FIFO34/gt1_rxresetdone_out
    SLICE_X50Y191        LUT5 (Prop_lut5_I1_O)        0.105    10.328 r  FIFO34/Reg[17]_i_5/O
                         net (fo=1, routed)           0.649    10.977    FIFO34/Reg[17]_i_5_n_0
    SLICE_X47Y191        LUT6 (Prop_lut6_I2_O)        0.105    11.082 r  FIFO34/Reg[17]_i_2/O
                         net (fo=1, routed)           0.353    11.435    CRC/Reg_reg[17]_1
    SLICE_X48Y191        LUT6 (Prop_lut6_I0_O)        0.105    11.540 r  CRC/Reg[17]_i_1/O
                         net (fo=1, routed)           0.000    11.540    CRC/Reg[17]_i_1_n_0
    SLICE_X48Y191        FDRE                                         r  CRC/Reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         1.287    13.969    CRC/gt0_txusrclk2_out
    SLICE_X48Y191        FDRE                                         r  CRC/Reg_reg[17]/C
                         clock pessimism              0.000    13.969    
                         clock uncertainty           -0.242    13.727    
    SLICE_X48Y191        FDRE (Setup_fdre_C_D)        0.076    13.803    CRC/Reg_reg[17]
  -------------------------------------------------------------------
                         required time                         13.803    
                         arrival time                         -11.540    
  -------------------------------------------------------------------
                         slack                                  2.263    

Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            CRC/Reg_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0_1 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 1.056ns (25.633%)  route 3.064ns (74.367%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.636ns = ( 13.970 - 8.334 ) 
    Source Clock Delay      (SCD):    7.025ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     5.247 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2, routed)           1.778     7.025    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.951     7.976 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXRESETDONE
                         net (fo=37, routed)          2.350    10.327    FIFO34/gt1_rxresetdone_out
    SLICE_X52Y191        LUT6 (Prop_lut6_I4_O)        0.105    10.432 r  FIFO34/Reg[13]_i_2/O
                         net (fo=20, routed)          0.714    11.145    CRC/Reg_reg[13]_1
    SLICE_X49Y194        FDSE                                         r  CRC/Reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         1.288    13.970    CRC/gt0_txusrclk2_out
    SLICE_X49Y194        FDSE                                         r  CRC/Reg_reg[2]/C
                         clock pessimism              0.000    13.970    
                         clock uncertainty           -0.242    13.728    
    SLICE_X49Y194        FDSE (Setup_fdse_C_CE)      -0.168    13.560    CRC/Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.560    
                         arrival time                         -11.145    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            CRC/Reg_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0_1 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 1.056ns (25.633%)  route 3.064ns (74.367%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.636ns = ( 13.970 - 8.334 ) 
    Source Clock Delay      (SCD):    7.025ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     5.247 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2, routed)           1.778     7.025    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.951     7.976 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXRESETDONE
                         net (fo=37, routed)          2.350    10.327    FIFO34/gt1_rxresetdone_out
    SLICE_X52Y191        LUT6 (Prop_lut6_I4_O)        0.105    10.432 r  FIFO34/Reg[13]_i_2/O
                         net (fo=20, routed)          0.714    11.145    CRC/Reg_reg[13]_1
    SLICE_X49Y194        FDSE                                         r  CRC/Reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         1.288    13.970    CRC/gt0_txusrclk2_out
    SLICE_X49Y194        FDSE                                         r  CRC/Reg_reg[3]/C
                         clock pessimism              0.000    13.970    
                         clock uncertainty           -0.242    13.728    
    SLICE_X49Y194        FDSE (Setup_fdse_C_CE)      -0.168    13.560    CRC/Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.560    
                         arrival time                         -11.145    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.568ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            CRC/Reg_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0_1 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 1.056ns (26.622%)  route 2.911ns (73.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.636ns = ( 13.970 - 8.334 ) 
    Source Clock Delay      (SCD):    7.025ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     5.247 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2, routed)           1.778     7.025    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.951     7.976 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXRESETDONE
                         net (fo=37, routed)          2.350    10.327    FIFO34/gt1_rxresetdone_out
    SLICE_X52Y191        LUT6 (Prop_lut6_I4_O)        0.105    10.432 r  FIFO34/Reg[13]_i_2/O
                         net (fo=20, routed)          0.561    10.992    CRC/Reg_reg[13]_1
    SLICE_X49Y193        FDSE                                         r  CRC/Reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         1.288    13.970    CRC/gt0_txusrclk2_out
    SLICE_X49Y193        FDSE                                         r  CRC/Reg_reg[10]/C
                         clock pessimism              0.000    13.970    
                         clock uncertainty           -0.242    13.728    
    SLICE_X49Y193        FDSE (Setup_fdse_C_CE)      -0.168    13.560    CRC/Reg_reg[10]
  -------------------------------------------------------------------
                         required time                         13.560    
                         arrival time                         -10.992    
  -------------------------------------------------------------------
                         slack                                  2.568    

Slack (MET) :             2.590ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            CRC/Reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0_1 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 1.056ns (26.553%)  route 2.921ns (73.447%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.636ns = ( 13.970 - 8.334 ) 
    Source Clock Delay      (SCD):    7.025ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     5.247 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2, routed)           1.778     7.025    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.951     7.976 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXRESETDONE
                         net (fo=37, routed)          2.350    10.327    FIFO34/gt1_rxresetdone_out
    SLICE_X52Y191        LUT6 (Prop_lut6_I4_O)        0.105    10.432 r  FIFO34/Reg[13]_i_2/O
                         net (fo=20, routed)          0.571    11.002    CRC/Reg_reg[13]_1
    SLICE_X48Y194        FDRE                                         r  CRC/Reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         1.288    13.970    CRC/gt0_txusrclk2_out
    SLICE_X48Y194        FDRE                                         r  CRC/Reg_reg[0]/C
                         clock pessimism              0.000    13.970    
                         clock uncertainty           -0.242    13.728    
    SLICE_X48Y194        FDRE (Setup_fdre_C_CE)      -0.136    13.592    CRC/Reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.592    
                         arrival time                         -11.002    
  -------------------------------------------------------------------
                         slack                                  2.590    

Slack (MET) :             2.590ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            CRC/Reg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0_1 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 1.056ns (26.553%)  route 2.921ns (73.447%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.636ns = ( 13.970 - 8.334 ) 
    Source Clock Delay      (SCD):    7.025ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     5.247 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2, routed)           1.778     7.025    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.951     7.976 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXRESETDONE
                         net (fo=37, routed)          2.350    10.327    FIFO34/gt1_rxresetdone_out
    SLICE_X52Y191        LUT6 (Prop_lut6_I4_O)        0.105    10.432 r  FIFO34/Reg[13]_i_2/O
                         net (fo=20, routed)          0.571    11.002    CRC/Reg_reg[13]_1
    SLICE_X48Y194        FDRE                                         r  CRC/Reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         1.288    13.970    CRC/gt0_txusrclk2_out
    SLICE_X48Y194        FDRE                                         r  CRC/Reg_reg[12]/C
                         clock pessimism              0.000    13.970    
                         clock uncertainty           -0.242    13.728    
    SLICE_X48Y194        FDRE (Setup_fdre_C_CE)      -0.136    13.592    CRC/Reg_reg[12]
  -------------------------------------------------------------------
                         required time                         13.592    
                         arrival time                         -11.002    
  -------------------------------------------------------------------
                         slack                                  2.590    

Slack (MET) :             2.590ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            CRC/Reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0_1 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 1.056ns (26.553%)  route 2.921ns (73.447%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.636ns = ( 13.970 - 8.334 ) 
    Source Clock Delay      (SCD):    7.025ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     5.247 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2, routed)           1.778     7.025    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.951     7.976 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXRESETDONE
                         net (fo=37, routed)          2.350    10.327    FIFO34/gt1_rxresetdone_out
    SLICE_X52Y191        LUT6 (Prop_lut6_I4_O)        0.105    10.432 r  FIFO34/Reg[13]_i_2/O
                         net (fo=20, routed)          0.571    11.002    CRC/Reg_reg[13]_1
    SLICE_X48Y194        FDRE                                         r  CRC/Reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         1.288    13.970    CRC/gt0_txusrclk2_out
    SLICE_X48Y194        FDRE                                         r  CRC/Reg_reg[4]/C
                         clock pessimism              0.000    13.970    
                         clock uncertainty           -0.242    13.728    
    SLICE_X48Y194        FDRE (Setup_fdre_C_CE)      -0.136    13.592    CRC/Reg_reg[4]
  -------------------------------------------------------------------
                         required time                         13.592    
                         arrival time                         -11.002    
  -------------------------------------------------------------------
                         slack                                  2.590    

Slack (MET) :             2.618ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            CRC/Reg_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0_1 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.114ns  (logic 1.451ns (35.273%)  route 2.663ns (64.727%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.635ns = ( 13.969 - 8.334 ) 
    Source Clock Delay      (SCD):    7.025ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     5.247 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2, routed)           1.778     7.025    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.951     7.976 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXRESETDONE
                         net (fo=37, routed)          1.356     9.332    TX_RXex/gt1_rxresetdone_out
    SLICE_X47Y193        LUT3 (Prop_lut3_I0_O)        0.127     9.459 r  TX_RXex/Reg[11]_i_3/O
                         net (fo=20, routed)          0.625    10.084    CRC/Reg_reg[1]_0
    SLICE_X50Y191        LUT5 (Prop_lut5_I2_O)        0.268    10.352 r  CRC/Reg[9]_i_2/O
                         net (fo=1, routed)           0.682    11.034    CRC/Reg[9]_i_2_n_0
    SLICE_X51Y191        LUT6 (Prop_lut6_I2_O)        0.105    11.139 r  CRC/Reg[9]_i_1/O
                         net (fo=1, routed)           0.000    11.139    CRC/Reg[9]_i_1_n_0
    SLICE_X51Y191        FDSE                                         r  CRC/Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         1.287    13.969    CRC/gt0_txusrclk2_out
    SLICE_X51Y191        FDSE                                         r  CRC/Reg_reg[9]/C
                         clock pessimism              0.000    13.969    
                         clock uncertainty           -0.242    13.727    
    SLICE_X51Y191        FDSE (Setup_fdse_C_D)        0.030    13.757    CRC/Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         13.757    
                         arrival time                         -11.139    
  -------------------------------------------------------------------
                         slack                                  2.618    

Slack (MET) :             2.660ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            CRC/Reg_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0_1 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 1.056ns (27.252%)  route 2.819ns (72.748%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.636ns = ( 13.970 - 8.334 ) 
    Source Clock Delay      (SCD):    7.025ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     5.247 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2, routed)           1.778     7.025    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.951     7.976 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXRESETDONE
                         net (fo=37, routed)          2.350    10.327    FIFO34/gt1_rxresetdone_out
    SLICE_X52Y191        LUT6 (Prop_lut6_I4_O)        0.105    10.432 r  FIFO34/Reg[13]_i_2/O
                         net (fo=20, routed)          0.469    10.900    CRC/Reg_reg[13]_1
    SLICE_X47Y192        FDSE                                         r  CRC/Reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         1.288    13.970    CRC/gt0_txusrclk2_out
    SLICE_X47Y192        FDSE                                         r  CRC/Reg_reg[1]/C
                         clock pessimism              0.000    13.970    
                         clock uncertainty           -0.242    13.728    
    SLICE_X47Y192        FDSE (Setup_fdse_C_CE)      -0.168    13.560    CRC/Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.560    
                         arrival time                         -10.900    
  -------------------------------------------------------------------
                         slack                                  2.660    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.024ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            CRC/Reg_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.615ns (45.100%)  route 0.749ns (54.900%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.968ns
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.079 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2, routed)           0.883     2.962    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.525     3.487 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXRESETDONE
                         net (fo=37, routed)          0.647     4.134    FIFO34/gt1_rxresetdone_out
    SLICE_X49Y195        LUT5 (Prop_lut5_I1_O)        0.045     4.179 r  FIFO34/Reg[3]_i_3/O
                         net (fo=1, routed)           0.102     4.281    FIFO34/Reg[3]_i_3_n_0
    SLICE_X49Y194        LUT6 (Prop_lut6_I1_O)        0.045     4.326 r  FIFO34/Reg[3]_i_1/O
                         net (fo=1, routed)           0.000     4.326    CRC/Reg_reg[3]_1
    SLICE_X49Y194        FDSE                                         r  CRC/Reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         0.853     2.968    CRC/gt0_txusrclk2_out
    SLICE_X49Y194        FDSE                                         r  CRC/Reg_reg[3]/C
                         clock pessimism              0.000     2.968    
                         clock uncertainty            0.242     3.210    
    SLICE_X49Y194        FDSE (Hold_fdse_C_D)         0.092     3.302    CRC/Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.302    
                         arrival time                           4.326    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.041ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            FMSC/FSM_sequential_fsm_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.660ns (47.844%)  route 0.719ns (52.156%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.967ns
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.079 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2, routed)           0.883     2.962    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.525     3.487 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXRESETDONE
                         net (fo=37, routed)          0.516     4.003    FIFO34/gt1_rxresetdone_out
    SLICE_X55Y193        LUT3 (Prop_lut3_I2_O)        0.045     4.048 f  FIFO34/FSM_sequential_fsm_state[2]_i_3/O
                         net (fo=1, routed)           0.081     4.129    FMSC/FSM_sequential_fsm_state_reg[0]_1
    SLICE_X55Y193        LUT6 (Prop_lut6_I1_O)        0.045     4.174 r  FMSC/FSM_sequential_fsm_state[2]_i_2/O
                         net (fo=3, routed)           0.122     4.297    FMSC/FSM_sequential_fsm_state[2]_i_2_n_0
    SLICE_X55Y192        LUT3 (Prop_lut3_I1_O)        0.045     4.342 r  FMSC/FSM_sequential_fsm_state[1]_i_1/O
                         net (fo=1, routed)           0.000     4.342    FMSC/FSM_sequential_fsm_state[1]_i_1_n_0
    SLICE_X55Y192        FDRE                                         r  FMSC/FSM_sequential_fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         0.852     2.967    FMSC/gt0_txusrclk2_out
    SLICE_X55Y192        FDRE                                         r  FMSC/FSM_sequential_fsm_state_reg[1]/C
                         clock pessimism              0.000     2.967    
                         clock uncertainty            0.242     3.209    
    SLICE_X55Y192        FDRE (Hold_fdre_C_D)         0.092     3.301    FMSC/FSM_sequential_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.301    
                         arrival time                           4.342    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.051ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            FMSC/FSM_sequential_fsm_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.660ns (47.491%)  route 0.730ns (52.509%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.968ns
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.079 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2, routed)           0.883     2.962    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.525     3.487 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXRESETDONE
                         net (fo=37, routed)          0.516     4.003    FIFO34/gt1_rxresetdone_out
    SLICE_X55Y193        LUT3 (Prop_lut3_I2_O)        0.045     4.048 f  FIFO34/FSM_sequential_fsm_state[2]_i_3/O
                         net (fo=1, routed)           0.081     4.129    FMSC/FSM_sequential_fsm_state_reg[0]_1
    SLICE_X55Y193        LUT6 (Prop_lut6_I1_O)        0.045     4.174 r  FMSC/FSM_sequential_fsm_state[2]_i_2/O
                         net (fo=3, routed)           0.132     4.307    FMSC/FSM_sequential_fsm_state[2]_i_2_n_0
    SLICE_X53Y193        LUT6 (Prop_lut6_I4_O)        0.045     4.352 r  FMSC/FSM_sequential_fsm_state[0]_i_1/O
                         net (fo=1, routed)           0.000     4.352    FMSC/FSM_sequential_fsm_state[0]_i_1_n_0
    SLICE_X53Y193        FDRE                                         r  FMSC/FSM_sequential_fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         0.853     2.968    FMSC/gt0_txusrclk2_out
    SLICE_X53Y193        FDRE                                         r  FMSC/FSM_sequential_fsm_state_reg[0]/C
                         clock pessimism              0.000     2.968    
                         clock uncertainty            0.242     3.210    
    SLICE_X53Y193        FDRE (Hold_fdre_C_D)         0.091     3.301    FMSC/FSM_sequential_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.301    
                         arrival time                           4.352    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.152ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            FMSC/da_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.346ns  (logic 0.573ns (42.586%)  route 0.773ns (57.414%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.967ns
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.079 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2, routed)           0.883     2.962    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.525     3.487 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXRESETDONE
                         net (fo=37, routed)          0.579     4.066    FIFO34/gt1_rxresetdone_out
    SLICE_X47Y191        LUT2 (Prop_lut2_I1_O)        0.048     4.114 r  FIFO34/da[31]_i_1/O
                         net (fo=37, routed)          0.193     4.308    FMSC/da_reg[31]_0
    SLICE_X46Y192        FDRE                                         r  FMSC/da_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         0.852     2.967    FMSC/gt0_txusrclk2_out
    SLICE_X46Y192        FDRE                                         r  FMSC/da_reg[2]/C
                         clock pessimism              0.000     2.967    
                         clock uncertainty            0.242     3.209    
    SLICE_X46Y192        FDRE (Hold_fdre_C_R)        -0.053     3.156    FMSC/da_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.156    
                         arrival time                           4.308    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.157ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            CRC/Reg_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.496ns  (logic 0.615ns (41.111%)  route 0.881ns (58.889%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.967ns
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.079 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2, routed)           0.883     2.962    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.525     3.487 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXRESETDONE
                         net (fo=37, routed)          0.694     4.181    FIFO34/gt1_rxresetdone_out
    SLICE_X49Y191        LUT4 (Prop_lut4_I2_O)        0.045     4.226 r  FIFO34/Reg[6]_i_5/O
                         net (fo=1, routed)           0.187     4.413    CRC/Reg_reg[6]_1
    SLICE_X49Y192        LUT6 (Prop_lut6_I3_O)        0.045     4.458 r  CRC/Reg[6]_i_1/O
                         net (fo=1, routed)           0.000     4.458    CRC/Reg[6]_i_1_n_0
    SLICE_X49Y192        FDSE                                         r  CRC/Reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         0.852     2.967    CRC/gt0_txusrclk2_out
    SLICE_X49Y192        FDSE                                         r  CRC/Reg_reg[6]/C
                         clock pessimism              0.000     2.967    
                         clock uncertainty            0.242     3.209    
    SLICE_X49Y192        FDSE (Hold_fdse_C_D)         0.092     3.301    CRC/Reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.301    
                         arrival time                           4.458    
  -------------------------------------------------------------------
                         slack                                  1.157    

Slack (MET) :             1.174ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            CRC/Reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.512ns  (logic 0.615ns (40.662%)  route 0.897ns (59.338%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.967ns
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.079 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2, routed)           0.883     2.962    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.525     3.487 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXRESETDONE
                         net (fo=37, routed)          0.777     4.264    CRC/gt1_rxresetdone_out
    SLICE_X48Y190        LUT6 (Prop_lut6_I2_O)        0.045     4.309 r  CRC/Reg[13]_i_6/O
                         net (fo=3, routed)           0.120     4.430    CRC/Reg_reg[2]_0
    SLICE_X49Y191        LUT5 (Prop_lut5_I2_O)        0.045     4.475 r  CRC/Reg[13]_i_3/O
                         net (fo=1, routed)           0.000     4.475    CRC/Reg[13]_i_3_n_0
    SLICE_X49Y191        FDRE                                         r  CRC/Reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         0.852     2.967    CRC/gt0_txusrclk2_out
    SLICE_X49Y191        FDRE                                         r  CRC/Reg_reg[13]/C
                         clock pessimism              0.000     2.967    
                         clock uncertainty            0.242     3.209    
    SLICE_X49Y191        FDRE (Hold_fdre_C_D)         0.092     3.301    CRC/Reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.301    
                         arrival time                           4.475    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.197ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            FMSC/stream_controller_idle_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.537ns  (logic 0.570ns (37.081%)  route 0.967ns (62.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.968ns
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.079 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2, routed)           0.883     2.962    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.525     3.487 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXRESETDONE
                         net (fo=37, routed)          0.967     4.454    FMSC/gt1_rxresetdone_out
    SLICE_X55Y195        LUT6 (Prop_lut6_I1_O)        0.045     4.499 r  FMSC/stream_controller_idle_i_1/O
                         net (fo=1, routed)           0.000     4.499    FMSC/stream_controller_idle_i_1_n_0
    SLICE_X55Y195        FDRE                                         r  FMSC/stream_controller_idle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         0.853     2.968    FMSC/gt0_txusrclk2_out
    SLICE_X55Y195        FDRE                                         r  FMSC/stream_controller_idle_reg/C
                         clock pessimism              0.000     2.968    
                         clock uncertainty            0.242     3.210    
    SLICE_X55Y195        FDRE (Hold_fdre_C_D)         0.092     3.302    FMSC/stream_controller_idle_reg
  -------------------------------------------------------------------
                         required time                         -3.302    
                         arrival time                           4.499    
  -------------------------------------------------------------------
                         slack                                  1.197    

Slack (MET) :             1.203ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            FMSC/da_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.573ns (40.989%)  route 0.825ns (59.011%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.968ns
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.079 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2, routed)           0.883     2.962    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.525     3.487 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXRESETDONE
                         net (fo=37, routed)          0.579     4.066    FIFO34/gt1_rxresetdone_out
    SLICE_X47Y191        LUT2 (Prop_lut2_I1_O)        0.048     4.114 r  FIFO34/da[31]_i_1/O
                         net (fo=37, routed)          0.246     4.360    FMSC/da_reg[31]_0
    SLICE_X46Y193        FDRE                                         r  FMSC/da_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         0.853     2.968    FMSC/gt0_txusrclk2_out
    SLICE_X46Y193        FDRE                                         r  FMSC/da_reg[11]/C
                         clock pessimism              0.000     2.968    
                         clock uncertainty            0.242     3.210    
    SLICE_X46Y193        FDRE (Hold_fdre_C_R)        -0.053     3.157    FMSC/da_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.157    
                         arrival time                           4.360    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.207ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            CRC/Reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.575ns  (logic 0.660ns (41.897%)  route 0.915ns (58.103%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.967ns
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.079 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2, routed)           0.883     2.962    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.525     3.487 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXRESETDONE
                         net (fo=37, routed)          0.579     4.066    FIFO34/gt1_rxresetdone_out
    SLICE_X47Y191        LUT5 (Prop_lut5_I1_O)        0.045     4.111 r  FIFO34/Reg[17]_i_7/O
                         net (fo=1, routed)           0.187     4.298    FIFO34/Reg[17]_i_7_n_0
    SLICE_X47Y191        LUT6 (Prop_lut6_I4_O)        0.045     4.343 r  FIFO34/Reg[17]_i_2/O
                         net (fo=1, routed)           0.149     4.492    CRC/Reg_reg[17]_1
    SLICE_X48Y191        LUT6 (Prop_lut6_I0_O)        0.045     4.537 r  CRC/Reg[17]_i_1/O
                         net (fo=1, routed)           0.000     4.537    CRC/Reg[17]_i_1_n_0
    SLICE_X48Y191        FDRE                                         r  CRC/Reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         0.852     2.967    CRC/gt0_txusrclk2_out
    SLICE_X48Y191        FDRE                                         r  CRC/Reg_reg[17]/C
                         clock pessimism              0.000     2.967    
                         clock uncertainty            0.242     3.209    
    SLICE_X48Y191        FDRE (Hold_fdre_C_D)         0.121     3.330    CRC/Reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.330    
                         arrival time                           4.537    
  -------------------------------------------------------------------
                         slack                                  1.207    

Slack (MET) :             1.211ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            FMSC/da_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.569ns (36.335%)  route 0.997ns (63.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.968ns
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.079 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2, routed)           0.883     2.962    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.525     3.487 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXRESETDONE
                         net (fo=37, routed)          0.997     4.484    FIFO34/gt1_rxresetdone_out
    SLICE_X55Y194        LUT3 (Prop_lut3_I1_O)        0.044     4.528 r  FIFO34/da[29]_i_1/O
                         net (fo=1, routed)           0.000     4.528    FMSC/da_reg[29]_0
    SLICE_X55Y194        FDRE                                         r  FMSC/da_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=391, routed)         0.853     2.968    FMSC/gt0_txusrclk2_out
    SLICE_X55Y194        FDRE                                         r  FMSC/da_reg[29]/C
                         clock pessimism              0.000     2.968    
                         clock uncertainty            0.242     3.210    
    SLICE_X55Y194        FDRE (Hold_fdre_C_D)         0.107     3.317    FMSC/da_reg[29]
  -------------------------------------------------------------------
                         required time                         -3.317    
                         arrival time                           4.528    
  -------------------------------------------------------------------
                         slack                                  1.211    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  DRP_CLK_IN_P
  To Clock:  DRP_CLK_IN_P

Setup :            0  Failing Endpoints,  Worst Slack        6.794ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.371ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.794ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[12]/CLR
                            (recovery check against rising-edge clock DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DRP_CLK_IN_P rise@10.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        2.898ns  (logic 0.433ns (14.940%)  route 2.465ns (85.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.347ns = ( 14.347 - 10.000 ) 
    Source Clock Delay      (SCD):    4.446ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.065     2.971    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     3.053 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.392     4.446    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X62Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y198        FDRE (Prop_fdre_C_Q)         0.433     4.879 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          2.465     7.344    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/AR[0]
    SLICE_X51Y219        FDCE                                         f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    10.867 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.959    12.825    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    12.903 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.444    14.347    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/sysclk_in
    SLICE_X51Y219        FDCE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[12]/C
                         clock pessimism              0.157    14.504    
                         clock uncertainty           -0.035    14.469    
    SLICE_X51Y219        FDCE (Recov_fdce_C_CLR)     -0.331    14.138    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[12]
  -------------------------------------------------------------------
                         required time                         14.138    
                         arrival time                          -7.344    
  -------------------------------------------------------------------
                         slack                                  6.794    

Slack (MET) :             6.794ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[13]/CLR
                            (recovery check against rising-edge clock DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DRP_CLK_IN_P rise@10.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        2.898ns  (logic 0.433ns (14.940%)  route 2.465ns (85.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.347ns = ( 14.347 - 10.000 ) 
    Source Clock Delay      (SCD):    4.446ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.065     2.971    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     3.053 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.392     4.446    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X62Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y198        FDRE (Prop_fdre_C_Q)         0.433     4.879 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          2.465     7.344    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/AR[0]
    SLICE_X51Y219        FDCE                                         f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    10.867 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.959    12.825    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    12.903 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.444    14.347    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/sysclk_in
    SLICE_X51Y219        FDCE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[13]/C
                         clock pessimism              0.157    14.504    
                         clock uncertainty           -0.035    14.469    
    SLICE_X51Y219        FDCE (Recov_fdce_C_CLR)     -0.331    14.138    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.138    
                         arrival time                          -7.344    
  -------------------------------------------------------------------
                         slack                                  6.794    

Slack (MET) :             6.794ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[14]/CLR
                            (recovery check against rising-edge clock DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DRP_CLK_IN_P rise@10.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        2.898ns  (logic 0.433ns (14.940%)  route 2.465ns (85.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.347ns = ( 14.347 - 10.000 ) 
    Source Clock Delay      (SCD):    4.446ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.065     2.971    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     3.053 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.392     4.446    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X62Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y198        FDRE (Prop_fdre_C_Q)         0.433     4.879 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          2.465     7.344    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/AR[0]
    SLICE_X51Y219        FDCE                                         f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    10.867 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.959    12.825    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    12.903 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.444    14.347    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/sysclk_in
    SLICE_X51Y219        FDCE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[14]/C
                         clock pessimism              0.157    14.504    
                         clock uncertainty           -0.035    14.469    
    SLICE_X51Y219        FDCE (Recov_fdce_C_CLR)     -0.331    14.138    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[14]
  -------------------------------------------------------------------
                         required time                         14.138    
                         arrival time                          -7.344    
  -------------------------------------------------------------------
                         slack                                  6.794    

Slack (MET) :             6.794ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[15]/CLR
                            (recovery check against rising-edge clock DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DRP_CLK_IN_P rise@10.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        2.898ns  (logic 0.433ns (14.940%)  route 2.465ns (85.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.347ns = ( 14.347 - 10.000 ) 
    Source Clock Delay      (SCD):    4.446ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.065     2.971    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     3.053 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.392     4.446    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X62Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y198        FDRE (Prop_fdre_C_Q)         0.433     4.879 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          2.465     7.344    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/AR[0]
    SLICE_X51Y219        FDCE                                         f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    10.867 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.959    12.825    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    12.903 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.444    14.347    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/sysclk_in
    SLICE_X51Y219        FDCE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[15]/C
                         clock pessimism              0.157    14.504    
                         clock uncertainty           -0.035    14.469    
    SLICE_X51Y219        FDCE (Recov_fdce_C_CLR)     -0.331    14.138    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[15]
  -------------------------------------------------------------------
                         required time                         14.138    
                         arrival time                          -7.344    
  -------------------------------------------------------------------
                         slack                                  6.794    

Slack (MET) :             6.794ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[8]/CLR
                            (recovery check against rising-edge clock DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DRP_CLK_IN_P rise@10.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        2.898ns  (logic 0.433ns (14.940%)  route 2.465ns (85.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.347ns = ( 14.347 - 10.000 ) 
    Source Clock Delay      (SCD):    4.446ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.065     2.971    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     3.053 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.392     4.446    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X62Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y198        FDRE (Prop_fdre_C_Q)         0.433     4.879 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          2.465     7.344    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/AR[0]
    SLICE_X51Y219        FDCE                                         f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    10.867 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.959    12.825    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    12.903 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.444    14.347    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/sysclk_in
    SLICE_X51Y219        FDCE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[8]/C
                         clock pessimism              0.157    14.504    
                         clock uncertainty           -0.035    14.469    
    SLICE_X51Y219        FDCE (Recov_fdce_C_CLR)     -0.331    14.138    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.138    
                         arrival time                          -7.344    
  -------------------------------------------------------------------
                         slack                                  6.794    

Slack (MET) :             6.794ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[9]/CLR
                            (recovery check against rising-edge clock DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DRP_CLK_IN_P rise@10.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        2.898ns  (logic 0.433ns (14.940%)  route 2.465ns (85.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.347ns = ( 14.347 - 10.000 ) 
    Source Clock Delay      (SCD):    4.446ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.065     2.971    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     3.053 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.392     4.446    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X62Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y198        FDRE (Prop_fdre_C_Q)         0.433     4.879 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          2.465     7.344    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/AR[0]
    SLICE_X51Y219        FDCE                                         f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    10.867 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.959    12.825    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    12.903 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.444    14.347    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/sysclk_in
    SLICE_X51Y219        FDCE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[9]/C
                         clock pessimism              0.157    14.504    
                         clock uncertainty           -0.035    14.469    
    SLICE_X51Y219        FDCE (Recov_fdce_C_CLR)     -0.331    14.138    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[9]
  -------------------------------------------------------------------
                         required time                         14.138    
                         arrival time                          -7.344    
  -------------------------------------------------------------------
                         slack                                  6.794    

Slack (MET) :             6.909ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[10]/CLR
                            (recovery check against rising-edge clock DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DRP_CLK_IN_P rise@10.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        2.785ns  (logic 0.433ns (15.549%)  route 2.352ns (84.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.348ns = ( 14.348 - 10.000 ) 
    Source Clock Delay      (SCD):    4.446ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.065     2.971    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     3.053 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.392     4.446    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X62Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y198        FDRE (Prop_fdre_C_Q)         0.433     4.879 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          2.352     7.230    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/AR[0]
    SLICE_X50Y218        FDCE                                         f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    10.867 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.959    12.825    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    12.903 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.445    14.348    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/sysclk_in
    SLICE_X50Y218        FDCE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[10]/C
                         clock pessimism              0.157    14.505    
                         clock uncertainty           -0.035    14.470    
    SLICE_X50Y218        FDCE (Recov_fdce_C_CLR)     -0.331    14.139    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[10]
  -------------------------------------------------------------------
                         required time                         14.139    
                         arrival time                          -7.230    
  -------------------------------------------------------------------
                         slack                                  6.909    

Slack (MET) :             6.909ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[11]/CLR
                            (recovery check against rising-edge clock DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DRP_CLK_IN_P rise@10.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        2.785ns  (logic 0.433ns (15.549%)  route 2.352ns (84.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.348ns = ( 14.348 - 10.000 ) 
    Source Clock Delay      (SCD):    4.446ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.065     2.971    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     3.053 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.392     4.446    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X62Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y198        FDRE (Prop_fdre_C_Q)         0.433     4.879 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          2.352     7.230    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/AR[0]
    SLICE_X50Y218        FDCE                                         f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    10.867 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.959    12.825    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    12.903 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.445    14.348    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/sysclk_in
    SLICE_X50Y218        FDCE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[11]/C
                         clock pessimism              0.157    14.505    
                         clock uncertainty           -0.035    14.470    
    SLICE_X50Y218        FDCE (Recov_fdce_C_CLR)     -0.331    14.139    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[11]
  -------------------------------------------------------------------
                         required time                         14.139    
                         arrival time                          -7.230    
  -------------------------------------------------------------------
                         slack                                  6.909    

Slack (MET) :             6.909ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[4]/CLR
                            (recovery check against rising-edge clock DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DRP_CLK_IN_P rise@10.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        2.785ns  (logic 0.433ns (15.549%)  route 2.352ns (84.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.348ns = ( 14.348 - 10.000 ) 
    Source Clock Delay      (SCD):    4.446ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.065     2.971    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     3.053 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.392     4.446    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X62Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y198        FDRE (Prop_fdre_C_Q)         0.433     4.879 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          2.352     7.230    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/AR[0]
    SLICE_X50Y218        FDCE                                         f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    10.867 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.959    12.825    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    12.903 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.445    14.348    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/sysclk_in
    SLICE_X50Y218        FDCE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[4]/C
                         clock pessimism              0.157    14.505    
                         clock uncertainty           -0.035    14.470    
    SLICE_X50Y218        FDCE (Recov_fdce_C_CLR)     -0.331    14.139    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.139    
                         arrival time                          -7.230    
  -------------------------------------------------------------------
                         slack                                  6.909    

Slack (MET) :             6.909ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[5]/CLR
                            (recovery check against rising-edge clock DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DRP_CLK_IN_P rise@10.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        2.785ns  (logic 0.433ns (15.549%)  route 2.352ns (84.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.348ns = ( 14.348 - 10.000 ) 
    Source Clock Delay      (SCD):    4.446ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.065     2.971    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     3.053 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.392     4.446    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X62Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y198        FDRE (Prop_fdre_C_Q)         0.433     4.879 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          2.352     7.230    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/AR[0]
    SLICE_X50Y218        FDCE                                         f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    10.867 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.959    12.825    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    12.903 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.445    14.348    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/sysclk_in
    SLICE_X50Y218        FDCE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[5]/C
                         clock pessimism              0.157    14.505    
                         clock uncertainty           -0.035    14.470    
    SLICE_X50Y218        FDCE (Recov_fdce_C_CLR)     -0.331    14.139    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.139    
                         arrival time                          -7.230    
  -------------------------------------------------------------------
                         slack                                  6.909    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rd_data_reg[2]/CLR
                            (removal check against rising-edge clock DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DRP_CLK_IN_P rise@0.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.164ns (25.617%)  route 0.476ns (74.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.829     1.231    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.258 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.580     1.838    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X62Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y198        FDRE (Prop_fdre_C_Q)         0.164     2.002 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          0.476     2.478    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/AR[0]
    SLICE_X50Y205        FDCE                                         f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rd_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.894     1.332    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.362 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.946     2.308    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/sysclk_in
    SLICE_X50Y205        FDCE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rd_data_reg[2]/C
                         clock pessimism             -0.109     2.199    
    SLICE_X50Y205        FDCE (Remov_fdce_C_CLR)     -0.092     2.107    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rd_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rd_data_reg[3]/CLR
                            (removal check against rising-edge clock DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DRP_CLK_IN_P rise@0.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.164ns (25.617%)  route 0.476ns (74.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.829     1.231    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.258 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.580     1.838    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X62Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y198        FDRE (Prop_fdre_C_Q)         0.164     2.002 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          0.476     2.478    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/AR[0]
    SLICE_X50Y205        FDCE                                         f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rd_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.894     1.332    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.362 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.946     2.308    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/sysclk_in
    SLICE_X50Y205        FDCE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rd_data_reg[3]/C
                         clock pessimism             -0.109     2.199    
    SLICE_X50Y205        FDCE (Remov_fdce_C_CLR)     -0.092     2.107    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rd_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rd_data_reg[6]/CLR
                            (removal check against rising-edge clock DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DRP_CLK_IN_P rise@0.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.164ns (25.617%)  route 0.476ns (74.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.829     1.231    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.258 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.580     1.838    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X62Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y198        FDRE (Prop_fdre_C_Q)         0.164     2.002 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          0.476     2.478    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/AR[0]
    SLICE_X50Y205        FDCE                                         f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rd_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.894     1.332    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.362 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.946     2.308    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/sysclk_in
    SLICE_X50Y205        FDCE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rd_data_reg[6]/C
                         clock pessimism             -0.109     2.199    
    SLICE_X50Y205        FDCE (Remov_fdce_C_CLR)     -0.092     2.107    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rd_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rd_data_reg[7]/CLR
                            (removal check against rising-edge clock DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DRP_CLK_IN_P rise@0.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.164ns (25.617%)  route 0.476ns (74.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.829     1.231    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.258 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.580     1.838    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X62Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y198        FDRE (Prop_fdre_C_Q)         0.164     2.002 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          0.476     2.478    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/AR[0]
    SLICE_X50Y205        FDCE                                         f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rd_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.894     1.332    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.362 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.946     2.308    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/sysclk_in
    SLICE_X50Y205        FDCE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rd_data_reg[7]/C
                         clock pessimism             -0.109     2.199    
    SLICE_X50Y205        FDCE (Remov_fdce_C_CLR)     -0.092     2.107    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rd_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]/CLR
                            (removal check against rising-edge clock DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DRP_CLK_IN_P rise@0.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.164ns (20.421%)  route 0.639ns (79.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.829     1.231    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.258 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.580     1.838    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X62Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y198        FDRE (Prop_fdre_C_Q)         0.164     2.002 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          0.639     2.641    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/AR[0]
    SLICE_X48Y206        FDCE                                         f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.894     1.332    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.362 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.946     2.308    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/sysclk_in
    SLICE_X48Y206        FDCE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]/C
                         clock pessimism             -0.109     2.199    
    SLICE_X48Y206        FDCE (Remov_fdce_C_CLR)     -0.067     2.132    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]/CLR
                            (removal check against rising-edge clock DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DRP_CLK_IN_P rise@0.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.164ns (20.802%)  route 0.624ns (79.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.829     1.231    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.258 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.580     1.838    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X62Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y198        FDRE (Prop_fdre_C_Q)         0.164     2.002 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          0.624     2.626    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/AR[0]
    SLICE_X51Y206        FDCE                                         f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.894     1.332    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.362 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.946     2.308    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/sysclk_in
    SLICE_X51Y206        FDCE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.109     2.199    
    SLICE_X51Y206        FDCE (Remov_fdce_C_CLR)     -0.092     2.107    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.626    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DRP_CLK_IN_P rise@0.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.164ns (20.802%)  route 0.624ns (79.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.829     1.231    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.258 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.580     1.838    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X62Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y198        FDRE (Prop_fdre_C_Q)         0.164     2.002 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          0.624     2.626    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/AR[0]
    SLICE_X51Y206        FDCE                                         f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.894     1.332    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.362 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.946     2.308    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/sysclk_in
    SLICE_X51Y206        FDCE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.109     2.199    
    SLICE_X51Y206        FDCE (Remov_fdce_C_CLR)     -0.092     2.107    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.626    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/CLR
                            (removal check against rising-edge clock DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DRP_CLK_IN_P rise@0.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.164ns (20.802%)  route 0.624ns (79.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.829     1.231    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.258 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.580     1.838    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X62Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y198        FDRE (Prop_fdre_C_Q)         0.164     2.002 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          0.624     2.626    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/AR[0]
    SLICE_X51Y206        FDCE                                         f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.894     1.332    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.362 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.946     2.308    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/sysclk_in
    SLICE_X51Y206        FDCE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.109     2.199    
    SLICE_X51Y206        FDCE (Remov_fdce_C_CLR)     -0.092     2.107    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.626    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/FSM_onehot_state_reg[4]/CLR
                            (removal check against rising-edge clock DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DRP_CLK_IN_P rise@0.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.164ns (20.802%)  route 0.624ns (79.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.829     1.231    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.258 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.580     1.838    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X62Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y198        FDRE (Prop_fdre_C_Q)         0.164     2.002 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          0.624     2.626    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/AR[0]
    SLICE_X51Y206        FDCE                                         f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/FSM_onehot_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.894     1.332    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.362 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.946     2.308    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/sysclk_in
    SLICE_X51Y206        FDCE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.109     2.199    
    SLICE_X51Y206        FDCE (Remov_fdce_C_CLR)     -0.092     2.107    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.626    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg/CLR
                            (removal check against rising-edge clock DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DRP_CLK_IN_P rise@0.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.164ns (20.802%)  route 0.624ns (79.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.829     1.231    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.258 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.580     1.838    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X62Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y198        FDRE (Prop_fdre_C_Q)         0.164     2.002 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          0.624     2.626    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/AR[0]
    SLICE_X51Y206        FDCE                                         f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.894     1.332    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.362 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.946     2.308    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/sysclk_in
    SLICE_X51Y206        FDCE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg/C
                         clock pessimism             -0.109     2.199    
    SLICE_X51Y206        FDCE (Remov_fdce_C_CLR)     -0.092     2.107    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.626    
  -------------------------------------------------------------------
                         slack                                  0.519    





