{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 17 17:58:54 2015 " "Info: Processing started: Thu Dec 17 17:58:54 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab2 -c Lab2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab2 -c Lab2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "Lab2.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock register controlUnit:CU\|state.store register dataPath:DP\|memRAM:part2\|Q\[0\] 153.05 MHz 6.534 ns Internal " "Info: Clock \"Clock\" has Internal fmax of 153.05 MHz between source register \"controlUnit:CU\|state.store\" and destination register \"dataPath:DP\|memRAM:part2\|Q\[0\]\" (period= 6.534 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.289 ns + Longest register register " "Info: + Longest register to register delay is 6.289 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controlUnit:CU\|state.store 1 REG LCFF_X35_Y24_N29 38 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y24_N29; Fanout = 38; REG Node = 'controlUnit:CU\|state.store'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { controlUnit:CU|state.store } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.521 ns) 0.964 ns dataPath:DP\|instructionCycleOperation:part1\|multiplexer:Meminst_mux\|Output\[2\]~1 2 COMB LCCOMB_X35_Y24_N6 79 " "Info: 2: + IC(0.443 ns) + CELL(0.521 ns) = 0.964 ns; Loc. = LCCOMB_X35_Y24_N6; Fanout = 79; COMB Node = 'dataPath:DP\|instructionCycleOperation:part1\|multiplexer:Meminst_mux\|Output\[2\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.964 ns" { controlUnit:CU|state.store dataPath:DP|instructionCycleOperation:part1|multiplexer:Meminst_mux|Output[2]~1 } "NODE_NAME" } } { "../dataPath/multiplexer.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/multiplexer.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.568 ns) + CELL(0.491 ns) 3.023 ns dataPath:DP\|memRAM:part2\|Mux7~12 3 COMB LCCOMB_X37_Y24_N0 1 " "Info: 3: + IC(1.568 ns) + CELL(0.491 ns) = 3.023 ns; Loc. = LCCOMB_X37_Y24_N0; Fanout = 1; COMB Node = 'dataPath:DP\|memRAM:part2\|Mux7~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.059 ns" { dataPath:DP|instructionCycleOperation:part1|multiplexer:Meminst_mux|Output[2]~1 dataPath:DP|memRAM:part2|Mux7~12 } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.178 ns) 3.491 ns dataPath:DP\|memRAM:part2\|Mux7~13 4 COMB LCCOMB_X37_Y24_N10 1 " "Info: 4: + IC(0.290 ns) + CELL(0.178 ns) = 3.491 ns; Loc. = LCCOMB_X37_Y24_N10; Fanout = 1; COMB Node = 'dataPath:DP\|memRAM:part2\|Mux7~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.468 ns" { dataPath:DP|memRAM:part2|Mux7~12 dataPath:DP|memRAM:part2|Mux7~13 } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.428 ns) + CELL(0.178 ns) 5.097 ns dataPath:DP\|memRAM:part2\|Mux7~16 5 COMB LCCOMB_X31_Y23_N26 1 " "Info: 5: + IC(1.428 ns) + CELL(0.178 ns) = 5.097 ns; Loc. = LCCOMB_X31_Y23_N26; Fanout = 1; COMB Node = 'dataPath:DP\|memRAM:part2\|Mux7~16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.606 ns" { dataPath:DP|memRAM:part2|Mux7~13 dataPath:DP|memRAM:part2|Mux7~16 } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 5.570 ns dataPath:DP\|memRAM:part2\|Mux7~19 6 COMB LCCOMB_X31_Y23_N4 1 " "Info: 6: + IC(0.295 ns) + CELL(0.178 ns) = 5.570 ns; Loc. = LCCOMB_X31_Y23_N4; Fanout = 1; COMB Node = 'dataPath:DP\|memRAM:part2\|Mux7~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { dataPath:DP|memRAM:part2|Mux7~16 dataPath:DP|memRAM:part2|Mux7~19 } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.319 ns) 6.193 ns dataPath:DP\|memRAM:part2\|Mux7~20 7 COMB LCCOMB_X31_Y23_N16 1 " "Info: 7: + IC(0.304 ns) + CELL(0.319 ns) = 6.193 ns; Loc. = LCCOMB_X31_Y23_N16; Fanout = 1; COMB Node = 'dataPath:DP\|memRAM:part2\|Mux7~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { dataPath:DP|memRAM:part2|Mux7~19 dataPath:DP|memRAM:part2|Mux7~20 } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.289 ns dataPath:DP\|memRAM:part2\|Q\[0\] 8 REG LCFF_X31_Y23_N17 4 " "Info: 8: + IC(0.000 ns) + CELL(0.096 ns) = 6.289 ns; Loc. = LCFF_X31_Y23_N17; Fanout = 4; REG Node = 'dataPath:DP\|memRAM:part2\|Q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { dataPath:DP|memRAM:part2|Mux7~20 dataPath:DP|memRAM:part2|Q[0] } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.961 ns ( 31.18 % ) " "Info: Total cell delay = 1.961 ns ( 31.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.328 ns ( 68.82 % ) " "Info: Total interconnect delay = 4.328 ns ( 68.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.289 ns" { controlUnit:CU|state.store dataPath:DP|instructionCycleOperation:part1|multiplexer:Meminst_mux|Output[2]~1 dataPath:DP|memRAM:part2|Mux7~12 dataPath:DP|memRAM:part2|Mux7~13 dataPath:DP|memRAM:part2|Mux7~16 dataPath:DP|memRAM:part2|Mux7~19 dataPath:DP|memRAM:part2|Mux7~20 dataPath:DP|memRAM:part2|Q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.289 ns" { controlUnit:CU|state.store {} dataPath:DP|instructionCycleOperation:part1|multiplexer:Meminst_mux|Output[2]~1 {} dataPath:DP|memRAM:part2|Mux7~12 {} dataPath:DP|memRAM:part2|Mux7~13 {} dataPath:DP|memRAM:part2|Mux7~16 {} dataPath:DP|memRAM:part2|Mux7~19 {} dataPath:DP|memRAM:part2|Mux7~20 {} dataPath:DP|memRAM:part2|Q[0] {} } { 0.000ns 0.443ns 1.568ns 0.290ns 1.428ns 0.295ns 0.304ns 0.000ns } { 0.000ns 0.521ns 0.491ns 0.178ns 0.178ns 0.178ns 0.319ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.006 ns - Smallest " "Info: - Smallest clock skew is -0.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.856 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 2.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Lab2.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 296 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 296; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "Lab2.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.602 ns) 2.856 ns dataPath:DP\|memRAM:part2\|Q\[0\] 3 REG LCFF_X31_Y23_N17 4 " "Info: 3: + IC(0.990 ns) + CELL(0.602 ns) = 2.856 ns; Loc. = LCFF_X31_Y23_N17; Fanout = 4; REG Node = 'dataPath:DP\|memRAM:part2\|Q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { Clock~clkctrl dataPath:DP|memRAM:part2|Q[0] } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.00 % ) " "Info: Total cell delay = 1.628 ns ( 57.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.228 ns ( 43.00 % ) " "Info: Total interconnect delay = 1.228 ns ( 43.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.856 ns" { Clock Clock~clkctrl dataPath:DP|memRAM:part2|Q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.856 ns" { Clock {} Clock~combout {} Clock~clkctrl {} dataPath:DP|memRAM:part2|Q[0] {} } { 0.000ns 0.000ns 0.238ns 0.990ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.862 ns - Longest register " "Info: - Longest clock path from clock \"Clock\" to source register is 2.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Lab2.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 296 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 296; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "Lab2.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.602 ns) 2.862 ns controlUnit:CU\|state.store 3 REG LCFF_X35_Y24_N29 38 " "Info: 3: + IC(0.996 ns) + CELL(0.602 ns) = 2.862 ns; Loc. = LCFF_X35_Y24_N29; Fanout = 38; REG Node = 'controlUnit:CU\|state.store'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { Clock~clkctrl controlUnit:CU|state.store } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.88 % ) " "Info: Total cell delay = 1.628 ns ( 56.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.234 ns ( 43.12 % ) " "Info: Total interconnect delay = 1.234 ns ( 43.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { Clock Clock~clkctrl controlUnit:CU|state.store } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { Clock {} Clock~combout {} Clock~clkctrl {} controlUnit:CU|state.store {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.856 ns" { Clock Clock~clkctrl dataPath:DP|memRAM:part2|Q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.856 ns" { Clock {} Clock~combout {} Clock~clkctrl {} dataPath:DP|memRAM:part2|Q[0] {} } { 0.000ns 0.000ns 0.238ns 0.990ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { Clock Clock~clkctrl controlUnit:CU|state.store } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { Clock {} Clock~combout {} Clock~clkctrl {} controlUnit:CU|state.store {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.289 ns" { controlUnit:CU|state.store dataPath:DP|instructionCycleOperation:part1|multiplexer:Meminst_mux|Output[2]~1 dataPath:DP|memRAM:part2|Mux7~12 dataPath:DP|memRAM:part2|Mux7~13 dataPath:DP|memRAM:part2|Mux7~16 dataPath:DP|memRAM:part2|Mux7~19 dataPath:DP|memRAM:part2|Mux7~20 dataPath:DP|memRAM:part2|Q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.289 ns" { controlUnit:CU|state.store {} dataPath:DP|instructionCycleOperation:part1|multiplexer:Meminst_mux|Output[2]~1 {} dataPath:DP|memRAM:part2|Mux7~12 {} dataPath:DP|memRAM:part2|Mux7~13 {} dataPath:DP|memRAM:part2|Mux7~16 {} dataPath:DP|memRAM:part2|Mux7~19 {} dataPath:DP|memRAM:part2|Mux7~20 {} dataPath:DP|memRAM:part2|Q[0] {} } { 0.000ns 0.443ns 1.568ns 0.290ns 1.428ns 0.295ns 0.304ns 0.000ns } { 0.000ns 0.521ns 0.491ns 0.178ns 0.178ns 0.178ns 0.319ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.856 ns" { Clock Clock~clkctrl dataPath:DP|memRAM:part2|Q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.856 ns" { Clock {} Clock~combout {} Clock~clkctrl {} dataPath:DP|memRAM:part2|Q[0] {} } { 0.000ns 0.000ns 0.238ns 0.990ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { Clock Clock~clkctrl controlUnit:CU|state.store } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { Clock {} Clock~combout {} Clock~clkctrl {} controlUnit:CU|state.store {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "dataPath:DP\|memRAM:part2\|REGISTER\[16\]\[7\] In Clock 7.609 ns register " "Info: tsu for register \"dataPath:DP\|memRAM:part2\|REGISTER\[16\]\[7\]\" (data pin = \"In\", clock pin = \"Clock\") is 7.609 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.510 ns + Longest pin register " "Info: + Longest pin to register delay is 10.510 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns In 1 PIN PIN_F12 49 " "Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_F12; Fanout = 49; PIN Node = 'In'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { In } "NODE_NAME" } } { "Lab2.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.385 ns) + CELL(0.322 ns) 7.550 ns dataPath:DP\|memRAM:part2\|REGISTER~35 2 COMB LCCOMB_X37_Y22_N28 13 " "Info: 2: + IC(6.385 ns) + CELL(0.322 ns) = 7.550 ns; Loc. = LCCOMB_X37_Y22_N28; Fanout = 13; COMB Node = 'dataPath:DP\|memRAM:part2\|REGISTER~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.707 ns" { In dataPath:DP|memRAM:part2|REGISTER~35 } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.547 ns) + CELL(0.413 ns) 10.510 ns dataPath:DP\|memRAM:part2\|REGISTER\[16\]\[7\] 3 REG LCFF_X37_Y24_N29 1 " "Info: 3: + IC(2.547 ns) + CELL(0.413 ns) = 10.510 ns; Loc. = LCFF_X37_Y24_N29; Fanout = 1; REG Node = 'dataPath:DP\|memRAM:part2\|REGISTER\[16\]\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.960 ns" { dataPath:DP|memRAM:part2|REGISTER~35 dataPath:DP|memRAM:part2|REGISTER[16][7] } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.578 ns ( 15.01 % ) " "Info: Total cell delay = 1.578 ns ( 15.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.932 ns ( 84.99 % ) " "Info: Total interconnect delay = 8.932 ns ( 84.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.510 ns" { In dataPath:DP|memRAM:part2|REGISTER~35 dataPath:DP|memRAM:part2|REGISTER[16][7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.510 ns" { In {} In~combout {} dataPath:DP|memRAM:part2|REGISTER~35 {} dataPath:DP|memRAM:part2|REGISTER[16][7] {} } { 0.000ns 0.000ns 6.385ns 2.547ns } { 0.000ns 0.843ns 0.322ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.863 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 2.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Lab2.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 296 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 296; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "Lab2.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.602 ns) 2.863 ns dataPath:DP\|memRAM:part2\|REGISTER\[16\]\[7\] 3 REG LCFF_X37_Y24_N29 1 " "Info: 3: + IC(0.997 ns) + CELL(0.602 ns) = 2.863 ns; Loc. = LCFF_X37_Y24_N29; Fanout = 1; REG Node = 'dataPath:DP\|memRAM:part2\|REGISTER\[16\]\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.599 ns" { Clock~clkctrl dataPath:DP|memRAM:part2|REGISTER[16][7] } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.86 % ) " "Info: Total cell delay = 1.628 ns ( 56.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.235 ns ( 43.14 % ) " "Info: Total interconnect delay = 1.235 ns ( 43.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { Clock Clock~clkctrl dataPath:DP|memRAM:part2|REGISTER[16][7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { Clock {} Clock~combout {} Clock~clkctrl {} dataPath:DP|memRAM:part2|REGISTER[16][7] {} } { 0.000ns 0.000ns 0.238ns 0.997ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.510 ns" { In dataPath:DP|memRAM:part2|REGISTER~35 dataPath:DP|memRAM:part2|REGISTER[16][7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.510 ns" { In {} In~combout {} dataPath:DP|memRAM:part2|REGISTER~35 {} dataPath:DP|memRAM:part2|REGISTER[16][7] {} } { 0.000ns 0.000ns 6.385ns 2.547ns } { 0.000ns 0.843ns 0.322ns 0.413ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { Clock Clock~clkctrl dataPath:DP|memRAM:part2|REGISTER[16][7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { Clock {} Clock~combout {} Clock~clkctrl {} dataPath:DP|memRAM:part2|REGISTER[16][7] {} } { 0.000ns 0.000ns 0.238ns 0.997ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock Output\[5\] dataPath:DP\|instructionSetOperation:part3\|register:ARegister\|out\[5\] 9.416 ns register " "Info: tco from clock \"Clock\" to destination pin \"Output\[5\]\" through register \"dataPath:DP\|instructionSetOperation:part3\|register:ARegister\|out\[5\]\" is 9.416 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.852 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 2.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Lab2.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 296 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 296; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "Lab2.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.602 ns) 2.852 ns dataPath:DP\|instructionSetOperation:part3\|register:ARegister\|out\[5\] 3 REG LCFF_X31_Y22_N25 19 " "Info: 3: + IC(0.986 ns) + CELL(0.602 ns) = 2.852 ns; Loc. = LCFF_X31_Y22_N25; Fanout = 19; REG Node = 'dataPath:DP\|instructionSetOperation:part3\|register:ARegister\|out\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { Clock~clkctrl dataPath:DP|instructionSetOperation:part3|register:ARegister|out[5] } "NODE_NAME" } } { "../dataPath/register.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/register.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.08 % ) " "Info: Total cell delay = 1.628 ns ( 57.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.224 ns ( 42.92 % ) " "Info: Total interconnect delay = 1.224 ns ( 42.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { Clock Clock~clkctrl dataPath:DP|instructionSetOperation:part3|register:ARegister|out[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { Clock {} Clock~combout {} Clock~clkctrl {} dataPath:DP|instructionSetOperation:part3|register:ARegister|out[5] {} } { 0.000ns 0.000ns 0.238ns 0.986ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../dataPath/register.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/register.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.287 ns + Longest register pin " "Info: + Longest register to pin delay is 6.287 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dataPath:DP\|instructionSetOperation:part3\|register:ARegister\|out\[5\] 1 REG LCFF_X31_Y22_N25 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y22_N25; Fanout = 19; REG Node = 'dataPath:DP\|instructionSetOperation:part3\|register:ARegister\|out\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataPath:DP|instructionSetOperation:part3|register:ARegister|out[5] } "NODE_NAME" } } { "../dataPath/register.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/register.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.427 ns) + CELL(2.860 ns) 6.287 ns Output\[5\] 2 PIN PIN_C22 0 " "Info: 2: + IC(3.427 ns) + CELL(2.860 ns) = 6.287 ns; Loc. = PIN_C22; Fanout = 0; PIN Node = 'Output\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.287 ns" { dataPath:DP|instructionSetOperation:part3|register:ARegister|out[5] Output[5] } "NODE_NAME" } } { "Lab2.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.860 ns ( 45.49 % ) " "Info: Total cell delay = 2.860 ns ( 45.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.427 ns ( 54.51 % ) " "Info: Total interconnect delay = 3.427 ns ( 54.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.287 ns" { dataPath:DP|instructionSetOperation:part3|register:ARegister|out[5] Output[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.287 ns" { dataPath:DP|instructionSetOperation:part3|register:ARegister|out[5] {} Output[5] {} } { 0.000ns 3.427ns } { 0.000ns 2.860ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { Clock Clock~clkctrl dataPath:DP|instructionSetOperation:part3|register:ARegister|out[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { Clock {} Clock~combout {} Clock~clkctrl {} dataPath:DP|instructionSetOperation:part3|register:ARegister|out[5] {} } { 0.000ns 0.000ns 0.238ns 0.986ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.287 ns" { dataPath:DP|instructionSetOperation:part3|register:ARegister|out[5] Output[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.287 ns" { dataPath:DP|instructionSetOperation:part3|register:ARegister|out[5] {} Output[5] {} } { 0.000ns 3.427ns } { 0.000ns 2.860ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "dataPath:DP\|memRAM:part2\|REGISTER\[13\]\[5\] In Clock -3.305 ns register " "Info: th for register \"dataPath:DP\|memRAM:part2\|REGISTER\[13\]\[5\]\" (data pin = \"In\", clock pin = \"Clock\") is -3.305 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.860 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 2.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Lab2.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 296 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 296; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "Lab2.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 2.860 ns dataPath:DP\|memRAM:part2\|REGISTER\[13\]\[5\] 3 REG LCFF_X31_Y24_N25 1 " "Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.860 ns; Loc. = LCFF_X31_Y24_N25; Fanout = 1; REG Node = 'dataPath:DP\|memRAM:part2\|REGISTER\[13\]\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { Clock~clkctrl dataPath:DP|memRAM:part2|REGISTER[13][5] } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.92 % ) " "Info: Total cell delay = 1.628 ns ( 56.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.232 ns ( 43.08 % ) " "Info: Total interconnect delay = 1.232 ns ( 43.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { Clock Clock~clkctrl dataPath:DP|memRAM:part2|REGISTER[13][5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { Clock {} Clock~combout {} Clock~clkctrl {} dataPath:DP|memRAM:part2|REGISTER[13][5] {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 10 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.451 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.451 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns In 1 PIN PIN_F12 49 " "Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_F12; Fanout = 49; PIN Node = 'In'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { In } "NODE_NAME" } } { "Lab2.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.334 ns) + CELL(0.178 ns) 6.355 ns dataPath:DP\|memRAM:part2\|REGISTER~39 2 COMB LCCOMB_X31_Y24_N24 9 " "Info: 2: + IC(5.334 ns) + CELL(0.178 ns) = 6.355 ns; Loc. = LCCOMB_X31_Y24_N24; Fanout = 9; COMB Node = 'dataPath:DP\|memRAM:part2\|REGISTER~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.512 ns" { In dataPath:DP|memRAM:part2|REGISTER~39 } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.451 ns dataPath:DP\|memRAM:part2\|REGISTER\[13\]\[5\] 3 REG LCFF_X31_Y24_N25 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.451 ns; Loc. = LCFF_X31_Y24_N25; Fanout = 1; REG Node = 'dataPath:DP\|memRAM:part2\|REGISTER\[13\]\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { dataPath:DP|memRAM:part2|REGISTER~39 dataPath:DP|memRAM:part2|REGISTER[13][5] } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.117 ns ( 17.32 % ) " "Info: Total cell delay = 1.117 ns ( 17.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.334 ns ( 82.68 % ) " "Info: Total interconnect delay = 5.334 ns ( 82.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.451 ns" { In dataPath:DP|memRAM:part2|REGISTER~39 dataPath:DP|memRAM:part2|REGISTER[13][5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.451 ns" { In {} In~combout {} dataPath:DP|memRAM:part2|REGISTER~39 {} dataPath:DP|memRAM:part2|REGISTER[13][5] {} } { 0.000ns 0.000ns 5.334ns 0.000ns } { 0.000ns 0.843ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { Clock Clock~clkctrl dataPath:DP|memRAM:part2|REGISTER[13][5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { Clock {} Clock~combout {} Clock~clkctrl {} dataPath:DP|memRAM:part2|REGISTER[13][5] {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.451 ns" { In dataPath:DP|memRAM:part2|REGISTER~39 dataPath:DP|memRAM:part2|REGISTER[13][5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.451 ns" { In {} In~combout {} dataPath:DP|memRAM:part2|REGISTER~39 {} dataPath:DP|memRAM:part2|REGISTER[13][5] {} } { 0.000ns 0.000ns 5.334ns 0.000ns } { 0.000ns 0.843ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Info: Peak virtual memory: 160 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 17 17:58:54 2015 " "Info: Processing ended: Thu Dec 17 17:58:54 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
