# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../../lab08/verilog_code/an_decoder.sv" \
"../../../../../verilog_code/board.sv" \
"../../../../../verilog_code/count.sv" \
"../../../../../../lab10/verilog_code/counter.sv" \
"../../../../../verilog_code/debounce.sv" \
"../../../../../verilog_code/guess_FSM.sv" \
"../../../../../verilog_code/guessing_game.sv" \
"../../../../../../lab08/verilog_code/mux2.sv" \
"../../../../../../lab08/verilog_code/mux4.sv" \
"../../../../../../lab06/verilog_source/sseg_decoder.sv" \
"../../../../../verilog_code/sseg_new.sv" \
"../../../../../verilog_code/test_guessing_game.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
