<!-- HTML header for doxygen 1.8.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>MSPM0GX51X Driver Library: dl_uart.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link id="favicon" rel="shortcut icon" type="image/x-icon" href="favicon.ico"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="tiapistylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="https://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MSPM0GX51X Driver Library
   &#160;<span id="projectnumber">2.03.00.07</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_1ec8ed615bc2da65e0c30f17adbe5612.html">bazel-out</a></li><li class="navelem"><a class="el" href="dir_81796cf7b8c85abf4aaa4478eac07be3.html">k8-opt</a></li><li class="navelem"><a class="el" href="dir_7d9ef33ae1d656eb0f786113430116c5.html">bin</a></li><li class="navelem"><a class="el" href="dir_e0abc62f7a8fffc210aad9d69afc4cc1.html">docs</a></li><li class="navelem"><a class="el" href="dir_a1b67bd9de939d499eb32d6d220671a0.html">chinese</a></li><li class="navelem"><a class="el" href="dir_bbe32cf608396e186d702eea875dea8c.html">driverlib</a></li><li class="navelem"><a class="el" href="dir_b01f3757fd1f8df2cd2b63f221e9f623.html">mspm0gx51x_api_guide-srcs</a></li><li class="navelem"><a class="el" href="dir_7df454af5142bd4bee798d8aeeba26df.html">source</a></li><li class="navelem"><a class="el" href="dir_f62a4ea1506848ab49a74cc443621f14.html">ti</a></li><li class="navelem"><a class="el" href="dir_197ba54419a69b966028474b033bc45b.html">driverlib</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">dl_uart.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>UART Driver Library. </p>
<hr/>
</div><div class="textblock"><code>#include &lt;stdbool.h&gt;</code><br />
<code>#include &lt;stdint.h&gt;</code><br />
<code>#include &lt;ti/devices/msp/msp.h&gt;</code><br />
<code>#include &lt;<a class="el" href="dl__common_8h_source.html">ti/driverlib/dl_common.h</a>&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for dl_uart.h:</div>
<div class="dyncontent">
<div class="center"><img src="dl__uart_8h__incl.png" border="0" usemap="#dl__uart_8h" alt=""/></div>
<map name="dl__uart_8h" id="dl__uart_8h">
<area shape="rect" id="node5" href="dl__common_8h.html" title="DriverLib Common APIs. " alt="" coords="259,80,440,107"/>
</map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="dl__uart_8h__dep__incl.png" border="0" usemap="#dl__uart_8hdep" alt=""/></div>
<map name="dl__uart_8hdep" id="dl__uart_8hdep">
<area shape="rect" id="node2" href="dl__uart__extend_8h.html" title="UART Driver Library. " alt="" coords="5,80,136,107"/>
<area shape="rect" id="node3" href="dl__uart__main_8h.html" title="UART Driver Library. " alt="" coords="161,80,279,107"/>
</map>
</div>
</div>
<p><a href="dl__uart_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_l___u_a_r_t___config.html">DL_UART_Config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration struct for <a class="el" href="group___u_a_r_t.html#gaf385eecc8a5c9882bf7eb684beff69f1">DL_UART_init</a>.  <a href="struct_d_l___u_a_r_t___config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_l___u_a_r_t___clock_config.html">DL_UART_ClockConfig</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration struct for <a class="el" href="group___u_a_r_t.html#gab3deaade7893e920d1d1b56254df8f01">DL_UART_setClockConfig</a>.  <a href="struct_d_l___u_a_r_t___clock_config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_l___u_a_r_t___main__backup_config.html">DL_UART_Main_backupConfig</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure to backup UART Main peripheral state before going to STOP/STANDBY mode. Used by <a class="el" href="group___u_a_r_t.html#ga0bdd717d876e216e1210181e13afacde">DL_UART_Main_saveConfiguration</a> and <a class="el" href="group___u_a_r_t.html#ga509be046001ae0bb32155b7461969f4f">DL_UART_Main_restoreConfiguration</a>.  <a href="struct_d_l___u_a_r_t___main__backup_config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_l___u_a_r_t___extend__backup_config.html">DL_UART_Extend_backupConfig</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure to backup UART Extend peripheral state before going to STOP/STANDBY mode. Used by <a class="el" href="group___u_a_r_t.html#ga23c63f3bf0c8bdaf6bc0730ec1372842">DL_UART_Extend_saveConfiguration</a> and <a class="el" href="group___u_a_r_t.html#gac063c7576339da3ea04af1d6b2233745">DL_UART_Extend_restoreConfiguration</a>.  <a href="struct_d_l___u_a_r_t___extend__backup_config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga01711b20f3ada9c6626f9b8fa3670976"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___u_a_r_t___i_n_t_e_r_r_u_p_t.html#ga01711b20f3ada9c6626f9b8fa3670976">DL_UART_INTERRUPT_DMA_DONE_TX</a>&#160;&#160;&#160;(UART_CPU_INT_IMASK_DMA_DONE_TX_SET)</td></tr>
<tr class="memdesc:ga01711b20f3ada9c6626f9b8fa3670976"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA done on transmit interrupt. <br /></td></tr>
<tr class="separator:ga01711b20f3ada9c6626f9b8fa3670976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga023a16add67d387c20b2ff78c95312c0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___u_a_r_t___i_n_t_e_r_r_u_p_t.html#ga023a16add67d387c20b2ff78c95312c0">DL_UART_INTERRUPT_DMA_DONE_RX</a>&#160;&#160;&#160;(UART_CPU_INT_IMASK_DMA_DONE_RX_SET)</td></tr>
<tr class="memdesc:ga023a16add67d387c20b2ff78c95312c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA done on receive interrupt. <br /></td></tr>
<tr class="separator:ga023a16add67d387c20b2ff78c95312c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa45e8bc0f0f9bb455de5e6b808cce1fc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___u_a_r_t___i_n_t_e_r_r_u_p_t.html#gaa45e8bc0f0f9bb455de5e6b808cce1fc">DL_UART_INTERRUPT_CTS_DONE</a>&#160;&#160;&#160;(UART_CPU_INT_IMASK_CTS_SET)</td></tr>
<tr class="memdesc:gaa45e8bc0f0f9bb455de5e6b808cce1fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear to send interrupt. <br /></td></tr>
<tr class="separator:gaa45e8bc0f0f9bb455de5e6b808cce1fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84f776787f012b10000144641d8f2a9c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___u_a_r_t___i_n_t_e_r_r_u_p_t.html#ga84f776787f012b10000144641d8f2a9c">DL_UART_INTERRUPT_ADDRESS_MATCH</a>&#160;&#160;&#160;(UART_CPU_INT_IMASK_ADDR_MATCH_SET)</td></tr>
<tr class="memdesc:ga84f776787f012b10000144641d8f2a9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">9-bit mode address match interrupt <br /></td></tr>
<tr class="separator:ga84f776787f012b10000144641d8f2a9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga480db8f0475fa78d27d4845228a2feab"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___u_a_r_t___i_n_t_e_r_r_u_p_t.html#ga480db8f0475fa78d27d4845228a2feab">DL_UART_INTERRUPT_LINC0_MATCH</a>&#160;&#160;&#160;(UART_CPU_INT_IMASK_LINC0_SET)</td></tr>
<tr class="memdesc:ga480db8f0475fa78d27d4845228a2feab"><td class="mdescLeft">&#160;</td><td class="mdescRight">LINC0 match interrupt. <br /></td></tr>
<tr class="separator:ga480db8f0475fa78d27d4845228a2feab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae17c10e6265aabac80e027f8ed5cf58f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___u_a_r_t___i_n_t_e_r_r_u_p_t.html#gae17c10e6265aabac80e027f8ed5cf58f">DL_UART_INTERRUPT_EOT_DONE</a>&#160;&#160;&#160;(UART_CPU_INT_IMASK_EOT_SET)</td></tr>
<tr class="memdesc:gae17c10e6265aabac80e027f8ed5cf58f"><td class="mdescLeft">&#160;</td><td class="mdescRight">End of transmission interrupt. <br /></td></tr>
<tr class="separator:gae17c10e6265aabac80e027f8ed5cf58f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a08f3067b73d03ebf3c7604df6f1387"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___u_a_r_t___i_n_t_e_r_r_u_p_t.html#ga5a08f3067b73d03ebf3c7604df6f1387">DL_UART_INTERRUPT_TX</a>&#160;&#160;&#160;(UART_CPU_INT_IMASK_TXINT_SET)</td></tr>
<tr class="memdesc:ga5a08f3067b73d03ebf3c7604df6f1387"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART transmit interrupt. <br /></td></tr>
<tr class="separator:ga5a08f3067b73d03ebf3c7604df6f1387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54a352820411039e15fe49e54cc29ca2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___u_a_r_t___i_n_t_e_r_r_u_p_t.html#ga54a352820411039e15fe49e54cc29ca2">DL_UART_INTERRUPT_RX</a>&#160;&#160;&#160;(UART_CPU_INT_IMASK_RXINT_SET)</td></tr>
<tr class="memdesc:ga54a352820411039e15fe49e54cc29ca2"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART receive interrupt. <br /></td></tr>
<tr class="separator:ga54a352820411039e15fe49e54cc29ca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28624d859f509c383b105580f00673ee"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___u_a_r_t___i_n_t_e_r_r_u_p_t.html#ga28624d859f509c383b105580f00673ee">DL_UART_INTERRUPT_LIN_COUNTER_OVERFLOW</a>&#160;&#160;&#160;(UART_CPU_INT_IMASK_LINOVF_SET)</td></tr>
<tr class="memdesc:ga28624d859f509c383b105580f00673ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN hardware counter overflow interrupt. <br /></td></tr>
<tr class="separator:ga28624d859f509c383b105580f00673ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa15cf7f879432b2e06f32d45b604247f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___u_a_r_t___i_n_t_e_r_r_u_p_t.html#gaa15cf7f879432b2e06f32d45b604247f">DL_UART_INTERRUPT_LIN_RISING_EDGE</a>&#160;&#160;&#160;(UART_CPU_INT_IMASK_LINC1_SET)</td></tr>
<tr class="memdesc:gaa15cf7f879432b2e06f32d45b604247f"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN rising edge LINC1 interrupt. <br /></td></tr>
<tr class="separator:gaa15cf7f879432b2e06f32d45b604247f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ee6934864fa79a63d2a61db884ad73b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___u_a_r_t___i_n_t_e_r_r_u_p_t.html#ga0ee6934864fa79a63d2a61db884ad73b">DL_UART_INTERRUPT_LIN_FALLING_EDGE</a>&#160;&#160;&#160;(UART_CPU_INT_IMASK_LINC0_SET)</td></tr>
<tr class="memdesc:ga0ee6934864fa79a63d2a61db884ad73b"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN falling edge LINC0 interrupt. <br /></td></tr>
<tr class="separator:ga0ee6934864fa79a63d2a61db884ad73b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a6a5c6e36a43a5876c16c642d03f171"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___u_a_r_t___i_n_t_e_r_r_u_p_t.html#ga0a6a5c6e36a43a5876c16c642d03f171">DL_UART_INTERRUPT_RXD_POS_EDGE</a>&#160;&#160;&#160;(UART_CPU_INT_IMASK_RXPE_SET)</td></tr>
<tr class="memdesc:ga0a6a5c6e36a43a5876c16c642d03f171"><td class="mdescLeft">&#160;</td><td class="mdescRight">Positive Edge on UARTxRXD interrupt. <br /></td></tr>
<tr class="separator:ga0a6a5c6e36a43a5876c16c642d03f171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga760215118afb14f61d4dd0721c7c0b44"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___u_a_r_t___i_n_t_e_r_r_u_p_t.html#ga760215118afb14f61d4dd0721c7c0b44">DL_UART_INTERRUPT_RXD_NEG_EDGE</a>&#160;&#160;&#160;(UART_CPU_INT_IMASK_RXNE_SET)</td></tr>
<tr class="memdesc:ga760215118afb14f61d4dd0721c7c0b44"><td class="mdescLeft">&#160;</td><td class="mdescRight">Negative Edge on UARTxRXD interrupt. <br /></td></tr>
<tr class="separator:ga760215118afb14f61d4dd0721c7c0b44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad36348afd36ac823ec9f1203e9d76349"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___u_a_r_t___i_n_t_e_r_r_u_p_t.html#gad36348afd36ac823ec9f1203e9d76349">DL_UART_INTERRUPT_OVERRUN_ERROR</a>&#160;&#160;&#160;(UART_CPU_INT_IMASK_OVRERR_SET)</td></tr>
<tr class="memdesc:gad36348afd36ac823ec9f1203e9d76349"><td class="mdescLeft">&#160;</td><td class="mdescRight">Overrun error interrupt. <br /></td></tr>
<tr class="separator:gad36348afd36ac823ec9f1203e9d76349"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b309079f05da4ff9bf6eaa7f27cb7db"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___u_a_r_t___i_n_t_e_r_r_u_p_t.html#ga8b309079f05da4ff9bf6eaa7f27cb7db">DL_UART_INTERRUPT_BREAK_ERROR</a>&#160;&#160;&#160;(UART_CPU_INT_IMASK_BRKERR_SET)</td></tr>
<tr class="memdesc:ga8b309079f05da4ff9bf6eaa7f27cb7db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Break error interrupt. <br /></td></tr>
<tr class="separator:ga8b309079f05da4ff9bf6eaa7f27cb7db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc603f6a48f9303bfe52a758bd6eb80b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___u_a_r_t___i_n_t_e_r_r_u_p_t.html#gadc603f6a48f9303bfe52a758bd6eb80b">DL_UART_INTERRUPT_PARITY_ERROR</a>&#160;&#160;&#160;(UART_CPU_INT_IMASK_PARERR_SET)</td></tr>
<tr class="memdesc:gadc603f6a48f9303bfe52a758bd6eb80b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parity error interrupt. <br /></td></tr>
<tr class="separator:gadc603f6a48f9303bfe52a758bd6eb80b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd26dc726074be3d1c3bff14a140db29"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___u_a_r_t___i_n_t_e_r_r_u_p_t.html#gadd26dc726074be3d1c3bff14a140db29">DL_UART_INTERRUPT_FRAMING_ERROR</a>&#160;&#160;&#160;(UART_CPU_INT_IMASK_FRMERR_SET)</td></tr>
<tr class="memdesc:gadd26dc726074be3d1c3bff14a140db29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Framing error interrupt. <br /></td></tr>
<tr class="separator:gadd26dc726074be3d1c3bff14a140db29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40555731748cc80fd81d6622c663185d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___u_a_r_t___i_n_t_e_r_r_u_p_t.html#ga40555731748cc80fd81d6622c663185d">DL_UART_INTERRUPT_RX_TIMEOUT_ERROR</a>&#160;&#160;&#160;(UART_CPU_INT_IMASK_RTOUT_SET)</td></tr>
<tr class="memdesc:ga40555731748cc80fd81d6622c663185d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive timeout interrupt. <br /></td></tr>
<tr class="separator:ga40555731748cc80fd81d6622c663185d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e82473db23aea94012fa39dd245c43d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___u_a_r_t___i_n_t_e_r_r_u_p_t.html#ga8e82473db23aea94012fa39dd245c43d">DL_UART_INTERRUPT_NOISE_ERROR</a>&#160;&#160;&#160;(UART_CPU_INT_IMASK_NERR_SET)</td></tr>
<tr class="memdesc:ga8e82473db23aea94012fa39dd245c43d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Noise error interrupt. <br /></td></tr>
<tr class="separator:ga8e82473db23aea94012fa39dd245c43d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c6ec53d43c964313c3aec2dc9b8ed43"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___u_a_r_t___d_m_a___i_n_t_e_r_r_u_p_t___r_x.html#ga4c6ec53d43c964313c3aec2dc9b8ed43">DL_UART_DMA_INTERRUPT_RX</a>&#160;&#160;&#160;(UART_DMA_TRIG_RX_IMASK_RXINT_SET)</td></tr>
<tr class="memdesc:ga4c6ec53d43c964313c3aec2dc9b8ed43"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART interrupt for enabling UART receive as DMA trigger. <br /></td></tr>
<tr class="separator:ga4c6ec53d43c964313c3aec2dc9b8ed43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae49a60a8c0c28a27aedff63bd1eeea6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___u_a_r_t___d_m_a___i_n_t_e_r_r_u_p_t___r_x.html#gaae49a60a8c0c28a27aedff63bd1eeea6">DL_UART_DMA_DONE_INTERRUPT_RX</a>&#160;&#160;&#160;(UART_CPU_INT_IMASK_DMA_DONE_RX_SET)</td></tr>
<tr class="memdesc:gaae49a60a8c0c28a27aedff63bd1eeea6"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART interrupt indicating DMA is done with the RX. <br /></td></tr>
<tr class="separator:gaae49a60a8c0c28a27aedff63bd1eeea6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f911a37146e28259a5573a722670890"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___u_a_r_t___d_m_a___i_n_t_e_r_r_u_p_t___r_x.html#ga4f911a37146e28259a5573a722670890">DL_UART_DMA_INTERRUPT_RX_TIMEOUT</a>&#160;&#160;&#160;(UART_DMA_TRIG_RX_IMASK_RTOUT_SET)</td></tr>
<tr class="memdesc:ga4f911a37146e28259a5573a722670890"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART interrupt for enabling UART receive timeout as DMA trigger. <br /></td></tr>
<tr class="separator:ga4f911a37146e28259a5573a722670890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fd32c20e337d3b7e1c8df67d8f313ce"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga0fd32c20e337d3b7e1c8df67d8f313ce">DL_UART_DMA_INTERRUPT_TX</a>&#160;&#160;&#160;(UART_DMA_TRIG_TX_IMASK_TXINT_SET)</td></tr>
<tr class="memdesc:ga0fd32c20e337d3b7e1c8df67d8f313ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART interrupt for enabling UART transmit as DMA trigger. <br /></td></tr>
<tr class="separator:ga0fd32c20e337d3b7e1c8df67d8f313ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ff9892c769fb5afb98536b81b158805"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga2ff9892c769fb5afb98536b81b158805">DL_UART_DMA_DONE_INTERRUPT_TX</a>&#160;&#160;&#160;(UART_CPU_INT_IMASK_DMA_DONE_TX_SET)</td></tr>
<tr class="memdesc:ga2ff9892c769fb5afb98536b81b158805"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART interrupt indicating DMA is done with the TX. <br /></td></tr>
<tr class="separator:ga2ff9892c769fb5afb98536b81b158805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace2cae8b31393a8b849c76929a1a6d46"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___u_a_r_t___e_r_r_o_r.html#gace2cae8b31393a8b849c76929a1a6d46">DL_UART_ERROR_OVERRUN</a>&#160;&#160;&#160;(UART_RXDATA_OVRERR_SET)</td></tr>
<tr class="memdesc:gace2cae8b31393a8b849c76929a1a6d46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Overrun error ocurred. <br /></td></tr>
<tr class="separator:gace2cae8b31393a8b849c76929a1a6d46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7fe7a2a2b5d4402fa0d784b4db99f6c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___u_a_r_t___e_r_r_o_r.html#gab7fe7a2a2b5d4402fa0d784b4db99f6c">DL_UART_ERROR_BREAK</a>&#160;&#160;&#160;(UART_RXDATA_BRKERR_SET)</td></tr>
<tr class="memdesc:gab7fe7a2a2b5d4402fa0d784b4db99f6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Break error ocurred. <br /></td></tr>
<tr class="separator:gab7fe7a2a2b5d4402fa0d784b4db99f6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a7eb7307a9b715f53b4f9fd5c4b6afb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___u_a_r_t___e_r_r_o_r.html#ga3a7eb7307a9b715f53b4f9fd5c4b6afb">DL_UART_ERROR_PARITY</a>&#160;&#160;&#160;(UART_RXDATA_PARERR_SET)</td></tr>
<tr class="memdesc:ga3a7eb7307a9b715f53b4f9fd5c4b6afb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parity error ocurred. <br /></td></tr>
<tr class="separator:ga3a7eb7307a9b715f53b4f9fd5c4b6afb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84de11d0075af9aa2dff42b1a27577a3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___u_a_r_t___e_r_r_o_r.html#ga84de11d0075af9aa2dff42b1a27577a3">DL_UART_ERROR_FRAMING</a>&#160;&#160;&#160;(UART_RXDATA_FRMERR_SET)</td></tr>
<tr class="memdesc:ga84de11d0075af9aa2dff42b1a27577a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Framing error ocurred. <br /></td></tr>
<tr class="separator:ga84de11d0075af9aa2dff42b1a27577a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4687e2ee146aa62ee05af90c439aeb36"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga4687e2ee146aa62ee05af90c439aeb36">DL_UART_PULSE_WIDTH_3_16_BIT_PERIOD</a>&#160;&#160;&#160;((uint32_t) 0x00000000U)</td></tr>
<tr class="memdesc:ga4687e2ee146aa62ee05af90c439aeb36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the IrDA pulse width to 3/16 bit period when using the BITCLK16. <br /></td></tr>
<tr class="separator:ga4687e2ee146aa62ee05af90c439aeb36"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga514e6188da8aac54003a5b9e0416beab"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga514e6188da8aac54003a5b9e0416beab">DL_UART_IIDX</a> { <br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga514e6188da8aac54003a5b9e0416beaba28aaeb2acd4e4b1a867f5ba12a370005">DL_UART_IIDX_DMA_DONE_TX</a> = UART_CPU_INT_IIDX_STAT_DMA_DONE_TX, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga514e6188da8aac54003a5b9e0416beaba94b62b58b5c4db58ef70381184c664b6">DL_UART_IIDX_DMA_DONE_RX</a> = UART_CPU_INT_IIDX_STAT_DMA_DONE_RX, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga514e6188da8aac54003a5b9e0416beaba16960da6888b07ec8c8b2cf6fec4342b">DL_UART_IIDX_CTS_DONE</a> = UART_CPU_INT_IIDX_STAT_CTS, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga514e6188da8aac54003a5b9e0416beabafdd94df3f9a3b6f93e62cea5cdfbde0e">DL_UART_IIDX_ADDRESS_MATCH</a> = UART_CPU_INT_IIDX_STAT_MODE_9B, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga514e6188da8aac54003a5b9e0416beaba89382cd7073a2dc89766a03302277126">DL_UART_IIDX_EOT_DONE</a> = UART_CPU_INT_IIDX_STAT_EOT, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga514e6188da8aac54003a5b9e0416beaba2952b34f6dcec409c6383ab00c5c43a2">DL_UART_IIDX_TX</a> = UART_CPU_INT_IIDX_STAT_TXIFG, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga514e6188da8aac54003a5b9e0416beaba8c041acd9eca0cebbf0042dc460a940d">DL_UART_IIDX_RX</a> = UART_CPU_INT_IIDX_STAT_RXIFG, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga514e6188da8aac54003a5b9e0416beabad97ed73c36fed552caaacfa68ced4a1d">DL_UART_IIDX_LIN_COUNTER_OVERFLOW</a> = UART_CPU_INT_IIDX_STAT_LINOVF, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga514e6188da8aac54003a5b9e0416beaba13f03bf1aadf50fed97a9d1aca326c64">DL_UART_IIDX_LIN_RISING_EDGE</a> = UART_CPU_INT_IIDX_STAT_LINC1, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga514e6188da8aac54003a5b9e0416beabad0b31a80ce12ffc152cd4e78e678613c">DL_UART_IIDX_LIN_FALLING_EDGE</a> = UART_CPU_INT_IIDX_STAT_LINC0, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga514e6188da8aac54003a5b9e0416beaba772e4bc114166e27529f047a9b0dd4a8">DL_UART_IIDX_RXD_POS_EDGE</a> = UART_CPU_INT_IIDX_STAT_RXPE, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga514e6188da8aac54003a5b9e0416beabacfcd21a765ff0eb3b183361831c0f4a2">DL_UART_IIDX_RXD_NEG_EDGE</a> = UART_CPU_INT_IIDX_STAT_RXNE, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga514e6188da8aac54003a5b9e0416beaba6791cfe528c9ff205a02b9b4b25cf07e">DL_UART_IIDX_OVERRUN_ERROR</a> = UART_CPU_INT_IIDX_STAT_OEFG, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga514e6188da8aac54003a5b9e0416beaba605b206e875314881bbd00605beb6d5c">DL_UART_IIDX_BREAK_ERROR</a> = UART_CPU_INT_IIDX_STAT_BEFG, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga514e6188da8aac54003a5b9e0416beaba5067c898e0d600aaf6198260e6148482">DL_UART_IIDX_PARITY_ERROR</a> = UART_CPU_INT_IIDX_STAT_PEFG, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga514e6188da8aac54003a5b9e0416beabadb923352b0d3b35724c0569c370f55f1">DL_UART_IIDX_FRAMING_ERROR</a> = UART_CPU_INT_IIDX_STAT_FEFG, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga514e6188da8aac54003a5b9e0416beabaed1b24065a64157b5d4d16c80402aae8">DL_UART_IIDX_RX_TIMEOUT_ERROR</a> = UART_CPU_INT_IIDX_STAT_RTFG, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga514e6188da8aac54003a5b9e0416beaba4f93b47abea34332ac3e57ee651b7461">DL_UART_IIDX_NOISE_ERROR</a> = UART_CPU_INT_IIDX_STAT_NERR_EVT, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga514e6188da8aac54003a5b9e0416beabab62755ef1d9018966238293320c73493">DL_UART_IIDX_NO_INTERRUPT</a> = UART_CPU_INT_IIDX_STAT_NO_INTR
<br />
 }</td></tr>
<tr class="separator:ga514e6188da8aac54003a5b9e0416beab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0429ae4fb40aa91a0f50cd43f607b757"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga0429ae4fb40aa91a0f50cd43f607b757">DL_UART_DMA_IIDX_RX</a> { <br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga0429ae4fb40aa91a0f50cd43f607b757a45d18abf61c64b668364dc165f5924c5">DL_UART_DMA_IIDX_RX_TRIGGER</a> = UART_DMA_TRIG_RX_IIDX_STAT_RXIFG, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga0429ae4fb40aa91a0f50cd43f607b757a2ef75b50b7e8cde4250c601ec953cc45">DL_UART_DMA_IIDX_RX_TIMEOUT_TRIGGER</a> = UART_DMA_TRIG_RX_IIDX_STAT_RTFG
<br />
 }</td></tr>
<tr class="separator:ga0429ae4fb40aa91a0f50cd43f607b757"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga725ebb068b809cb94f4cb01fac6ffb46"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga725ebb068b809cb94f4cb01fac6ffb46">DL_UART_DMA_IIDX_TX</a> { <a class="el" href="group___u_a_r_t.html#gga725ebb068b809cb94f4cb01fac6ffb46ae86a7e41077cf13b4d5b1b6169e31029">DL_UART_DMA_IIDX_TX_TRIGGER</a> = UART_DMA_TRIG_TX_IIDX_STAT_TXIFG
 }</td></tr>
<tr class="separator:ga725ebb068b809cb94f4cb01fac6ffb46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ea802005b898165660cea2853a0bfb8"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga9ea802005b898165660cea2853a0bfb8">DL_UART_PULSE_WIDTH</a> { <br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga9ea802005b898165660cea2853a0bfb8ab9d24e00a7422def19389fac593f14ca">DL_UART_PULSE_WIDTH_5_NS</a> = UART_GFCTL_AGFSEL_AGLIT_5, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga9ea802005b898165660cea2853a0bfb8abf2cbfc2b7b5f0526f177d043eb4f8f1">DL_UART_PULSE_WIDTH_10_NS</a> = UART_GFCTL_AGFSEL_AGLIT_10, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga9ea802005b898165660cea2853a0bfb8af08493f017392346ab598a60cb77f685">DL_UART_PULSE_WIDTH_25_NS</a> = UART_GFCTL_AGFSEL_AGLIT_25, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga9ea802005b898165660cea2853a0bfb8a78c9362ab3d4ae7c373d934ac7f26129">DL_UART_PULSE_WIDTH_50_NS</a> = UART_GFCTL_AGFSEL_AGLIT_50
<br />
 }</td></tr>
<tr class="separator:ga9ea802005b898165660cea2853a0bfb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70ac3504171fa2f9e48f4ebe3851c109"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga70ac3504171fa2f9e48f4ebe3851c109">DL_UART_OVERSAMPLING_RATE</a> { <br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga70ac3504171fa2f9e48f4ebe3851c109abae385067feedb771369fe22fa98b166">DL_UART_OVERSAMPLING_RATE_16X</a> = UART_CTL0_HSE_OVS16, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga70ac3504171fa2f9e48f4ebe3851c109aeff31168e2e99e88c02ff4ae6a11de21">DL_UART_OVERSAMPLING_RATE_8X</a> = UART_CTL0_HSE_OVS8, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga70ac3504171fa2f9e48f4ebe3851c109abac07608756930bf717285a8548473e3">DL_UART_OVERSAMPLING_RATE_3X</a> = UART_CTL0_HSE_OVS3
<br />
 }</td></tr>
<tr class="separator:ga70ac3504171fa2f9e48f4ebe3851c109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fd77035797b6862ed48565119a754c1"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga4fd77035797b6862ed48565119a754c1">DL_UART_PARITY</a> { <br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga4fd77035797b6862ed48565119a754c1aab8e8cef34a7d5be2dc269180d0057ab">DL_UART_PARITY_EVEN</a> = (UART_LCRH_PEN_ENABLE | UART_LCRH_EPS_EVEN), 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga4fd77035797b6862ed48565119a754c1aebe1ca6221868349156ee54d15d522b2">DL_UART_PARITY_ODD</a> = (UART_LCRH_PEN_ENABLE | UART_LCRH_EPS_ODD), 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga4fd77035797b6862ed48565119a754c1a7ae38754571f57f5994880626cb45553">DL_UART_PARITY_STICK_ONE</a> = (UART_LCRH_PEN_ENABLE | UART_LCRH_SPS_ENABLE | UART_LCRH_EPS_ODD), 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga4fd77035797b6862ed48565119a754c1a8cfd9dbd3bd3a7c62f8f9bb7ce8834ea">DL_UART_PARITY_STICK_ZERO</a> = (UART_LCRH_PEN_ENABLE | UART_LCRH_SPS_ENABLE | UART_LCRH_EPS_EVEN), 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga4fd77035797b6862ed48565119a754c1abe828c7988fd2e4b81897b24671b242c">DL_UART_PARITY_NONE</a> = UART_LCRH_PEN_DISABLE
<br />
 }</td></tr>
<tr class="separator:ga4fd77035797b6862ed48565119a754c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83eb07428ca8c16a8c8b44538da1d01a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga83eb07428ca8c16a8c8b44538da1d01a">DL_UART_WORD_LENGTH</a> { <br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga83eb07428ca8c16a8c8b44538da1d01aafc4137ca772a8d6b169f7292405ce7f8">DL_UART_WORD_LENGTH_5_BITS</a> = UART_LCRH_WLEN_DATABIT5, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga83eb07428ca8c16a8c8b44538da1d01aabe624d52e14b10173f46f0c383c53919">DL_UART_WORD_LENGTH_6_BITS</a> = UART_LCRH_WLEN_DATABIT6, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga83eb07428ca8c16a8c8b44538da1d01aa5272f4d48afa6e81241eda044e124afe">DL_UART_WORD_LENGTH_7_BITS</a> = UART_LCRH_WLEN_DATABIT7, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga83eb07428ca8c16a8c8b44538da1d01aac647e1df9e13c6962bcb36a7d9d1198f">DL_UART_WORD_LENGTH_8_BITS</a> = UART_LCRH_WLEN_DATABIT8
<br />
 }</td></tr>
<tr class="separator:ga83eb07428ca8c16a8c8b44538da1d01a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad157dea8fccf7c25f7fc6f5b63678cda"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gad157dea8fccf7c25f7fc6f5b63678cda">DL_UART_MODE</a> { <br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#ggad157dea8fccf7c25f7fc6f5b63678cdaa1f4aabc585b0299f3fb2840d39aadad2">DL_UART_MODE_NORMAL</a> = UART_CTL0_MODE_UART, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#ggad157dea8fccf7c25f7fc6f5b63678cdaa55a689dd61688a364e088adbd5da4f37">DL_UART_MODE_RS485</a> = UART_CTL0_MODE_RS485, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#ggad157dea8fccf7c25f7fc6f5b63678cdaacf35da453a37487b87400ecbb28d7c7c">DL_UART_MODE_IDLE_LINE</a> = UART_CTL0_MODE_IDLELINE, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#ggad157dea8fccf7c25f7fc6f5b63678cdaabe323e5453301561dcf785e0f774375d">DL_UART_MODE_ADDR_9_BIT</a> = UART_CTL0_MODE_ADDR9BIT, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#ggad157dea8fccf7c25f7fc6f5b63678cdaaab430598cc8a7c2d177364148d937752">DL_UART_MODE_SMART_CARD</a> = UART_CTL0_MODE_SMART, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#ggad157dea8fccf7c25f7fc6f5b63678cdaaea84e26b8a7b734e9e09ab0fafde0b83">DL_UART_MODE_DALI</a> = UART_CTL0_MODE_DALI
<br />
 }</td></tr>
<tr class="separator:gad157dea8fccf7c25f7fc6f5b63678cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9415ab369a15542d94ad61f2190dd9f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gae9415ab369a15542d94ad61f2190dd9f">DL_UART_DIRECTION</a> { <br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#ggae9415ab369a15542d94ad61f2190dd9fac35dc51fb98f29ea18d5b20034a61c87">DL_UART_DIRECTION_TX</a> = UART_CTL0_TXE_ENABLE, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#ggae9415ab369a15542d94ad61f2190dd9faa5c1553bf2d92d51de0b01fa5e3a661c">DL_UART_DIRECTION_RX</a> = UART_CTL0_RXE_ENABLE, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#ggae9415ab369a15542d94ad61f2190dd9fa124ecf1f799a8cf393b04d745a1e5d8a">DL_UART_DIRECTION_TX_RX</a> = (UART_CTL0_RXE_ENABLE | UART_CTL0_TXE_ENABLE), 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#ggae9415ab369a15542d94ad61f2190dd9fa676b244729c0ccee2ca38ba4c9842a77">DL_UART_DIRECTION_NONE</a> = (UART_CTL0_RXE_DISABLE | UART_CTL0_TXE_DISABLE)
<br />
 }</td></tr>
<tr class="separator:gae9415ab369a15542d94ad61f2190dd9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96c1f99cdfc1751641d8e747092d0a30"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga96c1f99cdfc1751641d8e747092d0a30">DL_UART_CLOCK</a> { <br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga96c1f99cdfc1751641d8e747092d0a30a9b4229e17f67389ec7ee2932617c5358">DL_UART_CLOCK_BUSCLK</a> = UART_CLKSEL_BUSCLK_SEL_ENABLE, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga96c1f99cdfc1751641d8e747092d0a30aad22bc0c3b240e3eb63173909573ddeb">DL_UART_CLOCK_MFCLK</a> = UART_CLKSEL_MFCLK_SEL_ENABLE, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga96c1f99cdfc1751641d8e747092d0a30a83066b72272806452ab21c69c69e6f1f">DL_UART_CLOCK_LFCLK</a> = UART_CLKSEL_LFCLK_SEL_ENABLE
<br />
 }</td></tr>
<tr class="separator:ga96c1f99cdfc1751641d8e747092d0a30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86dce8eb17cf3b5b1b4faaaba2663bd6"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga86dce8eb17cf3b5b1b4faaaba2663bd6">DL_UART_FLOW_CONTROL</a> { <br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga86dce8eb17cf3b5b1b4faaaba2663bd6a1e173dd62103f92be5476dfd443feef7">DL_UART_FLOW_CONTROL_RTS</a> = UART_CTL0_RTSEN_ENABLE, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga86dce8eb17cf3b5b1b4faaaba2663bd6ad6549a91446a07cc4e35f0505b7b24db">DL_UART_FLOW_CONTROL_CTS</a> = UART_CTL0_CTSEN_ENABLE, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga86dce8eb17cf3b5b1b4faaaba2663bd6a6c6920fb252ff1e13db83608fb01d3de">DL_UART_FLOW_CONTROL_RTS_CTS</a> = (UART_CTL0_RTSEN_ENABLE | UART_CTL0_CTSEN_ENABLE), 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga86dce8eb17cf3b5b1b4faaaba2663bd6a06e70258bdd3f1e3c59527b998f2e099">DL_UART_FLOW_CONTROL_NONE</a> = (UART_CTL0_CTSEN_DISABLE | UART_CTL0_RTSEN_DISABLE)
<br />
 }</td></tr>
<tr class="separator:ga86dce8eb17cf3b5b1b4faaaba2663bd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf404bbb28d29c39b3cca453b44ef1a3f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gaf404bbb28d29c39b3cca453b44ef1a3f">DL_UART_RTS</a> { <br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#ggaf404bbb28d29c39b3cca453b44ef1a3fa15c5f931d9e1454f506b9e64dbbfba0c">DL_UART_RTS_ASSERT</a> = UART_CTL0_RTS_SET, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#ggaf404bbb28d29c39b3cca453b44ef1a3fa3c68f0441690eea66e879263fcb0dd8c">DL_UART_RTS_DEASSERT</a> = UART_CTL0_RTS_CLR
<br />
 }</td></tr>
<tr class="separator:gaf404bbb28d29c39b3cca453b44ef1a3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga233997ef460215733b0a23c65894522a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga233997ef460215733b0a23c65894522a">DL_UART_STOP_BITS</a> { <br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga233997ef460215733b0a23c65894522aa6a76ec948edec2a23b3e3ace2422a375">DL_UART_STOP_BITS_ONE</a> = UART_LCRH_STP2_DISABLE, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga233997ef460215733b0a23c65894522aa28ded588c88531dfe51869cd589dd59d">DL_UART_STOP_BITS_TWO</a> = UART_LCRH_STP2_ENABLE
<br />
 }</td></tr>
<tr class="separator:ga233997ef460215733b0a23c65894522a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13a0718a28b5516768b2ebde8646f3aa"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga13a0718a28b5516768b2ebde8646f3aa">DL_UART_TXD_OUT</a> { <br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga13a0718a28b5516768b2ebde8646f3aaa7f6cf61d6b48d4bef41dda4d663e67af">DL_UART_TXD_OUT_LOW</a> = UART_CTL0_TXD_OUT_LOW, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga13a0718a28b5516768b2ebde8646f3aaa969bf7ad76e9487abad147fa6d18e229">DL_UART_TXD_OUT_HIGH</a> = UART_CTL0_TXD_OUT_HIGH
<br />
 }</td></tr>
<tr class="separator:ga13a0718a28b5516768b2ebde8646f3aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb03db44f7a1649864d009d16723d9ce"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gabb03db44f7a1649864d009d16723d9ce">DL_UART_TX_FIFO_LEVEL</a> { <br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#ggabb03db44f7a1649864d009d16723d9ceac3a820b405539726020ddddc39fd07b1">DL_UART_TX_FIFO_LEVEL_3_4_EMPTY</a> = UART_IFLS_TXIFLSEL_LVL_3_4, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#ggabb03db44f7a1649864d009d16723d9cea0ed70b09855c14f70580cd8ce71e4517">DL_UART_TX_FIFO_LEVEL_1_2_EMPTY</a> = UART_IFLS_TXIFLSEL_LVL_1_2, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#ggabb03db44f7a1649864d009d16723d9ceadf1b731ce0dd98d4e4f1bc5035d67734">DL_UART_TX_FIFO_LEVEL_1_4_EMPTY</a> = UART_IFLS_TXIFLSEL_LVL_1_4, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#ggabb03db44f7a1649864d009d16723d9ceabbbe8c660a6c3aa119aa14af79a7a998">DL_UART_TX_FIFO_LEVEL_EMPTY</a> = UART_IFLS_TXIFLSEL_LVL_EMPTY, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#ggabb03db44f7a1649864d009d16723d9ceaa9b5e826fdd7187423da44e9150e5ba3">DL_UART_TX_FIFO_LEVEL_ONE_ENTRY</a> = UART_IFLS_TXIFLSEL_LVL_1
<br />
 }</td></tr>
<tr class="separator:gabb03db44f7a1649864d009d16723d9ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ddbf2285495aba49020492f6c2ea9d1"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga0ddbf2285495aba49020492f6c2ea9d1">DL_UART_RX_FIFO_LEVEL</a> { <br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga0ddbf2285495aba49020492f6c2ea9d1a39c68827b00c4780f0af98570f9ccc03">DL_UART_RX_FIFO_LEVEL_ONE_ENTRY</a> = UART_IFLS_RXIFLSEL_LVL_1, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga0ddbf2285495aba49020492f6c2ea9d1a49df5903df2d07c6ae812dea30061245">DL_UART_RX_FIFO_LEVEL_FULL</a> = UART_IFLS_RXIFLSEL_LVL_FULL, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga0ddbf2285495aba49020492f6c2ea9d1a20d79e3e0e00ceb1daf62e15f12a3b2c">DL_UART_RX_FIFO_LEVEL_3_4_FULL</a> = UART_IFLS_RXIFLSEL_LVL_3_4, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga0ddbf2285495aba49020492f6c2ea9d1a7b7044ce27c758c1c5e24296c20ed8de">DL_UART_RX_FIFO_LEVEL_1_2_FULL</a> = UART_IFLS_RXIFLSEL_LVL_1_2, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga0ddbf2285495aba49020492f6c2ea9d1ae941ef9d27b54981d9711ca8f778115e">DL_UART_RX_FIFO_LEVEL_1_4_FULL</a> = UART_IFLS_RXIFLSEL_LVL_1_4
<br />
 }</td></tr>
<tr class="separator:ga0ddbf2285495aba49020492f6c2ea9d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6976cb8229cd432d296ac0f0ad88534"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gac6976cb8229cd432d296ac0f0ad88534">DL_UART_IRDA_CLOCK</a> { <br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#ggac6976cb8229cd432d296ac0f0ad88534a8e03320edd93431a2a5e35c9e91fa271">DL_UART_IRDA_CLOCK_BAUD_RATE</a> = UART_IRCTL_IRTXCLK_BRCLK, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#ggac6976cb8229cd432d296ac0f0ad88534a0bb3ab369814b8d32b5ff5ac92064442">DL_UART_IRDA_CLOCK_FUNCTIONAL</a> = UART_IRCTL_IRTXCLK_BITCLK
<br />
 }</td></tr>
<tr class="separator:gac6976cb8229cd432d296ac0f0ad88534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6677995ff1cd028143df16ecba70bc70"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga6677995ff1cd028143df16ecba70bc70">DL_UART_IRDA_POLARITY</a> { <br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga6677995ff1cd028143df16ecba70bc70a8195bc77a0d96d724dfa883fd3592067">DL_UART_IRDA_POLARITY_LOW</a> = UART_IRCTL_IRRXPL_LOW, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga6677995ff1cd028143df16ecba70bc70a7fb67fdeacb7f6878871d7201994812f">DL_UART_IRDA_POLARITY_HIGH</a> = UART_IRCTL_IRRXPL_HIGH
<br />
 }</td></tr>
<tr class="separator:ga6677995ff1cd028143df16ecba70bc70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0663acdfc94dff1cde12d1aa1c5ec04"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gac0663acdfc94dff1cde12d1aa1c5ec04">DL_UART_CLOCK_DIVIDE_RATIO</a> { <br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#ggac0663acdfc94dff1cde12d1aa1c5ec04a7252d99fe0cb5ade4ff5f2b79ad5f5c9">DL_UART_CLOCK_DIVIDE_RATIO_1</a> = UART_CLKDIV_RATIO_DIV_BY_1, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#ggac0663acdfc94dff1cde12d1aa1c5ec04ae15ceaded2a69cf01016be908fca1b6e">DL_UART_CLOCK_DIVIDE_RATIO_2</a> = UART_CLKDIV_RATIO_DIV_BY_2, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#ggac0663acdfc94dff1cde12d1aa1c5ec04a8512c49f5a0c25a33f7b48fd56f8d7b3">DL_UART_CLOCK_DIVIDE_RATIO_3</a> = UART_CLKDIV_RATIO_DIV_BY_3, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#ggac0663acdfc94dff1cde12d1aa1c5ec04ade4ea8eec8a0d7e3ff95943784f0d010">DL_UART_CLOCK_DIVIDE_RATIO_4</a> = UART_CLKDIV_RATIO_DIV_BY_4, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#ggac0663acdfc94dff1cde12d1aa1c5ec04af573e028c01dca8aed551d3bbb72ba24">DL_UART_CLOCK_DIVIDE_RATIO_5</a> = UART_CLKDIV_RATIO_DIV_BY_5, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#ggac0663acdfc94dff1cde12d1aa1c5ec04ab5a3f7550747510240d373852c1cad9b">DL_UART_CLOCK_DIVIDE_RATIO_6</a> = UART_CLKDIV_RATIO_DIV_BY_6, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#ggac0663acdfc94dff1cde12d1aa1c5ec04a96651b115534875e17c64eab64cd5b92">DL_UART_CLOCK_DIVIDE_RATIO_7</a> = UART_CLKDIV_RATIO_DIV_BY_7, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#ggac0663acdfc94dff1cde12d1aa1c5ec04a98e05a7c104e8e9297c56a60601b1e2e">DL_UART_CLOCK_DIVIDE_RATIO_8</a> = UART_CLKDIV_RATIO_DIV_BY_8
<br />
 }</td></tr>
<tr class="separator:gac0663acdfc94dff1cde12d1aa1c5ec04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d75f2d21c42933dea780f0b9103167b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga3d75f2d21c42933dea780f0b9103167b">DL_UART_CLOCK_DIVIDE2_RATIO</a> { <br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga3d75f2d21c42933dea780f0b9103167ba2e420e6e05a9c5d025861e628cbfa189">DL_UART_CLOCK_DIVIDE2_RATIO_1</a> = UART_CLKDIV2_RATIO_DIV_BY_1, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga3d75f2d21c42933dea780f0b9103167ba1df652340d07486a4fbbb832ad734da9">DL_UART_CLOCK_DIVIDE2_RATIO_2</a> = UART_CLKDIV2_RATIO_DIV_BY_2, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga3d75f2d21c42933dea780f0b9103167bad437ce6dce01409fb7a5e7320417f010">DL_UART_CLOCK_DIVIDE2_RATIO_3</a> = UART_CLKDIV2_RATIO_DIV_BY_3, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga3d75f2d21c42933dea780f0b9103167ba8119beda3fef7288e995c2e4380ddf6f">DL_UART_CLOCK_DIVIDE2_RATIO_4</a> = UART_CLKDIV2_RATIO_DIV_BY_4, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga3d75f2d21c42933dea780f0b9103167ba6b6f7d6921f94de44cc980de88e14498">DL_UART_CLOCK_DIVIDE2_RATIO_5</a> = UART_CLKDIV2_RATIO_DIV_BY_5, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga3d75f2d21c42933dea780f0b9103167bad96a429bd21ed55f6788b9e3d8a4d4cb">DL_UART_CLOCK_DIVIDE2_RATIO_6</a> = UART_CLKDIV2_RATIO_DIV_BY_6, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga3d75f2d21c42933dea780f0b9103167ba85f33497d6c5afd300af2f073f17e385">DL_UART_CLOCK_DIVIDE2_RATIO_7</a> = UART_CLKDIV2_RATIO_DIV_BY_7, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga3d75f2d21c42933dea780f0b9103167ba99fc830c2244ad480cf886a965b66e1d">DL_UART_CLOCK_DIVIDE2_RATIO_8</a> = UART_CLKDIV2_RATIO_DIV_BY_8
<br />
 }</td></tr>
<tr class="separator:ga3d75f2d21c42933dea780f0b9103167b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaf385eecc8a5c9882bf7eb684beff69f1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gaf385eecc8a5c9882bf7eb684beff69f1">DL_UART_init</a> (UART_Regs *uart, <a class="el" href="struct_d_l___u_a_r_t___config.html">DL_UART_Config</a> *config)</td></tr>
<tr class="memdesc:gaf385eecc8a5c9882bf7eb684beff69f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the UART peripheral.  <a href="group___u_a_r_t.html#gaf385eecc8a5c9882bf7eb684beff69f1">More...</a><br /></td></tr>
<tr class="separator:gaf385eecc8a5c9882bf7eb684beff69f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c7ec6848f46980aee753a7659deb2d1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga5c7ec6848f46980aee753a7659deb2d1">DL_UART_enablePower</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga5c7ec6848f46980aee753a7659deb2d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables power on UART module.  <a href="group___u_a_r_t.html#ga5c7ec6848f46980aee753a7659deb2d1">More...</a><br /></td></tr>
<tr class="separator:ga5c7ec6848f46980aee753a7659deb2d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31054637ee3fc0bab1a8a40b40fcdb63"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga31054637ee3fc0bab1a8a40b40fcdb63">DL_UART_disablePower</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga31054637ee3fc0bab1a8a40b40fcdb63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables power on uart module.  <a href="group___u_a_r_t.html#ga31054637ee3fc0bab1a8a40b40fcdb63">More...</a><br /></td></tr>
<tr class="separator:ga31054637ee3fc0bab1a8a40b40fcdb63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72da1abcaaad6d22ac9d2ed8362ba331"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga72da1abcaaad6d22ac9d2ed8362ba331">DL_UART_isPowerEnabled</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga72da1abcaaad6d22ac9d2ed8362ba331"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns if power on uart module.  <a href="group___u_a_r_t.html#ga72da1abcaaad6d22ac9d2ed8362ba331">More...</a><br /></td></tr>
<tr class="separator:ga72da1abcaaad6d22ac9d2ed8362ba331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecb8cd7d74cb1039a67d25513626828d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gaecb8cd7d74cb1039a67d25513626828d">DL_UART_reset</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:gaecb8cd7d74cb1039a67d25513626828d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets uart peripheral.  <a href="group___u_a_r_t.html#gaecb8cd7d74cb1039a67d25513626828d">More...</a><br /></td></tr>
<tr class="separator:gaecb8cd7d74cb1039a67d25513626828d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga612c419406a6333b412f0ddd9b5bd328"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga612c419406a6333b412f0ddd9b5bd328">DL_UART_isReset</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga612c419406a6333b412f0ddd9b5bd328"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns if uart peripheral was reset.  <a href="group___u_a_r_t.html#ga612c419406a6333b412f0ddd9b5bd328">More...</a><br /></td></tr>
<tr class="separator:ga612c419406a6333b412f0ddd9b5bd328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1291cd51e438c28cd8144e94f273a54"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gad1291cd51e438c28cd8144e94f273a54">DL_UART_enable</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:gad1291cd51e438c28cd8144e94f273a54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the UART peripheral.  <a href="group___u_a_r_t.html#gad1291cd51e438c28cd8144e94f273a54">More...</a><br /></td></tr>
<tr class="separator:gad1291cd51e438c28cd8144e94f273a54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e164f8deb6a1595b8287c5ab6cc5f06"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga8e164f8deb6a1595b8287c5ab6cc5f06">DL_UART_isEnabled</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga8e164f8deb6a1595b8287c5ab6cc5f06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if the UART peripheral is enabled.  <a href="group___u_a_r_t.html#ga8e164f8deb6a1595b8287c5ab6cc5f06">More...</a><br /></td></tr>
<tr class="separator:ga8e164f8deb6a1595b8287c5ab6cc5f06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5e5e66ec15a943a4f38a92c1a527928"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gaa5e5e66ec15a943a4f38a92c1a527928">DL_UART_disable</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:gaa5e5e66ec15a943a4f38a92c1a527928"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the UART peripheral.  <a href="group___u_a_r_t.html#gaa5e5e66ec15a943a4f38a92c1a527928">More...</a><br /></td></tr>
<tr class="separator:gaa5e5e66ec15a943a4f38a92c1a527928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3deaade7893e920d1d1b56254df8f01"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gab3deaade7893e920d1d1b56254df8f01">DL_UART_setClockConfig</a> (UART_Regs *uart, <a class="el" href="struct_d_l___u_a_r_t___clock_config.html">DL_UART_ClockConfig</a> *config)</td></tr>
<tr class="memdesc:gab3deaade7893e920d1d1b56254df8f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure UART source clock.  <a href="group___u_a_r_t.html#gab3deaade7893e920d1d1b56254df8f01">More...</a><br /></td></tr>
<tr class="separator:gab3deaade7893e920d1d1b56254df8f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1fa0ef463ee4f639466e4affed8243d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gac1fa0ef463ee4f639466e4affed8243d">DL_UART_getClockConfig</a> (UART_Regs *uart, <a class="el" href="struct_d_l___u_a_r_t___clock_config.html">DL_UART_ClockConfig</a> *config)</td></tr>
<tr class="memdesc:gac1fa0ef463ee4f639466e4affed8243d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get UART source clock configuration.  <a href="group___u_a_r_t.html#gac1fa0ef463ee4f639466e4affed8243d">More...</a><br /></td></tr>
<tr class="separator:gac1fa0ef463ee4f639466e4affed8243d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86cb679b4e6f108acc5beb2bc5ca9b06"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga86cb679b4e6f108acc5beb2bc5ca9b06">DL_UART_configBaudRate</a> (UART_Regs *uart, uint32_t clockFreq, uint32_t baudRate)</td></tr>
<tr class="memdesc:ga86cb679b4e6f108acc5beb2bc5ca9b06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the baud rate.  <a href="group___u_a_r_t.html#ga86cb679b4e6f108acc5beb2bc5ca9b06">More...</a><br /></td></tr>
<tr class="separator:ga86cb679b4e6f108acc5beb2bc5ca9b06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98a5c1e1448957086f30cb0f57d130c8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga98a5c1e1448957086f30cb0f57d130c8">DL_UART_setOversampling</a> (UART_Regs *uart, <a class="el" href="group___u_a_r_t.html#ga70ac3504171fa2f9e48f4ebe3851c109">DL_UART_OVERSAMPLING_RATE</a> rate)</td></tr>
<tr class="memdesc:ga98a5c1e1448957086f30cb0f57d130c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the oversampling rate.  <a href="group___u_a_r_t.html#ga98a5c1e1448957086f30cb0f57d130c8">More...</a><br /></td></tr>
<tr class="separator:ga98a5c1e1448957086f30cb0f57d130c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2130873fa41663dda7c90712441f9898"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___u_a_r_t.html#ga70ac3504171fa2f9e48f4ebe3851c109">DL_UART_OVERSAMPLING_RATE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga2130873fa41663dda7c90712441f9898">DL_UART_getOversampling</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga2130873fa41663dda7c90712441f9898"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the oversampling rate.  <a href="group___u_a_r_t.html#ga2130873fa41663dda7c90712441f9898">More...</a><br /></td></tr>
<tr class="separator:ga2130873fa41663dda7c90712441f9898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83ad9432b1f0b94a606850f8f09cc957"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga83ad9432b1f0b94a606850f8f09cc957">DL_UART_enableLoopbackMode</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga83ad9432b1f0b94a606850f8f09cc957"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable loopback mode.  <a href="group___u_a_r_t.html#ga83ad9432b1f0b94a606850f8f09cc957">More...</a><br /></td></tr>
<tr class="separator:ga83ad9432b1f0b94a606850f8f09cc957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadec1a922e93c0536022a76983e096eb3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gadec1a922e93c0536022a76983e096eb3">DL_UART_isLoopbackModeEnabled</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:gadec1a922e93c0536022a76983e096eb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if loopback mode is enabled.  <a href="group___u_a_r_t.html#gadec1a922e93c0536022a76983e096eb3">More...</a><br /></td></tr>
<tr class="separator:gadec1a922e93c0536022a76983e096eb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c47ada424e99fa8d74616e4dc47dd35"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga9c47ada424e99fa8d74616e4dc47dd35">DL_UART_disableLoopbackMode</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga9c47ada424e99fa8d74616e4dc47dd35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable loopback mode.  <a href="group___u_a_r_t.html#ga9c47ada424e99fa8d74616e4dc47dd35">More...</a><br /></td></tr>
<tr class="separator:ga9c47ada424e99fa8d74616e4dc47dd35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6559413dfd8f82a7a74f9de0ae3f46d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gab6559413dfd8f82a7a74f9de0ae3f46d">DL_UART_setDirection</a> (UART_Regs *uart, <a class="el" href="group___u_a_r_t.html#gae9415ab369a15542d94ad61f2190dd9f">DL_UART_DIRECTION</a> direction)</td></tr>
<tr class="memdesc:gab6559413dfd8f82a7a74f9de0ae3f46d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the direction of the UART communication.  <a href="group___u_a_r_t.html#gab6559413dfd8f82a7a74f9de0ae3f46d">More...</a><br /></td></tr>
<tr class="separator:gab6559413dfd8f82a7a74f9de0ae3f46d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08f817d250119747b2a5535ec6bea738"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___u_a_r_t.html#gae9415ab369a15542d94ad61f2190dd9f">DL_UART_DIRECTION</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga08f817d250119747b2a5535ec6bea738">DL_UART_getDirection</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga08f817d250119747b2a5535ec6bea738"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the direction of the UART communication.  <a href="group___u_a_r_t.html#ga08f817d250119747b2a5535ec6bea738">More...</a><br /></td></tr>
<tr class="separator:ga08f817d250119747b2a5535ec6bea738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dbf456cf6dd80c6f11b56fb2fed1480"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga9dbf456cf6dd80c6f11b56fb2fed1480">DL_UART_enableMajorityVoting</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga9dbf456cf6dd80c6f11b56fb2fed1480"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable majority voting control.  <a href="group___u_a_r_t.html#ga9dbf456cf6dd80c6f11b56fb2fed1480">More...</a><br /></td></tr>
<tr class="separator:ga9dbf456cf6dd80c6f11b56fb2fed1480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52e58c6ff408a2268f4d94be154f7671"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga52e58c6ff408a2268f4d94be154f7671">DL_UART_isMajorityVotingEnabled</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga52e58c6ff408a2268f4d94be154f7671"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if majority voting is enabled.  <a href="group___u_a_r_t.html#ga52e58c6ff408a2268f4d94be154f7671">More...</a><br /></td></tr>
<tr class="separator:ga52e58c6ff408a2268f4d94be154f7671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67210e021727f02844bcc39643a0a86f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga67210e021727f02844bcc39643a0a86f">DL_UART_disableMajorityVoting</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga67210e021727f02844bcc39643a0a86f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable majority voting control.  <a href="group___u_a_r_t.html#ga67210e021727f02844bcc39643a0a86f">More...</a><br /></td></tr>
<tr class="separator:ga67210e021727f02844bcc39643a0a86f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga337059f013e327f4cdbf89f881415687"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga337059f013e327f4cdbf89f881415687">DL_UART_enableMSBFirst</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga337059f013e327f4cdbf89f881415687"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable most significant bit (MSB) first.  <a href="group___u_a_r_t.html#ga337059f013e327f4cdbf89f881415687">More...</a><br /></td></tr>
<tr class="separator:ga337059f013e327f4cdbf89f881415687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef532c4b023ee492ad3bae92b01f3e63"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gaef532c4b023ee492ad3bae92b01f3e63">DL_UART_isMSBFirstEnabled</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:gaef532c4b023ee492ad3bae92b01f3e63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if most significant bit (MSB) first is enabled.  <a href="group___u_a_r_t.html#gaef532c4b023ee492ad3bae92b01f3e63">More...</a><br /></td></tr>
<tr class="separator:gaef532c4b023ee492ad3bae92b01f3e63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacda14c84d5e02c3b93427d0e0f498653"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gacda14c84d5e02c3b93427d0e0f498653">DL_UART_disableMSBFirst</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:gacda14c84d5e02c3b93427d0e0f498653"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable most significant bit (MSB) first.  <a href="group___u_a_r_t.html#gacda14c84d5e02c3b93427d0e0f498653">More...</a><br /></td></tr>
<tr class="separator:gacda14c84d5e02c3b93427d0e0f498653"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ec3c6cc5cf167368e61e50073c569e0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga3ec3c6cc5cf167368e61e50073c569e0">DL_UART_enableTransmitPinManualControl</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga3ec3c6cc5cf167368e61e50073c569e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable control of the TXD pin.  <a href="group___u_a_r_t.html#ga3ec3c6cc5cf167368e61e50073c569e0">More...</a><br /></td></tr>
<tr class="separator:ga3ec3c6cc5cf167368e61e50073c569e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84402ab2af0e5927bba826f397126272"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga84402ab2af0e5927bba826f397126272">DL_UART_isTransmitPinManualControlEnabled</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga84402ab2af0e5927bba826f397126272"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if control of the TXD pin is enabled.  <a href="group___u_a_r_t.html#ga84402ab2af0e5927bba826f397126272">More...</a><br /></td></tr>
<tr class="separator:ga84402ab2af0e5927bba826f397126272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cf985e585b6f4bb006d0360b517c720"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga3cf985e585b6f4bb006d0360b517c720">DL_UART_disableTransmitPinManualControl</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga3cf985e585b6f4bb006d0360b517c720"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable control of the TXD pin.  <a href="group___u_a_r_t.html#ga3cf985e585b6f4bb006d0360b517c720">More...</a><br /></td></tr>
<tr class="separator:ga3cf985e585b6f4bb006d0360b517c720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19854ca4421abedd575cb60fdb286d5e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga19854ca4421abedd575cb60fdb286d5e">DL_UART_setTransmitPinManualOutput</a> (UART_Regs *uart, <a class="el" href="group___u_a_r_t.html#ga13a0718a28b5516768b2ebde8646f3aa">DL_UART_TXD_OUT</a> txdOutVal)</td></tr>
<tr class="memdesc:ga19854ca4421abedd575cb60fdb286d5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the output of the TXD pin.  <a href="group___u_a_r_t.html#ga19854ca4421abedd575cb60fdb286d5e">More...</a><br /></td></tr>
<tr class="separator:ga19854ca4421abedd575cb60fdb286d5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc38cd4e0d57c864e4716c650967d6f2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___u_a_r_t.html#ga13a0718a28b5516768b2ebde8646f3aa">DL_UART_TXD_OUT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gacc38cd4e0d57c864e4716c650967d6f2">DL_UART_getTransmitPinManualOutput</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:gacc38cd4e0d57c864e4716c650967d6f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the output value of the TXD pin.  <a href="group___u_a_r_t.html#gacc38cd4e0d57c864e4716c650967d6f2">More...</a><br /></td></tr>
<tr class="separator:gacc38cd4e0d57c864e4716c650967d6f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6faa18f94c8f68c7415d21f4a8618b36"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga6faa18f94c8f68c7415d21f4a8618b36">DL_UART_enableManchesterEncoding</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga6faa18f94c8f68c7415d21f4a8618b36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Manchester encoding.  <a href="group___u_a_r_t.html#ga6faa18f94c8f68c7415d21f4a8618b36">More...</a><br /></td></tr>
<tr class="separator:ga6faa18f94c8f68c7415d21f4a8618b36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae040a5113f16ec8782a5b1f8a11baeb5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gae040a5113f16ec8782a5b1f8a11baeb5">DL_UART_disableManchesterEncoding</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:gae040a5113f16ec8782a5b1f8a11baeb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Manchester encoding.  <a href="group___u_a_r_t.html#gae040a5113f16ec8782a5b1f8a11baeb5">More...</a><br /></td></tr>
<tr class="separator:gae040a5113f16ec8782a5b1f8a11baeb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f9268f27b8e52cbe4b239909ba17ad0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga9f9268f27b8e52cbe4b239909ba17ad0">DL_UART_isManchesterEncodingEnabled</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga9f9268f27b8e52cbe4b239909ba17ad0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Manchester encoding is enabled.  <a href="group___u_a_r_t.html#ga9f9268f27b8e52cbe4b239909ba17ad0">More...</a><br /></td></tr>
<tr class="separator:ga9f9268f27b8e52cbe4b239909ba17ad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed180882f7cf45a745d9e880bce75859"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gaed180882f7cf45a745d9e880bce75859">DL_UART_setCommunicationMode</a> (UART_Regs *uart, <a class="el" href="group___u_a_r_t.html#gad157dea8fccf7c25f7fc6f5b63678cda">DL_UART_MODE</a> mode)</td></tr>
<tr class="memdesc:gaed180882f7cf45a745d9e880bce75859"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the communication mode/protocol to use.  <a href="group___u_a_r_t.html#gaed180882f7cf45a745d9e880bce75859">More...</a><br /></td></tr>
<tr class="separator:gaed180882f7cf45a745d9e880bce75859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50ddc7d45338ed6bddb383adf80a9db2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___u_a_r_t.html#gad157dea8fccf7c25f7fc6f5b63678cda">DL_UART_MODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga50ddc7d45338ed6bddb383adf80a9db2">DL_UART_getCommunicationMode</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga50ddc7d45338ed6bddb383adf80a9db2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the communication mode/protocol being used.  <a href="group___u_a_r_t.html#ga50ddc7d45338ed6bddb383adf80a9db2">More...</a><br /></td></tr>
<tr class="separator:ga50ddc7d45338ed6bddb383adf80a9db2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bdc876068edc0ecd1bdea88b2b41687"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga7bdc876068edc0ecd1bdea88b2b41687">DL_UART_setFlowControl</a> (UART_Regs *uart, <a class="el" href="group___u_a_r_t.html#ga86dce8eb17cf3b5b1b4faaaba2663bd6">DL_UART_FLOW_CONTROL</a> config)</td></tr>
<tr class="memdesc:ga7bdc876068edc0ecd1bdea88b2b41687"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the flow control configuration.  <a href="group___u_a_r_t.html#ga7bdc876068edc0ecd1bdea88b2b41687">More...</a><br /></td></tr>
<tr class="separator:ga7bdc876068edc0ecd1bdea88b2b41687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae1f7ad2546f0b73f990a2ceb93eec42"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___u_a_r_t.html#ga86dce8eb17cf3b5b1b4faaaba2663bd6">DL_UART_FLOW_CONTROL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gaae1f7ad2546f0b73f990a2ceb93eec42">DL_UART_getFlowControl</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:gaae1f7ad2546f0b73f990a2ceb93eec42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check the flow control configuration.  <a href="group___u_a_r_t.html#gaae1f7ad2546f0b73f990a2ceb93eec42">More...</a><br /></td></tr>
<tr class="separator:gaae1f7ad2546f0b73f990a2ceb93eec42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c51ad710a365fa281d04a462611720e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga7c51ad710a365fa281d04a462611720e">DL_UART_setRTSOutput</a> (UART_Regs *uart, <a class="el" href="group___u_a_r_t.html#gaf404bbb28d29c39b3cca453b44ef1a3f">DL_UART_RTS</a> val)</td></tr>
<tr class="memdesc:ga7c51ad710a365fa281d04a462611720e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the request to send output signal.  <a href="group___u_a_r_t.html#ga7c51ad710a365fa281d04a462611720e">More...</a><br /></td></tr>
<tr class="separator:ga7c51ad710a365fa281d04a462611720e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e7fb4d2955d52103739b1f1713264ca"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___u_a_r_t.html#gaf404bbb28d29c39b3cca453b44ef1a3f">DL_UART_RTS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga4e7fb4d2955d52103739b1f1713264ca">DL_UART_getRTSOutput</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga4e7fb4d2955d52103739b1f1713264ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the request to send output signal.  <a href="group___u_a_r_t.html#ga4e7fb4d2955d52103739b1f1713264ca">More...</a><br /></td></tr>
<tr class="separator:ga4e7fb4d2955d52103739b1f1713264ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf994e8a46dae975d2bf442d9dae69a6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gadf994e8a46dae975d2bf442d9dae69a6">DL_UART_enableFIFOs</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:gadf994e8a46dae975d2bf442d9dae69a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable FIFOs.  <a href="group___u_a_r_t.html#gadf994e8a46dae975d2bf442d9dae69a6">More...</a><br /></td></tr>
<tr class="separator:gadf994e8a46dae975d2bf442d9dae69a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga966811018591e8c58ec1ffd558c76b19"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga966811018591e8c58ec1ffd558c76b19">DL_UART_disableFIFOs</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga966811018591e8c58ec1ffd558c76b19"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable FIFOs.  <a href="group___u_a_r_t.html#ga966811018591e8c58ec1ffd558c76b19">More...</a><br /></td></tr>
<tr class="separator:ga966811018591e8c58ec1ffd558c76b19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ba3310534d67e550ec91e91eb2efcbf"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga2ba3310534d67e550ec91e91eb2efcbf">DL_UART_isFIFOsEnabled</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga2ba3310534d67e550ec91e91eb2efcbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if FIFOs are enabled.  <a href="group___u_a_r_t.html#ga2ba3310534d67e550ec91e91eb2efcbf">More...</a><br /></td></tr>
<tr class="separator:ga2ba3310534d67e550ec91e91eb2efcbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6363776ae195af216ed996731171f62b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga6363776ae195af216ed996731171f62b">DL_UART_enableLINSendBreak</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga6363776ae195af216ed996731171f62b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable send break (for LIN protocol)  <a href="group___u_a_r_t.html#ga6363776ae195af216ed996731171f62b">More...</a><br /></td></tr>
<tr class="separator:ga6363776ae195af216ed996731171f62b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50cad65f9797e3880b0ee8eecfd3bab6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga50cad65f9797e3880b0ee8eecfd3bab6">DL_UART_disableLINSendBreak</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga50cad65f9797e3880b0ee8eecfd3bab6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable send break.  <a href="group___u_a_r_t.html#ga50cad65f9797e3880b0ee8eecfd3bab6">More...</a><br /></td></tr>
<tr class="separator:ga50cad65f9797e3880b0ee8eecfd3bab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10e00d45e289d186a805d51011f0c2fe"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga10e00d45e289d186a805d51011f0c2fe">DL_UART_isLINSendBreakEnabled</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga10e00d45e289d186a805d51011f0c2fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if send break is enabled.  <a href="group___u_a_r_t.html#ga10e00d45e289d186a805d51011f0c2fe">More...</a><br /></td></tr>
<tr class="separator:ga10e00d45e289d186a805d51011f0c2fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79d32e894774c1d73349db27a2ceddfa"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga79d32e894774c1d73349db27a2ceddfa">DL_UART_isParityEnabled</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga79d32e894774c1d73349db27a2ceddfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if parity is enabled.  <a href="group___u_a_r_t.html#ga79d32e894774c1d73349db27a2ceddfa">More...</a><br /></td></tr>
<tr class="separator:ga79d32e894774c1d73349db27a2ceddfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fcd13362afe3c5a5cb07a8267e8e333"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga0fcd13362afe3c5a5cb07a8267e8e333">DL_UART_setParityMode</a> (UART_Regs *uart, <a class="el" href="group___u_a_r_t.html#ga4fd77035797b6862ed48565119a754c1">DL_UART_PARITY</a> parity)</td></tr>
<tr class="memdesc:ga0fcd13362afe3c5a5cb07a8267e8e333"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the parity mode.  <a href="group___u_a_r_t.html#ga0fcd13362afe3c5a5cb07a8267e8e333">More...</a><br /></td></tr>
<tr class="separator:ga0fcd13362afe3c5a5cb07a8267e8e333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9de954ded0358eb26b570c7f7ef9892a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___u_a_r_t.html#ga4fd77035797b6862ed48565119a754c1">DL_UART_PARITY</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga9de954ded0358eb26b570c7f7ef9892a">DL_UART_getParityMode</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga9de954ded0358eb26b570c7f7ef9892a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get parity mode.  <a href="group___u_a_r_t.html#ga9de954ded0358eb26b570c7f7ef9892a">More...</a><br /></td></tr>
<tr class="separator:ga9de954ded0358eb26b570c7f7ef9892a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga421fec89f30ab8b147a44a3086858562"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga421fec89f30ab8b147a44a3086858562">DL_UART_setStopBits</a> (UART_Regs *uart, <a class="el" href="group___u_a_r_t.html#ga233997ef460215733b0a23c65894522a">DL_UART_STOP_BITS</a> numStopBits)</td></tr>
<tr class="memdesc:ga421fec89f30ab8b147a44a3086858562"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the number of stop bits.  <a href="group___u_a_r_t.html#ga421fec89f30ab8b147a44a3086858562">More...</a><br /></td></tr>
<tr class="separator:ga421fec89f30ab8b147a44a3086858562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13f7f31d4aeabacb3eaa040d4b4b05df"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___u_a_r_t.html#ga233997ef460215733b0a23c65894522a">DL_UART_STOP_BITS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga13f7f31d4aeabacb3eaa040d4b4b05df">DL_UART_getStopBits</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga13f7f31d4aeabacb3eaa040d4b4b05df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the number of stop bits.  <a href="group___u_a_r_t.html#ga13f7f31d4aeabacb3eaa040d4b4b05df">More...</a><br /></td></tr>
<tr class="separator:ga13f7f31d4aeabacb3eaa040d4b4b05df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab51fc13a7cac15e9ac8ffdac212d9eda"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gab51fc13a7cac15e9ac8ffdac212d9eda">DL_UART_setWordLength</a> (UART_Regs *uart, <a class="el" href="group___u_a_r_t.html#ga83eb07428ca8c16a8c8b44538da1d01a">DL_UART_WORD_LENGTH</a> wordLength)</td></tr>
<tr class="memdesc:gab51fc13a7cac15e9ac8ffdac212d9eda"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the word length.  <a href="group___u_a_r_t.html#gab51fc13a7cac15e9ac8ffdac212d9eda">More...</a><br /></td></tr>
<tr class="separator:gab51fc13a7cac15e9ac8ffdac212d9eda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbeac92d2778fd8a064f82b5fb6e295a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___u_a_r_t.html#ga83eb07428ca8c16a8c8b44538da1d01a">DL_UART_WORD_LENGTH</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gabbeac92d2778fd8a064f82b5fb6e295a">DL_UART_getWordLength</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:gabbeac92d2778fd8a064f82b5fb6e295a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the word length.  <a href="group___u_a_r_t.html#gabbeac92d2778fd8a064f82b5fb6e295a">More...</a><br /></td></tr>
<tr class="separator:gabbeac92d2778fd8a064f82b5fb6e295a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f30766e2c8066724be0ccf3410be5cf"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga9f30766e2c8066724be0ccf3410be5cf">DL_UART_enableSendIdlePattern</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga9f30766e2c8066724be0ccf3410be5cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Send idle pattern.  <a href="group___u_a_r_t.html#ga9f30766e2c8066724be0ccf3410be5cf">More...</a><br /></td></tr>
<tr class="separator:ga9f30766e2c8066724be0ccf3410be5cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga048622d8b35eacfbfaf95767f1433119"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga048622d8b35eacfbfaf95767f1433119">DL_UART_disableSendIdlePattern</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga048622d8b35eacfbfaf95767f1433119"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable send idle pattern.  <a href="group___u_a_r_t.html#ga048622d8b35eacfbfaf95767f1433119">More...</a><br /></td></tr>
<tr class="separator:ga048622d8b35eacfbfaf95767f1433119"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae353209edb3161e8c15ae7fd0b7988e4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gae353209edb3161e8c15ae7fd0b7988e4">DL_UART_isSendIdlePatternEnabled</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:gae353209edb3161e8c15ae7fd0b7988e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if send idle pattern is enabled.  <a href="group___u_a_r_t.html#gae353209edb3161e8c15ae7fd0b7988e4">More...</a><br /></td></tr>
<tr class="separator:gae353209edb3161e8c15ae7fd0b7988e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6955da0ed588690b191aaa753df7fea"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gae6955da0ed588690b191aaa753df7fea">DL_UART_setExternalDriverSetup</a> (UART_Regs *uart, uint32_t val)</td></tr>
<tr class="memdesc:gae6955da0ed588690b191aaa753df7fea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set external driver setup value.  <a href="group___u_a_r_t.html#gae6955da0ed588690b191aaa753df7fea">More...</a><br /></td></tr>
<tr class="separator:gae6955da0ed588690b191aaa753df7fea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e9d84800a304ae49d79b36a7d9999fd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga3e9d84800a304ae49d79b36a7d9999fd">DL_UART_getExternalDriverSetup</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga3e9d84800a304ae49d79b36a7d9999fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the external driver setup value.  <a href="group___u_a_r_t.html#ga3e9d84800a304ae49d79b36a7d9999fd">More...</a><br /></td></tr>
<tr class="separator:ga3e9d84800a304ae49d79b36a7d9999fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5039aedd45743569f7c0e4230893e6d3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga5039aedd45743569f7c0e4230893e6d3">DL_UART_setExternalDriverHold</a> (UART_Regs *uart, uint32_t val)</td></tr>
<tr class="memdesc:ga5039aedd45743569f7c0e4230893e6d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set external driver setup hold.  <a href="group___u_a_r_t.html#ga5039aedd45743569f7c0e4230893e6d3">More...</a><br /></td></tr>
<tr class="separator:ga5039aedd45743569f7c0e4230893e6d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fc0614c8d79968ee6e50158a1032570"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga6fc0614c8d79968ee6e50158a1032570">DL_UART_getExternalDriverHold</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga6fc0614c8d79968ee6e50158a1032570"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the external driver setup hold.  <a href="group___u_a_r_t.html#ga6fc0614c8d79968ee6e50158a1032570">More...</a><br /></td></tr>
<tr class="separator:ga6fc0614c8d79968ee6e50158a1032570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed99c37bae54f06ad4e9350c18af9a68"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gaed99c37bae54f06ad4e9350c18af9a68">DL_UART_isBusy</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:gaed99c37bae54f06ad4e9350c18af9a68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if the UART is busy.  <a href="group___u_a_r_t.html#gaed99c37bae54f06ad4e9350c18af9a68">More...</a><br /></td></tr>
<tr class="separator:gaed99c37bae54f06ad4e9350c18af9a68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf21663b5645f3a28bcaa4d87e12ae2e7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gaf21663b5645f3a28bcaa4d87e12ae2e7">DL_UART_isRXFIFOEmpty</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:gaf21663b5645f3a28bcaa4d87e12ae2e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if the RX FIFO is empty.  <a href="group___u_a_r_t.html#gaf21663b5645f3a28bcaa4d87e12ae2e7">More...</a><br /></td></tr>
<tr class="separator:gaf21663b5645f3a28bcaa4d87e12ae2e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6d4d3671634f039fc24af8aeb7f939a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gab6d4d3671634f039fc24af8aeb7f939a">DL_UART_isRXFIFOFull</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:gab6d4d3671634f039fc24af8aeb7f939a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if the RX FIFO is full.  <a href="group___u_a_r_t.html#gab6d4d3671634f039fc24af8aeb7f939a">More...</a><br /></td></tr>
<tr class="separator:gab6d4d3671634f039fc24af8aeb7f939a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe19a485b533d651ef00d7c41428add6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gafe19a485b533d651ef00d7c41428add6">DL_UART_isTXFIFOEmpty</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:gafe19a485b533d651ef00d7c41428add6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if the TX FIFO is empty.  <a href="group___u_a_r_t.html#gafe19a485b533d651ef00d7c41428add6">More...</a><br /></td></tr>
<tr class="separator:gafe19a485b533d651ef00d7c41428add6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef1e16cee5bafa4257498c7078e78ffc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gaef1e16cee5bafa4257498c7078e78ffc">DL_UART_isTXFIFOFull</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:gaef1e16cee5bafa4257498c7078e78ffc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if the TX FIFO is full.  <a href="group___u_a_r_t.html#gaef1e16cee5bafa4257498c7078e78ffc">More...</a><br /></td></tr>
<tr class="separator:gaef1e16cee5bafa4257498c7078e78ffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f966af7f9f27c6560b9417a0e09cba7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga5f966af7f9f27c6560b9417a0e09cba7">DL_UART_isClearToSend</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga5f966af7f9f27c6560b9417a0e09cba7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if UART is clear to send.  <a href="group___u_a_r_t.html#ga5f966af7f9f27c6560b9417a0e09cba7">More...</a><br /></td></tr>
<tr class="separator:ga5f966af7f9f27c6560b9417a0e09cba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f98b5885c68fb723e73e65767c20ea2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga0f98b5885c68fb723e73e65767c20ea2">DL_UART_isIdleModeDetected</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga0f98b5885c68fb723e73e65767c20ea2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if Idle mode has been detected.  <a href="group___u_a_r_t.html#ga0f98b5885c68fb723e73e65767c20ea2">More...</a><br /></td></tr>
<tr class="separator:ga0f98b5885c68fb723e73e65767c20ea2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42981c1752bf99cb6a49534152d1e47a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga42981c1752bf99cb6a49534152d1e47a">DL_UART_setTXFIFOThreshold</a> (UART_Regs *uart, <a class="el" href="group___u_a_r_t.html#gabb03db44f7a1649864d009d16723d9ce">DL_UART_TX_FIFO_LEVEL</a> threshold)</td></tr>
<tr class="memdesc:ga42981c1752bf99cb6a49534152d1e47a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the TX FIFO interrupt threshold level.  <a href="group___u_a_r_t.html#ga42981c1752bf99cb6a49534152d1e47a">More...</a><br /></td></tr>
<tr class="separator:ga42981c1752bf99cb6a49534152d1e47a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a4ef0d4f108703bc6f5a712aa2cf16e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___u_a_r_t.html#gabb03db44f7a1649864d009d16723d9ce">DL_UART_TX_FIFO_LEVEL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga5a4ef0d4f108703bc6f5a712aa2cf16e">DL_UART_getTXFIFOThreshold</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga5a4ef0d4f108703bc6f5a712aa2cf16e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the TX FIFO interrupt threshold level.  <a href="group___u_a_r_t.html#ga5a4ef0d4f108703bc6f5a712aa2cf16e">More...</a><br /></td></tr>
<tr class="separator:ga5a4ef0d4f108703bc6f5a712aa2cf16e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7432986d67dc7826b451d25a5017d3c8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga7432986d67dc7826b451d25a5017d3c8">DL_UART_setRXFIFOThreshold</a> (UART_Regs *uart, <a class="el" href="group___u_a_r_t.html#ga0ddbf2285495aba49020492f6c2ea9d1">DL_UART_RX_FIFO_LEVEL</a> threshold)</td></tr>
<tr class="memdesc:ga7432986d67dc7826b451d25a5017d3c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the RX FIFO interrupt threshold level. The interrupts are generated based on a transition through a level rather than being based on the level. That is, the interrupts are generated when the fill level progresses through the trigger level. For example, if the receive trigger level is set to the half-way mark, the interrupt is triggered when the receive FIFO becomes half full. In other words, the interrupt is triggered after the receive FIFO is filled with two or more characters.  <a href="group___u_a_r_t.html#ga7432986d67dc7826b451d25a5017d3c8">More...</a><br /></td></tr>
<tr class="separator:ga7432986d67dc7826b451d25a5017d3c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ca0339df53f06794187c194f1637ee3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___u_a_r_t.html#ga0ddbf2285495aba49020492f6c2ea9d1">DL_UART_RX_FIFO_LEVEL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga8ca0339df53f06794187c194f1637ee3">DL_UART_getRXFIFOThreshold</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga8ca0339df53f06794187c194f1637ee3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the RX FIFO interrupt threshold level.  <a href="group___u_a_r_t.html#ga8ca0339df53f06794187c194f1637ee3">More...</a><br /></td></tr>
<tr class="separator:ga8ca0339df53f06794187c194f1637ee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga385c642cc9986f8208a40a06a06c63dc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga385c642cc9986f8208a40a06a06c63dc">DL_UART_setRXInterruptTimeout</a> (UART_Regs *uart, uint32_t timeout)</td></tr>
<tr class="memdesc:ga385c642cc9986f8208a40a06a06c63dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the RX interrupt timeout.  <a href="group___u_a_r_t.html#ga385c642cc9986f8208a40a06a06c63dc">More...</a><br /></td></tr>
<tr class="separator:ga385c642cc9986f8208a40a06a06c63dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ddc1862ef6e8938bd5b7f1614a6fcb2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga8ddc1862ef6e8938bd5b7f1614a6fcb2">DL_UART_getRXInterruptTimeout</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga8ddc1862ef6e8938bd5b7f1614a6fcb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the RX interrupt timeout.  <a href="group___u_a_r_t.html#ga8ddc1862ef6e8938bd5b7f1614a6fcb2">More...</a><br /></td></tr>
<tr class="separator:ga8ddc1862ef6e8938bd5b7f1614a6fcb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e933efa65f932b1ad242333ae3611ac"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga2e933efa65f932b1ad242333ae3611ac">DL_UART_getIntegerBaudRateDivisor</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga2e933efa65f932b1ad242333ae3611ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Integer Baud-Rate Divisor.  <a href="group___u_a_r_t.html#ga2e933efa65f932b1ad242333ae3611ac">More...</a><br /></td></tr>
<tr class="separator:ga2e933efa65f932b1ad242333ae3611ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5056fd3108c5c3cf4f5460e535468c4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gaf5056fd3108c5c3cf4f5460e535468c4">DL_UART_getFractionalBaudRateDivisor</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:gaf5056fd3108c5c3cf4f5460e535468c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Fractional Baud-Rate Divisor.  <a href="group___u_a_r_t.html#gaf5056fd3108c5c3cf4f5460e535468c4">More...</a><br /></td></tr>
<tr class="separator:gaf5056fd3108c5c3cf4f5460e535468c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b5b068ec93234e0e39f2f5159017912"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga5b5b068ec93234e0e39f2f5159017912">DL_UART_setBaudRateDivisor</a> (UART_Regs *uart, uint32_t integerDivisor, uint32_t fractionalDivisor)</td></tr>
<tr class="memdesc:ga5b5b068ec93234e0e39f2f5159017912"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the baud rate divisor.  <a href="group___u_a_r_t.html#ga5b5b068ec93234e0e39f2f5159017912">More...</a><br /></td></tr>
<tr class="separator:ga5b5b068ec93234e0e39f2f5159017912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3af44bb8420dfe09ba971196b5d69dcb"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga3af44bb8420dfe09ba971196b5d69dcb">DL_UART_setIrDABaudRateDivisor</a> (UART_Regs *uart, uint32_t integerDivisor, uint32_t fractionalDivisor, <a class="el" href="group___u_a_r_t.html#ga3d75f2d21c42933dea780f0b9103167b">DL_UART_CLOCK_DIVIDE2_RATIO</a> clkDivisor2)</td></tr>
<tr class="memdesc:ga3af44bb8420dfe09ba971196b5d69dcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the baud rate divisor for IrDA mode.  <a href="group___u_a_r_t.html#ga3af44bb8420dfe09ba971196b5d69dcb">More...</a><br /></td></tr>
<tr class="separator:ga3af44bb8420dfe09ba971196b5d69dcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c0f9fd90b75f3920fb3b999d69f23ff"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga4c0f9fd90b75f3920fb3b999d69f23ff">DL_UART_setDigitalPulseWidth</a> (UART_Regs *uart, uint32_t pulseWidth)</td></tr>
<tr class="memdesc:ga4c0f9fd90b75f3920fb3b999d69f23ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the pulse width select for the digital glitch suppresion.  <a href="group___u_a_r_t.html#ga4c0f9fd90b75f3920fb3b999d69f23ff">More...</a><br /></td></tr>
<tr class="separator:ga4c0f9fd90b75f3920fb3b999d69f23ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ecd7da3ecfe64be3dee1cc497672060"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga9ecd7da3ecfe64be3dee1cc497672060">DL_UART_getDigitalPulseWidth</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga9ecd7da3ecfe64be3dee1cc497672060"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the pulse width select for the digital glitch suppresion.  <a href="group___u_a_r_t.html#ga9ecd7da3ecfe64be3dee1cc497672060">More...</a><br /></td></tr>
<tr class="separator:ga9ecd7da3ecfe64be3dee1cc497672060"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ae006aef6ba65dddba8ee18b2821883"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga1ae006aef6ba65dddba8ee18b2821883">DL_UART_transmitData</a> (UART_Regs *uart, uint8_t data)</td></tr>
<tr class="memdesc:ga1ae006aef6ba65dddba8ee18b2821883"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes data into the TX FIFO to transmit.  <a href="group___u_a_r_t.html#ga1ae006aef6ba65dddba8ee18b2821883">More...</a><br /></td></tr>
<tr class="separator:ga1ae006aef6ba65dddba8ee18b2821883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48559a70bb96aea9a8bebb85b8b2203d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga48559a70bb96aea9a8bebb85b8b2203d">DL_UART_receiveData</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga48559a70bb96aea9a8bebb85b8b2203d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads data from the RX FIFO.  <a href="group___u_a_r_t.html#ga48559a70bb96aea9a8bebb85b8b2203d">More...</a><br /></td></tr>
<tr class="separator:ga48559a70bb96aea9a8bebb85b8b2203d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada866dc85d5de00628744d98a3ed7e99"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gada866dc85d5de00628744d98a3ed7e99">DL_UART_getErrorStatus</a> (UART_Regs *uart, uint32_t errorMask)</td></tr>
<tr class="memdesc:gada866dc85d5de00628744d98a3ed7e99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the status of the error flags of the received data.  <a href="group___u_a_r_t.html#gada866dc85d5de00628744d98a3ed7e99">More...</a><br /></td></tr>
<tr class="separator:gada866dc85d5de00628744d98a3ed7e99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae64416014426ba9dc5bbb5ac348df868"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gae64416014426ba9dc5bbb5ac348df868">DL_UART_setLINCounterValue</a> (UART_Regs *uart, uint16_t value)</td></tr>
<tr class="memdesc:gae64416014426ba9dc5bbb5ac348df868"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the LIN counter value.  <a href="group___u_a_r_t.html#gae64416014426ba9dc5bbb5ac348df868">More...</a><br /></td></tr>
<tr class="separator:gae64416014426ba9dc5bbb5ac348df868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga262a22e2f5db9abb6781800ff5599240"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga262a22e2f5db9abb6781800ff5599240">DL_UART_getLINCounterValue</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga262a22e2f5db9abb6781800ff5599240"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the LIN counter value.  <a href="group___u_a_r_t.html#ga262a22e2f5db9abb6781800ff5599240">More...</a><br /></td></tr>
<tr class="separator:ga262a22e2f5db9abb6781800ff5599240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42c2224363ed060ea4973c08ead59643"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga42c2224363ed060ea4973c08ead59643">DL_UART_enableLINCounter</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga42c2224363ed060ea4973c08ead59643"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the LIN counter.  <a href="group___u_a_r_t.html#ga42c2224363ed060ea4973c08ead59643">More...</a><br /></td></tr>
<tr class="separator:ga42c2224363ed060ea4973c08ead59643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc24e6196b8a0c5f69ba029dfb8274b2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gacc24e6196b8a0c5f69ba029dfb8274b2">DL_UART_isLINCounterEnabled</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:gacc24e6196b8a0c5f69ba029dfb8274b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the LIN counter is enabled.  <a href="group___u_a_r_t.html#gacc24e6196b8a0c5f69ba029dfb8274b2">More...</a><br /></td></tr>
<tr class="separator:gacc24e6196b8a0c5f69ba029dfb8274b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad84849f19e3c1af78c58308f27349a87"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gad84849f19e3c1af78c58308f27349a87">DL_UART_disableLINCounter</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:gad84849f19e3c1af78c58308f27349a87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the LIN counter.  <a href="group___u_a_r_t.html#gad84849f19e3c1af78c58308f27349a87">More...</a><br /></td></tr>
<tr class="separator:gad84849f19e3c1af78c58308f27349a87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd94f5ac57759efd65e343bf83f56e4f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gadd94f5ac57759efd65e343bf83f56e4f">DL_UART_enableLINCounterClearOnFallingEdge</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:gadd94f5ac57759efd65e343bf83f56e4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable LIN counter clear and start counting on falling edge of RXD.  <a href="group___u_a_r_t.html#gadd94f5ac57759efd65e343bf83f56e4f">More...</a><br /></td></tr>
<tr class="separator:gadd94f5ac57759efd65e343bf83f56e4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b5b8cbb6dfdaeafaa8f33bdfa9a131f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga2b5b8cbb6dfdaeafaa8f33bdfa9a131f">DL_UART_isLINCounterClearOnFallingEdge</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga2b5b8cbb6dfdaeafaa8f33bdfa9a131f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if LIN counting on falling edge of RXD is enabled.  <a href="group___u_a_r_t.html#ga2b5b8cbb6dfdaeafaa8f33bdfa9a131f">More...</a><br /></td></tr>
<tr class="separator:ga2b5b8cbb6dfdaeafaa8f33bdfa9a131f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44ecbf4967a9b49626284accc92ab5ff"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga44ecbf4967a9b49626284accc92ab5ff">DL_UART_disableLINCounterClearOnFallingEdge</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga44ecbf4967a9b49626284accc92ab5ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable LIN counting on falling edge of RXD.  <a href="group___u_a_r_t.html#ga44ecbf4967a9b49626284accc92ab5ff">More...</a><br /></td></tr>
<tr class="separator:ga44ecbf4967a9b49626284accc92ab5ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88374dbf4c0accbf51ab83fffc6e77bb"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga88374dbf4c0accbf51ab83fffc6e77bb">DL_UART_enableLINCountWhileLow</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga88374dbf4c0accbf51ab83fffc6e77bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable LIN counter incrementing while RXD signal is low.  <a href="group___u_a_r_t.html#ga88374dbf4c0accbf51ab83fffc6e77bb">More...</a><br /></td></tr>
<tr class="separator:ga88374dbf4c0accbf51ab83fffc6e77bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga965fa1faf6c96cd405f3baacabd1c6d4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga965fa1faf6c96cd405f3baacabd1c6d4">DL_UART_isLINCountWhileLowEnabled</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga965fa1faf6c96cd405f3baacabd1c6d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if LIN counter increments while RXD signal is low is enabled.  <a href="group___u_a_r_t.html#ga965fa1faf6c96cd405f3baacabd1c6d4">More...</a><br /></td></tr>
<tr class="separator:ga965fa1faf6c96cd405f3baacabd1c6d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b11b2e5fe5ed7ecc50460a88229019c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga0b11b2e5fe5ed7ecc50460a88229019c">DL_UART_disableLINCountWhileLow</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga0b11b2e5fe5ed7ecc50460a88229019c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable LIN counter increments while RXD signal is low.  <a href="group___u_a_r_t.html#ga0b11b2e5fe5ed7ecc50460a88229019c">More...</a><br /></td></tr>
<tr class="separator:ga0b11b2e5fe5ed7ecc50460a88229019c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bbb67a29987cb22ae52a040dc656ad5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga2bbb67a29987cb22ae52a040dc656ad5">DL_UART_enableLINFallingEdgeCapture</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga2bbb67a29987cb22ae52a040dc656ad5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable capture of the LIN counter on a falling edge.  <a href="group___u_a_r_t.html#ga2bbb67a29987cb22ae52a040dc656ad5">More...</a><br /></td></tr>
<tr class="separator:ga2bbb67a29987cb22ae52a040dc656ad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18322215c2d255bcb8942409532b52ed"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga18322215c2d255bcb8942409532b52ed">DL_UART_isLINFallingEdgeCaptureEnabled</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga18322215c2d255bcb8942409532b52ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check status of capture of LIN counter on a falling edge.  <a href="group___u_a_r_t.html#ga18322215c2d255bcb8942409532b52ed">More...</a><br /></td></tr>
<tr class="separator:ga18322215c2d255bcb8942409532b52ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59349874686a6957f40f2f3adf296e3d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga59349874686a6957f40f2f3adf296e3d">DL_UART_disableLINFallingEdgeCapture</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga59349874686a6957f40f2f3adf296e3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable capture of LIN counter on a falling edge.  <a href="group___u_a_r_t.html#ga59349874686a6957f40f2f3adf296e3d">More...</a><br /></td></tr>
<tr class="separator:ga59349874686a6957f40f2f3adf296e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3342a8888054d32b94d4c8e174db59ec"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga3342a8888054d32b94d4c8e174db59ec">DL_UART_enableLINRisingEdgeCapture</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga3342a8888054d32b94d4c8e174db59ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable capture of the LIN counter on a rising edge.  <a href="group___u_a_r_t.html#ga3342a8888054d32b94d4c8e174db59ec">More...</a><br /></td></tr>
<tr class="separator:ga3342a8888054d32b94d4c8e174db59ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92873b32ff7233139cc0a0c61ed83eb5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga92873b32ff7233139cc0a0c61ed83eb5">DL_UART_isLINRisingEdgeCaptureEnabled</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga92873b32ff7233139cc0a0c61ed83eb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check status of capture of LIN counter on a rising edge.  <a href="group___u_a_r_t.html#ga92873b32ff7233139cc0a0c61ed83eb5">More...</a><br /></td></tr>
<tr class="separator:ga92873b32ff7233139cc0a0c61ed83eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53f688351be453538769f820d3c7d16a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga53f688351be453538769f820d3c7d16a">DL_UART_disableLINRisingEdgeCapture</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga53f688351be453538769f820d3c7d16a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable capture of LIN counter on a rising edge.  <a href="group___u_a_r_t.html#ga53f688351be453538769f820d3c7d16a">More...</a><br /></td></tr>
<tr class="separator:ga53f688351be453538769f820d3c7d16a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76ebbdfb19a70200ef4339348f76324b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga76ebbdfb19a70200ef4339348f76324b">DL_UART_enableLINCounterCompareMatch</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga76ebbdfb19a70200ef4339348f76324b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable LIN counter compare match mode.  <a href="group___u_a_r_t.html#ga76ebbdfb19a70200ef4339348f76324b">More...</a><br /></td></tr>
<tr class="separator:ga76ebbdfb19a70200ef4339348f76324b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf795d42741bc1c61900c4943e337f8eb"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gaf795d42741bc1c61900c4943e337f8eb">DL_UART_enableLINSyncFieldValidationCounterControl</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:gaf795d42741bc1c61900c4943e337f8eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Setup LIN counter control for sync field validation.  <a href="group___u_a_r_t.html#gaf795d42741bc1c61900c4943e337f8eb">More...</a><br /></td></tr>
<tr class="separator:gaf795d42741bc1c61900c4943e337f8eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f8b391bc1d85c809ffc54234a0ef62c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga4f8b391bc1d85c809ffc54234a0ef62c">DL_UART_enableLINReceptionCountControl</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga4f8b391bc1d85c809ffc54234a0ef62c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Setup LIN counter control for LIN reception.  <a href="group___u_a_r_t.html#ga4f8b391bc1d85c809ffc54234a0ef62c">More...</a><br /></td></tr>
<tr class="separator:ga4f8b391bc1d85c809ffc54234a0ef62c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88eee11ff7a929c3d81a3320603e02c1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga88eee11ff7a929c3d81a3320603e02c1">DL_UART_isLINCounterCompareMatchEnabled</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga88eee11ff7a929c3d81a3320603e02c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if LIN counter compare match mode is enabled.  <a href="group___u_a_r_t.html#ga88eee11ff7a929c3d81a3320603e02c1">More...</a><br /></td></tr>
<tr class="separator:ga88eee11ff7a929c3d81a3320603e02c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac43173c8877181088fce7a2de1997cfb"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gac43173c8877181088fce7a2de1997cfb">DL_UART_disableLINCounterCompareMatch</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:gac43173c8877181088fce7a2de1997cfb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable LIN counter compare match mode.  <a href="group___u_a_r_t.html#gac43173c8877181088fce7a2de1997cfb">More...</a><br /></td></tr>
<tr class="separator:gac43173c8877181088fce7a2de1997cfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44725f95f83192c5c22ea373a7d2f688"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga44725f95f83192c5c22ea373a7d2f688">DL_UART_setLINCounterCompareValue</a> (UART_Regs *uart, uint16_t value)</td></tr>
<tr class="memdesc:ga44725f95f83192c5c22ea373a7d2f688"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the value to be compared to the LIN counter.  <a href="group___u_a_r_t.html#ga44725f95f83192c5c22ea373a7d2f688">More...</a><br /></td></tr>
<tr class="separator:ga44725f95f83192c5c22ea373a7d2f688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf929bf4e2897a614c2ce18c29ddde989"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gaf929bf4e2897a614c2ce18c29ddde989">DL_UART_getLINFallingEdgeCaptureValue</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:gaf929bf4e2897a614c2ce18c29ddde989"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the LINC0 counter value.  <a href="group___u_a_r_t.html#gaf929bf4e2897a614c2ce18c29ddde989">More...</a><br /></td></tr>
<tr class="separator:gaf929bf4e2897a614c2ce18c29ddde989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa969e53c3eb6f31785407243af60a5c9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gaa969e53c3eb6f31785407243af60a5c9">DL_UART_getLINRisingEdgeCaptureValue</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:gaa969e53c3eb6f31785407243af60a5c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the LINC1 counter value.  <a href="group___u_a_r_t.html#gaa969e53c3eb6f31785407243af60a5c9">More...</a><br /></td></tr>
<tr class="separator:gaa969e53c3eb6f31785407243af60a5c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e53740269cf580bc88132aa957598cc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga3e53740269cf580bc88132aa957598cc">DL_UART_enableIrDAMode</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga3e53740269cf580bc88132aa957598cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the IrDA encoder/decoder.  <a href="group___u_a_r_t.html#ga3e53740269cf580bc88132aa957598cc">More...</a><br /></td></tr>
<tr class="separator:ga3e53740269cf580bc88132aa957598cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31866d726fca80bbbc3324a4ec86fce8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga31866d726fca80bbbc3324a4ec86fce8">DL_UART_isIrDAModeEnabled</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga31866d726fca80bbbc3324a4ec86fce8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the IrDA encoder/decoder is enabled.  <a href="group___u_a_r_t.html#ga31866d726fca80bbbc3324a4ec86fce8">More...</a><br /></td></tr>
<tr class="separator:ga31866d726fca80bbbc3324a4ec86fce8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae31135264d0e195f897754ae762e3197"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gae31135264d0e195f897754ae762e3197">DL_UART_disableIrDAMode</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:gae31135264d0e195f897754ae762e3197"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the IrDA encoder/decoder.  <a href="group___u_a_r_t.html#gae31135264d0e195f897754ae762e3197">More...</a><br /></td></tr>
<tr class="separator:gae31135264d0e195f897754ae762e3197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad777649c41ce2bb4153672162706a094"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gad777649c41ce2bb4153672162706a094">DL_UART_setIrDATXPulseClockSelect</a> (UART_Regs *uart, <a class="el" href="group___u_a_r_t.html#gac6976cb8229cd432d296ac0f0ad88534">DL_UART_IRDA_CLOCK</a> uartClock)</td></tr>
<tr class="memdesc:gad777649c41ce2bb4153672162706a094"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the IrDA transmit pulse clock select.  <a href="group___u_a_r_t.html#gad777649c41ce2bb4153672162706a094">More...</a><br /></td></tr>
<tr class="separator:gad777649c41ce2bb4153672162706a094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7666b89cf7a6deff27696b37febdf108"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___u_a_r_t.html#gac6976cb8229cd432d296ac0f0ad88534">DL_UART_IRDA_CLOCK</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga7666b89cf7a6deff27696b37febdf108">DL_UART_getIrDATXPulseClockSelect</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga7666b89cf7a6deff27696b37febdf108"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the IrDA transmit pulse clock select.  <a href="group___u_a_r_t.html#ga7666b89cf7a6deff27696b37febdf108">More...</a><br /></td></tr>
<tr class="separator:ga7666b89cf7a6deff27696b37febdf108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6b3ece440ab10f528091cfaf5a732e8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gae6b3ece440ab10f528091cfaf5a732e8">DL_UART_configIrDAMode</a> (UART_Regs *uart, <a class="el" href="group___u_a_r_t.html#ga6677995ff1cd028143df16ecba70bc70">DL_UART_IRDA_POLARITY</a> polarity, uint32_t pulseLength, <a class="el" href="group___u_a_r_t.html#gac6976cb8229cd432d296ac0f0ad88534">DL_UART_IRDA_CLOCK</a> irdaClk)</td></tr>
<tr class="memdesc:gae6b3ece440ab10f528091cfaf5a732e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the IrDA configurations.  <a href="group___u_a_r_t.html#gae6b3ece440ab10f528091cfaf5a732e8">More...</a><br /></td></tr>
<tr class="separator:gae6b3ece440ab10f528091cfaf5a732e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f720d5aea25d696f97a417983fb6616"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga3f720d5aea25d696f97a417983fb6616">DL_UART_setIrDAPulseLength</a> (UART_Regs *uart, uint32_t pulseLength, <a class="el" href="group___u_a_r_t.html#gac6976cb8229cd432d296ac0f0ad88534">DL_UART_IRDA_CLOCK</a> irdaClk)</td></tr>
<tr class="memdesc:ga3f720d5aea25d696f97a417983fb6616"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the IrDA transmit pulse length.  <a href="group___u_a_r_t.html#ga3f720d5aea25d696f97a417983fb6616">More...</a><br /></td></tr>
<tr class="separator:ga3f720d5aea25d696f97a417983fb6616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae81598d3604cd257217d695851dd397e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gae81598d3604cd257217d695851dd397e">DL_UART_getIrDATXPulseLength</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:gae81598d3604cd257217d695851dd397e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the IrDA transmit pulse length.  <a href="group___u_a_r_t.html#gae81598d3604cd257217d695851dd397e">More...</a><br /></td></tr>
<tr class="separator:gae81598d3604cd257217d695851dd397e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50c2c416c2bb57755eef41fe7dfd8584"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga50c2c416c2bb57755eef41fe7dfd8584">DL_UART_setIrDARXPulsePolarity</a> (UART_Regs *uart, <a class="el" href="group___u_a_r_t.html#ga6677995ff1cd028143df16ecba70bc70">DL_UART_IRDA_POLARITY</a> polarity)</td></tr>
<tr class="memdesc:ga50c2c416c2bb57755eef41fe7dfd8584"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the IrDA receive input UCAxRXD polarity.  <a href="group___u_a_r_t.html#ga50c2c416c2bb57755eef41fe7dfd8584">More...</a><br /></td></tr>
<tr class="separator:ga50c2c416c2bb57755eef41fe7dfd8584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d3477b521154c384e79aeaaec428cdf"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___u_a_r_t.html#ga6677995ff1cd028143df16ecba70bc70">DL_UART_IRDA_POLARITY</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga0d3477b521154c384e79aeaaec428cdf">DL_UART_getIrDARXPulsePolarity</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga0d3477b521154c384e79aeaaec428cdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the IrDA receive input UCAxRXD polarity.  <a href="group___u_a_r_t.html#ga0d3477b521154c384e79aeaaec428cdf">More...</a><br /></td></tr>
<tr class="separator:ga0d3477b521154c384e79aeaaec428cdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2243eb2cbe1336d5a58095b59a1a37af"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga2243eb2cbe1336d5a58095b59a1a37af">DL_UART_setAddressMask</a> (UART_Regs *uart, uint32_t addressMask)</td></tr>
<tr class="memdesc:ga2243eb2cbe1336d5a58095b59a1a37af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the address mask for DALI, 9-bit, or Idle-Line mode.  <a href="group___u_a_r_t.html#ga2243eb2cbe1336d5a58095b59a1a37af">More...</a><br /></td></tr>
<tr class="separator:ga2243eb2cbe1336d5a58095b59a1a37af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28852d41a3be4de76919e58cd30fd3db"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga28852d41a3be4de76919e58cd30fd3db">DL_UART_getAddressMask</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga28852d41a3be4de76919e58cd30fd3db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the address mask being used.  <a href="group___u_a_r_t.html#ga28852d41a3be4de76919e58cd30fd3db">More...</a><br /></td></tr>
<tr class="separator:ga28852d41a3be4de76919e58cd30fd3db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a874b6d14a33c6b646262357e383c73"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga3a874b6d14a33c6b646262357e383c73">DL_UART_setAddress</a> (UART_Regs *uart, uint32_t address)</td></tr>
<tr class="memdesc:ga3a874b6d14a33c6b646262357e383c73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the address.  <a href="group___u_a_r_t.html#ga3a874b6d14a33c6b646262357e383c73">More...</a><br /></td></tr>
<tr class="separator:ga3a874b6d14a33c6b646262357e383c73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1036470dfc29bf719c37aafd7b7c7762"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga1036470dfc29bf719c37aafd7b7c7762">DL_UART_getAddress</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga1036470dfc29bf719c37aafd7b7c7762"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the address being used.  <a href="group___u_a_r_t.html#ga1036470dfc29bf719c37aafd7b7c7762">More...</a><br /></td></tr>
<tr class="separator:ga1036470dfc29bf719c37aafd7b7c7762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac058735fa3807f21b8e281b93f9e658b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gac058735fa3807f21b8e281b93f9e658b">DL_UART_enableInterrupt</a> (UART_Regs *uart, uint32_t interruptMask)</td></tr>
<tr class="memdesc:gac058735fa3807f21b8e281b93f9e658b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable UART interrupts.  <a href="group___u_a_r_t.html#gac058735fa3807f21b8e281b93f9e658b">More...</a><br /></td></tr>
<tr class="separator:gac058735fa3807f21b8e281b93f9e658b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeed3eaf3d6cdde402ff1d8e69ddb79f8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gaeed3eaf3d6cdde402ff1d8e69ddb79f8">DL_UART_disableInterrupt</a> (UART_Regs *uart, uint32_t interruptMask)</td></tr>
<tr class="memdesc:gaeed3eaf3d6cdde402ff1d8e69ddb79f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable UART interrupts.  <a href="group___u_a_r_t.html#gaeed3eaf3d6cdde402ff1d8e69ddb79f8">More...</a><br /></td></tr>
<tr class="separator:gaeed3eaf3d6cdde402ff1d8e69ddb79f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77063529447a2563ade32de2d5bb7a7b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga77063529447a2563ade32de2d5bb7a7b">DL_UART_getEnabledInterrupts</a> (UART_Regs *uart, uint32_t interruptMask)</td></tr>
<tr class="memdesc:ga77063529447a2563ade32de2d5bb7a7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check which UART interrupts are enabled.  <a href="group___u_a_r_t.html#ga77063529447a2563ade32de2d5bb7a7b">More...</a><br /></td></tr>
<tr class="separator:ga77063529447a2563ade32de2d5bb7a7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1a098b8336b41b89079b64bef701eef"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gab1a098b8336b41b89079b64bef701eef">DL_UART_getEnabledInterruptStatus</a> (UART_Regs *uart, uint32_t interruptMask)</td></tr>
<tr class="memdesc:gab1a098b8336b41b89079b64bef701eef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check interrupt flag of enabled UART interrupts.  <a href="group___u_a_r_t.html#gab1a098b8336b41b89079b64bef701eef">More...</a><br /></td></tr>
<tr class="separator:gab1a098b8336b41b89079b64bef701eef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb6f6b5402bd9509b74c8f8bb8470962"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gadb6f6b5402bd9509b74c8f8bb8470962">DL_UART_getRawInterruptStatus</a> (UART_Regs *uart, uint32_t interruptMask)</td></tr>
<tr class="memdesc:gadb6f6b5402bd9509b74c8f8bb8470962"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check interrupt flag of any UART interrupt.  <a href="group___u_a_r_t.html#gadb6f6b5402bd9509b74c8f8bb8470962">More...</a><br /></td></tr>
<tr class="separator:gadb6f6b5402bd9509b74c8f8bb8470962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87c19124a445c3acf0f41fbef86b2a1e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___u_a_r_t.html#ga514e6188da8aac54003a5b9e0416beab">DL_UART_IIDX</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga87c19124a445c3acf0f41fbef86b2a1e">DL_UART_getPendingInterrupt</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga87c19124a445c3acf0f41fbef86b2a1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get highest priority pending UART interrupt.  <a href="group___u_a_r_t.html#ga87c19124a445c3acf0f41fbef86b2a1e">More...</a><br /></td></tr>
<tr class="separator:ga87c19124a445c3acf0f41fbef86b2a1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac738abb060caf31e5a63352ae45c3963"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gac738abb060caf31e5a63352ae45c3963">DL_UART_clearInterruptStatus</a> (UART_Regs *uart, uint32_t interruptMask)</td></tr>
<tr class="memdesc:gac738abb060caf31e5a63352ae45c3963"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear pending UART interrupts.  <a href="group___u_a_r_t.html#gac738abb060caf31e5a63352ae45c3963">More...</a><br /></td></tr>
<tr class="separator:gac738abb060caf31e5a63352ae45c3963"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64898e3e531573ffcafb98f41019dc4d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga64898e3e531573ffcafb98f41019dc4d">DL_UART_changeConfig</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga64898e3e531573ffcafb98f41019dc4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prepares the UART to change the configuration.  <a href="group___u_a_r_t.html#ga64898e3e531573ffcafb98f41019dc4d">More...</a><br /></td></tr>
<tr class="separator:ga64898e3e531573ffcafb98f41019dc4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37d8c20aa1116fa9b2dd6e45df6bdbda"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga37d8c20aa1116fa9b2dd6e45df6bdbda">DL_UART_enableAnalogGlitchFilter</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga37d8c20aa1116fa9b2dd6e45df6bdbda"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the analog glitch filter on the RX input.  <a href="group___u_a_r_t.html#ga37d8c20aa1116fa9b2dd6e45df6bdbda">More...</a><br /></td></tr>
<tr class="separator:ga37d8c20aa1116fa9b2dd6e45df6bdbda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc535e796b97fc70f32f929c9fb33547"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gacc535e796b97fc70f32f929c9fb33547">DL_UART_disableAnalogGlitchFilter</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:gacc535e796b97fc70f32f929c9fb33547"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the analog glitch filter on the RX input.  <a href="group___u_a_r_t.html#gacc535e796b97fc70f32f929c9fb33547">More...</a><br /></td></tr>
<tr class="separator:gacc535e796b97fc70f32f929c9fb33547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb25ffc1afaa7d641ddd1c40c78a9058"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gadb25ffc1afaa7d641ddd1c40c78a9058">DL_UART_isAnalogGlitchFilterEnabled</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:gadb25ffc1afaa7d641ddd1c40c78a9058"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns if analog glitch filter is enabled.  <a href="group___u_a_r_t.html#gadb25ffc1afaa7d641ddd1c40c78a9058">More...</a><br /></td></tr>
<tr class="separator:gadb25ffc1afaa7d641ddd1c40c78a9058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41a52b98332c48bf224c56c9e155756e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga41a52b98332c48bf224c56c9e155756e">DL_UART_enableGlitchFilterChaining</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga41a52b98332c48bf224c56c9e155756e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable analog and digital noise glitch filter chaining.  <a href="group___u_a_r_t.html#ga41a52b98332c48bf224c56c9e155756e">More...</a><br /></td></tr>
<tr class="separator:ga41a52b98332c48bf224c56c9e155756e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42aa0c995ca3b5e637255a2562be5d52"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga42aa0c995ca3b5e637255a2562be5d52">DL_UART_disableGlitchFilterChaining</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga42aa0c995ca3b5e637255a2562be5d52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable analog and digital noise glitch filter chaining.  <a href="group___u_a_r_t.html#ga42aa0c995ca3b5e637255a2562be5d52">More...</a><br /></td></tr>
<tr class="separator:ga42aa0c995ca3b5e637255a2562be5d52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1bbcde315717d77b6e8d1f54eeef563"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gae1bbcde315717d77b6e8d1f54eeef563">DL_UART_isGlitchFilterChainingEnabled</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:gae1bbcde315717d77b6e8d1f54eeef563"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns if glitch filter chaining enabled.  <a href="group___u_a_r_t.html#gae1bbcde315717d77b6e8d1f54eeef563">More...</a><br /></td></tr>
<tr class="separator:gae1bbcde315717d77b6e8d1f54eeef563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5425b71eeff3218f8dde5ea8546feeb"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gac5425b71eeff3218f8dde5ea8546feeb">DL_UART_setAnalogPulseWidth</a> (UART_Regs *uart, <a class="el" href="group___u_a_r_t.html#ga9ea802005b898165660cea2853a0bfb8">DL_UART_PULSE_WIDTH</a> pulseWidth)</td></tr>
<tr class="memdesc:gac5425b71eeff3218f8dde5ea8546feeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the pulse width select for the analog glitch suppresion.  <a href="group___u_a_r_t.html#gac5425b71eeff3218f8dde5ea8546feeb">More...</a><br /></td></tr>
<tr class="separator:gac5425b71eeff3218f8dde5ea8546feeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5616dbab14e1e13ff53471961faf0df"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___u_a_r_t.html#ga9ea802005b898165660cea2853a0bfb8">DL_UART_PULSE_WIDTH</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gaf5616dbab14e1e13ff53471961faf0df">DL_UART_getAnalogPulseWidth</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:gaf5616dbab14e1e13ff53471961faf0df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the pulse width select for the glitch suppresion.  <a href="group___u_a_r_t.html#gaf5616dbab14e1e13ff53471961faf0df">More...</a><br /></td></tr>
<tr class="separator:gaf5616dbab14e1e13ff53471961faf0df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9119f926373950cc035129e7b25c048f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga9119f926373950cc035129e7b25c048f">DL_UART_transmitDataBlocking</a> (UART_Regs *uart, uint8_t data)</td></tr>
<tr class="memdesc:ga9119f926373950cc035129e7b25c048f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Blocks to ensure transmit is ready before sending data.  <a href="group___u_a_r_t.html#ga9119f926373950cc035129e7b25c048f">More...</a><br /></td></tr>
<tr class="separator:ga9119f926373950cc035129e7b25c048f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac29a3c39666223472f72dea318f750a3"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gac29a3c39666223472f72dea318f750a3">DL_UART_receiveDataBlocking</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:gac29a3c39666223472f72dea318f750a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Blocks to ensure receive is ready before reading data.  <a href="group___u_a_r_t.html#gac29a3c39666223472f72dea318f750a3">More...</a><br /></td></tr>
<tr class="separator:gac29a3c39666223472f72dea318f750a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12925f844544d0d3e56502fbf15a3d76"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga12925f844544d0d3e56502fbf15a3d76">DL_UART_transmitDataCheck</a> (UART_Regs *uart, uint8_t data)</td></tr>
<tr class="memdesc:ga12925f844544d0d3e56502fbf15a3d76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks the TX FIFO before trying to transmit data.  <a href="group___u_a_r_t.html#ga12925f844544d0d3e56502fbf15a3d76">More...</a><br /></td></tr>
<tr class="separator:ga12925f844544d0d3e56502fbf15a3d76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d3814884473e1c819e6f4b93c34b8fd"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga0d3814884473e1c819e6f4b93c34b8fd">DL_UART_receiveDataCheck</a> (UART_Regs *uart, uint8_t *buffer)</td></tr>
<tr class="memdesc:ga0d3814884473e1c819e6f4b93c34b8fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks the RX FIFO before trying to transmit data.  <a href="group___u_a_r_t.html#ga0d3814884473e1c819e6f4b93c34b8fd">More...</a><br /></td></tr>
<tr class="separator:ga0d3814884473e1c819e6f4b93c34b8fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24369098fd78cd3c8d32d83d2caf45e6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga24369098fd78cd3c8d32d83d2caf45e6">DL_UART_drainRXFIFO</a> (UART_Regs *uart, uint8_t *buffer, uint32_t maxCount)</td></tr>
<tr class="memdesc:ga24369098fd78cd3c8d32d83d2caf45e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read all available data out of the RX FIFO using 8 bit access.  <a href="group___u_a_r_t.html#ga24369098fd78cd3c8d32d83d2caf45e6">More...</a><br /></td></tr>
<tr class="separator:ga24369098fd78cd3c8d32d83d2caf45e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4411cfb31c5c88987078146c32dab574"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga4411cfb31c5c88987078146c32dab574">DL_UART_fillTXFIFO</a> (UART_Regs *uart, uint8_t *buffer, uint32_t count)</td></tr>
<tr class="memdesc:ga4411cfb31c5c88987078146c32dab574"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fill the TX FIFO until full using 8 bit access.  <a href="group___u_a_r_t.html#ga4411cfb31c5c88987078146c32dab574">More...</a><br /></td></tr>
<tr class="separator:ga4411cfb31c5c88987078146c32dab574"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa27acf519f3427b5e6db5a9f6c126df2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gaa27acf519f3427b5e6db5a9f6c126df2">DL_UART_enableDMAReceiveEvent</a> (UART_Regs *uart, uint32_t interrupt)</td></tr>
<tr class="memdesc:gaa27acf519f3427b5e6db5a9f6c126df2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable UART interrupt for triggering the DMA receive event.  <a href="group___u_a_r_t.html#gaa27acf519f3427b5e6db5a9f6c126df2">More...</a><br /></td></tr>
<tr class="separator:gaa27acf519f3427b5e6db5a9f6c126df2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c8d117c691c787cd816eab4959ffb70"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga8c8d117c691c787cd816eab4959ffb70">DL_UART_enableDMATransmitEvent</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga8c8d117c691c787cd816eab4959ffb70"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable UART interrupt for triggering the DMA transmit event.  <a href="group___u_a_r_t.html#ga8c8d117c691c787cd816eab4959ffb70">More...</a><br /></td></tr>
<tr class="separator:ga8c8d117c691c787cd816eab4959ffb70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6079b162587c651f78aa98f96abdb8a3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga6079b162587c651f78aa98f96abdb8a3">DL_UART_disableDMAReceiveEvent</a> (UART_Regs *uart, uint32_t interrupt)</td></tr>
<tr class="memdesc:ga6079b162587c651f78aa98f96abdb8a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables UART interrupt from triggering the DMA receive event.  <a href="group___u_a_r_t.html#ga6079b162587c651f78aa98f96abdb8a3">More...</a><br /></td></tr>
<tr class="separator:ga6079b162587c651f78aa98f96abdb8a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9e52dd9556df32467965434ed813544"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gad9e52dd9556df32467965434ed813544">DL_UART_disableDMATransmitEvent</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:gad9e52dd9556df32467965434ed813544"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables UART interrupt from triggering the DMA transmit event.  <a href="group___u_a_r_t.html#gad9e52dd9556df32467965434ed813544">More...</a><br /></td></tr>
<tr class="separator:gad9e52dd9556df32467965434ed813544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5df24fef40e11dd7bae6cb128679ecf7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga5df24fef40e11dd7bae6cb128679ecf7">DL_UART_getEnabledDMAReceiveEvent</a> (UART_Regs *uart, uint32_t interruptMask)</td></tr>
<tr class="memdesc:ga5df24fef40e11dd7bae6cb128679ecf7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check which UART interrupt for DMA receive events is enabled.  <a href="group___u_a_r_t.html#ga5df24fef40e11dd7bae6cb128679ecf7">More...</a><br /></td></tr>
<tr class="separator:ga5df24fef40e11dd7bae6cb128679ecf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13449cc1895ef548727d48d075d5e4c4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga13449cc1895ef548727d48d075d5e4c4">DL_UART_getEnabledDMATransmitEvent</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga13449cc1895ef548727d48d075d5e4c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if UART interrupt for DMA transmit event is enabled.  <a href="group___u_a_r_t.html#ga13449cc1895ef548727d48d075d5e4c4">More...</a><br /></td></tr>
<tr class="separator:ga13449cc1895ef548727d48d075d5e4c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8a26c8f18b36cc81e2811d7c06ae932"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gab8a26c8f18b36cc81e2811d7c06ae932">DL_UART_getEnabledDMAReceiveEventStatus</a> (UART_Regs *uart, uint32_t interruptMask)</td></tr>
<tr class="memdesc:gab8a26c8f18b36cc81e2811d7c06ae932"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check interrupt flag of enabled UART interrupt for DMA receive event.  <a href="group___u_a_r_t.html#gab8a26c8f18b36cc81e2811d7c06ae932">More...</a><br /></td></tr>
<tr class="separator:gab8a26c8f18b36cc81e2811d7c06ae932"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f1918141a47adf726e6a91aadf66fd5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga7f1918141a47adf726e6a91aadf66fd5">DL_UART_getEnabledDMATransmitEventStatus</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga7f1918141a47adf726e6a91aadf66fd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check interrupt flag of enabled UART interrupt for DMA transmit event.  <a href="group___u_a_r_t.html#ga7f1918141a47adf726e6a91aadf66fd5">More...</a><br /></td></tr>
<tr class="separator:ga7f1918141a47adf726e6a91aadf66fd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6504be5ad420c663ae7303fd2dfdce3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gac6504be5ad420c663ae7303fd2dfdce3">DL_UART_getRawDMAReceiveEventStatus</a> (UART_Regs *uart, uint32_t interruptMask)</td></tr>
<tr class="memdesc:gac6504be5ad420c663ae7303fd2dfdce3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check interrupt flag of any UART interrupt for DMA receive event.  <a href="group___u_a_r_t.html#gac6504be5ad420c663ae7303fd2dfdce3">More...</a><br /></td></tr>
<tr class="separator:gac6504be5ad420c663ae7303fd2dfdce3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04eee0711fe1d78b4a1a03912359a42a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga04eee0711fe1d78b4a1a03912359a42a">DL_UART_getRawDMATransmitEventStatus</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga04eee0711fe1d78b4a1a03912359a42a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check interrupt flag of any UART interrupt for DMA transmit event.  <a href="group___u_a_r_t.html#ga04eee0711fe1d78b4a1a03912359a42a">More...</a><br /></td></tr>
<tr class="separator:ga04eee0711fe1d78b4a1a03912359a42a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84de28f12b476cf3a6fb8472282648d1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___u_a_r_t.html#ga0429ae4fb40aa91a0f50cd43f607b757">DL_UART_DMA_IIDX_RX</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga84de28f12b476cf3a6fb8472282648d1">DL_UART_getPendingDMAReceiveEvent</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga84de28f12b476cf3a6fb8472282648d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get highest priority pending UART interrupt for DMA receive event.  <a href="group___u_a_r_t.html#ga84de28f12b476cf3a6fb8472282648d1">More...</a><br /></td></tr>
<tr class="separator:ga84de28f12b476cf3a6fb8472282648d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b488cef9d0d8d50a1a10ec61feec8f0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___u_a_r_t.html#ga725ebb068b809cb94f4cb01fac6ffb46">DL_UART_DMA_IIDX_TX</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga5b488cef9d0d8d50a1a10ec61feec8f0">DL_UART_getPendingDMATransmitEvent</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga5b488cef9d0d8d50a1a10ec61feec8f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get highest priority pending UART interrupt for DMA transmit event.  <a href="group___u_a_r_t.html#ga5b488cef9d0d8d50a1a10ec61feec8f0">More...</a><br /></td></tr>
<tr class="separator:ga5b488cef9d0d8d50a1a10ec61feec8f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa3df08c079890fc9e4b7db46bfd83c3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gafa3df08c079890fc9e4b7db46bfd83c3">DL_UART_clearDMAReceiveEventStatus</a> (UART_Regs *uart, uint32_t interruptMask)</td></tr>
<tr class="memdesc:gafa3df08c079890fc9e4b7db46bfd83c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear pending UART interrupts for DMA receive event.  <a href="group___u_a_r_t.html#gafa3df08c079890fc9e4b7db46bfd83c3">More...</a><br /></td></tr>
<tr class="separator:gafa3df08c079890fc9e4b7db46bfd83c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6616c7362da4fbc4af241a0d01887742"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga6616c7362da4fbc4af241a0d01887742">DL_UART_clearDMATransmitEventStatus</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga6616c7362da4fbc4af241a0d01887742"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear pending UART interrupt for DMA transmit event.  <a href="group___u_a_r_t.html#ga6616c7362da4fbc4af241a0d01887742">More...</a><br /></td></tr>
<tr class="separator:ga6616c7362da4fbc4af241a0d01887742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1729df5d29b67dd32c5dcb8e4d95f5b4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga1729df5d29b67dd32c5dcb8e4d95f5b4">DL_UART_setClockDivider2</a> (UART_Regs *uart, <a class="el" href="group___u_a_r_t.html#ga3d75f2d21c42933dea780f0b9103167b">DL_UART_CLOCK_DIVIDE2_RATIO</a> ratio)</td></tr>
<tr class="memdesc:ga1729df5d29b67dd32c5dcb8e4d95f5b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the second clock divider ratio.  <a href="group___u_a_r_t.html#ga1729df5d29b67dd32c5dcb8e4d95f5b4">More...</a><br /></td></tr>
<tr class="separator:ga1729df5d29b67dd32c5dcb8e4d95f5b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53c9eb49369c131a444415581f5726a1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___u_a_r_t.html#ga3d75f2d21c42933dea780f0b9103167b">DL_UART_CLOCK_DIVIDE2_RATIO</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga53c9eb49369c131a444415581f5726a1">DL_UART_getClockDivider2</a> (UART_Regs *uart)</td></tr>
<tr class="memdesc:ga53c9eb49369c131a444415581f5726a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the value of CLKDIV2.  <a href="group___u_a_r_t.html#ga53c9eb49369c131a444415581f5726a1">More...</a><br /></td></tr>
<tr class="separator:ga53c9eb49369c131a444415581f5726a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bdd717d876e216e1210181e13afacde"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga0bdd717d876e216e1210181e13afacde">DL_UART_Main_saveConfiguration</a> (UART_Regs *uart, <a class="el" href="struct_d_l___u_a_r_t___main__backup_config.html">DL_UART_Main_backupConfig</a> *ptr)</td></tr>
<tr class="memdesc:ga0bdd717d876e216e1210181e13afacde"><td class="mdescLeft">&#160;</td><td class="mdescRight">Save UART Main configuration before entering a power loss state.  <a href="group___u_a_r_t.html#ga0bdd717d876e216e1210181e13afacde">More...</a><br /></td></tr>
<tr class="separator:ga0bdd717d876e216e1210181e13afacde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga509be046001ae0bb32155b7461969f4f"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga509be046001ae0bb32155b7461969f4f">DL_UART_Main_restoreConfiguration</a> (UART_Regs *uart, <a class="el" href="struct_d_l___u_a_r_t___main__backup_config.html">DL_UART_Main_backupConfig</a> *ptr)</td></tr>
<tr class="memdesc:ga509be046001ae0bb32155b7461969f4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Restore UART Main configuration after leaving a power loss state.  <a href="group___u_a_r_t.html#ga509be046001ae0bb32155b7461969f4f">More...</a><br /></td></tr>
<tr class="separator:ga509be046001ae0bb32155b7461969f4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23c63f3bf0c8bdaf6bc0730ec1372842"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga23c63f3bf0c8bdaf6bc0730ec1372842">DL_UART_Extend_saveConfiguration</a> (UART_Regs *uart, <a class="el" href="struct_d_l___u_a_r_t___extend__backup_config.html">DL_UART_Extend_backupConfig</a> *ptr)</td></tr>
<tr class="memdesc:ga23c63f3bf0c8bdaf6bc0730ec1372842"><td class="mdescLeft">&#160;</td><td class="mdescRight">Save UART Extend configuration before entering a power loss state.  <a href="group___u_a_r_t.html#ga23c63f3bf0c8bdaf6bc0730ec1372842">More...</a><br /></td></tr>
<tr class="separator:ga23c63f3bf0c8bdaf6bc0730ec1372842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac063c7576339da3ea04af1d6b2233745"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gac063c7576339da3ea04af1d6b2233745">DL_UART_Extend_restoreConfiguration</a> (UART_Regs *uart, <a class="el" href="struct_d_l___u_a_r_t___extend__backup_config.html">DL_UART_Extend_backupConfig</a> *ptr)</td></tr>
<tr class="memdesc:gac063c7576339da3ea04af1d6b2233745"><td class="mdescLeft">&#160;</td><td class="mdescRight">Restore UART Extend configuration after leaving a power loss state.  <a href="group___u_a_r_t.html#gac063c7576339da3ea04af1d6b2233745">More...</a><br /></td></tr>
<tr class="separator:gac063c7576339da3ea04af1d6b2233745"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.9.1-->
<!-- start footer part -->
<hr class="footer"/><small>
  <a href="https://www.ti.com/corp/docs/legal/copyright.shtml">© Copyright 1995-2024</a>, Texas Instruments Incorporated. All rights reserved. <br/>
  <a href="https://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="https://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="https://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="https://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>
</small>
</body>
</html>
