
FunctionGeneratorCortexM4_SW_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012ae4  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001498  08012cc8  08012cc8  00022cc8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08014160  08014160  00031e80  2**0
                  CONTENTS
  4 .ARM          00000000  08014160  08014160  00031e80  2**0
                  CONTENTS
  5 .preinit_array 00000000  08014160  08014160  00031e80  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08014160  08014160  00024160  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08014164  08014164  00024164  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00001e80  20000000  08014168  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000ad0  20001e80  08015fe8  00031e80  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002950  08015fe8  00032950  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00031e80  2**0
                  CONTENTS, READONLY
 12 .debug_info   00045899  00000000  00000000  00031eb0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000790c  00000000  00000000  00077749  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002230  00000000  00000000  0007f058  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001de8  00000000  00000000  00081288  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00035330  00000000  00000000  00083070  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0002ee29  00000000  00000000  000b83a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    001266de  00000000  00000000  000e71c9  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0020d8a7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009628  00000000  00000000  0020d924  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20001e80 	.word	0x20001e80
 80001fc:	00000000 	.word	0x00000000
 8000200:	08012cac 	.word	0x08012cac

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20001e84 	.word	0x20001e84
 800021c:	08012cac 	.word	0x08012cac

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800040e:	f1a4 0401 	sub.w	r4, r4, #1
 8000412:	d1e9      	bne.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <BiasMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void BiasMenu_DrawMenu(eBiasMenu_Status pMenu)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b082      	sub	sp, #8
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	4603      	mov	r3, r0
 8000ce0:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 8000ce2:	79fb      	ldrb	r3, [r7, #7]
 8000ce4:	2b01      	cmp	r3, #1
 8000ce6:	d000      	beq.n	8000cea <BiasMenu_DrawMenu+0x12>
		case ENABLE_BIAS_MENU:
			BiasMenu_DrawMainMenu();
			break;

		default:
			break;
 8000ce8:	e002      	b.n	8000cf0 <BiasMenu_DrawMenu+0x18>
			BiasMenu_DrawMainMenu();
 8000cea:	f000 f805 	bl	8000cf8 <BiasMenu_DrawMainMenu>
			break;
 8000cee:	bf00      	nop

	}
}
 8000cf0:	bf00      	nop
 8000cf2:	3708      	adds	r7, #8
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bd80      	pop	{r7, pc}

08000cf8 <BiasMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void BiasMenu_DrawMainMenu()
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b082      	sub	sp, #8
 8000cfc:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->BIAS", 	10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8000cfe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000d02:	9301      	str	r3, [sp, #4]
 8000d04:	2302      	movs	r3, #2
 8000d06:	9300      	str	r3, [sp, #0]
 8000d08:	2300      	movs	r3, #0
 8000d0a:	220a      	movs	r2, #10
 8000d0c:	210a      	movs	r1, #10
 8000d0e:	4804      	ldr	r0, [pc, #16]	; (8000d20 <BiasMenu_DrawMainMenu+0x28>)
 8000d10:	f00d f9c0 	bl	800e094 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8000d14:	f000 f8f0 	bl	8000ef8 <DM_DisplayFormattedOutput>

}
 8000d18:	bf00      	nop
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	08012cc8 	.word	0x08012cc8

08000d24 <DM_Init>:
 *	@param None
 *	@retval None
 *
 */
void DM_Init()
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	af00      	add	r7, sp, #0
	  ILI9341_Init();
 8000d28:	f00d f9f5 	bl	800e116 <ILI9341_Init>
	  ILI9341_Set_Rotation(SCREEN_HORIZONTAL_2);
 8000d2c:	2003      	movs	r0, #3
 8000d2e:	f00d fe4b 	bl	800e9c8 <ILI9341_Set_Rotation>
	  ILI9341_Fill_Screen(WHITE);
 8000d32:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8000d36:	f00d fc2d 	bl	800e594 <ILI9341_Fill_Screen>

}
 8000d3a:	bf00      	nop
 8000d3c:	bd80      	pop	{r7, pc}
	...

08000d40 <DM_PostInit>:
 *	@param None
 *	@retval None
 *
 */
void DM_PostInit()
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b082      	sub	sp, #8
 8000d44:	af02      	add	r7, sp, #8

	ILI9341_Draw_Text("Initialising", 10, 10, NORMAL_TEXT_FGCOLOUR, 1, NORMAL_TEXT_BGCOLOUR);
 8000d46:	2300      	movs	r3, #0
 8000d48:	9301      	str	r3, [sp, #4]
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	9300      	str	r3, [sp, #0]
 8000d4e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8000d52:	220a      	movs	r2, #10
 8000d54:	210a      	movs	r1, #10
 8000d56:	4807      	ldr	r0, [pc, #28]	; (8000d74 <DM_PostInit+0x34>)
 8000d58:	f00d f99c 	bl	800e094 <ILI9341_Draw_Text>
	HAL_Delay(500);
 8000d5c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000d60:	f007 f930 	bl	8007fc4 <HAL_Delay>

	DM_RefreshScreen();
 8000d64:	f000 fb88 	bl	8001478 <DM_RefreshScreen>

	#ifdef SWV_DEBUG_ENABLED
		  printf("Init Completed\n");
 8000d68:	4803      	ldr	r0, [pc, #12]	; (8000d78 <DM_PostInit+0x38>)
 8000d6a:	f00e fd2f 	bl	800f7cc <puts>
	#endif


}
 8000d6e:	bf00      	nop
 8000d70:	46bd      	mov	sp, r7
 8000d72:	bd80      	pop	{r7, pc}
 8000d74:	08012cd4 	.word	0x08012cd4
 8000d78:	08012ce4 	.word	0x08012ce4

08000d7c <DM_UpdateDisplay>:
 *	@param None
 *	@retval None
 *
 */
void DM_UpdateDisplay()
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b082      	sub	sp, #8
 8000d80:	af02      	add	r7, sp, #8
	/*
	 * 	Top level menu
	 */
	if(ToplevelMenu_getStatus())
 8000d82:	f003 ff9b 	bl	8004cbc <ToplevelMenu_getStatus>
 8000d86:	4603      	mov	r3, r0
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d018      	beq.n	8000dbe <DM_UpdateDisplay+0x42>
	{

		#ifdef SWV_DEBUG_ENABLED
			  printf("FuncMenu_DrawMenu\n");
 8000d8c:	4854      	ldr	r0, [pc, #336]	; (8000ee0 <DM_UpdateDisplay+0x164>)
 8000d8e:	f00e fd1d 	bl	800f7cc <puts>
		#endif

		switch(ToplevelMenu_getStatus())
 8000d92:	f003 ff93 	bl	8004cbc <ToplevelMenu_getStatus>
 8000d96:	4603      	mov	r3, r0
 8000d98:	2b02      	cmp	r3, #2
 8000d9a:	d008      	beq.n	8000dae <DM_UpdateDisplay+0x32>
 8000d9c:	2b03      	cmp	r3, #3
 8000d9e:	d00a      	beq.n	8000db6 <DM_UpdateDisplay+0x3a>
 8000da0:	2b01      	cmp	r3, #1
 8000da2:	d000      	beq.n	8000da6 <DM_UpdateDisplay+0x2a>

				ToplevelMenu_DrawMenu(ENABLE_TOPLEVEL_INPUT_MENU);
				break;

			default:
				break;
 8000da4:	e089      	b.n	8000eba <DM_UpdateDisplay+0x13e>
				ToplevelMenu_DrawMenu(ENABLE_TOPLEVEL_MAIN_MENU);
 8000da6:	2001      	movs	r0, #1
 8000da8:	f002 fe50 	bl	8003a4c <ToplevelMenu_DrawMenu>
				break;
 8000dac:	e085      	b.n	8000eba <DM_UpdateDisplay+0x13e>
				ToplevelMenu_DrawMenu(ENABLE_TOPLEVEL_OUTPUT_MENU);
 8000dae:	2002      	movs	r0, #2
 8000db0:	f002 fe4c 	bl	8003a4c <ToplevelMenu_DrawMenu>
				break;
 8000db4:	e081      	b.n	8000eba <DM_UpdateDisplay+0x13e>
				ToplevelMenu_DrawMenu(ENABLE_TOPLEVEL_INPUT_MENU);
 8000db6:	2003      	movs	r0, #3
 8000db8:	f002 fe48 	bl	8003a4c <ToplevelMenu_DrawMenu>
				break;
 8000dbc:	e07d      	b.n	8000eba <DM_UpdateDisplay+0x13e>
	}

	/*
	 * 	Function menus
	 */
	else if(FuncMenu_getStatus())		//  != DISABLE_FUNC_MENU
 8000dbe:	f003 fd75 	bl	80048ac <FuncMenu_getStatus>
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d018      	beq.n	8000dfa <DM_UpdateDisplay+0x7e>
	{

		#ifdef SWV_DEBUG_ENABLED
			  printf("FuncMenu_DrawMenu\n");
 8000dc8:	4845      	ldr	r0, [pc, #276]	; (8000ee0 <DM_UpdateDisplay+0x164>)
 8000dca:	f00e fcff 	bl	800f7cc <puts>
		#endif

		switch(FuncMenu_getStatus())
 8000dce:	f003 fd6d 	bl	80048ac <FuncMenu_getStatus>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2b02      	cmp	r3, #2
 8000dd6:	d008      	beq.n	8000dea <DM_UpdateDisplay+0x6e>
 8000dd8:	2b03      	cmp	r3, #3
 8000dda:	d00a      	beq.n	8000df2 <DM_UpdateDisplay+0x76>
 8000ddc:	2b01      	cmp	r3, #1
 8000dde:	d000      	beq.n	8000de2 <DM_UpdateDisplay+0x66>
				FuncMenu_DrawMenu(ENABLE_FUNC_SYNC_MENU);

				break;

			default:
				break;
 8000de0:	e06b      	b.n	8000eba <DM_UpdateDisplay+0x13e>
				FuncMenu_DrawMenu(ENABLE_FUNC_MAIN_MENU);
 8000de2:	2001      	movs	r0, #1
 8000de4:	f002 f8f6 	bl	8002fd4 <FuncMenu_DrawMenu>
				break;
 8000de8:	e067      	b.n	8000eba <DM_UpdateDisplay+0x13e>
				FuncMenu_DrawMenu(ENABLE_FUNC_SIGNAL_MENU);
 8000dea:	2002      	movs	r0, #2
 8000dec:	f002 f8f2 	bl	8002fd4 <FuncMenu_DrawMenu>
				break;
 8000df0:	e063      	b.n	8000eba <DM_UpdateDisplay+0x13e>
				FuncMenu_DrawMenu(ENABLE_FUNC_SYNC_MENU);
 8000df2:	2003      	movs	r0, #3
 8000df4:	f002 f8ee 	bl	8002fd4 <FuncMenu_DrawMenu>
				break;
 8000df8:	e05f      	b.n	8000eba <DM_UpdateDisplay+0x13e>

	}
	/*
	 * 	Gain menus
	 */
	else if(GainMenu_getStatus())		//  != DISABLE_GAIN_MENU
 8000dfa:	f003 fe5d 	bl	8004ab8 <GainMenu_getStatus>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d018      	beq.n	8000e36 <DM_UpdateDisplay+0xba>
	{

		#ifdef SWV_DEBUG_ENABLED
			  printf("GainMenu_DrawMenu\n");
 8000e04:	4837      	ldr	r0, [pc, #220]	; (8000ee4 <DM_UpdateDisplay+0x168>)
 8000e06:	f00e fce1 	bl	800f7cc <puts>
		#endif

		switch(GainMenu_getStatus())
 8000e0a:	f003 fe55 	bl	8004ab8 <GainMenu_getStatus>
 8000e0e:	4603      	mov	r3, r0
 8000e10:	2b02      	cmp	r3, #2
 8000e12:	d008      	beq.n	8000e26 <DM_UpdateDisplay+0xaa>
 8000e14:	2b03      	cmp	r3, #3
 8000e16:	d00a      	beq.n	8000e2e <DM_UpdateDisplay+0xb2>
 8000e18:	2b01      	cmp	r3, #1
 8000e1a:	d000      	beq.n	8000e1e <DM_UpdateDisplay+0xa2>
				GainMenu_DrawMenu(ENABLE_GAIN_SYNC_MENU);

				break;

			default:
				break;
 8000e1c:	e04d      	b.n	8000eba <DM_UpdateDisplay+0x13e>
				GainMenu_DrawMenu(ENABLE_GAIN_MAIN_MENU);
 8000e1e:	2001      	movs	r0, #1
 8000e20:	f002 fd86 	bl	8003930 <GainMenu_DrawMenu>
				break;
 8000e24:	e049      	b.n	8000eba <DM_UpdateDisplay+0x13e>
				GainMenu_DrawMenu(ENABLE_GAIN_SIGNAL_MENU);
 8000e26:	2002      	movs	r0, #2
 8000e28:	f002 fd82 	bl	8003930 <GainMenu_DrawMenu>
				break;
 8000e2c:	e045      	b.n	8000eba <DM_UpdateDisplay+0x13e>
				GainMenu_DrawMenu(ENABLE_GAIN_SYNC_MENU);
 8000e2e:	2003      	movs	r0, #3
 8000e30:	f002 fd7e 	bl	8003930 <GainMenu_DrawMenu>
				break;
 8000e34:	e041      	b.n	8000eba <DM_UpdateDisplay+0x13e>
	}

	/*
	 * 	 Frequency menus
	 */
	else if(FreqMenu_getStatus())		//  != DISABLE_FREQ_MENU
 8000e36:	f003 fd2d 	bl	8004894 <FreqMenu_getStatus>
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d023      	beq.n	8000e88 <DM_UpdateDisplay+0x10c>
	{

		#ifdef SWV_DEBUG_ENABLED
			  printf("FreqMenu_DrawMenu\n");
 8000e40:	4829      	ldr	r0, [pc, #164]	; (8000ee8 <DM_UpdateDisplay+0x16c>)
 8000e42:	f00e fcc3 	bl	800f7cc <puts>
		#endif

		//ILI9341_Draw_Text("FREQUENCY MENU", 	30, 10, WHITE, 3, BLACK);

		switch(FreqMenu_getStatus())
 8000e46:	f003 fd25 	bl	8004894 <FreqMenu_getStatus>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	3b01      	subs	r3, #1
 8000e4e:	2b03      	cmp	r3, #3
 8000e50:	d832      	bhi.n	8000eb8 <DM_UpdateDisplay+0x13c>
 8000e52:	a201      	add	r2, pc, #4	; (adr r2, 8000e58 <DM_UpdateDisplay+0xdc>)
 8000e54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e58:	08000e69 	.word	0x08000e69
 8000e5c:	08000e71 	.word	0x08000e71
 8000e60:	08000e79 	.word	0x08000e79
 8000e64:	08000e81 	.word	0x08000e81
		{
			case ENABLE_FREQ_MAIN_MENU:

				FreqMenu_DrawMenu(ENABLE_FREQ_MAIN_MENU);
 8000e68:	2001      	movs	r0, #1
 8000e6a:	f000 fb5d 	bl	8001528 <FreqMenu_DrawMenu>

				break;
 8000e6e:	e024      	b.n	8000eba <DM_UpdateDisplay+0x13e>

			case ENABLE_FREQ_PRESET_MENU:

				FreqMenu_DrawMenu(ENABLE_FREQ_PRESET_MENU);
 8000e70:	2002      	movs	r0, #2
 8000e72:	f000 fb59 	bl	8001528 <FreqMenu_DrawMenu>
				break;
 8000e76:	e020      	b.n	8000eba <DM_UpdateDisplay+0x13e>

			case ENABLE_FREQ_ADJUST_MENU:


				FreqMenu_DrawMenu(ENABLE_FREQ_ADJUST_MENU);
 8000e78:	2003      	movs	r0, #3
 8000e7a:	f000 fb55 	bl	8001528 <FreqMenu_DrawMenu>

				break;
 8000e7e:	e01c      	b.n	8000eba <DM_UpdateDisplay+0x13e>

			case ENABLE_FREQ_SWEEP_MENU:

				FreqMenu_DrawMenu(ENABLE_FREQ_SWEEP_MENU);
 8000e80:	2004      	movs	r0, #4
 8000e82:	f000 fb51 	bl	8001528 <FreqMenu_DrawMenu>
				break;
 8000e86:	e018      	b.n	8000eba <DM_UpdateDisplay+0x13e>
	}

	/*
	 * 	Bias menu
	 */
	else if(BiasMenu_getStatus())		//  != DISABLE_BIAS_MENU
 8000e88:	f002 fe9a 	bl	8003bc0 <BiasMenu_getStatus>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d006      	beq.n	8000ea0 <DM_UpdateDisplay+0x124>
	{

		#ifdef SWV_DEBUG_ENABLED
			  printf("BiasMenu_DrawMenu\n");
 8000e92:	4816      	ldr	r0, [pc, #88]	; (8000eec <DM_UpdateDisplay+0x170>)
 8000e94:	f00e fc9a 	bl	800f7cc <puts>
		#endif

		BiasMenu_DrawMenu(ENABLE_BIAS_MENU);
 8000e98:	2001      	movs	r0, #1
 8000e9a:	f7ff ff1d 	bl	8000cd8 <BiasMenu_DrawMenu>
 8000e9e:	e00c      	b.n	8000eba <DM_UpdateDisplay+0x13e>
	/*
	 * 		Error
	 */
	else
	{
		ILI9341_Draw_Text("DisplayManager: no menu status set!", 10, 50, ERR_FGCOLOUR, 1, ERR_BGCOLOUR);
 8000ea0:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8000ea4:	9301      	str	r3, [sp, #4]
 8000ea6:	2301      	movs	r3, #1
 8000ea8:	9300      	str	r3, [sp, #0]
 8000eaa:	2300      	movs	r3, #0
 8000eac:	2232      	movs	r2, #50	; 0x32
 8000eae:	210a      	movs	r1, #10
 8000eb0:	480f      	ldr	r0, [pc, #60]	; (8000ef0 <DM_UpdateDisplay+0x174>)
 8000eb2:	f00d f8ef 	bl	800e094 <ILI9341_Draw_Text>
 8000eb6:	e000      	b.n	8000eba <DM_UpdateDisplay+0x13e>
				break;
 8000eb8:	bf00      	nop
		char encoder_value[50] = "";
		snprintf(encoder_value, sizeof(encoder_value), "SWEEP_TIMER->ARR: %5lu - ENCODER: %5lu", SWEEP_TIMER->ARR, ENCODER_TIMER->CNT);
		ILI9341_Draw_Text(encoder_value, 10, 190, ERR_FGCOLOUR, 1, ERR_BGCOLOUR);
	#endif //ENCODER_DEBUG

	if(*ErrorDebugMsg)
 8000eba:	4b0e      	ldr	r3, [pc, #56]	; (8000ef4 <DM_UpdateDisplay+0x178>)
 8000ebc:	781b      	ldrb	r3, [r3, #0]
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d00a      	beq.n	8000ed8 <DM_UpdateDisplay+0x15c>
		ILI9341_Draw_Text(ErrorDebugMsg, 10, 190, ERR_FGCOLOUR, 1, ERR_BGCOLOUR);
 8000ec2:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8000ec6:	9301      	str	r3, [sp, #4]
 8000ec8:	2301      	movs	r3, #1
 8000eca:	9300      	str	r3, [sp, #0]
 8000ecc:	2300      	movs	r3, #0
 8000ece:	22be      	movs	r2, #190	; 0xbe
 8000ed0:	210a      	movs	r1, #10
 8000ed2:	4808      	ldr	r0, [pc, #32]	; (8000ef4 <DM_UpdateDisplay+0x178>)
 8000ed4:	f00d f8de 	bl	800e094 <ILI9341_Draw_Text>

}
 8000ed8:	bf00      	nop
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	08012cf4 	.word	0x08012cf4
 8000ee4:	08012d08 	.word	0x08012d08
 8000ee8:	08012d1c 	.word	0x08012d1c
 8000eec:	08012d30 	.word	0x08012d30
 8000ef0:	08012d44 	.word	0x08012d44
 8000ef4:	20001e9c 	.word	0x20001e9c

08000ef8 <DM_DisplayFormattedOutput>:
 *	@param None
 *	@retval None
 *
 */
void DM_DisplayFormattedOutput()
{
 8000ef8:	b590      	push	{r4, r7, lr}
 8000efa:	b09f      	sub	sp, #124	; 0x7c
 8000efc:	af04      	add	r7, sp, #16
	uint8_t text_size = 2;
 8000efe:	2302      	movs	r3, #2
 8000f00:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63

	char out_hertz[15] = "";
 8000f04:	2300      	movs	r3, #0
 8000f06:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000f08:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	601a      	str	r2, [r3, #0]
 8000f10:	605a      	str	r2, [r3, #4]
 8000f12:	f8c3 2007 	str.w	r2, [r3, #7]
	uint8_t out_hertz_x = 140;
 8000f16:	238c      	movs	r3, #140	; 0x8c
 8000f18:	f887 3062 	strb.w	r3, [r7, #98]	; 0x62
	uint8_t out_hertz_y = 40;
 8000f1c:	2328      	movs	r3, #40	; 0x28
 8000f1e:	f887 3061 	strb.w	r3, [r7, #97]	; 0x61

	char out_vpp[18] = "";
 8000f22:	2300      	movs	r3, #0
 8000f24:	62bb      	str	r3, [r7, #40]	; 0x28
 8000f26:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	601a      	str	r2, [r3, #0]
 8000f2e:	605a      	str	r2, [r3, #4]
 8000f30:	609a      	str	r2, [r3, #8]
 8000f32:	819a      	strh	r2, [r3, #12]
	uint8_t out_vpp_x = 175;
 8000f34:	23af      	movs	r3, #175	; 0xaf
 8000f36:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
	uint8_t out_vpp_y = 70;
 8000f3a:	2346      	movs	r3, #70	; 0x46
 8000f3c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

	char out_decibels[20] = "";
 8000f40:	2300      	movs	r3, #0
 8000f42:	617b      	str	r3, [r7, #20]
 8000f44:	f107 0318 	add.w	r3, r7, #24
 8000f48:	2200      	movs	r2, #0
 8000f4a:	601a      	str	r2, [r3, #0]
 8000f4c:	605a      	str	r2, [r3, #4]
 8000f4e:	609a      	str	r2, [r3, #8]
 8000f50:	60da      	str	r2, [r3, #12]
	uint8_t out_decibels_x = 138;
 8000f52:	238a      	movs	r3, #138	; 0x8a
 8000f54:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	uint8_t out_decibels_y = 100;
 8000f58:	2364      	movs	r3, #100	; 0x64
 8000f5a:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d


	float volts_per_thou = 0.00075;
 8000f5e:	4bc4      	ldr	r3, [pc, #784]	; (8001270 <DM_DisplayFormattedOutput+0x378>)
 8000f60:	65bb      	str	r3, [r7, #88]	; 0x58
	char out_dcvolts[12] = "";
 8000f62:	2300      	movs	r3, #0
 8000f64:	60bb      	str	r3, [r7, #8]
 8000f66:	f107 030c 	add.w	r3, r7, #12
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	601a      	str	r2, [r3, #0]
 8000f6e:	605a      	str	r2, [r3, #4]
	uint8_t out_dcvolts_x = 161;
 8000f70:	23a1      	movs	r3, #161	; 0xa1
 8000f72:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	uint8_t out_dcvolts_y = 130;
 8000f76:	2382      	movs	r3, #130	; 0x82
 8000f78:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56

	ILI9341_Draw_Text(" FREQ   ....", 3, out_hertz_y , NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8000f7c:	f897 3061 	ldrb.w	r3, [r7, #97]	; 0x61
 8000f80:	b299      	uxth	r1, r3
 8000f82:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8000f86:	b29b      	uxth	r3, r3
 8000f88:	2200      	movs	r2, #0
 8000f8a:	9201      	str	r2, [sp, #4]
 8000f8c:	9300      	str	r3, [sp, #0]
 8000f8e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8000f92:	460a      	mov	r2, r1
 8000f94:	2103      	movs	r1, #3
 8000f96:	48b7      	ldr	r0, [pc, #732]	; (8001274 <DM_DisplayFormattedOutput+0x37c>)
 8000f98:	f00d f87c 	bl	800e094 <ILI9341_Draw_Text>
	ILI9341_Draw_Text(" VPP    ....", 3, out_vpp_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8000f9c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8000fa0:	b299      	uxth	r1, r3
 8000fa2:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8000fa6:	b29b      	uxth	r3, r3
 8000fa8:	2200      	movs	r2, #0
 8000faa:	9201      	str	r2, [sp, #4]
 8000fac:	9300      	str	r3, [sp, #0]
 8000fae:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8000fb2:	460a      	mov	r2, r1
 8000fb4:	2103      	movs	r1, #3
 8000fb6:	48b0      	ldr	r0, [pc, #704]	; (8001278 <DM_DisplayFormattedOutput+0x380>)
 8000fb8:	f00d f86c 	bl	800e094 <ILI9341_Draw_Text>
	ILI9341_Draw_Text(" GAIN   ....", 3, out_decibels_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8000fbc:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 8000fc0:	b299      	uxth	r1, r3
 8000fc2:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8000fc6:	b29b      	uxth	r3, r3
 8000fc8:	2200      	movs	r2, #0
 8000fca:	9201      	str	r2, [sp, #4]
 8000fcc:	9300      	str	r3, [sp, #0]
 8000fce:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8000fd2:	460a      	mov	r2, r1
 8000fd4:	2103      	movs	r1, #3
 8000fd6:	48a9      	ldr	r0, [pc, #676]	; (800127c <DM_DisplayFormattedOutput+0x384>)
 8000fd8:	f00d f85c 	bl	800e094 <ILI9341_Draw_Text>
	ILI9341_Draw_Text(" OFFSET ....", 3, out_dcvolts_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8000fdc:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8000fe0:	b299      	uxth	r1, r3
 8000fe2:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8000fe6:	b29b      	uxth	r3, r3
 8000fe8:	2200      	movs	r2, #0
 8000fea:	9201      	str	r2, [sp, #4]
 8000fec:	9300      	str	r3, [sp, #0]
 8000fee:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8000ff2:	460a      	mov	r2, r1
 8000ff4:	2103      	movs	r1, #3
 8000ff6:	48a2      	ldr	r0, [pc, #648]	; (8001280 <DM_DisplayFormattedOutput+0x388>)
 8000ff8:	f00d f84c 	bl	800e094 <ILI9341_Draw_Text>

	// display output in hertz
	snprintf(out_hertz, sizeof(out_hertz), " %4.2f   Hz ", SM_GetOutputInHertz());
 8000ffc:	f005 f89a 	bl	8006134 <SM_GetOutputInHertz>
 8001000:	ee10 3a10 	vmov	r3, s0
 8001004:	4618      	mov	r0, r3
 8001006:	f7ff fac7 	bl	8000598 <__aeabi_f2d>
 800100a:	4603      	mov	r3, r0
 800100c:	460c      	mov	r4, r1
 800100e:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 8001012:	e9cd 3400 	strd	r3, r4, [sp]
 8001016:	4a9b      	ldr	r2, [pc, #620]	; (8001284 <DM_DisplayFormattedOutput+0x38c>)
 8001018:	210f      	movs	r1, #15
 800101a:	f00e fbdf 	bl	800f7dc <sniprintf>
	ILI9341_Draw_Text(out_hertz, out_hertz_x, out_hertz_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 800101e:	f897 3062 	ldrb.w	r3, [r7, #98]	; 0x62
 8001022:	b299      	uxth	r1, r3
 8001024:	f897 3061 	ldrb.w	r3, [r7, #97]	; 0x61
 8001028:	b29c      	uxth	r4, r3
 800102a:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 800102e:	b29b      	uxth	r3, r3
 8001030:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 8001034:	2200      	movs	r2, #0
 8001036:	9201      	str	r2, [sp, #4]
 8001038:	9300      	str	r3, [sp, #0]
 800103a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800103e:	4622      	mov	r2, r4
 8001040:	f00d f828 	bl	800e094 <ILI9341_Draw_Text>

	// display output in volts peak-to-peak and decibels
	AmplitudeProfile_t* pTmpVppPreset = SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile;
 8001044:	2000      	movs	r0, #0
 8001046:	f004 feb9 	bl	8005dbc <SM_GetOutputChannel>
 800104a:	4603      	mov	r3, r0
 800104c:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8001050:	653b      	str	r3, [r7, #80]	; 0x50

	if(pTmpVppPreset)
 8001052:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001054:	2b00      	cmp	r3, #0
 8001056:	d01d      	beq.n	8001094 <DM_DisplayFormattedOutput+0x19c>
	{
		snprintf(out_vpp, sizeof(out_vpp), " %2.2f   V ", pTmpVppPreset->amp_value);
 8001058:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800105a:	685b      	ldr	r3, [r3, #4]
 800105c:	4618      	mov	r0, r3
 800105e:	f7ff fa9b 	bl	8000598 <__aeabi_f2d>
 8001062:	4603      	mov	r3, r0
 8001064:	460c      	mov	r4, r1
 8001066:	f107 0028 	add.w	r0, r7, #40	; 0x28
 800106a:	e9cd 3400 	strd	r3, r4, [sp]
 800106e:	4a86      	ldr	r2, [pc, #536]	; (8001288 <DM_DisplayFormattedOutput+0x390>)
 8001070:	2112      	movs	r1, #18
 8001072:	f00e fbb3 	bl	800f7dc <sniprintf>
		snprintf(out_decibels, sizeof(out_decibels), " %+7.2f ", pTmpVppPreset->gain_decibels);
 8001076:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001078:	68db      	ldr	r3, [r3, #12]
 800107a:	4618      	mov	r0, r3
 800107c:	f7ff fa8c 	bl	8000598 <__aeabi_f2d>
 8001080:	4603      	mov	r3, r0
 8001082:	460c      	mov	r4, r1
 8001084:	f107 0014 	add.w	r0, r7, #20
 8001088:	e9cd 3400 	strd	r3, r4, [sp]
 800108c:	4a7f      	ldr	r2, [pc, #508]	; (800128c <DM_DisplayFormattedOutput+0x394>)
 800108e:	2114      	movs	r1, #20
 8001090:	f00e fba4 	bl	800f7dc <sniprintf>
	}
	ILI9341_Draw_Text(out_vpp, out_vpp_x, out_vpp_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8001094:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 8001098:	b299      	uxth	r1, r3
 800109a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800109e:	b29c      	uxth	r4, r3
 80010a0:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 80010a4:	b29b      	uxth	r3, r3
 80010a6:	f107 0028 	add.w	r0, r7, #40	; 0x28
 80010aa:	2200      	movs	r2, #0
 80010ac:	9201      	str	r2, [sp, #4]
 80010ae:	9300      	str	r3, [sp, #0]
 80010b0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80010b4:	4622      	mov	r2, r4
 80010b6:	f00c ffed 	bl	800e094 <ILI9341_Draw_Text>
	ILI9341_Draw_Text(out_decibels, out_decibels_x, out_decibels_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 80010ba:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 80010be:	b299      	uxth	r1, r3
 80010c0:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 80010c4:	b29c      	uxth	r4, r3
 80010c6:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 80010ca:	b29b      	uxth	r3, r3
 80010cc:	f107 0014 	add.w	r0, r7, #20
 80010d0:	2200      	movs	r2, #0
 80010d2:	9201      	str	r2, [sp, #4]
 80010d4:	9300      	str	r3, [sp, #0]
 80010d6:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80010da:	4622      	mov	r2, r4
 80010dc:	f00c ffda 	bl	800e094 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("dBmV", out_decibels_x + 128, out_decibels_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 80010e0:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 80010e4:	b29b      	uxth	r3, r3
 80010e6:	3380      	adds	r3, #128	; 0x80
 80010e8:	b299      	uxth	r1, r3
 80010ea:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 80010ee:	b298      	uxth	r0, r3
 80010f0:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 80010f4:	b29b      	uxth	r3, r3
 80010f6:	2200      	movs	r2, #0
 80010f8:	9201      	str	r2, [sp, #4]
 80010fa:	9300      	str	r3, [sp, #0]
 80010fc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001100:	4602      	mov	r2, r0
 8001102:	4863      	ldr	r0, [pc, #396]	; (8001290 <DM_DisplayFormattedOutput+0x398>)
 8001104:	f00c ffc6 	bl	800e094 <ILI9341_Draw_Text>


	// display output bias in +/- Volts
	float dc_volts;
	(BO_GetOutputBias() == 0) ? (dc_volts = 0) : (dc_volts = volts_per_thou * (float)BO_GetOutputBias());
 8001108:	f004 f808 	bl	800511c <BO_GetOutputBias>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d103      	bne.n	800111a <DM_DisplayFormattedOutput+0x222>
 8001112:	f04f 0300 	mov.w	r3, #0
 8001116:	667b      	str	r3, [r7, #100]	; 0x64
 8001118:	e00b      	b.n	8001132 <DM_DisplayFormattedOutput+0x23a>
 800111a:	f003 ffff 	bl	800511c <BO_GetOutputBias>
 800111e:	ee07 0a90 	vmov	s15, r0
 8001122:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001126:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 800112a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800112e:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64

	snprintf(out_dcvolts, sizeof(out_dcvolts), "%05.2f   v ", dc_volts);
 8001132:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8001134:	f7ff fa30 	bl	8000598 <__aeabi_f2d>
 8001138:	4603      	mov	r3, r0
 800113a:	460c      	mov	r4, r1
 800113c:	f107 0008 	add.w	r0, r7, #8
 8001140:	e9cd 3400 	strd	r3, r4, [sp]
 8001144:	4a53      	ldr	r2, [pc, #332]	; (8001294 <DM_DisplayFormattedOutput+0x39c>)
 8001146:	210c      	movs	r1, #12
 8001148:	f00e fb48 	bl	800f7dc <sniprintf>
	if(BO_GetBiasPolarity())
 800114c:	f003 ff86 	bl	800505c <BO_GetBiasPolarity>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d022      	beq.n	800119c <DM_DisplayFormattedOutput+0x2a4>
	{
		char symbol[3] = "+\0";
 8001156:	4a50      	ldr	r2, [pc, #320]	; (8001298 <DM_DisplayFormattedOutput+0x3a0>)
 8001158:	1d3b      	adds	r3, r7, #4
 800115a:	6812      	ldr	r2, [r2, #0]
 800115c:	4611      	mov	r1, r2
 800115e:	8019      	strh	r1, [r3, #0]
 8001160:	3302      	adds	r3, #2
 8001162:	0c12      	lsrs	r2, r2, #16
 8001164:	701a      	strb	r2, [r3, #0]
		ILI9341_Draw_Text(strcat(symbol, out_dcvolts), out_dcvolts_x, out_dcvolts_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8001166:	f107 0208 	add.w	r2, r7, #8
 800116a:	1d3b      	adds	r3, r7, #4
 800116c:	4611      	mov	r1, r2
 800116e:	4618      	mov	r0, r3
 8001170:	f00e fb68 	bl	800f844 <strcat>
 8001174:	4604      	mov	r4, r0
 8001176:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800117a:	b299      	uxth	r1, r3
 800117c:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8001180:	b298      	uxth	r0, r3
 8001182:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8001186:	b29b      	uxth	r3, r3
 8001188:	2200      	movs	r2, #0
 800118a:	9201      	str	r2, [sp, #4]
 800118c:	9300      	str	r3, [sp, #0]
 800118e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001192:	4602      	mov	r2, r0
 8001194:	4620      	mov	r0, r4
 8001196:	f00c ff7d 	bl	800e094 <ILI9341_Draw_Text>
 800119a:	e021      	b.n	80011e0 <DM_DisplayFormattedOutput+0x2e8>
	}
	else
	{
		char symbol[3] = "-\0";
 800119c:	4a3f      	ldr	r2, [pc, #252]	; (800129c <DM_DisplayFormattedOutput+0x3a4>)
 800119e:	463b      	mov	r3, r7
 80011a0:	6812      	ldr	r2, [r2, #0]
 80011a2:	4611      	mov	r1, r2
 80011a4:	8019      	strh	r1, [r3, #0]
 80011a6:	3302      	adds	r3, #2
 80011a8:	0c12      	lsrs	r2, r2, #16
 80011aa:	701a      	strb	r2, [r3, #0]
		ILI9341_Draw_Text(strcat(symbol, out_dcvolts), out_dcvolts_x, out_dcvolts_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 80011ac:	f107 0208 	add.w	r2, r7, #8
 80011b0:	463b      	mov	r3, r7
 80011b2:	4611      	mov	r1, r2
 80011b4:	4618      	mov	r0, r3
 80011b6:	f00e fb45 	bl	800f844 <strcat>
 80011ba:	4604      	mov	r4, r0
 80011bc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80011c0:	b299      	uxth	r1, r3
 80011c2:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 80011c6:	b298      	uxth	r0, r3
 80011c8:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 80011cc:	b29b      	uxth	r3, r3
 80011ce:	2200      	movs	r2, #0
 80011d0:	9201      	str	r2, [sp, #4]
 80011d2:	9300      	str	r3, [sp, #0]
 80011d4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80011d8:	4602      	mov	r2, r0
 80011da:	4620      	mov	r0, r4
 80011dc:	f00c ff5a 	bl	800e094 <ILI9341_Draw_Text>
	}

	ILI9341_Draw_Text(" OUT:", 3, 170, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 80011e0:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 80011e4:	b29b      	uxth	r3, r3
 80011e6:	2200      	movs	r2, #0
 80011e8:	9201      	str	r2, [sp, #4]
 80011ea:	9300      	str	r3, [sp, #0]
 80011ec:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80011f0:	22aa      	movs	r2, #170	; 0xaa
 80011f2:	2103      	movs	r1, #3
 80011f4:	482a      	ldr	r0, [pc, #168]	; (80012a0 <DM_DisplayFormattedOutput+0x3a8>)
 80011f6:	f00c ff4d 	bl	800e094 <ILI9341_Draw_Text>
	eOutput_mode signal_output_func = SM_GetOutputChannel(SIGNAL_CHANNEL)->func_profile->func;
 80011fa:	2000      	movs	r0, #0
 80011fc:	f004 fdde 	bl	8005dbc <SM_GetOutputChannel>
 8001200:	4603      	mov	r3, r0
 8001202:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8001206:	781b      	ldrb	r3, [r3, #0]
 8001208:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	switch(signal_output_func)
 800120c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8001210:	2b06      	cmp	r3, #6
 8001212:	f200 8091 	bhi.w	8001338 <DM_DisplayFormattedOutput+0x440>
 8001216:	a201      	add	r2, pc, #4	; (adr r2, 800121c <DM_DisplayFormattedOutput+0x324>)
 8001218:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800121c:	08001239 	.word	0x08001239
 8001220:	08001255 	.word	0x08001255
 8001224:	080012ad 	.word	0x080012ad
 8001228:	080012c9 	.word	0x080012c9
 800122c:	080012e5 	.word	0x080012e5
 8001230:	08001301 	.word	0x08001301
 8001234:	0800131d 	.word	0x0800131d
	{
		case SINE_FUNC_MODE:

			ILI9341_Draw_Wave(80, 140, 3, SIGNAL_OUTPUT_ICON, 100, sineicon_data_table_1300, SINEICON_DATA_SIZE);
 8001238:	233c      	movs	r3, #60	; 0x3c
 800123a:	9302      	str	r3, [sp, #8]
 800123c:	4b19      	ldr	r3, [pc, #100]	; (80012a4 <DM_DisplayFormattedOutput+0x3ac>)
 800123e:	9301      	str	r3, [sp, #4]
 8001240:	2364      	movs	r3, #100	; 0x64
 8001242:	9300      	str	r3, [sp, #0]
 8001244:	f240 23fd 	movw	r3, #765	; 0x2fd
 8001248:	2203      	movs	r2, #3
 800124a:	218c      	movs	r1, #140	; 0x8c
 800124c:	2050      	movs	r0, #80	; 0x50
 800124e:	f00c fd7d 	bl	800dd4c <ILI9341_Draw_Wave>
			break;
 8001252:	e071      	b.n	8001338 <DM_DisplayFormattedOutput+0x440>
		case SQUARE_FUNC_MODE:
			ILI9341_Draw_Wave(80, 160, 3, SIGNAL_OUTPUT_ICON, 200, squareicon_data_table_3600, SQUAREICON_DATA_SIZE);
 8001254:	233c      	movs	r3, #60	; 0x3c
 8001256:	9302      	str	r3, [sp, #8]
 8001258:	4b13      	ldr	r3, [pc, #76]	; (80012a8 <DM_DisplayFormattedOutput+0x3b0>)
 800125a:	9301      	str	r3, [sp, #4]
 800125c:	23c8      	movs	r3, #200	; 0xc8
 800125e:	9300      	str	r3, [sp, #0]
 8001260:	f240 23fd 	movw	r3, #765	; 0x2fd
 8001264:	2203      	movs	r2, #3
 8001266:	21a0      	movs	r1, #160	; 0xa0
 8001268:	2050      	movs	r0, #80	; 0x50
 800126a:	f00c fd6f 	bl	800dd4c <ILI9341_Draw_Wave>
			break;
 800126e:	e063      	b.n	8001338 <DM_DisplayFormattedOutput+0x440>
 8001270:	3a449ba6 	.word	0x3a449ba6
 8001274:	08012d68 	.word	0x08012d68
 8001278:	08012d78 	.word	0x08012d78
 800127c:	08012d88 	.word	0x08012d88
 8001280:	08012d98 	.word	0x08012d98
 8001284:	08012da8 	.word	0x08012da8
 8001288:	08012db8 	.word	0x08012db8
 800128c:	08012dc4 	.word	0x08012dc4
 8001290:	08012dd0 	.word	0x08012dd0
 8001294:	08012dd8 	.word	0x08012dd8
 8001298:	08012df8 	.word	0x08012df8
 800129c:	08012dfc 	.word	0x08012dfc
 80012a0:	08012de4 	.word	0x08012de4
 80012a4:	20000e9c 	.word	0x20000e9c
 80012a8:	20000f8c 	.word	0x20000f8c
		case SAW_FUNC_MODE:
			ILI9341_Draw_Wave(80, 160, 3, SIGNAL_OUTPUT_ICON, 200, sawicon_data_table_3600, SAWICON_DATA_SIZE);
 80012ac:	233c      	movs	r3, #60	; 0x3c
 80012ae:	9302      	str	r3, [sp, #8]
 80012b0:	4b6a      	ldr	r3, [pc, #424]	; (800145c <DM_DisplayFormattedOutput+0x564>)
 80012b2:	9301      	str	r3, [sp, #4]
 80012b4:	23c8      	movs	r3, #200	; 0xc8
 80012b6:	9300      	str	r3, [sp, #0]
 80012b8:	f240 23fd 	movw	r3, #765	; 0x2fd
 80012bc:	2203      	movs	r2, #3
 80012be:	21a0      	movs	r1, #160	; 0xa0
 80012c0:	2050      	movs	r0, #80	; 0x50
 80012c2:	f00c fd43 	bl	800dd4c <ILI9341_Draw_Wave>
			break;
 80012c6:	e037      	b.n	8001338 <DM_DisplayFormattedOutput+0x440>
		case REV_SAW_FUNC_MODE:
			ILI9341_Draw_Wave(80, 160, 3, SIGNAL_OUTPUT_ICON, 200, sawicon_rev_data_table_3600, SAWICON_REV_DATA_SIZE);
 80012c8:	233c      	movs	r3, #60	; 0x3c
 80012ca:	9302      	str	r3, [sp, #8]
 80012cc:	4b64      	ldr	r3, [pc, #400]	; (8001460 <DM_DisplayFormattedOutput+0x568>)
 80012ce:	9301      	str	r3, [sp, #4]
 80012d0:	23c8      	movs	r3, #200	; 0xc8
 80012d2:	9300      	str	r3, [sp, #0]
 80012d4:	f240 23fd 	movw	r3, #765	; 0x2fd
 80012d8:	2203      	movs	r2, #3
 80012da:	21a0      	movs	r1, #160	; 0xa0
 80012dc:	2050      	movs	r0, #80	; 0x50
 80012de:	f00c fd35 	bl	800dd4c <ILI9341_Draw_Wave>
			break;
 80012e2:	e029      	b.n	8001338 <DM_DisplayFormattedOutput+0x440>
		case TRIANGLE_FUNC_MODE:
			ILI9341_Draw_Wave(80, 160, 3, SIGNAL_OUTPUT_ICON, 200, triangleicon_data_table_3600, TRIANGLEICON_DATA_SIZE);
 80012e4:	233c      	movs	r3, #60	; 0x3c
 80012e6:	9302      	str	r3, [sp, #8]
 80012e8:	4b5e      	ldr	r3, [pc, #376]	; (8001464 <DM_DisplayFormattedOutput+0x56c>)
 80012ea:	9301      	str	r3, [sp, #4]
 80012ec:	23c8      	movs	r3, #200	; 0xc8
 80012ee:	9300      	str	r3, [sp, #0]
 80012f0:	f240 23fd 	movw	r3, #765	; 0x2fd
 80012f4:	2203      	movs	r2, #3
 80012f6:	21a0      	movs	r1, #160	; 0xa0
 80012f8:	2050      	movs	r0, #80	; 0x50
 80012fa:	f00c fd27 	bl	800dd4c <ILI9341_Draw_Wave>
			break;
 80012fe:	e01b      	b.n	8001338 <DM_DisplayFormattedOutput+0x440>
		case IMPULSE_FUNC_MODE:
			ILI9341_Draw_Wave(80, 160, 3, SIGNAL_OUTPUT_ICON, 200, triangleicon_data_table_3600, TRIANGLEICON_DATA_SIZE);
 8001300:	233c      	movs	r3, #60	; 0x3c
 8001302:	9302      	str	r3, [sp, #8]
 8001304:	4b57      	ldr	r3, [pc, #348]	; (8001464 <DM_DisplayFormattedOutput+0x56c>)
 8001306:	9301      	str	r3, [sp, #4]
 8001308:	23c8      	movs	r3, #200	; 0xc8
 800130a:	9300      	str	r3, [sp, #0]
 800130c:	f240 23fd 	movw	r3, #765	; 0x2fd
 8001310:	2203      	movs	r2, #3
 8001312:	21a0      	movs	r1, #160	; 0xa0
 8001314:	2050      	movs	r0, #80	; 0x50
 8001316:	f00c fd19 	bl	800dd4c <ILI9341_Draw_Wave>
			break;
 800131a:	e00d      	b.n	8001338 <DM_DisplayFormattedOutput+0x440>
		case PWM_FUNC_MODE:
			ILI9341_Draw_Text("PWM", 80, 170, SIGNAL_OUTPUT_ICON, text_size, NORMAL_TEXT_BGCOLOUR);
 800131c:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8001320:	b29b      	uxth	r3, r3
 8001322:	2200      	movs	r2, #0
 8001324:	9201      	str	r2, [sp, #4]
 8001326:	9300      	str	r3, [sp, #0]
 8001328:	f240 23fd 	movw	r3, #765	; 0x2fd
 800132c:	22aa      	movs	r2, #170	; 0xaa
 800132e:	2150      	movs	r1, #80	; 0x50
 8001330:	484d      	ldr	r0, [pc, #308]	; (8001468 <DM_DisplayFormattedOutput+0x570>)
 8001332:	f00c feaf 	bl	800e094 <ILI9341_Draw_Text>
			break;
 8001336:	bf00      	nop
	}

	ILI9341_Draw_Text("AUX:", 180, 170, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8001338:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 800133c:	b29b      	uxth	r3, r3
 800133e:	2200      	movs	r2, #0
 8001340:	9201      	str	r2, [sp, #4]
 8001342:	9300      	str	r3, [sp, #0]
 8001344:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001348:	22aa      	movs	r2, #170	; 0xaa
 800134a:	21b4      	movs	r1, #180	; 0xb4
 800134c:	4847      	ldr	r0, [pc, #284]	; (800146c <DM_DisplayFormattedOutput+0x574>)
 800134e:	f00c fea1 	bl	800e094 <ILI9341_Draw_Text>
	eOutput_mode sync_output_func = SM_GetOutputChannel(SYNC_CHANNEL)->func_profile->func;
 8001352:	2001      	movs	r0, #1
 8001354:	f004 fd32 	bl	8005dbc <SM_GetOutputChannel>
 8001358:	4603      	mov	r3, r0
 800135a:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 800135e:	781b      	ldrb	r3, [r3, #0]
 8001360:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
	switch(sync_output_func)
 8001364:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8001368:	2b06      	cmp	r3, #6
 800136a:	d873      	bhi.n	8001454 <DM_DisplayFormattedOutput+0x55c>
 800136c:	a201      	add	r2, pc, #4	; (adr r2, 8001374 <DM_DisplayFormattedOutput+0x47c>)
 800136e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001372:	bf00      	nop
 8001374:	08001391 	.word	0x08001391
 8001378:	080013ad 	.word	0x080013ad
 800137c:	080013c9 	.word	0x080013c9
 8001380:	080013e5 	.word	0x080013e5
 8001384:	08001401 	.word	0x08001401
 8001388:	0800141d 	.word	0x0800141d
 800138c:	08001439 	.word	0x08001439
	{
		case SINE_FUNC_MODE:

			ILI9341_Draw_Wave(245, 140, 3, SYNC_OUTPUT_ICON, 100, sineicon_data_table_1300, SINEICON_DATA_SIZE);
 8001390:	233c      	movs	r3, #60	; 0x3c
 8001392:	9302      	str	r3, [sp, #8]
 8001394:	4b36      	ldr	r3, [pc, #216]	; (8001470 <DM_DisplayFormattedOutput+0x578>)
 8001396:	9301      	str	r3, [sp, #4]
 8001398:	2364      	movs	r3, #100	; 0x64
 800139a:	9300      	str	r3, [sp, #0]
 800139c:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80013a0:	2203      	movs	r2, #3
 80013a2:	218c      	movs	r1, #140	; 0x8c
 80013a4:	20f5      	movs	r0, #245	; 0xf5
 80013a6:	f00c fcd1 	bl	800dd4c <ILI9341_Draw_Wave>
			break;
 80013aa:	e053      	b.n	8001454 <DM_DisplayFormattedOutput+0x55c>
		case SQUARE_FUNC_MODE:
			ILI9341_Draw_Wave(245, 160, 3, SYNC_OUTPUT_ICON, 200, squareicon_data_table_3600, SQUAREICON_DATA_SIZE);
 80013ac:	233c      	movs	r3, #60	; 0x3c
 80013ae:	9302      	str	r3, [sp, #8]
 80013b0:	4b30      	ldr	r3, [pc, #192]	; (8001474 <DM_DisplayFormattedOutput+0x57c>)
 80013b2:	9301      	str	r3, [sp, #4]
 80013b4:	23c8      	movs	r3, #200	; 0xc8
 80013b6:	9300      	str	r3, [sp, #0]
 80013b8:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80013bc:	2203      	movs	r2, #3
 80013be:	21a0      	movs	r1, #160	; 0xa0
 80013c0:	20f5      	movs	r0, #245	; 0xf5
 80013c2:	f00c fcc3 	bl	800dd4c <ILI9341_Draw_Wave>
			break;
 80013c6:	e045      	b.n	8001454 <DM_DisplayFormattedOutput+0x55c>
		case SAW_FUNC_MODE:
			ILI9341_Draw_Wave(245, 160, 3, SYNC_OUTPUT_ICON, 200, sawicon_data_table_3600, SAWICON_DATA_SIZE);
 80013c8:	233c      	movs	r3, #60	; 0x3c
 80013ca:	9302      	str	r3, [sp, #8]
 80013cc:	4b23      	ldr	r3, [pc, #140]	; (800145c <DM_DisplayFormattedOutput+0x564>)
 80013ce:	9301      	str	r3, [sp, #4]
 80013d0:	23c8      	movs	r3, #200	; 0xc8
 80013d2:	9300      	str	r3, [sp, #0]
 80013d4:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80013d8:	2203      	movs	r2, #3
 80013da:	21a0      	movs	r1, #160	; 0xa0
 80013dc:	20f5      	movs	r0, #245	; 0xf5
 80013de:	f00c fcb5 	bl	800dd4c <ILI9341_Draw_Wave>
			break;
 80013e2:	e037      	b.n	8001454 <DM_DisplayFormattedOutput+0x55c>
		case REV_SAW_FUNC_MODE:
			ILI9341_Draw_Wave(245, 160, 3, SYNC_OUTPUT_ICON, 200, sawicon_rev_data_table_3600, SAWICON_REV_DATA_SIZE);
 80013e4:	233c      	movs	r3, #60	; 0x3c
 80013e6:	9302      	str	r3, [sp, #8]
 80013e8:	4b1d      	ldr	r3, [pc, #116]	; (8001460 <DM_DisplayFormattedOutput+0x568>)
 80013ea:	9301      	str	r3, [sp, #4]
 80013ec:	23c8      	movs	r3, #200	; 0xc8
 80013ee:	9300      	str	r3, [sp, #0]
 80013f0:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80013f4:	2203      	movs	r2, #3
 80013f6:	21a0      	movs	r1, #160	; 0xa0
 80013f8:	20f5      	movs	r0, #245	; 0xf5
 80013fa:	f00c fca7 	bl	800dd4c <ILI9341_Draw_Wave>
			break;
 80013fe:	e029      	b.n	8001454 <DM_DisplayFormattedOutput+0x55c>
		case TRIANGLE_FUNC_MODE:
			ILI9341_Draw_Wave(245, 160, 3, SYNC_OUTPUT_ICON, 200, triangleicon_data_table_3600, TRIANGLEICON_DATA_SIZE);
 8001400:	233c      	movs	r3, #60	; 0x3c
 8001402:	9302      	str	r3, [sp, #8]
 8001404:	4b17      	ldr	r3, [pc, #92]	; (8001464 <DM_DisplayFormattedOutput+0x56c>)
 8001406:	9301      	str	r3, [sp, #4]
 8001408:	23c8      	movs	r3, #200	; 0xc8
 800140a:	9300      	str	r3, [sp, #0]
 800140c:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8001410:	2203      	movs	r2, #3
 8001412:	21a0      	movs	r1, #160	; 0xa0
 8001414:	20f5      	movs	r0, #245	; 0xf5
 8001416:	f00c fc99 	bl	800dd4c <ILI9341_Draw_Wave>
			break;
 800141a:	e01b      	b.n	8001454 <DM_DisplayFormattedOutput+0x55c>
		case IMPULSE_FUNC_MODE:
			ILI9341_Draw_Wave(245, 160, 3, SYNC_OUTPUT_ICON, 200, triangleicon_data_table_3600, TRIANGLEICON_DATA_SIZE);
 800141c:	233c      	movs	r3, #60	; 0x3c
 800141e:	9302      	str	r3, [sp, #8]
 8001420:	4b10      	ldr	r3, [pc, #64]	; (8001464 <DM_DisplayFormattedOutput+0x56c>)
 8001422:	9301      	str	r3, [sp, #4]
 8001424:	23c8      	movs	r3, #200	; 0xc8
 8001426:	9300      	str	r3, [sp, #0]
 8001428:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 800142c:	2203      	movs	r2, #3
 800142e:	21a0      	movs	r1, #160	; 0xa0
 8001430:	20f5      	movs	r0, #245	; 0xf5
 8001432:	f00c fc8b 	bl	800dd4c <ILI9341_Draw_Wave>
			break;
 8001436:	e00d      	b.n	8001454 <DM_DisplayFormattedOutput+0x55c>
		case PWM_FUNC_MODE:
			ILI9341_Draw_Text("PWM", 245, 170, SYNC_OUTPUT_ICON, text_size, NORMAL_TEXT_BGCOLOUR);
 8001438:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 800143c:	b29b      	uxth	r3, r3
 800143e:	2200      	movs	r2, #0
 8001440:	9201      	str	r2, [sp, #4]
 8001442:	9300      	str	r3, [sp, #0]
 8001444:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8001448:	22aa      	movs	r2, #170	; 0xaa
 800144a:	21f5      	movs	r1, #245	; 0xf5
 800144c:	4806      	ldr	r0, [pc, #24]	; (8001468 <DM_DisplayFormattedOutput+0x570>)
 800144e:	f00c fe21 	bl	800e094 <ILI9341_Draw_Text>
			break;
 8001452:	bf00      	nop
	}



}
 8001454:	bf00      	nop
 8001456:	376c      	adds	r7, #108	; 0x6c
 8001458:	46bd      	mov	sp, r7
 800145a:	bd90      	pop	{r4, r7, pc}
 800145c:	20000cbc 	.word	0x20000cbc
 8001460:	20000dac 	.word	0x20000dac
 8001464:	2000107c 	.word	0x2000107c
 8001468:	08012dec 	.word	0x08012dec
 800146c:	08012df0 	.word	0x08012df0
 8001470:	20000e9c 	.word	0x20000e9c
 8001474:	20000f8c 	.word	0x20000f8c

08001478 <DM_RefreshScreen>:
 *	@param None
 *	@retval None
 *
 */
void DM_RefreshScreen()
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b084      	sub	sp, #16
 800147c:	af04      	add	r7, sp, #16



	// pause display interrupts
	HAL_TIM_Base_Stop_IT(&htim15);
 800147e:	4820      	ldr	r0, [pc, #128]	; (8001500 <DM_RefreshScreen+0x88>)
 8001480:	f00a fcee 	bl	800be60 <HAL_TIM_Base_Stop_IT>


	ILI9341_Fill_Screen(SCREEN_BGCOLOUR);
 8001484:	2000      	movs	r0, #0
 8001486:	f00d f885 	bl	800e594 <ILI9341_Fill_Screen>
	GUI_DrawPolygon(Points, 3, RED);
	GUI_FillPolygon(Points2, 3, BLUE);
	GUI_DrawEllipse(250, 110, 20, 30, GREEN);
	GUI_FillEllipse(250, 110, 20, 30, WHITE);
*/
	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	0,
 800148a:	2300      	movs	r3, #0
 800148c:	9302      	str	r3, [sp, #8]
 800148e:	2302      	movs	r3, #2
 8001490:	9301      	str	r3, [sp, #4]
 8001492:	f240 23fd 	movw	r3, #765	; 0x2fd
 8001496:	9300      	str	r3, [sp, #0]
 8001498:	2328      	movs	r3, #40	; 0x28
 800149a:	2250      	movs	r2, #80	; 0x50
 800149c:	21c8      	movs	r1, #200	; 0xc8
 800149e:	2000      	movs	r0, #0
 80014a0:	f00c fc95 	bl	800ddce <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													BTN1_FILL_COLOUR,
													BTN1_BORDER_WEIGHT,
													BTN1_BORDER_COLOUR);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	BTN_WIDTH,
 80014a4:	2300      	movs	r3, #0
 80014a6:	9302      	str	r3, [sp, #8]
 80014a8:	2302      	movs	r3, #2
 80014aa:	9301      	str	r3, [sp, #4]
 80014ac:	f241 43a2 	movw	r3, #5282	; 0x14a2
 80014b0:	9300      	str	r3, [sp, #0]
 80014b2:	2328      	movs	r3, #40	; 0x28
 80014b4:	2250      	movs	r2, #80	; 0x50
 80014b6:	21c8      	movs	r1, #200	; 0xc8
 80014b8:	2050      	movs	r0, #80	; 0x50
 80014ba:	f00c fc88 	bl	800ddce <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													BTN2_FILL_COLOUR,
													BTN2_BORDER_WEIGHT,
													BTN2_BORDER_COLOUR);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	BTN_WIDTH*2,
 80014be:	2300      	movs	r3, #0
 80014c0:	9302      	str	r3, [sp, #8]
 80014c2:	2302      	movs	r3, #2
 80014c4:	9301      	str	r3, [sp, #4]
 80014c6:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80014ca:	9300      	str	r3, [sp, #0]
 80014cc:	2328      	movs	r3, #40	; 0x28
 80014ce:	2250      	movs	r2, #80	; 0x50
 80014d0:	21c8      	movs	r1, #200	; 0xc8
 80014d2:	20a0      	movs	r0, #160	; 0xa0
 80014d4:	f00c fc7b 	bl	800ddce <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													BTN3_FILL_COLOUR,
													BTN3_BORDER_WEIGHT,
													BTN3_BORDER_COLOUR);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	BTN_WIDTH*3,
 80014d8:	2300      	movs	r3, #0
 80014da:	9302      	str	r3, [sp, #8]
 80014dc:	2302      	movs	r3, #2
 80014de:	9301      	str	r3, [sp, #4]
 80014e0:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80014e4:	9300      	str	r3, [sp, #0]
 80014e6:	2328      	movs	r3, #40	; 0x28
 80014e8:	2250      	movs	r2, #80	; 0x50
 80014ea:	21c8      	movs	r1, #200	; 0xc8
 80014ec:	20f0      	movs	r0, #240	; 0xf0
 80014ee:	f00c fc6e 	bl	800ddce <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN4_FILL_COLOUR,
													BTN4_BORDER_WEIGHT,
													BTN4_BORDER_COLOUR);

	// resume diaplay interrupts
	HAL_TIM_Base_Start_IT(&htim15);
 80014f2:	4803      	ldr	r0, [pc, #12]	; (8001500 <DM_RefreshScreen+0x88>)
 80014f4:	f00a fc7e 	bl	800bdf4 <HAL_TIM_Base_Start_IT>


}
 80014f8:	bf00      	nop
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop
 8001500:	200027cc 	.word	0x200027cc

08001504 <DM_SetErrorDebugMsg>:
	ILI9341_Draw_Text("- SINE", 	10, 30, WHITE, 2, BLACK);
	*/
}

void DM_SetErrorDebugMsg(char* msg)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b082      	sub	sp, #8
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
	snprintf(ErrorDebugMsg, sizeof(ErrorDebugMsg), "%s", msg);
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	4a04      	ldr	r2, [pc, #16]	; (8001520 <DM_SetErrorDebugMsg+0x1c>)
 8001510:	212d      	movs	r1, #45	; 0x2d
 8001512:	4804      	ldr	r0, [pc, #16]	; (8001524 <DM_SetErrorDebugMsg+0x20>)
 8001514:	f00e f962 	bl	800f7dc <sniprintf>
}
 8001518:	bf00      	nop
 800151a:	3708      	adds	r7, #8
 800151c:	46bd      	mov	sp, r7
 800151e:	bd80      	pop	{r7, pc}
 8001520:	08012e7c 	.word	0x08012e7c
 8001524:	20001e9c 	.word	0x20001e9c

08001528 <FreqMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawMenu(eFreqMenu_Status pMenu)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b082      	sub	sp, #8
 800152c:	af00      	add	r7, sp, #0
 800152e:	4603      	mov	r3, r0
 8001530:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 8001532:	79fb      	ldrb	r3, [r7, #7]
 8001534:	3b01      	subs	r3, #1
 8001536:	2b03      	cmp	r3, #3
 8001538:	d816      	bhi.n	8001568 <FreqMenu_DrawMenu+0x40>
 800153a:	a201      	add	r2, pc, #4	; (adr r2, 8001540 <FreqMenu_DrawMenu+0x18>)
 800153c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001540:	08001551 	.word	0x08001551
 8001544:	08001557 	.word	0x08001557
 8001548:	0800155d 	.word	0x0800155d
 800154c:	08001563 	.word	0x08001563
	{
		case ENABLE_FREQ_MAIN_MENU:
			FreqMenu_DrawMainMenu();
 8001550:	f000 f810 	bl	8001574 <FreqMenu_DrawMainMenu>
			break;
 8001554:	e009      	b.n	800156a <FreqMenu_DrawMenu+0x42>
		case ENABLE_FREQ_PRESET_MENU:
			FreqMenu_DrawPresetMenu();
 8001556:	f000 f849 	bl	80015ec <FreqMenu_DrawPresetMenu>
			break;
 800155a:	e006      	b.n	800156a <FreqMenu_DrawMenu+0x42>
		case ENABLE_FREQ_ADJUST_MENU:
			FreqMenu_DrawAdjustMenu();
 800155c:	f001 faf4 	bl	8002b48 <FreqMenu_DrawAdjustMenu>
			break;
 8001560:	e003      	b.n	800156a <FreqMenu_DrawMenu+0x42>
		case ENABLE_FREQ_SWEEP_MENU:
			FreqMenu_DrawSweepMenu();
 8001562:	f001 fb07 	bl	8002b74 <FreqMenu_DrawSweepMenu>
			break;
 8001566:	e000      	b.n	800156a <FreqMenu_DrawMenu+0x42>

		default:
			break;
 8001568:	bf00      	nop

	}
}
 800156a:	bf00      	nop
 800156c:	3708      	adds	r7, #8
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop

08001574 <FreqMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawMainMenu()
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b082      	sub	sp, #8
 8001578:	af02      	add	r7, sp, #8
	// main
	ILI9341_Draw_Text("OUT->FREQ", 	5, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 800157a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800157e:	9301      	str	r3, [sp, #4]
 8001580:	2302      	movs	r3, #2
 8001582:	9300      	str	r3, [sp, #0]
 8001584:	2300      	movs	r3, #0
 8001586:	220a      	movs	r2, #10
 8001588:	2105      	movs	r1, #5
 800158a:	4814      	ldr	r0, [pc, #80]	; (80015dc <FreqMenu_DrawMainMenu+0x68>)
 800158c:	f00c fd82 	bl	800e094 <ILI9341_Draw_Text>
//	ILI9341_Draw_Text("Select an option below", 	30, 165, BLACK, 2, WHITE);

	DM_DisplayFormattedOutput();
 8001590:	f7ff fcb2 	bl	8000ef8 <DM_DisplayFormattedOutput>

	// buttons
	ILI9341_Draw_Text("PRESET", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8001594:	f240 23fd 	movw	r3, #765	; 0x2fd
 8001598:	9301      	str	r3, [sp, #4]
 800159a:	2302      	movs	r3, #2
 800159c:	9300      	str	r3, [sp, #0]
 800159e:	2300      	movs	r3, #0
 80015a0:	22d2      	movs	r2, #210	; 0xd2
 80015a2:	2105      	movs	r1, #5
 80015a4:	480e      	ldr	r0, [pc, #56]	; (80015e0 <FreqMenu_DrawMainMenu+0x6c>)
 80015a6:	f00c fd75 	bl	800e094 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("ADJUST", 87,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 80015aa:	f241 43a2 	movw	r3, #5282	; 0x14a2
 80015ae:	9301      	str	r3, [sp, #4]
 80015b0:	2302      	movs	r3, #2
 80015b2:	9300      	str	r3, [sp, #0]
 80015b4:	2300      	movs	r3, #0
 80015b6:	22d2      	movs	r2, #210	; 0xd2
 80015b8:	2157      	movs	r1, #87	; 0x57
 80015ba:	480a      	ldr	r0, [pc, #40]	; (80015e4 <FreqMenu_DrawMainMenu+0x70>)
 80015bc:	f00c fd6a 	bl	800e094 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("SWEEP",  174, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 80015c0:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80015c4:	9301      	str	r3, [sp, #4]
 80015c6:	2302      	movs	r3, #2
 80015c8:	9300      	str	r3, [sp, #0]
 80015ca:	2300      	movs	r3, #0
 80015cc:	22d2      	movs	r2, #210	; 0xd2
 80015ce:	21ae      	movs	r1, #174	; 0xae
 80015d0:	4805      	ldr	r0, [pc, #20]	; (80015e8 <FreqMenu_DrawMainMenu+0x74>)
 80015d2:	f00c fd5f 	bl	800e094 <ILI9341_Draw_Text>
	//ILI9341_Draw_Text("    ", 260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
}
 80015d6:	bf00      	nop
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	08012e80 	.word	0x08012e80
 80015e0:	08012e8c 	.word	0x08012e8c
 80015e4:	08012e94 	.word	0x08012e94
 80015e8:	08012e9c 	.word	0x08012e9c

080015ec <FreqMenu_DrawPresetMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawPresetMenu()
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b086      	sub	sp, #24
 80015f0:	af02      	add	r7, sp, #8

	ILI9341_Draw_Text("OUT->FREQ->PRESET", 	5, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 80015f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80015f6:	9301      	str	r3, [sp, #4]
 80015f8:	2302      	movs	r3, #2
 80015fa:	9300      	str	r3, [sp, #0]
 80015fc:	2300      	movs	r3, #0
 80015fe:	220a      	movs	r2, #10
 8001600:	2105      	movs	r1, #5
 8001602:	4886      	ldr	r0, [pc, #536]	; (800181c <FreqMenu_DrawPresetMenu+0x230>)
 8001604:	f00c fd46 	bl	800e094 <ILI9341_Draw_Text>
	uint8_t menu_pos_y1 = 40;
 8001608:	2328      	movs	r3, #40	; 0x28
 800160a:	73fb      	strb	r3, [r7, #15]
	uint8_t menu_pos_y2 = 60;
 800160c:	233c      	movs	r3, #60	; 0x3c
 800160e:	73bb      	strb	r3, [r7, #14]
	uint8_t menu_pos_y3 = 80;
 8001610:	2350      	movs	r3, #80	; 0x50
 8001612:	737b      	strb	r3, [r7, #13]
	uint8_t menu_pos_y4 = 100;
 8001614:	2364      	movs	r3, #100	; 0x64
 8001616:	733b      	strb	r3, [r7, #12]
	uint8_t menu_pos_y5 = 120;
 8001618:	2378      	movs	r3, #120	; 0x78
 800161a:	72fb      	strb	r3, [r7, #11]
	uint8_t menu_pos_y6 = 140;
 800161c:	238c      	movs	r3, #140	; 0x8c
 800161e:	72bb      	strb	r3, [r7, #10]
	uint8_t menu_pos_y7 = 160;
 8001620:	23a0      	movs	r3, #160	; 0xa0
 8001622:	727b      	strb	r3, [r7, #9]
	FreqProfile_t *pFreqPresetTmp =  FreqO_GetFPresetObject();
 8001624:	f003 ff76 	bl	8005514 <FreqO_GetFPresetObject>
 8001628:	6078      	str	r0, [r7, #4]
	if(pFreqPresetTmp)
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	2b00      	cmp	r3, #0
 800162e:	f001 825d 	beq.w	8002aec <FreqMenu_DrawPresetMenu+0x1500>
	{
		switch(pFreqPresetTmp->hertz)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f240 22ee 	movw	r2, #750	; 0x2ee
 800163a:	4293      	cmp	r3, r2
 800163c:	f000 849a 	beq.w	8001f74 <FreqMenu_DrawPresetMenu+0x988>
 8001640:	f240 22ee 	movw	r2, #750	; 0x2ee
 8001644:	4293      	cmp	r3, r2
 8001646:	d817      	bhi.n	8001678 <FreqMenu_DrawPresetMenu+0x8c>
 8001648:	2b32      	cmp	r3, #50	; 0x32
 800164a:	f000 81b3 	beq.w	80019b4 <FreqMenu_DrawPresetMenu+0x3c8>
 800164e:	2b32      	cmp	r3, #50	; 0x32
 8001650:	d806      	bhi.n	8001660 <FreqMenu_DrawPresetMenu+0x74>
 8001652:	2b01      	cmp	r3, #1
 8001654:	d038      	beq.n	80016c8 <FreqMenu_DrawPresetMenu+0xdc>
 8001656:	2b0a      	cmp	r3, #10
 8001658:	f000 8102 	beq.w	8001860 <FreqMenu_DrawPresetMenu+0x274>
	else
	{
		ILI9341_Draw_Text("FreqMenus::FreqMenu_DrawFreqPresetMenu() Error", 		5, 180, ERR_FGCOLOUR, 1, ERR_BGCOLOUR);
	}

}
 800165c:	f001 ba52 	b.w	8002b04 <FreqMenu_DrawPresetMenu+0x1518>
		switch(pFreqPresetTmp->hertz)
 8001660:	2bfa      	cmp	r3, #250	; 0xfa
 8001662:	f000 8317 	beq.w	8001c94 <FreqMenu_DrawPresetMenu+0x6a8>
 8001666:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800166a:	f000 83d9 	beq.w	8001e20 <FreqMenu_DrawPresetMenu+0x834>
 800166e:	2b64      	cmp	r3, #100	; 0x64
 8001670:	f000 8266 	beq.w	8001b40 <FreqMenu_DrawPresetMenu+0x554>
}
 8001674:	f001 ba46 	b.w	8002b04 <FreqMenu_DrawPresetMenu+0x1518>
		switch(pFreqPresetTmp->hertz)
 8001678:	f246 12a8 	movw	r2, #25000	; 0x61a8
 800167c:	4293      	cmp	r3, r2
 800167e:	f000 8758 	beq.w	8002532 <FreqMenu_DrawPresetMenu+0xf46>
 8001682:	f246 12a8 	movw	r2, #25000	; 0x61a8
 8001686:	4293      	cmp	r3, r2
 8001688:	d80f      	bhi.n	80016aa <FreqMenu_DrawPresetMenu+0xbe>
 800168a:	f241 3288 	movw	r2, #5000	; 0x1388
 800168e:	4293      	cmp	r3, r2
 8001690:	f000 85e0 	beq.w	8002254 <FreqMenu_DrawPresetMenu+0xc68>
 8001694:	f242 7210 	movw	r2, #10000	; 0x2710
 8001698:	4293      	cmp	r3, r2
 800169a:	f000 86a1 	beq.w	80023e0 <FreqMenu_DrawPresetMenu+0xdf4>
 800169e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80016a2:	f000 852d 	beq.w	8002100 <FreqMenu_DrawPresetMenu+0xb14>
}
 80016a6:	f001 ba2d 	b.w	8002b04 <FreqMenu_DrawPresetMenu+0x1518>
		switch(pFreqPresetTmp->hertz)
 80016aa:	4a5d      	ldr	r2, [pc, #372]	; (8001820 <FreqMenu_DrawPresetMenu+0x234>)
 80016ac:	4293      	cmp	r3, r2
 80016ae:	f001 80ae 	beq.w	800280e <FreqMenu_DrawPresetMenu+0x1222>
 80016b2:	4a5c      	ldr	r2, [pc, #368]	; (8001824 <FreqMenu_DrawPresetMenu+0x238>)
 80016b4:	4293      	cmp	r3, r2
 80016b6:	f001 816f 	beq.w	8002998 <FreqMenu_DrawPresetMenu+0x13ac>
 80016ba:	f24c 3250 	movw	r2, #50000	; 0xc350
 80016be:	4293      	cmp	r3, r2
 80016c0:	f000 87fc 	beq.w	80026bc <FreqMenu_DrawPresetMenu+0x10d0>
}
 80016c4:	f001 ba1e 	b.w	8002b04 <FreqMenu_DrawPresetMenu+0x1518>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80016c8:	7bfb      	ldrb	r3, [r7, #15]
 80016ca:	b29a      	uxth	r2, r3
 80016cc:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80016d0:	9301      	str	r3, [sp, #4]
 80016d2:	2302      	movs	r3, #2
 80016d4:	9300      	str	r3, [sp, #0]
 80016d6:	2300      	movs	r3, #0
 80016d8:	2105      	movs	r1, #5
 80016da:	4853      	ldr	r0, [pc, #332]	; (8001828 <FreqMenu_DrawPresetMenu+0x23c>)
 80016dc:	f00c fcda 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80016e0:	7bbb      	ldrb	r3, [r7, #14]
 80016e2:	b29a      	uxth	r2, r3
 80016e4:	2300      	movs	r3, #0
 80016e6:	9301      	str	r3, [sp, #4]
 80016e8:	2302      	movs	r3, #2
 80016ea:	9300      	str	r3, [sp, #0]
 80016ec:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80016f0:	2105      	movs	r1, #5
 80016f2:	484e      	ldr	r0, [pc, #312]	; (800182c <FreqMenu_DrawPresetMenu+0x240>)
 80016f4:	f00c fcce 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80016f8:	7b7b      	ldrb	r3, [r7, #13]
 80016fa:	b29a      	uxth	r2, r3
 80016fc:	2300      	movs	r3, #0
 80016fe:	9301      	str	r3, [sp, #4]
 8001700:	2302      	movs	r3, #2
 8001702:	9300      	str	r3, [sp, #0]
 8001704:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001708:	2105      	movs	r1, #5
 800170a:	4849      	ldr	r0, [pc, #292]	; (8001830 <FreqMenu_DrawPresetMenu+0x244>)
 800170c:	f00c fcc2 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001710:	7b3b      	ldrb	r3, [r7, #12]
 8001712:	b29a      	uxth	r2, r3
 8001714:	2300      	movs	r3, #0
 8001716:	9301      	str	r3, [sp, #4]
 8001718:	2302      	movs	r3, #2
 800171a:	9300      	str	r3, [sp, #0]
 800171c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001720:	2105      	movs	r1, #5
 8001722:	4844      	ldr	r0, [pc, #272]	; (8001834 <FreqMenu_DrawPresetMenu+0x248>)
 8001724:	f00c fcb6 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001728:	7afb      	ldrb	r3, [r7, #11]
 800172a:	b29a      	uxth	r2, r3
 800172c:	2300      	movs	r3, #0
 800172e:	9301      	str	r3, [sp, #4]
 8001730:	2302      	movs	r3, #2
 8001732:	9300      	str	r3, [sp, #0]
 8001734:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001738:	2105      	movs	r1, #5
 800173a:	483f      	ldr	r0, [pc, #252]	; (8001838 <FreqMenu_DrawPresetMenu+0x24c>)
 800173c:	f00c fcaa 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001740:	7abb      	ldrb	r3, [r7, #10]
 8001742:	b29a      	uxth	r2, r3
 8001744:	2300      	movs	r3, #0
 8001746:	9301      	str	r3, [sp, #4]
 8001748:	2302      	movs	r3, #2
 800174a:	9300      	str	r3, [sp, #0]
 800174c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001750:	2105      	movs	r1, #5
 8001752:	483a      	ldr	r0, [pc, #232]	; (800183c <FreqMenu_DrawPresetMenu+0x250>)
 8001754:	f00c fc9e 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001758:	7a7b      	ldrb	r3, [r7, #9]
 800175a:	b29a      	uxth	r2, r3
 800175c:	2300      	movs	r3, #0
 800175e:	9301      	str	r3, [sp, #4]
 8001760:	2302      	movs	r3, #2
 8001762:	9300      	str	r3, [sp, #0]
 8001764:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001768:	2105      	movs	r1, #5
 800176a:	4835      	ldr	r0, [pc, #212]	; (8001840 <FreqMenu_DrawPresetMenu+0x254>)
 800176c:	f00c fc92 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001770:	7bfb      	ldrb	r3, [r7, #15]
 8001772:	b29a      	uxth	r2, r3
 8001774:	2300      	movs	r3, #0
 8001776:	9301      	str	r3, [sp, #4]
 8001778:	2302      	movs	r3, #2
 800177a:	9300      	str	r3, [sp, #0]
 800177c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001780:	2178      	movs	r1, #120	; 0x78
 8001782:	4830      	ldr	r0, [pc, #192]	; (8001844 <FreqMenu_DrawPresetMenu+0x258>)
 8001784:	f00c fc86 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001788:	7bbb      	ldrb	r3, [r7, #14]
 800178a:	b29a      	uxth	r2, r3
 800178c:	2300      	movs	r3, #0
 800178e:	9301      	str	r3, [sp, #4]
 8001790:	2302      	movs	r3, #2
 8001792:	9300      	str	r3, [sp, #0]
 8001794:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001798:	2178      	movs	r1, #120	; 0x78
 800179a:	482b      	ldr	r0, [pc, #172]	; (8001848 <FreqMenu_DrawPresetMenu+0x25c>)
 800179c:	f00c fc7a 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80017a0:	7b7b      	ldrb	r3, [r7, #13]
 80017a2:	b29a      	uxth	r2, r3
 80017a4:	2300      	movs	r3, #0
 80017a6:	9301      	str	r3, [sp, #4]
 80017a8:	2302      	movs	r3, #2
 80017aa:	9300      	str	r3, [sp, #0]
 80017ac:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80017b0:	2178      	movs	r1, #120	; 0x78
 80017b2:	4826      	ldr	r0, [pc, #152]	; (800184c <FreqMenu_DrawPresetMenu+0x260>)
 80017b4:	f00c fc6e 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80017b8:	7b3b      	ldrb	r3, [r7, #12]
 80017ba:	b29a      	uxth	r2, r3
 80017bc:	2300      	movs	r3, #0
 80017be:	9301      	str	r3, [sp, #4]
 80017c0:	2302      	movs	r3, #2
 80017c2:	9300      	str	r3, [sp, #0]
 80017c4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80017c8:	2178      	movs	r1, #120	; 0x78
 80017ca:	4821      	ldr	r0, [pc, #132]	; (8001850 <FreqMenu_DrawPresetMenu+0x264>)
 80017cc:	f00c fc62 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80017d0:	7afb      	ldrb	r3, [r7, #11]
 80017d2:	b29a      	uxth	r2, r3
 80017d4:	2300      	movs	r3, #0
 80017d6:	9301      	str	r3, [sp, #4]
 80017d8:	2302      	movs	r3, #2
 80017da:	9300      	str	r3, [sp, #0]
 80017dc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80017e0:	2178      	movs	r1, #120	; 0x78
 80017e2:	481c      	ldr	r0, [pc, #112]	; (8001854 <FreqMenu_DrawPresetMenu+0x268>)
 80017e4:	f00c fc56 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80017e8:	7abb      	ldrb	r3, [r7, #10]
 80017ea:	b29a      	uxth	r2, r3
 80017ec:	2300      	movs	r3, #0
 80017ee:	9301      	str	r3, [sp, #4]
 80017f0:	2302      	movs	r3, #2
 80017f2:	9300      	str	r3, [sp, #0]
 80017f4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80017f8:	2178      	movs	r1, #120	; 0x78
 80017fa:	4817      	ldr	r0, [pc, #92]	; (8001858 <FreqMenu_DrawPresetMenu+0x26c>)
 80017fc:	f00c fc4a 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001800:	7a7b      	ldrb	r3, [r7, #9]
 8001802:	b29a      	uxth	r2, r3
 8001804:	2300      	movs	r3, #0
 8001806:	9301      	str	r3, [sp, #4]
 8001808:	2302      	movs	r3, #2
 800180a:	9300      	str	r3, [sp, #0]
 800180c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001810:	2178      	movs	r1, #120	; 0x78
 8001812:	4812      	ldr	r0, [pc, #72]	; (800185c <FreqMenu_DrawPresetMenu+0x270>)
 8001814:	f00c fc3e 	bl	800e094 <ILI9341_Draw_Text>
				break;
 8001818:	f001 b974 	b.w	8002b04 <FreqMenu_DrawPresetMenu+0x1518>
 800181c:	08012ea4 	.word	0x08012ea4
 8001820:	000124f8 	.word	0x000124f8
 8001824:	000186a0 	.word	0x000186a0
 8001828:	08012eb8 	.word	0x08012eb8
 800182c:	08012ec0 	.word	0x08012ec0
 8001830:	08012ec8 	.word	0x08012ec8
 8001834:	08012ed0 	.word	0x08012ed0
 8001838:	08012ed8 	.word	0x08012ed8
 800183c:	08012ee0 	.word	0x08012ee0
 8001840:	08012ee8 	.word	0x08012ee8
 8001844:	08012ef0 	.word	0x08012ef0
 8001848:	08012ef8 	.word	0x08012ef8
 800184c:	08012f00 	.word	0x08012f00
 8001850:	08012f08 	.word	0x08012f08
 8001854:	08012f10 	.word	0x08012f10
 8001858:	08012f18 	.word	0x08012f18
 800185c:	08012f20 	.word	0x08012f20
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001860:	7bfb      	ldrb	r3, [r7, #15]
 8001862:	b29a      	uxth	r2, r3
 8001864:	2300      	movs	r3, #0
 8001866:	9301      	str	r3, [sp, #4]
 8001868:	2302      	movs	r3, #2
 800186a:	9300      	str	r3, [sp, #0]
 800186c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001870:	2105      	movs	r1, #5
 8001872:	48a5      	ldr	r0, [pc, #660]	; (8001b08 <FreqMenu_DrawPresetMenu+0x51c>)
 8001874:	f00c fc0e 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8001878:	7bbb      	ldrb	r3, [r7, #14]
 800187a:	b29a      	uxth	r2, r3
 800187c:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8001880:	9301      	str	r3, [sp, #4]
 8001882:	2302      	movs	r3, #2
 8001884:	9300      	str	r3, [sp, #0]
 8001886:	2300      	movs	r3, #0
 8001888:	2105      	movs	r1, #5
 800188a:	48a0      	ldr	r0, [pc, #640]	; (8001b0c <FreqMenu_DrawPresetMenu+0x520>)
 800188c:	f00c fc02 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001890:	7b7b      	ldrb	r3, [r7, #13]
 8001892:	b29a      	uxth	r2, r3
 8001894:	2300      	movs	r3, #0
 8001896:	9301      	str	r3, [sp, #4]
 8001898:	2302      	movs	r3, #2
 800189a:	9300      	str	r3, [sp, #0]
 800189c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80018a0:	2105      	movs	r1, #5
 80018a2:	489b      	ldr	r0, [pc, #620]	; (8001b10 <FreqMenu_DrawPresetMenu+0x524>)
 80018a4:	f00c fbf6 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80018a8:	7b3b      	ldrb	r3, [r7, #12]
 80018aa:	b29a      	uxth	r2, r3
 80018ac:	2300      	movs	r3, #0
 80018ae:	9301      	str	r3, [sp, #4]
 80018b0:	2302      	movs	r3, #2
 80018b2:	9300      	str	r3, [sp, #0]
 80018b4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80018b8:	2105      	movs	r1, #5
 80018ba:	4896      	ldr	r0, [pc, #600]	; (8001b14 <FreqMenu_DrawPresetMenu+0x528>)
 80018bc:	f00c fbea 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80018c0:	7afb      	ldrb	r3, [r7, #11]
 80018c2:	b29a      	uxth	r2, r3
 80018c4:	2300      	movs	r3, #0
 80018c6:	9301      	str	r3, [sp, #4]
 80018c8:	2302      	movs	r3, #2
 80018ca:	9300      	str	r3, [sp, #0]
 80018cc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80018d0:	2105      	movs	r1, #5
 80018d2:	4891      	ldr	r0, [pc, #580]	; (8001b18 <FreqMenu_DrawPresetMenu+0x52c>)
 80018d4:	f00c fbde 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80018d8:	7abb      	ldrb	r3, [r7, #10]
 80018da:	b29a      	uxth	r2, r3
 80018dc:	2300      	movs	r3, #0
 80018de:	9301      	str	r3, [sp, #4]
 80018e0:	2302      	movs	r3, #2
 80018e2:	9300      	str	r3, [sp, #0]
 80018e4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80018e8:	2105      	movs	r1, #5
 80018ea:	488c      	ldr	r0, [pc, #560]	; (8001b1c <FreqMenu_DrawPresetMenu+0x530>)
 80018ec:	f00c fbd2 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80018f0:	7a7b      	ldrb	r3, [r7, #9]
 80018f2:	b29a      	uxth	r2, r3
 80018f4:	2300      	movs	r3, #0
 80018f6:	9301      	str	r3, [sp, #4]
 80018f8:	2302      	movs	r3, #2
 80018fa:	9300      	str	r3, [sp, #0]
 80018fc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001900:	2105      	movs	r1, #5
 8001902:	4887      	ldr	r0, [pc, #540]	; (8001b20 <FreqMenu_DrawPresetMenu+0x534>)
 8001904:	f00c fbc6 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001908:	7bfb      	ldrb	r3, [r7, #15]
 800190a:	b29a      	uxth	r2, r3
 800190c:	2300      	movs	r3, #0
 800190e:	9301      	str	r3, [sp, #4]
 8001910:	2302      	movs	r3, #2
 8001912:	9300      	str	r3, [sp, #0]
 8001914:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001918:	2178      	movs	r1, #120	; 0x78
 800191a:	4882      	ldr	r0, [pc, #520]	; (8001b24 <FreqMenu_DrawPresetMenu+0x538>)
 800191c:	f00c fbba 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001920:	7bbb      	ldrb	r3, [r7, #14]
 8001922:	b29a      	uxth	r2, r3
 8001924:	2300      	movs	r3, #0
 8001926:	9301      	str	r3, [sp, #4]
 8001928:	2302      	movs	r3, #2
 800192a:	9300      	str	r3, [sp, #0]
 800192c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001930:	2178      	movs	r1, #120	; 0x78
 8001932:	487d      	ldr	r0, [pc, #500]	; (8001b28 <FreqMenu_DrawPresetMenu+0x53c>)
 8001934:	f00c fbae 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001938:	7b7b      	ldrb	r3, [r7, #13]
 800193a:	b29a      	uxth	r2, r3
 800193c:	2300      	movs	r3, #0
 800193e:	9301      	str	r3, [sp, #4]
 8001940:	2302      	movs	r3, #2
 8001942:	9300      	str	r3, [sp, #0]
 8001944:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001948:	2178      	movs	r1, #120	; 0x78
 800194a:	4878      	ldr	r0, [pc, #480]	; (8001b2c <FreqMenu_DrawPresetMenu+0x540>)
 800194c:	f00c fba2 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001950:	7b3b      	ldrb	r3, [r7, #12]
 8001952:	b29a      	uxth	r2, r3
 8001954:	2300      	movs	r3, #0
 8001956:	9301      	str	r3, [sp, #4]
 8001958:	2302      	movs	r3, #2
 800195a:	9300      	str	r3, [sp, #0]
 800195c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001960:	2178      	movs	r1, #120	; 0x78
 8001962:	4873      	ldr	r0, [pc, #460]	; (8001b30 <FreqMenu_DrawPresetMenu+0x544>)
 8001964:	f00c fb96 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001968:	7afb      	ldrb	r3, [r7, #11]
 800196a:	b29a      	uxth	r2, r3
 800196c:	2300      	movs	r3, #0
 800196e:	9301      	str	r3, [sp, #4]
 8001970:	2302      	movs	r3, #2
 8001972:	9300      	str	r3, [sp, #0]
 8001974:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001978:	2178      	movs	r1, #120	; 0x78
 800197a:	486e      	ldr	r0, [pc, #440]	; (8001b34 <FreqMenu_DrawPresetMenu+0x548>)
 800197c:	f00c fb8a 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001980:	7abb      	ldrb	r3, [r7, #10]
 8001982:	b29a      	uxth	r2, r3
 8001984:	2300      	movs	r3, #0
 8001986:	9301      	str	r3, [sp, #4]
 8001988:	2302      	movs	r3, #2
 800198a:	9300      	str	r3, [sp, #0]
 800198c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001990:	2178      	movs	r1, #120	; 0x78
 8001992:	4869      	ldr	r0, [pc, #420]	; (8001b38 <FreqMenu_DrawPresetMenu+0x54c>)
 8001994:	f00c fb7e 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001998:	7a7b      	ldrb	r3, [r7, #9]
 800199a:	b29a      	uxth	r2, r3
 800199c:	2300      	movs	r3, #0
 800199e:	9301      	str	r3, [sp, #4]
 80019a0:	2302      	movs	r3, #2
 80019a2:	9300      	str	r3, [sp, #0]
 80019a4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80019a8:	2178      	movs	r1, #120	; 0x78
 80019aa:	4864      	ldr	r0, [pc, #400]	; (8001b3c <FreqMenu_DrawPresetMenu+0x550>)
 80019ac:	f00c fb72 	bl	800e094 <ILI9341_Draw_Text>
				break;
 80019b0:	f001 b8a8 	b.w	8002b04 <FreqMenu_DrawPresetMenu+0x1518>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80019b4:	7bfb      	ldrb	r3, [r7, #15]
 80019b6:	b29a      	uxth	r2, r3
 80019b8:	2300      	movs	r3, #0
 80019ba:	9301      	str	r3, [sp, #4]
 80019bc:	2302      	movs	r3, #2
 80019be:	9300      	str	r3, [sp, #0]
 80019c0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80019c4:	2105      	movs	r1, #5
 80019c6:	4850      	ldr	r0, [pc, #320]	; (8001b08 <FreqMenu_DrawPresetMenu+0x51c>)
 80019c8:	f00c fb64 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80019cc:	7bbb      	ldrb	r3, [r7, #14]
 80019ce:	b29a      	uxth	r2, r3
 80019d0:	2300      	movs	r3, #0
 80019d2:	9301      	str	r3, [sp, #4]
 80019d4:	2302      	movs	r3, #2
 80019d6:	9300      	str	r3, [sp, #0]
 80019d8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80019dc:	2105      	movs	r1, #5
 80019de:	484b      	ldr	r0, [pc, #300]	; (8001b0c <FreqMenu_DrawPresetMenu+0x520>)
 80019e0:	f00c fb58 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80019e4:	7b7b      	ldrb	r3, [r7, #13]
 80019e6:	b29a      	uxth	r2, r3
 80019e8:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80019ec:	9301      	str	r3, [sp, #4]
 80019ee:	2302      	movs	r3, #2
 80019f0:	9300      	str	r3, [sp, #0]
 80019f2:	2300      	movs	r3, #0
 80019f4:	2105      	movs	r1, #5
 80019f6:	4846      	ldr	r0, [pc, #280]	; (8001b10 <FreqMenu_DrawPresetMenu+0x524>)
 80019f8:	f00c fb4c 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80019fc:	7b3b      	ldrb	r3, [r7, #12]
 80019fe:	b29a      	uxth	r2, r3
 8001a00:	2300      	movs	r3, #0
 8001a02:	9301      	str	r3, [sp, #4]
 8001a04:	2302      	movs	r3, #2
 8001a06:	9300      	str	r3, [sp, #0]
 8001a08:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001a0c:	2105      	movs	r1, #5
 8001a0e:	4841      	ldr	r0, [pc, #260]	; (8001b14 <FreqMenu_DrawPresetMenu+0x528>)
 8001a10:	f00c fb40 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001a14:	7afb      	ldrb	r3, [r7, #11]
 8001a16:	b29a      	uxth	r2, r3
 8001a18:	2300      	movs	r3, #0
 8001a1a:	9301      	str	r3, [sp, #4]
 8001a1c:	2302      	movs	r3, #2
 8001a1e:	9300      	str	r3, [sp, #0]
 8001a20:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001a24:	2105      	movs	r1, #5
 8001a26:	483c      	ldr	r0, [pc, #240]	; (8001b18 <FreqMenu_DrawPresetMenu+0x52c>)
 8001a28:	f00c fb34 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001a2c:	7abb      	ldrb	r3, [r7, #10]
 8001a2e:	b29a      	uxth	r2, r3
 8001a30:	2300      	movs	r3, #0
 8001a32:	9301      	str	r3, [sp, #4]
 8001a34:	2302      	movs	r3, #2
 8001a36:	9300      	str	r3, [sp, #0]
 8001a38:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001a3c:	2105      	movs	r1, #5
 8001a3e:	4837      	ldr	r0, [pc, #220]	; (8001b1c <FreqMenu_DrawPresetMenu+0x530>)
 8001a40:	f00c fb28 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001a44:	7a7b      	ldrb	r3, [r7, #9]
 8001a46:	b29a      	uxth	r2, r3
 8001a48:	2300      	movs	r3, #0
 8001a4a:	9301      	str	r3, [sp, #4]
 8001a4c:	2302      	movs	r3, #2
 8001a4e:	9300      	str	r3, [sp, #0]
 8001a50:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001a54:	2105      	movs	r1, #5
 8001a56:	4832      	ldr	r0, [pc, #200]	; (8001b20 <FreqMenu_DrawPresetMenu+0x534>)
 8001a58:	f00c fb1c 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001a5c:	7bfb      	ldrb	r3, [r7, #15]
 8001a5e:	b29a      	uxth	r2, r3
 8001a60:	2300      	movs	r3, #0
 8001a62:	9301      	str	r3, [sp, #4]
 8001a64:	2302      	movs	r3, #2
 8001a66:	9300      	str	r3, [sp, #0]
 8001a68:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001a6c:	2178      	movs	r1, #120	; 0x78
 8001a6e:	482d      	ldr	r0, [pc, #180]	; (8001b24 <FreqMenu_DrawPresetMenu+0x538>)
 8001a70:	f00c fb10 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001a74:	7bbb      	ldrb	r3, [r7, #14]
 8001a76:	b29a      	uxth	r2, r3
 8001a78:	2300      	movs	r3, #0
 8001a7a:	9301      	str	r3, [sp, #4]
 8001a7c:	2302      	movs	r3, #2
 8001a7e:	9300      	str	r3, [sp, #0]
 8001a80:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001a84:	2178      	movs	r1, #120	; 0x78
 8001a86:	4828      	ldr	r0, [pc, #160]	; (8001b28 <FreqMenu_DrawPresetMenu+0x53c>)
 8001a88:	f00c fb04 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001a8c:	7b7b      	ldrb	r3, [r7, #13]
 8001a8e:	b29a      	uxth	r2, r3
 8001a90:	2300      	movs	r3, #0
 8001a92:	9301      	str	r3, [sp, #4]
 8001a94:	2302      	movs	r3, #2
 8001a96:	9300      	str	r3, [sp, #0]
 8001a98:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001a9c:	2178      	movs	r1, #120	; 0x78
 8001a9e:	4823      	ldr	r0, [pc, #140]	; (8001b2c <FreqMenu_DrawPresetMenu+0x540>)
 8001aa0:	f00c faf8 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001aa4:	7b3b      	ldrb	r3, [r7, #12]
 8001aa6:	b29a      	uxth	r2, r3
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	9301      	str	r3, [sp, #4]
 8001aac:	2302      	movs	r3, #2
 8001aae:	9300      	str	r3, [sp, #0]
 8001ab0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001ab4:	2178      	movs	r1, #120	; 0x78
 8001ab6:	481e      	ldr	r0, [pc, #120]	; (8001b30 <FreqMenu_DrawPresetMenu+0x544>)
 8001ab8:	f00c faec 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001abc:	7afb      	ldrb	r3, [r7, #11]
 8001abe:	b29a      	uxth	r2, r3
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	9301      	str	r3, [sp, #4]
 8001ac4:	2302      	movs	r3, #2
 8001ac6:	9300      	str	r3, [sp, #0]
 8001ac8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001acc:	2178      	movs	r1, #120	; 0x78
 8001ace:	4819      	ldr	r0, [pc, #100]	; (8001b34 <FreqMenu_DrawPresetMenu+0x548>)
 8001ad0:	f00c fae0 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001ad4:	7abb      	ldrb	r3, [r7, #10]
 8001ad6:	b29a      	uxth	r2, r3
 8001ad8:	2300      	movs	r3, #0
 8001ada:	9301      	str	r3, [sp, #4]
 8001adc:	2302      	movs	r3, #2
 8001ade:	9300      	str	r3, [sp, #0]
 8001ae0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001ae4:	2178      	movs	r1, #120	; 0x78
 8001ae6:	4814      	ldr	r0, [pc, #80]	; (8001b38 <FreqMenu_DrawPresetMenu+0x54c>)
 8001ae8:	f00c fad4 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001aec:	7a7b      	ldrb	r3, [r7, #9]
 8001aee:	b29a      	uxth	r2, r3
 8001af0:	2300      	movs	r3, #0
 8001af2:	9301      	str	r3, [sp, #4]
 8001af4:	2302      	movs	r3, #2
 8001af6:	9300      	str	r3, [sp, #0]
 8001af8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001afc:	2178      	movs	r1, #120	; 0x78
 8001afe:	480f      	ldr	r0, [pc, #60]	; (8001b3c <FreqMenu_DrawPresetMenu+0x550>)
 8001b00:	f00c fac8 	bl	800e094 <ILI9341_Draw_Text>
				break;
 8001b04:	f000 bffe 	b.w	8002b04 <FreqMenu_DrawPresetMenu+0x1518>
 8001b08:	08012eb8 	.word	0x08012eb8
 8001b0c:	08012ec0 	.word	0x08012ec0
 8001b10:	08012ec8 	.word	0x08012ec8
 8001b14:	08012ed0 	.word	0x08012ed0
 8001b18:	08012ed8 	.word	0x08012ed8
 8001b1c:	08012ee0 	.word	0x08012ee0
 8001b20:	08012ee8 	.word	0x08012ee8
 8001b24:	08012ef0 	.word	0x08012ef0
 8001b28:	08012ef8 	.word	0x08012ef8
 8001b2c:	08012f00 	.word	0x08012f00
 8001b30:	08012f08 	.word	0x08012f08
 8001b34:	08012f10 	.word	0x08012f10
 8001b38:	08012f18 	.word	0x08012f18
 8001b3c:	08012f20 	.word	0x08012f20
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001b40:	7bfb      	ldrb	r3, [r7, #15]
 8001b42:	b29a      	uxth	r2, r3
 8001b44:	2300      	movs	r3, #0
 8001b46:	9301      	str	r3, [sp, #4]
 8001b48:	2302      	movs	r3, #2
 8001b4a:	9300      	str	r3, [sp, #0]
 8001b4c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001b50:	2105      	movs	r1, #5
 8001b52:	48a5      	ldr	r0, [pc, #660]	; (8001de8 <FreqMenu_DrawPresetMenu+0x7fc>)
 8001b54:	f00c fa9e 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001b58:	7bbb      	ldrb	r3, [r7, #14]
 8001b5a:	b29a      	uxth	r2, r3
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	9301      	str	r3, [sp, #4]
 8001b60:	2302      	movs	r3, #2
 8001b62:	9300      	str	r3, [sp, #0]
 8001b64:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001b68:	2105      	movs	r1, #5
 8001b6a:	48a0      	ldr	r0, [pc, #640]	; (8001dec <FreqMenu_DrawPresetMenu+0x800>)
 8001b6c:	f00c fa92 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001b70:	7b7b      	ldrb	r3, [r7, #13]
 8001b72:	b29a      	uxth	r2, r3
 8001b74:	2300      	movs	r3, #0
 8001b76:	9301      	str	r3, [sp, #4]
 8001b78:	2302      	movs	r3, #2
 8001b7a:	9300      	str	r3, [sp, #0]
 8001b7c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001b80:	2105      	movs	r1, #5
 8001b82:	489b      	ldr	r0, [pc, #620]	; (8001df0 <FreqMenu_DrawPresetMenu+0x804>)
 8001b84:	f00c fa86 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8001b88:	7b3b      	ldrb	r3, [r7, #12]
 8001b8a:	b29a      	uxth	r2, r3
 8001b8c:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8001b90:	9301      	str	r3, [sp, #4]
 8001b92:	2302      	movs	r3, #2
 8001b94:	9300      	str	r3, [sp, #0]
 8001b96:	2300      	movs	r3, #0
 8001b98:	2105      	movs	r1, #5
 8001b9a:	4896      	ldr	r0, [pc, #600]	; (8001df4 <FreqMenu_DrawPresetMenu+0x808>)
 8001b9c:	f00c fa7a 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001ba0:	7afb      	ldrb	r3, [r7, #11]
 8001ba2:	b29a      	uxth	r2, r3
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	9301      	str	r3, [sp, #4]
 8001ba8:	2302      	movs	r3, #2
 8001baa:	9300      	str	r3, [sp, #0]
 8001bac:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001bb0:	2105      	movs	r1, #5
 8001bb2:	4891      	ldr	r0, [pc, #580]	; (8001df8 <FreqMenu_DrawPresetMenu+0x80c>)
 8001bb4:	f00c fa6e 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001bb8:	7abb      	ldrb	r3, [r7, #10]
 8001bba:	b29a      	uxth	r2, r3
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	9301      	str	r3, [sp, #4]
 8001bc0:	2302      	movs	r3, #2
 8001bc2:	9300      	str	r3, [sp, #0]
 8001bc4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001bc8:	2105      	movs	r1, #5
 8001bca:	488c      	ldr	r0, [pc, #560]	; (8001dfc <FreqMenu_DrawPresetMenu+0x810>)
 8001bcc:	f00c fa62 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001bd0:	7a7b      	ldrb	r3, [r7, #9]
 8001bd2:	b29a      	uxth	r2, r3
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	9301      	str	r3, [sp, #4]
 8001bd8:	2302      	movs	r3, #2
 8001bda:	9300      	str	r3, [sp, #0]
 8001bdc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001be0:	2105      	movs	r1, #5
 8001be2:	4887      	ldr	r0, [pc, #540]	; (8001e00 <FreqMenu_DrawPresetMenu+0x814>)
 8001be4:	f00c fa56 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001be8:	7bfb      	ldrb	r3, [r7, #15]
 8001bea:	b29a      	uxth	r2, r3
 8001bec:	2300      	movs	r3, #0
 8001bee:	9301      	str	r3, [sp, #4]
 8001bf0:	2302      	movs	r3, #2
 8001bf2:	9300      	str	r3, [sp, #0]
 8001bf4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001bf8:	2178      	movs	r1, #120	; 0x78
 8001bfa:	4882      	ldr	r0, [pc, #520]	; (8001e04 <FreqMenu_DrawPresetMenu+0x818>)
 8001bfc:	f00c fa4a 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001c00:	7bbb      	ldrb	r3, [r7, #14]
 8001c02:	b29a      	uxth	r2, r3
 8001c04:	2300      	movs	r3, #0
 8001c06:	9301      	str	r3, [sp, #4]
 8001c08:	2302      	movs	r3, #2
 8001c0a:	9300      	str	r3, [sp, #0]
 8001c0c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001c10:	2178      	movs	r1, #120	; 0x78
 8001c12:	487d      	ldr	r0, [pc, #500]	; (8001e08 <FreqMenu_DrawPresetMenu+0x81c>)
 8001c14:	f00c fa3e 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001c18:	7b7b      	ldrb	r3, [r7, #13]
 8001c1a:	b29a      	uxth	r2, r3
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	9301      	str	r3, [sp, #4]
 8001c20:	2302      	movs	r3, #2
 8001c22:	9300      	str	r3, [sp, #0]
 8001c24:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001c28:	2178      	movs	r1, #120	; 0x78
 8001c2a:	4878      	ldr	r0, [pc, #480]	; (8001e0c <FreqMenu_DrawPresetMenu+0x820>)
 8001c2c:	f00c fa32 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001c30:	7b3b      	ldrb	r3, [r7, #12]
 8001c32:	b29a      	uxth	r2, r3
 8001c34:	2300      	movs	r3, #0
 8001c36:	9301      	str	r3, [sp, #4]
 8001c38:	2302      	movs	r3, #2
 8001c3a:	9300      	str	r3, [sp, #0]
 8001c3c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001c40:	2178      	movs	r1, #120	; 0x78
 8001c42:	4873      	ldr	r0, [pc, #460]	; (8001e10 <FreqMenu_DrawPresetMenu+0x824>)
 8001c44:	f00c fa26 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001c48:	7afb      	ldrb	r3, [r7, #11]
 8001c4a:	b29a      	uxth	r2, r3
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	9301      	str	r3, [sp, #4]
 8001c50:	2302      	movs	r3, #2
 8001c52:	9300      	str	r3, [sp, #0]
 8001c54:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001c58:	2178      	movs	r1, #120	; 0x78
 8001c5a:	486e      	ldr	r0, [pc, #440]	; (8001e14 <FreqMenu_DrawPresetMenu+0x828>)
 8001c5c:	f00c fa1a 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001c60:	7abb      	ldrb	r3, [r7, #10]
 8001c62:	b29a      	uxth	r2, r3
 8001c64:	2300      	movs	r3, #0
 8001c66:	9301      	str	r3, [sp, #4]
 8001c68:	2302      	movs	r3, #2
 8001c6a:	9300      	str	r3, [sp, #0]
 8001c6c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001c70:	2178      	movs	r1, #120	; 0x78
 8001c72:	4869      	ldr	r0, [pc, #420]	; (8001e18 <FreqMenu_DrawPresetMenu+0x82c>)
 8001c74:	f00c fa0e 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001c78:	7a7b      	ldrb	r3, [r7, #9]
 8001c7a:	b29a      	uxth	r2, r3
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	9301      	str	r3, [sp, #4]
 8001c80:	2302      	movs	r3, #2
 8001c82:	9300      	str	r3, [sp, #0]
 8001c84:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001c88:	2178      	movs	r1, #120	; 0x78
 8001c8a:	4864      	ldr	r0, [pc, #400]	; (8001e1c <FreqMenu_DrawPresetMenu+0x830>)
 8001c8c:	f00c fa02 	bl	800e094 <ILI9341_Draw_Text>
				break;
 8001c90:	f000 bf38 	b.w	8002b04 <FreqMenu_DrawPresetMenu+0x1518>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001c94:	7bfb      	ldrb	r3, [r7, #15]
 8001c96:	b29a      	uxth	r2, r3
 8001c98:	2300      	movs	r3, #0
 8001c9a:	9301      	str	r3, [sp, #4]
 8001c9c:	2302      	movs	r3, #2
 8001c9e:	9300      	str	r3, [sp, #0]
 8001ca0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001ca4:	2105      	movs	r1, #5
 8001ca6:	4850      	ldr	r0, [pc, #320]	; (8001de8 <FreqMenu_DrawPresetMenu+0x7fc>)
 8001ca8:	f00c f9f4 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001cac:	7bbb      	ldrb	r3, [r7, #14]
 8001cae:	b29a      	uxth	r2, r3
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	9301      	str	r3, [sp, #4]
 8001cb4:	2302      	movs	r3, #2
 8001cb6:	9300      	str	r3, [sp, #0]
 8001cb8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001cbc:	2105      	movs	r1, #5
 8001cbe:	484b      	ldr	r0, [pc, #300]	; (8001dec <FreqMenu_DrawPresetMenu+0x800>)
 8001cc0:	f00c f9e8 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001cc4:	7b7b      	ldrb	r3, [r7, #13]
 8001cc6:	b29a      	uxth	r2, r3
 8001cc8:	2300      	movs	r3, #0
 8001cca:	9301      	str	r3, [sp, #4]
 8001ccc:	2302      	movs	r3, #2
 8001cce:	9300      	str	r3, [sp, #0]
 8001cd0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001cd4:	2105      	movs	r1, #5
 8001cd6:	4846      	ldr	r0, [pc, #280]	; (8001df0 <FreqMenu_DrawPresetMenu+0x804>)
 8001cd8:	f00c f9dc 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001cdc:	7b3b      	ldrb	r3, [r7, #12]
 8001cde:	b29a      	uxth	r2, r3
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	9301      	str	r3, [sp, #4]
 8001ce4:	2302      	movs	r3, #2
 8001ce6:	9300      	str	r3, [sp, #0]
 8001ce8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001cec:	2105      	movs	r1, #5
 8001cee:	4841      	ldr	r0, [pc, #260]	; (8001df4 <FreqMenu_DrawPresetMenu+0x808>)
 8001cf0:	f00c f9d0 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8001cf4:	7afb      	ldrb	r3, [r7, #11]
 8001cf6:	b29a      	uxth	r2, r3
 8001cf8:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8001cfc:	9301      	str	r3, [sp, #4]
 8001cfe:	2302      	movs	r3, #2
 8001d00:	9300      	str	r3, [sp, #0]
 8001d02:	2300      	movs	r3, #0
 8001d04:	2105      	movs	r1, #5
 8001d06:	483c      	ldr	r0, [pc, #240]	; (8001df8 <FreqMenu_DrawPresetMenu+0x80c>)
 8001d08:	f00c f9c4 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d0c:	7abb      	ldrb	r3, [r7, #10]
 8001d0e:	b29a      	uxth	r2, r3
 8001d10:	2300      	movs	r3, #0
 8001d12:	9301      	str	r3, [sp, #4]
 8001d14:	2302      	movs	r3, #2
 8001d16:	9300      	str	r3, [sp, #0]
 8001d18:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001d1c:	2105      	movs	r1, #5
 8001d1e:	4837      	ldr	r0, [pc, #220]	; (8001dfc <FreqMenu_DrawPresetMenu+0x810>)
 8001d20:	f00c f9b8 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d24:	7a7b      	ldrb	r3, [r7, #9]
 8001d26:	b29a      	uxth	r2, r3
 8001d28:	2300      	movs	r3, #0
 8001d2a:	9301      	str	r3, [sp, #4]
 8001d2c:	2302      	movs	r3, #2
 8001d2e:	9300      	str	r3, [sp, #0]
 8001d30:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001d34:	2105      	movs	r1, #5
 8001d36:	4832      	ldr	r0, [pc, #200]	; (8001e00 <FreqMenu_DrawPresetMenu+0x814>)
 8001d38:	f00c f9ac 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d3c:	7bfb      	ldrb	r3, [r7, #15]
 8001d3e:	b29a      	uxth	r2, r3
 8001d40:	2300      	movs	r3, #0
 8001d42:	9301      	str	r3, [sp, #4]
 8001d44:	2302      	movs	r3, #2
 8001d46:	9300      	str	r3, [sp, #0]
 8001d48:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001d4c:	2178      	movs	r1, #120	; 0x78
 8001d4e:	482d      	ldr	r0, [pc, #180]	; (8001e04 <FreqMenu_DrawPresetMenu+0x818>)
 8001d50:	f00c f9a0 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d54:	7bbb      	ldrb	r3, [r7, #14]
 8001d56:	b29a      	uxth	r2, r3
 8001d58:	2300      	movs	r3, #0
 8001d5a:	9301      	str	r3, [sp, #4]
 8001d5c:	2302      	movs	r3, #2
 8001d5e:	9300      	str	r3, [sp, #0]
 8001d60:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001d64:	2178      	movs	r1, #120	; 0x78
 8001d66:	4828      	ldr	r0, [pc, #160]	; (8001e08 <FreqMenu_DrawPresetMenu+0x81c>)
 8001d68:	f00c f994 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d6c:	7b7b      	ldrb	r3, [r7, #13]
 8001d6e:	b29a      	uxth	r2, r3
 8001d70:	2300      	movs	r3, #0
 8001d72:	9301      	str	r3, [sp, #4]
 8001d74:	2302      	movs	r3, #2
 8001d76:	9300      	str	r3, [sp, #0]
 8001d78:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001d7c:	2178      	movs	r1, #120	; 0x78
 8001d7e:	4823      	ldr	r0, [pc, #140]	; (8001e0c <FreqMenu_DrawPresetMenu+0x820>)
 8001d80:	f00c f988 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d84:	7b3b      	ldrb	r3, [r7, #12]
 8001d86:	b29a      	uxth	r2, r3
 8001d88:	2300      	movs	r3, #0
 8001d8a:	9301      	str	r3, [sp, #4]
 8001d8c:	2302      	movs	r3, #2
 8001d8e:	9300      	str	r3, [sp, #0]
 8001d90:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001d94:	2178      	movs	r1, #120	; 0x78
 8001d96:	481e      	ldr	r0, [pc, #120]	; (8001e10 <FreqMenu_DrawPresetMenu+0x824>)
 8001d98:	f00c f97c 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d9c:	7afb      	ldrb	r3, [r7, #11]
 8001d9e:	b29a      	uxth	r2, r3
 8001da0:	2300      	movs	r3, #0
 8001da2:	9301      	str	r3, [sp, #4]
 8001da4:	2302      	movs	r3, #2
 8001da6:	9300      	str	r3, [sp, #0]
 8001da8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001dac:	2178      	movs	r1, #120	; 0x78
 8001dae:	4819      	ldr	r0, [pc, #100]	; (8001e14 <FreqMenu_DrawPresetMenu+0x828>)
 8001db0:	f00c f970 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001db4:	7abb      	ldrb	r3, [r7, #10]
 8001db6:	b29a      	uxth	r2, r3
 8001db8:	2300      	movs	r3, #0
 8001dba:	9301      	str	r3, [sp, #4]
 8001dbc:	2302      	movs	r3, #2
 8001dbe:	9300      	str	r3, [sp, #0]
 8001dc0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001dc4:	2178      	movs	r1, #120	; 0x78
 8001dc6:	4814      	ldr	r0, [pc, #80]	; (8001e18 <FreqMenu_DrawPresetMenu+0x82c>)
 8001dc8:	f00c f964 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001dcc:	7a7b      	ldrb	r3, [r7, #9]
 8001dce:	b29a      	uxth	r2, r3
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	9301      	str	r3, [sp, #4]
 8001dd4:	2302      	movs	r3, #2
 8001dd6:	9300      	str	r3, [sp, #0]
 8001dd8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001ddc:	2178      	movs	r1, #120	; 0x78
 8001dde:	480f      	ldr	r0, [pc, #60]	; (8001e1c <FreqMenu_DrawPresetMenu+0x830>)
 8001de0:	f00c f958 	bl	800e094 <ILI9341_Draw_Text>
				break;
 8001de4:	f000 be8e 	b.w	8002b04 <FreqMenu_DrawPresetMenu+0x1518>
 8001de8:	08012eb8 	.word	0x08012eb8
 8001dec:	08012ec0 	.word	0x08012ec0
 8001df0:	08012ec8 	.word	0x08012ec8
 8001df4:	08012ed0 	.word	0x08012ed0
 8001df8:	08012ed8 	.word	0x08012ed8
 8001dfc:	08012ee0 	.word	0x08012ee0
 8001e00:	08012ee8 	.word	0x08012ee8
 8001e04:	08012ef0 	.word	0x08012ef0
 8001e08:	08012ef8 	.word	0x08012ef8
 8001e0c:	08012f00 	.word	0x08012f00
 8001e10:	08012f08 	.word	0x08012f08
 8001e14:	08012f10 	.word	0x08012f10
 8001e18:	08012f18 	.word	0x08012f18
 8001e1c:	08012f20 	.word	0x08012f20
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001e20:	7bfb      	ldrb	r3, [r7, #15]
 8001e22:	b29a      	uxth	r2, r3
 8001e24:	2300      	movs	r3, #0
 8001e26:	9301      	str	r3, [sp, #4]
 8001e28:	2302      	movs	r3, #2
 8001e2a:	9300      	str	r3, [sp, #0]
 8001e2c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001e30:	2105      	movs	r1, #5
 8001e32:	48a5      	ldr	r0, [pc, #660]	; (80020c8 <FreqMenu_DrawPresetMenu+0xadc>)
 8001e34:	f00c f92e 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001e38:	7bbb      	ldrb	r3, [r7, #14]
 8001e3a:	b29a      	uxth	r2, r3
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	9301      	str	r3, [sp, #4]
 8001e40:	2302      	movs	r3, #2
 8001e42:	9300      	str	r3, [sp, #0]
 8001e44:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001e48:	2105      	movs	r1, #5
 8001e4a:	48a0      	ldr	r0, [pc, #640]	; (80020cc <FreqMenu_DrawPresetMenu+0xae0>)
 8001e4c:	f00c f922 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001e50:	7b7b      	ldrb	r3, [r7, #13]
 8001e52:	b29a      	uxth	r2, r3
 8001e54:	2300      	movs	r3, #0
 8001e56:	9301      	str	r3, [sp, #4]
 8001e58:	2302      	movs	r3, #2
 8001e5a:	9300      	str	r3, [sp, #0]
 8001e5c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001e60:	2105      	movs	r1, #5
 8001e62:	489b      	ldr	r0, [pc, #620]	; (80020d0 <FreqMenu_DrawPresetMenu+0xae4>)
 8001e64:	f00c f916 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001e68:	7b3b      	ldrb	r3, [r7, #12]
 8001e6a:	b29a      	uxth	r2, r3
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	9301      	str	r3, [sp, #4]
 8001e70:	2302      	movs	r3, #2
 8001e72:	9300      	str	r3, [sp, #0]
 8001e74:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001e78:	2105      	movs	r1, #5
 8001e7a:	4896      	ldr	r0, [pc, #600]	; (80020d4 <FreqMenu_DrawPresetMenu+0xae8>)
 8001e7c:	f00c f90a 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001e80:	7afb      	ldrb	r3, [r7, #11]
 8001e82:	b29a      	uxth	r2, r3
 8001e84:	2300      	movs	r3, #0
 8001e86:	9301      	str	r3, [sp, #4]
 8001e88:	2302      	movs	r3, #2
 8001e8a:	9300      	str	r3, [sp, #0]
 8001e8c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001e90:	2105      	movs	r1, #5
 8001e92:	4891      	ldr	r0, [pc, #580]	; (80020d8 <FreqMenu_DrawPresetMenu+0xaec>)
 8001e94:	f00c f8fe 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8001e98:	7abb      	ldrb	r3, [r7, #10]
 8001e9a:	b29a      	uxth	r2, r3
 8001e9c:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8001ea0:	9301      	str	r3, [sp, #4]
 8001ea2:	2302      	movs	r3, #2
 8001ea4:	9300      	str	r3, [sp, #0]
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	2105      	movs	r1, #5
 8001eaa:	488c      	ldr	r0, [pc, #560]	; (80020dc <FreqMenu_DrawPresetMenu+0xaf0>)
 8001eac:	f00c f8f2 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001eb0:	7a7b      	ldrb	r3, [r7, #9]
 8001eb2:	b29a      	uxth	r2, r3
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	9301      	str	r3, [sp, #4]
 8001eb8:	2302      	movs	r3, #2
 8001eba:	9300      	str	r3, [sp, #0]
 8001ebc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001ec0:	2105      	movs	r1, #5
 8001ec2:	4887      	ldr	r0, [pc, #540]	; (80020e0 <FreqMenu_DrawPresetMenu+0xaf4>)
 8001ec4:	f00c f8e6 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001ec8:	7bfb      	ldrb	r3, [r7, #15]
 8001eca:	b29a      	uxth	r2, r3
 8001ecc:	2300      	movs	r3, #0
 8001ece:	9301      	str	r3, [sp, #4]
 8001ed0:	2302      	movs	r3, #2
 8001ed2:	9300      	str	r3, [sp, #0]
 8001ed4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001ed8:	2178      	movs	r1, #120	; 0x78
 8001eda:	4882      	ldr	r0, [pc, #520]	; (80020e4 <FreqMenu_DrawPresetMenu+0xaf8>)
 8001edc:	f00c f8da 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001ee0:	7bbb      	ldrb	r3, [r7, #14]
 8001ee2:	b29a      	uxth	r2, r3
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	9301      	str	r3, [sp, #4]
 8001ee8:	2302      	movs	r3, #2
 8001eea:	9300      	str	r3, [sp, #0]
 8001eec:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001ef0:	2178      	movs	r1, #120	; 0x78
 8001ef2:	487d      	ldr	r0, [pc, #500]	; (80020e8 <FreqMenu_DrawPresetMenu+0xafc>)
 8001ef4:	f00c f8ce 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001ef8:	7b7b      	ldrb	r3, [r7, #13]
 8001efa:	b29a      	uxth	r2, r3
 8001efc:	2300      	movs	r3, #0
 8001efe:	9301      	str	r3, [sp, #4]
 8001f00:	2302      	movs	r3, #2
 8001f02:	9300      	str	r3, [sp, #0]
 8001f04:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001f08:	2178      	movs	r1, #120	; 0x78
 8001f0a:	4878      	ldr	r0, [pc, #480]	; (80020ec <FreqMenu_DrawPresetMenu+0xb00>)
 8001f0c:	f00c f8c2 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001f10:	7b3b      	ldrb	r3, [r7, #12]
 8001f12:	b29a      	uxth	r2, r3
 8001f14:	2300      	movs	r3, #0
 8001f16:	9301      	str	r3, [sp, #4]
 8001f18:	2302      	movs	r3, #2
 8001f1a:	9300      	str	r3, [sp, #0]
 8001f1c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001f20:	2178      	movs	r1, #120	; 0x78
 8001f22:	4873      	ldr	r0, [pc, #460]	; (80020f0 <FreqMenu_DrawPresetMenu+0xb04>)
 8001f24:	f00c f8b6 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001f28:	7afb      	ldrb	r3, [r7, #11]
 8001f2a:	b29a      	uxth	r2, r3
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	9301      	str	r3, [sp, #4]
 8001f30:	2302      	movs	r3, #2
 8001f32:	9300      	str	r3, [sp, #0]
 8001f34:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001f38:	2178      	movs	r1, #120	; 0x78
 8001f3a:	486e      	ldr	r0, [pc, #440]	; (80020f4 <FreqMenu_DrawPresetMenu+0xb08>)
 8001f3c:	f00c f8aa 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001f40:	7abb      	ldrb	r3, [r7, #10]
 8001f42:	b29a      	uxth	r2, r3
 8001f44:	2300      	movs	r3, #0
 8001f46:	9301      	str	r3, [sp, #4]
 8001f48:	2302      	movs	r3, #2
 8001f4a:	9300      	str	r3, [sp, #0]
 8001f4c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001f50:	2178      	movs	r1, #120	; 0x78
 8001f52:	4869      	ldr	r0, [pc, #420]	; (80020f8 <FreqMenu_DrawPresetMenu+0xb0c>)
 8001f54:	f00c f89e 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001f58:	7a7b      	ldrb	r3, [r7, #9]
 8001f5a:	b29a      	uxth	r2, r3
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	9301      	str	r3, [sp, #4]
 8001f60:	2302      	movs	r3, #2
 8001f62:	9300      	str	r3, [sp, #0]
 8001f64:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001f68:	2178      	movs	r1, #120	; 0x78
 8001f6a:	4864      	ldr	r0, [pc, #400]	; (80020fc <FreqMenu_DrawPresetMenu+0xb10>)
 8001f6c:	f00c f892 	bl	800e094 <ILI9341_Draw_Text>
				break;
 8001f70:	f000 bdc8 	b.w	8002b04 <FreqMenu_DrawPresetMenu+0x1518>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001f74:	7bfb      	ldrb	r3, [r7, #15]
 8001f76:	b29a      	uxth	r2, r3
 8001f78:	2300      	movs	r3, #0
 8001f7a:	9301      	str	r3, [sp, #4]
 8001f7c:	2302      	movs	r3, #2
 8001f7e:	9300      	str	r3, [sp, #0]
 8001f80:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001f84:	2105      	movs	r1, #5
 8001f86:	4850      	ldr	r0, [pc, #320]	; (80020c8 <FreqMenu_DrawPresetMenu+0xadc>)
 8001f88:	f00c f884 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001f8c:	7bbb      	ldrb	r3, [r7, #14]
 8001f8e:	b29a      	uxth	r2, r3
 8001f90:	2300      	movs	r3, #0
 8001f92:	9301      	str	r3, [sp, #4]
 8001f94:	2302      	movs	r3, #2
 8001f96:	9300      	str	r3, [sp, #0]
 8001f98:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001f9c:	2105      	movs	r1, #5
 8001f9e:	484b      	ldr	r0, [pc, #300]	; (80020cc <FreqMenu_DrawPresetMenu+0xae0>)
 8001fa0:	f00c f878 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001fa4:	7b7b      	ldrb	r3, [r7, #13]
 8001fa6:	b29a      	uxth	r2, r3
 8001fa8:	2300      	movs	r3, #0
 8001faa:	9301      	str	r3, [sp, #4]
 8001fac:	2302      	movs	r3, #2
 8001fae:	9300      	str	r3, [sp, #0]
 8001fb0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001fb4:	2105      	movs	r1, #5
 8001fb6:	4846      	ldr	r0, [pc, #280]	; (80020d0 <FreqMenu_DrawPresetMenu+0xae4>)
 8001fb8:	f00c f86c 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001fbc:	7b3b      	ldrb	r3, [r7, #12]
 8001fbe:	b29a      	uxth	r2, r3
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	9301      	str	r3, [sp, #4]
 8001fc4:	2302      	movs	r3, #2
 8001fc6:	9300      	str	r3, [sp, #0]
 8001fc8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001fcc:	2105      	movs	r1, #5
 8001fce:	4841      	ldr	r0, [pc, #260]	; (80020d4 <FreqMenu_DrawPresetMenu+0xae8>)
 8001fd0:	f00c f860 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001fd4:	7afb      	ldrb	r3, [r7, #11]
 8001fd6:	b29a      	uxth	r2, r3
 8001fd8:	2300      	movs	r3, #0
 8001fda:	9301      	str	r3, [sp, #4]
 8001fdc:	2302      	movs	r3, #2
 8001fde:	9300      	str	r3, [sp, #0]
 8001fe0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001fe4:	2105      	movs	r1, #5
 8001fe6:	483c      	ldr	r0, [pc, #240]	; (80020d8 <FreqMenu_DrawPresetMenu+0xaec>)
 8001fe8:	f00c f854 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001fec:	7abb      	ldrb	r3, [r7, #10]
 8001fee:	b29a      	uxth	r2, r3
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	9301      	str	r3, [sp, #4]
 8001ff4:	2302      	movs	r3, #2
 8001ff6:	9300      	str	r3, [sp, #0]
 8001ff8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001ffc:	2105      	movs	r1, #5
 8001ffe:	4837      	ldr	r0, [pc, #220]	; (80020dc <FreqMenu_DrawPresetMenu+0xaf0>)
 8002000:	f00c f848 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002004:	7a7b      	ldrb	r3, [r7, #9]
 8002006:	b29a      	uxth	r2, r3
 8002008:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 800200c:	9301      	str	r3, [sp, #4]
 800200e:	2302      	movs	r3, #2
 8002010:	9300      	str	r3, [sp, #0]
 8002012:	2300      	movs	r3, #0
 8002014:	2105      	movs	r1, #5
 8002016:	4832      	ldr	r0, [pc, #200]	; (80020e0 <FreqMenu_DrawPresetMenu+0xaf4>)
 8002018:	f00c f83c 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800201c:	7bfb      	ldrb	r3, [r7, #15]
 800201e:	b29a      	uxth	r2, r3
 8002020:	2300      	movs	r3, #0
 8002022:	9301      	str	r3, [sp, #4]
 8002024:	2302      	movs	r3, #2
 8002026:	9300      	str	r3, [sp, #0]
 8002028:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800202c:	2178      	movs	r1, #120	; 0x78
 800202e:	482d      	ldr	r0, [pc, #180]	; (80020e4 <FreqMenu_DrawPresetMenu+0xaf8>)
 8002030:	f00c f830 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002034:	7bbb      	ldrb	r3, [r7, #14]
 8002036:	b29a      	uxth	r2, r3
 8002038:	2300      	movs	r3, #0
 800203a:	9301      	str	r3, [sp, #4]
 800203c:	2302      	movs	r3, #2
 800203e:	9300      	str	r3, [sp, #0]
 8002040:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002044:	2178      	movs	r1, #120	; 0x78
 8002046:	4828      	ldr	r0, [pc, #160]	; (80020e8 <FreqMenu_DrawPresetMenu+0xafc>)
 8002048:	f00c f824 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800204c:	7b7b      	ldrb	r3, [r7, #13]
 800204e:	b29a      	uxth	r2, r3
 8002050:	2300      	movs	r3, #0
 8002052:	9301      	str	r3, [sp, #4]
 8002054:	2302      	movs	r3, #2
 8002056:	9300      	str	r3, [sp, #0]
 8002058:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800205c:	2178      	movs	r1, #120	; 0x78
 800205e:	4823      	ldr	r0, [pc, #140]	; (80020ec <FreqMenu_DrawPresetMenu+0xb00>)
 8002060:	f00c f818 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002064:	7b3b      	ldrb	r3, [r7, #12]
 8002066:	b29a      	uxth	r2, r3
 8002068:	2300      	movs	r3, #0
 800206a:	9301      	str	r3, [sp, #4]
 800206c:	2302      	movs	r3, #2
 800206e:	9300      	str	r3, [sp, #0]
 8002070:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002074:	2178      	movs	r1, #120	; 0x78
 8002076:	481e      	ldr	r0, [pc, #120]	; (80020f0 <FreqMenu_DrawPresetMenu+0xb04>)
 8002078:	f00c f80c 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800207c:	7afb      	ldrb	r3, [r7, #11]
 800207e:	b29a      	uxth	r2, r3
 8002080:	2300      	movs	r3, #0
 8002082:	9301      	str	r3, [sp, #4]
 8002084:	2302      	movs	r3, #2
 8002086:	9300      	str	r3, [sp, #0]
 8002088:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800208c:	2178      	movs	r1, #120	; 0x78
 800208e:	4819      	ldr	r0, [pc, #100]	; (80020f4 <FreqMenu_DrawPresetMenu+0xb08>)
 8002090:	f00c f800 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002094:	7abb      	ldrb	r3, [r7, #10]
 8002096:	b29a      	uxth	r2, r3
 8002098:	2300      	movs	r3, #0
 800209a:	9301      	str	r3, [sp, #4]
 800209c:	2302      	movs	r3, #2
 800209e:	9300      	str	r3, [sp, #0]
 80020a0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80020a4:	2178      	movs	r1, #120	; 0x78
 80020a6:	4814      	ldr	r0, [pc, #80]	; (80020f8 <FreqMenu_DrawPresetMenu+0xb0c>)
 80020a8:	f00b fff4 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80020ac:	7a7b      	ldrb	r3, [r7, #9]
 80020ae:	b29a      	uxth	r2, r3
 80020b0:	2300      	movs	r3, #0
 80020b2:	9301      	str	r3, [sp, #4]
 80020b4:	2302      	movs	r3, #2
 80020b6:	9300      	str	r3, [sp, #0]
 80020b8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80020bc:	2178      	movs	r1, #120	; 0x78
 80020be:	480f      	ldr	r0, [pc, #60]	; (80020fc <FreqMenu_DrawPresetMenu+0xb10>)
 80020c0:	f00b ffe8 	bl	800e094 <ILI9341_Draw_Text>
				break;
 80020c4:	f000 bd1e 	b.w	8002b04 <FreqMenu_DrawPresetMenu+0x1518>
 80020c8:	08012eb8 	.word	0x08012eb8
 80020cc:	08012ec0 	.word	0x08012ec0
 80020d0:	08012ec8 	.word	0x08012ec8
 80020d4:	08012ed0 	.word	0x08012ed0
 80020d8:	08012ed8 	.word	0x08012ed8
 80020dc:	08012ee0 	.word	0x08012ee0
 80020e0:	08012ee8 	.word	0x08012ee8
 80020e4:	08012ef0 	.word	0x08012ef0
 80020e8:	08012ef8 	.word	0x08012ef8
 80020ec:	08012f00 	.word	0x08012f00
 80020f0:	08012f08 	.word	0x08012f08
 80020f4:	08012f10 	.word	0x08012f10
 80020f8:	08012f18 	.word	0x08012f18
 80020fc:	08012f20 	.word	0x08012f20
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002100:	7bfb      	ldrb	r3, [r7, #15]
 8002102:	b29a      	uxth	r2, r3
 8002104:	2300      	movs	r3, #0
 8002106:	9301      	str	r3, [sp, #4]
 8002108:	2302      	movs	r3, #2
 800210a:	9300      	str	r3, [sp, #0]
 800210c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002110:	2105      	movs	r1, #5
 8002112:	48a5      	ldr	r0, [pc, #660]	; (80023a8 <FreqMenu_DrawPresetMenu+0xdbc>)
 8002114:	f00b ffbe 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002118:	7bbb      	ldrb	r3, [r7, #14]
 800211a:	b29a      	uxth	r2, r3
 800211c:	2300      	movs	r3, #0
 800211e:	9301      	str	r3, [sp, #4]
 8002120:	2302      	movs	r3, #2
 8002122:	9300      	str	r3, [sp, #0]
 8002124:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002128:	2105      	movs	r1, #5
 800212a:	48a0      	ldr	r0, [pc, #640]	; (80023ac <FreqMenu_DrawPresetMenu+0xdc0>)
 800212c:	f00b ffb2 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002130:	7b7b      	ldrb	r3, [r7, #13]
 8002132:	b29a      	uxth	r2, r3
 8002134:	2300      	movs	r3, #0
 8002136:	9301      	str	r3, [sp, #4]
 8002138:	2302      	movs	r3, #2
 800213a:	9300      	str	r3, [sp, #0]
 800213c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002140:	2105      	movs	r1, #5
 8002142:	489b      	ldr	r0, [pc, #620]	; (80023b0 <FreqMenu_DrawPresetMenu+0xdc4>)
 8002144:	f00b ffa6 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002148:	7b3b      	ldrb	r3, [r7, #12]
 800214a:	b29a      	uxth	r2, r3
 800214c:	2300      	movs	r3, #0
 800214e:	9301      	str	r3, [sp, #4]
 8002150:	2302      	movs	r3, #2
 8002152:	9300      	str	r3, [sp, #0]
 8002154:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002158:	2105      	movs	r1, #5
 800215a:	4896      	ldr	r0, [pc, #600]	; (80023b4 <FreqMenu_DrawPresetMenu+0xdc8>)
 800215c:	f00b ff9a 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002160:	7afb      	ldrb	r3, [r7, #11]
 8002162:	b29a      	uxth	r2, r3
 8002164:	2300      	movs	r3, #0
 8002166:	9301      	str	r3, [sp, #4]
 8002168:	2302      	movs	r3, #2
 800216a:	9300      	str	r3, [sp, #0]
 800216c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002170:	2105      	movs	r1, #5
 8002172:	4891      	ldr	r0, [pc, #580]	; (80023b8 <FreqMenu_DrawPresetMenu+0xdcc>)
 8002174:	f00b ff8e 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002178:	7abb      	ldrb	r3, [r7, #10]
 800217a:	b29a      	uxth	r2, r3
 800217c:	2300      	movs	r3, #0
 800217e:	9301      	str	r3, [sp, #4]
 8002180:	2302      	movs	r3, #2
 8002182:	9300      	str	r3, [sp, #0]
 8002184:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002188:	2105      	movs	r1, #5
 800218a:	488c      	ldr	r0, [pc, #560]	; (80023bc <FreqMenu_DrawPresetMenu+0xdd0>)
 800218c:	f00b ff82 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002190:	7a7b      	ldrb	r3, [r7, #9]
 8002192:	b29a      	uxth	r2, r3
 8002194:	2300      	movs	r3, #0
 8002196:	9301      	str	r3, [sp, #4]
 8002198:	2302      	movs	r3, #2
 800219a:	9300      	str	r3, [sp, #0]
 800219c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80021a0:	2105      	movs	r1, #5
 80021a2:	4887      	ldr	r0, [pc, #540]	; (80023c0 <FreqMenu_DrawPresetMenu+0xdd4>)
 80021a4:	f00b ff76 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80021a8:	7bfb      	ldrb	r3, [r7, #15]
 80021aa:	b29a      	uxth	r2, r3
 80021ac:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80021b0:	9301      	str	r3, [sp, #4]
 80021b2:	2302      	movs	r3, #2
 80021b4:	9300      	str	r3, [sp, #0]
 80021b6:	2300      	movs	r3, #0
 80021b8:	2178      	movs	r1, #120	; 0x78
 80021ba:	4882      	ldr	r0, [pc, #520]	; (80023c4 <FreqMenu_DrawPresetMenu+0xdd8>)
 80021bc:	f00b ff6a 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80021c0:	7bbb      	ldrb	r3, [r7, #14]
 80021c2:	b29a      	uxth	r2, r3
 80021c4:	2300      	movs	r3, #0
 80021c6:	9301      	str	r3, [sp, #4]
 80021c8:	2302      	movs	r3, #2
 80021ca:	9300      	str	r3, [sp, #0]
 80021cc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80021d0:	2178      	movs	r1, #120	; 0x78
 80021d2:	487d      	ldr	r0, [pc, #500]	; (80023c8 <FreqMenu_DrawPresetMenu+0xddc>)
 80021d4:	f00b ff5e 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80021d8:	7b7b      	ldrb	r3, [r7, #13]
 80021da:	b29a      	uxth	r2, r3
 80021dc:	2300      	movs	r3, #0
 80021de:	9301      	str	r3, [sp, #4]
 80021e0:	2302      	movs	r3, #2
 80021e2:	9300      	str	r3, [sp, #0]
 80021e4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80021e8:	2178      	movs	r1, #120	; 0x78
 80021ea:	4878      	ldr	r0, [pc, #480]	; (80023cc <FreqMenu_DrawPresetMenu+0xde0>)
 80021ec:	f00b ff52 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80021f0:	7b3b      	ldrb	r3, [r7, #12]
 80021f2:	b29a      	uxth	r2, r3
 80021f4:	2300      	movs	r3, #0
 80021f6:	9301      	str	r3, [sp, #4]
 80021f8:	2302      	movs	r3, #2
 80021fa:	9300      	str	r3, [sp, #0]
 80021fc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002200:	2178      	movs	r1, #120	; 0x78
 8002202:	4873      	ldr	r0, [pc, #460]	; (80023d0 <FreqMenu_DrawPresetMenu+0xde4>)
 8002204:	f00b ff46 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002208:	7afb      	ldrb	r3, [r7, #11]
 800220a:	b29a      	uxth	r2, r3
 800220c:	2300      	movs	r3, #0
 800220e:	9301      	str	r3, [sp, #4]
 8002210:	2302      	movs	r3, #2
 8002212:	9300      	str	r3, [sp, #0]
 8002214:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002218:	2178      	movs	r1, #120	; 0x78
 800221a:	486e      	ldr	r0, [pc, #440]	; (80023d4 <FreqMenu_DrawPresetMenu+0xde8>)
 800221c:	f00b ff3a 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002220:	7abb      	ldrb	r3, [r7, #10]
 8002222:	b29a      	uxth	r2, r3
 8002224:	2300      	movs	r3, #0
 8002226:	9301      	str	r3, [sp, #4]
 8002228:	2302      	movs	r3, #2
 800222a:	9300      	str	r3, [sp, #0]
 800222c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002230:	2178      	movs	r1, #120	; 0x78
 8002232:	4869      	ldr	r0, [pc, #420]	; (80023d8 <FreqMenu_DrawPresetMenu+0xdec>)
 8002234:	f00b ff2e 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002238:	7a7b      	ldrb	r3, [r7, #9]
 800223a:	b29a      	uxth	r2, r3
 800223c:	2300      	movs	r3, #0
 800223e:	9301      	str	r3, [sp, #4]
 8002240:	2302      	movs	r3, #2
 8002242:	9300      	str	r3, [sp, #0]
 8002244:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002248:	2178      	movs	r1, #120	; 0x78
 800224a:	4864      	ldr	r0, [pc, #400]	; (80023dc <FreqMenu_DrawPresetMenu+0xdf0>)
 800224c:	f00b ff22 	bl	800e094 <ILI9341_Draw_Text>
				break;
 8002250:	f000 bc58 	b.w	8002b04 <FreqMenu_DrawPresetMenu+0x1518>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002254:	7bfb      	ldrb	r3, [r7, #15]
 8002256:	b29a      	uxth	r2, r3
 8002258:	2300      	movs	r3, #0
 800225a:	9301      	str	r3, [sp, #4]
 800225c:	2302      	movs	r3, #2
 800225e:	9300      	str	r3, [sp, #0]
 8002260:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002264:	2105      	movs	r1, #5
 8002266:	4850      	ldr	r0, [pc, #320]	; (80023a8 <FreqMenu_DrawPresetMenu+0xdbc>)
 8002268:	f00b ff14 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800226c:	7bbb      	ldrb	r3, [r7, #14]
 800226e:	b29a      	uxth	r2, r3
 8002270:	2300      	movs	r3, #0
 8002272:	9301      	str	r3, [sp, #4]
 8002274:	2302      	movs	r3, #2
 8002276:	9300      	str	r3, [sp, #0]
 8002278:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800227c:	2105      	movs	r1, #5
 800227e:	484b      	ldr	r0, [pc, #300]	; (80023ac <FreqMenu_DrawPresetMenu+0xdc0>)
 8002280:	f00b ff08 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002284:	7b7b      	ldrb	r3, [r7, #13]
 8002286:	b29a      	uxth	r2, r3
 8002288:	2300      	movs	r3, #0
 800228a:	9301      	str	r3, [sp, #4]
 800228c:	2302      	movs	r3, #2
 800228e:	9300      	str	r3, [sp, #0]
 8002290:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002294:	2105      	movs	r1, #5
 8002296:	4846      	ldr	r0, [pc, #280]	; (80023b0 <FreqMenu_DrawPresetMenu+0xdc4>)
 8002298:	f00b fefc 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800229c:	7b3b      	ldrb	r3, [r7, #12]
 800229e:	b29a      	uxth	r2, r3
 80022a0:	2300      	movs	r3, #0
 80022a2:	9301      	str	r3, [sp, #4]
 80022a4:	2302      	movs	r3, #2
 80022a6:	9300      	str	r3, [sp, #0]
 80022a8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80022ac:	2105      	movs	r1, #5
 80022ae:	4841      	ldr	r0, [pc, #260]	; (80023b4 <FreqMenu_DrawPresetMenu+0xdc8>)
 80022b0:	f00b fef0 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80022b4:	7afb      	ldrb	r3, [r7, #11]
 80022b6:	b29a      	uxth	r2, r3
 80022b8:	2300      	movs	r3, #0
 80022ba:	9301      	str	r3, [sp, #4]
 80022bc:	2302      	movs	r3, #2
 80022be:	9300      	str	r3, [sp, #0]
 80022c0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80022c4:	2105      	movs	r1, #5
 80022c6:	483c      	ldr	r0, [pc, #240]	; (80023b8 <FreqMenu_DrawPresetMenu+0xdcc>)
 80022c8:	f00b fee4 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80022cc:	7abb      	ldrb	r3, [r7, #10]
 80022ce:	b29a      	uxth	r2, r3
 80022d0:	2300      	movs	r3, #0
 80022d2:	9301      	str	r3, [sp, #4]
 80022d4:	2302      	movs	r3, #2
 80022d6:	9300      	str	r3, [sp, #0]
 80022d8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80022dc:	2105      	movs	r1, #5
 80022de:	4837      	ldr	r0, [pc, #220]	; (80023bc <FreqMenu_DrawPresetMenu+0xdd0>)
 80022e0:	f00b fed8 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80022e4:	7a7b      	ldrb	r3, [r7, #9]
 80022e6:	b29a      	uxth	r2, r3
 80022e8:	2300      	movs	r3, #0
 80022ea:	9301      	str	r3, [sp, #4]
 80022ec:	2302      	movs	r3, #2
 80022ee:	9300      	str	r3, [sp, #0]
 80022f0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80022f4:	2105      	movs	r1, #5
 80022f6:	4832      	ldr	r0, [pc, #200]	; (80023c0 <FreqMenu_DrawPresetMenu+0xdd4>)
 80022f8:	f00b fecc 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80022fc:	7bfb      	ldrb	r3, [r7, #15]
 80022fe:	b29a      	uxth	r2, r3
 8002300:	2300      	movs	r3, #0
 8002302:	9301      	str	r3, [sp, #4]
 8002304:	2302      	movs	r3, #2
 8002306:	9300      	str	r3, [sp, #0]
 8002308:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800230c:	2178      	movs	r1, #120	; 0x78
 800230e:	482d      	ldr	r0, [pc, #180]	; (80023c4 <FreqMenu_DrawPresetMenu+0xdd8>)
 8002310:	f00b fec0 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002314:	7bbb      	ldrb	r3, [r7, #14]
 8002316:	b29a      	uxth	r2, r3
 8002318:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 800231c:	9301      	str	r3, [sp, #4]
 800231e:	2302      	movs	r3, #2
 8002320:	9300      	str	r3, [sp, #0]
 8002322:	2300      	movs	r3, #0
 8002324:	2178      	movs	r1, #120	; 0x78
 8002326:	4828      	ldr	r0, [pc, #160]	; (80023c8 <FreqMenu_DrawPresetMenu+0xddc>)
 8002328:	f00b feb4 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800232c:	7b7b      	ldrb	r3, [r7, #13]
 800232e:	b29a      	uxth	r2, r3
 8002330:	2300      	movs	r3, #0
 8002332:	9301      	str	r3, [sp, #4]
 8002334:	2302      	movs	r3, #2
 8002336:	9300      	str	r3, [sp, #0]
 8002338:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800233c:	2178      	movs	r1, #120	; 0x78
 800233e:	4823      	ldr	r0, [pc, #140]	; (80023cc <FreqMenu_DrawPresetMenu+0xde0>)
 8002340:	f00b fea8 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002344:	7b3b      	ldrb	r3, [r7, #12]
 8002346:	b29a      	uxth	r2, r3
 8002348:	2300      	movs	r3, #0
 800234a:	9301      	str	r3, [sp, #4]
 800234c:	2302      	movs	r3, #2
 800234e:	9300      	str	r3, [sp, #0]
 8002350:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002354:	2178      	movs	r1, #120	; 0x78
 8002356:	481e      	ldr	r0, [pc, #120]	; (80023d0 <FreqMenu_DrawPresetMenu+0xde4>)
 8002358:	f00b fe9c 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800235c:	7afb      	ldrb	r3, [r7, #11]
 800235e:	b29a      	uxth	r2, r3
 8002360:	2300      	movs	r3, #0
 8002362:	9301      	str	r3, [sp, #4]
 8002364:	2302      	movs	r3, #2
 8002366:	9300      	str	r3, [sp, #0]
 8002368:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800236c:	2178      	movs	r1, #120	; 0x78
 800236e:	4819      	ldr	r0, [pc, #100]	; (80023d4 <FreqMenu_DrawPresetMenu+0xde8>)
 8002370:	f00b fe90 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002374:	7abb      	ldrb	r3, [r7, #10]
 8002376:	b29a      	uxth	r2, r3
 8002378:	2300      	movs	r3, #0
 800237a:	9301      	str	r3, [sp, #4]
 800237c:	2302      	movs	r3, #2
 800237e:	9300      	str	r3, [sp, #0]
 8002380:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002384:	2178      	movs	r1, #120	; 0x78
 8002386:	4814      	ldr	r0, [pc, #80]	; (80023d8 <FreqMenu_DrawPresetMenu+0xdec>)
 8002388:	f00b fe84 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800238c:	7a7b      	ldrb	r3, [r7, #9]
 800238e:	b29a      	uxth	r2, r3
 8002390:	2300      	movs	r3, #0
 8002392:	9301      	str	r3, [sp, #4]
 8002394:	2302      	movs	r3, #2
 8002396:	9300      	str	r3, [sp, #0]
 8002398:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800239c:	2178      	movs	r1, #120	; 0x78
 800239e:	480f      	ldr	r0, [pc, #60]	; (80023dc <FreqMenu_DrawPresetMenu+0xdf0>)
 80023a0:	f00b fe78 	bl	800e094 <ILI9341_Draw_Text>
				break;
 80023a4:	e3ae      	b.n	8002b04 <FreqMenu_DrawPresetMenu+0x1518>
 80023a6:	bf00      	nop
 80023a8:	08012eb8 	.word	0x08012eb8
 80023ac:	08012ec0 	.word	0x08012ec0
 80023b0:	08012ec8 	.word	0x08012ec8
 80023b4:	08012ed0 	.word	0x08012ed0
 80023b8:	08012ed8 	.word	0x08012ed8
 80023bc:	08012ee0 	.word	0x08012ee0
 80023c0:	08012ee8 	.word	0x08012ee8
 80023c4:	08012ef0 	.word	0x08012ef0
 80023c8:	08012ef8 	.word	0x08012ef8
 80023cc:	08012f00 	.word	0x08012f00
 80023d0:	08012f08 	.word	0x08012f08
 80023d4:	08012f10 	.word	0x08012f10
 80023d8:	08012f18 	.word	0x08012f18
 80023dc:	08012f20 	.word	0x08012f20
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80023e0:	7bfb      	ldrb	r3, [r7, #15]
 80023e2:	b29a      	uxth	r2, r3
 80023e4:	2300      	movs	r3, #0
 80023e6:	9301      	str	r3, [sp, #4]
 80023e8:	2302      	movs	r3, #2
 80023ea:	9300      	str	r3, [sp, #0]
 80023ec:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80023f0:	2105      	movs	r1, #5
 80023f2:	48a4      	ldr	r0, [pc, #656]	; (8002684 <FreqMenu_DrawPresetMenu+0x1098>)
 80023f4:	f00b fe4e 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80023f8:	7bbb      	ldrb	r3, [r7, #14]
 80023fa:	b29a      	uxth	r2, r3
 80023fc:	2300      	movs	r3, #0
 80023fe:	9301      	str	r3, [sp, #4]
 8002400:	2302      	movs	r3, #2
 8002402:	9300      	str	r3, [sp, #0]
 8002404:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002408:	2105      	movs	r1, #5
 800240a:	489f      	ldr	r0, [pc, #636]	; (8002688 <FreqMenu_DrawPresetMenu+0x109c>)
 800240c:	f00b fe42 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002410:	7b7b      	ldrb	r3, [r7, #13]
 8002412:	b29a      	uxth	r2, r3
 8002414:	2300      	movs	r3, #0
 8002416:	9301      	str	r3, [sp, #4]
 8002418:	2302      	movs	r3, #2
 800241a:	9300      	str	r3, [sp, #0]
 800241c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002420:	2105      	movs	r1, #5
 8002422:	489a      	ldr	r0, [pc, #616]	; (800268c <FreqMenu_DrawPresetMenu+0x10a0>)
 8002424:	f00b fe36 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002428:	7b3b      	ldrb	r3, [r7, #12]
 800242a:	b29a      	uxth	r2, r3
 800242c:	2300      	movs	r3, #0
 800242e:	9301      	str	r3, [sp, #4]
 8002430:	2302      	movs	r3, #2
 8002432:	9300      	str	r3, [sp, #0]
 8002434:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002438:	2105      	movs	r1, #5
 800243a:	4895      	ldr	r0, [pc, #596]	; (8002690 <FreqMenu_DrawPresetMenu+0x10a4>)
 800243c:	f00b fe2a 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002440:	7afb      	ldrb	r3, [r7, #11]
 8002442:	b29a      	uxth	r2, r3
 8002444:	2300      	movs	r3, #0
 8002446:	9301      	str	r3, [sp, #4]
 8002448:	2302      	movs	r3, #2
 800244a:	9300      	str	r3, [sp, #0]
 800244c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002450:	2105      	movs	r1, #5
 8002452:	4890      	ldr	r0, [pc, #576]	; (8002694 <FreqMenu_DrawPresetMenu+0x10a8>)
 8002454:	f00b fe1e 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002458:	7abb      	ldrb	r3, [r7, #10]
 800245a:	b29a      	uxth	r2, r3
 800245c:	2300      	movs	r3, #0
 800245e:	9301      	str	r3, [sp, #4]
 8002460:	2302      	movs	r3, #2
 8002462:	9300      	str	r3, [sp, #0]
 8002464:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002468:	2105      	movs	r1, #5
 800246a:	488b      	ldr	r0, [pc, #556]	; (8002698 <FreqMenu_DrawPresetMenu+0x10ac>)
 800246c:	f00b fe12 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002470:	7a7b      	ldrb	r3, [r7, #9]
 8002472:	b29a      	uxth	r2, r3
 8002474:	2300      	movs	r3, #0
 8002476:	9301      	str	r3, [sp, #4]
 8002478:	2302      	movs	r3, #2
 800247a:	9300      	str	r3, [sp, #0]
 800247c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002480:	2105      	movs	r1, #5
 8002482:	4886      	ldr	r0, [pc, #536]	; (800269c <FreqMenu_DrawPresetMenu+0x10b0>)
 8002484:	f00b fe06 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002488:	7bfb      	ldrb	r3, [r7, #15]
 800248a:	b29a      	uxth	r2, r3
 800248c:	2300      	movs	r3, #0
 800248e:	9301      	str	r3, [sp, #4]
 8002490:	2302      	movs	r3, #2
 8002492:	9300      	str	r3, [sp, #0]
 8002494:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002498:	2178      	movs	r1, #120	; 0x78
 800249a:	4881      	ldr	r0, [pc, #516]	; (80026a0 <FreqMenu_DrawPresetMenu+0x10b4>)
 800249c:	f00b fdfa 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80024a0:	7bbb      	ldrb	r3, [r7, #14]
 80024a2:	b29a      	uxth	r2, r3
 80024a4:	2300      	movs	r3, #0
 80024a6:	9301      	str	r3, [sp, #4]
 80024a8:	2302      	movs	r3, #2
 80024aa:	9300      	str	r3, [sp, #0]
 80024ac:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80024b0:	2178      	movs	r1, #120	; 0x78
 80024b2:	487c      	ldr	r0, [pc, #496]	; (80026a4 <FreqMenu_DrawPresetMenu+0x10b8>)
 80024b4:	f00b fdee 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80024b8:	7b7b      	ldrb	r3, [r7, #13]
 80024ba:	b29a      	uxth	r2, r3
 80024bc:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80024c0:	9301      	str	r3, [sp, #4]
 80024c2:	2302      	movs	r3, #2
 80024c4:	9300      	str	r3, [sp, #0]
 80024c6:	2300      	movs	r3, #0
 80024c8:	2178      	movs	r1, #120	; 0x78
 80024ca:	4877      	ldr	r0, [pc, #476]	; (80026a8 <FreqMenu_DrawPresetMenu+0x10bc>)
 80024cc:	f00b fde2 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80024d0:	7b3b      	ldrb	r3, [r7, #12]
 80024d2:	b29a      	uxth	r2, r3
 80024d4:	2300      	movs	r3, #0
 80024d6:	9301      	str	r3, [sp, #4]
 80024d8:	2302      	movs	r3, #2
 80024da:	9300      	str	r3, [sp, #0]
 80024dc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80024e0:	2178      	movs	r1, #120	; 0x78
 80024e2:	4872      	ldr	r0, [pc, #456]	; (80026ac <FreqMenu_DrawPresetMenu+0x10c0>)
 80024e4:	f00b fdd6 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80024e8:	7afb      	ldrb	r3, [r7, #11]
 80024ea:	b29a      	uxth	r2, r3
 80024ec:	2300      	movs	r3, #0
 80024ee:	9301      	str	r3, [sp, #4]
 80024f0:	2302      	movs	r3, #2
 80024f2:	9300      	str	r3, [sp, #0]
 80024f4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80024f8:	2178      	movs	r1, #120	; 0x78
 80024fa:	486d      	ldr	r0, [pc, #436]	; (80026b0 <FreqMenu_DrawPresetMenu+0x10c4>)
 80024fc:	f00b fdca 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002500:	7abb      	ldrb	r3, [r7, #10]
 8002502:	b29a      	uxth	r2, r3
 8002504:	2300      	movs	r3, #0
 8002506:	9301      	str	r3, [sp, #4]
 8002508:	2302      	movs	r3, #2
 800250a:	9300      	str	r3, [sp, #0]
 800250c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002510:	2178      	movs	r1, #120	; 0x78
 8002512:	4868      	ldr	r0, [pc, #416]	; (80026b4 <FreqMenu_DrawPresetMenu+0x10c8>)
 8002514:	f00b fdbe 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002518:	7a7b      	ldrb	r3, [r7, #9]
 800251a:	b29a      	uxth	r2, r3
 800251c:	2300      	movs	r3, #0
 800251e:	9301      	str	r3, [sp, #4]
 8002520:	2302      	movs	r3, #2
 8002522:	9300      	str	r3, [sp, #0]
 8002524:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002528:	2178      	movs	r1, #120	; 0x78
 800252a:	4863      	ldr	r0, [pc, #396]	; (80026b8 <FreqMenu_DrawPresetMenu+0x10cc>)
 800252c:	f00b fdb2 	bl	800e094 <ILI9341_Draw_Text>
				break;
 8002530:	e2e8      	b.n	8002b04 <FreqMenu_DrawPresetMenu+0x1518>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002532:	7bfb      	ldrb	r3, [r7, #15]
 8002534:	b29a      	uxth	r2, r3
 8002536:	2300      	movs	r3, #0
 8002538:	9301      	str	r3, [sp, #4]
 800253a:	2302      	movs	r3, #2
 800253c:	9300      	str	r3, [sp, #0]
 800253e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002542:	2105      	movs	r1, #5
 8002544:	484f      	ldr	r0, [pc, #316]	; (8002684 <FreqMenu_DrawPresetMenu+0x1098>)
 8002546:	f00b fda5 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800254a:	7bbb      	ldrb	r3, [r7, #14]
 800254c:	b29a      	uxth	r2, r3
 800254e:	2300      	movs	r3, #0
 8002550:	9301      	str	r3, [sp, #4]
 8002552:	2302      	movs	r3, #2
 8002554:	9300      	str	r3, [sp, #0]
 8002556:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800255a:	2105      	movs	r1, #5
 800255c:	484a      	ldr	r0, [pc, #296]	; (8002688 <FreqMenu_DrawPresetMenu+0x109c>)
 800255e:	f00b fd99 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002562:	7b7b      	ldrb	r3, [r7, #13]
 8002564:	b29a      	uxth	r2, r3
 8002566:	2300      	movs	r3, #0
 8002568:	9301      	str	r3, [sp, #4]
 800256a:	2302      	movs	r3, #2
 800256c:	9300      	str	r3, [sp, #0]
 800256e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002572:	2105      	movs	r1, #5
 8002574:	4845      	ldr	r0, [pc, #276]	; (800268c <FreqMenu_DrawPresetMenu+0x10a0>)
 8002576:	f00b fd8d 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800257a:	7b3b      	ldrb	r3, [r7, #12]
 800257c:	b29a      	uxth	r2, r3
 800257e:	2300      	movs	r3, #0
 8002580:	9301      	str	r3, [sp, #4]
 8002582:	2302      	movs	r3, #2
 8002584:	9300      	str	r3, [sp, #0]
 8002586:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800258a:	2105      	movs	r1, #5
 800258c:	4840      	ldr	r0, [pc, #256]	; (8002690 <FreqMenu_DrawPresetMenu+0x10a4>)
 800258e:	f00b fd81 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002592:	7afb      	ldrb	r3, [r7, #11]
 8002594:	b29a      	uxth	r2, r3
 8002596:	2300      	movs	r3, #0
 8002598:	9301      	str	r3, [sp, #4]
 800259a:	2302      	movs	r3, #2
 800259c:	9300      	str	r3, [sp, #0]
 800259e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80025a2:	2105      	movs	r1, #5
 80025a4:	483b      	ldr	r0, [pc, #236]	; (8002694 <FreqMenu_DrawPresetMenu+0x10a8>)
 80025a6:	f00b fd75 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80025aa:	7abb      	ldrb	r3, [r7, #10]
 80025ac:	b29a      	uxth	r2, r3
 80025ae:	2300      	movs	r3, #0
 80025b0:	9301      	str	r3, [sp, #4]
 80025b2:	2302      	movs	r3, #2
 80025b4:	9300      	str	r3, [sp, #0]
 80025b6:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80025ba:	2105      	movs	r1, #5
 80025bc:	4836      	ldr	r0, [pc, #216]	; (8002698 <FreqMenu_DrawPresetMenu+0x10ac>)
 80025be:	f00b fd69 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80025c2:	7a7b      	ldrb	r3, [r7, #9]
 80025c4:	b29a      	uxth	r2, r3
 80025c6:	2300      	movs	r3, #0
 80025c8:	9301      	str	r3, [sp, #4]
 80025ca:	2302      	movs	r3, #2
 80025cc:	9300      	str	r3, [sp, #0]
 80025ce:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80025d2:	2105      	movs	r1, #5
 80025d4:	4831      	ldr	r0, [pc, #196]	; (800269c <FreqMenu_DrawPresetMenu+0x10b0>)
 80025d6:	f00b fd5d 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80025da:	7bfb      	ldrb	r3, [r7, #15]
 80025dc:	b29a      	uxth	r2, r3
 80025de:	2300      	movs	r3, #0
 80025e0:	9301      	str	r3, [sp, #4]
 80025e2:	2302      	movs	r3, #2
 80025e4:	9300      	str	r3, [sp, #0]
 80025e6:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80025ea:	2178      	movs	r1, #120	; 0x78
 80025ec:	482c      	ldr	r0, [pc, #176]	; (80026a0 <FreqMenu_DrawPresetMenu+0x10b4>)
 80025ee:	f00b fd51 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80025f2:	7bbb      	ldrb	r3, [r7, #14]
 80025f4:	b29a      	uxth	r2, r3
 80025f6:	2300      	movs	r3, #0
 80025f8:	9301      	str	r3, [sp, #4]
 80025fa:	2302      	movs	r3, #2
 80025fc:	9300      	str	r3, [sp, #0]
 80025fe:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002602:	2178      	movs	r1, #120	; 0x78
 8002604:	4827      	ldr	r0, [pc, #156]	; (80026a4 <FreqMenu_DrawPresetMenu+0x10b8>)
 8002606:	f00b fd45 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800260a:	7b7b      	ldrb	r3, [r7, #13]
 800260c:	b29a      	uxth	r2, r3
 800260e:	2300      	movs	r3, #0
 8002610:	9301      	str	r3, [sp, #4]
 8002612:	2302      	movs	r3, #2
 8002614:	9300      	str	r3, [sp, #0]
 8002616:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800261a:	2178      	movs	r1, #120	; 0x78
 800261c:	4822      	ldr	r0, [pc, #136]	; (80026a8 <FreqMenu_DrawPresetMenu+0x10bc>)
 800261e:	f00b fd39 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002622:	7b3b      	ldrb	r3, [r7, #12]
 8002624:	b29a      	uxth	r2, r3
 8002626:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 800262a:	9301      	str	r3, [sp, #4]
 800262c:	2302      	movs	r3, #2
 800262e:	9300      	str	r3, [sp, #0]
 8002630:	2300      	movs	r3, #0
 8002632:	2178      	movs	r1, #120	; 0x78
 8002634:	481d      	ldr	r0, [pc, #116]	; (80026ac <FreqMenu_DrawPresetMenu+0x10c0>)
 8002636:	f00b fd2d 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800263a:	7afb      	ldrb	r3, [r7, #11]
 800263c:	b29a      	uxth	r2, r3
 800263e:	2300      	movs	r3, #0
 8002640:	9301      	str	r3, [sp, #4]
 8002642:	2302      	movs	r3, #2
 8002644:	9300      	str	r3, [sp, #0]
 8002646:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800264a:	2178      	movs	r1, #120	; 0x78
 800264c:	4818      	ldr	r0, [pc, #96]	; (80026b0 <FreqMenu_DrawPresetMenu+0x10c4>)
 800264e:	f00b fd21 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002652:	7abb      	ldrb	r3, [r7, #10]
 8002654:	b29a      	uxth	r2, r3
 8002656:	2300      	movs	r3, #0
 8002658:	9301      	str	r3, [sp, #4]
 800265a:	2302      	movs	r3, #2
 800265c:	9300      	str	r3, [sp, #0]
 800265e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002662:	2178      	movs	r1, #120	; 0x78
 8002664:	4813      	ldr	r0, [pc, #76]	; (80026b4 <FreqMenu_DrawPresetMenu+0x10c8>)
 8002666:	f00b fd15 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800266a:	7a7b      	ldrb	r3, [r7, #9]
 800266c:	b29a      	uxth	r2, r3
 800266e:	2300      	movs	r3, #0
 8002670:	9301      	str	r3, [sp, #4]
 8002672:	2302      	movs	r3, #2
 8002674:	9300      	str	r3, [sp, #0]
 8002676:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800267a:	2178      	movs	r1, #120	; 0x78
 800267c:	480e      	ldr	r0, [pc, #56]	; (80026b8 <FreqMenu_DrawPresetMenu+0x10cc>)
 800267e:	f00b fd09 	bl	800e094 <ILI9341_Draw_Text>
				break;
 8002682:	e23f      	b.n	8002b04 <FreqMenu_DrawPresetMenu+0x1518>
 8002684:	08012eb8 	.word	0x08012eb8
 8002688:	08012ec0 	.word	0x08012ec0
 800268c:	08012ec8 	.word	0x08012ec8
 8002690:	08012ed0 	.word	0x08012ed0
 8002694:	08012ed8 	.word	0x08012ed8
 8002698:	08012ee0 	.word	0x08012ee0
 800269c:	08012ee8 	.word	0x08012ee8
 80026a0:	08012ef0 	.word	0x08012ef0
 80026a4:	08012ef8 	.word	0x08012ef8
 80026a8:	08012f00 	.word	0x08012f00
 80026ac:	08012f08 	.word	0x08012f08
 80026b0:	08012f10 	.word	0x08012f10
 80026b4:	08012f18 	.word	0x08012f18
 80026b8:	08012f20 	.word	0x08012f20
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80026bc:	7bfb      	ldrb	r3, [r7, #15]
 80026be:	b29a      	uxth	r2, r3
 80026c0:	2300      	movs	r3, #0
 80026c2:	9301      	str	r3, [sp, #4]
 80026c4:	2302      	movs	r3, #2
 80026c6:	9300      	str	r3, [sp, #0]
 80026c8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80026cc:	2105      	movs	r1, #5
 80026ce:	48a4      	ldr	r0, [pc, #656]	; (8002960 <FreqMenu_DrawPresetMenu+0x1374>)
 80026d0:	f00b fce0 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80026d4:	7bbb      	ldrb	r3, [r7, #14]
 80026d6:	b29a      	uxth	r2, r3
 80026d8:	2300      	movs	r3, #0
 80026da:	9301      	str	r3, [sp, #4]
 80026dc:	2302      	movs	r3, #2
 80026de:	9300      	str	r3, [sp, #0]
 80026e0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80026e4:	2105      	movs	r1, #5
 80026e6:	489f      	ldr	r0, [pc, #636]	; (8002964 <FreqMenu_DrawPresetMenu+0x1378>)
 80026e8:	f00b fcd4 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80026ec:	7b7b      	ldrb	r3, [r7, #13]
 80026ee:	b29a      	uxth	r2, r3
 80026f0:	2300      	movs	r3, #0
 80026f2:	9301      	str	r3, [sp, #4]
 80026f4:	2302      	movs	r3, #2
 80026f6:	9300      	str	r3, [sp, #0]
 80026f8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80026fc:	2105      	movs	r1, #5
 80026fe:	489a      	ldr	r0, [pc, #616]	; (8002968 <FreqMenu_DrawPresetMenu+0x137c>)
 8002700:	f00b fcc8 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002704:	7b3b      	ldrb	r3, [r7, #12]
 8002706:	b29a      	uxth	r2, r3
 8002708:	2300      	movs	r3, #0
 800270a:	9301      	str	r3, [sp, #4]
 800270c:	2302      	movs	r3, #2
 800270e:	9300      	str	r3, [sp, #0]
 8002710:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002714:	2105      	movs	r1, #5
 8002716:	4895      	ldr	r0, [pc, #596]	; (800296c <FreqMenu_DrawPresetMenu+0x1380>)
 8002718:	f00b fcbc 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800271c:	7afb      	ldrb	r3, [r7, #11]
 800271e:	b29a      	uxth	r2, r3
 8002720:	2300      	movs	r3, #0
 8002722:	9301      	str	r3, [sp, #4]
 8002724:	2302      	movs	r3, #2
 8002726:	9300      	str	r3, [sp, #0]
 8002728:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800272c:	2105      	movs	r1, #5
 800272e:	4890      	ldr	r0, [pc, #576]	; (8002970 <FreqMenu_DrawPresetMenu+0x1384>)
 8002730:	f00b fcb0 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002734:	7abb      	ldrb	r3, [r7, #10]
 8002736:	b29a      	uxth	r2, r3
 8002738:	2300      	movs	r3, #0
 800273a:	9301      	str	r3, [sp, #4]
 800273c:	2302      	movs	r3, #2
 800273e:	9300      	str	r3, [sp, #0]
 8002740:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002744:	2105      	movs	r1, #5
 8002746:	488b      	ldr	r0, [pc, #556]	; (8002974 <FreqMenu_DrawPresetMenu+0x1388>)
 8002748:	f00b fca4 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800274c:	7a7b      	ldrb	r3, [r7, #9]
 800274e:	b29a      	uxth	r2, r3
 8002750:	2300      	movs	r3, #0
 8002752:	9301      	str	r3, [sp, #4]
 8002754:	2302      	movs	r3, #2
 8002756:	9300      	str	r3, [sp, #0]
 8002758:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800275c:	2105      	movs	r1, #5
 800275e:	4886      	ldr	r0, [pc, #536]	; (8002978 <FreqMenu_DrawPresetMenu+0x138c>)
 8002760:	f00b fc98 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002764:	7bfb      	ldrb	r3, [r7, #15]
 8002766:	b29a      	uxth	r2, r3
 8002768:	2300      	movs	r3, #0
 800276a:	9301      	str	r3, [sp, #4]
 800276c:	2302      	movs	r3, #2
 800276e:	9300      	str	r3, [sp, #0]
 8002770:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002774:	2178      	movs	r1, #120	; 0x78
 8002776:	4881      	ldr	r0, [pc, #516]	; (800297c <FreqMenu_DrawPresetMenu+0x1390>)
 8002778:	f00b fc8c 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800277c:	7bbb      	ldrb	r3, [r7, #14]
 800277e:	b29a      	uxth	r2, r3
 8002780:	2300      	movs	r3, #0
 8002782:	9301      	str	r3, [sp, #4]
 8002784:	2302      	movs	r3, #2
 8002786:	9300      	str	r3, [sp, #0]
 8002788:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800278c:	2178      	movs	r1, #120	; 0x78
 800278e:	487c      	ldr	r0, [pc, #496]	; (8002980 <FreqMenu_DrawPresetMenu+0x1394>)
 8002790:	f00b fc80 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002794:	7b7b      	ldrb	r3, [r7, #13]
 8002796:	b29a      	uxth	r2, r3
 8002798:	2300      	movs	r3, #0
 800279a:	9301      	str	r3, [sp, #4]
 800279c:	2302      	movs	r3, #2
 800279e:	9300      	str	r3, [sp, #0]
 80027a0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80027a4:	2178      	movs	r1, #120	; 0x78
 80027a6:	4877      	ldr	r0, [pc, #476]	; (8002984 <FreqMenu_DrawPresetMenu+0x1398>)
 80027a8:	f00b fc74 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80027ac:	7b3b      	ldrb	r3, [r7, #12]
 80027ae:	b29a      	uxth	r2, r3
 80027b0:	2300      	movs	r3, #0
 80027b2:	9301      	str	r3, [sp, #4]
 80027b4:	2302      	movs	r3, #2
 80027b6:	9300      	str	r3, [sp, #0]
 80027b8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80027bc:	2178      	movs	r1, #120	; 0x78
 80027be:	4872      	ldr	r0, [pc, #456]	; (8002988 <FreqMenu_DrawPresetMenu+0x139c>)
 80027c0:	f00b fc68 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80027c4:	7afb      	ldrb	r3, [r7, #11]
 80027c6:	b29a      	uxth	r2, r3
 80027c8:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80027cc:	9301      	str	r3, [sp, #4]
 80027ce:	2302      	movs	r3, #2
 80027d0:	9300      	str	r3, [sp, #0]
 80027d2:	2300      	movs	r3, #0
 80027d4:	2178      	movs	r1, #120	; 0x78
 80027d6:	486d      	ldr	r0, [pc, #436]	; (800298c <FreqMenu_DrawPresetMenu+0x13a0>)
 80027d8:	f00b fc5c 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80027dc:	7abb      	ldrb	r3, [r7, #10]
 80027de:	b29a      	uxth	r2, r3
 80027e0:	2300      	movs	r3, #0
 80027e2:	9301      	str	r3, [sp, #4]
 80027e4:	2302      	movs	r3, #2
 80027e6:	9300      	str	r3, [sp, #0]
 80027e8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80027ec:	2178      	movs	r1, #120	; 0x78
 80027ee:	4868      	ldr	r0, [pc, #416]	; (8002990 <FreqMenu_DrawPresetMenu+0x13a4>)
 80027f0:	f00b fc50 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80027f4:	7a7b      	ldrb	r3, [r7, #9]
 80027f6:	b29a      	uxth	r2, r3
 80027f8:	2300      	movs	r3, #0
 80027fa:	9301      	str	r3, [sp, #4]
 80027fc:	2302      	movs	r3, #2
 80027fe:	9300      	str	r3, [sp, #0]
 8002800:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002804:	2178      	movs	r1, #120	; 0x78
 8002806:	4863      	ldr	r0, [pc, #396]	; (8002994 <FreqMenu_DrawPresetMenu+0x13a8>)
 8002808:	f00b fc44 	bl	800e094 <ILI9341_Draw_Text>
			break;
 800280c:	e17a      	b.n	8002b04 <FreqMenu_DrawPresetMenu+0x1518>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800280e:	7bfb      	ldrb	r3, [r7, #15]
 8002810:	b29a      	uxth	r2, r3
 8002812:	2300      	movs	r3, #0
 8002814:	9301      	str	r3, [sp, #4]
 8002816:	2302      	movs	r3, #2
 8002818:	9300      	str	r3, [sp, #0]
 800281a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800281e:	2105      	movs	r1, #5
 8002820:	484f      	ldr	r0, [pc, #316]	; (8002960 <FreqMenu_DrawPresetMenu+0x1374>)
 8002822:	f00b fc37 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002826:	7bbb      	ldrb	r3, [r7, #14]
 8002828:	b29a      	uxth	r2, r3
 800282a:	2300      	movs	r3, #0
 800282c:	9301      	str	r3, [sp, #4]
 800282e:	2302      	movs	r3, #2
 8002830:	9300      	str	r3, [sp, #0]
 8002832:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002836:	2105      	movs	r1, #5
 8002838:	484a      	ldr	r0, [pc, #296]	; (8002964 <FreqMenu_DrawPresetMenu+0x1378>)
 800283a:	f00b fc2b 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800283e:	7b7b      	ldrb	r3, [r7, #13]
 8002840:	b29a      	uxth	r2, r3
 8002842:	2300      	movs	r3, #0
 8002844:	9301      	str	r3, [sp, #4]
 8002846:	2302      	movs	r3, #2
 8002848:	9300      	str	r3, [sp, #0]
 800284a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800284e:	2105      	movs	r1, #5
 8002850:	4845      	ldr	r0, [pc, #276]	; (8002968 <FreqMenu_DrawPresetMenu+0x137c>)
 8002852:	f00b fc1f 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002856:	7b3b      	ldrb	r3, [r7, #12]
 8002858:	b29a      	uxth	r2, r3
 800285a:	2300      	movs	r3, #0
 800285c:	9301      	str	r3, [sp, #4]
 800285e:	2302      	movs	r3, #2
 8002860:	9300      	str	r3, [sp, #0]
 8002862:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002866:	2105      	movs	r1, #5
 8002868:	4840      	ldr	r0, [pc, #256]	; (800296c <FreqMenu_DrawPresetMenu+0x1380>)
 800286a:	f00b fc13 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800286e:	7afb      	ldrb	r3, [r7, #11]
 8002870:	b29a      	uxth	r2, r3
 8002872:	2300      	movs	r3, #0
 8002874:	9301      	str	r3, [sp, #4]
 8002876:	2302      	movs	r3, #2
 8002878:	9300      	str	r3, [sp, #0]
 800287a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800287e:	2105      	movs	r1, #5
 8002880:	483b      	ldr	r0, [pc, #236]	; (8002970 <FreqMenu_DrawPresetMenu+0x1384>)
 8002882:	f00b fc07 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002886:	7abb      	ldrb	r3, [r7, #10]
 8002888:	b29a      	uxth	r2, r3
 800288a:	2300      	movs	r3, #0
 800288c:	9301      	str	r3, [sp, #4]
 800288e:	2302      	movs	r3, #2
 8002890:	9300      	str	r3, [sp, #0]
 8002892:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002896:	2105      	movs	r1, #5
 8002898:	4836      	ldr	r0, [pc, #216]	; (8002974 <FreqMenu_DrawPresetMenu+0x1388>)
 800289a:	f00b fbfb 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800289e:	7a7b      	ldrb	r3, [r7, #9]
 80028a0:	b29a      	uxth	r2, r3
 80028a2:	2300      	movs	r3, #0
 80028a4:	9301      	str	r3, [sp, #4]
 80028a6:	2302      	movs	r3, #2
 80028a8:	9300      	str	r3, [sp, #0]
 80028aa:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80028ae:	2105      	movs	r1, #5
 80028b0:	4831      	ldr	r0, [pc, #196]	; (8002978 <FreqMenu_DrawPresetMenu+0x138c>)
 80028b2:	f00b fbef 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80028b6:	7bfb      	ldrb	r3, [r7, #15]
 80028b8:	b29a      	uxth	r2, r3
 80028ba:	2300      	movs	r3, #0
 80028bc:	9301      	str	r3, [sp, #4]
 80028be:	2302      	movs	r3, #2
 80028c0:	9300      	str	r3, [sp, #0]
 80028c2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80028c6:	2178      	movs	r1, #120	; 0x78
 80028c8:	482c      	ldr	r0, [pc, #176]	; (800297c <FreqMenu_DrawPresetMenu+0x1390>)
 80028ca:	f00b fbe3 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80028ce:	7bbb      	ldrb	r3, [r7, #14]
 80028d0:	b29a      	uxth	r2, r3
 80028d2:	2300      	movs	r3, #0
 80028d4:	9301      	str	r3, [sp, #4]
 80028d6:	2302      	movs	r3, #2
 80028d8:	9300      	str	r3, [sp, #0]
 80028da:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80028de:	2178      	movs	r1, #120	; 0x78
 80028e0:	4827      	ldr	r0, [pc, #156]	; (8002980 <FreqMenu_DrawPresetMenu+0x1394>)
 80028e2:	f00b fbd7 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80028e6:	7b7b      	ldrb	r3, [r7, #13]
 80028e8:	b29a      	uxth	r2, r3
 80028ea:	2300      	movs	r3, #0
 80028ec:	9301      	str	r3, [sp, #4]
 80028ee:	2302      	movs	r3, #2
 80028f0:	9300      	str	r3, [sp, #0]
 80028f2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80028f6:	2178      	movs	r1, #120	; 0x78
 80028f8:	4822      	ldr	r0, [pc, #136]	; (8002984 <FreqMenu_DrawPresetMenu+0x1398>)
 80028fa:	f00b fbcb 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80028fe:	7b3b      	ldrb	r3, [r7, #12]
 8002900:	b29a      	uxth	r2, r3
 8002902:	2300      	movs	r3, #0
 8002904:	9301      	str	r3, [sp, #4]
 8002906:	2302      	movs	r3, #2
 8002908:	9300      	str	r3, [sp, #0]
 800290a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800290e:	2178      	movs	r1, #120	; 0x78
 8002910:	481d      	ldr	r0, [pc, #116]	; (8002988 <FreqMenu_DrawPresetMenu+0x139c>)
 8002912:	f00b fbbf 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002916:	7afb      	ldrb	r3, [r7, #11]
 8002918:	b29a      	uxth	r2, r3
 800291a:	2300      	movs	r3, #0
 800291c:	9301      	str	r3, [sp, #4]
 800291e:	2302      	movs	r3, #2
 8002920:	9300      	str	r3, [sp, #0]
 8002922:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002926:	2178      	movs	r1, #120	; 0x78
 8002928:	4818      	ldr	r0, [pc, #96]	; (800298c <FreqMenu_DrawPresetMenu+0x13a0>)
 800292a:	f00b fbb3 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 800292e:	7abb      	ldrb	r3, [r7, #10]
 8002930:	b29a      	uxth	r2, r3
 8002932:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002936:	9301      	str	r3, [sp, #4]
 8002938:	2302      	movs	r3, #2
 800293a:	9300      	str	r3, [sp, #0]
 800293c:	2300      	movs	r3, #0
 800293e:	2178      	movs	r1, #120	; 0x78
 8002940:	4813      	ldr	r0, [pc, #76]	; (8002990 <FreqMenu_DrawPresetMenu+0x13a4>)
 8002942:	f00b fba7 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002946:	7a7b      	ldrb	r3, [r7, #9]
 8002948:	b29a      	uxth	r2, r3
 800294a:	2300      	movs	r3, #0
 800294c:	9301      	str	r3, [sp, #4]
 800294e:	2302      	movs	r3, #2
 8002950:	9300      	str	r3, [sp, #0]
 8002952:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002956:	2178      	movs	r1, #120	; 0x78
 8002958:	480e      	ldr	r0, [pc, #56]	; (8002994 <FreqMenu_DrawPresetMenu+0x13a8>)
 800295a:	f00b fb9b 	bl	800e094 <ILI9341_Draw_Text>
			break;
 800295e:	e0d1      	b.n	8002b04 <FreqMenu_DrawPresetMenu+0x1518>
 8002960:	08012eb8 	.word	0x08012eb8
 8002964:	08012ec0 	.word	0x08012ec0
 8002968:	08012ec8 	.word	0x08012ec8
 800296c:	08012ed0 	.word	0x08012ed0
 8002970:	08012ed8 	.word	0x08012ed8
 8002974:	08012ee0 	.word	0x08012ee0
 8002978:	08012ee8 	.word	0x08012ee8
 800297c:	08012ef0 	.word	0x08012ef0
 8002980:	08012ef8 	.word	0x08012ef8
 8002984:	08012f00 	.word	0x08012f00
 8002988:	08012f08 	.word	0x08012f08
 800298c:	08012f10 	.word	0x08012f10
 8002990:	08012f18 	.word	0x08012f18
 8002994:	08012f20 	.word	0x08012f20
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002998:	7bfb      	ldrb	r3, [r7, #15]
 800299a:	b29a      	uxth	r2, r3
 800299c:	2300      	movs	r3, #0
 800299e:	9301      	str	r3, [sp, #4]
 80029a0:	2302      	movs	r3, #2
 80029a2:	9300      	str	r3, [sp, #0]
 80029a4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80029a8:	2105      	movs	r1, #5
 80029aa:	4858      	ldr	r0, [pc, #352]	; (8002b0c <FreqMenu_DrawPresetMenu+0x1520>)
 80029ac:	f00b fb72 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80029b0:	7bbb      	ldrb	r3, [r7, #14]
 80029b2:	b29a      	uxth	r2, r3
 80029b4:	2300      	movs	r3, #0
 80029b6:	9301      	str	r3, [sp, #4]
 80029b8:	2302      	movs	r3, #2
 80029ba:	9300      	str	r3, [sp, #0]
 80029bc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80029c0:	2105      	movs	r1, #5
 80029c2:	4853      	ldr	r0, [pc, #332]	; (8002b10 <FreqMenu_DrawPresetMenu+0x1524>)
 80029c4:	f00b fb66 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80029c8:	7b7b      	ldrb	r3, [r7, #13]
 80029ca:	b29a      	uxth	r2, r3
 80029cc:	2300      	movs	r3, #0
 80029ce:	9301      	str	r3, [sp, #4]
 80029d0:	2302      	movs	r3, #2
 80029d2:	9300      	str	r3, [sp, #0]
 80029d4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80029d8:	2105      	movs	r1, #5
 80029da:	484e      	ldr	r0, [pc, #312]	; (8002b14 <FreqMenu_DrawPresetMenu+0x1528>)
 80029dc:	f00b fb5a 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80029e0:	7b3b      	ldrb	r3, [r7, #12]
 80029e2:	b29a      	uxth	r2, r3
 80029e4:	2300      	movs	r3, #0
 80029e6:	9301      	str	r3, [sp, #4]
 80029e8:	2302      	movs	r3, #2
 80029ea:	9300      	str	r3, [sp, #0]
 80029ec:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80029f0:	2105      	movs	r1, #5
 80029f2:	4849      	ldr	r0, [pc, #292]	; (8002b18 <FreqMenu_DrawPresetMenu+0x152c>)
 80029f4:	f00b fb4e 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80029f8:	7afb      	ldrb	r3, [r7, #11]
 80029fa:	b29a      	uxth	r2, r3
 80029fc:	2300      	movs	r3, #0
 80029fe:	9301      	str	r3, [sp, #4]
 8002a00:	2302      	movs	r3, #2
 8002a02:	9300      	str	r3, [sp, #0]
 8002a04:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002a08:	2105      	movs	r1, #5
 8002a0a:	4844      	ldr	r0, [pc, #272]	; (8002b1c <FreqMenu_DrawPresetMenu+0x1530>)
 8002a0c:	f00b fb42 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002a10:	7abb      	ldrb	r3, [r7, #10]
 8002a12:	b29a      	uxth	r2, r3
 8002a14:	2300      	movs	r3, #0
 8002a16:	9301      	str	r3, [sp, #4]
 8002a18:	2302      	movs	r3, #2
 8002a1a:	9300      	str	r3, [sp, #0]
 8002a1c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002a20:	2105      	movs	r1, #5
 8002a22:	483f      	ldr	r0, [pc, #252]	; (8002b20 <FreqMenu_DrawPresetMenu+0x1534>)
 8002a24:	f00b fb36 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002a28:	7a7b      	ldrb	r3, [r7, #9]
 8002a2a:	b29a      	uxth	r2, r3
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	9301      	str	r3, [sp, #4]
 8002a30:	2302      	movs	r3, #2
 8002a32:	9300      	str	r3, [sp, #0]
 8002a34:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002a38:	2105      	movs	r1, #5
 8002a3a:	483a      	ldr	r0, [pc, #232]	; (8002b24 <FreqMenu_DrawPresetMenu+0x1538>)
 8002a3c:	f00b fb2a 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002a40:	7bfb      	ldrb	r3, [r7, #15]
 8002a42:	b29a      	uxth	r2, r3
 8002a44:	2300      	movs	r3, #0
 8002a46:	9301      	str	r3, [sp, #4]
 8002a48:	2302      	movs	r3, #2
 8002a4a:	9300      	str	r3, [sp, #0]
 8002a4c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002a50:	2178      	movs	r1, #120	; 0x78
 8002a52:	4835      	ldr	r0, [pc, #212]	; (8002b28 <FreqMenu_DrawPresetMenu+0x153c>)
 8002a54:	f00b fb1e 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002a58:	7bbb      	ldrb	r3, [r7, #14]
 8002a5a:	b29a      	uxth	r2, r3
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	9301      	str	r3, [sp, #4]
 8002a60:	2302      	movs	r3, #2
 8002a62:	9300      	str	r3, [sp, #0]
 8002a64:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002a68:	2178      	movs	r1, #120	; 0x78
 8002a6a:	4830      	ldr	r0, [pc, #192]	; (8002b2c <FreqMenu_DrawPresetMenu+0x1540>)
 8002a6c:	f00b fb12 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002a70:	7b7b      	ldrb	r3, [r7, #13]
 8002a72:	b29a      	uxth	r2, r3
 8002a74:	2300      	movs	r3, #0
 8002a76:	9301      	str	r3, [sp, #4]
 8002a78:	2302      	movs	r3, #2
 8002a7a:	9300      	str	r3, [sp, #0]
 8002a7c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002a80:	2178      	movs	r1, #120	; 0x78
 8002a82:	482b      	ldr	r0, [pc, #172]	; (8002b30 <FreqMenu_DrawPresetMenu+0x1544>)
 8002a84:	f00b fb06 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002a88:	7b3b      	ldrb	r3, [r7, #12]
 8002a8a:	b29a      	uxth	r2, r3
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	9301      	str	r3, [sp, #4]
 8002a90:	2302      	movs	r3, #2
 8002a92:	9300      	str	r3, [sp, #0]
 8002a94:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002a98:	2178      	movs	r1, #120	; 0x78
 8002a9a:	4826      	ldr	r0, [pc, #152]	; (8002b34 <FreqMenu_DrawPresetMenu+0x1548>)
 8002a9c:	f00b fafa 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002aa0:	7afb      	ldrb	r3, [r7, #11]
 8002aa2:	b29a      	uxth	r2, r3
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	9301      	str	r3, [sp, #4]
 8002aa8:	2302      	movs	r3, #2
 8002aaa:	9300      	str	r3, [sp, #0]
 8002aac:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002ab0:	2178      	movs	r1, #120	; 0x78
 8002ab2:	4821      	ldr	r0, [pc, #132]	; (8002b38 <FreqMenu_DrawPresetMenu+0x154c>)
 8002ab4:	f00b faee 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002ab8:	7abb      	ldrb	r3, [r7, #10]
 8002aba:	b29a      	uxth	r2, r3
 8002abc:	2300      	movs	r3, #0
 8002abe:	9301      	str	r3, [sp, #4]
 8002ac0:	2302      	movs	r3, #2
 8002ac2:	9300      	str	r3, [sp, #0]
 8002ac4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002ac8:	2178      	movs	r1, #120	; 0x78
 8002aca:	481c      	ldr	r0, [pc, #112]	; (8002b3c <FreqMenu_DrawPresetMenu+0x1550>)
 8002acc:	f00b fae2 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002ad0:	7a7b      	ldrb	r3, [r7, #9]
 8002ad2:	b29a      	uxth	r2, r3
 8002ad4:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002ad8:	9301      	str	r3, [sp, #4]
 8002ada:	2302      	movs	r3, #2
 8002adc:	9300      	str	r3, [sp, #0]
 8002ade:	2300      	movs	r3, #0
 8002ae0:	2178      	movs	r1, #120	; 0x78
 8002ae2:	4817      	ldr	r0, [pc, #92]	; (8002b40 <FreqMenu_DrawPresetMenu+0x1554>)
 8002ae4:	f00b fad6 	bl	800e094 <ILI9341_Draw_Text>
			break;
 8002ae8:	bf00      	nop
 8002aea:	e00b      	b.n	8002b04 <FreqMenu_DrawPresetMenu+0x1518>
		ILI9341_Draw_Text("FreqMenus::FreqMenu_DrawFreqPresetMenu() Error", 		5, 180, ERR_FGCOLOUR, 1, ERR_BGCOLOUR);
 8002aec:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8002af0:	9301      	str	r3, [sp, #4]
 8002af2:	2301      	movs	r3, #1
 8002af4:	9300      	str	r3, [sp, #0]
 8002af6:	2300      	movs	r3, #0
 8002af8:	22b4      	movs	r2, #180	; 0xb4
 8002afa:	2105      	movs	r1, #5
 8002afc:	4811      	ldr	r0, [pc, #68]	; (8002b44 <FreqMenu_DrawPresetMenu+0x1558>)
 8002afe:	f00b fac9 	bl	800e094 <ILI9341_Draw_Text>
}
 8002b02:	e7ff      	b.n	8002b04 <FreqMenu_DrawPresetMenu+0x1518>
 8002b04:	bf00      	nop
 8002b06:	3710      	adds	r7, #16
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bd80      	pop	{r7, pc}
 8002b0c:	08012eb8 	.word	0x08012eb8
 8002b10:	08012ec0 	.word	0x08012ec0
 8002b14:	08012ec8 	.word	0x08012ec8
 8002b18:	08012ed0 	.word	0x08012ed0
 8002b1c:	08012ed8 	.word	0x08012ed8
 8002b20:	08012ee0 	.word	0x08012ee0
 8002b24:	08012ee8 	.word	0x08012ee8
 8002b28:	08012ef0 	.word	0x08012ef0
 8002b2c:	08012ef8 	.word	0x08012ef8
 8002b30:	08012f00 	.word	0x08012f00
 8002b34:	08012f08 	.word	0x08012f08
 8002b38:	08012f10 	.word	0x08012f10
 8002b3c:	08012f18 	.word	0x08012f18
 8002b40:	08012f20 	.word	0x08012f20
 8002b44:	08012f2c 	.word	0x08012f2c

08002b48 <FreqMenu_DrawAdjustMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawAdjustMenu()
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b082      	sub	sp, #8
 8002b4c:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->FREQ->ADJUST", 5, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8002b4e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b52:	9301      	str	r3, [sp, #4]
 8002b54:	2302      	movs	r3, #2
 8002b56:	9300      	str	r3, [sp, #0]
 8002b58:	2300      	movs	r3, #0
 8002b5a:	220a      	movs	r2, #10
 8002b5c:	2105      	movs	r1, #5
 8002b5e:	4804      	ldr	r0, [pc, #16]	; (8002b70 <FreqMenu_DrawAdjustMenu+0x28>)
 8002b60:	f00b fa98 	bl	800e094 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8002b64:	f7fe f9c8 	bl	8000ef8 <DM_DisplayFormattedOutput>
	//snprintf(freq, sizeof(freq), "%u", (uint8_t)FreqO_GetOutputFreq());
	if(DM_AddDigitPadding((uint16_t)FreqO_GetOutputFreq(), freq, sizeof(freq)) == 0)
		ILI9341_Draw_Text(freq, 250, 150, WHITE, 1, BLACK);
*/

}
 8002b68:	bf00      	nop
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	bd80      	pop	{r7, pc}
 8002b6e:	bf00      	nop
 8002b70:	08012f5c 	.word	0x08012f5c

08002b74 <FreqMenu_DrawSweepMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawSweepMenu()
{
 8002b74:	b5b0      	push	{r4, r5, r7, lr}
 8002b76:	b0a0      	sub	sp, #128	; 0x80
 8002b78:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->FREQ->SWEEP", 	5, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8002b7a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b7e:	9301      	str	r3, [sp, #4]
 8002b80:	2302      	movs	r3, #2
 8002b82:	9300      	str	r3, [sp, #0]
 8002b84:	2300      	movs	r3, #0
 8002b86:	220a      	movs	r2, #10
 8002b88:	2105      	movs	r1, #5
 8002b8a:	48a1      	ldr	r0, [pc, #644]	; (8002e10 <FreqMenu_DrawSweepMenu+0x29c>)
 8002b8c:	f00b fa82 	bl	800e094 <ILI9341_Draw_Text>


	// draw enabled status


	char enabled_text[20] = "";
 8002b90:	2300      	movs	r3, #0
 8002b92:	667b      	str	r3, [r7, #100]	; 0x64
 8002b94:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002b98:	2200      	movs	r2, #0
 8002b9a:	601a      	str	r2, [r3, #0]
 8002b9c:	605a      	str	r2, [r3, #4]
 8002b9e:	609a      	str	r2, [r3, #8]
 8002ba0:	60da      	str	r2, [r3, #12]
	if((SWEEP_TIMER->CR1 & TIM_CR1_CEN) == TIM_CR1_CEN)
 8002ba2:	4b9c      	ldr	r3, [pc, #624]	; (8002e14 <FreqMenu_DrawSweepMenu+0x2a0>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f003 0301 	and.w	r3, r3, #1
 8002baa:	2b01      	cmp	r3, #1
 8002bac:	d109      	bne.n	8002bc2 <FreqMenu_DrawSweepMenu+0x4e>
	{
		snprintf(enabled_text, sizeof(enabled_text), "STATUS:  RUNNING");
 8002bae:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002bb2:	4a99      	ldr	r2, [pc, #612]	; (8002e18 <FreqMenu_DrawSweepMenu+0x2a4>)
 8002bb4:	461c      	mov	r4, r3
 8002bb6:	4615      	mov	r5, r2
 8002bb8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002bba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002bbc:	682b      	ldr	r3, [r5, #0]
 8002bbe:	7023      	strb	r3, [r4, #0]
 8002bc0:	e008      	b.n	8002bd4 <FreqMenu_DrawSweepMenu+0x60>
	}
	else
	{
		snprintf(enabled_text, sizeof(enabled_text), "STATUS:  STOPPED");
 8002bc2:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002bc6:	4a95      	ldr	r2, [pc, #596]	; (8002e1c <FreqMenu_DrawSweepMenu+0x2a8>)
 8002bc8:	461c      	mov	r4, r3
 8002bca:	4615      	mov	r5, r2
 8002bcc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002bce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002bd0:	682b      	ldr	r3, [r5, #0]
 8002bd2:	7023      	strb	r3, [r4, #0]
	}

	ILI9341_Draw_Text(enabled_text, 5, 40, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002bd4:	f107 0064 	add.w	r0, r7, #100	; 0x64
 8002bd8:	2300      	movs	r3, #0
 8002bda:	9301      	str	r3, [sp, #4]
 8002bdc:	2302      	movs	r3, #2
 8002bde:	9300      	str	r3, [sp, #0]
 8002be0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002be4:	2228      	movs	r2, #40	; 0x28
 8002be6:	2105      	movs	r1, #5
 8002be8:	f00b fa54 	bl	800e094 <ILI9341_Draw_Text>

	// draw output freq status
	char out_hertz[25] = "";
 8002bec:	2300      	movs	r3, #0
 8002bee:	64bb      	str	r3, [r7, #72]	; 0x48
 8002bf0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	601a      	str	r2, [r3, #0]
 8002bf8:	605a      	str	r2, [r3, #4]
 8002bfa:	609a      	str	r2, [r3, #8]
 8002bfc:	60da      	str	r2, [r3, #12]
 8002bfe:	611a      	str	r2, [r3, #16]
 8002c00:	751a      	strb	r2, [r3, #20]
	snprintf(out_hertz, sizeof(out_hertz), "OUTPUT: %7.2f Hz", SM_GetOutputInHertz());
 8002c02:	f003 fa97 	bl	8006134 <SM_GetOutputInHertz>
 8002c06:	ee10 3a10 	vmov	r3, s0
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	f7fd fcc4 	bl	8000598 <__aeabi_f2d>
 8002c10:	4603      	mov	r3, r0
 8002c12:	460c      	mov	r4, r1
 8002c14:	f107 0048 	add.w	r0, r7, #72	; 0x48
 8002c18:	e9cd 3400 	strd	r3, r4, [sp]
 8002c1c:	4a80      	ldr	r2, [pc, #512]	; (8002e20 <FreqMenu_DrawSweepMenu+0x2ac>)
 8002c1e:	2119      	movs	r1, #25
 8002c20:	f00c fddc 	bl	800f7dc <sniprintf>
	ILI9341_Draw_Text(out_hertz, 5, 60, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002c24:	f107 0048 	add.w	r0, r7, #72	; 0x48
 8002c28:	2300      	movs	r3, #0
 8002c2a:	9301      	str	r3, [sp, #4]
 8002c2c:	2302      	movs	r3, #2
 8002c2e:	9300      	str	r3, [sp, #0]
 8002c30:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002c34:	223c      	movs	r2, #60	; 0x3c
 8002c36:	2105      	movs	r1, #5
 8002c38:	f00b fa2c 	bl	800e094 <ILI9341_Draw_Text>
		//snprintf(dir_text, sizeof(dir_text), "DIRECTION:  N/A");
	}
	else
	{
*/
		ILI9341_Draw_Text("SWEEP MODE:", 5, 100, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	9301      	str	r3, [sp, #4]
 8002c40:	2302      	movs	r3, #2
 8002c42:	9300      	str	r3, [sp, #0]
 8002c44:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002c48:	2264      	movs	r2, #100	; 0x64
 8002c4a:	2105      	movs	r1, #5
 8002c4c:	4875      	ldr	r0, [pc, #468]	; (8002e24 <FreqMenu_DrawSweepMenu+0x2b0>)
 8002c4e:	f00b fa21 	bl	800e094 <ILI9341_Draw_Text>

		// get direction
		if((SWEEP_TIMER->CR1 & TIM_CR1_DIR) == TIM_CR1_DIR)
 8002c52:	4b70      	ldr	r3, [pc, #448]	; (8002e14 <FreqMenu_DrawSweepMenu+0x2a0>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f003 0310 	and.w	r3, r3, #16
 8002c5a:	2b10      	cmp	r3, #16
 8002c5c:	d117      	bne.n	8002c8e <FreqMenu_DrawSweepMenu+0x11a>
		{
			ILI9341_Draw_Text("UP", 235, 100, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002c5e:	2300      	movs	r3, #0
 8002c60:	9301      	str	r3, [sp, #4]
 8002c62:	2302      	movs	r3, #2
 8002c64:	9300      	str	r3, [sp, #0]
 8002c66:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002c6a:	2264      	movs	r2, #100	; 0x64
 8002c6c:	21eb      	movs	r1, #235	; 0xeb
 8002c6e:	486e      	ldr	r0, [pc, #440]	; (8002e28 <FreqMenu_DrawSweepMenu+0x2b4>)
 8002c70:	f00b fa10 	bl	800e094 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("DOWN", 265, 100, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002c74:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002c78:	9301      	str	r3, [sp, #4]
 8002c7a:	2302      	movs	r3, #2
 8002c7c:	9300      	str	r3, [sp, #0]
 8002c7e:	2300      	movs	r3, #0
 8002c80:	2264      	movs	r2, #100	; 0x64
 8002c82:	f240 1109 	movw	r1, #265	; 0x109
 8002c86:	4869      	ldr	r0, [pc, #420]	; (8002e2c <FreqMenu_DrawSweepMenu+0x2b8>)
 8002c88:	f00b fa04 	bl	800e094 <ILI9341_Draw_Text>
 8002c8c:	e016      	b.n	8002cbc <FreqMenu_DrawSweepMenu+0x148>
		}
		else
		{
			ILI9341_Draw_Text("DOWN", 265, 100, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002c8e:	2300      	movs	r3, #0
 8002c90:	9301      	str	r3, [sp, #4]
 8002c92:	2302      	movs	r3, #2
 8002c94:	9300      	str	r3, [sp, #0]
 8002c96:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002c9a:	2264      	movs	r2, #100	; 0x64
 8002c9c:	f240 1109 	movw	r1, #265	; 0x109
 8002ca0:	4862      	ldr	r0, [pc, #392]	; (8002e2c <FreqMenu_DrawSweepMenu+0x2b8>)
 8002ca2:	f00b f9f7 	bl	800e094 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("UP", 235, 100, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002ca6:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002caa:	9301      	str	r3, [sp, #4]
 8002cac:	2302      	movs	r3, #2
 8002cae:	9300      	str	r3, [sp, #0]
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	2264      	movs	r2, #100	; 0x64
 8002cb4:	21eb      	movs	r1, #235	; 0xeb
 8002cb6:	485c      	ldr	r0, [pc, #368]	; (8002e28 <FreqMenu_DrawSweepMenu+0x2b4>)
 8002cb8:	f00b f9ec 	bl	800e094 <ILI9341_Draw_Text>




	// draw rate status
	if(theCurrentEncoderSweepFunction == ENCODER_SWEEP_SPEED_FUNCTION)
 8002cbc:	4b5c      	ldr	r3, [pc, #368]	; (8002e30 <FreqMenu_DrawSweepMenu+0x2bc>)
 8002cbe:	781b      	ldrb	r3, [r3, #0]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d10b      	bne.n	8002cdc <FreqMenu_DrawSweepMenu+0x168>
	{
		ILI9341_Draw_Text("SWEEP SPEED:", 5, 120, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002cc4:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002cc8:	9301      	str	r3, [sp, #4]
 8002cca:	2302      	movs	r3, #2
 8002ccc:	9300      	str	r3, [sp, #0]
 8002cce:	2300      	movs	r3, #0
 8002cd0:	2278      	movs	r2, #120	; 0x78
 8002cd2:	2105      	movs	r1, #5
 8002cd4:	4857      	ldr	r0, [pc, #348]	; (8002e34 <FreqMenu_DrawSweepMenu+0x2c0>)
 8002cd6:	f00b f9dd 	bl	800e094 <ILI9341_Draw_Text>
 8002cda:	e00a      	b.n	8002cf2 <FreqMenu_DrawSweepMenu+0x17e>
	}
	else
	{
		ILI9341_Draw_Text("SWEEP SPEED:", 5, 120, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002cdc:	2300      	movs	r3, #0
 8002cde:	9301      	str	r3, [sp, #4]
 8002ce0:	2302      	movs	r3, #2
 8002ce2:	9300      	str	r3, [sp, #0]
 8002ce4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002ce8:	2278      	movs	r2, #120	; 0x78
 8002cea:	2105      	movs	r1, #5
 8002cec:	4851      	ldr	r0, [pc, #324]	; (8002e34 <FreqMenu_DrawSweepMenu+0x2c0>)
 8002cee:	f00b f9d1 	bl	800e094 <ILI9341_Draw_Text>
	}
	char arr_text[25] = "";
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002cf6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	601a      	str	r2, [r3, #0]
 8002cfe:	605a      	str	r2, [r3, #4]
 8002d00:	609a      	str	r2, [r3, #8]
 8002d02:	60da      	str	r2, [r3, #12]
 8002d04:	611a      	str	r2, [r3, #16]
 8002d06:	751a      	strb	r2, [r3, #20]
	snprintf(arr_text, sizeof(arr_text), "%8.3f Hz", calculated_sweep_in_hertz);
 8002d08:	4b4b      	ldr	r3, [pc, #300]	; (8002e38 <FreqMenu_DrawSweepMenu+0x2c4>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	f7fd fc43 	bl	8000598 <__aeabi_f2d>
 8002d12:	4603      	mov	r3, r0
 8002d14:	460c      	mov	r4, r1
 8002d16:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 8002d1a:	e9cd 3400 	strd	r3, r4, [sp]
 8002d1e:	4a47      	ldr	r2, [pc, #284]	; (8002e3c <FreqMenu_DrawSweepMenu+0x2c8>)
 8002d20:	2119      	movs	r1, #25
 8002d22:	f00c fd5b 	bl	800f7dc <sniprintf>
	ILI9341_Draw_Text(arr_text, 182, 120, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002d26:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	9301      	str	r3, [sp, #4]
 8002d2e:	2302      	movs	r3, #2
 8002d30:	9300      	str	r3, [sp, #0]
 8002d32:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002d36:	2278      	movs	r2, #120	; 0x78
 8002d38:	21b6      	movs	r1, #182	; 0xb6
 8002d3a:	f00b f9ab 	bl	800e094 <ILI9341_Draw_Text>


	// draw upper sweep bounds
	if( (theCurrentEncoderSweepFunction == ENCODER_SWEEP_LIMIT_FUNCTION) && (active_sweep_mode == SWEEP_MODE_UP) )
 8002d3e:	4b3c      	ldr	r3, [pc, #240]	; (8002e30 <FreqMenu_DrawSweepMenu+0x2bc>)
 8002d40:	781b      	ldrb	r3, [r3, #0]
 8002d42:	2b01      	cmp	r3, #1
 8002d44:	d10f      	bne.n	8002d66 <FreqMenu_DrawSweepMenu+0x1f2>
 8002d46:	4b3e      	ldr	r3, [pc, #248]	; (8002e40 <FreqMenu_DrawSweepMenu+0x2cc>)
 8002d48:	781b      	ldrb	r3, [r3, #0]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d10b      	bne.n	8002d66 <FreqMenu_DrawSweepMenu+0x1f2>
	{
		ILI9341_Draw_Text("SWEEP UPPER:", 5, 140, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);	// highlighted
 8002d4e:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002d52:	9301      	str	r3, [sp, #4]
 8002d54:	2302      	movs	r3, #2
 8002d56:	9300      	str	r3, [sp, #0]
 8002d58:	2300      	movs	r3, #0
 8002d5a:	228c      	movs	r2, #140	; 0x8c
 8002d5c:	2105      	movs	r1, #5
 8002d5e:	4839      	ldr	r0, [pc, #228]	; (8002e44 <FreqMenu_DrawSweepMenu+0x2d0>)
 8002d60:	f00b f998 	bl	800e094 <ILI9341_Draw_Text>
 8002d64:	e00a      	b.n	8002d7c <FreqMenu_DrawSweepMenu+0x208>
		//ILI9341_Draw_Arrow(ARROW_UP, 280, 120, 10, BLACK);
	}
	else
	{
		ILI9341_Draw_Text("SWEEP UPPER:", 5, 140, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002d66:	2300      	movs	r3, #0
 8002d68:	9301      	str	r3, [sp, #4]
 8002d6a:	2302      	movs	r3, #2
 8002d6c:	9300      	str	r3, [sp, #0]
 8002d6e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002d72:	228c      	movs	r2, #140	; 0x8c
 8002d74:	2105      	movs	r1, #5
 8002d76:	4833      	ldr	r0, [pc, #204]	; (8002e44 <FreqMenu_DrawSweepMenu+0x2d0>)
 8002d78:	f00b f98c 	bl	800e094 <ILI9341_Draw_Text>
	}
	char sweep_lower_text[20] = "";
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	61bb      	str	r3, [r7, #24]
 8002d80:	f107 031c 	add.w	r3, r7, #28
 8002d84:	2200      	movs	r2, #0
 8002d86:	601a      	str	r2, [r3, #0]
 8002d88:	605a      	str	r2, [r3, #4]
 8002d8a:	609a      	str	r2, [r3, #8]
 8002d8c:	60da      	str	r2, [r3, #12]
	snprintf(sweep_lower_text, sizeof(sweep_lower_text), "%9.2f  Hz", SM_ConvertPeriodToHertz(sweep_lower_bounds_shortest_output_arr, OUTPUT_TIMER->PSC) /SM_FSAMP);
 8002d8e:	4b2e      	ldr	r3, [pc, #184]	; (8002e48 <FreqMenu_DrawSweepMenu+0x2d4>)
 8002d90:	edd3 7a00 	vldr	s15, [r3]
 8002d94:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002d98:	4b2c      	ldr	r3, [pc, #176]	; (8002e4c <FreqMenu_DrawSweepMenu+0x2d8>)
 8002d9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d9c:	b29b      	uxth	r3, r3
 8002d9e:	4619      	mov	r1, r3
 8002da0:	ee17 0a90 	vmov	r0, s15
 8002da4:	f003 fa0a 	bl	80061bc <SM_ConvertPeriodToHertz>
 8002da8:	eeb0 7a40 	vmov.f32	s14, s0
 8002dac:	eddf 7a28 	vldr	s15, [pc, #160]	; 8002e50 <FreqMenu_DrawSweepMenu+0x2dc>
 8002db0:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002db4:	ee16 0a90 	vmov	r0, s13
 8002db8:	f7fd fbee 	bl	8000598 <__aeabi_f2d>
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	460c      	mov	r4, r1
 8002dc0:	f107 0018 	add.w	r0, r7, #24
 8002dc4:	e9cd 3400 	strd	r3, r4, [sp]
 8002dc8:	4a22      	ldr	r2, [pc, #136]	; (8002e54 <FreqMenu_DrawSweepMenu+0x2e0>)
 8002dca:	2114      	movs	r1, #20
 8002dcc:	f00c fd06 	bl	800f7dc <sniprintf>
	ILI9341_Draw_Text(sweep_lower_text, 158, 140, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002dd0:	f107 0018 	add.w	r0, r7, #24
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	9301      	str	r3, [sp, #4]
 8002dd8:	2302      	movs	r3, #2
 8002dda:	9300      	str	r3, [sp, #0]
 8002ddc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002de0:	228c      	movs	r2, #140	; 0x8c
 8002de2:	219e      	movs	r1, #158	; 0x9e
 8002de4:	f00b f956 	bl	800e094 <ILI9341_Draw_Text>


	// draw lower sweep bounds
	if( (theCurrentEncoderSweepFunction == ENCODER_SWEEP_LIMIT_FUNCTION) && (active_sweep_mode == SWEEP_MODE_DOWN) )
 8002de8:	4b11      	ldr	r3, [pc, #68]	; (8002e30 <FreqMenu_DrawSweepMenu+0x2bc>)
 8002dea:	781b      	ldrb	r3, [r3, #0]
 8002dec:	2b01      	cmp	r3, #1
 8002dee:	d135      	bne.n	8002e5c <FreqMenu_DrawSweepMenu+0x2e8>
 8002df0:	4b13      	ldr	r3, [pc, #76]	; (8002e40 <FreqMenu_DrawSweepMenu+0x2cc>)
 8002df2:	781b      	ldrb	r3, [r3, #0]
 8002df4:	2b01      	cmp	r3, #1
 8002df6:	d131      	bne.n	8002e5c <FreqMenu_DrawSweepMenu+0x2e8>
	{
		ILI9341_Draw_Text("SWEEP LOWER:", 5, 160, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR); 	// highlighted
 8002df8:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002dfc:	9301      	str	r3, [sp, #4]
 8002dfe:	2302      	movs	r3, #2
 8002e00:	9300      	str	r3, [sp, #0]
 8002e02:	2300      	movs	r3, #0
 8002e04:	22a0      	movs	r2, #160	; 0xa0
 8002e06:	2105      	movs	r1, #5
 8002e08:	4813      	ldr	r0, [pc, #76]	; (8002e58 <FreqMenu_DrawSweepMenu+0x2e4>)
 8002e0a:	f00b f943 	bl	800e094 <ILI9341_Draw_Text>
 8002e0e:	e030      	b.n	8002e72 <FreqMenu_DrawSweepMenu+0x2fe>
 8002e10:	08012f70 	.word	0x08012f70
 8002e14:	40000c00 	.word	0x40000c00
 8002e18:	08012f84 	.word	0x08012f84
 8002e1c:	08012f98 	.word	0x08012f98
 8002e20:	08012fac 	.word	0x08012fac
 8002e24:	08012fc0 	.word	0x08012fc0
 8002e28:	08012fcc 	.word	0x08012fcc
 8002e2c:	08012fd0 	.word	0x08012fd0
 8002e30:	20001ece 	.word	0x20001ece
 8002e34:	08012fd8 	.word	0x08012fd8
 8002e38:	20001f1c 	.word	0x20001f1c
 8002e3c:	08012fe8 	.word	0x08012fe8
 8002e40:	20001ecd 	.word	0x20001ecd
 8002e44:	08012ff4 	.word	0x08012ff4
 8002e48:	20000000 	.word	0x20000000
 8002e4c:	40013400 	.word	0x40013400
 8002e50:	42f00000 	.word	0x42f00000
 8002e54:	08013004 	.word	0x08013004
 8002e58:	08013010 	.word	0x08013010
		//ILI9341_Draw_Arrow(ARROW_DOWN, 280, 130, 10, BLACK);
	}
	else
	{
		ILI9341_Draw_Text("SWEEP LOWER:", 5, 160, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	9301      	str	r3, [sp, #4]
 8002e60:	2302      	movs	r3, #2
 8002e62:	9300      	str	r3, [sp, #0]
 8002e64:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002e68:	22a0      	movs	r2, #160	; 0xa0
 8002e6a:	2105      	movs	r1, #5
 8002e6c:	484d      	ldr	r0, [pc, #308]	; (8002fa4 <FreqMenu_DrawSweepMenu+0x430>)
 8002e6e:	f00b f911 	bl	800e094 <ILI9341_Draw_Text>
	}
	char sweep_upper_text[20] = "";
 8002e72:	2300      	movs	r3, #0
 8002e74:	607b      	str	r3, [r7, #4]
 8002e76:	f107 0308 	add.w	r3, r7, #8
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	601a      	str	r2, [r3, #0]
 8002e7e:	605a      	str	r2, [r3, #4]
 8002e80:	609a      	str	r2, [r3, #8]
 8002e82:	60da      	str	r2, [r3, #12]
	snprintf(sweep_upper_text, sizeof(sweep_upper_text), "%8.2f  Hz", SM_ConvertPeriodToHertz(sweep_upper_bounds_longest_output_arr, OUTPUT_TIMER->PSC) /SM_FSAMP );
 8002e84:	4b48      	ldr	r3, [pc, #288]	; (8002fa8 <FreqMenu_DrawSweepMenu+0x434>)
 8002e86:	edd3 7a00 	vldr	s15, [r3]
 8002e8a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002e8e:	4b47      	ldr	r3, [pc, #284]	; (8002fac <FreqMenu_DrawSweepMenu+0x438>)
 8002e90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e92:	b29b      	uxth	r3, r3
 8002e94:	4619      	mov	r1, r3
 8002e96:	ee17 0a90 	vmov	r0, s15
 8002e9a:	f003 f98f 	bl	80061bc <SM_ConvertPeriodToHertz>
 8002e9e:	eeb0 7a40 	vmov.f32	s14, s0
 8002ea2:	eddf 7a43 	vldr	s15, [pc, #268]	; 8002fb0 <FreqMenu_DrawSweepMenu+0x43c>
 8002ea6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002eaa:	ee16 0a90 	vmov	r0, s13
 8002eae:	f7fd fb73 	bl	8000598 <__aeabi_f2d>
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	460c      	mov	r4, r1
 8002eb6:	1d38      	adds	r0, r7, #4
 8002eb8:	e9cd 3400 	strd	r3, r4, [sp]
 8002ebc:	4a3d      	ldr	r2, [pc, #244]	; (8002fb4 <FreqMenu_DrawSweepMenu+0x440>)
 8002ebe:	2114      	movs	r1, #20
 8002ec0:	f00c fc8c 	bl	800f7dc <sniprintf>
	ILI9341_Draw_Text(sweep_upper_text, 170, 160, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002ec4:	1d38      	adds	r0, r7, #4
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	9301      	str	r3, [sp, #4]
 8002eca:	2302      	movs	r3, #2
 8002ecc:	9300      	str	r3, [sp, #0]
 8002ece:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002ed2:	22a0      	movs	r2, #160	; 0xa0
 8002ed4:	21aa      	movs	r1, #170	; 0xaa
 8002ed6:	f00b f8dd 	bl	800e094 <ILI9341_Draw_Text>


	// draw bottom menu button text
	if((SWEEP_TIMER->CR1 & TIM_CR1_CEN) == TIM_CR1_CEN)
 8002eda:	4b37      	ldr	r3, [pc, #220]	; (8002fb8 <FreqMenu_DrawSweepMenu+0x444>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f003 0301 	and.w	r3, r3, #1
 8002ee2:	2b01      	cmp	r3, #1
 8002ee4:	d10b      	bne.n	8002efe <FreqMenu_DrawSweepMenu+0x38a>
		ILI9341_Draw_Text("PAUSE ", 6, 213, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8002ee6:	f240 23fd 	movw	r3, #765	; 0x2fd
 8002eea:	9301      	str	r3, [sp, #4]
 8002eec:	2302      	movs	r3, #2
 8002eee:	9300      	str	r3, [sp, #0]
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	22d5      	movs	r2, #213	; 0xd5
 8002ef4:	2106      	movs	r1, #6
 8002ef6:	4831      	ldr	r0, [pc, #196]	; (8002fbc <FreqMenu_DrawSweepMenu+0x448>)
 8002ef8:	f00b f8cc 	bl	800e094 <ILI9341_Draw_Text>
 8002efc:	e00a      	b.n	8002f14 <FreqMenu_DrawSweepMenu+0x3a0>
	else
		ILI9341_Draw_Text("RESUME", 5, 213, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8002efe:	f240 23fd 	movw	r3, #765	; 0x2fd
 8002f02:	9301      	str	r3, [sp, #4]
 8002f04:	2302      	movs	r3, #2
 8002f06:	9300      	str	r3, [sp, #0]
 8002f08:	2300      	movs	r3, #0
 8002f0a:	22d5      	movs	r2, #213	; 0xd5
 8002f0c:	2105      	movs	r1, #5
 8002f0e:	482c      	ldr	r0, [pc, #176]	; (8002fc0 <FreqMenu_DrawSweepMenu+0x44c>)
 8002f10:	f00b f8c0 	bl	800e094 <ILI9341_Draw_Text>

	ILI9341_Draw_Text("SET", 	105,	204, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8002f14:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8002f18:	9301      	str	r3, [sp, #4]
 8002f1a:	2302      	movs	r3, #2
 8002f1c:	9300      	str	r3, [sp, #0]
 8002f1e:	2300      	movs	r3, #0
 8002f20:	22cc      	movs	r2, #204	; 0xcc
 8002f22:	2169      	movs	r1, #105	; 0x69
 8002f24:	4827      	ldr	r0, [pc, #156]	; (8002fc4 <FreqMenu_DrawSweepMenu+0x450>)
 8002f26:	f00b f8b5 	bl	800e094 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("MODE",	98, 	222, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8002f2a:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8002f2e:	9301      	str	r3, [sp, #4]
 8002f30:	2302      	movs	r3, #2
 8002f32:	9300      	str	r3, [sp, #0]
 8002f34:	2300      	movs	r3, #0
 8002f36:	22de      	movs	r2, #222	; 0xde
 8002f38:	2162      	movs	r1, #98	; 0x62
 8002f3a:	4823      	ldr	r0, [pc, #140]	; (8002fc8 <FreqMenu_DrawSweepMenu+0x454>)
 8002f3c:	f00b f8aa 	bl	800e094 <ILI9341_Draw_Text>

	ILI9341_Draw_Text("SET", 	183,	204, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8002f40:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8002f44:	9301      	str	r3, [sp, #4]
 8002f46:	2302      	movs	r3, #2
 8002f48:	9300      	str	r3, [sp, #0]
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	22cc      	movs	r2, #204	; 0xcc
 8002f4e:	21b7      	movs	r1, #183	; 0xb7
 8002f50:	481c      	ldr	r0, [pc, #112]	; (8002fc4 <FreqMenu_DrawSweepMenu+0x450>)
 8002f52:	f00b f89f 	bl	800e094 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("SPEED",	173, 	222, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8002f56:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8002f5a:	9301      	str	r3, [sp, #4]
 8002f5c:	2302      	movs	r3, #2
 8002f5e:	9300      	str	r3, [sp, #0]
 8002f60:	2300      	movs	r3, #0
 8002f62:	22de      	movs	r2, #222	; 0xde
 8002f64:	21ad      	movs	r1, #173	; 0xad
 8002f66:	4819      	ldr	r0, [pc, #100]	; (8002fcc <FreqMenu_DrawSweepMenu+0x458>)
 8002f68:	f00b f894 	bl	800e094 <ILI9341_Draw_Text>

	ILI9341_Draw_Text("SET", 	263, 	204, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8002f6c:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8002f70:	9301      	str	r3, [sp, #4]
 8002f72:	2302      	movs	r3, #2
 8002f74:	9300      	str	r3, [sp, #0]
 8002f76:	2300      	movs	r3, #0
 8002f78:	22cc      	movs	r2, #204	; 0xcc
 8002f7a:	f240 1107 	movw	r1, #263	; 0x107
 8002f7e:	4811      	ldr	r0, [pc, #68]	; (8002fc4 <FreqMenu_DrawSweepMenu+0x450>)
 8002f80:	f00b f888 	bl	800e094 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("LIMIT", 	252, 	222, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8002f84:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8002f88:	9301      	str	r3, [sp, #4]
 8002f8a:	2302      	movs	r3, #2
 8002f8c:	9300      	str	r3, [sp, #0]
 8002f8e:	2300      	movs	r3, #0
 8002f90:	22de      	movs	r2, #222	; 0xde
 8002f92:	21fc      	movs	r1, #252	; 0xfc
 8002f94:	480e      	ldr	r0, [pc, #56]	; (8002fd0 <FreqMenu_DrawSweepMenu+0x45c>)
 8002f96:	f00b f87d 	bl	800e094 <ILI9341_Draw_Text>
}
 8002f9a:	bf00      	nop
 8002f9c:	3778      	adds	r7, #120	; 0x78
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	bdb0      	pop	{r4, r5, r7, pc}
 8002fa2:	bf00      	nop
 8002fa4:	08013010 	.word	0x08013010
 8002fa8:	20000004 	.word	0x20000004
 8002fac:	40013400 	.word	0x40013400
 8002fb0:	42f00000 	.word	0x42f00000
 8002fb4:	08013020 	.word	0x08013020
 8002fb8:	40000c00 	.word	0x40000c00
 8002fbc:	0801302c 	.word	0x0801302c
 8002fc0:	08013034 	.word	0x08013034
 8002fc4:	0801303c 	.word	0x0801303c
 8002fc8:	08013040 	.word	0x08013040
 8002fcc:	08013048 	.word	0x08013048
 8002fd0:	08013050 	.word	0x08013050

08002fd4 <FuncMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void FuncMenu_DrawMenu(eFuncMenu_Status pMenu)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b082      	sub	sp, #8
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	4603      	mov	r3, r0
 8002fdc:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 8002fde:	79fb      	ldrb	r3, [r7, #7]
 8002fe0:	2b02      	cmp	r3, #2
 8002fe2:	d007      	beq.n	8002ff4 <FuncMenu_DrawMenu+0x20>
 8002fe4:	2b03      	cmp	r3, #3
 8002fe6:	d009      	beq.n	8002ffc <FuncMenu_DrawMenu+0x28>
 8002fe8:	2b01      	cmp	r3, #1
 8002fea:	d000      	beq.n	8002fee <FuncMenu_DrawMenu+0x1a>
		case ENABLE_FUNC_SYNC_MENU:
			FuncMenu_DrawOutputMenu(SYNC_CHANNEL);
			break;

		default:
			break;
 8002fec:	e00a      	b.n	8003004 <FuncMenu_DrawMenu+0x30>
			FuncMenu_DrawMainMenu();
 8002fee:	f000 f80d 	bl	800300c <FuncMenu_DrawMainMenu>
			break;
 8002ff2:	e007      	b.n	8003004 <FuncMenu_DrawMenu+0x30>
			FuncMenu_DrawOutputMenu(SIGNAL_CHANNEL);
 8002ff4:	2000      	movs	r0, #0
 8002ff6:	f000 f851 	bl	800309c <FuncMenu_DrawOutputMenu>
			break;
 8002ffa:	e003      	b.n	8003004 <FuncMenu_DrawMenu+0x30>
			FuncMenu_DrawOutputMenu(SYNC_CHANNEL);
 8002ffc:	2001      	movs	r0, #1
 8002ffe:	f000 f84d 	bl	800309c <FuncMenu_DrawOutputMenu>
			break;
 8003002:	bf00      	nop

	}
}
 8003004:	bf00      	nop
 8003006:	3708      	adds	r7, #8
 8003008:	46bd      	mov	sp, r7
 800300a:	bd80      	pop	{r7, pc}

0800300c <FuncMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void FuncMenu_DrawMainMenu()
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b082      	sub	sp, #8
 8003010:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->FUNC", 	10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8003012:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003016:	9301      	str	r3, [sp, #4]
 8003018:	2302      	movs	r3, #2
 800301a:	9300      	str	r3, [sp, #0]
 800301c:	2300      	movs	r3, #0
 800301e:	220a      	movs	r2, #10
 8003020:	210a      	movs	r1, #10
 8003022:	481a      	ldr	r0, [pc, #104]	; (800308c <FuncMenu_DrawMainMenu+0x80>)
 8003024:	f00b f836 	bl	800e094 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8003028:	f7fd ff66 	bl	8000ef8 <DM_DisplayFormattedOutput>

 	// coloured menu btn labels
	ILI9341_Draw_Text("SIGNAL", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 800302c:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003030:	9301      	str	r3, [sp, #4]
 8003032:	2302      	movs	r3, #2
 8003034:	9300      	str	r3, [sp, #0]
 8003036:	2300      	movs	r3, #0
 8003038:	22d2      	movs	r2, #210	; 0xd2
 800303a:	2105      	movs	r1, #5
 800303c:	4814      	ldr	r0, [pc, #80]	; (8003090 <FuncMenu_DrawMainMenu+0x84>)
 800303e:	f00b f829 	bl	800e094 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("SYNC", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003042:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003046:	9301      	str	r3, [sp, #4]
 8003048:	2302      	movs	r3, #2
 800304a:	9300      	str	r3, [sp, #0]
 800304c:	2300      	movs	r3, #0
 800304e:	22d2      	movs	r2, #210	; 0xd2
 8003050:	2161      	movs	r1, #97	; 0x61
 8003052:	4810      	ldr	r0, [pc, #64]	; (8003094 <FuncMenu_DrawMainMenu+0x88>)
 8003054:	f00b f81e 	bl	800e094 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003058:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 800305c:	9301      	str	r3, [sp, #4]
 800305e:	2302      	movs	r3, #2
 8003060:	9300      	str	r3, [sp, #0]
 8003062:	2300      	movs	r3, #0
 8003064:	22d2      	movs	r2, #210	; 0xd2
 8003066:	21af      	movs	r1, #175	; 0xaf
 8003068:	480b      	ldr	r0, [pc, #44]	; (8003098 <FuncMenu_DrawMainMenu+0x8c>)
 800306a:	f00b f813 	bl	800e094 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 800306e:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8003072:	9301      	str	r3, [sp, #4]
 8003074:	2302      	movs	r3, #2
 8003076:	9300      	str	r3, [sp, #0]
 8003078:	2300      	movs	r3, #0
 800307a:	22d2      	movs	r2, #210	; 0xd2
 800307c:	f44f 7182 	mov.w	r1, #260	; 0x104
 8003080:	4805      	ldr	r0, [pc, #20]	; (8003098 <FuncMenu_DrawMainMenu+0x8c>)
 8003082:	f00b f807 	bl	800e094 <ILI9341_Draw_Text>
}
 8003086:	bf00      	nop
 8003088:	46bd      	mov	sp, r7
 800308a:	bd80      	pop	{r7, pc}
 800308c:	08013058 	.word	0x08013058
 8003090:	08013064 	.word	0x08013064
 8003094:	0801306c 	.word	0x0801306c
 8003098:	08013074 	.word	0x08013074

0800309c <FuncMenu_DrawOutputMenu>:
 *	@param None
 *	@retval None
 *
 */
void FuncMenu_DrawOutputMenu(eOutputChannel_t pOutChan)
{
 800309c:	b590      	push	{r4, r7, lr}
 800309e:	b089      	sub	sp, #36	; 0x24
 80030a0:	af02      	add	r7, sp, #8
 80030a2:	4603      	mov	r3, r0
 80030a4:	71fb      	strb	r3, [r7, #7]
	if(pOutChan)
 80030a6:	79fb      	ldrb	r3, [r7, #7]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d00b      	beq.n	80030c4 <FuncMenu_DrawOutputMenu+0x28>
		ILI9341_Draw_Text("OUT->FUNC->SYNC", 	10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 80030ac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80030b0:	9301      	str	r3, [sp, #4]
 80030b2:	2302      	movs	r3, #2
 80030b4:	9300      	str	r3, [sp, #0]
 80030b6:	2300      	movs	r3, #0
 80030b8:	220a      	movs	r2, #10
 80030ba:	210a      	movs	r1, #10
 80030bc:	4893      	ldr	r0, [pc, #588]	; (800330c <FuncMenu_DrawOutputMenu+0x270>)
 80030be:	f00a ffe9 	bl	800e094 <ILI9341_Draw_Text>
 80030c2:	e00a      	b.n	80030da <FuncMenu_DrawOutputMenu+0x3e>
	else
		ILI9341_Draw_Text("OUT->FUNC->SIG", 	10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 80030c4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80030c8:	9301      	str	r3, [sp, #4]
 80030ca:	2302      	movs	r3, #2
 80030cc:	9300      	str	r3, [sp, #0]
 80030ce:	2300      	movs	r3, #0
 80030d0:	220a      	movs	r2, #10
 80030d2:	210a      	movs	r1, #10
 80030d4:	488e      	ldr	r0, [pc, #568]	; (8003310 <FuncMenu_DrawOutputMenu+0x274>)
 80030d6:	f00a ffdd 	bl	800e094 <ILI9341_Draw_Text>

	//FunctionProfile_t *func_profileTmp = FuncO_GetSignalFPresetObject();
	FunctionProfile_t *func_profileTmp = SM_GetOutputChannel(pOutChan)->func_profile;
 80030da:	79fb      	ldrb	r3, [r7, #7]
 80030dc:	4618      	mov	r0, r3
 80030de:	f002 fe6d 	bl	8005dbc <SM_GetOutputChannel>
 80030e2:	4603      	mov	r3, r0
 80030e4:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 80030e8:	617b      	str	r3, [r7, #20]
	if(func_profileTmp)
 80030ea:	697b      	ldr	r3, [r7, #20]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	f000 83fe 	beq.w	80038ee <FuncMenu_DrawOutputMenu+0x852>
	{
		switch(func_profileTmp->func)
 80030f2:	697b      	ldr	r3, [r7, #20]
 80030f4:	781b      	ldrb	r3, [r3, #0]
 80030f6:	2b06      	cmp	r3, #6
 80030f8:	f200 83f9 	bhi.w	80038ee <FuncMenu_DrawOutputMenu+0x852>
 80030fc:	a201      	add	r2, pc, #4	; (adr r2, 8003104 <FuncMenu_DrawOutputMenu+0x68>)
 80030fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003102:	bf00      	nop
 8003104:	08003121 	.word	0x08003121
 8003108:	08003217 	.word	0x08003217
 800310c:	08003335 	.word	0x08003335
 8003110:	0800342b 	.word	0x0800342b
 8003114:	08003521 	.word	0x08003521
 8003118:	08003651 	.word	0x08003651
 800311c:	0800375d 	.word	0x0800375d
		{
			case SINE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8003120:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8003124:	9301      	str	r3, [sp, #4]
 8003126:	2302      	movs	r3, #2
 8003128:	9300      	str	r3, [sp, #0]
 800312a:	2300      	movs	r3, #0
 800312c:	2232      	movs	r2, #50	; 0x32
 800312e:	210a      	movs	r1, #10
 8003130:	4878      	ldr	r0, [pc, #480]	; (8003314 <FuncMenu_DrawOutputMenu+0x278>)
 8003132:	f00a ffaf 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003136:	2300      	movs	r3, #0
 8003138:	9301      	str	r3, [sp, #4]
 800313a:	2302      	movs	r3, #2
 800313c:	9300      	str	r3, [sp, #0]
 800313e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003142:	2246      	movs	r2, #70	; 0x46
 8003144:	210a      	movs	r1, #10
 8003146:	4874      	ldr	r0, [pc, #464]	; (8003318 <FuncMenu_DrawOutputMenu+0x27c>)
 8003148:	f00a ffa4 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800314c:	2300      	movs	r3, #0
 800314e:	9301      	str	r3, [sp, #4]
 8003150:	2302      	movs	r3, #2
 8003152:	9300      	str	r3, [sp, #0]
 8003154:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003158:	225a      	movs	r2, #90	; 0x5a
 800315a:	210a      	movs	r1, #10
 800315c:	486f      	ldr	r0, [pc, #444]	; (800331c <FuncMenu_DrawOutputMenu+0x280>)
 800315e:	f00a ff99 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003162:	2300      	movs	r3, #0
 8003164:	9301      	str	r3, [sp, #4]
 8003166:	2302      	movs	r3, #2
 8003168:	9300      	str	r3, [sp, #0]
 800316a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800316e:	226e      	movs	r2, #110	; 0x6e
 8003170:	210a      	movs	r1, #10
 8003172:	486b      	ldr	r0, [pc, #428]	; (8003320 <FuncMenu_DrawOutputMenu+0x284>)
 8003174:	f00a ff8e 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003178:	2300      	movs	r3, #0
 800317a:	9301      	str	r3, [sp, #4]
 800317c:	2302      	movs	r3, #2
 800317e:	9300      	str	r3, [sp, #0]
 8003180:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003184:	2282      	movs	r2, #130	; 0x82
 8003186:	210a      	movs	r1, #10
 8003188:	4866      	ldr	r0, [pc, #408]	; (8003324 <FuncMenu_DrawOutputMenu+0x288>)
 800318a:	f00a ff83 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800318e:	2300      	movs	r3, #0
 8003190:	9301      	str	r3, [sp, #4]
 8003192:	2302      	movs	r3, #2
 8003194:	9300      	str	r3, [sp, #0]
 8003196:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800319a:	2296      	movs	r2, #150	; 0x96
 800319c:	210a      	movs	r1, #10
 800319e:	4862      	ldr	r0, [pc, #392]	; (8003328 <FuncMenu_DrawOutputMenu+0x28c>)
 80031a0:	f00a ff78 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- PWM", 		10, 170, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80031a4:	2300      	movs	r3, #0
 80031a6:	9301      	str	r3, [sp, #4]
 80031a8:	2302      	movs	r3, #2
 80031aa:	9300      	str	r3, [sp, #0]
 80031ac:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80031b0:	22aa      	movs	r2, #170	; 0xaa
 80031b2:	210a      	movs	r1, #10
 80031b4:	485d      	ldr	r0, [pc, #372]	; (800332c <FuncMenu_DrawOutputMenu+0x290>)
 80031b6:	f00a ff6d 	bl	800e094 <ILI9341_Draw_Text>
			 	// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 80031ba:	f240 23fd 	movw	r3, #765	; 0x2fd
 80031be:	9301      	str	r3, [sp, #4]
 80031c0:	2302      	movs	r3, #2
 80031c2:	9300      	str	r3, [sp, #0]
 80031c4:	2300      	movs	r3, #0
 80031c6:	22d2      	movs	r2, #210	; 0xd2
 80031c8:	2105      	movs	r1, #5
 80031ca:	4859      	ldr	r0, [pc, #356]	; (8003330 <FuncMenu_DrawOutputMenu+0x294>)
 80031cc:	f00a ff62 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 80031d0:	f241 43a2 	movw	r3, #5282	; 0x14a2
 80031d4:	9301      	str	r3, [sp, #4]
 80031d6:	2302      	movs	r3, #2
 80031d8:	9300      	str	r3, [sp, #0]
 80031da:	2300      	movs	r3, #0
 80031dc:	22d2      	movs	r2, #210	; 0xd2
 80031de:	2161      	movs	r1, #97	; 0x61
 80031e0:	4853      	ldr	r0, [pc, #332]	; (8003330 <FuncMenu_DrawOutputMenu+0x294>)
 80031e2:	f00a ff57 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 80031e6:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80031ea:	9301      	str	r3, [sp, #4]
 80031ec:	2302      	movs	r3, #2
 80031ee:	9300      	str	r3, [sp, #0]
 80031f0:	2300      	movs	r3, #0
 80031f2:	22d2      	movs	r2, #210	; 0xd2
 80031f4:	21af      	movs	r1, #175	; 0xaf
 80031f6:	484e      	ldr	r0, [pc, #312]	; (8003330 <FuncMenu_DrawOutputMenu+0x294>)
 80031f8:	f00a ff4c 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 80031fc:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8003200:	9301      	str	r3, [sp, #4]
 8003202:	2302      	movs	r3, #2
 8003204:	9300      	str	r3, [sp, #0]
 8003206:	2300      	movs	r3, #0
 8003208:	22d2      	movs	r2, #210	; 0xd2
 800320a:	f44f 7182 	mov.w	r1, #260	; 0x104
 800320e:	4848      	ldr	r0, [pc, #288]	; (8003330 <FuncMenu_DrawOutputMenu+0x294>)
 8003210:	f00a ff40 	bl	800e094 <ILI9341_Draw_Text>
				break;
 8003214:	e36b      	b.n	80038ee <FuncMenu_DrawOutputMenu+0x852>
			case SQUARE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003216:	2300      	movs	r3, #0
 8003218:	9301      	str	r3, [sp, #4]
 800321a:	2302      	movs	r3, #2
 800321c:	9300      	str	r3, [sp, #0]
 800321e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003222:	2232      	movs	r2, #50	; 0x32
 8003224:	210a      	movs	r1, #10
 8003226:	483b      	ldr	r0, [pc, #236]	; (8003314 <FuncMenu_DrawOutputMenu+0x278>)
 8003228:	f00a ff34 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 800322c:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8003230:	9301      	str	r3, [sp, #4]
 8003232:	2302      	movs	r3, #2
 8003234:	9300      	str	r3, [sp, #0]
 8003236:	2300      	movs	r3, #0
 8003238:	2246      	movs	r2, #70	; 0x46
 800323a:	210a      	movs	r1, #10
 800323c:	4836      	ldr	r0, [pc, #216]	; (8003318 <FuncMenu_DrawOutputMenu+0x27c>)
 800323e:	f00a ff29 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003242:	2300      	movs	r3, #0
 8003244:	9301      	str	r3, [sp, #4]
 8003246:	2302      	movs	r3, #2
 8003248:	9300      	str	r3, [sp, #0]
 800324a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800324e:	225a      	movs	r2, #90	; 0x5a
 8003250:	210a      	movs	r1, #10
 8003252:	4832      	ldr	r0, [pc, #200]	; (800331c <FuncMenu_DrawOutputMenu+0x280>)
 8003254:	f00a ff1e 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003258:	2300      	movs	r3, #0
 800325a:	9301      	str	r3, [sp, #4]
 800325c:	2302      	movs	r3, #2
 800325e:	9300      	str	r3, [sp, #0]
 8003260:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003264:	226e      	movs	r2, #110	; 0x6e
 8003266:	210a      	movs	r1, #10
 8003268:	482d      	ldr	r0, [pc, #180]	; (8003320 <FuncMenu_DrawOutputMenu+0x284>)
 800326a:	f00a ff13 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800326e:	2300      	movs	r3, #0
 8003270:	9301      	str	r3, [sp, #4]
 8003272:	2302      	movs	r3, #2
 8003274:	9300      	str	r3, [sp, #0]
 8003276:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800327a:	2282      	movs	r2, #130	; 0x82
 800327c:	210a      	movs	r1, #10
 800327e:	4829      	ldr	r0, [pc, #164]	; (8003324 <FuncMenu_DrawOutputMenu+0x288>)
 8003280:	f00a ff08 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003284:	2300      	movs	r3, #0
 8003286:	9301      	str	r3, [sp, #4]
 8003288:	2302      	movs	r3, #2
 800328a:	9300      	str	r3, [sp, #0]
 800328c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003290:	2296      	movs	r2, #150	; 0x96
 8003292:	210a      	movs	r1, #10
 8003294:	4824      	ldr	r0, [pc, #144]	; (8003328 <FuncMenu_DrawOutputMenu+0x28c>)
 8003296:	f00a fefd 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- PWM", 		10, 170, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800329a:	2300      	movs	r3, #0
 800329c:	9301      	str	r3, [sp, #4]
 800329e:	2302      	movs	r3, #2
 80032a0:	9300      	str	r3, [sp, #0]
 80032a2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80032a6:	22aa      	movs	r2, #170	; 0xaa
 80032a8:	210a      	movs	r1, #10
 80032aa:	4820      	ldr	r0, [pc, #128]	; (800332c <FuncMenu_DrawOutputMenu+0x290>)
 80032ac:	f00a fef2 	bl	800e094 <ILI9341_Draw_Text>
			 	// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 80032b0:	f240 23fd 	movw	r3, #765	; 0x2fd
 80032b4:	9301      	str	r3, [sp, #4]
 80032b6:	2302      	movs	r3, #2
 80032b8:	9300      	str	r3, [sp, #0]
 80032ba:	2300      	movs	r3, #0
 80032bc:	22d2      	movs	r2, #210	; 0xd2
 80032be:	2105      	movs	r1, #5
 80032c0:	481b      	ldr	r0, [pc, #108]	; (8003330 <FuncMenu_DrawOutputMenu+0x294>)
 80032c2:	f00a fee7 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 80032c6:	f241 43a2 	movw	r3, #5282	; 0x14a2
 80032ca:	9301      	str	r3, [sp, #4]
 80032cc:	2302      	movs	r3, #2
 80032ce:	9300      	str	r3, [sp, #0]
 80032d0:	2300      	movs	r3, #0
 80032d2:	22d2      	movs	r2, #210	; 0xd2
 80032d4:	2161      	movs	r1, #97	; 0x61
 80032d6:	4816      	ldr	r0, [pc, #88]	; (8003330 <FuncMenu_DrawOutputMenu+0x294>)
 80032d8:	f00a fedc 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 80032dc:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80032e0:	9301      	str	r3, [sp, #4]
 80032e2:	2302      	movs	r3, #2
 80032e4:	9300      	str	r3, [sp, #0]
 80032e6:	2300      	movs	r3, #0
 80032e8:	22d2      	movs	r2, #210	; 0xd2
 80032ea:	21af      	movs	r1, #175	; 0xaf
 80032ec:	4810      	ldr	r0, [pc, #64]	; (8003330 <FuncMenu_DrawOutputMenu+0x294>)
 80032ee:	f00a fed1 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 80032f2:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80032f6:	9301      	str	r3, [sp, #4]
 80032f8:	2302      	movs	r3, #2
 80032fa:	9300      	str	r3, [sp, #0]
 80032fc:	2300      	movs	r3, #0
 80032fe:	22d2      	movs	r2, #210	; 0xd2
 8003300:	f44f 7182 	mov.w	r1, #260	; 0x104
 8003304:	480a      	ldr	r0, [pc, #40]	; (8003330 <FuncMenu_DrawOutputMenu+0x294>)
 8003306:	f00a fec5 	bl	800e094 <ILI9341_Draw_Text>
				break;
 800330a:	e2f0      	b.n	80038ee <FuncMenu_DrawOutputMenu+0x852>
 800330c:	0801307c 	.word	0x0801307c
 8003310:	0801308c 	.word	0x0801308c
 8003314:	0801309c 	.word	0x0801309c
 8003318:	080130a4 	.word	0x080130a4
 800331c:	080130b0 	.word	0x080130b0
 8003320:	080130b8 	.word	0x080130b8
 8003324:	080130c4 	.word	0x080130c4
 8003328:	080130d0 	.word	0x080130d0
 800332c:	080130d8 	.word	0x080130d8
 8003330:	08013074 	.word	0x08013074
			case SAW_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003334:	2300      	movs	r3, #0
 8003336:	9301      	str	r3, [sp, #4]
 8003338:	2302      	movs	r3, #2
 800333a:	9300      	str	r3, [sp, #0]
 800333c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003340:	2232      	movs	r2, #50	; 0x32
 8003342:	210a      	movs	r1, #10
 8003344:	48b9      	ldr	r0, [pc, #740]	; (800362c <FuncMenu_DrawOutputMenu+0x590>)
 8003346:	f00a fea5 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800334a:	2300      	movs	r3, #0
 800334c:	9301      	str	r3, [sp, #4]
 800334e:	2302      	movs	r3, #2
 8003350:	9300      	str	r3, [sp, #0]
 8003352:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003356:	2246      	movs	r2, #70	; 0x46
 8003358:	210a      	movs	r1, #10
 800335a:	48b5      	ldr	r0, [pc, #724]	; (8003630 <FuncMenu_DrawOutputMenu+0x594>)
 800335c:	f00a fe9a 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8003360:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8003364:	9301      	str	r3, [sp, #4]
 8003366:	2302      	movs	r3, #2
 8003368:	9300      	str	r3, [sp, #0]
 800336a:	2300      	movs	r3, #0
 800336c:	225a      	movs	r2, #90	; 0x5a
 800336e:	210a      	movs	r1, #10
 8003370:	48b0      	ldr	r0, [pc, #704]	; (8003634 <FuncMenu_DrawOutputMenu+0x598>)
 8003372:	f00a fe8f 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003376:	2300      	movs	r3, #0
 8003378:	9301      	str	r3, [sp, #4]
 800337a:	2302      	movs	r3, #2
 800337c:	9300      	str	r3, [sp, #0]
 800337e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003382:	226e      	movs	r2, #110	; 0x6e
 8003384:	210a      	movs	r1, #10
 8003386:	48ac      	ldr	r0, [pc, #688]	; (8003638 <FuncMenu_DrawOutputMenu+0x59c>)
 8003388:	f00a fe84 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800338c:	2300      	movs	r3, #0
 800338e:	9301      	str	r3, [sp, #4]
 8003390:	2302      	movs	r3, #2
 8003392:	9300      	str	r3, [sp, #0]
 8003394:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003398:	2282      	movs	r2, #130	; 0x82
 800339a:	210a      	movs	r1, #10
 800339c:	48a7      	ldr	r0, [pc, #668]	; (800363c <FuncMenu_DrawOutputMenu+0x5a0>)
 800339e:	f00a fe79 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80033a2:	2300      	movs	r3, #0
 80033a4:	9301      	str	r3, [sp, #4]
 80033a6:	2302      	movs	r3, #2
 80033a8:	9300      	str	r3, [sp, #0]
 80033aa:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80033ae:	2296      	movs	r2, #150	; 0x96
 80033b0:	210a      	movs	r1, #10
 80033b2:	48a3      	ldr	r0, [pc, #652]	; (8003640 <FuncMenu_DrawOutputMenu+0x5a4>)
 80033b4:	f00a fe6e 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- PWM", 		10, 170, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80033b8:	2300      	movs	r3, #0
 80033ba:	9301      	str	r3, [sp, #4]
 80033bc:	2302      	movs	r3, #2
 80033be:	9300      	str	r3, [sp, #0]
 80033c0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80033c4:	22aa      	movs	r2, #170	; 0xaa
 80033c6:	210a      	movs	r1, #10
 80033c8:	489e      	ldr	r0, [pc, #632]	; (8003644 <FuncMenu_DrawOutputMenu+0x5a8>)
 80033ca:	f00a fe63 	bl	800e094 <ILI9341_Draw_Text>
			 	// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 80033ce:	f240 23fd 	movw	r3, #765	; 0x2fd
 80033d2:	9301      	str	r3, [sp, #4]
 80033d4:	2302      	movs	r3, #2
 80033d6:	9300      	str	r3, [sp, #0]
 80033d8:	2300      	movs	r3, #0
 80033da:	22d2      	movs	r2, #210	; 0xd2
 80033dc:	2105      	movs	r1, #5
 80033de:	489a      	ldr	r0, [pc, #616]	; (8003648 <FuncMenu_DrawOutputMenu+0x5ac>)
 80033e0:	f00a fe58 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 80033e4:	f241 43a2 	movw	r3, #5282	; 0x14a2
 80033e8:	9301      	str	r3, [sp, #4]
 80033ea:	2302      	movs	r3, #2
 80033ec:	9300      	str	r3, [sp, #0]
 80033ee:	2300      	movs	r3, #0
 80033f0:	22d2      	movs	r2, #210	; 0xd2
 80033f2:	2161      	movs	r1, #97	; 0x61
 80033f4:	4894      	ldr	r0, [pc, #592]	; (8003648 <FuncMenu_DrawOutputMenu+0x5ac>)
 80033f6:	f00a fe4d 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 80033fa:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80033fe:	9301      	str	r3, [sp, #4]
 8003400:	2302      	movs	r3, #2
 8003402:	9300      	str	r3, [sp, #0]
 8003404:	2300      	movs	r3, #0
 8003406:	22d2      	movs	r2, #210	; 0xd2
 8003408:	21af      	movs	r1, #175	; 0xaf
 800340a:	488f      	ldr	r0, [pc, #572]	; (8003648 <FuncMenu_DrawOutputMenu+0x5ac>)
 800340c:	f00a fe42 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8003410:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8003414:	9301      	str	r3, [sp, #4]
 8003416:	2302      	movs	r3, #2
 8003418:	9300      	str	r3, [sp, #0]
 800341a:	2300      	movs	r3, #0
 800341c:	22d2      	movs	r2, #210	; 0xd2
 800341e:	f44f 7182 	mov.w	r1, #260	; 0x104
 8003422:	4889      	ldr	r0, [pc, #548]	; (8003648 <FuncMenu_DrawOutputMenu+0x5ac>)
 8003424:	f00a fe36 	bl	800e094 <ILI9341_Draw_Text>
				break;
 8003428:	e261      	b.n	80038ee <FuncMenu_DrawOutputMenu+0x852>
			case REV_SAW_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800342a:	2300      	movs	r3, #0
 800342c:	9301      	str	r3, [sp, #4]
 800342e:	2302      	movs	r3, #2
 8003430:	9300      	str	r3, [sp, #0]
 8003432:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003436:	2232      	movs	r2, #50	; 0x32
 8003438:	210a      	movs	r1, #10
 800343a:	487c      	ldr	r0, [pc, #496]	; (800362c <FuncMenu_DrawOutputMenu+0x590>)
 800343c:	f00a fe2a 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003440:	2300      	movs	r3, #0
 8003442:	9301      	str	r3, [sp, #4]
 8003444:	2302      	movs	r3, #2
 8003446:	9300      	str	r3, [sp, #0]
 8003448:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800344c:	2246      	movs	r2, #70	; 0x46
 800344e:	210a      	movs	r1, #10
 8003450:	4877      	ldr	r0, [pc, #476]	; (8003630 <FuncMenu_DrawOutputMenu+0x594>)
 8003452:	f00a fe1f 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003456:	2300      	movs	r3, #0
 8003458:	9301      	str	r3, [sp, #4]
 800345a:	2302      	movs	r3, #2
 800345c:	9300      	str	r3, [sp, #0]
 800345e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003462:	225a      	movs	r2, #90	; 0x5a
 8003464:	210a      	movs	r1, #10
 8003466:	4873      	ldr	r0, [pc, #460]	; (8003634 <FuncMenu_DrawOutputMenu+0x598>)
 8003468:	f00a fe14 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 800346c:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8003470:	9301      	str	r3, [sp, #4]
 8003472:	2302      	movs	r3, #2
 8003474:	9300      	str	r3, [sp, #0]
 8003476:	2300      	movs	r3, #0
 8003478:	226e      	movs	r2, #110	; 0x6e
 800347a:	210a      	movs	r1, #10
 800347c:	486e      	ldr	r0, [pc, #440]	; (8003638 <FuncMenu_DrawOutputMenu+0x59c>)
 800347e:	f00a fe09 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003482:	2300      	movs	r3, #0
 8003484:	9301      	str	r3, [sp, #4]
 8003486:	2302      	movs	r3, #2
 8003488:	9300      	str	r3, [sp, #0]
 800348a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800348e:	2282      	movs	r2, #130	; 0x82
 8003490:	210a      	movs	r1, #10
 8003492:	486a      	ldr	r0, [pc, #424]	; (800363c <FuncMenu_DrawOutputMenu+0x5a0>)
 8003494:	f00a fdfe 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003498:	2300      	movs	r3, #0
 800349a:	9301      	str	r3, [sp, #4]
 800349c:	2302      	movs	r3, #2
 800349e:	9300      	str	r3, [sp, #0]
 80034a0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80034a4:	2296      	movs	r2, #150	; 0x96
 80034a6:	210a      	movs	r1, #10
 80034a8:	4865      	ldr	r0, [pc, #404]	; (8003640 <FuncMenu_DrawOutputMenu+0x5a4>)
 80034aa:	f00a fdf3 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- PWM", 		10, 170, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80034ae:	2300      	movs	r3, #0
 80034b0:	9301      	str	r3, [sp, #4]
 80034b2:	2302      	movs	r3, #2
 80034b4:	9300      	str	r3, [sp, #0]
 80034b6:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80034ba:	22aa      	movs	r2, #170	; 0xaa
 80034bc:	210a      	movs	r1, #10
 80034be:	4861      	ldr	r0, [pc, #388]	; (8003644 <FuncMenu_DrawOutputMenu+0x5a8>)
 80034c0:	f00a fde8 	bl	800e094 <ILI9341_Draw_Text>
			 	// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 80034c4:	f240 23fd 	movw	r3, #765	; 0x2fd
 80034c8:	9301      	str	r3, [sp, #4]
 80034ca:	2302      	movs	r3, #2
 80034cc:	9300      	str	r3, [sp, #0]
 80034ce:	2300      	movs	r3, #0
 80034d0:	22d2      	movs	r2, #210	; 0xd2
 80034d2:	2105      	movs	r1, #5
 80034d4:	485c      	ldr	r0, [pc, #368]	; (8003648 <FuncMenu_DrawOutputMenu+0x5ac>)
 80034d6:	f00a fddd 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 80034da:	f241 43a2 	movw	r3, #5282	; 0x14a2
 80034de:	9301      	str	r3, [sp, #4]
 80034e0:	2302      	movs	r3, #2
 80034e2:	9300      	str	r3, [sp, #0]
 80034e4:	2300      	movs	r3, #0
 80034e6:	22d2      	movs	r2, #210	; 0xd2
 80034e8:	2161      	movs	r1, #97	; 0x61
 80034ea:	4857      	ldr	r0, [pc, #348]	; (8003648 <FuncMenu_DrawOutputMenu+0x5ac>)
 80034ec:	f00a fdd2 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 80034f0:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80034f4:	9301      	str	r3, [sp, #4]
 80034f6:	2302      	movs	r3, #2
 80034f8:	9300      	str	r3, [sp, #0]
 80034fa:	2300      	movs	r3, #0
 80034fc:	22d2      	movs	r2, #210	; 0xd2
 80034fe:	21af      	movs	r1, #175	; 0xaf
 8003500:	4851      	ldr	r0, [pc, #324]	; (8003648 <FuncMenu_DrawOutputMenu+0x5ac>)
 8003502:	f00a fdc7 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8003506:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 800350a:	9301      	str	r3, [sp, #4]
 800350c:	2302      	movs	r3, #2
 800350e:	9300      	str	r3, [sp, #0]
 8003510:	2300      	movs	r3, #0
 8003512:	22d2      	movs	r2, #210	; 0xd2
 8003514:	f44f 7182 	mov.w	r1, #260	; 0x104
 8003518:	484b      	ldr	r0, [pc, #300]	; (8003648 <FuncMenu_DrawOutputMenu+0x5ac>)
 800351a:	f00a fdbb 	bl	800e094 <ILI9341_Draw_Text>
				break;
 800351e:	e1e6      	b.n	80038ee <FuncMenu_DrawOutputMenu+0x852>
			case TRIANGLE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003520:	2300      	movs	r3, #0
 8003522:	9301      	str	r3, [sp, #4]
 8003524:	2302      	movs	r3, #2
 8003526:	9300      	str	r3, [sp, #0]
 8003528:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800352c:	2232      	movs	r2, #50	; 0x32
 800352e:	210a      	movs	r1, #10
 8003530:	483e      	ldr	r0, [pc, #248]	; (800362c <FuncMenu_DrawOutputMenu+0x590>)
 8003532:	f00a fdaf 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003536:	2300      	movs	r3, #0
 8003538:	9301      	str	r3, [sp, #4]
 800353a:	2302      	movs	r3, #2
 800353c:	9300      	str	r3, [sp, #0]
 800353e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003542:	2246      	movs	r2, #70	; 0x46
 8003544:	210a      	movs	r1, #10
 8003546:	483a      	ldr	r0, [pc, #232]	; (8003630 <FuncMenu_DrawOutputMenu+0x594>)
 8003548:	f00a fda4 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800354c:	2300      	movs	r3, #0
 800354e:	9301      	str	r3, [sp, #4]
 8003550:	2302      	movs	r3, #2
 8003552:	9300      	str	r3, [sp, #0]
 8003554:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003558:	225a      	movs	r2, #90	; 0x5a
 800355a:	210a      	movs	r1, #10
 800355c:	4835      	ldr	r0, [pc, #212]	; (8003634 <FuncMenu_DrawOutputMenu+0x598>)
 800355e:	f00a fd99 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003562:	2300      	movs	r3, #0
 8003564:	9301      	str	r3, [sp, #4]
 8003566:	2302      	movs	r3, #2
 8003568:	9300      	str	r3, [sp, #0]
 800356a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800356e:	226e      	movs	r2, #110	; 0x6e
 8003570:	210a      	movs	r1, #10
 8003572:	4831      	ldr	r0, [pc, #196]	; (8003638 <FuncMenu_DrawOutputMenu+0x59c>)
 8003574:	f00a fd8e 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8003578:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 800357c:	9301      	str	r3, [sp, #4]
 800357e:	2302      	movs	r3, #2
 8003580:	9300      	str	r3, [sp, #0]
 8003582:	2300      	movs	r3, #0
 8003584:	2282      	movs	r2, #130	; 0x82
 8003586:	210a      	movs	r1, #10
 8003588:	482c      	ldr	r0, [pc, #176]	; (800363c <FuncMenu_DrawOutputMenu+0x5a0>)
 800358a:	f00a fd83 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800358e:	2300      	movs	r3, #0
 8003590:	9301      	str	r3, [sp, #4]
 8003592:	2302      	movs	r3, #2
 8003594:	9300      	str	r3, [sp, #0]
 8003596:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800359a:	2296      	movs	r2, #150	; 0x96
 800359c:	210a      	movs	r1, #10
 800359e:	4828      	ldr	r0, [pc, #160]	; (8003640 <FuncMenu_DrawOutputMenu+0x5a4>)
 80035a0:	f00a fd78 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- PWM", 		10, 170, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80035a4:	2300      	movs	r3, #0
 80035a6:	9301      	str	r3, [sp, #4]
 80035a8:	2302      	movs	r3, #2
 80035aa:	9300      	str	r3, [sp, #0]
 80035ac:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80035b0:	22aa      	movs	r2, #170	; 0xaa
 80035b2:	210a      	movs	r1, #10
 80035b4:	4823      	ldr	r0, [pc, #140]	; (8003644 <FuncMenu_DrawOutputMenu+0x5a8>)
 80035b6:	f00a fd6d 	bl	800e094 <ILI9341_Draw_Text>
			 	// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 80035ba:	f240 23fd 	movw	r3, #765	; 0x2fd
 80035be:	9301      	str	r3, [sp, #4]
 80035c0:	2302      	movs	r3, #2
 80035c2:	9300      	str	r3, [sp, #0]
 80035c4:	2300      	movs	r3, #0
 80035c6:	22d2      	movs	r2, #210	; 0xd2
 80035c8:	2105      	movs	r1, #5
 80035ca:	481f      	ldr	r0, [pc, #124]	; (8003648 <FuncMenu_DrawOutputMenu+0x5ac>)
 80035cc:	f00a fd62 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 80035d0:	f241 43a2 	movw	r3, #5282	; 0x14a2
 80035d4:	9301      	str	r3, [sp, #4]
 80035d6:	2302      	movs	r3, #2
 80035d8:	9300      	str	r3, [sp, #0]
 80035da:	2300      	movs	r3, #0
 80035dc:	22d2      	movs	r2, #210	; 0xd2
 80035de:	2161      	movs	r1, #97	; 0x61
 80035e0:	4819      	ldr	r0, [pc, #100]	; (8003648 <FuncMenu_DrawOutputMenu+0x5ac>)
 80035e2:	f00a fd57 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 80035e6:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80035ea:	9301      	str	r3, [sp, #4]
 80035ec:	2302      	movs	r3, #2
 80035ee:	9300      	str	r3, [sp, #0]
 80035f0:	2300      	movs	r3, #0
 80035f2:	22d2      	movs	r2, #210	; 0xd2
 80035f4:	21af      	movs	r1, #175	; 0xaf
 80035f6:	4814      	ldr	r0, [pc, #80]	; (8003648 <FuncMenu_DrawOutputMenu+0x5ac>)
 80035f8:	f00a fd4c 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 80035fc:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8003600:	9301      	str	r3, [sp, #4]
 8003602:	2302      	movs	r3, #2
 8003604:	9300      	str	r3, [sp, #0]
 8003606:	2300      	movs	r3, #0
 8003608:	22d2      	movs	r2, #210	; 0xd2
 800360a:	f44f 7182 	mov.w	r1, #260	; 0x104
 800360e:	480e      	ldr	r0, [pc, #56]	; (8003648 <FuncMenu_DrawOutputMenu+0x5ac>)
 8003610:	f00a fd40 	bl	800e094 <ILI9341_Draw_Text>

				ILI9341_Draw_Text("               ", 	150, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003614:	2300      	movs	r3, #0
 8003616:	9301      	str	r3, [sp, #4]
 8003618:	2302      	movs	r3, #2
 800361a:	9300      	str	r3, [sp, #0]
 800361c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003620:	2232      	movs	r2, #50	; 0x32
 8003622:	2196      	movs	r1, #150	; 0x96
 8003624:	4809      	ldr	r0, [pc, #36]	; (800364c <FuncMenu_DrawOutputMenu+0x5b0>)
 8003626:	f00a fd35 	bl	800e094 <ILI9341_Draw_Text>
				break;
 800362a:	e160      	b.n	80038ee <FuncMenu_DrawOutputMenu+0x852>
 800362c:	0801309c 	.word	0x0801309c
 8003630:	080130a4 	.word	0x080130a4
 8003634:	080130b0 	.word	0x080130b0
 8003638:	080130b8 	.word	0x080130b8
 800363c:	080130c4 	.word	0x080130c4
 8003640:	080130d0 	.word	0x080130d0
 8003644:	080130d8 	.word	0x080130d8
 8003648:	08013074 	.word	0x08013074
 800364c:	080130e0 	.word	0x080130e0
			case IMPULSE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003650:	2300      	movs	r3, #0
 8003652:	9301      	str	r3, [sp, #4]
 8003654:	2302      	movs	r3, #2
 8003656:	9300      	str	r3, [sp, #0]
 8003658:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800365c:	2232      	movs	r2, #50	; 0x32
 800365e:	210a      	movs	r1, #10
 8003660:	48a5      	ldr	r0, [pc, #660]	; (80038f8 <FuncMenu_DrawOutputMenu+0x85c>)
 8003662:	f00a fd17 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003666:	2300      	movs	r3, #0
 8003668:	9301      	str	r3, [sp, #4]
 800366a:	2302      	movs	r3, #2
 800366c:	9300      	str	r3, [sp, #0]
 800366e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003672:	2246      	movs	r2, #70	; 0x46
 8003674:	210a      	movs	r1, #10
 8003676:	48a1      	ldr	r0, [pc, #644]	; (80038fc <FuncMenu_DrawOutputMenu+0x860>)
 8003678:	f00a fd0c 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800367c:	2300      	movs	r3, #0
 800367e:	9301      	str	r3, [sp, #4]
 8003680:	2302      	movs	r3, #2
 8003682:	9300      	str	r3, [sp, #0]
 8003684:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003688:	225a      	movs	r2, #90	; 0x5a
 800368a:	210a      	movs	r1, #10
 800368c:	489c      	ldr	r0, [pc, #624]	; (8003900 <FuncMenu_DrawOutputMenu+0x864>)
 800368e:	f00a fd01 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003692:	2300      	movs	r3, #0
 8003694:	9301      	str	r3, [sp, #4]
 8003696:	2302      	movs	r3, #2
 8003698:	9300      	str	r3, [sp, #0]
 800369a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800369e:	226e      	movs	r2, #110	; 0x6e
 80036a0:	210a      	movs	r1, #10
 80036a2:	4898      	ldr	r0, [pc, #608]	; (8003904 <FuncMenu_DrawOutputMenu+0x868>)
 80036a4:	f00a fcf6 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80036a8:	2300      	movs	r3, #0
 80036aa:	9301      	str	r3, [sp, #4]
 80036ac:	2302      	movs	r3, #2
 80036ae:	9300      	str	r3, [sp, #0]
 80036b0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80036b4:	2282      	movs	r2, #130	; 0x82
 80036b6:	210a      	movs	r1, #10
 80036b8:	4893      	ldr	r0, [pc, #588]	; (8003908 <FuncMenu_DrawOutputMenu+0x86c>)
 80036ba:	f00a fceb 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80036be:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80036c2:	9301      	str	r3, [sp, #4]
 80036c4:	2302      	movs	r3, #2
 80036c6:	9300      	str	r3, [sp, #0]
 80036c8:	2300      	movs	r3, #0
 80036ca:	2296      	movs	r2, #150	; 0x96
 80036cc:	210a      	movs	r1, #10
 80036ce:	488f      	ldr	r0, [pc, #572]	; (800390c <FuncMenu_DrawOutputMenu+0x870>)
 80036d0:	f00a fce0 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- PWM", 		10, 170, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80036d4:	2300      	movs	r3, #0
 80036d6:	9301      	str	r3, [sp, #4]
 80036d8:	2302      	movs	r3, #2
 80036da:	9300      	str	r3, [sp, #0]
 80036dc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80036e0:	22aa      	movs	r2, #170	; 0xaa
 80036e2:	210a      	movs	r1, #10
 80036e4:	488a      	ldr	r0, [pc, #552]	; (8003910 <FuncMenu_DrawOutputMenu+0x874>)
 80036e6:	f00a fcd5 	bl	800e094 <ILI9341_Draw_Text>
			 	// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 80036ea:	f240 23fd 	movw	r3, #765	; 0x2fd
 80036ee:	9301      	str	r3, [sp, #4]
 80036f0:	2302      	movs	r3, #2
 80036f2:	9300      	str	r3, [sp, #0]
 80036f4:	2300      	movs	r3, #0
 80036f6:	22d2      	movs	r2, #210	; 0xd2
 80036f8:	2105      	movs	r1, #5
 80036fa:	4886      	ldr	r0, [pc, #536]	; (8003914 <FuncMenu_DrawOutputMenu+0x878>)
 80036fc:	f00a fcca 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003700:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003704:	9301      	str	r3, [sp, #4]
 8003706:	2302      	movs	r3, #2
 8003708:	9300      	str	r3, [sp, #0]
 800370a:	2300      	movs	r3, #0
 800370c:	22d2      	movs	r2, #210	; 0xd2
 800370e:	2161      	movs	r1, #97	; 0x61
 8003710:	4880      	ldr	r0, [pc, #512]	; (8003914 <FuncMenu_DrawOutputMenu+0x878>)
 8003712:	f00a fcbf 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003716:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 800371a:	9301      	str	r3, [sp, #4]
 800371c:	2302      	movs	r3, #2
 800371e:	9300      	str	r3, [sp, #0]
 8003720:	2300      	movs	r3, #0
 8003722:	22d2      	movs	r2, #210	; 0xd2
 8003724:	21af      	movs	r1, #175	; 0xaf
 8003726:	487b      	ldr	r0, [pc, #492]	; (8003914 <FuncMenu_DrawOutputMenu+0x878>)
 8003728:	f00a fcb4 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 800372c:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8003730:	9301      	str	r3, [sp, #4]
 8003732:	2302      	movs	r3, #2
 8003734:	9300      	str	r3, [sp, #0]
 8003736:	2300      	movs	r3, #0
 8003738:	22d2      	movs	r2, #210	; 0xd2
 800373a:	f44f 7182 	mov.w	r1, #260	; 0x104
 800373e:	4875      	ldr	r0, [pc, #468]	; (8003914 <FuncMenu_DrawOutputMenu+0x878>)
 8003740:	f00a fca8 	bl	800e094 <ILI9341_Draw_Text>

				ILI9341_Draw_Text("               ", 	150, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003744:	2300      	movs	r3, #0
 8003746:	9301      	str	r3, [sp, #4]
 8003748:	2302      	movs	r3, #2
 800374a:	9300      	str	r3, [sp, #0]
 800374c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003750:	2232      	movs	r2, #50	; 0x32
 8003752:	2196      	movs	r1, #150	; 0x96
 8003754:	4870      	ldr	r0, [pc, #448]	; (8003918 <FuncMenu_DrawOutputMenu+0x87c>)
 8003756:	f00a fc9d 	bl	800e094 <ILI9341_Draw_Text>
				break;
 800375a:	e0c8      	b.n	80038ee <FuncMenu_DrawOutputMenu+0x852>
			case PWM_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800375c:	2300      	movs	r3, #0
 800375e:	9301      	str	r3, [sp, #4]
 8003760:	2302      	movs	r3, #2
 8003762:	9300      	str	r3, [sp, #0]
 8003764:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003768:	2232      	movs	r2, #50	; 0x32
 800376a:	210a      	movs	r1, #10
 800376c:	4862      	ldr	r0, [pc, #392]	; (80038f8 <FuncMenu_DrawOutputMenu+0x85c>)
 800376e:	f00a fc91 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003772:	2300      	movs	r3, #0
 8003774:	9301      	str	r3, [sp, #4]
 8003776:	2302      	movs	r3, #2
 8003778:	9300      	str	r3, [sp, #0]
 800377a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800377e:	2246      	movs	r2, #70	; 0x46
 8003780:	210a      	movs	r1, #10
 8003782:	485e      	ldr	r0, [pc, #376]	; (80038fc <FuncMenu_DrawOutputMenu+0x860>)
 8003784:	f00a fc86 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003788:	2300      	movs	r3, #0
 800378a:	9301      	str	r3, [sp, #4]
 800378c:	2302      	movs	r3, #2
 800378e:	9300      	str	r3, [sp, #0]
 8003790:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003794:	225a      	movs	r2, #90	; 0x5a
 8003796:	210a      	movs	r1, #10
 8003798:	4859      	ldr	r0, [pc, #356]	; (8003900 <FuncMenu_DrawOutputMenu+0x864>)
 800379a:	f00a fc7b 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800379e:	2300      	movs	r3, #0
 80037a0:	9301      	str	r3, [sp, #4]
 80037a2:	2302      	movs	r3, #2
 80037a4:	9300      	str	r3, [sp, #0]
 80037a6:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80037aa:	226e      	movs	r2, #110	; 0x6e
 80037ac:	210a      	movs	r1, #10
 80037ae:	4855      	ldr	r0, [pc, #340]	; (8003904 <FuncMenu_DrawOutputMenu+0x868>)
 80037b0:	f00a fc70 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80037b4:	2300      	movs	r3, #0
 80037b6:	9301      	str	r3, [sp, #4]
 80037b8:	2302      	movs	r3, #2
 80037ba:	9300      	str	r3, [sp, #0]
 80037bc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80037c0:	2282      	movs	r2, #130	; 0x82
 80037c2:	210a      	movs	r1, #10
 80037c4:	4850      	ldr	r0, [pc, #320]	; (8003908 <FuncMenu_DrawOutputMenu+0x86c>)
 80037c6:	f00a fc65 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80037ca:	2300      	movs	r3, #0
 80037cc:	9301      	str	r3, [sp, #4]
 80037ce:	2302      	movs	r3, #2
 80037d0:	9300      	str	r3, [sp, #0]
 80037d2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80037d6:	2296      	movs	r2, #150	; 0x96
 80037d8:	210a      	movs	r1, #10
 80037da:	484c      	ldr	r0, [pc, #304]	; (800390c <FuncMenu_DrawOutputMenu+0x870>)
 80037dc:	f00a fc5a 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- PWM", 		10, 170, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80037e0:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80037e4:	9301      	str	r3, [sp, #4]
 80037e6:	2302      	movs	r3, #2
 80037e8:	9300      	str	r3, [sp, #0]
 80037ea:	2300      	movs	r3, #0
 80037ec:	22aa      	movs	r2, #170	; 0xaa
 80037ee:	210a      	movs	r1, #10
 80037f0:	4847      	ldr	r0, [pc, #284]	; (8003910 <FuncMenu_DrawOutputMenu+0x874>)
 80037f2:	f00a fc4f 	bl	800e094 <ILI9341_Draw_Text>
			 	// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 80037f6:	f240 23fd 	movw	r3, #765	; 0x2fd
 80037fa:	9301      	str	r3, [sp, #4]
 80037fc:	2302      	movs	r3, #2
 80037fe:	9300      	str	r3, [sp, #0]
 8003800:	2300      	movs	r3, #0
 8003802:	22d2      	movs	r2, #210	; 0xd2
 8003804:	2105      	movs	r1, #5
 8003806:	4843      	ldr	r0, [pc, #268]	; (8003914 <FuncMenu_DrawOutputMenu+0x878>)
 8003808:	f00a fc44 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 800380c:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003810:	9301      	str	r3, [sp, #4]
 8003812:	2302      	movs	r3, #2
 8003814:	9300      	str	r3, [sp, #0]
 8003816:	2300      	movs	r3, #0
 8003818:	22d2      	movs	r2, #210	; 0xd2
 800381a:	2161      	movs	r1, #97	; 0x61
 800381c:	483d      	ldr	r0, [pc, #244]	; (8003914 <FuncMenu_DrawOutputMenu+0x878>)
 800381e:	f00a fc39 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("DUTY", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003822:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003826:	9301      	str	r3, [sp, #4]
 8003828:	2302      	movs	r3, #2
 800382a:	9300      	str	r3, [sp, #0]
 800382c:	2300      	movs	r3, #0
 800382e:	22d2      	movs	r2, #210	; 0xd2
 8003830:	21af      	movs	r1, #175	; 0xaf
 8003832:	483a      	ldr	r0, [pc, #232]	; (800391c <FuncMenu_DrawOutputMenu+0x880>)
 8003834:	f00a fc2e 	bl	800e094 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8003838:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 800383c:	9301      	str	r3, [sp, #4]
 800383e:	2302      	movs	r3, #2
 8003840:	9300      	str	r3, [sp, #0]
 8003842:	2300      	movs	r3, #0
 8003844:	22d2      	movs	r2, #210	; 0xd2
 8003846:	f44f 7182 	mov.w	r1, #260	; 0x104
 800384a:	4832      	ldr	r0, [pc, #200]	; (8003914 <FuncMenu_DrawOutputMenu+0x878>)
 800384c:	f00a fc22 	bl	800e094 <ILI9341_Draw_Text>

				if(EM_IsDutyAdjustMode())
 8003850:	f000 fc98 	bl	8004184 <EM_IsDutyAdjustMode>
 8003854:	4603      	mov	r3, r0
 8003856:	2b00      	cmp	r3, #0
 8003858:	d00b      	beq.n	8003872 <FuncMenu_DrawOutputMenu+0x7d6>
					ILI9341_Draw_Text("DUTY:", 	150, 50,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 800385a:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 800385e:	9301      	str	r3, [sp, #4]
 8003860:	2302      	movs	r3, #2
 8003862:	9300      	str	r3, [sp, #0]
 8003864:	2300      	movs	r3, #0
 8003866:	2232      	movs	r2, #50	; 0x32
 8003868:	2196      	movs	r1, #150	; 0x96
 800386a:	482d      	ldr	r0, [pc, #180]	; (8003920 <FuncMenu_DrawOutputMenu+0x884>)
 800386c:	f00a fc12 	bl	800e094 <ILI9341_Draw_Text>
 8003870:	e009      	b.n	8003886 <FuncMenu_DrawOutputMenu+0x7ea>
				else
					ILI9341_Draw_Text("DUTY:", 	150, 50,  HIGHLIGHT_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003872:	2300      	movs	r3, #0
 8003874:	9301      	str	r3, [sp, #4]
 8003876:	2302      	movs	r3, #2
 8003878:	9300      	str	r3, [sp, #0]
 800387a:	2300      	movs	r3, #0
 800387c:	2232      	movs	r2, #50	; 0x32
 800387e:	2196      	movs	r1, #150	; 0x96
 8003880:	4827      	ldr	r0, [pc, #156]	; (8003920 <FuncMenu_DrawOutputMenu+0x884>)
 8003882:	f00a fc07 	bl	800e094 <ILI9341_Draw_Text>

				char duty[10] = "";
 8003886:	2300      	movs	r3, #0
 8003888:	60bb      	str	r3, [r7, #8]
 800388a:	f107 030c 	add.w	r3, r7, #12
 800388e:	2200      	movs	r2, #0
 8003890:	601a      	str	r2, [r3, #0]
 8003892:	809a      	strh	r2, [r3, #4]
				snprintf(duty, sizeof(duty), "%0.2f%%", ((float)TIM3->CCR2 / (float)TIM3->ARR) * 100);
 8003894:	4b23      	ldr	r3, [pc, #140]	; (8003924 <FuncMenu_DrawOutputMenu+0x888>)
 8003896:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003898:	ee07 3a90 	vmov	s15, r3
 800389c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80038a0:	4b20      	ldr	r3, [pc, #128]	; (8003924 <FuncMenu_DrawOutputMenu+0x888>)
 80038a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038a4:	ee07 3a90 	vmov	s15, r3
 80038a8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80038ac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80038b0:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8003928 <FuncMenu_DrawOutputMenu+0x88c>
 80038b4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80038b8:	ee17 0a90 	vmov	r0, s15
 80038bc:	f7fc fe6c 	bl	8000598 <__aeabi_f2d>
 80038c0:	4603      	mov	r3, r0
 80038c2:	460c      	mov	r4, r1
 80038c4:	f107 0008 	add.w	r0, r7, #8
 80038c8:	e9cd 3400 	strd	r3, r4, [sp]
 80038cc:	4a17      	ldr	r2, [pc, #92]	; (800392c <FuncMenu_DrawOutputMenu+0x890>)
 80038ce:	210a      	movs	r1, #10
 80038d0:	f00b ff84 	bl	800f7dc <sniprintf>
				ILI9341_Draw_Text(duty, 	220, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80038d4:	f107 0008 	add.w	r0, r7, #8
 80038d8:	2300      	movs	r3, #0
 80038da:	9301      	str	r3, [sp, #4]
 80038dc:	2302      	movs	r3, #2
 80038de:	9300      	str	r3, [sp, #0]
 80038e0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80038e4:	2232      	movs	r2, #50	; 0x32
 80038e6:	21dc      	movs	r1, #220	; 0xdc
 80038e8:	f00a fbd4 	bl	800e094 <ILI9341_Draw_Text>
				break;
 80038ec:	bf00      	nop
		}

	}


}
 80038ee:	bf00      	nop
 80038f0:	371c      	adds	r7, #28
 80038f2:	46bd      	mov	sp, r7
 80038f4:	bd90      	pop	{r4, r7, pc}
 80038f6:	bf00      	nop
 80038f8:	0801309c 	.word	0x0801309c
 80038fc:	080130a4 	.word	0x080130a4
 8003900:	080130b0 	.word	0x080130b0
 8003904:	080130b8 	.word	0x080130b8
 8003908:	080130c4 	.word	0x080130c4
 800390c:	080130d0 	.word	0x080130d0
 8003910:	080130d8 	.word	0x080130d8
 8003914:	08013074 	.word	0x08013074
 8003918:	080130e0 	.word	0x080130e0
 800391c:	080130f0 	.word	0x080130f0
 8003920:	080130f8 	.word	0x080130f8
 8003924:	40000400 	.word	0x40000400
 8003928:	42c80000 	.word	0x42c80000
 800392c:	08013100 	.word	0x08013100

08003930 <GainMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void GainMenu_DrawMenu(eGainMenu_Status pMenu)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b082      	sub	sp, #8
 8003934:	af00      	add	r7, sp, #0
 8003936:	4603      	mov	r3, r0
 8003938:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 800393a:	79fb      	ldrb	r3, [r7, #7]
 800393c:	2b02      	cmp	r3, #2
 800393e:	d007      	beq.n	8003950 <GainMenu_DrawMenu+0x20>
 8003940:	2b03      	cmp	r3, #3
 8003942:	d008      	beq.n	8003956 <GainMenu_DrawMenu+0x26>
 8003944:	2b01      	cmp	r3, #1
 8003946:	d000      	beq.n	800394a <GainMenu_DrawMenu+0x1a>
		case ENABLE_GAIN_SYNC_MENU:
			GainMenu_DrawSyncMenu();
			break;

		default:
			break;
 8003948:	e008      	b.n	800395c <GainMenu_DrawMenu+0x2c>
			GainMenu_DrawMainMenu();
 800394a:	f000 f80b 	bl	8003964 <GainMenu_DrawMainMenu>
			break;
 800394e:	e005      	b.n	800395c <GainMenu_DrawMenu+0x2c>
			GainMenu_DrawSignalMenu();
 8003950:	f000 f850 	bl	80039f4 <GainMenu_DrawSignalMenu>
			break;
 8003954:	e002      	b.n	800395c <GainMenu_DrawMenu+0x2c>
			GainMenu_DrawSyncMenu();
 8003956:	f000 f863 	bl	8003a20 <GainMenu_DrawSyncMenu>
			break;
 800395a:	bf00      	nop

	}
}
 800395c:	bf00      	nop
 800395e:	3708      	adds	r7, #8
 8003960:	46bd      	mov	sp, r7
 8003962:	bd80      	pop	{r7, pc}

08003964 <GainMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void GainMenu_DrawMainMenu()
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b082      	sub	sp, #8
 8003968:	af02      	add	r7, sp, #8

	ILI9341_Draw_Text("OUT->GAIN", 	10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 800396a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800396e:	9301      	str	r3, [sp, #4]
 8003970:	2302      	movs	r3, #2
 8003972:	9300      	str	r3, [sp, #0]
 8003974:	2300      	movs	r3, #0
 8003976:	220a      	movs	r2, #10
 8003978:	210a      	movs	r1, #10
 800397a:	481a      	ldr	r0, [pc, #104]	; (80039e4 <GainMenu_DrawMainMenu+0x80>)
 800397c:	f00a fb8a 	bl	800e094 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8003980:	f7fd faba 	bl	8000ef8 <DM_DisplayFormattedOutput>

	// coloured menu btn labels
	ILI9341_Draw_Text("SIGNAL", 5, 	 210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003984:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003988:	9301      	str	r3, [sp, #4]
 800398a:	2302      	movs	r3, #2
 800398c:	9300      	str	r3, [sp, #0]
 800398e:	2300      	movs	r3, #0
 8003990:	22d2      	movs	r2, #210	; 0xd2
 8003992:	2105      	movs	r1, #5
 8003994:	4814      	ldr	r0, [pc, #80]	; (80039e8 <GainMenu_DrawMainMenu+0x84>)
 8003996:	f00a fb7d 	bl	800e094 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("SYNC",	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 800399a:	f241 43a2 	movw	r3, #5282	; 0x14a2
 800399e:	9301      	str	r3, [sp, #4]
 80039a0:	2302      	movs	r3, #2
 80039a2:	9300      	str	r3, [sp, #0]
 80039a4:	2300      	movs	r3, #0
 80039a6:	22d2      	movs	r2, #210	; 0xd2
 80039a8:	2161      	movs	r1, #97	; 0x61
 80039aa:	4810      	ldr	r0, [pc, #64]	; (80039ec <GainMenu_DrawMainMenu+0x88>)
 80039ac:	f00a fb72 	bl	800e094 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 80039b0:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80039b4:	9301      	str	r3, [sp, #4]
 80039b6:	2302      	movs	r3, #2
 80039b8:	9300      	str	r3, [sp, #0]
 80039ba:	2300      	movs	r3, #0
 80039bc:	22d2      	movs	r2, #210	; 0xd2
 80039be:	21af      	movs	r1, #175	; 0xaf
 80039c0:	480b      	ldr	r0, [pc, #44]	; (80039f0 <GainMenu_DrawMainMenu+0x8c>)
 80039c2:	f00a fb67 	bl	800e094 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 80039c6:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80039ca:	9301      	str	r3, [sp, #4]
 80039cc:	2302      	movs	r3, #2
 80039ce:	9300      	str	r3, [sp, #0]
 80039d0:	2300      	movs	r3, #0
 80039d2:	22d2      	movs	r2, #210	; 0xd2
 80039d4:	f44f 7182 	mov.w	r1, #260	; 0x104
 80039d8:	4805      	ldr	r0, [pc, #20]	; (80039f0 <GainMenu_DrawMainMenu+0x8c>)
 80039da:	f00a fb5b 	bl	800e094 <ILI9341_Draw_Text>
}
 80039de:	bf00      	nop
 80039e0:	46bd      	mov	sp, r7
 80039e2:	bd80      	pop	{r7, pc}
 80039e4:	08013108 	.word	0x08013108
 80039e8:	08013114 	.word	0x08013114
 80039ec:	0801311c 	.word	0x0801311c
 80039f0:	08013124 	.word	0x08013124

080039f4 <GainMenu_DrawSignalMenu>:
 *	@param None
 *	@retval None
 *
 */
void GainMenu_DrawSignalMenu()
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b082      	sub	sp, #8
 80039f8:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->GAIN->SIG", 10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 80039fa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80039fe:	9301      	str	r3, [sp, #4]
 8003a00:	2302      	movs	r3, #2
 8003a02:	9300      	str	r3, [sp, #0]
 8003a04:	2300      	movs	r3, #0
 8003a06:	220a      	movs	r2, #10
 8003a08:	210a      	movs	r1, #10
 8003a0a:	4804      	ldr	r0, [pc, #16]	; (8003a1c <GainMenu_DrawSignalMenu+0x28>)
 8003a0c:	f00a fb42 	bl	800e094 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8003a10:	f7fd fa72 	bl	8000ef8 <DM_DisplayFormattedOutput>
}
 8003a14:	bf00      	nop
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bd80      	pop	{r7, pc}
 8003a1a:	bf00      	nop
 8003a1c:	0801312c 	.word	0x0801312c

08003a20 <GainMenu_DrawSyncMenu>:
 *	@param None
 *	@retval None
 *
 */
void GainMenu_DrawSyncMenu()
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b082      	sub	sp, #8
 8003a24:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->GAIN->SYNC", 10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8003a26:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003a2a:	9301      	str	r3, [sp, #4]
 8003a2c:	2302      	movs	r3, #2
 8003a2e:	9300      	str	r3, [sp, #0]
 8003a30:	2300      	movs	r3, #0
 8003a32:	220a      	movs	r2, #10
 8003a34:	210a      	movs	r1, #10
 8003a36:	4804      	ldr	r0, [pc, #16]	; (8003a48 <GainMenu_DrawSyncMenu+0x28>)
 8003a38:	f00a fb2c 	bl	800e094 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8003a3c:	f7fd fa5c 	bl	8000ef8 <DM_DisplayFormattedOutput>
}
 8003a40:	bf00      	nop
 8003a42:	46bd      	mov	sp, r7
 8003a44:	bd80      	pop	{r7, pc}
 8003a46:	bf00      	nop
 8003a48:	0801313c 	.word	0x0801313c

08003a4c <ToplevelMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void ToplevelMenu_DrawMenu(eToplevelMenu_Status pMenu)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b082      	sub	sp, #8
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	4603      	mov	r3, r0
 8003a54:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 8003a56:	79fb      	ldrb	r3, [r7, #7]
 8003a58:	2b02      	cmp	r3, #2
 8003a5a:	d007      	beq.n	8003a6c <ToplevelMenu_DrawMenu+0x20>
 8003a5c:	2b03      	cmp	r3, #3
 8003a5e:	d008      	beq.n	8003a72 <ToplevelMenu_DrawMenu+0x26>
 8003a60:	2b01      	cmp	r3, #1
 8003a62:	d000      	beq.n	8003a66 <ToplevelMenu_DrawMenu+0x1a>
		case ENABLE_TOPLEVEL_INPUT_MENU:
			ToplevelMenu_DrawInputMenu();
			break;

		default:
			break;
 8003a64:	e008      	b.n	8003a78 <ToplevelMenu_DrawMenu+0x2c>
			ToplevelMenu_DrawMainMenu();
 8003a66:	f000 f80b 	bl	8003a80 <ToplevelMenu_DrawMainMenu>
			break;
 8003a6a:	e005      	b.n	8003a78 <ToplevelMenu_DrawMenu+0x2c>
			ToplevelMenu_DrawOutputMenu();
 8003a6c:	f000 f848 	bl	8003b00 <ToplevelMenu_DrawOutputMenu>
			break;
 8003a70:	e002      	b.n	8003a78 <ToplevelMenu_DrawMenu+0x2c>
			ToplevelMenu_DrawInputMenu();
 8003a72:	f000 f88f 	bl	8003b94 <ToplevelMenu_DrawInputMenu>
			break;
 8003a76:	bf00      	nop

	}
}
 8003a78:	bf00      	nop
 8003a7a:	3708      	adds	r7, #8
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	bd80      	pop	{r7, pc}

08003a80 <ToplevelMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void ToplevelMenu_DrawMainMenu()
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b082      	sub	sp, #8
 8003a84:	af02      	add	r7, sp, #8
	// Top Level screen
	#ifdef SWV_DEBUG_ENABLED
		  printf("Drawing Main screen\n");
 8003a86:	481a      	ldr	r0, [pc, #104]	; (8003af0 <ToplevelMenu_DrawMainMenu+0x70>)
 8003a88:	f00b fea0 	bl	800f7cc <puts>
	#endif

	// Main screen
	//ILI9341_Draw_Text("SIGNAL GENERATOR", 	10, 10, WHITE, 2, BLACK);

	DM_DisplayFormattedOutput();
 8003a8c:	f7fd fa34 	bl	8000ef8 <DM_DisplayFormattedOutput>

	ILI9341_Draw_Text("OUTPUT", 6, 210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003a90:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003a94:	9301      	str	r3, [sp, #4]
 8003a96:	2302      	movs	r3, #2
 8003a98:	9300      	str	r3, [sp, #0]
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	22d2      	movs	r2, #210	; 0xd2
 8003a9e:	2106      	movs	r1, #6
 8003aa0:	4814      	ldr	r0, [pc, #80]	; (8003af4 <ToplevelMenu_DrawMainMenu+0x74>)
 8003aa2:	f00a faf7 	bl	800e094 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("INPUT", 93, 210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003aa6:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003aaa:	9301      	str	r3, [sp, #4]
 8003aac:	2302      	movs	r3, #2
 8003aae:	9300      	str	r3, [sp, #0]
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	22d2      	movs	r2, #210	; 0xd2
 8003ab4:	215d      	movs	r1, #93	; 0x5d
 8003ab6:	4810      	ldr	r0, [pc, #64]	; (8003af8 <ToplevelMenu_DrawMainMenu+0x78>)
 8003ab8:	f00a faec 	bl	800e094 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003abc:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003ac0:	9301      	str	r3, [sp, #4]
 8003ac2:	2302      	movs	r3, #2
 8003ac4:	9300      	str	r3, [sp, #0]
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	22d2      	movs	r2, #210	; 0xd2
 8003aca:	21af      	movs	r1, #175	; 0xaf
 8003acc:	480b      	ldr	r0, [pc, #44]	; (8003afc <ToplevelMenu_DrawMainMenu+0x7c>)
 8003ace:	f00a fae1 	bl	800e094 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8003ad2:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8003ad6:	9301      	str	r3, [sp, #4]
 8003ad8:	2302      	movs	r3, #2
 8003ada:	9300      	str	r3, [sp, #0]
 8003adc:	2300      	movs	r3, #0
 8003ade:	22d2      	movs	r2, #210	; 0xd2
 8003ae0:	f44f 7182 	mov.w	r1, #260	; 0x104
 8003ae4:	4805      	ldr	r0, [pc, #20]	; (8003afc <ToplevelMenu_DrawMainMenu+0x7c>)
 8003ae6:	f00a fad5 	bl	800e094 <ILI9341_Draw_Text>


}
 8003aea:	bf00      	nop
 8003aec:	46bd      	mov	sp, r7
 8003aee:	bd80      	pop	{r7, pc}
 8003af0:	0801314c 	.word	0x0801314c
 8003af4:	08013160 	.word	0x08013160
 8003af8:	08013168 	.word	0x08013168
 8003afc:	08013170 	.word	0x08013170

08003b00 <ToplevelMenu_DrawOutputMenu>:
 *	@param None
 *	@retval None
 *
 */
void ToplevelMenu_DrawOutputMenu()
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b082      	sub	sp, #8
 8003b04:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->", 10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8003b06:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003b0a:	9301      	str	r3, [sp, #4]
 8003b0c:	2302      	movs	r3, #2
 8003b0e:	9300      	str	r3, [sp, #0]
 8003b10:	2300      	movs	r3, #0
 8003b12:	220a      	movs	r2, #10
 8003b14:	210a      	movs	r1, #10
 8003b16:	481a      	ldr	r0, [pc, #104]	; (8003b80 <ToplevelMenu_DrawOutputMenu+0x80>)
 8003b18:	f00a fabc 	bl	800e094 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8003b1c:	f7fd f9ec 	bl	8000ef8 <DM_DisplayFormattedOutput>

	ILI9341_Draw_Text("FUNC", 13,  210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003b20:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003b24:	9301      	str	r3, [sp, #4]
 8003b26:	2302      	movs	r3, #2
 8003b28:	9300      	str	r3, [sp, #0]
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	22d2      	movs	r2, #210	; 0xd2
 8003b2e:	210d      	movs	r1, #13
 8003b30:	4814      	ldr	r0, [pc, #80]	; (8003b84 <ToplevelMenu_DrawOutputMenu+0x84>)
 8003b32:	f00a faaf 	bl	800e094 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("FREQ", 99,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003b36:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003b3a:	9301      	str	r3, [sp, #4]
 8003b3c:	2302      	movs	r3, #2
 8003b3e:	9300      	str	r3, [sp, #0]
 8003b40:	2300      	movs	r3, #0
 8003b42:	22d2      	movs	r2, #210	; 0xd2
 8003b44:	2163      	movs	r1, #99	; 0x63
 8003b46:	4810      	ldr	r0, [pc, #64]	; (8003b88 <ToplevelMenu_DrawOutputMenu+0x88>)
 8003b48:	f00a faa4 	bl	800e094 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("GAIN", 176, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003b4c:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003b50:	9301      	str	r3, [sp, #4]
 8003b52:	2302      	movs	r3, #2
 8003b54:	9300      	str	r3, [sp, #0]
 8003b56:	2300      	movs	r3, #0
 8003b58:	22d2      	movs	r2, #210	; 0xd2
 8003b5a:	21b0      	movs	r1, #176	; 0xb0
 8003b5c:	480b      	ldr	r0, [pc, #44]	; (8003b8c <ToplevelMenu_DrawOutputMenu+0x8c>)
 8003b5e:	f00a fa99 	bl	800e094 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("OFFSET", 245, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8003b62:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8003b66:	9301      	str	r3, [sp, #4]
 8003b68:	2302      	movs	r3, #2
 8003b6a:	9300      	str	r3, [sp, #0]
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	22d2      	movs	r2, #210	; 0xd2
 8003b70:	21f5      	movs	r1, #245	; 0xf5
 8003b72:	4807      	ldr	r0, [pc, #28]	; (8003b90 <ToplevelMenu_DrawOutputMenu+0x90>)
 8003b74:	f00a fa8e 	bl	800e094 <ILI9341_Draw_Text>
}
 8003b78:	bf00      	nop
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	bd80      	pop	{r7, pc}
 8003b7e:	bf00      	nop
 8003b80:	08013178 	.word	0x08013178
 8003b84:	08013180 	.word	0x08013180
 8003b88:	08013188 	.word	0x08013188
 8003b8c:	08013190 	.word	0x08013190
 8003b90:	08013198 	.word	0x08013198

08003b94 <ToplevelMenu_DrawInputMenu>:
 *	@param None
 *	@retval None
 *
 */
void ToplevelMenu_DrawInputMenu()
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b082      	sub	sp, #8
 8003b98:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("IN->", 10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8003b9a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003b9e:	9301      	str	r3, [sp, #4]
 8003ba0:	2302      	movs	r3, #2
 8003ba2:	9300      	str	r3, [sp, #0]
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	220a      	movs	r2, #10
 8003ba8:	210a      	movs	r1, #10
 8003baa:	4804      	ldr	r0, [pc, #16]	; (8003bbc <ToplevelMenu_DrawInputMenu+0x28>)
 8003bac:	f00a fa72 	bl	800e094 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8003bb0:	f7fd f9a2 	bl	8000ef8 <DM_DisplayFormattedOutput>
}
 8003bb4:	bf00      	nop
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	bd80      	pop	{r7, pc}
 8003bba:	bf00      	nop
 8003bbc:	080131a0 	.word	0x080131a0

08003bc0 <BiasMenu_getStatus>:
 *	@param None
 *	@retval None
 *
 */
eBiasMenu_Status BiasMenu_getStatus()
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	af00      	add	r7, sp, #0
	return eNextBiasMenuStatus;
 8003bc4:	4b03      	ldr	r3, [pc, #12]	; (8003bd4 <BiasMenu_getStatus+0x14>)
 8003bc6:	781b      	ldrb	r3, [r3, #0]
}
 8003bc8:	4618      	mov	r0, r3
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd0:	4770      	bx	lr
 8003bd2:	bf00      	nop
 8003bd4:	20001ec9 	.word	0x20001ec9

08003bd8 <BiasMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState BiasMenuEntryHandler()
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("BiasMenuEntryHandler Event captured\n");
 8003bdc:	480b      	ldr	r0, [pc, #44]	; (8003c0c <BiasMenuEntryHandler+0x34>)
 8003bde:	f00b fdf5 	bl	800f7cc <puts>
	#endif

	DM_RefreshScreen();
 8003be2:	f7fd fc49 	bl	8001478 <DM_RefreshScreen>

	eNextBiasMenuStatus = ENABLE_BIAS_MENU;
 8003be6:	4b0a      	ldr	r3, [pc, #40]	; (8003c10 <BiasMenuEntryHandler+0x38>)
 8003be8:	2201      	movs	r2, #1
 8003bea:	701a      	strb	r2, [r3, #0]

	ENCODER_TIMER->ARR = BIAS_MAX;
 8003bec:	4b09      	ldr	r3, [pc, #36]	; (8003c14 <BiasMenuEntryHandler+0x3c>)
 8003bee:	f44f 7248 	mov.w	r2, #800	; 0x320
 8003bf2:	62da      	str	r2, [r3, #44]	; 0x2c
	ENCODER_TIMER->CNT = BO_GetDcBiasEncoderValue();
 8003bf4:	f001 fa3e 	bl	8005074 <BO_GetDcBiasEncoderValue>
 8003bf8:	4603      	mov	r3, r0
 8003bfa:	461a      	mov	r2, r3
 8003bfc:	4b05      	ldr	r3, [pc, #20]	; (8003c14 <BiasMenuEntryHandler+0x3c>)
 8003bfe:	625a      	str	r2, [r3, #36]	; 0x24

	eNewEvent = evIdle;
 8003c00:	4b05      	ldr	r3, [pc, #20]	; (8003c18 <BiasMenuEntryHandler+0x40>)
 8003c02:	2200      	movs	r2, #0
 8003c04:	701a      	strb	r2, [r3, #0]
	return Bias_Menu_State;
 8003c06:	230e      	movs	r3, #14
}
 8003c08:	4618      	mov	r0, r3
 8003c0a:	bd80      	pop	{r7, pc}
 8003c0c:	080131a8 	.word	0x080131a8
 8003c10:	20001ec9 	.word	0x20001ec9
 8003c14:	40012c00 	.word	0x40012c00
 8003c18:	20001ecb 	.word	0x20001ecb

08003c1c <BiasMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState BiasMenuInputHandler()
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("BiasMenuInputHandler Event captured\n");
 8003c20:	4807      	ldr	r0, [pc, #28]	; (8003c40 <BiasMenuInputHandler+0x24>)
 8003c22:	f00b fdd3 	bl	800f7cc <puts>
	#endif

	BO_MapEncoderPositionToSignalOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 8003c26:	2001      	movs	r0, #1
 8003c28:	f002 fa68 	bl	80060fc <SM_GetEncoderValue>
 8003c2c:	4603      	mov	r3, r0
 8003c2e:	4618      	mov	r0, r3
 8003c30:	f001 fa2c 	bl	800508c <BO_MapEncoderPositionToSignalOutput>

	eNewEvent = evIdle;
 8003c34:	4b03      	ldr	r3, [pc, #12]	; (8003c44 <BiasMenuInputHandler+0x28>)
 8003c36:	2200      	movs	r2, #0
 8003c38:	701a      	strb	r2, [r3, #0]
	return Bias_Menu_State;
 8003c3a:	230e      	movs	r3, #14
}
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	bd80      	pop	{r7, pc}
 8003c40:	080131cc 	.word	0x080131cc
 8003c44:	20001ecb 	.word	0x20001ecb

08003c48 <BiasMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState BiasMenuExitHandler()
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("BiasMenuExitHandler Event captured\n");
 8003c4c:	4808      	ldr	r0, [pc, #32]	; (8003c70 <BiasMenuExitHandler+0x28>)
 8003c4e:	f00b fdbd 	bl	800f7cc <puts>
	#endif


	// disable the menu
	eNextBiasMenuStatus = DISABLE_BIAS_MENU;
 8003c52:	4b08      	ldr	r3, [pc, #32]	; (8003c74 <BiasMenuExitHandler+0x2c>)
 8003c54:	2200      	movs	r2, #0
 8003c56:	701a      	strb	r2, [r3, #0]

	// reset the encoder range

	//ENCODER_TIMER->ARR = 1024;

	DM_RefreshScreen();
 8003c58:	f7fd fc0e 	bl	8001478 <DM_RefreshScreen>

	#ifdef SWV_DEBUG_ENABLED
		  printf("returning to Idle State\n");
 8003c5c:	4806      	ldr	r0, [pc, #24]	; (8003c78 <BiasMenuExitHandler+0x30>)
 8003c5e:	f00b fdb5 	bl	800f7cc <puts>
	#endif

	eNewEvent = evIdle;
 8003c62:	4b06      	ldr	r3, [pc, #24]	; (8003c7c <BiasMenuExitHandler+0x34>)
 8003c64:	2200      	movs	r2, #0
 8003c66:	701a      	strb	r2, [r3, #0]
	return Toplevel_Output_Menu_State;
 8003c68:	2301      	movs	r3, #1
}
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	bd80      	pop	{r7, pc}
 8003c6e:	bf00      	nop
 8003c70:	080131f0 	.word	0x080131f0
 8003c74:	20001ec9 	.word	0x20001ec9
 8003c78:	08013214 	.word	0x08013214
 8003c7c:	20001ecb 	.word	0x20001ecb

08003c80 <EM_ProcessEvent>:
 *	@param None
 *	@retval None
 *
 */
void EM_ProcessEvent()
{
 8003c80:	b598      	push	{r3, r4, r7, lr}
 8003c82:	af00      	add	r7, sp, #0

	switch(eNextState)
 8003c84:	4bba      	ldr	r3, [pc, #744]	; (8003f70 <EM_ProcessEvent+0x2f0>)
 8003c86:	781b      	ldrb	r3, [r3, #0]
 8003c88:	2b0e      	cmp	r3, #14
 8003c8a:	f200 824e 	bhi.w	800412a <EM_ProcessEvent+0x4aa>
 8003c8e:	a201      	add	r2, pc, #4	; (adr r2, 8003c94 <EM_ProcessEvent+0x14>)
 8003c90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c94:	08003cd1 	.word	0x08003cd1
 8003c98:	08003d03 	.word	0x08003d03
 8003c9c:	08003d89 	.word	0x08003d89
 8003ca0:	08003da7 	.word	0x08003da7
 8003ca4:	08003df3 	.word	0x08003df3
 8003ca8:	08003e85 	.word	0x08003e85
 8003cac:	08003eb7 	.word	0x08003eb7
 8003cb0:	08003f03 	.word	0x08003f03
 8003cb4:	08003f35 	.word	0x08003f35
 8003cb8:	0800412b 	.word	0x0800412b
 8003cbc:	08003fa9 	.word	0x08003fa9
 8003cc0:	08004009 	.word	0x08004009
 8003cc4:	0800403b 	.word	0x0800403b
 8003cc8:	0800406b 	.word	0x0800406b
 8003ccc:	080040f5 	.word	0x080040f5
// MAIN MENU
		case Idle_State:


			#ifdef SWV_DEBUG_ENABLED
			  printf("Idle_State\n");
 8003cd0:	48a8      	ldr	r0, [pc, #672]	; (8003f74 <EM_ProcessEvent+0x2f4>)
 8003cd2:	f00b fd7b 	bl	800f7cc <puts>
			#endif

			if(eNewEvent == evBlueBtn)
 8003cd6:	4ba8      	ldr	r3, [pc, #672]	; (8003f78 <EM_ProcessEvent+0x2f8>)
 8003cd8:	781b      	ldrb	r3, [r3, #0]
 8003cda:	2b01      	cmp	r3, #1
 8003cdc:	d105      	bne.n	8003cea <EM_ProcessEvent+0x6a>
			{
				eNextState = ToplevelOutputMenuEntryHandler();
 8003cde:	f001 f809 	bl	8004cf4 <ToplevelOutputMenuEntryHandler>
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	461a      	mov	r2, r3
 8003ce6:	4ba2      	ldr	r3, [pc, #648]	; (8003f70 <EM_ProcessEvent+0x2f0>)
 8003ce8:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 8003cea:	4ba3      	ldr	r3, [pc, #652]	; (8003f78 <EM_ProcessEvent+0x2f8>)
 8003cec:	781b      	ldrb	r3, [r3, #0]
 8003cee:	2b02      	cmp	r3, #2
 8003cf0:	f040 821d 	bne.w	800412e <EM_ProcessEvent+0x4ae>
			{
				eNextState = ToplevelInputMenuEntryHandler();
 8003cf4:	f001 f82a 	bl	8004d4c <ToplevelInputMenuEntryHandler>
 8003cf8:	4603      	mov	r3, r0
 8003cfa:	461a      	mov	r2, r3
 8003cfc:	4b9c      	ldr	r3, [pc, #624]	; (8003f70 <EM_ProcessEvent+0x2f0>)
 8003cfe:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evRedBtn)
			{
				// no menu action
			}
			break;
 8003d00:	e215      	b.n	800412e <EM_ProcessEvent+0x4ae>

		case Toplevel_Output_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
			  printf("Toplevel_Output_Menu_State\n");
 8003d02:	489e      	ldr	r0, [pc, #632]	; (8003f7c <EM_ProcessEvent+0x2fc>)
 8003d04:	f00b fd62 	bl	800f7cc <puts>
			#endif

			if(eNewEvent == evEncoderPush)
 8003d08:	4b9b      	ldr	r3, [pc, #620]	; (8003f78 <EM_ProcessEvent+0x2f8>)
 8003d0a:	781b      	ldrb	r3, [r3, #0]
 8003d0c:	2b06      	cmp	r3, #6
 8003d0e:	d105      	bne.n	8003d1c <EM_ProcessEvent+0x9c>
			{
				eNextState = ToplevelOutputMenuExitHandler();
 8003d10:	f001 f806 	bl	8004d20 <ToplevelOutputMenuExitHandler>
 8003d14:	4603      	mov	r3, r0
 8003d16:	461a      	mov	r2, r3
 8003d18:	4b95      	ldr	r3, [pc, #596]	; (8003f70 <EM_ProcessEvent+0x2f0>)
 8003d1a:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evBlueBtn)
 8003d1c:	4b96      	ldr	r3, [pc, #600]	; (8003f78 <EM_ProcessEvent+0x2f8>)
 8003d1e:	781b      	ldrb	r3, [r3, #0]
 8003d20:	2b01      	cmp	r3, #1
 8003d22:	d108      	bne.n	8003d36 <EM_ProcessEvent+0xb6>
			{
				ToplevelMenu_setStatus(DISABLE_TOPLEVEL_MENU);
 8003d24:	2000      	movs	r0, #0
 8003d26:	f000 ffd5 	bl	8004cd4 <ToplevelMenu_setStatus>
				eNextState = FuncMainMenuEntryHandler();
 8003d2a:	f000 fdcb 	bl	80048c4 <FuncMainMenuEntryHandler>
 8003d2e:	4603      	mov	r3, r0
 8003d30:	461a      	mov	r2, r3
 8003d32:	4b8f      	ldr	r3, [pc, #572]	; (8003f70 <EM_ProcessEvent+0x2f0>)
 8003d34:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 8003d36:	4b90      	ldr	r3, [pc, #576]	; (8003f78 <EM_ProcessEvent+0x2f8>)
 8003d38:	781b      	ldrb	r3, [r3, #0]
 8003d3a:	2b02      	cmp	r3, #2
 8003d3c:	d108      	bne.n	8003d50 <EM_ProcessEvent+0xd0>
			{
				ToplevelMenu_setStatus(DISABLE_TOPLEVEL_MENU);
 8003d3e:	2000      	movs	r0, #0
 8003d40:	f000 ffc8 	bl	8004cd4 <ToplevelMenu_setStatus>
				eNextState = FreqMainMenuEntryHandler();
 8003d44:	f000 fba2 	bl	800448c <FreqMainMenuEntryHandler>
 8003d48:	4603      	mov	r3, r0
 8003d4a:	461a      	mov	r2, r3
 8003d4c:	4b88      	ldr	r3, [pc, #544]	; (8003f70 <EM_ProcessEvent+0x2f0>)
 8003d4e:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evYellowBtn)
 8003d50:	4b89      	ldr	r3, [pc, #548]	; (8003f78 <EM_ProcessEvent+0x2f8>)
 8003d52:	781b      	ldrb	r3, [r3, #0]
 8003d54:	2b03      	cmp	r3, #3
 8003d56:	d108      	bne.n	8003d6a <EM_ProcessEvent+0xea>
			{
				ToplevelMenu_setStatus(DISABLE_TOPLEVEL_MENU);
 8003d58:	2000      	movs	r0, #0
 8003d5a:	f000 ffbb 	bl	8004cd4 <ToplevelMenu_setStatus>
				eNextState = GainMainMenuEntryHandler();
 8003d5e:	f000 feb7 	bl	8004ad0 <GainMainMenuEntryHandler>
 8003d62:	4603      	mov	r3, r0
 8003d64:	461a      	mov	r2, r3
 8003d66:	4b82      	ldr	r3, [pc, #520]	; (8003f70 <EM_ProcessEvent+0x2f0>)
 8003d68:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evRedBtn)
 8003d6a:	4b83      	ldr	r3, [pc, #524]	; (8003f78 <EM_ProcessEvent+0x2f8>)
 8003d6c:	781b      	ldrb	r3, [r3, #0]
 8003d6e:	2b04      	cmp	r3, #4
 8003d70:	f040 81df 	bne.w	8004132 <EM_ProcessEvent+0x4b2>
			{
				ToplevelMenu_setStatus(DISABLE_TOPLEVEL_MENU);
 8003d74:	2000      	movs	r0, #0
 8003d76:	f000 ffad 	bl	8004cd4 <ToplevelMenu_setStatus>
				eNextState = BiasMenuEntryHandler();
 8003d7a:	f7ff ff2d 	bl	8003bd8 <BiasMenuEntryHandler>
 8003d7e:	4603      	mov	r3, r0
 8003d80:	461a      	mov	r2, r3
 8003d82:	4b7b      	ldr	r3, [pc, #492]	; (8003f70 <EM_ProcessEvent+0x2f0>)
 8003d84:	701a      	strb	r2, [r3, #0]
			}
			break;
 8003d86:	e1d4      	b.n	8004132 <EM_ProcessEvent+0x4b2>

		case Toplevel_Input_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
			  printf("Toplevel_Input_Menu_State\n");
 8003d88:	487d      	ldr	r0, [pc, #500]	; (8003f80 <EM_ProcessEvent+0x300>)
 8003d8a:	f00b fd1f 	bl	800f7cc <puts>
			#endif

			if(eNewEvent == evEncoderPush)
 8003d8e:	4b7a      	ldr	r3, [pc, #488]	; (8003f78 <EM_ProcessEvent+0x2f8>)
 8003d90:	781b      	ldrb	r3, [r3, #0]
 8003d92:	2b06      	cmp	r3, #6
 8003d94:	f040 81cf 	bne.w	8004136 <EM_ProcessEvent+0x4b6>
			{
				eNextState = ToplevelInputMenuExitHandler();
 8003d98:	f000 ffee 	bl	8004d78 <ToplevelInputMenuExitHandler>
 8003d9c:	4603      	mov	r3, r0
 8003d9e:	461a      	mov	r2, r3
 8003da0:	4b73      	ldr	r3, [pc, #460]	; (8003f70 <EM_ProcessEvent+0x2f0>)
 8003da2:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evRedBtn)
			{
				// no menu action
			}
			break;
 8003da4:	e1c7      	b.n	8004136 <EM_ProcessEvent+0x4b6>
// FUNC MENUS

		case Func_Main_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
				  printf("Func_Main_Menu_State\n");
 8003da6:	4877      	ldr	r0, [pc, #476]	; (8003f84 <EM_ProcessEvent+0x304>)
 8003da8:	f00b fd10 	bl	800f7cc <puts>

			if(eNewEvent == evEncoderSet)
			{
				// No menu action
			}
			if(eNewEvent == evEncoderPush)
 8003dac:	4b72      	ldr	r3, [pc, #456]	; (8003f78 <EM_ProcessEvent+0x2f8>)
 8003dae:	781b      	ldrb	r3, [r3, #0]
 8003db0:	2b06      	cmp	r3, #6
 8003db2:	d108      	bne.n	8003dc6 <EM_ProcessEvent+0x146>
			{
				eNextState = FuncMainMenuExitHandler();
 8003db4:	f000 fd9c 	bl	80048f0 <FuncMainMenuExitHandler>
 8003db8:	4603      	mov	r3, r0
 8003dba:	461a      	mov	r2, r3
 8003dbc:	4b6c      	ldr	r3, [pc, #432]	; (8003f70 <EM_ProcessEvent+0x2f0>)
 8003dbe:	701a      	strb	r2, [r3, #0]
				ToplevelMenu_setStatus(ENABLE_TOPLEVEL_OUTPUT_MENU);
 8003dc0:	2002      	movs	r0, #2
 8003dc2:	f000 ff87 	bl	8004cd4 <ToplevelMenu_setStatus>
			}
			if(eNewEvent == evBlueBtn)
 8003dc6:	4b6c      	ldr	r3, [pc, #432]	; (8003f78 <EM_ProcessEvent+0x2f8>)
 8003dc8:	781b      	ldrb	r3, [r3, #0]
 8003dca:	2b01      	cmp	r3, #1
 8003dcc:	d105      	bne.n	8003dda <EM_ProcessEvent+0x15a>
			{
				eNextState = FuncSignalMenuEntryHandler();
 8003dce:	f000 fdab 	bl	8004928 <FuncSignalMenuEntryHandler>
 8003dd2:	4603      	mov	r3, r0
 8003dd4:	461a      	mov	r2, r3
 8003dd6:	4b66      	ldr	r3, [pc, #408]	; (8003f70 <EM_ProcessEvent+0x2f0>)
 8003dd8:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 8003dda:	4b67      	ldr	r3, [pc, #412]	; (8003f78 <EM_ProcessEvent+0x2f8>)
 8003ddc:	781b      	ldrb	r3, [r3, #0]
 8003dde:	2b02      	cmp	r3, #2
 8003de0:	f040 81ab 	bne.w	800413a <EM_ProcessEvent+0x4ba>
			{
				eNextState = FuncSyncMenuEntryHandler();
 8003de4:	f000 fe04 	bl	80049f0 <FuncSyncMenuEntryHandler>
 8003de8:	4603      	mov	r3, r0
 8003dea:	461a      	mov	r2, r3
 8003dec:	4b60      	ldr	r3, [pc, #384]	; (8003f70 <EM_ProcessEvent+0x2f0>)
 8003dee:	701a      	strb	r2, [r3, #0]
			}

			break;
 8003df0:	e1a3      	b.n	800413a <EM_ProcessEvent+0x4ba>

		case Func_Signal_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
				  printf("Func_Signal_Menu_State\n");
 8003df2:	4865      	ldr	r0, [pc, #404]	; (8003f88 <EM_ProcessEvent+0x308>)
 8003df4:	f00b fcea 	bl	800f7cc <puts>
			#endif

			if(eNewEvent == evEncoderSet)
 8003df8:	4b5f      	ldr	r3, [pc, #380]	; (8003f78 <EM_ProcessEvent+0x2f8>)
 8003dfa:	781b      	ldrb	r3, [r3, #0]
 8003dfc:	2b05      	cmp	r3, #5
 8003dfe:	d120      	bne.n	8003e42 <EM_ProcessEvent+0x1c2>
			{
				if(duty_adjust_mode)
 8003e00:	4b62      	ldr	r3, [pc, #392]	; (8003f8c <EM_ProcessEvent+0x30c>)
 8003e02:	781b      	ldrb	r3, [r3, #0]
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d016      	beq.n	8003e36 <EM_ProcessEvent+0x1b6>
					TIM3->CCR2 = (pow(ENCODER_TIMER->CNT, 2));
 8003e08:	4b61      	ldr	r3, [pc, #388]	; (8003f90 <EM_ProcessEvent+0x310>)
 8003e0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	f7fc fba1 	bl	8000554 <__aeabi_ui2d>
 8003e12:	4603      	mov	r3, r0
 8003e14:	460c      	mov	r4, r1
 8003e16:	ed9f 1b54 	vldr	d1, [pc, #336]	; 8003f68 <EM_ProcessEvent+0x2e8>
 8003e1a:	ec44 3b10 	vmov	d0, r3, r4
 8003e1e:	f00d fcaf 	bl	8011780 <pow>
 8003e22:	ec53 2b10 	vmov	r2, r3, d0
 8003e26:	4c5b      	ldr	r4, [pc, #364]	; (8003f94 <EM_ProcessEvent+0x314>)
 8003e28:	4610      	mov	r0, r2
 8003e2a:	4619      	mov	r1, r3
 8003e2c:	f7fc fee4 	bl	8000bf8 <__aeabi_d2uiz>
 8003e30:	4603      	mov	r3, r0
 8003e32:	63a3      	str	r3, [r4, #56]	; 0x38
 8003e34:	e005      	b.n	8003e42 <EM_ProcessEvent+0x1c2>
				else
					eNextState = FuncSignalMenuInputHandler();
 8003e36:	f000 fdaf 	bl	8004998 <FuncSignalMenuInputHandler>
 8003e3a:	4603      	mov	r3, r0
 8003e3c:	461a      	mov	r2, r3
 8003e3e:	4b4c      	ldr	r3, [pc, #304]	; (8003f70 <EM_ProcessEvent+0x2f0>)
 8003e40:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8003e42:	4b4d      	ldr	r3, [pc, #308]	; (8003f78 <EM_ProcessEvent+0x2f8>)
 8003e44:	781b      	ldrb	r3, [r3, #0]
 8003e46:	2b06      	cmp	r3, #6
 8003e48:	d105      	bne.n	8003e56 <EM_ProcessEvent+0x1d6>
			{
				eNextState = FuncSignalMenuExitHandler();
 8003e4a:	f000 fdbb 	bl	80049c4 <FuncSignalMenuExitHandler>
 8003e4e:	4603      	mov	r3, r0
 8003e50:	461a      	mov	r2, r3
 8003e52:	4b47      	ldr	r3, [pc, #284]	; (8003f70 <EM_ProcessEvent+0x2f0>)
 8003e54:	701a      	strb	r2, [r3, #0]

			}
			if(eNewEvent == evYellowBtn)
 8003e56:	4b48      	ldr	r3, [pc, #288]	; (8003f78 <EM_ProcessEvent+0x2f8>)
 8003e58:	781b      	ldrb	r3, [r3, #0]
 8003e5a:	2b03      	cmp	r3, #3
 8003e5c:	f040 816f 	bne.w	800413e <EM_ProcessEvent+0x4be>
			{
				duty_adjust_mode ^= 1U;
 8003e60:	4b4a      	ldr	r3, [pc, #296]	; (8003f8c <EM_ProcessEvent+0x30c>)
 8003e62:	781b      	ldrb	r3, [r3, #0]
 8003e64:	f083 0301 	eor.w	r3, r3, #1
 8003e68:	b2da      	uxtb	r2, r3
 8003e6a:	4b48      	ldr	r3, [pc, #288]	; (8003f8c <EM_ProcessEvent+0x30c>)
 8003e6c:	701a      	strb	r2, [r3, #0]
				ENCODER_TIMER->ARR = 16384;
 8003e6e:	4b48      	ldr	r3, [pc, #288]	; (8003f90 <EM_ProcessEvent+0x310>)
 8003e70:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003e74:	62da      	str	r2, [r3, #44]	; 0x2c
				eNewEvent = evIdle;
 8003e76:	4b40      	ldr	r3, [pc, #256]	; (8003f78 <EM_ProcessEvent+0x2f8>)
 8003e78:	2200      	movs	r2, #0
 8003e7a:	701a      	strb	r2, [r3, #0]
				eNextState = Func_Signal_Menu_State;
 8003e7c:	4b3c      	ldr	r3, [pc, #240]	; (8003f70 <EM_ProcessEvent+0x2f0>)
 8003e7e:	2204      	movs	r2, #4
 8003e80:	701a      	strb	r2, [r3, #0]
			}

			break;
 8003e82:	e15c      	b.n	800413e <EM_ProcessEvent+0x4be>

		case Func_Sync_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
				  printf("Func_Sync_Menu_State\n");
 8003e84:	4844      	ldr	r0, [pc, #272]	; (8003f98 <EM_ProcessEvent+0x318>)
 8003e86:	f00b fca1 	bl	800f7cc <puts>
			#endif

			if(eNewEvent == evEncoderSet)
 8003e8a:	4b3b      	ldr	r3, [pc, #236]	; (8003f78 <EM_ProcessEvent+0x2f8>)
 8003e8c:	781b      	ldrb	r3, [r3, #0]
 8003e8e:	2b05      	cmp	r3, #5
 8003e90:	d105      	bne.n	8003e9e <EM_ProcessEvent+0x21e>
			{
				eNextState = FuncSyncMenuInputHandler();
 8003e92:	f000 fde5 	bl	8004a60 <FuncSyncMenuInputHandler>
 8003e96:	4603      	mov	r3, r0
 8003e98:	461a      	mov	r2, r3
 8003e9a:	4b35      	ldr	r3, [pc, #212]	; (8003f70 <EM_ProcessEvent+0x2f0>)
 8003e9c:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8003e9e:	4b36      	ldr	r3, [pc, #216]	; (8003f78 <EM_ProcessEvent+0x2f8>)
 8003ea0:	781b      	ldrb	r3, [r3, #0]
 8003ea2:	2b06      	cmp	r3, #6
 8003ea4:	f040 814d 	bne.w	8004142 <EM_ProcessEvent+0x4c2>
			{
				eNextState = FuncSyncMenuExitHandler();
 8003ea8:	f000 fdf0 	bl	8004a8c <FuncSyncMenuExitHandler>
 8003eac:	4603      	mov	r3, r0
 8003eae:	461a      	mov	r2, r3
 8003eb0:	4b2f      	ldr	r3, [pc, #188]	; (8003f70 <EM_ProcessEvent+0x2f0>)
 8003eb2:	701a      	strb	r2, [r3, #0]
			}

			break;
 8003eb4:	e145      	b.n	8004142 <EM_ProcessEvent+0x4c2>
// GAIN MENUS

		case Gain_Main_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
				  printf("Gain_Main_Menu_State\n");
 8003eb6:	4839      	ldr	r0, [pc, #228]	; (8003f9c <EM_ProcessEvent+0x31c>)
 8003eb8:	f00b fc88 	bl	800f7cc <puts>
			#endif
			if(eNewEvent == evEncoderSet)
			{
				// No menu action
			}
			if(eNewEvent == evEncoderPush)
 8003ebc:	4b2e      	ldr	r3, [pc, #184]	; (8003f78 <EM_ProcessEvent+0x2f8>)
 8003ebe:	781b      	ldrb	r3, [r3, #0]
 8003ec0:	2b06      	cmp	r3, #6
 8003ec2:	d108      	bne.n	8003ed6 <EM_ProcessEvent+0x256>
			{
				eNextState = GainMainMenuExitHandler();
 8003ec4:	f000 fe1a 	bl	8004afc <GainMainMenuExitHandler>
 8003ec8:	4603      	mov	r3, r0
 8003eca:	461a      	mov	r2, r3
 8003ecc:	4b28      	ldr	r3, [pc, #160]	; (8003f70 <EM_ProcessEvent+0x2f0>)
 8003ece:	701a      	strb	r2, [r3, #0]
				ToplevelMenu_setStatus(ENABLE_TOPLEVEL_OUTPUT_MENU);
 8003ed0:	2002      	movs	r0, #2
 8003ed2:	f000 feff 	bl	8004cd4 <ToplevelMenu_setStatus>
			}
			if(eNewEvent == evBlueBtn)
 8003ed6:	4b28      	ldr	r3, [pc, #160]	; (8003f78 <EM_ProcessEvent+0x2f8>)
 8003ed8:	781b      	ldrb	r3, [r3, #0]
 8003eda:	2b01      	cmp	r3, #1
 8003edc:	d105      	bne.n	8003eea <EM_ProcessEvent+0x26a>
			{
				eNextState = GainSignalMenuEntryHandler();
 8003ede:	f000 fe29 	bl	8004b34 <GainSignalMenuEntryHandler>
 8003ee2:	4603      	mov	r3, r0
 8003ee4:	461a      	mov	r2, r3
 8003ee6:	4b22      	ldr	r3, [pc, #136]	; (8003f70 <EM_ProcessEvent+0x2f0>)
 8003ee8:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 8003eea:	4b23      	ldr	r3, [pc, #140]	; (8003f78 <EM_ProcessEvent+0x2f8>)
 8003eec:	781b      	ldrb	r3, [r3, #0]
 8003eee:	2b02      	cmp	r3, #2
 8003ef0:	f040 8129 	bne.w	8004146 <EM_ProcessEvent+0x4c6>
			{
				eNextState = GainSyncMenuEntryHandler();
 8003ef4:	f000 fe80 	bl	8004bf8 <GainSyncMenuEntryHandler>
 8003ef8:	4603      	mov	r3, r0
 8003efa:	461a      	mov	r2, r3
 8003efc:	4b1c      	ldr	r3, [pc, #112]	; (8003f70 <EM_ProcessEvent+0x2f0>)
 8003efe:	701a      	strb	r2, [r3, #0]
			}

			break;
 8003f00:	e121      	b.n	8004146 <EM_ProcessEvent+0x4c6>

		case Gain_Signal_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
				  printf("Gain_Signal_Menu_State\n");
 8003f02:	4827      	ldr	r0, [pc, #156]	; (8003fa0 <EM_ProcessEvent+0x320>)
 8003f04:	f00b fc62 	bl	800f7cc <puts>
			#endif

			if(eNewEvent == evEncoderSet)
 8003f08:	4b1b      	ldr	r3, [pc, #108]	; (8003f78 <EM_ProcessEvent+0x2f8>)
 8003f0a:	781b      	ldrb	r3, [r3, #0]
 8003f0c:	2b05      	cmp	r3, #5
 8003f0e:	d105      	bne.n	8003f1c <EM_ProcessEvent+0x29c>
			{
				eNextState = GainSignalMenuInputHandler();
 8003f10:	f000 fe46 	bl	8004ba0 <GainSignalMenuInputHandler>
 8003f14:	4603      	mov	r3, r0
 8003f16:	461a      	mov	r2, r3
 8003f18:	4b15      	ldr	r3, [pc, #84]	; (8003f70 <EM_ProcessEvent+0x2f0>)
 8003f1a:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8003f1c:	4b16      	ldr	r3, [pc, #88]	; (8003f78 <EM_ProcessEvent+0x2f8>)
 8003f1e:	781b      	ldrb	r3, [r3, #0]
 8003f20:	2b06      	cmp	r3, #6
 8003f22:	f040 8112 	bne.w	800414a <EM_ProcessEvent+0x4ca>
			{
				eNextState = GainSignalMenuExitHandler();
 8003f26:	f000 fe51 	bl	8004bcc <GainSignalMenuExitHandler>
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	461a      	mov	r2, r3
 8003f2e:	4b10      	ldr	r3, [pc, #64]	; (8003f70 <EM_ProcessEvent+0x2f0>)
 8003f30:	701a      	strb	r2, [r3, #0]
			}

			break;
 8003f32:	e10a      	b.n	800414a <EM_ProcessEvent+0x4ca>

		case Gain_Sync_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
				  printf("Gain_Sync_Menu_State\n");
 8003f34:	481b      	ldr	r0, [pc, #108]	; (8003fa4 <EM_ProcessEvent+0x324>)
 8003f36:	f00b fc49 	bl	800f7cc <puts>
			#endif

			if(eNewEvent == evEncoderSet)
 8003f3a:	4b0f      	ldr	r3, [pc, #60]	; (8003f78 <EM_ProcessEvent+0x2f8>)
 8003f3c:	781b      	ldrb	r3, [r3, #0]
 8003f3e:	2b05      	cmp	r3, #5
 8003f40:	d105      	bne.n	8003f4e <EM_ProcessEvent+0x2ce>
			{
				eNextState = GainSyncMenuInputHandler();
 8003f42:	f000 fe8f 	bl	8004c64 <GainSyncMenuInputHandler>
 8003f46:	4603      	mov	r3, r0
 8003f48:	461a      	mov	r2, r3
 8003f4a:	4b09      	ldr	r3, [pc, #36]	; (8003f70 <EM_ProcessEvent+0x2f0>)
 8003f4c:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8003f4e:	4b0a      	ldr	r3, [pc, #40]	; (8003f78 <EM_ProcessEvent+0x2f8>)
 8003f50:	781b      	ldrb	r3, [r3, #0]
 8003f52:	2b06      	cmp	r3, #6
 8003f54:	f040 80fb 	bne.w	800414e <EM_ProcessEvent+0x4ce>
			{
				eNextState = GainSyncMenuExitHandler();
 8003f58:	f000 fe9a 	bl	8004c90 <GainSyncMenuExitHandler>
 8003f5c:	4603      	mov	r3, r0
 8003f5e:	461a      	mov	r2, r3
 8003f60:	4b03      	ldr	r3, [pc, #12]	; (8003f70 <EM_ProcessEvent+0x2f0>)
 8003f62:	701a      	strb	r2, [r3, #0]
			}

			break;
 8003f64:	e0f3      	b.n	800414e <EM_ProcessEvent+0x4ce>
 8003f66:	bf00      	nop
 8003f68:	00000000 	.word	0x00000000
 8003f6c:	40000000 	.word	0x40000000
 8003f70:	20001eca 	.word	0x20001eca
 8003f74:	0801322c 	.word	0x0801322c
 8003f78:	20001ecb 	.word	0x20001ecb
 8003f7c:	08013238 	.word	0x08013238
 8003f80:	08013254 	.word	0x08013254
 8003f84:	08013270 	.word	0x08013270
 8003f88:	08013288 	.word	0x08013288
 8003f8c:	20001ecc 	.word	0x20001ecc
 8003f90:	40012c00 	.word	0x40012c00
 8003f94:	40000400 	.word	0x40000400
 8003f98:	080132a0 	.word	0x080132a0
 8003f9c:	080132b8 	.word	0x080132b8
 8003fa0:	080132d0 	.word	0x080132d0
 8003fa4:	080132e8 	.word	0x080132e8
// FREQ MENUS

		case Freq_Main_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
				  printf("Freq_Main_Menu_State\n");
 8003fa8:	486f      	ldr	r0, [pc, #444]	; (8004168 <EM_ProcessEvent+0x4e8>)
 8003faa:	f00b fc0f 	bl	800f7cc <puts>
			#endif

			if(eNewEvent == evEncoderPush)
 8003fae:	4b6f      	ldr	r3, [pc, #444]	; (800416c <EM_ProcessEvent+0x4ec>)
 8003fb0:	781b      	ldrb	r3, [r3, #0]
 8003fb2:	2b06      	cmp	r3, #6
 8003fb4:	d108      	bne.n	8003fc8 <EM_ProcessEvent+0x348>
			{
				eNextState = FreqMainMenuExitHandler();
 8003fb6:	f000 fa7f 	bl	80044b8 <FreqMainMenuExitHandler>
 8003fba:	4603      	mov	r3, r0
 8003fbc:	461a      	mov	r2, r3
 8003fbe:	4b6c      	ldr	r3, [pc, #432]	; (8004170 <EM_ProcessEvent+0x4f0>)
 8003fc0:	701a      	strb	r2, [r3, #0]
				ToplevelMenu_setStatus(ENABLE_TOPLEVEL_OUTPUT_MENU);
 8003fc2:	2002      	movs	r0, #2
 8003fc4:	f000 fe86 	bl	8004cd4 <ToplevelMenu_setStatus>
			}
			if(eNewEvent == evBlueBtn)
 8003fc8:	4b68      	ldr	r3, [pc, #416]	; (800416c <EM_ProcessEvent+0x4ec>)
 8003fca:	781b      	ldrb	r3, [r3, #0]
 8003fcc:	2b01      	cmp	r3, #1
 8003fce:	d105      	bne.n	8003fdc <EM_ProcessEvent+0x35c>
			{
				eNextState = FreqPresetMenuEntryHandler();
 8003fd0:	f000 fa94 	bl	80044fc <FreqPresetMenuEntryHandler>
 8003fd4:	4603      	mov	r3, r0
 8003fd6:	461a      	mov	r2, r3
 8003fd8:	4b65      	ldr	r3, [pc, #404]	; (8004170 <EM_ProcessEvent+0x4f0>)
 8003fda:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 8003fdc:	4b63      	ldr	r3, [pc, #396]	; (800416c <EM_ProcessEvent+0x4ec>)
 8003fde:	781b      	ldrb	r3, [r3, #0]
 8003fe0:	2b02      	cmp	r3, #2
 8003fe2:	d105      	bne.n	8003ff0 <EM_ProcessEvent+0x370>
			{
				eNextState = FreqAdjustMenuEntryHandler();
 8003fe4:	f000 faea 	bl	80045bc <FreqAdjustMenuEntryHandler>
 8003fe8:	4603      	mov	r3, r0
 8003fea:	461a      	mov	r2, r3
 8003fec:	4b60      	ldr	r3, [pc, #384]	; (8004170 <EM_ProcessEvent+0x4f0>)
 8003fee:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evYellowBtn)
 8003ff0:	4b5e      	ldr	r3, [pc, #376]	; (800416c <EM_ProcessEvent+0x4ec>)
 8003ff2:	781b      	ldrb	r3, [r3, #0]
 8003ff4:	2b03      	cmp	r3, #3
 8003ff6:	f040 80ac 	bne.w	8004152 <EM_ProcessEvent+0x4d2>
			{
				eNextState = FreqSweepMenuEntryHandler();
 8003ffa:	f000 f8df 	bl	80041bc <FreqSweepMenuEntryHandler>
 8003ffe:	4603      	mov	r3, r0
 8004000:	461a      	mov	r2, r3
 8004002:	4b5b      	ldr	r3, [pc, #364]	; (8004170 <EM_ProcessEvent+0x4f0>)
 8004004:	701a      	strb	r2, [r3, #0]
			}

			break;
 8004006:	e0a4      	b.n	8004152 <EM_ProcessEvent+0x4d2>

		case Freq_Preset_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
				  printf("Freq_Preset_Menu_State\n");
 8004008:	485a      	ldr	r0, [pc, #360]	; (8004174 <EM_ProcessEvent+0x4f4>)
 800400a:	f00b fbdf 	bl	800f7cc <puts>
			#endif

			if(eNewEvent == evEncoderSet)
 800400e:	4b57      	ldr	r3, [pc, #348]	; (800416c <EM_ProcessEvent+0x4ec>)
 8004010:	781b      	ldrb	r3, [r3, #0]
 8004012:	2b05      	cmp	r3, #5
 8004014:	d105      	bne.n	8004022 <EM_ProcessEvent+0x3a2>
			{
				eNextState = FreqPresetMenuInputHandler();
 8004016:	f000 faa5 	bl	8004564 <FreqPresetMenuInputHandler>
 800401a:	4603      	mov	r3, r0
 800401c:	461a      	mov	r2, r3
 800401e:	4b54      	ldr	r3, [pc, #336]	; (8004170 <EM_ProcessEvent+0x4f0>)
 8004020:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8004022:	4b52      	ldr	r3, [pc, #328]	; (800416c <EM_ProcessEvent+0x4ec>)
 8004024:	781b      	ldrb	r3, [r3, #0]
 8004026:	2b06      	cmp	r3, #6
 8004028:	f040 8095 	bne.w	8004156 <EM_ProcessEvent+0x4d6>
			{
				eNextState = FreqPresetMenuExitHandler();
 800402c:	f000 fab0 	bl	8004590 <FreqPresetMenuExitHandler>
 8004030:	4603      	mov	r3, r0
 8004032:	461a      	mov	r2, r3
 8004034:	4b4e      	ldr	r3, [pc, #312]	; (8004170 <EM_ProcessEvent+0x4f0>)
 8004036:	701a      	strb	r2, [r3, #0]
			}
			break;
 8004038:	e08d      	b.n	8004156 <EM_ProcessEvent+0x4d6>

		case Freq_Adjust_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
				  printf("Freq_Adjust_Menu_State\n");
 800403a:	484f      	ldr	r0, [pc, #316]	; (8004178 <EM_ProcessEvent+0x4f8>)
 800403c:	f00b fbc6 	bl	800f7cc <puts>
			#endif

			if(eNewEvent == evEncoderSet)
 8004040:	4b4a      	ldr	r3, [pc, #296]	; (800416c <EM_ProcessEvent+0x4ec>)
 8004042:	781b      	ldrb	r3, [r3, #0]
 8004044:	2b05      	cmp	r3, #5
 8004046:	d105      	bne.n	8004054 <EM_ProcessEvent+0x3d4>
			{
				eNextState = FreqAdjustMenuInputHandler();
 8004048:	f000 fada 	bl	8004600 <FreqAdjustMenuInputHandler>
 800404c:	4603      	mov	r3, r0
 800404e:	461a      	mov	r2, r3
 8004050:	4b47      	ldr	r3, [pc, #284]	; (8004170 <EM_ProcessEvent+0x4f0>)
 8004052:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8004054:	4b45      	ldr	r3, [pc, #276]	; (800416c <EM_ProcessEvent+0x4ec>)
 8004056:	781b      	ldrb	r3, [r3, #0]
 8004058:	2b06      	cmp	r3, #6
 800405a:	d17e      	bne.n	800415a <EM_ProcessEvent+0x4da>
			{
				eNextState = FreqAdjustMenuExitHandler();
 800405c:	f000 fae2 	bl	8004624 <FreqAdjustMenuExitHandler>
 8004060:	4603      	mov	r3, r0
 8004062:	461a      	mov	r2, r3
 8004064:	4b42      	ldr	r3, [pc, #264]	; (8004170 <EM_ProcessEvent+0x4f0>)
 8004066:	701a      	strb	r2, [r3, #0]
			}
			break;
 8004068:	e077      	b.n	800415a <EM_ProcessEvent+0x4da>

		case Freq_Sweep_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
				  printf("Freq_Sweep_Menu_State\n");
 800406a:	4844      	ldr	r0, [pc, #272]	; (800417c <EM_ProcessEvent+0x4fc>)
 800406c:	f00b fbae 	bl	800f7cc <puts>
			#endif

			if(eNewEvent == evBlueBtn)
 8004070:	4b3e      	ldr	r3, [pc, #248]	; (800416c <EM_ProcessEvent+0x4ec>)
 8004072:	781b      	ldrb	r3, [r3, #0]
 8004074:	2b01      	cmp	r3, #1
 8004076:	d106      	bne.n	8004086 <EM_ProcessEvent+0x406>
			{
				// enable
				eNextState = FreqSweepMenuInputHandler(evSweepEnableBtn);
 8004078:	2007      	movs	r0, #7
 800407a:	f000 f8fb 	bl	8004274 <FreqSweepMenuInputHandler>
 800407e:	4603      	mov	r3, r0
 8004080:	461a      	mov	r2, r3
 8004082:	4b3b      	ldr	r3, [pc, #236]	; (8004170 <EM_ProcessEvent+0x4f0>)
 8004084:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 8004086:	4b39      	ldr	r3, [pc, #228]	; (800416c <EM_ProcessEvent+0x4ec>)
 8004088:	781b      	ldrb	r3, [r3, #0]
 800408a:	2b02      	cmp	r3, #2
 800408c:	d106      	bne.n	800409c <EM_ProcessEvent+0x41c>
			{
				// direction
				eNextState = FreqSweepMenuInputHandler(evSweepModeBtn);
 800408e:	2008      	movs	r0, #8
 8004090:	f000 f8f0 	bl	8004274 <FreqSweepMenuInputHandler>
 8004094:	4603      	mov	r3, r0
 8004096:	461a      	mov	r2, r3
 8004098:	4b35      	ldr	r3, [pc, #212]	; (8004170 <EM_ProcessEvent+0x4f0>)
 800409a:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evYellowBtn)
 800409c:	4b33      	ldr	r3, [pc, #204]	; (800416c <EM_ProcessEvent+0x4ec>)
 800409e:	781b      	ldrb	r3, [r3, #0]
 80040a0:	2b03      	cmp	r3, #3
 80040a2:	d106      	bne.n	80040b2 <EM_ProcessEvent+0x432>
			{
				// set sweep speed
				eNextState = FreqSweepMenuInputHandler(evSweepSpeedBtn);
 80040a4:	2009      	movs	r0, #9
 80040a6:	f000 f8e5 	bl	8004274 <FreqSweepMenuInputHandler>
 80040aa:	4603      	mov	r3, r0
 80040ac:	461a      	mov	r2, r3
 80040ae:	4b30      	ldr	r3, [pc, #192]	; (8004170 <EM_ProcessEvent+0x4f0>)
 80040b0:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evRedBtn)
 80040b2:	4b2e      	ldr	r3, [pc, #184]	; (800416c <EM_ProcessEvent+0x4ec>)
 80040b4:	781b      	ldrb	r3, [r3, #0]
 80040b6:	2b04      	cmp	r3, #4
 80040b8:	d106      	bne.n	80040c8 <EM_ProcessEvent+0x448>
			{
				// set lower/upper sweep limit
				eNextState = FreqSweepMenuInputHandler(evSweepLimitBtn);
 80040ba:	200a      	movs	r0, #10
 80040bc:	f000 f8da 	bl	8004274 <FreqSweepMenuInputHandler>
 80040c0:	4603      	mov	r3, r0
 80040c2:	461a      	mov	r2, r3
 80040c4:	4b2a      	ldr	r3, [pc, #168]	; (8004170 <EM_ProcessEvent+0x4f0>)
 80040c6:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderSet)
 80040c8:	4b28      	ldr	r3, [pc, #160]	; (800416c <EM_ProcessEvent+0x4ec>)
 80040ca:	781b      	ldrb	r3, [r3, #0]
 80040cc:	2b05      	cmp	r3, #5
 80040ce:	d106      	bne.n	80040de <EM_ProcessEvent+0x45e>
			{
				eNextState = FreqSweepMenuInputHandler(evEncoderSweep);
 80040d0:	200b      	movs	r0, #11
 80040d2:	f000 f8cf 	bl	8004274 <FreqSweepMenuInputHandler>
 80040d6:	4603      	mov	r3, r0
 80040d8:	461a      	mov	r2, r3
 80040da:	4b25      	ldr	r3, [pc, #148]	; (8004170 <EM_ProcessEvent+0x4f0>)
 80040dc:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 80040de:	4b23      	ldr	r3, [pc, #140]	; (800416c <EM_ProcessEvent+0x4ec>)
 80040e0:	781b      	ldrb	r3, [r3, #0]
 80040e2:	2b06      	cmp	r3, #6
 80040e4:	d13b      	bne.n	800415e <EM_ProcessEvent+0x4de>
			{
				eNextState = FreqSweepMenuExitHandler();
 80040e6:	f000 f9ad 	bl	8004444 <FreqSweepMenuExitHandler>
 80040ea:	4603      	mov	r3, r0
 80040ec:	461a      	mov	r2, r3
 80040ee:	4b20      	ldr	r3, [pc, #128]	; (8004170 <EM_ProcessEvent+0x4f0>)
 80040f0:	701a      	strb	r2, [r3, #0]
			}

			break;
 80040f2:	e034      	b.n	800415e <EM_ProcessEvent+0x4de>
// BIAS MENUS

		case Bias_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
				  printf("Bias_Menu_State\n");
 80040f4:	4822      	ldr	r0, [pc, #136]	; (8004180 <EM_ProcessEvent+0x500>)
 80040f6:	f00b fb69 	bl	800f7cc <puts>
			#endif

			if(eNewEvent == evEncoderSet)
 80040fa:	4b1c      	ldr	r3, [pc, #112]	; (800416c <EM_ProcessEvent+0x4ec>)
 80040fc:	781b      	ldrb	r3, [r3, #0]
 80040fe:	2b05      	cmp	r3, #5
 8004100:	d105      	bne.n	800410e <EM_ProcessEvent+0x48e>
			{
				eNextState = BiasMenuInputHandler();
 8004102:	f7ff fd8b 	bl	8003c1c <BiasMenuInputHandler>
 8004106:	4603      	mov	r3, r0
 8004108:	461a      	mov	r2, r3
 800410a:	4b19      	ldr	r3, [pc, #100]	; (8004170 <EM_ProcessEvent+0x4f0>)
 800410c:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 800410e:	4b17      	ldr	r3, [pc, #92]	; (800416c <EM_ProcessEvent+0x4ec>)
 8004110:	781b      	ldrb	r3, [r3, #0]
 8004112:	2b06      	cmp	r3, #6
 8004114:	d125      	bne.n	8004162 <EM_ProcessEvent+0x4e2>
			{
				eNextState = BiasMenuExitHandler();
 8004116:	f7ff fd97 	bl	8003c48 <BiasMenuExitHandler>
 800411a:	4603      	mov	r3, r0
 800411c:	461a      	mov	r2, r3
 800411e:	4b14      	ldr	r3, [pc, #80]	; (8004170 <EM_ProcessEvent+0x4f0>)
 8004120:	701a      	strb	r2, [r3, #0]
				ToplevelMenu_setStatus(ENABLE_TOPLEVEL_OUTPUT_MENU);
 8004122:	2002      	movs	r0, #2
 8004124:	f000 fdd6 	bl	8004cd4 <ToplevelMenu_setStatus>
			}

			break;
 8004128:	e01b      	b.n	8004162 <EM_ProcessEvent+0x4e2>

		default:
			break;
 800412a:	bf00      	nop
 800412c:	e01a      	b.n	8004164 <EM_ProcessEvent+0x4e4>
			break;
 800412e:	bf00      	nop
 8004130:	e018      	b.n	8004164 <EM_ProcessEvent+0x4e4>
			break;
 8004132:	bf00      	nop
 8004134:	e016      	b.n	8004164 <EM_ProcessEvent+0x4e4>
			break;
 8004136:	bf00      	nop
 8004138:	e014      	b.n	8004164 <EM_ProcessEvent+0x4e4>
			break;
 800413a:	bf00      	nop
 800413c:	e012      	b.n	8004164 <EM_ProcessEvent+0x4e4>
			break;
 800413e:	bf00      	nop
 8004140:	e010      	b.n	8004164 <EM_ProcessEvent+0x4e4>
			break;
 8004142:	bf00      	nop
 8004144:	e00e      	b.n	8004164 <EM_ProcessEvent+0x4e4>
			break;
 8004146:	bf00      	nop
 8004148:	e00c      	b.n	8004164 <EM_ProcessEvent+0x4e4>
			break;
 800414a:	bf00      	nop
 800414c:	e00a      	b.n	8004164 <EM_ProcessEvent+0x4e4>
			break;
 800414e:	bf00      	nop
 8004150:	e008      	b.n	8004164 <EM_ProcessEvent+0x4e4>
			break;
 8004152:	bf00      	nop
 8004154:	e006      	b.n	8004164 <EM_ProcessEvent+0x4e4>
			break;
 8004156:	bf00      	nop
 8004158:	e004      	b.n	8004164 <EM_ProcessEvent+0x4e4>
			break;
 800415a:	bf00      	nop
 800415c:	e002      	b.n	8004164 <EM_ProcessEvent+0x4e4>
			break;
 800415e:	bf00      	nop
 8004160:	e000      	b.n	8004164 <EM_ProcessEvent+0x4e4>
			break;
 8004162:	bf00      	nop
	}

}
 8004164:	bf00      	nop
 8004166:	bd98      	pop	{r3, r4, r7, pc}
 8004168:	08013300 	.word	0x08013300
 800416c:	20001ecb 	.word	0x20001ecb
 8004170:	20001eca 	.word	0x20001eca
 8004174:	08013318 	.word	0x08013318
 8004178:	08013330 	.word	0x08013330
 800417c:	08013348 	.word	0x08013348
 8004180:	08013360 	.word	0x08013360

08004184 <EM_IsDutyAdjustMode>:
 *	@param None
 *	@retval None
 *
 */
uint8_t EM_IsDutyAdjustMode()
{
 8004184:	b480      	push	{r7}
 8004186:	af00      	add	r7, sp, #0
	return duty_adjust_mode;
 8004188:	4b03      	ldr	r3, [pc, #12]	; (8004198 <EM_IsDutyAdjustMode+0x14>)
 800418a:	781b      	ldrb	r3, [r3, #0]
}
 800418c:	4618      	mov	r0, r3
 800418e:	46bd      	mov	sp, r7
 8004190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004194:	4770      	bx	lr
 8004196:	bf00      	nop
 8004198:	20001ecc 	.word	0x20001ecc

0800419c <EM_SetNewEvent>:
 *	@param None
 *	@retval None
 *
 */
void EM_SetNewEvent(eSystemEvent pEvent)
{
 800419c:	b480      	push	{r7}
 800419e:	b083      	sub	sp, #12
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	4603      	mov	r3, r0
 80041a4:	71fb      	strb	r3, [r7, #7]
	eNewEvent = pEvent;
 80041a6:	4a04      	ldr	r2, [pc, #16]	; (80041b8 <EM_SetNewEvent+0x1c>)
 80041a8:	79fb      	ldrb	r3, [r7, #7]
 80041aa:	7013      	strb	r3, [r2, #0]
}
 80041ac:	bf00      	nop
 80041ae:	370c      	adds	r7, #12
 80041b0:	46bd      	mov	sp, r7
 80041b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b6:	4770      	bx	lr
 80041b8:	20001ecb 	.word	0x20001ecb

080041bc <FreqSweepMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqSweepMenuEntryHandler()
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FreqSweepMenuEntryHandler captured\n");
 80041c0:	4825      	ldr	r0, [pc, #148]	; (8004258 <FreqSweepMenuEntryHandler+0x9c>)
 80041c2:	f00b fb03 	bl	800f7cc <puts>
	#endif

	DM_RefreshScreen();
 80041c6:	f7fd f957 	bl	8001478 <DM_RefreshScreen>

	if( sweep_upper_bounds_longest_output_arr != OUTPUT_TIMER->ARR)
 80041ca:	4b24      	ldr	r3, [pc, #144]	; (800425c <FreqSweepMenuEntryHandler+0xa0>)
 80041cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041ce:	ee07 3a90 	vmov	s15, r3
 80041d2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80041d6:	4b22      	ldr	r3, [pc, #136]	; (8004260 <FreqSweepMenuEntryHandler+0xa4>)
 80041d8:	edd3 7a00 	vldr	s15, [r3]
 80041dc:	eeb4 7a67 	vcmp.f32	s14, s15
 80041e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041e4:	d008      	beq.n	80041f8 <FreqSweepMenuEntryHandler+0x3c>
		sweep_upper_bounds_longest_output_arr  = OUTPUT_TIMER->ARR;
 80041e6:	4b1d      	ldr	r3, [pc, #116]	; (800425c <FreqSweepMenuEntryHandler+0xa0>)
 80041e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041ea:	ee07 3a90 	vmov	s15, r3
 80041ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041f2:	4b1b      	ldr	r3, [pc, #108]	; (8004260 <FreqSweepMenuEntryHandler+0xa4>)
 80041f4:	edc3 7a00 	vstr	s15, [r3]

	if( sweep_upper_bounds_longest_output_arr == MIN_OUTPUT_ARR)
 80041f8:	4b19      	ldr	r3, [pc, #100]	; (8004260 <FreqSweepMenuEntryHandler+0xa4>)
 80041fa:	edd3 7a00 	vldr	s15, [r3]
 80041fe:	eeb2 7a0a 	vmov.f32	s14, #42	; 0x41500000  13.0
 8004202:	eef4 7a47 	vcmp.f32	s15, s14
 8004206:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800420a:	d101      	bne.n	8004210 <FreqSweepMenuEntryHandler+0x54>
	{
		_setSweepModeDown();
 800420c:	f000 fa20 	bl	8004650 <_setSweepModeDown>
	}

	_setEncoderControlMode(ENCODER_SWEEP_SPEED_FUNCTION);
 8004210:	2000      	movs	r0, #0
 8004212:	f000 fa77 	bl	8004704 <_setEncoderControlMode>
	_setSweepTimerAutoReloadForEncoderControl(ENCODER_SWEEP_SPEED_FUNCTION);
 8004216:	2000      	movs	r0, #0
 8004218:	f000 fad2 	bl	80047c0 <_setSweepTimerAutoReloadForEncoderControl>
	calculated_sweep_in_hertz = _getCalculatedSweepFrequencyInHertz();
 800421c:	f000 fb0c 	bl	8004838 <_getCalculatedSweepFrequencyInHertz>
 8004220:	eef0 7a40 	vmov.f32	s15, s0
 8004224:	4b0f      	ldr	r3, [pc, #60]	; (8004264 <FreqSweepMenuEntryHandler+0xa8>)
 8004226:	edc3 7a00 	vstr	s15, [r3]

	// reset sweep start value
	SWEEP_TIMER->CNT = 0;
 800422a:	4b0f      	ldr	r3, [pc, #60]	; (8004268 <FreqSweepMenuEntryHandler+0xac>)
 800422c:	2200      	movs	r2, #0
 800422e:	625a      	str	r2, [r3, #36]	; 0x24

	// set default mode to sweep speed control
	FreqSweepMenuInputHandler(evSweepSpeedBtn);
 8004230:	2009      	movs	r0, #9
 8004232:	f000 f81f 	bl	8004274 <FreqSweepMenuInputHandler>

	// sweep start speed
	SWEEP_TIMER->ARR = MIN_SWEEP_ARR;
 8004236:	4b0c      	ldr	r3, [pc, #48]	; (8004268 <FreqSweepMenuEntryHandler+0xac>)
 8004238:	f244 12a0 	movw	r2, #16800	; 0x41a0
 800423c:	62da      	str	r2, [r3, #44]	; 0x2c
	SWEEP_TIMER->PSC = 0;
 800423e:	4b0a      	ldr	r3, [pc, #40]	; (8004268 <FreqSweepMenuEntryHandler+0xac>)
 8004240:	2200      	movs	r2, #0
 8004242:	629a      	str	r2, [r3, #40]	; 0x28



	// get ready to load menu
	eNextFreqMenuStatus = ENABLE_FREQ_SWEEP_MENU;
 8004244:	4b09      	ldr	r3, [pc, #36]	; (800426c <FreqSweepMenuEntryHandler+0xb0>)
 8004246:	2204      	movs	r2, #4
 8004248:	701a      	strb	r2, [r3, #0]


	// stay in this state
	eNewEvent = evIdle;
 800424a:	4b09      	ldr	r3, [pc, #36]	; (8004270 <FreqSweepMenuEntryHandler+0xb4>)
 800424c:	2200      	movs	r2, #0
 800424e:	701a      	strb	r2, [r3, #0]
	return Freq_Sweep_Menu_State;
 8004250:	230d      	movs	r3, #13
}
 8004252:	4618      	mov	r0, r3
 8004254:	bd80      	pop	{r7, pc}
 8004256:	bf00      	nop
 8004258:	08013370 	.word	0x08013370
 800425c:	40013400 	.word	0x40013400
 8004260:	20000004 	.word	0x20000004
 8004264:	20001f1c 	.word	0x20001f1c
 8004268:	40000c00 	.word	0x40000c00
 800426c:	20001ecf 	.word	0x20001ecf
 8004270:	20001ecb 	.word	0x20001ecb

08004274 <FreqSweepMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqSweepMenuInputHandler(eSystemEvent pEvent)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	b082      	sub	sp, #8
 8004278:	af00      	add	r7, sp, #0
 800427a:	4603      	mov	r3, r0
 800427c:	71fb      	strb	r3, [r7, #7]
	#ifdef SWV_DEBUG_ENABLED
		printf("FreqAdjustMenuInputHandler Event captured\n");
 800427e:	4865      	ldr	r0, [pc, #404]	; (8004414 <FreqSweepMenuInputHandler+0x1a0>)
 8004280:	f00b faa4 	bl	800f7cc <puts>
	#endif



	switch(pEvent)
 8004284:	79fb      	ldrb	r3, [r7, #7]
 8004286:	3b07      	subs	r3, #7
 8004288:	2b04      	cmp	r3, #4
 800428a:	f200 80ba 	bhi.w	8004402 <FreqSweepMenuInputHandler+0x18e>
 800428e:	a201      	add	r2, pc, #4	; (adr r2, 8004294 <FreqSweepMenuInputHandler+0x20>)
 8004290:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004294:	080042a9 	.word	0x080042a9
 8004298:	080042c9 	.word	0x080042c9
 800429c:	080043f3 	.word	0x080043f3
 80042a0:	080043fb 	.word	0x080043fb
 80042a4:	08004309 	.word	0x08004309
	{
		case evSweepEnableBtn:

			#ifdef SWV_DEBUG_ENABLED
				printf("evSweepEnable captured\n");
 80042a8:	485b      	ldr	r0, [pc, #364]	; (8004418 <FreqSweepMenuInputHandler+0x1a4>)
 80042aa:	f00b fa8f 	bl	800f7cc <puts>
			#endif

			// toggle enable/disable
			SWEEP_TIMER->DIER 	^= TIM_DIER_UIE;
 80042ae:	4b5b      	ldr	r3, [pc, #364]	; (800441c <FreqSweepMenuInputHandler+0x1a8>)
 80042b0:	68db      	ldr	r3, [r3, #12]
 80042b2:	4a5a      	ldr	r2, [pc, #360]	; (800441c <FreqSweepMenuInputHandler+0x1a8>)
 80042b4:	f083 0301 	eor.w	r3, r3, #1
 80042b8:	60d3      	str	r3, [r2, #12]
			SWEEP_TIMER->CR1	^= TIM_CR1_CEN;
 80042ba:	4b58      	ldr	r3, [pc, #352]	; (800441c <FreqSweepMenuInputHandler+0x1a8>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	4a57      	ldr	r2, [pc, #348]	; (800441c <FreqSweepMenuInputHandler+0x1a8>)
 80042c0:	f083 0301 	eor.w	r3, r3, #1
 80042c4:	6013      	str	r3, [r2, #0]
			break;
 80042c6:	e09d      	b.n	8004404 <FreqSweepMenuInputHandler+0x190>

		case evSweepModeBtn:

			#ifdef SWV_DEBUG_ENABLED
				printf("evSweepMode captured\n");
 80042c8:	4855      	ldr	r0, [pc, #340]	; (8004420 <FreqSweepMenuInputHandler+0x1ac>)
 80042ca:	f00b fa7f 	bl	800f7cc <puts>
			#endif

			// flip between 0:Upcounter and 1:Downcounter
			active_sweep_mode ^= 1U;
 80042ce:	4b55      	ldr	r3, [pc, #340]	; (8004424 <FreqSweepMenuInputHandler+0x1b0>)
 80042d0:	781b      	ldrb	r3, [r3, #0]
 80042d2:	f083 0301 	eor.w	r3, r3, #1
 80042d6:	b2da      	uxtb	r2, r3
 80042d8:	4b52      	ldr	r3, [pc, #328]	; (8004424 <FreqSweepMenuInputHandler+0x1b0>)
 80042da:	701a      	strb	r2, [r3, #0]

			switch(active_sweep_mode)
 80042dc:	4b51      	ldr	r3, [pc, #324]	; (8004424 <FreqSweepMenuInputHandler+0x1b0>)
 80042de:	781b      	ldrb	r3, [r3, #0]
 80042e0:	2b01      	cmp	r3, #1
 80042e2:	d004      	beq.n	80042ee <FreqSweepMenuInputHandler+0x7a>
 80042e4:	2b02      	cmp	r3, #2
 80042e6:	d008      	beq.n	80042fa <FreqSweepMenuInputHandler+0x86>
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d003      	beq.n	80042f4 <FreqSweepMenuInputHandler+0x80>
 80042ec:	e006      	b.n	80042fc <FreqSweepMenuInputHandler+0x88>
			{
				case SWEEP_MODE_DOWN:
					_setSweepModeDown();
 80042ee:	f000 f9af 	bl	8004650 <_setSweepModeDown>
					break;
 80042f2:	e003      	b.n	80042fc <FreqSweepMenuInputHandler+0x88>

				case SWEEP_MODE_UP:
					_setSweepModeUp();
 80042f4:	f000 f9dc 	bl	80046b0 <_setSweepModeUp>
					break;
 80042f8:	e000      	b.n	80042fc <FreqSweepMenuInputHandler+0x88>

				case SWEEP_MODE_BIDIR:	// not used
					//SWEEP_TIMER->CR1 |= (TIM_CR1_CMS_0);
					break;
 80042fa:	bf00      	nop
			}
			// switch(active_sweep_mode)
			// TODO
			_setEncoderControlMode(theCurrentEncoderSweepFunction);
 80042fc:	4b4a      	ldr	r3, [pc, #296]	; (8004428 <FreqSweepMenuInputHandler+0x1b4>)
 80042fe:	781b      	ldrb	r3, [r3, #0]
 8004300:	4618      	mov	r0, r3
 8004302:	f000 f9ff 	bl	8004704 <_setEncoderControlMode>

			break;
 8004306:	e07d      	b.n	8004404 <FreqSweepMenuInputHandler+0x190>

		// rotary encoder is turned
		case evEncoderSweep:

			#ifdef SWV_DEBUG_ENABLED
				printf("evEncoderSweep captured\n");
 8004308:	4848      	ldr	r0, [pc, #288]	; (800442c <FreqSweepMenuInputHandler+0x1b8>)
 800430a:	f00b fa5f 	bl	800f7cc <puts>
			#endif

			switch(theCurrentEncoderSweepFunction)
 800430e:	4b46      	ldr	r3, [pc, #280]	; (8004428 <FreqSweepMenuInputHandler+0x1b4>)
 8004310:	781b      	ldrb	r3, [r3, #0]
 8004312:	2b00      	cmp	r3, #0
 8004314:	d002      	beq.n	800431c <FreqSweepMenuInputHandler+0xa8>
 8004316:	2b01      	cmp	r3, #1
 8004318:	d00b      	beq.n	8004332 <FreqSweepMenuInputHandler+0xbe>
					break;

			}
			// switch(theCurrentEncoderSweepFunction)

			break;
 800431a:	e073      	b.n	8004404 <FreqSweepMenuInputHandler+0x190>
					_setSweepTimerAutoReloadForEncoderControl(ENCODER_SWEEP_SPEED_FUNCTION);
 800431c:	2000      	movs	r0, #0
 800431e:	f000 fa4f 	bl	80047c0 <_setSweepTimerAutoReloadForEncoderControl>
					calculated_sweep_in_hertz = _getCalculatedSweepFrequencyInHertz();
 8004322:	f000 fa89 	bl	8004838 <_getCalculatedSweepFrequencyInHertz>
 8004326:	eef0 7a40 	vmov.f32	s15, s0
 800432a:	4b41      	ldr	r3, [pc, #260]	; (8004430 <FreqSweepMenuInputHandler+0x1bc>)
 800432c:	edc3 7a00 	vstr	s15, [r3]
					break;
 8004330:	e05e      	b.n	80043f0 <FreqSweepMenuInputHandler+0x17c>
					switch(active_sweep_mode)
 8004332:	4b3c      	ldr	r3, [pc, #240]	; (8004424 <FreqSweepMenuInputHandler+0x1b0>)
 8004334:	781b      	ldrb	r3, [r3, #0]
 8004336:	2b00      	cmp	r3, #0
 8004338:	d002      	beq.n	8004340 <FreqSweepMenuInputHandler+0xcc>
 800433a:	2b01      	cmp	r3, #1
 800433c:	d02a      	beq.n	8004394 <FreqSweepMenuInputHandler+0x120>
							break;
 800433e:	e056      	b.n	80043ee <FreqSweepMenuInputHandler+0x17a>
							if(ENCODER_TIMER->CNT < MIN_OUTPUT_ARR)
 8004340:	4b3c      	ldr	r3, [pc, #240]	; (8004434 <FreqSweepMenuInputHandler+0x1c0>)
 8004342:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004344:	2b0c      	cmp	r3, #12
 8004346:	d803      	bhi.n	8004350 <FreqSweepMenuInputHandler+0xdc>
								ENCODER_TIMER->CNT = MIN_OUTPUT_ARR;
 8004348:	4b3a      	ldr	r3, [pc, #232]	; (8004434 <FreqSweepMenuInputHandler+0x1c0>)
 800434a:	220d      	movs	r2, #13
 800434c:	625a      	str	r2, [r3, #36]	; 0x24
							break;
 800434e:	e04e      	b.n	80043ee <FreqSweepMenuInputHandler+0x17a>
							else if (ENCODER_TIMER->CNT > sweep_upper_bounds_longest_output_arr)
 8004350:	4b38      	ldr	r3, [pc, #224]	; (8004434 <FreqSweepMenuInputHandler+0x1c0>)
 8004352:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004354:	ee07 3a90 	vmov	s15, r3
 8004358:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800435c:	4b36      	ldr	r3, [pc, #216]	; (8004438 <FreqSweepMenuInputHandler+0x1c4>)
 800435e:	edd3 7a00 	vldr	s15, [r3]
 8004362:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004366:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800436a:	dd09      	ble.n	8004380 <FreqSweepMenuInputHandler+0x10c>
								ENCODER_TIMER->CNT = sweep_upper_bounds_longest_output_arr;
 800436c:	4b32      	ldr	r3, [pc, #200]	; (8004438 <FreqSweepMenuInputHandler+0x1c4>)
 800436e:	edd3 7a00 	vldr	s15, [r3]
 8004372:	4b30      	ldr	r3, [pc, #192]	; (8004434 <FreqSweepMenuInputHandler+0x1c0>)
 8004374:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004378:	ee17 2a90 	vmov	r2, s15
 800437c:	625a      	str	r2, [r3, #36]	; 0x24
							break;
 800437e:	e036      	b.n	80043ee <FreqSweepMenuInputHandler+0x17a>
								sweep_lower_bounds_shortest_output_arr = ENCODER_TIMER->CNT;
 8004380:	4b2c      	ldr	r3, [pc, #176]	; (8004434 <FreqSweepMenuInputHandler+0x1c0>)
 8004382:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004384:	ee07 3a90 	vmov	s15, r3
 8004388:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800438c:	4b2b      	ldr	r3, [pc, #172]	; (800443c <FreqSweepMenuInputHandler+0x1c8>)
 800438e:	edc3 7a00 	vstr	s15, [r3]
							break;
 8004392:	e02c      	b.n	80043ee <FreqSweepMenuInputHandler+0x17a>
							if(ENCODER_TIMER->CNT >= MAX_OUTPUT_ARR)
 8004394:	4b27      	ldr	r3, [pc, #156]	; (8004434 <FreqSweepMenuInputHandler+0x1c0>)
 8004396:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004398:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800439c:	4293      	cmp	r3, r2
 800439e:	d904      	bls.n	80043aa <FreqSweepMenuInputHandler+0x136>
								ENCODER_TIMER->CNT = MAX_OUTPUT_ARR;
 80043a0:	4b24      	ldr	r3, [pc, #144]	; (8004434 <FreqSweepMenuInputHandler+0x1c0>)
 80043a2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80043a6:	625a      	str	r2, [r3, #36]	; 0x24
							break;
 80043a8:	e020      	b.n	80043ec <FreqSweepMenuInputHandler+0x178>
							else if (ENCODER_TIMER->CNT < sweep_lower_bounds_shortest_output_arr)
 80043aa:	4b22      	ldr	r3, [pc, #136]	; (8004434 <FreqSweepMenuInputHandler+0x1c0>)
 80043ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043ae:	ee07 3a90 	vmov	s15, r3
 80043b2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80043b6:	4b21      	ldr	r3, [pc, #132]	; (800443c <FreqSweepMenuInputHandler+0x1c8>)
 80043b8:	edd3 7a00 	vldr	s15, [r3]
 80043bc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80043c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043c4:	d509      	bpl.n	80043da <FreqSweepMenuInputHandler+0x166>
								ENCODER_TIMER->CNT = sweep_lower_bounds_shortest_output_arr;
 80043c6:	4b1d      	ldr	r3, [pc, #116]	; (800443c <FreqSweepMenuInputHandler+0x1c8>)
 80043c8:	edd3 7a00 	vldr	s15, [r3]
 80043cc:	4b19      	ldr	r3, [pc, #100]	; (8004434 <FreqSweepMenuInputHandler+0x1c0>)
 80043ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80043d2:	ee17 2a90 	vmov	r2, s15
 80043d6:	625a      	str	r2, [r3, #36]	; 0x24
							break;
 80043d8:	e008      	b.n	80043ec <FreqSweepMenuInputHandler+0x178>
								sweep_upper_bounds_longest_output_arr = ENCODER_TIMER->CNT;
 80043da:	4b16      	ldr	r3, [pc, #88]	; (8004434 <FreqSweepMenuInputHandler+0x1c0>)
 80043dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043de:	ee07 3a90 	vmov	s15, r3
 80043e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043e6:	4b14      	ldr	r3, [pc, #80]	; (8004438 <FreqSweepMenuInputHandler+0x1c4>)
 80043e8:	edc3 7a00 	vstr	s15, [r3]
							break;
 80043ec:	bf00      	nop
					break;
 80043ee:	bf00      	nop
			break;
 80043f0:	e008      	b.n	8004404 <FreqSweepMenuInputHandler+0x190>

		// set sweep speed button
		case evSweepSpeedBtn:
			_setEncoderControlMode(ENCODER_SWEEP_SPEED_FUNCTION);
 80043f2:	2000      	movs	r0, #0
 80043f4:	f000 f986 	bl	8004704 <_setEncoderControlMode>

			break;
 80043f8:	e004      	b.n	8004404 <FreqSweepMenuInputHandler+0x190>

		// set sweep limit button
		case evSweepLimitBtn:
			_setEncoderControlMode(ENCODER_SWEEP_LIMIT_FUNCTION);
 80043fa:	2001      	movs	r0, #1
 80043fc:	f000 f982 	bl	8004704 <_setEncoderControlMode>
					break;
			}
			*/
			// switch(active_sweep_mode)

			break;
 8004400:	e000      	b.n	8004404 <FreqSweepMenuInputHandler+0x190>

		default:
			break;
 8004402:	bf00      	nop
	}
	// switch(pEvent)


	// stay in this state
	eNewEvent = evIdle;
 8004404:	4b0e      	ldr	r3, [pc, #56]	; (8004440 <FreqSweepMenuInputHandler+0x1cc>)
 8004406:	2200      	movs	r2, #0
 8004408:	701a      	strb	r2, [r3, #0]
	return Freq_Sweep_Menu_State;
 800440a:	230d      	movs	r3, #13
}
 800440c:	4618      	mov	r0, r3
 800440e:	3708      	adds	r7, #8
 8004410:	46bd      	mov	sp, r7
 8004412:	bd80      	pop	{r7, pc}
 8004414:	08013394 	.word	0x08013394
 8004418:	080133c0 	.word	0x080133c0
 800441c:	40000c00 	.word	0x40000c00
 8004420:	080133d8 	.word	0x080133d8
 8004424:	20001ecd 	.word	0x20001ecd
 8004428:	20001ece 	.word	0x20001ece
 800442c:	080133f0 	.word	0x080133f0
 8004430:	20001f1c 	.word	0x20001f1c
 8004434:	40012c00 	.word	0x40012c00
 8004438:	20000004 	.word	0x20000004
 800443c:	20000000 	.word	0x20000000
 8004440:	20001ecb 	.word	0x20001ecb

08004444 <FreqSweepMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqSweepMenuExitHandler()
{
 8004444:	b580      	push	{r7, lr}
 8004446:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FreqSweepMenuExitHandler Event captured\n");
 8004448:	480c      	ldr	r0, [pc, #48]	; (800447c <FreqSweepMenuExitHandler+0x38>)
 800444a:	f00b f9bf 	bl	800f7cc <puts>
	#endif

	DM_RefreshScreen();
 800444e:	f7fd f813 	bl	8001478 <DM_RefreshScreen>

	// disable sweep timer and interrupts
	SWEEP_TIMER->DIER 	&= ~(TIM_DIER_UIE);
 8004452:	4b0b      	ldr	r3, [pc, #44]	; (8004480 <FreqSweepMenuExitHandler+0x3c>)
 8004454:	68db      	ldr	r3, [r3, #12]
 8004456:	4a0a      	ldr	r2, [pc, #40]	; (8004480 <FreqSweepMenuExitHandler+0x3c>)
 8004458:	f023 0301 	bic.w	r3, r3, #1
 800445c:	60d3      	str	r3, [r2, #12]
	SWEEP_TIMER->CR1 	&= ~(TIM_CR1_CEN);
 800445e:	4b08      	ldr	r3, [pc, #32]	; (8004480 <FreqSweepMenuExitHandler+0x3c>)
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	4a07      	ldr	r2, [pc, #28]	; (8004480 <FreqSweepMenuExitHandler+0x3c>)
 8004464:	f023 0301 	bic.w	r3, r3, #1
 8004468:	6013      	str	r3, [r2, #0]



	// disable the menu
	eNextFreqMenuStatus = ENABLE_FREQ_MAIN_MENU;
 800446a:	4b06      	ldr	r3, [pc, #24]	; (8004484 <FreqSweepMenuExitHandler+0x40>)
 800446c:	2201      	movs	r2, #1
 800446e:	701a      	strb	r2, [r3, #0]

	// back to main freq menu
	eNewEvent = evIdle;
 8004470:	4b05      	ldr	r3, [pc, #20]	; (8004488 <FreqSweepMenuExitHandler+0x44>)
 8004472:	2200      	movs	r2, #0
 8004474:	701a      	strb	r2, [r3, #0]
	return Freq_Main_Menu_State;
 8004476:	230a      	movs	r3, #10
}
 8004478:	4618      	mov	r0, r3
 800447a:	bd80      	pop	{r7, pc}
 800447c:	08013408 	.word	0x08013408
 8004480:	40000c00 	.word	0x40000c00
 8004484:	20001ecf 	.word	0x20001ecf
 8004488:	20001ecb 	.word	0x20001ecb

0800448c <FreqMainMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqMainMenuEntryHandler()
{
 800448c:	b580      	push	{r7, lr}
 800448e:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FreqMainMenuEntryHandler Event captured\n");
 8004490:	4806      	ldr	r0, [pc, #24]	; (80044ac <FreqMainMenuEntryHandler+0x20>)
 8004492:	f00b f99b 	bl	800f7cc <puts>
	#endif

	DM_RefreshScreen();
 8004496:	f7fc ffef 	bl	8001478 <DM_RefreshScreen>

	eNextFreqMenuStatus = ENABLE_FREQ_MAIN_MENU;
 800449a:	4b05      	ldr	r3, [pc, #20]	; (80044b0 <FreqMainMenuEntryHandler+0x24>)
 800449c:	2201      	movs	r2, #1
 800449e:	701a      	strb	r2, [r3, #0]

	// stay in this state
	eNewEvent = evIdle;
 80044a0:	4b04      	ldr	r3, [pc, #16]	; (80044b4 <FreqMainMenuEntryHandler+0x28>)
 80044a2:	2200      	movs	r2, #0
 80044a4:	701a      	strb	r2, [r3, #0]
	return Freq_Main_Menu_State;
 80044a6:	230a      	movs	r3, #10
}
 80044a8:	4618      	mov	r0, r3
 80044aa:	bd80      	pop	{r7, pc}
 80044ac:	08013430 	.word	0x08013430
 80044b0:	20001ecf 	.word	0x20001ecf
 80044b4:	20001ecb 	.word	0x20001ecb

080044b8 <FreqMainMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqMainMenuExitHandler()
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FreqMainMenuExitHandler Event captured\n");
 80044bc:	480a      	ldr	r0, [pc, #40]	; (80044e8 <FreqMainMenuExitHandler+0x30>)
 80044be:	f00b f985 	bl	800f7cc <puts>
	#endif


	// disable the menu
	eNextFreqMenuStatus = DISABLE_FREQ_MENU;
 80044c2:	4b0a      	ldr	r3, [pc, #40]	; (80044ec <FreqMainMenuExitHandler+0x34>)
 80044c4:	2200      	movs	r2, #0
 80044c6:	701a      	strb	r2, [r3, #0]

	// reset the encoder range

	ENCODER_TIMER->ARR = 1024;
 80044c8:	4b09      	ldr	r3, [pc, #36]	; (80044f0 <FreqMainMenuExitHandler+0x38>)
 80044ca:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80044ce:	62da      	str	r2, [r3, #44]	; 0x2c

	DM_RefreshScreen();
 80044d0:	f7fc ffd2 	bl	8001478 <DM_RefreshScreen>

	#ifdef SWV_DEBUG_ENABLED
		  printf("returning to Idle State\n");
 80044d4:	4807      	ldr	r0, [pc, #28]	; (80044f4 <FreqMainMenuExitHandler+0x3c>)
 80044d6:	f00b f979 	bl	800f7cc <puts>
	#endif

	eNewEvent = evIdle;
 80044da:	4b07      	ldr	r3, [pc, #28]	; (80044f8 <FreqMainMenuExitHandler+0x40>)
 80044dc:	2200      	movs	r2, #0
 80044de:	701a      	strb	r2, [r3, #0]
	return Toplevel_Output_Menu_State;
 80044e0:	2301      	movs	r3, #1
}
 80044e2:	4618      	mov	r0, r3
 80044e4:	bd80      	pop	{r7, pc}
 80044e6:	bf00      	nop
 80044e8:	08013480 	.word	0x08013480
 80044ec:	20001ecf 	.word	0x20001ecf
 80044f0:	40012c00 	.word	0x40012c00
 80044f4:	080134a8 	.word	0x080134a8
 80044f8:	20001ecb 	.word	0x20001ecb

080044fc <FreqPresetMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqPresetMenuEntryHandler()
{
 80044fc:	b580      	push	{r7, lr}
 80044fe:	b082      	sub	sp, #8
 8004500:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FreqPresetMenuEntryHandler Event captured\n");
 8004502:	4813      	ldr	r0, [pc, #76]	; (8004550 <FreqPresetMenuEntryHandler+0x54>)
 8004504:	f00b f962 	bl	800f7cc <puts>
	#endif

	DM_RefreshScreen();
 8004508:	f7fc ffb6 	bl	8001478 <DM_RefreshScreen>
	FreqO_ResetLastEncoderValue();
 800450c:	f000 febc 	bl	8005288 <FreqO_ResetLastEncoderValue>

	eNextFreqMenuStatus = ENABLE_FREQ_PRESET_MENU;
 8004510:	4b10      	ldr	r3, [pc, #64]	; (8004554 <FreqPresetMenuEntryHandler+0x58>)
 8004512:	2202      	movs	r2, #2
 8004514:	701a      	strb	r2, [r3, #0]

	FreqProfile_t *pFreqPresetTmp =  FreqO_GetFPresetObject();
 8004516:	f000 fffd 	bl	8005514 <FreqO_GetFPresetObject>
 800451a:	6078      	str	r0, [r7, #4]
	if(pFreqPresetTmp)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2b00      	cmp	r3, #0
 8004520:	d00a      	beq.n	8004538 <FreqPresetMenuEntryHandler+0x3c>
	{
		ENCODER_TIMER->CNT = pFreqPresetTmp->epos;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	791a      	ldrb	r2, [r3, #4]
 8004526:	4b0c      	ldr	r3, [pc, #48]	; (8004558 <FreqPresetMenuEntryHandler+0x5c>)
 8004528:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = FreqO_GetFreqPresetEncoderRange();
 800452a:	f001 f825 	bl	8005578 <FreqO_GetFreqPresetEncoderRange>
 800452e:	4603      	mov	r3, r0
 8004530:	461a      	mov	r2, r3
 8004532:	4b09      	ldr	r3, [pc, #36]	; (8004558 <FreqPresetMenuEntryHandler+0x5c>)
 8004534:	62da      	str	r2, [r3, #44]	; 0x2c
 8004536:	e002      	b.n	800453e <FreqPresetMenuEntryHandler+0x42>
	}
	else
	{
		DM_SetErrorDebugMsg("_FreqPresetMenuEntryHandler: pFreqPresetTmp null pointer");
 8004538:	4808      	ldr	r0, [pc, #32]	; (800455c <FreqPresetMenuEntryHandler+0x60>)
 800453a:	f7fc ffe3 	bl	8001504 <DM_SetErrorDebugMsg>
	}


	// stay in this state
	eNewEvent = evIdle;
 800453e:	4b08      	ldr	r3, [pc, #32]	; (8004560 <FreqPresetMenuEntryHandler+0x64>)
 8004540:	2200      	movs	r2, #0
 8004542:	701a      	strb	r2, [r3, #0]
	return Freq_Preset_Menu_State;
 8004544:	230b      	movs	r3, #11
}
 8004546:	4618      	mov	r0, r3
 8004548:	3708      	adds	r7, #8
 800454a:	46bd      	mov	sp, r7
 800454c:	bd80      	pop	{r7, pc}
 800454e:	bf00      	nop
 8004550:	080134c0 	.word	0x080134c0
 8004554:	20001ecf 	.word	0x20001ecf
 8004558:	40012c00 	.word	0x40012c00
 800455c:	080134ec 	.word	0x080134ec
 8004560:	20001ecb 	.word	0x20001ecb

08004564 <FreqPresetMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqPresetMenuInputHandler()
{
 8004564:	b580      	push	{r7, lr}
 8004566:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FreqPresetMenuInputHandler Event captured\n");
 8004568:	4807      	ldr	r0, [pc, #28]	; (8004588 <FreqPresetMenuInputHandler+0x24>)
 800456a:	f00b f92f 	bl	800f7cc <puts>
	#endif

	FreqO_MapEncoderPositionToBothOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 800456e:	2001      	movs	r0, #1
 8004570:	f001 fdc4 	bl	80060fc <SM_GetEncoderValue>
 8004574:	4603      	mov	r3, r0
 8004576:	4618      	mov	r0, r3
 8004578:	f000 fec0 	bl	80052fc <FreqO_MapEncoderPositionToBothOutput>

	// stay in this state
	eNewEvent = evIdle;
 800457c:	4b03      	ldr	r3, [pc, #12]	; (800458c <FreqPresetMenuInputHandler+0x28>)
 800457e:	2200      	movs	r2, #0
 8004580:	701a      	strb	r2, [r3, #0]
	return Freq_Preset_Menu_State;
 8004582:	230b      	movs	r3, #11
}
 8004584:	4618      	mov	r0, r3
 8004586:	bd80      	pop	{r7, pc}
 8004588:	08013528 	.word	0x08013528
 800458c:	20001ecb 	.word	0x20001ecb

08004590 <FreqPresetMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqPresetMenuExitHandler()
{
 8004590:	b580      	push	{r7, lr}
 8004592:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FreqPresetMenuExitHandler Event captured\n");
 8004594:	4806      	ldr	r0, [pc, #24]	; (80045b0 <FreqPresetMenuExitHandler+0x20>)
 8004596:	f00b f919 	bl	800f7cc <puts>
	#endif

	DM_RefreshScreen();
 800459a:	f7fc ff6d 	bl	8001478 <DM_RefreshScreen>

	// disable the menu
	eNextFreqMenuStatus = ENABLE_FREQ_MAIN_MENU;
 800459e:	4b05      	ldr	r3, [pc, #20]	; (80045b4 <FreqPresetMenuExitHandler+0x24>)
 80045a0:	2201      	movs	r2, #1
 80045a2:	701a      	strb	r2, [r3, #0]

	// back to main freq menu
	eNewEvent = evIdle;
 80045a4:	4b04      	ldr	r3, [pc, #16]	; (80045b8 <FreqPresetMenuExitHandler+0x28>)
 80045a6:	2200      	movs	r2, #0
 80045a8:	701a      	strb	r2, [r3, #0]
	return Freq_Main_Menu_State;
 80045aa:	230a      	movs	r3, #10
}
 80045ac:	4618      	mov	r0, r3
 80045ae:	bd80      	pop	{r7, pc}
 80045b0:	08013554 	.word	0x08013554
 80045b4:	20001ecf 	.word	0x20001ecf
 80045b8:	20001ecb 	.word	0x20001ecb

080045bc <FreqAdjustMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqAdjustMenuEntryHandler()
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FreqAdjustMenuEntryHandler Event captured\n");
 80045c0:	480a      	ldr	r0, [pc, #40]	; (80045ec <FreqAdjustMenuEntryHandler+0x30>)
 80045c2:	f00b f903 	bl	800f7cc <puts>
	#endif

	DM_RefreshScreen();
 80045c6:	f7fc ff57 	bl	8001478 <DM_RefreshScreen>

	eNextFreqMenuStatus = ENABLE_FREQ_ADJUST_MENU;
 80045ca:	4b09      	ldr	r3, [pc, #36]	; (80045f0 <FreqAdjustMenuEntryHandler+0x34>)
 80045cc:	2203      	movs	r2, #3
 80045ce:	701a      	strb	r2, [r3, #0]

	// set the rotary encoder limits to 0-? for this menu
	ENCODER_TIMER->CNT = OUTPUT_TIMER->ARR;
 80045d0:	4b08      	ldr	r3, [pc, #32]	; (80045f4 <FreqAdjustMenuEntryHandler+0x38>)
 80045d2:	4a09      	ldr	r2, [pc, #36]	; (80045f8 <FreqAdjustMenuEntryHandler+0x3c>)
 80045d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045d6:	6253      	str	r3, [r2, #36]	; 0x24
	ENCODER_TIMER->ARR = 65535;
 80045d8:	4b07      	ldr	r3, [pc, #28]	; (80045f8 <FreqAdjustMenuEntryHandler+0x3c>)
 80045da:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80045de:	62da      	str	r2, [r3, #44]	; 0x2c

	// stay in this state
	eNewEvent = evIdle;
 80045e0:	4b06      	ldr	r3, [pc, #24]	; (80045fc <FreqAdjustMenuEntryHandler+0x40>)
 80045e2:	2200      	movs	r2, #0
 80045e4:	701a      	strb	r2, [r3, #0]
	return Freq_Adjust_Menu_State;
 80045e6:	230c      	movs	r3, #12
}
 80045e8:	4618      	mov	r0, r3
 80045ea:	bd80      	pop	{r7, pc}
 80045ec:	08013580 	.word	0x08013580
 80045f0:	20001ecf 	.word	0x20001ecf
 80045f4:	40013400 	.word	0x40013400
 80045f8:	40012c00 	.word	0x40012c00
 80045fc:	20001ecb 	.word	0x20001ecb

08004600 <FreqAdjustMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqAdjustMenuInputHandler()
{
 8004600:	b580      	push	{r7, lr}
 8004602:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FreqAdjustMenuInputHandler Event captured\n");
 8004604:	4805      	ldr	r0, [pc, #20]	; (800461c <FreqAdjustMenuInputHandler+0x1c>)
 8004606:	f00b f8e1 	bl	800f7cc <puts>
	#endif

	FreqO_AdjustFreq();
 800460a:	f000 fe49 	bl	80052a0 <FreqO_AdjustFreq>

	// stay in this state
	eNewEvent = evIdle;
 800460e:	4b04      	ldr	r3, [pc, #16]	; (8004620 <FreqAdjustMenuInputHandler+0x20>)
 8004610:	2200      	movs	r2, #0
 8004612:	701a      	strb	r2, [r3, #0]
	return Freq_Adjust_Menu_State;
 8004614:	230c      	movs	r3, #12
}
 8004616:	4618      	mov	r0, r3
 8004618:	bd80      	pop	{r7, pc}
 800461a:	bf00      	nop
 800461c:	08013394 	.word	0x08013394
 8004620:	20001ecb 	.word	0x20001ecb

08004624 <FreqAdjustMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqAdjustMenuExitHandler()
{
 8004624:	b580      	push	{r7, lr}
 8004626:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FreqAdjustMenuExitHandler Event captured\n");
 8004628:	4806      	ldr	r0, [pc, #24]	; (8004644 <FreqAdjustMenuExitHandler+0x20>)
 800462a:	f00b f8cf 	bl	800f7cc <puts>
	#endif

	DM_RefreshScreen();
 800462e:	f7fc ff23 	bl	8001478 <DM_RefreshScreen>

	// disable the menu
	eNextFreqMenuStatus = ENABLE_FREQ_MAIN_MENU;
 8004632:	4b05      	ldr	r3, [pc, #20]	; (8004648 <FreqAdjustMenuExitHandler+0x24>)
 8004634:	2201      	movs	r2, #1
 8004636:	701a      	strb	r2, [r3, #0]

	// back to main freq menu
	eNewEvent = evIdle;
 8004638:	4b04      	ldr	r3, [pc, #16]	; (800464c <FreqAdjustMenuExitHandler+0x28>)
 800463a:	2200      	movs	r2, #0
 800463c:	701a      	strb	r2, [r3, #0]
	return Freq_Main_Menu_State;
 800463e:	230a      	movs	r3, #10
}
 8004640:	4618      	mov	r0, r3
 8004642:	bd80      	pop	{r7, pc}
 8004644:	080135ac 	.word	0x080135ac
 8004648:	20001ecf 	.word	0x20001ecf
 800464c:	20001ecb 	.word	0x20001ecb

08004650 <_setSweepModeDown>:
 *	@param None
 *	@retval None
 *
 */
void _setSweepModeDown()
{
 8004650:	b480      	push	{r7}
 8004652:	af00      	add	r7, sp, #0
	// "Center-aligned" mode sets direction register to readonly,
	// so disable "Center-aligned" mode first
	SWEEP_TIMER->CR1 &= ~((TIM_CR1_CMS_0) | (TIM_CR1_CMS_1));
 8004654:	4b10      	ldr	r3, [pc, #64]	; (8004698 <_setSweepModeDown+0x48>)
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4a0f      	ldr	r2, [pc, #60]	; (8004698 <_setSweepModeDown+0x48>)
 800465a:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 800465e:	6013      	str	r3, [r2, #0]

	// 0: Counter used as upcounter
	SWEEP_TIMER->CR1 |= (TIM_CR1_DIR);
 8004660:	4b0d      	ldr	r3, [pc, #52]	; (8004698 <_setSweepModeDown+0x48>)
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	4a0c      	ldr	r2, [pc, #48]	; (8004698 <_setSweepModeDown+0x48>)
 8004666:	f043 0310 	orr.w	r3, r3, #16
 800466a:	6013      	str	r3, [r2, #0]

	sweep_lower_bounds_shortest_output_arr  = OUTPUT_TIMER->ARR;
 800466c:	4b0b      	ldr	r3, [pc, #44]	; (800469c <_setSweepModeDown+0x4c>)
 800466e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004670:	ee07 3a90 	vmov	s15, r3
 8004674:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004678:	4b09      	ldr	r3, [pc, #36]	; (80046a0 <_setSweepModeDown+0x50>)
 800467a:	edc3 7a00 	vstr	s15, [r3]
	sweep_upper_bounds_longest_output_arr  = MAX_OUTPUT_ARR;
 800467e:	4b09      	ldr	r3, [pc, #36]	; (80046a4 <_setSweepModeDown+0x54>)
 8004680:	4a09      	ldr	r2, [pc, #36]	; (80046a8 <_setSweepModeDown+0x58>)
 8004682:	601a      	str	r2, [r3, #0]
	ENCODER_TIMER->CNT = MAX_OUTPUT_ARR;
 8004684:	4b09      	ldr	r3, [pc, #36]	; (80046ac <_setSweepModeDown+0x5c>)
 8004686:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800468a:	625a      	str	r2, [r3, #36]	; 0x24

}
 800468c:	bf00      	nop
 800468e:	46bd      	mov	sp, r7
 8004690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004694:	4770      	bx	lr
 8004696:	bf00      	nop
 8004698:	40000c00 	.word	0x40000c00
 800469c:	40013400 	.word	0x40013400
 80046a0:	20000000 	.word	0x20000000
 80046a4:	20000004 	.word	0x20000004
 80046a8:	477fff00 	.word	0x477fff00
 80046ac:	40012c00 	.word	0x40012c00

080046b0 <_setSweepModeUp>:
 *	@param None
 *	@retval None
 *
 */
void _setSweepModeUp()
{
 80046b0:	b480      	push	{r7}
 80046b2:	af00      	add	r7, sp, #0

	// "Center-aligned" mode sets direction register to readonly,
	// so disable "Center-aligned" mode first
	SWEEP_TIMER->CR1 &= ~((TIM_CR1_CMS_0) | (TIM_CR1_CMS_1));
 80046b4:	4b0e      	ldr	r3, [pc, #56]	; (80046f0 <_setSweepModeUp+0x40>)
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	4a0d      	ldr	r2, [pc, #52]	; (80046f0 <_setSweepModeUp+0x40>)
 80046ba:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 80046be:	6013      	str	r3, [r2, #0]

	// 1: Counter used as downcounter
	SWEEP_TIMER->CR1 &= ~(TIM_CR1_DIR);
 80046c0:	4b0b      	ldr	r3, [pc, #44]	; (80046f0 <_setSweepModeUp+0x40>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	4a0a      	ldr	r2, [pc, #40]	; (80046f0 <_setSweepModeUp+0x40>)
 80046c6:	f023 0310 	bic.w	r3, r3, #16
 80046ca:	6013      	str	r3, [r2, #0]

	sweep_upper_bounds_longest_output_arr  = OUTPUT_TIMER->ARR;
 80046cc:	4b09      	ldr	r3, [pc, #36]	; (80046f4 <_setSweepModeUp+0x44>)
 80046ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046d0:	ee07 3a90 	vmov	s15, r3
 80046d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046d8:	4b07      	ldr	r3, [pc, #28]	; (80046f8 <_setSweepModeUp+0x48>)
 80046da:	edc3 7a00 	vstr	s15, [r3]
	sweep_lower_bounds_shortest_output_arr  = MIN_OUTPUT_ARR;
 80046de:	4b07      	ldr	r3, [pc, #28]	; (80046fc <_setSweepModeUp+0x4c>)
 80046e0:	4a07      	ldr	r2, [pc, #28]	; (8004700 <_setSweepModeUp+0x50>)
 80046e2:	601a      	str	r2, [r3, #0]


}
 80046e4:	bf00      	nop
 80046e6:	46bd      	mov	sp, r7
 80046e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ec:	4770      	bx	lr
 80046ee:	bf00      	nop
 80046f0:	40000c00 	.word	0x40000c00
 80046f4:	40013400 	.word	0x40013400
 80046f8:	20000004 	.word	0x20000004
 80046fc:	20000000 	.word	0x20000000
 8004700:	41500000 	.word	0x41500000

08004704 <_setEncoderControlMode>:

void _setEncoderControlMode(eEncoderSweepFunctions pFunction)
{
 8004704:	b480      	push	{r7}
 8004706:	b083      	sub	sp, #12
 8004708:	af00      	add	r7, sp, #0
 800470a:	4603      	mov	r3, r0
 800470c:	71fb      	strb	r3, [r7, #7]
	if(pFunction)
 800470e:	79fb      	ldrb	r3, [r7, #7]
 8004710:	2b00      	cmp	r3, #0
 8004712:	d038      	beq.n	8004786 <_setEncoderControlMode+0x82>
	{
		//	ENCODER_SWEEP_LIMIT_FUNCTION
		theCurrentEncoderSweepFunction = pFunction;
 8004714:	4a24      	ldr	r2, [pc, #144]	; (80047a8 <_setEncoderControlMode+0xa4>)
 8004716:	79fb      	ldrb	r3, [r7, #7]
 8004718:	7013      	strb	r3, [r2, #0]
		ENCODER_TIMER->CNT = MIN_OUTPUT_ARR;
 800471a:	4b24      	ldr	r3, [pc, #144]	; (80047ac <_setEncoderControlMode+0xa8>)
 800471c:	220d      	movs	r2, #13
 800471e:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = MAX_OUTPUT_ARR;
 8004720:	4b22      	ldr	r3, [pc, #136]	; (80047ac <_setEncoderControlMode+0xa8>)
 8004722:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004726:	62da      	str	r2, [r3, #44]	; 0x2c

		switch(active_sweep_mode)
 8004728:	4b21      	ldr	r3, [pc, #132]	; (80047b0 <_setEncoderControlMode+0xac>)
 800472a:	781b      	ldrb	r3, [r3, #0]
 800472c:	2b00      	cmp	r3, #0
 800472e:	d002      	beq.n	8004736 <_setEncoderControlMode+0x32>
 8004730:	2b01      	cmp	r3, #1
 8004732:	d014      	beq.n	800475e <_setEncoderControlMode+0x5a>
					// if encoder position is below the lower bounds set it above it
					if(ENCODER_TIMER->CNT < sweep_lower_bounds_shortest_output_arr)
						ENCODER_TIMER->CNT = OUTPUT_TIMER->ARR;
				break;
			default:
				break;
 8004734:	e031      	b.n	800479a <_setEncoderControlMode+0x96>
					if(ENCODER_TIMER->CNT > sweep_upper_bounds_longest_output_arr)
 8004736:	4b1d      	ldr	r3, [pc, #116]	; (80047ac <_setEncoderControlMode+0xa8>)
 8004738:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800473a:	ee07 3a90 	vmov	s15, r3
 800473e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004742:	4b1c      	ldr	r3, [pc, #112]	; (80047b4 <_setEncoderControlMode+0xb0>)
 8004744:	edd3 7a00 	vldr	s15, [r3]
 8004748:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800474c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004750:	dc00      	bgt.n	8004754 <_setEncoderControlMode+0x50>
				break;
 8004752:	e022      	b.n	800479a <_setEncoderControlMode+0x96>
						 ENCODER_TIMER->CNT = OUTPUT_TIMER->ARR;
 8004754:	4b18      	ldr	r3, [pc, #96]	; (80047b8 <_setEncoderControlMode+0xb4>)
 8004756:	4a15      	ldr	r2, [pc, #84]	; (80047ac <_setEncoderControlMode+0xa8>)
 8004758:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800475a:	6253      	str	r3, [r2, #36]	; 0x24
				break;
 800475c:	e01d      	b.n	800479a <_setEncoderControlMode+0x96>
					if(ENCODER_TIMER->CNT < sweep_lower_bounds_shortest_output_arr)
 800475e:	4b13      	ldr	r3, [pc, #76]	; (80047ac <_setEncoderControlMode+0xa8>)
 8004760:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004762:	ee07 3a90 	vmov	s15, r3
 8004766:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800476a:	4b14      	ldr	r3, [pc, #80]	; (80047bc <_setEncoderControlMode+0xb8>)
 800476c:	edd3 7a00 	vldr	s15, [r3]
 8004770:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004774:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004778:	d400      	bmi.n	800477c <_setEncoderControlMode+0x78>
				break;
 800477a:	e00e      	b.n	800479a <_setEncoderControlMode+0x96>
						ENCODER_TIMER->CNT = OUTPUT_TIMER->ARR;
 800477c:	4b0e      	ldr	r3, [pc, #56]	; (80047b8 <_setEncoderControlMode+0xb4>)
 800477e:	4a0b      	ldr	r2, [pc, #44]	; (80047ac <_setEncoderControlMode+0xa8>)
 8004780:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004782:	6253      	str	r3, [r2, #36]	; 0x24
				break;
 8004784:	e009      	b.n	800479a <_setEncoderControlMode+0x96>
		// switch(active_sweep_mode)
	}
	else
	{
		// ENCODER_SWEEP_SPEED_FUNCTION
		theCurrentEncoderSweepFunction = pFunction;
 8004786:	4a08      	ldr	r2, [pc, #32]	; (80047a8 <_setEncoderControlMode+0xa4>)
 8004788:	79fb      	ldrb	r3, [r7, #7]
 800478a:	7013      	strb	r3, [r2, #0]
		// encoder start value
		ENCODER_TIMER->CNT = 1;
 800478c:	4b07      	ldr	r3, [pc, #28]	; (80047ac <_setEncoderControlMode+0xa8>)
 800478e:	2201      	movs	r2, #1
 8004790:	625a      	str	r2, [r3, #36]	; 0x24
		// encoder limit for default (set speed)
		ENCODER_TIMER->ARR = 1600;
 8004792:	4b06      	ldr	r3, [pc, #24]	; (80047ac <_setEncoderControlMode+0xa8>)
 8004794:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 8004798:	62da      	str	r2, [r3, #44]	; 0x2c
	}



}
 800479a:	bf00      	nop
 800479c:	370c      	adds	r7, #12
 800479e:	46bd      	mov	sp, r7
 80047a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a4:	4770      	bx	lr
 80047a6:	bf00      	nop
 80047a8:	20001ece 	.word	0x20001ece
 80047ac:	40012c00 	.word	0x40012c00
 80047b0:	20001ecd 	.word	0x20001ecd
 80047b4:	20000004 	.word	0x20000004
 80047b8:	40013400 	.word	0x40013400
 80047bc:	20000000 	.word	0x20000000

080047c0 <_setSweepTimerAutoReloadForEncoderControl>:


void _setSweepTimerAutoReloadForEncoderControl(eEncoderSweepFunctions pFunction)
{
 80047c0:	b590      	push	{r4, r7, lr}
 80047c2:	b085      	sub	sp, #20
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	4603      	mov	r3, r0
 80047c8:	71fb      	strb	r3, [r7, #7]
	uint32_t next_sweep_tim_arr;

	if(pFunction)
 80047ca:	79fb      	ldrb	r3, [r7, #7]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d122      	bne.n	8004816 <_setSweepTimerAutoReloadForEncoderControl+0x56>

	}
	else
	{
		// get logarithmic curve to speed up turns at low end
		next_sweep_tim_arr = MIN_SWEEP_ARR + (pow(ENCODER_TIMER->CNT, 3));
 80047d0:	4b17      	ldr	r3, [pc, #92]	; (8004830 <_setSweepTimerAutoReloadForEncoderControl+0x70>)
 80047d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047d4:	4618      	mov	r0, r3
 80047d6:	f7fb febd 	bl	8000554 <__aeabi_ui2d>
 80047da:	4603      	mov	r3, r0
 80047dc:	460c      	mov	r4, r1
 80047de:	ed9f 1b10 	vldr	d1, [pc, #64]	; 8004820 <_setSweepTimerAutoReloadForEncoderControl+0x60>
 80047e2:	ec44 3b10 	vmov	d0, r3, r4
 80047e6:	f00c ffcb 	bl	8011780 <pow>
 80047ea:	ec51 0b10 	vmov	r0, r1, d0
 80047ee:	a30e      	add	r3, pc, #56	; (adr r3, 8004828 <_setSweepTimerAutoReloadForEncoderControl+0x68>)
 80047f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047f4:	f7fb fd72 	bl	80002dc <__adddf3>
 80047f8:	4603      	mov	r3, r0
 80047fa:	460c      	mov	r4, r1
 80047fc:	4618      	mov	r0, r3
 80047fe:	4621      	mov	r1, r4
 8004800:	f7fc f9fa 	bl	8000bf8 <__aeabi_d2uiz>
 8004804:	4603      	mov	r3, r0
 8004806:	60fb      	str	r3, [r7, #12]

		if(next_sweep_tim_arr < 0xFFFFFFFF)
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800480e:	d002      	beq.n	8004816 <_setSweepTimerAutoReloadForEncoderControl+0x56>
		{
			SWEEP_TIMER->ARR = next_sweep_tim_arr;
 8004810:	4a08      	ldr	r2, [pc, #32]	; (8004834 <_setSweepTimerAutoReloadForEncoderControl+0x74>)
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	62d3      	str	r3, [r2, #44]	; 0x2c

		}
	}
}
 8004816:	bf00      	nop
 8004818:	3714      	adds	r7, #20
 800481a:	46bd      	mov	sp, r7
 800481c:	bd90      	pop	{r4, r7, pc}
 800481e:	bf00      	nop
 8004820:	00000000 	.word	0x00000000
 8004824:	40080000 	.word	0x40080000
 8004828:	00000000 	.word	0x00000000
 800482c:	40d06800 	.word	0x40d06800
 8004830:	40012c00 	.word	0x40012c00
 8004834:	40000c00 	.word	0x40000c00

08004838 <_getCalculatedSweepFrequencyInHertz>:

float _getCalculatedSweepFrequencyInHertz()
{
 8004838:	b480      	push	{r7}
 800483a:	af00      	add	r7, sp, #0
	if(SWEEP_TIMER->PSC == 0)
 800483c:	4b13      	ldr	r3, [pc, #76]	; (800488c <_getCalculatedSweepFrequencyInHertz+0x54>)
 800483e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004840:	2b00      	cmp	r3, #0
 8004842:	d10a      	bne.n	800485a <_getCalculatedSweepFrequencyInHertz+0x22>
	{
		return (float)SM_MCLK / ((float)1 * (float)SWEEP_TIMER->ARR);
 8004844:	4b11      	ldr	r3, [pc, #68]	; (800488c <_getCalculatedSweepFrequencyInHertz+0x54>)
 8004846:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004848:	ee07 3a90 	vmov	s15, r3
 800484c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004850:	eddf 6a0f 	vldr	s13, [pc, #60]	; 8004890 <_getCalculatedSweepFrequencyInHertz+0x58>
 8004854:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004858:	e011      	b.n	800487e <_getCalculatedSweepFrequencyInHertz+0x46>
	}
	else
	{
		return (float)SM_MCLK / ((float)SWEEP_TIMER->PSC * (float)SWEEP_TIMER->ARR);
 800485a:	4b0c      	ldr	r3, [pc, #48]	; (800488c <_getCalculatedSweepFrequencyInHertz+0x54>)
 800485c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800485e:	ee07 3a90 	vmov	s15, r3
 8004862:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004866:	4b09      	ldr	r3, [pc, #36]	; (800488c <_getCalculatedSweepFrequencyInHertz+0x54>)
 8004868:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800486a:	ee07 3a90 	vmov	s15, r3
 800486e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004872:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004876:	eddf 6a06 	vldr	s13, [pc, #24]	; 8004890 <_getCalculatedSweepFrequencyInHertz+0x58>
 800487a:	eec6 7a87 	vdiv.f32	s15, s13, s14
	}

}
 800487e:	eeb0 0a67 	vmov.f32	s0, s15
 8004882:	46bd      	mov	sp, r7
 8004884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004888:	4770      	bx	lr
 800488a:	bf00      	nop
 800488c:	40000c00 	.word	0x40000c00
 8004890:	4d2037a0 	.word	0x4d2037a0

08004894 <FreqMenu_getStatus>:
 *	@param None
 *	@retval None
 *
 */
eFreqMenu_Status FreqMenu_getStatus()
{
 8004894:	b480      	push	{r7}
 8004896:	af00      	add	r7, sp, #0
	return eNextFreqMenuStatus;
 8004898:	4b03      	ldr	r3, [pc, #12]	; (80048a8 <FreqMenu_getStatus+0x14>)
 800489a:	781b      	ldrb	r3, [r3, #0]
}
 800489c:	4618      	mov	r0, r3
 800489e:	46bd      	mov	sp, r7
 80048a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a4:	4770      	bx	lr
 80048a6:	bf00      	nop
 80048a8:	20001ecf 	.word	0x20001ecf

080048ac <FuncMenu_getStatus>:
#include <stdio.h>

eFuncMenu_Status eNextFuncMenuStatus = 	DISABLE_FUNC_MENU;

eFuncMenu_Status FuncMenu_getStatus()
{
 80048ac:	b480      	push	{r7}
 80048ae:	af00      	add	r7, sp, #0
	return eNextFuncMenuStatus;
 80048b0:	4b03      	ldr	r3, [pc, #12]	; (80048c0 <FuncMenu_getStatus+0x14>)
 80048b2:	781b      	ldrb	r3, [r3, #0]
}
 80048b4:	4618      	mov	r0, r3
 80048b6:	46bd      	mov	sp, r7
 80048b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048bc:	4770      	bx	lr
 80048be:	bf00      	nop
 80048c0:	20001ed0 	.word	0x20001ed0

080048c4 <FuncMainMenuEntryHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncMainMenuEntryHandler(void)
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FuncMainMenuEntryHandler Event captured\n");
 80048c8:	4806      	ldr	r0, [pc, #24]	; (80048e4 <FuncMainMenuEntryHandler+0x20>)
 80048ca:	f00a ff7f 	bl	800f7cc <puts>
	#endif

	DM_RefreshScreen();
 80048ce:	f7fc fdd3 	bl	8001478 <DM_RefreshScreen>



	eNextFuncMenuStatus = 	ENABLE_FUNC_MAIN_MENU;
 80048d2:	4b05      	ldr	r3, [pc, #20]	; (80048e8 <FuncMainMenuEntryHandler+0x24>)
 80048d4:	2201      	movs	r2, #1
 80048d6:	701a      	strb	r2, [r3, #0]
	else
	{
		DM_SetErrorDebugMsg("_FuncMenuEntryHandler: func_profileTmp null pointer");
	}
*/
	eNewEvent = evIdle;
 80048d8:	4b04      	ldr	r3, [pc, #16]	; (80048ec <FuncMainMenuEntryHandler+0x28>)
 80048da:	2200      	movs	r2, #0
 80048dc:	701a      	strb	r2, [r3, #0]
	return Func_Main_Menu_State;
 80048de:	2303      	movs	r3, #3
}
 80048e0:	4618      	mov	r0, r3
 80048e2:	bd80      	pop	{r7, pc}
 80048e4:	080135d8 	.word	0x080135d8
 80048e8:	20001ed0 	.word	0x20001ed0
 80048ec:	20001ecb 	.word	0x20001ecb

080048f0 <FuncMainMenuExitHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncMainMenuExitHandler()
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FuncMainMenuExitHandler Event captured\n");
 80048f4:	4808      	ldr	r0, [pc, #32]	; (8004918 <FuncMainMenuExitHandler+0x28>)
 80048f6:	f00a ff69 	bl	800f7cc <puts>
	#endif

	// disable the menu

	eNextFuncMenuStatus = 	DISABLE_FUNC_MENU;
 80048fa:	4b08      	ldr	r3, [pc, #32]	; (800491c <FuncMainMenuExitHandler+0x2c>)
 80048fc:	2200      	movs	r2, #0
 80048fe:	701a      	strb	r2, [r3, #0]

	// reset the encoder range

//	ENCODER_TIMER->ARR = 1024;

	DM_RefreshScreen();
 8004900:	f7fc fdba 	bl	8001478 <DM_RefreshScreen>

	#ifdef SWV_DEBUG_ENABLED
		  printf("returning to Idle State\n");
 8004904:	4806      	ldr	r0, [pc, #24]	; (8004920 <FuncMainMenuExitHandler+0x30>)
 8004906:	f00a ff61 	bl	800f7cc <puts>
	#endif

	eNewEvent = evIdle;
 800490a:	4b06      	ldr	r3, [pc, #24]	; (8004924 <FuncMainMenuExitHandler+0x34>)
 800490c:	2200      	movs	r2, #0
 800490e:	701a      	strb	r2, [r3, #0]
	return Toplevel_Output_Menu_State;
 8004910:	2301      	movs	r3, #1
}
 8004912:	4618      	mov	r0, r3
 8004914:	bd80      	pop	{r7, pc}
 8004916:	bf00      	nop
 8004918:	08013628 	.word	0x08013628
 800491c:	20001ed0 	.word	0x20001ed0
 8004920:	08013650 	.word	0x08013650
 8004924:	20001ecb 	.word	0x20001ecb

08004928 <FuncSignalMenuEntryHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSignalMenuEntryHandler(void)
{
 8004928:	b580      	push	{r7, lr}
 800492a:	b082      	sub	sp, #8
 800492c:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FuncSignalMenuEntryHandler Event captured\n");
 800492e:	4815      	ldr	r0, [pc, #84]	; (8004984 <FuncSignalMenuEntryHandler+0x5c>)
 8004930:	f00a ff4c 	bl	800f7cc <puts>
	#endif

	DM_RefreshScreen();
 8004934:	f7fc fda0 	bl	8001478 <DM_RefreshScreen>
	FuncO_ResetLastEncoderValue();
 8004938:	f000 fe2a 	bl	8005590 <FuncO_ResetLastEncoderValue>

	eNextFuncMenuStatus = 	ENABLE_FUNC_SIGNAL_MENU;
 800493c:	4b12      	ldr	r3, [pc, #72]	; (8004988 <FuncSignalMenuEntryHandler+0x60>)
 800493e:	2202      	movs	r2, #2
 8004940:	701a      	strb	r2, [r3, #0]

	//FunctionProfile_t *func_profileTmp =  FuncO_GetSignalFPresetObject();
	FunctionProfile_t *func_profileTmp = SM_GetOutputChannel(SIGNAL_CHANNEL)->func_profile;
 8004942:	2000      	movs	r0, #0
 8004944:	f001 fa3a 	bl	8005dbc <SM_GetOutputChannel>
 8004948:	4603      	mov	r3, r0
 800494a:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 800494e:	607b      	str	r3, [r7, #4]
	if(func_profileTmp)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2b00      	cmp	r3, #0
 8004954:	d00a      	beq.n	800496c <FuncSignalMenuEntryHandler+0x44>
	{
		ENCODER_TIMER->CNT = func_profileTmp->epos;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	785a      	ldrb	r2, [r3, #1]
 800495a:	4b0c      	ldr	r3, [pc, #48]	; (800498c <FuncSignalMenuEntryHandler+0x64>)
 800495c:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = FuncO_GetFuncPresetEncoderRange();
 800495e:	f000 ffbf 	bl	80058e0 <FuncO_GetFuncPresetEncoderRange>
 8004962:	4603      	mov	r3, r0
 8004964:	461a      	mov	r2, r3
 8004966:	4b09      	ldr	r3, [pc, #36]	; (800498c <FuncSignalMenuEntryHandler+0x64>)
 8004968:	62da      	str	r2, [r3, #44]	; 0x2c
 800496a:	e002      	b.n	8004972 <FuncSignalMenuEntryHandler+0x4a>
	}
	else
	{
		DM_SetErrorDebugMsg("_FuncMenuEntryHandler: func_profileTmp null pointer");
 800496c:	4808      	ldr	r0, [pc, #32]	; (8004990 <FuncSignalMenuEntryHandler+0x68>)
 800496e:	f7fc fdc9 	bl	8001504 <DM_SetErrorDebugMsg>
	}

	eNewEvent = evIdle;
 8004972:	4b08      	ldr	r3, [pc, #32]	; (8004994 <FuncSignalMenuEntryHandler+0x6c>)
 8004974:	2200      	movs	r2, #0
 8004976:	701a      	strb	r2, [r3, #0]
	return Func_Signal_Menu_State;
 8004978:	2304      	movs	r3, #4
}
 800497a:	4618      	mov	r0, r3
 800497c:	3708      	adds	r7, #8
 800497e:	46bd      	mov	sp, r7
 8004980:	bd80      	pop	{r7, pc}
 8004982:	bf00      	nop
 8004984:	08013668 	.word	0x08013668
 8004988:	20001ed0 	.word	0x20001ed0
 800498c:	40012c00 	.word	0x40012c00
 8004990:	08013694 	.word	0x08013694
 8004994:	20001ecb 	.word	0x20001ecb

08004998 <FuncSignalMenuInputHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSignalMenuInputHandler(void)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FuncSignalMenuInputHandler Event captured\n");
 800499c:	4807      	ldr	r0, [pc, #28]	; (80049bc <FuncSignalMenuInputHandler+0x24>)
 800499e:	f00a ff15 	bl	800f7cc <puts>
	#endif


	FuncO_MapEncoderPositionToSignalOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 80049a2:	2001      	movs	r0, #1
 80049a4:	f001 fbaa 	bl	80060fc <SM_GetEncoderValue>
 80049a8:	4603      	mov	r3, r0
 80049aa:	4618      	mov	r0, r3
 80049ac:	f000 fdfc 	bl	80055a8 <FuncO_MapEncoderPositionToSignalOutput>
	eNewEvent = evBlueBtn;
 80049b0:	4b03      	ldr	r3, [pc, #12]	; (80049c0 <FuncSignalMenuInputHandler+0x28>)
 80049b2:	2201      	movs	r2, #1
 80049b4:	701a      	strb	r2, [r3, #0]
	return Func_Signal_Menu_State;
 80049b6:	2304      	movs	r3, #4
}
 80049b8:	4618      	mov	r0, r3
 80049ba:	bd80      	pop	{r7, pc}
 80049bc:	080136c8 	.word	0x080136c8
 80049c0:	20001ecb 	.word	0x20001ecb

080049c4 <FuncSignalMenuExitHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSignalMenuExitHandler()
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FuncSignalMenuExitHandler Event captured\n");
 80049c8:	4806      	ldr	r0, [pc, #24]	; (80049e4 <FuncSignalMenuExitHandler+0x20>)
 80049ca:	f00a feff 	bl	800f7cc <puts>
	#endif

	// disable the menu

	eNextFuncMenuStatus = 	ENABLE_FUNC_MAIN_MENU;
 80049ce:	4b06      	ldr	r3, [pc, #24]	; (80049e8 <FuncSignalMenuExitHandler+0x24>)
 80049d0:	2201      	movs	r2, #1
 80049d2:	701a      	strb	r2, [r3, #0]

	// reset the encoder range

//	ENCODER_TIMER->ARR = 1024;

	DM_RefreshScreen();
 80049d4:	f7fc fd50 	bl	8001478 <DM_RefreshScreen>

	eNewEvent = evIdle;
 80049d8:	4b04      	ldr	r3, [pc, #16]	; (80049ec <FuncSignalMenuExitHandler+0x28>)
 80049da:	2200      	movs	r2, #0
 80049dc:	701a      	strb	r2, [r3, #0]
	return Func_Main_Menu_State;
 80049de:	2303      	movs	r3, #3
}
 80049e0:	4618      	mov	r0, r3
 80049e2:	bd80      	pop	{r7, pc}
 80049e4:	080136f4 	.word	0x080136f4
 80049e8:	20001ed0 	.word	0x20001ed0
 80049ec:	20001ecb 	.word	0x20001ecb

080049f0 <FuncSyncMenuEntryHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSyncMenuEntryHandler(void)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b082      	sub	sp, #8
 80049f4:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FuncSyncMenuEntryHandler Event captured\n");
 80049f6:	4815      	ldr	r0, [pc, #84]	; (8004a4c <FuncSyncMenuEntryHandler+0x5c>)
 80049f8:	f00a fee8 	bl	800f7cc <puts>
	#endif

	DM_RefreshScreen();
 80049fc:	f7fc fd3c 	bl	8001478 <DM_RefreshScreen>
	FuncO_ResetLastEncoderValue();
 8004a00:	f000 fdc6 	bl	8005590 <FuncO_ResetLastEncoderValue>

	eNextFuncMenuStatus = 	ENABLE_FUNC_SYNC_MENU;
 8004a04:	4b12      	ldr	r3, [pc, #72]	; (8004a50 <FuncSyncMenuEntryHandler+0x60>)
 8004a06:	2203      	movs	r2, #3
 8004a08:	701a      	strb	r2, [r3, #0]

	//FunctionProfile_t *func_profileTmp =  FuncO_GetSyncFPresetObject();
	FunctionProfile_t *func_profileTmp = SM_GetOutputChannel(SYNC_CHANNEL)->func_profile;
 8004a0a:	2001      	movs	r0, #1
 8004a0c:	f001 f9d6 	bl	8005dbc <SM_GetOutputChannel>
 8004a10:	4603      	mov	r3, r0
 8004a12:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8004a16:	607b      	str	r3, [r7, #4]
	if(func_profileTmp)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d00a      	beq.n	8004a34 <FuncSyncMenuEntryHandler+0x44>
	{
		ENCODER_TIMER->CNT = func_profileTmp->epos;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	785a      	ldrb	r2, [r3, #1]
 8004a22:	4b0c      	ldr	r3, [pc, #48]	; (8004a54 <FuncSyncMenuEntryHandler+0x64>)
 8004a24:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = FuncO_GetFuncPresetEncoderRange();
 8004a26:	f000 ff5b 	bl	80058e0 <FuncO_GetFuncPresetEncoderRange>
 8004a2a:	4603      	mov	r3, r0
 8004a2c:	461a      	mov	r2, r3
 8004a2e:	4b09      	ldr	r3, [pc, #36]	; (8004a54 <FuncSyncMenuEntryHandler+0x64>)
 8004a30:	62da      	str	r2, [r3, #44]	; 0x2c
 8004a32:	e002      	b.n	8004a3a <FuncSyncMenuEntryHandler+0x4a>
	}
	else
	{
		DM_SetErrorDebugMsg("_FuncMenuEntryHandler: func_profileTmp null pointer");
 8004a34:	4808      	ldr	r0, [pc, #32]	; (8004a58 <FuncSyncMenuEntryHandler+0x68>)
 8004a36:	f7fc fd65 	bl	8001504 <DM_SetErrorDebugMsg>
	}

	eNewEvent = evIdle;
 8004a3a:	4b08      	ldr	r3, [pc, #32]	; (8004a5c <FuncSyncMenuEntryHandler+0x6c>)
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	701a      	strb	r2, [r3, #0]
	return Func_Sync_Menu_State;
 8004a40:	2305      	movs	r3, #5
}
 8004a42:	4618      	mov	r0, r3
 8004a44:	3708      	adds	r7, #8
 8004a46:	46bd      	mov	sp, r7
 8004a48:	bd80      	pop	{r7, pc}
 8004a4a:	bf00      	nop
 8004a4c:	08013720 	.word	0x08013720
 8004a50:	20001ed0 	.word	0x20001ed0
 8004a54:	40012c00 	.word	0x40012c00
 8004a58:	08013694 	.word	0x08013694
 8004a5c:	20001ecb 	.word	0x20001ecb

08004a60 <FuncSyncMenuInputHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSyncMenuInputHandler(void)
{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FuncSyncMenuInputHandler Event captured\n");
 8004a64:	4807      	ldr	r0, [pc, #28]	; (8004a84 <FuncSyncMenuInputHandler+0x24>)
 8004a66:	f00a feb1 	bl	800f7cc <puts>
	#endif


	FuncO_MapEncoderPositionToSyncOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 8004a6a:	2001      	movs	r0, #1
 8004a6c:	f001 fb46 	bl	80060fc <SM_GetEncoderValue>
 8004a70:	4603      	mov	r3, r0
 8004a72:	4618      	mov	r0, r3
 8004a74:	f000 fdd2 	bl	800561c <FuncO_MapEncoderPositionToSyncOutput>
	eNewEvent = evBlueBtn;
 8004a78:	4b03      	ldr	r3, [pc, #12]	; (8004a88 <FuncSyncMenuInputHandler+0x28>)
 8004a7a:	2201      	movs	r2, #1
 8004a7c:	701a      	strb	r2, [r3, #0]
	return Func_Sync_Menu_State;
 8004a7e:	2305      	movs	r3, #5
}
 8004a80:	4618      	mov	r0, r3
 8004a82:	bd80      	pop	{r7, pc}
 8004a84:	08013748 	.word	0x08013748
 8004a88:	20001ecb 	.word	0x20001ecb

08004a8c <FuncSyncMenuExitHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSyncMenuExitHandler()
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FuncSyncMenuExitHandler Event captured\n");
 8004a90:	4806      	ldr	r0, [pc, #24]	; (8004aac <FuncSyncMenuExitHandler+0x20>)
 8004a92:	f00a fe9b 	bl	800f7cc <puts>
	#endif

	// disable the menu

	eNextFuncMenuStatus = 	ENABLE_FUNC_MAIN_MENU;
 8004a96:	4b06      	ldr	r3, [pc, #24]	; (8004ab0 <FuncSyncMenuExitHandler+0x24>)
 8004a98:	2201      	movs	r2, #1
 8004a9a:	701a      	strb	r2, [r3, #0]

	// reset the encoder range

	//ENCODER_TIMER->ARR = 1024;

	DM_RefreshScreen();
 8004a9c:	f7fc fcec 	bl	8001478 <DM_RefreshScreen>

	eNewEvent = evIdle;
 8004aa0:	4b04      	ldr	r3, [pc, #16]	; (8004ab4 <FuncSyncMenuExitHandler+0x28>)
 8004aa2:	2200      	movs	r2, #0
 8004aa4:	701a      	strb	r2, [r3, #0]
	return Func_Main_Menu_State;
 8004aa6:	2303      	movs	r3, #3
}
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	bd80      	pop	{r7, pc}
 8004aac:	08013770 	.word	0x08013770
 8004ab0:	20001ed0 	.word	0x20001ed0
 8004ab4:	20001ecb 	.word	0x20001ecb

08004ab8 <GainMenu_getStatus>:
#include <stdio.h>

eGainMenu_Status eNextGainMenuStatus = 	DISABLE_GAIN_MENU;

eGainMenu_Status GainMenu_getStatus()
{
 8004ab8:	b480      	push	{r7}
 8004aba:	af00      	add	r7, sp, #0
	return eNextGainMenuStatus;
 8004abc:	4b03      	ldr	r3, [pc, #12]	; (8004acc <GainMenu_getStatus+0x14>)
 8004abe:	781b      	ldrb	r3, [r3, #0]
}
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac8:	4770      	bx	lr
 8004aca:	bf00      	nop
 8004acc:	20001ed1 	.word	0x20001ed1

08004ad0 <GainMainMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainMainMenuEntryHandler()
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("GainMainMenuEntryHandler Event captured\n");
 8004ad4:	4806      	ldr	r0, [pc, #24]	; (8004af0 <GainMainMenuEntryHandler+0x20>)
 8004ad6:	f00a fe79 	bl	800f7cc <puts>
	#endif

	DM_RefreshScreen();
 8004ada:	f7fc fccd 	bl	8001478 <DM_RefreshScreen>

	eNextGainMenuStatus = ENABLE_GAIN_MAIN_MENU;
 8004ade:	4b05      	ldr	r3, [pc, #20]	; (8004af4 <GainMainMenuEntryHandler+0x24>)
 8004ae0:	2201      	movs	r2, #1
 8004ae2:	701a      	strb	r2, [r3, #0]

	eNewEvent = evIdle;
 8004ae4:	4b04      	ldr	r3, [pc, #16]	; (8004af8 <GainMainMenuEntryHandler+0x28>)
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	701a      	strb	r2, [r3, #0]
	return Gain_Main_Menu_State;
 8004aea:	2306      	movs	r3, #6
}
 8004aec:	4618      	mov	r0, r3
 8004aee:	bd80      	pop	{r7, pc}
 8004af0:	08013798 	.word	0x08013798
 8004af4:	20001ed1 	.word	0x20001ed1
 8004af8:	20001ecb 	.word	0x20001ecb

08004afc <GainMainMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainMainMenuExitHandler()
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("GainMainMenuExitHandler Event captured\n");
 8004b00:	4808      	ldr	r0, [pc, #32]	; (8004b24 <GainMainMenuExitHandler+0x28>)
 8004b02:	f00a fe63 	bl	800f7cc <puts>
	#endif

	eNextGainMenuStatus = DISABLE_GAIN_MENU;
 8004b06:	4b08      	ldr	r3, [pc, #32]	; (8004b28 <GainMainMenuExitHandler+0x2c>)
 8004b08:	2200      	movs	r2, #0
 8004b0a:	701a      	strb	r2, [r3, #0]

	DM_RefreshScreen();
 8004b0c:	f7fc fcb4 	bl	8001478 <DM_RefreshScreen>

	#ifdef SWV_DEBUG_ENABLED
		  printf("returning to Idle State\n");
 8004b10:	4806      	ldr	r0, [pc, #24]	; (8004b2c <GainMainMenuExitHandler+0x30>)
 8004b12:	f00a fe5b 	bl	800f7cc <puts>
	#endif

	eNewEvent = evIdle;
 8004b16:	4b06      	ldr	r3, [pc, #24]	; (8004b30 <GainMainMenuExitHandler+0x34>)
 8004b18:	2200      	movs	r2, #0
 8004b1a:	701a      	strb	r2, [r3, #0]
	return Toplevel_Output_Menu_State;
 8004b1c:	2301      	movs	r3, #1
}
 8004b1e:	4618      	mov	r0, r3
 8004b20:	bd80      	pop	{r7, pc}
 8004b22:	bf00      	nop
 8004b24:	080137e8 	.word	0x080137e8
 8004b28:	20001ed1 	.word	0x20001ed1
 8004b2c:	08013810 	.word	0x08013810
 8004b30:	20001ecb 	.word	0x20001ecb

08004b34 <GainSignalMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSignalMenuEntryHandler()
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b082      	sub	sp, #8
 8004b38:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("GainSignalMenuEntryHandler Event captured\n");
 8004b3a:	4814      	ldr	r0, [pc, #80]	; (8004b8c <GainSignalMenuEntryHandler+0x58>)
 8004b3c:	f00a fe46 	bl	800f7cc <puts>
	#endif

	DM_RefreshScreen();
 8004b40:	f7fc fc9a 	bl	8001478 <DM_RefreshScreen>
	VPP_ResetLastEncoderValue();
 8004b44:	f001 fb60 	bl	8006208 <VPP_ResetLastEncoderValue>

	eNextGainMenuStatus = ENABLE_GAIN_SIGNAL_MENU;
 8004b48:	4b11      	ldr	r3, [pc, #68]	; (8004b90 <GainSignalMenuEntryHandler+0x5c>)
 8004b4a:	2202      	movs	r2, #2
 8004b4c:	701a      	strb	r2, [r3, #0]

	AmplitudeProfile_t* pTmpVppPreset = SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile;
 8004b4e:	2000      	movs	r0, #0
 8004b50:	f001 f934 	bl	8005dbc <SM_GetOutputChannel>
 8004b54:	4603      	mov	r3, r0
 8004b56:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8004b5a:	607b      	str	r3, [r7, #4]

	if(pTmpVppPreset)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d008      	beq.n	8004b74 <GainSignalMenuEntryHandler+0x40>
	{
		ENCODER_TIMER->CNT = pTmpVppPreset->epos;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	8b1a      	ldrh	r2, [r3, #24]
 8004b66:	4b0b      	ldr	r3, [pc, #44]	; (8004b94 <GainSignalMenuEntryHandler+0x60>)
 8004b68:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = MAX_VPP_ENCODER_RANGE;
 8004b6a:	4b0a      	ldr	r3, [pc, #40]	; (8004b94 <GainSignalMenuEntryHandler+0x60>)
 8004b6c:	f44f 72c7 	mov.w	r2, #398	; 0x18e
 8004b70:	62da      	str	r2, [r3, #44]	; 0x2c
 8004b72:	e002      	b.n	8004b7a <GainSignalMenuEntryHandler+0x46>
	}
	else
	{
		DM_SetErrorDebugMsg("GainMainMenuEntryHandler: pVppPresetTmp null pointer");
 8004b74:	4808      	ldr	r0, [pc, #32]	; (8004b98 <GainSignalMenuEntryHandler+0x64>)
 8004b76:	f7fc fcc5 	bl	8001504 <DM_SetErrorDebugMsg>
	}

	eNewEvent = evIdle;
 8004b7a:	4b08      	ldr	r3, [pc, #32]	; (8004b9c <GainSignalMenuEntryHandler+0x68>)
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	701a      	strb	r2, [r3, #0]
	return Gain_Signal_Menu_State;
 8004b80:	2307      	movs	r3, #7
}
 8004b82:	4618      	mov	r0, r3
 8004b84:	3708      	adds	r7, #8
 8004b86:	46bd      	mov	sp, r7
 8004b88:	bd80      	pop	{r7, pc}
 8004b8a:	bf00      	nop
 8004b8c:	08013828 	.word	0x08013828
 8004b90:	20001ed1 	.word	0x20001ed1
 8004b94:	40012c00 	.word	0x40012c00
 8004b98:	08013854 	.word	0x08013854
 8004b9c:	20001ecb 	.word	0x20001ecb

08004ba0 <GainSignalMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSignalMenuInputHandler()
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("GainSignalMenuInputHandler Event captured\n");
 8004ba4:	4807      	ldr	r0, [pc, #28]	; (8004bc4 <GainSignalMenuInputHandler+0x24>)
 8004ba6:	f00a fe11 	bl	800f7cc <puts>
	#endif

	//GO_ModifyOutput(SMGetEncoderValue(ENCODER_REVERSE));
	VPP_MapEncoderPositionToSignalOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 8004baa:	2001      	movs	r0, #1
 8004bac:	f001 faa6 	bl	80060fc <SM_GetEncoderValue>
 8004bb0:	4603      	mov	r3, r0
 8004bb2:	4618      	mov	r0, r3
 8004bb4:	f001 fc9e 	bl	80064f4 <VPP_MapEncoderPositionToSignalOutput>

	eNewEvent = evYellowBtn;
 8004bb8:	4b03      	ldr	r3, [pc, #12]	; (8004bc8 <GainSignalMenuInputHandler+0x28>)
 8004bba:	2203      	movs	r2, #3
 8004bbc:	701a      	strb	r2, [r3, #0]
	return Gain_Signal_Menu_State;
 8004bbe:	2307      	movs	r3, #7
}
 8004bc0:	4618      	mov	r0, r3
 8004bc2:	bd80      	pop	{r7, pc}
 8004bc4:	0801388c 	.word	0x0801388c
 8004bc8:	20001ecb 	.word	0x20001ecb

08004bcc <GainSignalMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSignalMenuExitHandler()
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("GainSignalMenuExitHandler Event captured\n");
 8004bd0:	4806      	ldr	r0, [pc, #24]	; (8004bec <GainSignalMenuExitHandler+0x20>)
 8004bd2:	f00a fdfb 	bl	800f7cc <puts>
	#endif

	eNextGainMenuStatus = ENABLE_GAIN_MAIN_MENU;
 8004bd6:	4b06      	ldr	r3, [pc, #24]	; (8004bf0 <GainSignalMenuExitHandler+0x24>)
 8004bd8:	2201      	movs	r2, #1
 8004bda:	701a      	strb	r2, [r3, #0]

	DM_RefreshScreen();
 8004bdc:	f7fc fc4c 	bl	8001478 <DM_RefreshScreen>

	eNewEvent = evIdle;
 8004be0:	4b04      	ldr	r3, [pc, #16]	; (8004bf4 <GainSignalMenuExitHandler+0x28>)
 8004be2:	2200      	movs	r2, #0
 8004be4:	701a      	strb	r2, [r3, #0]
	return Gain_Main_Menu_State;
 8004be6:	2306      	movs	r3, #6
}
 8004be8:	4618      	mov	r0, r3
 8004bea:	bd80      	pop	{r7, pc}
 8004bec:	080138b8 	.word	0x080138b8
 8004bf0:	20001ed1 	.word	0x20001ed1
 8004bf4:	20001ecb 	.word	0x20001ecb

08004bf8 <GainSyncMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSyncMenuEntryHandler()
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b082      	sub	sp, #8
 8004bfc:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("GainSyncMenuEntryHandler Event captured\n");
 8004bfe:	4814      	ldr	r0, [pc, #80]	; (8004c50 <GainSyncMenuEntryHandler+0x58>)
 8004c00:	f00a fde4 	bl	800f7cc <puts>
	#endif

	DM_RefreshScreen();
 8004c04:	f7fc fc38 	bl	8001478 <DM_RefreshScreen>
	VPP_ResetLastEncoderValue();
 8004c08:	f001 fafe 	bl	8006208 <VPP_ResetLastEncoderValue>

	eNextGainMenuStatus = ENABLE_GAIN_SYNC_MENU;
 8004c0c:	4b11      	ldr	r3, [pc, #68]	; (8004c54 <GainSyncMenuEntryHandler+0x5c>)
 8004c0e:	2203      	movs	r2, #3
 8004c10:	701a      	strb	r2, [r3, #0]

	AmplitudeProfile_t* pTmpVppPreset = SM_GetOutputChannel(SYNC_CHANNEL)->amp_profile;
 8004c12:	2001      	movs	r0, #1
 8004c14:	f001 f8d2 	bl	8005dbc <SM_GetOutputChannel>
 8004c18:	4603      	mov	r3, r0
 8004c1a:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8004c1e:	607b      	str	r3, [r7, #4]

	if(pTmpVppPreset)
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d008      	beq.n	8004c38 <GainSyncMenuEntryHandler+0x40>
	{
		ENCODER_TIMER->CNT = pTmpVppPreset->epos;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	8b1a      	ldrh	r2, [r3, #24]
 8004c2a:	4b0b      	ldr	r3, [pc, #44]	; (8004c58 <GainSyncMenuEntryHandler+0x60>)
 8004c2c:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = MAX_VPP_ENCODER_RANGE;
 8004c2e:	4b0a      	ldr	r3, [pc, #40]	; (8004c58 <GainSyncMenuEntryHandler+0x60>)
 8004c30:	f44f 72c7 	mov.w	r2, #398	; 0x18e
 8004c34:	62da      	str	r2, [r3, #44]	; 0x2c
 8004c36:	e002      	b.n	8004c3e <GainSyncMenuEntryHandler+0x46>
	}
	else
	{
		DM_SetErrorDebugMsg("GainMainMenuEntryHandler: pVppPresetTmp null pointer");
 8004c38:	4808      	ldr	r0, [pc, #32]	; (8004c5c <GainSyncMenuEntryHandler+0x64>)
 8004c3a:	f7fc fc63 	bl	8001504 <DM_SetErrorDebugMsg>
	}

	eNewEvent = evIdle;
 8004c3e:	4b08      	ldr	r3, [pc, #32]	; (8004c60 <GainSyncMenuEntryHandler+0x68>)
 8004c40:	2200      	movs	r2, #0
 8004c42:	701a      	strb	r2, [r3, #0]
	return Gain_Sync_Menu_State;
 8004c44:	2308      	movs	r3, #8
}
 8004c46:	4618      	mov	r0, r3
 8004c48:	3708      	adds	r7, #8
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	bd80      	pop	{r7, pc}
 8004c4e:	bf00      	nop
 8004c50:	080138e4 	.word	0x080138e4
 8004c54:	20001ed1 	.word	0x20001ed1
 8004c58:	40012c00 	.word	0x40012c00
 8004c5c:	08013854 	.word	0x08013854
 8004c60:	20001ecb 	.word	0x20001ecb

08004c64 <GainSyncMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSyncMenuInputHandler()
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("GainSyncMenuInputHandler Event captured\n");
 8004c68:	4807      	ldr	r0, [pc, #28]	; (8004c88 <GainSyncMenuInputHandler+0x24>)
 8004c6a:	f00a fdaf 	bl	800f7cc <puts>
	#endif

	//GO_ModifyOutput(SMGetEncoderValue(ENCODER_REVERSE));
	VPP_MapEncoderPositionToSyncOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 8004c6e:	2001      	movs	r0, #1
 8004c70:	f001 fa44 	bl	80060fc <SM_GetEncoderValue>
 8004c74:	4603      	mov	r3, r0
 8004c76:	4618      	mov	r0, r3
 8004c78:	f001 fc76 	bl	8006568 <VPP_MapEncoderPositionToSyncOutput>

	eNewEvent = evYellowBtn;
 8004c7c:	4b03      	ldr	r3, [pc, #12]	; (8004c8c <GainSyncMenuInputHandler+0x28>)
 8004c7e:	2203      	movs	r2, #3
 8004c80:	701a      	strb	r2, [r3, #0]
	return Gain_Sync_Menu_State;
 8004c82:	2308      	movs	r3, #8
}
 8004c84:	4618      	mov	r0, r3
 8004c86:	bd80      	pop	{r7, pc}
 8004c88:	0801390c 	.word	0x0801390c
 8004c8c:	20001ecb 	.word	0x20001ecb

08004c90 <GainSyncMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSyncMenuExitHandler()
{
 8004c90:	b580      	push	{r7, lr}
 8004c92:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("GainSyncMenuExitHandler Event captured\n");
 8004c94:	4806      	ldr	r0, [pc, #24]	; (8004cb0 <GainSyncMenuExitHandler+0x20>)
 8004c96:	f00a fd99 	bl	800f7cc <puts>
	#endif

	eNextGainMenuStatus = ENABLE_GAIN_MAIN_MENU;
 8004c9a:	4b06      	ldr	r3, [pc, #24]	; (8004cb4 <GainSyncMenuExitHandler+0x24>)
 8004c9c:	2201      	movs	r2, #1
 8004c9e:	701a      	strb	r2, [r3, #0]

	DM_RefreshScreen();
 8004ca0:	f7fc fbea 	bl	8001478 <DM_RefreshScreen>

	eNewEvent = evIdle;
 8004ca4:	4b04      	ldr	r3, [pc, #16]	; (8004cb8 <GainSyncMenuExitHandler+0x28>)
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	701a      	strb	r2, [r3, #0]
	return Gain_Main_Menu_State;
 8004caa:	2306      	movs	r3, #6
}
 8004cac:	4618      	mov	r0, r3
 8004cae:	bd80      	pop	{r7, pc}
 8004cb0:	08013934 	.word	0x08013934
 8004cb4:	20001ed1 	.word	0x20001ed1
 8004cb8:	20001ecb 	.word	0x20001ecb

08004cbc <ToplevelMenu_getStatus>:
eToplevelMenu_Status eNextToplevelMenuStatus = 	ENABLE_TOPLEVEL_MAIN_MENU;



eToplevelMenu_Status ToplevelMenu_getStatus()
{
 8004cbc:	b480      	push	{r7}
 8004cbe:	af00      	add	r7, sp, #0
	return eNextToplevelMenuStatus;
 8004cc0:	4b03      	ldr	r3, [pc, #12]	; (8004cd0 <ToplevelMenu_getStatus+0x14>)
 8004cc2:	781b      	ldrb	r3, [r3, #0]
}
 8004cc4:	4618      	mov	r0, r3
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ccc:	4770      	bx	lr
 8004cce:	bf00      	nop
 8004cd0:	20000008 	.word	0x20000008

08004cd4 <ToplevelMenu_setStatus>:

void ToplevelMenu_setStatus(eToplevelMenu_Status pStatus)
{
 8004cd4:	b480      	push	{r7}
 8004cd6:	b083      	sub	sp, #12
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	4603      	mov	r3, r0
 8004cdc:	71fb      	strb	r3, [r7, #7]
	eNextToplevelMenuStatus = pStatus;
 8004cde:	4a04      	ldr	r2, [pc, #16]	; (8004cf0 <ToplevelMenu_setStatus+0x1c>)
 8004ce0:	79fb      	ldrb	r3, [r7, #7]
 8004ce2:	7013      	strb	r3, [r2, #0]
}
 8004ce4:	bf00      	nop
 8004ce6:	370c      	adds	r7, #12
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cee:	4770      	bx	lr
 8004cf0:	20000008 	.word	0x20000008

08004cf4 <ToplevelOutputMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState ToplevelOutputMenuEntryHandler()
{
 8004cf4:	b580      	push	{r7, lr}
 8004cf6:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("ToplevelOutputMenuEntryHandler Event captured\n");
 8004cf8:	4806      	ldr	r0, [pc, #24]	; (8004d14 <ToplevelOutputMenuEntryHandler+0x20>)
 8004cfa:	f00a fd67 	bl	800f7cc <puts>
	#endif

	DM_RefreshScreen();
 8004cfe:	f7fc fbbb 	bl	8001478 <DM_RefreshScreen>

	eNextToplevelMenuStatus = ENABLE_TOPLEVEL_OUTPUT_MENU;
 8004d02:	4b05      	ldr	r3, [pc, #20]	; (8004d18 <ToplevelOutputMenuEntryHandler+0x24>)
 8004d04:	2202      	movs	r2, #2
 8004d06:	701a      	strb	r2, [r3, #0]




	// stay in this state
	eNewEvent = evIdle;
 8004d08:	4b04      	ldr	r3, [pc, #16]	; (8004d1c <ToplevelOutputMenuEntryHandler+0x28>)
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	701a      	strb	r2, [r3, #0]
	return Toplevel_Output_Menu_State;
 8004d0e:	2301      	movs	r3, #1
}
 8004d10:	4618      	mov	r0, r3
 8004d12:	bd80      	pop	{r7, pc}
 8004d14:	080139f8 	.word	0x080139f8
 8004d18:	20000008 	.word	0x20000008
 8004d1c:	20001ecb 	.word	0x20001ecb

08004d20 <ToplevelOutputMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState ToplevelOutputMenuExitHandler()
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("ToplevelOutputMenuExitHandler Event captured\n");
 8004d24:	4806      	ldr	r0, [pc, #24]	; (8004d40 <ToplevelOutputMenuExitHandler+0x20>)
 8004d26:	f00a fd51 	bl	800f7cc <puts>
	#endif

	DM_RefreshScreen();
 8004d2a:	f7fc fba5 	bl	8001478 <DM_RefreshScreen>

	// disable the menu
	eNextToplevelMenuStatus = ENABLE_TOPLEVEL_MAIN_MENU;
 8004d2e:	4b05      	ldr	r3, [pc, #20]	; (8004d44 <ToplevelOutputMenuExitHandler+0x24>)
 8004d30:	2201      	movs	r2, #1
 8004d32:	701a      	strb	r2, [r3, #0]

	// back to main freq menu
	eNewEvent = evIdle;
 8004d34:	4b04      	ldr	r3, [pc, #16]	; (8004d48 <ToplevelOutputMenuExitHandler+0x28>)
 8004d36:	2200      	movs	r2, #0
 8004d38:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 8004d3a:	2300      	movs	r3, #0
}
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	bd80      	pop	{r7, pc}
 8004d40:	08013a58 	.word	0x08013a58
 8004d44:	20000008 	.word	0x20000008
 8004d48:	20001ecb 	.word	0x20001ecb

08004d4c <ToplevelInputMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState ToplevelInputMenuEntryHandler()
{
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("ToplevelInputMenuEntryHandler Event captured\n");
 8004d50:	4806      	ldr	r0, [pc, #24]	; (8004d6c <ToplevelInputMenuEntryHandler+0x20>)
 8004d52:	f00a fd3b 	bl	800f7cc <puts>
	#endif

	DM_RefreshScreen();
 8004d56:	f7fc fb8f 	bl	8001478 <DM_RefreshScreen>

	eNextToplevelMenuStatus = ENABLE_TOPLEVEL_INPUT_MENU;
 8004d5a:	4b05      	ldr	r3, [pc, #20]	; (8004d70 <ToplevelInputMenuEntryHandler+0x24>)
 8004d5c:	2203      	movs	r2, #3
 8004d5e:	701a      	strb	r2, [r3, #0]




	// stay in this state
	eNewEvent = evIdle;
 8004d60:	4b04      	ldr	r3, [pc, #16]	; (8004d74 <ToplevelInputMenuEntryHandler+0x28>)
 8004d62:	2200      	movs	r2, #0
 8004d64:	701a      	strb	r2, [r3, #0]
	return Toplevel_Input_Menu_State;
 8004d66:	2302      	movs	r3, #2
}
 8004d68:	4618      	mov	r0, r3
 8004d6a:	bd80      	pop	{r7, pc}
 8004d6c:	08013a88 	.word	0x08013a88
 8004d70:	20000008 	.word	0x20000008
 8004d74:	20001ecb 	.word	0x20001ecb

08004d78 <ToplevelInputMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState ToplevelInputMenuExitHandler()
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("ToplevelInputMenuExitHandler Event captured\n");
 8004d7c:	4806      	ldr	r0, [pc, #24]	; (8004d98 <ToplevelInputMenuExitHandler+0x20>)
 8004d7e:	f00a fd25 	bl	800f7cc <puts>
	#endif

	DM_RefreshScreen();
 8004d82:	f7fc fb79 	bl	8001478 <DM_RefreshScreen>

	// disable the menu
	eNextToplevelMenuStatus = ENABLE_TOPLEVEL_MAIN_MENU;
 8004d86:	4b05      	ldr	r3, [pc, #20]	; (8004d9c <ToplevelInputMenuExitHandler+0x24>)
 8004d88:	2201      	movs	r2, #1
 8004d8a:	701a      	strb	r2, [r3, #0]

	// back to main freq menu
	eNewEvent = evIdle;
 8004d8c:	4b04      	ldr	r3, [pc, #16]	; (8004da0 <ToplevelInputMenuExitHandler+0x28>)
 8004d8e:	2200      	movs	r2, #0
 8004d90:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 8004d92:	2300      	movs	r3, #0
}
 8004d94:	4618      	mov	r0, r3
 8004d96:	bd80      	pop	{r7, pc}
 8004d98:	08013ae8 	.word	0x08013ae8
 8004d9c:	20000008 	.word	0x20000008
 8004da0:	20001ecb 	.word	0x20001ecb

08004da4 <LL_EXTI_IsActiveFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8004da4:	b480      	push	{r7}
 8004da6:	b083      	sub	sp, #12
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8004dac:	4b07      	ldr	r3, [pc, #28]	; (8004dcc <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8004dae:	695a      	ldr	r2, [r3, #20]
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	4013      	ands	r3, r2
 8004db4:	687a      	ldr	r2, [r7, #4]
 8004db6:	429a      	cmp	r2, r3
 8004db8:	d101      	bne.n	8004dbe <LL_EXTI_IsActiveFlag_0_31+0x1a>
 8004dba:	2301      	movs	r3, #1
 8004dbc:	e000      	b.n	8004dc0 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 8004dbe:	2300      	movs	r3, #0
}
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	370c      	adds	r7, #12
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dca:	4770      	bx	lr
 8004dcc:	40010400 	.word	0x40010400

08004dd0 <IM_Init>:
uint16_t btn4_last_interrupt_time = 0;
uint16_t encbtn_last_interrupt_time = 0;


void IM_Init()
{
 8004dd0:	b480      	push	{r7}
 8004dd2:	af00      	add	r7, sp, #0
	  // debounce timer
	  DEBOUNCE_TIMER->CR1 |= TIM_CR1_CEN;
 8004dd4:	4b05      	ldr	r3, [pc, #20]	; (8004dec <IM_Init+0x1c>)
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	4a04      	ldr	r2, [pc, #16]	; (8004dec <IM_Init+0x1c>)
 8004dda:	f043 0301 	orr.w	r3, r3, #1
 8004dde:	6013      	str	r3, [r2, #0]
}
 8004de0:	bf00      	nop
 8004de2:	46bd      	mov	sp, r7
 8004de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de8:	4770      	bx	lr
 8004dea:	bf00      	nop
 8004dec:	40014400 	.word	0x40014400

08004df0 <IM_SWEEP_UPDATE_TIM_IRQHandler>:
 *	@param None
 *	@retval None
 *
 */
void IM_SWEEP_UPDATE_TIM_IRQHandler()
{
 8004df0:	b480      	push	{r7}
 8004df2:	af00      	add	r7, sp, #0
	// upcounter (decreasing freq)
	if((SWEEP_TIMER->CR1 & TIM_CR1_DIR) == TIM_CR1_DIR)
 8004df4:	4b26      	ldr	r3, [pc, #152]	; (8004e90 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa0>)
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f003 0310 	and.w	r3, r3, #16
 8004dfc:	2b10      	cmp	r3, #16
 8004dfe:	d11c      	bne.n	8004e3a <IM_SWEEP_UPDATE_TIM_IRQHandler+0x4a>
	{
		// if we reach lower freq limit for sweep, reset to highest freq limit
		if(OUTPUT_TIMER->ARR >= sweep_upper_bounds_longest_output_arr)
 8004e00:	4b24      	ldr	r3, [pc, #144]	; (8004e94 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 8004e02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e04:	ee07 3a90 	vmov	s15, r3
 8004e08:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004e0c:	4b22      	ldr	r3, [pc, #136]	; (8004e98 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa8>)
 8004e0e:	edd3 7a00 	vldr	s15, [r3]
 8004e12:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004e16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e1a:	db09      	blt.n	8004e30 <IM_SWEEP_UPDATE_TIM_IRQHandler+0x40>
		{
			OUTPUT_TIMER->ARR = sweep_lower_bounds_shortest_output_arr;
 8004e1c:	4b1f      	ldr	r3, [pc, #124]	; (8004e9c <IM_SWEEP_UPDATE_TIM_IRQHandler+0xac>)
 8004e1e:	edd3 7a00 	vldr	s15, [r3]
 8004e22:	4b1c      	ldr	r3, [pc, #112]	; (8004e94 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 8004e24:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004e28:	ee17 2a90 	vmov	r2, s15
 8004e2c:	62da      	str	r2, [r3, #44]	; 0x2c
			}
		}
	}

	//SWEEP_TIMER->ARR--;
}
 8004e2e:	e029      	b.n	8004e84 <IM_SWEEP_UPDATE_TIM_IRQHandler+0x94>
			OUTPUT_TIMER->ARR++;
 8004e30:	4b18      	ldr	r3, [pc, #96]	; (8004e94 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 8004e32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e34:	3201      	adds	r2, #1
 8004e36:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004e38:	e024      	b.n	8004e84 <IM_SWEEP_UPDATE_TIM_IRQHandler+0x94>
		if(OUTPUT_TIMER->ARR == 0x1U)
 8004e3a:	4b16      	ldr	r3, [pc, #88]	; (8004e94 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 8004e3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e3e:	2b01      	cmp	r3, #1
 8004e40:	d104      	bne.n	8004e4c <IM_SWEEP_UPDATE_TIM_IRQHandler+0x5c>
			OUTPUT_TIMER->ARR = MAX_OUTPUT_ARR;
 8004e42:	4b14      	ldr	r3, [pc, #80]	; (8004e94 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 8004e44:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004e48:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004e4a:	e01b      	b.n	8004e84 <IM_SWEEP_UPDATE_TIM_IRQHandler+0x94>
			if(OUTPUT_TIMER->ARR <= sweep_lower_bounds_shortest_output_arr)
 8004e4c:	4b11      	ldr	r3, [pc, #68]	; (8004e94 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 8004e4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e50:	ee07 3a90 	vmov	s15, r3
 8004e54:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004e58:	4b10      	ldr	r3, [pc, #64]	; (8004e9c <IM_SWEEP_UPDATE_TIM_IRQHandler+0xac>)
 8004e5a:	edd3 7a00 	vldr	s15, [r3]
 8004e5e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004e62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e66:	d809      	bhi.n	8004e7c <IM_SWEEP_UPDATE_TIM_IRQHandler+0x8c>
				OUTPUT_TIMER->ARR = sweep_upper_bounds_longest_output_arr;
 8004e68:	4b0b      	ldr	r3, [pc, #44]	; (8004e98 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa8>)
 8004e6a:	edd3 7a00 	vldr	s15, [r3]
 8004e6e:	4b09      	ldr	r3, [pc, #36]	; (8004e94 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 8004e70:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004e74:	ee17 2a90 	vmov	r2, s15
 8004e78:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004e7a:	e003      	b.n	8004e84 <IM_SWEEP_UPDATE_TIM_IRQHandler+0x94>
				OUTPUT_TIMER->ARR--;
 8004e7c:	4b05      	ldr	r3, [pc, #20]	; (8004e94 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 8004e7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e80:	3a01      	subs	r2, #1
 8004e82:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004e84:	bf00      	nop
 8004e86:	46bd      	mov	sp, r7
 8004e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8c:	4770      	bx	lr
 8004e8e:	bf00      	nop
 8004e90:	40000c00 	.word	0x40000c00
 8004e94:	40013400 	.word	0x40013400
 8004e98:	20000004 	.word	0x20000004
 8004e9c:	20000000 	.word	0x20000000

08004ea0 <IM_BTN1_EXTI14_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_BTN1_EXTI14_Handler()
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b082      	sub	sp, #8
 8004ea4:	af00      	add	r7, sp, #0
	uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 8004ea6:	4b0f      	ldr	r3, [pc, #60]	; (8004ee4 <IM_BTN1_EXTI14_Handler+0x44>)
 8004ea8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eaa:	80fb      	strh	r3, [r7, #6]
	if ((interrupt_time - btn1_last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 8004eac:	88fb      	ldrh	r3, [r7, #6]
 8004eae:	4a0e      	ldr	r2, [pc, #56]	; (8004ee8 <IM_BTN1_EXTI14_Handler+0x48>)
 8004eb0:	8812      	ldrh	r2, [r2, #0]
 8004eb2:	1a9b      	subs	r3, r3, r2
 8004eb4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004eb8:	dd0c      	ble.n	8004ed4 <IM_BTN1_EXTI14_Handler+0x34>
	{
		if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_14))
 8004eba:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8004ebe:	f7ff ff71 	bl	8004da4 <LL_EXTI_IsActiveFlag_0_31>
 8004ec2:	4603      	mov	r3, r0
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d005      	beq.n	8004ed4 <IM_BTN1_EXTI14_Handler+0x34>
		{

			EM_SetNewEvent(evBlueBtn);
 8004ec8:	2001      	movs	r0, #1
 8004eca:	f7ff f967 	bl	800419c <EM_SetNewEvent>
			printf("'Blue' BTN1_EXTI14_Pin\n");
 8004ece:	4807      	ldr	r0, [pc, #28]	; (8004eec <IM_BTN1_EXTI14_Handler+0x4c>)
 8004ed0:	f00a fc7c 	bl	800f7cc <puts>
		}
	}
	btn1_last_interrupt_time = interrupt_time;
 8004ed4:	4a04      	ldr	r2, [pc, #16]	; (8004ee8 <IM_BTN1_EXTI14_Handler+0x48>)
 8004ed6:	88fb      	ldrh	r3, [r7, #6]
 8004ed8:	8013      	strh	r3, [r2, #0]


}
 8004eda:	bf00      	nop
 8004edc:	3708      	adds	r7, #8
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	bd80      	pop	{r7, pc}
 8004ee2:	bf00      	nop
 8004ee4:	40014400 	.word	0x40014400
 8004ee8:	20001ed2 	.word	0x20001ed2
 8004eec:	08013b14 	.word	0x08013b14

08004ef0 <IM_BTN2_EXTI15_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_BTN2_EXTI15_Handler()
{
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	b082      	sub	sp, #8
 8004ef4:	af00      	add	r7, sp, #0
	uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 8004ef6:	4b0f      	ldr	r3, [pc, #60]	; (8004f34 <IM_BTN2_EXTI15_Handler+0x44>)
 8004ef8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004efa:	80fb      	strh	r3, [r7, #6]
	if ((interrupt_time - btn2_last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 8004efc:	88fb      	ldrh	r3, [r7, #6]
 8004efe:	4a0e      	ldr	r2, [pc, #56]	; (8004f38 <IM_BTN2_EXTI15_Handler+0x48>)
 8004f00:	8812      	ldrh	r2, [r2, #0]
 8004f02:	1a9b      	subs	r3, r3, r2
 8004f04:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004f08:	dd0c      	ble.n	8004f24 <IM_BTN2_EXTI15_Handler+0x34>
	{
		if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_15))
 8004f0a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8004f0e:	f7ff ff49 	bl	8004da4 <LL_EXTI_IsActiveFlag_0_31>
 8004f12:	4603      	mov	r3, r0
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d005      	beq.n	8004f24 <IM_BTN2_EXTI15_Handler+0x34>
		{
			EM_SetNewEvent(evYellowBtn);
 8004f18:	2003      	movs	r0, #3
 8004f1a:	f7ff f93f 	bl	800419c <EM_SetNewEvent>
			printf("'Yellow' BTN2_EXTI15_Pin\n");
 8004f1e:	4807      	ldr	r0, [pc, #28]	; (8004f3c <IM_BTN2_EXTI15_Handler+0x4c>)
 8004f20:	f00a fc54 	bl	800f7cc <puts>
		}
	}
	btn2_last_interrupt_time = interrupt_time;
 8004f24:	4a04      	ldr	r2, [pc, #16]	; (8004f38 <IM_BTN2_EXTI15_Handler+0x48>)
 8004f26:	88fb      	ldrh	r3, [r7, #6]
 8004f28:	8013      	strh	r3, [r2, #0]


}
 8004f2a:	bf00      	nop
 8004f2c:	3708      	adds	r7, #8
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	bd80      	pop	{r7, pc}
 8004f32:	bf00      	nop
 8004f34:	40014400 	.word	0x40014400
 8004f38:	20001ed4 	.word	0x20001ed4
 8004f3c:	08013b2c 	.word	0x08013b2c

08004f40 <IM_BTN3_EXTI0_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_BTN3_EXTI0_Handler()
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b082      	sub	sp, #8
 8004f44:	af00      	add	r7, sp, #0
	uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 8004f46:	4b0e      	ldr	r3, [pc, #56]	; (8004f80 <IM_BTN3_EXTI0_Handler+0x40>)
 8004f48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f4a:	80fb      	strh	r3, [r7, #6]
	if ((interrupt_time - btn3_last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 8004f4c:	88fb      	ldrh	r3, [r7, #6]
 8004f4e:	4a0d      	ldr	r2, [pc, #52]	; (8004f84 <IM_BTN3_EXTI0_Handler+0x44>)
 8004f50:	8812      	ldrh	r2, [r2, #0]
 8004f52:	1a9b      	subs	r3, r3, r2
 8004f54:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004f58:	dd0b      	ble.n	8004f72 <IM_BTN3_EXTI0_Handler+0x32>
	{
		if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_0))
 8004f5a:	2001      	movs	r0, #1
 8004f5c:	f7ff ff22 	bl	8004da4 <LL_EXTI_IsActiveFlag_0_31>
 8004f60:	4603      	mov	r3, r0
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d005      	beq.n	8004f72 <IM_BTN3_EXTI0_Handler+0x32>
		{
			EM_SetNewEvent(evRedBtn);
 8004f66:	2004      	movs	r0, #4
 8004f68:	f7ff f918 	bl	800419c <EM_SetNewEvent>
			printf("'Red' BTN3_EXTI0_Pin\n");
 8004f6c:	4806      	ldr	r0, [pc, #24]	; (8004f88 <IM_BTN3_EXTI0_Handler+0x48>)
 8004f6e:	f00a fc2d 	bl	800f7cc <puts>
		}
	}
	btn3_last_interrupt_time = interrupt_time;
 8004f72:	4a04      	ldr	r2, [pc, #16]	; (8004f84 <IM_BTN3_EXTI0_Handler+0x44>)
 8004f74:	88fb      	ldrh	r3, [r7, #6]
 8004f76:	8013      	strh	r3, [r2, #0]


}
 8004f78:	bf00      	nop
 8004f7a:	3708      	adds	r7, #8
 8004f7c:	46bd      	mov	sp, r7
 8004f7e:	bd80      	pop	{r7, pc}
 8004f80:	40014400 	.word	0x40014400
 8004f84:	20001ed6 	.word	0x20001ed6
 8004f88:	08013b48 	.word	0x08013b48

08004f8c <IM_BTN4_EXTI1_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_BTN4_EXTI1_Handler()
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b082      	sub	sp, #8
 8004f90:	af00      	add	r7, sp, #0
	uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 8004f92:	4b0e      	ldr	r3, [pc, #56]	; (8004fcc <IM_BTN4_EXTI1_Handler+0x40>)
 8004f94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f96:	80fb      	strh	r3, [r7, #6]
	if ((interrupt_time - btn4_last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 8004f98:	88fb      	ldrh	r3, [r7, #6]
 8004f9a:	4a0d      	ldr	r2, [pc, #52]	; (8004fd0 <IM_BTN4_EXTI1_Handler+0x44>)
 8004f9c:	8812      	ldrh	r2, [r2, #0]
 8004f9e:	1a9b      	subs	r3, r3, r2
 8004fa0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004fa4:	dd0b      	ble.n	8004fbe <IM_BTN4_EXTI1_Handler+0x32>
	{
		if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_1))
 8004fa6:	2002      	movs	r0, #2
 8004fa8:	f7ff fefc 	bl	8004da4 <LL_EXTI_IsActiveFlag_0_31>
 8004fac:	4603      	mov	r3, r0
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d005      	beq.n	8004fbe <IM_BTN4_EXTI1_Handler+0x32>
		{
			EM_SetNewEvent(evGreenBtn);
 8004fb2:	2002      	movs	r0, #2
 8004fb4:	f7ff f8f2 	bl	800419c <EM_SetNewEvent>
			printf("'Green' BTN4_EXTI1_Pin\n");
 8004fb8:	4806      	ldr	r0, [pc, #24]	; (8004fd4 <IM_BTN4_EXTI1_Handler+0x48>)
 8004fba:	f00a fc07 	bl	800f7cc <puts>
		}
	}
	btn4_last_interrupt_time = interrupt_time;
 8004fbe:	4a04      	ldr	r2, [pc, #16]	; (8004fd0 <IM_BTN4_EXTI1_Handler+0x44>)
 8004fc0:	88fb      	ldrh	r3, [r7, #6]
 8004fc2:	8013      	strh	r3, [r2, #0]


}
 8004fc4:	bf00      	nop
 8004fc6:	3708      	adds	r7, #8
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	bd80      	pop	{r7, pc}
 8004fcc:	40014400 	.word	0x40014400
 8004fd0:	20001ed8 	.word	0x20001ed8
 8004fd4:	08013b60 	.word	0x08013b60

08004fd8 <IM_ENC_EXTI2_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_ENC_EXTI2_Handler()
{
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	b082      	sub	sp, #8
 8004fdc:	af00      	add	r7, sp, #0
	uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 8004fde:	4b0e      	ldr	r3, [pc, #56]	; (8005018 <IM_ENC_EXTI2_Handler+0x40>)
 8004fe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fe2:	80fb      	strh	r3, [r7, #6]
	if ((interrupt_time - encbtn_last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 8004fe4:	88fb      	ldrh	r3, [r7, #6]
 8004fe6:	4a0d      	ldr	r2, [pc, #52]	; (800501c <IM_ENC_EXTI2_Handler+0x44>)
 8004fe8:	8812      	ldrh	r2, [r2, #0]
 8004fea:	1a9b      	subs	r3, r3, r2
 8004fec:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004ff0:	dd0b      	ble.n	800500a <IM_ENC_EXTI2_Handler+0x32>
	{
		if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_2))
 8004ff2:	2004      	movs	r0, #4
 8004ff4:	f7ff fed6 	bl	8004da4 <LL_EXTI_IsActiveFlag_0_31>
 8004ff8:	4603      	mov	r3, r0
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d005      	beq.n	800500a <IM_ENC_EXTI2_Handler+0x32>
		{
			EM_SetNewEvent(evEncoderPush);
 8004ffe:	2006      	movs	r0, #6
 8005000:	f7ff f8cc 	bl	800419c <EM_SetNewEvent>
			printf("'EncoderPush' ENC_EXTI2_Pin\n");
 8005004:	4806      	ldr	r0, [pc, #24]	; (8005020 <IM_ENC_EXTI2_Handler+0x48>)
 8005006:	f00a fbe1 	bl	800f7cc <puts>
		}
	}
	encbtn_last_interrupt_time = interrupt_time;
 800500a:	4a04      	ldr	r2, [pc, #16]	; (800501c <IM_ENC_EXTI2_Handler+0x44>)
 800500c:	88fb      	ldrh	r3, [r7, #6]
 800500e:	8013      	strh	r3, [r2, #0]


}
 8005010:	bf00      	nop
 8005012:	3708      	adds	r7, #8
 8005014:	46bd      	mov	sp, r7
 8005016:	bd80      	pop	{r7, pc}
 8005018:	40014400 	.word	0x40014400
 800501c:	20001eda 	.word	0x20001eda
 8005020:	08013b78 	.word	0x08013b78

08005024 <IM_ENC_DIRF_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_ENC_DIRF_Handler()
{
 8005024:	b580      	push	{r7, lr}
 8005026:	af00      	add	r7, sp, #0

	if((TIM1->SR & TIM_SR_DIRF) == TIM_SR_DIRF)
 8005028:	4b0a      	ldr	r3, [pc, #40]	; (8005054 <IM_ENC_DIRF_Handler+0x30>)
 800502a:	691b      	ldr	r3, [r3, #16]
 800502c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005030:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005034:	d10b      	bne.n	800504e <IM_ENC_DIRF_Handler+0x2a>
	{
		EM_SetNewEvent(evEncoderSet);
 8005036:	2005      	movs	r0, #5
 8005038:	f7ff f8b0 	bl	800419c <EM_SetNewEvent>
		printf("Encoder new direction\n");
 800503c:	4806      	ldr	r0, [pc, #24]	; (8005058 <IM_ENC_DIRF_Handler+0x34>)
 800503e:	f00a fbc5 	bl	800f7cc <puts>
		TIM1->SR &= ~(TIM_SR_DIRF);
 8005042:	4b04      	ldr	r3, [pc, #16]	; (8005054 <IM_ENC_DIRF_Handler+0x30>)
 8005044:	691b      	ldr	r3, [r3, #16]
 8005046:	4a03      	ldr	r2, [pc, #12]	; (8005054 <IM_ENC_DIRF_Handler+0x30>)
 8005048:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800504c:	6113      	str	r3, [r2, #16]

	}
}
 800504e:	bf00      	nop
 8005050:	bd80      	pop	{r7, pc}
 8005052:	bf00      	nop
 8005054:	40012c00 	.word	0x40012c00
 8005058:	08013b94 	.word	0x08013b94

0800505c <BO_GetBiasPolarity>:
 *	@param None
 *	@retval None
 *
 */
eBias_Polarity BO_GetBiasPolarity()
{
 800505c:	b480      	push	{r7}
 800505e:	af00      	add	r7, sp, #0
	return eBiasPolarity;
 8005060:	4b03      	ldr	r3, [pc, #12]	; (8005070 <BO_GetBiasPolarity+0x14>)
 8005062:	781b      	ldrb	r3, [r3, #0]
}
 8005064:	4618      	mov	r0, r3
 8005066:	46bd      	mov	sp, r7
 8005068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506c:	4770      	bx	lr
 800506e:	bf00      	nop
 8005070:	20000009 	.word	0x20000009

08005074 <BO_GetDcBiasEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
uint16_t BO_GetDcBiasEncoderValue()
{
 8005074:	b480      	push	{r7}
 8005076:	af00      	add	r7, sp, #0
	return dc_bias_encoder_value;
 8005078:	4b03      	ldr	r3, [pc, #12]	; (8005088 <BO_GetDcBiasEncoderValue+0x14>)
 800507a:	881b      	ldrh	r3, [r3, #0]
}
 800507c:	4618      	mov	r0, r3
 800507e:	46bd      	mov	sp, r7
 8005080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005084:	4770      	bx	lr
 8005086:	bf00      	nop
 8005088:	2000000a 	.word	0x2000000a

0800508c <BO_MapEncoderPositionToSignalOutput>:
 *	@param None
 *	@retval None
 *
 */
void BO_MapEncoderPositionToSignalOutput(uint16_t pEncoderValue)
{
 800508c:	b580      	push	{r7, lr}
 800508e:	b082      	sub	sp, #8
 8005090:	af00      	add	r7, sp, #0
 8005092:	4603      	mov	r3, r0
 8005094:	80fb      	strh	r3, [r7, #6]
	// pEncoderValue is reversed for correct rotary encoder operation.
	// However, we want to retain the forward direction value to prevent polarity flip!
	dc_bias_encoder_value = SM_GetEncoderValue(ENCODER_FORWARD);
 8005096:	2000      	movs	r0, #0
 8005098:	f001 f830 	bl	80060fc <SM_GetEncoderValue>
 800509c:	4603      	mov	r3, r0
 800509e:	461a      	mov	r2, r3
 80050a0:	4b1b      	ldr	r3, [pc, #108]	; (8005110 <BO_MapEncoderPositionToSignalOutput+0x84>)
 80050a2:	801a      	strh	r2, [r3, #0]

	// apply negative dc bias
	if(pEncoderValue < BIAS_CENTER) {
 80050a4:	88fb      	ldrh	r3, [r7, #6]
 80050a6:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 80050aa:	d214      	bcs.n	80050d6 <BO_MapEncoderPositionToSignalOutput+0x4a>

		eBiasPolarity = INVERSEBIAS;
 80050ac:	4b19      	ldr	r3, [pc, #100]	; (8005114 <BO_MapEncoderPositionToSignalOutput+0x88>)
 80050ae:	2200      	movs	r2, #0
 80050b0:	701a      	strb	r2, [r3, #0]


		HAL_DAC_SetValue(	&hdac1,
							DAC1_CHANNEL_2,
							DAC_ALIGN_12B_R,
							((BIAS_CENTER - pEncoderValue) * BIAS_MAG));
 80050b2:	88fb      	ldrh	r3, [r7, #6]
 80050b4:	f5c3 72c8 	rsb	r2, r3, #400	; 0x190
 80050b8:	4613      	mov	r3, r2
 80050ba:	009b      	lsls	r3, r3, #2
 80050bc:	4413      	add	r3, r2
 80050be:	005b      	lsls	r3, r3, #1
		HAL_DAC_SetValue(	&hdac1,
 80050c0:	2200      	movs	r2, #0
 80050c2:	2110      	movs	r1, #16
 80050c4:	4814      	ldr	r0, [pc, #80]	; (8005118 <BO_MapEncoderPositionToSignalOutput+0x8c>)
 80050c6:	f004 fdab 	bl	8009c20 <HAL_DAC_SetValue>

		HAL_GPIO_WritePin(	DCBIAS_INVERT_GPIO_Port,
 80050ca:	2201      	movs	r2, #1
 80050cc:	2108      	movs	r1, #8
 80050ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80050d2:	f005 fd67 	bl	800aba4 <HAL_GPIO_WritePin>
							DCBIAS_INVERT_Pin,
							GPIO_PIN_SET);
	}
	// apply positive dc bias
	if(pEncoderValue >= BIAS_CENTER) {
 80050d6:	88fb      	ldrh	r3, [r7, #6]
 80050d8:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 80050dc:	d314      	bcc.n	8005108 <BO_MapEncoderPositionToSignalOutput+0x7c>

		eBiasPolarity = NORMALBIAS;
 80050de:	4b0d      	ldr	r3, [pc, #52]	; (8005114 <BO_MapEncoderPositionToSignalOutput+0x88>)
 80050e0:	2201      	movs	r2, #1
 80050e2:	701a      	strb	r2, [r3, #0]
		//TIM1->CNT = pEncoderValue;

		HAL_DAC_SetValue(	&hdac1,
							DAC1_CHANNEL_2,
							DAC_ALIGN_12B_R,
							((pEncoderValue - BIAS_CENTER) * BIAS_MAG));
 80050e4:	88fb      	ldrh	r3, [r7, #6]
 80050e6:	f5a3 72c8 	sub.w	r2, r3, #400	; 0x190
 80050ea:	4613      	mov	r3, r2
 80050ec:	009b      	lsls	r3, r3, #2
 80050ee:	4413      	add	r3, r2
 80050f0:	005b      	lsls	r3, r3, #1
		HAL_DAC_SetValue(	&hdac1,
 80050f2:	2200      	movs	r2, #0
 80050f4:	2110      	movs	r1, #16
 80050f6:	4808      	ldr	r0, [pc, #32]	; (8005118 <BO_MapEncoderPositionToSignalOutput+0x8c>)
 80050f8:	f004 fd92 	bl	8009c20 <HAL_DAC_SetValue>

		HAL_GPIO_WritePin(	DCBIAS_INVERT_GPIO_Port,
 80050fc:	2200      	movs	r2, #0
 80050fe:	2108      	movs	r1, #8
 8005100:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005104:	f005 fd4e 	bl	800aba4 <HAL_GPIO_WritePin>
							DCBIAS_INVERT_Pin,
							GPIO_PIN_RESET);
	}
}
 8005108:	bf00      	nop
 800510a:	3708      	adds	r7, #8
 800510c:	46bd      	mov	sp, r7
 800510e:	bd80      	pop	{r7, pc}
 8005110:	2000000a 	.word	0x2000000a
 8005114:	20000009 	.word	0x20000009
 8005118:	200026a8 	.word	0x200026a8

0800511c <BO_GetOutputBias>:
 *	@param None
 *	@retval None
 *
 */
uint32_t BO_GetOutputBias()
{
 800511c:	b580      	push	{r7, lr}
 800511e:	af00      	add	r7, sp, #0
	return HAL_DAC_GetValue(&hdac1, DAC1_CHANNEL_2);
 8005120:	2110      	movs	r1, #16
 8005122:	4803      	ldr	r0, [pc, #12]	; (8005130 <BO_GetOutputBias+0x14>)
 8005124:	f004 fdc2 	bl	8009cac <HAL_DAC_GetValue>
 8005128:	4603      	mov	r3, r0
}
 800512a:	4618      	mov	r0, r3
 800512c:	bd80      	pop	{r7, pc}
 800512e:	bf00      	nop
 8005130:	200026a8 	.word	0x200026a8

08005134 <DT_InitRegister>:
 *	@param None
 *	@retval None
 *
 */
void DT_InitRegister()
{
 8005134:	b480      	push	{r7}
 8005136:	b083      	sub	sp, #12
 8005138:	af00      	add	r7, sp, #0
	for(int i = 0; i < MAX_DAC_TIMER_SETTINGS; i++)
 800513a:	2300      	movs	r3, #0
 800513c:	607b      	str	r3, [r7, #4]
 800513e:	e06b      	b.n	8005218 <DT_InitRegister+0xe4>
	{
		// prevent divide by zero (prescaler)
		if(DacTimerReg[i].psc == 0)
 8005140:	493a      	ldr	r1, [pc, #232]	; (800522c <DT_InitRegister+0xf8>)
 8005142:	687a      	ldr	r2, [r7, #4]
 8005144:	4613      	mov	r3, r2
 8005146:	009b      	lsls	r3, r3, #2
 8005148:	4413      	add	r3, r2
 800514a:	009b      	lsls	r3, r3, #2
 800514c:	440b      	add	r3, r1
 800514e:	3308      	adds	r3, #8
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	2b00      	cmp	r3, #0
 8005154:	d129      	bne.n	80051aa <DT_InitRegister+0x76>
			DacTimerReg[i].arr = ((SM_MCLK / DacTimerReg[i].hertz) / SM_FSAMP) * DacTimerReg[i].error;
 8005156:	4935      	ldr	r1, [pc, #212]	; (800522c <DT_InitRegister+0xf8>)
 8005158:	687a      	ldr	r2, [r7, #4]
 800515a:	4613      	mov	r3, r2
 800515c:	009b      	lsls	r3, r3, #2
 800515e:	4413      	add	r3, r2
 8005160:	009b      	lsls	r3, r3, #2
 8005162:	440b      	add	r3, r1
 8005164:	3304      	adds	r3, #4
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	4a31      	ldr	r2, [pc, #196]	; (8005230 <DT_InitRegister+0xfc>)
 800516a:	fbb2 f3f3 	udiv	r3, r2, r3
 800516e:	ee07 3a90 	vmov	s15, r3
 8005172:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005176:	492d      	ldr	r1, [pc, #180]	; (800522c <DT_InitRegister+0xf8>)
 8005178:	687a      	ldr	r2, [r7, #4]
 800517a:	4613      	mov	r3, r2
 800517c:	009b      	lsls	r3, r3, #2
 800517e:	4413      	add	r3, r2
 8005180:	009b      	lsls	r3, r3, #2
 8005182:	440b      	add	r3, r1
 8005184:	3310      	adds	r3, #16
 8005186:	edd3 7a00 	vldr	s15, [r3]
 800518a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800518e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005192:	ee17 0a90 	vmov	r0, s15
 8005196:	4925      	ldr	r1, [pc, #148]	; (800522c <DT_InitRegister+0xf8>)
 8005198:	687a      	ldr	r2, [r7, #4]
 800519a:	4613      	mov	r3, r2
 800519c:	009b      	lsls	r3, r3, #2
 800519e:	4413      	add	r3, r2
 80051a0:	009b      	lsls	r3, r3, #2
 80051a2:	440b      	add	r3, r1
 80051a4:	330c      	adds	r3, #12
 80051a6:	6018      	str	r0, [r3, #0]
 80051a8:	e033      	b.n	8005212 <DT_InitRegister+0xde>
		else
			DacTimerReg[i].arr = (((SM_MCLK / DacTimerReg[i].hertz) / DacTimerReg[i].psc) / SM_FSAMP) * DacTimerReg[i].error;
 80051aa:	4920      	ldr	r1, [pc, #128]	; (800522c <DT_InitRegister+0xf8>)
 80051ac:	687a      	ldr	r2, [r7, #4]
 80051ae:	4613      	mov	r3, r2
 80051b0:	009b      	lsls	r3, r3, #2
 80051b2:	4413      	add	r3, r2
 80051b4:	009b      	lsls	r3, r3, #2
 80051b6:	440b      	add	r3, r1
 80051b8:	3304      	adds	r3, #4
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	4a1c      	ldr	r2, [pc, #112]	; (8005230 <DT_InitRegister+0xfc>)
 80051be:	fbb2 f1f3 	udiv	r1, r2, r3
 80051c2:	481a      	ldr	r0, [pc, #104]	; (800522c <DT_InitRegister+0xf8>)
 80051c4:	687a      	ldr	r2, [r7, #4]
 80051c6:	4613      	mov	r3, r2
 80051c8:	009b      	lsls	r3, r3, #2
 80051ca:	4413      	add	r3, r2
 80051cc:	009b      	lsls	r3, r3, #2
 80051ce:	4403      	add	r3, r0
 80051d0:	3308      	adds	r3, #8
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	fbb1 f3f3 	udiv	r3, r1, r3
 80051d8:	ee07 3a90 	vmov	s15, r3
 80051dc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80051e0:	4912      	ldr	r1, [pc, #72]	; (800522c <DT_InitRegister+0xf8>)
 80051e2:	687a      	ldr	r2, [r7, #4]
 80051e4:	4613      	mov	r3, r2
 80051e6:	009b      	lsls	r3, r3, #2
 80051e8:	4413      	add	r3, r2
 80051ea:	009b      	lsls	r3, r3, #2
 80051ec:	440b      	add	r3, r1
 80051ee:	3310      	adds	r3, #16
 80051f0:	edd3 7a00 	vldr	s15, [r3]
 80051f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80051f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80051fc:	ee17 0a90 	vmov	r0, s15
 8005200:	490a      	ldr	r1, [pc, #40]	; (800522c <DT_InitRegister+0xf8>)
 8005202:	687a      	ldr	r2, [r7, #4]
 8005204:	4613      	mov	r3, r2
 8005206:	009b      	lsls	r3, r3, #2
 8005208:	4413      	add	r3, r2
 800520a:	009b      	lsls	r3, r3, #2
 800520c:	440b      	add	r3, r1
 800520e:	330c      	adds	r3, #12
 8005210:	6018      	str	r0, [r3, #0]
	for(int i = 0; i < MAX_DAC_TIMER_SETTINGS; i++)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	3301      	adds	r3, #1
 8005216:	607b      	str	r3, [r7, #4]
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2b0d      	cmp	r3, #13
 800521c:	dd90      	ble.n	8005140 <DT_InitRegister+0xc>
	}
}
 800521e:	bf00      	nop
 8005220:	370c      	adds	r7, #12
 8005222:	46bd      	mov	sp, r7
 8005224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005228:	4770      	bx	lr
 800522a:	bf00      	nop
 800522c:	2000000c 	.word	0x2000000c
 8005230:	00155cc0 	.word	0x00155cc0

08005234 <DT_GetRegisterByEnum>:
 *	@param pEnum Enummeration (eFreqSettings_t) search criteria. Not an index
 *	@retval Pointer to the found DacTimeReg_t struct. Null if no result!
 *
 */
DacTimeReg_t* DT_GetRegisterByEnum(eFreqSettings_t pEnum)
{
 8005234:	b480      	push	{r7}
 8005236:	b085      	sub	sp, #20
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < MAX_DAC_TIMER_SETTINGS; i++)
 800523c:	2300      	movs	r3, #0
 800523e:	60fb      	str	r3, [r7, #12]
 8005240:	e016      	b.n	8005270 <DT_GetRegisterByEnum+0x3c>
		if(DacTimerReg[i].hertz == pEnum)
 8005242:	4910      	ldr	r1, [pc, #64]	; (8005284 <DT_GetRegisterByEnum+0x50>)
 8005244:	68fa      	ldr	r2, [r7, #12]
 8005246:	4613      	mov	r3, r2
 8005248:	009b      	lsls	r3, r3, #2
 800524a:	4413      	add	r3, r2
 800524c:	009b      	lsls	r3, r3, #2
 800524e:	440b      	add	r3, r1
 8005250:	3304      	adds	r3, #4
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	687a      	ldr	r2, [r7, #4]
 8005256:	429a      	cmp	r2, r3
 8005258:	d107      	bne.n	800526a <DT_GetRegisterByEnum+0x36>
			return &DacTimerReg[i];
 800525a:	68fa      	ldr	r2, [r7, #12]
 800525c:	4613      	mov	r3, r2
 800525e:	009b      	lsls	r3, r3, #2
 8005260:	4413      	add	r3, r2
 8005262:	009b      	lsls	r3, r3, #2
 8005264:	4a07      	ldr	r2, [pc, #28]	; (8005284 <DT_GetRegisterByEnum+0x50>)
 8005266:	4413      	add	r3, r2
 8005268:	e006      	b.n	8005278 <DT_GetRegisterByEnum+0x44>
	for(int i = 0; i < MAX_DAC_TIMER_SETTINGS; i++)
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	3301      	adds	r3, #1
 800526e:	60fb      	str	r3, [r7, #12]
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	2b0d      	cmp	r3, #13
 8005274:	dde5      	ble.n	8005242 <DT_GetRegisterByEnum+0xe>

	return 0;
 8005276:	2300      	movs	r3, #0
}
 8005278:	4618      	mov	r0, r3
 800527a:	3714      	adds	r7, #20
 800527c:	46bd      	mov	sp, r7
 800527e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005282:	4770      	bx	lr
 8005284:	2000000c 	.word	0x2000000c

08005288 <FreqO_ResetLastEncoderValue>:
uint8_t FreqPresetEncoderRange = 56;

uint16_t freq_last_encoder_value = 0;

void FreqO_ResetLastEncoderValue()
{
 8005288:	b480      	push	{r7}
 800528a:	af00      	add	r7, sp, #0
	freq_last_encoder_value = 0;
 800528c:	4b03      	ldr	r3, [pc, #12]	; (800529c <FreqO_ResetLastEncoderValue+0x14>)
 800528e:	2200      	movs	r2, #0
 8005290:	801a      	strh	r2, [r3, #0]
}
 8005292:	bf00      	nop
 8005294:	46bd      	mov	sp, r7
 8005296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529a:	4770      	bx	lr
 800529c:	20001edc 	.word	0x20001edc

080052a0 <FreqO_AdjustFreq>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_AdjustFreq()
{
 80052a0:	b580      	push	{r7, lr}
 80052a2:	b082      	sub	sp, #8
 80052a4:	af00      	add	r7, sp, #0

		OUTPUT_TIMER->ARR = SM_GetEncoderValue(ENCODER_FORWARD); //* FREQ_ENCODER_MIDFREQ_MAG;
 80052a6:	2000      	movs	r0, #0
 80052a8:	f000 ff28 	bl	80060fc <SM_GetEncoderValue>
 80052ac:	4603      	mov	r3, r0
 80052ae:	461a      	mov	r2, r3
 80052b0:	4b10      	ldr	r3, [pc, #64]	; (80052f4 <FreqO_AdjustFreq+0x54>)
 80052b2:	62da      	str	r2, [r3, #44]	; 0x2c

		eOutput_mode tmpOut = SM_GetOutputChannel(SIGNAL_CHANNEL)->func_profile->func;
 80052b4:	2000      	movs	r0, #0
 80052b6:	f000 fd81 	bl	8005dbc <SM_GetOutputChannel>
 80052ba:	4603      	mov	r3, r0
 80052bc:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 80052c0:	781b      	ldrb	r3, [r3, #0]
 80052c2:	71fb      	strb	r3, [r7, #7]
		if(tmpOut == PWM_FUNC_MODE)
 80052c4:	79fb      	ldrb	r3, [r7, #7]
 80052c6:	2b06      	cmp	r3, #6
 80052c8:	d110      	bne.n	80052ec <FreqO_AdjustFreq+0x4c>
		{
			// duty cycle of PWM require slower settings to get the
			// same frequency as normal output functions
			TIM3->PSC = 256;
 80052ca:	4b0b      	ldr	r3, [pc, #44]	; (80052f8 <FreqO_AdjustFreq+0x58>)
 80052cc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80052d0:	629a      	str	r2, [r3, #40]	; 0x28
			TIM3->ARR = SM_GetEncoderValue(ENCODER_FORWARD)/2;
 80052d2:	2000      	movs	r0, #0
 80052d4:	f000 ff12 	bl	80060fc <SM_GetEncoderValue>
 80052d8:	4603      	mov	r3, r0
 80052da:	085b      	lsrs	r3, r3, #1
 80052dc:	b29a      	uxth	r2, r3
 80052de:	4b06      	ldr	r3, [pc, #24]	; (80052f8 <FreqO_AdjustFreq+0x58>)
 80052e0:	62da      	str	r2, [r3, #44]	; 0x2c
			TIM3->CCR2 = TIM3->ARR/2;
 80052e2:	4b05      	ldr	r3, [pc, #20]	; (80052f8 <FreqO_AdjustFreq+0x58>)
 80052e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052e6:	4a04      	ldr	r2, [pc, #16]	; (80052f8 <FreqO_AdjustFreq+0x58>)
 80052e8:	085b      	lsrs	r3, r3, #1
 80052ea:	6393      	str	r3, [r2, #56]	; 0x38
		}
}
 80052ec:	bf00      	nop
 80052ee:	3708      	adds	r7, #8
 80052f0:	46bd      	mov	sp, r7
 80052f2:	bd80      	pop	{r7, pc}
 80052f4:	40013400 	.word	0x40013400
 80052f8:	40000400 	.word	0x40000400

080052fc <FreqO_MapEncoderPositionToBothOutput>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_MapEncoderPositionToBothOutput(uint16_t pEncValue)
{
 80052fc:	b580      	push	{r7, lr}
 80052fe:	b082      	sub	sp, #8
 8005300:	af00      	add	r7, sp, #0
 8005302:	4603      	mov	r3, r0
 8005304:	80fb      	strh	r3, [r7, #6]

	switch(pEncValue)
 8005306:	88fb      	ldrh	r3, [r7, #6]
 8005308:	2b38      	cmp	r3, #56	; 0x38
 800530a:	f200 80b4 	bhi.w	8005476 <FreqO_MapEncoderPositionToBothOutput+0x17a>
 800530e:	a201      	add	r2, pc, #4	; (adr r2, 8005314 <FreqO_MapEncoderPositionToBothOutput+0x18>)
 8005310:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005314:	080053f9 	.word	0x080053f9
 8005318:	080053f9 	.word	0x080053f9
 800531c:	080053f9 	.word	0x080053f9
 8005320:	080053f9 	.word	0x080053f9
 8005324:	08005401 	.word	0x08005401
 8005328:	08005401 	.word	0x08005401
 800532c:	08005401 	.word	0x08005401
 8005330:	08005401 	.word	0x08005401
 8005334:	08005409 	.word	0x08005409
 8005338:	08005409 	.word	0x08005409
 800533c:	08005409 	.word	0x08005409
 8005340:	08005409 	.word	0x08005409
 8005344:	08005411 	.word	0x08005411
 8005348:	08005411 	.word	0x08005411
 800534c:	08005411 	.word	0x08005411
 8005350:	08005411 	.word	0x08005411
 8005354:	08005419 	.word	0x08005419
 8005358:	08005419 	.word	0x08005419
 800535c:	08005419 	.word	0x08005419
 8005360:	08005419 	.word	0x08005419
 8005364:	08005421 	.word	0x08005421
 8005368:	08005421 	.word	0x08005421
 800536c:	08005421 	.word	0x08005421
 8005370:	08005421 	.word	0x08005421
 8005374:	0800542b 	.word	0x0800542b
 8005378:	0800542b 	.word	0x0800542b
 800537c:	0800542b 	.word	0x0800542b
 8005380:	0800542b 	.word	0x0800542b
 8005384:	08005435 	.word	0x08005435
 8005388:	08005435 	.word	0x08005435
 800538c:	08005435 	.word	0x08005435
 8005390:	08005477 	.word	0x08005477
 8005394:	08005435 	.word	0x08005435
 8005398:	0800543f 	.word	0x0800543f
 800539c:	0800543f 	.word	0x0800543f
 80053a0:	0800543f 	.word	0x0800543f
 80053a4:	0800543f 	.word	0x0800543f
 80053a8:	08005449 	.word	0x08005449
 80053ac:	08005449 	.word	0x08005449
 80053b0:	08005449 	.word	0x08005449
 80053b4:	08005449 	.word	0x08005449
 80053b8:	08005453 	.word	0x08005453
 80053bc:	08005453 	.word	0x08005453
 80053c0:	08005453 	.word	0x08005453
 80053c4:	08005453 	.word	0x08005453
 80053c8:	0800545d 	.word	0x0800545d
 80053cc:	0800545d 	.word	0x0800545d
 80053d0:	0800545d 	.word	0x0800545d
 80053d4:	0800545d 	.word	0x0800545d
 80053d8:	08005467 	.word	0x08005467
 80053dc:	08005467 	.word	0x08005467
 80053e0:	08005467 	.word	0x08005467
 80053e4:	08005467 	.word	0x08005467
 80053e8:	0800546f 	.word	0x0800546f
 80053ec:	0800546f 	.word	0x0800546f
 80053f0:	0800546f 	.word	0x0800546f
 80053f4:	0800546f 	.word	0x0800546f
	{
		case 0:
		case 1:
		case 2:
		case 3:
			FreqO_ApplyPreset(FPRESET_1HZ);
 80053f8:	2001      	movs	r0, #1
 80053fa:	f000 f845 	bl	8005488 <FreqO_ApplyPreset>
			break;
 80053fe:	e03a      	b.n	8005476 <FreqO_MapEncoderPositionToBothOutput+0x17a>
		case 4:
		case 5:
		case 6:
		case 7:
			FreqO_ApplyPreset(FPRESET_10HZ);
 8005400:	200a      	movs	r0, #10
 8005402:	f000 f841 	bl	8005488 <FreqO_ApplyPreset>
			break;
 8005406:	e036      	b.n	8005476 <FreqO_MapEncoderPositionToBothOutput+0x17a>
		case 8:
		case 9:
		case 10:
		case 11:
			FreqO_ApplyPreset(FPRESET_50HZ);
 8005408:	2032      	movs	r0, #50	; 0x32
 800540a:	f000 f83d 	bl	8005488 <FreqO_ApplyPreset>
			break;
 800540e:	e032      	b.n	8005476 <FreqO_MapEncoderPositionToBothOutput+0x17a>
		case 12:
		case 13:
		case 14:
		case 15:
			FreqO_ApplyPreset(FPRESET_100HZ);
 8005410:	2064      	movs	r0, #100	; 0x64
 8005412:	f000 f839 	bl	8005488 <FreqO_ApplyPreset>
			break;
 8005416:	e02e      	b.n	8005476 <FreqO_MapEncoderPositionToBothOutput+0x17a>
		case 16:
		case 17:
		case 18:
		case 19:
			FreqO_ApplyPreset(FPRESET_250HZ);
 8005418:	20fa      	movs	r0, #250	; 0xfa
 800541a:	f000 f835 	bl	8005488 <FreqO_ApplyPreset>
			break;
 800541e:	e02a      	b.n	8005476 <FreqO_MapEncoderPositionToBothOutput+0x17a>
		case 20:
		case 21:
		case 22:
		case 23:
			FreqO_ApplyPreset(FPRESET_500HZ);
 8005420:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005424:	f000 f830 	bl	8005488 <FreqO_ApplyPreset>
			break;
 8005428:	e025      	b.n	8005476 <FreqO_MapEncoderPositionToBothOutput+0x17a>
		case 24:
		case 25:
		case 26:
		case 27:
			FreqO_ApplyPreset(FPRESET_750HZ);
 800542a:	f240 20ee 	movw	r0, #750	; 0x2ee
 800542e:	f000 f82b 	bl	8005488 <FreqO_ApplyPreset>
			break;
 8005432:	e020      	b.n	8005476 <FreqO_MapEncoderPositionToBothOutput+0x17a>
		case 28:
		case 29:
		case 30:
		case 32:
			FreqO_ApplyPreset(FPRESET_1KHZ);
 8005434:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005438:	f000 f826 	bl	8005488 <FreqO_ApplyPreset>
			break;
 800543c:	e01b      	b.n	8005476 <FreqO_MapEncoderPositionToBothOutput+0x17a>
		case 33:
		case 34:
		case 35:
		case 36:
			FreqO_ApplyPreset(FPRESET_5KHZ);
 800543e:	f241 3088 	movw	r0, #5000	; 0x1388
 8005442:	f000 f821 	bl	8005488 <FreqO_ApplyPreset>
			break;
 8005446:	e016      	b.n	8005476 <FreqO_MapEncoderPositionToBothOutput+0x17a>
		case 37:
		case 38:
		case 39:
		case 40:
			FreqO_ApplyPreset(FPRESET_10KHZ);
 8005448:	f242 7010 	movw	r0, #10000	; 0x2710
 800544c:	f000 f81c 	bl	8005488 <FreqO_ApplyPreset>
			break;
 8005450:	e011      	b.n	8005476 <FreqO_MapEncoderPositionToBothOutput+0x17a>
		case 41:
		case 42:
		case 43:
		case 44:
			FreqO_ApplyPreset(FPRESET_25KHZ);
 8005452:	f246 10a8 	movw	r0, #25000	; 0x61a8
 8005456:	f000 f817 	bl	8005488 <FreqO_ApplyPreset>
			break;
 800545a:	e00c      	b.n	8005476 <FreqO_MapEncoderPositionToBothOutput+0x17a>
		case 45:
		case 46:
		case 47:
		case 48:
			FreqO_ApplyPreset(FPRESET_50KHZ);
 800545c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005460:	f000 f812 	bl	8005488 <FreqO_ApplyPreset>
			break;
 8005464:	e007      	b.n	8005476 <FreqO_MapEncoderPositionToBothOutput+0x17a>
		case 49:
		case 50:
		case 51:
		case 52:
			FreqO_ApplyPreset(FPRESET_75KHZ);
 8005466:	4806      	ldr	r0, [pc, #24]	; (8005480 <FreqO_MapEncoderPositionToBothOutput+0x184>)
 8005468:	f000 f80e 	bl	8005488 <FreqO_ApplyPreset>
			break;
 800546c:	e003      	b.n	8005476 <FreqO_MapEncoderPositionToBothOutput+0x17a>
		case 53:
		case 54:
		case 55:
		case 56:
			FreqO_ApplyPreset(FPRESET_100KHZ);
 800546e:	4805      	ldr	r0, [pc, #20]	; (8005484 <FreqO_MapEncoderPositionToBothOutput+0x188>)
 8005470:	f000 f80a 	bl	8005488 <FreqO_ApplyPreset>
			break;
 8005474:	bf00      	nop
		if(tmpFreqIndex > MAX_NUM_FREQ_PRESETS-1) tmpFreqIndex = FPRESET_100KHZ;
		FreqO_ApplyPreset_Fast(_FindFPresetObjectByIndex(tmpFreqIndex));
	}
	freq_last_encoder_value = pEncValue;
	*/
}
 8005476:	bf00      	nop
 8005478:	3708      	adds	r7, #8
 800547a:	46bd      	mov	sp, r7
 800547c:	bd80      	pop	{r7, pc}
 800547e:	bf00      	nop
 8005480:	000124f8 	.word	0x000124f8
 8005484:	000186a0 	.word	0x000186a0

08005488 <FreqO_ApplyPreset>:

 *	@retval None
 *
 */
void FreqO_ApplyPreset(eFreqSettings_t pPresetEnum)
{
 8005488:	b580      	push	{r7, lr}
 800548a:	b086      	sub	sp, #24
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
	DacTimeReg_t* tmpDT = DT_GetRegisterByEnum(pPresetEnum);
 8005490:	6878      	ldr	r0, [r7, #4]
 8005492:	f7ff fecf 	bl	8005234 <DT_GetRegisterByEnum>
 8005496:	6178      	str	r0, [r7, #20]
	if(tmpDT)
 8005498:	697b      	ldr	r3, [r7, #20]
 800549a:	2b00      	cmp	r3, #0
 800549c:	d02e      	beq.n	80054fc <FreqO_ApplyPreset+0x74>
	{
		OUTPUT_TIMER->PSC = tmpDT->psc;
 800549e:	4a19      	ldr	r2, [pc, #100]	; (8005504 <FreqO_ApplyPreset+0x7c>)
 80054a0:	697b      	ldr	r3, [r7, #20]
 80054a2:	689b      	ldr	r3, [r3, #8]
 80054a4:	6293      	str	r3, [r2, #40]	; 0x28
		OUTPUT_TIMER->ARR = tmpDT->arr;
 80054a6:	4a17      	ldr	r2, [pc, #92]	; (8005504 <FreqO_ApplyPreset+0x7c>)
 80054a8:	697b      	ldr	r3, [r7, #20]
 80054aa:	68db      	ldr	r3, [r3, #12]
 80054ac:	62d3      	str	r3, [r2, #44]	; 0x2c

		eOutput_mode tmpOut = SM_GetOutputChannel(SIGNAL_CHANNEL)->func_profile->func;
 80054ae:	2000      	movs	r0, #0
 80054b0:	f000 fc84 	bl	8005dbc <SM_GetOutputChannel>
 80054b4:	4603      	mov	r3, r0
 80054b6:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 80054ba:	781b      	ldrb	r3, [r3, #0]
 80054bc:	74fb      	strb	r3, [r7, #19]
		if(tmpOut == PWM_FUNC_MODE)
 80054be:	7cfb      	ldrb	r3, [r7, #19]
 80054c0:	2b06      	cmp	r3, #6
 80054c2:	d10d      	bne.n	80054e0 <FreqO_ApplyPreset+0x58>
		{
			// duty cycle of PWM require slower settings to get the
			// same frequency as normal output functions
			TIM3->PSC = 256;
 80054c4:	4b10      	ldr	r3, [pc, #64]	; (8005508 <FreqO_ApplyPreset+0x80>)
 80054c6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80054ca:	629a      	str	r2, [r3, #40]	; 0x28
			TIM3->ARR = tmpDT->arr/2;
 80054cc:	697b      	ldr	r3, [r7, #20]
 80054ce:	68db      	ldr	r3, [r3, #12]
 80054d0:	4a0d      	ldr	r2, [pc, #52]	; (8005508 <FreqO_ApplyPreset+0x80>)
 80054d2:	085b      	lsrs	r3, r3, #1
 80054d4:	62d3      	str	r3, [r2, #44]	; 0x2c
			TIM3->CCR2 = TIM3->ARR/2;
 80054d6:	4b0c      	ldr	r3, [pc, #48]	; (8005508 <FreqO_ApplyPreset+0x80>)
 80054d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054da:	4a0b      	ldr	r2, [pc, #44]	; (8005508 <FreqO_ApplyPreset+0x80>)
 80054dc:	085b      	lsrs	r3, r3, #1
 80054de:	6393      	str	r3, [r2, #56]	; 0x38
		}

		//eNewFreqPreset = pPresetEnum;
		FreqProfile_t * tmpFreq = FreqO_FindFPresetObject(pPresetEnum);
 80054e0:	6878      	ldr	r0, [r7, #4]
 80054e2:	f000 f823 	bl	800552c <FreqO_FindFPresetObject>
 80054e6:	60f8      	str	r0, [r7, #12]
		if(tmpFreq)
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d003      	beq.n	80054f6 <FreqO_ApplyPreset+0x6e>
		{
			freq_profile = tmpFreq;
 80054ee:	4a07      	ldr	r2, [pc, #28]	; (800550c <FreqO_ApplyPreset+0x84>)
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	6013      	str	r3, [r2, #0]
		}



	}
}
 80054f4:	e002      	b.n	80054fc <FreqO_ApplyPreset+0x74>
			DM_SetErrorDebugMsg("FreqO_ApplyPreset() null pointer error");
 80054f6:	4806      	ldr	r0, [pc, #24]	; (8005510 <FreqO_ApplyPreset+0x88>)
 80054f8:	f7fc f804 	bl	8001504 <DM_SetErrorDebugMsg>
}
 80054fc:	bf00      	nop
 80054fe:	3718      	adds	r7, #24
 8005500:	46bd      	mov	sp, r7
 8005502:	bd80      	pop	{r7, pc}
 8005504:	40013400 	.word	0x40013400
 8005508:	40000400 	.word	0x40000400
 800550c:	20000198 	.word	0x20000198
 8005510:	08013bac 	.word	0x08013bac

08005514 <FreqO_GetFPresetObject>:
 *	@param None
 *	@retval pointer to FreqProfile_t struct
 *
 */
FreqProfile_t * FreqO_GetFPresetObject()
{
 8005514:	b480      	push	{r7}
 8005516:	af00      	add	r7, sp, #0
	return freq_profile;
 8005518:	4b03      	ldr	r3, [pc, #12]	; (8005528 <FreqO_GetFPresetObject+0x14>)
 800551a:	681b      	ldr	r3, [r3, #0]
}
 800551c:	4618      	mov	r0, r3
 800551e:	46bd      	mov	sp, r7
 8005520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005524:	4770      	bx	lr
 8005526:	bf00      	nop
 8005528:	20000198 	.word	0x20000198

0800552c <FreqO_FindFPresetObject>:

 *	@retval pointer to FreqProfile_t struct
 *
 */
FreqProfile_t * FreqO_FindFPresetObject(eFreqSettings_t pEnum)
{
 800552c:	b580      	push	{r7, lr}
 800552e:	b084      	sub	sp, #16
 8005530:	af00      	add	r7, sp, #0
 8005532:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < MAX_NUM_FREQ_PRESETS; i++ )
 8005534:	2300      	movs	r3, #0
 8005536:	60fb      	str	r3, [r7, #12]
 8005538:	e00e      	b.n	8005558 <FreqO_FindFPresetObject+0x2c>
	{
		if(theFreqProfiles[i].hertz == pEnum)
 800553a:	4a0d      	ldr	r2, [pc, #52]	; (8005570 <FreqO_FindFPresetObject+0x44>)
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005542:	687a      	ldr	r2, [r7, #4]
 8005544:	429a      	cmp	r2, r3
 8005546:	d104      	bne.n	8005552 <FreqO_FindFPresetObject+0x26>
		{
			return &theFreqProfiles[i];
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	00db      	lsls	r3, r3, #3
 800554c:	4a08      	ldr	r2, [pc, #32]	; (8005570 <FreqO_FindFPresetObject+0x44>)
 800554e:	4413      	add	r3, r2
 8005550:	e009      	b.n	8005566 <FreqO_FindFPresetObject+0x3a>
	for(int i = 0; i < MAX_NUM_FREQ_PRESETS; i++ )
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	3301      	adds	r3, #1
 8005556:	60fb      	str	r3, [r7, #12]
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	2b0d      	cmp	r3, #13
 800555c:	dded      	ble.n	800553a <FreqO_FindFPresetObject+0xe>
		}
	}
	// error!
	DM_SetErrorDebugMsg("FreqO_FindFPresetObject(): no FPreset obj found");
 800555e:	4805      	ldr	r0, [pc, #20]	; (8005574 <FreqO_FindFPresetObject+0x48>)
 8005560:	f7fb ffd0 	bl	8001504 <DM_SetErrorDebugMsg>
	return 0;
 8005564:	2300      	movs	r3, #0
}
 8005566:	4618      	mov	r0, r3
 8005568:	3710      	adds	r7, #16
 800556a:	46bd      	mov	sp, r7
 800556c:	bd80      	pop	{r7, pc}
 800556e:	bf00      	nop
 8005570:	20000128 	.word	0x20000128
 8005574:	08013bd4 	.word	0x08013bd4

08005578 <FreqO_GetFreqPresetEncoderRange>:
 *	@param None
 *	@retval uint8_t
 *
 */
uint8_t FreqO_GetFreqPresetEncoderRange()
{
 8005578:	b480      	push	{r7}
 800557a:	af00      	add	r7, sp, #0
	return FreqPresetEncoderRange;
 800557c:	4b03      	ldr	r3, [pc, #12]	; (800558c <FreqO_GetFreqPresetEncoderRange+0x14>)
 800557e:	781b      	ldrb	r3, [r3, #0]
}
 8005580:	4618      	mov	r0, r3
 8005582:	46bd      	mov	sp, r7
 8005584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005588:	4770      	bx	lr
 800558a:	bf00      	nop
 800558c:	20000124 	.word	0x20000124

08005590 <FuncO_ResetLastEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
void FuncO_ResetLastEncoderValue()
{
 8005590:	b480      	push	{r7}
 8005592:	af00      	add	r7, sp, #0
	func_last_encoder_value = 0;
 8005594:	4b03      	ldr	r3, [pc, #12]	; (80055a4 <FuncO_ResetLastEncoderValue+0x14>)
 8005596:	2200      	movs	r2, #0
 8005598:	801a      	strh	r2, [r3, #0]
}
 800559a:	bf00      	nop
 800559c:	46bd      	mov	sp, r7
 800559e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a2:	4770      	bx	lr
 80055a4:	20001f0a 	.word	0x20001f0a

080055a8 <FuncO_MapEncoderPositionToSignalOutput>:
 *	@param pEncoderValue rotary encoder value
 *	@retval None
 *
 */
void FuncO_MapEncoderPositionToSignalOutput(uint16_t pEncoderValue)
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b084      	sub	sp, #16
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	4603      	mov	r3, r0
 80055b0:	80fb      	strh	r3, [r7, #6]
	eOutput_mode tmpFunc = SM_GetOutputChannel(SIGNAL_CHANNEL)->func_profile->func;
 80055b2:	2000      	movs	r0, #0
 80055b4:	f000 fc02 	bl	8005dbc <SM_GetOutputChannel>
 80055b8:	4603      	mov	r3, r0
 80055ba:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 80055be:	781b      	ldrb	r3, [r3, #0]
 80055c0:	73fb      	strb	r3, [r7, #15]
	if(pEncoderValue > func_last_encoder_value)
 80055c2:	4b15      	ldr	r3, [pc, #84]	; (8005618 <FuncO_MapEncoderPositionToSignalOutput+0x70>)
 80055c4:	881b      	ldrh	r3, [r3, #0]
 80055c6:	88fa      	ldrh	r2, [r7, #6]
 80055c8:	429a      	cmp	r2, r3
 80055ca:	d90c      	bls.n	80055e6 <FuncO_MapEncoderPositionToSignalOutput+0x3e>
	{
		tmpFunc++;
 80055cc:	7bfb      	ldrb	r3, [r7, #15]
 80055ce:	3301      	adds	r3, #1
 80055d0:	73fb      	strb	r3, [r7, #15]
		if(tmpFunc > MAX_NUM_FUNC_PRESETS-1) tmpFunc = PWM_FUNC_MODE;
 80055d2:	7bfb      	ldrb	r3, [r7, #15]
 80055d4:	2b06      	cmp	r3, #6
 80055d6:	d901      	bls.n	80055dc <FuncO_MapEncoderPositionToSignalOutput+0x34>
 80055d8:	2306      	movs	r3, #6
 80055da:	73fb      	strb	r3, [r7, #15]
		FuncO_ApplyPresetToSignal(tmpFunc);
 80055dc:	7bfb      	ldrb	r3, [r7, #15]
 80055de:	4618      	mov	r0, r3
 80055e0:	f000 f856 	bl	8005690 <FuncO_ApplyPresetToSignal>
 80055e4:	e010      	b.n	8005608 <FuncO_MapEncoderPositionToSignalOutput+0x60>
	}
	else if (pEncoderValue < func_last_encoder_value)
 80055e6:	4b0c      	ldr	r3, [pc, #48]	; (8005618 <FuncO_MapEncoderPositionToSignalOutput+0x70>)
 80055e8:	881b      	ldrh	r3, [r3, #0]
 80055ea:	88fa      	ldrh	r2, [r7, #6]
 80055ec:	429a      	cmp	r2, r3
 80055ee:	d20b      	bcs.n	8005608 <FuncO_MapEncoderPositionToSignalOutput+0x60>
	{
		tmpFunc--;
 80055f0:	7bfb      	ldrb	r3, [r7, #15]
 80055f2:	3b01      	subs	r3, #1
 80055f4:	73fb      	strb	r3, [r7, #15]
		if(tmpFunc > MAX_NUM_FUNC_PRESETS-1) tmpFunc = SINE_FUNC_MODE;
 80055f6:	7bfb      	ldrb	r3, [r7, #15]
 80055f8:	2b06      	cmp	r3, #6
 80055fa:	d901      	bls.n	8005600 <FuncO_MapEncoderPositionToSignalOutput+0x58>
 80055fc:	2300      	movs	r3, #0
 80055fe:	73fb      	strb	r3, [r7, #15]
		FuncO_ApplyPresetToSignal(tmpFunc);
 8005600:	7bfb      	ldrb	r3, [r7, #15]
 8005602:	4618      	mov	r0, r3
 8005604:	f000 f844 	bl	8005690 <FuncO_ApplyPresetToSignal>
	}
	func_last_encoder_value = pEncoderValue;
 8005608:	4a03      	ldr	r2, [pc, #12]	; (8005618 <FuncO_MapEncoderPositionToSignalOutput+0x70>)
 800560a:	88fb      	ldrh	r3, [r7, #6]
 800560c:	8013      	strh	r3, [r2, #0]
}
 800560e:	bf00      	nop
 8005610:	3710      	adds	r7, #16
 8005612:	46bd      	mov	sp, r7
 8005614:	bd80      	pop	{r7, pc}
 8005616:	bf00      	nop
 8005618:	20001f0a 	.word	0x20001f0a

0800561c <FuncO_MapEncoderPositionToSyncOutput>:
 *	@param pEncoderValue rotary encoder value
 *	@retval None
 *
 */
void FuncO_MapEncoderPositionToSyncOutput(uint16_t pEncoderValue)
{
 800561c:	b580      	push	{r7, lr}
 800561e:	b084      	sub	sp, #16
 8005620:	af00      	add	r7, sp, #0
 8005622:	4603      	mov	r3, r0
 8005624:	80fb      	strh	r3, [r7, #6]
	eOutput_mode tmpFunc = SM_GetOutputChannel(SYNC_CHANNEL)->func_profile->func;
 8005626:	2001      	movs	r0, #1
 8005628:	f000 fbc8 	bl	8005dbc <SM_GetOutputChannel>
 800562c:	4603      	mov	r3, r0
 800562e:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8005632:	781b      	ldrb	r3, [r3, #0]
 8005634:	73fb      	strb	r3, [r7, #15]
	if(pEncoderValue > func_last_encoder_value)
 8005636:	4b15      	ldr	r3, [pc, #84]	; (800568c <FuncO_MapEncoderPositionToSyncOutput+0x70>)
 8005638:	881b      	ldrh	r3, [r3, #0]
 800563a:	88fa      	ldrh	r2, [r7, #6]
 800563c:	429a      	cmp	r2, r3
 800563e:	d90c      	bls.n	800565a <FuncO_MapEncoderPositionToSyncOutput+0x3e>
	{
		tmpFunc++;
 8005640:	7bfb      	ldrb	r3, [r7, #15]
 8005642:	3301      	adds	r3, #1
 8005644:	73fb      	strb	r3, [r7, #15]
		if(tmpFunc > MAX_NUM_FUNC_PRESETS-1) tmpFunc = PWM_FUNC_MODE;
 8005646:	7bfb      	ldrb	r3, [r7, #15]
 8005648:	2b06      	cmp	r3, #6
 800564a:	d901      	bls.n	8005650 <FuncO_MapEncoderPositionToSyncOutput+0x34>
 800564c:	2306      	movs	r3, #6
 800564e:	73fb      	strb	r3, [r7, #15]
		FuncO_ApplyPresetToSync(tmpFunc);
 8005650:	7bfb      	ldrb	r3, [r7, #15]
 8005652:	4618      	mov	r0, r3
 8005654:	f000 f8e4 	bl	8005820 <FuncO_ApplyPresetToSync>
 8005658:	e010      	b.n	800567c <FuncO_MapEncoderPositionToSyncOutput+0x60>
	}
	else if (pEncoderValue < func_last_encoder_value)
 800565a:	4b0c      	ldr	r3, [pc, #48]	; (800568c <FuncO_MapEncoderPositionToSyncOutput+0x70>)
 800565c:	881b      	ldrh	r3, [r3, #0]
 800565e:	88fa      	ldrh	r2, [r7, #6]
 8005660:	429a      	cmp	r2, r3
 8005662:	d20b      	bcs.n	800567c <FuncO_MapEncoderPositionToSyncOutput+0x60>
	{
		tmpFunc--;
 8005664:	7bfb      	ldrb	r3, [r7, #15]
 8005666:	3b01      	subs	r3, #1
 8005668:	73fb      	strb	r3, [r7, #15]
		if(tmpFunc > MAX_NUM_FUNC_PRESETS-1) tmpFunc = SINE_FUNC_MODE;
 800566a:	7bfb      	ldrb	r3, [r7, #15]
 800566c:	2b06      	cmp	r3, #6
 800566e:	d901      	bls.n	8005674 <FuncO_MapEncoderPositionToSyncOutput+0x58>
 8005670:	2300      	movs	r3, #0
 8005672:	73fb      	strb	r3, [r7, #15]
		FuncO_ApplyPresetToSync(tmpFunc);
 8005674:	7bfb      	ldrb	r3, [r7, #15]
 8005676:	4618      	mov	r0, r3
 8005678:	f000 f8d2 	bl	8005820 <FuncO_ApplyPresetToSync>
	}
	func_last_encoder_value = pEncoderValue;
 800567c:	4a03      	ldr	r2, [pc, #12]	; (800568c <FuncO_MapEncoderPositionToSyncOutput+0x70>)
 800567e:	88fb      	ldrh	r3, [r7, #6]
 8005680:	8013      	strh	r3, [r2, #0]
}
 8005682:	bf00      	nop
 8005684:	3710      	adds	r7, #16
 8005686:	46bd      	mov	sp, r7
 8005688:	bd80      	pop	{r7, pc}
 800568a:	bf00      	nop
 800568c:	20001f0a 	.word	0x20001f0a

08005690 <FuncO_ApplyPresetToSignal>:

 *	@retval None
 *
 */
void FuncO_ApplyPresetToSignal(eOutput_mode pPresetEnum)
{
 8005690:	b590      	push	{r4, r7, lr}
 8005692:	b087      	sub	sp, #28
 8005694:	af02      	add	r7, sp, #8
 8005696:	4603      	mov	r3, r0
 8005698:	71fb      	strb	r3, [r7, #7]
	// set the next function output
	SM_GetOutputChannel(SIGNAL_CHANNEL)->func_profile = &theFuncProfiles[pPresetEnum];
 800569a:	79fc      	ldrb	r4, [r7, #7]
 800569c:	2000      	movs	r0, #0
 800569e:	f000 fb8d 	bl	8005dbc <SM_GetOutputChannel>
 80056a2:	4601      	mov	r1, r0
 80056a4:	00e3      	lsls	r3, r4, #3
 80056a6:	4a59      	ldr	r2, [pc, #356]	; (800580c <FuncO_ApplyPresetToSignal+0x17c>)
 80056a8:	4413      	add	r3, r2
 80056aa:	f8c1 31e8 	str.w	r3, [r1, #488]	; 0x1e8

	if(pPresetEnum == PWM_FUNC_MODE)
 80056ae:	79fb      	ldrb	r3, [r7, #7]
 80056b0:	2b06      	cmp	r3, #6
 80056b2:	d113      	bne.n	80056dc <FuncO_ApplyPresetToSignal+0x4c>
	{
		  // set preset for PGA gain and dsp amplitude adjustment
		  eAmpSettings_t eTmpVppPreset = SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile->amp_setting;
 80056b4:	2000      	movs	r0, #0
 80056b6:	f000 fb81 	bl	8005dbc <SM_GetOutputChannel>
 80056ba:	4603      	mov	r3, r0
 80056bc:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 80056c0:	781b      	ldrb	r3, [r3, #0]
 80056c2:	737b      	strb	r3, [r7, #13]
		  VPP_ApplyProfileToSignal(eTmpVppPreset);
 80056c4:	7b7b      	ldrb	r3, [r7, #13]
 80056c6:	4618      	mov	r0, r3
 80056c8:	f000 fdaa 	bl	8006220 <VPP_ApplyProfileToSignal>

		  // switch output signal from DAC to PWM
		  SM_DisableDacToSignal();
 80056cc:	f000 fd0c 	bl	80060e8 <SM_DisableDacToSignal>
		  SM_EnablePwmToSignal();
 80056d0:	f000 fb8a 	bl	8005de8 <SM_EnablePwmToSignal>



		  last_output_mode_was_pwm = 1;
 80056d4:	4b4e      	ldr	r3, [pc, #312]	; (8005810 <FuncO_ApplyPresetToSignal+0x180>)
 80056d6:	2201      	movs	r2, #1
 80056d8:	701a      	strb	r2, [r3, #0]
		//HAL_TIM_Base_Start(&htim8);
		OUTPUT_TIMER->CR1 |= (TIM_CR1_CEN);

	}

}
 80056da:	e093      	b.n	8005804 <FuncO_ApplyPresetToSignal+0x174>
	else if(last_output_mode_was_pwm)
 80056dc:	4b4c      	ldr	r3, [pc, #304]	; (8005810 <FuncO_ApplyPresetToSignal+0x180>)
 80056de:	781b      	ldrb	r3, [r3, #0]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d04b      	beq.n	800577c <FuncO_ApplyPresetToSignal+0xec>
		SM_DisablePwmToSignal();
 80056e4:	f000 fc40 	bl	8005f68 <SM_DisablePwmToSignal>
		SM_EnableDacToSignal();
 80056e8:	f000 fc4e 	bl	8005f88 <SM_EnableDacToSignal>
		SM_GetOutputChannel(SIGNAL_CHANNEL)->ref_lut_data = theFuncProfiles[pPresetEnum].lookup_table_data;
 80056ec:	79fc      	ldrb	r4, [r7, #7]
 80056ee:	2000      	movs	r0, #0
 80056f0:	f000 fb64 	bl	8005dbc <SM_GetOutputChannel>
 80056f4:	4601      	mov	r1, r0
 80056f6:	4a45      	ldr	r2, [pc, #276]	; (800580c <FuncO_ApplyPresetToSignal+0x17c>)
 80056f8:	00e3      	lsls	r3, r4, #3
 80056fa:	4413      	add	r3, r2
 80056fc:	685b      	ldr	r3, [r3, #4]
 80056fe:	604b      	str	r3, [r1, #4]
		eAmpSettings_t eTmpVppPreset = SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile->amp_setting;
 8005700:	2000      	movs	r0, #0
 8005702:	f000 fb5b 	bl	8005dbc <SM_GetOutputChannel>
 8005706:	4603      	mov	r3, r0
 8005708:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 800570c:	781b      	ldrb	r3, [r3, #0]
 800570e:	73bb      	strb	r3, [r7, #14]
		VPP_ApplyProfileToSignal(eTmpVppPreset);
 8005710:	7bbb      	ldrb	r3, [r7, #14]
 8005712:	4618      	mov	r0, r3
 8005714:	f000 fd84 	bl	8006220 <VPP_ApplyProfileToSignal>
		OUTPUT_TIMER->CR1 &= ~(TIM_CR1_CEN);
 8005718:	4b3e      	ldr	r3, [pc, #248]	; (8005814 <FuncO_ApplyPresetToSignal+0x184>)
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	4a3d      	ldr	r2, [pc, #244]	; (8005814 <FuncO_ApplyPresetToSignal+0x184>)
 800571e:	f023 0301 	bic.w	r3, r3, #1
 8005722:	6013      	str	r3, [r2, #0]
		HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 8005724:	2100      	movs	r1, #0
 8005726:	483c      	ldr	r0, [pc, #240]	; (8005818 <FuncO_ApplyPresetToSignal+0x188>)
 8005728:	f004 fa24 	bl	8009b74 <HAL_DAC_Stop_DMA>
		HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(SIGNAL_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 800572c:	2000      	movs	r0, #0
 800572e:	f000 fb45 	bl	8005dbc <SM_GetOutputChannel>
 8005732:	4603      	mov	r3, r0
 8005734:	f103 0208 	add.w	r2, r3, #8
 8005738:	2300      	movs	r3, #0
 800573a:	9300      	str	r3, [sp, #0]
 800573c:	2378      	movs	r3, #120	; 0x78
 800573e:	2100      	movs	r1, #0
 8005740:	4835      	ldr	r0, [pc, #212]	; (8005818 <FuncO_ApplyPresetToSignal+0x188>)
 8005742:	f004 f955 	bl	80099f0 <HAL_DAC_Start_DMA>
		HAL_DAC_Stop_DMA(&hdac2, DAC1_CHANNEL_1);
 8005746:	2100      	movs	r1, #0
 8005748:	4834      	ldr	r0, [pc, #208]	; (800581c <FuncO_ApplyPresetToSignal+0x18c>)
 800574a:	f004 fa13 	bl	8009b74 <HAL_DAC_Stop_DMA>
		HAL_DAC_Start_DMA(&hdac2, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(SYNC_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 800574e:	2001      	movs	r0, #1
 8005750:	f000 fb34 	bl	8005dbc <SM_GetOutputChannel>
 8005754:	4603      	mov	r3, r0
 8005756:	f103 0208 	add.w	r2, r3, #8
 800575a:	2300      	movs	r3, #0
 800575c:	9300      	str	r3, [sp, #0]
 800575e:	2378      	movs	r3, #120	; 0x78
 8005760:	2100      	movs	r1, #0
 8005762:	482e      	ldr	r0, [pc, #184]	; (800581c <FuncO_ApplyPresetToSignal+0x18c>)
 8005764:	f004 f944 	bl	80099f0 <HAL_DAC_Start_DMA>
		OUTPUT_TIMER->CR1 |= (TIM_CR1_CEN);
 8005768:	4b2a      	ldr	r3, [pc, #168]	; (8005814 <FuncO_ApplyPresetToSignal+0x184>)
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	4a29      	ldr	r2, [pc, #164]	; (8005814 <FuncO_ApplyPresetToSignal+0x184>)
 800576e:	f043 0301 	orr.w	r3, r3, #1
 8005772:	6013      	str	r3, [r2, #0]
		last_output_mode_was_pwm = 0;
 8005774:	4b26      	ldr	r3, [pc, #152]	; (8005810 <FuncO_ApplyPresetToSignal+0x180>)
 8005776:	2200      	movs	r2, #0
 8005778:	701a      	strb	r2, [r3, #0]
}
 800577a:	e043      	b.n	8005804 <FuncO_ApplyPresetToSignal+0x174>
		SM_GetOutputChannel(SIGNAL_CHANNEL)->ref_lut_data = theFuncProfiles[pPresetEnum].lookup_table_data;
 800577c:	79fc      	ldrb	r4, [r7, #7]
 800577e:	2000      	movs	r0, #0
 8005780:	f000 fb1c 	bl	8005dbc <SM_GetOutputChannel>
 8005784:	4601      	mov	r1, r0
 8005786:	4a21      	ldr	r2, [pc, #132]	; (800580c <FuncO_ApplyPresetToSignal+0x17c>)
 8005788:	00e3      	lsls	r3, r4, #3
 800578a:	4413      	add	r3, r2
 800578c:	685b      	ldr	r3, [r3, #4]
 800578e:	604b      	str	r3, [r1, #4]
		eAmpSettings_t eTmpVppPreset = SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile->amp_setting;
 8005790:	2000      	movs	r0, #0
 8005792:	f000 fb13 	bl	8005dbc <SM_GetOutputChannel>
 8005796:	4603      	mov	r3, r0
 8005798:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 800579c:	781b      	ldrb	r3, [r3, #0]
 800579e:	73fb      	strb	r3, [r7, #15]
		VPP_ApplyProfileToSignal(eTmpVppPreset);
 80057a0:	7bfb      	ldrb	r3, [r7, #15]
 80057a2:	4618      	mov	r0, r3
 80057a4:	f000 fd3c 	bl	8006220 <VPP_ApplyProfileToSignal>
		OUTPUT_TIMER->CR1 &= ~(TIM_CR1_CEN);
 80057a8:	4b1a      	ldr	r3, [pc, #104]	; (8005814 <FuncO_ApplyPresetToSignal+0x184>)
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	4a19      	ldr	r2, [pc, #100]	; (8005814 <FuncO_ApplyPresetToSignal+0x184>)
 80057ae:	f023 0301 	bic.w	r3, r3, #1
 80057b2:	6013      	str	r3, [r2, #0]
		HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 80057b4:	2100      	movs	r1, #0
 80057b6:	4818      	ldr	r0, [pc, #96]	; (8005818 <FuncO_ApplyPresetToSignal+0x188>)
 80057b8:	f004 f9dc 	bl	8009b74 <HAL_DAC_Stop_DMA>
		HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(SIGNAL_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 80057bc:	2000      	movs	r0, #0
 80057be:	f000 fafd 	bl	8005dbc <SM_GetOutputChannel>
 80057c2:	4603      	mov	r3, r0
 80057c4:	f103 0208 	add.w	r2, r3, #8
 80057c8:	2300      	movs	r3, #0
 80057ca:	9300      	str	r3, [sp, #0]
 80057cc:	2378      	movs	r3, #120	; 0x78
 80057ce:	2100      	movs	r1, #0
 80057d0:	4811      	ldr	r0, [pc, #68]	; (8005818 <FuncO_ApplyPresetToSignal+0x188>)
 80057d2:	f004 f90d 	bl	80099f0 <HAL_DAC_Start_DMA>
		HAL_DAC_Stop_DMA(&hdac2, DAC1_CHANNEL_1);
 80057d6:	2100      	movs	r1, #0
 80057d8:	4810      	ldr	r0, [pc, #64]	; (800581c <FuncO_ApplyPresetToSignal+0x18c>)
 80057da:	f004 f9cb 	bl	8009b74 <HAL_DAC_Stop_DMA>
		HAL_DAC_Start_DMA(&hdac2, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(SYNC_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 80057de:	2001      	movs	r0, #1
 80057e0:	f000 faec 	bl	8005dbc <SM_GetOutputChannel>
 80057e4:	4603      	mov	r3, r0
 80057e6:	f103 0208 	add.w	r2, r3, #8
 80057ea:	2300      	movs	r3, #0
 80057ec:	9300      	str	r3, [sp, #0]
 80057ee:	2378      	movs	r3, #120	; 0x78
 80057f0:	2100      	movs	r1, #0
 80057f2:	480a      	ldr	r0, [pc, #40]	; (800581c <FuncO_ApplyPresetToSignal+0x18c>)
 80057f4:	f004 f8fc 	bl	80099f0 <HAL_DAC_Start_DMA>
		OUTPUT_TIMER->CR1 |= (TIM_CR1_CEN);
 80057f8:	4b06      	ldr	r3, [pc, #24]	; (8005814 <FuncO_ApplyPresetToSignal+0x184>)
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	4a05      	ldr	r2, [pc, #20]	; (8005814 <FuncO_ApplyPresetToSignal+0x184>)
 80057fe:	f043 0301 	orr.w	r3, r3, #1
 8005802:	6013      	str	r3, [r2, #0]
}
 8005804:	bf00      	nop
 8005806:	3714      	adds	r7, #20
 8005808:	46bd      	mov	sp, r7
 800580a:	bd90      	pop	{r4, r7, pc}
 800580c:	200001a0 	.word	0x200001a0
 8005810:	20001f08 	.word	0x20001f08
 8005814:	40013400 	.word	0x40013400
 8005818:	200026a8 	.word	0x200026a8
 800581c:	20002694 	.word	0x20002694

08005820 <FuncO_ApplyPresetToSync>:

 *	@retval None
 *
 */
void FuncO_ApplyPresetToSync(eOutput_mode pPresetEnum)
{
 8005820:	b590      	push	{r4, r7, lr}
 8005822:	b087      	sub	sp, #28
 8005824:	af02      	add	r7, sp, #8
 8005826:	4603      	mov	r3, r0
 8005828:	71fb      	strb	r3, [r7, #7]
	// set the next output function
	SM_GetOutputChannel(SYNC_CHANNEL)->func_profile = &theFuncProfiles[pPresetEnum];
 800582a:	79fc      	ldrb	r4, [r7, #7]
 800582c:	2001      	movs	r0, #1
 800582e:	f000 fac5 	bl	8005dbc <SM_GetOutputChannel>
 8005832:	4601      	mov	r1, r0
 8005834:	00e3      	lsls	r3, r4, #3
 8005836:	4a26      	ldr	r2, [pc, #152]	; (80058d0 <FuncO_ApplyPresetToSync+0xb0>)
 8005838:	4413      	add	r3, r2
 800583a:	f8c1 31e8 	str.w	r3, [r1, #488]	; 0x1e8


	// copy the lookup table for the next output function in to SyncChannel object
	SM_GetOutputChannel(SYNC_CHANNEL)->ref_lut_data = theFuncProfiles[pPresetEnum].lookup_table_data;
 800583e:	79fc      	ldrb	r4, [r7, #7]
 8005840:	2001      	movs	r0, #1
 8005842:	f000 fabb 	bl	8005dbc <SM_GetOutputChannel>
 8005846:	4601      	mov	r1, r0
 8005848:	4a21      	ldr	r2, [pc, #132]	; (80058d0 <FuncO_ApplyPresetToSync+0xb0>)
 800584a:	00e3      	lsls	r3, r4, #3
 800584c:	4413      	add	r3, r2
 800584e:	685b      	ldr	r3, [r3, #4]
 8005850:	604b      	str	r3, [r1, #4]

	// set preset PGA gain and dsp amplitude adjustment
	eAmpSettings_t eTmpVppPreset = SM_GetOutputChannel(SYNC_CHANNEL)->amp_profile->amp_setting;
 8005852:	2001      	movs	r0, #1
 8005854:	f000 fab2 	bl	8005dbc <SM_GetOutputChannel>
 8005858:	4603      	mov	r3, r0
 800585a:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 800585e:	781b      	ldrb	r3, [r3, #0]
 8005860:	73fb      	strb	r3, [r7, #15]
	VPP_ApplyProfileToSync(eTmpVppPreset);
 8005862:	7bfb      	ldrb	r3, [r7, #15]
 8005864:	4618      	mov	r0, r3
 8005866:	f000 fd09 	bl	800627c <VPP_ApplyProfileToSync>

	// pause timer to resync both outputs
	//HAL_TIM_Base_Stop(&htim8);
	OUTPUT_TIMER->CR1 &= ~(TIM_CR1_CEN);
 800586a:	4b1a      	ldr	r3, [pc, #104]	; (80058d4 <FuncO_ApplyPresetToSync+0xb4>)
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	4a19      	ldr	r2, [pc, #100]	; (80058d4 <FuncO_ApplyPresetToSync+0xb4>)
 8005870:	f023 0301 	bic.w	r3, r3, #1
 8005874:	6013      	str	r3, [r2, #0]

	// restart the DAC with the new data
	HAL_DAC_Stop_DMA(&hdac2, DAC1_CHANNEL_1);
 8005876:	2100      	movs	r1, #0
 8005878:	4817      	ldr	r0, [pc, #92]	; (80058d8 <FuncO_ApplyPresetToSync+0xb8>)
 800587a:	f004 f97b 	bl	8009b74 <HAL_DAC_Stop_DMA>
	HAL_DAC_Start_DMA(&hdac2, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(SYNC_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 800587e:	2001      	movs	r0, #1
 8005880:	f000 fa9c 	bl	8005dbc <SM_GetOutputChannel>
 8005884:	4603      	mov	r3, r0
 8005886:	f103 0208 	add.w	r2, r3, #8
 800588a:	2300      	movs	r3, #0
 800588c:	9300      	str	r3, [sp, #0]
 800588e:	2378      	movs	r3, #120	; 0x78
 8005890:	2100      	movs	r1, #0
 8005892:	4811      	ldr	r0, [pc, #68]	; (80058d8 <FuncO_ApplyPresetToSync+0xb8>)
 8005894:	f004 f8ac 	bl	80099f0 <HAL_DAC_Start_DMA>

	// restart the the other DAC
	HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 8005898:	2100      	movs	r1, #0
 800589a:	4810      	ldr	r0, [pc, #64]	; (80058dc <FuncO_ApplyPresetToSync+0xbc>)
 800589c:	f004 f96a 	bl	8009b74 <HAL_DAC_Stop_DMA>
	HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(SIGNAL_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 80058a0:	2000      	movs	r0, #0
 80058a2:	f000 fa8b 	bl	8005dbc <SM_GetOutputChannel>
 80058a6:	4603      	mov	r3, r0
 80058a8:	f103 0208 	add.w	r2, r3, #8
 80058ac:	2300      	movs	r3, #0
 80058ae:	9300      	str	r3, [sp, #0]
 80058b0:	2378      	movs	r3, #120	; 0x78
 80058b2:	2100      	movs	r1, #0
 80058b4:	4809      	ldr	r0, [pc, #36]	; (80058dc <FuncO_ApplyPresetToSync+0xbc>)
 80058b6:	f004 f89b 	bl	80099f0 <HAL_DAC_Start_DMA>

	// resume timer to resync both outputs
	//HAL_TIM_Base_Start(&htim8);
	OUTPUT_TIMER->CR1 |= (TIM_CR1_CEN);
 80058ba:	4b06      	ldr	r3, [pc, #24]	; (80058d4 <FuncO_ApplyPresetToSync+0xb4>)
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	4a05      	ldr	r2, [pc, #20]	; (80058d4 <FuncO_ApplyPresetToSync+0xb4>)
 80058c0:	f043 0301 	orr.w	r3, r3, #1
 80058c4:	6013      	str	r3, [r2, #0]
}
 80058c6:	bf00      	nop
 80058c8:	3714      	adds	r7, #20
 80058ca:	46bd      	mov	sp, r7
 80058cc:	bd90      	pop	{r4, r7, pc}
 80058ce:	bf00      	nop
 80058d0:	200001a0 	.word	0x200001a0
 80058d4:	40013400 	.word	0x40013400
 80058d8:	20002694 	.word	0x20002694
 80058dc:	200026a8 	.word	0x200026a8

080058e0 <FuncO_GetFuncPresetEncoderRange>:
 *	@param None
 *	@retval uint8_t
 *
 */
uint8_t FuncO_GetFuncPresetEncoderRange()
{
 80058e0:	b480      	push	{r7}
 80058e2:	af00      	add	r7, sp, #0
	return FuncPresetEncoderRange;
 80058e4:	4b03      	ldr	r3, [pc, #12]	; (80058f4 <FuncO_GetFuncPresetEncoderRange+0x14>)
 80058e6:	781b      	ldrb	r3, [r3, #0]
}
 80058e8:	4618      	mov	r0, r3
 80058ea:	46bd      	mov	sp, r7
 80058ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f0:	4770      	bx	lr
 80058f2:	bf00      	nop
 80058f4:	2000019c 	.word	0x2000019c

080058f8 <GO_ApplyPresetToSignal>:
 *	@param None
 *	@retval None
 *
 */
void GO_ApplyPresetToSignal(eGainSettings_t pPresetEnum)
{
 80058f8:	b590      	push	{r4, r7, lr}
 80058fa:	b083      	sub	sp, #12
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	4603      	mov	r3, r0
 8005900:	71fb      	strb	r3, [r7, #7]
	SM_GetOutputChannel(SIGNAL_CHANNEL)->gain_profile = &theGainProfiles[pPresetEnum];
 8005902:	79fc      	ldrb	r4, [r7, #7]
 8005904:	2000      	movs	r0, #0
 8005906:	f000 fa59 	bl	8005dbc <SM_GetOutputChannel>
 800590a:	4601      	mov	r1, r0
 800590c:	4623      	mov	r3, r4
 800590e:	005b      	lsls	r3, r3, #1
 8005910:	4423      	add	r3, r4
 8005912:	4a4f      	ldr	r2, [pc, #316]	; (8005a50 <GO_ApplyPresetToSignal+0x158>)
 8005914:	4413      	add	r3, r2
 8005916:	f8c1 31f0 	str.w	r3, [r1, #496]	; 0x1f0

	switch(pPresetEnum)
 800591a:	79fb      	ldrb	r3, [r7, #7]
 800591c:	2b07      	cmp	r3, #7
 800591e:	f200 8093 	bhi.w	8005a48 <GO_ApplyPresetToSignal+0x150>
 8005922:	a201      	add	r2, pc, #4	; (adr r2, 8005928 <GO_ApplyPresetToSignal+0x30>)
 8005924:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005928:	08005949 	.word	0x08005949
 800592c:	08005969 	.word	0x08005969
 8005930:	08005989 	.word	0x08005989
 8005934:	080059a9 	.word	0x080059a9
 8005938:	080059c9 	.word	0x080059c9
 800593c:	080059e9 	.word	0x080059e9
 8005940:	08005a09 	.word	0x08005a09
 8005944:	08005a29 	.word	0x08005a29
	{
		case ZERO_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 8005948:	2200      	movs	r2, #0
 800594a:	2101      	movs	r1, #1
 800594c:	4841      	ldr	r0, [pc, #260]	; (8005a54 <GO_ApplyPresetToSignal+0x15c>)
 800594e:	f005 f929 	bl	800aba4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 8005952:	2200      	movs	r2, #0
 8005954:	2120      	movs	r1, #32
 8005956:	4840      	ldr	r0, [pc, #256]	; (8005a58 <GO_ApplyPresetToSignal+0x160>)
 8005958:	f005 f924 	bl	800aba4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 800595c:	2200      	movs	r2, #0
 800595e:	2110      	movs	r1, #16
 8005960:	483d      	ldr	r0, [pc, #244]	; (8005a58 <GO_ApplyPresetToSignal+0x160>)
 8005962:	f005 f91f 	bl	800aba4 <HAL_GPIO_WritePin>
			break;
 8005966:	e06f      	b.n	8005a48 <GO_ApplyPresetToSignal+0x150>

		case ONE_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 8005968:	2201      	movs	r2, #1
 800596a:	2101      	movs	r1, #1
 800596c:	4839      	ldr	r0, [pc, #228]	; (8005a54 <GO_ApplyPresetToSignal+0x15c>)
 800596e:	f005 f919 	bl	800aba4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 8005972:	2200      	movs	r2, #0
 8005974:	2120      	movs	r1, #32
 8005976:	4838      	ldr	r0, [pc, #224]	; (8005a58 <GO_ApplyPresetToSignal+0x160>)
 8005978:	f005 f914 	bl	800aba4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 800597c:	2200      	movs	r2, #0
 800597e:	2110      	movs	r1, #16
 8005980:	4835      	ldr	r0, [pc, #212]	; (8005a58 <GO_ApplyPresetToSignal+0x160>)
 8005982:	f005 f90f 	bl	800aba4 <HAL_GPIO_WritePin>
			break;
 8005986:	e05f      	b.n	8005a48 <GO_ApplyPresetToSignal+0x150>

		case TWO_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 8005988:	2200      	movs	r2, #0
 800598a:	2101      	movs	r1, #1
 800598c:	4831      	ldr	r0, [pc, #196]	; (8005a54 <GO_ApplyPresetToSignal+0x15c>)
 800598e:	f005 f909 	bl	800aba4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 8005992:	2201      	movs	r2, #1
 8005994:	2120      	movs	r1, #32
 8005996:	4830      	ldr	r0, [pc, #192]	; (8005a58 <GO_ApplyPresetToSignal+0x160>)
 8005998:	f005 f904 	bl	800aba4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 800599c:	2200      	movs	r2, #0
 800599e:	2110      	movs	r1, #16
 80059a0:	482d      	ldr	r0, [pc, #180]	; (8005a58 <GO_ApplyPresetToSignal+0x160>)
 80059a2:	f005 f8ff 	bl	800aba4 <HAL_GPIO_WritePin>
			break;
 80059a6:	e04f      	b.n	8005a48 <GO_ApplyPresetToSignal+0x150>

		case THREE_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 80059a8:	2201      	movs	r2, #1
 80059aa:	2101      	movs	r1, #1
 80059ac:	4829      	ldr	r0, [pc, #164]	; (8005a54 <GO_ApplyPresetToSignal+0x15c>)
 80059ae:	f005 f8f9 	bl	800aba4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 80059b2:	2201      	movs	r2, #1
 80059b4:	2120      	movs	r1, #32
 80059b6:	4828      	ldr	r0, [pc, #160]	; (8005a58 <GO_ApplyPresetToSignal+0x160>)
 80059b8:	f005 f8f4 	bl	800aba4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 80059bc:	2200      	movs	r2, #0
 80059be:	2110      	movs	r1, #16
 80059c0:	4825      	ldr	r0, [pc, #148]	; (8005a58 <GO_ApplyPresetToSignal+0x160>)
 80059c2:	f005 f8ef 	bl	800aba4 <HAL_GPIO_WritePin>
			break;
 80059c6:	e03f      	b.n	8005a48 <GO_ApplyPresetToSignal+0x150>

		case FOUR_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 80059c8:	2200      	movs	r2, #0
 80059ca:	2101      	movs	r1, #1
 80059cc:	4821      	ldr	r0, [pc, #132]	; (8005a54 <GO_ApplyPresetToSignal+0x15c>)
 80059ce:	f005 f8e9 	bl	800aba4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 80059d2:	2200      	movs	r2, #0
 80059d4:	2120      	movs	r1, #32
 80059d6:	4820      	ldr	r0, [pc, #128]	; (8005a58 <GO_ApplyPresetToSignal+0x160>)
 80059d8:	f005 f8e4 	bl	800aba4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 80059dc:	2201      	movs	r2, #1
 80059de:	2110      	movs	r1, #16
 80059e0:	481d      	ldr	r0, [pc, #116]	; (8005a58 <GO_ApplyPresetToSignal+0x160>)
 80059e2:	f005 f8df 	bl	800aba4 <HAL_GPIO_WritePin>
			break;
 80059e6:	e02f      	b.n	8005a48 <GO_ApplyPresetToSignal+0x150>

		case FIVE_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 80059e8:	2201      	movs	r2, #1
 80059ea:	2101      	movs	r1, #1
 80059ec:	4819      	ldr	r0, [pc, #100]	; (8005a54 <GO_ApplyPresetToSignal+0x15c>)
 80059ee:	f005 f8d9 	bl	800aba4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 80059f2:	2200      	movs	r2, #0
 80059f4:	2120      	movs	r1, #32
 80059f6:	4818      	ldr	r0, [pc, #96]	; (8005a58 <GO_ApplyPresetToSignal+0x160>)
 80059f8:	f005 f8d4 	bl	800aba4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 80059fc:	2201      	movs	r2, #1
 80059fe:	2110      	movs	r1, #16
 8005a00:	4815      	ldr	r0, [pc, #84]	; (8005a58 <GO_ApplyPresetToSignal+0x160>)
 8005a02:	f005 f8cf 	bl	800aba4 <HAL_GPIO_WritePin>
			break;
 8005a06:	e01f      	b.n	8005a48 <GO_ApplyPresetToSignal+0x150>

		case SIX_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 8005a08:	2200      	movs	r2, #0
 8005a0a:	2101      	movs	r1, #1
 8005a0c:	4811      	ldr	r0, [pc, #68]	; (8005a54 <GO_ApplyPresetToSignal+0x15c>)
 8005a0e:	f005 f8c9 	bl	800aba4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 8005a12:	2201      	movs	r2, #1
 8005a14:	2120      	movs	r1, #32
 8005a16:	4810      	ldr	r0, [pc, #64]	; (8005a58 <GO_ApplyPresetToSignal+0x160>)
 8005a18:	f005 f8c4 	bl	800aba4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 8005a1c:	2201      	movs	r2, #1
 8005a1e:	2110      	movs	r1, #16
 8005a20:	480d      	ldr	r0, [pc, #52]	; (8005a58 <GO_ApplyPresetToSignal+0x160>)
 8005a22:	f005 f8bf 	bl	800aba4 <HAL_GPIO_WritePin>
			break;
 8005a26:	e00f      	b.n	8005a48 <GO_ApplyPresetToSignal+0x150>

		case SEVEN_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 8005a28:	2201      	movs	r2, #1
 8005a2a:	2101      	movs	r1, #1
 8005a2c:	4809      	ldr	r0, [pc, #36]	; (8005a54 <GO_ApplyPresetToSignal+0x15c>)
 8005a2e:	f005 f8b9 	bl	800aba4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 8005a32:	2201      	movs	r2, #1
 8005a34:	2120      	movs	r1, #32
 8005a36:	4808      	ldr	r0, [pc, #32]	; (8005a58 <GO_ApplyPresetToSignal+0x160>)
 8005a38:	f005 f8b4 	bl	800aba4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 8005a3c:	2201      	movs	r2, #1
 8005a3e:	2110      	movs	r1, #16
 8005a40:	4805      	ldr	r0, [pc, #20]	; (8005a58 <GO_ApplyPresetToSignal+0x160>)
 8005a42:	f005 f8af 	bl	800aba4 <HAL_GPIO_WritePin>
			break;
 8005a46:	bf00      	nop
	}
}
 8005a48:	bf00      	nop
 8005a4a:	370c      	adds	r7, #12
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	bd90      	pop	{r4, r7, pc}
 8005a50:	200001d8 	.word	0x200001d8
 8005a54:	48000400 	.word	0x48000400
 8005a58:	48000800 	.word	0x48000800

08005a5c <GO_ApplyPresetToSync>:
 *	@param None
 *	@retval None
 *
 */
void GO_ApplyPresetToSync(eGainSettings_t pPresetEnum)
{
 8005a5c:	b590      	push	{r4, r7, lr}
 8005a5e:	b083      	sub	sp, #12
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	4603      	mov	r3, r0
 8005a64:	71fb      	strb	r3, [r7, #7]
	SM_GetOutputChannel(SYNC_CHANNEL)->gain_profile = &theGainProfiles[pPresetEnum];
 8005a66:	79fc      	ldrb	r4, [r7, #7]
 8005a68:	2001      	movs	r0, #1
 8005a6a:	f000 f9a7 	bl	8005dbc <SM_GetOutputChannel>
 8005a6e:	4601      	mov	r1, r0
 8005a70:	4623      	mov	r3, r4
 8005a72:	005b      	lsls	r3, r3, #1
 8005a74:	4423      	add	r3, r4
 8005a76:	4a4f      	ldr	r2, [pc, #316]	; (8005bb4 <GO_ApplyPresetToSync+0x158>)
 8005a78:	4413      	add	r3, r2
 8005a7a:	f8c1 31f0 	str.w	r3, [r1, #496]	; 0x1f0

	switch(pPresetEnum)
 8005a7e:	79fb      	ldrb	r3, [r7, #7]
 8005a80:	2b07      	cmp	r3, #7
 8005a82:	f200 8093 	bhi.w	8005bac <GO_ApplyPresetToSync+0x150>
 8005a86:	a201      	add	r2, pc, #4	; (adr r2, 8005a8c <GO_ApplyPresetToSync+0x30>)
 8005a88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a8c:	08005aad 	.word	0x08005aad
 8005a90:	08005acd 	.word	0x08005acd
 8005a94:	08005aed 	.word	0x08005aed
 8005a98:	08005b0d 	.word	0x08005b0d
 8005a9c:	08005b2d 	.word	0x08005b2d
 8005aa0:	08005b4d 	.word	0x08005b4d
 8005aa4:	08005b6d 	.word	0x08005b6d
 8005aa8:	08005b8d 	.word	0x08005b8d
	{
		case ZERO_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 8005aac:	2200      	movs	r2, #0
 8005aae:	2101      	movs	r1, #1
 8005ab0:	4841      	ldr	r0, [pc, #260]	; (8005bb8 <GO_ApplyPresetToSync+0x15c>)
 8005ab2:	f005 f877 	bl	800aba4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	2120      	movs	r1, #32
 8005aba:	4840      	ldr	r0, [pc, #256]	; (8005bbc <GO_ApplyPresetToSync+0x160>)
 8005abc:	f005 f872 	bl	800aba4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	2110      	movs	r1, #16
 8005ac4:	483d      	ldr	r0, [pc, #244]	; (8005bbc <GO_ApplyPresetToSync+0x160>)
 8005ac6:	f005 f86d 	bl	800aba4 <HAL_GPIO_WritePin>
			break;
 8005aca:	e06f      	b.n	8005bac <GO_ApplyPresetToSync+0x150>

		case ONE_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 8005acc:	2201      	movs	r2, #1
 8005ace:	2101      	movs	r1, #1
 8005ad0:	4839      	ldr	r0, [pc, #228]	; (8005bb8 <GO_ApplyPresetToSync+0x15c>)
 8005ad2:	f005 f867 	bl	800aba4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	2120      	movs	r1, #32
 8005ada:	4838      	ldr	r0, [pc, #224]	; (8005bbc <GO_ApplyPresetToSync+0x160>)
 8005adc:	f005 f862 	bl	800aba4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 8005ae0:	2200      	movs	r2, #0
 8005ae2:	2110      	movs	r1, #16
 8005ae4:	4835      	ldr	r0, [pc, #212]	; (8005bbc <GO_ApplyPresetToSync+0x160>)
 8005ae6:	f005 f85d 	bl	800aba4 <HAL_GPIO_WritePin>
			break;
 8005aea:	e05f      	b.n	8005bac <GO_ApplyPresetToSync+0x150>

		case TWO_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 8005aec:	2200      	movs	r2, #0
 8005aee:	2101      	movs	r1, #1
 8005af0:	4831      	ldr	r0, [pc, #196]	; (8005bb8 <GO_ApplyPresetToSync+0x15c>)
 8005af2:	f005 f857 	bl	800aba4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 8005af6:	2201      	movs	r2, #1
 8005af8:	2120      	movs	r1, #32
 8005afa:	4830      	ldr	r0, [pc, #192]	; (8005bbc <GO_ApplyPresetToSync+0x160>)
 8005afc:	f005 f852 	bl	800aba4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 8005b00:	2200      	movs	r2, #0
 8005b02:	2110      	movs	r1, #16
 8005b04:	482d      	ldr	r0, [pc, #180]	; (8005bbc <GO_ApplyPresetToSync+0x160>)
 8005b06:	f005 f84d 	bl	800aba4 <HAL_GPIO_WritePin>
			break;
 8005b0a:	e04f      	b.n	8005bac <GO_ApplyPresetToSync+0x150>

		case THREE_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 8005b0c:	2201      	movs	r2, #1
 8005b0e:	2101      	movs	r1, #1
 8005b10:	4829      	ldr	r0, [pc, #164]	; (8005bb8 <GO_ApplyPresetToSync+0x15c>)
 8005b12:	f005 f847 	bl	800aba4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 8005b16:	2201      	movs	r2, #1
 8005b18:	2120      	movs	r1, #32
 8005b1a:	4828      	ldr	r0, [pc, #160]	; (8005bbc <GO_ApplyPresetToSync+0x160>)
 8005b1c:	f005 f842 	bl	800aba4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 8005b20:	2200      	movs	r2, #0
 8005b22:	2110      	movs	r1, #16
 8005b24:	4825      	ldr	r0, [pc, #148]	; (8005bbc <GO_ApplyPresetToSync+0x160>)
 8005b26:	f005 f83d 	bl	800aba4 <HAL_GPIO_WritePin>
			break;
 8005b2a:	e03f      	b.n	8005bac <GO_ApplyPresetToSync+0x150>

		case FOUR_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	2101      	movs	r1, #1
 8005b30:	4821      	ldr	r0, [pc, #132]	; (8005bb8 <GO_ApplyPresetToSync+0x15c>)
 8005b32:	f005 f837 	bl	800aba4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 8005b36:	2200      	movs	r2, #0
 8005b38:	2120      	movs	r1, #32
 8005b3a:	4820      	ldr	r0, [pc, #128]	; (8005bbc <GO_ApplyPresetToSync+0x160>)
 8005b3c:	f005 f832 	bl	800aba4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 8005b40:	2201      	movs	r2, #1
 8005b42:	2110      	movs	r1, #16
 8005b44:	481d      	ldr	r0, [pc, #116]	; (8005bbc <GO_ApplyPresetToSync+0x160>)
 8005b46:	f005 f82d 	bl	800aba4 <HAL_GPIO_WritePin>
			break;
 8005b4a:	e02f      	b.n	8005bac <GO_ApplyPresetToSync+0x150>

		case FIVE_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 8005b4c:	2201      	movs	r2, #1
 8005b4e:	2101      	movs	r1, #1
 8005b50:	4819      	ldr	r0, [pc, #100]	; (8005bb8 <GO_ApplyPresetToSync+0x15c>)
 8005b52:	f005 f827 	bl	800aba4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 8005b56:	2200      	movs	r2, #0
 8005b58:	2120      	movs	r1, #32
 8005b5a:	4818      	ldr	r0, [pc, #96]	; (8005bbc <GO_ApplyPresetToSync+0x160>)
 8005b5c:	f005 f822 	bl	800aba4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 8005b60:	2201      	movs	r2, #1
 8005b62:	2110      	movs	r1, #16
 8005b64:	4815      	ldr	r0, [pc, #84]	; (8005bbc <GO_ApplyPresetToSync+0x160>)
 8005b66:	f005 f81d 	bl	800aba4 <HAL_GPIO_WritePin>
			break;
 8005b6a:	e01f      	b.n	8005bac <GO_ApplyPresetToSync+0x150>

		case SIX_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	2101      	movs	r1, #1
 8005b70:	4811      	ldr	r0, [pc, #68]	; (8005bb8 <GO_ApplyPresetToSync+0x15c>)
 8005b72:	f005 f817 	bl	800aba4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 8005b76:	2201      	movs	r2, #1
 8005b78:	2120      	movs	r1, #32
 8005b7a:	4810      	ldr	r0, [pc, #64]	; (8005bbc <GO_ApplyPresetToSync+0x160>)
 8005b7c:	f005 f812 	bl	800aba4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 8005b80:	2201      	movs	r2, #1
 8005b82:	2110      	movs	r1, #16
 8005b84:	480d      	ldr	r0, [pc, #52]	; (8005bbc <GO_ApplyPresetToSync+0x160>)
 8005b86:	f005 f80d 	bl	800aba4 <HAL_GPIO_WritePin>
			break;
 8005b8a:	e00f      	b.n	8005bac <GO_ApplyPresetToSync+0x150>

		case SEVEN_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 8005b8c:	2201      	movs	r2, #1
 8005b8e:	2101      	movs	r1, #1
 8005b90:	4809      	ldr	r0, [pc, #36]	; (8005bb8 <GO_ApplyPresetToSync+0x15c>)
 8005b92:	f005 f807 	bl	800aba4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 8005b96:	2201      	movs	r2, #1
 8005b98:	2120      	movs	r1, #32
 8005b9a:	4808      	ldr	r0, [pc, #32]	; (8005bbc <GO_ApplyPresetToSync+0x160>)
 8005b9c:	f005 f802 	bl	800aba4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 8005ba0:	2201      	movs	r2, #1
 8005ba2:	2110      	movs	r1, #16
 8005ba4:	4805      	ldr	r0, [pc, #20]	; (8005bbc <GO_ApplyPresetToSync+0x160>)
 8005ba6:	f004 fffd 	bl	800aba4 <HAL_GPIO_WritePin>
			break;
 8005baa:	bf00      	nop
	}
}
 8005bac:	bf00      	nop
 8005bae:	370c      	adds	r7, #12
 8005bb0:	46bd      	mov	sp, r7
 8005bb2:	bd90      	pop	{r4, r7, pc}
 8005bb4:	200001d8 	.word	0x200001d8
 8005bb8:	48000400 	.word	0x48000400
 8005bbc:	48000800 	.word	0x48000800

08005bc0 <SM_Init>:
void _InitOutputChannels();
void _InitNegGainCoefficients();
void _InitGainInDecibels();

void SM_Init()
{
 8005bc0:	b580      	push	{r7, lr}
 8005bc2:	af00      	add	r7, sp, #0

	_InitOutputChannels();
 8005bc4:	f000 f89a 	bl	8005cfc <_InitOutputChannels>
	_InitNegGainCoefficients();
 8005bc8:	f000 f850 	bl	8005c6c <_InitNegGainCoefficients>
	_InitGainInDecibels();
 8005bcc:	f000 f802 	bl	8005bd4 <_InitGainInDecibels>

}
 8005bd0:	bf00      	nop
 8005bd2:	bd80      	pop	{r7, pc}

08005bd4 <_InitGainInDecibels>:

void _InitGainInDecibels()
{
 8005bd4:	b590      	push	{r4, r7, lr}
 8005bd6:	b085      	sub	sp, #20
 8005bd8:	af00      	add	r7, sp, #0

	// =20*LOG10(TARGETVPP/0.001)
	for(int i = 0; i < MAX_VPP_PRESETS; i++)
 8005bda:	2300      	movs	r3, #0
 8005bdc:	60fb      	str	r3, [r7, #12]
 8005bde:	e037      	b.n	8005c50 <_InitGainInDecibels+0x7c>
	{
		float decibel_mvolt_ref = 0.001;
 8005be0:	4b1f      	ldr	r3, [pc, #124]	; (8005c60 <_InitGainInDecibels+0x8c>)
 8005be2:	60bb      	str	r3, [r7, #8]
		float this_amp_value = theAmpProfiles[i].amp_value;
 8005be4:	491f      	ldr	r1, [pc, #124]	; (8005c64 <_InitGainInDecibels+0x90>)
 8005be6:	68fa      	ldr	r2, [r7, #12]
 8005be8:	4613      	mov	r3, r2
 8005bea:	00db      	lsls	r3, r3, #3
 8005bec:	1a9b      	subs	r3, r3, r2
 8005bee:	009b      	lsls	r3, r3, #2
 8005bf0:	440b      	add	r3, r1
 8005bf2:	3304      	adds	r3, #4
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	607b      	str	r3, [r7, #4]
		float new_gain_decibels = 20 * log10( this_amp_value / decibel_mvolt_ref );
 8005bf8:	ed97 7a01 	vldr	s14, [r7, #4]
 8005bfc:	edd7 7a02 	vldr	s15, [r7, #8]
 8005c00:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8005c04:	ee16 0a90 	vmov	r0, s13
 8005c08:	f7fa fcc6 	bl	8000598 <__aeabi_f2d>
 8005c0c:	4603      	mov	r3, r0
 8005c0e:	460c      	mov	r4, r1
 8005c10:	ec44 3b10 	vmov	d0, r3, r4
 8005c14:	f00b fd34 	bl	8011680 <log10>
 8005c18:	ec51 0b10 	vmov	r0, r1, d0
 8005c1c:	f04f 0200 	mov.w	r2, #0
 8005c20:	4b11      	ldr	r3, [pc, #68]	; (8005c68 <_InitGainInDecibels+0x94>)
 8005c22:	f7fa fd11 	bl	8000648 <__aeabi_dmul>
 8005c26:	4603      	mov	r3, r0
 8005c28:	460c      	mov	r4, r1
 8005c2a:	4618      	mov	r0, r3
 8005c2c:	4621      	mov	r1, r4
 8005c2e:	f7fb f803 	bl	8000c38 <__aeabi_d2f>
 8005c32:	4603      	mov	r3, r0
 8005c34:	603b      	str	r3, [r7, #0]
		theAmpProfiles[i].gain_decibels = new_gain_decibels;
 8005c36:	490b      	ldr	r1, [pc, #44]	; (8005c64 <_InitGainInDecibels+0x90>)
 8005c38:	68fa      	ldr	r2, [r7, #12]
 8005c3a:	4613      	mov	r3, r2
 8005c3c:	00db      	lsls	r3, r3, #3
 8005c3e:	1a9b      	subs	r3, r3, r2
 8005c40:	009b      	lsls	r3, r3, #2
 8005c42:	440b      	add	r3, r1
 8005c44:	330c      	adds	r3, #12
 8005c46:	683a      	ldr	r2, [r7, #0]
 8005c48:	601a      	str	r2, [r3, #0]
	for(int i = 0; i < MAX_VPP_PRESETS; i++)
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	3301      	adds	r3, #1
 8005c4e:	60fb      	str	r3, [r7, #12]
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	2b61      	cmp	r3, #97	; 0x61
 8005c54:	ddc4      	ble.n	8005be0 <_InitGainInDecibels+0xc>

	}
}
 8005c56:	bf00      	nop
 8005c58:	3714      	adds	r7, #20
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	bd90      	pop	{r4, r7, pc}
 8005c5e:	bf00      	nop
 8005c60:	3a83126f 	.word	0x3a83126f
 8005c64:	200001f0 	.word	0x200001f0
 8005c68:	40340000 	.word	0x40340000

08005c6c <_InitNegGainCoefficients>:

void _InitNegGainCoefficients()
{
 8005c6c:	b480      	push	{r7}
 8005c6e:	b087      	sub	sp, #28
 8005c70:	af00      	add	r7, sp, #0

	// =(TARGETVPP/LUTVPP)/GAIN
	for(int i = 0; i < MAX_VPP_PRESETS; i++)
 8005c72:	2300      	movs	r3, #0
 8005c74:	617b      	str	r3, [r7, #20]
 8005c76:	e033      	b.n	8005ce0 <_InitNegGainCoefficients+0x74>
	{
		float this_amp_value = theAmpProfiles[i].amp_value;
 8005c78:	491e      	ldr	r1, [pc, #120]	; (8005cf4 <_InitNegGainCoefficients+0x88>)
 8005c7a:	697a      	ldr	r2, [r7, #20]
 8005c7c:	4613      	mov	r3, r2
 8005c7e:	00db      	lsls	r3, r3, #3
 8005c80:	1a9b      	subs	r3, r3, r2
 8005c82:	009b      	lsls	r3, r3, #2
 8005c84:	440b      	add	r3, r1
 8005c86:	3304      	adds	r3, #4
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	613b      	str	r3, [r7, #16]
		float this_lut_vpp = LUT_VPP;
 8005c8c:	4b1a      	ldr	r3, [pc, #104]	; (8005cf8 <_InitNegGainCoefficients+0x8c>)
 8005c8e:	60fb      	str	r3, [r7, #12]
		float this_gain_preset = (float)theAmpProfiles[i].gain_preset;
 8005c90:	4918      	ldr	r1, [pc, #96]	; (8005cf4 <_InitNegGainCoefficients+0x88>)
 8005c92:	697a      	ldr	r2, [r7, #20]
 8005c94:	4613      	mov	r3, r2
 8005c96:	00db      	lsls	r3, r3, #3
 8005c98:	1a9b      	subs	r3, r3, r2
 8005c9a:	009b      	lsls	r3, r3, #2
 8005c9c:	440b      	add	r3, r1
 8005c9e:	3308      	adds	r3, #8
 8005ca0:	781b      	ldrb	r3, [r3, #0]
 8005ca2:	ee07 3a90 	vmov	s15, r3
 8005ca6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005caa:	edc7 7a02 	vstr	s15, [r7, #8]
		float new_ngc = ( (this_amp_value / this_lut_vpp) / this_gain_preset);
 8005cae:	ed97 7a04 	vldr	s14, [r7, #16]
 8005cb2:	edd7 7a03 	vldr	s15, [r7, #12]
 8005cb6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8005cba:	ed97 7a02 	vldr	s14, [r7, #8]
 8005cbe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005cc2:	edc7 7a01 	vstr	s15, [r7, #4]
		theAmpProfiles[i].neg_gain_coeff = new_ngc;
 8005cc6:	490b      	ldr	r1, [pc, #44]	; (8005cf4 <_InitNegGainCoefficients+0x88>)
 8005cc8:	697a      	ldr	r2, [r7, #20]
 8005cca:	4613      	mov	r3, r2
 8005ccc:	00db      	lsls	r3, r3, #3
 8005cce:	1a9b      	subs	r3, r3, r2
 8005cd0:	009b      	lsls	r3, r3, #2
 8005cd2:	440b      	add	r3, r1
 8005cd4:	3310      	adds	r3, #16
 8005cd6:	687a      	ldr	r2, [r7, #4]
 8005cd8:	601a      	str	r2, [r3, #0]
	for(int i = 0; i < MAX_VPP_PRESETS; i++)
 8005cda:	697b      	ldr	r3, [r7, #20]
 8005cdc:	3301      	adds	r3, #1
 8005cde:	617b      	str	r3, [r7, #20]
 8005ce0:	697b      	ldr	r3, [r7, #20]
 8005ce2:	2b61      	cmp	r3, #97	; 0x61
 8005ce4:	ddc8      	ble.n	8005c78 <_InitNegGainCoefficients+0xc>
	}
}
 8005ce6:	bf00      	nop
 8005ce8:	371c      	adds	r7, #28
 8005cea:	46bd      	mov	sp, r7
 8005cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf0:	4770      	bx	lr
 8005cf2:	bf00      	nop
 8005cf4:	200001f0 	.word	0x200001f0
 8005cf8:	402ccccd 	.word	0x402ccccd

08005cfc <_InitOutputChannels>:

void _InitOutputChannels()
{
 8005cfc:	b480      	push	{r7}
 8005cfe:	b083      	sub	sp, #12
 8005d00:	af00      	add	r7, sp, #0
	// initialise the SIGNAL output channel
	SignalChannel.channel = SIGNAL_CHANNEL;
 8005d02:	4b28      	ldr	r3, [pc, #160]	; (8005da4 <_InitOutputChannels+0xa8>)
 8005d04:	2200      	movs	r2, #0
 8005d06:	701a      	strb	r2, [r3, #0]
	SignalChannel.ref_lut_data = theFuncProfiles[SINE_FUNC_MODE].lookup_table_data;
 8005d08:	4b27      	ldr	r3, [pc, #156]	; (8005da8 <_InitOutputChannels+0xac>)
 8005d0a:	685b      	ldr	r3, [r3, #4]
 8005d0c:	4a25      	ldr	r2, [pc, #148]	; (8005da4 <_InitOutputChannels+0xa8>)
 8005d0e:	6053      	str	r3, [r2, #4]
	SignalChannel.func_profile = &theFuncProfiles[eDefaultFuncPreset];
 8005d10:	4b24      	ldr	r3, [pc, #144]	; (8005da4 <_InitOutputChannels+0xa8>)
 8005d12:	4a25      	ldr	r2, [pc, #148]	; (8005da8 <_InitOutputChannels+0xac>)
 8005d14:	f8c3 21e8 	str.w	r2, [r3, #488]	; 0x1e8

	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8005d18:	2300      	movs	r3, #0
 8005d1a:	607b      	str	r3, [r7, #4]
 8005d1c:	e00b      	b.n	8005d36 <_InitOutputChannels+0x3a>
		SignalChannel.dsp_lut_data[i] = sine_data_table_3600[i];
 8005d1e:	4a23      	ldr	r2, [pc, #140]	; (8005dac <_InitOutputChannels+0xb0>)
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8005d26:	491f      	ldr	r1, [pc, #124]	; (8005da4 <_InitOutputChannels+0xa8>)
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	3302      	adds	r3, #2
 8005d2c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	3301      	adds	r3, #1
 8005d34:	607b      	str	r3, [r7, #4]
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	2b77      	cmp	r3, #119	; 0x77
 8005d3a:	ddf0      	ble.n	8005d1e <_InitOutputChannels+0x22>

	SignalChannel.amp_profile = &theAmpProfiles[eDefaultVppPreset];
 8005d3c:	4b19      	ldr	r3, [pc, #100]	; (8005da4 <_InitOutputChannels+0xa8>)
 8005d3e:	4a1c      	ldr	r2, [pc, #112]	; (8005db0 <_InitOutputChannels+0xb4>)
 8005d40:	f8c3 21ec 	str.w	r2, [r3, #492]	; 0x1ec
	SignalChannel.gain_profile = &theGainProfiles[eDefaultGainPreset];
 8005d44:	4b17      	ldr	r3, [pc, #92]	; (8005da4 <_InitOutputChannels+0xa8>)
 8005d46:	4a1b      	ldr	r2, [pc, #108]	; (8005db4 <_InitOutputChannels+0xb8>)
 8005d48:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0

	// initialise the SYNC output channel
	SyncChannel.channel = SYNC_CHANNEL;
 8005d4c:	4b1a      	ldr	r3, [pc, #104]	; (8005db8 <_InitOutputChannels+0xbc>)
 8005d4e:	2201      	movs	r2, #1
 8005d50:	701a      	strb	r2, [r3, #0]
	SyncChannel.ref_lut_data = theFuncProfiles[SINE_FUNC_MODE].lookup_table_data;
 8005d52:	4b15      	ldr	r3, [pc, #84]	; (8005da8 <_InitOutputChannels+0xac>)
 8005d54:	685b      	ldr	r3, [r3, #4]
 8005d56:	4a18      	ldr	r2, [pc, #96]	; (8005db8 <_InitOutputChannels+0xbc>)
 8005d58:	6053      	str	r3, [r2, #4]
	SyncChannel.func_profile = &theFuncProfiles[eDefaultFuncPreset];
 8005d5a:	4b17      	ldr	r3, [pc, #92]	; (8005db8 <_InitOutputChannels+0xbc>)
 8005d5c:	4a12      	ldr	r2, [pc, #72]	; (8005da8 <_InitOutputChannels+0xac>)
 8005d5e:	f8c3 21e8 	str.w	r2, [r3, #488]	; 0x1e8

	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8005d62:	2300      	movs	r3, #0
 8005d64:	603b      	str	r3, [r7, #0]
 8005d66:	e00b      	b.n	8005d80 <_InitOutputChannels+0x84>
		SyncChannel.dsp_lut_data[i] = sine_data_table_3600[i];
 8005d68:	4a10      	ldr	r2, [pc, #64]	; (8005dac <_InitOutputChannels+0xb0>)
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8005d70:	4911      	ldr	r1, [pc, #68]	; (8005db8 <_InitOutputChannels+0xbc>)
 8005d72:	683b      	ldr	r3, [r7, #0]
 8005d74:	3302      	adds	r3, #2
 8005d76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8005d7a:	683b      	ldr	r3, [r7, #0]
 8005d7c:	3301      	adds	r3, #1
 8005d7e:	603b      	str	r3, [r7, #0]
 8005d80:	683b      	ldr	r3, [r7, #0]
 8005d82:	2b77      	cmp	r3, #119	; 0x77
 8005d84:	ddf0      	ble.n	8005d68 <_InitOutputChannels+0x6c>

	SyncChannel.amp_profile = &theAmpProfiles[eDefaultVppPreset];
 8005d86:	4b0c      	ldr	r3, [pc, #48]	; (8005db8 <_InitOutputChannels+0xbc>)
 8005d88:	4a09      	ldr	r2, [pc, #36]	; (8005db0 <_InitOutputChannels+0xb4>)
 8005d8a:	f8c3 21ec 	str.w	r2, [r3, #492]	; 0x1ec
	SyncChannel.gain_profile = &theGainProfiles[eDefaultGainPreset];
 8005d8e:	4b0a      	ldr	r3, [pc, #40]	; (8005db8 <_InitOutputChannels+0xbc>)
 8005d90:	4a08      	ldr	r2, [pc, #32]	; (8005db4 <_InitOutputChannels+0xb8>)
 8005d92:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0
}
 8005d96:	bf00      	nop
 8005d98:	370c      	adds	r7, #12
 8005d9a:	46bd      	mov	sp, r7
 8005d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da0:	4770      	bx	lr
 8005da2:	bf00      	nop
 8005da4:	200021d0 	.word	0x200021d0
 8005da8:	200001a0 	.word	0x200001a0
 8005dac:	2000152c 	.word	0x2000152c
 8005db0:	20000bac 	.word	0x20000bac
 8005db4:	200001ed 	.word	0x200001ed
 8005db8:	20001fdc 	.word	0x20001fdc

08005dbc <SM_GetOutputChannel>:

sOutputChannel_t * SM_GetOutputChannel(eOutputChannel_t pChannel)
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	b083      	sub	sp, #12
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	4603      	mov	r3, r0
 8005dc4:	71fb      	strb	r3, [r7, #7]
	if(!pChannel)
 8005dc6:	79fb      	ldrb	r3, [r7, #7]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d101      	bne.n	8005dd0 <SM_GetOutputChannel+0x14>
		return &SignalChannel;
 8005dcc:	4b04      	ldr	r3, [pc, #16]	; (8005de0 <SM_GetOutputChannel+0x24>)
 8005dce:	e000      	b.n	8005dd2 <SM_GetOutputChannel+0x16>
	else
		return &SyncChannel;
 8005dd0:	4b04      	ldr	r3, [pc, #16]	; (8005de4 <SM_GetOutputChannel+0x28>)
}
 8005dd2:	4618      	mov	r0, r3
 8005dd4:	370c      	adds	r7, #12
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ddc:	4770      	bx	lr
 8005dde:	bf00      	nop
 8005de0:	200021d0 	.word	0x200021d0
 8005de4:	20001fdc 	.word	0x20001fdc

08005de8 <SM_EnablePwmToSignal>:
 *	@param None
 *	@retval None
 *
 */
void SM_EnablePwmToSignal()
{
 8005de8:	b580      	push	{r7, lr}
 8005dea:	b096      	sub	sp, #88	; 0x58
 8005dec:	af00      	add	r7, sp, #0
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005dee:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8005df2:	2200      	movs	r2, #0
 8005df4:	601a      	str	r2, [r3, #0]
 8005df6:	605a      	str	r2, [r3, #4]
 8005df8:	609a      	str	r2, [r3, #8]
 8005dfa:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005dfc:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8005e00:	2200      	movs	r2, #0
 8005e02:	601a      	str	r2, [r3, #0]
 8005e04:	605a      	str	r2, [r3, #4]
 8005e06:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = {0};
 8005e08:	f107 0320 	add.w	r3, r7, #32
 8005e0c:	2200      	movs	r2, #0
 8005e0e:	601a      	str	r2, [r3, #0]
 8005e10:	605a      	str	r2, [r3, #4]
 8005e12:	609a      	str	r2, [r3, #8]
 8005e14:	60da      	str	r2, [r3, #12]
 8005e16:	611a      	str	r2, [r3, #16]
 8005e18:	615a      	str	r2, [r3, #20]
 8005e1a:	619a      	str	r2, [r3, #24]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005e1c:	f107 030c 	add.w	r3, r7, #12
 8005e20:	2200      	movs	r2, #0
 8005e22:	601a      	str	r2, [r3, #0]
 8005e24:	605a      	str	r2, [r3, #4]
 8005e26:	609a      	str	r2, [r3, #8]
 8005e28:	60da      	str	r2, [r3, #12]
 8005e2a:	611a      	str	r2, [r3, #16]


	htim3.Instance = TIM3;
 8005e2c:	4b4b      	ldr	r3, [pc, #300]	; (8005f5c <SM_EnablePwmToSignal+0x174>)
 8005e2e:	4a4c      	ldr	r2, [pc, #304]	; (8005f60 <SM_EnablePwmToSignal+0x178>)
 8005e30:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 0;
 8005e32:	4b4a      	ldr	r3, [pc, #296]	; (8005f5c <SM_EnablePwmToSignal+0x174>)
 8005e34:	2200      	movs	r2, #0
 8005e36:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8005e38:	4b48      	ldr	r3, [pc, #288]	; (8005f5c <SM_EnablePwmToSignal+0x174>)
 8005e3a:	2210      	movs	r2, #16
 8005e3c:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 1;
 8005e3e:	4b47      	ldr	r3, [pc, #284]	; (8005f5c <SM_EnablePwmToSignal+0x174>)
 8005e40:	2201      	movs	r2, #1
 8005e42:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8005e44:	4b45      	ldr	r3, [pc, #276]	; (8005f5c <SM_EnablePwmToSignal+0x174>)
 8005e46:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005e4a:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005e4c:	4b43      	ldr	r3, [pc, #268]	; (8005f5c <SM_EnablePwmToSignal+0x174>)
 8005e4e:	2280      	movs	r2, #128	; 0x80
 8005e50:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8005e52:	4842      	ldr	r0, [pc, #264]	; (8005f5c <SM_EnablePwmToSignal+0x174>)
 8005e54:	f005 ff48 	bl	800bce8 <HAL_TIM_Base_Init>
 8005e58:	4603      	mov	r3, r0
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d001      	beq.n	8005e62 <SM_EnablePwmToSignal+0x7a>
	{
		Error_Handler();
 8005e5e:	f001 fa71 	bl	8007344 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005e62:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005e66:	64bb      	str	r3, [r7, #72]	; 0x48
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8005e68:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8005e6c:	4619      	mov	r1, r3
 8005e6e:	483b      	ldr	r0, [pc, #236]	; (8005f5c <SM_EnablePwmToSignal+0x174>)
 8005e70:	f006 fc96 	bl	800c7a0 <HAL_TIM_ConfigClockSource>
 8005e74:	4603      	mov	r3, r0
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d001      	beq.n	8005e7e <SM_EnablePwmToSignal+0x96>
	{
		Error_Handler();
 8005e7a:	f001 fa63 	bl	8007344 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8005e7e:	4837      	ldr	r0, [pc, #220]	; (8005f5c <SM_EnablePwmToSignal+0x174>)
 8005e80:	f006 f81d 	bl	800bebe <HAL_TIM_PWM_Init>
 8005e84:	4603      	mov	r3, r0
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d001      	beq.n	8005e8e <SM_EnablePwmToSignal+0xa6>
	{
		Error_Handler();
 8005e8a:	f001 fa5b 	bl	8007344 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8005e8e:	2320      	movs	r3, #32
 8005e90:	63fb      	str	r3, [r7, #60]	; 0x3c
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005e92:	2300      	movs	r3, #0
 8005e94:	647b      	str	r3, [r7, #68]	; 0x44
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8005e96:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8005e9a:	4619      	mov	r1, r3
 8005e9c:	482f      	ldr	r0, [pc, #188]	; (8005f5c <SM_EnablePwmToSignal+0x174>)
 8005e9e:	f007 fa35 	bl	800d30c <HAL_TIMEx_MasterConfigSynchronization>
 8005ea2:	4603      	mov	r3, r0
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d001      	beq.n	8005eac <SM_EnablePwmToSignal+0xc4>
	{
		Error_Handler();
 8005ea8:	f001 fa4c 	bl	8007344 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005eac:	2360      	movs	r3, #96	; 0x60
 8005eae:	623b      	str	r3, [r7, #32]
	sConfigOC.Pulse = 0;
 8005eb0:	2300      	movs	r3, #0
 8005eb2:	627b      	str	r3, [r7, #36]	; 0x24
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005eb4:	2300      	movs	r3, #0
 8005eb6:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005eb8:	2300      	movs	r3, #0
 8005eba:	633b      	str	r3, [r7, #48]	; 0x30
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005ebc:	f107 0320 	add.w	r3, r7, #32
 8005ec0:	2204      	movs	r2, #4
 8005ec2:	4619      	mov	r1, r3
 8005ec4:	4825      	ldr	r0, [pc, #148]	; (8005f5c <SM_EnablePwmToSignal+0x174>)
 8005ec6:	f006 fb5b 	bl	800c580 <HAL_TIM_PWM_ConfigChannel>
 8005eca:	4603      	mov	r3, r0
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d001      	beq.n	8005ed4 <SM_EnablePwmToSignal+0xec>
	{
		Error_Handler();
 8005ed0:	f001 fa38 	bl	8007344 <Error_Handler>
	}


	// Timer Post Initialization

	__HAL_RCC_GPIOA_CLK_ENABLE();
 8005ed4:	4b23      	ldr	r3, [pc, #140]	; (8005f64 <SM_EnablePwmToSignal+0x17c>)
 8005ed6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ed8:	4a22      	ldr	r2, [pc, #136]	; (8005f64 <SM_EnablePwmToSignal+0x17c>)
 8005eda:	f043 0301 	orr.w	r3, r3, #1
 8005ede:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005ee0:	4b20      	ldr	r3, [pc, #128]	; (8005f64 <SM_EnablePwmToSignal+0x17c>)
 8005ee2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ee4:	f003 0301 	and.w	r3, r3, #1
 8005ee8:	60bb      	str	r3, [r7, #8]
 8005eea:	68bb      	ldr	r3, [r7, #8]
	/**TIM3 GPIO Configuration
	PA4     ------> TIM3_CH2
	*/
	GPIO_InitStruct.Pin = GPIO_PIN_4;
 8005eec:	2310      	movs	r3, #16
 8005eee:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ef0:	2302      	movs	r3, #2
 8005ef2:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ef4:	2300      	movs	r3, #0
 8005ef6:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005ef8:	2300      	movs	r3, #0
 8005efa:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005efc:	2302      	movs	r3, #2
 8005efe:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005f00:	f107 030c 	add.w	r3, r7, #12
 8005f04:	4619      	mov	r1, r3
 8005f06:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005f0a:	f004 fbe7 	bl	800a6dc <HAL_GPIO_Init>


	// TIM3_MspInit 0

	/* TIM3 clock enable */
	__HAL_RCC_TIM3_CLK_ENABLE();
 8005f0e:	4b15      	ldr	r3, [pc, #84]	; (8005f64 <SM_EnablePwmToSignal+0x17c>)
 8005f10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f12:	4a14      	ldr	r2, [pc, #80]	; (8005f64 <SM_EnablePwmToSignal+0x17c>)
 8005f14:	f043 0302 	orr.w	r3, r3, #2
 8005f18:	6593      	str	r3, [r2, #88]	; 0x58
 8005f1a:	4b12      	ldr	r3, [pc, #72]	; (8005f64 <SM_EnablePwmToSignal+0x17c>)
 8005f1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f1e:	f003 0302 	and.w	r3, r3, #2
 8005f22:	607b      	str	r3, [r7, #4]
 8005f24:	687b      	ldr	r3, [r7, #4]

	/* TIM3 interrupt Init */
	HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8005f26:	2200      	movs	r2, #0
 8005f28:	2100      	movs	r1, #0
 8005f2a:	201d      	movs	r0, #29
 8005f2c:	f003 fca9 	bl	8009882 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8005f30:	201d      	movs	r0, #29
 8005f32:	f003 fcc0 	bl	80098b6 <HAL_NVIC_EnableIRQ>
	/* USER CODE BEGIN TIM3_MspInit 1 */

	/* USER CODE END TIM3_MspInit 1 */

	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8005f36:	2104      	movs	r1, #4
 8005f38:	4808      	ldr	r0, [pc, #32]	; (8005f5c <SM_EnablePwmToSignal+0x174>)
 8005f3a:	f006 f821 	bl	800bf80 <HAL_TIM_PWM_Start>
	GO_ApplyPresetToSignal(eDefaultGainPreset);
 8005f3e:	2007      	movs	r0, #7
 8005f40:	f7ff fcda 	bl	80058f8 <GO_ApplyPresetToSignal>
	// 50% duty cycle
	TIM3->CCR2 = 32768;
 8005f44:	4b06      	ldr	r3, [pc, #24]	; (8005f60 <SM_EnablePwmToSignal+0x178>)
 8005f46:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8005f4a:	639a      	str	r2, [r3, #56]	; 0x38
	TIM3->ARR = 65535;
 8005f4c:	4b04      	ldr	r3, [pc, #16]	; (8005f60 <SM_EnablePwmToSignal+0x178>)
 8005f4e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005f52:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8005f54:	bf00      	nop
 8005f56:	3758      	adds	r7, #88	; 0x58
 8005f58:	46bd      	mov	sp, r7
 8005f5a:	bd80      	pop	{r7, pc}
 8005f5c:	20001f8c 	.word	0x20001f8c
 8005f60:	40000400 	.word	0x40000400
 8005f64:	40021000 	.word	0x40021000

08005f68 <SM_DisablePwmToSignal>:

void SM_DisablePwmToSignal()
{
 8005f68:	b580      	push	{r7, lr}
 8005f6a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN TIM3_MspDeInit 0 */

	/* USER CODE END TIM3_MspDeInit 0 */
	/* Peripheral clock disable */
	__HAL_RCC_TIM3_CLK_DISABLE();
 8005f6c:	4b05      	ldr	r3, [pc, #20]	; (8005f84 <SM_DisablePwmToSignal+0x1c>)
 8005f6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f70:	4a04      	ldr	r2, [pc, #16]	; (8005f84 <SM_DisablePwmToSignal+0x1c>)
 8005f72:	f023 0302 	bic.w	r3, r3, #2
 8005f76:	6593      	str	r3, [r2, #88]	; 0x58

	/* TIM3 interrupt Deinit */
	HAL_NVIC_DisableIRQ(TIM3_IRQn);
 8005f78:	201d      	movs	r0, #29
 8005f7a:	f003 fcaa 	bl	80098d2 <HAL_NVIC_DisableIRQ>
	/* USER CODE BEGIN TIM3_MspDeInit 1 */

	/* USER CODE END TIM3_MspDeInit 1 */
}
 8005f7e:	bf00      	nop
 8005f80:	bd80      	pop	{r7, pc}
 8005f82:	bf00      	nop
 8005f84:	40021000 	.word	0x40021000

08005f88 <SM_EnableDacToSignal>:
 *	@param None
 *	@retval None
 *
 */
void SM_EnableDacToSignal()
{
 8005f88:	b580      	push	{r7, lr}
 8005f8a:	b094      	sub	sp, #80	; 0x50
 8005f8c:	af00      	add	r7, sp, #0
	DAC_ChannelConfTypeDef sConfig = {0};
 8005f8e:	f107 0320 	add.w	r3, r7, #32
 8005f92:	2230      	movs	r2, #48	; 0x30
 8005f94:	2100      	movs	r1, #0
 8005f96:	4618      	mov	r0, r3
 8005f98:	f008 ff58 	bl	800ee4c <memset>
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005f9c:	f107 030c 	add.w	r3, r7, #12
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	601a      	str	r2, [r3, #0]
 8005fa4:	605a      	str	r2, [r3, #4]
 8005fa6:	609a      	str	r2, [r3, #8]
 8005fa8:	60da      	str	r2, [r3, #12]
 8005faa:	611a      	str	r2, [r3, #16]

	/** DAC Initialization
	*/
	hdac1.Instance = DAC1;
 8005fac:	4b49      	ldr	r3, [pc, #292]	; (80060d4 <SM_EnableDacToSignal+0x14c>)
 8005fae:	4a4a      	ldr	r2, [pc, #296]	; (80060d8 <SM_EnableDacToSignal+0x150>)
 8005fb0:	601a      	str	r2, [r3, #0]
	if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8005fb2:	4848      	ldr	r0, [pc, #288]	; (80060d4 <SM_EnableDacToSignal+0x14c>)
 8005fb4:	f003 fca7 	bl	8009906 <HAL_DAC_Init>
 8005fb8:	4603      	mov	r3, r0
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d001      	beq.n	8005fc2 <SM_EnableDacToSignal+0x3a>
	{
		Error_Handler();
 8005fbe:	f001 f9c1 	bl	8007344 <Error_Handler>
	}
	/** DAC channel OUT1 config
	*/
	sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8005fc2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005fc6:	623b      	str	r3, [r7, #32]
	sConfig.DAC_DMADoubleDataMode = DISABLE;
 8005fc8:	2300      	movs	r3, #0
 8005fca:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	sConfig.DAC_SignedFormat = DISABLE;
 8005fce:	2300      	movs	r3, #0
 8005fd0:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8005fd4:	2300      	movs	r3, #0
 8005fd6:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 8005fd8:	2306      	movs	r3, #6
 8005fda:	62fb      	str	r3, [r7, #44]	; 0x2c
	sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8005fdc:	2300      	movs	r3, #0
 8005fde:	633b      	str	r3, [r7, #48]	; 0x30
	sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	637b      	str	r3, [r7, #52]	; 0x34
	sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8005fe4:	2301      	movs	r3, #1
 8005fe6:	63bb      	str	r3, [r7, #56]	; 0x38
	sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8005fe8:	2300      	movs	r3, #0
 8005fea:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8005fec:	f107 0320 	add.w	r3, r7, #32
 8005ff0:	2200      	movs	r2, #0
 8005ff2:	4619      	mov	r1, r3
 8005ff4:	4837      	ldr	r0, [pc, #220]	; (80060d4 <SM_EnableDacToSignal+0x14c>)
 8005ff6:	f003 fe6f 	bl	8009cd8 <HAL_DAC_ConfigChannel>
 8005ffa:	4603      	mov	r3, r0
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d001      	beq.n	8006004 <SM_EnableDacToSignal+0x7c>
	{
		Error_Handler();
 8006000:	f001 f9a0 	bl	8007344 <Error_Handler>
	}
	/** DAC channel OUT2 config
	*/
	sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8006004:	2300      	movs	r3, #0
 8006006:	62fb      	str	r3, [r7, #44]	; 0x2c
	sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8006008:	2301      	movs	r3, #1
 800600a:	63bb      	str	r3, [r7, #56]	; 0x38
	if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 800600c:	f107 0320 	add.w	r3, r7, #32
 8006010:	2210      	movs	r2, #16
 8006012:	4619      	mov	r1, r3
 8006014:	482f      	ldr	r0, [pc, #188]	; (80060d4 <SM_EnableDacToSignal+0x14c>)
 8006016:	f003 fe5f 	bl	8009cd8 <HAL_DAC_ConfigChannel>
 800601a:	4603      	mov	r3, r0
 800601c:	2b00      	cmp	r3, #0
 800601e:	d001      	beq.n	8006024 <SM_EnableDacToSignal+0x9c>
	{
		Error_Handler();
 8006020:	f001 f990 	bl	8007344 <Error_Handler>
	}

    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8006024:	4b2d      	ldr	r3, [pc, #180]	; (80060dc <SM_EnableDacToSignal+0x154>)
 8006026:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006028:	4a2c      	ldr	r2, [pc, #176]	; (80060dc <SM_EnableDacToSignal+0x154>)
 800602a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800602e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006030:	4b2a      	ldr	r3, [pc, #168]	; (80060dc <SM_EnableDacToSignal+0x154>)
 8006032:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006034:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006038:	60bb      	str	r3, [r7, #8]
 800603a:	68bb      	ldr	r3, [r7, #8]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800603c:	4b27      	ldr	r3, [pc, #156]	; (80060dc <SM_EnableDacToSignal+0x154>)
 800603e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006040:	4a26      	ldr	r2, [pc, #152]	; (80060dc <SM_EnableDacToSignal+0x154>)
 8006042:	f043 0301 	orr.w	r3, r3, #1
 8006046:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006048:	4b24      	ldr	r3, [pc, #144]	; (80060dc <SM_EnableDacToSignal+0x154>)
 800604a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800604c:	f003 0301 	and.w	r3, r3, #1
 8006050:	607b      	str	r3, [r7, #4]
 8006052:	687b      	ldr	r3, [r7, #4]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8006054:	2330      	movs	r3, #48	; 0x30
 8006056:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006058:	2303      	movs	r3, #3
 800605a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800605c:	2300      	movs	r3, #0
 800605e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006060:	f107 030c 	add.w	r3, r7, #12
 8006064:	4619      	mov	r1, r3
 8006066:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800606a:	f004 fb37 	bl	800a6dc <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel2;
 800606e:	4b1c      	ldr	r3, [pc, #112]	; (80060e0 <SM_EnableDacToSignal+0x158>)
 8006070:	4a1c      	ldr	r2, [pc, #112]	; (80060e4 <SM_EnableDacToSignal+0x15c>)
 8006072:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CHANNEL1;
 8006074:	4b1a      	ldr	r3, [pc, #104]	; (80060e0 <SM_EnableDacToSignal+0x158>)
 8006076:	2206      	movs	r2, #6
 8006078:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800607a:	4b19      	ldr	r3, [pc, #100]	; (80060e0 <SM_EnableDacToSignal+0x158>)
 800607c:	2210      	movs	r2, #16
 800607e:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8006080:	4b17      	ldr	r3, [pc, #92]	; (80060e0 <SM_EnableDacToSignal+0x158>)
 8006082:	2200      	movs	r2, #0
 8006084:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8006086:	4b16      	ldr	r3, [pc, #88]	; (80060e0 <SM_EnableDacToSignal+0x158>)
 8006088:	2280      	movs	r2, #128	; 0x80
 800608a:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800608c:	4b14      	ldr	r3, [pc, #80]	; (80060e0 <SM_EnableDacToSignal+0x158>)
 800608e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006092:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8006094:	4b12      	ldr	r3, [pc, #72]	; (80060e0 <SM_EnableDacToSignal+0x158>)
 8006096:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800609a:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 800609c:	4b10      	ldr	r3, [pc, #64]	; (80060e0 <SM_EnableDacToSignal+0x158>)
 800609e:	2220      	movs	r2, #32
 80060a0:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80060a2:	4b0f      	ldr	r3, [pc, #60]	; (80060e0 <SM_EnableDacToSignal+0x158>)
 80060a4:	2200      	movs	r2, #0
 80060a6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 80060a8:	480d      	ldr	r0, [pc, #52]	; (80060e0 <SM_EnableDacToSignal+0x158>)
 80060aa:	f004 f84b 	bl	800a144 <HAL_DMA_Init>
 80060ae:	4603      	mov	r3, r0
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d001      	beq.n	80060b8 <SM_EnableDacToSignal+0x130>
    {
      Error_Handler();
 80060b4:	f001 f946 	bl	8007344 <Error_Handler>
    }

    __HAL_LINKDMA(&hdac1,DMA_Handle1,hdma_dac1_ch1);
 80060b8:	4b06      	ldr	r3, [pc, #24]	; (80060d4 <SM_EnableDacToSignal+0x14c>)
 80060ba:	4a09      	ldr	r2, [pc, #36]	; (80060e0 <SM_EnableDacToSignal+0x158>)
 80060bc:	609a      	str	r2, [r3, #8]
 80060be:	4b08      	ldr	r3, [pc, #32]	; (80060e0 <SM_EnableDacToSignal+0x158>)
 80060c0:	4a04      	ldr	r2, [pc, #16]	; (80060d4 <SM_EnableDacToSignal+0x14c>)
 80060c2:	629a      	str	r2, [r3, #40]	; 0x28

    GO_ApplyPresetToSignal(eDefaultGainPreset);
 80060c4:	2007      	movs	r0, #7
 80060c6:	f7ff fc17 	bl	80058f8 <GO_ApplyPresetToSignal>
}
 80060ca:	bf00      	nop
 80060cc:	3750      	adds	r7, #80	; 0x50
 80060ce:	46bd      	mov	sp, r7
 80060d0:	bd80      	pop	{r7, pc}
 80060d2:	bf00      	nop
 80060d4:	200026a8 	.word	0x200026a8
 80060d8:	50000800 	.word	0x50000800
 80060dc:	40021000 	.word	0x40021000
 80060e0:	20001f20 	.word	0x20001f20
 80060e4:	4002001c 	.word	0x4002001c

080060e8 <SM_DisableDacToSignal>:
 *	@param None
 *	@retval None
 *
 */
void SM_DisableDacToSignal()
{
 80060e8:	b580      	push	{r7, lr}
 80060ea:	af00      	add	r7, sp, #0

	    /**DAC1 GPIO Configuration
	    PA4     ------> DAC1_OUT1
	    PA5     ------> DAC1_OUT2
	    */
	    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4);
 80060ec:	2110      	movs	r1, #16
 80060ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80060f2:	f004 fc75 	bl	800a9e0 <HAL_GPIO_DeInit>
	    /* DAC1 DMA DeInit */
	   //HAL_DMA_DeInit(hdac1.DMA_Handle1);
	  /* USER CODE BEGIN DAC1_MspDeInit 1 */

	  /* USER CODE END DAC1_MspDeInit 1 */
}
 80060f6:	bf00      	nop
 80060f8:	bd80      	pop	{r7, pc}
	...

080060fc <SM_GetEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
uint16_t SM_GetEncoderValue(eEncoder_Direction direction)
{
 80060fc:	b480      	push	{r7}
 80060fe:	b083      	sub	sp, #12
 8006100:	af00      	add	r7, sp, #0
 8006102:	4603      	mov	r3, r0
 8006104:	71fb      	strb	r3, [r7, #7]
	if(direction)
 8006106:	79fb      	ldrb	r3, [r7, #7]
 8006108:	2b00      	cmp	r3, #0
 800610a:	d008      	beq.n	800611e <SM_GetEncoderValue+0x22>
	{
		return ENCODER_TIMER->ARR - ENCODER_TIMER->CNT;
 800610c:	4b08      	ldr	r3, [pc, #32]	; (8006130 <SM_GetEncoderValue+0x34>)
 800610e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006110:	b29a      	uxth	r2, r3
 8006112:	4b07      	ldr	r3, [pc, #28]	; (8006130 <SM_GetEncoderValue+0x34>)
 8006114:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006116:	b29b      	uxth	r3, r3
 8006118:	1ad3      	subs	r3, r2, r3
 800611a:	b29b      	uxth	r3, r3
 800611c:	e002      	b.n	8006124 <SM_GetEncoderValue+0x28>
	}
	else
	{
		return ENCODER_TIMER->CNT;
 800611e:	4b04      	ldr	r3, [pc, #16]	; (8006130 <SM_GetEncoderValue+0x34>)
 8006120:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006122:	b29b      	uxth	r3, r3
	}
}
 8006124:	4618      	mov	r0, r3
 8006126:	370c      	adds	r7, #12
 8006128:	46bd      	mov	sp, r7
 800612a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612e:	4770      	bx	lr
 8006130:	40012c00 	.word	0x40012c00

08006134 <SM_GetOutputInHertz>:
 *	@param None
 *	@retval None
 *
 */
float SM_GetOutputInHertz()
{
 8006134:	b480      	push	{r7}
 8006136:	b085      	sub	sp, #20
 8006138:	af00      	add	r7, sp, #0
	volatile float output_tm_psc;
	volatile float output_tm_arr;

	// safe-guard against divide by zero
	(OUTPUT_TIMER->PSC == 0) ? (output_tm_psc = 1) : (output_tm_psc = OUTPUT_TIMER->PSC);
 800613a:	4b1d      	ldr	r3, [pc, #116]	; (80061b0 <SM_GetOutputInHertz+0x7c>)
 800613c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800613e:	2b00      	cmp	r3, #0
 8006140:	d103      	bne.n	800614a <SM_GetOutputInHertz+0x16>
 8006142:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8006146:	60bb      	str	r3, [r7, #8]
 8006148:	e007      	b.n	800615a <SM_GetOutputInHertz+0x26>
 800614a:	4b19      	ldr	r3, [pc, #100]	; (80061b0 <SM_GetOutputInHertz+0x7c>)
 800614c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800614e:	ee07 3a90 	vmov	s15, r3
 8006152:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006156:	edc7 7a02 	vstr	s15, [r7, #8]
	(OUTPUT_TIMER->ARR == 0) ? (output_tm_arr = 1) : (output_tm_arr = OUTPUT_TIMER->ARR);
 800615a:	4b15      	ldr	r3, [pc, #84]	; (80061b0 <SM_GetOutputInHertz+0x7c>)
 800615c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800615e:	2b00      	cmp	r3, #0
 8006160:	d103      	bne.n	800616a <SM_GetOutputInHertz+0x36>
 8006162:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8006166:	607b      	str	r3, [r7, #4]
 8006168:	e007      	b.n	800617a <SM_GetOutputInHertz+0x46>
 800616a:	4b11      	ldr	r3, [pc, #68]	; (80061b0 <SM_GetOutputInHertz+0x7c>)
 800616c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800616e:	ee07 3a90 	vmov	s15, r3
 8006172:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006176:	edc7 7a01 	vstr	s15, [r7, #4]

	float output_tm_freq = SM_MCLK / (output_tm_psc * output_tm_arr);
 800617a:	ed97 7a02 	vldr	s14, [r7, #8]
 800617e:	edd7 7a01 	vldr	s15, [r7, #4]
 8006182:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006186:	eddf 6a0b 	vldr	s13, [pc, #44]	; 80061b4 <SM_GetOutputInHertz+0x80>
 800618a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800618e:	edc7 7a03 	vstr	s15, [r7, #12]


	return output_tm_freq / SM_FSAMP;
 8006192:	edd7 7a03 	vldr	s15, [r7, #12]
 8006196:	ed9f 7a08 	vldr	s14, [pc, #32]	; 80061b8 <SM_GetOutputInHertz+0x84>
 800619a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800619e:	eef0 7a66 	vmov.f32	s15, s13
}
 80061a2:	eeb0 0a67 	vmov.f32	s0, s15
 80061a6:	3714      	adds	r7, #20
 80061a8:	46bd      	mov	sp, r7
 80061aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ae:	4770      	bx	lr
 80061b0:	40013400 	.word	0x40013400
 80061b4:	4d2037a0 	.word	0x4d2037a0
 80061b8:	42f00000 	.word	0x42f00000

080061bc <SM_ConvertPeriodToHertz>:


float SM_ConvertPeriodToHertz(uint32_t period, uint16_t psc)
{
 80061bc:	b480      	push	{r7}
 80061be:	b083      	sub	sp, #12
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	6078      	str	r0, [r7, #4]
 80061c4:	460b      	mov	r3, r1
 80061c6:	807b      	strh	r3, [r7, #2]
	(psc == 0) ? (psc = 1) : psc;
 80061c8:	887b      	ldrh	r3, [r7, #2]
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d101      	bne.n	80061d2 <SM_ConvertPeriodToHertz+0x16>
 80061ce:	2301      	movs	r3, #1
 80061d0:	807b      	strh	r3, [r7, #2]

	return (float)SM_MCLK / ( (float)psc * (float)period );
 80061d2:	887b      	ldrh	r3, [r7, #2]
 80061d4:	ee07 3a90 	vmov	s15, r3
 80061d8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	ee07 3a90 	vmov	s15, r3
 80061e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80061e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80061ea:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8006204 <SM_ConvertPeriodToHertz+0x48>
 80061ee:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80061f2:	eef0 7a66 	vmov.f32	s15, s13
}
 80061f6:	eeb0 0a67 	vmov.f32	s0, s15
 80061fa:	370c      	adds	r7, #12
 80061fc:	46bd      	mov	sp, r7
 80061fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006202:	4770      	bx	lr
 8006204:	4d2037a0 	.word	0x4d2037a0

08006208 <VPP_ResetLastEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
void VPP_ResetLastEncoderValue()
{
 8006208:	b480      	push	{r7}
 800620a:	af00      	add	r7, sp, #0
	amp_last_encoder_value = 0;
 800620c:	4b03      	ldr	r3, [pc, #12]	; (800621c <VPP_ResetLastEncoderValue+0x14>)
 800620e:	2200      	movs	r2, #0
 8006210:	801a      	strh	r2, [r3, #0]
}
 8006212:	bf00      	nop
 8006214:	46bd      	mov	sp, r7
 8006216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621a:	4770      	bx	lr
 800621c:	20001f0c 	.word	0x20001f0c

08006220 <VPP_ApplyProfileToSignal>:
 *	@param None
 *	@retval None
 *
 */
void VPP_ApplyProfileToSignal(eAmpSettings_t pPresetEnum)
{
 8006220:	b580      	push	{r7, lr}
 8006222:	b084      	sub	sp, #16
 8006224:	af00      	add	r7, sp, #0
 8006226:	4603      	mov	r3, r0
 8006228:	71fb      	strb	r3, [r7, #7]
	// retrieve the next preset
	AmplitudeProfile_t* pNextEncPreset = &theAmpProfiles[pPresetEnum];
 800622a:	79fa      	ldrb	r2, [r7, #7]
 800622c:	4613      	mov	r3, r2
 800622e:	00db      	lsls	r3, r3, #3
 8006230:	1a9b      	subs	r3, r3, r2
 8006232:	009b      	lsls	r3, r3, #2
 8006234:	4a10      	ldr	r2, [pc, #64]	; (8006278 <VPP_ApplyProfileToSignal+0x58>)
 8006236:	4413      	add	r3, r2
 8006238:	60fb      	str	r3, [r7, #12]

	// Set the new  amp profile to the SignalChannel object
	SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile = pNextEncPreset;
 800623a:	2000      	movs	r0, #0
 800623c:	f7ff fdbe 	bl	8005dbc <SM_GetOutputChannel>
 8006240:	4602      	mov	r2, r0
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	f8c2 31ec 	str.w	r3, [r2, #492]	; 0x1ec

    // set the gain preset
	GO_ApplyPresetToSignal(pNextEncPreset->gain_preset);
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	7a1b      	ldrb	r3, [r3, #8]
 800624c:	4618      	mov	r0, r3
 800624e:	f7ff fb53 	bl	80058f8 <GO_ApplyPresetToSignal>

    // Apply the next amplitude setting to the SignalChannel object
    _ProcessSignalDataTable(pNextEncPreset->neg_gain_coeff, pNextEncPreset->amp_offset , pNextEncPreset->epos);
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	edd3 7a04 	vldr	s15, [r3, #16]
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	ed93 7a05 	vldr	s14, [r3, #20]
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	8b1b      	ldrh	r3, [r3, #24]
 8006262:	4618      	mov	r0, r3
 8006264:	eef0 0a47 	vmov.f32	s1, s14
 8006268:	eeb0 0a67 	vmov.f32	s0, s15
 800626c:	f000 f834 	bl	80062d8 <_ProcessSignalDataTable>


}
 8006270:	bf00      	nop
 8006272:	3710      	adds	r7, #16
 8006274:	46bd      	mov	sp, r7
 8006276:	bd80      	pop	{r7, pc}
 8006278:	200001f0 	.word	0x200001f0

0800627c <VPP_ApplyProfileToSync>:
 *	@param None
 *	@retval None
 *
 */
void VPP_ApplyProfileToSync(eAmpSettings_t pPresetEnum)
{
 800627c:	b580      	push	{r7, lr}
 800627e:	b084      	sub	sp, #16
 8006280:	af00      	add	r7, sp, #0
 8006282:	4603      	mov	r3, r0
 8006284:	71fb      	strb	r3, [r7, #7]
	// retrieve the next preset
	AmplitudeProfile_t* pNextEncPreset = &theAmpProfiles[pPresetEnum];
 8006286:	79fa      	ldrb	r2, [r7, #7]
 8006288:	4613      	mov	r3, r2
 800628a:	00db      	lsls	r3, r3, #3
 800628c:	1a9b      	subs	r3, r3, r2
 800628e:	009b      	lsls	r3, r3, #2
 8006290:	4a10      	ldr	r2, [pc, #64]	; (80062d4 <VPP_ApplyProfileToSync+0x58>)
 8006292:	4413      	add	r3, r2
 8006294:	60fb      	str	r3, [r7, #12]

	// Set the new VPP Preset to the SyncChannel object
	SM_GetOutputChannel(SYNC_CHANNEL)->amp_profile = pNextEncPreset;
 8006296:	2001      	movs	r0, #1
 8006298:	f7ff fd90 	bl	8005dbc <SM_GetOutputChannel>
 800629c:	4602      	mov	r2, r0
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	f8c2 31ec 	str.w	r3, [r2, #492]	; 0x1ec

	 // set the gain preset
	GO_ApplyPresetToSync(pNextEncPreset->gain_preset);
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	7a1b      	ldrb	r3, [r3, #8]
 80062a8:	4618      	mov	r0, r3
 80062aa:	f7ff fbd7 	bl	8005a5c <GO_ApplyPresetToSync>

	// Apply the next amplitude setting to the SyncChannel object
	_ProcessSyncDataTable(pNextEncPreset->neg_gain_coeff, pNextEncPreset->amp_offset , pNextEncPreset->epos);
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	edd3 7a04 	vldr	s15, [r3, #16]
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	ed93 7a05 	vldr	s14, [r3, #20]
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	8b1b      	ldrh	r3, [r3, #24]
 80062be:	4618      	mov	r0, r3
 80062c0:	eef0 0a47 	vmov.f32	s1, s14
 80062c4:	eeb0 0a67 	vmov.f32	s0, s15
 80062c8:	f000 f88c 	bl	80063e4 <_ProcessSyncDataTable>



}
 80062cc:	bf00      	nop
 80062ce:	3710      	adds	r7, #16
 80062d0:	46bd      	mov	sp, r7
 80062d2:	bd80      	pop	{r7, pc}
 80062d4:	200001f0 	.word	0x200001f0

080062d8 <_ProcessSignalDataTable>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessSignalDataTable(float _neg_gain_coeff, float amp_offset, uint16_t _encoder_value)
{
 80062d8:	b580      	push	{r7, lr}
 80062da:	b08a      	sub	sp, #40	; 0x28
 80062dc:	af00      	add	r7, sp, #0
 80062de:	ed87 0a03 	vstr	s0, [r7, #12]
 80062e2:	edc7 0a02 	vstr	s1, [r7, #8]
 80062e6:	4603      	mov	r3, r0
 80062e8:	80fb      	strh	r3, [r7, #6]
	sOutputChannel_t * pTmpOutputChannel = SM_GetOutputChannel(SIGNAL_CHANNEL);
 80062ea:	2000      	movs	r0, #0
 80062ec:	f7ff fd66 	bl	8005dbc <SM_GetOutputChannel>
 80062f0:	6178      	str	r0, [r7, #20]
	if(pTmpOutputChannel->func_profile->func != PWM_FUNC_MODE)
 80062f2:	697b      	ldr	r3, [r7, #20]
 80062f4:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 80062f8:	781b      	ldrb	r3, [r3, #0]
 80062fa:	2b06      	cmp	r3, #6
 80062fc:	d06b      	beq.n	80063d6 <_ProcessSignalDataTable+0xfe>
	{
		// copy refer lookup datat table from SignalChannel object
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 80062fe:	2300      	movs	r3, #0
 8006300:	627b      	str	r3, [r7, #36]	; 0x24
 8006302:	e00c      	b.n	800631e <_ProcessSignalDataTable+0x46>
		{
			tmpDataTable[i] = pTmpOutputChannel->ref_lut_data[i];
 8006304:	697b      	ldr	r3, [r7, #20]
 8006306:	685a      	ldr	r2, [r3, #4]
 8006308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800630a:	009b      	lsls	r3, r3, #2
 800630c:	4413      	add	r3, r2
 800630e:	681a      	ldr	r2, [r3, #0]
 8006310:	4933      	ldr	r1, [pc, #204]	; (80063e0 <_ProcessSignalDataTable+0x108>)
 8006312:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006314:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006318:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800631a:	3301      	adds	r3, #1
 800631c:	627b      	str	r3, [r7, #36]	; 0x24
 800631e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006320:	2b77      	cmp	r3, #119	; 0x77
 8006322:	ddef      	ble.n	8006304 <_ProcessSignalDataTable+0x2c>
		}

		// calculate positive offset coefficient from encoder position
		float pos_offset_coeff = 1;
 8006324:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8006328:	623b      	str	r3, [r7, #32]
		if(_encoder_value)
 800632a:	88fb      	ldrh	r3, [r7, #6]
 800632c:	2b00      	cmp	r3, #0
 800632e:	d008      	beq.n	8006342 <_ProcessSignalDataTable+0x6a>
		{
			pos_offset_coeff = (_encoder_value/4);
 8006330:	88fb      	ldrh	r3, [r7, #6]
 8006332:	089b      	lsrs	r3, r3, #2
 8006334:	b29b      	uxth	r3, r3
 8006336:	ee07 3a90 	vmov	s15, r3
 800633a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800633e:	edc7 7a08 	vstr	s15, [r7, #32]
		}

		// adjust amplitude and offset of lookup table copy
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006342:	2300      	movs	r3, #0
 8006344:	61fb      	str	r3, [r7, #28]
 8006346:	e02e      	b.n	80063a6 <_ProcessSignalDataTable+0xce>
		{
			tmpDataTable[i] = tmpDataTable[i] * (_neg_gain_coeff);
 8006348:	4a25      	ldr	r2, [pc, #148]	; (80063e0 <_ProcessSignalDataTable+0x108>)
 800634a:	69fb      	ldr	r3, [r7, #28]
 800634c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006350:	ee07 3a90 	vmov	s15, r3
 8006354:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006358:	edd7 7a03 	vldr	s15, [r7, #12]
 800635c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006360:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006364:	ee17 1a90 	vmov	r1, s15
 8006368:	4a1d      	ldr	r2, [pc, #116]	; (80063e0 <_ProcessSignalDataTable+0x108>)
 800636a:	69fb      	ldr	r3, [r7, #28]
 800636c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			tmpDataTable[i] = tmpDataTable[i] + (AMP_OFFSET * pos_offset_coeff);
 8006370:	4a1b      	ldr	r2, [pc, #108]	; (80063e0 <_ProcessSignalDataTable+0x108>)
 8006372:	69fb      	ldr	r3, [r7, #28]
 8006374:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006378:	ee07 3a90 	vmov	s15, r3
 800637c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006380:	edd7 7a08 	vldr	s15, [r7, #32]
 8006384:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 8006388:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800638c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006390:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006394:	ee17 1a90 	vmov	r1, s15
 8006398:	4a11      	ldr	r2, [pc, #68]	; (80063e0 <_ProcessSignalDataTable+0x108>)
 800639a:	69fb      	ldr	r3, [r7, #28]
 800639c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 80063a0:	69fb      	ldr	r3, [r7, #28]
 80063a2:	3301      	adds	r3, #1
 80063a4:	61fb      	str	r3, [r7, #28]
 80063a6:	69fb      	ldr	r3, [r7, #28]
 80063a8:	2b77      	cmp	r3, #119	; 0x77
 80063aa:	ddcd      	ble.n	8006348 <_ProcessSignalDataTable+0x70>
		}

		// restore lookup table copy to active lookup table in SignalChannel object
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 80063ac:	2300      	movs	r3, #0
 80063ae:	61bb      	str	r3, [r7, #24]
 80063b0:	e00e      	b.n	80063d0 <_ProcessSignalDataTable+0xf8>
		{
			SM_GetOutputChannel(SIGNAL_CHANNEL)->dsp_lut_data[i] = tmpDataTable[i];
 80063b2:	2000      	movs	r0, #0
 80063b4:	f7ff fd02 	bl	8005dbc <SM_GetOutputChannel>
 80063b8:	4601      	mov	r1, r0
 80063ba:	4a09      	ldr	r2, [pc, #36]	; (80063e0 <_ProcessSignalDataTable+0x108>)
 80063bc:	69bb      	ldr	r3, [r7, #24]
 80063be:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80063c2:	69bb      	ldr	r3, [r7, #24]
 80063c4:	3302      	adds	r3, #2
 80063c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 80063ca:	69bb      	ldr	r3, [r7, #24]
 80063cc:	3301      	adds	r3, #1
 80063ce:	61bb      	str	r3, [r7, #24]
 80063d0:	69bb      	ldr	r3, [r7, #24]
 80063d2:	2b77      	cmp	r3, #119	; 0x77
 80063d4:	dded      	ble.n	80063b2 <_ProcessSignalDataTable+0xda>
		}
	}

}
 80063d6:	bf00      	nop
 80063d8:	3728      	adds	r7, #40	; 0x28
 80063da:	46bd      	mov	sp, r7
 80063dc:	bd80      	pop	{r7, pc}
 80063de:	bf00      	nop
 80063e0:	200023c4 	.word	0x200023c4

080063e4 <_ProcessSyncDataTable>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessSyncDataTable(float _neg_gain_coeff, float amp_offset, uint16_t _encoder_value)
{
 80063e4:	b580      	push	{r7, lr}
 80063e6:	b088      	sub	sp, #32
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	ed87 0a03 	vstr	s0, [r7, #12]
 80063ee:	edc7 0a02 	vstr	s1, [r7, #8]
 80063f2:	4603      	mov	r3, r0
 80063f4:	80fb      	strh	r3, [r7, #6]
	if(SM_GetOutputChannel(SYNC_CHANNEL)->func_profile->func != PWM_FUNC_MODE)
 80063f6:	2001      	movs	r0, #1
 80063f8:	f7ff fce0 	bl	8005dbc <SM_GetOutputChannel>
 80063fc:	4603      	mov	r3, r0
 80063fe:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8006402:	781b      	ldrb	r3, [r3, #0]
 8006404:	2b06      	cmp	r3, #6
 8006406:	d059      	beq.n	80064bc <_ProcessSyncDataTable+0xd8>
	{
		// copy refer lookup datat table from SyncChannel object
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006408:	2300      	movs	r3, #0
 800640a:	61fb      	str	r3, [r7, #28]
 800640c:	e00f      	b.n	800642e <_ProcessSyncDataTable+0x4a>
		{
			tmpDataTable[i] = SM_GetOutputChannel(SYNC_CHANNEL)->ref_lut_data[i];
 800640e:	2001      	movs	r0, #1
 8006410:	f7ff fcd4 	bl	8005dbc <SM_GetOutputChannel>
 8006414:	4603      	mov	r3, r0
 8006416:	685a      	ldr	r2, [r3, #4]
 8006418:	69fb      	ldr	r3, [r7, #28]
 800641a:	009b      	lsls	r3, r3, #2
 800641c:	4413      	add	r3, r2
 800641e:	681a      	ldr	r2, [r3, #0]
 8006420:	4933      	ldr	r1, [pc, #204]	; (80064f0 <_ProcessSyncDataTable+0x10c>)
 8006422:	69fb      	ldr	r3, [r7, #28]
 8006424:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006428:	69fb      	ldr	r3, [r7, #28]
 800642a:	3301      	adds	r3, #1
 800642c:	61fb      	str	r3, [r7, #28]
 800642e:	69fb      	ldr	r3, [r7, #28]
 8006430:	2b77      	cmp	r3, #119	; 0x77
 8006432:	ddec      	ble.n	800640e <_ProcessSyncDataTable+0x2a>
		}

		// calculate positive offset coefficient from encoder position
		float pos_offset_coeff = 1;
 8006434:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8006438:	61bb      	str	r3, [r7, #24]
		if(_encoder_value)
 800643a:	88fb      	ldrh	r3, [r7, #6]
 800643c:	2b00      	cmp	r3, #0
 800643e:	d008      	beq.n	8006452 <_ProcessSyncDataTable+0x6e>
		{
			pos_offset_coeff = (_encoder_value/4);
 8006440:	88fb      	ldrh	r3, [r7, #6]
 8006442:	089b      	lsrs	r3, r3, #2
 8006444:	b29b      	uxth	r3, r3
 8006446:	ee07 3a90 	vmov	s15, r3
 800644a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800644e:	edc7 7a06 	vstr	s15, [r7, #24]
		}

		// adjust amplitude and offset of lookup table copy
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006452:	2300      	movs	r3, #0
 8006454:	617b      	str	r3, [r7, #20]
 8006456:	e02e      	b.n	80064b6 <_ProcessSyncDataTable+0xd2>
		{

			tmpDataTable[i] = tmpDataTable[i] * (_neg_gain_coeff);
 8006458:	4a25      	ldr	r2, [pc, #148]	; (80064f0 <_ProcessSyncDataTable+0x10c>)
 800645a:	697b      	ldr	r3, [r7, #20]
 800645c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006460:	ee07 3a90 	vmov	s15, r3
 8006464:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006468:	edd7 7a03 	vldr	s15, [r7, #12]
 800646c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006470:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006474:	ee17 1a90 	vmov	r1, s15
 8006478:	4a1d      	ldr	r2, [pc, #116]	; (80064f0 <_ProcessSyncDataTable+0x10c>)
 800647a:	697b      	ldr	r3, [r7, #20]
 800647c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			tmpDataTable[i] = tmpDataTable[i] + (AMP_OFFSET * pos_offset_coeff);
 8006480:	4a1b      	ldr	r2, [pc, #108]	; (80064f0 <_ProcessSyncDataTable+0x10c>)
 8006482:	697b      	ldr	r3, [r7, #20]
 8006484:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006488:	ee07 3a90 	vmov	s15, r3
 800648c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006490:	edd7 7a06 	vldr	s15, [r7, #24]
 8006494:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 8006498:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800649c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80064a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80064a4:	ee17 1a90 	vmov	r1, s15
 80064a8:	4a11      	ldr	r2, [pc, #68]	; (80064f0 <_ProcessSyncDataTable+0x10c>)
 80064aa:	697b      	ldr	r3, [r7, #20]
 80064ac:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 80064b0:	697b      	ldr	r3, [r7, #20]
 80064b2:	3301      	adds	r3, #1
 80064b4:	617b      	str	r3, [r7, #20]
 80064b6:	697b      	ldr	r3, [r7, #20]
 80064b8:	2b77      	cmp	r3, #119	; 0x77
 80064ba:	ddcd      	ble.n	8006458 <_ProcessSyncDataTable+0x74>
		}
	}


	// restore lookup table copy to active lookup table in SignalChannel object
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 80064bc:	2300      	movs	r3, #0
 80064be:	613b      	str	r3, [r7, #16]
 80064c0:	e00e      	b.n	80064e0 <_ProcessSyncDataTable+0xfc>
	{
		SM_GetOutputChannel(SYNC_CHANNEL)->dsp_lut_data[i] = tmpDataTable[i];
 80064c2:	2001      	movs	r0, #1
 80064c4:	f7ff fc7a 	bl	8005dbc <SM_GetOutputChannel>
 80064c8:	4601      	mov	r1, r0
 80064ca:	4a09      	ldr	r2, [pc, #36]	; (80064f0 <_ProcessSyncDataTable+0x10c>)
 80064cc:	693b      	ldr	r3, [r7, #16]
 80064ce:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80064d2:	693b      	ldr	r3, [r7, #16]
 80064d4:	3302      	adds	r3, #2
 80064d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 80064da:	693b      	ldr	r3, [r7, #16]
 80064dc:	3301      	adds	r3, #1
 80064de:	613b      	str	r3, [r7, #16]
 80064e0:	693b      	ldr	r3, [r7, #16]
 80064e2:	2b77      	cmp	r3, #119	; 0x77
 80064e4:	dded      	ble.n	80064c2 <_ProcessSyncDataTable+0xde>
	}
}
 80064e6:	bf00      	nop
 80064e8:	3720      	adds	r7, #32
 80064ea:	46bd      	mov	sp, r7
 80064ec:	bd80      	pop	{r7, pc}
 80064ee:	bf00      	nop
 80064f0:	200023c4 	.word	0x200023c4

080064f4 <VPP_MapEncoderPositionToSignalOutput>:
 *
 *	@retval None
 *
 */
void VPP_MapEncoderPositionToSignalOutput(uint16_t pEncoderValue)
{
 80064f4:	b580      	push	{r7, lr}
 80064f6:	b084      	sub	sp, #16
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	4603      	mov	r3, r0
 80064fc:	80fb      	strh	r3, [r7, #6]
	eAmpSettings_t tmpAmp = SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile->amp_setting;
 80064fe:	2000      	movs	r0, #0
 8006500:	f7ff fc5c 	bl	8005dbc <SM_GetOutputChannel>
 8006504:	4603      	mov	r3, r0
 8006506:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 800650a:	781b      	ldrb	r3, [r3, #0]
 800650c:	73fb      	strb	r3, [r7, #15]
	if(pEncoderValue > amp_last_encoder_value)
 800650e:	4b15      	ldr	r3, [pc, #84]	; (8006564 <VPP_MapEncoderPositionToSignalOutput+0x70>)
 8006510:	881b      	ldrh	r3, [r3, #0]
 8006512:	88fa      	ldrh	r2, [r7, #6]
 8006514:	429a      	cmp	r2, r3
 8006516:	d90c      	bls.n	8006532 <VPP_MapEncoderPositionToSignalOutput+0x3e>
	{
		tmpAmp++;
 8006518:	7bfb      	ldrb	r3, [r7, #15]
 800651a:	3301      	adds	r3, #1
 800651c:	73fb      	strb	r3, [r7, #15]
		if(tmpAmp > MAX_VPP_PRESETS-1) tmpAmp = VPP98;
 800651e:	7bfb      	ldrb	r3, [r7, #15]
 8006520:	2b61      	cmp	r3, #97	; 0x61
 8006522:	d901      	bls.n	8006528 <VPP_MapEncoderPositionToSignalOutput+0x34>
 8006524:	2361      	movs	r3, #97	; 0x61
 8006526:	73fb      	strb	r3, [r7, #15]
		VPP_ApplyProfileToSignal(tmpAmp);
 8006528:	7bfb      	ldrb	r3, [r7, #15]
 800652a:	4618      	mov	r0, r3
 800652c:	f7ff fe78 	bl	8006220 <VPP_ApplyProfileToSignal>
 8006530:	e010      	b.n	8006554 <VPP_MapEncoderPositionToSignalOutput+0x60>
	}
	else if (pEncoderValue < amp_last_encoder_value)
 8006532:	4b0c      	ldr	r3, [pc, #48]	; (8006564 <VPP_MapEncoderPositionToSignalOutput+0x70>)
 8006534:	881b      	ldrh	r3, [r3, #0]
 8006536:	88fa      	ldrh	r2, [r7, #6]
 8006538:	429a      	cmp	r2, r3
 800653a:	d20b      	bcs.n	8006554 <VPP_MapEncoderPositionToSignalOutput+0x60>
	{
		tmpAmp--;
 800653c:	7bfb      	ldrb	r3, [r7, #15]
 800653e:	3b01      	subs	r3, #1
 8006540:	73fb      	strb	r3, [r7, #15]
		if(tmpAmp > MAX_VPP_PRESETS-1) tmpAmp = VPP01;
 8006542:	7bfb      	ldrb	r3, [r7, #15]
 8006544:	2b61      	cmp	r3, #97	; 0x61
 8006546:	d901      	bls.n	800654c <VPP_MapEncoderPositionToSignalOutput+0x58>
 8006548:	2300      	movs	r3, #0
 800654a:	73fb      	strb	r3, [r7, #15]
		VPP_ApplyProfileToSignal(tmpAmp);
 800654c:	7bfb      	ldrb	r3, [r7, #15]
 800654e:	4618      	mov	r0, r3
 8006550:	f7ff fe66 	bl	8006220 <VPP_ApplyProfileToSignal>
	}
	amp_last_encoder_value = pEncoderValue;
 8006554:	4a03      	ldr	r2, [pc, #12]	; (8006564 <VPP_MapEncoderPositionToSignalOutput+0x70>)
 8006556:	88fb      	ldrh	r3, [r7, #6]
 8006558:	8013      	strh	r3, [r2, #0]

}
 800655a:	bf00      	nop
 800655c:	3710      	adds	r7, #16
 800655e:	46bd      	mov	sp, r7
 8006560:	bd80      	pop	{r7, pc}
 8006562:	bf00      	nop
 8006564:	20001f0c 	.word	0x20001f0c

08006568 <VPP_MapEncoderPositionToSyncOutput>:
 *
 *	@retval None
 *
 */
void VPP_MapEncoderPositionToSyncOutput(uint16_t pEncoderValue)
{
 8006568:	b580      	push	{r7, lr}
 800656a:	b084      	sub	sp, #16
 800656c:	af00      	add	r7, sp, #0
 800656e:	4603      	mov	r3, r0
 8006570:	80fb      	strh	r3, [r7, #6]

	eAmpSettings_t tmpAmp = SM_GetOutputChannel(SYNC_CHANNEL)->amp_profile->amp_setting;
 8006572:	2001      	movs	r0, #1
 8006574:	f7ff fc22 	bl	8005dbc <SM_GetOutputChannel>
 8006578:	4603      	mov	r3, r0
 800657a:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 800657e:	781b      	ldrb	r3, [r3, #0]
 8006580:	73fb      	strb	r3, [r7, #15]
	if(pEncoderValue > amp_last_encoder_value)
 8006582:	4b15      	ldr	r3, [pc, #84]	; (80065d8 <VPP_MapEncoderPositionToSyncOutput+0x70>)
 8006584:	881b      	ldrh	r3, [r3, #0]
 8006586:	88fa      	ldrh	r2, [r7, #6]
 8006588:	429a      	cmp	r2, r3
 800658a:	d90c      	bls.n	80065a6 <VPP_MapEncoderPositionToSyncOutput+0x3e>
	{
		tmpAmp++;
 800658c:	7bfb      	ldrb	r3, [r7, #15]
 800658e:	3301      	adds	r3, #1
 8006590:	73fb      	strb	r3, [r7, #15]
		if(tmpAmp > MAX_VPP_PRESETS-1) tmpAmp = VPP98;
 8006592:	7bfb      	ldrb	r3, [r7, #15]
 8006594:	2b61      	cmp	r3, #97	; 0x61
 8006596:	d901      	bls.n	800659c <VPP_MapEncoderPositionToSyncOutput+0x34>
 8006598:	2361      	movs	r3, #97	; 0x61
 800659a:	73fb      	strb	r3, [r7, #15]
		VPP_ApplyProfileToSync(tmpAmp);
 800659c:	7bfb      	ldrb	r3, [r7, #15]
 800659e:	4618      	mov	r0, r3
 80065a0:	f7ff fe6c 	bl	800627c <VPP_ApplyProfileToSync>
 80065a4:	e010      	b.n	80065c8 <VPP_MapEncoderPositionToSyncOutput+0x60>
	}
	else if (pEncoderValue < amp_last_encoder_value)
 80065a6:	4b0c      	ldr	r3, [pc, #48]	; (80065d8 <VPP_MapEncoderPositionToSyncOutput+0x70>)
 80065a8:	881b      	ldrh	r3, [r3, #0]
 80065aa:	88fa      	ldrh	r2, [r7, #6]
 80065ac:	429a      	cmp	r2, r3
 80065ae:	d20b      	bcs.n	80065c8 <VPP_MapEncoderPositionToSyncOutput+0x60>
	{
		tmpAmp--;
 80065b0:	7bfb      	ldrb	r3, [r7, #15]
 80065b2:	3b01      	subs	r3, #1
 80065b4:	73fb      	strb	r3, [r7, #15]
		if(tmpAmp > MAX_VPP_PRESETS-1) tmpAmp = VPP01;
 80065b6:	7bfb      	ldrb	r3, [r7, #15]
 80065b8:	2b61      	cmp	r3, #97	; 0x61
 80065ba:	d901      	bls.n	80065c0 <VPP_MapEncoderPositionToSyncOutput+0x58>
 80065bc:	2300      	movs	r3, #0
 80065be:	73fb      	strb	r3, [r7, #15]
		VPP_ApplyProfileToSync(tmpAmp);
 80065c0:	7bfb      	ldrb	r3, [r7, #15]
 80065c2:	4618      	mov	r0, r3
 80065c4:	f7ff fe5a 	bl	800627c <VPP_ApplyProfileToSync>
	}
	amp_last_encoder_value = pEncoderValue;
 80065c8:	4a03      	ldr	r2, [pc, #12]	; (80065d8 <VPP_MapEncoderPositionToSyncOutput+0x70>)
 80065ca:	88fb      	ldrh	r3, [r7, #6]
 80065cc:	8013      	strh	r3, [r2, #0]

}
 80065ce:	bf00      	nop
 80065d0:	3710      	adds	r7, #16
 80065d2:	46bd      	mov	sp, r7
 80065d4:	bd80      	pop	{r7, pc}
 80065d6:	bf00      	nop
 80065d8:	20001f0c 	.word	0x20001f0c

080065dc <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80065dc:	b580      	push	{r7, lr}
 80065de:	b08c      	sub	sp, #48	; 0x30
 80065e0:	af00      	add	r7, sp, #0
  ADC_MultiModeTypeDef multimode = {0};
 80065e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80065e6:	2200      	movs	r2, #0
 80065e8:	601a      	str	r2, [r3, #0]
 80065ea:	605a      	str	r2, [r3, #4]
 80065ec:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80065ee:	1d3b      	adds	r3, r7, #4
 80065f0:	2220      	movs	r2, #32
 80065f2:	2100      	movs	r1, #0
 80065f4:	4618      	mov	r0, r3
 80065f6:	f008 fc29 	bl	800ee4c <memset>

  /** Common config 
  */
  hadc1.Instance = ADC1;
 80065fa:	4b32      	ldr	r3, [pc, #200]	; (80066c4 <MX_ADC1_Init+0xe8>)
 80065fc:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8006600:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8006602:	4b30      	ldr	r3, [pc, #192]	; (80066c4 <MX_ADC1_Init+0xe8>)
 8006604:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8006608:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800660a:	4b2e      	ldr	r3, [pc, #184]	; (80066c4 <MX_ADC1_Init+0xe8>)
 800660c:	2200      	movs	r2, #0
 800660e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8006610:	4b2c      	ldr	r3, [pc, #176]	; (80066c4 <MX_ADC1_Init+0xe8>)
 8006612:	2200      	movs	r2, #0
 8006614:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8006616:	4b2b      	ldr	r3, [pc, #172]	; (80066c4 <MX_ADC1_Init+0xe8>)
 8006618:	2200      	movs	r2, #0
 800661a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800661c:	4b29      	ldr	r3, [pc, #164]	; (80066c4 <MX_ADC1_Init+0xe8>)
 800661e:	2200      	movs	r2, #0
 8006620:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8006622:	4b28      	ldr	r3, [pc, #160]	; (80066c4 <MX_ADC1_Init+0xe8>)
 8006624:	2204      	movs	r2, #4
 8006626:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8006628:	4b26      	ldr	r3, [pc, #152]	; (80066c4 <MX_ADC1_Init+0xe8>)
 800662a:	2200      	movs	r2, #0
 800662c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800662e:	4b25      	ldr	r3, [pc, #148]	; (80066c4 <MX_ADC1_Init+0xe8>)
 8006630:	2201      	movs	r2, #1
 8006632:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8006634:	4b23      	ldr	r3, [pc, #140]	; (80066c4 <MX_ADC1_Init+0xe8>)
 8006636:	2201      	movs	r2, #1
 8006638:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800663a:	4b22      	ldr	r3, [pc, #136]	; (80066c4 <MX_ADC1_Init+0xe8>)
 800663c:	2200      	movs	r2, #0
 800663e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8006642:	4b20      	ldr	r3, [pc, #128]	; (80066c4 <MX_ADC1_Init+0xe8>)
 8006644:	2200      	movs	r2, #0
 8006646:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8006648:	4b1e      	ldr	r3, [pc, #120]	; (80066c4 <MX_ADC1_Init+0xe8>)
 800664a:	2200      	movs	r2, #0
 800664c:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800664e:	4b1d      	ldr	r3, [pc, #116]	; (80066c4 <MX_ADC1_Init+0xe8>)
 8006650:	2201      	movs	r2, #1
 8006652:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8006656:	4b1b      	ldr	r3, [pc, #108]	; (80066c4 <MX_ADC1_Init+0xe8>)
 8006658:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800665c:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 800665e:	4b19      	ldr	r3, [pc, #100]	; (80066c4 <MX_ADC1_Init+0xe8>)
 8006660:	2200      	movs	r2, #0
 8006662:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8006666:	4817      	ldr	r0, [pc, #92]	; (80066c4 <MX_ADC1_Init+0xe8>)
 8006668:	f001 fe90 	bl	800838c <HAL_ADC_Init>
 800666c:	4603      	mov	r3, r0
 800666e:	2b00      	cmp	r3, #0
 8006670:	d001      	beq.n	8006676 <MX_ADC1_Init+0x9a>
  {
    Error_Handler();
 8006672:	f000 fe67 	bl	8007344 <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8006676:	2300      	movs	r3, #0
 8006678:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800667a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800667e:	4619      	mov	r1, r3
 8006680:	4810      	ldr	r0, [pc, #64]	; (80066c4 <MX_ADC1_Init+0xe8>)
 8006682:	f002 fc19 	bl	8008eb8 <HAL_ADCEx_MultiModeConfigChannel>
 8006686:	4603      	mov	r3, r0
 8006688:	2b00      	cmp	r3, #0
 800668a:	d001      	beq.n	8006690 <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 800668c:	f000 fe5a 	bl	8007344 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8006690:	4b0d      	ldr	r3, [pc, #52]	; (80066c8 <MX_ADC1_Init+0xec>)
 8006692:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8006694:	2306      	movs	r3, #6
 8006696:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8006698:	2300      	movs	r3, #0
 800669a:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800669c:	237f      	movs	r3, #127	; 0x7f
 800669e:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80066a0:	2304      	movs	r3, #4
 80066a2:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80066a4:	2300      	movs	r3, #0
 80066a6:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80066a8:	1d3b      	adds	r3, r7, #4
 80066aa:	4619      	mov	r1, r3
 80066ac:	4805      	ldr	r0, [pc, #20]	; (80066c4 <MX_ADC1_Init+0xe8>)
 80066ae:	f002 f82d 	bl	800870c <HAL_ADC_ConfigChannel>
 80066b2:	4603      	mov	r3, r0
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d001      	beq.n	80066bc <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 80066b8:	f000 fe44 	bl	8007344 <Error_Handler>
  }

}
 80066bc:	bf00      	nop
 80066be:	3730      	adds	r7, #48	; 0x30
 80066c0:	46bd      	mov	sp, r7
 80066c2:	bd80      	pop	{r7, pc}
 80066c4:	200025a4 	.word	0x200025a4
 80066c8:	0c900008 	.word	0x0c900008

080066cc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80066cc:	b580      	push	{r7, lr}
 80066ce:	b08a      	sub	sp, #40	; 0x28
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80066d4:	f107 0314 	add.w	r3, r7, #20
 80066d8:	2200      	movs	r2, #0
 80066da:	601a      	str	r2, [r3, #0]
 80066dc:	605a      	str	r2, [r3, #4]
 80066de:	609a      	str	r2, [r3, #8]
 80066e0:	60da      	str	r2, [r3, #12]
 80066e2:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80066ec:	d14f      	bne.n	800678e <HAL_ADC_MspInit+0xc2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80066ee:	4b2a      	ldr	r3, [pc, #168]	; (8006798 <HAL_ADC_MspInit+0xcc>)
 80066f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80066f2:	4a29      	ldr	r2, [pc, #164]	; (8006798 <HAL_ADC_MspInit+0xcc>)
 80066f4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80066f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80066fa:	4b27      	ldr	r3, [pc, #156]	; (8006798 <HAL_ADC_MspInit+0xcc>)
 80066fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80066fe:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006702:	613b      	str	r3, [r7, #16]
 8006704:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006706:	4b24      	ldr	r3, [pc, #144]	; (8006798 <HAL_ADC_MspInit+0xcc>)
 8006708:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800670a:	4a23      	ldr	r2, [pc, #140]	; (8006798 <HAL_ADC_MspInit+0xcc>)
 800670c:	f043 0301 	orr.w	r3, r3, #1
 8006710:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006712:	4b21      	ldr	r3, [pc, #132]	; (8006798 <HAL_ADC_MspInit+0xcc>)
 8006714:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006716:	f003 0301 	and.w	r3, r3, #1
 800671a:	60fb      	str	r3, [r7, #12]
 800671c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA2     ------> ADC1_IN3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800671e:	2304      	movs	r3, #4
 8006720:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006722:	2303      	movs	r3, #3
 8006724:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006726:	2300      	movs	r3, #0
 8006728:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800672a:	f107 0314 	add.w	r3, r7, #20
 800672e:	4619      	mov	r1, r3
 8006730:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006734:	f003 ffd2 	bl	800a6dc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8006738:	4b18      	ldr	r3, [pc, #96]	; (800679c <HAL_ADC_MspInit+0xd0>)
 800673a:	4a19      	ldr	r2, [pc, #100]	; (80067a0 <HAL_ADC_MspInit+0xd4>)
 800673c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800673e:	4b17      	ldr	r3, [pc, #92]	; (800679c <HAL_ADC_MspInit+0xd0>)
 8006740:	2205      	movs	r2, #5
 8006742:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006744:	4b15      	ldr	r3, [pc, #84]	; (800679c <HAL_ADC_MspInit+0xd0>)
 8006746:	2200      	movs	r2, #0
 8006748:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800674a:	4b14      	ldr	r3, [pc, #80]	; (800679c <HAL_ADC_MspInit+0xd0>)
 800674c:	2200      	movs	r2, #0
 800674e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8006750:	4b12      	ldr	r3, [pc, #72]	; (800679c <HAL_ADC_MspInit+0xd0>)
 8006752:	2280      	movs	r2, #128	; 0x80
 8006754:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8006756:	4b11      	ldr	r3, [pc, #68]	; (800679c <HAL_ADC_MspInit+0xd0>)
 8006758:	f44f 7200 	mov.w	r2, #512	; 0x200
 800675c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800675e:	4b0f      	ldr	r3, [pc, #60]	; (800679c <HAL_ADC_MspInit+0xd0>)
 8006760:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006764:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8006766:	4b0d      	ldr	r3, [pc, #52]	; (800679c <HAL_ADC_MspInit+0xd0>)
 8006768:	2220      	movs	r2, #32
 800676a:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800676c:	4b0b      	ldr	r3, [pc, #44]	; (800679c <HAL_ADC_MspInit+0xd0>)
 800676e:	2200      	movs	r2, #0
 8006770:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8006772:	480a      	ldr	r0, [pc, #40]	; (800679c <HAL_ADC_MspInit+0xd0>)
 8006774:	f003 fce6 	bl	800a144 <HAL_DMA_Init>
 8006778:	4603      	mov	r3, r0
 800677a:	2b00      	cmp	r3, #0
 800677c:	d001      	beq.n	8006782 <HAL_ADC_MspInit+0xb6>
    {
      Error_Handler();
 800677e:	f000 fde1 	bl	8007344 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	4a05      	ldr	r2, [pc, #20]	; (800679c <HAL_ADC_MspInit+0xd0>)
 8006786:	655a      	str	r2, [r3, #84]	; 0x54
 8006788:	4a04      	ldr	r2, [pc, #16]	; (800679c <HAL_ADC_MspInit+0xd0>)
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800678e:	bf00      	nop
 8006790:	3728      	adds	r7, #40	; 0x28
 8006792:	46bd      	mov	sp, r7
 8006794:	bd80      	pop	{r7, pc}
 8006796:	bf00      	nop
 8006798:	40021000 	.word	0x40021000
 800679c:	20002610 	.word	0x20002610
 80067a0:	40020008 	.word	0x40020008

080067a4 <MX_COMP1_Init>:

COMP_HandleTypeDef hcomp1;

/* COMP1 init function */
void MX_COMP1_Init(void)
{
 80067a4:	b580      	push	{r7, lr}
 80067a6:	af00      	add	r7, sp, #0

  hcomp1.Instance = COMP1;
 80067a8:	4b0f      	ldr	r3, [pc, #60]	; (80067e8 <MX_COMP1_Init+0x44>)
 80067aa:	4a10      	ldr	r2, [pc, #64]	; (80067ec <MX_COMP1_Init+0x48>)
 80067ac:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 80067ae:	4b0e      	ldr	r3, [pc, #56]	; (80067e8 <MX_COMP1_Init+0x44>)
 80067b0:	2200      	movs	r2, #0
 80067b2:	605a      	str	r2, [r3, #4]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_VREFINT;
 80067b4:	4b0c      	ldr	r3, [pc, #48]	; (80067e8 <MX_COMP1_Init+0x44>)
 80067b6:	4a0e      	ldr	r2, [pc, #56]	; (80067f0 <MX_COMP1_Init+0x4c>)
 80067b8:	609a      	str	r2, [r3, #8]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 80067ba:	4b0b      	ldr	r3, [pc, #44]	; (80067e8 <MX_COMP1_Init+0x44>)
 80067bc:	2200      	movs	r2, #0
 80067be:	611a      	str	r2, [r3, #16]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 80067c0:	4b09      	ldr	r3, [pc, #36]	; (80067e8 <MX_COMP1_Init+0x44>)
 80067c2:	2200      	movs	r2, #0
 80067c4:	60da      	str	r2, [r3, #12]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 80067c6:	4b08      	ldr	r3, [pc, #32]	; (80067e8 <MX_COMP1_Init+0x44>)
 80067c8:	2200      	movs	r2, #0
 80067ca:	615a      	str	r2, [r3, #20]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 80067cc:	4b06      	ldr	r3, [pc, #24]	; (80067e8 <MX_COMP1_Init+0x44>)
 80067ce:	2200      	movs	r2, #0
 80067d0:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 80067d2:	4805      	ldr	r0, [pc, #20]	; (80067e8 <MX_COMP1_Init+0x44>)
 80067d4:	f002 fdc4 	bl	8009360 <HAL_COMP_Init>
 80067d8:	4603      	mov	r3, r0
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d001      	beq.n	80067e2 <MX_COMP1_Init+0x3e>
  {
    Error_Handler();
 80067de:	f000 fdb1 	bl	8007344 <Error_Handler>
  }

}
 80067e2:	bf00      	nop
 80067e4:	bd80      	pop	{r7, pc}
 80067e6:	bf00      	nop
 80067e8:	20002670 	.word	0x20002670
 80067ec:	40010200 	.word	0x40010200
 80067f0:	00800030 	.word	0x00800030

080067f4 <HAL_COMP_MspInit>:

void HAL_COMP_MspInit(COMP_HandleTypeDef* compHandle)
{
 80067f4:	b580      	push	{r7, lr}
 80067f6:	b088      	sub	sp, #32
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80067fc:	f107 030c 	add.w	r3, r7, #12
 8006800:	2200      	movs	r2, #0
 8006802:	601a      	str	r2, [r3, #0]
 8006804:	605a      	str	r2, [r3, #4]
 8006806:	609a      	str	r2, [r3, #8]
 8006808:	60da      	str	r2, [r3, #12]
 800680a:	611a      	str	r2, [r3, #16]
  if(compHandle->Instance==COMP1)
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	4a0f      	ldr	r2, [pc, #60]	; (8006850 <HAL_COMP_MspInit+0x5c>)
 8006812:	4293      	cmp	r3, r2
 8006814:	d118      	bne.n	8006848 <HAL_COMP_MspInit+0x54>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006816:	4b0f      	ldr	r3, [pc, #60]	; (8006854 <HAL_COMP_MspInit+0x60>)
 8006818:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800681a:	4a0e      	ldr	r2, [pc, #56]	; (8006854 <HAL_COMP_MspInit+0x60>)
 800681c:	f043 0301 	orr.w	r3, r3, #1
 8006820:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006822:	4b0c      	ldr	r3, [pc, #48]	; (8006854 <HAL_COMP_MspInit+0x60>)
 8006824:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006826:	f003 0301 	and.w	r3, r3, #1
 800682a:	60bb      	str	r3, [r7, #8]
 800682c:	68bb      	ldr	r3, [r7, #8]
    /**COMP1 GPIO Configuration    
    PA1     ------> COMP1_INP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800682e:	2302      	movs	r3, #2
 8006830:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006832:	2303      	movs	r3, #3
 8006834:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006836:	2300      	movs	r3, #0
 8006838:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800683a:	f107 030c 	add.w	r3, r7, #12
 800683e:	4619      	mov	r1, r3
 8006840:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006844:	f003 ff4a 	bl	800a6dc <HAL_GPIO_Init>

  /* USER CODE BEGIN COMP1_MspInit 1 */

  /* USER CODE END COMP1_MspInit 1 */
  }
}
 8006848:	bf00      	nop
 800684a:	3720      	adds	r7, #32
 800684c:	46bd      	mov	sp, r7
 800684e:	bd80      	pop	{r7, pc}
 8006850:	40010200 	.word	0x40010200
 8006854:	40021000 	.word	0x40021000

08006858 <MX_DAC1_Init>:
DAC_HandleTypeDef hdac2;
DMA_HandleTypeDef hdma_dac2_ch1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 8006858:	b580      	push	{r7, lr}
 800685a:	b08c      	sub	sp, #48	; 0x30
 800685c:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 800685e:	463b      	mov	r3, r7
 8006860:	2230      	movs	r2, #48	; 0x30
 8006862:	2100      	movs	r1, #0
 8006864:	4618      	mov	r0, r3
 8006866:	f008 faf1 	bl	800ee4c <memset>

  /** DAC Initialization 
  */
  hdac1.Instance = DAC1;
 800686a:	4b16      	ldr	r3, [pc, #88]	; (80068c4 <MX_DAC1_Init+0x6c>)
 800686c:	4a16      	ldr	r2, [pc, #88]	; (80068c8 <MX_DAC1_Init+0x70>)
 800686e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8006870:	4814      	ldr	r0, [pc, #80]	; (80068c4 <MX_DAC1_Init+0x6c>)
 8006872:	f003 f848 	bl	8009906 <HAL_DAC_Init>
 8006876:	4603      	mov	r3, r0
 8006878:	2b00      	cmp	r3, #0
 800687a:	d001      	beq.n	8006880 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 800687c:	f000 fd62 	bl	8007344 <Error_Handler>
  }
  /** DAC channel OUT2 config 
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8006880:	2302      	movs	r3, #2
 8006882:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8006884:	2300      	movs	r3, #0
 8006886:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8006888:	2300      	movs	r3, #0
 800688a:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 800688c:	2300      	movs	r3, #0
 800688e:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8006890:	2300      	movs	r3, #0
 8006892:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8006894:	2300      	movs	r3, #0
 8006896:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8006898:	2300      	movs	r3, #0
 800689a:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 800689c:	2301      	movs	r3, #1
 800689e:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80068a0:	2300      	movs	r3, #0
 80068a2:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80068a4:	463b      	mov	r3, r7
 80068a6:	2210      	movs	r2, #16
 80068a8:	4619      	mov	r1, r3
 80068aa:	4806      	ldr	r0, [pc, #24]	; (80068c4 <MX_DAC1_Init+0x6c>)
 80068ac:	f003 fa14 	bl	8009cd8 <HAL_DAC_ConfigChannel>
 80068b0:	4603      	mov	r3, r0
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d001      	beq.n	80068ba <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 80068b6:	f000 fd45 	bl	8007344 <Error_Handler>
  }

}
 80068ba:	bf00      	nop
 80068bc:	3730      	adds	r7, #48	; 0x30
 80068be:	46bd      	mov	sp, r7
 80068c0:	bd80      	pop	{r7, pc}
 80068c2:	bf00      	nop
 80068c4:	200026a8 	.word	0x200026a8
 80068c8:	50000800 	.word	0x50000800

080068cc <MX_DAC2_Init>:
/* DAC2 init function */
void MX_DAC2_Init(void)
{
 80068cc:	b580      	push	{r7, lr}
 80068ce:	b08c      	sub	sp, #48	; 0x30
 80068d0:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 80068d2:	463b      	mov	r3, r7
 80068d4:	2230      	movs	r2, #48	; 0x30
 80068d6:	2100      	movs	r1, #0
 80068d8:	4618      	mov	r0, r3
 80068da:	f008 fab7 	bl	800ee4c <memset>

  /** DAC Initialization 
  */
  hdac2.Instance = DAC2;
 80068de:	4b16      	ldr	r3, [pc, #88]	; (8006938 <MX_DAC2_Init+0x6c>)
 80068e0:	4a16      	ldr	r2, [pc, #88]	; (800693c <MX_DAC2_Init+0x70>)
 80068e2:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac2) != HAL_OK)
 80068e4:	4814      	ldr	r0, [pc, #80]	; (8006938 <MX_DAC2_Init+0x6c>)
 80068e6:	f003 f80e 	bl	8009906 <HAL_DAC_Init>
 80068ea:	4603      	mov	r3, r0
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d001      	beq.n	80068f4 <MX_DAC2_Init+0x28>
  {
    Error_Handler();
 80068f0:	f000 fd28 	bl	8007344 <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80068f4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80068f8:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80068fa:	2300      	movs	r3, #0
 80068fc:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 80068fe:	2300      	movs	r3, #0
 8006900:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8006902:	2300      	movs	r3, #0
 8006904:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 8006906:	2306      	movs	r3, #6
 8006908:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 800690a:	2300      	movs	r3, #0
 800690c:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800690e:	2300      	movs	r3, #0
 8006910:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8006912:	2301      	movs	r3, #1
 8006914:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8006916:	2300      	movs	r3, #0
 8006918:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800691a:	463b      	mov	r3, r7
 800691c:	2200      	movs	r2, #0
 800691e:	4619      	mov	r1, r3
 8006920:	4805      	ldr	r0, [pc, #20]	; (8006938 <MX_DAC2_Init+0x6c>)
 8006922:	f003 f9d9 	bl	8009cd8 <HAL_DAC_ConfigChannel>
 8006926:	4603      	mov	r3, r0
 8006928:	2b00      	cmp	r3, #0
 800692a:	d001      	beq.n	8006930 <MX_DAC2_Init+0x64>
  {
    Error_Handler();
 800692c:	f000 fd0a 	bl	8007344 <Error_Handler>
  }

}
 8006930:	bf00      	nop
 8006932:	3730      	adds	r7, #48	; 0x30
 8006934:	46bd      	mov	sp, r7
 8006936:	bd80      	pop	{r7, pc}
 8006938:	20002694 	.word	0x20002694
 800693c:	50000c00 	.word	0x50000c00

08006940 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8006940:	b580      	push	{r7, lr}
 8006942:	b08c      	sub	sp, #48	; 0x30
 8006944:	af00      	add	r7, sp, #0
 8006946:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006948:	f107 031c 	add.w	r3, r7, #28
 800694c:	2200      	movs	r2, #0
 800694e:	601a      	str	r2, [r3, #0]
 8006950:	605a      	str	r2, [r3, #4]
 8006952:	609a      	str	r2, [r3, #8]
 8006954:	60da      	str	r2, [r3, #12]
 8006956:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	4a40      	ldr	r2, [pc, #256]	; (8006a60 <HAL_DAC_MspInit+0x120>)
 800695e:	4293      	cmp	r3, r2
 8006960:	d125      	bne.n	80069ae <HAL_DAC_MspInit+0x6e>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8006962:	4b40      	ldr	r3, [pc, #256]	; (8006a64 <HAL_DAC_MspInit+0x124>)
 8006964:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006966:	4a3f      	ldr	r2, [pc, #252]	; (8006a64 <HAL_DAC_MspInit+0x124>)
 8006968:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800696c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800696e:	4b3d      	ldr	r3, [pc, #244]	; (8006a64 <HAL_DAC_MspInit+0x124>)
 8006970:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006972:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006976:	61bb      	str	r3, [r7, #24]
 8006978:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800697a:	4b3a      	ldr	r3, [pc, #232]	; (8006a64 <HAL_DAC_MspInit+0x124>)
 800697c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800697e:	4a39      	ldr	r2, [pc, #228]	; (8006a64 <HAL_DAC_MspInit+0x124>)
 8006980:	f043 0301 	orr.w	r3, r3, #1
 8006984:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006986:	4b37      	ldr	r3, [pc, #220]	; (8006a64 <HAL_DAC_MspInit+0x124>)
 8006988:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800698a:	f003 0301 	and.w	r3, r3, #1
 800698e:	617b      	str	r3, [r7, #20]
 8006990:	697b      	ldr	r3, [r7, #20]
    /**DAC1 GPIO Configuration    
    PA5     ------> DAC1_OUT2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8006992:	2320      	movs	r3, #32
 8006994:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006996:	2303      	movs	r3, #3
 8006998:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800699a:	2300      	movs	r3, #0
 800699c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800699e:	f107 031c 	add.w	r3, r7, #28
 80069a2:	4619      	mov	r1, r3
 80069a4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80069a8:	f003 fe98 	bl	800a6dc <HAL_GPIO_Init>

  /* USER CODE BEGIN DAC2_MspInit 1 */

  /* USER CODE END DAC2_MspInit 1 */
  }
}
 80069ac:	e054      	b.n	8006a58 <HAL_DAC_MspInit+0x118>
  else if(dacHandle->Instance==DAC2)
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	4a2d      	ldr	r2, [pc, #180]	; (8006a68 <HAL_DAC_MspInit+0x128>)
 80069b4:	4293      	cmp	r3, r2
 80069b6:	d14f      	bne.n	8006a58 <HAL_DAC_MspInit+0x118>
    __HAL_RCC_DAC2_CLK_ENABLE();
 80069b8:	4b2a      	ldr	r3, [pc, #168]	; (8006a64 <HAL_DAC_MspInit+0x124>)
 80069ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80069bc:	4a29      	ldr	r2, [pc, #164]	; (8006a64 <HAL_DAC_MspInit+0x124>)
 80069be:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80069c2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80069c4:	4b27      	ldr	r3, [pc, #156]	; (8006a64 <HAL_DAC_MspInit+0x124>)
 80069c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80069c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80069cc:	613b      	str	r3, [r7, #16]
 80069ce:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80069d0:	4b24      	ldr	r3, [pc, #144]	; (8006a64 <HAL_DAC_MspInit+0x124>)
 80069d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80069d4:	4a23      	ldr	r2, [pc, #140]	; (8006a64 <HAL_DAC_MspInit+0x124>)
 80069d6:	f043 0301 	orr.w	r3, r3, #1
 80069da:	64d3      	str	r3, [r2, #76]	; 0x4c
 80069dc:	4b21      	ldr	r3, [pc, #132]	; (8006a64 <HAL_DAC_MspInit+0x124>)
 80069de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80069e0:	f003 0301 	and.w	r3, r3, #1
 80069e4:	60fb      	str	r3, [r7, #12]
 80069e6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80069e8:	2340      	movs	r3, #64	; 0x40
 80069ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80069ec:	2303      	movs	r3, #3
 80069ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80069f0:	2300      	movs	r3, #0
 80069f2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80069f4:	f107 031c 	add.w	r3, r7, #28
 80069f8:	4619      	mov	r1, r3
 80069fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80069fe:	f003 fe6d 	bl	800a6dc <HAL_GPIO_Init>
    hdma_dac2_ch1.Instance = DMA1_Channel3;
 8006a02:	4b1a      	ldr	r3, [pc, #104]	; (8006a6c <HAL_DAC_MspInit+0x12c>)
 8006a04:	4a1a      	ldr	r2, [pc, #104]	; (8006a70 <HAL_DAC_MspInit+0x130>)
 8006a06:	601a      	str	r2, [r3, #0]
    hdma_dac2_ch1.Init.Request = DMA_REQUEST_DAC2_CHANNEL1;
 8006a08:	4b18      	ldr	r3, [pc, #96]	; (8006a6c <HAL_DAC_MspInit+0x12c>)
 8006a0a:	2229      	movs	r2, #41	; 0x29
 8006a0c:	605a      	str	r2, [r3, #4]
    hdma_dac2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006a0e:	4b17      	ldr	r3, [pc, #92]	; (8006a6c <HAL_DAC_MspInit+0x12c>)
 8006a10:	2210      	movs	r2, #16
 8006a12:	609a      	str	r2, [r3, #8]
    hdma_dac2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8006a14:	4b15      	ldr	r3, [pc, #84]	; (8006a6c <HAL_DAC_MspInit+0x12c>)
 8006a16:	2200      	movs	r2, #0
 8006a18:	60da      	str	r2, [r3, #12]
    hdma_dac2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8006a1a:	4b14      	ldr	r3, [pc, #80]	; (8006a6c <HAL_DAC_MspInit+0x12c>)
 8006a1c:	2280      	movs	r2, #128	; 0x80
 8006a1e:	611a      	str	r2, [r3, #16]
    hdma_dac2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8006a20:	4b12      	ldr	r3, [pc, #72]	; (8006a6c <HAL_DAC_MspInit+0x12c>)
 8006a22:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006a26:	615a      	str	r2, [r3, #20]
    hdma_dac2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8006a28:	4b10      	ldr	r3, [pc, #64]	; (8006a6c <HAL_DAC_MspInit+0x12c>)
 8006a2a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006a2e:	619a      	str	r2, [r3, #24]
    hdma_dac2_ch1.Init.Mode = DMA_CIRCULAR;
 8006a30:	4b0e      	ldr	r3, [pc, #56]	; (8006a6c <HAL_DAC_MspInit+0x12c>)
 8006a32:	2220      	movs	r2, #32
 8006a34:	61da      	str	r2, [r3, #28]
    hdma_dac2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8006a36:	4b0d      	ldr	r3, [pc, #52]	; (8006a6c <HAL_DAC_MspInit+0x12c>)
 8006a38:	2200      	movs	r2, #0
 8006a3a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac2_ch1) != HAL_OK)
 8006a3c:	480b      	ldr	r0, [pc, #44]	; (8006a6c <HAL_DAC_MspInit+0x12c>)
 8006a3e:	f003 fb81 	bl	800a144 <HAL_DMA_Init>
 8006a42:	4603      	mov	r3, r0
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d001      	beq.n	8006a4c <HAL_DAC_MspInit+0x10c>
      Error_Handler();
 8006a48:	f000 fc7c 	bl	8007344 <Error_Handler>
    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac2_ch1);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	4a07      	ldr	r2, [pc, #28]	; (8006a6c <HAL_DAC_MspInit+0x12c>)
 8006a50:	609a      	str	r2, [r3, #8]
 8006a52:	4a06      	ldr	r2, [pc, #24]	; (8006a6c <HAL_DAC_MspInit+0x12c>)
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	6293      	str	r3, [r2, #40]	; 0x28
}
 8006a58:	bf00      	nop
 8006a5a:	3730      	adds	r7, #48	; 0x30
 8006a5c:	46bd      	mov	sp, r7
 8006a5e:	bd80      	pop	{r7, pc}
 8006a60:	50000800 	.word	0x50000800
 8006a64:	40021000 	.word	0x40021000
 8006a68:	50000c00 	.word	0x50000c00
 8006a6c:	200026bc 	.word	0x200026bc
 8006a70:	40020030 	.word	0x40020030

08006a74 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8006a74:	b580      	push	{r7, lr}
 8006a76:	b082      	sub	sp, #8
 8006a78:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8006a7a:	4b16      	ldr	r3, [pc, #88]	; (8006ad4 <MX_DMA_Init+0x60>)
 8006a7c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006a7e:	4a15      	ldr	r2, [pc, #84]	; (8006ad4 <MX_DMA_Init+0x60>)
 8006a80:	f043 0304 	orr.w	r3, r3, #4
 8006a84:	6493      	str	r3, [r2, #72]	; 0x48
 8006a86:	4b13      	ldr	r3, [pc, #76]	; (8006ad4 <MX_DMA_Init+0x60>)
 8006a88:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006a8a:	f003 0304 	and.w	r3, r3, #4
 8006a8e:	607b      	str	r3, [r7, #4]
 8006a90:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8006a92:	4b10      	ldr	r3, [pc, #64]	; (8006ad4 <MX_DMA_Init+0x60>)
 8006a94:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006a96:	4a0f      	ldr	r2, [pc, #60]	; (8006ad4 <MX_DMA_Init+0x60>)
 8006a98:	f043 0301 	orr.w	r3, r3, #1
 8006a9c:	6493      	str	r3, [r2, #72]	; 0x48
 8006a9e:	4b0d      	ldr	r3, [pc, #52]	; (8006ad4 <MX_DMA_Init+0x60>)
 8006aa0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006aa2:	f003 0301 	and.w	r3, r3, #1
 8006aa6:	603b      	str	r3, [r7, #0]
 8006aa8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8006aaa:	2200      	movs	r2, #0
 8006aac:	2101      	movs	r1, #1
 8006aae:	200b      	movs	r0, #11
 8006ab0:	f002 fee7 	bl	8009882 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8006ab4:	200b      	movs	r0, #11
 8006ab6:	f002 fefe 	bl	80098b6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8006aba:	2200      	movs	r2, #0
 8006abc:	2100      	movs	r1, #0
 8006abe:	200d      	movs	r0, #13
 8006ac0:	f002 fedf 	bl	8009882 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8006ac4:	200d      	movs	r0, #13
 8006ac6:	f002 fef6 	bl	80098b6 <HAL_NVIC_EnableIRQ>

}
 8006aca:	bf00      	nop
 8006acc:	3708      	adds	r7, #8
 8006ace:	46bd      	mov	sp, r7
 8006ad0:	bd80      	pop	{r7, pc}
 8006ad2:	bf00      	nop
 8006ad4:	40021000 	.word	0x40021000

08006ad8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006ad8:	b480      	push	{r7}
 8006ada:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006adc:	4b04      	ldr	r3, [pc, #16]	; (8006af0 <__NVIC_GetPriorityGrouping+0x18>)
 8006ade:	68db      	ldr	r3, [r3, #12]
 8006ae0:	0a1b      	lsrs	r3, r3, #8
 8006ae2:	f003 0307 	and.w	r3, r3, #7
}
 8006ae6:	4618      	mov	r0, r3
 8006ae8:	46bd      	mov	sp, r7
 8006aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aee:	4770      	bx	lr
 8006af0:	e000ed00 	.word	0xe000ed00

08006af4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006af4:	b480      	push	{r7}
 8006af6:	b083      	sub	sp, #12
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	4603      	mov	r3, r0
 8006afc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006afe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	db0b      	blt.n	8006b1e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006b06:	79fb      	ldrb	r3, [r7, #7]
 8006b08:	f003 021f 	and.w	r2, r3, #31
 8006b0c:	4907      	ldr	r1, [pc, #28]	; (8006b2c <__NVIC_EnableIRQ+0x38>)
 8006b0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b12:	095b      	lsrs	r3, r3, #5
 8006b14:	2001      	movs	r0, #1
 8006b16:	fa00 f202 	lsl.w	r2, r0, r2
 8006b1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8006b1e:	bf00      	nop
 8006b20:	370c      	adds	r7, #12
 8006b22:	46bd      	mov	sp, r7
 8006b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b28:	4770      	bx	lr
 8006b2a:	bf00      	nop
 8006b2c:	e000e100 	.word	0xe000e100

08006b30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006b30:	b480      	push	{r7}
 8006b32:	b083      	sub	sp, #12
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	4603      	mov	r3, r0
 8006b38:	6039      	str	r1, [r7, #0]
 8006b3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006b3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	db0a      	blt.n	8006b5a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006b44:	683b      	ldr	r3, [r7, #0]
 8006b46:	b2da      	uxtb	r2, r3
 8006b48:	490c      	ldr	r1, [pc, #48]	; (8006b7c <__NVIC_SetPriority+0x4c>)
 8006b4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b4e:	0112      	lsls	r2, r2, #4
 8006b50:	b2d2      	uxtb	r2, r2
 8006b52:	440b      	add	r3, r1
 8006b54:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006b58:	e00a      	b.n	8006b70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006b5a:	683b      	ldr	r3, [r7, #0]
 8006b5c:	b2da      	uxtb	r2, r3
 8006b5e:	4908      	ldr	r1, [pc, #32]	; (8006b80 <__NVIC_SetPriority+0x50>)
 8006b60:	79fb      	ldrb	r3, [r7, #7]
 8006b62:	f003 030f 	and.w	r3, r3, #15
 8006b66:	3b04      	subs	r3, #4
 8006b68:	0112      	lsls	r2, r2, #4
 8006b6a:	b2d2      	uxtb	r2, r2
 8006b6c:	440b      	add	r3, r1
 8006b6e:	761a      	strb	r2, [r3, #24]
}
 8006b70:	bf00      	nop
 8006b72:	370c      	adds	r7, #12
 8006b74:	46bd      	mov	sp, r7
 8006b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7a:	4770      	bx	lr
 8006b7c:	e000e100 	.word	0xe000e100
 8006b80:	e000ed00 	.word	0xe000ed00

08006b84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006b84:	b480      	push	{r7}
 8006b86:	b089      	sub	sp, #36	; 0x24
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	60f8      	str	r0, [r7, #12]
 8006b8c:	60b9      	str	r1, [r7, #8]
 8006b8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	f003 0307 	and.w	r3, r3, #7
 8006b96:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006b98:	69fb      	ldr	r3, [r7, #28]
 8006b9a:	f1c3 0307 	rsb	r3, r3, #7
 8006b9e:	2b04      	cmp	r3, #4
 8006ba0:	bf28      	it	cs
 8006ba2:	2304      	movcs	r3, #4
 8006ba4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006ba6:	69fb      	ldr	r3, [r7, #28]
 8006ba8:	3304      	adds	r3, #4
 8006baa:	2b06      	cmp	r3, #6
 8006bac:	d902      	bls.n	8006bb4 <NVIC_EncodePriority+0x30>
 8006bae:	69fb      	ldr	r3, [r7, #28]
 8006bb0:	3b03      	subs	r3, #3
 8006bb2:	e000      	b.n	8006bb6 <NVIC_EncodePriority+0x32>
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006bb8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006bbc:	69bb      	ldr	r3, [r7, #24]
 8006bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8006bc2:	43da      	mvns	r2, r3
 8006bc4:	68bb      	ldr	r3, [r7, #8]
 8006bc6:	401a      	ands	r2, r3
 8006bc8:	697b      	ldr	r3, [r7, #20]
 8006bca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006bcc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006bd0:	697b      	ldr	r3, [r7, #20]
 8006bd2:	fa01 f303 	lsl.w	r3, r1, r3
 8006bd6:	43d9      	mvns	r1, r3
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006bdc:	4313      	orrs	r3, r2
         );
}
 8006bde:	4618      	mov	r0, r3
 8006be0:	3724      	adds	r7, #36	; 0x24
 8006be2:	46bd      	mov	sp, r7
 8006be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be8:	4770      	bx	lr
	...

08006bec <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8006bec:	b480      	push	{r7}
 8006bee:	b085      	sub	sp, #20
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	6078      	str	r0, [r7, #4]
 8006bf4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0x3U], (Line >> 16U), Port << (POSITION_VAL((Line >> 16U)) & 0x1FU) );
 8006bf6:	4a14      	ldr	r2, [pc, #80]	; (8006c48 <LL_SYSCFG_SetEXTISource+0x5c>)
 8006bf8:	683b      	ldr	r3, [r7, #0]
 8006bfa:	f003 0303 	and.w	r3, r3, #3
 8006bfe:	3302      	adds	r3, #2
 8006c00:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8006c04:	683b      	ldr	r3, [r7, #0]
 8006c06:	0c1b      	lsrs	r3, r3, #16
 8006c08:	43db      	mvns	r3, r3
 8006c0a:	ea02 0103 	and.w	r1, r2, r3
 8006c0e:	683b      	ldr	r3, [r7, #0]
 8006c10:	0c1b      	lsrs	r3, r3, #16
 8006c12:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	fa93 f3a3 	rbit	r3, r3
 8006c1a:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8006c1c:	68bb      	ldr	r3, [r7, #8]
 8006c1e:	fab3 f383 	clz	r3, r3
 8006c22:	b2db      	uxtb	r3, r3
 8006c24:	f003 031f 	and.w	r3, r3, #31
 8006c28:	687a      	ldr	r2, [r7, #4]
 8006c2a:	409a      	lsls	r2, r3
 8006c2c:	4806      	ldr	r0, [pc, #24]	; (8006c48 <LL_SYSCFG_SetEXTISource+0x5c>)
 8006c2e:	683b      	ldr	r3, [r7, #0]
 8006c30:	f003 0303 	and.w	r3, r3, #3
 8006c34:	430a      	orrs	r2, r1
 8006c36:	3302      	adds	r3, #2
 8006c38:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8006c3c:	bf00      	nop
 8006c3e:	3714      	adds	r7, #20
 8006c40:	46bd      	mov	sp, r7
 8006c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c46:	4770      	bx	lr
 8006c48:	40010000 	.word	0x40010000

08006c4c <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8006c4c:	b480      	push	{r7}
 8006c4e:	b089      	sub	sp, #36	; 0x24
 8006c50:	af00      	add	r7, sp, #0
 8006c52:	60f8      	str	r0, [r7, #12]
 8006c54:	60b9      	str	r1, [r7, #8]
 8006c56:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	681a      	ldr	r2, [r3, #0]
 8006c5c:	68bb      	ldr	r3, [r7, #8]
 8006c5e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c60:	697b      	ldr	r3, [r7, #20]
 8006c62:	fa93 f3a3 	rbit	r3, r3
 8006c66:	613b      	str	r3, [r7, #16]
  return result;
 8006c68:	693b      	ldr	r3, [r7, #16]
 8006c6a:	fab3 f383 	clz	r3, r3
 8006c6e:	b2db      	uxtb	r3, r3
 8006c70:	005b      	lsls	r3, r3, #1
 8006c72:	2103      	movs	r1, #3
 8006c74:	fa01 f303 	lsl.w	r3, r1, r3
 8006c78:	43db      	mvns	r3, r3
 8006c7a:	401a      	ands	r2, r3
 8006c7c:	68bb      	ldr	r3, [r7, #8]
 8006c7e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c80:	69fb      	ldr	r3, [r7, #28]
 8006c82:	fa93 f3a3 	rbit	r3, r3
 8006c86:	61bb      	str	r3, [r7, #24]
  return result;
 8006c88:	69bb      	ldr	r3, [r7, #24]
 8006c8a:	fab3 f383 	clz	r3, r3
 8006c8e:	b2db      	uxtb	r3, r3
 8006c90:	005b      	lsls	r3, r3, #1
 8006c92:	6879      	ldr	r1, [r7, #4]
 8006c94:	fa01 f303 	lsl.w	r3, r1, r3
 8006c98:	431a      	orrs	r2, r3
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	601a      	str	r2, [r3, #0]
}
 8006c9e:	bf00      	nop
 8006ca0:	3724      	adds	r7, #36	; 0x24
 8006ca2:	46bd      	mov	sp, r7
 8006ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca8:	4770      	bx	lr

08006caa <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8006caa:	b480      	push	{r7}
 8006cac:	b089      	sub	sp, #36	; 0x24
 8006cae:	af00      	add	r7, sp, #0
 8006cb0:	60f8      	str	r0, [r7, #12]
 8006cb2:	60b9      	str	r1, [r7, #8]
 8006cb4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	68da      	ldr	r2, [r3, #12]
 8006cba:	68bb      	ldr	r3, [r7, #8]
 8006cbc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006cbe:	697b      	ldr	r3, [r7, #20]
 8006cc0:	fa93 f3a3 	rbit	r3, r3
 8006cc4:	613b      	str	r3, [r7, #16]
  return result;
 8006cc6:	693b      	ldr	r3, [r7, #16]
 8006cc8:	fab3 f383 	clz	r3, r3
 8006ccc:	b2db      	uxtb	r3, r3
 8006cce:	005b      	lsls	r3, r3, #1
 8006cd0:	2103      	movs	r1, #3
 8006cd2:	fa01 f303 	lsl.w	r3, r1, r3
 8006cd6:	43db      	mvns	r3, r3
 8006cd8:	401a      	ands	r2, r3
 8006cda:	68bb      	ldr	r3, [r7, #8]
 8006cdc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006cde:	69fb      	ldr	r3, [r7, #28]
 8006ce0:	fa93 f3a3 	rbit	r3, r3
 8006ce4:	61bb      	str	r3, [r7, #24]
  return result;
 8006ce6:	69bb      	ldr	r3, [r7, #24]
 8006ce8:	fab3 f383 	clz	r3, r3
 8006cec:	b2db      	uxtb	r3, r3
 8006cee:	005b      	lsls	r3, r3, #1
 8006cf0:	6879      	ldr	r1, [r7, #4]
 8006cf2:	fa01 f303 	lsl.w	r3, r1, r3
 8006cf6:	431a      	orrs	r2, r3
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	60da      	str	r2, [r3, #12]
}
 8006cfc:	bf00      	nop
 8006cfe:	3724      	adds	r7, #36	; 0x24
 8006d00:	46bd      	mov	sp, r7
 8006d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d06:	4770      	bx	lr

08006d08 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8006d08:	b480      	push	{r7}
 8006d0a:	b083      	sub	sp, #12
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	6078      	str	r0, [r7, #4]
 8006d10:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	683a      	ldr	r2, [r7, #0]
 8006d16:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006d18:	bf00      	nop
 8006d1a:	370c      	adds	r7, #12
 8006d1c:	46bd      	mov	sp, r7
 8006d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d22:	4770      	bx	lr

08006d24 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8006d24:	b480      	push	{r7}
 8006d26:	b085      	sub	sp, #20
 8006d28:	af00      	add	r7, sp, #0
 8006d2a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8006d2c:	4b08      	ldr	r3, [pc, #32]	; (8006d50 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8006d2e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006d30:	4907      	ldr	r1, [pc, #28]	; (8006d50 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	4313      	orrs	r3, r2
 8006d36:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8006d38:	4b05      	ldr	r3, [pc, #20]	; (8006d50 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8006d3a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	4013      	ands	r3, r2
 8006d40:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006d42:	68fb      	ldr	r3, [r7, #12]
}
 8006d44:	bf00      	nop
 8006d46:	3714      	adds	r7, #20
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d4e:	4770      	bx	lr
 8006d50:	40021000 	.word	0x40021000

08006d54 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8006d54:	b580      	push	{r7, lr}
 8006d56:	b08a      	sub	sp, #40	; 0x28
 8006d58:	af00      	add	r7, sp, #0

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8006d5a:	f107 031c 	add.w	r3, r7, #28
 8006d5e:	2200      	movs	r2, #0
 8006d60:	601a      	str	r2, [r3, #0]
 8006d62:	605a      	str	r2, [r3, #4]
 8006d64:	609a      	str	r2, [r3, #8]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006d66:	1d3b      	adds	r3, r7, #4
 8006d68:	2200      	movs	r2, #0
 8006d6a:	601a      	str	r2, [r3, #0]
 8006d6c:	605a      	str	r2, [r3, #4]
 8006d6e:	609a      	str	r2, [r3, #8]
 8006d70:	60da      	str	r2, [r3, #12]
 8006d72:	611a      	str	r2, [r3, #16]
 8006d74:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8006d76:	2004      	movs	r0, #4
 8006d78:	f7ff ffd4 	bl	8006d24 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOF);
 8006d7c:	2020      	movs	r0, #32
 8006d7e:	f7ff ffd1 	bl	8006d24 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8006d82:	2001      	movs	r0, #1
 8006d84:	f7ff ffce 	bl	8006d24 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8006d88:	2002      	movs	r0, #2
 8006d8a:	f7ff ffcb 	bl	8006d24 <LL_AHB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMODE_GPIO_Port, TRIGMODE_Pin);
 8006d8e:	2108      	movs	r1, #8
 8006d90:	48d3      	ldr	r0, [pc, #844]	; (80070e0 <MX_GPIO_Init+0x38c>)
 8006d92:	f7ff ffb9 	bl	8006d08 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(DCBIAS_INVERT_GPIO_Port, DCBIAS_INVERT_Pin);
 8006d96:	2108      	movs	r1, #8
 8006d98:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006d9c:	f7ff ffb4 	bl	8006d08 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SG2_GPIO_Port, SG2_Pin);
 8006da0:	2110      	movs	r1, #16
 8006da2:	48cf      	ldr	r0, [pc, #828]	; (80070e0 <MX_GPIO_Init+0x38c>)
 8006da4:	f7ff ffb0 	bl	8006d08 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SG1_GPIO_Port, SG1_Pin);
 8006da8:	2120      	movs	r1, #32
 8006daa:	48cd      	ldr	r0, [pc, #820]	; (80070e0 <MX_GPIO_Init+0x38c>)
 8006dac:	f7ff ffac 	bl	8006d08 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SG0_GPIO_Port, SG0_Pin);
 8006db0:	2101      	movs	r1, #1
 8006db2:	48cc      	ldr	r0, [pc, #816]	; (80070e4 <MX_GPIO_Init+0x390>)
 8006db4:	f7ff ffa8 	bl	8006d08 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin);
 8006db8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006dbc:	48c8      	ldr	r0, [pc, #800]	; (80070e0 <MX_GPIO_Init+0x38c>)
 8006dbe:	f7ff ffa3 	bl	8006d08 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin);
 8006dc2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006dc6:	48c6      	ldr	r0, [pc, #792]	; (80070e0 <MX_GPIO_Init+0x38c>)
 8006dc8:	f7ff ff9e 	bl	8006d08 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(DC_GPIO_Port, DC_Pin);
 8006dcc:	2140      	movs	r1, #64	; 0x40
 8006dce:	48c5      	ldr	r0, [pc, #788]	; (80070e4 <MX_GPIO_Init+0x390>)
 8006dd0:	f7ff ff9a 	bl	8006d08 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(CS_GPIO_Port, CS_Pin);
 8006dd4:	2180      	movs	r1, #128	; 0x80
 8006dd6:	48c3      	ldr	r0, [pc, #780]	; (80070e4 <MX_GPIO_Init+0x390>)
 8006dd8:	f7ff ff96 	bl	8006d08 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(RST_GPIO_Port, RST_Pin);
 8006ddc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006de0:	48c0      	ldr	r0, [pc, #768]	; (80070e4 <MX_GPIO_Init+0x390>)
 8006de2:	f7ff ff91 	bl	8006d08 <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE14);
 8006de6:	49c0      	ldr	r1, [pc, #768]	; (80070e8 <MX_GPIO_Init+0x394>)
 8006de8:	2002      	movs	r0, #2
 8006dea:	f7ff feff 	bl	8006bec <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE15);
 8006dee:	49bf      	ldr	r1, [pc, #764]	; (80070ec <MX_GPIO_Init+0x398>)
 8006df0:	2002      	movs	r0, #2
 8006df2:	f7ff fefb 	bl	8006bec <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTF, LL_SYSCFG_EXTI_LINE0);
 8006df6:	f44f 2170 	mov.w	r1, #983040	; 0xf0000
 8006dfa:	2005      	movs	r0, #5
 8006dfc:	f7ff fef6 	bl	8006bec <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTF, LL_SYSCFG_EXTI_LINE1);
 8006e00:	f44f 0170 	mov.w	r1, #15728640	; 0xf00000
 8006e04:	2005      	movs	r0, #5
 8006e06:	f7ff fef1 	bl	8006bec <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE2);
 8006e0a:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 8006e0e:	2002      	movs	r0, #2
 8006e10:	f7ff feec 	bl	8006bec <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_14;
 8006e14:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006e18:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8006e1a:	2301      	movs	r3, #1
 8006e1c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8006e20:	2300      	movs	r3, #0
 8006e22:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8006e26:	2302      	movs	r3, #2
 8006e28:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8006e2c:	f107 031c 	add.w	r3, r7, #28
 8006e30:	4618      	mov	r0, r3
 8006e32:	f006 fd29 	bl	800d888 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_15;
 8006e36:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006e3a:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8006e3c:	2301      	movs	r3, #1
 8006e3e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8006e42:	2300      	movs	r3, #0
 8006e44:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8006e48:	2302      	movs	r3, #2
 8006e4a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8006e4e:	f107 031c 	add.w	r3, r7, #28
 8006e52:	4618      	mov	r0, r3
 8006e54:	f006 fd18 	bl	800d888 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_0;
 8006e58:	2301      	movs	r3, #1
 8006e5a:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8006e5c:	2301      	movs	r3, #1
 8006e5e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8006e62:	2300      	movs	r3, #0
 8006e64:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8006e68:	2302      	movs	r3, #2
 8006e6a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8006e6e:	f107 031c 	add.w	r3, r7, #28
 8006e72:	4618      	mov	r0, r3
 8006e74:	f006 fd08 	bl	800d888 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_1;
 8006e78:	2302      	movs	r3, #2
 8006e7a:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8006e7c:	2301      	movs	r3, #1
 8006e7e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8006e82:	2300      	movs	r3, #0
 8006e84:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8006e88:	2302      	movs	r3, #2
 8006e8a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8006e8e:	f107 031c 	add.w	r3, r7, #28
 8006e92:	4618      	mov	r0, r3
 8006e94:	f006 fcf8 	bl	800d888 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_2;
 8006e98:	2304      	movs	r3, #4
 8006e9a:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8006e9c:	2301      	movs	r3, #1
 8006e9e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8006ea2:	2300      	movs	r3, #0
 8006ea4:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8006ea8:	2302      	movs	r3, #2
 8006eaa:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8006eae:	f107 031c 	add.w	r3, r7, #28
 8006eb2:	4618      	mov	r0, r3
 8006eb4:	f006 fce8 	bl	800d888 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(BTN1_EXTI14_GPIO_Port, BTN1_EXTI14_Pin, LL_GPIO_PULL_UP);
 8006eb8:	2201      	movs	r2, #1
 8006eba:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006ebe:	4888      	ldr	r0, [pc, #544]	; (80070e0 <MX_GPIO_Init+0x38c>)
 8006ec0:	f7ff fef3 	bl	8006caa <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN2_EXTI15_GPIO_Port, BTN2_EXTI15_Pin, LL_GPIO_PULL_UP);
 8006ec4:	2201      	movs	r2, #1
 8006ec6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006eca:	4885      	ldr	r0, [pc, #532]	; (80070e0 <MX_GPIO_Init+0x38c>)
 8006ecc:	f7ff feed 	bl	8006caa <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN3_EXTI0_GPIO_Port, BTN3_EXTI0_Pin, LL_GPIO_PULL_UP);
 8006ed0:	2201      	movs	r2, #1
 8006ed2:	2101      	movs	r1, #1
 8006ed4:	4886      	ldr	r0, [pc, #536]	; (80070f0 <MX_GPIO_Init+0x39c>)
 8006ed6:	f7ff fee8 	bl	8006caa <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN4_EXTI1_GPIO_Port, BTN4_EXTI1_Pin, LL_GPIO_PULL_UP);
 8006eda:	2201      	movs	r2, #1
 8006edc:	2102      	movs	r1, #2
 8006ede:	4884      	ldr	r0, [pc, #528]	; (80070f0 <MX_GPIO_Init+0x39c>)
 8006ee0:	f7ff fee3 	bl	8006caa <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(ENC_EXTI2_GPIO_Port, ENC_EXTI2_Pin, LL_GPIO_PULL_UP);
 8006ee4:	2201      	movs	r2, #1
 8006ee6:	2104      	movs	r1, #4
 8006ee8:	487d      	ldr	r0, [pc, #500]	; (80070e0 <MX_GPIO_Init+0x38c>)
 8006eea:	f7ff fede 	bl	8006caa <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(BTN1_EXTI14_GPIO_Port, BTN1_EXTI14_Pin, LL_GPIO_MODE_INPUT);
 8006eee:	2200      	movs	r2, #0
 8006ef0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006ef4:	487a      	ldr	r0, [pc, #488]	; (80070e0 <MX_GPIO_Init+0x38c>)
 8006ef6:	f7ff fea9 	bl	8006c4c <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN2_EXTI15_GPIO_Port, BTN2_EXTI15_Pin, LL_GPIO_MODE_INPUT);
 8006efa:	2200      	movs	r2, #0
 8006efc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006f00:	4877      	ldr	r0, [pc, #476]	; (80070e0 <MX_GPIO_Init+0x38c>)
 8006f02:	f7ff fea3 	bl	8006c4c <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN3_EXTI0_GPIO_Port, BTN3_EXTI0_Pin, LL_GPIO_MODE_INPUT);
 8006f06:	2200      	movs	r2, #0
 8006f08:	2101      	movs	r1, #1
 8006f0a:	4879      	ldr	r0, [pc, #484]	; (80070f0 <MX_GPIO_Init+0x39c>)
 8006f0c:	f7ff fe9e 	bl	8006c4c <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN4_EXTI1_GPIO_Port, BTN4_EXTI1_Pin, LL_GPIO_MODE_INPUT);
 8006f10:	2200      	movs	r2, #0
 8006f12:	2102      	movs	r1, #2
 8006f14:	4876      	ldr	r0, [pc, #472]	; (80070f0 <MX_GPIO_Init+0x39c>)
 8006f16:	f7ff fe99 	bl	8006c4c <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(ENC_EXTI2_GPIO_Port, ENC_EXTI2_Pin, LL_GPIO_MODE_INPUT);
 8006f1a:	2200      	movs	r2, #0
 8006f1c:	2104      	movs	r1, #4
 8006f1e:	4870      	ldr	r0, [pc, #448]	; (80070e0 <MX_GPIO_Init+0x38c>)
 8006f20:	f7ff fe94 	bl	8006c4c <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = TRIGMODE_Pin;
 8006f24:	2308      	movs	r3, #8
 8006f26:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8006f28:	2301      	movs	r3, #1
 8006f2a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8006f2c:	2300      	movs	r3, #0
 8006f2e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006f30:	2300      	movs	r3, #0
 8006f32:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8006f34:	2302      	movs	r3, #2
 8006f36:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMODE_GPIO_Port, &GPIO_InitStruct);
 8006f38:	1d3b      	adds	r3, r7, #4
 8006f3a:	4619      	mov	r1, r3
 8006f3c:	4868      	ldr	r0, [pc, #416]	; (80070e0 <MX_GPIO_Init+0x38c>)
 8006f3e:	f006 fe96 	bl	800dc6e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = DCBIAS_INVERT_Pin;
 8006f42:	2308      	movs	r3, #8
 8006f44:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8006f46:	2301      	movs	r3, #1
 8006f48:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8006f4a:	2300      	movs	r3, #0
 8006f4c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006f4e:	2300      	movs	r3, #0
 8006f50:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006f52:	2300      	movs	r3, #0
 8006f54:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(DCBIAS_INVERT_GPIO_Port, &GPIO_InitStruct);
 8006f56:	1d3b      	adds	r3, r7, #4
 8006f58:	4619      	mov	r1, r3
 8006f5a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006f5e:	f006 fe86 	bl	800dc6e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SG2_Pin;
 8006f62:	2310      	movs	r3, #16
 8006f64:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8006f66:	2301      	movs	r3, #1
 8006f68:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8006f6a:	2300      	movs	r3, #0
 8006f6c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006f6e:	2300      	movs	r3, #0
 8006f70:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006f72:	2300      	movs	r3, #0
 8006f74:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(SG2_GPIO_Port, &GPIO_InitStruct);
 8006f76:	1d3b      	adds	r3, r7, #4
 8006f78:	4619      	mov	r1, r3
 8006f7a:	4859      	ldr	r0, [pc, #356]	; (80070e0 <MX_GPIO_Init+0x38c>)
 8006f7c:	f006 fe77 	bl	800dc6e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SG1_Pin;
 8006f80:	2320      	movs	r3, #32
 8006f82:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8006f84:	2301      	movs	r3, #1
 8006f86:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8006f88:	2300      	movs	r3, #0
 8006f8a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006f90:	2300      	movs	r3, #0
 8006f92:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(SG1_GPIO_Port, &GPIO_InitStruct);
 8006f94:	1d3b      	adds	r3, r7, #4
 8006f96:	4619      	mov	r1, r3
 8006f98:	4851      	ldr	r0, [pc, #324]	; (80070e0 <MX_GPIO_Init+0x38c>)
 8006f9a:	f006 fe68 	bl	800dc6e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SG0_Pin;
 8006f9e:	2301      	movs	r3, #1
 8006fa0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8006fa2:	2301      	movs	r3, #1
 8006fa4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8006fa6:	2300      	movs	r3, #0
 8006fa8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006faa:	2300      	movs	r3, #0
 8006fac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006fae:	2300      	movs	r3, #0
 8006fb0:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(SG0_GPIO_Port, &GPIO_InitStruct);
 8006fb2:	1d3b      	adds	r3, r7, #4
 8006fb4:	4619      	mov	r1, r3
 8006fb6:	484b      	ldr	r0, [pc, #300]	; (80070e4 <MX_GPIO_Init+0x390>)
 8006fb8:	f006 fe59 	bl	800dc6e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TRIGMUX1_Pin;
 8006fbc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006fc0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8006fc2:	2301      	movs	r3, #1
 8006fc4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006fca:	2300      	movs	r3, #0
 8006fcc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006fce:	2300      	movs	r3, #0
 8006fd0:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMUX1_GPIO_Port, &GPIO_InitStruct);
 8006fd2:	1d3b      	adds	r3, r7, #4
 8006fd4:	4619      	mov	r1, r3
 8006fd6:	4842      	ldr	r0, [pc, #264]	; (80070e0 <MX_GPIO_Init+0x38c>)
 8006fd8:	f006 fe49 	bl	800dc6e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TRIGMUX2_Pin;
 8006fdc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006fe0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8006fe2:	2301      	movs	r3, #1
 8006fe4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8006fe6:	2300      	movs	r3, #0
 8006fe8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006fea:	2300      	movs	r3, #0
 8006fec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006fee:	2300      	movs	r3, #0
 8006ff0:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMUX2_GPIO_Port, &GPIO_InitStruct);
 8006ff2:	1d3b      	adds	r3, r7, #4
 8006ff4:	4619      	mov	r1, r3
 8006ff6:	483a      	ldr	r0, [pc, #232]	; (80070e0 <MX_GPIO_Init+0x38c>)
 8006ff8:	f006 fe39 	bl	800dc6e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = DC_Pin;
 8006ffc:	2340      	movs	r3, #64	; 0x40
 8006ffe:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8007000:	2301      	movs	r3, #1
 8007002:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8007004:	2303      	movs	r3, #3
 8007006:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8007008:	2300      	movs	r3, #0
 800700a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800700c:	2300      	movs	r3, #0
 800700e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(DC_GPIO_Port, &GPIO_InitStruct);
 8007010:	1d3b      	adds	r3, r7, #4
 8007012:	4619      	mov	r1, r3
 8007014:	4833      	ldr	r0, [pc, #204]	; (80070e4 <MX_GPIO_Init+0x390>)
 8007016:	f006 fe2a 	bl	800dc6e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CS_Pin;
 800701a:	2380      	movs	r3, #128	; 0x80
 800701c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800701e:	2301      	movs	r3, #1
 8007020:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8007022:	2303      	movs	r3, #3
 8007024:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8007026:	2300      	movs	r3, #0
 8007028:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800702a:	2300      	movs	r3, #0
 800702c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 800702e:	1d3b      	adds	r3, r7, #4
 8007030:	4619      	mov	r1, r3
 8007032:	482c      	ldr	r0, [pc, #176]	; (80070e4 <MX_GPIO_Init+0x390>)
 8007034:	f006 fe1b 	bl	800dc6e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = RST_Pin;
 8007038:	f44f 7300 	mov.w	r3, #512	; 0x200
 800703c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800703e:	2301      	movs	r3, #1
 8007040:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8007042:	2303      	movs	r3, #3
 8007044:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8007046:	2300      	movs	r3, #0
 8007048:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800704a:	2300      	movs	r3, #0
 800704c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 800704e:	1d3b      	adds	r3, r7, #4
 8007050:	4619      	mov	r1, r3
 8007052:	4824      	ldr	r0, [pc, #144]	; (80070e4 <MX_GPIO_Init+0x390>)
 8007054:	f006 fe0b 	bl	800dc6e <LL_GPIO_Init>

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8007058:	f7ff fd3e 	bl	8006ad8 <__NVIC_GetPriorityGrouping>
 800705c:	4603      	mov	r3, r0
 800705e:	2200      	movs	r2, #0
 8007060:	2100      	movs	r1, #0
 8007062:	4618      	mov	r0, r3
 8007064:	f7ff fd8e 	bl	8006b84 <NVIC_EncodePriority>
 8007068:	4603      	mov	r3, r0
 800706a:	4619      	mov	r1, r3
 800706c:	2006      	movs	r0, #6
 800706e:	f7ff fd5f 	bl	8006b30 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI0_IRQn);
 8007072:	2006      	movs	r0, #6
 8007074:	f7ff fd3e 	bl	8006af4 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8007078:	f7ff fd2e 	bl	8006ad8 <__NVIC_GetPriorityGrouping>
 800707c:	4603      	mov	r3, r0
 800707e:	2200      	movs	r2, #0
 8007080:	2100      	movs	r1, #0
 8007082:	4618      	mov	r0, r3
 8007084:	f7ff fd7e 	bl	8006b84 <NVIC_EncodePriority>
 8007088:	4603      	mov	r3, r0
 800708a:	4619      	mov	r1, r3
 800708c:	2007      	movs	r0, #7
 800708e:	f7ff fd4f 	bl	8006b30 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI1_IRQn);
 8007092:	2007      	movs	r0, #7
 8007094:	f7ff fd2e 	bl	8006af4 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8007098:	f7ff fd1e 	bl	8006ad8 <__NVIC_GetPriorityGrouping>
 800709c:	4603      	mov	r3, r0
 800709e:	2200      	movs	r2, #0
 80070a0:	2100      	movs	r1, #0
 80070a2:	4618      	mov	r0, r3
 80070a4:	f7ff fd6e 	bl	8006b84 <NVIC_EncodePriority>
 80070a8:	4603      	mov	r3, r0
 80070aa:	4619      	mov	r1, r3
 80070ac:	2008      	movs	r0, #8
 80070ae:	f7ff fd3f 	bl	8006b30 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI2_IRQn);
 80070b2:	2008      	movs	r0, #8
 80070b4:	f7ff fd1e 	bl	8006af4 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI15_10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80070b8:	f7ff fd0e 	bl	8006ad8 <__NVIC_GetPriorityGrouping>
 80070bc:	4603      	mov	r3, r0
 80070be:	2200      	movs	r2, #0
 80070c0:	2100      	movs	r1, #0
 80070c2:	4618      	mov	r0, r3
 80070c4:	f7ff fd5e 	bl	8006b84 <NVIC_EncodePriority>
 80070c8:	4603      	mov	r3, r0
 80070ca:	4619      	mov	r1, r3
 80070cc:	2028      	movs	r0, #40	; 0x28
 80070ce:	f7ff fd2f 	bl	8006b30 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI15_10_IRQn);
 80070d2:	2028      	movs	r0, #40	; 0x28
 80070d4:	f7ff fd0e 	bl	8006af4 <__NVIC_EnableIRQ>

}
 80070d8:	bf00      	nop
 80070da:	3728      	adds	r7, #40	; 0x28
 80070dc:	46bd      	mov	sp, r7
 80070de:	e009      	b.n	80070f4 <MX_GPIO_Init+0x3a0>
 80070e0:	48000800 	.word	0x48000800
 80070e4:	48000400 	.word	0x48000400
 80070e8:	0f000003 	.word	0x0f000003
 80070ec:	f0000003 	.word	0xf0000003
 80070f0:	48001400 	.word	0x48001400
 80070f4:	bd80      	pop	{r7, pc}
 80070f6:	bf00      	nop

080070f8 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80070f8:	b480      	push	{r7}
 80070fa:	b083      	sub	sp, #12
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8007100:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8007104:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8007108:	f003 0301 	and.w	r3, r3, #1
 800710c:	2b00      	cmp	r3, #0
 800710e:	d013      	beq.n	8007138 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8007110:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8007114:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8007118:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800711c:	2b00      	cmp	r3, #0
 800711e:	d00b      	beq.n	8007138 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8007120:	e000      	b.n	8007124 <ITM_SendChar+0x2c>
    {
      __NOP();
 8007122:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8007124:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	2b00      	cmp	r3, #0
 800712c:	d0f9      	beq.n	8007122 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800712e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8007132:	687a      	ldr	r2, [r7, #4]
 8007134:	b2d2      	uxtb	r2, r2
 8007136:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8007138:	687b      	ldr	r3, [r7, #4]
}
 800713a:	4618      	mov	r0, r3
 800713c:	370c      	adds	r7, #12
 800713e:	46bd      	mov	sp, r7
 8007140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007144:	4770      	bx	lr

08007146 <_write>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// redirect printf to SWV
int _write(int file, char *ptr, int len)
{
 8007146:	b580      	push	{r7, lr}
 8007148:	b086      	sub	sp, #24
 800714a:	af00      	add	r7, sp, #0
 800714c:	60f8      	str	r0, [r7, #12]
 800714e:	60b9      	str	r1, [r7, #8]
 8007150:	607a      	str	r2, [r7, #4]
  int i=0;
 8007152:	2300      	movs	r3, #0
 8007154:	617b      	str	r3, [r7, #20]
  for(i=0 ; i<len ; i++)
 8007156:	2300      	movs	r3, #0
 8007158:	617b      	str	r3, [r7, #20]
 800715a:	e009      	b.n	8007170 <_write+0x2a>
    ITM_SendChar((*ptr++));
 800715c:	68bb      	ldr	r3, [r7, #8]
 800715e:	1c5a      	adds	r2, r3, #1
 8007160:	60ba      	str	r2, [r7, #8]
 8007162:	781b      	ldrb	r3, [r3, #0]
 8007164:	4618      	mov	r0, r3
 8007166:	f7ff ffc7 	bl	80070f8 <ITM_SendChar>
  for(i=0 ; i<len ; i++)
 800716a:	697b      	ldr	r3, [r7, #20]
 800716c:	3301      	adds	r3, #1
 800716e:	617b      	str	r3, [r7, #20]
 8007170:	697a      	ldr	r2, [r7, #20]
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	429a      	cmp	r2, r3
 8007176:	dbf1      	blt.n	800715c <_write+0x16>
  return len;
 8007178:	687b      	ldr	r3, [r7, #4]
}
 800717a:	4618      	mov	r0, r3
 800717c:	3718      	adds	r7, #24
 800717e:	46bd      	mov	sp, r7
 8007180:	bd80      	pop	{r7, pc}
	...

08007184 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8007184:	b580      	push	{r7, lr}
 8007186:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8007188:	f000 feab 	bl	8007ee2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800718c:	f000 f86c 	bl	8007268 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8007190:	f7ff fde0 	bl	8006d54 <MX_GPIO_Init>
  MX_DMA_Init();
 8007194:	f7ff fc6e 	bl	8006a74 <MX_DMA_Init>
  MX_DAC1_Init();
 8007198:	f7ff fb5e 	bl	8006858 <MX_DAC1_Init>
  MX_DAC2_Init();
 800719c:	f7ff fb96 	bl	80068cc <MX_DAC2_Init>
  MX_ADC1_Init();
 80071a0:	f7ff fa1c 	bl	80065dc <MX_ADC1_Init>
  MX_COMP1_Init();
 80071a4:	f7ff fafe 	bl	80067a4 <MX_COMP1_Init>
  MX_TIM2_Init();
 80071a8:	f000 fba0 	bl	80078ec <MX_TIM2_Init>
  MX_SPI3_Init();
 80071ac:	f000 f908 	bl	80073c0 <MX_SPI3_Init>
  MX_RNG_Init();
 80071b0:	f000 f8f8 	bl	80073a4 <MX_RNG_Init>
  MX_TIM1_Init();
 80071b4:	f000 fb2a 	bl	800780c <MX_TIM1_Init>
  MX_TIM8_Init();
 80071b8:	f000 fc80 	bl	8007abc <MX_TIM8_Init>
  MX_TIM16_Init();
 80071bc:	f000 fd38 	bl	8007c30 <MX_TIM16_Init>
  MX_TIM15_Init();
 80071c0:	f000 fce4 	bl	8007b8c <MX_TIM15_Init>
  MX_TIM5_Init();
 80071c4:	f000 fc2c 	bl	8007a20 <MX_TIM5_Init>
  MX_TIM3_Init();
 80071c8:	f000 fbdc 	bl	8007984 <MX_TIM3_Init>

//  SM_EnablePwmToSignal();


//  SM_DisablePwmToSignal();
  SM_EnableDacToSignal();
 80071cc:	f7fe fedc 	bl	8005f88 <SM_EnableDacToSignal>

  DT_InitRegister();
 80071d0:	f7fd ffb0 	bl	8005134 <DT_InitRegister>

  // main signal function output (external)
  SM_Init();
 80071d4:	f7fe fcf4 	bl	8005bc0 <SM_Init>
  FuncO_ApplyPresetToSignal(eDefaultFuncPreset);
 80071d8:	2000      	movs	r0, #0
 80071da:	f7fe fa59 	bl	8005690 <FuncO_ApplyPresetToSignal>
  FuncO_ApplyPresetToSync(eDefaultFuncPreset);
 80071de:	2000      	movs	r0, #0
 80071e0:	f7fe fb1e 	bl	8005820 <FuncO_ApplyPresetToSync>

  // DC bias output (internal)
  HAL_DAC_Start(&hdac1, DAC1_CHANNEL_2);
 80071e4:	2110      	movs	r1, #16
 80071e6:	481b      	ldr	r0, [pc, #108]	; (8007254 <main+0xd0>)
 80071e8:	f002 fbaf 	bl	800994a <HAL_DAC_Start>

  // send trigger input out to dac
  //HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, trigger_input, TRIGGER_DATA_SIZE, DAC_ALIGN_12B_R);

  // TIM2 - DAC TIMER
  OUTPUT_TIMER->CR1 |= (TIM_CR1_CEN);
 80071ec:	4b1a      	ldr	r3, [pc, #104]	; (8007258 <main+0xd4>)
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	4a19      	ldr	r2, [pc, #100]	; (8007258 <main+0xd4>)
 80071f2:	f043 0301 	orr.w	r3, r3, #1
 80071f6:	6013      	str	r3, [r2, #0]
  FreqO_ApplyPreset(eDefaultFreqPreset);
 80071f8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80071fc:	f7fe f944 	bl	8005488 <FreqO_ApplyPreset>



  // DC bias inversion
  HAL_GPIO_WritePin(DCBIAS_INVERT_GPIO_Port, DCBIAS_INVERT_Pin, GPIO_PIN_SET);
 8007200:	2201      	movs	r2, #1
 8007202:	2108      	movs	r1, #8
 8007204:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007208:	f003 fccc 	bl	800aba4 <HAL_GPIO_WritePin>

  // PGA gain
  //GO_ApplyPreset_Fast(eDefaultGainPreset);
  VPP_ApplyProfileToSignal(eDefaultVppPreset);
 800720c:	2059      	movs	r0, #89	; 0x59
 800720e:	f7ff f807 	bl	8006220 <VPP_ApplyProfileToSignal>


// http://www.ti.com/lit/ds/symlink/ts5a3357.pdf
  HAL_GPIO_WritePin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin, GPIO_PIN_RESET);	// TS5A3357 Pin6
 8007212:	2200      	movs	r2, #0
 8007214:	f44f 7180 	mov.w	r1, #256	; 0x100
 8007218:	4810      	ldr	r0, [pc, #64]	; (800725c <main+0xd8>)
 800721a:	f003 fcc3 	bl	800aba4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin, GPIO_PIN_RESET);	// TS5A3357 Pin5
 800721e:	2200      	movs	r2, #0
 8007220:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007224:	480d      	ldr	r0, [pc, #52]	; (800725c <main+0xd8>)
 8007226:	f003 fcbd 	bl	800aba4 <HAL_GPIO_WritePin>



#ifndef DISABLE_ALL_TIMERS
  // encoder input
  HAL_TIM_Base_Start(&htim1);		// enable encoder timer
 800722a:	480d      	ldr	r0, [pc, #52]	; (8007260 <main+0xdc>)
 800722c:	f004 fdb4 	bl	800bd98 <HAL_TIM_Base_Start>
  //TIM1->DIER |= TIM_DIER_IDXIE;		// enable index interrupts

#endif	//DISABLE_ALL_TIMERS

  TIM6->PSC = 65535;
 8007230:	4b0c      	ldr	r3, [pc, #48]	; (8007264 <main+0xe0>)
 8007232:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007236:	629a      	str	r2, [r3, #40]	; 0x28
  TIM6->ARR = 65535;
 8007238:	4b0a      	ldr	r3, [pc, #40]	; (8007264 <main+0xe0>)
 800723a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800723e:	62da      	str	r2, [r3, #44]	; 0x2c



  // TFT lib enable
  DM_Init();
 8007240:	f7f9 fd70 	bl	8000d24 <DM_Init>
  DM_PostInit();
 8007244:	f7f9 fd7c 	bl	8000d40 <DM_PostInit>

  // Intialise interrupt manager
  IM_Init();
 8007248:	f7fd fdc2 	bl	8004dd0 <IM_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {


	EM_ProcessEvent();
 800724c:	f7fc fd18 	bl	8003c80 <EM_ProcessEvent>
 8007250:	e7fc      	b.n	800724c <main+0xc8>
 8007252:	bf00      	nop
 8007254:	200026a8 	.word	0x200026a8
 8007258:	40013400 	.word	0x40013400
 800725c:	48000800 	.word	0x48000800
 8007260:	20002864 	.word	0x20002864
 8007264:	40001000 	.word	0x40001000

08007268 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8007268:	b580      	push	{r7, lr}
 800726a:	b0a8      	sub	sp, #160	; 0xa0
 800726c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800726e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8007272:	2238      	movs	r2, #56	; 0x38
 8007274:	2100      	movs	r1, #0
 8007276:	4618      	mov	r0, r3
 8007278:	f007 fde8 	bl	800ee4c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800727c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8007280:	2200      	movs	r2, #0
 8007282:	601a      	str	r2, [r3, #0]
 8007284:	605a      	str	r2, [r3, #4]
 8007286:	609a      	str	r2, [r3, #8]
 8007288:	60da      	str	r2, [r3, #12]
 800728a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800728c:	463b      	mov	r3, r7
 800728e:	2254      	movs	r2, #84	; 0x54
 8007290:	2100      	movs	r1, #0
 8007292:	4618      	mov	r0, r3
 8007294:	f007 fdda 	bl	800ee4c <memset>

  /** Configure the main internal regulator output voltage 
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8007298:	2000      	movs	r0, #0
 800729a:	f003 fc9b 	bl	800abd4 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 800729e:	2322      	movs	r3, #34	; 0x22
 80072a0:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80072a2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80072a6:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80072a8:	2340      	movs	r3, #64	; 0x40
 80072aa:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80072ac:	2301      	movs	r3, #1
 80072ae:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80072b2:	2302      	movs	r3, #2
 80072b4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80072b8:	2302      	movs	r3, #2
 80072ba:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 80072be:	2302      	movs	r3, #2
 80072c0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLN = 42;
 80072c4:	232a      	movs	r3, #42	; 0x2a
 80072c6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV30;
 80072ca:	231e      	movs	r3, #30
 80072cc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 80072d0:	2304      	movs	r3, #4
 80072d2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80072d6:	2302      	movs	r3, #2
 80072d8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80072dc:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80072e0:	4618      	mov	r0, r3
 80072e2:	f003 fd1b 	bl	800ad1c <HAL_RCC_OscConfig>
 80072e6:	4603      	mov	r3, r0
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d001      	beq.n	80072f0 <SystemClock_Config+0x88>
  {
    Error_Handler();
 80072ec:	f000 f82a 	bl	8007344 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80072f0:	230f      	movs	r3, #15
 80072f2:	657b      	str	r3, [r7, #84]	; 0x54
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80072f4:	2303      	movs	r3, #3
 80072f6:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80072f8:	2300      	movs	r3, #0
 80072fa:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80072fc:	2300      	movs	r3, #0
 80072fe:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8007300:	2300      	movs	r3, #0
 8007302:	667b      	str	r3, [r7, #100]	; 0x64

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_8) != HAL_OK)
 8007304:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8007308:	2108      	movs	r1, #8
 800730a:	4618      	mov	r0, r3
 800730c:	f004 f81e 	bl	800b34c <HAL_RCC_ClockConfig>
 8007310:	4603      	mov	r3, r0
 8007312:	2b00      	cmp	r3, #0
 8007314:	d001      	beq.n	800731a <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8007316:	f000 f815 	bl	8007344 <Error_Handler>
  }
  /** Initializes the peripherals clocks 
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RNG|RCC_PERIPHCLK_ADC12;
 800731a:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800731e:	603b      	str	r3, [r7, #0]
  PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_HSI48;
 8007320:	2300      	movs	r3, #0
 8007322:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8007324:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8007328:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800732a:	463b      	mov	r3, r7
 800732c:	4618      	mov	r0, r3
 800732e:	f004 f9fd 	bl	800b72c <HAL_RCCEx_PeriphCLKConfig>
 8007332:	4603      	mov	r3, r0
 8007334:	2b00      	cmp	r3, #0
 8007336:	d001      	beq.n	800733c <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8007338:	f000 f804 	bl	8007344 <Error_Handler>
  }
}
 800733c:	bf00      	nop
 800733e:	37a0      	adds	r7, #160	; 0xa0
 8007340:	46bd      	mov	sp, r7
 8007342:	bd80      	pop	{r7, pc}

08007344 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8007344:	b480      	push	{r7}
 8007346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8007348:	bf00      	nop
 800734a:	46bd      	mov	sp, r7
 800734c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007350:	4770      	bx	lr

08007352 <LL_RNG_Enable>:
  * @rmtoll CR           RNGEN         LL_RNG_Enable
  * @param  RNGx RNG Instance
  * @retval None
  */
__STATIC_INLINE void LL_RNG_Enable(RNG_TypeDef *RNGx)
{
 8007352:	b480      	push	{r7}
 8007354:	b083      	sub	sp, #12
 8007356:	af00      	add	r7, sp, #0
 8007358:	6078      	str	r0, [r7, #4]
  SET_BIT(RNGx->CR, RNG_CR_RNGEN);
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	f043 0204 	orr.w	r2, r3, #4
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	601a      	str	r2, [r3, #0]
}
 8007366:	bf00      	nop
 8007368:	370c      	adds	r7, #12
 800736a:	46bd      	mov	sp, r7
 800736c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007370:	4770      	bx	lr
	...

08007374 <LL_AHB2_GRP1_EnableClock>:
{
 8007374:	b480      	push	{r7}
 8007376:	b085      	sub	sp, #20
 8007378:	af00      	add	r7, sp, #0
 800737a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800737c:	4b08      	ldr	r3, [pc, #32]	; (80073a0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800737e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007380:	4907      	ldr	r1, [pc, #28]	; (80073a0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	4313      	orrs	r3, r2
 8007386:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8007388:	4b05      	ldr	r3, [pc, #20]	; (80073a0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800738a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	4013      	ands	r3, r2
 8007390:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8007392:	68fb      	ldr	r3, [r7, #12]
}
 8007394:	bf00      	nop
 8007396:	3714      	adds	r7, #20
 8007398:	46bd      	mov	sp, r7
 800739a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800739e:	4770      	bx	lr
 80073a0:	40021000 	.word	0x40021000

080073a4 <MX_RNG_Init>:

/* USER CODE END 0 */

/* RNG init function */
void MX_RNG_Init(void)
{
 80073a4:	b580      	push	{r7, lr}
 80073a6:	af00      	add	r7, sp, #0

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_RNG);
 80073a8:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 80073ac:	f7ff ffe2 	bl	8007374 <LL_AHB2_GRP1_EnableClock>

  LL_RNG_Enable(RNG);
 80073b0:	4802      	ldr	r0, [pc, #8]	; (80073bc <MX_RNG_Init+0x18>)
 80073b2:	f7ff ffce 	bl	8007352 <LL_RNG_Enable>

}
 80073b6:	bf00      	nop
 80073b8:	bd80      	pop	{r7, pc}
 80073ba:	bf00      	nop
 80073bc:	50060800 	.word	0x50060800

080073c0 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80073c0:	b580      	push	{r7, lr}
 80073c2:	af00      	add	r7, sp, #0

  hspi3.Instance = SPI3;
 80073c4:	4b1b      	ldr	r3, [pc, #108]	; (8007434 <MX_SPI3_Init+0x74>)
 80073c6:	4a1c      	ldr	r2, [pc, #112]	; (8007438 <MX_SPI3_Init+0x78>)
 80073c8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80073ca:	4b1a      	ldr	r3, [pc, #104]	; (8007434 <MX_SPI3_Init+0x74>)
 80073cc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80073d0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80073d2:	4b18      	ldr	r3, [pc, #96]	; (8007434 <MX_SPI3_Init+0x74>)
 80073d4:	2200      	movs	r2, #0
 80073d6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80073d8:	4b16      	ldr	r3, [pc, #88]	; (8007434 <MX_SPI3_Init+0x74>)
 80073da:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80073de:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80073e0:	4b14      	ldr	r3, [pc, #80]	; (8007434 <MX_SPI3_Init+0x74>)
 80073e2:	2200      	movs	r2, #0
 80073e4:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80073e6:	4b13      	ldr	r3, [pc, #76]	; (8007434 <MX_SPI3_Init+0x74>)
 80073e8:	2200      	movs	r2, #0
 80073ea:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80073ec:	4b11      	ldr	r3, [pc, #68]	; (8007434 <MX_SPI3_Init+0x74>)
 80073ee:	f44f 7200 	mov.w	r2, #512	; 0x200
 80073f2:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80073f4:	4b0f      	ldr	r3, [pc, #60]	; (8007434 <MX_SPI3_Init+0x74>)
 80073f6:	2210      	movs	r2, #16
 80073f8:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80073fa:	4b0e      	ldr	r3, [pc, #56]	; (8007434 <MX_SPI3_Init+0x74>)
 80073fc:	2200      	movs	r2, #0
 80073fe:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8007400:	4b0c      	ldr	r3, [pc, #48]	; (8007434 <MX_SPI3_Init+0x74>)
 8007402:	2200      	movs	r2, #0
 8007404:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007406:	4b0b      	ldr	r3, [pc, #44]	; (8007434 <MX_SPI3_Init+0x74>)
 8007408:	2200      	movs	r2, #0
 800740a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 800740c:	4b09      	ldr	r3, [pc, #36]	; (8007434 <MX_SPI3_Init+0x74>)
 800740e:	2207      	movs	r2, #7
 8007410:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8007412:	4b08      	ldr	r3, [pc, #32]	; (8007434 <MX_SPI3_Init+0x74>)
 8007414:	2200      	movs	r2, #0
 8007416:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8007418:	4b06      	ldr	r3, [pc, #24]	; (8007434 <MX_SPI3_Init+0x74>)
 800741a:	2208      	movs	r2, #8
 800741c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800741e:	4805      	ldr	r0, [pc, #20]	; (8007434 <MX_SPI3_Init+0x74>)
 8007420:	f004 fbd0 	bl	800bbc4 <HAL_SPI_Init>
 8007424:	4603      	mov	r3, r0
 8007426:	2b00      	cmp	r3, #0
 8007428:	d001      	beq.n	800742e <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 800742a:	f7ff ff8b 	bl	8007344 <Error_Handler>
  }

}
 800742e:	bf00      	nop
 8007430:	bd80      	pop	{r7, pc}
 8007432:	bf00      	nop
 8007434:	2000271c 	.word	0x2000271c
 8007438:	40003c00 	.word	0x40003c00

0800743c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800743c:	b580      	push	{r7, lr}
 800743e:	b08a      	sub	sp, #40	; 0x28
 8007440:	af00      	add	r7, sp, #0
 8007442:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007444:	f107 0314 	add.w	r3, r7, #20
 8007448:	2200      	movs	r2, #0
 800744a:	601a      	str	r2, [r3, #0]
 800744c:	605a      	str	r2, [r3, #4]
 800744e:	609a      	str	r2, [r3, #8]
 8007450:	60da      	str	r2, [r3, #12]
 8007452:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	4a17      	ldr	r2, [pc, #92]	; (80074b8 <HAL_SPI_MspInit+0x7c>)
 800745a:	4293      	cmp	r3, r2
 800745c:	d128      	bne.n	80074b0 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800745e:	4b17      	ldr	r3, [pc, #92]	; (80074bc <HAL_SPI_MspInit+0x80>)
 8007460:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007462:	4a16      	ldr	r2, [pc, #88]	; (80074bc <HAL_SPI_MspInit+0x80>)
 8007464:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007468:	6593      	str	r3, [r2, #88]	; 0x58
 800746a:	4b14      	ldr	r3, [pc, #80]	; (80074bc <HAL_SPI_MspInit+0x80>)
 800746c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800746e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007472:	613b      	str	r3, [r7, #16]
 8007474:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007476:	4b11      	ldr	r3, [pc, #68]	; (80074bc <HAL_SPI_MspInit+0x80>)
 8007478:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800747a:	4a10      	ldr	r2, [pc, #64]	; (80074bc <HAL_SPI_MspInit+0x80>)
 800747c:	f043 0304 	orr.w	r3, r3, #4
 8007480:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007482:	4b0e      	ldr	r3, [pc, #56]	; (80074bc <HAL_SPI_MspInit+0x80>)
 8007484:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007486:	f003 0304 	and.w	r3, r3, #4
 800748a:	60fb      	str	r3, [r7, #12]
 800748c:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration    
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800748e:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8007492:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007494:	2302      	movs	r3, #2
 8007496:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007498:	2300      	movs	r3, #0
 800749a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800749c:	2300      	movs	r3, #0
 800749e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80074a0:	2306      	movs	r3, #6
 80074a2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80074a4:	f107 0314 	add.w	r3, r7, #20
 80074a8:	4619      	mov	r1, r3
 80074aa:	4805      	ldr	r0, [pc, #20]	; (80074c0 <HAL_SPI_MspInit+0x84>)
 80074ac:	f003 f916 	bl	800a6dc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80074b0:	bf00      	nop
 80074b2:	3728      	adds	r7, #40	; 0x28
 80074b4:	46bd      	mov	sp, r7
 80074b6:	bd80      	pop	{r7, pc}
 80074b8:	40003c00 	.word	0x40003c00
 80074bc:	40021000 	.word	0x40021000
 80074c0:	48000800 	.word	0x48000800

080074c4 <LL_PWR_DisableUCPDDeadBattery>:
  *         control to the UCPD (which should therefore be initialized before doing the disable).
  * @rmtoll CR3          UCPD_DBDIS           LL_PWR_DisableUCPDDeadBattery
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableUCPDDeadBattery(void)
{
 80074c4:	b480      	push	{r7}
 80074c6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80074c8:	4b05      	ldr	r3, [pc, #20]	; (80074e0 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 80074ca:	689b      	ldr	r3, [r3, #8]
 80074cc:	4a04      	ldr	r2, [pc, #16]	; (80074e0 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 80074ce:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80074d2:	6093      	str	r3, [r2, #8]
}
 80074d4:	bf00      	nop
 80074d6:	46bd      	mov	sp, r7
 80074d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074dc:	4770      	bx	lr
 80074de:	bf00      	nop
 80074e0:	40007000 	.word	0x40007000

080074e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80074e4:	b580      	push	{r7, lr}
 80074e6:	b082      	sub	sp, #8
 80074e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80074ea:	4b0f      	ldr	r3, [pc, #60]	; (8007528 <HAL_MspInit+0x44>)
 80074ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80074ee:	4a0e      	ldr	r2, [pc, #56]	; (8007528 <HAL_MspInit+0x44>)
 80074f0:	f043 0301 	orr.w	r3, r3, #1
 80074f4:	6613      	str	r3, [r2, #96]	; 0x60
 80074f6:	4b0c      	ldr	r3, [pc, #48]	; (8007528 <HAL_MspInit+0x44>)
 80074f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80074fa:	f003 0301 	and.w	r3, r3, #1
 80074fe:	607b      	str	r3, [r7, #4]
 8007500:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8007502:	4b09      	ldr	r3, [pc, #36]	; (8007528 <HAL_MspInit+0x44>)
 8007504:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007506:	4a08      	ldr	r2, [pc, #32]	; (8007528 <HAL_MspInit+0x44>)
 8007508:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800750c:	6593      	str	r3, [r2, #88]	; 0x58
 800750e:	4b06      	ldr	r3, [pc, #24]	; (8007528 <HAL_MspInit+0x44>)
 8007510:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007512:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007516:	603b      	str	r3, [r7, #0]
 8007518:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral 
  */
  LL_PWR_DisableDeadBatteryPD();
 800751a:	f7ff ffd3 	bl	80074c4 <LL_PWR_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800751e:	bf00      	nop
 8007520:	3708      	adds	r7, #8
 8007522:	46bd      	mov	sp, r7
 8007524:	bd80      	pop	{r7, pc}
 8007526:	bf00      	nop
 8007528:	40021000 	.word	0x40021000

0800752c <LL_EXTI_IsActiveFlag_0_31>:
{
 800752c:	b480      	push	{r7}
 800752e:	b083      	sub	sp, #12
 8007530:	af00      	add	r7, sp, #0
 8007532:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8007534:	4b07      	ldr	r3, [pc, #28]	; (8007554 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8007536:	695a      	ldr	r2, [r3, #20]
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	4013      	ands	r3, r2
 800753c:	687a      	ldr	r2, [r7, #4]
 800753e:	429a      	cmp	r2, r3
 8007540:	d101      	bne.n	8007546 <LL_EXTI_IsActiveFlag_0_31+0x1a>
 8007542:	2301      	movs	r3, #1
 8007544:	e000      	b.n	8007548 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 8007546:	2300      	movs	r3, #0
}
 8007548:	4618      	mov	r0, r3
 800754a:	370c      	adds	r7, #12
 800754c:	46bd      	mov	sp, r7
 800754e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007552:	4770      	bx	lr
 8007554:	40010400 	.word	0x40010400

08007558 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8007558:	b480      	push	{r7}
 800755a:	b083      	sub	sp, #12
 800755c:	af00      	add	r7, sp, #0
 800755e:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8007560:	4a04      	ldr	r2, [pc, #16]	; (8007574 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	6153      	str	r3, [r2, #20]
}
 8007566:	bf00      	nop
 8007568:	370c      	adds	r7, #12
 800756a:	46bd      	mov	sp, r7
 800756c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007570:	4770      	bx	lr
 8007572:	bf00      	nop
 8007574:	40010400 	.word	0x40010400

08007578 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007578:	b480      	push	{r7}
 800757a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800757c:	bf00      	nop
 800757e:	46bd      	mov	sp, r7
 8007580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007584:	4770      	bx	lr

08007586 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007586:	b480      	push	{r7}
 8007588:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800758a:	e7fe      	b.n	800758a <HardFault_Handler+0x4>

0800758c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800758c:	b480      	push	{r7}
 800758e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007590:	e7fe      	b.n	8007590 <MemManage_Handler+0x4>

08007592 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007592:	b480      	push	{r7}
 8007594:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007596:	e7fe      	b.n	8007596 <BusFault_Handler+0x4>

08007598 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007598:	b480      	push	{r7}
 800759a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800759c:	e7fe      	b.n	800759c <UsageFault_Handler+0x4>

0800759e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800759e:	b480      	push	{r7}
 80075a0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80075a2:	bf00      	nop
 80075a4:	46bd      	mov	sp, r7
 80075a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075aa:	4770      	bx	lr

080075ac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80075ac:	b480      	push	{r7}
 80075ae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80075b0:	bf00      	nop
 80075b2:	46bd      	mov	sp, r7
 80075b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b8:	4770      	bx	lr

080075ba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80075ba:	b480      	push	{r7}
 80075bc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80075be:	bf00      	nop
 80075c0:	46bd      	mov	sp, r7
 80075c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c6:	4770      	bx	lr

080075c8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80075c8:	b580      	push	{r7, lr}
 80075ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80075cc:	f000 fcdc 	bl	8007f88 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80075d0:	bf00      	nop
 80075d2:	bd80      	pop	{r7, pc}

080075d4 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80075d4:	b580      	push	{r7, lr}
 80075d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

	IM_BTN3_EXTI0_Handler();
 80075d8:	f7fd fcb2 	bl	8004f40 <IM_BTN3_EXTI0_Handler>

  /* USER CODE END EXTI0_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_0) != RESET)
 80075dc:	2001      	movs	r0, #1
 80075de:	f7ff ffa5 	bl	800752c <LL_EXTI_IsActiveFlag_0_31>
 80075e2:	4603      	mov	r3, r0
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d002      	beq.n	80075ee <EXTI0_IRQHandler+0x1a>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_0);
 80075e8:	2001      	movs	r0, #1
 80075ea:	f7ff ffb5 	bl	8007558 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_0 */
  }
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80075ee:	bf00      	nop
 80075f0:	bd80      	pop	{r7, pc}

080075f2 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80075f2:	b580      	push	{r7, lr}
 80075f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

	IM_BTN4_EXTI1_Handler();
 80075f6:	f7fd fcc9 	bl	8004f8c <IM_BTN4_EXTI1_Handler>

  /* USER CODE END EXTI1_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_1) != RESET)
 80075fa:	2002      	movs	r0, #2
 80075fc:	f7ff ff96 	bl	800752c <LL_EXTI_IsActiveFlag_0_31>
 8007600:	4603      	mov	r3, r0
 8007602:	2b00      	cmp	r3, #0
 8007604:	d002      	beq.n	800760c <EXTI1_IRQHandler+0x1a>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_1);
 8007606:	2002      	movs	r0, #2
 8007608:	f7ff ffa6 	bl	8007558 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_1 */
  }
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 800760c:	bf00      	nop
 800760e:	bd80      	pop	{r7, pc}

08007610 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8007610:	b580      	push	{r7, lr}
 8007612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

	IM_ENC_EXTI2_Handler();
 8007614:	f7fd fce0 	bl	8004fd8 <IM_ENC_EXTI2_Handler>

  /* USER CODE END EXTI2_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_2) != RESET)
 8007618:	2004      	movs	r0, #4
 800761a:	f7ff ff87 	bl	800752c <LL_EXTI_IsActiveFlag_0_31>
 800761e:	4603      	mov	r3, r0
 8007620:	2b00      	cmp	r3, #0
 8007622:	d002      	beq.n	800762a <EXTI2_IRQHandler+0x1a>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_2);
 8007624:	2004      	movs	r0, #4
 8007626:	f7ff ff97 	bl	8007558 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_2 */
  }
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 800762a:	bf00      	nop
 800762c:	bd80      	pop	{r7, pc}
	...

08007630 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8007630:	b580      	push	{r7, lr}
 8007632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8007634:	4802      	ldr	r0, [pc, #8]	; (8007640 <DMA1_Channel1_IRQHandler+0x10>)
 8007636:	f002 ff01 	bl	800a43c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800763a:	bf00      	nop
 800763c:	bd80      	pop	{r7, pc}
 800763e:	bf00      	nop
 8007640:	20002610 	.word	0x20002610

08007644 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8007644:	b580      	push	{r7, lr}
 8007646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac2_ch1);
 8007648:	4802      	ldr	r0, [pc, #8]	; (8007654 <DMA1_Channel3_IRQHandler+0x10>)
 800764a:	f002 fef7 	bl	800a43c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800764e:	bf00      	nop
 8007650:	bd80      	pop	{r7, pc}
 8007652:	bf00      	nop
 8007654:	200026bc 	.word	0x200026bc

08007658 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8007658:	b580      	push	{r7, lr}
 800765a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

	DM_UpdateDisplay();
 800765c:	f7f9 fb8e 	bl	8000d7c <DM_UpdateDisplay>

	IM_ENC_DIRF_Handler();
 8007660:	f7fd fce0 	bl	8005024 <IM_ENC_DIRF_Handler>

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8007664:	4803      	ldr	r0, [pc, #12]	; (8007674 <TIM1_BRK_TIM15_IRQHandler+0x1c>)
 8007666:	f004 fe0b 	bl	800c280 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim15);
 800766a:	4803      	ldr	r0, [pc, #12]	; (8007678 <TIM1_BRK_TIM15_IRQHandler+0x20>)
 800766c:	f004 fe08 	bl	800c280 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8007670:	bf00      	nop
 8007672:	bd80      	pop	{r7, pc}
 8007674:	20002864 	.word	0x20002864
 8007678:	200027cc 	.word	0x200027cc

0800767c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800767c:	b580      	push	{r7, lr}
 800767e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8007680:	4802      	ldr	r0, [pc, #8]	; (800768c <TIM3_IRQHandler+0x10>)
 8007682:	f004 fdfd 	bl	800c280 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8007686:	bf00      	nop
 8007688:	bd80      	pop	{r7, pc}
 800768a:	bf00      	nop
 800768c:	20001f8c 	.word	0x20001f8c

08007690 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8007690:	b580      	push	{r7, lr}
 8007692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

	IM_BTN1_EXTI14_Handler();
 8007694:	f7fd fc04 	bl	8004ea0 <IM_BTN1_EXTI14_Handler>
	IM_BTN2_EXTI15_Handler();
 8007698:	f7fd fc2a 	bl	8004ef0 <IM_BTN2_EXTI15_Handler>

  /* USER CODE END EXTI15_10_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_14) != RESET)
 800769c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80076a0:	f7ff ff44 	bl	800752c <LL_EXTI_IsActiveFlag_0_31>
 80076a4:	4603      	mov	r3, r0
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d003      	beq.n	80076b2 <EXTI15_10_IRQHandler+0x22>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_14);
 80076aa:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80076ae:	f7ff ff53 	bl	8007558 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE BEGIN LL_EXTI_LINE_14 */
    
    /* USER CODE END LL_EXTI_LINE_14 */
  }
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_15) != RESET)
 80076b2:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80076b6:	f7ff ff39 	bl	800752c <LL_EXTI_IsActiveFlag_0_31>
 80076ba:	4603      	mov	r3, r0
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d003      	beq.n	80076c8 <EXTI15_10_IRQHandler+0x38>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_15);
 80076c0:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80076c4:	f7ff ff48 	bl	8007558 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_15 */
  }
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80076c8:	bf00      	nop
 80076ca:	bd80      	pop	{r7, pc}

080076cc <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80076cc:	b580      	push	{r7, lr}
 80076ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */
	IM_SWEEP_UPDATE_TIM_IRQHandler();
 80076d0:	f7fd fb8e 	bl	8004df0 <IM_SWEEP_UPDATE_TIM_IRQHandler>
  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80076d4:	4802      	ldr	r0, [pc, #8]	; (80076e0 <TIM5_IRQHandler+0x14>)
 80076d6:	f004 fdd3 	bl	800c280 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80076da:	bf00      	nop
 80076dc:	bd80      	pop	{r7, pc}
 80076de:	bf00      	nop
 80076e0:	20002818 	.word	0x20002818

080076e4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80076e4:	b580      	push	{r7, lr}
 80076e6:	b086      	sub	sp, #24
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	60f8      	str	r0, [r7, #12]
 80076ec:	60b9      	str	r1, [r7, #8]
 80076ee:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80076f0:	2300      	movs	r3, #0
 80076f2:	617b      	str	r3, [r7, #20]
 80076f4:	e00a      	b.n	800770c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80076f6:	f3af 8000 	nop.w
 80076fa:	4601      	mov	r1, r0
 80076fc:	68bb      	ldr	r3, [r7, #8]
 80076fe:	1c5a      	adds	r2, r3, #1
 8007700:	60ba      	str	r2, [r7, #8]
 8007702:	b2ca      	uxtb	r2, r1
 8007704:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007706:	697b      	ldr	r3, [r7, #20]
 8007708:	3301      	adds	r3, #1
 800770a:	617b      	str	r3, [r7, #20]
 800770c:	697a      	ldr	r2, [r7, #20]
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	429a      	cmp	r2, r3
 8007712:	dbf0      	blt.n	80076f6 <_read+0x12>
	}

return len;
 8007714:	687b      	ldr	r3, [r7, #4]
}
 8007716:	4618      	mov	r0, r3
 8007718:	3718      	adds	r7, #24
 800771a:	46bd      	mov	sp, r7
 800771c:	bd80      	pop	{r7, pc}

0800771e <_close>:
	}
	return len;
}

int _close(int file)
{
 800771e:	b480      	push	{r7}
 8007720:	b083      	sub	sp, #12
 8007722:	af00      	add	r7, sp, #0
 8007724:	6078      	str	r0, [r7, #4]
	return -1;
 8007726:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800772a:	4618      	mov	r0, r3
 800772c:	370c      	adds	r7, #12
 800772e:	46bd      	mov	sp, r7
 8007730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007734:	4770      	bx	lr

08007736 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8007736:	b480      	push	{r7}
 8007738:	b083      	sub	sp, #12
 800773a:	af00      	add	r7, sp, #0
 800773c:	6078      	str	r0, [r7, #4]
 800773e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8007740:	683b      	ldr	r3, [r7, #0]
 8007742:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8007746:	605a      	str	r2, [r3, #4]
	return 0;
 8007748:	2300      	movs	r3, #0
}
 800774a:	4618      	mov	r0, r3
 800774c:	370c      	adds	r7, #12
 800774e:	46bd      	mov	sp, r7
 8007750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007754:	4770      	bx	lr

08007756 <_isatty>:

int _isatty(int file)
{
 8007756:	b480      	push	{r7}
 8007758:	b083      	sub	sp, #12
 800775a:	af00      	add	r7, sp, #0
 800775c:	6078      	str	r0, [r7, #4]
	return 1;
 800775e:	2301      	movs	r3, #1
}
 8007760:	4618      	mov	r0, r3
 8007762:	370c      	adds	r7, #12
 8007764:	46bd      	mov	sp, r7
 8007766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800776a:	4770      	bx	lr

0800776c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800776c:	b480      	push	{r7}
 800776e:	b085      	sub	sp, #20
 8007770:	af00      	add	r7, sp, #0
 8007772:	60f8      	str	r0, [r7, #12]
 8007774:	60b9      	str	r1, [r7, #8]
 8007776:	607a      	str	r2, [r7, #4]
	return 0;
 8007778:	2300      	movs	r3, #0
}
 800777a:	4618      	mov	r0, r3
 800777c:	3714      	adds	r7, #20
 800777e:	46bd      	mov	sp, r7
 8007780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007784:	4770      	bx	lr
	...

08007788 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8007788:	b580      	push	{r7, lr}
 800778a:	b084      	sub	sp, #16
 800778c:	af00      	add	r7, sp, #0
 800778e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8007790:	4b11      	ldr	r3, [pc, #68]	; (80077d8 <_sbrk+0x50>)
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	2b00      	cmp	r3, #0
 8007796:	d102      	bne.n	800779e <_sbrk+0x16>
		heap_end = &end;
 8007798:	4b0f      	ldr	r3, [pc, #60]	; (80077d8 <_sbrk+0x50>)
 800779a:	4a10      	ldr	r2, [pc, #64]	; (80077dc <_sbrk+0x54>)
 800779c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800779e:	4b0e      	ldr	r3, [pc, #56]	; (80077d8 <_sbrk+0x50>)
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80077a4:	4b0c      	ldr	r3, [pc, #48]	; (80077d8 <_sbrk+0x50>)
 80077a6:	681a      	ldr	r2, [r3, #0]
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	4413      	add	r3, r2
 80077ac:	466a      	mov	r2, sp
 80077ae:	4293      	cmp	r3, r2
 80077b0:	d907      	bls.n	80077c2 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80077b2:	f007 fb21 	bl	800edf8 <__errno>
 80077b6:	4602      	mov	r2, r0
 80077b8:	230c      	movs	r3, #12
 80077ba:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80077bc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80077c0:	e006      	b.n	80077d0 <_sbrk+0x48>
	}

	heap_end += incr;
 80077c2:	4b05      	ldr	r3, [pc, #20]	; (80077d8 <_sbrk+0x50>)
 80077c4:	681a      	ldr	r2, [r3, #0]
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	4413      	add	r3, r2
 80077ca:	4a03      	ldr	r2, [pc, #12]	; (80077d8 <_sbrk+0x50>)
 80077cc:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80077ce:	68fb      	ldr	r3, [r7, #12]
}
 80077d0:	4618      	mov	r0, r3
 80077d2:	3710      	adds	r7, #16
 80077d4:	46bd      	mov	sp, r7
 80077d6:	bd80      	pop	{r7, pc}
 80077d8:	20001f10 	.word	0x20001f10
 80077dc:	20002950 	.word	0x20002950

080077e0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80077e0:	b480      	push	{r7}
 80077e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80077e4:	4b08      	ldr	r3, [pc, #32]	; (8007808 <SystemInit+0x28>)
 80077e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80077ea:	4a07      	ldr	r2, [pc, #28]	; (8007808 <SystemInit+0x28>)
 80077ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80077f0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80077f4:	4b04      	ldr	r3, [pc, #16]	; (8007808 <SystemInit+0x28>)
 80077f6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80077fa:	609a      	str	r2, [r3, #8]
#endif
}
 80077fc:	bf00      	nop
 80077fe:	46bd      	mov	sp, r7
 8007800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007804:	4770      	bx	lr
 8007806:	bf00      	nop
 8007808:	e000ed00 	.word	0xe000ed00

0800780c <MX_TIM1_Init>:
TIM_HandleTypeDef htim15;
TIM_HandleTypeDef htim16;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800780c:	b580      	push	{r7, lr}
 800780e:	b09a      	sub	sp, #104	; 0x68
 8007810:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 8007812:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8007816:	2224      	movs	r2, #36	; 0x24
 8007818:	2100      	movs	r1, #0
 800781a:	4618      	mov	r0, r3
 800781c:	f007 fb16 	bl	800ee4c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007820:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8007824:	2200      	movs	r2, #0
 8007826:	601a      	str	r2, [r3, #0]
 8007828:	605a      	str	r2, [r3, #4]
 800782a:	609a      	str	r2, [r3, #8]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800782c:	1d3b      	adds	r3, r7, #4
 800782e:	2234      	movs	r2, #52	; 0x34
 8007830:	2100      	movs	r1, #0
 8007832:	4618      	mov	r0, r3
 8007834:	f007 fb0a 	bl	800ee4c <memset>

  htim1.Instance = TIM1;
 8007838:	4b2a      	ldr	r3, [pc, #168]	; (80078e4 <MX_TIM1_Init+0xd8>)
 800783a:	4a2b      	ldr	r2, [pc, #172]	; (80078e8 <MX_TIM1_Init+0xdc>)
 800783c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800783e:	4b29      	ldr	r3, [pc, #164]	; (80078e4 <MX_TIM1_Init+0xd8>)
 8007840:	2200      	movs	r2, #0
 8007842:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED3;
 8007844:	4b27      	ldr	r3, [pc, #156]	; (80078e4 <MX_TIM1_Init+0xd8>)
 8007846:	2260      	movs	r2, #96	; 0x60
 8007848:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1024;
 800784a:	4b26      	ldr	r3, [pc, #152]	; (80078e4 <MX_TIM1_Init+0xd8>)
 800784c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007850:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007852:	4b24      	ldr	r3, [pc, #144]	; (80078e4 <MX_TIM1_Init+0xd8>)
 8007854:	2200      	movs	r2, #0
 8007856:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8007858:	4b22      	ldr	r3, [pc, #136]	; (80078e4 <MX_TIM1_Init+0xd8>)
 800785a:	2200      	movs	r2, #0
 800785c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800785e:	4b21      	ldr	r3, [pc, #132]	; (80078e4 <MX_TIM1_Init+0xd8>)
 8007860:	2280      	movs	r2, #128	; 0x80
 8007862:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI2;
 8007864:	2302      	movs	r3, #2
 8007866:	647b      	str	r3, [r7, #68]	; 0x44
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8007868:	2300      	movs	r3, #0
 800786a:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800786c:	2301      	movs	r3, #1
 800786e:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8007870:	2300      	movs	r3, #0
 8007872:	653b      	str	r3, [r7, #80]	; 0x50
  sConfig.IC1Filter = 0;
 8007874:	2300      	movs	r3, #0
 8007876:	657b      	str	r3, [r7, #84]	; 0x54
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8007878:	2300      	movs	r3, #0
 800787a:	65bb      	str	r3, [r7, #88]	; 0x58
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800787c:	2301      	movs	r3, #1
 800787e:	65fb      	str	r3, [r7, #92]	; 0x5c
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8007880:	2300      	movs	r3, #0
 8007882:	663b      	str	r3, [r7, #96]	; 0x60
  sConfig.IC2Filter = 0;
 8007884:	2300      	movs	r3, #0
 8007886:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8007888:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800788c:	4619      	mov	r1, r3
 800788e:	4815      	ldr	r0, [pc, #84]	; (80078e4 <MX_TIM1_Init+0xd8>)
 8007890:	f004 fc50 	bl	800c134 <HAL_TIM_Encoder_Init>
 8007894:	4603      	mov	r3, r0
 8007896:	2b00      	cmp	r3, #0
 8007898:	d001      	beq.n	800789e <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 800789a:	f7ff fd53 	bl	8007344 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800789e:	2320      	movs	r3, #32
 80078a0:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80078a2:	2300      	movs	r3, #0
 80078a4:	63fb      	str	r3, [r7, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80078a6:	2300      	movs	r3, #0
 80078a8:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80078aa:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80078ae:	4619      	mov	r1, r3
 80078b0:	480c      	ldr	r0, [pc, #48]	; (80078e4 <MX_TIM1_Init+0xd8>)
 80078b2:	f005 fd2b 	bl	800d30c <HAL_TIMEx_MasterConfigSynchronization>
 80078b6:	4603      	mov	r3, r0
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d001      	beq.n	80078c0 <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 80078bc:	f7ff fd42 	bl	8007344 <Error_Handler>
  }
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80078c0:	2300      	movs	r3, #0
 80078c2:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80078c4:	2300      	movs	r3, #0
 80078c6:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80078c8:	1d3b      	adds	r3, r7, #4
 80078ca:	4619      	mov	r1, r3
 80078cc:	4805      	ldr	r0, [pc, #20]	; (80078e4 <MX_TIM1_Init+0xd8>)
 80078ce:	f005 fdb3 	bl	800d438 <HAL_TIMEx_ConfigBreakDeadTime>
 80078d2:	4603      	mov	r3, r0
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d001      	beq.n	80078dc <MX_TIM1_Init+0xd0>
  {
    Error_Handler();
 80078d8:	f7ff fd34 	bl	8007344 <Error_Handler>
  }

}
 80078dc:	bf00      	nop
 80078de:	3768      	adds	r7, #104	; 0x68
 80078e0:	46bd      	mov	sp, r7
 80078e2:	bd80      	pop	{r7, pc}
 80078e4:	20002864 	.word	0x20002864
 80078e8:	40012c00 	.word	0x40012c00

080078ec <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80078ec:	b580      	push	{r7, lr}
 80078ee:	b088      	sub	sp, #32
 80078f0:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80078f2:	f107 0310 	add.w	r3, r7, #16
 80078f6:	2200      	movs	r2, #0
 80078f8:	601a      	str	r2, [r3, #0]
 80078fa:	605a      	str	r2, [r3, #4]
 80078fc:	609a      	str	r2, [r3, #8]
 80078fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007900:	1d3b      	adds	r3, r7, #4
 8007902:	2200      	movs	r2, #0
 8007904:	601a      	str	r2, [r3, #0]
 8007906:	605a      	str	r2, [r3, #4]
 8007908:	609a      	str	r2, [r3, #8]

  htim2.Instance = TIM2;
 800790a:	4b1d      	ldr	r3, [pc, #116]	; (8007980 <MX_TIM2_Init+0x94>)
 800790c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8007910:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8007912:	4b1b      	ldr	r3, [pc, #108]	; (8007980 <MX_TIM2_Init+0x94>)
 8007914:	2200      	movs	r2, #0
 8007916:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007918:	4b19      	ldr	r3, [pc, #100]	; (8007980 <MX_TIM2_Init+0x94>)
 800791a:	2200      	movs	r2, #0
 800791c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1;
 800791e:	4b18      	ldr	r3, [pc, #96]	; (8007980 <MX_TIM2_Init+0x94>)
 8007920:	2201      	movs	r2, #1
 8007922:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007924:	4b16      	ldr	r3, [pc, #88]	; (8007980 <MX_TIM2_Init+0x94>)
 8007926:	2200      	movs	r2, #0
 8007928:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800792a:	4b15      	ldr	r3, [pc, #84]	; (8007980 <MX_TIM2_Init+0x94>)
 800792c:	2280      	movs	r2, #128	; 0x80
 800792e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8007930:	4813      	ldr	r0, [pc, #76]	; (8007980 <MX_TIM2_Init+0x94>)
 8007932:	f004 f9d9 	bl	800bce8 <HAL_TIM_Base_Init>
 8007936:	4603      	mov	r3, r0
 8007938:	2b00      	cmp	r3, #0
 800793a:	d001      	beq.n	8007940 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800793c:	f7ff fd02 	bl	8007344 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007940:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007944:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8007946:	f107 0310 	add.w	r3, r7, #16
 800794a:	4619      	mov	r1, r3
 800794c:	480c      	ldr	r0, [pc, #48]	; (8007980 <MX_TIM2_Init+0x94>)
 800794e:	f004 ff27 	bl	800c7a0 <HAL_TIM_ConfigClockSource>
 8007952:	4603      	mov	r3, r0
 8007954:	2b00      	cmp	r3, #0
 8007956:	d001      	beq.n	800795c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8007958:	f7ff fcf4 	bl	8007344 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800795c:	2320      	movs	r3, #32
 800795e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007960:	2300      	movs	r3, #0
 8007962:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8007964:	1d3b      	adds	r3, r7, #4
 8007966:	4619      	mov	r1, r3
 8007968:	4805      	ldr	r0, [pc, #20]	; (8007980 <MX_TIM2_Init+0x94>)
 800796a:	f005 fccf 	bl	800d30c <HAL_TIMEx_MasterConfigSynchronization>
 800796e:	4603      	mov	r3, r0
 8007970:	2b00      	cmp	r3, #0
 8007972:	d001      	beq.n	8007978 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8007974:	f7ff fce6 	bl	8007344 <Error_Handler>
  }

}
 8007978:	bf00      	nop
 800797a:	3720      	adds	r7, #32
 800797c:	46bd      	mov	sp, r7
 800797e:	bd80      	pop	{r7, pc}
 8007980:	200028b0 	.word	0x200028b0

08007984 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8007984:	b580      	push	{r7, lr}
 8007986:	b088      	sub	sp, #32
 8007988:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800798a:	f107 0310 	add.w	r3, r7, #16
 800798e:	2200      	movs	r2, #0
 8007990:	601a      	str	r2, [r3, #0]
 8007992:	605a      	str	r2, [r3, #4]
 8007994:	609a      	str	r2, [r3, #8]
 8007996:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007998:	1d3b      	adds	r3, r7, #4
 800799a:	2200      	movs	r2, #0
 800799c:	601a      	str	r2, [r3, #0]
 800799e:	605a      	str	r2, [r3, #4]
 80079a0:	609a      	str	r2, [r3, #8]

  htim3.Instance = TIM3;
 80079a2:	4b1d      	ldr	r3, [pc, #116]	; (8007a18 <MX_TIM3_Init+0x94>)
 80079a4:	4a1d      	ldr	r2, [pc, #116]	; (8007a1c <MX_TIM3_Init+0x98>)
 80079a6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80079a8:	4b1b      	ldr	r3, [pc, #108]	; (8007a18 <MX_TIM3_Init+0x94>)
 80079aa:	2200      	movs	r2, #0
 80079ac:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 80079ae:	4b1a      	ldr	r3, [pc, #104]	; (8007a18 <MX_TIM3_Init+0x94>)
 80079b0:	2210      	movs	r2, #16
 80079b2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1;
 80079b4:	4b18      	ldr	r3, [pc, #96]	; (8007a18 <MX_TIM3_Init+0x94>)
 80079b6:	2201      	movs	r2, #1
 80079b8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 80079ba:	4b17      	ldr	r3, [pc, #92]	; (8007a18 <MX_TIM3_Init+0x94>)
 80079bc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80079c0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80079c2:	4b15      	ldr	r3, [pc, #84]	; (8007a18 <MX_TIM3_Init+0x94>)
 80079c4:	2280      	movs	r2, #128	; 0x80
 80079c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80079c8:	4813      	ldr	r0, [pc, #76]	; (8007a18 <MX_TIM3_Init+0x94>)
 80079ca:	f004 f98d 	bl	800bce8 <HAL_TIM_Base_Init>
 80079ce:	4603      	mov	r3, r0
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d001      	beq.n	80079d8 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80079d4:	f7ff fcb6 	bl	8007344 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80079d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80079dc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80079de:	f107 0310 	add.w	r3, r7, #16
 80079e2:	4619      	mov	r1, r3
 80079e4:	480c      	ldr	r0, [pc, #48]	; (8007a18 <MX_TIM3_Init+0x94>)
 80079e6:	f004 fedb 	bl	800c7a0 <HAL_TIM_ConfigClockSource>
 80079ea:	4603      	mov	r3, r0
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d001      	beq.n	80079f4 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80079f0:	f7ff fca8 	bl	8007344 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80079f4:	2320      	movs	r3, #32
 80079f6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80079f8:	2300      	movs	r3, #0
 80079fa:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80079fc:	1d3b      	adds	r3, r7, #4
 80079fe:	4619      	mov	r1, r3
 8007a00:	4805      	ldr	r0, [pc, #20]	; (8007a18 <MX_TIM3_Init+0x94>)
 8007a02:	f005 fc83 	bl	800d30c <HAL_TIMEx_MasterConfigSynchronization>
 8007a06:	4603      	mov	r3, r0
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d001      	beq.n	8007a10 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8007a0c:	f7ff fc9a 	bl	8007344 <Error_Handler>
  }

}
 8007a10:	bf00      	nop
 8007a12:	3720      	adds	r7, #32
 8007a14:	46bd      	mov	sp, r7
 8007a16:	bd80      	pop	{r7, pc}
 8007a18:	20001f8c 	.word	0x20001f8c
 8007a1c:	40000400 	.word	0x40000400

08007a20 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8007a20:	b580      	push	{r7, lr}
 8007a22:	b088      	sub	sp, #32
 8007a24:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007a26:	f107 0310 	add.w	r3, r7, #16
 8007a2a:	2200      	movs	r2, #0
 8007a2c:	601a      	str	r2, [r3, #0]
 8007a2e:	605a      	str	r2, [r3, #4]
 8007a30:	609a      	str	r2, [r3, #8]
 8007a32:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007a34:	1d3b      	adds	r3, r7, #4
 8007a36:	2200      	movs	r2, #0
 8007a38:	601a      	str	r2, [r3, #0]
 8007a3a:	605a      	str	r2, [r3, #4]
 8007a3c:	609a      	str	r2, [r3, #8]

  htim5.Instance = TIM5;
 8007a3e:	4b1d      	ldr	r3, [pc, #116]	; (8007ab4 <MX_TIM5_Init+0x94>)
 8007a40:	4a1d      	ldr	r2, [pc, #116]	; (8007ab8 <MX_TIM5_Init+0x98>)
 8007a42:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8007a44:	4b1b      	ldr	r3, [pc, #108]	; (8007ab4 <MX_TIM5_Init+0x94>)
 8007a46:	2200      	movs	r2, #0
 8007a48:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007a4a:	4b1a      	ldr	r3, [pc, #104]	; (8007ab4 <MX_TIM5_Init+0x94>)
 8007a4c:	2200      	movs	r2, #0
 8007a4e:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1024;
 8007a50:	4b18      	ldr	r3, [pc, #96]	; (8007ab4 <MX_TIM5_Init+0x94>)
 8007a52:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007a56:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007a58:	4b16      	ldr	r3, [pc, #88]	; (8007ab4 <MX_TIM5_Init+0x94>)
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8007a5e:	4b15      	ldr	r3, [pc, #84]	; (8007ab4 <MX_TIM5_Init+0x94>)
 8007a60:	2280      	movs	r2, #128	; 0x80
 8007a62:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8007a64:	4813      	ldr	r0, [pc, #76]	; (8007ab4 <MX_TIM5_Init+0x94>)
 8007a66:	f004 f93f 	bl	800bce8 <HAL_TIM_Base_Init>
 8007a6a:	4603      	mov	r3, r0
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d001      	beq.n	8007a74 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8007a70:	f7ff fc68 	bl	8007344 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007a74:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007a78:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8007a7a:	f107 0310 	add.w	r3, r7, #16
 8007a7e:	4619      	mov	r1, r3
 8007a80:	480c      	ldr	r0, [pc, #48]	; (8007ab4 <MX_TIM5_Init+0x94>)
 8007a82:	f004 fe8d 	bl	800c7a0 <HAL_TIM_ConfigClockSource>
 8007a86:	4603      	mov	r3, r0
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d001      	beq.n	8007a90 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8007a8c:	f7ff fc5a 	bl	8007344 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007a90:	2300      	movs	r3, #0
 8007a92:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007a94:	2300      	movs	r3, #0
 8007a96:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8007a98:	1d3b      	adds	r3, r7, #4
 8007a9a:	4619      	mov	r1, r3
 8007a9c:	4805      	ldr	r0, [pc, #20]	; (8007ab4 <MX_TIM5_Init+0x94>)
 8007a9e:	f005 fc35 	bl	800d30c <HAL_TIMEx_MasterConfigSynchronization>
 8007aa2:	4603      	mov	r3, r0
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d001      	beq.n	8007aac <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8007aa8:	f7ff fc4c 	bl	8007344 <Error_Handler>
  }

}
 8007aac:	bf00      	nop
 8007aae:	3720      	adds	r7, #32
 8007ab0:	46bd      	mov	sp, r7
 8007ab2:	bd80      	pop	{r7, pc}
 8007ab4:	20002818 	.word	0x20002818
 8007ab8:	40000c00 	.word	0x40000c00

08007abc <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8007abc:	b580      	push	{r7, lr}
 8007abe:	b094      	sub	sp, #80	; 0x50
 8007ac0:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007ac2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8007ac6:	2200      	movs	r2, #0
 8007ac8:	601a      	str	r2, [r3, #0]
 8007aca:	605a      	str	r2, [r3, #4]
 8007acc:	609a      	str	r2, [r3, #8]
 8007ace:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007ad0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8007ad4:	2200      	movs	r2, #0
 8007ad6:	601a      	str	r2, [r3, #0]
 8007ad8:	605a      	str	r2, [r3, #4]
 8007ada:	609a      	str	r2, [r3, #8]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8007adc:	463b      	mov	r3, r7
 8007ade:	2234      	movs	r2, #52	; 0x34
 8007ae0:	2100      	movs	r1, #0
 8007ae2:	4618      	mov	r0, r3
 8007ae4:	f007 f9b2 	bl	800ee4c <memset>

  htim8.Instance = TIM8;
 8007ae8:	4b26      	ldr	r3, [pc, #152]	; (8007b84 <MX_TIM8_Init+0xc8>)
 8007aea:	4a27      	ldr	r2, [pc, #156]	; (8007b88 <MX_TIM8_Init+0xcc>)
 8007aec:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8007aee:	4b25      	ldr	r3, [pc, #148]	; (8007b84 <MX_TIM8_Init+0xc8>)
 8007af0:	2200      	movs	r2, #0
 8007af2:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007af4:	4b23      	ldr	r3, [pc, #140]	; (8007b84 <MX_TIM8_Init+0xc8>)
 8007af6:	2200      	movs	r2, #0
 8007af8:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1;
 8007afa:	4b22      	ldr	r3, [pc, #136]	; (8007b84 <MX_TIM8_Init+0xc8>)
 8007afc:	2201      	movs	r2, #1
 8007afe:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007b00:	4b20      	ldr	r3, [pc, #128]	; (8007b84 <MX_TIM8_Init+0xc8>)
 8007b02:	2200      	movs	r2, #0
 8007b04:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8007b06:	4b1f      	ldr	r3, [pc, #124]	; (8007b84 <MX_TIM8_Init+0xc8>)
 8007b08:	2200      	movs	r2, #0
 8007b0a:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8007b0c:	4b1d      	ldr	r3, [pc, #116]	; (8007b84 <MX_TIM8_Init+0xc8>)
 8007b0e:	2280      	movs	r2, #128	; 0x80
 8007b10:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8007b12:	481c      	ldr	r0, [pc, #112]	; (8007b84 <MX_TIM8_Init+0xc8>)
 8007b14:	f004 f8e8 	bl	800bce8 <HAL_TIM_Base_Init>
 8007b18:	4603      	mov	r3, r0
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d001      	beq.n	8007b22 <MX_TIM8_Init+0x66>
  {
    Error_Handler();
 8007b1e:	f7ff fc11 	bl	8007344 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007b22:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007b26:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8007b28:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8007b2c:	4619      	mov	r1, r3
 8007b2e:	4815      	ldr	r0, [pc, #84]	; (8007b84 <MX_TIM8_Init+0xc8>)
 8007b30:	f004 fe36 	bl	800c7a0 <HAL_TIM_ConfigClockSource>
 8007b34:	4603      	mov	r3, r0
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d001      	beq.n	8007b3e <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 8007b3a:	f7ff fc03 	bl	8007344 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8007b3e:	2320      	movs	r3, #32
 8007b40:	637b      	str	r3, [r7, #52]	; 0x34
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8007b42:	2300      	movs	r3, #0
 8007b44:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007b46:	2300      	movs	r3, #0
 8007b48:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8007b4a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8007b4e:	4619      	mov	r1, r3
 8007b50:	480c      	ldr	r0, [pc, #48]	; (8007b84 <MX_TIM8_Init+0xc8>)
 8007b52:	f005 fbdb 	bl	800d30c <HAL_TIMEx_MasterConfigSynchronization>
 8007b56:	4603      	mov	r3, r0
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d001      	beq.n	8007b60 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8007b5c:	f7ff fbf2 	bl	8007344 <Error_Handler>
  }
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8007b60:	2300      	movs	r3, #0
 8007b62:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8007b64:	2300      	movs	r3, #0
 8007b66:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8007b68:	463b      	mov	r3, r7
 8007b6a:	4619      	mov	r1, r3
 8007b6c:	4805      	ldr	r0, [pc, #20]	; (8007b84 <MX_TIM8_Init+0xc8>)
 8007b6e:	f005 fc63 	bl	800d438 <HAL_TIMEx_ConfigBreakDeadTime>
 8007b72:	4603      	mov	r3, r0
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d001      	beq.n	8007b7c <MX_TIM8_Init+0xc0>
  {
    Error_Handler();
 8007b78:	f7ff fbe4 	bl	8007344 <Error_Handler>
  }

}
 8007b7c:	bf00      	nop
 8007b7e:	3750      	adds	r7, #80	; 0x50
 8007b80:	46bd      	mov	sp, r7
 8007b82:	bd80      	pop	{r7, pc}
 8007b84:	20002780 	.word	0x20002780
 8007b88:	40013400 	.word	0x40013400

08007b8c <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8007b8c:	b580      	push	{r7, lr}
 8007b8e:	b088      	sub	sp, #32
 8007b90:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007b92:	f107 0310 	add.w	r3, r7, #16
 8007b96:	2200      	movs	r2, #0
 8007b98:	601a      	str	r2, [r3, #0]
 8007b9a:	605a      	str	r2, [r3, #4]
 8007b9c:	609a      	str	r2, [r3, #8]
 8007b9e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007ba0:	1d3b      	adds	r3, r7, #4
 8007ba2:	2200      	movs	r2, #0
 8007ba4:	601a      	str	r2, [r3, #0]
 8007ba6:	605a      	str	r2, [r3, #4]
 8007ba8:	609a      	str	r2, [r3, #8]

  htim15.Instance = TIM15;
 8007baa:	4b1f      	ldr	r3, [pc, #124]	; (8007c28 <MX_TIM15_Init+0x9c>)
 8007bac:	4a1f      	ldr	r2, [pc, #124]	; (8007c2c <MX_TIM15_Init+0xa0>)
 8007bae:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 1024;
 8007bb0:	4b1d      	ldr	r3, [pc, #116]	; (8007c28 <MX_TIM15_Init+0x9c>)
 8007bb2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007bb6:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007bb8:	4b1b      	ldr	r3, [pc, #108]	; (8007c28 <MX_TIM15_Init+0x9c>)
 8007bba:	2200      	movs	r2, #0
 8007bbc:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 1024;
 8007bbe:	4b1a      	ldr	r3, [pc, #104]	; (8007c28 <MX_TIM15_Init+0x9c>)
 8007bc0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007bc4:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007bc6:	4b18      	ldr	r3, [pc, #96]	; (8007c28 <MX_TIM15_Init+0x9c>)
 8007bc8:	2200      	movs	r2, #0
 8007bca:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8007bcc:	4b16      	ldr	r3, [pc, #88]	; (8007c28 <MX_TIM15_Init+0x9c>)
 8007bce:	2200      	movs	r2, #0
 8007bd0:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007bd2:	4b15      	ldr	r3, [pc, #84]	; (8007c28 <MX_TIM15_Init+0x9c>)
 8007bd4:	2200      	movs	r2, #0
 8007bd6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8007bd8:	4813      	ldr	r0, [pc, #76]	; (8007c28 <MX_TIM15_Init+0x9c>)
 8007bda:	f004 f885 	bl	800bce8 <HAL_TIM_Base_Init>
 8007bde:	4603      	mov	r3, r0
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d001      	beq.n	8007be8 <MX_TIM15_Init+0x5c>
  {
    Error_Handler();
 8007be4:	f7ff fbae 	bl	8007344 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007be8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007bec:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8007bee:	f107 0310 	add.w	r3, r7, #16
 8007bf2:	4619      	mov	r1, r3
 8007bf4:	480c      	ldr	r0, [pc, #48]	; (8007c28 <MX_TIM15_Init+0x9c>)
 8007bf6:	f004 fdd3 	bl	800c7a0 <HAL_TIM_ConfigClockSource>
 8007bfa:	4603      	mov	r3, r0
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d001      	beq.n	8007c04 <MX_TIM15_Init+0x78>
  {
    Error_Handler();
 8007c00:	f7ff fba0 	bl	8007344 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007c04:	2300      	movs	r3, #0
 8007c06:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007c08:	2300      	movs	r3, #0
 8007c0a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8007c0c:	1d3b      	adds	r3, r7, #4
 8007c0e:	4619      	mov	r1, r3
 8007c10:	4805      	ldr	r0, [pc, #20]	; (8007c28 <MX_TIM15_Init+0x9c>)
 8007c12:	f005 fb7b 	bl	800d30c <HAL_TIMEx_MasterConfigSynchronization>
 8007c16:	4603      	mov	r3, r0
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d001      	beq.n	8007c20 <MX_TIM15_Init+0x94>
  {
    Error_Handler();
 8007c1c:	f7ff fb92 	bl	8007344 <Error_Handler>
  }

}
 8007c20:	bf00      	nop
 8007c22:	3720      	adds	r7, #32
 8007c24:	46bd      	mov	sp, r7
 8007c26:	bd80      	pop	{r7, pc}
 8007c28:	200027cc 	.word	0x200027cc
 8007c2c:	40014000 	.word	0x40014000

08007c30 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8007c30:	b580      	push	{r7, lr}
 8007c32:	af00      	add	r7, sp, #0

  htim16.Instance = TIM16;
 8007c34:	4b10      	ldr	r3, [pc, #64]	; (8007c78 <MX_TIM16_Init+0x48>)
 8007c36:	4a11      	ldr	r2, [pc, #68]	; (8007c7c <MX_TIM16_Init+0x4c>)
 8007c38:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 65535;
 8007c3a:	4b0f      	ldr	r3, [pc, #60]	; (8007c78 <MX_TIM16_Init+0x48>)
 8007c3c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007c40:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007c42:	4b0d      	ldr	r3, [pc, #52]	; (8007c78 <MX_TIM16_Init+0x48>)
 8007c44:	2200      	movs	r2, #0
 8007c46:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 8007c48:	4b0b      	ldr	r3, [pc, #44]	; (8007c78 <MX_TIM16_Init+0x48>)
 8007c4a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007c4e:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007c50:	4b09      	ldr	r3, [pc, #36]	; (8007c78 <MX_TIM16_Init+0x48>)
 8007c52:	2200      	movs	r2, #0
 8007c54:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8007c56:	4b08      	ldr	r3, [pc, #32]	; (8007c78 <MX_TIM16_Init+0x48>)
 8007c58:	2200      	movs	r2, #0
 8007c5a:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007c5c:	4b06      	ldr	r3, [pc, #24]	; (8007c78 <MX_TIM16_Init+0x48>)
 8007c5e:	2200      	movs	r2, #0
 8007c60:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8007c62:	4805      	ldr	r0, [pc, #20]	; (8007c78 <MX_TIM16_Init+0x48>)
 8007c64:	f004 f840 	bl	800bce8 <HAL_TIM_Base_Init>
 8007c68:	4603      	mov	r3, r0
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d001      	beq.n	8007c72 <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 8007c6e:	f7ff fb69 	bl	8007344 <Error_Handler>
  }

}
 8007c72:	bf00      	nop
 8007c74:	bd80      	pop	{r7, pc}
 8007c76:	bf00      	nop
 8007c78:	200028fc 	.word	0x200028fc
 8007c7c:	40014400 	.word	0x40014400

08007c80 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8007c80:	b580      	push	{r7, lr}
 8007c82:	b08a      	sub	sp, #40	; 0x28
 8007c84:	af00      	add	r7, sp, #0
 8007c86:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007c88:	f107 0314 	add.w	r3, r7, #20
 8007c8c:	2200      	movs	r2, #0
 8007c8e:	601a      	str	r2, [r3, #0]
 8007c90:	605a      	str	r2, [r3, #4]
 8007c92:	609a      	str	r2, [r3, #8]
 8007c94:	60da      	str	r2, [r3, #12]
 8007c96:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	4a1b      	ldr	r2, [pc, #108]	; (8007d0c <HAL_TIM_Encoder_MspInit+0x8c>)
 8007c9e:	4293      	cmp	r3, r2
 8007ca0:	d12f      	bne.n	8007d02 <HAL_TIM_Encoder_MspInit+0x82>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8007ca2:	4b1b      	ldr	r3, [pc, #108]	; (8007d10 <HAL_TIM_Encoder_MspInit+0x90>)
 8007ca4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007ca6:	4a1a      	ldr	r2, [pc, #104]	; (8007d10 <HAL_TIM_Encoder_MspInit+0x90>)
 8007ca8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8007cac:	6613      	str	r3, [r2, #96]	; 0x60
 8007cae:	4b18      	ldr	r3, [pc, #96]	; (8007d10 <HAL_TIM_Encoder_MspInit+0x90>)
 8007cb0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007cb2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007cb6:	613b      	str	r3, [r7, #16]
 8007cb8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007cba:	4b15      	ldr	r3, [pc, #84]	; (8007d10 <HAL_TIM_Encoder_MspInit+0x90>)
 8007cbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007cbe:	4a14      	ldr	r2, [pc, #80]	; (8007d10 <HAL_TIM_Encoder_MspInit+0x90>)
 8007cc0:	f043 0304 	orr.w	r3, r3, #4
 8007cc4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007cc6:	4b12      	ldr	r3, [pc, #72]	; (8007d10 <HAL_TIM_Encoder_MspInit+0x90>)
 8007cc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007cca:	f003 0304 	and.w	r3, r3, #4
 8007cce:	60fb      	str	r3, [r7, #12]
 8007cd0:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration    
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8007cd2:	2303      	movs	r3, #3
 8007cd4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007cd6:	2302      	movs	r3, #2
 8007cd8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007cda:	2300      	movs	r3, #0
 8007cdc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007cde:	2300      	movs	r3, #0
 8007ce0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8007ce2:	2302      	movs	r3, #2
 8007ce4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007ce6:	f107 0314 	add.w	r3, r7, #20
 8007cea:	4619      	mov	r1, r3
 8007cec:	4809      	ldr	r0, [pc, #36]	; (8007d14 <HAL_TIM_Encoder_MspInit+0x94>)
 8007cee:	f002 fcf5 	bl	800a6dc <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8007cf2:	2200      	movs	r2, #0
 8007cf4:	2100      	movs	r1, #0
 8007cf6:	2018      	movs	r0, #24
 8007cf8:	f001 fdc3 	bl	8009882 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8007cfc:	2018      	movs	r0, #24
 8007cfe:	f001 fdda 	bl	80098b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8007d02:	bf00      	nop
 8007d04:	3728      	adds	r7, #40	; 0x28
 8007d06:	46bd      	mov	sp, r7
 8007d08:	bd80      	pop	{r7, pc}
 8007d0a:	bf00      	nop
 8007d0c:	40012c00 	.word	0x40012c00
 8007d10:	40021000 	.word	0x40021000
 8007d14:	48000800 	.word	0x48000800

08007d18 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8007d18:	b580      	push	{r7, lr}
 8007d1a:	b08e      	sub	sp, #56	; 0x38
 8007d1c:	af00      	add	r7, sp, #0
 8007d1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007d20:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007d24:	2200      	movs	r2, #0
 8007d26:	601a      	str	r2, [r3, #0]
 8007d28:	605a      	str	r2, [r3, #4]
 8007d2a:	609a      	str	r2, [r3, #8]
 8007d2c:	60da      	str	r2, [r3, #12]
 8007d2e:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d38:	d10c      	bne.n	8007d54 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8007d3a:	4b4f      	ldr	r3, [pc, #316]	; (8007e78 <HAL_TIM_Base_MspInit+0x160>)
 8007d3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d3e:	4a4e      	ldr	r2, [pc, #312]	; (8007e78 <HAL_TIM_Base_MspInit+0x160>)
 8007d40:	f043 0301 	orr.w	r3, r3, #1
 8007d44:	6593      	str	r3, [r2, #88]	; 0x58
 8007d46:	4b4c      	ldr	r3, [pc, #304]	; (8007e78 <HAL_TIM_Base_MspInit+0x160>)
 8007d48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d4a:	f003 0301 	and.w	r3, r3, #1
 8007d4e:	623b      	str	r3, [r7, #32]
 8007d50:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_TIM16_CLK_ENABLE();
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 8007d52:	e08d      	b.n	8007e70 <HAL_TIM_Base_MspInit+0x158>
  else if(tim_baseHandle->Instance==TIM3)
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	4a48      	ldr	r2, [pc, #288]	; (8007e7c <HAL_TIM_Base_MspInit+0x164>)
 8007d5a:	4293      	cmp	r3, r2
 8007d5c:	d114      	bne.n	8007d88 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8007d5e:	4b46      	ldr	r3, [pc, #280]	; (8007e78 <HAL_TIM_Base_MspInit+0x160>)
 8007d60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d62:	4a45      	ldr	r2, [pc, #276]	; (8007e78 <HAL_TIM_Base_MspInit+0x160>)
 8007d64:	f043 0302 	orr.w	r3, r3, #2
 8007d68:	6593      	str	r3, [r2, #88]	; 0x58
 8007d6a:	4b43      	ldr	r3, [pc, #268]	; (8007e78 <HAL_TIM_Base_MspInit+0x160>)
 8007d6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d6e:	f003 0302 	and.w	r3, r3, #2
 8007d72:	61fb      	str	r3, [r7, #28]
 8007d74:	69fb      	ldr	r3, [r7, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8007d76:	2200      	movs	r2, #0
 8007d78:	2100      	movs	r1, #0
 8007d7a:	201d      	movs	r0, #29
 8007d7c:	f001 fd81 	bl	8009882 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8007d80:	201d      	movs	r0, #29
 8007d82:	f001 fd98 	bl	80098b6 <HAL_NVIC_EnableIRQ>
}
 8007d86:	e073      	b.n	8007e70 <HAL_TIM_Base_MspInit+0x158>
  else if(tim_baseHandle->Instance==TIM5)
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	4a3c      	ldr	r2, [pc, #240]	; (8007e80 <HAL_TIM_Base_MspInit+0x168>)
 8007d8e:	4293      	cmp	r3, r2
 8007d90:	d131      	bne.n	8007df6 <HAL_TIM_Base_MspInit+0xde>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8007d92:	4b39      	ldr	r3, [pc, #228]	; (8007e78 <HAL_TIM_Base_MspInit+0x160>)
 8007d94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d96:	4a38      	ldr	r2, [pc, #224]	; (8007e78 <HAL_TIM_Base_MspInit+0x160>)
 8007d98:	f043 0308 	orr.w	r3, r3, #8
 8007d9c:	6593      	str	r3, [r2, #88]	; 0x58
 8007d9e:	4b36      	ldr	r3, [pc, #216]	; (8007e78 <HAL_TIM_Base_MspInit+0x160>)
 8007da0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007da2:	f003 0308 	and.w	r3, r3, #8
 8007da6:	61bb      	str	r3, [r7, #24]
 8007da8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007daa:	4b33      	ldr	r3, [pc, #204]	; (8007e78 <HAL_TIM_Base_MspInit+0x160>)
 8007dac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007dae:	4a32      	ldr	r2, [pc, #200]	; (8007e78 <HAL_TIM_Base_MspInit+0x160>)
 8007db0:	f043 0301 	orr.w	r3, r3, #1
 8007db4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007db6:	4b30      	ldr	r3, [pc, #192]	; (8007e78 <HAL_TIM_Base_MspInit+0x160>)
 8007db8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007dba:	f003 0301 	and.w	r3, r3, #1
 8007dbe:	617b      	str	r3, [r7, #20]
 8007dc0:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8007dc2:	2301      	movs	r3, #1
 8007dc4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007dc6:	2302      	movs	r3, #2
 8007dc8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007dca:	2300      	movs	r3, #0
 8007dcc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007dce:	2300      	movs	r3, #0
 8007dd0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8007dd2:	2302      	movs	r3, #2
 8007dd4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007dd6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007dda:	4619      	mov	r1, r3
 8007ddc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007de0:	f002 fc7c 	bl	800a6dc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM5_IRQn, 2, 0);
 8007de4:	2200      	movs	r2, #0
 8007de6:	2102      	movs	r1, #2
 8007de8:	2032      	movs	r0, #50	; 0x32
 8007dea:	f001 fd4a 	bl	8009882 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8007dee:	2032      	movs	r0, #50	; 0x32
 8007df0:	f001 fd61 	bl	80098b6 <HAL_NVIC_EnableIRQ>
}
 8007df4:	e03c      	b.n	8007e70 <HAL_TIM_Base_MspInit+0x158>
  else if(tim_baseHandle->Instance==TIM8)
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	4a22      	ldr	r2, [pc, #136]	; (8007e84 <HAL_TIM_Base_MspInit+0x16c>)
 8007dfc:	4293      	cmp	r3, r2
 8007dfe:	d10c      	bne.n	8007e1a <HAL_TIM_Base_MspInit+0x102>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8007e00:	4b1d      	ldr	r3, [pc, #116]	; (8007e78 <HAL_TIM_Base_MspInit+0x160>)
 8007e02:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e04:	4a1c      	ldr	r2, [pc, #112]	; (8007e78 <HAL_TIM_Base_MspInit+0x160>)
 8007e06:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007e0a:	6613      	str	r3, [r2, #96]	; 0x60
 8007e0c:	4b1a      	ldr	r3, [pc, #104]	; (8007e78 <HAL_TIM_Base_MspInit+0x160>)
 8007e0e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e10:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007e14:	613b      	str	r3, [r7, #16]
 8007e16:	693b      	ldr	r3, [r7, #16]
}
 8007e18:	e02a      	b.n	8007e70 <HAL_TIM_Base_MspInit+0x158>
  else if(tim_baseHandle->Instance==TIM15)
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	4a1a      	ldr	r2, [pc, #104]	; (8007e88 <HAL_TIM_Base_MspInit+0x170>)
 8007e20:	4293      	cmp	r3, r2
 8007e22:	d114      	bne.n	8007e4e <HAL_TIM_Base_MspInit+0x136>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8007e24:	4b14      	ldr	r3, [pc, #80]	; (8007e78 <HAL_TIM_Base_MspInit+0x160>)
 8007e26:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e28:	4a13      	ldr	r2, [pc, #76]	; (8007e78 <HAL_TIM_Base_MspInit+0x160>)
 8007e2a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007e2e:	6613      	str	r3, [r2, #96]	; 0x60
 8007e30:	4b11      	ldr	r3, [pc, #68]	; (8007e78 <HAL_TIM_Base_MspInit+0x160>)
 8007e32:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007e38:	60fb      	str	r3, [r7, #12]
 8007e3a:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8007e3c:	2200      	movs	r2, #0
 8007e3e:	2100      	movs	r1, #0
 8007e40:	2018      	movs	r0, #24
 8007e42:	f001 fd1e 	bl	8009882 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8007e46:	2018      	movs	r0, #24
 8007e48:	f001 fd35 	bl	80098b6 <HAL_NVIC_EnableIRQ>
}
 8007e4c:	e010      	b.n	8007e70 <HAL_TIM_Base_MspInit+0x158>
  else if(tim_baseHandle->Instance==TIM16)
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	4a0e      	ldr	r2, [pc, #56]	; (8007e8c <HAL_TIM_Base_MspInit+0x174>)
 8007e54:	4293      	cmp	r3, r2
 8007e56:	d10b      	bne.n	8007e70 <HAL_TIM_Base_MspInit+0x158>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8007e58:	4b07      	ldr	r3, [pc, #28]	; (8007e78 <HAL_TIM_Base_MspInit+0x160>)
 8007e5a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e5c:	4a06      	ldr	r2, [pc, #24]	; (8007e78 <HAL_TIM_Base_MspInit+0x160>)
 8007e5e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007e62:	6613      	str	r3, [r2, #96]	; 0x60
 8007e64:	4b04      	ldr	r3, [pc, #16]	; (8007e78 <HAL_TIM_Base_MspInit+0x160>)
 8007e66:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007e6c:	60bb      	str	r3, [r7, #8]
 8007e6e:	68bb      	ldr	r3, [r7, #8]
}
 8007e70:	bf00      	nop
 8007e72:	3738      	adds	r7, #56	; 0x38
 8007e74:	46bd      	mov	sp, r7
 8007e76:	bd80      	pop	{r7, pc}
 8007e78:	40021000 	.word	0x40021000
 8007e7c:	40000400 	.word	0x40000400
 8007e80:	40000c00 	.word	0x40000c00
 8007e84:	40013400 	.word	0x40013400
 8007e88:	40014000 	.word	0x40014000
 8007e8c:	40014400 	.word	0x40014400

08007e90 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8007e90:	480d      	ldr	r0, [pc, #52]	; (8007ec8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8007e92:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8007e94:	480d      	ldr	r0, [pc, #52]	; (8007ecc <LoopForever+0x6>)
  ldr r1, =_edata
 8007e96:	490e      	ldr	r1, [pc, #56]	; (8007ed0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8007e98:	4a0e      	ldr	r2, [pc, #56]	; (8007ed4 <LoopForever+0xe>)
  movs r3, #0
 8007e9a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8007e9c:	e002      	b.n	8007ea4 <LoopCopyDataInit>

08007e9e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8007e9e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8007ea0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8007ea2:	3304      	adds	r3, #4

08007ea4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8007ea4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8007ea6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8007ea8:	d3f9      	bcc.n	8007e9e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8007eaa:	4a0b      	ldr	r2, [pc, #44]	; (8007ed8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8007eac:	4c0b      	ldr	r4, [pc, #44]	; (8007edc <LoopForever+0x16>)
  movs r3, #0
 8007eae:	2300      	movs	r3, #0
  b LoopFillZerobss
 8007eb0:	e001      	b.n	8007eb6 <LoopFillZerobss>

08007eb2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8007eb2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8007eb4:	3204      	adds	r2, #4

08007eb6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8007eb6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8007eb8:	d3fb      	bcc.n	8007eb2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8007eba:	f7ff fc91 	bl	80077e0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8007ebe:	f006 ffa1 	bl	800ee04 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8007ec2:	f7ff f95f 	bl	8007184 <main>

08007ec6 <LoopForever>:

LoopForever:
    b LoopForever
 8007ec6:	e7fe      	b.n	8007ec6 <LoopForever>
  ldr   r0, =_estack
 8007ec8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8007ecc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8007ed0:	20001e80 	.word	0x20001e80
  ldr r2, =_sidata
 8007ed4:	08014168 	.word	0x08014168
  ldr r2, =_sbss
 8007ed8:	20001e80 	.word	0x20001e80
  ldr r4, =_ebss
 8007edc:	20002950 	.word	0x20002950

08007ee0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8007ee0:	e7fe      	b.n	8007ee0 <ADC1_2_IRQHandler>

08007ee2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007ee2:	b580      	push	{r7, lr}
 8007ee4:	b082      	sub	sp, #8
 8007ee6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8007ee8:	2300      	movs	r3, #0
 8007eea:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007eec:	2003      	movs	r0, #3
 8007eee:	f001 fcbd 	bl	800986c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8007ef2:	2000      	movs	r0, #0
 8007ef4:	f000 f80e 	bl	8007f14 <HAL_InitTick>
 8007ef8:	4603      	mov	r3, r0
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d002      	beq.n	8007f04 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8007efe:	2301      	movs	r3, #1
 8007f00:	71fb      	strb	r3, [r7, #7]
 8007f02:	e001      	b.n	8007f08 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8007f04:	f7ff faee 	bl	80074e4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8007f08:	79fb      	ldrb	r3, [r7, #7]

}
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	3708      	adds	r7, #8
 8007f0e:	46bd      	mov	sp, r7
 8007f10:	bd80      	pop	{r7, pc}
	...

08007f14 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007f14:	b580      	push	{r7, lr}
 8007f16:	b084      	sub	sp, #16
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8007f1c:	2300      	movs	r3, #0
 8007f1e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8007f20:	4b16      	ldr	r3, [pc, #88]	; (8007f7c <HAL_InitTick+0x68>)
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d022      	beq.n	8007f6e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8007f28:	4b15      	ldr	r3, [pc, #84]	; (8007f80 <HAL_InitTick+0x6c>)
 8007f2a:	681a      	ldr	r2, [r3, #0]
 8007f2c:	4b13      	ldr	r3, [pc, #76]	; (8007f7c <HAL_InitTick+0x68>)
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8007f34:	fbb1 f3f3 	udiv	r3, r1, r3
 8007f38:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f3c:	4618      	mov	r0, r3
 8007f3e:	f001 fcd6 	bl	80098ee <HAL_SYSTICK_Config>
 8007f42:	4603      	mov	r3, r0
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d10f      	bne.n	8007f68 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	2b0f      	cmp	r3, #15
 8007f4c:	d809      	bhi.n	8007f62 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8007f4e:	2200      	movs	r2, #0
 8007f50:	6879      	ldr	r1, [r7, #4]
 8007f52:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007f56:	f001 fc94 	bl	8009882 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8007f5a:	4a0a      	ldr	r2, [pc, #40]	; (8007f84 <HAL_InitTick+0x70>)
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	6013      	str	r3, [r2, #0]
 8007f60:	e007      	b.n	8007f72 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8007f62:	2301      	movs	r3, #1
 8007f64:	73fb      	strb	r3, [r7, #15]
 8007f66:	e004      	b.n	8007f72 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8007f68:	2301      	movs	r3, #1
 8007f6a:	73fb      	strb	r3, [r7, #15]
 8007f6c:	e001      	b.n	8007f72 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8007f6e:	2301      	movs	r3, #1
 8007f70:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8007f72:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f74:	4618      	mov	r0, r3
 8007f76:	3710      	adds	r7, #16
 8007f78:	46bd      	mov	sp, r7
 8007f7a:	bd80      	pop	{r7, pc}
 8007f7c:	20000cb0 	.word	0x20000cb0
 8007f80:	20000ca8 	.word	0x20000ca8
 8007f84:	20000cac 	.word	0x20000cac

08007f88 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007f88:	b480      	push	{r7}
 8007f8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8007f8c:	4b05      	ldr	r3, [pc, #20]	; (8007fa4 <HAL_IncTick+0x1c>)
 8007f8e:	681a      	ldr	r2, [r3, #0]
 8007f90:	4b05      	ldr	r3, [pc, #20]	; (8007fa8 <HAL_IncTick+0x20>)
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	4413      	add	r3, r2
 8007f96:	4a03      	ldr	r2, [pc, #12]	; (8007fa4 <HAL_IncTick+0x1c>)
 8007f98:	6013      	str	r3, [r2, #0]
}
 8007f9a:	bf00      	nop
 8007f9c:	46bd      	mov	sp, r7
 8007f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa2:	4770      	bx	lr
 8007fa4:	20002948 	.word	0x20002948
 8007fa8:	20000cb0 	.word	0x20000cb0

08007fac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007fac:	b480      	push	{r7}
 8007fae:	af00      	add	r7, sp, #0
  return uwTick;
 8007fb0:	4b03      	ldr	r3, [pc, #12]	; (8007fc0 <HAL_GetTick+0x14>)
 8007fb2:	681b      	ldr	r3, [r3, #0]
}
 8007fb4:	4618      	mov	r0, r3
 8007fb6:	46bd      	mov	sp, r7
 8007fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fbc:	4770      	bx	lr
 8007fbe:	bf00      	nop
 8007fc0:	20002948 	.word	0x20002948

08007fc4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8007fc4:	b580      	push	{r7, lr}
 8007fc6:	b084      	sub	sp, #16
 8007fc8:	af00      	add	r7, sp, #0
 8007fca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8007fcc:	f7ff ffee 	bl	8007fac <HAL_GetTick>
 8007fd0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007fdc:	d004      	beq.n	8007fe8 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8007fde:	4b09      	ldr	r3, [pc, #36]	; (8008004 <HAL_Delay+0x40>)
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	68fa      	ldr	r2, [r7, #12]
 8007fe4:	4413      	add	r3, r2
 8007fe6:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8007fe8:	bf00      	nop
 8007fea:	f7ff ffdf 	bl	8007fac <HAL_GetTick>
 8007fee:	4602      	mov	r2, r0
 8007ff0:	68bb      	ldr	r3, [r7, #8]
 8007ff2:	1ad3      	subs	r3, r2, r3
 8007ff4:	68fa      	ldr	r2, [r7, #12]
 8007ff6:	429a      	cmp	r2, r3
 8007ff8:	d8f7      	bhi.n	8007fea <HAL_Delay+0x26>
  {
  }
}
 8007ffa:	bf00      	nop
 8007ffc:	3710      	adds	r7, #16
 8007ffe:	46bd      	mov	sp, r7
 8008000:	bd80      	pop	{r7, pc}
 8008002:	bf00      	nop
 8008004:	20000cb0 	.word	0x20000cb0

08008008 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8008008:	b480      	push	{r7}
 800800a:	b083      	sub	sp, #12
 800800c:	af00      	add	r7, sp, #0
 800800e:	6078      	str	r0, [r7, #4]
 8008010:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	689b      	ldr	r3, [r3, #8]
 8008016:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800801a:	683b      	ldr	r3, [r7, #0]
 800801c:	431a      	orrs	r2, r3
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	609a      	str	r2, [r3, #8]
}
 8008022:	bf00      	nop
 8008024:	370c      	adds	r7, #12
 8008026:	46bd      	mov	sp, r7
 8008028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802c:	4770      	bx	lr

0800802e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800802e:	b480      	push	{r7}
 8008030:	b083      	sub	sp, #12
 8008032:	af00      	add	r7, sp, #0
 8008034:	6078      	str	r0, [r7, #4]
 8008036:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	689b      	ldr	r3, [r3, #8]
 800803c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8008040:	683b      	ldr	r3, [r7, #0]
 8008042:	431a      	orrs	r2, r3
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	609a      	str	r2, [r3, #8]
}
 8008048:	bf00      	nop
 800804a:	370c      	adds	r7, #12
 800804c:	46bd      	mov	sp, r7
 800804e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008052:	4770      	bx	lr

08008054 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8008054:	b480      	push	{r7}
 8008056:	b083      	sub	sp, #12
 8008058:	af00      	add	r7, sp, #0
 800805a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	689b      	ldr	r3, [r3, #8]
 8008060:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8008064:	4618      	mov	r0, r3
 8008066:	370c      	adds	r7, #12
 8008068:	46bd      	mov	sp, r7
 800806a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800806e:	4770      	bx	lr

08008070 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8008070:	b490      	push	{r4, r7}
 8008072:	b084      	sub	sp, #16
 8008074:	af00      	add	r7, sp, #0
 8008076:	60f8      	str	r0, [r7, #12]
 8008078:	60b9      	str	r1, [r7, #8]
 800807a:	607a      	str	r2, [r7, #4]
 800807c:	603b      	str	r3, [r7, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	3360      	adds	r3, #96	; 0x60
 8008082:	461a      	mov	r2, r3
 8008084:	68bb      	ldr	r3, [r7, #8]
 8008086:	009b      	lsls	r3, r3, #2
 8008088:	4413      	add	r3, r2
 800808a:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 800808c:	6822      	ldr	r2, [r4, #0]
 800808e:	4b08      	ldr	r3, [pc, #32]	; (80080b0 <LL_ADC_SetOffset+0x40>)
 8008090:	4013      	ands	r3, r2
 8008092:	687a      	ldr	r2, [r7, #4]
 8008094:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8008098:	683a      	ldr	r2, [r7, #0]
 800809a:	430a      	orrs	r2, r1
 800809c:	4313      	orrs	r3, r2
 800809e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80080a2:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80080a4:	bf00      	nop
 80080a6:	3710      	adds	r7, #16
 80080a8:	46bd      	mov	sp, r7
 80080aa:	bc90      	pop	{r4, r7}
 80080ac:	4770      	bx	lr
 80080ae:	bf00      	nop
 80080b0:	03fff000 	.word	0x03fff000

080080b4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80080b4:	b490      	push	{r4, r7}
 80080b6:	b082      	sub	sp, #8
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	6078      	str	r0, [r7, #4]
 80080bc:	6039      	str	r1, [r7, #0]
  register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	3360      	adds	r3, #96	; 0x60
 80080c2:	461a      	mov	r2, r3
 80080c4:	683b      	ldr	r3, [r7, #0]
 80080c6:	009b      	lsls	r3, r3, #2
 80080c8:	4413      	add	r3, r2
 80080ca:	461c      	mov	r4, r3

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80080cc:	6823      	ldr	r3, [r4, #0]
 80080ce:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80080d2:	4618      	mov	r0, r3
 80080d4:	3708      	adds	r7, #8
 80080d6:	46bd      	mov	sp, r7
 80080d8:	bc90      	pop	{r4, r7}
 80080da:	4770      	bx	lr

080080dc <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80080dc:	b490      	push	{r4, r7}
 80080de:	b084      	sub	sp, #16
 80080e0:	af00      	add	r7, sp, #0
 80080e2:	60f8      	str	r0, [r7, #12]
 80080e4:	60b9      	str	r1, [r7, #8]
 80080e6:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	3360      	adds	r3, #96	; 0x60
 80080ec:	461a      	mov	r2, r3
 80080ee:	68bb      	ldr	r3, [r7, #8]
 80080f0:	009b      	lsls	r3, r3, #2
 80080f2:	4413      	add	r3, r2
 80080f4:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80080f6:	6823      	ldr	r3, [r4, #0]
 80080f8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	4313      	orrs	r3, r2
 8008100:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8008102:	bf00      	nop
 8008104:	3710      	adds	r7, #16
 8008106:	46bd      	mov	sp, r7
 8008108:	bc90      	pop	{r4, r7}
 800810a:	4770      	bx	lr

0800810c <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800810c:	b490      	push	{r4, r7}
 800810e:	b084      	sub	sp, #16
 8008110:	af00      	add	r7, sp, #0
 8008112:	60f8      	str	r0, [r7, #12]
 8008114:	60b9      	str	r1, [r7, #8]
 8008116:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	3360      	adds	r3, #96	; 0x60
 800811c:	461a      	mov	r2, r3
 800811e:	68bb      	ldr	r3, [r7, #8]
 8008120:	009b      	lsls	r3, r3, #2
 8008122:	4413      	add	r3, r2
 8008124:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8008126:	6823      	ldr	r3, [r4, #0]
 8008128:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	4313      	orrs	r3, r2
 8008130:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8008132:	bf00      	nop
 8008134:	3710      	adds	r7, #16
 8008136:	46bd      	mov	sp, r7
 8008138:	bc90      	pop	{r4, r7}
 800813a:	4770      	bx	lr

0800813c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800813c:	b490      	push	{r4, r7}
 800813e:	b084      	sub	sp, #16
 8008140:	af00      	add	r7, sp, #0
 8008142:	60f8      	str	r0, [r7, #12]
 8008144:	60b9      	str	r1, [r7, #8]
 8008146:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	3360      	adds	r3, #96	; 0x60
 800814c:	461a      	mov	r2, r3
 800814e:	68bb      	ldr	r3, [r7, #8]
 8008150:	009b      	lsls	r3, r3, #2
 8008152:	4413      	add	r3, r2
 8008154:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8008156:	6823      	ldr	r3, [r4, #0]
 8008158:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	4313      	orrs	r3, r2
 8008160:	6023      	str	r3, [r4, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8008162:	bf00      	nop
 8008164:	3710      	adds	r7, #16
 8008166:	46bd      	mov	sp, r7
 8008168:	bc90      	pop	{r4, r7}
 800816a:	4770      	bx	lr

0800816c <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800816c:	b480      	push	{r7}
 800816e:	b083      	sub	sp, #12
 8008170:	af00      	add	r7, sp, #0
 8008172:	6078      	str	r0, [r7, #4]
 8008174:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	695b      	ldr	r3, [r3, #20]
 800817a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800817e:	683b      	ldr	r3, [r7, #0]
 8008180:	431a      	orrs	r2, r3
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	615a      	str	r2, [r3, #20]
}
 8008186:	bf00      	nop
 8008188:	370c      	adds	r7, #12
 800818a:	46bd      	mov	sp, r7
 800818c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008190:	4770      	bx	lr

08008192 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8008192:	b490      	push	{r4, r7}
 8008194:	b084      	sub	sp, #16
 8008196:	af00      	add	r7, sp, #0
 8008198:	60f8      	str	r0, [r7, #12]
 800819a:	60b9      	str	r1, [r7, #8]
 800819c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	3330      	adds	r3, #48	; 0x30
 80081a2:	461a      	mov	r2, r3
 80081a4:	68bb      	ldr	r3, [r7, #8]
 80081a6:	0a1b      	lsrs	r3, r3, #8
 80081a8:	009b      	lsls	r3, r3, #2
 80081aa:	f003 030c 	and.w	r3, r3, #12
 80081ae:	4413      	add	r3, r2
 80081b0:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80081b2:	6822      	ldr	r2, [r4, #0]
 80081b4:	68bb      	ldr	r3, [r7, #8]
 80081b6:	f003 031f 	and.w	r3, r3, #31
 80081ba:	211f      	movs	r1, #31
 80081bc:	fa01 f303 	lsl.w	r3, r1, r3
 80081c0:	43db      	mvns	r3, r3
 80081c2:	401a      	ands	r2, r3
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	0e9b      	lsrs	r3, r3, #26
 80081c8:	f003 011f 	and.w	r1, r3, #31
 80081cc:	68bb      	ldr	r3, [r7, #8]
 80081ce:	f003 031f 	and.w	r3, r3, #31
 80081d2:	fa01 f303 	lsl.w	r3, r1, r3
 80081d6:	4313      	orrs	r3, r2
 80081d8:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80081da:	bf00      	nop
 80081dc:	3710      	adds	r7, #16
 80081de:	46bd      	mov	sp, r7
 80081e0:	bc90      	pop	{r4, r7}
 80081e2:	4770      	bx	lr

080081e4 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80081e4:	b490      	push	{r4, r7}
 80081e6:	b084      	sub	sp, #16
 80081e8:	af00      	add	r7, sp, #0
 80081ea:	60f8      	str	r0, [r7, #12]
 80081ec:	60b9      	str	r1, [r7, #8]
 80081ee:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	3314      	adds	r3, #20
 80081f4:	461a      	mov	r2, r3
 80081f6:	68bb      	ldr	r3, [r7, #8]
 80081f8:	0e5b      	lsrs	r3, r3, #25
 80081fa:	009b      	lsls	r3, r3, #2
 80081fc:	f003 0304 	and.w	r3, r3, #4
 8008200:	4413      	add	r3, r2
 8008202:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8008204:	6822      	ldr	r2, [r4, #0]
 8008206:	68bb      	ldr	r3, [r7, #8]
 8008208:	0d1b      	lsrs	r3, r3, #20
 800820a:	f003 031f 	and.w	r3, r3, #31
 800820e:	2107      	movs	r1, #7
 8008210:	fa01 f303 	lsl.w	r3, r1, r3
 8008214:	43db      	mvns	r3, r3
 8008216:	401a      	ands	r2, r3
 8008218:	68bb      	ldr	r3, [r7, #8]
 800821a:	0d1b      	lsrs	r3, r3, #20
 800821c:	f003 031f 	and.w	r3, r3, #31
 8008220:	6879      	ldr	r1, [r7, #4]
 8008222:	fa01 f303 	lsl.w	r3, r1, r3
 8008226:	4313      	orrs	r3, r2
 8008228:	6023      	str	r3, [r4, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800822a:	bf00      	nop
 800822c:	3710      	adds	r7, #16
 800822e:	46bd      	mov	sp, r7
 8008230:	bc90      	pop	{r4, r7}
 8008232:	4770      	bx	lr

08008234 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8008234:	b480      	push	{r7}
 8008236:	b085      	sub	sp, #20
 8008238:	af00      	add	r7, sp, #0
 800823a:	60f8      	str	r0, [r7, #12]
 800823c:	60b9      	str	r1, [r7, #8]
 800823e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8008246:	68bb      	ldr	r3, [r7, #8]
 8008248:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800824c:	43db      	mvns	r3, r3
 800824e:	401a      	ands	r2, r3
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	f003 0318 	and.w	r3, r3, #24
 8008256:	4908      	ldr	r1, [pc, #32]	; (8008278 <LL_ADC_SetChannelSingleDiff+0x44>)
 8008258:	40d9      	lsrs	r1, r3
 800825a:	68bb      	ldr	r3, [r7, #8]
 800825c:	400b      	ands	r3, r1
 800825e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008262:	431a      	orrs	r2, r3
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800826a:	bf00      	nop
 800826c:	3714      	adds	r7, #20
 800826e:	46bd      	mov	sp, r7
 8008270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008274:	4770      	bx	lr
 8008276:	bf00      	nop
 8008278:	0007ffff 	.word	0x0007ffff

0800827c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800827c:	b480      	push	{r7}
 800827e:	b083      	sub	sp, #12
 8008280:	af00      	add	r7, sp, #0
 8008282:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	689b      	ldr	r3, [r3, #8]
 8008288:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 800828c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8008290:	687a      	ldr	r2, [r7, #4]
 8008292:	6093      	str	r3, [r2, #8]
}
 8008294:	bf00      	nop
 8008296:	370c      	adds	r7, #12
 8008298:	46bd      	mov	sp, r7
 800829a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800829e:	4770      	bx	lr

080082a0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80082a0:	b480      	push	{r7}
 80082a2:	b083      	sub	sp, #12
 80082a4:	af00      	add	r7, sp, #0
 80082a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	689b      	ldr	r3, [r3, #8]
 80082ac:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80082b0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80082b4:	d101      	bne.n	80082ba <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80082b6:	2301      	movs	r3, #1
 80082b8:	e000      	b.n	80082bc <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80082ba:	2300      	movs	r3, #0
}
 80082bc:	4618      	mov	r0, r3
 80082be:	370c      	adds	r7, #12
 80082c0:	46bd      	mov	sp, r7
 80082c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c6:	4770      	bx	lr

080082c8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80082c8:	b480      	push	{r7}
 80082ca:	b083      	sub	sp, #12
 80082cc:	af00      	add	r7, sp, #0
 80082ce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	689b      	ldr	r3, [r3, #8]
 80082d4:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80082d8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80082dc:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80082e4:	bf00      	nop
 80082e6:	370c      	adds	r7, #12
 80082e8:	46bd      	mov	sp, r7
 80082ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ee:	4770      	bx	lr

080082f0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80082f0:	b480      	push	{r7}
 80082f2:	b083      	sub	sp, #12
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	689b      	ldr	r3, [r3, #8]
 80082fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008300:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008304:	d101      	bne.n	800830a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8008306:	2301      	movs	r3, #1
 8008308:	e000      	b.n	800830c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800830a:	2300      	movs	r3, #0
}
 800830c:	4618      	mov	r0, r3
 800830e:	370c      	adds	r7, #12
 8008310:	46bd      	mov	sp, r7
 8008312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008316:	4770      	bx	lr

08008318 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8008318:	b480      	push	{r7}
 800831a:	b083      	sub	sp, #12
 800831c:	af00      	add	r7, sp, #0
 800831e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	689b      	ldr	r3, [r3, #8]
 8008324:	f003 0301 	and.w	r3, r3, #1
 8008328:	2b01      	cmp	r3, #1
 800832a:	d101      	bne.n	8008330 <LL_ADC_IsEnabled+0x18>
 800832c:	2301      	movs	r3, #1
 800832e:	e000      	b.n	8008332 <LL_ADC_IsEnabled+0x1a>
 8008330:	2300      	movs	r3, #0
}
 8008332:	4618      	mov	r0, r3
 8008334:	370c      	adds	r7, #12
 8008336:	46bd      	mov	sp, r7
 8008338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800833c:	4770      	bx	lr

0800833e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800833e:	b480      	push	{r7}
 8008340:	b083      	sub	sp, #12
 8008342:	af00      	add	r7, sp, #0
 8008344:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	689b      	ldr	r3, [r3, #8]
 800834a:	f003 0304 	and.w	r3, r3, #4
 800834e:	2b04      	cmp	r3, #4
 8008350:	d101      	bne.n	8008356 <LL_ADC_REG_IsConversionOngoing+0x18>
 8008352:	2301      	movs	r3, #1
 8008354:	e000      	b.n	8008358 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8008356:	2300      	movs	r3, #0
}
 8008358:	4618      	mov	r0, r3
 800835a:	370c      	adds	r7, #12
 800835c:	46bd      	mov	sp, r7
 800835e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008362:	4770      	bx	lr

08008364 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8008364:	b480      	push	{r7}
 8008366:	b083      	sub	sp, #12
 8008368:	af00      	add	r7, sp, #0
 800836a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	689b      	ldr	r3, [r3, #8]
 8008370:	f003 0308 	and.w	r3, r3, #8
 8008374:	2b08      	cmp	r3, #8
 8008376:	d101      	bne.n	800837c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8008378:	2301      	movs	r3, #1
 800837a:	e000      	b.n	800837e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800837c:	2300      	movs	r3, #0
}
 800837e:	4618      	mov	r0, r3
 8008380:	370c      	adds	r7, #12
 8008382:	46bd      	mov	sp, r7
 8008384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008388:	4770      	bx	lr
	...

0800838c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800838c:	b590      	push	{r4, r7, lr}
 800838e:	b089      	sub	sp, #36	; 0x24
 8008390:	af00      	add	r7, sp, #0
 8008392:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008394:	2300      	movs	r3, #0
 8008396:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8008398:	2300      	movs	r3, #0
 800839a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d101      	bne.n	80083a6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80083a2:	2301      	movs	r3, #1
 80083a4:	e1ad      	b.n	8008702 <HAL_ADC_Init+0x376>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	695b      	ldr	r3, [r3, #20]
 80083aa:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d109      	bne.n	80083c8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80083b4:	6878      	ldr	r0, [r7, #4]
 80083b6:	f7fe f989 	bl	80066cc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	2200      	movs	r2, #0
 80083be:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	2200      	movs	r2, #0
 80083c4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	4618      	mov	r0, r3
 80083ce:	f7ff ff67 	bl	80082a0 <LL_ADC_IsDeepPowerDownEnabled>
 80083d2:	4603      	mov	r3, r0
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d004      	beq.n	80083e2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	4618      	mov	r0, r3
 80083de:	f7ff ff4d 	bl	800827c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	4618      	mov	r0, r3
 80083e8:	f7ff ff82 	bl	80082f0 <LL_ADC_IsInternalRegulatorEnabled>
 80083ec:	4603      	mov	r3, r0
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d113      	bne.n	800841a <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	4618      	mov	r0, r3
 80083f8:	f7ff ff66 	bl	80082c8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80083fc:	4b9e      	ldr	r3, [pc, #632]	; (8008678 <HAL_ADC_Init+0x2ec>)
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	099b      	lsrs	r3, r3, #6
 8008402:	4a9e      	ldr	r2, [pc, #632]	; (800867c <HAL_ADC_Init+0x2f0>)
 8008404:	fba2 2303 	umull	r2, r3, r2, r3
 8008408:	099b      	lsrs	r3, r3, #6
 800840a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800840c:	e002      	b.n	8008414 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 800840e:	68bb      	ldr	r3, [r7, #8]
 8008410:	3b01      	subs	r3, #1
 8008412:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8008414:	68bb      	ldr	r3, [r7, #8]
 8008416:	2b00      	cmp	r3, #0
 8008418:	d1f9      	bne.n	800840e <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	4618      	mov	r0, r3
 8008420:	f7ff ff66 	bl	80082f0 <LL_ADC_IsInternalRegulatorEnabled>
 8008424:	4603      	mov	r3, r0
 8008426:	2b00      	cmp	r3, #0
 8008428:	d10d      	bne.n	8008446 <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800842e:	f043 0210 	orr.w	r2, r3, #16
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800843a:	f043 0201 	orr.w	r2, r3, #1
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8008442:	2301      	movs	r3, #1
 8008444:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	4618      	mov	r0, r3
 800844c:	f7ff ff77 	bl	800833e <LL_ADC_REG_IsConversionOngoing>
 8008450:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008456:	f003 0310 	and.w	r3, r3, #16
 800845a:	2b00      	cmp	r3, #0
 800845c:	f040 8148 	bne.w	80086f0 <HAL_ADC_Init+0x364>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8008460:	697b      	ldr	r3, [r7, #20]
 8008462:	2b00      	cmp	r3, #0
 8008464:	f040 8144 	bne.w	80086f0 <HAL_ADC_Init+0x364>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800846c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8008470:	f043 0202 	orr.w	r2, r3, #2
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	4618      	mov	r0, r3
 800847e:	f7ff ff4b 	bl	8008318 <LL_ADC_IsEnabled>
 8008482:	4603      	mov	r3, r0
 8008484:	2b00      	cmp	r3, #0
 8008486:	d141      	bne.n	800850c <HAL_ADC_Init+0x180>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008490:	d004      	beq.n	800849c <HAL_ADC_Init+0x110>
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	4a7a      	ldr	r2, [pc, #488]	; (8008680 <HAL_ADC_Init+0x2f4>)
 8008498:	4293      	cmp	r3, r2
 800849a:	d10f      	bne.n	80084bc <HAL_ADC_Init+0x130>
 800849c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80084a0:	f7ff ff3a 	bl	8008318 <LL_ADC_IsEnabled>
 80084a4:	4604      	mov	r4, r0
 80084a6:	4876      	ldr	r0, [pc, #472]	; (8008680 <HAL_ADC_Init+0x2f4>)
 80084a8:	f7ff ff36 	bl	8008318 <LL_ADC_IsEnabled>
 80084ac:	4603      	mov	r3, r0
 80084ae:	4323      	orrs	r3, r4
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	bf0c      	ite	eq
 80084b4:	2301      	moveq	r3, #1
 80084b6:	2300      	movne	r3, #0
 80084b8:	b2db      	uxtb	r3, r3
 80084ba:	e012      	b.n	80084e2 <HAL_ADC_Init+0x156>
 80084bc:	4871      	ldr	r0, [pc, #452]	; (8008684 <HAL_ADC_Init+0x2f8>)
 80084be:	f7ff ff2b 	bl	8008318 <LL_ADC_IsEnabled>
 80084c2:	4604      	mov	r4, r0
 80084c4:	4870      	ldr	r0, [pc, #448]	; (8008688 <HAL_ADC_Init+0x2fc>)
 80084c6:	f7ff ff27 	bl	8008318 <LL_ADC_IsEnabled>
 80084ca:	4603      	mov	r3, r0
 80084cc:	431c      	orrs	r4, r3
 80084ce:	486f      	ldr	r0, [pc, #444]	; (800868c <HAL_ADC_Init+0x300>)
 80084d0:	f7ff ff22 	bl	8008318 <LL_ADC_IsEnabled>
 80084d4:	4603      	mov	r3, r0
 80084d6:	4323      	orrs	r3, r4
 80084d8:	2b00      	cmp	r3, #0
 80084da:	bf0c      	ite	eq
 80084dc:	2301      	moveq	r3, #1
 80084de:	2300      	movne	r3, #0
 80084e0:	b2db      	uxtb	r3, r3
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d012      	beq.n	800850c <HAL_ADC_Init+0x180>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80084ee:	d004      	beq.n	80084fa <HAL_ADC_Init+0x16e>
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	4a62      	ldr	r2, [pc, #392]	; (8008680 <HAL_ADC_Init+0x2f4>)
 80084f6:	4293      	cmp	r3, r2
 80084f8:	d101      	bne.n	80084fe <HAL_ADC_Init+0x172>
 80084fa:	4a65      	ldr	r2, [pc, #404]	; (8008690 <HAL_ADC_Init+0x304>)
 80084fc:	e000      	b.n	8008500 <HAL_ADC_Init+0x174>
 80084fe:	4a65      	ldr	r2, [pc, #404]	; (8008694 <HAL_ADC_Init+0x308>)
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	685b      	ldr	r3, [r3, #4]
 8008504:	4619      	mov	r1, r3
 8008506:	4610      	mov	r0, r2
 8008508:	f7ff fd7e 	bl	8008008 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	7f5b      	ldrb	r3, [r3, #29]
 8008510:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8008516:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 800851c:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8008522:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800852a:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800852c:	4313      	orrs	r3, r2
 800852e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8008536:	2b01      	cmp	r3, #1
 8008538:	d106      	bne.n	8008548 <HAL_ADC_Init+0x1bc>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800853e:	3b01      	subs	r3, #1
 8008540:	045b      	lsls	r3, r3, #17
 8008542:	69ba      	ldr	r2, [r7, #24]
 8008544:	4313      	orrs	r3, r2
 8008546:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800854c:	2b00      	cmp	r3, #0
 800854e:	d009      	beq.n	8008564 <HAL_ADC_Init+0x1d8>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008554:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800855c:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800855e:	69ba      	ldr	r2, [r7, #24]
 8008560:	4313      	orrs	r3, r2
 8008562:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	68da      	ldr	r2, [r3, #12]
 800856a:	4b4b      	ldr	r3, [pc, #300]	; (8008698 <HAL_ADC_Init+0x30c>)
 800856c:	4013      	ands	r3, r2
 800856e:	687a      	ldr	r2, [r7, #4]
 8008570:	6812      	ldr	r2, [r2, #0]
 8008572:	69b9      	ldr	r1, [r7, #24]
 8008574:	430b      	orrs	r3, r1
 8008576:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	691b      	ldr	r3, [r3, #16]
 800857e:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	430a      	orrs	r2, r1
 800858c:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	4618      	mov	r0, r3
 8008594:	f7ff fed3 	bl	800833e <LL_ADC_REG_IsConversionOngoing>
 8008598:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	4618      	mov	r0, r3
 80085a0:	f7ff fee0 	bl	8008364 <LL_ADC_INJ_IsConversionOngoing>
 80085a4:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80085a6:	693b      	ldr	r3, [r7, #16]
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d17f      	bne.n	80086ac <HAL_ADC_Init+0x320>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d17c      	bne.n	80086ac <HAL_ADC_Init+0x320>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80085b6:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80085be:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80085c0:	4313      	orrs	r3, r2
 80085c2:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	68db      	ldr	r3, [r3, #12]
 80085ca:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80085ce:	f023 0302 	bic.w	r3, r3, #2
 80085d2:	687a      	ldr	r2, [r7, #4]
 80085d4:	6812      	ldr	r2, [r2, #0]
 80085d6:	69b9      	ldr	r1, [r7, #24]
 80085d8:	430b      	orrs	r3, r1
 80085da:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	691b      	ldr	r3, [r3, #16]
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d017      	beq.n	8008614 <HAL_ADC_Init+0x288>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	691a      	ldr	r2, [r3, #16]
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80085f2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80085fc:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8008600:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8008604:	687a      	ldr	r2, [r7, #4]
 8008606:	6911      	ldr	r1, [r2, #16]
 8008608:	687a      	ldr	r2, [r7, #4]
 800860a:	6812      	ldr	r2, [r2, #0]
 800860c:	430b      	orrs	r3, r1
 800860e:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8008612:	e013      	b.n	800863c <HAL_ADC_Init+0x2b0>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	691a      	ldr	r2, [r3, #16]
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008622:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800862c:	687a      	ldr	r2, [r7, #4]
 800862e:	6812      	ldr	r2, [r2, #0]
 8008630:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8008634:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8008638:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008642:	2b01      	cmp	r3, #1
 8008644:	d12a      	bne.n	800869c <HAL_ADC_Init+0x310>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	691b      	ldr	r3, [r3, #16]
 800864c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8008650:	f023 0304 	bic.w	r3, r3, #4
 8008654:	687a      	ldr	r2, [r7, #4]
 8008656:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8008658:	687a      	ldr	r2, [r7, #4]
 800865a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800865c:	4311      	orrs	r1, r2
 800865e:	687a      	ldr	r2, [r7, #4]
 8008660:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8008662:	4311      	orrs	r1, r2
 8008664:	687a      	ldr	r2, [r7, #4]
 8008666:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8008668:	430a      	orrs	r2, r1
 800866a:	431a      	orrs	r2, r3
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	f042 0201 	orr.w	r2, r2, #1
 8008674:	611a      	str	r2, [r3, #16]
 8008676:	e019      	b.n	80086ac <HAL_ADC_Init+0x320>
 8008678:	20000ca8 	.word	0x20000ca8
 800867c:	053e2d63 	.word	0x053e2d63
 8008680:	50000100 	.word	0x50000100
 8008684:	50000400 	.word	0x50000400
 8008688:	50000500 	.word	0x50000500
 800868c:	50000600 	.word	0x50000600
 8008690:	50000300 	.word	0x50000300
 8008694:	50000700 	.word	0x50000700
 8008698:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	691a      	ldr	r2, [r3, #16]
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	f022 0201 	bic.w	r2, r2, #1
 80086aa:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	695b      	ldr	r3, [r3, #20]
 80086b0:	2b01      	cmp	r3, #1
 80086b2:	d10c      	bne.n	80086ce <HAL_ADC_Init+0x342>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086ba:	f023 010f 	bic.w	r1, r3, #15
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	6a1b      	ldr	r3, [r3, #32]
 80086c2:	1e5a      	subs	r2, r3, #1
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	430a      	orrs	r2, r1
 80086ca:	631a      	str	r2, [r3, #48]	; 0x30
 80086cc:	e007      	b.n	80086de <HAL_ADC_Init+0x352>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	f022 020f 	bic.w	r2, r2, #15
 80086dc:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80086e2:	f023 0303 	bic.w	r3, r3, #3
 80086e6:	f043 0201 	orr.w	r2, r3, #1
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	65da      	str	r2, [r3, #92]	; 0x5c
 80086ee:	e007      	b.n	8008700 <HAL_ADC_Init+0x374>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80086f4:	f043 0210 	orr.w	r2, r3, #16
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80086fc:	2301      	movs	r3, #1
 80086fe:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8008700:	7ffb      	ldrb	r3, [r7, #31]
}
 8008702:	4618      	mov	r0, r3
 8008704:	3724      	adds	r7, #36	; 0x24
 8008706:	46bd      	mov	sp, r7
 8008708:	bd90      	pop	{r4, r7, pc}
 800870a:	bf00      	nop

0800870c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800870c:	b580      	push	{r7, lr}
 800870e:	b0a6      	sub	sp, #152	; 0x98
 8008710:	af00      	add	r7, sp, #0
 8008712:	6078      	str	r0, [r7, #4]
 8008714:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008716:	2300      	movs	r3, #0
 8008718:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 800871c:	2300      	movs	r3, #0
 800871e:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8008726:	2b01      	cmp	r3, #1
 8008728:	d101      	bne.n	800872e <HAL_ADC_ConfigChannel+0x22>
 800872a:	2302      	movs	r3, #2
 800872c:	e38e      	b.n	8008e4c <HAL_ADC_ConfigChannel+0x740>
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	2201      	movs	r2, #1
 8008732:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	4618      	mov	r0, r3
 800873c:	f7ff fdff 	bl	800833e <LL_ADC_REG_IsConversionOngoing>
 8008740:	4603      	mov	r3, r0
 8008742:	2b00      	cmp	r3, #0
 8008744:	f040 836f 	bne.w	8008e26 <HAL_ADC_ConfigChannel+0x71a>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	6818      	ldr	r0, [r3, #0]
 800874c:	683b      	ldr	r3, [r7, #0]
 800874e:	6859      	ldr	r1, [r3, #4]
 8008750:	683b      	ldr	r3, [r7, #0]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	461a      	mov	r2, r3
 8008756:	f7ff fd1c 	bl	8008192 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	4618      	mov	r0, r3
 8008760:	f7ff fded 	bl	800833e <LL_ADC_REG_IsConversionOngoing>
 8008764:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	4618      	mov	r0, r3
 800876e:	f7ff fdf9 	bl	8008364 <LL_ADC_INJ_IsConversionOngoing>
 8008772:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8008776:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800877a:	2b00      	cmp	r3, #0
 800877c:	f040 817b 	bne.w	8008a76 <HAL_ADC_ConfigChannel+0x36a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8008780:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008784:	2b00      	cmp	r3, #0
 8008786:	f040 8176 	bne.w	8008a76 <HAL_ADC_ConfigChannel+0x36a>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800878a:	683b      	ldr	r3, [r7, #0]
 800878c:	689b      	ldr	r3, [r3, #8]
 800878e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008792:	d10f      	bne.n	80087b4 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	6818      	ldr	r0, [r3, #0]
 8008798:	683b      	ldr	r3, [r7, #0]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	2200      	movs	r2, #0
 800879e:	4619      	mov	r1, r3
 80087a0:	f7ff fd20 	bl	80081e4 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80087ac:	4618      	mov	r0, r3
 80087ae:	f7ff fcdd 	bl	800816c <LL_ADC_SetSamplingTimeCommonConfig>
 80087b2:	e00e      	b.n	80087d2 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	6818      	ldr	r0, [r3, #0]
 80087b8:	683b      	ldr	r3, [r7, #0]
 80087ba:	6819      	ldr	r1, [r3, #0]
 80087bc:	683b      	ldr	r3, [r7, #0]
 80087be:	689b      	ldr	r3, [r3, #8]
 80087c0:	461a      	mov	r2, r3
 80087c2:	f7ff fd0f 	bl	80081e4 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	2100      	movs	r1, #0
 80087cc:	4618      	mov	r0, r3
 80087ce:	f7ff fccd 	bl	800816c <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80087d2:	683b      	ldr	r3, [r7, #0]
 80087d4:	695a      	ldr	r2, [r3, #20]
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	68db      	ldr	r3, [r3, #12]
 80087dc:	08db      	lsrs	r3, r3, #3
 80087de:	f003 0303 	and.w	r3, r3, #3
 80087e2:	005b      	lsls	r3, r3, #1
 80087e4:	fa02 f303 	lsl.w	r3, r2, r3
 80087e8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80087ec:	683b      	ldr	r3, [r7, #0]
 80087ee:	691b      	ldr	r3, [r3, #16]
 80087f0:	2b04      	cmp	r3, #4
 80087f2:	d022      	beq.n	800883a <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	6818      	ldr	r0, [r3, #0]
 80087f8:	683b      	ldr	r3, [r7, #0]
 80087fa:	6919      	ldr	r1, [r3, #16]
 80087fc:	683b      	ldr	r3, [r7, #0]
 80087fe:	681a      	ldr	r2, [r3, #0]
 8008800:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008804:	f7ff fc34 	bl	8008070 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	6818      	ldr	r0, [r3, #0]
 800880c:	683b      	ldr	r3, [r7, #0]
 800880e:	6919      	ldr	r1, [r3, #16]
 8008810:	683b      	ldr	r3, [r7, #0]
 8008812:	699b      	ldr	r3, [r3, #24]
 8008814:	461a      	mov	r2, r3
 8008816:	f7ff fc79 	bl	800810c <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	6818      	ldr	r0, [r3, #0]
 800881e:	683b      	ldr	r3, [r7, #0]
 8008820:	6919      	ldr	r1, [r3, #16]
 8008822:	683b      	ldr	r3, [r7, #0]
 8008824:	7f1b      	ldrb	r3, [r3, #28]
 8008826:	2b01      	cmp	r3, #1
 8008828:	d102      	bne.n	8008830 <HAL_ADC_ConfigChannel+0x124>
 800882a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800882e:	e000      	b.n	8008832 <HAL_ADC_ConfigChannel+0x126>
 8008830:	2300      	movs	r3, #0
 8008832:	461a      	mov	r2, r3
 8008834:	f7ff fc82 	bl	800813c <LL_ADC_SetOffsetSaturation>
 8008838:	e11d      	b.n	8008a76 <HAL_ADC_ConfigChannel+0x36a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	2100      	movs	r1, #0
 8008840:	4618      	mov	r0, r3
 8008842:	f7ff fc37 	bl	80080b4 <LL_ADC_GetOffsetChannel>
 8008846:	4603      	mov	r3, r0
 8008848:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800884c:	2b00      	cmp	r3, #0
 800884e:	d10a      	bne.n	8008866 <HAL_ADC_ConfigChannel+0x15a>
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	2100      	movs	r1, #0
 8008856:	4618      	mov	r0, r3
 8008858:	f7ff fc2c 	bl	80080b4 <LL_ADC_GetOffsetChannel>
 800885c:	4603      	mov	r3, r0
 800885e:	0e9b      	lsrs	r3, r3, #26
 8008860:	f003 021f 	and.w	r2, r3, #31
 8008864:	e012      	b.n	800888c <HAL_ADC_ConfigChannel+0x180>
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	2100      	movs	r1, #0
 800886c:	4618      	mov	r0, r3
 800886e:	f7ff fc21 	bl	80080b4 <LL_ADC_GetOffsetChannel>
 8008872:	4603      	mov	r3, r0
 8008874:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008878:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800887c:	fa93 f3a3 	rbit	r3, r3
 8008880:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8008882:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8008884:	fab3 f383 	clz	r3, r3
 8008888:	b2db      	uxtb	r3, r3
 800888a:	461a      	mov	r2, r3
 800888c:	683b      	ldr	r3, [r7, #0]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008894:	2b00      	cmp	r3, #0
 8008896:	d105      	bne.n	80088a4 <HAL_ADC_ConfigChannel+0x198>
 8008898:	683b      	ldr	r3, [r7, #0]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	0e9b      	lsrs	r3, r3, #26
 800889e:	f003 031f 	and.w	r3, r3, #31
 80088a2:	e00a      	b.n	80088ba <HAL_ADC_ConfigChannel+0x1ae>
 80088a4:	683b      	ldr	r3, [r7, #0]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	67bb      	str	r3, [r7, #120]	; 0x78
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80088aa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80088ac:	fa93 f3a3 	rbit	r3, r3
 80088b0:	677b      	str	r3, [r7, #116]	; 0x74
  return result;
 80088b2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80088b4:	fab3 f383 	clz	r3, r3
 80088b8:	b2db      	uxtb	r3, r3
 80088ba:	429a      	cmp	r2, r3
 80088bc:	d106      	bne.n	80088cc <HAL_ADC_ConfigChannel+0x1c0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	2200      	movs	r2, #0
 80088c4:	2100      	movs	r1, #0
 80088c6:	4618      	mov	r0, r3
 80088c8:	f7ff fc08 	bl	80080dc <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	2101      	movs	r1, #1
 80088d2:	4618      	mov	r0, r3
 80088d4:	f7ff fbee 	bl	80080b4 <LL_ADC_GetOffsetChannel>
 80088d8:	4603      	mov	r3, r0
 80088da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d10a      	bne.n	80088f8 <HAL_ADC_ConfigChannel+0x1ec>
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	2101      	movs	r1, #1
 80088e8:	4618      	mov	r0, r3
 80088ea:	f7ff fbe3 	bl	80080b4 <LL_ADC_GetOffsetChannel>
 80088ee:	4603      	mov	r3, r0
 80088f0:	0e9b      	lsrs	r3, r3, #26
 80088f2:	f003 021f 	and.w	r2, r3, #31
 80088f6:	e010      	b.n	800891a <HAL_ADC_ConfigChannel+0x20e>
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	2101      	movs	r1, #1
 80088fe:	4618      	mov	r0, r3
 8008900:	f7ff fbd8 	bl	80080b4 <LL_ADC_GetOffsetChannel>
 8008904:	4603      	mov	r3, r0
 8008906:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008908:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800890a:	fa93 f3a3 	rbit	r3, r3
 800890e:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8008910:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008912:	fab3 f383 	clz	r3, r3
 8008916:	b2db      	uxtb	r3, r3
 8008918:	461a      	mov	r2, r3
 800891a:	683b      	ldr	r3, [r7, #0]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008922:	2b00      	cmp	r3, #0
 8008924:	d105      	bne.n	8008932 <HAL_ADC_ConfigChannel+0x226>
 8008926:	683b      	ldr	r3, [r7, #0]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	0e9b      	lsrs	r3, r3, #26
 800892c:	f003 031f 	and.w	r3, r3, #31
 8008930:	e00a      	b.n	8008948 <HAL_ADC_ConfigChannel+0x23c>
 8008932:	683b      	ldr	r3, [r7, #0]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008938:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800893a:	fa93 f3a3 	rbit	r3, r3
 800893e:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8008940:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008942:	fab3 f383 	clz	r3, r3
 8008946:	b2db      	uxtb	r3, r3
 8008948:	429a      	cmp	r2, r3
 800894a:	d106      	bne.n	800895a <HAL_ADC_ConfigChannel+0x24e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	2200      	movs	r2, #0
 8008952:	2101      	movs	r1, #1
 8008954:	4618      	mov	r0, r3
 8008956:	f7ff fbc1 	bl	80080dc <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	2102      	movs	r1, #2
 8008960:	4618      	mov	r0, r3
 8008962:	f7ff fba7 	bl	80080b4 <LL_ADC_GetOffsetChannel>
 8008966:	4603      	mov	r3, r0
 8008968:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800896c:	2b00      	cmp	r3, #0
 800896e:	d10a      	bne.n	8008986 <HAL_ADC_ConfigChannel+0x27a>
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	2102      	movs	r1, #2
 8008976:	4618      	mov	r0, r3
 8008978:	f7ff fb9c 	bl	80080b4 <LL_ADC_GetOffsetChannel>
 800897c:	4603      	mov	r3, r0
 800897e:	0e9b      	lsrs	r3, r3, #26
 8008980:	f003 021f 	and.w	r2, r3, #31
 8008984:	e010      	b.n	80089a8 <HAL_ADC_ConfigChannel+0x29c>
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	2102      	movs	r1, #2
 800898c:	4618      	mov	r0, r3
 800898e:	f7ff fb91 	bl	80080b4 <LL_ADC_GetOffsetChannel>
 8008992:	4603      	mov	r3, r0
 8008994:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008996:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008998:	fa93 f3a3 	rbit	r3, r3
 800899c:	65fb      	str	r3, [r7, #92]	; 0x5c
  return result;
 800899e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80089a0:	fab3 f383 	clz	r3, r3
 80089a4:	b2db      	uxtb	r3, r3
 80089a6:	461a      	mov	r2, r3
 80089a8:	683b      	ldr	r3, [r7, #0]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d105      	bne.n	80089c0 <HAL_ADC_ConfigChannel+0x2b4>
 80089b4:	683b      	ldr	r3, [r7, #0]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	0e9b      	lsrs	r3, r3, #26
 80089ba:	f003 031f 	and.w	r3, r3, #31
 80089be:	e00a      	b.n	80089d6 <HAL_ADC_ConfigChannel+0x2ca>
 80089c0:	683b      	ldr	r3, [r7, #0]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80089c6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80089c8:	fa93 f3a3 	rbit	r3, r3
 80089cc:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 80089ce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80089d0:	fab3 f383 	clz	r3, r3
 80089d4:	b2db      	uxtb	r3, r3
 80089d6:	429a      	cmp	r2, r3
 80089d8:	d106      	bne.n	80089e8 <HAL_ADC_ConfigChannel+0x2dc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	2200      	movs	r2, #0
 80089e0:	2102      	movs	r1, #2
 80089e2:	4618      	mov	r0, r3
 80089e4:	f7ff fb7a 	bl	80080dc <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	2103      	movs	r1, #3
 80089ee:	4618      	mov	r0, r3
 80089f0:	f7ff fb60 	bl	80080b4 <LL_ADC_GetOffsetChannel>
 80089f4:	4603      	mov	r3, r0
 80089f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d10a      	bne.n	8008a14 <HAL_ADC_ConfigChannel+0x308>
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	2103      	movs	r1, #3
 8008a04:	4618      	mov	r0, r3
 8008a06:	f7ff fb55 	bl	80080b4 <LL_ADC_GetOffsetChannel>
 8008a0a:	4603      	mov	r3, r0
 8008a0c:	0e9b      	lsrs	r3, r3, #26
 8008a0e:	f003 021f 	and.w	r2, r3, #31
 8008a12:	e010      	b.n	8008a36 <HAL_ADC_ConfigChannel+0x32a>
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	2103      	movs	r1, #3
 8008a1a:	4618      	mov	r0, r3
 8008a1c:	f7ff fb4a 	bl	80080b4 <LL_ADC_GetOffsetChannel>
 8008a20:	4603      	mov	r3, r0
 8008a22:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008a24:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008a26:	fa93 f3a3 	rbit	r3, r3
 8008a2a:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8008a2c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008a2e:	fab3 f383 	clz	r3, r3
 8008a32:	b2db      	uxtb	r3, r3
 8008a34:	461a      	mov	r2, r3
 8008a36:	683b      	ldr	r3, [r7, #0]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d105      	bne.n	8008a4e <HAL_ADC_ConfigChannel+0x342>
 8008a42:	683b      	ldr	r3, [r7, #0]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	0e9b      	lsrs	r3, r3, #26
 8008a48:	f003 031f 	and.w	r3, r3, #31
 8008a4c:	e00a      	b.n	8008a64 <HAL_ADC_ConfigChannel+0x358>
 8008a4e:	683b      	ldr	r3, [r7, #0]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008a54:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008a56:	fa93 f3a3 	rbit	r3, r3
 8008a5a:	647b      	str	r3, [r7, #68]	; 0x44
  return result;
 8008a5c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008a5e:	fab3 f383 	clz	r3, r3
 8008a62:	b2db      	uxtb	r3, r3
 8008a64:	429a      	cmp	r2, r3
 8008a66:	d106      	bne.n	8008a76 <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	2200      	movs	r2, #0
 8008a6e:	2103      	movs	r1, #3
 8008a70:	4618      	mov	r0, r3
 8008a72:	f7ff fb33 	bl	80080dc <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	4618      	mov	r0, r3
 8008a7c:	f7ff fc4c 	bl	8008318 <LL_ADC_IsEnabled>
 8008a80:	4603      	mov	r3, r0
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	f040 810c 	bne.w	8008ca0 <HAL_ADC_ConfigChannel+0x594>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	6818      	ldr	r0, [r3, #0]
 8008a8c:	683b      	ldr	r3, [r7, #0]
 8008a8e:	6819      	ldr	r1, [r3, #0]
 8008a90:	683b      	ldr	r3, [r7, #0]
 8008a92:	68db      	ldr	r3, [r3, #12]
 8008a94:	461a      	mov	r2, r3
 8008a96:	f7ff fbcd 	bl	8008234 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8008a9a:	683b      	ldr	r3, [r7, #0]
 8008a9c:	68db      	ldr	r3, [r3, #12]
 8008a9e:	4aaf      	ldr	r2, [pc, #700]	; (8008d5c <HAL_ADC_ConfigChannel+0x650>)
 8008aa0:	4293      	cmp	r3, r2
 8008aa2:	f040 80fd 	bne.w	8008ca0 <HAL_ADC_ConfigChannel+0x594>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8008aaa:	683b      	ldr	r3, [r7, #0]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d10b      	bne.n	8008ace <HAL_ADC_ConfigChannel+0x3c2>
 8008ab6:	683b      	ldr	r3, [r7, #0]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	0e9b      	lsrs	r3, r3, #26
 8008abc:	3301      	adds	r3, #1
 8008abe:	f003 031f 	and.w	r3, r3, #31
 8008ac2:	2b09      	cmp	r3, #9
 8008ac4:	bf94      	ite	ls
 8008ac6:	2301      	movls	r3, #1
 8008ac8:	2300      	movhi	r3, #0
 8008aca:	b2db      	uxtb	r3, r3
 8008acc:	e012      	b.n	8008af4 <HAL_ADC_ConfigChannel+0x3e8>
 8008ace:	683b      	ldr	r3, [r7, #0]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008ad4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008ad6:	fa93 f3a3 	rbit	r3, r3
 8008ada:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8008adc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008ade:	fab3 f383 	clz	r3, r3
 8008ae2:	b2db      	uxtb	r3, r3
 8008ae4:	3301      	adds	r3, #1
 8008ae6:	f003 031f 	and.w	r3, r3, #31
 8008aea:	2b09      	cmp	r3, #9
 8008aec:	bf94      	ite	ls
 8008aee:	2301      	movls	r3, #1
 8008af0:	2300      	movhi	r3, #0
 8008af2:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d064      	beq.n	8008bc2 <HAL_ADC_ConfigChannel+0x4b6>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8008af8:	683b      	ldr	r3, [r7, #0]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d107      	bne.n	8008b14 <HAL_ADC_ConfigChannel+0x408>
 8008b04:	683b      	ldr	r3, [r7, #0]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	0e9b      	lsrs	r3, r3, #26
 8008b0a:	3301      	adds	r3, #1
 8008b0c:	069b      	lsls	r3, r3, #26
 8008b0e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8008b12:	e00e      	b.n	8008b32 <HAL_ADC_ConfigChannel+0x426>
 8008b14:	683b      	ldr	r3, [r7, #0]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008b1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b1c:	fa93 f3a3 	rbit	r3, r3
 8008b20:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8008b22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b24:	fab3 f383 	clz	r3, r3
 8008b28:	b2db      	uxtb	r3, r3
 8008b2a:	3301      	adds	r3, #1
 8008b2c:	069b      	lsls	r3, r3, #26
 8008b2e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8008b32:	683b      	ldr	r3, [r7, #0]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d109      	bne.n	8008b52 <HAL_ADC_ConfigChannel+0x446>
 8008b3e:	683b      	ldr	r3, [r7, #0]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	0e9b      	lsrs	r3, r3, #26
 8008b44:	3301      	adds	r3, #1
 8008b46:	f003 031f 	and.w	r3, r3, #31
 8008b4a:	2101      	movs	r1, #1
 8008b4c:	fa01 f303 	lsl.w	r3, r1, r3
 8008b50:	e010      	b.n	8008b74 <HAL_ADC_ConfigChannel+0x468>
 8008b52:	683b      	ldr	r3, [r7, #0]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008b58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b5a:	fa93 f3a3 	rbit	r3, r3
 8008b5e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8008b60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b62:	fab3 f383 	clz	r3, r3
 8008b66:	b2db      	uxtb	r3, r3
 8008b68:	3301      	adds	r3, #1
 8008b6a:	f003 031f 	and.w	r3, r3, #31
 8008b6e:	2101      	movs	r1, #1
 8008b70:	fa01 f303 	lsl.w	r3, r1, r3
 8008b74:	ea42 0103 	orr.w	r1, r2, r3
 8008b78:	683b      	ldr	r3, [r7, #0]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d10a      	bne.n	8008b9a <HAL_ADC_ConfigChannel+0x48e>
 8008b84:	683b      	ldr	r3, [r7, #0]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	0e9b      	lsrs	r3, r3, #26
 8008b8a:	3301      	adds	r3, #1
 8008b8c:	f003 021f 	and.w	r2, r3, #31
 8008b90:	4613      	mov	r3, r2
 8008b92:	005b      	lsls	r3, r3, #1
 8008b94:	4413      	add	r3, r2
 8008b96:	051b      	lsls	r3, r3, #20
 8008b98:	e011      	b.n	8008bbe <HAL_ADC_ConfigChannel+0x4b2>
 8008b9a:	683b      	ldr	r3, [r7, #0]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008ba0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ba2:	fa93 f3a3 	rbit	r3, r3
 8008ba6:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8008ba8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008baa:	fab3 f383 	clz	r3, r3
 8008bae:	b2db      	uxtb	r3, r3
 8008bb0:	3301      	adds	r3, #1
 8008bb2:	f003 021f 	and.w	r2, r3, #31
 8008bb6:	4613      	mov	r3, r2
 8008bb8:	005b      	lsls	r3, r3, #1
 8008bba:	4413      	add	r3, r2
 8008bbc:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008bbe:	430b      	orrs	r3, r1
 8008bc0:	e069      	b.n	8008c96 <HAL_ADC_ConfigChannel+0x58a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8008bc2:	683b      	ldr	r3, [r7, #0]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d107      	bne.n	8008bde <HAL_ADC_ConfigChannel+0x4d2>
 8008bce:	683b      	ldr	r3, [r7, #0]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	0e9b      	lsrs	r3, r3, #26
 8008bd4:	3301      	adds	r3, #1
 8008bd6:	069b      	lsls	r3, r3, #26
 8008bd8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8008bdc:	e00e      	b.n	8008bfc <HAL_ADC_ConfigChannel+0x4f0>
 8008bde:	683b      	ldr	r3, [r7, #0]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008be4:	6a3b      	ldr	r3, [r7, #32]
 8008be6:	fa93 f3a3 	rbit	r3, r3
 8008bea:	61fb      	str	r3, [r7, #28]
  return result;
 8008bec:	69fb      	ldr	r3, [r7, #28]
 8008bee:	fab3 f383 	clz	r3, r3
 8008bf2:	b2db      	uxtb	r3, r3
 8008bf4:	3301      	adds	r3, #1
 8008bf6:	069b      	lsls	r3, r3, #26
 8008bf8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8008bfc:	683b      	ldr	r3, [r7, #0]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d109      	bne.n	8008c1c <HAL_ADC_ConfigChannel+0x510>
 8008c08:	683b      	ldr	r3, [r7, #0]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	0e9b      	lsrs	r3, r3, #26
 8008c0e:	3301      	adds	r3, #1
 8008c10:	f003 031f 	and.w	r3, r3, #31
 8008c14:	2101      	movs	r1, #1
 8008c16:	fa01 f303 	lsl.w	r3, r1, r3
 8008c1a:	e010      	b.n	8008c3e <HAL_ADC_ConfigChannel+0x532>
 8008c1c:	683b      	ldr	r3, [r7, #0]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008c22:	69bb      	ldr	r3, [r7, #24]
 8008c24:	fa93 f3a3 	rbit	r3, r3
 8008c28:	617b      	str	r3, [r7, #20]
  return result;
 8008c2a:	697b      	ldr	r3, [r7, #20]
 8008c2c:	fab3 f383 	clz	r3, r3
 8008c30:	b2db      	uxtb	r3, r3
 8008c32:	3301      	adds	r3, #1
 8008c34:	f003 031f 	and.w	r3, r3, #31
 8008c38:	2101      	movs	r1, #1
 8008c3a:	fa01 f303 	lsl.w	r3, r1, r3
 8008c3e:	ea42 0103 	orr.w	r1, r2, r3
 8008c42:	683b      	ldr	r3, [r7, #0]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d10d      	bne.n	8008c6a <HAL_ADC_ConfigChannel+0x55e>
 8008c4e:	683b      	ldr	r3, [r7, #0]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	0e9b      	lsrs	r3, r3, #26
 8008c54:	3301      	adds	r3, #1
 8008c56:	f003 021f 	and.w	r2, r3, #31
 8008c5a:	4613      	mov	r3, r2
 8008c5c:	005b      	lsls	r3, r3, #1
 8008c5e:	4413      	add	r3, r2
 8008c60:	3b1e      	subs	r3, #30
 8008c62:	051b      	lsls	r3, r3, #20
 8008c64:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8008c68:	e014      	b.n	8008c94 <HAL_ADC_ConfigChannel+0x588>
 8008c6a:	683b      	ldr	r3, [r7, #0]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008c70:	693b      	ldr	r3, [r7, #16]
 8008c72:	fa93 f3a3 	rbit	r3, r3
 8008c76:	60fb      	str	r3, [r7, #12]
  return result;
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	fab3 f383 	clz	r3, r3
 8008c7e:	b2db      	uxtb	r3, r3
 8008c80:	3301      	adds	r3, #1
 8008c82:	f003 021f 	and.w	r2, r3, #31
 8008c86:	4613      	mov	r3, r2
 8008c88:	005b      	lsls	r3, r3, #1
 8008c8a:	4413      	add	r3, r2
 8008c8c:	3b1e      	subs	r3, #30
 8008c8e:	051b      	lsls	r3, r3, #20
 8008c90:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008c94:	430b      	orrs	r3, r1
 8008c96:	683a      	ldr	r2, [r7, #0]
 8008c98:	6892      	ldr	r2, [r2, #8]
 8008c9a:	4619      	mov	r1, r3
 8008c9c:	f7ff faa2 	bl	80081e4 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8008ca0:	683b      	ldr	r3, [r7, #0]
 8008ca2:	681a      	ldr	r2, [r3, #0]
 8008ca4:	4b2e      	ldr	r3, [pc, #184]	; (8008d60 <HAL_ADC_ConfigChannel+0x654>)
 8008ca6:	4013      	ands	r3, r2
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	f000 80c9 	beq.w	8008e40 <HAL_ADC_ConfigChannel+0x734>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008cb6:	d004      	beq.n	8008cc2 <HAL_ADC_ConfigChannel+0x5b6>
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	4a29      	ldr	r2, [pc, #164]	; (8008d64 <HAL_ADC_ConfigChannel+0x658>)
 8008cbe:	4293      	cmp	r3, r2
 8008cc0:	d101      	bne.n	8008cc6 <HAL_ADC_ConfigChannel+0x5ba>
 8008cc2:	4b29      	ldr	r3, [pc, #164]	; (8008d68 <HAL_ADC_ConfigChannel+0x65c>)
 8008cc4:	e000      	b.n	8008cc8 <HAL_ADC_ConfigChannel+0x5bc>
 8008cc6:	4b29      	ldr	r3, [pc, #164]	; (8008d6c <HAL_ADC_ConfigChannel+0x660>)
 8008cc8:	4618      	mov	r0, r3
 8008cca:	f7ff f9c3 	bl	8008054 <LL_ADC_GetCommonPathInternalCh>
 8008cce:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8008cd2:	683b      	ldr	r3, [r7, #0]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	4a26      	ldr	r2, [pc, #152]	; (8008d70 <HAL_ADC_ConfigChannel+0x664>)
 8008cd8:	4293      	cmp	r3, r2
 8008cda:	d004      	beq.n	8008ce6 <HAL_ADC_ConfigChannel+0x5da>
 8008cdc:	683b      	ldr	r3, [r7, #0]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	4a24      	ldr	r2, [pc, #144]	; (8008d74 <HAL_ADC_ConfigChannel+0x668>)
 8008ce2:	4293      	cmp	r3, r2
 8008ce4:	d14e      	bne.n	8008d84 <HAL_ADC_ConfigChannel+0x678>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8008ce6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008cea:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d148      	bne.n	8008d84 <HAL_ADC_ConfigChannel+0x678>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008cfa:	d005      	beq.n	8008d08 <HAL_ADC_ConfigChannel+0x5fc>
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	4a1d      	ldr	r2, [pc, #116]	; (8008d78 <HAL_ADC_ConfigChannel+0x66c>)
 8008d02:	4293      	cmp	r3, r2
 8008d04:	f040 8099 	bne.w	8008e3a <HAL_ADC_ConfigChannel+0x72e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008d10:	d004      	beq.n	8008d1c <HAL_ADC_ConfigChannel+0x610>
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	4a13      	ldr	r2, [pc, #76]	; (8008d64 <HAL_ADC_ConfigChannel+0x658>)
 8008d18:	4293      	cmp	r3, r2
 8008d1a:	d101      	bne.n	8008d20 <HAL_ADC_ConfigChannel+0x614>
 8008d1c:	4a12      	ldr	r2, [pc, #72]	; (8008d68 <HAL_ADC_ConfigChannel+0x65c>)
 8008d1e:	e000      	b.n	8008d22 <HAL_ADC_ConfigChannel+0x616>
 8008d20:	4a12      	ldr	r2, [pc, #72]	; (8008d6c <HAL_ADC_ConfigChannel+0x660>)
 8008d22:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008d26:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8008d2a:	4619      	mov	r1, r3
 8008d2c:	4610      	mov	r0, r2
 8008d2e:	f7ff f97e 	bl	800802e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8008d32:	4b12      	ldr	r3, [pc, #72]	; (8008d7c <HAL_ADC_ConfigChannel+0x670>)
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	099b      	lsrs	r3, r3, #6
 8008d38:	4a11      	ldr	r2, [pc, #68]	; (8008d80 <HAL_ADC_ConfigChannel+0x674>)
 8008d3a:	fba2 2303 	umull	r2, r3, r2, r3
 8008d3e:	099a      	lsrs	r2, r3, #6
 8008d40:	4613      	mov	r3, r2
 8008d42:	005b      	lsls	r3, r3, #1
 8008d44:	4413      	add	r3, r2
 8008d46:	009b      	lsls	r3, r3, #2
 8008d48:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8008d4a:	e002      	b.n	8008d52 <HAL_ADC_ConfigChannel+0x646>
          {
            wait_loop_index--;
 8008d4c:	68bb      	ldr	r3, [r7, #8]
 8008d4e:	3b01      	subs	r3, #1
 8008d50:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8008d52:	68bb      	ldr	r3, [r7, #8]
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d1f9      	bne.n	8008d4c <HAL_ADC_ConfigChannel+0x640>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8008d58:	e06f      	b.n	8008e3a <HAL_ADC_ConfigChannel+0x72e>
 8008d5a:	bf00      	nop
 8008d5c:	407f0000 	.word	0x407f0000
 8008d60:	80080000 	.word	0x80080000
 8008d64:	50000100 	.word	0x50000100
 8008d68:	50000300 	.word	0x50000300
 8008d6c:	50000700 	.word	0x50000700
 8008d70:	c3210000 	.word	0xc3210000
 8008d74:	90c00010 	.word	0x90c00010
 8008d78:	50000600 	.word	0x50000600
 8008d7c:	20000ca8 	.word	0x20000ca8
 8008d80:	053e2d63 	.word	0x053e2d63
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8008d84:	683b      	ldr	r3, [r7, #0]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	4a32      	ldr	r2, [pc, #200]	; (8008e54 <HAL_ADC_ConfigChannel+0x748>)
 8008d8a:	4293      	cmp	r3, r2
 8008d8c:	d125      	bne.n	8008dda <HAL_ADC_ConfigChannel+0x6ce>
 8008d8e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008d92:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d11f      	bne.n	8008dda <HAL_ADC_ConfigChannel+0x6ce>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	4a2e      	ldr	r2, [pc, #184]	; (8008e58 <HAL_ADC_ConfigChannel+0x74c>)
 8008da0:	4293      	cmp	r3, r2
 8008da2:	d104      	bne.n	8008dae <HAL_ADC_ConfigChannel+0x6a2>
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	4a2c      	ldr	r2, [pc, #176]	; (8008e5c <HAL_ADC_ConfigChannel+0x750>)
 8008daa:	4293      	cmp	r3, r2
 8008dac:	d047      	beq.n	8008e3e <HAL_ADC_ConfigChannel+0x732>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008db6:	d004      	beq.n	8008dc2 <HAL_ADC_ConfigChannel+0x6b6>
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	4a26      	ldr	r2, [pc, #152]	; (8008e58 <HAL_ADC_ConfigChannel+0x74c>)
 8008dbe:	4293      	cmp	r3, r2
 8008dc0:	d101      	bne.n	8008dc6 <HAL_ADC_ConfigChannel+0x6ba>
 8008dc2:	4a27      	ldr	r2, [pc, #156]	; (8008e60 <HAL_ADC_ConfigChannel+0x754>)
 8008dc4:	e000      	b.n	8008dc8 <HAL_ADC_ConfigChannel+0x6bc>
 8008dc6:	4a27      	ldr	r2, [pc, #156]	; (8008e64 <HAL_ADC_ConfigChannel+0x758>)
 8008dc8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008dcc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008dd0:	4619      	mov	r1, r3
 8008dd2:	4610      	mov	r0, r2
 8008dd4:	f7ff f92b 	bl	800802e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8008dd8:	e031      	b.n	8008e3e <HAL_ADC_ConfigChannel+0x732>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8008dda:	683b      	ldr	r3, [r7, #0]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	4a22      	ldr	r2, [pc, #136]	; (8008e68 <HAL_ADC_ConfigChannel+0x75c>)
 8008de0:	4293      	cmp	r3, r2
 8008de2:	d12d      	bne.n	8008e40 <HAL_ADC_ConfigChannel+0x734>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8008de4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008de8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d127      	bne.n	8008e40 <HAL_ADC_ConfigChannel+0x734>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	4a18      	ldr	r2, [pc, #96]	; (8008e58 <HAL_ADC_ConfigChannel+0x74c>)
 8008df6:	4293      	cmp	r3, r2
 8008df8:	d022      	beq.n	8008e40 <HAL_ADC_ConfigChannel+0x734>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008e02:	d004      	beq.n	8008e0e <HAL_ADC_ConfigChannel+0x702>
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	4a13      	ldr	r2, [pc, #76]	; (8008e58 <HAL_ADC_ConfigChannel+0x74c>)
 8008e0a:	4293      	cmp	r3, r2
 8008e0c:	d101      	bne.n	8008e12 <HAL_ADC_ConfigChannel+0x706>
 8008e0e:	4a14      	ldr	r2, [pc, #80]	; (8008e60 <HAL_ADC_ConfigChannel+0x754>)
 8008e10:	e000      	b.n	8008e14 <HAL_ADC_ConfigChannel+0x708>
 8008e12:	4a14      	ldr	r2, [pc, #80]	; (8008e64 <HAL_ADC_ConfigChannel+0x758>)
 8008e14:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008e18:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8008e1c:	4619      	mov	r1, r3
 8008e1e:	4610      	mov	r0, r2
 8008e20:	f7ff f905 	bl	800802e <LL_ADC_SetCommonPathInternalCh>
 8008e24:	e00c      	b.n	8008e40 <HAL_ADC_ConfigChannel+0x734>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008e2a:	f043 0220 	orr.w	r2, r3, #32
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8008e32:	2301      	movs	r3, #1
 8008e34:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8008e38:	e002      	b.n	8008e40 <HAL_ADC_ConfigChannel+0x734>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8008e3a:	bf00      	nop
 8008e3c:	e000      	b.n	8008e40 <HAL_ADC_ConfigChannel+0x734>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8008e3e:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	2200      	movs	r2, #0
 8008e44:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8008e48:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
}
 8008e4c:	4618      	mov	r0, r3
 8008e4e:	3798      	adds	r7, #152	; 0x98
 8008e50:	46bd      	mov	sp, r7
 8008e52:	bd80      	pop	{r7, pc}
 8008e54:	c7520000 	.word	0xc7520000
 8008e58:	50000100 	.word	0x50000100
 8008e5c:	50000500 	.word	0x50000500
 8008e60:	50000300 	.word	0x50000300
 8008e64:	50000700 	.word	0x50000700
 8008e68:	cb840000 	.word	0xcb840000

08008e6c <LL_ADC_IsEnabled>:
{
 8008e6c:	b480      	push	{r7}
 8008e6e:	b083      	sub	sp, #12
 8008e70:	af00      	add	r7, sp, #0
 8008e72:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	689b      	ldr	r3, [r3, #8]
 8008e78:	f003 0301 	and.w	r3, r3, #1
 8008e7c:	2b01      	cmp	r3, #1
 8008e7e:	d101      	bne.n	8008e84 <LL_ADC_IsEnabled+0x18>
 8008e80:	2301      	movs	r3, #1
 8008e82:	e000      	b.n	8008e86 <LL_ADC_IsEnabled+0x1a>
 8008e84:	2300      	movs	r3, #0
}
 8008e86:	4618      	mov	r0, r3
 8008e88:	370c      	adds	r7, #12
 8008e8a:	46bd      	mov	sp, r7
 8008e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e90:	4770      	bx	lr

08008e92 <LL_ADC_REG_IsConversionOngoing>:
{
 8008e92:	b480      	push	{r7}
 8008e94:	b083      	sub	sp, #12
 8008e96:	af00      	add	r7, sp, #0
 8008e98:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	689b      	ldr	r3, [r3, #8]
 8008e9e:	f003 0304 	and.w	r3, r3, #4
 8008ea2:	2b04      	cmp	r3, #4
 8008ea4:	d101      	bne.n	8008eaa <LL_ADC_REG_IsConversionOngoing+0x18>
 8008ea6:	2301      	movs	r3, #1
 8008ea8:	e000      	b.n	8008eac <LL_ADC_REG_IsConversionOngoing+0x1a>
 8008eaa:	2300      	movs	r3, #0
}
 8008eac:	4618      	mov	r0, r3
 8008eae:	370c      	adds	r7, #12
 8008eb0:	46bd      	mov	sp, r7
 8008eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb6:	4770      	bx	lr

08008eb8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8008eb8:	b590      	push	{r4, r7, lr}
 8008eba:	b0a1      	sub	sp, #132	; 0x84
 8008ebc:	af00      	add	r7, sp, #0
 8008ebe:	6078      	str	r0, [r7, #4]
 8008ec0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008ec2:	2300      	movs	r3, #0
 8008ec4:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8008ece:	2b01      	cmp	r3, #1
 8008ed0:	d101      	bne.n	8008ed6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8008ed2:	2302      	movs	r3, #2
 8008ed4:	e0e3      	b.n	800909e <HAL_ADCEx_MultiModeConfigChannel+0x1e6>
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	2201      	movs	r2, #1
 8008eda:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008ee6:	d102      	bne.n	8008eee <HAL_ADCEx_MultiModeConfigChannel+0x36>
 8008ee8:	4b6f      	ldr	r3, [pc, #444]	; (80090a8 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 8008eea:	60bb      	str	r3, [r7, #8]
 8008eec:	e009      	b.n	8008f02 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	4a6e      	ldr	r2, [pc, #440]	; (80090ac <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 8008ef4:	4293      	cmp	r3, r2
 8008ef6:	d102      	bne.n	8008efe <HAL_ADCEx_MultiModeConfigChannel+0x46>
 8008ef8:	4b6d      	ldr	r3, [pc, #436]	; (80090b0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8008efa:	60bb      	str	r3, [r7, #8]
 8008efc:	e001      	b.n	8008f02 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 8008efe:	2300      	movs	r3, #0
 8008f00:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8008f02:	68bb      	ldr	r3, [r7, #8]
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d10b      	bne.n	8008f20 <HAL_ADCEx_MultiModeConfigChannel+0x68>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008f0c:	f043 0220 	orr.w	r2, r3, #32
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	2200      	movs	r2, #0
 8008f18:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8008f1c:	2301      	movs	r3, #1
 8008f1e:	e0be      	b.n	800909e <HAL_ADCEx_MultiModeConfigChannel+0x1e6>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8008f20:	68bb      	ldr	r3, [r7, #8]
 8008f22:	4618      	mov	r0, r3
 8008f24:	f7ff ffb5 	bl	8008e92 <LL_ADC_REG_IsConversionOngoing>
 8008f28:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	4618      	mov	r0, r3
 8008f30:	f7ff ffaf 	bl	8008e92 <LL_ADC_REG_IsConversionOngoing>
 8008f34:	4603      	mov	r3, r0
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	f040 80a0 	bne.w	800907c <HAL_ADCEx_MultiModeConfigChannel+0x1c4>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8008f3c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	f040 809c 	bne.w	800907c <HAL_ADCEx_MultiModeConfigChannel+0x1c4>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008f4c:	d004      	beq.n	8008f58 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	4a55      	ldr	r2, [pc, #340]	; (80090a8 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 8008f54:	4293      	cmp	r3, r2
 8008f56:	d101      	bne.n	8008f5c <HAL_ADCEx_MultiModeConfigChannel+0xa4>
 8008f58:	4b56      	ldr	r3, [pc, #344]	; (80090b4 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8008f5a:	e000      	b.n	8008f5e <HAL_ADCEx_MultiModeConfigChannel+0xa6>
 8008f5c:	4b56      	ldr	r3, [pc, #344]	; (80090b8 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8008f5e:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8008f60:	683b      	ldr	r3, [r7, #0]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d04b      	beq.n	8009000 <HAL_ADCEx_MultiModeConfigChannel+0x148>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8008f68:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008f6a:	689b      	ldr	r3, [r3, #8]
 8008f6c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008f70:	683b      	ldr	r3, [r7, #0]
 8008f72:	6859      	ldr	r1, [r3, #4]
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008f7a:	035b      	lsls	r3, r3, #13
 8008f7c:	430b      	orrs	r3, r1
 8008f7e:	431a      	orrs	r2, r3
 8008f80:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008f82:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008f8c:	d004      	beq.n	8008f98 <HAL_ADCEx_MultiModeConfigChannel+0xe0>
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	4a45      	ldr	r2, [pc, #276]	; (80090a8 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 8008f94:	4293      	cmp	r3, r2
 8008f96:	d10f      	bne.n	8008fb8 <HAL_ADCEx_MultiModeConfigChannel+0x100>
 8008f98:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8008f9c:	f7ff ff66 	bl	8008e6c <LL_ADC_IsEnabled>
 8008fa0:	4604      	mov	r4, r0
 8008fa2:	4841      	ldr	r0, [pc, #260]	; (80090a8 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 8008fa4:	f7ff ff62 	bl	8008e6c <LL_ADC_IsEnabled>
 8008fa8:	4603      	mov	r3, r0
 8008faa:	4323      	orrs	r3, r4
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	bf0c      	ite	eq
 8008fb0:	2301      	moveq	r3, #1
 8008fb2:	2300      	movne	r3, #0
 8008fb4:	b2db      	uxtb	r3, r3
 8008fb6:	e012      	b.n	8008fde <HAL_ADCEx_MultiModeConfigChannel+0x126>
 8008fb8:	483c      	ldr	r0, [pc, #240]	; (80090ac <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 8008fba:	f7ff ff57 	bl	8008e6c <LL_ADC_IsEnabled>
 8008fbe:	4604      	mov	r4, r0
 8008fc0:	483b      	ldr	r0, [pc, #236]	; (80090b0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8008fc2:	f7ff ff53 	bl	8008e6c <LL_ADC_IsEnabled>
 8008fc6:	4603      	mov	r3, r0
 8008fc8:	431c      	orrs	r4, r3
 8008fca:	483c      	ldr	r0, [pc, #240]	; (80090bc <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8008fcc:	f7ff ff4e 	bl	8008e6c <LL_ADC_IsEnabled>
 8008fd0:	4603      	mov	r3, r0
 8008fd2:	4323      	orrs	r3, r4
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	bf0c      	ite	eq
 8008fd8:	2301      	moveq	r3, #1
 8008fda:	2300      	movne	r3, #0
 8008fdc:	b2db      	uxtb	r3, r3
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d056      	beq.n	8009090 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8008fe2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008fe4:	689b      	ldr	r3, [r3, #8]
 8008fe6:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8008fea:	f023 030f 	bic.w	r3, r3, #15
 8008fee:	683a      	ldr	r2, [r7, #0]
 8008ff0:	6811      	ldr	r1, [r2, #0]
 8008ff2:	683a      	ldr	r2, [r7, #0]
 8008ff4:	6892      	ldr	r2, [r2, #8]
 8008ff6:	430a      	orrs	r2, r1
 8008ff8:	431a      	orrs	r2, r3
 8008ffa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008ffc:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8008ffe:	e047      	b.n	8009090 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8009000:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009002:	689b      	ldr	r3, [r3, #8]
 8009004:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8009008:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800900a:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009014:	d004      	beq.n	8009020 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	4a23      	ldr	r2, [pc, #140]	; (80090a8 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 800901c:	4293      	cmp	r3, r2
 800901e:	d10f      	bne.n	8009040 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8009020:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8009024:	f7ff ff22 	bl	8008e6c <LL_ADC_IsEnabled>
 8009028:	4604      	mov	r4, r0
 800902a:	481f      	ldr	r0, [pc, #124]	; (80090a8 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 800902c:	f7ff ff1e 	bl	8008e6c <LL_ADC_IsEnabled>
 8009030:	4603      	mov	r3, r0
 8009032:	4323      	orrs	r3, r4
 8009034:	2b00      	cmp	r3, #0
 8009036:	bf0c      	ite	eq
 8009038:	2301      	moveq	r3, #1
 800903a:	2300      	movne	r3, #0
 800903c:	b2db      	uxtb	r3, r3
 800903e:	e012      	b.n	8009066 <HAL_ADCEx_MultiModeConfigChannel+0x1ae>
 8009040:	481a      	ldr	r0, [pc, #104]	; (80090ac <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 8009042:	f7ff ff13 	bl	8008e6c <LL_ADC_IsEnabled>
 8009046:	4604      	mov	r4, r0
 8009048:	4819      	ldr	r0, [pc, #100]	; (80090b0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800904a:	f7ff ff0f 	bl	8008e6c <LL_ADC_IsEnabled>
 800904e:	4603      	mov	r3, r0
 8009050:	431c      	orrs	r4, r3
 8009052:	481a      	ldr	r0, [pc, #104]	; (80090bc <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8009054:	f7ff ff0a 	bl	8008e6c <LL_ADC_IsEnabled>
 8009058:	4603      	mov	r3, r0
 800905a:	4323      	orrs	r3, r4
 800905c:	2b00      	cmp	r3, #0
 800905e:	bf0c      	ite	eq
 8009060:	2301      	moveq	r3, #1
 8009062:	2300      	movne	r3, #0
 8009064:	b2db      	uxtb	r3, r3
 8009066:	2b00      	cmp	r3, #0
 8009068:	d012      	beq.n	8009090 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800906a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800906c:	689b      	ldr	r3, [r3, #8]
 800906e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8009072:	f023 030f 	bic.w	r3, r3, #15
 8009076:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8009078:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800907a:	e009      	b.n	8009090 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009080:	f043 0220 	orr.w	r2, r3, #32
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8009088:	2301      	movs	r3, #1
 800908a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800908e:	e000      	b.n	8009092 <HAL_ADCEx_MultiModeConfigChannel+0x1da>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8009090:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	2200      	movs	r2, #0
 8009096:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800909a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 800909e:	4618      	mov	r0, r3
 80090a0:	3784      	adds	r7, #132	; 0x84
 80090a2:	46bd      	mov	sp, r7
 80090a4:	bd90      	pop	{r4, r7, pc}
 80090a6:	bf00      	nop
 80090a8:	50000100 	.word	0x50000100
 80090ac:	50000400 	.word	0x50000400
 80090b0:	50000500 	.word	0x50000500
 80090b4:	50000300 	.word	0x50000300
 80090b8:	50000700 	.word	0x50000700
 80090bc:	50000600 	.word	0x50000600

080090c0 <LL_EXTI_EnableIT_0_31>:
{
 80090c0:	b480      	push	{r7}
 80090c2:	b083      	sub	sp, #12
 80090c4:	af00      	add	r7, sp, #0
 80090c6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80090c8:	4b05      	ldr	r3, [pc, #20]	; (80090e0 <LL_EXTI_EnableIT_0_31+0x20>)
 80090ca:	681a      	ldr	r2, [r3, #0]
 80090cc:	4904      	ldr	r1, [pc, #16]	; (80090e0 <LL_EXTI_EnableIT_0_31+0x20>)
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	4313      	orrs	r3, r2
 80090d2:	600b      	str	r3, [r1, #0]
}
 80090d4:	bf00      	nop
 80090d6:	370c      	adds	r7, #12
 80090d8:	46bd      	mov	sp, r7
 80090da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090de:	4770      	bx	lr
 80090e0:	40010400 	.word	0x40010400

080090e4 <LL_EXTI_EnableIT_32_63>:
{
 80090e4:	b480      	push	{r7}
 80090e6:	b083      	sub	sp, #12
 80090e8:	af00      	add	r7, sp, #0
 80090ea:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 80090ec:	4b05      	ldr	r3, [pc, #20]	; (8009104 <LL_EXTI_EnableIT_32_63+0x20>)
 80090ee:	6a1a      	ldr	r2, [r3, #32]
 80090f0:	4904      	ldr	r1, [pc, #16]	; (8009104 <LL_EXTI_EnableIT_32_63+0x20>)
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	4313      	orrs	r3, r2
 80090f6:	620b      	str	r3, [r1, #32]
}
 80090f8:	bf00      	nop
 80090fa:	370c      	adds	r7, #12
 80090fc:	46bd      	mov	sp, r7
 80090fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009102:	4770      	bx	lr
 8009104:	40010400 	.word	0x40010400

08009108 <LL_EXTI_DisableIT_0_31>:
{
 8009108:	b480      	push	{r7}
 800910a:	b083      	sub	sp, #12
 800910c:	af00      	add	r7, sp, #0
 800910e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8009110:	4b06      	ldr	r3, [pc, #24]	; (800912c <LL_EXTI_DisableIT_0_31+0x24>)
 8009112:	681a      	ldr	r2, [r3, #0]
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	43db      	mvns	r3, r3
 8009118:	4904      	ldr	r1, [pc, #16]	; (800912c <LL_EXTI_DisableIT_0_31+0x24>)
 800911a:	4013      	ands	r3, r2
 800911c:	600b      	str	r3, [r1, #0]
}
 800911e:	bf00      	nop
 8009120:	370c      	adds	r7, #12
 8009122:	46bd      	mov	sp, r7
 8009124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009128:	4770      	bx	lr
 800912a:	bf00      	nop
 800912c:	40010400 	.word	0x40010400

08009130 <LL_EXTI_DisableIT_32_63>:
{
 8009130:	b480      	push	{r7}
 8009132:	b083      	sub	sp, #12
 8009134:	af00      	add	r7, sp, #0
 8009136:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8009138:	4b06      	ldr	r3, [pc, #24]	; (8009154 <LL_EXTI_DisableIT_32_63+0x24>)
 800913a:	6a1a      	ldr	r2, [r3, #32]
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	43db      	mvns	r3, r3
 8009140:	4904      	ldr	r1, [pc, #16]	; (8009154 <LL_EXTI_DisableIT_32_63+0x24>)
 8009142:	4013      	ands	r3, r2
 8009144:	620b      	str	r3, [r1, #32]
}
 8009146:	bf00      	nop
 8009148:	370c      	adds	r7, #12
 800914a:	46bd      	mov	sp, r7
 800914c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009150:	4770      	bx	lr
 8009152:	bf00      	nop
 8009154:	40010400 	.word	0x40010400

08009158 <LL_EXTI_EnableEvent_0_31>:
{
 8009158:	b480      	push	{r7}
 800915a:	b083      	sub	sp, #12
 800915c:	af00      	add	r7, sp, #0
 800915e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8009160:	4b05      	ldr	r3, [pc, #20]	; (8009178 <LL_EXTI_EnableEvent_0_31+0x20>)
 8009162:	685a      	ldr	r2, [r3, #4]
 8009164:	4904      	ldr	r1, [pc, #16]	; (8009178 <LL_EXTI_EnableEvent_0_31+0x20>)
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	4313      	orrs	r3, r2
 800916a:	604b      	str	r3, [r1, #4]
}
 800916c:	bf00      	nop
 800916e:	370c      	adds	r7, #12
 8009170:	46bd      	mov	sp, r7
 8009172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009176:	4770      	bx	lr
 8009178:	40010400 	.word	0x40010400

0800917c <LL_EXTI_EnableEvent_32_63>:
{
 800917c:	b480      	push	{r7}
 800917e:	b083      	sub	sp, #12
 8009180:	af00      	add	r7, sp, #0
 8009182:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 8009184:	4b05      	ldr	r3, [pc, #20]	; (800919c <LL_EXTI_EnableEvent_32_63+0x20>)
 8009186:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009188:	4904      	ldr	r1, [pc, #16]	; (800919c <LL_EXTI_EnableEvent_32_63+0x20>)
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	4313      	orrs	r3, r2
 800918e:	624b      	str	r3, [r1, #36]	; 0x24
}
 8009190:	bf00      	nop
 8009192:	370c      	adds	r7, #12
 8009194:	46bd      	mov	sp, r7
 8009196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800919a:	4770      	bx	lr
 800919c:	40010400 	.word	0x40010400

080091a0 <LL_EXTI_DisableEvent_0_31>:
{
 80091a0:	b480      	push	{r7}
 80091a2:	b083      	sub	sp, #12
 80091a4:	af00      	add	r7, sp, #0
 80091a6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 80091a8:	4b06      	ldr	r3, [pc, #24]	; (80091c4 <LL_EXTI_DisableEvent_0_31+0x24>)
 80091aa:	685a      	ldr	r2, [r3, #4]
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	43db      	mvns	r3, r3
 80091b0:	4904      	ldr	r1, [pc, #16]	; (80091c4 <LL_EXTI_DisableEvent_0_31+0x24>)
 80091b2:	4013      	ands	r3, r2
 80091b4:	604b      	str	r3, [r1, #4]
}
 80091b6:	bf00      	nop
 80091b8:	370c      	adds	r7, #12
 80091ba:	46bd      	mov	sp, r7
 80091bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091c0:	4770      	bx	lr
 80091c2:	bf00      	nop
 80091c4:	40010400 	.word	0x40010400

080091c8 <LL_EXTI_DisableEvent_32_63>:
{
 80091c8:	b480      	push	{r7}
 80091ca:	b083      	sub	sp, #12
 80091cc:	af00      	add	r7, sp, #0
 80091ce:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 80091d0:	4b06      	ldr	r3, [pc, #24]	; (80091ec <LL_EXTI_DisableEvent_32_63+0x24>)
 80091d2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	43db      	mvns	r3, r3
 80091d8:	4904      	ldr	r1, [pc, #16]	; (80091ec <LL_EXTI_DisableEvent_32_63+0x24>)
 80091da:	4013      	ands	r3, r2
 80091dc:	624b      	str	r3, [r1, #36]	; 0x24
}
 80091de:	bf00      	nop
 80091e0:	370c      	adds	r7, #12
 80091e2:	46bd      	mov	sp, r7
 80091e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e8:	4770      	bx	lr
 80091ea:	bf00      	nop
 80091ec:	40010400 	.word	0x40010400

080091f0 <LL_EXTI_EnableRisingTrig_0_31>:
{
 80091f0:	b480      	push	{r7}
 80091f2:	b083      	sub	sp, #12
 80091f4:	af00      	add	r7, sp, #0
 80091f6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 80091f8:	4b05      	ldr	r3, [pc, #20]	; (8009210 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80091fa:	689a      	ldr	r2, [r3, #8]
 80091fc:	4904      	ldr	r1, [pc, #16]	; (8009210 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	4313      	orrs	r3, r2
 8009202:	608b      	str	r3, [r1, #8]
}
 8009204:	bf00      	nop
 8009206:	370c      	adds	r7, #12
 8009208:	46bd      	mov	sp, r7
 800920a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800920e:	4770      	bx	lr
 8009210:	40010400 	.word	0x40010400

08009214 <LL_EXTI_EnableRisingTrig_32_63>:
{
 8009214:	b480      	push	{r7}
 8009216:	b083      	sub	sp, #12
 8009218:	af00      	add	r7, sp, #0
 800921a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 800921c:	4b05      	ldr	r3, [pc, #20]	; (8009234 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800921e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009220:	4904      	ldr	r1, [pc, #16]	; (8009234 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	4313      	orrs	r3, r2
 8009226:	628b      	str	r3, [r1, #40]	; 0x28
}
 8009228:	bf00      	nop
 800922a:	370c      	adds	r7, #12
 800922c:	46bd      	mov	sp, r7
 800922e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009232:	4770      	bx	lr
 8009234:	40010400 	.word	0x40010400

08009238 <LL_EXTI_DisableRisingTrig_0_31>:
{
 8009238:	b480      	push	{r7}
 800923a:	b083      	sub	sp, #12
 800923c:	af00      	add	r7, sp, #0
 800923e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8009240:	4b06      	ldr	r3, [pc, #24]	; (800925c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8009242:	689a      	ldr	r2, [r3, #8]
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	43db      	mvns	r3, r3
 8009248:	4904      	ldr	r1, [pc, #16]	; (800925c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800924a:	4013      	ands	r3, r2
 800924c:	608b      	str	r3, [r1, #8]
}
 800924e:	bf00      	nop
 8009250:	370c      	adds	r7, #12
 8009252:	46bd      	mov	sp, r7
 8009254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009258:	4770      	bx	lr
 800925a:	bf00      	nop
 800925c:	40010400 	.word	0x40010400

08009260 <LL_EXTI_DisableRisingTrig_32_63>:
{
 8009260:	b480      	push	{r7}
 8009262:	b083      	sub	sp, #12
 8009264:	af00      	add	r7, sp, #0
 8009266:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8009268:	4b06      	ldr	r3, [pc, #24]	; (8009284 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800926a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	43db      	mvns	r3, r3
 8009270:	4904      	ldr	r1, [pc, #16]	; (8009284 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8009272:	4013      	ands	r3, r2
 8009274:	628b      	str	r3, [r1, #40]	; 0x28
}
 8009276:	bf00      	nop
 8009278:	370c      	adds	r7, #12
 800927a:	46bd      	mov	sp, r7
 800927c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009280:	4770      	bx	lr
 8009282:	bf00      	nop
 8009284:	40010400 	.word	0x40010400

08009288 <LL_EXTI_EnableFallingTrig_0_31>:
{
 8009288:	b480      	push	{r7}
 800928a:	b083      	sub	sp, #12
 800928c:	af00      	add	r7, sp, #0
 800928e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8009290:	4b05      	ldr	r3, [pc, #20]	; (80092a8 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8009292:	68da      	ldr	r2, [r3, #12]
 8009294:	4904      	ldr	r1, [pc, #16]	; (80092a8 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	4313      	orrs	r3, r2
 800929a:	60cb      	str	r3, [r1, #12]
}
 800929c:	bf00      	nop
 800929e:	370c      	adds	r7, #12
 80092a0:	46bd      	mov	sp, r7
 80092a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092a6:	4770      	bx	lr
 80092a8:	40010400 	.word	0x40010400

080092ac <LL_EXTI_EnableFallingTrig_32_63>:
{
 80092ac:	b480      	push	{r7}
 80092ae:	b083      	sub	sp, #12
 80092b0:	af00      	add	r7, sp, #0
 80092b2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 80092b4:	4b05      	ldr	r3, [pc, #20]	; (80092cc <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 80092b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80092b8:	4904      	ldr	r1, [pc, #16]	; (80092cc <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	4313      	orrs	r3, r2
 80092be:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 80092c0:	bf00      	nop
 80092c2:	370c      	adds	r7, #12
 80092c4:	46bd      	mov	sp, r7
 80092c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ca:	4770      	bx	lr
 80092cc:	40010400 	.word	0x40010400

080092d0 <LL_EXTI_DisableFallingTrig_0_31>:
{
 80092d0:	b480      	push	{r7}
 80092d2:	b083      	sub	sp, #12
 80092d4:	af00      	add	r7, sp, #0
 80092d6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 80092d8:	4b06      	ldr	r3, [pc, #24]	; (80092f4 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 80092da:	68da      	ldr	r2, [r3, #12]
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	43db      	mvns	r3, r3
 80092e0:	4904      	ldr	r1, [pc, #16]	; (80092f4 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 80092e2:	4013      	ands	r3, r2
 80092e4:	60cb      	str	r3, [r1, #12]
}
 80092e6:	bf00      	nop
 80092e8:	370c      	adds	r7, #12
 80092ea:	46bd      	mov	sp, r7
 80092ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092f0:	4770      	bx	lr
 80092f2:	bf00      	nop
 80092f4:	40010400 	.word	0x40010400

080092f8 <LL_EXTI_DisableFallingTrig_32_63>:
{
 80092f8:	b480      	push	{r7}
 80092fa:	b083      	sub	sp, #12
 80092fc:	af00      	add	r7, sp, #0
 80092fe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8009300:	4b06      	ldr	r3, [pc, #24]	; (800931c <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8009302:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	43db      	mvns	r3, r3
 8009308:	4904      	ldr	r1, [pc, #16]	; (800931c <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800930a:	4013      	ands	r3, r2
 800930c:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800930e:	bf00      	nop
 8009310:	370c      	adds	r7, #12
 8009312:	46bd      	mov	sp, r7
 8009314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009318:	4770      	bx	lr
 800931a:	bf00      	nop
 800931c:	40010400 	.word	0x40010400

08009320 <LL_EXTI_ClearFlag_0_31>:
{
 8009320:	b480      	push	{r7}
 8009322:	b083      	sub	sp, #12
 8009324:	af00      	add	r7, sp, #0
 8009326:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8009328:	4a04      	ldr	r2, [pc, #16]	; (800933c <LL_EXTI_ClearFlag_0_31+0x1c>)
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	6153      	str	r3, [r2, #20]
}
 800932e:	bf00      	nop
 8009330:	370c      	adds	r7, #12
 8009332:	46bd      	mov	sp, r7
 8009334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009338:	4770      	bx	lr
 800933a:	bf00      	nop
 800933c:	40010400 	.word	0x40010400

08009340 <LL_EXTI_ClearFlag_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_32_63(uint32_t ExtiLine)
{
 8009340:	b480      	push	{r7}
 8009342:	b083      	sub	sp, #12
 8009344:	af00      	add	r7, sp, #0
 8009346:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR2, ExtiLine);
 8009348:	4a04      	ldr	r2, [pc, #16]	; (800935c <LL_EXTI_ClearFlag_32_63+0x1c>)
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	6353      	str	r3, [r2, #52]	; 0x34
}
 800934e:	bf00      	nop
 8009350:	370c      	adds	r7, #12
 8009352:	46bd      	mov	sp, r7
 8009354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009358:	4770      	bx	lr
 800935a:	bf00      	nop
 800935c:	40010400 	.word	0x40010400

08009360 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8009360:	b580      	push	{r7, lr}
 8009362:	b088      	sub	sp, #32
 8009364:	af00      	add	r7, sp, #0
 8009366:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8009368:	2300      	movs	r3, #0
 800936a:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800936c:	2300      	movs	r3, #0
 800936e:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	2b00      	cmp	r3, #0
 8009374:	d102      	bne.n	800937c <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 8009376:	2301      	movs	r3, #1
 8009378:	77fb      	strb	r3, [r7, #31]
 800937a:	e180      	b.n	800967e <HAL_COMP_Init+0x31e>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009386:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800938a:	d102      	bne.n	8009392 <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 800938c:	2301      	movs	r3, #1
 800938e:	77fb      	strb	r3, [r7, #31]
 8009390:	e175      	b.n	800967e <HAL_COMP_Init+0x31e>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if(hcomp->State == HAL_COMP_STATE_RESET)
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	7f5b      	ldrb	r3, [r3, #29]
 8009396:	b2db      	uxtb	r3, r3
 8009398:	2b00      	cmp	r3, #0
 800939a:	d108      	bne.n	80093ae <HAL_COMP_Init+0x4e>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	2200      	movs	r2, #0
 80093a0:	771a      	strb	r2, [r3, #28]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	2200      	movs	r2, #0
 80093a6:	621a      	str	r2, [r3, #32]
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 80093a8:	6878      	ldr	r0, [r7, #4]
 80093aa:	f7fd fa23 	bl	80067f4 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80093b8:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (  hcomp->Init.InputMinus
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	689a      	ldr	r2, [r3, #8]
               | hcomp->Init.InputPlus
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	685b      	ldr	r3, [r3, #4]
 80093c2:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	695b      	ldr	r3, [r3, #20]
 80093c8:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	68db      	ldr	r3, [r3, #12]
 80093ce:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	691b      	ldr	r3, [r3, #16]
    tmp_csr = (  hcomp->Init.InputMinus
 80093d4:	4313      	orrs	r3, r2
 80093d6:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	681a      	ldr	r2, [r3, #0]
 80093de:	4b98      	ldr	r3, [pc, #608]	; (8009640 <HAL_COMP_Init+0x2e0>)
 80093e0:	4013      	ands	r3, r2
 80093e2:	687a      	ldr	r2, [r7, #4]
 80093e4:	6812      	ldr	r2, [r2, #0]
 80093e6:	6979      	ldr	r1, [r7, #20]
 80093e8:	430b      	orrs	r3, r1
 80093ea:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d015      	beq.n	8009426 <HAL_COMP_Init+0xc6>
 80093fa:	69bb      	ldr	r3, [r7, #24]
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d112      	bne.n	8009426 <HAL_COMP_Init+0xc6>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8009400:	4b90      	ldr	r3, [pc, #576]	; (8009644 <HAL_COMP_Init+0x2e4>)
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	099b      	lsrs	r3, r3, #6
 8009406:	4a90      	ldr	r2, [pc, #576]	; (8009648 <HAL_COMP_Init+0x2e8>)
 8009408:	fba2 2303 	umull	r2, r3, r2, r3
 800940c:	099a      	lsrs	r2, r3, #6
 800940e:	4613      	mov	r3, r2
 8009410:	009b      	lsls	r3, r3, #2
 8009412:	4413      	add	r3, r2
 8009414:	009b      	lsls	r3, r3, #2
 8009416:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 8009418:	e002      	b.n	8009420 <HAL_COMP_Init+0xc0>
      {
        wait_loop_index--;
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	3b01      	subs	r3, #1
 800941e:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	2b00      	cmp	r3, #0
 8009424:	d1f9      	bne.n	800941a <HAL_COMP_Init+0xba>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	4a88      	ldr	r2, [pc, #544]	; (800964c <HAL_COMP_Init+0x2ec>)
 800942c:	4293      	cmp	r3, r2
 800942e:	d028      	beq.n	8009482 <HAL_COMP_Init+0x122>
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	4a86      	ldr	r2, [pc, #536]	; (8009650 <HAL_COMP_Init+0x2f0>)
 8009436:	4293      	cmp	r3, r2
 8009438:	d020      	beq.n	800947c <HAL_COMP_Init+0x11c>
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	4a85      	ldr	r2, [pc, #532]	; (8009654 <HAL_COMP_Init+0x2f4>)
 8009440:	4293      	cmp	r3, r2
 8009442:	d018      	beq.n	8009476 <HAL_COMP_Init+0x116>
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	4a83      	ldr	r2, [pc, #524]	; (8009658 <HAL_COMP_Init+0x2f8>)
 800944a:	4293      	cmp	r3, r2
 800944c:	d010      	beq.n	8009470 <HAL_COMP_Init+0x110>
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	4a82      	ldr	r2, [pc, #520]	; (800965c <HAL_COMP_Init+0x2fc>)
 8009454:	4293      	cmp	r3, r2
 8009456:	d008      	beq.n	800946a <HAL_COMP_Init+0x10a>
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	4a80      	ldr	r2, [pc, #512]	; (8009660 <HAL_COMP_Init+0x300>)
 800945e:	4293      	cmp	r3, r2
 8009460:	d101      	bne.n	8009466 <HAL_COMP_Init+0x106>
 8009462:	2301      	movs	r3, #1
 8009464:	e00f      	b.n	8009486 <HAL_COMP_Init+0x126>
 8009466:	2302      	movs	r3, #2
 8009468:	e00d      	b.n	8009486 <HAL_COMP_Init+0x126>
 800946a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800946e:	e00a      	b.n	8009486 <HAL_COMP_Init+0x126>
 8009470:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009474:	e007      	b.n	8009486 <HAL_COMP_Init+0x126>
 8009476:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800947a:	e004      	b.n	8009486 <HAL_COMP_Init+0x126>
 800947c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8009480:	e001      	b.n	8009486 <HAL_COMP_Init+0x126>
 8009482:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8009486:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	699b      	ldr	r3, [r3, #24]
 800948c:	f003 0303 	and.w	r3, r3, #3
 8009490:	2b00      	cmp	r3, #0
 8009492:	f000 80b6 	beq.w	8009602 <HAL_COMP_Init+0x2a2>
    {
      /* Configure EXTI rising edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	699b      	ldr	r3, [r3, #24]
 800949a:	f003 0310 	and.w	r3, r3, #16
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d011      	beq.n	80094c6 <HAL_COMP_Init+0x166>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	4a6e      	ldr	r2, [pc, #440]	; (8009660 <HAL_COMP_Init+0x300>)
 80094a8:	4293      	cmp	r3, r2
 80094aa:	d004      	beq.n	80094b6 <HAL_COMP_Init+0x156>
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	4a6c      	ldr	r2, [pc, #432]	; (8009664 <HAL_COMP_Init+0x304>)
 80094b2:	4293      	cmp	r3, r2
 80094b4:	d103      	bne.n	80094be <HAL_COMP_Init+0x15e>
        {
          LL_EXTI_EnableRisingTrig_32_63(exti_line);
 80094b6:	6938      	ldr	r0, [r7, #16]
 80094b8:	f7ff feac 	bl	8009214 <LL_EXTI_EnableRisingTrig_32_63>
 80094bc:	e014      	b.n	80094e8 <HAL_COMP_Init+0x188>
        }
        else
        {
          LL_EXTI_EnableRisingTrig_0_31(exti_line);
 80094be:	6938      	ldr	r0, [r7, #16]
 80094c0:	f7ff fe96 	bl	80091f0 <LL_EXTI_EnableRisingTrig_0_31>
 80094c4:	e010      	b.n	80094e8 <HAL_COMP_Init+0x188>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	4a65      	ldr	r2, [pc, #404]	; (8009660 <HAL_COMP_Init+0x300>)
 80094cc:	4293      	cmp	r3, r2
 80094ce:	d004      	beq.n	80094da <HAL_COMP_Init+0x17a>
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	4a63      	ldr	r2, [pc, #396]	; (8009664 <HAL_COMP_Init+0x304>)
 80094d6:	4293      	cmp	r3, r2
 80094d8:	d103      	bne.n	80094e2 <HAL_COMP_Init+0x182>
        {
          LL_EXTI_DisableRisingTrig_32_63(exti_line);
 80094da:	6938      	ldr	r0, [r7, #16]
 80094dc:	f7ff fec0 	bl	8009260 <LL_EXTI_DisableRisingTrig_32_63>
 80094e0:	e002      	b.n	80094e8 <HAL_COMP_Init+0x188>
        }
        else
        {
          LL_EXTI_DisableRisingTrig_0_31(exti_line);
 80094e2:	6938      	ldr	r0, [r7, #16]
 80094e4:	f7ff fea8 	bl	8009238 <LL_EXTI_DisableRisingTrig_0_31>
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
#endif
      }

      /* Configure EXTI falling edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	699b      	ldr	r3, [r3, #24]
 80094ec:	f003 0320 	and.w	r3, r3, #32
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d011      	beq.n	8009518 <HAL_COMP_Init+0x1b8>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	4a59      	ldr	r2, [pc, #356]	; (8009660 <HAL_COMP_Init+0x300>)
 80094fa:	4293      	cmp	r3, r2
 80094fc:	d004      	beq.n	8009508 <HAL_COMP_Init+0x1a8>
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	4a58      	ldr	r2, [pc, #352]	; (8009664 <HAL_COMP_Init+0x304>)
 8009504:	4293      	cmp	r3, r2
 8009506:	d103      	bne.n	8009510 <HAL_COMP_Init+0x1b0>
        {
          LL_EXTI_EnableFallingTrig_32_63(exti_line);
 8009508:	6938      	ldr	r0, [r7, #16]
 800950a:	f7ff fecf 	bl	80092ac <LL_EXTI_EnableFallingTrig_32_63>
 800950e:	e014      	b.n	800953a <HAL_COMP_Init+0x1da>
        }
        else
        {
          LL_EXTI_EnableFallingTrig_0_31(exti_line);
 8009510:	6938      	ldr	r0, [r7, #16]
 8009512:	f7ff feb9 	bl	8009288 <LL_EXTI_EnableFallingTrig_0_31>
 8009516:	e010      	b.n	800953a <HAL_COMP_Init+0x1da>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	4a50      	ldr	r2, [pc, #320]	; (8009660 <HAL_COMP_Init+0x300>)
 800951e:	4293      	cmp	r3, r2
 8009520:	d004      	beq.n	800952c <HAL_COMP_Init+0x1cc>
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	4a4f      	ldr	r2, [pc, #316]	; (8009664 <HAL_COMP_Init+0x304>)
 8009528:	4293      	cmp	r3, r2
 800952a:	d103      	bne.n	8009534 <HAL_COMP_Init+0x1d4>
        {
          LL_EXTI_DisableFallingTrig_32_63(exti_line);
 800952c:	6938      	ldr	r0, [r7, #16]
 800952e:	f7ff fee3 	bl	80092f8 <LL_EXTI_DisableFallingTrig_32_63>
 8009532:	e002      	b.n	800953a <HAL_COMP_Init+0x1da>
        }
        else
        {
          LL_EXTI_DisableFallingTrig_0_31(exti_line);
 8009534:	6938      	ldr	r0, [r7, #16]
 8009536:	f7ff fecb 	bl	80092d0 <LL_EXTI_DisableFallingTrig_0_31>
#endif
      }

      /* Clear COMP EXTI pending bit (if any) */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	4a48      	ldr	r2, [pc, #288]	; (8009660 <HAL_COMP_Init+0x300>)
 8009540:	4293      	cmp	r3, r2
 8009542:	d004      	beq.n	800954e <HAL_COMP_Init+0x1ee>
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	4a46      	ldr	r2, [pc, #280]	; (8009664 <HAL_COMP_Init+0x304>)
 800954a:	4293      	cmp	r3, r2
 800954c:	d103      	bne.n	8009556 <HAL_COMP_Init+0x1f6>
      {
        LL_EXTI_ClearFlag_32_63(exti_line);
 800954e:	6938      	ldr	r0, [r7, #16]
 8009550:	f7ff fef6 	bl	8009340 <LL_EXTI_ClearFlag_32_63>
 8009554:	e002      	b.n	800955c <HAL_COMP_Init+0x1fc>
      }
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
 8009556:	6938      	ldr	r0, [r7, #16]
 8009558:	f7ff fee2 	bl	8009320 <LL_EXTI_ClearFlag_0_31>
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
#endif

      /* Configure EXTI event mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	699b      	ldr	r3, [r3, #24]
 8009560:	f003 0302 	and.w	r3, r3, #2
 8009564:	2b00      	cmp	r3, #0
 8009566:	d011      	beq.n	800958c <HAL_COMP_Init+0x22c>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	4a3c      	ldr	r2, [pc, #240]	; (8009660 <HAL_COMP_Init+0x300>)
 800956e:	4293      	cmp	r3, r2
 8009570:	d004      	beq.n	800957c <HAL_COMP_Init+0x21c>
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	4a3b      	ldr	r2, [pc, #236]	; (8009664 <HAL_COMP_Init+0x304>)
 8009578:	4293      	cmp	r3, r2
 800957a:	d103      	bne.n	8009584 <HAL_COMP_Init+0x224>
        {
          LL_EXTI_EnableEvent_32_63(exti_line);
 800957c:	6938      	ldr	r0, [r7, #16]
 800957e:	f7ff fdfd 	bl	800917c <LL_EXTI_EnableEvent_32_63>
 8009582:	e014      	b.n	80095ae <HAL_COMP_Init+0x24e>
        }
        else
        {
          LL_EXTI_EnableEvent_0_31(exti_line);
 8009584:	6938      	ldr	r0, [r7, #16]
 8009586:	f7ff fde7 	bl	8009158 <LL_EXTI_EnableEvent_0_31>
 800958a:	e010      	b.n	80095ae <HAL_COMP_Init+0x24e>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	4a33      	ldr	r2, [pc, #204]	; (8009660 <HAL_COMP_Init+0x300>)
 8009592:	4293      	cmp	r3, r2
 8009594:	d004      	beq.n	80095a0 <HAL_COMP_Init+0x240>
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	4a32      	ldr	r2, [pc, #200]	; (8009664 <HAL_COMP_Init+0x304>)
 800959c:	4293      	cmp	r3, r2
 800959e:	d103      	bne.n	80095a8 <HAL_COMP_Init+0x248>
        {
          LL_EXTI_DisableEvent_32_63(exti_line);
 80095a0:	6938      	ldr	r0, [r7, #16]
 80095a2:	f7ff fe11 	bl	80091c8 <LL_EXTI_DisableEvent_32_63>
 80095a6:	e002      	b.n	80095ae <HAL_COMP_Init+0x24e>
        }
        else
        {
          LL_EXTI_DisableEvent_0_31(exti_line);
 80095a8:	6938      	ldr	r0, [r7, #16]
 80095aa:	f7ff fdf9 	bl	80091a0 <LL_EXTI_DisableEvent_0_31>
        LL_EXTI_DisableEvent_0_31(exti_line);
#endif
      }

      /* Configure EXTI interrupt mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	699b      	ldr	r3, [r3, #24]
 80095b2:	f003 0301 	and.w	r3, r3, #1
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d011      	beq.n	80095de <HAL_COMP_Init+0x27e>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	4a28      	ldr	r2, [pc, #160]	; (8009660 <HAL_COMP_Init+0x300>)
 80095c0:	4293      	cmp	r3, r2
 80095c2:	d004      	beq.n	80095ce <HAL_COMP_Init+0x26e>
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	4a26      	ldr	r2, [pc, #152]	; (8009664 <HAL_COMP_Init+0x304>)
 80095ca:	4293      	cmp	r3, r2
 80095cc:	d103      	bne.n	80095d6 <HAL_COMP_Init+0x276>
        {
          LL_EXTI_EnableIT_32_63(exti_line);
 80095ce:	6938      	ldr	r0, [r7, #16]
 80095d0:	f7ff fd88 	bl	80090e4 <LL_EXTI_EnableIT_32_63>
 80095d4:	e04b      	b.n	800966e <HAL_COMP_Init+0x30e>
        }
        else
        {
          LL_EXTI_EnableIT_0_31(exti_line);
 80095d6:	6938      	ldr	r0, [r7, #16]
 80095d8:	f7ff fd72 	bl	80090c0 <LL_EXTI_EnableIT_0_31>
 80095dc:	e047      	b.n	800966e <HAL_COMP_Init+0x30e>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	4a1f      	ldr	r2, [pc, #124]	; (8009660 <HAL_COMP_Init+0x300>)
 80095e4:	4293      	cmp	r3, r2
 80095e6:	d004      	beq.n	80095f2 <HAL_COMP_Init+0x292>
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	4a1d      	ldr	r2, [pc, #116]	; (8009664 <HAL_COMP_Init+0x304>)
 80095ee:	4293      	cmp	r3, r2
 80095f0:	d103      	bne.n	80095fa <HAL_COMP_Init+0x29a>
        {
          LL_EXTI_DisableIT_32_63(exti_line);
 80095f2:	6938      	ldr	r0, [r7, #16]
 80095f4:	f7ff fd9c 	bl	8009130 <LL_EXTI_DisableIT_32_63>
 80095f8:	e039      	b.n	800966e <HAL_COMP_Init+0x30e>
        }
        else
        {
          LL_EXTI_DisableIT_0_31(exti_line);
 80095fa:	6938      	ldr	r0, [r7, #16]
 80095fc:	f7ff fd84 	bl	8009108 <LL_EXTI_DisableIT_0_31>
 8009600:	e035      	b.n	800966e <HAL_COMP_Init+0x30e>
    }
    else
    {
      /* Disable EXTI event mode */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	4a16      	ldr	r2, [pc, #88]	; (8009660 <HAL_COMP_Init+0x300>)
 8009608:	4293      	cmp	r3, r2
 800960a:	d004      	beq.n	8009616 <HAL_COMP_Init+0x2b6>
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	4a14      	ldr	r2, [pc, #80]	; (8009664 <HAL_COMP_Init+0x304>)
 8009612:	4293      	cmp	r3, r2
 8009614:	d103      	bne.n	800961e <HAL_COMP_Init+0x2be>
      {
        LL_EXTI_DisableEvent_32_63(exti_line);
 8009616:	6938      	ldr	r0, [r7, #16]
 8009618:	f7ff fdd6 	bl	80091c8 <LL_EXTI_DisableEvent_32_63>
 800961c:	e002      	b.n	8009624 <HAL_COMP_Init+0x2c4>
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 800961e:	6938      	ldr	r0, [r7, #16]
 8009620:	f7ff fdbe 	bl	80091a0 <LL_EXTI_DisableEvent_0_31>
      LL_EXTI_DisableEvent_0_31(exti_line);
#endif

      /* Disable EXTI interrupt mode */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	4a0d      	ldr	r2, [pc, #52]	; (8009660 <HAL_COMP_Init+0x300>)
 800962a:	4293      	cmp	r3, r2
 800962c:	d004      	beq.n	8009638 <HAL_COMP_Init+0x2d8>
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	4a0c      	ldr	r2, [pc, #48]	; (8009664 <HAL_COMP_Init+0x304>)
 8009634:	4293      	cmp	r3, r2
 8009636:	d117      	bne.n	8009668 <HAL_COMP_Init+0x308>
      {
        LL_EXTI_DisableIT_32_63(exti_line);
 8009638:	6938      	ldr	r0, [r7, #16]
 800963a:	f7ff fd79 	bl	8009130 <LL_EXTI_DisableIT_32_63>
 800963e:	e016      	b.n	800966e <HAL_COMP_Init+0x30e>
 8009640:	ff007e0f 	.word	0xff007e0f
 8009644:	20000ca8 	.word	0x20000ca8
 8009648:	053e2d63 	.word	0x053e2d63
 800964c:	40010200 	.word	0x40010200
 8009650:	40010204 	.word	0x40010204
 8009654:	40010208 	.word	0x40010208
 8009658:	4001020c 	.word	0x4001020c
 800965c:	40010210 	.word	0x40010210
 8009660:	40010214 	.word	0x40010214
 8009664:	40010218 	.word	0x40010218
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 8009668:	6938      	ldr	r0, [r7, #16]
 800966a:	f7ff fd4d 	bl	8009108 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	7f5b      	ldrb	r3, [r3, #29]
 8009672:	b2db      	uxtb	r3, r3
 8009674:	2b00      	cmp	r3, #0
 8009676:	d102      	bne.n	800967e <HAL_COMP_Init+0x31e>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	2201      	movs	r2, #1
 800967c:	775a      	strb	r2, [r3, #29]
    }
  }

  return status;
 800967e:	7ffb      	ldrb	r3, [r7, #31]
}
 8009680:	4618      	mov	r0, r3
 8009682:	3720      	adds	r7, #32
 8009684:	46bd      	mov	sp, r7
 8009686:	bd80      	pop	{r7, pc}

08009688 <__NVIC_SetPriorityGrouping>:
{
 8009688:	b480      	push	{r7}
 800968a:	b085      	sub	sp, #20
 800968c:	af00      	add	r7, sp, #0
 800968e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	f003 0307 	and.w	r3, r3, #7
 8009696:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8009698:	4b0c      	ldr	r3, [pc, #48]	; (80096cc <__NVIC_SetPriorityGrouping+0x44>)
 800969a:	68db      	ldr	r3, [r3, #12]
 800969c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800969e:	68ba      	ldr	r2, [r7, #8]
 80096a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80096a4:	4013      	ands	r3, r2
 80096a6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80096ac:	68bb      	ldr	r3, [r7, #8]
 80096ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80096b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80096b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80096b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80096ba:	4a04      	ldr	r2, [pc, #16]	; (80096cc <__NVIC_SetPriorityGrouping+0x44>)
 80096bc:	68bb      	ldr	r3, [r7, #8]
 80096be:	60d3      	str	r3, [r2, #12]
}
 80096c0:	bf00      	nop
 80096c2:	3714      	adds	r7, #20
 80096c4:	46bd      	mov	sp, r7
 80096c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ca:	4770      	bx	lr
 80096cc:	e000ed00 	.word	0xe000ed00

080096d0 <__NVIC_GetPriorityGrouping>:
{
 80096d0:	b480      	push	{r7}
 80096d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80096d4:	4b04      	ldr	r3, [pc, #16]	; (80096e8 <__NVIC_GetPriorityGrouping+0x18>)
 80096d6:	68db      	ldr	r3, [r3, #12]
 80096d8:	0a1b      	lsrs	r3, r3, #8
 80096da:	f003 0307 	and.w	r3, r3, #7
}
 80096de:	4618      	mov	r0, r3
 80096e0:	46bd      	mov	sp, r7
 80096e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096e6:	4770      	bx	lr
 80096e8:	e000ed00 	.word	0xe000ed00

080096ec <__NVIC_EnableIRQ>:
{
 80096ec:	b480      	push	{r7}
 80096ee:	b083      	sub	sp, #12
 80096f0:	af00      	add	r7, sp, #0
 80096f2:	4603      	mov	r3, r0
 80096f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80096f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	db0b      	blt.n	8009716 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80096fe:	79fb      	ldrb	r3, [r7, #7]
 8009700:	f003 021f 	and.w	r2, r3, #31
 8009704:	4907      	ldr	r1, [pc, #28]	; (8009724 <__NVIC_EnableIRQ+0x38>)
 8009706:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800970a:	095b      	lsrs	r3, r3, #5
 800970c:	2001      	movs	r0, #1
 800970e:	fa00 f202 	lsl.w	r2, r0, r2
 8009712:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8009716:	bf00      	nop
 8009718:	370c      	adds	r7, #12
 800971a:	46bd      	mov	sp, r7
 800971c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009720:	4770      	bx	lr
 8009722:	bf00      	nop
 8009724:	e000e100 	.word	0xe000e100

08009728 <__NVIC_DisableIRQ>:
{
 8009728:	b480      	push	{r7}
 800972a:	b083      	sub	sp, #12
 800972c:	af00      	add	r7, sp, #0
 800972e:	4603      	mov	r3, r0
 8009730:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009732:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009736:	2b00      	cmp	r3, #0
 8009738:	db10      	blt.n	800975c <__NVIC_DisableIRQ+0x34>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800973a:	79fb      	ldrb	r3, [r7, #7]
 800973c:	f003 021f 	and.w	r2, r3, #31
 8009740:	4909      	ldr	r1, [pc, #36]	; (8009768 <__NVIC_DisableIRQ+0x40>)
 8009742:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009746:	095b      	lsrs	r3, r3, #5
 8009748:	2001      	movs	r0, #1
 800974a:	fa00 f202 	lsl.w	r2, r0, r2
 800974e:	3320      	adds	r3, #32
 8009750:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8009754:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8009758:	f3bf 8f6f 	isb	sy
}
 800975c:	bf00      	nop
 800975e:	370c      	adds	r7, #12
 8009760:	46bd      	mov	sp, r7
 8009762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009766:	4770      	bx	lr
 8009768:	e000e100 	.word	0xe000e100

0800976c <__NVIC_SetPriority>:
{
 800976c:	b480      	push	{r7}
 800976e:	b083      	sub	sp, #12
 8009770:	af00      	add	r7, sp, #0
 8009772:	4603      	mov	r3, r0
 8009774:	6039      	str	r1, [r7, #0]
 8009776:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009778:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800977c:	2b00      	cmp	r3, #0
 800977e:	db0a      	blt.n	8009796 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009780:	683b      	ldr	r3, [r7, #0]
 8009782:	b2da      	uxtb	r2, r3
 8009784:	490c      	ldr	r1, [pc, #48]	; (80097b8 <__NVIC_SetPriority+0x4c>)
 8009786:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800978a:	0112      	lsls	r2, r2, #4
 800978c:	b2d2      	uxtb	r2, r2
 800978e:	440b      	add	r3, r1
 8009790:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8009794:	e00a      	b.n	80097ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009796:	683b      	ldr	r3, [r7, #0]
 8009798:	b2da      	uxtb	r2, r3
 800979a:	4908      	ldr	r1, [pc, #32]	; (80097bc <__NVIC_SetPriority+0x50>)
 800979c:	79fb      	ldrb	r3, [r7, #7]
 800979e:	f003 030f 	and.w	r3, r3, #15
 80097a2:	3b04      	subs	r3, #4
 80097a4:	0112      	lsls	r2, r2, #4
 80097a6:	b2d2      	uxtb	r2, r2
 80097a8:	440b      	add	r3, r1
 80097aa:	761a      	strb	r2, [r3, #24]
}
 80097ac:	bf00      	nop
 80097ae:	370c      	adds	r7, #12
 80097b0:	46bd      	mov	sp, r7
 80097b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097b6:	4770      	bx	lr
 80097b8:	e000e100 	.word	0xe000e100
 80097bc:	e000ed00 	.word	0xe000ed00

080097c0 <NVIC_EncodePriority>:
{
 80097c0:	b480      	push	{r7}
 80097c2:	b089      	sub	sp, #36	; 0x24
 80097c4:	af00      	add	r7, sp, #0
 80097c6:	60f8      	str	r0, [r7, #12]
 80097c8:	60b9      	str	r1, [r7, #8]
 80097ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	f003 0307 	and.w	r3, r3, #7
 80097d2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80097d4:	69fb      	ldr	r3, [r7, #28]
 80097d6:	f1c3 0307 	rsb	r3, r3, #7
 80097da:	2b04      	cmp	r3, #4
 80097dc:	bf28      	it	cs
 80097de:	2304      	movcs	r3, #4
 80097e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80097e2:	69fb      	ldr	r3, [r7, #28]
 80097e4:	3304      	adds	r3, #4
 80097e6:	2b06      	cmp	r3, #6
 80097e8:	d902      	bls.n	80097f0 <NVIC_EncodePriority+0x30>
 80097ea:	69fb      	ldr	r3, [r7, #28]
 80097ec:	3b03      	subs	r3, #3
 80097ee:	e000      	b.n	80097f2 <NVIC_EncodePriority+0x32>
 80097f0:	2300      	movs	r3, #0
 80097f2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80097f4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80097f8:	69bb      	ldr	r3, [r7, #24]
 80097fa:	fa02 f303 	lsl.w	r3, r2, r3
 80097fe:	43da      	mvns	r2, r3
 8009800:	68bb      	ldr	r3, [r7, #8]
 8009802:	401a      	ands	r2, r3
 8009804:	697b      	ldr	r3, [r7, #20]
 8009806:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8009808:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800980c:	697b      	ldr	r3, [r7, #20]
 800980e:	fa01 f303 	lsl.w	r3, r1, r3
 8009812:	43d9      	mvns	r1, r3
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009818:	4313      	orrs	r3, r2
}
 800981a:	4618      	mov	r0, r3
 800981c:	3724      	adds	r7, #36	; 0x24
 800981e:	46bd      	mov	sp, r7
 8009820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009824:	4770      	bx	lr
	...

08009828 <SysTick_Config>:
{
 8009828:	b580      	push	{r7, lr}
 800982a:	b082      	sub	sp, #8
 800982c:	af00      	add	r7, sp, #0
 800982e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	3b01      	subs	r3, #1
 8009834:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009838:	d301      	bcc.n	800983e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800983a:	2301      	movs	r3, #1
 800983c:	e00f      	b.n	800985e <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800983e:	4a0a      	ldr	r2, [pc, #40]	; (8009868 <SysTick_Config+0x40>)
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	3b01      	subs	r3, #1
 8009844:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8009846:	210f      	movs	r1, #15
 8009848:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800984c:	f7ff ff8e 	bl	800976c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8009850:	4b05      	ldr	r3, [pc, #20]	; (8009868 <SysTick_Config+0x40>)
 8009852:	2200      	movs	r2, #0
 8009854:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8009856:	4b04      	ldr	r3, [pc, #16]	; (8009868 <SysTick_Config+0x40>)
 8009858:	2207      	movs	r2, #7
 800985a:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 800985c:	2300      	movs	r3, #0
}
 800985e:	4618      	mov	r0, r3
 8009860:	3708      	adds	r7, #8
 8009862:	46bd      	mov	sp, r7
 8009864:	bd80      	pop	{r7, pc}
 8009866:	bf00      	nop
 8009868:	e000e010 	.word	0xe000e010

0800986c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800986c:	b580      	push	{r7, lr}
 800986e:	b082      	sub	sp, #8
 8009870:	af00      	add	r7, sp, #0
 8009872:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8009874:	6878      	ldr	r0, [r7, #4]
 8009876:	f7ff ff07 	bl	8009688 <__NVIC_SetPriorityGrouping>
}
 800987a:	bf00      	nop
 800987c:	3708      	adds	r7, #8
 800987e:	46bd      	mov	sp, r7
 8009880:	bd80      	pop	{r7, pc}

08009882 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8009882:	b580      	push	{r7, lr}
 8009884:	b086      	sub	sp, #24
 8009886:	af00      	add	r7, sp, #0
 8009888:	4603      	mov	r3, r0
 800988a:	60b9      	str	r1, [r7, #8]
 800988c:	607a      	str	r2, [r7, #4]
 800988e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8009890:	f7ff ff1e 	bl	80096d0 <__NVIC_GetPriorityGrouping>
 8009894:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8009896:	687a      	ldr	r2, [r7, #4]
 8009898:	68b9      	ldr	r1, [r7, #8]
 800989a:	6978      	ldr	r0, [r7, #20]
 800989c:	f7ff ff90 	bl	80097c0 <NVIC_EncodePriority>
 80098a0:	4602      	mov	r2, r0
 80098a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80098a6:	4611      	mov	r1, r2
 80098a8:	4618      	mov	r0, r3
 80098aa:	f7ff ff5f 	bl	800976c <__NVIC_SetPriority>
}
 80098ae:	bf00      	nop
 80098b0:	3718      	adds	r7, #24
 80098b2:	46bd      	mov	sp, r7
 80098b4:	bd80      	pop	{r7, pc}

080098b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80098b6:	b580      	push	{r7, lr}
 80098b8:	b082      	sub	sp, #8
 80098ba:	af00      	add	r7, sp, #0
 80098bc:	4603      	mov	r3, r0
 80098be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80098c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80098c4:	4618      	mov	r0, r3
 80098c6:	f7ff ff11 	bl	80096ec <__NVIC_EnableIRQ>
}
 80098ca:	bf00      	nop
 80098cc:	3708      	adds	r7, #8
 80098ce:	46bd      	mov	sp, r7
 80098d0:	bd80      	pop	{r7, pc}

080098d2 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80098d2:	b580      	push	{r7, lr}
 80098d4:	b082      	sub	sp, #8
 80098d6:	af00      	add	r7, sp, #0
 80098d8:	4603      	mov	r3, r0
 80098da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80098dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80098e0:	4618      	mov	r0, r3
 80098e2:	f7ff ff21 	bl	8009728 <__NVIC_DisableIRQ>
}
 80098e6:	bf00      	nop
 80098e8:	3708      	adds	r7, #8
 80098ea:	46bd      	mov	sp, r7
 80098ec:	bd80      	pop	{r7, pc}

080098ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80098ee:	b580      	push	{r7, lr}
 80098f0:	b082      	sub	sp, #8
 80098f2:	af00      	add	r7, sp, #0
 80098f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80098f6:	6878      	ldr	r0, [r7, #4]
 80098f8:	f7ff ff96 	bl	8009828 <SysTick_Config>
 80098fc:	4603      	mov	r3, r0
}
 80098fe:	4618      	mov	r0, r3
 8009900:	3708      	adds	r7, #8
 8009902:	46bd      	mov	sp, r7
 8009904:	bd80      	pop	{r7, pc}

08009906 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8009906:	b580      	push	{r7, lr}
 8009908:	b082      	sub	sp, #8
 800990a:	af00      	add	r7, sp, #0
 800990c:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	2b00      	cmp	r3, #0
 8009912:	d101      	bne.n	8009918 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8009914:	2301      	movs	r3, #1
 8009916:	e014      	b.n	8009942 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	791b      	ldrb	r3, [r3, #4]
 800991c:	b2db      	uxtb	r3, r3
 800991e:	2b00      	cmp	r3, #0
 8009920:	d105      	bne.n	800992e <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	2200      	movs	r2, #0
 8009926:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8009928:	6878      	ldr	r0, [r7, #4]
 800992a:	f7fd f809 	bl	8006940 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	2202      	movs	r2, #2
 8009932:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	2200      	movs	r2, #0
 8009938:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	2201      	movs	r2, #1
 800993e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8009940:	2300      	movs	r3, #0
}
 8009942:	4618      	mov	r0, r3
 8009944:	3708      	adds	r7, #8
 8009946:	46bd      	mov	sp, r7
 8009948:	bd80      	pop	{r7, pc}

0800994a <HAL_DAC_Start>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800994a:	b580      	push	{r7, lr}
 800994c:	b082      	sub	sp, #8
 800994e:	af00      	add	r7, sp, #0
 8009950:	6078      	str	r0, [r7, #4]
 8009952:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	795b      	ldrb	r3, [r3, #5]
 8009958:	2b01      	cmp	r3, #1
 800995a:	d101      	bne.n	8009960 <HAL_DAC_Start+0x16>
 800995c:	2302      	movs	r3, #2
 800995e:	e043      	b.n	80099e8 <HAL_DAC_Start+0x9e>
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	2201      	movs	r2, #1
 8009964:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	2202      	movs	r2, #2
 800996a:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	6819      	ldr	r1, [r3, #0]
 8009972:	683b      	ldr	r3, [r7, #0]
 8009974:	f003 0310 	and.w	r3, r3, #16
 8009978:	2201      	movs	r2, #1
 800997a:	409a      	lsls	r2, r3
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	430a      	orrs	r2, r1
 8009982:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  HAL_Delay(1);
 8009984:	2001      	movs	r0, #1
 8009986:	f7fe fb1d 	bl	8007fc4 <HAL_Delay>

  if (Channel == DAC_CHANNEL_1)
 800998a:	683b      	ldr	r3, [r7, #0]
 800998c:	2b00      	cmp	r3, #0
 800998e:	d10f      	bne.n	80099b0 <HAL_DAC_Start+0x66>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 800999a:	2b02      	cmp	r3, #2
 800999c:	d11d      	bne.n	80099da <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	685a      	ldr	r2, [r3, #4]
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	f042 0201 	orr.w	r2, r2, #1
 80099ac:	605a      	str	r2, [r3, #4]
 80099ae:	e014      	b.n	80099da <HAL_DAC_Start+0x90>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 80099ba:	683b      	ldr	r3, [r7, #0]
 80099bc:	f003 0310 	and.w	r3, r3, #16
 80099c0:	2102      	movs	r1, #2
 80099c2:	fa01 f303 	lsl.w	r3, r1, r3
 80099c6:	429a      	cmp	r2, r3
 80099c8:	d107      	bne.n	80099da <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	685a      	ldr	r2, [r3, #4]
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	f042 0202 	orr.w	r2, r2, #2
 80099d8:	605a      	str	r2, [r3, #4]
    }
  }

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	2201      	movs	r2, #1
 80099de:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	2200      	movs	r2, #0
 80099e4:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80099e6:	2300      	movs	r3, #0
}
 80099e8:	4618      	mov	r0, r3
 80099ea:	3708      	adds	r7, #8
 80099ec:	46bd      	mov	sp, r7
 80099ee:	bd80      	pop	{r7, pc}

080099f0 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 80099f0:	b580      	push	{r7, lr}
 80099f2:	b086      	sub	sp, #24
 80099f4:	af00      	add	r7, sp, #0
 80099f6:	60f8      	str	r0, [r7, #12]
 80099f8:	60b9      	str	r1, [r7, #8]
 80099fa:	607a      	str	r2, [r7, #4]
 80099fc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 80099fe:	2300      	movs	r3, #0
 8009a00:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8009a02:	68fb      	ldr	r3, [r7, #12]
 8009a04:	795b      	ldrb	r3, [r3, #5]
 8009a06:	2b01      	cmp	r3, #1
 8009a08:	d101      	bne.n	8009a0e <HAL_DAC_Start_DMA+0x1e>
 8009a0a:	2302      	movs	r3, #2
 8009a0c:	e0a1      	b.n	8009b52 <HAL_DAC_Start_DMA+0x162>
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	2201      	movs	r2, #1
 8009a12:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	2202      	movs	r2, #2
 8009a18:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8009a1a:	68bb      	ldr	r3, [r7, #8]
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d12a      	bne.n	8009a76 <HAL_DAC_Start_DMA+0x86>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	689b      	ldr	r3, [r3, #8]
 8009a24:	4a4d      	ldr	r2, [pc, #308]	; (8009b5c <HAL_DAC_Start_DMA+0x16c>)
 8009a26:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	689b      	ldr	r3, [r3, #8]
 8009a2c:	4a4c      	ldr	r2, [pc, #304]	; (8009b60 <HAL_DAC_Start_DMA+0x170>)
 8009a2e:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8009a30:	68fb      	ldr	r3, [r7, #12]
 8009a32:	689b      	ldr	r3, [r3, #8]
 8009a34:	4a4b      	ldr	r2, [pc, #300]	; (8009b64 <HAL_DAC_Start_DMA+0x174>)
 8009a36:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	681a      	ldr	r2, [r3, #0]
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8009a46:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8009a48:	6a3b      	ldr	r3, [r7, #32]
 8009a4a:	2b04      	cmp	r3, #4
 8009a4c:	d009      	beq.n	8009a62 <HAL_DAC_Start_DMA+0x72>
 8009a4e:	2b08      	cmp	r3, #8
 8009a50:	d00c      	beq.n	8009a6c <HAL_DAC_Start_DMA+0x7c>
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d000      	beq.n	8009a58 <HAL_DAC_Start_DMA+0x68>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8009a56:	e039      	b.n	8009acc <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	3308      	adds	r3, #8
 8009a5e:	613b      	str	r3, [r7, #16]
        break;
 8009a60:	e034      	b.n	8009acc <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	330c      	adds	r3, #12
 8009a68:	613b      	str	r3, [r7, #16]
        break;
 8009a6a:	e02f      	b.n	8009acc <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	3310      	adds	r3, #16
 8009a72:	613b      	str	r3, [r7, #16]
        break;
 8009a74:	e02a      	b.n	8009acc <HAL_DAC_Start_DMA+0xdc>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	68db      	ldr	r3, [r3, #12]
 8009a7a:	4a3b      	ldr	r2, [pc, #236]	; (8009b68 <HAL_DAC_Start_DMA+0x178>)
 8009a7c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	68db      	ldr	r3, [r3, #12]
 8009a82:	4a3a      	ldr	r2, [pc, #232]	; (8009b6c <HAL_DAC_Start_DMA+0x17c>)
 8009a84:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	68db      	ldr	r3, [r3, #12]
 8009a8a:	4a39      	ldr	r2, [pc, #228]	; (8009b70 <HAL_DAC_Start_DMA+0x180>)
 8009a8c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	681a      	ldr	r2, [r3, #0]
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8009a9c:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8009a9e:	6a3b      	ldr	r3, [r7, #32]
 8009aa0:	2b04      	cmp	r3, #4
 8009aa2:	d009      	beq.n	8009ab8 <HAL_DAC_Start_DMA+0xc8>
 8009aa4:	2b08      	cmp	r3, #8
 8009aa6:	d00c      	beq.n	8009ac2 <HAL_DAC_Start_DMA+0xd2>
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d000      	beq.n	8009aae <HAL_DAC_Start_DMA+0xbe>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8009aac:	e00e      	b.n	8009acc <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	3314      	adds	r3, #20
 8009ab4:	613b      	str	r3, [r7, #16]
        break;
 8009ab6:	e009      	b.n	8009acc <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	3318      	adds	r3, #24
 8009abe:	613b      	str	r3, [r7, #16]
        break;
 8009ac0:	e004      	b.n	8009acc <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	331c      	adds	r3, #28
 8009ac8:	613b      	str	r3, [r7, #16]
        break;
 8009aca:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 8009acc:	68bb      	ldr	r3, [r7, #8]
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d111      	bne.n	8009af6 <HAL_DAC_Start_DMA+0x106>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	681a      	ldr	r2, [r3, #0]
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009ae0:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	6898      	ldr	r0, [r3, #8]
 8009ae6:	6879      	ldr	r1, [r7, #4]
 8009ae8:	683b      	ldr	r3, [r7, #0]
 8009aea:	693a      	ldr	r2, [r7, #16]
 8009aec:	f000 fbd2 	bl	800a294 <HAL_DMA_Start_IT>
 8009af0:	4603      	mov	r3, r0
 8009af2:	75fb      	strb	r3, [r7, #23]
 8009af4:	e010      	b.n	8009b18 <HAL_DAC_Start_DMA+0x128>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	681a      	ldr	r2, [r3, #0]
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8009b04:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	68d8      	ldr	r0, [r3, #12]
 8009b0a:	6879      	ldr	r1, [r7, #4]
 8009b0c:	683b      	ldr	r3, [r7, #0]
 8009b0e:	693a      	ldr	r2, [r7, #16]
 8009b10:	f000 fbc0 	bl	800a294 <HAL_DMA_Start_IT>
 8009b14:	4603      	mov	r3, r0
 8009b16:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	2200      	movs	r2, #0
 8009b1c:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8009b1e:	7dfb      	ldrb	r3, [r7, #23]
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d10f      	bne.n	8009b44 <HAL_DAC_Start_DMA+0x154>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	6819      	ldr	r1, [r3, #0]
 8009b2a:	68bb      	ldr	r3, [r7, #8]
 8009b2c:	f003 0310 	and.w	r3, r3, #16
 8009b30:	2201      	movs	r2, #1
 8009b32:	409a      	lsls	r2, r3
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	430a      	orrs	r2, r1
 8009b3a:	601a      	str	r2, [r3, #0]
    /* Ensure minimum wait before using peripheral after enabling it */
    HAL_Delay(1);
 8009b3c:	2001      	movs	r0, #1
 8009b3e:	f7fe fa41 	bl	8007fc4 <HAL_Delay>
 8009b42:	e005      	b.n	8009b50 <HAL_DAC_Start_DMA+0x160>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	691b      	ldr	r3, [r3, #16]
 8009b48:	f043 0204 	orr.w	r2, r3, #4
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8009b50:	7dfb      	ldrb	r3, [r7, #23]
}
 8009b52:	4618      	mov	r0, r3
 8009b54:	3718      	adds	r7, #24
 8009b56:	46bd      	mov	sp, r7
 8009b58:	bd80      	pop	{r7, pc}
 8009b5a:	bf00      	nop
 8009b5c:	0800a031 	.word	0x0800a031
 8009b60:	0800a053 	.word	0x0800a053
 8009b64:	0800a06f 	.word	0x0800a06f
 8009b68:	0800a0d9 	.word	0x0800a0d9
 8009b6c:	0800a0fb 	.word	0x0800a0fb
 8009b70:	0800a117 	.word	0x0800a117

08009b74 <HAL_DAC_Stop_DMA>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8009b74:	b580      	push	{r7, lr}
 8009b76:	b084      	sub	sp, #16
 8009b78:	af00      	add	r7, sp, #0
 8009b7a:	6078      	str	r0, [r7, #4]
 8009b7c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	6819      	ldr	r1, [r3, #0]
 8009b84:	683b      	ldr	r3, [r7, #0]
 8009b86:	f003 0310 	and.w	r3, r3, #16
 8009b8a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8009b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8009b92:	43da      	mvns	r2, r3
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	400a      	ands	r2, r1
 8009b9a:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	6819      	ldr	r1, [r3, #0]
 8009ba2:	683b      	ldr	r3, [r7, #0]
 8009ba4:	f003 0310 	and.w	r3, r3, #16
 8009ba8:	2201      	movs	r2, #1
 8009baa:	fa02 f303 	lsl.w	r3, r2, r3
 8009bae:	43da      	mvns	r2, r3
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	400a      	ands	r2, r1
 8009bb6:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before enabling peripheral after disabling it */
  HAL_Delay(1);
 8009bb8:	2001      	movs	r0, #1
 8009bba:	f7fe fa03 	bl	8007fc4 <HAL_Delay>

  /* Disable the DMA channel */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8009bbe:	683b      	ldr	r3, [r7, #0]
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	d10f      	bne.n	8009be4 <HAL_DAC_Stop_DMA+0x70>
  {
    /* Disable the DMA channel */
    status = HAL_DMA_Abort(hdac->DMA_Handle1);
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	689b      	ldr	r3, [r3, #8]
 8009bc8:	4618      	mov	r0, r3
 8009bca:	f000 fbde 	bl	800a38a <HAL_DMA_Abort>
 8009bce:	4603      	mov	r3, r0
 8009bd0:	73fb      	strb	r3, [r7, #15]

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	681a      	ldr	r2, [r3, #0]
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009be0:	601a      	str	r2, [r3, #0]
 8009be2:	e00e      	b.n	8009c02 <HAL_DAC_Stop_DMA+0x8e>
  }
  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    status = HAL_DMA_Abort(hdac->DMA_Handle2);
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	68db      	ldr	r3, [r3, #12]
 8009be8:	4618      	mov	r0, r3
 8009bea:	f000 fbce 	bl	800a38a <HAL_DMA_Abort>
 8009bee:	4603      	mov	r3, r0
 8009bf0:	73fb      	strb	r3, [r7, #15]

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	681a      	ldr	r2, [r3, #0]
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8009c00:	601a      	str	r2, [r3, #0]
  }

  /* Check if DMA Channel effectively disabled */
  if (status != HAL_OK)
 8009c02:	7bfb      	ldrb	r3, [r7, #15]
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d003      	beq.n	8009c10 <HAL_DAC_Stop_DMA+0x9c>
  {
    /* Update DAC state machine to error */
    hdac->State = HAL_DAC_STATE_ERROR;
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	2204      	movs	r2, #4
 8009c0c:	711a      	strb	r2, [r3, #4]
 8009c0e:	e002      	b.n	8009c16 <HAL_DAC_Stop_DMA+0xa2>
  }
  else
  {
    /* Change DAC state */
    hdac->State = HAL_DAC_STATE_READY;
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	2201      	movs	r2, #1
 8009c14:	711a      	strb	r2, [r3, #4]
  }

  /* Return function status */
  return status;
 8009c16:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c18:	4618      	mov	r0, r3
 8009c1a:	3710      	adds	r7, #16
 8009c1c:	46bd      	mov	sp, r7
 8009c1e:	bd80      	pop	{r7, pc}

08009c20 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8009c20:	b480      	push	{r7}
 8009c22:	b087      	sub	sp, #28
 8009c24:	af00      	add	r7, sp, #0
 8009c26:	60f8      	str	r0, [r7, #12]
 8009c28:	60b9      	str	r1, [r7, #8]
 8009c2a:	607a      	str	r2, [r7, #4]
 8009c2c:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 8009c2e:	2300      	movs	r3, #0
 8009c30:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8009c3e:	68bb      	ldr	r3, [r7, #8]
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d105      	bne.n	8009c50 <HAL_DAC_SetValue+0x30>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8009c44:	697a      	ldr	r2, [r7, #20]
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	4413      	add	r3, r2
 8009c4a:	3308      	adds	r3, #8
 8009c4c:	617b      	str	r3, [r7, #20]
 8009c4e:	e004      	b.n	8009c5a <HAL_DAC_SetValue+0x3a>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8009c50:	697a      	ldr	r2, [r7, #20]
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	4413      	add	r3, r2
 8009c56:	3314      	adds	r3, #20
 8009c58:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8009c5a:	697b      	ldr	r3, [r7, #20]
 8009c5c:	461a      	mov	r2, r3
 8009c5e:	683b      	ldr	r3, [r7, #0]
 8009c60:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8009c62:	2300      	movs	r3, #0
}
 8009c64:	4618      	mov	r0, r3
 8009c66:	371c      	adds	r7, #28
 8009c68:	46bd      	mov	sp, r7
 8009c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c6e:	4770      	bx	lr

08009c70 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8009c70:	b480      	push	{r7}
 8009c72:	b083      	sub	sp, #12
 8009c74:	af00      	add	r7, sp, #0
 8009c76:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8009c78:	bf00      	nop
 8009c7a:	370c      	adds	r7, #12
 8009c7c:	46bd      	mov	sp, r7
 8009c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c82:	4770      	bx	lr

08009c84 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8009c84:	b480      	push	{r7}
 8009c86:	b083      	sub	sp, #12
 8009c88:	af00      	add	r7, sp, #0
 8009c8a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8009c8c:	bf00      	nop
 8009c8e:	370c      	adds	r7, #12
 8009c90:	46bd      	mov	sp, r7
 8009c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c96:	4770      	bx	lr

08009c98 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8009c98:	b480      	push	{r7}
 8009c9a:	b083      	sub	sp, #12
 8009c9c:	af00      	add	r7, sp, #0
 8009c9e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8009ca0:	bf00      	nop
 8009ca2:	370c      	adds	r7, #12
 8009ca4:	46bd      	mov	sp, r7
 8009ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009caa:	4770      	bx	lr

08009cac <HAL_DAC_GetValue>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval The selected DAC channel data output value.
  */
uint32_t HAL_DAC_GetValue(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8009cac:	b480      	push	{r7}
 8009cae:	b083      	sub	sp, #12
 8009cb0:	af00      	add	r7, sp, #0
 8009cb2:	6078      	str	r0, [r7, #4]
 8009cb4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Returns the DAC channel data output register value */
  if (Channel == DAC_CHANNEL_1)
 8009cb6:	683b      	ldr	r3, [r7, #0]
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d103      	bne.n	8009cc4 <HAL_DAC_GetValue+0x18>
  {
    return hdac->Instance->DOR1;
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009cc2:	e002      	b.n	8009cca <HAL_DAC_GetValue+0x1e>
  }
  else
  {
    return hdac->Instance->DOR2;
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  }
}
 8009cca:	4618      	mov	r0, r3
 8009ccc:	370c      	adds	r7, #12
 8009cce:	46bd      	mov	sp, r7
 8009cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cd4:	4770      	bx	lr
	...

08009cd8 <HAL_DAC_ConfigChannel>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8009cd8:	b580      	push	{r7, lr}
 8009cda:	b08a      	sub	sp, #40	; 0x28
 8009cdc:	af00      	add	r7, sp, #0
 8009cde:	60f8      	str	r0, [r7, #12]
 8009ce0:	60b9      	str	r1, [r7, #8]
 8009ce2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8009ce4:	2300      	movs	r3, #0
 8009ce6:	61fb      	str	r3, [r7, #28]
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	795b      	ldrb	r3, [r3, #5]
 8009cec:	2b01      	cmp	r3, #1
 8009cee:	d101      	bne.n	8009cf4 <HAL_DAC_ConfigChannel+0x1c>
 8009cf0:	2302      	movs	r3, #2
 8009cf2:	e194      	b.n	800a01e <HAL_DAC_ConfigChannel+0x346>
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	2201      	movs	r2, #1
 8009cf8:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	2202      	movs	r2, #2
 8009cfe:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8009d00:	68bb      	ldr	r3, [r7, #8]
 8009d02:	689b      	ldr	r3, [r3, #8]
 8009d04:	2b04      	cmp	r3, #4
 8009d06:	d174      	bne.n	8009df2 <HAL_DAC_ConfigChannel+0x11a>
    /* Sample on old configuration */
  {
    /* SampleTime */
    if (Channel == DAC_CHANNEL_1)
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d137      	bne.n	8009d7e <HAL_DAC_ConfigChannel+0xa6>
    {
      /* Get timeout */
      tickstart = HAL_GetTick();
 8009d0e:	f7fe f94d 	bl	8007fac <HAL_GetTick>
 8009d12:	61f8      	str	r0, [r7, #28]

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8009d14:	e011      	b.n	8009d3a <HAL_DAC_ConfigChannel+0x62>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8009d16:	f7fe f949 	bl	8007fac <HAL_GetTick>
 8009d1a:	4602      	mov	r2, r0
 8009d1c:	69fb      	ldr	r3, [r7, #28]
 8009d1e:	1ad3      	subs	r3, r2, r3
 8009d20:	2b01      	cmp	r3, #1
 8009d22:	d90a      	bls.n	8009d3a <HAL_DAC_ConfigChannel+0x62>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	691b      	ldr	r3, [r3, #16]
 8009d28:	f043 0208 	orr.w	r2, r3, #8
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	2203      	movs	r2, #3
 8009d34:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8009d36:	2303      	movs	r3, #3
 8009d38:	e171      	b.n	800a01e <HAL_DAC_ConfigChannel+0x346>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009d40:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d1e6      	bne.n	8009d16 <HAL_DAC_ConfigChannel+0x3e>
        }
      }
      HAL_Delay(1);
 8009d48:	2001      	movs	r0, #1
 8009d4a:	f7fe f93b 	bl	8007fc4 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	68ba      	ldr	r2, [r7, #8]
 8009d54:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8009d56:	641a      	str	r2, [r3, #64]	; 0x40
 8009d58:	e01e      	b.n	8009d98 <HAL_DAC_ConfigChannel+0xc0>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8009d5a:	f7fe f927 	bl	8007fac <HAL_GetTick>
 8009d5e:	4602      	mov	r2, r0
 8009d60:	69fb      	ldr	r3, [r7, #28]
 8009d62:	1ad3      	subs	r3, r2, r3
 8009d64:	2b01      	cmp	r3, #1
 8009d66:	d90a      	bls.n	8009d7e <HAL_DAC_ConfigChannel+0xa6>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	691b      	ldr	r3, [r3, #16]
 8009d6c:	f043 0208 	orr.w	r2, r3, #8
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	2203      	movs	r2, #3
 8009d78:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8009d7a:	2303      	movs	r3, #3
 8009d7c:	e14f      	b.n	800a01e <HAL_DAC_ConfigChannel+0x346>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	dbe8      	blt.n	8009d5a <HAL_DAC_ConfigChannel+0x82>
        }
      }
      HAL_Delay(1U);
 8009d88:	2001      	movs	r0, #1
 8009d8a:	f7fe f91b 	bl	8007fc4 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	68ba      	ldr	r2, [r7, #8]
 8009d94:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8009d96:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	f003 0310 	and.w	r3, r3, #16
 8009da4:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8009da8:	fa01 f303 	lsl.w	r3, r1, r3
 8009dac:	43db      	mvns	r3, r3
 8009dae:	ea02 0103 	and.w	r1, r2, r3
 8009db2:	68bb      	ldr	r3, [r7, #8]
 8009db4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	f003 0310 	and.w	r3, r3, #16
 8009dbc:	409a      	lsls	r2, r3
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	430a      	orrs	r2, r1
 8009dc4:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	f003 0310 	and.w	r3, r3, #16
 8009dd2:	21ff      	movs	r1, #255	; 0xff
 8009dd4:	fa01 f303 	lsl.w	r3, r1, r3
 8009dd8:	43db      	mvns	r3, r3
 8009dda:	ea02 0103 	and.w	r1, r2, r3
 8009dde:	68bb      	ldr	r3, [r7, #8]
 8009de0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	f003 0310 	and.w	r3, r3, #16
 8009de8:	409a      	lsls	r2, r3
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	430a      	orrs	r2, r1
 8009df0:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8009df2:	68bb      	ldr	r3, [r7, #8]
 8009df4:	69db      	ldr	r3, [r3, #28]
 8009df6:	2b01      	cmp	r3, #1
 8009df8:	d11d      	bne.n	8009e36 <HAL_DAC_ConfigChannel+0x15e>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e00:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	f003 0310 	and.w	r3, r3, #16
 8009e08:	221f      	movs	r2, #31
 8009e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8009e0e:	43db      	mvns	r3, r3
 8009e10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009e12:	4013      	ands	r3, r2
 8009e14:	627b      	str	r3, [r7, #36]	; 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8009e16:	68bb      	ldr	r3, [r7, #8]
 8009e18:	6a1b      	ldr	r3, [r3, #32]
 8009e1a:	61bb      	str	r3, [r7, #24]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	f003 0310 	and.w	r3, r3, #16
 8009e22:	69ba      	ldr	r2, [r7, #24]
 8009e24:	fa02 f303 	lsl.w	r3, r2, r3
 8009e28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009e2a:	4313      	orrs	r3, r2
 8009e2c:	627b      	str	r3, [r7, #36]	; 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009e34:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8009e36:	68fb      	ldr	r3, [r7, #12]
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009e3c:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	f003 0310 	and.w	r3, r3, #16
 8009e44:	2207      	movs	r2, #7
 8009e46:	fa02 f303 	lsl.w	r3, r2, r3
 8009e4a:	43db      	mvns	r3, r3
 8009e4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009e4e:	4013      	ands	r3, r2
 8009e50:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if ((sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_EXTERNAL) == DAC_CHIPCONNECT_EXTERNAL)
 8009e52:	68bb      	ldr	r3, [r7, #8]
 8009e54:	699b      	ldr	r3, [r3, #24]
 8009e56:	f003 0301 	and.w	r3, r3, #1
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d002      	beq.n	8009e64 <HAL_DAC_ConfigChannel+0x18c>
  {
    connectOnChip = 0x00000000UL;
 8009e5e:	2300      	movs	r3, #0
 8009e60:	623b      	str	r3, [r7, #32]
 8009e62:	e011      	b.n	8009e88 <HAL_DAC_ConfigChannel+0x1b0>
  }
  else if ((sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_INTERNAL) == DAC_CHIPCONNECT_INTERNAL)
 8009e64:	68bb      	ldr	r3, [r7, #8]
 8009e66:	699b      	ldr	r3, [r3, #24]
 8009e68:	f003 0302 	and.w	r3, r3, #2
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	d002      	beq.n	8009e76 <HAL_DAC_ConfigChannel+0x19e>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8009e70:	2301      	movs	r3, #1
 8009e72:	623b      	str	r3, [r7, #32]
 8009e74:	e008      	b.n	8009e88 <HAL_DAC_ConfigChannel+0x1b0>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_BOTH) == DAC_CHIPCONNECT_BOTH */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8009e76:	68bb      	ldr	r3, [r7, #8]
 8009e78:	695b      	ldr	r3, [r3, #20]
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d102      	bne.n	8009e84 <HAL_DAC_ConfigChannel+0x1ac>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8009e7e:	2301      	movs	r3, #1
 8009e80:	623b      	str	r3, [r7, #32]
 8009e82:	e001      	b.n	8009e88 <HAL_DAC_ConfigChannel+0x1b0>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8009e84:	2300      	movs	r3, #0
 8009e86:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8009e88:	68bb      	ldr	r3, [r7, #8]
 8009e8a:	689a      	ldr	r2, [r3, #8]
 8009e8c:	68bb      	ldr	r3, [r7, #8]
 8009e8e:	695b      	ldr	r3, [r3, #20]
 8009e90:	4313      	orrs	r3, r2
 8009e92:	6a3a      	ldr	r2, [r7, #32]
 8009e94:	4313      	orrs	r3, r2
 8009e96:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	f003 0310 	and.w	r3, r3, #16
 8009e9e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8009ea6:	43db      	mvns	r3, r3
 8009ea8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009eaa:	4013      	ands	r3, r2
 8009eac:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8009eae:	68bb      	ldr	r3, [r7, #8]
 8009eb0:	791b      	ldrb	r3, [r3, #4]
 8009eb2:	2b01      	cmp	r3, #1
 8009eb4:	d102      	bne.n	8009ebc <HAL_DAC_ConfigChannel+0x1e4>
 8009eb6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009eba:	e000      	b.n	8009ebe <HAL_DAC_ConfigChannel+0x1e6>
 8009ebc:	2300      	movs	r3, #0
 8009ebe:	69ba      	ldr	r2, [r7, #24]
 8009ec0:	4313      	orrs	r3, r2
 8009ec2:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	f003 0310 	and.w	r3, r3, #16
 8009eca:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009ece:	fa02 f303 	lsl.w	r3, r2, r3
 8009ed2:	43db      	mvns	r3, r3
 8009ed4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009ed6:	4013      	ands	r3, r2
 8009ed8:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8009eda:	68bb      	ldr	r3, [r7, #8]
 8009edc:	795b      	ldrb	r3, [r3, #5]
 8009ede:	2b01      	cmp	r3, #1
 8009ee0:	d102      	bne.n	8009ee8 <HAL_DAC_ConfigChannel+0x210>
 8009ee2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009ee6:	e000      	b.n	8009eea <HAL_DAC_ConfigChannel+0x212>
 8009ee8:	2300      	movs	r3, #0
 8009eea:	69ba      	ldr	r2, [r7, #24]
 8009eec:	4313      	orrs	r3, r2
 8009eee:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8009ef0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ef2:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8009ef6:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8009ef8:	68bb      	ldr	r3, [r7, #8]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	2b02      	cmp	r3, #2
 8009efe:	d114      	bne.n	8009f2a <HAL_DAC_ConfigChannel+0x252>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8009f00:	f001 fbc2 	bl	800b688 <HAL_RCC_GetHCLKFreq>
 8009f04:	6178      	str	r0, [r7, #20]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8009f06:	697b      	ldr	r3, [r7, #20]
 8009f08:	4a47      	ldr	r2, [pc, #284]	; (800a028 <HAL_DAC_ConfigChannel+0x350>)
 8009f0a:	4293      	cmp	r3, r2
 8009f0c:	d904      	bls.n	8009f18 <HAL_DAC_ConfigChannel+0x240>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8009f0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f10:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009f14:	627b      	str	r3, [r7, #36]	; 0x24
 8009f16:	e00d      	b.n	8009f34 <HAL_DAC_ConfigChannel+0x25c>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8009f18:	697b      	ldr	r3, [r7, #20]
 8009f1a:	4a44      	ldr	r2, [pc, #272]	; (800a02c <HAL_DAC_ConfigChannel+0x354>)
 8009f1c:	4293      	cmp	r3, r2
 8009f1e:	d909      	bls.n	8009f34 <HAL_DAC_ConfigChannel+0x25c>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8009f20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f22:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009f26:	627b      	str	r3, [r7, #36]	; 0x24
 8009f28:	e004      	b.n	8009f34 <HAL_DAC_ConfigChannel+0x25c>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8009f2a:	68bb      	ldr	r3, [r7, #8]
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009f30:	4313      	orrs	r3, r2
 8009f32:	627b      	str	r3, [r7, #36]	; 0x24
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	f003 0310 	and.w	r3, r3, #16
 8009f3a:	69ba      	ldr	r2, [r7, #24]
 8009f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8009f40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009f42:	4313      	orrs	r3, r2
 8009f44:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009f4c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	6819      	ldr	r1, [r3, #0]
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	f003 0310 	and.w	r3, r3, #16
 8009f5a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8009f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8009f62:	43da      	mvns	r2, r3
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	400a      	ands	r2, r1
 8009f6a:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	f003 0310 	and.w	r3, r3, #16
 8009f7a:	f640 72fe 	movw	r2, #4094	; 0xffe
 8009f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8009f82:	43db      	mvns	r3, r3
 8009f84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009f86:	4013      	ands	r3, r2
 8009f88:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8009f8a:	68bb      	ldr	r3, [r7, #8]
 8009f8c:	68db      	ldr	r3, [r3, #12]
 8009f8e:	61bb      	str	r3, [r7, #24]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	f003 0310 	and.w	r3, r3, #16
 8009f96:	69ba      	ldr	r2, [r7, #24]
 8009f98:	fa02 f303 	lsl.w	r3, r2, r3
 8009f9c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009f9e:	4313      	orrs	r3, r2
 8009fa0:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009fa8:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	6819      	ldr	r1, [r3, #0]
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	f003 0310 	and.w	r3, r3, #16
 8009fb6:	22c0      	movs	r2, #192	; 0xc0
 8009fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8009fbc:	43da      	mvns	r2, r3
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	400a      	ands	r2, r1
 8009fc4:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8009fc6:	68bb      	ldr	r3, [r7, #8]
 8009fc8:	68db      	ldr	r3, [r3, #12]
 8009fca:	089b      	lsrs	r3, r3, #2
 8009fcc:	f003 030f 	and.w	r3, r3, #15
 8009fd0:	61bb      	str	r3, [r7, #24]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8009fd2:	68bb      	ldr	r3, [r7, #8]
 8009fd4:	691b      	ldr	r3, [r3, #16]
 8009fd6:	089b      	lsrs	r3, r3, #2
 8009fd8:	021b      	lsls	r3, r3, #8
 8009fda:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8009fde:	69ba      	ldr	r2, [r7, #24]
 8009fe0:	4313      	orrs	r3, r2
 8009fe2:	61bb      	str	r3, [r7, #24]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	f003 0310 	and.w	r3, r3, #16
 8009ff0:	f640 710f 	movw	r1, #3855	; 0xf0f
 8009ff4:	fa01 f303 	lsl.w	r3, r1, r3
 8009ff8:	43db      	mvns	r3, r3
 8009ffa:	ea02 0103 	and.w	r1, r2, r3
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	f003 0310 	and.w	r3, r3, #16
 800a004:	69ba      	ldr	r2, [r7, #24]
 800a006:	409a      	lsls	r2, r3
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	430a      	orrs	r2, r1
 800a00e:	661a      	str	r2, [r3, #96]	; 0x60
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	2201      	movs	r2, #1
 800a014:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	2200      	movs	r2, #0
 800a01a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800a01c:	2300      	movs	r3, #0
}
 800a01e:	4618      	mov	r0, r3
 800a020:	3728      	adds	r7, #40	; 0x28
 800a022:	46bd      	mov	sp, r7
 800a024:	bd80      	pop	{r7, pc}
 800a026:	bf00      	nop
 800a028:	09896800 	.word	0x09896800
 800a02c:	04c4b400 	.word	0x04c4b400

0800a030 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800a030:	b580      	push	{r7, lr}
 800a032:	b084      	sub	sp, #16
 800a034:	af00      	add	r7, sp, #0
 800a036:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a03c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 800a03e:	68f8      	ldr	r0, [r7, #12]
 800a040:	f7ff fe16 	bl	8009c70 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	2201      	movs	r2, #1
 800a048:	711a      	strb	r2, [r3, #4]
}
 800a04a:	bf00      	nop
 800a04c:	3710      	adds	r7, #16
 800a04e:	46bd      	mov	sp, r7
 800a050:	bd80      	pop	{r7, pc}

0800a052 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800a052:	b580      	push	{r7, lr}
 800a054:	b084      	sub	sp, #16
 800a056:	af00      	add	r7, sp, #0
 800a058:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a05e:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 800a060:	68f8      	ldr	r0, [r7, #12]
 800a062:	f7ff fe0f 	bl	8009c84 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800a066:	bf00      	nop
 800a068:	3710      	adds	r7, #16
 800a06a:	46bd      	mov	sp, r7
 800a06c:	bd80      	pop	{r7, pc}

0800a06e <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 800a06e:	b580      	push	{r7, lr}
 800a070:	b084      	sub	sp, #16
 800a072:	af00      	add	r7, sp, #0
 800a074:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a07a:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800a07c:	68fb      	ldr	r3, [r7, #12]
 800a07e:	691b      	ldr	r3, [r3, #16]
 800a080:	f043 0204 	orr.w	r2, r3, #4
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 800a088:	68f8      	ldr	r0, [r7, #12]
 800a08a:	f7ff fe05 	bl	8009c98 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	2201      	movs	r2, #1
 800a092:	711a      	strb	r2, [r3, #4]
}
 800a094:	bf00      	nop
 800a096:	3710      	adds	r7, #16
 800a098:	46bd      	mov	sp, r7
 800a09a:	bd80      	pop	{r7, pc}

0800a09c <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800a09c:	b480      	push	{r7}
 800a09e:	b083      	sub	sp, #12
 800a0a0:	af00      	add	r7, sp, #0
 800a0a2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 800a0a4:	bf00      	nop
 800a0a6:	370c      	adds	r7, #12
 800a0a8:	46bd      	mov	sp, r7
 800a0aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ae:	4770      	bx	lr

0800a0b0 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800a0b0:	b480      	push	{r7}
 800a0b2:	b083      	sub	sp, #12
 800a0b4:	af00      	add	r7, sp, #0
 800a0b6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 800a0b8:	bf00      	nop
 800a0ba:	370c      	adds	r7, #12
 800a0bc:	46bd      	mov	sp, r7
 800a0be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0c2:	4770      	bx	lr

0800a0c4 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800a0c4:	b480      	push	{r7}
 800a0c6:	b083      	sub	sp, #12
 800a0c8:	af00      	add	r7, sp, #0
 800a0ca:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 800a0cc:	bf00      	nop
 800a0ce:	370c      	adds	r7, #12
 800a0d0:	46bd      	mov	sp, r7
 800a0d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0d6:	4770      	bx	lr

0800a0d8 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800a0d8:	b580      	push	{r7, lr}
 800a0da:	b084      	sub	sp, #16
 800a0dc:	af00      	add	r7, sp, #0
 800a0de:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a0e4:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 800a0e6:	68f8      	ldr	r0, [r7, #12]
 800a0e8:	f7ff ffd8 	bl	800a09c <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	2201      	movs	r2, #1
 800a0f0:	711a      	strb	r2, [r3, #4]
}
 800a0f2:	bf00      	nop
 800a0f4:	3710      	adds	r7, #16
 800a0f6:	46bd      	mov	sp, r7
 800a0f8:	bd80      	pop	{r7, pc}

0800a0fa <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800a0fa:	b580      	push	{r7, lr}
 800a0fc:	b084      	sub	sp, #16
 800a0fe:	af00      	add	r7, sp, #0
 800a100:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a106:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 800a108:	68f8      	ldr	r0, [r7, #12]
 800a10a:	f7ff ffd1 	bl	800a0b0 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800a10e:	bf00      	nop
 800a110:	3710      	adds	r7, #16
 800a112:	46bd      	mov	sp, r7
 800a114:	bd80      	pop	{r7, pc}

0800a116 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 800a116:	b580      	push	{r7, lr}
 800a118:	b084      	sub	sp, #16
 800a11a:	af00      	add	r7, sp, #0
 800a11c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a122:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	691b      	ldr	r3, [r3, #16]
 800a128:	f043 0204 	orr.w	r2, r3, #4
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 800a130:	68f8      	ldr	r0, [r7, #12]
 800a132:	f7ff ffc7 	bl	800a0c4 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	2201      	movs	r2, #1
 800a13a:	711a      	strb	r2, [r3, #4]
}
 800a13c:	bf00      	nop
 800a13e:	3710      	adds	r7, #16
 800a140:	46bd      	mov	sp, r7
 800a142:	bd80      	pop	{r7, pc}

0800a144 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800a144:	b580      	push	{r7, lr}
 800a146:	b084      	sub	sp, #16
 800a148:	af00      	add	r7, sp, #0
 800a14a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d101      	bne.n	800a156 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800a152:	2301      	movs	r3, #1
 800a154:	e08d      	b.n	800a272 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	461a      	mov	r2, r3
 800a15c:	4b47      	ldr	r3, [pc, #284]	; (800a27c <HAL_DMA_Init+0x138>)
 800a15e:	429a      	cmp	r2, r3
 800a160:	d80f      	bhi.n	800a182 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	461a      	mov	r2, r3
 800a168:	4b45      	ldr	r3, [pc, #276]	; (800a280 <HAL_DMA_Init+0x13c>)
 800a16a:	4413      	add	r3, r2
 800a16c:	4a45      	ldr	r2, [pc, #276]	; (800a284 <HAL_DMA_Init+0x140>)
 800a16e:	fba2 2303 	umull	r2, r3, r2, r3
 800a172:	091b      	lsrs	r3, r3, #4
 800a174:	009a      	lsls	r2, r3, #2
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	4a42      	ldr	r2, [pc, #264]	; (800a288 <HAL_DMA_Init+0x144>)
 800a17e:	641a      	str	r2, [r3, #64]	; 0x40
 800a180:	e00e      	b.n	800a1a0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	461a      	mov	r2, r3
 800a188:	4b40      	ldr	r3, [pc, #256]	; (800a28c <HAL_DMA_Init+0x148>)
 800a18a:	4413      	add	r3, r2
 800a18c:	4a3d      	ldr	r2, [pc, #244]	; (800a284 <HAL_DMA_Init+0x140>)
 800a18e:	fba2 2303 	umull	r2, r3, r2, r3
 800a192:	091b      	lsrs	r3, r3, #4
 800a194:	009a      	lsls	r2, r3, #2
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	4a3c      	ldr	r2, [pc, #240]	; (800a290 <HAL_DMA_Init+0x14c>)
 800a19e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	2202      	movs	r2, #2
 800a1a4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800a1b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a1ba:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800a1c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	691b      	ldr	r3, [r3, #16]
 800a1ca:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a1d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	699b      	ldr	r3, [r3, #24]
 800a1d6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a1dc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	6a1b      	ldr	r3, [r3, #32]
 800a1e2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800a1e4:	68fa      	ldr	r2, [r7, #12]
 800a1e6:	4313      	orrs	r3, r2
 800a1e8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	68fa      	ldr	r2, [r7, #12]
 800a1f0:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800a1f2:	6878      	ldr	r0, [r7, #4]
 800a1f4:	f000 fa10 	bl	800a618 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	689b      	ldr	r3, [r3, #8]
 800a1fc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a200:	d102      	bne.n	800a208 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	2200      	movs	r2, #0
 800a206:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	685a      	ldr	r2, [r3, #4]
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a210:	b2d2      	uxtb	r2, r2
 800a212:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a218:	687a      	ldr	r2, [r7, #4]
 800a21a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800a21c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	685b      	ldr	r3, [r3, #4]
 800a222:	2b00      	cmp	r3, #0
 800a224:	d010      	beq.n	800a248 <HAL_DMA_Init+0x104>
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	685b      	ldr	r3, [r3, #4]
 800a22a:	2b04      	cmp	r3, #4
 800a22c:	d80c      	bhi.n	800a248 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800a22e:	6878      	ldr	r0, [r7, #4]
 800a230:	f000 fa30 	bl	800a694 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a238:	2200      	movs	r2, #0
 800a23a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a240:	687a      	ldr	r2, [r7, #4]
 800a242:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800a244:	605a      	str	r2, [r3, #4]
 800a246:	e008      	b.n	800a25a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	2200      	movs	r2, #0
 800a24c:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	2200      	movs	r2, #0
 800a252:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	2200      	movs	r2, #0
 800a258:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	2200      	movs	r2, #0
 800a25e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	2201      	movs	r2, #1
 800a264:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	2200      	movs	r2, #0
 800a26c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800a270:	2300      	movs	r3, #0
}
 800a272:	4618      	mov	r0, r3
 800a274:	3710      	adds	r7, #16
 800a276:	46bd      	mov	sp, r7
 800a278:	bd80      	pop	{r7, pc}
 800a27a:	bf00      	nop
 800a27c:	40020407 	.word	0x40020407
 800a280:	bffdfff8 	.word	0xbffdfff8
 800a284:	cccccccd 	.word	0xcccccccd
 800a288:	40020000 	.word	0x40020000
 800a28c:	bffdfbf8 	.word	0xbffdfbf8
 800a290:	40020400 	.word	0x40020400

0800a294 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800a294:	b580      	push	{r7, lr}
 800a296:	b086      	sub	sp, #24
 800a298:	af00      	add	r7, sp, #0
 800a29a:	60f8      	str	r0, [r7, #12]
 800a29c:	60b9      	str	r1, [r7, #8]
 800a29e:	607a      	str	r2, [r7, #4]
 800a2a0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a2a2:	2300      	movs	r3, #0
 800a2a4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800a2ac:	2b01      	cmp	r3, #1
 800a2ae:	d101      	bne.n	800a2b4 <HAL_DMA_Start_IT+0x20>
 800a2b0:	2302      	movs	r3, #2
 800a2b2:	e066      	b.n	800a382 <HAL_DMA_Start_IT+0xee>
 800a2b4:	68fb      	ldr	r3, [r7, #12]
 800a2b6:	2201      	movs	r2, #1
 800a2b8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800a2bc:	68fb      	ldr	r3, [r7, #12]
 800a2be:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800a2c2:	b2db      	uxtb	r3, r3
 800a2c4:	2b01      	cmp	r3, #1
 800a2c6:	d155      	bne.n	800a374 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	2202      	movs	r2, #2
 800a2cc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	2200      	movs	r2, #0
 800a2d4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	681a      	ldr	r2, [r3, #0]
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	f022 0201 	bic.w	r2, r2, #1
 800a2e4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800a2e6:	683b      	ldr	r3, [r7, #0]
 800a2e8:	687a      	ldr	r2, [r7, #4]
 800a2ea:	68b9      	ldr	r1, [r7, #8]
 800a2ec:	68f8      	ldr	r0, [r7, #12]
 800a2ee:	f000 f954 	bl	800a59a <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d008      	beq.n	800a30c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	681a      	ldr	r2, [r3, #0]
 800a300:	68fb      	ldr	r3, [r7, #12]
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	f042 020e 	orr.w	r2, r2, #14
 800a308:	601a      	str	r2, [r3, #0]
 800a30a:	e00f      	b.n	800a32c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	681a      	ldr	r2, [r3, #0]
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	f022 0204 	bic.w	r2, r2, #4
 800a31a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	681a      	ldr	r2, [r3, #0]
 800a322:	68fb      	ldr	r3, [r7, #12]
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	f042 020a 	orr.w	r2, r2, #10
 800a32a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a336:	2b00      	cmp	r3, #0
 800a338:	d007      	beq.n	800a34a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a33e:	681a      	ldr	r2, [r3, #0]
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a344:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a348:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d007      	beq.n	800a362 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a356:	681a      	ldr	r2, [r3, #0]
 800a358:	68fb      	ldr	r3, [r7, #12]
 800a35a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a35c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a360:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	681a      	ldr	r2, [r3, #0]
 800a368:	68fb      	ldr	r3, [r7, #12]
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	f042 0201 	orr.w	r2, r2, #1
 800a370:	601a      	str	r2, [r3, #0]
 800a372:	e005      	b.n	800a380 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	2200      	movs	r2, #0
 800a378:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800a37c:	2302      	movs	r3, #2
 800a37e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800a380:	7dfb      	ldrb	r3, [r7, #23]
}
 800a382:	4618      	mov	r0, r3
 800a384:	3718      	adds	r7, #24
 800a386:	46bd      	mov	sp, r7
 800a388:	bd80      	pop	{r7, pc}

0800a38a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800a38a:	b480      	push	{r7}
 800a38c:	b085      	sub	sp, #20
 800a38e:	af00      	add	r7, sp, #0
 800a390:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a392:	2300      	movs	r3, #0
 800a394:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800a39c:	b2db      	uxtb	r3, r3
 800a39e:	2b02      	cmp	r3, #2
 800a3a0:	d005      	beq.n	800a3ae <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	2204      	movs	r2, #4
 800a3a6:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800a3a8:	2301      	movs	r3, #1
 800a3aa:	73fb      	strb	r3, [r7, #15]
 800a3ac:	e037      	b.n	800a41e <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	681a      	ldr	r2, [r3, #0]
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	f022 020e 	bic.w	r2, r2, #14
 800a3bc:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a3c2:	681a      	ldr	r2, [r3, #0]
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a3c8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a3cc:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	681a      	ldr	r2, [r3, #0]
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	f022 0201 	bic.w	r2, r2, #1
 800a3dc:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a3e2:	f003 021f 	and.w	r2, r3, #31
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a3ea:	2101      	movs	r1, #1
 800a3ec:	fa01 f202 	lsl.w	r2, r1, r2
 800a3f0:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a3f6:	687a      	ldr	r2, [r7, #4]
 800a3f8:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800a3fa:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a400:	2b00      	cmp	r3, #0
 800a402:	d00c      	beq.n	800a41e <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a408:	681a      	ldr	r2, [r3, #0]
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a40e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a412:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a418:	687a      	ldr	r2, [r7, #4]
 800a41a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800a41c:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	2201      	movs	r2, #1
 800a422:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	2200      	movs	r2, #0
 800a42a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 800a42e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a430:	4618      	mov	r0, r3
 800a432:	3714      	adds	r7, #20
 800a434:	46bd      	mov	sp, r7
 800a436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a43a:	4770      	bx	lr

0800a43c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800a43c:	b580      	push	{r7, lr}
 800a43e:	b084      	sub	sp, #16
 800a440:	af00      	add	r7, sp, #0
 800a442:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a458:	f003 031f 	and.w	r3, r3, #31
 800a45c:	2204      	movs	r2, #4
 800a45e:	409a      	lsls	r2, r3
 800a460:	68fb      	ldr	r3, [r7, #12]
 800a462:	4013      	ands	r3, r2
 800a464:	2b00      	cmp	r3, #0
 800a466:	d026      	beq.n	800a4b6 <HAL_DMA_IRQHandler+0x7a>
 800a468:	68bb      	ldr	r3, [r7, #8]
 800a46a:	f003 0304 	and.w	r3, r3, #4
 800a46e:	2b00      	cmp	r3, #0
 800a470:	d021      	beq.n	800a4b6 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	681b      	ldr	r3, [r3, #0]
 800a478:	f003 0320 	and.w	r3, r3, #32
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	d107      	bne.n	800a490 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	681a      	ldr	r2, [r3, #0]
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	f022 0204 	bic.w	r2, r2, #4
 800a48e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a494:	f003 021f 	and.w	r2, r3, #31
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a49c:	2104      	movs	r1, #4
 800a49e:	fa01 f202 	lsl.w	r2, r1, r2
 800a4a2:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	d071      	beq.n	800a590 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a4b0:	6878      	ldr	r0, [r7, #4]
 800a4b2:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800a4b4:	e06c      	b.n	800a590 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a4ba:	f003 031f 	and.w	r3, r3, #31
 800a4be:	2202      	movs	r2, #2
 800a4c0:	409a      	lsls	r2, r3
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	4013      	ands	r3, r2
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d02e      	beq.n	800a528 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800a4ca:	68bb      	ldr	r3, [r7, #8]
 800a4cc:	f003 0302 	and.w	r3, r3, #2
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d029      	beq.n	800a528 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	f003 0320 	and.w	r3, r3, #32
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d10b      	bne.n	800a4fa <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	681a      	ldr	r2, [r3, #0]
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	f022 020a 	bic.w	r2, r2, #10
 800a4f0:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	2201      	movs	r2, #1
 800a4f6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a4fe:	f003 021f 	and.w	r2, r3, #31
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a506:	2102      	movs	r1, #2
 800a508:	fa01 f202 	lsl.w	r2, r1, r2
 800a50c:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	2200      	movs	r2, #0
 800a512:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d038      	beq.n	800a590 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a522:	6878      	ldr	r0, [r7, #4]
 800a524:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800a526:	e033      	b.n	800a590 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a52c:	f003 031f 	and.w	r3, r3, #31
 800a530:	2208      	movs	r2, #8
 800a532:	409a      	lsls	r2, r3
 800a534:	68fb      	ldr	r3, [r7, #12]
 800a536:	4013      	ands	r3, r2
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d02a      	beq.n	800a592 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800a53c:	68bb      	ldr	r3, [r7, #8]
 800a53e:	f003 0308 	and.w	r3, r3, #8
 800a542:	2b00      	cmp	r3, #0
 800a544:	d025      	beq.n	800a592 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	681a      	ldr	r2, [r3, #0]
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	f022 020e 	bic.w	r2, r2, #14
 800a554:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a55a:	f003 021f 	and.w	r2, r3, #31
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a562:	2101      	movs	r1, #1
 800a564:	fa01 f202 	lsl.w	r2, r1, r2
 800a568:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	2201      	movs	r2, #1
 800a56e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	2201      	movs	r2, #1
 800a574:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	2200      	movs	r2, #0
 800a57c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a584:	2b00      	cmp	r3, #0
 800a586:	d004      	beq.n	800a592 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a58c:	6878      	ldr	r0, [r7, #4]
 800a58e:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800a590:	bf00      	nop
 800a592:	bf00      	nop
}
 800a594:	3710      	adds	r7, #16
 800a596:	46bd      	mov	sp, r7
 800a598:	bd80      	pop	{r7, pc}

0800a59a <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800a59a:	b480      	push	{r7}
 800a59c:	b085      	sub	sp, #20
 800a59e:	af00      	add	r7, sp, #0
 800a5a0:	60f8      	str	r0, [r7, #12]
 800a5a2:	60b9      	str	r1, [r7, #8]
 800a5a4:	607a      	str	r2, [r7, #4]
 800a5a6:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a5a8:	68fb      	ldr	r3, [r7, #12]
 800a5aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a5ac:	68fa      	ldr	r2, [r7, #12]
 800a5ae:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800a5b0:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	d004      	beq.n	800a5c4 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a5be:	68fa      	ldr	r2, [r7, #12]
 800a5c0:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800a5c2:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a5c8:	f003 021f 	and.w	r2, r3, #31
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5d0:	2101      	movs	r1, #1
 800a5d2:	fa01 f202 	lsl.w	r2, r1, r2
 800a5d6:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800a5d8:	68fb      	ldr	r3, [r7, #12]
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	683a      	ldr	r2, [r7, #0]
 800a5de:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800a5e0:	68fb      	ldr	r3, [r7, #12]
 800a5e2:	689b      	ldr	r3, [r3, #8]
 800a5e4:	2b10      	cmp	r3, #16
 800a5e6:	d108      	bne.n	800a5fa <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	687a      	ldr	r2, [r7, #4]
 800a5ee:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	68ba      	ldr	r2, [r7, #8]
 800a5f6:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800a5f8:	e007      	b.n	800a60a <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800a5fa:	68fb      	ldr	r3, [r7, #12]
 800a5fc:	681b      	ldr	r3, [r3, #0]
 800a5fe:	68ba      	ldr	r2, [r7, #8]
 800a600:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	687a      	ldr	r2, [r7, #4]
 800a608:	60da      	str	r2, [r3, #12]
}
 800a60a:	bf00      	nop
 800a60c:	3714      	adds	r7, #20
 800a60e:	46bd      	mov	sp, r7
 800a610:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a614:	4770      	bx	lr
	...

0800a618 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800a618:	b480      	push	{r7}
 800a61a:	b087      	sub	sp, #28
 800a61c:	af00      	add	r7, sp, #0
 800a61e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	461a      	mov	r2, r3
 800a626:	4b16      	ldr	r3, [pc, #88]	; (800a680 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800a628:	429a      	cmp	r2, r3
 800a62a:	d802      	bhi.n	800a632 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800a62c:	4b15      	ldr	r3, [pc, #84]	; (800a684 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800a62e:	617b      	str	r3, [r7, #20]
 800a630:	e001      	b.n	800a636 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800a632:	4b15      	ldr	r3, [pc, #84]	; (800a688 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800a634:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800a636:	697b      	ldr	r3, [r7, #20]
 800a638:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	b2db      	uxtb	r3, r3
 800a640:	3b08      	subs	r3, #8
 800a642:	4a12      	ldr	r2, [pc, #72]	; (800a68c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800a644:	fba2 2303 	umull	r2, r3, r2, r3
 800a648:	091b      	lsrs	r3, r3, #4
 800a64a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a650:	089b      	lsrs	r3, r3, #2
 800a652:	009a      	lsls	r2, r3, #2
 800a654:	693b      	ldr	r3, [r7, #16]
 800a656:	4413      	add	r3, r2
 800a658:	461a      	mov	r2, r3
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	4a0b      	ldr	r2, [pc, #44]	; (800a690 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800a662:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	f003 031f 	and.w	r3, r3, #31
 800a66a:	2201      	movs	r2, #1
 800a66c:	409a      	lsls	r2, r3
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	651a      	str	r2, [r3, #80]	; 0x50
}
 800a672:	bf00      	nop
 800a674:	371c      	adds	r7, #28
 800a676:	46bd      	mov	sp, r7
 800a678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a67c:	4770      	bx	lr
 800a67e:	bf00      	nop
 800a680:	40020407 	.word	0x40020407
 800a684:	40020800 	.word	0x40020800
 800a688:	40020820 	.word	0x40020820
 800a68c:	cccccccd 	.word	0xcccccccd
 800a690:	40020880 	.word	0x40020880

0800a694 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800a694:	b480      	push	{r7}
 800a696:	b085      	sub	sp, #20
 800a698:	af00      	add	r7, sp, #0
 800a69a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	685b      	ldr	r3, [r3, #4]
 800a6a0:	b2db      	uxtb	r3, r3
 800a6a2:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800a6a4:	68fa      	ldr	r2, [r7, #12]
 800a6a6:	4b0b      	ldr	r3, [pc, #44]	; (800a6d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800a6a8:	4413      	add	r3, r2
 800a6aa:	009b      	lsls	r3, r3, #2
 800a6ac:	461a      	mov	r2, r3
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	4a08      	ldr	r2, [pc, #32]	; (800a6d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800a6b6:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800a6b8:	68fb      	ldr	r3, [r7, #12]
 800a6ba:	3b01      	subs	r3, #1
 800a6bc:	f003 031f 	and.w	r3, r3, #31
 800a6c0:	2201      	movs	r2, #1
 800a6c2:	409a      	lsls	r2, r3
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	65da      	str	r2, [r3, #92]	; 0x5c
}
 800a6c8:	bf00      	nop
 800a6ca:	3714      	adds	r7, #20
 800a6cc:	46bd      	mov	sp, r7
 800a6ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6d2:	4770      	bx	lr
 800a6d4:	1000823f 	.word	0x1000823f
 800a6d8:	40020940 	.word	0x40020940

0800a6dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800a6dc:	b480      	push	{r7}
 800a6de:	b087      	sub	sp, #28
 800a6e0:	af00      	add	r7, sp, #0
 800a6e2:	6078      	str	r0, [r7, #4]
 800a6e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800a6e6:	2300      	movs	r3, #0
 800a6e8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800a6ea:	e15a      	b.n	800a9a2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800a6ec:	683b      	ldr	r3, [r7, #0]
 800a6ee:	681a      	ldr	r2, [r3, #0]
 800a6f0:	2101      	movs	r1, #1
 800a6f2:	697b      	ldr	r3, [r7, #20]
 800a6f4:	fa01 f303 	lsl.w	r3, r1, r3
 800a6f8:	4013      	ands	r3, r2
 800a6fa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800a6fc:	68fb      	ldr	r3, [r7, #12]
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	f000 814c 	beq.w	800a99c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800a704:	683b      	ldr	r3, [r7, #0]
 800a706:	685b      	ldr	r3, [r3, #4]
 800a708:	2b01      	cmp	r3, #1
 800a70a:	d00b      	beq.n	800a724 <HAL_GPIO_Init+0x48>
 800a70c:	683b      	ldr	r3, [r7, #0]
 800a70e:	685b      	ldr	r3, [r3, #4]
 800a710:	2b02      	cmp	r3, #2
 800a712:	d007      	beq.n	800a724 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800a714:	683b      	ldr	r3, [r7, #0]
 800a716:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800a718:	2b11      	cmp	r3, #17
 800a71a:	d003      	beq.n	800a724 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800a71c:	683b      	ldr	r3, [r7, #0]
 800a71e:	685b      	ldr	r3, [r3, #4]
 800a720:	2b12      	cmp	r3, #18
 800a722:	d130      	bne.n	800a786 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	689b      	ldr	r3, [r3, #8]
 800a728:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800a72a:	697b      	ldr	r3, [r7, #20]
 800a72c:	005b      	lsls	r3, r3, #1
 800a72e:	2203      	movs	r2, #3
 800a730:	fa02 f303 	lsl.w	r3, r2, r3
 800a734:	43db      	mvns	r3, r3
 800a736:	693a      	ldr	r2, [r7, #16]
 800a738:	4013      	ands	r3, r2
 800a73a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800a73c:	683b      	ldr	r3, [r7, #0]
 800a73e:	68da      	ldr	r2, [r3, #12]
 800a740:	697b      	ldr	r3, [r7, #20]
 800a742:	005b      	lsls	r3, r3, #1
 800a744:	fa02 f303 	lsl.w	r3, r2, r3
 800a748:	693a      	ldr	r2, [r7, #16]
 800a74a:	4313      	orrs	r3, r2
 800a74c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	693a      	ldr	r2, [r7, #16]
 800a752:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	685b      	ldr	r3, [r3, #4]
 800a758:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800a75a:	2201      	movs	r2, #1
 800a75c:	697b      	ldr	r3, [r7, #20]
 800a75e:	fa02 f303 	lsl.w	r3, r2, r3
 800a762:	43db      	mvns	r3, r3
 800a764:	693a      	ldr	r2, [r7, #16]
 800a766:	4013      	ands	r3, r2
 800a768:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800a76a:	683b      	ldr	r3, [r7, #0]
 800a76c:	685b      	ldr	r3, [r3, #4]
 800a76e:	091b      	lsrs	r3, r3, #4
 800a770:	f003 0201 	and.w	r2, r3, #1
 800a774:	697b      	ldr	r3, [r7, #20]
 800a776:	fa02 f303 	lsl.w	r3, r2, r3
 800a77a:	693a      	ldr	r2, [r7, #16]
 800a77c:	4313      	orrs	r3, r2
 800a77e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	693a      	ldr	r2, [r7, #16]
 800a784:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	68db      	ldr	r3, [r3, #12]
 800a78a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800a78c:	697b      	ldr	r3, [r7, #20]
 800a78e:	005b      	lsls	r3, r3, #1
 800a790:	2203      	movs	r2, #3
 800a792:	fa02 f303 	lsl.w	r3, r2, r3
 800a796:	43db      	mvns	r3, r3
 800a798:	693a      	ldr	r2, [r7, #16]
 800a79a:	4013      	ands	r3, r2
 800a79c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800a79e:	683b      	ldr	r3, [r7, #0]
 800a7a0:	689a      	ldr	r2, [r3, #8]
 800a7a2:	697b      	ldr	r3, [r7, #20]
 800a7a4:	005b      	lsls	r3, r3, #1
 800a7a6:	fa02 f303 	lsl.w	r3, r2, r3
 800a7aa:	693a      	ldr	r2, [r7, #16]
 800a7ac:	4313      	orrs	r3, r2
 800a7ae:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	693a      	ldr	r2, [r7, #16]
 800a7b4:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800a7b6:	683b      	ldr	r3, [r7, #0]
 800a7b8:	685b      	ldr	r3, [r3, #4]
 800a7ba:	2b02      	cmp	r3, #2
 800a7bc:	d003      	beq.n	800a7c6 <HAL_GPIO_Init+0xea>
 800a7be:	683b      	ldr	r3, [r7, #0]
 800a7c0:	685b      	ldr	r3, [r3, #4]
 800a7c2:	2b12      	cmp	r3, #18
 800a7c4:	d123      	bne.n	800a80e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800a7c6:	697b      	ldr	r3, [r7, #20]
 800a7c8:	08da      	lsrs	r2, r3, #3
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	3208      	adds	r2, #8
 800a7ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a7d2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800a7d4:	697b      	ldr	r3, [r7, #20]
 800a7d6:	f003 0307 	and.w	r3, r3, #7
 800a7da:	009b      	lsls	r3, r3, #2
 800a7dc:	220f      	movs	r2, #15
 800a7de:	fa02 f303 	lsl.w	r3, r2, r3
 800a7e2:	43db      	mvns	r3, r3
 800a7e4:	693a      	ldr	r2, [r7, #16]
 800a7e6:	4013      	ands	r3, r2
 800a7e8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800a7ea:	683b      	ldr	r3, [r7, #0]
 800a7ec:	691a      	ldr	r2, [r3, #16]
 800a7ee:	697b      	ldr	r3, [r7, #20]
 800a7f0:	f003 0307 	and.w	r3, r3, #7
 800a7f4:	009b      	lsls	r3, r3, #2
 800a7f6:	fa02 f303 	lsl.w	r3, r2, r3
 800a7fa:	693a      	ldr	r2, [r7, #16]
 800a7fc:	4313      	orrs	r3, r2
 800a7fe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800a800:	697b      	ldr	r3, [r7, #20]
 800a802:	08da      	lsrs	r2, r3, #3
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	3208      	adds	r2, #8
 800a808:	6939      	ldr	r1, [r7, #16]
 800a80a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800a814:	697b      	ldr	r3, [r7, #20]
 800a816:	005b      	lsls	r3, r3, #1
 800a818:	2203      	movs	r2, #3
 800a81a:	fa02 f303 	lsl.w	r3, r2, r3
 800a81e:	43db      	mvns	r3, r3
 800a820:	693a      	ldr	r2, [r7, #16]
 800a822:	4013      	ands	r3, r2
 800a824:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800a826:	683b      	ldr	r3, [r7, #0]
 800a828:	685b      	ldr	r3, [r3, #4]
 800a82a:	f003 0203 	and.w	r2, r3, #3
 800a82e:	697b      	ldr	r3, [r7, #20]
 800a830:	005b      	lsls	r3, r3, #1
 800a832:	fa02 f303 	lsl.w	r3, r2, r3
 800a836:	693a      	ldr	r2, [r7, #16]
 800a838:	4313      	orrs	r3, r2
 800a83a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	693a      	ldr	r2, [r7, #16]
 800a840:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800a842:	683b      	ldr	r3, [r7, #0]
 800a844:	685b      	ldr	r3, [r3, #4]
 800a846:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a84a:	2b00      	cmp	r3, #0
 800a84c:	f000 80a6 	beq.w	800a99c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a850:	4b5b      	ldr	r3, [pc, #364]	; (800a9c0 <HAL_GPIO_Init+0x2e4>)
 800a852:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a854:	4a5a      	ldr	r2, [pc, #360]	; (800a9c0 <HAL_GPIO_Init+0x2e4>)
 800a856:	f043 0301 	orr.w	r3, r3, #1
 800a85a:	6613      	str	r3, [r2, #96]	; 0x60
 800a85c:	4b58      	ldr	r3, [pc, #352]	; (800a9c0 <HAL_GPIO_Init+0x2e4>)
 800a85e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a860:	f003 0301 	and.w	r3, r3, #1
 800a864:	60bb      	str	r3, [r7, #8]
 800a866:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800a868:	4a56      	ldr	r2, [pc, #344]	; (800a9c4 <HAL_GPIO_Init+0x2e8>)
 800a86a:	697b      	ldr	r3, [r7, #20]
 800a86c:	089b      	lsrs	r3, r3, #2
 800a86e:	3302      	adds	r3, #2
 800a870:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a874:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800a876:	697b      	ldr	r3, [r7, #20]
 800a878:	f003 0303 	and.w	r3, r3, #3
 800a87c:	009b      	lsls	r3, r3, #2
 800a87e:	220f      	movs	r2, #15
 800a880:	fa02 f303 	lsl.w	r3, r2, r3
 800a884:	43db      	mvns	r3, r3
 800a886:	693a      	ldr	r2, [r7, #16]
 800a888:	4013      	ands	r3, r2
 800a88a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800a892:	d01f      	beq.n	800a8d4 <HAL_GPIO_Init+0x1f8>
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	4a4c      	ldr	r2, [pc, #304]	; (800a9c8 <HAL_GPIO_Init+0x2ec>)
 800a898:	4293      	cmp	r3, r2
 800a89a:	d019      	beq.n	800a8d0 <HAL_GPIO_Init+0x1f4>
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	4a4b      	ldr	r2, [pc, #300]	; (800a9cc <HAL_GPIO_Init+0x2f0>)
 800a8a0:	4293      	cmp	r3, r2
 800a8a2:	d013      	beq.n	800a8cc <HAL_GPIO_Init+0x1f0>
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	4a4a      	ldr	r2, [pc, #296]	; (800a9d0 <HAL_GPIO_Init+0x2f4>)
 800a8a8:	4293      	cmp	r3, r2
 800a8aa:	d00d      	beq.n	800a8c8 <HAL_GPIO_Init+0x1ec>
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	4a49      	ldr	r2, [pc, #292]	; (800a9d4 <HAL_GPIO_Init+0x2f8>)
 800a8b0:	4293      	cmp	r3, r2
 800a8b2:	d007      	beq.n	800a8c4 <HAL_GPIO_Init+0x1e8>
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	4a48      	ldr	r2, [pc, #288]	; (800a9d8 <HAL_GPIO_Init+0x2fc>)
 800a8b8:	4293      	cmp	r3, r2
 800a8ba:	d101      	bne.n	800a8c0 <HAL_GPIO_Init+0x1e4>
 800a8bc:	2305      	movs	r3, #5
 800a8be:	e00a      	b.n	800a8d6 <HAL_GPIO_Init+0x1fa>
 800a8c0:	2306      	movs	r3, #6
 800a8c2:	e008      	b.n	800a8d6 <HAL_GPIO_Init+0x1fa>
 800a8c4:	2304      	movs	r3, #4
 800a8c6:	e006      	b.n	800a8d6 <HAL_GPIO_Init+0x1fa>
 800a8c8:	2303      	movs	r3, #3
 800a8ca:	e004      	b.n	800a8d6 <HAL_GPIO_Init+0x1fa>
 800a8cc:	2302      	movs	r3, #2
 800a8ce:	e002      	b.n	800a8d6 <HAL_GPIO_Init+0x1fa>
 800a8d0:	2301      	movs	r3, #1
 800a8d2:	e000      	b.n	800a8d6 <HAL_GPIO_Init+0x1fa>
 800a8d4:	2300      	movs	r3, #0
 800a8d6:	697a      	ldr	r2, [r7, #20]
 800a8d8:	f002 0203 	and.w	r2, r2, #3
 800a8dc:	0092      	lsls	r2, r2, #2
 800a8de:	4093      	lsls	r3, r2
 800a8e0:	693a      	ldr	r2, [r7, #16]
 800a8e2:	4313      	orrs	r3, r2
 800a8e4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800a8e6:	4937      	ldr	r1, [pc, #220]	; (800a9c4 <HAL_GPIO_Init+0x2e8>)
 800a8e8:	697b      	ldr	r3, [r7, #20]
 800a8ea:	089b      	lsrs	r3, r3, #2
 800a8ec:	3302      	adds	r3, #2
 800a8ee:	693a      	ldr	r2, [r7, #16]
 800a8f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800a8f4:	4b39      	ldr	r3, [pc, #228]	; (800a9dc <HAL_GPIO_Init+0x300>)
 800a8f6:	681b      	ldr	r3, [r3, #0]
 800a8f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	43db      	mvns	r3, r3
 800a8fe:	693a      	ldr	r2, [r7, #16]
 800a900:	4013      	ands	r3, r2
 800a902:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800a904:	683b      	ldr	r3, [r7, #0]
 800a906:	685b      	ldr	r3, [r3, #4]
 800a908:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	d003      	beq.n	800a918 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800a910:	693a      	ldr	r2, [r7, #16]
 800a912:	68fb      	ldr	r3, [r7, #12]
 800a914:	4313      	orrs	r3, r2
 800a916:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800a918:	4a30      	ldr	r2, [pc, #192]	; (800a9dc <HAL_GPIO_Init+0x300>)
 800a91a:	693b      	ldr	r3, [r7, #16]
 800a91c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 800a91e:	4b2f      	ldr	r3, [pc, #188]	; (800a9dc <HAL_GPIO_Init+0x300>)
 800a920:	685b      	ldr	r3, [r3, #4]
 800a922:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a924:	68fb      	ldr	r3, [r7, #12]
 800a926:	43db      	mvns	r3, r3
 800a928:	693a      	ldr	r2, [r7, #16]
 800a92a:	4013      	ands	r3, r2
 800a92c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800a92e:	683b      	ldr	r3, [r7, #0]
 800a930:	685b      	ldr	r3, [r3, #4]
 800a932:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a936:	2b00      	cmp	r3, #0
 800a938:	d003      	beq.n	800a942 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800a93a:	693a      	ldr	r2, [r7, #16]
 800a93c:	68fb      	ldr	r3, [r7, #12]
 800a93e:	4313      	orrs	r3, r2
 800a940:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800a942:	4a26      	ldr	r2, [pc, #152]	; (800a9dc <HAL_GPIO_Init+0x300>)
 800a944:	693b      	ldr	r3, [r7, #16]
 800a946:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800a948:	4b24      	ldr	r3, [pc, #144]	; (800a9dc <HAL_GPIO_Init+0x300>)
 800a94a:	689b      	ldr	r3, [r3, #8]
 800a94c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	43db      	mvns	r3, r3
 800a952:	693a      	ldr	r2, [r7, #16]
 800a954:	4013      	ands	r3, r2
 800a956:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800a958:	683b      	ldr	r3, [r7, #0]
 800a95a:	685b      	ldr	r3, [r3, #4]
 800a95c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a960:	2b00      	cmp	r3, #0
 800a962:	d003      	beq.n	800a96c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800a964:	693a      	ldr	r2, [r7, #16]
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	4313      	orrs	r3, r2
 800a96a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800a96c:	4a1b      	ldr	r2, [pc, #108]	; (800a9dc <HAL_GPIO_Init+0x300>)
 800a96e:	693b      	ldr	r3, [r7, #16]
 800a970:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800a972:	4b1a      	ldr	r3, [pc, #104]	; (800a9dc <HAL_GPIO_Init+0x300>)
 800a974:	68db      	ldr	r3, [r3, #12]
 800a976:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	43db      	mvns	r3, r3
 800a97c:	693a      	ldr	r2, [r7, #16]
 800a97e:	4013      	ands	r3, r2
 800a980:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800a982:	683b      	ldr	r3, [r7, #0]
 800a984:	685b      	ldr	r3, [r3, #4]
 800a986:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a98a:	2b00      	cmp	r3, #0
 800a98c:	d003      	beq.n	800a996 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800a98e:	693a      	ldr	r2, [r7, #16]
 800a990:	68fb      	ldr	r3, [r7, #12]
 800a992:	4313      	orrs	r3, r2
 800a994:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800a996:	4a11      	ldr	r2, [pc, #68]	; (800a9dc <HAL_GPIO_Init+0x300>)
 800a998:	693b      	ldr	r3, [r7, #16]
 800a99a:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800a99c:	697b      	ldr	r3, [r7, #20]
 800a99e:	3301      	adds	r3, #1
 800a9a0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800a9a2:	683b      	ldr	r3, [r7, #0]
 800a9a4:	681a      	ldr	r2, [r3, #0]
 800a9a6:	697b      	ldr	r3, [r7, #20]
 800a9a8:	fa22 f303 	lsr.w	r3, r2, r3
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	f47f ae9d 	bne.w	800a6ec <HAL_GPIO_Init+0x10>
  }
}
 800a9b2:	bf00      	nop
 800a9b4:	371c      	adds	r7, #28
 800a9b6:	46bd      	mov	sp, r7
 800a9b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9bc:	4770      	bx	lr
 800a9be:	bf00      	nop
 800a9c0:	40021000 	.word	0x40021000
 800a9c4:	40010000 	.word	0x40010000
 800a9c8:	48000400 	.word	0x48000400
 800a9cc:	48000800 	.word	0x48000800
 800a9d0:	48000c00 	.word	0x48000c00
 800a9d4:	48001000 	.word	0x48001000
 800a9d8:	48001400 	.word	0x48001400
 800a9dc:	40010400 	.word	0x40010400

0800a9e0 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800a9e0:	b480      	push	{r7}
 800a9e2:	b087      	sub	sp, #28
 800a9e4:	af00      	add	r7, sp, #0
 800a9e6:	6078      	str	r0, [r7, #4]
 800a9e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800a9ea:	2300      	movs	r3, #0
 800a9ec:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 800a9ee:	e0bd      	b.n	800ab6c <HAL_GPIO_DeInit+0x18c>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 800a9f0:	2201      	movs	r2, #1
 800a9f2:	697b      	ldr	r3, [r7, #20]
 800a9f4:	fa02 f303 	lsl.w	r3, r2, r3
 800a9f8:	683a      	ldr	r2, [r7, #0]
 800a9fa:	4013      	ands	r3, r2
 800a9fc:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800a9fe:	693b      	ldr	r3, [r7, #16]
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	f000 80b0 	beq.w	800ab66 <HAL_GPIO_DeInit+0x186>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2U];
 800aa06:	4a60      	ldr	r2, [pc, #384]	; (800ab88 <HAL_GPIO_DeInit+0x1a8>)
 800aa08:	697b      	ldr	r3, [r7, #20]
 800aa0a:	089b      	lsrs	r3, r3, #2
 800aa0c:	3302      	adds	r3, #2
 800aa0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aa12:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 800aa14:	697b      	ldr	r3, [r7, #20]
 800aa16:	f003 0303 	and.w	r3, r3, #3
 800aa1a:	009b      	lsls	r3, r3, #2
 800aa1c:	220f      	movs	r2, #15
 800aa1e:	fa02 f303 	lsl.w	r3, r2, r3
 800aa22:	68fa      	ldr	r2, [r7, #12]
 800aa24:	4013      	ands	r3, r2
 800aa26:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800aa2e:	d01f      	beq.n	800aa70 <HAL_GPIO_DeInit+0x90>
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	4a56      	ldr	r2, [pc, #344]	; (800ab8c <HAL_GPIO_DeInit+0x1ac>)
 800aa34:	4293      	cmp	r3, r2
 800aa36:	d019      	beq.n	800aa6c <HAL_GPIO_DeInit+0x8c>
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	4a55      	ldr	r2, [pc, #340]	; (800ab90 <HAL_GPIO_DeInit+0x1b0>)
 800aa3c:	4293      	cmp	r3, r2
 800aa3e:	d013      	beq.n	800aa68 <HAL_GPIO_DeInit+0x88>
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	4a54      	ldr	r2, [pc, #336]	; (800ab94 <HAL_GPIO_DeInit+0x1b4>)
 800aa44:	4293      	cmp	r3, r2
 800aa46:	d00d      	beq.n	800aa64 <HAL_GPIO_DeInit+0x84>
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	4a53      	ldr	r2, [pc, #332]	; (800ab98 <HAL_GPIO_DeInit+0x1b8>)
 800aa4c:	4293      	cmp	r3, r2
 800aa4e:	d007      	beq.n	800aa60 <HAL_GPIO_DeInit+0x80>
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	4a52      	ldr	r2, [pc, #328]	; (800ab9c <HAL_GPIO_DeInit+0x1bc>)
 800aa54:	4293      	cmp	r3, r2
 800aa56:	d101      	bne.n	800aa5c <HAL_GPIO_DeInit+0x7c>
 800aa58:	2305      	movs	r3, #5
 800aa5a:	e00a      	b.n	800aa72 <HAL_GPIO_DeInit+0x92>
 800aa5c:	2306      	movs	r3, #6
 800aa5e:	e008      	b.n	800aa72 <HAL_GPIO_DeInit+0x92>
 800aa60:	2304      	movs	r3, #4
 800aa62:	e006      	b.n	800aa72 <HAL_GPIO_DeInit+0x92>
 800aa64:	2303      	movs	r3, #3
 800aa66:	e004      	b.n	800aa72 <HAL_GPIO_DeInit+0x92>
 800aa68:	2302      	movs	r3, #2
 800aa6a:	e002      	b.n	800aa72 <HAL_GPIO_DeInit+0x92>
 800aa6c:	2301      	movs	r3, #1
 800aa6e:	e000      	b.n	800aa72 <HAL_GPIO_DeInit+0x92>
 800aa70:	2300      	movs	r3, #0
 800aa72:	697a      	ldr	r2, [r7, #20]
 800aa74:	f002 0203 	and.w	r2, r2, #3
 800aa78:	0092      	lsls	r2, r2, #2
 800aa7a:	4093      	lsls	r3, r2
 800aa7c:	68fa      	ldr	r2, [r7, #12]
 800aa7e:	429a      	cmp	r2, r3
 800aa80:	d132      	bne.n	800aae8 <HAL_GPIO_DeInit+0x108>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800aa82:	4b47      	ldr	r3, [pc, #284]	; (800aba0 <HAL_GPIO_DeInit+0x1c0>)
 800aa84:	681a      	ldr	r2, [r3, #0]
 800aa86:	693b      	ldr	r3, [r7, #16]
 800aa88:	43db      	mvns	r3, r3
 800aa8a:	4945      	ldr	r1, [pc, #276]	; (800aba0 <HAL_GPIO_DeInit+0x1c0>)
 800aa8c:	4013      	ands	r3, r2
 800aa8e:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 800aa90:	4b43      	ldr	r3, [pc, #268]	; (800aba0 <HAL_GPIO_DeInit+0x1c0>)
 800aa92:	685a      	ldr	r2, [r3, #4]
 800aa94:	693b      	ldr	r3, [r7, #16]
 800aa96:	43db      	mvns	r3, r3
 800aa98:	4941      	ldr	r1, [pc, #260]	; (800aba0 <HAL_GPIO_DeInit+0x1c0>)
 800aa9a:	4013      	ands	r3, r2
 800aa9c:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 800aa9e:	4b40      	ldr	r3, [pc, #256]	; (800aba0 <HAL_GPIO_DeInit+0x1c0>)
 800aaa0:	689a      	ldr	r2, [r3, #8]
 800aaa2:	693b      	ldr	r3, [r7, #16]
 800aaa4:	43db      	mvns	r3, r3
 800aaa6:	493e      	ldr	r1, [pc, #248]	; (800aba0 <HAL_GPIO_DeInit+0x1c0>)
 800aaa8:	4013      	ands	r3, r2
 800aaaa:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 800aaac:	4b3c      	ldr	r3, [pc, #240]	; (800aba0 <HAL_GPIO_DeInit+0x1c0>)
 800aaae:	68da      	ldr	r2, [r3, #12]
 800aab0:	693b      	ldr	r3, [r7, #16]
 800aab2:	43db      	mvns	r3, r3
 800aab4:	493a      	ldr	r1, [pc, #232]	; (800aba0 <HAL_GPIO_DeInit+0x1c0>)
 800aab6:	4013      	ands	r3, r2
 800aab8:	60cb      	str	r3, [r1, #12]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 800aaba:	697b      	ldr	r3, [r7, #20]
 800aabc:	f003 0303 	and.w	r3, r3, #3
 800aac0:	009b      	lsls	r3, r3, #2
 800aac2:	220f      	movs	r2, #15
 800aac4:	fa02 f303 	lsl.w	r3, r2, r3
 800aac8:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800aaca:	4a2f      	ldr	r2, [pc, #188]	; (800ab88 <HAL_GPIO_DeInit+0x1a8>)
 800aacc:	697b      	ldr	r3, [r7, #20]
 800aace:	089b      	lsrs	r3, r3, #2
 800aad0:	3302      	adds	r3, #2
 800aad2:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800aad6:	68fb      	ldr	r3, [r7, #12]
 800aad8:	43da      	mvns	r2, r3
 800aada:	482b      	ldr	r0, [pc, #172]	; (800ab88 <HAL_GPIO_DeInit+0x1a8>)
 800aadc:	697b      	ldr	r3, [r7, #20]
 800aade:	089b      	lsrs	r3, r3, #2
 800aae0:	400a      	ands	r2, r1
 800aae2:	3302      	adds	r3, #2
 800aae4:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	681a      	ldr	r2, [r3, #0]
 800aaec:	697b      	ldr	r3, [r7, #20]
 800aaee:	005b      	lsls	r3, r3, #1
 800aaf0:	2103      	movs	r1, #3
 800aaf2:	fa01 f303 	lsl.w	r3, r1, r3
 800aaf6:	431a      	orrs	r2, r3
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u));
 800aafc:	697b      	ldr	r3, [r7, #20]
 800aafe:	08da      	lsrs	r2, r3, #3
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	3208      	adds	r2, #8
 800ab04:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ab08:	697b      	ldr	r3, [r7, #20]
 800ab0a:	f003 0307 	and.w	r3, r3, #7
 800ab0e:	009b      	lsls	r3, r3, #2
 800ab10:	220f      	movs	r2, #15
 800ab12:	fa02 f303 	lsl.w	r3, r2, r3
 800ab16:	43db      	mvns	r3, r3
 800ab18:	697a      	ldr	r2, [r7, #20]
 800ab1a:	08d2      	lsrs	r2, r2, #3
 800ab1c:	4019      	ands	r1, r3
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	3208      	adds	r2, #8
 800ab22:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	68da      	ldr	r2, [r3, #12]
 800ab2a:	697b      	ldr	r3, [r7, #20]
 800ab2c:	005b      	lsls	r3, r3, #1
 800ab2e:	2103      	movs	r1, #3
 800ab30:	fa01 f303 	lsl.w	r3, r1, r3
 800ab34:	43db      	mvns	r3, r3
 800ab36:	401a      	ands	r2, r3
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	685a      	ldr	r2, [r3, #4]
 800ab40:	2101      	movs	r1, #1
 800ab42:	697b      	ldr	r3, [r7, #20]
 800ab44:	fa01 f303 	lsl.w	r3, r1, r3
 800ab48:	43db      	mvns	r3, r3
 800ab4a:	401a      	ands	r2, r3
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	689a      	ldr	r2, [r3, #8]
 800ab54:	697b      	ldr	r3, [r7, #20]
 800ab56:	005b      	lsls	r3, r3, #1
 800ab58:	2103      	movs	r1, #3
 800ab5a:	fa01 f303 	lsl.w	r3, r1, r3
 800ab5e:	43db      	mvns	r3, r3
 800ab60:	401a      	ands	r2, r3
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	609a      	str	r2, [r3, #8]
    }

    position++;
 800ab66:	697b      	ldr	r3, [r7, #20]
 800ab68:	3301      	adds	r3, #1
 800ab6a:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0U)
 800ab6c:	683a      	ldr	r2, [r7, #0]
 800ab6e:	697b      	ldr	r3, [r7, #20]
 800ab70:	fa22 f303 	lsr.w	r3, r2, r3
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	f47f af3b 	bne.w	800a9f0 <HAL_GPIO_DeInit+0x10>
  }
}
 800ab7a:	bf00      	nop
 800ab7c:	371c      	adds	r7, #28
 800ab7e:	46bd      	mov	sp, r7
 800ab80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab84:	4770      	bx	lr
 800ab86:	bf00      	nop
 800ab88:	40010000 	.word	0x40010000
 800ab8c:	48000400 	.word	0x48000400
 800ab90:	48000800 	.word	0x48000800
 800ab94:	48000c00 	.word	0x48000c00
 800ab98:	48001000 	.word	0x48001000
 800ab9c:	48001400 	.word	0x48001400
 800aba0:	40010400 	.word	0x40010400

0800aba4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800aba4:	b480      	push	{r7}
 800aba6:	b083      	sub	sp, #12
 800aba8:	af00      	add	r7, sp, #0
 800abaa:	6078      	str	r0, [r7, #4]
 800abac:	460b      	mov	r3, r1
 800abae:	807b      	strh	r3, [r7, #2]
 800abb0:	4613      	mov	r3, r2
 800abb2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800abb4:	787b      	ldrb	r3, [r7, #1]
 800abb6:	2b00      	cmp	r3, #0
 800abb8:	d003      	beq.n	800abc2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800abba:	887a      	ldrh	r2, [r7, #2]
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800abc0:	e002      	b.n	800abc8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800abc2:	887a      	ldrh	r2, [r7, #2]
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	629a      	str	r2, [r3, #40]	; 0x28
}
 800abc8:	bf00      	nop
 800abca:	370c      	adds	r7, #12
 800abcc:	46bd      	mov	sp, r7
 800abce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abd2:	4770      	bx	lr

0800abd4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800abd4:	b480      	push	{r7}
 800abd6:	b085      	sub	sp, #20
 800abd8:	af00      	add	r7, sp, #0
 800abda:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	2b00      	cmp	r3, #0
 800abe0:	d141      	bne.n	800ac66 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800abe2:	4b4b      	ldr	r3, [pc, #300]	; (800ad10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800abe4:	681b      	ldr	r3, [r3, #0]
 800abe6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800abea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800abee:	d131      	bne.n	800ac54 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800abf0:	4b47      	ldr	r3, [pc, #284]	; (800ad10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800abf2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800abf6:	4a46      	ldr	r2, [pc, #280]	; (800ad10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800abf8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800abfc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800ac00:	4b43      	ldr	r3, [pc, #268]	; (800ad10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800ac08:	4a41      	ldr	r2, [pc, #260]	; (800ad10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ac0a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800ac0e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800ac10:	4b40      	ldr	r3, [pc, #256]	; (800ad14 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	2232      	movs	r2, #50	; 0x32
 800ac16:	fb02 f303 	mul.w	r3, r2, r3
 800ac1a:	4a3f      	ldr	r2, [pc, #252]	; (800ad18 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800ac1c:	fba2 2303 	umull	r2, r3, r2, r3
 800ac20:	0c9b      	lsrs	r3, r3, #18
 800ac22:	3301      	adds	r3, #1
 800ac24:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800ac26:	e002      	b.n	800ac2e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800ac28:	68fb      	ldr	r3, [r7, #12]
 800ac2a:	3b01      	subs	r3, #1
 800ac2c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800ac2e:	4b38      	ldr	r3, [pc, #224]	; (800ad10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ac30:	695b      	ldr	r3, [r3, #20]
 800ac32:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ac36:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ac3a:	d102      	bne.n	800ac42 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800ac3c:	68fb      	ldr	r3, [r7, #12]
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	d1f2      	bne.n	800ac28 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800ac42:	4b33      	ldr	r3, [pc, #204]	; (800ad10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ac44:	695b      	ldr	r3, [r3, #20]
 800ac46:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ac4a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ac4e:	d158      	bne.n	800ad02 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800ac50:	2303      	movs	r3, #3
 800ac52:	e057      	b.n	800ad04 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800ac54:	4b2e      	ldr	r3, [pc, #184]	; (800ad10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ac56:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ac5a:	4a2d      	ldr	r2, [pc, #180]	; (800ad10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ac5c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ac60:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800ac64:	e04d      	b.n	800ad02 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ac6c:	d141      	bne.n	800acf2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800ac6e:	4b28      	ldr	r3, [pc, #160]	; (800ad10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ac70:	681b      	ldr	r3, [r3, #0]
 800ac72:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800ac76:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ac7a:	d131      	bne.n	800ace0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800ac7c:	4b24      	ldr	r3, [pc, #144]	; (800ad10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ac7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ac82:	4a23      	ldr	r2, [pc, #140]	; (800ad10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ac84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ac88:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800ac8c:	4b20      	ldr	r3, [pc, #128]	; (800ad10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800ac94:	4a1e      	ldr	r2, [pc, #120]	; (800ad10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ac96:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800ac9a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800ac9c:	4b1d      	ldr	r3, [pc, #116]	; (800ad14 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	2232      	movs	r2, #50	; 0x32
 800aca2:	fb02 f303 	mul.w	r3, r2, r3
 800aca6:	4a1c      	ldr	r2, [pc, #112]	; (800ad18 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800aca8:	fba2 2303 	umull	r2, r3, r2, r3
 800acac:	0c9b      	lsrs	r3, r3, #18
 800acae:	3301      	adds	r3, #1
 800acb0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800acb2:	e002      	b.n	800acba <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800acb4:	68fb      	ldr	r3, [r7, #12]
 800acb6:	3b01      	subs	r3, #1
 800acb8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800acba:	4b15      	ldr	r3, [pc, #84]	; (800ad10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800acbc:	695b      	ldr	r3, [r3, #20]
 800acbe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800acc2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800acc6:	d102      	bne.n	800acce <HAL_PWREx_ControlVoltageScaling+0xfa>
 800acc8:	68fb      	ldr	r3, [r7, #12]
 800acca:	2b00      	cmp	r3, #0
 800accc:	d1f2      	bne.n	800acb4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800acce:	4b10      	ldr	r3, [pc, #64]	; (800ad10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800acd0:	695b      	ldr	r3, [r3, #20]
 800acd2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800acd6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800acda:	d112      	bne.n	800ad02 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800acdc:	2303      	movs	r3, #3
 800acde:	e011      	b.n	800ad04 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800ace0:	4b0b      	ldr	r3, [pc, #44]	; (800ad10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ace2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ace6:	4a0a      	ldr	r2, [pc, #40]	; (800ad10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ace8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800acec:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800acf0:	e007      	b.n	800ad02 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800acf2:	4b07      	ldr	r3, [pc, #28]	; (800ad10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800acfa:	4a05      	ldr	r2, [pc, #20]	; (800ad10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800acfc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800ad00:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800ad02:	2300      	movs	r3, #0
}
 800ad04:	4618      	mov	r0, r3
 800ad06:	3714      	adds	r7, #20
 800ad08:	46bd      	mov	sp, r7
 800ad0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad0e:	4770      	bx	lr
 800ad10:	40007000 	.word	0x40007000
 800ad14:	20000ca8 	.word	0x20000ca8
 800ad18:	431bde83 	.word	0x431bde83

0800ad1c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800ad1c:	b580      	push	{r7, lr}
 800ad1e:	b088      	sub	sp, #32
 800ad20:	af00      	add	r7, sp, #0
 800ad22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	d101      	bne.n	800ad2e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800ad2a:	2301      	movs	r3, #1
 800ad2c:	e308      	b.n	800b340 <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	f003 0301 	and.w	r3, r3, #1
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	d075      	beq.n	800ae26 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800ad3a:	4ba3      	ldr	r3, [pc, #652]	; (800afc8 <HAL_RCC_OscConfig+0x2ac>)
 800ad3c:	689b      	ldr	r3, [r3, #8]
 800ad3e:	f003 030c 	and.w	r3, r3, #12
 800ad42:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800ad44:	4ba0      	ldr	r3, [pc, #640]	; (800afc8 <HAL_RCC_OscConfig+0x2ac>)
 800ad46:	68db      	ldr	r3, [r3, #12]
 800ad48:	f003 0303 	and.w	r3, r3, #3
 800ad4c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800ad4e:	69bb      	ldr	r3, [r7, #24]
 800ad50:	2b0c      	cmp	r3, #12
 800ad52:	d102      	bne.n	800ad5a <HAL_RCC_OscConfig+0x3e>
 800ad54:	697b      	ldr	r3, [r7, #20]
 800ad56:	2b03      	cmp	r3, #3
 800ad58:	d002      	beq.n	800ad60 <HAL_RCC_OscConfig+0x44>
 800ad5a:	69bb      	ldr	r3, [r7, #24]
 800ad5c:	2b08      	cmp	r3, #8
 800ad5e:	d10b      	bne.n	800ad78 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ad60:	4b99      	ldr	r3, [pc, #612]	; (800afc8 <HAL_RCC_OscConfig+0x2ac>)
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ad68:	2b00      	cmp	r3, #0
 800ad6a:	d05b      	beq.n	800ae24 <HAL_RCC_OscConfig+0x108>
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	685b      	ldr	r3, [r3, #4]
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	d157      	bne.n	800ae24 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800ad74:	2301      	movs	r3, #1
 800ad76:	e2e3      	b.n	800b340 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	685b      	ldr	r3, [r3, #4]
 800ad7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ad80:	d106      	bne.n	800ad90 <HAL_RCC_OscConfig+0x74>
 800ad82:	4b91      	ldr	r3, [pc, #580]	; (800afc8 <HAL_RCC_OscConfig+0x2ac>)
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	4a90      	ldr	r2, [pc, #576]	; (800afc8 <HAL_RCC_OscConfig+0x2ac>)
 800ad88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ad8c:	6013      	str	r3, [r2, #0]
 800ad8e:	e01d      	b.n	800adcc <HAL_RCC_OscConfig+0xb0>
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	685b      	ldr	r3, [r3, #4]
 800ad94:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800ad98:	d10c      	bne.n	800adb4 <HAL_RCC_OscConfig+0x98>
 800ad9a:	4b8b      	ldr	r3, [pc, #556]	; (800afc8 <HAL_RCC_OscConfig+0x2ac>)
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	4a8a      	ldr	r2, [pc, #552]	; (800afc8 <HAL_RCC_OscConfig+0x2ac>)
 800ada0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800ada4:	6013      	str	r3, [r2, #0]
 800ada6:	4b88      	ldr	r3, [pc, #544]	; (800afc8 <HAL_RCC_OscConfig+0x2ac>)
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	4a87      	ldr	r2, [pc, #540]	; (800afc8 <HAL_RCC_OscConfig+0x2ac>)
 800adac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800adb0:	6013      	str	r3, [r2, #0]
 800adb2:	e00b      	b.n	800adcc <HAL_RCC_OscConfig+0xb0>
 800adb4:	4b84      	ldr	r3, [pc, #528]	; (800afc8 <HAL_RCC_OscConfig+0x2ac>)
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	4a83      	ldr	r2, [pc, #524]	; (800afc8 <HAL_RCC_OscConfig+0x2ac>)
 800adba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800adbe:	6013      	str	r3, [r2, #0]
 800adc0:	4b81      	ldr	r3, [pc, #516]	; (800afc8 <HAL_RCC_OscConfig+0x2ac>)
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	4a80      	ldr	r2, [pc, #512]	; (800afc8 <HAL_RCC_OscConfig+0x2ac>)
 800adc6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800adca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	685b      	ldr	r3, [r3, #4]
 800add0:	2b00      	cmp	r3, #0
 800add2:	d013      	beq.n	800adfc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800add4:	f7fd f8ea 	bl	8007fac <HAL_GetTick>
 800add8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800adda:	e008      	b.n	800adee <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800addc:	f7fd f8e6 	bl	8007fac <HAL_GetTick>
 800ade0:	4602      	mov	r2, r0
 800ade2:	693b      	ldr	r3, [r7, #16]
 800ade4:	1ad3      	subs	r3, r2, r3
 800ade6:	2b64      	cmp	r3, #100	; 0x64
 800ade8:	d901      	bls.n	800adee <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800adea:	2303      	movs	r3, #3
 800adec:	e2a8      	b.n	800b340 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800adee:	4b76      	ldr	r3, [pc, #472]	; (800afc8 <HAL_RCC_OscConfig+0x2ac>)
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	d0f0      	beq.n	800addc <HAL_RCC_OscConfig+0xc0>
 800adfa:	e014      	b.n	800ae26 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800adfc:	f7fd f8d6 	bl	8007fac <HAL_GetTick>
 800ae00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800ae02:	e008      	b.n	800ae16 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800ae04:	f7fd f8d2 	bl	8007fac <HAL_GetTick>
 800ae08:	4602      	mov	r2, r0
 800ae0a:	693b      	ldr	r3, [r7, #16]
 800ae0c:	1ad3      	subs	r3, r2, r3
 800ae0e:	2b64      	cmp	r3, #100	; 0x64
 800ae10:	d901      	bls.n	800ae16 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800ae12:	2303      	movs	r3, #3
 800ae14:	e294      	b.n	800b340 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800ae16:	4b6c      	ldr	r3, [pc, #432]	; (800afc8 <HAL_RCC_OscConfig+0x2ac>)
 800ae18:	681b      	ldr	r3, [r3, #0]
 800ae1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d1f0      	bne.n	800ae04 <HAL_RCC_OscConfig+0xe8>
 800ae22:	e000      	b.n	800ae26 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ae24:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	681b      	ldr	r3, [r3, #0]
 800ae2a:	f003 0302 	and.w	r3, r3, #2
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d075      	beq.n	800af1e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800ae32:	4b65      	ldr	r3, [pc, #404]	; (800afc8 <HAL_RCC_OscConfig+0x2ac>)
 800ae34:	689b      	ldr	r3, [r3, #8]
 800ae36:	f003 030c 	and.w	r3, r3, #12
 800ae3a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800ae3c:	4b62      	ldr	r3, [pc, #392]	; (800afc8 <HAL_RCC_OscConfig+0x2ac>)
 800ae3e:	68db      	ldr	r3, [r3, #12]
 800ae40:	f003 0303 	and.w	r3, r3, #3
 800ae44:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800ae46:	69bb      	ldr	r3, [r7, #24]
 800ae48:	2b0c      	cmp	r3, #12
 800ae4a:	d102      	bne.n	800ae52 <HAL_RCC_OscConfig+0x136>
 800ae4c:	697b      	ldr	r3, [r7, #20]
 800ae4e:	2b02      	cmp	r3, #2
 800ae50:	d002      	beq.n	800ae58 <HAL_RCC_OscConfig+0x13c>
 800ae52:	69bb      	ldr	r3, [r7, #24]
 800ae54:	2b04      	cmp	r3, #4
 800ae56:	d11f      	bne.n	800ae98 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800ae58:	4b5b      	ldr	r3, [pc, #364]	; (800afc8 <HAL_RCC_OscConfig+0x2ac>)
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ae60:	2b00      	cmp	r3, #0
 800ae62:	d005      	beq.n	800ae70 <HAL_RCC_OscConfig+0x154>
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	68db      	ldr	r3, [r3, #12]
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	d101      	bne.n	800ae70 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800ae6c:	2301      	movs	r3, #1
 800ae6e:	e267      	b.n	800b340 <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ae70:	4b55      	ldr	r3, [pc, #340]	; (800afc8 <HAL_RCC_OscConfig+0x2ac>)
 800ae72:	685b      	ldr	r3, [r3, #4]
 800ae74:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	691b      	ldr	r3, [r3, #16]
 800ae7c:	061b      	lsls	r3, r3, #24
 800ae7e:	4952      	ldr	r1, [pc, #328]	; (800afc8 <HAL_RCC_OscConfig+0x2ac>)
 800ae80:	4313      	orrs	r3, r2
 800ae82:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800ae84:	4b51      	ldr	r3, [pc, #324]	; (800afcc <HAL_RCC_OscConfig+0x2b0>)
 800ae86:	681b      	ldr	r3, [r3, #0]
 800ae88:	4618      	mov	r0, r3
 800ae8a:	f7fd f843 	bl	8007f14 <HAL_InitTick>
 800ae8e:	4603      	mov	r3, r0
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	d043      	beq.n	800af1c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800ae94:	2301      	movs	r3, #1
 800ae96:	e253      	b.n	800b340 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	68db      	ldr	r3, [r3, #12]
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	d023      	beq.n	800aee8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800aea0:	4b49      	ldr	r3, [pc, #292]	; (800afc8 <HAL_RCC_OscConfig+0x2ac>)
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	4a48      	ldr	r2, [pc, #288]	; (800afc8 <HAL_RCC_OscConfig+0x2ac>)
 800aea6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800aeaa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aeac:	f7fd f87e 	bl	8007fac <HAL_GetTick>
 800aeb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800aeb2:	e008      	b.n	800aec6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800aeb4:	f7fd f87a 	bl	8007fac <HAL_GetTick>
 800aeb8:	4602      	mov	r2, r0
 800aeba:	693b      	ldr	r3, [r7, #16]
 800aebc:	1ad3      	subs	r3, r2, r3
 800aebe:	2b02      	cmp	r3, #2
 800aec0:	d901      	bls.n	800aec6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800aec2:	2303      	movs	r3, #3
 800aec4:	e23c      	b.n	800b340 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800aec6:	4b40      	ldr	r3, [pc, #256]	; (800afc8 <HAL_RCC_OscConfig+0x2ac>)
 800aec8:	681b      	ldr	r3, [r3, #0]
 800aeca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800aece:	2b00      	cmp	r3, #0
 800aed0:	d0f0      	beq.n	800aeb4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800aed2:	4b3d      	ldr	r3, [pc, #244]	; (800afc8 <HAL_RCC_OscConfig+0x2ac>)
 800aed4:	685b      	ldr	r3, [r3, #4]
 800aed6:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	691b      	ldr	r3, [r3, #16]
 800aede:	061b      	lsls	r3, r3, #24
 800aee0:	4939      	ldr	r1, [pc, #228]	; (800afc8 <HAL_RCC_OscConfig+0x2ac>)
 800aee2:	4313      	orrs	r3, r2
 800aee4:	604b      	str	r3, [r1, #4]
 800aee6:	e01a      	b.n	800af1e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800aee8:	4b37      	ldr	r3, [pc, #220]	; (800afc8 <HAL_RCC_OscConfig+0x2ac>)
 800aeea:	681b      	ldr	r3, [r3, #0]
 800aeec:	4a36      	ldr	r2, [pc, #216]	; (800afc8 <HAL_RCC_OscConfig+0x2ac>)
 800aeee:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800aef2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aef4:	f7fd f85a 	bl	8007fac <HAL_GetTick>
 800aef8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800aefa:	e008      	b.n	800af0e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800aefc:	f7fd f856 	bl	8007fac <HAL_GetTick>
 800af00:	4602      	mov	r2, r0
 800af02:	693b      	ldr	r3, [r7, #16]
 800af04:	1ad3      	subs	r3, r2, r3
 800af06:	2b02      	cmp	r3, #2
 800af08:	d901      	bls.n	800af0e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800af0a:	2303      	movs	r3, #3
 800af0c:	e218      	b.n	800b340 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800af0e:	4b2e      	ldr	r3, [pc, #184]	; (800afc8 <HAL_RCC_OscConfig+0x2ac>)
 800af10:	681b      	ldr	r3, [r3, #0]
 800af12:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800af16:	2b00      	cmp	r3, #0
 800af18:	d1f0      	bne.n	800aefc <HAL_RCC_OscConfig+0x1e0>
 800af1a:	e000      	b.n	800af1e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800af1c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	681b      	ldr	r3, [r3, #0]
 800af22:	f003 0308 	and.w	r3, r3, #8
 800af26:	2b00      	cmp	r3, #0
 800af28:	d03c      	beq.n	800afa4 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	695b      	ldr	r3, [r3, #20]
 800af2e:	2b00      	cmp	r3, #0
 800af30:	d01c      	beq.n	800af6c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800af32:	4b25      	ldr	r3, [pc, #148]	; (800afc8 <HAL_RCC_OscConfig+0x2ac>)
 800af34:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800af38:	4a23      	ldr	r2, [pc, #140]	; (800afc8 <HAL_RCC_OscConfig+0x2ac>)
 800af3a:	f043 0301 	orr.w	r3, r3, #1
 800af3e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800af42:	f7fd f833 	bl	8007fac <HAL_GetTick>
 800af46:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800af48:	e008      	b.n	800af5c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800af4a:	f7fd f82f 	bl	8007fac <HAL_GetTick>
 800af4e:	4602      	mov	r2, r0
 800af50:	693b      	ldr	r3, [r7, #16]
 800af52:	1ad3      	subs	r3, r2, r3
 800af54:	2b02      	cmp	r3, #2
 800af56:	d901      	bls.n	800af5c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800af58:	2303      	movs	r3, #3
 800af5a:	e1f1      	b.n	800b340 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800af5c:	4b1a      	ldr	r3, [pc, #104]	; (800afc8 <HAL_RCC_OscConfig+0x2ac>)
 800af5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800af62:	f003 0302 	and.w	r3, r3, #2
 800af66:	2b00      	cmp	r3, #0
 800af68:	d0ef      	beq.n	800af4a <HAL_RCC_OscConfig+0x22e>
 800af6a:	e01b      	b.n	800afa4 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800af6c:	4b16      	ldr	r3, [pc, #88]	; (800afc8 <HAL_RCC_OscConfig+0x2ac>)
 800af6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800af72:	4a15      	ldr	r2, [pc, #84]	; (800afc8 <HAL_RCC_OscConfig+0x2ac>)
 800af74:	f023 0301 	bic.w	r3, r3, #1
 800af78:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800af7c:	f7fd f816 	bl	8007fac <HAL_GetTick>
 800af80:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800af82:	e008      	b.n	800af96 <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800af84:	f7fd f812 	bl	8007fac <HAL_GetTick>
 800af88:	4602      	mov	r2, r0
 800af8a:	693b      	ldr	r3, [r7, #16]
 800af8c:	1ad3      	subs	r3, r2, r3
 800af8e:	2b02      	cmp	r3, #2
 800af90:	d901      	bls.n	800af96 <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 800af92:	2303      	movs	r3, #3
 800af94:	e1d4      	b.n	800b340 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800af96:	4b0c      	ldr	r3, [pc, #48]	; (800afc8 <HAL_RCC_OscConfig+0x2ac>)
 800af98:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800af9c:	f003 0302 	and.w	r3, r3, #2
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	d1ef      	bne.n	800af84 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	681b      	ldr	r3, [r3, #0]
 800afa8:	f003 0304 	and.w	r3, r3, #4
 800afac:	2b00      	cmp	r3, #0
 800afae:	f000 80ab 	beq.w	800b108 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800afb2:	2300      	movs	r3, #0
 800afb4:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800afb6:	4b04      	ldr	r3, [pc, #16]	; (800afc8 <HAL_RCC_OscConfig+0x2ac>)
 800afb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800afba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	d106      	bne.n	800afd0 <HAL_RCC_OscConfig+0x2b4>
 800afc2:	2301      	movs	r3, #1
 800afc4:	e005      	b.n	800afd2 <HAL_RCC_OscConfig+0x2b6>
 800afc6:	bf00      	nop
 800afc8:	40021000 	.word	0x40021000
 800afcc:	20000cac 	.word	0x20000cac
 800afd0:	2300      	movs	r3, #0
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	d00d      	beq.n	800aff2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800afd6:	4baf      	ldr	r3, [pc, #700]	; (800b294 <HAL_RCC_OscConfig+0x578>)
 800afd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800afda:	4aae      	ldr	r2, [pc, #696]	; (800b294 <HAL_RCC_OscConfig+0x578>)
 800afdc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800afe0:	6593      	str	r3, [r2, #88]	; 0x58
 800afe2:	4bac      	ldr	r3, [pc, #688]	; (800b294 <HAL_RCC_OscConfig+0x578>)
 800afe4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800afe6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800afea:	60fb      	str	r3, [r7, #12]
 800afec:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800afee:	2301      	movs	r3, #1
 800aff0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800aff2:	4ba9      	ldr	r3, [pc, #676]	; (800b298 <HAL_RCC_OscConfig+0x57c>)
 800aff4:	681b      	ldr	r3, [r3, #0]
 800aff6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800affa:	2b00      	cmp	r3, #0
 800affc:	d118      	bne.n	800b030 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800affe:	4ba6      	ldr	r3, [pc, #664]	; (800b298 <HAL_RCC_OscConfig+0x57c>)
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	4aa5      	ldr	r2, [pc, #660]	; (800b298 <HAL_RCC_OscConfig+0x57c>)
 800b004:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b008:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800b00a:	f7fc ffcf 	bl	8007fac <HAL_GetTick>
 800b00e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b010:	e008      	b.n	800b024 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b012:	f7fc ffcb 	bl	8007fac <HAL_GetTick>
 800b016:	4602      	mov	r2, r0
 800b018:	693b      	ldr	r3, [r7, #16]
 800b01a:	1ad3      	subs	r3, r2, r3
 800b01c:	2b02      	cmp	r3, #2
 800b01e:	d901      	bls.n	800b024 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800b020:	2303      	movs	r3, #3
 800b022:	e18d      	b.n	800b340 <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b024:	4b9c      	ldr	r3, [pc, #624]	; (800b298 <HAL_RCC_OscConfig+0x57c>)
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	d0f0      	beq.n	800b012 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	689b      	ldr	r3, [r3, #8]
 800b034:	2b01      	cmp	r3, #1
 800b036:	d108      	bne.n	800b04a <HAL_RCC_OscConfig+0x32e>
 800b038:	4b96      	ldr	r3, [pc, #600]	; (800b294 <HAL_RCC_OscConfig+0x578>)
 800b03a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b03e:	4a95      	ldr	r2, [pc, #596]	; (800b294 <HAL_RCC_OscConfig+0x578>)
 800b040:	f043 0301 	orr.w	r3, r3, #1
 800b044:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800b048:	e024      	b.n	800b094 <HAL_RCC_OscConfig+0x378>
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	689b      	ldr	r3, [r3, #8]
 800b04e:	2b05      	cmp	r3, #5
 800b050:	d110      	bne.n	800b074 <HAL_RCC_OscConfig+0x358>
 800b052:	4b90      	ldr	r3, [pc, #576]	; (800b294 <HAL_RCC_OscConfig+0x578>)
 800b054:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b058:	4a8e      	ldr	r2, [pc, #568]	; (800b294 <HAL_RCC_OscConfig+0x578>)
 800b05a:	f043 0304 	orr.w	r3, r3, #4
 800b05e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800b062:	4b8c      	ldr	r3, [pc, #560]	; (800b294 <HAL_RCC_OscConfig+0x578>)
 800b064:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b068:	4a8a      	ldr	r2, [pc, #552]	; (800b294 <HAL_RCC_OscConfig+0x578>)
 800b06a:	f043 0301 	orr.w	r3, r3, #1
 800b06e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800b072:	e00f      	b.n	800b094 <HAL_RCC_OscConfig+0x378>
 800b074:	4b87      	ldr	r3, [pc, #540]	; (800b294 <HAL_RCC_OscConfig+0x578>)
 800b076:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b07a:	4a86      	ldr	r2, [pc, #536]	; (800b294 <HAL_RCC_OscConfig+0x578>)
 800b07c:	f023 0301 	bic.w	r3, r3, #1
 800b080:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800b084:	4b83      	ldr	r3, [pc, #524]	; (800b294 <HAL_RCC_OscConfig+0x578>)
 800b086:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b08a:	4a82      	ldr	r2, [pc, #520]	; (800b294 <HAL_RCC_OscConfig+0x578>)
 800b08c:	f023 0304 	bic.w	r3, r3, #4
 800b090:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	689b      	ldr	r3, [r3, #8]
 800b098:	2b00      	cmp	r3, #0
 800b09a:	d016      	beq.n	800b0ca <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b09c:	f7fc ff86 	bl	8007fac <HAL_GetTick>
 800b0a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b0a2:	e00a      	b.n	800b0ba <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b0a4:	f7fc ff82 	bl	8007fac <HAL_GetTick>
 800b0a8:	4602      	mov	r2, r0
 800b0aa:	693b      	ldr	r3, [r7, #16]
 800b0ac:	1ad3      	subs	r3, r2, r3
 800b0ae:	f241 3288 	movw	r2, #5000	; 0x1388
 800b0b2:	4293      	cmp	r3, r2
 800b0b4:	d901      	bls.n	800b0ba <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800b0b6:	2303      	movs	r3, #3
 800b0b8:	e142      	b.n	800b340 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b0ba:	4b76      	ldr	r3, [pc, #472]	; (800b294 <HAL_RCC_OscConfig+0x578>)
 800b0bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b0c0:	f003 0302 	and.w	r3, r3, #2
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	d0ed      	beq.n	800b0a4 <HAL_RCC_OscConfig+0x388>
 800b0c8:	e015      	b.n	800b0f6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b0ca:	f7fc ff6f 	bl	8007fac <HAL_GetTick>
 800b0ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b0d0:	e00a      	b.n	800b0e8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b0d2:	f7fc ff6b 	bl	8007fac <HAL_GetTick>
 800b0d6:	4602      	mov	r2, r0
 800b0d8:	693b      	ldr	r3, [r7, #16]
 800b0da:	1ad3      	subs	r3, r2, r3
 800b0dc:	f241 3288 	movw	r2, #5000	; 0x1388
 800b0e0:	4293      	cmp	r3, r2
 800b0e2:	d901      	bls.n	800b0e8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800b0e4:	2303      	movs	r3, #3
 800b0e6:	e12b      	b.n	800b340 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b0e8:	4b6a      	ldr	r3, [pc, #424]	; (800b294 <HAL_RCC_OscConfig+0x578>)
 800b0ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b0ee:	f003 0302 	and.w	r3, r3, #2
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d1ed      	bne.n	800b0d2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800b0f6:	7ffb      	ldrb	r3, [r7, #31]
 800b0f8:	2b01      	cmp	r3, #1
 800b0fa:	d105      	bne.n	800b108 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b0fc:	4b65      	ldr	r3, [pc, #404]	; (800b294 <HAL_RCC_OscConfig+0x578>)
 800b0fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b100:	4a64      	ldr	r2, [pc, #400]	; (800b294 <HAL_RCC_OscConfig+0x578>)
 800b102:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b106:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	681b      	ldr	r3, [r3, #0]
 800b10c:	f003 0320 	and.w	r3, r3, #32
 800b110:	2b00      	cmp	r3, #0
 800b112:	d03c      	beq.n	800b18e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	699b      	ldr	r3, [r3, #24]
 800b118:	2b00      	cmp	r3, #0
 800b11a:	d01c      	beq.n	800b156 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800b11c:	4b5d      	ldr	r3, [pc, #372]	; (800b294 <HAL_RCC_OscConfig+0x578>)
 800b11e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b122:	4a5c      	ldr	r2, [pc, #368]	; (800b294 <HAL_RCC_OscConfig+0x578>)
 800b124:	f043 0301 	orr.w	r3, r3, #1
 800b128:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b12c:	f7fc ff3e 	bl	8007fac <HAL_GetTick>
 800b130:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800b132:	e008      	b.n	800b146 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b134:	f7fc ff3a 	bl	8007fac <HAL_GetTick>
 800b138:	4602      	mov	r2, r0
 800b13a:	693b      	ldr	r3, [r7, #16]
 800b13c:	1ad3      	subs	r3, r2, r3
 800b13e:	2b02      	cmp	r3, #2
 800b140:	d901      	bls.n	800b146 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800b142:	2303      	movs	r3, #3
 800b144:	e0fc      	b.n	800b340 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800b146:	4b53      	ldr	r3, [pc, #332]	; (800b294 <HAL_RCC_OscConfig+0x578>)
 800b148:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b14c:	f003 0302 	and.w	r3, r3, #2
 800b150:	2b00      	cmp	r3, #0
 800b152:	d0ef      	beq.n	800b134 <HAL_RCC_OscConfig+0x418>
 800b154:	e01b      	b.n	800b18e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800b156:	4b4f      	ldr	r3, [pc, #316]	; (800b294 <HAL_RCC_OscConfig+0x578>)
 800b158:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b15c:	4a4d      	ldr	r2, [pc, #308]	; (800b294 <HAL_RCC_OscConfig+0x578>)
 800b15e:	f023 0301 	bic.w	r3, r3, #1
 800b162:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b166:	f7fc ff21 	bl	8007fac <HAL_GetTick>
 800b16a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800b16c:	e008      	b.n	800b180 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b16e:	f7fc ff1d 	bl	8007fac <HAL_GetTick>
 800b172:	4602      	mov	r2, r0
 800b174:	693b      	ldr	r3, [r7, #16]
 800b176:	1ad3      	subs	r3, r2, r3
 800b178:	2b02      	cmp	r3, #2
 800b17a:	d901      	bls.n	800b180 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800b17c:	2303      	movs	r3, #3
 800b17e:	e0df      	b.n	800b340 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800b180:	4b44      	ldr	r3, [pc, #272]	; (800b294 <HAL_RCC_OscConfig+0x578>)
 800b182:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b186:	f003 0302 	and.w	r3, r3, #2
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	d1ef      	bne.n	800b16e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	69db      	ldr	r3, [r3, #28]
 800b192:	2b00      	cmp	r3, #0
 800b194:	f000 80d3 	beq.w	800b33e <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800b198:	4b3e      	ldr	r3, [pc, #248]	; (800b294 <HAL_RCC_OscConfig+0x578>)
 800b19a:	689b      	ldr	r3, [r3, #8]
 800b19c:	f003 030c 	and.w	r3, r3, #12
 800b1a0:	2b0c      	cmp	r3, #12
 800b1a2:	f000 808d 	beq.w	800b2c0 <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	69db      	ldr	r3, [r3, #28]
 800b1aa:	2b02      	cmp	r3, #2
 800b1ac:	d15a      	bne.n	800b264 <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b1ae:	4b39      	ldr	r3, [pc, #228]	; (800b294 <HAL_RCC_OscConfig+0x578>)
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	4a38      	ldr	r2, [pc, #224]	; (800b294 <HAL_RCC_OscConfig+0x578>)
 800b1b4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b1b8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b1ba:	f7fc fef7 	bl	8007fac <HAL_GetTick>
 800b1be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b1c0:	e008      	b.n	800b1d4 <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b1c2:	f7fc fef3 	bl	8007fac <HAL_GetTick>
 800b1c6:	4602      	mov	r2, r0
 800b1c8:	693b      	ldr	r3, [r7, #16]
 800b1ca:	1ad3      	subs	r3, r2, r3
 800b1cc:	2b02      	cmp	r3, #2
 800b1ce:	d901      	bls.n	800b1d4 <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 800b1d0:	2303      	movs	r3, #3
 800b1d2:	e0b5      	b.n	800b340 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b1d4:	4b2f      	ldr	r3, [pc, #188]	; (800b294 <HAL_RCC_OscConfig+0x578>)
 800b1d6:	681b      	ldr	r3, [r3, #0]
 800b1d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	d1f0      	bne.n	800b1c2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800b1e0:	4b2c      	ldr	r3, [pc, #176]	; (800b294 <HAL_RCC_OscConfig+0x578>)
 800b1e2:	68da      	ldr	r2, [r3, #12]
 800b1e4:	4b2d      	ldr	r3, [pc, #180]	; (800b29c <HAL_RCC_OscConfig+0x580>)
 800b1e6:	4013      	ands	r3, r2
 800b1e8:	687a      	ldr	r2, [r7, #4]
 800b1ea:	6a11      	ldr	r1, [r2, #32]
 800b1ec:	687a      	ldr	r2, [r7, #4]
 800b1ee:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800b1f0:	3a01      	subs	r2, #1
 800b1f2:	0112      	lsls	r2, r2, #4
 800b1f4:	4311      	orrs	r1, r2
 800b1f6:	687a      	ldr	r2, [r7, #4]
 800b1f8:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800b1fa:	0212      	lsls	r2, r2, #8
 800b1fc:	4311      	orrs	r1, r2
 800b1fe:	687a      	ldr	r2, [r7, #4]
 800b200:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800b202:	0852      	lsrs	r2, r2, #1
 800b204:	3a01      	subs	r2, #1
 800b206:	0552      	lsls	r2, r2, #21
 800b208:	4311      	orrs	r1, r2
 800b20a:	687a      	ldr	r2, [r7, #4]
 800b20c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800b20e:	0852      	lsrs	r2, r2, #1
 800b210:	3a01      	subs	r2, #1
 800b212:	0652      	lsls	r2, r2, #25
 800b214:	4311      	orrs	r1, r2
 800b216:	687a      	ldr	r2, [r7, #4]
 800b218:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800b21a:	06d2      	lsls	r2, r2, #27
 800b21c:	430a      	orrs	r2, r1
 800b21e:	491d      	ldr	r1, [pc, #116]	; (800b294 <HAL_RCC_OscConfig+0x578>)
 800b220:	4313      	orrs	r3, r2
 800b222:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b224:	4b1b      	ldr	r3, [pc, #108]	; (800b294 <HAL_RCC_OscConfig+0x578>)
 800b226:	681b      	ldr	r3, [r3, #0]
 800b228:	4a1a      	ldr	r2, [pc, #104]	; (800b294 <HAL_RCC_OscConfig+0x578>)
 800b22a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b22e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800b230:	4b18      	ldr	r3, [pc, #96]	; (800b294 <HAL_RCC_OscConfig+0x578>)
 800b232:	68db      	ldr	r3, [r3, #12]
 800b234:	4a17      	ldr	r2, [pc, #92]	; (800b294 <HAL_RCC_OscConfig+0x578>)
 800b236:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b23a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b23c:	f7fc feb6 	bl	8007fac <HAL_GetTick>
 800b240:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b242:	e008      	b.n	800b256 <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b244:	f7fc feb2 	bl	8007fac <HAL_GetTick>
 800b248:	4602      	mov	r2, r0
 800b24a:	693b      	ldr	r3, [r7, #16]
 800b24c:	1ad3      	subs	r3, r2, r3
 800b24e:	2b02      	cmp	r3, #2
 800b250:	d901      	bls.n	800b256 <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 800b252:	2303      	movs	r3, #3
 800b254:	e074      	b.n	800b340 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b256:	4b0f      	ldr	r3, [pc, #60]	; (800b294 <HAL_RCC_OscConfig+0x578>)
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b25e:	2b00      	cmp	r3, #0
 800b260:	d0f0      	beq.n	800b244 <HAL_RCC_OscConfig+0x528>
 800b262:	e06c      	b.n	800b33e <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b264:	4b0b      	ldr	r3, [pc, #44]	; (800b294 <HAL_RCC_OscConfig+0x578>)
 800b266:	681b      	ldr	r3, [r3, #0]
 800b268:	4a0a      	ldr	r2, [pc, #40]	; (800b294 <HAL_RCC_OscConfig+0x578>)
 800b26a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b26e:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800b270:	4b08      	ldr	r3, [pc, #32]	; (800b294 <HAL_RCC_OscConfig+0x578>)
 800b272:	68db      	ldr	r3, [r3, #12]
 800b274:	4a07      	ldr	r2, [pc, #28]	; (800b294 <HAL_RCC_OscConfig+0x578>)
 800b276:	f023 0303 	bic.w	r3, r3, #3
 800b27a:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800b27c:	4b05      	ldr	r3, [pc, #20]	; (800b294 <HAL_RCC_OscConfig+0x578>)
 800b27e:	68db      	ldr	r3, [r3, #12]
 800b280:	4a04      	ldr	r2, [pc, #16]	; (800b294 <HAL_RCC_OscConfig+0x578>)
 800b282:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800b286:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b28a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b28c:	f7fc fe8e 	bl	8007fac <HAL_GetTick>
 800b290:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b292:	e00e      	b.n	800b2b2 <HAL_RCC_OscConfig+0x596>
 800b294:	40021000 	.word	0x40021000
 800b298:	40007000 	.word	0x40007000
 800b29c:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b2a0:	f7fc fe84 	bl	8007fac <HAL_GetTick>
 800b2a4:	4602      	mov	r2, r0
 800b2a6:	693b      	ldr	r3, [r7, #16]
 800b2a8:	1ad3      	subs	r3, r2, r3
 800b2aa:	2b02      	cmp	r3, #2
 800b2ac:	d901      	bls.n	800b2b2 <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 800b2ae:	2303      	movs	r3, #3
 800b2b0:	e046      	b.n	800b340 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b2b2:	4b25      	ldr	r3, [pc, #148]	; (800b348 <HAL_RCC_OscConfig+0x62c>)
 800b2b4:	681b      	ldr	r3, [r3, #0]
 800b2b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b2ba:	2b00      	cmp	r3, #0
 800b2bc:	d1f0      	bne.n	800b2a0 <HAL_RCC_OscConfig+0x584>
 800b2be:	e03e      	b.n	800b33e <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	69db      	ldr	r3, [r3, #28]
 800b2c4:	2b01      	cmp	r3, #1
 800b2c6:	d101      	bne.n	800b2cc <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 800b2c8:	2301      	movs	r3, #1
 800b2ca:	e039      	b.n	800b340 <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800b2cc:	4b1e      	ldr	r3, [pc, #120]	; (800b348 <HAL_RCC_OscConfig+0x62c>)
 800b2ce:	68db      	ldr	r3, [r3, #12]
 800b2d0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b2d2:	697b      	ldr	r3, [r7, #20]
 800b2d4:	f003 0203 	and.w	r2, r3, #3
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	6a1b      	ldr	r3, [r3, #32]
 800b2dc:	429a      	cmp	r2, r3
 800b2de:	d12c      	bne.n	800b33a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800b2e0:	697b      	ldr	r3, [r7, #20]
 800b2e2:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b2ea:	3b01      	subs	r3, #1
 800b2ec:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b2ee:	429a      	cmp	r2, r3
 800b2f0:	d123      	bne.n	800b33a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800b2f2:	697b      	ldr	r3, [r7, #20]
 800b2f4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b2fc:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800b2fe:	429a      	cmp	r2, r3
 800b300:	d11b      	bne.n	800b33a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800b302:	697b      	ldr	r3, [r7, #20]
 800b304:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b30c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800b30e:	429a      	cmp	r2, r3
 800b310:	d113      	bne.n	800b33a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b312:	697b      	ldr	r3, [r7, #20]
 800b314:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b31c:	085b      	lsrs	r3, r3, #1
 800b31e:	3b01      	subs	r3, #1
 800b320:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800b322:	429a      	cmp	r2, r3
 800b324:	d109      	bne.n	800b33a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800b326:	697b      	ldr	r3, [r7, #20]
 800b328:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b330:	085b      	lsrs	r3, r3, #1
 800b332:	3b01      	subs	r3, #1
 800b334:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b336:	429a      	cmp	r2, r3
 800b338:	d001      	beq.n	800b33e <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 800b33a:	2301      	movs	r3, #1
 800b33c:	e000      	b.n	800b340 <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 800b33e:	2300      	movs	r3, #0
}
 800b340:	4618      	mov	r0, r3
 800b342:	3720      	adds	r7, #32
 800b344:	46bd      	mov	sp, r7
 800b346:	bd80      	pop	{r7, pc}
 800b348:	40021000 	.word	0x40021000

0800b34c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b34c:	b580      	push	{r7, lr}
 800b34e:	b086      	sub	sp, #24
 800b350:	af00      	add	r7, sp, #0
 800b352:	6078      	str	r0, [r7, #4]
 800b354:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800b356:	2300      	movs	r3, #0
 800b358:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	d101      	bne.n	800b364 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800b360:	2301      	movs	r3, #1
 800b362:	e11e      	b.n	800b5a2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800b364:	4b91      	ldr	r3, [pc, #580]	; (800b5ac <HAL_RCC_ClockConfig+0x260>)
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	f003 030f 	and.w	r3, r3, #15
 800b36c:	683a      	ldr	r2, [r7, #0]
 800b36e:	429a      	cmp	r2, r3
 800b370:	d910      	bls.n	800b394 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b372:	4b8e      	ldr	r3, [pc, #568]	; (800b5ac <HAL_RCC_ClockConfig+0x260>)
 800b374:	681b      	ldr	r3, [r3, #0]
 800b376:	f023 020f 	bic.w	r2, r3, #15
 800b37a:	498c      	ldr	r1, [pc, #560]	; (800b5ac <HAL_RCC_ClockConfig+0x260>)
 800b37c:	683b      	ldr	r3, [r7, #0]
 800b37e:	4313      	orrs	r3, r2
 800b380:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b382:	4b8a      	ldr	r3, [pc, #552]	; (800b5ac <HAL_RCC_ClockConfig+0x260>)
 800b384:	681b      	ldr	r3, [r3, #0]
 800b386:	f003 030f 	and.w	r3, r3, #15
 800b38a:	683a      	ldr	r2, [r7, #0]
 800b38c:	429a      	cmp	r2, r3
 800b38e:	d001      	beq.n	800b394 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800b390:	2301      	movs	r3, #1
 800b392:	e106      	b.n	800b5a2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	681b      	ldr	r3, [r3, #0]
 800b398:	f003 0301 	and.w	r3, r3, #1
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	d073      	beq.n	800b488 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	685b      	ldr	r3, [r3, #4]
 800b3a4:	2b03      	cmp	r3, #3
 800b3a6:	d129      	bne.n	800b3fc <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b3a8:	4b81      	ldr	r3, [pc, #516]	; (800b5b0 <HAL_RCC_ClockConfig+0x264>)
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	d101      	bne.n	800b3b8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800b3b4:	2301      	movs	r3, #1
 800b3b6:	e0f4      	b.n	800b5a2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800b3b8:	f000 f972 	bl	800b6a0 <RCC_GetSysClockFreqFromPLLSource>
 800b3bc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800b3be:	693b      	ldr	r3, [r7, #16]
 800b3c0:	4a7c      	ldr	r2, [pc, #496]	; (800b5b4 <HAL_RCC_ClockConfig+0x268>)
 800b3c2:	4293      	cmp	r3, r2
 800b3c4:	d93f      	bls.n	800b446 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800b3c6:	4b7a      	ldr	r3, [pc, #488]	; (800b5b0 <HAL_RCC_ClockConfig+0x264>)
 800b3c8:	689b      	ldr	r3, [r3, #8]
 800b3ca:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b3ce:	2b00      	cmp	r3, #0
 800b3d0:	d009      	beq.n	800b3e6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	681b      	ldr	r3, [r3, #0]
 800b3d6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	d033      	beq.n	800b446 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	d12f      	bne.n	800b446 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800b3e6:	4b72      	ldr	r3, [pc, #456]	; (800b5b0 <HAL_RCC_ClockConfig+0x264>)
 800b3e8:	689b      	ldr	r3, [r3, #8]
 800b3ea:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b3ee:	4a70      	ldr	r2, [pc, #448]	; (800b5b0 <HAL_RCC_ClockConfig+0x264>)
 800b3f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b3f4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800b3f6:	2380      	movs	r3, #128	; 0x80
 800b3f8:	617b      	str	r3, [r7, #20]
 800b3fa:	e024      	b.n	800b446 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	685b      	ldr	r3, [r3, #4]
 800b400:	2b02      	cmp	r3, #2
 800b402:	d107      	bne.n	800b414 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b404:	4b6a      	ldr	r3, [pc, #424]	; (800b5b0 <HAL_RCC_ClockConfig+0x264>)
 800b406:	681b      	ldr	r3, [r3, #0]
 800b408:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	d109      	bne.n	800b424 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800b410:	2301      	movs	r3, #1
 800b412:	e0c6      	b.n	800b5a2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b414:	4b66      	ldr	r3, [pc, #408]	; (800b5b0 <HAL_RCC_ClockConfig+0x264>)
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	d101      	bne.n	800b424 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800b420:	2301      	movs	r3, #1
 800b422:	e0be      	b.n	800b5a2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800b424:	f000 f8ce 	bl	800b5c4 <HAL_RCC_GetSysClockFreq>
 800b428:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800b42a:	693b      	ldr	r3, [r7, #16]
 800b42c:	4a61      	ldr	r2, [pc, #388]	; (800b5b4 <HAL_RCC_ClockConfig+0x268>)
 800b42e:	4293      	cmp	r3, r2
 800b430:	d909      	bls.n	800b446 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800b432:	4b5f      	ldr	r3, [pc, #380]	; (800b5b0 <HAL_RCC_ClockConfig+0x264>)
 800b434:	689b      	ldr	r3, [r3, #8]
 800b436:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b43a:	4a5d      	ldr	r2, [pc, #372]	; (800b5b0 <HAL_RCC_ClockConfig+0x264>)
 800b43c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b440:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800b442:	2380      	movs	r3, #128	; 0x80
 800b444:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800b446:	4b5a      	ldr	r3, [pc, #360]	; (800b5b0 <HAL_RCC_ClockConfig+0x264>)
 800b448:	689b      	ldr	r3, [r3, #8]
 800b44a:	f023 0203 	bic.w	r2, r3, #3
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	685b      	ldr	r3, [r3, #4]
 800b452:	4957      	ldr	r1, [pc, #348]	; (800b5b0 <HAL_RCC_ClockConfig+0x264>)
 800b454:	4313      	orrs	r3, r2
 800b456:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b458:	f7fc fda8 	bl	8007fac <HAL_GetTick>
 800b45c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b45e:	e00a      	b.n	800b476 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b460:	f7fc fda4 	bl	8007fac <HAL_GetTick>
 800b464:	4602      	mov	r2, r0
 800b466:	68fb      	ldr	r3, [r7, #12]
 800b468:	1ad3      	subs	r3, r2, r3
 800b46a:	f241 3288 	movw	r2, #5000	; 0x1388
 800b46e:	4293      	cmp	r3, r2
 800b470:	d901      	bls.n	800b476 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800b472:	2303      	movs	r3, #3
 800b474:	e095      	b.n	800b5a2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b476:	4b4e      	ldr	r3, [pc, #312]	; (800b5b0 <HAL_RCC_ClockConfig+0x264>)
 800b478:	689b      	ldr	r3, [r3, #8]
 800b47a:	f003 020c 	and.w	r2, r3, #12
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	685b      	ldr	r3, [r3, #4]
 800b482:	009b      	lsls	r3, r3, #2
 800b484:	429a      	cmp	r2, r3
 800b486:	d1eb      	bne.n	800b460 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	f003 0302 	and.w	r3, r3, #2
 800b490:	2b00      	cmp	r3, #0
 800b492:	d023      	beq.n	800b4dc <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	f003 0304 	and.w	r3, r3, #4
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d005      	beq.n	800b4ac <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800b4a0:	4b43      	ldr	r3, [pc, #268]	; (800b5b0 <HAL_RCC_ClockConfig+0x264>)
 800b4a2:	689b      	ldr	r3, [r3, #8]
 800b4a4:	4a42      	ldr	r2, [pc, #264]	; (800b5b0 <HAL_RCC_ClockConfig+0x264>)
 800b4a6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800b4aa:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	681b      	ldr	r3, [r3, #0]
 800b4b0:	f003 0308 	and.w	r3, r3, #8
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	d007      	beq.n	800b4c8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800b4b8:	4b3d      	ldr	r3, [pc, #244]	; (800b5b0 <HAL_RCC_ClockConfig+0x264>)
 800b4ba:	689b      	ldr	r3, [r3, #8]
 800b4bc:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800b4c0:	4a3b      	ldr	r2, [pc, #236]	; (800b5b0 <HAL_RCC_ClockConfig+0x264>)
 800b4c2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800b4c6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b4c8:	4b39      	ldr	r3, [pc, #228]	; (800b5b0 <HAL_RCC_ClockConfig+0x264>)
 800b4ca:	689b      	ldr	r3, [r3, #8]
 800b4cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	689b      	ldr	r3, [r3, #8]
 800b4d4:	4936      	ldr	r1, [pc, #216]	; (800b5b0 <HAL_RCC_ClockConfig+0x264>)
 800b4d6:	4313      	orrs	r3, r2
 800b4d8:	608b      	str	r3, [r1, #8]
 800b4da:	e008      	b.n	800b4ee <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800b4dc:	697b      	ldr	r3, [r7, #20]
 800b4de:	2b80      	cmp	r3, #128	; 0x80
 800b4e0:	d105      	bne.n	800b4ee <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800b4e2:	4b33      	ldr	r3, [pc, #204]	; (800b5b0 <HAL_RCC_ClockConfig+0x264>)
 800b4e4:	689b      	ldr	r3, [r3, #8]
 800b4e6:	4a32      	ldr	r2, [pc, #200]	; (800b5b0 <HAL_RCC_ClockConfig+0x264>)
 800b4e8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b4ec:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800b4ee:	4b2f      	ldr	r3, [pc, #188]	; (800b5ac <HAL_RCC_ClockConfig+0x260>)
 800b4f0:	681b      	ldr	r3, [r3, #0]
 800b4f2:	f003 030f 	and.w	r3, r3, #15
 800b4f6:	683a      	ldr	r2, [r7, #0]
 800b4f8:	429a      	cmp	r2, r3
 800b4fa:	d21d      	bcs.n	800b538 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b4fc:	4b2b      	ldr	r3, [pc, #172]	; (800b5ac <HAL_RCC_ClockConfig+0x260>)
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	f023 020f 	bic.w	r2, r3, #15
 800b504:	4929      	ldr	r1, [pc, #164]	; (800b5ac <HAL_RCC_ClockConfig+0x260>)
 800b506:	683b      	ldr	r3, [r7, #0]
 800b508:	4313      	orrs	r3, r2
 800b50a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800b50c:	f7fc fd4e 	bl	8007fac <HAL_GetTick>
 800b510:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b512:	e00a      	b.n	800b52a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b514:	f7fc fd4a 	bl	8007fac <HAL_GetTick>
 800b518:	4602      	mov	r2, r0
 800b51a:	68fb      	ldr	r3, [r7, #12]
 800b51c:	1ad3      	subs	r3, r2, r3
 800b51e:	f241 3288 	movw	r2, #5000	; 0x1388
 800b522:	4293      	cmp	r3, r2
 800b524:	d901      	bls.n	800b52a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800b526:	2303      	movs	r3, #3
 800b528:	e03b      	b.n	800b5a2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b52a:	4b20      	ldr	r3, [pc, #128]	; (800b5ac <HAL_RCC_ClockConfig+0x260>)
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	f003 030f 	and.w	r3, r3, #15
 800b532:	683a      	ldr	r2, [r7, #0]
 800b534:	429a      	cmp	r2, r3
 800b536:	d1ed      	bne.n	800b514 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	681b      	ldr	r3, [r3, #0]
 800b53c:	f003 0304 	and.w	r3, r3, #4
 800b540:	2b00      	cmp	r3, #0
 800b542:	d008      	beq.n	800b556 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b544:	4b1a      	ldr	r3, [pc, #104]	; (800b5b0 <HAL_RCC_ClockConfig+0x264>)
 800b546:	689b      	ldr	r3, [r3, #8]
 800b548:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	68db      	ldr	r3, [r3, #12]
 800b550:	4917      	ldr	r1, [pc, #92]	; (800b5b0 <HAL_RCC_ClockConfig+0x264>)
 800b552:	4313      	orrs	r3, r2
 800b554:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	681b      	ldr	r3, [r3, #0]
 800b55a:	f003 0308 	and.w	r3, r3, #8
 800b55e:	2b00      	cmp	r3, #0
 800b560:	d009      	beq.n	800b576 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800b562:	4b13      	ldr	r3, [pc, #76]	; (800b5b0 <HAL_RCC_ClockConfig+0x264>)
 800b564:	689b      	ldr	r3, [r3, #8]
 800b566:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	691b      	ldr	r3, [r3, #16]
 800b56e:	00db      	lsls	r3, r3, #3
 800b570:	490f      	ldr	r1, [pc, #60]	; (800b5b0 <HAL_RCC_ClockConfig+0x264>)
 800b572:	4313      	orrs	r3, r2
 800b574:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800b576:	f000 f825 	bl	800b5c4 <HAL_RCC_GetSysClockFreq>
 800b57a:	4601      	mov	r1, r0
 800b57c:	4b0c      	ldr	r3, [pc, #48]	; (800b5b0 <HAL_RCC_ClockConfig+0x264>)
 800b57e:	689b      	ldr	r3, [r3, #8]
 800b580:	091b      	lsrs	r3, r3, #4
 800b582:	f003 030f 	and.w	r3, r3, #15
 800b586:	4a0c      	ldr	r2, [pc, #48]	; (800b5b8 <HAL_RCC_ClockConfig+0x26c>)
 800b588:	5cd3      	ldrb	r3, [r2, r3]
 800b58a:	f003 031f 	and.w	r3, r3, #31
 800b58e:	fa21 f303 	lsr.w	r3, r1, r3
 800b592:	4a0a      	ldr	r2, [pc, #40]	; (800b5bc <HAL_RCC_ClockConfig+0x270>)
 800b594:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800b596:	4b0a      	ldr	r3, [pc, #40]	; (800b5c0 <HAL_RCC_ClockConfig+0x274>)
 800b598:	681b      	ldr	r3, [r3, #0]
 800b59a:	4618      	mov	r0, r3
 800b59c:	f7fc fcba 	bl	8007f14 <HAL_InitTick>
 800b5a0:	4603      	mov	r3, r0
}
 800b5a2:	4618      	mov	r0, r3
 800b5a4:	3718      	adds	r7, #24
 800b5a6:	46bd      	mov	sp, r7
 800b5a8:	bd80      	pop	{r7, pc}
 800b5aa:	bf00      	nop
 800b5ac:	40022000 	.word	0x40022000
 800b5b0:	40021000 	.word	0x40021000
 800b5b4:	04c4b400 	.word	0x04c4b400
 800b5b8:	08013c04 	.word	0x08013c04
 800b5bc:	20000ca8 	.word	0x20000ca8
 800b5c0:	20000cac 	.word	0x20000cac

0800b5c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b5c4:	b480      	push	{r7}
 800b5c6:	b087      	sub	sp, #28
 800b5c8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800b5ca:	4b2c      	ldr	r3, [pc, #176]	; (800b67c <HAL_RCC_GetSysClockFreq+0xb8>)
 800b5cc:	689b      	ldr	r3, [r3, #8]
 800b5ce:	f003 030c 	and.w	r3, r3, #12
 800b5d2:	2b04      	cmp	r3, #4
 800b5d4:	d102      	bne.n	800b5dc <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800b5d6:	4b2a      	ldr	r3, [pc, #168]	; (800b680 <HAL_RCC_GetSysClockFreq+0xbc>)
 800b5d8:	613b      	str	r3, [r7, #16]
 800b5da:	e047      	b.n	800b66c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800b5dc:	4b27      	ldr	r3, [pc, #156]	; (800b67c <HAL_RCC_GetSysClockFreq+0xb8>)
 800b5de:	689b      	ldr	r3, [r3, #8]
 800b5e0:	f003 030c 	and.w	r3, r3, #12
 800b5e4:	2b08      	cmp	r3, #8
 800b5e6:	d102      	bne.n	800b5ee <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800b5e8:	4b26      	ldr	r3, [pc, #152]	; (800b684 <HAL_RCC_GetSysClockFreq+0xc0>)
 800b5ea:	613b      	str	r3, [r7, #16]
 800b5ec:	e03e      	b.n	800b66c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800b5ee:	4b23      	ldr	r3, [pc, #140]	; (800b67c <HAL_RCC_GetSysClockFreq+0xb8>)
 800b5f0:	689b      	ldr	r3, [r3, #8]
 800b5f2:	f003 030c 	and.w	r3, r3, #12
 800b5f6:	2b0c      	cmp	r3, #12
 800b5f8:	d136      	bne.n	800b668 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800b5fa:	4b20      	ldr	r3, [pc, #128]	; (800b67c <HAL_RCC_GetSysClockFreq+0xb8>)
 800b5fc:	68db      	ldr	r3, [r3, #12]
 800b5fe:	f003 0303 	and.w	r3, r3, #3
 800b602:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800b604:	4b1d      	ldr	r3, [pc, #116]	; (800b67c <HAL_RCC_GetSysClockFreq+0xb8>)
 800b606:	68db      	ldr	r3, [r3, #12]
 800b608:	091b      	lsrs	r3, r3, #4
 800b60a:	f003 030f 	and.w	r3, r3, #15
 800b60e:	3301      	adds	r3, #1
 800b610:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800b612:	68fb      	ldr	r3, [r7, #12]
 800b614:	2b03      	cmp	r3, #3
 800b616:	d10c      	bne.n	800b632 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b618:	4a1a      	ldr	r2, [pc, #104]	; (800b684 <HAL_RCC_GetSysClockFreq+0xc0>)
 800b61a:	68bb      	ldr	r3, [r7, #8]
 800b61c:	fbb2 f3f3 	udiv	r3, r2, r3
 800b620:	4a16      	ldr	r2, [pc, #88]	; (800b67c <HAL_RCC_GetSysClockFreq+0xb8>)
 800b622:	68d2      	ldr	r2, [r2, #12]
 800b624:	0a12      	lsrs	r2, r2, #8
 800b626:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800b62a:	fb02 f303 	mul.w	r3, r2, r3
 800b62e:	617b      	str	r3, [r7, #20]
      break;
 800b630:	e00c      	b.n	800b64c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b632:	4a13      	ldr	r2, [pc, #76]	; (800b680 <HAL_RCC_GetSysClockFreq+0xbc>)
 800b634:	68bb      	ldr	r3, [r7, #8]
 800b636:	fbb2 f3f3 	udiv	r3, r2, r3
 800b63a:	4a10      	ldr	r2, [pc, #64]	; (800b67c <HAL_RCC_GetSysClockFreq+0xb8>)
 800b63c:	68d2      	ldr	r2, [r2, #12]
 800b63e:	0a12      	lsrs	r2, r2, #8
 800b640:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800b644:	fb02 f303 	mul.w	r3, r2, r3
 800b648:	617b      	str	r3, [r7, #20]
      break;
 800b64a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800b64c:	4b0b      	ldr	r3, [pc, #44]	; (800b67c <HAL_RCC_GetSysClockFreq+0xb8>)
 800b64e:	68db      	ldr	r3, [r3, #12]
 800b650:	0e5b      	lsrs	r3, r3, #25
 800b652:	f003 0303 	and.w	r3, r3, #3
 800b656:	3301      	adds	r3, #1
 800b658:	005b      	lsls	r3, r3, #1
 800b65a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800b65c:	697a      	ldr	r2, [r7, #20]
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	fbb2 f3f3 	udiv	r3, r2, r3
 800b664:	613b      	str	r3, [r7, #16]
 800b666:	e001      	b.n	800b66c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800b668:	2300      	movs	r3, #0
 800b66a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800b66c:	693b      	ldr	r3, [r7, #16]
}
 800b66e:	4618      	mov	r0, r3
 800b670:	371c      	adds	r7, #28
 800b672:	46bd      	mov	sp, r7
 800b674:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b678:	4770      	bx	lr
 800b67a:	bf00      	nop
 800b67c:	40021000 	.word	0x40021000
 800b680:	00f42400 	.word	0x00f42400
 800b684:	007a1200 	.word	0x007a1200

0800b688 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b688:	b480      	push	{r7}
 800b68a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b68c:	4b03      	ldr	r3, [pc, #12]	; (800b69c <HAL_RCC_GetHCLKFreq+0x14>)
 800b68e:	681b      	ldr	r3, [r3, #0]
}
 800b690:	4618      	mov	r0, r3
 800b692:	46bd      	mov	sp, r7
 800b694:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b698:	4770      	bx	lr
 800b69a:	bf00      	nop
 800b69c:	20000ca8 	.word	0x20000ca8

0800b6a0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800b6a0:	b480      	push	{r7}
 800b6a2:	b087      	sub	sp, #28
 800b6a4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800b6a6:	4b1e      	ldr	r3, [pc, #120]	; (800b720 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b6a8:	68db      	ldr	r3, [r3, #12]
 800b6aa:	f003 0303 	and.w	r3, r3, #3
 800b6ae:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800b6b0:	4b1b      	ldr	r3, [pc, #108]	; (800b720 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b6b2:	68db      	ldr	r3, [r3, #12]
 800b6b4:	091b      	lsrs	r3, r3, #4
 800b6b6:	f003 030f 	and.w	r3, r3, #15
 800b6ba:	3301      	adds	r3, #1
 800b6bc:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800b6be:	693b      	ldr	r3, [r7, #16]
 800b6c0:	2b03      	cmp	r3, #3
 800b6c2:	d10c      	bne.n	800b6de <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b6c4:	4a17      	ldr	r2, [pc, #92]	; (800b724 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800b6c6:	68fb      	ldr	r3, [r7, #12]
 800b6c8:	fbb2 f3f3 	udiv	r3, r2, r3
 800b6cc:	4a14      	ldr	r2, [pc, #80]	; (800b720 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b6ce:	68d2      	ldr	r2, [r2, #12]
 800b6d0:	0a12      	lsrs	r2, r2, #8
 800b6d2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800b6d6:	fb02 f303 	mul.w	r3, r2, r3
 800b6da:	617b      	str	r3, [r7, #20]
    break;
 800b6dc:	e00c      	b.n	800b6f8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b6de:	4a12      	ldr	r2, [pc, #72]	; (800b728 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800b6e0:	68fb      	ldr	r3, [r7, #12]
 800b6e2:	fbb2 f3f3 	udiv	r3, r2, r3
 800b6e6:	4a0e      	ldr	r2, [pc, #56]	; (800b720 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b6e8:	68d2      	ldr	r2, [r2, #12]
 800b6ea:	0a12      	lsrs	r2, r2, #8
 800b6ec:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800b6f0:	fb02 f303 	mul.w	r3, r2, r3
 800b6f4:	617b      	str	r3, [r7, #20]
    break;
 800b6f6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800b6f8:	4b09      	ldr	r3, [pc, #36]	; (800b720 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b6fa:	68db      	ldr	r3, [r3, #12]
 800b6fc:	0e5b      	lsrs	r3, r3, #25
 800b6fe:	f003 0303 	and.w	r3, r3, #3
 800b702:	3301      	adds	r3, #1
 800b704:	005b      	lsls	r3, r3, #1
 800b706:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800b708:	697a      	ldr	r2, [r7, #20]
 800b70a:	68bb      	ldr	r3, [r7, #8]
 800b70c:	fbb2 f3f3 	udiv	r3, r2, r3
 800b710:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800b712:	687b      	ldr	r3, [r7, #4]
}
 800b714:	4618      	mov	r0, r3
 800b716:	371c      	adds	r7, #28
 800b718:	46bd      	mov	sp, r7
 800b71a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b71e:	4770      	bx	lr
 800b720:	40021000 	.word	0x40021000
 800b724:	007a1200 	.word	0x007a1200
 800b728:	00f42400 	.word	0x00f42400

0800b72c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b72c:	b580      	push	{r7, lr}
 800b72e:	b086      	sub	sp, #24
 800b730:	af00      	add	r7, sp, #0
 800b732:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800b734:	2300      	movs	r3, #0
 800b736:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800b738:	2300      	movs	r3, #0
 800b73a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	681b      	ldr	r3, [r3, #0]
 800b740:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800b744:	2b00      	cmp	r3, #0
 800b746:	f000 8098 	beq.w	800b87a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b74a:	2300      	movs	r3, #0
 800b74c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800b74e:	4b43      	ldr	r3, [pc, #268]	; (800b85c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b750:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b752:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b756:	2b00      	cmp	r3, #0
 800b758:	d10d      	bne.n	800b776 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b75a:	4b40      	ldr	r3, [pc, #256]	; (800b85c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b75c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b75e:	4a3f      	ldr	r2, [pc, #252]	; (800b85c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b760:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b764:	6593      	str	r3, [r2, #88]	; 0x58
 800b766:	4b3d      	ldr	r3, [pc, #244]	; (800b85c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b768:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b76a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b76e:	60bb      	str	r3, [r7, #8]
 800b770:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b772:	2301      	movs	r3, #1
 800b774:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b776:	4b3a      	ldr	r3, [pc, #232]	; (800b860 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	4a39      	ldr	r2, [pc, #228]	; (800b860 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800b77c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b780:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b782:	f7fc fc13 	bl	8007fac <HAL_GetTick>
 800b786:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b788:	e009      	b.n	800b79e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b78a:	f7fc fc0f 	bl	8007fac <HAL_GetTick>
 800b78e:	4602      	mov	r2, r0
 800b790:	68fb      	ldr	r3, [r7, #12]
 800b792:	1ad3      	subs	r3, r2, r3
 800b794:	2b02      	cmp	r3, #2
 800b796:	d902      	bls.n	800b79e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800b798:	2303      	movs	r3, #3
 800b79a:	74fb      	strb	r3, [r7, #19]
        break;
 800b79c:	e005      	b.n	800b7aa <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b79e:	4b30      	ldr	r3, [pc, #192]	; (800b860 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800b7a0:	681b      	ldr	r3, [r3, #0]
 800b7a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b7a6:	2b00      	cmp	r3, #0
 800b7a8:	d0ef      	beq.n	800b78a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800b7aa:	7cfb      	ldrb	r3, [r7, #19]
 800b7ac:	2b00      	cmp	r3, #0
 800b7ae:	d159      	bne.n	800b864 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800b7b0:	4b2a      	ldr	r3, [pc, #168]	; (800b85c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b7b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b7b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b7ba:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800b7bc:	697b      	ldr	r3, [r7, #20]
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	d01e      	beq.n	800b800 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b7c6:	697a      	ldr	r2, [r7, #20]
 800b7c8:	429a      	cmp	r2, r3
 800b7ca:	d019      	beq.n	800b800 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800b7cc:	4b23      	ldr	r3, [pc, #140]	; (800b85c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b7ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b7d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b7d6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800b7d8:	4b20      	ldr	r3, [pc, #128]	; (800b85c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b7da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b7de:	4a1f      	ldr	r2, [pc, #124]	; (800b85c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b7e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b7e4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800b7e8:	4b1c      	ldr	r3, [pc, #112]	; (800b85c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b7ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b7ee:	4a1b      	ldr	r2, [pc, #108]	; (800b85c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b7f0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b7f4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800b7f8:	4a18      	ldr	r2, [pc, #96]	; (800b85c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b7fa:	697b      	ldr	r3, [r7, #20]
 800b7fc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800b800:	697b      	ldr	r3, [r7, #20]
 800b802:	f003 0301 	and.w	r3, r3, #1
 800b806:	2b00      	cmp	r3, #0
 800b808:	d016      	beq.n	800b838 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b80a:	f7fc fbcf 	bl	8007fac <HAL_GetTick>
 800b80e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b810:	e00b      	b.n	800b82a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b812:	f7fc fbcb 	bl	8007fac <HAL_GetTick>
 800b816:	4602      	mov	r2, r0
 800b818:	68fb      	ldr	r3, [r7, #12]
 800b81a:	1ad3      	subs	r3, r2, r3
 800b81c:	f241 3288 	movw	r2, #5000	; 0x1388
 800b820:	4293      	cmp	r3, r2
 800b822:	d902      	bls.n	800b82a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800b824:	2303      	movs	r3, #3
 800b826:	74fb      	strb	r3, [r7, #19]
            break;
 800b828:	e006      	b.n	800b838 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b82a:	4b0c      	ldr	r3, [pc, #48]	; (800b85c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b82c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b830:	f003 0302 	and.w	r3, r3, #2
 800b834:	2b00      	cmp	r3, #0
 800b836:	d0ec      	beq.n	800b812 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800b838:	7cfb      	ldrb	r3, [r7, #19]
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	d10b      	bne.n	800b856 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b83e:	4b07      	ldr	r3, [pc, #28]	; (800b85c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b840:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b844:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b84c:	4903      	ldr	r1, [pc, #12]	; (800b85c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b84e:	4313      	orrs	r3, r2
 800b850:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800b854:	e008      	b.n	800b868 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800b856:	7cfb      	ldrb	r3, [r7, #19]
 800b858:	74bb      	strb	r3, [r7, #18]
 800b85a:	e005      	b.n	800b868 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800b85c:	40021000 	.word	0x40021000
 800b860:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b864:	7cfb      	ldrb	r3, [r7, #19]
 800b866:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800b868:	7c7b      	ldrb	r3, [r7, #17]
 800b86a:	2b01      	cmp	r3, #1
 800b86c:	d105      	bne.n	800b87a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b86e:	4baf      	ldr	r3, [pc, #700]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b870:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b872:	4aae      	ldr	r2, [pc, #696]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b874:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b878:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	681b      	ldr	r3, [r3, #0]
 800b87e:	f003 0301 	and.w	r3, r3, #1
 800b882:	2b00      	cmp	r3, #0
 800b884:	d00a      	beq.n	800b89c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800b886:	4ba9      	ldr	r3, [pc, #676]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b888:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b88c:	f023 0203 	bic.w	r2, r3, #3
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	685b      	ldr	r3, [r3, #4]
 800b894:	49a5      	ldr	r1, [pc, #660]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b896:	4313      	orrs	r3, r2
 800b898:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	681b      	ldr	r3, [r3, #0]
 800b8a0:	f003 0302 	and.w	r3, r3, #2
 800b8a4:	2b00      	cmp	r3, #0
 800b8a6:	d00a      	beq.n	800b8be <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800b8a8:	4ba0      	ldr	r3, [pc, #640]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b8aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b8ae:	f023 020c 	bic.w	r2, r3, #12
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	689b      	ldr	r3, [r3, #8]
 800b8b6:	499d      	ldr	r1, [pc, #628]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b8b8:	4313      	orrs	r3, r2
 800b8ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	681b      	ldr	r3, [r3, #0]
 800b8c2:	f003 0304 	and.w	r3, r3, #4
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	d00a      	beq.n	800b8e0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800b8ca:	4b98      	ldr	r3, [pc, #608]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b8cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b8d0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	68db      	ldr	r3, [r3, #12]
 800b8d8:	4994      	ldr	r1, [pc, #592]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b8da:	4313      	orrs	r3, r2
 800b8dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	681b      	ldr	r3, [r3, #0]
 800b8e4:	f003 0308 	and.w	r3, r3, #8
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	d00a      	beq.n	800b902 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800b8ec:	4b8f      	ldr	r3, [pc, #572]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b8ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b8f2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	691b      	ldr	r3, [r3, #16]
 800b8fa:	498c      	ldr	r1, [pc, #560]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b8fc:	4313      	orrs	r3, r2
 800b8fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	681b      	ldr	r3, [r3, #0]
 800b906:	f003 0310 	and.w	r3, r3, #16
 800b90a:	2b00      	cmp	r3, #0
 800b90c:	d00a      	beq.n	800b924 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800b90e:	4b87      	ldr	r3, [pc, #540]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b910:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b914:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	695b      	ldr	r3, [r3, #20]
 800b91c:	4983      	ldr	r1, [pc, #524]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b91e:	4313      	orrs	r3, r2
 800b920:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	681b      	ldr	r3, [r3, #0]
 800b928:	f003 0320 	and.w	r3, r3, #32
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d00a      	beq.n	800b946 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b930:	4b7e      	ldr	r3, [pc, #504]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b932:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b936:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	699b      	ldr	r3, [r3, #24]
 800b93e:	497b      	ldr	r1, [pc, #492]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b940:	4313      	orrs	r3, r2
 800b942:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b94e:	2b00      	cmp	r3, #0
 800b950:	d00a      	beq.n	800b968 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800b952:	4b76      	ldr	r3, [pc, #472]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b954:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b958:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	69db      	ldr	r3, [r3, #28]
 800b960:	4972      	ldr	r1, [pc, #456]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b962:	4313      	orrs	r3, r2
 800b964:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b970:	2b00      	cmp	r3, #0
 800b972:	d00a      	beq.n	800b98a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800b974:	4b6d      	ldr	r3, [pc, #436]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b976:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b97a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	6a1b      	ldr	r3, [r3, #32]
 800b982:	496a      	ldr	r1, [pc, #424]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b984:	4313      	orrs	r3, r2
 800b986:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	681b      	ldr	r3, [r3, #0]
 800b98e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b992:	2b00      	cmp	r3, #0
 800b994:	d00a      	beq.n	800b9ac <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800b996:	4b65      	ldr	r3, [pc, #404]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b998:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b99c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b9a4:	4961      	ldr	r1, [pc, #388]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b9a6:	4313      	orrs	r3, r2
 800b9a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	681b      	ldr	r3, [r3, #0]
 800b9b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	d00a      	beq.n	800b9ce <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800b9b8:	4b5c      	ldr	r3, [pc, #368]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b9ba:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800b9be:	f023 0203 	bic.w	r2, r3, #3
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b9c6:	4959      	ldr	r1, [pc, #356]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b9c8:	4313      	orrs	r3, r2
 800b9ca:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	681b      	ldr	r3, [r3, #0]
 800b9d2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b9d6:	2b00      	cmp	r3, #0
 800b9d8:	d00a      	beq.n	800b9f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b9da:	4b54      	ldr	r3, [pc, #336]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b9dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b9e0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b9e8:	4950      	ldr	r1, [pc, #320]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b9ea:	4313      	orrs	r3, r2
 800b9ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	681b      	ldr	r3, [r3, #0]
 800b9f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d015      	beq.n	800ba28 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b9fc:	4b4b      	ldr	r3, [pc, #300]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b9fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ba02:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba0a:	4948      	ldr	r1, [pc, #288]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800ba0c:	4313      	orrs	r3, r2
 800ba0e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba16:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ba1a:	d105      	bne.n	800ba28 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ba1c:	4b43      	ldr	r3, [pc, #268]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800ba1e:	68db      	ldr	r3, [r3, #12]
 800ba20:	4a42      	ldr	r2, [pc, #264]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800ba22:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ba26:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	681b      	ldr	r3, [r3, #0]
 800ba2c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ba30:	2b00      	cmp	r3, #0
 800ba32:	d015      	beq.n	800ba60 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800ba34:	4b3d      	ldr	r3, [pc, #244]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800ba36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ba3a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ba42:	493a      	ldr	r1, [pc, #232]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800ba44:	4313      	orrs	r3, r2
 800ba46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ba4e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800ba52:	d105      	bne.n	800ba60 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ba54:	4b35      	ldr	r3, [pc, #212]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800ba56:	68db      	ldr	r3, [r3, #12]
 800ba58:	4a34      	ldr	r2, [pc, #208]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800ba5a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ba5e:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	681b      	ldr	r3, [r3, #0]
 800ba64:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800ba68:	2b00      	cmp	r3, #0
 800ba6a:	d015      	beq.n	800ba98 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800ba6c:	4b2f      	ldr	r3, [pc, #188]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800ba6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ba72:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba7a:	492c      	ldr	r1, [pc, #176]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800ba7c:	4313      	orrs	r3, r2
 800ba7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba86:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800ba8a:	d105      	bne.n	800ba98 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ba8c:	4b27      	ldr	r3, [pc, #156]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800ba8e:	68db      	ldr	r3, [r3, #12]
 800ba90:	4a26      	ldr	r2, [pc, #152]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800ba92:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ba96:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	681b      	ldr	r3, [r3, #0]
 800ba9c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800baa0:	2b00      	cmp	r3, #0
 800baa2:	d015      	beq.n	800bad0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800baa4:	4b21      	ldr	r3, [pc, #132]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800baa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800baaa:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bab2:	491e      	ldr	r1, [pc, #120]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bab4:	4313      	orrs	r3, r2
 800bab6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800babe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bac2:	d105      	bne.n	800bad0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bac4:	4b19      	ldr	r3, [pc, #100]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bac6:	68db      	ldr	r3, [r3, #12]
 800bac8:	4a18      	ldr	r2, [pc, #96]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800baca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bace:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800bad0:	687b      	ldr	r3, [r7, #4]
 800bad2:	681b      	ldr	r3, [r3, #0]
 800bad4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800bad8:	2b00      	cmp	r3, #0
 800bada:	d015      	beq.n	800bb08 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800badc:	4b13      	ldr	r3, [pc, #76]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bade:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bae2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800baea:	4910      	ldr	r1, [pc, #64]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800baec:	4313      	orrs	r3, r2
 800baee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800baf6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bafa:	d105      	bne.n	800bb08 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bafc:	4b0b      	ldr	r3, [pc, #44]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bafe:	68db      	ldr	r3, [r3, #12]
 800bb00:	4a0a      	ldr	r2, [pc, #40]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bb02:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bb06:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	d018      	beq.n	800bb46 <HAL_RCCEx_PeriphCLKConfig+0x41a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800bb14:	4b05      	ldr	r3, [pc, #20]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bb16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bb1a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bb22:	4902      	ldr	r1, [pc, #8]	; (800bb2c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bb24:	4313      	orrs	r3, r2
 800bb26:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800bb2a:	e001      	b.n	800bb30 <HAL_RCCEx_PeriphCLKConfig+0x404>
 800bb2c:	40021000 	.word	0x40021000
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bb34:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800bb38:	d105      	bne.n	800bb46 <HAL_RCCEx_PeriphCLKConfig+0x41a>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800bb3a:	4b21      	ldr	r3, [pc, #132]	; (800bbc0 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800bb3c:	68db      	ldr	r3, [r3, #12]
 800bb3e:	4a20      	ldr	r2, [pc, #128]	; (800bbc0 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800bb40:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800bb44:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	681b      	ldr	r3, [r3, #0]
 800bb4a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800bb4e:	2b00      	cmp	r3, #0
 800bb50:	d015      	beq.n	800bb7e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800bb52:	4b1b      	ldr	r3, [pc, #108]	; (800bbc0 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800bb54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bb58:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bb60:	4917      	ldr	r1, [pc, #92]	; (800bbc0 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800bb62:	4313      	orrs	r3, r2
 800bb64:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bb6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bb70:	d105      	bne.n	800bb7e <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800bb72:	4b13      	ldr	r3, [pc, #76]	; (800bbc0 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800bb74:	68db      	ldr	r3, [r3, #12]
 800bb76:	4a12      	ldr	r2, [pc, #72]	; (800bbc0 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800bb78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800bb7c:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	681b      	ldr	r3, [r3, #0]
 800bb82:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	d015      	beq.n	800bbb6 <HAL_RCCEx_PeriphCLKConfig+0x48a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800bb8a:	4b0d      	ldr	r3, [pc, #52]	; (800bbc0 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800bb8c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800bb90:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bb98:	4909      	ldr	r1, [pc, #36]	; (800bbc0 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800bb9a:	4313      	orrs	r3, r2
 800bb9c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bba4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800bba8:	d105      	bne.n	800bbb6 <HAL_RCCEx_PeriphCLKConfig+0x48a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bbaa:	4b05      	ldr	r3, [pc, #20]	; (800bbc0 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800bbac:	68db      	ldr	r3, [r3, #12]
 800bbae:	4a04      	ldr	r2, [pc, #16]	; (800bbc0 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800bbb0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bbb4:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800bbb6:	7cbb      	ldrb	r3, [r7, #18]
}
 800bbb8:	4618      	mov	r0, r3
 800bbba:	3718      	adds	r7, #24
 800bbbc:	46bd      	mov	sp, r7
 800bbbe:	bd80      	pop	{r7, pc}
 800bbc0:	40021000 	.word	0x40021000

0800bbc4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800bbc4:	b580      	push	{r7, lr}
 800bbc6:	b084      	sub	sp, #16
 800bbc8:	af00      	add	r7, sp, #0
 800bbca:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	2b00      	cmp	r3, #0
 800bbd0:	d101      	bne.n	800bbd6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800bbd2:	2301      	movs	r3, #1
 800bbd4:	e084      	b.n	800bce0 <HAL_SPI_Init+0x11c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	2200      	movs	r2, #0
 800bbda:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800bbe2:	b2db      	uxtb	r3, r3
 800bbe4:	2b00      	cmp	r3, #0
 800bbe6:	d106      	bne.n	800bbf6 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	2200      	movs	r2, #0
 800bbec:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800bbf0:	6878      	ldr	r0, [r7, #4]
 800bbf2:	f7fb fc23 	bl	800743c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	2202      	movs	r2, #2
 800bbfa:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	681b      	ldr	r3, [r3, #0]
 800bc02:	681a      	ldr	r2, [r3, #0]
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	681b      	ldr	r3, [r3, #0]
 800bc08:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bc0c:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	68db      	ldr	r3, [r3, #12]
 800bc12:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800bc16:	d902      	bls.n	800bc1e <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800bc18:	2300      	movs	r3, #0
 800bc1a:	60fb      	str	r3, [r7, #12]
 800bc1c:	e002      	b.n	800bc24 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800bc1e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800bc22:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	68db      	ldr	r3, [r3, #12]
 800bc28:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800bc2c:	d007      	beq.n	800bc3e <HAL_SPI_Init+0x7a>
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	68db      	ldr	r3, [r3, #12]
 800bc32:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800bc36:	d002      	beq.n	800bc3e <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	2200      	movs	r2, #0
 800bc3c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	d10b      	bne.n	800bc5e <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	68db      	ldr	r3, [r3, #12]
 800bc4a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800bc4e:	d903      	bls.n	800bc58 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	2202      	movs	r2, #2
 800bc54:	631a      	str	r2, [r3, #48]	; 0x30
 800bc56:	e002      	b.n	800bc5e <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	2201      	movs	r2, #1
 800bc5c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	685a      	ldr	r2, [r3, #4]
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	689b      	ldr	r3, [r3, #8]
 800bc66:	431a      	orrs	r2, r3
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	691b      	ldr	r3, [r3, #16]
 800bc6c:	431a      	orrs	r2, r3
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	695b      	ldr	r3, [r3, #20]
 800bc72:	431a      	orrs	r2, r3
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	699b      	ldr	r3, [r3, #24]
 800bc78:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800bc7c:	431a      	orrs	r2, r3
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	69db      	ldr	r3, [r3, #28]
 800bc82:	431a      	orrs	r2, r3
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	6a1b      	ldr	r3, [r3, #32]
 800bc88:	ea42 0103 	orr.w	r1, r2, r3
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	681b      	ldr	r3, [r3, #0]
 800bc94:	430a      	orrs	r2, r1
 800bc96:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	699b      	ldr	r3, [r3, #24]
 800bc9c:	0c1b      	lsrs	r3, r3, #16
 800bc9e:	f003 0204 	and.w	r2, r3, #4
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bca6:	431a      	orrs	r2, r3
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bcac:	431a      	orrs	r2, r3
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	68db      	ldr	r3, [r3, #12]
 800bcb2:	ea42 0103 	orr.w	r1, r2, r3
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	681b      	ldr	r3, [r3, #0]
 800bcba:	68fa      	ldr	r2, [r7, #12]
 800bcbc:	430a      	orrs	r2, r1
 800bcbe:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	69da      	ldr	r2, [r3, #28]
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	681b      	ldr	r3, [r3, #0]
 800bcca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800bcce:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	2200      	movs	r2, #0
 800bcd4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	2201      	movs	r2, #1
 800bcda:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800bcde:	2300      	movs	r3, #0
}
 800bce0:	4618      	mov	r0, r3
 800bce2:	3710      	adds	r7, #16
 800bce4:	46bd      	mov	sp, r7
 800bce6:	bd80      	pop	{r7, pc}

0800bce8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800bce8:	b580      	push	{r7, lr}
 800bcea:	b082      	sub	sp, #8
 800bcec:	af00      	add	r7, sp, #0
 800bcee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	2b00      	cmp	r3, #0
 800bcf4:	d101      	bne.n	800bcfa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800bcf6:	2301      	movs	r3, #1
 800bcf8:	e049      	b.n	800bd8e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bd00:	b2db      	uxtb	r3, r3
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	d106      	bne.n	800bd14 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	2200      	movs	r2, #0
 800bd0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800bd0e:	6878      	ldr	r0, [r7, #4]
 800bd10:	f7fc f802 	bl	8007d18 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	2202      	movs	r2, #2
 800bd18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	681a      	ldr	r2, [r3, #0]
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	3304      	adds	r3, #4
 800bd24:	4619      	mov	r1, r3
 800bd26:	4610      	mov	r0, r2
 800bd28:	f000 fe5c 	bl	800c9e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	2201      	movs	r2, #1
 800bd30:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	2201      	movs	r2, #1
 800bd38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	2201      	movs	r2, #1
 800bd40:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	2201      	movs	r2, #1
 800bd48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	2201      	movs	r2, #1
 800bd50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	2201      	movs	r2, #1
 800bd58:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	2201      	movs	r2, #1
 800bd60:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	2201      	movs	r2, #1
 800bd68:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	2201      	movs	r2, #1
 800bd70:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	2201      	movs	r2, #1
 800bd78:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	2201      	movs	r2, #1
 800bd80:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	2201      	movs	r2, #1
 800bd88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800bd8c:	2300      	movs	r3, #0
}
 800bd8e:	4618      	mov	r0, r3
 800bd90:	3708      	adds	r7, #8
 800bd92:	46bd      	mov	sp, r7
 800bd94:	bd80      	pop	{r7, pc}
	...

0800bd98 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800bd98:	b480      	push	{r7}
 800bd9a:	b085      	sub	sp, #20
 800bd9c:	af00      	add	r7, sp, #0
 800bd9e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bda6:	b2db      	uxtb	r3, r3
 800bda8:	2b01      	cmp	r3, #1
 800bdaa:	d001      	beq.n	800bdb0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800bdac:	2301      	movs	r3, #1
 800bdae:	e019      	b.n	800bde4 <HAL_TIM_Base_Start+0x4c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	2202      	movs	r2, #2
 800bdb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	681b      	ldr	r3, [r3, #0]
 800bdbc:	689a      	ldr	r2, [r3, #8]
 800bdbe:	4b0c      	ldr	r3, [pc, #48]	; (800bdf0 <HAL_TIM_Base_Start+0x58>)
 800bdc0:	4013      	ands	r3, r2
 800bdc2:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bdc4:	68fb      	ldr	r3, [r7, #12]
 800bdc6:	2b06      	cmp	r3, #6
 800bdc8:	d00b      	beq.n	800bde2 <HAL_TIM_Base_Start+0x4a>
 800bdca:	68fb      	ldr	r3, [r7, #12]
 800bdcc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bdd0:	d007      	beq.n	800bde2 <HAL_TIM_Base_Start+0x4a>
  {
    __HAL_TIM_ENABLE(htim);
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	681b      	ldr	r3, [r3, #0]
 800bdd6:	681a      	ldr	r2, [r3, #0]
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	681b      	ldr	r3, [r3, #0]
 800bddc:	f042 0201 	orr.w	r2, r2, #1
 800bde0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800bde2:	2300      	movs	r3, #0
}
 800bde4:	4618      	mov	r0, r3
 800bde6:	3714      	adds	r7, #20
 800bde8:	46bd      	mov	sp, r7
 800bdea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdee:	4770      	bx	lr
 800bdf0:	00010007 	.word	0x00010007

0800bdf4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800bdf4:	b480      	push	{r7}
 800bdf6:	b085      	sub	sp, #20
 800bdf8:	af00      	add	r7, sp, #0
 800bdfa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800be02:	b2db      	uxtb	r3, r3
 800be04:	2b01      	cmp	r3, #1
 800be06:	d001      	beq.n	800be0c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800be08:	2301      	movs	r3, #1
 800be0a:	e021      	b.n	800be50 <HAL_TIM_Base_Start_IT+0x5c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	2202      	movs	r2, #2
 800be10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	681b      	ldr	r3, [r3, #0]
 800be18:	68da      	ldr	r2, [r3, #12]
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	681b      	ldr	r3, [r3, #0]
 800be1e:	f042 0201 	orr.w	r2, r2, #1
 800be22:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	681b      	ldr	r3, [r3, #0]
 800be28:	689a      	ldr	r2, [r3, #8]
 800be2a:	4b0c      	ldr	r3, [pc, #48]	; (800be5c <HAL_TIM_Base_Start_IT+0x68>)
 800be2c:	4013      	ands	r3, r2
 800be2e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800be30:	68fb      	ldr	r3, [r7, #12]
 800be32:	2b06      	cmp	r3, #6
 800be34:	d00b      	beq.n	800be4e <HAL_TIM_Base_Start_IT+0x5a>
 800be36:	68fb      	ldr	r3, [r7, #12]
 800be38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800be3c:	d007      	beq.n	800be4e <HAL_TIM_Base_Start_IT+0x5a>
  {
    __HAL_TIM_ENABLE(htim);
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	681b      	ldr	r3, [r3, #0]
 800be42:	681a      	ldr	r2, [r3, #0]
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	681b      	ldr	r3, [r3, #0]
 800be48:	f042 0201 	orr.w	r2, r2, #1
 800be4c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800be4e:	2300      	movs	r3, #0
}
 800be50:	4618      	mov	r0, r3
 800be52:	3714      	adds	r7, #20
 800be54:	46bd      	mov	sp, r7
 800be56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be5a:	4770      	bx	lr
 800be5c:	00010007 	.word	0x00010007

0800be60 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800be60:	b480      	push	{r7}
 800be62:	b083      	sub	sp, #12
 800be64:	af00      	add	r7, sp, #0
 800be66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	681b      	ldr	r3, [r3, #0]
 800be6c:	68da      	ldr	r2, [r3, #12]
 800be6e:	687b      	ldr	r3, [r7, #4]
 800be70:	681b      	ldr	r3, [r3, #0]
 800be72:	f022 0201 	bic.w	r2, r2, #1
 800be76:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	681b      	ldr	r3, [r3, #0]
 800be7c:	6a1a      	ldr	r2, [r3, #32]
 800be7e:	f241 1311 	movw	r3, #4369	; 0x1111
 800be82:	4013      	ands	r3, r2
 800be84:	2b00      	cmp	r3, #0
 800be86:	d10f      	bne.n	800bea8 <HAL_TIM_Base_Stop_IT+0x48>
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	681b      	ldr	r3, [r3, #0]
 800be8c:	6a1a      	ldr	r2, [r3, #32]
 800be8e:	f244 4344 	movw	r3, #17476	; 0x4444
 800be92:	4013      	ands	r3, r2
 800be94:	2b00      	cmp	r3, #0
 800be96:	d107      	bne.n	800bea8 <HAL_TIM_Base_Stop_IT+0x48>
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	681b      	ldr	r3, [r3, #0]
 800be9c:	681a      	ldr	r2, [r3, #0]
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	681b      	ldr	r3, [r3, #0]
 800bea2:	f022 0201 	bic.w	r2, r2, #1
 800bea6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	2201      	movs	r2, #1
 800beac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800beb0:	2300      	movs	r3, #0
}
 800beb2:	4618      	mov	r0, r3
 800beb4:	370c      	adds	r7, #12
 800beb6:	46bd      	mov	sp, r7
 800beb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bebc:	4770      	bx	lr

0800bebe <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800bebe:	b580      	push	{r7, lr}
 800bec0:	b082      	sub	sp, #8
 800bec2:	af00      	add	r7, sp, #0
 800bec4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	2b00      	cmp	r3, #0
 800beca:	d101      	bne.n	800bed0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800becc:	2301      	movs	r3, #1
 800bece:	e049      	b.n	800bf64 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bed6:	b2db      	uxtb	r3, r3
 800bed8:	2b00      	cmp	r3, #0
 800beda:	d106      	bne.n	800beea <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	2200      	movs	r2, #0
 800bee0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800bee4:	6878      	ldr	r0, [r7, #4]
 800bee6:	f000 f841 	bl	800bf6c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	2202      	movs	r2, #2
 800beee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	681a      	ldr	r2, [r3, #0]
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	3304      	adds	r3, #4
 800befa:	4619      	mov	r1, r3
 800befc:	4610      	mov	r0, r2
 800befe:	f000 fd71 	bl	800c9e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	2201      	movs	r2, #1
 800bf06:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	2201      	movs	r2, #1
 800bf0e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	2201      	movs	r2, #1
 800bf16:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	2201      	movs	r2, #1
 800bf1e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	2201      	movs	r2, #1
 800bf26:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	2201      	movs	r2, #1
 800bf2e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	2201      	movs	r2, #1
 800bf36:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	2201      	movs	r2, #1
 800bf3e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	2201      	movs	r2, #1
 800bf46:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	2201      	movs	r2, #1
 800bf4e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	2201      	movs	r2, #1
 800bf56:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	2201      	movs	r2, #1
 800bf5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800bf62:	2300      	movs	r3, #0
}
 800bf64:	4618      	mov	r0, r3
 800bf66:	3708      	adds	r7, #8
 800bf68:	46bd      	mov	sp, r7
 800bf6a:	bd80      	pop	{r7, pc}

0800bf6c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800bf6c:	b480      	push	{r7}
 800bf6e:	b083      	sub	sp, #12
 800bf70:	af00      	add	r7, sp, #0
 800bf72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800bf74:	bf00      	nop
 800bf76:	370c      	adds	r7, #12
 800bf78:	46bd      	mov	sp, r7
 800bf7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf7e:	4770      	bx	lr

0800bf80 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800bf80:	b580      	push	{r7, lr}
 800bf82:	b084      	sub	sp, #16
 800bf84:	af00      	add	r7, sp, #0
 800bf86:	6078      	str	r0, [r7, #4]
 800bf88:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800bf8a:	683b      	ldr	r3, [r7, #0]
 800bf8c:	2b00      	cmp	r3, #0
 800bf8e:	d109      	bne.n	800bfa4 <HAL_TIM_PWM_Start+0x24>
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800bf96:	b2db      	uxtb	r3, r3
 800bf98:	2b01      	cmp	r3, #1
 800bf9a:	bf14      	ite	ne
 800bf9c:	2301      	movne	r3, #1
 800bf9e:	2300      	moveq	r3, #0
 800bfa0:	b2db      	uxtb	r3, r3
 800bfa2:	e03c      	b.n	800c01e <HAL_TIM_PWM_Start+0x9e>
 800bfa4:	683b      	ldr	r3, [r7, #0]
 800bfa6:	2b04      	cmp	r3, #4
 800bfa8:	d109      	bne.n	800bfbe <HAL_TIM_PWM_Start+0x3e>
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800bfb0:	b2db      	uxtb	r3, r3
 800bfb2:	2b01      	cmp	r3, #1
 800bfb4:	bf14      	ite	ne
 800bfb6:	2301      	movne	r3, #1
 800bfb8:	2300      	moveq	r3, #0
 800bfba:	b2db      	uxtb	r3, r3
 800bfbc:	e02f      	b.n	800c01e <HAL_TIM_PWM_Start+0x9e>
 800bfbe:	683b      	ldr	r3, [r7, #0]
 800bfc0:	2b08      	cmp	r3, #8
 800bfc2:	d109      	bne.n	800bfd8 <HAL_TIM_PWM_Start+0x58>
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800bfca:	b2db      	uxtb	r3, r3
 800bfcc:	2b01      	cmp	r3, #1
 800bfce:	bf14      	ite	ne
 800bfd0:	2301      	movne	r3, #1
 800bfd2:	2300      	moveq	r3, #0
 800bfd4:	b2db      	uxtb	r3, r3
 800bfd6:	e022      	b.n	800c01e <HAL_TIM_PWM_Start+0x9e>
 800bfd8:	683b      	ldr	r3, [r7, #0]
 800bfda:	2b0c      	cmp	r3, #12
 800bfdc:	d109      	bne.n	800bff2 <HAL_TIM_PWM_Start+0x72>
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800bfe4:	b2db      	uxtb	r3, r3
 800bfe6:	2b01      	cmp	r3, #1
 800bfe8:	bf14      	ite	ne
 800bfea:	2301      	movne	r3, #1
 800bfec:	2300      	moveq	r3, #0
 800bfee:	b2db      	uxtb	r3, r3
 800bff0:	e015      	b.n	800c01e <HAL_TIM_PWM_Start+0x9e>
 800bff2:	683b      	ldr	r3, [r7, #0]
 800bff4:	2b10      	cmp	r3, #16
 800bff6:	d109      	bne.n	800c00c <HAL_TIM_PWM_Start+0x8c>
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800bffe:	b2db      	uxtb	r3, r3
 800c000:	2b01      	cmp	r3, #1
 800c002:	bf14      	ite	ne
 800c004:	2301      	movne	r3, #1
 800c006:	2300      	moveq	r3, #0
 800c008:	b2db      	uxtb	r3, r3
 800c00a:	e008      	b.n	800c01e <HAL_TIM_PWM_Start+0x9e>
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800c012:	b2db      	uxtb	r3, r3
 800c014:	2b01      	cmp	r3, #1
 800c016:	bf14      	ite	ne
 800c018:	2301      	movne	r3, #1
 800c01a:	2300      	moveq	r3, #0
 800c01c:	b2db      	uxtb	r3, r3
 800c01e:	2b00      	cmp	r3, #0
 800c020:	d001      	beq.n	800c026 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800c022:	2301      	movs	r3, #1
 800c024:	e073      	b.n	800c10e <HAL_TIM_PWM_Start+0x18e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c026:	683b      	ldr	r3, [r7, #0]
 800c028:	2b00      	cmp	r3, #0
 800c02a:	d104      	bne.n	800c036 <HAL_TIM_PWM_Start+0xb6>
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	2202      	movs	r2, #2
 800c030:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c034:	e023      	b.n	800c07e <HAL_TIM_PWM_Start+0xfe>
 800c036:	683b      	ldr	r3, [r7, #0]
 800c038:	2b04      	cmp	r3, #4
 800c03a:	d104      	bne.n	800c046 <HAL_TIM_PWM_Start+0xc6>
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	2202      	movs	r2, #2
 800c040:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c044:	e01b      	b.n	800c07e <HAL_TIM_PWM_Start+0xfe>
 800c046:	683b      	ldr	r3, [r7, #0]
 800c048:	2b08      	cmp	r3, #8
 800c04a:	d104      	bne.n	800c056 <HAL_TIM_PWM_Start+0xd6>
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	2202      	movs	r2, #2
 800c050:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c054:	e013      	b.n	800c07e <HAL_TIM_PWM_Start+0xfe>
 800c056:	683b      	ldr	r3, [r7, #0]
 800c058:	2b0c      	cmp	r3, #12
 800c05a:	d104      	bne.n	800c066 <HAL_TIM_PWM_Start+0xe6>
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	2202      	movs	r2, #2
 800c060:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c064:	e00b      	b.n	800c07e <HAL_TIM_PWM_Start+0xfe>
 800c066:	683b      	ldr	r3, [r7, #0]
 800c068:	2b10      	cmp	r3, #16
 800c06a:	d104      	bne.n	800c076 <HAL_TIM_PWM_Start+0xf6>
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	2202      	movs	r2, #2
 800c070:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c074:	e003      	b.n	800c07e <HAL_TIM_PWM_Start+0xfe>
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	2202      	movs	r2, #2
 800c07a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	681b      	ldr	r3, [r3, #0]
 800c082:	2201      	movs	r2, #1
 800c084:	6839      	ldr	r1, [r7, #0]
 800c086:	4618      	mov	r0, r3
 800c088:	f001 f91a 	bl	800d2c0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	681b      	ldr	r3, [r3, #0]
 800c090:	4a21      	ldr	r2, [pc, #132]	; (800c118 <HAL_TIM_PWM_Start+0x198>)
 800c092:	4293      	cmp	r3, r2
 800c094:	d018      	beq.n	800c0c8 <HAL_TIM_PWM_Start+0x148>
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	681b      	ldr	r3, [r3, #0]
 800c09a:	4a20      	ldr	r2, [pc, #128]	; (800c11c <HAL_TIM_PWM_Start+0x19c>)
 800c09c:	4293      	cmp	r3, r2
 800c09e:	d013      	beq.n	800c0c8 <HAL_TIM_PWM_Start+0x148>
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	681b      	ldr	r3, [r3, #0]
 800c0a4:	4a1e      	ldr	r2, [pc, #120]	; (800c120 <HAL_TIM_PWM_Start+0x1a0>)
 800c0a6:	4293      	cmp	r3, r2
 800c0a8:	d00e      	beq.n	800c0c8 <HAL_TIM_PWM_Start+0x148>
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	681b      	ldr	r3, [r3, #0]
 800c0ae:	4a1d      	ldr	r2, [pc, #116]	; (800c124 <HAL_TIM_PWM_Start+0x1a4>)
 800c0b0:	4293      	cmp	r3, r2
 800c0b2:	d009      	beq.n	800c0c8 <HAL_TIM_PWM_Start+0x148>
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	681b      	ldr	r3, [r3, #0]
 800c0b8:	4a1b      	ldr	r2, [pc, #108]	; (800c128 <HAL_TIM_PWM_Start+0x1a8>)
 800c0ba:	4293      	cmp	r3, r2
 800c0bc:	d004      	beq.n	800c0c8 <HAL_TIM_PWM_Start+0x148>
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	681b      	ldr	r3, [r3, #0]
 800c0c2:	4a1a      	ldr	r2, [pc, #104]	; (800c12c <HAL_TIM_PWM_Start+0x1ac>)
 800c0c4:	4293      	cmp	r3, r2
 800c0c6:	d101      	bne.n	800c0cc <HAL_TIM_PWM_Start+0x14c>
 800c0c8:	2301      	movs	r3, #1
 800c0ca:	e000      	b.n	800c0ce <HAL_TIM_PWM_Start+0x14e>
 800c0cc:	2300      	movs	r3, #0
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	d007      	beq.n	800c0e2 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	681b      	ldr	r3, [r3, #0]
 800c0d6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	681b      	ldr	r3, [r3, #0]
 800c0dc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800c0e0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	681b      	ldr	r3, [r3, #0]
 800c0e6:	689a      	ldr	r2, [r3, #8]
 800c0e8:	4b11      	ldr	r3, [pc, #68]	; (800c130 <HAL_TIM_PWM_Start+0x1b0>)
 800c0ea:	4013      	ands	r3, r2
 800c0ec:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c0ee:	68fb      	ldr	r3, [r7, #12]
 800c0f0:	2b06      	cmp	r3, #6
 800c0f2:	d00b      	beq.n	800c10c <HAL_TIM_PWM_Start+0x18c>
 800c0f4:	68fb      	ldr	r3, [r7, #12]
 800c0f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c0fa:	d007      	beq.n	800c10c <HAL_TIM_PWM_Start+0x18c>
  {
    __HAL_TIM_ENABLE(htim);
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	681b      	ldr	r3, [r3, #0]
 800c100:	681a      	ldr	r2, [r3, #0]
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	681b      	ldr	r3, [r3, #0]
 800c106:	f042 0201 	orr.w	r2, r2, #1
 800c10a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800c10c:	2300      	movs	r3, #0
}
 800c10e:	4618      	mov	r0, r3
 800c110:	3710      	adds	r7, #16
 800c112:	46bd      	mov	sp, r7
 800c114:	bd80      	pop	{r7, pc}
 800c116:	bf00      	nop
 800c118:	40012c00 	.word	0x40012c00
 800c11c:	40013400 	.word	0x40013400
 800c120:	40014000 	.word	0x40014000
 800c124:	40014400 	.word	0x40014400
 800c128:	40014800 	.word	0x40014800
 800c12c:	40015000 	.word	0x40015000
 800c130:	00010007 	.word	0x00010007

0800c134 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800c134:	b580      	push	{r7, lr}
 800c136:	b086      	sub	sp, #24
 800c138:	af00      	add	r7, sp, #0
 800c13a:	6078      	str	r0, [r7, #4]
 800c13c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	2b00      	cmp	r3, #0
 800c142:	d101      	bne.n	800c148 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800c144:	2301      	movs	r3, #1
 800c146:	e097      	b.n	800c278 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c14e:	b2db      	uxtb	r3, r3
 800c150:	2b00      	cmp	r3, #0
 800c152:	d106      	bne.n	800c162 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	2200      	movs	r2, #0
 800c158:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800c15c:	6878      	ldr	r0, [r7, #4]
 800c15e:	f7fb fd8f 	bl	8007c80 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	2202      	movs	r2, #2
 800c166:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800c16a:	687b      	ldr	r3, [r7, #4]
 800c16c:	681b      	ldr	r3, [r3, #0]
 800c16e:	689b      	ldr	r3, [r3, #8]
 800c170:	687a      	ldr	r2, [r7, #4]
 800c172:	6812      	ldr	r2, [r2, #0]
 800c174:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 800c178:	f023 0307 	bic.w	r3, r3, #7
 800c17c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	681a      	ldr	r2, [r3, #0]
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	3304      	adds	r3, #4
 800c186:	4619      	mov	r1, r3
 800c188:	4610      	mov	r0, r2
 800c18a:	f000 fc2b 	bl	800c9e4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	681b      	ldr	r3, [r3, #0]
 800c192:	689b      	ldr	r3, [r3, #8]
 800c194:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	681b      	ldr	r3, [r3, #0]
 800c19a:	699b      	ldr	r3, [r3, #24]
 800c19c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	681b      	ldr	r3, [r3, #0]
 800c1a2:	6a1b      	ldr	r3, [r3, #32]
 800c1a4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800c1a6:	683b      	ldr	r3, [r7, #0]
 800c1a8:	681b      	ldr	r3, [r3, #0]
 800c1aa:	697a      	ldr	r2, [r7, #20]
 800c1ac:	4313      	orrs	r3, r2
 800c1ae:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800c1b0:	693b      	ldr	r3, [r7, #16]
 800c1b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c1b6:	f023 0303 	bic.w	r3, r3, #3
 800c1ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800c1bc:	683b      	ldr	r3, [r7, #0]
 800c1be:	689a      	ldr	r2, [r3, #8]
 800c1c0:	683b      	ldr	r3, [r7, #0]
 800c1c2:	699b      	ldr	r3, [r3, #24]
 800c1c4:	021b      	lsls	r3, r3, #8
 800c1c6:	4313      	orrs	r3, r2
 800c1c8:	693a      	ldr	r2, [r7, #16]
 800c1ca:	4313      	orrs	r3, r2
 800c1cc:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800c1ce:	693b      	ldr	r3, [r7, #16]
 800c1d0:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800c1d4:	f023 030c 	bic.w	r3, r3, #12
 800c1d8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800c1da:	693b      	ldr	r3, [r7, #16]
 800c1dc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800c1e0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800c1e4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800c1e6:	683b      	ldr	r3, [r7, #0]
 800c1e8:	68da      	ldr	r2, [r3, #12]
 800c1ea:	683b      	ldr	r3, [r7, #0]
 800c1ec:	69db      	ldr	r3, [r3, #28]
 800c1ee:	021b      	lsls	r3, r3, #8
 800c1f0:	4313      	orrs	r3, r2
 800c1f2:	693a      	ldr	r2, [r7, #16]
 800c1f4:	4313      	orrs	r3, r2
 800c1f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800c1f8:	683b      	ldr	r3, [r7, #0]
 800c1fa:	691b      	ldr	r3, [r3, #16]
 800c1fc:	011a      	lsls	r2, r3, #4
 800c1fe:	683b      	ldr	r3, [r7, #0]
 800c200:	6a1b      	ldr	r3, [r3, #32]
 800c202:	031b      	lsls	r3, r3, #12
 800c204:	4313      	orrs	r3, r2
 800c206:	693a      	ldr	r2, [r7, #16]
 800c208:	4313      	orrs	r3, r2
 800c20a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800c20c:	68fb      	ldr	r3, [r7, #12]
 800c20e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800c212:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800c214:	68fb      	ldr	r3, [r7, #12]
 800c216:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800c21a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800c21c:	683b      	ldr	r3, [r7, #0]
 800c21e:	685a      	ldr	r2, [r3, #4]
 800c220:	683b      	ldr	r3, [r7, #0]
 800c222:	695b      	ldr	r3, [r3, #20]
 800c224:	011b      	lsls	r3, r3, #4
 800c226:	4313      	orrs	r3, r2
 800c228:	68fa      	ldr	r2, [r7, #12]
 800c22a:	4313      	orrs	r3, r2
 800c22c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	681b      	ldr	r3, [r3, #0]
 800c232:	697a      	ldr	r2, [r7, #20]
 800c234:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	693a      	ldr	r2, [r7, #16]
 800c23c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	681b      	ldr	r3, [r3, #0]
 800c242:	68fa      	ldr	r2, [r7, #12]
 800c244:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	2201      	movs	r2, #1
 800c24a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	2201      	movs	r2, #1
 800c252:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	2201      	movs	r2, #1
 800c25a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	2201      	movs	r2, #1
 800c262:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	2201      	movs	r2, #1
 800c26a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	2201      	movs	r2, #1
 800c272:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c276:	2300      	movs	r3, #0
}
 800c278:	4618      	mov	r0, r3
 800c27a:	3718      	adds	r7, #24
 800c27c:	46bd      	mov	sp, r7
 800c27e:	bd80      	pop	{r7, pc}

0800c280 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c280:	b580      	push	{r7, lr}
 800c282:	b082      	sub	sp, #8
 800c284:	af00      	add	r7, sp, #0
 800c286:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	681b      	ldr	r3, [r3, #0]
 800c28c:	691b      	ldr	r3, [r3, #16]
 800c28e:	f003 0302 	and.w	r3, r3, #2
 800c292:	2b02      	cmp	r3, #2
 800c294:	d122      	bne.n	800c2dc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	681b      	ldr	r3, [r3, #0]
 800c29a:	68db      	ldr	r3, [r3, #12]
 800c29c:	f003 0302 	and.w	r3, r3, #2
 800c2a0:	2b02      	cmp	r3, #2
 800c2a2:	d11b      	bne.n	800c2dc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	681b      	ldr	r3, [r3, #0]
 800c2a8:	f06f 0202 	mvn.w	r2, #2
 800c2ac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	2201      	movs	r2, #1
 800c2b2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	681b      	ldr	r3, [r3, #0]
 800c2b8:	699b      	ldr	r3, [r3, #24]
 800c2ba:	f003 0303 	and.w	r3, r3, #3
 800c2be:	2b00      	cmp	r3, #0
 800c2c0:	d003      	beq.n	800c2ca <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c2c2:	6878      	ldr	r0, [r7, #4]
 800c2c4:	f000 fb70 	bl	800c9a8 <HAL_TIM_IC_CaptureCallback>
 800c2c8:	e005      	b.n	800c2d6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c2ca:	6878      	ldr	r0, [r7, #4]
 800c2cc:	f000 fb62 	bl	800c994 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c2d0:	6878      	ldr	r0, [r7, #4]
 800c2d2:	f000 fb73 	bl	800c9bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	2200      	movs	r2, #0
 800c2da:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	681b      	ldr	r3, [r3, #0]
 800c2e0:	691b      	ldr	r3, [r3, #16]
 800c2e2:	f003 0304 	and.w	r3, r3, #4
 800c2e6:	2b04      	cmp	r3, #4
 800c2e8:	d122      	bne.n	800c330 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	681b      	ldr	r3, [r3, #0]
 800c2ee:	68db      	ldr	r3, [r3, #12]
 800c2f0:	f003 0304 	and.w	r3, r3, #4
 800c2f4:	2b04      	cmp	r3, #4
 800c2f6:	d11b      	bne.n	800c330 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	681b      	ldr	r3, [r3, #0]
 800c2fc:	f06f 0204 	mvn.w	r2, #4
 800c300:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	2202      	movs	r2, #2
 800c306:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	681b      	ldr	r3, [r3, #0]
 800c30c:	699b      	ldr	r3, [r3, #24]
 800c30e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c312:	2b00      	cmp	r3, #0
 800c314:	d003      	beq.n	800c31e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c316:	6878      	ldr	r0, [r7, #4]
 800c318:	f000 fb46 	bl	800c9a8 <HAL_TIM_IC_CaptureCallback>
 800c31c:	e005      	b.n	800c32a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c31e:	6878      	ldr	r0, [r7, #4]
 800c320:	f000 fb38 	bl	800c994 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c324:	6878      	ldr	r0, [r7, #4]
 800c326:	f000 fb49 	bl	800c9bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	2200      	movs	r2, #0
 800c32e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	681b      	ldr	r3, [r3, #0]
 800c334:	691b      	ldr	r3, [r3, #16]
 800c336:	f003 0308 	and.w	r3, r3, #8
 800c33a:	2b08      	cmp	r3, #8
 800c33c:	d122      	bne.n	800c384 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	681b      	ldr	r3, [r3, #0]
 800c342:	68db      	ldr	r3, [r3, #12]
 800c344:	f003 0308 	and.w	r3, r3, #8
 800c348:	2b08      	cmp	r3, #8
 800c34a:	d11b      	bne.n	800c384 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	681b      	ldr	r3, [r3, #0]
 800c350:	f06f 0208 	mvn.w	r2, #8
 800c354:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	2204      	movs	r2, #4
 800c35a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	681b      	ldr	r3, [r3, #0]
 800c360:	69db      	ldr	r3, [r3, #28]
 800c362:	f003 0303 	and.w	r3, r3, #3
 800c366:	2b00      	cmp	r3, #0
 800c368:	d003      	beq.n	800c372 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c36a:	6878      	ldr	r0, [r7, #4]
 800c36c:	f000 fb1c 	bl	800c9a8 <HAL_TIM_IC_CaptureCallback>
 800c370:	e005      	b.n	800c37e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c372:	6878      	ldr	r0, [r7, #4]
 800c374:	f000 fb0e 	bl	800c994 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c378:	6878      	ldr	r0, [r7, #4]
 800c37a:	f000 fb1f 	bl	800c9bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	2200      	movs	r2, #0
 800c382:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	681b      	ldr	r3, [r3, #0]
 800c388:	691b      	ldr	r3, [r3, #16]
 800c38a:	f003 0310 	and.w	r3, r3, #16
 800c38e:	2b10      	cmp	r3, #16
 800c390:	d122      	bne.n	800c3d8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	681b      	ldr	r3, [r3, #0]
 800c396:	68db      	ldr	r3, [r3, #12]
 800c398:	f003 0310 	and.w	r3, r3, #16
 800c39c:	2b10      	cmp	r3, #16
 800c39e:	d11b      	bne.n	800c3d8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	681b      	ldr	r3, [r3, #0]
 800c3a4:	f06f 0210 	mvn.w	r2, #16
 800c3a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	2208      	movs	r2, #8
 800c3ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	681b      	ldr	r3, [r3, #0]
 800c3b4:	69db      	ldr	r3, [r3, #28]
 800c3b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c3ba:	2b00      	cmp	r3, #0
 800c3bc:	d003      	beq.n	800c3c6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c3be:	6878      	ldr	r0, [r7, #4]
 800c3c0:	f000 faf2 	bl	800c9a8 <HAL_TIM_IC_CaptureCallback>
 800c3c4:	e005      	b.n	800c3d2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c3c6:	6878      	ldr	r0, [r7, #4]
 800c3c8:	f000 fae4 	bl	800c994 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c3cc:	6878      	ldr	r0, [r7, #4]
 800c3ce:	f000 faf5 	bl	800c9bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	2200      	movs	r2, #0
 800c3d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	681b      	ldr	r3, [r3, #0]
 800c3dc:	691b      	ldr	r3, [r3, #16]
 800c3de:	f003 0301 	and.w	r3, r3, #1
 800c3e2:	2b01      	cmp	r3, #1
 800c3e4:	d10e      	bne.n	800c404 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	681b      	ldr	r3, [r3, #0]
 800c3ea:	68db      	ldr	r3, [r3, #12]
 800c3ec:	f003 0301 	and.w	r3, r3, #1
 800c3f0:	2b01      	cmp	r3, #1
 800c3f2:	d107      	bne.n	800c404 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	681b      	ldr	r3, [r3, #0]
 800c3f8:	f06f 0201 	mvn.w	r2, #1
 800c3fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c3fe:	6878      	ldr	r0, [r7, #4]
 800c400:	f000 fabe 	bl	800c980 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	681b      	ldr	r3, [r3, #0]
 800c408:	691b      	ldr	r3, [r3, #16]
 800c40a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c40e:	2b80      	cmp	r3, #128	; 0x80
 800c410:	d10e      	bne.n	800c430 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	681b      	ldr	r3, [r3, #0]
 800c416:	68db      	ldr	r3, [r3, #12]
 800c418:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c41c:	2b80      	cmp	r3, #128	; 0x80
 800c41e:	d107      	bne.n	800c430 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	681b      	ldr	r3, [r3, #0]
 800c424:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800c428:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c42a:	6878      	ldr	r0, [r7, #4]
 800c42c:	f001 f8c0 	bl	800d5b0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	681b      	ldr	r3, [r3, #0]
 800c434:	691b      	ldr	r3, [r3, #16]
 800c436:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c43a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c43e:	d10e      	bne.n	800c45e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c440:	687b      	ldr	r3, [r7, #4]
 800c442:	681b      	ldr	r3, [r3, #0]
 800c444:	68db      	ldr	r3, [r3, #12]
 800c446:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c44a:	2b80      	cmp	r3, #128	; 0x80
 800c44c:	d107      	bne.n	800c45e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	681b      	ldr	r3, [r3, #0]
 800c452:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800c456:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800c458:	6878      	ldr	r0, [r7, #4]
 800c45a:	f001 f8b3 	bl	800d5c4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800c45e:	687b      	ldr	r3, [r7, #4]
 800c460:	681b      	ldr	r3, [r3, #0]
 800c462:	691b      	ldr	r3, [r3, #16]
 800c464:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c468:	2b40      	cmp	r3, #64	; 0x40
 800c46a:	d10e      	bne.n	800c48a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	681b      	ldr	r3, [r3, #0]
 800c470:	68db      	ldr	r3, [r3, #12]
 800c472:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c476:	2b40      	cmp	r3, #64	; 0x40
 800c478:	d107      	bne.n	800c48a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	681b      	ldr	r3, [r3, #0]
 800c47e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800c482:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c484:	6878      	ldr	r0, [r7, #4]
 800c486:	f000 faa3 	bl	800c9d0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	681b      	ldr	r3, [r3, #0]
 800c48e:	691b      	ldr	r3, [r3, #16]
 800c490:	f003 0320 	and.w	r3, r3, #32
 800c494:	2b20      	cmp	r3, #32
 800c496:	d10e      	bne.n	800c4b6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	681b      	ldr	r3, [r3, #0]
 800c49c:	68db      	ldr	r3, [r3, #12]
 800c49e:	f003 0320 	and.w	r3, r3, #32
 800c4a2:	2b20      	cmp	r3, #32
 800c4a4:	d107      	bne.n	800c4b6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	681b      	ldr	r3, [r3, #0]
 800c4aa:	f06f 0220 	mvn.w	r2, #32
 800c4ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c4b0:	6878      	ldr	r0, [r7, #4]
 800c4b2:	f001 f873 	bl	800d59c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	681b      	ldr	r3, [r3, #0]
 800c4ba:	691b      	ldr	r3, [r3, #16]
 800c4bc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c4c0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c4c4:	d10f      	bne.n	800c4e6 <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	681b      	ldr	r3, [r3, #0]
 800c4ca:	68db      	ldr	r3, [r3, #12]
 800c4cc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c4d0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c4d4:	d107      	bne.n	800c4e6 <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	681b      	ldr	r3, [r3, #0]
 800c4da:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800c4de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800c4e0:	6878      	ldr	r0, [r7, #4]
 800c4e2:	f001 f879 	bl	800d5d8 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	681b      	ldr	r3, [r3, #0]
 800c4ea:	691b      	ldr	r3, [r3, #16]
 800c4ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800c4f0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c4f4:	d10f      	bne.n	800c516 <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	681b      	ldr	r3, [r3, #0]
 800c4fa:	68db      	ldr	r3, [r3, #12]
 800c4fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800c500:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c504:	d107      	bne.n	800c516 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	681b      	ldr	r3, [r3, #0]
 800c50a:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800c50e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800c510:	6878      	ldr	r0, [r7, #4]
 800c512:	f001 f86b 	bl	800d5ec <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	681b      	ldr	r3, [r3, #0]
 800c51a:	691b      	ldr	r3, [r3, #16]
 800c51c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c520:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c524:	d10f      	bne.n	800c546 <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	681b      	ldr	r3, [r3, #0]
 800c52a:	68db      	ldr	r3, [r3, #12]
 800c52c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c530:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c534:	d107      	bne.n	800c546 <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	681b      	ldr	r3, [r3, #0]
 800c53a:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800c53e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800c540:	6878      	ldr	r0, [r7, #4]
 800c542:	f001 f85d 	bl	800d600 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	681b      	ldr	r3, [r3, #0]
 800c54a:	691b      	ldr	r3, [r3, #16]
 800c54c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c550:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c554:	d10f      	bne.n	800c576 <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	681b      	ldr	r3, [r3, #0]
 800c55a:	68db      	ldr	r3, [r3, #12]
 800c55c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c560:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c564:	d107      	bne.n	800c576 <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	681b      	ldr	r3, [r3, #0]
 800c56a:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 800c56e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800c570:	6878      	ldr	r0, [r7, #4]
 800c572:	f001 f84f 	bl	800d614 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c576:	bf00      	nop
 800c578:	3708      	adds	r7, #8
 800c57a:	46bd      	mov	sp, r7
 800c57c:	bd80      	pop	{r7, pc}
	...

0800c580 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800c580:	b580      	push	{r7, lr}
 800c582:	b084      	sub	sp, #16
 800c584:	af00      	add	r7, sp, #0
 800c586:	60f8      	str	r0, [r7, #12]
 800c588:	60b9      	str	r1, [r7, #8]
 800c58a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c58c:	68fb      	ldr	r3, [r7, #12]
 800c58e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c592:	2b01      	cmp	r3, #1
 800c594:	d101      	bne.n	800c59a <HAL_TIM_PWM_ConfigChannel+0x1a>
 800c596:	2302      	movs	r3, #2
 800c598:	e0fd      	b.n	800c796 <HAL_TIM_PWM_ConfigChannel+0x216>
 800c59a:	68fb      	ldr	r3, [r7, #12]
 800c59c:	2201      	movs	r2, #1
 800c59e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	2b14      	cmp	r3, #20
 800c5a6:	f200 80f0 	bhi.w	800c78a <HAL_TIM_PWM_ConfigChannel+0x20a>
 800c5aa:	a201      	add	r2, pc, #4	; (adr r2, 800c5b0 <HAL_TIM_PWM_ConfigChannel+0x30>)
 800c5ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c5b0:	0800c605 	.word	0x0800c605
 800c5b4:	0800c78b 	.word	0x0800c78b
 800c5b8:	0800c78b 	.word	0x0800c78b
 800c5bc:	0800c78b 	.word	0x0800c78b
 800c5c0:	0800c645 	.word	0x0800c645
 800c5c4:	0800c78b 	.word	0x0800c78b
 800c5c8:	0800c78b 	.word	0x0800c78b
 800c5cc:	0800c78b 	.word	0x0800c78b
 800c5d0:	0800c687 	.word	0x0800c687
 800c5d4:	0800c78b 	.word	0x0800c78b
 800c5d8:	0800c78b 	.word	0x0800c78b
 800c5dc:	0800c78b 	.word	0x0800c78b
 800c5e0:	0800c6c7 	.word	0x0800c6c7
 800c5e4:	0800c78b 	.word	0x0800c78b
 800c5e8:	0800c78b 	.word	0x0800c78b
 800c5ec:	0800c78b 	.word	0x0800c78b
 800c5f0:	0800c709 	.word	0x0800c709
 800c5f4:	0800c78b 	.word	0x0800c78b
 800c5f8:	0800c78b 	.word	0x0800c78b
 800c5fc:	0800c78b 	.word	0x0800c78b
 800c600:	0800c749 	.word	0x0800c749
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c604:	68fb      	ldr	r3, [r7, #12]
 800c606:	681b      	ldr	r3, [r3, #0]
 800c608:	68b9      	ldr	r1, [r7, #8]
 800c60a:	4618      	mov	r0, r3
 800c60c:	f000 fa92 	bl	800cb34 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800c610:	68fb      	ldr	r3, [r7, #12]
 800c612:	681b      	ldr	r3, [r3, #0]
 800c614:	699a      	ldr	r2, [r3, #24]
 800c616:	68fb      	ldr	r3, [r7, #12]
 800c618:	681b      	ldr	r3, [r3, #0]
 800c61a:	f042 0208 	orr.w	r2, r2, #8
 800c61e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800c620:	68fb      	ldr	r3, [r7, #12]
 800c622:	681b      	ldr	r3, [r3, #0]
 800c624:	699a      	ldr	r2, [r3, #24]
 800c626:	68fb      	ldr	r3, [r7, #12]
 800c628:	681b      	ldr	r3, [r3, #0]
 800c62a:	f022 0204 	bic.w	r2, r2, #4
 800c62e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800c630:	68fb      	ldr	r3, [r7, #12]
 800c632:	681b      	ldr	r3, [r3, #0]
 800c634:	6999      	ldr	r1, [r3, #24]
 800c636:	68bb      	ldr	r3, [r7, #8]
 800c638:	691a      	ldr	r2, [r3, #16]
 800c63a:	68fb      	ldr	r3, [r7, #12]
 800c63c:	681b      	ldr	r3, [r3, #0]
 800c63e:	430a      	orrs	r2, r1
 800c640:	619a      	str	r2, [r3, #24]
      break;
 800c642:	e0a3      	b.n	800c78c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c644:	68fb      	ldr	r3, [r7, #12]
 800c646:	681b      	ldr	r3, [r3, #0]
 800c648:	68b9      	ldr	r1, [r7, #8]
 800c64a:	4618      	mov	r0, r3
 800c64c:	f000 fb0c 	bl	800cc68 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800c650:	68fb      	ldr	r3, [r7, #12]
 800c652:	681b      	ldr	r3, [r3, #0]
 800c654:	699a      	ldr	r2, [r3, #24]
 800c656:	68fb      	ldr	r3, [r7, #12]
 800c658:	681b      	ldr	r3, [r3, #0]
 800c65a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c65e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800c660:	68fb      	ldr	r3, [r7, #12]
 800c662:	681b      	ldr	r3, [r3, #0]
 800c664:	699a      	ldr	r2, [r3, #24]
 800c666:	68fb      	ldr	r3, [r7, #12]
 800c668:	681b      	ldr	r3, [r3, #0]
 800c66a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c66e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800c670:	68fb      	ldr	r3, [r7, #12]
 800c672:	681b      	ldr	r3, [r3, #0]
 800c674:	6999      	ldr	r1, [r3, #24]
 800c676:	68bb      	ldr	r3, [r7, #8]
 800c678:	691b      	ldr	r3, [r3, #16]
 800c67a:	021a      	lsls	r2, r3, #8
 800c67c:	68fb      	ldr	r3, [r7, #12]
 800c67e:	681b      	ldr	r3, [r3, #0]
 800c680:	430a      	orrs	r2, r1
 800c682:	619a      	str	r2, [r3, #24]
      break;
 800c684:	e082      	b.n	800c78c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c686:	68fb      	ldr	r3, [r7, #12]
 800c688:	681b      	ldr	r3, [r3, #0]
 800c68a:	68b9      	ldr	r1, [r7, #8]
 800c68c:	4618      	mov	r0, r3
 800c68e:	f000 fb7f 	bl	800cd90 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800c692:	68fb      	ldr	r3, [r7, #12]
 800c694:	681b      	ldr	r3, [r3, #0]
 800c696:	69da      	ldr	r2, [r3, #28]
 800c698:	68fb      	ldr	r3, [r7, #12]
 800c69a:	681b      	ldr	r3, [r3, #0]
 800c69c:	f042 0208 	orr.w	r2, r2, #8
 800c6a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800c6a2:	68fb      	ldr	r3, [r7, #12]
 800c6a4:	681b      	ldr	r3, [r3, #0]
 800c6a6:	69da      	ldr	r2, [r3, #28]
 800c6a8:	68fb      	ldr	r3, [r7, #12]
 800c6aa:	681b      	ldr	r3, [r3, #0]
 800c6ac:	f022 0204 	bic.w	r2, r2, #4
 800c6b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800c6b2:	68fb      	ldr	r3, [r7, #12]
 800c6b4:	681b      	ldr	r3, [r3, #0]
 800c6b6:	69d9      	ldr	r1, [r3, #28]
 800c6b8:	68bb      	ldr	r3, [r7, #8]
 800c6ba:	691a      	ldr	r2, [r3, #16]
 800c6bc:	68fb      	ldr	r3, [r7, #12]
 800c6be:	681b      	ldr	r3, [r3, #0]
 800c6c0:	430a      	orrs	r2, r1
 800c6c2:	61da      	str	r2, [r3, #28]
      break;
 800c6c4:	e062      	b.n	800c78c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c6c6:	68fb      	ldr	r3, [r7, #12]
 800c6c8:	681b      	ldr	r3, [r3, #0]
 800c6ca:	68b9      	ldr	r1, [r7, #8]
 800c6cc:	4618      	mov	r0, r3
 800c6ce:	f000 fbf1 	bl	800ceb4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800c6d2:	68fb      	ldr	r3, [r7, #12]
 800c6d4:	681b      	ldr	r3, [r3, #0]
 800c6d6:	69da      	ldr	r2, [r3, #28]
 800c6d8:	68fb      	ldr	r3, [r7, #12]
 800c6da:	681b      	ldr	r3, [r3, #0]
 800c6dc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c6e0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800c6e2:	68fb      	ldr	r3, [r7, #12]
 800c6e4:	681b      	ldr	r3, [r3, #0]
 800c6e6:	69da      	ldr	r2, [r3, #28]
 800c6e8:	68fb      	ldr	r3, [r7, #12]
 800c6ea:	681b      	ldr	r3, [r3, #0]
 800c6ec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c6f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800c6f2:	68fb      	ldr	r3, [r7, #12]
 800c6f4:	681b      	ldr	r3, [r3, #0]
 800c6f6:	69d9      	ldr	r1, [r3, #28]
 800c6f8:	68bb      	ldr	r3, [r7, #8]
 800c6fa:	691b      	ldr	r3, [r3, #16]
 800c6fc:	021a      	lsls	r2, r3, #8
 800c6fe:	68fb      	ldr	r3, [r7, #12]
 800c700:	681b      	ldr	r3, [r3, #0]
 800c702:	430a      	orrs	r2, r1
 800c704:	61da      	str	r2, [r3, #28]
      break;
 800c706:	e041      	b.n	800c78c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800c708:	68fb      	ldr	r3, [r7, #12]
 800c70a:	681b      	ldr	r3, [r3, #0]
 800c70c:	68b9      	ldr	r1, [r7, #8]
 800c70e:	4618      	mov	r0, r3
 800c710:	f000 fc64 	bl	800cfdc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800c714:	68fb      	ldr	r3, [r7, #12]
 800c716:	681b      	ldr	r3, [r3, #0]
 800c718:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800c71a:	68fb      	ldr	r3, [r7, #12]
 800c71c:	681b      	ldr	r3, [r3, #0]
 800c71e:	f042 0208 	orr.w	r2, r2, #8
 800c722:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800c724:	68fb      	ldr	r3, [r7, #12]
 800c726:	681b      	ldr	r3, [r3, #0]
 800c728:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800c72a:	68fb      	ldr	r3, [r7, #12]
 800c72c:	681b      	ldr	r3, [r3, #0]
 800c72e:	f022 0204 	bic.w	r2, r2, #4
 800c732:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800c734:	68fb      	ldr	r3, [r7, #12]
 800c736:	681b      	ldr	r3, [r3, #0]
 800c738:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800c73a:	68bb      	ldr	r3, [r7, #8]
 800c73c:	691a      	ldr	r2, [r3, #16]
 800c73e:	68fb      	ldr	r3, [r7, #12]
 800c740:	681b      	ldr	r3, [r3, #0]
 800c742:	430a      	orrs	r2, r1
 800c744:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800c746:	e021      	b.n	800c78c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800c748:	68fb      	ldr	r3, [r7, #12]
 800c74a:	681b      	ldr	r3, [r3, #0]
 800c74c:	68b9      	ldr	r1, [r7, #8]
 800c74e:	4618      	mov	r0, r3
 800c750:	f000 fcae 	bl	800d0b0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800c754:	68fb      	ldr	r3, [r7, #12]
 800c756:	681b      	ldr	r3, [r3, #0]
 800c758:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800c75a:	68fb      	ldr	r3, [r7, #12]
 800c75c:	681b      	ldr	r3, [r3, #0]
 800c75e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c762:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800c764:	68fb      	ldr	r3, [r7, #12]
 800c766:	681b      	ldr	r3, [r3, #0]
 800c768:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800c76a:	68fb      	ldr	r3, [r7, #12]
 800c76c:	681b      	ldr	r3, [r3, #0]
 800c76e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c772:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800c774:	68fb      	ldr	r3, [r7, #12]
 800c776:	681b      	ldr	r3, [r3, #0]
 800c778:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800c77a:	68bb      	ldr	r3, [r7, #8]
 800c77c:	691b      	ldr	r3, [r3, #16]
 800c77e:	021a      	lsls	r2, r3, #8
 800c780:	68fb      	ldr	r3, [r7, #12]
 800c782:	681b      	ldr	r3, [r3, #0]
 800c784:	430a      	orrs	r2, r1
 800c786:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800c788:	e000      	b.n	800c78c <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 800c78a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800c78c:	68fb      	ldr	r3, [r7, #12]
 800c78e:	2200      	movs	r2, #0
 800c790:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c794:	2300      	movs	r3, #0
}
 800c796:	4618      	mov	r0, r3
 800c798:	3710      	adds	r7, #16
 800c79a:	46bd      	mov	sp, r7
 800c79c:	bd80      	pop	{r7, pc}
 800c79e:	bf00      	nop

0800c7a0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800c7a0:	b580      	push	{r7, lr}
 800c7a2:	b084      	sub	sp, #16
 800c7a4:	af00      	add	r7, sp, #0
 800c7a6:	6078      	str	r0, [r7, #4]
 800c7a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c7b0:	2b01      	cmp	r3, #1
 800c7b2:	d101      	bne.n	800c7b8 <HAL_TIM_ConfigClockSource+0x18>
 800c7b4:	2302      	movs	r3, #2
 800c7b6:	e0d2      	b.n	800c95e <HAL_TIM_ConfigClockSource+0x1be>
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	2201      	movs	r2, #1
 800c7bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	2202      	movs	r2, #2
 800c7c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800c7c8:	687b      	ldr	r3, [r7, #4]
 800c7ca:	681b      	ldr	r3, [r3, #0]
 800c7cc:	689b      	ldr	r3, [r3, #8]
 800c7ce:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800c7d0:	68fb      	ldr	r3, [r7, #12]
 800c7d2:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800c7d6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800c7da:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c7dc:	68fb      	ldr	r3, [r7, #12]
 800c7de:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800c7e2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	681b      	ldr	r3, [r3, #0]
 800c7e8:	68fa      	ldr	r2, [r7, #12]
 800c7ea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800c7ec:	683b      	ldr	r3, [r7, #0]
 800c7ee:	681b      	ldr	r3, [r3, #0]
 800c7f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c7f4:	f000 80a9 	beq.w	800c94a <HAL_TIM_ConfigClockSource+0x1aa>
 800c7f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c7fc:	d81a      	bhi.n	800c834 <HAL_TIM_ConfigClockSource+0x94>
 800c7fe:	2b30      	cmp	r3, #48	; 0x30
 800c800:	f000 809a 	beq.w	800c938 <HAL_TIM_ConfigClockSource+0x198>
 800c804:	2b30      	cmp	r3, #48	; 0x30
 800c806:	d809      	bhi.n	800c81c <HAL_TIM_ConfigClockSource+0x7c>
 800c808:	2b10      	cmp	r3, #16
 800c80a:	f000 8095 	beq.w	800c938 <HAL_TIM_ConfigClockSource+0x198>
 800c80e:	2b20      	cmp	r3, #32
 800c810:	f000 8092 	beq.w	800c938 <HAL_TIM_ConfigClockSource+0x198>
 800c814:	2b00      	cmp	r3, #0
 800c816:	f000 808f 	beq.w	800c938 <HAL_TIM_ConfigClockSource+0x198>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800c81a:	e097      	b.n	800c94c <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800c81c:	2b50      	cmp	r3, #80	; 0x50
 800c81e:	d05b      	beq.n	800c8d8 <HAL_TIM_ConfigClockSource+0x138>
 800c820:	2b50      	cmp	r3, #80	; 0x50
 800c822:	d802      	bhi.n	800c82a <HAL_TIM_ConfigClockSource+0x8a>
 800c824:	2b40      	cmp	r3, #64	; 0x40
 800c826:	d077      	beq.n	800c918 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800c828:	e090      	b.n	800c94c <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800c82a:	2b60      	cmp	r3, #96	; 0x60
 800c82c:	d064      	beq.n	800c8f8 <HAL_TIM_ConfigClockSource+0x158>
 800c82e:	2b70      	cmp	r3, #112	; 0x70
 800c830:	d028      	beq.n	800c884 <HAL_TIM_ConfigClockSource+0xe4>
      break;
 800c832:	e08b      	b.n	800c94c <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800c834:	4a4c      	ldr	r2, [pc, #304]	; (800c968 <HAL_TIM_ConfigClockSource+0x1c8>)
 800c836:	4293      	cmp	r3, r2
 800c838:	d07e      	beq.n	800c938 <HAL_TIM_ConfigClockSource+0x198>
 800c83a:	4a4b      	ldr	r2, [pc, #300]	; (800c968 <HAL_TIM_ConfigClockSource+0x1c8>)
 800c83c:	4293      	cmp	r3, r2
 800c83e:	d810      	bhi.n	800c862 <HAL_TIM_ConfigClockSource+0xc2>
 800c840:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c844:	d078      	beq.n	800c938 <HAL_TIM_ConfigClockSource+0x198>
 800c846:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c84a:	d803      	bhi.n	800c854 <HAL_TIM_ConfigClockSource+0xb4>
 800c84c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c850:	d02f      	beq.n	800c8b2 <HAL_TIM_ConfigClockSource+0x112>
      break;
 800c852:	e07b      	b.n	800c94c <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800c854:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800c858:	d06e      	beq.n	800c938 <HAL_TIM_ConfigClockSource+0x198>
 800c85a:	4a44      	ldr	r2, [pc, #272]	; (800c96c <HAL_TIM_ConfigClockSource+0x1cc>)
 800c85c:	4293      	cmp	r3, r2
 800c85e:	d06b      	beq.n	800c938 <HAL_TIM_ConfigClockSource+0x198>
      break;
 800c860:	e074      	b.n	800c94c <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800c862:	4a43      	ldr	r2, [pc, #268]	; (800c970 <HAL_TIM_ConfigClockSource+0x1d0>)
 800c864:	4293      	cmp	r3, r2
 800c866:	d067      	beq.n	800c938 <HAL_TIM_ConfigClockSource+0x198>
 800c868:	4a41      	ldr	r2, [pc, #260]	; (800c970 <HAL_TIM_ConfigClockSource+0x1d0>)
 800c86a:	4293      	cmp	r3, r2
 800c86c:	d803      	bhi.n	800c876 <HAL_TIM_ConfigClockSource+0xd6>
 800c86e:	4a41      	ldr	r2, [pc, #260]	; (800c974 <HAL_TIM_ConfigClockSource+0x1d4>)
 800c870:	4293      	cmp	r3, r2
 800c872:	d061      	beq.n	800c938 <HAL_TIM_ConfigClockSource+0x198>
      break;
 800c874:	e06a      	b.n	800c94c <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800c876:	4a40      	ldr	r2, [pc, #256]	; (800c978 <HAL_TIM_ConfigClockSource+0x1d8>)
 800c878:	4293      	cmp	r3, r2
 800c87a:	d05d      	beq.n	800c938 <HAL_TIM_ConfigClockSource+0x198>
 800c87c:	4a3f      	ldr	r2, [pc, #252]	; (800c97c <HAL_TIM_ConfigClockSource+0x1dc>)
 800c87e:	4293      	cmp	r3, r2
 800c880:	d05a      	beq.n	800c938 <HAL_TIM_ConfigClockSource+0x198>
      break;
 800c882:	e063      	b.n	800c94c <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ETR_SetConfig(htim->Instance,
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	6818      	ldr	r0, [r3, #0]
 800c888:	683b      	ldr	r3, [r7, #0]
 800c88a:	6899      	ldr	r1, [r3, #8]
 800c88c:	683b      	ldr	r3, [r7, #0]
 800c88e:	685a      	ldr	r2, [r3, #4]
 800c890:	683b      	ldr	r3, [r7, #0]
 800c892:	68db      	ldr	r3, [r3, #12]
 800c894:	f000 fcf4 	bl	800d280 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	681b      	ldr	r3, [r3, #0]
 800c89c:	689b      	ldr	r3, [r3, #8]
 800c89e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800c8a0:	68fb      	ldr	r3, [r7, #12]
 800c8a2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800c8a6:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	681b      	ldr	r3, [r3, #0]
 800c8ac:	68fa      	ldr	r2, [r7, #12]
 800c8ae:	609a      	str	r2, [r3, #8]
      break;
 800c8b0:	e04c      	b.n	800c94c <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ETR_SetConfig(htim->Instance,
 800c8b2:	687b      	ldr	r3, [r7, #4]
 800c8b4:	6818      	ldr	r0, [r3, #0]
 800c8b6:	683b      	ldr	r3, [r7, #0]
 800c8b8:	6899      	ldr	r1, [r3, #8]
 800c8ba:	683b      	ldr	r3, [r7, #0]
 800c8bc:	685a      	ldr	r2, [r3, #4]
 800c8be:	683b      	ldr	r3, [r7, #0]
 800c8c0:	68db      	ldr	r3, [r3, #12]
 800c8c2:	f000 fcdd 	bl	800d280 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800c8c6:	687b      	ldr	r3, [r7, #4]
 800c8c8:	681b      	ldr	r3, [r3, #0]
 800c8ca:	689a      	ldr	r2, [r3, #8]
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	681b      	ldr	r3, [r3, #0]
 800c8d0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c8d4:	609a      	str	r2, [r3, #8]
      break;
 800c8d6:	e039      	b.n	800c94c <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	6818      	ldr	r0, [r3, #0]
 800c8dc:	683b      	ldr	r3, [r7, #0]
 800c8de:	6859      	ldr	r1, [r3, #4]
 800c8e0:	683b      	ldr	r3, [r7, #0]
 800c8e2:	68db      	ldr	r3, [r3, #12]
 800c8e4:	461a      	mov	r2, r3
 800c8e6:	f000 fc4f 	bl	800d188 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	681b      	ldr	r3, [r3, #0]
 800c8ee:	2150      	movs	r1, #80	; 0x50
 800c8f0:	4618      	mov	r0, r3
 800c8f2:	f000 fca8 	bl	800d246 <TIM_ITRx_SetConfig>
      break;
 800c8f6:	e029      	b.n	800c94c <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	6818      	ldr	r0, [r3, #0]
 800c8fc:	683b      	ldr	r3, [r7, #0]
 800c8fe:	6859      	ldr	r1, [r3, #4]
 800c900:	683b      	ldr	r3, [r7, #0]
 800c902:	68db      	ldr	r3, [r3, #12]
 800c904:	461a      	mov	r2, r3
 800c906:	f000 fc6e 	bl	800d1e6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	681b      	ldr	r3, [r3, #0]
 800c90e:	2160      	movs	r1, #96	; 0x60
 800c910:	4618      	mov	r0, r3
 800c912:	f000 fc98 	bl	800d246 <TIM_ITRx_SetConfig>
      break;
 800c916:	e019      	b.n	800c94c <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c918:	687b      	ldr	r3, [r7, #4]
 800c91a:	6818      	ldr	r0, [r3, #0]
 800c91c:	683b      	ldr	r3, [r7, #0]
 800c91e:	6859      	ldr	r1, [r3, #4]
 800c920:	683b      	ldr	r3, [r7, #0]
 800c922:	68db      	ldr	r3, [r3, #12]
 800c924:	461a      	mov	r2, r3
 800c926:	f000 fc2f 	bl	800d188 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800c92a:	687b      	ldr	r3, [r7, #4]
 800c92c:	681b      	ldr	r3, [r3, #0]
 800c92e:	2140      	movs	r1, #64	; 0x40
 800c930:	4618      	mov	r0, r3
 800c932:	f000 fc88 	bl	800d246 <TIM_ITRx_SetConfig>
      break;
 800c936:	e009      	b.n	800c94c <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	681a      	ldr	r2, [r3, #0]
 800c93c:	683b      	ldr	r3, [r7, #0]
 800c93e:	681b      	ldr	r3, [r3, #0]
 800c940:	4619      	mov	r1, r3
 800c942:	4610      	mov	r0, r2
 800c944:	f000 fc7f 	bl	800d246 <TIM_ITRx_SetConfig>
      break;
 800c948:	e000      	b.n	800c94c <HAL_TIM_ConfigClockSource+0x1ac>
      break;
 800c94a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800c94c:	687b      	ldr	r3, [r7, #4]
 800c94e:	2201      	movs	r2, #1
 800c950:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	2200      	movs	r2, #0
 800c958:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c95c:	2300      	movs	r3, #0
}
 800c95e:	4618      	mov	r0, r3
 800c960:	3710      	adds	r7, #16
 800c962:	46bd      	mov	sp, r7
 800c964:	bd80      	pop	{r7, pc}
 800c966:	bf00      	nop
 800c968:	00100030 	.word	0x00100030
 800c96c:	00100020 	.word	0x00100020
 800c970:	00100050 	.word	0x00100050
 800c974:	00100040 	.word	0x00100040
 800c978:	00100060 	.word	0x00100060
 800c97c:	00100070 	.word	0x00100070

0800c980 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c980:	b480      	push	{r7}
 800c982:	b083      	sub	sp, #12
 800c984:	af00      	add	r7, sp, #0
 800c986:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800c988:	bf00      	nop
 800c98a:	370c      	adds	r7, #12
 800c98c:	46bd      	mov	sp, r7
 800c98e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c992:	4770      	bx	lr

0800c994 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c994:	b480      	push	{r7}
 800c996:	b083      	sub	sp, #12
 800c998:	af00      	add	r7, sp, #0
 800c99a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c99c:	bf00      	nop
 800c99e:	370c      	adds	r7, #12
 800c9a0:	46bd      	mov	sp, r7
 800c9a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9a6:	4770      	bx	lr

0800c9a8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800c9a8:	b480      	push	{r7}
 800c9aa:	b083      	sub	sp, #12
 800c9ac:	af00      	add	r7, sp, #0
 800c9ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c9b0:	bf00      	nop
 800c9b2:	370c      	adds	r7, #12
 800c9b4:	46bd      	mov	sp, r7
 800c9b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9ba:	4770      	bx	lr

0800c9bc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c9bc:	b480      	push	{r7}
 800c9be:	b083      	sub	sp, #12
 800c9c0:	af00      	add	r7, sp, #0
 800c9c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c9c4:	bf00      	nop
 800c9c6:	370c      	adds	r7, #12
 800c9c8:	46bd      	mov	sp, r7
 800c9ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9ce:	4770      	bx	lr

0800c9d0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c9d0:	b480      	push	{r7}
 800c9d2:	b083      	sub	sp, #12
 800c9d4:	af00      	add	r7, sp, #0
 800c9d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c9d8:	bf00      	nop
 800c9da:	370c      	adds	r7, #12
 800c9dc:	46bd      	mov	sp, r7
 800c9de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9e2:	4770      	bx	lr

0800c9e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800c9e4:	b480      	push	{r7}
 800c9e6:	b085      	sub	sp, #20
 800c9e8:	af00      	add	r7, sp, #0
 800c9ea:	6078      	str	r0, [r7, #4]
 800c9ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c9ee:	687b      	ldr	r3, [r7, #4]
 800c9f0:	681b      	ldr	r3, [r3, #0]
 800c9f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	4a46      	ldr	r2, [pc, #280]	; (800cb10 <TIM_Base_SetConfig+0x12c>)
 800c9f8:	4293      	cmp	r3, r2
 800c9fa:	d017      	beq.n	800ca2c <TIM_Base_SetConfig+0x48>
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ca02:	d013      	beq.n	800ca2c <TIM_Base_SetConfig+0x48>
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	4a43      	ldr	r2, [pc, #268]	; (800cb14 <TIM_Base_SetConfig+0x130>)
 800ca08:	4293      	cmp	r3, r2
 800ca0a:	d00f      	beq.n	800ca2c <TIM_Base_SetConfig+0x48>
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	4a42      	ldr	r2, [pc, #264]	; (800cb18 <TIM_Base_SetConfig+0x134>)
 800ca10:	4293      	cmp	r3, r2
 800ca12:	d00b      	beq.n	800ca2c <TIM_Base_SetConfig+0x48>
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	4a41      	ldr	r2, [pc, #260]	; (800cb1c <TIM_Base_SetConfig+0x138>)
 800ca18:	4293      	cmp	r3, r2
 800ca1a:	d007      	beq.n	800ca2c <TIM_Base_SetConfig+0x48>
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	4a40      	ldr	r2, [pc, #256]	; (800cb20 <TIM_Base_SetConfig+0x13c>)
 800ca20:	4293      	cmp	r3, r2
 800ca22:	d003      	beq.n	800ca2c <TIM_Base_SetConfig+0x48>
 800ca24:	687b      	ldr	r3, [r7, #4]
 800ca26:	4a3f      	ldr	r2, [pc, #252]	; (800cb24 <TIM_Base_SetConfig+0x140>)
 800ca28:	4293      	cmp	r3, r2
 800ca2a:	d108      	bne.n	800ca3e <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ca2c:	68fb      	ldr	r3, [r7, #12]
 800ca2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ca32:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ca34:	683b      	ldr	r3, [r7, #0]
 800ca36:	685b      	ldr	r3, [r3, #4]
 800ca38:	68fa      	ldr	r2, [r7, #12]
 800ca3a:	4313      	orrs	r3, r2
 800ca3c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ca3e:	687b      	ldr	r3, [r7, #4]
 800ca40:	4a33      	ldr	r2, [pc, #204]	; (800cb10 <TIM_Base_SetConfig+0x12c>)
 800ca42:	4293      	cmp	r3, r2
 800ca44:	d023      	beq.n	800ca8e <TIM_Base_SetConfig+0xaa>
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ca4c:	d01f      	beq.n	800ca8e <TIM_Base_SetConfig+0xaa>
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	4a30      	ldr	r2, [pc, #192]	; (800cb14 <TIM_Base_SetConfig+0x130>)
 800ca52:	4293      	cmp	r3, r2
 800ca54:	d01b      	beq.n	800ca8e <TIM_Base_SetConfig+0xaa>
 800ca56:	687b      	ldr	r3, [r7, #4]
 800ca58:	4a2f      	ldr	r2, [pc, #188]	; (800cb18 <TIM_Base_SetConfig+0x134>)
 800ca5a:	4293      	cmp	r3, r2
 800ca5c:	d017      	beq.n	800ca8e <TIM_Base_SetConfig+0xaa>
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	4a2e      	ldr	r2, [pc, #184]	; (800cb1c <TIM_Base_SetConfig+0x138>)
 800ca62:	4293      	cmp	r3, r2
 800ca64:	d013      	beq.n	800ca8e <TIM_Base_SetConfig+0xaa>
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	4a2d      	ldr	r2, [pc, #180]	; (800cb20 <TIM_Base_SetConfig+0x13c>)
 800ca6a:	4293      	cmp	r3, r2
 800ca6c:	d00f      	beq.n	800ca8e <TIM_Base_SetConfig+0xaa>
 800ca6e:	687b      	ldr	r3, [r7, #4]
 800ca70:	4a2d      	ldr	r2, [pc, #180]	; (800cb28 <TIM_Base_SetConfig+0x144>)
 800ca72:	4293      	cmp	r3, r2
 800ca74:	d00b      	beq.n	800ca8e <TIM_Base_SetConfig+0xaa>
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	4a2c      	ldr	r2, [pc, #176]	; (800cb2c <TIM_Base_SetConfig+0x148>)
 800ca7a:	4293      	cmp	r3, r2
 800ca7c:	d007      	beq.n	800ca8e <TIM_Base_SetConfig+0xaa>
 800ca7e:	687b      	ldr	r3, [r7, #4]
 800ca80:	4a2b      	ldr	r2, [pc, #172]	; (800cb30 <TIM_Base_SetConfig+0x14c>)
 800ca82:	4293      	cmp	r3, r2
 800ca84:	d003      	beq.n	800ca8e <TIM_Base_SetConfig+0xaa>
 800ca86:	687b      	ldr	r3, [r7, #4]
 800ca88:	4a26      	ldr	r2, [pc, #152]	; (800cb24 <TIM_Base_SetConfig+0x140>)
 800ca8a:	4293      	cmp	r3, r2
 800ca8c:	d108      	bne.n	800caa0 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ca8e:	68fb      	ldr	r3, [r7, #12]
 800ca90:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ca94:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ca96:	683b      	ldr	r3, [r7, #0]
 800ca98:	68db      	ldr	r3, [r3, #12]
 800ca9a:	68fa      	ldr	r2, [r7, #12]
 800ca9c:	4313      	orrs	r3, r2
 800ca9e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800caa0:	68fb      	ldr	r3, [r7, #12]
 800caa2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800caa6:	683b      	ldr	r3, [r7, #0]
 800caa8:	695b      	ldr	r3, [r3, #20]
 800caaa:	4313      	orrs	r3, r2
 800caac:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800caae:	687b      	ldr	r3, [r7, #4]
 800cab0:	68fa      	ldr	r2, [r7, #12]
 800cab2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800cab4:	683b      	ldr	r3, [r7, #0]
 800cab6:	689a      	ldr	r2, [r3, #8]
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800cabc:	683b      	ldr	r3, [r7, #0]
 800cabe:	681a      	ldr	r2, [r3, #0]
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	4a12      	ldr	r2, [pc, #72]	; (800cb10 <TIM_Base_SetConfig+0x12c>)
 800cac8:	4293      	cmp	r3, r2
 800caca:	d013      	beq.n	800caf4 <TIM_Base_SetConfig+0x110>
 800cacc:	687b      	ldr	r3, [r7, #4]
 800cace:	4a14      	ldr	r2, [pc, #80]	; (800cb20 <TIM_Base_SetConfig+0x13c>)
 800cad0:	4293      	cmp	r3, r2
 800cad2:	d00f      	beq.n	800caf4 <TIM_Base_SetConfig+0x110>
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	4a14      	ldr	r2, [pc, #80]	; (800cb28 <TIM_Base_SetConfig+0x144>)
 800cad8:	4293      	cmp	r3, r2
 800cada:	d00b      	beq.n	800caf4 <TIM_Base_SetConfig+0x110>
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	4a13      	ldr	r2, [pc, #76]	; (800cb2c <TIM_Base_SetConfig+0x148>)
 800cae0:	4293      	cmp	r3, r2
 800cae2:	d007      	beq.n	800caf4 <TIM_Base_SetConfig+0x110>
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	4a12      	ldr	r2, [pc, #72]	; (800cb30 <TIM_Base_SetConfig+0x14c>)
 800cae8:	4293      	cmp	r3, r2
 800caea:	d003      	beq.n	800caf4 <TIM_Base_SetConfig+0x110>
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	4a0d      	ldr	r2, [pc, #52]	; (800cb24 <TIM_Base_SetConfig+0x140>)
 800caf0:	4293      	cmp	r3, r2
 800caf2:	d103      	bne.n	800cafc <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800caf4:	683b      	ldr	r3, [r7, #0]
 800caf6:	691a      	ldr	r2, [r3, #16]
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	2201      	movs	r2, #1
 800cb00:	615a      	str	r2, [r3, #20]
}
 800cb02:	bf00      	nop
 800cb04:	3714      	adds	r7, #20
 800cb06:	46bd      	mov	sp, r7
 800cb08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb0c:	4770      	bx	lr
 800cb0e:	bf00      	nop
 800cb10:	40012c00 	.word	0x40012c00
 800cb14:	40000400 	.word	0x40000400
 800cb18:	40000800 	.word	0x40000800
 800cb1c:	40000c00 	.word	0x40000c00
 800cb20:	40013400 	.word	0x40013400
 800cb24:	40015000 	.word	0x40015000
 800cb28:	40014000 	.word	0x40014000
 800cb2c:	40014400 	.word	0x40014400
 800cb30:	40014800 	.word	0x40014800

0800cb34 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800cb34:	b480      	push	{r7}
 800cb36:	b087      	sub	sp, #28
 800cb38:	af00      	add	r7, sp, #0
 800cb3a:	6078      	str	r0, [r7, #4]
 800cb3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	6a1b      	ldr	r3, [r3, #32]
 800cb42:	f023 0201 	bic.w	r2, r3, #1
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	6a1b      	ldr	r3, [r3, #32]
 800cb4e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	685b      	ldr	r3, [r3, #4]
 800cb54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800cb56:	687b      	ldr	r3, [r7, #4]
 800cb58:	699b      	ldr	r3, [r3, #24]
 800cb5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800cb5c:	68fb      	ldr	r3, [r7, #12]
 800cb5e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800cb62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cb66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800cb68:	68fb      	ldr	r3, [r7, #12]
 800cb6a:	f023 0303 	bic.w	r3, r3, #3
 800cb6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cb70:	683b      	ldr	r3, [r7, #0]
 800cb72:	681b      	ldr	r3, [r3, #0]
 800cb74:	68fa      	ldr	r2, [r7, #12]
 800cb76:	4313      	orrs	r3, r2
 800cb78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800cb7a:	697b      	ldr	r3, [r7, #20]
 800cb7c:	f023 0302 	bic.w	r3, r3, #2
 800cb80:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800cb82:	683b      	ldr	r3, [r7, #0]
 800cb84:	689b      	ldr	r3, [r3, #8]
 800cb86:	697a      	ldr	r2, [r7, #20]
 800cb88:	4313      	orrs	r3, r2
 800cb8a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	4a30      	ldr	r2, [pc, #192]	; (800cc50 <TIM_OC1_SetConfig+0x11c>)
 800cb90:	4293      	cmp	r3, r2
 800cb92:	d013      	beq.n	800cbbc <TIM_OC1_SetConfig+0x88>
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	4a2f      	ldr	r2, [pc, #188]	; (800cc54 <TIM_OC1_SetConfig+0x120>)
 800cb98:	4293      	cmp	r3, r2
 800cb9a:	d00f      	beq.n	800cbbc <TIM_OC1_SetConfig+0x88>
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	4a2e      	ldr	r2, [pc, #184]	; (800cc58 <TIM_OC1_SetConfig+0x124>)
 800cba0:	4293      	cmp	r3, r2
 800cba2:	d00b      	beq.n	800cbbc <TIM_OC1_SetConfig+0x88>
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	4a2d      	ldr	r2, [pc, #180]	; (800cc5c <TIM_OC1_SetConfig+0x128>)
 800cba8:	4293      	cmp	r3, r2
 800cbaa:	d007      	beq.n	800cbbc <TIM_OC1_SetConfig+0x88>
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	4a2c      	ldr	r2, [pc, #176]	; (800cc60 <TIM_OC1_SetConfig+0x12c>)
 800cbb0:	4293      	cmp	r3, r2
 800cbb2:	d003      	beq.n	800cbbc <TIM_OC1_SetConfig+0x88>
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	4a2b      	ldr	r2, [pc, #172]	; (800cc64 <TIM_OC1_SetConfig+0x130>)
 800cbb8:	4293      	cmp	r3, r2
 800cbba:	d10c      	bne.n	800cbd6 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800cbbc:	697b      	ldr	r3, [r7, #20]
 800cbbe:	f023 0308 	bic.w	r3, r3, #8
 800cbc2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800cbc4:	683b      	ldr	r3, [r7, #0]
 800cbc6:	68db      	ldr	r3, [r3, #12]
 800cbc8:	697a      	ldr	r2, [r7, #20]
 800cbca:	4313      	orrs	r3, r2
 800cbcc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800cbce:	697b      	ldr	r3, [r7, #20]
 800cbd0:	f023 0304 	bic.w	r3, r3, #4
 800cbd4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cbd6:	687b      	ldr	r3, [r7, #4]
 800cbd8:	4a1d      	ldr	r2, [pc, #116]	; (800cc50 <TIM_OC1_SetConfig+0x11c>)
 800cbda:	4293      	cmp	r3, r2
 800cbdc:	d013      	beq.n	800cc06 <TIM_OC1_SetConfig+0xd2>
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	4a1c      	ldr	r2, [pc, #112]	; (800cc54 <TIM_OC1_SetConfig+0x120>)
 800cbe2:	4293      	cmp	r3, r2
 800cbe4:	d00f      	beq.n	800cc06 <TIM_OC1_SetConfig+0xd2>
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	4a1b      	ldr	r2, [pc, #108]	; (800cc58 <TIM_OC1_SetConfig+0x124>)
 800cbea:	4293      	cmp	r3, r2
 800cbec:	d00b      	beq.n	800cc06 <TIM_OC1_SetConfig+0xd2>
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	4a1a      	ldr	r2, [pc, #104]	; (800cc5c <TIM_OC1_SetConfig+0x128>)
 800cbf2:	4293      	cmp	r3, r2
 800cbf4:	d007      	beq.n	800cc06 <TIM_OC1_SetConfig+0xd2>
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	4a19      	ldr	r2, [pc, #100]	; (800cc60 <TIM_OC1_SetConfig+0x12c>)
 800cbfa:	4293      	cmp	r3, r2
 800cbfc:	d003      	beq.n	800cc06 <TIM_OC1_SetConfig+0xd2>
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	4a18      	ldr	r2, [pc, #96]	; (800cc64 <TIM_OC1_SetConfig+0x130>)
 800cc02:	4293      	cmp	r3, r2
 800cc04:	d111      	bne.n	800cc2a <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800cc06:	693b      	ldr	r3, [r7, #16]
 800cc08:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800cc0c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800cc0e:	693b      	ldr	r3, [r7, #16]
 800cc10:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800cc14:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800cc16:	683b      	ldr	r3, [r7, #0]
 800cc18:	695b      	ldr	r3, [r3, #20]
 800cc1a:	693a      	ldr	r2, [r7, #16]
 800cc1c:	4313      	orrs	r3, r2
 800cc1e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800cc20:	683b      	ldr	r3, [r7, #0]
 800cc22:	699b      	ldr	r3, [r3, #24]
 800cc24:	693a      	ldr	r2, [r7, #16]
 800cc26:	4313      	orrs	r3, r2
 800cc28:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	693a      	ldr	r2, [r7, #16]
 800cc2e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	68fa      	ldr	r2, [r7, #12]
 800cc34:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800cc36:	683b      	ldr	r3, [r7, #0]
 800cc38:	685a      	ldr	r2, [r3, #4]
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cc3e:	687b      	ldr	r3, [r7, #4]
 800cc40:	697a      	ldr	r2, [r7, #20]
 800cc42:	621a      	str	r2, [r3, #32]
}
 800cc44:	bf00      	nop
 800cc46:	371c      	adds	r7, #28
 800cc48:	46bd      	mov	sp, r7
 800cc4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc4e:	4770      	bx	lr
 800cc50:	40012c00 	.word	0x40012c00
 800cc54:	40013400 	.word	0x40013400
 800cc58:	40014000 	.word	0x40014000
 800cc5c:	40014400 	.word	0x40014400
 800cc60:	40014800 	.word	0x40014800
 800cc64:	40015000 	.word	0x40015000

0800cc68 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800cc68:	b480      	push	{r7}
 800cc6a:	b087      	sub	sp, #28
 800cc6c:	af00      	add	r7, sp, #0
 800cc6e:	6078      	str	r0, [r7, #4]
 800cc70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	6a1b      	ldr	r3, [r3, #32]
 800cc76:	f023 0210 	bic.w	r2, r3, #16
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	6a1b      	ldr	r3, [r3, #32]
 800cc82:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	685b      	ldr	r3, [r3, #4]
 800cc88:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800cc8a:	687b      	ldr	r3, [r7, #4]
 800cc8c:	699b      	ldr	r3, [r3, #24]
 800cc8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800cc90:	68fb      	ldr	r3, [r7, #12]
 800cc92:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800cc96:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800cc9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800cc9c:	68fb      	ldr	r3, [r7, #12]
 800cc9e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800cca2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cca4:	683b      	ldr	r3, [r7, #0]
 800cca6:	681b      	ldr	r3, [r3, #0]
 800cca8:	021b      	lsls	r3, r3, #8
 800ccaa:	68fa      	ldr	r2, [r7, #12]
 800ccac:	4313      	orrs	r3, r2
 800ccae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800ccb0:	697b      	ldr	r3, [r7, #20]
 800ccb2:	f023 0320 	bic.w	r3, r3, #32
 800ccb6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800ccb8:	683b      	ldr	r3, [r7, #0]
 800ccba:	689b      	ldr	r3, [r3, #8]
 800ccbc:	011b      	lsls	r3, r3, #4
 800ccbe:	697a      	ldr	r2, [r7, #20]
 800ccc0:	4313      	orrs	r3, r2
 800ccc2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	4a2c      	ldr	r2, [pc, #176]	; (800cd78 <TIM_OC2_SetConfig+0x110>)
 800ccc8:	4293      	cmp	r3, r2
 800ccca:	d007      	beq.n	800ccdc <TIM_OC2_SetConfig+0x74>
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	4a2b      	ldr	r2, [pc, #172]	; (800cd7c <TIM_OC2_SetConfig+0x114>)
 800ccd0:	4293      	cmp	r3, r2
 800ccd2:	d003      	beq.n	800ccdc <TIM_OC2_SetConfig+0x74>
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	4a2a      	ldr	r2, [pc, #168]	; (800cd80 <TIM_OC2_SetConfig+0x118>)
 800ccd8:	4293      	cmp	r3, r2
 800ccda:	d10d      	bne.n	800ccf8 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800ccdc:	697b      	ldr	r3, [r7, #20]
 800ccde:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800cce2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800cce4:	683b      	ldr	r3, [r7, #0]
 800cce6:	68db      	ldr	r3, [r3, #12]
 800cce8:	011b      	lsls	r3, r3, #4
 800ccea:	697a      	ldr	r2, [r7, #20]
 800ccec:	4313      	orrs	r3, r2
 800ccee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800ccf0:	697b      	ldr	r3, [r7, #20]
 800ccf2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ccf6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	4a1f      	ldr	r2, [pc, #124]	; (800cd78 <TIM_OC2_SetConfig+0x110>)
 800ccfc:	4293      	cmp	r3, r2
 800ccfe:	d013      	beq.n	800cd28 <TIM_OC2_SetConfig+0xc0>
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	4a1e      	ldr	r2, [pc, #120]	; (800cd7c <TIM_OC2_SetConfig+0x114>)
 800cd04:	4293      	cmp	r3, r2
 800cd06:	d00f      	beq.n	800cd28 <TIM_OC2_SetConfig+0xc0>
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	4a1e      	ldr	r2, [pc, #120]	; (800cd84 <TIM_OC2_SetConfig+0x11c>)
 800cd0c:	4293      	cmp	r3, r2
 800cd0e:	d00b      	beq.n	800cd28 <TIM_OC2_SetConfig+0xc0>
 800cd10:	687b      	ldr	r3, [r7, #4]
 800cd12:	4a1d      	ldr	r2, [pc, #116]	; (800cd88 <TIM_OC2_SetConfig+0x120>)
 800cd14:	4293      	cmp	r3, r2
 800cd16:	d007      	beq.n	800cd28 <TIM_OC2_SetConfig+0xc0>
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	4a1c      	ldr	r2, [pc, #112]	; (800cd8c <TIM_OC2_SetConfig+0x124>)
 800cd1c:	4293      	cmp	r3, r2
 800cd1e:	d003      	beq.n	800cd28 <TIM_OC2_SetConfig+0xc0>
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	4a17      	ldr	r2, [pc, #92]	; (800cd80 <TIM_OC2_SetConfig+0x118>)
 800cd24:	4293      	cmp	r3, r2
 800cd26:	d113      	bne.n	800cd50 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800cd28:	693b      	ldr	r3, [r7, #16]
 800cd2a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800cd2e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800cd30:	693b      	ldr	r3, [r7, #16]
 800cd32:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800cd36:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800cd38:	683b      	ldr	r3, [r7, #0]
 800cd3a:	695b      	ldr	r3, [r3, #20]
 800cd3c:	009b      	lsls	r3, r3, #2
 800cd3e:	693a      	ldr	r2, [r7, #16]
 800cd40:	4313      	orrs	r3, r2
 800cd42:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800cd44:	683b      	ldr	r3, [r7, #0]
 800cd46:	699b      	ldr	r3, [r3, #24]
 800cd48:	009b      	lsls	r3, r3, #2
 800cd4a:	693a      	ldr	r2, [r7, #16]
 800cd4c:	4313      	orrs	r3, r2
 800cd4e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	693a      	ldr	r2, [r7, #16]
 800cd54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800cd56:	687b      	ldr	r3, [r7, #4]
 800cd58:	68fa      	ldr	r2, [r7, #12]
 800cd5a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800cd5c:	683b      	ldr	r3, [r7, #0]
 800cd5e:	685a      	ldr	r2, [r3, #4]
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	697a      	ldr	r2, [r7, #20]
 800cd68:	621a      	str	r2, [r3, #32]
}
 800cd6a:	bf00      	nop
 800cd6c:	371c      	adds	r7, #28
 800cd6e:	46bd      	mov	sp, r7
 800cd70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd74:	4770      	bx	lr
 800cd76:	bf00      	nop
 800cd78:	40012c00 	.word	0x40012c00
 800cd7c:	40013400 	.word	0x40013400
 800cd80:	40015000 	.word	0x40015000
 800cd84:	40014000 	.word	0x40014000
 800cd88:	40014400 	.word	0x40014400
 800cd8c:	40014800 	.word	0x40014800

0800cd90 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800cd90:	b480      	push	{r7}
 800cd92:	b087      	sub	sp, #28
 800cd94:	af00      	add	r7, sp, #0
 800cd96:	6078      	str	r0, [r7, #4]
 800cd98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	6a1b      	ldr	r3, [r3, #32]
 800cd9e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cda6:	687b      	ldr	r3, [r7, #4]
 800cda8:	6a1b      	ldr	r3, [r3, #32]
 800cdaa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	685b      	ldr	r3, [r3, #4]
 800cdb0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	69db      	ldr	r3, [r3, #28]
 800cdb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800cdb8:	68fb      	ldr	r3, [r7, #12]
 800cdba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800cdbe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cdc2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800cdc4:	68fb      	ldr	r3, [r7, #12]
 800cdc6:	f023 0303 	bic.w	r3, r3, #3
 800cdca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cdcc:	683b      	ldr	r3, [r7, #0]
 800cdce:	681b      	ldr	r3, [r3, #0]
 800cdd0:	68fa      	ldr	r2, [r7, #12]
 800cdd2:	4313      	orrs	r3, r2
 800cdd4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800cdd6:	697b      	ldr	r3, [r7, #20]
 800cdd8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800cddc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800cdde:	683b      	ldr	r3, [r7, #0]
 800cde0:	689b      	ldr	r3, [r3, #8]
 800cde2:	021b      	lsls	r3, r3, #8
 800cde4:	697a      	ldr	r2, [r7, #20]
 800cde6:	4313      	orrs	r3, r2
 800cde8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800cdea:	687b      	ldr	r3, [r7, #4]
 800cdec:	4a2b      	ldr	r2, [pc, #172]	; (800ce9c <TIM_OC3_SetConfig+0x10c>)
 800cdee:	4293      	cmp	r3, r2
 800cdf0:	d007      	beq.n	800ce02 <TIM_OC3_SetConfig+0x72>
 800cdf2:	687b      	ldr	r3, [r7, #4]
 800cdf4:	4a2a      	ldr	r2, [pc, #168]	; (800cea0 <TIM_OC3_SetConfig+0x110>)
 800cdf6:	4293      	cmp	r3, r2
 800cdf8:	d003      	beq.n	800ce02 <TIM_OC3_SetConfig+0x72>
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	4a29      	ldr	r2, [pc, #164]	; (800cea4 <TIM_OC3_SetConfig+0x114>)
 800cdfe:	4293      	cmp	r3, r2
 800ce00:	d10d      	bne.n	800ce1e <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800ce02:	697b      	ldr	r3, [r7, #20]
 800ce04:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800ce08:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800ce0a:	683b      	ldr	r3, [r7, #0]
 800ce0c:	68db      	ldr	r3, [r3, #12]
 800ce0e:	021b      	lsls	r3, r3, #8
 800ce10:	697a      	ldr	r2, [r7, #20]
 800ce12:	4313      	orrs	r3, r2
 800ce14:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800ce16:	697b      	ldr	r3, [r7, #20]
 800ce18:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800ce1c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ce1e:	687b      	ldr	r3, [r7, #4]
 800ce20:	4a1e      	ldr	r2, [pc, #120]	; (800ce9c <TIM_OC3_SetConfig+0x10c>)
 800ce22:	4293      	cmp	r3, r2
 800ce24:	d013      	beq.n	800ce4e <TIM_OC3_SetConfig+0xbe>
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	4a1d      	ldr	r2, [pc, #116]	; (800cea0 <TIM_OC3_SetConfig+0x110>)
 800ce2a:	4293      	cmp	r3, r2
 800ce2c:	d00f      	beq.n	800ce4e <TIM_OC3_SetConfig+0xbe>
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	4a1d      	ldr	r2, [pc, #116]	; (800cea8 <TIM_OC3_SetConfig+0x118>)
 800ce32:	4293      	cmp	r3, r2
 800ce34:	d00b      	beq.n	800ce4e <TIM_OC3_SetConfig+0xbe>
 800ce36:	687b      	ldr	r3, [r7, #4]
 800ce38:	4a1c      	ldr	r2, [pc, #112]	; (800ceac <TIM_OC3_SetConfig+0x11c>)
 800ce3a:	4293      	cmp	r3, r2
 800ce3c:	d007      	beq.n	800ce4e <TIM_OC3_SetConfig+0xbe>
 800ce3e:	687b      	ldr	r3, [r7, #4]
 800ce40:	4a1b      	ldr	r2, [pc, #108]	; (800ceb0 <TIM_OC3_SetConfig+0x120>)
 800ce42:	4293      	cmp	r3, r2
 800ce44:	d003      	beq.n	800ce4e <TIM_OC3_SetConfig+0xbe>
 800ce46:	687b      	ldr	r3, [r7, #4]
 800ce48:	4a16      	ldr	r2, [pc, #88]	; (800cea4 <TIM_OC3_SetConfig+0x114>)
 800ce4a:	4293      	cmp	r3, r2
 800ce4c:	d113      	bne.n	800ce76 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800ce4e:	693b      	ldr	r3, [r7, #16]
 800ce50:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ce54:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800ce56:	693b      	ldr	r3, [r7, #16]
 800ce58:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800ce5c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800ce5e:	683b      	ldr	r3, [r7, #0]
 800ce60:	695b      	ldr	r3, [r3, #20]
 800ce62:	011b      	lsls	r3, r3, #4
 800ce64:	693a      	ldr	r2, [r7, #16]
 800ce66:	4313      	orrs	r3, r2
 800ce68:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800ce6a:	683b      	ldr	r3, [r7, #0]
 800ce6c:	699b      	ldr	r3, [r3, #24]
 800ce6e:	011b      	lsls	r3, r3, #4
 800ce70:	693a      	ldr	r2, [r7, #16]
 800ce72:	4313      	orrs	r3, r2
 800ce74:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	693a      	ldr	r2, [r7, #16]
 800ce7a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	68fa      	ldr	r2, [r7, #12]
 800ce80:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800ce82:	683b      	ldr	r3, [r7, #0]
 800ce84:	685a      	ldr	r2, [r3, #4]
 800ce86:	687b      	ldr	r3, [r7, #4]
 800ce88:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ce8a:	687b      	ldr	r3, [r7, #4]
 800ce8c:	697a      	ldr	r2, [r7, #20]
 800ce8e:	621a      	str	r2, [r3, #32]
}
 800ce90:	bf00      	nop
 800ce92:	371c      	adds	r7, #28
 800ce94:	46bd      	mov	sp, r7
 800ce96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce9a:	4770      	bx	lr
 800ce9c:	40012c00 	.word	0x40012c00
 800cea0:	40013400 	.word	0x40013400
 800cea4:	40015000 	.word	0x40015000
 800cea8:	40014000 	.word	0x40014000
 800ceac:	40014400 	.word	0x40014400
 800ceb0:	40014800 	.word	0x40014800

0800ceb4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ceb4:	b480      	push	{r7}
 800ceb6:	b087      	sub	sp, #28
 800ceb8:	af00      	add	r7, sp, #0
 800ceba:	6078      	str	r0, [r7, #4]
 800cebc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800cebe:	687b      	ldr	r3, [r7, #4]
 800cec0:	6a1b      	ldr	r3, [r3, #32]
 800cec2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	6a1b      	ldr	r3, [r3, #32]
 800cece:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	685b      	ldr	r3, [r3, #4]
 800ced4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ced6:	687b      	ldr	r3, [r7, #4]
 800ced8:	69db      	ldr	r3, [r3, #28]
 800ceda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800cedc:	68fb      	ldr	r3, [r7, #12]
 800cede:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800cee2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800cee6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800cee8:	68fb      	ldr	r3, [r7, #12]
 800ceea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ceee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cef0:	683b      	ldr	r3, [r7, #0]
 800cef2:	681b      	ldr	r3, [r3, #0]
 800cef4:	021b      	lsls	r3, r3, #8
 800cef6:	68fa      	ldr	r2, [r7, #12]
 800cef8:	4313      	orrs	r3, r2
 800cefa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800cefc:	697b      	ldr	r3, [r7, #20]
 800cefe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800cf02:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800cf04:	683b      	ldr	r3, [r7, #0]
 800cf06:	689b      	ldr	r3, [r3, #8]
 800cf08:	031b      	lsls	r3, r3, #12
 800cf0a:	697a      	ldr	r2, [r7, #20]
 800cf0c:	4313      	orrs	r3, r2
 800cf0e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	4a2c      	ldr	r2, [pc, #176]	; (800cfc4 <TIM_OC4_SetConfig+0x110>)
 800cf14:	4293      	cmp	r3, r2
 800cf16:	d007      	beq.n	800cf28 <TIM_OC4_SetConfig+0x74>
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	4a2b      	ldr	r2, [pc, #172]	; (800cfc8 <TIM_OC4_SetConfig+0x114>)
 800cf1c:	4293      	cmp	r3, r2
 800cf1e:	d003      	beq.n	800cf28 <TIM_OC4_SetConfig+0x74>
 800cf20:	687b      	ldr	r3, [r7, #4]
 800cf22:	4a2a      	ldr	r2, [pc, #168]	; (800cfcc <TIM_OC4_SetConfig+0x118>)
 800cf24:	4293      	cmp	r3, r2
 800cf26:	d10d      	bne.n	800cf44 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800cf28:	697b      	ldr	r3, [r7, #20]
 800cf2a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800cf2e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800cf30:	683b      	ldr	r3, [r7, #0]
 800cf32:	68db      	ldr	r3, [r3, #12]
 800cf34:	031b      	lsls	r3, r3, #12
 800cf36:	697a      	ldr	r2, [r7, #20]
 800cf38:	4313      	orrs	r3, r2
 800cf3a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800cf3c:	697b      	ldr	r3, [r7, #20]
 800cf3e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800cf42:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cf44:	687b      	ldr	r3, [r7, #4]
 800cf46:	4a1f      	ldr	r2, [pc, #124]	; (800cfc4 <TIM_OC4_SetConfig+0x110>)
 800cf48:	4293      	cmp	r3, r2
 800cf4a:	d013      	beq.n	800cf74 <TIM_OC4_SetConfig+0xc0>
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	4a1e      	ldr	r2, [pc, #120]	; (800cfc8 <TIM_OC4_SetConfig+0x114>)
 800cf50:	4293      	cmp	r3, r2
 800cf52:	d00f      	beq.n	800cf74 <TIM_OC4_SetConfig+0xc0>
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	4a1e      	ldr	r2, [pc, #120]	; (800cfd0 <TIM_OC4_SetConfig+0x11c>)
 800cf58:	4293      	cmp	r3, r2
 800cf5a:	d00b      	beq.n	800cf74 <TIM_OC4_SetConfig+0xc0>
 800cf5c:	687b      	ldr	r3, [r7, #4]
 800cf5e:	4a1d      	ldr	r2, [pc, #116]	; (800cfd4 <TIM_OC4_SetConfig+0x120>)
 800cf60:	4293      	cmp	r3, r2
 800cf62:	d007      	beq.n	800cf74 <TIM_OC4_SetConfig+0xc0>
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	4a1c      	ldr	r2, [pc, #112]	; (800cfd8 <TIM_OC4_SetConfig+0x124>)
 800cf68:	4293      	cmp	r3, r2
 800cf6a:	d003      	beq.n	800cf74 <TIM_OC4_SetConfig+0xc0>
 800cf6c:	687b      	ldr	r3, [r7, #4]
 800cf6e:	4a17      	ldr	r2, [pc, #92]	; (800cfcc <TIM_OC4_SetConfig+0x118>)
 800cf70:	4293      	cmp	r3, r2
 800cf72:	d113      	bne.n	800cf9c <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800cf74:	693b      	ldr	r3, [r7, #16]
 800cf76:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800cf7a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800cf7c:	693b      	ldr	r3, [r7, #16]
 800cf7e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800cf82:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800cf84:	683b      	ldr	r3, [r7, #0]
 800cf86:	695b      	ldr	r3, [r3, #20]
 800cf88:	019b      	lsls	r3, r3, #6
 800cf8a:	693a      	ldr	r2, [r7, #16]
 800cf8c:	4313      	orrs	r3, r2
 800cf8e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800cf90:	683b      	ldr	r3, [r7, #0]
 800cf92:	699b      	ldr	r3, [r3, #24]
 800cf94:	019b      	lsls	r3, r3, #6
 800cf96:	693a      	ldr	r2, [r7, #16]
 800cf98:	4313      	orrs	r3, r2
 800cf9a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	693a      	ldr	r2, [r7, #16]
 800cfa0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800cfa2:	687b      	ldr	r3, [r7, #4]
 800cfa4:	68fa      	ldr	r2, [r7, #12]
 800cfa6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800cfa8:	683b      	ldr	r3, [r7, #0]
 800cfaa:	685a      	ldr	r2, [r3, #4]
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cfb0:	687b      	ldr	r3, [r7, #4]
 800cfb2:	697a      	ldr	r2, [r7, #20]
 800cfb4:	621a      	str	r2, [r3, #32]
}
 800cfb6:	bf00      	nop
 800cfb8:	371c      	adds	r7, #28
 800cfba:	46bd      	mov	sp, r7
 800cfbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfc0:	4770      	bx	lr
 800cfc2:	bf00      	nop
 800cfc4:	40012c00 	.word	0x40012c00
 800cfc8:	40013400 	.word	0x40013400
 800cfcc:	40015000 	.word	0x40015000
 800cfd0:	40014000 	.word	0x40014000
 800cfd4:	40014400 	.word	0x40014400
 800cfd8:	40014800 	.word	0x40014800

0800cfdc <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800cfdc:	b480      	push	{r7}
 800cfde:	b087      	sub	sp, #28
 800cfe0:	af00      	add	r7, sp, #0
 800cfe2:	6078      	str	r0, [r7, #4]
 800cfe4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	6a1b      	ldr	r3, [r3, #32]
 800cfea:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	6a1b      	ldr	r3, [r3, #32]
 800cff6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	685b      	ldr	r3, [r3, #4]
 800cffc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d002:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800d004:	68fb      	ldr	r3, [r7, #12]
 800d006:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d00a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d00e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d010:	683b      	ldr	r3, [r7, #0]
 800d012:	681b      	ldr	r3, [r3, #0]
 800d014:	68fa      	ldr	r2, [r7, #12]
 800d016:	4313      	orrs	r3, r2
 800d018:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800d01a:	693b      	ldr	r3, [r7, #16]
 800d01c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800d020:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800d022:	683b      	ldr	r3, [r7, #0]
 800d024:	689b      	ldr	r3, [r3, #8]
 800d026:	041b      	lsls	r3, r3, #16
 800d028:	693a      	ldr	r2, [r7, #16]
 800d02a:	4313      	orrs	r3, r2
 800d02c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	4a19      	ldr	r2, [pc, #100]	; (800d098 <TIM_OC5_SetConfig+0xbc>)
 800d032:	4293      	cmp	r3, r2
 800d034:	d013      	beq.n	800d05e <TIM_OC5_SetConfig+0x82>
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	4a18      	ldr	r2, [pc, #96]	; (800d09c <TIM_OC5_SetConfig+0xc0>)
 800d03a:	4293      	cmp	r3, r2
 800d03c:	d00f      	beq.n	800d05e <TIM_OC5_SetConfig+0x82>
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	4a17      	ldr	r2, [pc, #92]	; (800d0a0 <TIM_OC5_SetConfig+0xc4>)
 800d042:	4293      	cmp	r3, r2
 800d044:	d00b      	beq.n	800d05e <TIM_OC5_SetConfig+0x82>
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	4a16      	ldr	r2, [pc, #88]	; (800d0a4 <TIM_OC5_SetConfig+0xc8>)
 800d04a:	4293      	cmp	r3, r2
 800d04c:	d007      	beq.n	800d05e <TIM_OC5_SetConfig+0x82>
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	4a15      	ldr	r2, [pc, #84]	; (800d0a8 <TIM_OC5_SetConfig+0xcc>)
 800d052:	4293      	cmp	r3, r2
 800d054:	d003      	beq.n	800d05e <TIM_OC5_SetConfig+0x82>
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	4a14      	ldr	r2, [pc, #80]	; (800d0ac <TIM_OC5_SetConfig+0xd0>)
 800d05a:	4293      	cmp	r3, r2
 800d05c:	d109      	bne.n	800d072 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800d05e:	697b      	ldr	r3, [r7, #20]
 800d060:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d064:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800d066:	683b      	ldr	r3, [r7, #0]
 800d068:	695b      	ldr	r3, [r3, #20]
 800d06a:	021b      	lsls	r3, r3, #8
 800d06c:	697a      	ldr	r2, [r7, #20]
 800d06e:	4313      	orrs	r3, r2
 800d070:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d072:	687b      	ldr	r3, [r7, #4]
 800d074:	697a      	ldr	r2, [r7, #20]
 800d076:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800d078:	687b      	ldr	r3, [r7, #4]
 800d07a:	68fa      	ldr	r2, [r7, #12]
 800d07c:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800d07e:	683b      	ldr	r3, [r7, #0]
 800d080:	685a      	ldr	r2, [r3, #4]
 800d082:	687b      	ldr	r3, [r7, #4]
 800d084:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	693a      	ldr	r2, [r7, #16]
 800d08a:	621a      	str	r2, [r3, #32]
}
 800d08c:	bf00      	nop
 800d08e:	371c      	adds	r7, #28
 800d090:	46bd      	mov	sp, r7
 800d092:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d096:	4770      	bx	lr
 800d098:	40012c00 	.word	0x40012c00
 800d09c:	40013400 	.word	0x40013400
 800d0a0:	40014000 	.word	0x40014000
 800d0a4:	40014400 	.word	0x40014400
 800d0a8:	40014800 	.word	0x40014800
 800d0ac:	40015000 	.word	0x40015000

0800d0b0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800d0b0:	b480      	push	{r7}
 800d0b2:	b087      	sub	sp, #28
 800d0b4:	af00      	add	r7, sp, #0
 800d0b6:	6078      	str	r0, [r7, #4]
 800d0b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800d0ba:	687b      	ldr	r3, [r7, #4]
 800d0bc:	6a1b      	ldr	r3, [r3, #32]
 800d0be:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800d0c2:	687b      	ldr	r3, [r7, #4]
 800d0c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	6a1b      	ldr	r3, [r3, #32]
 800d0ca:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	685b      	ldr	r3, [r3, #4]
 800d0d0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800d0d2:	687b      	ldr	r3, [r7, #4]
 800d0d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d0d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800d0d8:	68fb      	ldr	r3, [r7, #12]
 800d0da:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800d0de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d0e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d0e4:	683b      	ldr	r3, [r7, #0]
 800d0e6:	681b      	ldr	r3, [r3, #0]
 800d0e8:	021b      	lsls	r3, r3, #8
 800d0ea:	68fa      	ldr	r2, [r7, #12]
 800d0ec:	4313      	orrs	r3, r2
 800d0ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800d0f0:	693b      	ldr	r3, [r7, #16]
 800d0f2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800d0f6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800d0f8:	683b      	ldr	r3, [r7, #0]
 800d0fa:	689b      	ldr	r3, [r3, #8]
 800d0fc:	051b      	lsls	r3, r3, #20
 800d0fe:	693a      	ldr	r2, [r7, #16]
 800d100:	4313      	orrs	r3, r2
 800d102:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	4a1a      	ldr	r2, [pc, #104]	; (800d170 <TIM_OC6_SetConfig+0xc0>)
 800d108:	4293      	cmp	r3, r2
 800d10a:	d013      	beq.n	800d134 <TIM_OC6_SetConfig+0x84>
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	4a19      	ldr	r2, [pc, #100]	; (800d174 <TIM_OC6_SetConfig+0xc4>)
 800d110:	4293      	cmp	r3, r2
 800d112:	d00f      	beq.n	800d134 <TIM_OC6_SetConfig+0x84>
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	4a18      	ldr	r2, [pc, #96]	; (800d178 <TIM_OC6_SetConfig+0xc8>)
 800d118:	4293      	cmp	r3, r2
 800d11a:	d00b      	beq.n	800d134 <TIM_OC6_SetConfig+0x84>
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	4a17      	ldr	r2, [pc, #92]	; (800d17c <TIM_OC6_SetConfig+0xcc>)
 800d120:	4293      	cmp	r3, r2
 800d122:	d007      	beq.n	800d134 <TIM_OC6_SetConfig+0x84>
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	4a16      	ldr	r2, [pc, #88]	; (800d180 <TIM_OC6_SetConfig+0xd0>)
 800d128:	4293      	cmp	r3, r2
 800d12a:	d003      	beq.n	800d134 <TIM_OC6_SetConfig+0x84>
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	4a15      	ldr	r2, [pc, #84]	; (800d184 <TIM_OC6_SetConfig+0xd4>)
 800d130:	4293      	cmp	r3, r2
 800d132:	d109      	bne.n	800d148 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800d134:	697b      	ldr	r3, [r7, #20]
 800d136:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800d13a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800d13c:	683b      	ldr	r3, [r7, #0]
 800d13e:	695b      	ldr	r3, [r3, #20]
 800d140:	029b      	lsls	r3, r3, #10
 800d142:	697a      	ldr	r2, [r7, #20]
 800d144:	4313      	orrs	r3, r2
 800d146:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	697a      	ldr	r2, [r7, #20]
 800d14c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	68fa      	ldr	r2, [r7, #12]
 800d152:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800d154:	683b      	ldr	r3, [r7, #0]
 800d156:	685a      	ldr	r2, [r3, #4]
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	693a      	ldr	r2, [r7, #16]
 800d160:	621a      	str	r2, [r3, #32]
}
 800d162:	bf00      	nop
 800d164:	371c      	adds	r7, #28
 800d166:	46bd      	mov	sp, r7
 800d168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d16c:	4770      	bx	lr
 800d16e:	bf00      	nop
 800d170:	40012c00 	.word	0x40012c00
 800d174:	40013400 	.word	0x40013400
 800d178:	40014000 	.word	0x40014000
 800d17c:	40014400 	.word	0x40014400
 800d180:	40014800 	.word	0x40014800
 800d184:	40015000 	.word	0x40015000

0800d188 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d188:	b480      	push	{r7}
 800d18a:	b087      	sub	sp, #28
 800d18c:	af00      	add	r7, sp, #0
 800d18e:	60f8      	str	r0, [r7, #12]
 800d190:	60b9      	str	r1, [r7, #8]
 800d192:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d194:	68fb      	ldr	r3, [r7, #12]
 800d196:	6a1b      	ldr	r3, [r3, #32]
 800d198:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d19a:	68fb      	ldr	r3, [r7, #12]
 800d19c:	6a1b      	ldr	r3, [r3, #32]
 800d19e:	f023 0201 	bic.w	r2, r3, #1
 800d1a2:	68fb      	ldr	r3, [r7, #12]
 800d1a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d1a6:	68fb      	ldr	r3, [r7, #12]
 800d1a8:	699b      	ldr	r3, [r3, #24]
 800d1aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d1ac:	693b      	ldr	r3, [r7, #16]
 800d1ae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800d1b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d1b4:	687b      	ldr	r3, [r7, #4]
 800d1b6:	011b      	lsls	r3, r3, #4
 800d1b8:	693a      	ldr	r2, [r7, #16]
 800d1ba:	4313      	orrs	r3, r2
 800d1bc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d1be:	697b      	ldr	r3, [r7, #20]
 800d1c0:	f023 030a 	bic.w	r3, r3, #10
 800d1c4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800d1c6:	697a      	ldr	r2, [r7, #20]
 800d1c8:	68bb      	ldr	r3, [r7, #8]
 800d1ca:	4313      	orrs	r3, r2
 800d1cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d1ce:	68fb      	ldr	r3, [r7, #12]
 800d1d0:	693a      	ldr	r2, [r7, #16]
 800d1d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d1d4:	68fb      	ldr	r3, [r7, #12]
 800d1d6:	697a      	ldr	r2, [r7, #20]
 800d1d8:	621a      	str	r2, [r3, #32]
}
 800d1da:	bf00      	nop
 800d1dc:	371c      	adds	r7, #28
 800d1de:	46bd      	mov	sp, r7
 800d1e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1e4:	4770      	bx	lr

0800d1e6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d1e6:	b480      	push	{r7}
 800d1e8:	b087      	sub	sp, #28
 800d1ea:	af00      	add	r7, sp, #0
 800d1ec:	60f8      	str	r0, [r7, #12]
 800d1ee:	60b9      	str	r1, [r7, #8]
 800d1f0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d1f2:	68fb      	ldr	r3, [r7, #12]
 800d1f4:	6a1b      	ldr	r3, [r3, #32]
 800d1f6:	f023 0210 	bic.w	r2, r3, #16
 800d1fa:	68fb      	ldr	r3, [r7, #12]
 800d1fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d1fe:	68fb      	ldr	r3, [r7, #12]
 800d200:	699b      	ldr	r3, [r3, #24]
 800d202:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800d204:	68fb      	ldr	r3, [r7, #12]
 800d206:	6a1b      	ldr	r3, [r3, #32]
 800d208:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d20a:	697b      	ldr	r3, [r7, #20]
 800d20c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800d210:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d212:	687b      	ldr	r3, [r7, #4]
 800d214:	031b      	lsls	r3, r3, #12
 800d216:	697a      	ldr	r2, [r7, #20]
 800d218:	4313      	orrs	r3, r2
 800d21a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d21c:	693b      	ldr	r3, [r7, #16]
 800d21e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800d222:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800d224:	68bb      	ldr	r3, [r7, #8]
 800d226:	011b      	lsls	r3, r3, #4
 800d228:	693a      	ldr	r2, [r7, #16]
 800d22a:	4313      	orrs	r3, r2
 800d22c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d22e:	68fb      	ldr	r3, [r7, #12]
 800d230:	697a      	ldr	r2, [r7, #20]
 800d232:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d234:	68fb      	ldr	r3, [r7, #12]
 800d236:	693a      	ldr	r2, [r7, #16]
 800d238:	621a      	str	r2, [r3, #32]
}
 800d23a:	bf00      	nop
 800d23c:	371c      	adds	r7, #28
 800d23e:	46bd      	mov	sp, r7
 800d240:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d244:	4770      	bx	lr

0800d246 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800d246:	b480      	push	{r7}
 800d248:	b085      	sub	sp, #20
 800d24a:	af00      	add	r7, sp, #0
 800d24c:	6078      	str	r0, [r7, #4]
 800d24e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	689b      	ldr	r3, [r3, #8]
 800d254:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d256:	68fb      	ldr	r3, [r7, #12]
 800d258:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800d25c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d260:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d262:	683a      	ldr	r2, [r7, #0]
 800d264:	68fb      	ldr	r3, [r7, #12]
 800d266:	4313      	orrs	r3, r2
 800d268:	f043 0307 	orr.w	r3, r3, #7
 800d26c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d26e:	687b      	ldr	r3, [r7, #4]
 800d270:	68fa      	ldr	r2, [r7, #12]
 800d272:	609a      	str	r2, [r3, #8]
}
 800d274:	bf00      	nop
 800d276:	3714      	adds	r7, #20
 800d278:	46bd      	mov	sp, r7
 800d27a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d27e:	4770      	bx	lr

0800d280 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800d280:	b480      	push	{r7}
 800d282:	b087      	sub	sp, #28
 800d284:	af00      	add	r7, sp, #0
 800d286:	60f8      	str	r0, [r7, #12]
 800d288:	60b9      	str	r1, [r7, #8]
 800d28a:	607a      	str	r2, [r7, #4]
 800d28c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800d28e:	68fb      	ldr	r3, [r7, #12]
 800d290:	689b      	ldr	r3, [r3, #8]
 800d292:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d294:	697b      	ldr	r3, [r7, #20]
 800d296:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800d29a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d29c:	683b      	ldr	r3, [r7, #0]
 800d29e:	021a      	lsls	r2, r3, #8
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	431a      	orrs	r2, r3
 800d2a4:	68bb      	ldr	r3, [r7, #8]
 800d2a6:	4313      	orrs	r3, r2
 800d2a8:	697a      	ldr	r2, [r7, #20]
 800d2aa:	4313      	orrs	r3, r2
 800d2ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d2ae:	68fb      	ldr	r3, [r7, #12]
 800d2b0:	697a      	ldr	r2, [r7, #20]
 800d2b2:	609a      	str	r2, [r3, #8]
}
 800d2b4:	bf00      	nop
 800d2b6:	371c      	adds	r7, #28
 800d2b8:	46bd      	mov	sp, r7
 800d2ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2be:	4770      	bx	lr

0800d2c0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800d2c0:	b480      	push	{r7}
 800d2c2:	b087      	sub	sp, #28
 800d2c4:	af00      	add	r7, sp, #0
 800d2c6:	60f8      	str	r0, [r7, #12]
 800d2c8:	60b9      	str	r1, [r7, #8]
 800d2ca:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800d2cc:	68bb      	ldr	r3, [r7, #8]
 800d2ce:	f003 031f 	and.w	r3, r3, #31
 800d2d2:	2201      	movs	r2, #1
 800d2d4:	fa02 f303 	lsl.w	r3, r2, r3
 800d2d8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800d2da:	68fb      	ldr	r3, [r7, #12]
 800d2dc:	6a1a      	ldr	r2, [r3, #32]
 800d2de:	697b      	ldr	r3, [r7, #20]
 800d2e0:	43db      	mvns	r3, r3
 800d2e2:	401a      	ands	r2, r3
 800d2e4:	68fb      	ldr	r3, [r7, #12]
 800d2e6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800d2e8:	68fb      	ldr	r3, [r7, #12]
 800d2ea:	6a1a      	ldr	r2, [r3, #32]
 800d2ec:	68bb      	ldr	r3, [r7, #8]
 800d2ee:	f003 031f 	and.w	r3, r3, #31
 800d2f2:	6879      	ldr	r1, [r7, #4]
 800d2f4:	fa01 f303 	lsl.w	r3, r1, r3
 800d2f8:	431a      	orrs	r2, r3
 800d2fa:	68fb      	ldr	r3, [r7, #12]
 800d2fc:	621a      	str	r2, [r3, #32]
}
 800d2fe:	bf00      	nop
 800d300:	371c      	adds	r7, #28
 800d302:	46bd      	mov	sp, r7
 800d304:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d308:	4770      	bx	lr
	...

0800d30c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d30c:	b480      	push	{r7}
 800d30e:	b085      	sub	sp, #20
 800d310:	af00      	add	r7, sp, #0
 800d312:	6078      	str	r0, [r7, #4]
 800d314:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d31c:	2b01      	cmp	r3, #1
 800d31e:	d101      	bne.n	800d324 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d320:	2302      	movs	r3, #2
 800d322:	e074      	b.n	800d40e <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800d324:	687b      	ldr	r3, [r7, #4]
 800d326:	2201      	movs	r2, #1
 800d328:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d32c:	687b      	ldr	r3, [r7, #4]
 800d32e:	2202      	movs	r2, #2
 800d330:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	681b      	ldr	r3, [r3, #0]
 800d338:	685b      	ldr	r3, [r3, #4]
 800d33a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	681b      	ldr	r3, [r3, #0]
 800d340:	689b      	ldr	r3, [r3, #8]
 800d342:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	681b      	ldr	r3, [r3, #0]
 800d348:	4a34      	ldr	r2, [pc, #208]	; (800d41c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800d34a:	4293      	cmp	r3, r2
 800d34c:	d009      	beq.n	800d362 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	681b      	ldr	r3, [r3, #0]
 800d352:	4a33      	ldr	r2, [pc, #204]	; (800d420 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800d354:	4293      	cmp	r3, r2
 800d356:	d004      	beq.n	800d362 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	681b      	ldr	r3, [r3, #0]
 800d35c:	4a31      	ldr	r2, [pc, #196]	; (800d424 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800d35e:	4293      	cmp	r3, r2
 800d360:	d108      	bne.n	800d374 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800d362:	68fb      	ldr	r3, [r7, #12]
 800d364:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800d368:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800d36a:	683b      	ldr	r3, [r7, #0]
 800d36c:	685b      	ldr	r3, [r3, #4]
 800d36e:	68fa      	ldr	r2, [r7, #12]
 800d370:	4313      	orrs	r3, r2
 800d372:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d374:	68fb      	ldr	r3, [r7, #12]
 800d376:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800d37a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d37e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d380:	683b      	ldr	r3, [r7, #0]
 800d382:	681b      	ldr	r3, [r3, #0]
 800d384:	68fa      	ldr	r2, [r7, #12]
 800d386:	4313      	orrs	r3, r2
 800d388:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d38a:	687b      	ldr	r3, [r7, #4]
 800d38c:	681b      	ldr	r3, [r3, #0]
 800d38e:	68fa      	ldr	r2, [r7, #12]
 800d390:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d392:	687b      	ldr	r3, [r7, #4]
 800d394:	681b      	ldr	r3, [r3, #0]
 800d396:	4a21      	ldr	r2, [pc, #132]	; (800d41c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800d398:	4293      	cmp	r3, r2
 800d39a:	d022      	beq.n	800d3e2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d39c:	687b      	ldr	r3, [r7, #4]
 800d39e:	681b      	ldr	r3, [r3, #0]
 800d3a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d3a4:	d01d      	beq.n	800d3e2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d3a6:	687b      	ldr	r3, [r7, #4]
 800d3a8:	681b      	ldr	r3, [r3, #0]
 800d3aa:	4a1f      	ldr	r2, [pc, #124]	; (800d428 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800d3ac:	4293      	cmp	r3, r2
 800d3ae:	d018      	beq.n	800d3e2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	681b      	ldr	r3, [r3, #0]
 800d3b4:	4a1d      	ldr	r2, [pc, #116]	; (800d42c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800d3b6:	4293      	cmp	r3, r2
 800d3b8:	d013      	beq.n	800d3e2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	681b      	ldr	r3, [r3, #0]
 800d3be:	4a1c      	ldr	r2, [pc, #112]	; (800d430 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800d3c0:	4293      	cmp	r3, r2
 800d3c2:	d00e      	beq.n	800d3e2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d3c4:	687b      	ldr	r3, [r7, #4]
 800d3c6:	681b      	ldr	r3, [r3, #0]
 800d3c8:	4a15      	ldr	r2, [pc, #84]	; (800d420 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800d3ca:	4293      	cmp	r3, r2
 800d3cc:	d009      	beq.n	800d3e2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	681b      	ldr	r3, [r3, #0]
 800d3d2:	4a18      	ldr	r2, [pc, #96]	; (800d434 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800d3d4:	4293      	cmp	r3, r2
 800d3d6:	d004      	beq.n	800d3e2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	681b      	ldr	r3, [r3, #0]
 800d3dc:	4a11      	ldr	r2, [pc, #68]	; (800d424 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800d3de:	4293      	cmp	r3, r2
 800d3e0:	d10c      	bne.n	800d3fc <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d3e2:	68bb      	ldr	r3, [r7, #8]
 800d3e4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d3e8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d3ea:	683b      	ldr	r3, [r7, #0]
 800d3ec:	689b      	ldr	r3, [r3, #8]
 800d3ee:	68ba      	ldr	r2, [r7, #8]
 800d3f0:	4313      	orrs	r3, r2
 800d3f2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	681b      	ldr	r3, [r3, #0]
 800d3f8:	68ba      	ldr	r2, [r7, #8]
 800d3fa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	2201      	movs	r2, #1
 800d400:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d404:	687b      	ldr	r3, [r7, #4]
 800d406:	2200      	movs	r2, #0
 800d408:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d40c:	2300      	movs	r3, #0
}
 800d40e:	4618      	mov	r0, r3
 800d410:	3714      	adds	r7, #20
 800d412:	46bd      	mov	sp, r7
 800d414:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d418:	4770      	bx	lr
 800d41a:	bf00      	nop
 800d41c:	40012c00 	.word	0x40012c00
 800d420:	40013400 	.word	0x40013400
 800d424:	40015000 	.word	0x40015000
 800d428:	40000400 	.word	0x40000400
 800d42c:	40000800 	.word	0x40000800
 800d430:	40000c00 	.word	0x40000c00
 800d434:	40014000 	.word	0x40014000

0800d438 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800d438:	b480      	push	{r7}
 800d43a:	b085      	sub	sp, #20
 800d43c:	af00      	add	r7, sp, #0
 800d43e:	6078      	str	r0, [r7, #4]
 800d440:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800d442:	2300      	movs	r3, #0
 800d444:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800d446:	687b      	ldr	r3, [r7, #4]
 800d448:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d44c:	2b01      	cmp	r3, #1
 800d44e:	d101      	bne.n	800d454 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800d450:	2302      	movs	r3, #2
 800d452:	e096      	b.n	800d582 <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 800d454:	687b      	ldr	r3, [r7, #4]
 800d456:	2201      	movs	r2, #1
 800d458:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800d45c:	68fb      	ldr	r3, [r7, #12]
 800d45e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800d462:	683b      	ldr	r3, [r7, #0]
 800d464:	68db      	ldr	r3, [r3, #12]
 800d466:	4313      	orrs	r3, r2
 800d468:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800d46a:	68fb      	ldr	r3, [r7, #12]
 800d46c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800d470:	683b      	ldr	r3, [r7, #0]
 800d472:	689b      	ldr	r3, [r3, #8]
 800d474:	4313      	orrs	r3, r2
 800d476:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800d478:	68fb      	ldr	r3, [r7, #12]
 800d47a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800d47e:	683b      	ldr	r3, [r7, #0]
 800d480:	685b      	ldr	r3, [r3, #4]
 800d482:	4313      	orrs	r3, r2
 800d484:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800d486:	68fb      	ldr	r3, [r7, #12]
 800d488:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800d48c:	683b      	ldr	r3, [r7, #0]
 800d48e:	681b      	ldr	r3, [r3, #0]
 800d490:	4313      	orrs	r3, r2
 800d492:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800d494:	68fb      	ldr	r3, [r7, #12]
 800d496:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800d49a:	683b      	ldr	r3, [r7, #0]
 800d49c:	691b      	ldr	r3, [r3, #16]
 800d49e:	4313      	orrs	r3, r2
 800d4a0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800d4a2:	68fb      	ldr	r3, [r7, #12]
 800d4a4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800d4a8:	683b      	ldr	r3, [r7, #0]
 800d4aa:	695b      	ldr	r3, [r3, #20]
 800d4ac:	4313      	orrs	r3, r2
 800d4ae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800d4b0:	68fb      	ldr	r3, [r7, #12]
 800d4b2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800d4b6:	683b      	ldr	r3, [r7, #0]
 800d4b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d4ba:	4313      	orrs	r3, r2
 800d4bc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800d4be:	68fb      	ldr	r3, [r7, #12]
 800d4c0:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800d4c4:	683b      	ldr	r3, [r7, #0]
 800d4c6:	699b      	ldr	r3, [r3, #24]
 800d4c8:	041b      	lsls	r3, r3, #16
 800d4ca:	4313      	orrs	r3, r2
 800d4cc:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800d4ce:	687b      	ldr	r3, [r7, #4]
 800d4d0:	681b      	ldr	r3, [r3, #0]
 800d4d2:	4a2f      	ldr	r2, [pc, #188]	; (800d590 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800d4d4:	4293      	cmp	r3, r2
 800d4d6:	d009      	beq.n	800d4ec <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800d4d8:	687b      	ldr	r3, [r7, #4]
 800d4da:	681b      	ldr	r3, [r3, #0]
 800d4dc:	4a2d      	ldr	r2, [pc, #180]	; (800d594 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800d4de:	4293      	cmp	r3, r2
 800d4e0:	d004      	beq.n	800d4ec <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	681b      	ldr	r3, [r3, #0]
 800d4e6:	4a2c      	ldr	r2, [pc, #176]	; (800d598 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800d4e8:	4293      	cmp	r3, r2
 800d4ea:	d106      	bne.n	800d4fa <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800d4ec:	68fb      	ldr	r3, [r7, #12]
 800d4ee:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800d4f2:	683b      	ldr	r3, [r7, #0]
 800d4f4:	69db      	ldr	r3, [r3, #28]
 800d4f6:	4313      	orrs	r3, r2
 800d4f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800d4fa:	687b      	ldr	r3, [r7, #4]
 800d4fc:	681b      	ldr	r3, [r3, #0]
 800d4fe:	4a24      	ldr	r2, [pc, #144]	; (800d590 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800d500:	4293      	cmp	r3, r2
 800d502:	d009      	beq.n	800d518 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	681b      	ldr	r3, [r3, #0]
 800d508:	4a22      	ldr	r2, [pc, #136]	; (800d594 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800d50a:	4293      	cmp	r3, r2
 800d50c:	d004      	beq.n	800d518 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800d50e:	687b      	ldr	r3, [r7, #4]
 800d510:	681b      	ldr	r3, [r3, #0]
 800d512:	4a21      	ldr	r2, [pc, #132]	; (800d598 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800d514:	4293      	cmp	r3, r2
 800d516:	d12b      	bne.n	800d570 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800d518:	68fb      	ldr	r3, [r7, #12]
 800d51a:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800d51e:	683b      	ldr	r3, [r7, #0]
 800d520:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d522:	051b      	lsls	r3, r3, #20
 800d524:	4313      	orrs	r3, r2
 800d526:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800d528:	68fb      	ldr	r3, [r7, #12]
 800d52a:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800d52e:	683b      	ldr	r3, [r7, #0]
 800d530:	6a1b      	ldr	r3, [r3, #32]
 800d532:	4313      	orrs	r3, r2
 800d534:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800d536:	68fb      	ldr	r3, [r7, #12]
 800d538:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800d53c:	683b      	ldr	r3, [r7, #0]
 800d53e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d540:	4313      	orrs	r3, r2
 800d542:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800d544:	687b      	ldr	r3, [r7, #4]
 800d546:	681b      	ldr	r3, [r3, #0]
 800d548:	4a11      	ldr	r2, [pc, #68]	; (800d590 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800d54a:	4293      	cmp	r3, r2
 800d54c:	d009      	beq.n	800d562 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800d54e:	687b      	ldr	r3, [r7, #4]
 800d550:	681b      	ldr	r3, [r3, #0]
 800d552:	4a10      	ldr	r2, [pc, #64]	; (800d594 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800d554:	4293      	cmp	r3, r2
 800d556:	d004      	beq.n	800d562 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800d558:	687b      	ldr	r3, [r7, #4]
 800d55a:	681b      	ldr	r3, [r3, #0]
 800d55c:	4a0e      	ldr	r2, [pc, #56]	; (800d598 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800d55e:	4293      	cmp	r3, r2
 800d560:	d106      	bne.n	800d570 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800d562:	68fb      	ldr	r3, [r7, #12]
 800d564:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800d568:	683b      	ldr	r3, [r7, #0]
 800d56a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d56c:	4313      	orrs	r3, r2
 800d56e:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800d570:	687b      	ldr	r3, [r7, #4]
 800d572:	681b      	ldr	r3, [r3, #0]
 800d574:	68fa      	ldr	r2, [r7, #12]
 800d576:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800d578:	687b      	ldr	r3, [r7, #4]
 800d57a:	2200      	movs	r2, #0
 800d57c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d580:	2300      	movs	r3, #0
}
 800d582:	4618      	mov	r0, r3
 800d584:	3714      	adds	r7, #20
 800d586:	46bd      	mov	sp, r7
 800d588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d58c:	4770      	bx	lr
 800d58e:	bf00      	nop
 800d590:	40012c00 	.word	0x40012c00
 800d594:	40013400 	.word	0x40013400
 800d598:	40015000 	.word	0x40015000

0800d59c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d59c:	b480      	push	{r7}
 800d59e:	b083      	sub	sp, #12
 800d5a0:	af00      	add	r7, sp, #0
 800d5a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d5a4:	bf00      	nop
 800d5a6:	370c      	adds	r7, #12
 800d5a8:	46bd      	mov	sp, r7
 800d5aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5ae:	4770      	bx	lr

0800d5b0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d5b0:	b480      	push	{r7}
 800d5b2:	b083      	sub	sp, #12
 800d5b4:	af00      	add	r7, sp, #0
 800d5b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d5b8:	bf00      	nop
 800d5ba:	370c      	adds	r7, #12
 800d5bc:	46bd      	mov	sp, r7
 800d5be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5c2:	4770      	bx	lr

0800d5c4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800d5c4:	b480      	push	{r7}
 800d5c6:	b083      	sub	sp, #12
 800d5c8:	af00      	add	r7, sp, #0
 800d5ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800d5cc:	bf00      	nop
 800d5ce:	370c      	adds	r7, #12
 800d5d0:	46bd      	mov	sp, r7
 800d5d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5d6:	4770      	bx	lr

0800d5d8 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800d5d8:	b480      	push	{r7}
 800d5da:	b083      	sub	sp, #12
 800d5dc:	af00      	add	r7, sp, #0
 800d5de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800d5e0:	bf00      	nop
 800d5e2:	370c      	adds	r7, #12
 800d5e4:	46bd      	mov	sp, r7
 800d5e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5ea:	4770      	bx	lr

0800d5ec <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800d5ec:	b480      	push	{r7}
 800d5ee:	b083      	sub	sp, #12
 800d5f0:	af00      	add	r7, sp, #0
 800d5f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800d5f4:	bf00      	nop
 800d5f6:	370c      	adds	r7, #12
 800d5f8:	46bd      	mov	sp, r7
 800d5fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5fe:	4770      	bx	lr

0800d600 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800d600:	b480      	push	{r7}
 800d602:	b083      	sub	sp, #12
 800d604:	af00      	add	r7, sp, #0
 800d606:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800d608:	bf00      	nop
 800d60a:	370c      	adds	r7, #12
 800d60c:	46bd      	mov	sp, r7
 800d60e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d612:	4770      	bx	lr

0800d614 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800d614:	b480      	push	{r7}
 800d616:	b083      	sub	sp, #12
 800d618:	af00      	add	r7, sp, #0
 800d61a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800d61c:	bf00      	nop
 800d61e:	370c      	adds	r7, #12
 800d620:	46bd      	mov	sp, r7
 800d622:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d626:	4770      	bx	lr

0800d628 <LL_EXTI_EnableIT_0_31>:
{
 800d628:	b480      	push	{r7}
 800d62a:	b083      	sub	sp, #12
 800d62c:	af00      	add	r7, sp, #0
 800d62e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 800d630:	4b05      	ldr	r3, [pc, #20]	; (800d648 <LL_EXTI_EnableIT_0_31+0x20>)
 800d632:	681a      	ldr	r2, [r3, #0]
 800d634:	4904      	ldr	r1, [pc, #16]	; (800d648 <LL_EXTI_EnableIT_0_31+0x20>)
 800d636:	687b      	ldr	r3, [r7, #4]
 800d638:	4313      	orrs	r3, r2
 800d63a:	600b      	str	r3, [r1, #0]
}
 800d63c:	bf00      	nop
 800d63e:	370c      	adds	r7, #12
 800d640:	46bd      	mov	sp, r7
 800d642:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d646:	4770      	bx	lr
 800d648:	40010400 	.word	0x40010400

0800d64c <LL_EXTI_EnableIT_32_63>:
{
 800d64c:	b480      	push	{r7}
 800d64e:	b083      	sub	sp, #12
 800d650:	af00      	add	r7, sp, #0
 800d652:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 800d654:	4b05      	ldr	r3, [pc, #20]	; (800d66c <LL_EXTI_EnableIT_32_63+0x20>)
 800d656:	6a1a      	ldr	r2, [r3, #32]
 800d658:	4904      	ldr	r1, [pc, #16]	; (800d66c <LL_EXTI_EnableIT_32_63+0x20>)
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	4313      	orrs	r3, r2
 800d65e:	620b      	str	r3, [r1, #32]
}
 800d660:	bf00      	nop
 800d662:	370c      	adds	r7, #12
 800d664:	46bd      	mov	sp, r7
 800d666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d66a:	4770      	bx	lr
 800d66c:	40010400 	.word	0x40010400

0800d670 <LL_EXTI_DisableIT_0_31>:
{
 800d670:	b480      	push	{r7}
 800d672:	b083      	sub	sp, #12
 800d674:	af00      	add	r7, sp, #0
 800d676:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 800d678:	4b06      	ldr	r3, [pc, #24]	; (800d694 <LL_EXTI_DisableIT_0_31+0x24>)
 800d67a:	681a      	ldr	r2, [r3, #0]
 800d67c:	687b      	ldr	r3, [r7, #4]
 800d67e:	43db      	mvns	r3, r3
 800d680:	4904      	ldr	r1, [pc, #16]	; (800d694 <LL_EXTI_DisableIT_0_31+0x24>)
 800d682:	4013      	ands	r3, r2
 800d684:	600b      	str	r3, [r1, #0]
}
 800d686:	bf00      	nop
 800d688:	370c      	adds	r7, #12
 800d68a:	46bd      	mov	sp, r7
 800d68c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d690:	4770      	bx	lr
 800d692:	bf00      	nop
 800d694:	40010400 	.word	0x40010400

0800d698 <LL_EXTI_DisableIT_32_63>:
{
 800d698:	b480      	push	{r7}
 800d69a:	b083      	sub	sp, #12
 800d69c:	af00      	add	r7, sp, #0
 800d69e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 800d6a0:	4b06      	ldr	r3, [pc, #24]	; (800d6bc <LL_EXTI_DisableIT_32_63+0x24>)
 800d6a2:	6a1a      	ldr	r2, [r3, #32]
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	43db      	mvns	r3, r3
 800d6a8:	4904      	ldr	r1, [pc, #16]	; (800d6bc <LL_EXTI_DisableIT_32_63+0x24>)
 800d6aa:	4013      	ands	r3, r2
 800d6ac:	620b      	str	r3, [r1, #32]
}
 800d6ae:	bf00      	nop
 800d6b0:	370c      	adds	r7, #12
 800d6b2:	46bd      	mov	sp, r7
 800d6b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6b8:	4770      	bx	lr
 800d6ba:	bf00      	nop
 800d6bc:	40010400 	.word	0x40010400

0800d6c0 <LL_EXTI_EnableEvent_0_31>:
{
 800d6c0:	b480      	push	{r7}
 800d6c2:	b083      	sub	sp, #12
 800d6c4:	af00      	add	r7, sp, #0
 800d6c6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 800d6c8:	4b05      	ldr	r3, [pc, #20]	; (800d6e0 <LL_EXTI_EnableEvent_0_31+0x20>)
 800d6ca:	685a      	ldr	r2, [r3, #4]
 800d6cc:	4904      	ldr	r1, [pc, #16]	; (800d6e0 <LL_EXTI_EnableEvent_0_31+0x20>)
 800d6ce:	687b      	ldr	r3, [r7, #4]
 800d6d0:	4313      	orrs	r3, r2
 800d6d2:	604b      	str	r3, [r1, #4]
}
 800d6d4:	bf00      	nop
 800d6d6:	370c      	adds	r7, #12
 800d6d8:	46bd      	mov	sp, r7
 800d6da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6de:	4770      	bx	lr
 800d6e0:	40010400 	.word	0x40010400

0800d6e4 <LL_EXTI_EnableEvent_32_63>:
{
 800d6e4:	b480      	push	{r7}
 800d6e6:	b083      	sub	sp, #12
 800d6e8:	af00      	add	r7, sp, #0
 800d6ea:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 800d6ec:	4b05      	ldr	r3, [pc, #20]	; (800d704 <LL_EXTI_EnableEvent_32_63+0x20>)
 800d6ee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d6f0:	4904      	ldr	r1, [pc, #16]	; (800d704 <LL_EXTI_EnableEvent_32_63+0x20>)
 800d6f2:	687b      	ldr	r3, [r7, #4]
 800d6f4:	4313      	orrs	r3, r2
 800d6f6:	624b      	str	r3, [r1, #36]	; 0x24
}
 800d6f8:	bf00      	nop
 800d6fa:	370c      	adds	r7, #12
 800d6fc:	46bd      	mov	sp, r7
 800d6fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d702:	4770      	bx	lr
 800d704:	40010400 	.word	0x40010400

0800d708 <LL_EXTI_DisableEvent_0_31>:
{
 800d708:	b480      	push	{r7}
 800d70a:	b083      	sub	sp, #12
 800d70c:	af00      	add	r7, sp, #0
 800d70e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 800d710:	4b06      	ldr	r3, [pc, #24]	; (800d72c <LL_EXTI_DisableEvent_0_31+0x24>)
 800d712:	685a      	ldr	r2, [r3, #4]
 800d714:	687b      	ldr	r3, [r7, #4]
 800d716:	43db      	mvns	r3, r3
 800d718:	4904      	ldr	r1, [pc, #16]	; (800d72c <LL_EXTI_DisableEvent_0_31+0x24>)
 800d71a:	4013      	ands	r3, r2
 800d71c:	604b      	str	r3, [r1, #4]
}
 800d71e:	bf00      	nop
 800d720:	370c      	adds	r7, #12
 800d722:	46bd      	mov	sp, r7
 800d724:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d728:	4770      	bx	lr
 800d72a:	bf00      	nop
 800d72c:	40010400 	.word	0x40010400

0800d730 <LL_EXTI_DisableEvent_32_63>:
{
 800d730:	b480      	push	{r7}
 800d732:	b083      	sub	sp, #12
 800d734:	af00      	add	r7, sp, #0
 800d736:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 800d738:	4b06      	ldr	r3, [pc, #24]	; (800d754 <LL_EXTI_DisableEvent_32_63+0x24>)
 800d73a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d73c:	687b      	ldr	r3, [r7, #4]
 800d73e:	43db      	mvns	r3, r3
 800d740:	4904      	ldr	r1, [pc, #16]	; (800d754 <LL_EXTI_DisableEvent_32_63+0x24>)
 800d742:	4013      	ands	r3, r2
 800d744:	624b      	str	r3, [r1, #36]	; 0x24
}
 800d746:	bf00      	nop
 800d748:	370c      	adds	r7, #12
 800d74a:	46bd      	mov	sp, r7
 800d74c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d750:	4770      	bx	lr
 800d752:	bf00      	nop
 800d754:	40010400 	.word	0x40010400

0800d758 <LL_EXTI_EnableRisingTrig_0_31>:
{
 800d758:	b480      	push	{r7}
 800d75a:	b083      	sub	sp, #12
 800d75c:	af00      	add	r7, sp, #0
 800d75e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 800d760:	4b05      	ldr	r3, [pc, #20]	; (800d778 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800d762:	689a      	ldr	r2, [r3, #8]
 800d764:	4904      	ldr	r1, [pc, #16]	; (800d778 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	4313      	orrs	r3, r2
 800d76a:	608b      	str	r3, [r1, #8]
}
 800d76c:	bf00      	nop
 800d76e:	370c      	adds	r7, #12
 800d770:	46bd      	mov	sp, r7
 800d772:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d776:	4770      	bx	lr
 800d778:	40010400 	.word	0x40010400

0800d77c <LL_EXTI_EnableRisingTrig_32_63>:
{
 800d77c:	b480      	push	{r7}
 800d77e:	b083      	sub	sp, #12
 800d780:	af00      	add	r7, sp, #0
 800d782:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 800d784:	4b05      	ldr	r3, [pc, #20]	; (800d79c <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800d786:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d788:	4904      	ldr	r1, [pc, #16]	; (800d79c <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800d78a:	687b      	ldr	r3, [r7, #4]
 800d78c:	4313      	orrs	r3, r2
 800d78e:	628b      	str	r3, [r1, #40]	; 0x28
}
 800d790:	bf00      	nop
 800d792:	370c      	adds	r7, #12
 800d794:	46bd      	mov	sp, r7
 800d796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d79a:	4770      	bx	lr
 800d79c:	40010400 	.word	0x40010400

0800d7a0 <LL_EXTI_DisableRisingTrig_0_31>:
{
 800d7a0:	b480      	push	{r7}
 800d7a2:	b083      	sub	sp, #12
 800d7a4:	af00      	add	r7, sp, #0
 800d7a6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 800d7a8:	4b06      	ldr	r3, [pc, #24]	; (800d7c4 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800d7aa:	689a      	ldr	r2, [r3, #8]
 800d7ac:	687b      	ldr	r3, [r7, #4]
 800d7ae:	43db      	mvns	r3, r3
 800d7b0:	4904      	ldr	r1, [pc, #16]	; (800d7c4 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800d7b2:	4013      	ands	r3, r2
 800d7b4:	608b      	str	r3, [r1, #8]
}
 800d7b6:	bf00      	nop
 800d7b8:	370c      	adds	r7, #12
 800d7ba:	46bd      	mov	sp, r7
 800d7bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7c0:	4770      	bx	lr
 800d7c2:	bf00      	nop
 800d7c4:	40010400 	.word	0x40010400

0800d7c8 <LL_EXTI_DisableRisingTrig_32_63>:
{
 800d7c8:	b480      	push	{r7}
 800d7ca:	b083      	sub	sp, #12
 800d7cc:	af00      	add	r7, sp, #0
 800d7ce:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 800d7d0:	4b06      	ldr	r3, [pc, #24]	; (800d7ec <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800d7d2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	43db      	mvns	r3, r3
 800d7d8:	4904      	ldr	r1, [pc, #16]	; (800d7ec <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800d7da:	4013      	ands	r3, r2
 800d7dc:	628b      	str	r3, [r1, #40]	; 0x28
}
 800d7de:	bf00      	nop
 800d7e0:	370c      	adds	r7, #12
 800d7e2:	46bd      	mov	sp, r7
 800d7e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7e8:	4770      	bx	lr
 800d7ea:	bf00      	nop
 800d7ec:	40010400 	.word	0x40010400

0800d7f0 <LL_EXTI_EnableFallingTrig_0_31>:
{
 800d7f0:	b480      	push	{r7}
 800d7f2:	b083      	sub	sp, #12
 800d7f4:	af00      	add	r7, sp, #0
 800d7f6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 800d7f8:	4b05      	ldr	r3, [pc, #20]	; (800d810 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800d7fa:	68da      	ldr	r2, [r3, #12]
 800d7fc:	4904      	ldr	r1, [pc, #16]	; (800d810 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800d7fe:	687b      	ldr	r3, [r7, #4]
 800d800:	4313      	orrs	r3, r2
 800d802:	60cb      	str	r3, [r1, #12]
}
 800d804:	bf00      	nop
 800d806:	370c      	adds	r7, #12
 800d808:	46bd      	mov	sp, r7
 800d80a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d80e:	4770      	bx	lr
 800d810:	40010400 	.word	0x40010400

0800d814 <LL_EXTI_EnableFallingTrig_32_63>:
{
 800d814:	b480      	push	{r7}
 800d816:	b083      	sub	sp, #12
 800d818:	af00      	add	r7, sp, #0
 800d81a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 800d81c:	4b05      	ldr	r3, [pc, #20]	; (800d834 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800d81e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d820:	4904      	ldr	r1, [pc, #16]	; (800d834 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	4313      	orrs	r3, r2
 800d826:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800d828:	bf00      	nop
 800d82a:	370c      	adds	r7, #12
 800d82c:	46bd      	mov	sp, r7
 800d82e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d832:	4770      	bx	lr
 800d834:	40010400 	.word	0x40010400

0800d838 <LL_EXTI_DisableFallingTrig_0_31>:
{
 800d838:	b480      	push	{r7}
 800d83a:	b083      	sub	sp, #12
 800d83c:	af00      	add	r7, sp, #0
 800d83e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 800d840:	4b06      	ldr	r3, [pc, #24]	; (800d85c <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800d842:	68da      	ldr	r2, [r3, #12]
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	43db      	mvns	r3, r3
 800d848:	4904      	ldr	r1, [pc, #16]	; (800d85c <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800d84a:	4013      	ands	r3, r2
 800d84c:	60cb      	str	r3, [r1, #12]
}
 800d84e:	bf00      	nop
 800d850:	370c      	adds	r7, #12
 800d852:	46bd      	mov	sp, r7
 800d854:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d858:	4770      	bx	lr
 800d85a:	bf00      	nop
 800d85c:	40010400 	.word	0x40010400

0800d860 <LL_EXTI_DisableFallingTrig_32_63>:
{
 800d860:	b480      	push	{r7}
 800d862:	b083      	sub	sp, #12
 800d864:	af00      	add	r7, sp, #0
 800d866:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 800d868:	4b06      	ldr	r3, [pc, #24]	; (800d884 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800d86a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	43db      	mvns	r3, r3
 800d870:	4904      	ldr	r1, [pc, #16]	; (800d884 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800d872:	4013      	ands	r3, r2
 800d874:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800d876:	bf00      	nop
 800d878:	370c      	adds	r7, #12
 800d87a:	46bd      	mov	sp, r7
 800d87c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d880:	4770      	bx	lr
 800d882:	bf00      	nop
 800d884:	40010400 	.word	0x40010400

0800d888 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - 0x00: EXTI registers are initialized
  *          - any other calue : wrong configuration
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 800d888:	b580      	push	{r7, lr}
 800d88a:	b084      	sub	sp, #16
 800d88c:	af00      	add	r7, sp, #0
 800d88e:	6078      	str	r0, [r7, #4]
  uint32_t status = 0x00u;
 800d890:	2300      	movs	r3, #0
 800d892:	60fb      	str	r3, [r7, #12]
  assert_param(IS_LL_EXTI_LINE_32_63(EXTI_InitStruct->Line_32_63));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	7a1b      	ldrb	r3, [r3, #8]
 800d898:	2b00      	cmp	r3, #0
 800d89a:	f000 80c8 	beq.w	800da2e <LL_EXTI_Init+0x1a6>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 800d89e:	687b      	ldr	r3, [r7, #4]
 800d8a0:	681b      	ldr	r3, [r3, #0]
 800d8a2:	2b00      	cmp	r3, #0
 800d8a4:	d05d      	beq.n	800d962 <LL_EXTI_Init+0xda>
    {
      switch (EXTI_InitStruct->Mode)
 800d8a6:	687b      	ldr	r3, [r7, #4]
 800d8a8:	7a5b      	ldrb	r3, [r3, #9]
 800d8aa:	2b01      	cmp	r3, #1
 800d8ac:	d00e      	beq.n	800d8cc <LL_EXTI_Init+0x44>
 800d8ae:	2b02      	cmp	r3, #2
 800d8b0:	d017      	beq.n	800d8e2 <LL_EXTI_Init+0x5a>
 800d8b2:	2b00      	cmp	r3, #0
 800d8b4:	d120      	bne.n	800d8f8 <LL_EXTI_Init+0x70>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800d8b6:	687b      	ldr	r3, [r7, #4]
 800d8b8:	681b      	ldr	r3, [r3, #0]
 800d8ba:	4618      	mov	r0, r3
 800d8bc:	f7ff ff24 	bl	800d708 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800d8c0:	687b      	ldr	r3, [r7, #4]
 800d8c2:	681b      	ldr	r3, [r3, #0]
 800d8c4:	4618      	mov	r0, r3
 800d8c6:	f7ff feaf 	bl	800d628 <LL_EXTI_EnableIT_0_31>
          break;
 800d8ca:	e018      	b.n	800d8fe <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	681b      	ldr	r3, [r3, #0]
 800d8d0:	4618      	mov	r0, r3
 800d8d2:	f7ff fecd 	bl	800d670 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	681b      	ldr	r3, [r3, #0]
 800d8da:	4618      	mov	r0, r3
 800d8dc:	f7ff fef0 	bl	800d6c0 <LL_EXTI_EnableEvent_0_31>
          break;
 800d8e0:	e00d      	b.n	800d8fe <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800d8e2:	687b      	ldr	r3, [r7, #4]
 800d8e4:	681b      	ldr	r3, [r3, #0]
 800d8e6:	4618      	mov	r0, r3
 800d8e8:	f7ff fe9e 	bl	800d628 <LL_EXTI_EnableIT_0_31>
          /* Directly Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800d8ec:	687b      	ldr	r3, [r7, #4]
 800d8ee:	681b      	ldr	r3, [r3, #0]
 800d8f0:	4618      	mov	r0, r3
 800d8f2:	f7ff fee5 	bl	800d6c0 <LL_EXTI_EnableEvent_0_31>
          break;
 800d8f6:	e002      	b.n	800d8fe <LL_EXTI_Init+0x76>
        default:
          status = 0x01u;
 800d8f8:	2301      	movs	r3, #1
 800d8fa:	60fb      	str	r3, [r7, #12]
          break;
 800d8fc:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800d8fe:	687b      	ldr	r3, [r7, #4]
 800d900:	7a9b      	ldrb	r3, [r3, #10]
 800d902:	2b00      	cmp	r3, #0
 800d904:	d02d      	beq.n	800d962 <LL_EXTI_Init+0xda>
      {
        switch (EXTI_InitStruct->Trigger)
 800d906:	687b      	ldr	r3, [r7, #4]
 800d908:	7a9b      	ldrb	r3, [r3, #10]
 800d90a:	2b02      	cmp	r3, #2
 800d90c:	d00e      	beq.n	800d92c <LL_EXTI_Init+0xa4>
 800d90e:	2b03      	cmp	r3, #3
 800d910:	d017      	beq.n	800d942 <LL_EXTI_Init+0xba>
 800d912:	2b01      	cmp	r3, #1
 800d914:	d120      	bne.n	800d958 <LL_EXTI_Init+0xd0>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800d916:	687b      	ldr	r3, [r7, #4]
 800d918:	681b      	ldr	r3, [r3, #0]
 800d91a:	4618      	mov	r0, r3
 800d91c:	f7ff ff8c 	bl	800d838 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	681b      	ldr	r3, [r3, #0]
 800d924:	4618      	mov	r0, r3
 800d926:	f7ff ff17 	bl	800d758 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 800d92a:	e01b      	b.n	800d964 <LL_EXTI_Init+0xdc>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800d92c:	687b      	ldr	r3, [r7, #4]
 800d92e:	681b      	ldr	r3, [r3, #0]
 800d930:	4618      	mov	r0, r3
 800d932:	f7ff ff35 	bl	800d7a0 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800d936:	687b      	ldr	r3, [r7, #4]
 800d938:	681b      	ldr	r3, [r3, #0]
 800d93a:	4618      	mov	r0, r3
 800d93c:	f7ff ff58 	bl	800d7f0 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800d940:	e010      	b.n	800d964 <LL_EXTI_Init+0xdc>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            /* Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	681b      	ldr	r3, [r3, #0]
 800d946:	4618      	mov	r0, r3
 800d948:	f7ff ff06 	bl	800d758 <LL_EXTI_EnableRisingTrig_0_31>
            /* Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800d94c:	687b      	ldr	r3, [r7, #4]
 800d94e:	681b      	ldr	r3, [r3, #0]
 800d950:	4618      	mov	r0, r3
 800d952:	f7ff ff4d 	bl	800d7f0 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800d956:	e005      	b.n	800d964 <LL_EXTI_Init+0xdc>
          default:
            status |= 0x02u;
 800d958:	68fb      	ldr	r3, [r7, #12]
 800d95a:	f043 0302 	orr.w	r3, r3, #2
 800d95e:	60fb      	str	r3, [r7, #12]
            break;
 800d960:	e000      	b.n	800d964 <LL_EXTI_Init+0xdc>
        }
      }
 800d962:	bf00      	nop
    }
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 800d964:	687b      	ldr	r3, [r7, #4]
 800d966:	685b      	ldr	r3, [r3, #4]
 800d968:	2b00      	cmp	r3, #0
 800d96a:	d075      	beq.n	800da58 <LL_EXTI_Init+0x1d0>
    {
      switch (EXTI_InitStruct->Mode)
 800d96c:	687b      	ldr	r3, [r7, #4]
 800d96e:	7a5b      	ldrb	r3, [r3, #9]
 800d970:	2b01      	cmp	r3, #1
 800d972:	d00e      	beq.n	800d992 <LL_EXTI_Init+0x10a>
 800d974:	2b02      	cmp	r3, #2
 800d976:	d017      	beq.n	800d9a8 <LL_EXTI_Init+0x120>
 800d978:	2b00      	cmp	r3, #0
 800d97a:	d120      	bne.n	800d9be <LL_EXTI_Init+0x136>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	685b      	ldr	r3, [r3, #4]
 800d980:	4618      	mov	r0, r3
 800d982:	f7ff fed5 	bl	800d730 <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 800d986:	687b      	ldr	r3, [r7, #4]
 800d988:	685b      	ldr	r3, [r3, #4]
 800d98a:	4618      	mov	r0, r3
 800d98c:	f7ff fe5e 	bl	800d64c <LL_EXTI_EnableIT_32_63>
          break;
 800d990:	e01a      	b.n	800d9c8 <LL_EXTI_Init+0x140>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 800d992:	687b      	ldr	r3, [r7, #4]
 800d994:	685b      	ldr	r3, [r3, #4]
 800d996:	4618      	mov	r0, r3
 800d998:	f7ff fe7e 	bl	800d698 <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	685b      	ldr	r3, [r3, #4]
 800d9a0:	4618      	mov	r0, r3
 800d9a2:	f7ff fe9f 	bl	800d6e4 <LL_EXTI_EnableEvent_32_63>
          break;
 800d9a6:	e00f      	b.n	800d9c8 <LL_EXTI_Init+0x140>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	685b      	ldr	r3, [r3, #4]
 800d9ac:	4618      	mov	r0, r3
 800d9ae:	f7ff fe4d 	bl	800d64c <LL_EXTI_EnableIT_32_63>
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800d9b2:	687b      	ldr	r3, [r7, #4]
 800d9b4:	685b      	ldr	r3, [r3, #4]
 800d9b6:	4618      	mov	r0, r3
 800d9b8:	f7ff fe94 	bl	800d6e4 <LL_EXTI_EnableEvent_32_63>
          break;
 800d9bc:	e004      	b.n	800d9c8 <LL_EXTI_Init+0x140>
        default:
          status |= 0x04u;
 800d9be:	68fb      	ldr	r3, [r7, #12]
 800d9c0:	f043 0304 	orr.w	r3, r3, #4
 800d9c4:	60fb      	str	r3, [r7, #12]
          break;
 800d9c6:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	7a9b      	ldrb	r3, [r3, #10]
 800d9cc:	2b00      	cmp	r3, #0
 800d9ce:	d043      	beq.n	800da58 <LL_EXTI_Init+0x1d0>
      {
        switch (EXTI_InitStruct->Trigger)
 800d9d0:	687b      	ldr	r3, [r7, #4]
 800d9d2:	7a9b      	ldrb	r3, [r3, #10]
 800d9d4:	2b02      	cmp	r3, #2
 800d9d6:	d00e      	beq.n	800d9f6 <LL_EXTI_Init+0x16e>
 800d9d8:	2b03      	cmp	r3, #3
 800d9da:	d017      	beq.n	800da0c <LL_EXTI_Init+0x184>
 800d9dc:	2b01      	cmp	r3, #1
 800d9de:	d120      	bne.n	800da22 <LL_EXTI_Init+0x19a>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	685b      	ldr	r3, [r3, #4]
 800d9e4:	4618      	mov	r0, r3
 800d9e6:	f7ff ff3b 	bl	800d860 <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800d9ea:	687b      	ldr	r3, [r7, #4]
 800d9ec:	685b      	ldr	r3, [r3, #4]
 800d9ee:	4618      	mov	r0, r3
 800d9f0:	f7ff fec4 	bl	800d77c <LL_EXTI_EnableRisingTrig_32_63>
            break;
 800d9f4:	e031      	b.n	800da5a <LL_EXTI_Init+0x1d2>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	685b      	ldr	r3, [r3, #4]
 800d9fa:	4618      	mov	r0, r3
 800d9fc:	f7ff fee4 	bl	800d7c8 <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	685b      	ldr	r3, [r3, #4]
 800da04:	4618      	mov	r0, r3
 800da06:	f7ff ff05 	bl	800d814 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 800da0a:	e026      	b.n	800da5a <LL_EXTI_Init+0x1d2>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            /* Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	685b      	ldr	r3, [r3, #4]
 800da10:	4618      	mov	r0, r3
 800da12:	f7ff feb3 	bl	800d77c <LL_EXTI_EnableRisingTrig_32_63>
            /* Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800da16:	687b      	ldr	r3, [r7, #4]
 800da18:	685b      	ldr	r3, [r3, #4]
 800da1a:	4618      	mov	r0, r3
 800da1c:	f7ff fefa 	bl	800d814 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 800da20:	e01b      	b.n	800da5a <LL_EXTI_Init+0x1d2>
          default:
            status |= 0x05u;
 800da22:	68fb      	ldr	r3, [r7, #12]
 800da24:	f043 0305 	orr.w	r3, r3, #5
 800da28:	60fb      	str	r3, [r7, #12]
            break;
 800da2a:	bf00      	nop
 800da2c:	e015      	b.n	800da5a <LL_EXTI_Init+0x1d2>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure IT EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	681b      	ldr	r3, [r3, #0]
 800da32:	4618      	mov	r0, r3
 800da34:	f7ff fe1c 	bl	800d670 <LL_EXTI_DisableIT_0_31>
    /* De-configure Event EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	681b      	ldr	r3, [r3, #0]
 800da3c:	4618      	mov	r0, r3
 800da3e:	f7ff fe63 	bl	800d708 <LL_EXTI_DisableEvent_0_31>
    /* De-configure IT EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 800da42:	687b      	ldr	r3, [r7, #4]
 800da44:	685b      	ldr	r3, [r3, #4]
 800da46:	4618      	mov	r0, r3
 800da48:	f7ff fe26 	bl	800d698 <LL_EXTI_DisableIT_32_63>
    /* De-configure Event EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800da4c:	687b      	ldr	r3, [r7, #4]
 800da4e:	685b      	ldr	r3, [r3, #4]
 800da50:	4618      	mov	r0, r3
 800da52:	f7ff fe6d 	bl	800d730 <LL_EXTI_DisableEvent_32_63>
 800da56:	e000      	b.n	800da5a <LL_EXTI_Init+0x1d2>
      }
 800da58:	bf00      	nop
  }

  return status;
 800da5a:	68fb      	ldr	r3, [r7, #12]
}
 800da5c:	4618      	mov	r0, r3
 800da5e:	3710      	adds	r7, #16
 800da60:	46bd      	mov	sp, r7
 800da62:	bd80      	pop	{r7, pc}

0800da64 <LL_GPIO_SetPinMode>:
{
 800da64:	b480      	push	{r7}
 800da66:	b089      	sub	sp, #36	; 0x24
 800da68:	af00      	add	r7, sp, #0
 800da6a:	60f8      	str	r0, [r7, #12]
 800da6c:	60b9      	str	r1, [r7, #8]
 800da6e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800da70:	68fb      	ldr	r3, [r7, #12]
 800da72:	681a      	ldr	r2, [r3, #0]
 800da74:	68bb      	ldr	r3, [r7, #8]
 800da76:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800da78:	697b      	ldr	r3, [r7, #20]
 800da7a:	fa93 f3a3 	rbit	r3, r3
 800da7e:	613b      	str	r3, [r7, #16]
  return result;
 800da80:	693b      	ldr	r3, [r7, #16]
 800da82:	fab3 f383 	clz	r3, r3
 800da86:	b2db      	uxtb	r3, r3
 800da88:	005b      	lsls	r3, r3, #1
 800da8a:	2103      	movs	r1, #3
 800da8c:	fa01 f303 	lsl.w	r3, r1, r3
 800da90:	43db      	mvns	r3, r3
 800da92:	401a      	ands	r2, r3
 800da94:	68bb      	ldr	r3, [r7, #8]
 800da96:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800da98:	69fb      	ldr	r3, [r7, #28]
 800da9a:	fa93 f3a3 	rbit	r3, r3
 800da9e:	61bb      	str	r3, [r7, #24]
  return result;
 800daa0:	69bb      	ldr	r3, [r7, #24]
 800daa2:	fab3 f383 	clz	r3, r3
 800daa6:	b2db      	uxtb	r3, r3
 800daa8:	005b      	lsls	r3, r3, #1
 800daaa:	6879      	ldr	r1, [r7, #4]
 800daac:	fa01 f303 	lsl.w	r3, r1, r3
 800dab0:	431a      	orrs	r2, r3
 800dab2:	68fb      	ldr	r3, [r7, #12]
 800dab4:	601a      	str	r2, [r3, #0]
}
 800dab6:	bf00      	nop
 800dab8:	3724      	adds	r7, #36	; 0x24
 800daba:	46bd      	mov	sp, r7
 800dabc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dac0:	4770      	bx	lr

0800dac2 <LL_GPIO_SetPinOutputType>:
{
 800dac2:	b480      	push	{r7}
 800dac4:	b085      	sub	sp, #20
 800dac6:	af00      	add	r7, sp, #0
 800dac8:	60f8      	str	r0, [r7, #12]
 800daca:	60b9      	str	r1, [r7, #8]
 800dacc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800dace:	68fb      	ldr	r3, [r7, #12]
 800dad0:	685a      	ldr	r2, [r3, #4]
 800dad2:	68bb      	ldr	r3, [r7, #8]
 800dad4:	43db      	mvns	r3, r3
 800dad6:	401a      	ands	r2, r3
 800dad8:	68bb      	ldr	r3, [r7, #8]
 800dada:	6879      	ldr	r1, [r7, #4]
 800dadc:	fb01 f303 	mul.w	r3, r1, r3
 800dae0:	431a      	orrs	r2, r3
 800dae2:	68fb      	ldr	r3, [r7, #12]
 800dae4:	605a      	str	r2, [r3, #4]
}
 800dae6:	bf00      	nop
 800dae8:	3714      	adds	r7, #20
 800daea:	46bd      	mov	sp, r7
 800daec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daf0:	4770      	bx	lr

0800daf2 <LL_GPIO_SetPinSpeed>:
{
 800daf2:	b480      	push	{r7}
 800daf4:	b089      	sub	sp, #36	; 0x24
 800daf6:	af00      	add	r7, sp, #0
 800daf8:	60f8      	str	r0, [r7, #12]
 800dafa:	60b9      	str	r1, [r7, #8]
 800dafc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 800dafe:	68fb      	ldr	r3, [r7, #12]
 800db00:	689a      	ldr	r2, [r3, #8]
 800db02:	68bb      	ldr	r3, [r7, #8]
 800db04:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800db06:	697b      	ldr	r3, [r7, #20]
 800db08:	fa93 f3a3 	rbit	r3, r3
 800db0c:	613b      	str	r3, [r7, #16]
  return result;
 800db0e:	693b      	ldr	r3, [r7, #16]
 800db10:	fab3 f383 	clz	r3, r3
 800db14:	b2db      	uxtb	r3, r3
 800db16:	005b      	lsls	r3, r3, #1
 800db18:	2103      	movs	r1, #3
 800db1a:	fa01 f303 	lsl.w	r3, r1, r3
 800db1e:	43db      	mvns	r3, r3
 800db20:	401a      	ands	r2, r3
 800db22:	68bb      	ldr	r3, [r7, #8]
 800db24:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800db26:	69fb      	ldr	r3, [r7, #28]
 800db28:	fa93 f3a3 	rbit	r3, r3
 800db2c:	61bb      	str	r3, [r7, #24]
  return result;
 800db2e:	69bb      	ldr	r3, [r7, #24]
 800db30:	fab3 f383 	clz	r3, r3
 800db34:	b2db      	uxtb	r3, r3
 800db36:	005b      	lsls	r3, r3, #1
 800db38:	6879      	ldr	r1, [r7, #4]
 800db3a:	fa01 f303 	lsl.w	r3, r1, r3
 800db3e:	431a      	orrs	r2, r3
 800db40:	68fb      	ldr	r3, [r7, #12]
 800db42:	609a      	str	r2, [r3, #8]
}
 800db44:	bf00      	nop
 800db46:	3724      	adds	r7, #36	; 0x24
 800db48:	46bd      	mov	sp, r7
 800db4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db4e:	4770      	bx	lr

0800db50 <LL_GPIO_SetPinPull>:
{
 800db50:	b480      	push	{r7}
 800db52:	b089      	sub	sp, #36	; 0x24
 800db54:	af00      	add	r7, sp, #0
 800db56:	60f8      	str	r0, [r7, #12]
 800db58:	60b9      	str	r1, [r7, #8]
 800db5a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800db5c:	68fb      	ldr	r3, [r7, #12]
 800db5e:	68da      	ldr	r2, [r3, #12]
 800db60:	68bb      	ldr	r3, [r7, #8]
 800db62:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800db64:	697b      	ldr	r3, [r7, #20]
 800db66:	fa93 f3a3 	rbit	r3, r3
 800db6a:	613b      	str	r3, [r7, #16]
  return result;
 800db6c:	693b      	ldr	r3, [r7, #16]
 800db6e:	fab3 f383 	clz	r3, r3
 800db72:	b2db      	uxtb	r3, r3
 800db74:	005b      	lsls	r3, r3, #1
 800db76:	2103      	movs	r1, #3
 800db78:	fa01 f303 	lsl.w	r3, r1, r3
 800db7c:	43db      	mvns	r3, r3
 800db7e:	401a      	ands	r2, r3
 800db80:	68bb      	ldr	r3, [r7, #8]
 800db82:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800db84:	69fb      	ldr	r3, [r7, #28]
 800db86:	fa93 f3a3 	rbit	r3, r3
 800db8a:	61bb      	str	r3, [r7, #24]
  return result;
 800db8c:	69bb      	ldr	r3, [r7, #24]
 800db8e:	fab3 f383 	clz	r3, r3
 800db92:	b2db      	uxtb	r3, r3
 800db94:	005b      	lsls	r3, r3, #1
 800db96:	6879      	ldr	r1, [r7, #4]
 800db98:	fa01 f303 	lsl.w	r3, r1, r3
 800db9c:	431a      	orrs	r2, r3
 800db9e:	68fb      	ldr	r3, [r7, #12]
 800dba0:	60da      	str	r2, [r3, #12]
}
 800dba2:	bf00      	nop
 800dba4:	3724      	adds	r7, #36	; 0x24
 800dba6:	46bd      	mov	sp, r7
 800dba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbac:	4770      	bx	lr

0800dbae <LL_GPIO_SetAFPin_0_7>:
{
 800dbae:	b480      	push	{r7}
 800dbb0:	b089      	sub	sp, #36	; 0x24
 800dbb2:	af00      	add	r7, sp, #0
 800dbb4:	60f8      	str	r0, [r7, #12]
 800dbb6:	60b9      	str	r1, [r7, #8]
 800dbb8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800dbba:	68fb      	ldr	r3, [r7, #12]
 800dbbc:	6a1a      	ldr	r2, [r3, #32]
 800dbbe:	68bb      	ldr	r3, [r7, #8]
 800dbc0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800dbc2:	697b      	ldr	r3, [r7, #20]
 800dbc4:	fa93 f3a3 	rbit	r3, r3
 800dbc8:	613b      	str	r3, [r7, #16]
  return result;
 800dbca:	693b      	ldr	r3, [r7, #16]
 800dbcc:	fab3 f383 	clz	r3, r3
 800dbd0:	b2db      	uxtb	r3, r3
 800dbd2:	009b      	lsls	r3, r3, #2
 800dbd4:	210f      	movs	r1, #15
 800dbd6:	fa01 f303 	lsl.w	r3, r1, r3
 800dbda:	43db      	mvns	r3, r3
 800dbdc:	401a      	ands	r2, r3
 800dbde:	68bb      	ldr	r3, [r7, #8]
 800dbe0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800dbe2:	69fb      	ldr	r3, [r7, #28]
 800dbe4:	fa93 f3a3 	rbit	r3, r3
 800dbe8:	61bb      	str	r3, [r7, #24]
  return result;
 800dbea:	69bb      	ldr	r3, [r7, #24]
 800dbec:	fab3 f383 	clz	r3, r3
 800dbf0:	b2db      	uxtb	r3, r3
 800dbf2:	009b      	lsls	r3, r3, #2
 800dbf4:	6879      	ldr	r1, [r7, #4]
 800dbf6:	fa01 f303 	lsl.w	r3, r1, r3
 800dbfa:	431a      	orrs	r2, r3
 800dbfc:	68fb      	ldr	r3, [r7, #12]
 800dbfe:	621a      	str	r2, [r3, #32]
}
 800dc00:	bf00      	nop
 800dc02:	3724      	adds	r7, #36	; 0x24
 800dc04:	46bd      	mov	sp, r7
 800dc06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc0a:	4770      	bx	lr

0800dc0c <LL_GPIO_SetAFPin_8_15>:
{
 800dc0c:	b480      	push	{r7}
 800dc0e:	b089      	sub	sp, #36	; 0x24
 800dc10:	af00      	add	r7, sp, #0
 800dc12:	60f8      	str	r0, [r7, #12]
 800dc14:	60b9      	str	r1, [r7, #8]
 800dc16:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800dc18:	68fb      	ldr	r3, [r7, #12]
 800dc1a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800dc1c:	68bb      	ldr	r3, [r7, #8]
 800dc1e:	0a1b      	lsrs	r3, r3, #8
 800dc20:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800dc22:	697b      	ldr	r3, [r7, #20]
 800dc24:	fa93 f3a3 	rbit	r3, r3
 800dc28:	613b      	str	r3, [r7, #16]
  return result;
 800dc2a:	693b      	ldr	r3, [r7, #16]
 800dc2c:	fab3 f383 	clz	r3, r3
 800dc30:	b2db      	uxtb	r3, r3
 800dc32:	009b      	lsls	r3, r3, #2
 800dc34:	210f      	movs	r1, #15
 800dc36:	fa01 f303 	lsl.w	r3, r1, r3
 800dc3a:	43db      	mvns	r3, r3
 800dc3c:	401a      	ands	r2, r3
 800dc3e:	68bb      	ldr	r3, [r7, #8]
 800dc40:	0a1b      	lsrs	r3, r3, #8
 800dc42:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800dc44:	69fb      	ldr	r3, [r7, #28]
 800dc46:	fa93 f3a3 	rbit	r3, r3
 800dc4a:	61bb      	str	r3, [r7, #24]
  return result;
 800dc4c:	69bb      	ldr	r3, [r7, #24]
 800dc4e:	fab3 f383 	clz	r3, r3
 800dc52:	b2db      	uxtb	r3, r3
 800dc54:	009b      	lsls	r3, r3, #2
 800dc56:	6879      	ldr	r1, [r7, #4]
 800dc58:	fa01 f303 	lsl.w	r3, r1, r3
 800dc5c:	431a      	orrs	r2, r3
 800dc5e:	68fb      	ldr	r3, [r7, #12]
 800dc60:	625a      	str	r2, [r3, #36]	; 0x24
}
 800dc62:	bf00      	nop
 800dc64:	3724      	adds	r7, #36	; 0x24
 800dc66:	46bd      	mov	sp, r7
 800dc68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc6c:	4770      	bx	lr

0800dc6e <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800dc6e:	b580      	push	{r7, lr}
 800dc70:	b086      	sub	sp, #24
 800dc72:	af00      	add	r7, sp, #0
 800dc74:	6078      	str	r0, [r7, #4]
 800dc76:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800dc78:	683b      	ldr	r3, [r7, #0]
 800dc7a:	681b      	ldr	r3, [r3, #0]
 800dc7c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800dc7e:	68fb      	ldr	r3, [r7, #12]
 800dc80:	fa93 f3a3 	rbit	r3, r3
 800dc84:	60bb      	str	r3, [r7, #8]
  return result;
 800dc86:	68bb      	ldr	r3, [r7, #8]
 800dc88:	fab3 f383 	clz	r3, r3
 800dc8c:	b2db      	uxtb	r3, r3
 800dc8e:	617b      	str	r3, [r7, #20]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800dc90:	e040      	b.n	800dd14 <LL_GPIO_Init+0xa6>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 800dc92:	683b      	ldr	r3, [r7, #0]
 800dc94:	681a      	ldr	r2, [r3, #0]
 800dc96:	2101      	movs	r1, #1
 800dc98:	697b      	ldr	r3, [r7, #20]
 800dc9a:	fa01 f303 	lsl.w	r3, r1, r3
 800dc9e:	4013      	ands	r3, r2
 800dca0:	613b      	str	r3, [r7, #16]

    if (currentpin != 0x00u)
 800dca2:	693b      	ldr	r3, [r7, #16]
 800dca4:	2b00      	cmp	r3, #0
 800dca6:	d032      	beq.n	800dd0e <LL_GPIO_Init+0xa0>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800dca8:	683b      	ldr	r3, [r7, #0]
 800dcaa:	685b      	ldr	r3, [r3, #4]
 800dcac:	461a      	mov	r2, r3
 800dcae:	6939      	ldr	r1, [r7, #16]
 800dcb0:	6878      	ldr	r0, [r7, #4]
 800dcb2:	f7ff fed7 	bl	800da64 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800dcb6:	683b      	ldr	r3, [r7, #0]
 800dcb8:	685b      	ldr	r3, [r3, #4]
 800dcba:	2b01      	cmp	r3, #1
 800dcbc:	d003      	beq.n	800dcc6 <LL_GPIO_Init+0x58>
 800dcbe:	683b      	ldr	r3, [r7, #0]
 800dcc0:	685b      	ldr	r3, [r3, #4]
 800dcc2:	2b02      	cmp	r3, #2
 800dcc4:	d106      	bne.n	800dcd4 <LL_GPIO_Init+0x66>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800dcc6:	683b      	ldr	r3, [r7, #0]
 800dcc8:	689b      	ldr	r3, [r3, #8]
 800dcca:	461a      	mov	r2, r3
 800dccc:	6939      	ldr	r1, [r7, #16]
 800dcce:	6878      	ldr	r0, [r7, #4]
 800dcd0:	f7ff ff0f 	bl	800daf2 <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800dcd4:	683b      	ldr	r3, [r7, #0]
 800dcd6:	691b      	ldr	r3, [r3, #16]
 800dcd8:	461a      	mov	r2, r3
 800dcda:	6939      	ldr	r1, [r7, #16]
 800dcdc:	6878      	ldr	r0, [r7, #4]
 800dcde:	f7ff ff37 	bl	800db50 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800dce2:	683b      	ldr	r3, [r7, #0]
 800dce4:	685b      	ldr	r3, [r3, #4]
 800dce6:	2b02      	cmp	r3, #2
 800dce8:	d111      	bne.n	800dd0e <LL_GPIO_Init+0xa0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 800dcea:	693b      	ldr	r3, [r7, #16]
 800dcec:	2bff      	cmp	r3, #255	; 0xff
 800dcee:	d807      	bhi.n	800dd00 <LL_GPIO_Init+0x92>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800dcf0:	683b      	ldr	r3, [r7, #0]
 800dcf2:	695b      	ldr	r3, [r3, #20]
 800dcf4:	461a      	mov	r2, r3
 800dcf6:	6939      	ldr	r1, [r7, #16]
 800dcf8:	6878      	ldr	r0, [r7, #4]
 800dcfa:	f7ff ff58 	bl	800dbae <LL_GPIO_SetAFPin_0_7>
 800dcfe:	e006      	b.n	800dd0e <LL_GPIO_Init+0xa0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800dd00:	683b      	ldr	r3, [r7, #0]
 800dd02:	695b      	ldr	r3, [r3, #20]
 800dd04:	461a      	mov	r2, r3
 800dd06:	6939      	ldr	r1, [r7, #16]
 800dd08:	6878      	ldr	r0, [r7, #4]
 800dd0a:	f7ff ff7f 	bl	800dc0c <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 800dd0e:	697b      	ldr	r3, [r7, #20]
 800dd10:	3301      	adds	r3, #1
 800dd12:	617b      	str	r3, [r7, #20]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800dd14:	683b      	ldr	r3, [r7, #0]
 800dd16:	681a      	ldr	r2, [r3, #0]
 800dd18:	697b      	ldr	r3, [r7, #20]
 800dd1a:	fa22 f303 	lsr.w	r3, r2, r3
 800dd1e:	2b00      	cmp	r3, #0
 800dd20:	d1b7      	bne.n	800dc92 <LL_GPIO_Init+0x24>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800dd22:	683b      	ldr	r3, [r7, #0]
 800dd24:	685b      	ldr	r3, [r3, #4]
 800dd26:	2b01      	cmp	r3, #1
 800dd28:	d003      	beq.n	800dd32 <LL_GPIO_Init+0xc4>
 800dd2a:	683b      	ldr	r3, [r7, #0]
 800dd2c:	685b      	ldr	r3, [r3, #4]
 800dd2e:	2b02      	cmp	r3, #2
 800dd30:	d107      	bne.n	800dd42 <LL_GPIO_Init+0xd4>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 800dd32:	683b      	ldr	r3, [r7, #0]
 800dd34:	6819      	ldr	r1, [r3, #0]
 800dd36:	683b      	ldr	r3, [r7, #0]
 800dd38:	68db      	ldr	r3, [r3, #12]
 800dd3a:	461a      	mov	r2, r3
 800dd3c:	6878      	ldr	r0, [r7, #4]
 800dd3e:	f7ff fec0 	bl	800dac2 <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 800dd42:	2300      	movs	r3, #0
}
 800dd44:	4618      	mov	r0, r3
 800dd46:	3718      	adds	r7, #24
 800dd48:	46bd      	mov	sp, r7
 800dd4a:	bd80      	pop	{r7, pc}

0800dd4c <ILI9341_Draw_Wave>:

 extern uint16_t BURST_MAX_SIZE;


void ILI9341_Draw_Wave(uint16_t x, uint16_t y, uint8_t weight, uint16_t colour, uint8_t scale, uint32_t* data_table, uint16_t data_table_size)
{
 800dd4c:	b590      	push	{r4, r7, lr}
 800dd4e:	b085      	sub	sp, #20
 800dd50:	af00      	add	r7, sp, #0
 800dd52:	4604      	mov	r4, r0
 800dd54:	4608      	mov	r0, r1
 800dd56:	4611      	mov	r1, r2
 800dd58:	461a      	mov	r2, r3
 800dd5a:	4623      	mov	r3, r4
 800dd5c:	80fb      	strh	r3, [r7, #6]
 800dd5e:	4603      	mov	r3, r0
 800dd60:	80bb      	strh	r3, [r7, #4]
 800dd62:	460b      	mov	r3, r1
 800dd64:	70fb      	strb	r3, [r7, #3]
 800dd66:	4613      	mov	r3, r2
 800dd68:	803b      	strh	r3, [r7, #0]
	for(int w = 0; w < weight; w++ )
 800dd6a:	2300      	movs	r3, #0
 800dd6c:	60fb      	str	r3, [r7, #12]
 800dd6e:	e026      	b.n	800ddbe <ILI9341_Draw_Wave+0x72>
	{
		for(int i = 0; i < data_table_size; i++)
 800dd70:	2300      	movs	r3, #0
 800dd72:	60bb      	str	r3, [r7, #8]
 800dd74:	e01c      	b.n	800ddb0 <ILI9341_Draw_Wave+0x64>
		{
			ILI9341_Draw_Pixel(	x + i,	(y + data_table[i] / scale) + w, colour);
 800dd76:	68bb      	ldr	r3, [r7, #8]
 800dd78:	b29a      	uxth	r2, r3
 800dd7a:	88fb      	ldrh	r3, [r7, #6]
 800dd7c:	4413      	add	r3, r2
 800dd7e:	b298      	uxth	r0, r3
 800dd80:	68bb      	ldr	r3, [r7, #8]
 800dd82:	009b      	lsls	r3, r3, #2
 800dd84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dd86:	4413      	add	r3, r2
 800dd88:	681a      	ldr	r2, [r3, #0]
 800dd8a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800dd8e:	fbb2 f3f3 	udiv	r3, r2, r3
 800dd92:	b29a      	uxth	r2, r3
 800dd94:	88bb      	ldrh	r3, [r7, #4]
 800dd96:	4413      	add	r3, r2
 800dd98:	b29a      	uxth	r2, r3
 800dd9a:	68fb      	ldr	r3, [r7, #12]
 800dd9c:	b29b      	uxth	r3, r3
 800dd9e:	4413      	add	r3, r2
 800dda0:	b29b      	uxth	r3, r3
 800dda2:	883a      	ldrh	r2, [r7, #0]
 800dda4:	4619      	mov	r1, r3
 800dda6:	f000 fc1f 	bl	800e5e8 <ILI9341_Draw_Pixel>
		for(int i = 0; i < data_table_size; i++)
 800ddaa:	68bb      	ldr	r3, [r7, #8]
 800ddac:	3301      	adds	r3, #1
 800ddae:	60bb      	str	r3, [r7, #8]
 800ddb0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800ddb2:	68ba      	ldr	r2, [r7, #8]
 800ddb4:	429a      	cmp	r2, r3
 800ddb6:	dbde      	blt.n	800dd76 <ILI9341_Draw_Wave+0x2a>
	for(int w = 0; w < weight; w++ )
 800ddb8:	68fb      	ldr	r3, [r7, #12]
 800ddba:	3301      	adds	r3, #1
 800ddbc:	60fb      	str	r3, [r7, #12]
 800ddbe:	78fb      	ldrb	r3, [r7, #3]
 800ddc0:	68fa      	ldr	r2, [r7, #12]
 800ddc2:	429a      	cmp	r2, r3
 800ddc4:	dbd4      	blt.n	800dd70 <ILI9341_Draw_Wave+0x24>

		}
	}

}
 800ddc6:	bf00      	nop
 800ddc8:	3714      	adds	r7, #20
 800ddca:	46bd      	mov	sp, r7
 800ddcc:	bd90      	pop	{r4, r7, pc}

0800ddce <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>:
 *
 *
 *
 */
void ILI9341_Draw_Bordered_Filled_Rectangle_Coord(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t inner_colour, uint8_t border_weight, uint16_t border_colour)
{
 800ddce:	b590      	push	{r4, r7, lr}
 800ddd0:	b087      	sub	sp, #28
 800ddd2:	af02      	add	r7, sp, #8
 800ddd4:	4604      	mov	r4, r0
 800ddd6:	4608      	mov	r0, r1
 800ddd8:	4611      	mov	r1, r2
 800ddda:	461a      	mov	r2, r3
 800dddc:	4623      	mov	r3, r4
 800ddde:	80fb      	strh	r3, [r7, #6]
 800dde0:	4603      	mov	r3, r0
 800dde2:	80bb      	strh	r3, [r7, #4]
 800dde4:	460b      	mov	r3, r1
 800dde6:	807b      	strh	r3, [r7, #2]
 800dde8:	4613      	mov	r3, r2
 800ddea:	803b      	strh	r3, [r7, #0]

	// Draw inwards (and shorter) for each level of border weight
	for(uint8_t b = 0; ; b++)
 800ddec:	2300      	movs	r3, #0
 800ddee:	73fb      	strb	r3, [r7, #15]
	{


		if(b > border_weight)
 800ddf0:	7bfa      	ldrb	r2, [r7, #15]
 800ddf2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800ddf6:	429a      	cmp	r2, r3
 800ddf8:	d939      	bls.n	800de6e <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0xa0>
		{

			// stop before the inner space reaches zero! (hard fault)
			if( ((y + b) == ((y + h) - b)) || ((x + b) == ((x + w) - b)) )
 800ddfa:	88ba      	ldrh	r2, [r7, #4]
 800ddfc:	7bfb      	ldrb	r3, [r7, #15]
 800ddfe:	441a      	add	r2, r3
 800de00:	88b9      	ldrh	r1, [r7, #4]
 800de02:	883b      	ldrh	r3, [r7, #0]
 800de04:	4419      	add	r1, r3
 800de06:	7bfb      	ldrb	r3, [r7, #15]
 800de08:	1acb      	subs	r3, r1, r3
 800de0a:	429a      	cmp	r2, r3
 800de0c:	f000 8089 	beq.w	800df22 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x154>
 800de10:	88fa      	ldrh	r2, [r7, #6]
 800de12:	7bfb      	ldrb	r3, [r7, #15]
 800de14:	441a      	add	r2, r3
 800de16:	88f9      	ldrh	r1, [r7, #6]
 800de18:	887b      	ldrh	r3, [r7, #2]
 800de1a:	4419      	add	r1, r3
 800de1c:	7bfb      	ldrb	r3, [r7, #15]
 800de1e:	1acb      	subs	r3, r1, r3
 800de20:	429a      	cmp	r2, r3
 800de22:	d07e      	beq.n	800df22 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x154>
				// add final line?
				goto finish;
			}
			else
			{
				ILI9341_Draw_Rectangle(x + b, y + b, (w - (2*b)) + 1, (h - (2*b)) + 1, inner_colour, AREA_CHUNK);
 800de24:	7bfb      	ldrb	r3, [r7, #15]
 800de26:	b29a      	uxth	r2, r3
 800de28:	88fb      	ldrh	r3, [r7, #6]
 800de2a:	4413      	add	r3, r2
 800de2c:	b298      	uxth	r0, r3
 800de2e:	7bfb      	ldrb	r3, [r7, #15]
 800de30:	b29a      	uxth	r2, r3
 800de32:	88bb      	ldrh	r3, [r7, #4]
 800de34:	4413      	add	r3, r2
 800de36:	b299      	uxth	r1, r3
 800de38:	7bfb      	ldrb	r3, [r7, #15]
 800de3a:	b29b      	uxth	r3, r3
 800de3c:	005b      	lsls	r3, r3, #1
 800de3e:	b29b      	uxth	r3, r3
 800de40:	887a      	ldrh	r2, [r7, #2]
 800de42:	1ad3      	subs	r3, r2, r3
 800de44:	b29b      	uxth	r3, r3
 800de46:	3301      	adds	r3, #1
 800de48:	b29c      	uxth	r4, r3
 800de4a:	7bfb      	ldrb	r3, [r7, #15]
 800de4c:	b29b      	uxth	r3, r3
 800de4e:	005b      	lsls	r3, r3, #1
 800de50:	b29b      	uxth	r3, r3
 800de52:	883a      	ldrh	r2, [r7, #0]
 800de54:	1ad3      	subs	r3, r2, r3
 800de56:	b29b      	uxth	r3, r3
 800de58:	3301      	adds	r3, #1
 800de5a:	b29a      	uxth	r2, r3
 800de5c:	2304      	movs	r3, #4
 800de5e:	9301      	str	r3, [sp, #4]
 800de60:	8c3b      	ldrh	r3, [r7, #32]
 800de62:	9300      	str	r3, [sp, #0]
 800de64:	4613      	mov	r3, r2
 800de66:	4622      	mov	r2, r4
 800de68:	f000 fd18 	bl	800e89c <ILI9341_Draw_Rectangle>
				goto finish;
 800de6c:	e05a      	b.n	800df24 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x156>
			}
		}

		// Horizontal line - Top
		ILI9341_Draw_Horizontal_Line(	x + b,
 800de6e:	7bfb      	ldrb	r3, [r7, #15]
 800de70:	b29a      	uxth	r2, r3
 800de72:	88fb      	ldrh	r3, [r7, #6]
 800de74:	4413      	add	r3, r2
 800de76:	b298      	uxth	r0, r3
 800de78:	7bfb      	ldrb	r3, [r7, #15]
 800de7a:	b29a      	uxth	r2, r3
 800de7c:	88bb      	ldrh	r3, [r7, #4]
 800de7e:	4413      	add	r3, r2
 800de80:	b299      	uxth	r1, r3
										y + b,
										(w - b)+1,
 800de82:	7bfb      	ldrb	r3, [r7, #15]
 800de84:	b29b      	uxth	r3, r3
 800de86:	887a      	ldrh	r2, [r7, #2]
 800de88:	1ad3      	subs	r3, r2, r3
 800de8a:	b29b      	uxth	r3, r3
		ILI9341_Draw_Horizontal_Line(	x + b,
 800de8c:	3301      	adds	r3, #1
 800de8e:	b29a      	uxth	r2, r3
 800de90:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800de92:	f000 fa6b 	bl	800e36c <ILI9341_Draw_Horizontal_Line>
										border_colour);
		// Horizontal line - Bottom
		ILI9341_Draw_Horizontal_Line(	x + b,
 800de96:	7bfb      	ldrb	r3, [r7, #15]
 800de98:	b29a      	uxth	r2, r3
 800de9a:	88fb      	ldrh	r3, [r7, #6]
 800de9c:	4413      	add	r3, r2
 800de9e:	b298      	uxth	r0, r3
										(y + h) - b,
 800dea0:	88ba      	ldrh	r2, [r7, #4]
 800dea2:	883b      	ldrh	r3, [r7, #0]
 800dea4:	4413      	add	r3, r2
 800dea6:	b29a      	uxth	r2, r3
		ILI9341_Draw_Horizontal_Line(	x + b,
 800dea8:	7bfb      	ldrb	r3, [r7, #15]
 800deaa:	b29b      	uxth	r3, r3
 800deac:	1ad3      	subs	r3, r2, r3
 800deae:	b299      	uxth	r1, r3
										(w - b)+1,
 800deb0:	7bfb      	ldrb	r3, [r7, #15]
 800deb2:	b29b      	uxth	r3, r3
 800deb4:	887a      	ldrh	r2, [r7, #2]
 800deb6:	1ad3      	subs	r3, r2, r3
 800deb8:	b29b      	uxth	r3, r3
		ILI9341_Draw_Horizontal_Line(	x + b,
 800deba:	3301      	adds	r3, #1
 800debc:	b29a      	uxth	r2, r3
 800debe:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800dec0:	f000 fa54 	bl	800e36c <ILI9341_Draw_Horizontal_Line>
										border_colour);


		// Vertical line - left
		ILI9341_Draw_Vertical_Line(		x + b,
 800dec4:	7bfb      	ldrb	r3, [r7, #15]
 800dec6:	b29a      	uxth	r2, r3
 800dec8:	88fb      	ldrh	r3, [r7, #6]
 800deca:	4413      	add	r3, r2
 800decc:	b298      	uxth	r0, r3
 800dece:	7bfb      	ldrb	r3, [r7, #15]
 800ded0:	b29a      	uxth	r2, r3
 800ded2:	88bb      	ldrh	r3, [r7, #4]
 800ded4:	4413      	add	r3, r2
 800ded6:	b299      	uxth	r1, r3
 800ded8:	7bfb      	ldrb	r3, [r7, #15]
 800deda:	b29b      	uxth	r3, r3
 800dedc:	005b      	lsls	r3, r3, #1
 800dede:	b29b      	uxth	r3, r3
 800dee0:	883a      	ldrh	r2, [r7, #0]
 800dee2:	1ad3      	subs	r3, r2, r3
 800dee4:	b29a      	uxth	r2, r3
 800dee6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800dee8:	f000 faa4 	bl	800e434 <ILI9341_Draw_Vertical_Line>
										y + b,
										h - (2*b),
										border_colour);
		// Vertical line - right
		ILI9341_Draw_Vertical_Line(		((x + w)) - (b),
 800deec:	88fa      	ldrh	r2, [r7, #6]
 800deee:	887b      	ldrh	r3, [r7, #2]
 800def0:	4413      	add	r3, r2
 800def2:	b29a      	uxth	r2, r3
 800def4:	7bfb      	ldrb	r3, [r7, #15]
 800def6:	b29b      	uxth	r3, r3
 800def8:	1ad3      	subs	r3, r2, r3
 800defa:	b298      	uxth	r0, r3
 800defc:	7bfb      	ldrb	r3, [r7, #15]
 800defe:	b29a      	uxth	r2, r3
 800df00:	88bb      	ldrh	r3, [r7, #4]
 800df02:	4413      	add	r3, r2
 800df04:	b299      	uxth	r1, r3
 800df06:	7bfb      	ldrb	r3, [r7, #15]
 800df08:	b29b      	uxth	r3, r3
 800df0a:	005b      	lsls	r3, r3, #1
 800df0c:	b29b      	uxth	r3, r3
 800df0e:	883a      	ldrh	r2, [r7, #0]
 800df10:	1ad3      	subs	r3, r2, r3
 800df12:	b29a      	uxth	r2, r3
 800df14:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800df16:	f000 fa8d 	bl	800e434 <ILI9341_Draw_Vertical_Line>
	for(uint8_t b = 0; ; b++)
 800df1a:	7bfb      	ldrb	r3, [r7, #15]
 800df1c:	3301      	adds	r3, #1
 800df1e:	73fb      	strb	r3, [r7, #15]
		if(b > border_weight)
 800df20:	e766      	b.n	800ddf0 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x22>
										h - (2*b),
										border_colour);

	}

	finish:
 800df22:	bf00      	nop
	// done
	return;
 800df24:	bf00      	nop
}
 800df26:	3714      	adds	r7, #20
 800df28:	46bd      	mov	sp, r7
 800df2a:	bd90      	pop	{r4, r7, pc}

0800df2c <ILI9341_Draw_Char>:
 *	@retval None
 *
 */

void ILI9341_Draw_Char(char character, uint16_t x, uint16_t y, uint16_t colour, uint16_t size, uint16_t bgcolour)
{
 800df2c:	b590      	push	{r4, r7, lr}
 800df2e:	b089      	sub	sp, #36	; 0x24
 800df30:	af02      	add	r7, sp, #8
 800df32:	4604      	mov	r4, r0
 800df34:	4608      	mov	r0, r1
 800df36:	4611      	mov	r1, r2
 800df38:	461a      	mov	r2, r3
 800df3a:	4623      	mov	r3, r4
 800df3c:	71fb      	strb	r3, [r7, #7]
 800df3e:	4603      	mov	r3, r0
 800df40:	80bb      	strh	r3, [r7, #4]
 800df42:	460b      	mov	r3, r1
 800df44:	807b      	strh	r3, [r7, #2]
 800df46:	4613      	mov	r3, r2
 800df48:	803b      	strh	r3, [r7, #0]
    uint8_t 	i,j;
		



	function_char = character;
 800df4a:	79fb      	ldrb	r3, [r7, #7]
 800df4c:	75fb      	strb	r3, [r7, #23]
		
    if (function_char < ' ')
 800df4e:	7dfb      	ldrb	r3, [r7, #23]
 800df50:	2b1f      	cmp	r3, #31
 800df52:	d802      	bhi.n	800df5a <ILI9341_Draw_Char+0x2e>
    {
        character = 0;
 800df54:	2300      	movs	r3, #0
 800df56:	71fb      	strb	r3, [r7, #7]
 800df58:	e002      	b.n	800df60 <ILI9341_Draw_Char+0x34>
    }
    else
    {
    	function_char -= 32;
 800df5a:	7dfb      	ldrb	r3, [r7, #23]
 800df5c:	3b20      	subs	r3, #32
 800df5e:	75fb      	strb	r3, [r7, #23]
	}
   	
	char temp[CHAR_WIDTH];

	for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 800df60:	2300      	movs	r3, #0
 800df62:	753b      	strb	r3, [r7, #20]
 800df64:	e012      	b.n	800df8c <ILI9341_Draw_Char+0x60>
	{
		temp[k] = font[function_char][k];
 800df66:	7dfa      	ldrb	r2, [r7, #23]
 800df68:	7d38      	ldrb	r0, [r7, #20]
 800df6a:	7d39      	ldrb	r1, [r7, #20]
 800df6c:	4c48      	ldr	r4, [pc, #288]	; (800e090 <ILI9341_Draw_Char+0x164>)
 800df6e:	4613      	mov	r3, r2
 800df70:	005b      	lsls	r3, r3, #1
 800df72:	4413      	add	r3, r2
 800df74:	005b      	lsls	r3, r3, #1
 800df76:	4423      	add	r3, r4
 800df78:	4403      	add	r3, r0
 800df7a:	781a      	ldrb	r2, [r3, #0]
 800df7c:	f107 0318 	add.w	r3, r7, #24
 800df80:	440b      	add	r3, r1
 800df82:	f803 2c0c 	strb.w	r2, [r3, #-12]
	for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 800df86:	7d3b      	ldrb	r3, [r7, #20]
 800df88:	3301      	adds	r3, #1
 800df8a:	753b      	strb	r3, [r7, #20]
 800df8c:	7d3b      	ldrb	r3, [r7, #20]
 800df8e:	2b05      	cmp	r3, #5
 800df90:	d9e9      	bls.n	800df66 <ILI9341_Draw_Char+0x3a>
	}
		
    // Draw pixels
	//ILI9341_Draw_Rectangle(x, Y, CHAR_WIDTH*size, CHAR_HEIGHT*size, bgcolour);
    for (j=0; j<CHAR_WIDTH; j++)
 800df92:	2300      	movs	r3, #0
 800df94:	757b      	strb	r3, [r7, #21]
 800df96:	e074      	b.n	800e082 <ILI9341_Draw_Char+0x156>
    {
        for (i=0; i<CHAR_HEIGHT; i++)
 800df98:	2300      	movs	r3, #0
 800df9a:	75bb      	strb	r3, [r7, #22]
 800df9c:	e06b      	b.n	800e076 <ILI9341_Draw_Char+0x14a>
        {
            if (temp[j] & (1<<i))
 800df9e:	7d7b      	ldrb	r3, [r7, #21]
 800dfa0:	f107 0218 	add.w	r2, r7, #24
 800dfa4:	4413      	add	r3, r2
 800dfa6:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800dfaa:	461a      	mov	r2, r3
 800dfac:	7dbb      	ldrb	r3, [r7, #22]
 800dfae:	fa42 f303 	asr.w	r3, r2, r3
 800dfb2:	f003 0301 	and.w	r3, r3, #1
 800dfb6:	2b00      	cmp	r3, #0
 800dfb8:	d02d      	beq.n	800e016 <ILI9341_Draw_Char+0xea>
            {
            	if(size == 1)
 800dfba:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800dfbc:	2b01      	cmp	r3, #1
 800dfbe:	d10e      	bne.n	800dfde <ILI9341_Draw_Char+0xb2>
				{
            		ILI9341_Draw_Pixel(x+j, y+i, colour);
 800dfc0:	7d7b      	ldrb	r3, [r7, #21]
 800dfc2:	b29a      	uxth	r2, r3
 800dfc4:	88bb      	ldrh	r3, [r7, #4]
 800dfc6:	4413      	add	r3, r2
 800dfc8:	b298      	uxth	r0, r3
 800dfca:	7dbb      	ldrb	r3, [r7, #22]
 800dfcc:	b29a      	uxth	r2, r3
 800dfce:	887b      	ldrh	r3, [r7, #2]
 800dfd0:	4413      	add	r3, r2
 800dfd2:	b29b      	uxth	r3, r3
 800dfd4:	883a      	ldrh	r2, [r7, #0]
 800dfd6:	4619      	mov	r1, r3
 800dfd8:	f000 fb06 	bl	800e5e8 <ILI9341_Draw_Pixel>
 800dfdc:	e048      	b.n	800e070 <ILI9341_Draw_Char+0x144>
				}
				else
				{
					ILI9341_Draw_Rectangle(x+(j*size), y+(i*size), size, size, colour, TEXT_CHUNK);
 800dfde:	7d7b      	ldrb	r3, [r7, #21]
 800dfe0:	b29b      	uxth	r3, r3
 800dfe2:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800dfe4:	fb12 f303 	smulbb	r3, r2, r3
 800dfe8:	b29a      	uxth	r2, r3
 800dfea:	88bb      	ldrh	r3, [r7, #4]
 800dfec:	4413      	add	r3, r2
 800dfee:	b298      	uxth	r0, r3
 800dff0:	7dbb      	ldrb	r3, [r7, #22]
 800dff2:	b29b      	uxth	r3, r3
 800dff4:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800dff6:	fb12 f303 	smulbb	r3, r2, r3
 800dffa:	b29a      	uxth	r2, r3
 800dffc:	887b      	ldrh	r3, [r7, #2]
 800dffe:	4413      	add	r3, r2
 800e000:	b299      	uxth	r1, r3
 800e002:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 800e004:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800e006:	2301      	movs	r3, #1
 800e008:	9301      	str	r3, [sp, #4]
 800e00a:	883b      	ldrh	r3, [r7, #0]
 800e00c:	9300      	str	r3, [sp, #0]
 800e00e:	4623      	mov	r3, r4
 800e010:	f000 fc44 	bl	800e89c <ILI9341_Draw_Rectangle>
 800e014:	e02c      	b.n	800e070 <ILI9341_Draw_Char+0x144>
				}
            }
            else
            {
               	if(size == 1)
 800e016:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800e018:	2b01      	cmp	r3, #1
 800e01a:	d10e      	bne.n	800e03a <ILI9341_Draw_Char+0x10e>
				{
					ILI9341_Draw_Pixel(x+j, y+i, bgcolour);
 800e01c:	7d7b      	ldrb	r3, [r7, #21]
 800e01e:	b29a      	uxth	r2, r3
 800e020:	88bb      	ldrh	r3, [r7, #4]
 800e022:	4413      	add	r3, r2
 800e024:	b298      	uxth	r0, r3
 800e026:	7dbb      	ldrb	r3, [r7, #22]
 800e028:	b29a      	uxth	r2, r3
 800e02a:	887b      	ldrh	r3, [r7, #2]
 800e02c:	4413      	add	r3, r2
 800e02e:	b29b      	uxth	r3, r3
 800e030:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800e032:	4619      	mov	r1, r3
 800e034:	f000 fad8 	bl	800e5e8 <ILI9341_Draw_Pixel>
 800e038:	e01a      	b.n	800e070 <ILI9341_Draw_Char+0x144>
				}
				else
				{
					ILI9341_Draw_Rectangle(x+(j*size), y+(i*size), size, size, bgcolour, TEXT_CHUNK);
 800e03a:	7d7b      	ldrb	r3, [r7, #21]
 800e03c:	b29b      	uxth	r3, r3
 800e03e:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800e040:	fb12 f303 	smulbb	r3, r2, r3
 800e044:	b29a      	uxth	r2, r3
 800e046:	88bb      	ldrh	r3, [r7, #4]
 800e048:	4413      	add	r3, r2
 800e04a:	b298      	uxth	r0, r3
 800e04c:	7dbb      	ldrb	r3, [r7, #22]
 800e04e:	b29b      	uxth	r3, r3
 800e050:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800e052:	fb12 f303 	smulbb	r3, r2, r3
 800e056:	b29a      	uxth	r2, r3
 800e058:	887b      	ldrh	r3, [r7, #2]
 800e05a:	4413      	add	r3, r2
 800e05c:	b299      	uxth	r1, r3
 800e05e:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 800e060:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800e062:	2301      	movs	r3, #1
 800e064:	9301      	str	r3, [sp, #4]
 800e066:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800e068:	9300      	str	r3, [sp, #0]
 800e06a:	4623      	mov	r3, r4
 800e06c:	f000 fc16 	bl	800e89c <ILI9341_Draw_Rectangle>
        for (i=0; i<CHAR_HEIGHT; i++)
 800e070:	7dbb      	ldrb	r3, [r7, #22]
 800e072:	3301      	adds	r3, #1
 800e074:	75bb      	strb	r3, [r7, #22]
 800e076:	7dbb      	ldrb	r3, [r7, #22]
 800e078:	2b07      	cmp	r3, #7
 800e07a:	d990      	bls.n	800df9e <ILI9341_Draw_Char+0x72>
    for (j=0; j<CHAR_WIDTH; j++)
 800e07c:	7d7b      	ldrb	r3, [r7, #21]
 800e07e:	3301      	adds	r3, #1
 800e080:	757b      	strb	r3, [r7, #21]
 800e082:	7d7b      	ldrb	r3, [r7, #21]
 800e084:	2b05      	cmp	r3, #5
 800e086:	d987      	bls.n	800df98 <ILI9341_Draw_Char+0x6c>
				}
            }
        }
    }
}
 800e088:	bf00      	nop
 800e08a:	371c      	adds	r7, #28
 800e08c:	46bd      	mov	sp, r7
 800e08e:	bd90      	pop	{r4, r7, pc}
 800e090:	08013c14 	.word	0x08013c14

0800e094 <ILI9341_Draw_Text>:
 *	@param None
 *	@retval None
 *
 */
void ILI9341_Draw_Text(const char* Text, uint16_t x, uint16_t y, uint16_t colour, uint16_t size, uint16_t bgcolour)
{
 800e094:	b590      	push	{r4, r7, lr}
 800e096:	b087      	sub	sp, #28
 800e098:	af02      	add	r7, sp, #8
 800e09a:	60f8      	str	r0, [r7, #12]
 800e09c:	4608      	mov	r0, r1
 800e09e:	4611      	mov	r1, r2
 800e0a0:	461a      	mov	r2, r3
 800e0a2:	4603      	mov	r3, r0
 800e0a4:	817b      	strh	r3, [r7, #10]
 800e0a6:	460b      	mov	r3, r1
 800e0a8:	813b      	strh	r3, [r7, #8]
 800e0aa:	4613      	mov	r3, r2
 800e0ac:	80fb      	strh	r3, [r7, #6]
	ILI9341_Draw_Vertical_Line(x-1, y, CHAR_HEIGHT*size, bgcolour);
 800e0ae:	897b      	ldrh	r3, [r7, #10]
 800e0b0:	3b01      	subs	r3, #1
 800e0b2:	b298      	uxth	r0, r3
 800e0b4:	8c3b      	ldrh	r3, [r7, #32]
 800e0b6:	00db      	lsls	r3, r3, #3
 800e0b8:	b29a      	uxth	r2, r3
 800e0ba:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e0bc:	8939      	ldrh	r1, [r7, #8]
 800e0be:	f000 f9b9 	bl	800e434 <ILI9341_Draw_Vertical_Line>
    ILI9341_Draw_Vertical_Line(x-2, y, CHAR_HEIGHT*size, bgcolour);
 800e0c2:	897b      	ldrh	r3, [r7, #10]
 800e0c4:	3b02      	subs	r3, #2
 800e0c6:	b298      	uxth	r0, r3
 800e0c8:	8c3b      	ldrh	r3, [r7, #32]
 800e0ca:	00db      	lsls	r3, r3, #3
 800e0cc:	b29a      	uxth	r2, r3
 800e0ce:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e0d0:	8939      	ldrh	r1, [r7, #8]
 800e0d2:	f000 f9af 	bl	800e434 <ILI9341_Draw_Vertical_Line>

    while (*Text) {
 800e0d6:	e016      	b.n	800e106 <ILI9341_Draw_Text+0x72>
        ILI9341_Draw_Char(*Text++, x, y, colour, size, bgcolour);
 800e0d8:	68fb      	ldr	r3, [r7, #12]
 800e0da:	1c5a      	adds	r2, r3, #1
 800e0dc:	60fa      	str	r2, [r7, #12]
 800e0de:	7818      	ldrb	r0, [r3, #0]
 800e0e0:	88fc      	ldrh	r4, [r7, #6]
 800e0e2:	893a      	ldrh	r2, [r7, #8]
 800e0e4:	8979      	ldrh	r1, [r7, #10]
 800e0e6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e0e8:	9301      	str	r3, [sp, #4]
 800e0ea:	8c3b      	ldrh	r3, [r7, #32]
 800e0ec:	9300      	str	r3, [sp, #0]
 800e0ee:	4623      	mov	r3, r4
 800e0f0:	f7ff ff1c 	bl	800df2c <ILI9341_Draw_Char>
        x += CHAR_WIDTH*size;
 800e0f4:	8c3b      	ldrh	r3, [r7, #32]
 800e0f6:	461a      	mov	r2, r3
 800e0f8:	0052      	lsls	r2, r2, #1
 800e0fa:	4413      	add	r3, r2
 800e0fc:	005b      	lsls	r3, r3, #1
 800e0fe:	b29a      	uxth	r2, r3
 800e100:	897b      	ldrh	r3, [r7, #10]
 800e102:	4413      	add	r3, r2
 800e104:	817b      	strh	r3, [r7, #10]
    while (*Text) {
 800e106:	68fb      	ldr	r3, [r7, #12]
 800e108:	781b      	ldrb	r3, [r3, #0]
 800e10a:	2b00      	cmp	r3, #0
 800e10c:	d1e4      	bne.n	800e0d8 <ILI9341_Draw_Text+0x44>
    }


}
 800e10e:	bf00      	nop
 800e110:	3714      	adds	r7, #20
 800e112:	46bd      	mov	sp, r7
 800e114:	bd90      	pop	{r4, r7, pc}

0800e116 <ILI9341_Init>:
 *
 * Initialize LCD display
 *
 */
void ILI9341_Init(void)
{
 800e116:	b580      	push	{r7, lr}
 800e118:	af00      	add	r7, sp, #0

	_LCD_Enable();
 800e11a:	f000 fca3 	bl	800ea64 <_LCD_Enable>
	ILI9341_SPI_Init();
 800e11e:	f000 f907 	bl	800e330 <ILI9341_SPI_Init>
	_LCD_Reset();
 800e122:	f000 fcaf 	bl	800ea84 <_LCD_Reset>

	//SOFTWARE RESET
	_LCD_SendCommand(0x01);
 800e126:	2001      	movs	r0, #1
 800e128:	f000 fd7a 	bl	800ec20 <_LCD_SendCommand>
	HAL_Delay(2000);
 800e12c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800e130:	f7f9 ff48 	bl	8007fc4 <HAL_Delay>

	//POWER CONTROL A
	_LCD_SendCommand(0xCB);
 800e134:	20cb      	movs	r0, #203	; 0xcb
 800e136:	f000 fd73 	bl	800ec20 <_LCD_SendCommand>
	_LCD_SendData(0x39);
 800e13a:	2039      	movs	r0, #57	; 0x39
 800e13c:	f000 fda2 	bl	800ec84 <_LCD_SendData>
	_LCD_SendData(0x2C);
 800e140:	202c      	movs	r0, #44	; 0x2c
 800e142:	f000 fd9f 	bl	800ec84 <_LCD_SendData>
	_LCD_SendData(0x00);
 800e146:	2000      	movs	r0, #0
 800e148:	f000 fd9c 	bl	800ec84 <_LCD_SendData>
	_LCD_SendData(0x34);
 800e14c:	2034      	movs	r0, #52	; 0x34
 800e14e:	f000 fd99 	bl	800ec84 <_LCD_SendData>
	_LCD_SendData(0x02);
 800e152:	2002      	movs	r0, #2
 800e154:	f000 fd96 	bl	800ec84 <_LCD_SendData>

	//POWER CONTROL B
	_LCD_SendCommand(0xCF);
 800e158:	20cf      	movs	r0, #207	; 0xcf
 800e15a:	f000 fd61 	bl	800ec20 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800e15e:	2000      	movs	r0, #0
 800e160:	f000 fd90 	bl	800ec84 <_LCD_SendData>
	_LCD_SendData(0xC1);
 800e164:	20c1      	movs	r0, #193	; 0xc1
 800e166:	f000 fd8d 	bl	800ec84 <_LCD_SendData>
	_LCD_SendData(0x30);
 800e16a:	2030      	movs	r0, #48	; 0x30
 800e16c:	f000 fd8a 	bl	800ec84 <_LCD_SendData>

	//DRIVER TIMING CONTROL A
	_LCD_SendCommand(0xE8);
 800e170:	20e8      	movs	r0, #232	; 0xe8
 800e172:	f000 fd55 	bl	800ec20 <_LCD_SendCommand>
	_LCD_SendData(0x85);
 800e176:	2085      	movs	r0, #133	; 0x85
 800e178:	f000 fd84 	bl	800ec84 <_LCD_SendData>
	_LCD_SendData(0x00);
 800e17c:	2000      	movs	r0, #0
 800e17e:	f000 fd81 	bl	800ec84 <_LCD_SendData>
	_LCD_SendData(0x78);
 800e182:	2078      	movs	r0, #120	; 0x78
 800e184:	f000 fd7e 	bl	800ec84 <_LCD_SendData>

	//DRIVER TIMING CONTROL B
	_LCD_SendCommand(0xEA);
 800e188:	20ea      	movs	r0, #234	; 0xea
 800e18a:	f000 fd49 	bl	800ec20 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800e18e:	2000      	movs	r0, #0
 800e190:	f000 fd78 	bl	800ec84 <_LCD_SendData>
	_LCD_SendData(0x00);
 800e194:	2000      	movs	r0, #0
 800e196:	f000 fd75 	bl	800ec84 <_LCD_SendData>

	//POWER ON SEQUENCE CONTROL
	_LCD_SendCommand(0xED);
 800e19a:	20ed      	movs	r0, #237	; 0xed
 800e19c:	f000 fd40 	bl	800ec20 <_LCD_SendCommand>
	_LCD_SendData(0x64);
 800e1a0:	2064      	movs	r0, #100	; 0x64
 800e1a2:	f000 fd6f 	bl	800ec84 <_LCD_SendData>
	_LCD_SendData(0x03);
 800e1a6:	2003      	movs	r0, #3
 800e1a8:	f000 fd6c 	bl	800ec84 <_LCD_SendData>
	_LCD_SendData(0x12);
 800e1ac:	2012      	movs	r0, #18
 800e1ae:	f000 fd69 	bl	800ec84 <_LCD_SendData>
	_LCD_SendData(0x81);
 800e1b2:	2081      	movs	r0, #129	; 0x81
 800e1b4:	f000 fd66 	bl	800ec84 <_LCD_SendData>

	//PUMP RATIO CONTROL
	_LCD_SendCommand(0xF7);
 800e1b8:	20f7      	movs	r0, #247	; 0xf7
 800e1ba:	f000 fd31 	bl	800ec20 <_LCD_SendCommand>
	_LCD_SendData(0x20);
 800e1be:	2020      	movs	r0, #32
 800e1c0:	f000 fd60 	bl	800ec84 <_LCD_SendData>

	//POWER CONTROL,VRH[5:0]
	_LCD_SendCommand(0xC0);
 800e1c4:	20c0      	movs	r0, #192	; 0xc0
 800e1c6:	f000 fd2b 	bl	800ec20 <_LCD_SendCommand>
	_LCD_SendData(0x23);
 800e1ca:	2023      	movs	r0, #35	; 0x23
 800e1cc:	f000 fd5a 	bl	800ec84 <_LCD_SendData>

	//POWER CONTROL,SAP[2:0];BT[3:0]
	_LCD_SendCommand(0xC1);
 800e1d0:	20c1      	movs	r0, #193	; 0xc1
 800e1d2:	f000 fd25 	bl	800ec20 <_LCD_SendCommand>
	_LCD_SendData(0x10);
 800e1d6:	2010      	movs	r0, #16
 800e1d8:	f000 fd54 	bl	800ec84 <_LCD_SendData>

	//VCM CONTROL
	_LCD_SendCommand(0xC5);
 800e1dc:	20c5      	movs	r0, #197	; 0xc5
 800e1de:	f000 fd1f 	bl	800ec20 <_LCD_SendCommand>
	_LCD_SendData(0x3E);
 800e1e2:	203e      	movs	r0, #62	; 0x3e
 800e1e4:	f000 fd4e 	bl	800ec84 <_LCD_SendData>
	_LCD_SendData(0x28);
 800e1e8:	2028      	movs	r0, #40	; 0x28
 800e1ea:	f000 fd4b 	bl	800ec84 <_LCD_SendData>

	//VCM CONTROL 2
	_LCD_SendCommand(0xC7);
 800e1ee:	20c7      	movs	r0, #199	; 0xc7
 800e1f0:	f000 fd16 	bl	800ec20 <_LCD_SendCommand>
	_LCD_SendData(0x86);
 800e1f4:	2086      	movs	r0, #134	; 0x86
 800e1f6:	f000 fd45 	bl	800ec84 <_LCD_SendData>

	//MEMORY ACCESS CONTROL
	_LCD_SendCommand(0x36);
 800e1fa:	2036      	movs	r0, #54	; 0x36
 800e1fc:	f000 fd10 	bl	800ec20 <_LCD_SendCommand>
	_LCD_SendData(0x48);
 800e200:	2048      	movs	r0, #72	; 0x48
 800e202:	f000 fd3f 	bl	800ec84 <_LCD_SendData>


	//PIXEL FORMAT
	_LCD_SendCommand(0x3A);
 800e206:	203a      	movs	r0, #58	; 0x3a
 800e208:	f000 fd0a 	bl	800ec20 <_LCD_SendCommand>
	_LCD_SendData(0x55);
 800e20c:	2055      	movs	r0, #85	; 0x55
 800e20e:	f000 fd39 	bl	800ec84 <_LCD_SendData>

	//FRAME RATIO CONTROL, STANDARD RGB COLOR
	_LCD_SendCommand(0xB1);
 800e212:	20b1      	movs	r0, #177	; 0xb1
 800e214:	f000 fd04 	bl	800ec20 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800e218:	2000      	movs	r0, #0
 800e21a:	f000 fd33 	bl	800ec84 <_LCD_SendData>
	_LCD_SendData(0x18);
 800e21e:	2018      	movs	r0, #24
 800e220:	f000 fd30 	bl	800ec84 <_LCD_SendData>

	//DISPLAY FUNCTION CONTROL
	_LCD_SendCommand(0xB6);
 800e224:	20b6      	movs	r0, #182	; 0xb6
 800e226:	f000 fcfb 	bl	800ec20 <_LCD_SendCommand>
	_LCD_SendData(0x08);
 800e22a:	2008      	movs	r0, #8
 800e22c:	f000 fd2a 	bl	800ec84 <_LCD_SendData>
	_LCD_SendData(0x82);
 800e230:	2082      	movs	r0, #130	; 0x82
 800e232:	f000 fd27 	bl	800ec84 <_LCD_SendData>
	_LCD_SendData(0x27);
 800e236:	2027      	movs	r0, #39	; 0x27
 800e238:	f000 fd24 	bl	800ec84 <_LCD_SendData>


	//3GAMMA FUNCTION DISABLE
	_LCD_SendCommand(0xF2);
 800e23c:	20f2      	movs	r0, #242	; 0xf2
 800e23e:	f000 fcef 	bl	800ec20 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800e242:	2000      	movs	r0, #0
 800e244:	f000 fd1e 	bl	800ec84 <_LCD_SendData>

	//GAMMA CURVE SELECTED
	_LCD_SendCommand(0x26);
 800e248:	2026      	movs	r0, #38	; 0x26
 800e24a:	f000 fce9 	bl	800ec20 <_LCD_SendCommand>
	_LCD_SendData(0x01);
 800e24e:	2001      	movs	r0, #1
 800e250:	f000 fd18 	bl	800ec84 <_LCD_SendData>

	//POSITIVE GAMMA CORRECTION
	_LCD_SendCommand(0xE0);
 800e254:	20e0      	movs	r0, #224	; 0xe0
 800e256:	f000 fce3 	bl	800ec20 <_LCD_SendCommand>
	_LCD_SendData(0x0F);
 800e25a:	200f      	movs	r0, #15
 800e25c:	f000 fd12 	bl	800ec84 <_LCD_SendData>
	_LCD_SendData(0x31);
 800e260:	2031      	movs	r0, #49	; 0x31
 800e262:	f000 fd0f 	bl	800ec84 <_LCD_SendData>
	_LCD_SendData(0x2B);
 800e266:	202b      	movs	r0, #43	; 0x2b
 800e268:	f000 fd0c 	bl	800ec84 <_LCD_SendData>
	_LCD_SendData(0x0C);
 800e26c:	200c      	movs	r0, #12
 800e26e:	f000 fd09 	bl	800ec84 <_LCD_SendData>
	_LCD_SendData(0x0E);
 800e272:	200e      	movs	r0, #14
 800e274:	f000 fd06 	bl	800ec84 <_LCD_SendData>
	_LCD_SendData(0x08);
 800e278:	2008      	movs	r0, #8
 800e27a:	f000 fd03 	bl	800ec84 <_LCD_SendData>
	_LCD_SendData(0x4E);
 800e27e:	204e      	movs	r0, #78	; 0x4e
 800e280:	f000 fd00 	bl	800ec84 <_LCD_SendData>
	_LCD_SendData(0xF1);
 800e284:	20f1      	movs	r0, #241	; 0xf1
 800e286:	f000 fcfd 	bl	800ec84 <_LCD_SendData>
	_LCD_SendData(0x37);
 800e28a:	2037      	movs	r0, #55	; 0x37
 800e28c:	f000 fcfa 	bl	800ec84 <_LCD_SendData>
	_LCD_SendData(0x07);
 800e290:	2007      	movs	r0, #7
 800e292:	f000 fcf7 	bl	800ec84 <_LCD_SendData>
	_LCD_SendData(0x10);
 800e296:	2010      	movs	r0, #16
 800e298:	f000 fcf4 	bl	800ec84 <_LCD_SendData>
	_LCD_SendData(0x03);
 800e29c:	2003      	movs	r0, #3
 800e29e:	f000 fcf1 	bl	800ec84 <_LCD_SendData>
	_LCD_SendData(0x0E);
 800e2a2:	200e      	movs	r0, #14
 800e2a4:	f000 fcee 	bl	800ec84 <_LCD_SendData>
	_LCD_SendData(0x09);
 800e2a8:	2009      	movs	r0, #9
 800e2aa:	f000 fceb 	bl	800ec84 <_LCD_SendData>
	_LCD_SendData(0x00);
 800e2ae:	2000      	movs	r0, #0
 800e2b0:	f000 fce8 	bl	800ec84 <_LCD_SendData>

	//NEGATIVE GAMMA CORRECTION
	_LCD_SendCommand(0xE1);
 800e2b4:	20e1      	movs	r0, #225	; 0xe1
 800e2b6:	f000 fcb3 	bl	800ec20 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800e2ba:	2000      	movs	r0, #0
 800e2bc:	f000 fce2 	bl	800ec84 <_LCD_SendData>
	_LCD_SendData(0x0E);
 800e2c0:	200e      	movs	r0, #14
 800e2c2:	f000 fcdf 	bl	800ec84 <_LCD_SendData>
	_LCD_SendData(0x14);
 800e2c6:	2014      	movs	r0, #20
 800e2c8:	f000 fcdc 	bl	800ec84 <_LCD_SendData>
	_LCD_SendData(0x03);
 800e2cc:	2003      	movs	r0, #3
 800e2ce:	f000 fcd9 	bl	800ec84 <_LCD_SendData>
	_LCD_SendData(0x11);
 800e2d2:	2011      	movs	r0, #17
 800e2d4:	f000 fcd6 	bl	800ec84 <_LCD_SendData>
	_LCD_SendData(0x07);
 800e2d8:	2007      	movs	r0, #7
 800e2da:	f000 fcd3 	bl	800ec84 <_LCD_SendData>
	_LCD_SendData(0x31);
 800e2de:	2031      	movs	r0, #49	; 0x31
 800e2e0:	f000 fcd0 	bl	800ec84 <_LCD_SendData>
	_LCD_SendData(0xC1);
 800e2e4:	20c1      	movs	r0, #193	; 0xc1
 800e2e6:	f000 fccd 	bl	800ec84 <_LCD_SendData>
	_LCD_SendData(0x48);
 800e2ea:	2048      	movs	r0, #72	; 0x48
 800e2ec:	f000 fcca 	bl	800ec84 <_LCD_SendData>
	_LCD_SendData(0x08);
 800e2f0:	2008      	movs	r0, #8
 800e2f2:	f000 fcc7 	bl	800ec84 <_LCD_SendData>
	_LCD_SendData(0x0F);
 800e2f6:	200f      	movs	r0, #15
 800e2f8:	f000 fcc4 	bl	800ec84 <_LCD_SendData>
	_LCD_SendData(0x0C);
 800e2fc:	200c      	movs	r0, #12
 800e2fe:	f000 fcc1 	bl	800ec84 <_LCD_SendData>
	_LCD_SendData(0x31);
 800e302:	2031      	movs	r0, #49	; 0x31
 800e304:	f000 fcbe 	bl	800ec84 <_LCD_SendData>
	_LCD_SendData(0x36);
 800e308:	2036      	movs	r0, #54	; 0x36
 800e30a:	f000 fcbb 	bl	800ec84 <_LCD_SendData>
	_LCD_SendData(0x0F);
 800e30e:	200f      	movs	r0, #15
 800e310:	f000 fcb8 	bl	800ec84 <_LCD_SendData>

	//EXIT SLEEP
	_LCD_SendCommand(0x11);
 800e314:	2011      	movs	r0, #17
 800e316:	f000 fc83 	bl	800ec20 <_LCD_SendCommand>
	HAL_Delay(240);
 800e31a:	20f0      	movs	r0, #240	; 0xf0
 800e31c:	f7f9 fe52 	bl	8007fc4 <HAL_Delay>

	//TURN ON DISPLAY
	_LCD_SendCommand(0x29);
 800e320:	2029      	movs	r0, #41	; 0x29
 800e322:	f000 fc7d 	bl	800ec20 <_LCD_SendCommand>

	//STARTING ROTATION
	ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 800e326:	2000      	movs	r0, #0
 800e328:	f000 fb4e 	bl	800e9c8 <ILI9341_Set_Rotation>
}
 800e32c:	bf00      	nop
 800e32e:	bd80      	pop	{r7, pc}

0800e330 <ILI9341_SPI_Init>:
 *
 * 	Initialise SPI peripheral
 *
 */
void ILI9341_SPI_Init(void)
{
 800e330:	b480      	push	{r7}
 800e332:	af00      	add	r7, sp, #0

   	// check SPI enabled
	if ((SPI_PERIPH->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e334:	4b0b      	ldr	r3, [pc, #44]	; (800e364 <ILI9341_SPI_Init+0x34>)
 800e336:	681b      	ldr	r3, [r3, #0]
 800e338:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e33c:	2b40      	cmp	r3, #64	; 0x40
 800e33e:	d005      	beq.n	800e34c <ILI9341_SPI_Init+0x1c>
	{
		SPI_PERIPH->CR1 |= SPI_CR1_SPE;
 800e340:	4b08      	ldr	r3, [pc, #32]	; (800e364 <ILI9341_SPI_Init+0x34>)
 800e342:	681b      	ldr	r3, [r3, #0]
 800e344:	4a07      	ldr	r2, [pc, #28]	; (800e364 <ILI9341_SPI_Init+0x34>)
 800e346:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e34a:	6013      	str	r3, [r2, #0]
	}

	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800e34c:	4b06      	ldr	r3, [pc, #24]	; (800e368 <ILI9341_SPI_Init+0x38>)
 800e34e:	695b      	ldr	r3, [r3, #20]
 800e350:	4a05      	ldr	r2, [pc, #20]	; (800e368 <ILI9341_SPI_Init+0x38>)
 800e352:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e356:	6153      	str	r3, [r2, #20]
}
 800e358:	bf00      	nop
 800e35a:	46bd      	mov	sp, r7
 800e35c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e360:	4770      	bx	lr
 800e362:	bf00      	nop
 800e364:	40003c00 	.word	0x40003c00
 800e368:	48000400 	.word	0x48000400

0800e36c <ILI9341_Draw_Horizontal_Line>:
 *	Draw horizontal line
 *
 */

void ILI9341_Draw_Horizontal_Line(uint16_t xpos, uint16_t ypos, uint16_t width, uint16_t colour)
{
 800e36c:	b590      	push	{r4, r7, lr}
 800e36e:	b087      	sub	sp, #28
 800e370:	af02      	add	r7, sp, #8
 800e372:	4604      	mov	r4, r0
 800e374:	4608      	mov	r0, r1
 800e376:	4611      	mov	r1, r2
 800e378:	461a      	mov	r2, r3
 800e37a:	4623      	mov	r3, r4
 800e37c:	80fb      	strh	r3, [r7, #6]
 800e37e:	4603      	mov	r3, r0
 800e380:	80bb      	strh	r3, [r7, #4]
 800e382:	460b      	mov	r3, r1
 800e384:	807b      	strh	r3, [r7, #2]
 800e386:	4613      	mov	r3, r2
 800e388:	803b      	strh	r3, [r7, #0]
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800e38a:	4b28      	ldr	r3, [pc, #160]	; (800e42c <ILI9341_Draw_Horizontal_Line+0xc0>)
 800e38c:	881b      	ldrh	r3, [r3, #0]
 800e38e:	b29b      	uxth	r3, r3
 800e390:	88fa      	ldrh	r2, [r7, #6]
 800e392:	429a      	cmp	r2, r3
 800e394:	d246      	bcs.n	800e424 <ILI9341_Draw_Horizontal_Line+0xb8>
 800e396:	4b26      	ldr	r3, [pc, #152]	; (800e430 <ILI9341_Draw_Horizontal_Line+0xc4>)
 800e398:	881b      	ldrh	r3, [r3, #0]
 800e39a:	b29b      	uxth	r3, r3
 800e39c:	88ba      	ldrh	r2, [r7, #4]
 800e39e:	429a      	cmp	r2, r3
 800e3a0:	d240      	bcs.n	800e424 <ILI9341_Draw_Horizontal_Line+0xb8>
	if(((xpos + width) - 1 ) >= LCD_WIDTH)
 800e3a2:	88fa      	ldrh	r2, [r7, #6]
 800e3a4:	887b      	ldrh	r3, [r7, #2]
 800e3a6:	4413      	add	r3, r2
 800e3a8:	3b01      	subs	r3, #1
 800e3aa:	4a20      	ldr	r2, [pc, #128]	; (800e42c <ILI9341_Draw_Horizontal_Line+0xc0>)
 800e3ac:	8812      	ldrh	r2, [r2, #0]
 800e3ae:	b292      	uxth	r2, r2
 800e3b0:	4293      	cmp	r3, r2
 800e3b2:	db05      	blt.n	800e3c0 <ILI9341_Draw_Horizontal_Line+0x54>
		{
			width= LCD_WIDTH - xpos;
 800e3b4:	4b1d      	ldr	r3, [pc, #116]	; (800e42c <ILI9341_Draw_Horizontal_Line+0xc0>)
 800e3b6:	881b      	ldrh	r3, [r3, #0]
 800e3b8:	b29a      	uxth	r2, r3
 800e3ba:	88fb      	ldrh	r3, [r7, #6]
 800e3bc:	1ad3      	subs	r3, r2, r3
 800e3be:	807b      	strh	r3, [r7, #2]
		}
	ILI9341_Set_Frame(	xpos,
							ypos,
							(xpos + width) - 1,
 800e3c0:	88fa      	ldrh	r2, [r7, #6]
 800e3c2:	887b      	ldrh	r3, [r7, #2]
 800e3c4:	4413      	add	r3, r2
 800e3c6:	b29b      	uxth	r3, r3
	ILI9341_Set_Frame(	xpos,
 800e3c8:	3b01      	subs	r3, #1
 800e3ca:	b29a      	uxth	r2, r3
 800e3cc:	88bb      	ldrh	r3, [r7, #4]
 800e3ce:	88b9      	ldrh	r1, [r7, #4]
 800e3d0:	88f8      	ldrh	r0, [r7, #6]
 800e3d2:	f000 f893 	bl	800e4fc <ILI9341_Set_Frame>
	// to keep _LCD_Write_Frame() happy.

	// Note, truncated pixel will be needed at function end.


	uint8_t truncated = 0;
 800e3d6:	2300      	movs	r3, #0
 800e3d8:	73fb      	strb	r3, [r7, #15]

	if((width & 1) && (width > 1))		// don't round down to zero!
 800e3da:	887b      	ldrh	r3, [r7, #2]
 800e3dc:	f003 0301 	and.w	r3, r3, #1
 800e3e0:	2b00      	cmp	r3, #0
 800e3e2:	d009      	beq.n	800e3f8 <ILI9341_Draw_Horizontal_Line+0x8c>
 800e3e4:	887b      	ldrh	r3, [r7, #2]
 800e3e6:	2b01      	cmp	r3, #1
 800e3e8:	d906      	bls.n	800e3f8 <ILI9341_Draw_Horizontal_Line+0x8c>
	{
		truncated = 1;
 800e3ea:	2301      	movs	r3, #1
 800e3ec:	73fb      	strb	r3, [r7, #15]
		width = ((width >> 1) * 2);
 800e3ee:	887b      	ldrh	r3, [r7, #2]
 800e3f0:	085b      	lsrs	r3, r3, #1
 800e3f2:	b29b      	uxth	r3, r3
 800e3f4:	005b      	lsls	r3, r3, #1
 800e3f6:	807b      	strh	r3, [r7, #2]
	}
	_LCD_Write_Frame(xpos, ypos, colour, width, LINE_CHUNK);
 800e3f8:	887c      	ldrh	r4, [r7, #2]
 800e3fa:	883a      	ldrh	r2, [r7, #0]
 800e3fc:	88b9      	ldrh	r1, [r7, #4]
 800e3fe:	88f8      	ldrh	r0, [r7, #6]
 800e400:	2303      	movs	r3, #3
 800e402:	9300      	str	r3, [sp, #0]
 800e404:	4623      	mov	r3, r4
 800e406:	f000 fb5b 	bl	800eac0 <_LCD_Write_Frame>
	//
//TODO
	// add the truncated pixel now
	if(truncated)
 800e40a:	7bfb      	ldrb	r3, [r7, #15]
 800e40c:	2b00      	cmp	r3, #0
 800e40e:	d00a      	beq.n	800e426 <ILI9341_Draw_Horizontal_Line+0xba>
	{
		ILI9341_Draw_Pixel(	(xpos + width),
 800e410:	88fa      	ldrh	r2, [r7, #6]
 800e412:	887b      	ldrh	r3, [r7, #2]
 800e414:	4413      	add	r3, r2
 800e416:	b29b      	uxth	r3, r3
 800e418:	883a      	ldrh	r2, [r7, #0]
 800e41a:	88b9      	ldrh	r1, [r7, #4]
 800e41c:	4618      	mov	r0, r3
 800e41e:	f000 f8e3 	bl	800e5e8 <ILI9341_Draw_Pixel>
 800e422:	e000      	b.n	800e426 <ILI9341_Draw_Horizontal_Line+0xba>
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800e424:	bf00      	nop
							(ypos),
							colour);
	}


}
 800e426:	3714      	adds	r7, #20
 800e428:	46bd      	mov	sp, r7
 800e42a:	bd90      	pop	{r4, r7, pc}
 800e42c:	20000cb6 	.word	0x20000cb6
 800e430:	20000cb4 	.word	0x20000cb4

0800e434 <ILI9341_Draw_Vertical_Line>:
 *
 *  Draw vertical line
 *
 */
void ILI9341_Draw_Vertical_Line(uint16_t xpos, uint16_t ypos, uint16_t height, uint16_t colour)
{
 800e434:	b590      	push	{r4, r7, lr}
 800e436:	b087      	sub	sp, #28
 800e438:	af02      	add	r7, sp, #8
 800e43a:	4604      	mov	r4, r0
 800e43c:	4608      	mov	r0, r1
 800e43e:	4611      	mov	r1, r2
 800e440:	461a      	mov	r2, r3
 800e442:	4623      	mov	r3, r4
 800e444:	80fb      	strh	r3, [r7, #6]
 800e446:	4603      	mov	r3, r0
 800e448:	80bb      	strh	r3, [r7, #4]
 800e44a:	460b      	mov	r3, r1
 800e44c:	807b      	strh	r3, [r7, #2]
 800e44e:	4613      	mov	r3, r2
 800e450:	803b      	strh	r3, [r7, #0]
	if((xpos >= LCD_WIDTH) || (ypos >= LCD_HEIGHT)) return;
 800e452:	4b28      	ldr	r3, [pc, #160]	; (800e4f4 <ILI9341_Draw_Vertical_Line+0xc0>)
 800e454:	881b      	ldrh	r3, [r3, #0]
 800e456:	b29b      	uxth	r3, r3
 800e458:	88fa      	ldrh	r2, [r7, #6]
 800e45a:	429a      	cmp	r2, r3
 800e45c:	d246      	bcs.n	800e4ec <ILI9341_Draw_Vertical_Line+0xb8>
 800e45e:	4b26      	ldr	r3, [pc, #152]	; (800e4f8 <ILI9341_Draw_Vertical_Line+0xc4>)
 800e460:	881b      	ldrh	r3, [r3, #0]
 800e462:	b29b      	uxth	r3, r3
 800e464:	88ba      	ldrh	r2, [r7, #4]
 800e466:	429a      	cmp	r2, r3
 800e468:	d240      	bcs.n	800e4ec <ILI9341_Draw_Vertical_Line+0xb8>
	if(((ypos + height) - 1) >= LCD_HEIGHT)
 800e46a:	88ba      	ldrh	r2, [r7, #4]
 800e46c:	887b      	ldrh	r3, [r7, #2]
 800e46e:	4413      	add	r3, r2
 800e470:	3b01      	subs	r3, #1
 800e472:	4a21      	ldr	r2, [pc, #132]	; (800e4f8 <ILI9341_Draw_Vertical_Line+0xc4>)
 800e474:	8812      	ldrh	r2, [r2, #0]
 800e476:	b292      	uxth	r2, r2
 800e478:	4293      	cmp	r3, r2
 800e47a:	db05      	blt.n	800e488 <ILI9341_Draw_Vertical_Line+0x54>
	{
		height= LCD_HEIGHT - ypos;
 800e47c:	4b1e      	ldr	r3, [pc, #120]	; (800e4f8 <ILI9341_Draw_Vertical_Line+0xc4>)
 800e47e:	881b      	ldrh	r3, [r3, #0]
 800e480:	b29a      	uxth	r2, r3
 800e482:	88bb      	ldrh	r3, [r7, #4]
 800e484:	1ad3      	subs	r3, r2, r3
 800e486:	807b      	strh	r3, [r7, #2]
	}

	ILI9341_Set_Frame(xpos, ypos, xpos, (ypos + height) - 1);
 800e488:	88ba      	ldrh	r2, [r7, #4]
 800e48a:	887b      	ldrh	r3, [r7, #2]
 800e48c:	4413      	add	r3, r2
 800e48e:	b29b      	uxth	r3, r3
 800e490:	3b01      	subs	r3, #1
 800e492:	b29b      	uxth	r3, r3
 800e494:	88fa      	ldrh	r2, [r7, #6]
 800e496:	88b9      	ldrh	r1, [r7, #4]
 800e498:	88f8      	ldrh	r0, [r7, #6]
 800e49a:	f000 f82f 	bl	800e4fc <ILI9341_Set_Frame>

	uint8_t truncated = 0;
 800e49e:	2300      	movs	r3, #0
 800e4a0:	73fb      	strb	r3, [r7, #15]

	if((height & 1) && (height > 1))		// don't round down to zero!
 800e4a2:	887b      	ldrh	r3, [r7, #2]
 800e4a4:	f003 0301 	and.w	r3, r3, #1
 800e4a8:	2b00      	cmp	r3, #0
 800e4aa:	d009      	beq.n	800e4c0 <ILI9341_Draw_Vertical_Line+0x8c>
 800e4ac:	887b      	ldrh	r3, [r7, #2]
 800e4ae:	2b01      	cmp	r3, #1
 800e4b0:	d906      	bls.n	800e4c0 <ILI9341_Draw_Vertical_Line+0x8c>
	{
		truncated = 1;
 800e4b2:	2301      	movs	r3, #1
 800e4b4:	73fb      	strb	r3, [r7, #15]
		height = ((height >> 1) * 2);
 800e4b6:	887b      	ldrh	r3, [r7, #2]
 800e4b8:	085b      	lsrs	r3, r3, #1
 800e4ba:	b29b      	uxth	r3, r3
 800e4bc:	005b      	lsls	r3, r3, #1
 800e4be:	807b      	strh	r3, [r7, #2]
//TODO


	//

	if(truncated)
 800e4c0:	7bfb      	ldrb	r3, [r7, #15]
 800e4c2:	2b00      	cmp	r3, #0
 800e4c4:	d008      	beq.n	800e4d8 <ILI9341_Draw_Vertical_Line+0xa4>
	{
		ILI9341_Draw_Pixel(	(xpos),
 800e4c6:	88ba      	ldrh	r2, [r7, #4]
 800e4c8:	887b      	ldrh	r3, [r7, #2]
 800e4ca:	4413      	add	r3, r2
 800e4cc:	b299      	uxth	r1, r3
 800e4ce:	883a      	ldrh	r2, [r7, #0]
 800e4d0:	88fb      	ldrh	r3, [r7, #6]
 800e4d2:	4618      	mov	r0, r3
 800e4d4:	f000 f888 	bl	800e5e8 <ILI9341_Draw_Pixel>
							(ypos + height),
							colour);
	}

	_LCD_Write_Frame(xpos, ypos, colour, height, LINE_CHUNK);
 800e4d8:	887c      	ldrh	r4, [r7, #2]
 800e4da:	883a      	ldrh	r2, [r7, #0]
 800e4dc:	88b9      	ldrh	r1, [r7, #4]
 800e4de:	88f8      	ldrh	r0, [r7, #6]
 800e4e0:	2303      	movs	r3, #3
 800e4e2:	9300      	str	r3, [sp, #0]
 800e4e4:	4623      	mov	r3, r4
 800e4e6:	f000 faeb 	bl	800eac0 <_LCD_Write_Frame>
 800e4ea:	e000      	b.n	800e4ee <ILI9341_Draw_Vertical_Line+0xba>
	if((xpos >= LCD_WIDTH) || (ypos >= LCD_HEIGHT)) return;
 800e4ec:	bf00      	nop
}
 800e4ee:	3714      	adds	r7, #20
 800e4f0:	46bd      	mov	sp, r7
 800e4f2:	bd90      	pop	{r4, r7, pc}
 800e4f4:	20000cb6 	.word	0x20000cb6
 800e4f8:	20000cb4 	.word	0x20000cb4

0800e4fc <ILI9341_Set_Frame>:
 *	bottom right of area (ec, ep):
 *	ec 	- 	"end column"
 *	ep	- 	"end page"
 */
void ILI9341_Set_Frame(uint16_t sc, uint16_t sp, uint16_t ec, uint16_t ep)
{
 800e4fc:	b590      	push	{r4, r7, lr}
 800e4fe:	b083      	sub	sp, #12
 800e500:	af00      	add	r7, sp, #0
 800e502:	4604      	mov	r4, r0
 800e504:	4608      	mov	r0, r1
 800e506:	4611      	mov	r1, r2
 800e508:	461a      	mov	r2, r3
 800e50a:	4623      	mov	r3, r4
 800e50c:	80fb      	strh	r3, [r7, #6]
 800e50e:	4603      	mov	r3, r0
 800e510:	80bb      	strh	r3, [r7, #4]
 800e512:	460b      	mov	r3, r1
 800e514:	807b      	strh	r3, [r7, #2]
 800e516:	4613      	mov	r3, r2
 800e518:	803b      	strh	r3, [r7, #0]
	// send "Column Address Set" command
	_LCD_SendCommand(0x2A);
 800e51a:	202a      	movs	r0, #42	; 0x2a
 800e51c:	f000 fb80 	bl	800ec20 <_LCD_SendCommand>
	_LCD_SendData(sc >> 8);
 800e520:	88fb      	ldrh	r3, [r7, #6]
 800e522:	0a1b      	lsrs	r3, r3, #8
 800e524:	b29b      	uxth	r3, r3
 800e526:	b2db      	uxtb	r3, r3
 800e528:	4618      	mov	r0, r3
 800e52a:	f000 fbab 	bl	800ec84 <_LCD_SendData>
	_LCD_SendData(sc);
 800e52e:	88fb      	ldrh	r3, [r7, #6]
 800e530:	b2db      	uxtb	r3, r3
 800e532:	4618      	mov	r0, r3
 800e534:	f000 fba6 	bl	800ec84 <_LCD_SendData>
	_LCD_SendData(ec >> 8);
 800e538:	887b      	ldrh	r3, [r7, #2]
 800e53a:	0a1b      	lsrs	r3, r3, #8
 800e53c:	b29b      	uxth	r3, r3
 800e53e:	b2db      	uxtb	r3, r3
 800e540:	4618      	mov	r0, r3
 800e542:	f000 fb9f 	bl	800ec84 <_LCD_SendData>
	_LCD_SendData(ec);
 800e546:	887b      	ldrh	r3, [r7, #2]
 800e548:	b2db      	uxtb	r3, r3
 800e54a:	4618      	mov	r0, r3
 800e54c:	f000 fb9a 	bl	800ec84 <_LCD_SendData>

	// send "Page Address Set" command
	_LCD_SendCommand(0x2B);
 800e550:	202b      	movs	r0, #43	; 0x2b
 800e552:	f000 fb65 	bl	800ec20 <_LCD_SendCommand>
	_LCD_SendData(sp >> 8);
 800e556:	88bb      	ldrh	r3, [r7, #4]
 800e558:	0a1b      	lsrs	r3, r3, #8
 800e55a:	b29b      	uxth	r3, r3
 800e55c:	b2db      	uxtb	r3, r3
 800e55e:	4618      	mov	r0, r3
 800e560:	f000 fb90 	bl	800ec84 <_LCD_SendData>
	_LCD_SendData(sp);
 800e564:	88bb      	ldrh	r3, [r7, #4]
 800e566:	b2db      	uxtb	r3, r3
 800e568:	4618      	mov	r0, r3
 800e56a:	f000 fb8b 	bl	800ec84 <_LCD_SendData>
	_LCD_SendData(ep >> 8);
 800e56e:	883b      	ldrh	r3, [r7, #0]
 800e570:	0a1b      	lsrs	r3, r3, #8
 800e572:	b29b      	uxth	r3, r3
 800e574:	b2db      	uxtb	r3, r3
 800e576:	4618      	mov	r0, r3
 800e578:	f000 fb84 	bl	800ec84 <_LCD_SendData>
	_LCD_SendData(ep);
 800e57c:	883b      	ldrh	r3, [r7, #0]
 800e57e:	b2db      	uxtb	r3, r3
 800e580:	4618      	mov	r0, r3
 800e582:	f000 fb7f 	bl	800ec84 <_LCD_SendData>

	_LCD_SendCommand(0x2C);
 800e586:	202c      	movs	r0, #44	; 0x2c
 800e588:	f000 fb4a 	bl	800ec20 <_LCD_SendCommand>
}
 800e58c:	bf00      	nop
 800e58e:	370c      	adds	r7, #12
 800e590:	46bd      	mov	sp, r7
 800e592:	bd90      	pop	{r4, r7, pc}

0800e594 <ILI9341_Fill_Screen>:
 *
 * 	Sets address (entire screen) and Sends height*width ammount of colour information to LCD
 *
 */
void ILI9341_Fill_Screen(uint16_t colour)
{
 800e594:	b580      	push	{r7, lr}
 800e596:	b084      	sub	sp, #16
 800e598:	af02      	add	r7, sp, #8
 800e59a:	4603      	mov	r3, r0
 800e59c:	80fb      	strh	r3, [r7, #6]
	ILI9341_Set_Frame(0,0,LCD_WIDTH,LCD_HEIGHT);
 800e59e:	4b10      	ldr	r3, [pc, #64]	; (800e5e0 <ILI9341_Fill_Screen+0x4c>)
 800e5a0:	881b      	ldrh	r3, [r3, #0]
 800e5a2:	b29a      	uxth	r2, r3
 800e5a4:	4b0f      	ldr	r3, [pc, #60]	; (800e5e4 <ILI9341_Fill_Screen+0x50>)
 800e5a6:	881b      	ldrh	r3, [r3, #0]
 800e5a8:	b29b      	uxth	r3, r3
 800e5aa:	2100      	movs	r1, #0
 800e5ac:	2000      	movs	r0, #0
 800e5ae:	f7ff ffa5 	bl	800e4fc <ILI9341_Set_Frame>
	_LCD_Write_Frame(0, 0, colour, LCD_WIDTH*LCD_HEIGHT, AREA_CHUNK);
 800e5b2:	4b0b      	ldr	r3, [pc, #44]	; (800e5e0 <ILI9341_Fill_Screen+0x4c>)
 800e5b4:	881b      	ldrh	r3, [r3, #0]
 800e5b6:	b29b      	uxth	r3, r3
 800e5b8:	461a      	mov	r2, r3
 800e5ba:	4b0a      	ldr	r3, [pc, #40]	; (800e5e4 <ILI9341_Fill_Screen+0x50>)
 800e5bc:	881b      	ldrh	r3, [r3, #0]
 800e5be:	b29b      	uxth	r3, r3
 800e5c0:	fb03 f302 	mul.w	r3, r3, r2
 800e5c4:	4619      	mov	r1, r3
 800e5c6:	88fa      	ldrh	r2, [r7, #6]
 800e5c8:	2304      	movs	r3, #4
 800e5ca:	9300      	str	r3, [sp, #0]
 800e5cc:	460b      	mov	r3, r1
 800e5ce:	2100      	movs	r1, #0
 800e5d0:	2000      	movs	r0, #0
 800e5d2:	f000 fa75 	bl	800eac0 <_LCD_Write_Frame>
}
 800e5d6:	bf00      	nop
 800e5d8:	3708      	adds	r7, #8
 800e5da:	46bd      	mov	sp, r7
 800e5dc:	bd80      	pop	{r7, pc}
 800e5de:	bf00      	nop
 800e5e0:	20000cb6 	.word	0x20000cb6
 800e5e4:	20000cb4 	.word	0x20000cb4

0800e5e8 <ILI9341_Draw_Pixel>:
 * 	Using pixels to draw big simple structures is not recommended as it is really slow
 * 	Try using either rectangles or lines if possible
 *
 */
void ILI9341_Draw_Pixel(uint16_t x,uint16_t y,uint16_t colour)
{
 800e5e8:	b580      	push	{r7, lr}
 800e5ea:	b08e      	sub	sp, #56	; 0x38
 800e5ec:	af00      	add	r7, sp, #0
 800e5ee:	4603      	mov	r3, r0
 800e5f0:	80fb      	strh	r3, [r7, #6]
 800e5f2:	460b      	mov	r3, r1
 800e5f4:	80bb      	strh	r3, [r7, #4]
 800e5f6:	4613      	mov	r3, r2
 800e5f8:	807b      	strh	r3, [r7, #2]
	if((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 800e5fa:	4b98      	ldr	r3, [pc, #608]	; (800e85c <ILI9341_Draw_Pixel+0x274>)
 800e5fc:	881b      	ldrh	r3, [r3, #0]
 800e5fe:	b29b      	uxth	r3, r3
 800e600:	88fa      	ldrh	r2, [r7, #6]
 800e602:	429a      	cmp	r2, r3
 800e604:	f080 8143 	bcs.w	800e88e <ILI9341_Draw_Pixel+0x2a6>
 800e608:	4b95      	ldr	r3, [pc, #596]	; (800e860 <ILI9341_Draw_Pixel+0x278>)
 800e60a:	881b      	ldrh	r3, [r3, #0]
 800e60c:	b29b      	uxth	r3, r3
 800e60e:	88ba      	ldrh	r2, [r7, #4]
 800e610:	429a      	cmp	r2, r3
 800e612:	f080 813c 	bcs.w	800e88e <ILI9341_Draw_Pixel+0x2a6>

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 800e616:	4b93      	ldr	r3, [pc, #588]	; (800e864 <ILI9341_Draw_Pixel+0x27c>)
 800e618:	695b      	ldr	r3, [r3, #20]
 800e61a:	4a92      	ldr	r2, [pc, #584]	; (800e864 <ILI9341_Draw_Pixel+0x27c>)
 800e61c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e620:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800e622:	4b90      	ldr	r3, [pc, #576]	; (800e864 <ILI9341_Draw_Pixel+0x27c>)
 800e624:	695b      	ldr	r3, [r3, #20]
 800e626:	4a8f      	ldr	r2, [pc, #572]	; (800e864 <ILI9341_Draw_Pixel+0x27c>)
 800e628:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e62c:	6153      	str	r3, [r2, #20]
	_SPI_SendByte(0x2A, 0, 10);
 800e62e:	220a      	movs	r2, #10
 800e630:	2100      	movs	r1, #0
 800e632:	202a      	movs	r0, #42	; 0x2a
 800e634:	f000 fb58 	bl	800ece8 <_SPI_SendByte>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800e638:	2300      	movs	r3, #0
 800e63a:	637b      	str	r3, [r7, #52]	; 0x34
 800e63c:	e008      	b.n	800e650 <ILI9341_Draw_Pixel+0x68>
 800e63e:	4b89      	ldr	r3, [pc, #548]	; (800e864 <ILI9341_Draw_Pixel+0x27c>)
 800e640:	695b      	ldr	r3, [r3, #20]
 800e642:	4a88      	ldr	r2, [pc, #544]	; (800e864 <ILI9341_Draw_Pixel+0x27c>)
 800e644:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e648:	6153      	str	r3, [r2, #20]
 800e64a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e64c:	3301      	adds	r3, #1
 800e64e:	637b      	str	r3, [r7, #52]	; 0x34
 800e650:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e652:	2b02      	cmp	r3, #2
 800e654:	ddf3      	ble.n	800e63e <ILI9341_Draw_Pixel+0x56>
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800e656:	4b83      	ldr	r3, [pc, #524]	; (800e864 <ILI9341_Draw_Pixel+0x27c>)
 800e658:	695b      	ldr	r3, [r3, #20]
 800e65a:	4a82      	ldr	r2, [pc, #520]	; (800e864 <ILI9341_Draw_Pixel+0x27c>)
 800e65c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e660:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800e662:	4b80      	ldr	r3, [pc, #512]	; (800e864 <ILI9341_Draw_Pixel+0x27c>)
 800e664:	695b      	ldr	r3, [r3, #20]
 800e666:	4a7f      	ldr	r2, [pc, #508]	; (800e864 <ILI9341_Draw_Pixel+0x27c>)
 800e668:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e66c:	6153      	str	r3, [r2, #20]

	//XDATA
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800e66e:	4b7d      	ldr	r3, [pc, #500]	; (800e864 <ILI9341_Draw_Pixel+0x27c>)
 800e670:	695b      	ldr	r3, [r3, #20]
 800e672:	4a7c      	ldr	r2, [pc, #496]	; (800e864 <ILI9341_Draw_Pixel+0x27c>)
 800e674:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e678:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer[4] = { x >> 8, x, (x + 1) >> 8, (x + 1) };
 800e67a:	88fb      	ldrh	r3, [r7, #6]
 800e67c:	0a1b      	lsrs	r3, r3, #8
 800e67e:	b29b      	uxth	r3, r3
 800e680:	b2db      	uxtb	r3, r3
 800e682:	753b      	strb	r3, [r7, #20]
 800e684:	88fb      	ldrh	r3, [r7, #6]
 800e686:	b2db      	uxtb	r3, r3
 800e688:	757b      	strb	r3, [r7, #21]
 800e68a:	88fb      	ldrh	r3, [r7, #6]
 800e68c:	3301      	adds	r3, #1
 800e68e:	121b      	asrs	r3, r3, #8
 800e690:	b2db      	uxtb	r3, r3
 800e692:	75bb      	strb	r3, [r7, #22]
 800e694:	88fb      	ldrh	r3, [r7, #6]
 800e696:	b2db      	uxtb	r3, r3
 800e698:	3301      	adds	r3, #1
 800e69a:	b2db      	uxtb	r3, r3
 800e69c:	75fb      	strb	r3, [r7, #23]
	_SPI_SendByteMultiByte(Temp_Buffer, 4, 0, 10);
 800e69e:	f107 0014 	add.w	r0, r7, #20
 800e6a2:	230a      	movs	r3, #10
 800e6a4:	2200      	movs	r2, #0
 800e6a6:	2104      	movs	r1, #4
 800e6a8:	f000 fb50 	bl	800ed4c <_SPI_SendByteMultiByte>
	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer, 4, 1 );
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800e6ac:	2300      	movs	r3, #0
 800e6ae:	633b      	str	r3, [r7, #48]	; 0x30
 800e6b0:	e008      	b.n	800e6c4 <ILI9341_Draw_Pixel+0xdc>
 800e6b2:	4b6c      	ldr	r3, [pc, #432]	; (800e864 <ILI9341_Draw_Pixel+0x27c>)
 800e6b4:	695b      	ldr	r3, [r3, #20]
 800e6b6:	4a6b      	ldr	r2, [pc, #428]	; (800e864 <ILI9341_Draw_Pixel+0x27c>)
 800e6b8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e6bc:	6153      	str	r3, [r2, #20]
 800e6be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e6c0:	3301      	adds	r3, #1
 800e6c2:	633b      	str	r3, [r7, #48]	; 0x30
 800e6c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e6c6:	2b02      	cmp	r3, #2
 800e6c8:	ddf3      	ble.n	800e6b2 <ILI9341_Draw_Pixel+0xca>
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800e6ca:	4b66      	ldr	r3, [pc, #408]	; (800e864 <ILI9341_Draw_Pixel+0x27c>)
 800e6cc:	695b      	ldr	r3, [r3, #20]
 800e6ce:	4a65      	ldr	r2, [pc, #404]	; (800e864 <ILI9341_Draw_Pixel+0x27c>)
 800e6d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e6d4:	6153      	str	r3, [r2, #20]

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 800e6d6:	4b63      	ldr	r3, [pc, #396]	; (800e864 <ILI9341_Draw_Pixel+0x27c>)
 800e6d8:	695b      	ldr	r3, [r3, #20]
 800e6da:	4a62      	ldr	r2, [pc, #392]	; (800e864 <ILI9341_Draw_Pixel+0x27c>)
 800e6dc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e6e0:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800e6e2:	4b60      	ldr	r3, [pc, #384]	; (800e864 <ILI9341_Draw_Pixel+0x27c>)
 800e6e4:	695b      	ldr	r3, [r3, #20]
 800e6e6:	4a5f      	ldr	r2, [pc, #380]	; (800e864 <ILI9341_Draw_Pixel+0x27c>)
 800e6e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e6ec:	6153      	str	r3, [r2, #20]
	_SPI_SendByte(0x2B, 0, 10);
 800e6ee:	220a      	movs	r2, #10
 800e6f0:	2100      	movs	r1, #0
 800e6f2:	202b      	movs	r0, #43	; 0x2b
 800e6f4:	f000 faf8 	bl	800ece8 <_SPI_SendByte>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800e6f8:	2300      	movs	r3, #0
 800e6fa:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e6fc:	e008      	b.n	800e710 <ILI9341_Draw_Pixel+0x128>
 800e6fe:	4b59      	ldr	r3, [pc, #356]	; (800e864 <ILI9341_Draw_Pixel+0x27c>)
 800e700:	695b      	ldr	r3, [r3, #20]
 800e702:	4a58      	ldr	r2, [pc, #352]	; (800e864 <ILI9341_Draw_Pixel+0x27c>)
 800e704:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e708:	6153      	str	r3, [r2, #20]
 800e70a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e70c:	3301      	adds	r3, #1
 800e70e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e710:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e712:	2b02      	cmp	r3, #2
 800e714:	ddf3      	ble.n	800e6fe <ILI9341_Draw_Pixel+0x116>
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800e716:	4b53      	ldr	r3, [pc, #332]	; (800e864 <ILI9341_Draw_Pixel+0x27c>)
 800e718:	695b      	ldr	r3, [r3, #20]
 800e71a:	4a52      	ldr	r2, [pc, #328]	; (800e864 <ILI9341_Draw_Pixel+0x27c>)
 800e71c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e720:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800e722:	4b50      	ldr	r3, [pc, #320]	; (800e864 <ILI9341_Draw_Pixel+0x27c>)
 800e724:	695b      	ldr	r3, [r3, #20]
 800e726:	4a4f      	ldr	r2, [pc, #316]	; (800e864 <ILI9341_Draw_Pixel+0x27c>)
 800e728:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e72c:	6153      	str	r3, [r2, #20]

	//YDATA
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800e72e:	4b4d      	ldr	r3, [pc, #308]	; (800e864 <ILI9341_Draw_Pixel+0x27c>)
 800e730:	695b      	ldr	r3, [r3, #20]
 800e732:	4a4c      	ldr	r2, [pc, #304]	; (800e864 <ILI9341_Draw_Pixel+0x27c>)
 800e734:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e738:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer1[4] = { y >> 8, y, (y + 1) >> 8, (y + 1) };
 800e73a:	88bb      	ldrh	r3, [r7, #4]
 800e73c:	0a1b      	lsrs	r3, r3, #8
 800e73e:	b29b      	uxth	r3, r3
 800e740:	b2db      	uxtb	r3, r3
 800e742:	743b      	strb	r3, [r7, #16]
 800e744:	88bb      	ldrh	r3, [r7, #4]
 800e746:	b2db      	uxtb	r3, r3
 800e748:	747b      	strb	r3, [r7, #17]
 800e74a:	88bb      	ldrh	r3, [r7, #4]
 800e74c:	3301      	adds	r3, #1
 800e74e:	121b      	asrs	r3, r3, #8
 800e750:	b2db      	uxtb	r3, r3
 800e752:	74bb      	strb	r3, [r7, #18]
 800e754:	88bb      	ldrh	r3, [r7, #4]
 800e756:	b2db      	uxtb	r3, r3
 800e758:	3301      	adds	r3, #1
 800e75a:	b2db      	uxtb	r3, r3
 800e75c:	74fb      	strb	r3, [r7, #19]
	_SPI_SendByteMultiByte(Temp_Buffer1, 4, 0, 10);
 800e75e:	f107 0010 	add.w	r0, r7, #16
 800e762:	230a      	movs	r3, #10
 800e764:	2200      	movs	r2, #0
 800e766:	2104      	movs	r1, #4
 800e768:	f000 faf0 	bl	800ed4c <_SPI_SendByteMultiByte>
	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer1, 4, 1 );
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800e76c:	2300      	movs	r3, #0
 800e76e:	62bb      	str	r3, [r7, #40]	; 0x28
 800e770:	e008      	b.n	800e784 <ILI9341_Draw_Pixel+0x19c>
 800e772:	4b3c      	ldr	r3, [pc, #240]	; (800e864 <ILI9341_Draw_Pixel+0x27c>)
 800e774:	695b      	ldr	r3, [r3, #20]
 800e776:	4a3b      	ldr	r2, [pc, #236]	; (800e864 <ILI9341_Draw_Pixel+0x27c>)
 800e778:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e77c:	6153      	str	r3, [r2, #20]
 800e77e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e780:	3301      	adds	r3, #1
 800e782:	62bb      	str	r3, [r7, #40]	; 0x28
 800e784:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e786:	2b02      	cmp	r3, #2
 800e788:	ddf3      	ble.n	800e772 <ILI9341_Draw_Pixel+0x18a>
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800e78a:	4b36      	ldr	r3, [pc, #216]	; (800e864 <ILI9341_Draw_Pixel+0x27c>)
 800e78c:	695b      	ldr	r3, [r3, #20]
 800e78e:	4a35      	ldr	r2, [pc, #212]	; (800e864 <ILI9341_Draw_Pixel+0x27c>)
 800e790:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e794:	6153      	str	r3, [r2, #20]

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 800e796:	4b33      	ldr	r3, [pc, #204]	; (800e864 <ILI9341_Draw_Pixel+0x27c>)
 800e798:	695b      	ldr	r3, [r3, #20]
 800e79a:	4a32      	ldr	r2, [pc, #200]	; (800e864 <ILI9341_Draw_Pixel+0x27c>)
 800e79c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e7a0:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800e7a2:	4b30      	ldr	r3, [pc, #192]	; (800e864 <ILI9341_Draw_Pixel+0x27c>)
 800e7a4:	695b      	ldr	r3, [r3, #20]
 800e7a6:	4a2f      	ldr	r2, [pc, #188]	; (800e864 <ILI9341_Draw_Pixel+0x27c>)
 800e7a8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e7ac:	6153      	str	r3, [r2, #20]
	_SPI_SendByte(0x2C, 0, 10);
 800e7ae:	220a      	movs	r2, #10
 800e7b0:	2100      	movs	r1, #0
 800e7b2:	202c      	movs	r0, #44	; 0x2c
 800e7b4:	f000 fa98 	bl	800ece8 <_SPI_SendByte>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800e7b8:	2300      	movs	r3, #0
 800e7ba:	627b      	str	r3, [r7, #36]	; 0x24
 800e7bc:	e008      	b.n	800e7d0 <ILI9341_Draw_Pixel+0x1e8>
 800e7be:	4b29      	ldr	r3, [pc, #164]	; (800e864 <ILI9341_Draw_Pixel+0x27c>)
 800e7c0:	695b      	ldr	r3, [r3, #20]
 800e7c2:	4a28      	ldr	r2, [pc, #160]	; (800e864 <ILI9341_Draw_Pixel+0x27c>)
 800e7c4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e7c8:	6153      	str	r3, [r2, #20]
 800e7ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e7cc:	3301      	adds	r3, #1
 800e7ce:	627b      	str	r3, [r7, #36]	; 0x24
 800e7d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e7d2:	2b02      	cmp	r3, #2
 800e7d4:	ddf3      	ble.n	800e7be <ILI9341_Draw_Pixel+0x1d6>
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800e7d6:	4b23      	ldr	r3, [pc, #140]	; (800e864 <ILI9341_Draw_Pixel+0x27c>)
 800e7d8:	695b      	ldr	r3, [r3, #20]
 800e7da:	4a22      	ldr	r2, [pc, #136]	; (800e864 <ILI9341_Draw_Pixel+0x27c>)
 800e7dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e7e0:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800e7e2:	4b20      	ldr	r3, [pc, #128]	; (800e864 <ILI9341_Draw_Pixel+0x27c>)
 800e7e4:	695b      	ldr	r3, [r3, #20]
 800e7e6:	4a1f      	ldr	r2, [pc, #124]	; (800e864 <ILI9341_Draw_Pixel+0x27c>)
 800e7e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e7ec:	6153      	str	r3, [r2, #20]

	//COLOUR
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800e7ee:	4b1d      	ldr	r3, [pc, #116]	; (800e864 <ILI9341_Draw_Pixel+0x27c>)
 800e7f0:	695b      	ldr	r3, [r3, #20]
 800e7f2:	4a1c      	ldr	r2, [pc, #112]	; (800e864 <ILI9341_Draw_Pixel+0x27c>)
 800e7f4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e7f8:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer2[2] = {colour>>8, colour};
 800e7fa:	887b      	ldrh	r3, [r7, #2]
 800e7fc:	0a1b      	lsrs	r3, r3, #8
 800e7fe:	b29b      	uxth	r3, r3
 800e800:	b2db      	uxtb	r3, r3
 800e802:	733b      	strb	r3, [r7, #12]
 800e804:	887b      	ldrh	r3, [r7, #2]
 800e806:	b2db      	uxtb	r3, r3
 800e808:	737b      	strb	r3, [r7, #13]
	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer2, 2, 1 );
	_SPI_SendByteMultiByte(Temp_Buffer2, 2, 0, 1);
 800e80a:	f107 000c 	add.w	r0, r7, #12
 800e80e:	2301      	movs	r3, #1
 800e810:	2200      	movs	r2, #0
 800e812:	2102      	movs	r1, #2
 800e814:	f000 fa9a 	bl	800ed4c <_SPI_SendByteMultiByte>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800e818:	2300      	movs	r3, #0
 800e81a:	623b      	str	r3, [r7, #32]
 800e81c:	e008      	b.n	800e830 <ILI9341_Draw_Pixel+0x248>
 800e81e:	4b11      	ldr	r3, [pc, #68]	; (800e864 <ILI9341_Draw_Pixel+0x27c>)
 800e820:	695b      	ldr	r3, [r3, #20]
 800e822:	4a10      	ldr	r2, [pc, #64]	; (800e864 <ILI9341_Draw_Pixel+0x27c>)
 800e824:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e828:	6153      	str	r3, [r2, #20]
 800e82a:	6a3b      	ldr	r3, [r7, #32]
 800e82c:	3301      	adds	r3, #1
 800e82e:	623b      	str	r3, [r7, #32]
 800e830:	6a3b      	ldr	r3, [r7, #32]
 800e832:	2b02      	cmp	r3, #2
 800e834:	ddf3      	ble.n	800e81e <ILI9341_Draw_Pixel+0x236>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800e836:	2300      	movs	r3, #0
 800e838:	61fb      	str	r3, [r7, #28]
 800e83a:	e008      	b.n	800e84e <ILI9341_Draw_Pixel+0x266>
 800e83c:	4b09      	ldr	r3, [pc, #36]	; (800e864 <ILI9341_Draw_Pixel+0x27c>)
 800e83e:	695b      	ldr	r3, [r3, #20]
 800e840:	4a08      	ldr	r2, [pc, #32]	; (800e864 <ILI9341_Draw_Pixel+0x27c>)
 800e842:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e846:	6153      	str	r3, [r2, #20]
 800e848:	69fb      	ldr	r3, [r7, #28]
 800e84a:	3301      	adds	r3, #1
 800e84c:	61fb      	str	r3, [r7, #28]
 800e84e:	69fb      	ldr	r3, [r7, #28]
 800e850:	2b02      	cmp	r3, #2
 800e852:	ddf3      	ble.n	800e83c <ILI9341_Draw_Pixel+0x254>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800e854:	2300      	movs	r3, #0
 800e856:	61bb      	str	r3, [r7, #24]
 800e858:	e00f      	b.n	800e87a <ILI9341_Draw_Pixel+0x292>
 800e85a:	bf00      	nop
 800e85c:	20000cb6 	.word	0x20000cb6
 800e860:	20000cb4 	.word	0x20000cb4
 800e864:	48000400 	.word	0x48000400
 800e868:	4b0b      	ldr	r3, [pc, #44]	; (800e898 <ILI9341_Draw_Pixel+0x2b0>)
 800e86a:	695b      	ldr	r3, [r3, #20]
 800e86c:	4a0a      	ldr	r2, [pc, #40]	; (800e898 <ILI9341_Draw_Pixel+0x2b0>)
 800e86e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e872:	6153      	str	r3, [r2, #20]
 800e874:	69bb      	ldr	r3, [r7, #24]
 800e876:	3301      	adds	r3, #1
 800e878:	61bb      	str	r3, [r7, #24]
 800e87a:	69bb      	ldr	r3, [r7, #24]
 800e87c:	2b02      	cmp	r3, #2
 800e87e:	ddf3      	ble.n	800e868 <ILI9341_Draw_Pixel+0x280>


	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800e880:	4b05      	ldr	r3, [pc, #20]	; (800e898 <ILI9341_Draw_Pixel+0x2b0>)
 800e882:	695b      	ldr	r3, [r3, #20]
 800e884:	4a04      	ldr	r2, [pc, #16]	; (800e898 <ILI9341_Draw_Pixel+0x2b0>)
 800e886:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e88a:	6153      	str	r3, [r2, #20]
 800e88c:	e000      	b.n	800e890 <ILI9341_Draw_Pixel+0x2a8>
	if((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 800e88e:	bf00      	nop


}
 800e890:	3738      	adds	r7, #56	; 0x38
 800e892:	46bd      	mov	sp, r7
 800e894:	bd80      	pop	{r7, pc}
 800e896:	bf00      	nop
 800e898:	48000400 	.word	0x48000400

0800e89c <ILI9341_Draw_Rectangle>:
 *
 *
 */

void ILI9341_Draw_Rectangle(uint16_t xpos, uint16_t ypos, uint16_t width, uint16_t height, uint16_t colour, CHUNK_Type chunk_type)
{
 800e89c:	b590      	push	{r4, r7, lr}
 800e89e:	b087      	sub	sp, #28
 800e8a0:	af02      	add	r7, sp, #8
 800e8a2:	4604      	mov	r4, r0
 800e8a4:	4608      	mov	r0, r1
 800e8a6:	4611      	mov	r1, r2
 800e8a8:	461a      	mov	r2, r3
 800e8aa:	4623      	mov	r3, r4
 800e8ac:	80fb      	strh	r3, [r7, #6]
 800e8ae:	4603      	mov	r3, r0
 800e8b0:	80bb      	strh	r3, [r7, #4]
 800e8b2:	460b      	mov	r3, r1
 800e8b4:	807b      	strh	r3, [r7, #2]
 800e8b6:	4613      	mov	r3, r2
 800e8b8:	803b      	strh	r3, [r7, #0]
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800e8ba:	4b41      	ldr	r3, [pc, #260]	; (800e9c0 <ILI9341_Draw_Rectangle+0x124>)
 800e8bc:	881b      	ldrh	r3, [r3, #0]
 800e8be:	b29b      	uxth	r3, r3
 800e8c0:	88fa      	ldrh	r2, [r7, #6]
 800e8c2:	429a      	cmp	r2, r3
 800e8c4:	d278      	bcs.n	800e9b8 <ILI9341_Draw_Rectangle+0x11c>
 800e8c6:	4b3f      	ldr	r3, [pc, #252]	; (800e9c4 <ILI9341_Draw_Rectangle+0x128>)
 800e8c8:	881b      	ldrh	r3, [r3, #0]
 800e8ca:	b29b      	uxth	r3, r3
 800e8cc:	88ba      	ldrh	r2, [r7, #4]
 800e8ce:	429a      	cmp	r2, r3
 800e8d0:	d272      	bcs.n	800e9b8 <ILI9341_Draw_Rectangle+0x11c>
	if((xpos+width-1)>=LCD_WIDTH)
 800e8d2:	88fa      	ldrh	r2, [r7, #6]
 800e8d4:	887b      	ldrh	r3, [r7, #2]
 800e8d6:	4413      	add	r3, r2
 800e8d8:	3b01      	subs	r3, #1
 800e8da:	4a39      	ldr	r2, [pc, #228]	; (800e9c0 <ILI9341_Draw_Rectangle+0x124>)
 800e8dc:	8812      	ldrh	r2, [r2, #0]
 800e8de:	b292      	uxth	r2, r2
 800e8e0:	4293      	cmp	r3, r2
 800e8e2:	db05      	blt.n	800e8f0 <ILI9341_Draw_Rectangle+0x54>
		{
			width=LCD_WIDTH-xpos;
 800e8e4:	4b36      	ldr	r3, [pc, #216]	; (800e9c0 <ILI9341_Draw_Rectangle+0x124>)
 800e8e6:	881b      	ldrh	r3, [r3, #0]
 800e8e8:	b29a      	uxth	r2, r3
 800e8ea:	88fb      	ldrh	r3, [r7, #6]
 800e8ec:	1ad3      	subs	r3, r2, r3
 800e8ee:	807b      	strh	r3, [r7, #2]
		}
	if((ypos+height-1)>=LCD_HEIGHT)
 800e8f0:	88ba      	ldrh	r2, [r7, #4]
 800e8f2:	883b      	ldrh	r3, [r7, #0]
 800e8f4:	4413      	add	r3, r2
 800e8f6:	3b01      	subs	r3, #1
 800e8f8:	4a32      	ldr	r2, [pc, #200]	; (800e9c4 <ILI9341_Draw_Rectangle+0x128>)
 800e8fa:	8812      	ldrh	r2, [r2, #0]
 800e8fc:	b292      	uxth	r2, r2
 800e8fe:	4293      	cmp	r3, r2
 800e900:	db05      	blt.n	800e90e <ILI9341_Draw_Rectangle+0x72>
		{
			height=LCD_HEIGHT-ypos;
 800e902:	4b30      	ldr	r3, [pc, #192]	; (800e9c4 <ILI9341_Draw_Rectangle+0x128>)
 800e904:	881b      	ldrh	r3, [r3, #0]
 800e906:	b29a      	uxth	r2, r3
 800e908:	88bb      	ldrh	r3, [r7, #4]
 800e90a:	1ad3      	subs	r3, r2, r3
 800e90c:	803b      	strh	r3, [r7, #0]
		}
	ILI9341_Set_Frame(	xpos,
						ypos,
						(xpos + width) - 1,
 800e90e:	88fa      	ldrh	r2, [r7, #6]
 800e910:	887b      	ldrh	r3, [r7, #2]
 800e912:	4413      	add	r3, r2
 800e914:	b29b      	uxth	r3, r3
	ILI9341_Set_Frame(	xpos,
 800e916:	3b01      	subs	r3, #1
 800e918:	b29c      	uxth	r4, r3
						(ypos + height) - 1);
 800e91a:	88ba      	ldrh	r2, [r7, #4]
 800e91c:	883b      	ldrh	r3, [r7, #0]
 800e91e:	4413      	add	r3, r2
 800e920:	b29b      	uxth	r3, r3
	ILI9341_Set_Frame(	xpos,
 800e922:	3b01      	subs	r3, #1
 800e924:	b29b      	uxth	r3, r3
 800e926:	88b9      	ldrh	r1, [r7, #4]
 800e928:	88f8      	ldrh	r0, [r7, #6]
 800e92a:	4622      	mov	r2, r4
 800e92c:	f7ff fde6 	bl	800e4fc <ILI9341_Set_Frame>
	// if odd numbered rect area is requested, we round down to nearest even number
	// to keep _LCD_Write_Frame() happy.

	// Note, truncated pixel will be needed at function end.

	uint16_t size = height*width;
 800e930:	883a      	ldrh	r2, [r7, #0]
 800e932:	887b      	ldrh	r3, [r7, #2]
 800e934:	fb12 f303 	smulbb	r3, r2, r3
 800e938:	81fb      	strh	r3, [r7, #14]
	uint8_t truncated = 0;
 800e93a:	2300      	movs	r3, #0
 800e93c:	737b      	strb	r3, [r7, #13]

	if((size & 1) && (size > 1))		// don't round down to zero!
 800e93e:	89fb      	ldrh	r3, [r7, #14]
 800e940:	f003 0301 	and.w	r3, r3, #1
 800e944:	2b00      	cmp	r3, #0
 800e946:	d009      	beq.n	800e95c <ILI9341_Draw_Rectangle+0xc0>
 800e948:	89fb      	ldrh	r3, [r7, #14]
 800e94a:	2b01      	cmp	r3, #1
 800e94c:	d906      	bls.n	800e95c <ILI9341_Draw_Rectangle+0xc0>
	{
		truncated = 1;
 800e94e:	2301      	movs	r3, #1
 800e950:	737b      	strb	r3, [r7, #13]
	 	size = ((size >> 1) * 2);
 800e952:	89fb      	ldrh	r3, [r7, #14]
 800e954:	085b      	lsrs	r3, r3, #1
 800e956:	b29b      	uxth	r3, r3
 800e958:	005b      	lsls	r3, r3, #1
 800e95a:	81fb      	strh	r3, [r7, #14]
	}

	_LCD_Write_Frame(	xpos,
 800e95c:	89fc      	ldrh	r4, [r7, #14]
 800e95e:	8c3a      	ldrh	r2, [r7, #32]
 800e960:	88b9      	ldrh	r1, [r7, #4]
 800e962:	88f8      	ldrh	r0, [r7, #6]
 800e964:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800e968:	9300      	str	r3, [sp, #0]
 800e96a:	4623      	mov	r3, r4
 800e96c:	f000 f8a8 	bl	800eac0 <_LCD_Write_Frame>
						colour,
						size,
						chunk_type);

	// add the truncated pixel now
	if(truncated)
 800e970:	7b7b      	ldrb	r3, [r7, #13]
 800e972:	2b00      	cmp	r3, #0
 800e974:	d021      	beq.n	800e9ba <ILI9341_Draw_Rectangle+0x11e>
	{
		ILI9341_Draw_Pixel(	(xpos + width) - 2,
 800e976:	88fa      	ldrh	r2, [r7, #6]
 800e978:	887b      	ldrh	r3, [r7, #2]
 800e97a:	4413      	add	r3, r2
 800e97c:	b29b      	uxth	r3, r3
 800e97e:	3b02      	subs	r3, #2
 800e980:	b298      	uxth	r0, r3
							(ypos + height) - 1,
 800e982:	88ba      	ldrh	r2, [r7, #4]
 800e984:	883b      	ldrh	r3, [r7, #0]
 800e986:	4413      	add	r3, r2
 800e988:	b29b      	uxth	r3, r3
		ILI9341_Draw_Pixel(	(xpos + width) - 2,
 800e98a:	3b01      	subs	r3, #1
 800e98c:	b29b      	uxth	r3, r3
 800e98e:	8c3a      	ldrh	r2, [r7, #32]
 800e990:	4619      	mov	r1, r3
 800e992:	f7ff fe29 	bl	800e5e8 <ILI9341_Draw_Pixel>
							colour);
		ILI9341_Draw_Pixel(	(xpos + width) - 1,
 800e996:	88fa      	ldrh	r2, [r7, #6]
 800e998:	887b      	ldrh	r3, [r7, #2]
 800e99a:	4413      	add	r3, r2
 800e99c:	b29b      	uxth	r3, r3
 800e99e:	3b01      	subs	r3, #1
 800e9a0:	b298      	uxth	r0, r3
							(ypos + height) - 1,
 800e9a2:	88ba      	ldrh	r2, [r7, #4]
 800e9a4:	883b      	ldrh	r3, [r7, #0]
 800e9a6:	4413      	add	r3, r2
 800e9a8:	b29b      	uxth	r3, r3
		ILI9341_Draw_Pixel(	(xpos + width) - 1,
 800e9aa:	3b01      	subs	r3, #1
 800e9ac:	b29b      	uxth	r3, r3
 800e9ae:	8c3a      	ldrh	r2, [r7, #32]
 800e9b0:	4619      	mov	r1, r3
 800e9b2:	f7ff fe19 	bl	800e5e8 <ILI9341_Draw_Pixel>
 800e9b6:	e000      	b.n	800e9ba <ILI9341_Draw_Rectangle+0x11e>
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800e9b8:	bf00      	nop
							colour);
	}
}
 800e9ba:	3714      	adds	r7, #20
 800e9bc:	46bd      	mov	sp, r7
 800e9be:	bd90      	pop	{r4, r7, pc}
 800e9c0:	20000cb6 	.word	0x20000cb6
 800e9c4:	20000cb4 	.word	0x20000cb4

0800e9c8 <ILI9341_Set_Rotation>:
 *
 * 	Set LCD orientation
 *
 */
void ILI9341_Set_Rotation(uint8_t rotation)
{
 800e9c8:	b580      	push	{r7, lr}
 800e9ca:	b084      	sub	sp, #16
 800e9cc:	af00      	add	r7, sp, #0
 800e9ce:	4603      	mov	r3, r0
 800e9d0:	71fb      	strb	r3, [r7, #7]

	uint8_t screen_rotation = rotation;
 800e9d2:	79fb      	ldrb	r3, [r7, #7]
 800e9d4:	73fb      	strb	r3, [r7, #15]

	_LCD_SendCommand(0x36);
 800e9d6:	2036      	movs	r0, #54	; 0x36
 800e9d8:	f000 f922 	bl	800ec20 <_LCD_SendCommand>
	//HAL_Delay(1);

	switch(screen_rotation)
 800e9dc:	7bfb      	ldrb	r3, [r7, #15]
 800e9de:	2b03      	cmp	r3, #3
 800e9e0:	d836      	bhi.n	800ea50 <ILI9341_Set_Rotation+0x88>
 800e9e2:	a201      	add	r2, pc, #4	; (adr r2, 800e9e8 <ILI9341_Set_Rotation+0x20>)
 800e9e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e9e8:	0800e9f9 	.word	0x0800e9f9
 800e9ec:	0800ea0f 	.word	0x0800ea0f
 800e9f0:	0800ea25 	.word	0x0800ea25
 800e9f4:	0800ea3b 	.word	0x0800ea3b
	{
		case SCREEN_VERTICAL_1:
			_LCD_SendData(0x40|0x08);
 800e9f8:	2048      	movs	r0, #72	; 0x48
 800e9fa:	f000 f943 	bl	800ec84 <_LCD_SendData>
			LCD_WIDTH = 240;
 800e9fe:	4b17      	ldr	r3, [pc, #92]	; (800ea5c <ILI9341_Set_Rotation+0x94>)
 800ea00:	22f0      	movs	r2, #240	; 0xf0
 800ea02:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 800ea04:	4b16      	ldr	r3, [pc, #88]	; (800ea60 <ILI9341_Set_Rotation+0x98>)
 800ea06:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800ea0a:	801a      	strh	r2, [r3, #0]
			break;
 800ea0c:	e021      	b.n	800ea52 <ILI9341_Set_Rotation+0x8a>
		case SCREEN_HORIZONTAL_1:
			_LCD_SendData(0x20|0x08);
 800ea0e:	2028      	movs	r0, #40	; 0x28
 800ea10:	f000 f938 	bl	800ec84 <_LCD_SendData>
			LCD_WIDTH  = 320;
 800ea14:	4b11      	ldr	r3, [pc, #68]	; (800ea5c <ILI9341_Set_Rotation+0x94>)
 800ea16:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800ea1a:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 800ea1c:	4b10      	ldr	r3, [pc, #64]	; (800ea60 <ILI9341_Set_Rotation+0x98>)
 800ea1e:	22f0      	movs	r2, #240	; 0xf0
 800ea20:	801a      	strh	r2, [r3, #0]
			break;
 800ea22:	e016      	b.n	800ea52 <ILI9341_Set_Rotation+0x8a>
		case SCREEN_VERTICAL_2:
			_LCD_SendData(0x80|0x08);
 800ea24:	2088      	movs	r0, #136	; 0x88
 800ea26:	f000 f92d 	bl	800ec84 <_LCD_SendData>
			LCD_WIDTH  = 240;
 800ea2a:	4b0c      	ldr	r3, [pc, #48]	; (800ea5c <ILI9341_Set_Rotation+0x94>)
 800ea2c:	22f0      	movs	r2, #240	; 0xf0
 800ea2e:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 800ea30:	4b0b      	ldr	r3, [pc, #44]	; (800ea60 <ILI9341_Set_Rotation+0x98>)
 800ea32:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800ea36:	801a      	strh	r2, [r3, #0]
			break;
 800ea38:	e00b      	b.n	800ea52 <ILI9341_Set_Rotation+0x8a>
		case SCREEN_HORIZONTAL_2:
			_LCD_SendData(0x40|0x80|0x20|0x08);
 800ea3a:	20e8      	movs	r0, #232	; 0xe8
 800ea3c:	f000 f922 	bl	800ec84 <_LCD_SendData>
			LCD_WIDTH  = 320;
 800ea40:	4b06      	ldr	r3, [pc, #24]	; (800ea5c <ILI9341_Set_Rotation+0x94>)
 800ea42:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800ea46:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 800ea48:	4b05      	ldr	r3, [pc, #20]	; (800ea60 <ILI9341_Set_Rotation+0x98>)
 800ea4a:	22f0      	movs	r2, #240	; 0xf0
 800ea4c:	801a      	strh	r2, [r3, #0]
			break;
 800ea4e:	e000      	b.n	800ea52 <ILI9341_Set_Rotation+0x8a>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 800ea50:	bf00      	nop
	}
}
 800ea52:	bf00      	nop
 800ea54:	3710      	adds	r7, #16
 800ea56:	46bd      	mov	sp, r7
 800ea58:	bd80      	pop	{r7, pc}
 800ea5a:	bf00      	nop
 800ea5c:	20000cb6 	.word	0x20000cb6
 800ea60:	20000cb4 	.word	0x20000cb4

0800ea64 <_LCD_Enable>:
 *
 * Enable LCD display
 *
 */
void _LCD_Enable()
{
 800ea64:	b480      	push	{r7}
 800ea66:	af00      	add	r7, sp, #0
	LCD_RST_PORT->ODR |= LCD_RST_PIN;
 800ea68:	4b05      	ldr	r3, [pc, #20]	; (800ea80 <_LCD_Enable+0x1c>)
 800ea6a:	695b      	ldr	r3, [r3, #20]
 800ea6c:	4a04      	ldr	r2, [pc, #16]	; (800ea80 <_LCD_Enable+0x1c>)
 800ea6e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800ea72:	6153      	str	r3, [r2, #20]
}
 800ea74:	bf00      	nop
 800ea76:	46bd      	mov	sp, r7
 800ea78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea7c:	4770      	bx	lr
 800ea7e:	bf00      	nop
 800ea80:	48000400 	.word	0x48000400

0800ea84 <_LCD_Reset>:
 *
 * 	Reset LCD
 *
 */
void _LCD_Reset()
{
 800ea84:	b580      	push	{r7, lr}
 800ea86:	af00      	add	r7, sp, #0
	LCD_RST_PORT->ODR &= ~(LCD_RST_PIN);
 800ea88:	4b0c      	ldr	r3, [pc, #48]	; (800eabc <_LCD_Reset+0x38>)
 800ea8a:	695b      	ldr	r3, [r3, #20]
 800ea8c:	4a0b      	ldr	r2, [pc, #44]	; (800eabc <_LCD_Reset+0x38>)
 800ea8e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800ea92:	6153      	str	r3, [r2, #20]
	HAL_Delay(200);
 800ea94:	20c8      	movs	r0, #200	; 0xc8
 800ea96:	f7f9 fa95 	bl	8007fc4 <HAL_Delay>
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800ea9a:	4b08      	ldr	r3, [pc, #32]	; (800eabc <_LCD_Reset+0x38>)
 800ea9c:	695b      	ldr	r3, [r3, #20]
 800ea9e:	4a07      	ldr	r2, [pc, #28]	; (800eabc <_LCD_Reset+0x38>)
 800eaa0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800eaa4:	6153      	str	r3, [r2, #20]
	HAL_Delay(200);
 800eaa6:	20c8      	movs	r0, #200	; 0xc8
 800eaa8:	f7f9 fa8c 	bl	8007fc4 <HAL_Delay>
	LCD_RST_PORT->ODR |= LCD_RST_PIN;
 800eaac:	4b03      	ldr	r3, [pc, #12]	; (800eabc <_LCD_Reset+0x38>)
 800eaae:	695b      	ldr	r3, [r3, #20]
 800eab0:	4a02      	ldr	r2, [pc, #8]	; (800eabc <_LCD_Reset+0x38>)
 800eab2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800eab6:	6153      	str	r3, [r2, #20]
}
 800eab8:	bf00      	nop
 800eaba:	bd80      	pop	{r7, pc}
 800eabc:	48000400 	.word	0x48000400

0800eac0 <_LCD_Write_Frame>:
 *
 *	entire data sent to this function is a CHUNK < BURST_MAX_SIZE
 *	each CHUNK is broken down into smaller BLOCKS
 */
void _LCD_Write_Frame(uint16_t chunk_xpos, uint16_t chunk_ypos, uint16_t colour, uint32_t chunk_size, CHUNK_Type chunk_type)
{
 800eac0:	b5b0      	push	{r4, r5, r7, lr}
 800eac2:	b08e      	sub	sp, #56	; 0x38
 800eac4:	af00      	add	r7, sp, #0
 800eac6:	607b      	str	r3, [r7, #4]
 800eac8:	4603      	mov	r3, r0
 800eaca:	81fb      	strh	r3, [r7, #14]
 800eacc:	460b      	mov	r3, r1
 800eace:	81bb      	strh	r3, [r7, #12]
 800ead0:	4613      	mov	r3, r2
 800ead2:	817b      	strh	r3, [r7, #10]
 800ead4:	466b      	mov	r3, sp
 800ead6:	461d      	mov	r5, r3

	uint32_t buffer_size = 0;
 800ead8:	2300      	movs	r3, #0
 800eada:	62fb      	str	r3, [r7, #44]	; 0x2c
	if((chunk_size*2) < BURST_MAX_SIZE)
 800eadc:	687b      	ldr	r3, [r7, #4]
 800eade:	005b      	lsls	r3, r3, #1
 800eae0:	4a4d      	ldr	r2, [pc, #308]	; (800ec18 <_LCD_Write_Frame+0x158>)
 800eae2:	8812      	ldrh	r2, [r2, #0]
 800eae4:	4293      	cmp	r3, r2
 800eae6:	d202      	bcs.n	800eaee <_LCD_Write_Frame+0x2e>
	{
		buffer_size = chunk_size;
 800eae8:	687b      	ldr	r3, [r7, #4]
 800eaea:	62fb      	str	r3, [r7, #44]	; 0x2c
 800eaec:	e002      	b.n	800eaf4 <_LCD_Write_Frame+0x34>
	}
	else
	{
		buffer_size = BURST_MAX_SIZE;
 800eaee:	4b4a      	ldr	r3, [pc, #296]	; (800ec18 <_LCD_Write_Frame+0x158>)
 800eaf0:	881b      	ldrh	r3, [r3, #0]
 800eaf2:	62fb      	str	r3, [r7, #44]	; 0x2c
	}

	unsigned char chifted = 	colour>>8;;
 800eaf4:	897b      	ldrh	r3, [r7, #10]
 800eaf6:	0a1b      	lsrs	r3, r3, #8
 800eaf8:	b29b      	uxth	r3, r3
 800eafa:	77fb      	strb	r3, [r7, #31]
	unsigned char burst_buffer[buffer_size];
 800eafc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800eafe:	4603      	mov	r3, r0
 800eb00:	3b01      	subs	r3, #1
 800eb02:	61bb      	str	r3, [r7, #24]
 800eb04:	4601      	mov	r1, r0
 800eb06:	f04f 0200 	mov.w	r2, #0
 800eb0a:	f04f 0300 	mov.w	r3, #0
 800eb0e:	f04f 0400 	mov.w	r4, #0
 800eb12:	00d4      	lsls	r4, r2, #3
 800eb14:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800eb18:	00cb      	lsls	r3, r1, #3
 800eb1a:	4601      	mov	r1, r0
 800eb1c:	f04f 0200 	mov.w	r2, #0
 800eb20:	f04f 0300 	mov.w	r3, #0
 800eb24:	f04f 0400 	mov.w	r4, #0
 800eb28:	00d4      	lsls	r4, r2, #3
 800eb2a:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800eb2e:	00cb      	lsls	r3, r1, #3
 800eb30:	1dc3      	adds	r3, r0, #7
 800eb32:	08db      	lsrs	r3, r3, #3
 800eb34:	00db      	lsls	r3, r3, #3
 800eb36:	ebad 0d03 	sub.w	sp, sp, r3
 800eb3a:	466b      	mov	r3, sp
 800eb3c:	3300      	adds	r3, #0
 800eb3e:	617b      	str	r3, [r7, #20]
	for(uint32_t j = 0; j < buffer_size; j+=2)
 800eb40:	2300      	movs	r3, #0
 800eb42:	633b      	str	r3, [r7, #48]	; 0x30
 800eb44:	e00d      	b.n	800eb62 <_LCD_Write_Frame+0xa2>
	{
			burst_buffer[j] = 	chifted;
 800eb46:	697a      	ldr	r2, [r7, #20]
 800eb48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb4a:	4413      	add	r3, r2
 800eb4c:	7ffa      	ldrb	r2, [r7, #31]
 800eb4e:	701a      	strb	r2, [r3, #0]
			burst_buffer[j+1] = colour;
 800eb50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb52:	3301      	adds	r3, #1
 800eb54:	897a      	ldrh	r2, [r7, #10]
 800eb56:	b2d1      	uxtb	r1, r2
 800eb58:	697a      	ldr	r2, [r7, #20]
 800eb5a:	54d1      	strb	r1, [r2, r3]
	for(uint32_t j = 0; j < buffer_size; j+=2)
 800eb5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb5e:	3302      	adds	r3, #2
 800eb60:	633b      	str	r3, [r7, #48]	; 0x30
 800eb62:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800eb64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eb66:	429a      	cmp	r2, r3
 800eb68:	d3ed      	bcc.n	800eb46 <_LCD_Write_Frame+0x86>
	}
	
	uint32_t Sending_size = chunk_size*2;
 800eb6a:	687b      	ldr	r3, [r7, #4]
 800eb6c:	005b      	lsls	r3, r3, #1
 800eb6e:	613b      	str	r3, [r7, #16]

	// make sure we don't divide by size=0
	uint32_t Sending_in_Block = 1;
 800eb70:	2301      	movs	r3, #1
 800eb72:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t Remainder_from_block = 0;
 800eb74:	2300      	movs	r3, #0
 800eb76:	62bb      	str	r3, [r7, #40]	; 0x28
	if(chunk_size > 0)
 800eb78:	687b      	ldr	r3, [r7, #4]
 800eb7a:	2b00      	cmp	r3, #0
 800eb7c:	d00d      	beq.n	800eb9a <_LCD_Write_Frame+0xda>
	{
			Sending_in_Block 		= Sending_size/buffer_size;
 800eb7e:	693a      	ldr	r2, [r7, #16]
 800eb80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eb82:	fbb2 f3f3 	udiv	r3, r2, r3
 800eb86:	637b      	str	r3, [r7, #52]	; 0x34
			Remainder_from_block 	= Sending_size%buffer_size;
 800eb88:	693b      	ldr	r3, [r7, #16]
 800eb8a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800eb8c:	fbb3 f2f2 	udiv	r2, r3, r2
 800eb90:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800eb92:	fb01 f202 	mul.w	r2, r1, r2
 800eb96:	1a9b      	subs	r3, r3, r2
 800eb98:	62bb      	str	r3, [r7, #40]	; 0x28
	}

	// send blocks
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800eb9a:	4b20      	ldr	r3, [pc, #128]	; (800ec1c <_LCD_Write_Frame+0x15c>)
 800eb9c:	695b      	ldr	r3, [r3, #20]
 800eb9e:	4a1f      	ldr	r2, [pc, #124]	; (800ec1c <_LCD_Write_Frame+0x15c>)
 800eba0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800eba4:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800eba6:	4b1d      	ldr	r3, [pc, #116]	; (800ec1c <_LCD_Write_Frame+0x15c>)
 800eba8:	695b      	ldr	r3, [r3, #20]
 800ebaa:	4a1c      	ldr	r2, [pc, #112]	; (800ec1c <_LCD_Write_Frame+0x15c>)
 800ebac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ebb0:	6153      	str	r3, [r2, #20]
//TODO
	if(Sending_in_Block != 0)
 800ebb2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ebb4:	2b00      	cmp	r3, #0
 800ebb6:	d00f      	beq.n	800ebd8 <_LCD_Write_Frame+0x118>
	{
		for(uint32_t j = 0; j < (Sending_in_Block); j++)
 800ebb8:	2300      	movs	r3, #0
 800ebba:	627b      	str	r3, [r7, #36]	; 0x24
 800ebbc:	e008      	b.n	800ebd0 <_LCD_Write_Frame+0x110>
		{
			_SPI_SendByteMultiByte(burst_buffer, buffer_size, 0, 10);
 800ebbe:	6978      	ldr	r0, [r7, #20]
 800ebc0:	230a      	movs	r3, #10
 800ebc2:	2200      	movs	r2, #0
 800ebc4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ebc6:	f000 f8c1 	bl	800ed4c <_SPI_SendByteMultiByte>
		for(uint32_t j = 0; j < (Sending_in_Block); j++)
 800ebca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ebcc:	3301      	adds	r3, #1
 800ebce:	627b      	str	r3, [r7, #36]	; 0x24
 800ebd0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ebd2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ebd4:	429a      	cmp	r2, r3
 800ebd6:	d3f2      	bcc.n	800ebbe <_LCD_Write_Frame+0xfe>
		}
	}

	_SPI_SendByteMultiByte(burst_buffer, Remainder_from_block, 0, 10);
 800ebd8:	6978      	ldr	r0, [r7, #20]
 800ebda:	230a      	movs	r3, #10
 800ebdc:	2200      	movs	r2, #0
 800ebde:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ebe0:	f000 f8b4 	bl	800ed4c <_SPI_SendByteMultiByte>


	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800ebe4:	2300      	movs	r3, #0
 800ebe6:	623b      	str	r3, [r7, #32]
 800ebe8:	e008      	b.n	800ebfc <_LCD_Write_Frame+0x13c>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800ebea:	4b0c      	ldr	r3, [pc, #48]	; (800ec1c <_LCD_Write_Frame+0x15c>)
 800ebec:	695b      	ldr	r3, [r3, #20]
 800ebee:	4a0b      	ldr	r2, [pc, #44]	; (800ec1c <_LCD_Write_Frame+0x15c>)
 800ebf0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ebf4:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800ebf6:	6a3b      	ldr	r3, [r7, #32]
 800ebf8:	3301      	adds	r3, #1
 800ebfa:	623b      	str	r3, [r7, #32]
 800ebfc:	6a3b      	ldr	r3, [r7, #32]
 800ebfe:	2b02      	cmp	r3, #2
 800ec00:	ddf3      	ble.n	800ebea <_LCD_Write_Frame+0x12a>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800ec02:	4b06      	ldr	r3, [pc, #24]	; (800ec1c <_LCD_Write_Frame+0x15c>)
 800ec04:	695b      	ldr	r3, [r3, #20]
 800ec06:	4a05      	ldr	r2, [pc, #20]	; (800ec1c <_LCD_Write_Frame+0x15c>)
 800ec08:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ec0c:	6153      	str	r3, [r2, #20]
 800ec0e:	46ad      	mov	sp, r5

}
 800ec10:	bf00      	nop
 800ec12:	3738      	adds	r7, #56	; 0x38
 800ec14:	46bd      	mov	sp, r7
 800ec16:	bdb0      	pop	{r4, r5, r7, pc}
 800ec18:	20000cb8 	.word	0x20000cb8
 800ec1c:	48000400 	.word	0x48000400

0800ec20 <_LCD_SendCommand>:
 *
 * 	Send command to LCD
 *
 */
void _LCD_SendCommand(uint8_t command)
{
 800ec20:	b580      	push	{r7, lr}
 800ec22:	b084      	sub	sp, #16
 800ec24:	af00      	add	r7, sp, #0
 800ec26:	4603      	mov	r3, r0
 800ec28:	71fb      	strb	r3, [r7, #7]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800ec2a:	4b15      	ldr	r3, [pc, #84]	; (800ec80 <_LCD_SendCommand+0x60>)
 800ec2c:	695b      	ldr	r3, [r3, #20]
 800ec2e:	4a14      	ldr	r2, [pc, #80]	; (800ec80 <_LCD_SendCommand+0x60>)
 800ec30:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ec34:	6153      	str	r3, [r2, #20]
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 800ec36:	4b12      	ldr	r3, [pc, #72]	; (800ec80 <_LCD_SendCommand+0x60>)
 800ec38:	695b      	ldr	r3, [r3, #20]
 800ec3a:	4a11      	ldr	r2, [pc, #68]	; (800ec80 <_LCD_SendCommand+0x60>)
 800ec3c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ec40:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(command, 0 , 0);
 800ec42:	79fb      	ldrb	r3, [r7, #7]
 800ec44:	2200      	movs	r2, #0
 800ec46:	2100      	movs	r1, #0
 800ec48:	4618      	mov	r0, r3
 800ec4a:	f000 f84d 	bl	800ece8 <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800ec4e:	2300      	movs	r3, #0
 800ec50:	60fb      	str	r3, [r7, #12]
 800ec52:	e008      	b.n	800ec66 <_LCD_SendCommand+0x46>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800ec54:	4b0a      	ldr	r3, [pc, #40]	; (800ec80 <_LCD_SendCommand+0x60>)
 800ec56:	695b      	ldr	r3, [r3, #20]
 800ec58:	4a09      	ldr	r2, [pc, #36]	; (800ec80 <_LCD_SendCommand+0x60>)
 800ec5a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ec5e:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800ec60:	68fb      	ldr	r3, [r7, #12]
 800ec62:	3301      	adds	r3, #1
 800ec64:	60fb      	str	r3, [r7, #12]
 800ec66:	68fb      	ldr	r3, [r7, #12]
 800ec68:	2b02      	cmp	r3, #2
 800ec6a:	ddf3      	ble.n	800ec54 <_LCD_SendCommand+0x34>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800ec6c:	4b04      	ldr	r3, [pc, #16]	; (800ec80 <_LCD_SendCommand+0x60>)
 800ec6e:	695b      	ldr	r3, [r3, #20]
 800ec70:	4a03      	ldr	r2, [pc, #12]	; (800ec80 <_LCD_SendCommand+0x60>)
 800ec72:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ec76:	6153      	str	r3, [r2, #20]
}
 800ec78:	bf00      	nop
 800ec7a:	3710      	adds	r7, #16
 800ec7c:	46bd      	mov	sp, r7
 800ec7e:	bd80      	pop	{r7, pc}
 800ec80:	48000400 	.word	0x48000400

0800ec84 <_LCD_SendData>:
 *
 * 	Send Data to LCD
 *
 */
void _LCD_SendData(uint8_t data)
{
 800ec84:	b580      	push	{r7, lr}
 800ec86:	b084      	sub	sp, #16
 800ec88:	af00      	add	r7, sp, #0
 800ec8a:	4603      	mov	r3, r0
 800ec8c:	71fb      	strb	r3, [r7, #7]
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800ec8e:	4b15      	ldr	r3, [pc, #84]	; (800ece4 <_LCD_SendData+0x60>)
 800ec90:	695b      	ldr	r3, [r3, #20]
 800ec92:	4a14      	ldr	r2, [pc, #80]	; (800ece4 <_LCD_SendData+0x60>)
 800ec94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ec98:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800ec9a:	4b12      	ldr	r3, [pc, #72]	; (800ece4 <_LCD_SendData+0x60>)
 800ec9c:	695b      	ldr	r3, [r3, #20]
 800ec9e:	4a11      	ldr	r2, [pc, #68]	; (800ece4 <_LCD_SendData+0x60>)
 800eca0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800eca4:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(data, 0 , 0);
 800eca6:	79fb      	ldrb	r3, [r7, #7]
 800eca8:	2200      	movs	r2, #0
 800ecaa:	2100      	movs	r1, #0
 800ecac:	4618      	mov	r0, r3
 800ecae:	f000 f81b 	bl	800ece8 <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800ecb2:	2300      	movs	r3, #0
 800ecb4:	60fb      	str	r3, [r7, #12]
 800ecb6:	e008      	b.n	800ecca <_LCD_SendData+0x46>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800ecb8:	4b0a      	ldr	r3, [pc, #40]	; (800ece4 <_LCD_SendData+0x60>)
 800ecba:	695b      	ldr	r3, [r3, #20]
 800ecbc:	4a09      	ldr	r2, [pc, #36]	; (800ece4 <_LCD_SendData+0x60>)
 800ecbe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ecc2:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800ecc4:	68fb      	ldr	r3, [r7, #12]
 800ecc6:	3301      	adds	r3, #1
 800ecc8:	60fb      	str	r3, [r7, #12]
 800ecca:	68fb      	ldr	r3, [r7, #12]
 800eccc:	2b02      	cmp	r3, #2
 800ecce:	ddf3      	ble.n	800ecb8 <_LCD_SendData+0x34>

	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800ecd0:	4b04      	ldr	r3, [pc, #16]	; (800ece4 <_LCD_SendData+0x60>)
 800ecd2:	695b      	ldr	r3, [r3, #20]
 800ecd4:	4a03      	ldr	r2, [pc, #12]	; (800ece4 <_LCD_SendData+0x60>)
 800ecd6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ecda:	6153      	str	r3, [r2, #20]
}
 800ecdc:	bf00      	nop
 800ecde:	3710      	adds	r7, #16
 800ece0:	46bd      	mov	sp, r7
 800ece2:	bd80      	pop	{r7, pc}
 800ece4:	48000400 	.word	0x48000400

0800ece8 <_SPI_SendByte>:
 *
 * 	Send single byte over SPI using HAL or (optimised) direct-to-register
 *
 */
void _SPI_SendByte(unsigned char data_buffer, uint8_t pre_frame_delay, uint8_t post_frame_delay)
{
 800ece8:	b480      	push	{r7}
 800ecea:	b085      	sub	sp, #20
 800ecec:	af00      	add	r7, sp, #0
 800ecee:	4603      	mov	r3, r0
 800ecf0:	71fb      	strb	r3, [r7, #7]
 800ecf2:	460b      	mov	r3, r1
 800ecf4:	71bb      	strb	r3, [r7, #6]
 800ecf6:	4613      	mov	r3, r2
 800ecf8:	717b      	strb	r3, [r7, #5]
#endif

#ifdef USE_BARE_SPI

    // pre frame delay
   	for(int d = 0; d < pre_frame_delay ; d++)
 800ecfa:	2300      	movs	r3, #0
 800ecfc:	60fb      	str	r3, [r7, #12]
 800ecfe:	e003      	b.n	800ed08 <_SPI_SendByte+0x20>
   		asm("nop");
 800ed00:	bf00      	nop
   	for(int d = 0; d < pre_frame_delay ; d++)
 800ed02:	68fb      	ldr	r3, [r7, #12]
 800ed04:	3301      	adds	r3, #1
 800ed06:	60fb      	str	r3, [r7, #12]
 800ed08:	79bb      	ldrb	r3, [r7, #6]
 800ed0a:	68fa      	ldr	r2, [r7, #12]
 800ed0c:	429a      	cmp	r2, r3
 800ed0e:	dbf7      	blt.n	800ed00 <_SPI_SendByte+0x18>

	// check transmit buffer empty
	if((SPI_PERIPH->SR & SPI_SR_TXE) == SPI_SR_TXE)
 800ed10:	4b0c      	ldr	r3, [pc, #48]	; (800ed44 <_SPI_SendByte+0x5c>)
 800ed12:	689b      	ldr	r3, [r3, #8]
 800ed14:	f003 0302 	and.w	r3, r3, #2
 800ed18:	2b02      	cmp	r3, #2
 800ed1a:	d102      	bne.n	800ed22 <_SPI_SendByte+0x3a>
	{
		*(volatile uint8_t *)&SPI_PERIPH->DR = data_buffer;
 800ed1c:	4a0a      	ldr	r2, [pc, #40]	; (800ed48 <_SPI_SendByte+0x60>)
 800ed1e:	79fb      	ldrb	r3, [r7, #7]
 800ed20:	7013      	strb	r3, [r2, #0]
	}

    // post frame delay
   	for(int d = 0; d < post_frame_delay ; d++)
 800ed22:	2300      	movs	r3, #0
 800ed24:	60bb      	str	r3, [r7, #8]
 800ed26:	e003      	b.n	800ed30 <_SPI_SendByte+0x48>
   		asm("nop");
 800ed28:	bf00      	nop
   	for(int d = 0; d < post_frame_delay ; d++)
 800ed2a:	68bb      	ldr	r3, [r7, #8]
 800ed2c:	3301      	adds	r3, #1
 800ed2e:	60bb      	str	r3, [r7, #8]
 800ed30:	797b      	ldrb	r3, [r7, #5]
 800ed32:	68ba      	ldr	r2, [r7, #8]
 800ed34:	429a      	cmp	r2, r3
 800ed36:	dbf7      	blt.n	800ed28 <_SPI_SendByte+0x40>

#endif

}
 800ed38:	bf00      	nop
 800ed3a:	3714      	adds	r7, #20
 800ed3c:	46bd      	mov	sp, r7
 800ed3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed42:	4770      	bx	lr
 800ed44:	40003c00 	.word	0x40003c00
 800ed48:	40003c0c 	.word	0x40003c0c

0800ed4c <_SPI_SendByteMultiByte>:
 *
 * 	Send multiple bytes over SPI using HAL or (optimised) direct-to-register
 *
 */
void _SPI_SendByteMultiByte(unsigned char *data_buffer, uint32_t buffer_size, uint8_t pre_frame_delay, uint8_t post_frame_delay)
{
 800ed4c:	b480      	push	{r7}
 800ed4e:	b089      	sub	sp, #36	; 0x24
 800ed50:	af00      	add	r7, sp, #0
 800ed52:	60f8      	str	r0, [r7, #12]
 800ed54:	60b9      	str	r1, [r7, #8]
 800ed56:	4611      	mov	r1, r2
 800ed58:	461a      	mov	r2, r3
 800ed5a:	460b      	mov	r3, r1
 800ed5c:	71fb      	strb	r3, [r7, #7]
 800ed5e:	4613      	mov	r3, r2
 800ed60:	71bb      	strb	r3, [r7, #6]
#endif

#ifdef USE_BARE_SPI

    // pre frame delay
   	for(int d = 0; d < pre_frame_delay ; d++)
 800ed62:	2300      	movs	r3, #0
 800ed64:	61fb      	str	r3, [r7, #28]
 800ed66:	e003      	b.n	800ed70 <_SPI_SendByteMultiByte+0x24>
   		asm("nop");
 800ed68:	bf00      	nop
   	for(int d = 0; d < pre_frame_delay ; d++)
 800ed6a:	69fb      	ldr	r3, [r7, #28]
 800ed6c:	3301      	adds	r3, #1
 800ed6e:	61fb      	str	r3, [r7, #28]
 800ed70:	79fb      	ldrb	r3, [r7, #7]
 800ed72:	69fa      	ldr	r2, [r7, #28]
 800ed74:	429a      	cmp	r2, r3
 800ed76:	dbf7      	blt.n	800ed68 <_SPI_SendByteMultiByte+0x1c>

	uint8_t *p_data_buffer = (uint8_t *)data_buffer;
 800ed78:	68fb      	ldr	r3, [r7, #12]
 800ed7a:	61bb      	str	r3, [r7, #24]
	//volatile uint16_t TxXferCount = (uint16_t)buffer_size;

	while (buffer_size > 0U)
 800ed7c:	e01d      	b.n	800edba <_SPI_SendByteMultiByte+0x6e>
	{
		// check transmit buffer empty
		if ((SPI_PERIPH->SR & SPI_SR_TXE) == SPI_SR_TXE)
 800ed7e:	4b1c      	ldr	r3, [pc, #112]	; (800edf0 <_SPI_SendByteMultiByte+0xa4>)
 800ed80:	689b      	ldr	r3, [r3, #8]
 800ed82:	f003 0302 	and.w	r3, r3, #2
 800ed86:	2b02      	cmp	r3, #2
 800ed88:	d117      	bne.n	800edba <_SPI_SendByteMultiByte+0x6e>
		{
			if (buffer_size > 1U)
 800ed8a:	68bb      	ldr	r3, [r7, #8]
 800ed8c:	2b01      	cmp	r3, #1
 800ed8e:	d90a      	bls.n	800eda6 <_SPI_SendByteMultiByte+0x5a>
			{
				// write on the data register in packing mode
				SPI_PERIPH->DR = *((uint16_t *)p_data_buffer);
 800ed90:	69bb      	ldr	r3, [r7, #24]
 800ed92:	881a      	ldrh	r2, [r3, #0]
 800ed94:	4b16      	ldr	r3, [pc, #88]	; (800edf0 <_SPI_SendByteMultiByte+0xa4>)
 800ed96:	60da      	str	r2, [r3, #12]
				p_data_buffer += sizeof(uint16_t);
 800ed98:	69bb      	ldr	r3, [r7, #24]
 800ed9a:	3302      	adds	r3, #2
 800ed9c:	61bb      	str	r3, [r7, #24]
				buffer_size -= 2U;
 800ed9e:	68bb      	ldr	r3, [r7, #8]
 800eda0:	3b02      	subs	r3, #2
 800eda2:	60bb      	str	r3, [r7, #8]
 800eda4:	e009      	b.n	800edba <_SPI_SendByteMultiByte+0x6e>
			}
			else
			{
				*((volatile uint8_t *)&SPI_PERIPH->DR) = (*p_data_buffer);
 800eda6:	4a13      	ldr	r2, [pc, #76]	; (800edf4 <_SPI_SendByteMultiByte+0xa8>)
 800eda8:	69bb      	ldr	r3, [r7, #24]
 800edaa:	781b      	ldrb	r3, [r3, #0]
 800edac:	7013      	strb	r3, [r2, #0]
				p_data_buffer++;
 800edae:	69bb      	ldr	r3, [r7, #24]
 800edb0:	3301      	adds	r3, #1
 800edb2:	61bb      	str	r3, [r7, #24]
				buffer_size--;
 800edb4:	68bb      	ldr	r3, [r7, #8]
 800edb6:	3b01      	subs	r3, #1
 800edb8:	60bb      	str	r3, [r7, #8]
	while (buffer_size > 0U)
 800edba:	68bb      	ldr	r3, [r7, #8]
 800edbc:	2b00      	cmp	r3, #0
 800edbe:	d1de      	bne.n	800ed7e <_SPI_SendByteMultiByte+0x32>
			}
		}
	}

	// clear SPI overrun flag
	SPI_PERIPH->SR &= ~(SPI_SR_OVR);
 800edc0:	4b0b      	ldr	r3, [pc, #44]	; (800edf0 <_SPI_SendByteMultiByte+0xa4>)
 800edc2:	689b      	ldr	r3, [r3, #8]
 800edc4:	4a0a      	ldr	r2, [pc, #40]	; (800edf0 <_SPI_SendByteMultiByte+0xa4>)
 800edc6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800edca:	6093      	str	r3, [r2, #8]

    // post frame delay
   	for(int d = 0; d < post_frame_delay ; d++)
 800edcc:	2300      	movs	r3, #0
 800edce:	617b      	str	r3, [r7, #20]
 800edd0:	e003      	b.n	800edda <_SPI_SendByteMultiByte+0x8e>
   		asm("nop");
 800edd2:	bf00      	nop
   	for(int d = 0; d < post_frame_delay ; d++)
 800edd4:	697b      	ldr	r3, [r7, #20]
 800edd6:	3301      	adds	r3, #1
 800edd8:	617b      	str	r3, [r7, #20]
 800edda:	79bb      	ldrb	r3, [r7, #6]
 800eddc:	697a      	ldr	r2, [r7, #20]
 800edde:	429a      	cmp	r2, r3
 800ede0:	dbf7      	blt.n	800edd2 <_SPI_SendByteMultiByte+0x86>

#endif

}
 800ede2:	bf00      	nop
 800ede4:	3724      	adds	r7, #36	; 0x24
 800ede6:	46bd      	mov	sp, r7
 800ede8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edec:	4770      	bx	lr
 800edee:	bf00      	nop
 800edf0:	40003c00 	.word	0x40003c00
 800edf4:	40003c0c 	.word	0x40003c0c

0800edf8 <__errno>:
 800edf8:	4b01      	ldr	r3, [pc, #4]	; (800ee00 <__errno+0x8>)
 800edfa:	6818      	ldr	r0, [r3, #0]
 800edfc:	4770      	bx	lr
 800edfe:	bf00      	nop
 800ee00:	20001cac 	.word	0x20001cac

0800ee04 <__libc_init_array>:
 800ee04:	b570      	push	{r4, r5, r6, lr}
 800ee06:	4e0d      	ldr	r6, [pc, #52]	; (800ee3c <__libc_init_array+0x38>)
 800ee08:	4c0d      	ldr	r4, [pc, #52]	; (800ee40 <__libc_init_array+0x3c>)
 800ee0a:	1ba4      	subs	r4, r4, r6
 800ee0c:	10a4      	asrs	r4, r4, #2
 800ee0e:	2500      	movs	r5, #0
 800ee10:	42a5      	cmp	r5, r4
 800ee12:	d109      	bne.n	800ee28 <__libc_init_array+0x24>
 800ee14:	4e0b      	ldr	r6, [pc, #44]	; (800ee44 <__libc_init_array+0x40>)
 800ee16:	4c0c      	ldr	r4, [pc, #48]	; (800ee48 <__libc_init_array+0x44>)
 800ee18:	f003 ff48 	bl	8012cac <_init>
 800ee1c:	1ba4      	subs	r4, r4, r6
 800ee1e:	10a4      	asrs	r4, r4, #2
 800ee20:	2500      	movs	r5, #0
 800ee22:	42a5      	cmp	r5, r4
 800ee24:	d105      	bne.n	800ee32 <__libc_init_array+0x2e>
 800ee26:	bd70      	pop	{r4, r5, r6, pc}
 800ee28:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800ee2c:	4798      	blx	r3
 800ee2e:	3501      	adds	r5, #1
 800ee30:	e7ee      	b.n	800ee10 <__libc_init_array+0xc>
 800ee32:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800ee36:	4798      	blx	r3
 800ee38:	3501      	adds	r5, #1
 800ee3a:	e7f2      	b.n	800ee22 <__libc_init_array+0x1e>
 800ee3c:	08014160 	.word	0x08014160
 800ee40:	08014160 	.word	0x08014160
 800ee44:	08014160 	.word	0x08014160
 800ee48:	08014164 	.word	0x08014164

0800ee4c <memset>:
 800ee4c:	4402      	add	r2, r0
 800ee4e:	4603      	mov	r3, r0
 800ee50:	4293      	cmp	r3, r2
 800ee52:	d100      	bne.n	800ee56 <memset+0xa>
 800ee54:	4770      	bx	lr
 800ee56:	f803 1b01 	strb.w	r1, [r3], #1
 800ee5a:	e7f9      	b.n	800ee50 <memset+0x4>

0800ee5c <__cvt>:
 800ee5c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ee60:	ec55 4b10 	vmov	r4, r5, d0
 800ee64:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800ee66:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800ee6a:	2d00      	cmp	r5, #0
 800ee6c:	460e      	mov	r6, r1
 800ee6e:	4691      	mov	r9, r2
 800ee70:	4619      	mov	r1, r3
 800ee72:	bfb8      	it	lt
 800ee74:	4622      	movlt	r2, r4
 800ee76:	462b      	mov	r3, r5
 800ee78:	f027 0720 	bic.w	r7, r7, #32
 800ee7c:	bfbb      	ittet	lt
 800ee7e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800ee82:	461d      	movlt	r5, r3
 800ee84:	2300      	movge	r3, #0
 800ee86:	232d      	movlt	r3, #45	; 0x2d
 800ee88:	bfb8      	it	lt
 800ee8a:	4614      	movlt	r4, r2
 800ee8c:	2f46      	cmp	r7, #70	; 0x46
 800ee8e:	700b      	strb	r3, [r1, #0]
 800ee90:	d004      	beq.n	800ee9c <__cvt+0x40>
 800ee92:	2f45      	cmp	r7, #69	; 0x45
 800ee94:	d100      	bne.n	800ee98 <__cvt+0x3c>
 800ee96:	3601      	adds	r6, #1
 800ee98:	2102      	movs	r1, #2
 800ee9a:	e000      	b.n	800ee9e <__cvt+0x42>
 800ee9c:	2103      	movs	r1, #3
 800ee9e:	ab03      	add	r3, sp, #12
 800eea0:	9301      	str	r3, [sp, #4]
 800eea2:	ab02      	add	r3, sp, #8
 800eea4:	9300      	str	r3, [sp, #0]
 800eea6:	4632      	mov	r2, r6
 800eea8:	4653      	mov	r3, sl
 800eeaa:	ec45 4b10 	vmov	d0, r4, r5
 800eeae:	f000 fe27 	bl	800fb00 <_dtoa_r>
 800eeb2:	2f47      	cmp	r7, #71	; 0x47
 800eeb4:	4680      	mov	r8, r0
 800eeb6:	d102      	bne.n	800eebe <__cvt+0x62>
 800eeb8:	f019 0f01 	tst.w	r9, #1
 800eebc:	d026      	beq.n	800ef0c <__cvt+0xb0>
 800eebe:	2f46      	cmp	r7, #70	; 0x46
 800eec0:	eb08 0906 	add.w	r9, r8, r6
 800eec4:	d111      	bne.n	800eeea <__cvt+0x8e>
 800eec6:	f898 3000 	ldrb.w	r3, [r8]
 800eeca:	2b30      	cmp	r3, #48	; 0x30
 800eecc:	d10a      	bne.n	800eee4 <__cvt+0x88>
 800eece:	2200      	movs	r2, #0
 800eed0:	2300      	movs	r3, #0
 800eed2:	4620      	mov	r0, r4
 800eed4:	4629      	mov	r1, r5
 800eed6:	f7f1 fe1f 	bl	8000b18 <__aeabi_dcmpeq>
 800eeda:	b918      	cbnz	r0, 800eee4 <__cvt+0x88>
 800eedc:	f1c6 0601 	rsb	r6, r6, #1
 800eee0:	f8ca 6000 	str.w	r6, [sl]
 800eee4:	f8da 3000 	ldr.w	r3, [sl]
 800eee8:	4499      	add	r9, r3
 800eeea:	2200      	movs	r2, #0
 800eeec:	2300      	movs	r3, #0
 800eeee:	4620      	mov	r0, r4
 800eef0:	4629      	mov	r1, r5
 800eef2:	f7f1 fe11 	bl	8000b18 <__aeabi_dcmpeq>
 800eef6:	b938      	cbnz	r0, 800ef08 <__cvt+0xac>
 800eef8:	2230      	movs	r2, #48	; 0x30
 800eefa:	9b03      	ldr	r3, [sp, #12]
 800eefc:	454b      	cmp	r3, r9
 800eefe:	d205      	bcs.n	800ef0c <__cvt+0xb0>
 800ef00:	1c59      	adds	r1, r3, #1
 800ef02:	9103      	str	r1, [sp, #12]
 800ef04:	701a      	strb	r2, [r3, #0]
 800ef06:	e7f8      	b.n	800eefa <__cvt+0x9e>
 800ef08:	f8cd 900c 	str.w	r9, [sp, #12]
 800ef0c:	9b03      	ldr	r3, [sp, #12]
 800ef0e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ef10:	eba3 0308 	sub.w	r3, r3, r8
 800ef14:	4640      	mov	r0, r8
 800ef16:	6013      	str	r3, [r2, #0]
 800ef18:	b004      	add	sp, #16
 800ef1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800ef1e <__exponent>:
 800ef1e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ef20:	2900      	cmp	r1, #0
 800ef22:	4604      	mov	r4, r0
 800ef24:	bfba      	itte	lt
 800ef26:	4249      	neglt	r1, r1
 800ef28:	232d      	movlt	r3, #45	; 0x2d
 800ef2a:	232b      	movge	r3, #43	; 0x2b
 800ef2c:	2909      	cmp	r1, #9
 800ef2e:	f804 2b02 	strb.w	r2, [r4], #2
 800ef32:	7043      	strb	r3, [r0, #1]
 800ef34:	dd20      	ble.n	800ef78 <__exponent+0x5a>
 800ef36:	f10d 0307 	add.w	r3, sp, #7
 800ef3a:	461f      	mov	r7, r3
 800ef3c:	260a      	movs	r6, #10
 800ef3e:	fb91 f5f6 	sdiv	r5, r1, r6
 800ef42:	fb06 1115 	mls	r1, r6, r5, r1
 800ef46:	3130      	adds	r1, #48	; 0x30
 800ef48:	2d09      	cmp	r5, #9
 800ef4a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800ef4e:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 800ef52:	4629      	mov	r1, r5
 800ef54:	dc09      	bgt.n	800ef6a <__exponent+0x4c>
 800ef56:	3130      	adds	r1, #48	; 0x30
 800ef58:	3b02      	subs	r3, #2
 800ef5a:	f802 1c01 	strb.w	r1, [r2, #-1]
 800ef5e:	42bb      	cmp	r3, r7
 800ef60:	4622      	mov	r2, r4
 800ef62:	d304      	bcc.n	800ef6e <__exponent+0x50>
 800ef64:	1a10      	subs	r0, r2, r0
 800ef66:	b003      	add	sp, #12
 800ef68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ef6a:	4613      	mov	r3, r2
 800ef6c:	e7e7      	b.n	800ef3e <__exponent+0x20>
 800ef6e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ef72:	f804 2b01 	strb.w	r2, [r4], #1
 800ef76:	e7f2      	b.n	800ef5e <__exponent+0x40>
 800ef78:	2330      	movs	r3, #48	; 0x30
 800ef7a:	4419      	add	r1, r3
 800ef7c:	7083      	strb	r3, [r0, #2]
 800ef7e:	1d02      	adds	r2, r0, #4
 800ef80:	70c1      	strb	r1, [r0, #3]
 800ef82:	e7ef      	b.n	800ef64 <__exponent+0x46>

0800ef84 <_printf_float>:
 800ef84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef88:	b08d      	sub	sp, #52	; 0x34
 800ef8a:	460c      	mov	r4, r1
 800ef8c:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800ef90:	4616      	mov	r6, r2
 800ef92:	461f      	mov	r7, r3
 800ef94:	4605      	mov	r5, r0
 800ef96:	f001 fce5 	bl	8010964 <_localeconv_r>
 800ef9a:	6803      	ldr	r3, [r0, #0]
 800ef9c:	9304      	str	r3, [sp, #16]
 800ef9e:	4618      	mov	r0, r3
 800efa0:	f7f1 f93e 	bl	8000220 <strlen>
 800efa4:	2300      	movs	r3, #0
 800efa6:	930a      	str	r3, [sp, #40]	; 0x28
 800efa8:	f8d8 3000 	ldr.w	r3, [r8]
 800efac:	9005      	str	r0, [sp, #20]
 800efae:	3307      	adds	r3, #7
 800efb0:	f023 0307 	bic.w	r3, r3, #7
 800efb4:	f103 0208 	add.w	r2, r3, #8
 800efb8:	f894 a018 	ldrb.w	sl, [r4, #24]
 800efbc:	f8d4 b000 	ldr.w	fp, [r4]
 800efc0:	f8c8 2000 	str.w	r2, [r8]
 800efc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efc8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800efcc:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800efd0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800efd4:	9307      	str	r3, [sp, #28]
 800efd6:	f8cd 8018 	str.w	r8, [sp, #24]
 800efda:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800efde:	4ba7      	ldr	r3, [pc, #668]	; (800f27c <_printf_float+0x2f8>)
 800efe0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800efe4:	f7f1 fdca 	bl	8000b7c <__aeabi_dcmpun>
 800efe8:	bb70      	cbnz	r0, 800f048 <_printf_float+0xc4>
 800efea:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800efee:	4ba3      	ldr	r3, [pc, #652]	; (800f27c <_printf_float+0x2f8>)
 800eff0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800eff4:	f7f1 fda4 	bl	8000b40 <__aeabi_dcmple>
 800eff8:	bb30      	cbnz	r0, 800f048 <_printf_float+0xc4>
 800effa:	2200      	movs	r2, #0
 800effc:	2300      	movs	r3, #0
 800effe:	4640      	mov	r0, r8
 800f000:	4649      	mov	r1, r9
 800f002:	f7f1 fd93 	bl	8000b2c <__aeabi_dcmplt>
 800f006:	b110      	cbz	r0, 800f00e <_printf_float+0x8a>
 800f008:	232d      	movs	r3, #45	; 0x2d
 800f00a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f00e:	4a9c      	ldr	r2, [pc, #624]	; (800f280 <_printf_float+0x2fc>)
 800f010:	4b9c      	ldr	r3, [pc, #624]	; (800f284 <_printf_float+0x300>)
 800f012:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800f016:	bf8c      	ite	hi
 800f018:	4690      	movhi	r8, r2
 800f01a:	4698      	movls	r8, r3
 800f01c:	2303      	movs	r3, #3
 800f01e:	f02b 0204 	bic.w	r2, fp, #4
 800f022:	6123      	str	r3, [r4, #16]
 800f024:	6022      	str	r2, [r4, #0]
 800f026:	f04f 0900 	mov.w	r9, #0
 800f02a:	9700      	str	r7, [sp, #0]
 800f02c:	4633      	mov	r3, r6
 800f02e:	aa0b      	add	r2, sp, #44	; 0x2c
 800f030:	4621      	mov	r1, r4
 800f032:	4628      	mov	r0, r5
 800f034:	f000 f9e6 	bl	800f404 <_printf_common>
 800f038:	3001      	adds	r0, #1
 800f03a:	f040 808d 	bne.w	800f158 <_printf_float+0x1d4>
 800f03e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f042:	b00d      	add	sp, #52	; 0x34
 800f044:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f048:	4642      	mov	r2, r8
 800f04a:	464b      	mov	r3, r9
 800f04c:	4640      	mov	r0, r8
 800f04e:	4649      	mov	r1, r9
 800f050:	f7f1 fd94 	bl	8000b7c <__aeabi_dcmpun>
 800f054:	b110      	cbz	r0, 800f05c <_printf_float+0xd8>
 800f056:	4a8c      	ldr	r2, [pc, #560]	; (800f288 <_printf_float+0x304>)
 800f058:	4b8c      	ldr	r3, [pc, #560]	; (800f28c <_printf_float+0x308>)
 800f05a:	e7da      	b.n	800f012 <_printf_float+0x8e>
 800f05c:	6861      	ldr	r1, [r4, #4]
 800f05e:	1c4b      	adds	r3, r1, #1
 800f060:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800f064:	a80a      	add	r0, sp, #40	; 0x28
 800f066:	d13e      	bne.n	800f0e6 <_printf_float+0x162>
 800f068:	2306      	movs	r3, #6
 800f06a:	6063      	str	r3, [r4, #4]
 800f06c:	2300      	movs	r3, #0
 800f06e:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800f072:	ab09      	add	r3, sp, #36	; 0x24
 800f074:	9300      	str	r3, [sp, #0]
 800f076:	ec49 8b10 	vmov	d0, r8, r9
 800f07a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800f07e:	6022      	str	r2, [r4, #0]
 800f080:	f8cd a004 	str.w	sl, [sp, #4]
 800f084:	6861      	ldr	r1, [r4, #4]
 800f086:	4628      	mov	r0, r5
 800f088:	f7ff fee8 	bl	800ee5c <__cvt>
 800f08c:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800f090:	2b47      	cmp	r3, #71	; 0x47
 800f092:	4680      	mov	r8, r0
 800f094:	d109      	bne.n	800f0aa <_printf_float+0x126>
 800f096:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f098:	1cd8      	adds	r0, r3, #3
 800f09a:	db02      	blt.n	800f0a2 <_printf_float+0x11e>
 800f09c:	6862      	ldr	r2, [r4, #4]
 800f09e:	4293      	cmp	r3, r2
 800f0a0:	dd47      	ble.n	800f132 <_printf_float+0x1ae>
 800f0a2:	f1aa 0a02 	sub.w	sl, sl, #2
 800f0a6:	fa5f fa8a 	uxtb.w	sl, sl
 800f0aa:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800f0ae:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f0b0:	d824      	bhi.n	800f0fc <_printf_float+0x178>
 800f0b2:	3901      	subs	r1, #1
 800f0b4:	4652      	mov	r2, sl
 800f0b6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800f0ba:	9109      	str	r1, [sp, #36]	; 0x24
 800f0bc:	f7ff ff2f 	bl	800ef1e <__exponent>
 800f0c0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f0c2:	1813      	adds	r3, r2, r0
 800f0c4:	2a01      	cmp	r2, #1
 800f0c6:	4681      	mov	r9, r0
 800f0c8:	6123      	str	r3, [r4, #16]
 800f0ca:	dc02      	bgt.n	800f0d2 <_printf_float+0x14e>
 800f0cc:	6822      	ldr	r2, [r4, #0]
 800f0ce:	07d1      	lsls	r1, r2, #31
 800f0d0:	d501      	bpl.n	800f0d6 <_printf_float+0x152>
 800f0d2:	3301      	adds	r3, #1
 800f0d4:	6123      	str	r3, [r4, #16]
 800f0d6:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800f0da:	2b00      	cmp	r3, #0
 800f0dc:	d0a5      	beq.n	800f02a <_printf_float+0xa6>
 800f0de:	232d      	movs	r3, #45	; 0x2d
 800f0e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f0e4:	e7a1      	b.n	800f02a <_printf_float+0xa6>
 800f0e6:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800f0ea:	f000 8177 	beq.w	800f3dc <_printf_float+0x458>
 800f0ee:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800f0f2:	d1bb      	bne.n	800f06c <_printf_float+0xe8>
 800f0f4:	2900      	cmp	r1, #0
 800f0f6:	d1b9      	bne.n	800f06c <_printf_float+0xe8>
 800f0f8:	2301      	movs	r3, #1
 800f0fa:	e7b6      	b.n	800f06a <_printf_float+0xe6>
 800f0fc:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800f100:	d119      	bne.n	800f136 <_printf_float+0x1b2>
 800f102:	2900      	cmp	r1, #0
 800f104:	6863      	ldr	r3, [r4, #4]
 800f106:	dd0c      	ble.n	800f122 <_printf_float+0x19e>
 800f108:	6121      	str	r1, [r4, #16]
 800f10a:	b913      	cbnz	r3, 800f112 <_printf_float+0x18e>
 800f10c:	6822      	ldr	r2, [r4, #0]
 800f10e:	07d2      	lsls	r2, r2, #31
 800f110:	d502      	bpl.n	800f118 <_printf_float+0x194>
 800f112:	3301      	adds	r3, #1
 800f114:	440b      	add	r3, r1
 800f116:	6123      	str	r3, [r4, #16]
 800f118:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f11a:	65a3      	str	r3, [r4, #88]	; 0x58
 800f11c:	f04f 0900 	mov.w	r9, #0
 800f120:	e7d9      	b.n	800f0d6 <_printf_float+0x152>
 800f122:	b913      	cbnz	r3, 800f12a <_printf_float+0x1a6>
 800f124:	6822      	ldr	r2, [r4, #0]
 800f126:	07d0      	lsls	r0, r2, #31
 800f128:	d501      	bpl.n	800f12e <_printf_float+0x1aa>
 800f12a:	3302      	adds	r3, #2
 800f12c:	e7f3      	b.n	800f116 <_printf_float+0x192>
 800f12e:	2301      	movs	r3, #1
 800f130:	e7f1      	b.n	800f116 <_printf_float+0x192>
 800f132:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800f136:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800f13a:	4293      	cmp	r3, r2
 800f13c:	db05      	blt.n	800f14a <_printf_float+0x1c6>
 800f13e:	6822      	ldr	r2, [r4, #0]
 800f140:	6123      	str	r3, [r4, #16]
 800f142:	07d1      	lsls	r1, r2, #31
 800f144:	d5e8      	bpl.n	800f118 <_printf_float+0x194>
 800f146:	3301      	adds	r3, #1
 800f148:	e7e5      	b.n	800f116 <_printf_float+0x192>
 800f14a:	2b00      	cmp	r3, #0
 800f14c:	bfd4      	ite	le
 800f14e:	f1c3 0302 	rsble	r3, r3, #2
 800f152:	2301      	movgt	r3, #1
 800f154:	4413      	add	r3, r2
 800f156:	e7de      	b.n	800f116 <_printf_float+0x192>
 800f158:	6823      	ldr	r3, [r4, #0]
 800f15a:	055a      	lsls	r2, r3, #21
 800f15c:	d407      	bmi.n	800f16e <_printf_float+0x1ea>
 800f15e:	6923      	ldr	r3, [r4, #16]
 800f160:	4642      	mov	r2, r8
 800f162:	4631      	mov	r1, r6
 800f164:	4628      	mov	r0, r5
 800f166:	47b8      	blx	r7
 800f168:	3001      	adds	r0, #1
 800f16a:	d12b      	bne.n	800f1c4 <_printf_float+0x240>
 800f16c:	e767      	b.n	800f03e <_printf_float+0xba>
 800f16e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800f172:	f240 80dc 	bls.w	800f32e <_printf_float+0x3aa>
 800f176:	2200      	movs	r2, #0
 800f178:	2300      	movs	r3, #0
 800f17a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800f17e:	f7f1 fccb 	bl	8000b18 <__aeabi_dcmpeq>
 800f182:	2800      	cmp	r0, #0
 800f184:	d033      	beq.n	800f1ee <_printf_float+0x26a>
 800f186:	2301      	movs	r3, #1
 800f188:	4a41      	ldr	r2, [pc, #260]	; (800f290 <_printf_float+0x30c>)
 800f18a:	4631      	mov	r1, r6
 800f18c:	4628      	mov	r0, r5
 800f18e:	47b8      	blx	r7
 800f190:	3001      	adds	r0, #1
 800f192:	f43f af54 	beq.w	800f03e <_printf_float+0xba>
 800f196:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f19a:	429a      	cmp	r2, r3
 800f19c:	db02      	blt.n	800f1a4 <_printf_float+0x220>
 800f19e:	6823      	ldr	r3, [r4, #0]
 800f1a0:	07d8      	lsls	r0, r3, #31
 800f1a2:	d50f      	bpl.n	800f1c4 <_printf_float+0x240>
 800f1a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f1a8:	4631      	mov	r1, r6
 800f1aa:	4628      	mov	r0, r5
 800f1ac:	47b8      	blx	r7
 800f1ae:	3001      	adds	r0, #1
 800f1b0:	f43f af45 	beq.w	800f03e <_printf_float+0xba>
 800f1b4:	f04f 0800 	mov.w	r8, #0
 800f1b8:	f104 091a 	add.w	r9, r4, #26
 800f1bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f1be:	3b01      	subs	r3, #1
 800f1c0:	4543      	cmp	r3, r8
 800f1c2:	dc09      	bgt.n	800f1d8 <_printf_float+0x254>
 800f1c4:	6823      	ldr	r3, [r4, #0]
 800f1c6:	079b      	lsls	r3, r3, #30
 800f1c8:	f100 8103 	bmi.w	800f3d2 <_printf_float+0x44e>
 800f1cc:	68e0      	ldr	r0, [r4, #12]
 800f1ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f1d0:	4298      	cmp	r0, r3
 800f1d2:	bfb8      	it	lt
 800f1d4:	4618      	movlt	r0, r3
 800f1d6:	e734      	b.n	800f042 <_printf_float+0xbe>
 800f1d8:	2301      	movs	r3, #1
 800f1da:	464a      	mov	r2, r9
 800f1dc:	4631      	mov	r1, r6
 800f1de:	4628      	mov	r0, r5
 800f1e0:	47b8      	blx	r7
 800f1e2:	3001      	adds	r0, #1
 800f1e4:	f43f af2b 	beq.w	800f03e <_printf_float+0xba>
 800f1e8:	f108 0801 	add.w	r8, r8, #1
 800f1ec:	e7e6      	b.n	800f1bc <_printf_float+0x238>
 800f1ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f1f0:	2b00      	cmp	r3, #0
 800f1f2:	dc2b      	bgt.n	800f24c <_printf_float+0x2c8>
 800f1f4:	2301      	movs	r3, #1
 800f1f6:	4a26      	ldr	r2, [pc, #152]	; (800f290 <_printf_float+0x30c>)
 800f1f8:	4631      	mov	r1, r6
 800f1fa:	4628      	mov	r0, r5
 800f1fc:	47b8      	blx	r7
 800f1fe:	3001      	adds	r0, #1
 800f200:	f43f af1d 	beq.w	800f03e <_printf_float+0xba>
 800f204:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f206:	b923      	cbnz	r3, 800f212 <_printf_float+0x28e>
 800f208:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f20a:	b913      	cbnz	r3, 800f212 <_printf_float+0x28e>
 800f20c:	6823      	ldr	r3, [r4, #0]
 800f20e:	07d9      	lsls	r1, r3, #31
 800f210:	d5d8      	bpl.n	800f1c4 <_printf_float+0x240>
 800f212:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f216:	4631      	mov	r1, r6
 800f218:	4628      	mov	r0, r5
 800f21a:	47b8      	blx	r7
 800f21c:	3001      	adds	r0, #1
 800f21e:	f43f af0e 	beq.w	800f03e <_printf_float+0xba>
 800f222:	f04f 0900 	mov.w	r9, #0
 800f226:	f104 0a1a 	add.w	sl, r4, #26
 800f22a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f22c:	425b      	negs	r3, r3
 800f22e:	454b      	cmp	r3, r9
 800f230:	dc01      	bgt.n	800f236 <_printf_float+0x2b2>
 800f232:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f234:	e794      	b.n	800f160 <_printf_float+0x1dc>
 800f236:	2301      	movs	r3, #1
 800f238:	4652      	mov	r2, sl
 800f23a:	4631      	mov	r1, r6
 800f23c:	4628      	mov	r0, r5
 800f23e:	47b8      	blx	r7
 800f240:	3001      	adds	r0, #1
 800f242:	f43f aefc 	beq.w	800f03e <_printf_float+0xba>
 800f246:	f109 0901 	add.w	r9, r9, #1
 800f24a:	e7ee      	b.n	800f22a <_printf_float+0x2a6>
 800f24c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f24e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800f250:	429a      	cmp	r2, r3
 800f252:	bfa8      	it	ge
 800f254:	461a      	movge	r2, r3
 800f256:	2a00      	cmp	r2, #0
 800f258:	4691      	mov	r9, r2
 800f25a:	dd07      	ble.n	800f26c <_printf_float+0x2e8>
 800f25c:	4613      	mov	r3, r2
 800f25e:	4631      	mov	r1, r6
 800f260:	4642      	mov	r2, r8
 800f262:	4628      	mov	r0, r5
 800f264:	47b8      	blx	r7
 800f266:	3001      	adds	r0, #1
 800f268:	f43f aee9 	beq.w	800f03e <_printf_float+0xba>
 800f26c:	f104 031a 	add.w	r3, r4, #26
 800f270:	f04f 0b00 	mov.w	fp, #0
 800f274:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f278:	9306      	str	r3, [sp, #24]
 800f27a:	e015      	b.n	800f2a8 <_printf_float+0x324>
 800f27c:	7fefffff 	.word	0x7fefffff
 800f280:	08013e5c 	.word	0x08013e5c
 800f284:	08013e58 	.word	0x08013e58
 800f288:	08013e64 	.word	0x08013e64
 800f28c:	08013e60 	.word	0x08013e60
 800f290:	08014114 	.word	0x08014114
 800f294:	2301      	movs	r3, #1
 800f296:	9a06      	ldr	r2, [sp, #24]
 800f298:	4631      	mov	r1, r6
 800f29a:	4628      	mov	r0, r5
 800f29c:	47b8      	blx	r7
 800f29e:	3001      	adds	r0, #1
 800f2a0:	f43f aecd 	beq.w	800f03e <_printf_float+0xba>
 800f2a4:	f10b 0b01 	add.w	fp, fp, #1
 800f2a8:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800f2ac:	ebaa 0309 	sub.w	r3, sl, r9
 800f2b0:	455b      	cmp	r3, fp
 800f2b2:	dcef      	bgt.n	800f294 <_printf_float+0x310>
 800f2b4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f2b8:	429a      	cmp	r2, r3
 800f2ba:	44d0      	add	r8, sl
 800f2bc:	db15      	blt.n	800f2ea <_printf_float+0x366>
 800f2be:	6823      	ldr	r3, [r4, #0]
 800f2c0:	07da      	lsls	r2, r3, #31
 800f2c2:	d412      	bmi.n	800f2ea <_printf_float+0x366>
 800f2c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f2c6:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f2c8:	eba3 020a 	sub.w	r2, r3, sl
 800f2cc:	eba3 0a01 	sub.w	sl, r3, r1
 800f2d0:	4592      	cmp	sl, r2
 800f2d2:	bfa8      	it	ge
 800f2d4:	4692      	movge	sl, r2
 800f2d6:	f1ba 0f00 	cmp.w	sl, #0
 800f2da:	dc0e      	bgt.n	800f2fa <_printf_float+0x376>
 800f2dc:	f04f 0800 	mov.w	r8, #0
 800f2e0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f2e4:	f104 091a 	add.w	r9, r4, #26
 800f2e8:	e019      	b.n	800f31e <_printf_float+0x39a>
 800f2ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f2ee:	4631      	mov	r1, r6
 800f2f0:	4628      	mov	r0, r5
 800f2f2:	47b8      	blx	r7
 800f2f4:	3001      	adds	r0, #1
 800f2f6:	d1e5      	bne.n	800f2c4 <_printf_float+0x340>
 800f2f8:	e6a1      	b.n	800f03e <_printf_float+0xba>
 800f2fa:	4653      	mov	r3, sl
 800f2fc:	4642      	mov	r2, r8
 800f2fe:	4631      	mov	r1, r6
 800f300:	4628      	mov	r0, r5
 800f302:	47b8      	blx	r7
 800f304:	3001      	adds	r0, #1
 800f306:	d1e9      	bne.n	800f2dc <_printf_float+0x358>
 800f308:	e699      	b.n	800f03e <_printf_float+0xba>
 800f30a:	2301      	movs	r3, #1
 800f30c:	464a      	mov	r2, r9
 800f30e:	4631      	mov	r1, r6
 800f310:	4628      	mov	r0, r5
 800f312:	47b8      	blx	r7
 800f314:	3001      	adds	r0, #1
 800f316:	f43f ae92 	beq.w	800f03e <_printf_float+0xba>
 800f31a:	f108 0801 	add.w	r8, r8, #1
 800f31e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f322:	1a9b      	subs	r3, r3, r2
 800f324:	eba3 030a 	sub.w	r3, r3, sl
 800f328:	4543      	cmp	r3, r8
 800f32a:	dcee      	bgt.n	800f30a <_printf_float+0x386>
 800f32c:	e74a      	b.n	800f1c4 <_printf_float+0x240>
 800f32e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f330:	2a01      	cmp	r2, #1
 800f332:	dc01      	bgt.n	800f338 <_printf_float+0x3b4>
 800f334:	07db      	lsls	r3, r3, #31
 800f336:	d53a      	bpl.n	800f3ae <_printf_float+0x42a>
 800f338:	2301      	movs	r3, #1
 800f33a:	4642      	mov	r2, r8
 800f33c:	4631      	mov	r1, r6
 800f33e:	4628      	mov	r0, r5
 800f340:	47b8      	blx	r7
 800f342:	3001      	adds	r0, #1
 800f344:	f43f ae7b 	beq.w	800f03e <_printf_float+0xba>
 800f348:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f34c:	4631      	mov	r1, r6
 800f34e:	4628      	mov	r0, r5
 800f350:	47b8      	blx	r7
 800f352:	3001      	adds	r0, #1
 800f354:	f108 0801 	add.w	r8, r8, #1
 800f358:	f43f ae71 	beq.w	800f03e <_printf_float+0xba>
 800f35c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f35e:	2200      	movs	r2, #0
 800f360:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 800f364:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800f368:	2300      	movs	r3, #0
 800f36a:	f7f1 fbd5 	bl	8000b18 <__aeabi_dcmpeq>
 800f36e:	b9c8      	cbnz	r0, 800f3a4 <_printf_float+0x420>
 800f370:	4653      	mov	r3, sl
 800f372:	4642      	mov	r2, r8
 800f374:	4631      	mov	r1, r6
 800f376:	4628      	mov	r0, r5
 800f378:	47b8      	blx	r7
 800f37a:	3001      	adds	r0, #1
 800f37c:	d10e      	bne.n	800f39c <_printf_float+0x418>
 800f37e:	e65e      	b.n	800f03e <_printf_float+0xba>
 800f380:	2301      	movs	r3, #1
 800f382:	4652      	mov	r2, sl
 800f384:	4631      	mov	r1, r6
 800f386:	4628      	mov	r0, r5
 800f388:	47b8      	blx	r7
 800f38a:	3001      	adds	r0, #1
 800f38c:	f43f ae57 	beq.w	800f03e <_printf_float+0xba>
 800f390:	f108 0801 	add.w	r8, r8, #1
 800f394:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f396:	3b01      	subs	r3, #1
 800f398:	4543      	cmp	r3, r8
 800f39a:	dcf1      	bgt.n	800f380 <_printf_float+0x3fc>
 800f39c:	464b      	mov	r3, r9
 800f39e:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800f3a2:	e6de      	b.n	800f162 <_printf_float+0x1de>
 800f3a4:	f04f 0800 	mov.w	r8, #0
 800f3a8:	f104 0a1a 	add.w	sl, r4, #26
 800f3ac:	e7f2      	b.n	800f394 <_printf_float+0x410>
 800f3ae:	2301      	movs	r3, #1
 800f3b0:	e7df      	b.n	800f372 <_printf_float+0x3ee>
 800f3b2:	2301      	movs	r3, #1
 800f3b4:	464a      	mov	r2, r9
 800f3b6:	4631      	mov	r1, r6
 800f3b8:	4628      	mov	r0, r5
 800f3ba:	47b8      	blx	r7
 800f3bc:	3001      	adds	r0, #1
 800f3be:	f43f ae3e 	beq.w	800f03e <_printf_float+0xba>
 800f3c2:	f108 0801 	add.w	r8, r8, #1
 800f3c6:	68e3      	ldr	r3, [r4, #12]
 800f3c8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f3ca:	1a9b      	subs	r3, r3, r2
 800f3cc:	4543      	cmp	r3, r8
 800f3ce:	dcf0      	bgt.n	800f3b2 <_printf_float+0x42e>
 800f3d0:	e6fc      	b.n	800f1cc <_printf_float+0x248>
 800f3d2:	f04f 0800 	mov.w	r8, #0
 800f3d6:	f104 0919 	add.w	r9, r4, #25
 800f3da:	e7f4      	b.n	800f3c6 <_printf_float+0x442>
 800f3dc:	2900      	cmp	r1, #0
 800f3de:	f43f ae8b 	beq.w	800f0f8 <_printf_float+0x174>
 800f3e2:	2300      	movs	r3, #0
 800f3e4:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800f3e8:	ab09      	add	r3, sp, #36	; 0x24
 800f3ea:	9300      	str	r3, [sp, #0]
 800f3ec:	ec49 8b10 	vmov	d0, r8, r9
 800f3f0:	6022      	str	r2, [r4, #0]
 800f3f2:	f8cd a004 	str.w	sl, [sp, #4]
 800f3f6:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800f3fa:	4628      	mov	r0, r5
 800f3fc:	f7ff fd2e 	bl	800ee5c <__cvt>
 800f400:	4680      	mov	r8, r0
 800f402:	e648      	b.n	800f096 <_printf_float+0x112>

0800f404 <_printf_common>:
 800f404:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f408:	4691      	mov	r9, r2
 800f40a:	461f      	mov	r7, r3
 800f40c:	688a      	ldr	r2, [r1, #8]
 800f40e:	690b      	ldr	r3, [r1, #16]
 800f410:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f414:	4293      	cmp	r3, r2
 800f416:	bfb8      	it	lt
 800f418:	4613      	movlt	r3, r2
 800f41a:	f8c9 3000 	str.w	r3, [r9]
 800f41e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800f422:	4606      	mov	r6, r0
 800f424:	460c      	mov	r4, r1
 800f426:	b112      	cbz	r2, 800f42e <_printf_common+0x2a>
 800f428:	3301      	adds	r3, #1
 800f42a:	f8c9 3000 	str.w	r3, [r9]
 800f42e:	6823      	ldr	r3, [r4, #0]
 800f430:	0699      	lsls	r1, r3, #26
 800f432:	bf42      	ittt	mi
 800f434:	f8d9 3000 	ldrmi.w	r3, [r9]
 800f438:	3302      	addmi	r3, #2
 800f43a:	f8c9 3000 	strmi.w	r3, [r9]
 800f43e:	6825      	ldr	r5, [r4, #0]
 800f440:	f015 0506 	ands.w	r5, r5, #6
 800f444:	d107      	bne.n	800f456 <_printf_common+0x52>
 800f446:	f104 0a19 	add.w	sl, r4, #25
 800f44a:	68e3      	ldr	r3, [r4, #12]
 800f44c:	f8d9 2000 	ldr.w	r2, [r9]
 800f450:	1a9b      	subs	r3, r3, r2
 800f452:	42ab      	cmp	r3, r5
 800f454:	dc28      	bgt.n	800f4a8 <_printf_common+0xa4>
 800f456:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800f45a:	6822      	ldr	r2, [r4, #0]
 800f45c:	3300      	adds	r3, #0
 800f45e:	bf18      	it	ne
 800f460:	2301      	movne	r3, #1
 800f462:	0692      	lsls	r2, r2, #26
 800f464:	d42d      	bmi.n	800f4c2 <_printf_common+0xbe>
 800f466:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f46a:	4639      	mov	r1, r7
 800f46c:	4630      	mov	r0, r6
 800f46e:	47c0      	blx	r8
 800f470:	3001      	adds	r0, #1
 800f472:	d020      	beq.n	800f4b6 <_printf_common+0xb2>
 800f474:	6823      	ldr	r3, [r4, #0]
 800f476:	68e5      	ldr	r5, [r4, #12]
 800f478:	f8d9 2000 	ldr.w	r2, [r9]
 800f47c:	f003 0306 	and.w	r3, r3, #6
 800f480:	2b04      	cmp	r3, #4
 800f482:	bf08      	it	eq
 800f484:	1aad      	subeq	r5, r5, r2
 800f486:	68a3      	ldr	r3, [r4, #8]
 800f488:	6922      	ldr	r2, [r4, #16]
 800f48a:	bf0c      	ite	eq
 800f48c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f490:	2500      	movne	r5, #0
 800f492:	4293      	cmp	r3, r2
 800f494:	bfc4      	itt	gt
 800f496:	1a9b      	subgt	r3, r3, r2
 800f498:	18ed      	addgt	r5, r5, r3
 800f49a:	f04f 0900 	mov.w	r9, #0
 800f49e:	341a      	adds	r4, #26
 800f4a0:	454d      	cmp	r5, r9
 800f4a2:	d11a      	bne.n	800f4da <_printf_common+0xd6>
 800f4a4:	2000      	movs	r0, #0
 800f4a6:	e008      	b.n	800f4ba <_printf_common+0xb6>
 800f4a8:	2301      	movs	r3, #1
 800f4aa:	4652      	mov	r2, sl
 800f4ac:	4639      	mov	r1, r7
 800f4ae:	4630      	mov	r0, r6
 800f4b0:	47c0      	blx	r8
 800f4b2:	3001      	adds	r0, #1
 800f4b4:	d103      	bne.n	800f4be <_printf_common+0xba>
 800f4b6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f4ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f4be:	3501      	adds	r5, #1
 800f4c0:	e7c3      	b.n	800f44a <_printf_common+0x46>
 800f4c2:	18e1      	adds	r1, r4, r3
 800f4c4:	1c5a      	adds	r2, r3, #1
 800f4c6:	2030      	movs	r0, #48	; 0x30
 800f4c8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800f4cc:	4422      	add	r2, r4
 800f4ce:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800f4d2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800f4d6:	3302      	adds	r3, #2
 800f4d8:	e7c5      	b.n	800f466 <_printf_common+0x62>
 800f4da:	2301      	movs	r3, #1
 800f4dc:	4622      	mov	r2, r4
 800f4de:	4639      	mov	r1, r7
 800f4e0:	4630      	mov	r0, r6
 800f4e2:	47c0      	blx	r8
 800f4e4:	3001      	adds	r0, #1
 800f4e6:	d0e6      	beq.n	800f4b6 <_printf_common+0xb2>
 800f4e8:	f109 0901 	add.w	r9, r9, #1
 800f4ec:	e7d8      	b.n	800f4a0 <_printf_common+0x9c>
	...

0800f4f0 <_printf_i>:
 800f4f0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f4f4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800f4f8:	460c      	mov	r4, r1
 800f4fa:	7e09      	ldrb	r1, [r1, #24]
 800f4fc:	b085      	sub	sp, #20
 800f4fe:	296e      	cmp	r1, #110	; 0x6e
 800f500:	4617      	mov	r7, r2
 800f502:	4606      	mov	r6, r0
 800f504:	4698      	mov	r8, r3
 800f506:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f508:	f000 80b3 	beq.w	800f672 <_printf_i+0x182>
 800f50c:	d822      	bhi.n	800f554 <_printf_i+0x64>
 800f50e:	2963      	cmp	r1, #99	; 0x63
 800f510:	d036      	beq.n	800f580 <_printf_i+0x90>
 800f512:	d80a      	bhi.n	800f52a <_printf_i+0x3a>
 800f514:	2900      	cmp	r1, #0
 800f516:	f000 80b9 	beq.w	800f68c <_printf_i+0x19c>
 800f51a:	2958      	cmp	r1, #88	; 0x58
 800f51c:	f000 8083 	beq.w	800f626 <_printf_i+0x136>
 800f520:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f524:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800f528:	e032      	b.n	800f590 <_printf_i+0xa0>
 800f52a:	2964      	cmp	r1, #100	; 0x64
 800f52c:	d001      	beq.n	800f532 <_printf_i+0x42>
 800f52e:	2969      	cmp	r1, #105	; 0x69
 800f530:	d1f6      	bne.n	800f520 <_printf_i+0x30>
 800f532:	6820      	ldr	r0, [r4, #0]
 800f534:	6813      	ldr	r3, [r2, #0]
 800f536:	0605      	lsls	r5, r0, #24
 800f538:	f103 0104 	add.w	r1, r3, #4
 800f53c:	d52a      	bpl.n	800f594 <_printf_i+0xa4>
 800f53e:	681b      	ldr	r3, [r3, #0]
 800f540:	6011      	str	r1, [r2, #0]
 800f542:	2b00      	cmp	r3, #0
 800f544:	da03      	bge.n	800f54e <_printf_i+0x5e>
 800f546:	222d      	movs	r2, #45	; 0x2d
 800f548:	425b      	negs	r3, r3
 800f54a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800f54e:	486f      	ldr	r0, [pc, #444]	; (800f70c <_printf_i+0x21c>)
 800f550:	220a      	movs	r2, #10
 800f552:	e039      	b.n	800f5c8 <_printf_i+0xd8>
 800f554:	2973      	cmp	r1, #115	; 0x73
 800f556:	f000 809d 	beq.w	800f694 <_printf_i+0x1a4>
 800f55a:	d808      	bhi.n	800f56e <_printf_i+0x7e>
 800f55c:	296f      	cmp	r1, #111	; 0x6f
 800f55e:	d020      	beq.n	800f5a2 <_printf_i+0xb2>
 800f560:	2970      	cmp	r1, #112	; 0x70
 800f562:	d1dd      	bne.n	800f520 <_printf_i+0x30>
 800f564:	6823      	ldr	r3, [r4, #0]
 800f566:	f043 0320 	orr.w	r3, r3, #32
 800f56a:	6023      	str	r3, [r4, #0]
 800f56c:	e003      	b.n	800f576 <_printf_i+0x86>
 800f56e:	2975      	cmp	r1, #117	; 0x75
 800f570:	d017      	beq.n	800f5a2 <_printf_i+0xb2>
 800f572:	2978      	cmp	r1, #120	; 0x78
 800f574:	d1d4      	bne.n	800f520 <_printf_i+0x30>
 800f576:	2378      	movs	r3, #120	; 0x78
 800f578:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800f57c:	4864      	ldr	r0, [pc, #400]	; (800f710 <_printf_i+0x220>)
 800f57e:	e055      	b.n	800f62c <_printf_i+0x13c>
 800f580:	6813      	ldr	r3, [r2, #0]
 800f582:	1d19      	adds	r1, r3, #4
 800f584:	681b      	ldr	r3, [r3, #0]
 800f586:	6011      	str	r1, [r2, #0]
 800f588:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f58c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f590:	2301      	movs	r3, #1
 800f592:	e08c      	b.n	800f6ae <_printf_i+0x1be>
 800f594:	681b      	ldr	r3, [r3, #0]
 800f596:	6011      	str	r1, [r2, #0]
 800f598:	f010 0f40 	tst.w	r0, #64	; 0x40
 800f59c:	bf18      	it	ne
 800f59e:	b21b      	sxthne	r3, r3
 800f5a0:	e7cf      	b.n	800f542 <_printf_i+0x52>
 800f5a2:	6813      	ldr	r3, [r2, #0]
 800f5a4:	6825      	ldr	r5, [r4, #0]
 800f5a6:	1d18      	adds	r0, r3, #4
 800f5a8:	6010      	str	r0, [r2, #0]
 800f5aa:	0628      	lsls	r0, r5, #24
 800f5ac:	d501      	bpl.n	800f5b2 <_printf_i+0xc2>
 800f5ae:	681b      	ldr	r3, [r3, #0]
 800f5b0:	e002      	b.n	800f5b8 <_printf_i+0xc8>
 800f5b2:	0668      	lsls	r0, r5, #25
 800f5b4:	d5fb      	bpl.n	800f5ae <_printf_i+0xbe>
 800f5b6:	881b      	ldrh	r3, [r3, #0]
 800f5b8:	4854      	ldr	r0, [pc, #336]	; (800f70c <_printf_i+0x21c>)
 800f5ba:	296f      	cmp	r1, #111	; 0x6f
 800f5bc:	bf14      	ite	ne
 800f5be:	220a      	movne	r2, #10
 800f5c0:	2208      	moveq	r2, #8
 800f5c2:	2100      	movs	r1, #0
 800f5c4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800f5c8:	6865      	ldr	r5, [r4, #4]
 800f5ca:	60a5      	str	r5, [r4, #8]
 800f5cc:	2d00      	cmp	r5, #0
 800f5ce:	f2c0 8095 	blt.w	800f6fc <_printf_i+0x20c>
 800f5d2:	6821      	ldr	r1, [r4, #0]
 800f5d4:	f021 0104 	bic.w	r1, r1, #4
 800f5d8:	6021      	str	r1, [r4, #0]
 800f5da:	2b00      	cmp	r3, #0
 800f5dc:	d13d      	bne.n	800f65a <_printf_i+0x16a>
 800f5de:	2d00      	cmp	r5, #0
 800f5e0:	f040 808e 	bne.w	800f700 <_printf_i+0x210>
 800f5e4:	4665      	mov	r5, ip
 800f5e6:	2a08      	cmp	r2, #8
 800f5e8:	d10b      	bne.n	800f602 <_printf_i+0x112>
 800f5ea:	6823      	ldr	r3, [r4, #0]
 800f5ec:	07db      	lsls	r3, r3, #31
 800f5ee:	d508      	bpl.n	800f602 <_printf_i+0x112>
 800f5f0:	6923      	ldr	r3, [r4, #16]
 800f5f2:	6862      	ldr	r2, [r4, #4]
 800f5f4:	429a      	cmp	r2, r3
 800f5f6:	bfde      	ittt	le
 800f5f8:	2330      	movle	r3, #48	; 0x30
 800f5fa:	f805 3c01 	strble.w	r3, [r5, #-1]
 800f5fe:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800f602:	ebac 0305 	sub.w	r3, ip, r5
 800f606:	6123      	str	r3, [r4, #16]
 800f608:	f8cd 8000 	str.w	r8, [sp]
 800f60c:	463b      	mov	r3, r7
 800f60e:	aa03      	add	r2, sp, #12
 800f610:	4621      	mov	r1, r4
 800f612:	4630      	mov	r0, r6
 800f614:	f7ff fef6 	bl	800f404 <_printf_common>
 800f618:	3001      	adds	r0, #1
 800f61a:	d14d      	bne.n	800f6b8 <_printf_i+0x1c8>
 800f61c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f620:	b005      	add	sp, #20
 800f622:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f626:	4839      	ldr	r0, [pc, #228]	; (800f70c <_printf_i+0x21c>)
 800f628:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800f62c:	6813      	ldr	r3, [r2, #0]
 800f62e:	6821      	ldr	r1, [r4, #0]
 800f630:	1d1d      	adds	r5, r3, #4
 800f632:	681b      	ldr	r3, [r3, #0]
 800f634:	6015      	str	r5, [r2, #0]
 800f636:	060a      	lsls	r2, r1, #24
 800f638:	d50b      	bpl.n	800f652 <_printf_i+0x162>
 800f63a:	07ca      	lsls	r2, r1, #31
 800f63c:	bf44      	itt	mi
 800f63e:	f041 0120 	orrmi.w	r1, r1, #32
 800f642:	6021      	strmi	r1, [r4, #0]
 800f644:	b91b      	cbnz	r3, 800f64e <_printf_i+0x15e>
 800f646:	6822      	ldr	r2, [r4, #0]
 800f648:	f022 0220 	bic.w	r2, r2, #32
 800f64c:	6022      	str	r2, [r4, #0]
 800f64e:	2210      	movs	r2, #16
 800f650:	e7b7      	b.n	800f5c2 <_printf_i+0xd2>
 800f652:	064d      	lsls	r5, r1, #25
 800f654:	bf48      	it	mi
 800f656:	b29b      	uxthmi	r3, r3
 800f658:	e7ef      	b.n	800f63a <_printf_i+0x14a>
 800f65a:	4665      	mov	r5, ip
 800f65c:	fbb3 f1f2 	udiv	r1, r3, r2
 800f660:	fb02 3311 	mls	r3, r2, r1, r3
 800f664:	5cc3      	ldrb	r3, [r0, r3]
 800f666:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800f66a:	460b      	mov	r3, r1
 800f66c:	2900      	cmp	r1, #0
 800f66e:	d1f5      	bne.n	800f65c <_printf_i+0x16c>
 800f670:	e7b9      	b.n	800f5e6 <_printf_i+0xf6>
 800f672:	6813      	ldr	r3, [r2, #0]
 800f674:	6825      	ldr	r5, [r4, #0]
 800f676:	6961      	ldr	r1, [r4, #20]
 800f678:	1d18      	adds	r0, r3, #4
 800f67a:	6010      	str	r0, [r2, #0]
 800f67c:	0628      	lsls	r0, r5, #24
 800f67e:	681b      	ldr	r3, [r3, #0]
 800f680:	d501      	bpl.n	800f686 <_printf_i+0x196>
 800f682:	6019      	str	r1, [r3, #0]
 800f684:	e002      	b.n	800f68c <_printf_i+0x19c>
 800f686:	066a      	lsls	r2, r5, #25
 800f688:	d5fb      	bpl.n	800f682 <_printf_i+0x192>
 800f68a:	8019      	strh	r1, [r3, #0]
 800f68c:	2300      	movs	r3, #0
 800f68e:	6123      	str	r3, [r4, #16]
 800f690:	4665      	mov	r5, ip
 800f692:	e7b9      	b.n	800f608 <_printf_i+0x118>
 800f694:	6813      	ldr	r3, [r2, #0]
 800f696:	1d19      	adds	r1, r3, #4
 800f698:	6011      	str	r1, [r2, #0]
 800f69a:	681d      	ldr	r5, [r3, #0]
 800f69c:	6862      	ldr	r2, [r4, #4]
 800f69e:	2100      	movs	r1, #0
 800f6a0:	4628      	mov	r0, r5
 800f6a2:	f7f0 fdc5 	bl	8000230 <memchr>
 800f6a6:	b108      	cbz	r0, 800f6ac <_printf_i+0x1bc>
 800f6a8:	1b40      	subs	r0, r0, r5
 800f6aa:	6060      	str	r0, [r4, #4]
 800f6ac:	6863      	ldr	r3, [r4, #4]
 800f6ae:	6123      	str	r3, [r4, #16]
 800f6b0:	2300      	movs	r3, #0
 800f6b2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f6b6:	e7a7      	b.n	800f608 <_printf_i+0x118>
 800f6b8:	6923      	ldr	r3, [r4, #16]
 800f6ba:	462a      	mov	r2, r5
 800f6bc:	4639      	mov	r1, r7
 800f6be:	4630      	mov	r0, r6
 800f6c0:	47c0      	blx	r8
 800f6c2:	3001      	adds	r0, #1
 800f6c4:	d0aa      	beq.n	800f61c <_printf_i+0x12c>
 800f6c6:	6823      	ldr	r3, [r4, #0]
 800f6c8:	079b      	lsls	r3, r3, #30
 800f6ca:	d413      	bmi.n	800f6f4 <_printf_i+0x204>
 800f6cc:	68e0      	ldr	r0, [r4, #12]
 800f6ce:	9b03      	ldr	r3, [sp, #12]
 800f6d0:	4298      	cmp	r0, r3
 800f6d2:	bfb8      	it	lt
 800f6d4:	4618      	movlt	r0, r3
 800f6d6:	e7a3      	b.n	800f620 <_printf_i+0x130>
 800f6d8:	2301      	movs	r3, #1
 800f6da:	464a      	mov	r2, r9
 800f6dc:	4639      	mov	r1, r7
 800f6de:	4630      	mov	r0, r6
 800f6e0:	47c0      	blx	r8
 800f6e2:	3001      	adds	r0, #1
 800f6e4:	d09a      	beq.n	800f61c <_printf_i+0x12c>
 800f6e6:	3501      	adds	r5, #1
 800f6e8:	68e3      	ldr	r3, [r4, #12]
 800f6ea:	9a03      	ldr	r2, [sp, #12]
 800f6ec:	1a9b      	subs	r3, r3, r2
 800f6ee:	42ab      	cmp	r3, r5
 800f6f0:	dcf2      	bgt.n	800f6d8 <_printf_i+0x1e8>
 800f6f2:	e7eb      	b.n	800f6cc <_printf_i+0x1dc>
 800f6f4:	2500      	movs	r5, #0
 800f6f6:	f104 0919 	add.w	r9, r4, #25
 800f6fa:	e7f5      	b.n	800f6e8 <_printf_i+0x1f8>
 800f6fc:	2b00      	cmp	r3, #0
 800f6fe:	d1ac      	bne.n	800f65a <_printf_i+0x16a>
 800f700:	7803      	ldrb	r3, [r0, #0]
 800f702:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f706:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f70a:	e76c      	b.n	800f5e6 <_printf_i+0xf6>
 800f70c:	08013e68 	.word	0x08013e68
 800f710:	08013e79 	.word	0x08013e79

0800f714 <_puts_r>:
 800f714:	b570      	push	{r4, r5, r6, lr}
 800f716:	460e      	mov	r6, r1
 800f718:	4605      	mov	r5, r0
 800f71a:	b118      	cbz	r0, 800f724 <_puts_r+0x10>
 800f71c:	6983      	ldr	r3, [r0, #24]
 800f71e:	b90b      	cbnz	r3, 800f724 <_puts_r+0x10>
 800f720:	f001 f896 	bl	8010850 <__sinit>
 800f724:	69ab      	ldr	r3, [r5, #24]
 800f726:	68ac      	ldr	r4, [r5, #8]
 800f728:	b913      	cbnz	r3, 800f730 <_puts_r+0x1c>
 800f72a:	4628      	mov	r0, r5
 800f72c:	f001 f890 	bl	8010850 <__sinit>
 800f730:	4b23      	ldr	r3, [pc, #140]	; (800f7c0 <_puts_r+0xac>)
 800f732:	429c      	cmp	r4, r3
 800f734:	d117      	bne.n	800f766 <_puts_r+0x52>
 800f736:	686c      	ldr	r4, [r5, #4]
 800f738:	89a3      	ldrh	r3, [r4, #12]
 800f73a:	071b      	lsls	r3, r3, #28
 800f73c:	d51d      	bpl.n	800f77a <_puts_r+0x66>
 800f73e:	6923      	ldr	r3, [r4, #16]
 800f740:	b1db      	cbz	r3, 800f77a <_puts_r+0x66>
 800f742:	3e01      	subs	r6, #1
 800f744:	68a3      	ldr	r3, [r4, #8]
 800f746:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800f74a:	3b01      	subs	r3, #1
 800f74c:	60a3      	str	r3, [r4, #8]
 800f74e:	b9e9      	cbnz	r1, 800f78c <_puts_r+0x78>
 800f750:	2b00      	cmp	r3, #0
 800f752:	da2e      	bge.n	800f7b2 <_puts_r+0x9e>
 800f754:	4622      	mov	r2, r4
 800f756:	210a      	movs	r1, #10
 800f758:	4628      	mov	r0, r5
 800f75a:	f000 f883 	bl	800f864 <__swbuf_r>
 800f75e:	3001      	adds	r0, #1
 800f760:	d011      	beq.n	800f786 <_puts_r+0x72>
 800f762:	200a      	movs	r0, #10
 800f764:	e011      	b.n	800f78a <_puts_r+0x76>
 800f766:	4b17      	ldr	r3, [pc, #92]	; (800f7c4 <_puts_r+0xb0>)
 800f768:	429c      	cmp	r4, r3
 800f76a:	d101      	bne.n	800f770 <_puts_r+0x5c>
 800f76c:	68ac      	ldr	r4, [r5, #8]
 800f76e:	e7e3      	b.n	800f738 <_puts_r+0x24>
 800f770:	4b15      	ldr	r3, [pc, #84]	; (800f7c8 <_puts_r+0xb4>)
 800f772:	429c      	cmp	r4, r3
 800f774:	bf08      	it	eq
 800f776:	68ec      	ldreq	r4, [r5, #12]
 800f778:	e7de      	b.n	800f738 <_puts_r+0x24>
 800f77a:	4621      	mov	r1, r4
 800f77c:	4628      	mov	r0, r5
 800f77e:	f000 f8c3 	bl	800f908 <__swsetup_r>
 800f782:	2800      	cmp	r0, #0
 800f784:	d0dd      	beq.n	800f742 <_puts_r+0x2e>
 800f786:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f78a:	bd70      	pop	{r4, r5, r6, pc}
 800f78c:	2b00      	cmp	r3, #0
 800f78e:	da04      	bge.n	800f79a <_puts_r+0x86>
 800f790:	69a2      	ldr	r2, [r4, #24]
 800f792:	429a      	cmp	r2, r3
 800f794:	dc06      	bgt.n	800f7a4 <_puts_r+0x90>
 800f796:	290a      	cmp	r1, #10
 800f798:	d004      	beq.n	800f7a4 <_puts_r+0x90>
 800f79a:	6823      	ldr	r3, [r4, #0]
 800f79c:	1c5a      	adds	r2, r3, #1
 800f79e:	6022      	str	r2, [r4, #0]
 800f7a0:	7019      	strb	r1, [r3, #0]
 800f7a2:	e7cf      	b.n	800f744 <_puts_r+0x30>
 800f7a4:	4622      	mov	r2, r4
 800f7a6:	4628      	mov	r0, r5
 800f7a8:	f000 f85c 	bl	800f864 <__swbuf_r>
 800f7ac:	3001      	adds	r0, #1
 800f7ae:	d1c9      	bne.n	800f744 <_puts_r+0x30>
 800f7b0:	e7e9      	b.n	800f786 <_puts_r+0x72>
 800f7b2:	6823      	ldr	r3, [r4, #0]
 800f7b4:	200a      	movs	r0, #10
 800f7b6:	1c5a      	adds	r2, r3, #1
 800f7b8:	6022      	str	r2, [r4, #0]
 800f7ba:	7018      	strb	r0, [r3, #0]
 800f7bc:	e7e5      	b.n	800f78a <_puts_r+0x76>
 800f7be:	bf00      	nop
 800f7c0:	08013eb8 	.word	0x08013eb8
 800f7c4:	08013ed8 	.word	0x08013ed8
 800f7c8:	08013e98 	.word	0x08013e98

0800f7cc <puts>:
 800f7cc:	4b02      	ldr	r3, [pc, #8]	; (800f7d8 <puts+0xc>)
 800f7ce:	4601      	mov	r1, r0
 800f7d0:	6818      	ldr	r0, [r3, #0]
 800f7d2:	f7ff bf9f 	b.w	800f714 <_puts_r>
 800f7d6:	bf00      	nop
 800f7d8:	20001cac 	.word	0x20001cac

0800f7dc <sniprintf>:
 800f7dc:	b40c      	push	{r2, r3}
 800f7de:	b530      	push	{r4, r5, lr}
 800f7e0:	4b17      	ldr	r3, [pc, #92]	; (800f840 <sniprintf+0x64>)
 800f7e2:	1e0c      	subs	r4, r1, #0
 800f7e4:	b09d      	sub	sp, #116	; 0x74
 800f7e6:	681d      	ldr	r5, [r3, #0]
 800f7e8:	da08      	bge.n	800f7fc <sniprintf+0x20>
 800f7ea:	238b      	movs	r3, #139	; 0x8b
 800f7ec:	602b      	str	r3, [r5, #0]
 800f7ee:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f7f2:	b01d      	add	sp, #116	; 0x74
 800f7f4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f7f8:	b002      	add	sp, #8
 800f7fa:	4770      	bx	lr
 800f7fc:	f44f 7302 	mov.w	r3, #520	; 0x208
 800f800:	f8ad 3014 	strh.w	r3, [sp, #20]
 800f804:	bf14      	ite	ne
 800f806:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 800f80a:	4623      	moveq	r3, r4
 800f80c:	9304      	str	r3, [sp, #16]
 800f80e:	9307      	str	r3, [sp, #28]
 800f810:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800f814:	9002      	str	r0, [sp, #8]
 800f816:	9006      	str	r0, [sp, #24]
 800f818:	f8ad 3016 	strh.w	r3, [sp, #22]
 800f81c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800f81e:	ab21      	add	r3, sp, #132	; 0x84
 800f820:	a902      	add	r1, sp, #8
 800f822:	4628      	mov	r0, r5
 800f824:	9301      	str	r3, [sp, #4]
 800f826:	f001 fd0d 	bl	8011244 <_svfiprintf_r>
 800f82a:	1c43      	adds	r3, r0, #1
 800f82c:	bfbc      	itt	lt
 800f82e:	238b      	movlt	r3, #139	; 0x8b
 800f830:	602b      	strlt	r3, [r5, #0]
 800f832:	2c00      	cmp	r4, #0
 800f834:	d0dd      	beq.n	800f7f2 <sniprintf+0x16>
 800f836:	9b02      	ldr	r3, [sp, #8]
 800f838:	2200      	movs	r2, #0
 800f83a:	701a      	strb	r2, [r3, #0]
 800f83c:	e7d9      	b.n	800f7f2 <sniprintf+0x16>
 800f83e:	bf00      	nop
 800f840:	20001cac 	.word	0x20001cac

0800f844 <strcat>:
 800f844:	b510      	push	{r4, lr}
 800f846:	4603      	mov	r3, r0
 800f848:	781a      	ldrb	r2, [r3, #0]
 800f84a:	1c5c      	adds	r4, r3, #1
 800f84c:	b93a      	cbnz	r2, 800f85e <strcat+0x1a>
 800f84e:	3b01      	subs	r3, #1
 800f850:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f854:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f858:	2a00      	cmp	r2, #0
 800f85a:	d1f9      	bne.n	800f850 <strcat+0xc>
 800f85c:	bd10      	pop	{r4, pc}
 800f85e:	4623      	mov	r3, r4
 800f860:	e7f2      	b.n	800f848 <strcat+0x4>
	...

0800f864 <__swbuf_r>:
 800f864:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f866:	460e      	mov	r6, r1
 800f868:	4614      	mov	r4, r2
 800f86a:	4605      	mov	r5, r0
 800f86c:	b118      	cbz	r0, 800f876 <__swbuf_r+0x12>
 800f86e:	6983      	ldr	r3, [r0, #24]
 800f870:	b90b      	cbnz	r3, 800f876 <__swbuf_r+0x12>
 800f872:	f000 ffed 	bl	8010850 <__sinit>
 800f876:	4b21      	ldr	r3, [pc, #132]	; (800f8fc <__swbuf_r+0x98>)
 800f878:	429c      	cmp	r4, r3
 800f87a:	d12a      	bne.n	800f8d2 <__swbuf_r+0x6e>
 800f87c:	686c      	ldr	r4, [r5, #4]
 800f87e:	69a3      	ldr	r3, [r4, #24]
 800f880:	60a3      	str	r3, [r4, #8]
 800f882:	89a3      	ldrh	r3, [r4, #12]
 800f884:	071a      	lsls	r2, r3, #28
 800f886:	d52e      	bpl.n	800f8e6 <__swbuf_r+0x82>
 800f888:	6923      	ldr	r3, [r4, #16]
 800f88a:	b363      	cbz	r3, 800f8e6 <__swbuf_r+0x82>
 800f88c:	6923      	ldr	r3, [r4, #16]
 800f88e:	6820      	ldr	r0, [r4, #0]
 800f890:	1ac0      	subs	r0, r0, r3
 800f892:	6963      	ldr	r3, [r4, #20]
 800f894:	b2f6      	uxtb	r6, r6
 800f896:	4283      	cmp	r3, r0
 800f898:	4637      	mov	r7, r6
 800f89a:	dc04      	bgt.n	800f8a6 <__swbuf_r+0x42>
 800f89c:	4621      	mov	r1, r4
 800f89e:	4628      	mov	r0, r5
 800f8a0:	f000 ff6c 	bl	801077c <_fflush_r>
 800f8a4:	bb28      	cbnz	r0, 800f8f2 <__swbuf_r+0x8e>
 800f8a6:	68a3      	ldr	r3, [r4, #8]
 800f8a8:	3b01      	subs	r3, #1
 800f8aa:	60a3      	str	r3, [r4, #8]
 800f8ac:	6823      	ldr	r3, [r4, #0]
 800f8ae:	1c5a      	adds	r2, r3, #1
 800f8b0:	6022      	str	r2, [r4, #0]
 800f8b2:	701e      	strb	r6, [r3, #0]
 800f8b4:	6963      	ldr	r3, [r4, #20]
 800f8b6:	3001      	adds	r0, #1
 800f8b8:	4283      	cmp	r3, r0
 800f8ba:	d004      	beq.n	800f8c6 <__swbuf_r+0x62>
 800f8bc:	89a3      	ldrh	r3, [r4, #12]
 800f8be:	07db      	lsls	r3, r3, #31
 800f8c0:	d519      	bpl.n	800f8f6 <__swbuf_r+0x92>
 800f8c2:	2e0a      	cmp	r6, #10
 800f8c4:	d117      	bne.n	800f8f6 <__swbuf_r+0x92>
 800f8c6:	4621      	mov	r1, r4
 800f8c8:	4628      	mov	r0, r5
 800f8ca:	f000 ff57 	bl	801077c <_fflush_r>
 800f8ce:	b190      	cbz	r0, 800f8f6 <__swbuf_r+0x92>
 800f8d0:	e00f      	b.n	800f8f2 <__swbuf_r+0x8e>
 800f8d2:	4b0b      	ldr	r3, [pc, #44]	; (800f900 <__swbuf_r+0x9c>)
 800f8d4:	429c      	cmp	r4, r3
 800f8d6:	d101      	bne.n	800f8dc <__swbuf_r+0x78>
 800f8d8:	68ac      	ldr	r4, [r5, #8]
 800f8da:	e7d0      	b.n	800f87e <__swbuf_r+0x1a>
 800f8dc:	4b09      	ldr	r3, [pc, #36]	; (800f904 <__swbuf_r+0xa0>)
 800f8de:	429c      	cmp	r4, r3
 800f8e0:	bf08      	it	eq
 800f8e2:	68ec      	ldreq	r4, [r5, #12]
 800f8e4:	e7cb      	b.n	800f87e <__swbuf_r+0x1a>
 800f8e6:	4621      	mov	r1, r4
 800f8e8:	4628      	mov	r0, r5
 800f8ea:	f000 f80d 	bl	800f908 <__swsetup_r>
 800f8ee:	2800      	cmp	r0, #0
 800f8f0:	d0cc      	beq.n	800f88c <__swbuf_r+0x28>
 800f8f2:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800f8f6:	4638      	mov	r0, r7
 800f8f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f8fa:	bf00      	nop
 800f8fc:	08013eb8 	.word	0x08013eb8
 800f900:	08013ed8 	.word	0x08013ed8
 800f904:	08013e98 	.word	0x08013e98

0800f908 <__swsetup_r>:
 800f908:	4b32      	ldr	r3, [pc, #200]	; (800f9d4 <__swsetup_r+0xcc>)
 800f90a:	b570      	push	{r4, r5, r6, lr}
 800f90c:	681d      	ldr	r5, [r3, #0]
 800f90e:	4606      	mov	r6, r0
 800f910:	460c      	mov	r4, r1
 800f912:	b125      	cbz	r5, 800f91e <__swsetup_r+0x16>
 800f914:	69ab      	ldr	r3, [r5, #24]
 800f916:	b913      	cbnz	r3, 800f91e <__swsetup_r+0x16>
 800f918:	4628      	mov	r0, r5
 800f91a:	f000 ff99 	bl	8010850 <__sinit>
 800f91e:	4b2e      	ldr	r3, [pc, #184]	; (800f9d8 <__swsetup_r+0xd0>)
 800f920:	429c      	cmp	r4, r3
 800f922:	d10f      	bne.n	800f944 <__swsetup_r+0x3c>
 800f924:	686c      	ldr	r4, [r5, #4]
 800f926:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f92a:	b29a      	uxth	r2, r3
 800f92c:	0715      	lsls	r5, r2, #28
 800f92e:	d42c      	bmi.n	800f98a <__swsetup_r+0x82>
 800f930:	06d0      	lsls	r0, r2, #27
 800f932:	d411      	bmi.n	800f958 <__swsetup_r+0x50>
 800f934:	2209      	movs	r2, #9
 800f936:	6032      	str	r2, [r6, #0]
 800f938:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f93c:	81a3      	strh	r3, [r4, #12]
 800f93e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f942:	e03e      	b.n	800f9c2 <__swsetup_r+0xba>
 800f944:	4b25      	ldr	r3, [pc, #148]	; (800f9dc <__swsetup_r+0xd4>)
 800f946:	429c      	cmp	r4, r3
 800f948:	d101      	bne.n	800f94e <__swsetup_r+0x46>
 800f94a:	68ac      	ldr	r4, [r5, #8]
 800f94c:	e7eb      	b.n	800f926 <__swsetup_r+0x1e>
 800f94e:	4b24      	ldr	r3, [pc, #144]	; (800f9e0 <__swsetup_r+0xd8>)
 800f950:	429c      	cmp	r4, r3
 800f952:	bf08      	it	eq
 800f954:	68ec      	ldreq	r4, [r5, #12]
 800f956:	e7e6      	b.n	800f926 <__swsetup_r+0x1e>
 800f958:	0751      	lsls	r1, r2, #29
 800f95a:	d512      	bpl.n	800f982 <__swsetup_r+0x7a>
 800f95c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f95e:	b141      	cbz	r1, 800f972 <__swsetup_r+0x6a>
 800f960:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f964:	4299      	cmp	r1, r3
 800f966:	d002      	beq.n	800f96e <__swsetup_r+0x66>
 800f968:	4630      	mov	r0, r6
 800f96a:	f001 fb69 	bl	8011040 <_free_r>
 800f96e:	2300      	movs	r3, #0
 800f970:	6363      	str	r3, [r4, #52]	; 0x34
 800f972:	89a3      	ldrh	r3, [r4, #12]
 800f974:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800f978:	81a3      	strh	r3, [r4, #12]
 800f97a:	2300      	movs	r3, #0
 800f97c:	6063      	str	r3, [r4, #4]
 800f97e:	6923      	ldr	r3, [r4, #16]
 800f980:	6023      	str	r3, [r4, #0]
 800f982:	89a3      	ldrh	r3, [r4, #12]
 800f984:	f043 0308 	orr.w	r3, r3, #8
 800f988:	81a3      	strh	r3, [r4, #12]
 800f98a:	6923      	ldr	r3, [r4, #16]
 800f98c:	b94b      	cbnz	r3, 800f9a2 <__swsetup_r+0x9a>
 800f98e:	89a3      	ldrh	r3, [r4, #12]
 800f990:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800f994:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f998:	d003      	beq.n	800f9a2 <__swsetup_r+0x9a>
 800f99a:	4621      	mov	r1, r4
 800f99c:	4630      	mov	r0, r6
 800f99e:	f001 f813 	bl	80109c8 <__smakebuf_r>
 800f9a2:	89a2      	ldrh	r2, [r4, #12]
 800f9a4:	f012 0301 	ands.w	r3, r2, #1
 800f9a8:	d00c      	beq.n	800f9c4 <__swsetup_r+0xbc>
 800f9aa:	2300      	movs	r3, #0
 800f9ac:	60a3      	str	r3, [r4, #8]
 800f9ae:	6963      	ldr	r3, [r4, #20]
 800f9b0:	425b      	negs	r3, r3
 800f9b2:	61a3      	str	r3, [r4, #24]
 800f9b4:	6923      	ldr	r3, [r4, #16]
 800f9b6:	b953      	cbnz	r3, 800f9ce <__swsetup_r+0xc6>
 800f9b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f9bc:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800f9c0:	d1ba      	bne.n	800f938 <__swsetup_r+0x30>
 800f9c2:	bd70      	pop	{r4, r5, r6, pc}
 800f9c4:	0792      	lsls	r2, r2, #30
 800f9c6:	bf58      	it	pl
 800f9c8:	6963      	ldrpl	r3, [r4, #20]
 800f9ca:	60a3      	str	r3, [r4, #8]
 800f9cc:	e7f2      	b.n	800f9b4 <__swsetup_r+0xac>
 800f9ce:	2000      	movs	r0, #0
 800f9d0:	e7f7      	b.n	800f9c2 <__swsetup_r+0xba>
 800f9d2:	bf00      	nop
 800f9d4:	20001cac 	.word	0x20001cac
 800f9d8:	08013eb8 	.word	0x08013eb8
 800f9dc:	08013ed8 	.word	0x08013ed8
 800f9e0:	08013e98 	.word	0x08013e98

0800f9e4 <quorem>:
 800f9e4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f9e8:	6903      	ldr	r3, [r0, #16]
 800f9ea:	690c      	ldr	r4, [r1, #16]
 800f9ec:	42a3      	cmp	r3, r4
 800f9ee:	4680      	mov	r8, r0
 800f9f0:	f2c0 8082 	blt.w	800faf8 <quorem+0x114>
 800f9f4:	3c01      	subs	r4, #1
 800f9f6:	f101 0714 	add.w	r7, r1, #20
 800f9fa:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800f9fe:	f100 0614 	add.w	r6, r0, #20
 800fa02:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800fa06:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800fa0a:	eb06 030c 	add.w	r3, r6, ip
 800fa0e:	3501      	adds	r5, #1
 800fa10:	eb07 090c 	add.w	r9, r7, ip
 800fa14:	9301      	str	r3, [sp, #4]
 800fa16:	fbb0 f5f5 	udiv	r5, r0, r5
 800fa1a:	b395      	cbz	r5, 800fa82 <quorem+0x9e>
 800fa1c:	f04f 0a00 	mov.w	sl, #0
 800fa20:	4638      	mov	r0, r7
 800fa22:	46b6      	mov	lr, r6
 800fa24:	46d3      	mov	fp, sl
 800fa26:	f850 2b04 	ldr.w	r2, [r0], #4
 800fa2a:	b293      	uxth	r3, r2
 800fa2c:	fb05 a303 	mla	r3, r5, r3, sl
 800fa30:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800fa34:	b29b      	uxth	r3, r3
 800fa36:	ebab 0303 	sub.w	r3, fp, r3
 800fa3a:	0c12      	lsrs	r2, r2, #16
 800fa3c:	f8de b000 	ldr.w	fp, [lr]
 800fa40:	fb05 a202 	mla	r2, r5, r2, sl
 800fa44:	fa13 f38b 	uxtah	r3, r3, fp
 800fa48:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800fa4c:	fa1f fb82 	uxth.w	fp, r2
 800fa50:	f8de 2000 	ldr.w	r2, [lr]
 800fa54:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800fa58:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800fa5c:	b29b      	uxth	r3, r3
 800fa5e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fa62:	4581      	cmp	r9, r0
 800fa64:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800fa68:	f84e 3b04 	str.w	r3, [lr], #4
 800fa6c:	d2db      	bcs.n	800fa26 <quorem+0x42>
 800fa6e:	f856 300c 	ldr.w	r3, [r6, ip]
 800fa72:	b933      	cbnz	r3, 800fa82 <quorem+0x9e>
 800fa74:	9b01      	ldr	r3, [sp, #4]
 800fa76:	3b04      	subs	r3, #4
 800fa78:	429e      	cmp	r6, r3
 800fa7a:	461a      	mov	r2, r3
 800fa7c:	d330      	bcc.n	800fae0 <quorem+0xfc>
 800fa7e:	f8c8 4010 	str.w	r4, [r8, #16]
 800fa82:	4640      	mov	r0, r8
 800fa84:	f001 fa08 	bl	8010e98 <__mcmp>
 800fa88:	2800      	cmp	r0, #0
 800fa8a:	db25      	blt.n	800fad8 <quorem+0xf4>
 800fa8c:	3501      	adds	r5, #1
 800fa8e:	4630      	mov	r0, r6
 800fa90:	f04f 0c00 	mov.w	ip, #0
 800fa94:	f857 2b04 	ldr.w	r2, [r7], #4
 800fa98:	f8d0 e000 	ldr.w	lr, [r0]
 800fa9c:	b293      	uxth	r3, r2
 800fa9e:	ebac 0303 	sub.w	r3, ip, r3
 800faa2:	0c12      	lsrs	r2, r2, #16
 800faa4:	fa13 f38e 	uxtah	r3, r3, lr
 800faa8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800faac:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800fab0:	b29b      	uxth	r3, r3
 800fab2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fab6:	45b9      	cmp	r9, r7
 800fab8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800fabc:	f840 3b04 	str.w	r3, [r0], #4
 800fac0:	d2e8      	bcs.n	800fa94 <quorem+0xb0>
 800fac2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800fac6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800faca:	b92a      	cbnz	r2, 800fad8 <quorem+0xf4>
 800facc:	3b04      	subs	r3, #4
 800face:	429e      	cmp	r6, r3
 800fad0:	461a      	mov	r2, r3
 800fad2:	d30b      	bcc.n	800faec <quorem+0x108>
 800fad4:	f8c8 4010 	str.w	r4, [r8, #16]
 800fad8:	4628      	mov	r0, r5
 800fada:	b003      	add	sp, #12
 800fadc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fae0:	6812      	ldr	r2, [r2, #0]
 800fae2:	3b04      	subs	r3, #4
 800fae4:	2a00      	cmp	r2, #0
 800fae6:	d1ca      	bne.n	800fa7e <quorem+0x9a>
 800fae8:	3c01      	subs	r4, #1
 800faea:	e7c5      	b.n	800fa78 <quorem+0x94>
 800faec:	6812      	ldr	r2, [r2, #0]
 800faee:	3b04      	subs	r3, #4
 800faf0:	2a00      	cmp	r2, #0
 800faf2:	d1ef      	bne.n	800fad4 <quorem+0xf0>
 800faf4:	3c01      	subs	r4, #1
 800faf6:	e7ea      	b.n	800face <quorem+0xea>
 800faf8:	2000      	movs	r0, #0
 800fafa:	e7ee      	b.n	800fada <quorem+0xf6>
 800fafc:	0000      	movs	r0, r0
	...

0800fb00 <_dtoa_r>:
 800fb00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb04:	ec57 6b10 	vmov	r6, r7, d0
 800fb08:	b097      	sub	sp, #92	; 0x5c
 800fb0a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800fb0c:	9106      	str	r1, [sp, #24]
 800fb0e:	4604      	mov	r4, r0
 800fb10:	920b      	str	r2, [sp, #44]	; 0x2c
 800fb12:	9312      	str	r3, [sp, #72]	; 0x48
 800fb14:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800fb18:	e9cd 6700 	strd	r6, r7, [sp]
 800fb1c:	b93d      	cbnz	r5, 800fb2e <_dtoa_r+0x2e>
 800fb1e:	2010      	movs	r0, #16
 800fb20:	f000 ff92 	bl	8010a48 <malloc>
 800fb24:	6260      	str	r0, [r4, #36]	; 0x24
 800fb26:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800fb2a:	6005      	str	r5, [r0, #0]
 800fb2c:	60c5      	str	r5, [r0, #12]
 800fb2e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fb30:	6819      	ldr	r1, [r3, #0]
 800fb32:	b151      	cbz	r1, 800fb4a <_dtoa_r+0x4a>
 800fb34:	685a      	ldr	r2, [r3, #4]
 800fb36:	604a      	str	r2, [r1, #4]
 800fb38:	2301      	movs	r3, #1
 800fb3a:	4093      	lsls	r3, r2
 800fb3c:	608b      	str	r3, [r1, #8]
 800fb3e:	4620      	mov	r0, r4
 800fb40:	f000 ffc9 	bl	8010ad6 <_Bfree>
 800fb44:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fb46:	2200      	movs	r2, #0
 800fb48:	601a      	str	r2, [r3, #0]
 800fb4a:	1e3b      	subs	r3, r7, #0
 800fb4c:	bfbb      	ittet	lt
 800fb4e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800fb52:	9301      	strlt	r3, [sp, #4]
 800fb54:	2300      	movge	r3, #0
 800fb56:	2201      	movlt	r2, #1
 800fb58:	bfac      	ite	ge
 800fb5a:	f8c8 3000 	strge.w	r3, [r8]
 800fb5e:	f8c8 2000 	strlt.w	r2, [r8]
 800fb62:	4baf      	ldr	r3, [pc, #700]	; (800fe20 <_dtoa_r+0x320>)
 800fb64:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800fb68:	ea33 0308 	bics.w	r3, r3, r8
 800fb6c:	d114      	bne.n	800fb98 <_dtoa_r+0x98>
 800fb6e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800fb70:	f242 730f 	movw	r3, #9999	; 0x270f
 800fb74:	6013      	str	r3, [r2, #0]
 800fb76:	9b00      	ldr	r3, [sp, #0]
 800fb78:	b923      	cbnz	r3, 800fb84 <_dtoa_r+0x84>
 800fb7a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800fb7e:	2800      	cmp	r0, #0
 800fb80:	f000 8542 	beq.w	8010608 <_dtoa_r+0xb08>
 800fb84:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fb86:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800fe34 <_dtoa_r+0x334>
 800fb8a:	2b00      	cmp	r3, #0
 800fb8c:	f000 8544 	beq.w	8010618 <_dtoa_r+0xb18>
 800fb90:	f10b 0303 	add.w	r3, fp, #3
 800fb94:	f000 bd3e 	b.w	8010614 <_dtoa_r+0xb14>
 800fb98:	e9dd 6700 	ldrd	r6, r7, [sp]
 800fb9c:	2200      	movs	r2, #0
 800fb9e:	2300      	movs	r3, #0
 800fba0:	4630      	mov	r0, r6
 800fba2:	4639      	mov	r1, r7
 800fba4:	f7f0 ffb8 	bl	8000b18 <__aeabi_dcmpeq>
 800fba8:	4681      	mov	r9, r0
 800fbaa:	b168      	cbz	r0, 800fbc8 <_dtoa_r+0xc8>
 800fbac:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800fbae:	2301      	movs	r3, #1
 800fbb0:	6013      	str	r3, [r2, #0]
 800fbb2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fbb4:	2b00      	cmp	r3, #0
 800fbb6:	f000 8524 	beq.w	8010602 <_dtoa_r+0xb02>
 800fbba:	4b9a      	ldr	r3, [pc, #616]	; (800fe24 <_dtoa_r+0x324>)
 800fbbc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800fbbe:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 800fbc2:	6013      	str	r3, [r2, #0]
 800fbc4:	f000 bd28 	b.w	8010618 <_dtoa_r+0xb18>
 800fbc8:	aa14      	add	r2, sp, #80	; 0x50
 800fbca:	a915      	add	r1, sp, #84	; 0x54
 800fbcc:	ec47 6b10 	vmov	d0, r6, r7
 800fbd0:	4620      	mov	r0, r4
 800fbd2:	f001 f9d8 	bl	8010f86 <__d2b>
 800fbd6:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800fbda:	9004      	str	r0, [sp, #16]
 800fbdc:	2d00      	cmp	r5, #0
 800fbde:	d07c      	beq.n	800fcda <_dtoa_r+0x1da>
 800fbe0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800fbe4:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800fbe8:	46b2      	mov	sl, r6
 800fbea:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800fbee:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800fbf2:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800fbf6:	2200      	movs	r2, #0
 800fbf8:	4b8b      	ldr	r3, [pc, #556]	; (800fe28 <_dtoa_r+0x328>)
 800fbfa:	4650      	mov	r0, sl
 800fbfc:	4659      	mov	r1, fp
 800fbfe:	f7f0 fb6b 	bl	80002d8 <__aeabi_dsub>
 800fc02:	a381      	add	r3, pc, #516	; (adr r3, 800fe08 <_dtoa_r+0x308>)
 800fc04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc08:	f7f0 fd1e 	bl	8000648 <__aeabi_dmul>
 800fc0c:	a380      	add	r3, pc, #512	; (adr r3, 800fe10 <_dtoa_r+0x310>)
 800fc0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc12:	f7f0 fb63 	bl	80002dc <__adddf3>
 800fc16:	4606      	mov	r6, r0
 800fc18:	4628      	mov	r0, r5
 800fc1a:	460f      	mov	r7, r1
 800fc1c:	f7f0 fcaa 	bl	8000574 <__aeabi_i2d>
 800fc20:	a37d      	add	r3, pc, #500	; (adr r3, 800fe18 <_dtoa_r+0x318>)
 800fc22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc26:	f7f0 fd0f 	bl	8000648 <__aeabi_dmul>
 800fc2a:	4602      	mov	r2, r0
 800fc2c:	460b      	mov	r3, r1
 800fc2e:	4630      	mov	r0, r6
 800fc30:	4639      	mov	r1, r7
 800fc32:	f7f0 fb53 	bl	80002dc <__adddf3>
 800fc36:	4606      	mov	r6, r0
 800fc38:	460f      	mov	r7, r1
 800fc3a:	f7f0 ffb5 	bl	8000ba8 <__aeabi_d2iz>
 800fc3e:	2200      	movs	r2, #0
 800fc40:	4682      	mov	sl, r0
 800fc42:	2300      	movs	r3, #0
 800fc44:	4630      	mov	r0, r6
 800fc46:	4639      	mov	r1, r7
 800fc48:	f7f0 ff70 	bl	8000b2c <__aeabi_dcmplt>
 800fc4c:	b148      	cbz	r0, 800fc62 <_dtoa_r+0x162>
 800fc4e:	4650      	mov	r0, sl
 800fc50:	f7f0 fc90 	bl	8000574 <__aeabi_i2d>
 800fc54:	4632      	mov	r2, r6
 800fc56:	463b      	mov	r3, r7
 800fc58:	f7f0 ff5e 	bl	8000b18 <__aeabi_dcmpeq>
 800fc5c:	b908      	cbnz	r0, 800fc62 <_dtoa_r+0x162>
 800fc5e:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800fc62:	f1ba 0f16 	cmp.w	sl, #22
 800fc66:	d859      	bhi.n	800fd1c <_dtoa_r+0x21c>
 800fc68:	4970      	ldr	r1, [pc, #448]	; (800fe2c <_dtoa_r+0x32c>)
 800fc6a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800fc6e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fc72:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fc76:	f7f0 ff77 	bl	8000b68 <__aeabi_dcmpgt>
 800fc7a:	2800      	cmp	r0, #0
 800fc7c:	d050      	beq.n	800fd20 <_dtoa_r+0x220>
 800fc7e:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800fc82:	2300      	movs	r3, #0
 800fc84:	930f      	str	r3, [sp, #60]	; 0x3c
 800fc86:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800fc88:	1b5d      	subs	r5, r3, r5
 800fc8a:	f1b5 0801 	subs.w	r8, r5, #1
 800fc8e:	bf49      	itett	mi
 800fc90:	f1c5 0301 	rsbmi	r3, r5, #1
 800fc94:	2300      	movpl	r3, #0
 800fc96:	9305      	strmi	r3, [sp, #20]
 800fc98:	f04f 0800 	movmi.w	r8, #0
 800fc9c:	bf58      	it	pl
 800fc9e:	9305      	strpl	r3, [sp, #20]
 800fca0:	f1ba 0f00 	cmp.w	sl, #0
 800fca4:	db3e      	blt.n	800fd24 <_dtoa_r+0x224>
 800fca6:	2300      	movs	r3, #0
 800fca8:	44d0      	add	r8, sl
 800fcaa:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800fcae:	9307      	str	r3, [sp, #28]
 800fcb0:	9b06      	ldr	r3, [sp, #24]
 800fcb2:	2b09      	cmp	r3, #9
 800fcb4:	f200 8090 	bhi.w	800fdd8 <_dtoa_r+0x2d8>
 800fcb8:	2b05      	cmp	r3, #5
 800fcba:	bfc4      	itt	gt
 800fcbc:	3b04      	subgt	r3, #4
 800fcbe:	9306      	strgt	r3, [sp, #24]
 800fcc0:	9b06      	ldr	r3, [sp, #24]
 800fcc2:	f1a3 0302 	sub.w	r3, r3, #2
 800fcc6:	bfcc      	ite	gt
 800fcc8:	2500      	movgt	r5, #0
 800fcca:	2501      	movle	r5, #1
 800fccc:	2b03      	cmp	r3, #3
 800fcce:	f200 808f 	bhi.w	800fdf0 <_dtoa_r+0x2f0>
 800fcd2:	e8df f003 	tbb	[pc, r3]
 800fcd6:	7f7d      	.short	0x7f7d
 800fcd8:	7131      	.short	0x7131
 800fcda:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800fcde:	441d      	add	r5, r3
 800fce0:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800fce4:	2820      	cmp	r0, #32
 800fce6:	dd13      	ble.n	800fd10 <_dtoa_r+0x210>
 800fce8:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800fcec:	9b00      	ldr	r3, [sp, #0]
 800fcee:	fa08 f800 	lsl.w	r8, r8, r0
 800fcf2:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800fcf6:	fa23 f000 	lsr.w	r0, r3, r0
 800fcfa:	ea48 0000 	orr.w	r0, r8, r0
 800fcfe:	f7f0 fc29 	bl	8000554 <__aeabi_ui2d>
 800fd02:	2301      	movs	r3, #1
 800fd04:	4682      	mov	sl, r0
 800fd06:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800fd0a:	3d01      	subs	r5, #1
 800fd0c:	9313      	str	r3, [sp, #76]	; 0x4c
 800fd0e:	e772      	b.n	800fbf6 <_dtoa_r+0xf6>
 800fd10:	9b00      	ldr	r3, [sp, #0]
 800fd12:	f1c0 0020 	rsb	r0, r0, #32
 800fd16:	fa03 f000 	lsl.w	r0, r3, r0
 800fd1a:	e7f0      	b.n	800fcfe <_dtoa_r+0x1fe>
 800fd1c:	2301      	movs	r3, #1
 800fd1e:	e7b1      	b.n	800fc84 <_dtoa_r+0x184>
 800fd20:	900f      	str	r0, [sp, #60]	; 0x3c
 800fd22:	e7b0      	b.n	800fc86 <_dtoa_r+0x186>
 800fd24:	9b05      	ldr	r3, [sp, #20]
 800fd26:	eba3 030a 	sub.w	r3, r3, sl
 800fd2a:	9305      	str	r3, [sp, #20]
 800fd2c:	f1ca 0300 	rsb	r3, sl, #0
 800fd30:	9307      	str	r3, [sp, #28]
 800fd32:	2300      	movs	r3, #0
 800fd34:	930e      	str	r3, [sp, #56]	; 0x38
 800fd36:	e7bb      	b.n	800fcb0 <_dtoa_r+0x1b0>
 800fd38:	2301      	movs	r3, #1
 800fd3a:	930a      	str	r3, [sp, #40]	; 0x28
 800fd3c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fd3e:	2b00      	cmp	r3, #0
 800fd40:	dd59      	ble.n	800fdf6 <_dtoa_r+0x2f6>
 800fd42:	9302      	str	r3, [sp, #8]
 800fd44:	4699      	mov	r9, r3
 800fd46:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800fd48:	2200      	movs	r2, #0
 800fd4a:	6072      	str	r2, [r6, #4]
 800fd4c:	2204      	movs	r2, #4
 800fd4e:	f102 0014 	add.w	r0, r2, #20
 800fd52:	4298      	cmp	r0, r3
 800fd54:	6871      	ldr	r1, [r6, #4]
 800fd56:	d953      	bls.n	800fe00 <_dtoa_r+0x300>
 800fd58:	4620      	mov	r0, r4
 800fd5a:	f000 fe88 	bl	8010a6e <_Balloc>
 800fd5e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fd60:	6030      	str	r0, [r6, #0]
 800fd62:	f1b9 0f0e 	cmp.w	r9, #14
 800fd66:	f8d3 b000 	ldr.w	fp, [r3]
 800fd6a:	f200 80e6 	bhi.w	800ff3a <_dtoa_r+0x43a>
 800fd6e:	2d00      	cmp	r5, #0
 800fd70:	f000 80e3 	beq.w	800ff3a <_dtoa_r+0x43a>
 800fd74:	ed9d 7b00 	vldr	d7, [sp]
 800fd78:	f1ba 0f00 	cmp.w	sl, #0
 800fd7c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800fd80:	dd74      	ble.n	800fe6c <_dtoa_r+0x36c>
 800fd82:	4a2a      	ldr	r2, [pc, #168]	; (800fe2c <_dtoa_r+0x32c>)
 800fd84:	f00a 030f 	and.w	r3, sl, #15
 800fd88:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800fd8c:	ed93 7b00 	vldr	d7, [r3]
 800fd90:	ea4f 162a 	mov.w	r6, sl, asr #4
 800fd94:	06f0      	lsls	r0, r6, #27
 800fd96:	ed8d 7b08 	vstr	d7, [sp, #32]
 800fd9a:	d565      	bpl.n	800fe68 <_dtoa_r+0x368>
 800fd9c:	4b24      	ldr	r3, [pc, #144]	; (800fe30 <_dtoa_r+0x330>)
 800fd9e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800fda2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800fda6:	f7f0 fd79 	bl	800089c <__aeabi_ddiv>
 800fdaa:	e9cd 0100 	strd	r0, r1, [sp]
 800fdae:	f006 060f 	and.w	r6, r6, #15
 800fdb2:	2503      	movs	r5, #3
 800fdb4:	4f1e      	ldr	r7, [pc, #120]	; (800fe30 <_dtoa_r+0x330>)
 800fdb6:	e04c      	b.n	800fe52 <_dtoa_r+0x352>
 800fdb8:	2301      	movs	r3, #1
 800fdba:	930a      	str	r3, [sp, #40]	; 0x28
 800fdbc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fdbe:	4453      	add	r3, sl
 800fdc0:	f103 0901 	add.w	r9, r3, #1
 800fdc4:	9302      	str	r3, [sp, #8]
 800fdc6:	464b      	mov	r3, r9
 800fdc8:	2b01      	cmp	r3, #1
 800fdca:	bfb8      	it	lt
 800fdcc:	2301      	movlt	r3, #1
 800fdce:	e7ba      	b.n	800fd46 <_dtoa_r+0x246>
 800fdd0:	2300      	movs	r3, #0
 800fdd2:	e7b2      	b.n	800fd3a <_dtoa_r+0x23a>
 800fdd4:	2300      	movs	r3, #0
 800fdd6:	e7f0      	b.n	800fdba <_dtoa_r+0x2ba>
 800fdd8:	2501      	movs	r5, #1
 800fdda:	2300      	movs	r3, #0
 800fddc:	9306      	str	r3, [sp, #24]
 800fdde:	950a      	str	r5, [sp, #40]	; 0x28
 800fde0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800fde4:	9302      	str	r3, [sp, #8]
 800fde6:	4699      	mov	r9, r3
 800fde8:	2200      	movs	r2, #0
 800fdea:	2312      	movs	r3, #18
 800fdec:	920b      	str	r2, [sp, #44]	; 0x2c
 800fdee:	e7aa      	b.n	800fd46 <_dtoa_r+0x246>
 800fdf0:	2301      	movs	r3, #1
 800fdf2:	930a      	str	r3, [sp, #40]	; 0x28
 800fdf4:	e7f4      	b.n	800fde0 <_dtoa_r+0x2e0>
 800fdf6:	2301      	movs	r3, #1
 800fdf8:	9302      	str	r3, [sp, #8]
 800fdfa:	4699      	mov	r9, r3
 800fdfc:	461a      	mov	r2, r3
 800fdfe:	e7f5      	b.n	800fdec <_dtoa_r+0x2ec>
 800fe00:	3101      	adds	r1, #1
 800fe02:	6071      	str	r1, [r6, #4]
 800fe04:	0052      	lsls	r2, r2, #1
 800fe06:	e7a2      	b.n	800fd4e <_dtoa_r+0x24e>
 800fe08:	636f4361 	.word	0x636f4361
 800fe0c:	3fd287a7 	.word	0x3fd287a7
 800fe10:	8b60c8b3 	.word	0x8b60c8b3
 800fe14:	3fc68a28 	.word	0x3fc68a28
 800fe18:	509f79fb 	.word	0x509f79fb
 800fe1c:	3fd34413 	.word	0x3fd34413
 800fe20:	7ff00000 	.word	0x7ff00000
 800fe24:	08014115 	.word	0x08014115
 800fe28:	3ff80000 	.word	0x3ff80000
 800fe2c:	08013f20 	.word	0x08013f20
 800fe30:	08013ef8 	.word	0x08013ef8
 800fe34:	08013e93 	.word	0x08013e93
 800fe38:	07f1      	lsls	r1, r6, #31
 800fe3a:	d508      	bpl.n	800fe4e <_dtoa_r+0x34e>
 800fe3c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800fe40:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fe44:	f7f0 fc00 	bl	8000648 <__aeabi_dmul>
 800fe48:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800fe4c:	3501      	adds	r5, #1
 800fe4e:	1076      	asrs	r6, r6, #1
 800fe50:	3708      	adds	r7, #8
 800fe52:	2e00      	cmp	r6, #0
 800fe54:	d1f0      	bne.n	800fe38 <_dtoa_r+0x338>
 800fe56:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800fe5a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fe5e:	f7f0 fd1d 	bl	800089c <__aeabi_ddiv>
 800fe62:	e9cd 0100 	strd	r0, r1, [sp]
 800fe66:	e01a      	b.n	800fe9e <_dtoa_r+0x39e>
 800fe68:	2502      	movs	r5, #2
 800fe6a:	e7a3      	b.n	800fdb4 <_dtoa_r+0x2b4>
 800fe6c:	f000 80a0 	beq.w	800ffb0 <_dtoa_r+0x4b0>
 800fe70:	f1ca 0600 	rsb	r6, sl, #0
 800fe74:	4b9f      	ldr	r3, [pc, #636]	; (80100f4 <_dtoa_r+0x5f4>)
 800fe76:	4fa0      	ldr	r7, [pc, #640]	; (80100f8 <_dtoa_r+0x5f8>)
 800fe78:	f006 020f 	and.w	r2, r6, #15
 800fe7c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800fe80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe84:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800fe88:	f7f0 fbde 	bl	8000648 <__aeabi_dmul>
 800fe8c:	e9cd 0100 	strd	r0, r1, [sp]
 800fe90:	1136      	asrs	r6, r6, #4
 800fe92:	2300      	movs	r3, #0
 800fe94:	2502      	movs	r5, #2
 800fe96:	2e00      	cmp	r6, #0
 800fe98:	d17f      	bne.n	800ff9a <_dtoa_r+0x49a>
 800fe9a:	2b00      	cmp	r3, #0
 800fe9c:	d1e1      	bne.n	800fe62 <_dtoa_r+0x362>
 800fe9e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800fea0:	2b00      	cmp	r3, #0
 800fea2:	f000 8087 	beq.w	800ffb4 <_dtoa_r+0x4b4>
 800fea6:	e9dd 6700 	ldrd	r6, r7, [sp]
 800feaa:	2200      	movs	r2, #0
 800feac:	4b93      	ldr	r3, [pc, #588]	; (80100fc <_dtoa_r+0x5fc>)
 800feae:	4630      	mov	r0, r6
 800feb0:	4639      	mov	r1, r7
 800feb2:	f7f0 fe3b 	bl	8000b2c <__aeabi_dcmplt>
 800feb6:	2800      	cmp	r0, #0
 800feb8:	d07c      	beq.n	800ffb4 <_dtoa_r+0x4b4>
 800feba:	f1b9 0f00 	cmp.w	r9, #0
 800febe:	d079      	beq.n	800ffb4 <_dtoa_r+0x4b4>
 800fec0:	9b02      	ldr	r3, [sp, #8]
 800fec2:	2b00      	cmp	r3, #0
 800fec4:	dd35      	ble.n	800ff32 <_dtoa_r+0x432>
 800fec6:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800feca:	9308      	str	r3, [sp, #32]
 800fecc:	4639      	mov	r1, r7
 800fece:	2200      	movs	r2, #0
 800fed0:	4b8b      	ldr	r3, [pc, #556]	; (8010100 <_dtoa_r+0x600>)
 800fed2:	4630      	mov	r0, r6
 800fed4:	f7f0 fbb8 	bl	8000648 <__aeabi_dmul>
 800fed8:	e9cd 0100 	strd	r0, r1, [sp]
 800fedc:	9f02      	ldr	r7, [sp, #8]
 800fede:	3501      	adds	r5, #1
 800fee0:	4628      	mov	r0, r5
 800fee2:	f7f0 fb47 	bl	8000574 <__aeabi_i2d>
 800fee6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800feea:	f7f0 fbad 	bl	8000648 <__aeabi_dmul>
 800feee:	2200      	movs	r2, #0
 800fef0:	4b84      	ldr	r3, [pc, #528]	; (8010104 <_dtoa_r+0x604>)
 800fef2:	f7f0 f9f3 	bl	80002dc <__adddf3>
 800fef6:	4605      	mov	r5, r0
 800fef8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800fefc:	2f00      	cmp	r7, #0
 800fefe:	d15d      	bne.n	800ffbc <_dtoa_r+0x4bc>
 800ff00:	2200      	movs	r2, #0
 800ff02:	4b81      	ldr	r3, [pc, #516]	; (8010108 <_dtoa_r+0x608>)
 800ff04:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ff08:	f7f0 f9e6 	bl	80002d8 <__aeabi_dsub>
 800ff0c:	462a      	mov	r2, r5
 800ff0e:	4633      	mov	r3, r6
 800ff10:	e9cd 0100 	strd	r0, r1, [sp]
 800ff14:	f7f0 fe28 	bl	8000b68 <__aeabi_dcmpgt>
 800ff18:	2800      	cmp	r0, #0
 800ff1a:	f040 8288 	bne.w	801042e <_dtoa_r+0x92e>
 800ff1e:	462a      	mov	r2, r5
 800ff20:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800ff24:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ff28:	f7f0 fe00 	bl	8000b2c <__aeabi_dcmplt>
 800ff2c:	2800      	cmp	r0, #0
 800ff2e:	f040 827c 	bne.w	801042a <_dtoa_r+0x92a>
 800ff32:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ff36:	e9cd 2300 	strd	r2, r3, [sp]
 800ff3a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ff3c:	2b00      	cmp	r3, #0
 800ff3e:	f2c0 8150 	blt.w	80101e2 <_dtoa_r+0x6e2>
 800ff42:	f1ba 0f0e 	cmp.w	sl, #14
 800ff46:	f300 814c 	bgt.w	80101e2 <_dtoa_r+0x6e2>
 800ff4a:	4b6a      	ldr	r3, [pc, #424]	; (80100f4 <_dtoa_r+0x5f4>)
 800ff4c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800ff50:	ed93 7b00 	vldr	d7, [r3]
 800ff54:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ff56:	2b00      	cmp	r3, #0
 800ff58:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ff5c:	f280 80d8 	bge.w	8010110 <_dtoa_r+0x610>
 800ff60:	f1b9 0f00 	cmp.w	r9, #0
 800ff64:	f300 80d4 	bgt.w	8010110 <_dtoa_r+0x610>
 800ff68:	f040 825e 	bne.w	8010428 <_dtoa_r+0x928>
 800ff6c:	2200      	movs	r2, #0
 800ff6e:	4b66      	ldr	r3, [pc, #408]	; (8010108 <_dtoa_r+0x608>)
 800ff70:	ec51 0b17 	vmov	r0, r1, d7
 800ff74:	f7f0 fb68 	bl	8000648 <__aeabi_dmul>
 800ff78:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ff7c:	f7f0 fdea 	bl	8000b54 <__aeabi_dcmpge>
 800ff80:	464f      	mov	r7, r9
 800ff82:	464e      	mov	r6, r9
 800ff84:	2800      	cmp	r0, #0
 800ff86:	f040 8234 	bne.w	80103f2 <_dtoa_r+0x8f2>
 800ff8a:	2331      	movs	r3, #49	; 0x31
 800ff8c:	f10b 0501 	add.w	r5, fp, #1
 800ff90:	f88b 3000 	strb.w	r3, [fp]
 800ff94:	f10a 0a01 	add.w	sl, sl, #1
 800ff98:	e22f      	b.n	80103fa <_dtoa_r+0x8fa>
 800ff9a:	07f2      	lsls	r2, r6, #31
 800ff9c:	d505      	bpl.n	800ffaa <_dtoa_r+0x4aa>
 800ff9e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ffa2:	f7f0 fb51 	bl	8000648 <__aeabi_dmul>
 800ffa6:	3501      	adds	r5, #1
 800ffa8:	2301      	movs	r3, #1
 800ffaa:	1076      	asrs	r6, r6, #1
 800ffac:	3708      	adds	r7, #8
 800ffae:	e772      	b.n	800fe96 <_dtoa_r+0x396>
 800ffb0:	2502      	movs	r5, #2
 800ffb2:	e774      	b.n	800fe9e <_dtoa_r+0x39e>
 800ffb4:	f8cd a020 	str.w	sl, [sp, #32]
 800ffb8:	464f      	mov	r7, r9
 800ffba:	e791      	b.n	800fee0 <_dtoa_r+0x3e0>
 800ffbc:	4b4d      	ldr	r3, [pc, #308]	; (80100f4 <_dtoa_r+0x5f4>)
 800ffbe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ffc2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800ffc6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ffc8:	2b00      	cmp	r3, #0
 800ffca:	d047      	beq.n	801005c <_dtoa_r+0x55c>
 800ffcc:	4602      	mov	r2, r0
 800ffce:	460b      	mov	r3, r1
 800ffd0:	2000      	movs	r0, #0
 800ffd2:	494e      	ldr	r1, [pc, #312]	; (801010c <_dtoa_r+0x60c>)
 800ffd4:	f7f0 fc62 	bl	800089c <__aeabi_ddiv>
 800ffd8:	462a      	mov	r2, r5
 800ffda:	4633      	mov	r3, r6
 800ffdc:	f7f0 f97c 	bl	80002d8 <__aeabi_dsub>
 800ffe0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800ffe4:	465d      	mov	r5, fp
 800ffe6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ffea:	f7f0 fddd 	bl	8000ba8 <__aeabi_d2iz>
 800ffee:	4606      	mov	r6, r0
 800fff0:	f7f0 fac0 	bl	8000574 <__aeabi_i2d>
 800fff4:	4602      	mov	r2, r0
 800fff6:	460b      	mov	r3, r1
 800fff8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fffc:	f7f0 f96c 	bl	80002d8 <__aeabi_dsub>
 8010000:	3630      	adds	r6, #48	; 0x30
 8010002:	f805 6b01 	strb.w	r6, [r5], #1
 8010006:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 801000a:	e9cd 0100 	strd	r0, r1, [sp]
 801000e:	f7f0 fd8d 	bl	8000b2c <__aeabi_dcmplt>
 8010012:	2800      	cmp	r0, #0
 8010014:	d163      	bne.n	80100de <_dtoa_r+0x5de>
 8010016:	e9dd 2300 	ldrd	r2, r3, [sp]
 801001a:	2000      	movs	r0, #0
 801001c:	4937      	ldr	r1, [pc, #220]	; (80100fc <_dtoa_r+0x5fc>)
 801001e:	f7f0 f95b 	bl	80002d8 <__aeabi_dsub>
 8010022:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8010026:	f7f0 fd81 	bl	8000b2c <__aeabi_dcmplt>
 801002a:	2800      	cmp	r0, #0
 801002c:	f040 80b7 	bne.w	801019e <_dtoa_r+0x69e>
 8010030:	eba5 030b 	sub.w	r3, r5, fp
 8010034:	429f      	cmp	r7, r3
 8010036:	f77f af7c 	ble.w	800ff32 <_dtoa_r+0x432>
 801003a:	2200      	movs	r2, #0
 801003c:	4b30      	ldr	r3, [pc, #192]	; (8010100 <_dtoa_r+0x600>)
 801003e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8010042:	f7f0 fb01 	bl	8000648 <__aeabi_dmul>
 8010046:	2200      	movs	r2, #0
 8010048:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 801004c:	4b2c      	ldr	r3, [pc, #176]	; (8010100 <_dtoa_r+0x600>)
 801004e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010052:	f7f0 faf9 	bl	8000648 <__aeabi_dmul>
 8010056:	e9cd 0100 	strd	r0, r1, [sp]
 801005a:	e7c4      	b.n	800ffe6 <_dtoa_r+0x4e6>
 801005c:	462a      	mov	r2, r5
 801005e:	4633      	mov	r3, r6
 8010060:	f7f0 faf2 	bl	8000648 <__aeabi_dmul>
 8010064:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8010068:	eb0b 0507 	add.w	r5, fp, r7
 801006c:	465e      	mov	r6, fp
 801006e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010072:	f7f0 fd99 	bl	8000ba8 <__aeabi_d2iz>
 8010076:	4607      	mov	r7, r0
 8010078:	f7f0 fa7c 	bl	8000574 <__aeabi_i2d>
 801007c:	3730      	adds	r7, #48	; 0x30
 801007e:	4602      	mov	r2, r0
 8010080:	460b      	mov	r3, r1
 8010082:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010086:	f7f0 f927 	bl	80002d8 <__aeabi_dsub>
 801008a:	f806 7b01 	strb.w	r7, [r6], #1
 801008e:	42ae      	cmp	r6, r5
 8010090:	e9cd 0100 	strd	r0, r1, [sp]
 8010094:	f04f 0200 	mov.w	r2, #0
 8010098:	d126      	bne.n	80100e8 <_dtoa_r+0x5e8>
 801009a:	4b1c      	ldr	r3, [pc, #112]	; (801010c <_dtoa_r+0x60c>)
 801009c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80100a0:	f7f0 f91c 	bl	80002dc <__adddf3>
 80100a4:	4602      	mov	r2, r0
 80100a6:	460b      	mov	r3, r1
 80100a8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80100ac:	f7f0 fd5c 	bl	8000b68 <__aeabi_dcmpgt>
 80100b0:	2800      	cmp	r0, #0
 80100b2:	d174      	bne.n	801019e <_dtoa_r+0x69e>
 80100b4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80100b8:	2000      	movs	r0, #0
 80100ba:	4914      	ldr	r1, [pc, #80]	; (801010c <_dtoa_r+0x60c>)
 80100bc:	f7f0 f90c 	bl	80002d8 <__aeabi_dsub>
 80100c0:	4602      	mov	r2, r0
 80100c2:	460b      	mov	r3, r1
 80100c4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80100c8:	f7f0 fd30 	bl	8000b2c <__aeabi_dcmplt>
 80100cc:	2800      	cmp	r0, #0
 80100ce:	f43f af30 	beq.w	800ff32 <_dtoa_r+0x432>
 80100d2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80100d6:	2b30      	cmp	r3, #48	; 0x30
 80100d8:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 80100dc:	d002      	beq.n	80100e4 <_dtoa_r+0x5e4>
 80100de:	f8dd a020 	ldr.w	sl, [sp, #32]
 80100e2:	e04a      	b.n	801017a <_dtoa_r+0x67a>
 80100e4:	4615      	mov	r5, r2
 80100e6:	e7f4      	b.n	80100d2 <_dtoa_r+0x5d2>
 80100e8:	4b05      	ldr	r3, [pc, #20]	; (8010100 <_dtoa_r+0x600>)
 80100ea:	f7f0 faad 	bl	8000648 <__aeabi_dmul>
 80100ee:	e9cd 0100 	strd	r0, r1, [sp]
 80100f2:	e7bc      	b.n	801006e <_dtoa_r+0x56e>
 80100f4:	08013f20 	.word	0x08013f20
 80100f8:	08013ef8 	.word	0x08013ef8
 80100fc:	3ff00000 	.word	0x3ff00000
 8010100:	40240000 	.word	0x40240000
 8010104:	401c0000 	.word	0x401c0000
 8010108:	40140000 	.word	0x40140000
 801010c:	3fe00000 	.word	0x3fe00000
 8010110:	e9dd 6700 	ldrd	r6, r7, [sp]
 8010114:	465d      	mov	r5, fp
 8010116:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801011a:	4630      	mov	r0, r6
 801011c:	4639      	mov	r1, r7
 801011e:	f7f0 fbbd 	bl	800089c <__aeabi_ddiv>
 8010122:	f7f0 fd41 	bl	8000ba8 <__aeabi_d2iz>
 8010126:	4680      	mov	r8, r0
 8010128:	f7f0 fa24 	bl	8000574 <__aeabi_i2d>
 801012c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010130:	f7f0 fa8a 	bl	8000648 <__aeabi_dmul>
 8010134:	4602      	mov	r2, r0
 8010136:	460b      	mov	r3, r1
 8010138:	4630      	mov	r0, r6
 801013a:	4639      	mov	r1, r7
 801013c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8010140:	f7f0 f8ca 	bl	80002d8 <__aeabi_dsub>
 8010144:	f805 6b01 	strb.w	r6, [r5], #1
 8010148:	eba5 060b 	sub.w	r6, r5, fp
 801014c:	45b1      	cmp	r9, r6
 801014e:	4602      	mov	r2, r0
 8010150:	460b      	mov	r3, r1
 8010152:	d139      	bne.n	80101c8 <_dtoa_r+0x6c8>
 8010154:	f7f0 f8c2 	bl	80002dc <__adddf3>
 8010158:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801015c:	4606      	mov	r6, r0
 801015e:	460f      	mov	r7, r1
 8010160:	f7f0 fd02 	bl	8000b68 <__aeabi_dcmpgt>
 8010164:	b9c8      	cbnz	r0, 801019a <_dtoa_r+0x69a>
 8010166:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801016a:	4630      	mov	r0, r6
 801016c:	4639      	mov	r1, r7
 801016e:	f7f0 fcd3 	bl	8000b18 <__aeabi_dcmpeq>
 8010172:	b110      	cbz	r0, 801017a <_dtoa_r+0x67a>
 8010174:	f018 0f01 	tst.w	r8, #1
 8010178:	d10f      	bne.n	801019a <_dtoa_r+0x69a>
 801017a:	9904      	ldr	r1, [sp, #16]
 801017c:	4620      	mov	r0, r4
 801017e:	f000 fcaa 	bl	8010ad6 <_Bfree>
 8010182:	2300      	movs	r3, #0
 8010184:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8010186:	702b      	strb	r3, [r5, #0]
 8010188:	f10a 0301 	add.w	r3, sl, #1
 801018c:	6013      	str	r3, [r2, #0]
 801018e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010190:	2b00      	cmp	r3, #0
 8010192:	f000 8241 	beq.w	8010618 <_dtoa_r+0xb18>
 8010196:	601d      	str	r5, [r3, #0]
 8010198:	e23e      	b.n	8010618 <_dtoa_r+0xb18>
 801019a:	f8cd a020 	str.w	sl, [sp, #32]
 801019e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80101a2:	2a39      	cmp	r2, #57	; 0x39
 80101a4:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 80101a8:	d108      	bne.n	80101bc <_dtoa_r+0x6bc>
 80101aa:	459b      	cmp	fp, r3
 80101ac:	d10a      	bne.n	80101c4 <_dtoa_r+0x6c4>
 80101ae:	9b08      	ldr	r3, [sp, #32]
 80101b0:	3301      	adds	r3, #1
 80101b2:	9308      	str	r3, [sp, #32]
 80101b4:	2330      	movs	r3, #48	; 0x30
 80101b6:	f88b 3000 	strb.w	r3, [fp]
 80101ba:	465b      	mov	r3, fp
 80101bc:	781a      	ldrb	r2, [r3, #0]
 80101be:	3201      	adds	r2, #1
 80101c0:	701a      	strb	r2, [r3, #0]
 80101c2:	e78c      	b.n	80100de <_dtoa_r+0x5de>
 80101c4:	461d      	mov	r5, r3
 80101c6:	e7ea      	b.n	801019e <_dtoa_r+0x69e>
 80101c8:	2200      	movs	r2, #0
 80101ca:	4b9b      	ldr	r3, [pc, #620]	; (8010438 <_dtoa_r+0x938>)
 80101cc:	f7f0 fa3c 	bl	8000648 <__aeabi_dmul>
 80101d0:	2200      	movs	r2, #0
 80101d2:	2300      	movs	r3, #0
 80101d4:	4606      	mov	r6, r0
 80101d6:	460f      	mov	r7, r1
 80101d8:	f7f0 fc9e 	bl	8000b18 <__aeabi_dcmpeq>
 80101dc:	2800      	cmp	r0, #0
 80101de:	d09a      	beq.n	8010116 <_dtoa_r+0x616>
 80101e0:	e7cb      	b.n	801017a <_dtoa_r+0x67a>
 80101e2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80101e4:	2a00      	cmp	r2, #0
 80101e6:	f000 808b 	beq.w	8010300 <_dtoa_r+0x800>
 80101ea:	9a06      	ldr	r2, [sp, #24]
 80101ec:	2a01      	cmp	r2, #1
 80101ee:	dc6e      	bgt.n	80102ce <_dtoa_r+0x7ce>
 80101f0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80101f2:	2a00      	cmp	r2, #0
 80101f4:	d067      	beq.n	80102c6 <_dtoa_r+0x7c6>
 80101f6:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80101fa:	9f07      	ldr	r7, [sp, #28]
 80101fc:	9d05      	ldr	r5, [sp, #20]
 80101fe:	9a05      	ldr	r2, [sp, #20]
 8010200:	2101      	movs	r1, #1
 8010202:	441a      	add	r2, r3
 8010204:	4620      	mov	r0, r4
 8010206:	9205      	str	r2, [sp, #20]
 8010208:	4498      	add	r8, r3
 801020a:	f000 fd04 	bl	8010c16 <__i2b>
 801020e:	4606      	mov	r6, r0
 8010210:	2d00      	cmp	r5, #0
 8010212:	dd0c      	ble.n	801022e <_dtoa_r+0x72e>
 8010214:	f1b8 0f00 	cmp.w	r8, #0
 8010218:	dd09      	ble.n	801022e <_dtoa_r+0x72e>
 801021a:	4545      	cmp	r5, r8
 801021c:	9a05      	ldr	r2, [sp, #20]
 801021e:	462b      	mov	r3, r5
 8010220:	bfa8      	it	ge
 8010222:	4643      	movge	r3, r8
 8010224:	1ad2      	subs	r2, r2, r3
 8010226:	9205      	str	r2, [sp, #20]
 8010228:	1aed      	subs	r5, r5, r3
 801022a:	eba8 0803 	sub.w	r8, r8, r3
 801022e:	9b07      	ldr	r3, [sp, #28]
 8010230:	b1eb      	cbz	r3, 801026e <_dtoa_r+0x76e>
 8010232:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010234:	2b00      	cmp	r3, #0
 8010236:	d067      	beq.n	8010308 <_dtoa_r+0x808>
 8010238:	b18f      	cbz	r7, 801025e <_dtoa_r+0x75e>
 801023a:	4631      	mov	r1, r6
 801023c:	463a      	mov	r2, r7
 801023e:	4620      	mov	r0, r4
 8010240:	f000 fd88 	bl	8010d54 <__pow5mult>
 8010244:	9a04      	ldr	r2, [sp, #16]
 8010246:	4601      	mov	r1, r0
 8010248:	4606      	mov	r6, r0
 801024a:	4620      	mov	r0, r4
 801024c:	f000 fcec 	bl	8010c28 <__multiply>
 8010250:	9904      	ldr	r1, [sp, #16]
 8010252:	9008      	str	r0, [sp, #32]
 8010254:	4620      	mov	r0, r4
 8010256:	f000 fc3e 	bl	8010ad6 <_Bfree>
 801025a:	9b08      	ldr	r3, [sp, #32]
 801025c:	9304      	str	r3, [sp, #16]
 801025e:	9b07      	ldr	r3, [sp, #28]
 8010260:	1bda      	subs	r2, r3, r7
 8010262:	d004      	beq.n	801026e <_dtoa_r+0x76e>
 8010264:	9904      	ldr	r1, [sp, #16]
 8010266:	4620      	mov	r0, r4
 8010268:	f000 fd74 	bl	8010d54 <__pow5mult>
 801026c:	9004      	str	r0, [sp, #16]
 801026e:	2101      	movs	r1, #1
 8010270:	4620      	mov	r0, r4
 8010272:	f000 fcd0 	bl	8010c16 <__i2b>
 8010276:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010278:	4607      	mov	r7, r0
 801027a:	2b00      	cmp	r3, #0
 801027c:	f000 81d0 	beq.w	8010620 <_dtoa_r+0xb20>
 8010280:	461a      	mov	r2, r3
 8010282:	4601      	mov	r1, r0
 8010284:	4620      	mov	r0, r4
 8010286:	f000 fd65 	bl	8010d54 <__pow5mult>
 801028a:	9b06      	ldr	r3, [sp, #24]
 801028c:	2b01      	cmp	r3, #1
 801028e:	4607      	mov	r7, r0
 8010290:	dc40      	bgt.n	8010314 <_dtoa_r+0x814>
 8010292:	9b00      	ldr	r3, [sp, #0]
 8010294:	2b00      	cmp	r3, #0
 8010296:	d139      	bne.n	801030c <_dtoa_r+0x80c>
 8010298:	9b01      	ldr	r3, [sp, #4]
 801029a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801029e:	2b00      	cmp	r3, #0
 80102a0:	d136      	bne.n	8010310 <_dtoa_r+0x810>
 80102a2:	9b01      	ldr	r3, [sp, #4]
 80102a4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80102a8:	0d1b      	lsrs	r3, r3, #20
 80102aa:	051b      	lsls	r3, r3, #20
 80102ac:	b12b      	cbz	r3, 80102ba <_dtoa_r+0x7ba>
 80102ae:	9b05      	ldr	r3, [sp, #20]
 80102b0:	3301      	adds	r3, #1
 80102b2:	9305      	str	r3, [sp, #20]
 80102b4:	f108 0801 	add.w	r8, r8, #1
 80102b8:	2301      	movs	r3, #1
 80102ba:	9307      	str	r3, [sp, #28]
 80102bc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80102be:	2b00      	cmp	r3, #0
 80102c0:	d12a      	bne.n	8010318 <_dtoa_r+0x818>
 80102c2:	2001      	movs	r0, #1
 80102c4:	e030      	b.n	8010328 <_dtoa_r+0x828>
 80102c6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80102c8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80102cc:	e795      	b.n	80101fa <_dtoa_r+0x6fa>
 80102ce:	9b07      	ldr	r3, [sp, #28]
 80102d0:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 80102d4:	42bb      	cmp	r3, r7
 80102d6:	bfbf      	itttt	lt
 80102d8:	9b07      	ldrlt	r3, [sp, #28]
 80102da:	9707      	strlt	r7, [sp, #28]
 80102dc:	1afa      	sublt	r2, r7, r3
 80102de:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80102e0:	bfbb      	ittet	lt
 80102e2:	189b      	addlt	r3, r3, r2
 80102e4:	930e      	strlt	r3, [sp, #56]	; 0x38
 80102e6:	1bdf      	subge	r7, r3, r7
 80102e8:	2700      	movlt	r7, #0
 80102ea:	f1b9 0f00 	cmp.w	r9, #0
 80102ee:	bfb5      	itete	lt
 80102f0:	9b05      	ldrlt	r3, [sp, #20]
 80102f2:	9d05      	ldrge	r5, [sp, #20]
 80102f4:	eba3 0509 	sublt.w	r5, r3, r9
 80102f8:	464b      	movge	r3, r9
 80102fa:	bfb8      	it	lt
 80102fc:	2300      	movlt	r3, #0
 80102fe:	e77e      	b.n	80101fe <_dtoa_r+0x6fe>
 8010300:	9f07      	ldr	r7, [sp, #28]
 8010302:	9d05      	ldr	r5, [sp, #20]
 8010304:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8010306:	e783      	b.n	8010210 <_dtoa_r+0x710>
 8010308:	9a07      	ldr	r2, [sp, #28]
 801030a:	e7ab      	b.n	8010264 <_dtoa_r+0x764>
 801030c:	2300      	movs	r3, #0
 801030e:	e7d4      	b.n	80102ba <_dtoa_r+0x7ba>
 8010310:	9b00      	ldr	r3, [sp, #0]
 8010312:	e7d2      	b.n	80102ba <_dtoa_r+0x7ba>
 8010314:	2300      	movs	r3, #0
 8010316:	9307      	str	r3, [sp, #28]
 8010318:	693b      	ldr	r3, [r7, #16]
 801031a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 801031e:	6918      	ldr	r0, [r3, #16]
 8010320:	f000 fc2b 	bl	8010b7a <__hi0bits>
 8010324:	f1c0 0020 	rsb	r0, r0, #32
 8010328:	4440      	add	r0, r8
 801032a:	f010 001f 	ands.w	r0, r0, #31
 801032e:	d047      	beq.n	80103c0 <_dtoa_r+0x8c0>
 8010330:	f1c0 0320 	rsb	r3, r0, #32
 8010334:	2b04      	cmp	r3, #4
 8010336:	dd3b      	ble.n	80103b0 <_dtoa_r+0x8b0>
 8010338:	9b05      	ldr	r3, [sp, #20]
 801033a:	f1c0 001c 	rsb	r0, r0, #28
 801033e:	4403      	add	r3, r0
 8010340:	9305      	str	r3, [sp, #20]
 8010342:	4405      	add	r5, r0
 8010344:	4480      	add	r8, r0
 8010346:	9b05      	ldr	r3, [sp, #20]
 8010348:	2b00      	cmp	r3, #0
 801034a:	dd05      	ble.n	8010358 <_dtoa_r+0x858>
 801034c:	461a      	mov	r2, r3
 801034e:	9904      	ldr	r1, [sp, #16]
 8010350:	4620      	mov	r0, r4
 8010352:	f000 fd4d 	bl	8010df0 <__lshift>
 8010356:	9004      	str	r0, [sp, #16]
 8010358:	f1b8 0f00 	cmp.w	r8, #0
 801035c:	dd05      	ble.n	801036a <_dtoa_r+0x86a>
 801035e:	4639      	mov	r1, r7
 8010360:	4642      	mov	r2, r8
 8010362:	4620      	mov	r0, r4
 8010364:	f000 fd44 	bl	8010df0 <__lshift>
 8010368:	4607      	mov	r7, r0
 801036a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801036c:	b353      	cbz	r3, 80103c4 <_dtoa_r+0x8c4>
 801036e:	4639      	mov	r1, r7
 8010370:	9804      	ldr	r0, [sp, #16]
 8010372:	f000 fd91 	bl	8010e98 <__mcmp>
 8010376:	2800      	cmp	r0, #0
 8010378:	da24      	bge.n	80103c4 <_dtoa_r+0x8c4>
 801037a:	2300      	movs	r3, #0
 801037c:	220a      	movs	r2, #10
 801037e:	9904      	ldr	r1, [sp, #16]
 8010380:	4620      	mov	r0, r4
 8010382:	f000 fbbf 	bl	8010b04 <__multadd>
 8010386:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010388:	9004      	str	r0, [sp, #16]
 801038a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 801038e:	2b00      	cmp	r3, #0
 8010390:	f000 814d 	beq.w	801062e <_dtoa_r+0xb2e>
 8010394:	2300      	movs	r3, #0
 8010396:	4631      	mov	r1, r6
 8010398:	220a      	movs	r2, #10
 801039a:	4620      	mov	r0, r4
 801039c:	f000 fbb2 	bl	8010b04 <__multadd>
 80103a0:	9b02      	ldr	r3, [sp, #8]
 80103a2:	2b00      	cmp	r3, #0
 80103a4:	4606      	mov	r6, r0
 80103a6:	dc4f      	bgt.n	8010448 <_dtoa_r+0x948>
 80103a8:	9b06      	ldr	r3, [sp, #24]
 80103aa:	2b02      	cmp	r3, #2
 80103ac:	dd4c      	ble.n	8010448 <_dtoa_r+0x948>
 80103ae:	e011      	b.n	80103d4 <_dtoa_r+0x8d4>
 80103b0:	d0c9      	beq.n	8010346 <_dtoa_r+0x846>
 80103b2:	9a05      	ldr	r2, [sp, #20]
 80103b4:	331c      	adds	r3, #28
 80103b6:	441a      	add	r2, r3
 80103b8:	9205      	str	r2, [sp, #20]
 80103ba:	441d      	add	r5, r3
 80103bc:	4498      	add	r8, r3
 80103be:	e7c2      	b.n	8010346 <_dtoa_r+0x846>
 80103c0:	4603      	mov	r3, r0
 80103c2:	e7f6      	b.n	80103b2 <_dtoa_r+0x8b2>
 80103c4:	f1b9 0f00 	cmp.w	r9, #0
 80103c8:	dc38      	bgt.n	801043c <_dtoa_r+0x93c>
 80103ca:	9b06      	ldr	r3, [sp, #24]
 80103cc:	2b02      	cmp	r3, #2
 80103ce:	dd35      	ble.n	801043c <_dtoa_r+0x93c>
 80103d0:	f8cd 9008 	str.w	r9, [sp, #8]
 80103d4:	9b02      	ldr	r3, [sp, #8]
 80103d6:	b963      	cbnz	r3, 80103f2 <_dtoa_r+0x8f2>
 80103d8:	4639      	mov	r1, r7
 80103da:	2205      	movs	r2, #5
 80103dc:	4620      	mov	r0, r4
 80103de:	f000 fb91 	bl	8010b04 <__multadd>
 80103e2:	4601      	mov	r1, r0
 80103e4:	4607      	mov	r7, r0
 80103e6:	9804      	ldr	r0, [sp, #16]
 80103e8:	f000 fd56 	bl	8010e98 <__mcmp>
 80103ec:	2800      	cmp	r0, #0
 80103ee:	f73f adcc 	bgt.w	800ff8a <_dtoa_r+0x48a>
 80103f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80103f4:	465d      	mov	r5, fp
 80103f6:	ea6f 0a03 	mvn.w	sl, r3
 80103fa:	f04f 0900 	mov.w	r9, #0
 80103fe:	4639      	mov	r1, r7
 8010400:	4620      	mov	r0, r4
 8010402:	f000 fb68 	bl	8010ad6 <_Bfree>
 8010406:	2e00      	cmp	r6, #0
 8010408:	f43f aeb7 	beq.w	801017a <_dtoa_r+0x67a>
 801040c:	f1b9 0f00 	cmp.w	r9, #0
 8010410:	d005      	beq.n	801041e <_dtoa_r+0x91e>
 8010412:	45b1      	cmp	r9, r6
 8010414:	d003      	beq.n	801041e <_dtoa_r+0x91e>
 8010416:	4649      	mov	r1, r9
 8010418:	4620      	mov	r0, r4
 801041a:	f000 fb5c 	bl	8010ad6 <_Bfree>
 801041e:	4631      	mov	r1, r6
 8010420:	4620      	mov	r0, r4
 8010422:	f000 fb58 	bl	8010ad6 <_Bfree>
 8010426:	e6a8      	b.n	801017a <_dtoa_r+0x67a>
 8010428:	2700      	movs	r7, #0
 801042a:	463e      	mov	r6, r7
 801042c:	e7e1      	b.n	80103f2 <_dtoa_r+0x8f2>
 801042e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8010432:	463e      	mov	r6, r7
 8010434:	e5a9      	b.n	800ff8a <_dtoa_r+0x48a>
 8010436:	bf00      	nop
 8010438:	40240000 	.word	0x40240000
 801043c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801043e:	f8cd 9008 	str.w	r9, [sp, #8]
 8010442:	2b00      	cmp	r3, #0
 8010444:	f000 80fa 	beq.w	801063c <_dtoa_r+0xb3c>
 8010448:	2d00      	cmp	r5, #0
 801044a:	dd05      	ble.n	8010458 <_dtoa_r+0x958>
 801044c:	4631      	mov	r1, r6
 801044e:	462a      	mov	r2, r5
 8010450:	4620      	mov	r0, r4
 8010452:	f000 fccd 	bl	8010df0 <__lshift>
 8010456:	4606      	mov	r6, r0
 8010458:	9b07      	ldr	r3, [sp, #28]
 801045a:	2b00      	cmp	r3, #0
 801045c:	d04c      	beq.n	80104f8 <_dtoa_r+0x9f8>
 801045e:	6871      	ldr	r1, [r6, #4]
 8010460:	4620      	mov	r0, r4
 8010462:	f000 fb04 	bl	8010a6e <_Balloc>
 8010466:	6932      	ldr	r2, [r6, #16]
 8010468:	3202      	adds	r2, #2
 801046a:	4605      	mov	r5, r0
 801046c:	0092      	lsls	r2, r2, #2
 801046e:	f106 010c 	add.w	r1, r6, #12
 8010472:	300c      	adds	r0, #12
 8010474:	f000 faf0 	bl	8010a58 <memcpy>
 8010478:	2201      	movs	r2, #1
 801047a:	4629      	mov	r1, r5
 801047c:	4620      	mov	r0, r4
 801047e:	f000 fcb7 	bl	8010df0 <__lshift>
 8010482:	9b00      	ldr	r3, [sp, #0]
 8010484:	f8cd b014 	str.w	fp, [sp, #20]
 8010488:	f003 0301 	and.w	r3, r3, #1
 801048c:	46b1      	mov	r9, r6
 801048e:	9307      	str	r3, [sp, #28]
 8010490:	4606      	mov	r6, r0
 8010492:	4639      	mov	r1, r7
 8010494:	9804      	ldr	r0, [sp, #16]
 8010496:	f7ff faa5 	bl	800f9e4 <quorem>
 801049a:	4649      	mov	r1, r9
 801049c:	4605      	mov	r5, r0
 801049e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80104a2:	9804      	ldr	r0, [sp, #16]
 80104a4:	f000 fcf8 	bl	8010e98 <__mcmp>
 80104a8:	4632      	mov	r2, r6
 80104aa:	9000      	str	r0, [sp, #0]
 80104ac:	4639      	mov	r1, r7
 80104ae:	4620      	mov	r0, r4
 80104b0:	f000 fd0c 	bl	8010ecc <__mdiff>
 80104b4:	68c3      	ldr	r3, [r0, #12]
 80104b6:	4602      	mov	r2, r0
 80104b8:	bb03      	cbnz	r3, 80104fc <_dtoa_r+0x9fc>
 80104ba:	4601      	mov	r1, r0
 80104bc:	9008      	str	r0, [sp, #32]
 80104be:	9804      	ldr	r0, [sp, #16]
 80104c0:	f000 fcea 	bl	8010e98 <__mcmp>
 80104c4:	9a08      	ldr	r2, [sp, #32]
 80104c6:	4603      	mov	r3, r0
 80104c8:	4611      	mov	r1, r2
 80104ca:	4620      	mov	r0, r4
 80104cc:	9308      	str	r3, [sp, #32]
 80104ce:	f000 fb02 	bl	8010ad6 <_Bfree>
 80104d2:	9b08      	ldr	r3, [sp, #32]
 80104d4:	b9a3      	cbnz	r3, 8010500 <_dtoa_r+0xa00>
 80104d6:	9a06      	ldr	r2, [sp, #24]
 80104d8:	b992      	cbnz	r2, 8010500 <_dtoa_r+0xa00>
 80104da:	9a07      	ldr	r2, [sp, #28]
 80104dc:	b982      	cbnz	r2, 8010500 <_dtoa_r+0xa00>
 80104de:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80104e2:	d029      	beq.n	8010538 <_dtoa_r+0xa38>
 80104e4:	9b00      	ldr	r3, [sp, #0]
 80104e6:	2b00      	cmp	r3, #0
 80104e8:	dd01      	ble.n	80104ee <_dtoa_r+0x9ee>
 80104ea:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80104ee:	9b05      	ldr	r3, [sp, #20]
 80104f0:	1c5d      	adds	r5, r3, #1
 80104f2:	f883 8000 	strb.w	r8, [r3]
 80104f6:	e782      	b.n	80103fe <_dtoa_r+0x8fe>
 80104f8:	4630      	mov	r0, r6
 80104fa:	e7c2      	b.n	8010482 <_dtoa_r+0x982>
 80104fc:	2301      	movs	r3, #1
 80104fe:	e7e3      	b.n	80104c8 <_dtoa_r+0x9c8>
 8010500:	9a00      	ldr	r2, [sp, #0]
 8010502:	2a00      	cmp	r2, #0
 8010504:	db04      	blt.n	8010510 <_dtoa_r+0xa10>
 8010506:	d125      	bne.n	8010554 <_dtoa_r+0xa54>
 8010508:	9a06      	ldr	r2, [sp, #24]
 801050a:	bb1a      	cbnz	r2, 8010554 <_dtoa_r+0xa54>
 801050c:	9a07      	ldr	r2, [sp, #28]
 801050e:	bb0a      	cbnz	r2, 8010554 <_dtoa_r+0xa54>
 8010510:	2b00      	cmp	r3, #0
 8010512:	ddec      	ble.n	80104ee <_dtoa_r+0x9ee>
 8010514:	2201      	movs	r2, #1
 8010516:	9904      	ldr	r1, [sp, #16]
 8010518:	4620      	mov	r0, r4
 801051a:	f000 fc69 	bl	8010df0 <__lshift>
 801051e:	4639      	mov	r1, r7
 8010520:	9004      	str	r0, [sp, #16]
 8010522:	f000 fcb9 	bl	8010e98 <__mcmp>
 8010526:	2800      	cmp	r0, #0
 8010528:	dc03      	bgt.n	8010532 <_dtoa_r+0xa32>
 801052a:	d1e0      	bne.n	80104ee <_dtoa_r+0x9ee>
 801052c:	f018 0f01 	tst.w	r8, #1
 8010530:	d0dd      	beq.n	80104ee <_dtoa_r+0x9ee>
 8010532:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8010536:	d1d8      	bne.n	80104ea <_dtoa_r+0x9ea>
 8010538:	9b05      	ldr	r3, [sp, #20]
 801053a:	9a05      	ldr	r2, [sp, #20]
 801053c:	1c5d      	adds	r5, r3, #1
 801053e:	2339      	movs	r3, #57	; 0x39
 8010540:	7013      	strb	r3, [r2, #0]
 8010542:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8010546:	2b39      	cmp	r3, #57	; 0x39
 8010548:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 801054c:	d04f      	beq.n	80105ee <_dtoa_r+0xaee>
 801054e:	3301      	adds	r3, #1
 8010550:	7013      	strb	r3, [r2, #0]
 8010552:	e754      	b.n	80103fe <_dtoa_r+0x8fe>
 8010554:	9a05      	ldr	r2, [sp, #20]
 8010556:	2b00      	cmp	r3, #0
 8010558:	f102 0501 	add.w	r5, r2, #1
 801055c:	dd06      	ble.n	801056c <_dtoa_r+0xa6c>
 801055e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8010562:	d0e9      	beq.n	8010538 <_dtoa_r+0xa38>
 8010564:	f108 0801 	add.w	r8, r8, #1
 8010568:	9b05      	ldr	r3, [sp, #20]
 801056a:	e7c2      	b.n	80104f2 <_dtoa_r+0x9f2>
 801056c:	9a02      	ldr	r2, [sp, #8]
 801056e:	f805 8c01 	strb.w	r8, [r5, #-1]
 8010572:	eba5 030b 	sub.w	r3, r5, fp
 8010576:	4293      	cmp	r3, r2
 8010578:	d021      	beq.n	80105be <_dtoa_r+0xabe>
 801057a:	2300      	movs	r3, #0
 801057c:	220a      	movs	r2, #10
 801057e:	9904      	ldr	r1, [sp, #16]
 8010580:	4620      	mov	r0, r4
 8010582:	f000 fabf 	bl	8010b04 <__multadd>
 8010586:	45b1      	cmp	r9, r6
 8010588:	9004      	str	r0, [sp, #16]
 801058a:	f04f 0300 	mov.w	r3, #0
 801058e:	f04f 020a 	mov.w	r2, #10
 8010592:	4649      	mov	r1, r9
 8010594:	4620      	mov	r0, r4
 8010596:	d105      	bne.n	80105a4 <_dtoa_r+0xaa4>
 8010598:	f000 fab4 	bl	8010b04 <__multadd>
 801059c:	4681      	mov	r9, r0
 801059e:	4606      	mov	r6, r0
 80105a0:	9505      	str	r5, [sp, #20]
 80105a2:	e776      	b.n	8010492 <_dtoa_r+0x992>
 80105a4:	f000 faae 	bl	8010b04 <__multadd>
 80105a8:	4631      	mov	r1, r6
 80105aa:	4681      	mov	r9, r0
 80105ac:	2300      	movs	r3, #0
 80105ae:	220a      	movs	r2, #10
 80105b0:	4620      	mov	r0, r4
 80105b2:	f000 faa7 	bl	8010b04 <__multadd>
 80105b6:	4606      	mov	r6, r0
 80105b8:	e7f2      	b.n	80105a0 <_dtoa_r+0xaa0>
 80105ba:	f04f 0900 	mov.w	r9, #0
 80105be:	2201      	movs	r2, #1
 80105c0:	9904      	ldr	r1, [sp, #16]
 80105c2:	4620      	mov	r0, r4
 80105c4:	f000 fc14 	bl	8010df0 <__lshift>
 80105c8:	4639      	mov	r1, r7
 80105ca:	9004      	str	r0, [sp, #16]
 80105cc:	f000 fc64 	bl	8010e98 <__mcmp>
 80105d0:	2800      	cmp	r0, #0
 80105d2:	dcb6      	bgt.n	8010542 <_dtoa_r+0xa42>
 80105d4:	d102      	bne.n	80105dc <_dtoa_r+0xadc>
 80105d6:	f018 0f01 	tst.w	r8, #1
 80105da:	d1b2      	bne.n	8010542 <_dtoa_r+0xa42>
 80105dc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80105e0:	2b30      	cmp	r3, #48	; 0x30
 80105e2:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 80105e6:	f47f af0a 	bne.w	80103fe <_dtoa_r+0x8fe>
 80105ea:	4615      	mov	r5, r2
 80105ec:	e7f6      	b.n	80105dc <_dtoa_r+0xadc>
 80105ee:	4593      	cmp	fp, r2
 80105f0:	d105      	bne.n	80105fe <_dtoa_r+0xafe>
 80105f2:	2331      	movs	r3, #49	; 0x31
 80105f4:	f10a 0a01 	add.w	sl, sl, #1
 80105f8:	f88b 3000 	strb.w	r3, [fp]
 80105fc:	e6ff      	b.n	80103fe <_dtoa_r+0x8fe>
 80105fe:	4615      	mov	r5, r2
 8010600:	e79f      	b.n	8010542 <_dtoa_r+0xa42>
 8010602:	f8df b064 	ldr.w	fp, [pc, #100]	; 8010668 <_dtoa_r+0xb68>
 8010606:	e007      	b.n	8010618 <_dtoa_r+0xb18>
 8010608:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801060a:	f8df b060 	ldr.w	fp, [pc, #96]	; 801066c <_dtoa_r+0xb6c>
 801060e:	b11b      	cbz	r3, 8010618 <_dtoa_r+0xb18>
 8010610:	f10b 0308 	add.w	r3, fp, #8
 8010614:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8010616:	6013      	str	r3, [r2, #0]
 8010618:	4658      	mov	r0, fp
 801061a:	b017      	add	sp, #92	; 0x5c
 801061c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010620:	9b06      	ldr	r3, [sp, #24]
 8010622:	2b01      	cmp	r3, #1
 8010624:	f77f ae35 	ble.w	8010292 <_dtoa_r+0x792>
 8010628:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801062a:	9307      	str	r3, [sp, #28]
 801062c:	e649      	b.n	80102c2 <_dtoa_r+0x7c2>
 801062e:	9b02      	ldr	r3, [sp, #8]
 8010630:	2b00      	cmp	r3, #0
 8010632:	dc03      	bgt.n	801063c <_dtoa_r+0xb3c>
 8010634:	9b06      	ldr	r3, [sp, #24]
 8010636:	2b02      	cmp	r3, #2
 8010638:	f73f aecc 	bgt.w	80103d4 <_dtoa_r+0x8d4>
 801063c:	465d      	mov	r5, fp
 801063e:	4639      	mov	r1, r7
 8010640:	9804      	ldr	r0, [sp, #16]
 8010642:	f7ff f9cf 	bl	800f9e4 <quorem>
 8010646:	f100 0830 	add.w	r8, r0, #48	; 0x30
 801064a:	f805 8b01 	strb.w	r8, [r5], #1
 801064e:	9a02      	ldr	r2, [sp, #8]
 8010650:	eba5 030b 	sub.w	r3, r5, fp
 8010654:	429a      	cmp	r2, r3
 8010656:	ddb0      	ble.n	80105ba <_dtoa_r+0xaba>
 8010658:	2300      	movs	r3, #0
 801065a:	220a      	movs	r2, #10
 801065c:	9904      	ldr	r1, [sp, #16]
 801065e:	4620      	mov	r0, r4
 8010660:	f000 fa50 	bl	8010b04 <__multadd>
 8010664:	9004      	str	r0, [sp, #16]
 8010666:	e7ea      	b.n	801063e <_dtoa_r+0xb3e>
 8010668:	08014114 	.word	0x08014114
 801066c:	08013e8a 	.word	0x08013e8a

08010670 <__sflush_r>:
 8010670:	898a      	ldrh	r2, [r1, #12]
 8010672:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010676:	4605      	mov	r5, r0
 8010678:	0710      	lsls	r0, r2, #28
 801067a:	460c      	mov	r4, r1
 801067c:	d458      	bmi.n	8010730 <__sflush_r+0xc0>
 801067e:	684b      	ldr	r3, [r1, #4]
 8010680:	2b00      	cmp	r3, #0
 8010682:	dc05      	bgt.n	8010690 <__sflush_r+0x20>
 8010684:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8010686:	2b00      	cmp	r3, #0
 8010688:	dc02      	bgt.n	8010690 <__sflush_r+0x20>
 801068a:	2000      	movs	r0, #0
 801068c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010690:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010692:	2e00      	cmp	r6, #0
 8010694:	d0f9      	beq.n	801068a <__sflush_r+0x1a>
 8010696:	2300      	movs	r3, #0
 8010698:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801069c:	682f      	ldr	r7, [r5, #0]
 801069e:	6a21      	ldr	r1, [r4, #32]
 80106a0:	602b      	str	r3, [r5, #0]
 80106a2:	d032      	beq.n	801070a <__sflush_r+0x9a>
 80106a4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80106a6:	89a3      	ldrh	r3, [r4, #12]
 80106a8:	075a      	lsls	r2, r3, #29
 80106aa:	d505      	bpl.n	80106b8 <__sflush_r+0x48>
 80106ac:	6863      	ldr	r3, [r4, #4]
 80106ae:	1ac0      	subs	r0, r0, r3
 80106b0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80106b2:	b10b      	cbz	r3, 80106b8 <__sflush_r+0x48>
 80106b4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80106b6:	1ac0      	subs	r0, r0, r3
 80106b8:	2300      	movs	r3, #0
 80106ba:	4602      	mov	r2, r0
 80106bc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80106be:	6a21      	ldr	r1, [r4, #32]
 80106c0:	4628      	mov	r0, r5
 80106c2:	47b0      	blx	r6
 80106c4:	1c43      	adds	r3, r0, #1
 80106c6:	89a3      	ldrh	r3, [r4, #12]
 80106c8:	d106      	bne.n	80106d8 <__sflush_r+0x68>
 80106ca:	6829      	ldr	r1, [r5, #0]
 80106cc:	291d      	cmp	r1, #29
 80106ce:	d848      	bhi.n	8010762 <__sflush_r+0xf2>
 80106d0:	4a29      	ldr	r2, [pc, #164]	; (8010778 <__sflush_r+0x108>)
 80106d2:	40ca      	lsrs	r2, r1
 80106d4:	07d6      	lsls	r6, r2, #31
 80106d6:	d544      	bpl.n	8010762 <__sflush_r+0xf2>
 80106d8:	2200      	movs	r2, #0
 80106da:	6062      	str	r2, [r4, #4]
 80106dc:	04d9      	lsls	r1, r3, #19
 80106de:	6922      	ldr	r2, [r4, #16]
 80106e0:	6022      	str	r2, [r4, #0]
 80106e2:	d504      	bpl.n	80106ee <__sflush_r+0x7e>
 80106e4:	1c42      	adds	r2, r0, #1
 80106e6:	d101      	bne.n	80106ec <__sflush_r+0x7c>
 80106e8:	682b      	ldr	r3, [r5, #0]
 80106ea:	b903      	cbnz	r3, 80106ee <__sflush_r+0x7e>
 80106ec:	6560      	str	r0, [r4, #84]	; 0x54
 80106ee:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80106f0:	602f      	str	r7, [r5, #0]
 80106f2:	2900      	cmp	r1, #0
 80106f4:	d0c9      	beq.n	801068a <__sflush_r+0x1a>
 80106f6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80106fa:	4299      	cmp	r1, r3
 80106fc:	d002      	beq.n	8010704 <__sflush_r+0x94>
 80106fe:	4628      	mov	r0, r5
 8010700:	f000 fc9e 	bl	8011040 <_free_r>
 8010704:	2000      	movs	r0, #0
 8010706:	6360      	str	r0, [r4, #52]	; 0x34
 8010708:	e7c0      	b.n	801068c <__sflush_r+0x1c>
 801070a:	2301      	movs	r3, #1
 801070c:	4628      	mov	r0, r5
 801070e:	47b0      	blx	r6
 8010710:	1c41      	adds	r1, r0, #1
 8010712:	d1c8      	bne.n	80106a6 <__sflush_r+0x36>
 8010714:	682b      	ldr	r3, [r5, #0]
 8010716:	2b00      	cmp	r3, #0
 8010718:	d0c5      	beq.n	80106a6 <__sflush_r+0x36>
 801071a:	2b1d      	cmp	r3, #29
 801071c:	d001      	beq.n	8010722 <__sflush_r+0xb2>
 801071e:	2b16      	cmp	r3, #22
 8010720:	d101      	bne.n	8010726 <__sflush_r+0xb6>
 8010722:	602f      	str	r7, [r5, #0]
 8010724:	e7b1      	b.n	801068a <__sflush_r+0x1a>
 8010726:	89a3      	ldrh	r3, [r4, #12]
 8010728:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801072c:	81a3      	strh	r3, [r4, #12]
 801072e:	e7ad      	b.n	801068c <__sflush_r+0x1c>
 8010730:	690f      	ldr	r7, [r1, #16]
 8010732:	2f00      	cmp	r7, #0
 8010734:	d0a9      	beq.n	801068a <__sflush_r+0x1a>
 8010736:	0793      	lsls	r3, r2, #30
 8010738:	680e      	ldr	r6, [r1, #0]
 801073a:	bf08      	it	eq
 801073c:	694b      	ldreq	r3, [r1, #20]
 801073e:	600f      	str	r7, [r1, #0]
 8010740:	bf18      	it	ne
 8010742:	2300      	movne	r3, #0
 8010744:	eba6 0807 	sub.w	r8, r6, r7
 8010748:	608b      	str	r3, [r1, #8]
 801074a:	f1b8 0f00 	cmp.w	r8, #0
 801074e:	dd9c      	ble.n	801068a <__sflush_r+0x1a>
 8010750:	4643      	mov	r3, r8
 8010752:	463a      	mov	r2, r7
 8010754:	6a21      	ldr	r1, [r4, #32]
 8010756:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8010758:	4628      	mov	r0, r5
 801075a:	47b0      	blx	r6
 801075c:	2800      	cmp	r0, #0
 801075e:	dc06      	bgt.n	801076e <__sflush_r+0xfe>
 8010760:	89a3      	ldrh	r3, [r4, #12]
 8010762:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010766:	81a3      	strh	r3, [r4, #12]
 8010768:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801076c:	e78e      	b.n	801068c <__sflush_r+0x1c>
 801076e:	4407      	add	r7, r0
 8010770:	eba8 0800 	sub.w	r8, r8, r0
 8010774:	e7e9      	b.n	801074a <__sflush_r+0xda>
 8010776:	bf00      	nop
 8010778:	20400001 	.word	0x20400001

0801077c <_fflush_r>:
 801077c:	b538      	push	{r3, r4, r5, lr}
 801077e:	690b      	ldr	r3, [r1, #16]
 8010780:	4605      	mov	r5, r0
 8010782:	460c      	mov	r4, r1
 8010784:	b1db      	cbz	r3, 80107be <_fflush_r+0x42>
 8010786:	b118      	cbz	r0, 8010790 <_fflush_r+0x14>
 8010788:	6983      	ldr	r3, [r0, #24]
 801078a:	b90b      	cbnz	r3, 8010790 <_fflush_r+0x14>
 801078c:	f000 f860 	bl	8010850 <__sinit>
 8010790:	4b0c      	ldr	r3, [pc, #48]	; (80107c4 <_fflush_r+0x48>)
 8010792:	429c      	cmp	r4, r3
 8010794:	d109      	bne.n	80107aa <_fflush_r+0x2e>
 8010796:	686c      	ldr	r4, [r5, #4]
 8010798:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801079c:	b17b      	cbz	r3, 80107be <_fflush_r+0x42>
 801079e:	4621      	mov	r1, r4
 80107a0:	4628      	mov	r0, r5
 80107a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80107a6:	f7ff bf63 	b.w	8010670 <__sflush_r>
 80107aa:	4b07      	ldr	r3, [pc, #28]	; (80107c8 <_fflush_r+0x4c>)
 80107ac:	429c      	cmp	r4, r3
 80107ae:	d101      	bne.n	80107b4 <_fflush_r+0x38>
 80107b0:	68ac      	ldr	r4, [r5, #8]
 80107b2:	e7f1      	b.n	8010798 <_fflush_r+0x1c>
 80107b4:	4b05      	ldr	r3, [pc, #20]	; (80107cc <_fflush_r+0x50>)
 80107b6:	429c      	cmp	r4, r3
 80107b8:	bf08      	it	eq
 80107ba:	68ec      	ldreq	r4, [r5, #12]
 80107bc:	e7ec      	b.n	8010798 <_fflush_r+0x1c>
 80107be:	2000      	movs	r0, #0
 80107c0:	bd38      	pop	{r3, r4, r5, pc}
 80107c2:	bf00      	nop
 80107c4:	08013eb8 	.word	0x08013eb8
 80107c8:	08013ed8 	.word	0x08013ed8
 80107cc:	08013e98 	.word	0x08013e98

080107d0 <std>:
 80107d0:	2300      	movs	r3, #0
 80107d2:	b510      	push	{r4, lr}
 80107d4:	4604      	mov	r4, r0
 80107d6:	e9c0 3300 	strd	r3, r3, [r0]
 80107da:	6083      	str	r3, [r0, #8]
 80107dc:	8181      	strh	r1, [r0, #12]
 80107de:	6643      	str	r3, [r0, #100]	; 0x64
 80107e0:	81c2      	strh	r2, [r0, #14]
 80107e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80107e6:	6183      	str	r3, [r0, #24]
 80107e8:	4619      	mov	r1, r3
 80107ea:	2208      	movs	r2, #8
 80107ec:	305c      	adds	r0, #92	; 0x5c
 80107ee:	f7fe fb2d 	bl	800ee4c <memset>
 80107f2:	4b05      	ldr	r3, [pc, #20]	; (8010808 <std+0x38>)
 80107f4:	6263      	str	r3, [r4, #36]	; 0x24
 80107f6:	4b05      	ldr	r3, [pc, #20]	; (801080c <std+0x3c>)
 80107f8:	62a3      	str	r3, [r4, #40]	; 0x28
 80107fa:	4b05      	ldr	r3, [pc, #20]	; (8010810 <std+0x40>)
 80107fc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80107fe:	4b05      	ldr	r3, [pc, #20]	; (8010814 <std+0x44>)
 8010800:	6224      	str	r4, [r4, #32]
 8010802:	6323      	str	r3, [r4, #48]	; 0x30
 8010804:	bd10      	pop	{r4, pc}
 8010806:	bf00      	nop
 8010808:	08011455 	.word	0x08011455
 801080c:	08011477 	.word	0x08011477
 8010810:	080114af 	.word	0x080114af
 8010814:	080114d3 	.word	0x080114d3

08010818 <_cleanup_r>:
 8010818:	4901      	ldr	r1, [pc, #4]	; (8010820 <_cleanup_r+0x8>)
 801081a:	f000 b885 	b.w	8010928 <_fwalk_reent>
 801081e:	bf00      	nop
 8010820:	0801077d 	.word	0x0801077d

08010824 <__sfmoreglue>:
 8010824:	b570      	push	{r4, r5, r6, lr}
 8010826:	1e4a      	subs	r2, r1, #1
 8010828:	2568      	movs	r5, #104	; 0x68
 801082a:	4355      	muls	r5, r2
 801082c:	460e      	mov	r6, r1
 801082e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8010832:	f000 fc53 	bl	80110dc <_malloc_r>
 8010836:	4604      	mov	r4, r0
 8010838:	b140      	cbz	r0, 801084c <__sfmoreglue+0x28>
 801083a:	2100      	movs	r1, #0
 801083c:	e9c0 1600 	strd	r1, r6, [r0]
 8010840:	300c      	adds	r0, #12
 8010842:	60a0      	str	r0, [r4, #8]
 8010844:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8010848:	f7fe fb00 	bl	800ee4c <memset>
 801084c:	4620      	mov	r0, r4
 801084e:	bd70      	pop	{r4, r5, r6, pc}

08010850 <__sinit>:
 8010850:	6983      	ldr	r3, [r0, #24]
 8010852:	b510      	push	{r4, lr}
 8010854:	4604      	mov	r4, r0
 8010856:	bb33      	cbnz	r3, 80108a6 <__sinit+0x56>
 8010858:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 801085c:	6503      	str	r3, [r0, #80]	; 0x50
 801085e:	4b12      	ldr	r3, [pc, #72]	; (80108a8 <__sinit+0x58>)
 8010860:	4a12      	ldr	r2, [pc, #72]	; (80108ac <__sinit+0x5c>)
 8010862:	681b      	ldr	r3, [r3, #0]
 8010864:	6282      	str	r2, [r0, #40]	; 0x28
 8010866:	4298      	cmp	r0, r3
 8010868:	bf04      	itt	eq
 801086a:	2301      	moveq	r3, #1
 801086c:	6183      	streq	r3, [r0, #24]
 801086e:	f000 f81f 	bl	80108b0 <__sfp>
 8010872:	6060      	str	r0, [r4, #4]
 8010874:	4620      	mov	r0, r4
 8010876:	f000 f81b 	bl	80108b0 <__sfp>
 801087a:	60a0      	str	r0, [r4, #8]
 801087c:	4620      	mov	r0, r4
 801087e:	f000 f817 	bl	80108b0 <__sfp>
 8010882:	2200      	movs	r2, #0
 8010884:	60e0      	str	r0, [r4, #12]
 8010886:	2104      	movs	r1, #4
 8010888:	6860      	ldr	r0, [r4, #4]
 801088a:	f7ff ffa1 	bl	80107d0 <std>
 801088e:	2201      	movs	r2, #1
 8010890:	2109      	movs	r1, #9
 8010892:	68a0      	ldr	r0, [r4, #8]
 8010894:	f7ff ff9c 	bl	80107d0 <std>
 8010898:	2202      	movs	r2, #2
 801089a:	2112      	movs	r1, #18
 801089c:	68e0      	ldr	r0, [r4, #12]
 801089e:	f7ff ff97 	bl	80107d0 <std>
 80108a2:	2301      	movs	r3, #1
 80108a4:	61a3      	str	r3, [r4, #24]
 80108a6:	bd10      	pop	{r4, pc}
 80108a8:	08013e54 	.word	0x08013e54
 80108ac:	08010819 	.word	0x08010819

080108b0 <__sfp>:
 80108b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80108b2:	4b1b      	ldr	r3, [pc, #108]	; (8010920 <__sfp+0x70>)
 80108b4:	681e      	ldr	r6, [r3, #0]
 80108b6:	69b3      	ldr	r3, [r6, #24]
 80108b8:	4607      	mov	r7, r0
 80108ba:	b913      	cbnz	r3, 80108c2 <__sfp+0x12>
 80108bc:	4630      	mov	r0, r6
 80108be:	f7ff ffc7 	bl	8010850 <__sinit>
 80108c2:	3648      	adds	r6, #72	; 0x48
 80108c4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80108c8:	3b01      	subs	r3, #1
 80108ca:	d503      	bpl.n	80108d4 <__sfp+0x24>
 80108cc:	6833      	ldr	r3, [r6, #0]
 80108ce:	b133      	cbz	r3, 80108de <__sfp+0x2e>
 80108d0:	6836      	ldr	r6, [r6, #0]
 80108d2:	e7f7      	b.n	80108c4 <__sfp+0x14>
 80108d4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80108d8:	b16d      	cbz	r5, 80108f6 <__sfp+0x46>
 80108da:	3468      	adds	r4, #104	; 0x68
 80108dc:	e7f4      	b.n	80108c8 <__sfp+0x18>
 80108de:	2104      	movs	r1, #4
 80108e0:	4638      	mov	r0, r7
 80108e2:	f7ff ff9f 	bl	8010824 <__sfmoreglue>
 80108e6:	6030      	str	r0, [r6, #0]
 80108e8:	2800      	cmp	r0, #0
 80108ea:	d1f1      	bne.n	80108d0 <__sfp+0x20>
 80108ec:	230c      	movs	r3, #12
 80108ee:	603b      	str	r3, [r7, #0]
 80108f0:	4604      	mov	r4, r0
 80108f2:	4620      	mov	r0, r4
 80108f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80108f6:	4b0b      	ldr	r3, [pc, #44]	; (8010924 <__sfp+0x74>)
 80108f8:	6665      	str	r5, [r4, #100]	; 0x64
 80108fa:	e9c4 5500 	strd	r5, r5, [r4]
 80108fe:	60a5      	str	r5, [r4, #8]
 8010900:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8010904:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8010908:	2208      	movs	r2, #8
 801090a:	4629      	mov	r1, r5
 801090c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8010910:	f7fe fa9c 	bl	800ee4c <memset>
 8010914:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8010918:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801091c:	e7e9      	b.n	80108f2 <__sfp+0x42>
 801091e:	bf00      	nop
 8010920:	08013e54 	.word	0x08013e54
 8010924:	ffff0001 	.word	0xffff0001

08010928 <_fwalk_reent>:
 8010928:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801092c:	4680      	mov	r8, r0
 801092e:	4689      	mov	r9, r1
 8010930:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8010934:	2600      	movs	r6, #0
 8010936:	b914      	cbnz	r4, 801093e <_fwalk_reent+0x16>
 8010938:	4630      	mov	r0, r6
 801093a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801093e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8010942:	3f01      	subs	r7, #1
 8010944:	d501      	bpl.n	801094a <_fwalk_reent+0x22>
 8010946:	6824      	ldr	r4, [r4, #0]
 8010948:	e7f5      	b.n	8010936 <_fwalk_reent+0xe>
 801094a:	89ab      	ldrh	r3, [r5, #12]
 801094c:	2b01      	cmp	r3, #1
 801094e:	d907      	bls.n	8010960 <_fwalk_reent+0x38>
 8010950:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010954:	3301      	adds	r3, #1
 8010956:	d003      	beq.n	8010960 <_fwalk_reent+0x38>
 8010958:	4629      	mov	r1, r5
 801095a:	4640      	mov	r0, r8
 801095c:	47c8      	blx	r9
 801095e:	4306      	orrs	r6, r0
 8010960:	3568      	adds	r5, #104	; 0x68
 8010962:	e7ee      	b.n	8010942 <_fwalk_reent+0x1a>

08010964 <_localeconv_r>:
 8010964:	4b04      	ldr	r3, [pc, #16]	; (8010978 <_localeconv_r+0x14>)
 8010966:	681b      	ldr	r3, [r3, #0]
 8010968:	6a18      	ldr	r0, [r3, #32]
 801096a:	4b04      	ldr	r3, [pc, #16]	; (801097c <_localeconv_r+0x18>)
 801096c:	2800      	cmp	r0, #0
 801096e:	bf08      	it	eq
 8010970:	4618      	moveq	r0, r3
 8010972:	30f0      	adds	r0, #240	; 0xf0
 8010974:	4770      	bx	lr
 8010976:	bf00      	nop
 8010978:	20001cac 	.word	0x20001cac
 801097c:	20001d10 	.word	0x20001d10

08010980 <__swhatbuf_r>:
 8010980:	b570      	push	{r4, r5, r6, lr}
 8010982:	460e      	mov	r6, r1
 8010984:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010988:	2900      	cmp	r1, #0
 801098a:	b096      	sub	sp, #88	; 0x58
 801098c:	4614      	mov	r4, r2
 801098e:	461d      	mov	r5, r3
 8010990:	da07      	bge.n	80109a2 <__swhatbuf_r+0x22>
 8010992:	2300      	movs	r3, #0
 8010994:	602b      	str	r3, [r5, #0]
 8010996:	89b3      	ldrh	r3, [r6, #12]
 8010998:	061a      	lsls	r2, r3, #24
 801099a:	d410      	bmi.n	80109be <__swhatbuf_r+0x3e>
 801099c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80109a0:	e00e      	b.n	80109c0 <__swhatbuf_r+0x40>
 80109a2:	466a      	mov	r2, sp
 80109a4:	f000 fdbc 	bl	8011520 <_fstat_r>
 80109a8:	2800      	cmp	r0, #0
 80109aa:	dbf2      	blt.n	8010992 <__swhatbuf_r+0x12>
 80109ac:	9a01      	ldr	r2, [sp, #4]
 80109ae:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80109b2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80109b6:	425a      	negs	r2, r3
 80109b8:	415a      	adcs	r2, r3
 80109ba:	602a      	str	r2, [r5, #0]
 80109bc:	e7ee      	b.n	801099c <__swhatbuf_r+0x1c>
 80109be:	2340      	movs	r3, #64	; 0x40
 80109c0:	2000      	movs	r0, #0
 80109c2:	6023      	str	r3, [r4, #0]
 80109c4:	b016      	add	sp, #88	; 0x58
 80109c6:	bd70      	pop	{r4, r5, r6, pc}

080109c8 <__smakebuf_r>:
 80109c8:	898b      	ldrh	r3, [r1, #12]
 80109ca:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80109cc:	079d      	lsls	r5, r3, #30
 80109ce:	4606      	mov	r6, r0
 80109d0:	460c      	mov	r4, r1
 80109d2:	d507      	bpl.n	80109e4 <__smakebuf_r+0x1c>
 80109d4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80109d8:	6023      	str	r3, [r4, #0]
 80109da:	6123      	str	r3, [r4, #16]
 80109dc:	2301      	movs	r3, #1
 80109de:	6163      	str	r3, [r4, #20]
 80109e0:	b002      	add	sp, #8
 80109e2:	bd70      	pop	{r4, r5, r6, pc}
 80109e4:	ab01      	add	r3, sp, #4
 80109e6:	466a      	mov	r2, sp
 80109e8:	f7ff ffca 	bl	8010980 <__swhatbuf_r>
 80109ec:	9900      	ldr	r1, [sp, #0]
 80109ee:	4605      	mov	r5, r0
 80109f0:	4630      	mov	r0, r6
 80109f2:	f000 fb73 	bl	80110dc <_malloc_r>
 80109f6:	b948      	cbnz	r0, 8010a0c <__smakebuf_r+0x44>
 80109f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80109fc:	059a      	lsls	r2, r3, #22
 80109fe:	d4ef      	bmi.n	80109e0 <__smakebuf_r+0x18>
 8010a00:	f023 0303 	bic.w	r3, r3, #3
 8010a04:	f043 0302 	orr.w	r3, r3, #2
 8010a08:	81a3      	strh	r3, [r4, #12]
 8010a0a:	e7e3      	b.n	80109d4 <__smakebuf_r+0xc>
 8010a0c:	4b0d      	ldr	r3, [pc, #52]	; (8010a44 <__smakebuf_r+0x7c>)
 8010a0e:	62b3      	str	r3, [r6, #40]	; 0x28
 8010a10:	89a3      	ldrh	r3, [r4, #12]
 8010a12:	6020      	str	r0, [r4, #0]
 8010a14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010a18:	81a3      	strh	r3, [r4, #12]
 8010a1a:	9b00      	ldr	r3, [sp, #0]
 8010a1c:	6163      	str	r3, [r4, #20]
 8010a1e:	9b01      	ldr	r3, [sp, #4]
 8010a20:	6120      	str	r0, [r4, #16]
 8010a22:	b15b      	cbz	r3, 8010a3c <__smakebuf_r+0x74>
 8010a24:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010a28:	4630      	mov	r0, r6
 8010a2a:	f000 fd8b 	bl	8011544 <_isatty_r>
 8010a2e:	b128      	cbz	r0, 8010a3c <__smakebuf_r+0x74>
 8010a30:	89a3      	ldrh	r3, [r4, #12]
 8010a32:	f023 0303 	bic.w	r3, r3, #3
 8010a36:	f043 0301 	orr.w	r3, r3, #1
 8010a3a:	81a3      	strh	r3, [r4, #12]
 8010a3c:	89a3      	ldrh	r3, [r4, #12]
 8010a3e:	431d      	orrs	r5, r3
 8010a40:	81a5      	strh	r5, [r4, #12]
 8010a42:	e7cd      	b.n	80109e0 <__smakebuf_r+0x18>
 8010a44:	08010819 	.word	0x08010819

08010a48 <malloc>:
 8010a48:	4b02      	ldr	r3, [pc, #8]	; (8010a54 <malloc+0xc>)
 8010a4a:	4601      	mov	r1, r0
 8010a4c:	6818      	ldr	r0, [r3, #0]
 8010a4e:	f000 bb45 	b.w	80110dc <_malloc_r>
 8010a52:	bf00      	nop
 8010a54:	20001cac 	.word	0x20001cac

08010a58 <memcpy>:
 8010a58:	b510      	push	{r4, lr}
 8010a5a:	1e43      	subs	r3, r0, #1
 8010a5c:	440a      	add	r2, r1
 8010a5e:	4291      	cmp	r1, r2
 8010a60:	d100      	bne.n	8010a64 <memcpy+0xc>
 8010a62:	bd10      	pop	{r4, pc}
 8010a64:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010a68:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010a6c:	e7f7      	b.n	8010a5e <memcpy+0x6>

08010a6e <_Balloc>:
 8010a6e:	b570      	push	{r4, r5, r6, lr}
 8010a70:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8010a72:	4604      	mov	r4, r0
 8010a74:	460e      	mov	r6, r1
 8010a76:	b93d      	cbnz	r5, 8010a88 <_Balloc+0x1a>
 8010a78:	2010      	movs	r0, #16
 8010a7a:	f7ff ffe5 	bl	8010a48 <malloc>
 8010a7e:	6260      	str	r0, [r4, #36]	; 0x24
 8010a80:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8010a84:	6005      	str	r5, [r0, #0]
 8010a86:	60c5      	str	r5, [r0, #12]
 8010a88:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8010a8a:	68eb      	ldr	r3, [r5, #12]
 8010a8c:	b183      	cbz	r3, 8010ab0 <_Balloc+0x42>
 8010a8e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010a90:	68db      	ldr	r3, [r3, #12]
 8010a92:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8010a96:	b9b8      	cbnz	r0, 8010ac8 <_Balloc+0x5a>
 8010a98:	2101      	movs	r1, #1
 8010a9a:	fa01 f506 	lsl.w	r5, r1, r6
 8010a9e:	1d6a      	adds	r2, r5, #5
 8010aa0:	0092      	lsls	r2, r2, #2
 8010aa2:	4620      	mov	r0, r4
 8010aa4:	f000 fabe 	bl	8011024 <_calloc_r>
 8010aa8:	b160      	cbz	r0, 8010ac4 <_Balloc+0x56>
 8010aaa:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8010aae:	e00e      	b.n	8010ace <_Balloc+0x60>
 8010ab0:	2221      	movs	r2, #33	; 0x21
 8010ab2:	2104      	movs	r1, #4
 8010ab4:	4620      	mov	r0, r4
 8010ab6:	f000 fab5 	bl	8011024 <_calloc_r>
 8010aba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010abc:	60e8      	str	r0, [r5, #12]
 8010abe:	68db      	ldr	r3, [r3, #12]
 8010ac0:	2b00      	cmp	r3, #0
 8010ac2:	d1e4      	bne.n	8010a8e <_Balloc+0x20>
 8010ac4:	2000      	movs	r0, #0
 8010ac6:	bd70      	pop	{r4, r5, r6, pc}
 8010ac8:	6802      	ldr	r2, [r0, #0]
 8010aca:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8010ace:	2300      	movs	r3, #0
 8010ad0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010ad4:	e7f7      	b.n	8010ac6 <_Balloc+0x58>

08010ad6 <_Bfree>:
 8010ad6:	b570      	push	{r4, r5, r6, lr}
 8010ad8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8010ada:	4606      	mov	r6, r0
 8010adc:	460d      	mov	r5, r1
 8010ade:	b93c      	cbnz	r4, 8010af0 <_Bfree+0x1a>
 8010ae0:	2010      	movs	r0, #16
 8010ae2:	f7ff ffb1 	bl	8010a48 <malloc>
 8010ae6:	6270      	str	r0, [r6, #36]	; 0x24
 8010ae8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010aec:	6004      	str	r4, [r0, #0]
 8010aee:	60c4      	str	r4, [r0, #12]
 8010af0:	b13d      	cbz	r5, 8010b02 <_Bfree+0x2c>
 8010af2:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8010af4:	686a      	ldr	r2, [r5, #4]
 8010af6:	68db      	ldr	r3, [r3, #12]
 8010af8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010afc:	6029      	str	r1, [r5, #0]
 8010afe:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8010b02:	bd70      	pop	{r4, r5, r6, pc}

08010b04 <__multadd>:
 8010b04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010b08:	690d      	ldr	r5, [r1, #16]
 8010b0a:	461f      	mov	r7, r3
 8010b0c:	4606      	mov	r6, r0
 8010b0e:	460c      	mov	r4, r1
 8010b10:	f101 0c14 	add.w	ip, r1, #20
 8010b14:	2300      	movs	r3, #0
 8010b16:	f8dc 0000 	ldr.w	r0, [ip]
 8010b1a:	b281      	uxth	r1, r0
 8010b1c:	fb02 7101 	mla	r1, r2, r1, r7
 8010b20:	0c0f      	lsrs	r7, r1, #16
 8010b22:	0c00      	lsrs	r0, r0, #16
 8010b24:	fb02 7000 	mla	r0, r2, r0, r7
 8010b28:	b289      	uxth	r1, r1
 8010b2a:	3301      	adds	r3, #1
 8010b2c:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8010b30:	429d      	cmp	r5, r3
 8010b32:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8010b36:	f84c 1b04 	str.w	r1, [ip], #4
 8010b3a:	dcec      	bgt.n	8010b16 <__multadd+0x12>
 8010b3c:	b1d7      	cbz	r7, 8010b74 <__multadd+0x70>
 8010b3e:	68a3      	ldr	r3, [r4, #8]
 8010b40:	42ab      	cmp	r3, r5
 8010b42:	dc12      	bgt.n	8010b6a <__multadd+0x66>
 8010b44:	6861      	ldr	r1, [r4, #4]
 8010b46:	4630      	mov	r0, r6
 8010b48:	3101      	adds	r1, #1
 8010b4a:	f7ff ff90 	bl	8010a6e <_Balloc>
 8010b4e:	6922      	ldr	r2, [r4, #16]
 8010b50:	3202      	adds	r2, #2
 8010b52:	f104 010c 	add.w	r1, r4, #12
 8010b56:	4680      	mov	r8, r0
 8010b58:	0092      	lsls	r2, r2, #2
 8010b5a:	300c      	adds	r0, #12
 8010b5c:	f7ff ff7c 	bl	8010a58 <memcpy>
 8010b60:	4621      	mov	r1, r4
 8010b62:	4630      	mov	r0, r6
 8010b64:	f7ff ffb7 	bl	8010ad6 <_Bfree>
 8010b68:	4644      	mov	r4, r8
 8010b6a:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8010b6e:	3501      	adds	r5, #1
 8010b70:	615f      	str	r7, [r3, #20]
 8010b72:	6125      	str	r5, [r4, #16]
 8010b74:	4620      	mov	r0, r4
 8010b76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08010b7a <__hi0bits>:
 8010b7a:	0c02      	lsrs	r2, r0, #16
 8010b7c:	0412      	lsls	r2, r2, #16
 8010b7e:	4603      	mov	r3, r0
 8010b80:	b9b2      	cbnz	r2, 8010bb0 <__hi0bits+0x36>
 8010b82:	0403      	lsls	r3, r0, #16
 8010b84:	2010      	movs	r0, #16
 8010b86:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8010b8a:	bf04      	itt	eq
 8010b8c:	021b      	lsleq	r3, r3, #8
 8010b8e:	3008      	addeq	r0, #8
 8010b90:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8010b94:	bf04      	itt	eq
 8010b96:	011b      	lsleq	r3, r3, #4
 8010b98:	3004      	addeq	r0, #4
 8010b9a:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8010b9e:	bf04      	itt	eq
 8010ba0:	009b      	lsleq	r3, r3, #2
 8010ba2:	3002      	addeq	r0, #2
 8010ba4:	2b00      	cmp	r3, #0
 8010ba6:	db06      	blt.n	8010bb6 <__hi0bits+0x3c>
 8010ba8:	005b      	lsls	r3, r3, #1
 8010baa:	d503      	bpl.n	8010bb4 <__hi0bits+0x3a>
 8010bac:	3001      	adds	r0, #1
 8010bae:	4770      	bx	lr
 8010bb0:	2000      	movs	r0, #0
 8010bb2:	e7e8      	b.n	8010b86 <__hi0bits+0xc>
 8010bb4:	2020      	movs	r0, #32
 8010bb6:	4770      	bx	lr

08010bb8 <__lo0bits>:
 8010bb8:	6803      	ldr	r3, [r0, #0]
 8010bba:	f013 0207 	ands.w	r2, r3, #7
 8010bbe:	4601      	mov	r1, r0
 8010bc0:	d00b      	beq.n	8010bda <__lo0bits+0x22>
 8010bc2:	07da      	lsls	r2, r3, #31
 8010bc4:	d423      	bmi.n	8010c0e <__lo0bits+0x56>
 8010bc6:	0798      	lsls	r0, r3, #30
 8010bc8:	bf49      	itett	mi
 8010bca:	085b      	lsrmi	r3, r3, #1
 8010bcc:	089b      	lsrpl	r3, r3, #2
 8010bce:	2001      	movmi	r0, #1
 8010bd0:	600b      	strmi	r3, [r1, #0]
 8010bd2:	bf5c      	itt	pl
 8010bd4:	600b      	strpl	r3, [r1, #0]
 8010bd6:	2002      	movpl	r0, #2
 8010bd8:	4770      	bx	lr
 8010bda:	b298      	uxth	r0, r3
 8010bdc:	b9a8      	cbnz	r0, 8010c0a <__lo0bits+0x52>
 8010bde:	0c1b      	lsrs	r3, r3, #16
 8010be0:	2010      	movs	r0, #16
 8010be2:	f013 0fff 	tst.w	r3, #255	; 0xff
 8010be6:	bf04      	itt	eq
 8010be8:	0a1b      	lsreq	r3, r3, #8
 8010bea:	3008      	addeq	r0, #8
 8010bec:	071a      	lsls	r2, r3, #28
 8010bee:	bf04      	itt	eq
 8010bf0:	091b      	lsreq	r3, r3, #4
 8010bf2:	3004      	addeq	r0, #4
 8010bf4:	079a      	lsls	r2, r3, #30
 8010bf6:	bf04      	itt	eq
 8010bf8:	089b      	lsreq	r3, r3, #2
 8010bfa:	3002      	addeq	r0, #2
 8010bfc:	07da      	lsls	r2, r3, #31
 8010bfe:	d402      	bmi.n	8010c06 <__lo0bits+0x4e>
 8010c00:	085b      	lsrs	r3, r3, #1
 8010c02:	d006      	beq.n	8010c12 <__lo0bits+0x5a>
 8010c04:	3001      	adds	r0, #1
 8010c06:	600b      	str	r3, [r1, #0]
 8010c08:	4770      	bx	lr
 8010c0a:	4610      	mov	r0, r2
 8010c0c:	e7e9      	b.n	8010be2 <__lo0bits+0x2a>
 8010c0e:	2000      	movs	r0, #0
 8010c10:	4770      	bx	lr
 8010c12:	2020      	movs	r0, #32
 8010c14:	4770      	bx	lr

08010c16 <__i2b>:
 8010c16:	b510      	push	{r4, lr}
 8010c18:	460c      	mov	r4, r1
 8010c1a:	2101      	movs	r1, #1
 8010c1c:	f7ff ff27 	bl	8010a6e <_Balloc>
 8010c20:	2201      	movs	r2, #1
 8010c22:	6144      	str	r4, [r0, #20]
 8010c24:	6102      	str	r2, [r0, #16]
 8010c26:	bd10      	pop	{r4, pc}

08010c28 <__multiply>:
 8010c28:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010c2c:	4614      	mov	r4, r2
 8010c2e:	690a      	ldr	r2, [r1, #16]
 8010c30:	6923      	ldr	r3, [r4, #16]
 8010c32:	429a      	cmp	r2, r3
 8010c34:	bfb8      	it	lt
 8010c36:	460b      	movlt	r3, r1
 8010c38:	4688      	mov	r8, r1
 8010c3a:	bfbc      	itt	lt
 8010c3c:	46a0      	movlt	r8, r4
 8010c3e:	461c      	movlt	r4, r3
 8010c40:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8010c44:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8010c48:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010c4c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8010c50:	eb07 0609 	add.w	r6, r7, r9
 8010c54:	42b3      	cmp	r3, r6
 8010c56:	bfb8      	it	lt
 8010c58:	3101      	addlt	r1, #1
 8010c5a:	f7ff ff08 	bl	8010a6e <_Balloc>
 8010c5e:	f100 0514 	add.w	r5, r0, #20
 8010c62:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8010c66:	462b      	mov	r3, r5
 8010c68:	2200      	movs	r2, #0
 8010c6a:	4573      	cmp	r3, lr
 8010c6c:	d316      	bcc.n	8010c9c <__multiply+0x74>
 8010c6e:	f104 0214 	add.w	r2, r4, #20
 8010c72:	f108 0114 	add.w	r1, r8, #20
 8010c76:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8010c7a:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8010c7e:	9300      	str	r3, [sp, #0]
 8010c80:	9b00      	ldr	r3, [sp, #0]
 8010c82:	9201      	str	r2, [sp, #4]
 8010c84:	4293      	cmp	r3, r2
 8010c86:	d80c      	bhi.n	8010ca2 <__multiply+0x7a>
 8010c88:	2e00      	cmp	r6, #0
 8010c8a:	dd03      	ble.n	8010c94 <__multiply+0x6c>
 8010c8c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8010c90:	2b00      	cmp	r3, #0
 8010c92:	d05d      	beq.n	8010d50 <__multiply+0x128>
 8010c94:	6106      	str	r6, [r0, #16]
 8010c96:	b003      	add	sp, #12
 8010c98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010c9c:	f843 2b04 	str.w	r2, [r3], #4
 8010ca0:	e7e3      	b.n	8010c6a <__multiply+0x42>
 8010ca2:	f8b2 b000 	ldrh.w	fp, [r2]
 8010ca6:	f1bb 0f00 	cmp.w	fp, #0
 8010caa:	d023      	beq.n	8010cf4 <__multiply+0xcc>
 8010cac:	4689      	mov	r9, r1
 8010cae:	46ac      	mov	ip, r5
 8010cb0:	f04f 0800 	mov.w	r8, #0
 8010cb4:	f859 4b04 	ldr.w	r4, [r9], #4
 8010cb8:	f8dc a000 	ldr.w	sl, [ip]
 8010cbc:	b2a3      	uxth	r3, r4
 8010cbe:	fa1f fa8a 	uxth.w	sl, sl
 8010cc2:	fb0b a303 	mla	r3, fp, r3, sl
 8010cc6:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8010cca:	f8dc 4000 	ldr.w	r4, [ip]
 8010cce:	4443      	add	r3, r8
 8010cd0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8010cd4:	fb0b 840a 	mla	r4, fp, sl, r8
 8010cd8:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8010cdc:	46e2      	mov	sl, ip
 8010cde:	b29b      	uxth	r3, r3
 8010ce0:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8010ce4:	454f      	cmp	r7, r9
 8010ce6:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8010cea:	f84a 3b04 	str.w	r3, [sl], #4
 8010cee:	d82b      	bhi.n	8010d48 <__multiply+0x120>
 8010cf0:	f8cc 8004 	str.w	r8, [ip, #4]
 8010cf4:	9b01      	ldr	r3, [sp, #4]
 8010cf6:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8010cfa:	3204      	adds	r2, #4
 8010cfc:	f1ba 0f00 	cmp.w	sl, #0
 8010d00:	d020      	beq.n	8010d44 <__multiply+0x11c>
 8010d02:	682b      	ldr	r3, [r5, #0]
 8010d04:	4689      	mov	r9, r1
 8010d06:	46a8      	mov	r8, r5
 8010d08:	f04f 0b00 	mov.w	fp, #0
 8010d0c:	f8b9 c000 	ldrh.w	ip, [r9]
 8010d10:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8010d14:	fb0a 440c 	mla	r4, sl, ip, r4
 8010d18:	445c      	add	r4, fp
 8010d1a:	46c4      	mov	ip, r8
 8010d1c:	b29b      	uxth	r3, r3
 8010d1e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8010d22:	f84c 3b04 	str.w	r3, [ip], #4
 8010d26:	f859 3b04 	ldr.w	r3, [r9], #4
 8010d2a:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8010d2e:	0c1b      	lsrs	r3, r3, #16
 8010d30:	fb0a b303 	mla	r3, sl, r3, fp
 8010d34:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8010d38:	454f      	cmp	r7, r9
 8010d3a:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8010d3e:	d805      	bhi.n	8010d4c <__multiply+0x124>
 8010d40:	f8c8 3004 	str.w	r3, [r8, #4]
 8010d44:	3504      	adds	r5, #4
 8010d46:	e79b      	b.n	8010c80 <__multiply+0x58>
 8010d48:	46d4      	mov	ip, sl
 8010d4a:	e7b3      	b.n	8010cb4 <__multiply+0x8c>
 8010d4c:	46e0      	mov	r8, ip
 8010d4e:	e7dd      	b.n	8010d0c <__multiply+0xe4>
 8010d50:	3e01      	subs	r6, #1
 8010d52:	e799      	b.n	8010c88 <__multiply+0x60>

08010d54 <__pow5mult>:
 8010d54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010d58:	4615      	mov	r5, r2
 8010d5a:	f012 0203 	ands.w	r2, r2, #3
 8010d5e:	4606      	mov	r6, r0
 8010d60:	460f      	mov	r7, r1
 8010d62:	d007      	beq.n	8010d74 <__pow5mult+0x20>
 8010d64:	3a01      	subs	r2, #1
 8010d66:	4c21      	ldr	r4, [pc, #132]	; (8010dec <__pow5mult+0x98>)
 8010d68:	2300      	movs	r3, #0
 8010d6a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8010d6e:	f7ff fec9 	bl	8010b04 <__multadd>
 8010d72:	4607      	mov	r7, r0
 8010d74:	10ad      	asrs	r5, r5, #2
 8010d76:	d035      	beq.n	8010de4 <__pow5mult+0x90>
 8010d78:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8010d7a:	b93c      	cbnz	r4, 8010d8c <__pow5mult+0x38>
 8010d7c:	2010      	movs	r0, #16
 8010d7e:	f7ff fe63 	bl	8010a48 <malloc>
 8010d82:	6270      	str	r0, [r6, #36]	; 0x24
 8010d84:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010d88:	6004      	str	r4, [r0, #0]
 8010d8a:	60c4      	str	r4, [r0, #12]
 8010d8c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8010d90:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010d94:	b94c      	cbnz	r4, 8010daa <__pow5mult+0x56>
 8010d96:	f240 2171 	movw	r1, #625	; 0x271
 8010d9a:	4630      	mov	r0, r6
 8010d9c:	f7ff ff3b 	bl	8010c16 <__i2b>
 8010da0:	2300      	movs	r3, #0
 8010da2:	f8c8 0008 	str.w	r0, [r8, #8]
 8010da6:	4604      	mov	r4, r0
 8010da8:	6003      	str	r3, [r0, #0]
 8010daa:	f04f 0800 	mov.w	r8, #0
 8010dae:	07eb      	lsls	r3, r5, #31
 8010db0:	d50a      	bpl.n	8010dc8 <__pow5mult+0x74>
 8010db2:	4639      	mov	r1, r7
 8010db4:	4622      	mov	r2, r4
 8010db6:	4630      	mov	r0, r6
 8010db8:	f7ff ff36 	bl	8010c28 <__multiply>
 8010dbc:	4639      	mov	r1, r7
 8010dbe:	4681      	mov	r9, r0
 8010dc0:	4630      	mov	r0, r6
 8010dc2:	f7ff fe88 	bl	8010ad6 <_Bfree>
 8010dc6:	464f      	mov	r7, r9
 8010dc8:	106d      	asrs	r5, r5, #1
 8010dca:	d00b      	beq.n	8010de4 <__pow5mult+0x90>
 8010dcc:	6820      	ldr	r0, [r4, #0]
 8010dce:	b938      	cbnz	r0, 8010de0 <__pow5mult+0x8c>
 8010dd0:	4622      	mov	r2, r4
 8010dd2:	4621      	mov	r1, r4
 8010dd4:	4630      	mov	r0, r6
 8010dd6:	f7ff ff27 	bl	8010c28 <__multiply>
 8010dda:	6020      	str	r0, [r4, #0]
 8010ddc:	f8c0 8000 	str.w	r8, [r0]
 8010de0:	4604      	mov	r4, r0
 8010de2:	e7e4      	b.n	8010dae <__pow5mult+0x5a>
 8010de4:	4638      	mov	r0, r7
 8010de6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010dea:	bf00      	nop
 8010dec:	08013fe8 	.word	0x08013fe8

08010df0 <__lshift>:
 8010df0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010df4:	460c      	mov	r4, r1
 8010df6:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8010dfa:	6923      	ldr	r3, [r4, #16]
 8010dfc:	6849      	ldr	r1, [r1, #4]
 8010dfe:	eb0a 0903 	add.w	r9, sl, r3
 8010e02:	68a3      	ldr	r3, [r4, #8]
 8010e04:	4607      	mov	r7, r0
 8010e06:	4616      	mov	r6, r2
 8010e08:	f109 0501 	add.w	r5, r9, #1
 8010e0c:	42ab      	cmp	r3, r5
 8010e0e:	db32      	blt.n	8010e76 <__lshift+0x86>
 8010e10:	4638      	mov	r0, r7
 8010e12:	f7ff fe2c 	bl	8010a6e <_Balloc>
 8010e16:	2300      	movs	r3, #0
 8010e18:	4680      	mov	r8, r0
 8010e1a:	f100 0114 	add.w	r1, r0, #20
 8010e1e:	461a      	mov	r2, r3
 8010e20:	4553      	cmp	r3, sl
 8010e22:	db2b      	blt.n	8010e7c <__lshift+0x8c>
 8010e24:	6920      	ldr	r0, [r4, #16]
 8010e26:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010e2a:	f104 0314 	add.w	r3, r4, #20
 8010e2e:	f016 021f 	ands.w	r2, r6, #31
 8010e32:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010e36:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8010e3a:	d025      	beq.n	8010e88 <__lshift+0x98>
 8010e3c:	f1c2 0e20 	rsb	lr, r2, #32
 8010e40:	2000      	movs	r0, #0
 8010e42:	681e      	ldr	r6, [r3, #0]
 8010e44:	468a      	mov	sl, r1
 8010e46:	4096      	lsls	r6, r2
 8010e48:	4330      	orrs	r0, r6
 8010e4a:	f84a 0b04 	str.w	r0, [sl], #4
 8010e4e:	f853 0b04 	ldr.w	r0, [r3], #4
 8010e52:	459c      	cmp	ip, r3
 8010e54:	fa20 f00e 	lsr.w	r0, r0, lr
 8010e58:	d814      	bhi.n	8010e84 <__lshift+0x94>
 8010e5a:	6048      	str	r0, [r1, #4]
 8010e5c:	b108      	cbz	r0, 8010e62 <__lshift+0x72>
 8010e5e:	f109 0502 	add.w	r5, r9, #2
 8010e62:	3d01      	subs	r5, #1
 8010e64:	4638      	mov	r0, r7
 8010e66:	f8c8 5010 	str.w	r5, [r8, #16]
 8010e6a:	4621      	mov	r1, r4
 8010e6c:	f7ff fe33 	bl	8010ad6 <_Bfree>
 8010e70:	4640      	mov	r0, r8
 8010e72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010e76:	3101      	adds	r1, #1
 8010e78:	005b      	lsls	r3, r3, #1
 8010e7a:	e7c7      	b.n	8010e0c <__lshift+0x1c>
 8010e7c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8010e80:	3301      	adds	r3, #1
 8010e82:	e7cd      	b.n	8010e20 <__lshift+0x30>
 8010e84:	4651      	mov	r1, sl
 8010e86:	e7dc      	b.n	8010e42 <__lshift+0x52>
 8010e88:	3904      	subs	r1, #4
 8010e8a:	f853 2b04 	ldr.w	r2, [r3], #4
 8010e8e:	f841 2f04 	str.w	r2, [r1, #4]!
 8010e92:	459c      	cmp	ip, r3
 8010e94:	d8f9      	bhi.n	8010e8a <__lshift+0x9a>
 8010e96:	e7e4      	b.n	8010e62 <__lshift+0x72>

08010e98 <__mcmp>:
 8010e98:	6903      	ldr	r3, [r0, #16]
 8010e9a:	690a      	ldr	r2, [r1, #16]
 8010e9c:	1a9b      	subs	r3, r3, r2
 8010e9e:	b530      	push	{r4, r5, lr}
 8010ea0:	d10c      	bne.n	8010ebc <__mcmp+0x24>
 8010ea2:	0092      	lsls	r2, r2, #2
 8010ea4:	3014      	adds	r0, #20
 8010ea6:	3114      	adds	r1, #20
 8010ea8:	1884      	adds	r4, r0, r2
 8010eaa:	4411      	add	r1, r2
 8010eac:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8010eb0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8010eb4:	4295      	cmp	r5, r2
 8010eb6:	d003      	beq.n	8010ec0 <__mcmp+0x28>
 8010eb8:	d305      	bcc.n	8010ec6 <__mcmp+0x2e>
 8010eba:	2301      	movs	r3, #1
 8010ebc:	4618      	mov	r0, r3
 8010ebe:	bd30      	pop	{r4, r5, pc}
 8010ec0:	42a0      	cmp	r0, r4
 8010ec2:	d3f3      	bcc.n	8010eac <__mcmp+0x14>
 8010ec4:	e7fa      	b.n	8010ebc <__mcmp+0x24>
 8010ec6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8010eca:	e7f7      	b.n	8010ebc <__mcmp+0x24>

08010ecc <__mdiff>:
 8010ecc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010ed0:	460d      	mov	r5, r1
 8010ed2:	4607      	mov	r7, r0
 8010ed4:	4611      	mov	r1, r2
 8010ed6:	4628      	mov	r0, r5
 8010ed8:	4614      	mov	r4, r2
 8010eda:	f7ff ffdd 	bl	8010e98 <__mcmp>
 8010ede:	1e06      	subs	r6, r0, #0
 8010ee0:	d108      	bne.n	8010ef4 <__mdiff+0x28>
 8010ee2:	4631      	mov	r1, r6
 8010ee4:	4638      	mov	r0, r7
 8010ee6:	f7ff fdc2 	bl	8010a6e <_Balloc>
 8010eea:	2301      	movs	r3, #1
 8010eec:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8010ef0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010ef4:	bfa4      	itt	ge
 8010ef6:	4623      	movge	r3, r4
 8010ef8:	462c      	movge	r4, r5
 8010efa:	4638      	mov	r0, r7
 8010efc:	6861      	ldr	r1, [r4, #4]
 8010efe:	bfa6      	itte	ge
 8010f00:	461d      	movge	r5, r3
 8010f02:	2600      	movge	r6, #0
 8010f04:	2601      	movlt	r6, #1
 8010f06:	f7ff fdb2 	bl	8010a6e <_Balloc>
 8010f0a:	692b      	ldr	r3, [r5, #16]
 8010f0c:	60c6      	str	r6, [r0, #12]
 8010f0e:	6926      	ldr	r6, [r4, #16]
 8010f10:	f105 0914 	add.w	r9, r5, #20
 8010f14:	f104 0214 	add.w	r2, r4, #20
 8010f18:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8010f1c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8010f20:	f100 0514 	add.w	r5, r0, #20
 8010f24:	f04f 0e00 	mov.w	lr, #0
 8010f28:	f852 ab04 	ldr.w	sl, [r2], #4
 8010f2c:	f859 4b04 	ldr.w	r4, [r9], #4
 8010f30:	fa1e f18a 	uxtah	r1, lr, sl
 8010f34:	b2a3      	uxth	r3, r4
 8010f36:	1ac9      	subs	r1, r1, r3
 8010f38:	0c23      	lsrs	r3, r4, #16
 8010f3a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8010f3e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8010f42:	b289      	uxth	r1, r1
 8010f44:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8010f48:	45c8      	cmp	r8, r9
 8010f4a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8010f4e:	4694      	mov	ip, r2
 8010f50:	f845 3b04 	str.w	r3, [r5], #4
 8010f54:	d8e8      	bhi.n	8010f28 <__mdiff+0x5c>
 8010f56:	45bc      	cmp	ip, r7
 8010f58:	d304      	bcc.n	8010f64 <__mdiff+0x98>
 8010f5a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8010f5e:	b183      	cbz	r3, 8010f82 <__mdiff+0xb6>
 8010f60:	6106      	str	r6, [r0, #16]
 8010f62:	e7c5      	b.n	8010ef0 <__mdiff+0x24>
 8010f64:	f85c 1b04 	ldr.w	r1, [ip], #4
 8010f68:	fa1e f381 	uxtah	r3, lr, r1
 8010f6c:	141a      	asrs	r2, r3, #16
 8010f6e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8010f72:	b29b      	uxth	r3, r3
 8010f74:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010f78:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8010f7c:	f845 3b04 	str.w	r3, [r5], #4
 8010f80:	e7e9      	b.n	8010f56 <__mdiff+0x8a>
 8010f82:	3e01      	subs	r6, #1
 8010f84:	e7e9      	b.n	8010f5a <__mdiff+0x8e>

08010f86 <__d2b>:
 8010f86:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8010f8a:	460e      	mov	r6, r1
 8010f8c:	2101      	movs	r1, #1
 8010f8e:	ec59 8b10 	vmov	r8, r9, d0
 8010f92:	4615      	mov	r5, r2
 8010f94:	f7ff fd6b 	bl	8010a6e <_Balloc>
 8010f98:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8010f9c:	4607      	mov	r7, r0
 8010f9e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8010fa2:	bb34      	cbnz	r4, 8010ff2 <__d2b+0x6c>
 8010fa4:	9301      	str	r3, [sp, #4]
 8010fa6:	f1b8 0300 	subs.w	r3, r8, #0
 8010faa:	d027      	beq.n	8010ffc <__d2b+0x76>
 8010fac:	a802      	add	r0, sp, #8
 8010fae:	f840 3d08 	str.w	r3, [r0, #-8]!
 8010fb2:	f7ff fe01 	bl	8010bb8 <__lo0bits>
 8010fb6:	9900      	ldr	r1, [sp, #0]
 8010fb8:	b1f0      	cbz	r0, 8010ff8 <__d2b+0x72>
 8010fba:	9a01      	ldr	r2, [sp, #4]
 8010fbc:	f1c0 0320 	rsb	r3, r0, #32
 8010fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8010fc4:	430b      	orrs	r3, r1
 8010fc6:	40c2      	lsrs	r2, r0
 8010fc8:	617b      	str	r3, [r7, #20]
 8010fca:	9201      	str	r2, [sp, #4]
 8010fcc:	9b01      	ldr	r3, [sp, #4]
 8010fce:	61bb      	str	r3, [r7, #24]
 8010fd0:	2b00      	cmp	r3, #0
 8010fd2:	bf14      	ite	ne
 8010fd4:	2102      	movne	r1, #2
 8010fd6:	2101      	moveq	r1, #1
 8010fd8:	6139      	str	r1, [r7, #16]
 8010fda:	b1c4      	cbz	r4, 801100e <__d2b+0x88>
 8010fdc:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8010fe0:	4404      	add	r4, r0
 8010fe2:	6034      	str	r4, [r6, #0]
 8010fe4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8010fe8:	6028      	str	r0, [r5, #0]
 8010fea:	4638      	mov	r0, r7
 8010fec:	b003      	add	sp, #12
 8010fee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010ff2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8010ff6:	e7d5      	b.n	8010fa4 <__d2b+0x1e>
 8010ff8:	6179      	str	r1, [r7, #20]
 8010ffa:	e7e7      	b.n	8010fcc <__d2b+0x46>
 8010ffc:	a801      	add	r0, sp, #4
 8010ffe:	f7ff fddb 	bl	8010bb8 <__lo0bits>
 8011002:	9b01      	ldr	r3, [sp, #4]
 8011004:	617b      	str	r3, [r7, #20]
 8011006:	2101      	movs	r1, #1
 8011008:	6139      	str	r1, [r7, #16]
 801100a:	3020      	adds	r0, #32
 801100c:	e7e5      	b.n	8010fda <__d2b+0x54>
 801100e:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8011012:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8011016:	6030      	str	r0, [r6, #0]
 8011018:	6918      	ldr	r0, [r3, #16]
 801101a:	f7ff fdae 	bl	8010b7a <__hi0bits>
 801101e:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8011022:	e7e1      	b.n	8010fe8 <__d2b+0x62>

08011024 <_calloc_r>:
 8011024:	b538      	push	{r3, r4, r5, lr}
 8011026:	fb02 f401 	mul.w	r4, r2, r1
 801102a:	4621      	mov	r1, r4
 801102c:	f000 f856 	bl	80110dc <_malloc_r>
 8011030:	4605      	mov	r5, r0
 8011032:	b118      	cbz	r0, 801103c <_calloc_r+0x18>
 8011034:	4622      	mov	r2, r4
 8011036:	2100      	movs	r1, #0
 8011038:	f7fd ff08 	bl	800ee4c <memset>
 801103c:	4628      	mov	r0, r5
 801103e:	bd38      	pop	{r3, r4, r5, pc}

08011040 <_free_r>:
 8011040:	b538      	push	{r3, r4, r5, lr}
 8011042:	4605      	mov	r5, r0
 8011044:	2900      	cmp	r1, #0
 8011046:	d045      	beq.n	80110d4 <_free_r+0x94>
 8011048:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801104c:	1f0c      	subs	r4, r1, #4
 801104e:	2b00      	cmp	r3, #0
 8011050:	bfb8      	it	lt
 8011052:	18e4      	addlt	r4, r4, r3
 8011054:	f000 fac3 	bl	80115de <__malloc_lock>
 8011058:	4a1f      	ldr	r2, [pc, #124]	; (80110d8 <_free_r+0x98>)
 801105a:	6813      	ldr	r3, [r2, #0]
 801105c:	4610      	mov	r0, r2
 801105e:	b933      	cbnz	r3, 801106e <_free_r+0x2e>
 8011060:	6063      	str	r3, [r4, #4]
 8011062:	6014      	str	r4, [r2, #0]
 8011064:	4628      	mov	r0, r5
 8011066:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801106a:	f000 bab9 	b.w	80115e0 <__malloc_unlock>
 801106e:	42a3      	cmp	r3, r4
 8011070:	d90c      	bls.n	801108c <_free_r+0x4c>
 8011072:	6821      	ldr	r1, [r4, #0]
 8011074:	1862      	adds	r2, r4, r1
 8011076:	4293      	cmp	r3, r2
 8011078:	bf04      	itt	eq
 801107a:	681a      	ldreq	r2, [r3, #0]
 801107c:	685b      	ldreq	r3, [r3, #4]
 801107e:	6063      	str	r3, [r4, #4]
 8011080:	bf04      	itt	eq
 8011082:	1852      	addeq	r2, r2, r1
 8011084:	6022      	streq	r2, [r4, #0]
 8011086:	6004      	str	r4, [r0, #0]
 8011088:	e7ec      	b.n	8011064 <_free_r+0x24>
 801108a:	4613      	mov	r3, r2
 801108c:	685a      	ldr	r2, [r3, #4]
 801108e:	b10a      	cbz	r2, 8011094 <_free_r+0x54>
 8011090:	42a2      	cmp	r2, r4
 8011092:	d9fa      	bls.n	801108a <_free_r+0x4a>
 8011094:	6819      	ldr	r1, [r3, #0]
 8011096:	1858      	adds	r0, r3, r1
 8011098:	42a0      	cmp	r0, r4
 801109a:	d10b      	bne.n	80110b4 <_free_r+0x74>
 801109c:	6820      	ldr	r0, [r4, #0]
 801109e:	4401      	add	r1, r0
 80110a0:	1858      	adds	r0, r3, r1
 80110a2:	4282      	cmp	r2, r0
 80110a4:	6019      	str	r1, [r3, #0]
 80110a6:	d1dd      	bne.n	8011064 <_free_r+0x24>
 80110a8:	6810      	ldr	r0, [r2, #0]
 80110aa:	6852      	ldr	r2, [r2, #4]
 80110ac:	605a      	str	r2, [r3, #4]
 80110ae:	4401      	add	r1, r0
 80110b0:	6019      	str	r1, [r3, #0]
 80110b2:	e7d7      	b.n	8011064 <_free_r+0x24>
 80110b4:	d902      	bls.n	80110bc <_free_r+0x7c>
 80110b6:	230c      	movs	r3, #12
 80110b8:	602b      	str	r3, [r5, #0]
 80110ba:	e7d3      	b.n	8011064 <_free_r+0x24>
 80110bc:	6820      	ldr	r0, [r4, #0]
 80110be:	1821      	adds	r1, r4, r0
 80110c0:	428a      	cmp	r2, r1
 80110c2:	bf04      	itt	eq
 80110c4:	6811      	ldreq	r1, [r2, #0]
 80110c6:	6852      	ldreq	r2, [r2, #4]
 80110c8:	6062      	str	r2, [r4, #4]
 80110ca:	bf04      	itt	eq
 80110cc:	1809      	addeq	r1, r1, r0
 80110ce:	6021      	streq	r1, [r4, #0]
 80110d0:	605c      	str	r4, [r3, #4]
 80110d2:	e7c7      	b.n	8011064 <_free_r+0x24>
 80110d4:	bd38      	pop	{r3, r4, r5, pc}
 80110d6:	bf00      	nop
 80110d8:	20001f14 	.word	0x20001f14

080110dc <_malloc_r>:
 80110dc:	b570      	push	{r4, r5, r6, lr}
 80110de:	1ccd      	adds	r5, r1, #3
 80110e0:	f025 0503 	bic.w	r5, r5, #3
 80110e4:	3508      	adds	r5, #8
 80110e6:	2d0c      	cmp	r5, #12
 80110e8:	bf38      	it	cc
 80110ea:	250c      	movcc	r5, #12
 80110ec:	2d00      	cmp	r5, #0
 80110ee:	4606      	mov	r6, r0
 80110f0:	db01      	blt.n	80110f6 <_malloc_r+0x1a>
 80110f2:	42a9      	cmp	r1, r5
 80110f4:	d903      	bls.n	80110fe <_malloc_r+0x22>
 80110f6:	230c      	movs	r3, #12
 80110f8:	6033      	str	r3, [r6, #0]
 80110fa:	2000      	movs	r0, #0
 80110fc:	bd70      	pop	{r4, r5, r6, pc}
 80110fe:	f000 fa6e 	bl	80115de <__malloc_lock>
 8011102:	4a21      	ldr	r2, [pc, #132]	; (8011188 <_malloc_r+0xac>)
 8011104:	6814      	ldr	r4, [r2, #0]
 8011106:	4621      	mov	r1, r4
 8011108:	b991      	cbnz	r1, 8011130 <_malloc_r+0x54>
 801110a:	4c20      	ldr	r4, [pc, #128]	; (801118c <_malloc_r+0xb0>)
 801110c:	6823      	ldr	r3, [r4, #0]
 801110e:	b91b      	cbnz	r3, 8011118 <_malloc_r+0x3c>
 8011110:	4630      	mov	r0, r6
 8011112:	f000 f98f 	bl	8011434 <_sbrk_r>
 8011116:	6020      	str	r0, [r4, #0]
 8011118:	4629      	mov	r1, r5
 801111a:	4630      	mov	r0, r6
 801111c:	f000 f98a 	bl	8011434 <_sbrk_r>
 8011120:	1c43      	adds	r3, r0, #1
 8011122:	d124      	bne.n	801116e <_malloc_r+0x92>
 8011124:	230c      	movs	r3, #12
 8011126:	6033      	str	r3, [r6, #0]
 8011128:	4630      	mov	r0, r6
 801112a:	f000 fa59 	bl	80115e0 <__malloc_unlock>
 801112e:	e7e4      	b.n	80110fa <_malloc_r+0x1e>
 8011130:	680b      	ldr	r3, [r1, #0]
 8011132:	1b5b      	subs	r3, r3, r5
 8011134:	d418      	bmi.n	8011168 <_malloc_r+0x8c>
 8011136:	2b0b      	cmp	r3, #11
 8011138:	d90f      	bls.n	801115a <_malloc_r+0x7e>
 801113a:	600b      	str	r3, [r1, #0]
 801113c:	50cd      	str	r5, [r1, r3]
 801113e:	18cc      	adds	r4, r1, r3
 8011140:	4630      	mov	r0, r6
 8011142:	f000 fa4d 	bl	80115e0 <__malloc_unlock>
 8011146:	f104 000b 	add.w	r0, r4, #11
 801114a:	1d23      	adds	r3, r4, #4
 801114c:	f020 0007 	bic.w	r0, r0, #7
 8011150:	1ac3      	subs	r3, r0, r3
 8011152:	d0d3      	beq.n	80110fc <_malloc_r+0x20>
 8011154:	425a      	negs	r2, r3
 8011156:	50e2      	str	r2, [r4, r3]
 8011158:	e7d0      	b.n	80110fc <_malloc_r+0x20>
 801115a:	428c      	cmp	r4, r1
 801115c:	684b      	ldr	r3, [r1, #4]
 801115e:	bf16      	itet	ne
 8011160:	6063      	strne	r3, [r4, #4]
 8011162:	6013      	streq	r3, [r2, #0]
 8011164:	460c      	movne	r4, r1
 8011166:	e7eb      	b.n	8011140 <_malloc_r+0x64>
 8011168:	460c      	mov	r4, r1
 801116a:	6849      	ldr	r1, [r1, #4]
 801116c:	e7cc      	b.n	8011108 <_malloc_r+0x2c>
 801116e:	1cc4      	adds	r4, r0, #3
 8011170:	f024 0403 	bic.w	r4, r4, #3
 8011174:	42a0      	cmp	r0, r4
 8011176:	d005      	beq.n	8011184 <_malloc_r+0xa8>
 8011178:	1a21      	subs	r1, r4, r0
 801117a:	4630      	mov	r0, r6
 801117c:	f000 f95a 	bl	8011434 <_sbrk_r>
 8011180:	3001      	adds	r0, #1
 8011182:	d0cf      	beq.n	8011124 <_malloc_r+0x48>
 8011184:	6025      	str	r5, [r4, #0]
 8011186:	e7db      	b.n	8011140 <_malloc_r+0x64>
 8011188:	20001f14 	.word	0x20001f14
 801118c:	20001f18 	.word	0x20001f18

08011190 <__ssputs_r>:
 8011190:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011194:	688e      	ldr	r6, [r1, #8]
 8011196:	429e      	cmp	r6, r3
 8011198:	4682      	mov	sl, r0
 801119a:	460c      	mov	r4, r1
 801119c:	4690      	mov	r8, r2
 801119e:	4699      	mov	r9, r3
 80111a0:	d837      	bhi.n	8011212 <__ssputs_r+0x82>
 80111a2:	898a      	ldrh	r2, [r1, #12]
 80111a4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80111a8:	d031      	beq.n	801120e <__ssputs_r+0x7e>
 80111aa:	6825      	ldr	r5, [r4, #0]
 80111ac:	6909      	ldr	r1, [r1, #16]
 80111ae:	1a6f      	subs	r7, r5, r1
 80111b0:	6965      	ldr	r5, [r4, #20]
 80111b2:	2302      	movs	r3, #2
 80111b4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80111b8:	fb95 f5f3 	sdiv	r5, r5, r3
 80111bc:	f109 0301 	add.w	r3, r9, #1
 80111c0:	443b      	add	r3, r7
 80111c2:	429d      	cmp	r5, r3
 80111c4:	bf38      	it	cc
 80111c6:	461d      	movcc	r5, r3
 80111c8:	0553      	lsls	r3, r2, #21
 80111ca:	d530      	bpl.n	801122e <__ssputs_r+0x9e>
 80111cc:	4629      	mov	r1, r5
 80111ce:	f7ff ff85 	bl	80110dc <_malloc_r>
 80111d2:	4606      	mov	r6, r0
 80111d4:	b950      	cbnz	r0, 80111ec <__ssputs_r+0x5c>
 80111d6:	230c      	movs	r3, #12
 80111d8:	f8ca 3000 	str.w	r3, [sl]
 80111dc:	89a3      	ldrh	r3, [r4, #12]
 80111de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80111e2:	81a3      	strh	r3, [r4, #12]
 80111e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80111e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80111ec:	463a      	mov	r2, r7
 80111ee:	6921      	ldr	r1, [r4, #16]
 80111f0:	f7ff fc32 	bl	8010a58 <memcpy>
 80111f4:	89a3      	ldrh	r3, [r4, #12]
 80111f6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80111fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80111fe:	81a3      	strh	r3, [r4, #12]
 8011200:	6126      	str	r6, [r4, #16]
 8011202:	6165      	str	r5, [r4, #20]
 8011204:	443e      	add	r6, r7
 8011206:	1bed      	subs	r5, r5, r7
 8011208:	6026      	str	r6, [r4, #0]
 801120a:	60a5      	str	r5, [r4, #8]
 801120c:	464e      	mov	r6, r9
 801120e:	454e      	cmp	r6, r9
 8011210:	d900      	bls.n	8011214 <__ssputs_r+0x84>
 8011212:	464e      	mov	r6, r9
 8011214:	4632      	mov	r2, r6
 8011216:	4641      	mov	r1, r8
 8011218:	6820      	ldr	r0, [r4, #0]
 801121a:	f000 f9c7 	bl	80115ac <memmove>
 801121e:	68a3      	ldr	r3, [r4, #8]
 8011220:	1b9b      	subs	r3, r3, r6
 8011222:	60a3      	str	r3, [r4, #8]
 8011224:	6823      	ldr	r3, [r4, #0]
 8011226:	441e      	add	r6, r3
 8011228:	6026      	str	r6, [r4, #0]
 801122a:	2000      	movs	r0, #0
 801122c:	e7dc      	b.n	80111e8 <__ssputs_r+0x58>
 801122e:	462a      	mov	r2, r5
 8011230:	f000 f9d7 	bl	80115e2 <_realloc_r>
 8011234:	4606      	mov	r6, r0
 8011236:	2800      	cmp	r0, #0
 8011238:	d1e2      	bne.n	8011200 <__ssputs_r+0x70>
 801123a:	6921      	ldr	r1, [r4, #16]
 801123c:	4650      	mov	r0, sl
 801123e:	f7ff feff 	bl	8011040 <_free_r>
 8011242:	e7c8      	b.n	80111d6 <__ssputs_r+0x46>

08011244 <_svfiprintf_r>:
 8011244:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011248:	461d      	mov	r5, r3
 801124a:	898b      	ldrh	r3, [r1, #12]
 801124c:	061f      	lsls	r7, r3, #24
 801124e:	b09d      	sub	sp, #116	; 0x74
 8011250:	4680      	mov	r8, r0
 8011252:	460c      	mov	r4, r1
 8011254:	4616      	mov	r6, r2
 8011256:	d50f      	bpl.n	8011278 <_svfiprintf_r+0x34>
 8011258:	690b      	ldr	r3, [r1, #16]
 801125a:	b96b      	cbnz	r3, 8011278 <_svfiprintf_r+0x34>
 801125c:	2140      	movs	r1, #64	; 0x40
 801125e:	f7ff ff3d 	bl	80110dc <_malloc_r>
 8011262:	6020      	str	r0, [r4, #0]
 8011264:	6120      	str	r0, [r4, #16]
 8011266:	b928      	cbnz	r0, 8011274 <_svfiprintf_r+0x30>
 8011268:	230c      	movs	r3, #12
 801126a:	f8c8 3000 	str.w	r3, [r8]
 801126e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011272:	e0c8      	b.n	8011406 <_svfiprintf_r+0x1c2>
 8011274:	2340      	movs	r3, #64	; 0x40
 8011276:	6163      	str	r3, [r4, #20]
 8011278:	2300      	movs	r3, #0
 801127a:	9309      	str	r3, [sp, #36]	; 0x24
 801127c:	2320      	movs	r3, #32
 801127e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011282:	2330      	movs	r3, #48	; 0x30
 8011284:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011288:	9503      	str	r5, [sp, #12]
 801128a:	f04f 0b01 	mov.w	fp, #1
 801128e:	4637      	mov	r7, r6
 8011290:	463d      	mov	r5, r7
 8011292:	f815 3b01 	ldrb.w	r3, [r5], #1
 8011296:	b10b      	cbz	r3, 801129c <_svfiprintf_r+0x58>
 8011298:	2b25      	cmp	r3, #37	; 0x25
 801129a:	d13e      	bne.n	801131a <_svfiprintf_r+0xd6>
 801129c:	ebb7 0a06 	subs.w	sl, r7, r6
 80112a0:	d00b      	beq.n	80112ba <_svfiprintf_r+0x76>
 80112a2:	4653      	mov	r3, sl
 80112a4:	4632      	mov	r2, r6
 80112a6:	4621      	mov	r1, r4
 80112a8:	4640      	mov	r0, r8
 80112aa:	f7ff ff71 	bl	8011190 <__ssputs_r>
 80112ae:	3001      	adds	r0, #1
 80112b0:	f000 80a4 	beq.w	80113fc <_svfiprintf_r+0x1b8>
 80112b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80112b6:	4453      	add	r3, sl
 80112b8:	9309      	str	r3, [sp, #36]	; 0x24
 80112ba:	783b      	ldrb	r3, [r7, #0]
 80112bc:	2b00      	cmp	r3, #0
 80112be:	f000 809d 	beq.w	80113fc <_svfiprintf_r+0x1b8>
 80112c2:	2300      	movs	r3, #0
 80112c4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80112c8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80112cc:	9304      	str	r3, [sp, #16]
 80112ce:	9307      	str	r3, [sp, #28]
 80112d0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80112d4:	931a      	str	r3, [sp, #104]	; 0x68
 80112d6:	462f      	mov	r7, r5
 80112d8:	2205      	movs	r2, #5
 80112da:	f817 1b01 	ldrb.w	r1, [r7], #1
 80112de:	4850      	ldr	r0, [pc, #320]	; (8011420 <_svfiprintf_r+0x1dc>)
 80112e0:	f7ee ffa6 	bl	8000230 <memchr>
 80112e4:	9b04      	ldr	r3, [sp, #16]
 80112e6:	b9d0      	cbnz	r0, 801131e <_svfiprintf_r+0xda>
 80112e8:	06d9      	lsls	r1, r3, #27
 80112ea:	bf44      	itt	mi
 80112ec:	2220      	movmi	r2, #32
 80112ee:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80112f2:	071a      	lsls	r2, r3, #28
 80112f4:	bf44      	itt	mi
 80112f6:	222b      	movmi	r2, #43	; 0x2b
 80112f8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80112fc:	782a      	ldrb	r2, [r5, #0]
 80112fe:	2a2a      	cmp	r2, #42	; 0x2a
 8011300:	d015      	beq.n	801132e <_svfiprintf_r+0xea>
 8011302:	9a07      	ldr	r2, [sp, #28]
 8011304:	462f      	mov	r7, r5
 8011306:	2000      	movs	r0, #0
 8011308:	250a      	movs	r5, #10
 801130a:	4639      	mov	r1, r7
 801130c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011310:	3b30      	subs	r3, #48	; 0x30
 8011312:	2b09      	cmp	r3, #9
 8011314:	d94d      	bls.n	80113b2 <_svfiprintf_r+0x16e>
 8011316:	b1b8      	cbz	r0, 8011348 <_svfiprintf_r+0x104>
 8011318:	e00f      	b.n	801133a <_svfiprintf_r+0xf6>
 801131a:	462f      	mov	r7, r5
 801131c:	e7b8      	b.n	8011290 <_svfiprintf_r+0x4c>
 801131e:	4a40      	ldr	r2, [pc, #256]	; (8011420 <_svfiprintf_r+0x1dc>)
 8011320:	1a80      	subs	r0, r0, r2
 8011322:	fa0b f000 	lsl.w	r0, fp, r0
 8011326:	4318      	orrs	r0, r3
 8011328:	9004      	str	r0, [sp, #16]
 801132a:	463d      	mov	r5, r7
 801132c:	e7d3      	b.n	80112d6 <_svfiprintf_r+0x92>
 801132e:	9a03      	ldr	r2, [sp, #12]
 8011330:	1d11      	adds	r1, r2, #4
 8011332:	6812      	ldr	r2, [r2, #0]
 8011334:	9103      	str	r1, [sp, #12]
 8011336:	2a00      	cmp	r2, #0
 8011338:	db01      	blt.n	801133e <_svfiprintf_r+0xfa>
 801133a:	9207      	str	r2, [sp, #28]
 801133c:	e004      	b.n	8011348 <_svfiprintf_r+0x104>
 801133e:	4252      	negs	r2, r2
 8011340:	f043 0302 	orr.w	r3, r3, #2
 8011344:	9207      	str	r2, [sp, #28]
 8011346:	9304      	str	r3, [sp, #16]
 8011348:	783b      	ldrb	r3, [r7, #0]
 801134a:	2b2e      	cmp	r3, #46	; 0x2e
 801134c:	d10c      	bne.n	8011368 <_svfiprintf_r+0x124>
 801134e:	787b      	ldrb	r3, [r7, #1]
 8011350:	2b2a      	cmp	r3, #42	; 0x2a
 8011352:	d133      	bne.n	80113bc <_svfiprintf_r+0x178>
 8011354:	9b03      	ldr	r3, [sp, #12]
 8011356:	1d1a      	adds	r2, r3, #4
 8011358:	681b      	ldr	r3, [r3, #0]
 801135a:	9203      	str	r2, [sp, #12]
 801135c:	2b00      	cmp	r3, #0
 801135e:	bfb8      	it	lt
 8011360:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8011364:	3702      	adds	r7, #2
 8011366:	9305      	str	r3, [sp, #20]
 8011368:	4d2e      	ldr	r5, [pc, #184]	; (8011424 <_svfiprintf_r+0x1e0>)
 801136a:	7839      	ldrb	r1, [r7, #0]
 801136c:	2203      	movs	r2, #3
 801136e:	4628      	mov	r0, r5
 8011370:	f7ee ff5e 	bl	8000230 <memchr>
 8011374:	b138      	cbz	r0, 8011386 <_svfiprintf_r+0x142>
 8011376:	2340      	movs	r3, #64	; 0x40
 8011378:	1b40      	subs	r0, r0, r5
 801137a:	fa03 f000 	lsl.w	r0, r3, r0
 801137e:	9b04      	ldr	r3, [sp, #16]
 8011380:	4303      	orrs	r3, r0
 8011382:	3701      	adds	r7, #1
 8011384:	9304      	str	r3, [sp, #16]
 8011386:	7839      	ldrb	r1, [r7, #0]
 8011388:	4827      	ldr	r0, [pc, #156]	; (8011428 <_svfiprintf_r+0x1e4>)
 801138a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801138e:	2206      	movs	r2, #6
 8011390:	1c7e      	adds	r6, r7, #1
 8011392:	f7ee ff4d 	bl	8000230 <memchr>
 8011396:	2800      	cmp	r0, #0
 8011398:	d038      	beq.n	801140c <_svfiprintf_r+0x1c8>
 801139a:	4b24      	ldr	r3, [pc, #144]	; (801142c <_svfiprintf_r+0x1e8>)
 801139c:	bb13      	cbnz	r3, 80113e4 <_svfiprintf_r+0x1a0>
 801139e:	9b03      	ldr	r3, [sp, #12]
 80113a0:	3307      	adds	r3, #7
 80113a2:	f023 0307 	bic.w	r3, r3, #7
 80113a6:	3308      	adds	r3, #8
 80113a8:	9303      	str	r3, [sp, #12]
 80113aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80113ac:	444b      	add	r3, r9
 80113ae:	9309      	str	r3, [sp, #36]	; 0x24
 80113b0:	e76d      	b.n	801128e <_svfiprintf_r+0x4a>
 80113b2:	fb05 3202 	mla	r2, r5, r2, r3
 80113b6:	2001      	movs	r0, #1
 80113b8:	460f      	mov	r7, r1
 80113ba:	e7a6      	b.n	801130a <_svfiprintf_r+0xc6>
 80113bc:	2300      	movs	r3, #0
 80113be:	3701      	adds	r7, #1
 80113c0:	9305      	str	r3, [sp, #20]
 80113c2:	4619      	mov	r1, r3
 80113c4:	250a      	movs	r5, #10
 80113c6:	4638      	mov	r0, r7
 80113c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80113cc:	3a30      	subs	r2, #48	; 0x30
 80113ce:	2a09      	cmp	r2, #9
 80113d0:	d903      	bls.n	80113da <_svfiprintf_r+0x196>
 80113d2:	2b00      	cmp	r3, #0
 80113d4:	d0c8      	beq.n	8011368 <_svfiprintf_r+0x124>
 80113d6:	9105      	str	r1, [sp, #20]
 80113d8:	e7c6      	b.n	8011368 <_svfiprintf_r+0x124>
 80113da:	fb05 2101 	mla	r1, r5, r1, r2
 80113de:	2301      	movs	r3, #1
 80113e0:	4607      	mov	r7, r0
 80113e2:	e7f0      	b.n	80113c6 <_svfiprintf_r+0x182>
 80113e4:	ab03      	add	r3, sp, #12
 80113e6:	9300      	str	r3, [sp, #0]
 80113e8:	4622      	mov	r2, r4
 80113ea:	4b11      	ldr	r3, [pc, #68]	; (8011430 <_svfiprintf_r+0x1ec>)
 80113ec:	a904      	add	r1, sp, #16
 80113ee:	4640      	mov	r0, r8
 80113f0:	f7fd fdc8 	bl	800ef84 <_printf_float>
 80113f4:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 80113f8:	4681      	mov	r9, r0
 80113fa:	d1d6      	bne.n	80113aa <_svfiprintf_r+0x166>
 80113fc:	89a3      	ldrh	r3, [r4, #12]
 80113fe:	065b      	lsls	r3, r3, #25
 8011400:	f53f af35 	bmi.w	801126e <_svfiprintf_r+0x2a>
 8011404:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011406:	b01d      	add	sp, #116	; 0x74
 8011408:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801140c:	ab03      	add	r3, sp, #12
 801140e:	9300      	str	r3, [sp, #0]
 8011410:	4622      	mov	r2, r4
 8011412:	4b07      	ldr	r3, [pc, #28]	; (8011430 <_svfiprintf_r+0x1ec>)
 8011414:	a904      	add	r1, sp, #16
 8011416:	4640      	mov	r0, r8
 8011418:	f7fe f86a 	bl	800f4f0 <_printf_i>
 801141c:	e7ea      	b.n	80113f4 <_svfiprintf_r+0x1b0>
 801141e:	bf00      	nop
 8011420:	08013ff4 	.word	0x08013ff4
 8011424:	08013ffa 	.word	0x08013ffa
 8011428:	08013ffe 	.word	0x08013ffe
 801142c:	0800ef85 	.word	0x0800ef85
 8011430:	08011191 	.word	0x08011191

08011434 <_sbrk_r>:
 8011434:	b538      	push	{r3, r4, r5, lr}
 8011436:	4c06      	ldr	r4, [pc, #24]	; (8011450 <_sbrk_r+0x1c>)
 8011438:	2300      	movs	r3, #0
 801143a:	4605      	mov	r5, r0
 801143c:	4608      	mov	r0, r1
 801143e:	6023      	str	r3, [r4, #0]
 8011440:	f7f6 f9a2 	bl	8007788 <_sbrk>
 8011444:	1c43      	adds	r3, r0, #1
 8011446:	d102      	bne.n	801144e <_sbrk_r+0x1a>
 8011448:	6823      	ldr	r3, [r4, #0]
 801144a:	b103      	cbz	r3, 801144e <_sbrk_r+0x1a>
 801144c:	602b      	str	r3, [r5, #0]
 801144e:	bd38      	pop	{r3, r4, r5, pc}
 8011450:	2000294c 	.word	0x2000294c

08011454 <__sread>:
 8011454:	b510      	push	{r4, lr}
 8011456:	460c      	mov	r4, r1
 8011458:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801145c:	f000 f8e8 	bl	8011630 <_read_r>
 8011460:	2800      	cmp	r0, #0
 8011462:	bfab      	itete	ge
 8011464:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8011466:	89a3      	ldrhlt	r3, [r4, #12]
 8011468:	181b      	addge	r3, r3, r0
 801146a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801146e:	bfac      	ite	ge
 8011470:	6563      	strge	r3, [r4, #84]	; 0x54
 8011472:	81a3      	strhlt	r3, [r4, #12]
 8011474:	bd10      	pop	{r4, pc}

08011476 <__swrite>:
 8011476:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801147a:	461f      	mov	r7, r3
 801147c:	898b      	ldrh	r3, [r1, #12]
 801147e:	05db      	lsls	r3, r3, #23
 8011480:	4605      	mov	r5, r0
 8011482:	460c      	mov	r4, r1
 8011484:	4616      	mov	r6, r2
 8011486:	d505      	bpl.n	8011494 <__swrite+0x1e>
 8011488:	2302      	movs	r3, #2
 801148a:	2200      	movs	r2, #0
 801148c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011490:	f000 f868 	bl	8011564 <_lseek_r>
 8011494:	89a3      	ldrh	r3, [r4, #12]
 8011496:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801149a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801149e:	81a3      	strh	r3, [r4, #12]
 80114a0:	4632      	mov	r2, r6
 80114a2:	463b      	mov	r3, r7
 80114a4:	4628      	mov	r0, r5
 80114a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80114aa:	f000 b817 	b.w	80114dc <_write_r>

080114ae <__sseek>:
 80114ae:	b510      	push	{r4, lr}
 80114b0:	460c      	mov	r4, r1
 80114b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80114b6:	f000 f855 	bl	8011564 <_lseek_r>
 80114ba:	1c43      	adds	r3, r0, #1
 80114bc:	89a3      	ldrh	r3, [r4, #12]
 80114be:	bf15      	itete	ne
 80114c0:	6560      	strne	r0, [r4, #84]	; 0x54
 80114c2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80114c6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80114ca:	81a3      	strheq	r3, [r4, #12]
 80114cc:	bf18      	it	ne
 80114ce:	81a3      	strhne	r3, [r4, #12]
 80114d0:	bd10      	pop	{r4, pc}

080114d2 <__sclose>:
 80114d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80114d6:	f000 b813 	b.w	8011500 <_close_r>
	...

080114dc <_write_r>:
 80114dc:	b538      	push	{r3, r4, r5, lr}
 80114de:	4c07      	ldr	r4, [pc, #28]	; (80114fc <_write_r+0x20>)
 80114e0:	4605      	mov	r5, r0
 80114e2:	4608      	mov	r0, r1
 80114e4:	4611      	mov	r1, r2
 80114e6:	2200      	movs	r2, #0
 80114e8:	6022      	str	r2, [r4, #0]
 80114ea:	461a      	mov	r2, r3
 80114ec:	f7f5 fe2b 	bl	8007146 <_write>
 80114f0:	1c43      	adds	r3, r0, #1
 80114f2:	d102      	bne.n	80114fa <_write_r+0x1e>
 80114f4:	6823      	ldr	r3, [r4, #0]
 80114f6:	b103      	cbz	r3, 80114fa <_write_r+0x1e>
 80114f8:	602b      	str	r3, [r5, #0]
 80114fa:	bd38      	pop	{r3, r4, r5, pc}
 80114fc:	2000294c 	.word	0x2000294c

08011500 <_close_r>:
 8011500:	b538      	push	{r3, r4, r5, lr}
 8011502:	4c06      	ldr	r4, [pc, #24]	; (801151c <_close_r+0x1c>)
 8011504:	2300      	movs	r3, #0
 8011506:	4605      	mov	r5, r0
 8011508:	4608      	mov	r0, r1
 801150a:	6023      	str	r3, [r4, #0]
 801150c:	f7f6 f907 	bl	800771e <_close>
 8011510:	1c43      	adds	r3, r0, #1
 8011512:	d102      	bne.n	801151a <_close_r+0x1a>
 8011514:	6823      	ldr	r3, [r4, #0]
 8011516:	b103      	cbz	r3, 801151a <_close_r+0x1a>
 8011518:	602b      	str	r3, [r5, #0]
 801151a:	bd38      	pop	{r3, r4, r5, pc}
 801151c:	2000294c 	.word	0x2000294c

08011520 <_fstat_r>:
 8011520:	b538      	push	{r3, r4, r5, lr}
 8011522:	4c07      	ldr	r4, [pc, #28]	; (8011540 <_fstat_r+0x20>)
 8011524:	2300      	movs	r3, #0
 8011526:	4605      	mov	r5, r0
 8011528:	4608      	mov	r0, r1
 801152a:	4611      	mov	r1, r2
 801152c:	6023      	str	r3, [r4, #0]
 801152e:	f7f6 f902 	bl	8007736 <_fstat>
 8011532:	1c43      	adds	r3, r0, #1
 8011534:	d102      	bne.n	801153c <_fstat_r+0x1c>
 8011536:	6823      	ldr	r3, [r4, #0]
 8011538:	b103      	cbz	r3, 801153c <_fstat_r+0x1c>
 801153a:	602b      	str	r3, [r5, #0]
 801153c:	bd38      	pop	{r3, r4, r5, pc}
 801153e:	bf00      	nop
 8011540:	2000294c 	.word	0x2000294c

08011544 <_isatty_r>:
 8011544:	b538      	push	{r3, r4, r5, lr}
 8011546:	4c06      	ldr	r4, [pc, #24]	; (8011560 <_isatty_r+0x1c>)
 8011548:	2300      	movs	r3, #0
 801154a:	4605      	mov	r5, r0
 801154c:	4608      	mov	r0, r1
 801154e:	6023      	str	r3, [r4, #0]
 8011550:	f7f6 f901 	bl	8007756 <_isatty>
 8011554:	1c43      	adds	r3, r0, #1
 8011556:	d102      	bne.n	801155e <_isatty_r+0x1a>
 8011558:	6823      	ldr	r3, [r4, #0]
 801155a:	b103      	cbz	r3, 801155e <_isatty_r+0x1a>
 801155c:	602b      	str	r3, [r5, #0]
 801155e:	bd38      	pop	{r3, r4, r5, pc}
 8011560:	2000294c 	.word	0x2000294c

08011564 <_lseek_r>:
 8011564:	b538      	push	{r3, r4, r5, lr}
 8011566:	4c07      	ldr	r4, [pc, #28]	; (8011584 <_lseek_r+0x20>)
 8011568:	4605      	mov	r5, r0
 801156a:	4608      	mov	r0, r1
 801156c:	4611      	mov	r1, r2
 801156e:	2200      	movs	r2, #0
 8011570:	6022      	str	r2, [r4, #0]
 8011572:	461a      	mov	r2, r3
 8011574:	f7f6 f8fa 	bl	800776c <_lseek>
 8011578:	1c43      	adds	r3, r0, #1
 801157a:	d102      	bne.n	8011582 <_lseek_r+0x1e>
 801157c:	6823      	ldr	r3, [r4, #0]
 801157e:	b103      	cbz	r3, 8011582 <_lseek_r+0x1e>
 8011580:	602b      	str	r3, [r5, #0]
 8011582:	bd38      	pop	{r3, r4, r5, pc}
 8011584:	2000294c 	.word	0x2000294c

08011588 <__ascii_mbtowc>:
 8011588:	b082      	sub	sp, #8
 801158a:	b901      	cbnz	r1, 801158e <__ascii_mbtowc+0x6>
 801158c:	a901      	add	r1, sp, #4
 801158e:	b142      	cbz	r2, 80115a2 <__ascii_mbtowc+0x1a>
 8011590:	b14b      	cbz	r3, 80115a6 <__ascii_mbtowc+0x1e>
 8011592:	7813      	ldrb	r3, [r2, #0]
 8011594:	600b      	str	r3, [r1, #0]
 8011596:	7812      	ldrb	r2, [r2, #0]
 8011598:	1c10      	adds	r0, r2, #0
 801159a:	bf18      	it	ne
 801159c:	2001      	movne	r0, #1
 801159e:	b002      	add	sp, #8
 80115a0:	4770      	bx	lr
 80115a2:	4610      	mov	r0, r2
 80115a4:	e7fb      	b.n	801159e <__ascii_mbtowc+0x16>
 80115a6:	f06f 0001 	mvn.w	r0, #1
 80115aa:	e7f8      	b.n	801159e <__ascii_mbtowc+0x16>

080115ac <memmove>:
 80115ac:	4288      	cmp	r0, r1
 80115ae:	b510      	push	{r4, lr}
 80115b0:	eb01 0302 	add.w	r3, r1, r2
 80115b4:	d807      	bhi.n	80115c6 <memmove+0x1a>
 80115b6:	1e42      	subs	r2, r0, #1
 80115b8:	4299      	cmp	r1, r3
 80115ba:	d00a      	beq.n	80115d2 <memmove+0x26>
 80115bc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80115c0:	f802 4f01 	strb.w	r4, [r2, #1]!
 80115c4:	e7f8      	b.n	80115b8 <memmove+0xc>
 80115c6:	4283      	cmp	r3, r0
 80115c8:	d9f5      	bls.n	80115b6 <memmove+0xa>
 80115ca:	1881      	adds	r1, r0, r2
 80115cc:	1ad2      	subs	r2, r2, r3
 80115ce:	42d3      	cmn	r3, r2
 80115d0:	d100      	bne.n	80115d4 <memmove+0x28>
 80115d2:	bd10      	pop	{r4, pc}
 80115d4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80115d8:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80115dc:	e7f7      	b.n	80115ce <memmove+0x22>

080115de <__malloc_lock>:
 80115de:	4770      	bx	lr

080115e0 <__malloc_unlock>:
 80115e0:	4770      	bx	lr

080115e2 <_realloc_r>:
 80115e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80115e4:	4607      	mov	r7, r0
 80115e6:	4614      	mov	r4, r2
 80115e8:	460e      	mov	r6, r1
 80115ea:	b921      	cbnz	r1, 80115f6 <_realloc_r+0x14>
 80115ec:	4611      	mov	r1, r2
 80115ee:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80115f2:	f7ff bd73 	b.w	80110dc <_malloc_r>
 80115f6:	b922      	cbnz	r2, 8011602 <_realloc_r+0x20>
 80115f8:	f7ff fd22 	bl	8011040 <_free_r>
 80115fc:	4625      	mov	r5, r4
 80115fe:	4628      	mov	r0, r5
 8011600:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011602:	f000 f834 	bl	801166e <_malloc_usable_size_r>
 8011606:	42a0      	cmp	r0, r4
 8011608:	d20f      	bcs.n	801162a <_realloc_r+0x48>
 801160a:	4621      	mov	r1, r4
 801160c:	4638      	mov	r0, r7
 801160e:	f7ff fd65 	bl	80110dc <_malloc_r>
 8011612:	4605      	mov	r5, r0
 8011614:	2800      	cmp	r0, #0
 8011616:	d0f2      	beq.n	80115fe <_realloc_r+0x1c>
 8011618:	4631      	mov	r1, r6
 801161a:	4622      	mov	r2, r4
 801161c:	f7ff fa1c 	bl	8010a58 <memcpy>
 8011620:	4631      	mov	r1, r6
 8011622:	4638      	mov	r0, r7
 8011624:	f7ff fd0c 	bl	8011040 <_free_r>
 8011628:	e7e9      	b.n	80115fe <_realloc_r+0x1c>
 801162a:	4635      	mov	r5, r6
 801162c:	e7e7      	b.n	80115fe <_realloc_r+0x1c>
	...

08011630 <_read_r>:
 8011630:	b538      	push	{r3, r4, r5, lr}
 8011632:	4c07      	ldr	r4, [pc, #28]	; (8011650 <_read_r+0x20>)
 8011634:	4605      	mov	r5, r0
 8011636:	4608      	mov	r0, r1
 8011638:	4611      	mov	r1, r2
 801163a:	2200      	movs	r2, #0
 801163c:	6022      	str	r2, [r4, #0]
 801163e:	461a      	mov	r2, r3
 8011640:	f7f6 f850 	bl	80076e4 <_read>
 8011644:	1c43      	adds	r3, r0, #1
 8011646:	d102      	bne.n	801164e <_read_r+0x1e>
 8011648:	6823      	ldr	r3, [r4, #0]
 801164a:	b103      	cbz	r3, 801164e <_read_r+0x1e>
 801164c:	602b      	str	r3, [r5, #0]
 801164e:	bd38      	pop	{r3, r4, r5, pc}
 8011650:	2000294c 	.word	0x2000294c

08011654 <__ascii_wctomb>:
 8011654:	b149      	cbz	r1, 801166a <__ascii_wctomb+0x16>
 8011656:	2aff      	cmp	r2, #255	; 0xff
 8011658:	bf85      	ittet	hi
 801165a:	238a      	movhi	r3, #138	; 0x8a
 801165c:	6003      	strhi	r3, [r0, #0]
 801165e:	700a      	strbls	r2, [r1, #0]
 8011660:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8011664:	bf98      	it	ls
 8011666:	2001      	movls	r0, #1
 8011668:	4770      	bx	lr
 801166a:	4608      	mov	r0, r1
 801166c:	4770      	bx	lr

0801166e <_malloc_usable_size_r>:
 801166e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011672:	1f18      	subs	r0, r3, #4
 8011674:	2b00      	cmp	r3, #0
 8011676:	bfbc      	itt	lt
 8011678:	580b      	ldrlt	r3, [r1, r0]
 801167a:	18c0      	addlt	r0, r0, r3
 801167c:	4770      	bx	lr
	...

08011680 <log10>:
 8011680:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011682:	ed2d 8b02 	vpush	{d8}
 8011686:	b08b      	sub	sp, #44	; 0x2c
 8011688:	ec55 4b10 	vmov	r4, r5, d0
 801168c:	f000 f9e8 	bl	8011a60 <__ieee754_log10>
 8011690:	4b36      	ldr	r3, [pc, #216]	; (801176c <log10+0xec>)
 8011692:	eeb0 8a40 	vmov.f32	s16, s0
 8011696:	eef0 8a60 	vmov.f32	s17, s1
 801169a:	f993 6000 	ldrsb.w	r6, [r3]
 801169e:	1c73      	adds	r3, r6, #1
 80116a0:	d05c      	beq.n	801175c <log10+0xdc>
 80116a2:	4622      	mov	r2, r4
 80116a4:	462b      	mov	r3, r5
 80116a6:	4620      	mov	r0, r4
 80116a8:	4629      	mov	r1, r5
 80116aa:	f7ef fa67 	bl	8000b7c <__aeabi_dcmpun>
 80116ae:	4607      	mov	r7, r0
 80116b0:	2800      	cmp	r0, #0
 80116b2:	d153      	bne.n	801175c <log10+0xdc>
 80116b4:	2200      	movs	r2, #0
 80116b6:	2300      	movs	r3, #0
 80116b8:	4620      	mov	r0, r4
 80116ba:	4629      	mov	r1, r5
 80116bc:	f7ef fa40 	bl	8000b40 <__aeabi_dcmple>
 80116c0:	2800      	cmp	r0, #0
 80116c2:	d04b      	beq.n	801175c <log10+0xdc>
 80116c4:	4b2a      	ldr	r3, [pc, #168]	; (8011770 <log10+0xf0>)
 80116c6:	9301      	str	r3, [sp, #4]
 80116c8:	9708      	str	r7, [sp, #32]
 80116ca:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80116ce:	e9cd 4504 	strd	r4, r5, [sp, #16]
 80116d2:	b9a6      	cbnz	r6, 80116fe <log10+0x7e>
 80116d4:	4b27      	ldr	r3, [pc, #156]	; (8011774 <log10+0xf4>)
 80116d6:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80116da:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80116de:	4620      	mov	r0, r4
 80116e0:	2200      	movs	r2, #0
 80116e2:	2300      	movs	r3, #0
 80116e4:	4629      	mov	r1, r5
 80116e6:	f7ef fa17 	bl	8000b18 <__aeabi_dcmpeq>
 80116ea:	bb40      	cbnz	r0, 801173e <log10+0xbe>
 80116ec:	2301      	movs	r3, #1
 80116ee:	2e02      	cmp	r6, #2
 80116f0:	9300      	str	r3, [sp, #0]
 80116f2:	d119      	bne.n	8011728 <log10+0xa8>
 80116f4:	f7fd fb80 	bl	800edf8 <__errno>
 80116f8:	2321      	movs	r3, #33	; 0x21
 80116fa:	6003      	str	r3, [r0, #0]
 80116fc:	e019      	b.n	8011732 <log10+0xb2>
 80116fe:	4b1e      	ldr	r3, [pc, #120]	; (8011778 <log10+0xf8>)
 8011700:	2200      	movs	r2, #0
 8011702:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8011706:	4620      	mov	r0, r4
 8011708:	2200      	movs	r2, #0
 801170a:	2300      	movs	r3, #0
 801170c:	4629      	mov	r1, r5
 801170e:	f7ef fa03 	bl	8000b18 <__aeabi_dcmpeq>
 8011712:	2800      	cmp	r0, #0
 8011714:	d0ea      	beq.n	80116ec <log10+0x6c>
 8011716:	2302      	movs	r3, #2
 8011718:	429e      	cmp	r6, r3
 801171a:	9300      	str	r3, [sp, #0]
 801171c:	d111      	bne.n	8011742 <log10+0xc2>
 801171e:	f7fd fb6b 	bl	800edf8 <__errno>
 8011722:	2322      	movs	r3, #34	; 0x22
 8011724:	6003      	str	r3, [r0, #0]
 8011726:	e011      	b.n	801174c <log10+0xcc>
 8011728:	4668      	mov	r0, sp
 801172a:	f000 fff4 	bl	8012716 <matherr>
 801172e:	2800      	cmp	r0, #0
 8011730:	d0e0      	beq.n	80116f4 <log10+0x74>
 8011732:	4812      	ldr	r0, [pc, #72]	; (801177c <log10+0xfc>)
 8011734:	f000 fff4 	bl	8012720 <nan>
 8011738:	ed8d 0b06 	vstr	d0, [sp, #24]
 801173c:	e006      	b.n	801174c <log10+0xcc>
 801173e:	2302      	movs	r3, #2
 8011740:	9300      	str	r3, [sp, #0]
 8011742:	4668      	mov	r0, sp
 8011744:	f000 ffe7 	bl	8012716 <matherr>
 8011748:	2800      	cmp	r0, #0
 801174a:	d0e8      	beq.n	801171e <log10+0x9e>
 801174c:	9b08      	ldr	r3, [sp, #32]
 801174e:	b11b      	cbz	r3, 8011758 <log10+0xd8>
 8011750:	f7fd fb52 	bl	800edf8 <__errno>
 8011754:	9b08      	ldr	r3, [sp, #32]
 8011756:	6003      	str	r3, [r0, #0]
 8011758:	ed9d 8b06 	vldr	d8, [sp, #24]
 801175c:	eeb0 0a48 	vmov.f32	s0, s16
 8011760:	eef0 0a68 	vmov.f32	s1, s17
 8011764:	b00b      	add	sp, #44	; 0x2c
 8011766:	ecbd 8b02 	vpop	{d8}
 801176a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801176c:	20001e7c 	.word	0x20001e7c
 8011770:	08014110 	.word	0x08014110
 8011774:	c7efffff 	.word	0xc7efffff
 8011778:	fff00000 	.word	0xfff00000
 801177c:	08013ff9 	.word	0x08013ff9

08011780 <pow>:
 8011780:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011784:	ed2d 8b04 	vpush	{d8-d9}
 8011788:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 8011a5c <pow+0x2dc>
 801178c:	b08d      	sub	sp, #52	; 0x34
 801178e:	ec57 6b10 	vmov	r6, r7, d0
 8011792:	ec55 4b11 	vmov	r4, r5, d1
 8011796:	f000 f9ef 	bl	8011b78 <__ieee754_pow>
 801179a:	f999 3000 	ldrsb.w	r3, [r9]
 801179e:	9300      	str	r3, [sp, #0]
 80117a0:	3301      	adds	r3, #1
 80117a2:	eeb0 8a40 	vmov.f32	s16, s0
 80117a6:	eef0 8a60 	vmov.f32	s17, s1
 80117aa:	46c8      	mov	r8, r9
 80117ac:	d05f      	beq.n	801186e <pow+0xee>
 80117ae:	4622      	mov	r2, r4
 80117b0:	462b      	mov	r3, r5
 80117b2:	4620      	mov	r0, r4
 80117b4:	4629      	mov	r1, r5
 80117b6:	f7ef f9e1 	bl	8000b7c <__aeabi_dcmpun>
 80117ba:	4683      	mov	fp, r0
 80117bc:	2800      	cmp	r0, #0
 80117be:	d156      	bne.n	801186e <pow+0xee>
 80117c0:	4632      	mov	r2, r6
 80117c2:	463b      	mov	r3, r7
 80117c4:	4630      	mov	r0, r6
 80117c6:	4639      	mov	r1, r7
 80117c8:	f7ef f9d8 	bl	8000b7c <__aeabi_dcmpun>
 80117cc:	9001      	str	r0, [sp, #4]
 80117ce:	b1e8      	cbz	r0, 801180c <pow+0x8c>
 80117d0:	2200      	movs	r2, #0
 80117d2:	2300      	movs	r3, #0
 80117d4:	4620      	mov	r0, r4
 80117d6:	4629      	mov	r1, r5
 80117d8:	f7ef f99e 	bl	8000b18 <__aeabi_dcmpeq>
 80117dc:	2800      	cmp	r0, #0
 80117de:	d046      	beq.n	801186e <pow+0xee>
 80117e0:	2301      	movs	r3, #1
 80117e2:	9302      	str	r3, [sp, #8]
 80117e4:	4b96      	ldr	r3, [pc, #600]	; (8011a40 <pow+0x2c0>)
 80117e6:	9303      	str	r3, [sp, #12]
 80117e8:	4b96      	ldr	r3, [pc, #600]	; (8011a44 <pow+0x2c4>)
 80117ea:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 80117ee:	2200      	movs	r2, #0
 80117f0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80117f4:	9b00      	ldr	r3, [sp, #0]
 80117f6:	2b02      	cmp	r3, #2
 80117f8:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80117fc:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8011800:	d033      	beq.n	801186a <pow+0xea>
 8011802:	a802      	add	r0, sp, #8
 8011804:	f000 ff87 	bl	8012716 <matherr>
 8011808:	bb48      	cbnz	r0, 801185e <pow+0xde>
 801180a:	e05d      	b.n	80118c8 <pow+0x148>
 801180c:	f04f 0a00 	mov.w	sl, #0
 8011810:	f04f 0b00 	mov.w	fp, #0
 8011814:	4652      	mov	r2, sl
 8011816:	465b      	mov	r3, fp
 8011818:	4630      	mov	r0, r6
 801181a:	4639      	mov	r1, r7
 801181c:	f7ef f97c 	bl	8000b18 <__aeabi_dcmpeq>
 8011820:	ec4b ab19 	vmov	d9, sl, fp
 8011824:	2800      	cmp	r0, #0
 8011826:	d054      	beq.n	80118d2 <pow+0x152>
 8011828:	4652      	mov	r2, sl
 801182a:	465b      	mov	r3, fp
 801182c:	4620      	mov	r0, r4
 801182e:	4629      	mov	r1, r5
 8011830:	f7ef f972 	bl	8000b18 <__aeabi_dcmpeq>
 8011834:	4680      	mov	r8, r0
 8011836:	b318      	cbz	r0, 8011880 <pow+0x100>
 8011838:	2301      	movs	r3, #1
 801183a:	9302      	str	r3, [sp, #8]
 801183c:	4b80      	ldr	r3, [pc, #512]	; (8011a40 <pow+0x2c0>)
 801183e:	9303      	str	r3, [sp, #12]
 8011840:	9b01      	ldr	r3, [sp, #4]
 8011842:	930a      	str	r3, [sp, #40]	; 0x28
 8011844:	9b00      	ldr	r3, [sp, #0]
 8011846:	e9cd 6704 	strd	r6, r7, [sp, #16]
 801184a:	e9cd 4506 	strd	r4, r5, [sp, #24]
 801184e:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8011852:	2b00      	cmp	r3, #0
 8011854:	d0d5      	beq.n	8011802 <pow+0x82>
 8011856:	4b7b      	ldr	r3, [pc, #492]	; (8011a44 <pow+0x2c4>)
 8011858:	2200      	movs	r2, #0
 801185a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801185e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011860:	b11b      	cbz	r3, 801186a <pow+0xea>
 8011862:	f7fd fac9 	bl	800edf8 <__errno>
 8011866:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011868:	6003      	str	r3, [r0, #0]
 801186a:	ed9d 8b08 	vldr	d8, [sp, #32]
 801186e:	eeb0 0a48 	vmov.f32	s0, s16
 8011872:	eef0 0a68 	vmov.f32	s1, s17
 8011876:	b00d      	add	sp, #52	; 0x34
 8011878:	ecbd 8b04 	vpop	{d8-d9}
 801187c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011880:	ec45 4b10 	vmov	d0, r4, r5
 8011884:	f000 ff3f 	bl	8012706 <finite>
 8011888:	2800      	cmp	r0, #0
 801188a:	d0f0      	beq.n	801186e <pow+0xee>
 801188c:	4652      	mov	r2, sl
 801188e:	465b      	mov	r3, fp
 8011890:	4620      	mov	r0, r4
 8011892:	4629      	mov	r1, r5
 8011894:	f7ef f94a 	bl	8000b2c <__aeabi_dcmplt>
 8011898:	2800      	cmp	r0, #0
 801189a:	d0e8      	beq.n	801186e <pow+0xee>
 801189c:	2301      	movs	r3, #1
 801189e:	9302      	str	r3, [sp, #8]
 80118a0:	4b67      	ldr	r3, [pc, #412]	; (8011a40 <pow+0x2c0>)
 80118a2:	9303      	str	r3, [sp, #12]
 80118a4:	f999 3000 	ldrsb.w	r3, [r9]
 80118a8:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 80118ac:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80118b0:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80118b4:	b913      	cbnz	r3, 80118bc <pow+0x13c>
 80118b6:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80118ba:	e7a2      	b.n	8011802 <pow+0x82>
 80118bc:	4962      	ldr	r1, [pc, #392]	; (8011a48 <pow+0x2c8>)
 80118be:	2000      	movs	r0, #0
 80118c0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80118c4:	2b02      	cmp	r3, #2
 80118c6:	d19c      	bne.n	8011802 <pow+0x82>
 80118c8:	f7fd fa96 	bl	800edf8 <__errno>
 80118cc:	2321      	movs	r3, #33	; 0x21
 80118ce:	6003      	str	r3, [r0, #0]
 80118d0:	e7c5      	b.n	801185e <pow+0xde>
 80118d2:	eeb0 0a48 	vmov.f32	s0, s16
 80118d6:	eef0 0a68 	vmov.f32	s1, s17
 80118da:	f000 ff14 	bl	8012706 <finite>
 80118de:	9000      	str	r0, [sp, #0]
 80118e0:	2800      	cmp	r0, #0
 80118e2:	f040 8081 	bne.w	80119e8 <pow+0x268>
 80118e6:	ec47 6b10 	vmov	d0, r6, r7
 80118ea:	f000 ff0c 	bl	8012706 <finite>
 80118ee:	2800      	cmp	r0, #0
 80118f0:	d07a      	beq.n	80119e8 <pow+0x268>
 80118f2:	ec45 4b10 	vmov	d0, r4, r5
 80118f6:	f000 ff06 	bl	8012706 <finite>
 80118fa:	2800      	cmp	r0, #0
 80118fc:	d074      	beq.n	80119e8 <pow+0x268>
 80118fe:	ec53 2b18 	vmov	r2, r3, d8
 8011902:	ee18 0a10 	vmov	r0, s16
 8011906:	4619      	mov	r1, r3
 8011908:	f7ef f938 	bl	8000b7c <__aeabi_dcmpun>
 801190c:	f999 9000 	ldrsb.w	r9, [r9]
 8011910:	4b4b      	ldr	r3, [pc, #300]	; (8011a40 <pow+0x2c0>)
 8011912:	b1b0      	cbz	r0, 8011942 <pow+0x1c2>
 8011914:	2201      	movs	r2, #1
 8011916:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801191a:	9b00      	ldr	r3, [sp, #0]
 801191c:	930a      	str	r3, [sp, #40]	; 0x28
 801191e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8011922:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8011926:	f1b9 0f00 	cmp.w	r9, #0
 801192a:	d0c4      	beq.n	80118b6 <pow+0x136>
 801192c:	4652      	mov	r2, sl
 801192e:	465b      	mov	r3, fp
 8011930:	4650      	mov	r0, sl
 8011932:	4659      	mov	r1, fp
 8011934:	f7ee ffb2 	bl	800089c <__aeabi_ddiv>
 8011938:	f1b9 0f02 	cmp.w	r9, #2
 801193c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8011940:	e7c1      	b.n	80118c6 <pow+0x146>
 8011942:	2203      	movs	r2, #3
 8011944:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8011948:	900a      	str	r0, [sp, #40]	; 0x28
 801194a:	4629      	mov	r1, r5
 801194c:	4620      	mov	r0, r4
 801194e:	2200      	movs	r2, #0
 8011950:	4b3e      	ldr	r3, [pc, #248]	; (8011a4c <pow+0x2cc>)
 8011952:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8011956:	e9cd 6704 	strd	r6, r7, [sp, #16]
 801195a:	f7ee fe75 	bl	8000648 <__aeabi_dmul>
 801195e:	4604      	mov	r4, r0
 8011960:	460d      	mov	r5, r1
 8011962:	f1b9 0f00 	cmp.w	r9, #0
 8011966:	d124      	bne.n	80119b2 <pow+0x232>
 8011968:	4b39      	ldr	r3, [pc, #228]	; (8011a50 <pow+0x2d0>)
 801196a:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 801196e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8011972:	4630      	mov	r0, r6
 8011974:	4652      	mov	r2, sl
 8011976:	465b      	mov	r3, fp
 8011978:	4639      	mov	r1, r7
 801197a:	f7ef f8d7 	bl	8000b2c <__aeabi_dcmplt>
 801197e:	2800      	cmp	r0, #0
 8011980:	d056      	beq.n	8011a30 <pow+0x2b0>
 8011982:	ec45 4b10 	vmov	d0, r4, r5
 8011986:	f000 fed3 	bl	8012730 <rint>
 801198a:	4622      	mov	r2, r4
 801198c:	462b      	mov	r3, r5
 801198e:	ec51 0b10 	vmov	r0, r1, d0
 8011992:	f7ef f8c1 	bl	8000b18 <__aeabi_dcmpeq>
 8011996:	b920      	cbnz	r0, 80119a2 <pow+0x222>
 8011998:	4b2e      	ldr	r3, [pc, #184]	; (8011a54 <pow+0x2d4>)
 801199a:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 801199e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80119a2:	f998 3000 	ldrsb.w	r3, [r8]
 80119a6:	2b02      	cmp	r3, #2
 80119a8:	d142      	bne.n	8011a30 <pow+0x2b0>
 80119aa:	f7fd fa25 	bl	800edf8 <__errno>
 80119ae:	2322      	movs	r3, #34	; 0x22
 80119b0:	e78d      	b.n	80118ce <pow+0x14e>
 80119b2:	4b29      	ldr	r3, [pc, #164]	; (8011a58 <pow+0x2d8>)
 80119b4:	2200      	movs	r2, #0
 80119b6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80119ba:	4630      	mov	r0, r6
 80119bc:	4652      	mov	r2, sl
 80119be:	465b      	mov	r3, fp
 80119c0:	4639      	mov	r1, r7
 80119c2:	f7ef f8b3 	bl	8000b2c <__aeabi_dcmplt>
 80119c6:	2800      	cmp	r0, #0
 80119c8:	d0eb      	beq.n	80119a2 <pow+0x222>
 80119ca:	ec45 4b10 	vmov	d0, r4, r5
 80119ce:	f000 feaf 	bl	8012730 <rint>
 80119d2:	4622      	mov	r2, r4
 80119d4:	462b      	mov	r3, r5
 80119d6:	ec51 0b10 	vmov	r0, r1, d0
 80119da:	f7ef f89d 	bl	8000b18 <__aeabi_dcmpeq>
 80119de:	2800      	cmp	r0, #0
 80119e0:	d1df      	bne.n	80119a2 <pow+0x222>
 80119e2:	2200      	movs	r2, #0
 80119e4:	4b18      	ldr	r3, [pc, #96]	; (8011a48 <pow+0x2c8>)
 80119e6:	e7da      	b.n	801199e <pow+0x21e>
 80119e8:	2200      	movs	r2, #0
 80119ea:	2300      	movs	r3, #0
 80119ec:	ec51 0b18 	vmov	r0, r1, d8
 80119f0:	f7ef f892 	bl	8000b18 <__aeabi_dcmpeq>
 80119f4:	2800      	cmp	r0, #0
 80119f6:	f43f af3a 	beq.w	801186e <pow+0xee>
 80119fa:	ec47 6b10 	vmov	d0, r6, r7
 80119fe:	f000 fe82 	bl	8012706 <finite>
 8011a02:	2800      	cmp	r0, #0
 8011a04:	f43f af33 	beq.w	801186e <pow+0xee>
 8011a08:	ec45 4b10 	vmov	d0, r4, r5
 8011a0c:	f000 fe7b 	bl	8012706 <finite>
 8011a10:	2800      	cmp	r0, #0
 8011a12:	f43f af2c 	beq.w	801186e <pow+0xee>
 8011a16:	2304      	movs	r3, #4
 8011a18:	9302      	str	r3, [sp, #8]
 8011a1a:	4b09      	ldr	r3, [pc, #36]	; (8011a40 <pow+0x2c0>)
 8011a1c:	9303      	str	r3, [sp, #12]
 8011a1e:	2300      	movs	r3, #0
 8011a20:	930a      	str	r3, [sp, #40]	; 0x28
 8011a22:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8011a26:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8011a2a:	ed8d 9b08 	vstr	d9, [sp, #32]
 8011a2e:	e7b8      	b.n	80119a2 <pow+0x222>
 8011a30:	a802      	add	r0, sp, #8
 8011a32:	f000 fe70 	bl	8012716 <matherr>
 8011a36:	2800      	cmp	r0, #0
 8011a38:	f47f af11 	bne.w	801185e <pow+0xde>
 8011a3c:	e7b5      	b.n	80119aa <pow+0x22a>
 8011a3e:	bf00      	nop
 8011a40:	08014116 	.word	0x08014116
 8011a44:	3ff00000 	.word	0x3ff00000
 8011a48:	fff00000 	.word	0xfff00000
 8011a4c:	3fe00000 	.word	0x3fe00000
 8011a50:	47efffff 	.word	0x47efffff
 8011a54:	c7efffff 	.word	0xc7efffff
 8011a58:	7ff00000 	.word	0x7ff00000
 8011a5c:	20001e7c 	.word	0x20001e7c

08011a60 <__ieee754_log10>:
 8011a60:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8011a64:	ec55 4b10 	vmov	r4, r5, d0
 8011a68:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
 8011a6c:	462b      	mov	r3, r5
 8011a6e:	da2f      	bge.n	8011ad0 <__ieee754_log10+0x70>
 8011a70:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
 8011a74:	4322      	orrs	r2, r4
 8011a76:	d10a      	bne.n	8011a8e <__ieee754_log10+0x2e>
 8011a78:	493b      	ldr	r1, [pc, #236]	; (8011b68 <__ieee754_log10+0x108>)
 8011a7a:	2200      	movs	r2, #0
 8011a7c:	2300      	movs	r3, #0
 8011a7e:	2000      	movs	r0, #0
 8011a80:	f7ee ff0c 	bl	800089c <__aeabi_ddiv>
 8011a84:	ec41 0b10 	vmov	d0, r0, r1
 8011a88:	b003      	add	sp, #12
 8011a8a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011a8e:	2d00      	cmp	r5, #0
 8011a90:	da08      	bge.n	8011aa4 <__ieee754_log10+0x44>
 8011a92:	ee10 2a10 	vmov	r2, s0
 8011a96:	4620      	mov	r0, r4
 8011a98:	4629      	mov	r1, r5
 8011a9a:	f7ee fc1d 	bl	80002d8 <__aeabi_dsub>
 8011a9e:	2200      	movs	r2, #0
 8011aa0:	2300      	movs	r3, #0
 8011aa2:	e7ed      	b.n	8011a80 <__ieee754_log10+0x20>
 8011aa4:	2200      	movs	r2, #0
 8011aa6:	4b31      	ldr	r3, [pc, #196]	; (8011b6c <__ieee754_log10+0x10c>)
 8011aa8:	4629      	mov	r1, r5
 8011aaa:	ee10 0a10 	vmov	r0, s0
 8011aae:	f7ee fdcb 	bl	8000648 <__aeabi_dmul>
 8011ab2:	f06f 0235 	mvn.w	r2, #53	; 0x35
 8011ab6:	4604      	mov	r4, r0
 8011ab8:	460d      	mov	r5, r1
 8011aba:	460b      	mov	r3, r1
 8011abc:	492c      	ldr	r1, [pc, #176]	; (8011b70 <__ieee754_log10+0x110>)
 8011abe:	428b      	cmp	r3, r1
 8011ac0:	dd08      	ble.n	8011ad4 <__ieee754_log10+0x74>
 8011ac2:	4622      	mov	r2, r4
 8011ac4:	462b      	mov	r3, r5
 8011ac6:	4620      	mov	r0, r4
 8011ac8:	4629      	mov	r1, r5
 8011aca:	f7ee fc07 	bl	80002dc <__adddf3>
 8011ace:	e7d9      	b.n	8011a84 <__ieee754_log10+0x24>
 8011ad0:	2200      	movs	r2, #0
 8011ad2:	e7f3      	b.n	8011abc <__ieee754_log10+0x5c>
 8011ad4:	1518      	asrs	r0, r3, #20
 8011ad6:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 8011ada:	4410      	add	r0, r2
 8011adc:	ea4f 79d0 	mov.w	r9, r0, lsr #31
 8011ae0:	4448      	add	r0, r9
 8011ae2:	f3c3 0813 	ubfx	r8, r3, #0, #20
 8011ae6:	f7ee fd45 	bl	8000574 <__aeabi_i2d>
 8011aea:	f5c9 737f 	rsb	r3, r9, #1020	; 0x3fc
 8011aee:	3303      	adds	r3, #3
 8011af0:	ea48 5503 	orr.w	r5, r8, r3, lsl #20
 8011af4:	ec45 4b10 	vmov	d0, r4, r5
 8011af8:	4606      	mov	r6, r0
 8011afa:	460f      	mov	r7, r1
 8011afc:	f000 ff14 	bl	8012928 <__ieee754_log>
 8011b00:	a313      	add	r3, pc, #76	; (adr r3, 8011b50 <__ieee754_log10+0xf0>)
 8011b02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b06:	4630      	mov	r0, r6
 8011b08:	4639      	mov	r1, r7
 8011b0a:	ed8d 0b00 	vstr	d0, [sp]
 8011b0e:	f7ee fd9b 	bl	8000648 <__aeabi_dmul>
 8011b12:	ed9d 0b00 	vldr	d0, [sp]
 8011b16:	4604      	mov	r4, r0
 8011b18:	460d      	mov	r5, r1
 8011b1a:	a30f      	add	r3, pc, #60	; (adr r3, 8011b58 <__ieee754_log10+0xf8>)
 8011b1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b20:	ec51 0b10 	vmov	r0, r1, d0
 8011b24:	f7ee fd90 	bl	8000648 <__aeabi_dmul>
 8011b28:	4602      	mov	r2, r0
 8011b2a:	460b      	mov	r3, r1
 8011b2c:	4620      	mov	r0, r4
 8011b2e:	4629      	mov	r1, r5
 8011b30:	f7ee fbd4 	bl	80002dc <__adddf3>
 8011b34:	a30a      	add	r3, pc, #40	; (adr r3, 8011b60 <__ieee754_log10+0x100>)
 8011b36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b3a:	4604      	mov	r4, r0
 8011b3c:	460d      	mov	r5, r1
 8011b3e:	4630      	mov	r0, r6
 8011b40:	4639      	mov	r1, r7
 8011b42:	f7ee fd81 	bl	8000648 <__aeabi_dmul>
 8011b46:	4602      	mov	r2, r0
 8011b48:	460b      	mov	r3, r1
 8011b4a:	4620      	mov	r0, r4
 8011b4c:	4629      	mov	r1, r5
 8011b4e:	e7bc      	b.n	8011aca <__ieee754_log10+0x6a>
 8011b50:	11f12b36 	.word	0x11f12b36
 8011b54:	3d59fef3 	.word	0x3d59fef3
 8011b58:	1526e50e 	.word	0x1526e50e
 8011b5c:	3fdbcb7b 	.word	0x3fdbcb7b
 8011b60:	509f6000 	.word	0x509f6000
 8011b64:	3fd34413 	.word	0x3fd34413
 8011b68:	c3500000 	.word	0xc3500000
 8011b6c:	43500000 	.word	0x43500000
 8011b70:	7fefffff 	.word	0x7fefffff
 8011b74:	00000000 	.word	0x00000000

08011b78 <__ieee754_pow>:
 8011b78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011b7c:	b091      	sub	sp, #68	; 0x44
 8011b7e:	ed8d 1b00 	vstr	d1, [sp]
 8011b82:	e9dd 2900 	ldrd	r2, r9, [sp]
 8011b86:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8011b8a:	ea58 0302 	orrs.w	r3, r8, r2
 8011b8e:	ec57 6b10 	vmov	r6, r7, d0
 8011b92:	f000 84be 	beq.w	8012512 <__ieee754_pow+0x99a>
 8011b96:	4b7a      	ldr	r3, [pc, #488]	; (8011d80 <__ieee754_pow+0x208>)
 8011b98:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8011b9c:	429c      	cmp	r4, r3
 8011b9e:	463d      	mov	r5, r7
 8011ba0:	ee10 aa10 	vmov	sl, s0
 8011ba4:	dc09      	bgt.n	8011bba <__ieee754_pow+0x42>
 8011ba6:	d103      	bne.n	8011bb0 <__ieee754_pow+0x38>
 8011ba8:	b93e      	cbnz	r6, 8011bba <__ieee754_pow+0x42>
 8011baa:	45a0      	cmp	r8, r4
 8011bac:	dc0d      	bgt.n	8011bca <__ieee754_pow+0x52>
 8011bae:	e001      	b.n	8011bb4 <__ieee754_pow+0x3c>
 8011bb0:	4598      	cmp	r8, r3
 8011bb2:	dc02      	bgt.n	8011bba <__ieee754_pow+0x42>
 8011bb4:	4598      	cmp	r8, r3
 8011bb6:	d10e      	bne.n	8011bd6 <__ieee754_pow+0x5e>
 8011bb8:	b16a      	cbz	r2, 8011bd6 <__ieee754_pow+0x5e>
 8011bba:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8011bbe:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8011bc2:	ea54 030a 	orrs.w	r3, r4, sl
 8011bc6:	f000 84a4 	beq.w	8012512 <__ieee754_pow+0x99a>
 8011bca:	486e      	ldr	r0, [pc, #440]	; (8011d84 <__ieee754_pow+0x20c>)
 8011bcc:	b011      	add	sp, #68	; 0x44
 8011bce:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011bd2:	f000 bda5 	b.w	8012720 <nan>
 8011bd6:	2d00      	cmp	r5, #0
 8011bd8:	da53      	bge.n	8011c82 <__ieee754_pow+0x10a>
 8011bda:	4b6b      	ldr	r3, [pc, #428]	; (8011d88 <__ieee754_pow+0x210>)
 8011bdc:	4598      	cmp	r8, r3
 8011bde:	dc4d      	bgt.n	8011c7c <__ieee754_pow+0x104>
 8011be0:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8011be4:	4598      	cmp	r8, r3
 8011be6:	dd4c      	ble.n	8011c82 <__ieee754_pow+0x10a>
 8011be8:	ea4f 5328 	mov.w	r3, r8, asr #20
 8011bec:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8011bf0:	2b14      	cmp	r3, #20
 8011bf2:	dd26      	ble.n	8011c42 <__ieee754_pow+0xca>
 8011bf4:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8011bf8:	fa22 f103 	lsr.w	r1, r2, r3
 8011bfc:	fa01 f303 	lsl.w	r3, r1, r3
 8011c00:	4293      	cmp	r3, r2
 8011c02:	d13e      	bne.n	8011c82 <__ieee754_pow+0x10a>
 8011c04:	f001 0101 	and.w	r1, r1, #1
 8011c08:	f1c1 0b02 	rsb	fp, r1, #2
 8011c0c:	2a00      	cmp	r2, #0
 8011c0e:	d15b      	bne.n	8011cc8 <__ieee754_pow+0x150>
 8011c10:	4b5b      	ldr	r3, [pc, #364]	; (8011d80 <__ieee754_pow+0x208>)
 8011c12:	4598      	cmp	r8, r3
 8011c14:	d124      	bne.n	8011c60 <__ieee754_pow+0xe8>
 8011c16:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8011c1a:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8011c1e:	ea53 030a 	orrs.w	r3, r3, sl
 8011c22:	f000 8476 	beq.w	8012512 <__ieee754_pow+0x99a>
 8011c26:	4b59      	ldr	r3, [pc, #356]	; (8011d8c <__ieee754_pow+0x214>)
 8011c28:	429c      	cmp	r4, r3
 8011c2a:	dd2d      	ble.n	8011c88 <__ieee754_pow+0x110>
 8011c2c:	f1b9 0f00 	cmp.w	r9, #0
 8011c30:	f280 8473 	bge.w	801251a <__ieee754_pow+0x9a2>
 8011c34:	2000      	movs	r0, #0
 8011c36:	2100      	movs	r1, #0
 8011c38:	ec41 0b10 	vmov	d0, r0, r1
 8011c3c:	b011      	add	sp, #68	; 0x44
 8011c3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011c42:	2a00      	cmp	r2, #0
 8011c44:	d13e      	bne.n	8011cc4 <__ieee754_pow+0x14c>
 8011c46:	f1c3 0314 	rsb	r3, r3, #20
 8011c4a:	fa48 f103 	asr.w	r1, r8, r3
 8011c4e:	fa01 f303 	lsl.w	r3, r1, r3
 8011c52:	4543      	cmp	r3, r8
 8011c54:	f040 8469 	bne.w	801252a <__ieee754_pow+0x9b2>
 8011c58:	f001 0101 	and.w	r1, r1, #1
 8011c5c:	f1c1 0b02 	rsb	fp, r1, #2
 8011c60:	4b4b      	ldr	r3, [pc, #300]	; (8011d90 <__ieee754_pow+0x218>)
 8011c62:	4598      	cmp	r8, r3
 8011c64:	d118      	bne.n	8011c98 <__ieee754_pow+0x120>
 8011c66:	f1b9 0f00 	cmp.w	r9, #0
 8011c6a:	f280 845a 	bge.w	8012522 <__ieee754_pow+0x9aa>
 8011c6e:	4948      	ldr	r1, [pc, #288]	; (8011d90 <__ieee754_pow+0x218>)
 8011c70:	4632      	mov	r2, r6
 8011c72:	463b      	mov	r3, r7
 8011c74:	2000      	movs	r0, #0
 8011c76:	f7ee fe11 	bl	800089c <__aeabi_ddiv>
 8011c7a:	e7dd      	b.n	8011c38 <__ieee754_pow+0xc0>
 8011c7c:	f04f 0b02 	mov.w	fp, #2
 8011c80:	e7c4      	b.n	8011c0c <__ieee754_pow+0x94>
 8011c82:	f04f 0b00 	mov.w	fp, #0
 8011c86:	e7c1      	b.n	8011c0c <__ieee754_pow+0x94>
 8011c88:	f1b9 0f00 	cmp.w	r9, #0
 8011c8c:	dad2      	bge.n	8011c34 <__ieee754_pow+0xbc>
 8011c8e:	e9dd 0300 	ldrd	r0, r3, [sp]
 8011c92:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8011c96:	e7cf      	b.n	8011c38 <__ieee754_pow+0xc0>
 8011c98:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8011c9c:	d106      	bne.n	8011cac <__ieee754_pow+0x134>
 8011c9e:	4632      	mov	r2, r6
 8011ca0:	463b      	mov	r3, r7
 8011ca2:	4610      	mov	r0, r2
 8011ca4:	4619      	mov	r1, r3
 8011ca6:	f7ee fccf 	bl	8000648 <__aeabi_dmul>
 8011caa:	e7c5      	b.n	8011c38 <__ieee754_pow+0xc0>
 8011cac:	4b39      	ldr	r3, [pc, #228]	; (8011d94 <__ieee754_pow+0x21c>)
 8011cae:	4599      	cmp	r9, r3
 8011cb0:	d10a      	bne.n	8011cc8 <__ieee754_pow+0x150>
 8011cb2:	2d00      	cmp	r5, #0
 8011cb4:	db08      	blt.n	8011cc8 <__ieee754_pow+0x150>
 8011cb6:	ec47 6b10 	vmov	d0, r6, r7
 8011cba:	b011      	add	sp, #68	; 0x44
 8011cbc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011cc0:	f000 bc68 	b.w	8012594 <__ieee754_sqrt>
 8011cc4:	f04f 0b00 	mov.w	fp, #0
 8011cc8:	ec47 6b10 	vmov	d0, r6, r7
 8011ccc:	f000 fd12 	bl	80126f4 <fabs>
 8011cd0:	ec51 0b10 	vmov	r0, r1, d0
 8011cd4:	f1ba 0f00 	cmp.w	sl, #0
 8011cd8:	d127      	bne.n	8011d2a <__ieee754_pow+0x1b2>
 8011cda:	b124      	cbz	r4, 8011ce6 <__ieee754_pow+0x16e>
 8011cdc:	4b2c      	ldr	r3, [pc, #176]	; (8011d90 <__ieee754_pow+0x218>)
 8011cde:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8011ce2:	429a      	cmp	r2, r3
 8011ce4:	d121      	bne.n	8011d2a <__ieee754_pow+0x1b2>
 8011ce6:	f1b9 0f00 	cmp.w	r9, #0
 8011cea:	da05      	bge.n	8011cf8 <__ieee754_pow+0x180>
 8011cec:	4602      	mov	r2, r0
 8011cee:	460b      	mov	r3, r1
 8011cf0:	2000      	movs	r0, #0
 8011cf2:	4927      	ldr	r1, [pc, #156]	; (8011d90 <__ieee754_pow+0x218>)
 8011cf4:	f7ee fdd2 	bl	800089c <__aeabi_ddiv>
 8011cf8:	2d00      	cmp	r5, #0
 8011cfa:	da9d      	bge.n	8011c38 <__ieee754_pow+0xc0>
 8011cfc:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8011d00:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8011d04:	ea54 030b 	orrs.w	r3, r4, fp
 8011d08:	d108      	bne.n	8011d1c <__ieee754_pow+0x1a4>
 8011d0a:	4602      	mov	r2, r0
 8011d0c:	460b      	mov	r3, r1
 8011d0e:	4610      	mov	r0, r2
 8011d10:	4619      	mov	r1, r3
 8011d12:	f7ee fae1 	bl	80002d8 <__aeabi_dsub>
 8011d16:	4602      	mov	r2, r0
 8011d18:	460b      	mov	r3, r1
 8011d1a:	e7ac      	b.n	8011c76 <__ieee754_pow+0xfe>
 8011d1c:	f1bb 0f01 	cmp.w	fp, #1
 8011d20:	d18a      	bne.n	8011c38 <__ieee754_pow+0xc0>
 8011d22:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8011d26:	4619      	mov	r1, r3
 8011d28:	e786      	b.n	8011c38 <__ieee754_pow+0xc0>
 8011d2a:	0fed      	lsrs	r5, r5, #31
 8011d2c:	1e6b      	subs	r3, r5, #1
 8011d2e:	930d      	str	r3, [sp, #52]	; 0x34
 8011d30:	ea5b 0303 	orrs.w	r3, fp, r3
 8011d34:	d102      	bne.n	8011d3c <__ieee754_pow+0x1c4>
 8011d36:	4632      	mov	r2, r6
 8011d38:	463b      	mov	r3, r7
 8011d3a:	e7e8      	b.n	8011d0e <__ieee754_pow+0x196>
 8011d3c:	4b16      	ldr	r3, [pc, #88]	; (8011d98 <__ieee754_pow+0x220>)
 8011d3e:	4598      	cmp	r8, r3
 8011d40:	f340 80fe 	ble.w	8011f40 <__ieee754_pow+0x3c8>
 8011d44:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8011d48:	4598      	cmp	r8, r3
 8011d4a:	dd0a      	ble.n	8011d62 <__ieee754_pow+0x1ea>
 8011d4c:	4b0f      	ldr	r3, [pc, #60]	; (8011d8c <__ieee754_pow+0x214>)
 8011d4e:	429c      	cmp	r4, r3
 8011d50:	dc0d      	bgt.n	8011d6e <__ieee754_pow+0x1f6>
 8011d52:	f1b9 0f00 	cmp.w	r9, #0
 8011d56:	f6bf af6d 	bge.w	8011c34 <__ieee754_pow+0xbc>
 8011d5a:	a307      	add	r3, pc, #28	; (adr r3, 8011d78 <__ieee754_pow+0x200>)
 8011d5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d60:	e79f      	b.n	8011ca2 <__ieee754_pow+0x12a>
 8011d62:	4b0e      	ldr	r3, [pc, #56]	; (8011d9c <__ieee754_pow+0x224>)
 8011d64:	429c      	cmp	r4, r3
 8011d66:	ddf4      	ble.n	8011d52 <__ieee754_pow+0x1da>
 8011d68:	4b09      	ldr	r3, [pc, #36]	; (8011d90 <__ieee754_pow+0x218>)
 8011d6a:	429c      	cmp	r4, r3
 8011d6c:	dd18      	ble.n	8011da0 <__ieee754_pow+0x228>
 8011d6e:	f1b9 0f00 	cmp.w	r9, #0
 8011d72:	dcf2      	bgt.n	8011d5a <__ieee754_pow+0x1e2>
 8011d74:	e75e      	b.n	8011c34 <__ieee754_pow+0xbc>
 8011d76:	bf00      	nop
 8011d78:	8800759c 	.word	0x8800759c
 8011d7c:	7e37e43c 	.word	0x7e37e43c
 8011d80:	7ff00000 	.word	0x7ff00000
 8011d84:	08013ff9 	.word	0x08013ff9
 8011d88:	433fffff 	.word	0x433fffff
 8011d8c:	3fefffff 	.word	0x3fefffff
 8011d90:	3ff00000 	.word	0x3ff00000
 8011d94:	3fe00000 	.word	0x3fe00000
 8011d98:	41e00000 	.word	0x41e00000
 8011d9c:	3feffffe 	.word	0x3feffffe
 8011da0:	2200      	movs	r2, #0
 8011da2:	4b63      	ldr	r3, [pc, #396]	; (8011f30 <__ieee754_pow+0x3b8>)
 8011da4:	f7ee fa98 	bl	80002d8 <__aeabi_dsub>
 8011da8:	a355      	add	r3, pc, #340	; (adr r3, 8011f00 <__ieee754_pow+0x388>)
 8011daa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011dae:	4604      	mov	r4, r0
 8011db0:	460d      	mov	r5, r1
 8011db2:	f7ee fc49 	bl	8000648 <__aeabi_dmul>
 8011db6:	a354      	add	r3, pc, #336	; (adr r3, 8011f08 <__ieee754_pow+0x390>)
 8011db8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011dbc:	4606      	mov	r6, r0
 8011dbe:	460f      	mov	r7, r1
 8011dc0:	4620      	mov	r0, r4
 8011dc2:	4629      	mov	r1, r5
 8011dc4:	f7ee fc40 	bl	8000648 <__aeabi_dmul>
 8011dc8:	2200      	movs	r2, #0
 8011dca:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011dce:	4b59      	ldr	r3, [pc, #356]	; (8011f34 <__ieee754_pow+0x3bc>)
 8011dd0:	4620      	mov	r0, r4
 8011dd2:	4629      	mov	r1, r5
 8011dd4:	f7ee fc38 	bl	8000648 <__aeabi_dmul>
 8011dd8:	4602      	mov	r2, r0
 8011dda:	460b      	mov	r3, r1
 8011ddc:	a14c      	add	r1, pc, #304	; (adr r1, 8011f10 <__ieee754_pow+0x398>)
 8011dde:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011de2:	f7ee fa79 	bl	80002d8 <__aeabi_dsub>
 8011de6:	4622      	mov	r2, r4
 8011de8:	462b      	mov	r3, r5
 8011dea:	f7ee fc2d 	bl	8000648 <__aeabi_dmul>
 8011dee:	4602      	mov	r2, r0
 8011df0:	460b      	mov	r3, r1
 8011df2:	2000      	movs	r0, #0
 8011df4:	4950      	ldr	r1, [pc, #320]	; (8011f38 <__ieee754_pow+0x3c0>)
 8011df6:	f7ee fa6f 	bl	80002d8 <__aeabi_dsub>
 8011dfa:	4622      	mov	r2, r4
 8011dfc:	462b      	mov	r3, r5
 8011dfe:	4680      	mov	r8, r0
 8011e00:	4689      	mov	r9, r1
 8011e02:	4620      	mov	r0, r4
 8011e04:	4629      	mov	r1, r5
 8011e06:	f7ee fc1f 	bl	8000648 <__aeabi_dmul>
 8011e0a:	4602      	mov	r2, r0
 8011e0c:	460b      	mov	r3, r1
 8011e0e:	4640      	mov	r0, r8
 8011e10:	4649      	mov	r1, r9
 8011e12:	f7ee fc19 	bl	8000648 <__aeabi_dmul>
 8011e16:	a340      	add	r3, pc, #256	; (adr r3, 8011f18 <__ieee754_pow+0x3a0>)
 8011e18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e1c:	f7ee fc14 	bl	8000648 <__aeabi_dmul>
 8011e20:	4602      	mov	r2, r0
 8011e22:	460b      	mov	r3, r1
 8011e24:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011e28:	f7ee fa56 	bl	80002d8 <__aeabi_dsub>
 8011e2c:	4602      	mov	r2, r0
 8011e2e:	460b      	mov	r3, r1
 8011e30:	4604      	mov	r4, r0
 8011e32:	460d      	mov	r5, r1
 8011e34:	4630      	mov	r0, r6
 8011e36:	4639      	mov	r1, r7
 8011e38:	f7ee fa50 	bl	80002dc <__adddf3>
 8011e3c:	2000      	movs	r0, #0
 8011e3e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011e42:	4632      	mov	r2, r6
 8011e44:	463b      	mov	r3, r7
 8011e46:	f7ee fa47 	bl	80002d8 <__aeabi_dsub>
 8011e4a:	4602      	mov	r2, r0
 8011e4c:	460b      	mov	r3, r1
 8011e4e:	4620      	mov	r0, r4
 8011e50:	4629      	mov	r1, r5
 8011e52:	f7ee fa41 	bl	80002d8 <__aeabi_dsub>
 8011e56:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8011e58:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 8011e5c:	4313      	orrs	r3, r2
 8011e5e:	4606      	mov	r6, r0
 8011e60:	460f      	mov	r7, r1
 8011e62:	f040 81eb 	bne.w	801223c <__ieee754_pow+0x6c4>
 8011e66:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8011f20 <__ieee754_pow+0x3a8>
 8011e6a:	e9dd 4500 	ldrd	r4, r5, [sp]
 8011e6e:	2400      	movs	r4, #0
 8011e70:	4622      	mov	r2, r4
 8011e72:	462b      	mov	r3, r5
 8011e74:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011e78:	ed8d 7b02 	vstr	d7, [sp, #8]
 8011e7c:	f7ee fa2c 	bl	80002d8 <__aeabi_dsub>
 8011e80:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011e84:	f7ee fbe0 	bl	8000648 <__aeabi_dmul>
 8011e88:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011e8c:	4680      	mov	r8, r0
 8011e8e:	4689      	mov	r9, r1
 8011e90:	4630      	mov	r0, r6
 8011e92:	4639      	mov	r1, r7
 8011e94:	f7ee fbd8 	bl	8000648 <__aeabi_dmul>
 8011e98:	4602      	mov	r2, r0
 8011e9a:	460b      	mov	r3, r1
 8011e9c:	4640      	mov	r0, r8
 8011e9e:	4649      	mov	r1, r9
 8011ea0:	f7ee fa1c 	bl	80002dc <__adddf3>
 8011ea4:	4622      	mov	r2, r4
 8011ea6:	462b      	mov	r3, r5
 8011ea8:	4680      	mov	r8, r0
 8011eaa:	4689      	mov	r9, r1
 8011eac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011eb0:	f7ee fbca 	bl	8000648 <__aeabi_dmul>
 8011eb4:	460b      	mov	r3, r1
 8011eb6:	4604      	mov	r4, r0
 8011eb8:	460d      	mov	r5, r1
 8011eba:	4602      	mov	r2, r0
 8011ebc:	4649      	mov	r1, r9
 8011ebe:	4640      	mov	r0, r8
 8011ec0:	e9cd 4500 	strd	r4, r5, [sp]
 8011ec4:	f7ee fa0a 	bl	80002dc <__adddf3>
 8011ec8:	4b1c      	ldr	r3, [pc, #112]	; (8011f3c <__ieee754_pow+0x3c4>)
 8011eca:	4299      	cmp	r1, r3
 8011ecc:	4606      	mov	r6, r0
 8011ece:	460f      	mov	r7, r1
 8011ed0:	468b      	mov	fp, r1
 8011ed2:	f340 82f7 	ble.w	80124c4 <__ieee754_pow+0x94c>
 8011ed6:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8011eda:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8011ede:	4303      	orrs	r3, r0
 8011ee0:	f000 81ea 	beq.w	80122b8 <__ieee754_pow+0x740>
 8011ee4:	a310      	add	r3, pc, #64	; (adr r3, 8011f28 <__ieee754_pow+0x3b0>)
 8011ee6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011eea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011eee:	f7ee fbab 	bl	8000648 <__aeabi_dmul>
 8011ef2:	a30d      	add	r3, pc, #52	; (adr r3, 8011f28 <__ieee754_pow+0x3b0>)
 8011ef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ef8:	e6d5      	b.n	8011ca6 <__ieee754_pow+0x12e>
 8011efa:	bf00      	nop
 8011efc:	f3af 8000 	nop.w
 8011f00:	60000000 	.word	0x60000000
 8011f04:	3ff71547 	.word	0x3ff71547
 8011f08:	f85ddf44 	.word	0xf85ddf44
 8011f0c:	3e54ae0b 	.word	0x3e54ae0b
 8011f10:	55555555 	.word	0x55555555
 8011f14:	3fd55555 	.word	0x3fd55555
 8011f18:	652b82fe 	.word	0x652b82fe
 8011f1c:	3ff71547 	.word	0x3ff71547
 8011f20:	00000000 	.word	0x00000000
 8011f24:	bff00000 	.word	0xbff00000
 8011f28:	8800759c 	.word	0x8800759c
 8011f2c:	7e37e43c 	.word	0x7e37e43c
 8011f30:	3ff00000 	.word	0x3ff00000
 8011f34:	3fd00000 	.word	0x3fd00000
 8011f38:	3fe00000 	.word	0x3fe00000
 8011f3c:	408fffff 	.word	0x408fffff
 8011f40:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8011f44:	f04f 0200 	mov.w	r2, #0
 8011f48:	da05      	bge.n	8011f56 <__ieee754_pow+0x3de>
 8011f4a:	4bd3      	ldr	r3, [pc, #844]	; (8012298 <__ieee754_pow+0x720>)
 8011f4c:	f7ee fb7c 	bl	8000648 <__aeabi_dmul>
 8011f50:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8011f54:	460c      	mov	r4, r1
 8011f56:	1523      	asrs	r3, r4, #20
 8011f58:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8011f5c:	4413      	add	r3, r2
 8011f5e:	9309      	str	r3, [sp, #36]	; 0x24
 8011f60:	4bce      	ldr	r3, [pc, #824]	; (801229c <__ieee754_pow+0x724>)
 8011f62:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8011f66:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8011f6a:	429c      	cmp	r4, r3
 8011f6c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8011f70:	dd08      	ble.n	8011f84 <__ieee754_pow+0x40c>
 8011f72:	4bcb      	ldr	r3, [pc, #812]	; (80122a0 <__ieee754_pow+0x728>)
 8011f74:	429c      	cmp	r4, r3
 8011f76:	f340 815e 	ble.w	8012236 <__ieee754_pow+0x6be>
 8011f7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011f7c:	3301      	adds	r3, #1
 8011f7e:	9309      	str	r3, [sp, #36]	; 0x24
 8011f80:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8011f84:	f04f 0a00 	mov.w	sl, #0
 8011f88:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8011f8c:	930c      	str	r3, [sp, #48]	; 0x30
 8011f8e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011f90:	4bc4      	ldr	r3, [pc, #784]	; (80122a4 <__ieee754_pow+0x72c>)
 8011f92:	4413      	add	r3, r2
 8011f94:	ed93 7b00 	vldr	d7, [r3]
 8011f98:	4629      	mov	r1, r5
 8011f9a:	ec53 2b17 	vmov	r2, r3, d7
 8011f9e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8011fa2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8011fa6:	f7ee f997 	bl	80002d8 <__aeabi_dsub>
 8011faa:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8011fae:	4606      	mov	r6, r0
 8011fb0:	460f      	mov	r7, r1
 8011fb2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011fb6:	f7ee f991 	bl	80002dc <__adddf3>
 8011fba:	4602      	mov	r2, r0
 8011fbc:	460b      	mov	r3, r1
 8011fbe:	2000      	movs	r0, #0
 8011fc0:	49b9      	ldr	r1, [pc, #740]	; (80122a8 <__ieee754_pow+0x730>)
 8011fc2:	f7ee fc6b 	bl	800089c <__aeabi_ddiv>
 8011fc6:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8011fca:	4602      	mov	r2, r0
 8011fcc:	460b      	mov	r3, r1
 8011fce:	4630      	mov	r0, r6
 8011fd0:	4639      	mov	r1, r7
 8011fd2:	f7ee fb39 	bl	8000648 <__aeabi_dmul>
 8011fd6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011fda:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8011fde:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8011fe2:	2300      	movs	r3, #0
 8011fe4:	9302      	str	r3, [sp, #8]
 8011fe6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8011fea:	106d      	asrs	r5, r5, #1
 8011fec:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8011ff0:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8011ff4:	2200      	movs	r2, #0
 8011ff6:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8011ffa:	4640      	mov	r0, r8
 8011ffc:	4649      	mov	r1, r9
 8011ffe:	4614      	mov	r4, r2
 8012000:	461d      	mov	r5, r3
 8012002:	f7ee fb21 	bl	8000648 <__aeabi_dmul>
 8012006:	4602      	mov	r2, r0
 8012008:	460b      	mov	r3, r1
 801200a:	4630      	mov	r0, r6
 801200c:	4639      	mov	r1, r7
 801200e:	f7ee f963 	bl	80002d8 <__aeabi_dsub>
 8012012:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8012016:	4606      	mov	r6, r0
 8012018:	460f      	mov	r7, r1
 801201a:	4620      	mov	r0, r4
 801201c:	4629      	mov	r1, r5
 801201e:	f7ee f95b 	bl	80002d8 <__aeabi_dsub>
 8012022:	4602      	mov	r2, r0
 8012024:	460b      	mov	r3, r1
 8012026:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801202a:	f7ee f955 	bl	80002d8 <__aeabi_dsub>
 801202e:	4642      	mov	r2, r8
 8012030:	464b      	mov	r3, r9
 8012032:	f7ee fb09 	bl	8000648 <__aeabi_dmul>
 8012036:	4602      	mov	r2, r0
 8012038:	460b      	mov	r3, r1
 801203a:	4630      	mov	r0, r6
 801203c:	4639      	mov	r1, r7
 801203e:	f7ee f94b 	bl	80002d8 <__aeabi_dsub>
 8012042:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8012046:	f7ee faff 	bl	8000648 <__aeabi_dmul>
 801204a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801204e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8012052:	4610      	mov	r0, r2
 8012054:	4619      	mov	r1, r3
 8012056:	f7ee faf7 	bl	8000648 <__aeabi_dmul>
 801205a:	a37b      	add	r3, pc, #492	; (adr r3, 8012248 <__ieee754_pow+0x6d0>)
 801205c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012060:	4604      	mov	r4, r0
 8012062:	460d      	mov	r5, r1
 8012064:	f7ee faf0 	bl	8000648 <__aeabi_dmul>
 8012068:	a379      	add	r3, pc, #484	; (adr r3, 8012250 <__ieee754_pow+0x6d8>)
 801206a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801206e:	f7ee f935 	bl	80002dc <__adddf3>
 8012072:	4622      	mov	r2, r4
 8012074:	462b      	mov	r3, r5
 8012076:	f7ee fae7 	bl	8000648 <__aeabi_dmul>
 801207a:	a377      	add	r3, pc, #476	; (adr r3, 8012258 <__ieee754_pow+0x6e0>)
 801207c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012080:	f7ee f92c 	bl	80002dc <__adddf3>
 8012084:	4622      	mov	r2, r4
 8012086:	462b      	mov	r3, r5
 8012088:	f7ee fade 	bl	8000648 <__aeabi_dmul>
 801208c:	a374      	add	r3, pc, #464	; (adr r3, 8012260 <__ieee754_pow+0x6e8>)
 801208e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012092:	f7ee f923 	bl	80002dc <__adddf3>
 8012096:	4622      	mov	r2, r4
 8012098:	462b      	mov	r3, r5
 801209a:	f7ee fad5 	bl	8000648 <__aeabi_dmul>
 801209e:	a372      	add	r3, pc, #456	; (adr r3, 8012268 <__ieee754_pow+0x6f0>)
 80120a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80120a4:	f7ee f91a 	bl	80002dc <__adddf3>
 80120a8:	4622      	mov	r2, r4
 80120aa:	462b      	mov	r3, r5
 80120ac:	f7ee facc 	bl	8000648 <__aeabi_dmul>
 80120b0:	a36f      	add	r3, pc, #444	; (adr r3, 8012270 <__ieee754_pow+0x6f8>)
 80120b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80120b6:	f7ee f911 	bl	80002dc <__adddf3>
 80120ba:	4622      	mov	r2, r4
 80120bc:	4606      	mov	r6, r0
 80120be:	460f      	mov	r7, r1
 80120c0:	462b      	mov	r3, r5
 80120c2:	4620      	mov	r0, r4
 80120c4:	4629      	mov	r1, r5
 80120c6:	f7ee fabf 	bl	8000648 <__aeabi_dmul>
 80120ca:	4602      	mov	r2, r0
 80120cc:	460b      	mov	r3, r1
 80120ce:	4630      	mov	r0, r6
 80120d0:	4639      	mov	r1, r7
 80120d2:	f7ee fab9 	bl	8000648 <__aeabi_dmul>
 80120d6:	4642      	mov	r2, r8
 80120d8:	4604      	mov	r4, r0
 80120da:	460d      	mov	r5, r1
 80120dc:	464b      	mov	r3, r9
 80120de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80120e2:	f7ee f8fb 	bl	80002dc <__adddf3>
 80120e6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80120ea:	f7ee faad 	bl	8000648 <__aeabi_dmul>
 80120ee:	4622      	mov	r2, r4
 80120f0:	462b      	mov	r3, r5
 80120f2:	f7ee f8f3 	bl	80002dc <__adddf3>
 80120f6:	4642      	mov	r2, r8
 80120f8:	4606      	mov	r6, r0
 80120fa:	460f      	mov	r7, r1
 80120fc:	464b      	mov	r3, r9
 80120fe:	4640      	mov	r0, r8
 8012100:	4649      	mov	r1, r9
 8012102:	f7ee faa1 	bl	8000648 <__aeabi_dmul>
 8012106:	2200      	movs	r2, #0
 8012108:	4b68      	ldr	r3, [pc, #416]	; (80122ac <__ieee754_pow+0x734>)
 801210a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 801210e:	f7ee f8e5 	bl	80002dc <__adddf3>
 8012112:	4632      	mov	r2, r6
 8012114:	463b      	mov	r3, r7
 8012116:	f7ee f8e1 	bl	80002dc <__adddf3>
 801211a:	9802      	ldr	r0, [sp, #8]
 801211c:	460d      	mov	r5, r1
 801211e:	4604      	mov	r4, r0
 8012120:	4602      	mov	r2, r0
 8012122:	460b      	mov	r3, r1
 8012124:	4640      	mov	r0, r8
 8012126:	4649      	mov	r1, r9
 8012128:	f7ee fa8e 	bl	8000648 <__aeabi_dmul>
 801212c:	2200      	movs	r2, #0
 801212e:	4680      	mov	r8, r0
 8012130:	4689      	mov	r9, r1
 8012132:	4b5e      	ldr	r3, [pc, #376]	; (80122ac <__ieee754_pow+0x734>)
 8012134:	4620      	mov	r0, r4
 8012136:	4629      	mov	r1, r5
 8012138:	f7ee f8ce 	bl	80002d8 <__aeabi_dsub>
 801213c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8012140:	f7ee f8ca 	bl	80002d8 <__aeabi_dsub>
 8012144:	4602      	mov	r2, r0
 8012146:	460b      	mov	r3, r1
 8012148:	4630      	mov	r0, r6
 801214a:	4639      	mov	r1, r7
 801214c:	f7ee f8c4 	bl	80002d8 <__aeabi_dsub>
 8012150:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012154:	f7ee fa78 	bl	8000648 <__aeabi_dmul>
 8012158:	4622      	mov	r2, r4
 801215a:	4606      	mov	r6, r0
 801215c:	460f      	mov	r7, r1
 801215e:	462b      	mov	r3, r5
 8012160:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012164:	f7ee fa70 	bl	8000648 <__aeabi_dmul>
 8012168:	4602      	mov	r2, r0
 801216a:	460b      	mov	r3, r1
 801216c:	4630      	mov	r0, r6
 801216e:	4639      	mov	r1, r7
 8012170:	f7ee f8b4 	bl	80002dc <__adddf3>
 8012174:	4606      	mov	r6, r0
 8012176:	460f      	mov	r7, r1
 8012178:	4602      	mov	r2, r0
 801217a:	460b      	mov	r3, r1
 801217c:	4640      	mov	r0, r8
 801217e:	4649      	mov	r1, r9
 8012180:	f7ee f8ac 	bl	80002dc <__adddf3>
 8012184:	9802      	ldr	r0, [sp, #8]
 8012186:	a33c      	add	r3, pc, #240	; (adr r3, 8012278 <__ieee754_pow+0x700>)
 8012188:	e9d3 2300 	ldrd	r2, r3, [r3]
 801218c:	4604      	mov	r4, r0
 801218e:	460d      	mov	r5, r1
 8012190:	f7ee fa5a 	bl	8000648 <__aeabi_dmul>
 8012194:	4642      	mov	r2, r8
 8012196:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801219a:	464b      	mov	r3, r9
 801219c:	4620      	mov	r0, r4
 801219e:	4629      	mov	r1, r5
 80121a0:	f7ee f89a 	bl	80002d8 <__aeabi_dsub>
 80121a4:	4602      	mov	r2, r0
 80121a6:	460b      	mov	r3, r1
 80121a8:	4630      	mov	r0, r6
 80121aa:	4639      	mov	r1, r7
 80121ac:	f7ee f894 	bl	80002d8 <__aeabi_dsub>
 80121b0:	a333      	add	r3, pc, #204	; (adr r3, 8012280 <__ieee754_pow+0x708>)
 80121b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80121b6:	f7ee fa47 	bl	8000648 <__aeabi_dmul>
 80121ba:	a333      	add	r3, pc, #204	; (adr r3, 8012288 <__ieee754_pow+0x710>)
 80121bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80121c0:	4606      	mov	r6, r0
 80121c2:	460f      	mov	r7, r1
 80121c4:	4620      	mov	r0, r4
 80121c6:	4629      	mov	r1, r5
 80121c8:	f7ee fa3e 	bl	8000648 <__aeabi_dmul>
 80121cc:	4602      	mov	r2, r0
 80121ce:	460b      	mov	r3, r1
 80121d0:	4630      	mov	r0, r6
 80121d2:	4639      	mov	r1, r7
 80121d4:	f7ee f882 	bl	80002dc <__adddf3>
 80121d8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80121da:	4b35      	ldr	r3, [pc, #212]	; (80122b0 <__ieee754_pow+0x738>)
 80121dc:	4413      	add	r3, r2
 80121de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80121e2:	f7ee f87b 	bl	80002dc <__adddf3>
 80121e6:	4604      	mov	r4, r0
 80121e8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80121ea:	460d      	mov	r5, r1
 80121ec:	f7ee f9c2 	bl	8000574 <__aeabi_i2d>
 80121f0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80121f2:	4b30      	ldr	r3, [pc, #192]	; (80122b4 <__ieee754_pow+0x73c>)
 80121f4:	4413      	add	r3, r2
 80121f6:	e9d3 8900 	ldrd	r8, r9, [r3]
 80121fa:	4606      	mov	r6, r0
 80121fc:	460f      	mov	r7, r1
 80121fe:	4622      	mov	r2, r4
 8012200:	462b      	mov	r3, r5
 8012202:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012206:	f7ee f869 	bl	80002dc <__adddf3>
 801220a:	4642      	mov	r2, r8
 801220c:	464b      	mov	r3, r9
 801220e:	f7ee f865 	bl	80002dc <__adddf3>
 8012212:	4632      	mov	r2, r6
 8012214:	463b      	mov	r3, r7
 8012216:	f7ee f861 	bl	80002dc <__adddf3>
 801221a:	9802      	ldr	r0, [sp, #8]
 801221c:	4632      	mov	r2, r6
 801221e:	463b      	mov	r3, r7
 8012220:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012224:	f7ee f858 	bl	80002d8 <__aeabi_dsub>
 8012228:	4642      	mov	r2, r8
 801222a:	464b      	mov	r3, r9
 801222c:	f7ee f854 	bl	80002d8 <__aeabi_dsub>
 8012230:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8012234:	e607      	b.n	8011e46 <__ieee754_pow+0x2ce>
 8012236:	f04f 0a01 	mov.w	sl, #1
 801223a:	e6a5      	b.n	8011f88 <__ieee754_pow+0x410>
 801223c:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8012290 <__ieee754_pow+0x718>
 8012240:	e613      	b.n	8011e6a <__ieee754_pow+0x2f2>
 8012242:	bf00      	nop
 8012244:	f3af 8000 	nop.w
 8012248:	4a454eef 	.word	0x4a454eef
 801224c:	3fca7e28 	.word	0x3fca7e28
 8012250:	93c9db65 	.word	0x93c9db65
 8012254:	3fcd864a 	.word	0x3fcd864a
 8012258:	a91d4101 	.word	0xa91d4101
 801225c:	3fd17460 	.word	0x3fd17460
 8012260:	518f264d 	.word	0x518f264d
 8012264:	3fd55555 	.word	0x3fd55555
 8012268:	db6fabff 	.word	0xdb6fabff
 801226c:	3fdb6db6 	.word	0x3fdb6db6
 8012270:	33333303 	.word	0x33333303
 8012274:	3fe33333 	.word	0x3fe33333
 8012278:	e0000000 	.word	0xe0000000
 801227c:	3feec709 	.word	0x3feec709
 8012280:	dc3a03fd 	.word	0xdc3a03fd
 8012284:	3feec709 	.word	0x3feec709
 8012288:	145b01f5 	.word	0x145b01f5
 801228c:	be3e2fe0 	.word	0xbe3e2fe0
 8012290:	00000000 	.word	0x00000000
 8012294:	3ff00000 	.word	0x3ff00000
 8012298:	43400000 	.word	0x43400000
 801229c:	0003988e 	.word	0x0003988e
 80122a0:	000bb679 	.word	0x000bb679
 80122a4:	08014120 	.word	0x08014120
 80122a8:	3ff00000 	.word	0x3ff00000
 80122ac:	40080000 	.word	0x40080000
 80122b0:	08014140 	.word	0x08014140
 80122b4:	08014130 	.word	0x08014130
 80122b8:	a3b4      	add	r3, pc, #720	; (adr r3, 801258c <__ieee754_pow+0xa14>)
 80122ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80122be:	4640      	mov	r0, r8
 80122c0:	4649      	mov	r1, r9
 80122c2:	f7ee f80b 	bl	80002dc <__adddf3>
 80122c6:	4622      	mov	r2, r4
 80122c8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80122cc:	462b      	mov	r3, r5
 80122ce:	4630      	mov	r0, r6
 80122d0:	4639      	mov	r1, r7
 80122d2:	f7ee f801 	bl	80002d8 <__aeabi_dsub>
 80122d6:	4602      	mov	r2, r0
 80122d8:	460b      	mov	r3, r1
 80122da:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80122de:	f7ee fc43 	bl	8000b68 <__aeabi_dcmpgt>
 80122e2:	2800      	cmp	r0, #0
 80122e4:	f47f adfe 	bne.w	8011ee4 <__ieee754_pow+0x36c>
 80122e8:	4aa3      	ldr	r2, [pc, #652]	; (8012578 <__ieee754_pow+0xa00>)
 80122ea:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80122ee:	4293      	cmp	r3, r2
 80122f0:	f340 810a 	ble.w	8012508 <__ieee754_pow+0x990>
 80122f4:	151b      	asrs	r3, r3, #20
 80122f6:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80122fa:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 80122fe:	fa4a f303 	asr.w	r3, sl, r3
 8012302:	445b      	add	r3, fp
 8012304:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8012308:	4e9c      	ldr	r6, [pc, #624]	; (801257c <__ieee754_pow+0xa04>)
 801230a:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 801230e:	4116      	asrs	r6, r2
 8012310:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8012314:	2000      	movs	r0, #0
 8012316:	ea23 0106 	bic.w	r1, r3, r6
 801231a:	f1c2 0214 	rsb	r2, r2, #20
 801231e:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8012322:	fa4a fa02 	asr.w	sl, sl, r2
 8012326:	f1bb 0f00 	cmp.w	fp, #0
 801232a:	4602      	mov	r2, r0
 801232c:	460b      	mov	r3, r1
 801232e:	4620      	mov	r0, r4
 8012330:	4629      	mov	r1, r5
 8012332:	bfb8      	it	lt
 8012334:	f1ca 0a00 	rsblt	sl, sl, #0
 8012338:	f7ed ffce 	bl	80002d8 <__aeabi_dsub>
 801233c:	e9cd 0100 	strd	r0, r1, [sp]
 8012340:	4642      	mov	r2, r8
 8012342:	464b      	mov	r3, r9
 8012344:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012348:	f7ed ffc8 	bl	80002dc <__adddf3>
 801234c:	2000      	movs	r0, #0
 801234e:	a378      	add	r3, pc, #480	; (adr r3, 8012530 <__ieee754_pow+0x9b8>)
 8012350:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012354:	4604      	mov	r4, r0
 8012356:	460d      	mov	r5, r1
 8012358:	f7ee f976 	bl	8000648 <__aeabi_dmul>
 801235c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012360:	4606      	mov	r6, r0
 8012362:	460f      	mov	r7, r1
 8012364:	4620      	mov	r0, r4
 8012366:	4629      	mov	r1, r5
 8012368:	f7ed ffb6 	bl	80002d8 <__aeabi_dsub>
 801236c:	4602      	mov	r2, r0
 801236e:	460b      	mov	r3, r1
 8012370:	4640      	mov	r0, r8
 8012372:	4649      	mov	r1, r9
 8012374:	f7ed ffb0 	bl	80002d8 <__aeabi_dsub>
 8012378:	a36f      	add	r3, pc, #444	; (adr r3, 8012538 <__ieee754_pow+0x9c0>)
 801237a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801237e:	f7ee f963 	bl	8000648 <__aeabi_dmul>
 8012382:	a36f      	add	r3, pc, #444	; (adr r3, 8012540 <__ieee754_pow+0x9c8>)
 8012384:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012388:	4680      	mov	r8, r0
 801238a:	4689      	mov	r9, r1
 801238c:	4620      	mov	r0, r4
 801238e:	4629      	mov	r1, r5
 8012390:	f7ee f95a 	bl	8000648 <__aeabi_dmul>
 8012394:	4602      	mov	r2, r0
 8012396:	460b      	mov	r3, r1
 8012398:	4640      	mov	r0, r8
 801239a:	4649      	mov	r1, r9
 801239c:	f7ed ff9e 	bl	80002dc <__adddf3>
 80123a0:	4604      	mov	r4, r0
 80123a2:	460d      	mov	r5, r1
 80123a4:	4602      	mov	r2, r0
 80123a6:	460b      	mov	r3, r1
 80123a8:	4630      	mov	r0, r6
 80123aa:	4639      	mov	r1, r7
 80123ac:	f7ed ff96 	bl	80002dc <__adddf3>
 80123b0:	4632      	mov	r2, r6
 80123b2:	463b      	mov	r3, r7
 80123b4:	4680      	mov	r8, r0
 80123b6:	4689      	mov	r9, r1
 80123b8:	f7ed ff8e 	bl	80002d8 <__aeabi_dsub>
 80123bc:	4602      	mov	r2, r0
 80123be:	460b      	mov	r3, r1
 80123c0:	4620      	mov	r0, r4
 80123c2:	4629      	mov	r1, r5
 80123c4:	f7ed ff88 	bl	80002d8 <__aeabi_dsub>
 80123c8:	4642      	mov	r2, r8
 80123ca:	4606      	mov	r6, r0
 80123cc:	460f      	mov	r7, r1
 80123ce:	464b      	mov	r3, r9
 80123d0:	4640      	mov	r0, r8
 80123d2:	4649      	mov	r1, r9
 80123d4:	f7ee f938 	bl	8000648 <__aeabi_dmul>
 80123d8:	a35b      	add	r3, pc, #364	; (adr r3, 8012548 <__ieee754_pow+0x9d0>)
 80123da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80123de:	4604      	mov	r4, r0
 80123e0:	460d      	mov	r5, r1
 80123e2:	f7ee f931 	bl	8000648 <__aeabi_dmul>
 80123e6:	a35a      	add	r3, pc, #360	; (adr r3, 8012550 <__ieee754_pow+0x9d8>)
 80123e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80123ec:	f7ed ff74 	bl	80002d8 <__aeabi_dsub>
 80123f0:	4622      	mov	r2, r4
 80123f2:	462b      	mov	r3, r5
 80123f4:	f7ee f928 	bl	8000648 <__aeabi_dmul>
 80123f8:	a357      	add	r3, pc, #348	; (adr r3, 8012558 <__ieee754_pow+0x9e0>)
 80123fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80123fe:	f7ed ff6d 	bl	80002dc <__adddf3>
 8012402:	4622      	mov	r2, r4
 8012404:	462b      	mov	r3, r5
 8012406:	f7ee f91f 	bl	8000648 <__aeabi_dmul>
 801240a:	a355      	add	r3, pc, #340	; (adr r3, 8012560 <__ieee754_pow+0x9e8>)
 801240c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012410:	f7ed ff62 	bl	80002d8 <__aeabi_dsub>
 8012414:	4622      	mov	r2, r4
 8012416:	462b      	mov	r3, r5
 8012418:	f7ee f916 	bl	8000648 <__aeabi_dmul>
 801241c:	a352      	add	r3, pc, #328	; (adr r3, 8012568 <__ieee754_pow+0x9f0>)
 801241e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012422:	f7ed ff5b 	bl	80002dc <__adddf3>
 8012426:	4622      	mov	r2, r4
 8012428:	462b      	mov	r3, r5
 801242a:	f7ee f90d 	bl	8000648 <__aeabi_dmul>
 801242e:	4602      	mov	r2, r0
 8012430:	460b      	mov	r3, r1
 8012432:	4640      	mov	r0, r8
 8012434:	4649      	mov	r1, r9
 8012436:	f7ed ff4f 	bl	80002d8 <__aeabi_dsub>
 801243a:	4604      	mov	r4, r0
 801243c:	460d      	mov	r5, r1
 801243e:	4602      	mov	r2, r0
 8012440:	460b      	mov	r3, r1
 8012442:	4640      	mov	r0, r8
 8012444:	4649      	mov	r1, r9
 8012446:	f7ee f8ff 	bl	8000648 <__aeabi_dmul>
 801244a:	2200      	movs	r2, #0
 801244c:	e9cd 0100 	strd	r0, r1, [sp]
 8012450:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8012454:	4620      	mov	r0, r4
 8012456:	4629      	mov	r1, r5
 8012458:	f7ed ff3e 	bl	80002d8 <__aeabi_dsub>
 801245c:	4602      	mov	r2, r0
 801245e:	460b      	mov	r3, r1
 8012460:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012464:	f7ee fa1a 	bl	800089c <__aeabi_ddiv>
 8012468:	4632      	mov	r2, r6
 801246a:	4604      	mov	r4, r0
 801246c:	460d      	mov	r5, r1
 801246e:	463b      	mov	r3, r7
 8012470:	4640      	mov	r0, r8
 8012472:	4649      	mov	r1, r9
 8012474:	f7ee f8e8 	bl	8000648 <__aeabi_dmul>
 8012478:	4632      	mov	r2, r6
 801247a:	463b      	mov	r3, r7
 801247c:	f7ed ff2e 	bl	80002dc <__adddf3>
 8012480:	4602      	mov	r2, r0
 8012482:	460b      	mov	r3, r1
 8012484:	4620      	mov	r0, r4
 8012486:	4629      	mov	r1, r5
 8012488:	f7ed ff26 	bl	80002d8 <__aeabi_dsub>
 801248c:	4642      	mov	r2, r8
 801248e:	464b      	mov	r3, r9
 8012490:	f7ed ff22 	bl	80002d8 <__aeabi_dsub>
 8012494:	4602      	mov	r2, r0
 8012496:	460b      	mov	r3, r1
 8012498:	2000      	movs	r0, #0
 801249a:	4939      	ldr	r1, [pc, #228]	; (8012580 <__ieee754_pow+0xa08>)
 801249c:	f7ed ff1c 	bl	80002d8 <__aeabi_dsub>
 80124a0:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 80124a4:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 80124a8:	4602      	mov	r2, r0
 80124aa:	460b      	mov	r3, r1
 80124ac:	da2f      	bge.n	801250e <__ieee754_pow+0x996>
 80124ae:	4650      	mov	r0, sl
 80124b0:	ec43 2b10 	vmov	d0, r2, r3
 80124b4:	f000 f9c0 	bl	8012838 <scalbn>
 80124b8:	ec51 0b10 	vmov	r0, r1, d0
 80124bc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80124c0:	f7ff bbf1 	b.w	8011ca6 <__ieee754_pow+0x12e>
 80124c4:	4b2f      	ldr	r3, [pc, #188]	; (8012584 <__ieee754_pow+0xa0c>)
 80124c6:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80124ca:	429e      	cmp	r6, r3
 80124cc:	f77f af0c 	ble.w	80122e8 <__ieee754_pow+0x770>
 80124d0:	4b2d      	ldr	r3, [pc, #180]	; (8012588 <__ieee754_pow+0xa10>)
 80124d2:	440b      	add	r3, r1
 80124d4:	4303      	orrs	r3, r0
 80124d6:	d00b      	beq.n	80124f0 <__ieee754_pow+0x978>
 80124d8:	a325      	add	r3, pc, #148	; (adr r3, 8012570 <__ieee754_pow+0x9f8>)
 80124da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80124e2:	f7ee f8b1 	bl	8000648 <__aeabi_dmul>
 80124e6:	a322      	add	r3, pc, #136	; (adr r3, 8012570 <__ieee754_pow+0x9f8>)
 80124e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124ec:	f7ff bbdb 	b.w	8011ca6 <__ieee754_pow+0x12e>
 80124f0:	4622      	mov	r2, r4
 80124f2:	462b      	mov	r3, r5
 80124f4:	f7ed fef0 	bl	80002d8 <__aeabi_dsub>
 80124f8:	4642      	mov	r2, r8
 80124fa:	464b      	mov	r3, r9
 80124fc:	f7ee fb2a 	bl	8000b54 <__aeabi_dcmpge>
 8012500:	2800      	cmp	r0, #0
 8012502:	f43f aef1 	beq.w	80122e8 <__ieee754_pow+0x770>
 8012506:	e7e7      	b.n	80124d8 <__ieee754_pow+0x960>
 8012508:	f04f 0a00 	mov.w	sl, #0
 801250c:	e718      	b.n	8012340 <__ieee754_pow+0x7c8>
 801250e:	4621      	mov	r1, r4
 8012510:	e7d4      	b.n	80124bc <__ieee754_pow+0x944>
 8012512:	2000      	movs	r0, #0
 8012514:	491a      	ldr	r1, [pc, #104]	; (8012580 <__ieee754_pow+0xa08>)
 8012516:	f7ff bb8f 	b.w	8011c38 <__ieee754_pow+0xc0>
 801251a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801251e:	f7ff bb8b 	b.w	8011c38 <__ieee754_pow+0xc0>
 8012522:	4630      	mov	r0, r6
 8012524:	4639      	mov	r1, r7
 8012526:	f7ff bb87 	b.w	8011c38 <__ieee754_pow+0xc0>
 801252a:	4693      	mov	fp, r2
 801252c:	f7ff bb98 	b.w	8011c60 <__ieee754_pow+0xe8>
 8012530:	00000000 	.word	0x00000000
 8012534:	3fe62e43 	.word	0x3fe62e43
 8012538:	fefa39ef 	.word	0xfefa39ef
 801253c:	3fe62e42 	.word	0x3fe62e42
 8012540:	0ca86c39 	.word	0x0ca86c39
 8012544:	be205c61 	.word	0xbe205c61
 8012548:	72bea4d0 	.word	0x72bea4d0
 801254c:	3e663769 	.word	0x3e663769
 8012550:	c5d26bf1 	.word	0xc5d26bf1
 8012554:	3ebbbd41 	.word	0x3ebbbd41
 8012558:	af25de2c 	.word	0xaf25de2c
 801255c:	3f11566a 	.word	0x3f11566a
 8012560:	16bebd93 	.word	0x16bebd93
 8012564:	3f66c16c 	.word	0x3f66c16c
 8012568:	5555553e 	.word	0x5555553e
 801256c:	3fc55555 	.word	0x3fc55555
 8012570:	c2f8f359 	.word	0xc2f8f359
 8012574:	01a56e1f 	.word	0x01a56e1f
 8012578:	3fe00000 	.word	0x3fe00000
 801257c:	000fffff 	.word	0x000fffff
 8012580:	3ff00000 	.word	0x3ff00000
 8012584:	4090cbff 	.word	0x4090cbff
 8012588:	3f6f3400 	.word	0x3f6f3400
 801258c:	652b82fe 	.word	0x652b82fe
 8012590:	3c971547 	.word	0x3c971547

08012594 <__ieee754_sqrt>:
 8012594:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012598:	4955      	ldr	r1, [pc, #340]	; (80126f0 <__ieee754_sqrt+0x15c>)
 801259a:	ec55 4b10 	vmov	r4, r5, d0
 801259e:	43a9      	bics	r1, r5
 80125a0:	462b      	mov	r3, r5
 80125a2:	462a      	mov	r2, r5
 80125a4:	d112      	bne.n	80125cc <__ieee754_sqrt+0x38>
 80125a6:	ee10 2a10 	vmov	r2, s0
 80125aa:	ee10 0a10 	vmov	r0, s0
 80125ae:	4629      	mov	r1, r5
 80125b0:	f7ee f84a 	bl	8000648 <__aeabi_dmul>
 80125b4:	4602      	mov	r2, r0
 80125b6:	460b      	mov	r3, r1
 80125b8:	4620      	mov	r0, r4
 80125ba:	4629      	mov	r1, r5
 80125bc:	f7ed fe8e 	bl	80002dc <__adddf3>
 80125c0:	4604      	mov	r4, r0
 80125c2:	460d      	mov	r5, r1
 80125c4:	ec45 4b10 	vmov	d0, r4, r5
 80125c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80125cc:	2d00      	cmp	r5, #0
 80125ce:	ee10 0a10 	vmov	r0, s0
 80125d2:	4621      	mov	r1, r4
 80125d4:	dc0f      	bgt.n	80125f6 <__ieee754_sqrt+0x62>
 80125d6:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80125da:	4330      	orrs	r0, r6
 80125dc:	d0f2      	beq.n	80125c4 <__ieee754_sqrt+0x30>
 80125de:	b155      	cbz	r5, 80125f6 <__ieee754_sqrt+0x62>
 80125e0:	ee10 2a10 	vmov	r2, s0
 80125e4:	4620      	mov	r0, r4
 80125e6:	4629      	mov	r1, r5
 80125e8:	f7ed fe76 	bl	80002d8 <__aeabi_dsub>
 80125ec:	4602      	mov	r2, r0
 80125ee:	460b      	mov	r3, r1
 80125f0:	f7ee f954 	bl	800089c <__aeabi_ddiv>
 80125f4:	e7e4      	b.n	80125c0 <__ieee754_sqrt+0x2c>
 80125f6:	151b      	asrs	r3, r3, #20
 80125f8:	d073      	beq.n	80126e2 <__ieee754_sqrt+0x14e>
 80125fa:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80125fe:	07dd      	lsls	r5, r3, #31
 8012600:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8012604:	bf48      	it	mi
 8012606:	0fc8      	lsrmi	r0, r1, #31
 8012608:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 801260c:	bf44      	itt	mi
 801260e:	0049      	lslmi	r1, r1, #1
 8012610:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 8012614:	2500      	movs	r5, #0
 8012616:	1058      	asrs	r0, r3, #1
 8012618:	0fcb      	lsrs	r3, r1, #31
 801261a:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 801261e:	0049      	lsls	r1, r1, #1
 8012620:	2316      	movs	r3, #22
 8012622:	462c      	mov	r4, r5
 8012624:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8012628:	19a7      	adds	r7, r4, r6
 801262a:	4297      	cmp	r7, r2
 801262c:	bfde      	ittt	le
 801262e:	19bc      	addle	r4, r7, r6
 8012630:	1bd2      	suble	r2, r2, r7
 8012632:	19ad      	addle	r5, r5, r6
 8012634:	0fcf      	lsrs	r7, r1, #31
 8012636:	3b01      	subs	r3, #1
 8012638:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 801263c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8012640:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8012644:	d1f0      	bne.n	8012628 <__ieee754_sqrt+0x94>
 8012646:	f04f 0c20 	mov.w	ip, #32
 801264a:	469e      	mov	lr, r3
 801264c:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8012650:	42a2      	cmp	r2, r4
 8012652:	eb06 070e 	add.w	r7, r6, lr
 8012656:	dc02      	bgt.n	801265e <__ieee754_sqrt+0xca>
 8012658:	d112      	bne.n	8012680 <__ieee754_sqrt+0xec>
 801265a:	428f      	cmp	r7, r1
 801265c:	d810      	bhi.n	8012680 <__ieee754_sqrt+0xec>
 801265e:	2f00      	cmp	r7, #0
 8012660:	eb07 0e06 	add.w	lr, r7, r6
 8012664:	da42      	bge.n	80126ec <__ieee754_sqrt+0x158>
 8012666:	f1be 0f00 	cmp.w	lr, #0
 801266a:	db3f      	blt.n	80126ec <__ieee754_sqrt+0x158>
 801266c:	f104 0801 	add.w	r8, r4, #1
 8012670:	1b12      	subs	r2, r2, r4
 8012672:	428f      	cmp	r7, r1
 8012674:	bf88      	it	hi
 8012676:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 801267a:	1bc9      	subs	r1, r1, r7
 801267c:	4433      	add	r3, r6
 801267e:	4644      	mov	r4, r8
 8012680:	0052      	lsls	r2, r2, #1
 8012682:	f1bc 0c01 	subs.w	ip, ip, #1
 8012686:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 801268a:	ea4f 0656 	mov.w	r6, r6, lsr #1
 801268e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8012692:	d1dd      	bne.n	8012650 <__ieee754_sqrt+0xbc>
 8012694:	430a      	orrs	r2, r1
 8012696:	d006      	beq.n	80126a6 <__ieee754_sqrt+0x112>
 8012698:	1c5c      	adds	r4, r3, #1
 801269a:	bf13      	iteet	ne
 801269c:	3301      	addne	r3, #1
 801269e:	3501      	addeq	r5, #1
 80126a0:	4663      	moveq	r3, ip
 80126a2:	f023 0301 	bicne.w	r3, r3, #1
 80126a6:	106a      	asrs	r2, r5, #1
 80126a8:	085b      	lsrs	r3, r3, #1
 80126aa:	07e9      	lsls	r1, r5, #31
 80126ac:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 80126b0:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 80126b4:	bf48      	it	mi
 80126b6:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 80126ba:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 80126be:	461c      	mov	r4, r3
 80126c0:	e780      	b.n	80125c4 <__ieee754_sqrt+0x30>
 80126c2:	0aca      	lsrs	r2, r1, #11
 80126c4:	3815      	subs	r0, #21
 80126c6:	0549      	lsls	r1, r1, #21
 80126c8:	2a00      	cmp	r2, #0
 80126ca:	d0fa      	beq.n	80126c2 <__ieee754_sqrt+0x12e>
 80126cc:	02d6      	lsls	r6, r2, #11
 80126ce:	d50a      	bpl.n	80126e6 <__ieee754_sqrt+0x152>
 80126d0:	f1c3 0420 	rsb	r4, r3, #32
 80126d4:	fa21 f404 	lsr.w	r4, r1, r4
 80126d8:	1e5d      	subs	r5, r3, #1
 80126da:	4099      	lsls	r1, r3
 80126dc:	4322      	orrs	r2, r4
 80126de:	1b43      	subs	r3, r0, r5
 80126e0:	e78b      	b.n	80125fa <__ieee754_sqrt+0x66>
 80126e2:	4618      	mov	r0, r3
 80126e4:	e7f0      	b.n	80126c8 <__ieee754_sqrt+0x134>
 80126e6:	0052      	lsls	r2, r2, #1
 80126e8:	3301      	adds	r3, #1
 80126ea:	e7ef      	b.n	80126cc <__ieee754_sqrt+0x138>
 80126ec:	46a0      	mov	r8, r4
 80126ee:	e7bf      	b.n	8012670 <__ieee754_sqrt+0xdc>
 80126f0:	7ff00000 	.word	0x7ff00000

080126f4 <fabs>:
 80126f4:	ec51 0b10 	vmov	r0, r1, d0
 80126f8:	ee10 2a10 	vmov	r2, s0
 80126fc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8012700:	ec43 2b10 	vmov	d0, r2, r3
 8012704:	4770      	bx	lr

08012706 <finite>:
 8012706:	ee10 3a90 	vmov	r3, s1
 801270a:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 801270e:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8012712:	0fc0      	lsrs	r0, r0, #31
 8012714:	4770      	bx	lr

08012716 <matherr>:
 8012716:	2000      	movs	r0, #0
 8012718:	4770      	bx	lr
 801271a:	0000      	movs	r0, r0
 801271c:	0000      	movs	r0, r0
	...

08012720 <nan>:
 8012720:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8012728 <nan+0x8>
 8012724:	4770      	bx	lr
 8012726:	bf00      	nop
 8012728:	00000000 	.word	0x00000000
 801272c:	7ff80000 	.word	0x7ff80000

08012730 <rint>:
 8012730:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012732:	ec51 0b10 	vmov	r0, r1, d0
 8012736:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801273a:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 801273e:	2e13      	cmp	r6, #19
 8012740:	460b      	mov	r3, r1
 8012742:	ee10 4a10 	vmov	r4, s0
 8012746:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 801274a:	dc56      	bgt.n	80127fa <rint+0xca>
 801274c:	2e00      	cmp	r6, #0
 801274e:	da2b      	bge.n	80127a8 <rint+0x78>
 8012750:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8012754:	4302      	orrs	r2, r0
 8012756:	d023      	beq.n	80127a0 <rint+0x70>
 8012758:	f3c1 0213 	ubfx	r2, r1, #0, #20
 801275c:	4302      	orrs	r2, r0
 801275e:	4254      	negs	r4, r2
 8012760:	4314      	orrs	r4, r2
 8012762:	0c4b      	lsrs	r3, r1, #17
 8012764:	0b24      	lsrs	r4, r4, #12
 8012766:	045b      	lsls	r3, r3, #17
 8012768:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 801276c:	ea44 0103 	orr.w	r1, r4, r3
 8012770:	460b      	mov	r3, r1
 8012772:	492f      	ldr	r1, [pc, #188]	; (8012830 <rint+0x100>)
 8012774:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 8012778:	e9d1 6700 	ldrd	r6, r7, [r1]
 801277c:	4602      	mov	r2, r0
 801277e:	4639      	mov	r1, r7
 8012780:	4630      	mov	r0, r6
 8012782:	f7ed fdab 	bl	80002dc <__adddf3>
 8012786:	e9cd 0100 	strd	r0, r1, [sp]
 801278a:	463b      	mov	r3, r7
 801278c:	4632      	mov	r2, r6
 801278e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012792:	f7ed fda1 	bl	80002d8 <__aeabi_dsub>
 8012796:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801279a:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 801279e:	4639      	mov	r1, r7
 80127a0:	ec41 0b10 	vmov	d0, r0, r1
 80127a4:	b003      	add	sp, #12
 80127a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80127a8:	4a22      	ldr	r2, [pc, #136]	; (8012834 <rint+0x104>)
 80127aa:	4132      	asrs	r2, r6
 80127ac:	ea01 0702 	and.w	r7, r1, r2
 80127b0:	4307      	orrs	r7, r0
 80127b2:	d0f5      	beq.n	80127a0 <rint+0x70>
 80127b4:	0852      	lsrs	r2, r2, #1
 80127b6:	4011      	ands	r1, r2
 80127b8:	430c      	orrs	r4, r1
 80127ba:	d00b      	beq.n	80127d4 <rint+0xa4>
 80127bc:	ea23 0202 	bic.w	r2, r3, r2
 80127c0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80127c4:	2e13      	cmp	r6, #19
 80127c6:	fa43 f306 	asr.w	r3, r3, r6
 80127ca:	bf0c      	ite	eq
 80127cc:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 80127d0:	2400      	movne	r4, #0
 80127d2:	4313      	orrs	r3, r2
 80127d4:	4916      	ldr	r1, [pc, #88]	; (8012830 <rint+0x100>)
 80127d6:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 80127da:	4622      	mov	r2, r4
 80127dc:	e9d5 4500 	ldrd	r4, r5, [r5]
 80127e0:	4620      	mov	r0, r4
 80127e2:	4629      	mov	r1, r5
 80127e4:	f7ed fd7a 	bl	80002dc <__adddf3>
 80127e8:	e9cd 0100 	strd	r0, r1, [sp]
 80127ec:	4622      	mov	r2, r4
 80127ee:	462b      	mov	r3, r5
 80127f0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80127f4:	f7ed fd70 	bl	80002d8 <__aeabi_dsub>
 80127f8:	e7d2      	b.n	80127a0 <rint+0x70>
 80127fa:	2e33      	cmp	r6, #51	; 0x33
 80127fc:	dd07      	ble.n	801280e <rint+0xde>
 80127fe:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8012802:	d1cd      	bne.n	80127a0 <rint+0x70>
 8012804:	ee10 2a10 	vmov	r2, s0
 8012808:	f7ed fd68 	bl	80002dc <__adddf3>
 801280c:	e7c8      	b.n	80127a0 <rint+0x70>
 801280e:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 8012812:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8012816:	40f2      	lsrs	r2, r6
 8012818:	4210      	tst	r0, r2
 801281a:	d0c1      	beq.n	80127a0 <rint+0x70>
 801281c:	0852      	lsrs	r2, r2, #1
 801281e:	4210      	tst	r0, r2
 8012820:	bf1f      	itttt	ne
 8012822:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 8012826:	ea20 0202 	bicne.w	r2, r0, r2
 801282a:	4134      	asrne	r4, r6
 801282c:	4314      	orrne	r4, r2
 801282e:	e7d1      	b.n	80127d4 <rint+0xa4>
 8012830:	08014150 	.word	0x08014150
 8012834:	000fffff 	.word	0x000fffff

08012838 <scalbn>:
 8012838:	b570      	push	{r4, r5, r6, lr}
 801283a:	ec55 4b10 	vmov	r4, r5, d0
 801283e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8012842:	4606      	mov	r6, r0
 8012844:	462b      	mov	r3, r5
 8012846:	b9aa      	cbnz	r2, 8012874 <scalbn+0x3c>
 8012848:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801284c:	4323      	orrs	r3, r4
 801284e:	d03b      	beq.n	80128c8 <scalbn+0x90>
 8012850:	4b31      	ldr	r3, [pc, #196]	; (8012918 <scalbn+0xe0>)
 8012852:	4629      	mov	r1, r5
 8012854:	2200      	movs	r2, #0
 8012856:	ee10 0a10 	vmov	r0, s0
 801285a:	f7ed fef5 	bl	8000648 <__aeabi_dmul>
 801285e:	4b2f      	ldr	r3, [pc, #188]	; (801291c <scalbn+0xe4>)
 8012860:	429e      	cmp	r6, r3
 8012862:	4604      	mov	r4, r0
 8012864:	460d      	mov	r5, r1
 8012866:	da12      	bge.n	801288e <scalbn+0x56>
 8012868:	a327      	add	r3, pc, #156	; (adr r3, 8012908 <scalbn+0xd0>)
 801286a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801286e:	f7ed feeb 	bl	8000648 <__aeabi_dmul>
 8012872:	e009      	b.n	8012888 <scalbn+0x50>
 8012874:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8012878:	428a      	cmp	r2, r1
 801287a:	d10c      	bne.n	8012896 <scalbn+0x5e>
 801287c:	ee10 2a10 	vmov	r2, s0
 8012880:	4620      	mov	r0, r4
 8012882:	4629      	mov	r1, r5
 8012884:	f7ed fd2a 	bl	80002dc <__adddf3>
 8012888:	4604      	mov	r4, r0
 801288a:	460d      	mov	r5, r1
 801288c:	e01c      	b.n	80128c8 <scalbn+0x90>
 801288e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8012892:	460b      	mov	r3, r1
 8012894:	3a36      	subs	r2, #54	; 0x36
 8012896:	4432      	add	r2, r6
 8012898:	f240 71fe 	movw	r1, #2046	; 0x7fe
 801289c:	428a      	cmp	r2, r1
 801289e:	dd0b      	ble.n	80128b8 <scalbn+0x80>
 80128a0:	ec45 4b11 	vmov	d1, r4, r5
 80128a4:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8012910 <scalbn+0xd8>
 80128a8:	f000 f9f0 	bl	8012c8c <copysign>
 80128ac:	a318      	add	r3, pc, #96	; (adr r3, 8012910 <scalbn+0xd8>)
 80128ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80128b2:	ec51 0b10 	vmov	r0, r1, d0
 80128b6:	e7da      	b.n	801286e <scalbn+0x36>
 80128b8:	2a00      	cmp	r2, #0
 80128ba:	dd08      	ble.n	80128ce <scalbn+0x96>
 80128bc:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80128c0:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80128c4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80128c8:	ec45 4b10 	vmov	d0, r4, r5
 80128cc:	bd70      	pop	{r4, r5, r6, pc}
 80128ce:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80128d2:	da0d      	bge.n	80128f0 <scalbn+0xb8>
 80128d4:	f24c 3350 	movw	r3, #50000	; 0xc350
 80128d8:	429e      	cmp	r6, r3
 80128da:	ec45 4b11 	vmov	d1, r4, r5
 80128de:	dce1      	bgt.n	80128a4 <scalbn+0x6c>
 80128e0:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8012908 <scalbn+0xd0>
 80128e4:	f000 f9d2 	bl	8012c8c <copysign>
 80128e8:	a307      	add	r3, pc, #28	; (adr r3, 8012908 <scalbn+0xd0>)
 80128ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80128ee:	e7e0      	b.n	80128b2 <scalbn+0x7a>
 80128f0:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80128f4:	3236      	adds	r2, #54	; 0x36
 80128f6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80128fa:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80128fe:	4620      	mov	r0, r4
 8012900:	4629      	mov	r1, r5
 8012902:	2200      	movs	r2, #0
 8012904:	4b06      	ldr	r3, [pc, #24]	; (8012920 <scalbn+0xe8>)
 8012906:	e7b2      	b.n	801286e <scalbn+0x36>
 8012908:	c2f8f359 	.word	0xc2f8f359
 801290c:	01a56e1f 	.word	0x01a56e1f
 8012910:	8800759c 	.word	0x8800759c
 8012914:	7e37e43c 	.word	0x7e37e43c
 8012918:	43500000 	.word	0x43500000
 801291c:	ffff3cb0 	.word	0xffff3cb0
 8012920:	3c900000 	.word	0x3c900000
 8012924:	00000000 	.word	0x00000000

08012928 <__ieee754_log>:
 8012928:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801292c:	ec51 0b10 	vmov	r0, r1, d0
 8012930:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8012934:	b087      	sub	sp, #28
 8012936:	460d      	mov	r5, r1
 8012938:	da27      	bge.n	801298a <__ieee754_log+0x62>
 801293a:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801293e:	4303      	orrs	r3, r0
 8012940:	ee10 2a10 	vmov	r2, s0
 8012944:	d10a      	bne.n	801295c <__ieee754_log+0x34>
 8012946:	49cc      	ldr	r1, [pc, #816]	; (8012c78 <__ieee754_log+0x350>)
 8012948:	2200      	movs	r2, #0
 801294a:	2300      	movs	r3, #0
 801294c:	2000      	movs	r0, #0
 801294e:	f7ed ffa5 	bl	800089c <__aeabi_ddiv>
 8012952:	ec41 0b10 	vmov	d0, r0, r1
 8012956:	b007      	add	sp, #28
 8012958:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801295c:	2900      	cmp	r1, #0
 801295e:	da05      	bge.n	801296c <__ieee754_log+0x44>
 8012960:	460b      	mov	r3, r1
 8012962:	f7ed fcb9 	bl	80002d8 <__aeabi_dsub>
 8012966:	2200      	movs	r2, #0
 8012968:	2300      	movs	r3, #0
 801296a:	e7f0      	b.n	801294e <__ieee754_log+0x26>
 801296c:	4bc3      	ldr	r3, [pc, #780]	; (8012c7c <__ieee754_log+0x354>)
 801296e:	2200      	movs	r2, #0
 8012970:	f7ed fe6a 	bl	8000648 <__aeabi_dmul>
 8012974:	f06f 0335 	mvn.w	r3, #53	; 0x35
 8012978:	460d      	mov	r5, r1
 801297a:	4ac1      	ldr	r2, [pc, #772]	; (8012c80 <__ieee754_log+0x358>)
 801297c:	4295      	cmp	r5, r2
 801297e:	dd06      	ble.n	801298e <__ieee754_log+0x66>
 8012980:	4602      	mov	r2, r0
 8012982:	460b      	mov	r3, r1
 8012984:	f7ed fcaa 	bl	80002dc <__adddf3>
 8012988:	e7e3      	b.n	8012952 <__ieee754_log+0x2a>
 801298a:	2300      	movs	r3, #0
 801298c:	e7f5      	b.n	801297a <__ieee754_log+0x52>
 801298e:	152c      	asrs	r4, r5, #20
 8012990:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8012994:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8012998:	441c      	add	r4, r3
 801299a:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 801299e:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 80129a2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80129a6:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 80129aa:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 80129ae:	ea42 0105 	orr.w	r1, r2, r5
 80129b2:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 80129b6:	2200      	movs	r2, #0
 80129b8:	4bb2      	ldr	r3, [pc, #712]	; (8012c84 <__ieee754_log+0x35c>)
 80129ba:	f7ed fc8d 	bl	80002d8 <__aeabi_dsub>
 80129be:	1cab      	adds	r3, r5, #2
 80129c0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80129c4:	2b02      	cmp	r3, #2
 80129c6:	4682      	mov	sl, r0
 80129c8:	468b      	mov	fp, r1
 80129ca:	f04f 0200 	mov.w	r2, #0
 80129ce:	dc53      	bgt.n	8012a78 <__ieee754_log+0x150>
 80129d0:	2300      	movs	r3, #0
 80129d2:	f7ee f8a1 	bl	8000b18 <__aeabi_dcmpeq>
 80129d6:	b1d0      	cbz	r0, 8012a0e <__ieee754_log+0xe6>
 80129d8:	2c00      	cmp	r4, #0
 80129da:	f000 8120 	beq.w	8012c1e <__ieee754_log+0x2f6>
 80129de:	4620      	mov	r0, r4
 80129e0:	f7ed fdc8 	bl	8000574 <__aeabi_i2d>
 80129e4:	a390      	add	r3, pc, #576	; (adr r3, 8012c28 <__ieee754_log+0x300>)
 80129e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80129ea:	4606      	mov	r6, r0
 80129ec:	460f      	mov	r7, r1
 80129ee:	f7ed fe2b 	bl	8000648 <__aeabi_dmul>
 80129f2:	a38f      	add	r3, pc, #572	; (adr r3, 8012c30 <__ieee754_log+0x308>)
 80129f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80129f8:	4604      	mov	r4, r0
 80129fa:	460d      	mov	r5, r1
 80129fc:	4630      	mov	r0, r6
 80129fe:	4639      	mov	r1, r7
 8012a00:	f7ed fe22 	bl	8000648 <__aeabi_dmul>
 8012a04:	4602      	mov	r2, r0
 8012a06:	460b      	mov	r3, r1
 8012a08:	4620      	mov	r0, r4
 8012a0a:	4629      	mov	r1, r5
 8012a0c:	e7ba      	b.n	8012984 <__ieee754_log+0x5c>
 8012a0e:	a38a      	add	r3, pc, #552	; (adr r3, 8012c38 <__ieee754_log+0x310>)
 8012a10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a14:	4650      	mov	r0, sl
 8012a16:	4659      	mov	r1, fp
 8012a18:	f7ed fe16 	bl	8000648 <__aeabi_dmul>
 8012a1c:	4602      	mov	r2, r0
 8012a1e:	460b      	mov	r3, r1
 8012a20:	2000      	movs	r0, #0
 8012a22:	4999      	ldr	r1, [pc, #612]	; (8012c88 <__ieee754_log+0x360>)
 8012a24:	f7ed fc58 	bl	80002d8 <__aeabi_dsub>
 8012a28:	4652      	mov	r2, sl
 8012a2a:	4606      	mov	r6, r0
 8012a2c:	460f      	mov	r7, r1
 8012a2e:	465b      	mov	r3, fp
 8012a30:	4650      	mov	r0, sl
 8012a32:	4659      	mov	r1, fp
 8012a34:	f7ed fe08 	bl	8000648 <__aeabi_dmul>
 8012a38:	4602      	mov	r2, r0
 8012a3a:	460b      	mov	r3, r1
 8012a3c:	4630      	mov	r0, r6
 8012a3e:	4639      	mov	r1, r7
 8012a40:	f7ed fe02 	bl	8000648 <__aeabi_dmul>
 8012a44:	4606      	mov	r6, r0
 8012a46:	460f      	mov	r7, r1
 8012a48:	b914      	cbnz	r4, 8012a50 <__ieee754_log+0x128>
 8012a4a:	4632      	mov	r2, r6
 8012a4c:	463b      	mov	r3, r7
 8012a4e:	e0a0      	b.n	8012b92 <__ieee754_log+0x26a>
 8012a50:	4620      	mov	r0, r4
 8012a52:	f7ed fd8f 	bl	8000574 <__aeabi_i2d>
 8012a56:	a374      	add	r3, pc, #464	; (adr r3, 8012c28 <__ieee754_log+0x300>)
 8012a58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a5c:	4680      	mov	r8, r0
 8012a5e:	4689      	mov	r9, r1
 8012a60:	f7ed fdf2 	bl	8000648 <__aeabi_dmul>
 8012a64:	a372      	add	r3, pc, #456	; (adr r3, 8012c30 <__ieee754_log+0x308>)
 8012a66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a6a:	4604      	mov	r4, r0
 8012a6c:	460d      	mov	r5, r1
 8012a6e:	4640      	mov	r0, r8
 8012a70:	4649      	mov	r1, r9
 8012a72:	f7ed fde9 	bl	8000648 <__aeabi_dmul>
 8012a76:	e0a5      	b.n	8012bc4 <__ieee754_log+0x29c>
 8012a78:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8012a7c:	f7ed fc2e 	bl	80002dc <__adddf3>
 8012a80:	4602      	mov	r2, r0
 8012a82:	460b      	mov	r3, r1
 8012a84:	4650      	mov	r0, sl
 8012a86:	4659      	mov	r1, fp
 8012a88:	f7ed ff08 	bl	800089c <__aeabi_ddiv>
 8012a8c:	e9cd 0100 	strd	r0, r1, [sp]
 8012a90:	4620      	mov	r0, r4
 8012a92:	f7ed fd6f 	bl	8000574 <__aeabi_i2d>
 8012a96:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012a9a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012a9e:	4610      	mov	r0, r2
 8012aa0:	4619      	mov	r1, r3
 8012aa2:	f7ed fdd1 	bl	8000648 <__aeabi_dmul>
 8012aa6:	4602      	mov	r2, r0
 8012aa8:	460b      	mov	r3, r1
 8012aaa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012aae:	f7ed fdcb 	bl	8000648 <__aeabi_dmul>
 8012ab2:	a363      	add	r3, pc, #396	; (adr r3, 8012c40 <__ieee754_log+0x318>)
 8012ab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ab8:	4680      	mov	r8, r0
 8012aba:	4689      	mov	r9, r1
 8012abc:	f7ed fdc4 	bl	8000648 <__aeabi_dmul>
 8012ac0:	a361      	add	r3, pc, #388	; (adr r3, 8012c48 <__ieee754_log+0x320>)
 8012ac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ac6:	f7ed fc09 	bl	80002dc <__adddf3>
 8012aca:	4642      	mov	r2, r8
 8012acc:	464b      	mov	r3, r9
 8012ace:	f7ed fdbb 	bl	8000648 <__aeabi_dmul>
 8012ad2:	a35f      	add	r3, pc, #380	; (adr r3, 8012c50 <__ieee754_log+0x328>)
 8012ad4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ad8:	f7ed fc00 	bl	80002dc <__adddf3>
 8012adc:	4642      	mov	r2, r8
 8012ade:	464b      	mov	r3, r9
 8012ae0:	f7ed fdb2 	bl	8000648 <__aeabi_dmul>
 8012ae4:	a35c      	add	r3, pc, #368	; (adr r3, 8012c58 <__ieee754_log+0x330>)
 8012ae6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012aea:	f7ed fbf7 	bl	80002dc <__adddf3>
 8012aee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012af2:	f7ed fda9 	bl	8000648 <__aeabi_dmul>
 8012af6:	a35a      	add	r3, pc, #360	; (adr r3, 8012c60 <__ieee754_log+0x338>)
 8012af8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012afc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012b00:	4640      	mov	r0, r8
 8012b02:	4649      	mov	r1, r9
 8012b04:	f7ed fda0 	bl	8000648 <__aeabi_dmul>
 8012b08:	a357      	add	r3, pc, #348	; (adr r3, 8012c68 <__ieee754_log+0x340>)
 8012b0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b0e:	f7ed fbe5 	bl	80002dc <__adddf3>
 8012b12:	4642      	mov	r2, r8
 8012b14:	464b      	mov	r3, r9
 8012b16:	f7ed fd97 	bl	8000648 <__aeabi_dmul>
 8012b1a:	a355      	add	r3, pc, #340	; (adr r3, 8012c70 <__ieee754_log+0x348>)
 8012b1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b20:	f7ed fbdc 	bl	80002dc <__adddf3>
 8012b24:	4642      	mov	r2, r8
 8012b26:	464b      	mov	r3, r9
 8012b28:	f7ed fd8e 	bl	8000648 <__aeabi_dmul>
 8012b2c:	f5a5 26c2 	sub.w	r6, r5, #397312	; 0x61000
 8012b30:	4602      	mov	r2, r0
 8012b32:	460b      	mov	r3, r1
 8012b34:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 8012b38:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012b3c:	f7ed fbce 	bl	80002dc <__adddf3>
 8012b40:	f2a6 467a 	subw	r6, r6, #1146	; 0x47a
 8012b44:	3551      	adds	r5, #81	; 0x51
 8012b46:	4335      	orrs	r5, r6
 8012b48:	2d00      	cmp	r5, #0
 8012b4a:	4680      	mov	r8, r0
 8012b4c:	4689      	mov	r9, r1
 8012b4e:	dd48      	ble.n	8012be2 <__ieee754_log+0x2ba>
 8012b50:	2200      	movs	r2, #0
 8012b52:	4b4d      	ldr	r3, [pc, #308]	; (8012c88 <__ieee754_log+0x360>)
 8012b54:	4650      	mov	r0, sl
 8012b56:	4659      	mov	r1, fp
 8012b58:	f7ed fd76 	bl	8000648 <__aeabi_dmul>
 8012b5c:	4652      	mov	r2, sl
 8012b5e:	465b      	mov	r3, fp
 8012b60:	f7ed fd72 	bl	8000648 <__aeabi_dmul>
 8012b64:	4602      	mov	r2, r0
 8012b66:	460b      	mov	r3, r1
 8012b68:	4606      	mov	r6, r0
 8012b6a:	460f      	mov	r7, r1
 8012b6c:	4640      	mov	r0, r8
 8012b6e:	4649      	mov	r1, r9
 8012b70:	f7ed fbb4 	bl	80002dc <__adddf3>
 8012b74:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012b78:	f7ed fd66 	bl	8000648 <__aeabi_dmul>
 8012b7c:	4680      	mov	r8, r0
 8012b7e:	4689      	mov	r9, r1
 8012b80:	b964      	cbnz	r4, 8012b9c <__ieee754_log+0x274>
 8012b82:	4602      	mov	r2, r0
 8012b84:	460b      	mov	r3, r1
 8012b86:	4630      	mov	r0, r6
 8012b88:	4639      	mov	r1, r7
 8012b8a:	f7ed fba5 	bl	80002d8 <__aeabi_dsub>
 8012b8e:	4602      	mov	r2, r0
 8012b90:	460b      	mov	r3, r1
 8012b92:	4650      	mov	r0, sl
 8012b94:	4659      	mov	r1, fp
 8012b96:	f7ed fb9f 	bl	80002d8 <__aeabi_dsub>
 8012b9a:	e6da      	b.n	8012952 <__ieee754_log+0x2a>
 8012b9c:	a322      	add	r3, pc, #136	; (adr r3, 8012c28 <__ieee754_log+0x300>)
 8012b9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ba2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012ba6:	f7ed fd4f 	bl	8000648 <__aeabi_dmul>
 8012baa:	a321      	add	r3, pc, #132	; (adr r3, 8012c30 <__ieee754_log+0x308>)
 8012bac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012bb0:	4604      	mov	r4, r0
 8012bb2:	460d      	mov	r5, r1
 8012bb4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012bb8:	f7ed fd46 	bl	8000648 <__aeabi_dmul>
 8012bbc:	4642      	mov	r2, r8
 8012bbe:	464b      	mov	r3, r9
 8012bc0:	f7ed fb8c 	bl	80002dc <__adddf3>
 8012bc4:	4602      	mov	r2, r0
 8012bc6:	460b      	mov	r3, r1
 8012bc8:	4630      	mov	r0, r6
 8012bca:	4639      	mov	r1, r7
 8012bcc:	f7ed fb84 	bl	80002d8 <__aeabi_dsub>
 8012bd0:	4652      	mov	r2, sl
 8012bd2:	465b      	mov	r3, fp
 8012bd4:	f7ed fb80 	bl	80002d8 <__aeabi_dsub>
 8012bd8:	4602      	mov	r2, r0
 8012bda:	460b      	mov	r3, r1
 8012bdc:	4620      	mov	r0, r4
 8012bde:	4629      	mov	r1, r5
 8012be0:	e7d9      	b.n	8012b96 <__ieee754_log+0x26e>
 8012be2:	4602      	mov	r2, r0
 8012be4:	460b      	mov	r3, r1
 8012be6:	4650      	mov	r0, sl
 8012be8:	4659      	mov	r1, fp
 8012bea:	f7ed fb75 	bl	80002d8 <__aeabi_dsub>
 8012bee:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012bf2:	f7ed fd29 	bl	8000648 <__aeabi_dmul>
 8012bf6:	4606      	mov	r6, r0
 8012bf8:	460f      	mov	r7, r1
 8012bfa:	2c00      	cmp	r4, #0
 8012bfc:	f43f af25 	beq.w	8012a4a <__ieee754_log+0x122>
 8012c00:	a309      	add	r3, pc, #36	; (adr r3, 8012c28 <__ieee754_log+0x300>)
 8012c02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012c0a:	f7ed fd1d 	bl	8000648 <__aeabi_dmul>
 8012c0e:	a308      	add	r3, pc, #32	; (adr r3, 8012c30 <__ieee754_log+0x308>)
 8012c10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c14:	4604      	mov	r4, r0
 8012c16:	460d      	mov	r5, r1
 8012c18:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012c1c:	e729      	b.n	8012a72 <__ieee754_log+0x14a>
 8012c1e:	2000      	movs	r0, #0
 8012c20:	2100      	movs	r1, #0
 8012c22:	e696      	b.n	8012952 <__ieee754_log+0x2a>
 8012c24:	f3af 8000 	nop.w
 8012c28:	fee00000 	.word	0xfee00000
 8012c2c:	3fe62e42 	.word	0x3fe62e42
 8012c30:	35793c76 	.word	0x35793c76
 8012c34:	3dea39ef 	.word	0x3dea39ef
 8012c38:	55555555 	.word	0x55555555
 8012c3c:	3fd55555 	.word	0x3fd55555
 8012c40:	df3e5244 	.word	0xdf3e5244
 8012c44:	3fc2f112 	.word	0x3fc2f112
 8012c48:	96cb03de 	.word	0x96cb03de
 8012c4c:	3fc74664 	.word	0x3fc74664
 8012c50:	94229359 	.word	0x94229359
 8012c54:	3fd24924 	.word	0x3fd24924
 8012c58:	55555593 	.word	0x55555593
 8012c5c:	3fe55555 	.word	0x3fe55555
 8012c60:	d078c69f 	.word	0xd078c69f
 8012c64:	3fc39a09 	.word	0x3fc39a09
 8012c68:	1d8e78af 	.word	0x1d8e78af
 8012c6c:	3fcc71c5 	.word	0x3fcc71c5
 8012c70:	9997fa04 	.word	0x9997fa04
 8012c74:	3fd99999 	.word	0x3fd99999
 8012c78:	c3500000 	.word	0xc3500000
 8012c7c:	43500000 	.word	0x43500000
 8012c80:	7fefffff 	.word	0x7fefffff
 8012c84:	3ff00000 	.word	0x3ff00000
 8012c88:	3fe00000 	.word	0x3fe00000

08012c8c <copysign>:
 8012c8c:	ec51 0b10 	vmov	r0, r1, d0
 8012c90:	ee11 0a90 	vmov	r0, s3
 8012c94:	ee10 2a10 	vmov	r2, s0
 8012c98:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8012c9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8012ca0:	ea41 0300 	orr.w	r3, r1, r0
 8012ca4:	ec43 2b10 	vmov	d0, r2, r3
 8012ca8:	4770      	bx	lr
	...

08012cac <_init>:
 8012cac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012cae:	bf00      	nop
 8012cb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012cb2:	bc08      	pop	{r3}
 8012cb4:	469e      	mov	lr, r3
 8012cb6:	4770      	bx	lr

08012cb8 <_fini>:
 8012cb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012cba:	bf00      	nop
 8012cbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012cbe:	bc08      	pop	{r3}
 8012cc0:	469e      	mov	lr, r3
 8012cc2:	4770      	bx	lr
