Fitter report for csb
Thu Mar 31 19:01:35 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. PLL Summary
 18. PLL Usage
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Non-Global High Fan-Out Signals
 25. Routing Usage Summary
 26. LAB Logic Elements
 27. LAB-wide Signals
 28. LAB Signals Sourced
 29. LAB Signals Sourced Out
 30. LAB Distinct Inputs
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Thu Mar 31 19:01:35 2022       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; csb                                         ;
; Top-level Entity Name              ; csb                                         ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE6E22C8                                 ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 1,629 / 6,272 ( 26 % )                      ;
;     Total combinational functions  ; 1,624 / 6,272 ( 26 % )                      ;
;     Dedicated logic registers      ; 58 / 6,272 ( < 1 % )                        ;
; Total registers                    ; 58                                          ;
; Total pins                         ; 15 / 92 ( 16 % )                            ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 276,480 ( 0 % )                         ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                              ;
; Total PLLs                         ; 1 / 2 ( 50 % )                              ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE6E22C8                           ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 2.26        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  21.1%      ;
;     Processors 5-8         ;  15.8%      ;
+----------------------------+-------------+


+------------------------------------------+
; I/O Assignment Warnings                  ;
+----------+-------------------------------+
; Pin Name ; Reason                        ;
+----------+-------------------------------+
; TRIG     ; Incomplete set of assignments ;
; seg[7]   ; Incomplete set of assignments ;
; seg[6]   ; Incomplete set of assignments ;
; seg[5]   ; Incomplete set of assignments ;
; seg[4]   ; Incomplete set of assignments ;
; seg[3]   ; Incomplete set of assignments ;
; seg[2]   ; Incomplete set of assignments ;
; seg[1]   ; Incomplete set of assignments ;
; seg[0]   ; Incomplete set of assignments ;
; segcs[3] ; Incomplete set of assignments ;
; segcs[2] ; Incomplete set of assignments ;
; segcs[1] ; Incomplete set of assignments ;
; segcs[0] ; Incomplete set of assignments ;
; Echo_snl ; Incomplete set of assignments ;
; clk      ; Incomplete set of assignments ;
+----------+-------------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 1727 ) ; 0.00 % ( 0 / 1727 )        ; 0.00 % ( 0 / 1727 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 1727 ) ; 0.00 % ( 0 / 1727 )        ; 0.00 % ( 0 / 1727 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 1713 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 14 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in H:/EDAWORK/twice/TTT2/Tsignal/output_files/csb.pin.


+----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                        ;
+---------------------------------------------+------------------------+
; Resource                                    ; Usage                  ;
+---------------------------------------------+------------------------+
; Total logic elements                        ; 1,629 / 6,272 ( 26 % ) ;
;     -- Combinational with no register       ; 1571                   ;
;     -- Register only                        ; 5                      ;
;     -- Combinational with a register        ; 53                     ;
;                                             ;                        ;
; Logic element usage by number of LUT inputs ;                        ;
;     -- 4 input functions                    ; 388                    ;
;     -- 3 input functions                    ; 442                    ;
;     -- <=2 input functions                  ; 794                    ;
;     -- Register only                        ; 5                      ;
;                                             ;                        ;
; Logic elements by mode                      ;                        ;
;     -- normal mode                          ; 1110                   ;
;     -- arithmetic mode                      ; 514                    ;
;                                             ;                        ;
; Total registers*                            ; 58 / 6,684 ( < 1 % )   ;
;     -- Dedicated logic registers            ; 58 / 6,272 ( < 1 % )   ;
;     -- I/O registers                        ; 0 / 412 ( 0 % )        ;
;                                             ;                        ;
; Total LABs:  partially or completely used   ; 124 / 392 ( 32 % )     ;
; Virtual pins                                ; 0                      ;
; I/O pins                                    ; 15 / 92 ( 16 % )       ;
;     -- Clock pins                           ; 1 / 3 ( 33 % )         ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )          ;
;                                             ;                        ;
; Global signals                              ; 4                      ;
; M9Ks                                        ; 0 / 30 ( 0 % )         ;
; Total block memory bits                     ; 0 / 276,480 ( 0 % )    ;
; Total block memory implementation bits      ; 0 / 276,480 ( 0 % )    ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )         ;
; PLLs                                        ; 1 / 2 ( 50 % )         ;
; Global clocks                               ; 4 / 10 ( 40 % )        ;
; JTAGs                                       ; 0 / 1 ( 0 % )          ;
; CRC blocks                                  ; 0 / 1 ( 0 % )          ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )          ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )          ;
; Average interconnect usage (total/H/V)      ; 2% / 2% / 2%           ;
; Peak interconnect usage (total/H/V)         ; 5% / 4% / 6%           ;
; Maximum fan-out                             ; 36                     ;
; Highest non-global fan-out                  ; 36                     ;
; Total fan-out                               ; 4492                   ;
; Average fan-out                             ; 2.60                   ;
+---------------------------------------------+------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 1629 / 6272 ( 26 % ) ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register       ; 1571                 ; 0                              ;
;     -- Register only                        ; 5                    ; 0                              ;
;     -- Combinational with a register        ; 53                   ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 388                  ; 0                              ;
;     -- 3 input functions                    ; 442                  ; 0                              ;
;     -- <=2 input functions                  ; 794                  ; 0                              ;
;     -- Register only                        ; 5                    ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 1110                 ; 0                              ;
;     -- arithmetic mode                      ; 514                  ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 58                   ; 0                              ;
;     -- Dedicated logic registers            ; 58 / 6272 ( < 1 % )  ; 0 / 6272 ( 0 % )               ;
;     -- I/O registers                        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 124 / 392 ( 32 % )   ; 0 / 392 ( 0 % )                ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 15                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )       ; 0 / 30 ( 0 % )                 ;
; Total memory bits                           ; 0                    ; 0                              ;
; Total RAM block bits                        ; 0                    ; 0                              ;
; PLL                                         ; 0 / 2 ( 0 % )        ; 1 / 2 ( 50 % )                 ;
; Clock control block                         ; 1 / 12 ( 8 % )       ; 3 / 12 ( 25 % )                ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 44                   ; 1                              ;
;     -- Registered Input Connections         ; 44                   ; 0                              ;
;     -- Output Connections                   ; 1                    ; 44                             ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 4483                 ; 54                             ;
;     -- Registered Connections               ; 296                  ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 0                    ; 45                             ;
;     -- hard_block:auto_generated_inst       ; 45                   ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 2                    ; 1                              ;
;     -- Output Ports                         ; 13                   ; 3                              ;
;     -- Bidir Ports                          ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                    ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Echo_snl ; 142   ; 8        ; 3            ; 24           ; 21           ; 28                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; clk      ; 23    ; 1        ; 0            ; 11           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; TRIG     ; 141   ; 8        ; 5            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg[0]   ; 30    ; 2        ; 0            ; 8            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg[1]   ; 11    ; 1        ; 0            ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg[2]   ; 7     ; 1        ; 0            ; 21           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg[3]   ; 2     ; 1        ; 0            ; 23           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg[4]   ; 1     ; 1        ; 0            ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg[5]   ; 28    ; 2        ; 0            ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg[6]   ; 10    ; 1        ; 0            ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg[7]   ; 3     ; 1        ; 0            ; 23           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; segcs[0] ; 34    ; 2        ; 0            ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; segcs[1] ; 33    ; 2        ; 0            ; 6            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; segcs[2] ; 32    ; 2        ; 0            ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; segcs[3] ; 31    ; 2        ; 0            ; 7            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 21       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; 92       ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 101      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 11 / 11 ( 100 % ) ; 2.5V          ; --           ;
; 2        ; 6 / 8 ( 75 % )    ; 2.5V          ; --           ;
; 3        ; 0 / 11 ( 0 % )    ; 2.5V          ; --           ;
; 4        ; 0 / 14 ( 0 % )    ; 2.5V          ; --           ;
; 5        ; 0 / 13 ( 0 % )    ; 2.5V          ; --           ;
; 6        ; 1 / 10 ( 10 % )   ; 2.5V          ; --           ;
; 7        ; 0 / 13 ( 0 % )    ; 2.5V          ; --           ;
; 8        ; 2 / 12 ( 17 % )   ; 2.5V          ; --           ;
+----------+-------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; seg[4]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 2        ; 1          ; 1        ; seg[3]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 3        ; 2          ; 1        ; seg[7]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 4        ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 6          ; 1        ; seg[2]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 8        ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; seg[6]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 11       ; 14         ; 1        ; seg[1]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 12       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; clk                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 24       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 26       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; seg[5]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 29       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; seg[0]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 31       ; 36         ; 2        ; segcs[3]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 32       ; 39         ; 2        ; segcs[2]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 33       ; 40         ; 2        ; segcs[1]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 34       ; 41         ; 2        ; segcs[0]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 35       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 39       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 40       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 43       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 44       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 45       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 47       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 50       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 51       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 52       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 53       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 54       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 55       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 56       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 59       ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 60       ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 65       ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 66       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 67       ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 68       ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 69       ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 70       ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 71       ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 72       ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 73       ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 74       ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 75       ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 76       ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 77       ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 78       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 81       ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 84       ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 85       ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 86       ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 87       ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 88       ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 99       ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 100      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 101      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 104      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 105      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 106      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 107      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 111      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 112      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 113      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 114      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 115      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 116      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 120      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 121      ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 122      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 125      ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 126      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 127      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 128      ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 129      ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 130      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 133      ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 134      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 136      ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 137      ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 138      ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 139      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; TRIG                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 142      ; 201        ; 8        ; Echo_snl                                                  ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 143      ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 144      ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; EPAD     ;            ;          ; GND                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                             ;
+-------------------------------+-------------------------------------------------------------------------+
; Name                          ; altpll1:inst|altpll:altpll_component|altpll1_altpll:auto_generated|pll1 ;
+-------------------------------+-------------------------------------------------------------------------+
; SDC pin name                  ; inst|altpll_component|auto_generated|pll1                               ;
; PLL mode                      ; Normal                                                                  ;
; Compensate clock              ; clock0                                                                  ;
; Compensated input/output pins ; --                                                                      ;
; Switchover type               ; --                                                                      ;
; Input frequency 0             ; 25.0 MHz                                                                ;
; Input frequency 1             ; --                                                                      ;
; Nominal PFD frequency         ; 25.0 MHz                                                                ;
; Nominal VCO frequency         ; 500.0 MHz                                                               ;
; VCO post scale K counter      ; 2                                                                       ;
; VCO frequency control         ; Auto                                                                    ;
; VCO phase shift step          ; 250 ps                                                                  ;
; VCO multiply                  ; --                                                                      ;
; VCO divide                    ; --                                                                      ;
; Freq min lock                 ; 15.0 MHz                                                                ;
; Freq max lock                 ; 32.51 MHz                                                               ;
; M VCO Tap                     ; 0                                                                       ;
; M Initial                     ; 1                                                                       ;
; M value                       ; 20                                                                      ;
; N value                       ; 1                                                                       ;
; Charge pump current           ; setting 1                                                               ;
; Loop filter resistance        ; setting 24                                                              ;
; Loop filter capacitance       ; setting 0                                                               ;
; Bandwidth                     ; 450 kHz to 980 kHz                                                      ;
; Bandwidth type                ; Medium                                                                  ;
; Real time reconfigurable      ; Off                                                                     ;
; Scan chain MIF file           ; --                                                                      ;
; Preserve PLL counter order    ; Off                                                                     ;
; PLL location                  ; PLL_1                                                                   ;
; Inclk0 signal                 ; clk                                                                     ;
; Inclk1 signal                 ; --                                                                      ;
; Inclk0 signal type            ; Dedicated Pin                                                           ;
; Inclk1 signal type            ; --                                                                      ;
+-------------------------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------+--------------+------+-------+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+--------------------------------------------------+
; Name                                                                                           ; Output Clock ; Mult ; Div   ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low   ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                     ;
+------------------------------------------------------------------------------------------------+--------------+------+-------+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+--------------------------------------------------+
; altpll1:inst|altpll:altpll_component|altpll1_altpll:auto_generated|wire_pll1_clk[0]            ; clock0       ; 1    ; 10000 ; 0.0 MHz          ; 0 (0 ps)    ; 0.09 (250 ps)    ; 50/50      ; C1      ; 500           ; 250/250 Even ; C0            ; 1       ; 0       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; altpll1:inst|altpll:altpll_component|altpll1_altpll:auto_generated|wire_pll1_clk[1]            ; clock1       ; 1    ; 25    ; 1.0 MHz          ; 0 (0 ps)    ; 0.09 (250 ps)    ; 50/50      ; C2      ; 500           ; 250/250 Even ; --            ; 1       ; 0       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; altpll1:inst|altpll:altpll_component|altpll1_altpll:auto_generated|wire_pll1_clk[2]            ; clock2       ; 1    ; 10000 ; 0.0 MHz          ; 0 (0 ps)    ; 0.09 (250 ps)    ; 50/50      ; C4      ; 500           ; 250/250 Even ; C3            ; 1       ; 0       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
; altpll1:inst|altpll:altpll_component|altpll1_altpll:auto_generated|wire_pll1_clk[2]~cascade_in ; --           ; --   ; --    ; --               ; --          ; --               ; --         ; C3      ; 400           ; 200/200 Even ; --            ; 1       ; 0       ;                                                  ;
; altpll1:inst|altpll:altpll_component|altpll1_altpll:auto_generated|wire_pll1_clk[0]~cascade_in ; --           ; --   ; --    ; --               ; --          ; --               ; --         ; C0      ; 400           ; 200/200 Even ; --            ; 1       ; 0       ;                                                  ;
+------------------------------------------------------------------------------------------------+--------------+------+-------+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                        ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                          ; Library Name ;
+---------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |csb                                              ; 1629 (1)    ; 58 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 15   ; 0            ; 1571 (1)     ; 5 (0)             ; 53 (0)           ; |csb                                                                                                                                         ; work         ;
;    |Echo:inst3|                                   ; 28 (28)     ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 23 (23)          ; |csb|Echo:inst3                                                                                                                              ; work         ;
;    |altpll1:inst|                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |csb|altpll1:inst                                                                                                                            ; work         ;
;       |altpll:altpll_component|                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |csb|altpll1:inst|altpll:altpll_component                                                                                                    ; work         ;
;          |altpll1_altpll:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |csb|altpll1:inst|altpll:altpll_component|altpll1_altpll:auto_generated                                                                      ; work         ;
;    |lpm_counter0:inst2|                           ; 33 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 24 (0)           ; |csb|lpm_counter0:inst2                                                                                                                      ; work         ;
;       |lpm_counter:LPM_COUNTER_component|         ; 33 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 24 (0)           ; |csb|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component                                                                                    ; work         ;
;          |cntr_coj:auto_generated|                ; 33 (26)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (2)        ; 0 (0)             ; 24 (24)          ; |csb|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated                                                            ; work         ;
;             |cmpr_cic:cmpr1|                      ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |csb|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|cmpr_cic:cmpr1                                             ; work         ;
;    |shumaguan4:inst1|                             ; 1576 (34)   ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1561 (28)    ; 0 (0)             ; 15 (6)           ; |csb|shumaguan4:inst1                                                                                                                        ; work         ;
;       |lpm_divide:Div0|                           ; 372 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 372 (0)      ; 0 (0)             ; 0 (0)            ; |csb|shumaguan4:inst1|lpm_divide:Div0                                                                                                        ; work         ;
;          |lpm_divide_5jm:auto_generated|          ; 372 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 372 (0)      ; 0 (0)             ; 0 (0)            ; |csb|shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated                                                                          ; work         ;
;             |sign_div_unsign_tlh:divider|         ; 372 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 372 (0)      ; 0 (0)             ; 0 (0)            ; |csb|shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider                                              ; work         ;
;                |alt_u_div_c7f:divider|            ; 372 (372)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 372 (372)    ; 0 (0)             ; 0 (0)            ; |csb|shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider                        ; work         ;
;       |lpm_divide:Div1|                           ; 127 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 127 (0)      ; 0 (0)             ; 0 (0)            ; |csb|shumaguan4:inst1|lpm_divide:Div1                                                                                                        ; work         ;
;          |lpm_divide_dkm:auto_generated|          ; 127 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 127 (0)      ; 0 (0)             ; 0 (0)            ; |csb|shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated                                                                          ; work         ;
;             |sign_div_unsign_5nh:divider|         ; 127 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 127 (0)      ; 0 (0)             ; 0 (0)            ; |csb|shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider                                              ; work         ;
;                |alt_u_div_u9f:divider|            ; 127 (127)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 127 (127)    ; 0 (0)             ; 0 (0)            ; |csb|shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider                        ; work         ;
;       |lpm_divide:Div2|                           ; 164 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 164 (0)      ; 0 (0)             ; 0 (0)            ; |csb|shumaguan4:inst1|lpm_divide:Div2                                                                                                        ; work         ;
;          |lpm_divide_3jm:auto_generated|          ; 164 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 164 (0)      ; 0 (0)             ; 0 (0)            ; |csb|shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated                                                                          ; work         ;
;             |sign_div_unsign_rlh:divider|         ; 164 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 164 (0)      ; 0 (0)             ; 0 (0)            ; |csb|shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider                                              ; work         ;
;                |alt_u_div_a7f:divider|            ; 164 (164)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 164 (164)    ; 0 (0)             ; 0 (0)            ; |csb|shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider                        ; work         ;
;       |lpm_divide:Div3|                           ; 144 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 144 (0)      ; 0 (0)             ; 0 (0)            ; |csb|shumaguan4:inst1|lpm_divide:Div3                                                                                                        ; work         ;
;          |lpm_divide_1jm:auto_generated|          ; 144 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 144 (0)      ; 0 (0)             ; 0 (0)            ; |csb|shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated                                                                          ; work         ;
;             |sign_div_unsign_plh:divider|         ; 144 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 144 (0)      ; 0 (0)             ; 0 (0)            ; |csb|shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider                                              ; work         ;
;                |alt_u_div_57f:divider|            ; 144 (144)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 144 (144)    ; 0 (0)             ; 0 (0)            ; |csb|shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider                        ; work         ;
;       |lpm_divide:Mod0|                           ; 148 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 148 (0)      ; 0 (0)             ; 0 (0)            ; |csb|shumaguan4:inst1|lpm_divide:Mod0                                                                                                        ; work         ;
;          |lpm_divide_kcm:auto_generated|          ; 148 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 148 (0)      ; 0 (0)             ; 0 (0)            ; |csb|shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated                                                                          ; work         ;
;             |sign_div_unsign_9nh:divider|         ; 148 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 148 (0)      ; 0 (0)             ; 0 (0)            ; |csb|shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider                                              ; work         ;
;                |alt_u_div_6af:divider|            ; 148 (148)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 148 (148)    ; 0 (0)             ; 0 (0)            ; |csb|shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider                        ; work         ;
;       |lpm_divide:Mod1|                           ; 231 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 231 (0)      ; 0 (0)             ; 0 (0)            ; |csb|shumaguan4:inst1|lpm_divide:Mod1                                                                                                        ; work         ;
;          |lpm_divide_kcm:auto_generated|          ; 231 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 231 (0)      ; 0 (0)             ; 0 (0)            ; |csb|shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated                                                                          ; work         ;
;             |sign_div_unsign_9nh:divider|         ; 231 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 231 (0)      ; 0 (0)             ; 0 (0)            ; |csb|shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider                                              ; work         ;
;                |alt_u_div_6af:divider|            ; 231 (231)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 231 (231)    ; 0 (0)             ; 0 (0)            ; |csb|shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider                        ; work         ;
;       |lpm_divide:Mod2|                           ; 282 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 282 (0)      ; 0 (0)             ; 0 (0)            ; |csb|shumaguan4:inst1|lpm_divide:Mod2                                                                                                        ; work         ;
;          |lpm_divide_kcm:auto_generated|          ; 282 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 282 (0)      ; 0 (0)             ; 0 (0)            ; |csb|shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated                                                                          ; work         ;
;             |sign_div_unsign_9nh:divider|         ; 282 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 282 (0)      ; 0 (0)             ; 0 (0)            ; |csb|shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider                                              ; work         ;
;                |alt_u_div_6af:divider|            ; 282 (282)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 282 (282)    ; 0 (0)             ; 0 (0)            ; |csb|shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider                        ; work         ;
;       |lpm_mult:Mult0|                            ; 74 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 65 (0)       ; 0 (0)             ; 9 (0)            ; |csb|shumaguan4:inst1|lpm_mult:Mult0                                                                                                         ; work         ;
;          |multcore:mult_core|                     ; 74 (35)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 65 (31)      ; 0 (0)             ; 9 (4)            ; |csb|shumaguan4:inst1|lpm_mult:Mult0|multcore:mult_core                                                                                      ; work         ;
;             |mpar_add:padder|                     ; 39 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (0)       ; 0 (0)             ; 5 (0)            ; |csb|shumaguan4:inst1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; work         ;
;                |lpm_add_sub:adder[0]|             ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 0 (0)            ; |csb|shumaguan4:inst1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; work         ;
;                   |add_sub_mgh:auto_generated|    ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 0 (0)            ; |csb|shumaguan4:inst1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_mgh:auto_generated                      ; work         ;
;                |lpm_add_sub:adder[1]|             ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 5 (0)            ; |csb|shumaguan4:inst1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                 ; work         ;
;                   |add_sub_mgh:auto_generated|    ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 5 (5)            ; |csb|shumaguan4:inst1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_mgh:auto_generated                      ; work         ;
;                |mpar_add:sub_par_add|             ; 15 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 0 (0)            ; |csb|shumaguan4:inst1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 15 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 0 (0)            ; |csb|shumaguan4:inst1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; work         ;
;                      |add_sub_qgh:auto_generated| ; 15 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 0 (0)            ; |csb|shumaguan4:inst1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_qgh:auto_generated ; work         ;
+---------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                      ;
+----------+----------+---------------+---------------+-----------------------+-----+------+
; Name     ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------+----------+---------------+---------------+-----------------------+-----+------+
; TRIG     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[7]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; segcs[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; segcs[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; segcs[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; segcs[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Echo_snl ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; clk      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
+----------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; Echo_snl            ;                   ;         ;
; clk                 ;                   ;         ;
+---------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------+------------------+---------+---------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                     ; Location         ; Fan-Out ; Usage               ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------+------------------+---------+---------------------+--------+----------------------+------------------+---------------------------+
; Echo_snl                                                                                 ; PIN_142          ; 28      ; Async. clear, Clock ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; altpll1:inst|altpll:altpll_component|altpll1_altpll:auto_generated|wire_pll1_clk[0]      ; PLL_1            ; 24      ; Clock               ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; altpll1:inst|altpll:altpll_component|altpll1_altpll:auto_generated|wire_pll1_clk[1]      ; PLL_1            ; 14      ; Clock               ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; altpll1:inst|altpll:altpll_component|altpll1_altpll:auto_generated|wire_pll1_clk[2]      ; PLL_1            ; 6       ; Clock               ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; clk                                                                                      ; PIN_23           ; 1       ; Clock               ; no     ; --                   ; --               ; --                        ;
; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|cout_actual ; LCCOMB_X6_Y23_N2 ; 25      ; Sync. load          ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------+------------------+---------+---------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Echo_snl                                                                            ; PIN_142  ; 28      ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; altpll1:inst|altpll:altpll_component|altpll1_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1    ; 24      ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; altpll1:inst|altpll:altpll_component|altpll1_altpll:auto_generated|wire_pll1_clk[1] ; PLL_1    ; 14      ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; altpll1:inst|altpll:altpll_component|altpll1_altpll:auto_generated|wire_pll1_clk[2] ; PLL_1    ; 6       ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
+-------------------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                            ; Fan-Out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_11_result_int[12]~22   ; 36      ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_11_result_int[12]~22   ; 36      ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_11_result_int[12]~22   ; 36      ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_11_result_int[9]~12    ; 36      ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_15_result_int[9]~12    ; 35      ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_13_result_int[9]~12    ; 35      ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_19_result_int[9]~12    ; 34      ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_18_result_int[9]~12    ; 34      ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_17_result_int[9]~12    ; 34      ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_16_result_int[9]~12    ; 34      ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_14_result_int[9]~12    ; 34      ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_12_result_int[9]~12    ; 34      ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_10_result_int[9]~12    ; 34      ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_10_result_int[11]~20   ; 33      ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_10_result_int[11]~20   ; 33      ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_10_result_int[11]~20   ; 32      ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_9_result_int[9]~12     ; 31      ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_10_result_int[11]~16   ; 30      ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_9_result_int[10]~18    ; 30      ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_9_result_int[10]~18    ; 30      ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_9_result_int[10]~14    ; 29      ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_20_result_int[9]~12    ; 29      ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_11_result_int[11]~16   ; 27      ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_8_result_int[9]~16     ; 27      ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_12_result_int[13]~24   ; 27      ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_8_result_int[9]~16     ; 27      ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_12_result_int[13]~24   ; 26      ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_12_result_int[13]~24   ; 26      ;
; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|cout_actual                                                        ; 25      ;
; ~GND                                                                                                                                            ; 24      ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_7_result_int[8]~14     ; 24      ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_7_result_int[8]~14     ; 24      ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_11_result_int[8]~12    ; 23      ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_10_result_int[8]~12    ; 23      ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_9_result_int[8]~12     ; 23      ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_8_result_int[8]~12     ; 23      ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_7_result_int[8]~12     ; 23      ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_6_result_int[7]~10     ; 23      ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_12~16                       ; 22      ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_8_result_int[9]~12     ; 22      ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_6_result_int[7]~12     ; 21      ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_7_result_int[8]~10     ; 20      ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_5_result_int[6]~10     ; 18      ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_6_result_int[7]~12     ; 18      ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_12_result_int[11]~16   ; 17      ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_21_result_int[9]~12    ; 16      ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_4_result_int[5]~8      ; 15      ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_12_result_int[8]~12    ; 14      ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|add_sub_11_result_int[5]~8     ; 14      ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|add_sub_10_result_int[5]~8     ; 14      ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|add_sub_9_result_int[5]~8      ; 14      ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|add_sub_8_result_int[5]~8      ; 14      ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|add_sub_7_result_int[5]~8      ; 14      ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|add_sub_6_result_int[5]~8      ; 14      ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|add_sub_5_result_int[5]~8      ; 14      ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|add_sub_4_result_int[5]~8      ; 14      ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|add_sub_3_result_int[4]~6      ; 14      ;
; Echo:inst3|QQ[4]                                                                                                                                ; 12      ;
; Echo:inst3|QQ[8]                                                                                                                                ; 12      ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_3_result_int[4]~6      ; 12      ;
; Echo:inst3|QQ[5]                                                                                                                                ; 11      ;
; Echo:inst3|QQ[6]                                                                                                                                ; 11      ;
; Echo:inst3|QQ[9]                                                                                                                                ; 11      ;
; Echo:inst3|QQ[10]                                                                                                                               ; 11      ;
; Echo:inst3|QQ[0]                                                                                                                                ; 10      ;
; Echo:inst3|QQ[1]                                                                                                                                ; 10      ;
; Echo:inst3|QQ[2]                                                                                                                                ; 10      ;
; Echo:inst3|QQ[3]                                                                                                                                ; 10      ;
; Echo:inst3|QQ[7]                                                                                                                                ; 10      ;
; Echo:inst3|QQ[11]                                                                                                                               ; 10      ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|add_sub_12_result_int[5]~8     ; 10      ;
; shumaguan4:inst1|num[2]~12                                                                                                                      ; 7       ;
; shumaguan4:inst1|num[1]~6                                                                                                                       ; 7       ;
; shumaguan4:inst1|num[0]~4                                                                                                                       ; 7       ;
; shumaguan4:inst1|seg[6]~5                                                                                                                       ; 7       ;
; Echo:inst3|QQ[12]                                                                                                                               ; 7       ;
; shumaguan4:inst1|flag[0]                                                                                                                        ; 6       ;
; shumaguan4:inst1|segcs_SIFNAL[1]                                                                                                                ; 6       ;
; shumaguan4:inst1|segcs_SIFNAL[0]                                                                                                                ; 6       ;
; shumaguan4:inst1|segcs_SIFNAL[2]                                                                                                                ; 6       ;
; shumaguan4:inst1|segcs_SIFNAL[3]                                                                                                                ; 6       ;
; shumaguan4:inst1|flag[1]                                                                                                                        ; 5       ;
; shumaguan4:inst1|num[2]~1                                                                                                                       ; 5       ;
; Echo:inst3|QQ[13]                                                                                                                               ; 5       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_13_result_int[14]~26   ; 5       ;
; shumaguan4:inst1|lpm_mult:Mult0|multcore:mult_core|romout[0][3]                                                                                 ; 4       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_13_result_int[14]~26   ; 4       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_13_result_int[14]~26   ; 4       ;
; shumaguan4:inst1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_qgh:auto_generated|op_1~18 ; 4       ;
; shumaguan4:inst1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_qgh:auto_generated|op_1~16 ; 4       ;
; shumaguan4:inst1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_qgh:auto_generated|op_1~14 ; 4       ;
; shumaguan4:inst1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_qgh:auto_generated|op_1~12 ; 4       ;
; shumaguan4:inst1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_qgh:auto_generated|op_1~10 ; 4       ;
; shumaguan4:inst1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_qgh:auto_generated|op_1~8  ; 4       ;
; shumaguan4:inst1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_qgh:auto_generated|op_1~6  ; 4       ;
; shumaguan4:inst1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_qgh:auto_generated|op_1~4  ; 4       ;
; shumaguan4:inst1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_qgh:auto_generated|op_1~2  ; 4       ;
; shumaguan4:inst1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_qgh:auto_generated|op_1~0  ; 4       ;
; shumaguan4:inst1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_mgh:auto_generated|op_1~6                       ; 4       ;
; shumaguan4:inst1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_mgh:auto_generated|op_1~4                       ; 4       ;
; shumaguan4:inst1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_mgh:auto_generated|op_1~2                       ; 4       ;
; shumaguan4:inst1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_mgh:auto_generated|op_1~0                       ; 4       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[155]~305              ; 3       ;
; Echo:inst3|BB[0]                                                                                                                                ; 3       ;
; shumaguan4:inst1|num[1]~2                                                                                                                       ; 3       ;
; shumaguan4:inst1|num[2]~0                                                                                                                       ; 3       ;
; shumaguan4:inst1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_qgh:auto_generated|op_1~26 ; 3       ;
; shumaguan4:inst1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_qgh:auto_generated|op_1~24 ; 3       ;
; shumaguan4:inst1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_qgh:auto_generated|op_1~22 ; 3       ;
; shumaguan4:inst1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_qgh:auto_generated|op_1~20 ; 3       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[113]~157              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[115]~156              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[116]~155              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[117]~154              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[118]~153              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[89]~218               ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[169]~179              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[81]~217               ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[155]~178              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[73]~216               ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[141]~177              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[142]~176              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[143]~175              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[144]~174              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[65]~215               ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[58]~214               ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[60]~213               ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[61]~212               ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[182]~510              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[169]~379              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[155]~378              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[141]~377              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[127]~376              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[113]~375              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[99]~374               ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[85]~373               ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[71]~372               ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[57]~371               ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[59]~370               ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[60]~369               ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[173]~509              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|StageOut[56]~190               ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[169]~306              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[164]~508              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|StageOut[51]~189               ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[155]~507              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|StageOut[46]~188               ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[141]~304              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[146]~506              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|StageOut[41]~187               ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[127]~303              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[137]~505              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|StageOut[36]~186               ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[113]~302              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[128]~504              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|StageOut[31]~185               ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[99]~301               ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[100]~300              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[101]~299              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[102]~298              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[119]~503              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|StageOut[26]~184               ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[110]~502              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|StageOut[21]~183               ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[101]~501              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[92]~500               ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[83]~499               ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[84]~498               ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[85]~497               ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[76]~496               ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[77]~495               ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[78]~494               ; 2       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[122]~150              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[111]~142              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[124]~141              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[125]~140              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[126]~139              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[127]~138              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[128]~137              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[129]~136              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[112]~134              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[90]~205               ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[91]~204               ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[92]~203               ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[93]~202               ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[170]~173              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[82]~200               ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[83]~199               ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[84]~198               ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[85]~197               ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[156]~162              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[157]~161              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[158]~160              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[159]~159              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[160]~158              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[161]~157              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[162]~156              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[163]~155              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[164]~154              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[74]~195               ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[75]~194               ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[76]~193               ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[77]~192               ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[145]~153              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[146]~152              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[147]~151              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[148]~150              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[66]~190               ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[67]~189               ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[68]~188               ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[69]~187               ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[57]~185               ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[183]~487              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[184]~486              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[185]~485              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[186]~484              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[170]~358              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[156]~357              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[157]~356              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[158]~355              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[159]~354              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[160]~353              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[161]~352              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[162]~351              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[163]~350              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[164]~349              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[165]~348              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[142]~347              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[143]~346              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[144]~345              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[145]~344              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[146]~343              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[147]~342              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[148]~341              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[149]~340              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[150]~339              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[128]~338              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[129]~337              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[130]~336              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[131]~335              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[132]~334              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[133]~333              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[134]~332              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[135]~331              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[114]~330              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[115]~329              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[116]~328              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[117]~327              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[118]~326              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[119]~325              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[120]~324              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[100]~323              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[101]~322              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[102]~321              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[103]~320              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[104]~319              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[105]~318              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[86]~317               ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[87]~316               ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[88]~315               ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[89]~314               ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[90]~313               ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[72]~312               ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[73]~311               ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[74]~310               ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[75]~309               ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[174]~482              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[175]~481              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[176]~480              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[177]~479              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|StageOut[57]~179               ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[156]~286              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[157]~285              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[158]~284              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[159]~283              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[160]~282              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[161]~281              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[162]~280              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[163]~279              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[164]~278              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[165]~277              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[165]~477              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[166]~476              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[167]~475              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[168]~474              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|StageOut[52]~177               ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[156]~472              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[157]~471              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[158]~470              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[159]~469              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|StageOut[47]~175               ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[142]~276              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[143]~275              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[144]~274              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[145]~273              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[146]~272              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[147]~271              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[148]~270              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[149]~269              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[150]~268              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[147]~467              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[148]~466              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[149]~465              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[150]~464              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|StageOut[42]~173               ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[128]~267              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[129]~266              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[130]~265              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[131]~264              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[132]~263              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[133]~262              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[134]~261              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[135]~260              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[138]~462              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[139]~461              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[140]~460              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[141]~459              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|StageOut[37]~171               ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[114]~259              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[115]~258              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[116]~257              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[117]~256              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[118]~255              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[119]~254              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[120]~253              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[129]~457              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[130]~456              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[131]~455              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[132]~454              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|StageOut[32]~169               ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[103]~252              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[104]~251              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[105]~250              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[120]~452              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[121]~451              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[122]~450              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[123]~449              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|StageOut[27]~167               ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[111]~447              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[112]~446              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[113]~445              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[114]~444              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[102]~442              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[103]~441              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[104]~440              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[105]~439              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[93]~437               ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[94]~436               ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[95]~435               ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[96]~434               ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[86]~432               ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[87]~431               ; 2       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[123]~120              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[114]~105              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[168]~147              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[168]~146              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[169]~145              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[170]~144              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[165]~120              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[149]~108              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[59]~139               ; 2       ;
; shumaguan4:inst1|Equal3~0                                                                                                                       ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[168]~296              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[168]~295              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[169]~294              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[170]~293              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[58]~218               ; 2       ;
; shumaguan4:inst1|Equal5~0                                                                                                                       ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[168]~237              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[168]~236              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[169]~235              ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[155]~221              ; 2       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|StageOut[22]~121               ; 2       ;
; shumaguan4:inst1|lpm_mult:Mult0|multcore:mult_core|_~1                                                                                          ; 2       ;
; shumaguan4:inst1|lpm_mult:Mult0|multcore:mult_core|_~0                                                                                          ; 2       ;
; Echo:inst3|BB[1]                                                                                                                                ; 2       ;
; Echo:inst3|BB[2]                                                                                                                                ; 2       ;
; Echo:inst3|BB[3]                                                                                                                                ; 2       ;
; Echo:inst3|BB[5]                                                                                                                                ; 2       ;
; Echo:inst3|BB[4]                                                                                                                                ; 2       ;
; Echo:inst3|BB[7]                                                                                                                                ; 2       ;
; Echo:inst3|BB[6]                                                                                                                                ; 2       ;
; Echo:inst3|BB[9]                                                                                                                                ; 2       ;
; Echo:inst3|BB[8]                                                                                                                                ; 2       ;
; Echo:inst3|BB[11]                                                                                                                               ; 2       ;
; Echo:inst3|BB[10]                                                                                                                               ; 2       ;
; Echo:inst3|BB[12]                                                                                                                               ; 2       ;
; Echo:inst3|BB[13]                                                                                                                               ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_22_result_int[9]~12    ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_20_result_int[1]~16    ; 2       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_11_result_int[1]~20    ; 2       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_10_result_int[0]~22    ; 2       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_11_result_int[2]~18    ; 2       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_10_result_int[1]~20    ; 2       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_9_result_int[0]~20     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_11_result_int[8]~10    ; 2       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_11_result_int[7]~8     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_11_result_int[6]~6     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_11_result_int[5]~4     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_11_result_int[4]~2     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_11_result_int[3]~0     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_10_result_int[2]~18    ; 2       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_9_result_int[1]~18     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|add_sub_13_result_int[5]~8     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_13_result_int[8]~12    ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_11_result_int[0]~16    ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_11_result_int[1]~14    ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_10_result_int[0]~16    ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_11_result_int[0]~24    ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_11_result_int[5]~6     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_11_result_int[4]~4     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_11_result_int[3]~2     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_11_result_int[2]~0     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_10_result_int[1]~14    ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_9_result_int[0]~16     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_11_result_int[11]~20   ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_11_result_int[10]~18   ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_11_result_int[9]~16    ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_11_result_int[8]~14    ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_11_result_int[7]~12    ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_11_result_int[6]~10    ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_11_result_int[5]~8     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_11_result_int[4]~6     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_11_result_int[3]~4     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_11_result_int[2]~2     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_11_result_int[1]~0     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_10_result_int[0]~22    ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_10_result_int[5]~6     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_10_result_int[4]~4     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_10_result_int[3]~2     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_10_result_int[2]~0     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_9_result_int[1]~14     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_8_result_int[0]~16     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_10_result_int[10]~18   ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_10_result_int[9]~16    ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_10_result_int[8]~14    ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_10_result_int[7]~12    ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_10_result_int[6]~10    ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_10_result_int[5]~8     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_10_result_int[4]~6     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_10_result_int[3]~4     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_10_result_int[2]~2     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_10_result_int[1]~0     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_12~18                       ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_9_result_int[5]~6      ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_9_result_int[4]~4      ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_9_result_int[3]~2      ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_9_result_int[2]~0      ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_8_result_int[1]~14     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_7_result_int[0]~16     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_12~14                       ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_12~12                       ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_12~10                       ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_12~8                        ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_12~6                        ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_12~4                        ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_12~2                        ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_12~0                        ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_8_result_int[5]~6      ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_8_result_int[4]~4      ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_8_result_int[3]~2      ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_8_result_int[2]~0      ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_7_result_int[1]~14     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_6_result_int[0]~14     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_7_result_int[5]~6      ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_7_result_int[4]~4      ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_7_result_int[3]~2      ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_7_result_int[2]~0      ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_6_result_int[1]~12     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_6_result_int[5]~6      ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_6_result_int[4]~4      ; 2       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_6_result_int[3]~2      ; 2       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_10_result_int[8]~10    ; 2       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_10_result_int[7]~8     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_10_result_int[6]~6     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_10_result_int[5]~4     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_10_result_int[4]~2     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_10_result_int[3]~0     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_9_result_int[2]~16     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_9_result_int[8]~10     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_9_result_int[7]~8      ; 2       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_9_result_int[6]~6      ; 2       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_9_result_int[5]~4      ; 2       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_9_result_int[4]~2      ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_20_result_int[2]~14    ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_19_result_int[1]~16    ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_11_result_int[0]~24    ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_11_result_int[11]~20   ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_11_result_int[10]~18   ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_11_result_int[9]~16    ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_11_result_int[8]~14    ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_11_result_int[7]~12    ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_11_result_int[6]~10    ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_11_result_int[5]~8     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_11_result_int[4]~6     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_11_result_int[3]~4     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_11_result_int[2]~2     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_11_result_int[1]~0     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_10_result_int[0]~22    ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_10_result_int[10]~18   ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_10_result_int[9]~16    ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_10_result_int[8]~14    ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_10_result_int[7]~12    ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_10_result_int[6]~10    ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_10_result_int[5]~8     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_10_result_int[4]~6     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_10_result_int[3]~4     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_10_result_int[2]~2     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_10_result_int[1]~0     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_9_result_int[0]~20     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_9_result_int[9]~16     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_9_result_int[8]~14     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_9_result_int[7]~12     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_9_result_int[6]~10     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_9_result_int[5]~8      ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_9_result_int[4]~6      ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_9_result_int[3]~4      ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_9_result_int[2]~2      ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_9_result_int[1]~0      ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_8_result_int[0]~18     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_8_result_int[8]~14     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_8_result_int[7]~12     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_8_result_int[6]~10     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_8_result_int[5]~8      ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_8_result_int[4]~6      ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_8_result_int[3]~4      ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_8_result_int[2]~2      ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_8_result_int[1]~0      ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_7_result_int[0]~16     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_7_result_int[7]~12     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_7_result_int[6]~10     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_7_result_int[5]~8      ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_7_result_int[4]~6      ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_7_result_int[3]~4      ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_7_result_int[2]~2      ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_7_result_int[1]~0      ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_6_result_int[0]~14     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_6_result_int[6]~10     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_6_result_int[5]~8      ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_6_result_int[4]~6      ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_6_result_int[3]~4      ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_6_result_int[2]~2      ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_6_result_int[1]~0      ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_5_result_int[0]~12     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_5_result_int[5]~8      ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_5_result_int[4]~6      ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_5_result_int[3]~4      ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_5_result_int[2]~2      ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_5_result_int[1]~0      ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_4_result_int[0]~10     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_4_result_int[4]~6      ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_4_result_int[3]~4      ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_4_result_int[2]~2      ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_4_result_int[1]~0      ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_3_result_int[0]~8      ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_3_result_int[3]~4      ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_3_result_int[2]~2      ; 2       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|add_sub_11_result_int[0]~10    ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_20_result_int[6]~6     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_20_result_int[5]~4     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_20_result_int[4]~2     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_20_result_int[3]~0     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_19_result_int[2]~14    ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_18_result_int[1]~16    ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_12_result_int[2]~2     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_11_result_int[0]~24    ; 2       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|add_sub_11_result_int[2]~2     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|add_sub_11_result_int[1]~0     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|add_sub_10_result_int[0]~10    ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_19_result_int[6]~6     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_19_result_int[5]~4     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_19_result_int[4]~2     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_19_result_int[3]~0     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_18_result_int[2]~14    ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_17_result_int[1]~16    ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_11_result_int[11]~20   ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_11_result_int[10]~18   ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_11_result_int[9]~16    ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_11_result_int[8]~14    ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_11_result_int[7]~12    ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_11_result_int[6]~10    ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_11_result_int[5]~8     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_11_result_int[4]~6     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_11_result_int[3]~4     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_11_result_int[2]~2     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_11_result_int[1]~0     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_10_result_int[0]~22    ; 2       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|add_sub_10_result_int[2]~2     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|add_sub_10_result_int[1]~0     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|add_sub_9_result_int[0]~10     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_18_result_int[6]~6     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_18_result_int[5]~4     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_18_result_int[4]~2     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_18_result_int[3]~0     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_17_result_int[2]~14    ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_16_result_int[1]~16    ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_10_result_int[10]~18   ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_10_result_int[9]~16    ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_10_result_int[8]~14    ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_10_result_int[7]~12    ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_10_result_int[6]~10    ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_10_result_int[5]~8     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_10_result_int[4]~6     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_10_result_int[3]~4     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_10_result_int[2]~2     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_10_result_int[1]~0     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_9_result_int[0]~20     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|add_sub_9_result_int[2]~2      ; 2       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|add_sub_9_result_int[1]~0      ; 2       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|add_sub_8_result_int[0]~10     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_17_result_int[6]~6     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_17_result_int[5]~4     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_17_result_int[4]~2     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_17_result_int[3]~0     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_16_result_int[2]~14    ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_15_result_int[1]~16    ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_9_result_int[9]~16     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_9_result_int[8]~14     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_9_result_int[7]~12     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_9_result_int[6]~10     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_9_result_int[5]~8      ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_9_result_int[4]~6      ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_9_result_int[3]~4      ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_9_result_int[2]~2      ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_9_result_int[1]~0      ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_8_result_int[0]~18     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|add_sub_8_result_int[2]~2      ; 2       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|add_sub_8_result_int[1]~0      ; 2       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|add_sub_7_result_int[0]~10     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_16_result_int[6]~6     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_16_result_int[5]~4     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_16_result_int[4]~2     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_16_result_int[3]~0     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_15_result_int[2]~14    ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_14_result_int[1]~16    ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_8_result_int[8]~14     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_8_result_int[7]~12     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_8_result_int[6]~10     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_8_result_int[5]~8      ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_8_result_int[4]~6      ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_8_result_int[3]~4      ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_8_result_int[2]~2      ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_8_result_int[1]~0      ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_7_result_int[0]~16     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|add_sub_7_result_int[2]~2      ; 2       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|add_sub_7_result_int[1]~0      ; 2       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|add_sub_6_result_int[0]~10     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_15_result_int[6]~6     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_15_result_int[5]~4     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_15_result_int[4]~2     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_15_result_int[3]~0     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_14_result_int[2]~14    ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_13_result_int[1]~16    ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_7_result_int[7]~12     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_7_result_int[6]~10     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_7_result_int[5]~8      ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_7_result_int[4]~6      ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_7_result_int[3]~4      ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_7_result_int[2]~2      ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_7_result_int[1]~0      ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_6_result_int[0]~14     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|add_sub_6_result_int[2]~2      ; 2       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|add_sub_6_result_int[1]~0      ; 2       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|add_sub_5_result_int[0]~10     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_14_result_int[6]~6     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_14_result_int[5]~4     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_14_result_int[4]~2     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_14_result_int[3]~0     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_13_result_int[2]~14    ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_12_result_int[1]~16    ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_6_result_int[6]~10     ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_6_result_int[5]~8      ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_6_result_int[4]~6      ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_6_result_int[3]~4      ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_6_result_int[2]~2      ; 2       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_6_result_int[1]~0      ; 2       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|add_sub_5_result_int[2]~2      ; 2       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|add_sub_5_result_int[1]~0      ; 2       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|add_sub_4_result_int[0]~10     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_13_result_int[6]~6     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_13_result_int[5]~4     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_13_result_int[4]~2     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_13_result_int[3]~0     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_12_result_int[2]~14    ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_11_result_int[1]~16    ; 2       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|add_sub_4_result_int[2]~2      ; 2       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|add_sub_4_result_int[1]~0      ; 2       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|add_sub_3_result_int[0]~8      ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_12_result_int[6]~6     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_12_result_int[5]~4     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_12_result_int[4]~2     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_12_result_int[3]~0     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_11_result_int[2]~14    ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_10_result_int[1]~16    ; 2       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|add_sub_3_result_int[2]~2      ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_11_result_int[6]~6     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_11_result_int[5]~4     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_11_result_int[4]~2     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_11_result_int[3]~0     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_10_result_int[2]~14    ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_9_result_int[1]~16     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_10_result_int[6]~6     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_10_result_int[5]~4     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_10_result_int[4]~2     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_10_result_int[3]~0     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_9_result_int[2]~14     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_8_result_int[1]~16     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_9_result_int[6]~6      ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_9_result_int[5]~4      ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_9_result_int[4]~2      ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_9_result_int[3]~0      ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_8_result_int[2]~14     ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_8_result_int[6]~6      ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_8_result_int[5]~4      ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_8_result_int[4]~2      ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_8_result_int[3]~0      ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_7_result_int[6]~6      ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_7_result_int[5]~4      ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_7_result_int[4]~2      ; 2       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|add_sub_7_result_int[3]~0      ; 2       ;
; shumaguan4:inst1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_qgh:auto_generated|op_1~28 ; 2       ;
; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0]                                                 ; 2       ;
; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1]                                                 ; 2       ;
; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]                                                 ; 2       ;
; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]                                                 ; 2       ;
; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]                                                 ; 2       ;
; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5]                                                 ; 2       ;
; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]                                                 ; 2       ;
; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]                                                 ; 2       ;
; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]                                                 ; 2       ;
; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]                                                 ; 2       ;
; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10]                                                ; 2       ;
; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11]                                                ; 2       ;
; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12]                                                ; 2       ;
; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13]                                                ; 2       ;
; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14]                                                ; 2       ;
; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15]                                                ; 2       ;
; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16]                                                ; 2       ;
; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17]                                                ; 2       ;
; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18]                                                ; 2       ;
; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19]                                                ; 2       ;
; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20]                                                ; 2       ;
; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21]                                                ; 2       ;
; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22]                                                ; 2       ;
; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23]                                                ; 2       ;
; clk~input                                                                                                                                       ; 1       ;
; Echo:inst3|BB[0]~39                                                                                                                             ; 1       ;
; shumaguan4:inst1|flag[0]~1                                                                                                                      ; 1       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[191]~511              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[119]~152              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|StageOut[61]~191               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[97]~219               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[62]~211               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|StageOut[23]~182               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[79]~493               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[192]~492              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[193]~491              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[194]~490              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[195]~489              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[196]~488              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[134]~151              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[135]~149              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[136]~148              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[137]~147              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[138]~146              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[139]~145              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[140]~144              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[141]~143              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[130]~135              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|StageOut[62]~181               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|StageOut[63]~180               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[98]~210               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[99]~209               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[100]~208              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[101]~207              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[102]~206              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[94]~201               ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[171]~172              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[172]~171              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[173]~170              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[174]~169              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[175]~168              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[176]~167              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[177]~166              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[178]~165              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[179]~164              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[180]~163              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[86]~196               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[78]~191               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[70]~186               ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[171]~368              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[172]~367              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[173]~366              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[174]~365              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[175]~364              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[176]~363              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[177]~362              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[178]~361              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[179]~360              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[180]~359              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[187]~483              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[171]~297              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[172]~296              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[173]~295              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[174]~294              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[175]~293              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[176]~292              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[177]~291              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[178]~290              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[179]~289              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[180]~288              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[178]~478              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|StageOut[58]~178               ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[170]~287              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[169]~473              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|StageOut[53]~176               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[160]~468              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|StageOut[48]~174               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[151]~463              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|StageOut[43]~172               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[142]~458              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|StageOut[38]~170               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[133]~453              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|StageOut[33]~168               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[124]~448              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|StageOut[28]~166               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[115]~443              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[106]~438              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[97]~433               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[88]~430               ; 1       ;
; shumaguan4:inst1|flag[1]~0                                                                                                                      ; 1       ;
; shumaguan4:inst1|Equal0~2                                                                                                                       ; 1       ;
; shumaguan4:inst1|Equal0~1                                                                                                                       ; 1       ;
; shumaguan4:inst1|Equal0~0                                                                                                                       ; 1       ;
; shumaguan4:inst1|segcs_SIFNAL~0                                                                                                                 ; 1       ;
; shumaguan4:inst1|seg[0]~12                                                                                                                      ; 1       ;
; shumaguan4:inst1|seg[1]~11                                                                                                                      ; 1       ;
; shumaguan4:inst1|seg[2]~10                                                                                                                      ; 1       ;
; shumaguan4:inst1|seg[3]~9                                                                                                                       ; 1       ;
; shumaguan4:inst1|seg[4]~8                                                                                                                       ; 1       ;
; shumaguan4:inst1|seg[5]~7                                                                                                                       ; 1       ;
; shumaguan4:inst1|seg[6]~6                                                                                                                       ; 1       ;
; shumaguan4:inst1|num[2]~11                                                                                                                      ; 1       ;
; shumaguan4:inst1|num[2]~10                                                                                                                      ; 1       ;
; shumaguan4:inst1|num[2]~9                                                                                                                       ; 1       ;
; shumaguan4:inst1|num[2]~8                                                                                                                       ; 1       ;
; shumaguan4:inst1|num[2]~7                                                                                                                       ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[183]~308              ; 1       ;
; shumaguan4:inst1|num[1]~5                                                                                                                       ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[183]~149              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[183]~249              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[182]~307              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[191]~429              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[181]~428              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[171]~427              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[171]~426              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[181]~425              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[192]~424              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[193]~423              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[194]~422              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[195]~421              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_c7f:divider|StageOut[196]~420              ; 1       ;
; shumaguan4:inst1|num[0]~3                                                                                                                       ; 1       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[134]~133              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[122]~132              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[110]~131              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[110]~130              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[135]~129              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[136]~128              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[137]~127              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[138]~126              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[139]~125              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[140]~124              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[141]~123              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[123]~122              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[111]~121              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[99]~119               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[99]~118               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[124]~117              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[125]~116              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[126]~115              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[127]~114              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[128]~113              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[129]~112              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[130]~111              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[112]~110              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[100]~109              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[100]~108              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[113]~107              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[114]~106              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[115]~104              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[116]~103              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[117]~102              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[118]~101              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[119]~100              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[182]~248              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|StageOut[60]~165               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|StageOut[60]~164               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|StageOut[61]~163               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|StageOut[62]~162               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider|StageOut[63]~161               ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[182]~148              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[97]~184               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[88]~183               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[88]~182               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[98]~181               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[99]~180               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[100]~179              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[101]~178              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[102]~177              ; 1       ;
; shumaguan4:inst1|seg[6]~4                                                                                                                       ; 1       ;
; shumaguan4:inst1|seg[6]~3                                                                                                                       ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[89]~176               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[80]~175               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[80]~174               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[90]~173               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[91]~172               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[92]~171               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[93]~170               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[94]~169               ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[171]~143              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[172]~142              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[173]~141              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[174]~140              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[175]~139              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[176]~138              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[177]~137              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[178]~136              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[179]~135              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[180]~134              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[154]~133              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[154]~132              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[81]~168               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[72]~167               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[72]~166               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[82]~165               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[83]~164               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[84]~163               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[85]~162               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[86]~161               ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[155]~131              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[156]~130              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[157]~129              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[158]~128              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[159]~127              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[160]~126              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[161]~125              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[162]~124              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[163]~123              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[164]~122              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[165]~121              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[140]~119              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[140]~118              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[73]~160               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[64]~159               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[64]~158               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[74]~157               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[75]~156               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[76]~155               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[77]~154               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[78]~153               ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[141]~117              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[142]~116              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[143]~115              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[144]~114              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[145]~113              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[146]~112              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[147]~111              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[148]~110              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[149]~109              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[126]~107              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[126]~106              ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[65]~152               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[56]~151               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[56]~150               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[66]~149               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[67]~148               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[68]~147               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[69]~146               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[70]~145               ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[127]~105              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[127]~104              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[128]~103              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[128]~102              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[129]~101              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[129]~100              ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[130]~99               ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[131]~98               ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[132]~97               ; 1       ;
; shumaguan4:inst1|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[133]~96               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[57]~144               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[48]~143               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[48]~142               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[58]~141               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[59]~140               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[60]~138               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[61]~137               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[62]~136               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[49]~135               ; 1       ;
; shumaguan4:inst1|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[49]~134               ; 1       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 1,627 / 32,401 ( 5 % ) ;
; C16 interconnects     ; 4 / 1,326 ( < 1 % )    ;
; C4 interconnects      ; 589 / 21,816 ( 3 % )   ;
; Direct links          ; 508 / 32,401 ( 2 % )   ;
; Global clocks         ; 4 / 10 ( 40 % )        ;
; Local interconnects   ; 570 / 10,320 ( 6 % )   ;
; R24 interconnects     ; 14 / 1,289 ( 1 % )     ;
; R4 interconnects      ; 649 / 28,186 ( 2 % )   ;
+-----------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.14) ; Number of LABs  (Total = 124) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 8                             ;
; 2                                           ; 2                             ;
; 3                                           ; 3                             ;
; 4                                           ; 3                             ;
; 5                                           ; 1                             ;
; 6                                           ; 0                             ;
; 7                                           ; 2                             ;
; 8                                           ; 1                             ;
; 9                                           ; 3                             ;
; 10                                          ; 2                             ;
; 11                                          ; 3                             ;
; 12                                          ; 3                             ;
; 13                                          ; 6                             ;
; 14                                          ; 2                             ;
; 15                                          ; 13                            ;
; 16                                          ; 72                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 0.07) ; Number of LABs  (Total = 124) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 2                             ;
; 1 Clock                            ; 5                             ;
; 1 Sync. load                       ; 1                             ;
; 2 Clocks                           ; 1                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 12.86) ; Number of LABs  (Total = 124) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 8                             ;
; 2                                            ; 2                             ;
; 3                                            ; 3                             ;
; 4                                            ; 4                             ;
; 5                                            ; 1                             ;
; 6                                            ; 3                             ;
; 7                                            ; 2                             ;
; 8                                            ; 2                             ;
; 9                                            ; 4                             ;
; 10                                           ; 1                             ;
; 11                                           ; 4                             ;
; 12                                           ; 3                             ;
; 13                                           ; 5                             ;
; 14                                           ; 6                             ;
; 15                                           ; 40                            ;
; 16                                           ; 31                            ;
; 17                                           ; 0                             ;
; 18                                           ; 0                             ;
; 19                                           ; 0                             ;
; 20                                           ; 0                             ;
; 21                                           ; 0                             ;
; 22                                           ; 1                             ;
; 23                                           ; 0                             ;
; 24                                           ; 0                             ;
; 25                                           ; 0                             ;
; 26                                           ; 1                             ;
; 27                                           ; 0                             ;
; 28                                           ; 2                             ;
; 29                                           ; 0                             ;
; 30                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 9.13) ; Number of LABs  (Total = 124) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 13                            ;
; 2                                               ; 3                             ;
; 3                                               ; 4                             ;
; 4                                               ; 10                            ;
; 5                                               ; 4                             ;
; 6                                               ; 2                             ;
; 7                                               ; 5                             ;
; 8                                               ; 6                             ;
; 9                                               ; 8                             ;
; 10                                              ; 13                            ;
; 11                                              ; 11                            ;
; 12                                              ; 11                            ;
; 13                                              ; 10                            ;
; 14                                              ; 8                             ;
; 15                                              ; 11                            ;
; 16                                              ; 4                             ;
; 17                                              ; 0                             ;
; 18                                              ; 0                             ;
; 19                                              ; 0                             ;
; 20                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 12.17) ; Number of LABs  (Total = 124) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 8                             ;
; 3                                            ; 1                             ;
; 4                                            ; 8                             ;
; 5                                            ; 10                            ;
; 6                                            ; 6                             ;
; 7                                            ; 3                             ;
; 8                                            ; 8                             ;
; 9                                            ; 2                             ;
; 10                                           ; 2                             ;
; 11                                           ; 2                             ;
; 12                                           ; 5                             ;
; 13                                           ; 13                            ;
; 14                                           ; 9                             ;
; 15                                           ; 12                            ;
; 16                                           ; 4                             ;
; 17                                           ; 7                             ;
; 18                                           ; 2                             ;
; 19                                           ; 5                             ;
; 20                                           ; 1                             ;
; 21                                           ; 3                             ;
; 22                                           ; 1                             ;
; 23                                           ; 3                             ;
; 24                                           ; 2                             ;
; 25                                           ; 2                             ;
; 26                                           ; 2                             ;
; 27                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 15        ; 0            ; 15        ; 0            ; 0            ; 15        ; 15        ; 0            ; 15        ; 15        ; 0            ; 13           ; 0            ; 0            ; 2            ; 0            ; 13           ; 2            ; 0            ; 0            ; 0            ; 13           ; 0            ; 0            ; 0            ; 0            ; 0            ; 15        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 15           ; 0         ; 15           ; 15           ; 0         ; 0         ; 15           ; 0         ; 0         ; 15           ; 2            ; 15           ; 15           ; 13           ; 15           ; 2            ; 13           ; 15           ; 15           ; 15           ; 2            ; 15           ; 15           ; 15           ; 15           ; 15           ; 0         ; 15           ; 15           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; TRIG               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[7]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[6]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[5]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[4]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; segcs[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; segcs[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; segcs[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; segcs[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Echo_snl           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+---------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                               ;
+--------------------------------------------------+----------------------+-------------------+
; Source Clock(s)                                  ; Destination Clock(s) ; Delay Added in ns ;
+--------------------------------------------------+----------------------+-------------------+
; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl             ; 21.7              ;
+--------------------------------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+--------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                ;
+-------------------+----------------------+-------------------+
; Source Register   ; Destination Register ; Delay Added in ns ;
+-------------------+----------------------+-------------------+
; Echo:inst3|BB[0]  ; Echo:inst3|QQ[0]     ; 1.971             ;
; Echo:inst3|BB[13] ; seg[0]               ; 1.605             ;
; Echo:inst3|BB[12] ; seg[0]               ; 1.605             ;
; Echo:inst3|BB[10] ; Echo:inst3|QQ[10]    ; 1.605             ;
; Echo:inst3|BB[9]  ; Echo:inst3|QQ[9]     ; 1.605             ;
; Echo:inst3|BB[5]  ; Echo:inst3|QQ[5]     ; 1.605             ;
; Echo:inst3|BB[3]  ; Echo:inst3|QQ[3]     ; 1.605             ;
; Echo:inst3|BB[1]  ; Echo:inst3|QQ[1]     ; 1.605             ;
; Echo:inst3|BB[8]  ; seg[0]               ; 1.605             ;
; Echo:inst3|BB[11] ; seg[0]               ; 1.384             ;
; Echo:inst3|BB[6]  ; Echo:inst3|QQ[6]     ; 1.384             ;
; Echo:inst3|BB[4]  ; Echo:inst3|QQ[4]     ; 1.384             ;
; Echo:inst3|BB[2]  ; Echo:inst3|QQ[2]     ; 1.384             ;
; Echo:inst3|BB[7]  ; Echo:inst3|QQ[7]     ; 1.354             ;
+-------------------+----------------------+-------------------+
Note: This table only shows the top 14 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (119006): Selected device EP4CE6E22C8 for design "csb"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "altpll1:inst|altpll:altpll_component|altpll1_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 1, clock division of 10000, and phase shift of 0 degrees (0 ps) for altpll1:inst|altpll:altpll_component|altpll1_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 1, clock division of 25, and phase shift of 0 degrees (0 ps) for altpll1:inst|altpll:altpll_component|altpll1_altpll:auto_generated|wire_pll1_clk[1] port
    Info (15099): Implementing clock multiplication of 1, clock division of 10000, and phase shift of 0 degrees (0 ps) for altpll1:inst|altpll:altpll_component|altpll1_altpll:auto_generated|wire_pll1_clk[2] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10E22C8 is compatible
    Info (176445): Device EP4CE15E22C8 is compatible
    Info (176445): Device EP4CE22E22C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location 101
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (332012): Synopsys Design Constraints File file not found: 'csb.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node altpll1:inst|altpll:altpll_component|altpll1_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C1 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info (176353): Automatically promoted node altpll1:inst|altpll:altpll_component|altpll1_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C2 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0
Info (176353): Automatically promoted node altpll1:inst|altpll:altpll_component|altpll1_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C4 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node Echo_snl~input (placed in PIN 142 (DIFFIO_T2p, DQS1T/CQ1T#,DPCLK7))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:03
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 1.94 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:03
Info (144001): Generated suppressed messages file H:/EDAWORK/twice/TTT2/Tsignal/output_files/csb.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 5752 megabytes
    Info: Processing ended: Thu Mar 31 19:01:36 2022
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:30


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in H:/EDAWORK/twice/TTT2/Tsignal/output_files/csb.fit.smsg.


