<!doctype html><html lang=en-gb><head><meta charset=utf-8><meta http-equiv=x-ua-compatible content="IE=edge,chrome=1"><meta name=viewport content="width=device-width,initial-scale=1"><title>Branching: Opcode Design | Relay Computer</title><meta name=description content="There&rsquo;s been a common theme recently in the comments on my YouTube videos &mldr; people are ready to see my relay computer gain the power of branching and become a &lsquo;proper&rsquo; computer &mldr; and that&rsquo;s fair enough because that&rsquo;s the point where the computer can do way more interesting things and run more complicated programs. Originally I was going to add new instructions to the computer in order of complexity but I don&rsquo;t want to keep you (or I) waiting for the &lsquo;main event&rsquo; any longer so it&rsquo;s time to start designing the most complicated of all instruction classes &mldr; the &lsquo;GOTO&rsquo;."><meta name=robots content="index, follow"><link href=https://use.fontawesome.com/releases/v5.0.8/css/all.css rel=stylesheet><link rel=stylesheet href=/css/main.css><link rel=apple-touch-icon sizes=57x57 href=/img/favicon/apple-icon-57x57.png><link rel=apple-touch-icon sizes=60x60 href=/img/favicon/apple-icon-60x60.png><link rel=apple-touch-icon sizes=72x72 href=/img/favicon/apple-icon-72x72.png><link rel=apple-touch-icon sizes=76x76 href=/img/favicon/apple-icon-76x76.png><link rel=apple-touch-icon sizes=114x114 href=/img/favicon/apple-icon-114x114.png><link rel=apple-touch-icon sizes=120x120 href=/img/favicon/apple-icon-120x120.png><link rel=apple-touch-icon sizes=144x144 href=/img/favicon/apple-icon-144x144.png><link rel=apple-touch-icon sizes=152x152 href=/img/favicon/apple-icon-152x152.png><link rel=apple-touch-icon sizes=180x180 href=/img/favicon/apple-icon-180x180.png><link rel=icon type=image/png sizes=192x192 href=/img/favicon/android-icon-192x192.png><link rel=icon type=image/png sizes=32x32 href=/img/favicon/favicon-32x32.png><link rel=icon type=image/png sizes=96x96 href=/img/favicon/favicon-96x96.png><link rel=icon type=image/png sizes=16x16 href=/img/favicon/favicon-16x16.png><link rel=manifest href=/img/favicon/manifest.json><meta name=msapplication-TileColor content="#ffffff"><meta name=msapplication-TileImage content="/img/favicon/ms-icon-144x144.png"><meta name=theme-color content="#ffffff"><meta property="og:title" content="Branching: Opcode Design"><meta property="og:description" content="There&rsquo;s been a common theme recently in the comments on my YouTube videos &mldr; people are ready to see my relay computer gain the power of branching and become a &lsquo;proper&rsquo; computer &mldr; and that&rsquo;s fair enough because that&rsquo;s the point where the computer can do way more interesting things and run more complicated programs. Originally I was going to add new instructions to the computer in order of complexity but I don&rsquo;t want to keep you (or I) waiting for the &lsquo;main event&rsquo; any longer so it&rsquo;s time to start designing the most complicated of all instruction classes &mldr; the &lsquo;GOTO&rsquo;."><meta property="og:type" content="article"><meta property="og:url" content="https://relaycomputer.co.uk/posts/2019/09/branching-opcode-design/"><meta property="article:section" content="posts"><meta property="article:published_time" content="2019-09-23T01:00:00+00:00"><meta property="article:modified_time" content="2019-09-23T01:00:00+00:00"><meta itemprop=name content="Branching: Opcode Design"><meta itemprop=description content="There&rsquo;s been a common theme recently in the comments on my YouTube videos &mldr; people are ready to see my relay computer gain the power of branching and become a &lsquo;proper&rsquo; computer &mldr; and that&rsquo;s fair enough because that&rsquo;s the point where the computer can do way more interesting things and run more complicated programs. Originally I was going to add new instructions to the computer in order of complexity but I don&rsquo;t want to keep you (or I) waiting for the &lsquo;main event&rsquo; any longer so it&rsquo;s time to start designing the most complicated of all instruction classes &mldr; the &lsquo;GOTO&rsquo;."><meta itemprop=datePublished content="2019-09-23T01:00:00+00:00"><meta itemprop=dateModified content="2019-09-23T01:00:00+00:00"><meta itemprop=wordCount content="1385"><meta itemprop=keywords content="theory,sequencing,design,control,"><meta name=twitter:card content="summary"><meta name=twitter:title content="Branching: Opcode Design"><meta name=twitter:description content="There&rsquo;s been a common theme recently in the comments on my YouTube videos &mldr; people are ready to see my relay computer gain the power of branching and become a &lsquo;proper&rsquo; computer &mldr; and that&rsquo;s fair enough because that&rsquo;s the point where the computer can do way more interesting things and run more complicated programs. Originally I was going to add new instructions to the computer in order of complexity but I don&rsquo;t want to keep you (or I) waiting for the &lsquo;main event&rsquo; any longer so it&rsquo;s time to start designing the most complicated of all instruction classes &mldr; the &lsquo;GOTO&rsquo;."><script type=application/javascript>var doNotTrack=!1;doNotTrack||(function(e,o,i,a,t,n,s){e.GoogleAnalyticsObject=t,e[t]=e[t]||function(){(e[t].q=e[t].q||[]).push(arguments)},e[t].l=1*new Date,n=o.createElement(i),s=o.getElementsByTagName(i)[0],n.async=1,n.src=a,s.parentNode.insertBefore(n,s)}(window,document,"script","https://www.google-analytics.com/analytics.js","ga"),ga("create","UA-47484999-2","auto"),ga("send","pageview"))</script><script defer language=javascript type=text/javascript src=/js/main.js></script>
<link rel=stylesheet type=text/css href=https://cdn.jsdelivr.net/npm/cookieconsent@3/build/cookieconsent.min.css></head><body><script src=https://cdn.jsdelivr.net/npm/cookieconsent@3/build/cookieconsent.min.js data-cfasync=false></script>
<script>window.cookieconsent.initialise({palette:{popup:{background:"#000"},button:{background:"#f1d600"}},theme:"edgeless"})</script><nav class="navbar is-primary" role=navigation aria-label="main navigation"><div class=container><div class=navbar-brand><a href=/ class="navbar-item has-text-weight-semibold"><img class=mr-2 src=/img/favicon/favicon-96x96.png width=32>
Relay Computer</a>
<a role=button class=navbar-burger aria-label=menu aria-expanded=false data-target=navMenu><span aria-hidden=true></span>
<span aria-hidden=true></span>
<span aria-hidden=true></span></a></div><div class=navbar-menu id=navMenu><div class=navbar-end><a href=/ class=navbar-item>Home</a>
<a href=/pages/overview/ class=navbar-item>Overview</a>
<a href=/pages/progress/ class=navbar-item>Progress</a>
<a href=/posts/ class="navbar-item is-active">Posts</a>
<a href=/tags/ class=navbar-item>Tags</a></div></div></div></nav><section class="hero is-bold is-small is-primary"><div class="hero-body pb-3 pt-4"><div class=container><h1 class="title is-size-4">Branching: Opcode Design</h1><h2 class=subtitle></h2></div></div></section><section class="section has-background-white"><div class=container><div class=columns><div class="column is-three-quarters-widescreen"><div class=content><p>There&rsquo;s been a common theme recently in the comments on my <a href=https://www.youtube.com/user/paul80nd>YouTube videos</a> &mldr;
people are ready to see my relay computer gain the power of branching and become a &lsquo;proper&rsquo; computer &mldr;
and that&rsquo;s fair enough because that&rsquo;s the point where the computer can do way more interesting things and run more
complicated programs. Originally I was going to add new instructions to the computer in order of complexity but I don&rsquo;t
want to keep you (or I) waiting for the &lsquo;main event&rsquo; any longer so it&rsquo;s time to start designing the most complicated of
all instruction classes &mldr; the &lsquo;GOTO&rsquo;.</p><p>Let&rsquo;s start of by defining what we want to achieve with this new &lsquo;GOTO&rsquo; instruction class:</p><ul><li>Unconditionally jump to another point in a program (by setting the program counter to a given address)</li><li>Conditionally jump to another point in a program (allowing if/then type logic, for/while/until loops etc)</li><li>Optionally store the address of the instruction following this one before taking a jump (conditionally
or unconditionally) so at a later point we can return control to that instruction by setting the program counter
(allowing sub-routine type logic)</li></ul><p>For the conditional jumps we can use the ALU condition register which provides some feedback on the last ALU operation
performed. The condition register has three flags, set/cleared after each ALU operation, as follows:</p><table><thead><tr><th>Flag</th><th>Id</th><th>Meaning</th></tr></thead><tbody><tr><td>Carry</td><td>C</td><td>set when a bit is carried in the arithmetic unit (which can also indicate arithmetic overflow depending on the interpretation of the numbers being added)</td></tr><tr><td>Zero</td><td>Z</td><td>set when the ALU result is zero (all bits are off)</td></tr><tr><td>Sign</td><td>S</td><td>set when the most significant bit is set (which would indicate a negative result for signed values). This condition has no direct meaning for unsigned numbers (other than indicating the number has a value of 128 or more).</td></tr></tbody></table><p>For convenience I&rsquo;ll also design a &lsquo;virtual&rsquo; flag for when a result is not zero &mldr; this is simply the opposite of the zero flag. So, what sort of conditional branching logic can we achieve with the (C)arry, (Z)ero, (N)ot-Zero and (S)ign flags?</p><p>As well as reacting to individual condition flags we can also combine flags together to create more interesting combinations.
If we build a truth table where &lsquo;0&rsquo; means ignore that flag and &lsquo;1&rsquo; means the flag must be set with multiple &lsquo;1&rsquo;s meaning at
least one of those flags must be set (OR combination) we get the following:</p><table><thead><tr><th>S</th><th>C</th><th>Z</th><th>N</th><th>Meaning</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>Never branch (arguably not that useful)</td></tr><tr><td>0</td><td>0</td><td>0</td><td>1</td><td>Branch if result not zero (can test for inequality following B XOR C)</td></tr><tr><td>0</td><td>0</td><td>1</td><td>0</td><td>Branch if result zero (can test for equality following B XOR C)</td></tr><tr><td>0</td><td>0</td><td>1</td><td>1</td><td>Always branch (unconditional branching)</td></tr><tr><td>0</td><td>1</td><td>0</td><td>0</td><td>Branch if carry (useful after ADD or INC operation)</td></tr><tr><td>0</td><td>1</td><td>0</td><td>1</td><td>Branch if carry or not zero</td></tr><tr><td>0</td><td>1</td><td>1</td><td>0</td><td>Branch if carry or zero</td></tr><tr><td>1</td><td>0</td><td>0</td><td>0</td><td>Branch if sign bit set (can test for B &lt; C following B ADD -C)</td></tr><tr><td>1</td><td>0</td><td>1</td><td>0</td><td>Branch if sign bit set or zero (can test for B &lt;= C following B ADD -C)</td></tr><tr><td>1</td><td>1</td><td>0</td><td>0</td><td>Branch if sign bit set or carry</td></tr></tbody></table><p>So, we can see that from the table above we now have 4-bits of our GOTO opcode (<code>sczn</code>) and that fulfils our first two
requirements (conditional and unconditional branching). To implement our third requirement (store &lsquo;return&rsquo; address) we
just need a flag to indicate if the XY register should be loaded with the address of the next instruction in our
program before taking a jump &mldr; this takes us to 5-bits of our GOTO opcode (<code>scznx</code>) where <code>x</code> means copy PC -> XY register
when set.</p><p>In designing our GOTO opcode we need to prefix it with a sequence of bits that allow the decoder to work out what class of
instruction it&rsquo;s currently dealing with. Given we&rsquo;ve already used up 5-bits we&rsquo;ll need to keep the prefix breif &mldr; here&rsquo;s the
classes we have so far:</p><p><article class=box><div class=content><h4>ALU Operation</h4><div class="field is-grouped is-grouped-multiline is-family-monospace"><div class=control><div class="tags has-addons are-medium"><span class="tag is-primary">ALU</span>
<span class="tag is-success">8</span></div></div><div class=control><div class="tags has-addons are-medium" style=margin-bottom:0><span class="tag is-link">1</span>
<span class="tag is-link">0</span>
<span class="tag is-link">0</span>
<span class="tag is-link">0</span>
<span class="tag is-info">r</span>
<span class="tag is-info">f</span>
<span class="tag is-info">f</span>
<span class="tag is-info">f</span></div></div></div><pre class=is-size-7><code>  r = destination register (0-A, 1-D)<br>fff = function code (000-NOP, 001-ADD, 010-INC, 011-AND, 100-OR, 101-XOR, 110-NOT, 111-SHL)</code></pre></div></article><article class=box><div class=content><h4>8-Bit Move</h4><div class="field is-grouped is-grouped-multiline is-family-monospace"><div class=control><div class="tags has-addons are-medium"><span class="tag is-primary">MOV8</span>
<span class="tag is-success">8</span></div></div><div class=control><div class="tags has-addons are-medium" style=margin-bottom:0><span class="tag is-link">0</span>
<span class="tag is-link">0</span>
<span class="tag is-info">d</span>
<span class="tag is-info">d</span>
<span class="tag is-info">d</span>
<span class="tag is-info">s</span>
<span class="tag is-info">s</span>
<span class="tag is-info">s</span></div></div></div><pre class=is-size-7><code>ddd = destination register (000-A, 001-B, 010-C, 011-D, 100-M1, 101-M2, 110-X, 111-Y)<br>sss = source register      (000-A, 001-B, 010-C, 011-D, 100-M1, 101-M2, 110-X, 111-Y)</code></pre></div></article><article class=box><div class=content><h4>Load Immediate</h4><div class="field is-grouped is-grouped-multiline is-family-monospace"><div class=control><div class="tags has-addons are-medium"><span class="tag is-primary">SETAB</span>
<span class="tag is-success">8</span></div></div><div class=control><div class="tags has-addons are-medium" style=margin-bottom:0><span class="tag is-link">0</span>
<span class="tag is-link">1</span>
<span class="tag is-info">r</span>
<span class="tag is-info">d</span>
<span class="tag is-info">d</span>
<span class="tag is-info">d</span>
<span class="tag is-info">d</span>
<span class="tag is-info">d</span></div></div></div><pre class=is-size-7><code>    r = destination register (0-A, 1-B)<br>ddddd = value (-16..15)</code></pre></div></article></p><p>Note that I haven&rsquo;t implemented the MOVE-8 class ability to use the M1/M2/X/Y registers yet &mldr; that&rsquo;ll need wiring out now
the new register cards are complete. It&rsquo;s also worth noting that we&rsquo;re missing a MOVE-16 instruction class to move values
between the XY, M, J and PC registers &mldr; this&rsquo;ll also come later and will be needed to &lsquo;return&rsquo; from a branch where we&rsquo;ve stored the return address in XY (effectively a 16-bit copy from XY -> PC).</p><p>Given what&rsquo;s already used in the above table we can prefix our GOTO class with <code>11</code> leaving room for other upcoming
instructions starting with <code>10</code>. With all our instruction classes to-date we get the following decoder mapping:</p><figure><img src=/img/posts/2019/2019-09-23-0000.png alt="Decoder Map"></figure><p>Using the <code>11</code> prefix gives us 1-bit spare in the opcode which we can use to implement an additional useful operation. Following every GOTO opcode there&rsquo;ll need to be a 16-bit address which will be loaded in to the J register and then if a
jump is required that value is copied into the program counter making execution carry on elsewhere in the program. What
would also be useful is to be to load the M register in a similar way (but without taking any jumps as J would be in an
unknown state). As it happens the sequencing and control for both these instructions are very similar so by adding a
destination flag to specify if we load J or M with the given address we get our final opcode form:</p><article class=box><div class=content><h4>Branch/Call & 16-bit Load Immediate</h4><div class="field is-grouped is-grouped-multiline is-family-monospace"><div class=control><div class="tags has-addons are-medium"><span class="tag is-primary">GOTO</span>
<span class="tag is-success">24</span></div></div><div class=control><div class="tags has-addons are-medium" style=margin-bottom:0><span class="tag is-link">1</span>
<span class="tag is-link">1</span>
<span class="tag is-info">d</span>
<span class="tag is-info">s</span>
<span class="tag is-info">c</span>
<span class="tag is-info">z</span>
<span class="tag is-info">n</span>
<span class="tag is-info">x</span></div><div class="tags has-addons are-medium" style=margin-bottom:0><span class="tag is-info">h</span>
<span class="tag is-info">h</span>
<span class="tag is-info">h</span>
<span class="tag is-info">h</span>
<span class="tag is-info">h</span>
<span class="tag is-info">h</span>
<span class="tag is-info">h</span>
<span class="tag is-info">h</span></div><div class="tags has-addons are-medium" style=margin-bottom:0><span class="tag is-info">l</span>
<span class="tag is-info">l</span>
<span class="tag is-info">l</span>
<span class="tag is-info">l</span>
<span class="tag is-info">l</span>
<span class="tag is-info">l</span>
<span class="tag is-info">l</span>
<span class="tag is-info">l</span></div></div></div><pre class=is-size-7><code>d = destination register (0-M, 1-J)<br>s = 1 = load PC if sign bit is set (if negative); 0 = ignore sign bit<br>c = 1 = load PC if carry bit is set (if carry); 0 = ignore carry bit<br>z = 1 = load PC if zero bit set (if result is zero); 0 = ignore if zero bit set<br>n = 1 = load PC if zero bit clear (if result is not zero); 0 = ignore if zero bit clear<br>x = 1 = copy PC to XY; 0 = no copy<br>hhhhhhhh = address high byte (to set in M2/J2)<br>llllllll = address low byte (to set in M1/J1)</code></pre></div></article><p>To put that in to context here&rsquo;s some example GOTO opcodes:</p><table><thead><tr><th>Opcode</th><th>Instruction</th></tr></thead><tbody><tr><td><code>11100100</code></td><td>Branch to the following address if ALU result was zero</td></tr><tr><td><code>11100010</code></td><td>Branch to the following address if ALU result was non-zero</td></tr><tr><td><code>11101000</code></td><td>Branch to the following address if ALU result had carry</td></tr><tr><td><code>11110000</code></td><td>Branch to the following address if ALU result was negative</td></tr><tr><td><code>11100110</code></td><td>Branch to the following address (unconditionaly)</td></tr><tr><td><code>11100111</code></td><td>Call to the following address (unconditionaly & storing return address in XY)</td></tr><tr><td><code>11000000</code></td><td>Load the following address in to M</td></tr></tbody></table><p>So, that&rsquo;s the opcode sorted and the hard work begins. As you can see there&rsquo;s a lot going on with this instruction &mldr; we need
to load a 16-bit address into either the M or J register, optionally copy the PC to the XY register, inspect the ALU condition
register and decide if we&rsquo;re going to jump and if so copy J into the PC. This is by far the most complicated instruction class
so far &mldr; way beyond the simple SETAB, ALU and MOV-8 operations seen so far.</p><p>In my next post I&rsquo;ll design the timing diagrams for the GOTO opcode so we can define which control lines of the computer need
operating when. That&rsquo;ll also lead to a serious upgrade for the sequencer and controller cards so I&rsquo;ll cover that in
subsequent posts too.</p></div><div class="field is-grouped is-grouped-multiline"><div class=control><a href=/archive#2019 class="tags has-addons"><span class="tag is-link">Published</span>
<span class="tag is-info">Sep 23, 2019</span></a></div><div class=control><a href=/tags#control class=tags><span class="tag is-primary">control</span></a></div><div class=control><a href=/tags#design class=tags><span class="tag is-primary">design</span></a></div><div class=control><a href=/tags#sequencing class=tags><span class="tag is-primary">sequencing</span></a></div><div class=control><a href=/tags#theory class=tags><span class="tag is-primary">theory</span></a></div></div><div class=columns><div class=column><span class=has-text-weight-semibold>Previous Post</span><br><a href=/posts/2019/08/16bit-register-pcb-design/>16-bit Register PCB Design</a></div><div class="column has-text-right"><span class=has-text-weight-semibold>Next Post</span><br><a href=/posts/2019/10/branching-opcode-timing/>Branching: Opcode Timing</a></div></div></div></div></div></section><section class="hero is-small is-success"><div class="hero-body py-1"></div></section><footer class="footer pt-5"><div class=container><div class=columns><div class=column><p class=has-text-weight-semibold>On this blog</p><p><a href=https://relaycomputer.co.uk/>Home</a></p><p><a href=https://relaycomputer.co.uk/posts/>Posts</a></p><p><a href=https://relaycomputer.co.uk/tags/>Tags</a></p><p><a href=https://relaycomputer.co.uk/pages/progress/>Progress</a></p></div><div class=column><p class=has-text-weight-semibold>Related sites</p><p><a href=https://www.youtube.com/channel/UCDn07eKw2HDPIgSAGQgliAA><span class="fab fa-youtube fa-lg fa-fw"></span> YouTube Channel</a></p><p><a href=https://github.com/paul80nd><span class="fab fa-github fa-lg fa-fw"></span> GitHub Repos</a></p><p><a href=http://simulator.relaycomputer.co.uk><span class="fas fa-flask fa-lg fa-fw"></span> Relay
Simulator</a></p></div><div class=column><p class=has-text-weight-semibold>Share this page</p><p><a href="https://www.facebook.com/sharer/sharer.php?u=https%3a%2f%2frelaycomputer.co.uk%2fposts%2f2019%2f09%2fbranching-opcode-design%2f&quote=Branching%3a%20Opcode%20Design" target=_blank title="Share on Facebook"><i class="fab fa-facebook-square fa-2x" aria-hidden=true></i><span class=sr-only>Share on Facebook</span></a>
<a href="https://twitter.com/intent/tweet?source=https%3a%2f%2frelaycomputer.co.uk%2fposts%2f2019%2f09%2fbranching-opcode-design%2f&text=Branching%3a%20Opcode%20Design:https%3a%2f%2frelaycomputer.co.uk%2fposts%2f2019%2f09%2fbranching-opcode-design%2f" target=_blank title=Tweet><i class="fab fa-twitter-square fa-2x" aria-hidden=true></i><span class=sr-only>Tweet</span></a>
<a href="http://pinterest.com/pin/create/button/?url=https%3a%2f%2frelaycomputer.co.uk%2fposts%2f2019%2f09%2fbranching-opcode-design%2f&description=Branching%3a%20Opcode%20Design" target=_blank title="Pin it"><i class="fab fa-pinterest-square fa-2x" aria-hidden=true></i><span class=sr-only>Pin it</span></a>
<a href="http://www.linkedin.com/shareArticle?mini=true&url=https%3a%2f%2frelaycomputer.co.uk%2fposts%2f2019%2f09%2fbranching-opcode-design%2f&title=Branching%3a%20Opcode%20Design&source=https%3a%2f%2frelaycomputer.co.uk%2fposts%2f2019%2f09%2fbranching-opcode-design%2f" target=_blank title="Share on LinkedIn"><i class="fab fa-linkedin fa-2x" aria-hidden=true></i><span class=sr-only>Share on LinkedIn</span></a>
<a href="mailto:?subject=Branching%3a%20Opcode%20Design&body=https%3a%2f%2frelaycomputer.co.uk%2fposts%2f2019%2f09%2fbranching-opcode-design%2f" target=_blank title="Send email"><i class="fas fa-envelope-square fa-2x" aria-hidden=true></i><span class=sr-only>Send email</span></a></p></div></div></div></footer></body></html>