<h1 align="center">
CSARCH HDL Project 2

(Introduction to Computer Organization and Architecture 1)

<img src="Images/grif2.png"></h1>


📝**About**:   
   - Verilog structural model HDL program for a *8-bit hybrid adder circuit*

💻**To run**:

   - Install [iVerilog](https://bleyer.org/icarus/).
   - Run the generated vvp file using the command: `vvp grif2.vvp`
   - Run the waveform file using the command: `gtkwave grif2. vcd`
