#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x558a76496e70 .scope module, "SyncFifoController_tb" "SyncFifoController_tb" 2 9;
 .timescale -9 -12;
P_0x558a762040a0 .param/l "lpFifoBitWidth" 1 2 46, +C4<00000000000000000000000000100000>;
P_0x558a762040e0 .param/l "lpFifoDepth" 1 2 45, +C4<00000000000000000000000100000000>;
P_0x558a76204120 .param/l "lpSimlationTime" 1 2 15, +C4<00000000000000000000011111010000>;
P_0x558a76204160 .param/l "lpSysClkCycle" 1 2 14, +C4<00000000000000000000000000000010>;
v0x558a7626bea0_0 .var "qRe", 0 0;
v0x558a7626c320_0 .var "qWe", 0 0;
v0x558a7626ba20_0 .var "rRd", 31 0;
v0x558a7625dd10_0 .var "rSCLK", 0 0;
v0x558a7625d790_0 .var "rSRST", 0 0;
v0x558a7625dbb0_0 .var "rWd", 31 0;
v0x558a7625da50_0 .var "rnSRST", 0 0;
v0x558a76268ee0_0 .net "wEmp", 0 0, L_0x558a762620d0;  1 drivers
v0x558a76227af0_0 .net "wFull", 0 0, L_0x558a7626cbf0;  1 drivers
v0x558a762277f0_0 .net "wRd", 31 0, L_0x558a76268be0;  1 drivers
v0x558a76227e50_0 .net "wRvd", 0 0, L_0x558a76269860;  1 drivers
v0x558a762270d0_0 .net "wTimingGen", 0 0, L_0x558a76269330;  1 drivers
E_0x558a76192d40 .event edge, v0x558a7628ec30_0, v0x558a7628f1b0_0, v0x558a76347620_0;
S_0x558a76497000 .scope module, "PulseGenerator" "PulseGenerator" 2 85, 3 7 0, S_0x558a76496e70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "oPulse";
    .port_info 1 /INPUT 1 "iRST";
    .port_info 2 /INPUT 1 "iCLK";
P_0x558a76497190 .param/l "lpCtuCNTBits" 1 3 21, +C4<00000000000000000000000000000001>;
P_0x558a764971d0 .param/l "lpRstCnt" 1 3 23, C4<0>;
P_0x558a76497210 .param/l "lpSysCnt" 1 3 22, C4<0>;
P_0x558a76497250 .param/l "pStartPulse" 0 3 10, C4<0>;
P_0x558a76497290 .param/l "pSysClk" 0 3 8, +C4<00000000000000000000000000000001>;
P_0x558a764972d0 .param/l "pTimeCke" 0 3 9, C4<00000001>;
L_0x558a76269330 .functor BUFZ 1, v0x558a7613f3d0_0, C4<0>, C4<0>, C4<0>;
v0x558a764bbfb0_0 .net "iCLK", 0 0, v0x558a7625dd10_0;  1 drivers
v0x558a764bce50_0 .net "iRST", 0 0, v0x558a7625d790_0;  1 drivers
v0x558a76347620_0 .net "oPulse", 0 0, L_0x558a76269330;  alias, 1 drivers
v0x558a763c48c0_0 .var "qCke", 0 0;
v0x558a761ac680_0 .var "qTimeCke", 0 0;
v0x558a7613f3d0_0 .var "rPulse", 0 0;
v0x558a764712d0_0 .var "rTimeCkeCnt", 7 0;
v0x558a76188d80_0 .var "rTmpCount", 0 0;
E_0x558a76193480 .event posedge, v0x558a764bbfb0_0;
E_0x558a76193220 .event edge, v0x558a764712d0_0;
E_0x558a7619b3d0 .event edge, v0x558a76188d80_0;
S_0x558a764b7e90 .scope function.vec4.u32, "f_detect_bitwidth" "f_detect_bitwidth" 3 79, 3 79 0, S_0x558a76497000;
 .timescale 0 0;
v0x558a76347490_0 .var/i "bitcnt", 31 0;
v0x558a76347300_0 .var/i "bitwidth", 31 0;
; Variable f_detect_bitwidth is vec4 return value of scope S_0x558a764b7e90
v0x558a764bf100_0 .var/i "i", 31 0;
v0x558a764b7090_0 .var/i "number", 31 0;
TD_SyncFifoController_tb.PulseGenerator.f_detect_bitwidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558a76347490_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558a764bf100_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x558a764bf100_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x558a764b7090_0;
    %load/vec4 v0x558a764bf100_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x558a76347490_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x558a76347490_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x558a764bf100_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558a764bf100_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x558a76347490_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558a764bf100_0, 0, 32;
T_0.6 ;
    %load/vec4 v0x558a764bf100_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.7, 5;
    %load/vec4 v0x558a764b7090_0;
    %load/vec4 v0x558a764bf100_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v0x558a764bf100_0;
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
T_0.8 ;
    %load/vec4 v0x558a764bf100_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558a764bf100_0, 0, 32;
    %jmp T_0.6;
T_0.7 ;
    %retload/vec4 0; Load f_detect_bitwidth (draw_signal_vec4)
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %retload/vec4 0; Load f_detect_bitwidth (draw_signal_vec4)
    %subi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
T_0.10 ;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558a76347300_0, 0, 32;
    %load/vec4 v0x558a764b7090_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
    %jmp T_0.13;
T_0.12 ;
T_0.14 ;
    %load/vec4 v0x558a764b7090_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz T_0.15, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x558a76347300_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x558a76347300_0, 0, 32;
    %load/vec4 v0x558a764b7090_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x558a764b7090_0, 0, 32;
    %jmp T_0.14;
T_0.15 ;
    %load/vec4 v0x558a76347300_0;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
T_0.13 ;
T_0.5 ;
    %end;
S_0x558a764a8a00 .scope module, "SyncFifoController" "SyncFifoController" 2 57, 4 20 0, S_0x558a76496e70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "iWd";
    .port_info 1 /INPUT 1 "iWe";
    .port_info 2 /OUTPUT 1 "oFull";
    .port_info 3 /OUTPUT 32 "oRd";
    .port_info 4 /INPUT 1 "iRe";
    .port_info 5 /OUTPUT 1 "oRvd";
    .port_info 6 /OUTPUT 1 "oEmp";
    .port_info 7 /INPUT 1 "inARST";
    .port_info 8 /INPUT 1 "iCLK";
P_0x558a764a8df0 .param/l "lpBramGenNum" 1 4 95, C4<00000010>;
P_0x558a764a8e30 .param/l "lpDataWidth" 1 4 94, C4<00010000>;
P_0x558a764a8e70 .param/l "pAddrWidth" 1 4 40, C4<00001000>;
P_0x558a764a8eb0 .param/l "pFifoBitWidth" 0 4 22, +C4<00000000000000000000000000100000>;
P_0x558a764a8ef0 .param/str "pFifoBlockRam" 0 4 23, "yes";
P_0x558a764a8f30 .param/l "pFifoDepth" 0 4 21, +C4<00000000000000000000000100000000>;
L_0x558a7626cbf0 .functor BUFZ 1, v0x558a7629d340_0, C4<0>, C4<0>, C4<0>;
L_0x558a762620d0 .functor BUFZ 1, v0x558a7628ed90_0, C4<0>, C4<0>, C4<0>;
L_0x558a76269860 .functor BUFZ 1, v0x558a76283af0_0, C4<0>, C4<0>, C4<0>;
L_0x558a76268be0 .functor BUFZ 32, L_0x558a762273d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f71c7cd02e8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x558a762b5fc0_0 .net/2u *"_ivl_5", 7 0, L_0x7f71c7cd02e8;  1 drivers
v0x558a762b4ff0_0 .net "iCLK", 0 0, v0x558a7625dd10_0;  alias, 1 drivers
v0x558a762ccfc0_0 .net "iRe", 0 0, v0x558a7626bea0_0;  1 drivers
v0x558a7628f310_0 .net "iWd", 31 0, v0x558a7625dbb0_0;  1 drivers
v0x558a7629d7c0_0 .net "iWe", 0 0, v0x558a7626c320_0;  1 drivers
v0x558a7629cec0_0 .net "inARST", 0 0, v0x558a7625da50_0;  1 drivers
v0x558a7628f1b0_0 .net "oEmp", 0 0, L_0x558a762620d0;  alias, 1 drivers
v0x558a7628ec30_0 .net "oFull", 0 0, L_0x558a7626cbf0;  alias, 1 drivers
v0x558a7628f050_0 .net "oRd", 31 0, L_0x558a76268be0;  alias, 1 drivers
v0x558a7628eef0_0 .net "oRvd", 0 0, L_0x558a76269860;  alias, 1 drivers
v0x558a7628ed90_0 .var "qEmp", 0 0;
v0x558a7629d340_0 .var "qFull", 0 0;
v0x558a76280e00_0 .var "qRe", 0 0;
v0x558a7627dee0 .array "qWd", 0 1, 15 0;
v0x558a7627a1b0_0 .var "qWe", 0 0;
v0x558a76284ac0_0 .var "rRa", 7 0;
v0x558a76283af0_0 .var "rRe", 0 0;
v0x558a7629bf50_0 .var "rWa", 7 0;
v0x558a7629a380_0 .net "wRd", 31 0, L_0x558a762273d0;  1 drivers
v0x558a7625d8f0_0 .net "wWa", 7 0, L_0x558a76226f50;  1 drivers
E_0x558a76162b10/0 .event edge, v0x558a7625d8f0_0, v0x558a76412030_0, v0x558a763bb9b0_0, v0x558a7629d7c0_0;
E_0x558a76162b10/1 .event edge, v0x558a7629d340_0, v0x558a762ccfc0_0, v0x558a7628ed90_0;
E_0x558a76162b10 .event/or E_0x558a76162b10/0, E_0x558a76162b10/1;
E_0x558a764c0640/0 .event negedge, v0x558a7629cec0_0;
E_0x558a764c0640/1 .event posedge, v0x558a764bbfb0_0;
E_0x558a764c0640 .event/or E_0x558a764c0640/0, E_0x558a764c0640/1;
L_0x558a762273d0 .concat8 [ 16 16 0 0], v0x558a763baab0_0, v0x558a762de7a0_0;
L_0x558a76226f50 .arith/sum 8, v0x558a7629bf50_0, L_0x7f71c7cd02e8;
S_0x558a764a91e0 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 4 180, 4 180 0, S_0x558a764a8a00;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x558a764a91e0
v0x558a761b9130_0 .var/i "i", 31 0;
v0x558a763c4740_0 .var "iVAL", 31 0;
TD_SyncFifoController_tb.SyncFifoController.fBitWidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558a761b9130_0, 0, 32;
T_1.16 ;
    %load/vec4 v0x558a761b9130_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.17, 5;
    %load/vec4 v0x558a763c4740_0;
    %load/vec4 v0x558a761b9130_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.18, 8;
    %load/vec4 v0x558a761b9130_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_1.18 ;
    %load/vec4 v0x558a761b9130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558a761b9130_0, 0, 32;
    %jmp T_1.16;
T_1.17 ;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_1.20, 4;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %subi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_1.20 ;
    %end;
S_0x558a764a95d0 .scope function.vec4.s8, "f_barm_gennum" "f_barm_gennum" 4 156, 4 156 0, S_0x558a764a8a00;
 .timescale 0 0;
; Variable f_barm_gennum is vec4 return value of scope S_0x558a764a95d0
v0x558a764443d0_0 .var/i "i", 31 0;
v0x558a764446d0_0 .var "lpDataWidth", 31 0;
v0x558a763c4d40_0 .var "pFifoBitWidth", 31 0;
TD_SyncFifoController_tb.SyncFifoController.f_barm_gennum ;
    %load/vec4 v0x558a763c4d40_0;
    %load/vec4 v0x558a764446d0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_2.22, 5;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %jmp T_2.23;
T_2.22 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %load/vec4 v0x558a763c4d40_0;
    %store/vec4 v0x558a764443d0_0, 0, 32;
T_2.24 ;
    %load/vec4 v0x558a764446d0_0;
    %load/vec4 v0x558a764443d0_0;
    %cmp/u;
    %jmp/0xz T_2.25, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %retload/vec4 0;
    %pushi/vec4 1, 0, 8;
    %add;
    %ret/vec4 0, 0, 8;
    %load/vec4 v0x558a764443d0_0;
    %load/vec4 v0x558a764446d0_0;
    %sub;
    %store/vec4 v0x558a764443d0_0, 0, 32;
    %jmp T_2.24;
T_2.25 ;
T_2.23 ;
    %end;
S_0x558a764a99f0 .scope function.vec4.s8, "f_get_datawidth" "f_get_datawidth" 4 140, 4 140 0, S_0x558a764a8a00;
 .timescale 0 0;
; Variable f_get_datawidth is vec4 return value of scope S_0x558a764a99f0
v0x558a763c4bc0_0 .var "pFifoDepth", 31 0;
TD_SyncFifoController_tb.SyncFifoController.f_get_datawidth ;
    %load/vec4 v0x558a763c4bc0_0;
    %dup/vec4;
    %pushi/vec4 256, 0, 32;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 32;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 1024, 0, 32;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2048, 0, 32;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 4096, 0, 32;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_3.32;
T_3.26 ;
    %pushi/vec4 16, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_3.32;
T_3.27 ;
    %pushi/vec4 8, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_3.32;
T_3.28 ;
    %pushi/vec4 4, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_3.32;
T_3.29 ;
    %pushi/vec4 2, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_3.32;
T_3.30 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_3.32;
T_3.32 ;
    %pop/vec4 1;
    %end;
S_0x558a764a9de0 .scope generate, "genblk1[0]" "genblk1[0]" 4 101, 4 101 0, S_0x558a764a8a00;
 .timescale 0 0;
P_0x558a7629df30 .param/l "x" 0 4 101, +C4<00>;
E_0x558a7629a200 .event edge, v0x558a7628f310_0;
S_0x558a764b7b40 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 106, 5 12 0, S_0x558a764a9de0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iCLK";
P_0x558a761d0140 .param/l "pAddrWidth" 0 5 14, C4<00001000>;
P_0x558a761d0180 .param/l "pDataWidth" 0 5 13, C4<00010000>;
v0x558a763bbfb0_0 .net "iCLK", 0 0, v0x558a7625dd10_0;  alias, 1 drivers
v0x558a763a6e70_0 .net "iRa", 7 0, v0x558a76284ac0_0;  1 drivers
v0x558a7631a4c0_0 .net "iRe", 0 0, v0x558a76280e00_0;  1 drivers
v0x558a7630c940_0 .net "iWa", 7 0, v0x558a7629bf50_0;  1 drivers
v0x558a7627dee0_0 .array/port v0x558a7627dee0, 0;
v0x558a76336a30_0 .net "iWd", 15 0, v0x558a7627dee0_0;  1 drivers
v0x558a76335ad0_0 .net "iWe", 0 0, v0x558a7627a1b0_0;  1 drivers
v0x558a763a7170_0 .net "oRd", 15 0, v0x558a763baab0_0;  1 drivers
S_0x558a764a8680 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 57, 6 36 0, S_0x558a764b7b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 16 "WDATA";
    .port_info 4 /INPUT 8 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 16 "RDATA";
    .port_info 8 /INPUT 8 "RADDR";
P_0x558a764c12e0 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558a764c1320 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558a764c1360 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558a764c13a0 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558a764c13e0 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558a764c1420 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558a764c1460 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558a764c14a0 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558a764c14e0 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558a764c1520 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558a764c1560 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558a764c15a0 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558a764c15e0 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558a764c1620 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558a764c1660 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558a764c16a0 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558a764c16e0 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558a764c1720 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558a764c1760 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558a764c17a0 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558a764c17e0 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x558a764c1820 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x558a764c1860 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x558a764c18a0 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001000>;
P_0x558a764c18e0 .param/l "READ_WIDTH" 0 6 49, C4<00010000>;
P_0x558a764c1920 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x558a764c1960 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x558a764c19a0 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x558a764c19e0 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x558a764c1a20 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001000>;
P_0x558a764c1a60 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x558a764c1aa0 .param/l "WRITE_WIDTH" 0 6 50, C4<00010000>;
L_0x558a764bcd30 .functor BUFZ 1, v0x558a7627a1b0_0, C4<0>, C4<0>, C4<0>;
L_0x558a763cb3f0 .functor BUFZ 1, v0x558a7627a1b0_0, C4<0>, C4<0>, C4<0>;
L_0x558a762d64e0 .functor BUFZ 1, v0x558a76280e00_0, C4<0>, C4<0>, C4<0>;
L_0x558a762f1dc0 .functor BUFZ 8, v0x558a7629bf50_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x558a762be500 .functor BUFZ 8, v0x558a76284ac0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x558a76226da0 .functor BUFZ 1, v0x558a7625dd10_0, C4<0>, C4<0>, C4<0>;
L_0x7f71c7cd0060 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f71c803f8e8 .resolv tri, L_0x7f71c7cd0060, L_0x558a763cb3f0;
L_0x558a7626a930 .functor BUFZ 1, RS_0x7f71c803f8e8, C4<0>, C4<0>, C4<0>;
L_0x7f71c7cd0018 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f71c803f9a8 .resolv tri, L_0x7f71c7cd0018, L_0x558a764bcd30;
L_0x558a762694c0 .functor BUFZ 1, RS_0x7f71c803f9a8, C4<0>, C4<0>, C4<0>;
L_0x558a7626c020 .functor BUFZ 1, v0x558a7625dd10_0, C4<0>, C4<0>, C4<0>;
L_0x7f71c7cd00a8 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f71c803f7f8 .resolv tri, L_0x7f71c7cd00a8, L_0x558a762d64e0;
L_0x558a7626c1a0 .functor BUFZ 1, RS_0x7f71c803f7f8, C4<0>, C4<0>, C4<0>;
v0x558a76412030_0 .net "RADDR", 7 0, v0x558a76284ac0_0;  alias, 1 drivers
L_0x7f71c7cd0138 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f71c803f648 .resolv tri, L_0x7f71c7cd0138, L_0x558a762be500;
v0x558a76444b00_0 .net8 "RADDR_net", 7 0, RS_0x7f71c803f648;  2 drivers, strength-aware
v0x558a763cd2b0_0 .net "RCLK", 0 0, v0x558a7625dd10_0;  alias, 1 drivers
v0x558a763bbcb0_0 .net "RCLK_i", 0 0, L_0x558a7626c020;  1 drivers
v0x558a763bb6b0_0 .net "RDATA", 15 0, v0x558a763baab0_0;  alias, 1 drivers
v0x558a763bb0b0_0 .var "RDATA_early", 15 0;
v0x558a763bac30_0 .var "RDATA_late", 15 0;
v0x558a763baab0_0 .var "RDATA_out", 15 0;
v0x558a764006e0_0 .var "RDATA_reg", 15 0;
v0x558a763ccd50_0 .net "RE", 0 0, v0x558a76280e00_0;  alias, 1 drivers
v0x558a763baf30_0 .net "RE_i", 0 0, L_0x558a7626c1a0;  1 drivers
v0x558a763bbb30_0 .net8 "RE_net", 0 0, RS_0x7f71c803f7f8;  2 drivers, strength-aware
v0x558a763bb9b0_0 .net "WADDR", 7 0, v0x558a7629bf50_0;  alias, 1 drivers
L_0x7f71c7cd00f0 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f71c803f858 .resolv tri, L_0x7f71c7cd00f0, L_0x558a762f1dc0;
v0x558a763bb830_0 .net8 "WADDR_net", 7 0, RS_0x7f71c803f858;  2 drivers, strength-aware
v0x558a763bb530_0 .net "WCLK", 0 0, v0x558a7625dd10_0;  alias, 1 drivers
v0x558a763bb3b0_0 .net "WCLKE", 0 0, v0x558a7627a1b0_0;  alias, 1 drivers
v0x558a763bb230_0 .net "WCLKE_i", 0 0, L_0x558a7626a930;  1 drivers
v0x558a763badb0_0 .net8 "WCLKE_net", 0 0, RS_0x7f71c803f8e8;  2 drivers, strength-aware
v0x558a763bbe30_0 .net "WCLK_i", 0 0, L_0x558a76226da0;  1 drivers
v0x558a763a6b70_0 .net "WDATA", 15 0, v0x558a7627dee0_0;  alias, 1 drivers
v0x558a763a6cf0_0 .net "WE", 0 0, v0x558a7627a1b0_0;  alias, 1 drivers
v0x558a763b1ad0_0 .net "WE_i", 0 0, L_0x558a762694c0;  1 drivers
v0x558a763af5a0_0 .net8 "WE_net", 0 0, RS_0x7f71c803f9a8;  2 drivers, strength-aware
v0x558a763ba8b0_0 .var/i "i", 31 0;
v0x558a763bc130 .array "mem", 0 5119, 0 0;
E_0x558a76299f40 .event posedge, v0x558a763bbcb0_0;
E_0x558a764942d0 .event posedge, v0x558a763bbe30_0;
S_0x558a76494990 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x558a764a8680;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x558a76494990
v0x558a76444550_0 .var/i "w1", 31 0;
v0x558a763cd410_0 .var/i "w2", 31 0;
TD_SyncFifoController_tb.SyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x558a76444550_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558a76444550_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558a76444550_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558a76444550_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558a76444550_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558a763cd410_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558a763cd410_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558a763cd410_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558a763cd410_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558a763cd410_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x558a76444550_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558a76444550_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558a76444550_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558a763cd410_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558a763cd410_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558a763cd410_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x558a76494db0 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x558a764a8680;
 .timescale 0 0;
S_0x558a764951a0 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x558a764a8680;
 .timescale 0 0;
v0x558a76412460_0 .var "addr", 7 0;
v0x558a76411eb0_0 .var "rdata", 15 0;
TD_SyncFifoController_tb.SyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558a763ba8b0_0, 0, 32;
T_5.33 ;
    %load/vec4 v0x558a763ba8b0_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_5.34, 5;
    %load/vec4 v0x558a76412460_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x558a763ba8b0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x558a763bc130, 4;
    %ix/getv/s 4, v0x558a763ba8b0_0;
    %store/vec4 v0x558a76411eb0_0, 4, 1;
    %load/vec4 v0x558a763ba8b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558a763ba8b0_0, 0, 32;
    %jmp T_5.33;
T_5.34 ;
    %end;
S_0x558a764a37b0 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x558a764a8680;
 .timescale 0 0;
v0x558a76411bb0_0 .var "addr", 7 0;
v0x558a76411d30_0 .var "wdata", 15 0;
TD_SyncFifoController_tb.SyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558a763ba8b0_0, 0, 32;
T_6.35 ;
    %load/vec4 v0x558a763ba8b0_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_6.36, 5;
    %load/vec4 v0x558a76411d30_0;
    %load/vec4 v0x558a763ba8b0_0;
    %part/s 1;
    %load/vec4 v0x558a76411bb0_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x558a763ba8b0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x558a763bc130, 4, 0;
    %load/vec4 v0x558a763ba8b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558a763ba8b0_0, 0, 32;
    %jmp T_6.35;
T_6.36 ;
    %end;
S_0x558a764a7c00 .scope generate, "genblk1[1]" "genblk1[1]" 4 101, 4 101 0, S_0x558a764a8a00;
 .timescale 0 0;
P_0x558a7625f510 .param/l "x" 0 4 101, +C4<01>;
S_0x558a764a7f80 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 106, 5 12 0, S_0x558a764a7c00;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iCLK";
P_0x558a764be370 .param/l "pAddrWidth" 0 5 14, C4<00001000>;
P_0x558a764be3b0 .param/l "pDataWidth" 0 5 13, C4<00010000>;
v0x558a762c04f0_0 .net "iCLK", 0 0, v0x558a7625dd10_0;  alias, 1 drivers
v0x558a762c0a70_0 .net "iRa", 7 0, v0x558a76284ac0_0;  alias, 1 drivers
v0x558a762c0910_0 .net "iRe", 0 0, v0x558a76280e00_0;  alias, 1 drivers
v0x558a762b1e90_0 .net "iWa", 7 0, v0x558a7629bf50_0;  alias, 1 drivers
v0x558a7627dee0_1 .array/port v0x558a7627dee0, 1;
v0x558a762b2300_0 .net "iWd", 15 0, v0x558a7627dee0_1;  1 drivers
v0x558a762af3e0_0 .net "iWe", 0 0, v0x558a7627a1b0_0;  alias, 1 drivers
v0x558a762ab6b0_0 .net "oRd", 15 0, v0x558a762de7a0_0;  1 drivers
S_0x558a764a8300 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 57, 6 36 0, S_0x558a764a7f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 16 "WDATA";
    .port_info 4 /INPUT 8 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 16 "RDATA";
    .port_info 8 /INPUT 8 "RADDR";
P_0x558a764c1af0 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558a764c1b30 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558a764c1b70 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558a764c1bb0 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558a764c1bf0 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558a764c1c30 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558a764c1c70 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558a764c1cb0 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558a764c1cf0 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558a764c1d30 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558a764c1d70 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558a764c1db0 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558a764c1df0 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558a764c1e30 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558a764c1e70 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558a764c1eb0 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558a764c1ef0 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558a764c1f30 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558a764c1f70 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558a764c1fb0 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558a764c1ff0 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x558a764c2030 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x558a764c2070 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x558a764c20b0 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001000>;
P_0x558a764c20f0 .param/l "READ_WIDTH" 0 6 49, C4<00010000>;
P_0x558a764c2130 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x558a764c2170 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x558a764c21b0 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x558a764c21f0 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x558a764c2230 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001000>;
P_0x558a764c2270 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x558a764c22b0 .param/l "WRITE_WIDTH" 0 6 50, C4<00010000>;
L_0x558a76267740 .functor BUFZ 1, v0x558a7627a1b0_0, C4<0>, C4<0>, C4<0>;
L_0x558a762685e0 .functor BUFZ 1, v0x558a7627a1b0_0, C4<0>, C4<0>, C4<0>;
L_0x558a76262750 .functor BUFZ 1, v0x558a76280e00_0, C4<0>, C4<0>, C4<0>;
L_0x558a76267a90 .functor BUFZ 8, v0x558a7629bf50_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x558a76268460 .functor BUFZ 8, v0x558a76284ac0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x558a762624f0 .functor BUFZ 1, v0x558a7625dd10_0, C4<0>, C4<0>, C4<0>;
L_0x7f71c7cd01c8 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f71c8040068 .resolv tri, L_0x7f71c7cd01c8, L_0x558a762685e0;
L_0x558a7626c670 .functor BUFZ 1, RS_0x7f71c8040068, C4<0>, C4<0>, C4<0>;
L_0x7f71c7cd0180 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f71c8040128 .resolv tri, L_0x7f71c7cd0180, L_0x558a76267740;
L_0x558a7626c7d0 .functor BUFZ 1, RS_0x7f71c8040128, C4<0>, C4<0>, C4<0>;
L_0x558a76269690 .functor BUFZ 1, v0x558a7625dd10_0, C4<0>, C4<0>, C4<0>;
L_0x7f71c7cd0210 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f71c803ffd8 .resolv tri, L_0x7f71c7cd0210, L_0x558a76262750;
L_0x558a7626cd50 .functor BUFZ 1, RS_0x7f71c803ffd8, C4<0>, C4<0>, C4<0>;
v0x558a762d8200_0 .net "RADDR", 7 0, v0x558a76284ac0_0;  alias, 1 drivers
L_0x7f71c7cd02a0 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f71c803fe58 .resolv tri, L_0x7f71c7cd02a0, L_0x558a76268460;
v0x558a762d8780_0 .net8 "RADDR_net", 7 0, RS_0x7f71c803fe58;  2 drivers, strength-aware
v0x558a76317950_0 .net "RCLK", 0 0, v0x558a7625dd10_0;  alias, 1 drivers
v0x558a762d88e0_0 .net "RCLK_i", 0 0, L_0x558a76269690;  1 drivers
v0x558a762f1ed0_0 .net "RDATA", 15 0, v0x558a762de7a0_0;  alias, 1 drivers
v0x558a762f3ae0_0 .var "RDATA_early", 15 0;
v0x558a762f4060_0 .var "RDATA_late", 15 0;
v0x558a762de7a0_0 .var "RDATA_out", 15 0;
v0x558a762dff30_0 .var "RDATA_reg", 15 0;
v0x558a762deaa0_0 .net "RE", 0 0, v0x558a76280e00_0;  alias, 1 drivers
v0x558a762d8620_0 .net "RE_i", 0 0, L_0x558a7626cd50;  1 drivers
v0x558a762f3c40_0 .net8 "RE_net", 0 0, RS_0x7f71c803ffd8;  2 drivers, strength-aware
v0x558a7632c1e0_0 .net "WADDR", 7 0, v0x558a7629bf50_0;  alias, 1 drivers
L_0x7f71c7cd0258 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f71c8040008 .resolv tri, L_0x7f71c7cd0258, L_0x558a76267a90;
v0x558a7632c650_0 .net8 "WADDR_net", 7 0, RS_0x7f71c8040008;  2 drivers, strength-aware
v0x558a762fdb00_0 .net "WCLK", 0 0, v0x558a7625dd10_0;  alias, 1 drivers
v0x558a762f3f00_0 .net "WCLKE", 0 0, v0x558a7627a1b0_0;  alias, 1 drivers
v0x558a762f41c0_0 .net "WCLKE_i", 0 0, L_0x558a7626c670;  1 drivers
v0x558a762f3980_0 .net8 "WCLKE_net", 0 0, RS_0x7f71c8040068;  2 drivers, strength-aware
v0x558a762f3da0_0 .net "WCLK_i", 0 0, L_0x558a762624f0;  1 drivers
v0x558a76323470_0 .net "WDATA", 15 0, v0x558a7627dee0_1;  alias, 1 drivers
v0x558a762c1710_0 .net "WE", 0 0, v0x558a7627a1b0_0;  alias, 1 drivers
v0x558a762c0390_0 .net "WE_i", 0 0, L_0x558a7626c7d0;  1 drivers
v0x558a762c07b0_0 .net8 "WE_net", 0 0, RS_0x7f71c8040128;  2 drivers, strength-aware
v0x558a762c0650_0 .var/i "i", 31 0;
v0x558a762be610 .array "mem", 0 5119, 0 0;
E_0x558a76280270 .event posedge, v0x558a762d88e0_0;
E_0x558a762802f0 .event posedge, v0x558a762f3da0_0;
S_0x558a76280350 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x558a764a8300;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x558a76280350
v0x558a763a6ff0_0 .var/i "w1", 31 0;
v0x558a763177d0_0 .var/i "w2", 31 0;
TD_SyncFifoController_tb.SyncFifoController.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x558a763a6ff0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558a763a6ff0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558a763a6ff0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558a763a6ff0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558a763a6ff0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558a763177d0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558a763177d0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558a763177d0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558a763177d0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558a763177d0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x558a763a6ff0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558a763a6ff0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558a763a6ff0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558a763177d0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558a763177d0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558a763177d0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x558a7627d5e0 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x558a764a8300;
 .timescale 0 0;
S_0x558a7627d7e0 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x558a764a8300;
 .timescale 0 0;
v0x558a762d80a0_0 .var "addr", 7 0;
v0x558a762d84c0_0 .var "rdata", 15 0;
TD_SyncFifoController_tb.SyncFifoController.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558a762c0650_0, 0, 32;
T_8.37 ;
    %load/vec4 v0x558a762c0650_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_8.38, 5;
    %load/vec4 v0x558a762d80a0_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x558a762c0650_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x558a762be610, 4;
    %ix/getv/s 4, v0x558a762c0650_0;
    %store/vec4 v0x558a762d84c0_0, 4, 1;
    %load/vec4 v0x558a762c0650_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558a762c0650_0, 0, 32;
    %jmp T_8.37;
T_8.38 ;
    %end;
S_0x558a762794e0 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x558a764a8300;
 .timescale 0 0;
v0x558a762d8360_0 .var "addr", 7 0;
v0x558a762d65f0_0 .var "wdata", 15 0;
TD_SyncFifoController_tb.SyncFifoController.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558a762c0650_0, 0, 32;
T_9.39 ;
    %load/vec4 v0x558a762c0650_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_9.40, 5;
    %load/vec4 v0x558a762d65f0_0;
    %load/vec4 v0x558a762c0650_0;
    %part/s 1;
    %load/vec4 v0x558a762d8360_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x558a762c0650_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x558a762be610, 4, 0;
    %load/vec4 v0x558a762c0650_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558a762c0650_0, 0, 32;
    %jmp T_9.39;
T_9.40 ;
    %end;
S_0x558a76283330 .scope task, "reset_init" "reset_init" 2 33, 2 33 0, S_0x558a76496e70;
 .timescale -9 -12;
TD_SyncFifoController_tb.reset_init ;
    %delay 10000, 0;
    %load/vec4 v0x558a7625da50_0;
    %inv;
    %store/vec4 v0x558a7625da50_0, 0, 1;
    %load/vec4 v0x558a7625d790_0;
    %inv;
    %store/vec4 v0x558a7625d790_0, 0, 1;
    %delay 10000, 0;
    %end;
    .scope S_0x558a764a8680;
T_11 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558a763baab0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558a764006e0_0, 0, 16;
    %end;
    .thread T_11;
    .scope S_0x558a764a8680;
T_12 ;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x558a763cd410_0, 0, 32;
    %store/vec4 v0x558a76444550_0, 0, 32;
    %callf/vec4 TD_SyncFifoController_tb.SyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x558a76494990;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x558a764c18e0, P_0x558a764c1aa0 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_12.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558a763ba8b0_0, 0, 32;
T_12.2 ;
    %load/vec4 v0x558a763ba8b0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_12.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558a763ba8b0_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x558a763ba8b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558a763bc130, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558a763ba8b0_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x558a763ba8b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558a763bc130, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558a763ba8b0_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x558a763ba8b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558a763bc130, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558a763ba8b0_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x558a763ba8b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558a763bc130, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558a763ba8b0_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x558a763ba8b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558a763bc130, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558a763ba8b0_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x558a763ba8b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558a763bc130, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558a763ba8b0_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x558a763ba8b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558a763bc130, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558a763ba8b0_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x558a763ba8b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558a763bc130, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558a763ba8b0_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x558a763ba8b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558a763bc130, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558a763ba8b0_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x558a763ba8b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558a763bc130, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558a763ba8b0_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x558a763ba8b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558a763bc130, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558a763ba8b0_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x558a763ba8b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558a763bc130, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558a763ba8b0_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x558a763ba8b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558a763bc130, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558a763ba8b0_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x558a763ba8b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558a763bc130, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558a763ba8b0_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x558a763ba8b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558a763bc130, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558a763ba8b0_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x558a763ba8b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558a763bc130, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558a763ba8b0_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x558a763ba8b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558a763bc130, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558a763ba8b0_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x558a763ba8b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558a763bc130, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558a763ba8b0_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x558a763ba8b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558a763bc130, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558a763ba8b0_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x558a763ba8b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558a763bc130, 4, 0;
    %load/vec4 v0x558a763ba8b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558a763ba8b0_0, 0, 32;
    %jmp T_12.2;
T_12.3 ;
    %end;
    .thread T_12;
    .scope S_0x558a764a8680;
T_13 ;
    %wait E_0x558a764942d0;
    %load/vec4 v0x558a763b1ad0_0;
    %load/vec4 v0x558a763bb230_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %delay 0, 0;
    %load/vec4 v0x558a763bb830_0;
    %store/vec4 v0x558a76411bb0_0, 0, 8;
    %load/vec4 v0x558a763a6b70_0;
    %store/vec4 v0x558a76411d30_0, 0, 16;
    %fork TD_SyncFifoController_tb.SyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x558a764a37b0;
    %join;
    %delay 0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x558a764a8680;
T_14 ;
    %wait E_0x558a76299f40;
    %load/vec4 v0x558a763baf30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x558a76444b00_0;
    %store/vec4 v0x558a76412460_0, 0, 8;
    %fork TD_SyncFifoController_tb.SyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x558a764951a0;
    %join;
    %load/vec4 v0x558a76411eb0_0;
    %store/vec4 v0x558a763bb0b0_0, 0, 16;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x558a76444b00_0;
    %store/vec4 v0x558a76412460_0, 0, 8;
    %fork TD_SyncFifoController_tb.SyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x558a764951a0;
    %join;
    %load/vec4 v0x558a76411eb0_0;
    %store/vec4 v0x558a763bac30_0, 0, 16;
    %load/vec4 v0x558a763bb0b0_0;
    %store/vec4 v0x558a763baab0_0, 0, 16;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x558a764a9de0;
T_15 ;
    %wait E_0x558a7629a200;
    %load/vec4 v0x558a7628f310_0;
    %parti/s 16, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a7627dee0, 0, 4;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x558a764a8300;
T_16 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558a762de7a0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558a762dff30_0, 0, 16;
    %end;
    .thread T_16;
    .scope S_0x558a764a8300;
T_17 ;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x558a763177d0_0, 0, 32;
    %store/vec4 v0x558a763a6ff0_0, 0, 32;
    %callf/vec4 TD_SyncFifoController_tb.SyncFifoController.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x558a76280350;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x558a764c20f0, P_0x558a764c22b0 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_17.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558a762c0650_0, 0, 32;
T_17.2 ;
    %load/vec4 v0x558a762c0650_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_17.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558a762c0650_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x558a762c0650_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558a762be610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558a762c0650_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x558a762c0650_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558a762be610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558a762c0650_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x558a762c0650_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558a762be610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558a762c0650_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x558a762c0650_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558a762be610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558a762c0650_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x558a762c0650_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558a762be610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558a762c0650_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x558a762c0650_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558a762be610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558a762c0650_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x558a762c0650_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558a762be610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558a762c0650_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x558a762c0650_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558a762be610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558a762c0650_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x558a762c0650_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558a762be610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558a762c0650_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x558a762c0650_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558a762be610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558a762c0650_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x558a762c0650_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558a762be610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558a762c0650_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x558a762c0650_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558a762be610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558a762c0650_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x558a762c0650_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558a762be610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558a762c0650_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x558a762c0650_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558a762be610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558a762c0650_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x558a762c0650_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558a762be610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558a762c0650_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x558a762c0650_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558a762be610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558a762c0650_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x558a762c0650_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558a762be610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558a762c0650_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x558a762c0650_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558a762be610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558a762c0650_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x558a762c0650_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558a762be610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558a762c0650_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x558a762c0650_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558a762be610, 4, 0;
    %load/vec4 v0x558a762c0650_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558a762c0650_0, 0, 32;
    %jmp T_17.2;
T_17.3 ;
    %end;
    .thread T_17;
    .scope S_0x558a764a8300;
T_18 ;
    %wait E_0x558a762802f0;
    %load/vec4 v0x558a762c0390_0;
    %load/vec4 v0x558a762f41c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %delay 0, 0;
    %load/vec4 v0x558a7632c650_0;
    %store/vec4 v0x558a762d8360_0, 0, 8;
    %load/vec4 v0x558a76323470_0;
    %store/vec4 v0x558a762d65f0_0, 0, 16;
    %fork TD_SyncFifoController_tb.SyncFifoController.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x558a762794e0;
    %join;
    %delay 0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x558a764a8300;
T_19 ;
    %wait E_0x558a76280270;
    %load/vec4 v0x558a762d8620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x558a762d8780_0;
    %store/vec4 v0x558a762d80a0_0, 0, 8;
    %fork TD_SyncFifoController_tb.SyncFifoController.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x558a7627d7e0;
    %join;
    %load/vec4 v0x558a762d84c0_0;
    %store/vec4 v0x558a762f3ae0_0, 0, 16;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x558a762d8780_0;
    %store/vec4 v0x558a762d80a0_0, 0, 8;
    %fork TD_SyncFifoController_tb.SyncFifoController.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x558a7627d7e0;
    %join;
    %load/vec4 v0x558a762d84c0_0;
    %store/vec4 v0x558a762f4060_0, 0, 16;
    %load/vec4 v0x558a762f3ae0_0;
    %store/vec4 v0x558a762de7a0_0, 0, 16;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x558a764a7c00;
T_20 ;
    %wait E_0x558a7629a200;
    %load/vec4 v0x558a7628f310_0;
    %parti/s 16, 16, 6;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a7627dee0, 0, 4;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x558a764a8a00;
T_21 ;
    %wait E_0x558a764c0640;
    %load/vec4 v0x558a7629cec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558a7629bf50_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x558a7627a1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x558a7625d8f0_0;
    %assign/vec4 v0x558a7629bf50_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x558a7629bf50_0;
    %assign/vec4 v0x558a7629bf50_0, 0;
T_21.3 ;
T_21.1 ;
    %load/vec4 v0x558a7629cec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558a76284ac0_0, 0;
    %jmp T_21.5;
T_21.4 ;
    %load/vec4 v0x558a76280e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x558a76284ac0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x558a76284ac0_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x558a76284ac0_0;
    %assign/vec4 v0x558a76284ac0_0, 0;
T_21.7 ;
T_21.5 ;
    %load/vec4 v0x558a7629cec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a76283af0_0, 0;
    %jmp T_21.9;
T_21.8 ;
    %load/vec4 v0x558a76280e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558a76283af0_0, 0;
    %jmp T_21.11;
T_21.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a76283af0_0, 0;
T_21.11 ;
T_21.9 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x558a764a8a00;
T_22 ;
    %wait E_0x558a76162b10;
    %load/vec4 v0x558a7625d8f0_0;
    %load/vec4 v0x558a76284ac0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x558a7629d340_0, 0;
    %load/vec4 v0x558a7629bf50_0;
    %load/vec4 v0x558a76284ac0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x558a7628ed90_0, 0;
    %load/vec4 v0x558a7629d7c0_0;
    %load/vec4 v0x558a7629d340_0;
    %inv;
    %and;
    %assign/vec4 v0x558a7627a1b0_0, 0;
    %load/vec4 v0x558a762ccfc0_0;
    %load/vec4 v0x558a7628ed90_0;
    %inv;
    %and;
    %assign/vec4 v0x558a76280e00_0, 0;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x558a764a8a00;
T_23 ;
    %vpi_call 4 131 "$display", "--- lpDataWidth %d bit", P_0x558a764a8e30 {0 0 0};
    %vpi_call 4 132 "$display", "--- lpBramGenNum %d Depth", P_0x558a764a8df0 {0 0 0};
    %end;
    .thread T_23;
    .scope S_0x558a76497000;
T_24 ;
    %wait E_0x558a76193480;
    %load/vec4 v0x558a764bce50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a76188d80_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x558a763c48c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a76188d80_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x558a76188d80_0;
    %addi 1, 0, 1;
    %assign/vec4 v0x558a76188d80_0, 0;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x558a76497000;
T_25 ;
    %wait E_0x558a7619b3d0;
    %load/vec4 v0x558a76188d80_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x558a763c48c0_0, 0, 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x558a76497000;
T_26 ;
    %wait E_0x558a76193480;
    %load/vec4 v0x558a764bce50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558a764712d0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x558a761ac680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558a764712d0_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x558a763c48c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %load/vec4 v0x558a764712d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x558a764712d0_0, 0;
    %jmp T_26.5;
T_26.4 ;
    %load/vec4 v0x558a764712d0_0;
    %assign/vec4 v0x558a764712d0_0, 0;
T_26.5 ;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x558a76497000;
T_27 ;
    %wait E_0x558a76193220;
    %pushi/vec4 1, 0, 8;
    %load/vec4 v0x558a764712d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x558a761ac680_0, 0;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x558a76497000;
T_28 ;
    %wait E_0x558a76193480;
    %load/vec4 v0x558a764bce50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a7613f3d0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x558a761ac680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x558a7613f3d0_0;
    %inv;
    %assign/vec4 v0x558a7613f3d0_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x558a7613f3d0_0;
    %assign/vec4 v0x558a7613f3d0_0, 0;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x558a76496e70;
T_29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558a7625dd10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558a7625d790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558a7625da50_0, 0, 1;
    %end;
    .thread T_29;
    .scope S_0x558a76496e70;
T_30 ;
    %delay 1000, 0;
    %load/vec4 v0x558a7625dd10_0;
    %inv;
    %store/vec4 v0x558a7625dd10_0, 0, 1;
    %jmp T_30;
    .thread T_30;
    .scope S_0x558a76496e70;
T_31 ;
    %wait E_0x558a76193480;
    %load/vec4 v0x558a76227e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x558a762277f0_0;
    %assign/vec4 v0x558a7626ba20_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x558a7626ba20_0;
    %assign/vec4 v0x558a7626ba20_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x558a76496e70;
T_32 ;
    %wait E_0x558a76193480;
    %load/vec4 v0x558a7625d790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 131072, 0, 32;
    %assign/vec4 v0x558a7625dbb0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x558a7626c320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x558a7625dbb0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x558a7625dbb0_0, 0;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0x558a7625dbb0_0;
    %assign/vec4 v0x558a7625dbb0_0, 0;
T_32.3 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x558a76496e70;
T_33 ;
    %wait E_0x558a76192d40;
    %load/vec4 v0x558a76227af0_0;
    %inv;
    %assign/vec4 v0x558a7626c320_0, 0;
    %load/vec4 v0x558a76268ee0_0;
    %inv;
    %load/vec4 v0x558a762270d0_0;
    %and;
    %assign/vec4 v0x558a7626bea0_0, 0;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x558a76496e70;
T_34 ;
    %vpi_call 2 109 "$display", "--- SIMLATION START !! ---\012" {0 0 0};
    %vpi_call 2 111 "$dumpfile", "SyncFifoController_tb.vcd" {0 0 0};
    %vpi_call 2 112 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x558a76496e70 {0 0 0};
    %fork TD_SyncFifoController_tb.reset_init, S_0x558a76283330;
    %join;
    %delay 2000000, 0;
    %vpi_call 2 115 "$display", "\012" {0 0 0};
    %vpi_call 2 116 "$display", "--- SIMLATION END !! ---\012" {0 0 0};
    %vpi_call 2 117 "$finish" {0 0 0};
    %end;
    .thread T_34;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "SyncFifoController_tb.v";
    "../../pulse/PulseGenerator.v";
    "../SyncFifoController.v";
    "../TrionSDPBRAM.v";
    "/tools/efinity/2023.1/sim_models/verilog/efx_ram_5k.v";
