/***************************************
* Auto generated by BFGen, do not edit *
***************************************/

/*
   bfgen -o cdefs -I defs/cc26xx/gpt.bf cdefs_use_reg_comment=0                \
     cdefs_use_field_comment=0 cdefs_use_field_get=0 cdefs_use_field_set=0     \
     cdefs_use_field_shift=0 cdefs_use_field_shifted_mask=2                    \
     cdefs_use_field_shifter=2 cdefs_use_reg_comment=0                         \
     cdefs_use_value_comment=0 doc_field_doc_column=0                          \
     doc_field_longname_column=0 doc_lsb_on_left=0 doc_reg_address_column=0    \
     doc_reg_direction_column=0 doc_reg_doc_column=0 doc_reg_longname_column=0 \
     doc_split_width=0
*/

#ifndef _CC26XX_GPT_BFGEN_DEFS_
#define _CC26XX_GPT_BFGEN_DEFS_

#define CC26XX_GPT_CFG_ADDR                          0x00000000
  #define CC26XX_GPT_CFG_CFG(v)                    ((CC26XX_GPT_CFG_CFG_##v) << 0)
    #define CC26XX_GPT_CFG_CFG_32BIT_TIMER           0x00000000
    #define CC26XX_GPT_CFG_CFG_REALTIME_CLOCK        0x00000001
    #define CC26XX_GPT_CFG_CFG_16BIT_TIMER           0x00000004

#define CC26XX_GPT_TNMR_ADDR(ridx)                   (0x00000004 + (ridx) * 4)
#define CC26XX_GPT_TNMR_COUNT                        2
  #define CC26XX_GPT_TNMR_TNMR(v)                  ((CC26XX_GPT_TNMR_TNMR_##v) << 0)
    #define CC26XX_GPT_TNMR_TNMR_ONE_SHOT            0x00000001
    #define CC26XX_GPT_TNMR_TNMR_PERIODIC            0x00000002
    #define CC26XX_GPT_TNMR_TNMR_CAPTURE             0x00000003
  #define CC26XX_GPT_TNMR_TNCM(v)                  ((CC26XX_GPT_TNMR_TNCM_##v) << 2)
    #define CC26XX_GPT_TNMR_TNCM_EDGCNT              0x00000000
    #define CC26XX_GPT_TNMR_TNCM_EDGTIME             0x00000001
  #define CC26XX_GPT_TNMR_TNAMS(v)                 ((CC26XX_GPT_TNMR_TNAMS_##v) << 3)
    #define CC26XX_GPT_TNMR_TNAMS_CAP_COMP           0x00000000
    #define CC26XX_GPT_TNMR_TNAMS_PWM                0x00000001
  #define CC26XX_GPT_TNMR_TNCDIR(v)                ((CC26XX_GPT_TNMR_TNCDIR_##v) << 4)
    #define CC26XX_GPT_TNMR_TNCDIR_DOWN              0x00000000
    #define CC26XX_GPT_TNMR_TNCDIR_UP                0x00000001
  #define CC26XX_GPT_TNMR_TNMIE(v)                 ((CC26XX_GPT_TNMR_TNMIE_##v) << 5)
    #define CC26XX_GPT_TNMR_TNMIE_DIS                0x00000000
    #define CC26XX_GPT_TNMR_TNMIE_EN                 0x00000001
  #define CC26XX_GPT_TNMR_TNWOT(v)                 ((CC26XX_GPT_TNMR_TNWOT_##v) << 6)
    #define CC26XX_GPT_TNMR_TNWOT_NOWAIT             0x00000000
    #define CC26XX_GPT_TNMR_TNWOT_WAIT               0x00000001
  #define CC26XX_GPT_TNMR_TNSNAPS(v)               ((CC26XX_GPT_TNMR_TNSNAPS_##v) << 7)
    #define CC26XX_GPT_TNMR_TNSNAPS_DIS              0x00000000
    #define CC26XX_GPT_TNMR_TNSNAPS_EN               0x00000001
  #define CC26XX_GPT_TNMR_TNILD(v)                 ((CC26XX_GPT_TNMR_TNILD_##v) << 8)
    #define CC26XX_GPT_TNMR_TNILD_CYCLEUPDATE        0x00000000
    #define CC26XX_GPT_TNMR_TNILD_TOUPDATE           0x00000001
  #define CC26XX_GPT_TNMR_TNPWMIE(v)               ((CC26XX_GPT_TNMR_TNPWMIE_##v) << 9)
    #define CC26XX_GPT_TNMR_TNPWMIE_DIS              0x00000000
    #define CC26XX_GPT_TNMR_TNPWMIE_EN               0x00000001
  #define CC26XX_GPT_TNMR_TNMRSU(v)                ((CC26XX_GPT_TNMR_TNMRSU_##v) << 10)
    #define CC26XX_GPT_TNMR_TNMRSU_CYCLEUPDATE       0x00000000
    #define CC26XX_GPT_TNMR_TNMRSU_TOUPDATE          0x00000001
  #define CC26XX_GPT_TNMR_TNPLO(v)                 ((CC26XX_GPT_TNMR_TNPLO_##v) << 11)
    #define CC26XX_GPT_TNMR_TNPLO_LEGACY             0x00000000
    #define CC26XX_GPT_TNMR_TNPLO_CCP_ON_TO          0x00000001
  #define CC26XX_GPT_TNMR_TNCINTD(v)               ((CC26XX_GPT_TNMR_TNCINTD_##v) << 12)
    #define CC26XX_GPT_TNMR_TNCINTD_EN_TO_INTR       0x00000000
    #define CC26XX_GPT_TNMR_TNCINTD_DIS_TO_INTR      0x00000001
  #define CC26XX_GPT_TNMR_TCNCT(v)                 ((CC26XX_GPT_TNMR_TCNCT_##v) << 13)
    #define CC26XX_GPT_TNMR_TCNCT_DIS_CMP            0x00000000
    #define CC26XX_GPT_TNMR_TCNCT_TOG_ON_TO          0x00000001
    #define CC26XX_GPT_TNMR_TCNCT_CLR_ON_TO          0x00000002
    #define CC26XX_GPT_TNMR_TCNCT_SET_ON_TO          0x00000003
    #define CC26XX_GPT_TNMR_TCNCT_SETTOG_ON_TO       0x00000004
    #define CC26XX_GPT_TNMR_TCNCT_CLRTOG_ON_TO       0x00000005
    #define CC26XX_GPT_TNMR_TCNCT_SETCLR_ON_TO       0x00000006
    #define CC26XX_GPT_TNMR_TCNCT_CLRSET_ON_TO       0x00000007

#define CC26XX_GPT_CTL_ADDR                          0x0000000c
  #define CC26XX_GPT_CTL_TAEN(v)                   ((CC26XX_GPT_CTL_TAEN_##v) << 0)
    #define CC26XX_GPT_CTL_TAEN_DIS                  0x00000000
    #define CC26XX_GPT_CTL_TAEN_EN                   0x00000001
  #define CC26XX_GPT_CTL_TASTALL(v)                ((CC26XX_GPT_CTL_TASTALL_##v) << 1)
    #define CC26XX_GPT_CTL_TASTALL_DIS               0x00000000
    #define CC26XX_GPT_CTL_TASTALL_EN                0x00000001
  #define CC26XX_GPT_CTL_TAEVENT(v)                ((CC26XX_GPT_CTL_TAEVENT_##v) << 2)
    #define CC26XX_GPT_CTL_TAEVENT_POS               0x00000000
    #define CC26XX_GPT_CTL_TAEVENT_NEG               0x00000001
    #define CC26XX_GPT_CTL_TAEVENT_BOTH              0x00000003
  #define CC26XX_GPT_CTL_RTCEN(v)                  ((CC26XX_GPT_CTL_RTCEN_##v) << 4)
    #define CC26XX_GPT_CTL_RTCEN_DIS                 0x00000000
    #define CC26XX_GPT_CTL_RTCEN_EN                  0x00000001
  #define CC26XX_GPT_CTL_TAOTE(v)                  ((CC26XX_GPT_CTL_TAOTE_##v) << 5)
    #define CC26XX_GPT_CTL_TAOTE_DIS                 0x00000000
    #define CC26XX_GPT_CTL_TAOTE_EN                  0x00000001
  #define CC26XX_GPT_CTL_TAPWML(v)                 ((CC26XX_GPT_CTL_TAPWML_##v) << 6)
    #define CC26XX_GPT_CTL_TAPWML_NORMAL             0x00000000
    #define CC26XX_GPT_CTL_TAPWML_INVERTED           0x00000001
  #define CC26XX_GPT_CTL_TBEN(v)                   ((CC26XX_GPT_CTL_TBEN_##v) << 8)
    #define CC26XX_GPT_CTL_TBEN_DIS                  0x00000000
    #define CC26XX_GPT_CTL_TBEN_EN                   0x00000001
  #define CC26XX_GPT_CTL_TBSTALL(v)                ((CC26XX_GPT_CTL_TBSTALL_##v) << 9)
    #define CC26XX_GPT_CTL_TBSTALL_DIS               0x00000000
    #define CC26XX_GPT_CTL_TBSTALL_EN                0x00000001
  #define CC26XX_GPT_CTL_TBEVENT(v)                ((CC26XX_GPT_CTL_TBEVENT_##v) << 10)
    #define CC26XX_GPT_CTL_TBEVENT_POS               0x00000000
    #define CC26XX_GPT_CTL_TBEVENT_NEG               0x00000001
    #define CC26XX_GPT_CTL_TBEVENT_BOTH              0x00000003
  #define CC26XX_GPT_CTL_TBOTE(v)                  ((CC26XX_GPT_CTL_TBOTE_##v) << 13)
    #define CC26XX_GPT_CTL_TBOTE_DIS                 0x00000000
    #define CC26XX_GPT_CTL_TBOTE_EN                  0x00000001
  #define CC26XX_GPT_CTL_TBPWML(v)                 ((CC26XX_GPT_CTL_TBPWML_##v) << 14)
    #define CC26XX_GPT_CTL_TBPWML_NORMAL             0x00000000
    #define CC26XX_GPT_CTL_TBPWML_INVERTED           0x00000001

#define CC26XX_GPT_SYNC_ADDR                         0x00000010
  #define CC26XX_GPT_SYNC_SYNC0(v)                 ((CC26XX_GPT_SYNC_SYNC0_##v) << 0)
    #define CC26XX_GPT_SYNC_SYNC0_NOSYNC             0x00000000
    #define CC26XX_GPT_SYNC_SYNC0_TIMERA             0x00000001
    #define CC26XX_GPT_SYNC_SYNC0_TIMERB             0x00000002
    #define CC26XX_GPT_SYNC_SYNC0_BOTH               0x00000003
  #define CC26XX_GPT_SYNC_SYNC1(v)                 ((CC26XX_GPT_SYNC_SYNC1_##v) << 2)
    #define CC26XX_GPT_SYNC_SYNC1_NOSYNC             0x00000000
    #define CC26XX_GPT_SYNC_SYNC1_TIMERA             0x00000001
    #define CC26XX_GPT_SYNC_SYNC1_TIMERB             0x00000002
    #define CC26XX_GPT_SYNC_SYNC1_BOTH               0x00000003
  #define CC26XX_GPT_SYNC_SYNC2(v)                 ((CC26XX_GPT_SYNC_SYNC2_##v) << 4)
    #define CC26XX_GPT_SYNC_SYNC2_NOSYNC             0x00000000
    #define CC26XX_GPT_SYNC_SYNC2_TIMERA             0x00000001
    #define CC26XX_GPT_SYNC_SYNC2_TIMERB             0x00000002
    #define CC26XX_GPT_SYNC_SYNC2_BOTH               0x00000003
  #define CC26XX_GPT_SYNC_SYNC3(v)                 ((CC26XX_GPT_SYNC_SYNC3_##v) << 6)
    #define CC26XX_GPT_SYNC_SYNC3_NOSYNC             0x00000000
    #define CC26XX_GPT_SYNC_SYNC3_TIMERA             0x00000001
    #define CC26XX_GPT_SYNC_SYNC3_TIMERB             0x00000002
    #define CC26XX_GPT_SYNC_SYNC3_BOTH               0x00000003

#define CC26XX_GPT_IMR_ADDR                          0x00000018
  #define CC26XX_GPT_IMR_TATOIM(v)                 ((CC26XX_GPT_IMR_TATOIM_##v) << 0)
    #define CC26XX_GPT_IMR_TATOIM_DIS                0x00000000
    #define CC26XX_GPT_IMR_TATOIM_EN                 0x00000001
  #define CC26XX_GPT_IMR_CAMIM(v)                  ((CC26XX_GPT_IMR_CAMIM_##v) << 1)
    #define CC26XX_GPT_IMR_CAMIM_DIS                 0x00000000
    #define CC26XX_GPT_IMR_CAMIM_EN                  0x00000001
  #define CC26XX_GPT_IMR_CAEIM(v)                  ((CC26XX_GPT_IMR_CAEIM_##v) << 2)
    #define CC26XX_GPT_IMR_CAEIM_DIS                 0x00000000
    #define CC26XX_GPT_IMR_CAEIM_EN                  0x00000001
  #define CC26XX_GPT_IMR_RTCIM(v)                  ((CC26XX_GPT_IMR_RTCIM_##v) << 3)
    #define CC26XX_GPT_IMR_RTCIM_DIS                 0x00000000
    #define CC26XX_GPT_IMR_RTCIM_EN                  0x00000001
  #define CC26XX_GPT_IMR_TAMIM(v)                  ((CC26XX_GPT_IMR_TAMIM_##v) << 4)
    #define CC26XX_GPT_IMR_TAMIM_DIS                 0x00000000
    #define CC26XX_GPT_IMR_TAMIM_EN                  0x00000001
  #define CC26XX_GPT_IMR_DMAAIM(v)                 ((CC26XX_GPT_IMR_DMAAIM_##v) << 5)
    #define CC26XX_GPT_IMR_DMAAIM_DIS                0x00000000
    #define CC26XX_GPT_IMR_DMAAIM_EN                 0x00000001
  #define CC26XX_GPT_IMR_TBTOIM(v)                 ((CC26XX_GPT_IMR_TBTOIM_##v) << 8)
    #define CC26XX_GPT_IMR_TBTOIM_DIS                0x00000000
    #define CC26XX_GPT_IMR_TBTOIM_EN                 0x00000001
  #define CC26XX_GPT_IMR_CBMIM(v)                  ((CC26XX_GPT_IMR_CBMIM_##v) << 9)
    #define CC26XX_GPT_IMR_CBMIM_DIS                 0x00000000
    #define CC26XX_GPT_IMR_CBMIM_EN                  0x00000001
  #define CC26XX_GPT_IMR_CBEIM(v)                  ((CC26XX_GPT_IMR_CBEIM_##v) << 10)
    #define CC26XX_GPT_IMR_CBEIM_DIS                 0x00000000
    #define CC26XX_GPT_IMR_CBEIM_EN                  0x00000001
  #define CC26XX_GPT_IMR_TBMIM(v)                  ((CC26XX_GPT_IMR_TBMIM_##v) << 11)
    #define CC26XX_GPT_IMR_TBMIM_DIS                 0x00000000
    #define CC26XX_GPT_IMR_TBMIM_EN                  0x00000001
  #define CC26XX_GPT_IMR_DMABIM(v)                 ((CC26XX_GPT_IMR_DMABIM_##v) << 13)
    #define CC26XX_GPT_IMR_DMABIM_DIS                0x00000000
    #define CC26XX_GPT_IMR_DMABIM_EN                 0x00000001
  #define CC26XX_GPT_IMR_WUMIS(v)                  ((CC26XX_GPT_IMR_WUMIS_##v) << 16)
    #define CC26XX_GPT_IMR_WUMIS_DIS                 0x00000000
    #define CC26XX_GPT_IMR_WUMIS_EN                  0x00000001

#define CC26XX_GPT_RIS_ADDR                          0x0000001c
  #define CC26XX_GPT_RIS_TATORIS                   0x00000001
  #define CC26XX_GPT_RIS_CAMRIS                    0x00000002
  #define CC26XX_GPT_RIS_CAERIS                    0x00000004
  #define CC26XX_GPT_RIS_RTCRIS                    0x00000008
  #define CC26XX_GPT_RIS_TAMRIS                    0x00000010
  #define CC26XX_GPT_RIS_DMAARIS                   0x00000020
  #define CC26XX_GPT_RIS_TBTORIS                   0x00000100
  #define CC26XX_GPT_RIS_CBMRIS                    0x00000200
  #define CC26XX_GPT_RIS_CBERIS                    0x00000400
  #define CC26XX_GPT_RIS_TBMRIS                    0x00000800
  #define CC26XX_GPT_RIS_DMABRIS                   0x00002000
  #define CC26XX_GPT_RIS_WURIS                     0x00010000

#define CC26XX_GPT_MIS_ADDR                          0x00000020
  #define CC26XX_GPT_MIS_TATOMIS                   0x00000001
  #define CC26XX_GPT_MIS_CAMMIS                    0x00000002
  #define CC26XX_GPT_MIS_CAEMIS                    0x00000004
  #define CC26XX_GPT_MIS_RTCMIS                    0x00000008
  #define CC26XX_GPT_MIS_TAMMIS                    0x00000010
  #define CC26XX_GPT_MIS_DMAAMIS                   0x00000020
  #define CC26XX_GPT_MIS_TBTOMIS                   0x00000100
  #define CC26XX_GPT_MIS_CBMMIS                    0x00000200
  #define CC26XX_GPT_MIS_CBEMIS                    0x00000400
  #define CC26XX_GPT_MIS_TBMMIS                    0x00000800
  #define CC26XX_GPT_MIS_DMABMIS                   0x00002000
  #define CC26XX_GPT_MIS_WUMIS                     0x00010000

#define CC26XX_GPT_ICLR_ADDR                         0x00000024
  #define CC26XX_GPT_ICLR_TATOCINT                 0x00000001
  #define CC26XX_GPT_ICLR_CAMCINT                  0x00000002
  #define CC26XX_GPT_ICLR_CAECINT                  0x00000004
  #define CC26XX_GPT_ICLR_RTCCINT                  0x00000008
  #define CC26XX_GPT_ICLR_TAMCINT                  0x00000010
  #define CC26XX_GPT_ICLR_DMAAINT                  0x00000020
  #define CC26XX_GPT_ICLR_TBTOCINT                 0x00000100
  #define CC26XX_GPT_ICLR_CBMCINT                  0x00000200
  #define CC26XX_GPT_ICLR_CBECINT                  0x00000400
  #define CC26XX_GPT_ICLR_TBMCINT                  0x00000800
  #define CC26XX_GPT_ICLR_DMABINT                  0x00002000
  #define CC26XX_GPT_ICLR_WUECINT                  0x00010000

#define CC26XX_GPT_TAILR_ADDR                        0x00000028
  #define CC26XX_GPT_TAILR_TAILR(v)                ((v) << 0)

#define CC26XX_GPT_TBILR_ADDR                        0x0000002c
  #define CC26XX_GPT_TBILR_TBILR(v)                ((v) << 0)

#define CC26XX_GPT_TAMATCHR_ADDR                     0x00000030
  #define CC26XX_GPT_TAMATCHR_TAMATCHR(v)          ((v) << 0)

#define CC26XX_GPT_TBMATCHR_ADDR                     0x00000034
  #define CC26XX_GPT_TBMATCHR_TBMATCHR(v)          ((v) << 0)

#define CC26XX_GPT_TAPR_ADDR                         0x00000038
  #define CC26XX_GPT_TAPR_TAPSR(v)                 ((v) << 0)

#define CC26XX_GPT_TBPR_ADDR                         0x0000003c
  #define CC26XX_GPT_TBPR_TBPSR(v)                 ((v) << 0)

#define CC26XX_GPT_TAPMR_ADDR                        0x00000040
  #define CC26XX_GPT_TAPMR_TAPSMR(v)               ((v) << 0)

#define CC26XX_GPT_TBPMR_ADDR                        0x00000044
  #define CC26XX_GPT_TBPMR_TBPSMR(v)               ((v) << 0)

#define CC26XX_GPT_TAR_ADDR                          0x00000048
  #define CC26XX_GPT_TAR_TAR(v)                    ((v) << 0)

#define CC26XX_GPT_TBR_ADDR                          0x0000004c
  #define CC26XX_GPT_TBR_TBR(v)                    ((v) << 0)

#define CC26XX_GPT_TAV_ADDR                          0x00000050
  #define CC26XX_GPT_TAV_TAV(v)                    ((v) << 0)

#define CC26XX_GPT_TBV_ADDR                          0x00000054
  #define CC26XX_GPT_TBV_TBV(v)                    ((v) << 0)

#define CC26XX_GPT_RTCPD_ADDR                        0x00000058
  #define CC26XX_GPT_RTCPD_RTCPD(v)                ((v) << 0)

#define CC26XX_GPT_TAPS_ADDR                         0x0000005c
  #define CC26XX_GPT_TAPS_PSS(v)                   ((v) << 0)

#define CC26XX_GPT_TBPS_ADDR                         0x00000060
  #define CC26XX_GPT_TBPS_PSS(v)                   ((v) << 0)

#define CC26XX_GPT_TAPV_ADDR                         0x00000064
  #define CC26XX_GPT_TAPV_PSV(v)                   ((v) << 0)

#define CC26XX_GPT_TBPV_ADDR                         0x00000068
  #define CC26XX_GPT_TBPV_PSV(v)                   ((v) << 0)

#define CC26XX_GPT_DMAEV_ADDR                        0x0000006c
  #define CC26XX_GPT_DMAEV_TATODMAEN               0x00000001
  #define CC26XX_GPT_DMAEV_CAMDMAEN                0x00000002
  #define CC26XX_GPT_DMAEV_CAEDMAEN                0x00000004
  #define CC26XX_GPT_DMAEV_RTCDMAEN                0x00000008
  #define CC26XX_GPT_DMAEV_TAMDMAEN                0x00000010
  #define CC26XX_GPT_DMAEV_TBTODMAEN               0x00000100
  #define CC26XX_GPT_DMAEV_CBMDMAEN                0x00000200
  #define CC26XX_GPT_DMAEV_CBEDMAEN                0x00000400
  #define CC26XX_GPT_DMAEV_TBMDMAEN                0x00000800

#define CC26XX_GPT_ADCEV_ADDR                        0x00000070
  #define CC26XX_GPT_ADCEV_TATOADCEN               0x00000001
  #define CC26XX_GPT_ADCEV_CAMADCEN                0x00000002
  #define CC26XX_GPT_ADCEV_CAEADCEN                0x00000004
  #define CC26XX_GPT_ADCEV_RTCADCEN                0x00000008
  #define CC26XX_GPT_ADCEV_TAMADCEN                0x00000010
  #define CC26XX_GPT_ADCEV_TBTOADCEN               0x00000100
  #define CC26XX_GPT_ADCEV_CBMADCEN                0x00000200
  #define CC26XX_GPT_ADCEV_CBEADCEN                0x00000400
  #define CC26XX_GPT_ADCEV_TBMADCEN                0x00000800

#define CC26XX_GPT_VERSION_ADDR                      0x00000fb0
  #define CC26XX_GPT_VERSION_VERSION(v)            ((v) << 0)

#define CC26XX_GPT_ANDCCP_ADDR                       0x00000fb4
  #define CC26XX_GPT_ANDCCP_CCP_AND_EN             0x00000001

#endif

